
McDermott_Frank_RTOS_Lab6_ITC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000924c  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000240  080093fc  080093fc  000193fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800963c  0800963c  00020060  2**0
                  CONTENTS
  4 .ARM          00000008  0800963c  0800963c  0001963c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009644  08009644  00020060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009644  08009644  00019644  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009648  08009648  00019648  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000060  20000000  0800964c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020060  2**0
                  CONTENTS
 10 .bss          0000568c  20000060  20000060  00020060  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200056ec  200056ec  00020060  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001bf0b  00000000  00000000  000200d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003d3a  00000000  00000000  0003bfde  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000017d8  00000000  00000000  0003fd18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001243  00000000  00000000  000414f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002722e  00000000  00000000  00042733  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001a91e  00000000  00000000  00069961  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000eeaf6  00000000  00000000  0008427f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  0000676c  00000000  00000000  00172d78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 000000da  00000000  00000000  001794e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000060 	.word	0x20000060
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080093e4 	.word	0x080093e4

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000064 	.word	0x20000064
 80001ec:	080093e4 	.word	0x080093e4

080001f0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80001f2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001f6:	f8df 0088 	ldr.w	r0, [pc, #136]	; 8000280 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80001fa:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80001fe:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 8000202:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 8000204:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 8000206:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 8000208:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 800020a:	d332      	bcc.n	8000272 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 800020c:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 800020e:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000210:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000212:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000214:	d314      	bcc.n	8000240 <_CheckCase2>

08000216 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000216:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000218:	19d0      	adds	r0, r2, r7
 800021a:	bf00      	nop

0800021c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800021c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000220:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000224:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000226:	d005      	beq.n	8000234 <_CSDone>
        LDRB     R3,[R1], #+1
 8000228:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800022c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000230:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000232:	d1f3      	bne.n	800021c <_LoopCopyStraight>

08000234 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000234:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000238:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800023a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800023c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800023e:	4770      	bx	lr

08000240 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000240:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000242:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000244:	d319      	bcc.n	800027a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000246:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000248:	1b12      	subs	r2, r2, r4

0800024a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800024a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800024e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000252:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000254:	d1f9      	bne.n	800024a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000256:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000258:	d005      	beq.n	8000266 <_No2ChunkNeeded>

0800025a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800025a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800025e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000262:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000264:	d1f9      	bne.n	800025a <_LoopCopyAfterWrapAround>

08000266 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000266:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800026a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800026c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800026e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000270:	4770      	bx	lr

08000272 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000272:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000274:	3801      	subs	r0, #1
        CMP      R0,R2
 8000276:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000278:	d2cd      	bcs.n	8000216 <_Case4>

0800027a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800027a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800027c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800027e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000280:	20004b30 	.word	0x20004b30

08000284 <__aeabi_uldivmod>:
 8000284:	b953      	cbnz	r3, 800029c <__aeabi_uldivmod+0x18>
 8000286:	b94a      	cbnz	r2, 800029c <__aeabi_uldivmod+0x18>
 8000288:	2900      	cmp	r1, #0
 800028a:	bf08      	it	eq
 800028c:	2800      	cmpeq	r0, #0
 800028e:	bf1c      	itt	ne
 8000290:	f04f 31ff 	movne.w	r1, #4294967295
 8000294:	f04f 30ff 	movne.w	r0, #4294967295
 8000298:	f000 b970 	b.w	800057c <__aeabi_idiv0>
 800029c:	f1ad 0c08 	sub.w	ip, sp, #8
 80002a0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a4:	f000 f806 	bl	80002b4 <__udivmoddi4>
 80002a8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002b0:	b004      	add	sp, #16
 80002b2:	4770      	bx	lr

080002b4 <__udivmoddi4>:
 80002b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b8:	9e08      	ldr	r6, [sp, #32]
 80002ba:	460d      	mov	r5, r1
 80002bc:	4604      	mov	r4, r0
 80002be:	460f      	mov	r7, r1
 80002c0:	2b00      	cmp	r3, #0
 80002c2:	d14a      	bne.n	800035a <__udivmoddi4+0xa6>
 80002c4:	428a      	cmp	r2, r1
 80002c6:	4694      	mov	ip, r2
 80002c8:	d965      	bls.n	8000396 <__udivmoddi4+0xe2>
 80002ca:	fab2 f382 	clz	r3, r2
 80002ce:	b143      	cbz	r3, 80002e2 <__udivmoddi4+0x2e>
 80002d0:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d4:	f1c3 0220 	rsb	r2, r3, #32
 80002d8:	409f      	lsls	r7, r3
 80002da:	fa20 f202 	lsr.w	r2, r0, r2
 80002de:	4317      	orrs	r7, r2
 80002e0:	409c      	lsls	r4, r3
 80002e2:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e6:	fa1f f58c 	uxth.w	r5, ip
 80002ea:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ee:	0c22      	lsrs	r2, r4, #16
 80002f0:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f4:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f8:	fb01 f005 	mul.w	r0, r1, r5
 80002fc:	4290      	cmp	r0, r2
 80002fe:	d90a      	bls.n	8000316 <__udivmoddi4+0x62>
 8000300:	eb1c 0202 	adds.w	r2, ip, r2
 8000304:	f101 37ff 	add.w	r7, r1, #4294967295
 8000308:	f080 811c 	bcs.w	8000544 <__udivmoddi4+0x290>
 800030c:	4290      	cmp	r0, r2
 800030e:	f240 8119 	bls.w	8000544 <__udivmoddi4+0x290>
 8000312:	3902      	subs	r1, #2
 8000314:	4462      	add	r2, ip
 8000316:	1a12      	subs	r2, r2, r0
 8000318:	b2a4      	uxth	r4, r4
 800031a:	fbb2 f0fe 	udiv	r0, r2, lr
 800031e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000322:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000326:	fb00 f505 	mul.w	r5, r0, r5
 800032a:	42a5      	cmp	r5, r4
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x90>
 800032e:	eb1c 0404 	adds.w	r4, ip, r4
 8000332:	f100 32ff 	add.w	r2, r0, #4294967295
 8000336:	f080 8107 	bcs.w	8000548 <__udivmoddi4+0x294>
 800033a:	42a5      	cmp	r5, r4
 800033c:	f240 8104 	bls.w	8000548 <__udivmoddi4+0x294>
 8000340:	4464      	add	r4, ip
 8000342:	3802      	subs	r0, #2
 8000344:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000348:	1b64      	subs	r4, r4, r5
 800034a:	2100      	movs	r1, #0
 800034c:	b11e      	cbz	r6, 8000356 <__udivmoddi4+0xa2>
 800034e:	40dc      	lsrs	r4, r3
 8000350:	2300      	movs	r3, #0
 8000352:	e9c6 4300 	strd	r4, r3, [r6]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d908      	bls.n	8000370 <__udivmoddi4+0xbc>
 800035e:	2e00      	cmp	r6, #0
 8000360:	f000 80ed 	beq.w	800053e <__udivmoddi4+0x28a>
 8000364:	2100      	movs	r1, #0
 8000366:	e9c6 0500 	strd	r0, r5, [r6]
 800036a:	4608      	mov	r0, r1
 800036c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000370:	fab3 f183 	clz	r1, r3
 8000374:	2900      	cmp	r1, #0
 8000376:	d149      	bne.n	800040c <__udivmoddi4+0x158>
 8000378:	42ab      	cmp	r3, r5
 800037a:	d302      	bcc.n	8000382 <__udivmoddi4+0xce>
 800037c:	4282      	cmp	r2, r0
 800037e:	f200 80f8 	bhi.w	8000572 <__udivmoddi4+0x2be>
 8000382:	1a84      	subs	r4, r0, r2
 8000384:	eb65 0203 	sbc.w	r2, r5, r3
 8000388:	2001      	movs	r0, #1
 800038a:	4617      	mov	r7, r2
 800038c:	2e00      	cmp	r6, #0
 800038e:	d0e2      	beq.n	8000356 <__udivmoddi4+0xa2>
 8000390:	e9c6 4700 	strd	r4, r7, [r6]
 8000394:	e7df      	b.n	8000356 <__udivmoddi4+0xa2>
 8000396:	b902      	cbnz	r2, 800039a <__udivmoddi4+0xe6>
 8000398:	deff      	udf	#255	; 0xff
 800039a:	fab2 f382 	clz	r3, r2
 800039e:	2b00      	cmp	r3, #0
 80003a0:	f040 8090 	bne.w	80004c4 <__udivmoddi4+0x210>
 80003a4:	1a8a      	subs	r2, r1, r2
 80003a6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003aa:	fa1f fe8c 	uxth.w	lr, ip
 80003ae:	2101      	movs	r1, #1
 80003b0:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b4:	fb07 2015 	mls	r0, r7, r5, r2
 80003b8:	0c22      	lsrs	r2, r4, #16
 80003ba:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003be:	fb0e f005 	mul.w	r0, lr, r5
 80003c2:	4290      	cmp	r0, r2
 80003c4:	d908      	bls.n	80003d8 <__udivmoddi4+0x124>
 80003c6:	eb1c 0202 	adds.w	r2, ip, r2
 80003ca:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ce:	d202      	bcs.n	80003d6 <__udivmoddi4+0x122>
 80003d0:	4290      	cmp	r0, r2
 80003d2:	f200 80cb 	bhi.w	800056c <__udivmoddi4+0x2b8>
 80003d6:	4645      	mov	r5, r8
 80003d8:	1a12      	subs	r2, r2, r0
 80003da:	b2a4      	uxth	r4, r4
 80003dc:	fbb2 f0f7 	udiv	r0, r2, r7
 80003e0:	fb07 2210 	mls	r2, r7, r0, r2
 80003e4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e8:	fb0e fe00 	mul.w	lr, lr, r0
 80003ec:	45a6      	cmp	lr, r4
 80003ee:	d908      	bls.n	8000402 <__udivmoddi4+0x14e>
 80003f0:	eb1c 0404 	adds.w	r4, ip, r4
 80003f4:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f8:	d202      	bcs.n	8000400 <__udivmoddi4+0x14c>
 80003fa:	45a6      	cmp	lr, r4
 80003fc:	f200 80bb 	bhi.w	8000576 <__udivmoddi4+0x2c2>
 8000400:	4610      	mov	r0, r2
 8000402:	eba4 040e 	sub.w	r4, r4, lr
 8000406:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800040a:	e79f      	b.n	800034c <__udivmoddi4+0x98>
 800040c:	f1c1 0720 	rsb	r7, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 fc07 	lsr.w	ip, r2, r7
 8000416:	ea4c 0c03 	orr.w	ip, ip, r3
 800041a:	fa05 f401 	lsl.w	r4, r5, r1
 800041e:	fa20 f307 	lsr.w	r3, r0, r7
 8000422:	40fd      	lsrs	r5, r7
 8000424:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fbb5 f8f9 	udiv	r8, r5, r9
 800042e:	fa1f fe8c 	uxth.w	lr, ip
 8000432:	fb09 5518 	mls	r5, r9, r8, r5
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800043c:	fb08 f50e 	mul.w	r5, r8, lr
 8000440:	42a5      	cmp	r5, r4
 8000442:	fa02 f201 	lsl.w	r2, r2, r1
 8000446:	fa00 f001 	lsl.w	r0, r0, r1
 800044a:	d90b      	bls.n	8000464 <__udivmoddi4+0x1b0>
 800044c:	eb1c 0404 	adds.w	r4, ip, r4
 8000450:	f108 3aff 	add.w	sl, r8, #4294967295
 8000454:	f080 8088 	bcs.w	8000568 <__udivmoddi4+0x2b4>
 8000458:	42a5      	cmp	r5, r4
 800045a:	f240 8085 	bls.w	8000568 <__udivmoddi4+0x2b4>
 800045e:	f1a8 0802 	sub.w	r8, r8, #2
 8000462:	4464      	add	r4, ip
 8000464:	1b64      	subs	r4, r4, r5
 8000466:	b29d      	uxth	r5, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000474:	fb03 fe0e 	mul.w	lr, r3, lr
 8000478:	45a6      	cmp	lr, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1da>
 800047c:	eb1c 0404 	adds.w	r4, ip, r4
 8000480:	f103 35ff 	add.w	r5, r3, #4294967295
 8000484:	d26c      	bcs.n	8000560 <__udivmoddi4+0x2ac>
 8000486:	45a6      	cmp	lr, r4
 8000488:	d96a      	bls.n	8000560 <__udivmoddi4+0x2ac>
 800048a:	3b02      	subs	r3, #2
 800048c:	4464      	add	r4, ip
 800048e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000492:	fba3 9502 	umull	r9, r5, r3, r2
 8000496:	eba4 040e 	sub.w	r4, r4, lr
 800049a:	42ac      	cmp	r4, r5
 800049c:	46c8      	mov	r8, r9
 800049e:	46ae      	mov	lr, r5
 80004a0:	d356      	bcc.n	8000550 <__udivmoddi4+0x29c>
 80004a2:	d053      	beq.n	800054c <__udivmoddi4+0x298>
 80004a4:	b156      	cbz	r6, 80004bc <__udivmoddi4+0x208>
 80004a6:	ebb0 0208 	subs.w	r2, r0, r8
 80004aa:	eb64 040e 	sbc.w	r4, r4, lr
 80004ae:	fa04 f707 	lsl.w	r7, r4, r7
 80004b2:	40ca      	lsrs	r2, r1
 80004b4:	40cc      	lsrs	r4, r1
 80004b6:	4317      	orrs	r7, r2
 80004b8:	e9c6 7400 	strd	r7, r4, [r6]
 80004bc:	4618      	mov	r0, r3
 80004be:	2100      	movs	r1, #0
 80004c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c4:	f1c3 0120 	rsb	r1, r3, #32
 80004c8:	fa02 fc03 	lsl.w	ip, r2, r3
 80004cc:	fa20 f201 	lsr.w	r2, r0, r1
 80004d0:	fa25 f101 	lsr.w	r1, r5, r1
 80004d4:	409d      	lsls	r5, r3
 80004d6:	432a      	orrs	r2, r5
 80004d8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004dc:	fa1f fe8c 	uxth.w	lr, ip
 80004e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e4:	fb07 1510 	mls	r5, r7, r0, r1
 80004e8:	0c11      	lsrs	r1, r2, #16
 80004ea:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ee:	fb00 f50e 	mul.w	r5, r0, lr
 80004f2:	428d      	cmp	r5, r1
 80004f4:	fa04 f403 	lsl.w	r4, r4, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x258>
 80004fa:	eb1c 0101 	adds.w	r1, ip, r1
 80004fe:	f100 38ff 	add.w	r8, r0, #4294967295
 8000502:	d22f      	bcs.n	8000564 <__udivmoddi4+0x2b0>
 8000504:	428d      	cmp	r5, r1
 8000506:	d92d      	bls.n	8000564 <__udivmoddi4+0x2b0>
 8000508:	3802      	subs	r0, #2
 800050a:	4461      	add	r1, ip
 800050c:	1b49      	subs	r1, r1, r5
 800050e:	b292      	uxth	r2, r2
 8000510:	fbb1 f5f7 	udiv	r5, r1, r7
 8000514:	fb07 1115 	mls	r1, r7, r5, r1
 8000518:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800051c:	fb05 f10e 	mul.w	r1, r5, lr
 8000520:	4291      	cmp	r1, r2
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x282>
 8000524:	eb1c 0202 	adds.w	r2, ip, r2
 8000528:	f105 38ff 	add.w	r8, r5, #4294967295
 800052c:	d216      	bcs.n	800055c <__udivmoddi4+0x2a8>
 800052e:	4291      	cmp	r1, r2
 8000530:	d914      	bls.n	800055c <__udivmoddi4+0x2a8>
 8000532:	3d02      	subs	r5, #2
 8000534:	4462      	add	r2, ip
 8000536:	1a52      	subs	r2, r2, r1
 8000538:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 800053c:	e738      	b.n	80003b0 <__udivmoddi4+0xfc>
 800053e:	4631      	mov	r1, r6
 8000540:	4630      	mov	r0, r6
 8000542:	e708      	b.n	8000356 <__udivmoddi4+0xa2>
 8000544:	4639      	mov	r1, r7
 8000546:	e6e6      	b.n	8000316 <__udivmoddi4+0x62>
 8000548:	4610      	mov	r0, r2
 800054a:	e6fb      	b.n	8000344 <__udivmoddi4+0x90>
 800054c:	4548      	cmp	r0, r9
 800054e:	d2a9      	bcs.n	80004a4 <__udivmoddi4+0x1f0>
 8000550:	ebb9 0802 	subs.w	r8, r9, r2
 8000554:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000558:	3b01      	subs	r3, #1
 800055a:	e7a3      	b.n	80004a4 <__udivmoddi4+0x1f0>
 800055c:	4645      	mov	r5, r8
 800055e:	e7ea      	b.n	8000536 <__udivmoddi4+0x282>
 8000560:	462b      	mov	r3, r5
 8000562:	e794      	b.n	800048e <__udivmoddi4+0x1da>
 8000564:	4640      	mov	r0, r8
 8000566:	e7d1      	b.n	800050c <__udivmoddi4+0x258>
 8000568:	46d0      	mov	r8, sl
 800056a:	e77b      	b.n	8000464 <__udivmoddi4+0x1b0>
 800056c:	3d02      	subs	r5, #2
 800056e:	4462      	add	r2, ip
 8000570:	e732      	b.n	80003d8 <__udivmoddi4+0x124>
 8000572:	4608      	mov	r0, r1
 8000574:	e70a      	b.n	800038c <__udivmoddi4+0xd8>
 8000576:	4464      	add	r4, ip
 8000578:	3802      	subs	r0, #2
 800057a:	e742      	b.n	8000402 <__udivmoddi4+0x14e>

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <Gyro_Init>:
/**
  * @brief Initialise the gyro for Lab2
  * @retval None
  */
void Gyro_Init()
{
 8000580:	b580      	push	{r7, lr}
 8000582:	af00      	add	r7, sp, #0
	Gyro_Power_On();
 8000584:	f000 f80a 	bl	800059c <Gyro_Power_On>
	HAL_Delay(100);
 8000588:	2064      	movs	r0, #100	; 0x64
 800058a:	f001 f823 	bl	80015d4 <HAL_Delay>
	Gyro_Config_Regs();
 800058e:	f000 f8b7 	bl	8000700 <Gyro_Config_Regs>
	Gyro_Reboot();
 8000592:	f000 f847 	bl	8000624 <Gyro_Reboot>
}
 8000596:	bf00      	nop
 8000598:	bd80      	pop	{r7, pc}
	...

0800059c <Gyro_Power_On>:
/**
  * @brief Power on the Gyro
  * @retval None
  */
void Gyro_Power_On()
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b082      	sub	sp, #8
 80005a0:	af00      	add	r7, sp, #0
	//get data from register
	uint8_t cmd = (GYRO_READ | CTRL_REG1);
 80005a2:	23a0      	movs	r3, #160	; 0xa0
 80005a4:	71fb      	strb	r3, [r7, #7]
	uint8_t rx_buff = 0;
 80005a6:	2300      	movs	r3, #0
 80005a8:	71bb      	strb	r3, [r7, #6]

	Gyro_Slave_Enable();
 80005aa:	f000 f921 	bl	80007f0 <Gyro_Slave_Enable>

	while(HAL_GPIO_ReadPin(CS_PORT, CS_PIN) != GPIO_PIN_RESET);
 80005ae:	bf00      	nop
 80005b0:	2102      	movs	r1, #2
 80005b2:	481a      	ldr	r0, [pc, #104]	; (800061c <Gyro_Power_On+0x80>)
 80005b4:	f001 fb22 	bl	8001bfc <HAL_GPIO_ReadPin>
 80005b8:	4603      	mov	r3, r0
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d1f8      	bne.n	80005b0 <Gyro_Power_On+0x14>

	Gyro_Transmit_Data(&cmd);
 80005be:	1dfb      	adds	r3, r7, #7
 80005c0:	4618      	mov	r0, r3
 80005c2:	f000 f947 	bl	8000854 <Gyro_Transmit_Data>
	Gyro_Receive_Data(&rx_buff);
 80005c6:	1dbb      	adds	r3, r7, #6
 80005c8:	4618      	mov	r0, r3
 80005ca:	f000 f929 	bl	8000820 <Gyro_Receive_Data>
	Gyro_Slave_Disable();
 80005ce:	f000 f91b 	bl	8000808 <Gyro_Slave_Disable>

	cmd = (GYRO_WRITE | CTRL_REG1);
 80005d2:	2320      	movs	r3, #32
 80005d4:	71fb      	strb	r3, [r7, #7]
	uint8_t tx_buff = (rx_buff | (1 << 3));
 80005d6:	79bb      	ldrb	r3, [r7, #6]
 80005d8:	f043 0308 	orr.w	r3, r3, #8
 80005dc:	b2db      	uxtb	r3, r3
 80005de:	717b      	strb	r3, [r7, #5]

	Gyro_Slave_Enable();
 80005e0:	f000 f906 	bl	80007f0 <Gyro_Slave_Enable>

	while(HAL_GPIO_ReadPin(CS_PORT, CS_PIN) != GPIO_PIN_RESET);
 80005e4:	bf00      	nop
 80005e6:	2102      	movs	r1, #2
 80005e8:	480c      	ldr	r0, [pc, #48]	; (800061c <Gyro_Power_On+0x80>)
 80005ea:	f001 fb07 	bl	8001bfc <HAL_GPIO_ReadPin>
 80005ee:	4603      	mov	r3, r0
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	d1f8      	bne.n	80005e6 <Gyro_Power_On+0x4a>

	Gyro_Transmit_Data(&cmd);
 80005f4:	1dfb      	adds	r3, r7, #7
 80005f6:	4618      	mov	r0, r3
 80005f8:	f000 f92c 	bl	8000854 <Gyro_Transmit_Data>
	Gyro_Transmit_Data(&tx_buff);
 80005fc:	1d7b      	adds	r3, r7, #5
 80005fe:	4618      	mov	r0, r3
 8000600:	f000 f928 	bl	8000854 <Gyro_Transmit_Data>
	Gyro_Slave_Disable();
 8000604:	f000 f900 	bl	8000808 <Gyro_Slave_Disable>


	if(HAL_Status != HAL_OK)
 8000608:	4b05      	ldr	r3, [pc, #20]	; (8000620 <Gyro_Power_On+0x84>)
 800060a:	781b      	ldrb	r3, [r3, #0]
 800060c:	2b00      	cmp	r3, #0
 800060e:	d000      	beq.n	8000612 <Gyro_Power_On+0x76>
	{
		while(1);
 8000610:	e7fe      	b.n	8000610 <Gyro_Power_On+0x74>
	}
}
 8000612:	bf00      	nop
 8000614:	3708      	adds	r7, #8
 8000616:	46bd      	mov	sp, r7
 8000618:	bd80      	pop	{r7, pc}
 800061a:	bf00      	nop
 800061c:	40020800 	.word	0x40020800
 8000620:	2000007c 	.word	0x2000007c

08000624 <Gyro_Reboot>:
/**
  * @brief Perform a Reboot on the Gyro
  * @retval None
  */
void Gyro_Reboot()
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b082      	sub	sp, #8
 8000628:	af00      	add	r7, sp, #0
	uint8_t cmd = (GYRO_READ | CTRL_REG5);
 800062a:	23a4      	movs	r3, #164	; 0xa4
 800062c:	71fb      	strb	r3, [r7, #7]
	uint8_t rx_buff = 0;
 800062e:	2300      	movs	r3, #0
 8000630:	71bb      	strb	r3, [r7, #6]

	Gyro_Slave_Enable();
 8000632:	f000 f8dd 	bl	80007f0 <Gyro_Slave_Enable>

	while(HAL_GPIO_ReadPin(CS_PORT, CS_PIN) != GPIO_PIN_RESET);
 8000636:	bf00      	nop
 8000638:	2102      	movs	r1, #2
 800063a:	4817      	ldr	r0, [pc, #92]	; (8000698 <Gyro_Reboot+0x74>)
 800063c:	f001 fade 	bl	8001bfc <HAL_GPIO_ReadPin>
 8000640:	4603      	mov	r3, r0
 8000642:	2b00      	cmp	r3, #0
 8000644:	d1f8      	bne.n	8000638 <Gyro_Reboot+0x14>

	Gyro_Transmit_Data(&cmd);
 8000646:	1dfb      	adds	r3, r7, #7
 8000648:	4618      	mov	r0, r3
 800064a:	f000 f903 	bl	8000854 <Gyro_Transmit_Data>
	Gyro_Receive_Data(&rx_buff);
 800064e:	1dbb      	adds	r3, r7, #6
 8000650:	4618      	mov	r0, r3
 8000652:	f000 f8e5 	bl	8000820 <Gyro_Receive_Data>
	Gyro_Slave_Disable();
 8000656:	f000 f8d7 	bl	8000808 <Gyro_Slave_Disable>

	cmd = (GYRO_WRITE | CTRL_REG5);
 800065a:	2324      	movs	r3, #36	; 0x24
 800065c:	71fb      	strb	r3, [r7, #7]
	uint8_t tx_buff = (rx_buff | (1 << 7));
 800065e:	79bb      	ldrb	r3, [r7, #6]
 8000660:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000664:	b2db      	uxtb	r3, r3
 8000666:	717b      	strb	r3, [r7, #5]

	Gyro_Slave_Enable();
 8000668:	f000 f8c2 	bl	80007f0 <Gyro_Slave_Enable>

	while(HAL_GPIO_ReadPin(CS_PORT, CS_PIN) != GPIO_PIN_RESET);
 800066c:	bf00      	nop
 800066e:	2102      	movs	r1, #2
 8000670:	4809      	ldr	r0, [pc, #36]	; (8000698 <Gyro_Reboot+0x74>)
 8000672:	f001 fac3 	bl	8001bfc <HAL_GPIO_ReadPin>
 8000676:	4603      	mov	r3, r0
 8000678:	2b00      	cmp	r3, #0
 800067a:	d1f8      	bne.n	800066e <Gyro_Reboot+0x4a>

	Gyro_Transmit_Data(&cmd);
 800067c:	1dfb      	adds	r3, r7, #7
 800067e:	4618      	mov	r0, r3
 8000680:	f000 f8e8 	bl	8000854 <Gyro_Transmit_Data>
	Gyro_Transmit_Data(&tx_buff);
 8000684:	1d7b      	adds	r3, r7, #5
 8000686:	4618      	mov	r0, r3
 8000688:	f000 f8e4 	bl	8000854 <Gyro_Transmit_Data>
	Gyro_Slave_Disable();
 800068c:	f000 f8bc 	bl	8000808 <Gyro_Slave_Disable>

}
 8000690:	bf00      	nop
 8000692:	3708      	adds	r7, #8
 8000694:	46bd      	mov	sp, r7
 8000696:	bd80      	pop	{r7, pc}
 8000698:	40020800 	.word	0x40020800

0800069c <Gyro_Get_Velocity>:
  * @brief Sample the Velocity Rate of the Gyro and return
  * @retval 16 bit integer representing the velocity of the gyro
  */

int16_t Gyro_Get_Velocity()
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b082      	sub	sp, #8
 80006a0:	af00      	add	r7, sp, #0
	int16_t yval = 0;
 80006a2:	2300      	movs	r3, #0
 80006a4:	80fb      	strh	r3, [r7, #6]
	uint8_t cmd = (GYRO_READ| MS_BIT | OUT_Y_L);
 80006a6:	23ea      	movs	r3, #234	; 0xea
 80006a8:	717b      	strb	r3, [r7, #5]
	uint8_t rxbuff_yl = 0;
 80006aa:	2300      	movs	r3, #0
 80006ac:	713b      	strb	r3, [r7, #4]
	uint8_t rxbuff_yh = 0;
 80006ae:	2300      	movs	r3, #0
 80006b0:	70fb      	strb	r3, [r7, #3]

	Gyro_Slave_Enable();
 80006b2:	f000 f89d 	bl	80007f0 <Gyro_Slave_Enable>

	while(HAL_GPIO_ReadPin(CS_PORT, CS_PIN) != GPIO_PIN_RESET);
 80006b6:	bf00      	nop
 80006b8:	2102      	movs	r1, #2
 80006ba:	4810      	ldr	r0, [pc, #64]	; (80006fc <Gyro_Get_Velocity+0x60>)
 80006bc:	f001 fa9e 	bl	8001bfc <HAL_GPIO_ReadPin>
 80006c0:	4603      	mov	r3, r0
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d1f8      	bne.n	80006b8 <Gyro_Get_Velocity+0x1c>

	Gyro_Transmit_Data(&cmd);
 80006c6:	1d7b      	adds	r3, r7, #5
 80006c8:	4618      	mov	r0, r3
 80006ca:	f000 f8c3 	bl	8000854 <Gyro_Transmit_Data>
	Gyro_Receive_Data(&rxbuff_yl);
 80006ce:	1d3b      	adds	r3, r7, #4
 80006d0:	4618      	mov	r0, r3
 80006d2:	f000 f8a5 	bl	8000820 <Gyro_Receive_Data>
	Gyro_Receive_Data(&rxbuff_yh);
 80006d6:	1cfb      	adds	r3, r7, #3
 80006d8:	4618      	mov	r0, r3
 80006da:	f000 f8a1 	bl	8000820 <Gyro_Receive_Data>
	Gyro_Slave_Disable();
 80006de:	f000 f893 	bl	8000808 <Gyro_Slave_Disable>

	yval = (int16_t) ((rxbuff_yh << 8) | rxbuff_yl);
 80006e2:	78fb      	ldrb	r3, [r7, #3]
 80006e4:	021b      	lsls	r3, r3, #8
 80006e6:	b21a      	sxth	r2, r3
 80006e8:	793b      	ldrb	r3, [r7, #4]
 80006ea:	b21b      	sxth	r3, r3
 80006ec:	4313      	orrs	r3, r2
 80006ee:	80fb      	strh	r3, [r7, #6]

	return yval;
 80006f0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 80006f4:	4618      	mov	r0, r3
 80006f6:	3708      	adds	r7, #8
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bd80      	pop	{r7, pc}
 80006fc:	40020800 	.word	0x40020800

08000700 <Gyro_Config_Regs>:
/**
  * @brief Configure the registers for the gyro
  * @retval None
  */
void Gyro_Config_Regs()
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b082      	sub	sp, #8
 8000704:	af00      	add	r7, sp, #0
	//CR1
	uint8_t addr_cmd = (GYRO_WRITE | CTRL_REG1);
 8000706:	2320      	movs	r3, #32
 8000708:	71fb      	strb	r3, [r7, #7]
	uint8_t reg_cmd = 0x1A; // 0001 1010 - Gyro Data rate is 100hz, gyro enabled on y-axis only
 800070a:	231a      	movs	r3, #26
 800070c:	71bb      	strb	r3, [r7, #6]

	Gyro_Slave_Enable();
 800070e:	f000 f86f 	bl	80007f0 <Gyro_Slave_Enable>

	while(HAL_GPIO_ReadPin(CS_PORT, CS_PIN) != GPIO_PIN_RESET);
 8000712:	bf00      	nop
 8000714:	2102      	movs	r1, #2
 8000716:	482e      	ldr	r0, [pc, #184]	; (80007d0 <Gyro_Config_Regs+0xd0>)
 8000718:	f001 fa70 	bl	8001bfc <HAL_GPIO_ReadPin>
 800071c:	4603      	mov	r3, r0
 800071e:	2b00      	cmp	r3, #0
 8000720:	d1f8      	bne.n	8000714 <Gyro_Config_Regs+0x14>

	Gyro_Transmit_Data(&addr_cmd);
 8000722:	1dfb      	adds	r3, r7, #7
 8000724:	4618      	mov	r0, r3
 8000726:	f000 f895 	bl	8000854 <Gyro_Transmit_Data>
	Gyro_Transmit_Data(&reg_cmd);
 800072a:	1dbb      	adds	r3, r7, #6
 800072c:	4618      	mov	r0, r3
 800072e:	f000 f891 	bl	8000854 <Gyro_Transmit_Data>
	Gyro_Slave_Disable();
 8000732:	f000 f869 	bl	8000808 <Gyro_Slave_Disable>

	//CR4
	addr_cmd = (GYRO_WRITE | CTRL_REG4);
 8000736:	2323      	movs	r3, #35	; 0x23
 8000738:	71fb      	strb	r3, [r7, #7]
	reg_cmd = 0x10; //0001 0000 - Full scale rate of 500dps
 800073a:	2310      	movs	r3, #16
 800073c:	71bb      	strb	r3, [r7, #6]

	Gyro_Slave_Enable();
 800073e:	f000 f857 	bl	80007f0 <Gyro_Slave_Enable>

	while(HAL_GPIO_ReadPin(CS_PORT, CS_PIN) != GPIO_PIN_RESET);
 8000742:	bf00      	nop
 8000744:	2102      	movs	r1, #2
 8000746:	4822      	ldr	r0, [pc, #136]	; (80007d0 <Gyro_Config_Regs+0xd0>)
 8000748:	f001 fa58 	bl	8001bfc <HAL_GPIO_ReadPin>
 800074c:	4603      	mov	r3, r0
 800074e:	2b00      	cmp	r3, #0
 8000750:	d1f8      	bne.n	8000744 <Gyro_Config_Regs+0x44>

	Gyro_Transmit_Data(&addr_cmd);
 8000752:	1dfb      	adds	r3, r7, #7
 8000754:	4618      	mov	r0, r3
 8000756:	f000 f87d 	bl	8000854 <Gyro_Transmit_Data>
	Gyro_Transmit_Data(&reg_cmd);
 800075a:	1dbb      	adds	r3, r7, #6
 800075c:	4618      	mov	r0, r3
 800075e:	f000 f879 	bl	8000854 <Gyro_Transmit_Data>
	Gyro_Slave_Disable();
 8000762:	f000 f851 	bl	8000808 <Gyro_Slave_Disable>

	//CR5
	addr_cmd = (GYRO_WRITE | CTRL_REG5);
 8000766:	2324      	movs	r3, #36	; 0x24
 8000768:	71fb      	strb	r3, [r7, #7]
	reg_cmd = 0xC0; //1100 0000 - Reboot initially and enable FIFO
 800076a:	23c0      	movs	r3, #192	; 0xc0
 800076c:	71bb      	strb	r3, [r7, #6]

	Gyro_Slave_Enable();
 800076e:	f000 f83f 	bl	80007f0 <Gyro_Slave_Enable>

	while(HAL_GPIO_ReadPin(CS_PORT, CS_PIN) != GPIO_PIN_RESET);
 8000772:	bf00      	nop
 8000774:	2102      	movs	r1, #2
 8000776:	4816      	ldr	r0, [pc, #88]	; (80007d0 <Gyro_Config_Regs+0xd0>)
 8000778:	f001 fa40 	bl	8001bfc <HAL_GPIO_ReadPin>
 800077c:	4603      	mov	r3, r0
 800077e:	2b00      	cmp	r3, #0
 8000780:	d1f8      	bne.n	8000774 <Gyro_Config_Regs+0x74>

	Gyro_Transmit_Data(&addr_cmd);
 8000782:	1dfb      	adds	r3, r7, #7
 8000784:	4618      	mov	r0, r3
 8000786:	f000 f865 	bl	8000854 <Gyro_Transmit_Data>
	Gyro_Transmit_Data(&reg_cmd);
 800078a:	1dbb      	adds	r3, r7, #6
 800078c:	4618      	mov	r0, r3
 800078e:	f000 f861 	bl	8000854 <Gyro_Transmit_Data>
	Gyro_Slave_Disable();
 8000792:	f000 f839 	bl	8000808 <Gyro_Slave_Disable>

	//FIFO_CTRL
	addr_cmd = (GYRO_WRITE | FIFO_CTRL_REG);
 8000796:	232e      	movs	r3, #46	; 0x2e
 8000798:	71fb      	strb	r3, [r7, #7]
	reg_cmd = 0x00; //0100 0000 FIFO in stream mode
 800079a:	2300      	movs	r3, #0
 800079c:	71bb      	strb	r3, [r7, #6]

	Gyro_Slave_Enable();
 800079e:	f000 f827 	bl	80007f0 <Gyro_Slave_Enable>

	while(HAL_GPIO_ReadPin(CS_PORT, CS_PIN) != GPIO_PIN_RESET);
 80007a2:	bf00      	nop
 80007a4:	2102      	movs	r1, #2
 80007a6:	480a      	ldr	r0, [pc, #40]	; (80007d0 <Gyro_Config_Regs+0xd0>)
 80007a8:	f001 fa28 	bl	8001bfc <HAL_GPIO_ReadPin>
 80007ac:	4603      	mov	r3, r0
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d1f8      	bne.n	80007a4 <Gyro_Config_Regs+0xa4>

	Gyro_Transmit_Data(&addr_cmd);
 80007b2:	1dfb      	adds	r3, r7, #7
 80007b4:	4618      	mov	r0, r3
 80007b6:	f000 f84d 	bl	8000854 <Gyro_Transmit_Data>
	Gyro_Transmit_Data(&reg_cmd);
 80007ba:	1dbb      	adds	r3, r7, #6
 80007bc:	4618      	mov	r0, r3
 80007be:	f000 f849 	bl	8000854 <Gyro_Transmit_Data>
	Gyro_Slave_Disable();
 80007c2:	f000 f821 	bl	8000808 <Gyro_Slave_Disable>
}
 80007c6:	bf00      	nop
 80007c8:	3708      	adds	r7, #8
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bd80      	pop	{r7, pc}
 80007ce:	bf00      	nop
 80007d0:	40020800 	.word	0x40020800

080007d4 <Gyro_HAL_Check>:
/**
  * @brief Check the status of the HAL
  * @retval None
  */
void Gyro_HAL_Check()
{
 80007d4:	b480      	push	{r7}
 80007d6:	af00      	add	r7, sp, #0
	if(HAL_Status != HAL_OK)
 80007d8:	4b04      	ldr	r3, [pc, #16]	; (80007ec <Gyro_HAL_Check+0x18>)
 80007da:	781b      	ldrb	r3, [r3, #0]
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d000      	beq.n	80007e2 <Gyro_HAL_Check+0xe>
	{
		while(1);
 80007e0:	e7fe      	b.n	80007e0 <Gyro_HAL_Check+0xc>
	}
}
 80007e2:	bf00      	nop
 80007e4:	46bd      	mov	sp, r7
 80007e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ea:	4770      	bx	lr
 80007ec:	2000007c 	.word	0x2000007c

080007f0 <Gyro_Slave_Enable>:
/**
  * @brief Enable the Chip Select pin
  * @retval None
  */
void Gyro_Slave_Enable()
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CS_PORT,CS_PIN,GPIO_PIN_RESET);
 80007f4:	2200      	movs	r2, #0
 80007f6:	2102      	movs	r1, #2
 80007f8:	4802      	ldr	r0, [pc, #8]	; (8000804 <Gyro_Slave_Enable+0x14>)
 80007fa:	f001 fa17 	bl	8001c2c <HAL_GPIO_WritePin>
}
 80007fe:	bf00      	nop
 8000800:	bd80      	pop	{r7, pc}
 8000802:	bf00      	nop
 8000804:	40020800 	.word	0x40020800

08000808 <Gyro_Slave_Disable>:
/**
  * @brief Disable the Chip Select pin
  * @retval None
  */
void Gyro_Slave_Disable()
{
 8000808:	b580      	push	{r7, lr}
 800080a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CS_PORT,CS_PIN,GPIO_PIN_SET);
 800080c:	2201      	movs	r2, #1
 800080e:	2102      	movs	r1, #2
 8000810:	4802      	ldr	r0, [pc, #8]	; (800081c <Gyro_Slave_Disable+0x14>)
 8000812:	f001 fa0b 	bl	8001c2c <HAL_GPIO_WritePin>
}
 8000816:	bf00      	nop
 8000818:	bd80      	pop	{r7, pc}
 800081a:	bf00      	nop
 800081c:	40020800 	.word	0x40020800

08000820 <Gyro_Receive_Data>:
  * @brief Recieve one bit of data from the Gyro
  * @param rx_buff- pointer to a data buffer, recieved data will appear here
  * @retval None
  */
void Gyro_Receive_Data(uint8_t* rx_buff)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b082      	sub	sp, #8
 8000824:	af00      	add	r7, sp, #0
 8000826:	6078      	str	r0, [r7, #4]
	HAL_Status = HAL_SPI_Receive(&hspi5, rx_buff, 1, TIMEOUT);
 8000828:	f644 6320 	movw	r3, #20000	; 0x4e20
 800082c:	2201      	movs	r2, #1
 800082e:	6879      	ldr	r1, [r7, #4]
 8000830:	4806      	ldr	r0, [pc, #24]	; (800084c <Gyro_Receive_Data+0x2c>)
 8000832:	f002 f83e 	bl	80028b2 <HAL_SPI_Receive>
 8000836:	4603      	mov	r3, r0
 8000838:	461a      	mov	r2, r3
 800083a:	4b05      	ldr	r3, [pc, #20]	; (8000850 <Gyro_Receive_Data+0x30>)
 800083c:	701a      	strb	r2, [r3, #0]
	Gyro_HAL_Check();
 800083e:	f7ff ffc9 	bl	80007d4 <Gyro_HAL_Check>
}
 8000842:	bf00      	nop
 8000844:	3708      	adds	r7, #8
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	200000a0 	.word	0x200000a0
 8000850:	2000007c 	.word	0x2000007c

08000854 <Gyro_Transmit_Data>:
  * @brief Send one bit of data to the Gyro
  * @param tx_buff- pointer to a data buffer.
  * @retval None
  */
void Gyro_Transmit_Data(uint8_t* tx_buff)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b082      	sub	sp, #8
 8000858:	af00      	add	r7, sp, #0
 800085a:	6078      	str	r0, [r7, #4]
	HAL_Status = HAL_SPI_Transmit(&hspi5,tx_buff, 1, TIMEOUT);
 800085c:	f644 6320 	movw	r3, #20000	; 0x4e20
 8000860:	2201      	movs	r2, #1
 8000862:	6879      	ldr	r1, [r7, #4]
 8000864:	4806      	ldr	r0, [pc, #24]	; (8000880 <Gyro_Transmit_Data+0x2c>)
 8000866:	f001 fee8 	bl	800263a <HAL_SPI_Transmit>
 800086a:	4603      	mov	r3, r0
 800086c:	461a      	mov	r2, r3
 800086e:	4b05      	ldr	r3, [pc, #20]	; (8000884 <Gyro_Transmit_Data+0x30>)
 8000870:	701a      	strb	r2, [r3, #0]
	Gyro_HAL_Check();
 8000872:	f7ff ffaf 	bl	80007d4 <Gyro_HAL_Check>
}
 8000876:	bf00      	nop
 8000878:	3708      	adds	r7, #8
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}
 800087e:	bf00      	nop
 8000880:	200000a0 	.word	0x200000a0
 8000884:	2000007c 	.word	0x2000007c

08000888 <appTimerCallback>:
 * 		Function Definitions		*
 ************************************/


static void appTimerCallback(void* arg)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b084      	sub	sp, #16
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
	// Avoids compiler warning for unsed parameter
	(void) &arg;

	// On timer tick, release the semaphore
	osStatus_t semaphoreStatus = osSemaphoreRelease(gyroInputSemaphorID);
 8000890:	4b07      	ldr	r3, [pc, #28]	; (80008b0 <appTimerCallback+0x28>)
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	4618      	mov	r0, r3
 8000896:	f003 f88f 	bl	80039b8 <osSemaphoreRelease>
 800089a:	60f8      	str	r0, [r7, #12]
 800089c:	68fb      	ldr	r3, [r7, #12]
 800089e:	3304      	adds	r3, #4

	// Verify that status of the release
	switch(semaphoreStatus)
 80008a0:	2b01      	cmp	r3, #1
 80008a2:	d800      	bhi.n	80008a6 <appTimerCallback+0x1e>
	{
		case osErrorResource:
		case osErrorParameter:
			// Spin forever on error
			while(1){}
 80008a4:	e7fe      	b.n	80008a4 <appTimerCallback+0x1c>
			break;
		default: /* osOK */
			// Token has been released and count incremented
			break;
 80008a6:	bf00      	nop
	}
}
 80008a8:	bf00      	nop
 80008aa:	3710      	adds	r7, #16
 80008ac:	46bd      	mov	sp, r7
 80008ae:	bd80      	pop	{r7, pc}
 80008b0:	20000088 	.word	0x20000088

080008b4 <gyroInput>:
/****************************************
 * 		Function Definitions: Tasks		*
 ****************************************/

static void gyroInput(void* arg)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b084      	sub	sp, #16
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	6078      	str	r0, [r7, #4]
	osStatus_t gyroMessagePutStatus;

	while(1)
	{
		// Pend on the gyroInputSemaphore
		osStatus_t semaphoreStatus = osSemaphoreAcquire(gyroInputSemaphorID, osWaitForever);
 80008bc:	4b11      	ldr	r3, [pc, #68]	; (8000904 <gyroInput+0x50>)
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	f04f 31ff 	mov.w	r1, #4294967295
 80008c4:	4618      	mov	r0, r3
 80008c6:	f003 f825 	bl	8003914 <osSemaphoreAcquire>
 80008ca:	60f8      	str	r0, [r7, #12]
 80008cc:	68fb      	ldr	r3, [r7, #12]
 80008ce:	3304      	adds	r3, #4

		switch(semaphoreStatus)
 80008d0:	2b02      	cmp	r3, #2
 80008d2:	d800      	bhi.n	80008d6 <gyroInput+0x22>
			// Possible error codes
			case osErrorTimeout:
			case osErrorResource:
			case osErrorParameter:
				// Spin on error
				while(1){}
 80008d4:	e7fe      	b.n	80008d4 <gyroInput+0x20>
				break;
			default: /* osOK */
				// The token has been obtained and token count decremented
				break;
 80008d6:	bf00      	nop
		}

		appMessage.rotation = getGyroRateOfRotation();
 80008d8:	f000 f900 	bl	8000adc <getGyroRateOfRotation>
 80008dc:	4603      	mov	r3, r0
 80008de:	461a      	mov	r2, r3
 80008e0:	4b09      	ldr	r3, [pc, #36]	; (8000908 <gyroInput+0x54>)
 80008e2:	805a      	strh	r2, [r3, #2]

		gyroMessagePutStatus = osMessageQueuePut(ledInfoMsgQueueID, &appMessage,
 80008e4:	4b09      	ldr	r3, [pc, #36]	; (800090c <gyroInput+0x58>)
 80008e6:	6818      	ldr	r0, [r3, #0]
 80008e8:	f04f 33ff 	mov.w	r3, #4294967295
 80008ec:	2200      	movs	r2, #0
 80008ee:	4906      	ldr	r1, [pc, #24]	; (8000908 <gyroInput+0x54>)
 80008f0:	f003 f91a 	bl	8003b28 <osMessageQueuePut>
 80008f4:	60b8      	str	r0, [r7, #8]
 80008f6:	68bb      	ldr	r3, [r7, #8]
 80008f8:	3304      	adds	r3, #4
						  	  	  	  	  	  	 DEFAULT_MSG_PRIORITY, osWaitForever);

		switch(gyroMessagePutStatus)
 80008fa:	2b02      	cmp	r3, #2
 80008fc:	d800      	bhi.n	8000900 <gyroInput+0x4c>
			// Possible error codes
			case osErrorTimeout:
			case osErrorResource:
			case osErrorParameter:
				// Spin on error
				while(1){}
 80008fe:	e7fe      	b.n	80008fe <gyroInput+0x4a>
				break;
			default: /* osOK */
				// The token has been obtained and token count decremented
				break;
 8000900:	bf00      	nop
	{
 8000902:	e7db      	b.n	80008bc <gyroInput+0x8>
 8000904:	20000088 	.word	0x20000088
 8000908:	20000080 	.word	0x20000080
 800090c:	20000090 	.word	0x20000090

08000910 <buttonInput>:
	}
}


static void buttonInput(void* arg)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b084      	sub	sp, #16
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
	osStatus_t buttonMessagePutStatus;

	while(1)
	{
		// Wait for the button event flag to be set
		uint32_t flags = osEventFlagsWait(buttonEventFlagID, BUTTON_EVENT_FLAG,
 8000918:	4b10      	ldr	r3, [pc, #64]	; (800095c <buttonInput+0x4c>)
 800091a:	6818      	ldr	r0, [r3, #0]
 800091c:	f04f 33ff 	mov.w	r3, #4294967295
 8000920:	2201      	movs	r2, #1
 8000922:	2101      	movs	r1, #1
 8000924:	f002 ff06 	bl	8003734 <osEventFlagsWait>
 8000928:	60f8      	str	r0, [r7, #12]
 800092a:	68fb      	ldr	r3, [r7, #12]
 800092c:	3304      	adds	r3, #4
										  osFlagsWaitAll, osWaitForever);

		// Verify that the flags set aren't errors
		switch(flags)
 800092e:	2b03      	cmp	r3, #3
 8000930:	d800      	bhi.n	8000934 <buttonInput+0x24>
			case osFlagsErrorUnknown:
			case osFlagsErrorTimeout:
			case osFlagsErrorResource:
			case osFlagsErrorParameter:
				// Spin on error
				while(1){}
 8000932:	e7fe      	b.n	8000932 <buttonInput+0x22>
				break;
			default: /* Event flag set: 0x01 */
				break;
 8000934:	bf00      	nop
		}


		// Sample the user button
		// NOTE: Updates the message queue with the button state
		sampleUserButton();
 8000936:	f000 f8c1 	bl	8000abc <sampleUserButton>

		// Put the message into the queue
		buttonMessagePutStatus = osMessageQueuePut(ledInfoMsgQueueID, &appMessage, DEFAULT_MSG_PRIORITY, osWaitForever);
 800093a:	4b09      	ldr	r3, [pc, #36]	; (8000960 <buttonInput+0x50>)
 800093c:	6818      	ldr	r0, [r3, #0]
 800093e:	f04f 33ff 	mov.w	r3, #4294967295
 8000942:	2200      	movs	r2, #0
 8000944:	4907      	ldr	r1, [pc, #28]	; (8000964 <buttonInput+0x54>)
 8000946:	f003 f8ef 	bl	8003b28 <osMessageQueuePut>
 800094a:	60b8      	str	r0, [r7, #8]
 800094c:	68bb      	ldr	r3, [r7, #8]
 800094e:	3304      	adds	r3, #4

		switch(buttonMessagePutStatus)
 8000950:	2b02      	cmp	r3, #2
 8000952:	d800      	bhi.n	8000956 <buttonInput+0x46>
			// Possible error codes
			case osErrorTimeout:
			case osErrorResource:
			case osErrorParameter:
				// Spin on error
				while(1){}
 8000954:	e7fe      	b.n	8000954 <buttonInput+0x44>
				break;
			default: /* osOK */
				// The token has been obtained and token count decremented
				break;
 8000956:	bf00      	nop
	{
 8000958:	e7de      	b.n	8000918 <buttonInput+0x8>
 800095a:	bf00      	nop
 800095c:	2000008c 	.word	0x2000008c
 8000960:	20000090 	.word	0x20000090
 8000964:	20000080 	.word	0x20000080

08000968 <ledOutput>:
	}
}


static void ledOutput(void* arg)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b084      	sub	sp, #16
 800096c:	af00      	add	r7, sp, #0
 800096e:	6078      	str	r0, [r7, #4]
	osStatus_t messageStatus;

	while(1)
	{
		// Get the next message from the message queue
		messageStatus = osMessageQueueGet(ledInfoMsgQueueID, &ledOutputMessage,
 8000970:	4b09      	ldr	r3, [pc, #36]	; (8000998 <ledOutput+0x30>)
 8000972:	6818      	ldr	r0, [r3, #0]
 8000974:	f107 0108 	add.w	r1, r7, #8
 8000978:	f04f 33ff 	mov.w	r3, #4294967295
 800097c:	2200      	movs	r2, #0
 800097e:	f003 f933 	bl	8003be8 <osMessageQueueGet>
 8000982:	60f8      	str	r0, [r7, #12]
 8000984:	68fb      	ldr	r3, [r7, #12]
 8000986:	3304      	adds	r3, #4
						  NULL, osWaitForever);

		// Verify that the message was retrieved sucessfully
		switch(messageStatus)
 8000988:	2b02      	cmp	r3, #2
 800098a:	d800      	bhi.n	800098e <ledOutput+0x26>
		{
			case osErrorTimeout:
			case osErrorResource:
			case osErrorParameter:
				// Spin on error
				while(1){}
 800098c:	e7fe      	b.n	800098c <ledOutput+0x24>
				break;
			default: /* osOK */
				driveLEDs(ledOutputMessage);
 800098e:	68b8      	ldr	r0, [r7, #8]
 8000990:	f000 f8da 	bl	8000b48 <driveLEDs>
				break;
 8000994:	bf00      	nop
		messageStatus = osMessageQueueGet(ledInfoMsgQueueID, &ledOutputMessage,
 8000996:	e7eb      	b.n	8000970 <ledOutput+0x8>
 8000998:	20000090 	.word	0x20000090

0800099c <appInit>:
/*
 *
 *
 */
void appInit(void)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b082      	sub	sp, #8
 80009a0:	af00      	add	r7, sp, #0
	// Create a nw timer
	appTimerID = osTimerNew(appTimerCallback, osTimerPeriodic, NULL, &appTimerAttr);
 80009a2:	4b34      	ldr	r3, [pc, #208]	; (8000a74 <appInit+0xd8>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	2101      	movs	r1, #1
 80009a8:	4833      	ldr	r0, [pc, #204]	; (8000a78 <appInit+0xdc>)
 80009aa:	f002 fd95 	bl	80034d8 <osTimerNew>
 80009ae:	4603      	mov	r3, r0
 80009b0:	4a32      	ldr	r2, [pc, #200]	; (8000a7c <appInit+0xe0>)
 80009b2:	6013      	str	r3, [r2, #0]


	// Verify that the timer was created properly
	if(appTimerID == NULL)
 80009b4:	4b31      	ldr	r3, [pc, #196]	; (8000a7c <appInit+0xe0>)
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d100      	bne.n	80009be <appInit+0x22>
	{
		while(1){}
 80009bc:	e7fe      	b.n	80009bc <appInit+0x20>
	}

	// Start the OS Timer
	osStatus_t appTimerStatus = osTimerStart(appTimerID, APP_TIMER_TICKS_100MS);
 80009be:	4b2f      	ldr	r3, [pc, #188]	; (8000a7c <appInit+0xe0>)
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	2164      	movs	r1, #100	; 0x64
 80009c4:	4618      	mov	r0, r3
 80009c6:	f002 fe03 	bl	80035d0 <osTimerStart>
 80009ca:	6078      	str	r0, [r7, #4]

	if(appTimerStatus != osOK)
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d000      	beq.n	80009d4 <appInit+0x38>
	{
		while(1){}
 80009d2:	e7fe      	b.n	80009d2 <appInit+0x36>
	}

	// Create a new semaphore
	gyroInputSemaphorID = osSemaphoreNew(MAKE_BINARY_SEMAPHORE, SEMAPHORE_ONE_INIT_TOKEN, &gyroInputSemaphorAttr);
 80009d4:	4a2a      	ldr	r2, [pc, #168]	; (8000a80 <appInit+0xe4>)
 80009d6:	2101      	movs	r1, #1
 80009d8:	2001      	movs	r0, #1
 80009da:	f002 ff11 	bl	8003800 <osSemaphoreNew>
 80009de:	4603      	mov	r3, r0
 80009e0:	4a28      	ldr	r2, [pc, #160]	; (8000a84 <appInit+0xe8>)
 80009e2:	6013      	str	r3, [r2, #0]

	// Verify that the semaphore was created properly
	if(gyroInputSemaphorID == NULL)
 80009e4:	4b27      	ldr	r3, [pc, #156]	; (8000a84 <appInit+0xe8>)
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d100      	bne.n	80009ee <appInit+0x52>
	{
		while(1){}
 80009ec:	e7fe      	b.n	80009ec <appInit+0x50>
	}

	buttonEventFlagID = osEventFlagsNew(&buttonEventFlagAttr);
 80009ee:	4826      	ldr	r0, [pc, #152]	; (8000a88 <appInit+0xec>)
 80009f0:	f002 fe1c 	bl	800362c <osEventFlagsNew>
 80009f4:	4603      	mov	r3, r0
 80009f6:	4a25      	ldr	r2, [pc, #148]	; (8000a8c <appInit+0xf0>)
 80009f8:	6013      	str	r3, [r2, #0]

	if(buttonEventFlagID == NULL)
 80009fa:	4b24      	ldr	r3, [pc, #144]	; (8000a8c <appInit+0xf0>)
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d100      	bne.n	8000a04 <appInit+0x68>
	{
		while(1){}
 8000a02:	e7fe      	b.n	8000a02 <appInit+0x66>
	}

	ledInfoMsgQueueID = osMessageQueueNew(MAX_MSG_COUNT, MAX_MSG_SIZE_BYTE, &ledInfoMsgQueueAttr);
 8000a04:	4a22      	ldr	r2, [pc, #136]	; (8000a90 <appInit+0xf4>)
 8000a06:	2104      	movs	r1, #4
 8000a08:	2008      	movs	r0, #8
 8000a0a:	f003 f819 	bl	8003a40 <osMessageQueueNew>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	4a20      	ldr	r2, [pc, #128]	; (8000a94 <appInit+0xf8>)
 8000a12:	6013      	str	r3, [r2, #0]

	if(ledInfoMsgQueueID == NULL)
 8000a14:	4b1f      	ldr	r3, [pc, #124]	; (8000a94 <appInit+0xf8>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d100      	bne.n	8000a1e <appInit+0x82>
	{
		while(1){}
 8000a1c:	e7fe      	b.n	8000a1c <appInit+0x80>
	}

	gyroInputTask = osThreadNew(gyroInput, NULL, &gyroInputTaskAttr);
 8000a1e:	4a1e      	ldr	r2, [pc, #120]	; (8000a98 <appInit+0xfc>)
 8000a20:	2100      	movs	r1, #0
 8000a22:	481e      	ldr	r0, [pc, #120]	; (8000a9c <appInit+0x100>)
 8000a24:	f002 fc96 	bl	8003354 <osThreadNew>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	4a1d      	ldr	r2, [pc, #116]	; (8000aa0 <appInit+0x104>)
 8000a2c:	6013      	str	r3, [r2, #0]

	if(gyroInputTask == NULL)
 8000a2e:	4b1c      	ldr	r3, [pc, #112]	; (8000aa0 <appInit+0x104>)
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d100      	bne.n	8000a38 <appInit+0x9c>
	{
		while(1){}
 8000a36:	e7fe      	b.n	8000a36 <appInit+0x9a>
	}

	buttonInputTask = osThreadNew(buttonInput, NULL, &buttonInputTaskAttr);
 8000a38:	4a1a      	ldr	r2, [pc, #104]	; (8000aa4 <appInit+0x108>)
 8000a3a:	2100      	movs	r1, #0
 8000a3c:	481a      	ldr	r0, [pc, #104]	; (8000aa8 <appInit+0x10c>)
 8000a3e:	f002 fc89 	bl	8003354 <osThreadNew>
 8000a42:	4603      	mov	r3, r0
 8000a44:	4a19      	ldr	r2, [pc, #100]	; (8000aac <appInit+0x110>)
 8000a46:	6013      	str	r3, [r2, #0]


	if(buttonInputTask == NULL)
 8000a48:	4b18      	ldr	r3, [pc, #96]	; (8000aac <appInit+0x110>)
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d100      	bne.n	8000a52 <appInit+0xb6>
	{
		while(1){}
 8000a50:	e7fe      	b.n	8000a50 <appInit+0xb4>
	}


	ledOutputTask = osThreadNew(ledOutput, NULL, &ledOutputTaskAttr);
 8000a52:	4a17      	ldr	r2, [pc, #92]	; (8000ab0 <appInit+0x114>)
 8000a54:	2100      	movs	r1, #0
 8000a56:	4817      	ldr	r0, [pc, #92]	; (8000ab4 <appInit+0x118>)
 8000a58:	f002 fc7c 	bl	8003354 <osThreadNew>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	4a16      	ldr	r2, [pc, #88]	; (8000ab8 <appInit+0x11c>)
 8000a60:	6013      	str	r3, [r2, #0]

	if(ledOutputTask == NULL)
 8000a62:	4b15      	ldr	r3, [pc, #84]	; (8000ab8 <appInit+0x11c>)
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d100      	bne.n	8000a6c <appInit+0xd0>
	{
		while(1){}
 8000a6a:	e7fe      	b.n	8000a6a <appInit+0xce>
	}
}
 8000a6c:	bf00      	nop
 8000a6e:	3708      	adds	r7, #8
 8000a70:	46bd      	mov	sp, r7
 8000a72:	bd80      	pop	{r7, pc}
 8000a74:	08009540 	.word	0x08009540
 8000a78:	08000889 	.word	0x08000889
 8000a7c:	20000084 	.word	0x20000084
 8000a80:	08009550 	.word	0x08009550
 8000a84:	20000088 	.word	0x20000088
 8000a88:	08009560 	.word	0x08009560
 8000a8c:	2000008c 	.word	0x2000008c
 8000a90:	08009570 	.word	0x08009570
 8000a94:	20000090 	.word	0x20000090
 8000a98:	08009588 	.word	0x08009588
 8000a9c:	080008b5 	.word	0x080008b5
 8000aa0:	20000094 	.word	0x20000094
 8000aa4:	080095ac 	.word	0x080095ac
 8000aa8:	08000911 	.word	0x08000911
 8000aac:	20000098 	.word	0x20000098
 8000ab0:	080095d0 	.word	0x080095d0
 8000ab4:	08000969 	.word	0x08000969
 8000ab8:	2000009c 	.word	0x2000009c

08000abc <sampleUserButton>:
/*
 *  @brief Sample User Button
 *  @retval none
 */
void sampleUserButton(void)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	af00      	add	r7, sp, #0
	// Sample current button state
	appMessage.buttonState = HAL_GPIO_ReadPin(BUTTON_PORT, BUTTON_PIN);
 8000ac0:	2101      	movs	r1, #1
 8000ac2:	4804      	ldr	r0, [pc, #16]	; (8000ad4 <sampleUserButton+0x18>)
 8000ac4:	f001 f89a 	bl	8001bfc <HAL_GPIO_ReadPin>
 8000ac8:	4603      	mov	r3, r0
 8000aca:	461a      	mov	r2, r3
 8000acc:	4b02      	ldr	r3, [pc, #8]	; (8000ad8 <sampleUserButton+0x1c>)
 8000ace:	701a      	strb	r2, [r3, #0]
}
 8000ad0:	bf00      	nop
 8000ad2:	bd80      	pop	{r7, pc}
 8000ad4:	40020000 	.word	0x40020000
 8000ad8:	20000080 	.word	0x20000080

08000adc <getGyroRateOfRotation>:
/*
 *  @brief Get Gyro Rate of Rotation
 *  @retval gyroRate
 * */
static gyroRotationRate getGyroRateOfRotation(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b082      	sub	sp, #8
 8000ae0:	af00      	add	r7, sp, #0
	// Variable to store and return the gyro rotation rate
	gyroRotationRate gyroRate;

	// Get the gyro velocity
	int16_t rawVelocity = Gyro_Get_Velocity();
 8000ae2:	f7ff fddb 	bl	800069c <Gyro_Get_Velocity>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	80bb      	strh	r3, [r7, #4]
	// 		velocity <= -15000 			= counterClockwiseFast
	//		-15000 < velocity <= -2000 	= counterClockwiseSlow
	//		-2000 < velocity < 2000		= nearlyZero (treated as clockwise)
	//		150 <= velocity < 15000		= clockwiseSlow
	//		velocity >= 15000			= clockwiseFast
	if(rawVelocity <= counterClockwiseFast)
 8000aea:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000aee:	4a15      	ldr	r2, [pc, #84]	; (8000b44 <getGyroRateOfRotation+0x68>)
 8000af0:	4293      	cmp	r3, r2
 8000af2:	da03      	bge.n	8000afc <getGyroRateOfRotation+0x20>
	{
		gyroRate = counterClockwiseFast;
 8000af4:	f24c 5368 	movw	r3, #50536	; 0xc568
 8000af8:	80fb      	strh	r3, [r7, #6]
 8000afa:	e01d      	b.n	8000b38 <getGyroRateOfRotation+0x5c>
	}
	else if(rawVelocity <= counterClockwiseSlow)
 8000afc:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000b00:	f513 6ffa 	cmn.w	r3, #2000	; 0x7d0
 8000b04:	dc03      	bgt.n	8000b0e <getGyroRateOfRotation+0x32>
	{
		gyroRate = counterClockwiseSlow;
 8000b06:	f64f 0330 	movw	r3, #63536	; 0xf830
 8000b0a:	80fb      	strh	r3, [r7, #6]
 8000b0c:	e014      	b.n	8000b38 <getGyroRateOfRotation+0x5c>
	}
	else if(rawVelocity < clockwiseSlow)
 8000b0e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000b12:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8000b16:	da02      	bge.n	8000b1e <getGyroRateOfRotation+0x42>
	{
		gyroRate = nearlyZero;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	80fb      	strh	r3, [r7, #6]
 8000b1c:	e00c      	b.n	8000b38 <getGyroRateOfRotation+0x5c>
	}
	else if(rawVelocity < clockwiseFast)
 8000b1e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000b22:	f643 2297 	movw	r2, #14999	; 0x3a97
 8000b26:	4293      	cmp	r3, r2
 8000b28:	dc03      	bgt.n	8000b32 <getGyroRateOfRotation+0x56>
	{
		gyroRate = clockwiseSlow;
 8000b2a:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000b2e:	80fb      	strh	r3, [r7, #6]
 8000b30:	e002      	b.n	8000b38 <getGyroRateOfRotation+0x5c>
	}
	else // rawVelocity > clockwiseFast
	{
		gyroRate = clockwiseFast;
 8000b32:	f643 2398 	movw	r3, #15000	; 0x3a98
 8000b36:	80fb      	strh	r3, [r7, #6]
	}

	return gyroRate;
 8000b38:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	3708      	adds	r7, #8
 8000b40:	46bd      	mov	sp, r7
 8000b42:	bd80      	pop	{r7, pc}
 8000b44:	ffffc569 	.word	0xffffc569

08000b48 <driveLEDs>:
/*
 * @brief	Drive the User LEDs based on button and gyro inputs
 * @retval	None
 */
void driveLEDs(struct Message_t msg)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b082      	sub	sp, #8
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
	// Drive green LED if button is pressed or gyro is rotating counter-clockwise
	if((msg.buttonState == GPIO_PIN_SET) || (msg.rotation <= counterClockwiseSlow))
 8000b50:	793b      	ldrb	r3, [r7, #4]
 8000b52:	2b01      	cmp	r3, #1
 8000b54:	d004      	beq.n	8000b60 <driveLEDs+0x18>
 8000b56:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000b5a:	f513 6ffa 	cmn.w	r3, #2000	; 0x7d0
 8000b5e:	dc06      	bgt.n	8000b6e <driveLEDs+0x26>
	{
		HAL_GPIO_WritePin(GREEN_LED_PORT, GREEN_LED_PIN, GPIO_PIN_SET);
 8000b60:	2201      	movs	r2, #1
 8000b62:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b66:	4812      	ldr	r0, [pc, #72]	; (8000bb0 <driveLEDs+0x68>)
 8000b68:	f001 f860 	bl	8001c2c <HAL_GPIO_WritePin>
 8000b6c:	e005      	b.n	8000b7a <driveLEDs+0x32>
	}
	// ... Otherwise turn off green LED
	else
	{
		HAL_GPIO_WritePin(GREEN_LED_PORT, GREEN_LED_PIN, GPIO_PIN_RESET);
 8000b6e:	2200      	movs	r2, #0
 8000b70:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b74:	480e      	ldr	r0, [pc, #56]	; (8000bb0 <driveLEDs+0x68>)
 8000b76:	f001 f859 	bl	8001c2c <HAL_GPIO_WritePin>
	}

	// Drive red LED if button is pressed and gyro is rotating clockwise
	if((msg.buttonState == GPIO_PIN_SET) && (msg.rotation > counterClockwiseSlow))
 8000b7a:	793b      	ldrb	r3, [r7, #4]
 8000b7c:	2b01      	cmp	r3, #1
 8000b7e:	d10b      	bne.n	8000b98 <driveLEDs+0x50>
 8000b80:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000b84:	f513 6ffa 	cmn.w	r3, #2000	; 0x7d0
 8000b88:	dd06      	ble.n	8000b98 <driveLEDs+0x50>
	{
		HAL_GPIO_WritePin(RED_LED_PORT, RED_LED_PIN, GPIO_PIN_SET);
 8000b8a:	2201      	movs	r2, #1
 8000b8c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000b90:	4807      	ldr	r0, [pc, #28]	; (8000bb0 <driveLEDs+0x68>)
 8000b92:	f001 f84b 	bl	8001c2c <HAL_GPIO_WritePin>
 8000b96:	e006      	b.n	8000ba6 <driveLEDs+0x5e>
	}
	// ... Otherwise turn off red LED
	else
	{
		HAL_GPIO_WritePin(RED_LED_PORT, RED_LED_PIN, GPIO_PIN_RESET);
 8000b98:	2200      	movs	r2, #0
 8000b9a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000b9e:	4804      	ldr	r0, [pc, #16]	; (8000bb0 <driveLEDs+0x68>)
 8000ba0:	f001 f844 	bl	8001c2c <HAL_GPIO_WritePin>
	}
}
 8000ba4:	bf00      	nop
 8000ba6:	bf00      	nop
 8000ba8:	3708      	adds	r7, #8
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bd80      	pop	{r7, pc}
 8000bae:	bf00      	nop
 8000bb0:	40021800 	.word	0x40021800

08000bb4 <EXTI0_IRQHandler>:
/*
 * @brief User Button (GPIO) ISR which samples and set the buttonState variable
 * @retval none
 */
void EXTI0_IRQHandler(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	af00      	add	r7, sp, #0
	// Disable interrupts
	HAL_NVIC_DisableIRQ(BUTTON_IRQn);
 8000bb8:	2006      	movs	r0, #6
 8000bba:	f000 fe58 	bl	800186e <HAL_NVIC_DisableIRQ>

	// Set the button event flag
	osEventFlagsSet(buttonEventFlagID, BUTTON_EVENT_FLAG);
 8000bbe:	4b07      	ldr	r3, [pc, #28]	; (8000bdc <EXTI0_IRQHandler+0x28>)
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	2101      	movs	r1, #1
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	f002 fd71 	bl	80036ac <osEventFlagsSet>

	// Clear interuppt flag
	__HAL_GPIO_EXTI_CLEAR_IT(BUTTON_PIN);
 8000bca:	4b05      	ldr	r3, [pc, #20]	; (8000be0 <EXTI0_IRQHandler+0x2c>)
 8000bcc:	2201      	movs	r2, #1
 8000bce:	615a      	str	r2, [r3, #20]

	// Re-enable interrupts
	HAL_NVIC_EnableIRQ(BUTTON_IRQn);
 8000bd0:	2006      	movs	r0, #6
 8000bd2:	f000 fe3e 	bl	8001852 <HAL_NVIC_EnableIRQ>
}
 8000bd6:	bf00      	nop
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	2000008c 	.word	0x2000008c
 8000be0:	40013c00 	.word	0x40013c00

08000be4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000be4:	b480      	push	{r7}
 8000be6:	b083      	sub	sp, #12
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	4603      	mov	r3, r0
 8000bec:	6039      	str	r1, [r7, #0]
 8000bee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bf0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	db0a      	blt.n	8000c0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bf8:	683b      	ldr	r3, [r7, #0]
 8000bfa:	b2da      	uxtb	r2, r3
 8000bfc:	490c      	ldr	r1, [pc, #48]	; (8000c30 <__NVIC_SetPriority+0x4c>)
 8000bfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c02:	0112      	lsls	r2, r2, #4
 8000c04:	b2d2      	uxtb	r2, r2
 8000c06:	440b      	add	r3, r1
 8000c08:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c0c:	e00a      	b.n	8000c24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c0e:	683b      	ldr	r3, [r7, #0]
 8000c10:	b2da      	uxtb	r2, r3
 8000c12:	4908      	ldr	r1, [pc, #32]	; (8000c34 <__NVIC_SetPriority+0x50>)
 8000c14:	79fb      	ldrb	r3, [r7, #7]
 8000c16:	f003 030f 	and.w	r3, r3, #15
 8000c1a:	3b04      	subs	r3, #4
 8000c1c:	0112      	lsls	r2, r2, #4
 8000c1e:	b2d2      	uxtb	r2, r2
 8000c20:	440b      	add	r3, r1
 8000c22:	761a      	strb	r2, [r3, #24]
}
 8000c24:	bf00      	nop
 8000c26:	370c      	adds	r7, #12
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2e:	4770      	bx	lr
 8000c30:	e000e100 	.word	0xe000e100
 8000c34:	e000ed00 	.word	0xe000ed00

08000c38 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	af00      	add	r7, sp, #0
	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000c3c:	f000 fc58 	bl	80014f0 <HAL_Init>

	/* Configure the system clock */
	SystemClock_Config();
 8000c40:	f000 f826 	bl	8000c90 <SystemClock_Config>

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000c44:	f000 f8e8 	bl	8000e18 <MX_GPIO_Init>
	MX_SPI5_Init();
 8000c48:	f000 f88e 	bl	8000d68 <MX_SPI5_Init>
	MX_TIM11_Init();
 8000c4c:	f000 f8c2 	bl	8000dd4 <MX_TIM11_Init>

	/* Initialize the gyro */
	Gyro_Init();
 8000c50:	f7ff fc96 	bl	8000580 <Gyro_Init>

	// Enable interrupts for the USER button
	HAL_NVIC_EnableIRQ(BUTTON_IRQn);
 8000c54:	2006      	movs	r0, #6
 8000c56:	f000 fdfc 	bl	8001852 <HAL_NVIC_EnableIRQ>
	NVIC_SetPriority(BUTTON_IRQn, 13);
 8000c5a:	210d      	movs	r1, #13
 8000c5c:	2006      	movs	r0, #6
 8000c5e:	f7ff ffc1 	bl	8000be4 <__NVIC_SetPriority>

	/* Init scheduler */
	osKernelInitialize();
 8000c62:	f002 fb2d 	bl	80032c0 <osKernelInitialize>

	/* Initialize the application */
	appInit();
 8000c66:	f7ff fe99 	bl	800099c <appInit>

	/* Create the thread(s) */
	/* creation of defaultTask */
	defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000c6a:	4a06      	ldr	r2, [pc, #24]	; (8000c84 <main+0x4c>)
 8000c6c:	2100      	movs	r1, #0
 8000c6e:	4806      	ldr	r0, [pc, #24]	; (8000c88 <main+0x50>)
 8000c70:	f002 fb70 	bl	8003354 <osThreadNew>
 8000c74:	4603      	mov	r3, r0
 8000c76:	4a05      	ldr	r2, [pc, #20]	; (8000c8c <main+0x54>)
 8000c78:	6013      	str	r3, [r2, #0]

	traceSTART();
 8000c7a:	f008 f975 	bl	8008f68 <SEGGER_SYSVIEW_Conf>

	/* Start scheduler */
	osKernelStart();
 8000c7e:	f002 fb43 	bl	8003308 <osKernelStart>


	while(1)
 8000c82:	e7fe      	b.n	8000c82 <main+0x4a>
 8000c84:	080095f4 	.word	0x080095f4
 8000c88:	080012e9 	.word	0x080012e9
 8000c8c:	20000140 	.word	0x20000140

08000c90 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b094      	sub	sp, #80	; 0x50
 8000c94:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c96:	f107 0320 	add.w	r3, r7, #32
 8000c9a:	2230      	movs	r2, #48	; 0x30
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	f008 fab5 	bl	800920e <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ca4:	f107 030c 	add.w	r3, r7, #12
 8000ca8:	2200      	movs	r2, #0
 8000caa:	601a      	str	r2, [r3, #0]
 8000cac:	605a      	str	r2, [r3, #4]
 8000cae:	609a      	str	r2, [r3, #8]
 8000cb0:	60da      	str	r2, [r3, #12]
 8000cb2:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	60bb      	str	r3, [r7, #8]
 8000cb8:	4b29      	ldr	r3, [pc, #164]	; (8000d60 <SystemClock_Config+0xd0>)
 8000cba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cbc:	4a28      	ldr	r2, [pc, #160]	; (8000d60 <SystemClock_Config+0xd0>)
 8000cbe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000cc2:	6413      	str	r3, [r2, #64]	; 0x40
 8000cc4:	4b26      	ldr	r3, [pc, #152]	; (8000d60 <SystemClock_Config+0xd0>)
 8000cc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cc8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ccc:	60bb      	str	r3, [r7, #8]
 8000cce:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	607b      	str	r3, [r7, #4]
 8000cd4:	4b23      	ldr	r3, [pc, #140]	; (8000d64 <SystemClock_Config+0xd4>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000cdc:	4a21      	ldr	r2, [pc, #132]	; (8000d64 <SystemClock_Config+0xd4>)
 8000cde:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ce2:	6013      	str	r3, [r2, #0]
 8000ce4:	4b1f      	ldr	r3, [pc, #124]	; (8000d64 <SystemClock_Config+0xd4>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000cec:	607b      	str	r3, [r7, #4]
 8000cee:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000cf0:	2302      	movs	r3, #2
 8000cf2:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000cf4:	2301      	movs	r3, #1
 8000cf6:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000cf8:	2310      	movs	r3, #16
 8000cfa:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cfc:	2302      	movs	r3, #2
 8000cfe:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000d00:	2300      	movs	r3, #0
 8000d02:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 8000d04:	2308      	movs	r3, #8
 8000d06:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 50;
 8000d08:	2332      	movs	r3, #50	; 0x32
 8000d0a:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000d0c:	2304      	movs	r3, #4
 8000d0e:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 7;
 8000d10:	2307      	movs	r3, #7
 8000d12:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d14:	f107 0320 	add.w	r3, r7, #32
 8000d18:	4618      	mov	r0, r3
 8000d1a:	f000 ffa1 	bl	8001c60 <HAL_RCC_OscConfig>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d001      	beq.n	8000d28 <SystemClock_Config+0x98>
	{
		Error_Handler();
 8000d24:	f000 fae8 	bl	80012f8 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d28:	230f      	movs	r3, #15
 8000d2a:	60fb      	str	r3, [r7, #12]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d2c:	2302      	movs	r3, #2
 8000d2e:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d30:	2300      	movs	r3, #0
 8000d32:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 8000d34:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000d38:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8000d3a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000d3e:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000d40:	f107 030c 	add.w	r3, r7, #12
 8000d44:	2100      	movs	r1, #0
 8000d46:	4618      	mov	r0, r3
 8000d48:	f001 fa02 	bl	8002150 <HAL_RCC_ClockConfig>
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d001      	beq.n	8000d56 <SystemClock_Config+0xc6>
	{
		Error_Handler();
 8000d52:	f000 fad1 	bl	80012f8 <Error_Handler>
	}
}
 8000d56:	bf00      	nop
 8000d58:	3750      	adds	r7, #80	; 0x50
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}
 8000d5e:	bf00      	nop
 8000d60:	40023800 	.word	0x40023800
 8000d64:	40007000 	.word	0x40007000

08000d68 <MX_SPI5_Init>:
 * @brief SPI5 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI5_Init(void)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI5_Init 1 */

	/* USER CODE END SPI5_Init 1 */
	/* SPI5 parameter configuration*/
	hspi5.Instance = SPI5;
 8000d6c:	4b17      	ldr	r3, [pc, #92]	; (8000dcc <MX_SPI5_Init+0x64>)
 8000d6e:	4a18      	ldr	r2, [pc, #96]	; (8000dd0 <MX_SPI5_Init+0x68>)
 8000d70:	601a      	str	r2, [r3, #0]
	hspi5.Init.Mode = SPI_MODE_MASTER;
 8000d72:	4b16      	ldr	r3, [pc, #88]	; (8000dcc <MX_SPI5_Init+0x64>)
 8000d74:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000d78:	605a      	str	r2, [r3, #4]
	hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8000d7a:	4b14      	ldr	r3, [pc, #80]	; (8000dcc <MX_SPI5_Init+0x64>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	609a      	str	r2, [r3, #8]
	hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8000d80:	4b12      	ldr	r3, [pc, #72]	; (8000dcc <MX_SPI5_Init+0x64>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	60da      	str	r2, [r3, #12]
	hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000d86:	4b11      	ldr	r3, [pc, #68]	; (8000dcc <MX_SPI5_Init+0x64>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	611a      	str	r2, [r3, #16]
	hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000d8c:	4b0f      	ldr	r3, [pc, #60]	; (8000dcc <MX_SPI5_Init+0x64>)
 8000d8e:	2200      	movs	r2, #0
 8000d90:	615a      	str	r2, [r3, #20]
	hspi5.Init.NSS = SPI_NSS_SOFT;
 8000d92:	4b0e      	ldr	r3, [pc, #56]	; (8000dcc <MX_SPI5_Init+0x64>)
 8000d94:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000d98:	619a      	str	r2, [r3, #24]
	hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000d9a:	4b0c      	ldr	r3, [pc, #48]	; (8000dcc <MX_SPI5_Init+0x64>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	61da      	str	r2, [r3, #28]
	hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000da0:	4b0a      	ldr	r3, [pc, #40]	; (8000dcc <MX_SPI5_Init+0x64>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	621a      	str	r2, [r3, #32]
	hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8000da6:	4b09      	ldr	r3, [pc, #36]	; (8000dcc <MX_SPI5_Init+0x64>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	625a      	str	r2, [r3, #36]	; 0x24
	hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000dac:	4b07      	ldr	r3, [pc, #28]	; (8000dcc <MX_SPI5_Init+0x64>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	629a      	str	r2, [r3, #40]	; 0x28
	hspi5.Init.CRCPolynomial = 10;
 8000db2:	4b06      	ldr	r3, [pc, #24]	; (8000dcc <MX_SPI5_Init+0x64>)
 8000db4:	220a      	movs	r2, #10
 8000db6:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8000db8:	4804      	ldr	r0, [pc, #16]	; (8000dcc <MX_SPI5_Init+0x64>)
 8000dba:	f001 fbb5 	bl	8002528 <HAL_SPI_Init>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d001      	beq.n	8000dc8 <MX_SPI5_Init+0x60>
	{
		Error_Handler();
 8000dc4:	f000 fa98 	bl	80012f8 <Error_Handler>
	}
	/* USER CODE BEGIN SPI5_Init 2 */

	/* USER CODE END SPI5_Init 2 */

}
 8000dc8:	bf00      	nop
 8000dca:	bd80      	pop	{r7, pc}
 8000dcc:	200000a0 	.word	0x200000a0
 8000dd0:	40015000 	.word	0x40015000

08000dd4 <MX_TIM11_Init>:
 * @brief TIM11 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM11_Init(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	af00      	add	r7, sp, #0
	/* USER CODE END TIM11_Init 0 */

	/* USER CODE BEGIN TIM11_Init 1 */

	/* USER CODE END TIM11_Init 1 */
	htim11.Instance = TIM11;
 8000dd8:	4b0d      	ldr	r3, [pc, #52]	; (8000e10 <MX_TIM11_Init+0x3c>)
 8000dda:	4a0e      	ldr	r2, [pc, #56]	; (8000e14 <MX_TIM11_Init+0x40>)
 8000ddc:	601a      	str	r2, [r3, #0]
	htim11.Init.Prescaler = 0;
 8000dde:	4b0c      	ldr	r3, [pc, #48]	; (8000e10 <MX_TIM11_Init+0x3c>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	605a      	str	r2, [r3, #4]
	htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000de4:	4b0a      	ldr	r3, [pc, #40]	; (8000e10 <MX_TIM11_Init+0x3c>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	609a      	str	r2, [r3, #8]
	htim11.Init.Period = 124;
 8000dea:	4b09      	ldr	r3, [pc, #36]	; (8000e10 <MX_TIM11_Init+0x3c>)
 8000dec:	227c      	movs	r2, #124	; 0x7c
 8000dee:	60da      	str	r2, [r3, #12]
	htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000df0:	4b07      	ldr	r3, [pc, #28]	; (8000e10 <MX_TIM11_Init+0x3c>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	611a      	str	r2, [r3, #16]
	htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000df6:	4b06      	ldr	r3, [pc, #24]	; (8000e10 <MX_TIM11_Init+0x3c>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8000dfc:	4804      	ldr	r0, [pc, #16]	; (8000e10 <MX_TIM11_Init+0x3c>)
 8000dfe:	f002 f93b 	bl	8003078 <HAL_TIM_Base_Init>
 8000e02:	4603      	mov	r3, r0
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d001      	beq.n	8000e0c <MX_TIM11_Init+0x38>
	{
		Error_Handler();
 8000e08:	f000 fa76 	bl	80012f8 <Error_Handler>
	}
	/* USER CODE BEGIN TIM11_Init 2 */

	/* USER CODE END TIM11_Init 2 */

}
 8000e0c:	bf00      	nop
 8000e0e:	bd80      	pop	{r7, pc}
 8000e10:	200000f8 	.word	0x200000f8
 8000e14:	40014800 	.word	0x40014800

08000e18 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b08e      	sub	sp, #56	; 0x38
 8000e1c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e1e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e22:	2200      	movs	r2, #0
 8000e24:	601a      	str	r2, [r3, #0]
 8000e26:	605a      	str	r2, [r3, #4]
 8000e28:	609a      	str	r2, [r3, #8]
 8000e2a:	60da      	str	r2, [r3, #12]
 8000e2c:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000e2e:	2300      	movs	r3, #0
 8000e30:	623b      	str	r3, [r7, #32]
 8000e32:	4bb2      	ldr	r3, [pc, #712]	; (80010fc <MX_GPIO_Init+0x2e4>)
 8000e34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e36:	4ab1      	ldr	r2, [pc, #708]	; (80010fc <MX_GPIO_Init+0x2e4>)
 8000e38:	f043 0304 	orr.w	r3, r3, #4
 8000e3c:	6313      	str	r3, [r2, #48]	; 0x30
 8000e3e:	4baf      	ldr	r3, [pc, #700]	; (80010fc <MX_GPIO_Init+0x2e4>)
 8000e40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e42:	f003 0304 	and.w	r3, r3, #4
 8000e46:	623b      	str	r3, [r7, #32]
 8000e48:	6a3b      	ldr	r3, [r7, #32]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	61fb      	str	r3, [r7, #28]
 8000e4e:	4bab      	ldr	r3, [pc, #684]	; (80010fc <MX_GPIO_Init+0x2e4>)
 8000e50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e52:	4aaa      	ldr	r2, [pc, #680]	; (80010fc <MX_GPIO_Init+0x2e4>)
 8000e54:	f043 0320 	orr.w	r3, r3, #32
 8000e58:	6313      	str	r3, [r2, #48]	; 0x30
 8000e5a:	4ba8      	ldr	r3, [pc, #672]	; (80010fc <MX_GPIO_Init+0x2e4>)
 8000e5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e5e:	f003 0320 	and.w	r3, r3, #32
 8000e62:	61fb      	str	r3, [r7, #28]
 8000e64:	69fb      	ldr	r3, [r7, #28]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8000e66:	2300      	movs	r3, #0
 8000e68:	61bb      	str	r3, [r7, #24]
 8000e6a:	4ba4      	ldr	r3, [pc, #656]	; (80010fc <MX_GPIO_Init+0x2e4>)
 8000e6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e6e:	4aa3      	ldr	r2, [pc, #652]	; (80010fc <MX_GPIO_Init+0x2e4>)
 8000e70:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000e74:	6313      	str	r3, [r2, #48]	; 0x30
 8000e76:	4ba1      	ldr	r3, [pc, #644]	; (80010fc <MX_GPIO_Init+0x2e4>)
 8000e78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000e7e:	61bb      	str	r3, [r7, #24]
 8000e80:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000e82:	2300      	movs	r3, #0
 8000e84:	617b      	str	r3, [r7, #20]
 8000e86:	4b9d      	ldr	r3, [pc, #628]	; (80010fc <MX_GPIO_Init+0x2e4>)
 8000e88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e8a:	4a9c      	ldr	r2, [pc, #624]	; (80010fc <MX_GPIO_Init+0x2e4>)
 8000e8c:	f043 0301 	orr.w	r3, r3, #1
 8000e90:	6313      	str	r3, [r2, #48]	; 0x30
 8000e92:	4b9a      	ldr	r3, [pc, #616]	; (80010fc <MX_GPIO_Init+0x2e4>)
 8000e94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e96:	f003 0301 	and.w	r3, r3, #1
 8000e9a:	617b      	str	r3, [r7, #20]
 8000e9c:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	613b      	str	r3, [r7, #16]
 8000ea2:	4b96      	ldr	r3, [pc, #600]	; (80010fc <MX_GPIO_Init+0x2e4>)
 8000ea4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ea6:	4a95      	ldr	r2, [pc, #596]	; (80010fc <MX_GPIO_Init+0x2e4>)
 8000ea8:	f043 0302 	orr.w	r3, r3, #2
 8000eac:	6313      	str	r3, [r2, #48]	; 0x30
 8000eae:	4b93      	ldr	r3, [pc, #588]	; (80010fc <MX_GPIO_Init+0x2e4>)
 8000eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eb2:	f003 0302 	and.w	r3, r3, #2
 8000eb6:	613b      	str	r3, [r7, #16]
 8000eb8:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8000eba:	2300      	movs	r3, #0
 8000ebc:	60fb      	str	r3, [r7, #12]
 8000ebe:	4b8f      	ldr	r3, [pc, #572]	; (80010fc <MX_GPIO_Init+0x2e4>)
 8000ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ec2:	4a8e      	ldr	r2, [pc, #568]	; (80010fc <MX_GPIO_Init+0x2e4>)
 8000ec4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000ec8:	6313      	str	r3, [r2, #48]	; 0x30
 8000eca:	4b8c      	ldr	r3, [pc, #560]	; (80010fc <MX_GPIO_Init+0x2e4>)
 8000ecc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ece:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000ed2:	60fb      	str	r3, [r7, #12]
 8000ed4:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	60bb      	str	r3, [r7, #8]
 8000eda:	4b88      	ldr	r3, [pc, #544]	; (80010fc <MX_GPIO_Init+0x2e4>)
 8000edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ede:	4a87      	ldr	r2, [pc, #540]	; (80010fc <MX_GPIO_Init+0x2e4>)
 8000ee0:	f043 0310 	orr.w	r3, r3, #16
 8000ee4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ee6:	4b85      	ldr	r3, [pc, #532]	; (80010fc <MX_GPIO_Init+0x2e4>)
 8000ee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eea:	f003 0310 	and.w	r3, r3, #16
 8000eee:	60bb      	str	r3, [r7, #8]
 8000ef0:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	607b      	str	r3, [r7, #4]
 8000ef6:	4b81      	ldr	r3, [pc, #516]	; (80010fc <MX_GPIO_Init+0x2e4>)
 8000ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000efa:	4a80      	ldr	r2, [pc, #512]	; (80010fc <MX_GPIO_Init+0x2e4>)
 8000efc:	f043 0308 	orr.w	r3, r3, #8
 8000f00:	6313      	str	r3, [r2, #48]	; 0x30
 8000f02:	4b7e      	ldr	r3, [pc, #504]	; (80010fc <MX_GPIO_Init+0x2e4>)
 8000f04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f06:	f003 0308 	and.w	r3, r3, #8
 8000f0a:	607b      	str	r3, [r7, #4]
 8000f0c:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 8000f0e:	2200      	movs	r2, #0
 8000f10:	2116      	movs	r1, #22
 8000f12:	487b      	ldr	r0, [pc, #492]	; (8001100 <MX_GPIO_Init+0x2e8>)
 8000f14:	f000 fe8a 	bl	8001c2c <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8000f18:	2200      	movs	r2, #0
 8000f1a:	2180      	movs	r1, #128	; 0x80
 8000f1c:	4879      	ldr	r0, [pc, #484]	; (8001104 <MX_GPIO_Init+0x2ec>)
 8000f1e:	f000 fe85 	bl	8001c2c <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 8000f22:	2200      	movs	r2, #0
 8000f24:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8000f28:	4877      	ldr	r0, [pc, #476]	; (8001108 <MX_GPIO_Init+0x2f0>)
 8000f2a:	f000 fe7f 	bl	8001c2c <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 8000f2e:	2200      	movs	r2, #0
 8000f30:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8000f34:	4875      	ldr	r0, [pc, #468]	; (800110c <MX_GPIO_Init+0x2f4>)
 8000f36:	f000 fe79 	bl	8001c2c <HAL_GPIO_WritePin>

	/*Configure GPIO pins : A0_Pin A1_Pin A2_Pin A3_Pin
                           A4_Pin A5_Pin SDNRAS_Pin A6_Pin
                           A7_Pin A8_Pin A9_Pin */
	GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 8000f3a:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8000f3e:	627b      	str	r3, [r7, #36]	; 0x24
			|A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
			|A7_Pin|A8_Pin|A9_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f40:	2302      	movs	r3, #2
 8000f42:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f44:	2300      	movs	r3, #0
 8000f46:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f48:	2303      	movs	r3, #3
 8000f4a:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000f4c:	230c      	movs	r3, #12
 8000f4e:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000f50:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f54:	4619      	mov	r1, r3
 8000f56:	486e      	ldr	r0, [pc, #440]	; (8001110 <MX_GPIO_Init+0x2f8>)
 8000f58:	f000 fca4 	bl	80018a4 <HAL_GPIO_Init>

	/*Configure GPIO pin : ENABLE_Pin */
	GPIO_InitStruct.Pin = ENABLE_Pin;
 8000f5c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000f60:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f62:	2302      	movs	r3, #2
 8000f64:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f66:	2300      	movs	r3, #0
 8000f68:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000f6e:	230e      	movs	r3, #14
 8000f70:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8000f72:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f76:	4619      	mov	r1, r3
 8000f78:	4865      	ldr	r0, [pc, #404]	; (8001110 <MX_GPIO_Init+0x2f8>)
 8000f7a:	f000 fc93 	bl	80018a4 <HAL_GPIO_Init>

	/*Configure GPIO pin : SDNWE_Pin */
	GPIO_InitStruct.Pin = SDNWE_Pin;
 8000f7e:	2301      	movs	r3, #1
 8000f80:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f82:	2302      	movs	r3, #2
 8000f84:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f86:	2300      	movs	r3, #0
 8000f88:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f8a:	2303      	movs	r3, #3
 8000f8c:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000f8e:	230c      	movs	r3, #12
 8000f90:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 8000f92:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f96:	4619      	mov	r1, r3
 8000f98:	4859      	ldr	r0, [pc, #356]	; (8001100 <MX_GPIO_Init+0x2e8>)
 8000f9a:	f000 fc83 	bl	80018a4 <HAL_GPIO_Init>

	/*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
	GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 8000f9e:	2316      	movs	r3, #22
 8000fa0:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000faa:	2300      	movs	r3, #0
 8000fac:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fb2:	4619      	mov	r1, r3
 8000fb4:	4852      	ldr	r0, [pc, #328]	; (8001100 <MX_GPIO_Init+0x2e8>)
 8000fb6:	f000 fc75 	bl	80018a4 <HAL_GPIO_Init>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 8000fba:	2301      	movs	r3, #1
 8000fbc:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000fbe:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8000fc2:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000fc8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fcc:	4619      	mov	r1, r3
 8000fce:	484d      	ldr	r0, [pc, #308]	; (8001104 <MX_GPIO_Init+0x2ec>)
 8000fd0:	f000 fc68 	bl	80018a4 <HAL_GPIO_Init>

	/*Configure GPIO pins : MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
	GPIO_InitStruct.Pin = MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 8000fd4:	f248 0306 	movw	r3, #32774	; 0x8006
 8000fd8:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000fda:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000fde:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fe4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fe8:	4619      	mov	r1, r3
 8000fea:	4846      	ldr	r0, [pc, #280]	; (8001104 <MX_GPIO_Init+0x2ec>)
 8000fec:	f000 fc5a 	bl	80018a4 <HAL_GPIO_Init>

	/*Configure GPIO pins : B5_Pin VSYNC_Pin G2_Pin R4_Pin
                           R5_Pin */
	GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 8000ff0:	f641 0358 	movw	r3, #6232	; 0x1858
 8000ff4:	627b      	str	r3, [r7, #36]	; 0x24
			|R5_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ff6:	2302      	movs	r3, #2
 8000ff8:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ffe:	2300      	movs	r3, #0
 8001000:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001002:	230e      	movs	r3, #14
 8001004:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001006:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800100a:	4619      	mov	r1, r3
 800100c:	483d      	ldr	r0, [pc, #244]	; (8001104 <MX_GPIO_Init+0x2ec>)
 800100e:	f000 fc49 	bl	80018a4 <HAL_GPIO_Init>

	/*Configure GPIO pin : ACP_RST_Pin */
	GPIO_InitStruct.Pin = ACP_RST_Pin;
 8001012:	2380      	movs	r3, #128	; 0x80
 8001014:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001016:	2301      	movs	r3, #1
 8001018:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800101a:	2300      	movs	r3, #0
 800101c:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800101e:	2300      	movs	r3, #0
 8001020:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 8001022:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001026:	4619      	mov	r1, r3
 8001028:	4836      	ldr	r0, [pc, #216]	; (8001104 <MX_GPIO_Init+0x2ec>)
 800102a:	f000 fc3b 	bl	80018a4 <HAL_GPIO_Init>

	/*Configure GPIO pin : OTG_FS_OC_Pin */
	GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 800102e:	2320      	movs	r3, #32
 8001030:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001032:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8001036:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001038:	2300      	movs	r3, #0
 800103a:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 800103c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001040:	4619      	mov	r1, r3
 8001042:	482f      	ldr	r0, [pc, #188]	; (8001100 <MX_GPIO_Init+0x2e8>)
 8001044:	f000 fc2e 	bl	80018a4 <HAL_GPIO_Init>

	/*Configure GPIO pins : R3_Pin R6_Pin */
	GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 8001048:	2303      	movs	r3, #3
 800104a:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800104c:	2302      	movs	r3, #2
 800104e:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001050:	2300      	movs	r3, #0
 8001052:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001054:	2300      	movs	r3, #0
 8001056:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001058:	2309      	movs	r3, #9
 800105a:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800105c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001060:	4619      	mov	r1, r3
 8001062:	482c      	ldr	r0, [pc, #176]	; (8001114 <MX_GPIO_Init+0x2fc>)
 8001064:	f000 fc1e 	bl	80018a4 <HAL_GPIO_Init>

	/*Configure GPIO pin : BOOT1_Pin */
	GPIO_InitStruct.Pin = BOOT1_Pin;
 8001068:	2304      	movs	r3, #4
 800106a:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800106c:	2300      	movs	r3, #0
 800106e:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001070:	2300      	movs	r3, #0
 8001072:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001074:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001078:	4619      	mov	r1, r3
 800107a:	4826      	ldr	r0, [pc, #152]	; (8001114 <MX_GPIO_Init+0x2fc>)
 800107c:	f000 fc12 	bl	80018a4 <HAL_GPIO_Init>

	/*Configure GPIO pins : A10_Pin A11_Pin BA0_Pin BA1_Pin
                           SDCLK_Pin SDNCAS_Pin */
	GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 8001080:	f248 1333 	movw	r3, #33075	; 0x8133
 8001084:	627b      	str	r3, [r7, #36]	; 0x24
			|SDCLK_Pin|SDNCAS_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001086:	2302      	movs	r3, #2
 8001088:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800108a:	2300      	movs	r3, #0
 800108c:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800108e:	2303      	movs	r3, #3
 8001090:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001092:	230c      	movs	r3, #12
 8001094:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001096:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800109a:	4619      	mov	r1, r3
 800109c:	481b      	ldr	r0, [pc, #108]	; (800110c <MX_GPIO_Init+0x2f4>)
 800109e:	f000 fc01 	bl	80018a4 <HAL_GPIO_Init>

	/*Configure GPIO pins : D4_Pin D5_Pin D6_Pin D7_Pin
                           D8_Pin D9_Pin D10_Pin D11_Pin
                           D12_Pin NBL0_Pin NBL1_Pin */
	GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 80010a2:	f64f 7383 	movw	r3, #65411	; 0xff83
 80010a6:	627b      	str	r3, [r7, #36]	; 0x24
			|D8_Pin|D9_Pin|D10_Pin|D11_Pin
			|D12_Pin|NBL0_Pin|NBL1_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010a8:	2302      	movs	r3, #2
 80010aa:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ac:	2300      	movs	r3, #0
 80010ae:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010b0:	2303      	movs	r3, #3
 80010b2:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80010b4:	230c      	movs	r3, #12
 80010b6:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80010b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010bc:	4619      	mov	r1, r3
 80010be:	4816      	ldr	r0, [pc, #88]	; (8001118 <MX_GPIO_Init+0x300>)
 80010c0:	f000 fbf0 	bl	80018a4 <HAL_GPIO_Init>

	/*Configure GPIO pins : G4_Pin G5_Pin B6_Pin B7_Pin */
	GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 80010c4:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 80010c8:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010ca:	2302      	movs	r3, #2
 80010cc:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ce:	2300      	movs	r3, #0
 80010d0:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010d2:	2300      	movs	r3, #0
 80010d4:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80010d6:	230e      	movs	r3, #14
 80010d8:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010de:	4619      	mov	r1, r3
 80010e0:	480c      	ldr	r0, [pc, #48]	; (8001114 <MX_GPIO_Init+0x2fc>)
 80010e2:	f000 fbdf 	bl	80018a4 <HAL_GPIO_Init>

	/*Configure GPIO pins : OTG_HS_ID_Pin OTG_HS_DM_Pin OTG_HS_DP_Pin */
	GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 80010e6:	f44f 4350 	mov.w	r3, #53248	; 0xd000
 80010ea:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010ec:	2302      	movs	r3, #2
 80010ee:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f0:	2300      	movs	r3, #0
 80010f2:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010f4:	2300      	movs	r3, #0
 80010f6:	633b      	str	r3, [r7, #48]	; 0x30
 80010f8:	e010      	b.n	800111c <MX_GPIO_Init+0x304>
 80010fa:	bf00      	nop
 80010fc:	40023800 	.word	0x40023800
 8001100:	40020800 	.word	0x40020800
 8001104:	40020000 	.word	0x40020000
 8001108:	40020c00 	.word	0x40020c00
 800110c:	40021800 	.word	0x40021800
 8001110:	40021400 	.word	0x40021400
 8001114:	40020400 	.word	0x40020400
 8001118:	40021000 	.word	0x40021000
	GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 800111c:	230c      	movs	r3, #12
 800111e:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001120:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001124:	4619      	mov	r1, r3
 8001126:	486b      	ldr	r0, [pc, #428]	; (80012d4 <MX_GPIO_Init+0x4bc>)
 8001128:	f000 fbbc 	bl	80018a4 <HAL_GPIO_Init>

	/*Configure GPIO pin : VBUS_HS_Pin */
	GPIO_InitStruct.Pin = VBUS_HS_Pin;
 800112c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001130:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001132:	2300      	movs	r3, #0
 8001134:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001136:	2300      	movs	r3, #0
 8001138:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 800113a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800113e:	4619      	mov	r1, r3
 8001140:	4864      	ldr	r0, [pc, #400]	; (80012d4 <MX_GPIO_Init+0x4bc>)
 8001142:	f000 fbaf 	bl	80018a4 <HAL_GPIO_Init>

	/*Configure GPIO pins : D13_Pin D14_Pin D15_Pin D0_Pin
                           D1_Pin D2_Pin D3_Pin */
	GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 8001146:	f24c 7303 	movw	r3, #50947	; 0xc703
 800114a:	627b      	str	r3, [r7, #36]	; 0x24
			|D1_Pin|D2_Pin|D3_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800114c:	2302      	movs	r3, #2
 800114e:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001150:	2300      	movs	r3, #0
 8001152:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001154:	2303      	movs	r3, #3
 8001156:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001158:	230c      	movs	r3, #12
 800115a:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800115c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001160:	4619      	mov	r1, r3
 8001162:	485d      	ldr	r0, [pc, #372]	; (80012d8 <MX_GPIO_Init+0x4c0>)
 8001164:	f000 fb9e 	bl	80018a4 <HAL_GPIO_Init>

	/*Configure GPIO pin : TE_Pin */
	GPIO_InitStruct.Pin = TE_Pin;
 8001168:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800116c:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800116e:	2300      	movs	r3, #0
 8001170:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001172:	2300      	movs	r3, #0
 8001174:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 8001176:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800117a:	4619      	mov	r1, r3
 800117c:	4856      	ldr	r0, [pc, #344]	; (80012d8 <MX_GPIO_Init+0x4c0>)
 800117e:	f000 fb91 	bl	80018a4 <HAL_GPIO_Init>

	/*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
	GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 8001182:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8001186:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001188:	2301      	movs	r3, #1
 800118a:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800118c:	2300      	movs	r3, #0
 800118e:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001190:	2300      	movs	r3, #0
 8001192:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001194:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001198:	4619      	mov	r1, r3
 800119a:	484f      	ldr	r0, [pc, #316]	; (80012d8 <MX_GPIO_Init+0x4c0>)
 800119c:	f000 fb82 	bl	80018a4 <HAL_GPIO_Init>

	/*Configure GPIO pins : R7_Pin DOTCLK_Pin B3_Pin */
	GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 80011a0:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 80011a4:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011a6:	2302      	movs	r3, #2
 80011a8:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011aa:	2300      	movs	r3, #0
 80011ac:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ae:	2300      	movs	r3, #0
 80011b0:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80011b2:	230e      	movs	r3, #14
 80011b4:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80011b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80011ba:	4619      	mov	r1, r3
 80011bc:	4847      	ldr	r0, [pc, #284]	; (80012dc <MX_GPIO_Init+0x4c4>)
 80011be:	f000 fb71 	bl	80018a4 <HAL_GPIO_Init>

	/*Configure GPIO pins : HSYNC_Pin G6_Pin R2_Pin */
	GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 80011c2:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 80011c6:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011c8:	2302      	movs	r3, #2
 80011ca:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011cc:	2300      	movs	r3, #0
 80011ce:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011d0:	2300      	movs	r3, #0
 80011d2:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80011d4:	230e      	movs	r3, #14
 80011d6:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80011dc:	4619      	mov	r1, r3
 80011de:	4840      	ldr	r0, [pc, #256]	; (80012e0 <MX_GPIO_Init+0x4c8>)
 80011e0:	f000 fb60 	bl	80018a4 <HAL_GPIO_Init>

	/*Configure GPIO pin : I2C3_SDA_Pin */
	GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 80011e4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80011e8:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011ea:	2312      	movs	r3, #18
 80011ec:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ee:	2300      	movs	r3, #0
 80011f0:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f2:	2300      	movs	r3, #0
 80011f4:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80011f6:	2304      	movs	r3, #4
 80011f8:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 80011fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80011fe:	4619      	mov	r1, r3
 8001200:	4837      	ldr	r0, [pc, #220]	; (80012e0 <MX_GPIO_Init+0x4c8>)
 8001202:	f000 fb4f 	bl	80018a4 <HAL_GPIO_Init>

	/*Configure GPIO pin : I2C3_SCL_Pin */
	GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8001206:	f44f 7380 	mov.w	r3, #256	; 0x100
 800120a:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800120c:	2312      	movs	r3, #18
 800120e:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001210:	2300      	movs	r3, #0
 8001212:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001214:	2300      	movs	r3, #0
 8001216:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001218:	2304      	movs	r3, #4
 800121a:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 800121c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001220:	4619      	mov	r1, r3
 8001222:	4830      	ldr	r0, [pc, #192]	; (80012e4 <MX_GPIO_Init+0x4cc>)
 8001224:	f000 fb3e 	bl	80018a4 <HAL_GPIO_Init>

	/*Configure GPIO pins : STLINK_RX_Pin STLINK_TX_Pin */
	GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8001228:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800122c:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800122e:	2302      	movs	r3, #2
 8001230:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001232:	2300      	movs	r3, #0
 8001234:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001236:	2303      	movs	r3, #3
 8001238:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800123a:	2307      	movs	r3, #7
 800123c:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800123e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001242:	4619      	mov	r1, r3
 8001244:	4827      	ldr	r0, [pc, #156]	; (80012e4 <MX_GPIO_Init+0x4cc>)
 8001246:	f000 fb2d 	bl	80018a4 <HAL_GPIO_Init>

	/*Configure GPIO pins : G7_Pin B2_Pin */
	GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 800124a:	2348      	movs	r3, #72	; 0x48
 800124c:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800124e:	2302      	movs	r3, #2
 8001250:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001252:	2300      	movs	r3, #0
 8001254:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001256:	2300      	movs	r3, #0
 8001258:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800125a:	230e      	movs	r3, #14
 800125c:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800125e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001262:	4619      	mov	r1, r3
 8001264:	481c      	ldr	r0, [pc, #112]	; (80012d8 <MX_GPIO_Init+0x4c0>)
 8001266:	f000 fb1d 	bl	80018a4 <HAL_GPIO_Init>

	/*Configure GPIO pins : G3_Pin B4_Pin */
	GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 800126a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800126e:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001270:	2302      	movs	r3, #2
 8001272:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001274:	2300      	movs	r3, #0
 8001276:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001278:	2300      	movs	r3, #0
 800127a:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 800127c:	2309      	movs	r3, #9
 800127e:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001280:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001284:	4619      	mov	r1, r3
 8001286:	4815      	ldr	r0, [pc, #84]	; (80012dc <MX_GPIO_Init+0x4c4>)
 8001288:	f000 fb0c 	bl	80018a4 <HAL_GPIO_Init>

	/*Configure GPIO pins : LD3_Pin LD4_Pin */
	GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 800128c:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8001290:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001292:	2301      	movs	r3, #1
 8001294:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001296:	2300      	movs	r3, #0
 8001298:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800129a:	2300      	movs	r3, #0
 800129c:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800129e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012a2:	4619      	mov	r1, r3
 80012a4:	480d      	ldr	r0, [pc, #52]	; (80012dc <MX_GPIO_Init+0x4c4>)
 80012a6:	f000 fafd 	bl	80018a4 <HAL_GPIO_Init>

	/*Configure GPIO pins : SDCKE1_Pin SDNE1_Pin */
	GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 80012aa:	2360      	movs	r3, #96	; 0x60
 80012ac:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ae:	2302      	movs	r3, #2
 80012b0:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b2:	2300      	movs	r3, #0
 80012b4:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012b6:	2303      	movs	r3, #3
 80012b8:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80012ba:	230c      	movs	r3, #12
 80012bc:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012be:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012c2:	4619      	mov	r1, r3
 80012c4:	4803      	ldr	r0, [pc, #12]	; (80012d4 <MX_GPIO_Init+0x4bc>)
 80012c6:	f000 faed 	bl	80018a4 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 80012ca:	bf00      	nop
 80012cc:	3738      	adds	r7, #56	; 0x38
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	40020400 	.word	0x40020400
 80012d8:	40020c00 	.word	0x40020c00
 80012dc:	40021800 	.word	0x40021800
 80012e0:	40020800 	.word	0x40020800
 80012e4:	40020000 	.word	0x40020000

080012e8 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b082      	sub	sp, #8
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN 5 */
	/* Infinite loop */
	for(;;)
	{
		osDelay(1);
 80012f0:	2001      	movs	r0, #1
 80012f2:	f002 f8c1 	bl	8003478 <osDelay>
 80012f6:	e7fb      	b.n	80012f0 <StartDefaultTask+0x8>

080012f8 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80012f8:	b480      	push	{r7}
 80012fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012fc:	b672      	cpsid	i
}
 80012fe:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001300:	e7fe      	b.n	8001300 <Error_Handler+0x8>
	...

08001304 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b082      	sub	sp, #8
 8001308:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800130a:	2300      	movs	r3, #0
 800130c:	607b      	str	r3, [r7, #4]
 800130e:	4b12      	ldr	r3, [pc, #72]	; (8001358 <HAL_MspInit+0x54>)
 8001310:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001312:	4a11      	ldr	r2, [pc, #68]	; (8001358 <HAL_MspInit+0x54>)
 8001314:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001318:	6453      	str	r3, [r2, #68]	; 0x44
 800131a:	4b0f      	ldr	r3, [pc, #60]	; (8001358 <HAL_MspInit+0x54>)
 800131c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800131e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001322:	607b      	str	r3, [r7, #4]
 8001324:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001326:	2300      	movs	r3, #0
 8001328:	603b      	str	r3, [r7, #0]
 800132a:	4b0b      	ldr	r3, [pc, #44]	; (8001358 <HAL_MspInit+0x54>)
 800132c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800132e:	4a0a      	ldr	r2, [pc, #40]	; (8001358 <HAL_MspInit+0x54>)
 8001330:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001334:	6413      	str	r3, [r2, #64]	; 0x40
 8001336:	4b08      	ldr	r3, [pc, #32]	; (8001358 <HAL_MspInit+0x54>)
 8001338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800133a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800133e:	603b      	str	r3, [r7, #0]
 8001340:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001342:	2200      	movs	r2, #0
 8001344:	210f      	movs	r1, #15
 8001346:	f06f 0001 	mvn.w	r0, #1
 800134a:	f000 fa66 	bl	800181a <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800134e:	bf00      	nop
 8001350:	3708      	adds	r7, #8
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop
 8001358:	40023800 	.word	0x40023800

0800135c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b08a      	sub	sp, #40	; 0x28
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001364:	f107 0314 	add.w	r3, r7, #20
 8001368:	2200      	movs	r2, #0
 800136a:	601a      	str	r2, [r3, #0]
 800136c:	605a      	str	r2, [r3, #4]
 800136e:	609a      	str	r2, [r3, #8]
 8001370:	60da      	str	r2, [r3, #12]
 8001372:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	4a19      	ldr	r2, [pc, #100]	; (80013e0 <HAL_SPI_MspInit+0x84>)
 800137a:	4293      	cmp	r3, r2
 800137c:	d12c      	bne.n	80013d8 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 800137e:	2300      	movs	r3, #0
 8001380:	613b      	str	r3, [r7, #16]
 8001382:	4b18      	ldr	r3, [pc, #96]	; (80013e4 <HAL_SPI_MspInit+0x88>)
 8001384:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001386:	4a17      	ldr	r2, [pc, #92]	; (80013e4 <HAL_SPI_MspInit+0x88>)
 8001388:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800138c:	6453      	str	r3, [r2, #68]	; 0x44
 800138e:	4b15      	ldr	r3, [pc, #84]	; (80013e4 <HAL_SPI_MspInit+0x88>)
 8001390:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001392:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001396:	613b      	str	r3, [r7, #16]
 8001398:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800139a:	2300      	movs	r3, #0
 800139c:	60fb      	str	r3, [r7, #12]
 800139e:	4b11      	ldr	r3, [pc, #68]	; (80013e4 <HAL_SPI_MspInit+0x88>)
 80013a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013a2:	4a10      	ldr	r2, [pc, #64]	; (80013e4 <HAL_SPI_MspInit+0x88>)
 80013a4:	f043 0320 	orr.w	r3, r3, #32
 80013a8:	6313      	str	r3, [r2, #48]	; 0x30
 80013aa:	4b0e      	ldr	r3, [pc, #56]	; (80013e4 <HAL_SPI_MspInit+0x88>)
 80013ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ae:	f003 0320 	and.w	r3, r3, #32
 80013b2:	60fb      	str	r3, [r7, #12]
 80013b4:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 80013b6:	f44f 7360 	mov.w	r3, #896	; 0x380
 80013ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013bc:	2302      	movs	r3, #2
 80013be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c0:	2300      	movs	r3, #0
 80013c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013c4:	2300      	movs	r3, #0
 80013c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80013c8:	2305      	movs	r3, #5
 80013ca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80013cc:	f107 0314 	add.w	r3, r7, #20
 80013d0:	4619      	mov	r1, r3
 80013d2:	4805      	ldr	r0, [pc, #20]	; (80013e8 <HAL_SPI_MspInit+0x8c>)
 80013d4:	f000 fa66 	bl	80018a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }

}
 80013d8:	bf00      	nop
 80013da:	3728      	adds	r7, #40	; 0x28
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}
 80013e0:	40015000 	.word	0x40015000
 80013e4:	40023800 	.word	0x40023800
 80013e8:	40021400 	.word	0x40021400

080013ec <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80013ec:	b480      	push	{r7}
 80013ee:	b085      	sub	sp, #20
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM11)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	4a0b      	ldr	r2, [pc, #44]	; (8001428 <HAL_TIM_Base_MspInit+0x3c>)
 80013fa:	4293      	cmp	r3, r2
 80013fc:	d10d      	bne.n	800141a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM11_MspInit 0 */

  /* USER CODE END TIM11_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
 80013fe:	2300      	movs	r3, #0
 8001400:	60fb      	str	r3, [r7, #12]
 8001402:	4b0a      	ldr	r3, [pc, #40]	; (800142c <HAL_TIM_Base_MspInit+0x40>)
 8001404:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001406:	4a09      	ldr	r2, [pc, #36]	; (800142c <HAL_TIM_Base_MspInit+0x40>)
 8001408:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800140c:	6453      	str	r3, [r2, #68]	; 0x44
 800140e:	4b07      	ldr	r3, [pc, #28]	; (800142c <HAL_TIM_Base_MspInit+0x40>)
 8001410:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001412:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001416:	60fb      	str	r3, [r7, #12]
 8001418:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 800141a:	bf00      	nop
 800141c:	3714      	adds	r7, #20
 800141e:	46bd      	mov	sp, r7
 8001420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001424:	4770      	bx	lr
 8001426:	bf00      	nop
 8001428:	40014800 	.word	0x40014800
 800142c:	40023800 	.word	0x40023800

08001430 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001430:	b480      	push	{r7}
 8001432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001434:	e7fe      	b.n	8001434 <NMI_Handler+0x4>

08001436 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001436:	b480      	push	{r7}
 8001438:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800143a:	e7fe      	b.n	800143a <HardFault_Handler+0x4>

0800143c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800143c:	b480      	push	{r7}
 800143e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001440:	e7fe      	b.n	8001440 <MemManage_Handler+0x4>

08001442 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001442:	b480      	push	{r7}
 8001444:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001446:	e7fe      	b.n	8001446 <BusFault_Handler+0x4>

08001448 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001448:	b480      	push	{r7}
 800144a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800144c:	e7fe      	b.n	800144c <UsageFault_Handler+0x4>

0800144e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800144e:	b480      	push	{r7}
 8001450:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001452:	bf00      	nop
 8001454:	46bd      	mov	sp, r7
 8001456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145a:	4770      	bx	lr

0800145c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001460:	f000 f898 	bl	8001594 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001464:	f004 ff70 	bl	8006348 <xTaskGetSchedulerState>
 8001468:	4603      	mov	r3, r0
 800146a:	2b01      	cmp	r3, #1
 800146c:	d001      	beq.n	8001472 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800146e:	f005 ff63 	bl	8007338 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001472:	bf00      	nop
 8001474:	bd80      	pop	{r7, pc}
	...

08001478 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001478:	b480      	push	{r7}
 800147a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800147c:	4b06      	ldr	r3, [pc, #24]	; (8001498 <SystemInit+0x20>)
 800147e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001482:	4a05      	ldr	r2, [pc, #20]	; (8001498 <SystemInit+0x20>)
 8001484:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001488:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800148c:	bf00      	nop
 800148e:	46bd      	mov	sp, r7
 8001490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001494:	4770      	bx	lr
 8001496:	bf00      	nop
 8001498:	e000ed00 	.word	0xe000ed00

0800149c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 800149c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80014d4 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80014a0:	480d      	ldr	r0, [pc, #52]	; (80014d8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80014a2:	490e      	ldr	r1, [pc, #56]	; (80014dc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80014a4:	4a0e      	ldr	r2, [pc, #56]	; (80014e0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80014a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014a8:	e002      	b.n	80014b0 <LoopCopyDataInit>

080014aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014ae:	3304      	adds	r3, #4

080014b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014b4:	d3f9      	bcc.n	80014aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014b6:	4a0b      	ldr	r2, [pc, #44]	; (80014e4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80014b8:	4c0b      	ldr	r4, [pc, #44]	; (80014e8 <LoopFillZerobss+0x26>)
  movs r3, #0
 80014ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014bc:	e001      	b.n	80014c2 <LoopFillZerobss>

080014be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014c0:	3204      	adds	r2, #4

080014c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014c4:	d3fb      	bcc.n	80014be <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80014c6:	f7ff ffd7 	bl	8001478 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80014ca:	f007 feff 	bl	80092cc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80014ce:	f7ff fbb3 	bl	8000c38 <main>
  bx  lr    
 80014d2:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80014d4:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80014d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014dc:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 80014e0:	0800964c 	.word	0x0800964c
  ldr r2, =_sbss
 80014e4:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 80014e8:	200056ec 	.word	0x200056ec

080014ec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80014ec:	e7fe      	b.n	80014ec <ADC_IRQHandler>
	...

080014f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80014f4:	4b0e      	ldr	r3, [pc, #56]	; (8001530 <HAL_Init+0x40>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	4a0d      	ldr	r2, [pc, #52]	; (8001530 <HAL_Init+0x40>)
 80014fa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80014fe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001500:	4b0b      	ldr	r3, [pc, #44]	; (8001530 <HAL_Init+0x40>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	4a0a      	ldr	r2, [pc, #40]	; (8001530 <HAL_Init+0x40>)
 8001506:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800150a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800150c:	4b08      	ldr	r3, [pc, #32]	; (8001530 <HAL_Init+0x40>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	4a07      	ldr	r2, [pc, #28]	; (8001530 <HAL_Init+0x40>)
 8001512:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001516:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001518:	2003      	movs	r0, #3
 800151a:	f000 f973 	bl	8001804 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800151e:	200f      	movs	r0, #15
 8001520:	f000 f808 	bl	8001534 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001524:	f7ff feee 	bl	8001304 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001528:	2300      	movs	r3, #0
}
 800152a:	4618      	mov	r0, r3
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	40023c00 	.word	0x40023c00

08001534 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b082      	sub	sp, #8
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800153c:	4b12      	ldr	r3, [pc, #72]	; (8001588 <HAL_InitTick+0x54>)
 800153e:	681a      	ldr	r2, [r3, #0]
 8001540:	4b12      	ldr	r3, [pc, #72]	; (800158c <HAL_InitTick+0x58>)
 8001542:	781b      	ldrb	r3, [r3, #0]
 8001544:	4619      	mov	r1, r3
 8001546:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800154a:	fbb3 f3f1 	udiv	r3, r3, r1
 800154e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001552:	4618      	mov	r0, r3
 8001554:	f000 f999 	bl	800188a <HAL_SYSTICK_Config>
 8001558:	4603      	mov	r3, r0
 800155a:	2b00      	cmp	r3, #0
 800155c:	d001      	beq.n	8001562 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800155e:	2301      	movs	r3, #1
 8001560:	e00e      	b.n	8001580 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	2b0f      	cmp	r3, #15
 8001566:	d80a      	bhi.n	800157e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001568:	2200      	movs	r2, #0
 800156a:	6879      	ldr	r1, [r7, #4]
 800156c:	f04f 30ff 	mov.w	r0, #4294967295
 8001570:	f000 f953 	bl	800181a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001574:	4a06      	ldr	r2, [pc, #24]	; (8001590 <HAL_InitTick+0x5c>)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800157a:	2300      	movs	r3, #0
 800157c:	e000      	b.n	8001580 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800157e:	2301      	movs	r3, #1
}
 8001580:	4618      	mov	r0, r3
 8001582:	3708      	adds	r7, #8
 8001584:	46bd      	mov	sp, r7
 8001586:	bd80      	pop	{r7, pc}
 8001588:	20000000 	.word	0x20000000
 800158c:	20000008 	.word	0x20000008
 8001590:	20000004 	.word	0x20000004

08001594 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001594:	b480      	push	{r7}
 8001596:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001598:	4b06      	ldr	r3, [pc, #24]	; (80015b4 <HAL_IncTick+0x20>)
 800159a:	781b      	ldrb	r3, [r3, #0]
 800159c:	461a      	mov	r2, r3
 800159e:	4b06      	ldr	r3, [pc, #24]	; (80015b8 <HAL_IncTick+0x24>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	4413      	add	r3, r2
 80015a4:	4a04      	ldr	r2, [pc, #16]	; (80015b8 <HAL_IncTick+0x24>)
 80015a6:	6013      	str	r3, [r2, #0]
}
 80015a8:	bf00      	nop
 80015aa:	46bd      	mov	sp, r7
 80015ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b0:	4770      	bx	lr
 80015b2:	bf00      	nop
 80015b4:	20000008 	.word	0x20000008
 80015b8:	20000144 	.word	0x20000144

080015bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015bc:	b480      	push	{r7}
 80015be:	af00      	add	r7, sp, #0
  return uwTick;
 80015c0:	4b03      	ldr	r3, [pc, #12]	; (80015d0 <HAL_GetTick+0x14>)
 80015c2:	681b      	ldr	r3, [r3, #0]
}
 80015c4:	4618      	mov	r0, r3
 80015c6:	46bd      	mov	sp, r7
 80015c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015cc:	4770      	bx	lr
 80015ce:	bf00      	nop
 80015d0:	20000144 	.word	0x20000144

080015d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b084      	sub	sp, #16
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80015dc:	f7ff ffee 	bl	80015bc <HAL_GetTick>
 80015e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015ec:	d005      	beq.n	80015fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80015ee:	4b0a      	ldr	r3, [pc, #40]	; (8001618 <HAL_Delay+0x44>)
 80015f0:	781b      	ldrb	r3, [r3, #0]
 80015f2:	461a      	mov	r2, r3
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	4413      	add	r3, r2
 80015f8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80015fa:	bf00      	nop
 80015fc:	f7ff ffde 	bl	80015bc <HAL_GetTick>
 8001600:	4602      	mov	r2, r0
 8001602:	68bb      	ldr	r3, [r7, #8]
 8001604:	1ad3      	subs	r3, r2, r3
 8001606:	68fa      	ldr	r2, [r7, #12]
 8001608:	429a      	cmp	r2, r3
 800160a:	d8f7      	bhi.n	80015fc <HAL_Delay+0x28>
  {
  }
}
 800160c:	bf00      	nop
 800160e:	bf00      	nop
 8001610:	3710      	adds	r7, #16
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	20000008 	.word	0x20000008

0800161c <__NVIC_SetPriorityGrouping>:
{
 800161c:	b480      	push	{r7}
 800161e:	b085      	sub	sp, #20
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	f003 0307 	and.w	r3, r3, #7
 800162a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800162c:	4b0c      	ldr	r3, [pc, #48]	; (8001660 <__NVIC_SetPriorityGrouping+0x44>)
 800162e:	68db      	ldr	r3, [r3, #12]
 8001630:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001632:	68ba      	ldr	r2, [r7, #8]
 8001634:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001638:	4013      	ands	r3, r2
 800163a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001640:	68bb      	ldr	r3, [r7, #8]
 8001642:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001644:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001648:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800164c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800164e:	4a04      	ldr	r2, [pc, #16]	; (8001660 <__NVIC_SetPriorityGrouping+0x44>)
 8001650:	68bb      	ldr	r3, [r7, #8]
 8001652:	60d3      	str	r3, [r2, #12]
}
 8001654:	bf00      	nop
 8001656:	3714      	adds	r7, #20
 8001658:	46bd      	mov	sp, r7
 800165a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165e:	4770      	bx	lr
 8001660:	e000ed00 	.word	0xe000ed00

08001664 <__NVIC_GetPriorityGrouping>:
{
 8001664:	b480      	push	{r7}
 8001666:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001668:	4b04      	ldr	r3, [pc, #16]	; (800167c <__NVIC_GetPriorityGrouping+0x18>)
 800166a:	68db      	ldr	r3, [r3, #12]
 800166c:	0a1b      	lsrs	r3, r3, #8
 800166e:	f003 0307 	and.w	r3, r3, #7
}
 8001672:	4618      	mov	r0, r3
 8001674:	46bd      	mov	sp, r7
 8001676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167a:	4770      	bx	lr
 800167c:	e000ed00 	.word	0xe000ed00

08001680 <__NVIC_EnableIRQ>:
{
 8001680:	b480      	push	{r7}
 8001682:	b083      	sub	sp, #12
 8001684:	af00      	add	r7, sp, #0
 8001686:	4603      	mov	r3, r0
 8001688:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800168a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800168e:	2b00      	cmp	r3, #0
 8001690:	db0b      	blt.n	80016aa <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001692:	79fb      	ldrb	r3, [r7, #7]
 8001694:	f003 021f 	and.w	r2, r3, #31
 8001698:	4907      	ldr	r1, [pc, #28]	; (80016b8 <__NVIC_EnableIRQ+0x38>)
 800169a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800169e:	095b      	lsrs	r3, r3, #5
 80016a0:	2001      	movs	r0, #1
 80016a2:	fa00 f202 	lsl.w	r2, r0, r2
 80016a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80016aa:	bf00      	nop
 80016ac:	370c      	adds	r7, #12
 80016ae:	46bd      	mov	sp, r7
 80016b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b4:	4770      	bx	lr
 80016b6:	bf00      	nop
 80016b8:	e000e100 	.word	0xe000e100

080016bc <__NVIC_DisableIRQ>:
{
 80016bc:	b480      	push	{r7}
 80016be:	b083      	sub	sp, #12
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	4603      	mov	r3, r0
 80016c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	db12      	blt.n	80016f4 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016ce:	79fb      	ldrb	r3, [r7, #7]
 80016d0:	f003 021f 	and.w	r2, r3, #31
 80016d4:	490a      	ldr	r1, [pc, #40]	; (8001700 <__NVIC_DisableIRQ+0x44>)
 80016d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016da:	095b      	lsrs	r3, r3, #5
 80016dc:	2001      	movs	r0, #1
 80016de:	fa00 f202 	lsl.w	r2, r0, r2
 80016e2:	3320      	adds	r3, #32
 80016e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80016e8:	f3bf 8f4f 	dsb	sy
}
 80016ec:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80016ee:	f3bf 8f6f 	isb	sy
}
 80016f2:	bf00      	nop
}
 80016f4:	bf00      	nop
 80016f6:	370c      	adds	r7, #12
 80016f8:	46bd      	mov	sp, r7
 80016fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fe:	4770      	bx	lr
 8001700:	e000e100 	.word	0xe000e100

08001704 <__NVIC_SetPriority>:
{
 8001704:	b480      	push	{r7}
 8001706:	b083      	sub	sp, #12
 8001708:	af00      	add	r7, sp, #0
 800170a:	4603      	mov	r3, r0
 800170c:	6039      	str	r1, [r7, #0]
 800170e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001710:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001714:	2b00      	cmp	r3, #0
 8001716:	db0a      	blt.n	800172e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001718:	683b      	ldr	r3, [r7, #0]
 800171a:	b2da      	uxtb	r2, r3
 800171c:	490c      	ldr	r1, [pc, #48]	; (8001750 <__NVIC_SetPriority+0x4c>)
 800171e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001722:	0112      	lsls	r2, r2, #4
 8001724:	b2d2      	uxtb	r2, r2
 8001726:	440b      	add	r3, r1
 8001728:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800172c:	e00a      	b.n	8001744 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	b2da      	uxtb	r2, r3
 8001732:	4908      	ldr	r1, [pc, #32]	; (8001754 <__NVIC_SetPriority+0x50>)
 8001734:	79fb      	ldrb	r3, [r7, #7]
 8001736:	f003 030f 	and.w	r3, r3, #15
 800173a:	3b04      	subs	r3, #4
 800173c:	0112      	lsls	r2, r2, #4
 800173e:	b2d2      	uxtb	r2, r2
 8001740:	440b      	add	r3, r1
 8001742:	761a      	strb	r2, [r3, #24]
}
 8001744:	bf00      	nop
 8001746:	370c      	adds	r7, #12
 8001748:	46bd      	mov	sp, r7
 800174a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174e:	4770      	bx	lr
 8001750:	e000e100 	.word	0xe000e100
 8001754:	e000ed00 	.word	0xe000ed00

08001758 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001758:	b480      	push	{r7}
 800175a:	b089      	sub	sp, #36	; 0x24
 800175c:	af00      	add	r7, sp, #0
 800175e:	60f8      	str	r0, [r7, #12]
 8001760:	60b9      	str	r1, [r7, #8]
 8001762:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	f003 0307 	and.w	r3, r3, #7
 800176a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800176c:	69fb      	ldr	r3, [r7, #28]
 800176e:	f1c3 0307 	rsb	r3, r3, #7
 8001772:	2b04      	cmp	r3, #4
 8001774:	bf28      	it	cs
 8001776:	2304      	movcs	r3, #4
 8001778:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800177a:	69fb      	ldr	r3, [r7, #28]
 800177c:	3304      	adds	r3, #4
 800177e:	2b06      	cmp	r3, #6
 8001780:	d902      	bls.n	8001788 <NVIC_EncodePriority+0x30>
 8001782:	69fb      	ldr	r3, [r7, #28]
 8001784:	3b03      	subs	r3, #3
 8001786:	e000      	b.n	800178a <NVIC_EncodePriority+0x32>
 8001788:	2300      	movs	r3, #0
 800178a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800178c:	f04f 32ff 	mov.w	r2, #4294967295
 8001790:	69bb      	ldr	r3, [r7, #24]
 8001792:	fa02 f303 	lsl.w	r3, r2, r3
 8001796:	43da      	mvns	r2, r3
 8001798:	68bb      	ldr	r3, [r7, #8]
 800179a:	401a      	ands	r2, r3
 800179c:	697b      	ldr	r3, [r7, #20]
 800179e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017a0:	f04f 31ff 	mov.w	r1, #4294967295
 80017a4:	697b      	ldr	r3, [r7, #20]
 80017a6:	fa01 f303 	lsl.w	r3, r1, r3
 80017aa:	43d9      	mvns	r1, r3
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017b0:	4313      	orrs	r3, r2
         );
}
 80017b2:	4618      	mov	r0, r3
 80017b4:	3724      	adds	r7, #36	; 0x24
 80017b6:	46bd      	mov	sp, r7
 80017b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017bc:	4770      	bx	lr
	...

080017c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b082      	sub	sp, #8
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	3b01      	subs	r3, #1
 80017cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80017d0:	d301      	bcc.n	80017d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017d2:	2301      	movs	r3, #1
 80017d4:	e00f      	b.n	80017f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017d6:	4a0a      	ldr	r2, [pc, #40]	; (8001800 <SysTick_Config+0x40>)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	3b01      	subs	r3, #1
 80017dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017de:	210f      	movs	r1, #15
 80017e0:	f04f 30ff 	mov.w	r0, #4294967295
 80017e4:	f7ff ff8e 	bl	8001704 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017e8:	4b05      	ldr	r3, [pc, #20]	; (8001800 <SysTick_Config+0x40>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017ee:	4b04      	ldr	r3, [pc, #16]	; (8001800 <SysTick_Config+0x40>)
 80017f0:	2207      	movs	r2, #7
 80017f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80017f4:	2300      	movs	r3, #0
}
 80017f6:	4618      	mov	r0, r3
 80017f8:	3708      	adds	r7, #8
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	e000e010 	.word	0xe000e010

08001804 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b082      	sub	sp, #8
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800180c:	6878      	ldr	r0, [r7, #4]
 800180e:	f7ff ff05 	bl	800161c <__NVIC_SetPriorityGrouping>
}
 8001812:	bf00      	nop
 8001814:	3708      	adds	r7, #8
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}

0800181a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800181a:	b580      	push	{r7, lr}
 800181c:	b086      	sub	sp, #24
 800181e:	af00      	add	r7, sp, #0
 8001820:	4603      	mov	r3, r0
 8001822:	60b9      	str	r1, [r7, #8]
 8001824:	607a      	str	r2, [r7, #4]
 8001826:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001828:	2300      	movs	r3, #0
 800182a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800182c:	f7ff ff1a 	bl	8001664 <__NVIC_GetPriorityGrouping>
 8001830:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001832:	687a      	ldr	r2, [r7, #4]
 8001834:	68b9      	ldr	r1, [r7, #8]
 8001836:	6978      	ldr	r0, [r7, #20]
 8001838:	f7ff ff8e 	bl	8001758 <NVIC_EncodePriority>
 800183c:	4602      	mov	r2, r0
 800183e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001842:	4611      	mov	r1, r2
 8001844:	4618      	mov	r0, r3
 8001846:	f7ff ff5d 	bl	8001704 <__NVIC_SetPriority>
}
 800184a:	bf00      	nop
 800184c:	3718      	adds	r7, #24
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}

08001852 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001852:	b580      	push	{r7, lr}
 8001854:	b082      	sub	sp, #8
 8001856:	af00      	add	r7, sp, #0
 8001858:	4603      	mov	r3, r0
 800185a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800185c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001860:	4618      	mov	r0, r3
 8001862:	f7ff ff0d 	bl	8001680 <__NVIC_EnableIRQ>
}
 8001866:	bf00      	nop
 8001868:	3708      	adds	r7, #8
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}

0800186e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800186e:	b580      	push	{r7, lr}
 8001870:	b082      	sub	sp, #8
 8001872:	af00      	add	r7, sp, #0
 8001874:	4603      	mov	r3, r0
 8001876:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001878:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800187c:	4618      	mov	r0, r3
 800187e:	f7ff ff1d 	bl	80016bc <__NVIC_DisableIRQ>
}
 8001882:	bf00      	nop
 8001884:	3708      	adds	r7, #8
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}

0800188a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800188a:	b580      	push	{r7, lr}
 800188c:	b082      	sub	sp, #8
 800188e:	af00      	add	r7, sp, #0
 8001890:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001892:	6878      	ldr	r0, [r7, #4]
 8001894:	f7ff ff94 	bl	80017c0 <SysTick_Config>
 8001898:	4603      	mov	r3, r0
}
 800189a:	4618      	mov	r0, r3
 800189c:	3708      	adds	r7, #8
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}
	...

080018a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018a4:	b480      	push	{r7}
 80018a6:	b089      	sub	sp, #36	; 0x24
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
 80018ac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80018ae:	2300      	movs	r3, #0
 80018b0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80018b2:	2300      	movs	r3, #0
 80018b4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80018b6:	2300      	movs	r3, #0
 80018b8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80018ba:	2300      	movs	r3, #0
 80018bc:	61fb      	str	r3, [r7, #28]
 80018be:	e177      	b.n	8001bb0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80018c0:	2201      	movs	r2, #1
 80018c2:	69fb      	ldr	r3, [r7, #28]
 80018c4:	fa02 f303 	lsl.w	r3, r2, r3
 80018c8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80018ca:	683b      	ldr	r3, [r7, #0]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	697a      	ldr	r2, [r7, #20]
 80018d0:	4013      	ands	r3, r2
 80018d2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80018d4:	693a      	ldr	r2, [r7, #16]
 80018d6:	697b      	ldr	r3, [r7, #20]
 80018d8:	429a      	cmp	r2, r3
 80018da:	f040 8166 	bne.w	8001baa <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	685b      	ldr	r3, [r3, #4]
 80018e2:	f003 0303 	and.w	r3, r3, #3
 80018e6:	2b01      	cmp	r3, #1
 80018e8:	d005      	beq.n	80018f6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80018f2:	2b02      	cmp	r3, #2
 80018f4:	d130      	bne.n	8001958 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	689b      	ldr	r3, [r3, #8]
 80018fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80018fc:	69fb      	ldr	r3, [r7, #28]
 80018fe:	005b      	lsls	r3, r3, #1
 8001900:	2203      	movs	r2, #3
 8001902:	fa02 f303 	lsl.w	r3, r2, r3
 8001906:	43db      	mvns	r3, r3
 8001908:	69ba      	ldr	r2, [r7, #24]
 800190a:	4013      	ands	r3, r2
 800190c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800190e:	683b      	ldr	r3, [r7, #0]
 8001910:	68da      	ldr	r2, [r3, #12]
 8001912:	69fb      	ldr	r3, [r7, #28]
 8001914:	005b      	lsls	r3, r3, #1
 8001916:	fa02 f303 	lsl.w	r3, r2, r3
 800191a:	69ba      	ldr	r2, [r7, #24]
 800191c:	4313      	orrs	r3, r2
 800191e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	69ba      	ldr	r2, [r7, #24]
 8001924:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	685b      	ldr	r3, [r3, #4]
 800192a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800192c:	2201      	movs	r2, #1
 800192e:	69fb      	ldr	r3, [r7, #28]
 8001930:	fa02 f303 	lsl.w	r3, r2, r3
 8001934:	43db      	mvns	r3, r3
 8001936:	69ba      	ldr	r2, [r7, #24]
 8001938:	4013      	ands	r3, r2
 800193a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	685b      	ldr	r3, [r3, #4]
 8001940:	091b      	lsrs	r3, r3, #4
 8001942:	f003 0201 	and.w	r2, r3, #1
 8001946:	69fb      	ldr	r3, [r7, #28]
 8001948:	fa02 f303 	lsl.w	r3, r2, r3
 800194c:	69ba      	ldr	r2, [r7, #24]
 800194e:	4313      	orrs	r3, r2
 8001950:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	69ba      	ldr	r2, [r7, #24]
 8001956:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	f003 0303 	and.w	r3, r3, #3
 8001960:	2b03      	cmp	r3, #3
 8001962:	d017      	beq.n	8001994 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	68db      	ldr	r3, [r3, #12]
 8001968:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800196a:	69fb      	ldr	r3, [r7, #28]
 800196c:	005b      	lsls	r3, r3, #1
 800196e:	2203      	movs	r2, #3
 8001970:	fa02 f303 	lsl.w	r3, r2, r3
 8001974:	43db      	mvns	r3, r3
 8001976:	69ba      	ldr	r2, [r7, #24]
 8001978:	4013      	ands	r3, r2
 800197a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	689a      	ldr	r2, [r3, #8]
 8001980:	69fb      	ldr	r3, [r7, #28]
 8001982:	005b      	lsls	r3, r3, #1
 8001984:	fa02 f303 	lsl.w	r3, r2, r3
 8001988:	69ba      	ldr	r2, [r7, #24]
 800198a:	4313      	orrs	r3, r2
 800198c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	69ba      	ldr	r2, [r7, #24]
 8001992:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	685b      	ldr	r3, [r3, #4]
 8001998:	f003 0303 	and.w	r3, r3, #3
 800199c:	2b02      	cmp	r3, #2
 800199e:	d123      	bne.n	80019e8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80019a0:	69fb      	ldr	r3, [r7, #28]
 80019a2:	08da      	lsrs	r2, r3, #3
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	3208      	adds	r2, #8
 80019a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80019ae:	69fb      	ldr	r3, [r7, #28]
 80019b0:	f003 0307 	and.w	r3, r3, #7
 80019b4:	009b      	lsls	r3, r3, #2
 80019b6:	220f      	movs	r2, #15
 80019b8:	fa02 f303 	lsl.w	r3, r2, r3
 80019bc:	43db      	mvns	r3, r3
 80019be:	69ba      	ldr	r2, [r7, #24]
 80019c0:	4013      	ands	r3, r2
 80019c2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	691a      	ldr	r2, [r3, #16]
 80019c8:	69fb      	ldr	r3, [r7, #28]
 80019ca:	f003 0307 	and.w	r3, r3, #7
 80019ce:	009b      	lsls	r3, r3, #2
 80019d0:	fa02 f303 	lsl.w	r3, r2, r3
 80019d4:	69ba      	ldr	r2, [r7, #24]
 80019d6:	4313      	orrs	r3, r2
 80019d8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80019da:	69fb      	ldr	r3, [r7, #28]
 80019dc:	08da      	lsrs	r2, r3, #3
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	3208      	adds	r2, #8
 80019e2:	69b9      	ldr	r1, [r7, #24]
 80019e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80019ee:	69fb      	ldr	r3, [r7, #28]
 80019f0:	005b      	lsls	r3, r3, #1
 80019f2:	2203      	movs	r2, #3
 80019f4:	fa02 f303 	lsl.w	r3, r2, r3
 80019f8:	43db      	mvns	r3, r3
 80019fa:	69ba      	ldr	r2, [r7, #24]
 80019fc:	4013      	ands	r3, r2
 80019fe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	f003 0203 	and.w	r2, r3, #3
 8001a08:	69fb      	ldr	r3, [r7, #28]
 8001a0a:	005b      	lsls	r3, r3, #1
 8001a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a10:	69ba      	ldr	r2, [r7, #24]
 8001a12:	4313      	orrs	r3, r2
 8001a14:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	69ba      	ldr	r2, [r7, #24]
 8001a1a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	685b      	ldr	r3, [r3, #4]
 8001a20:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	f000 80c0 	beq.w	8001baa <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	60fb      	str	r3, [r7, #12]
 8001a2e:	4b66      	ldr	r3, [pc, #408]	; (8001bc8 <HAL_GPIO_Init+0x324>)
 8001a30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a32:	4a65      	ldr	r2, [pc, #404]	; (8001bc8 <HAL_GPIO_Init+0x324>)
 8001a34:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a38:	6453      	str	r3, [r2, #68]	; 0x44
 8001a3a:	4b63      	ldr	r3, [pc, #396]	; (8001bc8 <HAL_GPIO_Init+0x324>)
 8001a3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a3e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a42:	60fb      	str	r3, [r7, #12]
 8001a44:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001a46:	4a61      	ldr	r2, [pc, #388]	; (8001bcc <HAL_GPIO_Init+0x328>)
 8001a48:	69fb      	ldr	r3, [r7, #28]
 8001a4a:	089b      	lsrs	r3, r3, #2
 8001a4c:	3302      	adds	r3, #2
 8001a4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a52:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001a54:	69fb      	ldr	r3, [r7, #28]
 8001a56:	f003 0303 	and.w	r3, r3, #3
 8001a5a:	009b      	lsls	r3, r3, #2
 8001a5c:	220f      	movs	r2, #15
 8001a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a62:	43db      	mvns	r3, r3
 8001a64:	69ba      	ldr	r2, [r7, #24]
 8001a66:	4013      	ands	r3, r2
 8001a68:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	4a58      	ldr	r2, [pc, #352]	; (8001bd0 <HAL_GPIO_Init+0x32c>)
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	d037      	beq.n	8001ae2 <HAL_GPIO_Init+0x23e>
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	4a57      	ldr	r2, [pc, #348]	; (8001bd4 <HAL_GPIO_Init+0x330>)
 8001a76:	4293      	cmp	r3, r2
 8001a78:	d031      	beq.n	8001ade <HAL_GPIO_Init+0x23a>
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	4a56      	ldr	r2, [pc, #344]	; (8001bd8 <HAL_GPIO_Init+0x334>)
 8001a7e:	4293      	cmp	r3, r2
 8001a80:	d02b      	beq.n	8001ada <HAL_GPIO_Init+0x236>
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	4a55      	ldr	r2, [pc, #340]	; (8001bdc <HAL_GPIO_Init+0x338>)
 8001a86:	4293      	cmp	r3, r2
 8001a88:	d025      	beq.n	8001ad6 <HAL_GPIO_Init+0x232>
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	4a54      	ldr	r2, [pc, #336]	; (8001be0 <HAL_GPIO_Init+0x33c>)
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d01f      	beq.n	8001ad2 <HAL_GPIO_Init+0x22e>
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	4a53      	ldr	r2, [pc, #332]	; (8001be4 <HAL_GPIO_Init+0x340>)
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d019      	beq.n	8001ace <HAL_GPIO_Init+0x22a>
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	4a52      	ldr	r2, [pc, #328]	; (8001be8 <HAL_GPIO_Init+0x344>)
 8001a9e:	4293      	cmp	r3, r2
 8001aa0:	d013      	beq.n	8001aca <HAL_GPIO_Init+0x226>
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	4a51      	ldr	r2, [pc, #324]	; (8001bec <HAL_GPIO_Init+0x348>)
 8001aa6:	4293      	cmp	r3, r2
 8001aa8:	d00d      	beq.n	8001ac6 <HAL_GPIO_Init+0x222>
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	4a50      	ldr	r2, [pc, #320]	; (8001bf0 <HAL_GPIO_Init+0x34c>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d007      	beq.n	8001ac2 <HAL_GPIO_Init+0x21e>
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	4a4f      	ldr	r2, [pc, #316]	; (8001bf4 <HAL_GPIO_Init+0x350>)
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	d101      	bne.n	8001abe <HAL_GPIO_Init+0x21a>
 8001aba:	2309      	movs	r3, #9
 8001abc:	e012      	b.n	8001ae4 <HAL_GPIO_Init+0x240>
 8001abe:	230a      	movs	r3, #10
 8001ac0:	e010      	b.n	8001ae4 <HAL_GPIO_Init+0x240>
 8001ac2:	2308      	movs	r3, #8
 8001ac4:	e00e      	b.n	8001ae4 <HAL_GPIO_Init+0x240>
 8001ac6:	2307      	movs	r3, #7
 8001ac8:	e00c      	b.n	8001ae4 <HAL_GPIO_Init+0x240>
 8001aca:	2306      	movs	r3, #6
 8001acc:	e00a      	b.n	8001ae4 <HAL_GPIO_Init+0x240>
 8001ace:	2305      	movs	r3, #5
 8001ad0:	e008      	b.n	8001ae4 <HAL_GPIO_Init+0x240>
 8001ad2:	2304      	movs	r3, #4
 8001ad4:	e006      	b.n	8001ae4 <HAL_GPIO_Init+0x240>
 8001ad6:	2303      	movs	r3, #3
 8001ad8:	e004      	b.n	8001ae4 <HAL_GPIO_Init+0x240>
 8001ada:	2302      	movs	r3, #2
 8001adc:	e002      	b.n	8001ae4 <HAL_GPIO_Init+0x240>
 8001ade:	2301      	movs	r3, #1
 8001ae0:	e000      	b.n	8001ae4 <HAL_GPIO_Init+0x240>
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	69fa      	ldr	r2, [r7, #28]
 8001ae6:	f002 0203 	and.w	r2, r2, #3
 8001aea:	0092      	lsls	r2, r2, #2
 8001aec:	4093      	lsls	r3, r2
 8001aee:	69ba      	ldr	r2, [r7, #24]
 8001af0:	4313      	orrs	r3, r2
 8001af2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001af4:	4935      	ldr	r1, [pc, #212]	; (8001bcc <HAL_GPIO_Init+0x328>)
 8001af6:	69fb      	ldr	r3, [r7, #28]
 8001af8:	089b      	lsrs	r3, r3, #2
 8001afa:	3302      	adds	r3, #2
 8001afc:	69ba      	ldr	r2, [r7, #24]
 8001afe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001b02:	4b3d      	ldr	r3, [pc, #244]	; (8001bf8 <HAL_GPIO_Init+0x354>)
 8001b04:	689b      	ldr	r3, [r3, #8]
 8001b06:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b08:	693b      	ldr	r3, [r7, #16]
 8001b0a:	43db      	mvns	r3, r3
 8001b0c:	69ba      	ldr	r2, [r7, #24]
 8001b0e:	4013      	ands	r3, r2
 8001b10:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d003      	beq.n	8001b26 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001b1e:	69ba      	ldr	r2, [r7, #24]
 8001b20:	693b      	ldr	r3, [r7, #16]
 8001b22:	4313      	orrs	r3, r2
 8001b24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001b26:	4a34      	ldr	r2, [pc, #208]	; (8001bf8 <HAL_GPIO_Init+0x354>)
 8001b28:	69bb      	ldr	r3, [r7, #24]
 8001b2a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001b2c:	4b32      	ldr	r3, [pc, #200]	; (8001bf8 <HAL_GPIO_Init+0x354>)
 8001b2e:	68db      	ldr	r3, [r3, #12]
 8001b30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b32:	693b      	ldr	r3, [r7, #16]
 8001b34:	43db      	mvns	r3, r3
 8001b36:	69ba      	ldr	r2, [r7, #24]
 8001b38:	4013      	ands	r3, r2
 8001b3a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d003      	beq.n	8001b50 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001b48:	69ba      	ldr	r2, [r7, #24]
 8001b4a:	693b      	ldr	r3, [r7, #16]
 8001b4c:	4313      	orrs	r3, r2
 8001b4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001b50:	4a29      	ldr	r2, [pc, #164]	; (8001bf8 <HAL_GPIO_Init+0x354>)
 8001b52:	69bb      	ldr	r3, [r7, #24]
 8001b54:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001b56:	4b28      	ldr	r3, [pc, #160]	; (8001bf8 <HAL_GPIO_Init+0x354>)
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b5c:	693b      	ldr	r3, [r7, #16]
 8001b5e:	43db      	mvns	r3, r3
 8001b60:	69ba      	ldr	r2, [r7, #24]
 8001b62:	4013      	ands	r3, r2
 8001b64:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d003      	beq.n	8001b7a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001b72:	69ba      	ldr	r2, [r7, #24]
 8001b74:	693b      	ldr	r3, [r7, #16]
 8001b76:	4313      	orrs	r3, r2
 8001b78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001b7a:	4a1f      	ldr	r2, [pc, #124]	; (8001bf8 <HAL_GPIO_Init+0x354>)
 8001b7c:	69bb      	ldr	r3, [r7, #24]
 8001b7e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001b80:	4b1d      	ldr	r3, [pc, #116]	; (8001bf8 <HAL_GPIO_Init+0x354>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b86:	693b      	ldr	r3, [r7, #16]
 8001b88:	43db      	mvns	r3, r3
 8001b8a:	69ba      	ldr	r2, [r7, #24]
 8001b8c:	4013      	ands	r3, r2
 8001b8e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	685b      	ldr	r3, [r3, #4]
 8001b94:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d003      	beq.n	8001ba4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001b9c:	69ba      	ldr	r2, [r7, #24]
 8001b9e:	693b      	ldr	r3, [r7, #16]
 8001ba0:	4313      	orrs	r3, r2
 8001ba2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001ba4:	4a14      	ldr	r2, [pc, #80]	; (8001bf8 <HAL_GPIO_Init+0x354>)
 8001ba6:	69bb      	ldr	r3, [r7, #24]
 8001ba8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001baa:	69fb      	ldr	r3, [r7, #28]
 8001bac:	3301      	adds	r3, #1
 8001bae:	61fb      	str	r3, [r7, #28]
 8001bb0:	69fb      	ldr	r3, [r7, #28]
 8001bb2:	2b0f      	cmp	r3, #15
 8001bb4:	f67f ae84 	bls.w	80018c0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001bb8:	bf00      	nop
 8001bba:	bf00      	nop
 8001bbc:	3724      	adds	r7, #36	; 0x24
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc4:	4770      	bx	lr
 8001bc6:	bf00      	nop
 8001bc8:	40023800 	.word	0x40023800
 8001bcc:	40013800 	.word	0x40013800
 8001bd0:	40020000 	.word	0x40020000
 8001bd4:	40020400 	.word	0x40020400
 8001bd8:	40020800 	.word	0x40020800
 8001bdc:	40020c00 	.word	0x40020c00
 8001be0:	40021000 	.word	0x40021000
 8001be4:	40021400 	.word	0x40021400
 8001be8:	40021800 	.word	0x40021800
 8001bec:	40021c00 	.word	0x40021c00
 8001bf0:	40022000 	.word	0x40022000
 8001bf4:	40022400 	.word	0x40022400
 8001bf8:	40013c00 	.word	0x40013c00

08001bfc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	b085      	sub	sp, #20
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
 8001c04:	460b      	mov	r3, r1
 8001c06:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	691a      	ldr	r2, [r3, #16]
 8001c0c:	887b      	ldrh	r3, [r7, #2]
 8001c0e:	4013      	ands	r3, r2
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d002      	beq.n	8001c1a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001c14:	2301      	movs	r3, #1
 8001c16:	73fb      	strb	r3, [r7, #15]
 8001c18:	e001      	b.n	8001c1e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001c1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c20:	4618      	mov	r0, r3
 8001c22:	3714      	adds	r7, #20
 8001c24:	46bd      	mov	sp, r7
 8001c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2a:	4770      	bx	lr

08001c2c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	b083      	sub	sp, #12
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
 8001c34:	460b      	mov	r3, r1
 8001c36:	807b      	strh	r3, [r7, #2]
 8001c38:	4613      	mov	r3, r2
 8001c3a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001c3c:	787b      	ldrb	r3, [r7, #1]
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d003      	beq.n	8001c4a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c42:	887a      	ldrh	r2, [r7, #2]
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001c48:	e003      	b.n	8001c52 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001c4a:	887b      	ldrh	r3, [r7, #2]
 8001c4c:	041a      	lsls	r2, r3, #16
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	619a      	str	r2, [r3, #24]
}
 8001c52:	bf00      	nop
 8001c54:	370c      	adds	r7, #12
 8001c56:	46bd      	mov	sp, r7
 8001c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5c:	4770      	bx	lr
	...

08001c60 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b086      	sub	sp, #24
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d101      	bne.n	8001c72 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001c6e:	2301      	movs	r3, #1
 8001c70:	e267      	b.n	8002142 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f003 0301 	and.w	r3, r3, #1
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d075      	beq.n	8001d6a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001c7e:	4b88      	ldr	r3, [pc, #544]	; (8001ea0 <HAL_RCC_OscConfig+0x240>)
 8001c80:	689b      	ldr	r3, [r3, #8]
 8001c82:	f003 030c 	and.w	r3, r3, #12
 8001c86:	2b04      	cmp	r3, #4
 8001c88:	d00c      	beq.n	8001ca4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001c8a:	4b85      	ldr	r3, [pc, #532]	; (8001ea0 <HAL_RCC_OscConfig+0x240>)
 8001c8c:	689b      	ldr	r3, [r3, #8]
 8001c8e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001c92:	2b08      	cmp	r3, #8
 8001c94:	d112      	bne.n	8001cbc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001c96:	4b82      	ldr	r3, [pc, #520]	; (8001ea0 <HAL_RCC_OscConfig+0x240>)
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c9e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001ca2:	d10b      	bne.n	8001cbc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ca4:	4b7e      	ldr	r3, [pc, #504]	; (8001ea0 <HAL_RCC_OscConfig+0x240>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d05b      	beq.n	8001d68 <HAL_RCC_OscConfig+0x108>
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d157      	bne.n	8001d68 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001cb8:	2301      	movs	r3, #1
 8001cba:	e242      	b.n	8002142 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	685b      	ldr	r3, [r3, #4]
 8001cc0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001cc4:	d106      	bne.n	8001cd4 <HAL_RCC_OscConfig+0x74>
 8001cc6:	4b76      	ldr	r3, [pc, #472]	; (8001ea0 <HAL_RCC_OscConfig+0x240>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	4a75      	ldr	r2, [pc, #468]	; (8001ea0 <HAL_RCC_OscConfig+0x240>)
 8001ccc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001cd0:	6013      	str	r3, [r2, #0]
 8001cd2:	e01d      	b.n	8001d10 <HAL_RCC_OscConfig+0xb0>
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001cdc:	d10c      	bne.n	8001cf8 <HAL_RCC_OscConfig+0x98>
 8001cde:	4b70      	ldr	r3, [pc, #448]	; (8001ea0 <HAL_RCC_OscConfig+0x240>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	4a6f      	ldr	r2, [pc, #444]	; (8001ea0 <HAL_RCC_OscConfig+0x240>)
 8001ce4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ce8:	6013      	str	r3, [r2, #0]
 8001cea:	4b6d      	ldr	r3, [pc, #436]	; (8001ea0 <HAL_RCC_OscConfig+0x240>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4a6c      	ldr	r2, [pc, #432]	; (8001ea0 <HAL_RCC_OscConfig+0x240>)
 8001cf0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001cf4:	6013      	str	r3, [r2, #0]
 8001cf6:	e00b      	b.n	8001d10 <HAL_RCC_OscConfig+0xb0>
 8001cf8:	4b69      	ldr	r3, [pc, #420]	; (8001ea0 <HAL_RCC_OscConfig+0x240>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4a68      	ldr	r2, [pc, #416]	; (8001ea0 <HAL_RCC_OscConfig+0x240>)
 8001cfe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d02:	6013      	str	r3, [r2, #0]
 8001d04:	4b66      	ldr	r3, [pc, #408]	; (8001ea0 <HAL_RCC_OscConfig+0x240>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4a65      	ldr	r2, [pc, #404]	; (8001ea0 <HAL_RCC_OscConfig+0x240>)
 8001d0a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d0e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d013      	beq.n	8001d40 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d18:	f7ff fc50 	bl	80015bc <HAL_GetTick>
 8001d1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d1e:	e008      	b.n	8001d32 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001d20:	f7ff fc4c 	bl	80015bc <HAL_GetTick>
 8001d24:	4602      	mov	r2, r0
 8001d26:	693b      	ldr	r3, [r7, #16]
 8001d28:	1ad3      	subs	r3, r2, r3
 8001d2a:	2b64      	cmp	r3, #100	; 0x64
 8001d2c:	d901      	bls.n	8001d32 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001d2e:	2303      	movs	r3, #3
 8001d30:	e207      	b.n	8002142 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d32:	4b5b      	ldr	r3, [pc, #364]	; (8001ea0 <HAL_RCC_OscConfig+0x240>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d0f0      	beq.n	8001d20 <HAL_RCC_OscConfig+0xc0>
 8001d3e:	e014      	b.n	8001d6a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d40:	f7ff fc3c 	bl	80015bc <HAL_GetTick>
 8001d44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d46:	e008      	b.n	8001d5a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001d48:	f7ff fc38 	bl	80015bc <HAL_GetTick>
 8001d4c:	4602      	mov	r2, r0
 8001d4e:	693b      	ldr	r3, [r7, #16]
 8001d50:	1ad3      	subs	r3, r2, r3
 8001d52:	2b64      	cmp	r3, #100	; 0x64
 8001d54:	d901      	bls.n	8001d5a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001d56:	2303      	movs	r3, #3
 8001d58:	e1f3      	b.n	8002142 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d5a:	4b51      	ldr	r3, [pc, #324]	; (8001ea0 <HAL_RCC_OscConfig+0x240>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d1f0      	bne.n	8001d48 <HAL_RCC_OscConfig+0xe8>
 8001d66:	e000      	b.n	8001d6a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d68:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f003 0302 	and.w	r3, r3, #2
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d063      	beq.n	8001e3e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001d76:	4b4a      	ldr	r3, [pc, #296]	; (8001ea0 <HAL_RCC_OscConfig+0x240>)
 8001d78:	689b      	ldr	r3, [r3, #8]
 8001d7a:	f003 030c 	and.w	r3, r3, #12
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d00b      	beq.n	8001d9a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001d82:	4b47      	ldr	r3, [pc, #284]	; (8001ea0 <HAL_RCC_OscConfig+0x240>)
 8001d84:	689b      	ldr	r3, [r3, #8]
 8001d86:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001d8a:	2b08      	cmp	r3, #8
 8001d8c:	d11c      	bne.n	8001dc8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001d8e:	4b44      	ldr	r3, [pc, #272]	; (8001ea0 <HAL_RCC_OscConfig+0x240>)
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d116      	bne.n	8001dc8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d9a:	4b41      	ldr	r3, [pc, #260]	; (8001ea0 <HAL_RCC_OscConfig+0x240>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f003 0302 	and.w	r3, r3, #2
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d005      	beq.n	8001db2 <HAL_RCC_OscConfig+0x152>
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	68db      	ldr	r3, [r3, #12]
 8001daa:	2b01      	cmp	r3, #1
 8001dac:	d001      	beq.n	8001db2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001dae:	2301      	movs	r3, #1
 8001db0:	e1c7      	b.n	8002142 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001db2:	4b3b      	ldr	r3, [pc, #236]	; (8001ea0 <HAL_RCC_OscConfig+0x240>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	691b      	ldr	r3, [r3, #16]
 8001dbe:	00db      	lsls	r3, r3, #3
 8001dc0:	4937      	ldr	r1, [pc, #220]	; (8001ea0 <HAL_RCC_OscConfig+0x240>)
 8001dc2:	4313      	orrs	r3, r2
 8001dc4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001dc6:	e03a      	b.n	8001e3e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	68db      	ldr	r3, [r3, #12]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d020      	beq.n	8001e12 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001dd0:	4b34      	ldr	r3, [pc, #208]	; (8001ea4 <HAL_RCC_OscConfig+0x244>)
 8001dd2:	2201      	movs	r2, #1
 8001dd4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dd6:	f7ff fbf1 	bl	80015bc <HAL_GetTick>
 8001dda:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ddc:	e008      	b.n	8001df0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001dde:	f7ff fbed 	bl	80015bc <HAL_GetTick>
 8001de2:	4602      	mov	r2, r0
 8001de4:	693b      	ldr	r3, [r7, #16]
 8001de6:	1ad3      	subs	r3, r2, r3
 8001de8:	2b02      	cmp	r3, #2
 8001dea:	d901      	bls.n	8001df0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001dec:	2303      	movs	r3, #3
 8001dee:	e1a8      	b.n	8002142 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001df0:	4b2b      	ldr	r3, [pc, #172]	; (8001ea0 <HAL_RCC_OscConfig+0x240>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f003 0302 	and.w	r3, r3, #2
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d0f0      	beq.n	8001dde <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dfc:	4b28      	ldr	r3, [pc, #160]	; (8001ea0 <HAL_RCC_OscConfig+0x240>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	691b      	ldr	r3, [r3, #16]
 8001e08:	00db      	lsls	r3, r3, #3
 8001e0a:	4925      	ldr	r1, [pc, #148]	; (8001ea0 <HAL_RCC_OscConfig+0x240>)
 8001e0c:	4313      	orrs	r3, r2
 8001e0e:	600b      	str	r3, [r1, #0]
 8001e10:	e015      	b.n	8001e3e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e12:	4b24      	ldr	r3, [pc, #144]	; (8001ea4 <HAL_RCC_OscConfig+0x244>)
 8001e14:	2200      	movs	r2, #0
 8001e16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e18:	f7ff fbd0 	bl	80015bc <HAL_GetTick>
 8001e1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e1e:	e008      	b.n	8001e32 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001e20:	f7ff fbcc 	bl	80015bc <HAL_GetTick>
 8001e24:	4602      	mov	r2, r0
 8001e26:	693b      	ldr	r3, [r7, #16]
 8001e28:	1ad3      	subs	r3, r2, r3
 8001e2a:	2b02      	cmp	r3, #2
 8001e2c:	d901      	bls.n	8001e32 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001e2e:	2303      	movs	r3, #3
 8001e30:	e187      	b.n	8002142 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e32:	4b1b      	ldr	r3, [pc, #108]	; (8001ea0 <HAL_RCC_OscConfig+0x240>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f003 0302 	and.w	r3, r3, #2
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d1f0      	bne.n	8001e20 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f003 0308 	and.w	r3, r3, #8
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d036      	beq.n	8001eb8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	695b      	ldr	r3, [r3, #20]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d016      	beq.n	8001e80 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e52:	4b15      	ldr	r3, [pc, #84]	; (8001ea8 <HAL_RCC_OscConfig+0x248>)
 8001e54:	2201      	movs	r2, #1
 8001e56:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e58:	f7ff fbb0 	bl	80015bc <HAL_GetTick>
 8001e5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e5e:	e008      	b.n	8001e72 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e60:	f7ff fbac 	bl	80015bc <HAL_GetTick>
 8001e64:	4602      	mov	r2, r0
 8001e66:	693b      	ldr	r3, [r7, #16]
 8001e68:	1ad3      	subs	r3, r2, r3
 8001e6a:	2b02      	cmp	r3, #2
 8001e6c:	d901      	bls.n	8001e72 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001e6e:	2303      	movs	r3, #3
 8001e70:	e167      	b.n	8002142 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e72:	4b0b      	ldr	r3, [pc, #44]	; (8001ea0 <HAL_RCC_OscConfig+0x240>)
 8001e74:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001e76:	f003 0302 	and.w	r3, r3, #2
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d0f0      	beq.n	8001e60 <HAL_RCC_OscConfig+0x200>
 8001e7e:	e01b      	b.n	8001eb8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e80:	4b09      	ldr	r3, [pc, #36]	; (8001ea8 <HAL_RCC_OscConfig+0x248>)
 8001e82:	2200      	movs	r2, #0
 8001e84:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e86:	f7ff fb99 	bl	80015bc <HAL_GetTick>
 8001e8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e8c:	e00e      	b.n	8001eac <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e8e:	f7ff fb95 	bl	80015bc <HAL_GetTick>
 8001e92:	4602      	mov	r2, r0
 8001e94:	693b      	ldr	r3, [r7, #16]
 8001e96:	1ad3      	subs	r3, r2, r3
 8001e98:	2b02      	cmp	r3, #2
 8001e9a:	d907      	bls.n	8001eac <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001e9c:	2303      	movs	r3, #3
 8001e9e:	e150      	b.n	8002142 <HAL_RCC_OscConfig+0x4e2>
 8001ea0:	40023800 	.word	0x40023800
 8001ea4:	42470000 	.word	0x42470000
 8001ea8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001eac:	4b88      	ldr	r3, [pc, #544]	; (80020d0 <HAL_RCC_OscConfig+0x470>)
 8001eae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001eb0:	f003 0302 	and.w	r3, r3, #2
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d1ea      	bne.n	8001e8e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f003 0304 	and.w	r3, r3, #4
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	f000 8097 	beq.w	8001ff4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001eca:	4b81      	ldr	r3, [pc, #516]	; (80020d0 <HAL_RCC_OscConfig+0x470>)
 8001ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ece:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d10f      	bne.n	8001ef6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	60bb      	str	r3, [r7, #8]
 8001eda:	4b7d      	ldr	r3, [pc, #500]	; (80020d0 <HAL_RCC_OscConfig+0x470>)
 8001edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ede:	4a7c      	ldr	r2, [pc, #496]	; (80020d0 <HAL_RCC_OscConfig+0x470>)
 8001ee0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ee4:	6413      	str	r3, [r2, #64]	; 0x40
 8001ee6:	4b7a      	ldr	r3, [pc, #488]	; (80020d0 <HAL_RCC_OscConfig+0x470>)
 8001ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001eee:	60bb      	str	r3, [r7, #8]
 8001ef0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ef6:	4b77      	ldr	r3, [pc, #476]	; (80020d4 <HAL_RCC_OscConfig+0x474>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d118      	bne.n	8001f34 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f02:	4b74      	ldr	r3, [pc, #464]	; (80020d4 <HAL_RCC_OscConfig+0x474>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	4a73      	ldr	r2, [pc, #460]	; (80020d4 <HAL_RCC_OscConfig+0x474>)
 8001f08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f0c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f0e:	f7ff fb55 	bl	80015bc <HAL_GetTick>
 8001f12:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f14:	e008      	b.n	8001f28 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f16:	f7ff fb51 	bl	80015bc <HAL_GetTick>
 8001f1a:	4602      	mov	r2, r0
 8001f1c:	693b      	ldr	r3, [r7, #16]
 8001f1e:	1ad3      	subs	r3, r2, r3
 8001f20:	2b02      	cmp	r3, #2
 8001f22:	d901      	bls.n	8001f28 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001f24:	2303      	movs	r3, #3
 8001f26:	e10c      	b.n	8002142 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f28:	4b6a      	ldr	r3, [pc, #424]	; (80020d4 <HAL_RCC_OscConfig+0x474>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d0f0      	beq.n	8001f16 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	689b      	ldr	r3, [r3, #8]
 8001f38:	2b01      	cmp	r3, #1
 8001f3a:	d106      	bne.n	8001f4a <HAL_RCC_OscConfig+0x2ea>
 8001f3c:	4b64      	ldr	r3, [pc, #400]	; (80020d0 <HAL_RCC_OscConfig+0x470>)
 8001f3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f40:	4a63      	ldr	r2, [pc, #396]	; (80020d0 <HAL_RCC_OscConfig+0x470>)
 8001f42:	f043 0301 	orr.w	r3, r3, #1
 8001f46:	6713      	str	r3, [r2, #112]	; 0x70
 8001f48:	e01c      	b.n	8001f84 <HAL_RCC_OscConfig+0x324>
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	689b      	ldr	r3, [r3, #8]
 8001f4e:	2b05      	cmp	r3, #5
 8001f50:	d10c      	bne.n	8001f6c <HAL_RCC_OscConfig+0x30c>
 8001f52:	4b5f      	ldr	r3, [pc, #380]	; (80020d0 <HAL_RCC_OscConfig+0x470>)
 8001f54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f56:	4a5e      	ldr	r2, [pc, #376]	; (80020d0 <HAL_RCC_OscConfig+0x470>)
 8001f58:	f043 0304 	orr.w	r3, r3, #4
 8001f5c:	6713      	str	r3, [r2, #112]	; 0x70
 8001f5e:	4b5c      	ldr	r3, [pc, #368]	; (80020d0 <HAL_RCC_OscConfig+0x470>)
 8001f60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f62:	4a5b      	ldr	r2, [pc, #364]	; (80020d0 <HAL_RCC_OscConfig+0x470>)
 8001f64:	f043 0301 	orr.w	r3, r3, #1
 8001f68:	6713      	str	r3, [r2, #112]	; 0x70
 8001f6a:	e00b      	b.n	8001f84 <HAL_RCC_OscConfig+0x324>
 8001f6c:	4b58      	ldr	r3, [pc, #352]	; (80020d0 <HAL_RCC_OscConfig+0x470>)
 8001f6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f70:	4a57      	ldr	r2, [pc, #348]	; (80020d0 <HAL_RCC_OscConfig+0x470>)
 8001f72:	f023 0301 	bic.w	r3, r3, #1
 8001f76:	6713      	str	r3, [r2, #112]	; 0x70
 8001f78:	4b55      	ldr	r3, [pc, #340]	; (80020d0 <HAL_RCC_OscConfig+0x470>)
 8001f7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f7c:	4a54      	ldr	r2, [pc, #336]	; (80020d0 <HAL_RCC_OscConfig+0x470>)
 8001f7e:	f023 0304 	bic.w	r3, r3, #4
 8001f82:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	689b      	ldr	r3, [r3, #8]
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d015      	beq.n	8001fb8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f8c:	f7ff fb16 	bl	80015bc <HAL_GetTick>
 8001f90:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f92:	e00a      	b.n	8001faa <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f94:	f7ff fb12 	bl	80015bc <HAL_GetTick>
 8001f98:	4602      	mov	r2, r0
 8001f9a:	693b      	ldr	r3, [r7, #16]
 8001f9c:	1ad3      	subs	r3, r2, r3
 8001f9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fa2:	4293      	cmp	r3, r2
 8001fa4:	d901      	bls.n	8001faa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001fa6:	2303      	movs	r3, #3
 8001fa8:	e0cb      	b.n	8002142 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001faa:	4b49      	ldr	r3, [pc, #292]	; (80020d0 <HAL_RCC_OscConfig+0x470>)
 8001fac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001fae:	f003 0302 	and.w	r3, r3, #2
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d0ee      	beq.n	8001f94 <HAL_RCC_OscConfig+0x334>
 8001fb6:	e014      	b.n	8001fe2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fb8:	f7ff fb00 	bl	80015bc <HAL_GetTick>
 8001fbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001fbe:	e00a      	b.n	8001fd6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001fc0:	f7ff fafc 	bl	80015bc <HAL_GetTick>
 8001fc4:	4602      	mov	r2, r0
 8001fc6:	693b      	ldr	r3, [r7, #16]
 8001fc8:	1ad3      	subs	r3, r2, r3
 8001fca:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d901      	bls.n	8001fd6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001fd2:	2303      	movs	r3, #3
 8001fd4:	e0b5      	b.n	8002142 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001fd6:	4b3e      	ldr	r3, [pc, #248]	; (80020d0 <HAL_RCC_OscConfig+0x470>)
 8001fd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001fda:	f003 0302 	and.w	r3, r3, #2
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d1ee      	bne.n	8001fc0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001fe2:	7dfb      	ldrb	r3, [r7, #23]
 8001fe4:	2b01      	cmp	r3, #1
 8001fe6:	d105      	bne.n	8001ff4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001fe8:	4b39      	ldr	r3, [pc, #228]	; (80020d0 <HAL_RCC_OscConfig+0x470>)
 8001fea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fec:	4a38      	ldr	r2, [pc, #224]	; (80020d0 <HAL_RCC_OscConfig+0x470>)
 8001fee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ff2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	699b      	ldr	r3, [r3, #24]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	f000 80a1 	beq.w	8002140 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001ffe:	4b34      	ldr	r3, [pc, #208]	; (80020d0 <HAL_RCC_OscConfig+0x470>)
 8002000:	689b      	ldr	r3, [r3, #8]
 8002002:	f003 030c 	and.w	r3, r3, #12
 8002006:	2b08      	cmp	r3, #8
 8002008:	d05c      	beq.n	80020c4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	699b      	ldr	r3, [r3, #24]
 800200e:	2b02      	cmp	r3, #2
 8002010:	d141      	bne.n	8002096 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002012:	4b31      	ldr	r3, [pc, #196]	; (80020d8 <HAL_RCC_OscConfig+0x478>)
 8002014:	2200      	movs	r2, #0
 8002016:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002018:	f7ff fad0 	bl	80015bc <HAL_GetTick>
 800201c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800201e:	e008      	b.n	8002032 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002020:	f7ff facc 	bl	80015bc <HAL_GetTick>
 8002024:	4602      	mov	r2, r0
 8002026:	693b      	ldr	r3, [r7, #16]
 8002028:	1ad3      	subs	r3, r2, r3
 800202a:	2b02      	cmp	r3, #2
 800202c:	d901      	bls.n	8002032 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800202e:	2303      	movs	r3, #3
 8002030:	e087      	b.n	8002142 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002032:	4b27      	ldr	r3, [pc, #156]	; (80020d0 <HAL_RCC_OscConfig+0x470>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800203a:	2b00      	cmp	r3, #0
 800203c:	d1f0      	bne.n	8002020 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	69da      	ldr	r2, [r3, #28]
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	6a1b      	ldr	r3, [r3, #32]
 8002046:	431a      	orrs	r2, r3
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800204c:	019b      	lsls	r3, r3, #6
 800204e:	431a      	orrs	r2, r3
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002054:	085b      	lsrs	r3, r3, #1
 8002056:	3b01      	subs	r3, #1
 8002058:	041b      	lsls	r3, r3, #16
 800205a:	431a      	orrs	r2, r3
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002060:	061b      	lsls	r3, r3, #24
 8002062:	491b      	ldr	r1, [pc, #108]	; (80020d0 <HAL_RCC_OscConfig+0x470>)
 8002064:	4313      	orrs	r3, r2
 8002066:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002068:	4b1b      	ldr	r3, [pc, #108]	; (80020d8 <HAL_RCC_OscConfig+0x478>)
 800206a:	2201      	movs	r2, #1
 800206c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800206e:	f7ff faa5 	bl	80015bc <HAL_GetTick>
 8002072:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002074:	e008      	b.n	8002088 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002076:	f7ff faa1 	bl	80015bc <HAL_GetTick>
 800207a:	4602      	mov	r2, r0
 800207c:	693b      	ldr	r3, [r7, #16]
 800207e:	1ad3      	subs	r3, r2, r3
 8002080:	2b02      	cmp	r3, #2
 8002082:	d901      	bls.n	8002088 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002084:	2303      	movs	r3, #3
 8002086:	e05c      	b.n	8002142 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002088:	4b11      	ldr	r3, [pc, #68]	; (80020d0 <HAL_RCC_OscConfig+0x470>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002090:	2b00      	cmp	r3, #0
 8002092:	d0f0      	beq.n	8002076 <HAL_RCC_OscConfig+0x416>
 8002094:	e054      	b.n	8002140 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002096:	4b10      	ldr	r3, [pc, #64]	; (80020d8 <HAL_RCC_OscConfig+0x478>)
 8002098:	2200      	movs	r2, #0
 800209a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800209c:	f7ff fa8e 	bl	80015bc <HAL_GetTick>
 80020a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020a2:	e008      	b.n	80020b6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020a4:	f7ff fa8a 	bl	80015bc <HAL_GetTick>
 80020a8:	4602      	mov	r2, r0
 80020aa:	693b      	ldr	r3, [r7, #16]
 80020ac:	1ad3      	subs	r3, r2, r3
 80020ae:	2b02      	cmp	r3, #2
 80020b0:	d901      	bls.n	80020b6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80020b2:	2303      	movs	r3, #3
 80020b4:	e045      	b.n	8002142 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020b6:	4b06      	ldr	r3, [pc, #24]	; (80020d0 <HAL_RCC_OscConfig+0x470>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d1f0      	bne.n	80020a4 <HAL_RCC_OscConfig+0x444>
 80020c2:	e03d      	b.n	8002140 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	699b      	ldr	r3, [r3, #24]
 80020c8:	2b01      	cmp	r3, #1
 80020ca:	d107      	bne.n	80020dc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80020cc:	2301      	movs	r3, #1
 80020ce:	e038      	b.n	8002142 <HAL_RCC_OscConfig+0x4e2>
 80020d0:	40023800 	.word	0x40023800
 80020d4:	40007000 	.word	0x40007000
 80020d8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80020dc:	4b1b      	ldr	r3, [pc, #108]	; (800214c <HAL_RCC_OscConfig+0x4ec>)
 80020de:	685b      	ldr	r3, [r3, #4]
 80020e0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	699b      	ldr	r3, [r3, #24]
 80020e6:	2b01      	cmp	r3, #1
 80020e8:	d028      	beq.n	800213c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80020f4:	429a      	cmp	r2, r3
 80020f6:	d121      	bne.n	800213c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002102:	429a      	cmp	r2, r3
 8002104:	d11a      	bne.n	800213c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002106:	68fa      	ldr	r2, [r7, #12]
 8002108:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800210c:	4013      	ands	r3, r2
 800210e:	687a      	ldr	r2, [r7, #4]
 8002110:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002112:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002114:	4293      	cmp	r3, r2
 8002116:	d111      	bne.n	800213c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002122:	085b      	lsrs	r3, r3, #1
 8002124:	3b01      	subs	r3, #1
 8002126:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002128:	429a      	cmp	r2, r3
 800212a:	d107      	bne.n	800213c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002136:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002138:	429a      	cmp	r2, r3
 800213a:	d001      	beq.n	8002140 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800213c:	2301      	movs	r3, #1
 800213e:	e000      	b.n	8002142 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002140:	2300      	movs	r3, #0
}
 8002142:	4618      	mov	r0, r3
 8002144:	3718      	adds	r7, #24
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}
 800214a:	bf00      	nop
 800214c:	40023800 	.word	0x40023800

08002150 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b084      	sub	sp, #16
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
 8002158:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	2b00      	cmp	r3, #0
 800215e:	d101      	bne.n	8002164 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002160:	2301      	movs	r3, #1
 8002162:	e0cc      	b.n	80022fe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002164:	4b68      	ldr	r3, [pc, #416]	; (8002308 <HAL_RCC_ClockConfig+0x1b8>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f003 030f 	and.w	r3, r3, #15
 800216c:	683a      	ldr	r2, [r7, #0]
 800216e:	429a      	cmp	r2, r3
 8002170:	d90c      	bls.n	800218c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002172:	4b65      	ldr	r3, [pc, #404]	; (8002308 <HAL_RCC_ClockConfig+0x1b8>)
 8002174:	683a      	ldr	r2, [r7, #0]
 8002176:	b2d2      	uxtb	r2, r2
 8002178:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800217a:	4b63      	ldr	r3, [pc, #396]	; (8002308 <HAL_RCC_ClockConfig+0x1b8>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f003 030f 	and.w	r3, r3, #15
 8002182:	683a      	ldr	r2, [r7, #0]
 8002184:	429a      	cmp	r2, r3
 8002186:	d001      	beq.n	800218c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002188:	2301      	movs	r3, #1
 800218a:	e0b8      	b.n	80022fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f003 0302 	and.w	r3, r3, #2
 8002194:	2b00      	cmp	r3, #0
 8002196:	d020      	beq.n	80021da <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f003 0304 	and.w	r3, r3, #4
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d005      	beq.n	80021b0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80021a4:	4b59      	ldr	r3, [pc, #356]	; (800230c <HAL_RCC_ClockConfig+0x1bc>)
 80021a6:	689b      	ldr	r3, [r3, #8]
 80021a8:	4a58      	ldr	r2, [pc, #352]	; (800230c <HAL_RCC_ClockConfig+0x1bc>)
 80021aa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80021ae:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f003 0308 	and.w	r3, r3, #8
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d005      	beq.n	80021c8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80021bc:	4b53      	ldr	r3, [pc, #332]	; (800230c <HAL_RCC_ClockConfig+0x1bc>)
 80021be:	689b      	ldr	r3, [r3, #8]
 80021c0:	4a52      	ldr	r2, [pc, #328]	; (800230c <HAL_RCC_ClockConfig+0x1bc>)
 80021c2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80021c6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80021c8:	4b50      	ldr	r3, [pc, #320]	; (800230c <HAL_RCC_ClockConfig+0x1bc>)
 80021ca:	689b      	ldr	r3, [r3, #8]
 80021cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	689b      	ldr	r3, [r3, #8]
 80021d4:	494d      	ldr	r1, [pc, #308]	; (800230c <HAL_RCC_ClockConfig+0x1bc>)
 80021d6:	4313      	orrs	r3, r2
 80021d8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f003 0301 	and.w	r3, r3, #1
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d044      	beq.n	8002270 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	2b01      	cmp	r3, #1
 80021ec:	d107      	bne.n	80021fe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021ee:	4b47      	ldr	r3, [pc, #284]	; (800230c <HAL_RCC_ClockConfig+0x1bc>)
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d119      	bne.n	800222e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021fa:	2301      	movs	r3, #1
 80021fc:	e07f      	b.n	80022fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	2b02      	cmp	r3, #2
 8002204:	d003      	beq.n	800220e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800220a:	2b03      	cmp	r3, #3
 800220c:	d107      	bne.n	800221e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800220e:	4b3f      	ldr	r3, [pc, #252]	; (800230c <HAL_RCC_ClockConfig+0x1bc>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002216:	2b00      	cmp	r3, #0
 8002218:	d109      	bne.n	800222e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800221a:	2301      	movs	r3, #1
 800221c:	e06f      	b.n	80022fe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800221e:	4b3b      	ldr	r3, [pc, #236]	; (800230c <HAL_RCC_ClockConfig+0x1bc>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f003 0302 	and.w	r3, r3, #2
 8002226:	2b00      	cmp	r3, #0
 8002228:	d101      	bne.n	800222e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800222a:	2301      	movs	r3, #1
 800222c:	e067      	b.n	80022fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800222e:	4b37      	ldr	r3, [pc, #220]	; (800230c <HAL_RCC_ClockConfig+0x1bc>)
 8002230:	689b      	ldr	r3, [r3, #8]
 8002232:	f023 0203 	bic.w	r2, r3, #3
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	685b      	ldr	r3, [r3, #4]
 800223a:	4934      	ldr	r1, [pc, #208]	; (800230c <HAL_RCC_ClockConfig+0x1bc>)
 800223c:	4313      	orrs	r3, r2
 800223e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002240:	f7ff f9bc 	bl	80015bc <HAL_GetTick>
 8002244:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002246:	e00a      	b.n	800225e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002248:	f7ff f9b8 	bl	80015bc <HAL_GetTick>
 800224c:	4602      	mov	r2, r0
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	1ad3      	subs	r3, r2, r3
 8002252:	f241 3288 	movw	r2, #5000	; 0x1388
 8002256:	4293      	cmp	r3, r2
 8002258:	d901      	bls.n	800225e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800225a:	2303      	movs	r3, #3
 800225c:	e04f      	b.n	80022fe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800225e:	4b2b      	ldr	r3, [pc, #172]	; (800230c <HAL_RCC_ClockConfig+0x1bc>)
 8002260:	689b      	ldr	r3, [r3, #8]
 8002262:	f003 020c 	and.w	r2, r3, #12
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	685b      	ldr	r3, [r3, #4]
 800226a:	009b      	lsls	r3, r3, #2
 800226c:	429a      	cmp	r2, r3
 800226e:	d1eb      	bne.n	8002248 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002270:	4b25      	ldr	r3, [pc, #148]	; (8002308 <HAL_RCC_ClockConfig+0x1b8>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f003 030f 	and.w	r3, r3, #15
 8002278:	683a      	ldr	r2, [r7, #0]
 800227a:	429a      	cmp	r2, r3
 800227c:	d20c      	bcs.n	8002298 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800227e:	4b22      	ldr	r3, [pc, #136]	; (8002308 <HAL_RCC_ClockConfig+0x1b8>)
 8002280:	683a      	ldr	r2, [r7, #0]
 8002282:	b2d2      	uxtb	r2, r2
 8002284:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002286:	4b20      	ldr	r3, [pc, #128]	; (8002308 <HAL_RCC_ClockConfig+0x1b8>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f003 030f 	and.w	r3, r3, #15
 800228e:	683a      	ldr	r2, [r7, #0]
 8002290:	429a      	cmp	r2, r3
 8002292:	d001      	beq.n	8002298 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002294:	2301      	movs	r3, #1
 8002296:	e032      	b.n	80022fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f003 0304 	and.w	r3, r3, #4
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d008      	beq.n	80022b6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80022a4:	4b19      	ldr	r3, [pc, #100]	; (800230c <HAL_RCC_ClockConfig+0x1bc>)
 80022a6:	689b      	ldr	r3, [r3, #8]
 80022a8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	68db      	ldr	r3, [r3, #12]
 80022b0:	4916      	ldr	r1, [pc, #88]	; (800230c <HAL_RCC_ClockConfig+0x1bc>)
 80022b2:	4313      	orrs	r3, r2
 80022b4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f003 0308 	and.w	r3, r3, #8
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d009      	beq.n	80022d6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80022c2:	4b12      	ldr	r3, [pc, #72]	; (800230c <HAL_RCC_ClockConfig+0x1bc>)
 80022c4:	689b      	ldr	r3, [r3, #8]
 80022c6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	691b      	ldr	r3, [r3, #16]
 80022ce:	00db      	lsls	r3, r3, #3
 80022d0:	490e      	ldr	r1, [pc, #56]	; (800230c <HAL_RCC_ClockConfig+0x1bc>)
 80022d2:	4313      	orrs	r3, r2
 80022d4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80022d6:	f000 f821 	bl	800231c <HAL_RCC_GetSysClockFreq>
 80022da:	4602      	mov	r2, r0
 80022dc:	4b0b      	ldr	r3, [pc, #44]	; (800230c <HAL_RCC_ClockConfig+0x1bc>)
 80022de:	689b      	ldr	r3, [r3, #8]
 80022e0:	091b      	lsrs	r3, r3, #4
 80022e2:	f003 030f 	and.w	r3, r3, #15
 80022e6:	490a      	ldr	r1, [pc, #40]	; (8002310 <HAL_RCC_ClockConfig+0x1c0>)
 80022e8:	5ccb      	ldrb	r3, [r1, r3]
 80022ea:	fa22 f303 	lsr.w	r3, r2, r3
 80022ee:	4a09      	ldr	r2, [pc, #36]	; (8002314 <HAL_RCC_ClockConfig+0x1c4>)
 80022f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80022f2:	4b09      	ldr	r3, [pc, #36]	; (8002318 <HAL_RCC_ClockConfig+0x1c8>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	4618      	mov	r0, r3
 80022f8:	f7ff f91c 	bl	8001534 <HAL_InitTick>

  return HAL_OK;
 80022fc:	2300      	movs	r3, #0
}
 80022fe:	4618      	mov	r0, r3
 8002300:	3710      	adds	r7, #16
 8002302:	46bd      	mov	sp, r7
 8002304:	bd80      	pop	{r7, pc}
 8002306:	bf00      	nop
 8002308:	40023c00 	.word	0x40023c00
 800230c:	40023800 	.word	0x40023800
 8002310:	08009618 	.word	0x08009618
 8002314:	20000000 	.word	0x20000000
 8002318:	20000004 	.word	0x20000004

0800231c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800231c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002320:	b094      	sub	sp, #80	; 0x50
 8002322:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002324:	2300      	movs	r3, #0
 8002326:	647b      	str	r3, [r7, #68]	; 0x44
 8002328:	2300      	movs	r3, #0
 800232a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800232c:	2300      	movs	r3, #0
 800232e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002330:	2300      	movs	r3, #0
 8002332:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002334:	4b79      	ldr	r3, [pc, #484]	; (800251c <HAL_RCC_GetSysClockFreq+0x200>)
 8002336:	689b      	ldr	r3, [r3, #8]
 8002338:	f003 030c 	and.w	r3, r3, #12
 800233c:	2b08      	cmp	r3, #8
 800233e:	d00d      	beq.n	800235c <HAL_RCC_GetSysClockFreq+0x40>
 8002340:	2b08      	cmp	r3, #8
 8002342:	f200 80e1 	bhi.w	8002508 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002346:	2b00      	cmp	r3, #0
 8002348:	d002      	beq.n	8002350 <HAL_RCC_GetSysClockFreq+0x34>
 800234a:	2b04      	cmp	r3, #4
 800234c:	d003      	beq.n	8002356 <HAL_RCC_GetSysClockFreq+0x3a>
 800234e:	e0db      	b.n	8002508 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002350:	4b73      	ldr	r3, [pc, #460]	; (8002520 <HAL_RCC_GetSysClockFreq+0x204>)
 8002352:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002354:	e0db      	b.n	800250e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002356:	4b73      	ldr	r3, [pc, #460]	; (8002524 <HAL_RCC_GetSysClockFreq+0x208>)
 8002358:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800235a:	e0d8      	b.n	800250e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800235c:	4b6f      	ldr	r3, [pc, #444]	; (800251c <HAL_RCC_GetSysClockFreq+0x200>)
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002364:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002366:	4b6d      	ldr	r3, [pc, #436]	; (800251c <HAL_RCC_GetSysClockFreq+0x200>)
 8002368:	685b      	ldr	r3, [r3, #4]
 800236a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800236e:	2b00      	cmp	r3, #0
 8002370:	d063      	beq.n	800243a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002372:	4b6a      	ldr	r3, [pc, #424]	; (800251c <HAL_RCC_GetSysClockFreq+0x200>)
 8002374:	685b      	ldr	r3, [r3, #4]
 8002376:	099b      	lsrs	r3, r3, #6
 8002378:	2200      	movs	r2, #0
 800237a:	63bb      	str	r3, [r7, #56]	; 0x38
 800237c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800237e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002380:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002384:	633b      	str	r3, [r7, #48]	; 0x30
 8002386:	2300      	movs	r3, #0
 8002388:	637b      	str	r3, [r7, #52]	; 0x34
 800238a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800238e:	4622      	mov	r2, r4
 8002390:	462b      	mov	r3, r5
 8002392:	f04f 0000 	mov.w	r0, #0
 8002396:	f04f 0100 	mov.w	r1, #0
 800239a:	0159      	lsls	r1, r3, #5
 800239c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80023a0:	0150      	lsls	r0, r2, #5
 80023a2:	4602      	mov	r2, r0
 80023a4:	460b      	mov	r3, r1
 80023a6:	4621      	mov	r1, r4
 80023a8:	1a51      	subs	r1, r2, r1
 80023aa:	6139      	str	r1, [r7, #16]
 80023ac:	4629      	mov	r1, r5
 80023ae:	eb63 0301 	sbc.w	r3, r3, r1
 80023b2:	617b      	str	r3, [r7, #20]
 80023b4:	f04f 0200 	mov.w	r2, #0
 80023b8:	f04f 0300 	mov.w	r3, #0
 80023bc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80023c0:	4659      	mov	r1, fp
 80023c2:	018b      	lsls	r3, r1, #6
 80023c4:	4651      	mov	r1, sl
 80023c6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80023ca:	4651      	mov	r1, sl
 80023cc:	018a      	lsls	r2, r1, #6
 80023ce:	4651      	mov	r1, sl
 80023d0:	ebb2 0801 	subs.w	r8, r2, r1
 80023d4:	4659      	mov	r1, fp
 80023d6:	eb63 0901 	sbc.w	r9, r3, r1
 80023da:	f04f 0200 	mov.w	r2, #0
 80023de:	f04f 0300 	mov.w	r3, #0
 80023e2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80023e6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80023ea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80023ee:	4690      	mov	r8, r2
 80023f0:	4699      	mov	r9, r3
 80023f2:	4623      	mov	r3, r4
 80023f4:	eb18 0303 	adds.w	r3, r8, r3
 80023f8:	60bb      	str	r3, [r7, #8]
 80023fa:	462b      	mov	r3, r5
 80023fc:	eb49 0303 	adc.w	r3, r9, r3
 8002400:	60fb      	str	r3, [r7, #12]
 8002402:	f04f 0200 	mov.w	r2, #0
 8002406:	f04f 0300 	mov.w	r3, #0
 800240a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800240e:	4629      	mov	r1, r5
 8002410:	024b      	lsls	r3, r1, #9
 8002412:	4621      	mov	r1, r4
 8002414:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002418:	4621      	mov	r1, r4
 800241a:	024a      	lsls	r2, r1, #9
 800241c:	4610      	mov	r0, r2
 800241e:	4619      	mov	r1, r3
 8002420:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002422:	2200      	movs	r2, #0
 8002424:	62bb      	str	r3, [r7, #40]	; 0x28
 8002426:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002428:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800242c:	f7fd ff2a 	bl	8000284 <__aeabi_uldivmod>
 8002430:	4602      	mov	r2, r0
 8002432:	460b      	mov	r3, r1
 8002434:	4613      	mov	r3, r2
 8002436:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002438:	e058      	b.n	80024ec <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800243a:	4b38      	ldr	r3, [pc, #224]	; (800251c <HAL_RCC_GetSysClockFreq+0x200>)
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	099b      	lsrs	r3, r3, #6
 8002440:	2200      	movs	r2, #0
 8002442:	4618      	mov	r0, r3
 8002444:	4611      	mov	r1, r2
 8002446:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800244a:	623b      	str	r3, [r7, #32]
 800244c:	2300      	movs	r3, #0
 800244e:	627b      	str	r3, [r7, #36]	; 0x24
 8002450:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002454:	4642      	mov	r2, r8
 8002456:	464b      	mov	r3, r9
 8002458:	f04f 0000 	mov.w	r0, #0
 800245c:	f04f 0100 	mov.w	r1, #0
 8002460:	0159      	lsls	r1, r3, #5
 8002462:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002466:	0150      	lsls	r0, r2, #5
 8002468:	4602      	mov	r2, r0
 800246a:	460b      	mov	r3, r1
 800246c:	4641      	mov	r1, r8
 800246e:	ebb2 0a01 	subs.w	sl, r2, r1
 8002472:	4649      	mov	r1, r9
 8002474:	eb63 0b01 	sbc.w	fp, r3, r1
 8002478:	f04f 0200 	mov.w	r2, #0
 800247c:	f04f 0300 	mov.w	r3, #0
 8002480:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002484:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002488:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800248c:	ebb2 040a 	subs.w	r4, r2, sl
 8002490:	eb63 050b 	sbc.w	r5, r3, fp
 8002494:	f04f 0200 	mov.w	r2, #0
 8002498:	f04f 0300 	mov.w	r3, #0
 800249c:	00eb      	lsls	r3, r5, #3
 800249e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80024a2:	00e2      	lsls	r2, r4, #3
 80024a4:	4614      	mov	r4, r2
 80024a6:	461d      	mov	r5, r3
 80024a8:	4643      	mov	r3, r8
 80024aa:	18e3      	adds	r3, r4, r3
 80024ac:	603b      	str	r3, [r7, #0]
 80024ae:	464b      	mov	r3, r9
 80024b0:	eb45 0303 	adc.w	r3, r5, r3
 80024b4:	607b      	str	r3, [r7, #4]
 80024b6:	f04f 0200 	mov.w	r2, #0
 80024ba:	f04f 0300 	mov.w	r3, #0
 80024be:	e9d7 4500 	ldrd	r4, r5, [r7]
 80024c2:	4629      	mov	r1, r5
 80024c4:	028b      	lsls	r3, r1, #10
 80024c6:	4621      	mov	r1, r4
 80024c8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80024cc:	4621      	mov	r1, r4
 80024ce:	028a      	lsls	r2, r1, #10
 80024d0:	4610      	mov	r0, r2
 80024d2:	4619      	mov	r1, r3
 80024d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80024d6:	2200      	movs	r2, #0
 80024d8:	61bb      	str	r3, [r7, #24]
 80024da:	61fa      	str	r2, [r7, #28]
 80024dc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80024e0:	f7fd fed0 	bl	8000284 <__aeabi_uldivmod>
 80024e4:	4602      	mov	r2, r0
 80024e6:	460b      	mov	r3, r1
 80024e8:	4613      	mov	r3, r2
 80024ea:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80024ec:	4b0b      	ldr	r3, [pc, #44]	; (800251c <HAL_RCC_GetSysClockFreq+0x200>)
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	0c1b      	lsrs	r3, r3, #16
 80024f2:	f003 0303 	and.w	r3, r3, #3
 80024f6:	3301      	adds	r3, #1
 80024f8:	005b      	lsls	r3, r3, #1
 80024fa:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80024fc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80024fe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002500:	fbb2 f3f3 	udiv	r3, r2, r3
 8002504:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002506:	e002      	b.n	800250e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002508:	4b05      	ldr	r3, [pc, #20]	; (8002520 <HAL_RCC_GetSysClockFreq+0x204>)
 800250a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800250c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800250e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002510:	4618      	mov	r0, r3
 8002512:	3750      	adds	r7, #80	; 0x50
 8002514:	46bd      	mov	sp, r7
 8002516:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800251a:	bf00      	nop
 800251c:	40023800 	.word	0x40023800
 8002520:	00f42400 	.word	0x00f42400
 8002524:	007a1200 	.word	0x007a1200

08002528 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b082      	sub	sp, #8
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2b00      	cmp	r3, #0
 8002534:	d101      	bne.n	800253a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002536:	2301      	movs	r3, #1
 8002538:	e07b      	b.n	8002632 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800253e:	2b00      	cmp	r3, #0
 8002540:	d108      	bne.n	8002554 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800254a:	d009      	beq.n	8002560 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2200      	movs	r2, #0
 8002550:	61da      	str	r2, [r3, #28]
 8002552:	e005      	b.n	8002560 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2200      	movs	r2, #0
 8002558:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	2200      	movs	r2, #0
 800255e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2200      	movs	r2, #0
 8002564:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800256c:	b2db      	uxtb	r3, r3
 800256e:	2b00      	cmp	r3, #0
 8002570:	d106      	bne.n	8002580 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	2200      	movs	r2, #0
 8002576:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800257a:	6878      	ldr	r0, [r7, #4]
 800257c:	f7fe feee 	bl	800135c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2202      	movs	r2, #2
 8002584:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	681a      	ldr	r2, [r3, #0]
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002596:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	689b      	ldr	r3, [r3, #8]
 80025a4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80025a8:	431a      	orrs	r2, r3
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	68db      	ldr	r3, [r3, #12]
 80025ae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80025b2:	431a      	orrs	r2, r3
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	691b      	ldr	r3, [r3, #16]
 80025b8:	f003 0302 	and.w	r3, r3, #2
 80025bc:	431a      	orrs	r2, r3
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	695b      	ldr	r3, [r3, #20]
 80025c2:	f003 0301 	and.w	r3, r3, #1
 80025c6:	431a      	orrs	r2, r3
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	699b      	ldr	r3, [r3, #24]
 80025cc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80025d0:	431a      	orrs	r2, r3
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	69db      	ldr	r3, [r3, #28]
 80025d6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80025da:	431a      	orrs	r2, r3
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6a1b      	ldr	r3, [r3, #32]
 80025e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025e4:	ea42 0103 	orr.w	r1, r2, r3
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025ec:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	430a      	orrs	r2, r1
 80025f6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	699b      	ldr	r3, [r3, #24]
 80025fc:	0c1b      	lsrs	r3, r3, #16
 80025fe:	f003 0104 	and.w	r1, r3, #4
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002606:	f003 0210 	and.w	r2, r3, #16
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	430a      	orrs	r2, r1
 8002610:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	69da      	ldr	r2, [r3, #28]
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002620:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2200      	movs	r2, #0
 8002626:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2201      	movs	r2, #1
 800262c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002630:	2300      	movs	r3, #0
}
 8002632:	4618      	mov	r0, r3
 8002634:	3708      	adds	r7, #8
 8002636:	46bd      	mov	sp, r7
 8002638:	bd80      	pop	{r7, pc}

0800263a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800263a:	b580      	push	{r7, lr}
 800263c:	b088      	sub	sp, #32
 800263e:	af00      	add	r7, sp, #0
 8002640:	60f8      	str	r0, [r7, #12]
 8002642:	60b9      	str	r1, [r7, #8]
 8002644:	603b      	str	r3, [r7, #0]
 8002646:	4613      	mov	r3, r2
 8002648:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800264a:	2300      	movs	r3, #0
 800264c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002654:	2b01      	cmp	r3, #1
 8002656:	d101      	bne.n	800265c <HAL_SPI_Transmit+0x22>
 8002658:	2302      	movs	r3, #2
 800265a:	e126      	b.n	80028aa <HAL_SPI_Transmit+0x270>
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	2201      	movs	r2, #1
 8002660:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002664:	f7fe ffaa 	bl	80015bc <HAL_GetTick>
 8002668:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800266a:	88fb      	ldrh	r3, [r7, #6]
 800266c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002674:	b2db      	uxtb	r3, r3
 8002676:	2b01      	cmp	r3, #1
 8002678:	d002      	beq.n	8002680 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800267a:	2302      	movs	r3, #2
 800267c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800267e:	e10b      	b.n	8002898 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8002680:	68bb      	ldr	r3, [r7, #8]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d002      	beq.n	800268c <HAL_SPI_Transmit+0x52>
 8002686:	88fb      	ldrh	r3, [r7, #6]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d102      	bne.n	8002692 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800268c:	2301      	movs	r3, #1
 800268e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002690:	e102      	b.n	8002898 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	2203      	movs	r2, #3
 8002696:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	2200      	movs	r2, #0
 800269e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	68ba      	ldr	r2, [r7, #8]
 80026a4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	88fa      	ldrh	r2, [r7, #6]
 80026aa:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	88fa      	ldrh	r2, [r7, #6]
 80026b0:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	2200      	movs	r2, #0
 80026b6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	2200      	movs	r2, #0
 80026bc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	2200      	movs	r2, #0
 80026c2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	2200      	movs	r2, #0
 80026c8:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	2200      	movs	r2, #0
 80026ce:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	689b      	ldr	r3, [r3, #8]
 80026d4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80026d8:	d10f      	bne.n	80026fa <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	681a      	ldr	r2, [r3, #0]
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80026e8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	681a      	ldr	r2, [r3, #0]
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80026f8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002704:	2b40      	cmp	r3, #64	; 0x40
 8002706:	d007      	beq.n	8002718 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	681a      	ldr	r2, [r3, #0]
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002716:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	68db      	ldr	r3, [r3, #12]
 800271c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002720:	d14b      	bne.n	80027ba <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	2b00      	cmp	r3, #0
 8002728:	d002      	beq.n	8002730 <HAL_SPI_Transmit+0xf6>
 800272a:	8afb      	ldrh	r3, [r7, #22]
 800272c:	2b01      	cmp	r3, #1
 800272e:	d13e      	bne.n	80027ae <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002734:	881a      	ldrh	r2, [r3, #0]
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002740:	1c9a      	adds	r2, r3, #2
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800274a:	b29b      	uxth	r3, r3
 800274c:	3b01      	subs	r3, #1
 800274e:	b29a      	uxth	r2, r3
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002754:	e02b      	b.n	80027ae <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	689b      	ldr	r3, [r3, #8]
 800275c:	f003 0302 	and.w	r3, r3, #2
 8002760:	2b02      	cmp	r3, #2
 8002762:	d112      	bne.n	800278a <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002768:	881a      	ldrh	r2, [r3, #0]
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002774:	1c9a      	adds	r2, r3, #2
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800277e:	b29b      	uxth	r3, r3
 8002780:	3b01      	subs	r3, #1
 8002782:	b29a      	uxth	r2, r3
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	86da      	strh	r2, [r3, #54]	; 0x36
 8002788:	e011      	b.n	80027ae <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800278a:	f7fe ff17 	bl	80015bc <HAL_GetTick>
 800278e:	4602      	mov	r2, r0
 8002790:	69bb      	ldr	r3, [r7, #24]
 8002792:	1ad3      	subs	r3, r2, r3
 8002794:	683a      	ldr	r2, [r7, #0]
 8002796:	429a      	cmp	r2, r3
 8002798:	d803      	bhi.n	80027a2 <HAL_SPI_Transmit+0x168>
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027a0:	d102      	bne.n	80027a8 <HAL_SPI_Transmit+0x16e>
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d102      	bne.n	80027ae <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80027a8:	2303      	movs	r3, #3
 80027aa:	77fb      	strb	r3, [r7, #31]
          goto error;
 80027ac:	e074      	b.n	8002898 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80027b2:	b29b      	uxth	r3, r3
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d1ce      	bne.n	8002756 <HAL_SPI_Transmit+0x11c>
 80027b8:	e04c      	b.n	8002854 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	685b      	ldr	r3, [r3, #4]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d002      	beq.n	80027c8 <HAL_SPI_Transmit+0x18e>
 80027c2:	8afb      	ldrh	r3, [r7, #22]
 80027c4:	2b01      	cmp	r3, #1
 80027c6:	d140      	bne.n	800284a <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	330c      	adds	r3, #12
 80027d2:	7812      	ldrb	r2, [r2, #0]
 80027d4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027da:	1c5a      	adds	r2, r3, #1
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80027e4:	b29b      	uxth	r3, r3
 80027e6:	3b01      	subs	r3, #1
 80027e8:	b29a      	uxth	r2, r3
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80027ee:	e02c      	b.n	800284a <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	689b      	ldr	r3, [r3, #8]
 80027f6:	f003 0302 	and.w	r3, r3, #2
 80027fa:	2b02      	cmp	r3, #2
 80027fc:	d113      	bne.n	8002826 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	330c      	adds	r3, #12
 8002808:	7812      	ldrb	r2, [r2, #0]
 800280a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002810:	1c5a      	adds	r2, r3, #1
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800281a:	b29b      	uxth	r3, r3
 800281c:	3b01      	subs	r3, #1
 800281e:	b29a      	uxth	r2, r3
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	86da      	strh	r2, [r3, #54]	; 0x36
 8002824:	e011      	b.n	800284a <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002826:	f7fe fec9 	bl	80015bc <HAL_GetTick>
 800282a:	4602      	mov	r2, r0
 800282c:	69bb      	ldr	r3, [r7, #24]
 800282e:	1ad3      	subs	r3, r2, r3
 8002830:	683a      	ldr	r2, [r7, #0]
 8002832:	429a      	cmp	r2, r3
 8002834:	d803      	bhi.n	800283e <HAL_SPI_Transmit+0x204>
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	f1b3 3fff 	cmp.w	r3, #4294967295
 800283c:	d102      	bne.n	8002844 <HAL_SPI_Transmit+0x20a>
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	2b00      	cmp	r3, #0
 8002842:	d102      	bne.n	800284a <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8002844:	2303      	movs	r3, #3
 8002846:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002848:	e026      	b.n	8002898 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800284e:	b29b      	uxth	r3, r3
 8002850:	2b00      	cmp	r3, #0
 8002852:	d1cd      	bne.n	80027f0 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002854:	69ba      	ldr	r2, [r7, #24]
 8002856:	6839      	ldr	r1, [r7, #0]
 8002858:	68f8      	ldr	r0, [r7, #12]
 800285a:	f000 fbcb 	bl	8002ff4 <SPI_EndRxTxTransaction>
 800285e:	4603      	mov	r3, r0
 8002860:	2b00      	cmp	r3, #0
 8002862:	d002      	beq.n	800286a <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	2220      	movs	r2, #32
 8002868:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	689b      	ldr	r3, [r3, #8]
 800286e:	2b00      	cmp	r3, #0
 8002870:	d10a      	bne.n	8002888 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002872:	2300      	movs	r3, #0
 8002874:	613b      	str	r3, [r7, #16]
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	68db      	ldr	r3, [r3, #12]
 800287c:	613b      	str	r3, [r7, #16]
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	689b      	ldr	r3, [r3, #8]
 8002884:	613b      	str	r3, [r7, #16]
 8002886:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800288c:	2b00      	cmp	r3, #0
 800288e:	d002      	beq.n	8002896 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8002890:	2301      	movs	r3, #1
 8002892:	77fb      	strb	r3, [r7, #31]
 8002894:	e000      	b.n	8002898 <HAL_SPI_Transmit+0x25e>
  }

error:
 8002896:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	2201      	movs	r2, #1
 800289c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	2200      	movs	r2, #0
 80028a4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80028a8:	7ffb      	ldrb	r3, [r7, #31]
}
 80028aa:	4618      	mov	r0, r3
 80028ac:	3720      	adds	r7, #32
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bd80      	pop	{r7, pc}

080028b2 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028b2:	b580      	push	{r7, lr}
 80028b4:	b088      	sub	sp, #32
 80028b6:	af02      	add	r7, sp, #8
 80028b8:	60f8      	str	r0, [r7, #12]
 80028ba:	60b9      	str	r1, [r7, #8]
 80028bc:	603b      	str	r3, [r7, #0]
 80028be:	4613      	mov	r3, r2
 80028c0:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80028c2:	2300      	movs	r3, #0
 80028c4:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	685b      	ldr	r3, [r3, #4]
 80028ca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80028ce:	d112      	bne.n	80028f6 <HAL_SPI_Receive+0x44>
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	689b      	ldr	r3, [r3, #8]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d10e      	bne.n	80028f6 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	2204      	movs	r2, #4
 80028dc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80028e0:	88fa      	ldrh	r2, [r7, #6]
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	9300      	str	r3, [sp, #0]
 80028e6:	4613      	mov	r3, r2
 80028e8:	68ba      	ldr	r2, [r7, #8]
 80028ea:	68b9      	ldr	r1, [r7, #8]
 80028ec:	68f8      	ldr	r0, [r7, #12]
 80028ee:	f000 f8f1 	bl	8002ad4 <HAL_SPI_TransmitReceive>
 80028f2:	4603      	mov	r3, r0
 80028f4:	e0ea      	b.n	8002acc <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80028fc:	2b01      	cmp	r3, #1
 80028fe:	d101      	bne.n	8002904 <HAL_SPI_Receive+0x52>
 8002900:	2302      	movs	r3, #2
 8002902:	e0e3      	b.n	8002acc <HAL_SPI_Receive+0x21a>
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	2201      	movs	r2, #1
 8002908:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800290c:	f7fe fe56 	bl	80015bc <HAL_GetTick>
 8002910:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002918:	b2db      	uxtb	r3, r3
 800291a:	2b01      	cmp	r3, #1
 800291c:	d002      	beq.n	8002924 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800291e:	2302      	movs	r3, #2
 8002920:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002922:	e0ca      	b.n	8002aba <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8002924:	68bb      	ldr	r3, [r7, #8]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d002      	beq.n	8002930 <HAL_SPI_Receive+0x7e>
 800292a:	88fb      	ldrh	r3, [r7, #6]
 800292c:	2b00      	cmp	r3, #0
 800292e:	d102      	bne.n	8002936 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8002930:	2301      	movs	r3, #1
 8002932:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002934:	e0c1      	b.n	8002aba <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	2204      	movs	r2, #4
 800293a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	2200      	movs	r2, #0
 8002942:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	68ba      	ldr	r2, [r7, #8]
 8002948:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	88fa      	ldrh	r2, [r7, #6]
 800294e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	88fa      	ldrh	r2, [r7, #6]
 8002954:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	2200      	movs	r2, #0
 800295a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	2200      	movs	r2, #0
 8002960:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	2200      	movs	r2, #0
 8002966:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	2200      	movs	r2, #0
 800296c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	2200      	movs	r2, #0
 8002972:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	689b      	ldr	r3, [r3, #8]
 8002978:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800297c:	d10f      	bne.n	800299e <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	681a      	ldr	r2, [r3, #0]
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800298c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	681a      	ldr	r2, [r3, #0]
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800299c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029a8:	2b40      	cmp	r3, #64	; 0x40
 80029aa:	d007      	beq.n	80029bc <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	681a      	ldr	r2, [r3, #0]
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80029ba:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	68db      	ldr	r3, [r3, #12]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d162      	bne.n	8002a8a <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80029c4:	e02e      	b.n	8002a24 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	689b      	ldr	r3, [r3, #8]
 80029cc:	f003 0301 	and.w	r3, r3, #1
 80029d0:	2b01      	cmp	r3, #1
 80029d2:	d115      	bne.n	8002a00 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f103 020c 	add.w	r2, r3, #12
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029e0:	7812      	ldrb	r2, [r2, #0]
 80029e2:	b2d2      	uxtb	r2, r2
 80029e4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029ea:	1c5a      	adds	r2, r3, #1
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80029f4:	b29b      	uxth	r3, r3
 80029f6:	3b01      	subs	r3, #1
 80029f8:	b29a      	uxth	r2, r3
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	87da      	strh	r2, [r3, #62]	; 0x3e
 80029fe:	e011      	b.n	8002a24 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002a00:	f7fe fddc 	bl	80015bc <HAL_GetTick>
 8002a04:	4602      	mov	r2, r0
 8002a06:	693b      	ldr	r3, [r7, #16]
 8002a08:	1ad3      	subs	r3, r2, r3
 8002a0a:	683a      	ldr	r2, [r7, #0]
 8002a0c:	429a      	cmp	r2, r3
 8002a0e:	d803      	bhi.n	8002a18 <HAL_SPI_Receive+0x166>
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a16:	d102      	bne.n	8002a1e <HAL_SPI_Receive+0x16c>
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d102      	bne.n	8002a24 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8002a1e:	2303      	movs	r3, #3
 8002a20:	75fb      	strb	r3, [r7, #23]
          goto error;
 8002a22:	e04a      	b.n	8002aba <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002a28:	b29b      	uxth	r3, r3
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d1cb      	bne.n	80029c6 <HAL_SPI_Receive+0x114>
 8002a2e:	e031      	b.n	8002a94 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	689b      	ldr	r3, [r3, #8]
 8002a36:	f003 0301 	and.w	r3, r3, #1
 8002a3a:	2b01      	cmp	r3, #1
 8002a3c:	d113      	bne.n	8002a66 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	68da      	ldr	r2, [r3, #12]
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a48:	b292      	uxth	r2, r2
 8002a4a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a50:	1c9a      	adds	r2, r3, #2
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002a5a:	b29b      	uxth	r3, r3
 8002a5c:	3b01      	subs	r3, #1
 8002a5e:	b29a      	uxth	r2, r3
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002a64:	e011      	b.n	8002a8a <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002a66:	f7fe fda9 	bl	80015bc <HAL_GetTick>
 8002a6a:	4602      	mov	r2, r0
 8002a6c:	693b      	ldr	r3, [r7, #16]
 8002a6e:	1ad3      	subs	r3, r2, r3
 8002a70:	683a      	ldr	r2, [r7, #0]
 8002a72:	429a      	cmp	r2, r3
 8002a74:	d803      	bhi.n	8002a7e <HAL_SPI_Receive+0x1cc>
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a7c:	d102      	bne.n	8002a84 <HAL_SPI_Receive+0x1d2>
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d102      	bne.n	8002a8a <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8002a84:	2303      	movs	r3, #3
 8002a86:	75fb      	strb	r3, [r7, #23]
          goto error;
 8002a88:	e017      	b.n	8002aba <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002a8e:	b29b      	uxth	r3, r3
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d1cd      	bne.n	8002a30 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002a94:	693a      	ldr	r2, [r7, #16]
 8002a96:	6839      	ldr	r1, [r7, #0]
 8002a98:	68f8      	ldr	r0, [r7, #12]
 8002a9a:	f000 fa45 	bl	8002f28 <SPI_EndRxTransaction>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d002      	beq.n	8002aaa <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	2220      	movs	r2, #32
 8002aa8:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d002      	beq.n	8002ab8 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	75fb      	strb	r3, [r7, #23]
 8002ab6:	e000      	b.n	8002aba <HAL_SPI_Receive+0x208>
  }

error :
 8002ab8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	2201      	movs	r2, #1
 8002abe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002aca:	7dfb      	ldrb	r3, [r7, #23]
}
 8002acc:	4618      	mov	r0, r3
 8002ace:	3718      	adds	r7, #24
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	bd80      	pop	{r7, pc}

08002ad4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b08c      	sub	sp, #48	; 0x30
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	60f8      	str	r0, [r7, #12]
 8002adc:	60b9      	str	r1, [r7, #8]
 8002ade:	607a      	str	r2, [r7, #4]
 8002ae0:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002af2:	2b01      	cmp	r3, #1
 8002af4:	d101      	bne.n	8002afa <HAL_SPI_TransmitReceive+0x26>
 8002af6:	2302      	movs	r3, #2
 8002af8:	e18a      	b.n	8002e10 <HAL_SPI_TransmitReceive+0x33c>
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	2201      	movs	r2, #1
 8002afe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002b02:	f7fe fd5b 	bl	80015bc <HAL_GetTick>
 8002b06:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002b0e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	685b      	ldr	r3, [r3, #4]
 8002b16:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8002b18:	887b      	ldrh	r3, [r7, #2]
 8002b1a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002b1c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002b20:	2b01      	cmp	r3, #1
 8002b22:	d00f      	beq.n	8002b44 <HAL_SPI_TransmitReceive+0x70>
 8002b24:	69fb      	ldr	r3, [r7, #28]
 8002b26:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002b2a:	d107      	bne.n	8002b3c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	689b      	ldr	r3, [r3, #8]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d103      	bne.n	8002b3c <HAL_SPI_TransmitReceive+0x68>
 8002b34:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002b38:	2b04      	cmp	r3, #4
 8002b3a:	d003      	beq.n	8002b44 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8002b3c:	2302      	movs	r3, #2
 8002b3e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002b42:	e15b      	b.n	8002dfc <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002b44:	68bb      	ldr	r3, [r7, #8]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d005      	beq.n	8002b56 <HAL_SPI_TransmitReceive+0x82>
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d002      	beq.n	8002b56 <HAL_SPI_TransmitReceive+0x82>
 8002b50:	887b      	ldrh	r3, [r7, #2]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d103      	bne.n	8002b5e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8002b56:	2301      	movs	r3, #1
 8002b58:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002b5c:	e14e      	b.n	8002dfc <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002b64:	b2db      	uxtb	r3, r3
 8002b66:	2b04      	cmp	r3, #4
 8002b68:	d003      	beq.n	8002b72 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	2205      	movs	r2, #5
 8002b6e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	2200      	movs	r2, #0
 8002b76:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	687a      	ldr	r2, [r7, #4]
 8002b7c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	887a      	ldrh	r2, [r7, #2]
 8002b82:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	887a      	ldrh	r2, [r7, #2]
 8002b88:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	68ba      	ldr	r2, [r7, #8]
 8002b8e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	887a      	ldrh	r2, [r7, #2]
 8002b94:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	887a      	ldrh	r2, [r7, #2]
 8002b9a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bb2:	2b40      	cmp	r3, #64	; 0x40
 8002bb4:	d007      	beq.n	8002bc6 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	681a      	ldr	r2, [r3, #0]
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002bc4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	68db      	ldr	r3, [r3, #12]
 8002bca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002bce:	d178      	bne.n	8002cc2 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	685b      	ldr	r3, [r3, #4]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d002      	beq.n	8002bde <HAL_SPI_TransmitReceive+0x10a>
 8002bd8:	8b7b      	ldrh	r3, [r7, #26]
 8002bda:	2b01      	cmp	r3, #1
 8002bdc:	d166      	bne.n	8002cac <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002be2:	881a      	ldrh	r2, [r3, #0]
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bee:	1c9a      	adds	r2, r3, #2
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002bf8:	b29b      	uxth	r3, r3
 8002bfa:	3b01      	subs	r3, #1
 8002bfc:	b29a      	uxth	r2, r3
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002c02:	e053      	b.n	8002cac <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	689b      	ldr	r3, [r3, #8]
 8002c0a:	f003 0302 	and.w	r3, r3, #2
 8002c0e:	2b02      	cmp	r3, #2
 8002c10:	d11b      	bne.n	8002c4a <HAL_SPI_TransmitReceive+0x176>
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002c16:	b29b      	uxth	r3, r3
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d016      	beq.n	8002c4a <HAL_SPI_TransmitReceive+0x176>
 8002c1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c1e:	2b01      	cmp	r3, #1
 8002c20:	d113      	bne.n	8002c4a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c26:	881a      	ldrh	r2, [r3, #0]
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c32:	1c9a      	adds	r2, r3, #2
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002c3c:	b29b      	uxth	r3, r3
 8002c3e:	3b01      	subs	r3, #1
 8002c40:	b29a      	uxth	r2, r3
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002c46:	2300      	movs	r3, #0
 8002c48:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	689b      	ldr	r3, [r3, #8]
 8002c50:	f003 0301 	and.w	r3, r3, #1
 8002c54:	2b01      	cmp	r3, #1
 8002c56:	d119      	bne.n	8002c8c <HAL_SPI_TransmitReceive+0x1b8>
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002c5c:	b29b      	uxth	r3, r3
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d014      	beq.n	8002c8c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	68da      	ldr	r2, [r3, #12]
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c6c:	b292      	uxth	r2, r2
 8002c6e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c74:	1c9a      	adds	r2, r3, #2
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002c7e:	b29b      	uxth	r3, r3
 8002c80:	3b01      	subs	r3, #1
 8002c82:	b29a      	uxth	r2, r3
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002c88:	2301      	movs	r3, #1
 8002c8a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002c8c:	f7fe fc96 	bl	80015bc <HAL_GetTick>
 8002c90:	4602      	mov	r2, r0
 8002c92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c94:	1ad3      	subs	r3, r2, r3
 8002c96:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002c98:	429a      	cmp	r2, r3
 8002c9a:	d807      	bhi.n	8002cac <HAL_SPI_TransmitReceive+0x1d8>
 8002c9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ca2:	d003      	beq.n	8002cac <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8002ca4:	2303      	movs	r3, #3
 8002ca6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8002caa:	e0a7      	b.n	8002dfc <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002cb0:	b29b      	uxth	r3, r3
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d1a6      	bne.n	8002c04 <HAL_SPI_TransmitReceive+0x130>
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002cba:	b29b      	uxth	r3, r3
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d1a1      	bne.n	8002c04 <HAL_SPI_TransmitReceive+0x130>
 8002cc0:	e07c      	b.n	8002dbc <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	685b      	ldr	r3, [r3, #4]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d002      	beq.n	8002cd0 <HAL_SPI_TransmitReceive+0x1fc>
 8002cca:	8b7b      	ldrh	r3, [r7, #26]
 8002ccc:	2b01      	cmp	r3, #1
 8002cce:	d16b      	bne.n	8002da8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	330c      	adds	r3, #12
 8002cda:	7812      	ldrb	r2, [r2, #0]
 8002cdc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ce2:	1c5a      	adds	r2, r3, #1
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002cec:	b29b      	uxth	r3, r3
 8002cee:	3b01      	subs	r3, #1
 8002cf0:	b29a      	uxth	r2, r3
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002cf6:	e057      	b.n	8002da8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	689b      	ldr	r3, [r3, #8]
 8002cfe:	f003 0302 	and.w	r3, r3, #2
 8002d02:	2b02      	cmp	r3, #2
 8002d04:	d11c      	bne.n	8002d40 <HAL_SPI_TransmitReceive+0x26c>
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d0a:	b29b      	uxth	r3, r3
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d017      	beq.n	8002d40 <HAL_SPI_TransmitReceive+0x26c>
 8002d10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d12:	2b01      	cmp	r3, #1
 8002d14:	d114      	bne.n	8002d40 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	330c      	adds	r3, #12
 8002d20:	7812      	ldrb	r2, [r2, #0]
 8002d22:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d28:	1c5a      	adds	r2, r3, #1
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d32:	b29b      	uxth	r3, r3
 8002d34:	3b01      	subs	r3, #1
 8002d36:	b29a      	uxth	r2, r3
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	689b      	ldr	r3, [r3, #8]
 8002d46:	f003 0301 	and.w	r3, r3, #1
 8002d4a:	2b01      	cmp	r3, #1
 8002d4c:	d119      	bne.n	8002d82 <HAL_SPI_TransmitReceive+0x2ae>
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d52:	b29b      	uxth	r3, r3
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d014      	beq.n	8002d82 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	68da      	ldr	r2, [r3, #12]
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d62:	b2d2      	uxtb	r2, r2
 8002d64:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d6a:	1c5a      	adds	r2, r3, #1
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d74:	b29b      	uxth	r3, r3
 8002d76:	3b01      	subs	r3, #1
 8002d78:	b29a      	uxth	r2, r3
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002d7e:	2301      	movs	r3, #1
 8002d80:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002d82:	f7fe fc1b 	bl	80015bc <HAL_GetTick>
 8002d86:	4602      	mov	r2, r0
 8002d88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d8a:	1ad3      	subs	r3, r2, r3
 8002d8c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002d8e:	429a      	cmp	r2, r3
 8002d90:	d803      	bhi.n	8002d9a <HAL_SPI_TransmitReceive+0x2c6>
 8002d92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d98:	d102      	bne.n	8002da0 <HAL_SPI_TransmitReceive+0x2cc>
 8002d9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d103      	bne.n	8002da8 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8002da0:	2303      	movs	r3, #3
 8002da2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8002da6:	e029      	b.n	8002dfc <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002dac:	b29b      	uxth	r3, r3
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d1a2      	bne.n	8002cf8 <HAL_SPI_TransmitReceive+0x224>
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002db6:	b29b      	uxth	r3, r3
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d19d      	bne.n	8002cf8 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002dbc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002dbe:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002dc0:	68f8      	ldr	r0, [r7, #12]
 8002dc2:	f000 f917 	bl	8002ff4 <SPI_EndRxTxTransaction>
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d006      	beq.n	8002dda <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8002dcc:	2301      	movs	r3, #1
 8002dce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	2220      	movs	r2, #32
 8002dd6:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8002dd8:	e010      	b.n	8002dfc <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	689b      	ldr	r3, [r3, #8]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d10b      	bne.n	8002dfa <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002de2:	2300      	movs	r3, #0
 8002de4:	617b      	str	r3, [r7, #20]
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	68db      	ldr	r3, [r3, #12]
 8002dec:	617b      	str	r3, [r7, #20]
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	689b      	ldr	r3, [r3, #8]
 8002df4:	617b      	str	r3, [r7, #20]
 8002df6:	697b      	ldr	r3, [r7, #20]
 8002df8:	e000      	b.n	8002dfc <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8002dfa:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	2201      	movs	r2, #1
 8002e00:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	2200      	movs	r2, #0
 8002e08:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002e0c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8002e10:	4618      	mov	r0, r3
 8002e12:	3730      	adds	r7, #48	; 0x30
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bd80      	pop	{r7, pc}

08002e18 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b088      	sub	sp, #32
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	60f8      	str	r0, [r7, #12]
 8002e20:	60b9      	str	r1, [r7, #8]
 8002e22:	603b      	str	r3, [r7, #0]
 8002e24:	4613      	mov	r3, r2
 8002e26:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002e28:	f7fe fbc8 	bl	80015bc <HAL_GetTick>
 8002e2c:	4602      	mov	r2, r0
 8002e2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e30:	1a9b      	subs	r3, r3, r2
 8002e32:	683a      	ldr	r2, [r7, #0]
 8002e34:	4413      	add	r3, r2
 8002e36:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002e38:	f7fe fbc0 	bl	80015bc <HAL_GetTick>
 8002e3c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002e3e:	4b39      	ldr	r3, [pc, #228]	; (8002f24 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	015b      	lsls	r3, r3, #5
 8002e44:	0d1b      	lsrs	r3, r3, #20
 8002e46:	69fa      	ldr	r2, [r7, #28]
 8002e48:	fb02 f303 	mul.w	r3, r2, r3
 8002e4c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002e4e:	e054      	b.n	8002efa <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002e50:	683b      	ldr	r3, [r7, #0]
 8002e52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e56:	d050      	beq.n	8002efa <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002e58:	f7fe fbb0 	bl	80015bc <HAL_GetTick>
 8002e5c:	4602      	mov	r2, r0
 8002e5e:	69bb      	ldr	r3, [r7, #24]
 8002e60:	1ad3      	subs	r3, r2, r3
 8002e62:	69fa      	ldr	r2, [r7, #28]
 8002e64:	429a      	cmp	r2, r3
 8002e66:	d902      	bls.n	8002e6e <SPI_WaitFlagStateUntilTimeout+0x56>
 8002e68:	69fb      	ldr	r3, [r7, #28]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d13d      	bne.n	8002eea <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	685a      	ldr	r2, [r3, #4]
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002e7c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002e86:	d111      	bne.n	8002eac <SPI_WaitFlagStateUntilTimeout+0x94>
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	689b      	ldr	r3, [r3, #8]
 8002e8c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002e90:	d004      	beq.n	8002e9c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	689b      	ldr	r3, [r3, #8]
 8002e96:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e9a:	d107      	bne.n	8002eac <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	681a      	ldr	r2, [r3, #0]
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002eaa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002eb0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002eb4:	d10f      	bne.n	8002ed6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	681a      	ldr	r2, [r3, #0]
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002ec4:	601a      	str	r2, [r3, #0]
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	681a      	ldr	r2, [r3, #0]
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002ed4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	2201      	movs	r2, #1
 8002eda:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8002ee6:	2303      	movs	r3, #3
 8002ee8:	e017      	b.n	8002f1a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002eea:	697b      	ldr	r3, [r7, #20]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d101      	bne.n	8002ef4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002ef4:	697b      	ldr	r3, [r7, #20]
 8002ef6:	3b01      	subs	r3, #1
 8002ef8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	689a      	ldr	r2, [r3, #8]
 8002f00:	68bb      	ldr	r3, [r7, #8]
 8002f02:	4013      	ands	r3, r2
 8002f04:	68ba      	ldr	r2, [r7, #8]
 8002f06:	429a      	cmp	r2, r3
 8002f08:	bf0c      	ite	eq
 8002f0a:	2301      	moveq	r3, #1
 8002f0c:	2300      	movne	r3, #0
 8002f0e:	b2db      	uxtb	r3, r3
 8002f10:	461a      	mov	r2, r3
 8002f12:	79fb      	ldrb	r3, [r7, #7]
 8002f14:	429a      	cmp	r2, r3
 8002f16:	d19b      	bne.n	8002e50 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002f18:	2300      	movs	r3, #0
}
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	3720      	adds	r7, #32
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	bd80      	pop	{r7, pc}
 8002f22:	bf00      	nop
 8002f24:	20000000 	.word	0x20000000

08002f28 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b086      	sub	sp, #24
 8002f2c:	af02      	add	r7, sp, #8
 8002f2e:	60f8      	str	r0, [r7, #12]
 8002f30:	60b9      	str	r1, [r7, #8]
 8002f32:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002f3c:	d111      	bne.n	8002f62 <SPI_EndRxTransaction+0x3a>
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	689b      	ldr	r3, [r3, #8]
 8002f42:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002f46:	d004      	beq.n	8002f52 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	689b      	ldr	r3, [r3, #8]
 8002f4c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f50:	d107      	bne.n	8002f62 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	681a      	ldr	r2, [r3, #0]
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002f60:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002f6a:	d12a      	bne.n	8002fc2 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	689b      	ldr	r3, [r3, #8]
 8002f70:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f74:	d012      	beq.n	8002f9c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	9300      	str	r3, [sp, #0]
 8002f7a:	68bb      	ldr	r3, [r7, #8]
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	2180      	movs	r1, #128	; 0x80
 8002f80:	68f8      	ldr	r0, [r7, #12]
 8002f82:	f7ff ff49 	bl	8002e18 <SPI_WaitFlagStateUntilTimeout>
 8002f86:	4603      	mov	r3, r0
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d02d      	beq.n	8002fe8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f90:	f043 0220 	orr.w	r2, r3, #32
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8002f98:	2303      	movs	r3, #3
 8002f9a:	e026      	b.n	8002fea <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	9300      	str	r3, [sp, #0]
 8002fa0:	68bb      	ldr	r3, [r7, #8]
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	2101      	movs	r1, #1
 8002fa6:	68f8      	ldr	r0, [r7, #12]
 8002fa8:	f7ff ff36 	bl	8002e18 <SPI_WaitFlagStateUntilTimeout>
 8002fac:	4603      	mov	r3, r0
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d01a      	beq.n	8002fe8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fb6:	f043 0220 	orr.w	r2, r3, #32
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8002fbe:	2303      	movs	r3, #3
 8002fc0:	e013      	b.n	8002fea <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	9300      	str	r3, [sp, #0]
 8002fc6:	68bb      	ldr	r3, [r7, #8]
 8002fc8:	2200      	movs	r2, #0
 8002fca:	2101      	movs	r1, #1
 8002fcc:	68f8      	ldr	r0, [r7, #12]
 8002fce:	f7ff ff23 	bl	8002e18 <SPI_WaitFlagStateUntilTimeout>
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d007      	beq.n	8002fe8 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fdc:	f043 0220 	orr.w	r2, r3, #32
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8002fe4:	2303      	movs	r3, #3
 8002fe6:	e000      	b.n	8002fea <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8002fe8:	2300      	movs	r3, #0
}
 8002fea:	4618      	mov	r0, r3
 8002fec:	3710      	adds	r7, #16
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}
	...

08002ff4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b088      	sub	sp, #32
 8002ff8:	af02      	add	r7, sp, #8
 8002ffa:	60f8      	str	r0, [r7, #12]
 8002ffc:	60b9      	str	r1, [r7, #8]
 8002ffe:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003000:	4b1b      	ldr	r3, [pc, #108]	; (8003070 <SPI_EndRxTxTransaction+0x7c>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4a1b      	ldr	r2, [pc, #108]	; (8003074 <SPI_EndRxTxTransaction+0x80>)
 8003006:	fba2 2303 	umull	r2, r3, r2, r3
 800300a:	0d5b      	lsrs	r3, r3, #21
 800300c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003010:	fb02 f303 	mul.w	r3, r2, r3
 8003014:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	685b      	ldr	r3, [r3, #4]
 800301a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800301e:	d112      	bne.n	8003046 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	9300      	str	r3, [sp, #0]
 8003024:	68bb      	ldr	r3, [r7, #8]
 8003026:	2200      	movs	r2, #0
 8003028:	2180      	movs	r1, #128	; 0x80
 800302a:	68f8      	ldr	r0, [r7, #12]
 800302c:	f7ff fef4 	bl	8002e18 <SPI_WaitFlagStateUntilTimeout>
 8003030:	4603      	mov	r3, r0
 8003032:	2b00      	cmp	r3, #0
 8003034:	d016      	beq.n	8003064 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800303a:	f043 0220 	orr.w	r2, r3, #32
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003042:	2303      	movs	r3, #3
 8003044:	e00f      	b.n	8003066 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003046:	697b      	ldr	r3, [r7, #20]
 8003048:	2b00      	cmp	r3, #0
 800304a:	d00a      	beq.n	8003062 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800304c:	697b      	ldr	r3, [r7, #20]
 800304e:	3b01      	subs	r3, #1
 8003050:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	689b      	ldr	r3, [r3, #8]
 8003058:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800305c:	2b80      	cmp	r3, #128	; 0x80
 800305e:	d0f2      	beq.n	8003046 <SPI_EndRxTxTransaction+0x52>
 8003060:	e000      	b.n	8003064 <SPI_EndRxTxTransaction+0x70>
        break;
 8003062:	bf00      	nop
  }

  return HAL_OK;
 8003064:	2300      	movs	r3, #0
}
 8003066:	4618      	mov	r0, r3
 8003068:	3718      	adds	r7, #24
 800306a:	46bd      	mov	sp, r7
 800306c:	bd80      	pop	{r7, pc}
 800306e:	bf00      	nop
 8003070:	20000000 	.word	0x20000000
 8003074:	165e9f81 	.word	0x165e9f81

08003078 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b082      	sub	sp, #8
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2b00      	cmp	r3, #0
 8003084:	d101      	bne.n	800308a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003086:	2301      	movs	r3, #1
 8003088:	e041      	b.n	800310e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003090:	b2db      	uxtb	r3, r3
 8003092:	2b00      	cmp	r3, #0
 8003094:	d106      	bne.n	80030a4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	2200      	movs	r2, #0
 800309a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800309e:	6878      	ldr	r0, [r7, #4]
 80030a0:	f7fe f9a4 	bl	80013ec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2202      	movs	r2, #2
 80030a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681a      	ldr	r2, [r3, #0]
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	3304      	adds	r3, #4
 80030b4:	4619      	mov	r1, r3
 80030b6:	4610      	mov	r0, r2
 80030b8:	f000 f82e 	bl	8003118 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2201      	movs	r2, #1
 80030c0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2201      	movs	r2, #1
 80030c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2201      	movs	r2, #1
 80030d0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2201      	movs	r2, #1
 80030d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2201      	movs	r2, #1
 80030e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2201      	movs	r2, #1
 80030e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2201      	movs	r2, #1
 80030f0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2201      	movs	r2, #1
 80030f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2201      	movs	r2, #1
 8003100:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2201      	movs	r2, #1
 8003108:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800310c:	2300      	movs	r3, #0
}
 800310e:	4618      	mov	r0, r3
 8003110:	3708      	adds	r7, #8
 8003112:	46bd      	mov	sp, r7
 8003114:	bd80      	pop	{r7, pc}
	...

08003118 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003118:	b480      	push	{r7}
 800311a:	b085      	sub	sp, #20
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
 8003120:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	4a40      	ldr	r2, [pc, #256]	; (800322c <TIM_Base_SetConfig+0x114>)
 800312c:	4293      	cmp	r3, r2
 800312e:	d013      	beq.n	8003158 <TIM_Base_SetConfig+0x40>
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003136:	d00f      	beq.n	8003158 <TIM_Base_SetConfig+0x40>
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	4a3d      	ldr	r2, [pc, #244]	; (8003230 <TIM_Base_SetConfig+0x118>)
 800313c:	4293      	cmp	r3, r2
 800313e:	d00b      	beq.n	8003158 <TIM_Base_SetConfig+0x40>
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	4a3c      	ldr	r2, [pc, #240]	; (8003234 <TIM_Base_SetConfig+0x11c>)
 8003144:	4293      	cmp	r3, r2
 8003146:	d007      	beq.n	8003158 <TIM_Base_SetConfig+0x40>
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	4a3b      	ldr	r2, [pc, #236]	; (8003238 <TIM_Base_SetConfig+0x120>)
 800314c:	4293      	cmp	r3, r2
 800314e:	d003      	beq.n	8003158 <TIM_Base_SetConfig+0x40>
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	4a3a      	ldr	r2, [pc, #232]	; (800323c <TIM_Base_SetConfig+0x124>)
 8003154:	4293      	cmp	r3, r2
 8003156:	d108      	bne.n	800316a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800315e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	685b      	ldr	r3, [r3, #4]
 8003164:	68fa      	ldr	r2, [r7, #12]
 8003166:	4313      	orrs	r3, r2
 8003168:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	4a2f      	ldr	r2, [pc, #188]	; (800322c <TIM_Base_SetConfig+0x114>)
 800316e:	4293      	cmp	r3, r2
 8003170:	d02b      	beq.n	80031ca <TIM_Base_SetConfig+0xb2>
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003178:	d027      	beq.n	80031ca <TIM_Base_SetConfig+0xb2>
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	4a2c      	ldr	r2, [pc, #176]	; (8003230 <TIM_Base_SetConfig+0x118>)
 800317e:	4293      	cmp	r3, r2
 8003180:	d023      	beq.n	80031ca <TIM_Base_SetConfig+0xb2>
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	4a2b      	ldr	r2, [pc, #172]	; (8003234 <TIM_Base_SetConfig+0x11c>)
 8003186:	4293      	cmp	r3, r2
 8003188:	d01f      	beq.n	80031ca <TIM_Base_SetConfig+0xb2>
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	4a2a      	ldr	r2, [pc, #168]	; (8003238 <TIM_Base_SetConfig+0x120>)
 800318e:	4293      	cmp	r3, r2
 8003190:	d01b      	beq.n	80031ca <TIM_Base_SetConfig+0xb2>
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	4a29      	ldr	r2, [pc, #164]	; (800323c <TIM_Base_SetConfig+0x124>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d017      	beq.n	80031ca <TIM_Base_SetConfig+0xb2>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	4a28      	ldr	r2, [pc, #160]	; (8003240 <TIM_Base_SetConfig+0x128>)
 800319e:	4293      	cmp	r3, r2
 80031a0:	d013      	beq.n	80031ca <TIM_Base_SetConfig+0xb2>
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	4a27      	ldr	r2, [pc, #156]	; (8003244 <TIM_Base_SetConfig+0x12c>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d00f      	beq.n	80031ca <TIM_Base_SetConfig+0xb2>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	4a26      	ldr	r2, [pc, #152]	; (8003248 <TIM_Base_SetConfig+0x130>)
 80031ae:	4293      	cmp	r3, r2
 80031b0:	d00b      	beq.n	80031ca <TIM_Base_SetConfig+0xb2>
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	4a25      	ldr	r2, [pc, #148]	; (800324c <TIM_Base_SetConfig+0x134>)
 80031b6:	4293      	cmp	r3, r2
 80031b8:	d007      	beq.n	80031ca <TIM_Base_SetConfig+0xb2>
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	4a24      	ldr	r2, [pc, #144]	; (8003250 <TIM_Base_SetConfig+0x138>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d003      	beq.n	80031ca <TIM_Base_SetConfig+0xb2>
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	4a23      	ldr	r2, [pc, #140]	; (8003254 <TIM_Base_SetConfig+0x13c>)
 80031c6:	4293      	cmp	r3, r2
 80031c8:	d108      	bne.n	80031dc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80031d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	68db      	ldr	r3, [r3, #12]
 80031d6:	68fa      	ldr	r2, [r7, #12]
 80031d8:	4313      	orrs	r3, r2
 80031da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	695b      	ldr	r3, [r3, #20]
 80031e6:	4313      	orrs	r3, r2
 80031e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	68fa      	ldr	r2, [r7, #12]
 80031ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	689a      	ldr	r2, [r3, #8]
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	681a      	ldr	r2, [r3, #0]
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	4a0a      	ldr	r2, [pc, #40]	; (800322c <TIM_Base_SetConfig+0x114>)
 8003204:	4293      	cmp	r3, r2
 8003206:	d003      	beq.n	8003210 <TIM_Base_SetConfig+0xf8>
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	4a0c      	ldr	r2, [pc, #48]	; (800323c <TIM_Base_SetConfig+0x124>)
 800320c:	4293      	cmp	r3, r2
 800320e:	d103      	bne.n	8003218 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	691a      	ldr	r2, [r3, #16]
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2201      	movs	r2, #1
 800321c:	615a      	str	r2, [r3, #20]
}
 800321e:	bf00      	nop
 8003220:	3714      	adds	r7, #20
 8003222:	46bd      	mov	sp, r7
 8003224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003228:	4770      	bx	lr
 800322a:	bf00      	nop
 800322c:	40010000 	.word	0x40010000
 8003230:	40000400 	.word	0x40000400
 8003234:	40000800 	.word	0x40000800
 8003238:	40000c00 	.word	0x40000c00
 800323c:	40010400 	.word	0x40010400
 8003240:	40014000 	.word	0x40014000
 8003244:	40014400 	.word	0x40014400
 8003248:	40014800 	.word	0x40014800
 800324c:	40001800 	.word	0x40001800
 8003250:	40001c00 	.word	0x40001c00
 8003254:	40002000 	.word	0x40002000

08003258 <__NVIC_SetPriority>:
{
 8003258:	b480      	push	{r7}
 800325a:	b083      	sub	sp, #12
 800325c:	af00      	add	r7, sp, #0
 800325e:	4603      	mov	r3, r0
 8003260:	6039      	str	r1, [r7, #0]
 8003262:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003264:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003268:	2b00      	cmp	r3, #0
 800326a:	db0a      	blt.n	8003282 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	b2da      	uxtb	r2, r3
 8003270:	490c      	ldr	r1, [pc, #48]	; (80032a4 <__NVIC_SetPriority+0x4c>)
 8003272:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003276:	0112      	lsls	r2, r2, #4
 8003278:	b2d2      	uxtb	r2, r2
 800327a:	440b      	add	r3, r1
 800327c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003280:	e00a      	b.n	8003298 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	b2da      	uxtb	r2, r3
 8003286:	4908      	ldr	r1, [pc, #32]	; (80032a8 <__NVIC_SetPriority+0x50>)
 8003288:	79fb      	ldrb	r3, [r7, #7]
 800328a:	f003 030f 	and.w	r3, r3, #15
 800328e:	3b04      	subs	r3, #4
 8003290:	0112      	lsls	r2, r2, #4
 8003292:	b2d2      	uxtb	r2, r2
 8003294:	440b      	add	r3, r1
 8003296:	761a      	strb	r2, [r3, #24]
}
 8003298:	bf00      	nop
 800329a:	370c      	adds	r7, #12
 800329c:	46bd      	mov	sp, r7
 800329e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a2:	4770      	bx	lr
 80032a4:	e000e100 	.word	0xe000e100
 80032a8:	e000ed00 	.word	0xe000ed00

080032ac <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80032ac:	b580      	push	{r7, lr}
 80032ae:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80032b0:	2100      	movs	r1, #0
 80032b2:	f06f 0004 	mvn.w	r0, #4
 80032b6:	f7ff ffcf 	bl	8003258 <__NVIC_SetPriority>
#endif
}
 80032ba:	bf00      	nop
 80032bc:	bd80      	pop	{r7, pc}
	...

080032c0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80032c0:	b480      	push	{r7}
 80032c2:	b083      	sub	sp, #12
 80032c4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80032c6:	f3ef 8305 	mrs	r3, IPSR
 80032ca:	603b      	str	r3, [r7, #0]
  return(result);
 80032cc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d003      	beq.n	80032da <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80032d2:	f06f 0305 	mvn.w	r3, #5
 80032d6:	607b      	str	r3, [r7, #4]
 80032d8:	e00c      	b.n	80032f4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80032da:	4b0a      	ldr	r3, [pc, #40]	; (8003304 <osKernelInitialize+0x44>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d105      	bne.n	80032ee <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80032e2:	4b08      	ldr	r3, [pc, #32]	; (8003304 <osKernelInitialize+0x44>)
 80032e4:	2201      	movs	r2, #1
 80032e6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80032e8:	2300      	movs	r3, #0
 80032ea:	607b      	str	r3, [r7, #4]
 80032ec:	e002      	b.n	80032f4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80032ee:	f04f 33ff 	mov.w	r3, #4294967295
 80032f2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80032f4:	687b      	ldr	r3, [r7, #4]
}
 80032f6:	4618      	mov	r0, r3
 80032f8:	370c      	adds	r7, #12
 80032fa:	46bd      	mov	sp, r7
 80032fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003300:	4770      	bx	lr
 8003302:	bf00      	nop
 8003304:	20000148 	.word	0x20000148

08003308 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003308:	b580      	push	{r7, lr}
 800330a:	b082      	sub	sp, #8
 800330c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800330e:	f3ef 8305 	mrs	r3, IPSR
 8003312:	603b      	str	r3, [r7, #0]
  return(result);
 8003314:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003316:	2b00      	cmp	r3, #0
 8003318:	d003      	beq.n	8003322 <osKernelStart+0x1a>
    stat = osErrorISR;
 800331a:	f06f 0305 	mvn.w	r3, #5
 800331e:	607b      	str	r3, [r7, #4]
 8003320:	e010      	b.n	8003344 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8003322:	4b0b      	ldr	r3, [pc, #44]	; (8003350 <osKernelStart+0x48>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	2b01      	cmp	r3, #1
 8003328:	d109      	bne.n	800333e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800332a:	f7ff ffbf 	bl	80032ac <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800332e:	4b08      	ldr	r3, [pc, #32]	; (8003350 <osKernelStart+0x48>)
 8003330:	2202      	movs	r2, #2
 8003332:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8003334:	f002 fa8c 	bl	8005850 <vTaskStartScheduler>
      stat = osOK;
 8003338:	2300      	movs	r3, #0
 800333a:	607b      	str	r3, [r7, #4]
 800333c:	e002      	b.n	8003344 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800333e:	f04f 33ff 	mov.w	r3, #4294967295
 8003342:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003344:	687b      	ldr	r3, [r7, #4]
}
 8003346:	4618      	mov	r0, r3
 8003348:	3708      	adds	r7, #8
 800334a:	46bd      	mov	sp, r7
 800334c:	bd80      	pop	{r7, pc}
 800334e:	bf00      	nop
 8003350:	20000148 	.word	0x20000148

08003354 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003354:	b580      	push	{r7, lr}
 8003356:	b08e      	sub	sp, #56	; 0x38
 8003358:	af04      	add	r7, sp, #16
 800335a:	60f8      	str	r0, [r7, #12]
 800335c:	60b9      	str	r1, [r7, #8]
 800335e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003360:	2300      	movs	r3, #0
 8003362:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003364:	f3ef 8305 	mrs	r3, IPSR
 8003368:	617b      	str	r3, [r7, #20]
  return(result);
 800336a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800336c:	2b00      	cmp	r3, #0
 800336e:	d17e      	bne.n	800346e <osThreadNew+0x11a>
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	2b00      	cmp	r3, #0
 8003374:	d07b      	beq.n	800346e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8003376:	2380      	movs	r3, #128	; 0x80
 8003378:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800337a:	2318      	movs	r3, #24
 800337c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800337e:	2300      	movs	r3, #0
 8003380:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8003382:	f04f 33ff 	mov.w	r3, #4294967295
 8003386:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d045      	beq.n	800341a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d002      	beq.n	800339c <osThreadNew+0x48>
        name = attr->name;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	699b      	ldr	r3, [r3, #24]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d002      	beq.n	80033aa <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	699b      	ldr	r3, [r3, #24]
 80033a8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80033aa:	69fb      	ldr	r3, [r7, #28]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d008      	beq.n	80033c2 <osThreadNew+0x6e>
 80033b0:	69fb      	ldr	r3, [r7, #28]
 80033b2:	2b38      	cmp	r3, #56	; 0x38
 80033b4:	d805      	bhi.n	80033c2 <osThreadNew+0x6e>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	685b      	ldr	r3, [r3, #4]
 80033ba:	f003 0301 	and.w	r3, r3, #1
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d001      	beq.n	80033c6 <osThreadNew+0x72>
        return (NULL);
 80033c2:	2300      	movs	r3, #0
 80033c4:	e054      	b.n	8003470 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	695b      	ldr	r3, [r3, #20]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d003      	beq.n	80033d6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	695b      	ldr	r3, [r3, #20]
 80033d2:	089b      	lsrs	r3, r3, #2
 80033d4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	689b      	ldr	r3, [r3, #8]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d00e      	beq.n	80033fc <osThreadNew+0xa8>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	68db      	ldr	r3, [r3, #12]
 80033e2:	2ba7      	cmp	r3, #167	; 0xa7
 80033e4:	d90a      	bls.n	80033fc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d006      	beq.n	80033fc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	695b      	ldr	r3, [r3, #20]
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d002      	beq.n	80033fc <osThreadNew+0xa8>
        mem = 1;
 80033f6:	2301      	movs	r3, #1
 80033f8:	61bb      	str	r3, [r7, #24]
 80033fa:	e010      	b.n	800341e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	689b      	ldr	r3, [r3, #8]
 8003400:	2b00      	cmp	r3, #0
 8003402:	d10c      	bne.n	800341e <osThreadNew+0xca>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	68db      	ldr	r3, [r3, #12]
 8003408:	2b00      	cmp	r3, #0
 800340a:	d108      	bne.n	800341e <osThreadNew+0xca>
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	691b      	ldr	r3, [r3, #16]
 8003410:	2b00      	cmp	r3, #0
 8003412:	d104      	bne.n	800341e <osThreadNew+0xca>
          mem = 0;
 8003414:	2300      	movs	r3, #0
 8003416:	61bb      	str	r3, [r7, #24]
 8003418:	e001      	b.n	800341e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800341a:	2300      	movs	r3, #0
 800341c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800341e:	69bb      	ldr	r3, [r7, #24]
 8003420:	2b01      	cmp	r3, #1
 8003422:	d110      	bne.n	8003446 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8003428:	687a      	ldr	r2, [r7, #4]
 800342a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800342c:	9202      	str	r2, [sp, #8]
 800342e:	9301      	str	r3, [sp, #4]
 8003430:	69fb      	ldr	r3, [r7, #28]
 8003432:	9300      	str	r3, [sp, #0]
 8003434:	68bb      	ldr	r3, [r7, #8]
 8003436:	6a3a      	ldr	r2, [r7, #32]
 8003438:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800343a:	68f8      	ldr	r0, [r7, #12]
 800343c:	f001 fffa 	bl	8005434 <xTaskCreateStatic>
 8003440:	4603      	mov	r3, r0
 8003442:	613b      	str	r3, [r7, #16]
 8003444:	e013      	b.n	800346e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8003446:	69bb      	ldr	r3, [r7, #24]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d110      	bne.n	800346e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800344c:	6a3b      	ldr	r3, [r7, #32]
 800344e:	b29a      	uxth	r2, r3
 8003450:	f107 0310 	add.w	r3, r7, #16
 8003454:	9301      	str	r3, [sp, #4]
 8003456:	69fb      	ldr	r3, [r7, #28]
 8003458:	9300      	str	r3, [sp, #0]
 800345a:	68bb      	ldr	r3, [r7, #8]
 800345c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800345e:	68f8      	ldr	r0, [r7, #12]
 8003460:	f002 f845 	bl	80054ee <xTaskCreate>
 8003464:	4603      	mov	r3, r0
 8003466:	2b01      	cmp	r3, #1
 8003468:	d001      	beq.n	800346e <osThreadNew+0x11a>
            hTask = NULL;
 800346a:	2300      	movs	r3, #0
 800346c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800346e:	693b      	ldr	r3, [r7, #16]
}
 8003470:	4618      	mov	r0, r3
 8003472:	3728      	adds	r7, #40	; 0x28
 8003474:	46bd      	mov	sp, r7
 8003476:	bd80      	pop	{r7, pc}

08003478 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8003478:	b580      	push	{r7, lr}
 800347a:	b084      	sub	sp, #16
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003480:	f3ef 8305 	mrs	r3, IPSR
 8003484:	60bb      	str	r3, [r7, #8]
  return(result);
 8003486:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003488:	2b00      	cmp	r3, #0
 800348a:	d003      	beq.n	8003494 <osDelay+0x1c>
    stat = osErrorISR;
 800348c:	f06f 0305 	mvn.w	r3, #5
 8003490:	60fb      	str	r3, [r7, #12]
 8003492:	e007      	b.n	80034a4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8003494:	2300      	movs	r3, #0
 8003496:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d002      	beq.n	80034a4 <osDelay+0x2c>
      vTaskDelay(ticks);
 800349e:	6878      	ldr	r0, [r7, #4]
 80034a0:	f002 f99e 	bl	80057e0 <vTaskDelay>
    }
  }

  return (stat);
 80034a4:	68fb      	ldr	r3, [r7, #12]
}
 80034a6:	4618      	mov	r0, r3
 80034a8:	3710      	adds	r7, #16
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd80      	pop	{r7, pc}

080034ae <TimerCallback>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_TIMER == 1)

static void TimerCallback (TimerHandle_t hTimer) {
 80034ae:	b580      	push	{r7, lr}
 80034b0:	b084      	sub	sp, #16
 80034b2:	af00      	add	r7, sp, #0
 80034b4:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 80034b6:	6878      	ldr	r0, [r7, #4]
 80034b8:	f003 fd3e 	bl	8006f38 <pvTimerGetTimerID>
 80034bc:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d005      	beq.n	80034d0 <TimerCallback+0x22>
    callb->func (callb->arg);
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	68fa      	ldr	r2, [r7, #12]
 80034ca:	6852      	ldr	r2, [r2, #4]
 80034cc:	4610      	mov	r0, r2
 80034ce:	4798      	blx	r3
  }
}
 80034d0:	bf00      	nop
 80034d2:	3710      	adds	r7, #16
 80034d4:	46bd      	mov	sp, r7
 80034d6:	bd80      	pop	{r7, pc}

080034d8 <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 80034d8:	b580      	push	{r7, lr}
 80034da:	b08c      	sub	sp, #48	; 0x30
 80034dc:	af02      	add	r7, sp, #8
 80034de:	60f8      	str	r0, [r7, #12]
 80034e0:	607a      	str	r2, [r7, #4]
 80034e2:	603b      	str	r3, [r7, #0]
 80034e4:	460b      	mov	r3, r1
 80034e6:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 80034e8:	2300      	movs	r3, #0
 80034ea:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80034ec:	f3ef 8305 	mrs	r3, IPSR
 80034f0:	613b      	str	r3, [r7, #16]
  return(result);
 80034f2:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (func != NULL)) {
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d163      	bne.n	80035c0 <osTimerNew+0xe8>
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d060      	beq.n	80035c0 <osTimerNew+0xe8>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 80034fe:	2008      	movs	r0, #8
 8003500:	f003 ffaa 	bl	8007458 <pvPortMalloc>
 8003504:	6178      	str	r0, [r7, #20]

    if (callb != NULL) {
 8003506:	697b      	ldr	r3, [r7, #20]
 8003508:	2b00      	cmp	r3, #0
 800350a:	d059      	beq.n	80035c0 <osTimerNew+0xe8>
      callb->func = func;
 800350c:	697b      	ldr	r3, [r7, #20]
 800350e:	68fa      	ldr	r2, [r7, #12]
 8003510:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 8003512:	697b      	ldr	r3, [r7, #20]
 8003514:	687a      	ldr	r2, [r7, #4]
 8003516:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 8003518:	7afb      	ldrb	r3, [r7, #11]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d102      	bne.n	8003524 <osTimerNew+0x4c>
        reload = pdFALSE;
 800351e:	2300      	movs	r3, #0
 8003520:	61fb      	str	r3, [r7, #28]
 8003522:	e001      	b.n	8003528 <osTimerNew+0x50>
      } else {
        reload = pdTRUE;
 8003524:	2301      	movs	r3, #1
 8003526:	61fb      	str	r3, [r7, #28]
      }

      mem  = -1;
 8003528:	f04f 33ff 	mov.w	r3, #4294967295
 800352c:	61bb      	str	r3, [r7, #24]
      name = NULL;
 800352e:	2300      	movs	r3, #0
 8003530:	627b      	str	r3, [r7, #36]	; 0x24

      if (attr != NULL) {
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d01c      	beq.n	8003572 <osTimerNew+0x9a>
        if (attr->name != NULL) {
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	2b00      	cmp	r3, #0
 800353e:	d002      	beq.n	8003546 <osTimerNew+0x6e>
          name = attr->name;
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	627b      	str	r3, [r7, #36]	; 0x24
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	689b      	ldr	r3, [r3, #8]
 800354a:	2b00      	cmp	r3, #0
 800354c:	d006      	beq.n	800355c <osTimerNew+0x84>
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	68db      	ldr	r3, [r3, #12]
 8003552:	2b2b      	cmp	r3, #43	; 0x2b
 8003554:	d902      	bls.n	800355c <osTimerNew+0x84>
          mem = 1;
 8003556:	2301      	movs	r3, #1
 8003558:	61bb      	str	r3, [r7, #24]
 800355a:	e00c      	b.n	8003576 <osTimerNew+0x9e>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	689b      	ldr	r3, [r3, #8]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d108      	bne.n	8003576 <osTimerNew+0x9e>
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	68db      	ldr	r3, [r3, #12]
 8003568:	2b00      	cmp	r3, #0
 800356a:	d104      	bne.n	8003576 <osTimerNew+0x9e>
            mem = 0;
 800356c:	2300      	movs	r3, #0
 800356e:	61bb      	str	r3, [r7, #24]
 8003570:	e001      	b.n	8003576 <osTimerNew+0x9e>
          }
        }
      }
      else {
        mem = 0;
 8003572:	2300      	movs	r3, #0
 8003574:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 8003576:	69bb      	ldr	r3, [r7, #24]
 8003578:	2b01      	cmp	r3, #1
 800357a:	d10c      	bne.n	8003596 <osTimerNew+0xbe>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	689b      	ldr	r3, [r3, #8]
 8003580:	9301      	str	r3, [sp, #4]
 8003582:	4b12      	ldr	r3, [pc, #72]	; (80035cc <osTimerNew+0xf4>)
 8003584:	9300      	str	r3, [sp, #0]
 8003586:	697b      	ldr	r3, [r7, #20]
 8003588:	69fa      	ldr	r2, [r7, #28]
 800358a:	2101      	movs	r1, #1
 800358c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800358e:	f003 f954 	bl	800683a <xTimerCreateStatic>
 8003592:	6238      	str	r0, [r7, #32]
 8003594:	e00b      	b.n	80035ae <osTimerNew+0xd6>
        #endif
      }
      else {
        if (mem == 0) {
 8003596:	69bb      	ldr	r3, [r7, #24]
 8003598:	2b00      	cmp	r3, #0
 800359a:	d108      	bne.n	80035ae <osTimerNew+0xd6>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 800359c:	4b0b      	ldr	r3, [pc, #44]	; (80035cc <osTimerNew+0xf4>)
 800359e:	9300      	str	r3, [sp, #0]
 80035a0:	697b      	ldr	r3, [r7, #20]
 80035a2:	69fa      	ldr	r2, [r7, #28]
 80035a4:	2101      	movs	r1, #1
 80035a6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80035a8:	f003 f926 	bl	80067f8 <xTimerCreate>
 80035ac:	6238      	str	r0, [r7, #32]
          #endif
        }
      }

      if ((hTimer == NULL) && (callb != NULL)) {
 80035ae:	6a3b      	ldr	r3, [r7, #32]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d105      	bne.n	80035c0 <osTimerNew+0xe8>
 80035b4:	697b      	ldr	r3, [r7, #20]
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d002      	beq.n	80035c0 <osTimerNew+0xe8>
        vPortFree (callb);
 80035ba:	6978      	ldr	r0, [r7, #20]
 80035bc:	f004 f818 	bl	80075f0 <vPortFree>
      }
    }
  }

  return ((osTimerId_t)hTimer);
 80035c0:	6a3b      	ldr	r3, [r7, #32]
}
 80035c2:	4618      	mov	r0, r3
 80035c4:	3728      	adds	r7, #40	; 0x28
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bd80      	pop	{r7, pc}
 80035ca:	bf00      	nop
 80035cc:	080034af 	.word	0x080034af

080035d0 <osTimerStart>:
  }

  return (p);
}

osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b088      	sub	sp, #32
 80035d4:	af02      	add	r7, sp, #8
 80035d6:	6078      	str	r0, [r7, #4]
 80035d8:	6039      	str	r1, [r7, #0]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80035de:	f3ef 8305 	mrs	r3, IPSR
 80035e2:	60fb      	str	r3, [r7, #12]
  return(result);
 80035e4:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d003      	beq.n	80035f2 <osTimerStart+0x22>
    stat = osErrorISR;
 80035ea:	f06f 0305 	mvn.w	r3, #5
 80035ee:	617b      	str	r3, [r7, #20]
 80035f0:	e017      	b.n	8003622 <osTimerStart+0x52>
  }
  else if (hTimer == NULL) {
 80035f2:	693b      	ldr	r3, [r7, #16]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d103      	bne.n	8003600 <osTimerStart+0x30>
    stat = osErrorParameter;
 80035f8:	f06f 0303 	mvn.w	r3, #3
 80035fc:	617b      	str	r3, [r7, #20]
 80035fe:	e010      	b.n	8003622 <osTimerStart+0x52>
  }
  else {
    if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
 8003600:	2300      	movs	r3, #0
 8003602:	9300      	str	r3, [sp, #0]
 8003604:	2300      	movs	r3, #0
 8003606:	683a      	ldr	r2, [r7, #0]
 8003608:	2104      	movs	r1, #4
 800360a:	6938      	ldr	r0, [r7, #16]
 800360c:	f003 f98e 	bl	800692c <xTimerGenericCommand>
 8003610:	4603      	mov	r3, r0
 8003612:	2b01      	cmp	r3, #1
 8003614:	d102      	bne.n	800361c <osTimerStart+0x4c>
      stat = osOK;
 8003616:	2300      	movs	r3, #0
 8003618:	617b      	str	r3, [r7, #20]
 800361a:	e002      	b.n	8003622 <osTimerStart+0x52>
    } else {
      stat = osErrorResource;
 800361c:	f06f 0302 	mvn.w	r3, #2
 8003620:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8003622:	697b      	ldr	r3, [r7, #20]
}
 8003624:	4618      	mov	r0, r3
 8003626:	3718      	adds	r7, #24
 8003628:	46bd      	mov	sp, r7
 800362a:	bd80      	pop	{r7, pc}

0800362c <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 800362c:	b580      	push	{r7, lr}
 800362e:	b086      	sub	sp, #24
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 8003634:	2300      	movs	r3, #0
 8003636:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003638:	f3ef 8305 	mrs	r3, IPSR
 800363c:	60fb      	str	r3, [r7, #12]
  return(result);
 800363e:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 8003640:	2b00      	cmp	r3, #0
 8003642:	d12d      	bne.n	80036a0 <osEventFlagsNew+0x74>
    mem = -1;
 8003644:	f04f 33ff 	mov.w	r3, #4294967295
 8003648:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2b00      	cmp	r3, #0
 800364e:	d015      	beq.n	800367c <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	689b      	ldr	r3, [r3, #8]
 8003654:	2b00      	cmp	r3, #0
 8003656:	d006      	beq.n	8003666 <osEventFlagsNew+0x3a>
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	68db      	ldr	r3, [r3, #12]
 800365c:	2b1f      	cmp	r3, #31
 800365e:	d902      	bls.n	8003666 <osEventFlagsNew+0x3a>
        mem = 1;
 8003660:	2301      	movs	r3, #1
 8003662:	613b      	str	r3, [r7, #16]
 8003664:	e00c      	b.n	8003680 <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	689b      	ldr	r3, [r3, #8]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d108      	bne.n	8003680 <osEventFlagsNew+0x54>
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	68db      	ldr	r3, [r3, #12]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d104      	bne.n	8003680 <osEventFlagsNew+0x54>
          mem = 0;
 8003676:	2300      	movs	r3, #0
 8003678:	613b      	str	r3, [r7, #16]
 800367a:	e001      	b.n	8003680 <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 800367c:	2300      	movs	r3, #0
 800367e:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 8003680:	693b      	ldr	r3, [r7, #16]
 8003682:	2b01      	cmp	r3, #1
 8003684:	d106      	bne.n	8003694 <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	689b      	ldr	r3, [r3, #8]
 800368a:	4618      	mov	r0, r3
 800368c:	f000 fb3e 	bl	8003d0c <xEventGroupCreateStatic>
 8003690:	6178      	str	r0, [r7, #20]
 8003692:	e005      	b.n	80036a0 <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 8003694:	693b      	ldr	r3, [r7, #16]
 8003696:	2b00      	cmp	r3, #0
 8003698:	d102      	bne.n	80036a0 <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 800369a:	f000 fb6e 	bl	8003d7a <xEventGroupCreate>
 800369e:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 80036a0:	697b      	ldr	r3, [r7, #20]
}
 80036a2:	4618      	mov	r0, r3
 80036a4:	3718      	adds	r7, #24
 80036a6:	46bd      	mov	sp, r7
 80036a8:	bd80      	pop	{r7, pc}
	...

080036ac <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b086      	sub	sp, #24
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
 80036b4:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 80036ba:	693b      	ldr	r3, [r7, #16]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d004      	beq.n	80036ca <osEventFlagsSet+0x1e>
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d003      	beq.n	80036d2 <osEventFlagsSet+0x26>
    rflags = (uint32_t)osErrorParameter;
 80036ca:	f06f 0303 	mvn.w	r3, #3
 80036ce:	617b      	str	r3, [r7, #20]
 80036d0:	e028      	b.n	8003724 <osEventFlagsSet+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80036d2:	f3ef 8305 	mrs	r3, IPSR
 80036d6:	60fb      	str	r3, [r7, #12]
  return(result);
 80036d8:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d01d      	beq.n	800371a <osEventFlagsSet+0x6e>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 80036de:	2300      	movs	r3, #0
 80036e0:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 80036e2:	f107 0308 	add.w	r3, r7, #8
 80036e6:	461a      	mov	r2, r3
 80036e8:	6839      	ldr	r1, [r7, #0]
 80036ea:	6938      	ldr	r0, [r7, #16]
 80036ec:	f000 fce8 	bl	80040c0 <xEventGroupSetBitsFromISR>
 80036f0:	4603      	mov	r3, r0
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d103      	bne.n	80036fe <osEventFlagsSet+0x52>
      rflags = (uint32_t)osErrorResource;
 80036f6:	f06f 0302 	mvn.w	r3, #2
 80036fa:	617b      	str	r3, [r7, #20]
 80036fc:	e012      	b.n	8003724 <osEventFlagsSet+0x78>
    } else {
      rflags = flags;
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 8003702:	68bb      	ldr	r3, [r7, #8]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d00d      	beq.n	8003724 <osEventFlagsSet+0x78>
 8003708:	4b09      	ldr	r3, [pc, #36]	; (8003730 <osEventFlagsSet+0x84>)
 800370a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800370e:	601a      	str	r2, [r3, #0]
 8003710:	f3bf 8f4f 	dsb	sy
 8003714:	f3bf 8f6f 	isb	sy
 8003718:	e004      	b.n	8003724 <osEventFlagsSet+0x78>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 800371a:	6839      	ldr	r1, [r7, #0]
 800371c:	6938      	ldr	r0, [r7, #16]
 800371e:	f000 fc15 	bl	8003f4c <xEventGroupSetBits>
 8003722:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8003724:	697b      	ldr	r3, [r7, #20]
}
 8003726:	4618      	mov	r0, r3
 8003728:	3718      	adds	r7, #24
 800372a:	46bd      	mov	sp, r7
 800372c:	bd80      	pop	{r7, pc}
 800372e:	bf00      	nop
 8003730:	e000ed04 	.word	0xe000ed04

08003734 <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 8003734:	b580      	push	{r7, lr}
 8003736:	b08c      	sub	sp, #48	; 0x30
 8003738:	af02      	add	r7, sp, #8
 800373a:	60f8      	str	r0, [r7, #12]
 800373c:	60b9      	str	r1, [r7, #8]
 800373e:	607a      	str	r2, [r7, #4]
 8003740:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8003746:	69bb      	ldr	r3, [r7, #24]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d004      	beq.n	8003756 <osEventFlagsWait+0x22>
 800374c:	68bb      	ldr	r3, [r7, #8]
 800374e:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8003752:	2b00      	cmp	r3, #0
 8003754:	d003      	beq.n	800375e <osEventFlagsWait+0x2a>
    rflags = (uint32_t)osErrorParameter;
 8003756:	f06f 0303 	mvn.w	r3, #3
 800375a:	61fb      	str	r3, [r7, #28]
 800375c:	e04b      	b.n	80037f6 <osEventFlagsWait+0xc2>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800375e:	f3ef 8305 	mrs	r3, IPSR
 8003762:	617b      	str	r3, [r7, #20]
  return(result);
 8003764:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8003766:	2b00      	cmp	r3, #0
 8003768:	d003      	beq.n	8003772 <osEventFlagsWait+0x3e>
    rflags = (uint32_t)osErrorISR;
 800376a:	f06f 0305 	mvn.w	r3, #5
 800376e:	61fb      	str	r3, [r7, #28]
 8003770:	e041      	b.n	80037f6 <osEventFlagsWait+0xc2>
  }
  else {
    if (options & osFlagsWaitAll) {
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	f003 0301 	and.w	r3, r3, #1
 8003778:	2b00      	cmp	r3, #0
 800377a:	d002      	beq.n	8003782 <osEventFlagsWait+0x4e>
      wait_all = pdTRUE;
 800377c:	2301      	movs	r3, #1
 800377e:	627b      	str	r3, [r7, #36]	; 0x24
 8003780:	e001      	b.n	8003786 <osEventFlagsWait+0x52>
    } else {
      wait_all = pdFAIL;
 8003782:	2300      	movs	r3, #0
 8003784:	627b      	str	r3, [r7, #36]	; 0x24
    }

    if (options & osFlagsNoClear) {
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	f003 0302 	and.w	r3, r3, #2
 800378c:	2b00      	cmp	r3, #0
 800378e:	d002      	beq.n	8003796 <osEventFlagsWait+0x62>
      exit_clr = pdFAIL;
 8003790:	2300      	movs	r3, #0
 8003792:	623b      	str	r3, [r7, #32]
 8003794:	e001      	b.n	800379a <osEventFlagsWait+0x66>
    } else {
      exit_clr = pdTRUE;
 8003796:	2301      	movs	r3, #1
 8003798:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	9300      	str	r3, [sp, #0]
 800379e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037a0:	6a3a      	ldr	r2, [r7, #32]
 80037a2:	68b9      	ldr	r1, [r7, #8]
 80037a4:	69b8      	ldr	r0, [r7, #24]
 80037a6:	f000 fb03 	bl	8003db0 <xEventGroupWaitBits>
 80037aa:	61f8      	str	r0, [r7, #28]

    if (options & osFlagsWaitAll) {
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	f003 0301 	and.w	r3, r3, #1
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d010      	beq.n	80037d8 <osEventFlagsWait+0xa4>
      if ((flags & rflags) != flags) {
 80037b6:	68ba      	ldr	r2, [r7, #8]
 80037b8:	69fb      	ldr	r3, [r7, #28]
 80037ba:	4013      	ands	r3, r2
 80037bc:	68ba      	ldr	r2, [r7, #8]
 80037be:	429a      	cmp	r2, r3
 80037c0:	d019      	beq.n	80037f6 <osEventFlagsWait+0xc2>
        if (timeout > 0U) {
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d003      	beq.n	80037d0 <osEventFlagsWait+0x9c>
          rflags = (uint32_t)osErrorTimeout;
 80037c8:	f06f 0301 	mvn.w	r3, #1
 80037cc:	61fb      	str	r3, [r7, #28]
 80037ce:	e012      	b.n	80037f6 <osEventFlagsWait+0xc2>
        } else {
          rflags = (uint32_t)osErrorResource;
 80037d0:	f06f 0302 	mvn.w	r3, #2
 80037d4:	61fb      	str	r3, [r7, #28]
 80037d6:	e00e      	b.n	80037f6 <osEventFlagsWait+0xc2>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 80037d8:	68ba      	ldr	r2, [r7, #8]
 80037da:	69fb      	ldr	r3, [r7, #28]
 80037dc:	4013      	ands	r3, r2
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d109      	bne.n	80037f6 <osEventFlagsWait+0xc2>
        if (timeout > 0U) {
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d003      	beq.n	80037f0 <osEventFlagsWait+0xbc>
          rflags = (uint32_t)osErrorTimeout;
 80037e8:	f06f 0301 	mvn.w	r3, #1
 80037ec:	61fb      	str	r3, [r7, #28]
 80037ee:	e002      	b.n	80037f6 <osEventFlagsWait+0xc2>
        } else {
          rflags = (uint32_t)osErrorResource;
 80037f0:	f06f 0302 	mvn.w	r3, #2
 80037f4:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 80037f6:	69fb      	ldr	r3, [r7, #28]
}
 80037f8:	4618      	mov	r0, r3
 80037fa:	3728      	adds	r7, #40	; 0x28
 80037fc:	46bd      	mov	sp, r7
 80037fe:	bd80      	pop	{r7, pc}

08003800 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8003800:	b580      	push	{r7, lr}
 8003802:	b08a      	sub	sp, #40	; 0x28
 8003804:	af02      	add	r7, sp, #8
 8003806:	60f8      	str	r0, [r7, #12]
 8003808:	60b9      	str	r1, [r7, #8]
 800380a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800380c:	2300      	movs	r3, #0
 800380e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003810:	f3ef 8305 	mrs	r3, IPSR
 8003814:	613b      	str	r3, [r7, #16]
  return(result);
 8003816:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8003818:	2b00      	cmp	r3, #0
 800381a:	d175      	bne.n	8003908 <osSemaphoreNew+0x108>
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d072      	beq.n	8003908 <osSemaphoreNew+0x108>
 8003822:	68ba      	ldr	r2, [r7, #8]
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	429a      	cmp	r2, r3
 8003828:	d86e      	bhi.n	8003908 <osSemaphoreNew+0x108>
    mem = -1;
 800382a:	f04f 33ff 	mov.w	r3, #4294967295
 800382e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d015      	beq.n	8003862 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	689b      	ldr	r3, [r3, #8]
 800383a:	2b00      	cmp	r3, #0
 800383c:	d006      	beq.n	800384c <osSemaphoreNew+0x4c>
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	68db      	ldr	r3, [r3, #12]
 8003842:	2b4f      	cmp	r3, #79	; 0x4f
 8003844:	d902      	bls.n	800384c <osSemaphoreNew+0x4c>
        mem = 1;
 8003846:	2301      	movs	r3, #1
 8003848:	61bb      	str	r3, [r7, #24]
 800384a:	e00c      	b.n	8003866 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	689b      	ldr	r3, [r3, #8]
 8003850:	2b00      	cmp	r3, #0
 8003852:	d108      	bne.n	8003866 <osSemaphoreNew+0x66>
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	68db      	ldr	r3, [r3, #12]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d104      	bne.n	8003866 <osSemaphoreNew+0x66>
          mem = 0;
 800385c:	2300      	movs	r3, #0
 800385e:	61bb      	str	r3, [r7, #24]
 8003860:	e001      	b.n	8003866 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8003862:	2300      	movs	r3, #0
 8003864:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8003866:	69bb      	ldr	r3, [r7, #24]
 8003868:	f1b3 3fff 	cmp.w	r3, #4294967295
 800386c:	d04c      	beq.n	8003908 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	2b01      	cmp	r3, #1
 8003872:	d128      	bne.n	80038c6 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8003874:	69bb      	ldr	r3, [r7, #24]
 8003876:	2b01      	cmp	r3, #1
 8003878:	d10a      	bne.n	8003890 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	689b      	ldr	r3, [r3, #8]
 800387e:	2203      	movs	r2, #3
 8003880:	9200      	str	r2, [sp, #0]
 8003882:	2200      	movs	r2, #0
 8003884:	2100      	movs	r1, #0
 8003886:	2001      	movs	r0, #1
 8003888:	f000 fd4a 	bl	8004320 <xQueueGenericCreateStatic>
 800388c:	61f8      	str	r0, [r7, #28]
 800388e:	e005      	b.n	800389c <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8003890:	2203      	movs	r2, #3
 8003892:	2100      	movs	r1, #0
 8003894:	2001      	movs	r0, #1
 8003896:	f000 fdbb 	bl	8004410 <xQueueGenericCreate>
 800389a:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800389c:	69fb      	ldr	r3, [r7, #28]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d022      	beq.n	80038e8 <osSemaphoreNew+0xe8>
 80038a2:	68bb      	ldr	r3, [r7, #8]
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d01f      	beq.n	80038e8 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80038a8:	2300      	movs	r3, #0
 80038aa:	2200      	movs	r2, #0
 80038ac:	2100      	movs	r1, #0
 80038ae:	69f8      	ldr	r0, [r7, #28]
 80038b0:	f000 fe7c 	bl	80045ac <xQueueGenericSend>
 80038b4:	4603      	mov	r3, r0
 80038b6:	2b01      	cmp	r3, #1
 80038b8:	d016      	beq.n	80038e8 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 80038ba:	69f8      	ldr	r0, [r7, #28]
 80038bc:	f001 fbd6 	bl	800506c <vQueueDelete>
            hSemaphore = NULL;
 80038c0:	2300      	movs	r3, #0
 80038c2:	61fb      	str	r3, [r7, #28]
 80038c4:	e010      	b.n	80038e8 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 80038c6:	69bb      	ldr	r3, [r7, #24]
 80038c8:	2b01      	cmp	r3, #1
 80038ca:	d108      	bne.n	80038de <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	689b      	ldr	r3, [r3, #8]
 80038d0:	461a      	mov	r2, r3
 80038d2:	68b9      	ldr	r1, [r7, #8]
 80038d4:	68f8      	ldr	r0, [r7, #12]
 80038d6:	f000 fdfe 	bl	80044d6 <xQueueCreateCountingSemaphoreStatic>
 80038da:	61f8      	str	r0, [r7, #28]
 80038dc:	e004      	b.n	80038e8 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80038de:	68b9      	ldr	r1, [r7, #8]
 80038e0:	68f8      	ldr	r0, [r7, #12]
 80038e2:	f000 fe2f 	bl	8004544 <xQueueCreateCountingSemaphore>
 80038e6:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 80038e8:	69fb      	ldr	r3, [r7, #28]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d00c      	beq.n	8003908 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d003      	beq.n	80038fc <osSemaphoreNew+0xfc>
          name = attr->name;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	617b      	str	r3, [r7, #20]
 80038fa:	e001      	b.n	8003900 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 80038fc:	2300      	movs	r3, #0
 80038fe:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8003900:	6979      	ldr	r1, [r7, #20]
 8003902:	69f8      	ldr	r0, [r7, #28]
 8003904:	f001 fd06 	bl	8005314 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8003908:	69fb      	ldr	r3, [r7, #28]
}
 800390a:	4618      	mov	r0, r3
 800390c:	3720      	adds	r7, #32
 800390e:	46bd      	mov	sp, r7
 8003910:	bd80      	pop	{r7, pc}
	...

08003914 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8003914:	b580      	push	{r7, lr}
 8003916:	b086      	sub	sp, #24
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
 800391c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8003922:	2300      	movs	r3, #0
 8003924:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8003926:	693b      	ldr	r3, [r7, #16]
 8003928:	2b00      	cmp	r3, #0
 800392a:	d103      	bne.n	8003934 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800392c:	f06f 0303 	mvn.w	r3, #3
 8003930:	617b      	str	r3, [r7, #20]
 8003932:	e039      	b.n	80039a8 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003934:	f3ef 8305 	mrs	r3, IPSR
 8003938:	60fb      	str	r3, [r7, #12]
  return(result);
 800393a:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800393c:	2b00      	cmp	r3, #0
 800393e:	d022      	beq.n	8003986 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d003      	beq.n	800394e <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8003946:	f06f 0303 	mvn.w	r3, #3
 800394a:	617b      	str	r3, [r7, #20]
 800394c:	e02c      	b.n	80039a8 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800394e:	2300      	movs	r3, #0
 8003950:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8003952:	f107 0308 	add.w	r3, r7, #8
 8003956:	461a      	mov	r2, r3
 8003958:	2100      	movs	r1, #0
 800395a:	6938      	ldr	r0, [r7, #16]
 800395c:	f001 fae8 	bl	8004f30 <xQueueReceiveFromISR>
 8003960:	4603      	mov	r3, r0
 8003962:	2b01      	cmp	r3, #1
 8003964:	d003      	beq.n	800396e <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8003966:	f06f 0302 	mvn.w	r3, #2
 800396a:	617b      	str	r3, [r7, #20]
 800396c:	e01c      	b.n	80039a8 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800396e:	68bb      	ldr	r3, [r7, #8]
 8003970:	2b00      	cmp	r3, #0
 8003972:	d019      	beq.n	80039a8 <osSemaphoreAcquire+0x94>
 8003974:	4b0f      	ldr	r3, [pc, #60]	; (80039b4 <osSemaphoreAcquire+0xa0>)
 8003976:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800397a:	601a      	str	r2, [r3, #0]
 800397c:	f3bf 8f4f 	dsb	sy
 8003980:	f3bf 8f6f 	isb	sy
 8003984:	e010      	b.n	80039a8 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8003986:	6839      	ldr	r1, [r7, #0]
 8003988:	6938      	ldr	r0, [r7, #16]
 800398a:	f001 f995 	bl	8004cb8 <xQueueSemaphoreTake>
 800398e:	4603      	mov	r3, r0
 8003990:	2b01      	cmp	r3, #1
 8003992:	d009      	beq.n	80039a8 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d003      	beq.n	80039a2 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800399a:	f06f 0301 	mvn.w	r3, #1
 800399e:	617b      	str	r3, [r7, #20]
 80039a0:	e002      	b.n	80039a8 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 80039a2:	f06f 0302 	mvn.w	r3, #2
 80039a6:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80039a8:	697b      	ldr	r3, [r7, #20]
}
 80039aa:	4618      	mov	r0, r3
 80039ac:	3718      	adds	r7, #24
 80039ae:	46bd      	mov	sp, r7
 80039b0:	bd80      	pop	{r7, pc}
 80039b2:	bf00      	nop
 80039b4:	e000ed04 	.word	0xe000ed04

080039b8 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b086      	sub	sp, #24
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80039c4:	2300      	movs	r3, #0
 80039c6:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80039c8:	693b      	ldr	r3, [r7, #16]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d103      	bne.n	80039d6 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 80039ce:	f06f 0303 	mvn.w	r3, #3
 80039d2:	617b      	str	r3, [r7, #20]
 80039d4:	e02c      	b.n	8003a30 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80039d6:	f3ef 8305 	mrs	r3, IPSR
 80039da:	60fb      	str	r3, [r7, #12]
  return(result);
 80039dc:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d01a      	beq.n	8003a18 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 80039e2:	2300      	movs	r3, #0
 80039e4:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80039e6:	f107 0308 	add.w	r3, r7, #8
 80039ea:	4619      	mov	r1, r3
 80039ec:	6938      	ldr	r0, [r7, #16]
 80039ee:	f000 ffb2 	bl	8004956 <xQueueGiveFromISR>
 80039f2:	4603      	mov	r3, r0
 80039f4:	2b01      	cmp	r3, #1
 80039f6:	d003      	beq.n	8003a00 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 80039f8:	f06f 0302 	mvn.w	r3, #2
 80039fc:	617b      	str	r3, [r7, #20]
 80039fe:	e017      	b.n	8003a30 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8003a00:	68bb      	ldr	r3, [r7, #8]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d014      	beq.n	8003a30 <osSemaphoreRelease+0x78>
 8003a06:	4b0d      	ldr	r3, [pc, #52]	; (8003a3c <osSemaphoreRelease+0x84>)
 8003a08:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003a0c:	601a      	str	r2, [r3, #0]
 8003a0e:	f3bf 8f4f 	dsb	sy
 8003a12:	f3bf 8f6f 	isb	sy
 8003a16:	e00b      	b.n	8003a30 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8003a18:	2300      	movs	r3, #0
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	2100      	movs	r1, #0
 8003a1e:	6938      	ldr	r0, [r7, #16]
 8003a20:	f000 fdc4 	bl	80045ac <xQueueGenericSend>
 8003a24:	4603      	mov	r3, r0
 8003a26:	2b01      	cmp	r3, #1
 8003a28:	d002      	beq.n	8003a30 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8003a2a:	f06f 0302 	mvn.w	r3, #2
 8003a2e:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8003a30:	697b      	ldr	r3, [r7, #20]
}
 8003a32:	4618      	mov	r0, r3
 8003a34:	3718      	adds	r7, #24
 8003a36:	46bd      	mov	sp, r7
 8003a38:	bd80      	pop	{r7, pc}
 8003a3a:	bf00      	nop
 8003a3c:	e000ed04 	.word	0xe000ed04

08003a40 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8003a40:	b580      	push	{r7, lr}
 8003a42:	b08a      	sub	sp, #40	; 0x28
 8003a44:	af02      	add	r7, sp, #8
 8003a46:	60f8      	str	r0, [r7, #12]
 8003a48:	60b9      	str	r1, [r7, #8]
 8003a4a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003a50:	f3ef 8305 	mrs	r3, IPSR
 8003a54:	613b      	str	r3, [r7, #16]
  return(result);
 8003a56:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d15f      	bne.n	8003b1c <osMessageQueueNew+0xdc>
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d05c      	beq.n	8003b1c <osMessageQueueNew+0xdc>
 8003a62:	68bb      	ldr	r3, [r7, #8]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d059      	beq.n	8003b1c <osMessageQueueNew+0xdc>
    mem = -1;
 8003a68:	f04f 33ff 	mov.w	r3, #4294967295
 8003a6c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d029      	beq.n	8003ac8 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	689b      	ldr	r3, [r3, #8]
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d012      	beq.n	8003aa2 <osMessageQueueNew+0x62>
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	68db      	ldr	r3, [r3, #12]
 8003a80:	2b4f      	cmp	r3, #79	; 0x4f
 8003a82:	d90e      	bls.n	8003aa2 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d00a      	beq.n	8003aa2 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	695a      	ldr	r2, [r3, #20]
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	68b9      	ldr	r1, [r7, #8]
 8003a94:	fb01 f303 	mul.w	r3, r1, r3
 8003a98:	429a      	cmp	r2, r3
 8003a9a:	d302      	bcc.n	8003aa2 <osMessageQueueNew+0x62>
        mem = 1;
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	61bb      	str	r3, [r7, #24]
 8003aa0:	e014      	b.n	8003acc <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	689b      	ldr	r3, [r3, #8]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d110      	bne.n	8003acc <osMessageQueueNew+0x8c>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	68db      	ldr	r3, [r3, #12]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d10c      	bne.n	8003acc <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d108      	bne.n	8003acc <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	695b      	ldr	r3, [r3, #20]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d104      	bne.n	8003acc <osMessageQueueNew+0x8c>
          mem = 0;
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	61bb      	str	r3, [r7, #24]
 8003ac6:	e001      	b.n	8003acc <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8003ac8:	2300      	movs	r3, #0
 8003aca:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8003acc:	69bb      	ldr	r3, [r7, #24]
 8003ace:	2b01      	cmp	r3, #1
 8003ad0:	d10b      	bne.n	8003aea <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	691a      	ldr	r2, [r3, #16]
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	689b      	ldr	r3, [r3, #8]
 8003ada:	2100      	movs	r1, #0
 8003adc:	9100      	str	r1, [sp, #0]
 8003ade:	68b9      	ldr	r1, [r7, #8]
 8003ae0:	68f8      	ldr	r0, [r7, #12]
 8003ae2:	f000 fc1d 	bl	8004320 <xQueueGenericCreateStatic>
 8003ae6:	61f8      	str	r0, [r7, #28]
 8003ae8:	e008      	b.n	8003afc <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8003aea:	69bb      	ldr	r3, [r7, #24]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d105      	bne.n	8003afc <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8003af0:	2200      	movs	r2, #0
 8003af2:	68b9      	ldr	r1, [r7, #8]
 8003af4:	68f8      	ldr	r0, [r7, #12]
 8003af6:	f000 fc8b 	bl	8004410 <xQueueGenericCreate>
 8003afa:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8003afc:	69fb      	ldr	r3, [r7, #28]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d00c      	beq.n	8003b1c <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d003      	beq.n	8003b10 <osMessageQueueNew+0xd0>
        name = attr->name;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	617b      	str	r3, [r7, #20]
 8003b0e:	e001      	b.n	8003b14 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8003b10:	2300      	movs	r3, #0
 8003b12:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8003b14:	6979      	ldr	r1, [r7, #20]
 8003b16:	69f8      	ldr	r0, [r7, #28]
 8003b18:	f001 fbfc 	bl	8005314 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8003b1c:	69fb      	ldr	r3, [r7, #28]
}
 8003b1e:	4618      	mov	r0, r3
 8003b20:	3720      	adds	r7, #32
 8003b22:	46bd      	mov	sp, r7
 8003b24:	bd80      	pop	{r7, pc}
	...

08003b28 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b088      	sub	sp, #32
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	60f8      	str	r0, [r7, #12]
 8003b30:	60b9      	str	r1, [r7, #8]
 8003b32:	603b      	str	r3, [r7, #0]
 8003b34:	4613      	mov	r3, r2
 8003b36:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003b40:	f3ef 8305 	mrs	r3, IPSR
 8003b44:	617b      	str	r3, [r7, #20]
  return(result);
 8003b46:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d028      	beq.n	8003b9e <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8003b4c:	69bb      	ldr	r3, [r7, #24]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d005      	beq.n	8003b5e <osMessageQueuePut+0x36>
 8003b52:	68bb      	ldr	r3, [r7, #8]
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d002      	beq.n	8003b5e <osMessageQueuePut+0x36>
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d003      	beq.n	8003b66 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8003b5e:	f06f 0303 	mvn.w	r3, #3
 8003b62:	61fb      	str	r3, [r7, #28]
 8003b64:	e038      	b.n	8003bd8 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8003b66:	2300      	movs	r3, #0
 8003b68:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8003b6a:	f107 0210 	add.w	r2, r7, #16
 8003b6e:	2300      	movs	r3, #0
 8003b70:	68b9      	ldr	r1, [r7, #8]
 8003b72:	69b8      	ldr	r0, [r7, #24]
 8003b74:	f000 fe40 	bl	80047f8 <xQueueGenericSendFromISR>
 8003b78:	4603      	mov	r3, r0
 8003b7a:	2b01      	cmp	r3, #1
 8003b7c:	d003      	beq.n	8003b86 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8003b7e:	f06f 0302 	mvn.w	r3, #2
 8003b82:	61fb      	str	r3, [r7, #28]
 8003b84:	e028      	b.n	8003bd8 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8003b86:	693b      	ldr	r3, [r7, #16]
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d025      	beq.n	8003bd8 <osMessageQueuePut+0xb0>
 8003b8c:	4b15      	ldr	r3, [pc, #84]	; (8003be4 <osMessageQueuePut+0xbc>)
 8003b8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003b92:	601a      	str	r2, [r3, #0]
 8003b94:	f3bf 8f4f 	dsb	sy
 8003b98:	f3bf 8f6f 	isb	sy
 8003b9c:	e01c      	b.n	8003bd8 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8003b9e:	69bb      	ldr	r3, [r7, #24]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d002      	beq.n	8003baa <osMessageQueuePut+0x82>
 8003ba4:	68bb      	ldr	r3, [r7, #8]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d103      	bne.n	8003bb2 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8003baa:	f06f 0303 	mvn.w	r3, #3
 8003bae:	61fb      	str	r3, [r7, #28]
 8003bb0:	e012      	b.n	8003bd8 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	683a      	ldr	r2, [r7, #0]
 8003bb6:	68b9      	ldr	r1, [r7, #8]
 8003bb8:	69b8      	ldr	r0, [r7, #24]
 8003bba:	f000 fcf7 	bl	80045ac <xQueueGenericSend>
 8003bbe:	4603      	mov	r3, r0
 8003bc0:	2b01      	cmp	r3, #1
 8003bc2:	d009      	beq.n	8003bd8 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d003      	beq.n	8003bd2 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8003bca:	f06f 0301 	mvn.w	r3, #1
 8003bce:	61fb      	str	r3, [r7, #28]
 8003bd0:	e002      	b.n	8003bd8 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8003bd2:	f06f 0302 	mvn.w	r3, #2
 8003bd6:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8003bd8:	69fb      	ldr	r3, [r7, #28]
}
 8003bda:	4618      	mov	r0, r3
 8003bdc:	3720      	adds	r7, #32
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bd80      	pop	{r7, pc}
 8003be2:	bf00      	nop
 8003be4:	e000ed04 	.word	0xe000ed04

08003be8 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b088      	sub	sp, #32
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	60f8      	str	r0, [r7, #12]
 8003bf0:	60b9      	str	r1, [r7, #8]
 8003bf2:	607a      	str	r2, [r7, #4]
 8003bf4:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003bfe:	f3ef 8305 	mrs	r3, IPSR
 8003c02:	617b      	str	r3, [r7, #20]
  return(result);
 8003c04:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d028      	beq.n	8003c5c <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8003c0a:	69bb      	ldr	r3, [r7, #24]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d005      	beq.n	8003c1c <osMessageQueueGet+0x34>
 8003c10:	68bb      	ldr	r3, [r7, #8]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d002      	beq.n	8003c1c <osMessageQueueGet+0x34>
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d003      	beq.n	8003c24 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8003c1c:	f06f 0303 	mvn.w	r3, #3
 8003c20:	61fb      	str	r3, [r7, #28]
 8003c22:	e037      	b.n	8003c94 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8003c24:	2300      	movs	r3, #0
 8003c26:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8003c28:	f107 0310 	add.w	r3, r7, #16
 8003c2c:	461a      	mov	r2, r3
 8003c2e:	68b9      	ldr	r1, [r7, #8]
 8003c30:	69b8      	ldr	r0, [r7, #24]
 8003c32:	f001 f97d 	bl	8004f30 <xQueueReceiveFromISR>
 8003c36:	4603      	mov	r3, r0
 8003c38:	2b01      	cmp	r3, #1
 8003c3a:	d003      	beq.n	8003c44 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8003c3c:	f06f 0302 	mvn.w	r3, #2
 8003c40:	61fb      	str	r3, [r7, #28]
 8003c42:	e027      	b.n	8003c94 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8003c44:	693b      	ldr	r3, [r7, #16]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d024      	beq.n	8003c94 <osMessageQueueGet+0xac>
 8003c4a:	4b15      	ldr	r3, [pc, #84]	; (8003ca0 <osMessageQueueGet+0xb8>)
 8003c4c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003c50:	601a      	str	r2, [r3, #0]
 8003c52:	f3bf 8f4f 	dsb	sy
 8003c56:	f3bf 8f6f 	isb	sy
 8003c5a:	e01b      	b.n	8003c94 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8003c5c:	69bb      	ldr	r3, [r7, #24]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d002      	beq.n	8003c68 <osMessageQueueGet+0x80>
 8003c62:	68bb      	ldr	r3, [r7, #8]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d103      	bne.n	8003c70 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8003c68:	f06f 0303 	mvn.w	r3, #3
 8003c6c:	61fb      	str	r3, [r7, #28]
 8003c6e:	e011      	b.n	8003c94 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8003c70:	683a      	ldr	r2, [r7, #0]
 8003c72:	68b9      	ldr	r1, [r7, #8]
 8003c74:	69b8      	ldr	r0, [r7, #24]
 8003c76:	f000 ff0f 	bl	8004a98 <xQueueReceive>
 8003c7a:	4603      	mov	r3, r0
 8003c7c:	2b01      	cmp	r3, #1
 8003c7e:	d009      	beq.n	8003c94 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d003      	beq.n	8003c8e <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8003c86:	f06f 0301 	mvn.w	r3, #1
 8003c8a:	61fb      	str	r3, [r7, #28]
 8003c8c:	e002      	b.n	8003c94 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8003c8e:	f06f 0302 	mvn.w	r3, #2
 8003c92:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8003c94:	69fb      	ldr	r3, [r7, #28]
}
 8003c96:	4618      	mov	r0, r3
 8003c98:	3720      	adds	r7, #32
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	bd80      	pop	{r7, pc}
 8003c9e:	bf00      	nop
 8003ca0:	e000ed04 	.word	0xe000ed04

08003ca4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003ca4:	b480      	push	{r7}
 8003ca6:	b085      	sub	sp, #20
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	60f8      	str	r0, [r7, #12]
 8003cac:	60b9      	str	r1, [r7, #8]
 8003cae:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	4a07      	ldr	r2, [pc, #28]	; (8003cd0 <vApplicationGetIdleTaskMemory+0x2c>)
 8003cb4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8003cb6:	68bb      	ldr	r3, [r7, #8]
 8003cb8:	4a06      	ldr	r2, [pc, #24]	; (8003cd4 <vApplicationGetIdleTaskMemory+0x30>)
 8003cba:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2280      	movs	r2, #128	; 0x80
 8003cc0:	601a      	str	r2, [r3, #0]
}
 8003cc2:	bf00      	nop
 8003cc4:	3714      	adds	r7, #20
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ccc:	4770      	bx	lr
 8003cce:	bf00      	nop
 8003cd0:	2000014c 	.word	0x2000014c
 8003cd4:	200001f4 	.word	0x200001f4

08003cd8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8003cd8:	b480      	push	{r7}
 8003cda:	b085      	sub	sp, #20
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	60f8      	str	r0, [r7, #12]
 8003ce0:	60b9      	str	r1, [r7, #8]
 8003ce2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	4a07      	ldr	r2, [pc, #28]	; (8003d04 <vApplicationGetTimerTaskMemory+0x2c>)
 8003ce8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8003cea:	68bb      	ldr	r3, [r7, #8]
 8003cec:	4a06      	ldr	r2, [pc, #24]	; (8003d08 <vApplicationGetTimerTaskMemory+0x30>)
 8003cee:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003cf6:	601a      	str	r2, [r3, #0]
}
 8003cf8:	bf00      	nop
 8003cfa:	3714      	adds	r7, #20
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d02:	4770      	bx	lr
 8003d04:	200003f4 	.word	0x200003f4
 8003d08:	2000049c 	.word	0x2000049c

08003d0c <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b086      	sub	sp, #24
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d10a      	bne.n	8003d30 <xEventGroupCreateStatic+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003d1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d1e:	f383 8811 	msr	BASEPRI, r3
 8003d22:	f3bf 8f6f 	isb	sy
 8003d26:	f3bf 8f4f 	dsb	sy
 8003d2a:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003d2c:	bf00      	nop
 8003d2e:	e7fe      	b.n	8003d2e <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 8003d30:	2320      	movs	r3, #32
 8003d32:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 8003d34:	68bb      	ldr	r3, [r7, #8]
 8003d36:	2b20      	cmp	r3, #32
 8003d38:	d00a      	beq.n	8003d50 <xEventGroupCreateStatic+0x44>
	__asm volatile
 8003d3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d3e:	f383 8811 	msr	BASEPRI, r3
 8003d42:	f3bf 8f6f 	isb	sy
 8003d46:	f3bf 8f4f 	dsb	sy
 8003d4a:	60fb      	str	r3, [r7, #12]
}
 8003d4c:	bf00      	nop
 8003d4e:	e7fe      	b.n	8003d4e <xEventGroupCreateStatic+0x42>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 8003d54:	697b      	ldr	r3, [r7, #20]
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d00a      	beq.n	8003d70 <xEventGroupCreateStatic+0x64>
		{
			pxEventBits->uxEventBits = 0;
 8003d5a:	697b      	ldr	r3, [r7, #20]
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8003d60:	697b      	ldr	r3, [r7, #20]
 8003d62:	3304      	adds	r3, #4
 8003d64:	4618      	mov	r0, r3
 8003d66:	f000 f9bf 	bl	80040e8 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 8003d6a:	697b      	ldr	r3, [r7, #20]
 8003d6c:	2201      	movs	r2, #1
 8003d6e:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 8003d70:	697b      	ldr	r3, [r7, #20]
	}
 8003d72:	4618      	mov	r0, r3
 8003d74:	3718      	adds	r7, #24
 8003d76:	46bd      	mov	sp, r7
 8003d78:	bd80      	pop	{r7, pc}

08003d7a <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 8003d7a:	b580      	push	{r7, lr}
 8003d7c:	b082      	sub	sp, #8
 8003d7e:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8003d80:	2020      	movs	r0, #32
 8003d82:	f003 fb69 	bl	8007458 <pvPortMalloc>
 8003d86:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d00a      	beq.n	8003da4 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2200      	movs	r2, #0
 8003d92:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	3304      	adds	r3, #4
 8003d98:	4618      	mov	r0, r3
 8003d9a:	f000 f9a5 	bl	80040e8 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	2200      	movs	r2, #0
 8003da2:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 8003da4:	687b      	ldr	r3, [r7, #4]
	}
 8003da6:	4618      	mov	r0, r3
 8003da8:	3708      	adds	r7, #8
 8003daa:	46bd      	mov	sp, r7
 8003dac:	bd80      	pop	{r7, pc}
	...

08003db0 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b090      	sub	sp, #64	; 0x40
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	60f8      	str	r0, [r7, #12]
 8003db8:	60b9      	str	r1, [r7, #8]
 8003dba:	607a      	str	r2, [r7, #4]
 8003dbc:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	637b      	str	r3, [r7, #52]	; 0x34
EventBits_t uxReturn, uxControlBits = 0;
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	63bb      	str	r3, [r7, #56]	; 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	633b      	str	r3, [r7, #48]	; 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d10a      	bne.n	8003de6 <xEventGroupWaitBits+0x36>
	__asm volatile
 8003dd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dd4:	f383 8811 	msr	BASEPRI, r3
 8003dd8:	f3bf 8f6f 	isb	sy
 8003ddc:	f3bf 8f4f 	dsb	sy
 8003de0:	623b      	str	r3, [r7, #32]
}
 8003de2:	bf00      	nop
 8003de4:	e7fe      	b.n	8003de4 <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8003de6:	68bb      	ldr	r3, [r7, #8]
 8003de8:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d00a      	beq.n	8003e06 <xEventGroupWaitBits+0x56>
	__asm volatile
 8003df0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003df4:	f383 8811 	msr	BASEPRI, r3
 8003df8:	f3bf 8f6f 	isb	sy
 8003dfc:	f3bf 8f4f 	dsb	sy
 8003e00:	61fb      	str	r3, [r7, #28]
}
 8003e02:	bf00      	nop
 8003e04:	e7fe      	b.n	8003e04 <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 8003e06:	68bb      	ldr	r3, [r7, #8]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d10a      	bne.n	8003e22 <xEventGroupWaitBits+0x72>
	__asm volatile
 8003e0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e10:	f383 8811 	msr	BASEPRI, r3
 8003e14:	f3bf 8f6f 	isb	sy
 8003e18:	f3bf 8f4f 	dsb	sy
 8003e1c:	61bb      	str	r3, [r7, #24]
}
 8003e1e:	bf00      	nop
 8003e20:	e7fe      	b.n	8003e20 <xEventGroupWaitBits+0x70>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003e22:	f002 fa91 	bl	8006348 <xTaskGetSchedulerState>
 8003e26:	4603      	mov	r3, r0
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d102      	bne.n	8003e32 <xEventGroupWaitBits+0x82>
 8003e2c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d101      	bne.n	8003e36 <xEventGroupWaitBits+0x86>
 8003e32:	2301      	movs	r3, #1
 8003e34:	e000      	b.n	8003e38 <xEventGroupWaitBits+0x88>
 8003e36:	2300      	movs	r3, #0
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d10a      	bne.n	8003e52 <xEventGroupWaitBits+0xa2>
	__asm volatile
 8003e3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e40:	f383 8811 	msr	BASEPRI, r3
 8003e44:	f3bf 8f6f 	isb	sy
 8003e48:	f3bf 8f4f 	dsb	sy
 8003e4c:	617b      	str	r3, [r7, #20]
}
 8003e4e:	bf00      	nop
 8003e50:	e7fe      	b.n	8003e50 <xEventGroupWaitBits+0xa0>
	}
	#endif

	vTaskSuspendAll();
 8003e52:	f001 fd7f 	bl	8005954 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 8003e56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 8003e5c:	683a      	ldr	r2, [r7, #0]
 8003e5e:	68b9      	ldr	r1, [r7, #8]
 8003e60:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003e62:	f000 f90b 	bl	800407c <prvTestWaitCondition>
 8003e66:	62b8      	str	r0, [r7, #40]	; 0x28

		if( xWaitConditionMet != pdFALSE )
 8003e68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d00e      	beq.n	8003e8c <xEventGroupWaitBits+0xdc>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 8003e6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e70:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTicksToWait = ( TickType_t ) 0;
 8003e72:	2300      	movs	r3, #0
 8003e74:	64bb      	str	r3, [r7, #72]	; 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d028      	beq.n	8003ece <xEventGroupWaitBits+0x11e>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8003e7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e7e:	681a      	ldr	r2, [r3, #0]
 8003e80:	68bb      	ldr	r3, [r7, #8]
 8003e82:	43db      	mvns	r3, r3
 8003e84:	401a      	ands	r2, r3
 8003e86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e88:	601a      	str	r2, [r3, #0]
 8003e8a:	e020      	b.n	8003ece <xEventGroupWaitBits+0x11e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 8003e8c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d104      	bne.n	8003e9c <xEventGroupWaitBits+0xec>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 8003e92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e94:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTimeoutOccurred = pdTRUE;
 8003e96:	2301      	movs	r3, #1
 8003e98:	633b      	str	r3, [r7, #48]	; 0x30
 8003e9a:	e018      	b.n	8003ece <xEventGroupWaitBits+0x11e>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d003      	beq.n	8003eaa <xEventGroupWaitBits+0xfa>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8003ea2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ea4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003ea8:	63bb      	str	r3, [r7, #56]	; 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d003      	beq.n	8003eb8 <xEventGroupWaitBits+0x108>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 8003eb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003eb2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003eb6:	63bb      	str	r3, [r7, #56]	; 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 8003eb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003eba:	1d18      	adds	r0, r3, #4
 8003ebc:	68ba      	ldr	r2, [r7, #8]
 8003ebe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ec0:	4313      	orrs	r3, r2
 8003ec2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003ec4:	4619      	mov	r1, r3
 8003ec6:	f001 ff71 	bl	8005dac <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 8003eca:	2300      	movs	r3, #0
 8003ecc:	63fb      	str	r3, [r7, #60]	; 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 8003ece:	f001 fd4f 	bl	8005970 <xTaskResumeAll>
 8003ed2:	6278      	str	r0, [r7, #36]	; 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 8003ed4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d031      	beq.n	8003f3e <xEventGroupWaitBits+0x18e>
	{
		if( xAlreadyYielded == pdFALSE )
 8003eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d107      	bne.n	8003ef0 <xEventGroupWaitBits+0x140>
		{
			portYIELD_WITHIN_API();
 8003ee0:	4b19      	ldr	r3, [pc, #100]	; (8003f48 <xEventGroupWaitBits+0x198>)
 8003ee2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003ee6:	601a      	str	r2, [r3, #0]
 8003ee8:	f3bf 8f4f 	dsb	sy
 8003eec:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 8003ef0:	f002 fbba 	bl	8006668 <uxTaskResetEventItemValue>
 8003ef4:	63f8      	str	r0, [r7, #60]	; 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8003ef6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ef8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d11a      	bne.n	8003f36 <xEventGroupWaitBits+0x186>
		{
			taskENTER_CRITICAL();
 8003f00:	f003 f988 	bl	8007214 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 8003f04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	63fb      	str	r3, [r7, #60]	; 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8003f0a:	683a      	ldr	r2, [r7, #0]
 8003f0c:	68b9      	ldr	r1, [r7, #8]
 8003f0e:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8003f10:	f000 f8b4 	bl	800407c <prvTestWaitCondition>
 8003f14:	4603      	mov	r3, r0
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d009      	beq.n	8003f2e <xEventGroupWaitBits+0x17e>
				{
					if( xClearOnExit != pdFALSE )
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d006      	beq.n	8003f2e <xEventGroupWaitBits+0x17e>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8003f20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f22:	681a      	ldr	r2, [r3, #0]
 8003f24:	68bb      	ldr	r3, [r7, #8]
 8003f26:	43db      	mvns	r3, r3
 8003f28:	401a      	ands	r2, r3
 8003f2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f2c:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 8003f2e:	2301      	movs	r3, #1
 8003f30:	633b      	str	r3, [r7, #48]	; 0x30
			}
			taskEXIT_CRITICAL();
 8003f32:	f003 f99f 	bl	8007274 <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8003f36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003f38:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003f3c:	63fb      	str	r3, [r7, #60]	; 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 8003f3e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8003f40:	4618      	mov	r0, r3
 8003f42:	3740      	adds	r7, #64	; 0x40
 8003f44:	46bd      	mov	sp, r7
 8003f46:	bd80      	pop	{r7, pc}
 8003f48:	e000ed04 	.word	0xe000ed04

08003f4c <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b08e      	sub	sp, #56	; 0x38
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
 8003f54:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8003f56:	2300      	movs	r3, #0
 8003f58:	633b      	str	r3, [r7, #48]	; 0x30
EventGroup_t *pxEventBits = xEventGroup;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xMatchFound = pdFALSE;
 8003f5e:	2300      	movs	r3, #0
 8003f60:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d10a      	bne.n	8003f7e <xEventGroupSetBits+0x32>
	__asm volatile
 8003f68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f6c:	f383 8811 	msr	BASEPRI, r3
 8003f70:	f3bf 8f6f 	isb	sy
 8003f74:	f3bf 8f4f 	dsb	sy
 8003f78:	613b      	str	r3, [r7, #16]
}
 8003f7a:	bf00      	nop
 8003f7c:	e7fe      	b.n	8003f7c <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d00a      	beq.n	8003f9e <xEventGroupSetBits+0x52>
	__asm volatile
 8003f88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f8c:	f383 8811 	msr	BASEPRI, r3
 8003f90:	f3bf 8f6f 	isb	sy
 8003f94:	f3bf 8f4f 	dsb	sy
 8003f98:	60fb      	str	r3, [r7, #12]
}
 8003f9a:	bf00      	nop
 8003f9c:	e7fe      	b.n	8003f9c <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 8003f9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fa0:	3304      	adds	r3, #4
 8003fa2:	627b      	str	r3, [r7, #36]	; 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003fa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fa6:	3308      	adds	r3, #8
 8003fa8:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 8003faa:	f001 fcd3 	bl	8005954 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 8003fae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fb0:	68db      	ldr	r3, [r3, #12]
 8003fb2:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 8003fb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fb6:	681a      	ldr	r2, [r3, #0]
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	431a      	orrs	r2, r3
 8003fbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fbe:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 8003fc0:	e03c      	b.n	800403c <xEventGroupSetBits+0xf0>
		{
			pxNext = listGET_NEXT( pxListItem );
 8003fc2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003fc4:	685b      	ldr	r3, [r3, #4]
 8003fc6:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 8003fc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 8003fce:	2300      	movs	r3, #0
 8003fd0:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 8003fd2:	69bb      	ldr	r3, [r7, #24]
 8003fd4:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8003fd8:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 8003fda:	69bb      	ldr	r3, [r7, #24]
 8003fdc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003fe0:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 8003fe2:	697b      	ldr	r3, [r7, #20]
 8003fe4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d108      	bne.n	8003ffe <xEventGroupSetBits+0xb2>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8003fec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fee:	681a      	ldr	r2, [r3, #0]
 8003ff0:	69bb      	ldr	r3, [r7, #24]
 8003ff2:	4013      	ands	r3, r2
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d00b      	beq.n	8004010 <xEventGroupSetBits+0xc4>
				{
					xMatchFound = pdTRUE;
 8003ff8:	2301      	movs	r3, #1
 8003ffa:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003ffc:	e008      	b.n	8004010 <xEventGroupSetBits+0xc4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 8003ffe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004000:	681a      	ldr	r2, [r3, #0]
 8004002:	69bb      	ldr	r3, [r7, #24]
 8004004:	4013      	ands	r3, r2
 8004006:	69ba      	ldr	r2, [r7, #24]
 8004008:	429a      	cmp	r2, r3
 800400a:	d101      	bne.n	8004010 <xEventGroupSetBits+0xc4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 800400c:	2301      	movs	r3, #1
 800400e:	62fb      	str	r3, [r7, #44]	; 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8004010:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004012:	2b00      	cmp	r3, #0
 8004014:	d010      	beq.n	8004038 <xEventGroupSetBits+0xec>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8004016:	697b      	ldr	r3, [r7, #20]
 8004018:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800401c:	2b00      	cmp	r3, #0
 800401e:	d003      	beq.n	8004028 <xEventGroupSetBits+0xdc>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8004020:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004022:	69bb      	ldr	r3, [r7, #24]
 8004024:	4313      	orrs	r3, r2
 8004026:	633b      	str	r3, [r7, #48]	; 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8004028:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004030:	4619      	mov	r1, r3
 8004032:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004034:	f001 ff8c 	bl	8005f50 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8004038:	69fb      	ldr	r3, [r7, #28]
 800403a:	637b      	str	r3, [r7, #52]	; 0x34
		while( pxListItem != pxListEnd )
 800403c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800403e:	6a3b      	ldr	r3, [r7, #32]
 8004040:	429a      	cmp	r2, r3
 8004042:	d1be      	bne.n	8003fc2 <xEventGroupSetBits+0x76>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8004044:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004046:	681a      	ldr	r2, [r3, #0]
 8004048:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800404a:	43db      	mvns	r3, r3
 800404c:	401a      	ands	r2, r3
 800404e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004050:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 8004052:	f001 fc8d 	bl	8005970 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8004056:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004058:	681b      	ldr	r3, [r3, #0]
}
 800405a:	4618      	mov	r0, r3
 800405c:	3738      	adds	r7, #56	; 0x38
 800405e:	46bd      	mov	sp, r7
 8004060:	bd80      	pop	{r7, pc}

08004062 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 8004062:	b580      	push	{r7, lr}
 8004064:	b082      	sub	sp, #8
 8004066:	af00      	add	r7, sp, #0
 8004068:	6078      	str	r0, [r7, #4]
 800406a:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 800406c:	6839      	ldr	r1, [r7, #0]
 800406e:	6878      	ldr	r0, [r7, #4]
 8004070:	f7ff ff6c 	bl	8003f4c <xEventGroupSetBits>
}
 8004074:	bf00      	nop
 8004076:	3708      	adds	r7, #8
 8004078:	46bd      	mov	sp, r7
 800407a:	bd80      	pop	{r7, pc}

0800407c <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 800407c:	b480      	push	{r7}
 800407e:	b087      	sub	sp, #28
 8004080:	af00      	add	r7, sp, #0
 8004082:	60f8      	str	r0, [r7, #12]
 8004084:	60b9      	str	r1, [r7, #8]
 8004086:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 8004088:	2300      	movs	r3, #0
 800408a:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d107      	bne.n	80040a2 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8004092:	68fa      	ldr	r2, [r7, #12]
 8004094:	68bb      	ldr	r3, [r7, #8]
 8004096:	4013      	ands	r3, r2
 8004098:	2b00      	cmp	r3, #0
 800409a:	d00a      	beq.n	80040b2 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 800409c:	2301      	movs	r3, #1
 800409e:	617b      	str	r3, [r7, #20]
 80040a0:	e007      	b.n	80040b2 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 80040a2:	68fa      	ldr	r2, [r7, #12]
 80040a4:	68bb      	ldr	r3, [r7, #8]
 80040a6:	4013      	ands	r3, r2
 80040a8:	68ba      	ldr	r2, [r7, #8]
 80040aa:	429a      	cmp	r2, r3
 80040ac:	d101      	bne.n	80040b2 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 80040ae:	2301      	movs	r3, #1
 80040b0:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 80040b2:	697b      	ldr	r3, [r7, #20]
}
 80040b4:	4618      	mov	r0, r3
 80040b6:	371c      	adds	r7, #28
 80040b8:	46bd      	mov	sp, r7
 80040ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040be:	4770      	bx	lr

080040c0 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b086      	sub	sp, #24
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	60f8      	str	r0, [r7, #12]
 80040c8:	60b9      	str	r1, [r7, #8]
 80040ca:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	68ba      	ldr	r2, [r7, #8]
 80040d0:	68f9      	ldr	r1, [r7, #12]
 80040d2:	4804      	ldr	r0, [pc, #16]	; (80040e4 <xEventGroupSetBitsFromISR+0x24>)
 80040d4:	f002 ff50 	bl	8006f78 <xTimerPendFunctionCallFromISR>
 80040d8:	6178      	str	r0, [r7, #20]

		return xReturn;
 80040da:	697b      	ldr	r3, [r7, #20]
	}
 80040dc:	4618      	mov	r0, r3
 80040de:	3718      	adds	r7, #24
 80040e0:	46bd      	mov	sp, r7
 80040e2:	bd80      	pop	{r7, pc}
 80040e4:	08004063 	.word	0x08004063

080040e8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80040e8:	b480      	push	{r7}
 80040ea:	b083      	sub	sp, #12
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	f103 0208 	add.w	r2, r3, #8
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	f04f 32ff 	mov.w	r2, #4294967295
 8004100:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	f103 0208 	add.w	r2, r3, #8
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	f103 0208 	add.w	r2, r3, #8
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	2200      	movs	r2, #0
 800411a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800411c:	bf00      	nop
 800411e:	370c      	adds	r7, #12
 8004120:	46bd      	mov	sp, r7
 8004122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004126:	4770      	bx	lr

08004128 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004128:	b480      	push	{r7}
 800412a:	b083      	sub	sp, #12
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2200      	movs	r2, #0
 8004134:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004136:	bf00      	nop
 8004138:	370c      	adds	r7, #12
 800413a:	46bd      	mov	sp, r7
 800413c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004140:	4770      	bx	lr

08004142 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004142:	b480      	push	{r7}
 8004144:	b085      	sub	sp, #20
 8004146:	af00      	add	r7, sp, #0
 8004148:	6078      	str	r0, [r7, #4]
 800414a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	685b      	ldr	r3, [r3, #4]
 8004150:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	68fa      	ldr	r2, [r7, #12]
 8004156:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	689a      	ldr	r2, [r3, #8]
 800415c:	683b      	ldr	r3, [r7, #0]
 800415e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	689b      	ldr	r3, [r3, #8]
 8004164:	683a      	ldr	r2, [r7, #0]
 8004166:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	683a      	ldr	r2, [r7, #0]
 800416c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	687a      	ldr	r2, [r7, #4]
 8004172:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	1c5a      	adds	r2, r3, #1
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	601a      	str	r2, [r3, #0]
}
 800417e:	bf00      	nop
 8004180:	3714      	adds	r7, #20
 8004182:	46bd      	mov	sp, r7
 8004184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004188:	4770      	bx	lr

0800418a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800418a:	b480      	push	{r7}
 800418c:	b085      	sub	sp, #20
 800418e:	af00      	add	r7, sp, #0
 8004190:	6078      	str	r0, [r7, #4]
 8004192:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800419a:	68bb      	ldr	r3, [r7, #8]
 800419c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041a0:	d103      	bne.n	80041aa <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	691b      	ldr	r3, [r3, #16]
 80041a6:	60fb      	str	r3, [r7, #12]
 80041a8:	e00c      	b.n	80041c4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	3308      	adds	r3, #8
 80041ae:	60fb      	str	r3, [r7, #12]
 80041b0:	e002      	b.n	80041b8 <vListInsert+0x2e>
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	685b      	ldr	r3, [r3, #4]
 80041b6:	60fb      	str	r3, [r7, #12]
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	685b      	ldr	r3, [r3, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	68ba      	ldr	r2, [r7, #8]
 80041c0:	429a      	cmp	r2, r3
 80041c2:	d2f6      	bcs.n	80041b2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	685a      	ldr	r2, [r3, #4]
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	685b      	ldr	r3, [r3, #4]
 80041d0:	683a      	ldr	r2, [r7, #0]
 80041d2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	68fa      	ldr	r2, [r7, #12]
 80041d8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	683a      	ldr	r2, [r7, #0]
 80041de:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	687a      	ldr	r2, [r7, #4]
 80041e4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	1c5a      	adds	r2, r3, #1
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	601a      	str	r2, [r3, #0]
}
 80041f0:	bf00      	nop
 80041f2:	3714      	adds	r7, #20
 80041f4:	46bd      	mov	sp, r7
 80041f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fa:	4770      	bx	lr

080041fc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80041fc:	b480      	push	{r7}
 80041fe:	b085      	sub	sp, #20
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	691b      	ldr	r3, [r3, #16]
 8004208:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	685b      	ldr	r3, [r3, #4]
 800420e:	687a      	ldr	r2, [r7, #4]
 8004210:	6892      	ldr	r2, [r2, #8]
 8004212:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	689b      	ldr	r3, [r3, #8]
 8004218:	687a      	ldr	r2, [r7, #4]
 800421a:	6852      	ldr	r2, [r2, #4]
 800421c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	685b      	ldr	r3, [r3, #4]
 8004222:	687a      	ldr	r2, [r7, #4]
 8004224:	429a      	cmp	r2, r3
 8004226:	d103      	bne.n	8004230 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	689a      	ldr	r2, [r3, #8]
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2200      	movs	r2, #0
 8004234:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	1e5a      	subs	r2, r3, #1
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
}
 8004244:	4618      	mov	r0, r3
 8004246:	3714      	adds	r7, #20
 8004248:	46bd      	mov	sp, r7
 800424a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424e:	4770      	bx	lr

08004250 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b084      	sub	sp, #16
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
 8004258:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	2b00      	cmp	r3, #0
 8004262:	d10a      	bne.n	800427a <xQueueGenericReset+0x2a>
	__asm volatile
 8004264:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004268:	f383 8811 	msr	BASEPRI, r3
 800426c:	f3bf 8f6f 	isb	sy
 8004270:	f3bf 8f4f 	dsb	sy
 8004274:	60bb      	str	r3, [r7, #8]
}
 8004276:	bf00      	nop
 8004278:	e7fe      	b.n	8004278 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800427a:	f002 ffcb 	bl	8007214 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681a      	ldr	r2, [r3, #0]
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004286:	68f9      	ldr	r1, [r7, #12]
 8004288:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800428a:	fb01 f303 	mul.w	r3, r1, r3
 800428e:	441a      	add	r2, r3
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	2200      	movs	r2, #0
 8004298:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681a      	ldr	r2, [r3, #0]
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681a      	ldr	r2, [r3, #0]
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042aa:	3b01      	subs	r3, #1
 80042ac:	68f9      	ldr	r1, [r7, #12]
 80042ae:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80042b0:	fb01 f303 	mul.w	r3, r1, r3
 80042b4:	441a      	add	r2, r3
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	22ff      	movs	r2, #255	; 0xff
 80042be:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	22ff      	movs	r2, #255	; 0xff
 80042c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d114      	bne.n	80042fa <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	691b      	ldr	r3, [r3, #16]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d01a      	beq.n	800430e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	3310      	adds	r3, #16
 80042dc:	4618      	mov	r0, r3
 80042de:	f001 fdcf 	bl	8005e80 <xTaskRemoveFromEventList>
 80042e2:	4603      	mov	r3, r0
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d012      	beq.n	800430e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80042e8:	4b0c      	ldr	r3, [pc, #48]	; (800431c <xQueueGenericReset+0xcc>)
 80042ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80042ee:	601a      	str	r2, [r3, #0]
 80042f0:	f3bf 8f4f 	dsb	sy
 80042f4:	f3bf 8f6f 	isb	sy
 80042f8:	e009      	b.n	800430e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	3310      	adds	r3, #16
 80042fe:	4618      	mov	r0, r3
 8004300:	f7ff fef2 	bl	80040e8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	3324      	adds	r3, #36	; 0x24
 8004308:	4618      	mov	r0, r3
 800430a:	f7ff feed 	bl	80040e8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800430e:	f002 ffb1 	bl	8007274 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004312:	2301      	movs	r3, #1
}
 8004314:	4618      	mov	r0, r3
 8004316:	3710      	adds	r7, #16
 8004318:	46bd      	mov	sp, r7
 800431a:	bd80      	pop	{r7, pc}
 800431c:	e000ed04 	.word	0xe000ed04

08004320 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004320:	b580      	push	{r7, lr}
 8004322:	b08e      	sub	sp, #56	; 0x38
 8004324:	af02      	add	r7, sp, #8
 8004326:	60f8      	str	r0, [r7, #12]
 8004328:	60b9      	str	r1, [r7, #8]
 800432a:	607a      	str	r2, [r7, #4]
 800432c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	2b00      	cmp	r3, #0
 8004332:	d10a      	bne.n	800434a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8004334:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004338:	f383 8811 	msr	BASEPRI, r3
 800433c:	f3bf 8f6f 	isb	sy
 8004340:	f3bf 8f4f 	dsb	sy
 8004344:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004346:	bf00      	nop
 8004348:	e7fe      	b.n	8004348 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d10a      	bne.n	8004366 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8004350:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004354:	f383 8811 	msr	BASEPRI, r3
 8004358:	f3bf 8f6f 	isb	sy
 800435c:	f3bf 8f4f 	dsb	sy
 8004360:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004362:	bf00      	nop
 8004364:	e7fe      	b.n	8004364 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	2b00      	cmp	r3, #0
 800436a:	d002      	beq.n	8004372 <xQueueGenericCreateStatic+0x52>
 800436c:	68bb      	ldr	r3, [r7, #8]
 800436e:	2b00      	cmp	r3, #0
 8004370:	d001      	beq.n	8004376 <xQueueGenericCreateStatic+0x56>
 8004372:	2301      	movs	r3, #1
 8004374:	e000      	b.n	8004378 <xQueueGenericCreateStatic+0x58>
 8004376:	2300      	movs	r3, #0
 8004378:	2b00      	cmp	r3, #0
 800437a:	d10a      	bne.n	8004392 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800437c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004380:	f383 8811 	msr	BASEPRI, r3
 8004384:	f3bf 8f6f 	isb	sy
 8004388:	f3bf 8f4f 	dsb	sy
 800438c:	623b      	str	r3, [r7, #32]
}
 800438e:	bf00      	nop
 8004390:	e7fe      	b.n	8004390 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d102      	bne.n	800439e <xQueueGenericCreateStatic+0x7e>
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d101      	bne.n	80043a2 <xQueueGenericCreateStatic+0x82>
 800439e:	2301      	movs	r3, #1
 80043a0:	e000      	b.n	80043a4 <xQueueGenericCreateStatic+0x84>
 80043a2:	2300      	movs	r3, #0
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d10a      	bne.n	80043be <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80043a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043ac:	f383 8811 	msr	BASEPRI, r3
 80043b0:	f3bf 8f6f 	isb	sy
 80043b4:	f3bf 8f4f 	dsb	sy
 80043b8:	61fb      	str	r3, [r7, #28]
}
 80043ba:	bf00      	nop
 80043bc:	e7fe      	b.n	80043bc <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80043be:	2350      	movs	r3, #80	; 0x50
 80043c0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80043c2:	697b      	ldr	r3, [r7, #20]
 80043c4:	2b50      	cmp	r3, #80	; 0x50
 80043c6:	d00a      	beq.n	80043de <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80043c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043cc:	f383 8811 	msr	BASEPRI, r3
 80043d0:	f3bf 8f6f 	isb	sy
 80043d4:	f3bf 8f4f 	dsb	sy
 80043d8:	61bb      	str	r3, [r7, #24]
}
 80043da:	bf00      	nop
 80043dc:	e7fe      	b.n	80043dc <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80043de:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80043e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d00d      	beq.n	8004406 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80043ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043ec:	2201      	movs	r2, #1
 80043ee:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80043f2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80043f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043f8:	9300      	str	r3, [sp, #0]
 80043fa:	4613      	mov	r3, r2
 80043fc:	687a      	ldr	r2, [r7, #4]
 80043fe:	68b9      	ldr	r1, [r7, #8]
 8004400:	68f8      	ldr	r0, [r7, #12]
 8004402:	f000 f83f 	bl	8004484 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004406:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8004408:	4618      	mov	r0, r3
 800440a:	3730      	adds	r7, #48	; 0x30
 800440c:	46bd      	mov	sp, r7
 800440e:	bd80      	pop	{r7, pc}

08004410 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004410:	b580      	push	{r7, lr}
 8004412:	b08a      	sub	sp, #40	; 0x28
 8004414:	af02      	add	r7, sp, #8
 8004416:	60f8      	str	r0, [r7, #12]
 8004418:	60b9      	str	r1, [r7, #8]
 800441a:	4613      	mov	r3, r2
 800441c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	2b00      	cmp	r3, #0
 8004422:	d10a      	bne.n	800443a <xQueueGenericCreate+0x2a>
	__asm volatile
 8004424:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004428:	f383 8811 	msr	BASEPRI, r3
 800442c:	f3bf 8f6f 	isb	sy
 8004430:	f3bf 8f4f 	dsb	sy
 8004434:	613b      	str	r3, [r7, #16]
}
 8004436:	bf00      	nop
 8004438:	e7fe      	b.n	8004438 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	68ba      	ldr	r2, [r7, #8]
 800443e:	fb02 f303 	mul.w	r3, r2, r3
 8004442:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004444:	69fb      	ldr	r3, [r7, #28]
 8004446:	3350      	adds	r3, #80	; 0x50
 8004448:	4618      	mov	r0, r3
 800444a:	f003 f805 	bl	8007458 <pvPortMalloc>
 800444e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004450:	69bb      	ldr	r3, [r7, #24]
 8004452:	2b00      	cmp	r3, #0
 8004454:	d011      	beq.n	800447a <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004456:	69bb      	ldr	r3, [r7, #24]
 8004458:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800445a:	697b      	ldr	r3, [r7, #20]
 800445c:	3350      	adds	r3, #80	; 0x50
 800445e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004460:	69bb      	ldr	r3, [r7, #24]
 8004462:	2200      	movs	r2, #0
 8004464:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004468:	79fa      	ldrb	r2, [r7, #7]
 800446a:	69bb      	ldr	r3, [r7, #24]
 800446c:	9300      	str	r3, [sp, #0]
 800446e:	4613      	mov	r3, r2
 8004470:	697a      	ldr	r2, [r7, #20]
 8004472:	68b9      	ldr	r1, [r7, #8]
 8004474:	68f8      	ldr	r0, [r7, #12]
 8004476:	f000 f805 	bl	8004484 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800447a:	69bb      	ldr	r3, [r7, #24]
	}
 800447c:	4618      	mov	r0, r3
 800447e:	3720      	adds	r7, #32
 8004480:	46bd      	mov	sp, r7
 8004482:	bd80      	pop	{r7, pc}

08004484 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004484:	b580      	push	{r7, lr}
 8004486:	b084      	sub	sp, #16
 8004488:	af00      	add	r7, sp, #0
 800448a:	60f8      	str	r0, [r7, #12]
 800448c:	60b9      	str	r1, [r7, #8]
 800448e:	607a      	str	r2, [r7, #4]
 8004490:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004492:	68bb      	ldr	r3, [r7, #8]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d103      	bne.n	80044a0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004498:	69bb      	ldr	r3, [r7, #24]
 800449a:	69ba      	ldr	r2, [r7, #24]
 800449c:	601a      	str	r2, [r3, #0]
 800449e:	e002      	b.n	80044a6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80044a0:	69bb      	ldr	r3, [r7, #24]
 80044a2:	687a      	ldr	r2, [r7, #4]
 80044a4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80044a6:	69bb      	ldr	r3, [r7, #24]
 80044a8:	68fa      	ldr	r2, [r7, #12]
 80044aa:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80044ac:	69bb      	ldr	r3, [r7, #24]
 80044ae:	68ba      	ldr	r2, [r7, #8]
 80044b0:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80044b2:	2101      	movs	r1, #1
 80044b4:	69b8      	ldr	r0, [r7, #24]
 80044b6:	f7ff fecb 	bl	8004250 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80044ba:	69bb      	ldr	r3, [r7, #24]
 80044bc:	78fa      	ldrb	r2, [r7, #3]
 80044be:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	{
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
 80044c2:	78fb      	ldrb	r3, [r7, #3]
 80044c4:	68ba      	ldr	r2, [r7, #8]
 80044c6:	68f9      	ldr	r1, [r7, #12]
 80044c8:	2073      	movs	r0, #115	; 0x73
 80044ca:	f003 fe89 	bl	80081e0 <SEGGER_SYSVIEW_RecordU32x3>
}
 80044ce:	bf00      	nop
 80044d0:	3710      	adds	r7, #16
 80044d2:	46bd      	mov	sp, r7
 80044d4:	bd80      	pop	{r7, pc}

080044d6 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 80044d6:	b580      	push	{r7, lr}
 80044d8:	b08a      	sub	sp, #40	; 0x28
 80044da:	af02      	add	r7, sp, #8
 80044dc:	60f8      	str	r0, [r7, #12]
 80044de:	60b9      	str	r1, [r7, #8]
 80044e0:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d10a      	bne.n	80044fe <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 80044e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044ec:	f383 8811 	msr	BASEPRI, r3
 80044f0:	f3bf 8f6f 	isb	sy
 80044f4:	f3bf 8f4f 	dsb	sy
 80044f8:	61bb      	str	r3, [r7, #24]
}
 80044fa:	bf00      	nop
 80044fc:	e7fe      	b.n	80044fc <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 80044fe:	68ba      	ldr	r2, [r7, #8]
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	429a      	cmp	r2, r3
 8004504:	d90a      	bls.n	800451c <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 8004506:	f04f 0350 	mov.w	r3, #80	; 0x50
 800450a:	f383 8811 	msr	BASEPRI, r3
 800450e:	f3bf 8f6f 	isb	sy
 8004512:	f3bf 8f4f 	dsb	sy
 8004516:	617b      	str	r3, [r7, #20]
}
 8004518:	bf00      	nop
 800451a:	e7fe      	b.n	800451a <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800451c:	2302      	movs	r3, #2
 800451e:	9300      	str	r3, [sp, #0]
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2200      	movs	r2, #0
 8004524:	2100      	movs	r1, #0
 8004526:	68f8      	ldr	r0, [r7, #12]
 8004528:	f7ff fefa 	bl	8004320 <xQueueGenericCreateStatic>
 800452c:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800452e:	69fb      	ldr	r3, [r7, #28]
 8004530:	2b00      	cmp	r3, #0
 8004532:	d002      	beq.n	800453a <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8004534:	69fb      	ldr	r3, [r7, #28]
 8004536:	68ba      	ldr	r2, [r7, #8]
 8004538:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800453a:	69fb      	ldr	r3, [r7, #28]
	}
 800453c:	4618      	mov	r0, r3
 800453e:	3720      	adds	r7, #32
 8004540:	46bd      	mov	sp, r7
 8004542:	bd80      	pop	{r7, pc}

08004544 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8004544:	b580      	push	{r7, lr}
 8004546:	b086      	sub	sp, #24
 8004548:	af00      	add	r7, sp, #0
 800454a:	6078      	str	r0, [r7, #4]
 800454c:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2b00      	cmp	r3, #0
 8004552:	d10a      	bne.n	800456a <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 8004554:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004558:	f383 8811 	msr	BASEPRI, r3
 800455c:	f3bf 8f6f 	isb	sy
 8004560:	f3bf 8f4f 	dsb	sy
 8004564:	613b      	str	r3, [r7, #16]
}
 8004566:	bf00      	nop
 8004568:	e7fe      	b.n	8004568 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800456a:	683a      	ldr	r2, [r7, #0]
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	429a      	cmp	r2, r3
 8004570:	d90a      	bls.n	8004588 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 8004572:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004576:	f383 8811 	msr	BASEPRI, r3
 800457a:	f3bf 8f6f 	isb	sy
 800457e:	f3bf 8f4f 	dsb	sy
 8004582:	60fb      	str	r3, [r7, #12]
}
 8004584:	bf00      	nop
 8004586:	e7fe      	b.n	8004586 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8004588:	2202      	movs	r2, #2
 800458a:	2100      	movs	r1, #0
 800458c:	6878      	ldr	r0, [r7, #4]
 800458e:	f7ff ff3f 	bl	8004410 <xQueueGenericCreate>
 8004592:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8004594:	697b      	ldr	r3, [r7, #20]
 8004596:	2b00      	cmp	r3, #0
 8004598:	d002      	beq.n	80045a0 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800459a:	697b      	ldr	r3, [r7, #20]
 800459c:	683a      	ldr	r2, [r7, #0]
 800459e:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80045a0:	697b      	ldr	r3, [r7, #20]
	}
 80045a2:	4618      	mov	r0, r3
 80045a4:	3718      	adds	r7, #24
 80045a6:	46bd      	mov	sp, r7
 80045a8:	bd80      	pop	{r7, pc}
	...

080045ac <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b090      	sub	sp, #64	; 0x40
 80045b0:	af02      	add	r7, sp, #8
 80045b2:	60f8      	str	r0, [r7, #12]
 80045b4:	60b9      	str	r1, [r7, #8]
 80045b6:	607a      	str	r2, [r7, #4]
 80045b8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80045ba:	2300      	movs	r3, #0
 80045bc:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80045c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d10a      	bne.n	80045de <xQueueGenericSend+0x32>
	__asm volatile
 80045c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045cc:	f383 8811 	msr	BASEPRI, r3
 80045d0:	f3bf 8f6f 	isb	sy
 80045d4:	f3bf 8f4f 	dsb	sy
 80045d8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80045da:	bf00      	nop
 80045dc:	e7fe      	b.n	80045dc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80045de:	68bb      	ldr	r3, [r7, #8]
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d103      	bne.n	80045ec <xQueueGenericSend+0x40>
 80045e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d101      	bne.n	80045f0 <xQueueGenericSend+0x44>
 80045ec:	2301      	movs	r3, #1
 80045ee:	e000      	b.n	80045f2 <xQueueGenericSend+0x46>
 80045f0:	2300      	movs	r3, #0
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d10a      	bne.n	800460c <xQueueGenericSend+0x60>
	__asm volatile
 80045f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045fa:	f383 8811 	msr	BASEPRI, r3
 80045fe:	f3bf 8f6f 	isb	sy
 8004602:	f3bf 8f4f 	dsb	sy
 8004606:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004608:	bf00      	nop
 800460a:	e7fe      	b.n	800460a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	2b02      	cmp	r3, #2
 8004610:	d103      	bne.n	800461a <xQueueGenericSend+0x6e>
 8004612:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004614:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004616:	2b01      	cmp	r3, #1
 8004618:	d101      	bne.n	800461e <xQueueGenericSend+0x72>
 800461a:	2301      	movs	r3, #1
 800461c:	e000      	b.n	8004620 <xQueueGenericSend+0x74>
 800461e:	2300      	movs	r3, #0
 8004620:	2b00      	cmp	r3, #0
 8004622:	d10a      	bne.n	800463a <xQueueGenericSend+0x8e>
	__asm volatile
 8004624:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004628:	f383 8811 	msr	BASEPRI, r3
 800462c:	f3bf 8f6f 	isb	sy
 8004630:	f3bf 8f4f 	dsb	sy
 8004634:	623b      	str	r3, [r7, #32]
}
 8004636:	bf00      	nop
 8004638:	e7fe      	b.n	8004638 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800463a:	f001 fe85 	bl	8006348 <xTaskGetSchedulerState>
 800463e:	4603      	mov	r3, r0
 8004640:	2b00      	cmp	r3, #0
 8004642:	d102      	bne.n	800464a <xQueueGenericSend+0x9e>
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d101      	bne.n	800464e <xQueueGenericSend+0xa2>
 800464a:	2301      	movs	r3, #1
 800464c:	e000      	b.n	8004650 <xQueueGenericSend+0xa4>
 800464e:	2300      	movs	r3, #0
 8004650:	2b00      	cmp	r3, #0
 8004652:	d10a      	bne.n	800466a <xQueueGenericSend+0xbe>
	__asm volatile
 8004654:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004658:	f383 8811 	msr	BASEPRI, r3
 800465c:	f3bf 8f6f 	isb	sy
 8004660:	f3bf 8f4f 	dsb	sy
 8004664:	61fb      	str	r3, [r7, #28]
}
 8004666:	bf00      	nop
 8004668:	e7fe      	b.n	8004668 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800466a:	f002 fdd3 	bl	8007214 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800466e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004670:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004672:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004674:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004676:	429a      	cmp	r2, r3
 8004678:	d302      	bcc.n	8004680 <xQueueGenericSend+0xd4>
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	2b02      	cmp	r3, #2
 800467e:	d136      	bne.n	80046ee <xQueueGenericSend+0x142>
			{
				traceQUEUE_SEND( pxQueue );
 8004680:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004682:	4618      	mov	r0, r3
 8004684:	f004 fa5e 	bl	8008b44 <SEGGER_SYSVIEW_ShrinkId>
 8004688:	68ba      	ldr	r2, [r7, #8]
 800468a:	6879      	ldr	r1, [r7, #4]
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	9300      	str	r3, [sp, #0]
 8004690:	460b      	mov	r3, r1
 8004692:	4601      	mov	r1, r0
 8004694:	205a      	movs	r0, #90	; 0x5a
 8004696:	f003 fe19 	bl	80082cc <SEGGER_SYSVIEW_RecordU32x4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800469a:	683a      	ldr	r2, [r7, #0]
 800469c:	68b9      	ldr	r1, [r7, #8]
 800469e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80046a0:	f000 fd28 	bl	80050f4 <prvCopyDataToQueue>
 80046a4:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80046a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d010      	beq.n	80046d0 <xQueueGenericSend+0x124>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80046ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046b0:	3324      	adds	r3, #36	; 0x24
 80046b2:	4618      	mov	r0, r3
 80046b4:	f001 fbe4 	bl	8005e80 <xTaskRemoveFromEventList>
 80046b8:	4603      	mov	r3, r0
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d013      	beq.n	80046e6 <xQueueGenericSend+0x13a>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80046be:	4b4d      	ldr	r3, [pc, #308]	; (80047f4 <xQueueGenericSend+0x248>)
 80046c0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80046c4:	601a      	str	r2, [r3, #0]
 80046c6:	f3bf 8f4f 	dsb	sy
 80046ca:	f3bf 8f6f 	isb	sy
 80046ce:	e00a      	b.n	80046e6 <xQueueGenericSend+0x13a>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80046d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d007      	beq.n	80046e6 <xQueueGenericSend+0x13a>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80046d6:	4b47      	ldr	r3, [pc, #284]	; (80047f4 <xQueueGenericSend+0x248>)
 80046d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80046dc:	601a      	str	r2, [r3, #0]
 80046de:	f3bf 8f4f 	dsb	sy
 80046e2:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80046e6:	f002 fdc5 	bl	8007274 <vPortExitCritical>
				return pdPASS;
 80046ea:	2301      	movs	r3, #1
 80046ec:	e07d      	b.n	80047ea <xQueueGenericSend+0x23e>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d110      	bne.n	8004716 <xQueueGenericSend+0x16a>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80046f4:	f002 fdbe 	bl	8007274 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
 80046f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046fa:	4618      	mov	r0, r3
 80046fc:	f004 fa22 	bl	8008b44 <SEGGER_SYSVIEW_ShrinkId>
 8004700:	68ba      	ldr	r2, [r7, #8]
 8004702:	6879      	ldr	r1, [r7, #4]
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	9300      	str	r3, [sp, #0]
 8004708:	460b      	mov	r3, r1
 800470a:	4601      	mov	r1, r0
 800470c:	205a      	movs	r0, #90	; 0x5a
 800470e:	f003 fddd 	bl	80082cc <SEGGER_SYSVIEW_RecordU32x4>
					return errQUEUE_FULL;
 8004712:	2300      	movs	r3, #0
 8004714:	e069      	b.n	80047ea <xQueueGenericSend+0x23e>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004716:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004718:	2b00      	cmp	r3, #0
 800471a:	d106      	bne.n	800472a <xQueueGenericSend+0x17e>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800471c:	f107 0314 	add.w	r3, r7, #20
 8004720:	4618      	mov	r0, r3
 8004722:	f001 fc7b 	bl	800601c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004726:	2301      	movs	r3, #1
 8004728:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800472a:	f002 fda3 	bl	8007274 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800472e:	f001 f911 	bl	8005954 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004732:	f002 fd6f 	bl	8007214 <vPortEnterCritical>
 8004736:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004738:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800473c:	b25b      	sxtb	r3, r3
 800473e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004742:	d103      	bne.n	800474c <xQueueGenericSend+0x1a0>
 8004744:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004746:	2200      	movs	r2, #0
 8004748:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800474c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800474e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004752:	b25b      	sxtb	r3, r3
 8004754:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004758:	d103      	bne.n	8004762 <xQueueGenericSend+0x1b6>
 800475a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800475c:	2200      	movs	r2, #0
 800475e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004762:	f002 fd87 	bl	8007274 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004766:	1d3a      	adds	r2, r7, #4
 8004768:	f107 0314 	add.w	r3, r7, #20
 800476c:	4611      	mov	r1, r2
 800476e:	4618      	mov	r0, r3
 8004770:	f001 fc6a 	bl	8006048 <xTaskCheckForTimeOut>
 8004774:	4603      	mov	r3, r0
 8004776:	2b00      	cmp	r3, #0
 8004778:	d124      	bne.n	80047c4 <xQueueGenericSend+0x218>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800477a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800477c:	f000 fdb2 	bl	80052e4 <prvIsQueueFull>
 8004780:	4603      	mov	r3, r0
 8004782:	2b00      	cmp	r3, #0
 8004784:	d018      	beq.n	80047b8 <xQueueGenericSend+0x20c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004786:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004788:	3310      	adds	r3, #16
 800478a:	687a      	ldr	r2, [r7, #4]
 800478c:	4611      	mov	r1, r2
 800478e:	4618      	mov	r0, r3
 8004790:	f001 fae8 	bl	8005d64 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004794:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004796:	f000 fd3d 	bl	8005214 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800479a:	f001 f8e9 	bl	8005970 <xTaskResumeAll>
 800479e:	4603      	mov	r3, r0
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	f47f af62 	bne.w	800466a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80047a6:	4b13      	ldr	r3, [pc, #76]	; (80047f4 <xQueueGenericSend+0x248>)
 80047a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80047ac:	601a      	str	r2, [r3, #0]
 80047ae:	f3bf 8f4f 	dsb	sy
 80047b2:	f3bf 8f6f 	isb	sy
 80047b6:	e758      	b.n	800466a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80047b8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80047ba:	f000 fd2b 	bl	8005214 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80047be:	f001 f8d7 	bl	8005970 <xTaskResumeAll>
 80047c2:	e752      	b.n	800466a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80047c4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80047c6:	f000 fd25 	bl	8005214 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80047ca:	f001 f8d1 	bl	8005970 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
 80047ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047d0:	4618      	mov	r0, r3
 80047d2:	f004 f9b7 	bl	8008b44 <SEGGER_SYSVIEW_ShrinkId>
 80047d6:	68ba      	ldr	r2, [r7, #8]
 80047d8:	6879      	ldr	r1, [r7, #4]
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	9300      	str	r3, [sp, #0]
 80047de:	460b      	mov	r3, r1
 80047e0:	4601      	mov	r1, r0
 80047e2:	205a      	movs	r0, #90	; 0x5a
 80047e4:	f003 fd72 	bl	80082cc <SEGGER_SYSVIEW_RecordU32x4>
			return errQUEUE_FULL;
 80047e8:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80047ea:	4618      	mov	r0, r3
 80047ec:	3738      	adds	r7, #56	; 0x38
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bd80      	pop	{r7, pc}
 80047f2:	bf00      	nop
 80047f4:	e000ed04 	.word	0xe000ed04

080047f8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b090      	sub	sp, #64	; 0x40
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	60f8      	str	r0, [r7, #12]
 8004800:	60b9      	str	r1, [r7, #8]
 8004802:	607a      	str	r2, [r7, #4]
 8004804:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800480a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800480c:	2b00      	cmp	r3, #0
 800480e:	d10a      	bne.n	8004826 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8004810:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004814:	f383 8811 	msr	BASEPRI, r3
 8004818:	f3bf 8f6f 	isb	sy
 800481c:	f3bf 8f4f 	dsb	sy
 8004820:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004822:	bf00      	nop
 8004824:	e7fe      	b.n	8004824 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004826:	68bb      	ldr	r3, [r7, #8]
 8004828:	2b00      	cmp	r3, #0
 800482a:	d103      	bne.n	8004834 <xQueueGenericSendFromISR+0x3c>
 800482c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800482e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004830:	2b00      	cmp	r3, #0
 8004832:	d101      	bne.n	8004838 <xQueueGenericSendFromISR+0x40>
 8004834:	2301      	movs	r3, #1
 8004836:	e000      	b.n	800483a <xQueueGenericSendFromISR+0x42>
 8004838:	2300      	movs	r3, #0
 800483a:	2b00      	cmp	r3, #0
 800483c:	d10a      	bne.n	8004854 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800483e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004842:	f383 8811 	msr	BASEPRI, r3
 8004846:	f3bf 8f6f 	isb	sy
 800484a:	f3bf 8f4f 	dsb	sy
 800484e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004850:	bf00      	nop
 8004852:	e7fe      	b.n	8004852 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	2b02      	cmp	r3, #2
 8004858:	d103      	bne.n	8004862 <xQueueGenericSendFromISR+0x6a>
 800485a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800485c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800485e:	2b01      	cmp	r3, #1
 8004860:	d101      	bne.n	8004866 <xQueueGenericSendFromISR+0x6e>
 8004862:	2301      	movs	r3, #1
 8004864:	e000      	b.n	8004868 <xQueueGenericSendFromISR+0x70>
 8004866:	2300      	movs	r3, #0
 8004868:	2b00      	cmp	r3, #0
 800486a:	d10a      	bne.n	8004882 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800486c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004870:	f383 8811 	msr	BASEPRI, r3
 8004874:	f3bf 8f6f 	isb	sy
 8004878:	f3bf 8f4f 	dsb	sy
 800487c:	623b      	str	r3, [r7, #32]
}
 800487e:	bf00      	nop
 8004880:	e7fe      	b.n	8004880 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004882:	f002 fda9 	bl	80073d8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004886:	f3ef 8211 	mrs	r2, BASEPRI
 800488a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800488e:	f383 8811 	msr	BASEPRI, r3
 8004892:	f3bf 8f6f 	isb	sy
 8004896:	f3bf 8f4f 	dsb	sy
 800489a:	61fa      	str	r2, [r7, #28]
 800489c:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800489e:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80048a0:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80048a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80048a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048aa:	429a      	cmp	r2, r3
 80048ac:	d302      	bcc.n	80048b4 <xQueueGenericSendFromISR+0xbc>
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	2b02      	cmp	r3, #2
 80048b2:	d139      	bne.n	8004928 <xQueueGenericSendFromISR+0x130>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80048b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048b6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80048ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80048be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048c2:	62fb      	str	r3, [r7, #44]	; 0x2c

			traceQUEUE_SEND_FROM_ISR( pxQueue );
 80048c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048c6:	4618      	mov	r0, r3
 80048c8:	f004 f93c 	bl	8008b44 <SEGGER_SYSVIEW_ShrinkId>
 80048cc:	4601      	mov	r1, r0
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	461a      	mov	r2, r3
 80048d2:	2060      	movs	r0, #96	; 0x60
 80048d4:	f003 fc2a 	bl	800812c <SEGGER_SYSVIEW_RecordU32x2>
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80048d8:	683a      	ldr	r2, [r7, #0]
 80048da:	68b9      	ldr	r1, [r7, #8]
 80048dc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80048de:	f000 fc09 	bl	80050f4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80048e2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80048e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048ea:	d112      	bne.n	8004912 <xQueueGenericSendFromISR+0x11a>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80048ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d016      	beq.n	8004922 <xQueueGenericSendFromISR+0x12a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80048f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048f6:	3324      	adds	r3, #36	; 0x24
 80048f8:	4618      	mov	r0, r3
 80048fa:	f001 fac1 	bl	8005e80 <xTaskRemoveFromEventList>
 80048fe:	4603      	mov	r3, r0
 8004900:	2b00      	cmp	r3, #0
 8004902:	d00e      	beq.n	8004922 <xQueueGenericSendFromISR+0x12a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2b00      	cmp	r3, #0
 8004908:	d00b      	beq.n	8004922 <xQueueGenericSendFromISR+0x12a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2201      	movs	r2, #1
 800490e:	601a      	str	r2, [r3, #0]
 8004910:	e007      	b.n	8004922 <xQueueGenericSendFromISR+0x12a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004912:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004916:	3301      	adds	r3, #1
 8004918:	b2db      	uxtb	r3, r3
 800491a:	b25a      	sxtb	r2, r3
 800491c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800491e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8004922:	2301      	movs	r3, #1
 8004924:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8004926:	e00b      	b.n	8004940 <xQueueGenericSendFromISR+0x148>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 8004928:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800492a:	4618      	mov	r0, r3
 800492c:	f004 f90a 	bl	8008b44 <SEGGER_SYSVIEW_ShrinkId>
 8004930:	4601      	mov	r1, r0
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	461a      	mov	r2, r3
 8004936:	2060      	movs	r0, #96	; 0x60
 8004938:	f003 fbf8 	bl	800812c <SEGGER_SYSVIEW_RecordU32x2>
			xReturn = errQUEUE_FULL;
 800493c:	2300      	movs	r3, #0
 800493e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004940:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004942:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004944:	697b      	ldr	r3, [r7, #20]
 8004946:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800494a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800494c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800494e:	4618      	mov	r0, r3
 8004950:	3740      	adds	r7, #64	; 0x40
 8004952:	46bd      	mov	sp, r7
 8004954:	bd80      	pop	{r7, pc}

08004956 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004956:	b580      	push	{r7, lr}
 8004958:	b08e      	sub	sp, #56	; 0x38
 800495a:	af00      	add	r7, sp, #0
 800495c:	6078      	str	r0, [r7, #4]
 800495e:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8004964:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004966:	2b00      	cmp	r3, #0
 8004968:	d10a      	bne.n	8004980 <xQueueGiveFromISR+0x2a>
	__asm volatile
 800496a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800496e:	f383 8811 	msr	BASEPRI, r3
 8004972:	f3bf 8f6f 	isb	sy
 8004976:	f3bf 8f4f 	dsb	sy
 800497a:	623b      	str	r3, [r7, #32]
}
 800497c:	bf00      	nop
 800497e:	e7fe      	b.n	800497e <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8004980:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004982:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004984:	2b00      	cmp	r3, #0
 8004986:	d00a      	beq.n	800499e <xQueueGiveFromISR+0x48>
	__asm volatile
 8004988:	f04f 0350 	mov.w	r3, #80	; 0x50
 800498c:	f383 8811 	msr	BASEPRI, r3
 8004990:	f3bf 8f6f 	isb	sy
 8004994:	f3bf 8f4f 	dsb	sy
 8004998:	61fb      	str	r3, [r7, #28]
}
 800499a:	bf00      	nop
 800499c:	e7fe      	b.n	800499c <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800499e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d103      	bne.n	80049ae <xQueueGiveFromISR+0x58>
 80049a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049a8:	689b      	ldr	r3, [r3, #8]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d101      	bne.n	80049b2 <xQueueGiveFromISR+0x5c>
 80049ae:	2301      	movs	r3, #1
 80049b0:	e000      	b.n	80049b4 <xQueueGiveFromISR+0x5e>
 80049b2:	2300      	movs	r3, #0
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d10a      	bne.n	80049ce <xQueueGiveFromISR+0x78>
	__asm volatile
 80049b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049bc:	f383 8811 	msr	BASEPRI, r3
 80049c0:	f3bf 8f6f 	isb	sy
 80049c4:	f3bf 8f4f 	dsb	sy
 80049c8:	61bb      	str	r3, [r7, #24]
}
 80049ca:	bf00      	nop
 80049cc:	e7fe      	b.n	80049cc <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80049ce:	f002 fd03 	bl	80073d8 <vPortValidateInterruptPriority>
	__asm volatile
 80049d2:	f3ef 8211 	mrs	r2, BASEPRI
 80049d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049da:	f383 8811 	msr	BASEPRI, r3
 80049de:	f3bf 8f6f 	isb	sy
 80049e2:	f3bf 8f4f 	dsb	sy
 80049e6:	617a      	str	r2, [r7, #20]
 80049e8:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80049ea:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80049ec:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80049ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049f2:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80049f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049f8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80049fa:	429a      	cmp	r2, r3
 80049fc:	d235      	bcs.n	8004a6a <xQueueGiveFromISR+0x114>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80049fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a00:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004a04:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_SEND_FROM_ISR( pxQueue );
 8004a08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	f004 f89a 	bl	8008b44 <SEGGER_SYSVIEW_ShrinkId>
 8004a10:	4601      	mov	r1, r0
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	461a      	mov	r2, r3
 8004a16:	2060      	movs	r0, #96	; 0x60
 8004a18:	f003 fb88 	bl	800812c <SEGGER_SYSVIEW_RecordU32x2>
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004a1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a1e:	1c5a      	adds	r2, r3, #1
 8004a20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a22:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004a24:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8004a28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a2c:	d112      	bne.n	8004a54 <xQueueGiveFromISR+0xfe>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004a2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d016      	beq.n	8004a64 <xQueueGiveFromISR+0x10e>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004a36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a38:	3324      	adds	r3, #36	; 0x24
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	f001 fa20 	bl	8005e80 <xTaskRemoveFromEventList>
 8004a40:	4603      	mov	r3, r0
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d00e      	beq.n	8004a64 <xQueueGiveFromISR+0x10e>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d00b      	beq.n	8004a64 <xQueueGiveFromISR+0x10e>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	2201      	movs	r2, #1
 8004a50:	601a      	str	r2, [r3, #0]
 8004a52:	e007      	b.n	8004a64 <xQueueGiveFromISR+0x10e>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004a54:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004a58:	3301      	adds	r3, #1
 8004a5a:	b2db      	uxtb	r3, r3
 8004a5c:	b25a      	sxtb	r2, r3
 8004a5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a60:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8004a64:	2301      	movs	r3, #1
 8004a66:	637b      	str	r3, [r7, #52]	; 0x34
 8004a68:	e00b      	b.n	8004a82 <xQueueGiveFromISR+0x12c>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 8004a6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	f004 f869 	bl	8008b44 <SEGGER_SYSVIEW_ShrinkId>
 8004a72:	4601      	mov	r1, r0
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	461a      	mov	r2, r3
 8004a78:	2060      	movs	r0, #96	; 0x60
 8004a7a:	f003 fb57 	bl	800812c <SEGGER_SYSVIEW_RecordU32x2>
			xReturn = errQUEUE_FULL;
 8004a7e:	2300      	movs	r3, #0
 8004a80:	637b      	str	r3, [r7, #52]	; 0x34
 8004a82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a84:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	f383 8811 	msr	BASEPRI, r3
}
 8004a8c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004a8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8004a90:	4618      	mov	r0, r3
 8004a92:	3738      	adds	r7, #56	; 0x38
 8004a94:	46bd      	mov	sp, r7
 8004a96:	bd80      	pop	{r7, pc}

08004a98 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004a98:	b590      	push	{r4, r7, lr}
 8004a9a:	b08f      	sub	sp, #60	; 0x3c
 8004a9c:	af02      	add	r7, sp, #8
 8004a9e:	60f8      	str	r0, [r7, #12]
 8004aa0:	60b9      	str	r1, [r7, #8]
 8004aa2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004aac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d10a      	bne.n	8004ac8 <xQueueReceive+0x30>
	__asm volatile
 8004ab2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ab6:	f383 8811 	msr	BASEPRI, r3
 8004aba:	f3bf 8f6f 	isb	sy
 8004abe:	f3bf 8f4f 	dsb	sy
 8004ac2:	623b      	str	r3, [r7, #32]
}
 8004ac4:	bf00      	nop
 8004ac6:	e7fe      	b.n	8004ac6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004ac8:	68bb      	ldr	r3, [r7, #8]
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d103      	bne.n	8004ad6 <xQueueReceive+0x3e>
 8004ace:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d101      	bne.n	8004ada <xQueueReceive+0x42>
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	e000      	b.n	8004adc <xQueueReceive+0x44>
 8004ada:	2300      	movs	r3, #0
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d10a      	bne.n	8004af6 <xQueueReceive+0x5e>
	__asm volatile
 8004ae0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ae4:	f383 8811 	msr	BASEPRI, r3
 8004ae8:	f3bf 8f6f 	isb	sy
 8004aec:	f3bf 8f4f 	dsb	sy
 8004af0:	61fb      	str	r3, [r7, #28]
}
 8004af2:	bf00      	nop
 8004af4:	e7fe      	b.n	8004af4 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004af6:	f001 fc27 	bl	8006348 <xTaskGetSchedulerState>
 8004afa:	4603      	mov	r3, r0
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d102      	bne.n	8004b06 <xQueueReceive+0x6e>
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d101      	bne.n	8004b0a <xQueueReceive+0x72>
 8004b06:	2301      	movs	r3, #1
 8004b08:	e000      	b.n	8004b0c <xQueueReceive+0x74>
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d10a      	bne.n	8004b26 <xQueueReceive+0x8e>
	__asm volatile
 8004b10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b14:	f383 8811 	msr	BASEPRI, r3
 8004b18:	f3bf 8f6f 	isb	sy
 8004b1c:	f3bf 8f4f 	dsb	sy
 8004b20:	61bb      	str	r3, [r7, #24]
}
 8004b22:	bf00      	nop
 8004b24:	e7fe      	b.n	8004b24 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004b26:	f002 fb75 	bl	8007214 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004b2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b2e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d02f      	beq.n	8004b96 <xQueueReceive+0xfe>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004b36:	68b9      	ldr	r1, [r7, #8]
 8004b38:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004b3a:	f000 fb45 	bl	80051c8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
 8004b3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b40:	4618      	mov	r0, r3
 8004b42:	f003 ffff 	bl	8008b44 <SEGGER_SYSVIEW_ShrinkId>
 8004b46:	4604      	mov	r4, r0
 8004b48:	2000      	movs	r0, #0
 8004b4a:	f003 fffb 	bl	8008b44 <SEGGER_SYSVIEW_ShrinkId>
 8004b4e:	4602      	mov	r2, r0
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2101      	movs	r1, #1
 8004b54:	9100      	str	r1, [sp, #0]
 8004b56:	4621      	mov	r1, r4
 8004b58:	205c      	movs	r0, #92	; 0x5c
 8004b5a:	f003 fbb7 	bl	80082cc <SEGGER_SYSVIEW_RecordU32x4>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004b5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b60:	1e5a      	subs	r2, r3, #1
 8004b62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b64:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004b66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b68:	691b      	ldr	r3, [r3, #16]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d00f      	beq.n	8004b8e <xQueueReceive+0xf6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004b6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b70:	3310      	adds	r3, #16
 8004b72:	4618      	mov	r0, r3
 8004b74:	f001 f984 	bl	8005e80 <xTaskRemoveFromEventList>
 8004b78:	4603      	mov	r3, r0
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d007      	beq.n	8004b8e <xQueueReceive+0xf6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004b7e:	4b4d      	ldr	r3, [pc, #308]	; (8004cb4 <xQueueReceive+0x21c>)
 8004b80:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004b84:	601a      	str	r2, [r3, #0]
 8004b86:	f3bf 8f4f 	dsb	sy
 8004b8a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004b8e:	f002 fb71 	bl	8007274 <vPortExitCritical>
				return pdPASS;
 8004b92:	2301      	movs	r3, #1
 8004b94:	e08a      	b.n	8004cac <xQueueReceive+0x214>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d113      	bne.n	8004bc4 <xQueueReceive+0x12c>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004b9c:	f002 fb6a 	bl	8007274 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
 8004ba0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	f003 ffce 	bl	8008b44 <SEGGER_SYSVIEW_ShrinkId>
 8004ba8:	4604      	mov	r4, r0
 8004baa:	2000      	movs	r0, #0
 8004bac:	f003 ffca 	bl	8008b44 <SEGGER_SYSVIEW_ShrinkId>
 8004bb0:	4602      	mov	r2, r0
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	2101      	movs	r1, #1
 8004bb6:	9100      	str	r1, [sp, #0]
 8004bb8:	4621      	mov	r1, r4
 8004bba:	205c      	movs	r0, #92	; 0x5c
 8004bbc:	f003 fb86 	bl	80082cc <SEGGER_SYSVIEW_RecordU32x4>
					return errQUEUE_EMPTY;
 8004bc0:	2300      	movs	r3, #0
 8004bc2:	e073      	b.n	8004cac <xQueueReceive+0x214>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004bc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d106      	bne.n	8004bd8 <xQueueReceive+0x140>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004bca:	f107 0310 	add.w	r3, r7, #16
 8004bce:	4618      	mov	r0, r3
 8004bd0:	f001 fa24 	bl	800601c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004bd4:	2301      	movs	r3, #1
 8004bd6:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004bd8:	f002 fb4c 	bl	8007274 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004bdc:	f000 feba 	bl	8005954 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004be0:	f002 fb18 	bl	8007214 <vPortEnterCritical>
 8004be4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004be6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004bea:	b25b      	sxtb	r3, r3
 8004bec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bf0:	d103      	bne.n	8004bfa <xQueueReceive+0x162>
 8004bf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004bfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bfc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004c00:	b25b      	sxtb	r3, r3
 8004c02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c06:	d103      	bne.n	8004c10 <xQueueReceive+0x178>
 8004c08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004c10:	f002 fb30 	bl	8007274 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004c14:	1d3a      	adds	r2, r7, #4
 8004c16:	f107 0310 	add.w	r3, r7, #16
 8004c1a:	4611      	mov	r1, r2
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	f001 fa13 	bl	8006048 <xTaskCheckForTimeOut>
 8004c22:	4603      	mov	r3, r0
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d124      	bne.n	8004c72 <xQueueReceive+0x1da>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004c28:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004c2a:	f000 fb45 	bl	80052b8 <prvIsQueueEmpty>
 8004c2e:	4603      	mov	r3, r0
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d018      	beq.n	8004c66 <xQueueReceive+0x1ce>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004c34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c36:	3324      	adds	r3, #36	; 0x24
 8004c38:	687a      	ldr	r2, [r7, #4]
 8004c3a:	4611      	mov	r1, r2
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	f001 f891 	bl	8005d64 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004c42:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004c44:	f000 fae6 	bl	8005214 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004c48:	f000 fe92 	bl	8005970 <xTaskResumeAll>
 8004c4c:	4603      	mov	r3, r0
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	f47f af69 	bne.w	8004b26 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8004c54:	4b17      	ldr	r3, [pc, #92]	; (8004cb4 <xQueueReceive+0x21c>)
 8004c56:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004c5a:	601a      	str	r2, [r3, #0]
 8004c5c:	f3bf 8f4f 	dsb	sy
 8004c60:	f3bf 8f6f 	isb	sy
 8004c64:	e75f      	b.n	8004b26 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004c66:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004c68:	f000 fad4 	bl	8005214 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004c6c:	f000 fe80 	bl	8005970 <xTaskResumeAll>
 8004c70:	e759      	b.n	8004b26 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004c72:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004c74:	f000 face 	bl	8005214 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004c78:	f000 fe7a 	bl	8005970 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004c7c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004c7e:	f000 fb1b 	bl	80052b8 <prvIsQueueEmpty>
 8004c82:	4603      	mov	r3, r0
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	f43f af4e 	beq.w	8004b26 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
 8004c8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c8c:	4618      	mov	r0, r3
 8004c8e:	f003 ff59 	bl	8008b44 <SEGGER_SYSVIEW_ShrinkId>
 8004c92:	4604      	mov	r4, r0
 8004c94:	2000      	movs	r0, #0
 8004c96:	f003 ff55 	bl	8008b44 <SEGGER_SYSVIEW_ShrinkId>
 8004c9a:	4602      	mov	r2, r0
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2101      	movs	r1, #1
 8004ca0:	9100      	str	r1, [sp, #0]
 8004ca2:	4621      	mov	r1, r4
 8004ca4:	205c      	movs	r0, #92	; 0x5c
 8004ca6:	f003 fb11 	bl	80082cc <SEGGER_SYSVIEW_RecordU32x4>
				return errQUEUE_EMPTY;
 8004caa:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004cac:	4618      	mov	r0, r3
 8004cae:	3734      	adds	r7, #52	; 0x34
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	bd90      	pop	{r4, r7, pc}
 8004cb4:	e000ed04 	.word	0xe000ed04

08004cb8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8004cb8:	b590      	push	{r4, r7, lr}
 8004cba:	b091      	sub	sp, #68	; 0x44
 8004cbc:	af02      	add	r7, sp, #8
 8004cbe:	6078      	str	r0, [r7, #4]
 8004cc0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8004cca:	2300      	movs	r3, #0
 8004ccc:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004cce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d10a      	bne.n	8004cea <xQueueSemaphoreTake+0x32>
	__asm volatile
 8004cd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cd8:	f383 8811 	msr	BASEPRI, r3
 8004cdc:	f3bf 8f6f 	isb	sy
 8004ce0:	f3bf 8f4f 	dsb	sy
 8004ce4:	623b      	str	r3, [r7, #32]
}
 8004ce6:	bf00      	nop
 8004ce8:	e7fe      	b.n	8004ce8 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8004cea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d00a      	beq.n	8004d08 <xQueueSemaphoreTake+0x50>
	__asm volatile
 8004cf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cf6:	f383 8811 	msr	BASEPRI, r3
 8004cfa:	f3bf 8f6f 	isb	sy
 8004cfe:	f3bf 8f4f 	dsb	sy
 8004d02:	61fb      	str	r3, [r7, #28]
}
 8004d04:	bf00      	nop
 8004d06:	e7fe      	b.n	8004d06 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004d08:	f001 fb1e 	bl	8006348 <xTaskGetSchedulerState>
 8004d0c:	4603      	mov	r3, r0
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d102      	bne.n	8004d18 <xQueueSemaphoreTake+0x60>
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d101      	bne.n	8004d1c <xQueueSemaphoreTake+0x64>
 8004d18:	2301      	movs	r3, #1
 8004d1a:	e000      	b.n	8004d1e <xQueueSemaphoreTake+0x66>
 8004d1c:	2300      	movs	r3, #0
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d10a      	bne.n	8004d38 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8004d22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d26:	f383 8811 	msr	BASEPRI, r3
 8004d2a:	f3bf 8f6f 	isb	sy
 8004d2e:	f3bf 8f4f 	dsb	sy
 8004d32:	61bb      	str	r3, [r7, #24]
}
 8004d34:	bf00      	nop
 8004d36:	e7fe      	b.n	8004d36 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004d38:	f002 fa6c 	bl	8007214 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8004d3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d40:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8004d42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d034      	beq.n	8004db2 <xQueueSemaphoreTake+0xfa>
			{
				traceQUEUE_RECEIVE( pxQueue );
 8004d48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d4a:	4618      	mov	r0, r3
 8004d4c:	f003 fefa 	bl	8008b44 <SEGGER_SYSVIEW_ShrinkId>
 8004d50:	4604      	mov	r4, r0
 8004d52:	2000      	movs	r0, #0
 8004d54:	f003 fef6 	bl	8008b44 <SEGGER_SYSVIEW_ShrinkId>
 8004d58:	4602      	mov	r2, r0
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	2101      	movs	r1, #1
 8004d5e:	9100      	str	r1, [sp, #0]
 8004d60:	4621      	mov	r1, r4
 8004d62:	205c      	movs	r0, #92	; 0x5c
 8004d64:	f003 fab2 	bl	80082cc <SEGGER_SYSVIEW_RecordU32x4>

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8004d68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d6a:	1e5a      	subs	r2, r3, #1
 8004d6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d6e:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004d70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d104      	bne.n	8004d82 <xQueueSemaphoreTake+0xca>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8004d78:	f001 fc8e 	bl	8006698 <pvTaskIncrementMutexHeldCount>
 8004d7c:	4602      	mov	r2, r0
 8004d7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d80:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004d82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d84:	691b      	ldr	r3, [r3, #16]
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d00f      	beq.n	8004daa <xQueueSemaphoreTake+0xf2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004d8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d8c:	3310      	adds	r3, #16
 8004d8e:	4618      	mov	r0, r3
 8004d90:	f001 f876 	bl	8005e80 <xTaskRemoveFromEventList>
 8004d94:	4603      	mov	r3, r0
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d007      	beq.n	8004daa <xQueueSemaphoreTake+0xf2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004d9a:	4b64      	ldr	r3, [pc, #400]	; (8004f2c <xQueueSemaphoreTake+0x274>)
 8004d9c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004da0:	601a      	str	r2, [r3, #0]
 8004da2:	f3bf 8f4f 	dsb	sy
 8004da6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004daa:	f002 fa63 	bl	8007274 <vPortExitCritical>
				return pdPASS;
 8004dae:	2301      	movs	r3, #1
 8004db0:	e0b7      	b.n	8004f22 <xQueueSemaphoreTake+0x26a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004db2:	683b      	ldr	r3, [r7, #0]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d121      	bne.n	8004dfc <xQueueSemaphoreTake+0x144>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8004db8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d00a      	beq.n	8004dd4 <xQueueSemaphoreTake+0x11c>
	__asm volatile
 8004dbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dc2:	f383 8811 	msr	BASEPRI, r3
 8004dc6:	f3bf 8f6f 	isb	sy
 8004dca:	f3bf 8f4f 	dsb	sy
 8004dce:	617b      	str	r3, [r7, #20]
}
 8004dd0:	bf00      	nop
 8004dd2:	e7fe      	b.n	8004dd2 <xQueueSemaphoreTake+0x11a>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8004dd4:	f002 fa4e 	bl	8007274 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
 8004dd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004dda:	4618      	mov	r0, r3
 8004ddc:	f003 feb2 	bl	8008b44 <SEGGER_SYSVIEW_ShrinkId>
 8004de0:	4604      	mov	r4, r0
 8004de2:	2000      	movs	r0, #0
 8004de4:	f003 feae 	bl	8008b44 <SEGGER_SYSVIEW_ShrinkId>
 8004de8:	4602      	mov	r2, r0
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	2101      	movs	r1, #1
 8004dee:	9100      	str	r1, [sp, #0]
 8004df0:	4621      	mov	r1, r4
 8004df2:	205c      	movs	r0, #92	; 0x5c
 8004df4:	f003 fa6a 	bl	80082cc <SEGGER_SYSVIEW_RecordU32x4>
					return errQUEUE_EMPTY;
 8004df8:	2300      	movs	r3, #0
 8004dfa:	e092      	b.n	8004f22 <xQueueSemaphoreTake+0x26a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004dfc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d106      	bne.n	8004e10 <xQueueSemaphoreTake+0x158>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004e02:	f107 030c 	add.w	r3, r7, #12
 8004e06:	4618      	mov	r0, r3
 8004e08:	f001 f908 	bl	800601c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004e0c:	2301      	movs	r3, #1
 8004e0e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004e10:	f002 fa30 	bl	8007274 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004e14:	f000 fd9e 	bl	8005954 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004e18:	f002 f9fc 	bl	8007214 <vPortEnterCritical>
 8004e1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e1e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004e22:	b25b      	sxtb	r3, r3
 8004e24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e28:	d103      	bne.n	8004e32 <xQueueSemaphoreTake+0x17a>
 8004e2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004e32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e34:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004e38:	b25b      	sxtb	r3, r3
 8004e3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e3e:	d103      	bne.n	8004e48 <xQueueSemaphoreTake+0x190>
 8004e40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e42:	2200      	movs	r2, #0
 8004e44:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004e48:	f002 fa14 	bl	8007274 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004e4c:	463a      	mov	r2, r7
 8004e4e:	f107 030c 	add.w	r3, r7, #12
 8004e52:	4611      	mov	r1, r2
 8004e54:	4618      	mov	r0, r3
 8004e56:	f001 f8f7 	bl	8006048 <xTaskCheckForTimeOut>
 8004e5a:	4603      	mov	r3, r0
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d132      	bne.n	8004ec6 <xQueueSemaphoreTake+0x20e>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004e60:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004e62:	f000 fa29 	bl	80052b8 <prvIsQueueEmpty>
 8004e66:	4603      	mov	r3, r0
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d026      	beq.n	8004eba <xQueueSemaphoreTake+0x202>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004e6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d109      	bne.n	8004e88 <xQueueSemaphoreTake+0x1d0>
					{
						taskENTER_CRITICAL();
 8004e74:	f002 f9ce 	bl	8007214 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004e78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e7a:	689b      	ldr	r3, [r3, #8]
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	f001 fa81 	bl	8006384 <xTaskPriorityInherit>
 8004e82:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8004e84:	f002 f9f6 	bl	8007274 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004e88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e8a:	3324      	adds	r3, #36	; 0x24
 8004e8c:	683a      	ldr	r2, [r7, #0]
 8004e8e:	4611      	mov	r1, r2
 8004e90:	4618      	mov	r0, r3
 8004e92:	f000 ff67 	bl	8005d64 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004e96:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004e98:	f000 f9bc 	bl	8005214 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004e9c:	f000 fd68 	bl	8005970 <xTaskResumeAll>
 8004ea0:	4603      	mov	r3, r0
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	f47f af48 	bne.w	8004d38 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8004ea8:	4b20      	ldr	r3, [pc, #128]	; (8004f2c <xQueueSemaphoreTake+0x274>)
 8004eaa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004eae:	601a      	str	r2, [r3, #0]
 8004eb0:	f3bf 8f4f 	dsb	sy
 8004eb4:	f3bf 8f6f 	isb	sy
 8004eb8:	e73e      	b.n	8004d38 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8004eba:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004ebc:	f000 f9aa 	bl	8005214 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004ec0:	f000 fd56 	bl	8005970 <xTaskResumeAll>
 8004ec4:	e738      	b.n	8004d38 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8004ec6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004ec8:	f000 f9a4 	bl	8005214 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004ecc:	f000 fd50 	bl	8005970 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004ed0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004ed2:	f000 f9f1 	bl	80052b8 <prvIsQueueEmpty>
 8004ed6:	4603      	mov	r3, r0
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	f43f af2d 	beq.w	8004d38 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8004ede:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d00d      	beq.n	8004f00 <xQueueSemaphoreTake+0x248>
					{
						taskENTER_CRITICAL();
 8004ee4:	f002 f996 	bl	8007214 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8004ee8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004eea:	f000 f8eb 	bl	80050c4 <prvGetDisinheritPriorityAfterTimeout>
 8004eee:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8004ef0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ef2:	689b      	ldr	r3, [r3, #8]
 8004ef4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	f001 fb2c 	bl	8006554 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8004efc:	f002 f9ba 	bl	8007274 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
 8004f00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f02:	4618      	mov	r0, r3
 8004f04:	f003 fe1e 	bl	8008b44 <SEGGER_SYSVIEW_ShrinkId>
 8004f08:	4604      	mov	r4, r0
 8004f0a:	2000      	movs	r0, #0
 8004f0c:	f003 fe1a 	bl	8008b44 <SEGGER_SYSVIEW_ShrinkId>
 8004f10:	4602      	mov	r2, r0
 8004f12:	683b      	ldr	r3, [r7, #0]
 8004f14:	2101      	movs	r1, #1
 8004f16:	9100      	str	r1, [sp, #0]
 8004f18:	4621      	mov	r1, r4
 8004f1a:	205c      	movs	r0, #92	; 0x5c
 8004f1c:	f003 f9d6 	bl	80082cc <SEGGER_SYSVIEW_RecordU32x4>
				return errQUEUE_EMPTY;
 8004f20:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004f22:	4618      	mov	r0, r3
 8004f24:	373c      	adds	r7, #60	; 0x3c
 8004f26:	46bd      	mov	sp, r7
 8004f28:	bd90      	pop	{r4, r7, pc}
 8004f2a:	bf00      	nop
 8004f2c:	e000ed04 	.word	0xe000ed04

08004f30 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004f30:	b590      	push	{r4, r7, lr}
 8004f32:	b08f      	sub	sp, #60	; 0x3c
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	60f8      	str	r0, [r7, #12]
 8004f38:	60b9      	str	r1, [r7, #8]
 8004f3a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004f40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d10a      	bne.n	8004f5c <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8004f46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f4a:	f383 8811 	msr	BASEPRI, r3
 8004f4e:	f3bf 8f6f 	isb	sy
 8004f52:	f3bf 8f4f 	dsb	sy
 8004f56:	623b      	str	r3, [r7, #32]
}
 8004f58:	bf00      	nop
 8004f5a:	e7fe      	b.n	8004f5a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004f5c:	68bb      	ldr	r3, [r7, #8]
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d103      	bne.n	8004f6a <xQueueReceiveFromISR+0x3a>
 8004f62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d101      	bne.n	8004f6e <xQueueReceiveFromISR+0x3e>
 8004f6a:	2301      	movs	r3, #1
 8004f6c:	e000      	b.n	8004f70 <xQueueReceiveFromISR+0x40>
 8004f6e:	2300      	movs	r3, #0
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d10a      	bne.n	8004f8a <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8004f74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f78:	f383 8811 	msr	BASEPRI, r3
 8004f7c:	f3bf 8f6f 	isb	sy
 8004f80:	f3bf 8f4f 	dsb	sy
 8004f84:	61fb      	str	r3, [r7, #28]
}
 8004f86:	bf00      	nop
 8004f88:	e7fe      	b.n	8004f88 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004f8a:	f002 fa25 	bl	80073d8 <vPortValidateInterruptPriority>
	__asm volatile
 8004f8e:	f3ef 8211 	mrs	r2, BASEPRI
 8004f92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f96:	f383 8811 	msr	BASEPRI, r3
 8004f9a:	f3bf 8f6f 	isb	sy
 8004f9e:	f3bf 8f4f 	dsb	sy
 8004fa2:	61ba      	str	r2, [r7, #24]
 8004fa4:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8004fa6:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004fa8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004faa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fae:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004fb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d03e      	beq.n	8005034 <xQueueReceiveFromISR+0x104>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8004fb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fb8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004fbc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );
 8004fc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fc2:	4618      	mov	r0, r3
 8004fc4:	f003 fdbe 	bl	8008b44 <SEGGER_SYSVIEW_ShrinkId>
 8004fc8:	4604      	mov	r4, r0
 8004fca:	68bb      	ldr	r3, [r7, #8]
 8004fcc:	4618      	mov	r0, r3
 8004fce:	f003 fdb9 	bl	8008b44 <SEGGER_SYSVIEW_ShrinkId>
 8004fd2:	4602      	mov	r2, r0
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	4621      	mov	r1, r4
 8004fd8:	2062      	movs	r0, #98	; 0x62
 8004fda:	f003 f901 	bl	80081e0 <SEGGER_SYSVIEW_RecordU32x3>

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004fde:	68b9      	ldr	r1, [r7, #8]
 8004fe0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004fe2:	f000 f8f1 	bl	80051c8 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004fe6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fe8:	1e5a      	subs	r2, r3, #1
 8004fea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fec:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8004fee:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8004ff2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ff6:	d112      	bne.n	800501e <xQueueReceiveFromISR+0xee>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004ff8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ffa:	691b      	ldr	r3, [r3, #16]
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d016      	beq.n	800502e <xQueueReceiveFromISR+0xfe>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005000:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005002:	3310      	adds	r3, #16
 8005004:	4618      	mov	r0, r3
 8005006:	f000 ff3b 	bl	8005e80 <xTaskRemoveFromEventList>
 800500a:	4603      	mov	r3, r0
 800500c:	2b00      	cmp	r3, #0
 800500e:	d00e      	beq.n	800502e <xQueueReceiveFromISR+0xfe>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2b00      	cmp	r3, #0
 8005014:	d00b      	beq.n	800502e <xQueueReceiveFromISR+0xfe>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2201      	movs	r2, #1
 800501a:	601a      	str	r2, [r3, #0]
 800501c:	e007      	b.n	800502e <xQueueReceiveFromISR+0xfe>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800501e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005022:	3301      	adds	r3, #1
 8005024:	b2db      	uxtb	r3, r3
 8005026:	b25a      	sxtb	r2, r3
 8005028:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800502a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800502e:	2301      	movs	r3, #1
 8005030:	637b      	str	r3, [r7, #52]	; 0x34
 8005032:	e010      	b.n	8005056 <xQueueReceiveFromISR+0x126>
		}
		else
		{
			xReturn = pdFAIL;
 8005034:	2300      	movs	r3, #0
 8005036:	637b      	str	r3, [r7, #52]	; 0x34
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
 8005038:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800503a:	4618      	mov	r0, r3
 800503c:	f003 fd82 	bl	8008b44 <SEGGER_SYSVIEW_ShrinkId>
 8005040:	4604      	mov	r4, r0
 8005042:	68bb      	ldr	r3, [r7, #8]
 8005044:	4618      	mov	r0, r3
 8005046:	f003 fd7d 	bl	8008b44 <SEGGER_SYSVIEW_ShrinkId>
 800504a:	4602      	mov	r2, r0
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	4621      	mov	r1, r4
 8005050:	2062      	movs	r0, #98	; 0x62
 8005052:	f003 f8c5 	bl	80081e0 <SEGGER_SYSVIEW_RecordU32x3>
 8005056:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005058:	613b      	str	r3, [r7, #16]
	__asm volatile
 800505a:	693b      	ldr	r3, [r7, #16]
 800505c:	f383 8811 	msr	BASEPRI, r3
}
 8005060:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005062:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8005064:	4618      	mov	r0, r3
 8005066:	373c      	adds	r7, #60	; 0x3c
 8005068:	46bd      	mov	sp, r7
 800506a:	bd90      	pop	{r4, r7, pc}

0800506c <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b084      	sub	sp, #16
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	2b00      	cmp	r3, #0
 800507c:	d10a      	bne.n	8005094 <vQueueDelete+0x28>
	__asm volatile
 800507e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005082:	f383 8811 	msr	BASEPRI, r3
 8005086:	f3bf 8f6f 	isb	sy
 800508a:	f3bf 8f4f 	dsb	sy
 800508e:	60bb      	str	r3, [r7, #8]
}
 8005090:	bf00      	nop
 8005092:	e7fe      	b.n	8005092 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	4618      	mov	r0, r3
 8005098:	f003 fd54 	bl	8008b44 <SEGGER_SYSVIEW_ShrinkId>
 800509c:	4603      	mov	r3, r0
 800509e:	4619      	mov	r1, r3
 80050a0:	205f      	movs	r0, #95	; 0x5f
 80050a2:	f003 f807 	bl	80080b4 <SEGGER_SYSVIEW_RecordU32>

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80050a6:	68f8      	ldr	r0, [r7, #12]
 80050a8:	f000 f966 	bl	8005378 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d102      	bne.n	80050bc <vQueueDelete+0x50>
		{
			vPortFree( pxQueue );
 80050b6:	68f8      	ldr	r0, [r7, #12]
 80050b8:	f002 fa9a 	bl	80075f0 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80050bc:	bf00      	nop
 80050be:	3710      	adds	r7, #16
 80050c0:	46bd      	mov	sp, r7
 80050c2:	bd80      	pop	{r7, pc}

080050c4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80050c4:	b480      	push	{r7}
 80050c6:	b085      	sub	sp, #20
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d006      	beq.n	80050e2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 80050de:	60fb      	str	r3, [r7, #12]
 80050e0:	e001      	b.n	80050e6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80050e2:	2300      	movs	r3, #0
 80050e4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80050e6:	68fb      	ldr	r3, [r7, #12]
	}
 80050e8:	4618      	mov	r0, r3
 80050ea:	3714      	adds	r7, #20
 80050ec:	46bd      	mov	sp, r7
 80050ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f2:	4770      	bx	lr

080050f4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80050f4:	b580      	push	{r7, lr}
 80050f6:	b086      	sub	sp, #24
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	60f8      	str	r0, [r7, #12]
 80050fc:	60b9      	str	r1, [r7, #8]
 80050fe:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005100:	2300      	movs	r3, #0
 8005102:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005108:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800510e:	2b00      	cmp	r3, #0
 8005110:	d10d      	bne.n	800512e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d14d      	bne.n	80051b6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	689b      	ldr	r3, [r3, #8]
 800511e:	4618      	mov	r0, r3
 8005120:	f001 f9a2 	bl	8006468 <xTaskPriorityDisinherit>
 8005124:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	2200      	movs	r2, #0
 800512a:	609a      	str	r2, [r3, #8]
 800512c:	e043      	b.n	80051b6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d119      	bne.n	8005168 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	6858      	ldr	r0, [r3, #4]
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800513c:	461a      	mov	r2, r3
 800513e:	68b9      	ldr	r1, [r7, #8]
 8005140:	f004 f8ea 	bl	8009318 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	685a      	ldr	r2, [r3, #4]
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800514c:	441a      	add	r2, r3
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	685a      	ldr	r2, [r3, #4]
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	689b      	ldr	r3, [r3, #8]
 800515a:	429a      	cmp	r2, r3
 800515c:	d32b      	bcc.n	80051b6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	681a      	ldr	r2, [r3, #0]
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	605a      	str	r2, [r3, #4]
 8005166:	e026      	b.n	80051b6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	68d8      	ldr	r0, [r3, #12]
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005170:	461a      	mov	r2, r3
 8005172:	68b9      	ldr	r1, [r7, #8]
 8005174:	f004 f8d0 	bl	8009318 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	68da      	ldr	r2, [r3, #12]
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005180:	425b      	negs	r3, r3
 8005182:	441a      	add	r2, r3
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	68da      	ldr	r2, [r3, #12]
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	429a      	cmp	r2, r3
 8005192:	d207      	bcs.n	80051a4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	689a      	ldr	r2, [r3, #8]
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800519c:	425b      	negs	r3, r3
 800519e:	441a      	add	r2, r3
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2b02      	cmp	r3, #2
 80051a8:	d105      	bne.n	80051b6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80051aa:	693b      	ldr	r3, [r7, #16]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d002      	beq.n	80051b6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80051b0:	693b      	ldr	r3, [r7, #16]
 80051b2:	3b01      	subs	r3, #1
 80051b4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80051b6:	693b      	ldr	r3, [r7, #16]
 80051b8:	1c5a      	adds	r2, r3, #1
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80051be:	697b      	ldr	r3, [r7, #20]
}
 80051c0:	4618      	mov	r0, r3
 80051c2:	3718      	adds	r7, #24
 80051c4:	46bd      	mov	sp, r7
 80051c6:	bd80      	pop	{r7, pc}

080051c8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80051c8:	b580      	push	{r7, lr}
 80051ca:	b082      	sub	sp, #8
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
 80051d0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d018      	beq.n	800520c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	68da      	ldr	r2, [r3, #12]
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051e2:	441a      	add	r2, r3
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	68da      	ldr	r2, [r3, #12]
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	689b      	ldr	r3, [r3, #8]
 80051f0:	429a      	cmp	r2, r3
 80051f2:	d303      	bcc.n	80051fc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681a      	ldr	r2, [r3, #0]
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	68d9      	ldr	r1, [r3, #12]
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005204:	461a      	mov	r2, r3
 8005206:	6838      	ldr	r0, [r7, #0]
 8005208:	f004 f886 	bl	8009318 <memcpy>
	}
}
 800520c:	bf00      	nop
 800520e:	3708      	adds	r7, #8
 8005210:	46bd      	mov	sp, r7
 8005212:	bd80      	pop	{r7, pc}

08005214 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005214:	b580      	push	{r7, lr}
 8005216:	b084      	sub	sp, #16
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800521c:	f001 fffa 	bl	8007214 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005226:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005228:	e011      	b.n	800524e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800522e:	2b00      	cmp	r3, #0
 8005230:	d012      	beq.n	8005258 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	3324      	adds	r3, #36	; 0x24
 8005236:	4618      	mov	r0, r3
 8005238:	f000 fe22 	bl	8005e80 <xTaskRemoveFromEventList>
 800523c:	4603      	mov	r3, r0
 800523e:	2b00      	cmp	r3, #0
 8005240:	d001      	beq.n	8005246 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005242:	f000 ff63 	bl	800610c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005246:	7bfb      	ldrb	r3, [r7, #15]
 8005248:	3b01      	subs	r3, #1
 800524a:	b2db      	uxtb	r3, r3
 800524c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800524e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005252:	2b00      	cmp	r3, #0
 8005254:	dce9      	bgt.n	800522a <prvUnlockQueue+0x16>
 8005256:	e000      	b.n	800525a <prvUnlockQueue+0x46>
					break;
 8005258:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	22ff      	movs	r2, #255	; 0xff
 800525e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8005262:	f002 f807 	bl	8007274 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005266:	f001 ffd5 	bl	8007214 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005270:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005272:	e011      	b.n	8005298 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	691b      	ldr	r3, [r3, #16]
 8005278:	2b00      	cmp	r3, #0
 800527a:	d012      	beq.n	80052a2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	3310      	adds	r3, #16
 8005280:	4618      	mov	r0, r3
 8005282:	f000 fdfd 	bl	8005e80 <xTaskRemoveFromEventList>
 8005286:	4603      	mov	r3, r0
 8005288:	2b00      	cmp	r3, #0
 800528a:	d001      	beq.n	8005290 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800528c:	f000 ff3e 	bl	800610c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005290:	7bbb      	ldrb	r3, [r7, #14]
 8005292:	3b01      	subs	r3, #1
 8005294:	b2db      	uxtb	r3, r3
 8005296:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005298:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800529c:	2b00      	cmp	r3, #0
 800529e:	dce9      	bgt.n	8005274 <prvUnlockQueue+0x60>
 80052a0:	e000      	b.n	80052a4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80052a2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	22ff      	movs	r2, #255	; 0xff
 80052a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80052ac:	f001 ffe2 	bl	8007274 <vPortExitCritical>
}
 80052b0:	bf00      	nop
 80052b2:	3710      	adds	r7, #16
 80052b4:	46bd      	mov	sp, r7
 80052b6:	bd80      	pop	{r7, pc}

080052b8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80052b8:	b580      	push	{r7, lr}
 80052ba:	b084      	sub	sp, #16
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80052c0:	f001 ffa8 	bl	8007214 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d102      	bne.n	80052d2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80052cc:	2301      	movs	r3, #1
 80052ce:	60fb      	str	r3, [r7, #12]
 80052d0:	e001      	b.n	80052d6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80052d2:	2300      	movs	r3, #0
 80052d4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80052d6:	f001 ffcd 	bl	8007274 <vPortExitCritical>

	return xReturn;
 80052da:	68fb      	ldr	r3, [r7, #12]
}
 80052dc:	4618      	mov	r0, r3
 80052de:	3710      	adds	r7, #16
 80052e0:	46bd      	mov	sp, r7
 80052e2:	bd80      	pop	{r7, pc}

080052e4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80052e4:	b580      	push	{r7, lr}
 80052e6:	b084      	sub	sp, #16
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80052ec:	f001 ff92 	bl	8007214 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052f8:	429a      	cmp	r2, r3
 80052fa:	d102      	bne.n	8005302 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80052fc:	2301      	movs	r3, #1
 80052fe:	60fb      	str	r3, [r7, #12]
 8005300:	e001      	b.n	8005306 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005302:	2300      	movs	r3, #0
 8005304:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005306:	f001 ffb5 	bl	8007274 <vPortExitCritical>

	return xReturn;
 800530a:	68fb      	ldr	r3, [r7, #12]
}
 800530c:	4618      	mov	r0, r3
 800530e:	3710      	adds	r7, #16
 8005310:	46bd      	mov	sp, r7
 8005312:	bd80      	pop	{r7, pc}

08005314 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005314:	b580      	push	{r7, lr}
 8005316:	b084      	sub	sp, #16
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
 800531c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800531e:	2300      	movs	r3, #0
 8005320:	60fb      	str	r3, [r7, #12]
 8005322:	e01e      	b.n	8005362 <vQueueAddToRegistry+0x4e>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005324:	4a13      	ldr	r2, [pc, #76]	; (8005374 <vQueueAddToRegistry+0x60>)
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800532c:	2b00      	cmp	r3, #0
 800532e:	d115      	bne.n	800535c <vQueueAddToRegistry+0x48>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005330:	4910      	ldr	r1, [pc, #64]	; (8005374 <vQueueAddToRegistry+0x60>)
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	683a      	ldr	r2, [r7, #0]
 8005336:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800533a:	4a0e      	ldr	r2, [pc, #56]	; (8005374 <vQueueAddToRegistry+0x60>)
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	00db      	lsls	r3, r3, #3
 8005340:	4413      	add	r3, r2
 8005342:	687a      	ldr	r2, [r7, #4]
 8005344:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	4618      	mov	r0, r3
 800534a:	f003 fbfb 	bl	8008b44 <SEGGER_SYSVIEW_ShrinkId>
 800534e:	4601      	mov	r1, r0
 8005350:	683b      	ldr	r3, [r7, #0]
 8005352:	461a      	mov	r2, r3
 8005354:	2071      	movs	r0, #113	; 0x71
 8005356:	f002 fee9 	bl	800812c <SEGGER_SYSVIEW_RecordU32x2>
				break;
 800535a:	e006      	b.n	800536a <vQueueAddToRegistry+0x56>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	3301      	adds	r3, #1
 8005360:	60fb      	str	r3, [r7, #12]
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	2b07      	cmp	r3, #7
 8005366:	d9dd      	bls.n	8005324 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005368:	bf00      	nop
 800536a:	bf00      	nop
 800536c:	3710      	adds	r7, #16
 800536e:	46bd      	mov	sp, r7
 8005370:	bd80      	pop	{r7, pc}
 8005372:	bf00      	nop
 8005374:	2000089c 	.word	0x2000089c

08005378 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8005378:	b480      	push	{r7}
 800537a:	b085      	sub	sp, #20
 800537c:	af00      	add	r7, sp, #0
 800537e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005380:	2300      	movs	r3, #0
 8005382:	60fb      	str	r3, [r7, #12]
 8005384:	e016      	b.n	80053b4 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8005386:	4a10      	ldr	r2, [pc, #64]	; (80053c8 <vQueueUnregisterQueue+0x50>)
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	00db      	lsls	r3, r3, #3
 800538c:	4413      	add	r3, r2
 800538e:	685b      	ldr	r3, [r3, #4]
 8005390:	687a      	ldr	r2, [r7, #4]
 8005392:	429a      	cmp	r2, r3
 8005394:	d10b      	bne.n	80053ae <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8005396:	4a0c      	ldr	r2, [pc, #48]	; (80053c8 <vQueueUnregisterQueue+0x50>)
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	2100      	movs	r1, #0
 800539c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 80053a0:	4a09      	ldr	r2, [pc, #36]	; (80053c8 <vQueueUnregisterQueue+0x50>)
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	00db      	lsls	r3, r3, #3
 80053a6:	4413      	add	r3, r2
 80053a8:	2200      	movs	r2, #0
 80053aa:	605a      	str	r2, [r3, #4]
				break;
 80053ac:	e006      	b.n	80053bc <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	3301      	adds	r3, #1
 80053b2:	60fb      	str	r3, [r7, #12]
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	2b07      	cmp	r3, #7
 80053b8:	d9e5      	bls.n	8005386 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 80053ba:	bf00      	nop
 80053bc:	bf00      	nop
 80053be:	3714      	adds	r7, #20
 80053c0:	46bd      	mov	sp, r7
 80053c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c6:	4770      	bx	lr
 80053c8:	2000089c 	.word	0x2000089c

080053cc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80053cc:	b580      	push	{r7, lr}
 80053ce:	b086      	sub	sp, #24
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	60f8      	str	r0, [r7, #12]
 80053d4:	60b9      	str	r1, [r7, #8]
 80053d6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80053dc:	f001 ff1a 	bl	8007214 <vPortEnterCritical>
 80053e0:	697b      	ldr	r3, [r7, #20]
 80053e2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80053e6:	b25b      	sxtb	r3, r3
 80053e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053ec:	d103      	bne.n	80053f6 <vQueueWaitForMessageRestricted+0x2a>
 80053ee:	697b      	ldr	r3, [r7, #20]
 80053f0:	2200      	movs	r2, #0
 80053f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80053f6:	697b      	ldr	r3, [r7, #20]
 80053f8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80053fc:	b25b      	sxtb	r3, r3
 80053fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005402:	d103      	bne.n	800540c <vQueueWaitForMessageRestricted+0x40>
 8005404:	697b      	ldr	r3, [r7, #20]
 8005406:	2200      	movs	r2, #0
 8005408:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800540c:	f001 ff32 	bl	8007274 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005410:	697b      	ldr	r3, [r7, #20]
 8005412:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005414:	2b00      	cmp	r3, #0
 8005416:	d106      	bne.n	8005426 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005418:	697b      	ldr	r3, [r7, #20]
 800541a:	3324      	adds	r3, #36	; 0x24
 800541c:	687a      	ldr	r2, [r7, #4]
 800541e:	68b9      	ldr	r1, [r7, #8]
 8005420:	4618      	mov	r0, r3
 8005422:	f000 fcff 	bl	8005e24 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005426:	6978      	ldr	r0, [r7, #20]
 8005428:	f7ff fef4 	bl	8005214 <prvUnlockQueue>
	}
 800542c:	bf00      	nop
 800542e:	3718      	adds	r7, #24
 8005430:	46bd      	mov	sp, r7
 8005432:	bd80      	pop	{r7, pc}

08005434 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005434:	b580      	push	{r7, lr}
 8005436:	b08e      	sub	sp, #56	; 0x38
 8005438:	af04      	add	r7, sp, #16
 800543a:	60f8      	str	r0, [r7, #12]
 800543c:	60b9      	str	r1, [r7, #8]
 800543e:	607a      	str	r2, [r7, #4]
 8005440:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005442:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005444:	2b00      	cmp	r3, #0
 8005446:	d10a      	bne.n	800545e <xTaskCreateStatic+0x2a>
	__asm volatile
 8005448:	f04f 0350 	mov.w	r3, #80	; 0x50
 800544c:	f383 8811 	msr	BASEPRI, r3
 8005450:	f3bf 8f6f 	isb	sy
 8005454:	f3bf 8f4f 	dsb	sy
 8005458:	623b      	str	r3, [r7, #32]
}
 800545a:	bf00      	nop
 800545c:	e7fe      	b.n	800545c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800545e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005460:	2b00      	cmp	r3, #0
 8005462:	d10a      	bne.n	800547a <xTaskCreateStatic+0x46>
	__asm volatile
 8005464:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005468:	f383 8811 	msr	BASEPRI, r3
 800546c:	f3bf 8f6f 	isb	sy
 8005470:	f3bf 8f4f 	dsb	sy
 8005474:	61fb      	str	r3, [r7, #28]
}
 8005476:	bf00      	nop
 8005478:	e7fe      	b.n	8005478 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800547a:	23a8      	movs	r3, #168	; 0xa8
 800547c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800547e:	693b      	ldr	r3, [r7, #16]
 8005480:	2ba8      	cmp	r3, #168	; 0xa8
 8005482:	d00a      	beq.n	800549a <xTaskCreateStatic+0x66>
	__asm volatile
 8005484:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005488:	f383 8811 	msr	BASEPRI, r3
 800548c:	f3bf 8f6f 	isb	sy
 8005490:	f3bf 8f4f 	dsb	sy
 8005494:	61bb      	str	r3, [r7, #24]
}
 8005496:	bf00      	nop
 8005498:	e7fe      	b.n	8005498 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800549a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800549c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d01e      	beq.n	80054e0 <xTaskCreateStatic+0xac>
 80054a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d01b      	beq.n	80054e0 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80054a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054aa:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80054ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054ae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80054b0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80054b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054b4:	2202      	movs	r2, #2
 80054b6:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80054ba:	2300      	movs	r3, #0
 80054bc:	9303      	str	r3, [sp, #12]
 80054be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054c0:	9302      	str	r3, [sp, #8]
 80054c2:	f107 0314 	add.w	r3, r7, #20
 80054c6:	9301      	str	r3, [sp, #4]
 80054c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054ca:	9300      	str	r3, [sp, #0]
 80054cc:	683b      	ldr	r3, [r7, #0]
 80054ce:	687a      	ldr	r2, [r7, #4]
 80054d0:	68b9      	ldr	r1, [r7, #8]
 80054d2:	68f8      	ldr	r0, [r7, #12]
 80054d4:	f000 f850 	bl	8005578 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80054d8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80054da:	f000 f8f3 	bl	80056c4 <prvAddNewTaskToReadyList>
 80054de:	e001      	b.n	80054e4 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80054e0:	2300      	movs	r3, #0
 80054e2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80054e4:	697b      	ldr	r3, [r7, #20]
	}
 80054e6:	4618      	mov	r0, r3
 80054e8:	3728      	adds	r7, #40	; 0x28
 80054ea:	46bd      	mov	sp, r7
 80054ec:	bd80      	pop	{r7, pc}

080054ee <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80054ee:	b580      	push	{r7, lr}
 80054f0:	b08c      	sub	sp, #48	; 0x30
 80054f2:	af04      	add	r7, sp, #16
 80054f4:	60f8      	str	r0, [r7, #12]
 80054f6:	60b9      	str	r1, [r7, #8]
 80054f8:	603b      	str	r3, [r7, #0]
 80054fa:	4613      	mov	r3, r2
 80054fc:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80054fe:	88fb      	ldrh	r3, [r7, #6]
 8005500:	009b      	lsls	r3, r3, #2
 8005502:	4618      	mov	r0, r3
 8005504:	f001 ffa8 	bl	8007458 <pvPortMalloc>
 8005508:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800550a:	697b      	ldr	r3, [r7, #20]
 800550c:	2b00      	cmp	r3, #0
 800550e:	d00e      	beq.n	800552e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005510:	20a8      	movs	r0, #168	; 0xa8
 8005512:	f001 ffa1 	bl	8007458 <pvPortMalloc>
 8005516:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005518:	69fb      	ldr	r3, [r7, #28]
 800551a:	2b00      	cmp	r3, #0
 800551c:	d003      	beq.n	8005526 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800551e:	69fb      	ldr	r3, [r7, #28]
 8005520:	697a      	ldr	r2, [r7, #20]
 8005522:	631a      	str	r2, [r3, #48]	; 0x30
 8005524:	e005      	b.n	8005532 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005526:	6978      	ldr	r0, [r7, #20]
 8005528:	f002 f862 	bl	80075f0 <vPortFree>
 800552c:	e001      	b.n	8005532 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800552e:	2300      	movs	r3, #0
 8005530:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005532:	69fb      	ldr	r3, [r7, #28]
 8005534:	2b00      	cmp	r3, #0
 8005536:	d017      	beq.n	8005568 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005538:	69fb      	ldr	r3, [r7, #28]
 800553a:	2200      	movs	r2, #0
 800553c:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005540:	88fa      	ldrh	r2, [r7, #6]
 8005542:	2300      	movs	r3, #0
 8005544:	9303      	str	r3, [sp, #12]
 8005546:	69fb      	ldr	r3, [r7, #28]
 8005548:	9302      	str	r3, [sp, #8]
 800554a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800554c:	9301      	str	r3, [sp, #4]
 800554e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005550:	9300      	str	r3, [sp, #0]
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	68b9      	ldr	r1, [r7, #8]
 8005556:	68f8      	ldr	r0, [r7, #12]
 8005558:	f000 f80e 	bl	8005578 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800555c:	69f8      	ldr	r0, [r7, #28]
 800555e:	f000 f8b1 	bl	80056c4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005562:	2301      	movs	r3, #1
 8005564:	61bb      	str	r3, [r7, #24]
 8005566:	e002      	b.n	800556e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005568:	f04f 33ff 	mov.w	r3, #4294967295
 800556c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800556e:	69bb      	ldr	r3, [r7, #24]
	}
 8005570:	4618      	mov	r0, r3
 8005572:	3720      	adds	r7, #32
 8005574:	46bd      	mov	sp, r7
 8005576:	bd80      	pop	{r7, pc}

08005578 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005578:	b580      	push	{r7, lr}
 800557a:	b088      	sub	sp, #32
 800557c:	af00      	add	r7, sp, #0
 800557e:	60f8      	str	r0, [r7, #12]
 8005580:	60b9      	str	r1, [r7, #8]
 8005582:	607a      	str	r2, [r7, #4]
 8005584:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005586:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005588:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	009b      	lsls	r3, r3, #2
 800558e:	461a      	mov	r2, r3
 8005590:	21a5      	movs	r1, #165	; 0xa5
 8005592:	f003 fe3c 	bl	800920e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005596:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005598:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80055a0:	3b01      	subs	r3, #1
 80055a2:	009b      	lsls	r3, r3, #2
 80055a4:	4413      	add	r3, r2
 80055a6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80055a8:	69bb      	ldr	r3, [r7, #24]
 80055aa:	f023 0307 	bic.w	r3, r3, #7
 80055ae:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80055b0:	69bb      	ldr	r3, [r7, #24]
 80055b2:	f003 0307 	and.w	r3, r3, #7
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d00a      	beq.n	80055d0 <prvInitialiseNewTask+0x58>
	__asm volatile
 80055ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055be:	f383 8811 	msr	BASEPRI, r3
 80055c2:	f3bf 8f6f 	isb	sy
 80055c6:	f3bf 8f4f 	dsb	sy
 80055ca:	617b      	str	r3, [r7, #20]
}
 80055cc:	bf00      	nop
 80055ce:	e7fe      	b.n	80055ce <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80055d0:	68bb      	ldr	r3, [r7, #8]
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d01f      	beq.n	8005616 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80055d6:	2300      	movs	r3, #0
 80055d8:	61fb      	str	r3, [r7, #28]
 80055da:	e012      	b.n	8005602 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80055dc:	68ba      	ldr	r2, [r7, #8]
 80055de:	69fb      	ldr	r3, [r7, #28]
 80055e0:	4413      	add	r3, r2
 80055e2:	7819      	ldrb	r1, [r3, #0]
 80055e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80055e6:	69fb      	ldr	r3, [r7, #28]
 80055e8:	4413      	add	r3, r2
 80055ea:	3334      	adds	r3, #52	; 0x34
 80055ec:	460a      	mov	r2, r1
 80055ee:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80055f0:	68ba      	ldr	r2, [r7, #8]
 80055f2:	69fb      	ldr	r3, [r7, #28]
 80055f4:	4413      	add	r3, r2
 80055f6:	781b      	ldrb	r3, [r3, #0]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d006      	beq.n	800560a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80055fc:	69fb      	ldr	r3, [r7, #28]
 80055fe:	3301      	adds	r3, #1
 8005600:	61fb      	str	r3, [r7, #28]
 8005602:	69fb      	ldr	r3, [r7, #28]
 8005604:	2b0f      	cmp	r3, #15
 8005606:	d9e9      	bls.n	80055dc <prvInitialiseNewTask+0x64>
 8005608:	e000      	b.n	800560c <prvInitialiseNewTask+0x94>
			{
				break;
 800560a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800560c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800560e:	2200      	movs	r2, #0
 8005610:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005614:	e003      	b.n	800561e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005616:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005618:	2200      	movs	r2, #0
 800561a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800561e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005620:	2b37      	cmp	r3, #55	; 0x37
 8005622:	d901      	bls.n	8005628 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005624:	2337      	movs	r3, #55	; 0x37
 8005626:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005628:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800562a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800562c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800562e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005630:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005632:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005634:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005636:	2200      	movs	r2, #0
 8005638:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800563a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800563c:	3304      	adds	r3, #4
 800563e:	4618      	mov	r0, r3
 8005640:	f7fe fd72 	bl	8004128 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005644:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005646:	3318      	adds	r3, #24
 8005648:	4618      	mov	r0, r3
 800564a:	f7fe fd6d 	bl	8004128 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800564e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005650:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005652:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005654:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005656:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800565a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800565c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800565e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005660:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005662:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005664:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005666:	2200      	movs	r2, #0
 8005668:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800566c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800566e:	2200      	movs	r2, #0
 8005670:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005674:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005676:	3354      	adds	r3, #84	; 0x54
 8005678:	224c      	movs	r2, #76	; 0x4c
 800567a:	2100      	movs	r1, #0
 800567c:	4618      	mov	r0, r3
 800567e:	f003 fdc6 	bl	800920e <memset>
 8005682:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005684:	4a0c      	ldr	r2, [pc, #48]	; (80056b8 <prvInitialiseNewTask+0x140>)
 8005686:	659a      	str	r2, [r3, #88]	; 0x58
 8005688:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800568a:	4a0c      	ldr	r2, [pc, #48]	; (80056bc <prvInitialiseNewTask+0x144>)
 800568c:	65da      	str	r2, [r3, #92]	; 0x5c
 800568e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005690:	4a0b      	ldr	r2, [pc, #44]	; (80056c0 <prvInitialiseNewTask+0x148>)
 8005692:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005694:	683a      	ldr	r2, [r7, #0]
 8005696:	68f9      	ldr	r1, [r7, #12]
 8005698:	69b8      	ldr	r0, [r7, #24]
 800569a:	f001 fc8d 	bl	8006fb8 <pxPortInitialiseStack>
 800569e:	4602      	mov	r2, r0
 80056a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056a2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80056a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d002      	beq.n	80056b0 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80056aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80056ae:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80056b0:	bf00      	nop
 80056b2:	3720      	adds	r7, #32
 80056b4:	46bd      	mov	sp, r7
 80056b6:	bd80      	pop	{r7, pc}
 80056b8:	200055ac 	.word	0x200055ac
 80056bc:	20005614 	.word	0x20005614
 80056c0:	2000567c 	.word	0x2000567c

080056c4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80056c4:	b5b0      	push	{r4, r5, r7, lr}
 80056c6:	b084      	sub	sp, #16
 80056c8:	af02      	add	r7, sp, #8
 80056ca:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80056cc:	f001 fda2 	bl	8007214 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80056d0:	4b3c      	ldr	r3, [pc, #240]	; (80057c4 <prvAddNewTaskToReadyList+0x100>)
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	3301      	adds	r3, #1
 80056d6:	4a3b      	ldr	r2, [pc, #236]	; (80057c4 <prvAddNewTaskToReadyList+0x100>)
 80056d8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80056da:	4b3b      	ldr	r3, [pc, #236]	; (80057c8 <prvAddNewTaskToReadyList+0x104>)
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d109      	bne.n	80056f6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80056e2:	4a39      	ldr	r2, [pc, #228]	; (80057c8 <prvAddNewTaskToReadyList+0x104>)
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80056e8:	4b36      	ldr	r3, [pc, #216]	; (80057c4 <prvAddNewTaskToReadyList+0x100>)
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	2b01      	cmp	r3, #1
 80056ee:	d110      	bne.n	8005712 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80056f0:	f000 fd30 	bl	8006154 <prvInitialiseTaskLists>
 80056f4:	e00d      	b.n	8005712 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80056f6:	4b35      	ldr	r3, [pc, #212]	; (80057cc <prvAddNewTaskToReadyList+0x108>)
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d109      	bne.n	8005712 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80056fe:	4b32      	ldr	r3, [pc, #200]	; (80057c8 <prvAddNewTaskToReadyList+0x104>)
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005708:	429a      	cmp	r2, r3
 800570a:	d802      	bhi.n	8005712 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800570c:	4a2e      	ldr	r2, [pc, #184]	; (80057c8 <prvAddNewTaskToReadyList+0x104>)
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005712:	4b2f      	ldr	r3, [pc, #188]	; (80057d0 <prvAddNewTaskToReadyList+0x10c>)
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	3301      	adds	r3, #1
 8005718:	4a2d      	ldr	r2, [pc, #180]	; (80057d0 <prvAddNewTaskToReadyList+0x10c>)
 800571a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800571c:	4b2c      	ldr	r3, [pc, #176]	; (80057d0 <prvAddNewTaskToReadyList+0x10c>)
 800571e:	681a      	ldr	r2, [r3, #0]
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2b00      	cmp	r3, #0
 8005728:	d016      	beq.n	8005758 <prvAddNewTaskToReadyList+0x94>
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	4618      	mov	r0, r3
 800572e:	f003 f943 	bl	80089b8 <SEGGER_SYSVIEW_OnTaskCreate>
 8005732:	6878      	ldr	r0, [r7, #4]
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005742:	461d      	mov	r5, r3
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	461c      	mov	r4, r3
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800574e:	1ae3      	subs	r3, r4, r3
 8005750:	9300      	str	r3, [sp, #0]
 8005752:	462b      	mov	r3, r5
 8005754:	f003 fcc2 	bl	80090dc <SYSVIEW_AddTask>

		prvAddTaskToReadyList( pxNewTCB );
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	4618      	mov	r0, r3
 800575c:	f003 f9b0 	bl	8008ac0 <SEGGER_SYSVIEW_OnTaskStartReady>
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005764:	4b1b      	ldr	r3, [pc, #108]	; (80057d4 <prvAddNewTaskToReadyList+0x110>)
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	429a      	cmp	r2, r3
 800576a:	d903      	bls.n	8005774 <prvAddNewTaskToReadyList+0xb0>
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005770:	4a18      	ldr	r2, [pc, #96]	; (80057d4 <prvAddNewTaskToReadyList+0x110>)
 8005772:	6013      	str	r3, [r2, #0]
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005778:	4613      	mov	r3, r2
 800577a:	009b      	lsls	r3, r3, #2
 800577c:	4413      	add	r3, r2
 800577e:	009b      	lsls	r3, r3, #2
 8005780:	4a15      	ldr	r2, [pc, #84]	; (80057d8 <prvAddNewTaskToReadyList+0x114>)
 8005782:	441a      	add	r2, r3
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	3304      	adds	r3, #4
 8005788:	4619      	mov	r1, r3
 800578a:	4610      	mov	r0, r2
 800578c:	f7fe fcd9 	bl	8004142 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005790:	f001 fd70 	bl	8007274 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005794:	4b0d      	ldr	r3, [pc, #52]	; (80057cc <prvAddNewTaskToReadyList+0x108>)
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	2b00      	cmp	r3, #0
 800579a:	d00e      	beq.n	80057ba <prvAddNewTaskToReadyList+0xf6>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800579c:	4b0a      	ldr	r3, [pc, #40]	; (80057c8 <prvAddNewTaskToReadyList+0x104>)
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057a6:	429a      	cmp	r2, r3
 80057a8:	d207      	bcs.n	80057ba <prvAddNewTaskToReadyList+0xf6>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80057aa:	4b0c      	ldr	r3, [pc, #48]	; (80057dc <prvAddNewTaskToReadyList+0x118>)
 80057ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80057b0:	601a      	str	r2, [r3, #0]
 80057b2:	f3bf 8f4f 	dsb	sy
 80057b6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80057ba:	bf00      	nop
 80057bc:	3708      	adds	r7, #8
 80057be:	46bd      	mov	sp, r7
 80057c0:	bdb0      	pop	{r4, r5, r7, pc}
 80057c2:	bf00      	nop
 80057c4:	20000db0 	.word	0x20000db0
 80057c8:	200008dc 	.word	0x200008dc
 80057cc:	20000dbc 	.word	0x20000dbc
 80057d0:	20000dcc 	.word	0x20000dcc
 80057d4:	20000db8 	.word	0x20000db8
 80057d8:	200008e0 	.word	0x200008e0
 80057dc:	e000ed04 	.word	0xe000ed04

080057e0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80057e0:	b580      	push	{r7, lr}
 80057e2:	b084      	sub	sp, #16
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80057e8:	2300      	movs	r3, #0
 80057ea:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d01b      	beq.n	800582a <vTaskDelay+0x4a>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80057f2:	4b15      	ldr	r3, [pc, #84]	; (8005848 <vTaskDelay+0x68>)
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d00a      	beq.n	8005810 <vTaskDelay+0x30>
	__asm volatile
 80057fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057fe:	f383 8811 	msr	BASEPRI, r3
 8005802:	f3bf 8f6f 	isb	sy
 8005806:	f3bf 8f4f 	dsb	sy
 800580a:	60bb      	str	r3, [r7, #8]
}
 800580c:	bf00      	nop
 800580e:	e7fe      	b.n	800580e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005810:	f000 f8a0 	bl	8005954 <vTaskSuspendAll>
			{
				traceTASK_DELAY();
 8005814:	6879      	ldr	r1, [r7, #4]
 8005816:	2023      	movs	r0, #35	; 0x23
 8005818:	f002 fc4c 	bl	80080b4 <SEGGER_SYSVIEW_RecordU32>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800581c:	2100      	movs	r1, #0
 800581e:	6878      	ldr	r0, [r7, #4]
 8005820:	f000 ff4e 	bl	80066c0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005824:	f000 f8a4 	bl	8005970 <xTaskResumeAll>
 8005828:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	2b00      	cmp	r3, #0
 800582e:	d107      	bne.n	8005840 <vTaskDelay+0x60>
		{
			portYIELD_WITHIN_API();
 8005830:	4b06      	ldr	r3, [pc, #24]	; (800584c <vTaskDelay+0x6c>)
 8005832:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005836:	601a      	str	r2, [r3, #0]
 8005838:	f3bf 8f4f 	dsb	sy
 800583c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005840:	bf00      	nop
 8005842:	3710      	adds	r7, #16
 8005844:	46bd      	mov	sp, r7
 8005846:	bd80      	pop	{r7, pc}
 8005848:	20000dd8 	.word	0x20000dd8
 800584c:	e000ed04 	.word	0xe000ed04

08005850 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005850:	b580      	push	{r7, lr}
 8005852:	b08a      	sub	sp, #40	; 0x28
 8005854:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005856:	2300      	movs	r3, #0
 8005858:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800585a:	2300      	movs	r3, #0
 800585c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800585e:	463a      	mov	r2, r7
 8005860:	1d39      	adds	r1, r7, #4
 8005862:	f107 0308 	add.w	r3, r7, #8
 8005866:	4618      	mov	r0, r3
 8005868:	f7fe fa1c 	bl	8003ca4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800586c:	6839      	ldr	r1, [r7, #0]
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	68ba      	ldr	r2, [r7, #8]
 8005872:	9202      	str	r2, [sp, #8]
 8005874:	9301      	str	r3, [sp, #4]
 8005876:	2300      	movs	r3, #0
 8005878:	9300      	str	r3, [sp, #0]
 800587a:	2300      	movs	r3, #0
 800587c:	460a      	mov	r2, r1
 800587e:	492d      	ldr	r1, [pc, #180]	; (8005934 <vTaskStartScheduler+0xe4>)
 8005880:	482d      	ldr	r0, [pc, #180]	; (8005938 <vTaskStartScheduler+0xe8>)
 8005882:	f7ff fdd7 	bl	8005434 <xTaskCreateStatic>
 8005886:	4603      	mov	r3, r0
 8005888:	4a2c      	ldr	r2, [pc, #176]	; (800593c <vTaskStartScheduler+0xec>)
 800588a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800588c:	4b2b      	ldr	r3, [pc, #172]	; (800593c <vTaskStartScheduler+0xec>)
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	2b00      	cmp	r3, #0
 8005892:	d002      	beq.n	800589a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005894:	2301      	movs	r3, #1
 8005896:	617b      	str	r3, [r7, #20]
 8005898:	e001      	b.n	800589e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800589a:	2300      	movs	r3, #0
 800589c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800589e:	697b      	ldr	r3, [r7, #20]
 80058a0:	2b01      	cmp	r3, #1
 80058a2:	d102      	bne.n	80058aa <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80058a4:	f000 ff60 	bl	8006768 <xTimerCreateTimerTask>
 80058a8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80058aa:	697b      	ldr	r3, [r7, #20]
 80058ac:	2b01      	cmp	r3, #1
 80058ae:	d12e      	bne.n	800590e <vTaskStartScheduler+0xbe>
	__asm volatile
 80058b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058b4:	f383 8811 	msr	BASEPRI, r3
 80058b8:	f3bf 8f6f 	isb	sy
 80058bc:	f3bf 8f4f 	dsb	sy
 80058c0:	613b      	str	r3, [r7, #16]
}
 80058c2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80058c4:	4b1e      	ldr	r3, [pc, #120]	; (8005940 <vTaskStartScheduler+0xf0>)
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	3354      	adds	r3, #84	; 0x54
 80058ca:	4a1e      	ldr	r2, [pc, #120]	; (8005944 <vTaskStartScheduler+0xf4>)
 80058cc:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80058ce:	4b1e      	ldr	r3, [pc, #120]	; (8005948 <vTaskStartScheduler+0xf8>)
 80058d0:	f04f 32ff 	mov.w	r2, #4294967295
 80058d4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80058d6:	4b1d      	ldr	r3, [pc, #116]	; (800594c <vTaskStartScheduler+0xfc>)
 80058d8:	2201      	movs	r2, #1
 80058da:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80058dc:	4b1c      	ldr	r3, [pc, #112]	; (8005950 <vTaskStartScheduler+0x100>)
 80058de:	2200      	movs	r2, #0
 80058e0:	601a      	str	r2, [r3, #0]
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		traceTASK_SWITCHED_IN();
 80058e2:	4b17      	ldr	r3, [pc, #92]	; (8005940 <vTaskStartScheduler+0xf0>)
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	3334      	adds	r3, #52	; 0x34
 80058e8:	2205      	movs	r2, #5
 80058ea:	4912      	ldr	r1, [pc, #72]	; (8005934 <vTaskStartScheduler+0xe4>)
 80058ec:	4618      	mov	r0, r3
 80058ee:	f003 fc7e 	bl	80091ee <memcmp>
 80058f2:	4603      	mov	r3, r0
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d005      	beq.n	8005904 <vTaskStartScheduler+0xb4>
 80058f8:	4b11      	ldr	r3, [pc, #68]	; (8005940 <vTaskStartScheduler+0xf0>)
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	4618      	mov	r0, r3
 80058fe:	f003 f89d 	bl	8008a3c <SEGGER_SYSVIEW_OnTaskStartExec>
 8005902:	e001      	b.n	8005908 <vTaskStartScheduler+0xb8>
 8005904:	f003 f83c 	bl	8008980 <SEGGER_SYSVIEW_OnIdle>

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005908:	f001 fbe2 	bl	80070d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800590c:	e00e      	b.n	800592c <vTaskStartScheduler+0xdc>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800590e:	697b      	ldr	r3, [r7, #20]
 8005910:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005914:	d10a      	bne.n	800592c <vTaskStartScheduler+0xdc>
	__asm volatile
 8005916:	f04f 0350 	mov.w	r3, #80	; 0x50
 800591a:	f383 8811 	msr	BASEPRI, r3
 800591e:	f3bf 8f6f 	isb	sy
 8005922:	f3bf 8f4f 	dsb	sy
 8005926:	60fb      	str	r3, [r7, #12]
}
 8005928:	bf00      	nop
 800592a:	e7fe      	b.n	800592a <vTaskStartScheduler+0xda>
}
 800592c:	bf00      	nop
 800592e:	3718      	adds	r7, #24
 8005930:	46bd      	mov	sp, r7
 8005932:	bd80      	pop	{r7, pc}
 8005934:	0800947c 	.word	0x0800947c
 8005938:	08006125 	.word	0x08006125
 800593c:	20000dd4 	.word	0x20000dd4
 8005940:	200008dc 	.word	0x200008dc
 8005944:	2000005c 	.word	0x2000005c
 8005948:	20000dd0 	.word	0x20000dd0
 800594c:	20000dbc 	.word	0x20000dbc
 8005950:	20000db4 	.word	0x20000db4

08005954 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005954:	b480      	push	{r7}
 8005956:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005958:	4b04      	ldr	r3, [pc, #16]	; (800596c <vTaskSuspendAll+0x18>)
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	3301      	adds	r3, #1
 800595e:	4a03      	ldr	r2, [pc, #12]	; (800596c <vTaskSuspendAll+0x18>)
 8005960:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005962:	bf00      	nop
 8005964:	46bd      	mov	sp, r7
 8005966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596a:	4770      	bx	lr
 800596c:	20000dd8 	.word	0x20000dd8

08005970 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005970:	b580      	push	{r7, lr}
 8005972:	b084      	sub	sp, #16
 8005974:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005976:	2300      	movs	r3, #0
 8005978:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800597a:	2300      	movs	r3, #0
 800597c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800597e:	4b44      	ldr	r3, [pc, #272]	; (8005a90 <xTaskResumeAll+0x120>)
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	2b00      	cmp	r3, #0
 8005984:	d10a      	bne.n	800599c <xTaskResumeAll+0x2c>
	__asm volatile
 8005986:	f04f 0350 	mov.w	r3, #80	; 0x50
 800598a:	f383 8811 	msr	BASEPRI, r3
 800598e:	f3bf 8f6f 	isb	sy
 8005992:	f3bf 8f4f 	dsb	sy
 8005996:	603b      	str	r3, [r7, #0]
}
 8005998:	bf00      	nop
 800599a:	e7fe      	b.n	800599a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800599c:	f001 fc3a 	bl	8007214 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80059a0:	4b3b      	ldr	r3, [pc, #236]	; (8005a90 <xTaskResumeAll+0x120>)
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	3b01      	subs	r3, #1
 80059a6:	4a3a      	ldr	r2, [pc, #232]	; (8005a90 <xTaskResumeAll+0x120>)
 80059a8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80059aa:	4b39      	ldr	r3, [pc, #228]	; (8005a90 <xTaskResumeAll+0x120>)
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d166      	bne.n	8005a80 <xTaskResumeAll+0x110>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80059b2:	4b38      	ldr	r3, [pc, #224]	; (8005a94 <xTaskResumeAll+0x124>)
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d062      	beq.n	8005a80 <xTaskResumeAll+0x110>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80059ba:	e033      	b.n	8005a24 <xTaskResumeAll+0xb4>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80059bc:	4b36      	ldr	r3, [pc, #216]	; (8005a98 <xTaskResumeAll+0x128>)
 80059be:	68db      	ldr	r3, [r3, #12]
 80059c0:	68db      	ldr	r3, [r3, #12]
 80059c2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	3318      	adds	r3, #24
 80059c8:	4618      	mov	r0, r3
 80059ca:	f7fe fc17 	bl	80041fc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	3304      	adds	r3, #4
 80059d2:	4618      	mov	r0, r3
 80059d4:	f7fe fc12 	bl	80041fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	4618      	mov	r0, r3
 80059dc:	f003 f870 	bl	8008ac0 <SEGGER_SYSVIEW_OnTaskStartReady>
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059e4:	4b2d      	ldr	r3, [pc, #180]	; (8005a9c <xTaskResumeAll+0x12c>)
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	429a      	cmp	r2, r3
 80059ea:	d903      	bls.n	80059f4 <xTaskResumeAll+0x84>
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059f0:	4a2a      	ldr	r2, [pc, #168]	; (8005a9c <xTaskResumeAll+0x12c>)
 80059f2:	6013      	str	r3, [r2, #0]
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059f8:	4613      	mov	r3, r2
 80059fa:	009b      	lsls	r3, r3, #2
 80059fc:	4413      	add	r3, r2
 80059fe:	009b      	lsls	r3, r3, #2
 8005a00:	4a27      	ldr	r2, [pc, #156]	; (8005aa0 <xTaskResumeAll+0x130>)
 8005a02:	441a      	add	r2, r3
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	3304      	adds	r3, #4
 8005a08:	4619      	mov	r1, r3
 8005a0a:	4610      	mov	r0, r2
 8005a0c:	f7fe fb99 	bl	8004142 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a14:	4b23      	ldr	r3, [pc, #140]	; (8005aa4 <xTaskResumeAll+0x134>)
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a1a:	429a      	cmp	r2, r3
 8005a1c:	d302      	bcc.n	8005a24 <xTaskResumeAll+0xb4>
					{
						xYieldPending = pdTRUE;
 8005a1e:	4b22      	ldr	r3, [pc, #136]	; (8005aa8 <xTaskResumeAll+0x138>)
 8005a20:	2201      	movs	r2, #1
 8005a22:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005a24:	4b1c      	ldr	r3, [pc, #112]	; (8005a98 <xTaskResumeAll+0x128>)
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d1c7      	bne.n	80059bc <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d001      	beq.n	8005a36 <xTaskResumeAll+0xc6>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005a32:	f000 fc69 	bl	8006308 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005a36:	4b1d      	ldr	r3, [pc, #116]	; (8005aac <xTaskResumeAll+0x13c>)
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d010      	beq.n	8005a64 <xTaskResumeAll+0xf4>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005a42:	f000 f859 	bl	8005af8 <xTaskIncrementTick>
 8005a46:	4603      	mov	r3, r0
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d002      	beq.n	8005a52 <xTaskResumeAll+0xe2>
							{
								xYieldPending = pdTRUE;
 8005a4c:	4b16      	ldr	r3, [pc, #88]	; (8005aa8 <xTaskResumeAll+0x138>)
 8005a4e:	2201      	movs	r2, #1
 8005a50:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	3b01      	subs	r3, #1
 8005a56:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d1f1      	bne.n	8005a42 <xTaskResumeAll+0xd2>

						xPendedTicks = 0;
 8005a5e:	4b13      	ldr	r3, [pc, #76]	; (8005aac <xTaskResumeAll+0x13c>)
 8005a60:	2200      	movs	r2, #0
 8005a62:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005a64:	4b10      	ldr	r3, [pc, #64]	; (8005aa8 <xTaskResumeAll+0x138>)
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d009      	beq.n	8005a80 <xTaskResumeAll+0x110>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005a6c:	2301      	movs	r3, #1
 8005a6e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005a70:	4b0f      	ldr	r3, [pc, #60]	; (8005ab0 <xTaskResumeAll+0x140>)
 8005a72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005a76:	601a      	str	r2, [r3, #0]
 8005a78:	f3bf 8f4f 	dsb	sy
 8005a7c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005a80:	f001 fbf8 	bl	8007274 <vPortExitCritical>

	return xAlreadyYielded;
 8005a84:	68bb      	ldr	r3, [r7, #8]
}
 8005a86:	4618      	mov	r0, r3
 8005a88:	3710      	adds	r7, #16
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	bd80      	pop	{r7, pc}
 8005a8e:	bf00      	nop
 8005a90:	20000dd8 	.word	0x20000dd8
 8005a94:	20000db0 	.word	0x20000db0
 8005a98:	20000d70 	.word	0x20000d70
 8005a9c:	20000db8 	.word	0x20000db8
 8005aa0:	200008e0 	.word	0x200008e0
 8005aa4:	200008dc 	.word	0x200008dc
 8005aa8:	20000dc4 	.word	0x20000dc4
 8005aac:	20000dc0 	.word	0x20000dc0
 8005ab0:	e000ed04 	.word	0xe000ed04

08005ab4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005ab4:	b480      	push	{r7}
 8005ab6:	b083      	sub	sp, #12
 8005ab8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005aba:	4b05      	ldr	r3, [pc, #20]	; (8005ad0 <xTaskGetTickCount+0x1c>)
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005ac0:	687b      	ldr	r3, [r7, #4]
}
 8005ac2:	4618      	mov	r0, r3
 8005ac4:	370c      	adds	r7, #12
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005acc:	4770      	bx	lr
 8005ace:	bf00      	nop
 8005ad0:	20000db4 	.word	0x20000db4

08005ad4 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8005ad4:	b580      	push	{r7, lr}
 8005ad6:	b082      	sub	sp, #8
 8005ad8:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005ada:	f001 fc7d 	bl	80073d8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8005ade:	2300      	movs	r3, #0
 8005ae0:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8005ae2:	4b04      	ldr	r3, [pc, #16]	; (8005af4 <xTaskGetTickCountFromISR+0x20>)
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005ae8:	683b      	ldr	r3, [r7, #0]
}
 8005aea:	4618      	mov	r0, r3
 8005aec:	3708      	adds	r7, #8
 8005aee:	46bd      	mov	sp, r7
 8005af0:	bd80      	pop	{r7, pc}
 8005af2:	bf00      	nop
 8005af4:	20000db4 	.word	0x20000db4

08005af8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005af8:	b580      	push	{r7, lr}
 8005afa:	b086      	sub	sp, #24
 8005afc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005afe:	2300      	movs	r3, #0
 8005b00:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005b02:	4b51      	ldr	r3, [pc, #324]	; (8005c48 <xTaskIncrementTick+0x150>)
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	f040 8093 	bne.w	8005c32 <xTaskIncrementTick+0x13a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005b0c:	4b4f      	ldr	r3, [pc, #316]	; (8005c4c <xTaskIncrementTick+0x154>)
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	3301      	adds	r3, #1
 8005b12:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005b14:	4a4d      	ldr	r2, [pc, #308]	; (8005c4c <xTaskIncrementTick+0x154>)
 8005b16:	693b      	ldr	r3, [r7, #16]
 8005b18:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005b1a:	693b      	ldr	r3, [r7, #16]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d120      	bne.n	8005b62 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8005b20:	4b4b      	ldr	r3, [pc, #300]	; (8005c50 <xTaskIncrementTick+0x158>)
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d00a      	beq.n	8005b40 <xTaskIncrementTick+0x48>
	__asm volatile
 8005b2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b2e:	f383 8811 	msr	BASEPRI, r3
 8005b32:	f3bf 8f6f 	isb	sy
 8005b36:	f3bf 8f4f 	dsb	sy
 8005b3a:	603b      	str	r3, [r7, #0]
}
 8005b3c:	bf00      	nop
 8005b3e:	e7fe      	b.n	8005b3e <xTaskIncrementTick+0x46>
 8005b40:	4b43      	ldr	r3, [pc, #268]	; (8005c50 <xTaskIncrementTick+0x158>)
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	60fb      	str	r3, [r7, #12]
 8005b46:	4b43      	ldr	r3, [pc, #268]	; (8005c54 <xTaskIncrementTick+0x15c>)
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	4a41      	ldr	r2, [pc, #260]	; (8005c50 <xTaskIncrementTick+0x158>)
 8005b4c:	6013      	str	r3, [r2, #0]
 8005b4e:	4a41      	ldr	r2, [pc, #260]	; (8005c54 <xTaskIncrementTick+0x15c>)
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	6013      	str	r3, [r2, #0]
 8005b54:	4b40      	ldr	r3, [pc, #256]	; (8005c58 <xTaskIncrementTick+0x160>)
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	3301      	adds	r3, #1
 8005b5a:	4a3f      	ldr	r2, [pc, #252]	; (8005c58 <xTaskIncrementTick+0x160>)
 8005b5c:	6013      	str	r3, [r2, #0]
 8005b5e:	f000 fbd3 	bl	8006308 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005b62:	4b3e      	ldr	r3, [pc, #248]	; (8005c5c <xTaskIncrementTick+0x164>)
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	693a      	ldr	r2, [r7, #16]
 8005b68:	429a      	cmp	r2, r3
 8005b6a:	d34d      	bcc.n	8005c08 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005b6c:	4b38      	ldr	r3, [pc, #224]	; (8005c50 <xTaskIncrementTick+0x158>)
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d104      	bne.n	8005b80 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b76:	4b39      	ldr	r3, [pc, #228]	; (8005c5c <xTaskIncrementTick+0x164>)
 8005b78:	f04f 32ff 	mov.w	r2, #4294967295
 8005b7c:	601a      	str	r2, [r3, #0]
					break;
 8005b7e:	e043      	b.n	8005c08 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005b80:	4b33      	ldr	r3, [pc, #204]	; (8005c50 <xTaskIncrementTick+0x158>)
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	68db      	ldr	r3, [r3, #12]
 8005b86:	68db      	ldr	r3, [r3, #12]
 8005b88:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005b8a:	68bb      	ldr	r3, [r7, #8]
 8005b8c:	685b      	ldr	r3, [r3, #4]
 8005b8e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005b90:	693a      	ldr	r2, [r7, #16]
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	429a      	cmp	r2, r3
 8005b96:	d203      	bcs.n	8005ba0 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005b98:	4a30      	ldr	r2, [pc, #192]	; (8005c5c <xTaskIncrementTick+0x164>)
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005b9e:	e033      	b.n	8005c08 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005ba0:	68bb      	ldr	r3, [r7, #8]
 8005ba2:	3304      	adds	r3, #4
 8005ba4:	4618      	mov	r0, r3
 8005ba6:	f7fe fb29 	bl	80041fc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005baa:	68bb      	ldr	r3, [r7, #8]
 8005bac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d004      	beq.n	8005bbc <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005bb2:	68bb      	ldr	r3, [r7, #8]
 8005bb4:	3318      	adds	r3, #24
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	f7fe fb20 	bl	80041fc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005bbc:	68bb      	ldr	r3, [r7, #8]
 8005bbe:	4618      	mov	r0, r3
 8005bc0:	f002 ff7e 	bl	8008ac0 <SEGGER_SYSVIEW_OnTaskStartReady>
 8005bc4:	68bb      	ldr	r3, [r7, #8]
 8005bc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005bc8:	4b25      	ldr	r3, [pc, #148]	; (8005c60 <xTaskIncrementTick+0x168>)
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	429a      	cmp	r2, r3
 8005bce:	d903      	bls.n	8005bd8 <xTaskIncrementTick+0xe0>
 8005bd0:	68bb      	ldr	r3, [r7, #8]
 8005bd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bd4:	4a22      	ldr	r2, [pc, #136]	; (8005c60 <xTaskIncrementTick+0x168>)
 8005bd6:	6013      	str	r3, [r2, #0]
 8005bd8:	68bb      	ldr	r3, [r7, #8]
 8005bda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005bdc:	4613      	mov	r3, r2
 8005bde:	009b      	lsls	r3, r3, #2
 8005be0:	4413      	add	r3, r2
 8005be2:	009b      	lsls	r3, r3, #2
 8005be4:	4a1f      	ldr	r2, [pc, #124]	; (8005c64 <xTaskIncrementTick+0x16c>)
 8005be6:	441a      	add	r2, r3
 8005be8:	68bb      	ldr	r3, [r7, #8]
 8005bea:	3304      	adds	r3, #4
 8005bec:	4619      	mov	r1, r3
 8005bee:	4610      	mov	r0, r2
 8005bf0:	f7fe faa7 	bl	8004142 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005bf4:	68bb      	ldr	r3, [r7, #8]
 8005bf6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005bf8:	4b1b      	ldr	r3, [pc, #108]	; (8005c68 <xTaskIncrementTick+0x170>)
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bfe:	429a      	cmp	r2, r3
 8005c00:	d3b4      	bcc.n	8005b6c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8005c02:	2301      	movs	r3, #1
 8005c04:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005c06:	e7b1      	b.n	8005b6c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005c08:	4b17      	ldr	r3, [pc, #92]	; (8005c68 <xTaskIncrementTick+0x170>)
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c0e:	4915      	ldr	r1, [pc, #84]	; (8005c64 <xTaskIncrementTick+0x16c>)
 8005c10:	4613      	mov	r3, r2
 8005c12:	009b      	lsls	r3, r3, #2
 8005c14:	4413      	add	r3, r2
 8005c16:	009b      	lsls	r3, r3, #2
 8005c18:	440b      	add	r3, r1
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	2b01      	cmp	r3, #1
 8005c1e:	d901      	bls.n	8005c24 <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 8005c20:	2301      	movs	r3, #1
 8005c22:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005c24:	4b11      	ldr	r3, [pc, #68]	; (8005c6c <xTaskIncrementTick+0x174>)
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d007      	beq.n	8005c3c <xTaskIncrementTick+0x144>
			{
				xSwitchRequired = pdTRUE;
 8005c2c:	2301      	movs	r3, #1
 8005c2e:	617b      	str	r3, [r7, #20]
 8005c30:	e004      	b.n	8005c3c <xTaskIncrementTick+0x144>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005c32:	4b0f      	ldr	r3, [pc, #60]	; (8005c70 <xTaskIncrementTick+0x178>)
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	3301      	adds	r3, #1
 8005c38:	4a0d      	ldr	r2, [pc, #52]	; (8005c70 <xTaskIncrementTick+0x178>)
 8005c3a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005c3c:	697b      	ldr	r3, [r7, #20]
}
 8005c3e:	4618      	mov	r0, r3
 8005c40:	3718      	adds	r7, #24
 8005c42:	46bd      	mov	sp, r7
 8005c44:	bd80      	pop	{r7, pc}
 8005c46:	bf00      	nop
 8005c48:	20000dd8 	.word	0x20000dd8
 8005c4c:	20000db4 	.word	0x20000db4
 8005c50:	20000d68 	.word	0x20000d68
 8005c54:	20000d6c 	.word	0x20000d6c
 8005c58:	20000dc8 	.word	0x20000dc8
 8005c5c:	20000dd0 	.word	0x20000dd0
 8005c60:	20000db8 	.word	0x20000db8
 8005c64:	200008e0 	.word	0x200008e0
 8005c68:	200008dc 	.word	0x200008dc
 8005c6c:	20000dc4 	.word	0x20000dc4
 8005c70:	20000dc0 	.word	0x20000dc0

08005c74 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005c74:	b580      	push	{r7, lr}
 8005c76:	b084      	sub	sp, #16
 8005c78:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005c7a:	4b33      	ldr	r3, [pc, #204]	; (8005d48 <vTaskSwitchContext+0xd4>)
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d003      	beq.n	8005c8a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005c82:	4b32      	ldr	r3, [pc, #200]	; (8005d4c <vTaskSwitchContext+0xd8>)
 8005c84:	2201      	movs	r2, #1
 8005c86:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005c88:	e059      	b.n	8005d3e <vTaskSwitchContext+0xca>
		xYieldPending = pdFALSE;
 8005c8a:	4b30      	ldr	r3, [pc, #192]	; (8005d4c <vTaskSwitchContext+0xd8>)
 8005c8c:	2200      	movs	r2, #0
 8005c8e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005c90:	4b2f      	ldr	r3, [pc, #188]	; (8005d50 <vTaskSwitchContext+0xdc>)
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	60fb      	str	r3, [r7, #12]
 8005c96:	e010      	b.n	8005cba <vTaskSwitchContext+0x46>
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d10a      	bne.n	8005cb4 <vTaskSwitchContext+0x40>
	__asm volatile
 8005c9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ca2:	f383 8811 	msr	BASEPRI, r3
 8005ca6:	f3bf 8f6f 	isb	sy
 8005caa:	f3bf 8f4f 	dsb	sy
 8005cae:	607b      	str	r3, [r7, #4]
}
 8005cb0:	bf00      	nop
 8005cb2:	e7fe      	b.n	8005cb2 <vTaskSwitchContext+0x3e>
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	3b01      	subs	r3, #1
 8005cb8:	60fb      	str	r3, [r7, #12]
 8005cba:	4926      	ldr	r1, [pc, #152]	; (8005d54 <vTaskSwitchContext+0xe0>)
 8005cbc:	68fa      	ldr	r2, [r7, #12]
 8005cbe:	4613      	mov	r3, r2
 8005cc0:	009b      	lsls	r3, r3, #2
 8005cc2:	4413      	add	r3, r2
 8005cc4:	009b      	lsls	r3, r3, #2
 8005cc6:	440b      	add	r3, r1
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d0e4      	beq.n	8005c98 <vTaskSwitchContext+0x24>
 8005cce:	68fa      	ldr	r2, [r7, #12]
 8005cd0:	4613      	mov	r3, r2
 8005cd2:	009b      	lsls	r3, r3, #2
 8005cd4:	4413      	add	r3, r2
 8005cd6:	009b      	lsls	r3, r3, #2
 8005cd8:	4a1e      	ldr	r2, [pc, #120]	; (8005d54 <vTaskSwitchContext+0xe0>)
 8005cda:	4413      	add	r3, r2
 8005cdc:	60bb      	str	r3, [r7, #8]
 8005cde:	68bb      	ldr	r3, [r7, #8]
 8005ce0:	685b      	ldr	r3, [r3, #4]
 8005ce2:	685a      	ldr	r2, [r3, #4]
 8005ce4:	68bb      	ldr	r3, [r7, #8]
 8005ce6:	605a      	str	r2, [r3, #4]
 8005ce8:	68bb      	ldr	r3, [r7, #8]
 8005cea:	685a      	ldr	r2, [r3, #4]
 8005cec:	68bb      	ldr	r3, [r7, #8]
 8005cee:	3308      	adds	r3, #8
 8005cf0:	429a      	cmp	r2, r3
 8005cf2:	d104      	bne.n	8005cfe <vTaskSwitchContext+0x8a>
 8005cf4:	68bb      	ldr	r3, [r7, #8]
 8005cf6:	685b      	ldr	r3, [r3, #4]
 8005cf8:	685a      	ldr	r2, [r3, #4]
 8005cfa:	68bb      	ldr	r3, [r7, #8]
 8005cfc:	605a      	str	r2, [r3, #4]
 8005cfe:	68bb      	ldr	r3, [r7, #8]
 8005d00:	685b      	ldr	r3, [r3, #4]
 8005d02:	68db      	ldr	r3, [r3, #12]
 8005d04:	4a14      	ldr	r2, [pc, #80]	; (8005d58 <vTaskSwitchContext+0xe4>)
 8005d06:	6013      	str	r3, [r2, #0]
 8005d08:	4a11      	ldr	r2, [pc, #68]	; (8005d50 <vTaskSwitchContext+0xdc>)
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	6013      	str	r3, [r2, #0]
		traceTASK_SWITCHED_IN();
 8005d0e:	4b12      	ldr	r3, [pc, #72]	; (8005d58 <vTaskSwitchContext+0xe4>)
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	3334      	adds	r3, #52	; 0x34
 8005d14:	2205      	movs	r2, #5
 8005d16:	4911      	ldr	r1, [pc, #68]	; (8005d5c <vTaskSwitchContext+0xe8>)
 8005d18:	4618      	mov	r0, r3
 8005d1a:	f003 fa68 	bl	80091ee <memcmp>
 8005d1e:	4603      	mov	r3, r0
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d005      	beq.n	8005d30 <vTaskSwitchContext+0xbc>
 8005d24:	4b0c      	ldr	r3, [pc, #48]	; (8005d58 <vTaskSwitchContext+0xe4>)
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	4618      	mov	r0, r3
 8005d2a:	f002 fe87 	bl	8008a3c <SEGGER_SYSVIEW_OnTaskStartExec>
 8005d2e:	e001      	b.n	8005d34 <vTaskSwitchContext+0xc0>
 8005d30:	f002 fe26 	bl	8008980 <SEGGER_SYSVIEW_OnIdle>
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005d34:	4b08      	ldr	r3, [pc, #32]	; (8005d58 <vTaskSwitchContext+0xe4>)
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	3354      	adds	r3, #84	; 0x54
 8005d3a:	4a09      	ldr	r2, [pc, #36]	; (8005d60 <vTaskSwitchContext+0xec>)
 8005d3c:	6013      	str	r3, [r2, #0]
}
 8005d3e:	bf00      	nop
 8005d40:	3710      	adds	r7, #16
 8005d42:	46bd      	mov	sp, r7
 8005d44:	bd80      	pop	{r7, pc}
 8005d46:	bf00      	nop
 8005d48:	20000dd8 	.word	0x20000dd8
 8005d4c:	20000dc4 	.word	0x20000dc4
 8005d50:	20000db8 	.word	0x20000db8
 8005d54:	200008e0 	.word	0x200008e0
 8005d58:	200008dc 	.word	0x200008dc
 8005d5c:	0800947c 	.word	0x0800947c
 8005d60:	2000005c 	.word	0x2000005c

08005d64 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005d64:	b580      	push	{r7, lr}
 8005d66:	b084      	sub	sp, #16
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	6078      	str	r0, [r7, #4]
 8005d6c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d10a      	bne.n	8005d8a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8005d74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d78:	f383 8811 	msr	BASEPRI, r3
 8005d7c:	f3bf 8f6f 	isb	sy
 8005d80:	f3bf 8f4f 	dsb	sy
 8005d84:	60fb      	str	r3, [r7, #12]
}
 8005d86:	bf00      	nop
 8005d88:	e7fe      	b.n	8005d88 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005d8a:	4b07      	ldr	r3, [pc, #28]	; (8005da8 <vTaskPlaceOnEventList+0x44>)
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	3318      	adds	r3, #24
 8005d90:	4619      	mov	r1, r3
 8005d92:	6878      	ldr	r0, [r7, #4]
 8005d94:	f7fe f9f9 	bl	800418a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005d98:	2101      	movs	r1, #1
 8005d9a:	6838      	ldr	r0, [r7, #0]
 8005d9c:	f000 fc90 	bl	80066c0 <prvAddCurrentTaskToDelayedList>
}
 8005da0:	bf00      	nop
 8005da2:	3710      	adds	r7, #16
 8005da4:	46bd      	mov	sp, r7
 8005da6:	bd80      	pop	{r7, pc}
 8005da8:	200008dc 	.word	0x200008dc

08005dac <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b086      	sub	sp, #24
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	60f8      	str	r0, [r7, #12]
 8005db4:	60b9      	str	r1, [r7, #8]
 8005db6:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d10a      	bne.n	8005dd4 <vTaskPlaceOnUnorderedEventList+0x28>
	__asm volatile
 8005dbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005dc2:	f383 8811 	msr	BASEPRI, r3
 8005dc6:	f3bf 8f6f 	isb	sy
 8005dca:	f3bf 8f4f 	dsb	sy
 8005dce:	617b      	str	r3, [r7, #20]
}
 8005dd0:	bf00      	nop
 8005dd2:	e7fe      	b.n	8005dd2 <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 8005dd4:	4b11      	ldr	r3, [pc, #68]	; (8005e1c <vTaskPlaceOnUnorderedEventList+0x70>)
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d10a      	bne.n	8005df2 <vTaskPlaceOnUnorderedEventList+0x46>
	__asm volatile
 8005ddc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005de0:	f383 8811 	msr	BASEPRI, r3
 8005de4:	f3bf 8f6f 	isb	sy
 8005de8:	f3bf 8f4f 	dsb	sy
 8005dec:	613b      	str	r3, [r7, #16]
}
 8005dee:	bf00      	nop
 8005df0:	e7fe      	b.n	8005df0 <vTaskPlaceOnUnorderedEventList+0x44>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8005df2:	4b0b      	ldr	r3, [pc, #44]	; (8005e20 <vTaskPlaceOnUnorderedEventList+0x74>)
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	68ba      	ldr	r2, [r7, #8]
 8005df8:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8005dfc:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005dfe:	4b08      	ldr	r3, [pc, #32]	; (8005e20 <vTaskPlaceOnUnorderedEventList+0x74>)
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	3318      	adds	r3, #24
 8005e04:	4619      	mov	r1, r3
 8005e06:	68f8      	ldr	r0, [r7, #12]
 8005e08:	f7fe f99b 	bl	8004142 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005e0c:	2101      	movs	r1, #1
 8005e0e:	6878      	ldr	r0, [r7, #4]
 8005e10:	f000 fc56 	bl	80066c0 <prvAddCurrentTaskToDelayedList>
}
 8005e14:	bf00      	nop
 8005e16:	3718      	adds	r7, #24
 8005e18:	46bd      	mov	sp, r7
 8005e1a:	bd80      	pop	{r7, pc}
 8005e1c:	20000dd8 	.word	0x20000dd8
 8005e20:	200008dc 	.word	0x200008dc

08005e24 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005e24:	b580      	push	{r7, lr}
 8005e26:	b086      	sub	sp, #24
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	60f8      	str	r0, [r7, #12]
 8005e2c:	60b9      	str	r1, [r7, #8]
 8005e2e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d10a      	bne.n	8005e4c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8005e36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e3a:	f383 8811 	msr	BASEPRI, r3
 8005e3e:	f3bf 8f6f 	isb	sy
 8005e42:	f3bf 8f4f 	dsb	sy
 8005e46:	617b      	str	r3, [r7, #20]
}
 8005e48:	bf00      	nop
 8005e4a:	e7fe      	b.n	8005e4a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005e4c:	4b0b      	ldr	r3, [pc, #44]	; (8005e7c <vTaskPlaceOnEventListRestricted+0x58>)
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	3318      	adds	r3, #24
 8005e52:	4619      	mov	r1, r3
 8005e54:	68f8      	ldr	r0, [r7, #12]
 8005e56:	f7fe f974 	bl	8004142 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d002      	beq.n	8005e66 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8005e60:	f04f 33ff 	mov.w	r3, #4294967295
 8005e64:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 8005e66:	2024      	movs	r0, #36	; 0x24
 8005e68:	f002 f906 	bl	8008078 <SEGGER_SYSVIEW_RecordVoid>
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005e6c:	6879      	ldr	r1, [r7, #4]
 8005e6e:	68b8      	ldr	r0, [r7, #8]
 8005e70:	f000 fc26 	bl	80066c0 <prvAddCurrentTaskToDelayedList>
	}
 8005e74:	bf00      	nop
 8005e76:	3718      	adds	r7, #24
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	bd80      	pop	{r7, pc}
 8005e7c:	200008dc 	.word	0x200008dc

08005e80 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005e80:	b580      	push	{r7, lr}
 8005e82:	b086      	sub	sp, #24
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	68db      	ldr	r3, [r3, #12]
 8005e8c:	68db      	ldr	r3, [r3, #12]
 8005e8e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005e90:	693b      	ldr	r3, [r7, #16]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d10a      	bne.n	8005eac <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8005e96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e9a:	f383 8811 	msr	BASEPRI, r3
 8005e9e:	f3bf 8f6f 	isb	sy
 8005ea2:	f3bf 8f4f 	dsb	sy
 8005ea6:	60fb      	str	r3, [r7, #12]
}
 8005ea8:	bf00      	nop
 8005eaa:	e7fe      	b.n	8005eaa <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005eac:	693b      	ldr	r3, [r7, #16]
 8005eae:	3318      	adds	r3, #24
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	f7fe f9a3 	bl	80041fc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005eb6:	4b20      	ldr	r3, [pc, #128]	; (8005f38 <xTaskRemoveFromEventList+0xb8>)
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d121      	bne.n	8005f02 <xTaskRemoveFromEventList+0x82>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005ebe:	693b      	ldr	r3, [r7, #16]
 8005ec0:	3304      	adds	r3, #4
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	f7fe f99a 	bl	80041fc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005ec8:	693b      	ldr	r3, [r7, #16]
 8005eca:	4618      	mov	r0, r3
 8005ecc:	f002 fdf8 	bl	8008ac0 <SEGGER_SYSVIEW_OnTaskStartReady>
 8005ed0:	693b      	ldr	r3, [r7, #16]
 8005ed2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ed4:	4b19      	ldr	r3, [pc, #100]	; (8005f3c <xTaskRemoveFromEventList+0xbc>)
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	429a      	cmp	r2, r3
 8005eda:	d903      	bls.n	8005ee4 <xTaskRemoveFromEventList+0x64>
 8005edc:	693b      	ldr	r3, [r7, #16]
 8005ede:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ee0:	4a16      	ldr	r2, [pc, #88]	; (8005f3c <xTaskRemoveFromEventList+0xbc>)
 8005ee2:	6013      	str	r3, [r2, #0]
 8005ee4:	693b      	ldr	r3, [r7, #16]
 8005ee6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ee8:	4613      	mov	r3, r2
 8005eea:	009b      	lsls	r3, r3, #2
 8005eec:	4413      	add	r3, r2
 8005eee:	009b      	lsls	r3, r3, #2
 8005ef0:	4a13      	ldr	r2, [pc, #76]	; (8005f40 <xTaskRemoveFromEventList+0xc0>)
 8005ef2:	441a      	add	r2, r3
 8005ef4:	693b      	ldr	r3, [r7, #16]
 8005ef6:	3304      	adds	r3, #4
 8005ef8:	4619      	mov	r1, r3
 8005efa:	4610      	mov	r0, r2
 8005efc:	f7fe f921 	bl	8004142 <vListInsertEnd>
 8005f00:	e005      	b.n	8005f0e <xTaskRemoveFromEventList+0x8e>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005f02:	693b      	ldr	r3, [r7, #16]
 8005f04:	3318      	adds	r3, #24
 8005f06:	4619      	mov	r1, r3
 8005f08:	480e      	ldr	r0, [pc, #56]	; (8005f44 <xTaskRemoveFromEventList+0xc4>)
 8005f0a:	f7fe f91a 	bl	8004142 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005f0e:	693b      	ldr	r3, [r7, #16]
 8005f10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f12:	4b0d      	ldr	r3, [pc, #52]	; (8005f48 <xTaskRemoveFromEventList+0xc8>)
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f18:	429a      	cmp	r2, r3
 8005f1a:	d905      	bls.n	8005f28 <xTaskRemoveFromEventList+0xa8>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005f1c:	2301      	movs	r3, #1
 8005f1e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005f20:	4b0a      	ldr	r3, [pc, #40]	; (8005f4c <xTaskRemoveFromEventList+0xcc>)
 8005f22:	2201      	movs	r2, #1
 8005f24:	601a      	str	r2, [r3, #0]
 8005f26:	e001      	b.n	8005f2c <xTaskRemoveFromEventList+0xac>
	}
	else
	{
		xReturn = pdFALSE;
 8005f28:	2300      	movs	r3, #0
 8005f2a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005f2c:	697b      	ldr	r3, [r7, #20]
}
 8005f2e:	4618      	mov	r0, r3
 8005f30:	3718      	adds	r7, #24
 8005f32:	46bd      	mov	sp, r7
 8005f34:	bd80      	pop	{r7, pc}
 8005f36:	bf00      	nop
 8005f38:	20000dd8 	.word	0x20000dd8
 8005f3c:	20000db8 	.word	0x20000db8
 8005f40:	200008e0 	.word	0x200008e0
 8005f44:	20000d70 	.word	0x20000d70
 8005f48:	200008dc 	.word	0x200008dc
 8005f4c:	20000dc4 	.word	0x20000dc4

08005f50 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8005f50:	b580      	push	{r7, lr}
 8005f52:	b086      	sub	sp, #24
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	6078      	str	r0, [r7, #4]
 8005f58:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8005f5a:	4b2b      	ldr	r3, [pc, #172]	; (8006008 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d10a      	bne.n	8005f78 <vTaskRemoveFromUnorderedEventList+0x28>
	__asm volatile
 8005f62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f66:	f383 8811 	msr	BASEPRI, r3
 8005f6a:	f3bf 8f6f 	isb	sy
 8005f6e:	f3bf 8f4f 	dsb	sy
 8005f72:	613b      	str	r3, [r7, #16]
}
 8005f74:	bf00      	nop
 8005f76:	e7fe      	b.n	8005f76 <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8005f78:	683b      	ldr	r3, [r7, #0]
 8005f7a:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	68db      	ldr	r3, [r3, #12]
 8005f86:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8005f88:	697b      	ldr	r3, [r7, #20]
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d10a      	bne.n	8005fa4 <vTaskRemoveFromUnorderedEventList+0x54>
	__asm volatile
 8005f8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f92:	f383 8811 	msr	BASEPRI, r3
 8005f96:	f3bf 8f6f 	isb	sy
 8005f9a:	f3bf 8f4f 	dsb	sy
 8005f9e:	60fb      	str	r3, [r7, #12]
}
 8005fa0:	bf00      	nop
 8005fa2:	e7fe      	b.n	8005fa2 <vTaskRemoveFromUnorderedEventList+0x52>
	( void ) uxListRemove( pxEventListItem );
 8005fa4:	6878      	ldr	r0, [r7, #4]
 8005fa6:	f7fe f929 	bl	80041fc <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005faa:	697b      	ldr	r3, [r7, #20]
 8005fac:	3304      	adds	r3, #4
 8005fae:	4618      	mov	r0, r3
 8005fb0:	f7fe f924 	bl	80041fc <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8005fb4:	697b      	ldr	r3, [r7, #20]
 8005fb6:	4618      	mov	r0, r3
 8005fb8:	f002 fd82 	bl	8008ac0 <SEGGER_SYSVIEW_OnTaskStartReady>
 8005fbc:	697b      	ldr	r3, [r7, #20]
 8005fbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005fc0:	4b12      	ldr	r3, [pc, #72]	; (800600c <vTaskRemoveFromUnorderedEventList+0xbc>)
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	429a      	cmp	r2, r3
 8005fc6:	d903      	bls.n	8005fd0 <vTaskRemoveFromUnorderedEventList+0x80>
 8005fc8:	697b      	ldr	r3, [r7, #20]
 8005fca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fcc:	4a0f      	ldr	r2, [pc, #60]	; (800600c <vTaskRemoveFromUnorderedEventList+0xbc>)
 8005fce:	6013      	str	r3, [r2, #0]
 8005fd0:	697b      	ldr	r3, [r7, #20]
 8005fd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005fd4:	4613      	mov	r3, r2
 8005fd6:	009b      	lsls	r3, r3, #2
 8005fd8:	4413      	add	r3, r2
 8005fda:	009b      	lsls	r3, r3, #2
 8005fdc:	4a0c      	ldr	r2, [pc, #48]	; (8006010 <vTaskRemoveFromUnorderedEventList+0xc0>)
 8005fde:	441a      	add	r2, r3
 8005fe0:	697b      	ldr	r3, [r7, #20]
 8005fe2:	3304      	adds	r3, #4
 8005fe4:	4619      	mov	r1, r3
 8005fe6:	4610      	mov	r0, r2
 8005fe8:	f7fe f8ab 	bl	8004142 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005fec:	697b      	ldr	r3, [r7, #20]
 8005fee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ff0:	4b08      	ldr	r3, [pc, #32]	; (8006014 <vTaskRemoveFromUnorderedEventList+0xc4>)
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ff6:	429a      	cmp	r2, r3
 8005ff8:	d902      	bls.n	8006000 <vTaskRemoveFromUnorderedEventList+0xb0>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 8005ffa:	4b07      	ldr	r3, [pc, #28]	; (8006018 <vTaskRemoveFromUnorderedEventList+0xc8>)
 8005ffc:	2201      	movs	r2, #1
 8005ffe:	601a      	str	r2, [r3, #0]
	}
}
 8006000:	bf00      	nop
 8006002:	3718      	adds	r7, #24
 8006004:	46bd      	mov	sp, r7
 8006006:	bd80      	pop	{r7, pc}
 8006008:	20000dd8 	.word	0x20000dd8
 800600c:	20000db8 	.word	0x20000db8
 8006010:	200008e0 	.word	0x200008e0
 8006014:	200008dc 	.word	0x200008dc
 8006018:	20000dc4 	.word	0x20000dc4

0800601c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800601c:	b480      	push	{r7}
 800601e:	b083      	sub	sp, #12
 8006020:	af00      	add	r7, sp, #0
 8006022:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006024:	4b06      	ldr	r3, [pc, #24]	; (8006040 <vTaskInternalSetTimeOutState+0x24>)
 8006026:	681a      	ldr	r2, [r3, #0]
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800602c:	4b05      	ldr	r3, [pc, #20]	; (8006044 <vTaskInternalSetTimeOutState+0x28>)
 800602e:	681a      	ldr	r2, [r3, #0]
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	605a      	str	r2, [r3, #4]
}
 8006034:	bf00      	nop
 8006036:	370c      	adds	r7, #12
 8006038:	46bd      	mov	sp, r7
 800603a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603e:	4770      	bx	lr
 8006040:	20000dc8 	.word	0x20000dc8
 8006044:	20000db4 	.word	0x20000db4

08006048 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006048:	b580      	push	{r7, lr}
 800604a:	b088      	sub	sp, #32
 800604c:	af00      	add	r7, sp, #0
 800604e:	6078      	str	r0, [r7, #4]
 8006050:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	2b00      	cmp	r3, #0
 8006056:	d10a      	bne.n	800606e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8006058:	f04f 0350 	mov.w	r3, #80	; 0x50
 800605c:	f383 8811 	msr	BASEPRI, r3
 8006060:	f3bf 8f6f 	isb	sy
 8006064:	f3bf 8f4f 	dsb	sy
 8006068:	613b      	str	r3, [r7, #16]
}
 800606a:	bf00      	nop
 800606c:	e7fe      	b.n	800606c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800606e:	683b      	ldr	r3, [r7, #0]
 8006070:	2b00      	cmp	r3, #0
 8006072:	d10a      	bne.n	800608a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8006074:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006078:	f383 8811 	msr	BASEPRI, r3
 800607c:	f3bf 8f6f 	isb	sy
 8006080:	f3bf 8f4f 	dsb	sy
 8006084:	60fb      	str	r3, [r7, #12]
}
 8006086:	bf00      	nop
 8006088:	e7fe      	b.n	8006088 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800608a:	f001 f8c3 	bl	8007214 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800608e:	4b1d      	ldr	r3, [pc, #116]	; (8006104 <xTaskCheckForTimeOut+0xbc>)
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	685b      	ldr	r3, [r3, #4]
 8006098:	69ba      	ldr	r2, [r7, #24]
 800609a:	1ad3      	subs	r3, r2, r3
 800609c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800609e:	683b      	ldr	r3, [r7, #0]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060a6:	d102      	bne.n	80060ae <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80060a8:	2300      	movs	r3, #0
 80060aa:	61fb      	str	r3, [r7, #28]
 80060ac:	e023      	b.n	80060f6 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681a      	ldr	r2, [r3, #0]
 80060b2:	4b15      	ldr	r3, [pc, #84]	; (8006108 <xTaskCheckForTimeOut+0xc0>)
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	429a      	cmp	r2, r3
 80060b8:	d007      	beq.n	80060ca <xTaskCheckForTimeOut+0x82>
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	685b      	ldr	r3, [r3, #4]
 80060be:	69ba      	ldr	r2, [r7, #24]
 80060c0:	429a      	cmp	r2, r3
 80060c2:	d302      	bcc.n	80060ca <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80060c4:	2301      	movs	r3, #1
 80060c6:	61fb      	str	r3, [r7, #28]
 80060c8:	e015      	b.n	80060f6 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	697a      	ldr	r2, [r7, #20]
 80060d0:	429a      	cmp	r2, r3
 80060d2:	d20b      	bcs.n	80060ec <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	681a      	ldr	r2, [r3, #0]
 80060d8:	697b      	ldr	r3, [r7, #20]
 80060da:	1ad2      	subs	r2, r2, r3
 80060dc:	683b      	ldr	r3, [r7, #0]
 80060de:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80060e0:	6878      	ldr	r0, [r7, #4]
 80060e2:	f7ff ff9b 	bl	800601c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80060e6:	2300      	movs	r3, #0
 80060e8:	61fb      	str	r3, [r7, #28]
 80060ea:	e004      	b.n	80060f6 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80060ec:	683b      	ldr	r3, [r7, #0]
 80060ee:	2200      	movs	r2, #0
 80060f0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80060f2:	2301      	movs	r3, #1
 80060f4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80060f6:	f001 f8bd 	bl	8007274 <vPortExitCritical>

	return xReturn;
 80060fa:	69fb      	ldr	r3, [r7, #28]
}
 80060fc:	4618      	mov	r0, r3
 80060fe:	3720      	adds	r7, #32
 8006100:	46bd      	mov	sp, r7
 8006102:	bd80      	pop	{r7, pc}
 8006104:	20000db4 	.word	0x20000db4
 8006108:	20000dc8 	.word	0x20000dc8

0800610c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800610c:	b480      	push	{r7}
 800610e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006110:	4b03      	ldr	r3, [pc, #12]	; (8006120 <vTaskMissedYield+0x14>)
 8006112:	2201      	movs	r2, #1
 8006114:	601a      	str	r2, [r3, #0]
}
 8006116:	bf00      	nop
 8006118:	46bd      	mov	sp, r7
 800611a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611e:	4770      	bx	lr
 8006120:	20000dc4 	.word	0x20000dc4

08006124 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006124:	b580      	push	{r7, lr}
 8006126:	b082      	sub	sp, #8
 8006128:	af00      	add	r7, sp, #0
 800612a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800612c:	f000 f852 	bl	80061d4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006130:	4b06      	ldr	r3, [pc, #24]	; (800614c <prvIdleTask+0x28>)
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	2b01      	cmp	r3, #1
 8006136:	d9f9      	bls.n	800612c <prvIdleTask+0x8>
			{
				taskYIELD();
 8006138:	4b05      	ldr	r3, [pc, #20]	; (8006150 <prvIdleTask+0x2c>)
 800613a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800613e:	601a      	str	r2, [r3, #0]
 8006140:	f3bf 8f4f 	dsb	sy
 8006144:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006148:	e7f0      	b.n	800612c <prvIdleTask+0x8>
 800614a:	bf00      	nop
 800614c:	200008e0 	.word	0x200008e0
 8006150:	e000ed04 	.word	0xe000ed04

08006154 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006154:	b580      	push	{r7, lr}
 8006156:	b082      	sub	sp, #8
 8006158:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800615a:	2300      	movs	r3, #0
 800615c:	607b      	str	r3, [r7, #4]
 800615e:	e00c      	b.n	800617a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006160:	687a      	ldr	r2, [r7, #4]
 8006162:	4613      	mov	r3, r2
 8006164:	009b      	lsls	r3, r3, #2
 8006166:	4413      	add	r3, r2
 8006168:	009b      	lsls	r3, r3, #2
 800616a:	4a12      	ldr	r2, [pc, #72]	; (80061b4 <prvInitialiseTaskLists+0x60>)
 800616c:	4413      	add	r3, r2
 800616e:	4618      	mov	r0, r3
 8006170:	f7fd ffba 	bl	80040e8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	3301      	adds	r3, #1
 8006178:	607b      	str	r3, [r7, #4]
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	2b37      	cmp	r3, #55	; 0x37
 800617e:	d9ef      	bls.n	8006160 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006180:	480d      	ldr	r0, [pc, #52]	; (80061b8 <prvInitialiseTaskLists+0x64>)
 8006182:	f7fd ffb1 	bl	80040e8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006186:	480d      	ldr	r0, [pc, #52]	; (80061bc <prvInitialiseTaskLists+0x68>)
 8006188:	f7fd ffae 	bl	80040e8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800618c:	480c      	ldr	r0, [pc, #48]	; (80061c0 <prvInitialiseTaskLists+0x6c>)
 800618e:	f7fd ffab 	bl	80040e8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006192:	480c      	ldr	r0, [pc, #48]	; (80061c4 <prvInitialiseTaskLists+0x70>)
 8006194:	f7fd ffa8 	bl	80040e8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006198:	480b      	ldr	r0, [pc, #44]	; (80061c8 <prvInitialiseTaskLists+0x74>)
 800619a:	f7fd ffa5 	bl	80040e8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800619e:	4b0b      	ldr	r3, [pc, #44]	; (80061cc <prvInitialiseTaskLists+0x78>)
 80061a0:	4a05      	ldr	r2, [pc, #20]	; (80061b8 <prvInitialiseTaskLists+0x64>)
 80061a2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80061a4:	4b0a      	ldr	r3, [pc, #40]	; (80061d0 <prvInitialiseTaskLists+0x7c>)
 80061a6:	4a05      	ldr	r2, [pc, #20]	; (80061bc <prvInitialiseTaskLists+0x68>)
 80061a8:	601a      	str	r2, [r3, #0]
}
 80061aa:	bf00      	nop
 80061ac:	3708      	adds	r7, #8
 80061ae:	46bd      	mov	sp, r7
 80061b0:	bd80      	pop	{r7, pc}
 80061b2:	bf00      	nop
 80061b4:	200008e0 	.word	0x200008e0
 80061b8:	20000d40 	.word	0x20000d40
 80061bc:	20000d54 	.word	0x20000d54
 80061c0:	20000d70 	.word	0x20000d70
 80061c4:	20000d84 	.word	0x20000d84
 80061c8:	20000d9c 	.word	0x20000d9c
 80061cc:	20000d68 	.word	0x20000d68
 80061d0:	20000d6c 	.word	0x20000d6c

080061d4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80061d4:	b580      	push	{r7, lr}
 80061d6:	b082      	sub	sp, #8
 80061d8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80061da:	e019      	b.n	8006210 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80061dc:	f001 f81a 	bl	8007214 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80061e0:	4b10      	ldr	r3, [pc, #64]	; (8006224 <prvCheckTasksWaitingTermination+0x50>)
 80061e2:	68db      	ldr	r3, [r3, #12]
 80061e4:	68db      	ldr	r3, [r3, #12]
 80061e6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	3304      	adds	r3, #4
 80061ec:	4618      	mov	r0, r3
 80061ee:	f7fe f805 	bl	80041fc <uxListRemove>
				--uxCurrentNumberOfTasks;
 80061f2:	4b0d      	ldr	r3, [pc, #52]	; (8006228 <prvCheckTasksWaitingTermination+0x54>)
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	3b01      	subs	r3, #1
 80061f8:	4a0b      	ldr	r2, [pc, #44]	; (8006228 <prvCheckTasksWaitingTermination+0x54>)
 80061fa:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80061fc:	4b0b      	ldr	r3, [pc, #44]	; (800622c <prvCheckTasksWaitingTermination+0x58>)
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	3b01      	subs	r3, #1
 8006202:	4a0a      	ldr	r2, [pc, #40]	; (800622c <prvCheckTasksWaitingTermination+0x58>)
 8006204:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006206:	f001 f835 	bl	8007274 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800620a:	6878      	ldr	r0, [r7, #4]
 800620c:	f000 f848 	bl	80062a0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006210:	4b06      	ldr	r3, [pc, #24]	; (800622c <prvCheckTasksWaitingTermination+0x58>)
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	2b00      	cmp	r3, #0
 8006216:	d1e1      	bne.n	80061dc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006218:	bf00      	nop
 800621a:	bf00      	nop
 800621c:	3708      	adds	r7, #8
 800621e:	46bd      	mov	sp, r7
 8006220:	bd80      	pop	{r7, pc}
 8006222:	bf00      	nop
 8006224:	20000d84 	.word	0x20000d84
 8006228:	20000db0 	.word	0x20000db0
 800622c:	20000d98 	.word	0x20000d98

08006230 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 8006230:	b480      	push	{r7}
 8006232:	b085      	sub	sp, #20
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 8006238:	2300      	movs	r3, #0
 800623a:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800623c:	e005      	b.n	800624a <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	3301      	adds	r3, #1
 8006242:	607b      	str	r3, [r7, #4]
			ulCount++;
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	3301      	adds	r3, #1
 8006248:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	781b      	ldrb	r3, [r3, #0]
 800624e:	2ba5      	cmp	r3, #165	; 0xa5
 8006250:	d0f5      	beq.n	800623e <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	089b      	lsrs	r3, r3, #2
 8006256:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	b29b      	uxth	r3, r3
	}
 800625c:	4618      	mov	r0, r3
 800625e:	3714      	adds	r7, #20
 8006260:	46bd      	mov	sp, r7
 8006262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006266:	4770      	bx	lr

08006268 <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
 8006268:	b580      	push	{r7, lr}
 800626a:	b086      	sub	sp, #24
 800626c:	af00      	add	r7, sp, #0
 800626e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2b00      	cmp	r3, #0
 8006274:	d102      	bne.n	800627c <uxTaskGetStackHighWaterMark+0x14>
 8006276:	4b09      	ldr	r3, [pc, #36]	; (800629c <uxTaskGetStackHighWaterMark+0x34>)
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	e000      	b.n	800627e <uxTaskGetStackHighWaterMark+0x16>
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	617b      	str	r3, [r7, #20]

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 8006280:	697b      	ldr	r3, [r7, #20]
 8006282:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006284:	613b      	str	r3, [r7, #16]
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
 8006286:	6938      	ldr	r0, [r7, #16]
 8006288:	f7ff ffd2 	bl	8006230 <prvTaskCheckFreeStackSpace>
 800628c:	4603      	mov	r3, r0
 800628e:	60fb      	str	r3, [r7, #12]

		return uxReturn;
 8006290:	68fb      	ldr	r3, [r7, #12]
	}
 8006292:	4618      	mov	r0, r3
 8006294:	3718      	adds	r7, #24
 8006296:	46bd      	mov	sp, r7
 8006298:	bd80      	pop	{r7, pc}
 800629a:	bf00      	nop
 800629c:	200008dc 	.word	0x200008dc

080062a0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80062a0:	b580      	push	{r7, lr}
 80062a2:	b084      	sub	sp, #16
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	3354      	adds	r3, #84	; 0x54
 80062ac:	4618      	mov	r0, r3
 80062ae:	f002 ffb7 	bl	8009220 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d108      	bne.n	80062ce <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062c0:	4618      	mov	r0, r3
 80062c2:	f001 f995 	bl	80075f0 <vPortFree>
				vPortFree( pxTCB );
 80062c6:	6878      	ldr	r0, [r7, #4]
 80062c8:	f001 f992 	bl	80075f0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80062cc:	e018      	b.n	8006300 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 80062d4:	2b01      	cmp	r3, #1
 80062d6:	d103      	bne.n	80062e0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80062d8:	6878      	ldr	r0, [r7, #4]
 80062da:	f001 f989 	bl	80075f0 <vPortFree>
	}
 80062de:	e00f      	b.n	8006300 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 80062e6:	2b02      	cmp	r3, #2
 80062e8:	d00a      	beq.n	8006300 <prvDeleteTCB+0x60>
	__asm volatile
 80062ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062ee:	f383 8811 	msr	BASEPRI, r3
 80062f2:	f3bf 8f6f 	isb	sy
 80062f6:	f3bf 8f4f 	dsb	sy
 80062fa:	60fb      	str	r3, [r7, #12]
}
 80062fc:	bf00      	nop
 80062fe:	e7fe      	b.n	80062fe <prvDeleteTCB+0x5e>
	}
 8006300:	bf00      	nop
 8006302:	3710      	adds	r7, #16
 8006304:	46bd      	mov	sp, r7
 8006306:	bd80      	pop	{r7, pc}

08006308 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006308:	b480      	push	{r7}
 800630a:	b083      	sub	sp, #12
 800630c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800630e:	4b0c      	ldr	r3, [pc, #48]	; (8006340 <prvResetNextTaskUnblockTime+0x38>)
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	2b00      	cmp	r3, #0
 8006316:	d104      	bne.n	8006322 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006318:	4b0a      	ldr	r3, [pc, #40]	; (8006344 <prvResetNextTaskUnblockTime+0x3c>)
 800631a:	f04f 32ff 	mov.w	r2, #4294967295
 800631e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006320:	e008      	b.n	8006334 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006322:	4b07      	ldr	r3, [pc, #28]	; (8006340 <prvResetNextTaskUnblockTime+0x38>)
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	68db      	ldr	r3, [r3, #12]
 8006328:	68db      	ldr	r3, [r3, #12]
 800632a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	685b      	ldr	r3, [r3, #4]
 8006330:	4a04      	ldr	r2, [pc, #16]	; (8006344 <prvResetNextTaskUnblockTime+0x3c>)
 8006332:	6013      	str	r3, [r2, #0]
}
 8006334:	bf00      	nop
 8006336:	370c      	adds	r7, #12
 8006338:	46bd      	mov	sp, r7
 800633a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633e:	4770      	bx	lr
 8006340:	20000d68 	.word	0x20000d68
 8006344:	20000dd0 	.word	0x20000dd0

08006348 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006348:	b480      	push	{r7}
 800634a:	b083      	sub	sp, #12
 800634c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800634e:	4b0b      	ldr	r3, [pc, #44]	; (800637c <xTaskGetSchedulerState+0x34>)
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	2b00      	cmp	r3, #0
 8006354:	d102      	bne.n	800635c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006356:	2301      	movs	r3, #1
 8006358:	607b      	str	r3, [r7, #4]
 800635a:	e008      	b.n	800636e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800635c:	4b08      	ldr	r3, [pc, #32]	; (8006380 <xTaskGetSchedulerState+0x38>)
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	2b00      	cmp	r3, #0
 8006362:	d102      	bne.n	800636a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006364:	2302      	movs	r3, #2
 8006366:	607b      	str	r3, [r7, #4]
 8006368:	e001      	b.n	800636e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800636a:	2300      	movs	r3, #0
 800636c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800636e:	687b      	ldr	r3, [r7, #4]
	}
 8006370:	4618      	mov	r0, r3
 8006372:	370c      	adds	r7, #12
 8006374:	46bd      	mov	sp, r7
 8006376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637a:	4770      	bx	lr
 800637c:	20000dbc 	.word	0x20000dbc
 8006380:	20000dd8 	.word	0x20000dd8

08006384 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8006384:	b580      	push	{r7, lr}
 8006386:	b084      	sub	sp, #16
 8006388:	af00      	add	r7, sp, #0
 800638a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8006390:	2300      	movs	r3, #0
 8006392:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2b00      	cmp	r3, #0
 8006398:	d05a      	beq.n	8006450 <xTaskPriorityInherit+0xcc>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800639a:	68bb      	ldr	r3, [r7, #8]
 800639c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800639e:	4b2f      	ldr	r3, [pc, #188]	; (800645c <xTaskPriorityInherit+0xd8>)
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063a4:	429a      	cmp	r2, r3
 80063a6:	d24a      	bcs.n	800643e <xTaskPriorityInherit+0xba>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80063a8:	68bb      	ldr	r3, [r7, #8]
 80063aa:	699b      	ldr	r3, [r3, #24]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	db06      	blt.n	80063be <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80063b0:	4b2a      	ldr	r3, [pc, #168]	; (800645c <xTaskPriorityInherit+0xd8>)
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063b6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80063ba:	68bb      	ldr	r3, [r7, #8]
 80063bc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80063be:	68bb      	ldr	r3, [r7, #8]
 80063c0:	6959      	ldr	r1, [r3, #20]
 80063c2:	68bb      	ldr	r3, [r7, #8]
 80063c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80063c6:	4613      	mov	r3, r2
 80063c8:	009b      	lsls	r3, r3, #2
 80063ca:	4413      	add	r3, r2
 80063cc:	009b      	lsls	r3, r3, #2
 80063ce:	4a24      	ldr	r2, [pc, #144]	; (8006460 <xTaskPriorityInherit+0xdc>)
 80063d0:	4413      	add	r3, r2
 80063d2:	4299      	cmp	r1, r3
 80063d4:	d126      	bne.n	8006424 <xTaskPriorityInherit+0xa0>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80063d6:	68bb      	ldr	r3, [r7, #8]
 80063d8:	3304      	adds	r3, #4
 80063da:	4618      	mov	r0, r3
 80063dc:	f7fd ff0e 	bl	80041fc <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80063e0:	4b1e      	ldr	r3, [pc, #120]	; (800645c <xTaskPriorityInherit+0xd8>)
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80063e6:	68bb      	ldr	r3, [r7, #8]
 80063e8:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80063ea:	68bb      	ldr	r3, [r7, #8]
 80063ec:	4618      	mov	r0, r3
 80063ee:	f002 fb67 	bl	8008ac0 <SEGGER_SYSVIEW_OnTaskStartReady>
 80063f2:	68bb      	ldr	r3, [r7, #8]
 80063f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80063f6:	4b1b      	ldr	r3, [pc, #108]	; (8006464 <xTaskPriorityInherit+0xe0>)
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	429a      	cmp	r2, r3
 80063fc:	d903      	bls.n	8006406 <xTaskPriorityInherit+0x82>
 80063fe:	68bb      	ldr	r3, [r7, #8]
 8006400:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006402:	4a18      	ldr	r2, [pc, #96]	; (8006464 <xTaskPriorityInherit+0xe0>)
 8006404:	6013      	str	r3, [r2, #0]
 8006406:	68bb      	ldr	r3, [r7, #8]
 8006408:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800640a:	4613      	mov	r3, r2
 800640c:	009b      	lsls	r3, r3, #2
 800640e:	4413      	add	r3, r2
 8006410:	009b      	lsls	r3, r3, #2
 8006412:	4a13      	ldr	r2, [pc, #76]	; (8006460 <xTaskPriorityInherit+0xdc>)
 8006414:	441a      	add	r2, r3
 8006416:	68bb      	ldr	r3, [r7, #8]
 8006418:	3304      	adds	r3, #4
 800641a:	4619      	mov	r1, r3
 800641c:	4610      	mov	r0, r2
 800641e:	f7fd fe90 	bl	8004142 <vListInsertEnd>
 8006422:	e004      	b.n	800642e <xTaskPriorityInherit+0xaa>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006424:	4b0d      	ldr	r3, [pc, #52]	; (800645c <xTaskPriorityInherit+0xd8>)
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800642a:	68bb      	ldr	r3, [r7, #8]
 800642c:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	4619      	mov	r1, r3
 8006432:	2049      	movs	r0, #73	; 0x49
 8006434:	f001 fe3e 	bl	80080b4 <SEGGER_SYSVIEW_RecordU32>

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8006438:	2301      	movs	r3, #1
 800643a:	60fb      	str	r3, [r7, #12]
 800643c:	e008      	b.n	8006450 <xTaskPriorityInherit+0xcc>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800643e:	68bb      	ldr	r3, [r7, #8]
 8006440:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006442:	4b06      	ldr	r3, [pc, #24]	; (800645c <xTaskPriorityInherit+0xd8>)
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006448:	429a      	cmp	r2, r3
 800644a:	d201      	bcs.n	8006450 <xTaskPriorityInherit+0xcc>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800644c:	2301      	movs	r3, #1
 800644e:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006450:	68fb      	ldr	r3, [r7, #12]
	}
 8006452:	4618      	mov	r0, r3
 8006454:	3710      	adds	r7, #16
 8006456:	46bd      	mov	sp, r7
 8006458:	bd80      	pop	{r7, pc}
 800645a:	bf00      	nop
 800645c:	200008dc 	.word	0x200008dc
 8006460:	200008e0 	.word	0x200008e0
 8006464:	20000db8 	.word	0x20000db8

08006468 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006468:	b580      	push	{r7, lr}
 800646a:	b086      	sub	sp, #24
 800646c:	af00      	add	r7, sp, #0
 800646e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006474:	2300      	movs	r3, #0
 8006476:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2b00      	cmp	r3, #0
 800647c:	d05f      	beq.n	800653e <xTaskPriorityDisinherit+0xd6>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800647e:	4b32      	ldr	r3, [pc, #200]	; (8006548 <xTaskPriorityDisinherit+0xe0>)
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	693a      	ldr	r2, [r7, #16]
 8006484:	429a      	cmp	r2, r3
 8006486:	d00a      	beq.n	800649e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8006488:	f04f 0350 	mov.w	r3, #80	; 0x50
 800648c:	f383 8811 	msr	BASEPRI, r3
 8006490:	f3bf 8f6f 	isb	sy
 8006494:	f3bf 8f4f 	dsb	sy
 8006498:	60fb      	str	r3, [r7, #12]
}
 800649a:	bf00      	nop
 800649c:	e7fe      	b.n	800649c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800649e:	693b      	ldr	r3, [r7, #16]
 80064a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d10a      	bne.n	80064bc <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80064a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064aa:	f383 8811 	msr	BASEPRI, r3
 80064ae:	f3bf 8f6f 	isb	sy
 80064b2:	f3bf 8f4f 	dsb	sy
 80064b6:	60bb      	str	r3, [r7, #8]
}
 80064b8:	bf00      	nop
 80064ba:	e7fe      	b.n	80064ba <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80064bc:	693b      	ldr	r3, [r7, #16]
 80064be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80064c0:	1e5a      	subs	r2, r3, #1
 80064c2:	693b      	ldr	r3, [r7, #16]
 80064c4:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80064c6:	693b      	ldr	r3, [r7, #16]
 80064c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064ca:	693b      	ldr	r3, [r7, #16]
 80064cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80064ce:	429a      	cmp	r2, r3
 80064d0:	d035      	beq.n	800653e <xTaskPriorityDisinherit+0xd6>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80064d2:	693b      	ldr	r3, [r7, #16]
 80064d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d131      	bne.n	800653e <xTaskPriorityDisinherit+0xd6>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80064da:	693b      	ldr	r3, [r7, #16]
 80064dc:	3304      	adds	r3, #4
 80064de:	4618      	mov	r0, r3
 80064e0:	f7fd fe8c 	bl	80041fc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	4619      	mov	r1, r3
 80064e8:	204a      	movs	r0, #74	; 0x4a
 80064ea:	f001 fde3 	bl	80080b4 <SEGGER_SYSVIEW_RecordU32>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80064ee:	693b      	ldr	r3, [r7, #16]
 80064f0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80064f2:	693b      	ldr	r3, [r7, #16]
 80064f4:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80064f6:	693b      	ldr	r3, [r7, #16]
 80064f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064fa:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80064fe:	693b      	ldr	r3, [r7, #16]
 8006500:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006502:	693b      	ldr	r3, [r7, #16]
 8006504:	4618      	mov	r0, r3
 8006506:	f002 fadb 	bl	8008ac0 <SEGGER_SYSVIEW_OnTaskStartReady>
 800650a:	693b      	ldr	r3, [r7, #16]
 800650c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800650e:	4b0f      	ldr	r3, [pc, #60]	; (800654c <xTaskPriorityDisinherit+0xe4>)
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	429a      	cmp	r2, r3
 8006514:	d903      	bls.n	800651e <xTaskPriorityDisinherit+0xb6>
 8006516:	693b      	ldr	r3, [r7, #16]
 8006518:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800651a:	4a0c      	ldr	r2, [pc, #48]	; (800654c <xTaskPriorityDisinherit+0xe4>)
 800651c:	6013      	str	r3, [r2, #0]
 800651e:	693b      	ldr	r3, [r7, #16]
 8006520:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006522:	4613      	mov	r3, r2
 8006524:	009b      	lsls	r3, r3, #2
 8006526:	4413      	add	r3, r2
 8006528:	009b      	lsls	r3, r3, #2
 800652a:	4a09      	ldr	r2, [pc, #36]	; (8006550 <xTaskPriorityDisinherit+0xe8>)
 800652c:	441a      	add	r2, r3
 800652e:	693b      	ldr	r3, [r7, #16]
 8006530:	3304      	adds	r3, #4
 8006532:	4619      	mov	r1, r3
 8006534:	4610      	mov	r0, r2
 8006536:	f7fd fe04 	bl	8004142 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800653a:	2301      	movs	r3, #1
 800653c:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800653e:	697b      	ldr	r3, [r7, #20]
	}
 8006540:	4618      	mov	r0, r3
 8006542:	3718      	adds	r7, #24
 8006544:	46bd      	mov	sp, r7
 8006546:	bd80      	pop	{r7, pc}
 8006548:	200008dc 	.word	0x200008dc
 800654c:	20000db8 	.word	0x20000db8
 8006550:	200008e0 	.word	0x200008e0

08006554 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8006554:	b580      	push	{r7, lr}
 8006556:	b088      	sub	sp, #32
 8006558:	af00      	add	r7, sp, #0
 800655a:	6078      	str	r0, [r7, #4]
 800655c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8006562:	2301      	movs	r3, #1
 8006564:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	2b00      	cmp	r3, #0
 800656a:	d073      	beq.n	8006654 <vTaskPriorityDisinheritAfterTimeout+0x100>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800656c:	69bb      	ldr	r3, [r7, #24]
 800656e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006570:	2b00      	cmp	r3, #0
 8006572:	d10a      	bne.n	800658a <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8006574:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006578:	f383 8811 	msr	BASEPRI, r3
 800657c:	f3bf 8f6f 	isb	sy
 8006580:	f3bf 8f4f 	dsb	sy
 8006584:	60fb      	str	r3, [r7, #12]
}
 8006586:	bf00      	nop
 8006588:	e7fe      	b.n	8006588 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800658a:	69bb      	ldr	r3, [r7, #24]
 800658c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800658e:	683a      	ldr	r2, [r7, #0]
 8006590:	429a      	cmp	r2, r3
 8006592:	d902      	bls.n	800659a <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8006594:	683b      	ldr	r3, [r7, #0]
 8006596:	61fb      	str	r3, [r7, #28]
 8006598:	e002      	b.n	80065a0 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800659a:	69bb      	ldr	r3, [r7, #24]
 800659c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800659e:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80065a0:	69bb      	ldr	r3, [r7, #24]
 80065a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065a4:	69fa      	ldr	r2, [r7, #28]
 80065a6:	429a      	cmp	r2, r3
 80065a8:	d054      	beq.n	8006654 <vTaskPriorityDisinheritAfterTimeout+0x100>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80065aa:	69bb      	ldr	r3, [r7, #24]
 80065ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80065ae:	697a      	ldr	r2, [r7, #20]
 80065b0:	429a      	cmp	r2, r3
 80065b2:	d14f      	bne.n	8006654 <vTaskPriorityDisinheritAfterTimeout+0x100>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80065b4:	4b29      	ldr	r3, [pc, #164]	; (800665c <vTaskPriorityDisinheritAfterTimeout+0x108>)
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	69ba      	ldr	r2, [r7, #24]
 80065ba:	429a      	cmp	r2, r3
 80065bc:	d10a      	bne.n	80065d4 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 80065be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065c2:	f383 8811 	msr	BASEPRI, r3
 80065c6:	f3bf 8f6f 	isb	sy
 80065ca:	f3bf 8f4f 	dsb	sy
 80065ce:	60bb      	str	r3, [r7, #8]
}
 80065d0:	bf00      	nop
 80065d2:	e7fe      	b.n	80065d2 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	4619      	mov	r1, r3
 80065d8:	204a      	movs	r0, #74	; 0x4a
 80065da:	f001 fd6b 	bl	80080b4 <SEGGER_SYSVIEW_RecordU32>
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80065de:	69bb      	ldr	r3, [r7, #24]
 80065e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065e2:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80065e4:	69bb      	ldr	r3, [r7, #24]
 80065e6:	69fa      	ldr	r2, [r7, #28]
 80065e8:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80065ea:	69bb      	ldr	r3, [r7, #24]
 80065ec:	699b      	ldr	r3, [r3, #24]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	db04      	blt.n	80065fc <vTaskPriorityDisinheritAfterTimeout+0xa8>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80065f2:	69fb      	ldr	r3, [r7, #28]
 80065f4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80065f8:	69bb      	ldr	r3, [r7, #24]
 80065fa:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80065fc:	69bb      	ldr	r3, [r7, #24]
 80065fe:	6959      	ldr	r1, [r3, #20]
 8006600:	693a      	ldr	r2, [r7, #16]
 8006602:	4613      	mov	r3, r2
 8006604:	009b      	lsls	r3, r3, #2
 8006606:	4413      	add	r3, r2
 8006608:	009b      	lsls	r3, r3, #2
 800660a:	4a15      	ldr	r2, [pc, #84]	; (8006660 <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 800660c:	4413      	add	r3, r2
 800660e:	4299      	cmp	r1, r3
 8006610:	d120      	bne.n	8006654 <vTaskPriorityDisinheritAfterTimeout+0x100>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006612:	69bb      	ldr	r3, [r7, #24]
 8006614:	3304      	adds	r3, #4
 8006616:	4618      	mov	r0, r3
 8006618:	f7fd fdf0 	bl	80041fc <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800661c:	69bb      	ldr	r3, [r7, #24]
 800661e:	4618      	mov	r0, r3
 8006620:	f002 fa4e 	bl	8008ac0 <SEGGER_SYSVIEW_OnTaskStartReady>
 8006624:	69bb      	ldr	r3, [r7, #24]
 8006626:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006628:	4b0e      	ldr	r3, [pc, #56]	; (8006664 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	429a      	cmp	r2, r3
 800662e:	d903      	bls.n	8006638 <vTaskPriorityDisinheritAfterTimeout+0xe4>
 8006630:	69bb      	ldr	r3, [r7, #24]
 8006632:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006634:	4a0b      	ldr	r2, [pc, #44]	; (8006664 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 8006636:	6013      	str	r3, [r2, #0]
 8006638:	69bb      	ldr	r3, [r7, #24]
 800663a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800663c:	4613      	mov	r3, r2
 800663e:	009b      	lsls	r3, r3, #2
 8006640:	4413      	add	r3, r2
 8006642:	009b      	lsls	r3, r3, #2
 8006644:	4a06      	ldr	r2, [pc, #24]	; (8006660 <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 8006646:	441a      	add	r2, r3
 8006648:	69bb      	ldr	r3, [r7, #24]
 800664a:	3304      	adds	r3, #4
 800664c:	4619      	mov	r1, r3
 800664e:	4610      	mov	r0, r2
 8006650:	f7fd fd77 	bl	8004142 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006654:	bf00      	nop
 8006656:	3720      	adds	r7, #32
 8006658:	46bd      	mov	sp, r7
 800665a:	bd80      	pop	{r7, pc}
 800665c:	200008dc 	.word	0x200008dc
 8006660:	200008e0 	.word	0x200008e0
 8006664:	20000db8 	.word	0x20000db8

08006668 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 8006668:	b480      	push	{r7}
 800666a:	b083      	sub	sp, #12
 800666c:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 800666e:	4b09      	ldr	r3, [pc, #36]	; (8006694 <uxTaskResetEventItemValue+0x2c>)
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	699b      	ldr	r3, [r3, #24]
 8006674:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006676:	4b07      	ldr	r3, [pc, #28]	; (8006694 <uxTaskResetEventItemValue+0x2c>)
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800667c:	4b05      	ldr	r3, [pc, #20]	; (8006694 <uxTaskResetEventItemValue+0x2c>)
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	f1c2 0238 	rsb	r2, r2, #56	; 0x38
 8006684:	619a      	str	r2, [r3, #24]

	return uxReturn;
 8006686:	687b      	ldr	r3, [r7, #4]
}
 8006688:	4618      	mov	r0, r3
 800668a:	370c      	adds	r7, #12
 800668c:	46bd      	mov	sp, r7
 800668e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006692:	4770      	bx	lr
 8006694:	200008dc 	.word	0x200008dc

08006698 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8006698:	b480      	push	{r7}
 800669a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800669c:	4b07      	ldr	r3, [pc, #28]	; (80066bc <pvTaskIncrementMutexHeldCount+0x24>)
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d004      	beq.n	80066ae <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80066a4:	4b05      	ldr	r3, [pc, #20]	; (80066bc <pvTaskIncrementMutexHeldCount+0x24>)
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80066aa:	3201      	adds	r2, #1
 80066ac:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 80066ae:	4b03      	ldr	r3, [pc, #12]	; (80066bc <pvTaskIncrementMutexHeldCount+0x24>)
 80066b0:	681b      	ldr	r3, [r3, #0]
	}
 80066b2:	4618      	mov	r0, r3
 80066b4:	46bd      	mov	sp, r7
 80066b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ba:	4770      	bx	lr
 80066bc:	200008dc 	.word	0x200008dc

080066c0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80066c0:	b580      	push	{r7, lr}
 80066c2:	b084      	sub	sp, #16
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]
 80066c8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80066ca:	4b21      	ldr	r3, [pc, #132]	; (8006750 <prvAddCurrentTaskToDelayedList+0x90>)
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80066d0:	4b20      	ldr	r3, [pc, #128]	; (8006754 <prvAddCurrentTaskToDelayedList+0x94>)
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	3304      	adds	r3, #4
 80066d6:	4618      	mov	r0, r3
 80066d8:	f7fd fd90 	bl	80041fc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066e2:	d10a      	bne.n	80066fa <prvAddCurrentTaskToDelayedList+0x3a>
 80066e4:	683b      	ldr	r3, [r7, #0]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d007      	beq.n	80066fa <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80066ea:	4b1a      	ldr	r3, [pc, #104]	; (8006754 <prvAddCurrentTaskToDelayedList+0x94>)
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	3304      	adds	r3, #4
 80066f0:	4619      	mov	r1, r3
 80066f2:	4819      	ldr	r0, [pc, #100]	; (8006758 <prvAddCurrentTaskToDelayedList+0x98>)
 80066f4:	f7fd fd25 	bl	8004142 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80066f8:	e026      	b.n	8006748 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80066fa:	68fa      	ldr	r2, [r7, #12]
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	4413      	add	r3, r2
 8006700:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006702:	4b14      	ldr	r3, [pc, #80]	; (8006754 <prvAddCurrentTaskToDelayedList+0x94>)
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	68ba      	ldr	r2, [r7, #8]
 8006708:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800670a:	68ba      	ldr	r2, [r7, #8]
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	429a      	cmp	r2, r3
 8006710:	d209      	bcs.n	8006726 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006712:	4b12      	ldr	r3, [pc, #72]	; (800675c <prvAddCurrentTaskToDelayedList+0x9c>)
 8006714:	681a      	ldr	r2, [r3, #0]
 8006716:	4b0f      	ldr	r3, [pc, #60]	; (8006754 <prvAddCurrentTaskToDelayedList+0x94>)
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	3304      	adds	r3, #4
 800671c:	4619      	mov	r1, r3
 800671e:	4610      	mov	r0, r2
 8006720:	f7fd fd33 	bl	800418a <vListInsert>
}
 8006724:	e010      	b.n	8006748 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006726:	4b0e      	ldr	r3, [pc, #56]	; (8006760 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006728:	681a      	ldr	r2, [r3, #0]
 800672a:	4b0a      	ldr	r3, [pc, #40]	; (8006754 <prvAddCurrentTaskToDelayedList+0x94>)
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	3304      	adds	r3, #4
 8006730:	4619      	mov	r1, r3
 8006732:	4610      	mov	r0, r2
 8006734:	f7fd fd29 	bl	800418a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006738:	4b0a      	ldr	r3, [pc, #40]	; (8006764 <prvAddCurrentTaskToDelayedList+0xa4>)
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	68ba      	ldr	r2, [r7, #8]
 800673e:	429a      	cmp	r2, r3
 8006740:	d202      	bcs.n	8006748 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006742:	4a08      	ldr	r2, [pc, #32]	; (8006764 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006744:	68bb      	ldr	r3, [r7, #8]
 8006746:	6013      	str	r3, [r2, #0]
}
 8006748:	bf00      	nop
 800674a:	3710      	adds	r7, #16
 800674c:	46bd      	mov	sp, r7
 800674e:	bd80      	pop	{r7, pc}
 8006750:	20000db4 	.word	0x20000db4
 8006754:	200008dc 	.word	0x200008dc
 8006758:	20000d9c 	.word	0x20000d9c
 800675c:	20000d6c 	.word	0x20000d6c
 8006760:	20000d68 	.word	0x20000d68
 8006764:	20000dd0 	.word	0x20000dd0

08006768 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006768:	b580      	push	{r7, lr}
 800676a:	b08a      	sub	sp, #40	; 0x28
 800676c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800676e:	2300      	movs	r3, #0
 8006770:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006772:	f000 fba1 	bl	8006eb8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006776:	4b1c      	ldr	r3, [pc, #112]	; (80067e8 <xTimerCreateTimerTask+0x80>)
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	2b00      	cmp	r3, #0
 800677c:	d021      	beq.n	80067c2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800677e:	2300      	movs	r3, #0
 8006780:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006782:	2300      	movs	r3, #0
 8006784:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006786:	1d3a      	adds	r2, r7, #4
 8006788:	f107 0108 	add.w	r1, r7, #8
 800678c:	f107 030c 	add.w	r3, r7, #12
 8006790:	4618      	mov	r0, r3
 8006792:	f7fd faa1 	bl	8003cd8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006796:	6879      	ldr	r1, [r7, #4]
 8006798:	68bb      	ldr	r3, [r7, #8]
 800679a:	68fa      	ldr	r2, [r7, #12]
 800679c:	9202      	str	r2, [sp, #8]
 800679e:	9301      	str	r3, [sp, #4]
 80067a0:	2302      	movs	r3, #2
 80067a2:	9300      	str	r3, [sp, #0]
 80067a4:	2300      	movs	r3, #0
 80067a6:	460a      	mov	r2, r1
 80067a8:	4910      	ldr	r1, [pc, #64]	; (80067ec <xTimerCreateTimerTask+0x84>)
 80067aa:	4811      	ldr	r0, [pc, #68]	; (80067f0 <xTimerCreateTimerTask+0x88>)
 80067ac:	f7fe fe42 	bl	8005434 <xTaskCreateStatic>
 80067b0:	4603      	mov	r3, r0
 80067b2:	4a10      	ldr	r2, [pc, #64]	; (80067f4 <xTimerCreateTimerTask+0x8c>)
 80067b4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80067b6:	4b0f      	ldr	r3, [pc, #60]	; (80067f4 <xTimerCreateTimerTask+0x8c>)
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d001      	beq.n	80067c2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80067be:	2301      	movs	r3, #1
 80067c0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80067c2:	697b      	ldr	r3, [r7, #20]
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d10a      	bne.n	80067de <xTimerCreateTimerTask+0x76>
	__asm volatile
 80067c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067cc:	f383 8811 	msr	BASEPRI, r3
 80067d0:	f3bf 8f6f 	isb	sy
 80067d4:	f3bf 8f4f 	dsb	sy
 80067d8:	613b      	str	r3, [r7, #16]
}
 80067da:	bf00      	nop
 80067dc:	e7fe      	b.n	80067dc <xTimerCreateTimerTask+0x74>
	return xReturn;
 80067de:	697b      	ldr	r3, [r7, #20]
}
 80067e0:	4618      	mov	r0, r3
 80067e2:	3718      	adds	r7, #24
 80067e4:	46bd      	mov	sp, r7
 80067e6:	bd80      	pop	{r7, pc}
 80067e8:	20000e0c 	.word	0x20000e0c
 80067ec:	08009484 	.word	0x08009484
 80067f0:	08006a61 	.word	0x08006a61
 80067f4:	20000e10 	.word	0x20000e10

080067f8 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 80067f8:	b580      	push	{r7, lr}
 80067fa:	b088      	sub	sp, #32
 80067fc:	af02      	add	r7, sp, #8
 80067fe:	60f8      	str	r0, [r7, #12]
 8006800:	60b9      	str	r1, [r7, #8]
 8006802:	607a      	str	r2, [r7, #4]
 8006804:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8006806:	202c      	movs	r0, #44	; 0x2c
 8006808:	f000 fe26 	bl	8007458 <pvPortMalloc>
 800680c:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800680e:	697b      	ldr	r3, [r7, #20]
 8006810:	2b00      	cmp	r3, #0
 8006812:	d00d      	beq.n	8006830 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 8006814:	697b      	ldr	r3, [r7, #20]
 8006816:	2200      	movs	r2, #0
 8006818:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800681c:	697b      	ldr	r3, [r7, #20]
 800681e:	9301      	str	r3, [sp, #4]
 8006820:	6a3b      	ldr	r3, [r7, #32]
 8006822:	9300      	str	r3, [sp, #0]
 8006824:	683b      	ldr	r3, [r7, #0]
 8006826:	687a      	ldr	r2, [r7, #4]
 8006828:	68b9      	ldr	r1, [r7, #8]
 800682a:	68f8      	ldr	r0, [r7, #12]
 800682c:	f000 f843 	bl	80068b6 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8006830:	697b      	ldr	r3, [r7, #20]
	}
 8006832:	4618      	mov	r0, r3
 8006834:	3718      	adds	r7, #24
 8006836:	46bd      	mov	sp, r7
 8006838:	bd80      	pop	{r7, pc}

0800683a <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 800683a:	b580      	push	{r7, lr}
 800683c:	b08a      	sub	sp, #40	; 0x28
 800683e:	af02      	add	r7, sp, #8
 8006840:	60f8      	str	r0, [r7, #12]
 8006842:	60b9      	str	r1, [r7, #8]
 8006844:	607a      	str	r2, [r7, #4]
 8006846:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 8006848:	232c      	movs	r3, #44	; 0x2c
 800684a:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 800684c:	693b      	ldr	r3, [r7, #16]
 800684e:	2b2c      	cmp	r3, #44	; 0x2c
 8006850:	d00a      	beq.n	8006868 <xTimerCreateStatic+0x2e>
	__asm volatile
 8006852:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006856:	f383 8811 	msr	BASEPRI, r3
 800685a:	f3bf 8f6f 	isb	sy
 800685e:	f3bf 8f4f 	dsb	sy
 8006862:	61bb      	str	r3, [r7, #24]
}
 8006864:	bf00      	nop
 8006866:	e7fe      	b.n	8006866 <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006868:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 800686a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800686c:	2b00      	cmp	r3, #0
 800686e:	d10a      	bne.n	8006886 <xTimerCreateStatic+0x4c>
	__asm volatile
 8006870:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006874:	f383 8811 	msr	BASEPRI, r3
 8006878:	f3bf 8f6f 	isb	sy
 800687c:	f3bf 8f4f 	dsb	sy
 8006880:	617b      	str	r3, [r7, #20]
}
 8006882:	bf00      	nop
 8006884:	e7fe      	b.n	8006884 <xTimerCreateStatic+0x4a>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 8006886:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006888:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 800688a:	69fb      	ldr	r3, [r7, #28]
 800688c:	2b00      	cmp	r3, #0
 800688e:	d00d      	beq.n	80068ac <xTimerCreateStatic+0x72>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 8006890:	69fb      	ldr	r3, [r7, #28]
 8006892:	2202      	movs	r2, #2
 8006894:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8006898:	69fb      	ldr	r3, [r7, #28]
 800689a:	9301      	str	r3, [sp, #4]
 800689c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800689e:	9300      	str	r3, [sp, #0]
 80068a0:	683b      	ldr	r3, [r7, #0]
 80068a2:	687a      	ldr	r2, [r7, #4]
 80068a4:	68b9      	ldr	r1, [r7, #8]
 80068a6:	68f8      	ldr	r0, [r7, #12]
 80068a8:	f000 f805 	bl	80068b6 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 80068ac:	69fb      	ldr	r3, [r7, #28]
	}
 80068ae:	4618      	mov	r0, r3
 80068b0:	3720      	adds	r7, #32
 80068b2:	46bd      	mov	sp, r7
 80068b4:	bd80      	pop	{r7, pc}

080068b6 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 80068b6:	b580      	push	{r7, lr}
 80068b8:	b086      	sub	sp, #24
 80068ba:	af00      	add	r7, sp, #0
 80068bc:	60f8      	str	r0, [r7, #12]
 80068be:	60b9      	str	r1, [r7, #8]
 80068c0:	607a      	str	r2, [r7, #4]
 80068c2:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 80068c4:	68bb      	ldr	r3, [r7, #8]
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d10a      	bne.n	80068e0 <prvInitialiseNewTimer+0x2a>
	__asm volatile
 80068ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068ce:	f383 8811 	msr	BASEPRI, r3
 80068d2:	f3bf 8f6f 	isb	sy
 80068d6:	f3bf 8f4f 	dsb	sy
 80068da:	617b      	str	r3, [r7, #20]
}
 80068dc:	bf00      	nop
 80068de:	e7fe      	b.n	80068de <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 80068e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d01e      	beq.n	8006924 <prvInitialiseNewTimer+0x6e>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 80068e6:	f000 fae7 	bl	8006eb8 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 80068ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068ec:	68fa      	ldr	r2, [r7, #12]
 80068ee:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 80068f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068f2:	68ba      	ldr	r2, [r7, #8]
 80068f4:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 80068f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068f8:	683a      	ldr	r2, [r7, #0]
 80068fa:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 80068fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068fe:	6a3a      	ldr	r2, [r7, #32]
 8006900:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8006902:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006904:	3304      	adds	r3, #4
 8006906:	4618      	mov	r0, r3
 8006908:	f7fd fc0e 	bl	8004128 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	2b00      	cmp	r3, #0
 8006910:	d008      	beq.n	8006924 <prvInitialiseNewTimer+0x6e>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8006912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006914:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006918:	f043 0304 	orr.w	r3, r3, #4
 800691c:	b2da      	uxtb	r2, r3
 800691e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006920:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 8006924:	bf00      	nop
 8006926:	3718      	adds	r7, #24
 8006928:	46bd      	mov	sp, r7
 800692a:	bd80      	pop	{r7, pc}

0800692c <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800692c:	b580      	push	{r7, lr}
 800692e:	b08a      	sub	sp, #40	; 0x28
 8006930:	af00      	add	r7, sp, #0
 8006932:	60f8      	str	r0, [r7, #12]
 8006934:	60b9      	str	r1, [r7, #8]
 8006936:	607a      	str	r2, [r7, #4]
 8006938:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800693a:	2300      	movs	r3, #0
 800693c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	2b00      	cmp	r3, #0
 8006942:	d10a      	bne.n	800695a <xTimerGenericCommand+0x2e>
	__asm volatile
 8006944:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006948:	f383 8811 	msr	BASEPRI, r3
 800694c:	f3bf 8f6f 	isb	sy
 8006950:	f3bf 8f4f 	dsb	sy
 8006954:	623b      	str	r3, [r7, #32]
}
 8006956:	bf00      	nop
 8006958:	e7fe      	b.n	8006958 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800695a:	4b1a      	ldr	r3, [pc, #104]	; (80069c4 <xTimerGenericCommand+0x98>)
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	2b00      	cmp	r3, #0
 8006960:	d02a      	beq.n	80069b8 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006962:	68bb      	ldr	r3, [r7, #8]
 8006964:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800696e:	68bb      	ldr	r3, [r7, #8]
 8006970:	2b05      	cmp	r3, #5
 8006972:	dc18      	bgt.n	80069a6 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006974:	f7ff fce8 	bl	8006348 <xTaskGetSchedulerState>
 8006978:	4603      	mov	r3, r0
 800697a:	2b02      	cmp	r3, #2
 800697c:	d109      	bne.n	8006992 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800697e:	4b11      	ldr	r3, [pc, #68]	; (80069c4 <xTimerGenericCommand+0x98>)
 8006980:	6818      	ldr	r0, [r3, #0]
 8006982:	f107 0110 	add.w	r1, r7, #16
 8006986:	2300      	movs	r3, #0
 8006988:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800698a:	f7fd fe0f 	bl	80045ac <xQueueGenericSend>
 800698e:	6278      	str	r0, [r7, #36]	; 0x24
 8006990:	e012      	b.n	80069b8 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006992:	4b0c      	ldr	r3, [pc, #48]	; (80069c4 <xTimerGenericCommand+0x98>)
 8006994:	6818      	ldr	r0, [r3, #0]
 8006996:	f107 0110 	add.w	r1, r7, #16
 800699a:	2300      	movs	r3, #0
 800699c:	2200      	movs	r2, #0
 800699e:	f7fd fe05 	bl	80045ac <xQueueGenericSend>
 80069a2:	6278      	str	r0, [r7, #36]	; 0x24
 80069a4:	e008      	b.n	80069b8 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80069a6:	4b07      	ldr	r3, [pc, #28]	; (80069c4 <xTimerGenericCommand+0x98>)
 80069a8:	6818      	ldr	r0, [r3, #0]
 80069aa:	f107 0110 	add.w	r1, r7, #16
 80069ae:	2300      	movs	r3, #0
 80069b0:	683a      	ldr	r2, [r7, #0]
 80069b2:	f7fd ff21 	bl	80047f8 <xQueueGenericSendFromISR>
 80069b6:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80069b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80069ba:	4618      	mov	r0, r3
 80069bc:	3728      	adds	r7, #40	; 0x28
 80069be:	46bd      	mov	sp, r7
 80069c0:	bd80      	pop	{r7, pc}
 80069c2:	bf00      	nop
 80069c4:	20000e0c 	.word	0x20000e0c

080069c8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80069c8:	b580      	push	{r7, lr}
 80069ca:	b088      	sub	sp, #32
 80069cc:	af02      	add	r7, sp, #8
 80069ce:	6078      	str	r0, [r7, #4]
 80069d0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80069d2:	4b22      	ldr	r3, [pc, #136]	; (8006a5c <prvProcessExpiredTimer+0x94>)
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	68db      	ldr	r3, [r3, #12]
 80069d8:	68db      	ldr	r3, [r3, #12]
 80069da:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80069dc:	697b      	ldr	r3, [r7, #20]
 80069de:	3304      	adds	r3, #4
 80069e0:	4618      	mov	r0, r3
 80069e2:	f7fd fc0b 	bl	80041fc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80069e6:	697b      	ldr	r3, [r7, #20]
 80069e8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80069ec:	f003 0304 	and.w	r3, r3, #4
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d022      	beq.n	8006a3a <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80069f4:	697b      	ldr	r3, [r7, #20]
 80069f6:	699a      	ldr	r2, [r3, #24]
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	18d1      	adds	r1, r2, r3
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	683a      	ldr	r2, [r7, #0]
 8006a00:	6978      	ldr	r0, [r7, #20]
 8006a02:	f000 f8d1 	bl	8006ba8 <prvInsertTimerInActiveList>
 8006a06:	4603      	mov	r3, r0
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d01f      	beq.n	8006a4c <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006a0c:	2300      	movs	r3, #0
 8006a0e:	9300      	str	r3, [sp, #0]
 8006a10:	2300      	movs	r3, #0
 8006a12:	687a      	ldr	r2, [r7, #4]
 8006a14:	2100      	movs	r1, #0
 8006a16:	6978      	ldr	r0, [r7, #20]
 8006a18:	f7ff ff88 	bl	800692c <xTimerGenericCommand>
 8006a1c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006a1e:	693b      	ldr	r3, [r7, #16]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d113      	bne.n	8006a4c <prvProcessExpiredTimer+0x84>
	__asm volatile
 8006a24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a28:	f383 8811 	msr	BASEPRI, r3
 8006a2c:	f3bf 8f6f 	isb	sy
 8006a30:	f3bf 8f4f 	dsb	sy
 8006a34:	60fb      	str	r3, [r7, #12]
}
 8006a36:	bf00      	nop
 8006a38:	e7fe      	b.n	8006a38 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006a3a:	697b      	ldr	r3, [r7, #20]
 8006a3c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006a40:	f023 0301 	bic.w	r3, r3, #1
 8006a44:	b2da      	uxtb	r2, r3
 8006a46:	697b      	ldr	r3, [r7, #20]
 8006a48:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006a4c:	697b      	ldr	r3, [r7, #20]
 8006a4e:	6a1b      	ldr	r3, [r3, #32]
 8006a50:	6978      	ldr	r0, [r7, #20]
 8006a52:	4798      	blx	r3
}
 8006a54:	bf00      	nop
 8006a56:	3718      	adds	r7, #24
 8006a58:	46bd      	mov	sp, r7
 8006a5a:	bd80      	pop	{r7, pc}
 8006a5c:	20000e04 	.word	0x20000e04

08006a60 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006a60:	b580      	push	{r7, lr}
 8006a62:	b084      	sub	sp, #16
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006a68:	f107 0308 	add.w	r3, r7, #8
 8006a6c:	4618      	mov	r0, r3
 8006a6e:	f000 f857 	bl	8006b20 <prvGetNextExpireTime>
 8006a72:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006a74:	68bb      	ldr	r3, [r7, #8]
 8006a76:	4619      	mov	r1, r3
 8006a78:	68f8      	ldr	r0, [r7, #12]
 8006a7a:	f000 f803 	bl	8006a84 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006a7e:	f000 f8d5 	bl	8006c2c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006a82:	e7f1      	b.n	8006a68 <prvTimerTask+0x8>

08006a84 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006a84:	b580      	push	{r7, lr}
 8006a86:	b084      	sub	sp, #16
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	6078      	str	r0, [r7, #4]
 8006a8c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006a8e:	f7fe ff61 	bl	8005954 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006a92:	f107 0308 	add.w	r3, r7, #8
 8006a96:	4618      	mov	r0, r3
 8006a98:	f000 f866 	bl	8006b68 <prvSampleTimeNow>
 8006a9c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006a9e:	68bb      	ldr	r3, [r7, #8]
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d130      	bne.n	8006b06 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006aa4:	683b      	ldr	r3, [r7, #0]
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d10a      	bne.n	8006ac0 <prvProcessTimerOrBlockTask+0x3c>
 8006aaa:	687a      	ldr	r2, [r7, #4]
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	429a      	cmp	r2, r3
 8006ab0:	d806      	bhi.n	8006ac0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006ab2:	f7fe ff5d 	bl	8005970 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006ab6:	68f9      	ldr	r1, [r7, #12]
 8006ab8:	6878      	ldr	r0, [r7, #4]
 8006aba:	f7ff ff85 	bl	80069c8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006abe:	e024      	b.n	8006b0a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006ac0:	683b      	ldr	r3, [r7, #0]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d008      	beq.n	8006ad8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006ac6:	4b13      	ldr	r3, [pc, #76]	; (8006b14 <prvProcessTimerOrBlockTask+0x90>)
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d101      	bne.n	8006ad4 <prvProcessTimerOrBlockTask+0x50>
 8006ad0:	2301      	movs	r3, #1
 8006ad2:	e000      	b.n	8006ad6 <prvProcessTimerOrBlockTask+0x52>
 8006ad4:	2300      	movs	r3, #0
 8006ad6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006ad8:	4b0f      	ldr	r3, [pc, #60]	; (8006b18 <prvProcessTimerOrBlockTask+0x94>)
 8006ada:	6818      	ldr	r0, [r3, #0]
 8006adc:	687a      	ldr	r2, [r7, #4]
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	1ad3      	subs	r3, r2, r3
 8006ae2:	683a      	ldr	r2, [r7, #0]
 8006ae4:	4619      	mov	r1, r3
 8006ae6:	f7fe fc71 	bl	80053cc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006aea:	f7fe ff41 	bl	8005970 <xTaskResumeAll>
 8006aee:	4603      	mov	r3, r0
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d10a      	bne.n	8006b0a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006af4:	4b09      	ldr	r3, [pc, #36]	; (8006b1c <prvProcessTimerOrBlockTask+0x98>)
 8006af6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006afa:	601a      	str	r2, [r3, #0]
 8006afc:	f3bf 8f4f 	dsb	sy
 8006b00:	f3bf 8f6f 	isb	sy
}
 8006b04:	e001      	b.n	8006b0a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006b06:	f7fe ff33 	bl	8005970 <xTaskResumeAll>
}
 8006b0a:	bf00      	nop
 8006b0c:	3710      	adds	r7, #16
 8006b0e:	46bd      	mov	sp, r7
 8006b10:	bd80      	pop	{r7, pc}
 8006b12:	bf00      	nop
 8006b14:	20000e08 	.word	0x20000e08
 8006b18:	20000e0c 	.word	0x20000e0c
 8006b1c:	e000ed04 	.word	0xe000ed04

08006b20 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006b20:	b480      	push	{r7}
 8006b22:	b085      	sub	sp, #20
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006b28:	4b0e      	ldr	r3, [pc, #56]	; (8006b64 <prvGetNextExpireTime+0x44>)
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d101      	bne.n	8006b36 <prvGetNextExpireTime+0x16>
 8006b32:	2201      	movs	r2, #1
 8006b34:	e000      	b.n	8006b38 <prvGetNextExpireTime+0x18>
 8006b36:	2200      	movs	r2, #0
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d105      	bne.n	8006b50 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006b44:	4b07      	ldr	r3, [pc, #28]	; (8006b64 <prvGetNextExpireTime+0x44>)
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	68db      	ldr	r3, [r3, #12]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	60fb      	str	r3, [r7, #12]
 8006b4e:	e001      	b.n	8006b54 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006b50:	2300      	movs	r3, #0
 8006b52:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006b54:	68fb      	ldr	r3, [r7, #12]
}
 8006b56:	4618      	mov	r0, r3
 8006b58:	3714      	adds	r7, #20
 8006b5a:	46bd      	mov	sp, r7
 8006b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b60:	4770      	bx	lr
 8006b62:	bf00      	nop
 8006b64:	20000e04 	.word	0x20000e04

08006b68 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006b68:	b580      	push	{r7, lr}
 8006b6a:	b084      	sub	sp, #16
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006b70:	f7fe ffa0 	bl	8005ab4 <xTaskGetTickCount>
 8006b74:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006b76:	4b0b      	ldr	r3, [pc, #44]	; (8006ba4 <prvSampleTimeNow+0x3c>)
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	68fa      	ldr	r2, [r7, #12]
 8006b7c:	429a      	cmp	r2, r3
 8006b7e:	d205      	bcs.n	8006b8c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006b80:	f000 f936 	bl	8006df0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2201      	movs	r2, #1
 8006b88:	601a      	str	r2, [r3, #0]
 8006b8a:	e002      	b.n	8006b92 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	2200      	movs	r2, #0
 8006b90:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006b92:	4a04      	ldr	r2, [pc, #16]	; (8006ba4 <prvSampleTimeNow+0x3c>)
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006b98:	68fb      	ldr	r3, [r7, #12]
}
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	3710      	adds	r7, #16
 8006b9e:	46bd      	mov	sp, r7
 8006ba0:	bd80      	pop	{r7, pc}
 8006ba2:	bf00      	nop
 8006ba4:	20000e14 	.word	0x20000e14

08006ba8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006ba8:	b580      	push	{r7, lr}
 8006baa:	b086      	sub	sp, #24
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	60f8      	str	r0, [r7, #12]
 8006bb0:	60b9      	str	r1, [r7, #8]
 8006bb2:	607a      	str	r2, [r7, #4]
 8006bb4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006bb6:	2300      	movs	r3, #0
 8006bb8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	68ba      	ldr	r2, [r7, #8]
 8006bbe:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	68fa      	ldr	r2, [r7, #12]
 8006bc4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006bc6:	68ba      	ldr	r2, [r7, #8]
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	429a      	cmp	r2, r3
 8006bcc:	d812      	bhi.n	8006bf4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006bce:	687a      	ldr	r2, [r7, #4]
 8006bd0:	683b      	ldr	r3, [r7, #0]
 8006bd2:	1ad2      	subs	r2, r2, r3
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	699b      	ldr	r3, [r3, #24]
 8006bd8:	429a      	cmp	r2, r3
 8006bda:	d302      	bcc.n	8006be2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006bdc:	2301      	movs	r3, #1
 8006bde:	617b      	str	r3, [r7, #20]
 8006be0:	e01b      	b.n	8006c1a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006be2:	4b10      	ldr	r3, [pc, #64]	; (8006c24 <prvInsertTimerInActiveList+0x7c>)
 8006be4:	681a      	ldr	r2, [r3, #0]
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	3304      	adds	r3, #4
 8006bea:	4619      	mov	r1, r3
 8006bec:	4610      	mov	r0, r2
 8006bee:	f7fd facc 	bl	800418a <vListInsert>
 8006bf2:	e012      	b.n	8006c1a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006bf4:	687a      	ldr	r2, [r7, #4]
 8006bf6:	683b      	ldr	r3, [r7, #0]
 8006bf8:	429a      	cmp	r2, r3
 8006bfa:	d206      	bcs.n	8006c0a <prvInsertTimerInActiveList+0x62>
 8006bfc:	68ba      	ldr	r2, [r7, #8]
 8006bfe:	683b      	ldr	r3, [r7, #0]
 8006c00:	429a      	cmp	r2, r3
 8006c02:	d302      	bcc.n	8006c0a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006c04:	2301      	movs	r3, #1
 8006c06:	617b      	str	r3, [r7, #20]
 8006c08:	e007      	b.n	8006c1a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006c0a:	4b07      	ldr	r3, [pc, #28]	; (8006c28 <prvInsertTimerInActiveList+0x80>)
 8006c0c:	681a      	ldr	r2, [r3, #0]
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	3304      	adds	r3, #4
 8006c12:	4619      	mov	r1, r3
 8006c14:	4610      	mov	r0, r2
 8006c16:	f7fd fab8 	bl	800418a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006c1a:	697b      	ldr	r3, [r7, #20]
}
 8006c1c:	4618      	mov	r0, r3
 8006c1e:	3718      	adds	r7, #24
 8006c20:	46bd      	mov	sp, r7
 8006c22:	bd80      	pop	{r7, pc}
 8006c24:	20000e08 	.word	0x20000e08
 8006c28:	20000e04 	.word	0x20000e04

08006c2c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006c2c:	b580      	push	{r7, lr}
 8006c2e:	b08e      	sub	sp, #56	; 0x38
 8006c30:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006c32:	e0ca      	b.n	8006dca <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	da18      	bge.n	8006c6c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006c3a:	1d3b      	adds	r3, r7, #4
 8006c3c:	3304      	adds	r3, #4
 8006c3e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006c40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d10a      	bne.n	8006c5c <prvProcessReceivedCommands+0x30>
	__asm volatile
 8006c46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c4a:	f383 8811 	msr	BASEPRI, r3
 8006c4e:	f3bf 8f6f 	isb	sy
 8006c52:	f3bf 8f4f 	dsb	sy
 8006c56:	61fb      	str	r3, [r7, #28]
}
 8006c58:	bf00      	nop
 8006c5a:	e7fe      	b.n	8006c5a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006c5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006c62:	6850      	ldr	r0, [r2, #4]
 8006c64:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006c66:	6892      	ldr	r2, [r2, #8]
 8006c68:	4611      	mov	r1, r2
 8006c6a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	f2c0 80ab 	blt.w	8006dca <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006c78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c7a:	695b      	ldr	r3, [r3, #20]
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d004      	beq.n	8006c8a <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006c80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c82:	3304      	adds	r3, #4
 8006c84:	4618      	mov	r0, r3
 8006c86:	f7fd fab9 	bl	80041fc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006c8a:	463b      	mov	r3, r7
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	f7ff ff6b 	bl	8006b68 <prvSampleTimeNow>
 8006c92:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	2b09      	cmp	r3, #9
 8006c98:	f200 8096 	bhi.w	8006dc8 <prvProcessReceivedCommands+0x19c>
 8006c9c:	a201      	add	r2, pc, #4	; (adr r2, 8006ca4 <prvProcessReceivedCommands+0x78>)
 8006c9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ca2:	bf00      	nop
 8006ca4:	08006ccd 	.word	0x08006ccd
 8006ca8:	08006ccd 	.word	0x08006ccd
 8006cac:	08006ccd 	.word	0x08006ccd
 8006cb0:	08006d41 	.word	0x08006d41
 8006cb4:	08006d55 	.word	0x08006d55
 8006cb8:	08006d9f 	.word	0x08006d9f
 8006cbc:	08006ccd 	.word	0x08006ccd
 8006cc0:	08006ccd 	.word	0x08006ccd
 8006cc4:	08006d41 	.word	0x08006d41
 8006cc8:	08006d55 	.word	0x08006d55
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006ccc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cce:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006cd2:	f043 0301 	orr.w	r3, r3, #1
 8006cd6:	b2da      	uxtb	r2, r3
 8006cd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cda:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006cde:	68ba      	ldr	r2, [r7, #8]
 8006ce0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ce2:	699b      	ldr	r3, [r3, #24]
 8006ce4:	18d1      	adds	r1, r2, r3
 8006ce6:	68bb      	ldr	r3, [r7, #8]
 8006ce8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006cea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006cec:	f7ff ff5c 	bl	8006ba8 <prvInsertTimerInActiveList>
 8006cf0:	4603      	mov	r3, r0
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d069      	beq.n	8006dca <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006cf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cf8:	6a1b      	ldr	r3, [r3, #32]
 8006cfa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006cfc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006cfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d00:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006d04:	f003 0304 	and.w	r3, r3, #4
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d05e      	beq.n	8006dca <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006d0c:	68ba      	ldr	r2, [r7, #8]
 8006d0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d10:	699b      	ldr	r3, [r3, #24]
 8006d12:	441a      	add	r2, r3
 8006d14:	2300      	movs	r3, #0
 8006d16:	9300      	str	r3, [sp, #0]
 8006d18:	2300      	movs	r3, #0
 8006d1a:	2100      	movs	r1, #0
 8006d1c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006d1e:	f7ff fe05 	bl	800692c <xTimerGenericCommand>
 8006d22:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006d24:	6a3b      	ldr	r3, [r7, #32]
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d14f      	bne.n	8006dca <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8006d2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d2e:	f383 8811 	msr	BASEPRI, r3
 8006d32:	f3bf 8f6f 	isb	sy
 8006d36:	f3bf 8f4f 	dsb	sy
 8006d3a:	61bb      	str	r3, [r7, #24]
}
 8006d3c:	bf00      	nop
 8006d3e:	e7fe      	b.n	8006d3e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006d40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d42:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006d46:	f023 0301 	bic.w	r3, r3, #1
 8006d4a:	b2da      	uxtb	r2, r3
 8006d4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d4e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8006d52:	e03a      	b.n	8006dca <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006d54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d56:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006d5a:	f043 0301 	orr.w	r3, r3, #1
 8006d5e:	b2da      	uxtb	r2, r3
 8006d60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d62:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006d66:	68ba      	ldr	r2, [r7, #8]
 8006d68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d6a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006d6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d6e:	699b      	ldr	r3, [r3, #24]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d10a      	bne.n	8006d8a <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8006d74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d78:	f383 8811 	msr	BASEPRI, r3
 8006d7c:	f3bf 8f6f 	isb	sy
 8006d80:	f3bf 8f4f 	dsb	sy
 8006d84:	617b      	str	r3, [r7, #20]
}
 8006d86:	bf00      	nop
 8006d88:	e7fe      	b.n	8006d88 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006d8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d8c:	699a      	ldr	r2, [r3, #24]
 8006d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d90:	18d1      	adds	r1, r2, r3
 8006d92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d96:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006d98:	f7ff ff06 	bl	8006ba8 <prvInsertTimerInActiveList>
					break;
 8006d9c:	e015      	b.n	8006dca <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006d9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006da0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006da4:	f003 0302 	and.w	r3, r3, #2
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d103      	bne.n	8006db4 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8006dac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006dae:	f000 fc1f 	bl	80075f0 <vPortFree>
 8006db2:	e00a      	b.n	8006dca <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006db4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006db6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006dba:	f023 0301 	bic.w	r3, r3, #1
 8006dbe:	b2da      	uxtb	r2, r3
 8006dc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006dc2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006dc6:	e000      	b.n	8006dca <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 8006dc8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006dca:	4b08      	ldr	r3, [pc, #32]	; (8006dec <prvProcessReceivedCommands+0x1c0>)
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	1d39      	adds	r1, r7, #4
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	4618      	mov	r0, r3
 8006dd4:	f7fd fe60 	bl	8004a98 <xQueueReceive>
 8006dd8:	4603      	mov	r3, r0
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	f47f af2a 	bne.w	8006c34 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006de0:	bf00      	nop
 8006de2:	bf00      	nop
 8006de4:	3730      	adds	r7, #48	; 0x30
 8006de6:	46bd      	mov	sp, r7
 8006de8:	bd80      	pop	{r7, pc}
 8006dea:	bf00      	nop
 8006dec:	20000e0c 	.word	0x20000e0c

08006df0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006df0:	b580      	push	{r7, lr}
 8006df2:	b088      	sub	sp, #32
 8006df4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006df6:	e048      	b.n	8006e8a <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006df8:	4b2d      	ldr	r3, [pc, #180]	; (8006eb0 <prvSwitchTimerLists+0xc0>)
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	68db      	ldr	r3, [r3, #12]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e02:	4b2b      	ldr	r3, [pc, #172]	; (8006eb0 <prvSwitchTimerLists+0xc0>)
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	68db      	ldr	r3, [r3, #12]
 8006e08:	68db      	ldr	r3, [r3, #12]
 8006e0a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	3304      	adds	r3, #4
 8006e10:	4618      	mov	r0, r3
 8006e12:	f7fd f9f3 	bl	80041fc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	6a1b      	ldr	r3, [r3, #32]
 8006e1a:	68f8      	ldr	r0, [r7, #12]
 8006e1c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006e24:	f003 0304 	and.w	r3, r3, #4
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d02e      	beq.n	8006e8a <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	699b      	ldr	r3, [r3, #24]
 8006e30:	693a      	ldr	r2, [r7, #16]
 8006e32:	4413      	add	r3, r2
 8006e34:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006e36:	68ba      	ldr	r2, [r7, #8]
 8006e38:	693b      	ldr	r3, [r7, #16]
 8006e3a:	429a      	cmp	r2, r3
 8006e3c:	d90e      	bls.n	8006e5c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	68ba      	ldr	r2, [r7, #8]
 8006e42:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	68fa      	ldr	r2, [r7, #12]
 8006e48:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006e4a:	4b19      	ldr	r3, [pc, #100]	; (8006eb0 <prvSwitchTimerLists+0xc0>)
 8006e4c:	681a      	ldr	r2, [r3, #0]
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	3304      	adds	r3, #4
 8006e52:	4619      	mov	r1, r3
 8006e54:	4610      	mov	r0, r2
 8006e56:	f7fd f998 	bl	800418a <vListInsert>
 8006e5a:	e016      	b.n	8006e8a <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006e5c:	2300      	movs	r3, #0
 8006e5e:	9300      	str	r3, [sp, #0]
 8006e60:	2300      	movs	r3, #0
 8006e62:	693a      	ldr	r2, [r7, #16]
 8006e64:	2100      	movs	r1, #0
 8006e66:	68f8      	ldr	r0, [r7, #12]
 8006e68:	f7ff fd60 	bl	800692c <xTimerGenericCommand>
 8006e6c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d10a      	bne.n	8006e8a <prvSwitchTimerLists+0x9a>
	__asm volatile
 8006e74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e78:	f383 8811 	msr	BASEPRI, r3
 8006e7c:	f3bf 8f6f 	isb	sy
 8006e80:	f3bf 8f4f 	dsb	sy
 8006e84:	603b      	str	r3, [r7, #0]
}
 8006e86:	bf00      	nop
 8006e88:	e7fe      	b.n	8006e88 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006e8a:	4b09      	ldr	r3, [pc, #36]	; (8006eb0 <prvSwitchTimerLists+0xc0>)
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d1b1      	bne.n	8006df8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006e94:	4b06      	ldr	r3, [pc, #24]	; (8006eb0 <prvSwitchTimerLists+0xc0>)
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006e9a:	4b06      	ldr	r3, [pc, #24]	; (8006eb4 <prvSwitchTimerLists+0xc4>)
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	4a04      	ldr	r2, [pc, #16]	; (8006eb0 <prvSwitchTimerLists+0xc0>)
 8006ea0:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006ea2:	4a04      	ldr	r2, [pc, #16]	; (8006eb4 <prvSwitchTimerLists+0xc4>)
 8006ea4:	697b      	ldr	r3, [r7, #20]
 8006ea6:	6013      	str	r3, [r2, #0]
}
 8006ea8:	bf00      	nop
 8006eaa:	3718      	adds	r7, #24
 8006eac:	46bd      	mov	sp, r7
 8006eae:	bd80      	pop	{r7, pc}
 8006eb0:	20000e04 	.word	0x20000e04
 8006eb4:	20000e08 	.word	0x20000e08

08006eb8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006eb8:	b580      	push	{r7, lr}
 8006eba:	b082      	sub	sp, #8
 8006ebc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006ebe:	f000 f9a9 	bl	8007214 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006ec2:	4b15      	ldr	r3, [pc, #84]	; (8006f18 <prvCheckForValidListAndQueue+0x60>)
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d120      	bne.n	8006f0c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006eca:	4814      	ldr	r0, [pc, #80]	; (8006f1c <prvCheckForValidListAndQueue+0x64>)
 8006ecc:	f7fd f90c 	bl	80040e8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006ed0:	4813      	ldr	r0, [pc, #76]	; (8006f20 <prvCheckForValidListAndQueue+0x68>)
 8006ed2:	f7fd f909 	bl	80040e8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006ed6:	4b13      	ldr	r3, [pc, #76]	; (8006f24 <prvCheckForValidListAndQueue+0x6c>)
 8006ed8:	4a10      	ldr	r2, [pc, #64]	; (8006f1c <prvCheckForValidListAndQueue+0x64>)
 8006eda:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006edc:	4b12      	ldr	r3, [pc, #72]	; (8006f28 <prvCheckForValidListAndQueue+0x70>)
 8006ede:	4a10      	ldr	r2, [pc, #64]	; (8006f20 <prvCheckForValidListAndQueue+0x68>)
 8006ee0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006ee2:	2300      	movs	r3, #0
 8006ee4:	9300      	str	r3, [sp, #0]
 8006ee6:	4b11      	ldr	r3, [pc, #68]	; (8006f2c <prvCheckForValidListAndQueue+0x74>)
 8006ee8:	4a11      	ldr	r2, [pc, #68]	; (8006f30 <prvCheckForValidListAndQueue+0x78>)
 8006eea:	2110      	movs	r1, #16
 8006eec:	200a      	movs	r0, #10
 8006eee:	f7fd fa17 	bl	8004320 <xQueueGenericCreateStatic>
 8006ef2:	4603      	mov	r3, r0
 8006ef4:	4a08      	ldr	r2, [pc, #32]	; (8006f18 <prvCheckForValidListAndQueue+0x60>)
 8006ef6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006ef8:	4b07      	ldr	r3, [pc, #28]	; (8006f18 <prvCheckForValidListAndQueue+0x60>)
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d005      	beq.n	8006f0c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006f00:	4b05      	ldr	r3, [pc, #20]	; (8006f18 <prvCheckForValidListAndQueue+0x60>)
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	490b      	ldr	r1, [pc, #44]	; (8006f34 <prvCheckForValidListAndQueue+0x7c>)
 8006f06:	4618      	mov	r0, r3
 8006f08:	f7fe fa04 	bl	8005314 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006f0c:	f000 f9b2 	bl	8007274 <vPortExitCritical>
}
 8006f10:	bf00      	nop
 8006f12:	46bd      	mov	sp, r7
 8006f14:	bd80      	pop	{r7, pc}
 8006f16:	bf00      	nop
 8006f18:	20000e0c 	.word	0x20000e0c
 8006f1c:	20000ddc 	.word	0x20000ddc
 8006f20:	20000df0 	.word	0x20000df0
 8006f24:	20000e04 	.word	0x20000e04
 8006f28:	20000e08 	.word	0x20000e08
 8006f2c:	20000eb8 	.word	0x20000eb8
 8006f30:	20000e18 	.word	0x20000e18
 8006f34:	0800948c 	.word	0x0800948c

08006f38 <pvTimerGetTimerID>:
	return xReturn;
} /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 8006f38:	b580      	push	{r7, lr}
 8006f3a:	b086      	sub	sp, #24
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d10a      	bne.n	8006f60 <pvTimerGetTimerID+0x28>
	__asm volatile
 8006f4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f4e:	f383 8811 	msr	BASEPRI, r3
 8006f52:	f3bf 8f6f 	isb	sy
 8006f56:	f3bf 8f4f 	dsb	sy
 8006f5a:	60fb      	str	r3, [r7, #12]
}
 8006f5c:	bf00      	nop
 8006f5e:	e7fe      	b.n	8006f5e <pvTimerGetTimerID+0x26>

	taskENTER_CRITICAL();
 8006f60:	f000 f958 	bl	8007214 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 8006f64:	697b      	ldr	r3, [r7, #20]
 8006f66:	69db      	ldr	r3, [r3, #28]
 8006f68:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 8006f6a:	f000 f983 	bl	8007274 <vPortExitCritical>

	return pvReturn;
 8006f6e:	693b      	ldr	r3, [r7, #16]
}
 8006f70:	4618      	mov	r0, r3
 8006f72:	3718      	adds	r7, #24
 8006f74:	46bd      	mov	sp, r7
 8006f76:	bd80      	pop	{r7, pc}

08006f78 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8006f78:	b580      	push	{r7, lr}
 8006f7a:	b08a      	sub	sp, #40	; 0x28
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	60f8      	str	r0, [r7, #12]
 8006f80:	60b9      	str	r1, [r7, #8]
 8006f82:	607a      	str	r2, [r7, #4]
 8006f84:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 8006f86:	f06f 0301 	mvn.w	r3, #1
 8006f8a:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 8006f90:	68bb      	ldr	r3, [r7, #8]
 8006f92:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006f98:	4b06      	ldr	r3, [pc, #24]	; (8006fb4 <xTimerPendFunctionCallFromISR+0x3c>)
 8006f9a:	6818      	ldr	r0, [r3, #0]
 8006f9c:	f107 0114 	add.w	r1, r7, #20
 8006fa0:	2300      	movs	r3, #0
 8006fa2:	683a      	ldr	r2, [r7, #0]
 8006fa4:	f7fd fc28 	bl	80047f8 <xQueueGenericSendFromISR>
 8006fa8:	6278      	str	r0, [r7, #36]	; 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 8006faa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8006fac:	4618      	mov	r0, r3
 8006fae:	3728      	adds	r7, #40	; 0x28
 8006fb0:	46bd      	mov	sp, r7
 8006fb2:	bd80      	pop	{r7, pc}
 8006fb4:	20000e0c 	.word	0x20000e0c

08006fb8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006fb8:	b480      	push	{r7}
 8006fba:	b085      	sub	sp, #20
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	60f8      	str	r0, [r7, #12]
 8006fc0:	60b9      	str	r1, [r7, #8]
 8006fc2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	3b04      	subs	r3, #4
 8006fc8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006fd0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	3b04      	subs	r3, #4
 8006fd6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006fd8:	68bb      	ldr	r3, [r7, #8]
 8006fda:	f023 0201 	bic.w	r2, r3, #1
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	3b04      	subs	r3, #4
 8006fe6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006fe8:	4a0c      	ldr	r2, [pc, #48]	; (800701c <pxPortInitialiseStack+0x64>)
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	3b14      	subs	r3, #20
 8006ff2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006ff4:	687a      	ldr	r2, [r7, #4]
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	3b04      	subs	r3, #4
 8006ffe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	f06f 0202 	mvn.w	r2, #2
 8007006:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	3b20      	subs	r3, #32
 800700c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800700e:	68fb      	ldr	r3, [r7, #12]
}
 8007010:	4618      	mov	r0, r3
 8007012:	3714      	adds	r7, #20
 8007014:	46bd      	mov	sp, r7
 8007016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701a:	4770      	bx	lr
 800701c:	08007021 	.word	0x08007021

08007020 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007020:	b480      	push	{r7}
 8007022:	b085      	sub	sp, #20
 8007024:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007026:	2300      	movs	r3, #0
 8007028:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800702a:	4b12      	ldr	r3, [pc, #72]	; (8007074 <prvTaskExitError+0x54>)
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007032:	d00a      	beq.n	800704a <prvTaskExitError+0x2a>
	__asm volatile
 8007034:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007038:	f383 8811 	msr	BASEPRI, r3
 800703c:	f3bf 8f6f 	isb	sy
 8007040:	f3bf 8f4f 	dsb	sy
 8007044:	60fb      	str	r3, [r7, #12]
}
 8007046:	bf00      	nop
 8007048:	e7fe      	b.n	8007048 <prvTaskExitError+0x28>
	__asm volatile
 800704a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800704e:	f383 8811 	msr	BASEPRI, r3
 8007052:	f3bf 8f6f 	isb	sy
 8007056:	f3bf 8f4f 	dsb	sy
 800705a:	60bb      	str	r3, [r7, #8]
}
 800705c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800705e:	bf00      	nop
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2b00      	cmp	r3, #0
 8007064:	d0fc      	beq.n	8007060 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007066:	bf00      	nop
 8007068:	bf00      	nop
 800706a:	3714      	adds	r7, #20
 800706c:	46bd      	mov	sp, r7
 800706e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007072:	4770      	bx	lr
 8007074:	2000000c 	.word	0x2000000c
	...

08007080 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007080:	4b07      	ldr	r3, [pc, #28]	; (80070a0 <pxCurrentTCBConst2>)
 8007082:	6819      	ldr	r1, [r3, #0]
 8007084:	6808      	ldr	r0, [r1, #0]
 8007086:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800708a:	f380 8809 	msr	PSP, r0
 800708e:	f3bf 8f6f 	isb	sy
 8007092:	f04f 0000 	mov.w	r0, #0
 8007096:	f380 8811 	msr	BASEPRI, r0
 800709a:	4770      	bx	lr
 800709c:	f3af 8000 	nop.w

080070a0 <pxCurrentTCBConst2>:
 80070a0:	200008dc 	.word	0x200008dc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80070a4:	bf00      	nop
 80070a6:	bf00      	nop

080070a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80070a8:	4808      	ldr	r0, [pc, #32]	; (80070cc <prvPortStartFirstTask+0x24>)
 80070aa:	6800      	ldr	r0, [r0, #0]
 80070ac:	6800      	ldr	r0, [r0, #0]
 80070ae:	f380 8808 	msr	MSP, r0
 80070b2:	f04f 0000 	mov.w	r0, #0
 80070b6:	f380 8814 	msr	CONTROL, r0
 80070ba:	b662      	cpsie	i
 80070bc:	b661      	cpsie	f
 80070be:	f3bf 8f4f 	dsb	sy
 80070c2:	f3bf 8f6f 	isb	sy
 80070c6:	df00      	svc	0
 80070c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80070ca:	bf00      	nop
 80070cc:	e000ed08 	.word	0xe000ed08

080070d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80070d0:	b580      	push	{r7, lr}
 80070d2:	b086      	sub	sp, #24
 80070d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80070d6:	4b46      	ldr	r3, [pc, #280]	; (80071f0 <xPortStartScheduler+0x120>)
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	4a46      	ldr	r2, [pc, #280]	; (80071f4 <xPortStartScheduler+0x124>)
 80070dc:	4293      	cmp	r3, r2
 80070de:	d10a      	bne.n	80070f6 <xPortStartScheduler+0x26>
	__asm volatile
 80070e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070e4:	f383 8811 	msr	BASEPRI, r3
 80070e8:	f3bf 8f6f 	isb	sy
 80070ec:	f3bf 8f4f 	dsb	sy
 80070f0:	613b      	str	r3, [r7, #16]
}
 80070f2:	bf00      	nop
 80070f4:	e7fe      	b.n	80070f4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80070f6:	4b3e      	ldr	r3, [pc, #248]	; (80071f0 <xPortStartScheduler+0x120>)
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	4a3f      	ldr	r2, [pc, #252]	; (80071f8 <xPortStartScheduler+0x128>)
 80070fc:	4293      	cmp	r3, r2
 80070fe:	d10a      	bne.n	8007116 <xPortStartScheduler+0x46>
	__asm volatile
 8007100:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007104:	f383 8811 	msr	BASEPRI, r3
 8007108:	f3bf 8f6f 	isb	sy
 800710c:	f3bf 8f4f 	dsb	sy
 8007110:	60fb      	str	r3, [r7, #12]
}
 8007112:	bf00      	nop
 8007114:	e7fe      	b.n	8007114 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007116:	4b39      	ldr	r3, [pc, #228]	; (80071fc <xPortStartScheduler+0x12c>)
 8007118:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800711a:	697b      	ldr	r3, [r7, #20]
 800711c:	781b      	ldrb	r3, [r3, #0]
 800711e:	b2db      	uxtb	r3, r3
 8007120:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007122:	697b      	ldr	r3, [r7, #20]
 8007124:	22ff      	movs	r2, #255	; 0xff
 8007126:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007128:	697b      	ldr	r3, [r7, #20]
 800712a:	781b      	ldrb	r3, [r3, #0]
 800712c:	b2db      	uxtb	r3, r3
 800712e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007130:	78fb      	ldrb	r3, [r7, #3]
 8007132:	b2db      	uxtb	r3, r3
 8007134:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007138:	b2da      	uxtb	r2, r3
 800713a:	4b31      	ldr	r3, [pc, #196]	; (8007200 <xPortStartScheduler+0x130>)
 800713c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800713e:	4b31      	ldr	r3, [pc, #196]	; (8007204 <xPortStartScheduler+0x134>)
 8007140:	2207      	movs	r2, #7
 8007142:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007144:	e009      	b.n	800715a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8007146:	4b2f      	ldr	r3, [pc, #188]	; (8007204 <xPortStartScheduler+0x134>)
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	3b01      	subs	r3, #1
 800714c:	4a2d      	ldr	r2, [pc, #180]	; (8007204 <xPortStartScheduler+0x134>)
 800714e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007150:	78fb      	ldrb	r3, [r7, #3]
 8007152:	b2db      	uxtb	r3, r3
 8007154:	005b      	lsls	r3, r3, #1
 8007156:	b2db      	uxtb	r3, r3
 8007158:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800715a:	78fb      	ldrb	r3, [r7, #3]
 800715c:	b2db      	uxtb	r3, r3
 800715e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007162:	2b80      	cmp	r3, #128	; 0x80
 8007164:	d0ef      	beq.n	8007146 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007166:	4b27      	ldr	r3, [pc, #156]	; (8007204 <xPortStartScheduler+0x134>)
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	f1c3 0307 	rsb	r3, r3, #7
 800716e:	2b04      	cmp	r3, #4
 8007170:	d00a      	beq.n	8007188 <xPortStartScheduler+0xb8>
	__asm volatile
 8007172:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007176:	f383 8811 	msr	BASEPRI, r3
 800717a:	f3bf 8f6f 	isb	sy
 800717e:	f3bf 8f4f 	dsb	sy
 8007182:	60bb      	str	r3, [r7, #8]
}
 8007184:	bf00      	nop
 8007186:	e7fe      	b.n	8007186 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007188:	4b1e      	ldr	r3, [pc, #120]	; (8007204 <xPortStartScheduler+0x134>)
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	021b      	lsls	r3, r3, #8
 800718e:	4a1d      	ldr	r2, [pc, #116]	; (8007204 <xPortStartScheduler+0x134>)
 8007190:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007192:	4b1c      	ldr	r3, [pc, #112]	; (8007204 <xPortStartScheduler+0x134>)
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800719a:	4a1a      	ldr	r2, [pc, #104]	; (8007204 <xPortStartScheduler+0x134>)
 800719c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	b2da      	uxtb	r2, r3
 80071a2:	697b      	ldr	r3, [r7, #20]
 80071a4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80071a6:	4b18      	ldr	r3, [pc, #96]	; (8007208 <xPortStartScheduler+0x138>)
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	4a17      	ldr	r2, [pc, #92]	; (8007208 <xPortStartScheduler+0x138>)
 80071ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80071b0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80071b2:	4b15      	ldr	r3, [pc, #84]	; (8007208 <xPortStartScheduler+0x138>)
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	4a14      	ldr	r2, [pc, #80]	; (8007208 <xPortStartScheduler+0x138>)
 80071b8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80071bc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80071be:	f000 f8dd 	bl	800737c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80071c2:	4b12      	ldr	r3, [pc, #72]	; (800720c <xPortStartScheduler+0x13c>)
 80071c4:	2200      	movs	r2, #0
 80071c6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80071c8:	f000 f8fc 	bl	80073c4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80071cc:	4b10      	ldr	r3, [pc, #64]	; (8007210 <xPortStartScheduler+0x140>)
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	4a0f      	ldr	r2, [pc, #60]	; (8007210 <xPortStartScheduler+0x140>)
 80071d2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80071d6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80071d8:	f7ff ff66 	bl	80070a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80071dc:	f7fe fd4a 	bl	8005c74 <vTaskSwitchContext>
	prvTaskExitError();
 80071e0:	f7ff ff1e 	bl	8007020 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80071e4:	2300      	movs	r3, #0
}
 80071e6:	4618      	mov	r0, r3
 80071e8:	3718      	adds	r7, #24
 80071ea:	46bd      	mov	sp, r7
 80071ec:	bd80      	pop	{r7, pc}
 80071ee:	bf00      	nop
 80071f0:	e000ed00 	.word	0xe000ed00
 80071f4:	410fc271 	.word	0x410fc271
 80071f8:	410fc270 	.word	0x410fc270
 80071fc:	e000e400 	.word	0xe000e400
 8007200:	20000f08 	.word	0x20000f08
 8007204:	20000f0c 	.word	0x20000f0c
 8007208:	e000ed20 	.word	0xe000ed20
 800720c:	2000000c 	.word	0x2000000c
 8007210:	e000ef34 	.word	0xe000ef34

08007214 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007214:	b480      	push	{r7}
 8007216:	b083      	sub	sp, #12
 8007218:	af00      	add	r7, sp, #0
	__asm volatile
 800721a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800721e:	f383 8811 	msr	BASEPRI, r3
 8007222:	f3bf 8f6f 	isb	sy
 8007226:	f3bf 8f4f 	dsb	sy
 800722a:	607b      	str	r3, [r7, #4]
}
 800722c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800722e:	4b0f      	ldr	r3, [pc, #60]	; (800726c <vPortEnterCritical+0x58>)
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	3301      	adds	r3, #1
 8007234:	4a0d      	ldr	r2, [pc, #52]	; (800726c <vPortEnterCritical+0x58>)
 8007236:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007238:	4b0c      	ldr	r3, [pc, #48]	; (800726c <vPortEnterCritical+0x58>)
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	2b01      	cmp	r3, #1
 800723e:	d10f      	bne.n	8007260 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007240:	4b0b      	ldr	r3, [pc, #44]	; (8007270 <vPortEnterCritical+0x5c>)
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	b2db      	uxtb	r3, r3
 8007246:	2b00      	cmp	r3, #0
 8007248:	d00a      	beq.n	8007260 <vPortEnterCritical+0x4c>
	__asm volatile
 800724a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800724e:	f383 8811 	msr	BASEPRI, r3
 8007252:	f3bf 8f6f 	isb	sy
 8007256:	f3bf 8f4f 	dsb	sy
 800725a:	603b      	str	r3, [r7, #0]
}
 800725c:	bf00      	nop
 800725e:	e7fe      	b.n	800725e <vPortEnterCritical+0x4a>
	}
}
 8007260:	bf00      	nop
 8007262:	370c      	adds	r7, #12
 8007264:	46bd      	mov	sp, r7
 8007266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800726a:	4770      	bx	lr
 800726c:	2000000c 	.word	0x2000000c
 8007270:	e000ed04 	.word	0xe000ed04

08007274 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007274:	b480      	push	{r7}
 8007276:	b083      	sub	sp, #12
 8007278:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800727a:	4b12      	ldr	r3, [pc, #72]	; (80072c4 <vPortExitCritical+0x50>)
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	2b00      	cmp	r3, #0
 8007280:	d10a      	bne.n	8007298 <vPortExitCritical+0x24>
	__asm volatile
 8007282:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007286:	f383 8811 	msr	BASEPRI, r3
 800728a:	f3bf 8f6f 	isb	sy
 800728e:	f3bf 8f4f 	dsb	sy
 8007292:	607b      	str	r3, [r7, #4]
}
 8007294:	bf00      	nop
 8007296:	e7fe      	b.n	8007296 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007298:	4b0a      	ldr	r3, [pc, #40]	; (80072c4 <vPortExitCritical+0x50>)
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	3b01      	subs	r3, #1
 800729e:	4a09      	ldr	r2, [pc, #36]	; (80072c4 <vPortExitCritical+0x50>)
 80072a0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80072a2:	4b08      	ldr	r3, [pc, #32]	; (80072c4 <vPortExitCritical+0x50>)
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d105      	bne.n	80072b6 <vPortExitCritical+0x42>
 80072aa:	2300      	movs	r3, #0
 80072ac:	603b      	str	r3, [r7, #0]
	__asm volatile
 80072ae:	683b      	ldr	r3, [r7, #0]
 80072b0:	f383 8811 	msr	BASEPRI, r3
}
 80072b4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80072b6:	bf00      	nop
 80072b8:	370c      	adds	r7, #12
 80072ba:	46bd      	mov	sp, r7
 80072bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c0:	4770      	bx	lr
 80072c2:	bf00      	nop
 80072c4:	2000000c 	.word	0x2000000c
	...

080072d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80072d0:	f3ef 8009 	mrs	r0, PSP
 80072d4:	f3bf 8f6f 	isb	sy
 80072d8:	4b15      	ldr	r3, [pc, #84]	; (8007330 <pxCurrentTCBConst>)
 80072da:	681a      	ldr	r2, [r3, #0]
 80072dc:	f01e 0f10 	tst.w	lr, #16
 80072e0:	bf08      	it	eq
 80072e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80072e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072ea:	6010      	str	r0, [r2, #0]
 80072ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 80072f0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80072f4:	f380 8811 	msr	BASEPRI, r0
 80072f8:	f3bf 8f4f 	dsb	sy
 80072fc:	f3bf 8f6f 	isb	sy
 8007300:	f7fe fcb8 	bl	8005c74 <vTaskSwitchContext>
 8007304:	f04f 0000 	mov.w	r0, #0
 8007308:	f380 8811 	msr	BASEPRI, r0
 800730c:	bc09      	pop	{r0, r3}
 800730e:	6819      	ldr	r1, [r3, #0]
 8007310:	6808      	ldr	r0, [r1, #0]
 8007312:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007316:	f01e 0f10 	tst.w	lr, #16
 800731a:	bf08      	it	eq
 800731c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007320:	f380 8809 	msr	PSP, r0
 8007324:	f3bf 8f6f 	isb	sy
 8007328:	4770      	bx	lr
 800732a:	bf00      	nop
 800732c:	f3af 8000 	nop.w

08007330 <pxCurrentTCBConst>:
 8007330:	200008dc 	.word	0x200008dc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007334:	bf00      	nop
 8007336:	bf00      	nop

08007338 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007338:	b580      	push	{r7, lr}
 800733a:	b082      	sub	sp, #8
 800733c:	af00      	add	r7, sp, #0
	__asm volatile
 800733e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007342:	f383 8811 	msr	BASEPRI, r3
 8007346:	f3bf 8f6f 	isb	sy
 800734a:	f3bf 8f4f 	dsb	sy
 800734e:	607b      	str	r3, [r7, #4]
}
 8007350:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007352:	f7fe fbd1 	bl	8005af8 <xTaskIncrementTick>
 8007356:	4603      	mov	r3, r0
 8007358:	2b00      	cmp	r3, #0
 800735a:	d003      	beq.n	8007364 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800735c:	4b06      	ldr	r3, [pc, #24]	; (8007378 <xPortSysTickHandler+0x40>)
 800735e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007362:	601a      	str	r2, [r3, #0]
 8007364:	2300      	movs	r3, #0
 8007366:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007368:	683b      	ldr	r3, [r7, #0]
 800736a:	f383 8811 	msr	BASEPRI, r3
}
 800736e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007370:	bf00      	nop
 8007372:	3708      	adds	r7, #8
 8007374:	46bd      	mov	sp, r7
 8007376:	bd80      	pop	{r7, pc}
 8007378:	e000ed04 	.word	0xe000ed04

0800737c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800737c:	b480      	push	{r7}
 800737e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007380:	4b0b      	ldr	r3, [pc, #44]	; (80073b0 <vPortSetupTimerInterrupt+0x34>)
 8007382:	2200      	movs	r2, #0
 8007384:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007386:	4b0b      	ldr	r3, [pc, #44]	; (80073b4 <vPortSetupTimerInterrupt+0x38>)
 8007388:	2200      	movs	r2, #0
 800738a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800738c:	4b0a      	ldr	r3, [pc, #40]	; (80073b8 <vPortSetupTimerInterrupt+0x3c>)
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	4a0a      	ldr	r2, [pc, #40]	; (80073bc <vPortSetupTimerInterrupt+0x40>)
 8007392:	fba2 2303 	umull	r2, r3, r2, r3
 8007396:	099b      	lsrs	r3, r3, #6
 8007398:	4a09      	ldr	r2, [pc, #36]	; (80073c0 <vPortSetupTimerInterrupt+0x44>)
 800739a:	3b01      	subs	r3, #1
 800739c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800739e:	4b04      	ldr	r3, [pc, #16]	; (80073b0 <vPortSetupTimerInterrupt+0x34>)
 80073a0:	2207      	movs	r2, #7
 80073a2:	601a      	str	r2, [r3, #0]
}
 80073a4:	bf00      	nop
 80073a6:	46bd      	mov	sp, r7
 80073a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ac:	4770      	bx	lr
 80073ae:	bf00      	nop
 80073b0:	e000e010 	.word	0xe000e010
 80073b4:	e000e018 	.word	0xe000e018
 80073b8:	20000000 	.word	0x20000000
 80073bc:	10624dd3 	.word	0x10624dd3
 80073c0:	e000e014 	.word	0xe000e014

080073c4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80073c4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80073d4 <vPortEnableVFP+0x10>
 80073c8:	6801      	ldr	r1, [r0, #0]
 80073ca:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80073ce:	6001      	str	r1, [r0, #0]
 80073d0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80073d2:	bf00      	nop
 80073d4:	e000ed88 	.word	0xe000ed88

080073d8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80073d8:	b480      	push	{r7}
 80073da:	b085      	sub	sp, #20
 80073dc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80073de:	f3ef 8305 	mrs	r3, IPSR
 80073e2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	2b0f      	cmp	r3, #15
 80073e8:	d914      	bls.n	8007414 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80073ea:	4a17      	ldr	r2, [pc, #92]	; (8007448 <vPortValidateInterruptPriority+0x70>)
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	4413      	add	r3, r2
 80073f0:	781b      	ldrb	r3, [r3, #0]
 80073f2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80073f4:	4b15      	ldr	r3, [pc, #84]	; (800744c <vPortValidateInterruptPriority+0x74>)
 80073f6:	781b      	ldrb	r3, [r3, #0]
 80073f8:	7afa      	ldrb	r2, [r7, #11]
 80073fa:	429a      	cmp	r2, r3
 80073fc:	d20a      	bcs.n	8007414 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80073fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007402:	f383 8811 	msr	BASEPRI, r3
 8007406:	f3bf 8f6f 	isb	sy
 800740a:	f3bf 8f4f 	dsb	sy
 800740e:	607b      	str	r3, [r7, #4]
}
 8007410:	bf00      	nop
 8007412:	e7fe      	b.n	8007412 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007414:	4b0e      	ldr	r3, [pc, #56]	; (8007450 <vPortValidateInterruptPriority+0x78>)
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800741c:	4b0d      	ldr	r3, [pc, #52]	; (8007454 <vPortValidateInterruptPriority+0x7c>)
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	429a      	cmp	r2, r3
 8007422:	d90a      	bls.n	800743a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8007424:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007428:	f383 8811 	msr	BASEPRI, r3
 800742c:	f3bf 8f6f 	isb	sy
 8007430:	f3bf 8f4f 	dsb	sy
 8007434:	603b      	str	r3, [r7, #0]
}
 8007436:	bf00      	nop
 8007438:	e7fe      	b.n	8007438 <vPortValidateInterruptPriority+0x60>
	}
 800743a:	bf00      	nop
 800743c:	3714      	adds	r7, #20
 800743e:	46bd      	mov	sp, r7
 8007440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007444:	4770      	bx	lr
 8007446:	bf00      	nop
 8007448:	e000e3f0 	.word	0xe000e3f0
 800744c:	20000f08 	.word	0x20000f08
 8007450:	e000ed0c 	.word	0xe000ed0c
 8007454:	20000f0c 	.word	0x20000f0c

08007458 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007458:	b580      	push	{r7, lr}
 800745a:	b08a      	sub	sp, #40	; 0x28
 800745c:	af00      	add	r7, sp, #0
 800745e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007460:	2300      	movs	r3, #0
 8007462:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007464:	f7fe fa76 	bl	8005954 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007468:	4b5b      	ldr	r3, [pc, #364]	; (80075d8 <pvPortMalloc+0x180>)
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	2b00      	cmp	r3, #0
 800746e:	d101      	bne.n	8007474 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007470:	f000 f920 	bl	80076b4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007474:	4b59      	ldr	r3, [pc, #356]	; (80075dc <pvPortMalloc+0x184>)
 8007476:	681a      	ldr	r2, [r3, #0]
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	4013      	ands	r3, r2
 800747c:	2b00      	cmp	r3, #0
 800747e:	f040 8093 	bne.w	80075a8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	2b00      	cmp	r3, #0
 8007486:	d01d      	beq.n	80074c4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8007488:	2208      	movs	r2, #8
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	4413      	add	r3, r2
 800748e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	f003 0307 	and.w	r3, r3, #7
 8007496:	2b00      	cmp	r3, #0
 8007498:	d014      	beq.n	80074c4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	f023 0307 	bic.w	r3, r3, #7
 80074a0:	3308      	adds	r3, #8
 80074a2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	f003 0307 	and.w	r3, r3, #7
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d00a      	beq.n	80074c4 <pvPortMalloc+0x6c>
	__asm volatile
 80074ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074b2:	f383 8811 	msr	BASEPRI, r3
 80074b6:	f3bf 8f6f 	isb	sy
 80074ba:	f3bf 8f4f 	dsb	sy
 80074be:	617b      	str	r3, [r7, #20]
}
 80074c0:	bf00      	nop
 80074c2:	e7fe      	b.n	80074c2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d06e      	beq.n	80075a8 <pvPortMalloc+0x150>
 80074ca:	4b45      	ldr	r3, [pc, #276]	; (80075e0 <pvPortMalloc+0x188>)
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	687a      	ldr	r2, [r7, #4]
 80074d0:	429a      	cmp	r2, r3
 80074d2:	d869      	bhi.n	80075a8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80074d4:	4b43      	ldr	r3, [pc, #268]	; (80075e4 <pvPortMalloc+0x18c>)
 80074d6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80074d8:	4b42      	ldr	r3, [pc, #264]	; (80075e4 <pvPortMalloc+0x18c>)
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80074de:	e004      	b.n	80074ea <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80074e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074e2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80074e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80074ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074ec:	685b      	ldr	r3, [r3, #4]
 80074ee:	687a      	ldr	r2, [r7, #4]
 80074f0:	429a      	cmp	r2, r3
 80074f2:	d903      	bls.n	80074fc <pvPortMalloc+0xa4>
 80074f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d1f1      	bne.n	80074e0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80074fc:	4b36      	ldr	r3, [pc, #216]	; (80075d8 <pvPortMalloc+0x180>)
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007502:	429a      	cmp	r2, r3
 8007504:	d050      	beq.n	80075a8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007506:	6a3b      	ldr	r3, [r7, #32]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	2208      	movs	r2, #8
 800750c:	4413      	add	r3, r2
 800750e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007510:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007512:	681a      	ldr	r2, [r3, #0]
 8007514:	6a3b      	ldr	r3, [r7, #32]
 8007516:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007518:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800751a:	685a      	ldr	r2, [r3, #4]
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	1ad2      	subs	r2, r2, r3
 8007520:	2308      	movs	r3, #8
 8007522:	005b      	lsls	r3, r3, #1
 8007524:	429a      	cmp	r2, r3
 8007526:	d91f      	bls.n	8007568 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007528:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	4413      	add	r3, r2
 800752e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007530:	69bb      	ldr	r3, [r7, #24]
 8007532:	f003 0307 	and.w	r3, r3, #7
 8007536:	2b00      	cmp	r3, #0
 8007538:	d00a      	beq.n	8007550 <pvPortMalloc+0xf8>
	__asm volatile
 800753a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800753e:	f383 8811 	msr	BASEPRI, r3
 8007542:	f3bf 8f6f 	isb	sy
 8007546:	f3bf 8f4f 	dsb	sy
 800754a:	613b      	str	r3, [r7, #16]
}
 800754c:	bf00      	nop
 800754e:	e7fe      	b.n	800754e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007550:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007552:	685a      	ldr	r2, [r3, #4]
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	1ad2      	subs	r2, r2, r3
 8007558:	69bb      	ldr	r3, [r7, #24]
 800755a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800755c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800755e:	687a      	ldr	r2, [r7, #4]
 8007560:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007562:	69b8      	ldr	r0, [r7, #24]
 8007564:	f000 f908 	bl	8007778 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007568:	4b1d      	ldr	r3, [pc, #116]	; (80075e0 <pvPortMalloc+0x188>)
 800756a:	681a      	ldr	r2, [r3, #0]
 800756c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800756e:	685b      	ldr	r3, [r3, #4]
 8007570:	1ad3      	subs	r3, r2, r3
 8007572:	4a1b      	ldr	r2, [pc, #108]	; (80075e0 <pvPortMalloc+0x188>)
 8007574:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007576:	4b1a      	ldr	r3, [pc, #104]	; (80075e0 <pvPortMalloc+0x188>)
 8007578:	681a      	ldr	r2, [r3, #0]
 800757a:	4b1b      	ldr	r3, [pc, #108]	; (80075e8 <pvPortMalloc+0x190>)
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	429a      	cmp	r2, r3
 8007580:	d203      	bcs.n	800758a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007582:	4b17      	ldr	r3, [pc, #92]	; (80075e0 <pvPortMalloc+0x188>)
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	4a18      	ldr	r2, [pc, #96]	; (80075e8 <pvPortMalloc+0x190>)
 8007588:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800758a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800758c:	685a      	ldr	r2, [r3, #4]
 800758e:	4b13      	ldr	r3, [pc, #76]	; (80075dc <pvPortMalloc+0x184>)
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	431a      	orrs	r2, r3
 8007594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007596:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007598:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800759a:	2200      	movs	r2, #0
 800759c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800759e:	4b13      	ldr	r3, [pc, #76]	; (80075ec <pvPortMalloc+0x194>)
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	3301      	adds	r3, #1
 80075a4:	4a11      	ldr	r2, [pc, #68]	; (80075ec <pvPortMalloc+0x194>)
 80075a6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80075a8:	f7fe f9e2 	bl	8005970 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80075ac:	69fb      	ldr	r3, [r7, #28]
 80075ae:	f003 0307 	and.w	r3, r3, #7
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d00a      	beq.n	80075cc <pvPortMalloc+0x174>
	__asm volatile
 80075b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075ba:	f383 8811 	msr	BASEPRI, r3
 80075be:	f3bf 8f6f 	isb	sy
 80075c2:	f3bf 8f4f 	dsb	sy
 80075c6:	60fb      	str	r3, [r7, #12]
}
 80075c8:	bf00      	nop
 80075ca:	e7fe      	b.n	80075ca <pvPortMalloc+0x172>
	return pvReturn;
 80075cc:	69fb      	ldr	r3, [r7, #28]
}
 80075ce:	4618      	mov	r0, r3
 80075d0:	3728      	adds	r7, #40	; 0x28
 80075d2:	46bd      	mov	sp, r7
 80075d4:	bd80      	pop	{r7, pc}
 80075d6:	bf00      	nop
 80075d8:	20004b18 	.word	0x20004b18
 80075dc:	20004b2c 	.word	0x20004b2c
 80075e0:	20004b1c 	.word	0x20004b1c
 80075e4:	20004b10 	.word	0x20004b10
 80075e8:	20004b20 	.word	0x20004b20
 80075ec:	20004b24 	.word	0x20004b24

080075f0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80075f0:	b580      	push	{r7, lr}
 80075f2:	b086      	sub	sp, #24
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d04d      	beq.n	800769e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007602:	2308      	movs	r3, #8
 8007604:	425b      	negs	r3, r3
 8007606:	697a      	ldr	r2, [r7, #20]
 8007608:	4413      	add	r3, r2
 800760a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800760c:	697b      	ldr	r3, [r7, #20]
 800760e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007610:	693b      	ldr	r3, [r7, #16]
 8007612:	685a      	ldr	r2, [r3, #4]
 8007614:	4b24      	ldr	r3, [pc, #144]	; (80076a8 <vPortFree+0xb8>)
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	4013      	ands	r3, r2
 800761a:	2b00      	cmp	r3, #0
 800761c:	d10a      	bne.n	8007634 <vPortFree+0x44>
	__asm volatile
 800761e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007622:	f383 8811 	msr	BASEPRI, r3
 8007626:	f3bf 8f6f 	isb	sy
 800762a:	f3bf 8f4f 	dsb	sy
 800762e:	60fb      	str	r3, [r7, #12]
}
 8007630:	bf00      	nop
 8007632:	e7fe      	b.n	8007632 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007634:	693b      	ldr	r3, [r7, #16]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	2b00      	cmp	r3, #0
 800763a:	d00a      	beq.n	8007652 <vPortFree+0x62>
	__asm volatile
 800763c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007640:	f383 8811 	msr	BASEPRI, r3
 8007644:	f3bf 8f6f 	isb	sy
 8007648:	f3bf 8f4f 	dsb	sy
 800764c:	60bb      	str	r3, [r7, #8]
}
 800764e:	bf00      	nop
 8007650:	e7fe      	b.n	8007650 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007652:	693b      	ldr	r3, [r7, #16]
 8007654:	685a      	ldr	r2, [r3, #4]
 8007656:	4b14      	ldr	r3, [pc, #80]	; (80076a8 <vPortFree+0xb8>)
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	4013      	ands	r3, r2
 800765c:	2b00      	cmp	r3, #0
 800765e:	d01e      	beq.n	800769e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007660:	693b      	ldr	r3, [r7, #16]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	2b00      	cmp	r3, #0
 8007666:	d11a      	bne.n	800769e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007668:	693b      	ldr	r3, [r7, #16]
 800766a:	685a      	ldr	r2, [r3, #4]
 800766c:	4b0e      	ldr	r3, [pc, #56]	; (80076a8 <vPortFree+0xb8>)
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	43db      	mvns	r3, r3
 8007672:	401a      	ands	r2, r3
 8007674:	693b      	ldr	r3, [r7, #16]
 8007676:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007678:	f7fe f96c 	bl	8005954 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800767c:	693b      	ldr	r3, [r7, #16]
 800767e:	685a      	ldr	r2, [r3, #4]
 8007680:	4b0a      	ldr	r3, [pc, #40]	; (80076ac <vPortFree+0xbc>)
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	4413      	add	r3, r2
 8007686:	4a09      	ldr	r2, [pc, #36]	; (80076ac <vPortFree+0xbc>)
 8007688:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800768a:	6938      	ldr	r0, [r7, #16]
 800768c:	f000 f874 	bl	8007778 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007690:	4b07      	ldr	r3, [pc, #28]	; (80076b0 <vPortFree+0xc0>)
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	3301      	adds	r3, #1
 8007696:	4a06      	ldr	r2, [pc, #24]	; (80076b0 <vPortFree+0xc0>)
 8007698:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800769a:	f7fe f969 	bl	8005970 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800769e:	bf00      	nop
 80076a0:	3718      	adds	r7, #24
 80076a2:	46bd      	mov	sp, r7
 80076a4:	bd80      	pop	{r7, pc}
 80076a6:	bf00      	nop
 80076a8:	20004b2c 	.word	0x20004b2c
 80076ac:	20004b1c 	.word	0x20004b1c
 80076b0:	20004b28 	.word	0x20004b28

080076b4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80076b4:	b480      	push	{r7}
 80076b6:	b085      	sub	sp, #20
 80076b8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80076ba:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80076be:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80076c0:	4b27      	ldr	r3, [pc, #156]	; (8007760 <prvHeapInit+0xac>)
 80076c2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	f003 0307 	and.w	r3, r3, #7
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d00c      	beq.n	80076e8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	3307      	adds	r3, #7
 80076d2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	f023 0307 	bic.w	r3, r3, #7
 80076da:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80076dc:	68ba      	ldr	r2, [r7, #8]
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	1ad3      	subs	r3, r2, r3
 80076e2:	4a1f      	ldr	r2, [pc, #124]	; (8007760 <prvHeapInit+0xac>)
 80076e4:	4413      	add	r3, r2
 80076e6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80076ec:	4a1d      	ldr	r2, [pc, #116]	; (8007764 <prvHeapInit+0xb0>)
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80076f2:	4b1c      	ldr	r3, [pc, #112]	; (8007764 <prvHeapInit+0xb0>)
 80076f4:	2200      	movs	r2, #0
 80076f6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	68ba      	ldr	r2, [r7, #8]
 80076fc:	4413      	add	r3, r2
 80076fe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007700:	2208      	movs	r2, #8
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	1a9b      	subs	r3, r3, r2
 8007706:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	f023 0307 	bic.w	r3, r3, #7
 800770e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	4a15      	ldr	r2, [pc, #84]	; (8007768 <prvHeapInit+0xb4>)
 8007714:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007716:	4b14      	ldr	r3, [pc, #80]	; (8007768 <prvHeapInit+0xb4>)
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	2200      	movs	r2, #0
 800771c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800771e:	4b12      	ldr	r3, [pc, #72]	; (8007768 <prvHeapInit+0xb4>)
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	2200      	movs	r2, #0
 8007724:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800772a:	683b      	ldr	r3, [r7, #0]
 800772c:	68fa      	ldr	r2, [r7, #12]
 800772e:	1ad2      	subs	r2, r2, r3
 8007730:	683b      	ldr	r3, [r7, #0]
 8007732:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007734:	4b0c      	ldr	r3, [pc, #48]	; (8007768 <prvHeapInit+0xb4>)
 8007736:	681a      	ldr	r2, [r3, #0]
 8007738:	683b      	ldr	r3, [r7, #0]
 800773a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800773c:	683b      	ldr	r3, [r7, #0]
 800773e:	685b      	ldr	r3, [r3, #4]
 8007740:	4a0a      	ldr	r2, [pc, #40]	; (800776c <prvHeapInit+0xb8>)
 8007742:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007744:	683b      	ldr	r3, [r7, #0]
 8007746:	685b      	ldr	r3, [r3, #4]
 8007748:	4a09      	ldr	r2, [pc, #36]	; (8007770 <prvHeapInit+0xbc>)
 800774a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800774c:	4b09      	ldr	r3, [pc, #36]	; (8007774 <prvHeapInit+0xc0>)
 800774e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007752:	601a      	str	r2, [r3, #0]
}
 8007754:	bf00      	nop
 8007756:	3714      	adds	r7, #20
 8007758:	46bd      	mov	sp, r7
 800775a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775e:	4770      	bx	lr
 8007760:	20000f10 	.word	0x20000f10
 8007764:	20004b10 	.word	0x20004b10
 8007768:	20004b18 	.word	0x20004b18
 800776c:	20004b20 	.word	0x20004b20
 8007770:	20004b1c 	.word	0x20004b1c
 8007774:	20004b2c 	.word	0x20004b2c

08007778 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007778:	b480      	push	{r7}
 800777a:	b085      	sub	sp, #20
 800777c:	af00      	add	r7, sp, #0
 800777e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007780:	4b28      	ldr	r3, [pc, #160]	; (8007824 <prvInsertBlockIntoFreeList+0xac>)
 8007782:	60fb      	str	r3, [r7, #12]
 8007784:	e002      	b.n	800778c <prvInsertBlockIntoFreeList+0x14>
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	60fb      	str	r3, [r7, #12]
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	687a      	ldr	r2, [r7, #4]
 8007792:	429a      	cmp	r2, r3
 8007794:	d8f7      	bhi.n	8007786 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	685b      	ldr	r3, [r3, #4]
 800779e:	68ba      	ldr	r2, [r7, #8]
 80077a0:	4413      	add	r3, r2
 80077a2:	687a      	ldr	r2, [r7, #4]
 80077a4:	429a      	cmp	r2, r3
 80077a6:	d108      	bne.n	80077ba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	685a      	ldr	r2, [r3, #4]
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	685b      	ldr	r3, [r3, #4]
 80077b0:	441a      	add	r2, r3
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	685b      	ldr	r3, [r3, #4]
 80077c2:	68ba      	ldr	r2, [r7, #8]
 80077c4:	441a      	add	r2, r3
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	429a      	cmp	r2, r3
 80077cc:	d118      	bne.n	8007800 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	681a      	ldr	r2, [r3, #0]
 80077d2:	4b15      	ldr	r3, [pc, #84]	; (8007828 <prvInsertBlockIntoFreeList+0xb0>)
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	429a      	cmp	r2, r3
 80077d8:	d00d      	beq.n	80077f6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	685a      	ldr	r2, [r3, #4]
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	685b      	ldr	r3, [r3, #4]
 80077e4:	441a      	add	r2, r3
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	681a      	ldr	r2, [r3, #0]
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	601a      	str	r2, [r3, #0]
 80077f4:	e008      	b.n	8007808 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80077f6:	4b0c      	ldr	r3, [pc, #48]	; (8007828 <prvInsertBlockIntoFreeList+0xb0>)
 80077f8:	681a      	ldr	r2, [r3, #0]
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	601a      	str	r2, [r3, #0]
 80077fe:	e003      	b.n	8007808 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	681a      	ldr	r2, [r3, #0]
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007808:	68fa      	ldr	r2, [r7, #12]
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	429a      	cmp	r2, r3
 800780e:	d002      	beq.n	8007816 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	687a      	ldr	r2, [r7, #4]
 8007814:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007816:	bf00      	nop
 8007818:	3714      	adds	r7, #20
 800781a:	46bd      	mov	sp, r7
 800781c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007820:	4770      	bx	lr
 8007822:	bf00      	nop
 8007824:	20004b10 	.word	0x20004b10
 8007828:	20004b18 	.word	0x20004b18

0800782c <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 800782c:	b480      	push	{r7}
 800782e:	b083      	sub	sp, #12
 8007830:	af00      	add	r7, sp, #0
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8007832:	4b24      	ldr	r3, [pc, #144]	; (80078c4 <_DoInit+0x98>)
 8007834:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	2203      	movs	r2, #3
 800783a:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	2203      	movs	r2, #3
 8007840:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	4a20      	ldr	r2, [pc, #128]	; (80078c8 <_DoInit+0x9c>)
 8007846:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	4a20      	ldr	r2, [pc, #128]	; (80078cc <_DoInit+0xa0>)
 800784c:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007854:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	2200      	movs	r2, #0
 800785a:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	2200      	movs	r2, #0
 8007860:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	2200      	movs	r2, #0
 8007866:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	4a17      	ldr	r2, [pc, #92]	; (80078c8 <_DoInit+0x9c>)
 800786c:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	4a17      	ldr	r2, [pc, #92]	; (80078d0 <_DoInit+0xa4>)
 8007872:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	2210      	movs	r2, #16
 8007878:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	2200      	movs	r2, #0
 800787e:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	2200      	movs	r2, #0
 8007884:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	2200      	movs	r2, #0
 800788a:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	3307      	adds	r3, #7
 8007890:	4a10      	ldr	r2, [pc, #64]	; (80078d4 <_DoInit+0xa8>)
 8007892:	6810      	ldr	r0, [r2, #0]
 8007894:	6018      	str	r0, [r3, #0]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8007896:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	4a0e      	ldr	r2, [pc, #56]	; (80078d8 <_DoInit+0xac>)
 800789e:	6810      	ldr	r0, [r2, #0]
 80078a0:	6018      	str	r0, [r3, #0]
 80078a2:	8891      	ldrh	r1, [r2, #4]
 80078a4:	7992      	ldrb	r2, [r2, #6]
 80078a6:	8099      	strh	r1, [r3, #4]
 80078a8:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 80078aa:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	2220      	movs	r2, #32
 80078b2:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 80078b4:	f3bf 8f5f 	dmb	sy
}
 80078b8:	bf00      	nop
 80078ba:	370c      	adds	r7, #12
 80078bc:	46bd      	mov	sp, r7
 80078be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c2:	4770      	bx	lr
 80078c4:	20004b30 	.word	0x20004b30
 80078c8:	08009494 	.word	0x08009494
 80078cc:	20004bd8 	.word	0x20004bd8
 80078d0:	20004fd8 	.word	0x20004fd8
 80078d4:	080094a0 	.word	0x080094a0
 80078d8:	080094a4 	.word	0x080094a4

080078dc <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 80078dc:	b580      	push	{r7, lr}
 80078de:	b08c      	sub	sp, #48	; 0x30
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	60f8      	str	r0, [r7, #12]
 80078e4:	60b9      	str	r1, [r7, #8]
 80078e6:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 80078e8:	4b3e      	ldr	r3, [pc, #248]	; (80079e4 <SEGGER_RTT_ReadNoLock+0x108>)
 80078ea:	623b      	str	r3, [r7, #32]
 80078ec:	6a3b      	ldr	r3, [r7, #32]
 80078ee:	781b      	ldrb	r3, [r3, #0]
 80078f0:	b2db      	uxtb	r3, r3
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d101      	bne.n	80078fa <SEGGER_RTT_ReadNoLock+0x1e>
 80078f6:	f7ff ff99 	bl	800782c <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80078fa:	68fa      	ldr	r2, [r7, #12]
 80078fc:	4613      	mov	r3, r2
 80078fe:	005b      	lsls	r3, r3, #1
 8007900:	4413      	add	r3, r2
 8007902:	00db      	lsls	r3, r3, #3
 8007904:	3360      	adds	r3, #96	; 0x60
 8007906:	4a37      	ldr	r2, [pc, #220]	; (80079e4 <SEGGER_RTT_ReadNoLock+0x108>)
 8007908:	4413      	add	r3, r2
 800790a:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 800790c:	68bb      	ldr	r3, [r7, #8]
 800790e:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 8007910:	69fb      	ldr	r3, [r7, #28]
 8007912:	691b      	ldr	r3, [r3, #16]
 8007914:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 8007916:	69fb      	ldr	r3, [r7, #28]
 8007918:	68db      	ldr	r3, [r3, #12]
 800791a:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 800791c:	2300      	movs	r3, #0
 800791e:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8007920:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007922:	69bb      	ldr	r3, [r7, #24]
 8007924:	429a      	cmp	r2, r3
 8007926:	d92b      	bls.n	8007980 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8007928:	69fb      	ldr	r3, [r7, #28]
 800792a:	689a      	ldr	r2, [r3, #8]
 800792c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800792e:	1ad3      	subs	r3, r2, r3
 8007930:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8007932:	697a      	ldr	r2, [r7, #20]
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	4293      	cmp	r3, r2
 8007938:	bf28      	it	cs
 800793a:	4613      	movcs	r3, r2
 800793c:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800793e:	69fb      	ldr	r3, [r7, #28]
 8007940:	685a      	ldr	r2, [r3, #4]
 8007942:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007944:	4413      	add	r3, r2
 8007946:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8007948:	697a      	ldr	r2, [r7, #20]
 800794a:	6939      	ldr	r1, [r7, #16]
 800794c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800794e:	f001 fce3 	bl	8009318 <memcpy>
    NumBytesRead += NumBytesRem;
 8007952:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007954:	697b      	ldr	r3, [r7, #20]
 8007956:	4413      	add	r3, r2
 8007958:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 800795a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800795c:	697b      	ldr	r3, [r7, #20]
 800795e:	4413      	add	r3, r2
 8007960:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8007962:	687a      	ldr	r2, [r7, #4]
 8007964:	697b      	ldr	r3, [r7, #20]
 8007966:	1ad3      	subs	r3, r2, r3
 8007968:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800796a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800796c:	697b      	ldr	r3, [r7, #20]
 800796e:	4413      	add	r3, r2
 8007970:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8007972:	69fb      	ldr	r3, [r7, #28]
 8007974:	689b      	ldr	r3, [r3, #8]
 8007976:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007978:	429a      	cmp	r2, r3
 800797a:	d101      	bne.n	8007980 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 800797c:	2300      	movs	r3, #0
 800797e:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8007980:	69ba      	ldr	r2, [r7, #24]
 8007982:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007984:	1ad3      	subs	r3, r2, r3
 8007986:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8007988:	697a      	ldr	r2, [r7, #20]
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	4293      	cmp	r3, r2
 800798e:	bf28      	it	cs
 8007990:	4613      	movcs	r3, r2
 8007992:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8007994:	697b      	ldr	r3, [r7, #20]
 8007996:	2b00      	cmp	r3, #0
 8007998:	d019      	beq.n	80079ce <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800799a:	69fb      	ldr	r3, [r7, #28]
 800799c:	685a      	ldr	r2, [r3, #4]
 800799e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079a0:	4413      	add	r3, r2
 80079a2:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 80079a4:	697a      	ldr	r2, [r7, #20]
 80079a6:	6939      	ldr	r1, [r7, #16]
 80079a8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80079aa:	f001 fcb5 	bl	8009318 <memcpy>
    NumBytesRead += NumBytesRem;
 80079ae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80079b0:	697b      	ldr	r3, [r7, #20]
 80079b2:	4413      	add	r3, r2
 80079b4:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 80079b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80079b8:	697b      	ldr	r3, [r7, #20]
 80079ba:	4413      	add	r3, r2
 80079bc:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 80079be:	687a      	ldr	r2, [r7, #4]
 80079c0:	697b      	ldr	r3, [r7, #20]
 80079c2:	1ad3      	subs	r3, r2, r3
 80079c4:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 80079c6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80079c8:	697b      	ldr	r3, [r7, #20]
 80079ca:	4413      	add	r3, r2
 80079cc:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  if (NumBytesRead) {
 80079ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d002      	beq.n	80079da <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 80079d4:	69fb      	ldr	r3, [r7, #28]
 80079d6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80079d8:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 80079da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 80079dc:	4618      	mov	r0, r3
 80079de:	3730      	adds	r7, #48	; 0x30
 80079e0:	46bd      	mov	sp, r7
 80079e2:	bd80      	pop	{r7, pc}
 80079e4:	20004b30 	.word	0x20004b30

080079e8 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 80079e8:	b580      	push	{r7, lr}
 80079ea:	b088      	sub	sp, #32
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	60f8      	str	r0, [r7, #12]
 80079f0:	60b9      	str	r1, [r7, #8]
 80079f2:	607a      	str	r2, [r7, #4]
 80079f4:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 80079f6:	4b3d      	ldr	r3, [pc, #244]	; (8007aec <SEGGER_RTT_AllocUpBuffer+0x104>)
 80079f8:	61bb      	str	r3, [r7, #24]
 80079fa:	69bb      	ldr	r3, [r7, #24]
 80079fc:	781b      	ldrb	r3, [r3, #0]
 80079fe:	b2db      	uxtb	r3, r3
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d101      	bne.n	8007a08 <SEGGER_RTT_AllocUpBuffer+0x20>
 8007a04:	f7ff ff12 	bl	800782c <_DoInit>
  SEGGER_RTT_LOCK();
 8007a08:	f3ef 8311 	mrs	r3, BASEPRI
 8007a0c:	f04f 0120 	mov.w	r1, #32
 8007a10:	f381 8811 	msr	BASEPRI, r1
 8007a14:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8007a16:	4b35      	ldr	r3, [pc, #212]	; (8007aec <SEGGER_RTT_AllocUpBuffer+0x104>)
 8007a18:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 8007a1a:	2300      	movs	r3, #0
 8007a1c:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 8007a1e:	6939      	ldr	r1, [r7, #16]
 8007a20:	69fb      	ldr	r3, [r7, #28]
 8007a22:	1c5a      	adds	r2, r3, #1
 8007a24:	4613      	mov	r3, r2
 8007a26:	005b      	lsls	r3, r3, #1
 8007a28:	4413      	add	r3, r2
 8007a2a:	00db      	lsls	r3, r3, #3
 8007a2c:	440b      	add	r3, r1
 8007a2e:	3304      	adds	r3, #4
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d008      	beq.n	8007a48 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 8007a36:	69fb      	ldr	r3, [r7, #28]
 8007a38:	3301      	adds	r3, #1
 8007a3a:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 8007a3c:	693b      	ldr	r3, [r7, #16]
 8007a3e:	691b      	ldr	r3, [r3, #16]
 8007a40:	69fa      	ldr	r2, [r7, #28]
 8007a42:	429a      	cmp	r2, r3
 8007a44:	dbeb      	blt.n	8007a1e <SEGGER_RTT_AllocUpBuffer+0x36>
 8007a46:	e000      	b.n	8007a4a <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 8007a48:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 8007a4a:	693b      	ldr	r3, [r7, #16]
 8007a4c:	691b      	ldr	r3, [r3, #16]
 8007a4e:	69fa      	ldr	r2, [r7, #28]
 8007a50:	429a      	cmp	r2, r3
 8007a52:	da3f      	bge.n	8007ad4 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 8007a54:	6939      	ldr	r1, [r7, #16]
 8007a56:	69fb      	ldr	r3, [r7, #28]
 8007a58:	1c5a      	adds	r2, r3, #1
 8007a5a:	4613      	mov	r3, r2
 8007a5c:	005b      	lsls	r3, r3, #1
 8007a5e:	4413      	add	r3, r2
 8007a60:	00db      	lsls	r3, r3, #3
 8007a62:	440b      	add	r3, r1
 8007a64:	68fa      	ldr	r2, [r7, #12]
 8007a66:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8007a68:	6939      	ldr	r1, [r7, #16]
 8007a6a:	69fb      	ldr	r3, [r7, #28]
 8007a6c:	1c5a      	adds	r2, r3, #1
 8007a6e:	4613      	mov	r3, r2
 8007a70:	005b      	lsls	r3, r3, #1
 8007a72:	4413      	add	r3, r2
 8007a74:	00db      	lsls	r3, r3, #3
 8007a76:	440b      	add	r3, r1
 8007a78:	3304      	adds	r3, #4
 8007a7a:	68ba      	ldr	r2, [r7, #8]
 8007a7c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 8007a7e:	6939      	ldr	r1, [r7, #16]
 8007a80:	69fa      	ldr	r2, [r7, #28]
 8007a82:	4613      	mov	r3, r2
 8007a84:	005b      	lsls	r3, r3, #1
 8007a86:	4413      	add	r3, r2
 8007a88:	00db      	lsls	r3, r3, #3
 8007a8a:	440b      	add	r3, r1
 8007a8c:	3320      	adds	r3, #32
 8007a8e:	687a      	ldr	r2, [r7, #4]
 8007a90:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 8007a92:	6939      	ldr	r1, [r7, #16]
 8007a94:	69fa      	ldr	r2, [r7, #28]
 8007a96:	4613      	mov	r3, r2
 8007a98:	005b      	lsls	r3, r3, #1
 8007a9a:	4413      	add	r3, r2
 8007a9c:	00db      	lsls	r3, r3, #3
 8007a9e:	440b      	add	r3, r1
 8007aa0:	3328      	adds	r3, #40	; 0x28
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 8007aa6:	6939      	ldr	r1, [r7, #16]
 8007aa8:	69fa      	ldr	r2, [r7, #28]
 8007aaa:	4613      	mov	r3, r2
 8007aac:	005b      	lsls	r3, r3, #1
 8007aae:	4413      	add	r3, r2
 8007ab0:	00db      	lsls	r3, r3, #3
 8007ab2:	440b      	add	r3, r1
 8007ab4:	3324      	adds	r3, #36	; 0x24
 8007ab6:	2200      	movs	r2, #0
 8007ab8:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 8007aba:	6939      	ldr	r1, [r7, #16]
 8007abc:	69fa      	ldr	r2, [r7, #28]
 8007abe:	4613      	mov	r3, r2
 8007ac0:	005b      	lsls	r3, r3, #1
 8007ac2:	4413      	add	r3, r2
 8007ac4:	00db      	lsls	r3, r3, #3
 8007ac6:	440b      	add	r3, r1
 8007ac8:	332c      	adds	r3, #44	; 0x2c
 8007aca:	683a      	ldr	r2, [r7, #0]
 8007acc:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8007ace:	f3bf 8f5f 	dmb	sy
 8007ad2:	e002      	b.n	8007ada <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 8007ad4:	f04f 33ff 	mov.w	r3, #4294967295
 8007ad8:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 8007ada:	697b      	ldr	r3, [r7, #20]
 8007adc:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 8007ae0:	69fb      	ldr	r3, [r7, #28]
}
 8007ae2:	4618      	mov	r0, r3
 8007ae4:	3720      	adds	r7, #32
 8007ae6:	46bd      	mov	sp, r7
 8007ae8:	bd80      	pop	{r7, pc}
 8007aea:	bf00      	nop
 8007aec:	20004b30 	.word	0x20004b30

08007af0 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8007af0:	b580      	push	{r7, lr}
 8007af2:	b08a      	sub	sp, #40	; 0x28
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	60f8      	str	r0, [r7, #12]
 8007af8:	60b9      	str	r1, [r7, #8]
 8007afa:	607a      	str	r2, [r7, #4]
 8007afc:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_DOWN* pDown;

  INIT();
 8007afe:	4b21      	ldr	r3, [pc, #132]	; (8007b84 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 8007b00:	623b      	str	r3, [r7, #32]
 8007b02:	6a3b      	ldr	r3, [r7, #32]
 8007b04:	781b      	ldrb	r3, [r3, #0]
 8007b06:	b2db      	uxtb	r3, r3
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d101      	bne.n	8007b10 <SEGGER_RTT_ConfigDownBuffer+0x20>
 8007b0c:	f7ff fe8e 	bl	800782c <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8007b10:	4b1c      	ldr	r3, [pc, #112]	; (8007b84 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 8007b12:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_DOWN_BUFFERS) {
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	2b02      	cmp	r3, #2
 8007b18:	d82c      	bhi.n	8007b74 <SEGGER_RTT_ConfigDownBuffer+0x84>
    SEGGER_RTT_LOCK();
 8007b1a:	f3ef 8311 	mrs	r3, BASEPRI
 8007b1e:	f04f 0120 	mov.w	r1, #32
 8007b22:	f381 8811 	msr	BASEPRI, r1
 8007b26:	61bb      	str	r3, [r7, #24]
    pDown = &pRTTCB->aDown[BufferIndex];
 8007b28:	68fa      	ldr	r2, [r7, #12]
 8007b2a:	4613      	mov	r3, r2
 8007b2c:	005b      	lsls	r3, r3, #1
 8007b2e:	4413      	add	r3, r2
 8007b30:	00db      	lsls	r3, r3, #3
 8007b32:	3360      	adds	r3, #96	; 0x60
 8007b34:	69fa      	ldr	r2, [r7, #28]
 8007b36:	4413      	add	r3, r2
 8007b38:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d00e      	beq.n	8007b5e <SEGGER_RTT_ConfigDownBuffer+0x6e>
      pDown->sName        = sName;
 8007b40:	697b      	ldr	r3, [r7, #20]
 8007b42:	68ba      	ldr	r2, [r7, #8]
 8007b44:	601a      	str	r2, [r3, #0]
      pDown->pBuffer      = (char*)pBuffer;
 8007b46:	697b      	ldr	r3, [r7, #20]
 8007b48:	687a      	ldr	r2, [r7, #4]
 8007b4a:	605a      	str	r2, [r3, #4]
      pDown->SizeOfBuffer = BufferSize;
 8007b4c:	697b      	ldr	r3, [r7, #20]
 8007b4e:	683a      	ldr	r2, [r7, #0]
 8007b50:	609a      	str	r2, [r3, #8]
      pDown->RdOff        = 0u;
 8007b52:	697b      	ldr	r3, [r7, #20]
 8007b54:	2200      	movs	r2, #0
 8007b56:	611a      	str	r2, [r3, #16]
      pDown->WrOff        = 0u;
 8007b58:	697b      	ldr	r3, [r7, #20]
 8007b5a:	2200      	movs	r2, #0
 8007b5c:	60da      	str	r2, [r3, #12]
    }
    pDown->Flags          = Flags;
 8007b5e:	697b      	ldr	r3, [r7, #20]
 8007b60:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007b62:	615a      	str	r2, [r3, #20]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8007b64:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 8007b68:	69bb      	ldr	r3, [r7, #24]
 8007b6a:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 8007b6e:	2300      	movs	r3, #0
 8007b70:	627b      	str	r3, [r7, #36]	; 0x24
 8007b72:	e002      	b.n	8007b7a <SEGGER_RTT_ConfigDownBuffer+0x8a>
  } else {
    r = -1;
 8007b74:	f04f 33ff 	mov.w	r3, #4294967295
 8007b78:	627b      	str	r3, [r7, #36]	; 0x24
  }
  return r;
 8007b7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007b7c:	4618      	mov	r0, r3
 8007b7e:	3728      	adds	r7, #40	; 0x28
 8007b80:	46bd      	mov	sp, r7
 8007b82:	bd80      	pop	{r7, pc}
 8007b84:	20004b30 	.word	0x20004b30

08007b88 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8007b88:	b480      	push	{r7}
 8007b8a:	b087      	sub	sp, #28
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	60f8      	str	r0, [r7, #12]
 8007b90:	60b9      	str	r1, [r7, #8]
 8007b92:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 8007b94:	2300      	movs	r3, #0
 8007b96:	613b      	str	r3, [r7, #16]
  if (pText != NULL) {
 8007b98:	68bb      	ldr	r3, [r7, #8]
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d00f      	beq.n	8007bbe <_EncodeStr+0x36>
    while(*(pText + Len) != 0) {
 8007b9e:	e002      	b.n	8007ba6 <_EncodeStr+0x1e>
      Len++;
 8007ba0:	693b      	ldr	r3, [r7, #16]
 8007ba2:	3301      	adds	r3, #1
 8007ba4:	613b      	str	r3, [r7, #16]
    while(*(pText + Len) != 0) {
 8007ba6:	68ba      	ldr	r2, [r7, #8]
 8007ba8:	693b      	ldr	r3, [r7, #16]
 8007baa:	4413      	add	r3, r2
 8007bac:	781b      	ldrb	r3, [r3, #0]
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d1f6      	bne.n	8007ba0 <_EncodeStr+0x18>
    }
    if (Len > Limit) {
 8007bb2:	693a      	ldr	r2, [r7, #16]
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	429a      	cmp	r2, r3
 8007bb8:	d901      	bls.n	8007bbe <_EncodeStr+0x36>
      Len = Limit;
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	613b      	str	r3, [r7, #16]
    }
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 8007bbe:	693b      	ldr	r3, [r7, #16]
 8007bc0:	2bfe      	cmp	r3, #254	; 0xfe
 8007bc2:	d806      	bhi.n	8007bd2 <_EncodeStr+0x4a>
    *pPayload++ = Len; 
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	1c5a      	adds	r2, r3, #1
 8007bc8:	60fa      	str	r2, [r7, #12]
 8007bca:	693a      	ldr	r2, [r7, #16]
 8007bcc:	b2d2      	uxtb	r2, r2
 8007bce:	701a      	strb	r2, [r3, #0]
 8007bd0:	e011      	b.n	8007bf6 <_EncodeStr+0x6e>
  } else {
    *pPayload++ = 255;
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	1c5a      	adds	r2, r3, #1
 8007bd6:	60fa      	str	r2, [r7, #12]
 8007bd8:	22ff      	movs	r2, #255	; 0xff
 8007bda:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	1c5a      	adds	r2, r3, #1
 8007be0:	60fa      	str	r2, [r7, #12]
 8007be2:	693a      	ldr	r2, [r7, #16]
 8007be4:	b2d2      	uxtb	r2, r2
 8007be6:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 8007be8:	693b      	ldr	r3, [r7, #16]
 8007bea:	0a19      	lsrs	r1, r3, #8
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	1c5a      	adds	r2, r3, #1
 8007bf0:	60fa      	str	r2, [r7, #12]
 8007bf2:	b2ca      	uxtb	r2, r1
 8007bf4:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 8007bf6:	2300      	movs	r3, #0
 8007bf8:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8007bfa:	e00a      	b.n	8007c12 <_EncodeStr+0x8a>
    *pPayload++ = *pText++;
 8007bfc:	68ba      	ldr	r2, [r7, #8]
 8007bfe:	1c53      	adds	r3, r2, #1
 8007c00:	60bb      	str	r3, [r7, #8]
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	1c59      	adds	r1, r3, #1
 8007c06:	60f9      	str	r1, [r7, #12]
 8007c08:	7812      	ldrb	r2, [r2, #0]
 8007c0a:	701a      	strb	r2, [r3, #0]
    n++;
 8007c0c:	697b      	ldr	r3, [r7, #20]
 8007c0e:	3301      	adds	r3, #1
 8007c10:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8007c12:	697a      	ldr	r2, [r7, #20]
 8007c14:	693b      	ldr	r3, [r7, #16]
 8007c16:	429a      	cmp	r2, r3
 8007c18:	d3f0      	bcc.n	8007bfc <_EncodeStr+0x74>
  }
  return pPayload;
 8007c1a:	68fb      	ldr	r3, [r7, #12]
}
 8007c1c:	4618      	mov	r0, r3
 8007c1e:	371c      	adds	r7, #28
 8007c20:	46bd      	mov	sp, r7
 8007c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c26:	4770      	bx	lr

08007c28 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8007c28:	b480      	push	{r7}
 8007c2a:	b083      	sub	sp, #12
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	6078      	str	r0, [r7, #4]
  return pPacket + 4;
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	3304      	adds	r3, #4
}
 8007c34:	4618      	mov	r0, r3
 8007c36:	370c      	adds	r7, #12
 8007c38:	46bd      	mov	sp, r7
 8007c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c3e:	4770      	bx	lr

08007c40 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8007c40:	b580      	push	{r7, lr}
 8007c42:	b082      	sub	sp, #8
 8007c44:	af00      	add	r7, sp, #0
  U8  Cmd;
  int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8007c46:	4b35      	ldr	r3, [pc, #212]	; (8007d1c <_HandleIncomingPacket+0xdc>)
 8007c48:	7e1b      	ldrb	r3, [r3, #24]
 8007c4a:	4618      	mov	r0, r3
 8007c4c:	1cfb      	adds	r3, r7, #3
 8007c4e:	2201      	movs	r2, #1
 8007c50:	4619      	mov	r1, r3
 8007c52:	f7ff fe43 	bl	80078dc <SEGGER_RTT_ReadNoLock>
 8007c56:	4603      	mov	r3, r0
 8007c58:	607b      	str	r3, [r7, #4]
  if (Status > 0) {
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	dd59      	ble.n	8007d14 <_HandleIncomingPacket+0xd4>
    switch (Cmd) {
 8007c60:	78fb      	ldrb	r3, [r7, #3]
 8007c62:	2b80      	cmp	r3, #128	; 0x80
 8007c64:	d032      	beq.n	8007ccc <_HandleIncomingPacket+0x8c>
 8007c66:	2b80      	cmp	r3, #128	; 0x80
 8007c68:	dc42      	bgt.n	8007cf0 <_HandleIncomingPacket+0xb0>
 8007c6a:	2b07      	cmp	r3, #7
 8007c6c:	dc16      	bgt.n	8007c9c <_HandleIncomingPacket+0x5c>
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	dd3e      	ble.n	8007cf0 <_HandleIncomingPacket+0xb0>
 8007c72:	3b01      	subs	r3, #1
 8007c74:	2b06      	cmp	r3, #6
 8007c76:	d83b      	bhi.n	8007cf0 <_HandleIncomingPacket+0xb0>
 8007c78:	a201      	add	r2, pc, #4	; (adr r2, 8007c80 <_HandleIncomingPacket+0x40>)
 8007c7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c7e:	bf00      	nop
 8007c80:	08007ca3 	.word	0x08007ca3
 8007c84:	08007ca9 	.word	0x08007ca9
 8007c88:	08007caf 	.word	0x08007caf
 8007c8c:	08007cb5 	.word	0x08007cb5
 8007c90:	08007cbb 	.word	0x08007cbb
 8007c94:	08007cc1 	.word	0x08007cc1
 8007c98:	08007cc7 	.word	0x08007cc7
 8007c9c:	2b7f      	cmp	r3, #127	; 0x7f
 8007c9e:	d034      	beq.n	8007d0a <_HandleIncomingPacket+0xca>
 8007ca0:	e026      	b.n	8007cf0 <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 8007ca2:	f000 fba5 	bl	80083f0 <SEGGER_SYSVIEW_Start>
      break;
 8007ca6:	e035      	b.n	8007d14 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8007ca8:	f000 fc5c 	bl	8008564 <SEGGER_SYSVIEW_Stop>
      break;
 8007cac:	e032      	b.n	8007d14 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 8007cae:	f000 fe35 	bl	800891c <SEGGER_SYSVIEW_RecordSystime>
      break;
 8007cb2:	e02f      	b.n	8007d14 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8007cb4:	f000 fdfa 	bl	80088ac <SEGGER_SYSVIEW_SendTaskList>
      break;
 8007cb8:	e02c      	b.n	8007d14 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 8007cba:	f000 fc79 	bl	80085b0 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 8007cbe:	e029      	b.n	8007d14 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 8007cc0:	f000 ffee 	bl	8008ca0 <SEGGER_SYSVIEW_SendNumModules>
      break;
 8007cc4:	e026      	b.n	8007d14 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8007cc6:	f000 ffcd 	bl	8008c64 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 8007cca:	e023      	b.n	8007d14 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8007ccc:	4b13      	ldr	r3, [pc, #76]	; (8007d1c <_HandleIncomingPacket+0xdc>)
 8007cce:	7e1b      	ldrb	r3, [r3, #24]
 8007cd0:	4618      	mov	r0, r3
 8007cd2:	1cfb      	adds	r3, r7, #3
 8007cd4:	2201      	movs	r2, #1
 8007cd6:	4619      	mov	r1, r3
 8007cd8:	f7ff fe00 	bl	80078dc <SEGGER_RTT_ReadNoLock>
 8007cdc:	4603      	mov	r3, r0
 8007cde:	607b      	str	r3, [r7, #4]
      if (Status > 0) {
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	dd13      	ble.n	8007d0e <_HandleIncomingPacket+0xce>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8007ce6:	78fb      	ldrb	r3, [r7, #3]
 8007ce8:	4618      	mov	r0, r3
 8007cea:	f000 ff3b 	bl	8008b64 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 8007cee:	e00e      	b.n	8007d0e <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 8007cf0:	78fb      	ldrb	r3, [r7, #3]
 8007cf2:	b25b      	sxtb	r3, r3
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	da0c      	bge.n	8007d12 <_HandleIncomingPacket+0xd2>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8007cf8:	4b08      	ldr	r3, [pc, #32]	; (8007d1c <_HandleIncomingPacket+0xdc>)
 8007cfa:	7e1b      	ldrb	r3, [r3, #24]
 8007cfc:	4618      	mov	r0, r3
 8007cfe:	1cfb      	adds	r3, r7, #3
 8007d00:	2201      	movs	r2, #1
 8007d02:	4619      	mov	r1, r3
 8007d04:	f7ff fdea 	bl	80078dc <SEGGER_RTT_ReadNoLock>
      }
      break;
 8007d08:	e003      	b.n	8007d12 <_HandleIncomingPacket+0xd2>
      break;
 8007d0a:	bf00      	nop
 8007d0c:	e002      	b.n	8007d14 <_HandleIncomingPacket+0xd4>
      break;
 8007d0e:	bf00      	nop
 8007d10:	e000      	b.n	8007d14 <_HandleIncomingPacket+0xd4>
      break;
 8007d12:	bf00      	nop
    }
  }
}
 8007d14:	bf00      	nop
 8007d16:	3708      	adds	r7, #8
 8007d18:	46bd      	mov	sp, r7
 8007d1a:	bd80      	pop	{r7, pc}
 8007d1c:	200053f4 	.word	0x200053f4

08007d20 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8007d20:	b580      	push	{r7, lr}
 8007d22:	b08c      	sub	sp, #48	; 0x30
 8007d24:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8007d26:	2301      	movs	r3, #1
 8007d28:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 8007d2a:	1d3b      	adds	r3, r7, #4
 8007d2c:	3301      	adds	r3, #1
 8007d2e:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8007d30:	69fb      	ldr	r3, [r7, #28]
 8007d32:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007d34:	4b31      	ldr	r3, [pc, #196]	; (8007dfc <_TrySendOverflowPacket+0xdc>)
 8007d36:	695b      	ldr	r3, [r3, #20]
 8007d38:	62bb      	str	r3, [r7, #40]	; 0x28
 8007d3a:	e00b      	b.n	8007d54 <_TrySendOverflowPacket+0x34>
 8007d3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d3e:	b2da      	uxtb	r2, r3
 8007d40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d42:	1c59      	adds	r1, r3, #1
 8007d44:	62f9      	str	r1, [r7, #44]	; 0x2c
 8007d46:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007d4a:	b2d2      	uxtb	r2, r2
 8007d4c:	701a      	strb	r2, [r3, #0]
 8007d4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d50:	09db      	lsrs	r3, r3, #7
 8007d52:	62bb      	str	r3, [r7, #40]	; 0x28
 8007d54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d56:	2b7f      	cmp	r3, #127	; 0x7f
 8007d58:	d8f0      	bhi.n	8007d3c <_TrySendOverflowPacket+0x1c>
 8007d5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d5c:	1c5a      	adds	r2, r3, #1
 8007d5e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007d60:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007d62:	b2d2      	uxtb	r2, r2
 8007d64:	701a      	strb	r2, [r3, #0]
 8007d66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d68:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8007d6a:	4b25      	ldr	r3, [pc, #148]	; (8007e00 <_TrySendOverflowPacket+0xe0>)
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8007d70:	4b22      	ldr	r3, [pc, #136]	; (8007dfc <_TrySendOverflowPacket+0xdc>)
 8007d72:	68db      	ldr	r3, [r3, #12]
 8007d74:	69ba      	ldr	r2, [r7, #24]
 8007d76:	1ad3      	subs	r3, r2, r3
 8007d78:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 8007d7a:	69fb      	ldr	r3, [r7, #28]
 8007d7c:	627b      	str	r3, [r7, #36]	; 0x24
 8007d7e:	697b      	ldr	r3, [r7, #20]
 8007d80:	623b      	str	r3, [r7, #32]
 8007d82:	e00b      	b.n	8007d9c <_TrySendOverflowPacket+0x7c>
 8007d84:	6a3b      	ldr	r3, [r7, #32]
 8007d86:	b2da      	uxtb	r2, r3
 8007d88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d8a:	1c59      	adds	r1, r3, #1
 8007d8c:	6279      	str	r1, [r7, #36]	; 0x24
 8007d8e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007d92:	b2d2      	uxtb	r2, r2
 8007d94:	701a      	strb	r2, [r3, #0]
 8007d96:	6a3b      	ldr	r3, [r7, #32]
 8007d98:	09db      	lsrs	r3, r3, #7
 8007d9a:	623b      	str	r3, [r7, #32]
 8007d9c:	6a3b      	ldr	r3, [r7, #32]
 8007d9e:	2b7f      	cmp	r3, #127	; 0x7f
 8007da0:	d8f0      	bhi.n	8007d84 <_TrySendOverflowPacket+0x64>
 8007da2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007da4:	1c5a      	adds	r2, r3, #1
 8007da6:	627a      	str	r2, [r7, #36]	; 0x24
 8007da8:	6a3a      	ldr	r2, [r7, #32]
 8007daa:	b2d2      	uxtb	r2, r2
 8007dac:	701a      	strb	r2, [r3, #0]
 8007dae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007db0:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 8007db2:	4b12      	ldr	r3, [pc, #72]	; (8007dfc <_TrySendOverflowPacket+0xdc>)
 8007db4:	785b      	ldrb	r3, [r3, #1]
 8007db6:	4618      	mov	r0, r3
 8007db8:	1d3b      	adds	r3, r7, #4
 8007dba:	69fa      	ldr	r2, [r7, #28]
 8007dbc:	1ad3      	subs	r3, r2, r3
 8007dbe:	461a      	mov	r2, r3
 8007dc0:	1d3b      	adds	r3, r7, #4
 8007dc2:	4619      	mov	r1, r3
 8007dc4:	f7f8 fa14 	bl	80001f0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8007dc8:	4603      	mov	r3, r0
 8007dca:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 8007dcc:	693b      	ldr	r3, [r7, #16]
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d009      	beq.n	8007de6 <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8007dd2:	4a0a      	ldr	r2, [pc, #40]	; (8007dfc <_TrySendOverflowPacket+0xdc>)
 8007dd4:	69bb      	ldr	r3, [r7, #24]
 8007dd6:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8007dd8:	4b08      	ldr	r3, [pc, #32]	; (8007dfc <_TrySendOverflowPacket+0xdc>)
 8007dda:	781b      	ldrb	r3, [r3, #0]
 8007ddc:	3b01      	subs	r3, #1
 8007dde:	b2da      	uxtb	r2, r3
 8007de0:	4b06      	ldr	r3, [pc, #24]	; (8007dfc <_TrySendOverflowPacket+0xdc>)
 8007de2:	701a      	strb	r2, [r3, #0]
 8007de4:	e004      	b.n	8007df0 <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 8007de6:	4b05      	ldr	r3, [pc, #20]	; (8007dfc <_TrySendOverflowPacket+0xdc>)
 8007de8:	695b      	ldr	r3, [r3, #20]
 8007dea:	3301      	adds	r3, #1
 8007dec:	4a03      	ldr	r2, [pc, #12]	; (8007dfc <_TrySendOverflowPacket+0xdc>)
 8007dee:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8007df0:	693b      	ldr	r3, [r7, #16]
}
 8007df2:	4618      	mov	r0, r3
 8007df4:	3730      	adds	r7, #48	; 0x30
 8007df6:	46bd      	mov	sp, r7
 8007df8:	bd80      	pop	{r7, pc}
 8007dfa:	bf00      	nop
 8007dfc:	200053f4 	.word	0x200053f4
 8007e00:	e0001004 	.word	0xe0001004

08007e04 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8007e04:	b580      	push	{r7, lr}
 8007e06:	b08a      	sub	sp, #40	; 0x28
 8007e08:	af00      	add	r7, sp, #0
 8007e0a:	60f8      	str	r0, [r7, #12]
 8007e0c:	60b9      	str	r1, [r7, #8]
 8007e0e:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8007e10:	4b6c      	ldr	r3, [pc, #432]	; (8007fc4 <_SendPacket+0x1c0>)
 8007e12:	781b      	ldrb	r3, [r3, #0]
 8007e14:	2b01      	cmp	r3, #1
 8007e16:	d010      	beq.n	8007e3a <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 8007e18:	4b6a      	ldr	r3, [pc, #424]	; (8007fc4 <_SendPacket+0x1c0>)
 8007e1a:	781b      	ldrb	r3, [r3, #0]
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	f000 80a3 	beq.w	8007f68 <_SendPacket+0x164>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 8007e22:	4b68      	ldr	r3, [pc, #416]	; (8007fc4 <_SendPacket+0x1c0>)
 8007e24:	781b      	ldrb	r3, [r3, #0]
 8007e26:	2b02      	cmp	r3, #2
 8007e28:	d109      	bne.n	8007e3e <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 8007e2a:	f7ff ff79 	bl	8007d20 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 8007e2e:	4b65      	ldr	r3, [pc, #404]	; (8007fc4 <_SendPacket+0x1c0>)
 8007e30:	781b      	ldrb	r3, [r3, #0]
 8007e32:	2b01      	cmp	r3, #1
 8007e34:	f040 809a 	bne.w	8007f6c <_SendPacket+0x168>
      goto SendDone;
    }
  }
Send:
 8007e38:	e001      	b.n	8007e3e <_SendPacket+0x3a>
    goto Send;
 8007e3a:	bf00      	nop
 8007e3c:	e000      	b.n	8007e40 <_SendPacket+0x3c>
Send:
 8007e3e:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	2b1f      	cmp	r3, #31
 8007e44:	d809      	bhi.n	8007e5a <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 8007e46:	4b5f      	ldr	r3, [pc, #380]	; (8007fc4 <_SendPacket+0x1c0>)
 8007e48:	69da      	ldr	r2, [r3, #28]
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	fa22 f303 	lsr.w	r3, r2, r3
 8007e50:	f003 0301 	and.w	r3, r3, #1
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	f040 808b 	bne.w	8007f70 <_SendPacket+0x16c>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	2b17      	cmp	r3, #23
 8007e5e:	d807      	bhi.n	8007e70 <_SendPacket+0x6c>
    *--pStartPacket = EventId;
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	3b01      	subs	r3, #1
 8007e64:	60fb      	str	r3, [r7, #12]
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	b2da      	uxtb	r2, r3
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	701a      	strb	r2, [r3, #0]
 8007e6e:	e03d      	b.n	8007eec <_SendPacket+0xe8>
  } else {
    NumBytes = pEndPacket - pStartPacket;
 8007e70:	68ba      	ldr	r2, [r7, #8]
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	1ad3      	subs	r3, r2, r3
 8007e76:	61fb      	str	r3, [r7, #28]
    if (NumBytes > 127) {
 8007e78:	69fb      	ldr	r3, [r7, #28]
 8007e7a:	2b7f      	cmp	r3, #127	; 0x7f
 8007e7c:	d912      	bls.n	8007ea4 <_SendPacket+0xa0>
      *--pStartPacket = (NumBytes >> 7);
 8007e7e:	69fb      	ldr	r3, [r7, #28]
 8007e80:	09da      	lsrs	r2, r3, #7
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	3b01      	subs	r3, #1
 8007e86:	60fb      	str	r3, [r7, #12]
 8007e88:	b2d2      	uxtb	r2, r2
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = NumBytes | 0x80;
 8007e8e:	69fb      	ldr	r3, [r7, #28]
 8007e90:	b2db      	uxtb	r3, r3
 8007e92:	68fa      	ldr	r2, [r7, #12]
 8007e94:	3a01      	subs	r2, #1
 8007e96:	60fa      	str	r2, [r7, #12]
 8007e98:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007e9c:	b2da      	uxtb	r2, r3
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	701a      	strb	r2, [r3, #0]
 8007ea2:	e006      	b.n	8007eb2 <_SendPacket+0xae>
    } else {
      *--pStartPacket = NumBytes;
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	3b01      	subs	r3, #1
 8007ea8:	60fb      	str	r3, [r7, #12]
 8007eaa:	69fb      	ldr	r3, [r7, #28]
 8007eac:	b2da      	uxtb	r2, r3
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	701a      	strb	r2, [r3, #0]
    }
    if (EventId > 127) {
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	2b7f      	cmp	r3, #127	; 0x7f
 8007eb6:	d912      	bls.n	8007ede <_SendPacket+0xda>
      *--pStartPacket = (EventId >> 7);
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	09da      	lsrs	r2, r3, #7
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	3b01      	subs	r3, #1
 8007ec0:	60fb      	str	r3, [r7, #12]
 8007ec2:	b2d2      	uxtb	r2, r2
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = EventId | 0x80;
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	b2db      	uxtb	r3, r3
 8007ecc:	68fa      	ldr	r2, [r7, #12]
 8007ece:	3a01      	subs	r2, #1
 8007ed0:	60fa      	str	r2, [r7, #12]
 8007ed2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007ed6:	b2da      	uxtb	r2, r3
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	701a      	strb	r2, [r3, #0]
 8007edc:	e006      	b.n	8007eec <_SendPacket+0xe8>
    } else {
      *--pStartPacket = EventId;
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	3b01      	subs	r3, #1
 8007ee2:	60fb      	str	r3, [r7, #12]
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	b2da      	uxtb	r2, r3
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	701a      	strb	r2, [r3, #0]
    }
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8007eec:	4b36      	ldr	r3, [pc, #216]	; (8007fc8 <_SendPacket+0x1c4>)
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8007ef2:	4b34      	ldr	r3, [pc, #208]	; (8007fc4 <_SendPacket+0x1c0>)
 8007ef4:	68db      	ldr	r3, [r3, #12]
 8007ef6:	69ba      	ldr	r2, [r7, #24]
 8007ef8:	1ad3      	subs	r3, r2, r3
 8007efa:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 8007efc:	68bb      	ldr	r3, [r7, #8]
 8007efe:	627b      	str	r3, [r7, #36]	; 0x24
 8007f00:	697b      	ldr	r3, [r7, #20]
 8007f02:	623b      	str	r3, [r7, #32]
 8007f04:	e00b      	b.n	8007f1e <_SendPacket+0x11a>
 8007f06:	6a3b      	ldr	r3, [r7, #32]
 8007f08:	b2da      	uxtb	r2, r3
 8007f0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f0c:	1c59      	adds	r1, r3, #1
 8007f0e:	6279      	str	r1, [r7, #36]	; 0x24
 8007f10:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007f14:	b2d2      	uxtb	r2, r2
 8007f16:	701a      	strb	r2, [r3, #0]
 8007f18:	6a3b      	ldr	r3, [r7, #32]
 8007f1a:	09db      	lsrs	r3, r3, #7
 8007f1c:	623b      	str	r3, [r7, #32]
 8007f1e:	6a3b      	ldr	r3, [r7, #32]
 8007f20:	2b7f      	cmp	r3, #127	; 0x7f
 8007f22:	d8f0      	bhi.n	8007f06 <_SendPacket+0x102>
 8007f24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f26:	1c5a      	adds	r2, r3, #1
 8007f28:	627a      	str	r2, [r7, #36]	; 0x24
 8007f2a:	6a3a      	ldr	r2, [r7, #32]
 8007f2c:	b2d2      	uxtb	r2, r2
 8007f2e:	701a      	strb	r2, [r3, #0]
 8007f30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f32:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 8007f34:	4b23      	ldr	r3, [pc, #140]	; (8007fc4 <_SendPacket+0x1c0>)
 8007f36:	785b      	ldrb	r3, [r3, #1]
 8007f38:	4618      	mov	r0, r3
 8007f3a:	68ba      	ldr	r2, [r7, #8]
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	1ad3      	subs	r3, r2, r3
 8007f40:	461a      	mov	r2, r3
 8007f42:	68f9      	ldr	r1, [r7, #12]
 8007f44:	f7f8 f954 	bl	80001f0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8007f48:	4603      	mov	r3, r0
 8007f4a:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 8007f4c:	693b      	ldr	r3, [r7, #16]
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d003      	beq.n	8007f5a <_SendPacket+0x156>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8007f52:	4a1c      	ldr	r2, [pc, #112]	; (8007fc4 <_SendPacket+0x1c0>)
 8007f54:	69bb      	ldr	r3, [r7, #24]
 8007f56:	60d3      	str	r3, [r2, #12]
 8007f58:	e00b      	b.n	8007f72 <_SendPacket+0x16e>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 8007f5a:	4b1a      	ldr	r3, [pc, #104]	; (8007fc4 <_SendPacket+0x1c0>)
 8007f5c:	781b      	ldrb	r3, [r3, #0]
 8007f5e:	3301      	adds	r3, #1
 8007f60:	b2da      	uxtb	r2, r3
 8007f62:	4b18      	ldr	r3, [pc, #96]	; (8007fc4 <_SendPacket+0x1c0>)
 8007f64:	701a      	strb	r2, [r3, #0]
 8007f66:	e004      	b.n	8007f72 <_SendPacket+0x16e>
    goto SendDone;
 8007f68:	bf00      	nop
 8007f6a:	e002      	b.n	8007f72 <_SendPacket+0x16e>
      goto SendDone;
 8007f6c:	bf00      	nop
 8007f6e:	e000      	b.n	8007f72 <_SendPacket+0x16e>
      goto SendDone;
 8007f70:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8007f72:	4b14      	ldr	r3, [pc, #80]	; (8007fc4 <_SendPacket+0x1c0>)
 8007f74:	7e1b      	ldrb	r3, [r3, #24]
 8007f76:	4619      	mov	r1, r3
 8007f78:	4a14      	ldr	r2, [pc, #80]	; (8007fcc <_SendPacket+0x1c8>)
 8007f7a:	460b      	mov	r3, r1
 8007f7c:	005b      	lsls	r3, r3, #1
 8007f7e:	440b      	add	r3, r1
 8007f80:	00db      	lsls	r3, r3, #3
 8007f82:	4413      	add	r3, r2
 8007f84:	336c      	adds	r3, #108	; 0x6c
 8007f86:	681a      	ldr	r2, [r3, #0]
 8007f88:	4b0e      	ldr	r3, [pc, #56]	; (8007fc4 <_SendPacket+0x1c0>)
 8007f8a:	7e1b      	ldrb	r3, [r3, #24]
 8007f8c:	4618      	mov	r0, r3
 8007f8e:	490f      	ldr	r1, [pc, #60]	; (8007fcc <_SendPacket+0x1c8>)
 8007f90:	4603      	mov	r3, r0
 8007f92:	005b      	lsls	r3, r3, #1
 8007f94:	4403      	add	r3, r0
 8007f96:	00db      	lsls	r3, r3, #3
 8007f98:	440b      	add	r3, r1
 8007f9a:	3370      	adds	r3, #112	; 0x70
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	429a      	cmp	r2, r3
 8007fa0:	d00b      	beq.n	8007fba <_SendPacket+0x1b6>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8007fa2:	4b08      	ldr	r3, [pc, #32]	; (8007fc4 <_SendPacket+0x1c0>)
 8007fa4:	789b      	ldrb	r3, [r3, #2]
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d107      	bne.n	8007fba <_SendPacket+0x1b6>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8007faa:	4b06      	ldr	r3, [pc, #24]	; (8007fc4 <_SendPacket+0x1c0>)
 8007fac:	2201      	movs	r2, #1
 8007fae:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8007fb0:	f7ff fe46 	bl	8007c40 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8007fb4:	4b03      	ldr	r3, [pc, #12]	; (8007fc4 <_SendPacket+0x1c0>)
 8007fb6:	2200      	movs	r2, #0
 8007fb8:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 8007fba:	bf00      	nop
 8007fbc:	3728      	adds	r7, #40	; 0x28
 8007fbe:	46bd      	mov	sp, r7
 8007fc0:	bd80      	pop	{r7, pc}
 8007fc2:	bf00      	nop
 8007fc4:	200053f4 	.word	0x200053f4
 8007fc8:	e0001004 	.word	0xe0001004
 8007fcc:	20004b30 	.word	0x20004b30

08007fd0 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software 
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 8007fd0:	b580      	push	{r7, lr}
 8007fd2:	b086      	sub	sp, #24
 8007fd4:	af02      	add	r7, sp, #8
 8007fd6:	60f8      	str	r0, [r7, #12]
 8007fd8:	60b9      	str	r1, [r7, #8]
 8007fda:	607a      	str	r2, [r7, #4]
 8007fdc:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8007fde:	2300      	movs	r3, #0
 8007fe0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007fe4:	4917      	ldr	r1, [pc, #92]	; (8008044 <SEGGER_SYSVIEW_Init+0x74>)
 8007fe6:	4818      	ldr	r0, [pc, #96]	; (8008048 <SEGGER_SYSVIEW_Init+0x78>)
 8007fe8:	f7ff fcfe 	bl	80079e8 <SEGGER_RTT_AllocUpBuffer>
 8007fec:	4603      	mov	r3, r0
 8007fee:	b2da      	uxtb	r2, r3
 8007ff0:	4b16      	ldr	r3, [pc, #88]	; (800804c <SEGGER_SYSVIEW_Init+0x7c>)
 8007ff2:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 8007ff4:	4b15      	ldr	r3, [pc, #84]	; (800804c <SEGGER_SYSVIEW_Init+0x7c>)
 8007ff6:	785a      	ldrb	r2, [r3, #1]
 8007ff8:	4b14      	ldr	r3, [pc, #80]	; (800804c <SEGGER_SYSVIEW_Init+0x7c>)
 8007ffa:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8007ffc:	4b13      	ldr	r3, [pc, #76]	; (800804c <SEGGER_SYSVIEW_Init+0x7c>)
 8007ffe:	7e1b      	ldrb	r3, [r3, #24]
 8008000:	4618      	mov	r0, r3
 8008002:	2300      	movs	r3, #0
 8008004:	9300      	str	r3, [sp, #0]
 8008006:	2308      	movs	r3, #8
 8008008:	4a11      	ldr	r2, [pc, #68]	; (8008050 <SEGGER_SYSVIEW_Init+0x80>)
 800800a:	490f      	ldr	r1, [pc, #60]	; (8008048 <SEGGER_SYSVIEW_Init+0x78>)
 800800c:	f7ff fd70 	bl	8007af0 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 8008010:	4b0e      	ldr	r3, [pc, #56]	; (800804c <SEGGER_SYSVIEW_Init+0x7c>)
 8008012:	2200      	movs	r2, #0
 8008014:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8008016:	4b0f      	ldr	r3, [pc, #60]	; (8008054 <SEGGER_SYSVIEW_Init+0x84>)
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	4a0c      	ldr	r2, [pc, #48]	; (800804c <SEGGER_SYSVIEW_Init+0x7c>)
 800801c:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 800801e:	4a0b      	ldr	r2, [pc, #44]	; (800804c <SEGGER_SYSVIEW_Init+0x7c>)
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 8008024:	4a09      	ldr	r2, [pc, #36]	; (800804c <SEGGER_SYSVIEW_Init+0x7c>)
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 800802a:	4a08      	ldr	r2, [pc, #32]	; (800804c <SEGGER_SYSVIEW_Init+0x7c>)
 800802c:	68bb      	ldr	r3, [r7, #8]
 800802e:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 8008030:	4a06      	ldr	r2, [pc, #24]	; (800804c <SEGGER_SYSVIEW_Init+0x7c>)
 8008032:	683b      	ldr	r3, [r7, #0]
 8008034:	6253      	str	r3, [r2, #36]	; 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 8008036:	4b05      	ldr	r3, [pc, #20]	; (800804c <SEGGER_SYSVIEW_Init+0x7c>)
 8008038:	2200      	movs	r2, #0
 800803a:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 800803c:	bf00      	nop
 800803e:	3710      	adds	r7, #16
 8008040:	46bd      	mov	sp, r7
 8008042:	bd80      	pop	{r7, pc}
 8008044:	20004fec 	.word	0x20004fec
 8008048:	080094ac 	.word	0x080094ac
 800804c:	200053f4 	.word	0x200053f4
 8008050:	200053ec 	.word	0x200053ec
 8008054:	e0001004 	.word	0xe0001004

08008058 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 8008058:	b480      	push	{r7}
 800805a:	b083      	sub	sp, #12
 800805c:	af00      	add	r7, sp, #0
 800805e:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 8008060:	4a04      	ldr	r2, [pc, #16]	; (8008074 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	6113      	str	r3, [r2, #16]
}
 8008066:	bf00      	nop
 8008068:	370c      	adds	r7, #12
 800806a:	46bd      	mov	sp, r7
 800806c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008070:	4770      	bx	lr
 8008072:	bf00      	nop
 8008074:	200053f4 	.word	0x200053f4

08008078 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8008078:	b580      	push	{r7, lr}
 800807a:	b084      	sub	sp, #16
 800807c:	af00      	add	r7, sp, #0
 800807e:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8008080:	f3ef 8311 	mrs	r3, BASEPRI
 8008084:	f04f 0120 	mov.w	r1, #32
 8008088:	f381 8811 	msr	BASEPRI, r1
 800808c:	60fb      	str	r3, [r7, #12]
 800808e:	4808      	ldr	r0, [pc, #32]	; (80080b0 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 8008090:	f7ff fdca 	bl	8007c28 <_PreparePacket>
 8008094:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 8008096:	687a      	ldr	r2, [r7, #4]
 8008098:	68b9      	ldr	r1, [r7, #8]
 800809a:	68b8      	ldr	r0, [r7, #8]
 800809c:	f7ff feb2 	bl	8007e04 <_SendPacket>
  RECORD_END();
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	f383 8811 	msr	BASEPRI, r3
}
 80080a6:	bf00      	nop
 80080a8:	3710      	adds	r7, #16
 80080aa:	46bd      	mov	sp, r7
 80080ac:	bd80      	pop	{r7, pc}
 80080ae:	bf00      	nop
 80080b0:	20005424 	.word	0x20005424

080080b4 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 80080b4:	b580      	push	{r7, lr}
 80080b6:	b088      	sub	sp, #32
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	6078      	str	r0, [r7, #4]
 80080bc:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80080be:	f3ef 8311 	mrs	r3, BASEPRI
 80080c2:	f04f 0120 	mov.w	r1, #32
 80080c6:	f381 8811 	msr	BASEPRI, r1
 80080ca:	617b      	str	r3, [r7, #20]
 80080cc:	4816      	ldr	r0, [pc, #88]	; (8008128 <SEGGER_SYSVIEW_RecordU32+0x74>)
 80080ce:	f7ff fdab 	bl	8007c28 <_PreparePacket>
 80080d2:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80080d4:	693b      	ldr	r3, [r7, #16]
 80080d6:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	61fb      	str	r3, [r7, #28]
 80080dc:	683b      	ldr	r3, [r7, #0]
 80080de:	61bb      	str	r3, [r7, #24]
 80080e0:	e00b      	b.n	80080fa <SEGGER_SYSVIEW_RecordU32+0x46>
 80080e2:	69bb      	ldr	r3, [r7, #24]
 80080e4:	b2da      	uxtb	r2, r3
 80080e6:	69fb      	ldr	r3, [r7, #28]
 80080e8:	1c59      	adds	r1, r3, #1
 80080ea:	61f9      	str	r1, [r7, #28]
 80080ec:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80080f0:	b2d2      	uxtb	r2, r2
 80080f2:	701a      	strb	r2, [r3, #0]
 80080f4:	69bb      	ldr	r3, [r7, #24]
 80080f6:	09db      	lsrs	r3, r3, #7
 80080f8:	61bb      	str	r3, [r7, #24]
 80080fa:	69bb      	ldr	r3, [r7, #24]
 80080fc:	2b7f      	cmp	r3, #127	; 0x7f
 80080fe:	d8f0      	bhi.n	80080e2 <SEGGER_SYSVIEW_RecordU32+0x2e>
 8008100:	69fb      	ldr	r3, [r7, #28]
 8008102:	1c5a      	adds	r2, r3, #1
 8008104:	61fa      	str	r2, [r7, #28]
 8008106:	69ba      	ldr	r2, [r7, #24]
 8008108:	b2d2      	uxtb	r2, r2
 800810a:	701a      	strb	r2, [r3, #0]
 800810c:	69fb      	ldr	r3, [r7, #28]
 800810e:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8008110:	687a      	ldr	r2, [r7, #4]
 8008112:	68f9      	ldr	r1, [r7, #12]
 8008114:	6938      	ldr	r0, [r7, #16]
 8008116:	f7ff fe75 	bl	8007e04 <_SendPacket>
  RECORD_END();
 800811a:	697b      	ldr	r3, [r7, #20]
 800811c:	f383 8811 	msr	BASEPRI, r3
}
 8008120:	bf00      	nop
 8008122:	3720      	adds	r7, #32
 8008124:	46bd      	mov	sp, r7
 8008126:	bd80      	pop	{r7, pc}
 8008128:	20005424 	.word	0x20005424

0800812c <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 800812c:	b580      	push	{r7, lr}
 800812e:	b08c      	sub	sp, #48	; 0x30
 8008130:	af00      	add	r7, sp, #0
 8008132:	60f8      	str	r0, [r7, #12]
 8008134:	60b9      	str	r1, [r7, #8]
 8008136:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8008138:	f3ef 8311 	mrs	r3, BASEPRI
 800813c:	f04f 0120 	mov.w	r1, #32
 8008140:	f381 8811 	msr	BASEPRI, r1
 8008144:	61fb      	str	r3, [r7, #28]
 8008146:	4825      	ldr	r0, [pc, #148]	; (80081dc <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 8008148:	f7ff fd6e 	bl	8007c28 <_PreparePacket>
 800814c:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800814e:	69bb      	ldr	r3, [r7, #24]
 8008150:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8008152:	697b      	ldr	r3, [r7, #20]
 8008154:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008156:	68bb      	ldr	r3, [r7, #8]
 8008158:	62bb      	str	r3, [r7, #40]	; 0x28
 800815a:	e00b      	b.n	8008174 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 800815c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800815e:	b2da      	uxtb	r2, r3
 8008160:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008162:	1c59      	adds	r1, r3, #1
 8008164:	62f9      	str	r1, [r7, #44]	; 0x2c
 8008166:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800816a:	b2d2      	uxtb	r2, r2
 800816c:	701a      	strb	r2, [r3, #0]
 800816e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008170:	09db      	lsrs	r3, r3, #7
 8008172:	62bb      	str	r3, [r7, #40]	; 0x28
 8008174:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008176:	2b7f      	cmp	r3, #127	; 0x7f
 8008178:	d8f0      	bhi.n	800815c <SEGGER_SYSVIEW_RecordU32x2+0x30>
 800817a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800817c:	1c5a      	adds	r2, r3, #1
 800817e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008180:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008182:	b2d2      	uxtb	r2, r2
 8008184:	701a      	strb	r2, [r3, #0]
 8008186:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008188:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800818a:	697b      	ldr	r3, [r7, #20]
 800818c:	627b      	str	r3, [r7, #36]	; 0x24
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	623b      	str	r3, [r7, #32]
 8008192:	e00b      	b.n	80081ac <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8008194:	6a3b      	ldr	r3, [r7, #32]
 8008196:	b2da      	uxtb	r2, r3
 8008198:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800819a:	1c59      	adds	r1, r3, #1
 800819c:	6279      	str	r1, [r7, #36]	; 0x24
 800819e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80081a2:	b2d2      	uxtb	r2, r2
 80081a4:	701a      	strb	r2, [r3, #0]
 80081a6:	6a3b      	ldr	r3, [r7, #32]
 80081a8:	09db      	lsrs	r3, r3, #7
 80081aa:	623b      	str	r3, [r7, #32]
 80081ac:	6a3b      	ldr	r3, [r7, #32]
 80081ae:	2b7f      	cmp	r3, #127	; 0x7f
 80081b0:	d8f0      	bhi.n	8008194 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 80081b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081b4:	1c5a      	adds	r2, r3, #1
 80081b6:	627a      	str	r2, [r7, #36]	; 0x24
 80081b8:	6a3a      	ldr	r2, [r7, #32]
 80081ba:	b2d2      	uxtb	r2, r2
 80081bc:	701a      	strb	r2, [r3, #0]
 80081be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081c0:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 80081c2:	68fa      	ldr	r2, [r7, #12]
 80081c4:	6979      	ldr	r1, [r7, #20]
 80081c6:	69b8      	ldr	r0, [r7, #24]
 80081c8:	f7ff fe1c 	bl	8007e04 <_SendPacket>
  RECORD_END();
 80081cc:	69fb      	ldr	r3, [r7, #28]
 80081ce:	f383 8811 	msr	BASEPRI, r3
}
 80081d2:	bf00      	nop
 80081d4:	3730      	adds	r7, #48	; 0x30
 80081d6:	46bd      	mov	sp, r7
 80081d8:	bd80      	pop	{r7, pc}
 80081da:	bf00      	nop
 80081dc:	20005424 	.word	0x20005424

080081e0 <SEGGER_SYSVIEW_RecordU32x3>:
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x3(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2) {
 80081e0:	b580      	push	{r7, lr}
 80081e2:	b08e      	sub	sp, #56	; 0x38
 80081e4:	af00      	add	r7, sp, #0
 80081e6:	60f8      	str	r0, [r7, #12]
 80081e8:	60b9      	str	r1, [r7, #8]
 80081ea:	607a      	str	r2, [r7, #4]
 80081ec:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 3 * SEGGER_SYSVIEW_QUANTA_U32);
 80081ee:	f3ef 8311 	mrs	r3, BASEPRI
 80081f2:	f04f 0120 	mov.w	r1, #32
 80081f6:	f381 8811 	msr	BASEPRI, r1
 80081fa:	61fb      	str	r3, [r7, #28]
 80081fc:	4832      	ldr	r0, [pc, #200]	; (80082c8 <SEGGER_SYSVIEW_RecordU32x3+0xe8>)
 80081fe:	f7ff fd13 	bl	8007c28 <_PreparePacket>
 8008202:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8008204:	69bb      	ldr	r3, [r7, #24]
 8008206:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8008208:	697b      	ldr	r3, [r7, #20]
 800820a:	637b      	str	r3, [r7, #52]	; 0x34
 800820c:	68bb      	ldr	r3, [r7, #8]
 800820e:	633b      	str	r3, [r7, #48]	; 0x30
 8008210:	e00b      	b.n	800822a <SEGGER_SYSVIEW_RecordU32x3+0x4a>
 8008212:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008214:	b2da      	uxtb	r2, r3
 8008216:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008218:	1c59      	adds	r1, r3, #1
 800821a:	6379      	str	r1, [r7, #52]	; 0x34
 800821c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8008220:	b2d2      	uxtb	r2, r2
 8008222:	701a      	strb	r2, [r3, #0]
 8008224:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008226:	09db      	lsrs	r3, r3, #7
 8008228:	633b      	str	r3, [r7, #48]	; 0x30
 800822a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800822c:	2b7f      	cmp	r3, #127	; 0x7f
 800822e:	d8f0      	bhi.n	8008212 <SEGGER_SYSVIEW_RecordU32x3+0x32>
 8008230:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008232:	1c5a      	adds	r2, r3, #1
 8008234:	637a      	str	r2, [r7, #52]	; 0x34
 8008236:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008238:	b2d2      	uxtb	r2, r2
 800823a:	701a      	strb	r2, [r3, #0]
 800823c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800823e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8008240:	697b      	ldr	r3, [r7, #20]
 8008242:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	62bb      	str	r3, [r7, #40]	; 0x28
 8008248:	e00b      	b.n	8008262 <SEGGER_SYSVIEW_RecordU32x3+0x82>
 800824a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800824c:	b2da      	uxtb	r2, r3
 800824e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008250:	1c59      	adds	r1, r3, #1
 8008252:	62f9      	str	r1, [r7, #44]	; 0x2c
 8008254:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8008258:	b2d2      	uxtb	r2, r2
 800825a:	701a      	strb	r2, [r3, #0]
 800825c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800825e:	09db      	lsrs	r3, r3, #7
 8008260:	62bb      	str	r3, [r7, #40]	; 0x28
 8008262:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008264:	2b7f      	cmp	r3, #127	; 0x7f
 8008266:	d8f0      	bhi.n	800824a <SEGGER_SYSVIEW_RecordU32x3+0x6a>
 8008268:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800826a:	1c5a      	adds	r2, r3, #1
 800826c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800826e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008270:	b2d2      	uxtb	r2, r2
 8008272:	701a      	strb	r2, [r3, #0]
 8008274:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008276:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 8008278:	697b      	ldr	r3, [r7, #20]
 800827a:	627b      	str	r3, [r7, #36]	; 0x24
 800827c:	683b      	ldr	r3, [r7, #0]
 800827e:	623b      	str	r3, [r7, #32]
 8008280:	e00b      	b.n	800829a <SEGGER_SYSVIEW_RecordU32x3+0xba>
 8008282:	6a3b      	ldr	r3, [r7, #32]
 8008284:	b2da      	uxtb	r2, r3
 8008286:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008288:	1c59      	adds	r1, r3, #1
 800828a:	6279      	str	r1, [r7, #36]	; 0x24
 800828c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8008290:	b2d2      	uxtb	r2, r2
 8008292:	701a      	strb	r2, [r3, #0]
 8008294:	6a3b      	ldr	r3, [r7, #32]
 8008296:	09db      	lsrs	r3, r3, #7
 8008298:	623b      	str	r3, [r7, #32]
 800829a:	6a3b      	ldr	r3, [r7, #32]
 800829c:	2b7f      	cmp	r3, #127	; 0x7f
 800829e:	d8f0      	bhi.n	8008282 <SEGGER_SYSVIEW_RecordU32x3+0xa2>
 80082a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082a2:	1c5a      	adds	r2, r3, #1
 80082a4:	627a      	str	r2, [r7, #36]	; 0x24
 80082a6:	6a3a      	ldr	r2, [r7, #32]
 80082a8:	b2d2      	uxtb	r2, r2
 80082aa:	701a      	strb	r2, [r3, #0]
 80082ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082ae:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 80082b0:	68fa      	ldr	r2, [r7, #12]
 80082b2:	6979      	ldr	r1, [r7, #20]
 80082b4:	69b8      	ldr	r0, [r7, #24]
 80082b6:	f7ff fda5 	bl	8007e04 <_SendPacket>
  RECORD_END();
 80082ba:	69fb      	ldr	r3, [r7, #28]
 80082bc:	f383 8811 	msr	BASEPRI, r3
}
 80082c0:	bf00      	nop
 80082c2:	3738      	adds	r7, #56	; 0x38
 80082c4:	46bd      	mov	sp, r7
 80082c6:	bd80      	pop	{r7, pc}
 80082c8:	20005424 	.word	0x20005424

080082cc <SEGGER_SYSVIEW_RecordU32x4>:
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x4(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3) {
 80082cc:	b580      	push	{r7, lr}
 80082ce:	b090      	sub	sp, #64	; 0x40
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	60f8      	str	r0, [r7, #12]
 80082d4:	60b9      	str	r1, [r7, #8]
 80082d6:	607a      	str	r2, [r7, #4]
 80082d8:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 80082da:	f3ef 8311 	mrs	r3, BASEPRI
 80082de:	f04f 0120 	mov.w	r1, #32
 80082e2:	f381 8811 	msr	BASEPRI, r1
 80082e6:	61fb      	str	r3, [r7, #28]
 80082e8:	4840      	ldr	r0, [pc, #256]	; (80083ec <SEGGER_SYSVIEW_RecordU32x4+0x120>)
 80082ea:	f7ff fc9d 	bl	8007c28 <_PreparePacket>
 80082ee:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 80082f0:	69bb      	ldr	r3, [r7, #24]
 80082f2:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 80082f4:	697b      	ldr	r3, [r7, #20]
 80082f6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80082f8:	68bb      	ldr	r3, [r7, #8]
 80082fa:	63bb      	str	r3, [r7, #56]	; 0x38
 80082fc:	e00b      	b.n	8008316 <SEGGER_SYSVIEW_RecordU32x4+0x4a>
 80082fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008300:	b2da      	uxtb	r2, r3
 8008302:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008304:	1c59      	adds	r1, r3, #1
 8008306:	63f9      	str	r1, [r7, #60]	; 0x3c
 8008308:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800830c:	b2d2      	uxtb	r2, r2
 800830e:	701a      	strb	r2, [r3, #0]
 8008310:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008312:	09db      	lsrs	r3, r3, #7
 8008314:	63bb      	str	r3, [r7, #56]	; 0x38
 8008316:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008318:	2b7f      	cmp	r3, #127	; 0x7f
 800831a:	d8f0      	bhi.n	80082fe <SEGGER_SYSVIEW_RecordU32x4+0x32>
 800831c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800831e:	1c5a      	adds	r2, r3, #1
 8008320:	63fa      	str	r2, [r7, #60]	; 0x3c
 8008322:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008324:	b2d2      	uxtb	r2, r2
 8008326:	701a      	strb	r2, [r3, #0]
 8008328:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800832a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800832c:	697b      	ldr	r3, [r7, #20]
 800832e:	637b      	str	r3, [r7, #52]	; 0x34
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	633b      	str	r3, [r7, #48]	; 0x30
 8008334:	e00b      	b.n	800834e <SEGGER_SYSVIEW_RecordU32x4+0x82>
 8008336:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008338:	b2da      	uxtb	r2, r3
 800833a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800833c:	1c59      	adds	r1, r3, #1
 800833e:	6379      	str	r1, [r7, #52]	; 0x34
 8008340:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8008344:	b2d2      	uxtb	r2, r2
 8008346:	701a      	strb	r2, [r3, #0]
 8008348:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800834a:	09db      	lsrs	r3, r3, #7
 800834c:	633b      	str	r3, [r7, #48]	; 0x30
 800834e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008350:	2b7f      	cmp	r3, #127	; 0x7f
 8008352:	d8f0      	bhi.n	8008336 <SEGGER_SYSVIEW_RecordU32x4+0x6a>
 8008354:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008356:	1c5a      	adds	r2, r3, #1
 8008358:	637a      	str	r2, [r7, #52]	; 0x34
 800835a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800835c:	b2d2      	uxtb	r2, r2
 800835e:	701a      	strb	r2, [r3, #0]
 8008360:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008362:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 8008364:	697b      	ldr	r3, [r7, #20]
 8008366:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008368:	683b      	ldr	r3, [r7, #0]
 800836a:	62bb      	str	r3, [r7, #40]	; 0x28
 800836c:	e00b      	b.n	8008386 <SEGGER_SYSVIEW_RecordU32x4+0xba>
 800836e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008370:	b2da      	uxtb	r2, r3
 8008372:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008374:	1c59      	adds	r1, r3, #1
 8008376:	62f9      	str	r1, [r7, #44]	; 0x2c
 8008378:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800837c:	b2d2      	uxtb	r2, r2
 800837e:	701a      	strb	r2, [r3, #0]
 8008380:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008382:	09db      	lsrs	r3, r3, #7
 8008384:	62bb      	str	r3, [r7, #40]	; 0x28
 8008386:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008388:	2b7f      	cmp	r3, #127	; 0x7f
 800838a:	d8f0      	bhi.n	800836e <SEGGER_SYSVIEW_RecordU32x4+0xa2>
 800838c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800838e:	1c5a      	adds	r2, r3, #1
 8008390:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008392:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008394:	b2d2      	uxtb	r2, r2
 8008396:	701a      	strb	r2, [r3, #0]
 8008398:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800839a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 800839c:	697b      	ldr	r3, [r7, #20]
 800839e:	627b      	str	r3, [r7, #36]	; 0x24
 80083a0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80083a2:	623b      	str	r3, [r7, #32]
 80083a4:	e00b      	b.n	80083be <SEGGER_SYSVIEW_RecordU32x4+0xf2>
 80083a6:	6a3b      	ldr	r3, [r7, #32]
 80083a8:	b2da      	uxtb	r2, r3
 80083aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083ac:	1c59      	adds	r1, r3, #1
 80083ae:	6279      	str	r1, [r7, #36]	; 0x24
 80083b0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80083b4:	b2d2      	uxtb	r2, r2
 80083b6:	701a      	strb	r2, [r3, #0]
 80083b8:	6a3b      	ldr	r3, [r7, #32]
 80083ba:	09db      	lsrs	r3, r3, #7
 80083bc:	623b      	str	r3, [r7, #32]
 80083be:	6a3b      	ldr	r3, [r7, #32]
 80083c0:	2b7f      	cmp	r3, #127	; 0x7f
 80083c2:	d8f0      	bhi.n	80083a6 <SEGGER_SYSVIEW_RecordU32x4+0xda>
 80083c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083c6:	1c5a      	adds	r2, r3, #1
 80083c8:	627a      	str	r2, [r7, #36]	; 0x24
 80083ca:	6a3a      	ldr	r2, [r7, #32]
 80083cc:	b2d2      	uxtb	r2, r2
 80083ce:	701a      	strb	r2, [r3, #0]
 80083d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083d2:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 80083d4:	68fa      	ldr	r2, [r7, #12]
 80083d6:	6979      	ldr	r1, [r7, #20]
 80083d8:	69b8      	ldr	r0, [r7, #24]
 80083da:	f7ff fd13 	bl	8007e04 <_SendPacket>
  RECORD_END();
 80083de:	69fb      	ldr	r3, [r7, #28]
 80083e0:	f383 8811 	msr	BASEPRI, r3
}
 80083e4:	bf00      	nop
 80083e6:	3740      	adds	r7, #64	; 0x40
 80083e8:	46bd      	mov	sp, r7
 80083ea:	bd80      	pop	{r7, pc}
 80083ec:	20005424 	.word	0x20005424

080083f0 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 80083f0:	b580      	push	{r7, lr}
 80083f2:	b08c      	sub	sp, #48	; 0x30
 80083f4:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 80083f6:	4b58      	ldr	r3, [pc, #352]	; (8008558 <SEGGER_SYSVIEW_Start+0x168>)
 80083f8:	2201      	movs	r2, #1
 80083fa:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 80083fc:	f3ef 8311 	mrs	r3, BASEPRI
 8008400:	f04f 0120 	mov.w	r1, #32
 8008404:	f381 8811 	msr	BASEPRI, r1
 8008408:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 800840a:	4b53      	ldr	r3, [pc, #332]	; (8008558 <SEGGER_SYSVIEW_Start+0x168>)
 800840c:	785b      	ldrb	r3, [r3, #1]
 800840e:	220a      	movs	r2, #10
 8008410:	4952      	ldr	r1, [pc, #328]	; (800855c <SEGGER_SYSVIEW_Start+0x16c>)
 8008412:	4618      	mov	r0, r3
 8008414:	f7f7 feec 	bl	80001f0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 800841e:	200a      	movs	r0, #10
 8008420:	f7ff fe2a 	bl	8008078 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8008424:	f3ef 8311 	mrs	r3, BASEPRI
 8008428:	f04f 0120 	mov.w	r1, #32
 800842c:	f381 8811 	msr	BASEPRI, r1
 8008430:	60bb      	str	r3, [r7, #8]
 8008432:	484b      	ldr	r0, [pc, #300]	; (8008560 <SEGGER_SYSVIEW_Start+0x170>)
 8008434:	f7ff fbf8 	bl	8007c28 <_PreparePacket>
 8008438:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800843e:	683b      	ldr	r3, [r7, #0]
 8008440:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008442:	4b45      	ldr	r3, [pc, #276]	; (8008558 <SEGGER_SYSVIEW_Start+0x168>)
 8008444:	685b      	ldr	r3, [r3, #4]
 8008446:	62bb      	str	r3, [r7, #40]	; 0x28
 8008448:	e00b      	b.n	8008462 <SEGGER_SYSVIEW_Start+0x72>
 800844a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800844c:	b2da      	uxtb	r2, r3
 800844e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008450:	1c59      	adds	r1, r3, #1
 8008452:	62f9      	str	r1, [r7, #44]	; 0x2c
 8008454:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8008458:	b2d2      	uxtb	r2, r2
 800845a:	701a      	strb	r2, [r3, #0]
 800845c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800845e:	09db      	lsrs	r3, r3, #7
 8008460:	62bb      	str	r3, [r7, #40]	; 0x28
 8008462:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008464:	2b7f      	cmp	r3, #127	; 0x7f
 8008466:	d8f0      	bhi.n	800844a <SEGGER_SYSVIEW_Start+0x5a>
 8008468:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800846a:	1c5a      	adds	r2, r3, #1
 800846c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800846e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008470:	b2d2      	uxtb	r2, r2
 8008472:	701a      	strb	r2, [r3, #0]
 8008474:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008476:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8008478:	683b      	ldr	r3, [r7, #0]
 800847a:	627b      	str	r3, [r7, #36]	; 0x24
 800847c:	4b36      	ldr	r3, [pc, #216]	; (8008558 <SEGGER_SYSVIEW_Start+0x168>)
 800847e:	689b      	ldr	r3, [r3, #8]
 8008480:	623b      	str	r3, [r7, #32]
 8008482:	e00b      	b.n	800849c <SEGGER_SYSVIEW_Start+0xac>
 8008484:	6a3b      	ldr	r3, [r7, #32]
 8008486:	b2da      	uxtb	r2, r3
 8008488:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800848a:	1c59      	adds	r1, r3, #1
 800848c:	6279      	str	r1, [r7, #36]	; 0x24
 800848e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8008492:	b2d2      	uxtb	r2, r2
 8008494:	701a      	strb	r2, [r3, #0]
 8008496:	6a3b      	ldr	r3, [r7, #32]
 8008498:	09db      	lsrs	r3, r3, #7
 800849a:	623b      	str	r3, [r7, #32]
 800849c:	6a3b      	ldr	r3, [r7, #32]
 800849e:	2b7f      	cmp	r3, #127	; 0x7f
 80084a0:	d8f0      	bhi.n	8008484 <SEGGER_SYSVIEW_Start+0x94>
 80084a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084a4:	1c5a      	adds	r2, r3, #1
 80084a6:	627a      	str	r2, [r7, #36]	; 0x24
 80084a8:	6a3a      	ldr	r2, [r7, #32]
 80084aa:	b2d2      	uxtb	r2, r2
 80084ac:	701a      	strb	r2, [r3, #0]
 80084ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084b0:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 80084b2:	683b      	ldr	r3, [r7, #0]
 80084b4:	61fb      	str	r3, [r7, #28]
 80084b6:	4b28      	ldr	r3, [pc, #160]	; (8008558 <SEGGER_SYSVIEW_Start+0x168>)
 80084b8:	691b      	ldr	r3, [r3, #16]
 80084ba:	61bb      	str	r3, [r7, #24]
 80084bc:	e00b      	b.n	80084d6 <SEGGER_SYSVIEW_Start+0xe6>
 80084be:	69bb      	ldr	r3, [r7, #24]
 80084c0:	b2da      	uxtb	r2, r3
 80084c2:	69fb      	ldr	r3, [r7, #28]
 80084c4:	1c59      	adds	r1, r3, #1
 80084c6:	61f9      	str	r1, [r7, #28]
 80084c8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80084cc:	b2d2      	uxtb	r2, r2
 80084ce:	701a      	strb	r2, [r3, #0]
 80084d0:	69bb      	ldr	r3, [r7, #24]
 80084d2:	09db      	lsrs	r3, r3, #7
 80084d4:	61bb      	str	r3, [r7, #24]
 80084d6:	69bb      	ldr	r3, [r7, #24]
 80084d8:	2b7f      	cmp	r3, #127	; 0x7f
 80084da:	d8f0      	bhi.n	80084be <SEGGER_SYSVIEW_Start+0xce>
 80084dc:	69fb      	ldr	r3, [r7, #28]
 80084de:	1c5a      	adds	r2, r3, #1
 80084e0:	61fa      	str	r2, [r7, #28]
 80084e2:	69ba      	ldr	r2, [r7, #24]
 80084e4:	b2d2      	uxtb	r2, r2
 80084e6:	701a      	strb	r2, [r3, #0]
 80084e8:	69fb      	ldr	r3, [r7, #28]
 80084ea:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 80084ec:	683b      	ldr	r3, [r7, #0]
 80084ee:	617b      	str	r3, [r7, #20]
 80084f0:	2300      	movs	r3, #0
 80084f2:	613b      	str	r3, [r7, #16]
 80084f4:	e00b      	b.n	800850e <SEGGER_SYSVIEW_Start+0x11e>
 80084f6:	693b      	ldr	r3, [r7, #16]
 80084f8:	b2da      	uxtb	r2, r3
 80084fa:	697b      	ldr	r3, [r7, #20]
 80084fc:	1c59      	adds	r1, r3, #1
 80084fe:	6179      	str	r1, [r7, #20]
 8008500:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8008504:	b2d2      	uxtb	r2, r2
 8008506:	701a      	strb	r2, [r3, #0]
 8008508:	693b      	ldr	r3, [r7, #16]
 800850a:	09db      	lsrs	r3, r3, #7
 800850c:	613b      	str	r3, [r7, #16]
 800850e:	693b      	ldr	r3, [r7, #16]
 8008510:	2b7f      	cmp	r3, #127	; 0x7f
 8008512:	d8f0      	bhi.n	80084f6 <SEGGER_SYSVIEW_Start+0x106>
 8008514:	697b      	ldr	r3, [r7, #20]
 8008516:	1c5a      	adds	r2, r3, #1
 8008518:	617a      	str	r2, [r7, #20]
 800851a:	693a      	ldr	r2, [r7, #16]
 800851c:	b2d2      	uxtb	r2, r2
 800851e:	701a      	strb	r2, [r3, #0]
 8008520:	697b      	ldr	r3, [r7, #20]
 8008522:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8008524:	2218      	movs	r2, #24
 8008526:	6839      	ldr	r1, [r7, #0]
 8008528:	6878      	ldr	r0, [r7, #4]
 800852a:	f7ff fc6b 	bl	8007e04 <_SendPacket>
      RECORD_END();
 800852e:	68bb      	ldr	r3, [r7, #8]
 8008530:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8008534:	4b08      	ldr	r3, [pc, #32]	; (8008558 <SEGGER_SYSVIEW_Start+0x168>)
 8008536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008538:	2b00      	cmp	r3, #0
 800853a:	d002      	beq.n	8008542 <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 800853c:	4b06      	ldr	r3, [pc, #24]	; (8008558 <SEGGER_SYSVIEW_Start+0x168>)
 800853e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008540:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 8008542:	f000 f9eb 	bl	800891c <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 8008546:	f000 f9b1 	bl	80088ac <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 800854a:	f000 fba9 	bl	8008ca0 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 800854e:	bf00      	nop
 8008550:	3730      	adds	r7, #48	; 0x30
 8008552:	46bd      	mov	sp, r7
 8008554:	bd80      	pop	{r7, pc}
 8008556:	bf00      	nop
 8008558:	200053f4 	.word	0x200053f4
 800855c:	08009628 	.word	0x08009628
 8008560:	20005424 	.word	0x20005424

08008564 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 8008564:	b580      	push	{r7, lr}
 8008566:	b082      	sub	sp, #8
 8008568:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800856a:	f3ef 8311 	mrs	r3, BASEPRI
 800856e:	f04f 0120 	mov.w	r1, #32
 8008572:	f381 8811 	msr	BASEPRI, r1
 8008576:	607b      	str	r3, [r7, #4]
 8008578:	480b      	ldr	r0, [pc, #44]	; (80085a8 <SEGGER_SYSVIEW_Stop+0x44>)
 800857a:	f7ff fb55 	bl	8007c28 <_PreparePacket>
 800857e:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 8008580:	4b0a      	ldr	r3, [pc, #40]	; (80085ac <SEGGER_SYSVIEW_Stop+0x48>)
 8008582:	781b      	ldrb	r3, [r3, #0]
 8008584:	2b00      	cmp	r3, #0
 8008586:	d007      	beq.n	8008598 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 8008588:	220b      	movs	r2, #11
 800858a:	6839      	ldr	r1, [r7, #0]
 800858c:	6838      	ldr	r0, [r7, #0]
 800858e:	f7ff fc39 	bl	8007e04 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 8008592:	4b06      	ldr	r3, [pc, #24]	; (80085ac <SEGGER_SYSVIEW_Stop+0x48>)
 8008594:	2200      	movs	r2, #0
 8008596:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	f383 8811 	msr	BASEPRI, r3
}
 800859e:	bf00      	nop
 80085a0:	3708      	adds	r7, #8
 80085a2:	46bd      	mov	sp, r7
 80085a4:	bd80      	pop	{r7, pc}
 80085a6:	bf00      	nop
 80085a8:	20005424 	.word	0x20005424
 80085ac:	200053f4 	.word	0x200053f4

080085b0 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 80085b0:	b580      	push	{r7, lr}
 80085b2:	b08c      	sub	sp, #48	; 0x30
 80085b4:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 80085b6:	f3ef 8311 	mrs	r3, BASEPRI
 80085ba:	f04f 0120 	mov.w	r1, #32
 80085be:	f381 8811 	msr	BASEPRI, r1
 80085c2:	60fb      	str	r3, [r7, #12]
 80085c4:	4845      	ldr	r0, [pc, #276]	; (80086dc <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 80085c6:	f7ff fb2f 	bl	8007c28 <_PreparePacket>
 80085ca:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 80085cc:	68bb      	ldr	r3, [r7, #8]
 80085ce:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80085d4:	4b42      	ldr	r3, [pc, #264]	; (80086e0 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80085d6:	685b      	ldr	r3, [r3, #4]
 80085d8:	62bb      	str	r3, [r7, #40]	; 0x28
 80085da:	e00b      	b.n	80085f4 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 80085dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085de:	b2da      	uxtb	r2, r3
 80085e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085e2:	1c59      	adds	r1, r3, #1
 80085e4:	62f9      	str	r1, [r7, #44]	; 0x2c
 80085e6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80085ea:	b2d2      	uxtb	r2, r2
 80085ec:	701a      	strb	r2, [r3, #0]
 80085ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085f0:	09db      	lsrs	r3, r3, #7
 80085f2:	62bb      	str	r3, [r7, #40]	; 0x28
 80085f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085f6:	2b7f      	cmp	r3, #127	; 0x7f
 80085f8:	d8f0      	bhi.n	80085dc <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 80085fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085fc:	1c5a      	adds	r2, r3, #1
 80085fe:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008600:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008602:	b2d2      	uxtb	r2, r2
 8008604:	701a      	strb	r2, [r3, #0]
 8008606:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008608:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	627b      	str	r3, [r7, #36]	; 0x24
 800860e:	4b34      	ldr	r3, [pc, #208]	; (80086e0 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8008610:	689b      	ldr	r3, [r3, #8]
 8008612:	623b      	str	r3, [r7, #32]
 8008614:	e00b      	b.n	800862e <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 8008616:	6a3b      	ldr	r3, [r7, #32]
 8008618:	b2da      	uxtb	r2, r3
 800861a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800861c:	1c59      	adds	r1, r3, #1
 800861e:	6279      	str	r1, [r7, #36]	; 0x24
 8008620:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8008624:	b2d2      	uxtb	r2, r2
 8008626:	701a      	strb	r2, [r3, #0]
 8008628:	6a3b      	ldr	r3, [r7, #32]
 800862a:	09db      	lsrs	r3, r3, #7
 800862c:	623b      	str	r3, [r7, #32]
 800862e:	6a3b      	ldr	r3, [r7, #32]
 8008630:	2b7f      	cmp	r3, #127	; 0x7f
 8008632:	d8f0      	bhi.n	8008616 <SEGGER_SYSVIEW_GetSysDesc+0x66>
 8008634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008636:	1c5a      	adds	r2, r3, #1
 8008638:	627a      	str	r2, [r7, #36]	; 0x24
 800863a:	6a3a      	ldr	r2, [r7, #32]
 800863c:	b2d2      	uxtb	r2, r2
 800863e:	701a      	strb	r2, [r3, #0]
 8008640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008642:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	61fb      	str	r3, [r7, #28]
 8008648:	4b25      	ldr	r3, [pc, #148]	; (80086e0 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800864a:	691b      	ldr	r3, [r3, #16]
 800864c:	61bb      	str	r3, [r7, #24]
 800864e:	e00b      	b.n	8008668 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 8008650:	69bb      	ldr	r3, [r7, #24]
 8008652:	b2da      	uxtb	r2, r3
 8008654:	69fb      	ldr	r3, [r7, #28]
 8008656:	1c59      	adds	r1, r3, #1
 8008658:	61f9      	str	r1, [r7, #28]
 800865a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800865e:	b2d2      	uxtb	r2, r2
 8008660:	701a      	strb	r2, [r3, #0]
 8008662:	69bb      	ldr	r3, [r7, #24]
 8008664:	09db      	lsrs	r3, r3, #7
 8008666:	61bb      	str	r3, [r7, #24]
 8008668:	69bb      	ldr	r3, [r7, #24]
 800866a:	2b7f      	cmp	r3, #127	; 0x7f
 800866c:	d8f0      	bhi.n	8008650 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 800866e:	69fb      	ldr	r3, [r7, #28]
 8008670:	1c5a      	adds	r2, r3, #1
 8008672:	61fa      	str	r2, [r7, #28]
 8008674:	69ba      	ldr	r2, [r7, #24]
 8008676:	b2d2      	uxtb	r2, r2
 8008678:	701a      	strb	r2, [r3, #0]
 800867a:	69fb      	ldr	r3, [r7, #28]
 800867c:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	617b      	str	r3, [r7, #20]
 8008682:	2300      	movs	r3, #0
 8008684:	613b      	str	r3, [r7, #16]
 8008686:	e00b      	b.n	80086a0 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 8008688:	693b      	ldr	r3, [r7, #16]
 800868a:	b2da      	uxtb	r2, r3
 800868c:	697b      	ldr	r3, [r7, #20]
 800868e:	1c59      	adds	r1, r3, #1
 8008690:	6179      	str	r1, [r7, #20]
 8008692:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8008696:	b2d2      	uxtb	r2, r2
 8008698:	701a      	strb	r2, [r3, #0]
 800869a:	693b      	ldr	r3, [r7, #16]
 800869c:	09db      	lsrs	r3, r3, #7
 800869e:	613b      	str	r3, [r7, #16]
 80086a0:	693b      	ldr	r3, [r7, #16]
 80086a2:	2b7f      	cmp	r3, #127	; 0x7f
 80086a4:	d8f0      	bhi.n	8008688 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 80086a6:	697b      	ldr	r3, [r7, #20]
 80086a8:	1c5a      	adds	r2, r3, #1
 80086aa:	617a      	str	r2, [r7, #20]
 80086ac:	693a      	ldr	r2, [r7, #16]
 80086ae:	b2d2      	uxtb	r2, r2
 80086b0:	701a      	strb	r2, [r3, #0]
 80086b2:	697b      	ldr	r3, [r7, #20]
 80086b4:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 80086b6:	2218      	movs	r2, #24
 80086b8:	6879      	ldr	r1, [r7, #4]
 80086ba:	68b8      	ldr	r0, [r7, #8]
 80086bc:	f7ff fba2 	bl	8007e04 <_SendPacket>
  RECORD_END();
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 80086c6:	4b06      	ldr	r3, [pc, #24]	; (80086e0 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80086c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d002      	beq.n	80086d4 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 80086ce:	4b04      	ldr	r3, [pc, #16]	; (80086e0 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80086d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086d2:	4798      	blx	r3
  }
}
 80086d4:	bf00      	nop
 80086d6:	3730      	adds	r7, #48	; 0x30
 80086d8:	46bd      	mov	sp, r7
 80086da:	bd80      	pop	{r7, pc}
 80086dc:	20005424 	.word	0x20005424
 80086e0:	200053f4 	.word	0x200053f4

080086e4 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 80086e4:	b580      	push	{r7, lr}
 80086e6:	b092      	sub	sp, #72	; 0x48
 80086e8:	af00      	add	r7, sp, #0
 80086ea:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 80086ec:	f3ef 8311 	mrs	r3, BASEPRI
 80086f0:	f04f 0120 	mov.w	r1, #32
 80086f4:	f381 8811 	msr	BASEPRI, r1
 80086f8:	617b      	str	r3, [r7, #20]
 80086fa:	486a      	ldr	r0, [pc, #424]	; (80088a4 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 80086fc:	f7ff fa94 	bl	8007c28 <_PreparePacket>
 8008700:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8008702:	693b      	ldr	r3, [r7, #16]
 8008704:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	647b      	str	r3, [r7, #68]	; 0x44
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681a      	ldr	r2, [r3, #0]
 800870e:	4b66      	ldr	r3, [pc, #408]	; (80088a8 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8008710:	691b      	ldr	r3, [r3, #16]
 8008712:	1ad3      	subs	r3, r2, r3
 8008714:	643b      	str	r3, [r7, #64]	; 0x40
 8008716:	e00b      	b.n	8008730 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 8008718:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800871a:	b2da      	uxtb	r2, r3
 800871c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800871e:	1c59      	adds	r1, r3, #1
 8008720:	6479      	str	r1, [r7, #68]	; 0x44
 8008722:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8008726:	b2d2      	uxtb	r2, r2
 8008728:	701a      	strb	r2, [r3, #0]
 800872a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800872c:	09db      	lsrs	r3, r3, #7
 800872e:	643b      	str	r3, [r7, #64]	; 0x40
 8008730:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008732:	2b7f      	cmp	r3, #127	; 0x7f
 8008734:	d8f0      	bhi.n	8008718 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 8008736:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008738:	1c5a      	adds	r2, r3, #1
 800873a:	647a      	str	r2, [r7, #68]	; 0x44
 800873c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800873e:	b2d2      	uxtb	r2, r2
 8008740:	701a      	strb	r2, [r3, #0]
 8008742:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008744:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	63fb      	str	r3, [r7, #60]	; 0x3c
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	689b      	ldr	r3, [r3, #8]
 800874e:	63bb      	str	r3, [r7, #56]	; 0x38
 8008750:	e00b      	b.n	800876a <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 8008752:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008754:	b2da      	uxtb	r2, r3
 8008756:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008758:	1c59      	adds	r1, r3, #1
 800875a:	63f9      	str	r1, [r7, #60]	; 0x3c
 800875c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8008760:	b2d2      	uxtb	r2, r2
 8008762:	701a      	strb	r2, [r3, #0]
 8008764:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008766:	09db      	lsrs	r3, r3, #7
 8008768:	63bb      	str	r3, [r7, #56]	; 0x38
 800876a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800876c:	2b7f      	cmp	r3, #127	; 0x7f
 800876e:	d8f0      	bhi.n	8008752 <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 8008770:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008772:	1c5a      	adds	r2, r3, #1
 8008774:	63fa      	str	r2, [r7, #60]	; 0x3c
 8008776:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008778:	b2d2      	uxtb	r2, r2
 800877a:	701a      	strb	r2, [r3, #0]
 800877c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800877e:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	685b      	ldr	r3, [r3, #4]
 8008784:	2220      	movs	r2, #32
 8008786:	4619      	mov	r1, r3
 8008788:	68f8      	ldr	r0, [r7, #12]
 800878a:	f7ff f9fd 	bl	8007b88 <_EncodeStr>
 800878e:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 8008790:	2209      	movs	r2, #9
 8008792:	68f9      	ldr	r1, [r7, #12]
 8008794:	6938      	ldr	r0, [r7, #16]
 8008796:	f7ff fb35 	bl	8007e04 <_SendPacket>
  //
  pPayload = pPayloadStart;
 800879a:	693b      	ldr	r3, [r7, #16]
 800879c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	637b      	str	r3, [r7, #52]	; 0x34
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681a      	ldr	r2, [r3, #0]
 80087a6:	4b40      	ldr	r3, [pc, #256]	; (80088a8 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 80087a8:	691b      	ldr	r3, [r3, #16]
 80087aa:	1ad3      	subs	r3, r2, r3
 80087ac:	633b      	str	r3, [r7, #48]	; 0x30
 80087ae:	e00b      	b.n	80087c8 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 80087b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087b2:	b2da      	uxtb	r2, r3
 80087b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80087b6:	1c59      	adds	r1, r3, #1
 80087b8:	6379      	str	r1, [r7, #52]	; 0x34
 80087ba:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80087be:	b2d2      	uxtb	r2, r2
 80087c0:	701a      	strb	r2, [r3, #0]
 80087c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087c4:	09db      	lsrs	r3, r3, #7
 80087c6:	633b      	str	r3, [r7, #48]	; 0x30
 80087c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087ca:	2b7f      	cmp	r3, #127	; 0x7f
 80087cc:	d8f0      	bhi.n	80087b0 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 80087ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80087d0:	1c5a      	adds	r2, r3, #1
 80087d2:	637a      	str	r2, [r7, #52]	; 0x34
 80087d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80087d6:	b2d2      	uxtb	r2, r2
 80087d8:	701a      	strb	r2, [r3, #0]
 80087da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80087dc:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	68db      	ldr	r3, [r3, #12]
 80087e6:	62bb      	str	r3, [r7, #40]	; 0x28
 80087e8:	e00b      	b.n	8008802 <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 80087ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087ec:	b2da      	uxtb	r2, r3
 80087ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80087f0:	1c59      	adds	r1, r3, #1
 80087f2:	62f9      	str	r1, [r7, #44]	; 0x2c
 80087f4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80087f8:	b2d2      	uxtb	r2, r2
 80087fa:	701a      	strb	r2, [r3, #0]
 80087fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087fe:	09db      	lsrs	r3, r3, #7
 8008800:	62bb      	str	r3, [r7, #40]	; 0x28
 8008802:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008804:	2b7f      	cmp	r3, #127	; 0x7f
 8008806:	d8f0      	bhi.n	80087ea <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 8008808:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800880a:	1c5a      	adds	r2, r3, #1
 800880c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800880e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008810:	b2d2      	uxtb	r2, r2
 8008812:	701a      	strb	r2, [r3, #0]
 8008814:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008816:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	627b      	str	r3, [r7, #36]	; 0x24
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	691b      	ldr	r3, [r3, #16]
 8008820:	623b      	str	r3, [r7, #32]
 8008822:	e00b      	b.n	800883c <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 8008824:	6a3b      	ldr	r3, [r7, #32]
 8008826:	b2da      	uxtb	r2, r3
 8008828:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800882a:	1c59      	adds	r1, r3, #1
 800882c:	6279      	str	r1, [r7, #36]	; 0x24
 800882e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8008832:	b2d2      	uxtb	r2, r2
 8008834:	701a      	strb	r2, [r3, #0]
 8008836:	6a3b      	ldr	r3, [r7, #32]
 8008838:	09db      	lsrs	r3, r3, #7
 800883a:	623b      	str	r3, [r7, #32]
 800883c:	6a3b      	ldr	r3, [r7, #32]
 800883e:	2b7f      	cmp	r3, #127	; 0x7f
 8008840:	d8f0      	bhi.n	8008824 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 8008842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008844:	1c5a      	adds	r2, r3, #1
 8008846:	627a      	str	r2, [r7, #36]	; 0x24
 8008848:	6a3a      	ldr	r2, [r7, #32]
 800884a:	b2d2      	uxtb	r2, r2
 800884c:	701a      	strb	r2, [r3, #0]
 800884e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008850:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	61fb      	str	r3, [r7, #28]
 8008856:	2300      	movs	r3, #0
 8008858:	61bb      	str	r3, [r7, #24]
 800885a:	e00b      	b.n	8008874 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 800885c:	69bb      	ldr	r3, [r7, #24]
 800885e:	b2da      	uxtb	r2, r3
 8008860:	69fb      	ldr	r3, [r7, #28]
 8008862:	1c59      	adds	r1, r3, #1
 8008864:	61f9      	str	r1, [r7, #28]
 8008866:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800886a:	b2d2      	uxtb	r2, r2
 800886c:	701a      	strb	r2, [r3, #0]
 800886e:	69bb      	ldr	r3, [r7, #24]
 8008870:	09db      	lsrs	r3, r3, #7
 8008872:	61bb      	str	r3, [r7, #24]
 8008874:	69bb      	ldr	r3, [r7, #24]
 8008876:	2b7f      	cmp	r3, #127	; 0x7f
 8008878:	d8f0      	bhi.n	800885c <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 800887a:	69fb      	ldr	r3, [r7, #28]
 800887c:	1c5a      	adds	r2, r3, #1
 800887e:	61fa      	str	r2, [r7, #28]
 8008880:	69ba      	ldr	r2, [r7, #24]
 8008882:	b2d2      	uxtb	r2, r2
 8008884:	701a      	strb	r2, [r3, #0]
 8008886:	69fb      	ldr	r3, [r7, #28]
 8008888:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 800888a:	2215      	movs	r2, #21
 800888c:	68f9      	ldr	r1, [r7, #12]
 800888e:	6938      	ldr	r0, [r7, #16]
 8008890:	f7ff fab8 	bl	8007e04 <_SendPacket>
  RECORD_END();
 8008894:	697b      	ldr	r3, [r7, #20]
 8008896:	f383 8811 	msr	BASEPRI, r3
}
 800889a:	bf00      	nop
 800889c:	3748      	adds	r7, #72	; 0x48
 800889e:	46bd      	mov	sp, r7
 80088a0:	bd80      	pop	{r7, pc}
 80088a2:	bf00      	nop
 80088a4:	20005424 	.word	0x20005424
 80088a8:	200053f4 	.word	0x200053f4

080088ac <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 80088ac:	b580      	push	{r7, lr}
 80088ae:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 80088b0:	4b07      	ldr	r3, [pc, #28]	; (80088d0 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 80088b2:	6a1b      	ldr	r3, [r3, #32]
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d008      	beq.n	80088ca <SEGGER_SYSVIEW_SendTaskList+0x1e>
 80088b8:	4b05      	ldr	r3, [pc, #20]	; (80088d0 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 80088ba:	6a1b      	ldr	r3, [r3, #32]
 80088bc:	685b      	ldr	r3, [r3, #4]
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d003      	beq.n	80088ca <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 80088c2:	4b03      	ldr	r3, [pc, #12]	; (80088d0 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 80088c4:	6a1b      	ldr	r3, [r3, #32]
 80088c6:	685b      	ldr	r3, [r3, #4]
 80088c8:	4798      	blx	r3
  }
}
 80088ca:	bf00      	nop
 80088cc:	bd80      	pop	{r7, pc}
 80088ce:	bf00      	nop
 80088d0:	200053f4 	.word	0x200053f4

080088d4 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 80088d4:	b580      	push	{r7, lr}
 80088d6:	b086      	sub	sp, #24
 80088d8:	af00      	add	r7, sp, #0
 80088da:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80088dc:	f3ef 8311 	mrs	r3, BASEPRI
 80088e0:	f04f 0120 	mov.w	r1, #32
 80088e4:	f381 8811 	msr	BASEPRI, r1
 80088e8:	617b      	str	r3, [r7, #20]
 80088ea:	480b      	ldr	r0, [pc, #44]	; (8008918 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 80088ec:	f7ff f99c 	bl	8007c28 <_PreparePacket>
 80088f0:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80088f2:	2280      	movs	r2, #128	; 0x80
 80088f4:	6879      	ldr	r1, [r7, #4]
 80088f6:	6938      	ldr	r0, [r7, #16]
 80088f8:	f7ff f946 	bl	8007b88 <_EncodeStr>
 80088fc:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 80088fe:	220e      	movs	r2, #14
 8008900:	68f9      	ldr	r1, [r7, #12]
 8008902:	6938      	ldr	r0, [r7, #16]
 8008904:	f7ff fa7e 	bl	8007e04 <_SendPacket>
  RECORD_END();
 8008908:	697b      	ldr	r3, [r7, #20]
 800890a:	f383 8811 	msr	BASEPRI, r3
}
 800890e:	bf00      	nop
 8008910:	3718      	adds	r7, #24
 8008912:	46bd      	mov	sp, r7
 8008914:	bd80      	pop	{r7, pc}
 8008916:	bf00      	nop
 8008918:	20005424 	.word	0x20005424

0800891c <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 800891c:	b590      	push	{r4, r7, lr}
 800891e:	b083      	sub	sp, #12
 8008920:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 8008922:	4b15      	ldr	r3, [pc, #84]	; (8008978 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8008924:	6a1b      	ldr	r3, [r3, #32]
 8008926:	2b00      	cmp	r3, #0
 8008928:	d01a      	beq.n	8008960 <SEGGER_SYSVIEW_RecordSystime+0x44>
 800892a:	4b13      	ldr	r3, [pc, #76]	; (8008978 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800892c:	6a1b      	ldr	r3, [r3, #32]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	2b00      	cmp	r3, #0
 8008932:	d015      	beq.n	8008960 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8008934:	4b10      	ldr	r3, [pc, #64]	; (8008978 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8008936:	6a1b      	ldr	r3, [r3, #32]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	4798      	blx	r3
 800893c:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8008940:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 8008942:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008946:	f04f 0200 	mov.w	r2, #0
 800894a:	f04f 0300 	mov.w	r3, #0
 800894e:	000a      	movs	r2, r1
 8008950:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8008952:	4613      	mov	r3, r2
 8008954:	461a      	mov	r2, r3
 8008956:	4621      	mov	r1, r4
 8008958:	200d      	movs	r0, #13
 800895a:	f7ff fbe7 	bl	800812c <SEGGER_SYSVIEW_RecordU32x2>
 800895e:	e006      	b.n	800896e <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 8008960:	4b06      	ldr	r3, [pc, #24]	; (800897c <SEGGER_SYSVIEW_RecordSystime+0x60>)
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	4619      	mov	r1, r3
 8008966:	200c      	movs	r0, #12
 8008968:	f7ff fba4 	bl	80080b4 <SEGGER_SYSVIEW_RecordU32>
  }
}
 800896c:	bf00      	nop
 800896e:	bf00      	nop
 8008970:	370c      	adds	r7, #12
 8008972:	46bd      	mov	sp, r7
 8008974:	bd90      	pop	{r4, r7, pc}
 8008976:	bf00      	nop
 8008978:	200053f4 	.word	0x200053f4
 800897c:	e0001004 	.word	0xe0001004

08008980 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 8008980:	b580      	push	{r7, lr}
 8008982:	b082      	sub	sp, #8
 8008984:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8008986:	f3ef 8311 	mrs	r3, BASEPRI
 800898a:	f04f 0120 	mov.w	r1, #32
 800898e:	f381 8811 	msr	BASEPRI, r1
 8008992:	607b      	str	r3, [r7, #4]
 8008994:	4807      	ldr	r0, [pc, #28]	; (80089b4 <SEGGER_SYSVIEW_OnIdle+0x34>)
 8008996:	f7ff f947 	bl	8007c28 <_PreparePacket>
 800899a:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 800899c:	2211      	movs	r2, #17
 800899e:	6839      	ldr	r1, [r7, #0]
 80089a0:	6838      	ldr	r0, [r7, #0]
 80089a2:	f7ff fa2f 	bl	8007e04 <_SendPacket>
  RECORD_END();
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	f383 8811 	msr	BASEPRI, r3
}
 80089ac:	bf00      	nop
 80089ae:	3708      	adds	r7, #8
 80089b0:	46bd      	mov	sp, r7
 80089b2:	bd80      	pop	{r7, pc}
 80089b4:	20005424 	.word	0x20005424

080089b8 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 80089b8:	b580      	push	{r7, lr}
 80089ba:	b088      	sub	sp, #32
 80089bc:	af00      	add	r7, sp, #0
 80089be:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80089c0:	f3ef 8311 	mrs	r3, BASEPRI
 80089c4:	f04f 0120 	mov.w	r1, #32
 80089c8:	f381 8811 	msr	BASEPRI, r1
 80089cc:	617b      	str	r3, [r7, #20]
 80089ce:	4819      	ldr	r0, [pc, #100]	; (8008a34 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 80089d0:	f7ff f92a 	bl	8007c28 <_PreparePacket>
 80089d4:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80089d6:	693b      	ldr	r3, [r7, #16]
 80089d8:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80089da:	4b17      	ldr	r3, [pc, #92]	; (8008a38 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 80089dc:	691b      	ldr	r3, [r3, #16]
 80089de:	687a      	ldr	r2, [r7, #4]
 80089e0:	1ad3      	subs	r3, r2, r3
 80089e2:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	61fb      	str	r3, [r7, #28]
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	61bb      	str	r3, [r7, #24]
 80089ec:	e00b      	b.n	8008a06 <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 80089ee:	69bb      	ldr	r3, [r7, #24]
 80089f0:	b2da      	uxtb	r2, r3
 80089f2:	69fb      	ldr	r3, [r7, #28]
 80089f4:	1c59      	adds	r1, r3, #1
 80089f6:	61f9      	str	r1, [r7, #28]
 80089f8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80089fc:	b2d2      	uxtb	r2, r2
 80089fe:	701a      	strb	r2, [r3, #0]
 8008a00:	69bb      	ldr	r3, [r7, #24]
 8008a02:	09db      	lsrs	r3, r3, #7
 8008a04:	61bb      	str	r3, [r7, #24]
 8008a06:	69bb      	ldr	r3, [r7, #24]
 8008a08:	2b7f      	cmp	r3, #127	; 0x7f
 8008a0a:	d8f0      	bhi.n	80089ee <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 8008a0c:	69fb      	ldr	r3, [r7, #28]
 8008a0e:	1c5a      	adds	r2, r3, #1
 8008a10:	61fa      	str	r2, [r7, #28]
 8008a12:	69ba      	ldr	r2, [r7, #24]
 8008a14:	b2d2      	uxtb	r2, r2
 8008a16:	701a      	strb	r2, [r3, #0]
 8008a18:	69fb      	ldr	r3, [r7, #28]
 8008a1a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 8008a1c:	2208      	movs	r2, #8
 8008a1e:	68f9      	ldr	r1, [r7, #12]
 8008a20:	6938      	ldr	r0, [r7, #16]
 8008a22:	f7ff f9ef 	bl	8007e04 <_SendPacket>
  RECORD_END();
 8008a26:	697b      	ldr	r3, [r7, #20]
 8008a28:	f383 8811 	msr	BASEPRI, r3
}
 8008a2c:	bf00      	nop
 8008a2e:	3720      	adds	r7, #32
 8008a30:	46bd      	mov	sp, r7
 8008a32:	bd80      	pop	{r7, pc}
 8008a34:	20005424 	.word	0x20005424
 8008a38:	200053f4 	.word	0x200053f4

08008a3c <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 8008a3c:	b580      	push	{r7, lr}
 8008a3e:	b088      	sub	sp, #32
 8008a40:	af00      	add	r7, sp, #0
 8008a42:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8008a44:	f3ef 8311 	mrs	r3, BASEPRI
 8008a48:	f04f 0120 	mov.w	r1, #32
 8008a4c:	f381 8811 	msr	BASEPRI, r1
 8008a50:	617b      	str	r3, [r7, #20]
 8008a52:	4819      	ldr	r0, [pc, #100]	; (8008ab8 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 8008a54:	f7ff f8e8 	bl	8007c28 <_PreparePacket>
 8008a58:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8008a5a:	693b      	ldr	r3, [r7, #16]
 8008a5c:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8008a5e:	4b17      	ldr	r3, [pc, #92]	; (8008abc <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 8008a60:	691b      	ldr	r3, [r3, #16]
 8008a62:	687a      	ldr	r2, [r7, #4]
 8008a64:	1ad3      	subs	r3, r2, r3
 8008a66:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	61fb      	str	r3, [r7, #28]
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	61bb      	str	r3, [r7, #24]
 8008a70:	e00b      	b.n	8008a8a <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 8008a72:	69bb      	ldr	r3, [r7, #24]
 8008a74:	b2da      	uxtb	r2, r3
 8008a76:	69fb      	ldr	r3, [r7, #28]
 8008a78:	1c59      	adds	r1, r3, #1
 8008a7a:	61f9      	str	r1, [r7, #28]
 8008a7c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8008a80:	b2d2      	uxtb	r2, r2
 8008a82:	701a      	strb	r2, [r3, #0]
 8008a84:	69bb      	ldr	r3, [r7, #24]
 8008a86:	09db      	lsrs	r3, r3, #7
 8008a88:	61bb      	str	r3, [r7, #24]
 8008a8a:	69bb      	ldr	r3, [r7, #24]
 8008a8c:	2b7f      	cmp	r3, #127	; 0x7f
 8008a8e:	d8f0      	bhi.n	8008a72 <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 8008a90:	69fb      	ldr	r3, [r7, #28]
 8008a92:	1c5a      	adds	r2, r3, #1
 8008a94:	61fa      	str	r2, [r7, #28]
 8008a96:	69ba      	ldr	r2, [r7, #24]
 8008a98:	b2d2      	uxtb	r2, r2
 8008a9a:	701a      	strb	r2, [r3, #0]
 8008a9c:	69fb      	ldr	r3, [r7, #28]
 8008a9e:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 8008aa0:	2204      	movs	r2, #4
 8008aa2:	68f9      	ldr	r1, [r7, #12]
 8008aa4:	6938      	ldr	r0, [r7, #16]
 8008aa6:	f7ff f9ad 	bl	8007e04 <_SendPacket>
  RECORD_END();
 8008aaa:	697b      	ldr	r3, [r7, #20]
 8008aac:	f383 8811 	msr	BASEPRI, r3
}
 8008ab0:	bf00      	nop
 8008ab2:	3720      	adds	r7, #32
 8008ab4:	46bd      	mov	sp, r7
 8008ab6:	bd80      	pop	{r7, pc}
 8008ab8:	20005424 	.word	0x20005424
 8008abc:	200053f4 	.word	0x200053f4

08008ac0 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 8008ac0:	b580      	push	{r7, lr}
 8008ac2:	b088      	sub	sp, #32
 8008ac4:	af00      	add	r7, sp, #0
 8008ac6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8008ac8:	f3ef 8311 	mrs	r3, BASEPRI
 8008acc:	f04f 0120 	mov.w	r1, #32
 8008ad0:	f381 8811 	msr	BASEPRI, r1
 8008ad4:	617b      	str	r3, [r7, #20]
 8008ad6:	4819      	ldr	r0, [pc, #100]	; (8008b3c <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 8008ad8:	f7ff f8a6 	bl	8007c28 <_PreparePacket>
 8008adc:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8008ade:	693b      	ldr	r3, [r7, #16]
 8008ae0:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8008ae2:	4b17      	ldr	r3, [pc, #92]	; (8008b40 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 8008ae4:	691b      	ldr	r3, [r3, #16]
 8008ae6:	687a      	ldr	r2, [r7, #4]
 8008ae8:	1ad3      	subs	r3, r2, r3
 8008aea:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	61fb      	str	r3, [r7, #28]
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	61bb      	str	r3, [r7, #24]
 8008af4:	e00b      	b.n	8008b0e <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 8008af6:	69bb      	ldr	r3, [r7, #24]
 8008af8:	b2da      	uxtb	r2, r3
 8008afa:	69fb      	ldr	r3, [r7, #28]
 8008afc:	1c59      	adds	r1, r3, #1
 8008afe:	61f9      	str	r1, [r7, #28]
 8008b00:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8008b04:	b2d2      	uxtb	r2, r2
 8008b06:	701a      	strb	r2, [r3, #0]
 8008b08:	69bb      	ldr	r3, [r7, #24]
 8008b0a:	09db      	lsrs	r3, r3, #7
 8008b0c:	61bb      	str	r3, [r7, #24]
 8008b0e:	69bb      	ldr	r3, [r7, #24]
 8008b10:	2b7f      	cmp	r3, #127	; 0x7f
 8008b12:	d8f0      	bhi.n	8008af6 <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 8008b14:	69fb      	ldr	r3, [r7, #28]
 8008b16:	1c5a      	adds	r2, r3, #1
 8008b18:	61fa      	str	r2, [r7, #28]
 8008b1a:	69ba      	ldr	r2, [r7, #24]
 8008b1c:	b2d2      	uxtb	r2, r2
 8008b1e:	701a      	strb	r2, [r3, #0]
 8008b20:	69fb      	ldr	r3, [r7, #28]
 8008b22:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 8008b24:	2206      	movs	r2, #6
 8008b26:	68f9      	ldr	r1, [r7, #12]
 8008b28:	6938      	ldr	r0, [r7, #16]
 8008b2a:	f7ff f96b 	bl	8007e04 <_SendPacket>
  RECORD_END();
 8008b2e:	697b      	ldr	r3, [r7, #20]
 8008b30:	f383 8811 	msr	BASEPRI, r3
}
 8008b34:	bf00      	nop
 8008b36:	3720      	adds	r7, #32
 8008b38:	46bd      	mov	sp, r7
 8008b3a:	bd80      	pop	{r7, pc}
 8008b3c:	20005424 	.word	0x20005424
 8008b40:	200053f4 	.word	0x200053f4

08008b44 <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 8008b44:	b480      	push	{r7}
 8008b46:	b083      	sub	sp, #12
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 8008b4c:	4b04      	ldr	r3, [pc, #16]	; (8008b60 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 8008b4e:	691b      	ldr	r3, [r3, #16]
 8008b50:	687a      	ldr	r2, [r7, #4]
 8008b52:	1ad3      	subs	r3, r2, r3
}
 8008b54:	4618      	mov	r0, r3
 8008b56:	370c      	adds	r7, #12
 8008b58:	46bd      	mov	sp, r7
 8008b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b5e:	4770      	bx	lr
 8008b60:	200053f4 	.word	0x200053f4

08008b64 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 8008b64:	b580      	push	{r7, lr}
 8008b66:	b08c      	sub	sp, #48	; 0x30
 8008b68:	af00      	add	r7, sp, #0
 8008b6a:	4603      	mov	r3, r0
 8008b6c:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 8008b6e:	4b3b      	ldr	r3, [pc, #236]	; (8008c5c <SEGGER_SYSVIEW_SendModule+0xf8>)
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d06d      	beq.n	8008c52 <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 8008b76:	4b39      	ldr	r3, [pc, #228]	; (8008c5c <SEGGER_SYSVIEW_SendModule+0xf8>)
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (n = 0; n < ModuleId; n++) {
 8008b7c:	2300      	movs	r3, #0
 8008b7e:	62bb      	str	r3, [r7, #40]	; 0x28
 8008b80:	e008      	b.n	8008b94 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 8008b82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b84:	691b      	ldr	r3, [r3, #16]
 8008b86:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (pModule == 0) {
 8008b88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d007      	beq.n	8008b9e <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 8008b8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b90:	3301      	adds	r3, #1
 8008b92:	62bb      	str	r3, [r7, #40]	; 0x28
 8008b94:	79fb      	ldrb	r3, [r7, #7]
 8008b96:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008b98:	429a      	cmp	r2, r3
 8008b9a:	d3f2      	bcc.n	8008b82 <SEGGER_SYSVIEW_SendModule+0x1e>
 8008b9c:	e000      	b.n	8008ba0 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 8008b9e:	bf00      	nop
      }
    }
    if (pModule != 0) {
 8008ba0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d055      	beq.n	8008c52 <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8008ba6:	f3ef 8311 	mrs	r3, BASEPRI
 8008baa:	f04f 0120 	mov.w	r1, #32
 8008bae:	f381 8811 	msr	BASEPRI, r1
 8008bb2:	617b      	str	r3, [r7, #20]
 8008bb4:	482a      	ldr	r0, [pc, #168]	; (8008c60 <SEGGER_SYSVIEW_SendModule+0xfc>)
 8008bb6:	f7ff f837 	bl	8007c28 <_PreparePacket>
 8008bba:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 8008bbc:	693b      	ldr	r3, [r7, #16]
 8008bbe:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	627b      	str	r3, [r7, #36]	; 0x24
 8008bc4:	79fb      	ldrb	r3, [r7, #7]
 8008bc6:	623b      	str	r3, [r7, #32]
 8008bc8:	e00b      	b.n	8008be2 <SEGGER_SYSVIEW_SendModule+0x7e>
 8008bca:	6a3b      	ldr	r3, [r7, #32]
 8008bcc:	b2da      	uxtb	r2, r3
 8008bce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bd0:	1c59      	adds	r1, r3, #1
 8008bd2:	6279      	str	r1, [r7, #36]	; 0x24
 8008bd4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8008bd8:	b2d2      	uxtb	r2, r2
 8008bda:	701a      	strb	r2, [r3, #0]
 8008bdc:	6a3b      	ldr	r3, [r7, #32]
 8008bde:	09db      	lsrs	r3, r3, #7
 8008be0:	623b      	str	r3, [r7, #32]
 8008be2:	6a3b      	ldr	r3, [r7, #32]
 8008be4:	2b7f      	cmp	r3, #127	; 0x7f
 8008be6:	d8f0      	bhi.n	8008bca <SEGGER_SYSVIEW_SendModule+0x66>
 8008be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bea:	1c5a      	adds	r2, r3, #1
 8008bec:	627a      	str	r2, [r7, #36]	; 0x24
 8008bee:	6a3a      	ldr	r2, [r7, #32]
 8008bf0:	b2d2      	uxtb	r2, r2
 8008bf2:	701a      	strb	r2, [r3, #0]
 8008bf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bf6:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	61fb      	str	r3, [r7, #28]
 8008bfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008bfe:	689b      	ldr	r3, [r3, #8]
 8008c00:	61bb      	str	r3, [r7, #24]
 8008c02:	e00b      	b.n	8008c1c <SEGGER_SYSVIEW_SendModule+0xb8>
 8008c04:	69bb      	ldr	r3, [r7, #24]
 8008c06:	b2da      	uxtb	r2, r3
 8008c08:	69fb      	ldr	r3, [r7, #28]
 8008c0a:	1c59      	adds	r1, r3, #1
 8008c0c:	61f9      	str	r1, [r7, #28]
 8008c0e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8008c12:	b2d2      	uxtb	r2, r2
 8008c14:	701a      	strb	r2, [r3, #0]
 8008c16:	69bb      	ldr	r3, [r7, #24]
 8008c18:	09db      	lsrs	r3, r3, #7
 8008c1a:	61bb      	str	r3, [r7, #24]
 8008c1c:	69bb      	ldr	r3, [r7, #24]
 8008c1e:	2b7f      	cmp	r3, #127	; 0x7f
 8008c20:	d8f0      	bhi.n	8008c04 <SEGGER_SYSVIEW_SendModule+0xa0>
 8008c22:	69fb      	ldr	r3, [r7, #28]
 8008c24:	1c5a      	adds	r2, r3, #1
 8008c26:	61fa      	str	r2, [r7, #28]
 8008c28:	69ba      	ldr	r2, [r7, #24]
 8008c2a:	b2d2      	uxtb	r2, r2
 8008c2c:	701a      	strb	r2, [r3, #0]
 8008c2e:	69fb      	ldr	r3, [r7, #28]
 8008c30:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8008c32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	2280      	movs	r2, #128	; 0x80
 8008c38:	4619      	mov	r1, r3
 8008c3a:	68f8      	ldr	r0, [r7, #12]
 8008c3c:	f7fe ffa4 	bl	8007b88 <_EncodeStr>
 8008c40:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 8008c42:	2216      	movs	r2, #22
 8008c44:	68f9      	ldr	r1, [r7, #12]
 8008c46:	6938      	ldr	r0, [r7, #16]
 8008c48:	f7ff f8dc 	bl	8007e04 <_SendPacket>
      RECORD_END();
 8008c4c:	697b      	ldr	r3, [r7, #20]
 8008c4e:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 8008c52:	bf00      	nop
 8008c54:	3730      	adds	r7, #48	; 0x30
 8008c56:	46bd      	mov	sp, r7
 8008c58:	bd80      	pop	{r7, pc}
 8008c5a:	bf00      	nop
 8008c5c:	2000541c 	.word	0x2000541c
 8008c60:	20005424 	.word	0x20005424

08008c64 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 8008c64:	b580      	push	{r7, lr}
 8008c66:	b082      	sub	sp, #8
 8008c68:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 8008c6a:	4b0c      	ldr	r3, [pc, #48]	; (8008c9c <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d00f      	beq.n	8008c92 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 8008c72:	4b0a      	ldr	r3, [pc, #40]	; (8008c9c <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	68db      	ldr	r3, [r3, #12]
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d002      	beq.n	8008c86 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	68db      	ldr	r3, [r3, #12]
 8008c84:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	691b      	ldr	r3, [r3, #16]
 8008c8a:	607b      	str	r3, [r7, #4]
    } while (pModule);
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d1f2      	bne.n	8008c78 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 8008c92:	bf00      	nop
 8008c94:	3708      	adds	r7, #8
 8008c96:	46bd      	mov	sp, r7
 8008c98:	bd80      	pop	{r7, pc}
 8008c9a:	bf00      	nop
 8008c9c:	2000541c 	.word	0x2000541c

08008ca0 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 8008ca0:	b580      	push	{r7, lr}
 8008ca2:	b086      	sub	sp, #24
 8008ca4:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 8008ca6:	f3ef 8311 	mrs	r3, BASEPRI
 8008caa:	f04f 0120 	mov.w	r1, #32
 8008cae:	f381 8811 	msr	BASEPRI, r1
 8008cb2:	60fb      	str	r3, [r7, #12]
 8008cb4:	4817      	ldr	r0, [pc, #92]	; (8008d14 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 8008cb6:	f7fe ffb7 	bl	8007c28 <_PreparePacket>
 8008cba:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 8008cbc:	68bb      	ldr	r3, [r7, #8]
 8008cbe:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	617b      	str	r3, [r7, #20]
 8008cc4:	4b14      	ldr	r3, [pc, #80]	; (8008d18 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 8008cc6:	781b      	ldrb	r3, [r3, #0]
 8008cc8:	613b      	str	r3, [r7, #16]
 8008cca:	e00b      	b.n	8008ce4 <SEGGER_SYSVIEW_SendNumModules+0x44>
 8008ccc:	693b      	ldr	r3, [r7, #16]
 8008cce:	b2da      	uxtb	r2, r3
 8008cd0:	697b      	ldr	r3, [r7, #20]
 8008cd2:	1c59      	adds	r1, r3, #1
 8008cd4:	6179      	str	r1, [r7, #20]
 8008cd6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8008cda:	b2d2      	uxtb	r2, r2
 8008cdc:	701a      	strb	r2, [r3, #0]
 8008cde:	693b      	ldr	r3, [r7, #16]
 8008ce0:	09db      	lsrs	r3, r3, #7
 8008ce2:	613b      	str	r3, [r7, #16]
 8008ce4:	693b      	ldr	r3, [r7, #16]
 8008ce6:	2b7f      	cmp	r3, #127	; 0x7f
 8008ce8:	d8f0      	bhi.n	8008ccc <SEGGER_SYSVIEW_SendNumModules+0x2c>
 8008cea:	697b      	ldr	r3, [r7, #20]
 8008cec:	1c5a      	adds	r2, r3, #1
 8008cee:	617a      	str	r2, [r7, #20]
 8008cf0:	693a      	ldr	r2, [r7, #16]
 8008cf2:	b2d2      	uxtb	r2, r2
 8008cf4:	701a      	strb	r2, [r3, #0]
 8008cf6:	697b      	ldr	r3, [r7, #20]
 8008cf8:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 8008cfa:	221b      	movs	r2, #27
 8008cfc:	6879      	ldr	r1, [r7, #4]
 8008cfe:	68b8      	ldr	r0, [r7, #8]
 8008d00:	f7ff f880 	bl	8007e04 <_SendPacket>
  RECORD_END();
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	f383 8811 	msr	BASEPRI, r3
}
 8008d0a:	bf00      	nop
 8008d0c:	3718      	adds	r7, #24
 8008d0e:	46bd      	mov	sp, r7
 8008d10:	bd80      	pop	{r7, pc}
 8008d12:	bf00      	nop
 8008d14:	20005424 	.word	0x20005424
 8008d18:	20005420 	.word	0x20005420

08008d1c <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 8008d1c:	b580      	push	{r7, lr}
 8008d1e:	b08a      	sub	sp, #40	; 0x28
 8008d20:	af00      	add	r7, sp, #0
 8008d22:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8008d24:	f3ef 8311 	mrs	r3, BASEPRI
 8008d28:	f04f 0120 	mov.w	r1, #32
 8008d2c:	f381 8811 	msr	BASEPRI, r1
 8008d30:	617b      	str	r3, [r7, #20]
 8008d32:	4827      	ldr	r0, [pc, #156]	; (8008dd0 <SEGGER_SYSVIEW_Warn+0xb4>)
 8008d34:	f7fe ff78 	bl	8007c28 <_PreparePacket>
 8008d38:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8008d3a:	2280      	movs	r2, #128	; 0x80
 8008d3c:	6879      	ldr	r1, [r7, #4]
 8008d3e:	6938      	ldr	r0, [r7, #16]
 8008d40:	f7fe ff22 	bl	8007b88 <_EncodeStr>
 8008d44:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	627b      	str	r3, [r7, #36]	; 0x24
 8008d4a:	2301      	movs	r3, #1
 8008d4c:	623b      	str	r3, [r7, #32]
 8008d4e:	e00b      	b.n	8008d68 <SEGGER_SYSVIEW_Warn+0x4c>
 8008d50:	6a3b      	ldr	r3, [r7, #32]
 8008d52:	b2da      	uxtb	r2, r3
 8008d54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d56:	1c59      	adds	r1, r3, #1
 8008d58:	6279      	str	r1, [r7, #36]	; 0x24
 8008d5a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8008d5e:	b2d2      	uxtb	r2, r2
 8008d60:	701a      	strb	r2, [r3, #0]
 8008d62:	6a3b      	ldr	r3, [r7, #32]
 8008d64:	09db      	lsrs	r3, r3, #7
 8008d66:	623b      	str	r3, [r7, #32]
 8008d68:	6a3b      	ldr	r3, [r7, #32]
 8008d6a:	2b7f      	cmp	r3, #127	; 0x7f
 8008d6c:	d8f0      	bhi.n	8008d50 <SEGGER_SYSVIEW_Warn+0x34>
 8008d6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d70:	1c5a      	adds	r2, r3, #1
 8008d72:	627a      	str	r2, [r7, #36]	; 0x24
 8008d74:	6a3a      	ldr	r2, [r7, #32]
 8008d76:	b2d2      	uxtb	r2, r2
 8008d78:	701a      	strb	r2, [r3, #0]
 8008d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d7c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	61fb      	str	r3, [r7, #28]
 8008d82:	2300      	movs	r3, #0
 8008d84:	61bb      	str	r3, [r7, #24]
 8008d86:	e00b      	b.n	8008da0 <SEGGER_SYSVIEW_Warn+0x84>
 8008d88:	69bb      	ldr	r3, [r7, #24]
 8008d8a:	b2da      	uxtb	r2, r3
 8008d8c:	69fb      	ldr	r3, [r7, #28]
 8008d8e:	1c59      	adds	r1, r3, #1
 8008d90:	61f9      	str	r1, [r7, #28]
 8008d92:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8008d96:	b2d2      	uxtb	r2, r2
 8008d98:	701a      	strb	r2, [r3, #0]
 8008d9a:	69bb      	ldr	r3, [r7, #24]
 8008d9c:	09db      	lsrs	r3, r3, #7
 8008d9e:	61bb      	str	r3, [r7, #24]
 8008da0:	69bb      	ldr	r3, [r7, #24]
 8008da2:	2b7f      	cmp	r3, #127	; 0x7f
 8008da4:	d8f0      	bhi.n	8008d88 <SEGGER_SYSVIEW_Warn+0x6c>
 8008da6:	69fb      	ldr	r3, [r7, #28]
 8008da8:	1c5a      	adds	r2, r3, #1
 8008daa:	61fa      	str	r2, [r7, #28]
 8008dac:	69ba      	ldr	r2, [r7, #24]
 8008dae:	b2d2      	uxtb	r2, r2
 8008db0:	701a      	strb	r2, [r3, #0]
 8008db2:	69fb      	ldr	r3, [r7, #28]
 8008db4:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8008db6:	221a      	movs	r2, #26
 8008db8:	68f9      	ldr	r1, [r7, #12]
 8008dba:	6938      	ldr	r0, [r7, #16]
 8008dbc:	f7ff f822 	bl	8007e04 <_SendPacket>
  RECORD_END();
 8008dc0:	697b      	ldr	r3, [r7, #20]
 8008dc2:	f383 8811 	msr	BASEPRI, r3
}
 8008dc6:	bf00      	nop
 8008dc8:	3728      	adds	r7, #40	; 0x28
 8008dca:	46bd      	mov	sp, r7
 8008dcc:	bd80      	pop	{r7, pc}
 8008dce:	bf00      	nop
 8008dd0:	20005424 	.word	0x20005424

08008dd4 <__NVIC_EnableIRQ>:
{
 8008dd4:	b480      	push	{r7}
 8008dd6:	b083      	sub	sp, #12
 8008dd8:	af00      	add	r7, sp, #0
 8008dda:	4603      	mov	r3, r0
 8008ddc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008dde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	db0b      	blt.n	8008dfe <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008de6:	79fb      	ldrb	r3, [r7, #7]
 8008de8:	f003 021f 	and.w	r2, r3, #31
 8008dec:	4907      	ldr	r1, [pc, #28]	; (8008e0c <__NVIC_EnableIRQ+0x38>)
 8008dee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008df2:	095b      	lsrs	r3, r3, #5
 8008df4:	2001      	movs	r0, #1
 8008df6:	fa00 f202 	lsl.w	r2, r0, r2
 8008dfa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8008dfe:	bf00      	nop
 8008e00:	370c      	adds	r7, #12
 8008e02:	46bd      	mov	sp, r7
 8008e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e08:	4770      	bx	lr
 8008e0a:	bf00      	nop
 8008e0c:	e000e100 	.word	0xe000e100

08008e10 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8008e10:	b480      	push	{r7}
 8008e12:	b085      	sub	sp, #20
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8008e18:	4b08      	ldr	r3, [pc, #32]	; (8008e3c <LL_APB1_GRP1_EnableClock+0x2c>)
 8008e1a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008e1c:	4907      	ldr	r1, [pc, #28]	; (8008e3c <LL_APB1_GRP1_EnableClock+0x2c>)
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	4313      	orrs	r3, r2
 8008e22:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8008e24:	4b05      	ldr	r3, [pc, #20]	; (8008e3c <LL_APB1_GRP1_EnableClock+0x2c>)
 8008e26:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	4013      	ands	r3, r2
 8008e2c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8008e2e:	68fb      	ldr	r3, [r7, #12]
}
 8008e30:	bf00      	nop
 8008e32:	3714      	adds	r7, #20
 8008e34:	46bd      	mov	sp, r7
 8008e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e3a:	4770      	bx	lr
 8008e3c:	40023800 	.word	0x40023800

08008e40 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8008e40:	b480      	push	{r7}
 8008e42:	b083      	sub	sp, #12
 8008e44:	af00      	add	r7, sp, #0
 8008e46:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	f043 0201 	orr.w	r2, r3, #1
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	601a      	str	r2, [r3, #0]
}
 8008e54:	bf00      	nop
 8008e56:	370c      	adds	r7, #12
 8008e58:	46bd      	mov	sp, r7
 8008e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e5e:	4770      	bx	lr

08008e60 <LL_TIM_SetPrescaler>:
  * @param  TIMx Timer instance
  * @param  Prescaler between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)
{
 8008e60:	b480      	push	{r7}
 8008e62:	b083      	sub	sp, #12
 8008e64:	af00      	add	r7, sp, #0
 8008e66:	6078      	str	r0, [r7, #4]
 8008e68:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	683a      	ldr	r2, [r7, #0]
 8008e6e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8008e70:	bf00      	nop
 8008e72:	370c      	adds	r7, #12
 8008e74:	46bd      	mov	sp, r7
 8008e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e7a:	4770      	bx	lr

08008e7c <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 8008e7c:	b480      	push	{r7}
 8008e7e:	b083      	sub	sp, #12
 8008e80:	af00      	add	r7, sp, #0
 8008e82:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	f06f 0201 	mvn.w	r2, #1
 8008e8a:	611a      	str	r2, [r3, #16]
}
 8008e8c:	bf00      	nop
 8008e8e:	370c      	adds	r7, #12
 8008e90:	46bd      	mov	sp, r7
 8008e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e96:	4770      	bx	lr

08008e98 <LL_TIM_IsActiveFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_IsActiveFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(TIM_TypeDef *TIMx)
{
 8008e98:	b480      	push	{r7}
 8008e9a:	b083      	sub	sp, #12
 8008e9c:	af00      	add	r7, sp, #0
 8008e9e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	691b      	ldr	r3, [r3, #16]
 8008ea4:	f003 0301 	and.w	r3, r3, #1
 8008ea8:	2b01      	cmp	r3, #1
 8008eaa:	d101      	bne.n	8008eb0 <LL_TIM_IsActiveFlag_UPDATE+0x18>
 8008eac:	2301      	movs	r3, #1
 8008eae:	e000      	b.n	8008eb2 <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 8008eb0:	2300      	movs	r3, #0
}
 8008eb2:	4618      	mov	r0, r3
 8008eb4:	370c      	adds	r7, #12
 8008eb6:	46bd      	mov	sp, r7
 8008eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ebc:	4770      	bx	lr

08008ebe <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 8008ebe:	b480      	push	{r7}
 8008ec0:	b083      	sub	sp, #12
 8008ec2:	af00      	add	r7, sp, #0
 8008ec4:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	68db      	ldr	r3, [r3, #12]
 8008eca:	f043 0201 	orr.w	r2, r3, #1
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	60da      	str	r2, [r3, #12]
}
 8008ed2:	bf00      	nop
 8008ed4:	370c      	adds	r7, #12
 8008ed6:	46bd      	mov	sp, r7
 8008ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008edc:	4770      	bx	lr
	...

08008ee0 <_cbSendSystemDesc>:
 *       _cbSendSystemDesc()
 *
 *  Function description
 *    Sends SystemView description strings.
 */
static void _cbSendSystemDesc(void) {
 8008ee0:	b580      	push	{r7, lr}
 8008ee2:	af00      	add	r7, sp, #0
	SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 8008ee4:	4802      	ldr	r0, [pc, #8]	; (8008ef0 <_cbSendSystemDesc+0x10>)
 8008ee6:	f7ff fcf5 	bl	80088d4 <SEGGER_SYSVIEW_SendSysDesc>
//	SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
//	SEGGER_SYSVIEW_SendSysDesc("I#23=EXTI[0]");
}
 8008eea:	bf00      	nop
 8008eec:	bd80      	pop	{r7, pc}
 8008eee:	bf00      	nop
 8008ef0:	080094b4 	.word	0x080094b4

08008ef4 <TIM7_IRQHandler>:

/// [SYSVIEW_TIMESTAMP]
void TIM7_IRQHandler(void)
{
 8008ef4:	b580      	push	{r7, lr}
 8008ef6:	af00      	add	r7, sp, #0
	// Interrupt flag set?
	if(LL_TIM_IsActiveFlag_UPDATE(TIM7))
 8008ef8:	4807      	ldr	r0, [pc, #28]	; (8008f18 <TIM7_IRQHandler+0x24>)
 8008efa:	f7ff ffcd 	bl	8008e98 <LL_TIM_IsActiveFlag_UPDATE>
 8008efe:	4603      	mov	r3, r0
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d007      	beq.n	8008f14 <TIM7_IRQHandler+0x20>
	{
		// Clear flag
		LL_TIM_ClearFlag_UPDATE(TIM7);
 8008f04:	4804      	ldr	r0, [pc, #16]	; (8008f18 <TIM7_IRQHandler+0x24>)
 8008f06:	f7ff ffb9 	bl	8008e7c <LL_TIM_ClearFlag_UPDATE>
		// Increment counter
		SEGGER_SYSVIEW_TickCnt++;
 8008f0a:	4b04      	ldr	r3, [pc, #16]	; (8008f1c <TIM7_IRQHandler+0x28>)
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	3301      	adds	r3, #1
 8008f10:	4a02      	ldr	r2, [pc, #8]	; (8008f1c <TIM7_IRQHandler+0x28>)
 8008f12:	6013      	str	r3, [r2, #0]
	}
}
 8008f14:	bf00      	nop
 8008f16:	bd80      	pop	{r7, pc}
 8008f18:	40001400 	.word	0x40001400
 8008f1c:	20004fe8 	.word	0x20004fe8

08008f20 <SEGGER_SYSVIEW_TimeStampInit>:
static void SEGGER_SYSVIEW_TimeStampInit(void)
{
 8008f20:	b580      	push	{r7, lr}
 8008f22:	af00      	add	r7, sp, #0
//#warning "DO NOT TAKE POINTS OFF, SEGGER PROVIDED WARNING: TIM7 peripheral is used for Segger SysView timestamping"
	// Enable TIM7 peripheral clock
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM7);
 8008f24:	2020      	movs	r0, #32
 8008f26:	f7ff ff73 	bl	8008e10 <LL_APB1_GRP1_EnableClock>
	// Set prescaler to match timestamp frequency
	LL_TIM_SetPrescaler(TIM7, __LL_TIM_CALC_PSC(SYSVIEW_CPU_FREQ, SYSVIEW_TIMESTAMP_FREQ));
 8008f2a:	4b0d      	ldr	r3, [pc, #52]	; (8008f60 <SEGGER_SYSVIEW_TimeStampInit+0x40>)
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	085a      	lsrs	r2, r3, #1
 8008f30:	4b0b      	ldr	r3, [pc, #44]	; (8008f60 <SEGGER_SYSVIEW_TimeStampInit+0x40>)
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	441a      	add	r2, r3
 8008f36:	4b0a      	ldr	r3, [pc, #40]	; (8008f60 <SEGGER_SYSVIEW_TimeStampInit+0x40>)
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f3e:	3b01      	subs	r3, #1
 8008f40:	4619      	mov	r1, r3
 8008f42:	4808      	ldr	r0, [pc, #32]	; (8008f64 <SEGGER_SYSVIEW_TimeStampInit+0x44>)
 8008f44:	f7ff ff8c 	bl	8008e60 <LL_TIM_SetPrescaler>
	// Enable timer interrupt
	NVIC_EnableIRQ(TIM7_IRQn);
 8008f48:	2037      	movs	r0, #55	; 0x37
 8008f4a:	f7ff ff43 	bl	8008dd4 <__NVIC_EnableIRQ>
	LL_TIM_EnableIT_UPDATE(TIM7);
 8008f4e:	4805      	ldr	r0, [pc, #20]	; (8008f64 <SEGGER_SYSVIEW_TimeStampInit+0x44>)
 8008f50:	f7ff ffb5 	bl	8008ebe <LL_TIM_EnableIT_UPDATE>
	// Enable counter
	LL_TIM_EnableCounter(TIM7);
 8008f54:	4803      	ldr	r0, [pc, #12]	; (8008f64 <SEGGER_SYSVIEW_TimeStampInit+0x44>)
 8008f56:	f7ff ff73 	bl	8008e40 <LL_TIM_EnableCounter>
}
 8008f5a:	bf00      	nop
 8008f5c:	bd80      	pop	{r7, pc}
 8008f5e:	bf00      	nop
 8008f60:	20000000 	.word	0x20000000
 8008f64:	40001400 	.word	0x40001400

08008f68 <SEGGER_SYSVIEW_Conf>:
 *
 *       Global functions
 *
 **********************************************************************
 */
void SEGGER_SYSVIEW_Conf(void) {
 8008f68:	b580      	push	{r7, lr}
 8008f6a:	af00      	add	r7, sp, #0
	SEGGER_SYSVIEW_TimeStampInit();
 8008f6c:	f7ff ffd8 	bl	8008f20 <SEGGER_SYSVIEW_TimeStampInit>
	SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ,
 8008f70:	4b06      	ldr	r3, [pc, #24]	; (8008f8c <SEGGER_SYSVIEW_Conf+0x24>)
 8008f72:	6818      	ldr	r0, [r3, #0]
 8008f74:	4b05      	ldr	r3, [pc, #20]	; (8008f8c <SEGGER_SYSVIEW_Conf+0x24>)
 8008f76:	6819      	ldr	r1, [r3, #0]
 8008f78:	4b05      	ldr	r3, [pc, #20]	; (8008f90 <SEGGER_SYSVIEW_Conf+0x28>)
 8008f7a:	4a06      	ldr	r2, [pc, #24]	; (8008f94 <SEGGER_SYSVIEW_Conf+0x2c>)
 8008f7c:	f7ff f828 	bl	8007fd0 <SEGGER_SYSVIEW_Init>
			&SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
	SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8008f80:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8008f84:	f7ff f868 	bl	8008058 <SEGGER_SYSVIEW_SetRAMBase>
}
 8008f88:	bf00      	nop
 8008f8a:	bd80      	pop	{r7, pc}
 8008f8c:	20000000 	.word	0x20000000
 8008f90:	08008ee1 	.word	0x08008ee1
 8008f94:	08009634 	.word	0x08009634

08008f98 <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 8008f98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008f9a:	b085      	sub	sp, #20
 8008f9c:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 8008f9e:	2300      	movs	r3, #0
 8008fa0:	607b      	str	r3, [r7, #4]
 8008fa2:	e048      	b.n	8009036 <_cbSendTaskList+0x9e>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
 8008fa4:	4929      	ldr	r1, [pc, #164]	; (800904c <_cbSendTaskList+0xb4>)
 8008fa6:	687a      	ldr	r2, [r7, #4]
 8008fa8:	4613      	mov	r3, r2
 8008faa:	009b      	lsls	r3, r3, #2
 8008fac:	4413      	add	r3, r2
 8008fae:	009b      	lsls	r3, r3, #2
 8008fb0:	440b      	add	r3, r1
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	4618      	mov	r0, r3
 8008fb6:	f7fd f957 	bl	8006268 <uxTaskGetStackHighWaterMark>
 8008fba:	4601      	mov	r1, r0
 8008fbc:	4823      	ldr	r0, [pc, #140]	; (800904c <_cbSendTaskList+0xb4>)
 8008fbe:	687a      	ldr	r2, [r7, #4]
 8008fc0:	4613      	mov	r3, r2
 8008fc2:	009b      	lsls	r3, r3, #2
 8008fc4:	4413      	add	r3, r2
 8008fc6:	009b      	lsls	r3, r3, #2
 8008fc8:	4403      	add	r3, r0
 8008fca:	3310      	adds	r3, #16
 8008fcc:	6019      	str	r1, [r3, #0]
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 8008fce:	491f      	ldr	r1, [pc, #124]	; (800904c <_cbSendTaskList+0xb4>)
 8008fd0:	687a      	ldr	r2, [r7, #4]
 8008fd2:	4613      	mov	r3, r2
 8008fd4:	009b      	lsls	r3, r3, #2
 8008fd6:	4413      	add	r3, r2
 8008fd8:	009b      	lsls	r3, r3, #2
 8008fda:	440b      	add	r3, r1
 8008fdc:	6818      	ldr	r0, [r3, #0]
 8008fde:	491b      	ldr	r1, [pc, #108]	; (800904c <_cbSendTaskList+0xb4>)
 8008fe0:	687a      	ldr	r2, [r7, #4]
 8008fe2:	4613      	mov	r3, r2
 8008fe4:	009b      	lsls	r3, r3, #2
 8008fe6:	4413      	add	r3, r2
 8008fe8:	009b      	lsls	r3, r3, #2
 8008fea:	440b      	add	r3, r1
 8008fec:	3304      	adds	r3, #4
 8008fee:	6819      	ldr	r1, [r3, #0]
 8008ff0:	4c16      	ldr	r4, [pc, #88]	; (800904c <_cbSendTaskList+0xb4>)
 8008ff2:	687a      	ldr	r2, [r7, #4]
 8008ff4:	4613      	mov	r3, r2
 8008ff6:	009b      	lsls	r3, r3, #2
 8008ff8:	4413      	add	r3, r2
 8008ffa:	009b      	lsls	r3, r3, #2
 8008ffc:	4423      	add	r3, r4
 8008ffe:	3308      	adds	r3, #8
 8009000:	681c      	ldr	r4, [r3, #0]
 8009002:	4d12      	ldr	r5, [pc, #72]	; (800904c <_cbSendTaskList+0xb4>)
 8009004:	687a      	ldr	r2, [r7, #4]
 8009006:	4613      	mov	r3, r2
 8009008:	009b      	lsls	r3, r3, #2
 800900a:	4413      	add	r3, r2
 800900c:	009b      	lsls	r3, r3, #2
 800900e:	442b      	add	r3, r5
 8009010:	330c      	adds	r3, #12
 8009012:	681d      	ldr	r5, [r3, #0]
 8009014:	4e0d      	ldr	r6, [pc, #52]	; (800904c <_cbSendTaskList+0xb4>)
 8009016:	687a      	ldr	r2, [r7, #4]
 8009018:	4613      	mov	r3, r2
 800901a:	009b      	lsls	r3, r3, #2
 800901c:	4413      	add	r3, r2
 800901e:	009b      	lsls	r3, r3, #2
 8009020:	4433      	add	r3, r6
 8009022:	3310      	adds	r3, #16
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	9300      	str	r3, [sp, #0]
 8009028:	462b      	mov	r3, r5
 800902a:	4622      	mov	r2, r4
 800902c:	f000 f8be 	bl	80091ac <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	3301      	adds	r3, #1
 8009034:	607b      	str	r3, [r7, #4]
 8009036:	4b06      	ldr	r3, [pc, #24]	; (8009050 <_cbSendTaskList+0xb8>)
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	687a      	ldr	r2, [r7, #4]
 800903c:	429a      	cmp	r2, r3
 800903e:	d3b1      	bcc.n	8008fa4 <_cbSendTaskList+0xc>
  }
}
 8009040:	bf00      	nop
 8009042:	bf00      	nop
 8009044:	370c      	adds	r7, #12
 8009046:	46bd      	mov	sp, r7
 8009048:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800904a:	bf00      	nop
 800904c:	20005508 	.word	0x20005508
 8009050:	200055a8 	.word	0x200055a8

08009054 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 8009054:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009058:	b082      	sub	sp, #8
 800905a:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 800905c:	f7fc fd3a 	bl	8005ad4 <xTaskGetTickCountFromISR>
 8009060:	4603      	mov	r3, r0
 8009062:	2200      	movs	r2, #0
 8009064:	469a      	mov	sl, r3
 8009066:	4693      	mov	fp, r2
 8009068:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 800906c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009070:	4602      	mov	r2, r0
 8009072:	460b      	mov	r3, r1
 8009074:	f04f 0a00 	mov.w	sl, #0
 8009078:	f04f 0b00 	mov.w	fp, #0
 800907c:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 8009080:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 8009084:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 8009088:	4652      	mov	r2, sl
 800908a:	465b      	mov	r3, fp
 800908c:	1a14      	subs	r4, r2, r0
 800908e:	eb63 0501 	sbc.w	r5, r3, r1
 8009092:	f04f 0200 	mov.w	r2, #0
 8009096:	f04f 0300 	mov.w	r3, #0
 800909a:	00ab      	lsls	r3, r5, #2
 800909c:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 80090a0:	00a2      	lsls	r2, r4, #2
 80090a2:	4614      	mov	r4, r2
 80090a4:	461d      	mov	r5, r3
 80090a6:	eb14 0800 	adds.w	r8, r4, r0
 80090aa:	eb45 0901 	adc.w	r9, r5, r1
 80090ae:	f04f 0200 	mov.w	r2, #0
 80090b2:	f04f 0300 	mov.w	r3, #0
 80090b6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80090ba:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80090be:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80090c2:	4690      	mov	r8, r2
 80090c4:	4699      	mov	r9, r3
 80090c6:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 80090ca:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 80090ce:	4610      	mov	r0, r2
 80090d0:	4619      	mov	r1, r3
 80090d2:	3708      	adds	r7, #8
 80090d4:	46bd      	mov	sp, r7
 80090d6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

080090dc <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 80090dc:	b580      	push	{r7, lr}
 80090de:	b086      	sub	sp, #24
 80090e0:	af02      	add	r7, sp, #8
 80090e2:	60f8      	str	r0, [r7, #12]
 80090e4:	60b9      	str	r1, [r7, #8]
 80090e6:	607a      	str	r2, [r7, #4]
 80090e8:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 80090ea:	2205      	movs	r2, #5
 80090ec:	492b      	ldr	r1, [pc, #172]	; (800919c <SYSVIEW_AddTask+0xc0>)
 80090ee:	68b8      	ldr	r0, [r7, #8]
 80090f0:	f000 f87d 	bl	80091ee <memcmp>
 80090f4:	4603      	mov	r3, r0
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d04b      	beq.n	8009192 <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 80090fa:	4b29      	ldr	r3, [pc, #164]	; (80091a0 <SYSVIEW_AddTask+0xc4>)
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	2b07      	cmp	r3, #7
 8009100:	d903      	bls.n	800910a <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 8009102:	4828      	ldr	r0, [pc, #160]	; (80091a4 <SYSVIEW_AddTask+0xc8>)
 8009104:	f7ff fe0a 	bl	8008d1c <SEGGER_SYSVIEW_Warn>
    return;
 8009108:	e044      	b.n	8009194 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 800910a:	4b25      	ldr	r3, [pc, #148]	; (80091a0 <SYSVIEW_AddTask+0xc4>)
 800910c:	681a      	ldr	r2, [r3, #0]
 800910e:	4926      	ldr	r1, [pc, #152]	; (80091a8 <SYSVIEW_AddTask+0xcc>)
 8009110:	4613      	mov	r3, r2
 8009112:	009b      	lsls	r3, r3, #2
 8009114:	4413      	add	r3, r2
 8009116:	009b      	lsls	r3, r3, #2
 8009118:	440b      	add	r3, r1
 800911a:	68fa      	ldr	r2, [r7, #12]
 800911c:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 800911e:	4b20      	ldr	r3, [pc, #128]	; (80091a0 <SYSVIEW_AddTask+0xc4>)
 8009120:	681a      	ldr	r2, [r3, #0]
 8009122:	4921      	ldr	r1, [pc, #132]	; (80091a8 <SYSVIEW_AddTask+0xcc>)
 8009124:	4613      	mov	r3, r2
 8009126:	009b      	lsls	r3, r3, #2
 8009128:	4413      	add	r3, r2
 800912a:	009b      	lsls	r3, r3, #2
 800912c:	440b      	add	r3, r1
 800912e:	3304      	adds	r3, #4
 8009130:	68ba      	ldr	r2, [r7, #8]
 8009132:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8009134:	4b1a      	ldr	r3, [pc, #104]	; (80091a0 <SYSVIEW_AddTask+0xc4>)
 8009136:	681a      	ldr	r2, [r3, #0]
 8009138:	491b      	ldr	r1, [pc, #108]	; (80091a8 <SYSVIEW_AddTask+0xcc>)
 800913a:	4613      	mov	r3, r2
 800913c:	009b      	lsls	r3, r3, #2
 800913e:	4413      	add	r3, r2
 8009140:	009b      	lsls	r3, r3, #2
 8009142:	440b      	add	r3, r1
 8009144:	3308      	adds	r3, #8
 8009146:	687a      	ldr	r2, [r7, #4]
 8009148:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 800914a:	4b15      	ldr	r3, [pc, #84]	; (80091a0 <SYSVIEW_AddTask+0xc4>)
 800914c:	681a      	ldr	r2, [r3, #0]
 800914e:	4916      	ldr	r1, [pc, #88]	; (80091a8 <SYSVIEW_AddTask+0xcc>)
 8009150:	4613      	mov	r3, r2
 8009152:	009b      	lsls	r3, r3, #2
 8009154:	4413      	add	r3, r2
 8009156:	009b      	lsls	r3, r3, #2
 8009158:	440b      	add	r3, r1
 800915a:	330c      	adds	r3, #12
 800915c:	683a      	ldr	r2, [r7, #0]
 800915e:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8009160:	4b0f      	ldr	r3, [pc, #60]	; (80091a0 <SYSVIEW_AddTask+0xc4>)
 8009162:	681a      	ldr	r2, [r3, #0]
 8009164:	4910      	ldr	r1, [pc, #64]	; (80091a8 <SYSVIEW_AddTask+0xcc>)
 8009166:	4613      	mov	r3, r2
 8009168:	009b      	lsls	r3, r3, #2
 800916a:	4413      	add	r3, r2
 800916c:	009b      	lsls	r3, r3, #2
 800916e:	440b      	add	r3, r1
 8009170:	3310      	adds	r3, #16
 8009172:	69ba      	ldr	r2, [r7, #24]
 8009174:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 8009176:	4b0a      	ldr	r3, [pc, #40]	; (80091a0 <SYSVIEW_AddTask+0xc4>)
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	3301      	adds	r3, #1
 800917c:	4a08      	ldr	r2, [pc, #32]	; (80091a0 <SYSVIEW_AddTask+0xc4>)
 800917e:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 8009180:	69bb      	ldr	r3, [r7, #24]
 8009182:	9300      	str	r3, [sp, #0]
 8009184:	683b      	ldr	r3, [r7, #0]
 8009186:	687a      	ldr	r2, [r7, #4]
 8009188:	68b9      	ldr	r1, [r7, #8]
 800918a:	68f8      	ldr	r0, [r7, #12]
 800918c:	f000 f80e 	bl	80091ac <SYSVIEW_SendTaskInfo>
 8009190:	e000      	b.n	8009194 <SYSVIEW_AddTask+0xb8>
    return;
 8009192:	bf00      	nop

}
 8009194:	3710      	adds	r7, #16
 8009196:	46bd      	mov	sp, r7
 8009198:	bd80      	pop	{r7, pc}
 800919a:	bf00      	nop
 800919c:	080094e8 	.word	0x080094e8
 80091a0:	200055a8 	.word	0x200055a8
 80091a4:	080094f0 	.word	0x080094f0
 80091a8:	20005508 	.word	0x20005508

080091ac <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 80091ac:	b580      	push	{r7, lr}
 80091ae:	b08a      	sub	sp, #40	; 0x28
 80091b0:	af00      	add	r7, sp, #0
 80091b2:	60f8      	str	r0, [r7, #12]
 80091b4:	60b9      	str	r1, [r7, #8]
 80091b6:	607a      	str	r2, [r7, #4]
 80091b8:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 80091ba:	f107 0314 	add.w	r3, r7, #20
 80091be:	2214      	movs	r2, #20
 80091c0:	2100      	movs	r1, #0
 80091c2:	4618      	mov	r0, r3
 80091c4:	f000 f823 	bl	800920e <memset>
  TaskInfo.TaskID     = TaskID;
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 80091cc:	68bb      	ldr	r3, [r7, #8]
 80091ce:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 80091d4:	683b      	ldr	r3, [r7, #0]
 80091d6:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 80091d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091da:	627b      	str	r3, [r7, #36]	; 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 80091dc:	f107 0314 	add.w	r3, r7, #20
 80091e0:	4618      	mov	r0, r3
 80091e2:	f7ff fa7f 	bl	80086e4 <SEGGER_SYSVIEW_SendTaskInfo>
}
 80091e6:	bf00      	nop
 80091e8:	3728      	adds	r7, #40	; 0x28
 80091ea:	46bd      	mov	sp, r7
 80091ec:	bd80      	pop	{r7, pc}

080091ee <memcmp>:
 80091ee:	b510      	push	{r4, lr}
 80091f0:	3901      	subs	r1, #1
 80091f2:	4402      	add	r2, r0
 80091f4:	4290      	cmp	r0, r2
 80091f6:	d101      	bne.n	80091fc <memcmp+0xe>
 80091f8:	2000      	movs	r0, #0
 80091fa:	e005      	b.n	8009208 <memcmp+0x1a>
 80091fc:	7803      	ldrb	r3, [r0, #0]
 80091fe:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8009202:	42a3      	cmp	r3, r4
 8009204:	d001      	beq.n	800920a <memcmp+0x1c>
 8009206:	1b18      	subs	r0, r3, r4
 8009208:	bd10      	pop	{r4, pc}
 800920a:	3001      	adds	r0, #1
 800920c:	e7f2      	b.n	80091f4 <memcmp+0x6>

0800920e <memset>:
 800920e:	4402      	add	r2, r0
 8009210:	4603      	mov	r3, r0
 8009212:	4293      	cmp	r3, r2
 8009214:	d100      	bne.n	8009218 <memset+0xa>
 8009216:	4770      	bx	lr
 8009218:	f803 1b01 	strb.w	r1, [r3], #1
 800921c:	e7f9      	b.n	8009212 <memset+0x4>
	...

08009220 <_reclaim_reent>:
 8009220:	4b29      	ldr	r3, [pc, #164]	; (80092c8 <_reclaim_reent+0xa8>)
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	4283      	cmp	r3, r0
 8009226:	b570      	push	{r4, r5, r6, lr}
 8009228:	4604      	mov	r4, r0
 800922a:	d04b      	beq.n	80092c4 <_reclaim_reent+0xa4>
 800922c:	69c3      	ldr	r3, [r0, #28]
 800922e:	b143      	cbz	r3, 8009242 <_reclaim_reent+0x22>
 8009230:	68db      	ldr	r3, [r3, #12]
 8009232:	2b00      	cmp	r3, #0
 8009234:	d144      	bne.n	80092c0 <_reclaim_reent+0xa0>
 8009236:	69e3      	ldr	r3, [r4, #28]
 8009238:	6819      	ldr	r1, [r3, #0]
 800923a:	b111      	cbz	r1, 8009242 <_reclaim_reent+0x22>
 800923c:	4620      	mov	r0, r4
 800923e:	f000 f879 	bl	8009334 <_free_r>
 8009242:	6961      	ldr	r1, [r4, #20]
 8009244:	b111      	cbz	r1, 800924c <_reclaim_reent+0x2c>
 8009246:	4620      	mov	r0, r4
 8009248:	f000 f874 	bl	8009334 <_free_r>
 800924c:	69e1      	ldr	r1, [r4, #28]
 800924e:	b111      	cbz	r1, 8009256 <_reclaim_reent+0x36>
 8009250:	4620      	mov	r0, r4
 8009252:	f000 f86f 	bl	8009334 <_free_r>
 8009256:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8009258:	b111      	cbz	r1, 8009260 <_reclaim_reent+0x40>
 800925a:	4620      	mov	r0, r4
 800925c:	f000 f86a 	bl	8009334 <_free_r>
 8009260:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009262:	b111      	cbz	r1, 800926a <_reclaim_reent+0x4a>
 8009264:	4620      	mov	r0, r4
 8009266:	f000 f865 	bl	8009334 <_free_r>
 800926a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800926c:	b111      	cbz	r1, 8009274 <_reclaim_reent+0x54>
 800926e:	4620      	mov	r0, r4
 8009270:	f000 f860 	bl	8009334 <_free_r>
 8009274:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8009276:	b111      	cbz	r1, 800927e <_reclaim_reent+0x5e>
 8009278:	4620      	mov	r0, r4
 800927a:	f000 f85b 	bl	8009334 <_free_r>
 800927e:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8009280:	b111      	cbz	r1, 8009288 <_reclaim_reent+0x68>
 8009282:	4620      	mov	r0, r4
 8009284:	f000 f856 	bl	8009334 <_free_r>
 8009288:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800928a:	b111      	cbz	r1, 8009292 <_reclaim_reent+0x72>
 800928c:	4620      	mov	r0, r4
 800928e:	f000 f851 	bl	8009334 <_free_r>
 8009292:	6a23      	ldr	r3, [r4, #32]
 8009294:	b1b3      	cbz	r3, 80092c4 <_reclaim_reent+0xa4>
 8009296:	4620      	mov	r0, r4
 8009298:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800929c:	4718      	bx	r3
 800929e:	5949      	ldr	r1, [r1, r5]
 80092a0:	b941      	cbnz	r1, 80092b4 <_reclaim_reent+0x94>
 80092a2:	3504      	adds	r5, #4
 80092a4:	69e3      	ldr	r3, [r4, #28]
 80092a6:	2d80      	cmp	r5, #128	; 0x80
 80092a8:	68d9      	ldr	r1, [r3, #12]
 80092aa:	d1f8      	bne.n	800929e <_reclaim_reent+0x7e>
 80092ac:	4620      	mov	r0, r4
 80092ae:	f000 f841 	bl	8009334 <_free_r>
 80092b2:	e7c0      	b.n	8009236 <_reclaim_reent+0x16>
 80092b4:	680e      	ldr	r6, [r1, #0]
 80092b6:	4620      	mov	r0, r4
 80092b8:	f000 f83c 	bl	8009334 <_free_r>
 80092bc:	4631      	mov	r1, r6
 80092be:	e7ef      	b.n	80092a0 <_reclaim_reent+0x80>
 80092c0:	2500      	movs	r5, #0
 80092c2:	e7ef      	b.n	80092a4 <_reclaim_reent+0x84>
 80092c4:	bd70      	pop	{r4, r5, r6, pc}
 80092c6:	bf00      	nop
 80092c8:	2000005c 	.word	0x2000005c

080092cc <__libc_init_array>:
 80092cc:	b570      	push	{r4, r5, r6, lr}
 80092ce:	4d0d      	ldr	r5, [pc, #52]	; (8009304 <__libc_init_array+0x38>)
 80092d0:	4c0d      	ldr	r4, [pc, #52]	; (8009308 <__libc_init_array+0x3c>)
 80092d2:	1b64      	subs	r4, r4, r5
 80092d4:	10a4      	asrs	r4, r4, #2
 80092d6:	2600      	movs	r6, #0
 80092d8:	42a6      	cmp	r6, r4
 80092da:	d109      	bne.n	80092f0 <__libc_init_array+0x24>
 80092dc:	4d0b      	ldr	r5, [pc, #44]	; (800930c <__libc_init_array+0x40>)
 80092de:	4c0c      	ldr	r4, [pc, #48]	; (8009310 <__libc_init_array+0x44>)
 80092e0:	f000 f880 	bl	80093e4 <_init>
 80092e4:	1b64      	subs	r4, r4, r5
 80092e6:	10a4      	asrs	r4, r4, #2
 80092e8:	2600      	movs	r6, #0
 80092ea:	42a6      	cmp	r6, r4
 80092ec:	d105      	bne.n	80092fa <__libc_init_array+0x2e>
 80092ee:	bd70      	pop	{r4, r5, r6, pc}
 80092f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80092f4:	4798      	blx	r3
 80092f6:	3601      	adds	r6, #1
 80092f8:	e7ee      	b.n	80092d8 <__libc_init_array+0xc>
 80092fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80092fe:	4798      	blx	r3
 8009300:	3601      	adds	r6, #1
 8009302:	e7f2      	b.n	80092ea <__libc_init_array+0x1e>
 8009304:	08009644 	.word	0x08009644
 8009308:	08009644 	.word	0x08009644
 800930c:	08009644 	.word	0x08009644
 8009310:	08009648 	.word	0x08009648

08009314 <__retarget_lock_acquire_recursive>:
 8009314:	4770      	bx	lr

08009316 <__retarget_lock_release_recursive>:
 8009316:	4770      	bx	lr

08009318 <memcpy>:
 8009318:	440a      	add	r2, r1
 800931a:	4291      	cmp	r1, r2
 800931c:	f100 33ff 	add.w	r3, r0, #4294967295
 8009320:	d100      	bne.n	8009324 <memcpy+0xc>
 8009322:	4770      	bx	lr
 8009324:	b510      	push	{r4, lr}
 8009326:	f811 4b01 	ldrb.w	r4, [r1], #1
 800932a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800932e:	4291      	cmp	r1, r2
 8009330:	d1f9      	bne.n	8009326 <memcpy+0xe>
 8009332:	bd10      	pop	{r4, pc}

08009334 <_free_r>:
 8009334:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009336:	2900      	cmp	r1, #0
 8009338:	d044      	beq.n	80093c4 <_free_r+0x90>
 800933a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800933e:	9001      	str	r0, [sp, #4]
 8009340:	2b00      	cmp	r3, #0
 8009342:	f1a1 0404 	sub.w	r4, r1, #4
 8009346:	bfb8      	it	lt
 8009348:	18e4      	addlt	r4, r4, r3
 800934a:	f000 f83f 	bl	80093cc <__malloc_lock>
 800934e:	4a1e      	ldr	r2, [pc, #120]	; (80093c8 <_free_r+0x94>)
 8009350:	9801      	ldr	r0, [sp, #4]
 8009352:	6813      	ldr	r3, [r2, #0]
 8009354:	b933      	cbnz	r3, 8009364 <_free_r+0x30>
 8009356:	6063      	str	r3, [r4, #4]
 8009358:	6014      	str	r4, [r2, #0]
 800935a:	b003      	add	sp, #12
 800935c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009360:	f000 b83a 	b.w	80093d8 <__malloc_unlock>
 8009364:	42a3      	cmp	r3, r4
 8009366:	d908      	bls.n	800937a <_free_r+0x46>
 8009368:	6825      	ldr	r5, [r4, #0]
 800936a:	1961      	adds	r1, r4, r5
 800936c:	428b      	cmp	r3, r1
 800936e:	bf01      	itttt	eq
 8009370:	6819      	ldreq	r1, [r3, #0]
 8009372:	685b      	ldreq	r3, [r3, #4]
 8009374:	1949      	addeq	r1, r1, r5
 8009376:	6021      	streq	r1, [r4, #0]
 8009378:	e7ed      	b.n	8009356 <_free_r+0x22>
 800937a:	461a      	mov	r2, r3
 800937c:	685b      	ldr	r3, [r3, #4]
 800937e:	b10b      	cbz	r3, 8009384 <_free_r+0x50>
 8009380:	42a3      	cmp	r3, r4
 8009382:	d9fa      	bls.n	800937a <_free_r+0x46>
 8009384:	6811      	ldr	r1, [r2, #0]
 8009386:	1855      	adds	r5, r2, r1
 8009388:	42a5      	cmp	r5, r4
 800938a:	d10b      	bne.n	80093a4 <_free_r+0x70>
 800938c:	6824      	ldr	r4, [r4, #0]
 800938e:	4421      	add	r1, r4
 8009390:	1854      	adds	r4, r2, r1
 8009392:	42a3      	cmp	r3, r4
 8009394:	6011      	str	r1, [r2, #0]
 8009396:	d1e0      	bne.n	800935a <_free_r+0x26>
 8009398:	681c      	ldr	r4, [r3, #0]
 800939a:	685b      	ldr	r3, [r3, #4]
 800939c:	6053      	str	r3, [r2, #4]
 800939e:	440c      	add	r4, r1
 80093a0:	6014      	str	r4, [r2, #0]
 80093a2:	e7da      	b.n	800935a <_free_r+0x26>
 80093a4:	d902      	bls.n	80093ac <_free_r+0x78>
 80093a6:	230c      	movs	r3, #12
 80093a8:	6003      	str	r3, [r0, #0]
 80093aa:	e7d6      	b.n	800935a <_free_r+0x26>
 80093ac:	6825      	ldr	r5, [r4, #0]
 80093ae:	1961      	adds	r1, r4, r5
 80093b0:	428b      	cmp	r3, r1
 80093b2:	bf04      	itt	eq
 80093b4:	6819      	ldreq	r1, [r3, #0]
 80093b6:	685b      	ldreq	r3, [r3, #4]
 80093b8:	6063      	str	r3, [r4, #4]
 80093ba:	bf04      	itt	eq
 80093bc:	1949      	addeq	r1, r1, r5
 80093be:	6021      	streq	r1, [r4, #0]
 80093c0:	6054      	str	r4, [r2, #4]
 80093c2:	e7ca      	b.n	800935a <_free_r+0x26>
 80093c4:	b003      	add	sp, #12
 80093c6:	bd30      	pop	{r4, r5, pc}
 80093c8:	200056e8 	.word	0x200056e8

080093cc <__malloc_lock>:
 80093cc:	4801      	ldr	r0, [pc, #4]	; (80093d4 <__malloc_lock+0x8>)
 80093ce:	f7ff bfa1 	b.w	8009314 <__retarget_lock_acquire_recursive>
 80093d2:	bf00      	nop
 80093d4:	200056e4 	.word	0x200056e4

080093d8 <__malloc_unlock>:
 80093d8:	4801      	ldr	r0, [pc, #4]	; (80093e0 <__malloc_unlock+0x8>)
 80093da:	f7ff bf9c 	b.w	8009316 <__retarget_lock_release_recursive>
 80093de:	bf00      	nop
 80093e0:	200056e4 	.word	0x200056e4

080093e4 <_init>:
 80093e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093e6:	bf00      	nop
 80093e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80093ea:	bc08      	pop	{r3}
 80093ec:	469e      	mov	lr, r3
 80093ee:	4770      	bx	lr

080093f0 <_fini>:
 80093f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093f2:	bf00      	nop
 80093f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80093f6:	bc08      	pop	{r3}
 80093f8:	469e      	mov	lr, r3
 80093fa:	4770      	bx	lr
