Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Dec 13 19:51:04 2016
| Host         : Georges-T460p running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file noip_top_timing_summary_routed.rpt -rpx noip_top_timing_summary_routed.rpx
| Design       : noip_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: disp/current_state_reg[0]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: disp/current_state_reg[1]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: disp/current_state_reg[2]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1115 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.788     -466.315                    257                 6449        0.077        0.000                      0                 6449        3.000        0.000                       0                  1124  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clock                     {0.000 5.000}        10.000          100.000         
  clk_100MHz_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
  clk_24MHz_clk_wiz_0_1   {0.000 20.833}       41.667          24.000          
  clk_25MHz_clk_wiz_0_1   {0.000 20.000}       40.000          25.000          
  clk_5MHz_clk_wiz_0_1    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1    {0.000 5.000}        10.000          100.000         
sysclk                    {0.000 5.000}        10.000          100.000         
  clk_100MHz_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clk_24MHz_clk_wiz_0     {0.000 20.833}       41.667          24.000          
  clk_25MHz_clk_wiz_0     {0.000 20.000}       40.000          25.000          
  clk_5MHz_clk_wiz_0      {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0      {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_100MHz_clk_wiz_0_1       -9.787     -466.043                    257                 4506        0.212        0.000                      0                 4506        3.750        0.000                       0                   906  
  clk_24MHz_clk_wiz_0_1        39.195        0.000                      0                   10        0.250        0.000                      0                   10       20.333        0.000                       0                     7  
  clk_25MHz_clk_wiz_0_1        19.793        0.000                      0                 1134        0.184        0.000                      0                 1134       19.500        0.000                       0                   116  
  clk_5MHz_clk_wiz_0_1        177.258        0.000                      0                  799        0.228        0.000                      0                  799       13.360        0.000                       0                    91  
  clkfbout_clk_wiz_0_1                                                                                                                                                      7.845        0.000                       0                     3  
sysclk                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_100MHz_clk_wiz_0         -9.788     -466.315                    257                 4506        0.212        0.000                      0                 4506        3.750        0.000                       0                   906  
  clk_24MHz_clk_wiz_0          39.192        0.000                      0                   10        0.250        0.000                      0                   10       20.333        0.000                       0                     7  
  clk_25MHz_clk_wiz_0          19.790        0.000                      0                 1134        0.184        0.000                      0                 1134       19.500        0.000                       0                   116  
  clk_5MHz_clk_wiz_0          177.254        0.000                      0                  799        0.228        0.000                      0                  799       13.360        0.000                       0                    91  
  clkfbout_clk_wiz_0                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_5MHz_clk_wiz_0_1    clk_100MHz_clk_wiz_0_1        3.972        0.000                      0                   33        0.318        0.000                      0                   33  
clk_100MHz_clk_wiz_0    clk_100MHz_clk_wiz_0_1       -9.788     -466.315                    257                 4506        0.128        0.000                      0                 4506  
clk_5MHz_clk_wiz_0      clk_100MHz_clk_wiz_0_1        3.968        0.000                      0                   33        0.314        0.000                      0                   33  
clk_24MHz_clk_wiz_0     clk_24MHz_clk_wiz_0_1        39.192        0.000                      0                   10        0.143        0.000                      0                   10  
clk_25MHz_clk_wiz_0     clk_25MHz_clk_wiz_0_1        19.790        0.000                      0                 1134        0.077        0.000                      0                 1134  
clk_100MHz_clk_wiz_0_1  clk_5MHz_clk_wiz_0_1          4.750        0.000                      0                    3        0.360        0.000                      0                    3  
clk_100MHz_clk_wiz_0    clk_5MHz_clk_wiz_0_1          4.750        0.000                      0                    3        0.360        0.000                      0                    3  
clk_5MHz_clk_wiz_0      clk_5MHz_clk_wiz_0_1        177.254        0.000                      0                  799        0.085        0.000                      0                  799  
clk_100MHz_clk_wiz_0_1  clk_100MHz_clk_wiz_0         -9.788     -466.315                    257                 4506        0.128        0.000                      0                 4506  
clk_5MHz_clk_wiz_0_1    clk_100MHz_clk_wiz_0          3.972        0.000                      0                   33        0.318        0.000                      0                   33  
clk_5MHz_clk_wiz_0      clk_100MHz_clk_wiz_0          3.968        0.000                      0                   33        0.314        0.000                      0                   33  
clk_24MHz_clk_wiz_0_1   clk_24MHz_clk_wiz_0          39.192        0.000                      0                   10        0.143        0.000                      0                   10  
clk_25MHz_clk_wiz_0_1   clk_25MHz_clk_wiz_0          19.790        0.000                      0                 1134        0.077        0.000                      0                 1134  
clk_100MHz_clk_wiz_0_1  clk_5MHz_clk_wiz_0            4.746        0.000                      0                    3        0.356        0.000                      0                    3  
clk_5MHz_clk_wiz_0_1    clk_5MHz_clk_wiz_0          177.254        0.000                      0                  799        0.085        0.000                      0                  799  
clk_100MHz_clk_wiz_0    clk_5MHz_clk_wiz_0            4.746        0.000                      0                    3        0.356        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_wiz_0_1
  To Clock:  clk_100MHz_clk_wiz_0_1

Setup :          257  Failing Endpoints,  Worst Slack       -9.787ns,  Total Violation     -466.043ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.787ns  (required time - arrival time)
  Source:                 disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_63_0_0__7/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.898ns  (logic 10.178ns (53.856%)  route 8.720ns (46.144%))
  Logic Levels:           31  (CARRY4=24 LUT2=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.653    -0.959    disp/clk_100MHz
    SLICE_X53Y46         FDRE                                         r  disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  disp/index_reg[5]/Q
                         net (fo=23, routed)          0.869     0.367    disp/index_reg_n_0_[5]
    SLICE_X50Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.491 r  disp/line_reg_0_63_0_0__6_i_12/O
                         net (fo=1, routed)           0.581     1.072    disp/line_reg_0_63_0_0__6_i_12_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.705 r  disp/line_reg_0_63_0_0__6_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.705    disp/line_reg_0_63_0_0__6_i_3_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  disp/line_reg_0_63_0_0__6_i_2/CO[3]
                         net (fo=13, routed)          1.190     3.009    disp/line_reg_0_63_0_0__6_i_2_n_0
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.133 r  disp/line_reg_0_63_0_0__5_i_4/O
                         net (fo=1, routed)           0.000     3.133    disp/line_reg_0_63_0_0__5_i_4_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.590 r  disp/line_reg_0_63_0_0__5_i_2/CO[1]
                         net (fo=15, routed)          0.583     4.173    disp/rgb[0][0]
    SLICE_X52Y49         LUT2 (Prop_lut2_I1_O)        0.329     4.502 r  disp/line_reg_0_63_0_0__3_i_22/O
                         net (fo=1, routed)           0.000     4.502    disp/line_reg_0_63_0_0__3_i_22_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.052 r  disp/line_reg_0_63_0_0__3_i_15/CO[3]
                         net (fo=1, routed)           0.001     5.053    disp/line_reg_0_63_0_0__3_i_15_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  disp/line_reg_0_63_0_0__4_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.167    disp/line_reg_0_63_0_0__4_i_3_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.324 r  disp/line_reg_0_63_0_0__4_i_2/CO[1]
                         net (fo=15, routed)          0.570     5.893    disp/rgb[5]_2[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I1_O)        0.329     6.222 r  disp/line_reg_0_63_0_0__2_i_13/O
                         net (fo=1, routed)           0.000     6.222    disp/line_reg_0_63_0_0__2_i_13_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.772 r  disp/line_reg_0_63_0_0__2_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.773    disp/line_reg_0_63_0_0__2_i_6_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.887 r  disp/line_reg_0_63_0_0__3_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.887    disp/line_reg_0_63_0_0__3_i_12_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.044 r  disp/line_reg_0_63_0_0__3_i_3/CO[1]
                         net (fo=15, routed)          0.928     7.973    disp/rgb[5]_4[0]
    SLICE_X54Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.773 r  disp/line_reg_0_63_0_0__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.773    disp/line_reg_0_63_0_0__1_i_6_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.890 r  disp/line_reg_0_63_0_0__2_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.890    disp/line_reg_0_63_0_0__2_i_3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.047 r  disp/line_reg_0_63_0_0__2_i_2/CO[1]
                         net (fo=16, routed)          0.684     9.731    disp/rgb[1]_1[0]
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.332    10.063 r  disp/line_reg_0_63_0_0__0_i_18/O
                         net (fo=1, routed)           0.000    10.063    disp/line_reg_0_63_0_0__0_i_18_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.613 r  disp/line_reg_0_63_0_0__0_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.614    disp/line_reg_0_63_0_0__0_i_7_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.728 r  disp/line_reg_0_63_0_0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.728    disp/line_reg_0_63_0_0__1_i_3_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.885 r  disp/line_reg_0_63_0_0__1_i_2/CO[1]
                         net (fo=15, routed)          0.714    11.599    disp/rgb[5]_8[0]
    SLICE_X57Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.384 r  disp/line_reg_0_63_0_0__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    12.385    disp/line_reg_0_63_0_0__0_i_6_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.499 r  disp/line_reg_0_63_0_0__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.499    disp/line_reg_0_63_0_0__0_i_3_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.656 r  disp/line_reg_0_63_0_0__0_i_2/CO[1]
                         net (fo=16, routed)          0.744    13.400    disp/rgb[5]_11[0]
    SLICE_X56Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    14.185 r  disp/line_reg_0_63_0_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.185    disp/line_reg_0_63_0_0_i_25_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.299 r  disp/line_reg_0_63_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.299    disp/line_reg_0_63_0_0_i_22_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.570 r  disp/line_reg_0_63_0_0_i_10/CO[0]
                         net (fo=2, routed)           0.579    15.149    disp/line_reg_0_63_0_0_i_10_n_3
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.373    15.522 r  disp/line_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.000    15.522    disp/line_reg_0_63_0_0_i_21_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.035 r  disp/line_reg_0_63_0_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.035    disp/line_reg_0_63_0_0_i_9_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.152 r  disp/line_reg_0_63_0_0__3_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.152    disp/line_reg_0_63_0_0__3_i_2_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.371 r  disp/line_reg_0_63_0_0__7_i_2/O[0]
                         net (fo=1, routed)           0.523    16.894    disp/line_reg_0_63_0_0__7_i_2_n_7
    SLICE_X51Y55         LUT5 (Prop_lut5_I0_O)        0.295    17.189 r  disp/line_reg_0_63_0_0__7_i_1/O
                         net (fo=4, routed)           0.750    17.940    disp/line_reg_0_63_0_0__7/D
    SLICE_X50Y55         RAMD64E                                      r  disp/line_reg_0_63_0_0__7/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.469     8.395    disp/line_reg_0_63_0_0__7/WCLK
    SLICE_X50Y55         RAMD64E                                      r  disp/line_reg_0_63_0_0__7/DP/CLK
                         clock pessimism              0.462     8.857    
                         clock uncertainty           -0.082     8.775    
    SLICE_X50Y55         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622     8.153    disp/line_reg_0_63_0_0__7/DP
  -------------------------------------------------------------------
                         required time                          8.153    
                         arrival time                         -17.940    
  -------------------------------------------------------------------
                         slack                                 -9.787    

Slack (VIOLATED) :        -9.602ns  (required time - arrival time)
  Source:                 disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_63_0_0__8/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.897ns  (logic 10.293ns (54.470%)  route 8.604ns (45.530%))
  Logic Levels:           31  (CARRY4=24 LUT2=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.653    -0.959    disp/clk_100MHz
    SLICE_X53Y46         FDRE                                         r  disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  disp/index_reg[5]/Q
                         net (fo=23, routed)          0.869     0.367    disp/index_reg_n_0_[5]
    SLICE_X50Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.491 r  disp/line_reg_0_63_0_0__6_i_12/O
                         net (fo=1, routed)           0.581     1.072    disp/line_reg_0_63_0_0__6_i_12_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.705 r  disp/line_reg_0_63_0_0__6_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.705    disp/line_reg_0_63_0_0__6_i_3_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  disp/line_reg_0_63_0_0__6_i_2/CO[3]
                         net (fo=13, routed)          1.190     3.009    disp/line_reg_0_63_0_0__6_i_2_n_0
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.133 r  disp/line_reg_0_63_0_0__5_i_4/O
                         net (fo=1, routed)           0.000     3.133    disp/line_reg_0_63_0_0__5_i_4_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.590 r  disp/line_reg_0_63_0_0__5_i_2/CO[1]
                         net (fo=15, routed)          0.583     4.173    disp/rgb[0][0]
    SLICE_X52Y49         LUT2 (Prop_lut2_I1_O)        0.329     4.502 r  disp/line_reg_0_63_0_0__3_i_22/O
                         net (fo=1, routed)           0.000     4.502    disp/line_reg_0_63_0_0__3_i_22_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.052 r  disp/line_reg_0_63_0_0__3_i_15/CO[3]
                         net (fo=1, routed)           0.001     5.053    disp/line_reg_0_63_0_0__3_i_15_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  disp/line_reg_0_63_0_0__4_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.167    disp/line_reg_0_63_0_0__4_i_3_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.324 r  disp/line_reg_0_63_0_0__4_i_2/CO[1]
                         net (fo=15, routed)          0.570     5.893    disp/rgb[5]_2[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I1_O)        0.329     6.222 r  disp/line_reg_0_63_0_0__2_i_13/O
                         net (fo=1, routed)           0.000     6.222    disp/line_reg_0_63_0_0__2_i_13_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.772 r  disp/line_reg_0_63_0_0__2_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.773    disp/line_reg_0_63_0_0__2_i_6_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.887 r  disp/line_reg_0_63_0_0__3_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.887    disp/line_reg_0_63_0_0__3_i_12_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.044 r  disp/line_reg_0_63_0_0__3_i_3/CO[1]
                         net (fo=15, routed)          0.928     7.973    disp/rgb[5]_4[0]
    SLICE_X54Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.773 r  disp/line_reg_0_63_0_0__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.773    disp/line_reg_0_63_0_0__1_i_6_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.890 r  disp/line_reg_0_63_0_0__2_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.890    disp/line_reg_0_63_0_0__2_i_3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.047 r  disp/line_reg_0_63_0_0__2_i_2/CO[1]
                         net (fo=16, routed)          0.684     9.731    disp/rgb[1]_1[0]
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.332    10.063 r  disp/line_reg_0_63_0_0__0_i_18/O
                         net (fo=1, routed)           0.000    10.063    disp/line_reg_0_63_0_0__0_i_18_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.613 r  disp/line_reg_0_63_0_0__0_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.614    disp/line_reg_0_63_0_0__0_i_7_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.728 r  disp/line_reg_0_63_0_0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.728    disp/line_reg_0_63_0_0__1_i_3_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.885 r  disp/line_reg_0_63_0_0__1_i_2/CO[1]
                         net (fo=15, routed)          0.714    11.599    disp/rgb[5]_8[0]
    SLICE_X57Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.384 r  disp/line_reg_0_63_0_0__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    12.385    disp/line_reg_0_63_0_0__0_i_6_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.499 r  disp/line_reg_0_63_0_0__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.499    disp/line_reg_0_63_0_0__0_i_3_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.656 r  disp/line_reg_0_63_0_0__0_i_2/CO[1]
                         net (fo=16, routed)          0.744    13.400    disp/rgb[5]_11[0]
    SLICE_X56Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    14.185 r  disp/line_reg_0_63_0_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.185    disp/line_reg_0_63_0_0_i_25_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.299 r  disp/line_reg_0_63_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.299    disp/line_reg_0_63_0_0_i_22_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.570 r  disp/line_reg_0_63_0_0_i_10/CO[0]
                         net (fo=2, routed)           0.579    15.149    disp/line_reg_0_63_0_0_i_10_n_3
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.373    15.522 r  disp/line_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.000    15.522    disp/line_reg_0_63_0_0_i_21_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.035 r  disp/line_reg_0_63_0_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.035    disp/line_reg_0_63_0_0_i_9_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.152 r  disp/line_reg_0_63_0_0__3_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.152    disp/line_reg_0_63_0_0__3_i_2_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.475 r  disp/line_reg_0_63_0_0__7_i_2/O[1]
                         net (fo=1, routed)           0.522    16.997    disp/line_reg_0_63_0_0__7_i_2_n_6
    SLICE_X51Y55         LUT5 (Prop_lut5_I0_O)        0.306    17.303 r  disp/line_reg_0_63_0_0__8_i_1/O
                         net (fo=4, routed)           0.635    17.938    disp/line_reg_0_63_0_0__8/D
    SLICE_X50Y54         RAMD64E                                      r  disp/line_reg_0_63_0_0__8/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.469     8.395    disp/line_reg_0_63_0_0__8/WCLK
    SLICE_X50Y54         RAMD64E                                      r  disp/line_reg_0_63_0_0__8/DP/CLK
                         clock pessimism              0.462     8.857    
                         clock uncertainty           -0.082     8.775    
    SLICE_X50Y54         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438     8.337    disp/line_reg_0_63_0_0__8/DP
  -------------------------------------------------------------------
                         required time                          8.337    
                         arrival time                         -17.938    
  -------------------------------------------------------------------
                         slack                                 -9.602    

Slack (VIOLATED) :        -9.547ns  (required time - arrival time)
  Source:                 disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_31_0_0__8/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.873ns  (logic 10.293ns (54.539%)  route 8.580ns (45.461%))
  Logic Levels:           31  (CARRY4=24 LUT2=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.653    -0.959    disp/clk_100MHz
    SLICE_X53Y46         FDRE                                         r  disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  disp/index_reg[5]/Q
                         net (fo=23, routed)          0.869     0.367    disp/index_reg_n_0_[5]
    SLICE_X50Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.491 r  disp/line_reg_0_63_0_0__6_i_12/O
                         net (fo=1, routed)           0.581     1.072    disp/line_reg_0_63_0_0__6_i_12_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.705 r  disp/line_reg_0_63_0_0__6_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.705    disp/line_reg_0_63_0_0__6_i_3_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  disp/line_reg_0_63_0_0__6_i_2/CO[3]
                         net (fo=13, routed)          1.190     3.009    disp/line_reg_0_63_0_0__6_i_2_n_0
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.133 r  disp/line_reg_0_63_0_0__5_i_4/O
                         net (fo=1, routed)           0.000     3.133    disp/line_reg_0_63_0_0__5_i_4_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.590 r  disp/line_reg_0_63_0_0__5_i_2/CO[1]
                         net (fo=15, routed)          0.583     4.173    disp/rgb[0][0]
    SLICE_X52Y49         LUT2 (Prop_lut2_I1_O)        0.329     4.502 r  disp/line_reg_0_63_0_0__3_i_22/O
                         net (fo=1, routed)           0.000     4.502    disp/line_reg_0_63_0_0__3_i_22_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.052 r  disp/line_reg_0_63_0_0__3_i_15/CO[3]
                         net (fo=1, routed)           0.001     5.053    disp/line_reg_0_63_0_0__3_i_15_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  disp/line_reg_0_63_0_0__4_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.167    disp/line_reg_0_63_0_0__4_i_3_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.324 r  disp/line_reg_0_63_0_0__4_i_2/CO[1]
                         net (fo=15, routed)          0.570     5.893    disp/rgb[5]_2[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I1_O)        0.329     6.222 r  disp/line_reg_0_63_0_0__2_i_13/O
                         net (fo=1, routed)           0.000     6.222    disp/line_reg_0_63_0_0__2_i_13_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.772 r  disp/line_reg_0_63_0_0__2_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.773    disp/line_reg_0_63_0_0__2_i_6_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.887 r  disp/line_reg_0_63_0_0__3_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.887    disp/line_reg_0_63_0_0__3_i_12_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.044 r  disp/line_reg_0_63_0_0__3_i_3/CO[1]
                         net (fo=15, routed)          0.928     7.973    disp/rgb[5]_4[0]
    SLICE_X54Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.773 r  disp/line_reg_0_63_0_0__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.773    disp/line_reg_0_63_0_0__1_i_6_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.890 r  disp/line_reg_0_63_0_0__2_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.890    disp/line_reg_0_63_0_0__2_i_3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.047 r  disp/line_reg_0_63_0_0__2_i_2/CO[1]
                         net (fo=16, routed)          0.684     9.731    disp/rgb[1]_1[0]
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.332    10.063 r  disp/line_reg_0_63_0_0__0_i_18/O
                         net (fo=1, routed)           0.000    10.063    disp/line_reg_0_63_0_0__0_i_18_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.613 r  disp/line_reg_0_63_0_0__0_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.614    disp/line_reg_0_63_0_0__0_i_7_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.728 r  disp/line_reg_0_63_0_0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.728    disp/line_reg_0_63_0_0__1_i_3_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.885 r  disp/line_reg_0_63_0_0__1_i_2/CO[1]
                         net (fo=15, routed)          0.714    11.599    disp/rgb[5]_8[0]
    SLICE_X57Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.384 r  disp/line_reg_0_63_0_0__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    12.385    disp/line_reg_0_63_0_0__0_i_6_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.499 r  disp/line_reg_0_63_0_0__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.499    disp/line_reg_0_63_0_0__0_i_3_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.656 r  disp/line_reg_0_63_0_0__0_i_2/CO[1]
                         net (fo=16, routed)          0.744    13.400    disp/rgb[5]_11[0]
    SLICE_X56Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    14.185 r  disp/line_reg_0_63_0_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.185    disp/line_reg_0_63_0_0_i_25_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.299 r  disp/line_reg_0_63_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.299    disp/line_reg_0_63_0_0_i_22_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.570 r  disp/line_reg_0_63_0_0_i_10/CO[0]
                         net (fo=2, routed)           0.579    15.149    disp/line_reg_0_63_0_0_i_10_n_3
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.373    15.522 r  disp/line_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.000    15.522    disp/line_reg_0_63_0_0_i_21_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.035 r  disp/line_reg_0_63_0_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.035    disp/line_reg_0_63_0_0_i_9_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.152 r  disp/line_reg_0_63_0_0__3_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.152    disp/line_reg_0_63_0_0__3_i_2_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.475 r  disp/line_reg_0_63_0_0__7_i_2/O[1]
                         net (fo=1, routed)           0.522    16.997    disp/line_reg_0_63_0_0__7_i_2_n_6
    SLICE_X51Y55         LUT5 (Prop_lut5_I0_O)        0.306    17.303 r  disp/line_reg_0_63_0_0__8_i_1/O
                         net (fo=4, routed)           0.611    17.914    disp/line_reg_0_31_0_0__8/D
    SLICE_X50Y56         RAMD32                                       r  disp/line_reg_0_31_0_0__8/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.469     8.395    disp/line_reg_0_31_0_0__8/WCLK
    SLICE_X50Y56         RAMD32                                       r  disp/line_reg_0_31_0_0__8/DP/CLK
                         clock pessimism              0.462     8.857    
                         clock uncertainty           -0.082     8.775    
    SLICE_X50Y56         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.407     8.368    disp/line_reg_0_31_0_0__8/DP
  -------------------------------------------------------------------
                         required time                          8.368    
                         arrival time                         -17.914    
  -------------------------------------------------------------------
                         slack                                 -9.547    

Slack (VIOLATED) :        -9.500ns  (required time - arrival time)
  Source:                 disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_63_0_0__7/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.898ns  (logic 10.178ns (53.856%)  route 8.720ns (46.144%))
  Logic Levels:           31  (CARRY4=24 LUT2=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.653    -0.959    disp/clk_100MHz
    SLICE_X53Y46         FDRE                                         r  disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  disp/index_reg[5]/Q
                         net (fo=23, routed)          0.869     0.367    disp/index_reg_n_0_[5]
    SLICE_X50Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.491 r  disp/line_reg_0_63_0_0__6_i_12/O
                         net (fo=1, routed)           0.581     1.072    disp/line_reg_0_63_0_0__6_i_12_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.705 r  disp/line_reg_0_63_0_0__6_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.705    disp/line_reg_0_63_0_0__6_i_3_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  disp/line_reg_0_63_0_0__6_i_2/CO[3]
                         net (fo=13, routed)          1.190     3.009    disp/line_reg_0_63_0_0__6_i_2_n_0
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.133 r  disp/line_reg_0_63_0_0__5_i_4/O
                         net (fo=1, routed)           0.000     3.133    disp/line_reg_0_63_0_0__5_i_4_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.590 r  disp/line_reg_0_63_0_0__5_i_2/CO[1]
                         net (fo=15, routed)          0.583     4.173    disp/rgb[0][0]
    SLICE_X52Y49         LUT2 (Prop_lut2_I1_O)        0.329     4.502 r  disp/line_reg_0_63_0_0__3_i_22/O
                         net (fo=1, routed)           0.000     4.502    disp/line_reg_0_63_0_0__3_i_22_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.052 r  disp/line_reg_0_63_0_0__3_i_15/CO[3]
                         net (fo=1, routed)           0.001     5.053    disp/line_reg_0_63_0_0__3_i_15_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  disp/line_reg_0_63_0_0__4_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.167    disp/line_reg_0_63_0_0__4_i_3_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.324 r  disp/line_reg_0_63_0_0__4_i_2/CO[1]
                         net (fo=15, routed)          0.570     5.893    disp/rgb[5]_2[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I1_O)        0.329     6.222 r  disp/line_reg_0_63_0_0__2_i_13/O
                         net (fo=1, routed)           0.000     6.222    disp/line_reg_0_63_0_0__2_i_13_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.772 r  disp/line_reg_0_63_0_0__2_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.773    disp/line_reg_0_63_0_0__2_i_6_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.887 r  disp/line_reg_0_63_0_0__3_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.887    disp/line_reg_0_63_0_0__3_i_12_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.044 r  disp/line_reg_0_63_0_0__3_i_3/CO[1]
                         net (fo=15, routed)          0.928     7.973    disp/rgb[5]_4[0]
    SLICE_X54Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.773 r  disp/line_reg_0_63_0_0__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.773    disp/line_reg_0_63_0_0__1_i_6_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.890 r  disp/line_reg_0_63_0_0__2_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.890    disp/line_reg_0_63_0_0__2_i_3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.047 r  disp/line_reg_0_63_0_0__2_i_2/CO[1]
                         net (fo=16, routed)          0.684     9.731    disp/rgb[1]_1[0]
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.332    10.063 r  disp/line_reg_0_63_0_0__0_i_18/O
                         net (fo=1, routed)           0.000    10.063    disp/line_reg_0_63_0_0__0_i_18_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.613 r  disp/line_reg_0_63_0_0__0_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.614    disp/line_reg_0_63_0_0__0_i_7_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.728 r  disp/line_reg_0_63_0_0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.728    disp/line_reg_0_63_0_0__1_i_3_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.885 r  disp/line_reg_0_63_0_0__1_i_2/CO[1]
                         net (fo=15, routed)          0.714    11.599    disp/rgb[5]_8[0]
    SLICE_X57Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.384 r  disp/line_reg_0_63_0_0__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    12.385    disp/line_reg_0_63_0_0__0_i_6_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.499 r  disp/line_reg_0_63_0_0__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.499    disp/line_reg_0_63_0_0__0_i_3_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.656 r  disp/line_reg_0_63_0_0__0_i_2/CO[1]
                         net (fo=16, routed)          0.744    13.400    disp/rgb[5]_11[0]
    SLICE_X56Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    14.185 r  disp/line_reg_0_63_0_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.185    disp/line_reg_0_63_0_0_i_25_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.299 r  disp/line_reg_0_63_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.299    disp/line_reg_0_63_0_0_i_22_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.570 r  disp/line_reg_0_63_0_0_i_10/CO[0]
                         net (fo=2, routed)           0.579    15.149    disp/line_reg_0_63_0_0_i_10_n_3
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.373    15.522 r  disp/line_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.000    15.522    disp/line_reg_0_63_0_0_i_21_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.035 r  disp/line_reg_0_63_0_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.035    disp/line_reg_0_63_0_0_i_9_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.152 r  disp/line_reg_0_63_0_0__3_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.152    disp/line_reg_0_63_0_0__3_i_2_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.371 r  disp/line_reg_0_63_0_0__7_i_2/O[0]
                         net (fo=1, routed)           0.523    16.894    disp/line_reg_0_63_0_0__7_i_2_n_7
    SLICE_X51Y55         LUT5 (Prop_lut5_I0_O)        0.295    17.189 r  disp/line_reg_0_63_0_0__7_i_1/O
                         net (fo=4, routed)           0.750    17.940    disp/line_reg_0_63_0_0__7/D
    SLICE_X50Y55         RAMD64E                                      r  disp/line_reg_0_63_0_0__7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.469     8.395    disp/line_reg_0_63_0_0__7/WCLK
    SLICE_X50Y55         RAMD64E                                      r  disp/line_reg_0_63_0_0__7/SP/CLK
                         clock pessimism              0.462     8.857    
                         clock uncertainty           -0.082     8.775    
    SLICE_X50Y55         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.440    disp/line_reg_0_63_0_0__7/SP
  -------------------------------------------------------------------
                         required time                          8.440    
                         arrival time                         -17.940    
  -------------------------------------------------------------------
                         slack                                 -9.500    

Slack (VIOLATED) :        -9.475ns  (required time - arrival time)
  Source:                 disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_63_0_0__6/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.770ns  (logic 10.169ns (54.177%)  route 8.601ns (45.823%))
  Logic Levels:           30  (CARRY4=23 LUT2=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.653    -0.959    disp/clk_100MHz
    SLICE_X53Y46         FDRE                                         r  disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  disp/index_reg[5]/Q
                         net (fo=23, routed)          0.869     0.367    disp/index_reg_n_0_[5]
    SLICE_X50Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.491 r  disp/line_reg_0_63_0_0__6_i_12/O
                         net (fo=1, routed)           0.581     1.072    disp/line_reg_0_63_0_0__6_i_12_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.705 r  disp/line_reg_0_63_0_0__6_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.705    disp/line_reg_0_63_0_0__6_i_3_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  disp/line_reg_0_63_0_0__6_i_2/CO[3]
                         net (fo=13, routed)          1.190     3.009    disp/line_reg_0_63_0_0__6_i_2_n_0
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.133 r  disp/line_reg_0_63_0_0__5_i_4/O
                         net (fo=1, routed)           0.000     3.133    disp/line_reg_0_63_0_0__5_i_4_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.590 r  disp/line_reg_0_63_0_0__5_i_2/CO[1]
                         net (fo=15, routed)          0.583     4.173    disp/rgb[0][0]
    SLICE_X52Y49         LUT2 (Prop_lut2_I1_O)        0.329     4.502 r  disp/line_reg_0_63_0_0__3_i_22/O
                         net (fo=1, routed)           0.000     4.502    disp/line_reg_0_63_0_0__3_i_22_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.052 r  disp/line_reg_0_63_0_0__3_i_15/CO[3]
                         net (fo=1, routed)           0.001     5.053    disp/line_reg_0_63_0_0__3_i_15_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  disp/line_reg_0_63_0_0__4_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.167    disp/line_reg_0_63_0_0__4_i_3_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.324 r  disp/line_reg_0_63_0_0__4_i_2/CO[1]
                         net (fo=15, routed)          0.570     5.893    disp/rgb[5]_2[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I1_O)        0.329     6.222 r  disp/line_reg_0_63_0_0__2_i_13/O
                         net (fo=1, routed)           0.000     6.222    disp/line_reg_0_63_0_0__2_i_13_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.772 r  disp/line_reg_0_63_0_0__2_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.773    disp/line_reg_0_63_0_0__2_i_6_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.887 r  disp/line_reg_0_63_0_0__3_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.887    disp/line_reg_0_63_0_0__3_i_12_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.044 r  disp/line_reg_0_63_0_0__3_i_3/CO[1]
                         net (fo=15, routed)          0.928     7.973    disp/rgb[5]_4[0]
    SLICE_X54Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.773 r  disp/line_reg_0_63_0_0__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.773    disp/line_reg_0_63_0_0__1_i_6_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.890 r  disp/line_reg_0_63_0_0__2_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.890    disp/line_reg_0_63_0_0__2_i_3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.047 r  disp/line_reg_0_63_0_0__2_i_2/CO[1]
                         net (fo=16, routed)          0.684     9.731    disp/rgb[1]_1[0]
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.332    10.063 r  disp/line_reg_0_63_0_0__0_i_18/O
                         net (fo=1, routed)           0.000    10.063    disp/line_reg_0_63_0_0__0_i_18_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.613 r  disp/line_reg_0_63_0_0__0_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.614    disp/line_reg_0_63_0_0__0_i_7_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.728 r  disp/line_reg_0_63_0_0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.728    disp/line_reg_0_63_0_0__1_i_3_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.885 r  disp/line_reg_0_63_0_0__1_i_2/CO[1]
                         net (fo=15, routed)          0.714    11.599    disp/rgb[5]_8[0]
    SLICE_X57Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.384 r  disp/line_reg_0_63_0_0__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    12.385    disp/line_reg_0_63_0_0__0_i_6_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.499 r  disp/line_reg_0_63_0_0__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.499    disp/line_reg_0_63_0_0__0_i_3_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.656 r  disp/line_reg_0_63_0_0__0_i_2/CO[1]
                         net (fo=16, routed)          0.744    13.400    disp/rgb[5]_11[0]
    SLICE_X56Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    14.185 r  disp/line_reg_0_63_0_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.185    disp/line_reg_0_63_0_0_i_25_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.299 r  disp/line_reg_0_63_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.299    disp/line_reg_0_63_0_0_i_22_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.570 r  disp/line_reg_0_63_0_0_i_10/CO[0]
                         net (fo=2, routed)           0.579    15.149    disp/line_reg_0_63_0_0_i_10_n_3
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.373    15.522 r  disp/line_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.000    15.522    disp/line_reg_0_63_0_0_i_21_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.035 r  disp/line_reg_0_63_0_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.035    disp/line_reg_0_63_0_0_i_9_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.350 r  disp/line_reg_0_63_0_0__3_i_2/O[3]
                         net (fo=1, routed)           0.523    16.873    disp/line_reg_0_63_0_0__3_i_2_n_4
    SLICE_X53Y55         LUT6 (Prop_lut6_I0_O)        0.307    17.180 r  disp/line_reg_0_63_0_0__6_i_1/O
                         net (fo=4, routed)           0.632    17.812    disp/line_reg_0_63_0_0__6/D
    SLICE_X50Y55         RAMD64E                                      r  disp/line_reg_0_63_0_0__6/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.469     8.395    disp/line_reg_0_63_0_0__6/WCLK
    SLICE_X50Y55         RAMD64E                                      r  disp/line_reg_0_63_0_0__6/DP/CLK
                         clock pessimism              0.462     8.857    
                         clock uncertainty           -0.082     8.775    
    SLICE_X50Y55         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438     8.337    disp/line_reg_0_63_0_0__6/DP
  -------------------------------------------------------------------
                         required time                          8.337    
                         arrival time                         -17.812    
  -------------------------------------------------------------------
                         slack                                 -9.475    

Slack (VIOLATED) :        -9.420ns  (required time - arrival time)
  Source:                 disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_63_0_0__9/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.531ns  (logic 10.204ns (55.064%)  route 8.327ns (44.936%))
  Logic Levels:           31  (CARRY4=24 LUT2=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.653    -0.959    disp/clk_100MHz
    SLICE_X53Y46         FDRE                                         r  disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  disp/index_reg[5]/Q
                         net (fo=23, routed)          0.869     0.367    disp/index_reg_n_0_[5]
    SLICE_X50Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.491 r  disp/line_reg_0_63_0_0__6_i_12/O
                         net (fo=1, routed)           0.581     1.072    disp/line_reg_0_63_0_0__6_i_12_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.705 r  disp/line_reg_0_63_0_0__6_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.705    disp/line_reg_0_63_0_0__6_i_3_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  disp/line_reg_0_63_0_0__6_i_2/CO[3]
                         net (fo=13, routed)          1.190     3.009    disp/line_reg_0_63_0_0__6_i_2_n_0
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.133 r  disp/line_reg_0_63_0_0__5_i_4/O
                         net (fo=1, routed)           0.000     3.133    disp/line_reg_0_63_0_0__5_i_4_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.590 r  disp/line_reg_0_63_0_0__5_i_2/CO[1]
                         net (fo=15, routed)          0.583     4.173    disp/rgb[0][0]
    SLICE_X52Y49         LUT2 (Prop_lut2_I1_O)        0.329     4.502 r  disp/line_reg_0_63_0_0__3_i_22/O
                         net (fo=1, routed)           0.000     4.502    disp/line_reg_0_63_0_0__3_i_22_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.052 r  disp/line_reg_0_63_0_0__3_i_15/CO[3]
                         net (fo=1, routed)           0.001     5.053    disp/line_reg_0_63_0_0__3_i_15_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  disp/line_reg_0_63_0_0__4_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.167    disp/line_reg_0_63_0_0__4_i_3_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.324 r  disp/line_reg_0_63_0_0__4_i_2/CO[1]
                         net (fo=15, routed)          0.570     5.893    disp/rgb[5]_2[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I1_O)        0.329     6.222 r  disp/line_reg_0_63_0_0__2_i_13/O
                         net (fo=1, routed)           0.000     6.222    disp/line_reg_0_63_0_0__2_i_13_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.772 r  disp/line_reg_0_63_0_0__2_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.773    disp/line_reg_0_63_0_0__2_i_6_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.887 r  disp/line_reg_0_63_0_0__3_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.887    disp/line_reg_0_63_0_0__3_i_12_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.044 r  disp/line_reg_0_63_0_0__3_i_3/CO[1]
                         net (fo=15, routed)          0.928     7.973    disp/rgb[5]_4[0]
    SLICE_X54Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.773 r  disp/line_reg_0_63_0_0__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.773    disp/line_reg_0_63_0_0__1_i_6_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.890 r  disp/line_reg_0_63_0_0__2_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.890    disp/line_reg_0_63_0_0__2_i_3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.047 r  disp/line_reg_0_63_0_0__2_i_2/CO[1]
                         net (fo=16, routed)          0.684     9.731    disp/rgb[1]_1[0]
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.332    10.063 r  disp/line_reg_0_63_0_0__0_i_18/O
                         net (fo=1, routed)           0.000    10.063    disp/line_reg_0_63_0_0__0_i_18_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.613 r  disp/line_reg_0_63_0_0__0_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.614    disp/line_reg_0_63_0_0__0_i_7_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.728 r  disp/line_reg_0_63_0_0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.728    disp/line_reg_0_63_0_0__1_i_3_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.885 r  disp/line_reg_0_63_0_0__1_i_2/CO[1]
                         net (fo=15, routed)          0.714    11.599    disp/rgb[5]_8[0]
    SLICE_X57Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.384 r  disp/line_reg_0_63_0_0__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    12.385    disp/line_reg_0_63_0_0__0_i_6_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.499 r  disp/line_reg_0_63_0_0__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.499    disp/line_reg_0_63_0_0__0_i_3_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.656 r  disp/line_reg_0_63_0_0__0_i_2/CO[1]
                         net (fo=16, routed)          0.744    13.400    disp/rgb[5]_11[0]
    SLICE_X56Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    14.185 r  disp/line_reg_0_63_0_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.185    disp/line_reg_0_63_0_0_i_25_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.299 r  disp/line_reg_0_63_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.299    disp/line_reg_0_63_0_0_i_22_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.570 r  disp/line_reg_0_63_0_0_i_10/CO[0]
                         net (fo=2, routed)           0.579    15.149    disp/line_reg_0_63_0_0_i_10_n_3
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.373    15.522 r  disp/line_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.000    15.522    disp/line_reg_0_63_0_0_i_21_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.035 r  disp/line_reg_0_63_0_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.035    disp/line_reg_0_63_0_0_i_9_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.152 r  disp/line_reg_0_63_0_0__3_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.152    disp/line_reg_0_63_0_0__3_i_2_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.391 r  disp/line_reg_0_63_0_0__7_i_2/O[2]
                         net (fo=1, routed)           0.299    16.690    disp/line_reg_0_63_0_0__7_i_2_n_5
    SLICE_X55Y55         LUT5 (Prop_lut5_I0_O)        0.301    16.991 r  disp/line_reg_0_63_0_0__9_i_1/O
                         net (fo=4, routed)           0.582    17.572    disp/line_reg_0_63_0_0__9/D
    SLICE_X50Y54         RAMD64E                                      r  disp/line_reg_0_63_0_0__9/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.469     8.395    disp/line_reg_0_63_0_0__9/WCLK
    SLICE_X50Y54         RAMD64E                                      r  disp/line_reg_0_63_0_0__9/DP/CLK
                         clock pessimism              0.462     8.857    
                         clock uncertainty           -0.082     8.775    
    SLICE_X50Y54         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622     8.153    disp/line_reg_0_63_0_0__9/DP
  -------------------------------------------------------------------
                         required time                          8.153    
                         arrival time                         -17.572    
  -------------------------------------------------------------------
                         slack                                 -9.420    

Slack (VIOLATED) :        -9.348ns  (required time - arrival time)
  Source:                 disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_63_0_0__8/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.897ns  (logic 10.293ns (54.470%)  route 8.604ns (45.530%))
  Logic Levels:           31  (CARRY4=24 LUT2=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.653    -0.959    disp/clk_100MHz
    SLICE_X53Y46         FDRE                                         r  disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  disp/index_reg[5]/Q
                         net (fo=23, routed)          0.869     0.367    disp/index_reg_n_0_[5]
    SLICE_X50Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.491 r  disp/line_reg_0_63_0_0__6_i_12/O
                         net (fo=1, routed)           0.581     1.072    disp/line_reg_0_63_0_0__6_i_12_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.705 r  disp/line_reg_0_63_0_0__6_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.705    disp/line_reg_0_63_0_0__6_i_3_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  disp/line_reg_0_63_0_0__6_i_2/CO[3]
                         net (fo=13, routed)          1.190     3.009    disp/line_reg_0_63_0_0__6_i_2_n_0
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.133 r  disp/line_reg_0_63_0_0__5_i_4/O
                         net (fo=1, routed)           0.000     3.133    disp/line_reg_0_63_0_0__5_i_4_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.590 r  disp/line_reg_0_63_0_0__5_i_2/CO[1]
                         net (fo=15, routed)          0.583     4.173    disp/rgb[0][0]
    SLICE_X52Y49         LUT2 (Prop_lut2_I1_O)        0.329     4.502 r  disp/line_reg_0_63_0_0__3_i_22/O
                         net (fo=1, routed)           0.000     4.502    disp/line_reg_0_63_0_0__3_i_22_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.052 r  disp/line_reg_0_63_0_0__3_i_15/CO[3]
                         net (fo=1, routed)           0.001     5.053    disp/line_reg_0_63_0_0__3_i_15_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  disp/line_reg_0_63_0_0__4_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.167    disp/line_reg_0_63_0_0__4_i_3_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.324 r  disp/line_reg_0_63_0_0__4_i_2/CO[1]
                         net (fo=15, routed)          0.570     5.893    disp/rgb[5]_2[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I1_O)        0.329     6.222 r  disp/line_reg_0_63_0_0__2_i_13/O
                         net (fo=1, routed)           0.000     6.222    disp/line_reg_0_63_0_0__2_i_13_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.772 r  disp/line_reg_0_63_0_0__2_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.773    disp/line_reg_0_63_0_0__2_i_6_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.887 r  disp/line_reg_0_63_0_0__3_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.887    disp/line_reg_0_63_0_0__3_i_12_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.044 r  disp/line_reg_0_63_0_0__3_i_3/CO[1]
                         net (fo=15, routed)          0.928     7.973    disp/rgb[5]_4[0]
    SLICE_X54Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.773 r  disp/line_reg_0_63_0_0__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.773    disp/line_reg_0_63_0_0__1_i_6_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.890 r  disp/line_reg_0_63_0_0__2_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.890    disp/line_reg_0_63_0_0__2_i_3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.047 r  disp/line_reg_0_63_0_0__2_i_2/CO[1]
                         net (fo=16, routed)          0.684     9.731    disp/rgb[1]_1[0]
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.332    10.063 r  disp/line_reg_0_63_0_0__0_i_18/O
                         net (fo=1, routed)           0.000    10.063    disp/line_reg_0_63_0_0__0_i_18_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.613 r  disp/line_reg_0_63_0_0__0_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.614    disp/line_reg_0_63_0_0__0_i_7_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.728 r  disp/line_reg_0_63_0_0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.728    disp/line_reg_0_63_0_0__1_i_3_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.885 r  disp/line_reg_0_63_0_0__1_i_2/CO[1]
                         net (fo=15, routed)          0.714    11.599    disp/rgb[5]_8[0]
    SLICE_X57Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.384 r  disp/line_reg_0_63_0_0__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    12.385    disp/line_reg_0_63_0_0__0_i_6_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.499 r  disp/line_reg_0_63_0_0__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.499    disp/line_reg_0_63_0_0__0_i_3_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.656 r  disp/line_reg_0_63_0_0__0_i_2/CO[1]
                         net (fo=16, routed)          0.744    13.400    disp/rgb[5]_11[0]
    SLICE_X56Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    14.185 r  disp/line_reg_0_63_0_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.185    disp/line_reg_0_63_0_0_i_25_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.299 r  disp/line_reg_0_63_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.299    disp/line_reg_0_63_0_0_i_22_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.570 r  disp/line_reg_0_63_0_0_i_10/CO[0]
                         net (fo=2, routed)           0.579    15.149    disp/line_reg_0_63_0_0_i_10_n_3
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.373    15.522 r  disp/line_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.000    15.522    disp/line_reg_0_63_0_0_i_21_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.035 r  disp/line_reg_0_63_0_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.035    disp/line_reg_0_63_0_0_i_9_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.152 r  disp/line_reg_0_63_0_0__3_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.152    disp/line_reg_0_63_0_0__3_i_2_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.475 r  disp/line_reg_0_63_0_0__7_i_2/O[1]
                         net (fo=1, routed)           0.522    16.997    disp/line_reg_0_63_0_0__7_i_2_n_6
    SLICE_X51Y55         LUT5 (Prop_lut5_I0_O)        0.306    17.303 r  disp/line_reg_0_63_0_0__8_i_1/O
                         net (fo=4, routed)           0.635    17.938    disp/line_reg_0_63_0_0__8/D
    SLICE_X50Y54         RAMD64E                                      r  disp/line_reg_0_63_0_0__8/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.469     8.395    disp/line_reg_0_63_0_0__8/WCLK
    SLICE_X50Y54         RAMD64E                                      r  disp/line_reg_0_63_0_0__8/SP/CLK
                         clock pessimism              0.462     8.857    
                         clock uncertainty           -0.082     8.775    
    SLICE_X50Y54         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.184     8.591    disp/line_reg_0_63_0_0__8/SP
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                         -17.938    
  -------------------------------------------------------------------
                         slack                                 -9.348    

Slack (VIOLATED) :        -9.325ns  (required time - arrival time)
  Source:                 disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_31_0_0__8/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.873ns  (logic 10.293ns (54.539%)  route 8.580ns (45.461%))
  Logic Levels:           31  (CARRY4=24 LUT2=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.653    -0.959    disp/clk_100MHz
    SLICE_X53Y46         FDRE                                         r  disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  disp/index_reg[5]/Q
                         net (fo=23, routed)          0.869     0.367    disp/index_reg_n_0_[5]
    SLICE_X50Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.491 r  disp/line_reg_0_63_0_0__6_i_12/O
                         net (fo=1, routed)           0.581     1.072    disp/line_reg_0_63_0_0__6_i_12_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.705 r  disp/line_reg_0_63_0_0__6_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.705    disp/line_reg_0_63_0_0__6_i_3_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  disp/line_reg_0_63_0_0__6_i_2/CO[3]
                         net (fo=13, routed)          1.190     3.009    disp/line_reg_0_63_0_0__6_i_2_n_0
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.133 r  disp/line_reg_0_63_0_0__5_i_4/O
                         net (fo=1, routed)           0.000     3.133    disp/line_reg_0_63_0_0__5_i_4_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.590 r  disp/line_reg_0_63_0_0__5_i_2/CO[1]
                         net (fo=15, routed)          0.583     4.173    disp/rgb[0][0]
    SLICE_X52Y49         LUT2 (Prop_lut2_I1_O)        0.329     4.502 r  disp/line_reg_0_63_0_0__3_i_22/O
                         net (fo=1, routed)           0.000     4.502    disp/line_reg_0_63_0_0__3_i_22_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.052 r  disp/line_reg_0_63_0_0__3_i_15/CO[3]
                         net (fo=1, routed)           0.001     5.053    disp/line_reg_0_63_0_0__3_i_15_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  disp/line_reg_0_63_0_0__4_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.167    disp/line_reg_0_63_0_0__4_i_3_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.324 r  disp/line_reg_0_63_0_0__4_i_2/CO[1]
                         net (fo=15, routed)          0.570     5.893    disp/rgb[5]_2[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I1_O)        0.329     6.222 r  disp/line_reg_0_63_0_0__2_i_13/O
                         net (fo=1, routed)           0.000     6.222    disp/line_reg_0_63_0_0__2_i_13_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.772 r  disp/line_reg_0_63_0_0__2_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.773    disp/line_reg_0_63_0_0__2_i_6_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.887 r  disp/line_reg_0_63_0_0__3_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.887    disp/line_reg_0_63_0_0__3_i_12_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.044 r  disp/line_reg_0_63_0_0__3_i_3/CO[1]
                         net (fo=15, routed)          0.928     7.973    disp/rgb[5]_4[0]
    SLICE_X54Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.773 r  disp/line_reg_0_63_0_0__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.773    disp/line_reg_0_63_0_0__1_i_6_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.890 r  disp/line_reg_0_63_0_0__2_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.890    disp/line_reg_0_63_0_0__2_i_3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.047 r  disp/line_reg_0_63_0_0__2_i_2/CO[1]
                         net (fo=16, routed)          0.684     9.731    disp/rgb[1]_1[0]
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.332    10.063 r  disp/line_reg_0_63_0_0__0_i_18/O
                         net (fo=1, routed)           0.000    10.063    disp/line_reg_0_63_0_0__0_i_18_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.613 r  disp/line_reg_0_63_0_0__0_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.614    disp/line_reg_0_63_0_0__0_i_7_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.728 r  disp/line_reg_0_63_0_0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.728    disp/line_reg_0_63_0_0__1_i_3_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.885 r  disp/line_reg_0_63_0_0__1_i_2/CO[1]
                         net (fo=15, routed)          0.714    11.599    disp/rgb[5]_8[0]
    SLICE_X57Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.384 r  disp/line_reg_0_63_0_0__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    12.385    disp/line_reg_0_63_0_0__0_i_6_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.499 r  disp/line_reg_0_63_0_0__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.499    disp/line_reg_0_63_0_0__0_i_3_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.656 r  disp/line_reg_0_63_0_0__0_i_2/CO[1]
                         net (fo=16, routed)          0.744    13.400    disp/rgb[5]_11[0]
    SLICE_X56Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    14.185 r  disp/line_reg_0_63_0_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.185    disp/line_reg_0_63_0_0_i_25_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.299 r  disp/line_reg_0_63_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.299    disp/line_reg_0_63_0_0_i_22_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.570 r  disp/line_reg_0_63_0_0_i_10/CO[0]
                         net (fo=2, routed)           0.579    15.149    disp/line_reg_0_63_0_0_i_10_n_3
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.373    15.522 r  disp/line_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.000    15.522    disp/line_reg_0_63_0_0_i_21_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.035 r  disp/line_reg_0_63_0_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.035    disp/line_reg_0_63_0_0_i_9_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.152 r  disp/line_reg_0_63_0_0__3_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.152    disp/line_reg_0_63_0_0__3_i_2_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.475 r  disp/line_reg_0_63_0_0__7_i_2/O[1]
                         net (fo=1, routed)           0.522    16.997    disp/line_reg_0_63_0_0__7_i_2_n_6
    SLICE_X51Y55         LUT5 (Prop_lut5_I0_O)        0.306    17.303 r  disp/line_reg_0_63_0_0__8_i_1/O
                         net (fo=4, routed)           0.611    17.914    disp/line_reg_0_31_0_0__8/D
    SLICE_X50Y56         RAMD32                                       r  disp/line_reg_0_31_0_0__8/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.469     8.395    disp/line_reg_0_31_0_0__8/WCLK
    SLICE_X50Y56         RAMD32                                       r  disp/line_reg_0_31_0_0__8/SP/CLK
                         clock pessimism              0.462     8.857    
                         clock uncertainty           -0.082     8.775    
    SLICE_X50Y56         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185     8.590    disp/line_reg_0_31_0_0__8/SP
  -------------------------------------------------------------------
                         required time                          8.590    
                         arrival time                         -17.914    
  -------------------------------------------------------------------
                         slack                                 -9.325    

Slack (VIOLATED) :        -9.311ns  (required time - arrival time)
  Source:                 disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_31_0_0__7/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.806ns  (logic 10.178ns (54.120%)  route 8.628ns (45.880%))
  Logic Levels:           31  (CARRY4=24 LUT2=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.653    -0.959    disp/clk_100MHz
    SLICE_X53Y46         FDRE                                         r  disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  disp/index_reg[5]/Q
                         net (fo=23, routed)          0.869     0.367    disp/index_reg_n_0_[5]
    SLICE_X50Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.491 r  disp/line_reg_0_63_0_0__6_i_12/O
                         net (fo=1, routed)           0.581     1.072    disp/line_reg_0_63_0_0__6_i_12_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.705 r  disp/line_reg_0_63_0_0__6_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.705    disp/line_reg_0_63_0_0__6_i_3_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  disp/line_reg_0_63_0_0__6_i_2/CO[3]
                         net (fo=13, routed)          1.190     3.009    disp/line_reg_0_63_0_0__6_i_2_n_0
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.133 r  disp/line_reg_0_63_0_0__5_i_4/O
                         net (fo=1, routed)           0.000     3.133    disp/line_reg_0_63_0_0__5_i_4_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.590 r  disp/line_reg_0_63_0_0__5_i_2/CO[1]
                         net (fo=15, routed)          0.583     4.173    disp/rgb[0][0]
    SLICE_X52Y49         LUT2 (Prop_lut2_I1_O)        0.329     4.502 r  disp/line_reg_0_63_0_0__3_i_22/O
                         net (fo=1, routed)           0.000     4.502    disp/line_reg_0_63_0_0__3_i_22_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.052 r  disp/line_reg_0_63_0_0__3_i_15/CO[3]
                         net (fo=1, routed)           0.001     5.053    disp/line_reg_0_63_0_0__3_i_15_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  disp/line_reg_0_63_0_0__4_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.167    disp/line_reg_0_63_0_0__4_i_3_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.324 r  disp/line_reg_0_63_0_0__4_i_2/CO[1]
                         net (fo=15, routed)          0.570     5.893    disp/rgb[5]_2[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I1_O)        0.329     6.222 r  disp/line_reg_0_63_0_0__2_i_13/O
                         net (fo=1, routed)           0.000     6.222    disp/line_reg_0_63_0_0__2_i_13_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.772 r  disp/line_reg_0_63_0_0__2_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.773    disp/line_reg_0_63_0_0__2_i_6_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.887 r  disp/line_reg_0_63_0_0__3_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.887    disp/line_reg_0_63_0_0__3_i_12_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.044 r  disp/line_reg_0_63_0_0__3_i_3/CO[1]
                         net (fo=15, routed)          0.928     7.973    disp/rgb[5]_4[0]
    SLICE_X54Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.773 r  disp/line_reg_0_63_0_0__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.773    disp/line_reg_0_63_0_0__1_i_6_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.890 r  disp/line_reg_0_63_0_0__2_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.890    disp/line_reg_0_63_0_0__2_i_3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.047 r  disp/line_reg_0_63_0_0__2_i_2/CO[1]
                         net (fo=16, routed)          0.684     9.731    disp/rgb[1]_1[0]
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.332    10.063 r  disp/line_reg_0_63_0_0__0_i_18/O
                         net (fo=1, routed)           0.000    10.063    disp/line_reg_0_63_0_0__0_i_18_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.613 r  disp/line_reg_0_63_0_0__0_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.614    disp/line_reg_0_63_0_0__0_i_7_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.728 r  disp/line_reg_0_63_0_0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.728    disp/line_reg_0_63_0_0__1_i_3_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.885 r  disp/line_reg_0_63_0_0__1_i_2/CO[1]
                         net (fo=15, routed)          0.714    11.599    disp/rgb[5]_8[0]
    SLICE_X57Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.384 r  disp/line_reg_0_63_0_0__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    12.385    disp/line_reg_0_63_0_0__0_i_6_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.499 r  disp/line_reg_0_63_0_0__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.499    disp/line_reg_0_63_0_0__0_i_3_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.656 r  disp/line_reg_0_63_0_0__0_i_2/CO[1]
                         net (fo=16, routed)          0.744    13.400    disp/rgb[5]_11[0]
    SLICE_X56Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    14.185 r  disp/line_reg_0_63_0_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.185    disp/line_reg_0_63_0_0_i_25_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.299 r  disp/line_reg_0_63_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.299    disp/line_reg_0_63_0_0_i_22_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.570 r  disp/line_reg_0_63_0_0_i_10/CO[0]
                         net (fo=2, routed)           0.579    15.149    disp/line_reg_0_63_0_0_i_10_n_3
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.373    15.522 r  disp/line_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.000    15.522    disp/line_reg_0_63_0_0_i_21_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.035 r  disp/line_reg_0_63_0_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.035    disp/line_reg_0_63_0_0_i_9_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.152 r  disp/line_reg_0_63_0_0__3_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.152    disp/line_reg_0_63_0_0__3_i_2_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.371 r  disp/line_reg_0_63_0_0__7_i_2/O[0]
                         net (fo=1, routed)           0.523    16.894    disp/line_reg_0_63_0_0__7_i_2_n_7
    SLICE_X51Y55         LUT5 (Prop_lut5_I0_O)        0.295    17.189 r  disp/line_reg_0_63_0_0__7_i_1/O
                         net (fo=4, routed)           0.658    17.848    disp/line_reg_0_31_0_0__7/D
    SLICE_X50Y56         RAMD32                                       r  disp/line_reg_0_31_0_0__7/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.469     8.395    disp/line_reg_0_31_0_0__7/WCLK
    SLICE_X50Y56         RAMD32                                       r  disp/line_reg_0_31_0_0__7/DP/CLK
                         clock pessimism              0.462     8.857    
                         clock uncertainty           -0.082     8.775    
    SLICE_X50Y56         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.238     8.537    disp/line_reg_0_31_0_0__7/DP
  -------------------------------------------------------------------
                         required time                          8.537    
                         arrival time                         -17.848    
  -------------------------------------------------------------------
                         slack                                 -9.311    

Slack (VIOLATED) :        -9.303ns  (required time - arrival time)
  Source:                 disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_31_0_0__4/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.630ns  (logic 10.176ns (54.621%)  route 8.454ns (45.379%))
  Logic Levels:           30  (CARRY4=23 LUT2=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.653    -0.959    disp/clk_100MHz
    SLICE_X53Y46         FDRE                                         r  disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  disp/index_reg[5]/Q
                         net (fo=23, routed)          0.869     0.367    disp/index_reg_n_0_[5]
    SLICE_X50Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.491 r  disp/line_reg_0_63_0_0__6_i_12/O
                         net (fo=1, routed)           0.581     1.072    disp/line_reg_0_63_0_0__6_i_12_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.705 r  disp/line_reg_0_63_0_0__6_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.705    disp/line_reg_0_63_0_0__6_i_3_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  disp/line_reg_0_63_0_0__6_i_2/CO[3]
                         net (fo=13, routed)          1.190     3.009    disp/line_reg_0_63_0_0__6_i_2_n_0
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.133 r  disp/line_reg_0_63_0_0__5_i_4/O
                         net (fo=1, routed)           0.000     3.133    disp/line_reg_0_63_0_0__5_i_4_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.590 r  disp/line_reg_0_63_0_0__5_i_2/CO[1]
                         net (fo=15, routed)          0.583     4.173    disp/rgb[0][0]
    SLICE_X52Y49         LUT2 (Prop_lut2_I1_O)        0.329     4.502 r  disp/line_reg_0_63_0_0__3_i_22/O
                         net (fo=1, routed)           0.000     4.502    disp/line_reg_0_63_0_0__3_i_22_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.052 r  disp/line_reg_0_63_0_0__3_i_15/CO[3]
                         net (fo=1, routed)           0.001     5.053    disp/line_reg_0_63_0_0__3_i_15_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  disp/line_reg_0_63_0_0__4_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.167    disp/line_reg_0_63_0_0__4_i_3_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.324 r  disp/line_reg_0_63_0_0__4_i_2/CO[1]
                         net (fo=15, routed)          0.570     5.893    disp/rgb[5]_2[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I1_O)        0.329     6.222 r  disp/line_reg_0_63_0_0__2_i_13/O
                         net (fo=1, routed)           0.000     6.222    disp/line_reg_0_63_0_0__2_i_13_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.772 r  disp/line_reg_0_63_0_0__2_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.773    disp/line_reg_0_63_0_0__2_i_6_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.887 r  disp/line_reg_0_63_0_0__3_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.887    disp/line_reg_0_63_0_0__3_i_12_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.044 r  disp/line_reg_0_63_0_0__3_i_3/CO[1]
                         net (fo=15, routed)          0.928     7.973    disp/rgb[5]_4[0]
    SLICE_X54Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.773 r  disp/line_reg_0_63_0_0__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.773    disp/line_reg_0_63_0_0__1_i_6_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.890 r  disp/line_reg_0_63_0_0__2_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.890    disp/line_reg_0_63_0_0__2_i_3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.047 r  disp/line_reg_0_63_0_0__2_i_2/CO[1]
                         net (fo=16, routed)          0.684     9.731    disp/rgb[1]_1[0]
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.332    10.063 r  disp/line_reg_0_63_0_0__0_i_18/O
                         net (fo=1, routed)           0.000    10.063    disp/line_reg_0_63_0_0__0_i_18_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.613 r  disp/line_reg_0_63_0_0__0_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.614    disp/line_reg_0_63_0_0__0_i_7_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.728 r  disp/line_reg_0_63_0_0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.728    disp/line_reg_0_63_0_0__1_i_3_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.885 r  disp/line_reg_0_63_0_0__1_i_2/CO[1]
                         net (fo=15, routed)          0.714    11.599    disp/rgb[5]_8[0]
    SLICE_X57Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.384 r  disp/line_reg_0_63_0_0__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    12.385    disp/line_reg_0_63_0_0__0_i_6_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.499 r  disp/line_reg_0_63_0_0__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.499    disp/line_reg_0_63_0_0__0_i_3_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.656 r  disp/line_reg_0_63_0_0__0_i_2/CO[1]
                         net (fo=16, routed)          0.744    13.400    disp/rgb[5]_11[0]
    SLICE_X56Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    14.185 r  disp/line_reg_0_63_0_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.185    disp/line_reg_0_63_0_0_i_25_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.299 r  disp/line_reg_0_63_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.299    disp/line_reg_0_63_0_0_i_22_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.570 r  disp/line_reg_0_63_0_0_i_10/CO[0]
                         net (fo=2, routed)           0.579    15.149    disp/line_reg_0_63_0_0_i_10_n_3
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.373    15.522 r  disp/line_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.000    15.522    disp/line_reg_0_63_0_0_i_21_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.035 r  disp/line_reg_0_63_0_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.035    disp/line_reg_0_63_0_0_i_9_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.358 r  disp/line_reg_0_63_0_0__3_i_2/O[1]
                         net (fo=1, routed)           0.519    16.877    disp/line_reg_0_63_0_0__3_i_2_n_6
    SLICE_X53Y54         LUT6 (Prop_lut6_I0_O)        0.306    17.183 r  disp/line_reg_0_63_0_0__4_i_1/O
                         net (fo=4, routed)           0.489    17.672    disp/line_reg_0_31_0_0__4/D
    SLICE_X50Y52         RAMD32                                       r  disp/line_reg_0_31_0_0__4/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.470     8.396    disp/line_reg_0_31_0_0__4/WCLK
    SLICE_X50Y52         RAMD32                                       r  disp/line_reg_0_31_0_0__4/DP/CLK
                         clock pessimism              0.462     8.858    
                         clock uncertainty           -0.082     8.776    
    SLICE_X50Y52         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.407     8.369    disp/line_reg_0_31_0_0__4/DP
  -------------------------------------------------------------------
                         required time                          8.369    
                         arrival time                         -17.672    
  -------------------------------------------------------------------
                         slack                                 -9.303    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.681%)  route 0.131ns (44.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.640    -0.538    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X46Y105        FDRE                                         r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y105        FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=16, routed)          0.131    -0.244    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X47Y105        FDRE                                         r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.912    -0.773    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X47Y105        FDRE                                         r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.248    -0.525    
    SLICE_X47Y105        FDRE (Hold_fdre_C_D)         0.070    -0.455    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/block5_reg_0_7_0_0/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.141ns (17.396%)  route 0.670ns (82.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.557    -0.622    disp/clk_100MHz
    SLICE_X43Y58         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.670     0.189    disp/block5_reg_0_7_0_0/A1
    SLICE_X62Y54         RAMS32                                       r  disp/block5_reg_0_7_0_0/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.850    -0.835    disp/block5_reg_0_7_0_0/WCLK
    SLICE_X62Y54         RAMS32                                       r  disp/block5_reg_0_7_0_0/SP/CLK
                         clock pessimism              0.502    -0.333    
    SLICE_X62Y54         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.024    disp/block5_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/block5_reg_0_7_1_1/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.141ns (17.396%)  route 0.670ns (82.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.557    -0.622    disp/clk_100MHz
    SLICE_X43Y58         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.670     0.189    disp/block5_reg_0_7_1_1/A1
    SLICE_X62Y54         RAMS32                                       r  disp/block5_reg_0_7_1_1/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.850    -0.835    disp/block5_reg_0_7_1_1/WCLK
    SLICE_X62Y54         RAMS32                                       r  disp/block5_reg_0_7_1_1/SP/CLK
                         clock pessimism              0.502    -0.333    
    SLICE_X62Y54         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.024    disp/block5_reg_0_7_1_1/SP
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/block5_reg_0_7_2_2/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.141ns (17.396%)  route 0.670ns (82.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.557    -0.622    disp/clk_100MHz
    SLICE_X43Y58         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.670     0.189    disp/block5_reg_0_7_2_2/A1
    SLICE_X62Y54         RAMS32                                       r  disp/block5_reg_0_7_2_2/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.850    -0.835    disp/block5_reg_0_7_2_2/WCLK
    SLICE_X62Y54         RAMS32                                       r  disp/block5_reg_0_7_2_2/SP/CLK
                         clock pessimism              0.502    -0.333    
    SLICE_X62Y54         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.024    disp/block5_reg_0_7_2_2/SP
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/block5_reg_0_7_3_3/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.141ns (17.396%)  route 0.670ns (82.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.557    -0.622    disp/clk_100MHz
    SLICE_X43Y58         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.670     0.189    disp/block5_reg_0_7_3_3/A1
    SLICE_X62Y54         RAMS32                                       r  disp/block5_reg_0_7_3_3/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.850    -0.835    disp/block5_reg_0_7_3_3/WCLK
    SLICE_X62Y54         RAMS32                                       r  disp/block5_reg_0_7_3_3/SP/CLK
                         clock pessimism              0.502    -0.333    
    SLICE_X62Y54         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.024    disp/block5_reg_0_7_3_3/SP
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 disp/rcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/rcnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.476%)  route 0.143ns (43.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.556    -0.623    disp/clk_100MHz
    SLICE_X49Y57         FDRE                                         r  disp/rcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  disp/rcnt_reg[3]/Q
                         net (fo=15, routed)          0.143    -0.338    disp/rcnt_reg_n_0_[3]
    SLICE_X48Y57         LUT6 (Prop_lut6_I3_O)        0.045    -0.293 r  disp/rcnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    disp/rcnt[6]_i_1_n_0
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.825    -0.860    disp/clk_100MHz
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[6]/C
                         clock pessimism              0.250    -0.610    
    SLICE_X48Y57         FDRE (Hold_fdre_C_D)         0.091    -0.519    disp/rcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 disp/dcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/blockIndex_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.018%)  route 0.159ns (52.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.559    -0.620    disp/clk_100MHz
    SLICE_X41Y52         FDRE                                         r  disp/dcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  disp/dcnt_reg[0]/Q
                         net (fo=20, routed)          0.159    -0.320    disp/dcnt_reg_n_0_[0]
    SLICE_X42Y53         FDRE                                         r  disp/blockIndex_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.826    -0.859    disp/clk_100MHz
    SLICE_X42Y53         FDRE                                         r  disp/blockIndex_reg[0]/C
                         clock pessimism              0.254    -0.605    
    SLICE_X42Y53         FDRE (Hold_fdre_C_D)         0.059    -0.546    disp/blockIndex_reg[0]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 disp/col_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/result_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.655%)  route 0.175ns (55.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.559    -0.620    disp/clk_100MHz
    SLICE_X44Y52         FDRE                                         r  disp/col_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  disp/col_count_reg[2]/Q
                         net (fo=98, routed)          0.175    -0.304    disp/p_1_in[0]
    SLICE_X45Y51         FDRE                                         r  disp/result_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.827    -0.858    disp/clk_100MHz
    SLICE_X45Y51         FDRE                                         r  disp/result_addr_reg[2]/C
                         clock pessimism              0.254    -0.604    
    SLICE_X45Y51         FDRE (Hold_fdre_C_D)         0.070    -0.534    disp/result_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 disp/result_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.164ns (26.343%)  route 0.459ns (73.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.557    -0.622    disp/clk_100MHz
    SLICE_X50Y47         FDRE                                         r  disp/result_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  disp/result_data_reg[3]/Q
                         net (fo=75, routed)          0.459     0.001    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X3Y6          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.883    -0.801    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.273    -0.528    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296    -0.232    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 disp/result_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.164ns (26.343%)  route 0.459ns (73.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.557    -0.622    disp/clk_100MHz
    SLICE_X50Y47         FDRE                                         r  disp/result_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  disp/result_data_reg[5]/Q
                         net (fo=75, routed)          0.459     0.001    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X3Y6          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.883    -0.801    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.273    -0.528    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296    -0.232    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y18     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y20     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y2      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y5      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y0      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y17     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y27     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y60     disp/SAD_diffs0_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y60     disp/SAD_diffs0_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y60     disp/SAD_diffs0_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y60     disp/SAD_diffs0_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y60     disp/SAD_diffs0_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y60     disp/SAD_diffs0_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y60     disp/SAD_diffs0_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y60     disp/SAD_diffs0_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y61     disp/SAD_diffs0_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y61     disp/SAD_diffs0_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y51     disp/line_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y51     disp/line_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y51     disp/line_reg_0_31_0_0__0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y51     disp/line_reg_0_31_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y51     disp/line_reg_0_31_0_0__1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y51     disp/line_reg_0_31_0_0__1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y52     disp/line_reg_0_31_0_0__2/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y52     disp/line_reg_0_31_0_0__2/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y52     disp/line_reg_0_31_0_0__3/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y52     disp/line_reg_0_31_0_0__3/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_24MHz_clk_wiz_0_1
  To Clock:  clk_24MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       39.195ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.195ns  (required time - arrival time)
  Source:                 init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.773ns (33.928%)  route 1.505ns (66.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  init_count_reg[1]/Q
                         net (fo=5, routed)           0.899     0.551    init_count_reg__0[1]
    SLICE_X100Y61        LUT3 (Prop_lut3_I1_O)        0.295     0.846 r  init_count[2]_i_1/O
                         net (fo=1, routed)           0.606     1.452    p_0_in[2]
    SLICE_X101Y61        FDRE                                         r  init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    cam_sysclk_OBUF
    SLICE_X101Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.617    40.818    
                         clock uncertainty           -0.104    40.714    
    SLICE_X101Y61        FDRE (Setup_fdre_C_D)       -0.067    40.647    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.647    
                         arrival time                          -1.452    
  -------------------------------------------------------------------
                         slack                                 39.195    

Slack (MET) :             39.315ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.020ns  (logic 0.774ns (38.320%)  route 1.246ns (61.680%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.828     0.479    init_count_reg__0[4]
    SLICE_X100Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.775 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.418     1.193    sel
    SLICE_X101Y61        FDRE                                         r  init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    cam_sysclk_OBUF
    SLICE_X101Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.617    40.818    
                         clock uncertainty           -0.104    40.714    
    SLICE_X101Y61        FDRE (Setup_fdre_C_CE)      -0.205    40.509    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.509    
                         arrival time                          -1.193    
  -------------------------------------------------------------------
                         slack                                 39.315    

Slack (MET) :             39.412ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.774ns (39.073%)  route 1.207ns (60.928%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.828     0.479    init_count_reg__0[4]
    SLICE_X100Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.775 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.154    sel
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.104    40.736    
    SLICE_X100Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.567    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.567    
                         arrival time                          -1.154    
  -------------------------------------------------------------------
                         slack                                 39.412    

Slack (MET) :             39.412ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.774ns (39.073%)  route 1.207ns (60.928%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.828     0.479    init_count_reg__0[4]
    SLICE_X100Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.775 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.154    sel
    SLICE_X100Y61        FDRE                                         r  init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.104    40.736    
    SLICE_X100Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.567    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.567    
                         arrival time                          -1.154    
  -------------------------------------------------------------------
                         slack                                 39.412    

Slack (MET) :             39.412ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.774ns (39.073%)  route 1.207ns (60.928%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.828     0.479    init_count_reg__0[4]
    SLICE_X100Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.775 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.154    sel
    SLICE_X100Y61        FDRE                                         r  init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.104    40.736    
    SLICE_X100Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.567    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.567    
                         arrival time                          -1.154    
  -------------------------------------------------------------------
                         slack                                 39.412    

Slack (MET) :             39.412ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.774ns (39.073%)  route 1.207ns (60.928%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.828     0.479    init_count_reg__0[4]
    SLICE_X100Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.775 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.154    sel
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.104    40.736    
    SLICE_X100Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.567    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.567    
                         arrival time                          -1.154    
  -------------------------------------------------------------------
                         slack                                 39.412    

Slack (MET) :             40.058ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.622ns  (logic 0.803ns (49.512%)  route 0.819ns (50.488%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  init_count_reg[4]/Q
                         net (fo=3, routed)           0.819     0.470    init_count_reg__0[4]
    SLICE_X100Y61        LUT5 (Prop_lut5_I4_O)        0.325     0.795 r  init_count[4]_i_2/O
                         net (fo=1, routed)           0.000     0.795    p_0_in[4]
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.104    40.736    
    SLICE_X100Y61        FDRE (Setup_fdre_C_D)        0.118    40.854    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.854    
                         arrival time                          -0.795    
  -------------------------------------------------------------------
                         slack                                 40.058    

Slack (MET) :             40.311ns  (required time - arrival time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.330ns  (logic 0.642ns (48.275%)  route 0.688ns (51.725%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  init_count_reg[0]/Q
                         net (fo=6, routed)           0.688     0.379    init_count_reg__0[0]
    SLICE_X100Y61        LUT4 (Prop_lut4_I1_O)        0.124     0.503 r  init_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.503    p_0_in[3]
    SLICE_X100Y61        FDRE                                         r  init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.104    40.736    
    SLICE_X100Y61        FDRE (Setup_fdre_C_D)        0.079    40.815    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.815    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                 40.311    

Slack (MET) :             40.449ns  (required time - arrival time)
  Source:                 init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.765ns (62.145%)  route 0.466ns (37.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  init_count_reg[1]/Q
                         net (fo=5, routed)           0.466     0.117    init_count_reg__0[1]
    SLICE_X100Y61        LUT2 (Prop_lut2_I1_O)        0.287     0.404 r  init_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.404    p_0_in[1]
    SLICE_X100Y61        FDRE                                         r  init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.104    40.736    
    SLICE_X100Y61        FDRE (Setup_fdre_C_D)        0.118    40.854    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.854    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                 40.449    

Slack (MET) :             40.465ns  (required time - arrival time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.642ns (54.685%)  route 0.532ns (45.315%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.309 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.532     0.223    init_count_reg__0[0]
    SLICE_X100Y61        LUT1 (Prop_lut1_I0_O)        0.124     0.347 r  init_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.347    p_0_in[0]
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.104    40.736    
    SLICE_X100Y61        FDRE (Setup_fdre_C_D)        0.077    40.813    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.813    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                 40.465    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.330%)  route 0.174ns (45.670%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  init_count_reg[0]/Q
                         net (fo=6, routed)           0.174    -0.233    init_count_reg__0[0]
    SLICE_X100Y61        LUT2 (Prop_lut2_I0_O)        0.043    -0.190 r  init_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    p_0_in[1]
    SLICE_X100Y61        FDRE                                         r  init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.236    -0.571    
    SLICE_X100Y61        FDRE (Hold_fdre_C_D)         0.131    -0.440    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.407 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.174    -0.233    init_count_reg__0[0]
    SLICE_X100Y61        LUT1 (Prop_lut1_I0_O)        0.045    -0.188 r  init_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    p_0_in[0]
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.236    -0.571    
    SLICE_X100Y61        FDRE (Hold_fdre_C_D)         0.120    -0.451    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.185ns (42.793%)  route 0.247ns (57.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    cam_sysclk_OBUF
    SLICE_X101Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  init_count_reg[2]/Q
                         net (fo=5, routed)           0.247    -0.182    init_count_reg__0[2]
    SLICE_X100Y61        LUT5 (Prop_lut5_I0_O)        0.044    -0.138 r  init_count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.138    p_0_in[4]
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.249    -0.558    
    SLICE_X100Y61        FDRE (Hold_fdre_C_D)         0.131    -0.427    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.246ns (58.980%)  route 0.171ns (41.020%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.423 r  init_count_reg[1]/Q
                         net (fo=5, routed)           0.171    -0.251    init_count_reg__0[1]
    SLICE_X100Y61        LUT4 (Prop_lut4_I0_O)        0.098    -0.153 r  init_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    p_0_in[3]
    SLICE_X100Y61        FDRE                                         r  init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.236    -0.571    
    SLICE_X100Y61        FDRE (Hold_fdre_C_D)         0.121    -0.450    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.413%)  route 0.311ns (62.587%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    cam_sysclk_OBUF
    SLICE_X101Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  init_count_reg[2]/Q
                         net (fo=5, routed)           0.113    -0.316    init_count_reg__0[2]
    SLICE_X100Y61        LUT3 (Prop_lut3_I2_O)        0.045    -0.271 r  init_count[2]_i_1/O
                         net (fo=1, routed)           0.198    -0.073    p_0_in[2]
    SLICE_X101Y61        FDRE                                         r  init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    cam_sysclk_OBUF
    SLICE_X101Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.236    -0.571    
    SLICE_X101Y61        FDRE (Hold_fdre_C_D)         0.070    -0.501    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.355%)  route 0.262ns (55.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.407 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.146    -0.260    init_count_reg__0[0]
    SLICE_X100Y61        LUT5 (Prop_lut5_I2_O)        0.045    -0.215 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.099    sel
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.236    -0.571    
    SLICE_X100Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.587    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.355%)  route 0.262ns (55.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.407 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.146    -0.260    init_count_reg__0[0]
    SLICE_X100Y61        LUT5 (Prop_lut5_I2_O)        0.045    -0.215 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.099    sel
    SLICE_X100Y61        FDRE                                         r  init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.236    -0.571    
    SLICE_X100Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.587    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.355%)  route 0.262ns (55.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.407 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.146    -0.260    init_count_reg__0[0]
    SLICE_X100Y61        LUT5 (Prop_lut5_I2_O)        0.045    -0.215 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.099    sel
    SLICE_X100Y61        FDRE                                         r  init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.236    -0.571    
    SLICE_X100Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.587    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.355%)  route 0.262ns (55.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.407 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.146    -0.260    init_count_reg__0[0]
    SLICE_X100Y61        LUT5 (Prop_lut5_I2_O)        0.045    -0.215 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.099    sel
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.236    -0.571    
    SLICE_X100Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.587    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.209ns (41.624%)  route 0.293ns (58.376%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.407 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.146    -0.260    init_count_reg__0[0]
    SLICE_X100Y61        LUT5 (Prop_lut5_I2_O)        0.045    -0.215 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.147    -0.068    sel
    SLICE_X101Y61        FDRE                                         r  init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    cam_sysclk_OBUF
    SLICE_X101Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.249    -0.558    
    SLICE_X101Y61        FDRE (Hold_fdre_C_CE)       -0.039    -0.597    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.528    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_24MHz_clk_wiz_0_1
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    clkgen/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X100Y61    init_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X100Y61    init_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X101Y61    init_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X100Y61    init_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X100Y61    init_count_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    init_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    init_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    init_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    init_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X101Y61    init_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X101Y61    init_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    init_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    init_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    init_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    init_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    init_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    init_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    init_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    init_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X101Y61    init_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X101Y61    init_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    init_count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    init_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    init_count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    init_count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clk_wiz_0_1
  To Clock:  clk_25MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       19.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.793ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.782ns  (logic 6.575ns (33.238%)  route 13.207ns (66.762%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.653    -0.959    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.478    -0.481 f  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.580     1.100    vga/vcount[9]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.295     1.395 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.069     2.464    vga_n_28
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.500 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.502    addrb1_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     8.020 f  addrb0/P[18]
                         net (fo=46, routed)          5.630    13.649    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X68Y37         LUT2 (Prop_lut2_I0_O)        0.124    13.773 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=15, routed)          4.052    17.825    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/addrb_15__s_net_1
    SLICE_X104Y12        LUT6 (Prop_lut6_I1_O)        0.124    17.949 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__39/O
                         net (fo=1, routed)           0.874    18.823    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/enb_array[55]
    RAMB36_X5Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.660    38.586    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.163    
                         clock uncertainty           -0.104    39.059    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.616    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.616    
                         arrival time                         -18.823    
  -------------------------------------------------------------------
                         slack                                 19.793    

Slack (MET) :             20.072ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.486ns  (logic 6.575ns (33.743%)  route 12.911ns (66.257%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 38.569 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.653    -0.959    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.478    -0.481 f  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.580     1.100    vga/vcount[9]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.295     1.395 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.069     2.464    vga_n_28
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.500 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.502    addrb1_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     8.020 f  addrb0/P[18]
                         net (fo=46, routed)          5.630    13.649    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X68Y37         LUT2 (Prop_lut2_I0_O)        0.124    13.773 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=15, routed)          4.287    18.060    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/addrb_15__s_net_1
    SLICE_X104Y27        LUT6 (Prop_lut6_I1_O)        0.124    18.184 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__67/O
                         net (fo=1, routed)           0.343    18.527    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/enb_array[51]
    RAMB36_X5Y5          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.643    38.569    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y5          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.146    
                         clock uncertainty           -0.104    39.042    
    RAMB36_X5Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.599    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.599    
                         arrival time                         -18.527    
  -------------------------------------------------------------------
                         slack                                 20.072    

Slack (MET) :             20.299ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.264ns  (logic 6.575ns (34.130%)  route 12.689ns (65.870%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.575 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.653    -0.959    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.478    -0.481 f  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.580     1.100    vga/vcount[9]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.295     1.395 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.069     2.464    vga_n_28
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.500 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.502    addrb1_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     8.020 f  addrb0/P[18]
                         net (fo=46, routed)          5.630    13.649    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X68Y37         LUT2 (Prop_lut2_I0_O)        0.124    13.773 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=15, routed)          4.066    17.839    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    SLICE_X104Y22        LUT6 (Prop_lut6_I2_O)        0.124    17.963 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__68/O
                         net (fo=1, routed)           0.343    18.306    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/enb_array[52]
    RAMB36_X5Y4          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.649    38.575    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y4          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.152    
                         clock uncertainty           -0.104    39.048    
    RAMB36_X5Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.605    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.605    
                         arrival time                         -18.306    
  -------------------------------------------------------------------
                         slack                                 20.299    

Slack (MET) :             20.439ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.989ns  (logic 6.575ns (34.625%)  route 12.414ns (65.375%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 38.540 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.653    -0.959    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.478    -0.481 f  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.580     1.100    vga/vcount[9]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.295     1.395 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.069     2.464    vga_n_28
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.500 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.502    addrb1_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     8.020 f  addrb0/P[18]
                         net (fo=46, routed)          5.114    13.133    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X60Y31         LUT2 (Prop_lut2_I0_O)        0.124    13.257 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          3.911    17.169    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/addrb_14__s_net_1
    SLICE_X16Y44         LUT6 (Prop_lut6_I2_O)        0.124    17.293 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__36/O
                         net (fo=1, routed)           0.738    18.030    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/enb_array[42]
    RAMB36_X0Y9          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.614    38.540    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.016    
                         clock uncertainty           -0.104    38.912    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.469    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.469    
                         arrival time                         -18.030    
  -------------------------------------------------------------------
                         slack                                 20.439    

Slack (MET) :             20.449ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.978ns  (logic 6.575ns (34.645%)  route 12.403ns (65.355%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 38.539 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.653    -0.959    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.478    -0.481 f  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.580     1.100    vga/vcount[9]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.295     1.395 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.069     2.464    vga_n_28
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.500 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.502    addrb1_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     8.020 f  addrb0/P[18]
                         net (fo=46, routed)          5.630    13.649    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X68Y37         LUT2 (Prop_lut2_I0_O)        0.124    13.773 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=15, routed)          3.276    17.050    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/addrb_15__s_net_1
    SLICE_X23Y12         LUT6 (Prop_lut6_I2_O)        0.124    17.174 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__54/O
                         net (fo=1, routed)           0.846    18.020    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/enb_array[19]
    RAMB36_X1Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.613    38.539    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.015    
                         clock uncertainty           -0.104    38.911    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.468    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.468    
                         arrival time                         -18.020    
  -------------------------------------------------------------------
                         slack                                 20.449    

Slack (MET) :             20.492ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.849ns  (logic 6.575ns (34.883%)  route 12.274ns (65.117%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.453 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.653    -0.959    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.478    -0.481 f  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.580     1.100    vga/vcount[9]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.295     1.395 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.069     2.464    vga_n_28
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.500 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.502    addrb1_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.020 f  addrb0/P[17]
                         net (fo=54, routed)          5.036    13.055    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/addrb[17]
    SLICE_X62Y47         LUT2 (Prop_lut2_I0_O)        0.124    13.179 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          4.097    17.276    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/addrb_16__s_net_1
    SLICE_X32Y42         LUT6 (Prop_lut6_I0_O)        0.124    17.400 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__45/O
                         net (fo=1, routed)           0.490    17.890    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/ram_enb
    RAMB36_X2Y8          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.527    38.453    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    38.929    
                         clock uncertainty           -0.104    38.825    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.382    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.382    
                         arrival time                         -17.890    
  -------------------------------------------------------------------
                         slack                                 20.492    

Slack (MET) :             20.592ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.772ns  (logic 6.451ns (34.365%)  route 12.321ns (65.635%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.490 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.653    -0.959    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.478    -0.481 f  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.580     1.100    vga/vcount[9]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.295     1.395 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.069     2.464    vga_n_28
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.500 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.502    addrb1_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     8.020 f  addrb0/P[18]
                         net (fo=46, routed)          8.324    16.344    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[16]
    SLICE_X55Y66         LUT6 (Prop_lut6_I1_O)        0.124    16.468 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4/O
                         net (fo=1, routed)           1.346    17.813    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/enb_array[5]
    RAMB36_X3Y16         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.564    38.490    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.952    
                         clock uncertainty           -0.104    38.849    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.406    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.406    
                         arrival time                         -17.813    
  -------------------------------------------------------------------
                         slack                                 20.592    

Slack (MET) :             20.646ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.671ns  (logic 6.575ns (35.216%)  route 12.096ns (64.784%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.442 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.653    -0.959    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.478    -0.481 f  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.580     1.100    vga/vcount[9]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.295     1.395 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.069     2.464    vga_n_28
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.500 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.502    addrb1_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     8.020 f  addrb0/P[18]
                         net (fo=46, routed)          5.630    13.649    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X68Y37         LUT2 (Prop_lut2_I0_O)        0.124    13.773 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=15, routed)          2.491    16.265    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb_15__s_net_1
    SLICE_X32Y45         LUT6 (Prop_lut6_I2_O)        0.124    16.389 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__51/O
                         net (fo=1, routed)           1.323    17.712    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/enb_array[7]
    RAMB36_X2Y12         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.516    38.442    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y12         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.904    
                         clock uncertainty           -0.104    38.801    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.358    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.358    
                         arrival time                         -17.712    
  -------------------------------------------------------------------
                         slack                                 20.646    

Slack (MET) :             20.868ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.558ns  (logic 6.575ns (35.430%)  route 11.983ns (64.570%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 38.538 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.653    -0.959    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.478    -0.481 f  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.580     1.100    vga/vcount[9]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.295     1.395 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.069     2.464    vga_n_28
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.500 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.502    addrb1_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     8.020 f  addrb0/P[18]
                         net (fo=46, routed)          5.114    13.133    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X60Y31         LUT2 (Prop_lut2_I0_O)        0.124    13.257 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          3.469    16.726    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/addrb_14__s_net_1
    SLICE_X16Y42         LUT6 (Prop_lut6_I2_O)        0.124    16.850 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__59/O
                         net (fo=1, routed)           0.749    17.599    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/enb_array[41]
    RAMB36_X0Y8          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.612    38.538    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.014    
                         clock uncertainty           -0.104    38.910    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.467    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.467    
                         arrival time                         -17.599    
  -------------------------------------------------------------------
                         slack                                 20.868    

Slack (MET) :             20.882ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.540ns  (logic 6.575ns (35.463%)  route 11.965ns (64.537%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 38.534 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.653    -0.959    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.478    -0.481 f  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.580     1.100    vga/vcount[9]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.295     1.395 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.069     2.464    vga_n_28
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.500 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.502    addrb1_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     8.020 f  addrb0/P[18]
                         net (fo=46, routed)          5.114    13.133    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X60Y31         LUT2 (Prop_lut2_I0_O)        0.124    13.257 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          3.485    16.742    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb_14__s_net_1
    SLICE_X16Y17         LUT6 (Prop_lut6_I2_O)        0.124    16.866 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__53/O
                         net (fo=1, routed)           0.715    17.582    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/enb_array[25]
    RAMB36_X0Y3          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.608    38.534    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.010    
                         clock uncertainty           -0.104    38.906    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.463    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.463    
                         arrival time                         -17.582    
  -------------------------------------------------------------------
                         slack                                 20.882    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.234ns (40.774%)  route 0.340ns (59.226%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.559    -0.620    vga/CLK
    SLICE_X49Y46         FDRE                                         r  vga/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  vga/vcounter_reg[0]/Q
                         net (fo=10, routed)          0.184    -0.295    vga/Q[0]
    SLICE_X50Y45         LUT6 (Prop_lut6_I3_O)        0.045    -0.250 r  vga/vcounter[10]_i_6/O
                         net (fo=5, routed)           0.156    -0.094    vga/vcounter[10]_i_6_n_0
    SLICE_X50Y44         LUT5 (Prop_lut5_I1_O)        0.048    -0.046 r  vga/vcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.046    vga/plusOp[9]
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.823    -0.862    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[9]/C
                         clock pessimism              0.502    -0.360    
    SLICE_X50Y44         FDRE (Hold_fdre_C_D)         0.131    -0.229    vga/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.231ns (40.462%)  route 0.340ns (59.538%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.559    -0.620    vga/CLK
    SLICE_X49Y46         FDRE                                         r  vga/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  vga/vcounter_reg[0]/Q
                         net (fo=10, routed)          0.184    -0.295    vga/Q[0]
    SLICE_X50Y45         LUT6 (Prop_lut6_I3_O)        0.045    -0.250 r  vga/vcounter[10]_i_6/O
                         net (fo=5, routed)           0.156    -0.094    vga/vcounter[10]_i_6_n_0
    SLICE_X50Y44         LUT4 (Prop_lut4_I1_O)        0.045    -0.049 r  vga/vcounter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.049    vga/plusOp[8]
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.823    -0.862    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[8]/C
                         clock pessimism              0.502    -0.360    
    SLICE_X50Y44         FDRE (Hold_fdre_C_D)         0.120    -0.240    vga/vcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.581    -0.598    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y45         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.317    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X59Y45         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.850    -0.835    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X59Y45         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.250    -0.585    
    SLICE_X59Y45         FDRE (Hold_fdre_C_D)         0.070    -0.515    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.581    -0.598    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y45         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.317    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X59Y45         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.850    -0.835    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X59Y45         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.250    -0.585    
    SLICE_X59Y45         FDRE (Hold_fdre_C_D)         0.066    -0.519    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.894%)  route 0.087ns (26.106%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.556    -0.623    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.148    -0.475 r  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          0.087    -0.388    vga/vcount[9]
    SLICE_X50Y44         LUT6 (Prop_lut6_I4_O)        0.098    -0.290 r  vga/vcounter[10]_i_3/O
                         net (fo=1, routed)           0.000    -0.290    vga/plusOp[10]
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.823    -0.862    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[10]/C
                         clock pessimism              0.239    -0.623    
    SLICE_X50Y44         FDRE (Hold_fdre_C_D)         0.121    -0.502    vga/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.495%)  route 0.155ns (45.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.560    -0.619    vga/CLK
    SLICE_X47Y46         FDRE                                         r  vga/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  vga/hcounter_reg[6]/Q
                         net (fo=15, routed)          0.155    -0.322    vga/hcount[6]
    SLICE_X48Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.277 r  vga/addrb0_i_2/O
                         net (fo=2, routed)           0.000    -0.277    vga/D[10]
    SLICE_X48Y47         FDRE                                         r  vga/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.828    -0.857    vga/CLK
    SLICE_X48Y47         FDRE                                         r  vga/hcounter_reg[10]/C
                         clock pessimism              0.273    -0.584    
    SLICE_X48Y47         FDRE (Hold_fdre_C_D)         0.091    -0.493    vga/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.555    -0.624    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X53Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=1, routed)           0.176    -0.306    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X53Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.822    -0.863    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X53Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.239    -0.624    
    SLICE_X53Y41         FDRE (Hold_fdre_C_D)         0.070    -0.554    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.051%)  route 0.145ns (46.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.581    -0.598    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y45         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.145    -0.289    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X58Y45         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.850    -0.835    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y45         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.237    -0.598    
    SLICE_X58Y45         FDRE (Hold_fdre_C_D)         0.059    -0.539    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.597%)  route 0.173ns (51.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.580    -0.599    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=7, routed)           0.173    -0.261    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X59Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.849    -0.836    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X59Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.250    -0.586    
    SLICE_X59Y41         FDRE (Hold_fdre_C_D)         0.070    -0.516    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.559    -0.620    vga/CLK
    SLICE_X49Y46         FDRE                                         r  vga/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.479 f  vga/vcounter_reg[0]/Q
                         net (fo=10, routed)          0.180    -0.298    vga/Q[0]
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.042    -0.256 r  vga/vcounter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    vga/vcounter[0]_i_1_n_0
    SLICE_X49Y46         FDRE                                         r  vga/vcounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.827    -0.858    vga/CLK
    SLICE_X49Y46         FDRE                                         r  vga/vcounter_reg[0]/C
                         clock pessimism              0.238    -0.620    
    SLICE_X49Y46         FDRE (Hold_fdre_C_D)         0.105    -0.515    vga/vcounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25MHz_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y2      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y5      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y0      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y12     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y5      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y8      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y6      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y11     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y3      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y9      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y44     vga/blank_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y44     vga/blank_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y46     vga/hcounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y47     vga/hcounter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y46     vga/hcounter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y46     vga/hcounter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y46     vga/hcounter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y46     vga/hcounter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y46     vga/hcounter_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y46     vga/hcounter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y44     vga/HS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y44     vga/HS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y43     vga/VS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y43     vga/VS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y46     vga/hcounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y47     vga/hcounter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y46     vga/hcounter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y46     vga/hcounter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y46     vga/hcounter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y46     vga/hcounter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0_1
  To Clock:  clk_5MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      177.258ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             177.258ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.180ns  (logic 7.539ns (33.990%)  route 14.641ns (66.010%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X39Y73         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.006     0.488    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y71         LUT1 (Prop_lut1_I0_O)        0.124     0.612 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.612    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.145 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.145    camctl/lwrite2_carry_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.262 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.262    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.379 r  camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.379    camctl/lwrite2_carry__1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.598 r  camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.572     2.170    camctl/A[16]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.377 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.379    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.897 f  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.489    camctl/lwrite0_n_92
    SLICE_X35Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.613 f  camctl/left_i_4/O
                         net (fo=54, routed)         12.027    20.640    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X106Y82        LUT6 (Prop_lut6_I0_O)        0.124    20.764 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__11/O
                         net (fo=1, routed)           0.441    21.205    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y16         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.642   198.568    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y16         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.044    
                         clock uncertainty           -0.138   198.907    
    RAMB36_X5Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.464    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.464    
                         arrival time                         -21.205    
  -------------------------------------------------------------------
                         slack                                177.258    

Slack (MET) :             178.162ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.280ns  (logic 7.539ns (35.428%)  route 13.741ns (64.572%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 198.572 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X39Y73         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.006     0.488    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y71         LUT1 (Prop_lut1_I0_O)        0.124     0.612 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.612    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.145 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.145    camctl/lwrite2_carry_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.262 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.262    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.379 r  camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.379    camctl/lwrite2_carry__1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.598 r  camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.572     2.170    camctl/A[16]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.377 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.379    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.897 r  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.489    camctl/lwrite0_n_92
    SLICE_X35Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.613 r  camctl/left_i_4/O
                         net (fo=54, routed)         11.127    19.740    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X106Y87        LUT6 (Prop_lut6_I2_O)        0.124    19.864 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__13/O
                         net (fo=1, routed)           0.441    20.305    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y17         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646   198.572    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y17         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.048    
                         clock uncertainty           -0.138   198.911    
    RAMB36_X5Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.468    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.468    
                         arrival time                         -20.305    
  -------------------------------------------------------------------
                         slack                                178.162    

Slack (MET) :             178.248ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.368ns  (logic 7.539ns (35.282%)  route 13.829ns (64.718%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 198.746 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X39Y73         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.006     0.488    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y71         LUT1 (Prop_lut1_I0_O)        0.124     0.612 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.612    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.145 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.145    camctl/lwrite2_carry_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.262 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.262    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.379 r  camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.379    camctl/lwrite2_carry__1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.598 r  camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.572     2.170    camctl/A[16]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.377 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.379    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.897 r  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.489    camctl/lwrite0_n_92
    SLICE_X35Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.613 r  camctl/left_i_4/O
                         net (fo=54, routed)         10.570    19.183    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X90Y137        LUT6 (Prop_lut6_I2_O)        0.124    19.307 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__5/O
                         net (fo=1, routed)           1.086    20.393    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y29         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.819   198.746    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y29         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.222    
                         clock uncertainty           -0.138   199.084    
    RAMB36_X4Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.641    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.641    
                         arrival time                         -20.393    
  -------------------------------------------------------------------
                         slack                                178.248    

Slack (MET) :             178.435ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.183ns  (logic 7.539ns (35.589%)  route 13.644ns (64.411%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 198.749 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X39Y73         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.006     0.488    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y71         LUT1 (Prop_lut1_I0_O)        0.124     0.612 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.612    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.145 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.145    camctl/lwrite2_carry_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.262 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.262    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.379 r  camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.379    camctl/lwrite2_carry__1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.598 r  camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.572     2.170    camctl/A[16]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.377 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.379    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.897 f  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.489    camctl/lwrite0_n_92
    SLICE_X35Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.613 f  camctl/left_i_4/O
                         net (fo=54, routed)         10.493    19.106    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X106Y137       LUT6 (Prop_lut6_I2_O)        0.124    19.230 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT/O
                         net (fo=1, routed)           0.979    20.209    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y28         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.822   198.749    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y28         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.225    
                         clock uncertainty           -0.138   199.087    
    RAMB36_X5Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.644    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.644    
                         arrival time                         -20.209    
  -------------------------------------------------------------------
                         slack                                178.435    

Slack (MET) :             178.475ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.140ns  (logic 7.539ns (35.662%)  route 13.601ns (64.338%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 198.745 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X39Y73         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.006     0.488    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y71         LUT1 (Prop_lut1_I0_O)        0.124     0.612 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.612    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.145 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.145    camctl/lwrite2_carry_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.262 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.262    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.379 r  camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.379    camctl/lwrite2_carry__1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.598 r  camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.572     2.170    camctl/A[16]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.377 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.379    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.897 f  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.489    camctl/lwrite0_n_92
    SLICE_X35Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.613 f  camctl/left_i_4/O
                         net (fo=54, routed)         10.556    19.169    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X90Y137        LUT6 (Prop_lut6_I0_O)        0.124    19.293 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__3/O
                         net (fo=1, routed)           0.872    20.165    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y28         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.818   198.745    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y28         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.221    
                         clock uncertainty           -0.138   199.083    
    RAMB36_X4Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.640    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.640    
                         arrival time                         -20.165    
  -------------------------------------------------------------------
                         slack                                178.475    

Slack (MET) :             178.547ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.072ns  (logic 7.539ns (35.778%)  route 13.533ns (64.222%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 198.749 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X39Y73         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.006     0.488    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y71         LUT1 (Prop_lut1_I0_O)        0.124     0.612 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.612    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.145 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.145    camctl/lwrite2_carry_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.262 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.262    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.379 r  camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.379    camctl/lwrite2_carry__1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.598 r  camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.572     2.170    camctl/A[16]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.377 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.379    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.897 f  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.489    camctl/lwrite0_n_92
    SLICE_X35Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.613 f  camctl/left_i_4/O
                         net (fo=54, routed)         10.919    19.532    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X106Y102       LUT6 (Prop_lut6_I0_O)        0.124    19.656 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__16/O
                         net (fo=1, routed)           0.441    20.097    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y20         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.822   198.749    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y20         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.225    
                         clock uncertainty           -0.138   199.087    
    RAMB36_X5Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.644    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.644    
                         arrival time                         -20.097    
  -------------------------------------------------------------------
                         slack                                178.547    

Slack (MET) :             178.582ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.862ns  (logic 7.539ns (36.137%)  route 13.323ns (63.863%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X39Y73         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.006     0.488    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y71         LUT1 (Prop_lut1_I0_O)        0.124     0.612 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.612    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.145 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.145    camctl/lwrite2_carry_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.262 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.262    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.379 r  camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.379    camctl/lwrite2_carry__1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.598 r  camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.572     2.170    camctl/A[16]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.377 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.379    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.897 f  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.489    camctl/lwrite0_n_92
    SLICE_X35Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.613 f  camctl/left_i_4/O
                         net (fo=54, routed)         10.709    19.323    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X106Y92        LUT6 (Prop_lut6_I0_O)        0.124    19.447 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__7/O
                         net (fo=1, routed)           0.441    19.888    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y18         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.648   198.574    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y18         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.050    
                         clock uncertainty           -0.138   198.913    
    RAMB36_X5Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.470    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.470    
                         arrival time                         -19.888    
  -------------------------------------------------------------------
                         slack                                178.582    

Slack (MET) :             178.604ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.009ns  (logic 7.539ns (35.885%)  route 13.470ns (64.115%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 198.743 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X39Y73         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.006     0.488    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y71         LUT1 (Prop_lut1_I0_O)        0.124     0.612 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.612    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.145 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.145    camctl/lwrite2_carry_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.262 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.262    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.379 r  camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.379    camctl/lwrite2_carry__1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.598 r  camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.572     2.170    camctl/A[16]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.377 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.379    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.897 r  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.489    camctl/lwrite0_n_92
    SLICE_X35Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.613 r  camctl/left_i_4/O
                         net (fo=54, routed)         10.747    19.360    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[13]
    SLICE_X91Y137        LUT6 (Prop_lut6_I2_O)        0.124    19.484 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.551    20.034    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena_array[7]
    RAMB36_X4Y27         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.816   198.743    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y27         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.219    
                         clock uncertainty           -0.138   199.081    
    RAMB36_X4Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.638    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.638    
                         arrival time                         -20.034    
  -------------------------------------------------------------------
                         slack                                178.604    

Slack (MET) :             178.675ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.770ns  (logic 7.539ns (36.298%)  route 13.231ns (63.702%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X39Y73         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.006     0.488    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y71         LUT1 (Prop_lut1_I0_O)        0.124     0.612 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.612    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.145 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.145    camctl/lwrite2_carry_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.262 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.262    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.379 r  camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.379    camctl/lwrite2_carry__1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.598 r  camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.572     2.170    camctl/A[16]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.377 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.379    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.897 r  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.489    camctl/lwrite0_n_92
    SLICE_X35Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.613 r  camctl/left_i_4/O
                         net (fo=54, routed)         10.617    19.230    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addra[13]
    SLICE_X106Y97        LUT6 (Prop_lut6_I2_O)        0.124    19.354 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.441    19.795    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/ena_array[23]
    RAMB36_X5Y19         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.649   198.575    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y19         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.051    
                         clock uncertainty           -0.138   198.914    
    RAMB36_X5Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.471    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.471    
                         arrival time                         -19.795    
  -------------------------------------------------------------------
                         slack                                178.675    

Slack (MET) :             178.746ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.871ns  (logic 7.539ns (36.122%)  route 13.332ns (63.878%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 198.747 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X39Y73         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.006     0.488    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y71         LUT1 (Prop_lut1_I0_O)        0.124     0.612 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.612    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.145 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.145    camctl/lwrite2_carry_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.262 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.262    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.379 r  camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.379    camctl/lwrite2_carry__1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.598 r  camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.572     2.170    camctl/A[16]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.377 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.379    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.897 r  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.489    camctl/lwrite0_n_92
    SLICE_X35Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.613 r  camctl/left_i_4/O
                         net (fo=54, routed)         10.718    19.331    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X106Y107       LUT6 (Prop_lut6_I2_O)        0.124    19.455 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__17/O
                         net (fo=1, routed)           0.441    19.896    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y21         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.820   198.747    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y21         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.223    
                         clock uncertainty           -0.138   199.085    
    RAMB36_X5Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.642    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.642    
                         arrival time                         -19.896    
  -------------------------------------------------------------------
                         slack                                178.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 camctl/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/fifo_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.187ns (50.048%)  route 0.187ns (49.952%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.550    -0.629    camctl/clk_5MHz
    SLICE_X37Y69         FDRE                                         r  camctl/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.488 f  camctl/state_reg[1]/Q
                         net (fo=14, routed)          0.187    -0.301    camctl/fifo_oe_reg_0[1]
    SLICE_X36Y69         LUT4 (Prop_lut4_I1_O)        0.046    -0.255 r  camctl/fifo_oe_i_1/O
                         net (fo=1, routed)           0.000    -0.255    camctl/fifo_oe_i_1_n_0
    SLICE_X36Y69         FDRE                                         r  camctl/fifo_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    camctl/clk_5MHz
    SLICE_X36Y69         FDRE                                         r  camctl/fifo_oe_reg/C
                         clock pessimism              0.253    -0.616    
    SLICE_X36Y69         FDRE (Hold_fdre_C_D)         0.133    -0.483    camctl/fifo_oe_reg
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.287%)  route 0.144ns (40.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X34Y69         FDRE                                         r  camctl/pixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  camctl/pixel_reg[3]/Q
                         net (fo=8, routed)           0.144    -0.319    camctl/pixel[3]
    SLICE_X33Y70         LUT6 (Prop_lut6_I4_O)        0.045    -0.274 r  camctl/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    camctl/pixel[5]_i_1_n_0
    SLICE_X33Y70         FDRE                                         r  camctl/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    camctl/clk_5MHz
    SLICE_X33Y70         FDRE                                         r  camctl/pixel_reg[5]/C
                         clock pessimism              0.272    -0.597    
    SLICE_X33Y70         FDRE (Hold_fdre_C_D)         0.092    -0.505    camctl/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 camctl/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/buffer_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.007%)  route 0.146ns (43.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  camctl/state_reg[0]/Q
                         net (fo=14, routed)          0.146    -0.335    camctl/fifo_oe_reg_0[0]
    SLICE_X37Y60         LUT3 (Prop_lut3_I1_O)        0.045    -0.290 r  camctl/buffer_ready_i_1/O
                         net (fo=1, routed)           0.000    -0.290    camctl/buffer_ready_i_1_n_0
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.824    -0.861    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
                         clock pessimism              0.238    -0.623    
    SLICE_X37Y60         FDRE (Hold_fdre_C_D)         0.091    -0.532    camctl/buffer_ready_reg
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X33Y69         FDRE                                         r  camctl/pixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  camctl/pixel_reg[4]/Q
                         net (fo=6, routed)           0.168    -0.317    camctl/pixel[4]
    SLICE_X33Y69         LUT5 (Prop_lut5_I4_O)        0.042    -0.275 r  camctl/pixel[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    camctl/pixel[4]_i_1_n_0
    SLICE_X33Y69         FDRE                                         r  camctl/pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.817    -0.868    camctl/clk_5MHz
    SLICE_X33Y69         FDRE                                         r  camctl/pixel_reg[4]/C
                         clock pessimism              0.241    -0.627    
    SLICE_X33Y69         FDRE (Hold_fdre_C_D)         0.105    -0.522    camctl/pixel_reg[4]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 camctl/num_lines_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/num_lines_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    camctl/clk_5MHz
    SLICE_X38Y72         FDRE                                         r  camctl/num_lines_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.467 f  camctl/num_lines_reg[0]/Q
                         net (fo=5, routed)           0.175    -0.291    camctl/num_lines_reg_n_0_[0]
    SLICE_X38Y72         LUT1 (Prop_lut1_I0_O)        0.043    -0.248 r  camctl/num_lines[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    camctl/num_lines[0]_i_1_n_0
    SLICE_X38Y72         FDRE                                         r  camctl/num_lines_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.813    -0.872    camctl/clk_5MHz
    SLICE_X38Y72         FDRE                                         r  camctl/num_lines_reg[0]/C
                         clock pessimism              0.241    -0.631    
    SLICE_X38Y72         FDRE (Hold_fdre_C_D)         0.133    -0.498    camctl/num_lines_reg[0]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.551    -0.628    camctl/clk_5MHz
    SLICE_X33Y70         FDRE                                         r  camctl/pixel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  camctl/pixel_reg[7]/Q
                         net (fo=8, routed)           0.181    -0.305    camctl/pixel[7]
    SLICE_X33Y70         LUT5 (Prop_lut5_I3_O)        0.043    -0.262 r  camctl/pixel[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.262    camctl/pixel[8]_i_3_n_0
    SLICE_X33Y70         FDRE                                         r  camctl/pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    camctl/clk_5MHz
    SLICE_X33Y70         FDRE                                         r  camctl/pixel_reg[8]/C
                         clock pessimism              0.241    -0.628    
    SLICE_X33Y70         FDRE (Hold_fdre_C_D)         0.104    -0.524    camctl/pixel_reg[8]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.550    -0.629    camctl/clk_5MHz
    SLICE_X33Y71         FDRE                                         r  camctl/pixel_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  camctl/pixel_reg[9]/Q
                         net (fo=6, routed)           0.168    -0.319    camctl/pixel[9]
    SLICE_X33Y71         LUT5 (Prop_lut5_I4_O)        0.045    -0.274 r  camctl/pixel[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    camctl/pixel[9]_i_1_n_0
    SLICE_X33Y71         FDRE                                         r  camctl/pixel_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.815    -0.870    camctl/clk_5MHz
    SLICE_X33Y71         FDRE                                         r  camctl/pixel_reg[9]/C
                         clock pessimism              0.241    -0.629    
    SLICE_X33Y71         FDRE (Hold_fdre_C_D)         0.091    -0.538    camctl/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 camctl/fifo_rrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/fifo_rrst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    camctl/clk_5MHz
    SLICE_X34Y67         FDRE                                         r  camctl/fifo_rrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  camctl/fifo_rrst_reg/Q
                         net (fo=3, routed)           0.175    -0.285    camctl/fifo_rrst
    SLICE_X34Y67         LUT6 (Prop_lut6_I4_O)        0.045    -0.240 r  camctl/fifo_rrst_i_1/O
                         net (fo=1, routed)           0.000    -0.240    camctl/fifo_rrst_i_1_n_0
    SLICE_X34Y67         FDRE                                         r  camctl/fifo_rrst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.819    -0.866    camctl/clk_5MHz
    SLICE_X34Y67         FDRE                                         r  camctl/fifo_rrst_reg/C
                         clock pessimism              0.241    -0.625    
    SLICE_X34Y67         FDRE (Hold_fdre_C_D)         0.120    -0.505    camctl/fifo_rrst_reg
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 camctl/wen_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/wen_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.300%)  route 0.170ns (47.700%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    camctl/clk_5MHz
    SLICE_X37Y72         FDRE                                         r  camctl/wen_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  camctl/wen_r_reg/Q
                         net (fo=28, routed)          0.170    -0.320    camctl/wen_r_reg_n_0
    SLICE_X37Y72         LUT5 (Prop_lut5_I4_O)        0.045    -0.275 r  camctl/wen_r_i_1/O
                         net (fo=1, routed)           0.000    -0.275    camctl/wen_r_i_1_n_0
    SLICE_X37Y72         FDRE                                         r  camctl/wen_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.813    -0.872    camctl/clk_5MHz
    SLICE_X37Y72         FDRE                                         r  camctl/wen_r_reg/C
                         clock pessimism              0.241    -0.631    
    SLICE_X37Y72         FDRE (Hold_fdre_C_D)         0.091    -0.540    camctl/wen_r_reg
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 camctl/wen_l_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/wen_l_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.887%)  route 0.172ns (48.113%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.550    -0.629    camctl/clk_5MHz
    SLICE_X35Y72         FDRE                                         r  camctl/wen_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  camctl/wen_l_reg/Q
                         net (fo=28, routed)          0.172    -0.315    camctl/wen_l
    SLICE_X35Y72         LUT5 (Prop_lut5_I4_O)        0.045    -0.270 r  camctl/wen_l_i_1/O
                         net (fo=1, routed)           0.000    -0.270    camctl/wen_l_i_1_n_0
    SLICE_X35Y72         FDRE                                         r  camctl/wen_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.814    -0.871    camctl/clk_5MHz
    SLICE_X35Y72         FDRE                                         r  camctl/wen_l_reg/C
                         clock pessimism              0.242    -0.629    
    SLICE_X35Y72         FDRE (Hold_fdre_C_D)         0.092    -0.537    camctl/wen_l_reg
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_5MHz_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y18     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y20     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y17     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y27     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y19     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y26     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y18     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y28     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y17     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y26     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y67     camctl/fifo_rrst_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y72     camctl/num_lines_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X39Y72     camctl/num_lines_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X39Y72     camctl/num_lines_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X39Y72     camctl/num_lines_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X39Y72     camctl/num_lines_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X33Y70     camctl/pixel_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X33Y70     camctl/pixel_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X33Y70     camctl/pixel_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X33Y70     camctl/pixel_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X37Y60     camctl/buffer_ready_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y69     camctl/fifo_oe_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y67     camctl/fifo_rrst_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X37Y69     camctl/image_sel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y72     camctl/num_lines_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X39Y74     camctl/num_lines_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X39Y74     camctl/num_lines_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X39Y74     camctl/num_lines_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X39Y74     camctl/num_lines_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X39Y74     camctl/num_lines_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    clkgen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_wiz_0
  To Clock:  clk_100MHz_clk_wiz_0

Setup :          257  Failing Endpoints,  Worst Slack       -9.788ns,  Total Violation     -466.315ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.788ns  (required time - arrival time)
  Source:                 disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_63_0_0__7/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.898ns  (logic 10.178ns (53.856%)  route 8.720ns (46.144%))
  Logic Levels:           31  (CARRY4=24 LUT2=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.653    -0.959    disp/clk_100MHz
    SLICE_X53Y46         FDRE                                         r  disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  disp/index_reg[5]/Q
                         net (fo=23, routed)          0.869     0.367    disp/index_reg_n_0_[5]
    SLICE_X50Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.491 r  disp/line_reg_0_63_0_0__6_i_12/O
                         net (fo=1, routed)           0.581     1.072    disp/line_reg_0_63_0_0__6_i_12_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.705 r  disp/line_reg_0_63_0_0__6_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.705    disp/line_reg_0_63_0_0__6_i_3_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  disp/line_reg_0_63_0_0__6_i_2/CO[3]
                         net (fo=13, routed)          1.190     3.009    disp/line_reg_0_63_0_0__6_i_2_n_0
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.133 r  disp/line_reg_0_63_0_0__5_i_4/O
                         net (fo=1, routed)           0.000     3.133    disp/line_reg_0_63_0_0__5_i_4_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.590 r  disp/line_reg_0_63_0_0__5_i_2/CO[1]
                         net (fo=15, routed)          0.583     4.173    disp/rgb[0][0]
    SLICE_X52Y49         LUT2 (Prop_lut2_I1_O)        0.329     4.502 r  disp/line_reg_0_63_0_0__3_i_22/O
                         net (fo=1, routed)           0.000     4.502    disp/line_reg_0_63_0_0__3_i_22_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.052 r  disp/line_reg_0_63_0_0__3_i_15/CO[3]
                         net (fo=1, routed)           0.001     5.053    disp/line_reg_0_63_0_0__3_i_15_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  disp/line_reg_0_63_0_0__4_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.167    disp/line_reg_0_63_0_0__4_i_3_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.324 r  disp/line_reg_0_63_0_0__4_i_2/CO[1]
                         net (fo=15, routed)          0.570     5.893    disp/rgb[5]_2[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I1_O)        0.329     6.222 r  disp/line_reg_0_63_0_0__2_i_13/O
                         net (fo=1, routed)           0.000     6.222    disp/line_reg_0_63_0_0__2_i_13_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.772 r  disp/line_reg_0_63_0_0__2_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.773    disp/line_reg_0_63_0_0__2_i_6_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.887 r  disp/line_reg_0_63_0_0__3_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.887    disp/line_reg_0_63_0_0__3_i_12_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.044 r  disp/line_reg_0_63_0_0__3_i_3/CO[1]
                         net (fo=15, routed)          0.928     7.973    disp/rgb[5]_4[0]
    SLICE_X54Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.773 r  disp/line_reg_0_63_0_0__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.773    disp/line_reg_0_63_0_0__1_i_6_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.890 r  disp/line_reg_0_63_0_0__2_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.890    disp/line_reg_0_63_0_0__2_i_3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.047 r  disp/line_reg_0_63_0_0__2_i_2/CO[1]
                         net (fo=16, routed)          0.684     9.731    disp/rgb[1]_1[0]
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.332    10.063 r  disp/line_reg_0_63_0_0__0_i_18/O
                         net (fo=1, routed)           0.000    10.063    disp/line_reg_0_63_0_0__0_i_18_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.613 r  disp/line_reg_0_63_0_0__0_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.614    disp/line_reg_0_63_0_0__0_i_7_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.728 r  disp/line_reg_0_63_0_0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.728    disp/line_reg_0_63_0_0__1_i_3_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.885 r  disp/line_reg_0_63_0_0__1_i_2/CO[1]
                         net (fo=15, routed)          0.714    11.599    disp/rgb[5]_8[0]
    SLICE_X57Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.384 r  disp/line_reg_0_63_0_0__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    12.385    disp/line_reg_0_63_0_0__0_i_6_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.499 r  disp/line_reg_0_63_0_0__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.499    disp/line_reg_0_63_0_0__0_i_3_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.656 r  disp/line_reg_0_63_0_0__0_i_2/CO[1]
                         net (fo=16, routed)          0.744    13.400    disp/rgb[5]_11[0]
    SLICE_X56Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    14.185 r  disp/line_reg_0_63_0_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.185    disp/line_reg_0_63_0_0_i_25_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.299 r  disp/line_reg_0_63_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.299    disp/line_reg_0_63_0_0_i_22_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.570 r  disp/line_reg_0_63_0_0_i_10/CO[0]
                         net (fo=2, routed)           0.579    15.149    disp/line_reg_0_63_0_0_i_10_n_3
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.373    15.522 r  disp/line_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.000    15.522    disp/line_reg_0_63_0_0_i_21_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.035 r  disp/line_reg_0_63_0_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.035    disp/line_reg_0_63_0_0_i_9_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.152 r  disp/line_reg_0_63_0_0__3_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.152    disp/line_reg_0_63_0_0__3_i_2_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.371 r  disp/line_reg_0_63_0_0__7_i_2/O[0]
                         net (fo=1, routed)           0.523    16.894    disp/line_reg_0_63_0_0__7_i_2_n_7
    SLICE_X51Y55         LUT5 (Prop_lut5_I0_O)        0.295    17.189 r  disp/line_reg_0_63_0_0__7_i_1/O
                         net (fo=4, routed)           0.750    17.940    disp/line_reg_0_63_0_0__7/D
    SLICE_X50Y55         RAMD64E                                      r  disp/line_reg_0_63_0_0__7/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.469     8.395    disp/line_reg_0_63_0_0__7/WCLK
    SLICE_X50Y55         RAMD64E                                      r  disp/line_reg_0_63_0_0__7/DP/CLK
                         clock pessimism              0.462     8.857    
                         clock uncertainty           -0.084     8.774    
    SLICE_X50Y55         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622     8.152    disp/line_reg_0_63_0_0__7/DP
  -------------------------------------------------------------------
                         required time                          8.152    
                         arrival time                         -17.940    
  -------------------------------------------------------------------
                         slack                                 -9.788    

Slack (VIOLATED) :        -9.603ns  (required time - arrival time)
  Source:                 disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_63_0_0__8/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.897ns  (logic 10.293ns (54.470%)  route 8.604ns (45.530%))
  Logic Levels:           31  (CARRY4=24 LUT2=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.653    -0.959    disp/clk_100MHz
    SLICE_X53Y46         FDRE                                         r  disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  disp/index_reg[5]/Q
                         net (fo=23, routed)          0.869     0.367    disp/index_reg_n_0_[5]
    SLICE_X50Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.491 r  disp/line_reg_0_63_0_0__6_i_12/O
                         net (fo=1, routed)           0.581     1.072    disp/line_reg_0_63_0_0__6_i_12_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.705 r  disp/line_reg_0_63_0_0__6_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.705    disp/line_reg_0_63_0_0__6_i_3_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  disp/line_reg_0_63_0_0__6_i_2/CO[3]
                         net (fo=13, routed)          1.190     3.009    disp/line_reg_0_63_0_0__6_i_2_n_0
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.133 r  disp/line_reg_0_63_0_0__5_i_4/O
                         net (fo=1, routed)           0.000     3.133    disp/line_reg_0_63_0_0__5_i_4_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.590 r  disp/line_reg_0_63_0_0__5_i_2/CO[1]
                         net (fo=15, routed)          0.583     4.173    disp/rgb[0][0]
    SLICE_X52Y49         LUT2 (Prop_lut2_I1_O)        0.329     4.502 r  disp/line_reg_0_63_0_0__3_i_22/O
                         net (fo=1, routed)           0.000     4.502    disp/line_reg_0_63_0_0__3_i_22_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.052 r  disp/line_reg_0_63_0_0__3_i_15/CO[3]
                         net (fo=1, routed)           0.001     5.053    disp/line_reg_0_63_0_0__3_i_15_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  disp/line_reg_0_63_0_0__4_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.167    disp/line_reg_0_63_0_0__4_i_3_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.324 r  disp/line_reg_0_63_0_0__4_i_2/CO[1]
                         net (fo=15, routed)          0.570     5.893    disp/rgb[5]_2[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I1_O)        0.329     6.222 r  disp/line_reg_0_63_0_0__2_i_13/O
                         net (fo=1, routed)           0.000     6.222    disp/line_reg_0_63_0_0__2_i_13_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.772 r  disp/line_reg_0_63_0_0__2_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.773    disp/line_reg_0_63_0_0__2_i_6_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.887 r  disp/line_reg_0_63_0_0__3_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.887    disp/line_reg_0_63_0_0__3_i_12_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.044 r  disp/line_reg_0_63_0_0__3_i_3/CO[1]
                         net (fo=15, routed)          0.928     7.973    disp/rgb[5]_4[0]
    SLICE_X54Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.773 r  disp/line_reg_0_63_0_0__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.773    disp/line_reg_0_63_0_0__1_i_6_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.890 r  disp/line_reg_0_63_0_0__2_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.890    disp/line_reg_0_63_0_0__2_i_3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.047 r  disp/line_reg_0_63_0_0__2_i_2/CO[1]
                         net (fo=16, routed)          0.684     9.731    disp/rgb[1]_1[0]
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.332    10.063 r  disp/line_reg_0_63_0_0__0_i_18/O
                         net (fo=1, routed)           0.000    10.063    disp/line_reg_0_63_0_0__0_i_18_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.613 r  disp/line_reg_0_63_0_0__0_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.614    disp/line_reg_0_63_0_0__0_i_7_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.728 r  disp/line_reg_0_63_0_0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.728    disp/line_reg_0_63_0_0__1_i_3_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.885 r  disp/line_reg_0_63_0_0__1_i_2/CO[1]
                         net (fo=15, routed)          0.714    11.599    disp/rgb[5]_8[0]
    SLICE_X57Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.384 r  disp/line_reg_0_63_0_0__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    12.385    disp/line_reg_0_63_0_0__0_i_6_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.499 r  disp/line_reg_0_63_0_0__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.499    disp/line_reg_0_63_0_0__0_i_3_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.656 r  disp/line_reg_0_63_0_0__0_i_2/CO[1]
                         net (fo=16, routed)          0.744    13.400    disp/rgb[5]_11[0]
    SLICE_X56Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    14.185 r  disp/line_reg_0_63_0_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.185    disp/line_reg_0_63_0_0_i_25_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.299 r  disp/line_reg_0_63_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.299    disp/line_reg_0_63_0_0_i_22_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.570 r  disp/line_reg_0_63_0_0_i_10/CO[0]
                         net (fo=2, routed)           0.579    15.149    disp/line_reg_0_63_0_0_i_10_n_3
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.373    15.522 r  disp/line_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.000    15.522    disp/line_reg_0_63_0_0_i_21_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.035 r  disp/line_reg_0_63_0_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.035    disp/line_reg_0_63_0_0_i_9_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.152 r  disp/line_reg_0_63_0_0__3_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.152    disp/line_reg_0_63_0_0__3_i_2_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.475 r  disp/line_reg_0_63_0_0__7_i_2/O[1]
                         net (fo=1, routed)           0.522    16.997    disp/line_reg_0_63_0_0__7_i_2_n_6
    SLICE_X51Y55         LUT5 (Prop_lut5_I0_O)        0.306    17.303 r  disp/line_reg_0_63_0_0__8_i_1/O
                         net (fo=4, routed)           0.635    17.938    disp/line_reg_0_63_0_0__8/D
    SLICE_X50Y54         RAMD64E                                      r  disp/line_reg_0_63_0_0__8/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.469     8.395    disp/line_reg_0_63_0_0__8/WCLK
    SLICE_X50Y54         RAMD64E                                      r  disp/line_reg_0_63_0_0__8/DP/CLK
                         clock pessimism              0.462     8.857    
                         clock uncertainty           -0.084     8.774    
    SLICE_X50Y54         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438     8.336    disp/line_reg_0_63_0_0__8/DP
  -------------------------------------------------------------------
                         required time                          8.336    
                         arrival time                         -17.938    
  -------------------------------------------------------------------
                         slack                                 -9.603    

Slack (VIOLATED) :        -9.548ns  (required time - arrival time)
  Source:                 disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_31_0_0__8/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.873ns  (logic 10.293ns (54.539%)  route 8.580ns (45.461%))
  Logic Levels:           31  (CARRY4=24 LUT2=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.653    -0.959    disp/clk_100MHz
    SLICE_X53Y46         FDRE                                         r  disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  disp/index_reg[5]/Q
                         net (fo=23, routed)          0.869     0.367    disp/index_reg_n_0_[5]
    SLICE_X50Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.491 r  disp/line_reg_0_63_0_0__6_i_12/O
                         net (fo=1, routed)           0.581     1.072    disp/line_reg_0_63_0_0__6_i_12_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.705 r  disp/line_reg_0_63_0_0__6_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.705    disp/line_reg_0_63_0_0__6_i_3_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  disp/line_reg_0_63_0_0__6_i_2/CO[3]
                         net (fo=13, routed)          1.190     3.009    disp/line_reg_0_63_0_0__6_i_2_n_0
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.133 r  disp/line_reg_0_63_0_0__5_i_4/O
                         net (fo=1, routed)           0.000     3.133    disp/line_reg_0_63_0_0__5_i_4_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.590 r  disp/line_reg_0_63_0_0__5_i_2/CO[1]
                         net (fo=15, routed)          0.583     4.173    disp/rgb[0][0]
    SLICE_X52Y49         LUT2 (Prop_lut2_I1_O)        0.329     4.502 r  disp/line_reg_0_63_0_0__3_i_22/O
                         net (fo=1, routed)           0.000     4.502    disp/line_reg_0_63_0_0__3_i_22_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.052 r  disp/line_reg_0_63_0_0__3_i_15/CO[3]
                         net (fo=1, routed)           0.001     5.053    disp/line_reg_0_63_0_0__3_i_15_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  disp/line_reg_0_63_0_0__4_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.167    disp/line_reg_0_63_0_0__4_i_3_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.324 r  disp/line_reg_0_63_0_0__4_i_2/CO[1]
                         net (fo=15, routed)          0.570     5.893    disp/rgb[5]_2[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I1_O)        0.329     6.222 r  disp/line_reg_0_63_0_0__2_i_13/O
                         net (fo=1, routed)           0.000     6.222    disp/line_reg_0_63_0_0__2_i_13_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.772 r  disp/line_reg_0_63_0_0__2_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.773    disp/line_reg_0_63_0_0__2_i_6_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.887 r  disp/line_reg_0_63_0_0__3_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.887    disp/line_reg_0_63_0_0__3_i_12_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.044 r  disp/line_reg_0_63_0_0__3_i_3/CO[1]
                         net (fo=15, routed)          0.928     7.973    disp/rgb[5]_4[0]
    SLICE_X54Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.773 r  disp/line_reg_0_63_0_0__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.773    disp/line_reg_0_63_0_0__1_i_6_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.890 r  disp/line_reg_0_63_0_0__2_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.890    disp/line_reg_0_63_0_0__2_i_3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.047 r  disp/line_reg_0_63_0_0__2_i_2/CO[1]
                         net (fo=16, routed)          0.684     9.731    disp/rgb[1]_1[0]
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.332    10.063 r  disp/line_reg_0_63_0_0__0_i_18/O
                         net (fo=1, routed)           0.000    10.063    disp/line_reg_0_63_0_0__0_i_18_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.613 r  disp/line_reg_0_63_0_0__0_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.614    disp/line_reg_0_63_0_0__0_i_7_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.728 r  disp/line_reg_0_63_0_0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.728    disp/line_reg_0_63_0_0__1_i_3_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.885 r  disp/line_reg_0_63_0_0__1_i_2/CO[1]
                         net (fo=15, routed)          0.714    11.599    disp/rgb[5]_8[0]
    SLICE_X57Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.384 r  disp/line_reg_0_63_0_0__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    12.385    disp/line_reg_0_63_0_0__0_i_6_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.499 r  disp/line_reg_0_63_0_0__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.499    disp/line_reg_0_63_0_0__0_i_3_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.656 r  disp/line_reg_0_63_0_0__0_i_2/CO[1]
                         net (fo=16, routed)          0.744    13.400    disp/rgb[5]_11[0]
    SLICE_X56Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    14.185 r  disp/line_reg_0_63_0_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.185    disp/line_reg_0_63_0_0_i_25_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.299 r  disp/line_reg_0_63_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.299    disp/line_reg_0_63_0_0_i_22_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.570 r  disp/line_reg_0_63_0_0_i_10/CO[0]
                         net (fo=2, routed)           0.579    15.149    disp/line_reg_0_63_0_0_i_10_n_3
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.373    15.522 r  disp/line_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.000    15.522    disp/line_reg_0_63_0_0_i_21_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.035 r  disp/line_reg_0_63_0_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.035    disp/line_reg_0_63_0_0_i_9_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.152 r  disp/line_reg_0_63_0_0__3_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.152    disp/line_reg_0_63_0_0__3_i_2_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.475 r  disp/line_reg_0_63_0_0__7_i_2/O[1]
                         net (fo=1, routed)           0.522    16.997    disp/line_reg_0_63_0_0__7_i_2_n_6
    SLICE_X51Y55         LUT5 (Prop_lut5_I0_O)        0.306    17.303 r  disp/line_reg_0_63_0_0__8_i_1/O
                         net (fo=4, routed)           0.611    17.914    disp/line_reg_0_31_0_0__8/D
    SLICE_X50Y56         RAMD32                                       r  disp/line_reg_0_31_0_0__8/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.469     8.395    disp/line_reg_0_31_0_0__8/WCLK
    SLICE_X50Y56         RAMD32                                       r  disp/line_reg_0_31_0_0__8/DP/CLK
                         clock pessimism              0.462     8.857    
                         clock uncertainty           -0.084     8.774    
    SLICE_X50Y56         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.407     8.367    disp/line_reg_0_31_0_0__8/DP
  -------------------------------------------------------------------
                         required time                          8.367    
                         arrival time                         -17.914    
  -------------------------------------------------------------------
                         slack                                 -9.548    

Slack (VIOLATED) :        -9.501ns  (required time - arrival time)
  Source:                 disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_63_0_0__7/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.898ns  (logic 10.178ns (53.856%)  route 8.720ns (46.144%))
  Logic Levels:           31  (CARRY4=24 LUT2=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.653    -0.959    disp/clk_100MHz
    SLICE_X53Y46         FDRE                                         r  disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  disp/index_reg[5]/Q
                         net (fo=23, routed)          0.869     0.367    disp/index_reg_n_0_[5]
    SLICE_X50Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.491 r  disp/line_reg_0_63_0_0__6_i_12/O
                         net (fo=1, routed)           0.581     1.072    disp/line_reg_0_63_0_0__6_i_12_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.705 r  disp/line_reg_0_63_0_0__6_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.705    disp/line_reg_0_63_0_0__6_i_3_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  disp/line_reg_0_63_0_0__6_i_2/CO[3]
                         net (fo=13, routed)          1.190     3.009    disp/line_reg_0_63_0_0__6_i_2_n_0
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.133 r  disp/line_reg_0_63_0_0__5_i_4/O
                         net (fo=1, routed)           0.000     3.133    disp/line_reg_0_63_0_0__5_i_4_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.590 r  disp/line_reg_0_63_0_0__5_i_2/CO[1]
                         net (fo=15, routed)          0.583     4.173    disp/rgb[0][0]
    SLICE_X52Y49         LUT2 (Prop_lut2_I1_O)        0.329     4.502 r  disp/line_reg_0_63_0_0__3_i_22/O
                         net (fo=1, routed)           0.000     4.502    disp/line_reg_0_63_0_0__3_i_22_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.052 r  disp/line_reg_0_63_0_0__3_i_15/CO[3]
                         net (fo=1, routed)           0.001     5.053    disp/line_reg_0_63_0_0__3_i_15_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  disp/line_reg_0_63_0_0__4_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.167    disp/line_reg_0_63_0_0__4_i_3_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.324 r  disp/line_reg_0_63_0_0__4_i_2/CO[1]
                         net (fo=15, routed)          0.570     5.893    disp/rgb[5]_2[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I1_O)        0.329     6.222 r  disp/line_reg_0_63_0_0__2_i_13/O
                         net (fo=1, routed)           0.000     6.222    disp/line_reg_0_63_0_0__2_i_13_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.772 r  disp/line_reg_0_63_0_0__2_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.773    disp/line_reg_0_63_0_0__2_i_6_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.887 r  disp/line_reg_0_63_0_0__3_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.887    disp/line_reg_0_63_0_0__3_i_12_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.044 r  disp/line_reg_0_63_0_0__3_i_3/CO[1]
                         net (fo=15, routed)          0.928     7.973    disp/rgb[5]_4[0]
    SLICE_X54Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.773 r  disp/line_reg_0_63_0_0__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.773    disp/line_reg_0_63_0_0__1_i_6_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.890 r  disp/line_reg_0_63_0_0__2_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.890    disp/line_reg_0_63_0_0__2_i_3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.047 r  disp/line_reg_0_63_0_0__2_i_2/CO[1]
                         net (fo=16, routed)          0.684     9.731    disp/rgb[1]_1[0]
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.332    10.063 r  disp/line_reg_0_63_0_0__0_i_18/O
                         net (fo=1, routed)           0.000    10.063    disp/line_reg_0_63_0_0__0_i_18_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.613 r  disp/line_reg_0_63_0_0__0_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.614    disp/line_reg_0_63_0_0__0_i_7_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.728 r  disp/line_reg_0_63_0_0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.728    disp/line_reg_0_63_0_0__1_i_3_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.885 r  disp/line_reg_0_63_0_0__1_i_2/CO[1]
                         net (fo=15, routed)          0.714    11.599    disp/rgb[5]_8[0]
    SLICE_X57Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.384 r  disp/line_reg_0_63_0_0__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    12.385    disp/line_reg_0_63_0_0__0_i_6_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.499 r  disp/line_reg_0_63_0_0__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.499    disp/line_reg_0_63_0_0__0_i_3_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.656 r  disp/line_reg_0_63_0_0__0_i_2/CO[1]
                         net (fo=16, routed)          0.744    13.400    disp/rgb[5]_11[0]
    SLICE_X56Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    14.185 r  disp/line_reg_0_63_0_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.185    disp/line_reg_0_63_0_0_i_25_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.299 r  disp/line_reg_0_63_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.299    disp/line_reg_0_63_0_0_i_22_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.570 r  disp/line_reg_0_63_0_0_i_10/CO[0]
                         net (fo=2, routed)           0.579    15.149    disp/line_reg_0_63_0_0_i_10_n_3
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.373    15.522 r  disp/line_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.000    15.522    disp/line_reg_0_63_0_0_i_21_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.035 r  disp/line_reg_0_63_0_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.035    disp/line_reg_0_63_0_0_i_9_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.152 r  disp/line_reg_0_63_0_0__3_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.152    disp/line_reg_0_63_0_0__3_i_2_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.371 r  disp/line_reg_0_63_0_0__7_i_2/O[0]
                         net (fo=1, routed)           0.523    16.894    disp/line_reg_0_63_0_0__7_i_2_n_7
    SLICE_X51Y55         LUT5 (Prop_lut5_I0_O)        0.295    17.189 r  disp/line_reg_0_63_0_0__7_i_1/O
                         net (fo=4, routed)           0.750    17.940    disp/line_reg_0_63_0_0__7/D
    SLICE_X50Y55         RAMD64E                                      r  disp/line_reg_0_63_0_0__7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.469     8.395    disp/line_reg_0_63_0_0__7/WCLK
    SLICE_X50Y55         RAMD64E                                      r  disp/line_reg_0_63_0_0__7/SP/CLK
                         clock pessimism              0.462     8.857    
                         clock uncertainty           -0.084     8.774    
    SLICE_X50Y55         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.439    disp/line_reg_0_63_0_0__7/SP
  -------------------------------------------------------------------
                         required time                          8.439    
                         arrival time                         -17.940    
  -------------------------------------------------------------------
                         slack                                 -9.501    

Slack (VIOLATED) :        -9.476ns  (required time - arrival time)
  Source:                 disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_63_0_0__6/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.770ns  (logic 10.169ns (54.177%)  route 8.601ns (45.823%))
  Logic Levels:           30  (CARRY4=23 LUT2=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.653    -0.959    disp/clk_100MHz
    SLICE_X53Y46         FDRE                                         r  disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  disp/index_reg[5]/Q
                         net (fo=23, routed)          0.869     0.367    disp/index_reg_n_0_[5]
    SLICE_X50Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.491 r  disp/line_reg_0_63_0_0__6_i_12/O
                         net (fo=1, routed)           0.581     1.072    disp/line_reg_0_63_0_0__6_i_12_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.705 r  disp/line_reg_0_63_0_0__6_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.705    disp/line_reg_0_63_0_0__6_i_3_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  disp/line_reg_0_63_0_0__6_i_2/CO[3]
                         net (fo=13, routed)          1.190     3.009    disp/line_reg_0_63_0_0__6_i_2_n_0
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.133 r  disp/line_reg_0_63_0_0__5_i_4/O
                         net (fo=1, routed)           0.000     3.133    disp/line_reg_0_63_0_0__5_i_4_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.590 r  disp/line_reg_0_63_0_0__5_i_2/CO[1]
                         net (fo=15, routed)          0.583     4.173    disp/rgb[0][0]
    SLICE_X52Y49         LUT2 (Prop_lut2_I1_O)        0.329     4.502 r  disp/line_reg_0_63_0_0__3_i_22/O
                         net (fo=1, routed)           0.000     4.502    disp/line_reg_0_63_0_0__3_i_22_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.052 r  disp/line_reg_0_63_0_0__3_i_15/CO[3]
                         net (fo=1, routed)           0.001     5.053    disp/line_reg_0_63_0_0__3_i_15_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  disp/line_reg_0_63_0_0__4_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.167    disp/line_reg_0_63_0_0__4_i_3_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.324 r  disp/line_reg_0_63_0_0__4_i_2/CO[1]
                         net (fo=15, routed)          0.570     5.893    disp/rgb[5]_2[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I1_O)        0.329     6.222 r  disp/line_reg_0_63_0_0__2_i_13/O
                         net (fo=1, routed)           0.000     6.222    disp/line_reg_0_63_0_0__2_i_13_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.772 r  disp/line_reg_0_63_0_0__2_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.773    disp/line_reg_0_63_0_0__2_i_6_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.887 r  disp/line_reg_0_63_0_0__3_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.887    disp/line_reg_0_63_0_0__3_i_12_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.044 r  disp/line_reg_0_63_0_0__3_i_3/CO[1]
                         net (fo=15, routed)          0.928     7.973    disp/rgb[5]_4[0]
    SLICE_X54Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.773 r  disp/line_reg_0_63_0_0__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.773    disp/line_reg_0_63_0_0__1_i_6_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.890 r  disp/line_reg_0_63_0_0__2_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.890    disp/line_reg_0_63_0_0__2_i_3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.047 r  disp/line_reg_0_63_0_0__2_i_2/CO[1]
                         net (fo=16, routed)          0.684     9.731    disp/rgb[1]_1[0]
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.332    10.063 r  disp/line_reg_0_63_0_0__0_i_18/O
                         net (fo=1, routed)           0.000    10.063    disp/line_reg_0_63_0_0__0_i_18_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.613 r  disp/line_reg_0_63_0_0__0_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.614    disp/line_reg_0_63_0_0__0_i_7_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.728 r  disp/line_reg_0_63_0_0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.728    disp/line_reg_0_63_0_0__1_i_3_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.885 r  disp/line_reg_0_63_0_0__1_i_2/CO[1]
                         net (fo=15, routed)          0.714    11.599    disp/rgb[5]_8[0]
    SLICE_X57Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.384 r  disp/line_reg_0_63_0_0__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    12.385    disp/line_reg_0_63_0_0__0_i_6_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.499 r  disp/line_reg_0_63_0_0__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.499    disp/line_reg_0_63_0_0__0_i_3_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.656 r  disp/line_reg_0_63_0_0__0_i_2/CO[1]
                         net (fo=16, routed)          0.744    13.400    disp/rgb[5]_11[0]
    SLICE_X56Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    14.185 r  disp/line_reg_0_63_0_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.185    disp/line_reg_0_63_0_0_i_25_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.299 r  disp/line_reg_0_63_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.299    disp/line_reg_0_63_0_0_i_22_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.570 r  disp/line_reg_0_63_0_0_i_10/CO[0]
                         net (fo=2, routed)           0.579    15.149    disp/line_reg_0_63_0_0_i_10_n_3
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.373    15.522 r  disp/line_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.000    15.522    disp/line_reg_0_63_0_0_i_21_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.035 r  disp/line_reg_0_63_0_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.035    disp/line_reg_0_63_0_0_i_9_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.350 r  disp/line_reg_0_63_0_0__3_i_2/O[3]
                         net (fo=1, routed)           0.523    16.873    disp/line_reg_0_63_0_0__3_i_2_n_4
    SLICE_X53Y55         LUT6 (Prop_lut6_I0_O)        0.307    17.180 r  disp/line_reg_0_63_0_0__6_i_1/O
                         net (fo=4, routed)           0.632    17.812    disp/line_reg_0_63_0_0__6/D
    SLICE_X50Y55         RAMD64E                                      r  disp/line_reg_0_63_0_0__6/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.469     8.395    disp/line_reg_0_63_0_0__6/WCLK
    SLICE_X50Y55         RAMD64E                                      r  disp/line_reg_0_63_0_0__6/DP/CLK
                         clock pessimism              0.462     8.857    
                         clock uncertainty           -0.084     8.774    
    SLICE_X50Y55         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438     8.336    disp/line_reg_0_63_0_0__6/DP
  -------------------------------------------------------------------
                         required time                          8.336    
                         arrival time                         -17.812    
  -------------------------------------------------------------------
                         slack                                 -9.476    

Slack (VIOLATED) :        -9.421ns  (required time - arrival time)
  Source:                 disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_63_0_0__9/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.531ns  (logic 10.204ns (55.064%)  route 8.327ns (44.936%))
  Logic Levels:           31  (CARRY4=24 LUT2=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.653    -0.959    disp/clk_100MHz
    SLICE_X53Y46         FDRE                                         r  disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  disp/index_reg[5]/Q
                         net (fo=23, routed)          0.869     0.367    disp/index_reg_n_0_[5]
    SLICE_X50Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.491 r  disp/line_reg_0_63_0_0__6_i_12/O
                         net (fo=1, routed)           0.581     1.072    disp/line_reg_0_63_0_0__6_i_12_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.705 r  disp/line_reg_0_63_0_0__6_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.705    disp/line_reg_0_63_0_0__6_i_3_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  disp/line_reg_0_63_0_0__6_i_2/CO[3]
                         net (fo=13, routed)          1.190     3.009    disp/line_reg_0_63_0_0__6_i_2_n_0
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.133 r  disp/line_reg_0_63_0_0__5_i_4/O
                         net (fo=1, routed)           0.000     3.133    disp/line_reg_0_63_0_0__5_i_4_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.590 r  disp/line_reg_0_63_0_0__5_i_2/CO[1]
                         net (fo=15, routed)          0.583     4.173    disp/rgb[0][0]
    SLICE_X52Y49         LUT2 (Prop_lut2_I1_O)        0.329     4.502 r  disp/line_reg_0_63_0_0__3_i_22/O
                         net (fo=1, routed)           0.000     4.502    disp/line_reg_0_63_0_0__3_i_22_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.052 r  disp/line_reg_0_63_0_0__3_i_15/CO[3]
                         net (fo=1, routed)           0.001     5.053    disp/line_reg_0_63_0_0__3_i_15_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  disp/line_reg_0_63_0_0__4_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.167    disp/line_reg_0_63_0_0__4_i_3_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.324 r  disp/line_reg_0_63_0_0__4_i_2/CO[1]
                         net (fo=15, routed)          0.570     5.893    disp/rgb[5]_2[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I1_O)        0.329     6.222 r  disp/line_reg_0_63_0_0__2_i_13/O
                         net (fo=1, routed)           0.000     6.222    disp/line_reg_0_63_0_0__2_i_13_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.772 r  disp/line_reg_0_63_0_0__2_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.773    disp/line_reg_0_63_0_0__2_i_6_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.887 r  disp/line_reg_0_63_0_0__3_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.887    disp/line_reg_0_63_0_0__3_i_12_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.044 r  disp/line_reg_0_63_0_0__3_i_3/CO[1]
                         net (fo=15, routed)          0.928     7.973    disp/rgb[5]_4[0]
    SLICE_X54Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.773 r  disp/line_reg_0_63_0_0__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.773    disp/line_reg_0_63_0_0__1_i_6_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.890 r  disp/line_reg_0_63_0_0__2_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.890    disp/line_reg_0_63_0_0__2_i_3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.047 r  disp/line_reg_0_63_0_0__2_i_2/CO[1]
                         net (fo=16, routed)          0.684     9.731    disp/rgb[1]_1[0]
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.332    10.063 r  disp/line_reg_0_63_0_0__0_i_18/O
                         net (fo=1, routed)           0.000    10.063    disp/line_reg_0_63_0_0__0_i_18_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.613 r  disp/line_reg_0_63_0_0__0_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.614    disp/line_reg_0_63_0_0__0_i_7_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.728 r  disp/line_reg_0_63_0_0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.728    disp/line_reg_0_63_0_0__1_i_3_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.885 r  disp/line_reg_0_63_0_0__1_i_2/CO[1]
                         net (fo=15, routed)          0.714    11.599    disp/rgb[5]_8[0]
    SLICE_X57Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.384 r  disp/line_reg_0_63_0_0__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    12.385    disp/line_reg_0_63_0_0__0_i_6_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.499 r  disp/line_reg_0_63_0_0__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.499    disp/line_reg_0_63_0_0__0_i_3_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.656 r  disp/line_reg_0_63_0_0__0_i_2/CO[1]
                         net (fo=16, routed)          0.744    13.400    disp/rgb[5]_11[0]
    SLICE_X56Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    14.185 r  disp/line_reg_0_63_0_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.185    disp/line_reg_0_63_0_0_i_25_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.299 r  disp/line_reg_0_63_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.299    disp/line_reg_0_63_0_0_i_22_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.570 r  disp/line_reg_0_63_0_0_i_10/CO[0]
                         net (fo=2, routed)           0.579    15.149    disp/line_reg_0_63_0_0_i_10_n_3
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.373    15.522 r  disp/line_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.000    15.522    disp/line_reg_0_63_0_0_i_21_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.035 r  disp/line_reg_0_63_0_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.035    disp/line_reg_0_63_0_0_i_9_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.152 r  disp/line_reg_0_63_0_0__3_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.152    disp/line_reg_0_63_0_0__3_i_2_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.391 r  disp/line_reg_0_63_0_0__7_i_2/O[2]
                         net (fo=1, routed)           0.299    16.690    disp/line_reg_0_63_0_0__7_i_2_n_5
    SLICE_X55Y55         LUT5 (Prop_lut5_I0_O)        0.301    16.991 r  disp/line_reg_0_63_0_0__9_i_1/O
                         net (fo=4, routed)           0.582    17.572    disp/line_reg_0_63_0_0__9/D
    SLICE_X50Y54         RAMD64E                                      r  disp/line_reg_0_63_0_0__9/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.469     8.395    disp/line_reg_0_63_0_0__9/WCLK
    SLICE_X50Y54         RAMD64E                                      r  disp/line_reg_0_63_0_0__9/DP/CLK
                         clock pessimism              0.462     8.857    
                         clock uncertainty           -0.084     8.774    
    SLICE_X50Y54         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622     8.152    disp/line_reg_0_63_0_0__9/DP
  -------------------------------------------------------------------
                         required time                          8.152    
                         arrival time                         -17.572    
  -------------------------------------------------------------------
                         slack                                 -9.421    

Slack (VIOLATED) :        -9.349ns  (required time - arrival time)
  Source:                 disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_63_0_0__8/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.897ns  (logic 10.293ns (54.470%)  route 8.604ns (45.530%))
  Logic Levels:           31  (CARRY4=24 LUT2=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.653    -0.959    disp/clk_100MHz
    SLICE_X53Y46         FDRE                                         r  disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  disp/index_reg[5]/Q
                         net (fo=23, routed)          0.869     0.367    disp/index_reg_n_0_[5]
    SLICE_X50Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.491 r  disp/line_reg_0_63_0_0__6_i_12/O
                         net (fo=1, routed)           0.581     1.072    disp/line_reg_0_63_0_0__6_i_12_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.705 r  disp/line_reg_0_63_0_0__6_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.705    disp/line_reg_0_63_0_0__6_i_3_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  disp/line_reg_0_63_0_0__6_i_2/CO[3]
                         net (fo=13, routed)          1.190     3.009    disp/line_reg_0_63_0_0__6_i_2_n_0
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.133 r  disp/line_reg_0_63_0_0__5_i_4/O
                         net (fo=1, routed)           0.000     3.133    disp/line_reg_0_63_0_0__5_i_4_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.590 r  disp/line_reg_0_63_0_0__5_i_2/CO[1]
                         net (fo=15, routed)          0.583     4.173    disp/rgb[0][0]
    SLICE_X52Y49         LUT2 (Prop_lut2_I1_O)        0.329     4.502 r  disp/line_reg_0_63_0_0__3_i_22/O
                         net (fo=1, routed)           0.000     4.502    disp/line_reg_0_63_0_0__3_i_22_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.052 r  disp/line_reg_0_63_0_0__3_i_15/CO[3]
                         net (fo=1, routed)           0.001     5.053    disp/line_reg_0_63_0_0__3_i_15_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  disp/line_reg_0_63_0_0__4_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.167    disp/line_reg_0_63_0_0__4_i_3_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.324 r  disp/line_reg_0_63_0_0__4_i_2/CO[1]
                         net (fo=15, routed)          0.570     5.893    disp/rgb[5]_2[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I1_O)        0.329     6.222 r  disp/line_reg_0_63_0_0__2_i_13/O
                         net (fo=1, routed)           0.000     6.222    disp/line_reg_0_63_0_0__2_i_13_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.772 r  disp/line_reg_0_63_0_0__2_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.773    disp/line_reg_0_63_0_0__2_i_6_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.887 r  disp/line_reg_0_63_0_0__3_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.887    disp/line_reg_0_63_0_0__3_i_12_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.044 r  disp/line_reg_0_63_0_0__3_i_3/CO[1]
                         net (fo=15, routed)          0.928     7.973    disp/rgb[5]_4[0]
    SLICE_X54Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.773 r  disp/line_reg_0_63_0_0__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.773    disp/line_reg_0_63_0_0__1_i_6_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.890 r  disp/line_reg_0_63_0_0__2_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.890    disp/line_reg_0_63_0_0__2_i_3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.047 r  disp/line_reg_0_63_0_0__2_i_2/CO[1]
                         net (fo=16, routed)          0.684     9.731    disp/rgb[1]_1[0]
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.332    10.063 r  disp/line_reg_0_63_0_0__0_i_18/O
                         net (fo=1, routed)           0.000    10.063    disp/line_reg_0_63_0_0__0_i_18_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.613 r  disp/line_reg_0_63_0_0__0_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.614    disp/line_reg_0_63_0_0__0_i_7_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.728 r  disp/line_reg_0_63_0_0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.728    disp/line_reg_0_63_0_0__1_i_3_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.885 r  disp/line_reg_0_63_0_0__1_i_2/CO[1]
                         net (fo=15, routed)          0.714    11.599    disp/rgb[5]_8[0]
    SLICE_X57Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.384 r  disp/line_reg_0_63_0_0__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    12.385    disp/line_reg_0_63_0_0__0_i_6_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.499 r  disp/line_reg_0_63_0_0__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.499    disp/line_reg_0_63_0_0__0_i_3_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.656 r  disp/line_reg_0_63_0_0__0_i_2/CO[1]
                         net (fo=16, routed)          0.744    13.400    disp/rgb[5]_11[0]
    SLICE_X56Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    14.185 r  disp/line_reg_0_63_0_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.185    disp/line_reg_0_63_0_0_i_25_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.299 r  disp/line_reg_0_63_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.299    disp/line_reg_0_63_0_0_i_22_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.570 r  disp/line_reg_0_63_0_0_i_10/CO[0]
                         net (fo=2, routed)           0.579    15.149    disp/line_reg_0_63_0_0_i_10_n_3
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.373    15.522 r  disp/line_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.000    15.522    disp/line_reg_0_63_0_0_i_21_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.035 r  disp/line_reg_0_63_0_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.035    disp/line_reg_0_63_0_0_i_9_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.152 r  disp/line_reg_0_63_0_0__3_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.152    disp/line_reg_0_63_0_0__3_i_2_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.475 r  disp/line_reg_0_63_0_0__7_i_2/O[1]
                         net (fo=1, routed)           0.522    16.997    disp/line_reg_0_63_0_0__7_i_2_n_6
    SLICE_X51Y55         LUT5 (Prop_lut5_I0_O)        0.306    17.303 r  disp/line_reg_0_63_0_0__8_i_1/O
                         net (fo=4, routed)           0.635    17.938    disp/line_reg_0_63_0_0__8/D
    SLICE_X50Y54         RAMD64E                                      r  disp/line_reg_0_63_0_0__8/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.469     8.395    disp/line_reg_0_63_0_0__8/WCLK
    SLICE_X50Y54         RAMD64E                                      r  disp/line_reg_0_63_0_0__8/SP/CLK
                         clock pessimism              0.462     8.857    
                         clock uncertainty           -0.084     8.774    
    SLICE_X50Y54         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.184     8.590    disp/line_reg_0_63_0_0__8/SP
  -------------------------------------------------------------------
                         required time                          8.590    
                         arrival time                         -17.938    
  -------------------------------------------------------------------
                         slack                                 -9.349    

Slack (VIOLATED) :        -9.326ns  (required time - arrival time)
  Source:                 disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_31_0_0__8/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.873ns  (logic 10.293ns (54.539%)  route 8.580ns (45.461%))
  Logic Levels:           31  (CARRY4=24 LUT2=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.653    -0.959    disp/clk_100MHz
    SLICE_X53Y46         FDRE                                         r  disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  disp/index_reg[5]/Q
                         net (fo=23, routed)          0.869     0.367    disp/index_reg_n_0_[5]
    SLICE_X50Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.491 r  disp/line_reg_0_63_0_0__6_i_12/O
                         net (fo=1, routed)           0.581     1.072    disp/line_reg_0_63_0_0__6_i_12_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.705 r  disp/line_reg_0_63_0_0__6_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.705    disp/line_reg_0_63_0_0__6_i_3_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  disp/line_reg_0_63_0_0__6_i_2/CO[3]
                         net (fo=13, routed)          1.190     3.009    disp/line_reg_0_63_0_0__6_i_2_n_0
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.133 r  disp/line_reg_0_63_0_0__5_i_4/O
                         net (fo=1, routed)           0.000     3.133    disp/line_reg_0_63_0_0__5_i_4_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.590 r  disp/line_reg_0_63_0_0__5_i_2/CO[1]
                         net (fo=15, routed)          0.583     4.173    disp/rgb[0][0]
    SLICE_X52Y49         LUT2 (Prop_lut2_I1_O)        0.329     4.502 r  disp/line_reg_0_63_0_0__3_i_22/O
                         net (fo=1, routed)           0.000     4.502    disp/line_reg_0_63_0_0__3_i_22_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.052 r  disp/line_reg_0_63_0_0__3_i_15/CO[3]
                         net (fo=1, routed)           0.001     5.053    disp/line_reg_0_63_0_0__3_i_15_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  disp/line_reg_0_63_0_0__4_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.167    disp/line_reg_0_63_0_0__4_i_3_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.324 r  disp/line_reg_0_63_0_0__4_i_2/CO[1]
                         net (fo=15, routed)          0.570     5.893    disp/rgb[5]_2[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I1_O)        0.329     6.222 r  disp/line_reg_0_63_0_0__2_i_13/O
                         net (fo=1, routed)           0.000     6.222    disp/line_reg_0_63_0_0__2_i_13_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.772 r  disp/line_reg_0_63_0_0__2_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.773    disp/line_reg_0_63_0_0__2_i_6_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.887 r  disp/line_reg_0_63_0_0__3_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.887    disp/line_reg_0_63_0_0__3_i_12_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.044 r  disp/line_reg_0_63_0_0__3_i_3/CO[1]
                         net (fo=15, routed)          0.928     7.973    disp/rgb[5]_4[0]
    SLICE_X54Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.773 r  disp/line_reg_0_63_0_0__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.773    disp/line_reg_0_63_0_0__1_i_6_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.890 r  disp/line_reg_0_63_0_0__2_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.890    disp/line_reg_0_63_0_0__2_i_3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.047 r  disp/line_reg_0_63_0_0__2_i_2/CO[1]
                         net (fo=16, routed)          0.684     9.731    disp/rgb[1]_1[0]
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.332    10.063 r  disp/line_reg_0_63_0_0__0_i_18/O
                         net (fo=1, routed)           0.000    10.063    disp/line_reg_0_63_0_0__0_i_18_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.613 r  disp/line_reg_0_63_0_0__0_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.614    disp/line_reg_0_63_0_0__0_i_7_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.728 r  disp/line_reg_0_63_0_0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.728    disp/line_reg_0_63_0_0__1_i_3_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.885 r  disp/line_reg_0_63_0_0__1_i_2/CO[1]
                         net (fo=15, routed)          0.714    11.599    disp/rgb[5]_8[0]
    SLICE_X57Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.384 r  disp/line_reg_0_63_0_0__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    12.385    disp/line_reg_0_63_0_0__0_i_6_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.499 r  disp/line_reg_0_63_0_0__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.499    disp/line_reg_0_63_0_0__0_i_3_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.656 r  disp/line_reg_0_63_0_0__0_i_2/CO[1]
                         net (fo=16, routed)          0.744    13.400    disp/rgb[5]_11[0]
    SLICE_X56Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    14.185 r  disp/line_reg_0_63_0_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.185    disp/line_reg_0_63_0_0_i_25_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.299 r  disp/line_reg_0_63_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.299    disp/line_reg_0_63_0_0_i_22_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.570 r  disp/line_reg_0_63_0_0_i_10/CO[0]
                         net (fo=2, routed)           0.579    15.149    disp/line_reg_0_63_0_0_i_10_n_3
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.373    15.522 r  disp/line_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.000    15.522    disp/line_reg_0_63_0_0_i_21_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.035 r  disp/line_reg_0_63_0_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.035    disp/line_reg_0_63_0_0_i_9_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.152 r  disp/line_reg_0_63_0_0__3_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.152    disp/line_reg_0_63_0_0__3_i_2_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.475 r  disp/line_reg_0_63_0_0__7_i_2/O[1]
                         net (fo=1, routed)           0.522    16.997    disp/line_reg_0_63_0_0__7_i_2_n_6
    SLICE_X51Y55         LUT5 (Prop_lut5_I0_O)        0.306    17.303 r  disp/line_reg_0_63_0_0__8_i_1/O
                         net (fo=4, routed)           0.611    17.914    disp/line_reg_0_31_0_0__8/D
    SLICE_X50Y56         RAMD32                                       r  disp/line_reg_0_31_0_0__8/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.469     8.395    disp/line_reg_0_31_0_0__8/WCLK
    SLICE_X50Y56         RAMD32                                       r  disp/line_reg_0_31_0_0__8/SP/CLK
                         clock pessimism              0.462     8.857    
                         clock uncertainty           -0.084     8.774    
    SLICE_X50Y56         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185     8.589    disp/line_reg_0_31_0_0__8/SP
  -------------------------------------------------------------------
                         required time                          8.589    
                         arrival time                         -17.914    
  -------------------------------------------------------------------
                         slack                                 -9.326    

Slack (VIOLATED) :        -9.312ns  (required time - arrival time)
  Source:                 disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_31_0_0__7/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.806ns  (logic 10.178ns (54.120%)  route 8.628ns (45.880%))
  Logic Levels:           31  (CARRY4=24 LUT2=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.653    -0.959    disp/clk_100MHz
    SLICE_X53Y46         FDRE                                         r  disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  disp/index_reg[5]/Q
                         net (fo=23, routed)          0.869     0.367    disp/index_reg_n_0_[5]
    SLICE_X50Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.491 r  disp/line_reg_0_63_0_0__6_i_12/O
                         net (fo=1, routed)           0.581     1.072    disp/line_reg_0_63_0_0__6_i_12_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.705 r  disp/line_reg_0_63_0_0__6_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.705    disp/line_reg_0_63_0_0__6_i_3_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  disp/line_reg_0_63_0_0__6_i_2/CO[3]
                         net (fo=13, routed)          1.190     3.009    disp/line_reg_0_63_0_0__6_i_2_n_0
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.133 r  disp/line_reg_0_63_0_0__5_i_4/O
                         net (fo=1, routed)           0.000     3.133    disp/line_reg_0_63_0_0__5_i_4_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.590 r  disp/line_reg_0_63_0_0__5_i_2/CO[1]
                         net (fo=15, routed)          0.583     4.173    disp/rgb[0][0]
    SLICE_X52Y49         LUT2 (Prop_lut2_I1_O)        0.329     4.502 r  disp/line_reg_0_63_0_0__3_i_22/O
                         net (fo=1, routed)           0.000     4.502    disp/line_reg_0_63_0_0__3_i_22_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.052 r  disp/line_reg_0_63_0_0__3_i_15/CO[3]
                         net (fo=1, routed)           0.001     5.053    disp/line_reg_0_63_0_0__3_i_15_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  disp/line_reg_0_63_0_0__4_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.167    disp/line_reg_0_63_0_0__4_i_3_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.324 r  disp/line_reg_0_63_0_0__4_i_2/CO[1]
                         net (fo=15, routed)          0.570     5.893    disp/rgb[5]_2[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I1_O)        0.329     6.222 r  disp/line_reg_0_63_0_0__2_i_13/O
                         net (fo=1, routed)           0.000     6.222    disp/line_reg_0_63_0_0__2_i_13_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.772 r  disp/line_reg_0_63_0_0__2_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.773    disp/line_reg_0_63_0_0__2_i_6_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.887 r  disp/line_reg_0_63_0_0__3_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.887    disp/line_reg_0_63_0_0__3_i_12_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.044 r  disp/line_reg_0_63_0_0__3_i_3/CO[1]
                         net (fo=15, routed)          0.928     7.973    disp/rgb[5]_4[0]
    SLICE_X54Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.773 r  disp/line_reg_0_63_0_0__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.773    disp/line_reg_0_63_0_0__1_i_6_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.890 r  disp/line_reg_0_63_0_0__2_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.890    disp/line_reg_0_63_0_0__2_i_3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.047 r  disp/line_reg_0_63_0_0__2_i_2/CO[1]
                         net (fo=16, routed)          0.684     9.731    disp/rgb[1]_1[0]
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.332    10.063 r  disp/line_reg_0_63_0_0__0_i_18/O
                         net (fo=1, routed)           0.000    10.063    disp/line_reg_0_63_0_0__0_i_18_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.613 r  disp/line_reg_0_63_0_0__0_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.614    disp/line_reg_0_63_0_0__0_i_7_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.728 r  disp/line_reg_0_63_0_0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.728    disp/line_reg_0_63_0_0__1_i_3_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.885 r  disp/line_reg_0_63_0_0__1_i_2/CO[1]
                         net (fo=15, routed)          0.714    11.599    disp/rgb[5]_8[0]
    SLICE_X57Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.384 r  disp/line_reg_0_63_0_0__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    12.385    disp/line_reg_0_63_0_0__0_i_6_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.499 r  disp/line_reg_0_63_0_0__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.499    disp/line_reg_0_63_0_0__0_i_3_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.656 r  disp/line_reg_0_63_0_0__0_i_2/CO[1]
                         net (fo=16, routed)          0.744    13.400    disp/rgb[5]_11[0]
    SLICE_X56Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    14.185 r  disp/line_reg_0_63_0_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.185    disp/line_reg_0_63_0_0_i_25_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.299 r  disp/line_reg_0_63_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.299    disp/line_reg_0_63_0_0_i_22_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.570 r  disp/line_reg_0_63_0_0_i_10/CO[0]
                         net (fo=2, routed)           0.579    15.149    disp/line_reg_0_63_0_0_i_10_n_3
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.373    15.522 r  disp/line_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.000    15.522    disp/line_reg_0_63_0_0_i_21_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.035 r  disp/line_reg_0_63_0_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.035    disp/line_reg_0_63_0_0_i_9_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.152 r  disp/line_reg_0_63_0_0__3_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.152    disp/line_reg_0_63_0_0__3_i_2_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.371 r  disp/line_reg_0_63_0_0__7_i_2/O[0]
                         net (fo=1, routed)           0.523    16.894    disp/line_reg_0_63_0_0__7_i_2_n_7
    SLICE_X51Y55         LUT5 (Prop_lut5_I0_O)        0.295    17.189 r  disp/line_reg_0_63_0_0__7_i_1/O
                         net (fo=4, routed)           0.658    17.848    disp/line_reg_0_31_0_0__7/D
    SLICE_X50Y56         RAMD32                                       r  disp/line_reg_0_31_0_0__7/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.469     8.395    disp/line_reg_0_31_0_0__7/WCLK
    SLICE_X50Y56         RAMD32                                       r  disp/line_reg_0_31_0_0__7/DP/CLK
                         clock pessimism              0.462     8.857    
                         clock uncertainty           -0.084     8.774    
    SLICE_X50Y56         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.238     8.536    disp/line_reg_0_31_0_0__7/DP
  -------------------------------------------------------------------
                         required time                          8.536    
                         arrival time                         -17.848    
  -------------------------------------------------------------------
                         slack                                 -9.312    

Slack (VIOLATED) :        -9.304ns  (required time - arrival time)
  Source:                 disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_31_0_0__4/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.630ns  (logic 10.176ns (54.621%)  route 8.454ns (45.379%))
  Logic Levels:           30  (CARRY4=23 LUT2=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.653    -0.959    disp/clk_100MHz
    SLICE_X53Y46         FDRE                                         r  disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  disp/index_reg[5]/Q
                         net (fo=23, routed)          0.869     0.367    disp/index_reg_n_0_[5]
    SLICE_X50Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.491 r  disp/line_reg_0_63_0_0__6_i_12/O
                         net (fo=1, routed)           0.581     1.072    disp/line_reg_0_63_0_0__6_i_12_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.705 r  disp/line_reg_0_63_0_0__6_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.705    disp/line_reg_0_63_0_0__6_i_3_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  disp/line_reg_0_63_0_0__6_i_2/CO[3]
                         net (fo=13, routed)          1.190     3.009    disp/line_reg_0_63_0_0__6_i_2_n_0
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.133 r  disp/line_reg_0_63_0_0__5_i_4/O
                         net (fo=1, routed)           0.000     3.133    disp/line_reg_0_63_0_0__5_i_4_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.590 r  disp/line_reg_0_63_0_0__5_i_2/CO[1]
                         net (fo=15, routed)          0.583     4.173    disp/rgb[0][0]
    SLICE_X52Y49         LUT2 (Prop_lut2_I1_O)        0.329     4.502 r  disp/line_reg_0_63_0_0__3_i_22/O
                         net (fo=1, routed)           0.000     4.502    disp/line_reg_0_63_0_0__3_i_22_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.052 r  disp/line_reg_0_63_0_0__3_i_15/CO[3]
                         net (fo=1, routed)           0.001     5.053    disp/line_reg_0_63_0_0__3_i_15_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  disp/line_reg_0_63_0_0__4_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.167    disp/line_reg_0_63_0_0__4_i_3_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.324 r  disp/line_reg_0_63_0_0__4_i_2/CO[1]
                         net (fo=15, routed)          0.570     5.893    disp/rgb[5]_2[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I1_O)        0.329     6.222 r  disp/line_reg_0_63_0_0__2_i_13/O
                         net (fo=1, routed)           0.000     6.222    disp/line_reg_0_63_0_0__2_i_13_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.772 r  disp/line_reg_0_63_0_0__2_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.773    disp/line_reg_0_63_0_0__2_i_6_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.887 r  disp/line_reg_0_63_0_0__3_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.887    disp/line_reg_0_63_0_0__3_i_12_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.044 r  disp/line_reg_0_63_0_0__3_i_3/CO[1]
                         net (fo=15, routed)          0.928     7.973    disp/rgb[5]_4[0]
    SLICE_X54Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.773 r  disp/line_reg_0_63_0_0__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.773    disp/line_reg_0_63_0_0__1_i_6_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.890 r  disp/line_reg_0_63_0_0__2_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.890    disp/line_reg_0_63_0_0__2_i_3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.047 r  disp/line_reg_0_63_0_0__2_i_2/CO[1]
                         net (fo=16, routed)          0.684     9.731    disp/rgb[1]_1[0]
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.332    10.063 r  disp/line_reg_0_63_0_0__0_i_18/O
                         net (fo=1, routed)           0.000    10.063    disp/line_reg_0_63_0_0__0_i_18_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.613 r  disp/line_reg_0_63_0_0__0_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.614    disp/line_reg_0_63_0_0__0_i_7_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.728 r  disp/line_reg_0_63_0_0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.728    disp/line_reg_0_63_0_0__1_i_3_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.885 r  disp/line_reg_0_63_0_0__1_i_2/CO[1]
                         net (fo=15, routed)          0.714    11.599    disp/rgb[5]_8[0]
    SLICE_X57Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.384 r  disp/line_reg_0_63_0_0__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    12.385    disp/line_reg_0_63_0_0__0_i_6_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.499 r  disp/line_reg_0_63_0_0__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.499    disp/line_reg_0_63_0_0__0_i_3_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.656 r  disp/line_reg_0_63_0_0__0_i_2/CO[1]
                         net (fo=16, routed)          0.744    13.400    disp/rgb[5]_11[0]
    SLICE_X56Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    14.185 r  disp/line_reg_0_63_0_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.185    disp/line_reg_0_63_0_0_i_25_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.299 r  disp/line_reg_0_63_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.299    disp/line_reg_0_63_0_0_i_22_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.570 r  disp/line_reg_0_63_0_0_i_10/CO[0]
                         net (fo=2, routed)           0.579    15.149    disp/line_reg_0_63_0_0_i_10_n_3
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.373    15.522 r  disp/line_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.000    15.522    disp/line_reg_0_63_0_0_i_21_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.035 r  disp/line_reg_0_63_0_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.035    disp/line_reg_0_63_0_0_i_9_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.358 r  disp/line_reg_0_63_0_0__3_i_2/O[1]
                         net (fo=1, routed)           0.519    16.877    disp/line_reg_0_63_0_0__3_i_2_n_6
    SLICE_X53Y54         LUT6 (Prop_lut6_I0_O)        0.306    17.183 r  disp/line_reg_0_63_0_0__4_i_1/O
                         net (fo=4, routed)           0.489    17.672    disp/line_reg_0_31_0_0__4/D
    SLICE_X50Y52         RAMD32                                       r  disp/line_reg_0_31_0_0__4/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.470     8.396    disp/line_reg_0_31_0_0__4/WCLK
    SLICE_X50Y52         RAMD32                                       r  disp/line_reg_0_31_0_0__4/DP/CLK
                         clock pessimism              0.462     8.858    
                         clock uncertainty           -0.084     8.775    
    SLICE_X50Y52         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.407     8.368    disp/line_reg_0_31_0_0__4/DP
  -------------------------------------------------------------------
                         required time                          8.368    
                         arrival time                         -17.672    
  -------------------------------------------------------------------
                         slack                                 -9.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.681%)  route 0.131ns (44.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.640    -0.538    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X46Y105        FDRE                                         r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y105        FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=16, routed)          0.131    -0.244    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X47Y105        FDRE                                         r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.912    -0.773    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X47Y105        FDRE                                         r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.248    -0.525    
    SLICE_X47Y105        FDRE (Hold_fdre_C_D)         0.070    -0.455    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/block5_reg_0_7_0_0/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.141ns (17.396%)  route 0.670ns (82.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.557    -0.622    disp/clk_100MHz
    SLICE_X43Y58         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.670     0.189    disp/block5_reg_0_7_0_0/A1
    SLICE_X62Y54         RAMS32                                       r  disp/block5_reg_0_7_0_0/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.850    -0.835    disp/block5_reg_0_7_0_0/WCLK
    SLICE_X62Y54         RAMS32                                       r  disp/block5_reg_0_7_0_0/SP/CLK
                         clock pessimism              0.502    -0.333    
    SLICE_X62Y54         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.024    disp/block5_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/block5_reg_0_7_1_1/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.141ns (17.396%)  route 0.670ns (82.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.557    -0.622    disp/clk_100MHz
    SLICE_X43Y58         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.670     0.189    disp/block5_reg_0_7_1_1/A1
    SLICE_X62Y54         RAMS32                                       r  disp/block5_reg_0_7_1_1/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.850    -0.835    disp/block5_reg_0_7_1_1/WCLK
    SLICE_X62Y54         RAMS32                                       r  disp/block5_reg_0_7_1_1/SP/CLK
                         clock pessimism              0.502    -0.333    
    SLICE_X62Y54         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.024    disp/block5_reg_0_7_1_1/SP
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/block5_reg_0_7_2_2/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.141ns (17.396%)  route 0.670ns (82.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.557    -0.622    disp/clk_100MHz
    SLICE_X43Y58         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.670     0.189    disp/block5_reg_0_7_2_2/A1
    SLICE_X62Y54         RAMS32                                       r  disp/block5_reg_0_7_2_2/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.850    -0.835    disp/block5_reg_0_7_2_2/WCLK
    SLICE_X62Y54         RAMS32                                       r  disp/block5_reg_0_7_2_2/SP/CLK
                         clock pessimism              0.502    -0.333    
    SLICE_X62Y54         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.024    disp/block5_reg_0_7_2_2/SP
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/block5_reg_0_7_3_3/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.141ns (17.396%)  route 0.670ns (82.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.557    -0.622    disp/clk_100MHz
    SLICE_X43Y58         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.670     0.189    disp/block5_reg_0_7_3_3/A1
    SLICE_X62Y54         RAMS32                                       r  disp/block5_reg_0_7_3_3/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.850    -0.835    disp/block5_reg_0_7_3_3/WCLK
    SLICE_X62Y54         RAMS32                                       r  disp/block5_reg_0_7_3_3/SP/CLK
                         clock pessimism              0.502    -0.333    
    SLICE_X62Y54         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.024    disp/block5_reg_0_7_3_3/SP
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 disp/rcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/rcnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.476%)  route 0.143ns (43.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.556    -0.623    disp/clk_100MHz
    SLICE_X49Y57         FDRE                                         r  disp/rcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  disp/rcnt_reg[3]/Q
                         net (fo=15, routed)          0.143    -0.338    disp/rcnt_reg_n_0_[3]
    SLICE_X48Y57         LUT6 (Prop_lut6_I3_O)        0.045    -0.293 r  disp/rcnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    disp/rcnt[6]_i_1_n_0
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.825    -0.860    disp/clk_100MHz
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[6]/C
                         clock pessimism              0.250    -0.610    
    SLICE_X48Y57         FDRE (Hold_fdre_C_D)         0.091    -0.519    disp/rcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 disp/dcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/blockIndex_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.018%)  route 0.159ns (52.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.559    -0.620    disp/clk_100MHz
    SLICE_X41Y52         FDRE                                         r  disp/dcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  disp/dcnt_reg[0]/Q
                         net (fo=20, routed)          0.159    -0.320    disp/dcnt_reg_n_0_[0]
    SLICE_X42Y53         FDRE                                         r  disp/blockIndex_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.826    -0.859    disp/clk_100MHz
    SLICE_X42Y53         FDRE                                         r  disp/blockIndex_reg[0]/C
                         clock pessimism              0.254    -0.605    
    SLICE_X42Y53         FDRE (Hold_fdre_C_D)         0.059    -0.546    disp/blockIndex_reg[0]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 disp/col_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/result_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.655%)  route 0.175ns (55.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.559    -0.620    disp/clk_100MHz
    SLICE_X44Y52         FDRE                                         r  disp/col_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  disp/col_count_reg[2]/Q
                         net (fo=98, routed)          0.175    -0.304    disp/p_1_in[0]
    SLICE_X45Y51         FDRE                                         r  disp/result_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.827    -0.858    disp/clk_100MHz
    SLICE_X45Y51         FDRE                                         r  disp/result_addr_reg[2]/C
                         clock pessimism              0.254    -0.604    
    SLICE_X45Y51         FDRE (Hold_fdre_C_D)         0.070    -0.534    disp/result_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 disp/result_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.164ns (26.343%)  route 0.459ns (73.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.557    -0.622    disp/clk_100MHz
    SLICE_X50Y47         FDRE                                         r  disp/result_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  disp/result_data_reg[3]/Q
                         net (fo=75, routed)          0.459     0.001    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X3Y6          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.883    -0.801    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.273    -0.528    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296    -0.232    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 disp/result_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.164ns (26.343%)  route 0.459ns (73.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.557    -0.622    disp/clk_100MHz
    SLICE_X50Y47         FDRE                                         r  disp/result_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  disp/result_data_reg[5]/Q
                         net (fo=75, routed)          0.459     0.001    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X3Y6          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.883    -0.801    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.273    -0.528    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296    -0.232    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y18     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y20     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y2      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y5      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y0      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y17     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y27     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y60     disp/SAD_diffs0_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y60     disp/SAD_diffs0_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y60     disp/SAD_diffs0_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y60     disp/SAD_diffs0_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y60     disp/SAD_diffs0_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y60     disp/SAD_diffs0_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y60     disp/SAD_diffs0_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y60     disp/SAD_diffs0_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y61     disp/SAD_diffs0_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y61     disp/SAD_diffs0_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y51     disp/line_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y51     disp/line_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y51     disp/line_reg_0_31_0_0__0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y51     disp/line_reg_0_31_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y51     disp/line_reg_0_31_0_0__1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y51     disp/line_reg_0_31_0_0__1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y52     disp/line_reg_0_31_0_0__2/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y52     disp/line_reg_0_31_0_0__2/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y52     disp/line_reg_0_31_0_0__3/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y52     disp/line_reg_0_31_0_0__3/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_24MHz_clk_wiz_0
  To Clock:  clk_24MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       39.192ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.192ns  (required time - arrival time)
  Source:                 init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.773ns (33.928%)  route 1.505ns (66.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  init_count_reg[1]/Q
                         net (fo=5, routed)           0.899     0.551    init_count_reg__0[1]
    SLICE_X100Y61        LUT3 (Prop_lut3_I1_O)        0.295     0.846 r  init_count[2]_i_1/O
                         net (fo=1, routed)           0.606     1.452    p_0_in[2]
    SLICE_X101Y61        FDRE                                         r  init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    cam_sysclk_OBUF
    SLICE_X101Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.617    40.818    
                         clock uncertainty           -0.107    40.711    
    SLICE_X101Y61        FDRE (Setup_fdre_C_D)       -0.067    40.644    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -1.452    
  -------------------------------------------------------------------
                         slack                                 39.192    

Slack (MET) :             39.313ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.020ns  (logic 0.774ns (38.320%)  route 1.246ns (61.680%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.828     0.479    init_count_reg__0[4]
    SLICE_X100Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.775 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.418     1.193    sel
    SLICE_X101Y61        FDRE                                         r  init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    cam_sysclk_OBUF
    SLICE_X101Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.617    40.818    
                         clock uncertainty           -0.107    40.711    
    SLICE_X101Y61        FDRE (Setup_fdre_C_CE)      -0.205    40.506    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.506    
                         arrival time                          -1.193    
  -------------------------------------------------------------------
                         slack                                 39.313    

Slack (MET) :             39.410ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.774ns (39.073%)  route 1.207ns (60.928%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.828     0.479    init_count_reg__0[4]
    SLICE_X100Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.775 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.154    sel
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.107    40.733    
    SLICE_X100Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.564    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.564    
                         arrival time                          -1.154    
  -------------------------------------------------------------------
                         slack                                 39.410    

Slack (MET) :             39.410ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.774ns (39.073%)  route 1.207ns (60.928%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.828     0.479    init_count_reg__0[4]
    SLICE_X100Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.775 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.154    sel
    SLICE_X100Y61        FDRE                                         r  init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.107    40.733    
    SLICE_X100Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.564    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.564    
                         arrival time                          -1.154    
  -------------------------------------------------------------------
                         slack                                 39.410    

Slack (MET) :             39.410ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.774ns (39.073%)  route 1.207ns (60.928%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.828     0.479    init_count_reg__0[4]
    SLICE_X100Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.775 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.154    sel
    SLICE_X100Y61        FDRE                                         r  init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.107    40.733    
    SLICE_X100Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.564    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.564    
                         arrival time                          -1.154    
  -------------------------------------------------------------------
                         slack                                 39.410    

Slack (MET) :             39.410ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.774ns (39.073%)  route 1.207ns (60.928%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.828     0.479    init_count_reg__0[4]
    SLICE_X100Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.775 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.154    sel
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.107    40.733    
    SLICE_X100Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.564    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.564    
                         arrival time                          -1.154    
  -------------------------------------------------------------------
                         slack                                 39.410    

Slack (MET) :             40.056ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.622ns  (logic 0.803ns (49.512%)  route 0.819ns (50.488%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  init_count_reg[4]/Q
                         net (fo=3, routed)           0.819     0.470    init_count_reg__0[4]
    SLICE_X100Y61        LUT5 (Prop_lut5_I4_O)        0.325     0.795 r  init_count[4]_i_2/O
                         net (fo=1, routed)           0.000     0.795    p_0_in[4]
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.107    40.733    
    SLICE_X100Y61        FDRE (Setup_fdre_C_D)        0.118    40.851    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.851    
                         arrival time                          -0.795    
  -------------------------------------------------------------------
                         slack                                 40.056    

Slack (MET) :             40.309ns  (required time - arrival time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.330ns  (logic 0.642ns (48.275%)  route 0.688ns (51.725%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  init_count_reg[0]/Q
                         net (fo=6, routed)           0.688     0.379    init_count_reg__0[0]
    SLICE_X100Y61        LUT4 (Prop_lut4_I1_O)        0.124     0.503 r  init_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.503    p_0_in[3]
    SLICE_X100Y61        FDRE                                         r  init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.107    40.733    
    SLICE_X100Y61        FDRE (Setup_fdre_C_D)        0.079    40.812    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.812    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                 40.309    

Slack (MET) :             40.447ns  (required time - arrival time)
  Source:                 init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.765ns (62.145%)  route 0.466ns (37.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  init_count_reg[1]/Q
                         net (fo=5, routed)           0.466     0.117    init_count_reg__0[1]
    SLICE_X100Y61        LUT2 (Prop_lut2_I1_O)        0.287     0.404 r  init_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.404    p_0_in[1]
    SLICE_X100Y61        FDRE                                         r  init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.107    40.733    
    SLICE_X100Y61        FDRE (Setup_fdre_C_D)        0.118    40.851    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.851    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                 40.447    

Slack (MET) :             40.463ns  (required time - arrival time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.642ns (54.685%)  route 0.532ns (45.315%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.309 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.532     0.223    init_count_reg__0[0]
    SLICE_X100Y61        LUT1 (Prop_lut1_I0_O)        0.124     0.347 r  init_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.347    p_0_in[0]
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.107    40.733    
    SLICE_X100Y61        FDRE (Setup_fdre_C_D)        0.077    40.810    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.810    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                 40.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.330%)  route 0.174ns (45.670%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  init_count_reg[0]/Q
                         net (fo=6, routed)           0.174    -0.233    init_count_reg__0[0]
    SLICE_X100Y61        LUT2 (Prop_lut2_I0_O)        0.043    -0.190 r  init_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    p_0_in[1]
    SLICE_X100Y61        FDRE                                         r  init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.236    -0.571    
    SLICE_X100Y61        FDRE (Hold_fdre_C_D)         0.131    -0.440    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.407 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.174    -0.233    init_count_reg__0[0]
    SLICE_X100Y61        LUT1 (Prop_lut1_I0_O)        0.045    -0.188 r  init_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    p_0_in[0]
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.236    -0.571    
    SLICE_X100Y61        FDRE (Hold_fdre_C_D)         0.120    -0.451    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.185ns (42.793%)  route 0.247ns (57.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    cam_sysclk_OBUF
    SLICE_X101Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  init_count_reg[2]/Q
                         net (fo=5, routed)           0.247    -0.182    init_count_reg__0[2]
    SLICE_X100Y61        LUT5 (Prop_lut5_I0_O)        0.044    -0.138 r  init_count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.138    p_0_in[4]
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.249    -0.558    
    SLICE_X100Y61        FDRE (Hold_fdre_C_D)         0.131    -0.427    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.246ns (58.980%)  route 0.171ns (41.020%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.423 r  init_count_reg[1]/Q
                         net (fo=5, routed)           0.171    -0.251    init_count_reg__0[1]
    SLICE_X100Y61        LUT4 (Prop_lut4_I0_O)        0.098    -0.153 r  init_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    p_0_in[3]
    SLICE_X100Y61        FDRE                                         r  init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.236    -0.571    
    SLICE_X100Y61        FDRE (Hold_fdre_C_D)         0.121    -0.450    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.413%)  route 0.311ns (62.587%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    cam_sysclk_OBUF
    SLICE_X101Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  init_count_reg[2]/Q
                         net (fo=5, routed)           0.113    -0.316    init_count_reg__0[2]
    SLICE_X100Y61        LUT3 (Prop_lut3_I2_O)        0.045    -0.271 r  init_count[2]_i_1/O
                         net (fo=1, routed)           0.198    -0.073    p_0_in[2]
    SLICE_X101Y61        FDRE                                         r  init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    cam_sysclk_OBUF
    SLICE_X101Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.236    -0.571    
    SLICE_X101Y61        FDRE (Hold_fdre_C_D)         0.070    -0.501    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.355%)  route 0.262ns (55.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.407 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.146    -0.260    init_count_reg__0[0]
    SLICE_X100Y61        LUT5 (Prop_lut5_I2_O)        0.045    -0.215 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.099    sel
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.236    -0.571    
    SLICE_X100Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.587    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.355%)  route 0.262ns (55.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.407 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.146    -0.260    init_count_reg__0[0]
    SLICE_X100Y61        LUT5 (Prop_lut5_I2_O)        0.045    -0.215 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.099    sel
    SLICE_X100Y61        FDRE                                         r  init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.236    -0.571    
    SLICE_X100Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.587    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.355%)  route 0.262ns (55.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.407 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.146    -0.260    init_count_reg__0[0]
    SLICE_X100Y61        LUT5 (Prop_lut5_I2_O)        0.045    -0.215 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.099    sel
    SLICE_X100Y61        FDRE                                         r  init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.236    -0.571    
    SLICE_X100Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.587    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.355%)  route 0.262ns (55.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.407 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.146    -0.260    init_count_reg__0[0]
    SLICE_X100Y61        LUT5 (Prop_lut5_I2_O)        0.045    -0.215 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.099    sel
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.236    -0.571    
    SLICE_X100Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.587    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.209ns (41.624%)  route 0.293ns (58.376%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.407 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.146    -0.260    init_count_reg__0[0]
    SLICE_X100Y61        LUT5 (Prop_lut5_I2_O)        0.045    -0.215 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.147    -0.068    sel
    SLICE_X101Y61        FDRE                                         r  init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    cam_sysclk_OBUF
    SLICE_X101Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.249    -0.558    
    SLICE_X101Y61        FDRE (Hold_fdre_C_CE)       -0.039    -0.597    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.528    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_24MHz_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    clkgen/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X100Y61    init_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X100Y61    init_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X101Y61    init_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X100Y61    init_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X100Y61    init_count_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    init_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    init_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    init_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    init_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X101Y61    init_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X101Y61    init_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    init_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    init_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    init_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    init_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    init_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    init_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    init_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    init_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X101Y61    init_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X101Y61    init_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    init_count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    init_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    init_count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    init_count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clk_wiz_0
  To Clock:  clk_25MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       19.790ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.790ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.782ns  (logic 6.575ns (33.238%)  route 13.207ns (66.762%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.653    -0.959    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.478    -0.481 f  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.580     1.100    vga/vcount[9]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.295     1.395 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.069     2.464    vga_n_28
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.500 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.502    addrb1_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     8.020 f  addrb0/P[18]
                         net (fo=46, routed)          5.630    13.649    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X68Y37         LUT2 (Prop_lut2_I0_O)        0.124    13.773 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=15, routed)          4.052    17.825    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/addrb_15__s_net_1
    SLICE_X104Y12        LUT6 (Prop_lut6_I1_O)        0.124    17.949 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__39/O
                         net (fo=1, routed)           0.874    18.823    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/enb_array[55]
    RAMB36_X5Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.660    38.586    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.163    
                         clock uncertainty           -0.106    39.056    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.613    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.613    
                         arrival time                         -18.823    
  -------------------------------------------------------------------
                         slack                                 19.790    

Slack (MET) :             20.069ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.486ns  (logic 6.575ns (33.743%)  route 12.911ns (66.257%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 38.569 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.653    -0.959    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.478    -0.481 f  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.580     1.100    vga/vcount[9]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.295     1.395 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.069     2.464    vga_n_28
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.500 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.502    addrb1_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     8.020 f  addrb0/P[18]
                         net (fo=46, routed)          5.630    13.649    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X68Y37         LUT2 (Prop_lut2_I0_O)        0.124    13.773 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=15, routed)          4.287    18.060    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/addrb_15__s_net_1
    SLICE_X104Y27        LUT6 (Prop_lut6_I1_O)        0.124    18.184 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__67/O
                         net (fo=1, routed)           0.343    18.527    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/enb_array[51]
    RAMB36_X5Y5          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.643    38.569    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y5          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.146    
                         clock uncertainty           -0.106    39.039    
    RAMB36_X5Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.596    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.596    
                         arrival time                         -18.527    
  -------------------------------------------------------------------
                         slack                                 20.069    

Slack (MET) :             20.297ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.264ns  (logic 6.575ns (34.130%)  route 12.689ns (65.870%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.575 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.653    -0.959    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.478    -0.481 f  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.580     1.100    vga/vcount[9]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.295     1.395 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.069     2.464    vga_n_28
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.500 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.502    addrb1_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     8.020 f  addrb0/P[18]
                         net (fo=46, routed)          5.630    13.649    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X68Y37         LUT2 (Prop_lut2_I0_O)        0.124    13.773 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=15, routed)          4.066    17.839    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    SLICE_X104Y22        LUT6 (Prop_lut6_I2_O)        0.124    17.963 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__68/O
                         net (fo=1, routed)           0.343    18.306    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/enb_array[52]
    RAMB36_X5Y4          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.649    38.575    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y4          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X5Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.602    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.602    
                         arrival time                         -18.306    
  -------------------------------------------------------------------
                         slack                                 20.297    

Slack (MET) :             20.436ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.989ns  (logic 6.575ns (34.625%)  route 12.414ns (65.375%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 38.540 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.653    -0.959    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.478    -0.481 f  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.580     1.100    vga/vcount[9]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.295     1.395 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.069     2.464    vga_n_28
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.500 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.502    addrb1_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     8.020 f  addrb0/P[18]
                         net (fo=46, routed)          5.114    13.133    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X60Y31         LUT2 (Prop_lut2_I0_O)        0.124    13.257 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          3.911    17.169    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/addrb_14__s_net_1
    SLICE_X16Y44         LUT6 (Prop_lut6_I2_O)        0.124    17.293 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__36/O
                         net (fo=1, routed)           0.738    18.030    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/enb_array[42]
    RAMB36_X0Y9          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.614    38.540    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.016    
                         clock uncertainty           -0.106    38.910    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.467    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.467    
                         arrival time                         -18.030    
  -------------------------------------------------------------------
                         slack                                 20.436    

Slack (MET) :             20.446ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.978ns  (logic 6.575ns (34.645%)  route 12.403ns (65.355%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 38.539 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.653    -0.959    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.478    -0.481 f  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.580     1.100    vga/vcount[9]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.295     1.395 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.069     2.464    vga_n_28
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.500 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.502    addrb1_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     8.020 f  addrb0/P[18]
                         net (fo=46, routed)          5.630    13.649    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X68Y37         LUT2 (Prop_lut2_I0_O)        0.124    13.773 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=15, routed)          3.276    17.050    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/addrb_15__s_net_1
    SLICE_X23Y12         LUT6 (Prop_lut6_I2_O)        0.124    17.174 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__54/O
                         net (fo=1, routed)           0.846    18.020    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/enb_array[19]
    RAMB36_X1Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.613    38.539    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.015    
                         clock uncertainty           -0.106    38.909    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.466    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.466    
                         arrival time                         -18.020    
  -------------------------------------------------------------------
                         slack                                 20.446    

Slack (MET) :             20.490ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.849ns  (logic 6.575ns (34.883%)  route 12.274ns (65.117%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.453 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.653    -0.959    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.478    -0.481 f  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.580     1.100    vga/vcount[9]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.295     1.395 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.069     2.464    vga_n_28
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.500 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.502    addrb1_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.020 f  addrb0/P[17]
                         net (fo=54, routed)          5.036    13.055    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/addrb[17]
    SLICE_X62Y47         LUT2 (Prop_lut2_I0_O)        0.124    13.179 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          4.097    17.276    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/addrb_16__s_net_1
    SLICE_X32Y42         LUT6 (Prop_lut6_I0_O)        0.124    17.400 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__45/O
                         net (fo=1, routed)           0.490    17.890    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/ram_enb
    RAMB36_X2Y8          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.527    38.453    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    38.929    
                         clock uncertainty           -0.106    38.823    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.380    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.380    
                         arrival time                         -17.890    
  -------------------------------------------------------------------
                         slack                                 20.490    

Slack (MET) :             20.590ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.772ns  (logic 6.451ns (34.365%)  route 12.321ns (65.635%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.490 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.653    -0.959    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.478    -0.481 f  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.580     1.100    vga/vcount[9]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.295     1.395 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.069     2.464    vga_n_28
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.500 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.502    addrb1_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     8.020 f  addrb0/P[18]
                         net (fo=46, routed)          8.324    16.344    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[16]
    SLICE_X55Y66         LUT6 (Prop_lut6_I1_O)        0.124    16.468 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4/O
                         net (fo=1, routed)           1.346    17.813    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/enb_array[5]
    RAMB36_X3Y16         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.564    38.490    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.952    
                         clock uncertainty           -0.106    38.846    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.403    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.403    
                         arrival time                         -17.813    
  -------------------------------------------------------------------
                         slack                                 20.590    

Slack (MET) :             20.643ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.671ns  (logic 6.575ns (35.216%)  route 12.096ns (64.784%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.442 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.653    -0.959    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.478    -0.481 f  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.580     1.100    vga/vcount[9]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.295     1.395 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.069     2.464    vga_n_28
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.500 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.502    addrb1_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     8.020 f  addrb0/P[18]
                         net (fo=46, routed)          5.630    13.649    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X68Y37         LUT2 (Prop_lut2_I0_O)        0.124    13.773 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=15, routed)          2.491    16.265    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb_15__s_net_1
    SLICE_X32Y45         LUT6 (Prop_lut6_I2_O)        0.124    16.389 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__51/O
                         net (fo=1, routed)           1.323    17.712    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/enb_array[7]
    RAMB36_X2Y12         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.516    38.442    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y12         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.904    
                         clock uncertainty           -0.106    38.798    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.355    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.355    
                         arrival time                         -17.712    
  -------------------------------------------------------------------
                         slack                                 20.643    

Slack (MET) :             20.865ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.558ns  (logic 6.575ns (35.430%)  route 11.983ns (64.570%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 38.538 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.653    -0.959    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.478    -0.481 f  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.580     1.100    vga/vcount[9]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.295     1.395 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.069     2.464    vga_n_28
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.500 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.502    addrb1_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     8.020 f  addrb0/P[18]
                         net (fo=46, routed)          5.114    13.133    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X60Y31         LUT2 (Prop_lut2_I0_O)        0.124    13.257 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          3.469    16.726    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/addrb_14__s_net_1
    SLICE_X16Y42         LUT6 (Prop_lut6_I2_O)        0.124    16.850 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__59/O
                         net (fo=1, routed)           0.749    17.599    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/enb_array[41]
    RAMB36_X0Y8          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.612    38.538    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.014    
                         clock uncertainty           -0.106    38.908    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.465    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.465    
                         arrival time                         -17.599    
  -------------------------------------------------------------------
                         slack                                 20.865    

Slack (MET) :             20.879ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.540ns  (logic 6.575ns (35.463%)  route 11.965ns (64.537%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 38.534 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.653    -0.959    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.478    -0.481 f  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.580     1.100    vga/vcount[9]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.295     1.395 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.069     2.464    vga_n_28
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.500 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.502    addrb1_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     8.020 f  addrb0/P[18]
                         net (fo=46, routed)          5.114    13.133    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X60Y31         LUT2 (Prop_lut2_I0_O)        0.124    13.257 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          3.485    16.742    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb_14__s_net_1
    SLICE_X16Y17         LUT6 (Prop_lut6_I2_O)        0.124    16.866 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__53/O
                         net (fo=1, routed)           0.715    17.582    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/enb_array[25]
    RAMB36_X0Y3          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.608    38.534    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.010    
                         clock uncertainty           -0.106    38.904    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.461    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.461    
                         arrival time                         -17.582    
  -------------------------------------------------------------------
                         slack                                 20.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.234ns (40.774%)  route 0.340ns (59.226%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.559    -0.620    vga/CLK
    SLICE_X49Y46         FDRE                                         r  vga/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  vga/vcounter_reg[0]/Q
                         net (fo=10, routed)          0.184    -0.295    vga/Q[0]
    SLICE_X50Y45         LUT6 (Prop_lut6_I3_O)        0.045    -0.250 r  vga/vcounter[10]_i_6/O
                         net (fo=5, routed)           0.156    -0.094    vga/vcounter[10]_i_6_n_0
    SLICE_X50Y44         LUT5 (Prop_lut5_I1_O)        0.048    -0.046 r  vga/vcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.046    vga/plusOp[9]
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.823    -0.862    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[9]/C
                         clock pessimism              0.502    -0.360    
    SLICE_X50Y44         FDRE (Hold_fdre_C_D)         0.131    -0.229    vga/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.231ns (40.462%)  route 0.340ns (59.538%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.559    -0.620    vga/CLK
    SLICE_X49Y46         FDRE                                         r  vga/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  vga/vcounter_reg[0]/Q
                         net (fo=10, routed)          0.184    -0.295    vga/Q[0]
    SLICE_X50Y45         LUT6 (Prop_lut6_I3_O)        0.045    -0.250 r  vga/vcounter[10]_i_6/O
                         net (fo=5, routed)           0.156    -0.094    vga/vcounter[10]_i_6_n_0
    SLICE_X50Y44         LUT4 (Prop_lut4_I1_O)        0.045    -0.049 r  vga/vcounter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.049    vga/plusOp[8]
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.823    -0.862    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[8]/C
                         clock pessimism              0.502    -0.360    
    SLICE_X50Y44         FDRE (Hold_fdre_C_D)         0.120    -0.240    vga/vcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.581    -0.598    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y45         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.317    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X59Y45         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.850    -0.835    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X59Y45         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.250    -0.585    
    SLICE_X59Y45         FDRE (Hold_fdre_C_D)         0.070    -0.515    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.581    -0.598    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y45         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.317    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X59Y45         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.850    -0.835    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X59Y45         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.250    -0.585    
    SLICE_X59Y45         FDRE (Hold_fdre_C_D)         0.066    -0.519    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.894%)  route 0.087ns (26.106%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.556    -0.623    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.148    -0.475 r  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          0.087    -0.388    vga/vcount[9]
    SLICE_X50Y44         LUT6 (Prop_lut6_I4_O)        0.098    -0.290 r  vga/vcounter[10]_i_3/O
                         net (fo=1, routed)           0.000    -0.290    vga/plusOp[10]
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.823    -0.862    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[10]/C
                         clock pessimism              0.239    -0.623    
    SLICE_X50Y44         FDRE (Hold_fdre_C_D)         0.121    -0.502    vga/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.495%)  route 0.155ns (45.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.560    -0.619    vga/CLK
    SLICE_X47Y46         FDRE                                         r  vga/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  vga/hcounter_reg[6]/Q
                         net (fo=15, routed)          0.155    -0.322    vga/hcount[6]
    SLICE_X48Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.277 r  vga/addrb0_i_2/O
                         net (fo=2, routed)           0.000    -0.277    vga/D[10]
    SLICE_X48Y47         FDRE                                         r  vga/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.828    -0.857    vga/CLK
    SLICE_X48Y47         FDRE                                         r  vga/hcounter_reg[10]/C
                         clock pessimism              0.273    -0.584    
    SLICE_X48Y47         FDRE (Hold_fdre_C_D)         0.091    -0.493    vga/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.555    -0.624    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X53Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=1, routed)           0.176    -0.306    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X53Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.822    -0.863    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X53Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.239    -0.624    
    SLICE_X53Y41         FDRE (Hold_fdre_C_D)         0.070    -0.554    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.051%)  route 0.145ns (46.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.581    -0.598    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y45         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.145    -0.289    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X58Y45         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.850    -0.835    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y45         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.237    -0.598    
    SLICE_X58Y45         FDRE (Hold_fdre_C_D)         0.059    -0.539    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.597%)  route 0.173ns (51.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.580    -0.599    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=7, routed)           0.173    -0.261    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X59Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.849    -0.836    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X59Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.250    -0.586    
    SLICE_X59Y41         FDRE (Hold_fdre_C_D)         0.070    -0.516    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.559    -0.620    vga/CLK
    SLICE_X49Y46         FDRE                                         r  vga/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.479 f  vga/vcounter_reg[0]/Q
                         net (fo=10, routed)          0.180    -0.298    vga/Q[0]
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.042    -0.256 r  vga/vcounter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    vga/vcounter[0]_i_1_n_0
    SLICE_X49Y46         FDRE                                         r  vga/vcounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.827    -0.858    vga/CLK
    SLICE_X49Y46         FDRE                                         r  vga/vcounter_reg[0]/C
                         clock pessimism              0.238    -0.620    
    SLICE_X49Y46         FDRE (Hold_fdre_C_D)         0.105    -0.515    vga/vcounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25MHz_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y2      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y5      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y0      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y12     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y5      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y8      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y6      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y11     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y3      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y9      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y44     vga/blank_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y44     vga/blank_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y46     vga/hcounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y47     vga/hcounter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y46     vga/hcounter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y46     vga/hcounter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y46     vga/hcounter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y46     vga/hcounter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y46     vga/hcounter_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y46     vga/hcounter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y44     vga/HS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y44     vga/HS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y43     vga/VS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y43     vga/VS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y46     vga/hcounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y47     vga/hcounter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y46     vga/hcounter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y46     vga/hcounter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y46     vga/hcounter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y46     vga/hcounter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0
  To Clock:  clk_5MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      177.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             177.254ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.180ns  (logic 7.539ns (33.990%)  route 14.641ns (66.010%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X39Y73         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.006     0.488    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y71         LUT1 (Prop_lut1_I0_O)        0.124     0.612 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.612    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.145 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.145    camctl/lwrite2_carry_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.262 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.262    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.379 r  camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.379    camctl/lwrite2_carry__1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.598 r  camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.572     2.170    camctl/A[16]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.377 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.379    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.897 f  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.489    camctl/lwrite0_n_92
    SLICE_X35Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.613 f  camctl/left_i_4/O
                         net (fo=54, routed)         12.027    20.640    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X106Y82        LUT6 (Prop_lut6_I0_O)        0.124    20.764 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__11/O
                         net (fo=1, routed)           0.441    21.205    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y16         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.642   198.568    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y16         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.044    
                         clock uncertainty           -0.142   198.902    
    RAMB36_X5Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.459    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.459    
                         arrival time                         -21.205    
  -------------------------------------------------------------------
                         slack                                177.254    

Slack (MET) :             178.158ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.280ns  (logic 7.539ns (35.428%)  route 13.741ns (64.572%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 198.572 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X39Y73         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.006     0.488    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y71         LUT1 (Prop_lut1_I0_O)        0.124     0.612 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.612    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.145 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.145    camctl/lwrite2_carry_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.262 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.262    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.379 r  camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.379    camctl/lwrite2_carry__1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.598 r  camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.572     2.170    camctl/A[16]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.377 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.379    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.897 r  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.489    camctl/lwrite0_n_92
    SLICE_X35Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.613 r  camctl/left_i_4/O
                         net (fo=54, routed)         11.127    19.740    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X106Y87        LUT6 (Prop_lut6_I2_O)        0.124    19.864 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__13/O
                         net (fo=1, routed)           0.441    20.305    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y17         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646   198.572    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y17         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.048    
                         clock uncertainty           -0.142   198.906    
    RAMB36_X5Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.463    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.463    
                         arrival time                         -20.305    
  -------------------------------------------------------------------
                         slack                                178.158    

Slack (MET) :             178.243ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.368ns  (logic 7.539ns (35.282%)  route 13.829ns (64.718%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 198.746 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X39Y73         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.006     0.488    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y71         LUT1 (Prop_lut1_I0_O)        0.124     0.612 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.612    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.145 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.145    camctl/lwrite2_carry_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.262 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.262    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.379 r  camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.379    camctl/lwrite2_carry__1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.598 r  camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.572     2.170    camctl/A[16]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.377 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.379    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.897 r  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.489    camctl/lwrite0_n_92
    SLICE_X35Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.613 r  camctl/left_i_4/O
                         net (fo=54, routed)         10.570    19.183    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X90Y137        LUT6 (Prop_lut6_I2_O)        0.124    19.307 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__5/O
                         net (fo=1, routed)           1.086    20.393    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y29         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.819   198.746    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y29         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.222    
                         clock uncertainty           -0.142   199.080    
    RAMB36_X4Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.637    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.637    
                         arrival time                         -20.393    
  -------------------------------------------------------------------
                         slack                                178.243    

Slack (MET) :             178.431ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.183ns  (logic 7.539ns (35.589%)  route 13.644ns (64.411%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 198.749 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X39Y73         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.006     0.488    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y71         LUT1 (Prop_lut1_I0_O)        0.124     0.612 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.612    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.145 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.145    camctl/lwrite2_carry_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.262 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.262    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.379 r  camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.379    camctl/lwrite2_carry__1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.598 r  camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.572     2.170    camctl/A[16]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.377 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.379    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.897 f  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.489    camctl/lwrite0_n_92
    SLICE_X35Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.613 f  camctl/left_i_4/O
                         net (fo=54, routed)         10.493    19.106    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X106Y137       LUT6 (Prop_lut6_I2_O)        0.124    19.230 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT/O
                         net (fo=1, routed)           0.979    20.209    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y28         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.822   198.749    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y28         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.225    
                         clock uncertainty           -0.142   199.083    
    RAMB36_X5Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.640    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.640    
                         arrival time                         -20.209    
  -------------------------------------------------------------------
                         slack                                178.431    

Slack (MET) :             178.470ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.140ns  (logic 7.539ns (35.662%)  route 13.601ns (64.338%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 198.745 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X39Y73         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.006     0.488    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y71         LUT1 (Prop_lut1_I0_O)        0.124     0.612 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.612    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.145 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.145    camctl/lwrite2_carry_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.262 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.262    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.379 r  camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.379    camctl/lwrite2_carry__1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.598 r  camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.572     2.170    camctl/A[16]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.377 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.379    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.897 f  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.489    camctl/lwrite0_n_92
    SLICE_X35Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.613 f  camctl/left_i_4/O
                         net (fo=54, routed)         10.556    19.169    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X90Y137        LUT6 (Prop_lut6_I0_O)        0.124    19.293 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__3/O
                         net (fo=1, routed)           0.872    20.165    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y28         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.818   198.745    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y28         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.221    
                         clock uncertainty           -0.142   199.079    
    RAMB36_X4Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.636    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.636    
                         arrival time                         -20.165    
  -------------------------------------------------------------------
                         slack                                178.470    

Slack (MET) :             178.542ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.072ns  (logic 7.539ns (35.778%)  route 13.533ns (64.222%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 198.749 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X39Y73         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.006     0.488    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y71         LUT1 (Prop_lut1_I0_O)        0.124     0.612 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.612    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.145 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.145    camctl/lwrite2_carry_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.262 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.262    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.379 r  camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.379    camctl/lwrite2_carry__1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.598 r  camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.572     2.170    camctl/A[16]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.377 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.379    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.897 f  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.489    camctl/lwrite0_n_92
    SLICE_X35Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.613 f  camctl/left_i_4/O
                         net (fo=54, routed)         10.919    19.532    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X106Y102       LUT6 (Prop_lut6_I0_O)        0.124    19.656 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__16/O
                         net (fo=1, routed)           0.441    20.097    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y20         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.822   198.749    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y20         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.225    
                         clock uncertainty           -0.142   199.083    
    RAMB36_X5Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.640    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.640    
                         arrival time                         -20.097    
  -------------------------------------------------------------------
                         slack                                178.542    

Slack (MET) :             178.577ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.862ns  (logic 7.539ns (36.137%)  route 13.323ns (63.863%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X39Y73         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.006     0.488    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y71         LUT1 (Prop_lut1_I0_O)        0.124     0.612 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.612    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.145 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.145    camctl/lwrite2_carry_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.262 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.262    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.379 r  camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.379    camctl/lwrite2_carry__1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.598 r  camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.572     2.170    camctl/A[16]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.377 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.379    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.897 f  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.489    camctl/lwrite0_n_92
    SLICE_X35Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.613 f  camctl/left_i_4/O
                         net (fo=54, routed)         10.709    19.323    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X106Y92        LUT6 (Prop_lut6_I0_O)        0.124    19.447 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__7/O
                         net (fo=1, routed)           0.441    19.888    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y18         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.648   198.574    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y18         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.050    
                         clock uncertainty           -0.142   198.908    
    RAMB36_X5Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.465    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.465    
                         arrival time                         -19.888    
  -------------------------------------------------------------------
                         slack                                178.577    

Slack (MET) :             178.599ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.009ns  (logic 7.539ns (35.885%)  route 13.470ns (64.115%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 198.743 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X39Y73         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.006     0.488    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y71         LUT1 (Prop_lut1_I0_O)        0.124     0.612 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.612    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.145 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.145    camctl/lwrite2_carry_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.262 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.262    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.379 r  camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.379    camctl/lwrite2_carry__1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.598 r  camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.572     2.170    camctl/A[16]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.377 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.379    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.897 r  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.489    camctl/lwrite0_n_92
    SLICE_X35Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.613 r  camctl/left_i_4/O
                         net (fo=54, routed)         10.747    19.360    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[13]
    SLICE_X91Y137        LUT6 (Prop_lut6_I2_O)        0.124    19.484 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.551    20.034    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena_array[7]
    RAMB36_X4Y27         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.816   198.743    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y27         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.219    
                         clock uncertainty           -0.142   199.077    
    RAMB36_X4Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.634    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.634    
                         arrival time                         -20.034    
  -------------------------------------------------------------------
                         slack                                178.599    

Slack (MET) :             178.671ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.770ns  (logic 7.539ns (36.298%)  route 13.231ns (63.702%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X39Y73         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.006     0.488    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y71         LUT1 (Prop_lut1_I0_O)        0.124     0.612 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.612    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.145 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.145    camctl/lwrite2_carry_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.262 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.262    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.379 r  camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.379    camctl/lwrite2_carry__1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.598 r  camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.572     2.170    camctl/A[16]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.377 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.379    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.897 r  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.489    camctl/lwrite0_n_92
    SLICE_X35Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.613 r  camctl/left_i_4/O
                         net (fo=54, routed)         10.617    19.230    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addra[13]
    SLICE_X106Y97        LUT6 (Prop_lut6_I2_O)        0.124    19.354 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.441    19.795    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/ena_array[23]
    RAMB36_X5Y19         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.649   198.575    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y19         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.051    
                         clock uncertainty           -0.142   198.909    
    RAMB36_X5Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.466    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.466    
                         arrival time                         -19.795    
  -------------------------------------------------------------------
                         slack                                178.671    

Slack (MET) :             178.742ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.871ns  (logic 7.539ns (36.122%)  route 13.332ns (63.878%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 198.747 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X39Y73         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.006     0.488    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y71         LUT1 (Prop_lut1_I0_O)        0.124     0.612 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.612    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.145 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.145    camctl/lwrite2_carry_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.262 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.262    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.379 r  camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.379    camctl/lwrite2_carry__1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.598 r  camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.572     2.170    camctl/A[16]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.377 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.379    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.897 r  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.489    camctl/lwrite0_n_92
    SLICE_X35Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.613 r  camctl/left_i_4/O
                         net (fo=54, routed)         10.718    19.331    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X106Y107       LUT6 (Prop_lut6_I2_O)        0.124    19.455 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__17/O
                         net (fo=1, routed)           0.441    19.896    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y21         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.820   198.747    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y21         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.223    
                         clock uncertainty           -0.142   199.081    
    RAMB36_X5Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.638    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.638    
                         arrival time                         -19.896    
  -------------------------------------------------------------------
                         slack                                178.742    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 camctl/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/fifo_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.187ns (50.048%)  route 0.187ns (49.952%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.550    -0.629    camctl/clk_5MHz
    SLICE_X37Y69         FDRE                                         r  camctl/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.488 f  camctl/state_reg[1]/Q
                         net (fo=14, routed)          0.187    -0.301    camctl/fifo_oe_reg_0[1]
    SLICE_X36Y69         LUT4 (Prop_lut4_I1_O)        0.046    -0.255 r  camctl/fifo_oe_i_1/O
                         net (fo=1, routed)           0.000    -0.255    camctl/fifo_oe_i_1_n_0
    SLICE_X36Y69         FDRE                                         r  camctl/fifo_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    camctl/clk_5MHz
    SLICE_X36Y69         FDRE                                         r  camctl/fifo_oe_reg/C
                         clock pessimism              0.253    -0.616    
    SLICE_X36Y69         FDRE (Hold_fdre_C_D)         0.133    -0.483    camctl/fifo_oe_reg
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.287%)  route 0.144ns (40.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X34Y69         FDRE                                         r  camctl/pixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  camctl/pixel_reg[3]/Q
                         net (fo=8, routed)           0.144    -0.319    camctl/pixel[3]
    SLICE_X33Y70         LUT6 (Prop_lut6_I4_O)        0.045    -0.274 r  camctl/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    camctl/pixel[5]_i_1_n_0
    SLICE_X33Y70         FDRE                                         r  camctl/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    camctl/clk_5MHz
    SLICE_X33Y70         FDRE                                         r  camctl/pixel_reg[5]/C
                         clock pessimism              0.272    -0.597    
    SLICE_X33Y70         FDRE (Hold_fdre_C_D)         0.092    -0.505    camctl/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 camctl/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/buffer_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.007%)  route 0.146ns (43.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  camctl/state_reg[0]/Q
                         net (fo=14, routed)          0.146    -0.335    camctl/fifo_oe_reg_0[0]
    SLICE_X37Y60         LUT3 (Prop_lut3_I1_O)        0.045    -0.290 r  camctl/buffer_ready_i_1/O
                         net (fo=1, routed)           0.000    -0.290    camctl/buffer_ready_i_1_n_0
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.824    -0.861    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
                         clock pessimism              0.238    -0.623    
    SLICE_X37Y60         FDRE (Hold_fdre_C_D)         0.091    -0.532    camctl/buffer_ready_reg
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X33Y69         FDRE                                         r  camctl/pixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  camctl/pixel_reg[4]/Q
                         net (fo=6, routed)           0.168    -0.317    camctl/pixel[4]
    SLICE_X33Y69         LUT5 (Prop_lut5_I4_O)        0.042    -0.275 r  camctl/pixel[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    camctl/pixel[4]_i_1_n_0
    SLICE_X33Y69         FDRE                                         r  camctl/pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.817    -0.868    camctl/clk_5MHz
    SLICE_X33Y69         FDRE                                         r  camctl/pixel_reg[4]/C
                         clock pessimism              0.241    -0.627    
    SLICE_X33Y69         FDRE (Hold_fdre_C_D)         0.105    -0.522    camctl/pixel_reg[4]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 camctl/num_lines_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/num_lines_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    camctl/clk_5MHz
    SLICE_X38Y72         FDRE                                         r  camctl/num_lines_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.467 f  camctl/num_lines_reg[0]/Q
                         net (fo=5, routed)           0.175    -0.291    camctl/num_lines_reg_n_0_[0]
    SLICE_X38Y72         LUT1 (Prop_lut1_I0_O)        0.043    -0.248 r  camctl/num_lines[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    camctl/num_lines[0]_i_1_n_0
    SLICE_X38Y72         FDRE                                         r  camctl/num_lines_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.813    -0.872    camctl/clk_5MHz
    SLICE_X38Y72         FDRE                                         r  camctl/num_lines_reg[0]/C
                         clock pessimism              0.241    -0.631    
    SLICE_X38Y72         FDRE (Hold_fdre_C_D)         0.133    -0.498    camctl/num_lines_reg[0]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.551    -0.628    camctl/clk_5MHz
    SLICE_X33Y70         FDRE                                         r  camctl/pixel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  camctl/pixel_reg[7]/Q
                         net (fo=8, routed)           0.181    -0.305    camctl/pixel[7]
    SLICE_X33Y70         LUT5 (Prop_lut5_I3_O)        0.043    -0.262 r  camctl/pixel[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.262    camctl/pixel[8]_i_3_n_0
    SLICE_X33Y70         FDRE                                         r  camctl/pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    camctl/clk_5MHz
    SLICE_X33Y70         FDRE                                         r  camctl/pixel_reg[8]/C
                         clock pessimism              0.241    -0.628    
    SLICE_X33Y70         FDRE (Hold_fdre_C_D)         0.104    -0.524    camctl/pixel_reg[8]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.550    -0.629    camctl/clk_5MHz
    SLICE_X33Y71         FDRE                                         r  camctl/pixel_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  camctl/pixel_reg[9]/Q
                         net (fo=6, routed)           0.168    -0.319    camctl/pixel[9]
    SLICE_X33Y71         LUT5 (Prop_lut5_I4_O)        0.045    -0.274 r  camctl/pixel[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    camctl/pixel[9]_i_1_n_0
    SLICE_X33Y71         FDRE                                         r  camctl/pixel_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.815    -0.870    camctl/clk_5MHz
    SLICE_X33Y71         FDRE                                         r  camctl/pixel_reg[9]/C
                         clock pessimism              0.241    -0.629    
    SLICE_X33Y71         FDRE (Hold_fdre_C_D)         0.091    -0.538    camctl/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 camctl/fifo_rrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/fifo_rrst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    camctl/clk_5MHz
    SLICE_X34Y67         FDRE                                         r  camctl/fifo_rrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  camctl/fifo_rrst_reg/Q
                         net (fo=3, routed)           0.175    -0.285    camctl/fifo_rrst
    SLICE_X34Y67         LUT6 (Prop_lut6_I4_O)        0.045    -0.240 r  camctl/fifo_rrst_i_1/O
                         net (fo=1, routed)           0.000    -0.240    camctl/fifo_rrst_i_1_n_0
    SLICE_X34Y67         FDRE                                         r  camctl/fifo_rrst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.819    -0.866    camctl/clk_5MHz
    SLICE_X34Y67         FDRE                                         r  camctl/fifo_rrst_reg/C
                         clock pessimism              0.241    -0.625    
    SLICE_X34Y67         FDRE (Hold_fdre_C_D)         0.120    -0.505    camctl/fifo_rrst_reg
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 camctl/wen_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/wen_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.300%)  route 0.170ns (47.700%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    camctl/clk_5MHz
    SLICE_X37Y72         FDRE                                         r  camctl/wen_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  camctl/wen_r_reg/Q
                         net (fo=28, routed)          0.170    -0.320    camctl/wen_r_reg_n_0
    SLICE_X37Y72         LUT5 (Prop_lut5_I4_O)        0.045    -0.275 r  camctl/wen_r_i_1/O
                         net (fo=1, routed)           0.000    -0.275    camctl/wen_r_i_1_n_0
    SLICE_X37Y72         FDRE                                         r  camctl/wen_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.813    -0.872    camctl/clk_5MHz
    SLICE_X37Y72         FDRE                                         r  camctl/wen_r_reg/C
                         clock pessimism              0.241    -0.631    
    SLICE_X37Y72         FDRE (Hold_fdre_C_D)         0.091    -0.540    camctl/wen_r_reg
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 camctl/wen_l_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/wen_l_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.887%)  route 0.172ns (48.113%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.550    -0.629    camctl/clk_5MHz
    SLICE_X35Y72         FDRE                                         r  camctl/wen_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  camctl/wen_l_reg/Q
                         net (fo=28, routed)          0.172    -0.315    camctl/wen_l
    SLICE_X35Y72         LUT5 (Prop_lut5_I4_O)        0.045    -0.270 r  camctl/wen_l_i_1/O
                         net (fo=1, routed)           0.000    -0.270    camctl/wen_l_i_1_n_0
    SLICE_X35Y72         FDRE                                         r  camctl/wen_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.814    -0.871    camctl/clk_5MHz
    SLICE_X35Y72         FDRE                                         r  camctl/wen_l_reg/C
                         clock pessimism              0.242    -0.629    
    SLICE_X35Y72         FDRE (Hold_fdre_C_D)         0.092    -0.537    camctl/wen_l_reg
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_5MHz_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y18     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y20     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y17     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y27     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y19     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y26     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y18     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y28     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y17     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y26     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y67     camctl/fifo_rrst_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y72     camctl/num_lines_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X39Y72     camctl/num_lines_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X39Y72     camctl/num_lines_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X39Y72     camctl/num_lines_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X39Y72     camctl/num_lines_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X33Y70     camctl/pixel_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X33Y70     camctl/pixel_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X33Y70     camctl/pixel_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X33Y70     camctl/pixel_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X37Y60     camctl/buffer_ready_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y69     camctl/fifo_oe_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y67     camctl/fifo_rrst_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X37Y69     camctl/image_sel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y72     camctl/num_lines_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X39Y74     camctl/num_lines_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X39Y74     camctl/num_lines_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X39Y74     camctl/num_lines_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X39Y74     camctl/num_lines_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X39Y74     camctl/num_lines_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    clkgen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0_1
  To Clock:  clk_100MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.972ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.318ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.972ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.454ns  (logic 1.430ns (26.219%)  route 4.024ns (73.781%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 8.406 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.003     0.501    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.625 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.816     1.441    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.152     1.593 r  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.437     2.029    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y58         LUT2 (Prop_lut2_I1_O)        0.326     2.355 f  disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.854     3.210    disp/cdcnt[2]_i_2_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I0_O)        0.124     3.334 r  disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.182     3.516    disp/cdcnt[2]_i_3_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I0_O)        0.124     3.640 r  disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.732     4.371    disp/rdcnt[2]_i_3_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I4_O)        0.124     4.495 r  disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     4.495    disp/rdcnt[1]_i_1_n_0
    SLICE_X45Y58         FDRE                                         r  disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.480     8.406    disp/clk_100MHz
    SLICE_X45Y58         FDRE                                         r  disp/rdcnt_reg[1]/C
                         clock pessimism              0.288     8.694    
                         clock uncertainty           -0.258     8.436    
    SLICE_X45Y58         FDRE (Setup_fdre_C_D)        0.031     8.467    disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.467    
                         arrival time                          -4.495    
  -------------------------------------------------------------------
                         slack                                  3.972    

Slack (MET) :             3.975ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.449ns  (logic 1.430ns (26.243%)  route 4.019ns (73.757%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 8.406 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.003     0.501    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.625 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.816     1.441    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.152     1.593 r  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.437     2.029    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y58         LUT2 (Prop_lut2_I1_O)        0.326     2.355 f  disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.854     3.210    disp/cdcnt[2]_i_2_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I0_O)        0.124     3.334 r  disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.182     3.516    disp/cdcnt[2]_i_3_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I0_O)        0.124     3.640 r  disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.727     4.366    disp/rdcnt[2]_i_3_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I4_O)        0.124     4.490 r  disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     4.490    disp/rdcnt[0]_i_1_n_0
    SLICE_X45Y58         FDRE                                         r  disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.480     8.406    disp/clk_100MHz
    SLICE_X45Y58         FDRE                                         r  disp/rdcnt_reg[0]/C
                         clock pessimism              0.288     8.694    
                         clock uncertainty           -0.258     8.436    
    SLICE_X45Y58         FDRE (Setup_fdre_C_D)        0.029     8.465    disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.465    
                         arrival time                          -4.490    
  -------------------------------------------------------------------
                         slack                                  3.975    

Slack (MET) :             4.081ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.909ns  (logic 1.182ns (24.077%)  route 3.727ns (75.923%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.003     0.501    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.625 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.816     1.441    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.152     1.593 r  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.340     1.933    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I5_O)        0.326     2.259 f  disp/rcnt[7]_i_4/O
                         net (fo=3, routed)           0.507     2.766    disp/rcnt[7]_i_4_n_0
    SLICE_X47Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.890 r  disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          1.061     3.951    disp/rcnt[7]_i_1_n_0
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.572     8.498    disp/clk_100MHz
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.787    
                         clock uncertainty           -0.258     8.529    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497     8.032    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.032    
                         arrival time                          -3.951    
  -------------------------------------------------------------------
                         slack                                  4.081    

Slack (MET) :             4.086ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.039ns  (logic 1.180ns (23.417%)  route 3.859ns (76.583%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.003     0.501    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.625 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.816     1.441    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.124     1.565 f  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.685     2.250    disp/rcnt[0]_i_2_n_0
    SLICE_X46Y58         LUT2 (Prop_lut2_I1_O)        0.148     2.398 r  disp/pipe[0]_i_3/O
                         net (fo=5, routed)           0.621     3.019    disp/pipe[0]_i_3_n_0
    SLICE_X43Y55         LUT3 (Prop_lut3_I0_O)        0.328     3.347 r  disp/rcnt[1]_i_1/O
                         net (fo=2, routed)           0.733     4.081    disp/rcnt[1]_i_1_n_0
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.572     8.498    disp/clk_100MHz
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.787    
                         clock uncertainty           -0.258     8.529    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362     8.167    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.167    
                         arrival time                          -4.081    
  -------------------------------------------------------------------
                         slack                                  4.086    

Slack (MET) :             4.140ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.985ns  (logic 1.180ns (23.671%)  route 3.805ns (76.329%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.003     0.501    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.625 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.816     1.441    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.124     1.565 f  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.685     2.250    disp/rcnt[0]_i_2_n_0
    SLICE_X46Y58         LUT2 (Prop_lut2_I1_O)        0.148     2.398 r  disp/pipe[0]_i_3/O
                         net (fo=5, routed)           0.613     3.011    disp/pipe[0]_i_3_n_0
    SLICE_X43Y55         LUT4 (Prop_lut4_I0_O)        0.328     3.339 r  disp/rcnt[2]_i_1/O
                         net (fo=2, routed)           0.688     4.026    disp/rcnt[2]_i_1_n_0
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.572     8.498    disp/clk_100MHz
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.787    
                         clock uncertainty           -0.258     8.529    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362     8.167    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.167    
                         arrival time                          -4.026    
  -------------------------------------------------------------------
                         slack                                  4.140    

Slack (MET) :             4.251ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 1.430ns (27.632%)  route 3.745ns (72.368%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 8.406 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.003     0.501    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.625 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.816     1.441    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.152     1.593 r  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.437     2.029    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y58         LUT2 (Prop_lut2_I1_O)        0.326     2.355 f  disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.854     3.210    disp/cdcnt[2]_i_2_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I0_O)        0.124     3.334 r  disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.182     3.516    disp/cdcnt[2]_i_3_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I0_O)        0.124     3.640 r  disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.453     4.092    disp/rdcnt[2]_i_3_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I4_O)        0.124     4.216 r  disp/rdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     4.216    disp/rdcnt[2]_i_1_n_0
    SLICE_X45Y58         FDRE                                         r  disp/rdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.480     8.406    disp/clk_100MHz
    SLICE_X45Y58         FDRE                                         r  disp/rdcnt_reg[2]/C
                         clock pessimism              0.288     8.694    
                         clock uncertainty           -0.258     8.436    
    SLICE_X45Y58         FDRE (Setup_fdre_C_D)        0.031     8.467    disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.467    
                         arrival time                          -4.216    
  -------------------------------------------------------------------
                         slack                                  4.251    

Slack (MET) :             4.365ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.046ns  (logic 1.306ns (25.882%)  route 3.740ns (74.118%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 8.393 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.003     0.501    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.625 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.816     1.441    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.152     1.593 r  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.437     2.029    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y58         LUT2 (Prop_lut2_I1_O)        0.326     2.355 f  disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.854     3.210    disp/cdcnt[2]_i_2_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I0_O)        0.124     3.334 r  disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.630     3.963    disp/cdcnt[2]_i_3_n_0
    SLICE_X53Y59         LUT3 (Prop_lut3_I1_O)        0.124     4.087 r  disp/cdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     4.087    disp/cdcnt[0]_i_1_n_0
    SLICE_X53Y59         FDRE                                         r  disp/cdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.467     8.393    disp/clk_100MHz
    SLICE_X53Y59         FDRE                                         r  disp/cdcnt_reg[0]/C
                         clock pessimism              0.288     8.681    
                         clock uncertainty           -0.258     8.423    
    SLICE_X53Y59         FDRE (Setup_fdre_C_D)        0.029     8.452    disp/cdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.452    
                         arrival time                          -4.087    
  -------------------------------------------------------------------
                         slack                                  4.365    

Slack (MET) :             4.383ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.582ns  (logic 1.182ns (25.795%)  route 3.400ns (74.205%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.003     0.501    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.625 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.816     1.441    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.152     1.593 r  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.340     1.933    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I5_O)        0.326     2.259 f  disp/rcnt[7]_i_4/O
                         net (fo=3, routed)           0.608     2.867    disp/rcnt[7]_i_4_n_0
    SLICE_X48Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.991 r  disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.633     3.624    disp/rcnt[8]_i_1_n_0
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.479     8.405    disp/clk_100MHz
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[6]/C
                         clock pessimism              0.288     8.693    
                         clock uncertainty           -0.258     8.435    
    SLICE_X48Y57         FDRE (Setup_fdre_C_R)       -0.429     8.006    disp/rcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          8.006    
                         arrival time                          -3.624    
  -------------------------------------------------------------------
                         slack                                  4.383    

Slack (MET) :             4.387ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.578ns  (logic 1.182ns (25.820%)  route 3.396ns (74.180%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.003     0.501    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.625 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.816     1.441    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.152     1.593 r  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.340     1.933    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I5_O)        0.326     2.259 f  disp/rcnt[7]_i_4/O
                         net (fo=3, routed)           0.608     2.867    disp/rcnt[7]_i_4_n_0
    SLICE_X48Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.991 r  disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.629     3.619    disp/rcnt[8]_i_1_n_0
    SLICE_X49Y57         FDRE                                         r  disp/rcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.479     8.405    disp/clk_100MHz
    SLICE_X49Y57         FDRE                                         r  disp/rcnt_reg[3]/C
                         clock pessimism              0.288     8.693    
                         clock uncertainty           -0.258     8.435    
    SLICE_X49Y57         FDRE (Setup_fdre_C_R)       -0.429     8.006    disp/rcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.006    
                         arrival time                          -3.619    
  -------------------------------------------------------------------
                         slack                                  4.387    

Slack (MET) :             4.387ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.578ns  (logic 1.182ns (25.820%)  route 3.396ns (74.180%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.003     0.501    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.625 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.816     1.441    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.152     1.593 r  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.340     1.933    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I5_O)        0.326     2.259 f  disp/rcnt[7]_i_4/O
                         net (fo=3, routed)           0.608     2.867    disp/rcnt[7]_i_4_n_0
    SLICE_X48Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.991 r  disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.629     3.619    disp/rcnt[8]_i_1_n_0
    SLICE_X49Y57         FDRE                                         r  disp/rcnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.479     8.405    disp/clk_100MHz
    SLICE_X49Y57         FDRE                                         r  disp/rcnt_reg[4]/C
                         clock pessimism              0.288     8.693    
                         clock uncertainty           -0.258     8.435    
    SLICE_X49Y57         FDRE (Setup_fdre_C_R)       -0.429     8.006    disp/rcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.006    
                         arrival time                          -3.619    
  -------------------------------------------------------------------
                         slack                                  4.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.231ns (23.423%)  route 0.755ns (76.577%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.363    -0.118    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.045    -0.073 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.392     0.319    disp/next_state[0]
    SLICE_X45Y55         LUT2 (Prop_lut2_I0_O)        0.045     0.364 r  disp/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.364    disp/current_state[0]_i_1_n_0
    SLICE_X45Y55         FDRE                                         r  disp/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.826    -0.859    disp/clk_100MHz
    SLICE_X45Y55         FDRE                                         r  disp/current_state_reg[0]/C
                         clock pessimism              0.556    -0.303    
                         clock uncertainty            0.258    -0.045    
    SLICE_X45Y55         FDRE (Hold_fdre_C_D)         0.091     0.046    disp/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.364    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.382ns (28.329%)  route 0.966ns (71.671%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.363    -0.118    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.045    -0.073 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.285     0.212    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.044     0.256 f  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.163     0.418    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y58         LUT2 (Prop_lut2_I1_O)        0.107     0.525 r  disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.156     0.681    disp/cdcnt[2]_i_2_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I1_O)        0.045     0.726 r  disp/rdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.726    disp/rdcnt[2]_i_1_n_0
    SLICE_X45Y58         FDRE                                         r  disp/rdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.825    -0.860    disp/clk_100MHz
    SLICE_X45Y58         FDRE                                         r  disp/rdcnt_reg[2]/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.258    -0.046    
    SLICE_X45Y58         FDRE (Hold_fdre_C_D)         0.092     0.046    disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.726    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.346ns  (logic 0.276ns (20.512%)  route 1.070ns (79.488%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.482 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.363    -0.118    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.045    -0.073 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.285     0.212    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.045     0.257 f  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.193     0.450    disp/rcnt[0]_i_2_n_0
    SLICE_X45Y56         LUT3 (Prop_lut3_I2_O)        0.045     0.495 r  disp/rcnt[0]_i_1/O
                         net (fo=2, routed)           0.228     0.723    disp/rcnt[0]_i_1_n_0
    SLICE_X43Y56         FDRE                                         r  disp/rcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.826    -0.859    disp/clk_100MHz
    SLICE_X43Y56         FDRE                                         r  disp/rcnt_reg[0]/C
                         clock pessimism              0.556    -0.303    
                         clock uncertainty            0.258    -0.045    
    SLICE_X43Y56         FDRE (Hold_fdre_C_D)         0.070     0.025    disp/rcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.382ns (27.633%)  route 1.000ns (72.367%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.363    -0.118    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.045    -0.073 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.285     0.212    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.044     0.256 f  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.163     0.418    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y58         LUT2 (Prop_lut2_I1_O)        0.107     0.525 r  disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.190     0.715    disp/cdcnt[2]_i_2_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I2_O)        0.045     0.760 r  disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.760    disp/rdcnt[1]_i_1_n_0
    SLICE_X45Y58         FDRE                                         r  disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.825    -0.860    disp/clk_100MHz
    SLICE_X45Y58         FDRE                                         r  disp/rdcnt_reg[1]/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.258    -0.046    
    SLICE_X45Y58         FDRE (Hold_fdre_C_D)         0.092     0.046    disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.470ns  (logic 0.276ns (18.771%)  route 1.194ns (81.229%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.482 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.363    -0.118    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.045    -0.073 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.285     0.212    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.045     0.257 f  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.193     0.450    disp/rcnt[0]_i_2_n_0
    SLICE_X45Y56         LUT3 (Prop_lut3_I2_O)        0.045     0.495 r  disp/rcnt[0]_i_1/O
                         net (fo=2, routed)           0.353     0.848    disp/rcnt[0]_i_1_n_0
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.917    -0.768    disp/clk_100MHz
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.556    -0.213    
                         clock uncertainty            0.258     0.045    
    DSP48_X2Y22          DSP48E1 (Hold_dsp48e1_CLK_A[0])
                                                      0.066     0.111    disp/laddr1
  -------------------------------------------------------------------
                         required time                         -0.111    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.434ns  (logic 0.382ns (26.631%)  route 1.052ns (73.369%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.363    -0.118    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.045    -0.073 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.285     0.212    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.044     0.256 f  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.163     0.418    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y58         LUT2 (Prop_lut2_I1_O)        0.107     0.525 r  disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.242     0.767    disp/cdcnt[2]_i_2_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I3_O)        0.045     0.812 r  disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.812    disp/rdcnt[0]_i_1_n_0
    SLICE_X45Y58         FDRE                                         r  disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.825    -0.860    disp/clk_100MHz
    SLICE_X45Y58         FDRE                                         r  disp/rdcnt_reg[0]/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.258    -0.046    
    SLICE_X45Y58         FDRE (Hold_fdre_C_D)         0.091     0.045    disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.781ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.479ns  (logic 0.382ns (25.826%)  route 1.097ns (74.174%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.482 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.363    -0.118    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.045    -0.073 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.285     0.212    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.044     0.256 r  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.214     0.470    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I5_O)        0.107     0.577 r  disp/pipe[1]_i_4/O
                         net (fo=2, routed)           0.235     0.812    disp/pipe[1]_i_4_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I4_O)        0.045     0.857 r  disp/pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.857    disp/pipe[1]_i_1_n_0
    SLICE_X46Y55         FDRE                                         r  disp/pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.826    -0.859    disp/clk_100MHz
    SLICE_X46Y55         FDRE                                         r  disp/pipe_reg[1]/C
                         clock pessimism              0.556    -0.303    
                         clock uncertainty            0.258    -0.045    
    SLICE_X46Y55         FDRE (Hold_fdre_C_D)         0.121     0.076    disp/pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.484ns  (logic 0.382ns (25.739%)  route 1.102ns (74.261%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.482 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.363    -0.118    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.045    -0.073 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.285     0.212    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.044     0.256 r  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.214     0.470    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I5_O)        0.107     0.577 r  disp/pipe[1]_i_4/O
                         net (fo=2, routed)           0.240     0.817    disp/pipe[1]_i_4_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I4_O)        0.045     0.862 r  disp/pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.862    disp/pipe[0]_i_1_n_0
    SLICE_X46Y55         FDRE                                         r  disp/pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.826    -0.859    disp/clk_100MHz
    SLICE_X46Y55         FDRE                                         r  disp/pipe_reg[0]/C
                         clock pessimism              0.556    -0.303    
                         clock uncertainty            0.258    -0.045    
    SLICE_X46Y55         FDRE (Hold_fdre_C_D)         0.120     0.075    disp/pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.825ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.508ns  (logic 0.369ns (24.470%)  route 1.139ns (75.530%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.363    -0.118    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.045    -0.073 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.285     0.212    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.045     0.257 r  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.172     0.429    disp/rcnt[0]_i_2_n_0
    SLICE_X47Y58         LUT6 (Prop_lut6_I5_O)        0.045     0.474 f  disp/rcnt[7]_i_3/O
                         net (fo=2, routed)           0.166     0.640    disp/rcnt[7]_i_3_n_0
    SLICE_X47Y58         LUT6 (Prop_lut6_I4_O)        0.045     0.685 r  disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.153     0.837    disp/ccnt[2]_i_3_n_0
    SLICE_X43Y58         LUT5 (Prop_lut5_I3_O)        0.048     0.885 r  disp/ccnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.885    disp/ccnt[2]_i_1_n_0
    SLICE_X43Y58         FDRE                                         r  disp/ccnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.825    -0.860    disp/clk_100MHz
    SLICE_X43Y58         FDRE                                         r  disp/ccnt_reg[2]/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.258    -0.046    
    SLICE_X43Y58         FDRE (Hold_fdre_C_D)         0.107     0.061    disp/ccnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.382ns (25.645%)  route 1.108ns (74.355%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.363    -0.118    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.045    -0.073 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.285     0.212    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.044     0.256 f  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.163     0.418    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y58         LUT2 (Prop_lut2_I1_O)        0.107     0.525 r  disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.297     0.822    disp/cdcnt[2]_i_2_n_0
    SLICE_X53Y59         LUT3 (Prop_lut3_I0_O)        0.045     0.867 r  disp/cdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.867    disp/cdcnt[0]_i_1_n_0
    SLICE_X53Y59         FDRE                                         r  disp/cdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.821    -0.864    disp/clk_100MHz
    SLICE_X53Y59         FDRE                                         r  disp/cdcnt_reg[0]/C
                         clock pessimism              0.556    -0.308    
                         clock uncertainty            0.258    -0.050    
    SLICE_X53Y59         FDRE (Hold_fdre_C_D)         0.091     0.041    disp/cdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.826    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_wiz_0
  To Clock:  clk_100MHz_clk_wiz_0_1

Setup :          257  Failing Endpoints,  Worst Slack       -9.788ns,  Total Violation     -466.315ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.788ns  (required time - arrival time)
  Source:                 disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_63_0_0__7/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.898ns  (logic 10.178ns (53.856%)  route 8.720ns (46.144%))
  Logic Levels:           31  (CARRY4=24 LUT2=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.653    -0.959    disp/clk_100MHz
    SLICE_X53Y46         FDRE                                         r  disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  disp/index_reg[5]/Q
                         net (fo=23, routed)          0.869     0.367    disp/index_reg_n_0_[5]
    SLICE_X50Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.491 r  disp/line_reg_0_63_0_0__6_i_12/O
                         net (fo=1, routed)           0.581     1.072    disp/line_reg_0_63_0_0__6_i_12_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.705 r  disp/line_reg_0_63_0_0__6_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.705    disp/line_reg_0_63_0_0__6_i_3_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  disp/line_reg_0_63_0_0__6_i_2/CO[3]
                         net (fo=13, routed)          1.190     3.009    disp/line_reg_0_63_0_0__6_i_2_n_0
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.133 r  disp/line_reg_0_63_0_0__5_i_4/O
                         net (fo=1, routed)           0.000     3.133    disp/line_reg_0_63_0_0__5_i_4_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.590 r  disp/line_reg_0_63_0_0__5_i_2/CO[1]
                         net (fo=15, routed)          0.583     4.173    disp/rgb[0][0]
    SLICE_X52Y49         LUT2 (Prop_lut2_I1_O)        0.329     4.502 r  disp/line_reg_0_63_0_0__3_i_22/O
                         net (fo=1, routed)           0.000     4.502    disp/line_reg_0_63_0_0__3_i_22_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.052 r  disp/line_reg_0_63_0_0__3_i_15/CO[3]
                         net (fo=1, routed)           0.001     5.053    disp/line_reg_0_63_0_0__3_i_15_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  disp/line_reg_0_63_0_0__4_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.167    disp/line_reg_0_63_0_0__4_i_3_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.324 r  disp/line_reg_0_63_0_0__4_i_2/CO[1]
                         net (fo=15, routed)          0.570     5.893    disp/rgb[5]_2[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I1_O)        0.329     6.222 r  disp/line_reg_0_63_0_0__2_i_13/O
                         net (fo=1, routed)           0.000     6.222    disp/line_reg_0_63_0_0__2_i_13_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.772 r  disp/line_reg_0_63_0_0__2_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.773    disp/line_reg_0_63_0_0__2_i_6_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.887 r  disp/line_reg_0_63_0_0__3_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.887    disp/line_reg_0_63_0_0__3_i_12_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.044 r  disp/line_reg_0_63_0_0__3_i_3/CO[1]
                         net (fo=15, routed)          0.928     7.973    disp/rgb[5]_4[0]
    SLICE_X54Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.773 r  disp/line_reg_0_63_0_0__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.773    disp/line_reg_0_63_0_0__1_i_6_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.890 r  disp/line_reg_0_63_0_0__2_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.890    disp/line_reg_0_63_0_0__2_i_3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.047 r  disp/line_reg_0_63_0_0__2_i_2/CO[1]
                         net (fo=16, routed)          0.684     9.731    disp/rgb[1]_1[0]
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.332    10.063 r  disp/line_reg_0_63_0_0__0_i_18/O
                         net (fo=1, routed)           0.000    10.063    disp/line_reg_0_63_0_0__0_i_18_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.613 r  disp/line_reg_0_63_0_0__0_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.614    disp/line_reg_0_63_0_0__0_i_7_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.728 r  disp/line_reg_0_63_0_0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.728    disp/line_reg_0_63_0_0__1_i_3_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.885 r  disp/line_reg_0_63_0_0__1_i_2/CO[1]
                         net (fo=15, routed)          0.714    11.599    disp/rgb[5]_8[0]
    SLICE_X57Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.384 r  disp/line_reg_0_63_0_0__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    12.385    disp/line_reg_0_63_0_0__0_i_6_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.499 r  disp/line_reg_0_63_0_0__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.499    disp/line_reg_0_63_0_0__0_i_3_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.656 r  disp/line_reg_0_63_0_0__0_i_2/CO[1]
                         net (fo=16, routed)          0.744    13.400    disp/rgb[5]_11[0]
    SLICE_X56Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    14.185 r  disp/line_reg_0_63_0_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.185    disp/line_reg_0_63_0_0_i_25_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.299 r  disp/line_reg_0_63_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.299    disp/line_reg_0_63_0_0_i_22_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.570 r  disp/line_reg_0_63_0_0_i_10/CO[0]
                         net (fo=2, routed)           0.579    15.149    disp/line_reg_0_63_0_0_i_10_n_3
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.373    15.522 r  disp/line_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.000    15.522    disp/line_reg_0_63_0_0_i_21_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.035 r  disp/line_reg_0_63_0_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.035    disp/line_reg_0_63_0_0_i_9_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.152 r  disp/line_reg_0_63_0_0__3_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.152    disp/line_reg_0_63_0_0__3_i_2_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.371 r  disp/line_reg_0_63_0_0__7_i_2/O[0]
                         net (fo=1, routed)           0.523    16.894    disp/line_reg_0_63_0_0__7_i_2_n_7
    SLICE_X51Y55         LUT5 (Prop_lut5_I0_O)        0.295    17.189 r  disp/line_reg_0_63_0_0__7_i_1/O
                         net (fo=4, routed)           0.750    17.940    disp/line_reg_0_63_0_0__7/D
    SLICE_X50Y55         RAMD64E                                      r  disp/line_reg_0_63_0_0__7/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.469     8.395    disp/line_reg_0_63_0_0__7/WCLK
    SLICE_X50Y55         RAMD64E                                      r  disp/line_reg_0_63_0_0__7/DP/CLK
                         clock pessimism              0.462     8.857    
                         clock uncertainty           -0.084     8.774    
    SLICE_X50Y55         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622     8.152    disp/line_reg_0_63_0_0__7/DP
  -------------------------------------------------------------------
                         required time                          8.152    
                         arrival time                         -17.940    
  -------------------------------------------------------------------
                         slack                                 -9.788    

Slack (VIOLATED) :        -9.603ns  (required time - arrival time)
  Source:                 disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_63_0_0__8/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.897ns  (logic 10.293ns (54.470%)  route 8.604ns (45.530%))
  Logic Levels:           31  (CARRY4=24 LUT2=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.653    -0.959    disp/clk_100MHz
    SLICE_X53Y46         FDRE                                         r  disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  disp/index_reg[5]/Q
                         net (fo=23, routed)          0.869     0.367    disp/index_reg_n_0_[5]
    SLICE_X50Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.491 r  disp/line_reg_0_63_0_0__6_i_12/O
                         net (fo=1, routed)           0.581     1.072    disp/line_reg_0_63_0_0__6_i_12_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.705 r  disp/line_reg_0_63_0_0__6_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.705    disp/line_reg_0_63_0_0__6_i_3_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  disp/line_reg_0_63_0_0__6_i_2/CO[3]
                         net (fo=13, routed)          1.190     3.009    disp/line_reg_0_63_0_0__6_i_2_n_0
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.133 r  disp/line_reg_0_63_0_0__5_i_4/O
                         net (fo=1, routed)           0.000     3.133    disp/line_reg_0_63_0_0__5_i_4_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.590 r  disp/line_reg_0_63_0_0__5_i_2/CO[1]
                         net (fo=15, routed)          0.583     4.173    disp/rgb[0][0]
    SLICE_X52Y49         LUT2 (Prop_lut2_I1_O)        0.329     4.502 r  disp/line_reg_0_63_0_0__3_i_22/O
                         net (fo=1, routed)           0.000     4.502    disp/line_reg_0_63_0_0__3_i_22_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.052 r  disp/line_reg_0_63_0_0__3_i_15/CO[3]
                         net (fo=1, routed)           0.001     5.053    disp/line_reg_0_63_0_0__3_i_15_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  disp/line_reg_0_63_0_0__4_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.167    disp/line_reg_0_63_0_0__4_i_3_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.324 r  disp/line_reg_0_63_0_0__4_i_2/CO[1]
                         net (fo=15, routed)          0.570     5.893    disp/rgb[5]_2[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I1_O)        0.329     6.222 r  disp/line_reg_0_63_0_0__2_i_13/O
                         net (fo=1, routed)           0.000     6.222    disp/line_reg_0_63_0_0__2_i_13_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.772 r  disp/line_reg_0_63_0_0__2_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.773    disp/line_reg_0_63_0_0__2_i_6_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.887 r  disp/line_reg_0_63_0_0__3_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.887    disp/line_reg_0_63_0_0__3_i_12_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.044 r  disp/line_reg_0_63_0_0__3_i_3/CO[1]
                         net (fo=15, routed)          0.928     7.973    disp/rgb[5]_4[0]
    SLICE_X54Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.773 r  disp/line_reg_0_63_0_0__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.773    disp/line_reg_0_63_0_0__1_i_6_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.890 r  disp/line_reg_0_63_0_0__2_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.890    disp/line_reg_0_63_0_0__2_i_3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.047 r  disp/line_reg_0_63_0_0__2_i_2/CO[1]
                         net (fo=16, routed)          0.684     9.731    disp/rgb[1]_1[0]
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.332    10.063 r  disp/line_reg_0_63_0_0__0_i_18/O
                         net (fo=1, routed)           0.000    10.063    disp/line_reg_0_63_0_0__0_i_18_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.613 r  disp/line_reg_0_63_0_0__0_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.614    disp/line_reg_0_63_0_0__0_i_7_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.728 r  disp/line_reg_0_63_0_0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.728    disp/line_reg_0_63_0_0__1_i_3_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.885 r  disp/line_reg_0_63_0_0__1_i_2/CO[1]
                         net (fo=15, routed)          0.714    11.599    disp/rgb[5]_8[0]
    SLICE_X57Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.384 r  disp/line_reg_0_63_0_0__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    12.385    disp/line_reg_0_63_0_0__0_i_6_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.499 r  disp/line_reg_0_63_0_0__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.499    disp/line_reg_0_63_0_0__0_i_3_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.656 r  disp/line_reg_0_63_0_0__0_i_2/CO[1]
                         net (fo=16, routed)          0.744    13.400    disp/rgb[5]_11[0]
    SLICE_X56Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    14.185 r  disp/line_reg_0_63_0_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.185    disp/line_reg_0_63_0_0_i_25_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.299 r  disp/line_reg_0_63_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.299    disp/line_reg_0_63_0_0_i_22_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.570 r  disp/line_reg_0_63_0_0_i_10/CO[0]
                         net (fo=2, routed)           0.579    15.149    disp/line_reg_0_63_0_0_i_10_n_3
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.373    15.522 r  disp/line_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.000    15.522    disp/line_reg_0_63_0_0_i_21_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.035 r  disp/line_reg_0_63_0_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.035    disp/line_reg_0_63_0_0_i_9_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.152 r  disp/line_reg_0_63_0_0__3_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.152    disp/line_reg_0_63_0_0__3_i_2_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.475 r  disp/line_reg_0_63_0_0__7_i_2/O[1]
                         net (fo=1, routed)           0.522    16.997    disp/line_reg_0_63_0_0__7_i_2_n_6
    SLICE_X51Y55         LUT5 (Prop_lut5_I0_O)        0.306    17.303 r  disp/line_reg_0_63_0_0__8_i_1/O
                         net (fo=4, routed)           0.635    17.938    disp/line_reg_0_63_0_0__8/D
    SLICE_X50Y54         RAMD64E                                      r  disp/line_reg_0_63_0_0__8/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.469     8.395    disp/line_reg_0_63_0_0__8/WCLK
    SLICE_X50Y54         RAMD64E                                      r  disp/line_reg_0_63_0_0__8/DP/CLK
                         clock pessimism              0.462     8.857    
                         clock uncertainty           -0.084     8.774    
    SLICE_X50Y54         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438     8.336    disp/line_reg_0_63_0_0__8/DP
  -------------------------------------------------------------------
                         required time                          8.336    
                         arrival time                         -17.938    
  -------------------------------------------------------------------
                         slack                                 -9.603    

Slack (VIOLATED) :        -9.548ns  (required time - arrival time)
  Source:                 disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_31_0_0__8/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.873ns  (logic 10.293ns (54.539%)  route 8.580ns (45.461%))
  Logic Levels:           31  (CARRY4=24 LUT2=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.653    -0.959    disp/clk_100MHz
    SLICE_X53Y46         FDRE                                         r  disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  disp/index_reg[5]/Q
                         net (fo=23, routed)          0.869     0.367    disp/index_reg_n_0_[5]
    SLICE_X50Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.491 r  disp/line_reg_0_63_0_0__6_i_12/O
                         net (fo=1, routed)           0.581     1.072    disp/line_reg_0_63_0_0__6_i_12_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.705 r  disp/line_reg_0_63_0_0__6_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.705    disp/line_reg_0_63_0_0__6_i_3_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  disp/line_reg_0_63_0_0__6_i_2/CO[3]
                         net (fo=13, routed)          1.190     3.009    disp/line_reg_0_63_0_0__6_i_2_n_0
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.133 r  disp/line_reg_0_63_0_0__5_i_4/O
                         net (fo=1, routed)           0.000     3.133    disp/line_reg_0_63_0_0__5_i_4_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.590 r  disp/line_reg_0_63_0_0__5_i_2/CO[1]
                         net (fo=15, routed)          0.583     4.173    disp/rgb[0][0]
    SLICE_X52Y49         LUT2 (Prop_lut2_I1_O)        0.329     4.502 r  disp/line_reg_0_63_0_0__3_i_22/O
                         net (fo=1, routed)           0.000     4.502    disp/line_reg_0_63_0_0__3_i_22_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.052 r  disp/line_reg_0_63_0_0__3_i_15/CO[3]
                         net (fo=1, routed)           0.001     5.053    disp/line_reg_0_63_0_0__3_i_15_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  disp/line_reg_0_63_0_0__4_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.167    disp/line_reg_0_63_0_0__4_i_3_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.324 r  disp/line_reg_0_63_0_0__4_i_2/CO[1]
                         net (fo=15, routed)          0.570     5.893    disp/rgb[5]_2[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I1_O)        0.329     6.222 r  disp/line_reg_0_63_0_0__2_i_13/O
                         net (fo=1, routed)           0.000     6.222    disp/line_reg_0_63_0_0__2_i_13_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.772 r  disp/line_reg_0_63_0_0__2_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.773    disp/line_reg_0_63_0_0__2_i_6_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.887 r  disp/line_reg_0_63_0_0__3_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.887    disp/line_reg_0_63_0_0__3_i_12_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.044 r  disp/line_reg_0_63_0_0__3_i_3/CO[1]
                         net (fo=15, routed)          0.928     7.973    disp/rgb[5]_4[0]
    SLICE_X54Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.773 r  disp/line_reg_0_63_0_0__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.773    disp/line_reg_0_63_0_0__1_i_6_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.890 r  disp/line_reg_0_63_0_0__2_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.890    disp/line_reg_0_63_0_0__2_i_3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.047 r  disp/line_reg_0_63_0_0__2_i_2/CO[1]
                         net (fo=16, routed)          0.684     9.731    disp/rgb[1]_1[0]
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.332    10.063 r  disp/line_reg_0_63_0_0__0_i_18/O
                         net (fo=1, routed)           0.000    10.063    disp/line_reg_0_63_0_0__0_i_18_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.613 r  disp/line_reg_0_63_0_0__0_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.614    disp/line_reg_0_63_0_0__0_i_7_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.728 r  disp/line_reg_0_63_0_0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.728    disp/line_reg_0_63_0_0__1_i_3_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.885 r  disp/line_reg_0_63_0_0__1_i_2/CO[1]
                         net (fo=15, routed)          0.714    11.599    disp/rgb[5]_8[0]
    SLICE_X57Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.384 r  disp/line_reg_0_63_0_0__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    12.385    disp/line_reg_0_63_0_0__0_i_6_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.499 r  disp/line_reg_0_63_0_0__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.499    disp/line_reg_0_63_0_0__0_i_3_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.656 r  disp/line_reg_0_63_0_0__0_i_2/CO[1]
                         net (fo=16, routed)          0.744    13.400    disp/rgb[5]_11[0]
    SLICE_X56Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    14.185 r  disp/line_reg_0_63_0_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.185    disp/line_reg_0_63_0_0_i_25_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.299 r  disp/line_reg_0_63_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.299    disp/line_reg_0_63_0_0_i_22_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.570 r  disp/line_reg_0_63_0_0_i_10/CO[0]
                         net (fo=2, routed)           0.579    15.149    disp/line_reg_0_63_0_0_i_10_n_3
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.373    15.522 r  disp/line_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.000    15.522    disp/line_reg_0_63_0_0_i_21_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.035 r  disp/line_reg_0_63_0_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.035    disp/line_reg_0_63_0_0_i_9_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.152 r  disp/line_reg_0_63_0_0__3_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.152    disp/line_reg_0_63_0_0__3_i_2_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.475 r  disp/line_reg_0_63_0_0__7_i_2/O[1]
                         net (fo=1, routed)           0.522    16.997    disp/line_reg_0_63_0_0__7_i_2_n_6
    SLICE_X51Y55         LUT5 (Prop_lut5_I0_O)        0.306    17.303 r  disp/line_reg_0_63_0_0__8_i_1/O
                         net (fo=4, routed)           0.611    17.914    disp/line_reg_0_31_0_0__8/D
    SLICE_X50Y56         RAMD32                                       r  disp/line_reg_0_31_0_0__8/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.469     8.395    disp/line_reg_0_31_0_0__8/WCLK
    SLICE_X50Y56         RAMD32                                       r  disp/line_reg_0_31_0_0__8/DP/CLK
                         clock pessimism              0.462     8.857    
                         clock uncertainty           -0.084     8.774    
    SLICE_X50Y56         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.407     8.367    disp/line_reg_0_31_0_0__8/DP
  -------------------------------------------------------------------
                         required time                          8.367    
                         arrival time                         -17.914    
  -------------------------------------------------------------------
                         slack                                 -9.548    

Slack (VIOLATED) :        -9.501ns  (required time - arrival time)
  Source:                 disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_63_0_0__7/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.898ns  (logic 10.178ns (53.856%)  route 8.720ns (46.144%))
  Logic Levels:           31  (CARRY4=24 LUT2=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.653    -0.959    disp/clk_100MHz
    SLICE_X53Y46         FDRE                                         r  disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  disp/index_reg[5]/Q
                         net (fo=23, routed)          0.869     0.367    disp/index_reg_n_0_[5]
    SLICE_X50Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.491 r  disp/line_reg_0_63_0_0__6_i_12/O
                         net (fo=1, routed)           0.581     1.072    disp/line_reg_0_63_0_0__6_i_12_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.705 r  disp/line_reg_0_63_0_0__6_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.705    disp/line_reg_0_63_0_0__6_i_3_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  disp/line_reg_0_63_0_0__6_i_2/CO[3]
                         net (fo=13, routed)          1.190     3.009    disp/line_reg_0_63_0_0__6_i_2_n_0
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.133 r  disp/line_reg_0_63_0_0__5_i_4/O
                         net (fo=1, routed)           0.000     3.133    disp/line_reg_0_63_0_0__5_i_4_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.590 r  disp/line_reg_0_63_0_0__5_i_2/CO[1]
                         net (fo=15, routed)          0.583     4.173    disp/rgb[0][0]
    SLICE_X52Y49         LUT2 (Prop_lut2_I1_O)        0.329     4.502 r  disp/line_reg_0_63_0_0__3_i_22/O
                         net (fo=1, routed)           0.000     4.502    disp/line_reg_0_63_0_0__3_i_22_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.052 r  disp/line_reg_0_63_0_0__3_i_15/CO[3]
                         net (fo=1, routed)           0.001     5.053    disp/line_reg_0_63_0_0__3_i_15_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  disp/line_reg_0_63_0_0__4_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.167    disp/line_reg_0_63_0_0__4_i_3_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.324 r  disp/line_reg_0_63_0_0__4_i_2/CO[1]
                         net (fo=15, routed)          0.570     5.893    disp/rgb[5]_2[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I1_O)        0.329     6.222 r  disp/line_reg_0_63_0_0__2_i_13/O
                         net (fo=1, routed)           0.000     6.222    disp/line_reg_0_63_0_0__2_i_13_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.772 r  disp/line_reg_0_63_0_0__2_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.773    disp/line_reg_0_63_0_0__2_i_6_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.887 r  disp/line_reg_0_63_0_0__3_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.887    disp/line_reg_0_63_0_0__3_i_12_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.044 r  disp/line_reg_0_63_0_0__3_i_3/CO[1]
                         net (fo=15, routed)          0.928     7.973    disp/rgb[5]_4[0]
    SLICE_X54Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.773 r  disp/line_reg_0_63_0_0__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.773    disp/line_reg_0_63_0_0__1_i_6_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.890 r  disp/line_reg_0_63_0_0__2_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.890    disp/line_reg_0_63_0_0__2_i_3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.047 r  disp/line_reg_0_63_0_0__2_i_2/CO[1]
                         net (fo=16, routed)          0.684     9.731    disp/rgb[1]_1[0]
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.332    10.063 r  disp/line_reg_0_63_0_0__0_i_18/O
                         net (fo=1, routed)           0.000    10.063    disp/line_reg_0_63_0_0__0_i_18_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.613 r  disp/line_reg_0_63_0_0__0_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.614    disp/line_reg_0_63_0_0__0_i_7_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.728 r  disp/line_reg_0_63_0_0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.728    disp/line_reg_0_63_0_0__1_i_3_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.885 r  disp/line_reg_0_63_0_0__1_i_2/CO[1]
                         net (fo=15, routed)          0.714    11.599    disp/rgb[5]_8[0]
    SLICE_X57Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.384 r  disp/line_reg_0_63_0_0__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    12.385    disp/line_reg_0_63_0_0__0_i_6_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.499 r  disp/line_reg_0_63_0_0__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.499    disp/line_reg_0_63_0_0__0_i_3_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.656 r  disp/line_reg_0_63_0_0__0_i_2/CO[1]
                         net (fo=16, routed)          0.744    13.400    disp/rgb[5]_11[0]
    SLICE_X56Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    14.185 r  disp/line_reg_0_63_0_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.185    disp/line_reg_0_63_0_0_i_25_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.299 r  disp/line_reg_0_63_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.299    disp/line_reg_0_63_0_0_i_22_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.570 r  disp/line_reg_0_63_0_0_i_10/CO[0]
                         net (fo=2, routed)           0.579    15.149    disp/line_reg_0_63_0_0_i_10_n_3
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.373    15.522 r  disp/line_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.000    15.522    disp/line_reg_0_63_0_0_i_21_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.035 r  disp/line_reg_0_63_0_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.035    disp/line_reg_0_63_0_0_i_9_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.152 r  disp/line_reg_0_63_0_0__3_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.152    disp/line_reg_0_63_0_0__3_i_2_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.371 r  disp/line_reg_0_63_0_0__7_i_2/O[0]
                         net (fo=1, routed)           0.523    16.894    disp/line_reg_0_63_0_0__7_i_2_n_7
    SLICE_X51Y55         LUT5 (Prop_lut5_I0_O)        0.295    17.189 r  disp/line_reg_0_63_0_0__7_i_1/O
                         net (fo=4, routed)           0.750    17.940    disp/line_reg_0_63_0_0__7/D
    SLICE_X50Y55         RAMD64E                                      r  disp/line_reg_0_63_0_0__7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.469     8.395    disp/line_reg_0_63_0_0__7/WCLK
    SLICE_X50Y55         RAMD64E                                      r  disp/line_reg_0_63_0_0__7/SP/CLK
                         clock pessimism              0.462     8.857    
                         clock uncertainty           -0.084     8.774    
    SLICE_X50Y55         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.439    disp/line_reg_0_63_0_0__7/SP
  -------------------------------------------------------------------
                         required time                          8.439    
                         arrival time                         -17.940    
  -------------------------------------------------------------------
                         slack                                 -9.501    

Slack (VIOLATED) :        -9.476ns  (required time - arrival time)
  Source:                 disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_63_0_0__6/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.770ns  (logic 10.169ns (54.177%)  route 8.601ns (45.823%))
  Logic Levels:           30  (CARRY4=23 LUT2=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.653    -0.959    disp/clk_100MHz
    SLICE_X53Y46         FDRE                                         r  disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  disp/index_reg[5]/Q
                         net (fo=23, routed)          0.869     0.367    disp/index_reg_n_0_[5]
    SLICE_X50Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.491 r  disp/line_reg_0_63_0_0__6_i_12/O
                         net (fo=1, routed)           0.581     1.072    disp/line_reg_0_63_0_0__6_i_12_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.705 r  disp/line_reg_0_63_0_0__6_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.705    disp/line_reg_0_63_0_0__6_i_3_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  disp/line_reg_0_63_0_0__6_i_2/CO[3]
                         net (fo=13, routed)          1.190     3.009    disp/line_reg_0_63_0_0__6_i_2_n_0
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.133 r  disp/line_reg_0_63_0_0__5_i_4/O
                         net (fo=1, routed)           0.000     3.133    disp/line_reg_0_63_0_0__5_i_4_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.590 r  disp/line_reg_0_63_0_0__5_i_2/CO[1]
                         net (fo=15, routed)          0.583     4.173    disp/rgb[0][0]
    SLICE_X52Y49         LUT2 (Prop_lut2_I1_O)        0.329     4.502 r  disp/line_reg_0_63_0_0__3_i_22/O
                         net (fo=1, routed)           0.000     4.502    disp/line_reg_0_63_0_0__3_i_22_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.052 r  disp/line_reg_0_63_0_0__3_i_15/CO[3]
                         net (fo=1, routed)           0.001     5.053    disp/line_reg_0_63_0_0__3_i_15_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  disp/line_reg_0_63_0_0__4_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.167    disp/line_reg_0_63_0_0__4_i_3_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.324 r  disp/line_reg_0_63_0_0__4_i_2/CO[1]
                         net (fo=15, routed)          0.570     5.893    disp/rgb[5]_2[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I1_O)        0.329     6.222 r  disp/line_reg_0_63_0_0__2_i_13/O
                         net (fo=1, routed)           0.000     6.222    disp/line_reg_0_63_0_0__2_i_13_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.772 r  disp/line_reg_0_63_0_0__2_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.773    disp/line_reg_0_63_0_0__2_i_6_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.887 r  disp/line_reg_0_63_0_0__3_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.887    disp/line_reg_0_63_0_0__3_i_12_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.044 r  disp/line_reg_0_63_0_0__3_i_3/CO[1]
                         net (fo=15, routed)          0.928     7.973    disp/rgb[5]_4[0]
    SLICE_X54Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.773 r  disp/line_reg_0_63_0_0__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.773    disp/line_reg_0_63_0_0__1_i_6_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.890 r  disp/line_reg_0_63_0_0__2_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.890    disp/line_reg_0_63_0_0__2_i_3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.047 r  disp/line_reg_0_63_0_0__2_i_2/CO[1]
                         net (fo=16, routed)          0.684     9.731    disp/rgb[1]_1[0]
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.332    10.063 r  disp/line_reg_0_63_0_0__0_i_18/O
                         net (fo=1, routed)           0.000    10.063    disp/line_reg_0_63_0_0__0_i_18_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.613 r  disp/line_reg_0_63_0_0__0_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.614    disp/line_reg_0_63_0_0__0_i_7_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.728 r  disp/line_reg_0_63_0_0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.728    disp/line_reg_0_63_0_0__1_i_3_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.885 r  disp/line_reg_0_63_0_0__1_i_2/CO[1]
                         net (fo=15, routed)          0.714    11.599    disp/rgb[5]_8[0]
    SLICE_X57Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.384 r  disp/line_reg_0_63_0_0__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    12.385    disp/line_reg_0_63_0_0__0_i_6_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.499 r  disp/line_reg_0_63_0_0__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.499    disp/line_reg_0_63_0_0__0_i_3_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.656 r  disp/line_reg_0_63_0_0__0_i_2/CO[1]
                         net (fo=16, routed)          0.744    13.400    disp/rgb[5]_11[0]
    SLICE_X56Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    14.185 r  disp/line_reg_0_63_0_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.185    disp/line_reg_0_63_0_0_i_25_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.299 r  disp/line_reg_0_63_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.299    disp/line_reg_0_63_0_0_i_22_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.570 r  disp/line_reg_0_63_0_0_i_10/CO[0]
                         net (fo=2, routed)           0.579    15.149    disp/line_reg_0_63_0_0_i_10_n_3
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.373    15.522 r  disp/line_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.000    15.522    disp/line_reg_0_63_0_0_i_21_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.035 r  disp/line_reg_0_63_0_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.035    disp/line_reg_0_63_0_0_i_9_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.350 r  disp/line_reg_0_63_0_0__3_i_2/O[3]
                         net (fo=1, routed)           0.523    16.873    disp/line_reg_0_63_0_0__3_i_2_n_4
    SLICE_X53Y55         LUT6 (Prop_lut6_I0_O)        0.307    17.180 r  disp/line_reg_0_63_0_0__6_i_1/O
                         net (fo=4, routed)           0.632    17.812    disp/line_reg_0_63_0_0__6/D
    SLICE_X50Y55         RAMD64E                                      r  disp/line_reg_0_63_0_0__6/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.469     8.395    disp/line_reg_0_63_0_0__6/WCLK
    SLICE_X50Y55         RAMD64E                                      r  disp/line_reg_0_63_0_0__6/DP/CLK
                         clock pessimism              0.462     8.857    
                         clock uncertainty           -0.084     8.774    
    SLICE_X50Y55         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438     8.336    disp/line_reg_0_63_0_0__6/DP
  -------------------------------------------------------------------
                         required time                          8.336    
                         arrival time                         -17.812    
  -------------------------------------------------------------------
                         slack                                 -9.476    

Slack (VIOLATED) :        -9.421ns  (required time - arrival time)
  Source:                 disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_63_0_0__9/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.531ns  (logic 10.204ns (55.064%)  route 8.327ns (44.936%))
  Logic Levels:           31  (CARRY4=24 LUT2=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.653    -0.959    disp/clk_100MHz
    SLICE_X53Y46         FDRE                                         r  disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  disp/index_reg[5]/Q
                         net (fo=23, routed)          0.869     0.367    disp/index_reg_n_0_[5]
    SLICE_X50Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.491 r  disp/line_reg_0_63_0_0__6_i_12/O
                         net (fo=1, routed)           0.581     1.072    disp/line_reg_0_63_0_0__6_i_12_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.705 r  disp/line_reg_0_63_0_0__6_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.705    disp/line_reg_0_63_0_0__6_i_3_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  disp/line_reg_0_63_0_0__6_i_2/CO[3]
                         net (fo=13, routed)          1.190     3.009    disp/line_reg_0_63_0_0__6_i_2_n_0
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.133 r  disp/line_reg_0_63_0_0__5_i_4/O
                         net (fo=1, routed)           0.000     3.133    disp/line_reg_0_63_0_0__5_i_4_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.590 r  disp/line_reg_0_63_0_0__5_i_2/CO[1]
                         net (fo=15, routed)          0.583     4.173    disp/rgb[0][0]
    SLICE_X52Y49         LUT2 (Prop_lut2_I1_O)        0.329     4.502 r  disp/line_reg_0_63_0_0__3_i_22/O
                         net (fo=1, routed)           0.000     4.502    disp/line_reg_0_63_0_0__3_i_22_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.052 r  disp/line_reg_0_63_0_0__3_i_15/CO[3]
                         net (fo=1, routed)           0.001     5.053    disp/line_reg_0_63_0_0__3_i_15_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  disp/line_reg_0_63_0_0__4_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.167    disp/line_reg_0_63_0_0__4_i_3_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.324 r  disp/line_reg_0_63_0_0__4_i_2/CO[1]
                         net (fo=15, routed)          0.570     5.893    disp/rgb[5]_2[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I1_O)        0.329     6.222 r  disp/line_reg_0_63_0_0__2_i_13/O
                         net (fo=1, routed)           0.000     6.222    disp/line_reg_0_63_0_0__2_i_13_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.772 r  disp/line_reg_0_63_0_0__2_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.773    disp/line_reg_0_63_0_0__2_i_6_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.887 r  disp/line_reg_0_63_0_0__3_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.887    disp/line_reg_0_63_0_0__3_i_12_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.044 r  disp/line_reg_0_63_0_0__3_i_3/CO[1]
                         net (fo=15, routed)          0.928     7.973    disp/rgb[5]_4[0]
    SLICE_X54Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.773 r  disp/line_reg_0_63_0_0__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.773    disp/line_reg_0_63_0_0__1_i_6_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.890 r  disp/line_reg_0_63_0_0__2_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.890    disp/line_reg_0_63_0_0__2_i_3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.047 r  disp/line_reg_0_63_0_0__2_i_2/CO[1]
                         net (fo=16, routed)          0.684     9.731    disp/rgb[1]_1[0]
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.332    10.063 r  disp/line_reg_0_63_0_0__0_i_18/O
                         net (fo=1, routed)           0.000    10.063    disp/line_reg_0_63_0_0__0_i_18_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.613 r  disp/line_reg_0_63_0_0__0_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.614    disp/line_reg_0_63_0_0__0_i_7_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.728 r  disp/line_reg_0_63_0_0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.728    disp/line_reg_0_63_0_0__1_i_3_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.885 r  disp/line_reg_0_63_0_0__1_i_2/CO[1]
                         net (fo=15, routed)          0.714    11.599    disp/rgb[5]_8[0]
    SLICE_X57Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.384 r  disp/line_reg_0_63_0_0__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    12.385    disp/line_reg_0_63_0_0__0_i_6_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.499 r  disp/line_reg_0_63_0_0__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.499    disp/line_reg_0_63_0_0__0_i_3_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.656 r  disp/line_reg_0_63_0_0__0_i_2/CO[1]
                         net (fo=16, routed)          0.744    13.400    disp/rgb[5]_11[0]
    SLICE_X56Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    14.185 r  disp/line_reg_0_63_0_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.185    disp/line_reg_0_63_0_0_i_25_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.299 r  disp/line_reg_0_63_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.299    disp/line_reg_0_63_0_0_i_22_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.570 r  disp/line_reg_0_63_0_0_i_10/CO[0]
                         net (fo=2, routed)           0.579    15.149    disp/line_reg_0_63_0_0_i_10_n_3
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.373    15.522 r  disp/line_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.000    15.522    disp/line_reg_0_63_0_0_i_21_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.035 r  disp/line_reg_0_63_0_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.035    disp/line_reg_0_63_0_0_i_9_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.152 r  disp/line_reg_0_63_0_0__3_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.152    disp/line_reg_0_63_0_0__3_i_2_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.391 r  disp/line_reg_0_63_0_0__7_i_2/O[2]
                         net (fo=1, routed)           0.299    16.690    disp/line_reg_0_63_0_0__7_i_2_n_5
    SLICE_X55Y55         LUT5 (Prop_lut5_I0_O)        0.301    16.991 r  disp/line_reg_0_63_0_0__9_i_1/O
                         net (fo=4, routed)           0.582    17.572    disp/line_reg_0_63_0_0__9/D
    SLICE_X50Y54         RAMD64E                                      r  disp/line_reg_0_63_0_0__9/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.469     8.395    disp/line_reg_0_63_0_0__9/WCLK
    SLICE_X50Y54         RAMD64E                                      r  disp/line_reg_0_63_0_0__9/DP/CLK
                         clock pessimism              0.462     8.857    
                         clock uncertainty           -0.084     8.774    
    SLICE_X50Y54         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622     8.152    disp/line_reg_0_63_0_0__9/DP
  -------------------------------------------------------------------
                         required time                          8.152    
                         arrival time                         -17.572    
  -------------------------------------------------------------------
                         slack                                 -9.421    

Slack (VIOLATED) :        -9.349ns  (required time - arrival time)
  Source:                 disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_63_0_0__8/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.897ns  (logic 10.293ns (54.470%)  route 8.604ns (45.530%))
  Logic Levels:           31  (CARRY4=24 LUT2=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.653    -0.959    disp/clk_100MHz
    SLICE_X53Y46         FDRE                                         r  disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  disp/index_reg[5]/Q
                         net (fo=23, routed)          0.869     0.367    disp/index_reg_n_0_[5]
    SLICE_X50Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.491 r  disp/line_reg_0_63_0_0__6_i_12/O
                         net (fo=1, routed)           0.581     1.072    disp/line_reg_0_63_0_0__6_i_12_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.705 r  disp/line_reg_0_63_0_0__6_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.705    disp/line_reg_0_63_0_0__6_i_3_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  disp/line_reg_0_63_0_0__6_i_2/CO[3]
                         net (fo=13, routed)          1.190     3.009    disp/line_reg_0_63_0_0__6_i_2_n_0
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.133 r  disp/line_reg_0_63_0_0__5_i_4/O
                         net (fo=1, routed)           0.000     3.133    disp/line_reg_0_63_0_0__5_i_4_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.590 r  disp/line_reg_0_63_0_0__5_i_2/CO[1]
                         net (fo=15, routed)          0.583     4.173    disp/rgb[0][0]
    SLICE_X52Y49         LUT2 (Prop_lut2_I1_O)        0.329     4.502 r  disp/line_reg_0_63_0_0__3_i_22/O
                         net (fo=1, routed)           0.000     4.502    disp/line_reg_0_63_0_0__3_i_22_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.052 r  disp/line_reg_0_63_0_0__3_i_15/CO[3]
                         net (fo=1, routed)           0.001     5.053    disp/line_reg_0_63_0_0__3_i_15_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  disp/line_reg_0_63_0_0__4_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.167    disp/line_reg_0_63_0_0__4_i_3_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.324 r  disp/line_reg_0_63_0_0__4_i_2/CO[1]
                         net (fo=15, routed)          0.570     5.893    disp/rgb[5]_2[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I1_O)        0.329     6.222 r  disp/line_reg_0_63_0_0__2_i_13/O
                         net (fo=1, routed)           0.000     6.222    disp/line_reg_0_63_0_0__2_i_13_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.772 r  disp/line_reg_0_63_0_0__2_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.773    disp/line_reg_0_63_0_0__2_i_6_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.887 r  disp/line_reg_0_63_0_0__3_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.887    disp/line_reg_0_63_0_0__3_i_12_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.044 r  disp/line_reg_0_63_0_0__3_i_3/CO[1]
                         net (fo=15, routed)          0.928     7.973    disp/rgb[5]_4[0]
    SLICE_X54Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.773 r  disp/line_reg_0_63_0_0__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.773    disp/line_reg_0_63_0_0__1_i_6_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.890 r  disp/line_reg_0_63_0_0__2_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.890    disp/line_reg_0_63_0_0__2_i_3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.047 r  disp/line_reg_0_63_0_0__2_i_2/CO[1]
                         net (fo=16, routed)          0.684     9.731    disp/rgb[1]_1[0]
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.332    10.063 r  disp/line_reg_0_63_0_0__0_i_18/O
                         net (fo=1, routed)           0.000    10.063    disp/line_reg_0_63_0_0__0_i_18_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.613 r  disp/line_reg_0_63_0_0__0_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.614    disp/line_reg_0_63_0_0__0_i_7_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.728 r  disp/line_reg_0_63_0_0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.728    disp/line_reg_0_63_0_0__1_i_3_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.885 r  disp/line_reg_0_63_0_0__1_i_2/CO[1]
                         net (fo=15, routed)          0.714    11.599    disp/rgb[5]_8[0]
    SLICE_X57Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.384 r  disp/line_reg_0_63_0_0__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    12.385    disp/line_reg_0_63_0_0__0_i_6_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.499 r  disp/line_reg_0_63_0_0__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.499    disp/line_reg_0_63_0_0__0_i_3_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.656 r  disp/line_reg_0_63_0_0__0_i_2/CO[1]
                         net (fo=16, routed)          0.744    13.400    disp/rgb[5]_11[0]
    SLICE_X56Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    14.185 r  disp/line_reg_0_63_0_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.185    disp/line_reg_0_63_0_0_i_25_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.299 r  disp/line_reg_0_63_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.299    disp/line_reg_0_63_0_0_i_22_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.570 r  disp/line_reg_0_63_0_0_i_10/CO[0]
                         net (fo=2, routed)           0.579    15.149    disp/line_reg_0_63_0_0_i_10_n_3
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.373    15.522 r  disp/line_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.000    15.522    disp/line_reg_0_63_0_0_i_21_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.035 r  disp/line_reg_0_63_0_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.035    disp/line_reg_0_63_0_0_i_9_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.152 r  disp/line_reg_0_63_0_0__3_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.152    disp/line_reg_0_63_0_0__3_i_2_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.475 r  disp/line_reg_0_63_0_0__7_i_2/O[1]
                         net (fo=1, routed)           0.522    16.997    disp/line_reg_0_63_0_0__7_i_2_n_6
    SLICE_X51Y55         LUT5 (Prop_lut5_I0_O)        0.306    17.303 r  disp/line_reg_0_63_0_0__8_i_1/O
                         net (fo=4, routed)           0.635    17.938    disp/line_reg_0_63_0_0__8/D
    SLICE_X50Y54         RAMD64E                                      r  disp/line_reg_0_63_0_0__8/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.469     8.395    disp/line_reg_0_63_0_0__8/WCLK
    SLICE_X50Y54         RAMD64E                                      r  disp/line_reg_0_63_0_0__8/SP/CLK
                         clock pessimism              0.462     8.857    
                         clock uncertainty           -0.084     8.774    
    SLICE_X50Y54         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.184     8.590    disp/line_reg_0_63_0_0__8/SP
  -------------------------------------------------------------------
                         required time                          8.590    
                         arrival time                         -17.938    
  -------------------------------------------------------------------
                         slack                                 -9.349    

Slack (VIOLATED) :        -9.326ns  (required time - arrival time)
  Source:                 disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_31_0_0__8/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.873ns  (logic 10.293ns (54.539%)  route 8.580ns (45.461%))
  Logic Levels:           31  (CARRY4=24 LUT2=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.653    -0.959    disp/clk_100MHz
    SLICE_X53Y46         FDRE                                         r  disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  disp/index_reg[5]/Q
                         net (fo=23, routed)          0.869     0.367    disp/index_reg_n_0_[5]
    SLICE_X50Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.491 r  disp/line_reg_0_63_0_0__6_i_12/O
                         net (fo=1, routed)           0.581     1.072    disp/line_reg_0_63_0_0__6_i_12_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.705 r  disp/line_reg_0_63_0_0__6_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.705    disp/line_reg_0_63_0_0__6_i_3_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  disp/line_reg_0_63_0_0__6_i_2/CO[3]
                         net (fo=13, routed)          1.190     3.009    disp/line_reg_0_63_0_0__6_i_2_n_0
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.133 r  disp/line_reg_0_63_0_0__5_i_4/O
                         net (fo=1, routed)           0.000     3.133    disp/line_reg_0_63_0_0__5_i_4_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.590 r  disp/line_reg_0_63_0_0__5_i_2/CO[1]
                         net (fo=15, routed)          0.583     4.173    disp/rgb[0][0]
    SLICE_X52Y49         LUT2 (Prop_lut2_I1_O)        0.329     4.502 r  disp/line_reg_0_63_0_0__3_i_22/O
                         net (fo=1, routed)           0.000     4.502    disp/line_reg_0_63_0_0__3_i_22_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.052 r  disp/line_reg_0_63_0_0__3_i_15/CO[3]
                         net (fo=1, routed)           0.001     5.053    disp/line_reg_0_63_0_0__3_i_15_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  disp/line_reg_0_63_0_0__4_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.167    disp/line_reg_0_63_0_0__4_i_3_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.324 r  disp/line_reg_0_63_0_0__4_i_2/CO[1]
                         net (fo=15, routed)          0.570     5.893    disp/rgb[5]_2[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I1_O)        0.329     6.222 r  disp/line_reg_0_63_0_0__2_i_13/O
                         net (fo=1, routed)           0.000     6.222    disp/line_reg_0_63_0_0__2_i_13_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.772 r  disp/line_reg_0_63_0_0__2_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.773    disp/line_reg_0_63_0_0__2_i_6_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.887 r  disp/line_reg_0_63_0_0__3_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.887    disp/line_reg_0_63_0_0__3_i_12_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.044 r  disp/line_reg_0_63_0_0__3_i_3/CO[1]
                         net (fo=15, routed)          0.928     7.973    disp/rgb[5]_4[0]
    SLICE_X54Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.773 r  disp/line_reg_0_63_0_0__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.773    disp/line_reg_0_63_0_0__1_i_6_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.890 r  disp/line_reg_0_63_0_0__2_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.890    disp/line_reg_0_63_0_0__2_i_3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.047 r  disp/line_reg_0_63_0_0__2_i_2/CO[1]
                         net (fo=16, routed)          0.684     9.731    disp/rgb[1]_1[0]
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.332    10.063 r  disp/line_reg_0_63_0_0__0_i_18/O
                         net (fo=1, routed)           0.000    10.063    disp/line_reg_0_63_0_0__0_i_18_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.613 r  disp/line_reg_0_63_0_0__0_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.614    disp/line_reg_0_63_0_0__0_i_7_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.728 r  disp/line_reg_0_63_0_0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.728    disp/line_reg_0_63_0_0__1_i_3_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.885 r  disp/line_reg_0_63_0_0__1_i_2/CO[1]
                         net (fo=15, routed)          0.714    11.599    disp/rgb[5]_8[0]
    SLICE_X57Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.384 r  disp/line_reg_0_63_0_0__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    12.385    disp/line_reg_0_63_0_0__0_i_6_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.499 r  disp/line_reg_0_63_0_0__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.499    disp/line_reg_0_63_0_0__0_i_3_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.656 r  disp/line_reg_0_63_0_0__0_i_2/CO[1]
                         net (fo=16, routed)          0.744    13.400    disp/rgb[5]_11[0]
    SLICE_X56Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    14.185 r  disp/line_reg_0_63_0_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.185    disp/line_reg_0_63_0_0_i_25_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.299 r  disp/line_reg_0_63_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.299    disp/line_reg_0_63_0_0_i_22_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.570 r  disp/line_reg_0_63_0_0_i_10/CO[0]
                         net (fo=2, routed)           0.579    15.149    disp/line_reg_0_63_0_0_i_10_n_3
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.373    15.522 r  disp/line_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.000    15.522    disp/line_reg_0_63_0_0_i_21_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.035 r  disp/line_reg_0_63_0_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.035    disp/line_reg_0_63_0_0_i_9_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.152 r  disp/line_reg_0_63_0_0__3_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.152    disp/line_reg_0_63_0_0__3_i_2_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.475 r  disp/line_reg_0_63_0_0__7_i_2/O[1]
                         net (fo=1, routed)           0.522    16.997    disp/line_reg_0_63_0_0__7_i_2_n_6
    SLICE_X51Y55         LUT5 (Prop_lut5_I0_O)        0.306    17.303 r  disp/line_reg_0_63_0_0__8_i_1/O
                         net (fo=4, routed)           0.611    17.914    disp/line_reg_0_31_0_0__8/D
    SLICE_X50Y56         RAMD32                                       r  disp/line_reg_0_31_0_0__8/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.469     8.395    disp/line_reg_0_31_0_0__8/WCLK
    SLICE_X50Y56         RAMD32                                       r  disp/line_reg_0_31_0_0__8/SP/CLK
                         clock pessimism              0.462     8.857    
                         clock uncertainty           -0.084     8.774    
    SLICE_X50Y56         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185     8.589    disp/line_reg_0_31_0_0__8/SP
  -------------------------------------------------------------------
                         required time                          8.589    
                         arrival time                         -17.914    
  -------------------------------------------------------------------
                         slack                                 -9.326    

Slack (VIOLATED) :        -9.312ns  (required time - arrival time)
  Source:                 disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_31_0_0__7/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.806ns  (logic 10.178ns (54.120%)  route 8.628ns (45.880%))
  Logic Levels:           31  (CARRY4=24 LUT2=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.653    -0.959    disp/clk_100MHz
    SLICE_X53Y46         FDRE                                         r  disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  disp/index_reg[5]/Q
                         net (fo=23, routed)          0.869     0.367    disp/index_reg_n_0_[5]
    SLICE_X50Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.491 r  disp/line_reg_0_63_0_0__6_i_12/O
                         net (fo=1, routed)           0.581     1.072    disp/line_reg_0_63_0_0__6_i_12_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.705 r  disp/line_reg_0_63_0_0__6_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.705    disp/line_reg_0_63_0_0__6_i_3_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  disp/line_reg_0_63_0_0__6_i_2/CO[3]
                         net (fo=13, routed)          1.190     3.009    disp/line_reg_0_63_0_0__6_i_2_n_0
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.133 r  disp/line_reg_0_63_0_0__5_i_4/O
                         net (fo=1, routed)           0.000     3.133    disp/line_reg_0_63_0_0__5_i_4_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.590 r  disp/line_reg_0_63_0_0__5_i_2/CO[1]
                         net (fo=15, routed)          0.583     4.173    disp/rgb[0][0]
    SLICE_X52Y49         LUT2 (Prop_lut2_I1_O)        0.329     4.502 r  disp/line_reg_0_63_0_0__3_i_22/O
                         net (fo=1, routed)           0.000     4.502    disp/line_reg_0_63_0_0__3_i_22_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.052 r  disp/line_reg_0_63_0_0__3_i_15/CO[3]
                         net (fo=1, routed)           0.001     5.053    disp/line_reg_0_63_0_0__3_i_15_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  disp/line_reg_0_63_0_0__4_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.167    disp/line_reg_0_63_0_0__4_i_3_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.324 r  disp/line_reg_0_63_0_0__4_i_2/CO[1]
                         net (fo=15, routed)          0.570     5.893    disp/rgb[5]_2[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I1_O)        0.329     6.222 r  disp/line_reg_0_63_0_0__2_i_13/O
                         net (fo=1, routed)           0.000     6.222    disp/line_reg_0_63_0_0__2_i_13_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.772 r  disp/line_reg_0_63_0_0__2_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.773    disp/line_reg_0_63_0_0__2_i_6_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.887 r  disp/line_reg_0_63_0_0__3_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.887    disp/line_reg_0_63_0_0__3_i_12_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.044 r  disp/line_reg_0_63_0_0__3_i_3/CO[1]
                         net (fo=15, routed)          0.928     7.973    disp/rgb[5]_4[0]
    SLICE_X54Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.773 r  disp/line_reg_0_63_0_0__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.773    disp/line_reg_0_63_0_0__1_i_6_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.890 r  disp/line_reg_0_63_0_0__2_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.890    disp/line_reg_0_63_0_0__2_i_3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.047 r  disp/line_reg_0_63_0_0__2_i_2/CO[1]
                         net (fo=16, routed)          0.684     9.731    disp/rgb[1]_1[0]
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.332    10.063 r  disp/line_reg_0_63_0_0__0_i_18/O
                         net (fo=1, routed)           0.000    10.063    disp/line_reg_0_63_0_0__0_i_18_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.613 r  disp/line_reg_0_63_0_0__0_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.614    disp/line_reg_0_63_0_0__0_i_7_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.728 r  disp/line_reg_0_63_0_0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.728    disp/line_reg_0_63_0_0__1_i_3_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.885 r  disp/line_reg_0_63_0_0__1_i_2/CO[1]
                         net (fo=15, routed)          0.714    11.599    disp/rgb[5]_8[0]
    SLICE_X57Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.384 r  disp/line_reg_0_63_0_0__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    12.385    disp/line_reg_0_63_0_0__0_i_6_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.499 r  disp/line_reg_0_63_0_0__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.499    disp/line_reg_0_63_0_0__0_i_3_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.656 r  disp/line_reg_0_63_0_0__0_i_2/CO[1]
                         net (fo=16, routed)          0.744    13.400    disp/rgb[5]_11[0]
    SLICE_X56Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    14.185 r  disp/line_reg_0_63_0_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.185    disp/line_reg_0_63_0_0_i_25_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.299 r  disp/line_reg_0_63_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.299    disp/line_reg_0_63_0_0_i_22_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.570 r  disp/line_reg_0_63_0_0_i_10/CO[0]
                         net (fo=2, routed)           0.579    15.149    disp/line_reg_0_63_0_0_i_10_n_3
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.373    15.522 r  disp/line_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.000    15.522    disp/line_reg_0_63_0_0_i_21_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.035 r  disp/line_reg_0_63_0_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.035    disp/line_reg_0_63_0_0_i_9_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.152 r  disp/line_reg_0_63_0_0__3_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.152    disp/line_reg_0_63_0_0__3_i_2_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.371 r  disp/line_reg_0_63_0_0__7_i_2/O[0]
                         net (fo=1, routed)           0.523    16.894    disp/line_reg_0_63_0_0__7_i_2_n_7
    SLICE_X51Y55         LUT5 (Prop_lut5_I0_O)        0.295    17.189 r  disp/line_reg_0_63_0_0__7_i_1/O
                         net (fo=4, routed)           0.658    17.848    disp/line_reg_0_31_0_0__7/D
    SLICE_X50Y56         RAMD32                                       r  disp/line_reg_0_31_0_0__7/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.469     8.395    disp/line_reg_0_31_0_0__7/WCLK
    SLICE_X50Y56         RAMD32                                       r  disp/line_reg_0_31_0_0__7/DP/CLK
                         clock pessimism              0.462     8.857    
                         clock uncertainty           -0.084     8.774    
    SLICE_X50Y56         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.238     8.536    disp/line_reg_0_31_0_0__7/DP
  -------------------------------------------------------------------
                         required time                          8.536    
                         arrival time                         -17.848    
  -------------------------------------------------------------------
                         slack                                 -9.312    

Slack (VIOLATED) :        -9.304ns  (required time - arrival time)
  Source:                 disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_31_0_0__4/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.630ns  (logic 10.176ns (54.621%)  route 8.454ns (45.379%))
  Logic Levels:           30  (CARRY4=23 LUT2=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.653    -0.959    disp/clk_100MHz
    SLICE_X53Y46         FDRE                                         r  disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  disp/index_reg[5]/Q
                         net (fo=23, routed)          0.869     0.367    disp/index_reg_n_0_[5]
    SLICE_X50Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.491 r  disp/line_reg_0_63_0_0__6_i_12/O
                         net (fo=1, routed)           0.581     1.072    disp/line_reg_0_63_0_0__6_i_12_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.705 r  disp/line_reg_0_63_0_0__6_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.705    disp/line_reg_0_63_0_0__6_i_3_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  disp/line_reg_0_63_0_0__6_i_2/CO[3]
                         net (fo=13, routed)          1.190     3.009    disp/line_reg_0_63_0_0__6_i_2_n_0
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.133 r  disp/line_reg_0_63_0_0__5_i_4/O
                         net (fo=1, routed)           0.000     3.133    disp/line_reg_0_63_0_0__5_i_4_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.590 r  disp/line_reg_0_63_0_0__5_i_2/CO[1]
                         net (fo=15, routed)          0.583     4.173    disp/rgb[0][0]
    SLICE_X52Y49         LUT2 (Prop_lut2_I1_O)        0.329     4.502 r  disp/line_reg_0_63_0_0__3_i_22/O
                         net (fo=1, routed)           0.000     4.502    disp/line_reg_0_63_0_0__3_i_22_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.052 r  disp/line_reg_0_63_0_0__3_i_15/CO[3]
                         net (fo=1, routed)           0.001     5.053    disp/line_reg_0_63_0_0__3_i_15_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  disp/line_reg_0_63_0_0__4_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.167    disp/line_reg_0_63_0_0__4_i_3_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.324 r  disp/line_reg_0_63_0_0__4_i_2/CO[1]
                         net (fo=15, routed)          0.570     5.893    disp/rgb[5]_2[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I1_O)        0.329     6.222 r  disp/line_reg_0_63_0_0__2_i_13/O
                         net (fo=1, routed)           0.000     6.222    disp/line_reg_0_63_0_0__2_i_13_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.772 r  disp/line_reg_0_63_0_0__2_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.773    disp/line_reg_0_63_0_0__2_i_6_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.887 r  disp/line_reg_0_63_0_0__3_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.887    disp/line_reg_0_63_0_0__3_i_12_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.044 r  disp/line_reg_0_63_0_0__3_i_3/CO[1]
                         net (fo=15, routed)          0.928     7.973    disp/rgb[5]_4[0]
    SLICE_X54Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.773 r  disp/line_reg_0_63_0_0__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.773    disp/line_reg_0_63_0_0__1_i_6_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.890 r  disp/line_reg_0_63_0_0__2_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.890    disp/line_reg_0_63_0_0__2_i_3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.047 r  disp/line_reg_0_63_0_0__2_i_2/CO[1]
                         net (fo=16, routed)          0.684     9.731    disp/rgb[1]_1[0]
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.332    10.063 r  disp/line_reg_0_63_0_0__0_i_18/O
                         net (fo=1, routed)           0.000    10.063    disp/line_reg_0_63_0_0__0_i_18_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.613 r  disp/line_reg_0_63_0_0__0_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.614    disp/line_reg_0_63_0_0__0_i_7_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.728 r  disp/line_reg_0_63_0_0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.728    disp/line_reg_0_63_0_0__1_i_3_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.885 r  disp/line_reg_0_63_0_0__1_i_2/CO[1]
                         net (fo=15, routed)          0.714    11.599    disp/rgb[5]_8[0]
    SLICE_X57Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.384 r  disp/line_reg_0_63_0_0__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    12.385    disp/line_reg_0_63_0_0__0_i_6_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.499 r  disp/line_reg_0_63_0_0__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.499    disp/line_reg_0_63_0_0__0_i_3_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.656 r  disp/line_reg_0_63_0_0__0_i_2/CO[1]
                         net (fo=16, routed)          0.744    13.400    disp/rgb[5]_11[0]
    SLICE_X56Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    14.185 r  disp/line_reg_0_63_0_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.185    disp/line_reg_0_63_0_0_i_25_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.299 r  disp/line_reg_0_63_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.299    disp/line_reg_0_63_0_0_i_22_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.570 r  disp/line_reg_0_63_0_0_i_10/CO[0]
                         net (fo=2, routed)           0.579    15.149    disp/line_reg_0_63_0_0_i_10_n_3
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.373    15.522 r  disp/line_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.000    15.522    disp/line_reg_0_63_0_0_i_21_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.035 r  disp/line_reg_0_63_0_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.035    disp/line_reg_0_63_0_0_i_9_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.358 r  disp/line_reg_0_63_0_0__3_i_2/O[1]
                         net (fo=1, routed)           0.519    16.877    disp/line_reg_0_63_0_0__3_i_2_n_6
    SLICE_X53Y54         LUT6 (Prop_lut6_I0_O)        0.306    17.183 r  disp/line_reg_0_63_0_0__4_i_1/O
                         net (fo=4, routed)           0.489    17.672    disp/line_reg_0_31_0_0__4/D
    SLICE_X50Y52         RAMD32                                       r  disp/line_reg_0_31_0_0__4/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.470     8.396    disp/line_reg_0_31_0_0__4/WCLK
    SLICE_X50Y52         RAMD32                                       r  disp/line_reg_0_31_0_0__4/DP/CLK
                         clock pessimism              0.462     8.858    
                         clock uncertainty           -0.084     8.775    
    SLICE_X50Y52         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.407     8.368    disp/line_reg_0_31_0_0__4/DP
  -------------------------------------------------------------------
                         required time                          8.368    
                         arrival time                         -17.672    
  -------------------------------------------------------------------
                         slack                                 -9.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.681%)  route 0.131ns (44.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.640    -0.538    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X46Y105        FDRE                                         r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y105        FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=16, routed)          0.131    -0.244    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X47Y105        FDRE                                         r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.912    -0.773    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X47Y105        FDRE                                         r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.248    -0.525    
                         clock uncertainty            0.084    -0.442    
    SLICE_X47Y105        FDRE (Hold_fdre_C_D)         0.070    -0.372    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/block5_reg_0_7_0_0/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.141ns (17.396%)  route 0.670ns (82.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.557    -0.622    disp/clk_100MHz
    SLICE_X43Y58         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.670     0.189    disp/block5_reg_0_7_0_0/A1
    SLICE_X62Y54         RAMS32                                       r  disp/block5_reg_0_7_0_0/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.850    -0.835    disp/block5_reg_0_7_0_0/WCLK
    SLICE_X62Y54         RAMS32                                       r  disp/block5_reg_0_7_0_0/SP/CLK
                         clock pessimism              0.502    -0.333    
                         clock uncertainty            0.084    -0.250    
    SLICE_X62Y54         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.059    disp/block5_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/block5_reg_0_7_1_1/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.141ns (17.396%)  route 0.670ns (82.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.557    -0.622    disp/clk_100MHz
    SLICE_X43Y58         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.670     0.189    disp/block5_reg_0_7_1_1/A1
    SLICE_X62Y54         RAMS32                                       r  disp/block5_reg_0_7_1_1/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.850    -0.835    disp/block5_reg_0_7_1_1/WCLK
    SLICE_X62Y54         RAMS32                                       r  disp/block5_reg_0_7_1_1/SP/CLK
                         clock pessimism              0.502    -0.333    
                         clock uncertainty            0.084    -0.250    
    SLICE_X62Y54         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.059    disp/block5_reg_0_7_1_1/SP
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/block5_reg_0_7_2_2/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.141ns (17.396%)  route 0.670ns (82.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.557    -0.622    disp/clk_100MHz
    SLICE_X43Y58         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.670     0.189    disp/block5_reg_0_7_2_2/A1
    SLICE_X62Y54         RAMS32                                       r  disp/block5_reg_0_7_2_2/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.850    -0.835    disp/block5_reg_0_7_2_2/WCLK
    SLICE_X62Y54         RAMS32                                       r  disp/block5_reg_0_7_2_2/SP/CLK
                         clock pessimism              0.502    -0.333    
                         clock uncertainty            0.084    -0.250    
    SLICE_X62Y54         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.059    disp/block5_reg_0_7_2_2/SP
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/block5_reg_0_7_3_3/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.141ns (17.396%)  route 0.670ns (82.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.557    -0.622    disp/clk_100MHz
    SLICE_X43Y58         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.670     0.189    disp/block5_reg_0_7_3_3/A1
    SLICE_X62Y54         RAMS32                                       r  disp/block5_reg_0_7_3_3/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.850    -0.835    disp/block5_reg_0_7_3_3/WCLK
    SLICE_X62Y54         RAMS32                                       r  disp/block5_reg_0_7_3_3/SP/CLK
                         clock pessimism              0.502    -0.333    
                         clock uncertainty            0.084    -0.250    
    SLICE_X62Y54         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.059    disp/block5_reg_0_7_3_3/SP
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 disp/rcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/rcnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.476%)  route 0.143ns (43.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.556    -0.623    disp/clk_100MHz
    SLICE_X49Y57         FDRE                                         r  disp/rcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  disp/rcnt_reg[3]/Q
                         net (fo=15, routed)          0.143    -0.338    disp/rcnt_reg_n_0_[3]
    SLICE_X48Y57         LUT6 (Prop_lut6_I3_O)        0.045    -0.293 r  disp/rcnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    disp/rcnt[6]_i_1_n_0
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.825    -0.860    disp/clk_100MHz
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[6]/C
                         clock pessimism              0.250    -0.610    
                         clock uncertainty            0.084    -0.526    
    SLICE_X48Y57         FDRE (Hold_fdre_C_D)         0.091    -0.435    disp/rcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 disp/dcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/blockIndex_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.018%)  route 0.159ns (52.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.559    -0.620    disp/clk_100MHz
    SLICE_X41Y52         FDRE                                         r  disp/dcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  disp/dcnt_reg[0]/Q
                         net (fo=20, routed)          0.159    -0.320    disp/dcnt_reg_n_0_[0]
    SLICE_X42Y53         FDRE                                         r  disp/blockIndex_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.826    -0.859    disp/clk_100MHz
    SLICE_X42Y53         FDRE                                         r  disp/blockIndex_reg[0]/C
                         clock pessimism              0.254    -0.605    
                         clock uncertainty            0.084    -0.521    
    SLICE_X42Y53         FDRE (Hold_fdre_C_D)         0.059    -0.462    disp/blockIndex_reg[0]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 disp/col_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/result_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.655%)  route 0.175ns (55.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.559    -0.620    disp/clk_100MHz
    SLICE_X44Y52         FDRE                                         r  disp/col_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  disp/col_count_reg[2]/Q
                         net (fo=98, routed)          0.175    -0.304    disp/p_1_in[0]
    SLICE_X45Y51         FDRE                                         r  disp/result_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.827    -0.858    disp/clk_100MHz
    SLICE_X45Y51         FDRE                                         r  disp/result_addr_reg[2]/C
                         clock pessimism              0.254    -0.604    
                         clock uncertainty            0.084    -0.520    
    SLICE_X45Y51         FDRE (Hold_fdre_C_D)         0.070    -0.450    disp/result_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 disp/result_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.164ns (26.343%)  route 0.459ns (73.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.557    -0.622    disp/clk_100MHz
    SLICE_X50Y47         FDRE                                         r  disp/result_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  disp/result_data_reg[3]/Q
                         net (fo=75, routed)          0.459     0.001    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X3Y6          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.883    -0.801    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.273    -0.528    
                         clock uncertainty            0.084    -0.445    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296    -0.149    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 disp/result_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.164ns (26.343%)  route 0.459ns (73.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.557    -0.622    disp/clk_100MHz
    SLICE_X50Y47         FDRE                                         r  disp/result_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  disp/result_data_reg[5]/Q
                         net (fo=75, routed)          0.459     0.001    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X3Y6          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.883    -0.801    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.273    -0.528    
                         clock uncertainty            0.084    -0.445    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296    -0.149    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.150    





---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0
  To Clock:  clk_100MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.968ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.314ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.968ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.454ns  (logic 1.430ns (26.219%)  route 4.024ns (73.781%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 8.406 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.003     0.501    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.625 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.816     1.441    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.152     1.593 r  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.437     2.029    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y58         LUT2 (Prop_lut2_I1_O)        0.326     2.355 f  disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.854     3.210    disp/cdcnt[2]_i_2_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I0_O)        0.124     3.334 r  disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.182     3.516    disp/cdcnt[2]_i_3_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I0_O)        0.124     3.640 r  disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.732     4.371    disp/rdcnt[2]_i_3_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I4_O)        0.124     4.495 r  disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     4.495    disp/rdcnt[1]_i_1_n_0
    SLICE_X45Y58         FDRE                                         r  disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.480     8.406    disp/clk_100MHz
    SLICE_X45Y58         FDRE                                         r  disp/rdcnt_reg[1]/C
                         clock pessimism              0.288     8.694    
                         clock uncertainty           -0.262     8.432    
    SLICE_X45Y58         FDRE (Setup_fdre_C_D)        0.031     8.463    disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.463    
                         arrival time                          -4.495    
  -------------------------------------------------------------------
                         slack                                  3.968    

Slack (MET) :             3.971ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.449ns  (logic 1.430ns (26.243%)  route 4.019ns (73.757%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 8.406 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.003     0.501    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.625 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.816     1.441    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.152     1.593 r  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.437     2.029    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y58         LUT2 (Prop_lut2_I1_O)        0.326     2.355 f  disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.854     3.210    disp/cdcnt[2]_i_2_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I0_O)        0.124     3.334 r  disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.182     3.516    disp/cdcnt[2]_i_3_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I0_O)        0.124     3.640 r  disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.727     4.366    disp/rdcnt[2]_i_3_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I4_O)        0.124     4.490 r  disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     4.490    disp/rdcnt[0]_i_1_n_0
    SLICE_X45Y58         FDRE                                         r  disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.480     8.406    disp/clk_100MHz
    SLICE_X45Y58         FDRE                                         r  disp/rdcnt_reg[0]/C
                         clock pessimism              0.288     8.694    
                         clock uncertainty           -0.262     8.432    
    SLICE_X45Y58         FDRE (Setup_fdre_C_D)        0.029     8.461    disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.461    
                         arrival time                          -4.490    
  -------------------------------------------------------------------
                         slack                                  3.971    

Slack (MET) :             4.077ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.909ns  (logic 1.182ns (24.077%)  route 3.727ns (75.923%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.003     0.501    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.625 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.816     1.441    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.152     1.593 r  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.340     1.933    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I5_O)        0.326     2.259 f  disp/rcnt[7]_i_4/O
                         net (fo=3, routed)           0.507     2.766    disp/rcnt[7]_i_4_n_0
    SLICE_X47Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.890 r  disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          1.061     3.951    disp/rcnt[7]_i_1_n_0
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.572     8.498    disp/clk_100MHz
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.787    
                         clock uncertainty           -0.262     8.525    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497     8.028    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.028    
                         arrival time                          -3.951    
  -------------------------------------------------------------------
                         slack                                  4.077    

Slack (MET) :             4.082ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.039ns  (logic 1.180ns (23.417%)  route 3.859ns (76.583%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.003     0.501    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.625 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.816     1.441    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.124     1.565 f  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.685     2.250    disp/rcnt[0]_i_2_n_0
    SLICE_X46Y58         LUT2 (Prop_lut2_I1_O)        0.148     2.398 r  disp/pipe[0]_i_3/O
                         net (fo=5, routed)           0.621     3.019    disp/pipe[0]_i_3_n_0
    SLICE_X43Y55         LUT3 (Prop_lut3_I0_O)        0.328     3.347 r  disp/rcnt[1]_i_1/O
                         net (fo=2, routed)           0.733     4.081    disp/rcnt[1]_i_1_n_0
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.572     8.498    disp/clk_100MHz
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.787    
                         clock uncertainty           -0.262     8.525    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362     8.163    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.163    
                         arrival time                          -4.081    
  -------------------------------------------------------------------
                         slack                                  4.082    

Slack (MET) :             4.136ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.985ns  (logic 1.180ns (23.671%)  route 3.805ns (76.329%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.003     0.501    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.625 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.816     1.441    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.124     1.565 f  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.685     2.250    disp/rcnt[0]_i_2_n_0
    SLICE_X46Y58         LUT2 (Prop_lut2_I1_O)        0.148     2.398 r  disp/pipe[0]_i_3/O
                         net (fo=5, routed)           0.613     3.011    disp/pipe[0]_i_3_n_0
    SLICE_X43Y55         LUT4 (Prop_lut4_I0_O)        0.328     3.339 r  disp/rcnt[2]_i_1/O
                         net (fo=2, routed)           0.688     4.026    disp/rcnt[2]_i_1_n_0
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.572     8.498    disp/clk_100MHz
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.787    
                         clock uncertainty           -0.262     8.525    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362     8.163    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.163    
                         arrival time                          -4.026    
  -------------------------------------------------------------------
                         slack                                  4.136    

Slack (MET) :             4.247ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 1.430ns (27.632%)  route 3.745ns (72.368%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 8.406 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.003     0.501    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.625 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.816     1.441    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.152     1.593 r  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.437     2.029    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y58         LUT2 (Prop_lut2_I1_O)        0.326     2.355 f  disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.854     3.210    disp/cdcnt[2]_i_2_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I0_O)        0.124     3.334 r  disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.182     3.516    disp/cdcnt[2]_i_3_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I0_O)        0.124     3.640 r  disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.453     4.092    disp/rdcnt[2]_i_3_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I4_O)        0.124     4.216 r  disp/rdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     4.216    disp/rdcnt[2]_i_1_n_0
    SLICE_X45Y58         FDRE                                         r  disp/rdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.480     8.406    disp/clk_100MHz
    SLICE_X45Y58         FDRE                                         r  disp/rdcnt_reg[2]/C
                         clock pessimism              0.288     8.694    
                         clock uncertainty           -0.262     8.432    
    SLICE_X45Y58         FDRE (Setup_fdre_C_D)        0.031     8.463    disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.463    
                         arrival time                          -4.216    
  -------------------------------------------------------------------
                         slack                                  4.247    

Slack (MET) :             4.361ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.046ns  (logic 1.306ns (25.882%)  route 3.740ns (74.118%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 8.393 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.003     0.501    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.625 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.816     1.441    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.152     1.593 r  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.437     2.029    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y58         LUT2 (Prop_lut2_I1_O)        0.326     2.355 f  disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.854     3.210    disp/cdcnt[2]_i_2_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I0_O)        0.124     3.334 r  disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.630     3.963    disp/cdcnt[2]_i_3_n_0
    SLICE_X53Y59         LUT3 (Prop_lut3_I1_O)        0.124     4.087 r  disp/cdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     4.087    disp/cdcnt[0]_i_1_n_0
    SLICE_X53Y59         FDRE                                         r  disp/cdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.467     8.393    disp/clk_100MHz
    SLICE_X53Y59         FDRE                                         r  disp/cdcnt_reg[0]/C
                         clock pessimism              0.288     8.681    
                         clock uncertainty           -0.262     8.419    
    SLICE_X53Y59         FDRE (Setup_fdre_C_D)        0.029     8.448    disp/cdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.448    
                         arrival time                          -4.087    
  -------------------------------------------------------------------
                         slack                                  4.361    

Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.582ns  (logic 1.182ns (25.795%)  route 3.400ns (74.205%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.003     0.501    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.625 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.816     1.441    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.152     1.593 r  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.340     1.933    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I5_O)        0.326     2.259 f  disp/rcnt[7]_i_4/O
                         net (fo=3, routed)           0.608     2.867    disp/rcnt[7]_i_4_n_0
    SLICE_X48Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.991 r  disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.633     3.624    disp/rcnt[8]_i_1_n_0
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.479     8.405    disp/clk_100MHz
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[6]/C
                         clock pessimism              0.288     8.693    
                         clock uncertainty           -0.262     8.431    
    SLICE_X48Y57         FDRE (Setup_fdre_C_R)       -0.429     8.002    disp/rcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          8.002    
                         arrival time                          -3.624    
  -------------------------------------------------------------------
                         slack                                  4.378    

Slack (MET) :             4.383ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.578ns  (logic 1.182ns (25.820%)  route 3.396ns (74.180%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.003     0.501    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.625 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.816     1.441    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.152     1.593 r  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.340     1.933    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I5_O)        0.326     2.259 f  disp/rcnt[7]_i_4/O
                         net (fo=3, routed)           0.608     2.867    disp/rcnt[7]_i_4_n_0
    SLICE_X48Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.991 r  disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.629     3.619    disp/rcnt[8]_i_1_n_0
    SLICE_X49Y57         FDRE                                         r  disp/rcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.479     8.405    disp/clk_100MHz
    SLICE_X49Y57         FDRE                                         r  disp/rcnt_reg[3]/C
                         clock pessimism              0.288     8.693    
                         clock uncertainty           -0.262     8.431    
    SLICE_X49Y57         FDRE (Setup_fdre_C_R)       -0.429     8.002    disp/rcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.002    
                         arrival time                          -3.619    
  -------------------------------------------------------------------
                         slack                                  4.383    

Slack (MET) :             4.383ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.578ns  (logic 1.182ns (25.820%)  route 3.396ns (74.180%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.003     0.501    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.625 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.816     1.441    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.152     1.593 r  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.340     1.933    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I5_O)        0.326     2.259 f  disp/rcnt[7]_i_4/O
                         net (fo=3, routed)           0.608     2.867    disp/rcnt[7]_i_4_n_0
    SLICE_X48Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.991 r  disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.629     3.619    disp/rcnt[8]_i_1_n_0
    SLICE_X49Y57         FDRE                                         r  disp/rcnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.479     8.405    disp/clk_100MHz
    SLICE_X49Y57         FDRE                                         r  disp/rcnt_reg[4]/C
                         clock pessimism              0.288     8.693    
                         clock uncertainty           -0.262     8.431    
    SLICE_X49Y57         FDRE (Setup_fdre_C_R)       -0.429     8.002    disp/rcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.002    
                         arrival time                          -3.619    
  -------------------------------------------------------------------
                         slack                                  4.383    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.231ns (23.423%)  route 0.755ns (76.577%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.363    -0.118    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.045    -0.073 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.392     0.319    disp/next_state[0]
    SLICE_X45Y55         LUT2 (Prop_lut2_I0_O)        0.045     0.364 r  disp/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.364    disp/current_state[0]_i_1_n_0
    SLICE_X45Y55         FDRE                                         r  disp/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.826    -0.859    disp/clk_100MHz
    SLICE_X45Y55         FDRE                                         r  disp/current_state_reg[0]/C
                         clock pessimism              0.556    -0.303    
                         clock uncertainty            0.262    -0.041    
    SLICE_X45Y55         FDRE (Hold_fdre_C_D)         0.091     0.050    disp/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.364    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.382ns (28.329%)  route 0.966ns (71.671%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.363    -0.118    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.045    -0.073 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.285     0.212    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.044     0.256 f  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.163     0.418    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y58         LUT2 (Prop_lut2_I1_O)        0.107     0.525 r  disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.156     0.681    disp/cdcnt[2]_i_2_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I1_O)        0.045     0.726 r  disp/rdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.726    disp/rdcnt[2]_i_1_n_0
    SLICE_X45Y58         FDRE                                         r  disp/rdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.825    -0.860    disp/clk_100MHz
    SLICE_X45Y58         FDRE                                         r  disp/rdcnt_reg[2]/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.262    -0.042    
    SLICE_X45Y58         FDRE (Hold_fdre_C_D)         0.092     0.050    disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.726    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.346ns  (logic 0.276ns (20.512%)  route 1.070ns (79.488%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.482 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.363    -0.118    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.045    -0.073 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.285     0.212    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.045     0.257 f  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.193     0.450    disp/rcnt[0]_i_2_n_0
    SLICE_X45Y56         LUT3 (Prop_lut3_I2_O)        0.045     0.495 r  disp/rcnt[0]_i_1/O
                         net (fo=2, routed)           0.228     0.723    disp/rcnt[0]_i_1_n_0
    SLICE_X43Y56         FDRE                                         r  disp/rcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.826    -0.859    disp/clk_100MHz
    SLICE_X43Y56         FDRE                                         r  disp/rcnt_reg[0]/C
                         clock pessimism              0.556    -0.303    
                         clock uncertainty            0.262    -0.041    
    SLICE_X43Y56         FDRE (Hold_fdre_C_D)         0.070     0.029    disp/rcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.382ns (27.633%)  route 1.000ns (72.367%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.363    -0.118    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.045    -0.073 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.285     0.212    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.044     0.256 f  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.163     0.418    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y58         LUT2 (Prop_lut2_I1_O)        0.107     0.525 r  disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.190     0.715    disp/cdcnt[2]_i_2_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I2_O)        0.045     0.760 r  disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.760    disp/rdcnt[1]_i_1_n_0
    SLICE_X45Y58         FDRE                                         r  disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.825    -0.860    disp/clk_100MHz
    SLICE_X45Y58         FDRE                                         r  disp/rdcnt_reg[1]/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.262    -0.042    
    SLICE_X45Y58         FDRE (Hold_fdre_C_D)         0.092     0.050    disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.470ns  (logic 0.276ns (18.771%)  route 1.194ns (81.229%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.482 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.363    -0.118    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.045    -0.073 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.285     0.212    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.045     0.257 f  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.193     0.450    disp/rcnt[0]_i_2_n_0
    SLICE_X45Y56         LUT3 (Prop_lut3_I2_O)        0.045     0.495 r  disp/rcnt[0]_i_1/O
                         net (fo=2, routed)           0.353     0.848    disp/rcnt[0]_i_1_n_0
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.917    -0.768    disp/clk_100MHz
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.556    -0.213    
                         clock uncertainty            0.262     0.049    
    DSP48_X2Y22          DSP48E1 (Hold_dsp48e1_CLK_A[0])
                                                      0.066     0.115    disp/laddr1
  -------------------------------------------------------------------
                         required time                         -0.115    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.434ns  (logic 0.382ns (26.631%)  route 1.052ns (73.369%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.363    -0.118    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.045    -0.073 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.285     0.212    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.044     0.256 f  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.163     0.418    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y58         LUT2 (Prop_lut2_I1_O)        0.107     0.525 r  disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.242     0.767    disp/cdcnt[2]_i_2_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I3_O)        0.045     0.812 r  disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.812    disp/rdcnt[0]_i_1_n_0
    SLICE_X45Y58         FDRE                                         r  disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.825    -0.860    disp/clk_100MHz
    SLICE_X45Y58         FDRE                                         r  disp/rdcnt_reg[0]/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.262    -0.042    
    SLICE_X45Y58         FDRE (Hold_fdre_C_D)         0.091     0.049    disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.777ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.479ns  (logic 0.382ns (25.826%)  route 1.097ns (74.174%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.482 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.363    -0.118    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.045    -0.073 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.285     0.212    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.044     0.256 r  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.214     0.470    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I5_O)        0.107     0.577 r  disp/pipe[1]_i_4/O
                         net (fo=2, routed)           0.235     0.812    disp/pipe[1]_i_4_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I4_O)        0.045     0.857 r  disp/pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.857    disp/pipe[1]_i_1_n_0
    SLICE_X46Y55         FDRE                                         r  disp/pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.826    -0.859    disp/clk_100MHz
    SLICE_X46Y55         FDRE                                         r  disp/pipe_reg[1]/C
                         clock pessimism              0.556    -0.303    
                         clock uncertainty            0.262    -0.041    
    SLICE_X46Y55         FDRE (Hold_fdre_C_D)         0.121     0.080    disp/pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.484ns  (logic 0.382ns (25.739%)  route 1.102ns (74.261%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.482 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.363    -0.118    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.045    -0.073 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.285     0.212    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.044     0.256 r  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.214     0.470    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I5_O)        0.107     0.577 r  disp/pipe[1]_i_4/O
                         net (fo=2, routed)           0.240     0.817    disp/pipe[1]_i_4_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I4_O)        0.045     0.862 r  disp/pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.862    disp/pipe[0]_i_1_n_0
    SLICE_X46Y55         FDRE                                         r  disp/pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.826    -0.859    disp/clk_100MHz
    SLICE_X46Y55         FDRE                                         r  disp/pipe_reg[0]/C
                         clock pessimism              0.556    -0.303    
                         clock uncertainty            0.262    -0.041    
    SLICE_X46Y55         FDRE (Hold_fdre_C_D)         0.120     0.079    disp/pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.508ns  (logic 0.369ns (24.470%)  route 1.139ns (75.530%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.363    -0.118    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.045    -0.073 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.285     0.212    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.045     0.257 r  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.172     0.429    disp/rcnt[0]_i_2_n_0
    SLICE_X47Y58         LUT6 (Prop_lut6_I5_O)        0.045     0.474 f  disp/rcnt[7]_i_3/O
                         net (fo=2, routed)           0.166     0.640    disp/rcnt[7]_i_3_n_0
    SLICE_X47Y58         LUT6 (Prop_lut6_I4_O)        0.045     0.685 r  disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.153     0.837    disp/ccnt[2]_i_3_n_0
    SLICE_X43Y58         LUT5 (Prop_lut5_I3_O)        0.048     0.885 r  disp/ccnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.885    disp/ccnt[2]_i_1_n_0
    SLICE_X43Y58         FDRE                                         r  disp/ccnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.825    -0.860    disp/clk_100MHz
    SLICE_X43Y58         FDRE                                         r  disp/ccnt_reg[2]/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.262    -0.042    
    SLICE_X43Y58         FDRE (Hold_fdre_C_D)         0.107     0.065    disp/ccnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.822ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.382ns (25.645%)  route 1.108ns (74.355%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.363    -0.118    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.045    -0.073 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.285     0.212    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.044     0.256 f  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.163     0.418    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y58         LUT2 (Prop_lut2_I1_O)        0.107     0.525 r  disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.297     0.822    disp/cdcnt[2]_i_2_n_0
    SLICE_X53Y59         LUT3 (Prop_lut3_I0_O)        0.045     0.867 r  disp/cdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.867    disp/cdcnt[0]_i_1_n_0
    SLICE_X53Y59         FDRE                                         r  disp/cdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.821    -0.864    disp/clk_100MHz
    SLICE_X53Y59         FDRE                                         r  disp/cdcnt_reg[0]/C
                         clock pessimism              0.556    -0.308    
                         clock uncertainty            0.262    -0.046    
    SLICE_X53Y59         FDRE (Hold_fdre_C_D)         0.091     0.045    disp/cdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.822    





---------------------------------------------------------------------------------------------------
From Clock:  clk_24MHz_clk_wiz_0
  To Clock:  clk_24MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       39.192ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.192ns  (required time - arrival time)
  Source:                 init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.773ns (33.928%)  route 1.505ns (66.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  init_count_reg[1]/Q
                         net (fo=5, routed)           0.899     0.551    init_count_reg__0[1]
    SLICE_X100Y61        LUT3 (Prop_lut3_I1_O)        0.295     0.846 r  init_count[2]_i_1/O
                         net (fo=1, routed)           0.606     1.452    p_0_in[2]
    SLICE_X101Y61        FDRE                                         r  init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    cam_sysclk_OBUF
    SLICE_X101Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.617    40.818    
                         clock uncertainty           -0.107    40.711    
    SLICE_X101Y61        FDRE (Setup_fdre_C_D)       -0.067    40.644    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -1.452    
  -------------------------------------------------------------------
                         slack                                 39.192    

Slack (MET) :             39.313ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.020ns  (logic 0.774ns (38.320%)  route 1.246ns (61.680%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.828     0.479    init_count_reg__0[4]
    SLICE_X100Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.775 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.418     1.193    sel
    SLICE_X101Y61        FDRE                                         r  init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    cam_sysclk_OBUF
    SLICE_X101Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.617    40.818    
                         clock uncertainty           -0.107    40.711    
    SLICE_X101Y61        FDRE (Setup_fdre_C_CE)      -0.205    40.506    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.506    
                         arrival time                          -1.193    
  -------------------------------------------------------------------
                         slack                                 39.313    

Slack (MET) :             39.410ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.774ns (39.073%)  route 1.207ns (60.928%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.828     0.479    init_count_reg__0[4]
    SLICE_X100Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.775 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.154    sel
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.107    40.733    
    SLICE_X100Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.564    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.564    
                         arrival time                          -1.154    
  -------------------------------------------------------------------
                         slack                                 39.410    

Slack (MET) :             39.410ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.774ns (39.073%)  route 1.207ns (60.928%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.828     0.479    init_count_reg__0[4]
    SLICE_X100Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.775 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.154    sel
    SLICE_X100Y61        FDRE                                         r  init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.107    40.733    
    SLICE_X100Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.564    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.564    
                         arrival time                          -1.154    
  -------------------------------------------------------------------
                         slack                                 39.410    

Slack (MET) :             39.410ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.774ns (39.073%)  route 1.207ns (60.928%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.828     0.479    init_count_reg__0[4]
    SLICE_X100Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.775 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.154    sel
    SLICE_X100Y61        FDRE                                         r  init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.107    40.733    
    SLICE_X100Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.564    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.564    
                         arrival time                          -1.154    
  -------------------------------------------------------------------
                         slack                                 39.410    

Slack (MET) :             39.410ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.774ns (39.073%)  route 1.207ns (60.928%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.828     0.479    init_count_reg__0[4]
    SLICE_X100Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.775 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.154    sel
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.107    40.733    
    SLICE_X100Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.564    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.564    
                         arrival time                          -1.154    
  -------------------------------------------------------------------
                         slack                                 39.410    

Slack (MET) :             40.056ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.622ns  (logic 0.803ns (49.512%)  route 0.819ns (50.488%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  init_count_reg[4]/Q
                         net (fo=3, routed)           0.819     0.470    init_count_reg__0[4]
    SLICE_X100Y61        LUT5 (Prop_lut5_I4_O)        0.325     0.795 r  init_count[4]_i_2/O
                         net (fo=1, routed)           0.000     0.795    p_0_in[4]
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.107    40.733    
    SLICE_X100Y61        FDRE (Setup_fdre_C_D)        0.118    40.851    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.851    
                         arrival time                          -0.795    
  -------------------------------------------------------------------
                         slack                                 40.056    

Slack (MET) :             40.309ns  (required time - arrival time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.330ns  (logic 0.642ns (48.275%)  route 0.688ns (51.725%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  init_count_reg[0]/Q
                         net (fo=6, routed)           0.688     0.379    init_count_reg__0[0]
    SLICE_X100Y61        LUT4 (Prop_lut4_I1_O)        0.124     0.503 r  init_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.503    p_0_in[3]
    SLICE_X100Y61        FDRE                                         r  init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.107    40.733    
    SLICE_X100Y61        FDRE (Setup_fdre_C_D)        0.079    40.812    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.812    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                 40.309    

Slack (MET) :             40.447ns  (required time - arrival time)
  Source:                 init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.765ns (62.145%)  route 0.466ns (37.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  init_count_reg[1]/Q
                         net (fo=5, routed)           0.466     0.117    init_count_reg__0[1]
    SLICE_X100Y61        LUT2 (Prop_lut2_I1_O)        0.287     0.404 r  init_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.404    p_0_in[1]
    SLICE_X100Y61        FDRE                                         r  init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.107    40.733    
    SLICE_X100Y61        FDRE (Setup_fdre_C_D)        0.118    40.851    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.851    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                 40.447    

Slack (MET) :             40.463ns  (required time - arrival time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.642ns (54.685%)  route 0.532ns (45.315%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.309 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.532     0.223    init_count_reg__0[0]
    SLICE_X100Y61        LUT1 (Prop_lut1_I0_O)        0.124     0.347 r  init_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.347    p_0_in[0]
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.107    40.733    
    SLICE_X100Y61        FDRE (Setup_fdre_C_D)        0.077    40.810    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.810    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                 40.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.330%)  route 0.174ns (45.670%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  init_count_reg[0]/Q
                         net (fo=6, routed)           0.174    -0.233    init_count_reg__0[0]
    SLICE_X100Y61        LUT2 (Prop_lut2_I0_O)        0.043    -0.190 r  init_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    p_0_in[1]
    SLICE_X100Y61        FDRE                                         r  init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.236    -0.571    
                         clock uncertainty            0.107    -0.463    
    SLICE_X100Y61        FDRE (Hold_fdre_C_D)         0.131    -0.332    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.407 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.174    -0.233    init_count_reg__0[0]
    SLICE_X100Y61        LUT1 (Prop_lut1_I0_O)        0.045    -0.188 r  init_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    p_0_in[0]
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.236    -0.571    
                         clock uncertainty            0.107    -0.463    
    SLICE_X100Y61        FDRE (Hold_fdre_C_D)         0.120    -0.343    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.185ns (42.793%)  route 0.247ns (57.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    cam_sysclk_OBUF
    SLICE_X101Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  init_count_reg[2]/Q
                         net (fo=5, routed)           0.247    -0.182    init_count_reg__0[2]
    SLICE_X100Y61        LUT5 (Prop_lut5_I0_O)        0.044    -0.138 r  init_count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.138    p_0_in[4]
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.249    -0.558    
                         clock uncertainty            0.107    -0.450    
    SLICE_X100Y61        FDRE (Hold_fdre_C_D)         0.131    -0.319    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.246ns (58.980%)  route 0.171ns (41.020%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.423 r  init_count_reg[1]/Q
                         net (fo=5, routed)           0.171    -0.251    init_count_reg__0[1]
    SLICE_X100Y61        LUT4 (Prop_lut4_I0_O)        0.098    -0.153 r  init_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    p_0_in[3]
    SLICE_X100Y61        FDRE                                         r  init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.236    -0.571    
                         clock uncertainty            0.107    -0.463    
    SLICE_X100Y61        FDRE (Hold_fdre_C_D)         0.121    -0.342    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.413%)  route 0.311ns (62.587%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    cam_sysclk_OBUF
    SLICE_X101Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  init_count_reg[2]/Q
                         net (fo=5, routed)           0.113    -0.316    init_count_reg__0[2]
    SLICE_X100Y61        LUT3 (Prop_lut3_I2_O)        0.045    -0.271 r  init_count[2]_i_1/O
                         net (fo=1, routed)           0.198    -0.073    p_0_in[2]
    SLICE_X101Y61        FDRE                                         r  init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    cam_sysclk_OBUF
    SLICE_X101Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.236    -0.571    
                         clock uncertainty            0.107    -0.463    
    SLICE_X101Y61        FDRE (Hold_fdre_C_D)         0.070    -0.393    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.355%)  route 0.262ns (55.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.407 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.146    -0.260    init_count_reg__0[0]
    SLICE_X100Y61        LUT5 (Prop_lut5_I2_O)        0.045    -0.215 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.099    sel
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.236    -0.571    
                         clock uncertainty            0.107    -0.463    
    SLICE_X100Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.479    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.355%)  route 0.262ns (55.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.407 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.146    -0.260    init_count_reg__0[0]
    SLICE_X100Y61        LUT5 (Prop_lut5_I2_O)        0.045    -0.215 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.099    sel
    SLICE_X100Y61        FDRE                                         r  init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.236    -0.571    
                         clock uncertainty            0.107    -0.463    
    SLICE_X100Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.479    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.355%)  route 0.262ns (55.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.407 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.146    -0.260    init_count_reg__0[0]
    SLICE_X100Y61        LUT5 (Prop_lut5_I2_O)        0.045    -0.215 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.099    sel
    SLICE_X100Y61        FDRE                                         r  init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.236    -0.571    
                         clock uncertainty            0.107    -0.463    
    SLICE_X100Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.479    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.355%)  route 0.262ns (55.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.407 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.146    -0.260    init_count_reg__0[0]
    SLICE_X100Y61        LUT5 (Prop_lut5_I2_O)        0.045    -0.215 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.099    sel
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.236    -0.571    
                         clock uncertainty            0.107    -0.463    
    SLICE_X100Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.479    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.209ns (41.624%)  route 0.293ns (58.376%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.407 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.146    -0.260    init_count_reg__0[0]
    SLICE_X100Y61        LUT5 (Prop_lut5_I2_O)        0.045    -0.215 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.147    -0.068    sel
    SLICE_X101Y61        FDRE                                         r  init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    cam_sysclk_OBUF
    SLICE_X101Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.249    -0.558    
                         clock uncertainty            0.107    -0.450    
    SLICE_X101Y61        FDRE (Hold_fdre_C_CE)       -0.039    -0.489    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.421    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clk_wiz_0
  To Clock:  clk_25MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       19.790ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.790ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.782ns  (logic 6.575ns (33.238%)  route 13.207ns (66.762%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.653    -0.959    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.478    -0.481 f  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.580     1.100    vga/vcount[9]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.295     1.395 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.069     2.464    vga_n_28
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.500 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.502    addrb1_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     8.020 f  addrb0/P[18]
                         net (fo=46, routed)          5.630    13.649    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X68Y37         LUT2 (Prop_lut2_I0_O)        0.124    13.773 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=15, routed)          4.052    17.825    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/addrb_15__s_net_1
    SLICE_X104Y12        LUT6 (Prop_lut6_I1_O)        0.124    17.949 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__39/O
                         net (fo=1, routed)           0.874    18.823    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/enb_array[55]
    RAMB36_X5Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.660    38.586    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.163    
                         clock uncertainty           -0.106    39.056    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.613    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.613    
                         arrival time                         -18.823    
  -------------------------------------------------------------------
                         slack                                 19.790    

Slack (MET) :             20.069ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.486ns  (logic 6.575ns (33.743%)  route 12.911ns (66.257%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 38.569 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.653    -0.959    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.478    -0.481 f  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.580     1.100    vga/vcount[9]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.295     1.395 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.069     2.464    vga_n_28
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.500 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.502    addrb1_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     8.020 f  addrb0/P[18]
                         net (fo=46, routed)          5.630    13.649    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X68Y37         LUT2 (Prop_lut2_I0_O)        0.124    13.773 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=15, routed)          4.287    18.060    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/addrb_15__s_net_1
    SLICE_X104Y27        LUT6 (Prop_lut6_I1_O)        0.124    18.184 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__67/O
                         net (fo=1, routed)           0.343    18.527    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/enb_array[51]
    RAMB36_X5Y5          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.643    38.569    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y5          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.146    
                         clock uncertainty           -0.106    39.039    
    RAMB36_X5Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.596    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.596    
                         arrival time                         -18.527    
  -------------------------------------------------------------------
                         slack                                 20.069    

Slack (MET) :             20.297ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.264ns  (logic 6.575ns (34.130%)  route 12.689ns (65.870%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.575 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.653    -0.959    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.478    -0.481 f  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.580     1.100    vga/vcount[9]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.295     1.395 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.069     2.464    vga_n_28
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.500 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.502    addrb1_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     8.020 f  addrb0/P[18]
                         net (fo=46, routed)          5.630    13.649    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X68Y37         LUT2 (Prop_lut2_I0_O)        0.124    13.773 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=15, routed)          4.066    17.839    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    SLICE_X104Y22        LUT6 (Prop_lut6_I2_O)        0.124    17.963 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__68/O
                         net (fo=1, routed)           0.343    18.306    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/enb_array[52]
    RAMB36_X5Y4          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.649    38.575    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y4          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X5Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.602    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.602    
                         arrival time                         -18.306    
  -------------------------------------------------------------------
                         slack                                 20.297    

Slack (MET) :             20.436ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.989ns  (logic 6.575ns (34.625%)  route 12.414ns (65.375%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 38.540 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.653    -0.959    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.478    -0.481 f  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.580     1.100    vga/vcount[9]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.295     1.395 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.069     2.464    vga_n_28
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.500 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.502    addrb1_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     8.020 f  addrb0/P[18]
                         net (fo=46, routed)          5.114    13.133    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X60Y31         LUT2 (Prop_lut2_I0_O)        0.124    13.257 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          3.911    17.169    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/addrb_14__s_net_1
    SLICE_X16Y44         LUT6 (Prop_lut6_I2_O)        0.124    17.293 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__36/O
                         net (fo=1, routed)           0.738    18.030    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/enb_array[42]
    RAMB36_X0Y9          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.614    38.540    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.016    
                         clock uncertainty           -0.106    38.910    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.467    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.467    
                         arrival time                         -18.030    
  -------------------------------------------------------------------
                         slack                                 20.436    

Slack (MET) :             20.446ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.978ns  (logic 6.575ns (34.645%)  route 12.403ns (65.355%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 38.539 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.653    -0.959    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.478    -0.481 f  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.580     1.100    vga/vcount[9]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.295     1.395 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.069     2.464    vga_n_28
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.500 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.502    addrb1_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     8.020 f  addrb0/P[18]
                         net (fo=46, routed)          5.630    13.649    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X68Y37         LUT2 (Prop_lut2_I0_O)        0.124    13.773 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=15, routed)          3.276    17.050    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/addrb_15__s_net_1
    SLICE_X23Y12         LUT6 (Prop_lut6_I2_O)        0.124    17.174 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__54/O
                         net (fo=1, routed)           0.846    18.020    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/enb_array[19]
    RAMB36_X1Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.613    38.539    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.015    
                         clock uncertainty           -0.106    38.909    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.466    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.466    
                         arrival time                         -18.020    
  -------------------------------------------------------------------
                         slack                                 20.446    

Slack (MET) :             20.490ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.849ns  (logic 6.575ns (34.883%)  route 12.274ns (65.117%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.453 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.653    -0.959    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.478    -0.481 f  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.580     1.100    vga/vcount[9]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.295     1.395 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.069     2.464    vga_n_28
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.500 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.502    addrb1_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.020 f  addrb0/P[17]
                         net (fo=54, routed)          5.036    13.055    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/addrb[17]
    SLICE_X62Y47         LUT2 (Prop_lut2_I0_O)        0.124    13.179 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          4.097    17.276    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/addrb_16__s_net_1
    SLICE_X32Y42         LUT6 (Prop_lut6_I0_O)        0.124    17.400 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__45/O
                         net (fo=1, routed)           0.490    17.890    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/ram_enb
    RAMB36_X2Y8          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.527    38.453    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    38.929    
                         clock uncertainty           -0.106    38.823    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.380    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.380    
                         arrival time                         -17.890    
  -------------------------------------------------------------------
                         slack                                 20.490    

Slack (MET) :             20.590ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.772ns  (logic 6.451ns (34.365%)  route 12.321ns (65.635%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.490 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.653    -0.959    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.478    -0.481 f  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.580     1.100    vga/vcount[9]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.295     1.395 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.069     2.464    vga_n_28
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.500 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.502    addrb1_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     8.020 f  addrb0/P[18]
                         net (fo=46, routed)          8.324    16.344    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[16]
    SLICE_X55Y66         LUT6 (Prop_lut6_I1_O)        0.124    16.468 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4/O
                         net (fo=1, routed)           1.346    17.813    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/enb_array[5]
    RAMB36_X3Y16         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.564    38.490    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.952    
                         clock uncertainty           -0.106    38.846    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.403    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.403    
                         arrival time                         -17.813    
  -------------------------------------------------------------------
                         slack                                 20.590    

Slack (MET) :             20.643ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.671ns  (logic 6.575ns (35.216%)  route 12.096ns (64.784%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.442 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.653    -0.959    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.478    -0.481 f  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.580     1.100    vga/vcount[9]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.295     1.395 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.069     2.464    vga_n_28
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.500 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.502    addrb1_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     8.020 f  addrb0/P[18]
                         net (fo=46, routed)          5.630    13.649    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X68Y37         LUT2 (Prop_lut2_I0_O)        0.124    13.773 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=15, routed)          2.491    16.265    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb_15__s_net_1
    SLICE_X32Y45         LUT6 (Prop_lut6_I2_O)        0.124    16.389 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__51/O
                         net (fo=1, routed)           1.323    17.712    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/enb_array[7]
    RAMB36_X2Y12         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.516    38.442    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y12         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.904    
                         clock uncertainty           -0.106    38.798    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.355    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.355    
                         arrival time                         -17.712    
  -------------------------------------------------------------------
                         slack                                 20.643    

Slack (MET) :             20.865ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.558ns  (logic 6.575ns (35.430%)  route 11.983ns (64.570%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 38.538 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.653    -0.959    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.478    -0.481 f  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.580     1.100    vga/vcount[9]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.295     1.395 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.069     2.464    vga_n_28
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.500 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.502    addrb1_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     8.020 f  addrb0/P[18]
                         net (fo=46, routed)          5.114    13.133    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X60Y31         LUT2 (Prop_lut2_I0_O)        0.124    13.257 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          3.469    16.726    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/addrb_14__s_net_1
    SLICE_X16Y42         LUT6 (Prop_lut6_I2_O)        0.124    16.850 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__59/O
                         net (fo=1, routed)           0.749    17.599    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/enb_array[41]
    RAMB36_X0Y8          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.612    38.538    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.014    
                         clock uncertainty           -0.106    38.908    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.465    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.465    
                         arrival time                         -17.599    
  -------------------------------------------------------------------
                         slack                                 20.865    

Slack (MET) :             20.879ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.540ns  (logic 6.575ns (35.463%)  route 11.965ns (64.537%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 38.534 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.653    -0.959    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.478    -0.481 f  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.580     1.100    vga/vcount[9]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.295     1.395 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.069     2.464    vga_n_28
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.500 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.502    addrb1_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     8.020 f  addrb0/P[18]
                         net (fo=46, routed)          5.114    13.133    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X60Y31         LUT2 (Prop_lut2_I0_O)        0.124    13.257 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          3.485    16.742    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb_14__s_net_1
    SLICE_X16Y17         LUT6 (Prop_lut6_I2_O)        0.124    16.866 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__53/O
                         net (fo=1, routed)           0.715    17.582    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/enb_array[25]
    RAMB36_X0Y3          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.608    38.534    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.010    
                         clock uncertainty           -0.106    38.904    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.461    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.461    
                         arrival time                         -17.582    
  -------------------------------------------------------------------
                         slack                                 20.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.234ns (40.774%)  route 0.340ns (59.226%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.559    -0.620    vga/CLK
    SLICE_X49Y46         FDRE                                         r  vga/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  vga/vcounter_reg[0]/Q
                         net (fo=10, routed)          0.184    -0.295    vga/Q[0]
    SLICE_X50Y45         LUT6 (Prop_lut6_I3_O)        0.045    -0.250 r  vga/vcounter[10]_i_6/O
                         net (fo=5, routed)           0.156    -0.094    vga/vcounter[10]_i_6_n_0
    SLICE_X50Y44         LUT5 (Prop_lut5_I1_O)        0.048    -0.046 r  vga/vcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.046    vga/plusOp[9]
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.823    -0.862    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[9]/C
                         clock pessimism              0.502    -0.360    
                         clock uncertainty            0.106    -0.254    
    SLICE_X50Y44         FDRE (Hold_fdre_C_D)         0.131    -0.123    vga/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.231ns (40.462%)  route 0.340ns (59.538%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.559    -0.620    vga/CLK
    SLICE_X49Y46         FDRE                                         r  vga/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  vga/vcounter_reg[0]/Q
                         net (fo=10, routed)          0.184    -0.295    vga/Q[0]
    SLICE_X50Y45         LUT6 (Prop_lut6_I3_O)        0.045    -0.250 r  vga/vcounter[10]_i_6/O
                         net (fo=5, routed)           0.156    -0.094    vga/vcounter[10]_i_6_n_0
    SLICE_X50Y44         LUT4 (Prop_lut4_I1_O)        0.045    -0.049 r  vga/vcounter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.049    vga/plusOp[8]
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.823    -0.862    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[8]/C
                         clock pessimism              0.502    -0.360    
                         clock uncertainty            0.106    -0.254    
    SLICE_X50Y44         FDRE (Hold_fdre_C_D)         0.120    -0.134    vga/vcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.581    -0.598    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y45         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.317    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X59Y45         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.850    -0.835    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X59Y45         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.250    -0.585    
                         clock uncertainty            0.106    -0.478    
    SLICE_X59Y45         FDRE (Hold_fdre_C_D)         0.070    -0.408    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.581    -0.598    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y45         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.317    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X59Y45         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.850    -0.835    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X59Y45         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.250    -0.585    
                         clock uncertainty            0.106    -0.478    
    SLICE_X59Y45         FDRE (Hold_fdre_C_D)         0.066    -0.412    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.894%)  route 0.087ns (26.106%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.556    -0.623    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.148    -0.475 r  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          0.087    -0.388    vga/vcount[9]
    SLICE_X50Y44         LUT6 (Prop_lut6_I4_O)        0.098    -0.290 r  vga/vcounter[10]_i_3/O
                         net (fo=1, routed)           0.000    -0.290    vga/plusOp[10]
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.823    -0.862    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[10]/C
                         clock pessimism              0.239    -0.623    
                         clock uncertainty            0.106    -0.516    
    SLICE_X50Y44         FDRE (Hold_fdre_C_D)         0.121    -0.395    vga/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.495%)  route 0.155ns (45.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.560    -0.619    vga/CLK
    SLICE_X47Y46         FDRE                                         r  vga/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  vga/hcounter_reg[6]/Q
                         net (fo=15, routed)          0.155    -0.322    vga/hcount[6]
    SLICE_X48Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.277 r  vga/addrb0_i_2/O
                         net (fo=2, routed)           0.000    -0.277    vga/D[10]
    SLICE_X48Y47         FDRE                                         r  vga/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.828    -0.857    vga/CLK
    SLICE_X48Y47         FDRE                                         r  vga/hcounter_reg[10]/C
                         clock pessimism              0.273    -0.584    
                         clock uncertainty            0.106    -0.477    
    SLICE_X48Y47         FDRE (Hold_fdre_C_D)         0.091    -0.386    vga/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.555    -0.624    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X53Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=1, routed)           0.176    -0.306    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X53Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.822    -0.863    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X53Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.239    -0.624    
                         clock uncertainty            0.106    -0.517    
    SLICE_X53Y41         FDRE (Hold_fdre_C_D)         0.070    -0.447    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.051%)  route 0.145ns (46.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.581    -0.598    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y45         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.145    -0.289    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X58Y45         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.850    -0.835    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y45         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.237    -0.598    
                         clock uncertainty            0.106    -0.491    
    SLICE_X58Y45         FDRE (Hold_fdre_C_D)         0.059    -0.432    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.597%)  route 0.173ns (51.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.580    -0.599    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=7, routed)           0.173    -0.261    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X59Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.849    -0.836    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X59Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.250    -0.586    
                         clock uncertainty            0.106    -0.479    
    SLICE_X59Y41         FDRE (Hold_fdre_C_D)         0.070    -0.409    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.559    -0.620    vga/CLK
    SLICE_X49Y46         FDRE                                         r  vga/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.479 f  vga/vcounter_reg[0]/Q
                         net (fo=10, routed)          0.180    -0.298    vga/Q[0]
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.042    -0.256 r  vga/vcounter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    vga/vcounter[0]_i_1_n_0
    SLICE_X49Y46         FDRE                                         r  vga/vcounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.827    -0.858    vga/CLK
    SLICE_X49Y46         FDRE                                         r  vga/vcounter_reg[0]/C
                         clock pessimism              0.238    -0.620    
                         clock uncertainty            0.106    -0.513    
    SLICE_X49Y46         FDRE (Hold_fdre_C_D)         0.105    -0.408    vga/vcounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.152    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_wiz_0_1
  To Clock:  clk_5MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.750ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.750ns  (required time - arrival time)
  Source:                 disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/trigger_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_100MHz_clk_wiz_0_1 rise@190.000ns)
  Data Path Delay:        4.439ns  (logic 0.718ns (16.176%)  route 3.721ns (83.824%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 198.406 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 189.042 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  sysclk (IN)
                         net (fo=0)                   0.000   190.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.654   189.042    disp/clk_100MHz
    SLICE_X45Y55         FDRE                                         r  disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.419   189.461 f  disp/current_state_reg[1]/Q
                         net (fo=51, routed)          3.220   192.681    disp/LEDs_OBUF[1]
    SLICE_X37Y60         LUT5 (Prop_lut5_I2_O)        0.299   192.980 r  disp/trigger_i_1/O
                         net (fo=1, routed)           0.501   193.481    camctl/current_state_reg[2]
    SLICE_X33Y60         FDRE                                         r  camctl/trigger_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.480   198.406    camctl/clk_5MHz
    SLICE_X33Y60         FDRE                                         r  camctl/trigger_reg/C
                         clock pessimism              0.288   198.694    
                         clock uncertainty           -0.258   198.436    
    SLICE_X33Y60         FDRE (Setup_fdre_C_CE)      -0.205   198.231    camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                        198.231    
                         arrival time                        -193.481    
  -------------------------------------------------------------------
                         slack                                  4.750    

Slack (MET) :             5.116ns  (required time - arrival time)
  Source:                 disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_100MHz_clk_wiz_0_1 rise@190.000ns)
  Data Path Delay:        4.300ns  (logic 1.070ns (24.883%)  route 3.230ns (75.117%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 198.397 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 189.042 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  sysclk (IN)
                         net (fo=0)                   0.000   190.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.654   189.042    disp/clk_100MHz
    SLICE_X45Y55         FDRE                                         r  disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.419   189.461 f  disp/current_state_reg[1]/Q
                         net (fo=51, routed)          2.391   191.853    disp/LEDs_OBUF[1]
    SLICE_X42Y58         LUT3 (Prop_lut3_I0_O)        0.323   192.176 r  disp/LEDs_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.839   193.015    camctl/LEDs_OBUF[3]
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.328   193.343 r  camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000   193.343    camctl/next_state[1]
    SLICE_X37Y69         FDRE                                         r  camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.471   198.397    camctl/clk_5MHz
    SLICE_X37Y69         FDRE                                         r  camctl/state_reg[1]/C
                         clock pessimism              0.288   198.685    
                         clock uncertainty           -0.258   198.427    
    SLICE_X37Y69         FDRE (Setup_fdre_C_D)        0.031   198.458    camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                        198.458    
                         arrival time                        -193.343    
  -------------------------------------------------------------------
                         slack                                  5.116    

Slack (MET) :             6.575ns  (required time - arrival time)
  Source:                 disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_100MHz_clk_wiz_0_1 rise@190.000ns)
  Data Path Delay:        2.850ns  (logic 0.718ns (25.194%)  route 2.132ns (74.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 198.406 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 189.042 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  sysclk (IN)
                         net (fo=0)                   0.000   190.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.654   189.042    disp/clk_100MHz
    SLICE_X45Y55         FDRE                                         r  disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.419   189.461 f  disp/current_state_reg[1]/Q
                         net (fo=51, routed)          2.132   191.593    camctl/LEDs_OBUF[1]
    SLICE_X37Y60         LUT6 (Prop_lut6_I5_O)        0.299   191.892 r  camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000   191.892    camctl/next_state[0]
    SLICE_X37Y60         FDRE                                         r  camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.480   198.406    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/state_reg[0]/C
                         clock pessimism              0.288   198.694    
                         clock uncertainty           -0.258   198.436    
    SLICE_X37Y60         FDRE (Setup_fdre_C_D)        0.031   198.467    camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                        198.467    
                         arrival time                        -191.892    
  -------------------------------------------------------------------
                         slack                                  6.575    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.186ns (18.135%)  route 0.840ns (81.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.558    -0.621    disp/clk_100MHz
    SLICE_X45Y55         FDRE                                         r  disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.480 f  disp/current_state_reg[0]/Q
                         net (fo=65, routed)          0.840     0.360    camctl/LEDs_OBUF[0]
    SLICE_X37Y60         LUT6 (Prop_lut6_I4_O)        0.045     0.405 r  camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.405    camctl/next_state[0]
    SLICE_X37Y60         FDRE                                         r  camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.824    -0.861    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/state_reg[0]/C
                         clock pessimism              0.556    -0.305    
                         clock uncertainty            0.258    -0.047    
    SLICE_X37Y60         FDRE (Hold_fdre_C_D)         0.092     0.045    camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.288ns  (logic 0.300ns (23.292%)  route 0.988ns (76.708%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.558    -0.621    disp/clk_100MHz
    SLICE_X45Y55         FDRE                                         r  disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.480 f  disp/current_state_reg[0]/Q
                         net (fo=65, routed)          0.654     0.175    disp/LEDs_OBUF[0]
    SLICE_X42Y58         LUT3 (Prop_lut3_I1_O)        0.048     0.223 r  disp/LEDs_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.334     0.556    camctl/LEDs_OBUF[3]
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.111     0.667 r  camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.667    camctl/next_state[1]
    SLICE_X37Y69         FDRE                                         r  camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    camctl/clk_5MHz
    SLICE_X37Y69         FDRE                                         r  camctl/state_reg[1]/C
                         clock pessimism              0.556    -0.313    
                         clock uncertainty            0.258    -0.055    
    SLICE_X37Y69         FDRE (Hold_fdre_C_D)         0.092     0.037    camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/trigger_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.286ns  (logic 0.186ns (14.464%)  route 1.100ns (85.536%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.558    -0.621    disp/clk_100MHz
    SLICE_X45Y54         FDRE                                         r  disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.480 f  disp/current_state_reg[2]/Q
                         net (fo=47, routed)          0.913     0.433    disp/LEDs_OBUF[2]
    SLICE_X37Y60         LUT5 (Prop_lut5_I0_O)        0.045     0.478 r  disp/trigger_i_1/O
                         net (fo=1, routed)           0.187     0.665    camctl/current_state_reg[2]
    SLICE_X33Y60         FDRE                                         r  camctl/trigger_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.825    -0.860    camctl/clk_5MHz
    SLICE_X33Y60         FDRE                                         r  camctl/trigger_reg/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.258    -0.046    
    SLICE_X33Y60         FDRE (Hold_fdre_C_CE)       -0.039    -0.085    camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.085    
                         arrival time                           0.665    
  -------------------------------------------------------------------
                         slack                                  0.751    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_wiz_0
  To Clock:  clk_5MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.750ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.750ns  (required time - arrival time)
  Source:                 disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/trigger_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_100MHz_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        4.439ns  (logic 0.718ns (16.176%)  route 3.721ns (83.824%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 198.406 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 189.042 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  sysclk (IN)
                         net (fo=0)                   0.000   190.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.654   189.042    disp/clk_100MHz
    SLICE_X45Y55         FDRE                                         r  disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.419   189.461 f  disp/current_state_reg[1]/Q
                         net (fo=51, routed)          3.220   192.681    disp/LEDs_OBUF[1]
    SLICE_X37Y60         LUT5 (Prop_lut5_I2_O)        0.299   192.980 r  disp/trigger_i_1/O
                         net (fo=1, routed)           0.501   193.481    camctl/current_state_reg[2]
    SLICE_X33Y60         FDRE                                         r  camctl/trigger_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.480   198.406    camctl/clk_5MHz
    SLICE_X33Y60         FDRE                                         r  camctl/trigger_reg/C
                         clock pessimism              0.288   198.694    
                         clock uncertainty           -0.258   198.436    
    SLICE_X33Y60         FDRE (Setup_fdre_C_CE)      -0.205   198.231    camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                        198.231    
                         arrival time                        -193.481    
  -------------------------------------------------------------------
                         slack                                  4.750    

Slack (MET) :             5.116ns  (required time - arrival time)
  Source:                 disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_100MHz_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        4.300ns  (logic 1.070ns (24.883%)  route 3.230ns (75.117%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 198.397 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 189.042 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  sysclk (IN)
                         net (fo=0)                   0.000   190.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.654   189.042    disp/clk_100MHz
    SLICE_X45Y55         FDRE                                         r  disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.419   189.461 f  disp/current_state_reg[1]/Q
                         net (fo=51, routed)          2.391   191.853    disp/LEDs_OBUF[1]
    SLICE_X42Y58         LUT3 (Prop_lut3_I0_O)        0.323   192.176 r  disp/LEDs_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.839   193.015    camctl/LEDs_OBUF[3]
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.328   193.343 r  camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000   193.343    camctl/next_state[1]
    SLICE_X37Y69         FDRE                                         r  camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.471   198.397    camctl/clk_5MHz
    SLICE_X37Y69         FDRE                                         r  camctl/state_reg[1]/C
                         clock pessimism              0.288   198.685    
                         clock uncertainty           -0.258   198.427    
    SLICE_X37Y69         FDRE (Setup_fdre_C_D)        0.031   198.458    camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                        198.458    
                         arrival time                        -193.343    
  -------------------------------------------------------------------
                         slack                                  5.116    

Slack (MET) :             6.575ns  (required time - arrival time)
  Source:                 disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_100MHz_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        2.850ns  (logic 0.718ns (25.194%)  route 2.132ns (74.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 198.406 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 189.042 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  sysclk (IN)
                         net (fo=0)                   0.000   190.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.654   189.042    disp/clk_100MHz
    SLICE_X45Y55         FDRE                                         r  disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.419   189.461 f  disp/current_state_reg[1]/Q
                         net (fo=51, routed)          2.132   191.593    camctl/LEDs_OBUF[1]
    SLICE_X37Y60         LUT6 (Prop_lut6_I5_O)        0.299   191.892 r  camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000   191.892    camctl/next_state[0]
    SLICE_X37Y60         FDRE                                         r  camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.480   198.406    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/state_reg[0]/C
                         clock pessimism              0.288   198.694    
                         clock uncertainty           -0.258   198.436    
    SLICE_X37Y60         FDRE (Setup_fdre_C_D)        0.031   198.467    camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                        198.467    
                         arrival time                        -191.892    
  -------------------------------------------------------------------
                         slack                                  6.575    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.186ns (18.135%)  route 0.840ns (81.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.558    -0.621    disp/clk_100MHz
    SLICE_X45Y55         FDRE                                         r  disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.480 f  disp/current_state_reg[0]/Q
                         net (fo=65, routed)          0.840     0.360    camctl/LEDs_OBUF[0]
    SLICE_X37Y60         LUT6 (Prop_lut6_I4_O)        0.045     0.405 r  camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.405    camctl/next_state[0]
    SLICE_X37Y60         FDRE                                         r  camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.824    -0.861    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/state_reg[0]/C
                         clock pessimism              0.556    -0.305    
                         clock uncertainty            0.258    -0.047    
    SLICE_X37Y60         FDRE (Hold_fdre_C_D)         0.092     0.045    camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.288ns  (logic 0.300ns (23.292%)  route 0.988ns (76.708%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.558    -0.621    disp/clk_100MHz
    SLICE_X45Y55         FDRE                                         r  disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.480 f  disp/current_state_reg[0]/Q
                         net (fo=65, routed)          0.654     0.175    disp/LEDs_OBUF[0]
    SLICE_X42Y58         LUT3 (Prop_lut3_I1_O)        0.048     0.223 r  disp/LEDs_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.334     0.556    camctl/LEDs_OBUF[3]
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.111     0.667 r  camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.667    camctl/next_state[1]
    SLICE_X37Y69         FDRE                                         r  camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    camctl/clk_5MHz
    SLICE_X37Y69         FDRE                                         r  camctl/state_reg[1]/C
                         clock pessimism              0.556    -0.313    
                         clock uncertainty            0.258    -0.055    
    SLICE_X37Y69         FDRE (Hold_fdre_C_D)         0.092     0.037    camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/trigger_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.286ns  (logic 0.186ns (14.464%)  route 1.100ns (85.536%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.558    -0.621    disp/clk_100MHz
    SLICE_X45Y54         FDRE                                         r  disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.480 f  disp/current_state_reg[2]/Q
                         net (fo=47, routed)          0.913     0.433    disp/LEDs_OBUF[2]
    SLICE_X37Y60         LUT5 (Prop_lut5_I0_O)        0.045     0.478 r  disp/trigger_i_1/O
                         net (fo=1, routed)           0.187     0.665    camctl/current_state_reg[2]
    SLICE_X33Y60         FDRE                                         r  camctl/trigger_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.825    -0.860    camctl/clk_5MHz
    SLICE_X33Y60         FDRE                                         r  camctl/trigger_reg/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.258    -0.046    
    SLICE_X33Y60         FDRE (Hold_fdre_C_CE)       -0.039    -0.085    camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.085    
                         arrival time                           0.665    
  -------------------------------------------------------------------
                         slack                                  0.751    





---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0
  To Clock:  clk_5MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      177.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             177.254ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.180ns  (logic 7.539ns (33.990%)  route 14.641ns (66.010%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X39Y73         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.006     0.488    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y71         LUT1 (Prop_lut1_I0_O)        0.124     0.612 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.612    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.145 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.145    camctl/lwrite2_carry_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.262 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.262    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.379 r  camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.379    camctl/lwrite2_carry__1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.598 r  camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.572     2.170    camctl/A[16]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.377 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.379    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.897 f  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.489    camctl/lwrite0_n_92
    SLICE_X35Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.613 f  camctl/left_i_4/O
                         net (fo=54, routed)         12.027    20.640    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X106Y82        LUT6 (Prop_lut6_I0_O)        0.124    20.764 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__11/O
                         net (fo=1, routed)           0.441    21.205    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y16         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.642   198.568    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y16         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.044    
                         clock uncertainty           -0.142   198.902    
    RAMB36_X5Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.459    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.459    
                         arrival time                         -21.205    
  -------------------------------------------------------------------
                         slack                                177.254    

Slack (MET) :             178.158ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.280ns  (logic 7.539ns (35.428%)  route 13.741ns (64.572%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 198.572 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X39Y73         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.006     0.488    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y71         LUT1 (Prop_lut1_I0_O)        0.124     0.612 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.612    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.145 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.145    camctl/lwrite2_carry_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.262 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.262    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.379 r  camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.379    camctl/lwrite2_carry__1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.598 r  camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.572     2.170    camctl/A[16]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.377 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.379    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.897 r  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.489    camctl/lwrite0_n_92
    SLICE_X35Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.613 r  camctl/left_i_4/O
                         net (fo=54, routed)         11.127    19.740    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X106Y87        LUT6 (Prop_lut6_I2_O)        0.124    19.864 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__13/O
                         net (fo=1, routed)           0.441    20.305    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y17         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646   198.572    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y17         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.048    
                         clock uncertainty           -0.142   198.906    
    RAMB36_X5Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.463    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.463    
                         arrival time                         -20.305    
  -------------------------------------------------------------------
                         slack                                178.158    

Slack (MET) :             178.243ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.368ns  (logic 7.539ns (35.282%)  route 13.829ns (64.718%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 198.746 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X39Y73         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.006     0.488    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y71         LUT1 (Prop_lut1_I0_O)        0.124     0.612 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.612    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.145 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.145    camctl/lwrite2_carry_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.262 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.262    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.379 r  camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.379    camctl/lwrite2_carry__1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.598 r  camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.572     2.170    camctl/A[16]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.377 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.379    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.897 r  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.489    camctl/lwrite0_n_92
    SLICE_X35Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.613 r  camctl/left_i_4/O
                         net (fo=54, routed)         10.570    19.183    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X90Y137        LUT6 (Prop_lut6_I2_O)        0.124    19.307 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__5/O
                         net (fo=1, routed)           1.086    20.393    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y29         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.819   198.746    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y29         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.222    
                         clock uncertainty           -0.142   199.080    
    RAMB36_X4Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.637    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.637    
                         arrival time                         -20.393    
  -------------------------------------------------------------------
                         slack                                178.243    

Slack (MET) :             178.431ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.183ns  (logic 7.539ns (35.589%)  route 13.644ns (64.411%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 198.749 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X39Y73         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.006     0.488    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y71         LUT1 (Prop_lut1_I0_O)        0.124     0.612 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.612    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.145 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.145    camctl/lwrite2_carry_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.262 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.262    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.379 r  camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.379    camctl/lwrite2_carry__1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.598 r  camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.572     2.170    camctl/A[16]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.377 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.379    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.897 f  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.489    camctl/lwrite0_n_92
    SLICE_X35Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.613 f  camctl/left_i_4/O
                         net (fo=54, routed)         10.493    19.106    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X106Y137       LUT6 (Prop_lut6_I2_O)        0.124    19.230 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT/O
                         net (fo=1, routed)           0.979    20.209    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y28         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.822   198.749    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y28         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.225    
                         clock uncertainty           -0.142   199.083    
    RAMB36_X5Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.640    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.640    
                         arrival time                         -20.209    
  -------------------------------------------------------------------
                         slack                                178.431    

Slack (MET) :             178.470ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.140ns  (logic 7.539ns (35.662%)  route 13.601ns (64.338%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 198.745 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X39Y73         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.006     0.488    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y71         LUT1 (Prop_lut1_I0_O)        0.124     0.612 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.612    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.145 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.145    camctl/lwrite2_carry_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.262 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.262    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.379 r  camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.379    camctl/lwrite2_carry__1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.598 r  camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.572     2.170    camctl/A[16]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.377 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.379    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.897 f  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.489    camctl/lwrite0_n_92
    SLICE_X35Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.613 f  camctl/left_i_4/O
                         net (fo=54, routed)         10.556    19.169    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X90Y137        LUT6 (Prop_lut6_I0_O)        0.124    19.293 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__3/O
                         net (fo=1, routed)           0.872    20.165    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y28         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.818   198.745    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y28         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.221    
                         clock uncertainty           -0.142   199.079    
    RAMB36_X4Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.636    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.636    
                         arrival time                         -20.165    
  -------------------------------------------------------------------
                         slack                                178.470    

Slack (MET) :             178.542ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.072ns  (logic 7.539ns (35.778%)  route 13.533ns (64.222%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 198.749 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X39Y73         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.006     0.488    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y71         LUT1 (Prop_lut1_I0_O)        0.124     0.612 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.612    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.145 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.145    camctl/lwrite2_carry_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.262 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.262    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.379 r  camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.379    camctl/lwrite2_carry__1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.598 r  camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.572     2.170    camctl/A[16]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.377 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.379    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.897 f  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.489    camctl/lwrite0_n_92
    SLICE_X35Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.613 f  camctl/left_i_4/O
                         net (fo=54, routed)         10.919    19.532    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X106Y102       LUT6 (Prop_lut6_I0_O)        0.124    19.656 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__16/O
                         net (fo=1, routed)           0.441    20.097    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y20         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.822   198.749    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y20         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.225    
                         clock uncertainty           -0.142   199.083    
    RAMB36_X5Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.640    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.640    
                         arrival time                         -20.097    
  -------------------------------------------------------------------
                         slack                                178.542    

Slack (MET) :             178.577ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.862ns  (logic 7.539ns (36.137%)  route 13.323ns (63.863%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X39Y73         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.006     0.488    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y71         LUT1 (Prop_lut1_I0_O)        0.124     0.612 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.612    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.145 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.145    camctl/lwrite2_carry_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.262 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.262    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.379 r  camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.379    camctl/lwrite2_carry__1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.598 r  camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.572     2.170    camctl/A[16]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.377 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.379    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.897 f  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.489    camctl/lwrite0_n_92
    SLICE_X35Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.613 f  camctl/left_i_4/O
                         net (fo=54, routed)         10.709    19.323    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X106Y92        LUT6 (Prop_lut6_I0_O)        0.124    19.447 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__7/O
                         net (fo=1, routed)           0.441    19.888    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y18         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.648   198.574    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y18         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.050    
                         clock uncertainty           -0.142   198.908    
    RAMB36_X5Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.465    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.465    
                         arrival time                         -19.888    
  -------------------------------------------------------------------
                         slack                                178.577    

Slack (MET) :             178.599ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.009ns  (logic 7.539ns (35.885%)  route 13.470ns (64.115%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 198.743 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X39Y73         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.006     0.488    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y71         LUT1 (Prop_lut1_I0_O)        0.124     0.612 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.612    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.145 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.145    camctl/lwrite2_carry_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.262 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.262    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.379 r  camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.379    camctl/lwrite2_carry__1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.598 r  camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.572     2.170    camctl/A[16]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.377 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.379    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.897 r  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.489    camctl/lwrite0_n_92
    SLICE_X35Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.613 r  camctl/left_i_4/O
                         net (fo=54, routed)         10.747    19.360    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[13]
    SLICE_X91Y137        LUT6 (Prop_lut6_I2_O)        0.124    19.484 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.551    20.034    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena_array[7]
    RAMB36_X4Y27         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.816   198.743    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y27         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.219    
                         clock uncertainty           -0.142   199.077    
    RAMB36_X4Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.634    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.634    
                         arrival time                         -20.034    
  -------------------------------------------------------------------
                         slack                                178.599    

Slack (MET) :             178.671ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.770ns  (logic 7.539ns (36.298%)  route 13.231ns (63.702%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X39Y73         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.006     0.488    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y71         LUT1 (Prop_lut1_I0_O)        0.124     0.612 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.612    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.145 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.145    camctl/lwrite2_carry_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.262 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.262    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.379 r  camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.379    camctl/lwrite2_carry__1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.598 r  camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.572     2.170    camctl/A[16]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.377 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.379    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.897 r  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.489    camctl/lwrite0_n_92
    SLICE_X35Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.613 r  camctl/left_i_4/O
                         net (fo=54, routed)         10.617    19.230    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addra[13]
    SLICE_X106Y97        LUT6 (Prop_lut6_I2_O)        0.124    19.354 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.441    19.795    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/ena_array[23]
    RAMB36_X5Y19         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.649   198.575    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y19         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.051    
                         clock uncertainty           -0.142   198.909    
    RAMB36_X5Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.466    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.466    
                         arrival time                         -19.795    
  -------------------------------------------------------------------
                         slack                                178.671    

Slack (MET) :             178.742ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.871ns  (logic 7.539ns (36.122%)  route 13.332ns (63.878%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 198.747 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X39Y73         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.006     0.488    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y71         LUT1 (Prop_lut1_I0_O)        0.124     0.612 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.612    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.145 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.145    camctl/lwrite2_carry_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.262 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.262    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.379 r  camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.379    camctl/lwrite2_carry__1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.598 r  camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.572     2.170    camctl/A[16]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.377 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.379    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.897 r  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.489    camctl/lwrite0_n_92
    SLICE_X35Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.613 r  camctl/left_i_4/O
                         net (fo=54, routed)         10.718    19.331    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X106Y107       LUT6 (Prop_lut6_I2_O)        0.124    19.455 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__17/O
                         net (fo=1, routed)           0.441    19.896    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y21         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.820   198.747    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y21         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.223    
                         clock uncertainty           -0.142   199.081    
    RAMB36_X5Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.638    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.638    
                         arrival time                         -19.896    
  -------------------------------------------------------------------
                         slack                                178.742    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 camctl/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/fifo_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.187ns (50.048%)  route 0.187ns (49.952%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.550    -0.629    camctl/clk_5MHz
    SLICE_X37Y69         FDRE                                         r  camctl/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.488 f  camctl/state_reg[1]/Q
                         net (fo=14, routed)          0.187    -0.301    camctl/fifo_oe_reg_0[1]
    SLICE_X36Y69         LUT4 (Prop_lut4_I1_O)        0.046    -0.255 r  camctl/fifo_oe_i_1/O
                         net (fo=1, routed)           0.000    -0.255    camctl/fifo_oe_i_1_n_0
    SLICE_X36Y69         FDRE                                         r  camctl/fifo_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    camctl/clk_5MHz
    SLICE_X36Y69         FDRE                                         r  camctl/fifo_oe_reg/C
                         clock pessimism              0.253    -0.616    
                         clock uncertainty            0.142    -0.473    
    SLICE_X36Y69         FDRE (Hold_fdre_C_D)         0.133    -0.340    camctl/fifo_oe_reg
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.287%)  route 0.144ns (40.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X34Y69         FDRE                                         r  camctl/pixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  camctl/pixel_reg[3]/Q
                         net (fo=8, routed)           0.144    -0.319    camctl/pixel[3]
    SLICE_X33Y70         LUT6 (Prop_lut6_I4_O)        0.045    -0.274 r  camctl/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    camctl/pixel[5]_i_1_n_0
    SLICE_X33Y70         FDRE                                         r  camctl/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    camctl/clk_5MHz
    SLICE_X33Y70         FDRE                                         r  camctl/pixel_reg[5]/C
                         clock pessimism              0.272    -0.597    
                         clock uncertainty            0.142    -0.454    
    SLICE_X33Y70         FDRE (Hold_fdre_C_D)         0.092    -0.362    camctl/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 camctl/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/buffer_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.007%)  route 0.146ns (43.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  camctl/state_reg[0]/Q
                         net (fo=14, routed)          0.146    -0.335    camctl/fifo_oe_reg_0[0]
    SLICE_X37Y60         LUT3 (Prop_lut3_I1_O)        0.045    -0.290 r  camctl/buffer_ready_i_1/O
                         net (fo=1, routed)           0.000    -0.290    camctl/buffer_ready_i_1_n_0
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.824    -0.861    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
                         clock pessimism              0.238    -0.623    
                         clock uncertainty            0.142    -0.480    
    SLICE_X37Y60         FDRE (Hold_fdre_C_D)         0.091    -0.389    camctl/buffer_ready_reg
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X33Y69         FDRE                                         r  camctl/pixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  camctl/pixel_reg[4]/Q
                         net (fo=6, routed)           0.168    -0.317    camctl/pixel[4]
    SLICE_X33Y69         LUT5 (Prop_lut5_I4_O)        0.042    -0.275 r  camctl/pixel[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    camctl/pixel[4]_i_1_n_0
    SLICE_X33Y69         FDRE                                         r  camctl/pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.817    -0.868    camctl/clk_5MHz
    SLICE_X33Y69         FDRE                                         r  camctl/pixel_reg[4]/C
                         clock pessimism              0.241    -0.627    
                         clock uncertainty            0.142    -0.484    
    SLICE_X33Y69         FDRE (Hold_fdre_C_D)         0.105    -0.379    camctl/pixel_reg[4]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 camctl/num_lines_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/num_lines_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    camctl/clk_5MHz
    SLICE_X38Y72         FDRE                                         r  camctl/num_lines_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.467 f  camctl/num_lines_reg[0]/Q
                         net (fo=5, routed)           0.175    -0.291    camctl/num_lines_reg_n_0_[0]
    SLICE_X38Y72         LUT1 (Prop_lut1_I0_O)        0.043    -0.248 r  camctl/num_lines[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    camctl/num_lines[0]_i_1_n_0
    SLICE_X38Y72         FDRE                                         r  camctl/num_lines_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.813    -0.872    camctl/clk_5MHz
    SLICE_X38Y72         FDRE                                         r  camctl/num_lines_reg[0]/C
                         clock pessimism              0.241    -0.631    
                         clock uncertainty            0.142    -0.488    
    SLICE_X38Y72         FDRE (Hold_fdre_C_D)         0.133    -0.355    camctl/num_lines_reg[0]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.551    -0.628    camctl/clk_5MHz
    SLICE_X33Y70         FDRE                                         r  camctl/pixel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  camctl/pixel_reg[7]/Q
                         net (fo=8, routed)           0.181    -0.305    camctl/pixel[7]
    SLICE_X33Y70         LUT5 (Prop_lut5_I3_O)        0.043    -0.262 r  camctl/pixel[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.262    camctl/pixel[8]_i_3_n_0
    SLICE_X33Y70         FDRE                                         r  camctl/pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    camctl/clk_5MHz
    SLICE_X33Y70         FDRE                                         r  camctl/pixel_reg[8]/C
                         clock pessimism              0.241    -0.628    
                         clock uncertainty            0.142    -0.485    
    SLICE_X33Y70         FDRE (Hold_fdre_C_D)         0.104    -0.381    camctl/pixel_reg[8]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.550    -0.629    camctl/clk_5MHz
    SLICE_X33Y71         FDRE                                         r  camctl/pixel_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  camctl/pixel_reg[9]/Q
                         net (fo=6, routed)           0.168    -0.319    camctl/pixel[9]
    SLICE_X33Y71         LUT5 (Prop_lut5_I4_O)        0.045    -0.274 r  camctl/pixel[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    camctl/pixel[9]_i_1_n_0
    SLICE_X33Y71         FDRE                                         r  camctl/pixel_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.815    -0.870    camctl/clk_5MHz
    SLICE_X33Y71         FDRE                                         r  camctl/pixel_reg[9]/C
                         clock pessimism              0.241    -0.629    
                         clock uncertainty            0.142    -0.486    
    SLICE_X33Y71         FDRE (Hold_fdre_C_D)         0.091    -0.395    camctl/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 camctl/fifo_rrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/fifo_rrst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    camctl/clk_5MHz
    SLICE_X34Y67         FDRE                                         r  camctl/fifo_rrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  camctl/fifo_rrst_reg/Q
                         net (fo=3, routed)           0.175    -0.285    camctl/fifo_rrst
    SLICE_X34Y67         LUT6 (Prop_lut6_I4_O)        0.045    -0.240 r  camctl/fifo_rrst_i_1/O
                         net (fo=1, routed)           0.000    -0.240    camctl/fifo_rrst_i_1_n_0
    SLICE_X34Y67         FDRE                                         r  camctl/fifo_rrst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.819    -0.866    camctl/clk_5MHz
    SLICE_X34Y67         FDRE                                         r  camctl/fifo_rrst_reg/C
                         clock pessimism              0.241    -0.625    
                         clock uncertainty            0.142    -0.482    
    SLICE_X34Y67         FDRE (Hold_fdre_C_D)         0.120    -0.362    camctl/fifo_rrst_reg
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 camctl/wen_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/wen_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.300%)  route 0.170ns (47.700%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    camctl/clk_5MHz
    SLICE_X37Y72         FDRE                                         r  camctl/wen_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  camctl/wen_r_reg/Q
                         net (fo=28, routed)          0.170    -0.320    camctl/wen_r_reg_n_0
    SLICE_X37Y72         LUT5 (Prop_lut5_I4_O)        0.045    -0.275 r  camctl/wen_r_i_1/O
                         net (fo=1, routed)           0.000    -0.275    camctl/wen_r_i_1_n_0
    SLICE_X37Y72         FDRE                                         r  camctl/wen_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.813    -0.872    camctl/clk_5MHz
    SLICE_X37Y72         FDRE                                         r  camctl/wen_r_reg/C
                         clock pessimism              0.241    -0.631    
                         clock uncertainty            0.142    -0.488    
    SLICE_X37Y72         FDRE (Hold_fdre_C_D)         0.091    -0.397    camctl/wen_r_reg
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 camctl/wen_l_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/wen_l_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.887%)  route 0.172ns (48.113%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.550    -0.629    camctl/clk_5MHz
    SLICE_X35Y72         FDRE                                         r  camctl/wen_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  camctl/wen_l_reg/Q
                         net (fo=28, routed)          0.172    -0.315    camctl/wen_l
    SLICE_X35Y72         LUT5 (Prop_lut5_I4_O)        0.045    -0.270 r  camctl/wen_l_i_1/O
                         net (fo=1, routed)           0.000    -0.270    camctl/wen_l_i_1_n_0
    SLICE_X35Y72         FDRE                                         r  camctl/wen_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.814    -0.871    camctl/clk_5MHz
    SLICE_X35Y72         FDRE                                         r  camctl/wen_l_reg/C
                         clock pessimism              0.242    -0.629    
                         clock uncertainty            0.142    -0.486    
    SLICE_X35Y72         FDRE (Hold_fdre_C_D)         0.092    -0.394    camctl/wen_l_reg
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.124    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_wiz_0_1
  To Clock:  clk_100MHz_clk_wiz_0

Setup :          257  Failing Endpoints,  Worst Slack       -9.788ns,  Total Violation     -466.315ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.788ns  (required time - arrival time)
  Source:                 disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_63_0_0__7/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.898ns  (logic 10.178ns (53.856%)  route 8.720ns (46.144%))
  Logic Levels:           31  (CARRY4=24 LUT2=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.653    -0.959    disp/clk_100MHz
    SLICE_X53Y46         FDRE                                         r  disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  disp/index_reg[5]/Q
                         net (fo=23, routed)          0.869     0.367    disp/index_reg_n_0_[5]
    SLICE_X50Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.491 r  disp/line_reg_0_63_0_0__6_i_12/O
                         net (fo=1, routed)           0.581     1.072    disp/line_reg_0_63_0_0__6_i_12_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.705 r  disp/line_reg_0_63_0_0__6_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.705    disp/line_reg_0_63_0_0__6_i_3_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  disp/line_reg_0_63_0_0__6_i_2/CO[3]
                         net (fo=13, routed)          1.190     3.009    disp/line_reg_0_63_0_0__6_i_2_n_0
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.133 r  disp/line_reg_0_63_0_0__5_i_4/O
                         net (fo=1, routed)           0.000     3.133    disp/line_reg_0_63_0_0__5_i_4_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.590 r  disp/line_reg_0_63_0_0__5_i_2/CO[1]
                         net (fo=15, routed)          0.583     4.173    disp/rgb[0][0]
    SLICE_X52Y49         LUT2 (Prop_lut2_I1_O)        0.329     4.502 r  disp/line_reg_0_63_0_0__3_i_22/O
                         net (fo=1, routed)           0.000     4.502    disp/line_reg_0_63_0_0__3_i_22_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.052 r  disp/line_reg_0_63_0_0__3_i_15/CO[3]
                         net (fo=1, routed)           0.001     5.053    disp/line_reg_0_63_0_0__3_i_15_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  disp/line_reg_0_63_0_0__4_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.167    disp/line_reg_0_63_0_0__4_i_3_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.324 r  disp/line_reg_0_63_0_0__4_i_2/CO[1]
                         net (fo=15, routed)          0.570     5.893    disp/rgb[5]_2[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I1_O)        0.329     6.222 r  disp/line_reg_0_63_0_0__2_i_13/O
                         net (fo=1, routed)           0.000     6.222    disp/line_reg_0_63_0_0__2_i_13_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.772 r  disp/line_reg_0_63_0_0__2_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.773    disp/line_reg_0_63_0_0__2_i_6_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.887 r  disp/line_reg_0_63_0_0__3_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.887    disp/line_reg_0_63_0_0__3_i_12_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.044 r  disp/line_reg_0_63_0_0__3_i_3/CO[1]
                         net (fo=15, routed)          0.928     7.973    disp/rgb[5]_4[0]
    SLICE_X54Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.773 r  disp/line_reg_0_63_0_0__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.773    disp/line_reg_0_63_0_0__1_i_6_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.890 r  disp/line_reg_0_63_0_0__2_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.890    disp/line_reg_0_63_0_0__2_i_3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.047 r  disp/line_reg_0_63_0_0__2_i_2/CO[1]
                         net (fo=16, routed)          0.684     9.731    disp/rgb[1]_1[0]
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.332    10.063 r  disp/line_reg_0_63_0_0__0_i_18/O
                         net (fo=1, routed)           0.000    10.063    disp/line_reg_0_63_0_0__0_i_18_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.613 r  disp/line_reg_0_63_0_0__0_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.614    disp/line_reg_0_63_0_0__0_i_7_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.728 r  disp/line_reg_0_63_0_0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.728    disp/line_reg_0_63_0_0__1_i_3_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.885 r  disp/line_reg_0_63_0_0__1_i_2/CO[1]
                         net (fo=15, routed)          0.714    11.599    disp/rgb[5]_8[0]
    SLICE_X57Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.384 r  disp/line_reg_0_63_0_0__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    12.385    disp/line_reg_0_63_0_0__0_i_6_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.499 r  disp/line_reg_0_63_0_0__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.499    disp/line_reg_0_63_0_0__0_i_3_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.656 r  disp/line_reg_0_63_0_0__0_i_2/CO[1]
                         net (fo=16, routed)          0.744    13.400    disp/rgb[5]_11[0]
    SLICE_X56Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    14.185 r  disp/line_reg_0_63_0_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.185    disp/line_reg_0_63_0_0_i_25_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.299 r  disp/line_reg_0_63_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.299    disp/line_reg_0_63_0_0_i_22_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.570 r  disp/line_reg_0_63_0_0_i_10/CO[0]
                         net (fo=2, routed)           0.579    15.149    disp/line_reg_0_63_0_0_i_10_n_3
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.373    15.522 r  disp/line_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.000    15.522    disp/line_reg_0_63_0_0_i_21_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.035 r  disp/line_reg_0_63_0_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.035    disp/line_reg_0_63_0_0_i_9_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.152 r  disp/line_reg_0_63_0_0__3_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.152    disp/line_reg_0_63_0_0__3_i_2_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.371 r  disp/line_reg_0_63_0_0__7_i_2/O[0]
                         net (fo=1, routed)           0.523    16.894    disp/line_reg_0_63_0_0__7_i_2_n_7
    SLICE_X51Y55         LUT5 (Prop_lut5_I0_O)        0.295    17.189 r  disp/line_reg_0_63_0_0__7_i_1/O
                         net (fo=4, routed)           0.750    17.940    disp/line_reg_0_63_0_0__7/D
    SLICE_X50Y55         RAMD64E                                      r  disp/line_reg_0_63_0_0__7/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.469     8.395    disp/line_reg_0_63_0_0__7/WCLK
    SLICE_X50Y55         RAMD64E                                      r  disp/line_reg_0_63_0_0__7/DP/CLK
                         clock pessimism              0.462     8.857    
                         clock uncertainty           -0.084     8.774    
    SLICE_X50Y55         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622     8.152    disp/line_reg_0_63_0_0__7/DP
  -------------------------------------------------------------------
                         required time                          8.152    
                         arrival time                         -17.940    
  -------------------------------------------------------------------
                         slack                                 -9.788    

Slack (VIOLATED) :        -9.603ns  (required time - arrival time)
  Source:                 disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_63_0_0__8/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.897ns  (logic 10.293ns (54.470%)  route 8.604ns (45.530%))
  Logic Levels:           31  (CARRY4=24 LUT2=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.653    -0.959    disp/clk_100MHz
    SLICE_X53Y46         FDRE                                         r  disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  disp/index_reg[5]/Q
                         net (fo=23, routed)          0.869     0.367    disp/index_reg_n_0_[5]
    SLICE_X50Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.491 r  disp/line_reg_0_63_0_0__6_i_12/O
                         net (fo=1, routed)           0.581     1.072    disp/line_reg_0_63_0_0__6_i_12_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.705 r  disp/line_reg_0_63_0_0__6_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.705    disp/line_reg_0_63_0_0__6_i_3_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  disp/line_reg_0_63_0_0__6_i_2/CO[3]
                         net (fo=13, routed)          1.190     3.009    disp/line_reg_0_63_0_0__6_i_2_n_0
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.133 r  disp/line_reg_0_63_0_0__5_i_4/O
                         net (fo=1, routed)           0.000     3.133    disp/line_reg_0_63_0_0__5_i_4_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.590 r  disp/line_reg_0_63_0_0__5_i_2/CO[1]
                         net (fo=15, routed)          0.583     4.173    disp/rgb[0][0]
    SLICE_X52Y49         LUT2 (Prop_lut2_I1_O)        0.329     4.502 r  disp/line_reg_0_63_0_0__3_i_22/O
                         net (fo=1, routed)           0.000     4.502    disp/line_reg_0_63_0_0__3_i_22_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.052 r  disp/line_reg_0_63_0_0__3_i_15/CO[3]
                         net (fo=1, routed)           0.001     5.053    disp/line_reg_0_63_0_0__3_i_15_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  disp/line_reg_0_63_0_0__4_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.167    disp/line_reg_0_63_0_0__4_i_3_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.324 r  disp/line_reg_0_63_0_0__4_i_2/CO[1]
                         net (fo=15, routed)          0.570     5.893    disp/rgb[5]_2[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I1_O)        0.329     6.222 r  disp/line_reg_0_63_0_0__2_i_13/O
                         net (fo=1, routed)           0.000     6.222    disp/line_reg_0_63_0_0__2_i_13_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.772 r  disp/line_reg_0_63_0_0__2_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.773    disp/line_reg_0_63_0_0__2_i_6_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.887 r  disp/line_reg_0_63_0_0__3_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.887    disp/line_reg_0_63_0_0__3_i_12_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.044 r  disp/line_reg_0_63_0_0__3_i_3/CO[1]
                         net (fo=15, routed)          0.928     7.973    disp/rgb[5]_4[0]
    SLICE_X54Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.773 r  disp/line_reg_0_63_0_0__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.773    disp/line_reg_0_63_0_0__1_i_6_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.890 r  disp/line_reg_0_63_0_0__2_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.890    disp/line_reg_0_63_0_0__2_i_3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.047 r  disp/line_reg_0_63_0_0__2_i_2/CO[1]
                         net (fo=16, routed)          0.684     9.731    disp/rgb[1]_1[0]
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.332    10.063 r  disp/line_reg_0_63_0_0__0_i_18/O
                         net (fo=1, routed)           0.000    10.063    disp/line_reg_0_63_0_0__0_i_18_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.613 r  disp/line_reg_0_63_0_0__0_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.614    disp/line_reg_0_63_0_0__0_i_7_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.728 r  disp/line_reg_0_63_0_0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.728    disp/line_reg_0_63_0_0__1_i_3_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.885 r  disp/line_reg_0_63_0_0__1_i_2/CO[1]
                         net (fo=15, routed)          0.714    11.599    disp/rgb[5]_8[0]
    SLICE_X57Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.384 r  disp/line_reg_0_63_0_0__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    12.385    disp/line_reg_0_63_0_0__0_i_6_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.499 r  disp/line_reg_0_63_0_0__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.499    disp/line_reg_0_63_0_0__0_i_3_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.656 r  disp/line_reg_0_63_0_0__0_i_2/CO[1]
                         net (fo=16, routed)          0.744    13.400    disp/rgb[5]_11[0]
    SLICE_X56Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    14.185 r  disp/line_reg_0_63_0_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.185    disp/line_reg_0_63_0_0_i_25_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.299 r  disp/line_reg_0_63_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.299    disp/line_reg_0_63_0_0_i_22_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.570 r  disp/line_reg_0_63_0_0_i_10/CO[0]
                         net (fo=2, routed)           0.579    15.149    disp/line_reg_0_63_0_0_i_10_n_3
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.373    15.522 r  disp/line_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.000    15.522    disp/line_reg_0_63_0_0_i_21_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.035 r  disp/line_reg_0_63_0_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.035    disp/line_reg_0_63_0_0_i_9_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.152 r  disp/line_reg_0_63_0_0__3_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.152    disp/line_reg_0_63_0_0__3_i_2_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.475 r  disp/line_reg_0_63_0_0__7_i_2/O[1]
                         net (fo=1, routed)           0.522    16.997    disp/line_reg_0_63_0_0__7_i_2_n_6
    SLICE_X51Y55         LUT5 (Prop_lut5_I0_O)        0.306    17.303 r  disp/line_reg_0_63_0_0__8_i_1/O
                         net (fo=4, routed)           0.635    17.938    disp/line_reg_0_63_0_0__8/D
    SLICE_X50Y54         RAMD64E                                      r  disp/line_reg_0_63_0_0__8/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.469     8.395    disp/line_reg_0_63_0_0__8/WCLK
    SLICE_X50Y54         RAMD64E                                      r  disp/line_reg_0_63_0_0__8/DP/CLK
                         clock pessimism              0.462     8.857    
                         clock uncertainty           -0.084     8.774    
    SLICE_X50Y54         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438     8.336    disp/line_reg_0_63_0_0__8/DP
  -------------------------------------------------------------------
                         required time                          8.336    
                         arrival time                         -17.938    
  -------------------------------------------------------------------
                         slack                                 -9.603    

Slack (VIOLATED) :        -9.548ns  (required time - arrival time)
  Source:                 disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_31_0_0__8/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.873ns  (logic 10.293ns (54.539%)  route 8.580ns (45.461%))
  Logic Levels:           31  (CARRY4=24 LUT2=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.653    -0.959    disp/clk_100MHz
    SLICE_X53Y46         FDRE                                         r  disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  disp/index_reg[5]/Q
                         net (fo=23, routed)          0.869     0.367    disp/index_reg_n_0_[5]
    SLICE_X50Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.491 r  disp/line_reg_0_63_0_0__6_i_12/O
                         net (fo=1, routed)           0.581     1.072    disp/line_reg_0_63_0_0__6_i_12_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.705 r  disp/line_reg_0_63_0_0__6_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.705    disp/line_reg_0_63_0_0__6_i_3_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  disp/line_reg_0_63_0_0__6_i_2/CO[3]
                         net (fo=13, routed)          1.190     3.009    disp/line_reg_0_63_0_0__6_i_2_n_0
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.133 r  disp/line_reg_0_63_0_0__5_i_4/O
                         net (fo=1, routed)           0.000     3.133    disp/line_reg_0_63_0_0__5_i_4_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.590 r  disp/line_reg_0_63_0_0__5_i_2/CO[1]
                         net (fo=15, routed)          0.583     4.173    disp/rgb[0][0]
    SLICE_X52Y49         LUT2 (Prop_lut2_I1_O)        0.329     4.502 r  disp/line_reg_0_63_0_0__3_i_22/O
                         net (fo=1, routed)           0.000     4.502    disp/line_reg_0_63_0_0__3_i_22_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.052 r  disp/line_reg_0_63_0_0__3_i_15/CO[3]
                         net (fo=1, routed)           0.001     5.053    disp/line_reg_0_63_0_0__3_i_15_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  disp/line_reg_0_63_0_0__4_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.167    disp/line_reg_0_63_0_0__4_i_3_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.324 r  disp/line_reg_0_63_0_0__4_i_2/CO[1]
                         net (fo=15, routed)          0.570     5.893    disp/rgb[5]_2[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I1_O)        0.329     6.222 r  disp/line_reg_0_63_0_0__2_i_13/O
                         net (fo=1, routed)           0.000     6.222    disp/line_reg_0_63_0_0__2_i_13_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.772 r  disp/line_reg_0_63_0_0__2_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.773    disp/line_reg_0_63_0_0__2_i_6_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.887 r  disp/line_reg_0_63_0_0__3_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.887    disp/line_reg_0_63_0_0__3_i_12_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.044 r  disp/line_reg_0_63_0_0__3_i_3/CO[1]
                         net (fo=15, routed)          0.928     7.973    disp/rgb[5]_4[0]
    SLICE_X54Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.773 r  disp/line_reg_0_63_0_0__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.773    disp/line_reg_0_63_0_0__1_i_6_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.890 r  disp/line_reg_0_63_0_0__2_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.890    disp/line_reg_0_63_0_0__2_i_3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.047 r  disp/line_reg_0_63_0_0__2_i_2/CO[1]
                         net (fo=16, routed)          0.684     9.731    disp/rgb[1]_1[0]
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.332    10.063 r  disp/line_reg_0_63_0_0__0_i_18/O
                         net (fo=1, routed)           0.000    10.063    disp/line_reg_0_63_0_0__0_i_18_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.613 r  disp/line_reg_0_63_0_0__0_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.614    disp/line_reg_0_63_0_0__0_i_7_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.728 r  disp/line_reg_0_63_0_0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.728    disp/line_reg_0_63_0_0__1_i_3_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.885 r  disp/line_reg_0_63_0_0__1_i_2/CO[1]
                         net (fo=15, routed)          0.714    11.599    disp/rgb[5]_8[0]
    SLICE_X57Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.384 r  disp/line_reg_0_63_0_0__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    12.385    disp/line_reg_0_63_0_0__0_i_6_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.499 r  disp/line_reg_0_63_0_0__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.499    disp/line_reg_0_63_0_0__0_i_3_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.656 r  disp/line_reg_0_63_0_0__0_i_2/CO[1]
                         net (fo=16, routed)          0.744    13.400    disp/rgb[5]_11[0]
    SLICE_X56Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    14.185 r  disp/line_reg_0_63_0_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.185    disp/line_reg_0_63_0_0_i_25_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.299 r  disp/line_reg_0_63_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.299    disp/line_reg_0_63_0_0_i_22_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.570 r  disp/line_reg_0_63_0_0_i_10/CO[0]
                         net (fo=2, routed)           0.579    15.149    disp/line_reg_0_63_0_0_i_10_n_3
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.373    15.522 r  disp/line_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.000    15.522    disp/line_reg_0_63_0_0_i_21_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.035 r  disp/line_reg_0_63_0_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.035    disp/line_reg_0_63_0_0_i_9_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.152 r  disp/line_reg_0_63_0_0__3_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.152    disp/line_reg_0_63_0_0__3_i_2_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.475 r  disp/line_reg_0_63_0_0__7_i_2/O[1]
                         net (fo=1, routed)           0.522    16.997    disp/line_reg_0_63_0_0__7_i_2_n_6
    SLICE_X51Y55         LUT5 (Prop_lut5_I0_O)        0.306    17.303 r  disp/line_reg_0_63_0_0__8_i_1/O
                         net (fo=4, routed)           0.611    17.914    disp/line_reg_0_31_0_0__8/D
    SLICE_X50Y56         RAMD32                                       r  disp/line_reg_0_31_0_0__8/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.469     8.395    disp/line_reg_0_31_0_0__8/WCLK
    SLICE_X50Y56         RAMD32                                       r  disp/line_reg_0_31_0_0__8/DP/CLK
                         clock pessimism              0.462     8.857    
                         clock uncertainty           -0.084     8.774    
    SLICE_X50Y56         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.407     8.367    disp/line_reg_0_31_0_0__8/DP
  -------------------------------------------------------------------
                         required time                          8.367    
                         arrival time                         -17.914    
  -------------------------------------------------------------------
                         slack                                 -9.548    

Slack (VIOLATED) :        -9.501ns  (required time - arrival time)
  Source:                 disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_63_0_0__7/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.898ns  (logic 10.178ns (53.856%)  route 8.720ns (46.144%))
  Logic Levels:           31  (CARRY4=24 LUT2=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.653    -0.959    disp/clk_100MHz
    SLICE_X53Y46         FDRE                                         r  disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  disp/index_reg[5]/Q
                         net (fo=23, routed)          0.869     0.367    disp/index_reg_n_0_[5]
    SLICE_X50Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.491 r  disp/line_reg_0_63_0_0__6_i_12/O
                         net (fo=1, routed)           0.581     1.072    disp/line_reg_0_63_0_0__6_i_12_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.705 r  disp/line_reg_0_63_0_0__6_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.705    disp/line_reg_0_63_0_0__6_i_3_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  disp/line_reg_0_63_0_0__6_i_2/CO[3]
                         net (fo=13, routed)          1.190     3.009    disp/line_reg_0_63_0_0__6_i_2_n_0
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.133 r  disp/line_reg_0_63_0_0__5_i_4/O
                         net (fo=1, routed)           0.000     3.133    disp/line_reg_0_63_0_0__5_i_4_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.590 r  disp/line_reg_0_63_0_0__5_i_2/CO[1]
                         net (fo=15, routed)          0.583     4.173    disp/rgb[0][0]
    SLICE_X52Y49         LUT2 (Prop_lut2_I1_O)        0.329     4.502 r  disp/line_reg_0_63_0_0__3_i_22/O
                         net (fo=1, routed)           0.000     4.502    disp/line_reg_0_63_0_0__3_i_22_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.052 r  disp/line_reg_0_63_0_0__3_i_15/CO[3]
                         net (fo=1, routed)           0.001     5.053    disp/line_reg_0_63_0_0__3_i_15_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  disp/line_reg_0_63_0_0__4_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.167    disp/line_reg_0_63_0_0__4_i_3_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.324 r  disp/line_reg_0_63_0_0__4_i_2/CO[1]
                         net (fo=15, routed)          0.570     5.893    disp/rgb[5]_2[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I1_O)        0.329     6.222 r  disp/line_reg_0_63_0_0__2_i_13/O
                         net (fo=1, routed)           0.000     6.222    disp/line_reg_0_63_0_0__2_i_13_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.772 r  disp/line_reg_0_63_0_0__2_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.773    disp/line_reg_0_63_0_0__2_i_6_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.887 r  disp/line_reg_0_63_0_0__3_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.887    disp/line_reg_0_63_0_0__3_i_12_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.044 r  disp/line_reg_0_63_0_0__3_i_3/CO[1]
                         net (fo=15, routed)          0.928     7.973    disp/rgb[5]_4[0]
    SLICE_X54Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.773 r  disp/line_reg_0_63_0_0__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.773    disp/line_reg_0_63_0_0__1_i_6_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.890 r  disp/line_reg_0_63_0_0__2_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.890    disp/line_reg_0_63_0_0__2_i_3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.047 r  disp/line_reg_0_63_0_0__2_i_2/CO[1]
                         net (fo=16, routed)          0.684     9.731    disp/rgb[1]_1[0]
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.332    10.063 r  disp/line_reg_0_63_0_0__0_i_18/O
                         net (fo=1, routed)           0.000    10.063    disp/line_reg_0_63_0_0__0_i_18_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.613 r  disp/line_reg_0_63_0_0__0_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.614    disp/line_reg_0_63_0_0__0_i_7_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.728 r  disp/line_reg_0_63_0_0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.728    disp/line_reg_0_63_0_0__1_i_3_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.885 r  disp/line_reg_0_63_0_0__1_i_2/CO[1]
                         net (fo=15, routed)          0.714    11.599    disp/rgb[5]_8[0]
    SLICE_X57Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.384 r  disp/line_reg_0_63_0_0__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    12.385    disp/line_reg_0_63_0_0__0_i_6_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.499 r  disp/line_reg_0_63_0_0__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.499    disp/line_reg_0_63_0_0__0_i_3_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.656 r  disp/line_reg_0_63_0_0__0_i_2/CO[1]
                         net (fo=16, routed)          0.744    13.400    disp/rgb[5]_11[0]
    SLICE_X56Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    14.185 r  disp/line_reg_0_63_0_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.185    disp/line_reg_0_63_0_0_i_25_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.299 r  disp/line_reg_0_63_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.299    disp/line_reg_0_63_0_0_i_22_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.570 r  disp/line_reg_0_63_0_0_i_10/CO[0]
                         net (fo=2, routed)           0.579    15.149    disp/line_reg_0_63_0_0_i_10_n_3
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.373    15.522 r  disp/line_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.000    15.522    disp/line_reg_0_63_0_0_i_21_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.035 r  disp/line_reg_0_63_0_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.035    disp/line_reg_0_63_0_0_i_9_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.152 r  disp/line_reg_0_63_0_0__3_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.152    disp/line_reg_0_63_0_0__3_i_2_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.371 r  disp/line_reg_0_63_0_0__7_i_2/O[0]
                         net (fo=1, routed)           0.523    16.894    disp/line_reg_0_63_0_0__7_i_2_n_7
    SLICE_X51Y55         LUT5 (Prop_lut5_I0_O)        0.295    17.189 r  disp/line_reg_0_63_0_0__7_i_1/O
                         net (fo=4, routed)           0.750    17.940    disp/line_reg_0_63_0_0__7/D
    SLICE_X50Y55         RAMD64E                                      r  disp/line_reg_0_63_0_0__7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.469     8.395    disp/line_reg_0_63_0_0__7/WCLK
    SLICE_X50Y55         RAMD64E                                      r  disp/line_reg_0_63_0_0__7/SP/CLK
                         clock pessimism              0.462     8.857    
                         clock uncertainty           -0.084     8.774    
    SLICE_X50Y55         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.439    disp/line_reg_0_63_0_0__7/SP
  -------------------------------------------------------------------
                         required time                          8.439    
                         arrival time                         -17.940    
  -------------------------------------------------------------------
                         slack                                 -9.501    

Slack (VIOLATED) :        -9.476ns  (required time - arrival time)
  Source:                 disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_63_0_0__6/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.770ns  (logic 10.169ns (54.177%)  route 8.601ns (45.823%))
  Logic Levels:           30  (CARRY4=23 LUT2=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.653    -0.959    disp/clk_100MHz
    SLICE_X53Y46         FDRE                                         r  disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  disp/index_reg[5]/Q
                         net (fo=23, routed)          0.869     0.367    disp/index_reg_n_0_[5]
    SLICE_X50Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.491 r  disp/line_reg_0_63_0_0__6_i_12/O
                         net (fo=1, routed)           0.581     1.072    disp/line_reg_0_63_0_0__6_i_12_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.705 r  disp/line_reg_0_63_0_0__6_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.705    disp/line_reg_0_63_0_0__6_i_3_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  disp/line_reg_0_63_0_0__6_i_2/CO[3]
                         net (fo=13, routed)          1.190     3.009    disp/line_reg_0_63_0_0__6_i_2_n_0
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.133 r  disp/line_reg_0_63_0_0__5_i_4/O
                         net (fo=1, routed)           0.000     3.133    disp/line_reg_0_63_0_0__5_i_4_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.590 r  disp/line_reg_0_63_0_0__5_i_2/CO[1]
                         net (fo=15, routed)          0.583     4.173    disp/rgb[0][0]
    SLICE_X52Y49         LUT2 (Prop_lut2_I1_O)        0.329     4.502 r  disp/line_reg_0_63_0_0__3_i_22/O
                         net (fo=1, routed)           0.000     4.502    disp/line_reg_0_63_0_0__3_i_22_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.052 r  disp/line_reg_0_63_0_0__3_i_15/CO[3]
                         net (fo=1, routed)           0.001     5.053    disp/line_reg_0_63_0_0__3_i_15_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  disp/line_reg_0_63_0_0__4_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.167    disp/line_reg_0_63_0_0__4_i_3_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.324 r  disp/line_reg_0_63_0_0__4_i_2/CO[1]
                         net (fo=15, routed)          0.570     5.893    disp/rgb[5]_2[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I1_O)        0.329     6.222 r  disp/line_reg_0_63_0_0__2_i_13/O
                         net (fo=1, routed)           0.000     6.222    disp/line_reg_0_63_0_0__2_i_13_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.772 r  disp/line_reg_0_63_0_0__2_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.773    disp/line_reg_0_63_0_0__2_i_6_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.887 r  disp/line_reg_0_63_0_0__3_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.887    disp/line_reg_0_63_0_0__3_i_12_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.044 r  disp/line_reg_0_63_0_0__3_i_3/CO[1]
                         net (fo=15, routed)          0.928     7.973    disp/rgb[5]_4[0]
    SLICE_X54Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.773 r  disp/line_reg_0_63_0_0__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.773    disp/line_reg_0_63_0_0__1_i_6_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.890 r  disp/line_reg_0_63_0_0__2_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.890    disp/line_reg_0_63_0_0__2_i_3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.047 r  disp/line_reg_0_63_0_0__2_i_2/CO[1]
                         net (fo=16, routed)          0.684     9.731    disp/rgb[1]_1[0]
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.332    10.063 r  disp/line_reg_0_63_0_0__0_i_18/O
                         net (fo=1, routed)           0.000    10.063    disp/line_reg_0_63_0_0__0_i_18_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.613 r  disp/line_reg_0_63_0_0__0_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.614    disp/line_reg_0_63_0_0__0_i_7_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.728 r  disp/line_reg_0_63_0_0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.728    disp/line_reg_0_63_0_0__1_i_3_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.885 r  disp/line_reg_0_63_0_0__1_i_2/CO[1]
                         net (fo=15, routed)          0.714    11.599    disp/rgb[5]_8[0]
    SLICE_X57Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.384 r  disp/line_reg_0_63_0_0__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    12.385    disp/line_reg_0_63_0_0__0_i_6_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.499 r  disp/line_reg_0_63_0_0__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.499    disp/line_reg_0_63_0_0__0_i_3_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.656 r  disp/line_reg_0_63_0_0__0_i_2/CO[1]
                         net (fo=16, routed)          0.744    13.400    disp/rgb[5]_11[0]
    SLICE_X56Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    14.185 r  disp/line_reg_0_63_0_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.185    disp/line_reg_0_63_0_0_i_25_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.299 r  disp/line_reg_0_63_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.299    disp/line_reg_0_63_0_0_i_22_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.570 r  disp/line_reg_0_63_0_0_i_10/CO[0]
                         net (fo=2, routed)           0.579    15.149    disp/line_reg_0_63_0_0_i_10_n_3
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.373    15.522 r  disp/line_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.000    15.522    disp/line_reg_0_63_0_0_i_21_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.035 r  disp/line_reg_0_63_0_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.035    disp/line_reg_0_63_0_0_i_9_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.350 r  disp/line_reg_0_63_0_0__3_i_2/O[3]
                         net (fo=1, routed)           0.523    16.873    disp/line_reg_0_63_0_0__3_i_2_n_4
    SLICE_X53Y55         LUT6 (Prop_lut6_I0_O)        0.307    17.180 r  disp/line_reg_0_63_0_0__6_i_1/O
                         net (fo=4, routed)           0.632    17.812    disp/line_reg_0_63_0_0__6/D
    SLICE_X50Y55         RAMD64E                                      r  disp/line_reg_0_63_0_0__6/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.469     8.395    disp/line_reg_0_63_0_0__6/WCLK
    SLICE_X50Y55         RAMD64E                                      r  disp/line_reg_0_63_0_0__6/DP/CLK
                         clock pessimism              0.462     8.857    
                         clock uncertainty           -0.084     8.774    
    SLICE_X50Y55         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438     8.336    disp/line_reg_0_63_0_0__6/DP
  -------------------------------------------------------------------
                         required time                          8.336    
                         arrival time                         -17.812    
  -------------------------------------------------------------------
                         slack                                 -9.476    

Slack (VIOLATED) :        -9.421ns  (required time - arrival time)
  Source:                 disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_63_0_0__9/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.531ns  (logic 10.204ns (55.064%)  route 8.327ns (44.936%))
  Logic Levels:           31  (CARRY4=24 LUT2=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.653    -0.959    disp/clk_100MHz
    SLICE_X53Y46         FDRE                                         r  disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  disp/index_reg[5]/Q
                         net (fo=23, routed)          0.869     0.367    disp/index_reg_n_0_[5]
    SLICE_X50Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.491 r  disp/line_reg_0_63_0_0__6_i_12/O
                         net (fo=1, routed)           0.581     1.072    disp/line_reg_0_63_0_0__6_i_12_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.705 r  disp/line_reg_0_63_0_0__6_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.705    disp/line_reg_0_63_0_0__6_i_3_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  disp/line_reg_0_63_0_0__6_i_2/CO[3]
                         net (fo=13, routed)          1.190     3.009    disp/line_reg_0_63_0_0__6_i_2_n_0
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.133 r  disp/line_reg_0_63_0_0__5_i_4/O
                         net (fo=1, routed)           0.000     3.133    disp/line_reg_0_63_0_0__5_i_4_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.590 r  disp/line_reg_0_63_0_0__5_i_2/CO[1]
                         net (fo=15, routed)          0.583     4.173    disp/rgb[0][0]
    SLICE_X52Y49         LUT2 (Prop_lut2_I1_O)        0.329     4.502 r  disp/line_reg_0_63_0_0__3_i_22/O
                         net (fo=1, routed)           0.000     4.502    disp/line_reg_0_63_0_0__3_i_22_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.052 r  disp/line_reg_0_63_0_0__3_i_15/CO[3]
                         net (fo=1, routed)           0.001     5.053    disp/line_reg_0_63_0_0__3_i_15_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  disp/line_reg_0_63_0_0__4_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.167    disp/line_reg_0_63_0_0__4_i_3_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.324 r  disp/line_reg_0_63_0_0__4_i_2/CO[1]
                         net (fo=15, routed)          0.570     5.893    disp/rgb[5]_2[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I1_O)        0.329     6.222 r  disp/line_reg_0_63_0_0__2_i_13/O
                         net (fo=1, routed)           0.000     6.222    disp/line_reg_0_63_0_0__2_i_13_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.772 r  disp/line_reg_0_63_0_0__2_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.773    disp/line_reg_0_63_0_0__2_i_6_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.887 r  disp/line_reg_0_63_0_0__3_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.887    disp/line_reg_0_63_0_0__3_i_12_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.044 r  disp/line_reg_0_63_0_0__3_i_3/CO[1]
                         net (fo=15, routed)          0.928     7.973    disp/rgb[5]_4[0]
    SLICE_X54Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.773 r  disp/line_reg_0_63_0_0__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.773    disp/line_reg_0_63_0_0__1_i_6_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.890 r  disp/line_reg_0_63_0_0__2_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.890    disp/line_reg_0_63_0_0__2_i_3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.047 r  disp/line_reg_0_63_0_0__2_i_2/CO[1]
                         net (fo=16, routed)          0.684     9.731    disp/rgb[1]_1[0]
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.332    10.063 r  disp/line_reg_0_63_0_0__0_i_18/O
                         net (fo=1, routed)           0.000    10.063    disp/line_reg_0_63_0_0__0_i_18_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.613 r  disp/line_reg_0_63_0_0__0_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.614    disp/line_reg_0_63_0_0__0_i_7_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.728 r  disp/line_reg_0_63_0_0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.728    disp/line_reg_0_63_0_0__1_i_3_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.885 r  disp/line_reg_0_63_0_0__1_i_2/CO[1]
                         net (fo=15, routed)          0.714    11.599    disp/rgb[5]_8[0]
    SLICE_X57Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.384 r  disp/line_reg_0_63_0_0__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    12.385    disp/line_reg_0_63_0_0__0_i_6_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.499 r  disp/line_reg_0_63_0_0__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.499    disp/line_reg_0_63_0_0__0_i_3_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.656 r  disp/line_reg_0_63_0_0__0_i_2/CO[1]
                         net (fo=16, routed)          0.744    13.400    disp/rgb[5]_11[0]
    SLICE_X56Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    14.185 r  disp/line_reg_0_63_0_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.185    disp/line_reg_0_63_0_0_i_25_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.299 r  disp/line_reg_0_63_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.299    disp/line_reg_0_63_0_0_i_22_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.570 r  disp/line_reg_0_63_0_0_i_10/CO[0]
                         net (fo=2, routed)           0.579    15.149    disp/line_reg_0_63_0_0_i_10_n_3
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.373    15.522 r  disp/line_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.000    15.522    disp/line_reg_0_63_0_0_i_21_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.035 r  disp/line_reg_0_63_0_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.035    disp/line_reg_0_63_0_0_i_9_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.152 r  disp/line_reg_0_63_0_0__3_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.152    disp/line_reg_0_63_0_0__3_i_2_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.391 r  disp/line_reg_0_63_0_0__7_i_2/O[2]
                         net (fo=1, routed)           0.299    16.690    disp/line_reg_0_63_0_0__7_i_2_n_5
    SLICE_X55Y55         LUT5 (Prop_lut5_I0_O)        0.301    16.991 r  disp/line_reg_0_63_0_0__9_i_1/O
                         net (fo=4, routed)           0.582    17.572    disp/line_reg_0_63_0_0__9/D
    SLICE_X50Y54         RAMD64E                                      r  disp/line_reg_0_63_0_0__9/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.469     8.395    disp/line_reg_0_63_0_0__9/WCLK
    SLICE_X50Y54         RAMD64E                                      r  disp/line_reg_0_63_0_0__9/DP/CLK
                         clock pessimism              0.462     8.857    
                         clock uncertainty           -0.084     8.774    
    SLICE_X50Y54         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622     8.152    disp/line_reg_0_63_0_0__9/DP
  -------------------------------------------------------------------
                         required time                          8.152    
                         arrival time                         -17.572    
  -------------------------------------------------------------------
                         slack                                 -9.421    

Slack (VIOLATED) :        -9.349ns  (required time - arrival time)
  Source:                 disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_63_0_0__8/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.897ns  (logic 10.293ns (54.470%)  route 8.604ns (45.530%))
  Logic Levels:           31  (CARRY4=24 LUT2=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.653    -0.959    disp/clk_100MHz
    SLICE_X53Y46         FDRE                                         r  disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  disp/index_reg[5]/Q
                         net (fo=23, routed)          0.869     0.367    disp/index_reg_n_0_[5]
    SLICE_X50Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.491 r  disp/line_reg_0_63_0_0__6_i_12/O
                         net (fo=1, routed)           0.581     1.072    disp/line_reg_0_63_0_0__6_i_12_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.705 r  disp/line_reg_0_63_0_0__6_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.705    disp/line_reg_0_63_0_0__6_i_3_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  disp/line_reg_0_63_0_0__6_i_2/CO[3]
                         net (fo=13, routed)          1.190     3.009    disp/line_reg_0_63_0_0__6_i_2_n_0
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.133 r  disp/line_reg_0_63_0_0__5_i_4/O
                         net (fo=1, routed)           0.000     3.133    disp/line_reg_0_63_0_0__5_i_4_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.590 r  disp/line_reg_0_63_0_0__5_i_2/CO[1]
                         net (fo=15, routed)          0.583     4.173    disp/rgb[0][0]
    SLICE_X52Y49         LUT2 (Prop_lut2_I1_O)        0.329     4.502 r  disp/line_reg_0_63_0_0__3_i_22/O
                         net (fo=1, routed)           0.000     4.502    disp/line_reg_0_63_0_0__3_i_22_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.052 r  disp/line_reg_0_63_0_0__3_i_15/CO[3]
                         net (fo=1, routed)           0.001     5.053    disp/line_reg_0_63_0_0__3_i_15_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  disp/line_reg_0_63_0_0__4_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.167    disp/line_reg_0_63_0_0__4_i_3_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.324 r  disp/line_reg_0_63_0_0__4_i_2/CO[1]
                         net (fo=15, routed)          0.570     5.893    disp/rgb[5]_2[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I1_O)        0.329     6.222 r  disp/line_reg_0_63_0_0__2_i_13/O
                         net (fo=1, routed)           0.000     6.222    disp/line_reg_0_63_0_0__2_i_13_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.772 r  disp/line_reg_0_63_0_0__2_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.773    disp/line_reg_0_63_0_0__2_i_6_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.887 r  disp/line_reg_0_63_0_0__3_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.887    disp/line_reg_0_63_0_0__3_i_12_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.044 r  disp/line_reg_0_63_0_0__3_i_3/CO[1]
                         net (fo=15, routed)          0.928     7.973    disp/rgb[5]_4[0]
    SLICE_X54Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.773 r  disp/line_reg_0_63_0_0__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.773    disp/line_reg_0_63_0_0__1_i_6_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.890 r  disp/line_reg_0_63_0_0__2_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.890    disp/line_reg_0_63_0_0__2_i_3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.047 r  disp/line_reg_0_63_0_0__2_i_2/CO[1]
                         net (fo=16, routed)          0.684     9.731    disp/rgb[1]_1[0]
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.332    10.063 r  disp/line_reg_0_63_0_0__0_i_18/O
                         net (fo=1, routed)           0.000    10.063    disp/line_reg_0_63_0_0__0_i_18_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.613 r  disp/line_reg_0_63_0_0__0_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.614    disp/line_reg_0_63_0_0__0_i_7_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.728 r  disp/line_reg_0_63_0_0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.728    disp/line_reg_0_63_0_0__1_i_3_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.885 r  disp/line_reg_0_63_0_0__1_i_2/CO[1]
                         net (fo=15, routed)          0.714    11.599    disp/rgb[5]_8[0]
    SLICE_X57Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.384 r  disp/line_reg_0_63_0_0__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    12.385    disp/line_reg_0_63_0_0__0_i_6_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.499 r  disp/line_reg_0_63_0_0__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.499    disp/line_reg_0_63_0_0__0_i_3_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.656 r  disp/line_reg_0_63_0_0__0_i_2/CO[1]
                         net (fo=16, routed)          0.744    13.400    disp/rgb[5]_11[0]
    SLICE_X56Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    14.185 r  disp/line_reg_0_63_0_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.185    disp/line_reg_0_63_0_0_i_25_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.299 r  disp/line_reg_0_63_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.299    disp/line_reg_0_63_0_0_i_22_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.570 r  disp/line_reg_0_63_0_0_i_10/CO[0]
                         net (fo=2, routed)           0.579    15.149    disp/line_reg_0_63_0_0_i_10_n_3
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.373    15.522 r  disp/line_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.000    15.522    disp/line_reg_0_63_0_0_i_21_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.035 r  disp/line_reg_0_63_0_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.035    disp/line_reg_0_63_0_0_i_9_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.152 r  disp/line_reg_0_63_0_0__3_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.152    disp/line_reg_0_63_0_0__3_i_2_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.475 r  disp/line_reg_0_63_0_0__7_i_2/O[1]
                         net (fo=1, routed)           0.522    16.997    disp/line_reg_0_63_0_0__7_i_2_n_6
    SLICE_X51Y55         LUT5 (Prop_lut5_I0_O)        0.306    17.303 r  disp/line_reg_0_63_0_0__8_i_1/O
                         net (fo=4, routed)           0.635    17.938    disp/line_reg_0_63_0_0__8/D
    SLICE_X50Y54         RAMD64E                                      r  disp/line_reg_0_63_0_0__8/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.469     8.395    disp/line_reg_0_63_0_0__8/WCLK
    SLICE_X50Y54         RAMD64E                                      r  disp/line_reg_0_63_0_0__8/SP/CLK
                         clock pessimism              0.462     8.857    
                         clock uncertainty           -0.084     8.774    
    SLICE_X50Y54         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.184     8.590    disp/line_reg_0_63_0_0__8/SP
  -------------------------------------------------------------------
                         required time                          8.590    
                         arrival time                         -17.938    
  -------------------------------------------------------------------
                         slack                                 -9.349    

Slack (VIOLATED) :        -9.326ns  (required time - arrival time)
  Source:                 disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_31_0_0__8/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.873ns  (logic 10.293ns (54.539%)  route 8.580ns (45.461%))
  Logic Levels:           31  (CARRY4=24 LUT2=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.653    -0.959    disp/clk_100MHz
    SLICE_X53Y46         FDRE                                         r  disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  disp/index_reg[5]/Q
                         net (fo=23, routed)          0.869     0.367    disp/index_reg_n_0_[5]
    SLICE_X50Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.491 r  disp/line_reg_0_63_0_0__6_i_12/O
                         net (fo=1, routed)           0.581     1.072    disp/line_reg_0_63_0_0__6_i_12_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.705 r  disp/line_reg_0_63_0_0__6_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.705    disp/line_reg_0_63_0_0__6_i_3_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  disp/line_reg_0_63_0_0__6_i_2/CO[3]
                         net (fo=13, routed)          1.190     3.009    disp/line_reg_0_63_0_0__6_i_2_n_0
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.133 r  disp/line_reg_0_63_0_0__5_i_4/O
                         net (fo=1, routed)           0.000     3.133    disp/line_reg_0_63_0_0__5_i_4_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.590 r  disp/line_reg_0_63_0_0__5_i_2/CO[1]
                         net (fo=15, routed)          0.583     4.173    disp/rgb[0][0]
    SLICE_X52Y49         LUT2 (Prop_lut2_I1_O)        0.329     4.502 r  disp/line_reg_0_63_0_0__3_i_22/O
                         net (fo=1, routed)           0.000     4.502    disp/line_reg_0_63_0_0__3_i_22_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.052 r  disp/line_reg_0_63_0_0__3_i_15/CO[3]
                         net (fo=1, routed)           0.001     5.053    disp/line_reg_0_63_0_0__3_i_15_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  disp/line_reg_0_63_0_0__4_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.167    disp/line_reg_0_63_0_0__4_i_3_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.324 r  disp/line_reg_0_63_0_0__4_i_2/CO[1]
                         net (fo=15, routed)          0.570     5.893    disp/rgb[5]_2[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I1_O)        0.329     6.222 r  disp/line_reg_0_63_0_0__2_i_13/O
                         net (fo=1, routed)           0.000     6.222    disp/line_reg_0_63_0_0__2_i_13_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.772 r  disp/line_reg_0_63_0_0__2_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.773    disp/line_reg_0_63_0_0__2_i_6_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.887 r  disp/line_reg_0_63_0_0__3_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.887    disp/line_reg_0_63_0_0__3_i_12_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.044 r  disp/line_reg_0_63_0_0__3_i_3/CO[1]
                         net (fo=15, routed)          0.928     7.973    disp/rgb[5]_4[0]
    SLICE_X54Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.773 r  disp/line_reg_0_63_0_0__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.773    disp/line_reg_0_63_0_0__1_i_6_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.890 r  disp/line_reg_0_63_0_0__2_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.890    disp/line_reg_0_63_0_0__2_i_3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.047 r  disp/line_reg_0_63_0_0__2_i_2/CO[1]
                         net (fo=16, routed)          0.684     9.731    disp/rgb[1]_1[0]
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.332    10.063 r  disp/line_reg_0_63_0_0__0_i_18/O
                         net (fo=1, routed)           0.000    10.063    disp/line_reg_0_63_0_0__0_i_18_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.613 r  disp/line_reg_0_63_0_0__0_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.614    disp/line_reg_0_63_0_0__0_i_7_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.728 r  disp/line_reg_0_63_0_0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.728    disp/line_reg_0_63_0_0__1_i_3_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.885 r  disp/line_reg_0_63_0_0__1_i_2/CO[1]
                         net (fo=15, routed)          0.714    11.599    disp/rgb[5]_8[0]
    SLICE_X57Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.384 r  disp/line_reg_0_63_0_0__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    12.385    disp/line_reg_0_63_0_0__0_i_6_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.499 r  disp/line_reg_0_63_0_0__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.499    disp/line_reg_0_63_0_0__0_i_3_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.656 r  disp/line_reg_0_63_0_0__0_i_2/CO[1]
                         net (fo=16, routed)          0.744    13.400    disp/rgb[5]_11[0]
    SLICE_X56Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    14.185 r  disp/line_reg_0_63_0_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.185    disp/line_reg_0_63_0_0_i_25_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.299 r  disp/line_reg_0_63_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.299    disp/line_reg_0_63_0_0_i_22_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.570 r  disp/line_reg_0_63_0_0_i_10/CO[0]
                         net (fo=2, routed)           0.579    15.149    disp/line_reg_0_63_0_0_i_10_n_3
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.373    15.522 r  disp/line_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.000    15.522    disp/line_reg_0_63_0_0_i_21_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.035 r  disp/line_reg_0_63_0_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.035    disp/line_reg_0_63_0_0_i_9_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.152 r  disp/line_reg_0_63_0_0__3_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.152    disp/line_reg_0_63_0_0__3_i_2_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.475 r  disp/line_reg_0_63_0_0__7_i_2/O[1]
                         net (fo=1, routed)           0.522    16.997    disp/line_reg_0_63_0_0__7_i_2_n_6
    SLICE_X51Y55         LUT5 (Prop_lut5_I0_O)        0.306    17.303 r  disp/line_reg_0_63_0_0__8_i_1/O
                         net (fo=4, routed)           0.611    17.914    disp/line_reg_0_31_0_0__8/D
    SLICE_X50Y56         RAMD32                                       r  disp/line_reg_0_31_0_0__8/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.469     8.395    disp/line_reg_0_31_0_0__8/WCLK
    SLICE_X50Y56         RAMD32                                       r  disp/line_reg_0_31_0_0__8/SP/CLK
                         clock pessimism              0.462     8.857    
                         clock uncertainty           -0.084     8.774    
    SLICE_X50Y56         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185     8.589    disp/line_reg_0_31_0_0__8/SP
  -------------------------------------------------------------------
                         required time                          8.589    
                         arrival time                         -17.914    
  -------------------------------------------------------------------
                         slack                                 -9.326    

Slack (VIOLATED) :        -9.312ns  (required time - arrival time)
  Source:                 disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_31_0_0__7/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.806ns  (logic 10.178ns (54.120%)  route 8.628ns (45.880%))
  Logic Levels:           31  (CARRY4=24 LUT2=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.653    -0.959    disp/clk_100MHz
    SLICE_X53Y46         FDRE                                         r  disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  disp/index_reg[5]/Q
                         net (fo=23, routed)          0.869     0.367    disp/index_reg_n_0_[5]
    SLICE_X50Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.491 r  disp/line_reg_0_63_0_0__6_i_12/O
                         net (fo=1, routed)           0.581     1.072    disp/line_reg_0_63_0_0__6_i_12_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.705 r  disp/line_reg_0_63_0_0__6_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.705    disp/line_reg_0_63_0_0__6_i_3_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  disp/line_reg_0_63_0_0__6_i_2/CO[3]
                         net (fo=13, routed)          1.190     3.009    disp/line_reg_0_63_0_0__6_i_2_n_0
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.133 r  disp/line_reg_0_63_0_0__5_i_4/O
                         net (fo=1, routed)           0.000     3.133    disp/line_reg_0_63_0_0__5_i_4_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.590 r  disp/line_reg_0_63_0_0__5_i_2/CO[1]
                         net (fo=15, routed)          0.583     4.173    disp/rgb[0][0]
    SLICE_X52Y49         LUT2 (Prop_lut2_I1_O)        0.329     4.502 r  disp/line_reg_0_63_0_0__3_i_22/O
                         net (fo=1, routed)           0.000     4.502    disp/line_reg_0_63_0_0__3_i_22_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.052 r  disp/line_reg_0_63_0_0__3_i_15/CO[3]
                         net (fo=1, routed)           0.001     5.053    disp/line_reg_0_63_0_0__3_i_15_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  disp/line_reg_0_63_0_0__4_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.167    disp/line_reg_0_63_0_0__4_i_3_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.324 r  disp/line_reg_0_63_0_0__4_i_2/CO[1]
                         net (fo=15, routed)          0.570     5.893    disp/rgb[5]_2[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I1_O)        0.329     6.222 r  disp/line_reg_0_63_0_0__2_i_13/O
                         net (fo=1, routed)           0.000     6.222    disp/line_reg_0_63_0_0__2_i_13_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.772 r  disp/line_reg_0_63_0_0__2_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.773    disp/line_reg_0_63_0_0__2_i_6_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.887 r  disp/line_reg_0_63_0_0__3_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.887    disp/line_reg_0_63_0_0__3_i_12_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.044 r  disp/line_reg_0_63_0_0__3_i_3/CO[1]
                         net (fo=15, routed)          0.928     7.973    disp/rgb[5]_4[0]
    SLICE_X54Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.773 r  disp/line_reg_0_63_0_0__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.773    disp/line_reg_0_63_0_0__1_i_6_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.890 r  disp/line_reg_0_63_0_0__2_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.890    disp/line_reg_0_63_0_0__2_i_3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.047 r  disp/line_reg_0_63_0_0__2_i_2/CO[1]
                         net (fo=16, routed)          0.684     9.731    disp/rgb[1]_1[0]
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.332    10.063 r  disp/line_reg_0_63_0_0__0_i_18/O
                         net (fo=1, routed)           0.000    10.063    disp/line_reg_0_63_0_0__0_i_18_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.613 r  disp/line_reg_0_63_0_0__0_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.614    disp/line_reg_0_63_0_0__0_i_7_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.728 r  disp/line_reg_0_63_0_0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.728    disp/line_reg_0_63_0_0__1_i_3_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.885 r  disp/line_reg_0_63_0_0__1_i_2/CO[1]
                         net (fo=15, routed)          0.714    11.599    disp/rgb[5]_8[0]
    SLICE_X57Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.384 r  disp/line_reg_0_63_0_0__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    12.385    disp/line_reg_0_63_0_0__0_i_6_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.499 r  disp/line_reg_0_63_0_0__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.499    disp/line_reg_0_63_0_0__0_i_3_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.656 r  disp/line_reg_0_63_0_0__0_i_2/CO[1]
                         net (fo=16, routed)          0.744    13.400    disp/rgb[5]_11[0]
    SLICE_X56Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    14.185 r  disp/line_reg_0_63_0_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.185    disp/line_reg_0_63_0_0_i_25_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.299 r  disp/line_reg_0_63_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.299    disp/line_reg_0_63_0_0_i_22_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.570 r  disp/line_reg_0_63_0_0_i_10/CO[0]
                         net (fo=2, routed)           0.579    15.149    disp/line_reg_0_63_0_0_i_10_n_3
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.373    15.522 r  disp/line_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.000    15.522    disp/line_reg_0_63_0_0_i_21_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.035 r  disp/line_reg_0_63_0_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.035    disp/line_reg_0_63_0_0_i_9_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.152 r  disp/line_reg_0_63_0_0__3_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.152    disp/line_reg_0_63_0_0__3_i_2_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.371 r  disp/line_reg_0_63_0_0__7_i_2/O[0]
                         net (fo=1, routed)           0.523    16.894    disp/line_reg_0_63_0_0__7_i_2_n_7
    SLICE_X51Y55         LUT5 (Prop_lut5_I0_O)        0.295    17.189 r  disp/line_reg_0_63_0_0__7_i_1/O
                         net (fo=4, routed)           0.658    17.848    disp/line_reg_0_31_0_0__7/D
    SLICE_X50Y56         RAMD32                                       r  disp/line_reg_0_31_0_0__7/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.469     8.395    disp/line_reg_0_31_0_0__7/WCLK
    SLICE_X50Y56         RAMD32                                       r  disp/line_reg_0_31_0_0__7/DP/CLK
                         clock pessimism              0.462     8.857    
                         clock uncertainty           -0.084     8.774    
    SLICE_X50Y56         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.238     8.536    disp/line_reg_0_31_0_0__7/DP
  -------------------------------------------------------------------
                         required time                          8.536    
                         arrival time                         -17.848    
  -------------------------------------------------------------------
                         slack                                 -9.312    

Slack (VIOLATED) :        -9.304ns  (required time - arrival time)
  Source:                 disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_31_0_0__4/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.630ns  (logic 10.176ns (54.621%)  route 8.454ns (45.379%))
  Logic Levels:           30  (CARRY4=23 LUT2=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.653    -0.959    disp/clk_100MHz
    SLICE_X53Y46         FDRE                                         r  disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  disp/index_reg[5]/Q
                         net (fo=23, routed)          0.869     0.367    disp/index_reg_n_0_[5]
    SLICE_X50Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.491 r  disp/line_reg_0_63_0_0__6_i_12/O
                         net (fo=1, routed)           0.581     1.072    disp/line_reg_0_63_0_0__6_i_12_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.705 r  disp/line_reg_0_63_0_0__6_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.705    disp/line_reg_0_63_0_0__6_i_3_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  disp/line_reg_0_63_0_0__6_i_2/CO[3]
                         net (fo=13, routed)          1.190     3.009    disp/line_reg_0_63_0_0__6_i_2_n_0
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.133 r  disp/line_reg_0_63_0_0__5_i_4/O
                         net (fo=1, routed)           0.000     3.133    disp/line_reg_0_63_0_0__5_i_4_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.590 r  disp/line_reg_0_63_0_0__5_i_2/CO[1]
                         net (fo=15, routed)          0.583     4.173    disp/rgb[0][0]
    SLICE_X52Y49         LUT2 (Prop_lut2_I1_O)        0.329     4.502 r  disp/line_reg_0_63_0_0__3_i_22/O
                         net (fo=1, routed)           0.000     4.502    disp/line_reg_0_63_0_0__3_i_22_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.052 r  disp/line_reg_0_63_0_0__3_i_15/CO[3]
                         net (fo=1, routed)           0.001     5.053    disp/line_reg_0_63_0_0__3_i_15_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  disp/line_reg_0_63_0_0__4_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.167    disp/line_reg_0_63_0_0__4_i_3_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.324 r  disp/line_reg_0_63_0_0__4_i_2/CO[1]
                         net (fo=15, routed)          0.570     5.893    disp/rgb[5]_2[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I1_O)        0.329     6.222 r  disp/line_reg_0_63_0_0__2_i_13/O
                         net (fo=1, routed)           0.000     6.222    disp/line_reg_0_63_0_0__2_i_13_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.772 r  disp/line_reg_0_63_0_0__2_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.773    disp/line_reg_0_63_0_0__2_i_6_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.887 r  disp/line_reg_0_63_0_0__3_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.887    disp/line_reg_0_63_0_0__3_i_12_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.044 r  disp/line_reg_0_63_0_0__3_i_3/CO[1]
                         net (fo=15, routed)          0.928     7.973    disp/rgb[5]_4[0]
    SLICE_X54Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.773 r  disp/line_reg_0_63_0_0__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.773    disp/line_reg_0_63_0_0__1_i_6_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.890 r  disp/line_reg_0_63_0_0__2_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.890    disp/line_reg_0_63_0_0__2_i_3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.047 r  disp/line_reg_0_63_0_0__2_i_2/CO[1]
                         net (fo=16, routed)          0.684     9.731    disp/rgb[1]_1[0]
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.332    10.063 r  disp/line_reg_0_63_0_0__0_i_18/O
                         net (fo=1, routed)           0.000    10.063    disp/line_reg_0_63_0_0__0_i_18_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.613 r  disp/line_reg_0_63_0_0__0_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.614    disp/line_reg_0_63_0_0__0_i_7_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.728 r  disp/line_reg_0_63_0_0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.728    disp/line_reg_0_63_0_0__1_i_3_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.885 r  disp/line_reg_0_63_0_0__1_i_2/CO[1]
                         net (fo=15, routed)          0.714    11.599    disp/rgb[5]_8[0]
    SLICE_X57Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.384 r  disp/line_reg_0_63_0_0__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    12.385    disp/line_reg_0_63_0_0__0_i_6_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.499 r  disp/line_reg_0_63_0_0__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.499    disp/line_reg_0_63_0_0__0_i_3_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.656 r  disp/line_reg_0_63_0_0__0_i_2/CO[1]
                         net (fo=16, routed)          0.744    13.400    disp/rgb[5]_11[0]
    SLICE_X56Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    14.185 r  disp/line_reg_0_63_0_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.185    disp/line_reg_0_63_0_0_i_25_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.299 r  disp/line_reg_0_63_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.299    disp/line_reg_0_63_0_0_i_22_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.570 r  disp/line_reg_0_63_0_0_i_10/CO[0]
                         net (fo=2, routed)           0.579    15.149    disp/line_reg_0_63_0_0_i_10_n_3
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.373    15.522 r  disp/line_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.000    15.522    disp/line_reg_0_63_0_0_i_21_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.035 r  disp/line_reg_0_63_0_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.035    disp/line_reg_0_63_0_0_i_9_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.358 r  disp/line_reg_0_63_0_0__3_i_2/O[1]
                         net (fo=1, routed)           0.519    16.877    disp/line_reg_0_63_0_0__3_i_2_n_6
    SLICE_X53Y54         LUT6 (Prop_lut6_I0_O)        0.306    17.183 r  disp/line_reg_0_63_0_0__4_i_1/O
                         net (fo=4, routed)           0.489    17.672    disp/line_reg_0_31_0_0__4/D
    SLICE_X50Y52         RAMD32                                       r  disp/line_reg_0_31_0_0__4/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.470     8.396    disp/line_reg_0_31_0_0__4/WCLK
    SLICE_X50Y52         RAMD32                                       r  disp/line_reg_0_31_0_0__4/DP/CLK
                         clock pessimism              0.462     8.858    
                         clock uncertainty           -0.084     8.775    
    SLICE_X50Y52         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.407     8.368    disp/line_reg_0_31_0_0__4/DP
  -------------------------------------------------------------------
                         required time                          8.368    
                         arrival time                         -17.672    
  -------------------------------------------------------------------
                         slack                                 -9.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.681%)  route 0.131ns (44.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.640    -0.538    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X46Y105        FDRE                                         r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y105        FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=16, routed)          0.131    -0.244    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X47Y105        FDRE                                         r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.912    -0.773    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X47Y105        FDRE                                         r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.248    -0.525    
                         clock uncertainty            0.084    -0.442    
    SLICE_X47Y105        FDRE (Hold_fdre_C_D)         0.070    -0.372    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/block5_reg_0_7_0_0/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.141ns (17.396%)  route 0.670ns (82.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.557    -0.622    disp/clk_100MHz
    SLICE_X43Y58         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.670     0.189    disp/block5_reg_0_7_0_0/A1
    SLICE_X62Y54         RAMS32                                       r  disp/block5_reg_0_7_0_0/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.850    -0.835    disp/block5_reg_0_7_0_0/WCLK
    SLICE_X62Y54         RAMS32                                       r  disp/block5_reg_0_7_0_0/SP/CLK
                         clock pessimism              0.502    -0.333    
                         clock uncertainty            0.084    -0.250    
    SLICE_X62Y54         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.059    disp/block5_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/block5_reg_0_7_1_1/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.141ns (17.396%)  route 0.670ns (82.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.557    -0.622    disp/clk_100MHz
    SLICE_X43Y58         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.670     0.189    disp/block5_reg_0_7_1_1/A1
    SLICE_X62Y54         RAMS32                                       r  disp/block5_reg_0_7_1_1/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.850    -0.835    disp/block5_reg_0_7_1_1/WCLK
    SLICE_X62Y54         RAMS32                                       r  disp/block5_reg_0_7_1_1/SP/CLK
                         clock pessimism              0.502    -0.333    
                         clock uncertainty            0.084    -0.250    
    SLICE_X62Y54         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.059    disp/block5_reg_0_7_1_1/SP
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/block5_reg_0_7_2_2/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.141ns (17.396%)  route 0.670ns (82.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.557    -0.622    disp/clk_100MHz
    SLICE_X43Y58         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.670     0.189    disp/block5_reg_0_7_2_2/A1
    SLICE_X62Y54         RAMS32                                       r  disp/block5_reg_0_7_2_2/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.850    -0.835    disp/block5_reg_0_7_2_2/WCLK
    SLICE_X62Y54         RAMS32                                       r  disp/block5_reg_0_7_2_2/SP/CLK
                         clock pessimism              0.502    -0.333    
                         clock uncertainty            0.084    -0.250    
    SLICE_X62Y54         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.059    disp/block5_reg_0_7_2_2/SP
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/block5_reg_0_7_3_3/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.141ns (17.396%)  route 0.670ns (82.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.557    -0.622    disp/clk_100MHz
    SLICE_X43Y58         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.670     0.189    disp/block5_reg_0_7_3_3/A1
    SLICE_X62Y54         RAMS32                                       r  disp/block5_reg_0_7_3_3/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.850    -0.835    disp/block5_reg_0_7_3_3/WCLK
    SLICE_X62Y54         RAMS32                                       r  disp/block5_reg_0_7_3_3/SP/CLK
                         clock pessimism              0.502    -0.333    
                         clock uncertainty            0.084    -0.250    
    SLICE_X62Y54         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.059    disp/block5_reg_0_7_3_3/SP
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 disp/rcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/rcnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.476%)  route 0.143ns (43.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.556    -0.623    disp/clk_100MHz
    SLICE_X49Y57         FDRE                                         r  disp/rcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  disp/rcnt_reg[3]/Q
                         net (fo=15, routed)          0.143    -0.338    disp/rcnt_reg_n_0_[3]
    SLICE_X48Y57         LUT6 (Prop_lut6_I3_O)        0.045    -0.293 r  disp/rcnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    disp/rcnt[6]_i_1_n_0
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.825    -0.860    disp/clk_100MHz
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[6]/C
                         clock pessimism              0.250    -0.610    
                         clock uncertainty            0.084    -0.526    
    SLICE_X48Y57         FDRE (Hold_fdre_C_D)         0.091    -0.435    disp/rcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 disp/dcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/blockIndex_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.018%)  route 0.159ns (52.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.559    -0.620    disp/clk_100MHz
    SLICE_X41Y52         FDRE                                         r  disp/dcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  disp/dcnt_reg[0]/Q
                         net (fo=20, routed)          0.159    -0.320    disp/dcnt_reg_n_0_[0]
    SLICE_X42Y53         FDRE                                         r  disp/blockIndex_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.826    -0.859    disp/clk_100MHz
    SLICE_X42Y53         FDRE                                         r  disp/blockIndex_reg[0]/C
                         clock pessimism              0.254    -0.605    
                         clock uncertainty            0.084    -0.521    
    SLICE_X42Y53         FDRE (Hold_fdre_C_D)         0.059    -0.462    disp/blockIndex_reg[0]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 disp/col_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/result_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.655%)  route 0.175ns (55.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.559    -0.620    disp/clk_100MHz
    SLICE_X44Y52         FDRE                                         r  disp/col_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  disp/col_count_reg[2]/Q
                         net (fo=98, routed)          0.175    -0.304    disp/p_1_in[0]
    SLICE_X45Y51         FDRE                                         r  disp/result_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.827    -0.858    disp/clk_100MHz
    SLICE_X45Y51         FDRE                                         r  disp/result_addr_reg[2]/C
                         clock pessimism              0.254    -0.604    
                         clock uncertainty            0.084    -0.520    
    SLICE_X45Y51         FDRE (Hold_fdre_C_D)         0.070    -0.450    disp/result_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 disp/result_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.164ns (26.343%)  route 0.459ns (73.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.557    -0.622    disp/clk_100MHz
    SLICE_X50Y47         FDRE                                         r  disp/result_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  disp/result_data_reg[3]/Q
                         net (fo=75, routed)          0.459     0.001    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X3Y6          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.883    -0.801    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.273    -0.528    
                         clock uncertainty            0.084    -0.445    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296    -0.149    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 disp/result_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.164ns (26.343%)  route 0.459ns (73.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.557    -0.622    disp/clk_100MHz
    SLICE_X50Y47         FDRE                                         r  disp/result_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  disp/result_data_reg[5]/Q
                         net (fo=75, routed)          0.459     0.001    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X3Y6          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.883    -0.801    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.273    -0.528    
                         clock uncertainty            0.084    -0.445    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296    -0.149    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.150    





---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0_1
  To Clock:  clk_100MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.972ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.318ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.972ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.454ns  (logic 1.430ns (26.219%)  route 4.024ns (73.781%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 8.406 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.003     0.501    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.625 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.816     1.441    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.152     1.593 r  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.437     2.029    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y58         LUT2 (Prop_lut2_I1_O)        0.326     2.355 f  disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.854     3.210    disp/cdcnt[2]_i_2_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I0_O)        0.124     3.334 r  disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.182     3.516    disp/cdcnt[2]_i_3_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I0_O)        0.124     3.640 r  disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.732     4.371    disp/rdcnt[2]_i_3_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I4_O)        0.124     4.495 r  disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     4.495    disp/rdcnt[1]_i_1_n_0
    SLICE_X45Y58         FDRE                                         r  disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.480     8.406    disp/clk_100MHz
    SLICE_X45Y58         FDRE                                         r  disp/rdcnt_reg[1]/C
                         clock pessimism              0.288     8.694    
                         clock uncertainty           -0.258     8.436    
    SLICE_X45Y58         FDRE (Setup_fdre_C_D)        0.031     8.467    disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.467    
                         arrival time                          -4.495    
  -------------------------------------------------------------------
                         slack                                  3.972    

Slack (MET) :             3.975ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.449ns  (logic 1.430ns (26.243%)  route 4.019ns (73.757%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 8.406 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.003     0.501    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.625 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.816     1.441    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.152     1.593 r  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.437     2.029    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y58         LUT2 (Prop_lut2_I1_O)        0.326     2.355 f  disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.854     3.210    disp/cdcnt[2]_i_2_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I0_O)        0.124     3.334 r  disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.182     3.516    disp/cdcnt[2]_i_3_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I0_O)        0.124     3.640 r  disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.727     4.366    disp/rdcnt[2]_i_3_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I4_O)        0.124     4.490 r  disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     4.490    disp/rdcnt[0]_i_1_n_0
    SLICE_X45Y58         FDRE                                         r  disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.480     8.406    disp/clk_100MHz
    SLICE_X45Y58         FDRE                                         r  disp/rdcnt_reg[0]/C
                         clock pessimism              0.288     8.694    
                         clock uncertainty           -0.258     8.436    
    SLICE_X45Y58         FDRE (Setup_fdre_C_D)        0.029     8.465    disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.465    
                         arrival time                          -4.490    
  -------------------------------------------------------------------
                         slack                                  3.975    

Slack (MET) :             4.081ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.909ns  (logic 1.182ns (24.077%)  route 3.727ns (75.923%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.003     0.501    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.625 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.816     1.441    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.152     1.593 r  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.340     1.933    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I5_O)        0.326     2.259 f  disp/rcnt[7]_i_4/O
                         net (fo=3, routed)           0.507     2.766    disp/rcnt[7]_i_4_n_0
    SLICE_X47Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.890 r  disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          1.061     3.951    disp/rcnt[7]_i_1_n_0
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.572     8.498    disp/clk_100MHz
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.787    
                         clock uncertainty           -0.258     8.529    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497     8.032    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.032    
                         arrival time                          -3.951    
  -------------------------------------------------------------------
                         slack                                  4.081    

Slack (MET) :             4.086ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.039ns  (logic 1.180ns (23.417%)  route 3.859ns (76.583%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.003     0.501    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.625 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.816     1.441    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.124     1.565 f  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.685     2.250    disp/rcnt[0]_i_2_n_0
    SLICE_X46Y58         LUT2 (Prop_lut2_I1_O)        0.148     2.398 r  disp/pipe[0]_i_3/O
                         net (fo=5, routed)           0.621     3.019    disp/pipe[0]_i_3_n_0
    SLICE_X43Y55         LUT3 (Prop_lut3_I0_O)        0.328     3.347 r  disp/rcnt[1]_i_1/O
                         net (fo=2, routed)           0.733     4.081    disp/rcnt[1]_i_1_n_0
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.572     8.498    disp/clk_100MHz
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.787    
                         clock uncertainty           -0.258     8.529    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362     8.167    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.167    
                         arrival time                          -4.081    
  -------------------------------------------------------------------
                         slack                                  4.086    

Slack (MET) :             4.140ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.985ns  (logic 1.180ns (23.671%)  route 3.805ns (76.329%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.003     0.501    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.625 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.816     1.441    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.124     1.565 f  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.685     2.250    disp/rcnt[0]_i_2_n_0
    SLICE_X46Y58         LUT2 (Prop_lut2_I1_O)        0.148     2.398 r  disp/pipe[0]_i_3/O
                         net (fo=5, routed)           0.613     3.011    disp/pipe[0]_i_3_n_0
    SLICE_X43Y55         LUT4 (Prop_lut4_I0_O)        0.328     3.339 r  disp/rcnt[2]_i_1/O
                         net (fo=2, routed)           0.688     4.026    disp/rcnt[2]_i_1_n_0
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.572     8.498    disp/clk_100MHz
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.787    
                         clock uncertainty           -0.258     8.529    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362     8.167    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.167    
                         arrival time                          -4.026    
  -------------------------------------------------------------------
                         slack                                  4.140    

Slack (MET) :             4.251ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 1.430ns (27.632%)  route 3.745ns (72.368%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 8.406 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.003     0.501    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.625 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.816     1.441    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.152     1.593 r  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.437     2.029    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y58         LUT2 (Prop_lut2_I1_O)        0.326     2.355 f  disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.854     3.210    disp/cdcnt[2]_i_2_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I0_O)        0.124     3.334 r  disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.182     3.516    disp/cdcnt[2]_i_3_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I0_O)        0.124     3.640 r  disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.453     4.092    disp/rdcnt[2]_i_3_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I4_O)        0.124     4.216 r  disp/rdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     4.216    disp/rdcnt[2]_i_1_n_0
    SLICE_X45Y58         FDRE                                         r  disp/rdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.480     8.406    disp/clk_100MHz
    SLICE_X45Y58         FDRE                                         r  disp/rdcnt_reg[2]/C
                         clock pessimism              0.288     8.694    
                         clock uncertainty           -0.258     8.436    
    SLICE_X45Y58         FDRE (Setup_fdre_C_D)        0.031     8.467    disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.467    
                         arrival time                          -4.216    
  -------------------------------------------------------------------
                         slack                                  4.251    

Slack (MET) :             4.365ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.046ns  (logic 1.306ns (25.882%)  route 3.740ns (74.118%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 8.393 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.003     0.501    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.625 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.816     1.441    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.152     1.593 r  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.437     2.029    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y58         LUT2 (Prop_lut2_I1_O)        0.326     2.355 f  disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.854     3.210    disp/cdcnt[2]_i_2_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I0_O)        0.124     3.334 r  disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.630     3.963    disp/cdcnt[2]_i_3_n_0
    SLICE_X53Y59         LUT3 (Prop_lut3_I1_O)        0.124     4.087 r  disp/cdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     4.087    disp/cdcnt[0]_i_1_n_0
    SLICE_X53Y59         FDRE                                         r  disp/cdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.467     8.393    disp/clk_100MHz
    SLICE_X53Y59         FDRE                                         r  disp/cdcnt_reg[0]/C
                         clock pessimism              0.288     8.681    
                         clock uncertainty           -0.258     8.423    
    SLICE_X53Y59         FDRE (Setup_fdre_C_D)        0.029     8.452    disp/cdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.452    
                         arrival time                          -4.087    
  -------------------------------------------------------------------
                         slack                                  4.365    

Slack (MET) :             4.383ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.582ns  (logic 1.182ns (25.795%)  route 3.400ns (74.205%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.003     0.501    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.625 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.816     1.441    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.152     1.593 r  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.340     1.933    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I5_O)        0.326     2.259 f  disp/rcnt[7]_i_4/O
                         net (fo=3, routed)           0.608     2.867    disp/rcnt[7]_i_4_n_0
    SLICE_X48Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.991 r  disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.633     3.624    disp/rcnt[8]_i_1_n_0
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.479     8.405    disp/clk_100MHz
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[6]/C
                         clock pessimism              0.288     8.693    
                         clock uncertainty           -0.258     8.435    
    SLICE_X48Y57         FDRE (Setup_fdre_C_R)       -0.429     8.006    disp/rcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          8.006    
                         arrival time                          -3.624    
  -------------------------------------------------------------------
                         slack                                  4.383    

Slack (MET) :             4.387ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.578ns  (logic 1.182ns (25.820%)  route 3.396ns (74.180%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.003     0.501    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.625 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.816     1.441    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.152     1.593 r  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.340     1.933    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I5_O)        0.326     2.259 f  disp/rcnt[7]_i_4/O
                         net (fo=3, routed)           0.608     2.867    disp/rcnt[7]_i_4_n_0
    SLICE_X48Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.991 r  disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.629     3.619    disp/rcnt[8]_i_1_n_0
    SLICE_X49Y57         FDRE                                         r  disp/rcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.479     8.405    disp/clk_100MHz
    SLICE_X49Y57         FDRE                                         r  disp/rcnt_reg[3]/C
                         clock pessimism              0.288     8.693    
                         clock uncertainty           -0.258     8.435    
    SLICE_X49Y57         FDRE (Setup_fdre_C_R)       -0.429     8.006    disp/rcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.006    
                         arrival time                          -3.619    
  -------------------------------------------------------------------
                         slack                                  4.387    

Slack (MET) :             4.387ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.578ns  (logic 1.182ns (25.820%)  route 3.396ns (74.180%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.003     0.501    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.625 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.816     1.441    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.152     1.593 r  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.340     1.933    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I5_O)        0.326     2.259 f  disp/rcnt[7]_i_4/O
                         net (fo=3, routed)           0.608     2.867    disp/rcnt[7]_i_4_n_0
    SLICE_X48Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.991 r  disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.629     3.619    disp/rcnt[8]_i_1_n_0
    SLICE_X49Y57         FDRE                                         r  disp/rcnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.479     8.405    disp/clk_100MHz
    SLICE_X49Y57         FDRE                                         r  disp/rcnt_reg[4]/C
                         clock pessimism              0.288     8.693    
                         clock uncertainty           -0.258     8.435    
    SLICE_X49Y57         FDRE (Setup_fdre_C_R)       -0.429     8.006    disp/rcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.006    
                         arrival time                          -3.619    
  -------------------------------------------------------------------
                         slack                                  4.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.231ns (23.423%)  route 0.755ns (76.577%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.363    -0.118    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.045    -0.073 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.392     0.319    disp/next_state[0]
    SLICE_X45Y55         LUT2 (Prop_lut2_I0_O)        0.045     0.364 r  disp/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.364    disp/current_state[0]_i_1_n_0
    SLICE_X45Y55         FDRE                                         r  disp/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.826    -0.859    disp/clk_100MHz
    SLICE_X45Y55         FDRE                                         r  disp/current_state_reg[0]/C
                         clock pessimism              0.556    -0.303    
                         clock uncertainty            0.258    -0.045    
    SLICE_X45Y55         FDRE (Hold_fdre_C_D)         0.091     0.046    disp/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.364    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.382ns (28.329%)  route 0.966ns (71.671%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.363    -0.118    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.045    -0.073 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.285     0.212    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.044     0.256 f  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.163     0.418    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y58         LUT2 (Prop_lut2_I1_O)        0.107     0.525 r  disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.156     0.681    disp/cdcnt[2]_i_2_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I1_O)        0.045     0.726 r  disp/rdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.726    disp/rdcnt[2]_i_1_n_0
    SLICE_X45Y58         FDRE                                         r  disp/rdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.825    -0.860    disp/clk_100MHz
    SLICE_X45Y58         FDRE                                         r  disp/rdcnt_reg[2]/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.258    -0.046    
    SLICE_X45Y58         FDRE (Hold_fdre_C_D)         0.092     0.046    disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.726    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.346ns  (logic 0.276ns (20.512%)  route 1.070ns (79.488%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.482 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.363    -0.118    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.045    -0.073 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.285     0.212    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.045     0.257 f  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.193     0.450    disp/rcnt[0]_i_2_n_0
    SLICE_X45Y56         LUT3 (Prop_lut3_I2_O)        0.045     0.495 r  disp/rcnt[0]_i_1/O
                         net (fo=2, routed)           0.228     0.723    disp/rcnt[0]_i_1_n_0
    SLICE_X43Y56         FDRE                                         r  disp/rcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.826    -0.859    disp/clk_100MHz
    SLICE_X43Y56         FDRE                                         r  disp/rcnt_reg[0]/C
                         clock pessimism              0.556    -0.303    
                         clock uncertainty            0.258    -0.045    
    SLICE_X43Y56         FDRE (Hold_fdre_C_D)         0.070     0.025    disp/rcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.382ns (27.633%)  route 1.000ns (72.367%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.363    -0.118    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.045    -0.073 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.285     0.212    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.044     0.256 f  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.163     0.418    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y58         LUT2 (Prop_lut2_I1_O)        0.107     0.525 r  disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.190     0.715    disp/cdcnt[2]_i_2_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I2_O)        0.045     0.760 r  disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.760    disp/rdcnt[1]_i_1_n_0
    SLICE_X45Y58         FDRE                                         r  disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.825    -0.860    disp/clk_100MHz
    SLICE_X45Y58         FDRE                                         r  disp/rdcnt_reg[1]/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.258    -0.046    
    SLICE_X45Y58         FDRE (Hold_fdre_C_D)         0.092     0.046    disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.470ns  (logic 0.276ns (18.771%)  route 1.194ns (81.229%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.482 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.363    -0.118    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.045    -0.073 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.285     0.212    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.045     0.257 f  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.193     0.450    disp/rcnt[0]_i_2_n_0
    SLICE_X45Y56         LUT3 (Prop_lut3_I2_O)        0.045     0.495 r  disp/rcnt[0]_i_1/O
                         net (fo=2, routed)           0.353     0.848    disp/rcnt[0]_i_1_n_0
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.917    -0.768    disp/clk_100MHz
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.556    -0.213    
                         clock uncertainty            0.258     0.045    
    DSP48_X2Y22          DSP48E1 (Hold_dsp48e1_CLK_A[0])
                                                      0.066     0.111    disp/laddr1
  -------------------------------------------------------------------
                         required time                         -0.111    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.434ns  (logic 0.382ns (26.631%)  route 1.052ns (73.369%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.363    -0.118    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.045    -0.073 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.285     0.212    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.044     0.256 f  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.163     0.418    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y58         LUT2 (Prop_lut2_I1_O)        0.107     0.525 r  disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.242     0.767    disp/cdcnt[2]_i_2_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I3_O)        0.045     0.812 r  disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.812    disp/rdcnt[0]_i_1_n_0
    SLICE_X45Y58         FDRE                                         r  disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.825    -0.860    disp/clk_100MHz
    SLICE_X45Y58         FDRE                                         r  disp/rdcnt_reg[0]/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.258    -0.046    
    SLICE_X45Y58         FDRE (Hold_fdre_C_D)         0.091     0.045    disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.781ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.479ns  (logic 0.382ns (25.826%)  route 1.097ns (74.174%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.482 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.363    -0.118    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.045    -0.073 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.285     0.212    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.044     0.256 r  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.214     0.470    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I5_O)        0.107     0.577 r  disp/pipe[1]_i_4/O
                         net (fo=2, routed)           0.235     0.812    disp/pipe[1]_i_4_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I4_O)        0.045     0.857 r  disp/pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.857    disp/pipe[1]_i_1_n_0
    SLICE_X46Y55         FDRE                                         r  disp/pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.826    -0.859    disp/clk_100MHz
    SLICE_X46Y55         FDRE                                         r  disp/pipe_reg[1]/C
                         clock pessimism              0.556    -0.303    
                         clock uncertainty            0.258    -0.045    
    SLICE_X46Y55         FDRE (Hold_fdre_C_D)         0.121     0.076    disp/pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.484ns  (logic 0.382ns (25.739%)  route 1.102ns (74.261%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.482 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.363    -0.118    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.045    -0.073 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.285     0.212    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.044     0.256 r  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.214     0.470    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I5_O)        0.107     0.577 r  disp/pipe[1]_i_4/O
                         net (fo=2, routed)           0.240     0.817    disp/pipe[1]_i_4_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I4_O)        0.045     0.862 r  disp/pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.862    disp/pipe[0]_i_1_n_0
    SLICE_X46Y55         FDRE                                         r  disp/pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.826    -0.859    disp/clk_100MHz
    SLICE_X46Y55         FDRE                                         r  disp/pipe_reg[0]/C
                         clock pessimism              0.556    -0.303    
                         clock uncertainty            0.258    -0.045    
    SLICE_X46Y55         FDRE (Hold_fdre_C_D)         0.120     0.075    disp/pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.825ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.508ns  (logic 0.369ns (24.470%)  route 1.139ns (75.530%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.363    -0.118    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.045    -0.073 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.285     0.212    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.045     0.257 r  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.172     0.429    disp/rcnt[0]_i_2_n_0
    SLICE_X47Y58         LUT6 (Prop_lut6_I5_O)        0.045     0.474 f  disp/rcnt[7]_i_3/O
                         net (fo=2, routed)           0.166     0.640    disp/rcnt[7]_i_3_n_0
    SLICE_X47Y58         LUT6 (Prop_lut6_I4_O)        0.045     0.685 r  disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.153     0.837    disp/ccnt[2]_i_3_n_0
    SLICE_X43Y58         LUT5 (Prop_lut5_I3_O)        0.048     0.885 r  disp/ccnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.885    disp/ccnt[2]_i_1_n_0
    SLICE_X43Y58         FDRE                                         r  disp/ccnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.825    -0.860    disp/clk_100MHz
    SLICE_X43Y58         FDRE                                         r  disp/ccnt_reg[2]/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.258    -0.046    
    SLICE_X43Y58         FDRE (Hold_fdre_C_D)         0.107     0.061    disp/ccnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.382ns (25.645%)  route 1.108ns (74.355%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.363    -0.118    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.045    -0.073 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.285     0.212    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.044     0.256 f  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.163     0.418    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y58         LUT2 (Prop_lut2_I1_O)        0.107     0.525 r  disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.297     0.822    disp/cdcnt[2]_i_2_n_0
    SLICE_X53Y59         LUT3 (Prop_lut3_I0_O)        0.045     0.867 r  disp/cdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.867    disp/cdcnt[0]_i_1_n_0
    SLICE_X53Y59         FDRE                                         r  disp/cdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.821    -0.864    disp/clk_100MHz
    SLICE_X53Y59         FDRE                                         r  disp/cdcnt_reg[0]/C
                         clock pessimism              0.556    -0.308    
                         clock uncertainty            0.258    -0.050    
    SLICE_X53Y59         FDRE (Hold_fdre_C_D)         0.091     0.041    disp/cdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.826    





---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0
  To Clock:  clk_100MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.968ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.314ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.968ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.454ns  (logic 1.430ns (26.219%)  route 4.024ns (73.781%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 8.406 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.003     0.501    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.625 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.816     1.441    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.152     1.593 r  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.437     2.029    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y58         LUT2 (Prop_lut2_I1_O)        0.326     2.355 f  disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.854     3.210    disp/cdcnt[2]_i_2_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I0_O)        0.124     3.334 r  disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.182     3.516    disp/cdcnt[2]_i_3_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I0_O)        0.124     3.640 r  disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.732     4.371    disp/rdcnt[2]_i_3_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I4_O)        0.124     4.495 r  disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     4.495    disp/rdcnt[1]_i_1_n_0
    SLICE_X45Y58         FDRE                                         r  disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.480     8.406    disp/clk_100MHz
    SLICE_X45Y58         FDRE                                         r  disp/rdcnt_reg[1]/C
                         clock pessimism              0.288     8.694    
                         clock uncertainty           -0.262     8.432    
    SLICE_X45Y58         FDRE (Setup_fdre_C_D)        0.031     8.463    disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.463    
                         arrival time                          -4.495    
  -------------------------------------------------------------------
                         slack                                  3.968    

Slack (MET) :             3.971ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.449ns  (logic 1.430ns (26.243%)  route 4.019ns (73.757%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 8.406 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.003     0.501    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.625 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.816     1.441    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.152     1.593 r  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.437     2.029    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y58         LUT2 (Prop_lut2_I1_O)        0.326     2.355 f  disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.854     3.210    disp/cdcnt[2]_i_2_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I0_O)        0.124     3.334 r  disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.182     3.516    disp/cdcnt[2]_i_3_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I0_O)        0.124     3.640 r  disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.727     4.366    disp/rdcnt[2]_i_3_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I4_O)        0.124     4.490 r  disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     4.490    disp/rdcnt[0]_i_1_n_0
    SLICE_X45Y58         FDRE                                         r  disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.480     8.406    disp/clk_100MHz
    SLICE_X45Y58         FDRE                                         r  disp/rdcnt_reg[0]/C
                         clock pessimism              0.288     8.694    
                         clock uncertainty           -0.262     8.432    
    SLICE_X45Y58         FDRE (Setup_fdre_C_D)        0.029     8.461    disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.461    
                         arrival time                          -4.490    
  -------------------------------------------------------------------
                         slack                                  3.971    

Slack (MET) :             4.077ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.909ns  (logic 1.182ns (24.077%)  route 3.727ns (75.923%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.003     0.501    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.625 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.816     1.441    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.152     1.593 r  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.340     1.933    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I5_O)        0.326     2.259 f  disp/rcnt[7]_i_4/O
                         net (fo=3, routed)           0.507     2.766    disp/rcnt[7]_i_4_n_0
    SLICE_X47Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.890 r  disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          1.061     3.951    disp/rcnt[7]_i_1_n_0
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.572     8.498    disp/clk_100MHz
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.787    
                         clock uncertainty           -0.262     8.525    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497     8.028    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.028    
                         arrival time                          -3.951    
  -------------------------------------------------------------------
                         slack                                  4.077    

Slack (MET) :             4.082ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.039ns  (logic 1.180ns (23.417%)  route 3.859ns (76.583%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.003     0.501    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.625 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.816     1.441    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.124     1.565 f  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.685     2.250    disp/rcnt[0]_i_2_n_0
    SLICE_X46Y58         LUT2 (Prop_lut2_I1_O)        0.148     2.398 r  disp/pipe[0]_i_3/O
                         net (fo=5, routed)           0.621     3.019    disp/pipe[0]_i_3_n_0
    SLICE_X43Y55         LUT3 (Prop_lut3_I0_O)        0.328     3.347 r  disp/rcnt[1]_i_1/O
                         net (fo=2, routed)           0.733     4.081    disp/rcnt[1]_i_1_n_0
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.572     8.498    disp/clk_100MHz
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.787    
                         clock uncertainty           -0.262     8.525    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362     8.163    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.163    
                         arrival time                          -4.081    
  -------------------------------------------------------------------
                         slack                                  4.082    

Slack (MET) :             4.136ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.985ns  (logic 1.180ns (23.671%)  route 3.805ns (76.329%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.003     0.501    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.625 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.816     1.441    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.124     1.565 f  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.685     2.250    disp/rcnt[0]_i_2_n_0
    SLICE_X46Y58         LUT2 (Prop_lut2_I1_O)        0.148     2.398 r  disp/pipe[0]_i_3/O
                         net (fo=5, routed)           0.613     3.011    disp/pipe[0]_i_3_n_0
    SLICE_X43Y55         LUT4 (Prop_lut4_I0_O)        0.328     3.339 r  disp/rcnt[2]_i_1/O
                         net (fo=2, routed)           0.688     4.026    disp/rcnt[2]_i_1_n_0
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.572     8.498    disp/clk_100MHz
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.787    
                         clock uncertainty           -0.262     8.525    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362     8.163    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.163    
                         arrival time                          -4.026    
  -------------------------------------------------------------------
                         slack                                  4.136    

Slack (MET) :             4.247ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 1.430ns (27.632%)  route 3.745ns (72.368%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 8.406 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.003     0.501    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.625 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.816     1.441    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.152     1.593 r  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.437     2.029    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y58         LUT2 (Prop_lut2_I1_O)        0.326     2.355 f  disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.854     3.210    disp/cdcnt[2]_i_2_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I0_O)        0.124     3.334 r  disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.182     3.516    disp/cdcnt[2]_i_3_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I0_O)        0.124     3.640 r  disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.453     4.092    disp/rdcnt[2]_i_3_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I4_O)        0.124     4.216 r  disp/rdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     4.216    disp/rdcnt[2]_i_1_n_0
    SLICE_X45Y58         FDRE                                         r  disp/rdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.480     8.406    disp/clk_100MHz
    SLICE_X45Y58         FDRE                                         r  disp/rdcnt_reg[2]/C
                         clock pessimism              0.288     8.694    
                         clock uncertainty           -0.262     8.432    
    SLICE_X45Y58         FDRE (Setup_fdre_C_D)        0.031     8.463    disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.463    
                         arrival time                          -4.216    
  -------------------------------------------------------------------
                         slack                                  4.247    

Slack (MET) :             4.361ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.046ns  (logic 1.306ns (25.882%)  route 3.740ns (74.118%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 8.393 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.003     0.501    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.625 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.816     1.441    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.152     1.593 r  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.437     2.029    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y58         LUT2 (Prop_lut2_I1_O)        0.326     2.355 f  disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.854     3.210    disp/cdcnt[2]_i_2_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I0_O)        0.124     3.334 r  disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.630     3.963    disp/cdcnt[2]_i_3_n_0
    SLICE_X53Y59         LUT3 (Prop_lut3_I1_O)        0.124     4.087 r  disp/cdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     4.087    disp/cdcnt[0]_i_1_n_0
    SLICE_X53Y59         FDRE                                         r  disp/cdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.467     8.393    disp/clk_100MHz
    SLICE_X53Y59         FDRE                                         r  disp/cdcnt_reg[0]/C
                         clock pessimism              0.288     8.681    
                         clock uncertainty           -0.262     8.419    
    SLICE_X53Y59         FDRE (Setup_fdre_C_D)        0.029     8.448    disp/cdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.448    
                         arrival time                          -4.087    
  -------------------------------------------------------------------
                         slack                                  4.361    

Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.582ns  (logic 1.182ns (25.795%)  route 3.400ns (74.205%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.003     0.501    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.625 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.816     1.441    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.152     1.593 r  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.340     1.933    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I5_O)        0.326     2.259 f  disp/rcnt[7]_i_4/O
                         net (fo=3, routed)           0.608     2.867    disp/rcnt[7]_i_4_n_0
    SLICE_X48Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.991 r  disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.633     3.624    disp/rcnt[8]_i_1_n_0
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.479     8.405    disp/clk_100MHz
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[6]/C
                         clock pessimism              0.288     8.693    
                         clock uncertainty           -0.262     8.431    
    SLICE_X48Y57         FDRE (Setup_fdre_C_R)       -0.429     8.002    disp/rcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          8.002    
                         arrival time                          -3.624    
  -------------------------------------------------------------------
                         slack                                  4.378    

Slack (MET) :             4.383ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.578ns  (logic 1.182ns (25.820%)  route 3.396ns (74.180%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.003     0.501    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.625 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.816     1.441    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.152     1.593 r  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.340     1.933    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I5_O)        0.326     2.259 f  disp/rcnt[7]_i_4/O
                         net (fo=3, routed)           0.608     2.867    disp/rcnt[7]_i_4_n_0
    SLICE_X48Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.991 r  disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.629     3.619    disp/rcnt[8]_i_1_n_0
    SLICE_X49Y57         FDRE                                         r  disp/rcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.479     8.405    disp/clk_100MHz
    SLICE_X49Y57         FDRE                                         r  disp/rcnt_reg[3]/C
                         clock pessimism              0.288     8.693    
                         clock uncertainty           -0.262     8.431    
    SLICE_X49Y57         FDRE (Setup_fdre_C_R)       -0.429     8.002    disp/rcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.002    
                         arrival time                          -3.619    
  -------------------------------------------------------------------
                         slack                                  4.383    

Slack (MET) :             4.383ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.578ns  (logic 1.182ns (25.820%)  route 3.396ns (74.180%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.003     0.501    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.625 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.816     1.441    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.152     1.593 r  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.340     1.933    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I5_O)        0.326     2.259 f  disp/rcnt[7]_i_4/O
                         net (fo=3, routed)           0.608     2.867    disp/rcnt[7]_i_4_n_0
    SLICE_X48Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.991 r  disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.629     3.619    disp/rcnt[8]_i_1_n_0
    SLICE_X49Y57         FDRE                                         r  disp/rcnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.479     8.405    disp/clk_100MHz
    SLICE_X49Y57         FDRE                                         r  disp/rcnt_reg[4]/C
                         clock pessimism              0.288     8.693    
                         clock uncertainty           -0.262     8.431    
    SLICE_X49Y57         FDRE (Setup_fdre_C_R)       -0.429     8.002    disp/rcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.002    
                         arrival time                          -3.619    
  -------------------------------------------------------------------
                         slack                                  4.383    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.231ns (23.423%)  route 0.755ns (76.577%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.363    -0.118    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.045    -0.073 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.392     0.319    disp/next_state[0]
    SLICE_X45Y55         LUT2 (Prop_lut2_I0_O)        0.045     0.364 r  disp/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.364    disp/current_state[0]_i_1_n_0
    SLICE_X45Y55         FDRE                                         r  disp/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.826    -0.859    disp/clk_100MHz
    SLICE_X45Y55         FDRE                                         r  disp/current_state_reg[0]/C
                         clock pessimism              0.556    -0.303    
                         clock uncertainty            0.262    -0.041    
    SLICE_X45Y55         FDRE (Hold_fdre_C_D)         0.091     0.050    disp/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.364    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.382ns (28.329%)  route 0.966ns (71.671%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.363    -0.118    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.045    -0.073 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.285     0.212    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.044     0.256 f  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.163     0.418    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y58         LUT2 (Prop_lut2_I1_O)        0.107     0.525 r  disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.156     0.681    disp/cdcnt[2]_i_2_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I1_O)        0.045     0.726 r  disp/rdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.726    disp/rdcnt[2]_i_1_n_0
    SLICE_X45Y58         FDRE                                         r  disp/rdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.825    -0.860    disp/clk_100MHz
    SLICE_X45Y58         FDRE                                         r  disp/rdcnt_reg[2]/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.262    -0.042    
    SLICE_X45Y58         FDRE (Hold_fdre_C_D)         0.092     0.050    disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.726    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.346ns  (logic 0.276ns (20.512%)  route 1.070ns (79.488%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.482 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.363    -0.118    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.045    -0.073 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.285     0.212    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.045     0.257 f  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.193     0.450    disp/rcnt[0]_i_2_n_0
    SLICE_X45Y56         LUT3 (Prop_lut3_I2_O)        0.045     0.495 r  disp/rcnt[0]_i_1/O
                         net (fo=2, routed)           0.228     0.723    disp/rcnt[0]_i_1_n_0
    SLICE_X43Y56         FDRE                                         r  disp/rcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.826    -0.859    disp/clk_100MHz
    SLICE_X43Y56         FDRE                                         r  disp/rcnt_reg[0]/C
                         clock pessimism              0.556    -0.303    
                         clock uncertainty            0.262    -0.041    
    SLICE_X43Y56         FDRE (Hold_fdre_C_D)         0.070     0.029    disp/rcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.382ns (27.633%)  route 1.000ns (72.367%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.363    -0.118    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.045    -0.073 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.285     0.212    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.044     0.256 f  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.163     0.418    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y58         LUT2 (Prop_lut2_I1_O)        0.107     0.525 r  disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.190     0.715    disp/cdcnt[2]_i_2_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I2_O)        0.045     0.760 r  disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.760    disp/rdcnt[1]_i_1_n_0
    SLICE_X45Y58         FDRE                                         r  disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.825    -0.860    disp/clk_100MHz
    SLICE_X45Y58         FDRE                                         r  disp/rdcnt_reg[1]/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.262    -0.042    
    SLICE_X45Y58         FDRE (Hold_fdre_C_D)         0.092     0.050    disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.470ns  (logic 0.276ns (18.771%)  route 1.194ns (81.229%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.482 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.363    -0.118    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.045    -0.073 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.285     0.212    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.045     0.257 f  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.193     0.450    disp/rcnt[0]_i_2_n_0
    SLICE_X45Y56         LUT3 (Prop_lut3_I2_O)        0.045     0.495 r  disp/rcnt[0]_i_1/O
                         net (fo=2, routed)           0.353     0.848    disp/rcnt[0]_i_1_n_0
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.917    -0.768    disp/clk_100MHz
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.556    -0.213    
                         clock uncertainty            0.262     0.049    
    DSP48_X2Y22          DSP48E1 (Hold_dsp48e1_CLK_A[0])
                                                      0.066     0.115    disp/laddr1
  -------------------------------------------------------------------
                         required time                         -0.115    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.434ns  (logic 0.382ns (26.631%)  route 1.052ns (73.369%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.363    -0.118    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.045    -0.073 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.285     0.212    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.044     0.256 f  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.163     0.418    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y58         LUT2 (Prop_lut2_I1_O)        0.107     0.525 r  disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.242     0.767    disp/cdcnt[2]_i_2_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I3_O)        0.045     0.812 r  disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.812    disp/rdcnt[0]_i_1_n_0
    SLICE_X45Y58         FDRE                                         r  disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.825    -0.860    disp/clk_100MHz
    SLICE_X45Y58         FDRE                                         r  disp/rdcnt_reg[0]/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.262    -0.042    
    SLICE_X45Y58         FDRE (Hold_fdre_C_D)         0.091     0.049    disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.777ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.479ns  (logic 0.382ns (25.826%)  route 1.097ns (74.174%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.482 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.363    -0.118    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.045    -0.073 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.285     0.212    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.044     0.256 r  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.214     0.470    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I5_O)        0.107     0.577 r  disp/pipe[1]_i_4/O
                         net (fo=2, routed)           0.235     0.812    disp/pipe[1]_i_4_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I4_O)        0.045     0.857 r  disp/pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.857    disp/pipe[1]_i_1_n_0
    SLICE_X46Y55         FDRE                                         r  disp/pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.826    -0.859    disp/clk_100MHz
    SLICE_X46Y55         FDRE                                         r  disp/pipe_reg[1]/C
                         clock pessimism              0.556    -0.303    
                         clock uncertainty            0.262    -0.041    
    SLICE_X46Y55         FDRE (Hold_fdre_C_D)         0.121     0.080    disp/pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.484ns  (logic 0.382ns (25.739%)  route 1.102ns (74.261%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.482 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.363    -0.118    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.045    -0.073 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.285     0.212    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.044     0.256 r  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.214     0.470    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I5_O)        0.107     0.577 r  disp/pipe[1]_i_4/O
                         net (fo=2, routed)           0.240     0.817    disp/pipe[1]_i_4_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I4_O)        0.045     0.862 r  disp/pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.862    disp/pipe[0]_i_1_n_0
    SLICE_X46Y55         FDRE                                         r  disp/pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.826    -0.859    disp/clk_100MHz
    SLICE_X46Y55         FDRE                                         r  disp/pipe_reg[0]/C
                         clock pessimism              0.556    -0.303    
                         clock uncertainty            0.262    -0.041    
    SLICE_X46Y55         FDRE (Hold_fdre_C_D)         0.120     0.079    disp/pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.508ns  (logic 0.369ns (24.470%)  route 1.139ns (75.530%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.363    -0.118    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.045    -0.073 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.285     0.212    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.045     0.257 r  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.172     0.429    disp/rcnt[0]_i_2_n_0
    SLICE_X47Y58         LUT6 (Prop_lut6_I5_O)        0.045     0.474 f  disp/rcnt[7]_i_3/O
                         net (fo=2, routed)           0.166     0.640    disp/rcnt[7]_i_3_n_0
    SLICE_X47Y58         LUT6 (Prop_lut6_I4_O)        0.045     0.685 r  disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.153     0.837    disp/ccnt[2]_i_3_n_0
    SLICE_X43Y58         LUT5 (Prop_lut5_I3_O)        0.048     0.885 r  disp/ccnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.885    disp/ccnt[2]_i_1_n_0
    SLICE_X43Y58         FDRE                                         r  disp/ccnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.825    -0.860    disp/clk_100MHz
    SLICE_X43Y58         FDRE                                         r  disp/ccnt_reg[2]/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.262    -0.042    
    SLICE_X43Y58         FDRE (Hold_fdre_C_D)         0.107     0.065    disp/ccnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.822ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.382ns (25.645%)  route 1.108ns (74.355%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.363    -0.118    disp/buffer_ready
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.045    -0.073 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.285     0.212    disp/next_state[0]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.044     0.256 f  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.163     0.418    disp/cdcnt[2]_i_4_n_0
    SLICE_X46Y58         LUT2 (Prop_lut2_I1_O)        0.107     0.525 r  disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.297     0.822    disp/cdcnt[2]_i_2_n_0
    SLICE_X53Y59         LUT3 (Prop_lut3_I0_O)        0.045     0.867 r  disp/cdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.867    disp/cdcnt[0]_i_1_n_0
    SLICE_X53Y59         FDRE                                         r  disp/cdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.821    -0.864    disp/clk_100MHz
    SLICE_X53Y59         FDRE                                         r  disp/cdcnt_reg[0]/C
                         clock pessimism              0.556    -0.308    
                         clock uncertainty            0.262    -0.046    
    SLICE_X53Y59         FDRE (Hold_fdre_C_D)         0.091     0.045    disp/cdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.822    





---------------------------------------------------------------------------------------------------
From Clock:  clk_24MHz_clk_wiz_0_1
  To Clock:  clk_24MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       39.192ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.192ns  (required time - arrival time)
  Source:                 init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.773ns (33.928%)  route 1.505ns (66.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  init_count_reg[1]/Q
                         net (fo=5, routed)           0.899     0.551    init_count_reg__0[1]
    SLICE_X100Y61        LUT3 (Prop_lut3_I1_O)        0.295     0.846 r  init_count[2]_i_1/O
                         net (fo=1, routed)           0.606     1.452    p_0_in[2]
    SLICE_X101Y61        FDRE                                         r  init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    cam_sysclk_OBUF
    SLICE_X101Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.617    40.818    
                         clock uncertainty           -0.107    40.711    
    SLICE_X101Y61        FDRE (Setup_fdre_C_D)       -0.067    40.644    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -1.452    
  -------------------------------------------------------------------
                         slack                                 39.192    

Slack (MET) :             39.313ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.020ns  (logic 0.774ns (38.320%)  route 1.246ns (61.680%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.828     0.479    init_count_reg__0[4]
    SLICE_X100Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.775 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.418     1.193    sel
    SLICE_X101Y61        FDRE                                         r  init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    cam_sysclk_OBUF
    SLICE_X101Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.617    40.818    
                         clock uncertainty           -0.107    40.711    
    SLICE_X101Y61        FDRE (Setup_fdre_C_CE)      -0.205    40.506    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.506    
                         arrival time                          -1.193    
  -------------------------------------------------------------------
                         slack                                 39.313    

Slack (MET) :             39.410ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.774ns (39.073%)  route 1.207ns (60.928%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.828     0.479    init_count_reg__0[4]
    SLICE_X100Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.775 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.154    sel
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.107    40.733    
    SLICE_X100Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.564    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.564    
                         arrival time                          -1.154    
  -------------------------------------------------------------------
                         slack                                 39.410    

Slack (MET) :             39.410ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.774ns (39.073%)  route 1.207ns (60.928%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.828     0.479    init_count_reg__0[4]
    SLICE_X100Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.775 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.154    sel
    SLICE_X100Y61        FDRE                                         r  init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.107    40.733    
    SLICE_X100Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.564    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.564    
                         arrival time                          -1.154    
  -------------------------------------------------------------------
                         slack                                 39.410    

Slack (MET) :             39.410ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.774ns (39.073%)  route 1.207ns (60.928%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.828     0.479    init_count_reg__0[4]
    SLICE_X100Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.775 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.154    sel
    SLICE_X100Y61        FDRE                                         r  init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.107    40.733    
    SLICE_X100Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.564    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.564    
                         arrival time                          -1.154    
  -------------------------------------------------------------------
                         slack                                 39.410    

Slack (MET) :             39.410ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.774ns (39.073%)  route 1.207ns (60.928%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.828     0.479    init_count_reg__0[4]
    SLICE_X100Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.775 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.154    sel
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.107    40.733    
    SLICE_X100Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.564    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.564    
                         arrival time                          -1.154    
  -------------------------------------------------------------------
                         slack                                 39.410    

Slack (MET) :             40.056ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.622ns  (logic 0.803ns (49.512%)  route 0.819ns (50.488%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  init_count_reg[4]/Q
                         net (fo=3, routed)           0.819     0.470    init_count_reg__0[4]
    SLICE_X100Y61        LUT5 (Prop_lut5_I4_O)        0.325     0.795 r  init_count[4]_i_2/O
                         net (fo=1, routed)           0.000     0.795    p_0_in[4]
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.107    40.733    
    SLICE_X100Y61        FDRE (Setup_fdre_C_D)        0.118    40.851    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.851    
                         arrival time                          -0.795    
  -------------------------------------------------------------------
                         slack                                 40.056    

Slack (MET) :             40.309ns  (required time - arrival time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.330ns  (logic 0.642ns (48.275%)  route 0.688ns (51.725%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  init_count_reg[0]/Q
                         net (fo=6, routed)           0.688     0.379    init_count_reg__0[0]
    SLICE_X100Y61        LUT4 (Prop_lut4_I1_O)        0.124     0.503 r  init_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.503    p_0_in[3]
    SLICE_X100Y61        FDRE                                         r  init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.107    40.733    
    SLICE_X100Y61        FDRE (Setup_fdre_C_D)        0.079    40.812    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.812    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                 40.309    

Slack (MET) :             40.447ns  (required time - arrival time)
  Source:                 init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.765ns (62.145%)  route 0.466ns (37.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  init_count_reg[1]/Q
                         net (fo=5, routed)           0.466     0.117    init_count_reg__0[1]
    SLICE_X100Y61        LUT2 (Prop_lut2_I1_O)        0.287     0.404 r  init_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.404    p_0_in[1]
    SLICE_X100Y61        FDRE                                         r  init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.107    40.733    
    SLICE_X100Y61        FDRE (Setup_fdre_C_D)        0.118    40.851    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.851    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                 40.447    

Slack (MET) :             40.463ns  (required time - arrival time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.642ns (54.685%)  route 0.532ns (45.315%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.309 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.532     0.223    init_count_reg__0[0]
    SLICE_X100Y61        LUT1 (Prop_lut1_I0_O)        0.124     0.347 r  init_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.347    p_0_in[0]
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.107    40.733    
    SLICE_X100Y61        FDRE (Setup_fdre_C_D)        0.077    40.810    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.810    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                 40.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.330%)  route 0.174ns (45.670%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  init_count_reg[0]/Q
                         net (fo=6, routed)           0.174    -0.233    init_count_reg__0[0]
    SLICE_X100Y61        LUT2 (Prop_lut2_I0_O)        0.043    -0.190 r  init_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    p_0_in[1]
    SLICE_X100Y61        FDRE                                         r  init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.236    -0.571    
                         clock uncertainty            0.107    -0.463    
    SLICE_X100Y61        FDRE (Hold_fdre_C_D)         0.131    -0.332    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.407 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.174    -0.233    init_count_reg__0[0]
    SLICE_X100Y61        LUT1 (Prop_lut1_I0_O)        0.045    -0.188 r  init_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    p_0_in[0]
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.236    -0.571    
                         clock uncertainty            0.107    -0.463    
    SLICE_X100Y61        FDRE (Hold_fdre_C_D)         0.120    -0.343    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.185ns (42.793%)  route 0.247ns (57.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    cam_sysclk_OBUF
    SLICE_X101Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  init_count_reg[2]/Q
                         net (fo=5, routed)           0.247    -0.182    init_count_reg__0[2]
    SLICE_X100Y61        LUT5 (Prop_lut5_I0_O)        0.044    -0.138 r  init_count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.138    p_0_in[4]
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.249    -0.558    
                         clock uncertainty            0.107    -0.450    
    SLICE_X100Y61        FDRE (Hold_fdre_C_D)         0.131    -0.319    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.246ns (58.980%)  route 0.171ns (41.020%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.423 r  init_count_reg[1]/Q
                         net (fo=5, routed)           0.171    -0.251    init_count_reg__0[1]
    SLICE_X100Y61        LUT4 (Prop_lut4_I0_O)        0.098    -0.153 r  init_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    p_0_in[3]
    SLICE_X100Y61        FDRE                                         r  init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.236    -0.571    
                         clock uncertainty            0.107    -0.463    
    SLICE_X100Y61        FDRE (Hold_fdre_C_D)         0.121    -0.342    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.413%)  route 0.311ns (62.587%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    cam_sysclk_OBUF
    SLICE_X101Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  init_count_reg[2]/Q
                         net (fo=5, routed)           0.113    -0.316    init_count_reg__0[2]
    SLICE_X100Y61        LUT3 (Prop_lut3_I2_O)        0.045    -0.271 r  init_count[2]_i_1/O
                         net (fo=1, routed)           0.198    -0.073    p_0_in[2]
    SLICE_X101Y61        FDRE                                         r  init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    cam_sysclk_OBUF
    SLICE_X101Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.236    -0.571    
                         clock uncertainty            0.107    -0.463    
    SLICE_X101Y61        FDRE (Hold_fdre_C_D)         0.070    -0.393    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.355%)  route 0.262ns (55.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.407 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.146    -0.260    init_count_reg__0[0]
    SLICE_X100Y61        LUT5 (Prop_lut5_I2_O)        0.045    -0.215 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.099    sel
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.236    -0.571    
                         clock uncertainty            0.107    -0.463    
    SLICE_X100Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.479    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.355%)  route 0.262ns (55.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.407 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.146    -0.260    init_count_reg__0[0]
    SLICE_X100Y61        LUT5 (Prop_lut5_I2_O)        0.045    -0.215 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.099    sel
    SLICE_X100Y61        FDRE                                         r  init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.236    -0.571    
                         clock uncertainty            0.107    -0.463    
    SLICE_X100Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.479    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.355%)  route 0.262ns (55.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.407 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.146    -0.260    init_count_reg__0[0]
    SLICE_X100Y61        LUT5 (Prop_lut5_I2_O)        0.045    -0.215 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.099    sel
    SLICE_X100Y61        FDRE                                         r  init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.236    -0.571    
                         clock uncertainty            0.107    -0.463    
    SLICE_X100Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.479    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.355%)  route 0.262ns (55.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.407 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.146    -0.260    init_count_reg__0[0]
    SLICE_X100Y61        LUT5 (Prop_lut5_I2_O)        0.045    -0.215 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.099    sel
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.236    -0.571    
                         clock uncertainty            0.107    -0.463    
    SLICE_X100Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.479    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.209ns (41.624%)  route 0.293ns (58.376%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    cam_sysclk_OBUF
    SLICE_X100Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.407 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.146    -0.260    init_count_reg__0[0]
    SLICE_X100Y61        LUT5 (Prop_lut5_I2_O)        0.045    -0.215 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.147    -0.068    sel
    SLICE_X101Y61        FDRE                                         r  init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    cam_sysclk_OBUF
    SLICE_X101Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.249    -0.558    
                         clock uncertainty            0.107    -0.450    
    SLICE_X101Y61        FDRE (Hold_fdre_C_CE)       -0.039    -0.489    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.421    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clk_wiz_0_1
  To Clock:  clk_25MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       19.790ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.790ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.782ns  (logic 6.575ns (33.238%)  route 13.207ns (66.762%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.653    -0.959    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.478    -0.481 f  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.580     1.100    vga/vcount[9]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.295     1.395 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.069     2.464    vga_n_28
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.500 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.502    addrb1_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     8.020 f  addrb0/P[18]
                         net (fo=46, routed)          5.630    13.649    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X68Y37         LUT2 (Prop_lut2_I0_O)        0.124    13.773 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=15, routed)          4.052    17.825    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/addrb_15__s_net_1
    SLICE_X104Y12        LUT6 (Prop_lut6_I1_O)        0.124    17.949 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__39/O
                         net (fo=1, routed)           0.874    18.823    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/enb_array[55]
    RAMB36_X5Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.660    38.586    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.163    
                         clock uncertainty           -0.106    39.056    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.613    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.613    
                         arrival time                         -18.823    
  -------------------------------------------------------------------
                         slack                                 19.790    

Slack (MET) :             20.069ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.486ns  (logic 6.575ns (33.743%)  route 12.911ns (66.257%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 38.569 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.653    -0.959    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.478    -0.481 f  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.580     1.100    vga/vcount[9]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.295     1.395 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.069     2.464    vga_n_28
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.500 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.502    addrb1_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     8.020 f  addrb0/P[18]
                         net (fo=46, routed)          5.630    13.649    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X68Y37         LUT2 (Prop_lut2_I0_O)        0.124    13.773 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=15, routed)          4.287    18.060    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/addrb_15__s_net_1
    SLICE_X104Y27        LUT6 (Prop_lut6_I1_O)        0.124    18.184 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__67/O
                         net (fo=1, routed)           0.343    18.527    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/enb_array[51]
    RAMB36_X5Y5          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.643    38.569    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y5          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.146    
                         clock uncertainty           -0.106    39.039    
    RAMB36_X5Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.596    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.596    
                         arrival time                         -18.527    
  -------------------------------------------------------------------
                         slack                                 20.069    

Slack (MET) :             20.297ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.264ns  (logic 6.575ns (34.130%)  route 12.689ns (65.870%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.575 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.653    -0.959    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.478    -0.481 f  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.580     1.100    vga/vcount[9]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.295     1.395 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.069     2.464    vga_n_28
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.500 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.502    addrb1_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     8.020 f  addrb0/P[18]
                         net (fo=46, routed)          5.630    13.649    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X68Y37         LUT2 (Prop_lut2_I0_O)        0.124    13.773 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=15, routed)          4.066    17.839    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    SLICE_X104Y22        LUT6 (Prop_lut6_I2_O)        0.124    17.963 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__68/O
                         net (fo=1, routed)           0.343    18.306    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/enb_array[52]
    RAMB36_X5Y4          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.649    38.575    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y4          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X5Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.602    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.602    
                         arrival time                         -18.306    
  -------------------------------------------------------------------
                         slack                                 20.297    

Slack (MET) :             20.436ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.989ns  (logic 6.575ns (34.625%)  route 12.414ns (65.375%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 38.540 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.653    -0.959    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.478    -0.481 f  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.580     1.100    vga/vcount[9]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.295     1.395 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.069     2.464    vga_n_28
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.500 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.502    addrb1_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     8.020 f  addrb0/P[18]
                         net (fo=46, routed)          5.114    13.133    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X60Y31         LUT2 (Prop_lut2_I0_O)        0.124    13.257 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          3.911    17.169    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/addrb_14__s_net_1
    SLICE_X16Y44         LUT6 (Prop_lut6_I2_O)        0.124    17.293 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__36/O
                         net (fo=1, routed)           0.738    18.030    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/enb_array[42]
    RAMB36_X0Y9          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.614    38.540    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.016    
                         clock uncertainty           -0.106    38.910    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.467    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.467    
                         arrival time                         -18.030    
  -------------------------------------------------------------------
                         slack                                 20.436    

Slack (MET) :             20.446ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.978ns  (logic 6.575ns (34.645%)  route 12.403ns (65.355%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 38.539 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.653    -0.959    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.478    -0.481 f  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.580     1.100    vga/vcount[9]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.295     1.395 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.069     2.464    vga_n_28
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.500 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.502    addrb1_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     8.020 f  addrb0/P[18]
                         net (fo=46, routed)          5.630    13.649    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X68Y37         LUT2 (Prop_lut2_I0_O)        0.124    13.773 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=15, routed)          3.276    17.050    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/addrb_15__s_net_1
    SLICE_X23Y12         LUT6 (Prop_lut6_I2_O)        0.124    17.174 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__54/O
                         net (fo=1, routed)           0.846    18.020    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/enb_array[19]
    RAMB36_X1Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.613    38.539    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.015    
                         clock uncertainty           -0.106    38.909    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.466    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.466    
                         arrival time                         -18.020    
  -------------------------------------------------------------------
                         slack                                 20.446    

Slack (MET) :             20.490ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.849ns  (logic 6.575ns (34.883%)  route 12.274ns (65.117%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.453 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.653    -0.959    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.478    -0.481 f  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.580     1.100    vga/vcount[9]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.295     1.395 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.069     2.464    vga_n_28
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.500 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.502    addrb1_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.020 f  addrb0/P[17]
                         net (fo=54, routed)          5.036    13.055    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/addrb[17]
    SLICE_X62Y47         LUT2 (Prop_lut2_I0_O)        0.124    13.179 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          4.097    17.276    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/addrb_16__s_net_1
    SLICE_X32Y42         LUT6 (Prop_lut6_I0_O)        0.124    17.400 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__45/O
                         net (fo=1, routed)           0.490    17.890    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/ram_enb
    RAMB36_X2Y8          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.527    38.453    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    38.929    
                         clock uncertainty           -0.106    38.823    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.380    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.380    
                         arrival time                         -17.890    
  -------------------------------------------------------------------
                         slack                                 20.490    

Slack (MET) :             20.590ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.772ns  (logic 6.451ns (34.365%)  route 12.321ns (65.635%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.490 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.653    -0.959    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.478    -0.481 f  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.580     1.100    vga/vcount[9]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.295     1.395 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.069     2.464    vga_n_28
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.500 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.502    addrb1_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     8.020 f  addrb0/P[18]
                         net (fo=46, routed)          8.324    16.344    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[16]
    SLICE_X55Y66         LUT6 (Prop_lut6_I1_O)        0.124    16.468 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4/O
                         net (fo=1, routed)           1.346    17.813    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/enb_array[5]
    RAMB36_X3Y16         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.564    38.490    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.952    
                         clock uncertainty           -0.106    38.846    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.403    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.403    
                         arrival time                         -17.813    
  -------------------------------------------------------------------
                         slack                                 20.590    

Slack (MET) :             20.643ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.671ns  (logic 6.575ns (35.216%)  route 12.096ns (64.784%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.442 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.653    -0.959    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.478    -0.481 f  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.580     1.100    vga/vcount[9]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.295     1.395 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.069     2.464    vga_n_28
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.500 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.502    addrb1_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     8.020 f  addrb0/P[18]
                         net (fo=46, routed)          5.630    13.649    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X68Y37         LUT2 (Prop_lut2_I0_O)        0.124    13.773 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=15, routed)          2.491    16.265    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb_15__s_net_1
    SLICE_X32Y45         LUT6 (Prop_lut6_I2_O)        0.124    16.389 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__51/O
                         net (fo=1, routed)           1.323    17.712    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/enb_array[7]
    RAMB36_X2Y12         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.516    38.442    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y12         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.904    
                         clock uncertainty           -0.106    38.798    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.355    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.355    
                         arrival time                         -17.712    
  -------------------------------------------------------------------
                         slack                                 20.643    

Slack (MET) :             20.865ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.558ns  (logic 6.575ns (35.430%)  route 11.983ns (64.570%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 38.538 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.653    -0.959    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.478    -0.481 f  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.580     1.100    vga/vcount[9]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.295     1.395 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.069     2.464    vga_n_28
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.500 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.502    addrb1_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     8.020 f  addrb0/P[18]
                         net (fo=46, routed)          5.114    13.133    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X60Y31         LUT2 (Prop_lut2_I0_O)        0.124    13.257 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          3.469    16.726    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/addrb_14__s_net_1
    SLICE_X16Y42         LUT6 (Prop_lut6_I2_O)        0.124    16.850 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__59/O
                         net (fo=1, routed)           0.749    17.599    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/enb_array[41]
    RAMB36_X0Y8          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.612    38.538    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.014    
                         clock uncertainty           -0.106    38.908    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.465    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.465    
                         arrival time                         -17.599    
  -------------------------------------------------------------------
                         slack                                 20.865    

Slack (MET) :             20.879ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.540ns  (logic 6.575ns (35.463%)  route 11.965ns (64.537%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 38.534 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.653    -0.959    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.478    -0.481 f  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.580     1.100    vga/vcount[9]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.295     1.395 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.069     2.464    vga_n_28
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.500 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.502    addrb1_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     8.020 f  addrb0/P[18]
                         net (fo=46, routed)          5.114    13.133    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X60Y31         LUT2 (Prop_lut2_I0_O)        0.124    13.257 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          3.485    16.742    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb_14__s_net_1
    SLICE_X16Y17         LUT6 (Prop_lut6_I2_O)        0.124    16.866 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__53/O
                         net (fo=1, routed)           0.715    17.582    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/enb_array[25]
    RAMB36_X0Y3          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.608    38.534    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.010    
                         clock uncertainty           -0.106    38.904    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.461    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.461    
                         arrival time                         -17.582    
  -------------------------------------------------------------------
                         slack                                 20.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.234ns (40.774%)  route 0.340ns (59.226%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.559    -0.620    vga/CLK
    SLICE_X49Y46         FDRE                                         r  vga/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  vga/vcounter_reg[0]/Q
                         net (fo=10, routed)          0.184    -0.295    vga/Q[0]
    SLICE_X50Y45         LUT6 (Prop_lut6_I3_O)        0.045    -0.250 r  vga/vcounter[10]_i_6/O
                         net (fo=5, routed)           0.156    -0.094    vga/vcounter[10]_i_6_n_0
    SLICE_X50Y44         LUT5 (Prop_lut5_I1_O)        0.048    -0.046 r  vga/vcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.046    vga/plusOp[9]
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.823    -0.862    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[9]/C
                         clock pessimism              0.502    -0.360    
                         clock uncertainty            0.106    -0.254    
    SLICE_X50Y44         FDRE (Hold_fdre_C_D)         0.131    -0.123    vga/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.231ns (40.462%)  route 0.340ns (59.538%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.559    -0.620    vga/CLK
    SLICE_X49Y46         FDRE                                         r  vga/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  vga/vcounter_reg[0]/Q
                         net (fo=10, routed)          0.184    -0.295    vga/Q[0]
    SLICE_X50Y45         LUT6 (Prop_lut6_I3_O)        0.045    -0.250 r  vga/vcounter[10]_i_6/O
                         net (fo=5, routed)           0.156    -0.094    vga/vcounter[10]_i_6_n_0
    SLICE_X50Y44         LUT4 (Prop_lut4_I1_O)        0.045    -0.049 r  vga/vcounter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.049    vga/plusOp[8]
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.823    -0.862    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[8]/C
                         clock pessimism              0.502    -0.360    
                         clock uncertainty            0.106    -0.254    
    SLICE_X50Y44         FDRE (Hold_fdre_C_D)         0.120    -0.134    vga/vcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.581    -0.598    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y45         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.317    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X59Y45         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.850    -0.835    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X59Y45         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.250    -0.585    
                         clock uncertainty            0.106    -0.478    
    SLICE_X59Y45         FDRE (Hold_fdre_C_D)         0.070    -0.408    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.581    -0.598    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y45         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.317    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X59Y45         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.850    -0.835    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X59Y45         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.250    -0.585    
                         clock uncertainty            0.106    -0.478    
    SLICE_X59Y45         FDRE (Hold_fdre_C_D)         0.066    -0.412    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.894%)  route 0.087ns (26.106%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.556    -0.623    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.148    -0.475 r  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          0.087    -0.388    vga/vcount[9]
    SLICE_X50Y44         LUT6 (Prop_lut6_I4_O)        0.098    -0.290 r  vga/vcounter[10]_i_3/O
                         net (fo=1, routed)           0.000    -0.290    vga/plusOp[10]
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.823    -0.862    vga/CLK
    SLICE_X50Y44         FDRE                                         r  vga/vcounter_reg[10]/C
                         clock pessimism              0.239    -0.623    
                         clock uncertainty            0.106    -0.516    
    SLICE_X50Y44         FDRE (Hold_fdre_C_D)         0.121    -0.395    vga/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.495%)  route 0.155ns (45.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.560    -0.619    vga/CLK
    SLICE_X47Y46         FDRE                                         r  vga/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  vga/hcounter_reg[6]/Q
                         net (fo=15, routed)          0.155    -0.322    vga/hcount[6]
    SLICE_X48Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.277 r  vga/addrb0_i_2/O
                         net (fo=2, routed)           0.000    -0.277    vga/D[10]
    SLICE_X48Y47         FDRE                                         r  vga/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.828    -0.857    vga/CLK
    SLICE_X48Y47         FDRE                                         r  vga/hcounter_reg[10]/C
                         clock pessimism              0.273    -0.584    
                         clock uncertainty            0.106    -0.477    
    SLICE_X48Y47         FDRE (Hold_fdre_C_D)         0.091    -0.386    vga/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.555    -0.624    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X53Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=1, routed)           0.176    -0.306    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X53Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.822    -0.863    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X53Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.239    -0.624    
                         clock uncertainty            0.106    -0.517    
    SLICE_X53Y41         FDRE (Hold_fdre_C_D)         0.070    -0.447    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.051%)  route 0.145ns (46.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.581    -0.598    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y45         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.145    -0.289    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X58Y45         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.850    -0.835    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y45         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.237    -0.598    
                         clock uncertainty            0.106    -0.491    
    SLICE_X58Y45         FDRE (Hold_fdre_C_D)         0.059    -0.432    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.597%)  route 0.173ns (51.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.580    -0.599    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=7, routed)           0.173    -0.261    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X59Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.849    -0.836    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X59Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.250    -0.586    
                         clock uncertainty            0.106    -0.479    
    SLICE_X59Y41         FDRE (Hold_fdre_C_D)         0.070    -0.409    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.559    -0.620    vga/CLK
    SLICE_X49Y46         FDRE                                         r  vga/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.479 f  vga/vcounter_reg[0]/Q
                         net (fo=10, routed)          0.180    -0.298    vga/Q[0]
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.042    -0.256 r  vga/vcounter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    vga/vcounter[0]_i_1_n_0
    SLICE_X49Y46         FDRE                                         r  vga/vcounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.827    -0.858    vga/CLK
    SLICE_X49Y46         FDRE                                         r  vga/vcounter_reg[0]/C
                         clock pessimism              0.238    -0.620    
                         clock uncertainty            0.106    -0.513    
    SLICE_X49Y46         FDRE (Hold_fdre_C_D)         0.105    -0.408    vga/vcounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.152    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_wiz_0_1
  To Clock:  clk_5MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.746ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.356ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.746ns  (required time - arrival time)
  Source:                 disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/trigger_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_100MHz_clk_wiz_0_1 rise@190.000ns)
  Data Path Delay:        4.439ns  (logic 0.718ns (16.176%)  route 3.721ns (83.824%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 198.406 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 189.042 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  sysclk (IN)
                         net (fo=0)                   0.000   190.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.654   189.042    disp/clk_100MHz
    SLICE_X45Y55         FDRE                                         r  disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.419   189.461 f  disp/current_state_reg[1]/Q
                         net (fo=51, routed)          3.220   192.681    disp/LEDs_OBUF[1]
    SLICE_X37Y60         LUT5 (Prop_lut5_I2_O)        0.299   192.980 r  disp/trigger_i_1/O
                         net (fo=1, routed)           0.501   193.481    camctl/current_state_reg[2]
    SLICE_X33Y60         FDRE                                         r  camctl/trigger_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.480   198.406    camctl/clk_5MHz
    SLICE_X33Y60         FDRE                                         r  camctl/trigger_reg/C
                         clock pessimism              0.288   198.694    
                         clock uncertainty           -0.262   198.432    
    SLICE_X33Y60         FDRE (Setup_fdre_C_CE)      -0.205   198.227    camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                        198.227    
                         arrival time                        -193.481    
  -------------------------------------------------------------------
                         slack                                  4.746    

Slack (MET) :             5.111ns  (required time - arrival time)
  Source:                 disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_100MHz_clk_wiz_0_1 rise@190.000ns)
  Data Path Delay:        4.300ns  (logic 1.070ns (24.883%)  route 3.230ns (75.117%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 198.397 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 189.042 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  sysclk (IN)
                         net (fo=0)                   0.000   190.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.654   189.042    disp/clk_100MHz
    SLICE_X45Y55         FDRE                                         r  disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.419   189.461 f  disp/current_state_reg[1]/Q
                         net (fo=51, routed)          2.391   191.853    disp/LEDs_OBUF[1]
    SLICE_X42Y58         LUT3 (Prop_lut3_I0_O)        0.323   192.176 r  disp/LEDs_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.839   193.015    camctl/LEDs_OBUF[3]
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.328   193.343 r  camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000   193.343    camctl/next_state[1]
    SLICE_X37Y69         FDRE                                         r  camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.471   198.397    camctl/clk_5MHz
    SLICE_X37Y69         FDRE                                         r  camctl/state_reg[1]/C
                         clock pessimism              0.288   198.685    
                         clock uncertainty           -0.262   198.423    
    SLICE_X37Y69         FDRE (Setup_fdre_C_D)        0.031   198.454    camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                        198.454    
                         arrival time                        -193.343    
  -------------------------------------------------------------------
                         slack                                  5.111    

Slack (MET) :             6.571ns  (required time - arrival time)
  Source:                 disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_100MHz_clk_wiz_0_1 rise@190.000ns)
  Data Path Delay:        2.850ns  (logic 0.718ns (25.194%)  route 2.132ns (74.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 198.406 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 189.042 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  sysclk (IN)
                         net (fo=0)                   0.000   190.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.654   189.042    disp/clk_100MHz
    SLICE_X45Y55         FDRE                                         r  disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.419   189.461 f  disp/current_state_reg[1]/Q
                         net (fo=51, routed)          2.132   191.593    camctl/LEDs_OBUF[1]
    SLICE_X37Y60         LUT6 (Prop_lut6_I5_O)        0.299   191.892 r  camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000   191.892    camctl/next_state[0]
    SLICE_X37Y60         FDRE                                         r  camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.480   198.406    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/state_reg[0]/C
                         clock pessimism              0.288   198.694    
                         clock uncertainty           -0.262   198.432    
    SLICE_X37Y60         FDRE (Setup_fdre_C_D)        0.031   198.463    camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                        198.463    
                         arrival time                        -191.892    
  -------------------------------------------------------------------
                         slack                                  6.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.186ns (18.135%)  route 0.840ns (81.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.558    -0.621    disp/clk_100MHz
    SLICE_X45Y55         FDRE                                         r  disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.480 f  disp/current_state_reg[0]/Q
                         net (fo=65, routed)          0.840     0.360    camctl/LEDs_OBUF[0]
    SLICE_X37Y60         LUT6 (Prop_lut6_I4_O)        0.045     0.405 r  camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.405    camctl/next_state[0]
    SLICE_X37Y60         FDRE                                         r  camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.824    -0.861    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/state_reg[0]/C
                         clock pessimism              0.556    -0.305    
                         clock uncertainty            0.262    -0.043    
    SLICE_X37Y60         FDRE (Hold_fdre_C_D)         0.092     0.049    camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.288ns  (logic 0.300ns (23.292%)  route 0.988ns (76.708%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.558    -0.621    disp/clk_100MHz
    SLICE_X45Y55         FDRE                                         r  disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.480 f  disp/current_state_reg[0]/Q
                         net (fo=65, routed)          0.654     0.175    disp/LEDs_OBUF[0]
    SLICE_X42Y58         LUT3 (Prop_lut3_I1_O)        0.048     0.223 r  disp/LEDs_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.334     0.556    camctl/LEDs_OBUF[3]
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.111     0.667 r  camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.667    camctl/next_state[1]
    SLICE_X37Y69         FDRE                                         r  camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    camctl/clk_5MHz
    SLICE_X37Y69         FDRE                                         r  camctl/state_reg[1]/C
                         clock pessimism              0.556    -0.313    
                         clock uncertainty            0.262    -0.051    
    SLICE_X37Y69         FDRE (Hold_fdre_C_D)         0.092     0.041    camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/trigger_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.286ns  (logic 0.186ns (14.464%)  route 1.100ns (85.536%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.558    -0.621    disp/clk_100MHz
    SLICE_X45Y54         FDRE                                         r  disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.480 f  disp/current_state_reg[2]/Q
                         net (fo=47, routed)          0.913     0.433    disp/LEDs_OBUF[2]
    SLICE_X37Y60         LUT5 (Prop_lut5_I0_O)        0.045     0.478 r  disp/trigger_i_1/O
                         net (fo=1, routed)           0.187     0.665    camctl/current_state_reg[2]
    SLICE_X33Y60         FDRE                                         r  camctl/trigger_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.825    -0.860    camctl/clk_5MHz
    SLICE_X33Y60         FDRE                                         r  camctl/trigger_reg/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.262    -0.042    
    SLICE_X33Y60         FDRE (Hold_fdre_C_CE)       -0.039    -0.081    camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                           0.665    
  -------------------------------------------------------------------
                         slack                                  0.746    





---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0_1
  To Clock:  clk_5MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      177.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             177.254ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.180ns  (logic 7.539ns (33.990%)  route 14.641ns (66.010%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X39Y73         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.006     0.488    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y71         LUT1 (Prop_lut1_I0_O)        0.124     0.612 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.612    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.145 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.145    camctl/lwrite2_carry_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.262 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.262    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.379 r  camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.379    camctl/lwrite2_carry__1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.598 r  camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.572     2.170    camctl/A[16]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.377 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.379    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.897 f  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.489    camctl/lwrite0_n_92
    SLICE_X35Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.613 f  camctl/left_i_4/O
                         net (fo=54, routed)         12.027    20.640    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X106Y82        LUT6 (Prop_lut6_I0_O)        0.124    20.764 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__11/O
                         net (fo=1, routed)           0.441    21.205    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y16         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.642   198.568    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y16         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.044    
                         clock uncertainty           -0.142   198.902    
    RAMB36_X5Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.459    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.459    
                         arrival time                         -21.205    
  -------------------------------------------------------------------
                         slack                                177.254    

Slack (MET) :             178.158ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.280ns  (logic 7.539ns (35.428%)  route 13.741ns (64.572%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 198.572 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X39Y73         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.006     0.488    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y71         LUT1 (Prop_lut1_I0_O)        0.124     0.612 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.612    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.145 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.145    camctl/lwrite2_carry_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.262 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.262    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.379 r  camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.379    camctl/lwrite2_carry__1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.598 r  camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.572     2.170    camctl/A[16]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.377 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.379    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.897 r  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.489    camctl/lwrite0_n_92
    SLICE_X35Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.613 r  camctl/left_i_4/O
                         net (fo=54, routed)         11.127    19.740    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X106Y87        LUT6 (Prop_lut6_I2_O)        0.124    19.864 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__13/O
                         net (fo=1, routed)           0.441    20.305    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y17         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646   198.572    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y17         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.048    
                         clock uncertainty           -0.142   198.906    
    RAMB36_X5Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.463    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.463    
                         arrival time                         -20.305    
  -------------------------------------------------------------------
                         slack                                178.158    

Slack (MET) :             178.243ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.368ns  (logic 7.539ns (35.282%)  route 13.829ns (64.718%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 198.746 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X39Y73         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.006     0.488    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y71         LUT1 (Prop_lut1_I0_O)        0.124     0.612 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.612    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.145 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.145    camctl/lwrite2_carry_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.262 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.262    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.379 r  camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.379    camctl/lwrite2_carry__1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.598 r  camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.572     2.170    camctl/A[16]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.377 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.379    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.897 r  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.489    camctl/lwrite0_n_92
    SLICE_X35Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.613 r  camctl/left_i_4/O
                         net (fo=54, routed)         10.570    19.183    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X90Y137        LUT6 (Prop_lut6_I2_O)        0.124    19.307 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__5/O
                         net (fo=1, routed)           1.086    20.393    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y29         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.819   198.746    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y29         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.222    
                         clock uncertainty           -0.142   199.080    
    RAMB36_X4Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.637    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.637    
                         arrival time                         -20.393    
  -------------------------------------------------------------------
                         slack                                178.243    

Slack (MET) :             178.431ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.183ns  (logic 7.539ns (35.589%)  route 13.644ns (64.411%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 198.749 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X39Y73         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.006     0.488    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y71         LUT1 (Prop_lut1_I0_O)        0.124     0.612 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.612    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.145 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.145    camctl/lwrite2_carry_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.262 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.262    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.379 r  camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.379    camctl/lwrite2_carry__1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.598 r  camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.572     2.170    camctl/A[16]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.377 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.379    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.897 f  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.489    camctl/lwrite0_n_92
    SLICE_X35Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.613 f  camctl/left_i_4/O
                         net (fo=54, routed)         10.493    19.106    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X106Y137       LUT6 (Prop_lut6_I2_O)        0.124    19.230 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT/O
                         net (fo=1, routed)           0.979    20.209    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y28         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.822   198.749    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y28         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.225    
                         clock uncertainty           -0.142   199.083    
    RAMB36_X5Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.640    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.640    
                         arrival time                         -20.209    
  -------------------------------------------------------------------
                         slack                                178.431    

Slack (MET) :             178.470ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.140ns  (logic 7.539ns (35.662%)  route 13.601ns (64.338%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 198.745 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X39Y73         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.006     0.488    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y71         LUT1 (Prop_lut1_I0_O)        0.124     0.612 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.612    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.145 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.145    camctl/lwrite2_carry_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.262 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.262    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.379 r  camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.379    camctl/lwrite2_carry__1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.598 r  camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.572     2.170    camctl/A[16]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.377 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.379    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.897 f  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.489    camctl/lwrite0_n_92
    SLICE_X35Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.613 f  camctl/left_i_4/O
                         net (fo=54, routed)         10.556    19.169    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X90Y137        LUT6 (Prop_lut6_I0_O)        0.124    19.293 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__3/O
                         net (fo=1, routed)           0.872    20.165    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y28         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.818   198.745    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y28         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.221    
                         clock uncertainty           -0.142   199.079    
    RAMB36_X4Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.636    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.636    
                         arrival time                         -20.165    
  -------------------------------------------------------------------
                         slack                                178.470    

Slack (MET) :             178.542ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.072ns  (logic 7.539ns (35.778%)  route 13.533ns (64.222%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 198.749 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X39Y73         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.006     0.488    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y71         LUT1 (Prop_lut1_I0_O)        0.124     0.612 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.612    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.145 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.145    camctl/lwrite2_carry_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.262 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.262    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.379 r  camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.379    camctl/lwrite2_carry__1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.598 r  camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.572     2.170    camctl/A[16]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.377 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.379    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.897 f  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.489    camctl/lwrite0_n_92
    SLICE_X35Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.613 f  camctl/left_i_4/O
                         net (fo=54, routed)         10.919    19.532    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X106Y102       LUT6 (Prop_lut6_I0_O)        0.124    19.656 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__16/O
                         net (fo=1, routed)           0.441    20.097    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y20         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.822   198.749    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y20         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.225    
                         clock uncertainty           -0.142   199.083    
    RAMB36_X5Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.640    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.640    
                         arrival time                         -20.097    
  -------------------------------------------------------------------
                         slack                                178.542    

Slack (MET) :             178.577ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.862ns  (logic 7.539ns (36.137%)  route 13.323ns (63.863%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X39Y73         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.006     0.488    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y71         LUT1 (Prop_lut1_I0_O)        0.124     0.612 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.612    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.145 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.145    camctl/lwrite2_carry_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.262 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.262    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.379 r  camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.379    camctl/lwrite2_carry__1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.598 r  camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.572     2.170    camctl/A[16]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.377 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.379    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.897 f  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.489    camctl/lwrite0_n_92
    SLICE_X35Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.613 f  camctl/left_i_4/O
                         net (fo=54, routed)         10.709    19.323    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X106Y92        LUT6 (Prop_lut6_I0_O)        0.124    19.447 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__7/O
                         net (fo=1, routed)           0.441    19.888    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y18         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.648   198.574    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y18         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.050    
                         clock uncertainty           -0.142   198.908    
    RAMB36_X5Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.465    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.465    
                         arrival time                         -19.888    
  -------------------------------------------------------------------
                         slack                                178.577    

Slack (MET) :             178.599ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.009ns  (logic 7.539ns (35.885%)  route 13.470ns (64.115%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 198.743 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X39Y73         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.006     0.488    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y71         LUT1 (Prop_lut1_I0_O)        0.124     0.612 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.612    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.145 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.145    camctl/lwrite2_carry_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.262 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.262    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.379 r  camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.379    camctl/lwrite2_carry__1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.598 r  camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.572     2.170    camctl/A[16]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.377 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.379    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.897 r  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.489    camctl/lwrite0_n_92
    SLICE_X35Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.613 r  camctl/left_i_4/O
                         net (fo=54, routed)         10.747    19.360    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[13]
    SLICE_X91Y137        LUT6 (Prop_lut6_I2_O)        0.124    19.484 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.551    20.034    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena_array[7]
    RAMB36_X4Y27         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.816   198.743    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y27         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.219    
                         clock uncertainty           -0.142   199.077    
    RAMB36_X4Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.634    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.634    
                         arrival time                         -20.034    
  -------------------------------------------------------------------
                         slack                                178.599    

Slack (MET) :             178.671ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.770ns  (logic 7.539ns (36.298%)  route 13.231ns (63.702%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X39Y73         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.006     0.488    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y71         LUT1 (Prop_lut1_I0_O)        0.124     0.612 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.612    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.145 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.145    camctl/lwrite2_carry_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.262 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.262    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.379 r  camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.379    camctl/lwrite2_carry__1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.598 r  camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.572     2.170    camctl/A[16]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.377 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.379    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.897 r  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.489    camctl/lwrite0_n_92
    SLICE_X35Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.613 r  camctl/left_i_4/O
                         net (fo=54, routed)         10.617    19.230    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addra[13]
    SLICE_X106Y97        LUT6 (Prop_lut6_I2_O)        0.124    19.354 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.441    19.795    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/ena_array[23]
    RAMB36_X5Y19         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.649   198.575    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y19         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.051    
                         clock uncertainty           -0.142   198.909    
    RAMB36_X5Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.466    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.466    
                         arrival time                         -19.795    
  -------------------------------------------------------------------
                         slack                                178.671    

Slack (MET) :             178.742ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.871ns  (logic 7.539ns (36.122%)  route 13.332ns (63.878%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 198.747 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X39Y73         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.006     0.488    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y71         LUT1 (Prop_lut1_I0_O)        0.124     0.612 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.612    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.145 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.145    camctl/lwrite2_carry_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.262 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.262    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.379 r  camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.379    camctl/lwrite2_carry__1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.598 r  camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.572     2.170    camctl/A[16]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.377 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.379    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.897 r  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.489    camctl/lwrite0_n_92
    SLICE_X35Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.613 r  camctl/left_i_4/O
                         net (fo=54, routed)         10.718    19.331    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X106Y107       LUT6 (Prop_lut6_I2_O)        0.124    19.455 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__17/O
                         net (fo=1, routed)           0.441    19.896    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y21         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.820   198.747    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y21         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.223    
                         clock uncertainty           -0.142   199.081    
    RAMB36_X5Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.638    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.638    
                         arrival time                         -19.896    
  -------------------------------------------------------------------
                         slack                                178.742    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 camctl/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/fifo_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.187ns (50.048%)  route 0.187ns (49.952%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.550    -0.629    camctl/clk_5MHz
    SLICE_X37Y69         FDRE                                         r  camctl/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.488 f  camctl/state_reg[1]/Q
                         net (fo=14, routed)          0.187    -0.301    camctl/fifo_oe_reg_0[1]
    SLICE_X36Y69         LUT4 (Prop_lut4_I1_O)        0.046    -0.255 r  camctl/fifo_oe_i_1/O
                         net (fo=1, routed)           0.000    -0.255    camctl/fifo_oe_i_1_n_0
    SLICE_X36Y69         FDRE                                         r  camctl/fifo_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    camctl/clk_5MHz
    SLICE_X36Y69         FDRE                                         r  camctl/fifo_oe_reg/C
                         clock pessimism              0.253    -0.616    
                         clock uncertainty            0.142    -0.473    
    SLICE_X36Y69         FDRE (Hold_fdre_C_D)         0.133    -0.340    camctl/fifo_oe_reg
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.287%)  route 0.144ns (40.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X34Y69         FDRE                                         r  camctl/pixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  camctl/pixel_reg[3]/Q
                         net (fo=8, routed)           0.144    -0.319    camctl/pixel[3]
    SLICE_X33Y70         LUT6 (Prop_lut6_I4_O)        0.045    -0.274 r  camctl/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    camctl/pixel[5]_i_1_n_0
    SLICE_X33Y70         FDRE                                         r  camctl/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    camctl/clk_5MHz
    SLICE_X33Y70         FDRE                                         r  camctl/pixel_reg[5]/C
                         clock pessimism              0.272    -0.597    
                         clock uncertainty            0.142    -0.454    
    SLICE_X33Y70         FDRE (Hold_fdre_C_D)         0.092    -0.362    camctl/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 camctl/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/buffer_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.007%)  route 0.146ns (43.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  camctl/state_reg[0]/Q
                         net (fo=14, routed)          0.146    -0.335    camctl/fifo_oe_reg_0[0]
    SLICE_X37Y60         LUT3 (Prop_lut3_I1_O)        0.045    -0.290 r  camctl/buffer_ready_i_1/O
                         net (fo=1, routed)           0.000    -0.290    camctl/buffer_ready_i_1_n_0
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.824    -0.861    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/buffer_ready_reg/C
                         clock pessimism              0.238    -0.623    
                         clock uncertainty            0.142    -0.480    
    SLICE_X37Y60         FDRE (Hold_fdre_C_D)         0.091    -0.389    camctl/buffer_ready_reg
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X33Y69         FDRE                                         r  camctl/pixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  camctl/pixel_reg[4]/Q
                         net (fo=6, routed)           0.168    -0.317    camctl/pixel[4]
    SLICE_X33Y69         LUT5 (Prop_lut5_I4_O)        0.042    -0.275 r  camctl/pixel[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    camctl/pixel[4]_i_1_n_0
    SLICE_X33Y69         FDRE                                         r  camctl/pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.817    -0.868    camctl/clk_5MHz
    SLICE_X33Y69         FDRE                                         r  camctl/pixel_reg[4]/C
                         clock pessimism              0.241    -0.627    
                         clock uncertainty            0.142    -0.484    
    SLICE_X33Y69         FDRE (Hold_fdre_C_D)         0.105    -0.379    camctl/pixel_reg[4]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 camctl/num_lines_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/num_lines_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    camctl/clk_5MHz
    SLICE_X38Y72         FDRE                                         r  camctl/num_lines_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.467 f  camctl/num_lines_reg[0]/Q
                         net (fo=5, routed)           0.175    -0.291    camctl/num_lines_reg_n_0_[0]
    SLICE_X38Y72         LUT1 (Prop_lut1_I0_O)        0.043    -0.248 r  camctl/num_lines[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    camctl/num_lines[0]_i_1_n_0
    SLICE_X38Y72         FDRE                                         r  camctl/num_lines_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.813    -0.872    camctl/clk_5MHz
    SLICE_X38Y72         FDRE                                         r  camctl/num_lines_reg[0]/C
                         clock pessimism              0.241    -0.631    
                         clock uncertainty            0.142    -0.488    
    SLICE_X38Y72         FDRE (Hold_fdre_C_D)         0.133    -0.355    camctl/num_lines_reg[0]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.551    -0.628    camctl/clk_5MHz
    SLICE_X33Y70         FDRE                                         r  camctl/pixel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  camctl/pixel_reg[7]/Q
                         net (fo=8, routed)           0.181    -0.305    camctl/pixel[7]
    SLICE_X33Y70         LUT5 (Prop_lut5_I3_O)        0.043    -0.262 r  camctl/pixel[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.262    camctl/pixel[8]_i_3_n_0
    SLICE_X33Y70         FDRE                                         r  camctl/pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    camctl/clk_5MHz
    SLICE_X33Y70         FDRE                                         r  camctl/pixel_reg[8]/C
                         clock pessimism              0.241    -0.628    
                         clock uncertainty            0.142    -0.485    
    SLICE_X33Y70         FDRE (Hold_fdre_C_D)         0.104    -0.381    camctl/pixel_reg[8]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.550    -0.629    camctl/clk_5MHz
    SLICE_X33Y71         FDRE                                         r  camctl/pixel_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  camctl/pixel_reg[9]/Q
                         net (fo=6, routed)           0.168    -0.319    camctl/pixel[9]
    SLICE_X33Y71         LUT5 (Prop_lut5_I4_O)        0.045    -0.274 r  camctl/pixel[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    camctl/pixel[9]_i_1_n_0
    SLICE_X33Y71         FDRE                                         r  camctl/pixel_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.815    -0.870    camctl/clk_5MHz
    SLICE_X33Y71         FDRE                                         r  camctl/pixel_reg[9]/C
                         clock pessimism              0.241    -0.629    
                         clock uncertainty            0.142    -0.486    
    SLICE_X33Y71         FDRE (Hold_fdre_C_D)         0.091    -0.395    camctl/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 camctl/fifo_rrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/fifo_rrst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    camctl/clk_5MHz
    SLICE_X34Y67         FDRE                                         r  camctl/fifo_rrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  camctl/fifo_rrst_reg/Q
                         net (fo=3, routed)           0.175    -0.285    camctl/fifo_rrst
    SLICE_X34Y67         LUT6 (Prop_lut6_I4_O)        0.045    -0.240 r  camctl/fifo_rrst_i_1/O
                         net (fo=1, routed)           0.000    -0.240    camctl/fifo_rrst_i_1_n_0
    SLICE_X34Y67         FDRE                                         r  camctl/fifo_rrst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.819    -0.866    camctl/clk_5MHz
    SLICE_X34Y67         FDRE                                         r  camctl/fifo_rrst_reg/C
                         clock pessimism              0.241    -0.625    
                         clock uncertainty            0.142    -0.482    
    SLICE_X34Y67         FDRE (Hold_fdre_C_D)         0.120    -0.362    camctl/fifo_rrst_reg
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 camctl/wen_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/wen_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.300%)  route 0.170ns (47.700%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    camctl/clk_5MHz
    SLICE_X37Y72         FDRE                                         r  camctl/wen_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  camctl/wen_r_reg/Q
                         net (fo=28, routed)          0.170    -0.320    camctl/wen_r_reg_n_0
    SLICE_X37Y72         LUT5 (Prop_lut5_I4_O)        0.045    -0.275 r  camctl/wen_r_i_1/O
                         net (fo=1, routed)           0.000    -0.275    camctl/wen_r_i_1_n_0
    SLICE_X37Y72         FDRE                                         r  camctl/wen_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.813    -0.872    camctl/clk_5MHz
    SLICE_X37Y72         FDRE                                         r  camctl/wen_r_reg/C
                         clock pessimism              0.241    -0.631    
                         clock uncertainty            0.142    -0.488    
    SLICE_X37Y72         FDRE (Hold_fdre_C_D)         0.091    -0.397    camctl/wen_r_reg
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 camctl/wen_l_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/wen_l_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.887%)  route 0.172ns (48.113%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.550    -0.629    camctl/clk_5MHz
    SLICE_X35Y72         FDRE                                         r  camctl/wen_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  camctl/wen_l_reg/Q
                         net (fo=28, routed)          0.172    -0.315    camctl/wen_l
    SLICE_X35Y72         LUT5 (Prop_lut5_I4_O)        0.045    -0.270 r  camctl/wen_l_i_1/O
                         net (fo=1, routed)           0.000    -0.270    camctl/wen_l_i_1_n_0
    SLICE_X35Y72         FDRE                                         r  camctl/wen_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.814    -0.871    camctl/clk_5MHz
    SLICE_X35Y72         FDRE                                         r  camctl/wen_l_reg/C
                         clock pessimism              0.242    -0.629    
                         clock uncertainty            0.142    -0.486    
    SLICE_X35Y72         FDRE (Hold_fdre_C_D)         0.092    -0.394    camctl/wen_l_reg
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.124    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_wiz_0
  To Clock:  clk_5MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.746ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.356ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.746ns  (required time - arrival time)
  Source:                 disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/trigger_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_100MHz_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        4.439ns  (logic 0.718ns (16.176%)  route 3.721ns (83.824%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 198.406 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 189.042 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  sysclk (IN)
                         net (fo=0)                   0.000   190.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.654   189.042    disp/clk_100MHz
    SLICE_X45Y55         FDRE                                         r  disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.419   189.461 f  disp/current_state_reg[1]/Q
                         net (fo=51, routed)          3.220   192.681    disp/LEDs_OBUF[1]
    SLICE_X37Y60         LUT5 (Prop_lut5_I2_O)        0.299   192.980 r  disp/trigger_i_1/O
                         net (fo=1, routed)           0.501   193.481    camctl/current_state_reg[2]
    SLICE_X33Y60         FDRE                                         r  camctl/trigger_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.480   198.406    camctl/clk_5MHz
    SLICE_X33Y60         FDRE                                         r  camctl/trigger_reg/C
                         clock pessimism              0.288   198.694    
                         clock uncertainty           -0.262   198.432    
    SLICE_X33Y60         FDRE (Setup_fdre_C_CE)      -0.205   198.227    camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                        198.227    
                         arrival time                        -193.481    
  -------------------------------------------------------------------
                         slack                                  4.746    

Slack (MET) :             5.111ns  (required time - arrival time)
  Source:                 disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_100MHz_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        4.300ns  (logic 1.070ns (24.883%)  route 3.230ns (75.117%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 198.397 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 189.042 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  sysclk (IN)
                         net (fo=0)                   0.000   190.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.654   189.042    disp/clk_100MHz
    SLICE_X45Y55         FDRE                                         r  disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.419   189.461 f  disp/current_state_reg[1]/Q
                         net (fo=51, routed)          2.391   191.853    disp/LEDs_OBUF[1]
    SLICE_X42Y58         LUT3 (Prop_lut3_I0_O)        0.323   192.176 r  disp/LEDs_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.839   193.015    camctl/LEDs_OBUF[3]
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.328   193.343 r  camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000   193.343    camctl/next_state[1]
    SLICE_X37Y69         FDRE                                         r  camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.471   198.397    camctl/clk_5MHz
    SLICE_X37Y69         FDRE                                         r  camctl/state_reg[1]/C
                         clock pessimism              0.288   198.685    
                         clock uncertainty           -0.262   198.423    
    SLICE_X37Y69         FDRE (Setup_fdre_C_D)        0.031   198.454    camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                        198.454    
                         arrival time                        -193.343    
  -------------------------------------------------------------------
                         slack                                  5.111    

Slack (MET) :             6.571ns  (required time - arrival time)
  Source:                 disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_100MHz_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        2.850ns  (logic 0.718ns (25.194%)  route 2.132ns (74.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 198.406 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 189.042 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  sysclk (IN)
                         net (fo=0)                   0.000   190.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         1.654   189.042    disp/clk_100MHz
    SLICE_X45Y55         FDRE                                         r  disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.419   189.461 f  disp/current_state_reg[1]/Q
                         net (fo=51, routed)          2.132   191.593    camctl/LEDs_OBUF[1]
    SLICE_X37Y60         LUT6 (Prop_lut6_I5_O)        0.299   191.892 r  camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000   191.892    camctl/next_state[0]
    SLICE_X37Y60         FDRE                                         r  camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.480   198.406    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/state_reg[0]/C
                         clock pessimism              0.288   198.694    
                         clock uncertainty           -0.262   198.432    
    SLICE_X37Y60         FDRE (Setup_fdre_C_D)        0.031   198.463    camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                        198.463    
                         arrival time                        -191.892    
  -------------------------------------------------------------------
                         slack                                  6.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.186ns (18.135%)  route 0.840ns (81.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.558    -0.621    disp/clk_100MHz
    SLICE_X45Y55         FDRE                                         r  disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.480 f  disp/current_state_reg[0]/Q
                         net (fo=65, routed)          0.840     0.360    camctl/LEDs_OBUF[0]
    SLICE_X37Y60         LUT6 (Prop_lut6_I4_O)        0.045     0.405 r  camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.405    camctl/next_state[0]
    SLICE_X37Y60         FDRE                                         r  camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.824    -0.861    camctl/clk_5MHz
    SLICE_X37Y60         FDRE                                         r  camctl/state_reg[0]/C
                         clock pessimism              0.556    -0.305    
                         clock uncertainty            0.262    -0.043    
    SLICE_X37Y60         FDRE (Hold_fdre_C_D)         0.092     0.049    camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.288ns  (logic 0.300ns (23.292%)  route 0.988ns (76.708%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.558    -0.621    disp/clk_100MHz
    SLICE_X45Y55         FDRE                                         r  disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.480 f  disp/current_state_reg[0]/Q
                         net (fo=65, routed)          0.654     0.175    disp/LEDs_OBUF[0]
    SLICE_X42Y58         LUT3 (Prop_lut3_I1_O)        0.048     0.223 r  disp/LEDs_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.334     0.556    camctl/LEDs_OBUF[3]
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.111     0.667 r  camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.667    camctl/next_state[1]
    SLICE_X37Y69         FDRE                                         r  camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    camctl/clk_5MHz
    SLICE_X37Y69         FDRE                                         r  camctl/state_reg[1]/C
                         clock pessimism              0.556    -0.313    
                         clock uncertainty            0.262    -0.051    
    SLICE_X37Y69         FDRE (Hold_fdre_C_D)         0.092     0.041    camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/trigger_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.286ns  (logic 0.186ns (14.464%)  route 1.100ns (85.536%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=905, routed)         0.558    -0.621    disp/clk_100MHz
    SLICE_X45Y54         FDRE                                         r  disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.480 f  disp/current_state_reg[2]/Q
                         net (fo=47, routed)          0.913     0.433    disp/LEDs_OBUF[2]
    SLICE_X37Y60         LUT5 (Prop_lut5_I0_O)        0.045     0.478 r  disp/trigger_i_1/O
                         net (fo=1, routed)           0.187     0.665    camctl/current_state_reg[2]
    SLICE_X33Y60         FDRE                                         r  camctl/trigger_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.825    -0.860    camctl/clk_5MHz
    SLICE_X33Y60         FDRE                                         r  camctl/trigger_reg/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.262    -0.042    
    SLICE_X33Y60         FDRE (Hold_fdre_C_CE)       -0.039    -0.081    camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                           0.665    
  -------------------------------------------------------------------
                         slack                                  0.746    





