
Timer-Counter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005fcc  00400000  00400000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00405fcc  00405fcc  0000dfcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     0000087c  20000000  00405fd4  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000128  2000087c  00406850  0001087c  2**2
                  ALLOC
  4 .stack        00003004  200009a4  00406978  0001087c  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  0001087c  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000108a6  2**0
                  CONTENTS, READONLY
  7 .debug_info   00006886  00000000  00000000  00010901  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000f51  00000000  00000000  00017187  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00003d7c  00000000  00000000  000180d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000006b0  00000000  00000000  0001be54  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000620  00000000  00000000  0001c504  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001159d  00000000  00000000  0001cb24  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00006467  00000000  00000000  0002e0c1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000519d8  00000000  00000000  00034528  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000025c8  00000000  00000000  00085f00  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	200039a8 	.word	0x200039a8
  400004:	00400bd9 	.word	0x00400bd9
  400008:	00400ca1 	.word	0x00400ca1
  40000c:	00400ca1 	.word	0x00400ca1
  400010:	00400ca1 	.word	0x00400ca1
  400014:	00400ca1 	.word	0x00400ca1
  400018:	00400ca1 	.word	0x00400ca1
	...
  40002c:	00400ca1 	.word	0x00400ca1
  400030:	00400ca1 	.word	0x00400ca1
  400034:	00000000 	.word	0x00000000
  400038:	00400ca1 	.word	0x00400ca1
  40003c:	00400ca1 	.word	0x00400ca1
  400040:	00400ca1 	.word	0x00400ca1
  400044:	00400ca1 	.word	0x00400ca1
  400048:	00400ca1 	.word	0x00400ca1
  40004c:	00400ca1 	.word	0x00400ca1
  400050:	00400ca1 	.word	0x00400ca1
  400054:	00400ca1 	.word	0x00400ca1
  400058:	00400ca1 	.word	0x00400ca1
  40005c:	00400ca1 	.word	0x00400ca1
  400060:	00400ca1 	.word	0x00400ca1
  400064:	00400ca1 	.word	0x00400ca1
  400068:	00000000 	.word	0x00000000
  40006c:	004007c5 	.word	0x004007c5
  400070:	004007dd 	.word	0x004007dd
  400074:	004007f5 	.word	0x004007f5
  400078:	00400ca1 	.word	0x00400ca1
  40007c:	00400ca1 	.word	0x00400ca1
	...
  400088:	00400ca1 	.word	0x00400ca1
  40008c:	00400ca1 	.word	0x00400ca1
  400090:	00400ca1 	.word	0x00400ca1
  400094:	00400ca1 	.word	0x00400ca1
  400098:	00400ca1 	.word	0x00400ca1
  40009c:	004010ed 	.word	0x004010ed
  4000a0:	00400ca1 	.word	0x00400ca1
  4000a4:	00400ca1 	.word	0x00400ca1
  4000a8:	00400ca1 	.word	0x00400ca1
  4000ac:	00400ca1 	.word	0x00400ca1
  4000b0:	00400ca1 	.word	0x00400ca1
  4000b4:	00400ca1 	.word	0x00400ca1
  4000b8:	00400ca1 	.word	0x00400ca1
  4000bc:	00400ca1 	.word	0x00400ca1
  4000c0:	00400ca1 	.word	0x00400ca1
  4000c4:	00400ca1 	.word	0x00400ca1
  4000c8:	00400ca1 	.word	0x00400ca1

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	2000087c 	.word	0x2000087c
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00405fd4 	.word	0x00405fd4

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4808      	ldr	r0, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4908      	ldr	r1, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	00405fd4 	.word	0x00405fd4
  40011c:	20000880 	.word	0x20000880
  400120:	00405fd4 	.word	0x00405fd4
  400124:	00000000 	.word	0x00000000

00400128 <osc_enable>:
#define OSC_MAINCK_XTAL_HZ          BOARD_FREQ_MAINCK_XTAL          //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ        BOARD_FREQ_MAINCK_BYPASS        //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  400128:	b580      	push	{r7, lr}
  40012a:	b082      	sub	sp, #8
  40012c:	af00      	add	r7, sp, #0
  40012e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400130:	687b      	ldr	r3, [r7, #4]
  400132:	2b07      	cmp	r3, #7
  400134:	d830      	bhi.n	400198 <osc_enable+0x70>
  400136:	a201      	add	r2, pc, #4	; (adr r2, 40013c <osc_enable+0x14>)
  400138:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40013c:	00400199 	.word	0x00400199
  400140:	0040015d 	.word	0x0040015d
  400144:	00400165 	.word	0x00400165
  400148:	0040016d 	.word	0x0040016d
  40014c:	00400175 	.word	0x00400175
  400150:	0040017d 	.word	0x0040017d
  400154:	00400185 	.word	0x00400185
  400158:	0040018f 	.word	0x0040018f
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  40015c:	2000      	movs	r0, #0
  40015e:	4b10      	ldr	r3, [pc, #64]	; (4001a0 <osc_enable+0x78>)
  400160:	4798      	blx	r3
		break;
  400162:	e019      	b.n	400198 <osc_enable+0x70>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  400164:	2001      	movs	r0, #1
  400166:	4b0e      	ldr	r3, [pc, #56]	; (4001a0 <osc_enable+0x78>)
  400168:	4798      	blx	r3
		break;
  40016a:	e015      	b.n	400198 <osc_enable+0x70>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  40016c:	2000      	movs	r0, #0
  40016e:	4b0d      	ldr	r3, [pc, #52]	; (4001a4 <osc_enable+0x7c>)
  400170:	4798      	blx	r3
		break;
  400172:	e011      	b.n	400198 <osc_enable+0x70>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  400174:	2010      	movs	r0, #16
  400176:	4b0b      	ldr	r3, [pc, #44]	; (4001a4 <osc_enable+0x7c>)
  400178:	4798      	blx	r3
		break;
  40017a:	e00d      	b.n	400198 <osc_enable+0x70>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  40017c:	2020      	movs	r0, #32
  40017e:	4b09      	ldr	r3, [pc, #36]	; (4001a4 <osc_enable+0x7c>)
  400180:	4798      	blx	r3
		break;
  400182:	e009      	b.n	400198 <osc_enable+0x70>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400184:	2000      	movs	r0, #0
  400186:	213e      	movs	r1, #62	; 0x3e
  400188:	4b07      	ldr	r3, [pc, #28]	; (4001a8 <osc_enable+0x80>)
  40018a:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40018c:	e004      	b.n	400198 <osc_enable+0x70>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  40018e:	2001      	movs	r0, #1
  400190:	213e      	movs	r1, #62	; 0x3e
  400192:	4b05      	ldr	r3, [pc, #20]	; (4001a8 <osc_enable+0x80>)
  400194:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400196:	bf00      	nop
	}
}
  400198:	3708      	adds	r7, #8
  40019a:	46bd      	mov	sp, r7
  40019c:	bd80      	pop	{r7, pc}
  40019e:	bf00      	nop
  4001a0:	00400891 	.word	0x00400891
  4001a4:	004008fd 	.word	0x004008fd
  4001a8:	0040096d 	.word	0x0040096d

004001ac <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  4001ac:	b580      	push	{r7, lr}
  4001ae:	b082      	sub	sp, #8
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001b4:	687b      	ldr	r3, [r7, #4]
  4001b6:	2b07      	cmp	r3, #7
  4001b8:	d826      	bhi.n	400208 <osc_is_ready+0x5c>
  4001ba:	a201      	add	r2, pc, #4	; (adr r2, 4001c0 <osc_is_ready+0x14>)
  4001bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001c0:	004001e1 	.word	0x004001e1
  4001c4:	004001e5 	.word	0x004001e5
  4001c8:	004001e5 	.word	0x004001e5
  4001cc:	004001f7 	.word	0x004001f7
  4001d0:	004001f7 	.word	0x004001f7
  4001d4:	004001f7 	.word	0x004001f7
  4001d8:	004001f7 	.word	0x004001f7
  4001dc:	004001f7 	.word	0x004001f7
	case OSC_SLCK_32K_RC:
		return 1;
  4001e0:	2301      	movs	r3, #1
  4001e2:	e012      	b.n	40020a <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  4001e4:	4b0b      	ldr	r3, [pc, #44]	; (400214 <osc_is_ready+0x68>)
  4001e6:	4798      	blx	r3
  4001e8:	4603      	mov	r3, r0
  4001ea:	2b00      	cmp	r3, #0
  4001ec:	bf14      	ite	ne
  4001ee:	2301      	movne	r3, #1
  4001f0:	2300      	moveq	r3, #0
  4001f2:	b2db      	uxtb	r3, r3
  4001f4:	e009      	b.n	40020a <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4001f6:	4b08      	ldr	r3, [pc, #32]	; (400218 <osc_is_ready+0x6c>)
  4001f8:	4798      	blx	r3
  4001fa:	4603      	mov	r3, r0
  4001fc:	2b00      	cmp	r3, #0
  4001fe:	bf14      	ite	ne
  400200:	2301      	movne	r3, #1
  400202:	2300      	moveq	r3, #0
  400204:	b2db      	uxtb	r3, r3
  400206:	e000      	b.n	40020a <osc_is_ready+0x5e>
	}

	return 0;
  400208:	2300      	movs	r3, #0
}
  40020a:	4618      	mov	r0, r3
  40020c:	3708      	adds	r7, #8
  40020e:	46bd      	mov	sp, r7
  400210:	bd80      	pop	{r7, pc}
  400212:	bf00      	nop
  400214:	004008c9 	.word	0x004008c9
  400218:	004009e5 	.word	0x004009e5

0040021c <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  40021c:	b480      	push	{r7}
  40021e:	b083      	sub	sp, #12
  400220:	af00      	add	r7, sp, #0
  400222:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400224:	687b      	ldr	r3, [r7, #4]
  400226:	2b07      	cmp	r3, #7
  400228:	d825      	bhi.n	400276 <osc_get_rate+0x5a>
  40022a:	a201      	add	r2, pc, #4	; (adr r2, 400230 <osc_get_rate+0x14>)
  40022c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400230:	00400251 	.word	0x00400251
  400234:	00400257 	.word	0x00400257
  400238:	0040025d 	.word	0x0040025d
  40023c:	00400263 	.word	0x00400263
  400240:	00400267 	.word	0x00400267
  400244:	0040026b 	.word	0x0040026b
  400248:	0040026f 	.word	0x0040026f
  40024c:	00400273 	.word	0x00400273
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400250:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400254:	e010      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  400256:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40025a:	e00d      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  40025c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400260:	e00a      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  400262:	4b08      	ldr	r3, [pc, #32]	; (400284 <osc_get_rate+0x68>)
  400264:	e008      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  400266:	4b08      	ldr	r3, [pc, #32]	; (400288 <osc_get_rate+0x6c>)
  400268:	e006      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  40026a:	4b08      	ldr	r3, [pc, #32]	; (40028c <osc_get_rate+0x70>)
  40026c:	e004      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  40026e:	4b07      	ldr	r3, [pc, #28]	; (40028c <osc_get_rate+0x70>)
  400270:	e002      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400272:	4b06      	ldr	r3, [pc, #24]	; (40028c <osc_get_rate+0x70>)
  400274:	e000      	b.n	400278 <osc_get_rate+0x5c>
	}

	return 0;
  400276:	2300      	movs	r3, #0
}
  400278:	4618      	mov	r0, r3
  40027a:	370c      	adds	r7, #12
  40027c:	46bd      	mov	sp, r7
  40027e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400282:	4770      	bx	lr
  400284:	003d0900 	.word	0x003d0900
  400288:	007a1200 	.word	0x007a1200
  40028c:	00b71b00 	.word	0x00b71b00

00400290 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400290:	b580      	push	{r7, lr}
  400292:	b082      	sub	sp, #8
  400294:	af00      	add	r7, sp, #0
  400296:	4603      	mov	r3, r0
  400298:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  40029a:	bf00      	nop
  40029c:	79fb      	ldrb	r3, [r7, #7]
  40029e:	4618      	mov	r0, r3
  4002a0:	4b05      	ldr	r3, [pc, #20]	; (4002b8 <osc_wait_ready+0x28>)
  4002a2:	4798      	blx	r3
  4002a4:	4603      	mov	r3, r0
  4002a6:	f083 0301 	eor.w	r3, r3, #1
  4002aa:	b2db      	uxtb	r3, r3
  4002ac:	2b00      	cmp	r3, #0
  4002ae:	d1f5      	bne.n	40029c <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  4002b0:	3708      	adds	r7, #8
  4002b2:	46bd      	mov	sp, r7
  4002b4:	bd80      	pop	{r7, pc}
  4002b6:	bf00      	nop
  4002b8:	004001ad 	.word	0x004001ad

004002bc <pll_config_init>:
 * \note The SAM3S PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  4002bc:	b580      	push	{r7, lr}
  4002be:	b086      	sub	sp, #24
  4002c0:	af00      	add	r7, sp, #0
  4002c2:	60f8      	str	r0, [r7, #12]
  4002c4:	607a      	str	r2, [r7, #4]
  4002c6:	603b      	str	r3, [r7, #0]
  4002c8:	460b      	mov	r3, r1
  4002ca:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  4002cc:	7afb      	ldrb	r3, [r7, #11]
  4002ce:	4618      	mov	r0, r3
  4002d0:	4b0d      	ldr	r3, [pc, #52]	; (400308 <pll_config_init+0x4c>)
  4002d2:	4798      	blx	r3
  4002d4:	4602      	mov	r2, r0
  4002d6:	687b      	ldr	r3, [r7, #4]
  4002d8:	fbb2 f3f3 	udiv	r3, r2, r3
  4002dc:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  4002de:	697b      	ldr	r3, [r7, #20]
  4002e0:	683a      	ldr	r2, [r7, #0]
  4002e2:	fb02 f303 	mul.w	r3, r2, r3
  4002e6:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
	p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  4002e8:	683b      	ldr	r3, [r7, #0]
  4002ea:	3b01      	subs	r3, #1
  4002ec:	041a      	lsls	r2, r3, #16
  4002ee:	4b07      	ldr	r3, [pc, #28]	; (40030c <pll_config_init+0x50>)
  4002f0:	4013      	ands	r3, r2
  4002f2:	687a      	ldr	r2, [r7, #4]
  4002f4:	b2d2      	uxtb	r2, r2
  4002f6:	4313      	orrs	r3, r2
  4002f8:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
  4002fc:	68fb      	ldr	r3, [r7, #12]
  4002fe:	601a      	str	r2, [r3, #0]
}
  400300:	3718      	adds	r7, #24
  400302:	46bd      	mov	sp, r7
  400304:	bd80      	pop	{r7, pc}
  400306:	bf00      	nop
  400308:	0040021d 	.word	0x0040021d
  40030c:	07ff0000 	.word	0x07ff0000

00400310 <pll_enable>:
		PMC->CKGR_PLLBR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  400310:	b580      	push	{r7, lr}
  400312:	b082      	sub	sp, #8
  400314:	af00      	add	r7, sp, #0
  400316:	6078      	str	r0, [r7, #4]
  400318:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  40031a:	683b      	ldr	r3, [r7, #0]
  40031c:	2b00      	cmp	r3, #0
  40031e:	d108      	bne.n	400332 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  400320:	4b08      	ldr	r3, [pc, #32]	; (400344 <pll_enable+0x34>)
  400322:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400324:	4a08      	ldr	r2, [pc, #32]	; (400348 <pll_enable+0x38>)
  400326:	687b      	ldr	r3, [r7, #4]
  400328:	681b      	ldr	r3, [r3, #0]
  40032a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  40032e:	6293      	str	r3, [r2, #40]	; 0x28
  400330:	e005      	b.n	40033e <pll_enable+0x2e>
	} else {
		pmc_disable_pllbck();
  400332:	4b06      	ldr	r3, [pc, #24]	; (40034c <pll_enable+0x3c>)
  400334:	4798      	blx	r3
		PMC->CKGR_PLLBR = p_cfg->ctrl;
  400336:	4a04      	ldr	r2, [pc, #16]	; (400348 <pll_enable+0x38>)
  400338:	687b      	ldr	r3, [r7, #4]
  40033a:	681b      	ldr	r3, [r3, #0]
  40033c:	62d3      	str	r3, [r2, #44]	; 0x2c
	}
}
  40033e:	3708      	adds	r7, #8
  400340:	46bd      	mov	sp, r7
  400342:	bd80      	pop	{r7, pc}
  400344:	00400a01 	.word	0x00400a01
  400348:	400e0400 	.word	0x400e0400
  40034c:	00400a35 	.word	0x00400a35

00400350 <pll_is_locked>:
		pmc_disable_pllbck();
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  400350:	b580      	push	{r7, lr}
  400352:	b082      	sub	sp, #8
  400354:	af00      	add	r7, sp, #0
  400356:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  400358:	687b      	ldr	r3, [r7, #4]
  40035a:	2b00      	cmp	r3, #0
  40035c:	d103      	bne.n	400366 <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
  40035e:	4b05      	ldr	r3, [pc, #20]	; (400374 <pll_is_locked+0x24>)
  400360:	4798      	blx	r3
  400362:	4603      	mov	r3, r0
  400364:	e002      	b.n	40036c <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_pllbck();
  400366:	4b04      	ldr	r3, [pc, #16]	; (400378 <pll_is_locked+0x28>)
  400368:	4798      	blx	r3
  40036a:	4603      	mov	r3, r0
	}
}
  40036c:	4618      	mov	r0, r3
  40036e:	3708      	adds	r7, #8
  400370:	46bd      	mov	sp, r7
  400372:	bd80      	pop	{r7, pc}
  400374:	00400a19 	.word	0x00400a19
  400378:	00400a4d 	.word	0x00400a4d

0040037c <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  40037c:	b580      	push	{r7, lr}
  40037e:	b082      	sub	sp, #8
  400380:	af00      	add	r7, sp, #0
  400382:	4603      	mov	r3, r0
  400384:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400386:	79fb      	ldrb	r3, [r7, #7]
  400388:	3b03      	subs	r3, #3
  40038a:	2b04      	cmp	r3, #4
  40038c:	d808      	bhi.n	4003a0 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  40038e:	79fb      	ldrb	r3, [r7, #7]
  400390:	4618      	mov	r0, r3
  400392:	4b05      	ldr	r3, [pc, #20]	; (4003a8 <pll_enable_source+0x2c>)
  400394:	4798      	blx	r3
		osc_wait_ready(e_src);
  400396:	79fb      	ldrb	r3, [r7, #7]
  400398:	4618      	mov	r0, r3
  40039a:	4b04      	ldr	r3, [pc, #16]	; (4003ac <pll_enable_source+0x30>)
  40039c:	4798      	blx	r3
		break;
  40039e:	e000      	b.n	4003a2 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  4003a0:	bf00      	nop
	}
}
  4003a2:	3708      	adds	r7, #8
  4003a4:	46bd      	mov	sp, r7
  4003a6:	bd80      	pop	{r7, pc}
  4003a8:	00400129 	.word	0x00400129
  4003ac:	00400291 	.word	0x00400291

004003b0 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  4003b0:	b580      	push	{r7, lr}
  4003b2:	b082      	sub	sp, #8
  4003b4:	af00      	add	r7, sp, #0
  4003b6:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4003b8:	bf00      	nop
  4003ba:	6878      	ldr	r0, [r7, #4]
  4003bc:	4b04      	ldr	r3, [pc, #16]	; (4003d0 <pll_wait_for_lock+0x20>)
  4003be:	4798      	blx	r3
  4003c0:	4603      	mov	r3, r0
  4003c2:	2b00      	cmp	r3, #0
  4003c4:	d0f9      	beq.n	4003ba <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  4003c6:	2300      	movs	r3, #0
}
  4003c8:	4618      	mov	r0, r3
  4003ca:	3708      	adds	r7, #8
  4003cc:	46bd      	mov	sp, r7
  4003ce:	bd80      	pop	{r7, pc}
  4003d0:	00400351 	.word	0x00400351

004003d4 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  4003d4:	b580      	push	{r7, lr}
  4003d6:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  4003d8:	2006      	movs	r0, #6
  4003da:	4b04      	ldr	r3, [pc, #16]	; (4003ec <sysclk_get_main_hz+0x18>)
  4003dc:	4798      	blx	r3
  4003de:	4602      	mov	r2, r0
  4003e0:	4613      	mov	r3, r2
  4003e2:	009b      	lsls	r3, r3, #2
  4003e4:	4413      	add	r3, r2
  4003e6:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  4003e8:	4618      	mov	r0, r3
  4003ea:	bd80      	pop	{r7, pc}
  4003ec:	0040021d 	.word	0x0040021d

004003f0 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  4003f0:	b580      	push	{r7, lr}
  4003f2:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4003f4:	4b02      	ldr	r3, [pc, #8]	; (400400 <sysclk_get_cpu_hz+0x10>)
  4003f6:	4798      	blx	r3
  4003f8:	4603      	mov	r3, r0
  4003fa:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4003fc:	4618      	mov	r0, r3
  4003fe:	bd80      	pop	{r7, pc}
  400400:	004003d5 	.word	0x004003d5

00400404 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400404:	b590      	push	{r4, r7, lr}
  400406:	b083      	sub	sp, #12
  400408:	af00      	add	r7, sp, #0
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40040a:	4811      	ldr	r0, [pc, #68]	; (400450 <sysclk_init+0x4c>)
  40040c:	4b11      	ldr	r3, [pc, #68]	; (400454 <sysclk_init+0x50>)
  40040e:	4798      	blx	r3

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		struct pll_config pllcfg;

		pll_enable_source(CONFIG_PLL0_SOURCE);
  400410:	2006      	movs	r0, #6
  400412:	4b11      	ldr	r3, [pc, #68]	; (400458 <sysclk_init+0x54>)
  400414:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  400416:	1d3b      	adds	r3, r7, #4
  400418:	4618      	mov	r0, r3
  40041a:	2106      	movs	r1, #6
  40041c:	2201      	movs	r2, #1
  40041e:	2314      	movs	r3, #20
  400420:	4c0e      	ldr	r4, [pc, #56]	; (40045c <sysclk_init+0x58>)
  400422:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  400424:	1d3b      	adds	r3, r7, #4
  400426:	4618      	mov	r0, r3
  400428:	2100      	movs	r1, #0
  40042a:	4b0d      	ldr	r3, [pc, #52]	; (400460 <sysclk_init+0x5c>)
  40042c:	4798      	blx	r3
		pll_wait_for_lock(0);
  40042e:	2000      	movs	r0, #0
  400430:	4b0c      	ldr	r3, [pc, #48]	; (400464 <sysclk_init+0x60>)
  400432:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400434:	2010      	movs	r0, #16
  400436:	4b0c      	ldr	r3, [pc, #48]	; (400468 <sysclk_init+0x64>)
  400438:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40043a:	4b0c      	ldr	r3, [pc, #48]	; (40046c <sysclk_init+0x68>)
  40043c:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40043e:	4b0c      	ldr	r3, [pc, #48]	; (400470 <sysclk_init+0x6c>)
  400440:	4798      	blx	r3
  400442:	4603      	mov	r3, r0
  400444:	4618      	mov	r0, r3
  400446:	4b03      	ldr	r3, [pc, #12]	; (400454 <sysclk_init+0x50>)
  400448:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  40044a:	370c      	adds	r7, #12
  40044c:	46bd      	mov	sp, r7
  40044e:	bd90      	pop	{r4, r7, pc}
  400450:	07270e00 	.word	0x07270e00
  400454:	00400e45 	.word	0x00400e45
  400458:	0040037d 	.word	0x0040037d
  40045c:	004002bd 	.word	0x004002bd
  400460:	00400311 	.word	0x00400311
  400464:	004003b1 	.word	0x004003b1
  400468:	0040080d 	.word	0x0040080d
  40046c:	00400ca9 	.word	0x00400ca9
  400470:	004003f1 	.word	0x004003f1

00400474 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  400474:	b480      	push	{r7}
  400476:	b085      	sub	sp, #20
  400478:	af00      	add	r7, sp, #0
  40047a:	60f8      	str	r0, [r7, #12]
  40047c:	60b9      	str	r1, [r7, #8]
  40047e:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400480:	687b      	ldr	r3, [r7, #4]
  400482:	2b00      	cmp	r3, #0
  400484:	d003      	beq.n	40048e <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  400486:	68fb      	ldr	r3, [r7, #12]
  400488:	68ba      	ldr	r2, [r7, #8]
  40048a:	665a      	str	r2, [r3, #100]	; 0x64
  40048c:	e002      	b.n	400494 <pio_pull_up+0x20>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40048e:	68fb      	ldr	r3, [r7, #12]
  400490:	68ba      	ldr	r2, [r7, #8]
  400492:	661a      	str	r2, [r3, #96]	; 0x60
	}
}
  400494:	3714      	adds	r7, #20
  400496:	46bd      	mov	sp, r7
  400498:	f85d 7b04 	ldr.w	r7, [sp], #4
  40049c:	4770      	bx	lr
  40049e:	bf00      	nop

004004a0 <pio_set_debounce_filter>:
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 * \param ul_cut_off Cuts off frequency for debouncing filter.
 */
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
  4004a0:	b480      	push	{r7}
  4004a2:	b085      	sub	sp, #20
  4004a4:	af00      	add	r7, sp, #0
  4004a6:	60f8      	str	r0, [r7, #12]
  4004a8:	60b9      	str	r1, [r7, #8]
  4004aa:	607a      	str	r2, [r7, #4]
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  4004ac:	68fb      	ldr	r3, [r7, #12]
  4004ae:	68ba      	ldr	r2, [r7, #8]
  4004b0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  4004b4:	687b      	ldr	r3, [r7, #4]
  4004b6:	005b      	lsls	r3, r3, #1
  4004b8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4004bc:	fbb2 f3f3 	udiv	r3, r2, r3
  4004c0:	3b01      	subs	r3, #1
  4004c2:	f3c3 020d 	ubfx	r2, r3, #0, #14
  4004c6:	68fb      	ldr	r3, [r7, #12]
  4004c8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
			(2 * (ul_cut_off))) - 1);
}
  4004cc:	3714      	adds	r7, #20
  4004ce:	46bd      	mov	sp, r7
  4004d0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4004d4:	4770      	bx	lr
  4004d6:	bf00      	nop

004004d8 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  4004d8:	b580      	push	{r7, lr}
  4004da:	b084      	sub	sp, #16
  4004dc:	af00      	add	r7, sp, #0
  4004de:	60f8      	str	r0, [r7, #12]
  4004e0:	60b9      	str	r1, [r7, #8]
  4004e2:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  4004e4:	68f8      	ldr	r0, [r7, #12]
  4004e6:	68b9      	ldr	r1, [r7, #8]
  4004e8:	4b18      	ldr	r3, [pc, #96]	; (40054c <pio_set_input+0x74>)
  4004ea:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  4004ec:	687b      	ldr	r3, [r7, #4]
  4004ee:	f003 0301 	and.w	r3, r3, #1
  4004f2:	68f8      	ldr	r0, [r7, #12]
  4004f4:	68b9      	ldr	r1, [r7, #8]
  4004f6:	461a      	mov	r2, r3
  4004f8:	4b15      	ldr	r3, [pc, #84]	; (400550 <pio_set_input+0x78>)
  4004fa:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  4004fc:	687b      	ldr	r3, [r7, #4]
  4004fe:	f003 030a 	and.w	r3, r3, #10
  400502:	2b00      	cmp	r3, #0
  400504:	d003      	beq.n	40050e <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  400506:	68fb      	ldr	r3, [r7, #12]
  400508:	68ba      	ldr	r2, [r7, #8]
  40050a:	621a      	str	r2, [r3, #32]
  40050c:	e002      	b.n	400514 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  40050e:	68fb      	ldr	r3, [r7, #12]
  400510:	68ba      	ldr	r2, [r7, #8]
  400512:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  400514:	687b      	ldr	r3, [r7, #4]
  400516:	f003 0302 	and.w	r3, r3, #2
  40051a:	2b00      	cmp	r3, #0
  40051c:	d004      	beq.n	400528 <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  40051e:	68fb      	ldr	r3, [r7, #12]
  400520:	68ba      	ldr	r2, [r7, #8]
  400522:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  400526:	e008      	b.n	40053a <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  400528:	687b      	ldr	r3, [r7, #4]
  40052a:	f003 0308 	and.w	r3, r3, #8
  40052e:	2b00      	cmp	r3, #0
  400530:	d003      	beq.n	40053a <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  400532:	68fb      	ldr	r3, [r7, #12]
  400534:	68ba      	ldr	r2, [r7, #8]
  400536:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  40053a:	68fb      	ldr	r3, [r7, #12]
  40053c:	68ba      	ldr	r2, [r7, #8]
  40053e:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  400540:	68fb      	ldr	r3, [r7, #12]
  400542:	68ba      	ldr	r2, [r7, #8]
  400544:	601a      	str	r2, [r3, #0]
}
  400546:	3710      	adds	r7, #16
  400548:	46bd      	mov	sp, r7
  40054a:	bd80      	pop	{r7, pc}
  40054c:	00400645 	.word	0x00400645
  400550:	00400475 	.word	0x00400475

00400554 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  400554:	b580      	push	{r7, lr}
  400556:	b084      	sub	sp, #16
  400558:	af00      	add	r7, sp, #0
  40055a:	60f8      	str	r0, [r7, #12]
  40055c:	60b9      	str	r1, [r7, #8]
  40055e:	607a      	str	r2, [r7, #4]
  400560:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  400562:	68f8      	ldr	r0, [r7, #12]
  400564:	68b9      	ldr	r1, [r7, #8]
  400566:	4b12      	ldr	r3, [pc, #72]	; (4005b0 <pio_set_output+0x5c>)
  400568:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  40056a:	68f8      	ldr	r0, [r7, #12]
  40056c:	68b9      	ldr	r1, [r7, #8]
  40056e:	69ba      	ldr	r2, [r7, #24]
  400570:	4b10      	ldr	r3, [pc, #64]	; (4005b4 <pio_set_output+0x60>)
  400572:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  400574:	683b      	ldr	r3, [r7, #0]
  400576:	2b00      	cmp	r3, #0
  400578:	d003      	beq.n	400582 <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  40057a:	68fb      	ldr	r3, [r7, #12]
  40057c:	68ba      	ldr	r2, [r7, #8]
  40057e:	651a      	str	r2, [r3, #80]	; 0x50
  400580:	e002      	b.n	400588 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  400582:	68fb      	ldr	r3, [r7, #12]
  400584:	68ba      	ldr	r2, [r7, #8]
  400586:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400588:	687b      	ldr	r3, [r7, #4]
  40058a:	2b00      	cmp	r3, #0
  40058c:	d003      	beq.n	400596 <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  40058e:	68fb      	ldr	r3, [r7, #12]
  400590:	68ba      	ldr	r2, [r7, #8]
  400592:	631a      	str	r2, [r3, #48]	; 0x30
  400594:	e002      	b.n	40059c <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  400596:	68fb      	ldr	r3, [r7, #12]
  400598:	68ba      	ldr	r2, [r7, #8]
  40059a:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  40059c:	68fb      	ldr	r3, [r7, #12]
  40059e:	68ba      	ldr	r2, [r7, #8]
  4005a0:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  4005a2:	68fb      	ldr	r3, [r7, #12]
  4005a4:	68ba      	ldr	r2, [r7, #8]
  4005a6:	601a      	str	r2, [r3, #0]
}
  4005a8:	3710      	adds	r7, #16
  4005aa:	46bd      	mov	sp, r7
  4005ac:	bd80      	pop	{r7, pc}
  4005ae:	bf00      	nop
  4005b0:	00400645 	.word	0x00400645
  4005b4:	00400475 	.word	0x00400475

004005b8 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  4005b8:	b480      	push	{r7}
  4005ba:	b085      	sub	sp, #20
  4005bc:	af00      	add	r7, sp, #0
  4005be:	60f8      	str	r0, [r7, #12]
  4005c0:	60b9      	str	r1, [r7, #8]
  4005c2:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  4005c4:	687b      	ldr	r3, [r7, #4]
  4005c6:	f003 0310 	and.w	r3, r3, #16
  4005ca:	2b00      	cmp	r3, #0
  4005cc:	d020      	beq.n	400610 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  4005ce:	68fb      	ldr	r3, [r7, #12]
  4005d0:	68ba      	ldr	r2, [r7, #8]
  4005d2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  4005d6:	687b      	ldr	r3, [r7, #4]
  4005d8:	f003 0320 	and.w	r3, r3, #32
  4005dc:	2b00      	cmp	r3, #0
  4005de:	d004      	beq.n	4005ea <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  4005e0:	68fb      	ldr	r3, [r7, #12]
  4005e2:	68ba      	ldr	r2, [r7, #8]
  4005e4:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  4005e8:	e003      	b.n	4005f2 <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  4005ea:	68fb      	ldr	r3, [r7, #12]
  4005ec:	68ba      	ldr	r2, [r7, #8]
  4005ee:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  4005f2:	687b      	ldr	r3, [r7, #4]
  4005f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
  4005f8:	2b00      	cmp	r3, #0
  4005fa:	d004      	beq.n	400606 <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  4005fc:	68fb      	ldr	r3, [r7, #12]
  4005fe:	68ba      	ldr	r2, [r7, #8]
  400600:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  400604:	e008      	b.n	400618 <pio_configure_interrupt+0x60>
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  400606:	68fb      	ldr	r3, [r7, #12]
  400608:	68ba      	ldr	r2, [r7, #8]
  40060a:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  40060e:	e003      	b.n	400618 <pio_configure_interrupt+0x60>
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  400610:	68fb      	ldr	r3, [r7, #12]
  400612:	68ba      	ldr	r2, [r7, #8]
  400614:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	}
}
  400618:	3714      	adds	r7, #20
  40061a:	46bd      	mov	sp, r7
  40061c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400620:	4770      	bx	lr
  400622:	bf00      	nop

00400624 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  400624:	b480      	push	{r7}
  400626:	b083      	sub	sp, #12
  400628:	af00      	add	r7, sp, #0
  40062a:	6078      	str	r0, [r7, #4]
  40062c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_ISR;
  40062e:	687b      	ldr	r3, [r7, #4]
  400630:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
  400632:	687b      	ldr	r3, [r7, #4]
  400634:	683a      	ldr	r2, [r7, #0]
  400636:	641a      	str	r2, [r3, #64]	; 0x40
}
  400638:	370c      	adds	r7, #12
  40063a:	46bd      	mov	sp, r7
  40063c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400640:	4770      	bx	lr
  400642:	bf00      	nop

00400644 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  400644:	b480      	push	{r7}
  400646:	b083      	sub	sp, #12
  400648:	af00      	add	r7, sp, #0
  40064a:	6078      	str	r0, [r7, #4]
  40064c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  40064e:	687b      	ldr	r3, [r7, #4]
  400650:	683a      	ldr	r2, [r7, #0]
  400652:	645a      	str	r2, [r3, #68]	; 0x44
}
  400654:	370c      	adds	r7, #12
  400656:	46bd      	mov	sp, r7
  400658:	f85d 7b04 	ldr.w	r7, [sp], #4
  40065c:	4770      	bx	lr
  40065e:	bf00      	nop

00400660 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  400660:	b480      	push	{r7}
  400662:	b083      	sub	sp, #12
  400664:	af00      	add	r7, sp, #0
  400666:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  400668:	687b      	ldr	r3, [r7, #4]
  40066a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  40066c:	4618      	mov	r0, r3
  40066e:	370c      	adds	r7, #12
  400670:	46bd      	mov	sp, r7
  400672:	f85d 7b04 	ldr.w	r7, [sp], #4
  400676:	4770      	bx	lr

00400678 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  400678:	b480      	push	{r7}
  40067a:	b083      	sub	sp, #12
  40067c:	af00      	add	r7, sp, #0
  40067e:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  400680:	687b      	ldr	r3, [r7, #4]
  400682:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  400684:	4618      	mov	r0, r3
  400686:	370c      	adds	r7, #12
  400688:	46bd      	mov	sp, r7
  40068a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40068e:	4770      	bx	lr

00400690 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400690:	b580      	push	{r7, lr}
  400692:	b084      	sub	sp, #16
  400694:	af00      	add	r7, sp, #0
  400696:	6078      	str	r0, [r7, #4]
  400698:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  40069a:	6878      	ldr	r0, [r7, #4]
  40069c:	4b2a      	ldr	r3, [pc, #168]	; (400748 <pio_handler_process+0xb8>)
  40069e:	4798      	blx	r3
  4006a0:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  4006a2:	6878      	ldr	r0, [r7, #4]
  4006a4:	4b29      	ldr	r3, [pc, #164]	; (40074c <pio_handler_process+0xbc>)
  4006a6:	4798      	blx	r3
  4006a8:	4602      	mov	r2, r0
  4006aa:	68fb      	ldr	r3, [r7, #12]
  4006ac:	4013      	ands	r3, r2
  4006ae:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  4006b0:	68fb      	ldr	r3, [r7, #12]
  4006b2:	2b00      	cmp	r3, #0
  4006b4:	d038      	beq.n	400728 <pio_handler_process+0x98>
		/* Find triggering source */
		i = 0;
  4006b6:	2300      	movs	r3, #0
  4006b8:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  4006ba:	e032      	b.n	400722 <pio_handler_process+0x92>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  4006bc:	4a24      	ldr	r2, [pc, #144]	; (400750 <pio_handler_process+0xc0>)
  4006be:	68bb      	ldr	r3, [r7, #8]
  4006c0:	011b      	lsls	r3, r3, #4
  4006c2:	4413      	add	r3, r2
  4006c4:	681a      	ldr	r2, [r3, #0]
  4006c6:	683b      	ldr	r3, [r7, #0]
  4006c8:	429a      	cmp	r2, r3
  4006ca:	d123      	bne.n	400714 <pio_handler_process+0x84>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4006cc:	4a20      	ldr	r2, [pc, #128]	; (400750 <pio_handler_process+0xc0>)
  4006ce:	68bb      	ldr	r3, [r7, #8]
  4006d0:	011b      	lsls	r3, r3, #4
  4006d2:	4413      	add	r3, r2
  4006d4:	685a      	ldr	r2, [r3, #4]
  4006d6:	68fb      	ldr	r3, [r7, #12]
  4006d8:	4013      	ands	r3, r2
  4006da:	2b00      	cmp	r3, #0
  4006dc:	d01a      	beq.n	400714 <pio_handler_process+0x84>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4006de:	4a1c      	ldr	r2, [pc, #112]	; (400750 <pio_handler_process+0xc0>)
  4006e0:	68bb      	ldr	r3, [r7, #8]
  4006e2:	011b      	lsls	r3, r3, #4
  4006e4:	4413      	add	r3, r2
  4006e6:	3308      	adds	r3, #8
  4006e8:	685b      	ldr	r3, [r3, #4]
  4006ea:	4919      	ldr	r1, [pc, #100]	; (400750 <pio_handler_process+0xc0>)
  4006ec:	68ba      	ldr	r2, [r7, #8]
  4006ee:	0112      	lsls	r2, r2, #4
  4006f0:	440a      	add	r2, r1
  4006f2:	6810      	ldr	r0, [r2, #0]
  4006f4:	4916      	ldr	r1, [pc, #88]	; (400750 <pio_handler_process+0xc0>)
  4006f6:	68ba      	ldr	r2, [r7, #8]
  4006f8:	0112      	lsls	r2, r2, #4
  4006fa:	440a      	add	r2, r1
  4006fc:	6852      	ldr	r2, [r2, #4]
  4006fe:	4611      	mov	r1, r2
  400700:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  400702:	4a13      	ldr	r2, [pc, #76]	; (400750 <pio_handler_process+0xc0>)
  400704:	68bb      	ldr	r3, [r7, #8]
  400706:	011b      	lsls	r3, r3, #4
  400708:	4413      	add	r3, r2
  40070a:	685b      	ldr	r3, [r3, #4]
  40070c:	43db      	mvns	r3, r3
  40070e:	68fa      	ldr	r2, [r7, #12]
  400710:	4013      	ands	r3, r2
  400712:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  400714:	68bb      	ldr	r3, [r7, #8]
  400716:	3301      	adds	r3, #1
  400718:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  40071a:	68bb      	ldr	r3, [r7, #8]
  40071c:	2b06      	cmp	r3, #6
  40071e:	d900      	bls.n	400722 <pio_handler_process+0x92>
				break;
  400720:	e002      	b.n	400728 <pio_handler_process+0x98>

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  400722:	68fb      	ldr	r3, [r7, #12]
  400724:	2b00      	cmp	r3, #0
  400726:	d1c9      	bne.n	4006bc <pio_handler_process+0x2c>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  400728:	4b0a      	ldr	r3, [pc, #40]	; (400754 <pio_handler_process+0xc4>)
  40072a:	681b      	ldr	r3, [r3, #0]
  40072c:	2b00      	cmp	r3, #0
  40072e:	d007      	beq.n	400740 <pio_handler_process+0xb0>
		if (pio_capture_handler) {
  400730:	4b09      	ldr	r3, [pc, #36]	; (400758 <pio_handler_process+0xc8>)
  400732:	681b      	ldr	r3, [r3, #0]
  400734:	2b00      	cmp	r3, #0
  400736:	d003      	beq.n	400740 <pio_handler_process+0xb0>
			pio_capture_handler(p_pio);
  400738:	4b07      	ldr	r3, [pc, #28]	; (400758 <pio_handler_process+0xc8>)
  40073a:	681b      	ldr	r3, [r3, #0]
  40073c:	6878      	ldr	r0, [r7, #4]
  40073e:	4798      	blx	r3
		}
	}
#endif
}
  400740:	3710      	adds	r7, #16
  400742:	46bd      	mov	sp, r7
  400744:	bd80      	pop	{r7, pc}
  400746:	bf00      	nop
  400748:	00400661 	.word	0x00400661
  40074c:	00400679 	.word	0x00400679
  400750:	20000898 	.word	0x20000898
  400754:	2000094c 	.word	0x2000094c
  400758:	2000090c 	.word	0x2000090c

0040075c <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  40075c:	b580      	push	{r7, lr}
  40075e:	b086      	sub	sp, #24
  400760:	af00      	add	r7, sp, #0
  400762:	60f8      	str	r0, [r7, #12]
  400764:	60b9      	str	r1, [r7, #8]
  400766:	607a      	str	r2, [r7, #4]
  400768:	603b      	str	r3, [r7, #0]
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  40076a:	4b13      	ldr	r3, [pc, #76]	; (4007b8 <pio_handler_set+0x5c>)
  40076c:	681b      	ldr	r3, [r3, #0]
  40076e:	2b06      	cmp	r3, #6
  400770:	d901      	bls.n	400776 <pio_handler_set+0x1a>
		return 1;
  400772:	2301      	movs	r3, #1
  400774:	e01c      	b.n	4007b0 <pio_handler_set+0x54>

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
  400776:	4b10      	ldr	r3, [pc, #64]	; (4007b8 <pio_handler_set+0x5c>)
  400778:	681b      	ldr	r3, [r3, #0]
  40077a:	011b      	lsls	r3, r3, #4
  40077c:	4a0f      	ldr	r2, [pc, #60]	; (4007bc <pio_handler_set+0x60>)
  40077e:	4413      	add	r3, r2
  400780:	617b      	str	r3, [r7, #20]
	pSource->id = ul_id;
  400782:	697b      	ldr	r3, [r7, #20]
  400784:	68ba      	ldr	r2, [r7, #8]
  400786:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  400788:	697b      	ldr	r3, [r7, #20]
  40078a:	687a      	ldr	r2, [r7, #4]
  40078c:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  40078e:	697b      	ldr	r3, [r7, #20]
  400790:	683a      	ldr	r2, [r7, #0]
  400792:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  400794:	697b      	ldr	r3, [r7, #20]
  400796:	6a3a      	ldr	r2, [r7, #32]
  400798:	60da      	str	r2, [r3, #12]
	gs_ul_nb_sources++;
  40079a:	4b07      	ldr	r3, [pc, #28]	; (4007b8 <pio_handler_set+0x5c>)
  40079c:	681b      	ldr	r3, [r3, #0]
  40079e:	3301      	adds	r3, #1
  4007a0:	4a05      	ldr	r2, [pc, #20]	; (4007b8 <pio_handler_set+0x5c>)
  4007a2:	6013      	str	r3, [r2, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  4007a4:	68f8      	ldr	r0, [r7, #12]
  4007a6:	6879      	ldr	r1, [r7, #4]
  4007a8:	683a      	ldr	r2, [r7, #0]
  4007aa:	4b05      	ldr	r3, [pc, #20]	; (4007c0 <pio_handler_set+0x64>)
  4007ac:	4798      	blx	r3

	return 0;
  4007ae:	2300      	movs	r3, #0
}
  4007b0:	4618      	mov	r0, r3
  4007b2:	3718      	adds	r7, #24
  4007b4:	46bd      	mov	sp, r7
  4007b6:	bd80      	pop	{r7, pc}
  4007b8:	20000908 	.word	0x20000908
  4007bc:	20000898 	.word	0x20000898
  4007c0:	004005b9 	.word	0x004005b9

004007c4 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4007c4:	b580      	push	{r7, lr}
  4007c6:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  4007c8:	4802      	ldr	r0, [pc, #8]	; (4007d4 <PIOA_Handler+0x10>)
  4007ca:	210b      	movs	r1, #11
  4007cc:	4b02      	ldr	r3, [pc, #8]	; (4007d8 <PIOA_Handler+0x14>)
  4007ce:	4798      	blx	r3
}
  4007d0:	bd80      	pop	{r7, pc}
  4007d2:	bf00      	nop
  4007d4:	400e0e00 	.word	0x400e0e00
  4007d8:	00400691 	.word	0x00400691

004007dc <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4007dc:	b580      	push	{r7, lr}
  4007de:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  4007e0:	4802      	ldr	r0, [pc, #8]	; (4007ec <PIOB_Handler+0x10>)
  4007e2:	210c      	movs	r1, #12
  4007e4:	4b02      	ldr	r3, [pc, #8]	; (4007f0 <PIOB_Handler+0x14>)
  4007e6:	4798      	blx	r3
}
  4007e8:	bd80      	pop	{r7, pc}
  4007ea:	bf00      	nop
  4007ec:	400e1000 	.word	0x400e1000
  4007f0:	00400691 	.word	0x00400691

004007f4 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4007f4:	b580      	push	{r7, lr}
  4007f6:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  4007f8:	4802      	ldr	r0, [pc, #8]	; (400804 <PIOC_Handler+0x10>)
  4007fa:	210d      	movs	r1, #13
  4007fc:	4b02      	ldr	r3, [pc, #8]	; (400808 <PIOC_Handler+0x14>)
  4007fe:	4798      	blx	r3
}
  400800:	bd80      	pop	{r7, pc}
  400802:	bf00      	nop
  400804:	400e1200 	.word	0x400e1200
  400808:	00400691 	.word	0x00400691

0040080c <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  40080c:	b480      	push	{r7}
  40080e:	b085      	sub	sp, #20
  400810:	af00      	add	r7, sp, #0
  400812:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400814:	491d      	ldr	r1, [pc, #116]	; (40088c <pmc_switch_mck_to_pllack+0x80>)
  400816:	4b1d      	ldr	r3, [pc, #116]	; (40088c <pmc_switch_mck_to_pllack+0x80>)
  400818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40081a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  40081e:	687b      	ldr	r3, [r7, #4]
  400820:	4313      	orrs	r3, r2
  400822:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400824:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400828:	60fb      	str	r3, [r7, #12]
  40082a:	e007      	b.n	40083c <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40082c:	68fb      	ldr	r3, [r7, #12]
  40082e:	2b00      	cmp	r3, #0
  400830:	d101      	bne.n	400836 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  400832:	2301      	movs	r3, #1
  400834:	e023      	b.n	40087e <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  400836:	68fb      	ldr	r3, [r7, #12]
  400838:	3b01      	subs	r3, #1
  40083a:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40083c:	4b13      	ldr	r3, [pc, #76]	; (40088c <pmc_switch_mck_to_pllack+0x80>)
  40083e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400840:	f003 0308 	and.w	r3, r3, #8
  400844:	2b00      	cmp	r3, #0
  400846:	d0f1      	beq.n	40082c <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400848:	4a10      	ldr	r2, [pc, #64]	; (40088c <pmc_switch_mck_to_pllack+0x80>)
  40084a:	4b10      	ldr	r3, [pc, #64]	; (40088c <pmc_switch_mck_to_pllack+0x80>)
  40084c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40084e:	f023 0303 	bic.w	r3, r3, #3
  400852:	f043 0302 	orr.w	r3, r3, #2
  400856:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400858:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40085c:	60fb      	str	r3, [r7, #12]
  40085e:	e007      	b.n	400870 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400860:	68fb      	ldr	r3, [r7, #12]
  400862:	2b00      	cmp	r3, #0
  400864:	d101      	bne.n	40086a <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  400866:	2301      	movs	r3, #1
  400868:	e009      	b.n	40087e <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  40086a:	68fb      	ldr	r3, [r7, #12]
  40086c:	3b01      	subs	r3, #1
  40086e:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400870:	4b06      	ldr	r3, [pc, #24]	; (40088c <pmc_switch_mck_to_pllack+0x80>)
  400872:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400874:	f003 0308 	and.w	r3, r3, #8
  400878:	2b00      	cmp	r3, #0
  40087a:	d0f1      	beq.n	400860 <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  40087c:	2300      	movs	r3, #0
}
  40087e:	4618      	mov	r0, r3
  400880:	3714      	adds	r7, #20
  400882:	46bd      	mov	sp, r7
  400884:	f85d 7b04 	ldr.w	r7, [sp], #4
  400888:	4770      	bx	lr
  40088a:	bf00      	nop
  40088c:	400e0400 	.word	0x400e0400

00400890 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  400890:	b480      	push	{r7}
  400892:	b083      	sub	sp, #12
  400894:	af00      	add	r7, sp, #0
  400896:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  400898:	687b      	ldr	r3, [r7, #4]
  40089a:	2b01      	cmp	r3, #1
  40089c:	d107      	bne.n	4008ae <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  40089e:	4a08      	ldr	r2, [pc, #32]	; (4008c0 <pmc_switch_sclk_to_32kxtal+0x30>)
  4008a0:	4b07      	ldr	r3, [pc, #28]	; (4008c0 <pmc_switch_sclk_to_32kxtal+0x30>)
  4008a2:	689b      	ldr	r3, [r3, #8]
  4008a4:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  4008a8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4008ac:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  4008ae:	4b04      	ldr	r3, [pc, #16]	; (4008c0 <pmc_switch_sclk_to_32kxtal+0x30>)
  4008b0:	4a04      	ldr	r2, [pc, #16]	; (4008c4 <pmc_switch_sclk_to_32kxtal+0x34>)
  4008b2:	601a      	str	r2, [r3, #0]
}
  4008b4:	370c      	adds	r7, #12
  4008b6:	46bd      	mov	sp, r7
  4008b8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008bc:	4770      	bx	lr
  4008be:	bf00      	nop
  4008c0:	400e1410 	.word	0x400e1410
  4008c4:	a5000008 	.word	0xa5000008

004008c8 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  4008c8:	b480      	push	{r7}
  4008ca:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  4008cc:	4b09      	ldr	r3, [pc, #36]	; (4008f4 <pmc_osc_is_ready_32kxtal+0x2c>)
  4008ce:	695b      	ldr	r3, [r3, #20]
  4008d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  4008d4:	2b00      	cmp	r3, #0
  4008d6:	d007      	beq.n	4008e8 <pmc_osc_is_ready_32kxtal+0x20>
  4008d8:	4b07      	ldr	r3, [pc, #28]	; (4008f8 <pmc_osc_is_ready_32kxtal+0x30>)
  4008da:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4008dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4008e0:	2b00      	cmp	r3, #0
  4008e2:	d001      	beq.n	4008e8 <pmc_osc_is_ready_32kxtal+0x20>
  4008e4:	2301      	movs	r3, #1
  4008e6:	e000      	b.n	4008ea <pmc_osc_is_ready_32kxtal+0x22>
  4008e8:	2300      	movs	r3, #0
}
  4008ea:	4618      	mov	r0, r3
  4008ec:	46bd      	mov	sp, r7
  4008ee:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008f2:	4770      	bx	lr
  4008f4:	400e1410 	.word	0x400e1410
  4008f8:	400e0400 	.word	0x400e0400

004008fc <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  4008fc:	b480      	push	{r7}
  4008fe:	b083      	sub	sp, #12
  400900:	af00      	add	r7, sp, #0
  400902:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  400904:	4a18      	ldr	r2, [pc, #96]	; (400968 <pmc_switch_mainck_to_fastrc+0x6c>)
  400906:	4b18      	ldr	r3, [pc, #96]	; (400968 <pmc_switch_mainck_to_fastrc+0x6c>)
  400908:	6a1b      	ldr	r3, [r3, #32]
  40090a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40090e:	f043 0308 	orr.w	r3, r3, #8
  400912:	6213      	str	r3, [r2, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400914:	bf00      	nop
  400916:	4b14      	ldr	r3, [pc, #80]	; (400968 <pmc_switch_mainck_to_fastrc+0x6c>)
  400918:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40091a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  40091e:	2b00      	cmp	r3, #0
  400920:	d0f9      	beq.n	400916 <pmc_switch_mainck_to_fastrc+0x1a>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400922:	4911      	ldr	r1, [pc, #68]	; (400968 <pmc_switch_mainck_to_fastrc+0x6c>)
  400924:	4b10      	ldr	r3, [pc, #64]	; (400968 <pmc_switch_mainck_to_fastrc+0x6c>)
  400926:	6a1b      	ldr	r3, [r3, #32]
  400928:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  40092c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  400930:	687a      	ldr	r2, [r7, #4]
  400932:	4313      	orrs	r3, r2
  400934:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400938:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  40093a:	bf00      	nop
  40093c:	4b0a      	ldr	r3, [pc, #40]	; (400968 <pmc_switch_mainck_to_fastrc+0x6c>)
  40093e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400940:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400944:	2b00      	cmp	r3, #0
  400946:	d0f9      	beq.n	40093c <pmc_switch_mainck_to_fastrc+0x40>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  400948:	4a07      	ldr	r2, [pc, #28]	; (400968 <pmc_switch_mainck_to_fastrc+0x6c>)
  40094a:	4b07      	ldr	r3, [pc, #28]	; (400968 <pmc_switch_mainck_to_fastrc+0x6c>)
  40094c:	6a1b      	ldr	r3, [r3, #32]
  40094e:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  400952:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  400956:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40095a:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
}
  40095c:	370c      	adds	r7, #12
  40095e:	46bd      	mov	sp, r7
  400960:	f85d 7b04 	ldr.w	r7, [sp], #4
  400964:	4770      	bx	lr
  400966:	bf00      	nop
  400968:	400e0400 	.word	0x400e0400

0040096c <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  40096c:	b480      	push	{r7}
  40096e:	b083      	sub	sp, #12
  400970:	af00      	add	r7, sp, #0
  400972:	6078      	str	r0, [r7, #4]
  400974:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400976:	687b      	ldr	r3, [r7, #4]
  400978:	2b00      	cmp	r3, #0
  40097a:	d008      	beq.n	40098e <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40097c:	4916      	ldr	r1, [pc, #88]	; (4009d8 <pmc_switch_mainck_to_xtal+0x6c>)
  40097e:	4b16      	ldr	r3, [pc, #88]	; (4009d8 <pmc_switch_mainck_to_xtal+0x6c>)
  400980:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400982:	4a16      	ldr	r2, [pc, #88]	; (4009dc <pmc_switch_mainck_to_xtal+0x70>)
  400984:	401a      	ands	r2, r3
  400986:	4b16      	ldr	r3, [pc, #88]	; (4009e0 <pmc_switch_mainck_to_xtal+0x74>)
  400988:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40098a:	620b      	str	r3, [r1, #32]
  40098c:	e01e      	b.n	4009cc <pmc_switch_mainck_to_xtal+0x60>
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40098e:	4912      	ldr	r1, [pc, #72]	; (4009d8 <pmc_switch_mainck_to_xtal+0x6c>)
  400990:	4b11      	ldr	r3, [pc, #68]	; (4009d8 <pmc_switch_mainck_to_xtal+0x6c>)
  400992:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400994:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  400998:	f023 0303 	bic.w	r3, r3, #3
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  40099c:	683a      	ldr	r2, [r7, #0]
  40099e:	0212      	lsls	r2, r2, #8
  4009a0:	b292      	uxth	r2, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4009a2:	4313      	orrs	r3, r2
  4009a4:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4009a8:	f043 0301 	orr.w	r3, r3, #1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4009ac:	620b      	str	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4009ae:	bf00      	nop
  4009b0:	4b09      	ldr	r3, [pc, #36]	; (4009d8 <pmc_switch_mainck_to_xtal+0x6c>)
  4009b2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4009b4:	f003 0301 	and.w	r3, r3, #1
  4009b8:	2b00      	cmp	r3, #0
  4009ba:	d0f9      	beq.n	4009b0 <pmc_switch_mainck_to_xtal+0x44>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4009bc:	4a06      	ldr	r2, [pc, #24]	; (4009d8 <pmc_switch_mainck_to_xtal+0x6c>)
  4009be:	4b06      	ldr	r3, [pc, #24]	; (4009d8 <pmc_switch_mainck_to_xtal+0x6c>)
  4009c0:	6a1b      	ldr	r3, [r3, #32]
  4009c2:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  4009c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4009ca:	6213      	str	r3, [r2, #32]
	}
}
  4009cc:	370c      	adds	r7, #12
  4009ce:	46bd      	mov	sp, r7
  4009d0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4009d4:	4770      	bx	lr
  4009d6:	bf00      	nop
  4009d8:	400e0400 	.word	0x400e0400
  4009dc:	fec8fffc 	.word	0xfec8fffc
  4009e0:	01370002 	.word	0x01370002

004009e4 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  4009e4:	b480      	push	{r7}
  4009e6:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4009e8:	4b04      	ldr	r3, [pc, #16]	; (4009fc <pmc_osc_is_ready_mainck+0x18>)
  4009ea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4009ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  4009f0:	4618      	mov	r0, r3
  4009f2:	46bd      	mov	sp, r7
  4009f4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4009f8:	4770      	bx	lr
  4009fa:	bf00      	nop
  4009fc:	400e0400 	.word	0x400e0400

00400a00 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  400a00:	b480      	push	{r7}
  400a02:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400a04:	4b03      	ldr	r3, [pc, #12]	; (400a14 <pmc_disable_pllack+0x14>)
  400a06:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400a0a:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  400a0c:	46bd      	mov	sp, r7
  400a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a12:	4770      	bx	lr
  400a14:	400e0400 	.word	0x400e0400

00400a18 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  400a18:	b480      	push	{r7}
  400a1a:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400a1c:	4b04      	ldr	r3, [pc, #16]	; (400a30 <pmc_is_locked_pllack+0x18>)
  400a1e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400a20:	f003 0302 	and.w	r3, r3, #2
}
  400a24:	4618      	mov	r0, r3
  400a26:	46bd      	mov	sp, r7
  400a28:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a2c:	4770      	bx	lr
  400a2e:	bf00      	nop
  400a30:	400e0400 	.word	0x400e0400

00400a34 <pmc_disable_pllbck>:

/**
 * \brief Disable PLLB clock.
 */
void pmc_disable_pllbck(void)
{
  400a34:	b480      	push	{r7}
  400a36:	af00      	add	r7, sp, #0
	PMC->CKGR_PLLBR = CKGR_PLLBR_MULB(0);
  400a38:	4b03      	ldr	r3, [pc, #12]	; (400a48 <pmc_disable_pllbck+0x14>)
  400a3a:	2200      	movs	r2, #0
  400a3c:	62da      	str	r2, [r3, #44]	; 0x2c
}
  400a3e:	46bd      	mov	sp, r7
  400a40:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a44:	4770      	bx	lr
  400a46:	bf00      	nop
  400a48:	400e0400 	.word	0x400e0400

00400a4c <pmc_is_locked_pllbck>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllbck(void)
{
  400a4c:	b480      	push	{r7}
  400a4e:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKB);
  400a50:	4b04      	ldr	r3, [pc, #16]	; (400a64 <pmc_is_locked_pllbck+0x18>)
  400a52:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400a54:	f003 0304 	and.w	r3, r3, #4
}
  400a58:	4618      	mov	r0, r3
  400a5a:	46bd      	mov	sp, r7
  400a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a60:	4770      	bx	lr
  400a62:	bf00      	nop
  400a64:	400e0400 	.word	0x400e0400

00400a68 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  400a68:	b480      	push	{r7}
  400a6a:	b083      	sub	sp, #12
  400a6c:	af00      	add	r7, sp, #0
  400a6e:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  400a70:	687b      	ldr	r3, [r7, #4]
  400a72:	2b22      	cmp	r3, #34	; 0x22
  400a74:	d901      	bls.n	400a7a <pmc_enable_periph_clk+0x12>
		return 1;
  400a76:	2301      	movs	r3, #1
  400a78:	e02f      	b.n	400ada <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  400a7a:	687b      	ldr	r3, [r7, #4]
  400a7c:	2b1f      	cmp	r3, #31
  400a7e:	d813      	bhi.n	400aa8 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400a80:	4b19      	ldr	r3, [pc, #100]	; (400ae8 <pmc_enable_periph_clk+0x80>)
  400a82:	699a      	ldr	r2, [r3, #24]
  400a84:	687b      	ldr	r3, [r7, #4]
  400a86:	2101      	movs	r1, #1
  400a88:	fa01 f303 	lsl.w	r3, r1, r3
  400a8c:	401a      	ands	r2, r3
  400a8e:	687b      	ldr	r3, [r7, #4]
  400a90:	2101      	movs	r1, #1
  400a92:	fa01 f303 	lsl.w	r3, r1, r3
  400a96:	429a      	cmp	r2, r3
  400a98:	d01e      	beq.n	400ad8 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  400a9a:	4a13      	ldr	r2, [pc, #76]	; (400ae8 <pmc_enable_periph_clk+0x80>)
  400a9c:	687b      	ldr	r3, [r7, #4]
  400a9e:	2101      	movs	r1, #1
  400aa0:	fa01 f303 	lsl.w	r3, r1, r3
  400aa4:	6113      	str	r3, [r2, #16]
  400aa6:	e017      	b.n	400ad8 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  400aa8:	687b      	ldr	r3, [r7, #4]
  400aaa:	3b20      	subs	r3, #32
  400aac:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400aae:	4b0e      	ldr	r3, [pc, #56]	; (400ae8 <pmc_enable_periph_clk+0x80>)
  400ab0:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400ab4:	687b      	ldr	r3, [r7, #4]
  400ab6:	2101      	movs	r1, #1
  400ab8:	fa01 f303 	lsl.w	r3, r1, r3
  400abc:	401a      	ands	r2, r3
  400abe:	687b      	ldr	r3, [r7, #4]
  400ac0:	2101      	movs	r1, #1
  400ac2:	fa01 f303 	lsl.w	r3, r1, r3
  400ac6:	429a      	cmp	r2, r3
  400ac8:	d006      	beq.n	400ad8 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  400aca:	4a07      	ldr	r2, [pc, #28]	; (400ae8 <pmc_enable_periph_clk+0x80>)
  400acc:	687b      	ldr	r3, [r7, #4]
  400ace:	2101      	movs	r1, #1
  400ad0:	fa01 f303 	lsl.w	r3, r1, r3
  400ad4:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  400ad8:	2300      	movs	r3, #0
}
  400ada:	4618      	mov	r0, r3
  400adc:	370c      	adds	r7, #12
  400ade:	46bd      	mov	sp, r7
  400ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ae4:	4770      	bx	lr
  400ae6:	bf00      	nop
  400ae8:	400e0400 	.word	0x400e0400

00400aec <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400aec:	b480      	push	{r7}
  400aee:	b087      	sub	sp, #28
  400af0:	af00      	add	r7, sp, #0
  400af2:	60f8      	str	r0, [r7, #12]
  400af4:	60b9      	str	r1, [r7, #8]
  400af6:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400af8:	68bb      	ldr	r3, [r7, #8]
  400afa:	019b      	lsls	r3, r3, #6
  400afc:	68fa      	ldr	r2, [r7, #12]
  400afe:	4413      	add	r3, r2
  400b00:	617b      	str	r3, [r7, #20]

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400b02:	697b      	ldr	r3, [r7, #20]
  400b04:	2202      	movs	r2, #2
  400b06:	601a      	str	r2, [r3, #0]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400b08:	697b      	ldr	r3, [r7, #20]
  400b0a:	f04f 32ff 	mov.w	r2, #4294967295
  400b0e:	629a      	str	r2, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400b10:	697b      	ldr	r3, [r7, #20]
  400b12:	6a1b      	ldr	r3, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400b14:	697b      	ldr	r3, [r7, #20]
  400b16:	687a      	ldr	r2, [r7, #4]
  400b18:	605a      	str	r2, [r3, #4]
}
  400b1a:	371c      	adds	r7, #28
  400b1c:	46bd      	mov	sp, r7
  400b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b22:	4770      	bx	lr

00400b24 <tc_start>:
 * \param[in] ul_channel Channel to configure
 */
void tc_start(
		Tc *p_tc,
		uint32_t ul_channel)
{
  400b24:	b480      	push	{r7}
  400b26:	b083      	sub	sp, #12
  400b28:	af00      	add	r7, sp, #0
  400b2a:	6078      	str	r0, [r7, #4]
  400b2c:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400b2e:	687a      	ldr	r2, [r7, #4]
  400b30:	683b      	ldr	r3, [r7, #0]
  400b32:	019b      	lsls	r3, r3, #6
  400b34:	4413      	add	r3, r2
  400b36:	2205      	movs	r2, #5
  400b38:	601a      	str	r2, [r3, #0]
}
  400b3a:	370c      	adds	r7, #12
  400b3c:	46bd      	mov	sp, r7
  400b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b42:	4770      	bx	lr

00400b44 <tc_read_rc>:
 * \return The Register C (RC) value.
 */
uint32_t tc_read_rc(
		Tc *p_tc,
		uint32_t ul_channel)
{
  400b44:	b480      	push	{r7}
  400b46:	b083      	sub	sp, #12
  400b48:	af00      	add	r7, sp, #0
  400b4a:	6078      	str	r0, [r7, #4]
  400b4c:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	return p_tc->TC_CHANNEL[ul_channel].TC_RC;
  400b4e:	687a      	ldr	r2, [r7, #4]
  400b50:	683b      	ldr	r3, [r7, #0]
  400b52:	019b      	lsls	r3, r3, #6
  400b54:	4413      	add	r3, r2
  400b56:	3318      	adds	r3, #24
  400b58:	685b      	ldr	r3, [r3, #4]
}
  400b5a:	4618      	mov	r0, r3
  400b5c:	370c      	adds	r7, #12
  400b5e:	46bd      	mov	sp, r7
  400b60:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b64:	4770      	bx	lr
  400b66:	bf00      	nop

00400b68 <tc_write_rc>:
 */
void tc_write_rc(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
  400b68:	b480      	push	{r7}
  400b6a:	b085      	sub	sp, #20
  400b6c:	af00      	add	r7, sp, #0
  400b6e:	60f8      	str	r0, [r7, #12]
  400b70:	60b9      	str	r1, [r7, #8]
  400b72:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400b74:	68fa      	ldr	r2, [r7, #12]
  400b76:	68bb      	ldr	r3, [r7, #8]
  400b78:	019b      	lsls	r3, r3, #6
  400b7a:	4413      	add	r3, r2
  400b7c:	3318      	adds	r3, #24
  400b7e:	687a      	ldr	r2, [r7, #4]
  400b80:	605a      	str	r2, [r3, #4]
}
  400b82:	3714      	adds	r7, #20
  400b84:	46bd      	mov	sp, r7
  400b86:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b8a:	4770      	bx	lr

00400b8c <tc_enable_interrupt>:
 */
void tc_enable_interrupt(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_sources)
{
  400b8c:	b480      	push	{r7}
  400b8e:	b087      	sub	sp, #28
  400b90:	af00      	add	r7, sp, #0
  400b92:	60f8      	str	r0, [r7, #12]
  400b94:	60b9      	str	r1, [r7, #8]
  400b96:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400b98:	68bb      	ldr	r3, [r7, #8]
  400b9a:	019b      	lsls	r3, r3, #6
  400b9c:	68fa      	ldr	r2, [r7, #12]
  400b9e:	4413      	add	r3, r2
  400ba0:	617b      	str	r3, [r7, #20]
	tc_channel->TC_IER = ul_sources;
  400ba2:	697b      	ldr	r3, [r7, #20]
  400ba4:	687a      	ldr	r2, [r7, #4]
  400ba6:	625a      	str	r2, [r3, #36]	; 0x24
}
  400ba8:	371c      	adds	r7, #28
  400baa:	46bd      	mov	sp, r7
  400bac:	f85d 7b04 	ldr.w	r7, [sp], #4
  400bb0:	4770      	bx	lr
  400bb2:	bf00      	nop

00400bb4 <tc_get_status>:
 * \return The current TC status.
 */
uint32_t tc_get_status(
		Tc *p_tc,
		uint32_t ul_channel)
{
  400bb4:	b480      	push	{r7}
  400bb6:	b085      	sub	sp, #20
  400bb8:	af00      	add	r7, sp, #0
  400bba:	6078      	str	r0, [r7, #4]
  400bbc:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400bbe:	683b      	ldr	r3, [r7, #0]
  400bc0:	019b      	lsls	r3, r3, #6
  400bc2:	687a      	ldr	r2, [r7, #4]
  400bc4:	4413      	add	r3, r2
  400bc6:	60fb      	str	r3, [r7, #12]
	return tc_channel->TC_SR;
  400bc8:	68fb      	ldr	r3, [r7, #12]
  400bca:	6a1b      	ldr	r3, [r3, #32]
}
  400bcc:	4618      	mov	r0, r3
  400bce:	3714      	adds	r7, #20
  400bd0:	46bd      	mov	sp, r7
  400bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
  400bd6:	4770      	bx	lr

00400bd8 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  400bd8:	b580      	push	{r7, lr}
  400bda:	b084      	sub	sp, #16
  400bdc:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
  400bde:	4b27      	ldr	r3, [pc, #156]	; (400c7c <Reset_Handler+0xa4>)
  400be0:	60fb      	str	r3, [r7, #12]
	pDest = &_srelocate;
  400be2:	4b27      	ldr	r3, [pc, #156]	; (400c80 <Reset_Handler+0xa8>)
  400be4:	60bb      	str	r3, [r7, #8]

	if (pSrc > pDest) {
  400be6:	68fa      	ldr	r2, [r7, #12]
  400be8:	68bb      	ldr	r3, [r7, #8]
  400bea:	429a      	cmp	r2, r3
  400bec:	d90d      	bls.n	400c0a <Reset_Handler+0x32>
		for (; pDest < &_erelocate;) {
  400bee:	e007      	b.n	400c00 <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
  400bf0:	68bb      	ldr	r3, [r7, #8]
  400bf2:	1d1a      	adds	r2, r3, #4
  400bf4:	60ba      	str	r2, [r7, #8]
  400bf6:	68fa      	ldr	r2, [r7, #12]
  400bf8:	1d11      	adds	r1, r2, #4
  400bfa:	60f9      	str	r1, [r7, #12]
  400bfc:	6812      	ldr	r2, [r2, #0]
  400bfe:	601a      	str	r2, [r3, #0]
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  400c00:	68bb      	ldr	r3, [r7, #8]
  400c02:	4a20      	ldr	r2, [pc, #128]	; (400c84 <Reset_Handler+0xac>)
  400c04:	4293      	cmp	r3, r2
  400c06:	d3f3      	bcc.n	400bf0 <Reset_Handler+0x18>
  400c08:	e020      	b.n	400c4c <Reset_Handler+0x74>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  400c0a:	68fa      	ldr	r2, [r7, #12]
  400c0c:	68bb      	ldr	r3, [r7, #8]
  400c0e:	429a      	cmp	r2, r3
  400c10:	d21c      	bcs.n	400c4c <Reset_Handler+0x74>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  400c12:	4a1c      	ldr	r2, [pc, #112]	; (400c84 <Reset_Handler+0xac>)
  400c14:	4b1a      	ldr	r3, [pc, #104]	; (400c80 <Reset_Handler+0xa8>)
  400c16:	1ad3      	subs	r3, r2, r3
  400c18:	607b      	str	r3, [r7, #4]
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  400c1a:	68fa      	ldr	r2, [r7, #12]
  400c1c:	687b      	ldr	r3, [r7, #4]
  400c1e:	4413      	add	r3, r2
  400c20:	3b04      	subs	r3, #4
  400c22:	60fb      	str	r3, [r7, #12]
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
  400c24:	68ba      	ldr	r2, [r7, #8]
  400c26:	687b      	ldr	r3, [r7, #4]
  400c28:	4413      	add	r3, r2
  400c2a:	3b04      	subs	r3, #4
  400c2c:	60bb      	str	r3, [r7, #8]
		for (;nb_bytes;nb_bytes -= 4) {
  400c2e:	e00a      	b.n	400c46 <Reset_Handler+0x6e>
			*pDest-- = *pSrc--;
  400c30:	68bb      	ldr	r3, [r7, #8]
  400c32:	1f1a      	subs	r2, r3, #4
  400c34:	60ba      	str	r2, [r7, #8]
  400c36:	68fa      	ldr	r2, [r7, #12]
  400c38:	1f11      	subs	r1, r2, #4
  400c3a:	60f9      	str	r1, [r7, #12]
  400c3c:	6812      	ldr	r2, [r2, #0]
  400c3e:	601a      	str	r2, [r3, #0]
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  400c40:	687b      	ldr	r3, [r7, #4]
  400c42:	3b04      	subs	r3, #4
  400c44:	607b      	str	r3, [r7, #4]
  400c46:	687b      	ldr	r3, [r7, #4]
  400c48:	2b00      	cmp	r3, #0
  400c4a:	d1f1      	bne.n	400c30 <Reset_Handler+0x58>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  400c4c:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  400c4e:	4b0e      	ldr	r3, [pc, #56]	; (400c88 <Reset_Handler+0xb0>)
  400c50:	60bb      	str	r3, [r7, #8]
  400c52:	e004      	b.n	400c5e <Reset_Handler+0x86>
		*pDest++ = 0;
  400c54:	68bb      	ldr	r3, [r7, #8]
  400c56:	1d1a      	adds	r2, r3, #4
  400c58:	60ba      	str	r2, [r7, #8]
  400c5a:	2200      	movs	r2, #0
  400c5c:	601a      	str	r2, [r3, #0]
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  400c5e:	68bb      	ldr	r3, [r7, #8]
  400c60:	4a0a      	ldr	r2, [pc, #40]	; (400c8c <Reset_Handler+0xb4>)
  400c62:	4293      	cmp	r3, r2
  400c64:	d3f6      	bcc.n	400c54 <Reset_Handler+0x7c>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
  400c66:	4b0a      	ldr	r3, [pc, #40]	; (400c90 <Reset_Handler+0xb8>)
  400c68:	60fb      	str	r3, [r7, #12]
	SCB->VTOR = ((uint32_t) pSrc);
  400c6a:	4a0a      	ldr	r2, [pc, #40]	; (400c94 <Reset_Handler+0xbc>)
  400c6c:	68fb      	ldr	r3, [r7, #12]
  400c6e:	6093      	str	r3, [r2, #8]

	/* Initialize the C library */
	__libc_init_array();
  400c70:	4b09      	ldr	r3, [pc, #36]	; (400c98 <Reset_Handler+0xc0>)
  400c72:	4798      	blx	r3

	/* Branch to main function */
	main();
  400c74:	4b09      	ldr	r3, [pc, #36]	; (400c9c <Reset_Handler+0xc4>)
  400c76:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  400c78:	e7fe      	b.n	400c78 <Reset_Handler+0xa0>
  400c7a:	bf00      	nop
  400c7c:	00405fd4 	.word	0x00405fd4
  400c80:	20000000 	.word	0x20000000
  400c84:	2000087c 	.word	0x2000087c
  400c88:	2000087c 	.word	0x2000087c
  400c8c:	200009a4 	.word	0x200009a4
  400c90:	00400000 	.word	0x00400000
  400c94:	e000ed00 	.word	0xe000ed00
  400c98:	004012e5 	.word	0x004012e5
  400c9c:	004012b1 	.word	0x004012b1

00400ca0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400ca0:	b480      	push	{r7}
  400ca2:	af00      	add	r7, sp, #0
	while (1) {
	}
  400ca4:	e7fe      	b.n	400ca4 <Dummy_Handler+0x4>
  400ca6:	bf00      	nop

00400ca8 <SystemCoreClockUpdate>:

/**
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
  400ca8:	b480      	push	{r7}
  400caa:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  400cac:	4b5d      	ldr	r3, [pc, #372]	; (400e24 <SystemCoreClockUpdate+0x17c>)
  400cae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400cb0:	f003 0303 	and.w	r3, r3, #3
  400cb4:	2b03      	cmp	r3, #3
  400cb6:	f200 8096 	bhi.w	400de6 <SystemCoreClockUpdate+0x13e>
  400cba:	a201      	add	r2, pc, #4	; (adr r2, 400cc0 <SystemCoreClockUpdate+0x18>)
  400cbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400cc0:	00400cd1 	.word	0x00400cd1
  400cc4:	00400cf1 	.word	0x00400cf1
  400cc8:	00400d3b 	.word	0x00400d3b
  400ccc:	00400d3b 	.word	0x00400d3b
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  400cd0:	4b55      	ldr	r3, [pc, #340]	; (400e28 <SystemCoreClockUpdate+0x180>)
  400cd2:	695b      	ldr	r3, [r3, #20]
  400cd4:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400cd8:	2b00      	cmp	r3, #0
  400cda:	d004      	beq.n	400ce6 <SystemCoreClockUpdate+0x3e>
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400cdc:	4b53      	ldr	r3, [pc, #332]	; (400e2c <SystemCoreClockUpdate+0x184>)
  400cde:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400ce2:	601a      	str	r2, [r3, #0]
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
			}
		break;
  400ce4:	e080      	b.n	400de8 <SystemCoreClockUpdate+0x140>
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400ce6:	4b51      	ldr	r3, [pc, #324]	; (400e2c <SystemCoreClockUpdate+0x184>)
  400ce8:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  400cec:	601a      	str	r2, [r3, #0]
			}
		break;
  400cee:	e07b      	b.n	400de8 <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  400cf0:	4b4c      	ldr	r3, [pc, #304]	; (400e24 <SystemCoreClockUpdate+0x17c>)
  400cf2:	6a1b      	ldr	r3, [r3, #32]
  400cf4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  400cf8:	2b00      	cmp	r3, #0
  400cfa:	d003      	beq.n	400d04 <SystemCoreClockUpdate+0x5c>
			SystemCoreClock = CHIP_FREQ_XTAL;
  400cfc:	4b4b      	ldr	r3, [pc, #300]	; (400e2c <SystemCoreClockUpdate+0x184>)
  400cfe:	4a4c      	ldr	r2, [pc, #304]	; (400e30 <SystemCoreClockUpdate+0x188>)
  400d00:	601a      	str	r2, [r3, #0]
  400d02:	e019      	b.n	400d38 <SystemCoreClockUpdate+0x90>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400d04:	4b49      	ldr	r3, [pc, #292]	; (400e2c <SystemCoreClockUpdate+0x184>)
  400d06:	4a4b      	ldr	r2, [pc, #300]	; (400e34 <SystemCoreClockUpdate+0x18c>)
  400d08:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  400d0a:	4b46      	ldr	r3, [pc, #280]	; (400e24 <SystemCoreClockUpdate+0x17c>)
  400d0c:	6a1b      	ldr	r3, [r3, #32]
  400d0e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400d12:	2b10      	cmp	r3, #16
  400d14:	d008      	beq.n	400d28 <SystemCoreClockUpdate+0x80>
  400d16:	2b20      	cmp	r3, #32
  400d18:	d00a      	beq.n	400d30 <SystemCoreClockUpdate+0x88>
  400d1a:	2b00      	cmp	r3, #0
  400d1c:	d000      	beq.n	400d20 <SystemCoreClockUpdate+0x78>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
			break;
			
			default:
			break;
  400d1e:	e00b      	b.n	400d38 <SystemCoreClockUpdate+0x90>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400d20:	4b42      	ldr	r3, [pc, #264]	; (400e2c <SystemCoreClockUpdate+0x184>)
  400d22:	4a44      	ldr	r2, [pc, #272]	; (400e34 <SystemCoreClockUpdate+0x18c>)
  400d24:	601a      	str	r2, [r3, #0]
			break;
  400d26:	e007      	b.n	400d38 <SystemCoreClockUpdate+0x90>
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  400d28:	4b40      	ldr	r3, [pc, #256]	; (400e2c <SystemCoreClockUpdate+0x184>)
  400d2a:	4a43      	ldr	r2, [pc, #268]	; (400e38 <SystemCoreClockUpdate+0x190>)
  400d2c:	601a      	str	r2, [r3, #0]
			break;
  400d2e:	e003      	b.n	400d38 <SystemCoreClockUpdate+0x90>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  400d30:	4b3e      	ldr	r3, [pc, #248]	; (400e2c <SystemCoreClockUpdate+0x184>)
  400d32:	4a3f      	ldr	r2, [pc, #252]	; (400e30 <SystemCoreClockUpdate+0x188>)
  400d34:	601a      	str	r2, [r3, #0]
			break;
  400d36:	bf00      	nop
			
			default:
			break;
			}
		}
		break;
  400d38:	e056      	b.n	400de8 <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  400d3a:	4b3a      	ldr	r3, [pc, #232]	; (400e24 <SystemCoreClockUpdate+0x17c>)
  400d3c:	6a1b      	ldr	r3, [r3, #32]
  400d3e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  400d42:	2b00      	cmp	r3, #0
  400d44:	d003      	beq.n	400d4e <SystemCoreClockUpdate+0xa6>
				SystemCoreClock = CHIP_FREQ_XTAL;
  400d46:	4b39      	ldr	r3, [pc, #228]	; (400e2c <SystemCoreClockUpdate+0x184>)
  400d48:	4a39      	ldr	r2, [pc, #228]	; (400e30 <SystemCoreClockUpdate+0x188>)
  400d4a:	601a      	str	r2, [r3, #0]
  400d4c:	e019      	b.n	400d82 <SystemCoreClockUpdate+0xda>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400d4e:	4b37      	ldr	r3, [pc, #220]	; (400e2c <SystemCoreClockUpdate+0x184>)
  400d50:	4a38      	ldr	r2, [pc, #224]	; (400e34 <SystemCoreClockUpdate+0x18c>)
  400d52:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  400d54:	4b33      	ldr	r3, [pc, #204]	; (400e24 <SystemCoreClockUpdate+0x17c>)
  400d56:	6a1b      	ldr	r3, [r3, #32]
  400d58:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400d5c:	2b10      	cmp	r3, #16
  400d5e:	d008      	beq.n	400d72 <SystemCoreClockUpdate+0xca>
  400d60:	2b20      	cmp	r3, #32
  400d62:	d00a      	beq.n	400d7a <SystemCoreClockUpdate+0xd2>
  400d64:	2b00      	cmp	r3, #0
  400d66:	d000      	beq.n	400d6a <SystemCoreClockUpdate+0xc2>
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
					break;
				
				default:
					break;
  400d68:	e00b      	b.n	400d82 <SystemCoreClockUpdate+0xda>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400d6a:	4b30      	ldr	r3, [pc, #192]	; (400e2c <SystemCoreClockUpdate+0x184>)
  400d6c:	4a31      	ldr	r2, [pc, #196]	; (400e34 <SystemCoreClockUpdate+0x18c>)
  400d6e:	601a      	str	r2, [r3, #0]
					break;
  400d70:	e007      	b.n	400d82 <SystemCoreClockUpdate+0xda>
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  400d72:	4b2e      	ldr	r3, [pc, #184]	; (400e2c <SystemCoreClockUpdate+0x184>)
  400d74:	4a30      	ldr	r2, [pc, #192]	; (400e38 <SystemCoreClockUpdate+0x190>)
  400d76:	601a      	str	r2, [r3, #0]
					break;
  400d78:	e003      	b.n	400d82 <SystemCoreClockUpdate+0xda>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  400d7a:	4b2c      	ldr	r3, [pc, #176]	; (400e2c <SystemCoreClockUpdate+0x184>)
  400d7c:	4a2c      	ldr	r2, [pc, #176]	; (400e30 <SystemCoreClockUpdate+0x188>)
  400d7e:	601a      	str	r2, [r3, #0]
					break;
  400d80:	bf00      	nop
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  400d82:	4b28      	ldr	r3, [pc, #160]	; (400e24 <SystemCoreClockUpdate+0x17c>)
  400d84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400d86:	f003 0303 	and.w	r3, r3, #3
  400d8a:	2b02      	cmp	r3, #2
  400d8c:	d115      	bne.n	400dba <SystemCoreClockUpdate+0x112>
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  400d8e:	4b25      	ldr	r3, [pc, #148]	; (400e24 <SystemCoreClockUpdate+0x17c>)
  400d90:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  400d92:	4b2a      	ldr	r3, [pc, #168]	; (400e3c <SystemCoreClockUpdate+0x194>)
  400d94:	4013      	ands	r3, r2
						>> CKGR_PLLAR_MULA_Pos) + 1U);
  400d96:	0c1b      	lsrs	r3, r3, #16
  400d98:	3301      	adds	r3, #1
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  400d9a:	4a24      	ldr	r2, [pc, #144]	; (400e2c <SystemCoreClockUpdate+0x184>)
  400d9c:	6812      	ldr	r2, [r2, #0]
  400d9e:	fb02 f303 	mul.w	r3, r2, r3
  400da2:	4a22      	ldr	r2, [pc, #136]	; (400e2c <SystemCoreClockUpdate+0x184>)
  400da4:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  400da6:	4b1f      	ldr	r3, [pc, #124]	; (400e24 <SystemCoreClockUpdate+0x17c>)
  400da8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
  400daa:	b2db      	uxtb	r3, r3
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  400dac:	4a1f      	ldr	r2, [pc, #124]	; (400e2c <SystemCoreClockUpdate+0x184>)
  400dae:	6812      	ldr	r2, [r2, #0]
  400db0:	fbb2 f3f3 	udiv	r3, r2, r3
  400db4:	4a1d      	ldr	r2, [pc, #116]	; (400e2c <SystemCoreClockUpdate+0x184>)
  400db6:	6013      	str	r3, [r2, #0]
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
			}
		break;
  400db8:	e016      	b.n	400de8 <SystemCoreClockUpdate+0x140>
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  400dba:	4b1a      	ldr	r3, [pc, #104]	; (400e24 <SystemCoreClockUpdate+0x17c>)
  400dbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  400dbe:	4b1f      	ldr	r3, [pc, #124]	; (400e3c <SystemCoreClockUpdate+0x194>)
  400dc0:	4013      	ands	r3, r2
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  400dc2:	0c1b      	lsrs	r3, r3, #16
  400dc4:	3301      	adds	r3, #1
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  400dc6:	4a19      	ldr	r2, [pc, #100]	; (400e2c <SystemCoreClockUpdate+0x184>)
  400dc8:	6812      	ldr	r2, [r2, #0]
  400dca:	fb02 f303 	mul.w	r3, r2, r3
  400dce:	4a17      	ldr	r2, [pc, #92]	; (400e2c <SystemCoreClockUpdate+0x184>)
  400dd0:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  400dd2:	4b14      	ldr	r3, [pc, #80]	; (400e24 <SystemCoreClockUpdate+0x17c>)
  400dd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
						>> CKGR_PLLBR_DIVB_Pos));
  400dd6:	b2db      	uxtb	r3, r3
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  400dd8:	4a14      	ldr	r2, [pc, #80]	; (400e2c <SystemCoreClockUpdate+0x184>)
  400dda:	6812      	ldr	r2, [r2, #0]
  400ddc:	fbb2 f3f3 	udiv	r3, r2, r3
  400de0:	4a12      	ldr	r2, [pc, #72]	; (400e2c <SystemCoreClockUpdate+0x184>)
  400de2:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLBR_DIVB_Pos));
			}
		break;
  400de4:	e000      	b.n	400de8 <SystemCoreClockUpdate+0x140>
		
	default:
		break;
  400de6:	bf00      	nop
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  400de8:	4b0e      	ldr	r3, [pc, #56]	; (400e24 <SystemCoreClockUpdate+0x17c>)
  400dea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400dec:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400df0:	2b70      	cmp	r3, #112	; 0x70
  400df2:	d108      	bne.n	400e06 <SystemCoreClockUpdate+0x15e>
		SystemCoreClock /= 3U;
  400df4:	4b0d      	ldr	r3, [pc, #52]	; (400e2c <SystemCoreClockUpdate+0x184>)
  400df6:	681b      	ldr	r3, [r3, #0]
  400df8:	4a11      	ldr	r2, [pc, #68]	; (400e40 <SystemCoreClockUpdate+0x198>)
  400dfa:	fba2 2303 	umull	r2, r3, r2, r3
  400dfe:	085b      	lsrs	r3, r3, #1
  400e00:	4a0a      	ldr	r2, [pc, #40]	; (400e2c <SystemCoreClockUpdate+0x184>)
  400e02:	6013      	str	r3, [r2, #0]
  400e04:	e009      	b.n	400e1a <SystemCoreClockUpdate+0x172>
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400e06:	4b07      	ldr	r3, [pc, #28]	; (400e24 <SystemCoreClockUpdate+0x17c>)
  400e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400e0a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400e0e:	091a      	lsrs	r2, r3, #4
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  400e10:	4b06      	ldr	r3, [pc, #24]	; (400e2c <SystemCoreClockUpdate+0x184>)
  400e12:	681b      	ldr	r3, [r3, #0]
  400e14:	40d3      	lsrs	r3, r2
  400e16:	4a05      	ldr	r2, [pc, #20]	; (400e2c <SystemCoreClockUpdate+0x184>)
  400e18:	6013      	str	r3, [r2, #0]
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
	}
}
  400e1a:	46bd      	mov	sp, r7
  400e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e20:	4770      	bx	lr
  400e22:	bf00      	nop
  400e24:	400e0400 	.word	0x400e0400
  400e28:	400e1410 	.word	0x400e1410
  400e2c:	20000000 	.word	0x20000000
  400e30:	00b71b00 	.word	0x00b71b00
  400e34:	003d0900 	.word	0x003d0900
  400e38:	007a1200 	.word	0x007a1200
  400e3c:	07ff0000 	.word	0x07ff0000
  400e40:	aaaaaaab 	.word	0xaaaaaaab

00400e44 <system_init_flash>:
 * \brief Initialize flash wait state according to operating frequency.
 *
 * \param ul_clk System clock frequency.
 */
void system_init_flash( uint32_t ul_clk )
{
  400e44:	b480      	push	{r7}
  400e46:	b083      	sub	sp, #12
  400e48:	af00      	add	r7, sp, #0
  400e4a:	6078      	str	r0, [r7, #4]
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  400e4c:	687b      	ldr	r3, [r7, #4]
  400e4e:	4a22      	ldr	r2, [pc, #136]	; (400ed8 <system_init_flash+0x94>)
  400e50:	4293      	cmp	r3, r2
  400e52:	d808      	bhi.n	400e66 <system_init_flash+0x22>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400e54:	4b21      	ldr	r3, [pc, #132]	; (400edc <system_init_flash+0x98>)
  400e56:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400e5a:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400e5c:	4b20      	ldr	r3, [pc, #128]	; (400ee0 <system_init_flash+0x9c>)
  400e5e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400e62:	601a      	str	r2, [r3, #0]
  400e64:	e033      	b.n	400ece <system_init_flash+0x8a>
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  400e66:	687b      	ldr	r3, [r7, #4]
  400e68:	4a1e      	ldr	r2, [pc, #120]	; (400ee4 <system_init_flash+0xa0>)
  400e6a:	4293      	cmp	r3, r2
  400e6c:	d806      	bhi.n	400e7c <system_init_flash+0x38>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400e6e:	4b1b      	ldr	r3, [pc, #108]	; (400edc <system_init_flash+0x98>)
  400e70:	4a1d      	ldr	r2, [pc, #116]	; (400ee8 <system_init_flash+0xa4>)
  400e72:	601a      	str	r2, [r3, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400e74:	4b1a      	ldr	r3, [pc, #104]	; (400ee0 <system_init_flash+0x9c>)
  400e76:	4a1c      	ldr	r2, [pc, #112]	; (400ee8 <system_init_flash+0xa4>)
  400e78:	601a      	str	r2, [r3, #0]
  400e7a:	e028      	b.n	400ece <system_init_flash+0x8a>
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  400e7c:	687b      	ldr	r3, [r7, #4]
  400e7e:	4a1b      	ldr	r2, [pc, #108]	; (400eec <system_init_flash+0xa8>)
  400e80:	4293      	cmp	r3, r2
  400e82:	d806      	bhi.n	400e92 <system_init_flash+0x4e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400e84:	4b15      	ldr	r3, [pc, #84]	; (400edc <system_init_flash+0x98>)
  400e86:	4a1a      	ldr	r2, [pc, #104]	; (400ef0 <system_init_flash+0xac>)
  400e88:	601a      	str	r2, [r3, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400e8a:	4b15      	ldr	r3, [pc, #84]	; (400ee0 <system_init_flash+0x9c>)
  400e8c:	4a18      	ldr	r2, [pc, #96]	; (400ef0 <system_init_flash+0xac>)
  400e8e:	601a      	str	r2, [r3, #0]
  400e90:	e01d      	b.n	400ece <system_init_flash+0x8a>
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  400e92:	687b      	ldr	r3, [r7, #4]
  400e94:	4a17      	ldr	r2, [pc, #92]	; (400ef4 <system_init_flash+0xb0>)
  400e96:	4293      	cmp	r3, r2
  400e98:	d806      	bhi.n	400ea8 <system_init_flash+0x64>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400e9a:	4b10      	ldr	r3, [pc, #64]	; (400edc <system_init_flash+0x98>)
  400e9c:	4a16      	ldr	r2, [pc, #88]	; (400ef8 <system_init_flash+0xb4>)
  400e9e:	601a      	str	r2, [r3, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400ea0:	4b0f      	ldr	r3, [pc, #60]	; (400ee0 <system_init_flash+0x9c>)
  400ea2:	4a15      	ldr	r2, [pc, #84]	; (400ef8 <system_init_flash+0xb4>)
  400ea4:	601a      	str	r2, [r3, #0]
  400ea6:	e012      	b.n	400ece <system_init_flash+0x8a>
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  400ea8:	687b      	ldr	r3, [r7, #4]
  400eaa:	4a14      	ldr	r2, [pc, #80]	; (400efc <system_init_flash+0xb8>)
  400eac:	4293      	cmp	r3, r2
  400eae:	d808      	bhi.n	400ec2 <system_init_flash+0x7e>
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400eb0:	4b0a      	ldr	r3, [pc, #40]	; (400edc <system_init_flash+0x98>)
  400eb2:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  400eb6:	601a      	str	r2, [r3, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400eb8:	4b09      	ldr	r3, [pc, #36]	; (400ee0 <system_init_flash+0x9c>)
  400eba:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  400ebe:	601a      	str	r2, [r3, #0]
  400ec0:	e005      	b.n	400ece <system_init_flash+0x8a>
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400ec2:	4b06      	ldr	r3, [pc, #24]	; (400edc <system_init_flash+0x98>)
  400ec4:	4a0e      	ldr	r2, [pc, #56]	; (400f00 <system_init_flash+0xbc>)
  400ec6:	601a      	str	r2, [r3, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400ec8:	4b05      	ldr	r3, [pc, #20]	; (400ee0 <system_init_flash+0x9c>)
  400eca:	4a0d      	ldr	r2, [pc, #52]	; (400f00 <system_init_flash+0xbc>)
  400ecc:	601a      	str	r2, [r3, #0]
				}
			}
		}
	}
#endif
}
  400ece:	370c      	adds	r7, #12
  400ed0:	46bd      	mov	sp, r7
  400ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ed6:	4770      	bx	lr
  400ed8:	01312cff 	.word	0x01312cff
  400edc:	400e0a00 	.word	0x400e0a00
  400ee0:	400e0c00 	.word	0x400e0c00
  400ee4:	026259ff 	.word	0x026259ff
  400ee8:	04000100 	.word	0x04000100
  400eec:	039386ff 	.word	0x039386ff
  400ef0:	04000200 	.word	0x04000200
  400ef4:	04c4b3ff 	.word	0x04c4b3ff
  400ef8:	04000300 	.word	0x04000300
  400efc:	05f5e0ff 	.word	0x05f5e0ff
  400f00:	04000500 	.word	0x04000500

00400f04 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  400f04:	b480      	push	{r7}
  400f06:	b085      	sub	sp, #20
  400f08:	af00      	add	r7, sp, #0
  400f0a:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  400f0c:	4b10      	ldr	r3, [pc, #64]	; (400f50 <_sbrk+0x4c>)
  400f0e:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  400f10:	4b10      	ldr	r3, [pc, #64]	; (400f54 <_sbrk+0x50>)
  400f12:	681b      	ldr	r3, [r3, #0]
  400f14:	2b00      	cmp	r3, #0
  400f16:	d102      	bne.n	400f1e <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  400f18:	4b0e      	ldr	r3, [pc, #56]	; (400f54 <_sbrk+0x50>)
  400f1a:	4a0f      	ldr	r2, [pc, #60]	; (400f58 <_sbrk+0x54>)
  400f1c:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  400f1e:	4b0d      	ldr	r3, [pc, #52]	; (400f54 <_sbrk+0x50>)
  400f20:	681b      	ldr	r3, [r3, #0]
  400f22:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  400f24:	68ba      	ldr	r2, [r7, #8]
  400f26:	687b      	ldr	r3, [r7, #4]
  400f28:	441a      	add	r2, r3
  400f2a:	68fb      	ldr	r3, [r7, #12]
  400f2c:	429a      	cmp	r2, r3
  400f2e:	dd02      	ble.n	400f36 <_sbrk+0x32>
		return (caddr_t) -1;	
  400f30:	f04f 33ff 	mov.w	r3, #4294967295
  400f34:	e006      	b.n	400f44 <_sbrk+0x40>
	}

	heap += incr;
  400f36:	4b07      	ldr	r3, [pc, #28]	; (400f54 <_sbrk+0x50>)
  400f38:	681a      	ldr	r2, [r3, #0]
  400f3a:	687b      	ldr	r3, [r7, #4]
  400f3c:	4413      	add	r3, r2
  400f3e:	4a05      	ldr	r2, [pc, #20]	; (400f54 <_sbrk+0x50>)
  400f40:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  400f42:	68bb      	ldr	r3, [r7, #8]
}
  400f44:	4618      	mov	r0, r3
  400f46:	3714      	adds	r7, #20
  400f48:	46bd      	mov	sp, r7
  400f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f4e:	4770      	bx	lr
  400f50:	20027ffc 	.word	0x20027ffc
  400f54:	20000910 	.word	0x20000910
  400f58:	200039a8 	.word	0x200039a8

00400f5c <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  400f5c:	b480      	push	{r7}
  400f5e:	b083      	sub	sp, #12
  400f60:	af00      	add	r7, sp, #0
  400f62:	4603      	mov	r3, r0
  400f64:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400f66:	4908      	ldr	r1, [pc, #32]	; (400f88 <NVIC_EnableIRQ+0x2c>)
  400f68:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400f6c:	095b      	lsrs	r3, r3, #5
  400f6e:	79fa      	ldrb	r2, [r7, #7]
  400f70:	f002 021f 	and.w	r2, r2, #31
  400f74:	2001      	movs	r0, #1
  400f76:	fa00 f202 	lsl.w	r2, r0, r2
  400f7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  400f7e:	370c      	adds	r7, #12
  400f80:	46bd      	mov	sp, r7
  400f82:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f86:	4770      	bx	lr
  400f88:	e000e100 	.word	0xe000e100

00400f8c <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  400f8c:	b480      	push	{r7}
  400f8e:	b083      	sub	sp, #12
  400f90:	af00      	add	r7, sp, #0
  400f92:	4603      	mov	r3, r0
  400f94:	6039      	str	r1, [r7, #0]
  400f96:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  400f98:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400f9c:	2b00      	cmp	r3, #0
  400f9e:	da0b      	bge.n	400fb8 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  400fa0:	490d      	ldr	r1, [pc, #52]	; (400fd8 <NVIC_SetPriority+0x4c>)
  400fa2:	79fb      	ldrb	r3, [r7, #7]
  400fa4:	f003 030f 	and.w	r3, r3, #15
  400fa8:	3b04      	subs	r3, #4
  400faa:	683a      	ldr	r2, [r7, #0]
  400fac:	b2d2      	uxtb	r2, r2
  400fae:	0112      	lsls	r2, r2, #4
  400fb0:	b2d2      	uxtb	r2, r2
  400fb2:	440b      	add	r3, r1
  400fb4:	761a      	strb	r2, [r3, #24]
  400fb6:	e009      	b.n	400fcc <NVIC_SetPriority+0x40>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  400fb8:	4908      	ldr	r1, [pc, #32]	; (400fdc <NVIC_SetPriority+0x50>)
  400fba:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400fbe:	683a      	ldr	r2, [r7, #0]
  400fc0:	b2d2      	uxtb	r2, r2
  400fc2:	0112      	lsls	r2, r2, #4
  400fc4:	b2d2      	uxtb	r2, r2
  400fc6:	440b      	add	r3, r1
  400fc8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  400fcc:	370c      	adds	r7, #12
  400fce:	46bd      	mov	sp, r7
  400fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fd4:	4770      	bx	lr
  400fd6:	bf00      	nop
  400fd8:	e000ed00 	.word	0xe000ed00
  400fdc:	e000e100 	.word	0xe000e100

00400fe0 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400fe0:	b480      	push	{r7}
  400fe2:	b083      	sub	sp, #12
  400fe4:	af00      	add	r7, sp, #0
  400fe6:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400fe8:	687b      	ldr	r3, [r7, #4]
  400fea:	2b07      	cmp	r3, #7
  400fec:	d825      	bhi.n	40103a <osc_get_rate+0x5a>
  400fee:	a201      	add	r2, pc, #4	; (adr r2, 400ff4 <osc_get_rate+0x14>)
  400ff0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400ff4:	00401015 	.word	0x00401015
  400ff8:	0040101b 	.word	0x0040101b
  400ffc:	00401021 	.word	0x00401021
  401000:	00401027 	.word	0x00401027
  401004:	0040102b 	.word	0x0040102b
  401008:	0040102f 	.word	0x0040102f
  40100c:	00401033 	.word	0x00401033
  401010:	00401037 	.word	0x00401037
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  401014:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401018:	e010      	b.n	40103c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  40101a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40101e:	e00d      	b.n	40103c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  401020:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401024:	e00a      	b.n	40103c <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  401026:	4b08      	ldr	r3, [pc, #32]	; (401048 <osc_get_rate+0x68>)
  401028:	e008      	b.n	40103c <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  40102a:	4b08      	ldr	r3, [pc, #32]	; (40104c <osc_get_rate+0x6c>)
  40102c:	e006      	b.n	40103c <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  40102e:	4b08      	ldr	r3, [pc, #32]	; (401050 <osc_get_rate+0x70>)
  401030:	e004      	b.n	40103c <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  401032:	4b07      	ldr	r3, [pc, #28]	; (401050 <osc_get_rate+0x70>)
  401034:	e002      	b.n	40103c <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  401036:	4b06      	ldr	r3, [pc, #24]	; (401050 <osc_get_rate+0x70>)
  401038:	e000      	b.n	40103c <osc_get_rate+0x5c>
	}

	return 0;
  40103a:	2300      	movs	r3, #0
}
  40103c:	4618      	mov	r0, r3
  40103e:	370c      	adds	r7, #12
  401040:	46bd      	mov	sp, r7
  401042:	f85d 7b04 	ldr.w	r7, [sp], #4
  401046:	4770      	bx	lr
  401048:	003d0900 	.word	0x003d0900
  40104c:	007a1200 	.word	0x007a1200
  401050:	00b71b00 	.word	0x00b71b00

00401054 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  401054:	b580      	push	{r7, lr}
  401056:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  401058:	2006      	movs	r0, #6
  40105a:	4b04      	ldr	r3, [pc, #16]	; (40106c <sysclk_get_main_hz+0x18>)
  40105c:	4798      	blx	r3
  40105e:	4602      	mov	r2, r0
  401060:	4613      	mov	r3, r2
  401062:	009b      	lsls	r3, r3, #2
  401064:	4413      	add	r3, r2
  401066:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  401068:	4618      	mov	r0, r3
  40106a:	bd80      	pop	{r7, pc}
  40106c:	00400fe1 	.word	0x00400fe1

00401070 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  401070:	b580      	push	{r7, lr}
  401072:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  401074:	4b02      	ldr	r3, [pc, #8]	; (401080 <sysclk_get_cpu_hz+0x10>)
  401076:	4798      	blx	r3
  401078:	4603      	mov	r3, r0
  40107a:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  40107c:	4618      	mov	r0, r3
  40107e:	bd80      	pop	{r7, pc}
  401080:	00401055 	.word	0x00401055

00401084 <Button2_Handler>:

/**
 *  Handle Interrupcao botao 1
 */
static void Button2_Handler(uint32_t id, uint32_t mask)
{
  401084:	b580      	push	{r7, lr}
  401086:	b082      	sub	sp, #8
  401088:	af00      	add	r7, sp, #0
  40108a:	6078      	str	r0, [r7, #4]
  40108c:	6039      	str	r1, [r7, #0]
	tc_write_rc(TC0, 0, tc_read_rc(TC0, 0) + 2730);
  40108e:	4807      	ldr	r0, [pc, #28]	; (4010ac <Button2_Handler+0x28>)
  401090:	2100      	movs	r1, #0
  401092:	4b07      	ldr	r3, [pc, #28]	; (4010b0 <Button2_Handler+0x2c>)
  401094:	4798      	blx	r3
  401096:	4603      	mov	r3, r0
  401098:	f603 23aa 	addw	r3, r3, #2730	; 0xaaa
  40109c:	4803      	ldr	r0, [pc, #12]	; (4010ac <Button2_Handler+0x28>)
  40109e:	2100      	movs	r1, #0
  4010a0:	461a      	mov	r2, r3
  4010a2:	4b04      	ldr	r3, [pc, #16]	; (4010b4 <Button2_Handler+0x30>)
  4010a4:	4798      	blx	r3
}
  4010a6:	3708      	adds	r7, #8
  4010a8:	46bd      	mov	sp, r7
  4010aa:	bd80      	pop	{r7, pc}
  4010ac:	40010000 	.word	0x40010000
  4010b0:	00400b45 	.word	0x00400b45
  4010b4:	00400b69 	.word	0x00400b69

004010b8 <Button3_Handler>:

/**
 *  Handle Interrupcao botao 2.
 */
static void Button3_Handler(uint32_t id, uint32_t mask)
{
  4010b8:	b580      	push	{r7, lr}
  4010ba:	b082      	sub	sp, #8
  4010bc:	af00      	add	r7, sp, #0
  4010be:	6078      	str	r0, [r7, #4]
  4010c0:	6039      	str	r1, [r7, #0]

	tc_write_rc(TC0, 0, tc_read_rc(TC0, 0) - 2730);
  4010c2:	4807      	ldr	r0, [pc, #28]	; (4010e0 <Button3_Handler+0x28>)
  4010c4:	2100      	movs	r1, #0
  4010c6:	4b07      	ldr	r3, [pc, #28]	; (4010e4 <Button3_Handler+0x2c>)
  4010c8:	4798      	blx	r3
  4010ca:	4603      	mov	r3, r0
  4010cc:	f6a3 23aa 	subw	r3, r3, #2730	; 0xaaa
  4010d0:	4803      	ldr	r0, [pc, #12]	; (4010e0 <Button3_Handler+0x28>)
  4010d2:	2100      	movs	r1, #0
  4010d4:	461a      	mov	r2, r3
  4010d6:	4b04      	ldr	r3, [pc, #16]	; (4010e8 <Button3_Handler+0x30>)
  4010d8:	4798      	blx	r3
}
  4010da:	3708      	adds	r7, #8
  4010dc:	46bd      	mov	sp, r7
  4010de:	bd80      	pop	{r7, pc}
  4010e0:	40010000 	.word	0x40010000
  4010e4:	00400b45 	.word	0x00400b45
  4010e8:	00400b69 	.word	0x00400b69

004010ec <TC0_Handler>:

/**
 *  Interrupt handler for TC0 interrupt. 
 */
void TC0_Handler(void)
{
  4010ec:	b580      	push	{r7, lr}
  4010ee:	b082      	sub	sp, #8
  4010f0:	af00      	add	r7, sp, #0
	volatile uint32_t ul_dummy;

	/* Clear status bit to acknowledge interrupt */
	ul_dummy = tc_get_status(TC0,0);
  4010f2:	480b      	ldr	r0, [pc, #44]	; (401120 <TC0_Handler+0x34>)
  4010f4:	2100      	movs	r1, #0
  4010f6:	4b0b      	ldr	r3, [pc, #44]	; (401124 <TC0_Handler+0x38>)
  4010f8:	4798      	blx	r3
  4010fa:	4603      	mov	r3, r0
  4010fc:	607b      	str	r3, [r7, #4]

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  4010fe:	687b      	ldr	r3, [r7, #4]

	/** Muda o estado do LED */

	sec ++;
  401100:	4b09      	ldr	r3, [pc, #36]	; (401128 <TC0_Handler+0x3c>)
  401102:	681b      	ldr	r3, [r3, #0]
  401104:	3301      	adds	r3, #1
  401106:	4a08      	ldr	r2, [pc, #32]	; (401128 <TC0_Handler+0x3c>)
  401108:	6013      	str	r3, [r2, #0]
	sprintf(string1,"Tempo: %i",sec);
  40110a:	4b07      	ldr	r3, [pc, #28]	; (401128 <TC0_Handler+0x3c>)
  40110c:	681b      	ldr	r3, [r3, #0]
  40110e:	4807      	ldr	r0, [pc, #28]	; (40112c <TC0_Handler+0x40>)
  401110:	4907      	ldr	r1, [pc, #28]	; (401130 <TC0_Handler+0x44>)
  401112:	461a      	mov	r2, r3
  401114:	4b07      	ldr	r3, [pc, #28]	; (401134 <TC0_Handler+0x48>)
  401116:	4798      	blx	r3

}
  401118:	3708      	adds	r7, #8
  40111a:	46bd      	mov	sp, r7
  40111c:	bd80      	pop	{r7, pc}
  40111e:	bf00      	nop
  401120:	40010000 	.word	0x40010000
  401124:	00400bb5 	.word	0x00400bb5
  401128:	20000914 	.word	0x20000914
  40112c:	20000950 	.word	0x20000950
  401130:	00405e14 	.word	0x00405e14
  401134:	004013d1 	.word	0x004013d1

00401138 <configure_buttons>:
 *
 *  Configure the PIO as inputs and generate corresponding interrupt when
 *  pressed or released.
 */
static void configure_buttons(void)
{	
  401138:	b590      	push	{r4, r7, lr}
  40113a:	b083      	sub	sp, #12
  40113c:	af02      	add	r7, sp, #8
	pmc_enable_periph_clk(ID_BUT_2);
  40113e:	200c      	movs	r0, #12
  401140:	4b22      	ldr	r3, [pc, #136]	; (4011cc <configure_buttons+0x94>)
  401142:	4798      	blx	r3
	pmc_enable_periph_clk(ID_BUT_3);
  401144:	200d      	movs	r0, #13
  401146:	4b21      	ldr	r3, [pc, #132]	; (4011cc <configure_buttons+0x94>)
  401148:	4798      	blx	r3
	/**
	* Configura entrada
	*/ 
	pio_set_input(PORT_BUT_2, MASK_BUT_2, PIO_PULLUP | PIO_DEBOUNCE);
  40114a:	4821      	ldr	r0, [pc, #132]	; (4011d0 <configure_buttons+0x98>)
  40114c:	2108      	movs	r1, #8
  40114e:	2209      	movs	r2, #9
  401150:	4b20      	ldr	r3, [pc, #128]	; (4011d4 <configure_buttons+0x9c>)
  401152:	4798      	blx	r3
	pio_set_input(PORT_BUT_3, MASK_BUT_3, PIO_PULLUP | PIO_DEBOUNCE);
  401154:	4820      	ldr	r0, [pc, #128]	; (4011d8 <configure_buttons+0xa0>)
  401156:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40115a:	2209      	movs	r2, #9
  40115c:	4b1d      	ldr	r3, [pc, #116]	; (4011d4 <configure_buttons+0x9c>)
  40115e:	4798      	blx	r3
	
	/*
	 * Configura divisor do clock para debounce
	 */
	pio_set_debounce_filter(PORT_BUT_2,MASK_BUT_2, 100);
  401160:	481b      	ldr	r0, [pc, #108]	; (4011d0 <configure_buttons+0x98>)
  401162:	2108      	movs	r1, #8
  401164:	2264      	movs	r2, #100	; 0x64
  401166:	4b1d      	ldr	r3, [pc, #116]	; (4011dc <configure_buttons+0xa4>)
  401168:	4798      	blx	r3
	pio_set_debounce_filter(PORT_BUT_3,MASK_BUT_3, 100);
  40116a:	481b      	ldr	r0, [pc, #108]	; (4011d8 <configure_buttons+0xa0>)
  40116c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  401170:	2264      	movs	r2, #100	; 0x64
  401172:	4b1a      	ldr	r3, [pc, #104]	; (4011dc <configure_buttons+0xa4>)
  401174:	4798      	blx	r3
	
	/* 
	*	Configura interrupo para acontecer em borda de descida.
	*/
	pio_handler_set(PORT_BUT_2,ID_BUT_2,MASK_BUT_2,PIO_IT_FALL_EDGE,Button2_Handler);
  401176:	4b1a      	ldr	r3, [pc, #104]	; (4011e0 <configure_buttons+0xa8>)
  401178:	9300      	str	r3, [sp, #0]
  40117a:	4815      	ldr	r0, [pc, #84]	; (4011d0 <configure_buttons+0x98>)
  40117c:	210c      	movs	r1, #12
  40117e:	2208      	movs	r2, #8
  401180:	2350      	movs	r3, #80	; 0x50
  401182:	4c18      	ldr	r4, [pc, #96]	; (4011e4 <configure_buttons+0xac>)
  401184:	47a0      	blx	r4
	pio_handler_set(PORT_BUT_3,ID_BUT_3,MASK_BUT_3,PIO_IT_FALL_EDGE,Button3_Handler);
  401186:	4b18      	ldr	r3, [pc, #96]	; (4011e8 <configure_buttons+0xb0>)
  401188:	9300      	str	r3, [sp, #0]
  40118a:	4813      	ldr	r0, [pc, #76]	; (4011d8 <configure_buttons+0xa0>)
  40118c:	210d      	movs	r1, #13
  40118e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  401192:	2350      	movs	r3, #80	; 0x50
  401194:	4c13      	ldr	r4, [pc, #76]	; (4011e4 <configure_buttons+0xac>)
  401196:	47a0      	blx	r4
				
	/*
	*	Ativa interrupo no perifrico B porta do boto
	*/	
	pio_enable_interrupt(PORT_BUT_2,MASK_BUT_2);
  401198:	480d      	ldr	r0, [pc, #52]	; (4011d0 <configure_buttons+0x98>)
  40119a:	2108      	movs	r1, #8
  40119c:	4b13      	ldr	r3, [pc, #76]	; (4011ec <configure_buttons+0xb4>)
  40119e:	4798      	blx	r3
	pio_enable_interrupt(PORT_BUT_3,MASK_BUT_3);
  4011a0:	480d      	ldr	r0, [pc, #52]	; (4011d8 <configure_buttons+0xa0>)
  4011a2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4011a6:	4b11      	ldr	r3, [pc, #68]	; (4011ec <configure_buttons+0xb4>)
  4011a8:	4798      	blx	r3
	
	/*
	*	Configura a prioridade da interrupo no PORTB E PORTC
	*/
	NVIC_SetPriority(PIOB_IRQn, 10);
  4011aa:	200c      	movs	r0, #12
  4011ac:	210a      	movs	r1, #10
  4011ae:	4b10      	ldr	r3, [pc, #64]	; (4011f0 <configure_buttons+0xb8>)
  4011b0:	4798      	blx	r3
	NVIC_SetPriority(PIOC_IRQn, 10);
  4011b2:	200d      	movs	r0, #13
  4011b4:	210a      	movs	r1, #10
  4011b6:	4b0e      	ldr	r3, [pc, #56]	; (4011f0 <configure_buttons+0xb8>)
  4011b8:	4798      	blx	r3
	
	/*
	*	Ativa interrupo no port B e C
	*/
	NVIC_EnableIRQ(PIOB_IRQn);
  4011ba:	200c      	movs	r0, #12
  4011bc:	4b0d      	ldr	r3, [pc, #52]	; (4011f4 <configure_buttons+0xbc>)
  4011be:	4798      	blx	r3
	NVIC_EnableIRQ(PIOC_IRQn);
  4011c0:	200d      	movs	r0, #13
  4011c2:	4b0c      	ldr	r3, [pc, #48]	; (4011f4 <configure_buttons+0xbc>)
  4011c4:	4798      	blx	r3
		
}
  4011c6:	3704      	adds	r7, #4
  4011c8:	46bd      	mov	sp, r7
  4011ca:	bd90      	pop	{r4, r7, pc}
  4011cc:	00400a69 	.word	0x00400a69
  4011d0:	400e1000 	.word	0x400e1000
  4011d4:	004004d9 	.word	0x004004d9
  4011d8:	400e1200 	.word	0x400e1200
  4011dc:	004004a1 	.word	0x004004a1
  4011e0:	00401085 	.word	0x00401085
  4011e4:	0040075d 	.word	0x0040075d
  4011e8:	004010b9 	.word	0x004010b9
  4011ec:	00400625 	.word	0x00400625
  4011f0:	00400f8d 	.word	0x00400f8d
  4011f4:	00400f5d 	.word	0x00400f5d

004011f8 <configure_led>:
/**
 *  Configure Timer Counter 0 to generate an interrupt every 250ms.
 */
// [main_tc_configure]
static void configure_led(void)
{
  4011f8:	b590      	push	{r4, r7, lr}
  4011fa:	b083      	sub	sp, #12
  4011fc:	af02      	add	r7, sp, #8
		pio_set_output(PORT_LED_BLUE  , MASK_LED_BLUE	,1,0,0);
  4011fe:	2300      	movs	r3, #0
  401200:	9300      	str	r3, [sp, #0]
  401202:	480e      	ldr	r0, [pc, #56]	; (40123c <configure_led+0x44>)
  401204:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  401208:	2201      	movs	r2, #1
  40120a:	2300      	movs	r3, #0
  40120c:	4c0c      	ldr	r4, [pc, #48]	; (401240 <configure_led+0x48>)
  40120e:	47a0      	blx	r4
		pio_set_output(PORT_LED_GREEN , MASK_LED_GREEN  ,1,0,0);
  401210:	2300      	movs	r3, #0
  401212:	9300      	str	r3, [sp, #0]
  401214:	4809      	ldr	r0, [pc, #36]	; (40123c <configure_led+0x44>)
  401216:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  40121a:	2201      	movs	r2, #1
  40121c:	2300      	movs	r3, #0
  40121e:	4c08      	ldr	r4, [pc, #32]	; (401240 <configure_led+0x48>)
  401220:	47a0      	blx	r4
		pio_set_output(PORT_LED_RED	  , MASK_LED_RED	,1,0,0);
  401222:	2300      	movs	r3, #0
  401224:	9300      	str	r3, [sp, #0]
  401226:	4807      	ldr	r0, [pc, #28]	; (401244 <configure_led+0x4c>)
  401228:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  40122c:	2201      	movs	r2, #1
  40122e:	2300      	movs	r3, #0
  401230:	4c03      	ldr	r4, [pc, #12]	; (401240 <configure_led+0x48>)
  401232:	47a0      	blx	r4
}
  401234:	3704      	adds	r7, #4
  401236:	46bd      	mov	sp, r7
  401238:	bd90      	pop	{r4, r7, pc}
  40123a:	bf00      	nop
  40123c:	400e0e00 	.word	0x400e0e00
  401240:	00400555 	.word	0x00400555
  401244:	400e1200 	.word	0x400e1200

00401248 <configure_tc>:


static void configure_tc(void)
{
  401248:	b580      	push	{r7, lr}
  40124a:	b082      	sub	sp, #8
  40124c:	af00      	add	r7, sp, #0
	/*
	* Aqui atualizamos o clock da CPU que foi configurado em sysclk init
	*
	* O valor atual est em : 120_000_000 Hz (120Mhz)
	*/
	uint32_t ul_sysclk = sysclk_get_cpu_hz();
  40124e:	4b10      	ldr	r3, [pc, #64]	; (401290 <configure_tc+0x48>)
  401250:	4798      	blx	r3
  401252:	6078      	str	r0, [r7, #4]
	
	/*
	*	Ativa o clock do perifrico TC 0
	* 
	*/
	pmc_enable_periph_clk(ID_TIMER);
  401254:	2017      	movs	r0, #23
  401256:	4b0f      	ldr	r3, [pc, #60]	; (401294 <configure_tc+0x4c>)
  401258:	4798      	blx	r3
	*	SLCK	= 32_768		(rtc)
	*
	* Uma opo para achar o valor do divisor  utilizar a funcao
	 tc_find_mck_divisor()
	*/
	tc_init(TC0,0,TC_CMR_CPCTRG|TC_CMR_TCCLKS_TIMER_CLOCK5);
  40125a:	480f      	ldr	r0, [pc, #60]	; (401298 <configure_tc+0x50>)
  40125c:	2100      	movs	r1, #0
  40125e:	f244 0204 	movw	r2, #16388	; 0x4004
  401262:	4b0e      	ldr	r3, [pc, #56]	; (40129c <configure_tc+0x54>)
  401264:	4798      	blx	r3
	*	| /
	*	|-----------------> t
	*
	*
	*/
	tc_write_rc(TC0, 0, 8192);
  401266:	480c      	ldr	r0, [pc, #48]	; (401298 <configure_tc+0x50>)
  401268:	2100      	movs	r1, #0
  40126a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  40126e:	4b0c      	ldr	r3, [pc, #48]	; (4012a0 <configure_tc+0x58>)
  401270:	4798      	blx	r3
	
	/*
	* Devemos configurar o NVIC para receber interrupes do TC 
	*/
	NVIC_EnableIRQ(ID_TC0);
  401272:	2017      	movs	r0, #23
  401274:	4b0b      	ldr	r3, [pc, #44]	; (4012a4 <configure_tc+0x5c>)
  401276:	4798      	blx	r3
	*	#define TC_IER_CPCS  (0x1u << 4)	RC Compare 
	*	#define TC_IER_LDRAS (0x1u << 5)	RA Loading 
	*	#define TC_IER_LDRBS (0x1u << 6)	RB Loading 
	*	#define TC_IER_ETRGS (0x1u << 7)	External Trigger 
	*/
	tc_enable_interrupt(TC0, 0, TC_IER_CPCS);
  401278:	4807      	ldr	r0, [pc, #28]	; (401298 <configure_tc+0x50>)
  40127a:	2100      	movs	r1, #0
  40127c:	2210      	movs	r2, #16
  40127e:	4b0a      	ldr	r3, [pc, #40]	; (4012a8 <configure_tc+0x60>)
  401280:	4798      	blx	r3
	
	tc_start(TC0, 0);
  401282:	4805      	ldr	r0, [pc, #20]	; (401298 <configure_tc+0x50>)
  401284:	2100      	movs	r1, #0
  401286:	4b09      	ldr	r3, [pc, #36]	; (4012ac <configure_tc+0x64>)
  401288:	4798      	blx	r3
}
  40128a:	3708      	adds	r7, #8
  40128c:	46bd      	mov	sp, r7
  40128e:	bd80      	pop	{r7, pc}
  401290:	00401071 	.word	0x00401071
  401294:	00400a69 	.word	0x00400a69
  401298:	40010000 	.word	0x40010000
  40129c:	00400aed 	.word	0x00400aed
  4012a0:	00400b69 	.word	0x00400b69
  4012a4:	00400f5d 	.word	0x00400f5d
  4012a8:	00400b8d 	.word	0x00400b8d
  4012ac:	00400b25 	.word	0x00400b25

004012b0 <main>:

/************************************************************************/
/* Main Code	                                                        */
/************************************************************************/
int main(void)
{
  4012b0:	b580      	push	{r7, lr}
  4012b2:	af00      	add	r7, sp, #0
	/* Initialize the SAM system */
	sysclk_init();
  4012b4:	4b06      	ldr	r3, [pc, #24]	; (4012d0 <main+0x20>)
  4012b6:	4798      	blx	r3

	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4012b8:	4b06      	ldr	r3, [pc, #24]	; (4012d4 <main+0x24>)
  4012ba:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4012be:	605a      	str	r2, [r3, #4]

	/**Configura o LED */
	configure_led();
  4012c0:	4b05      	ldr	r3, [pc, #20]	; (4012d8 <main+0x28>)
  4012c2:	4798      	blx	r3

	/** Configura o timer */
	configure_tc();
  4012c4:	4b05      	ldr	r3, [pc, #20]	; (4012dc <main+0x2c>)
  4012c6:	4798      	blx	r3
	
	/* Configura os botes */
	configure_buttons();
  4012c8:	4b05      	ldr	r3, [pc, #20]	; (4012e0 <main+0x30>)
  4012ca:	4798      	blx	r3
	while (1) {
	
	
		/* Entra em modo sleep */
		
	}
  4012cc:	e7fe      	b.n	4012cc <main+0x1c>
  4012ce:	bf00      	nop
  4012d0:	00400405 	.word	0x00400405
  4012d4:	400e1450 	.word	0x400e1450
  4012d8:	004011f9 	.word	0x004011f9
  4012dc:	00401249 	.word	0x00401249
  4012e0:	00401139 	.word	0x00401139

004012e4 <__libc_init_array>:
  4012e4:	b570      	push	{r4, r5, r6, lr}
  4012e6:	4e0f      	ldr	r6, [pc, #60]	; (401324 <__libc_init_array+0x40>)
  4012e8:	4d0f      	ldr	r5, [pc, #60]	; (401328 <__libc_init_array+0x44>)
  4012ea:	1b76      	subs	r6, r6, r5
  4012ec:	10b6      	asrs	r6, r6, #2
  4012ee:	bf18      	it	ne
  4012f0:	2400      	movne	r4, #0
  4012f2:	d005      	beq.n	401300 <__libc_init_array+0x1c>
  4012f4:	3401      	adds	r4, #1
  4012f6:	f855 3b04 	ldr.w	r3, [r5], #4
  4012fa:	4798      	blx	r3
  4012fc:	42a6      	cmp	r6, r4
  4012fe:	d1f9      	bne.n	4012f4 <__libc_init_array+0x10>
  401300:	4e0a      	ldr	r6, [pc, #40]	; (40132c <__libc_init_array+0x48>)
  401302:	4d0b      	ldr	r5, [pc, #44]	; (401330 <__libc_init_array+0x4c>)
  401304:	1b76      	subs	r6, r6, r5
  401306:	f004 fe4f 	bl	405fa8 <_init>
  40130a:	10b6      	asrs	r6, r6, #2
  40130c:	bf18      	it	ne
  40130e:	2400      	movne	r4, #0
  401310:	d006      	beq.n	401320 <__libc_init_array+0x3c>
  401312:	3401      	adds	r4, #1
  401314:	f855 3b04 	ldr.w	r3, [r5], #4
  401318:	4798      	blx	r3
  40131a:	42a6      	cmp	r6, r4
  40131c:	d1f9      	bne.n	401312 <__libc_init_array+0x2e>
  40131e:	bd70      	pop	{r4, r5, r6, pc}
  401320:	bd70      	pop	{r4, r5, r6, pc}
  401322:	bf00      	nop
  401324:	00405fb4 	.word	0x00405fb4
  401328:	00405fb4 	.word	0x00405fb4
  40132c:	00405fbc 	.word	0x00405fbc
  401330:	00405fb4 	.word	0x00405fb4

00401334 <memset>:
  401334:	b470      	push	{r4, r5, r6}
  401336:	0784      	lsls	r4, r0, #30
  401338:	d046      	beq.n	4013c8 <memset+0x94>
  40133a:	1e54      	subs	r4, r2, #1
  40133c:	2a00      	cmp	r2, #0
  40133e:	d041      	beq.n	4013c4 <memset+0x90>
  401340:	b2cd      	uxtb	r5, r1
  401342:	4603      	mov	r3, r0
  401344:	e002      	b.n	40134c <memset+0x18>
  401346:	1e62      	subs	r2, r4, #1
  401348:	b3e4      	cbz	r4, 4013c4 <memset+0x90>
  40134a:	4614      	mov	r4, r2
  40134c:	f803 5b01 	strb.w	r5, [r3], #1
  401350:	079a      	lsls	r2, r3, #30
  401352:	d1f8      	bne.n	401346 <memset+0x12>
  401354:	2c03      	cmp	r4, #3
  401356:	d92e      	bls.n	4013b6 <memset+0x82>
  401358:	b2cd      	uxtb	r5, r1
  40135a:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40135e:	2c0f      	cmp	r4, #15
  401360:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401364:	d919      	bls.n	40139a <memset+0x66>
  401366:	f103 0210 	add.w	r2, r3, #16
  40136a:	4626      	mov	r6, r4
  40136c:	3e10      	subs	r6, #16
  40136e:	2e0f      	cmp	r6, #15
  401370:	f842 5c10 	str.w	r5, [r2, #-16]
  401374:	f842 5c0c 	str.w	r5, [r2, #-12]
  401378:	f842 5c08 	str.w	r5, [r2, #-8]
  40137c:	f842 5c04 	str.w	r5, [r2, #-4]
  401380:	f102 0210 	add.w	r2, r2, #16
  401384:	d8f2      	bhi.n	40136c <memset+0x38>
  401386:	f1a4 0210 	sub.w	r2, r4, #16
  40138a:	f022 020f 	bic.w	r2, r2, #15
  40138e:	f004 040f 	and.w	r4, r4, #15
  401392:	3210      	adds	r2, #16
  401394:	2c03      	cmp	r4, #3
  401396:	4413      	add	r3, r2
  401398:	d90d      	bls.n	4013b6 <memset+0x82>
  40139a:	461e      	mov	r6, r3
  40139c:	4622      	mov	r2, r4
  40139e:	3a04      	subs	r2, #4
  4013a0:	2a03      	cmp	r2, #3
  4013a2:	f846 5b04 	str.w	r5, [r6], #4
  4013a6:	d8fa      	bhi.n	40139e <memset+0x6a>
  4013a8:	1f22      	subs	r2, r4, #4
  4013aa:	f022 0203 	bic.w	r2, r2, #3
  4013ae:	3204      	adds	r2, #4
  4013b0:	4413      	add	r3, r2
  4013b2:	f004 0403 	and.w	r4, r4, #3
  4013b6:	b12c      	cbz	r4, 4013c4 <memset+0x90>
  4013b8:	b2c9      	uxtb	r1, r1
  4013ba:	441c      	add	r4, r3
  4013bc:	f803 1b01 	strb.w	r1, [r3], #1
  4013c0:	42a3      	cmp	r3, r4
  4013c2:	d1fb      	bne.n	4013bc <memset+0x88>
  4013c4:	bc70      	pop	{r4, r5, r6}
  4013c6:	4770      	bx	lr
  4013c8:	4614      	mov	r4, r2
  4013ca:	4603      	mov	r3, r0
  4013cc:	e7c2      	b.n	401354 <memset+0x20>
  4013ce:	bf00      	nop

004013d0 <sprintf>:
  4013d0:	b40e      	push	{r1, r2, r3}
  4013d2:	b5f0      	push	{r4, r5, r6, r7, lr}
  4013d4:	b09c      	sub	sp, #112	; 0x70
  4013d6:	ab21      	add	r3, sp, #132	; 0x84
  4013d8:	490f      	ldr	r1, [pc, #60]	; (401418 <sprintf+0x48>)
  4013da:	f853 2b04 	ldr.w	r2, [r3], #4
  4013de:	9301      	str	r3, [sp, #4]
  4013e0:	4605      	mov	r5, r0
  4013e2:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  4013e6:	6808      	ldr	r0, [r1, #0]
  4013e8:	9502      	str	r5, [sp, #8]
  4013ea:	f44f 7702 	mov.w	r7, #520	; 0x208
  4013ee:	f64f 76ff 	movw	r6, #65535	; 0xffff
  4013f2:	a902      	add	r1, sp, #8
  4013f4:	9506      	str	r5, [sp, #24]
  4013f6:	f8ad 7014 	strh.w	r7, [sp, #20]
  4013fa:	9404      	str	r4, [sp, #16]
  4013fc:	9407      	str	r4, [sp, #28]
  4013fe:	f8ad 6016 	strh.w	r6, [sp, #22]
  401402:	f000 f80b 	bl	40141c <_svfprintf_r>
  401406:	9b02      	ldr	r3, [sp, #8]
  401408:	2200      	movs	r2, #0
  40140a:	701a      	strb	r2, [r3, #0]
  40140c:	b01c      	add	sp, #112	; 0x70
  40140e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  401412:	b003      	add	sp, #12
  401414:	4770      	bx	lr
  401416:	bf00      	nop
  401418:	20000430 	.word	0x20000430

0040141c <_svfprintf_r>:
  40141c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401420:	b0c1      	sub	sp, #260	; 0x104
  401422:	4689      	mov	r9, r1
  401424:	920a      	str	r2, [sp, #40]	; 0x28
  401426:	930e      	str	r3, [sp, #56]	; 0x38
  401428:	9008      	str	r0, [sp, #32]
  40142a:	f002 fb6f 	bl	403b0c <_localeconv_r>
  40142e:	6803      	ldr	r3, [r0, #0]
  401430:	9317      	str	r3, [sp, #92]	; 0x5c
  401432:	4618      	mov	r0, r3
  401434:	f003 fc74 	bl	404d20 <strlen>
  401438:	f8b9 300c 	ldrh.w	r3, [r9, #12]
  40143c:	9018      	str	r0, [sp, #96]	; 0x60
  40143e:	061a      	lsls	r2, r3, #24
  401440:	d504      	bpl.n	40144c <_svfprintf_r+0x30>
  401442:	f8d9 3010 	ldr.w	r3, [r9, #16]
  401446:	2b00      	cmp	r3, #0
  401448:	f001 808c 	beq.w	402564 <_svfprintf_r+0x1148>
  40144c:	2300      	movs	r3, #0
  40144e:	af30      	add	r7, sp, #192	; 0xc0
  401450:	9313      	str	r3, [sp, #76]	; 0x4c
  401452:	9325      	str	r3, [sp, #148]	; 0x94
  401454:	9324      	str	r3, [sp, #144]	; 0x90
  401456:	9316      	str	r3, [sp, #88]	; 0x58
  401458:	9319      	str	r3, [sp, #100]	; 0x64
  40145a:	930b      	str	r3, [sp, #44]	; 0x2c
  40145c:	9723      	str	r7, [sp, #140]	; 0x8c
  40145e:	9314      	str	r3, [sp, #80]	; 0x50
  401460:	9315      	str	r3, [sp, #84]	; 0x54
  401462:	463c      	mov	r4, r7
  401464:	464e      	mov	r6, r9
  401466:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  401468:	782b      	ldrb	r3, [r5, #0]
  40146a:	2b00      	cmp	r3, #0
  40146c:	f000 80a9 	beq.w	4015c2 <_svfprintf_r+0x1a6>
  401470:	2b25      	cmp	r3, #37	; 0x25
  401472:	d102      	bne.n	40147a <_svfprintf_r+0x5e>
  401474:	e0a5      	b.n	4015c2 <_svfprintf_r+0x1a6>
  401476:	2b25      	cmp	r3, #37	; 0x25
  401478:	d003      	beq.n	401482 <_svfprintf_r+0x66>
  40147a:	f815 3f01 	ldrb.w	r3, [r5, #1]!
  40147e:	2b00      	cmp	r3, #0
  401480:	d1f9      	bne.n	401476 <_svfprintf_r+0x5a>
  401482:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401484:	1aeb      	subs	r3, r5, r3
  401486:	b173      	cbz	r3, 4014a6 <_svfprintf_r+0x8a>
  401488:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40148a:	9925      	ldr	r1, [sp, #148]	; 0x94
  40148c:	980a      	ldr	r0, [sp, #40]	; 0x28
  40148e:	6020      	str	r0, [r4, #0]
  401490:	3201      	adds	r2, #1
  401492:	4419      	add	r1, r3
  401494:	2a07      	cmp	r2, #7
  401496:	6063      	str	r3, [r4, #4]
  401498:	9125      	str	r1, [sp, #148]	; 0x94
  40149a:	9224      	str	r2, [sp, #144]	; 0x90
  40149c:	dc72      	bgt.n	401584 <_svfprintf_r+0x168>
  40149e:	3408      	adds	r4, #8
  4014a0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4014a2:	441a      	add	r2, r3
  4014a4:	920b      	str	r2, [sp, #44]	; 0x2c
  4014a6:	782b      	ldrb	r3, [r5, #0]
  4014a8:	2b00      	cmp	r3, #0
  4014aa:	f000 87b5 	beq.w	402418 <_svfprintf_r+0xffc>
  4014ae:	2300      	movs	r3, #0
  4014b0:	1c69      	adds	r1, r5, #1
  4014b2:	786d      	ldrb	r5, [r5, #1]
  4014b4:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4014b8:	461a      	mov	r2, r3
  4014ba:	930c      	str	r3, [sp, #48]	; 0x30
  4014bc:	9307      	str	r3, [sp, #28]
  4014be:	f04f 3aff 	mov.w	sl, #4294967295
  4014c2:	1c4b      	adds	r3, r1, #1
  4014c4:	f1a5 0120 	sub.w	r1, r5, #32
  4014c8:	2958      	cmp	r1, #88	; 0x58
  4014ca:	f200 83d9 	bhi.w	401c80 <_svfprintf_r+0x864>
  4014ce:	e8df f011 	tbh	[pc, r1, lsl #1]
  4014d2:	0270      	.short	0x0270
  4014d4:	03d703d7 	.word	0x03d703d7
  4014d8:	03d70374 	.word	0x03d70374
  4014dc:	03d703d7 	.word	0x03d703d7
  4014e0:	03d703d7 	.word	0x03d703d7
  4014e4:	02f003d7 	.word	0x02f003d7
  4014e8:	03d7020d 	.word	0x03d7020d
  4014ec:	021101f4 	.word	0x021101f4
  4014f0:	037b03d7 	.word	0x037b03d7
  4014f4:	02ba02ba 	.word	0x02ba02ba
  4014f8:	02ba02ba 	.word	0x02ba02ba
  4014fc:	02ba02ba 	.word	0x02ba02ba
  401500:	02ba02ba 	.word	0x02ba02ba
  401504:	03d702ba 	.word	0x03d702ba
  401508:	03d703d7 	.word	0x03d703d7
  40150c:	03d703d7 	.word	0x03d703d7
  401510:	03d703d7 	.word	0x03d703d7
  401514:	03d703d7 	.word	0x03d703d7
  401518:	02c903d7 	.word	0x02c903d7
  40151c:	03d7038b 	.word	0x03d7038b
  401520:	03d7038b 	.word	0x03d7038b
  401524:	03d703d7 	.word	0x03d703d7
  401528:	036d03d7 	.word	0x036d03d7
  40152c:	03d703d7 	.word	0x03d703d7
  401530:	03d70305 	.word	0x03d70305
  401534:	03d703d7 	.word	0x03d703d7
  401538:	03d703d7 	.word	0x03d703d7
  40153c:	03d70323 	.word	0x03d70323
  401540:	033d03d7 	.word	0x033d03d7
  401544:	03d703d7 	.word	0x03d703d7
  401548:	03d703d7 	.word	0x03d703d7
  40154c:	03d703d7 	.word	0x03d703d7
  401550:	03d703d7 	.word	0x03d703d7
  401554:	03d703d7 	.word	0x03d703d7
  401558:	022c0358 	.word	0x022c0358
  40155c:	038b038b 	.word	0x038b038b
  401560:	02fe038b 	.word	0x02fe038b
  401564:	03d7022c 	.word	0x03d7022c
  401568:	02e603d7 	.word	0x02e603d7
  40156c:	027e03d7 	.word	0x027e03d7
  401570:	03c001fb 	.word	0x03c001fb
  401574:	03d70277 	.word	0x03d70277
  401578:	03d70292 	.word	0x03d70292
  40157c:	03d7007a 	.word	0x03d7007a
  401580:	024a03d7 	.word	0x024a03d7
  401584:	9808      	ldr	r0, [sp, #32]
  401586:	9307      	str	r3, [sp, #28]
  401588:	4631      	mov	r1, r6
  40158a:	aa23      	add	r2, sp, #140	; 0x8c
  40158c:	f003 fbf6 	bl	404d7c <__ssprint_r>
  401590:	b950      	cbnz	r0, 4015a8 <_svfprintf_r+0x18c>
  401592:	463c      	mov	r4, r7
  401594:	9b07      	ldr	r3, [sp, #28]
  401596:	e783      	b.n	4014a0 <_svfprintf_r+0x84>
  401598:	9808      	ldr	r0, [sp, #32]
  40159a:	4631      	mov	r1, r6
  40159c:	aa23      	add	r2, sp, #140	; 0x8c
  40159e:	f003 fbed 	bl	404d7c <__ssprint_r>
  4015a2:	2800      	cmp	r0, #0
  4015a4:	f000 8185 	beq.w	4018b2 <_svfprintf_r+0x496>
  4015a8:	46b1      	mov	r9, r6
  4015aa:	f8b9 300c 	ldrh.w	r3, [r9, #12]
  4015ae:	f013 0f40 	tst.w	r3, #64	; 0x40
  4015b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4015b4:	bf18      	it	ne
  4015b6:	f04f 33ff 	movne.w	r3, #4294967295
  4015ba:	4618      	mov	r0, r3
  4015bc:	b041      	add	sp, #260	; 0x104
  4015be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4015c2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4015c4:	e76f      	b.n	4014a6 <_svfprintf_r+0x8a>
  4015c6:	930a      	str	r3, [sp, #40]	; 0x28
  4015c8:	9b07      	ldr	r3, [sp, #28]
  4015ca:	0698      	lsls	r0, r3, #26
  4015cc:	f140 82ad 	bpl.w	401b2a <_svfprintf_r+0x70e>
  4015d0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4015d2:	f103 0907 	add.w	r9, r3, #7
  4015d6:	f029 0307 	bic.w	r3, r9, #7
  4015da:	f103 0208 	add.w	r2, r3, #8
  4015de:	e9d3 8900 	ldrd	r8, r9, [r3]
  4015e2:	920e      	str	r2, [sp, #56]	; 0x38
  4015e4:	2301      	movs	r3, #1
  4015e6:	f04f 0c00 	mov.w	ip, #0
  4015ea:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  4015ee:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  4015f2:	f1ba 0f00 	cmp.w	sl, #0
  4015f6:	db03      	blt.n	401600 <_svfprintf_r+0x1e4>
  4015f8:	9a07      	ldr	r2, [sp, #28]
  4015fa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  4015fe:	9207      	str	r2, [sp, #28]
  401600:	ea58 0209 	orrs.w	r2, r8, r9
  401604:	f040 834c 	bne.w	401ca0 <_svfprintf_r+0x884>
  401608:	f1ba 0f00 	cmp.w	sl, #0
  40160c:	f000 8451 	beq.w	401eb2 <_svfprintf_r+0xa96>
  401610:	2b01      	cmp	r3, #1
  401612:	f000 834f 	beq.w	401cb4 <_svfprintf_r+0x898>
  401616:	2b02      	cmp	r3, #2
  401618:	f000 8490 	beq.w	401f3c <_svfprintf_r+0xb20>
  40161c:	4639      	mov	r1, r7
  40161e:	ea4f 02d8 	mov.w	r2, r8, lsr #3
  401622:	ea42 7249 	orr.w	r2, r2, r9, lsl #29
  401626:	ea4f 00d9 	mov.w	r0, r9, lsr #3
  40162a:	f008 0307 	and.w	r3, r8, #7
  40162e:	4681      	mov	r9, r0
  401630:	4690      	mov	r8, r2
  401632:	3330      	adds	r3, #48	; 0x30
  401634:	ea58 0209 	orrs.w	r2, r8, r9
  401638:	f801 3d01 	strb.w	r3, [r1, #-1]!
  40163c:	d1ef      	bne.n	40161e <_svfprintf_r+0x202>
  40163e:	9a07      	ldr	r2, [sp, #28]
  401640:	9110      	str	r1, [sp, #64]	; 0x40
  401642:	07d2      	lsls	r2, r2, #31
  401644:	f100 8544 	bmi.w	4020d0 <_svfprintf_r+0xcb4>
  401648:	1a7b      	subs	r3, r7, r1
  40164a:	930d      	str	r3, [sp, #52]	; 0x34
  40164c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40164e:	4592      	cmp	sl, r2
  401650:	4653      	mov	r3, sl
  401652:	bfb8      	it	lt
  401654:	4613      	movlt	r3, r2
  401656:	9309      	str	r3, [sp, #36]	; 0x24
  401658:	2300      	movs	r3, #0
  40165a:	9312      	str	r3, [sp, #72]	; 0x48
  40165c:	f1bc 0f00 	cmp.w	ip, #0
  401660:	d002      	beq.n	401668 <_svfprintf_r+0x24c>
  401662:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401664:	3301      	adds	r3, #1
  401666:	9309      	str	r3, [sp, #36]	; 0x24
  401668:	9b07      	ldr	r3, [sp, #28]
  40166a:	f013 0302 	ands.w	r3, r3, #2
  40166e:	930f      	str	r3, [sp, #60]	; 0x3c
  401670:	d002      	beq.n	401678 <_svfprintf_r+0x25c>
  401672:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401674:	3302      	adds	r3, #2
  401676:	9309      	str	r3, [sp, #36]	; 0x24
  401678:	9b07      	ldr	r3, [sp, #28]
  40167a:	f013 0984 	ands.w	r9, r3, #132	; 0x84
  40167e:	f040 830c 	bne.w	401c9a <_svfprintf_r+0x87e>
  401682:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  401684:	9a09      	ldr	r2, [sp, #36]	; 0x24
  401686:	ebc2 0803 	rsb	r8, r2, r3
  40168a:	f1b8 0f00 	cmp.w	r8, #0
  40168e:	f340 8304 	ble.w	401c9a <_svfprintf_r+0x87e>
  401692:	f1b8 0f10 	cmp.w	r8, #16
  401696:	9925      	ldr	r1, [sp, #148]	; 0x94
  401698:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40169a:	f8df a544 	ldr.w	sl, [pc, #1348]	; 401be0 <_svfprintf_r+0x7c4>
  40169e:	dd29      	ble.n	4016f4 <_svfprintf_r+0x2d8>
  4016a0:	4653      	mov	r3, sl
  4016a2:	f04f 0b10 	mov.w	fp, #16
  4016a6:	46c2      	mov	sl, r8
  4016a8:	46a8      	mov	r8, r5
  4016aa:	461d      	mov	r5, r3
  4016ac:	e006      	b.n	4016bc <_svfprintf_r+0x2a0>
  4016ae:	f1aa 0a10 	sub.w	sl, sl, #16
  4016b2:	f1ba 0f10 	cmp.w	sl, #16
  4016b6:	f104 0408 	add.w	r4, r4, #8
  4016ba:	dd17      	ble.n	4016ec <_svfprintf_r+0x2d0>
  4016bc:	3201      	adds	r2, #1
  4016be:	3110      	adds	r1, #16
  4016c0:	2a07      	cmp	r2, #7
  4016c2:	9125      	str	r1, [sp, #148]	; 0x94
  4016c4:	9224      	str	r2, [sp, #144]	; 0x90
  4016c6:	e884 0820 	stmia.w	r4, {r5, fp}
  4016ca:	ddf0      	ble.n	4016ae <_svfprintf_r+0x292>
  4016cc:	9808      	ldr	r0, [sp, #32]
  4016ce:	4631      	mov	r1, r6
  4016d0:	aa23      	add	r2, sp, #140	; 0x8c
  4016d2:	f003 fb53 	bl	404d7c <__ssprint_r>
  4016d6:	2800      	cmp	r0, #0
  4016d8:	f47f af66 	bne.w	4015a8 <_svfprintf_r+0x18c>
  4016dc:	f1aa 0a10 	sub.w	sl, sl, #16
  4016e0:	f1ba 0f10 	cmp.w	sl, #16
  4016e4:	9925      	ldr	r1, [sp, #148]	; 0x94
  4016e6:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4016e8:	463c      	mov	r4, r7
  4016ea:	dce7      	bgt.n	4016bc <_svfprintf_r+0x2a0>
  4016ec:	462b      	mov	r3, r5
  4016ee:	4645      	mov	r5, r8
  4016f0:	46d0      	mov	r8, sl
  4016f2:	469a      	mov	sl, r3
  4016f4:	3201      	adds	r2, #1
  4016f6:	eb08 0b01 	add.w	fp, r8, r1
  4016fa:	2a07      	cmp	r2, #7
  4016fc:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  401700:	9224      	str	r2, [sp, #144]	; 0x90
  401702:	f8c4 a000 	str.w	sl, [r4]
  401706:	f8c4 8004 	str.w	r8, [r4, #4]
  40170a:	f300 847b 	bgt.w	402004 <_svfprintf_r+0xbe8>
  40170e:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  401712:	3408      	adds	r4, #8
  401714:	f1bc 0f00 	cmp.w	ip, #0
  401718:	d00f      	beq.n	40173a <_svfprintf_r+0x31e>
  40171a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40171c:	3301      	adds	r3, #1
  40171e:	f10b 0b01 	add.w	fp, fp, #1
  401722:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  401726:	2201      	movs	r2, #1
  401728:	2b07      	cmp	r3, #7
  40172a:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40172e:	9324      	str	r3, [sp, #144]	; 0x90
  401730:	e884 0006 	stmia.w	r4, {r1, r2}
  401734:	f300 83da 	bgt.w	401eec <_svfprintf_r+0xad0>
  401738:	3408      	adds	r4, #8
  40173a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40173c:	b173      	cbz	r3, 40175c <_svfprintf_r+0x340>
  40173e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  401740:	3301      	adds	r3, #1
  401742:	f10b 0b02 	add.w	fp, fp, #2
  401746:	a91c      	add	r1, sp, #112	; 0x70
  401748:	2202      	movs	r2, #2
  40174a:	2b07      	cmp	r3, #7
  40174c:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  401750:	9324      	str	r3, [sp, #144]	; 0x90
  401752:	e884 0006 	stmia.w	r4, {r1, r2}
  401756:	f300 83d5 	bgt.w	401f04 <_svfprintf_r+0xae8>
  40175a:	3408      	adds	r4, #8
  40175c:	f1b9 0f80 	cmp.w	r9, #128	; 0x80
  401760:	f000 8311 	beq.w	401d86 <_svfprintf_r+0x96a>
  401764:	9b11      	ldr	r3, [sp, #68]	; 0x44
  401766:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  401768:	ebc2 0a03 	rsb	sl, r2, r3
  40176c:	f1ba 0f00 	cmp.w	sl, #0
  401770:	dd3c      	ble.n	4017ec <_svfprintf_r+0x3d0>
  401772:	f1ba 0f10 	cmp.w	sl, #16
  401776:	9a24      	ldr	r2, [sp, #144]	; 0x90
  401778:	f8df 9468 	ldr.w	r9, [pc, #1128]	; 401be4 <_svfprintf_r+0x7c8>
  40177c:	dd2b      	ble.n	4017d6 <_svfprintf_r+0x3ba>
  40177e:	4649      	mov	r1, r9
  401780:	465b      	mov	r3, fp
  401782:	46a9      	mov	r9, r5
  401784:	f04f 0810 	mov.w	r8, #16
  401788:	f8dd b020 	ldr.w	fp, [sp, #32]
  40178c:	460d      	mov	r5, r1
  40178e:	e006      	b.n	40179e <_svfprintf_r+0x382>
  401790:	f1aa 0a10 	sub.w	sl, sl, #16
  401794:	f1ba 0f10 	cmp.w	sl, #16
  401798:	f104 0408 	add.w	r4, r4, #8
  40179c:	dd17      	ble.n	4017ce <_svfprintf_r+0x3b2>
  40179e:	3201      	adds	r2, #1
  4017a0:	3310      	adds	r3, #16
  4017a2:	2a07      	cmp	r2, #7
  4017a4:	9325      	str	r3, [sp, #148]	; 0x94
  4017a6:	9224      	str	r2, [sp, #144]	; 0x90
  4017a8:	e884 0120 	stmia.w	r4, {r5, r8}
  4017ac:	ddf0      	ble.n	401790 <_svfprintf_r+0x374>
  4017ae:	4658      	mov	r0, fp
  4017b0:	4631      	mov	r1, r6
  4017b2:	aa23      	add	r2, sp, #140	; 0x8c
  4017b4:	f003 fae2 	bl	404d7c <__ssprint_r>
  4017b8:	2800      	cmp	r0, #0
  4017ba:	f47f aef5 	bne.w	4015a8 <_svfprintf_r+0x18c>
  4017be:	f1aa 0a10 	sub.w	sl, sl, #16
  4017c2:	f1ba 0f10 	cmp.w	sl, #16
  4017c6:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4017c8:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4017ca:	463c      	mov	r4, r7
  4017cc:	dce7      	bgt.n	40179e <_svfprintf_r+0x382>
  4017ce:	469b      	mov	fp, r3
  4017d0:	462b      	mov	r3, r5
  4017d2:	464d      	mov	r5, r9
  4017d4:	4699      	mov	r9, r3
  4017d6:	3201      	adds	r2, #1
  4017d8:	44d3      	add	fp, sl
  4017da:	2a07      	cmp	r2, #7
  4017dc:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4017e0:	9224      	str	r2, [sp, #144]	; 0x90
  4017e2:	e884 0600 	stmia.w	r4, {r9, sl}
  4017e6:	f300 8375 	bgt.w	401ed4 <_svfprintf_r+0xab8>
  4017ea:	3408      	adds	r4, #8
  4017ec:	9b07      	ldr	r3, [sp, #28]
  4017ee:	05d9      	lsls	r1, r3, #23
  4017f0:	f100 826c 	bmi.w	401ccc <_svfprintf_r+0x8b0>
  4017f4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4017f6:	990d      	ldr	r1, [sp, #52]	; 0x34
  4017f8:	9a10      	ldr	r2, [sp, #64]	; 0x40
  4017fa:	6022      	str	r2, [r4, #0]
  4017fc:	3301      	adds	r3, #1
  4017fe:	448b      	add	fp, r1
  401800:	2b07      	cmp	r3, #7
  401802:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  401806:	6061      	str	r1, [r4, #4]
  401808:	9324      	str	r3, [sp, #144]	; 0x90
  40180a:	f300 8346 	bgt.w	401e9a <_svfprintf_r+0xa7e>
  40180e:	3408      	adds	r4, #8
  401810:	9b07      	ldr	r3, [sp, #28]
  401812:	075a      	lsls	r2, r3, #29
  401814:	d541      	bpl.n	40189a <_svfprintf_r+0x47e>
  401816:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  401818:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40181a:	1a9d      	subs	r5, r3, r2
  40181c:	2d00      	cmp	r5, #0
  40181e:	dd3c      	ble.n	40189a <_svfprintf_r+0x47e>
  401820:	2d10      	cmp	r5, #16
  401822:	9b24      	ldr	r3, [sp, #144]	; 0x90
  401824:	f8df a3b8 	ldr.w	sl, [pc, #952]	; 401be0 <_svfprintf_r+0x7c4>
  401828:	dd23      	ble.n	401872 <_svfprintf_r+0x456>
  40182a:	f04f 0810 	mov.w	r8, #16
  40182e:	465a      	mov	r2, fp
  401830:	f8dd 9020 	ldr.w	r9, [sp, #32]
  401834:	e004      	b.n	401840 <_svfprintf_r+0x424>
  401836:	3d10      	subs	r5, #16
  401838:	2d10      	cmp	r5, #16
  40183a:	f104 0408 	add.w	r4, r4, #8
  40183e:	dd17      	ble.n	401870 <_svfprintf_r+0x454>
  401840:	3301      	adds	r3, #1
  401842:	3210      	adds	r2, #16
  401844:	2b07      	cmp	r3, #7
  401846:	9225      	str	r2, [sp, #148]	; 0x94
  401848:	9324      	str	r3, [sp, #144]	; 0x90
  40184a:	f8c4 a000 	str.w	sl, [r4]
  40184e:	f8c4 8004 	str.w	r8, [r4, #4]
  401852:	ddf0      	ble.n	401836 <_svfprintf_r+0x41a>
  401854:	4648      	mov	r0, r9
  401856:	4631      	mov	r1, r6
  401858:	aa23      	add	r2, sp, #140	; 0x8c
  40185a:	f003 fa8f 	bl	404d7c <__ssprint_r>
  40185e:	2800      	cmp	r0, #0
  401860:	f47f aea2 	bne.w	4015a8 <_svfprintf_r+0x18c>
  401864:	3d10      	subs	r5, #16
  401866:	2d10      	cmp	r5, #16
  401868:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40186a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40186c:	463c      	mov	r4, r7
  40186e:	dce7      	bgt.n	401840 <_svfprintf_r+0x424>
  401870:	4693      	mov	fp, r2
  401872:	3301      	adds	r3, #1
  401874:	44ab      	add	fp, r5
  401876:	2b07      	cmp	r3, #7
  401878:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40187c:	9324      	str	r3, [sp, #144]	; 0x90
  40187e:	f8c4 a000 	str.w	sl, [r4]
  401882:	6065      	str	r5, [r4, #4]
  401884:	dd09      	ble.n	40189a <_svfprintf_r+0x47e>
  401886:	9808      	ldr	r0, [sp, #32]
  401888:	4631      	mov	r1, r6
  40188a:	aa23      	add	r2, sp, #140	; 0x8c
  40188c:	f003 fa76 	bl	404d7c <__ssprint_r>
  401890:	2800      	cmp	r0, #0
  401892:	f47f ae89 	bne.w	4015a8 <_svfprintf_r+0x18c>
  401896:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  40189a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40189c:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40189e:	990c      	ldr	r1, [sp, #48]	; 0x30
  4018a0:	428a      	cmp	r2, r1
  4018a2:	bfac      	ite	ge
  4018a4:	189b      	addge	r3, r3, r2
  4018a6:	185b      	addlt	r3, r3, r1
  4018a8:	930b      	str	r3, [sp, #44]	; 0x2c
  4018aa:	f1bb 0f00 	cmp.w	fp, #0
  4018ae:	f47f ae73 	bne.w	401598 <_svfprintf_r+0x17c>
  4018b2:	2300      	movs	r3, #0
  4018b4:	9324      	str	r3, [sp, #144]	; 0x90
  4018b6:	463c      	mov	r4, r7
  4018b8:	e5d5      	b.n	401466 <_svfprintf_r+0x4a>
  4018ba:	4619      	mov	r1, r3
  4018bc:	9807      	ldr	r0, [sp, #28]
  4018be:	781d      	ldrb	r5, [r3, #0]
  4018c0:	f040 0004 	orr.w	r0, r0, #4
  4018c4:	9007      	str	r0, [sp, #28]
  4018c6:	e5fc      	b.n	4014c2 <_svfprintf_r+0xa6>
  4018c8:	930a      	str	r3, [sp, #40]	; 0x28
  4018ca:	9b07      	ldr	r3, [sp, #28]
  4018cc:	f013 0320 	ands.w	r3, r3, #32
  4018d0:	f000 810e 	beq.w	401af0 <_svfprintf_r+0x6d4>
  4018d4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4018d6:	f103 0907 	add.w	r9, r3, #7
  4018da:	f029 0307 	bic.w	r3, r9, #7
  4018de:	f103 0208 	add.w	r2, r3, #8
  4018e2:	e9d3 8900 	ldrd	r8, r9, [r3]
  4018e6:	920e      	str	r2, [sp, #56]	; 0x38
  4018e8:	2300      	movs	r3, #0
  4018ea:	e67c      	b.n	4015e6 <_svfprintf_r+0x1ca>
  4018ec:	781d      	ldrb	r5, [r3, #0]
  4018ee:	4619      	mov	r1, r3
  4018f0:	222b      	movs	r2, #43	; 0x2b
  4018f2:	e5e6      	b.n	4014c2 <_svfprintf_r+0xa6>
  4018f4:	781d      	ldrb	r5, [r3, #0]
  4018f6:	2d2a      	cmp	r5, #42	; 0x2a
  4018f8:	f103 0101 	add.w	r1, r3, #1
  4018fc:	f000 87ad 	beq.w	40285a <_svfprintf_r+0x143e>
  401900:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  401904:	2809      	cmp	r0, #9
  401906:	460b      	mov	r3, r1
  401908:	f04f 0a00 	mov.w	sl, #0
  40190c:	f63f adda 	bhi.w	4014c4 <_svfprintf_r+0xa8>
  401910:	f813 5b01 	ldrb.w	r5, [r3], #1
  401914:	eb0a 0a8a 	add.w	sl, sl, sl, lsl #2
  401918:	eb00 0a4a 	add.w	sl, r0, sl, lsl #1
  40191c:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  401920:	2809      	cmp	r0, #9
  401922:	d9f5      	bls.n	401910 <_svfprintf_r+0x4f4>
  401924:	ea4a 7aea 	orr.w	sl, sl, sl, asr #31
  401928:	e5cc      	b.n	4014c4 <_svfprintf_r+0xa8>
  40192a:	930a      	str	r3, [sp, #40]	; 0x28
  40192c:	9b07      	ldr	r3, [sp, #28]
  40192e:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  401932:	069b      	lsls	r3, r3, #26
  401934:	f140 80a1 	bpl.w	401a7a <_svfprintf_r+0x65e>
  401938:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40193a:	f103 0907 	add.w	r9, r3, #7
  40193e:	f029 0907 	bic.w	r9, r9, #7
  401942:	e9d9 2300 	ldrd	r2, r3, [r9]
  401946:	f109 0108 	add.w	r1, r9, #8
  40194a:	910e      	str	r1, [sp, #56]	; 0x38
  40194c:	4690      	mov	r8, r2
  40194e:	4699      	mov	r9, r3
  401950:	2a00      	cmp	r2, #0
  401952:	f173 0300 	sbcs.w	r3, r3, #0
  401956:	f2c0 840b 	blt.w	402170 <_svfprintf_r+0xd54>
  40195a:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  40195e:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  401962:	2301      	movs	r3, #1
  401964:	e645      	b.n	4015f2 <_svfprintf_r+0x1d6>
  401966:	930a      	str	r3, [sp, #40]	; 0x28
  401968:	4b9b      	ldr	r3, [pc, #620]	; (401bd8 <_svfprintf_r+0x7bc>)
  40196a:	9316      	str	r3, [sp, #88]	; 0x58
  40196c:	9b07      	ldr	r3, [sp, #28]
  40196e:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  401972:	069b      	lsls	r3, r3, #26
  401974:	f140 80f3 	bpl.w	401b5e <_svfprintf_r+0x742>
  401978:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40197a:	f103 0907 	add.w	r9, r3, #7
  40197e:	f029 0307 	bic.w	r3, r9, #7
  401982:	e9d3 8900 	ldrd	r8, r9, [r3]
  401986:	f103 0208 	add.w	r2, r3, #8
  40198a:	920e      	str	r2, [sp, #56]	; 0x38
  40198c:	9b07      	ldr	r3, [sp, #28]
  40198e:	07d9      	lsls	r1, r3, #31
  401990:	f140 80f5 	bpl.w	401b7e <_svfprintf_r+0x762>
  401994:	ea58 0309 	orrs.w	r3, r8, r9
  401998:	f000 80f1 	beq.w	401b7e <_svfprintf_r+0x762>
  40199c:	9a07      	ldr	r2, [sp, #28]
  40199e:	f88d 5071 	strb.w	r5, [sp, #113]	; 0x71
  4019a2:	2330      	movs	r3, #48	; 0x30
  4019a4:	f042 0202 	orr.w	r2, r2, #2
  4019a8:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  4019ac:	9207      	str	r2, [sp, #28]
  4019ae:	2302      	movs	r3, #2
  4019b0:	e619      	b.n	4015e6 <_svfprintf_r+0x1ca>
  4019b2:	781d      	ldrb	r5, [r3, #0]
  4019b4:	4619      	mov	r1, r3
  4019b6:	2a00      	cmp	r2, #0
  4019b8:	f47f ad83 	bne.w	4014c2 <_svfprintf_r+0xa6>
  4019bc:	2220      	movs	r2, #32
  4019be:	e580      	b.n	4014c2 <_svfprintf_r+0xa6>
  4019c0:	9907      	ldr	r1, [sp, #28]
  4019c2:	f041 0120 	orr.w	r1, r1, #32
  4019c6:	9107      	str	r1, [sp, #28]
  4019c8:	781d      	ldrb	r5, [r3, #0]
  4019ca:	4619      	mov	r1, r3
  4019cc:	e579      	b.n	4014c2 <_svfprintf_r+0xa6>
  4019ce:	930a      	str	r3, [sp, #40]	; 0x28
  4019d0:	9b07      	ldr	r3, [sp, #28]
  4019d2:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  4019d6:	069a      	lsls	r2, r3, #26
  4019d8:	f140 84a1 	bpl.w	40231e <_svfprintf_r+0xf02>
  4019dc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4019de:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4019e0:	ea4f 79e1 	mov.w	r9, r1, asr #31
  4019e4:	6813      	ldr	r3, [r2, #0]
  4019e6:	4608      	mov	r0, r1
  4019e8:	4688      	mov	r8, r1
  4019ea:	3204      	adds	r2, #4
  4019ec:	4649      	mov	r1, r9
  4019ee:	920e      	str	r2, [sp, #56]	; 0x38
  4019f0:	e9c3 0100 	strd	r0, r1, [r3]
  4019f4:	e537      	b.n	401466 <_svfprintf_r+0x4a>
  4019f6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4019f8:	930a      	str	r3, [sp, #40]	; 0x28
  4019fa:	6813      	ldr	r3, [r2, #0]
  4019fc:	9310      	str	r3, [sp, #64]	; 0x40
  4019fe:	f04f 0b00 	mov.w	fp, #0
  401a02:	f88d b06f 	strb.w	fp, [sp, #111]	; 0x6f
  401a06:	f102 0904 	add.w	r9, r2, #4
  401a0a:	2b00      	cmp	r3, #0
  401a0c:	f000 863b 	beq.w	402686 <_svfprintf_r+0x126a>
  401a10:	f1ba 0f00 	cmp.w	sl, #0
  401a14:	9810      	ldr	r0, [sp, #64]	; 0x40
  401a16:	f2c0 85e9 	blt.w	4025ec <_svfprintf_r+0x11d0>
  401a1a:	4659      	mov	r1, fp
  401a1c:	4652      	mov	r2, sl
  401a1e:	f002 fb0b 	bl	404038 <memchr>
  401a22:	2800      	cmp	r0, #0
  401a24:	f000 866c 	beq.w	402700 <_svfprintf_r+0x12e4>
  401a28:	9b10      	ldr	r3, [sp, #64]	; 0x40
  401a2a:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
  401a2e:	1ac3      	subs	r3, r0, r3
  401a30:	930d      	str	r3, [sp, #52]	; 0x34
  401a32:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  401a36:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  401a3a:	9309      	str	r3, [sp, #36]	; 0x24
  401a3c:	f8cd b048 	str.w	fp, [sp, #72]	; 0x48
  401a40:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  401a44:	e60a      	b.n	40165c <_svfprintf_r+0x240>
  401a46:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  401a4a:	2100      	movs	r1, #0
  401a4c:	f813 5b01 	ldrb.w	r5, [r3], #1
  401a50:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  401a54:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  401a58:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  401a5c:	2809      	cmp	r0, #9
  401a5e:	d9f5      	bls.n	401a4c <_svfprintf_r+0x630>
  401a60:	910c      	str	r1, [sp, #48]	; 0x30
  401a62:	e52f      	b.n	4014c4 <_svfprintf_r+0xa8>
  401a64:	930a      	str	r3, [sp, #40]	; 0x28
  401a66:	9b07      	ldr	r3, [sp, #28]
  401a68:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  401a6c:	f043 0310 	orr.w	r3, r3, #16
  401a70:	9307      	str	r3, [sp, #28]
  401a72:	9b07      	ldr	r3, [sp, #28]
  401a74:	069b      	lsls	r3, r3, #26
  401a76:	f53f af5f 	bmi.w	401938 <_svfprintf_r+0x51c>
  401a7a:	9b07      	ldr	r3, [sp, #28]
  401a7c:	06d8      	lsls	r0, r3, #27
  401a7e:	f100 8368 	bmi.w	402152 <_svfprintf_r+0xd36>
  401a82:	9b07      	ldr	r3, [sp, #28]
  401a84:	0659      	lsls	r1, r3, #25
  401a86:	f140 8364 	bpl.w	402152 <_svfprintf_r+0xd36>
  401a8a:	990e      	ldr	r1, [sp, #56]	; 0x38
  401a8c:	f9b1 8000 	ldrsh.w	r8, [r1]
  401a90:	3104      	adds	r1, #4
  401a92:	ea4f 79e8 	mov.w	r9, r8, asr #31
  401a96:	4642      	mov	r2, r8
  401a98:	464b      	mov	r3, r9
  401a9a:	910e      	str	r1, [sp, #56]	; 0x38
  401a9c:	e758      	b.n	401950 <_svfprintf_r+0x534>
  401a9e:	781d      	ldrb	r5, [r3, #0]
  401aa0:	9907      	ldr	r1, [sp, #28]
  401aa2:	2d6c      	cmp	r5, #108	; 0x6c
  401aa4:	f000 84cb 	beq.w	40243e <_svfprintf_r+0x1022>
  401aa8:	f041 0110 	orr.w	r1, r1, #16
  401aac:	9107      	str	r1, [sp, #28]
  401aae:	4619      	mov	r1, r3
  401ab0:	e507      	b.n	4014c2 <_svfprintf_r+0xa6>
  401ab2:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  401ab4:	6829      	ldr	r1, [r5, #0]
  401ab6:	910c      	str	r1, [sp, #48]	; 0x30
  401ab8:	4608      	mov	r0, r1
  401aba:	2800      	cmp	r0, #0
  401abc:	4629      	mov	r1, r5
  401abe:	f101 0104 	add.w	r1, r1, #4
  401ac2:	f2c0 84b5 	blt.w	402430 <_svfprintf_r+0x1014>
  401ac6:	910e      	str	r1, [sp, #56]	; 0x38
  401ac8:	781d      	ldrb	r5, [r3, #0]
  401aca:	4619      	mov	r1, r3
  401acc:	e4f9      	b.n	4014c2 <_svfprintf_r+0xa6>
  401ace:	9907      	ldr	r1, [sp, #28]
  401ad0:	f041 0140 	orr.w	r1, r1, #64	; 0x40
  401ad4:	9107      	str	r1, [sp, #28]
  401ad6:	781d      	ldrb	r5, [r3, #0]
  401ad8:	4619      	mov	r1, r3
  401ada:	e4f2      	b.n	4014c2 <_svfprintf_r+0xa6>
  401adc:	930a      	str	r3, [sp, #40]	; 0x28
  401ade:	9b07      	ldr	r3, [sp, #28]
  401ae0:	f043 0310 	orr.w	r3, r3, #16
  401ae4:	9307      	str	r3, [sp, #28]
  401ae6:	9b07      	ldr	r3, [sp, #28]
  401ae8:	f013 0320 	ands.w	r3, r3, #32
  401aec:	f47f aef2 	bne.w	4018d4 <_svfprintf_r+0x4b8>
  401af0:	9a07      	ldr	r2, [sp, #28]
  401af2:	f012 0210 	ands.w	r2, r2, #16
  401af6:	f040 8319 	bne.w	40212c <_svfprintf_r+0xd10>
  401afa:	9b07      	ldr	r3, [sp, #28]
  401afc:	f013 0340 	ands.w	r3, r3, #64	; 0x40
  401b00:	f000 8314 	beq.w	40212c <_svfprintf_r+0xd10>
  401b04:	990e      	ldr	r1, [sp, #56]	; 0x38
  401b06:	4613      	mov	r3, r2
  401b08:	460a      	mov	r2, r1
  401b0a:	3204      	adds	r2, #4
  401b0c:	f8b1 8000 	ldrh.w	r8, [r1]
  401b10:	920e      	str	r2, [sp, #56]	; 0x38
  401b12:	f04f 0900 	mov.w	r9, #0
  401b16:	e566      	b.n	4015e6 <_svfprintf_r+0x1ca>
  401b18:	930a      	str	r3, [sp, #40]	; 0x28
  401b1a:	9b07      	ldr	r3, [sp, #28]
  401b1c:	f043 0310 	orr.w	r3, r3, #16
  401b20:	9307      	str	r3, [sp, #28]
  401b22:	9b07      	ldr	r3, [sp, #28]
  401b24:	0698      	lsls	r0, r3, #26
  401b26:	f53f ad53 	bmi.w	4015d0 <_svfprintf_r+0x1b4>
  401b2a:	9b07      	ldr	r3, [sp, #28]
  401b2c:	06d9      	lsls	r1, r3, #27
  401b2e:	f100 8306 	bmi.w	40213e <_svfprintf_r+0xd22>
  401b32:	9b07      	ldr	r3, [sp, #28]
  401b34:	065a      	lsls	r2, r3, #25
  401b36:	f140 8302 	bpl.w	40213e <_svfprintf_r+0xd22>
  401b3a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  401b3c:	f8b2 8000 	ldrh.w	r8, [r2]
  401b40:	3204      	adds	r2, #4
  401b42:	f04f 0900 	mov.w	r9, #0
  401b46:	2301      	movs	r3, #1
  401b48:	920e      	str	r2, [sp, #56]	; 0x38
  401b4a:	e54c      	b.n	4015e6 <_svfprintf_r+0x1ca>
  401b4c:	930a      	str	r3, [sp, #40]	; 0x28
  401b4e:	4b23      	ldr	r3, [pc, #140]	; (401bdc <_svfprintf_r+0x7c0>)
  401b50:	9316      	str	r3, [sp, #88]	; 0x58
  401b52:	9b07      	ldr	r3, [sp, #28]
  401b54:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  401b58:	069b      	lsls	r3, r3, #26
  401b5a:	f53f af0d 	bmi.w	401978 <_svfprintf_r+0x55c>
  401b5e:	9b07      	ldr	r3, [sp, #28]
  401b60:	06d8      	lsls	r0, r3, #27
  401b62:	f140 83cd 	bpl.w	402300 <_svfprintf_r+0xee4>
  401b66:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  401b68:	4613      	mov	r3, r2
  401b6a:	681b      	ldr	r3, [r3, #0]
  401b6c:	4698      	mov	r8, r3
  401b6e:	9b07      	ldr	r3, [sp, #28]
  401b70:	3204      	adds	r2, #4
  401b72:	07d9      	lsls	r1, r3, #31
  401b74:	920e      	str	r2, [sp, #56]	; 0x38
  401b76:	f04f 0900 	mov.w	r9, #0
  401b7a:	f53f af0b 	bmi.w	401994 <_svfprintf_r+0x578>
  401b7e:	2302      	movs	r3, #2
  401b80:	e531      	b.n	4015e6 <_svfprintf_r+0x1ca>
  401b82:	990e      	ldr	r1, [sp, #56]	; 0x38
  401b84:	930a      	str	r3, [sp, #40]	; 0x28
  401b86:	680a      	ldr	r2, [r1, #0]
  401b88:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  401b8c:	2300      	movs	r3, #0
  401b8e:	2201      	movs	r2, #1
  401b90:	3104      	adds	r1, #4
  401b92:	469c      	mov	ip, r3
  401b94:	9209      	str	r2, [sp, #36]	; 0x24
  401b96:	910e      	str	r1, [sp, #56]	; 0x38
  401b98:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  401b9c:	ab26      	add	r3, sp, #152	; 0x98
  401b9e:	f8cd c044 	str.w	ip, [sp, #68]	; 0x44
  401ba2:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  401ba6:	920d      	str	r2, [sp, #52]	; 0x34
  401ba8:	9310      	str	r3, [sp, #64]	; 0x40
  401baa:	e55d      	b.n	401668 <_svfprintf_r+0x24c>
  401bac:	9907      	ldr	r1, [sp, #28]
  401bae:	f041 0108 	orr.w	r1, r1, #8
  401bb2:	9107      	str	r1, [sp, #28]
  401bb4:	781d      	ldrb	r5, [r3, #0]
  401bb6:	4619      	mov	r1, r3
  401bb8:	e483      	b.n	4014c2 <_svfprintf_r+0xa6>
  401bba:	9907      	ldr	r1, [sp, #28]
  401bbc:	f041 0101 	orr.w	r1, r1, #1
  401bc0:	9107      	str	r1, [sp, #28]
  401bc2:	781d      	ldrb	r5, [r3, #0]
  401bc4:	4619      	mov	r1, r3
  401bc6:	e47c      	b.n	4014c2 <_svfprintf_r+0xa6>
  401bc8:	9907      	ldr	r1, [sp, #28]
  401bca:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  401bce:	9107      	str	r1, [sp, #28]
  401bd0:	781d      	ldrb	r5, [r3, #0]
  401bd2:	4619      	mov	r1, r3
  401bd4:	e475      	b.n	4014c2 <_svfprintf_r+0xa6>
  401bd6:	bf00      	nop
  401bd8:	00405e6c 	.word	0x00405e6c
  401bdc:	00405e58 	.word	0x00405e58
  401be0:	00405e38 	.word	0x00405e38
  401be4:	00405e28 	.word	0x00405e28
  401be8:	930a      	str	r3, [sp, #40]	; 0x28
  401bea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  401bec:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  401bf0:	f103 0907 	add.w	r9, r3, #7
  401bf4:	f029 0307 	bic.w	r3, r9, #7
  401bf8:	f103 0208 	add.w	r2, r3, #8
  401bfc:	920e      	str	r2, [sp, #56]	; 0x38
  401bfe:	681a      	ldr	r2, [r3, #0]
  401c00:	9214      	str	r2, [sp, #80]	; 0x50
  401c02:	685b      	ldr	r3, [r3, #4]
  401c04:	9315      	str	r3, [sp, #84]	; 0x54
  401c06:	9915      	ldr	r1, [sp, #84]	; 0x54
  401c08:	9814      	ldr	r0, [sp, #80]	; 0x50
  401c0a:	f003 f84b 	bl	404ca4 <__fpclassifyd>
  401c0e:	2801      	cmp	r0, #1
  401c10:	46d3      	mov	fp, sl
  401c12:	9814      	ldr	r0, [sp, #80]	; 0x50
  401c14:	9915      	ldr	r1, [sp, #84]	; 0x54
  401c16:	f040 8359 	bne.w	4022cc <_svfprintf_r+0xeb0>
  401c1a:	2200      	movs	r2, #0
  401c1c:	2300      	movs	r3, #0
  401c1e:	f003 fddb 	bl	4057d8 <__aeabi_dcmplt>
  401c22:	2800      	cmp	r0, #0
  401c24:	f040 8564 	bne.w	4026f0 <_svfprintf_r+0x12d4>
  401c28:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  401c2c:	9b07      	ldr	r3, [sp, #28]
  401c2e:	4abe      	ldr	r2, [pc, #760]	; (401f28 <_svfprintf_r+0xb0c>)
  401c30:	f8df e300 	ldr.w	lr, [pc, #768]	; 401f34 <_svfprintf_r+0xb18>
  401c34:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  401c38:	9307      	str	r3, [sp, #28]
  401c3a:	4613      	mov	r3, r2
  401c3c:	2103      	movs	r1, #3
  401c3e:	2000      	movs	r0, #0
  401c40:	2d47      	cmp	r5, #71	; 0x47
  401c42:	bfd8      	it	le
  401c44:	4673      	movle	r3, lr
  401c46:	9109      	str	r1, [sp, #36]	; 0x24
  401c48:	9011      	str	r0, [sp, #68]	; 0x44
  401c4a:	9310      	str	r3, [sp, #64]	; 0x40
  401c4c:	910d      	str	r1, [sp, #52]	; 0x34
  401c4e:	9012      	str	r0, [sp, #72]	; 0x48
  401c50:	e504      	b.n	40165c <_svfprintf_r+0x240>
  401c52:	980e      	ldr	r0, [sp, #56]	; 0x38
  401c54:	9907      	ldr	r1, [sp, #28]
  401c56:	930a      	str	r3, [sp, #40]	; 0x28
  401c58:	2230      	movs	r2, #48	; 0x30
  401c5a:	6803      	ldr	r3, [r0, #0]
  401c5c:	f88d 2070 	strb.w	r2, [sp, #112]	; 0x70
  401c60:	4602      	mov	r2, r0
  401c62:	2578      	movs	r5, #120	; 0x78
  401c64:	f041 0102 	orr.w	r1, r1, #2
  401c68:	3204      	adds	r2, #4
  401c6a:	4698      	mov	r8, r3
  401c6c:	4baf      	ldr	r3, [pc, #700]	; (401f2c <_svfprintf_r+0xb10>)
  401c6e:	9316      	str	r3, [sp, #88]	; 0x58
  401c70:	9107      	str	r1, [sp, #28]
  401c72:	920e      	str	r2, [sp, #56]	; 0x38
  401c74:	f04f 0900 	mov.w	r9, #0
  401c78:	f88d 5071 	strb.w	r5, [sp, #113]	; 0x71
  401c7c:	2302      	movs	r3, #2
  401c7e:	e4b2      	b.n	4015e6 <_svfprintf_r+0x1ca>
  401c80:	930a      	str	r3, [sp, #40]	; 0x28
  401c82:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  401c86:	2d00      	cmp	r5, #0
  401c88:	f000 83c6 	beq.w	402418 <_svfprintf_r+0xffc>
  401c8c:	2300      	movs	r3, #0
  401c8e:	2201      	movs	r2, #1
  401c90:	469c      	mov	ip, r3
  401c92:	9209      	str	r2, [sp, #36]	; 0x24
  401c94:	f88d 5098 	strb.w	r5, [sp, #152]	; 0x98
  401c98:	e77e      	b.n	401b98 <_svfprintf_r+0x77c>
  401c9a:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  401c9e:	e539      	b.n	401714 <_svfprintf_r+0x2f8>
  401ca0:	2b01      	cmp	r3, #1
  401ca2:	f47f acb8 	bne.w	401616 <_svfprintf_r+0x1fa>
  401ca6:	f1b9 0f00 	cmp.w	r9, #0
  401caa:	bf08      	it	eq
  401cac:	f1b8 0f0a 	cmpeq.w	r8, #10
  401cb0:	f080 821c 	bcs.w	4020ec <_svfprintf_r+0xcd0>
  401cb4:	f50d 7b80 	add.w	fp, sp, #256	; 0x100
  401cb8:	f108 0830 	add.w	r8, r8, #48	; 0x30
  401cbc:	f80b 8d41 	strb.w	r8, [fp, #-65]!
  401cc0:	ebcb 0307 	rsb	r3, fp, r7
  401cc4:	930d      	str	r3, [sp, #52]	; 0x34
  401cc6:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  401cca:	e4bf      	b.n	40164c <_svfprintf_r+0x230>
  401ccc:	2d65      	cmp	r5, #101	; 0x65
  401cce:	f340 80a0 	ble.w	401e12 <_svfprintf_r+0x9f6>
  401cd2:	9814      	ldr	r0, [sp, #80]	; 0x50
  401cd4:	9915      	ldr	r1, [sp, #84]	; 0x54
  401cd6:	2200      	movs	r2, #0
  401cd8:	2300      	movs	r3, #0
  401cda:	f003 fd73 	bl	4057c4 <__aeabi_dcmpeq>
  401cde:	2800      	cmp	r0, #0
  401ce0:	f000 8145 	beq.w	401f6e <_svfprintf_r+0xb52>
  401ce4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  401ce6:	4a92      	ldr	r2, [pc, #584]	; (401f30 <_svfprintf_r+0xb14>)
  401ce8:	6022      	str	r2, [r4, #0]
  401cea:	3301      	adds	r3, #1
  401cec:	f10b 0b01 	add.w	fp, fp, #1
  401cf0:	2201      	movs	r2, #1
  401cf2:	2b07      	cmp	r3, #7
  401cf4:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  401cf8:	9324      	str	r3, [sp, #144]	; 0x90
  401cfa:	6062      	str	r2, [r4, #4]
  401cfc:	f300 8334 	bgt.w	402368 <_svfprintf_r+0xf4c>
  401d00:	3408      	adds	r4, #8
  401d02:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  401d04:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  401d06:	4293      	cmp	r3, r2
  401d08:	db03      	blt.n	401d12 <_svfprintf_r+0x8f6>
  401d0a:	9b07      	ldr	r3, [sp, #28]
  401d0c:	07da      	lsls	r2, r3, #31
  401d0e:	f57f ad7f 	bpl.w	401810 <_svfprintf_r+0x3f4>
  401d12:	9b24      	ldr	r3, [sp, #144]	; 0x90
  401d14:	9918      	ldr	r1, [sp, #96]	; 0x60
  401d16:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  401d18:	6022      	str	r2, [r4, #0]
  401d1a:	3301      	adds	r3, #1
  401d1c:	448b      	add	fp, r1
  401d1e:	2b07      	cmp	r3, #7
  401d20:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  401d24:	6061      	str	r1, [r4, #4]
  401d26:	9324      	str	r3, [sp, #144]	; 0x90
  401d28:	f300 8390 	bgt.w	40244c <_svfprintf_r+0x1030>
  401d2c:	3408      	adds	r4, #8
  401d2e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  401d30:	1e5d      	subs	r5, r3, #1
  401d32:	2d00      	cmp	r5, #0
  401d34:	f77f ad6c 	ble.w	401810 <_svfprintf_r+0x3f4>
  401d38:	2d10      	cmp	r5, #16
  401d3a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  401d3c:	f8df 91f8 	ldr.w	r9, [pc, #504]	; 401f38 <_svfprintf_r+0xb1c>
  401d40:	f340 81ba 	ble.w	4020b8 <_svfprintf_r+0xc9c>
  401d44:	f04f 0810 	mov.w	r8, #16
  401d48:	465a      	mov	r2, fp
  401d4a:	f8dd a020 	ldr.w	sl, [sp, #32]
  401d4e:	e004      	b.n	401d5a <_svfprintf_r+0x93e>
  401d50:	3408      	adds	r4, #8
  401d52:	3d10      	subs	r5, #16
  401d54:	2d10      	cmp	r5, #16
  401d56:	f340 81ae 	ble.w	4020b6 <_svfprintf_r+0xc9a>
  401d5a:	3301      	adds	r3, #1
  401d5c:	3210      	adds	r2, #16
  401d5e:	2b07      	cmp	r3, #7
  401d60:	9225      	str	r2, [sp, #148]	; 0x94
  401d62:	9324      	str	r3, [sp, #144]	; 0x90
  401d64:	f8c4 9000 	str.w	r9, [r4]
  401d68:	f8c4 8004 	str.w	r8, [r4, #4]
  401d6c:	ddf0      	ble.n	401d50 <_svfprintf_r+0x934>
  401d6e:	4650      	mov	r0, sl
  401d70:	4631      	mov	r1, r6
  401d72:	aa23      	add	r2, sp, #140	; 0x8c
  401d74:	f003 f802 	bl	404d7c <__ssprint_r>
  401d78:	2800      	cmp	r0, #0
  401d7a:	f47f ac15 	bne.w	4015a8 <_svfprintf_r+0x18c>
  401d7e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  401d80:	9b24      	ldr	r3, [sp, #144]	; 0x90
  401d82:	463c      	mov	r4, r7
  401d84:	e7e5      	b.n	401d52 <_svfprintf_r+0x936>
  401d86:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  401d88:	9a09      	ldr	r2, [sp, #36]	; 0x24
  401d8a:	ebc2 0a03 	rsb	sl, r2, r3
  401d8e:	f1ba 0f00 	cmp.w	sl, #0
  401d92:	f77f ace7 	ble.w	401764 <_svfprintf_r+0x348>
  401d96:	f1ba 0f10 	cmp.w	sl, #16
  401d9a:	9a24      	ldr	r2, [sp, #144]	; 0x90
  401d9c:	f8df 9198 	ldr.w	r9, [pc, #408]	; 401f38 <_svfprintf_r+0xb1c>
  401da0:	dd2b      	ble.n	401dfa <_svfprintf_r+0x9de>
  401da2:	4649      	mov	r1, r9
  401da4:	465b      	mov	r3, fp
  401da6:	46a9      	mov	r9, r5
  401da8:	f04f 0810 	mov.w	r8, #16
  401dac:	f8dd b020 	ldr.w	fp, [sp, #32]
  401db0:	460d      	mov	r5, r1
  401db2:	e006      	b.n	401dc2 <_svfprintf_r+0x9a6>
  401db4:	f1aa 0a10 	sub.w	sl, sl, #16
  401db8:	f1ba 0f10 	cmp.w	sl, #16
  401dbc:	f104 0408 	add.w	r4, r4, #8
  401dc0:	dd17      	ble.n	401df2 <_svfprintf_r+0x9d6>
  401dc2:	3201      	adds	r2, #1
  401dc4:	3310      	adds	r3, #16
  401dc6:	2a07      	cmp	r2, #7
  401dc8:	9325      	str	r3, [sp, #148]	; 0x94
  401dca:	9224      	str	r2, [sp, #144]	; 0x90
  401dcc:	e884 0120 	stmia.w	r4, {r5, r8}
  401dd0:	ddf0      	ble.n	401db4 <_svfprintf_r+0x998>
  401dd2:	4658      	mov	r0, fp
  401dd4:	4631      	mov	r1, r6
  401dd6:	aa23      	add	r2, sp, #140	; 0x8c
  401dd8:	f002 ffd0 	bl	404d7c <__ssprint_r>
  401ddc:	2800      	cmp	r0, #0
  401dde:	f47f abe3 	bne.w	4015a8 <_svfprintf_r+0x18c>
  401de2:	f1aa 0a10 	sub.w	sl, sl, #16
  401de6:	f1ba 0f10 	cmp.w	sl, #16
  401dea:	9b25      	ldr	r3, [sp, #148]	; 0x94
  401dec:	9a24      	ldr	r2, [sp, #144]	; 0x90
  401dee:	463c      	mov	r4, r7
  401df0:	dce7      	bgt.n	401dc2 <_svfprintf_r+0x9a6>
  401df2:	469b      	mov	fp, r3
  401df4:	462b      	mov	r3, r5
  401df6:	464d      	mov	r5, r9
  401df8:	4699      	mov	r9, r3
  401dfa:	3201      	adds	r2, #1
  401dfc:	44d3      	add	fp, sl
  401dfe:	2a07      	cmp	r2, #7
  401e00:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  401e04:	9224      	str	r2, [sp, #144]	; 0x90
  401e06:	e884 0600 	stmia.w	r4, {r9, sl}
  401e0a:	f300 8252 	bgt.w	4022b2 <_svfprintf_r+0xe96>
  401e0e:	3408      	adds	r4, #8
  401e10:	e4a8      	b.n	401764 <_svfprintf_r+0x348>
  401e12:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  401e14:	9d24      	ldr	r5, [sp, #144]	; 0x90
  401e16:	2b01      	cmp	r3, #1
  401e18:	f340 8220 	ble.w	40225c <_svfprintf_r+0xe40>
  401e1c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  401e1e:	6023      	str	r3, [r4, #0]
  401e20:	3501      	adds	r5, #1
  401e22:	f10b 0301 	add.w	r3, fp, #1
  401e26:	2201      	movs	r2, #1
  401e28:	2d07      	cmp	r5, #7
  401e2a:	9325      	str	r3, [sp, #148]	; 0x94
  401e2c:	9524      	str	r5, [sp, #144]	; 0x90
  401e2e:	6062      	str	r2, [r4, #4]
  401e30:	f300 8226 	bgt.w	402280 <_svfprintf_r+0xe64>
  401e34:	3408      	adds	r4, #8
  401e36:	9918      	ldr	r1, [sp, #96]	; 0x60
  401e38:	6061      	str	r1, [r4, #4]
  401e3a:	3501      	adds	r5, #1
  401e3c:	eb03 0b01 	add.w	fp, r3, r1
  401e40:	2d07      	cmp	r5, #7
  401e42:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  401e44:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  401e48:	9524      	str	r5, [sp, #144]	; 0x90
  401e4a:	6023      	str	r3, [r4, #0]
  401e4c:	f300 8224 	bgt.w	402298 <_svfprintf_r+0xe7c>
  401e50:	3408      	adds	r4, #8
  401e52:	2300      	movs	r3, #0
  401e54:	9814      	ldr	r0, [sp, #80]	; 0x50
  401e56:	9915      	ldr	r1, [sp, #84]	; 0x54
  401e58:	2200      	movs	r2, #0
  401e5a:	f003 fcb3 	bl	4057c4 <__aeabi_dcmpeq>
  401e5e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  401e60:	2800      	cmp	r0, #0
  401e62:	f040 80de 	bne.w	402022 <_svfprintf_r+0xc06>
  401e66:	9a10      	ldr	r2, [sp, #64]	; 0x40
  401e68:	3b01      	subs	r3, #1
  401e6a:	3501      	adds	r5, #1
  401e6c:	3201      	adds	r2, #1
  401e6e:	449b      	add	fp, r3
  401e70:	2d07      	cmp	r5, #7
  401e72:	9524      	str	r5, [sp, #144]	; 0x90
  401e74:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  401e78:	6022      	str	r2, [r4, #0]
  401e7a:	6063      	str	r3, [r4, #4]
  401e7c:	f300 810e 	bgt.w	40209c <_svfprintf_r+0xc80>
  401e80:	3408      	adds	r4, #8
  401e82:	9a19      	ldr	r2, [sp, #100]	; 0x64
  401e84:	6062      	str	r2, [r4, #4]
  401e86:	3501      	adds	r5, #1
  401e88:	4493      	add	fp, r2
  401e8a:	ab1f      	add	r3, sp, #124	; 0x7c
  401e8c:	2d07      	cmp	r5, #7
  401e8e:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  401e92:	9524      	str	r5, [sp, #144]	; 0x90
  401e94:	6023      	str	r3, [r4, #0]
  401e96:	f77f acba 	ble.w	40180e <_svfprintf_r+0x3f2>
  401e9a:	9808      	ldr	r0, [sp, #32]
  401e9c:	4631      	mov	r1, r6
  401e9e:	aa23      	add	r2, sp, #140	; 0x8c
  401ea0:	f002 ff6c 	bl	404d7c <__ssprint_r>
  401ea4:	2800      	cmp	r0, #0
  401ea6:	f47f ab7f 	bne.w	4015a8 <_svfprintf_r+0x18c>
  401eaa:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  401eae:	463c      	mov	r4, r7
  401eb0:	e4ae      	b.n	401810 <_svfprintf_r+0x3f4>
  401eb2:	2b00      	cmp	r3, #0
  401eb4:	d132      	bne.n	401f1c <_svfprintf_r+0xb00>
  401eb6:	9b07      	ldr	r3, [sp, #28]
  401eb8:	07d8      	lsls	r0, r3, #31
  401eba:	d52f      	bpl.n	401f1c <_svfprintf_r+0xb00>
  401ebc:	f50d 7b80 	add.w	fp, sp, #256	; 0x100
  401ec0:	2330      	movs	r3, #48	; 0x30
  401ec2:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  401ec6:	ebcb 0307 	rsb	r3, fp, r7
  401eca:	930d      	str	r3, [sp, #52]	; 0x34
  401ecc:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  401ed0:	f7ff bbbc 	b.w	40164c <_svfprintf_r+0x230>
  401ed4:	9808      	ldr	r0, [sp, #32]
  401ed6:	4631      	mov	r1, r6
  401ed8:	aa23      	add	r2, sp, #140	; 0x8c
  401eda:	f002 ff4f 	bl	404d7c <__ssprint_r>
  401ede:	2800      	cmp	r0, #0
  401ee0:	f47f ab62 	bne.w	4015a8 <_svfprintf_r+0x18c>
  401ee4:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  401ee8:	463c      	mov	r4, r7
  401eea:	e47f      	b.n	4017ec <_svfprintf_r+0x3d0>
  401eec:	9808      	ldr	r0, [sp, #32]
  401eee:	4631      	mov	r1, r6
  401ef0:	aa23      	add	r2, sp, #140	; 0x8c
  401ef2:	f002 ff43 	bl	404d7c <__ssprint_r>
  401ef6:	2800      	cmp	r0, #0
  401ef8:	f47f ab56 	bne.w	4015a8 <_svfprintf_r+0x18c>
  401efc:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  401f00:	463c      	mov	r4, r7
  401f02:	e41a      	b.n	40173a <_svfprintf_r+0x31e>
  401f04:	9808      	ldr	r0, [sp, #32]
  401f06:	4631      	mov	r1, r6
  401f08:	aa23      	add	r2, sp, #140	; 0x8c
  401f0a:	f002 ff37 	bl	404d7c <__ssprint_r>
  401f0e:	2800      	cmp	r0, #0
  401f10:	f47f ab4a 	bne.w	4015a8 <_svfprintf_r+0x18c>
  401f14:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  401f18:	463c      	mov	r4, r7
  401f1a:	e41f      	b.n	40175c <_svfprintf_r+0x340>
  401f1c:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  401f20:	9710      	str	r7, [sp, #64]	; 0x40
  401f22:	f7ff bb93 	b.w	40164c <_svfprintf_r+0x230>
  401f26:	bf00      	nop
  401f28:	00405e4c 	.word	0x00405e4c
  401f2c:	00405e6c 	.word	0x00405e6c
  401f30:	00405e88 	.word	0x00405e88
  401f34:	00405e48 	.word	0x00405e48
  401f38:	00405e28 	.word	0x00405e28
  401f3c:	9816      	ldr	r0, [sp, #88]	; 0x58
  401f3e:	46bb      	mov	fp, r7
  401f40:	ea4f 1318 	mov.w	r3, r8, lsr #4
  401f44:	f008 010f 	and.w	r1, r8, #15
  401f48:	ea43 7309 	orr.w	r3, r3, r9, lsl #28
  401f4c:	ea4f 1219 	mov.w	r2, r9, lsr #4
  401f50:	4698      	mov	r8, r3
  401f52:	4691      	mov	r9, r2
  401f54:	5c43      	ldrb	r3, [r0, r1]
  401f56:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  401f5a:	ea58 0309 	orrs.w	r3, r8, r9
  401f5e:	d1ef      	bne.n	401f40 <_svfprintf_r+0xb24>
  401f60:	465b      	mov	r3, fp
  401f62:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  401f66:	1afb      	subs	r3, r7, r3
  401f68:	930d      	str	r3, [sp, #52]	; 0x34
  401f6a:	f7ff bb6f 	b.w	40164c <_svfprintf_r+0x230>
  401f6e:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  401f70:	2d00      	cmp	r5, #0
  401f72:	f340 8205 	ble.w	402380 <_svfprintf_r+0xf64>
  401f76:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  401f78:	9912      	ldr	r1, [sp, #72]	; 0x48
  401f7a:	428a      	cmp	r2, r1
  401f7c:	4613      	mov	r3, r2
  401f7e:	bfa8      	it	ge
  401f80:	460b      	movge	r3, r1
  401f82:	461d      	mov	r5, r3
  401f84:	9910      	ldr	r1, [sp, #64]	; 0x40
  401f86:	2d00      	cmp	r5, #0
  401f88:	eb01 0a02 	add.w	sl, r1, r2
  401f8c:	dd0b      	ble.n	401fa6 <_svfprintf_r+0xb8a>
  401f8e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  401f90:	6021      	str	r1, [r4, #0]
  401f92:	3301      	adds	r3, #1
  401f94:	44ab      	add	fp, r5
  401f96:	2b07      	cmp	r3, #7
  401f98:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  401f9c:	6065      	str	r5, [r4, #4]
  401f9e:	9324      	str	r3, [sp, #144]	; 0x90
  401fa0:	f300 834d 	bgt.w	40263e <_svfprintf_r+0x1222>
  401fa4:	3408      	adds	r4, #8
  401fa6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  401fa8:	2d00      	cmp	r5, #0
  401faa:	bfa8      	it	ge
  401fac:	1b5b      	subge	r3, r3, r5
  401fae:	2b00      	cmp	r3, #0
  401fb0:	461d      	mov	r5, r3
  401fb2:	f340 80f5 	ble.w	4021a0 <_svfprintf_r+0xd84>
  401fb6:	2d10      	cmp	r5, #16
  401fb8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  401fba:	f8df 95f4 	ldr.w	r9, [pc, #1524]	; 4025b0 <_svfprintf_r+0x1194>
  401fbe:	f340 81c6 	ble.w	40234e <_svfprintf_r+0xf32>
  401fc2:	465a      	mov	r2, fp
  401fc4:	f04f 0810 	mov.w	r8, #16
  401fc8:	f8dd b020 	ldr.w	fp, [sp, #32]
  401fcc:	e004      	b.n	401fd8 <_svfprintf_r+0xbbc>
  401fce:	3408      	adds	r4, #8
  401fd0:	3d10      	subs	r5, #16
  401fd2:	2d10      	cmp	r5, #16
  401fd4:	f340 81ba 	ble.w	40234c <_svfprintf_r+0xf30>
  401fd8:	3301      	adds	r3, #1
  401fda:	3210      	adds	r2, #16
  401fdc:	2b07      	cmp	r3, #7
  401fde:	9225      	str	r2, [sp, #148]	; 0x94
  401fe0:	9324      	str	r3, [sp, #144]	; 0x90
  401fe2:	f8c4 9000 	str.w	r9, [r4]
  401fe6:	f8c4 8004 	str.w	r8, [r4, #4]
  401fea:	ddf0      	ble.n	401fce <_svfprintf_r+0xbb2>
  401fec:	4658      	mov	r0, fp
  401fee:	4631      	mov	r1, r6
  401ff0:	aa23      	add	r2, sp, #140	; 0x8c
  401ff2:	f002 fec3 	bl	404d7c <__ssprint_r>
  401ff6:	2800      	cmp	r0, #0
  401ff8:	f47f aad6 	bne.w	4015a8 <_svfprintf_r+0x18c>
  401ffc:	9a25      	ldr	r2, [sp, #148]	; 0x94
  401ffe:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402000:	463c      	mov	r4, r7
  402002:	e7e5      	b.n	401fd0 <_svfprintf_r+0xbb4>
  402004:	9808      	ldr	r0, [sp, #32]
  402006:	4631      	mov	r1, r6
  402008:	aa23      	add	r2, sp, #140	; 0x8c
  40200a:	f002 feb7 	bl	404d7c <__ssprint_r>
  40200e:	2800      	cmp	r0, #0
  402010:	f47f aaca 	bne.w	4015a8 <_svfprintf_r+0x18c>
  402014:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  402018:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  40201c:	463c      	mov	r4, r7
  40201e:	f7ff bb79 	b.w	401714 <_svfprintf_r+0x2f8>
  402022:	f103 38ff 	add.w	r8, r3, #4294967295
  402026:	f1b8 0f00 	cmp.w	r8, #0
  40202a:	f77f af2a 	ble.w	401e82 <_svfprintf_r+0xa66>
  40202e:	f1b8 0f10 	cmp.w	r8, #16
  402032:	f8df 957c 	ldr.w	r9, [pc, #1404]	; 4025b0 <_svfprintf_r+0x1194>
  402036:	dd25      	ble.n	402084 <_svfprintf_r+0xc68>
  402038:	465b      	mov	r3, fp
  40203a:	f04f 0a10 	mov.w	sl, #16
  40203e:	f8dd b020 	ldr.w	fp, [sp, #32]
  402042:	e006      	b.n	402052 <_svfprintf_r+0xc36>
  402044:	f1a8 0810 	sub.w	r8, r8, #16
  402048:	f1b8 0f10 	cmp.w	r8, #16
  40204c:	f104 0408 	add.w	r4, r4, #8
  402050:	dd17      	ble.n	402082 <_svfprintf_r+0xc66>
  402052:	3501      	adds	r5, #1
  402054:	3310      	adds	r3, #16
  402056:	2d07      	cmp	r5, #7
  402058:	9325      	str	r3, [sp, #148]	; 0x94
  40205a:	9524      	str	r5, [sp, #144]	; 0x90
  40205c:	e884 0600 	stmia.w	r4, {r9, sl}
  402060:	ddf0      	ble.n	402044 <_svfprintf_r+0xc28>
  402062:	4658      	mov	r0, fp
  402064:	4631      	mov	r1, r6
  402066:	aa23      	add	r2, sp, #140	; 0x8c
  402068:	f002 fe88 	bl	404d7c <__ssprint_r>
  40206c:	2800      	cmp	r0, #0
  40206e:	f47f aa9b 	bne.w	4015a8 <_svfprintf_r+0x18c>
  402072:	f1a8 0810 	sub.w	r8, r8, #16
  402076:	f1b8 0f10 	cmp.w	r8, #16
  40207a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40207c:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40207e:	463c      	mov	r4, r7
  402080:	dce7      	bgt.n	402052 <_svfprintf_r+0xc36>
  402082:	469b      	mov	fp, r3
  402084:	3501      	adds	r5, #1
  402086:	44c3      	add	fp, r8
  402088:	2d07      	cmp	r5, #7
  40208a:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40208e:	9524      	str	r5, [sp, #144]	; 0x90
  402090:	f8c4 9000 	str.w	r9, [r4]
  402094:	f8c4 8004 	str.w	r8, [r4, #4]
  402098:	f77f aef2 	ble.w	401e80 <_svfprintf_r+0xa64>
  40209c:	9808      	ldr	r0, [sp, #32]
  40209e:	4631      	mov	r1, r6
  4020a0:	aa23      	add	r2, sp, #140	; 0x8c
  4020a2:	f002 fe6b 	bl	404d7c <__ssprint_r>
  4020a6:	2800      	cmp	r0, #0
  4020a8:	f47f aa7e 	bne.w	4015a8 <_svfprintf_r+0x18c>
  4020ac:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4020b0:	9d24      	ldr	r5, [sp, #144]	; 0x90
  4020b2:	463c      	mov	r4, r7
  4020b4:	e6e5      	b.n	401e82 <_svfprintf_r+0xa66>
  4020b6:	4693      	mov	fp, r2
  4020b8:	3301      	adds	r3, #1
  4020ba:	44ab      	add	fp, r5
  4020bc:	2b07      	cmp	r3, #7
  4020be:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4020c2:	9324      	str	r3, [sp, #144]	; 0x90
  4020c4:	f8c4 9000 	str.w	r9, [r4]
  4020c8:	6065      	str	r5, [r4, #4]
  4020ca:	f77f aba0 	ble.w	40180e <_svfprintf_r+0x3f2>
  4020ce:	e6e4      	b.n	401e9a <_svfprintf_r+0xa7e>
  4020d0:	2b30      	cmp	r3, #48	; 0x30
  4020d2:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4020d4:	f43f af47 	beq.w	401f66 <_svfprintf_r+0xb4a>
  4020d8:	3b01      	subs	r3, #1
  4020da:	461a      	mov	r2, r3
  4020dc:	9310      	str	r3, [sp, #64]	; 0x40
  4020de:	1aba      	subs	r2, r7, r2
  4020e0:	2330      	movs	r3, #48	; 0x30
  4020e2:	920d      	str	r2, [sp, #52]	; 0x34
  4020e4:	f801 3c01 	strb.w	r3, [r1, #-1]
  4020e8:	f7ff bab0 	b.w	40164c <_svfprintf_r+0x230>
  4020ec:	46bb      	mov	fp, r7
  4020ee:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  4020f2:	4640      	mov	r0, r8
  4020f4:	4649      	mov	r1, r9
  4020f6:	220a      	movs	r2, #10
  4020f8:	2300      	movs	r3, #0
  4020fa:	f003 fbbd 	bl	405878 <__aeabi_uldivmod>
  4020fe:	3230      	adds	r2, #48	; 0x30
  402100:	4640      	mov	r0, r8
  402102:	4649      	mov	r1, r9
  402104:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  402108:	2300      	movs	r3, #0
  40210a:	220a      	movs	r2, #10
  40210c:	f003 fbb4 	bl	405878 <__aeabi_uldivmod>
  402110:	4680      	mov	r8, r0
  402112:	4689      	mov	r9, r1
  402114:	ea58 0309 	orrs.w	r3, r8, r9
  402118:	d1eb      	bne.n	4020f2 <_svfprintf_r+0xcd6>
  40211a:	465b      	mov	r3, fp
  40211c:	1afb      	subs	r3, r7, r3
  40211e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  402122:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  402126:	930d      	str	r3, [sp, #52]	; 0x34
  402128:	f7ff ba90 	b.w	40164c <_svfprintf_r+0x230>
  40212c:	990e      	ldr	r1, [sp, #56]	; 0x38
  40212e:	680a      	ldr	r2, [r1, #0]
  402130:	3104      	adds	r1, #4
  402132:	910e      	str	r1, [sp, #56]	; 0x38
  402134:	4690      	mov	r8, r2
  402136:	f04f 0900 	mov.w	r9, #0
  40213a:	f7ff ba54 	b.w	4015e6 <_svfprintf_r+0x1ca>
  40213e:	990e      	ldr	r1, [sp, #56]	; 0x38
  402140:	680a      	ldr	r2, [r1, #0]
  402142:	3104      	adds	r1, #4
  402144:	2301      	movs	r3, #1
  402146:	910e      	str	r1, [sp, #56]	; 0x38
  402148:	4690      	mov	r8, r2
  40214a:	f04f 0900 	mov.w	r9, #0
  40214e:	f7ff ba4a 	b.w	4015e6 <_svfprintf_r+0x1ca>
  402152:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402154:	6813      	ldr	r3, [r2, #0]
  402156:	4698      	mov	r8, r3
  402158:	ea4f 79e3 	mov.w	r9, r3, asr #31
  40215c:	4613      	mov	r3, r2
  40215e:	3304      	adds	r3, #4
  402160:	4642      	mov	r2, r8
  402162:	930e      	str	r3, [sp, #56]	; 0x38
  402164:	2a00      	cmp	r2, #0
  402166:	464b      	mov	r3, r9
  402168:	f173 0300 	sbcs.w	r3, r3, #0
  40216c:	f6bf abf5 	bge.w	40195a <_svfprintf_r+0x53e>
  402170:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  402174:	f1d8 0800 	rsbs	r8, r8, #0
  402178:	eb69 0949 	sbc.w	r9, r9, r9, lsl #1
  40217c:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  402180:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  402184:	2301      	movs	r3, #1
  402186:	f7ff ba34 	b.w	4015f2 <_svfprintf_r+0x1d6>
  40218a:	9808      	ldr	r0, [sp, #32]
  40218c:	4631      	mov	r1, r6
  40218e:	aa23      	add	r2, sp, #140	; 0x8c
  402190:	f002 fdf4 	bl	404d7c <__ssprint_r>
  402194:	2800      	cmp	r0, #0
  402196:	f47f aa07 	bne.w	4015a8 <_svfprintf_r+0x18c>
  40219a:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  40219e:	463c      	mov	r4, r7
  4021a0:	9a10      	ldr	r2, [sp, #64]	; 0x40
  4021a2:	9912      	ldr	r1, [sp, #72]	; 0x48
  4021a4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4021a6:	440a      	add	r2, r1
  4021a8:	4690      	mov	r8, r2
  4021aa:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4021ac:	4293      	cmp	r3, r2
  4021ae:	db46      	blt.n	40223e <_svfprintf_r+0xe22>
  4021b0:	9a07      	ldr	r2, [sp, #28]
  4021b2:	07d0      	lsls	r0, r2, #31
  4021b4:	d443      	bmi.n	40223e <_svfprintf_r+0xe22>
  4021b6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4021b8:	ebc8 050a 	rsb	r5, r8, sl
  4021bc:	1ad3      	subs	r3, r2, r3
  4021be:	429d      	cmp	r5, r3
  4021c0:	bfa8      	it	ge
  4021c2:	461d      	movge	r5, r3
  4021c4:	2d00      	cmp	r5, #0
  4021c6:	dd0c      	ble.n	4021e2 <_svfprintf_r+0xdc6>
  4021c8:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4021ca:	f8c4 8000 	str.w	r8, [r4]
  4021ce:	3201      	adds	r2, #1
  4021d0:	44ab      	add	fp, r5
  4021d2:	2a07      	cmp	r2, #7
  4021d4:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4021d8:	6065      	str	r5, [r4, #4]
  4021da:	9224      	str	r2, [sp, #144]	; 0x90
  4021dc:	f300 8267 	bgt.w	4026ae <_svfprintf_r+0x1292>
  4021e0:	3408      	adds	r4, #8
  4021e2:	2d00      	cmp	r5, #0
  4021e4:	bfac      	ite	ge
  4021e6:	1b5d      	subge	r5, r3, r5
  4021e8:	461d      	movlt	r5, r3
  4021ea:	2d00      	cmp	r5, #0
  4021ec:	f77f ab10 	ble.w	401810 <_svfprintf_r+0x3f4>
  4021f0:	2d10      	cmp	r5, #16
  4021f2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4021f4:	f8df 93b8 	ldr.w	r9, [pc, #952]	; 4025b0 <_svfprintf_r+0x1194>
  4021f8:	f77f af5e 	ble.w	4020b8 <_svfprintf_r+0xc9c>
  4021fc:	f04f 0810 	mov.w	r8, #16
  402200:	465a      	mov	r2, fp
  402202:	f8dd a020 	ldr.w	sl, [sp, #32]
  402206:	e004      	b.n	402212 <_svfprintf_r+0xdf6>
  402208:	3408      	adds	r4, #8
  40220a:	3d10      	subs	r5, #16
  40220c:	2d10      	cmp	r5, #16
  40220e:	f77f af52 	ble.w	4020b6 <_svfprintf_r+0xc9a>
  402212:	3301      	adds	r3, #1
  402214:	3210      	adds	r2, #16
  402216:	2b07      	cmp	r3, #7
  402218:	9225      	str	r2, [sp, #148]	; 0x94
  40221a:	9324      	str	r3, [sp, #144]	; 0x90
  40221c:	f8c4 9000 	str.w	r9, [r4]
  402220:	f8c4 8004 	str.w	r8, [r4, #4]
  402224:	ddf0      	ble.n	402208 <_svfprintf_r+0xdec>
  402226:	4650      	mov	r0, sl
  402228:	4631      	mov	r1, r6
  40222a:	aa23      	add	r2, sp, #140	; 0x8c
  40222c:	f002 fda6 	bl	404d7c <__ssprint_r>
  402230:	2800      	cmp	r0, #0
  402232:	f47f a9b9 	bne.w	4015a8 <_svfprintf_r+0x18c>
  402236:	9a25      	ldr	r2, [sp, #148]	; 0x94
  402238:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40223a:	463c      	mov	r4, r7
  40223c:	e7e5      	b.n	40220a <_svfprintf_r+0xdee>
  40223e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  402240:	9818      	ldr	r0, [sp, #96]	; 0x60
  402242:	9917      	ldr	r1, [sp, #92]	; 0x5c
  402244:	6021      	str	r1, [r4, #0]
  402246:	3201      	adds	r2, #1
  402248:	4483      	add	fp, r0
  40224a:	2a07      	cmp	r2, #7
  40224c:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402250:	6060      	str	r0, [r4, #4]
  402252:	9224      	str	r2, [sp, #144]	; 0x90
  402254:	f300 820a 	bgt.w	40266c <_svfprintf_r+0x1250>
  402258:	3408      	adds	r4, #8
  40225a:	e7ac      	b.n	4021b6 <_svfprintf_r+0xd9a>
  40225c:	9b07      	ldr	r3, [sp, #28]
  40225e:	07d9      	lsls	r1, r3, #31
  402260:	f53f addc 	bmi.w	401e1c <_svfprintf_r+0xa00>
  402264:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402266:	6023      	str	r3, [r4, #0]
  402268:	3501      	adds	r5, #1
  40226a:	f10b 0b01 	add.w	fp, fp, #1
  40226e:	2301      	movs	r3, #1
  402270:	2d07      	cmp	r5, #7
  402272:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402276:	9524      	str	r5, [sp, #144]	; 0x90
  402278:	6063      	str	r3, [r4, #4]
  40227a:	f77f ae01 	ble.w	401e80 <_svfprintf_r+0xa64>
  40227e:	e70d      	b.n	40209c <_svfprintf_r+0xc80>
  402280:	9808      	ldr	r0, [sp, #32]
  402282:	4631      	mov	r1, r6
  402284:	aa23      	add	r2, sp, #140	; 0x8c
  402286:	f002 fd79 	bl	404d7c <__ssprint_r>
  40228a:	2800      	cmp	r0, #0
  40228c:	f47f a98c 	bne.w	4015a8 <_svfprintf_r+0x18c>
  402290:	9b25      	ldr	r3, [sp, #148]	; 0x94
  402292:	9d24      	ldr	r5, [sp, #144]	; 0x90
  402294:	463c      	mov	r4, r7
  402296:	e5ce      	b.n	401e36 <_svfprintf_r+0xa1a>
  402298:	9808      	ldr	r0, [sp, #32]
  40229a:	4631      	mov	r1, r6
  40229c:	aa23      	add	r2, sp, #140	; 0x8c
  40229e:	f002 fd6d 	bl	404d7c <__ssprint_r>
  4022a2:	2800      	cmp	r0, #0
  4022a4:	f47f a980 	bne.w	4015a8 <_svfprintf_r+0x18c>
  4022a8:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4022ac:	9d24      	ldr	r5, [sp, #144]	; 0x90
  4022ae:	463c      	mov	r4, r7
  4022b0:	e5cf      	b.n	401e52 <_svfprintf_r+0xa36>
  4022b2:	9808      	ldr	r0, [sp, #32]
  4022b4:	4631      	mov	r1, r6
  4022b6:	aa23      	add	r2, sp, #140	; 0x8c
  4022b8:	f002 fd60 	bl	404d7c <__ssprint_r>
  4022bc:	2800      	cmp	r0, #0
  4022be:	f47f a973 	bne.w	4015a8 <_svfprintf_r+0x18c>
  4022c2:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4022c6:	463c      	mov	r4, r7
  4022c8:	f7ff ba4c 	b.w	401764 <_svfprintf_r+0x348>
  4022cc:	f002 fcea 	bl	404ca4 <__fpclassifyd>
  4022d0:	2800      	cmp	r0, #0
  4022d2:	f040 80c7 	bne.w	402464 <_svfprintf_r+0x1048>
  4022d6:	4686      	mov	lr, r0
  4022d8:	4ab2      	ldr	r2, [pc, #712]	; (4025a4 <_svfprintf_r+0x1188>)
  4022da:	4bb3      	ldr	r3, [pc, #716]	; (4025a8 <_svfprintf_r+0x118c>)
  4022dc:	9011      	str	r0, [sp, #68]	; 0x44
  4022de:	9807      	ldr	r0, [sp, #28]
  4022e0:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  4022e4:	f8cd e048 	str.w	lr, [sp, #72]	; 0x48
  4022e8:	2103      	movs	r1, #3
  4022ea:	f020 0080 	bic.w	r0, r0, #128	; 0x80
  4022ee:	2d47      	cmp	r5, #71	; 0x47
  4022f0:	bfd8      	it	le
  4022f2:	461a      	movle	r2, r3
  4022f4:	9109      	str	r1, [sp, #36]	; 0x24
  4022f6:	9007      	str	r0, [sp, #28]
  4022f8:	9210      	str	r2, [sp, #64]	; 0x40
  4022fa:	910d      	str	r1, [sp, #52]	; 0x34
  4022fc:	f7ff b9ae 	b.w	40165c <_svfprintf_r+0x240>
  402300:	9b07      	ldr	r3, [sp, #28]
  402302:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402304:	f013 0f40 	tst.w	r3, #64	; 0x40
  402308:	4613      	mov	r3, r2
  40230a:	f43f ac2e 	beq.w	401b6a <_svfprintf_r+0x74e>
  40230e:	3304      	adds	r3, #4
  402310:	f8b2 8000 	ldrh.w	r8, [r2]
  402314:	930e      	str	r3, [sp, #56]	; 0x38
  402316:	f04f 0900 	mov.w	r9, #0
  40231a:	f7ff bb37 	b.w	40198c <_svfprintf_r+0x570>
  40231e:	9b07      	ldr	r3, [sp, #28]
  402320:	06db      	lsls	r3, r3, #27
  402322:	d40b      	bmi.n	40233c <_svfprintf_r+0xf20>
  402324:	9b07      	ldr	r3, [sp, #28]
  402326:	065d      	lsls	r5, r3, #25
  402328:	d508      	bpl.n	40233c <_svfprintf_r+0xf20>
  40232a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40232c:	6813      	ldr	r3, [r2, #0]
  40232e:	3204      	adds	r2, #4
  402330:	920e      	str	r2, [sp, #56]	; 0x38
  402332:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
  402336:	801a      	strh	r2, [r3, #0]
  402338:	f7ff b895 	b.w	401466 <_svfprintf_r+0x4a>
  40233c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40233e:	6813      	ldr	r3, [r2, #0]
  402340:	3204      	adds	r2, #4
  402342:	920e      	str	r2, [sp, #56]	; 0x38
  402344:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402346:	601a      	str	r2, [r3, #0]
  402348:	f7ff b88d 	b.w	401466 <_svfprintf_r+0x4a>
  40234c:	4693      	mov	fp, r2
  40234e:	3301      	adds	r3, #1
  402350:	44ab      	add	fp, r5
  402352:	2b07      	cmp	r3, #7
  402354:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402358:	9324      	str	r3, [sp, #144]	; 0x90
  40235a:	f8c4 9000 	str.w	r9, [r4]
  40235e:	6065      	str	r5, [r4, #4]
  402360:	f73f af13 	bgt.w	40218a <_svfprintf_r+0xd6e>
  402364:	3408      	adds	r4, #8
  402366:	e71b      	b.n	4021a0 <_svfprintf_r+0xd84>
  402368:	9808      	ldr	r0, [sp, #32]
  40236a:	4631      	mov	r1, r6
  40236c:	aa23      	add	r2, sp, #140	; 0x8c
  40236e:	f002 fd05 	bl	404d7c <__ssprint_r>
  402372:	2800      	cmp	r0, #0
  402374:	f47f a918 	bne.w	4015a8 <_svfprintf_r+0x18c>
  402378:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  40237c:	463c      	mov	r4, r7
  40237e:	e4c0      	b.n	401d02 <_svfprintf_r+0x8e6>
  402380:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402382:	4a8a      	ldr	r2, [pc, #552]	; (4025ac <_svfprintf_r+0x1190>)
  402384:	6022      	str	r2, [r4, #0]
  402386:	3301      	adds	r3, #1
  402388:	f10b 0b01 	add.w	fp, fp, #1
  40238c:	2201      	movs	r2, #1
  40238e:	2b07      	cmp	r3, #7
  402390:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402394:	9324      	str	r3, [sp, #144]	; 0x90
  402396:	6062      	str	r2, [r4, #4]
  402398:	f300 80f4 	bgt.w	402584 <_svfprintf_r+0x1168>
  40239c:	3408      	adds	r4, #8
  40239e:	b92d      	cbnz	r5, 4023ac <_svfprintf_r+0xf90>
  4023a0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4023a2:	b91b      	cbnz	r3, 4023ac <_svfprintf_r+0xf90>
  4023a4:	9b07      	ldr	r3, [sp, #28]
  4023a6:	07db      	lsls	r3, r3, #31
  4023a8:	f57f aa32 	bpl.w	401810 <_svfprintf_r+0x3f4>
  4023ac:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4023ae:	9818      	ldr	r0, [sp, #96]	; 0x60
  4023b0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  4023b2:	6022      	str	r2, [r4, #0]
  4023b4:	3301      	adds	r3, #1
  4023b6:	eb0b 0100 	add.w	r1, fp, r0
  4023ba:	2b07      	cmp	r3, #7
  4023bc:	9125      	str	r1, [sp, #148]	; 0x94
  4023be:	6060      	str	r0, [r4, #4]
  4023c0:	9324      	str	r3, [sp, #144]	; 0x90
  4023c2:	f300 81f3 	bgt.w	4027ac <_svfprintf_r+0x1390>
  4023c6:	f104 0208 	add.w	r2, r4, #8
  4023ca:	426d      	negs	r5, r5
  4023cc:	2d00      	cmp	r5, #0
  4023ce:	f340 80fc 	ble.w	4025ca <_svfprintf_r+0x11ae>
  4023d2:	2d10      	cmp	r5, #16
  4023d4:	f8df 91d8 	ldr.w	r9, [pc, #472]	; 4025b0 <_svfprintf_r+0x1194>
  4023d8:	f340 813d 	ble.w	402656 <_svfprintf_r+0x123a>
  4023dc:	2410      	movs	r4, #16
  4023de:	f8dd 8020 	ldr.w	r8, [sp, #32]
  4023e2:	e004      	b.n	4023ee <_svfprintf_r+0xfd2>
  4023e4:	3208      	adds	r2, #8
  4023e6:	3d10      	subs	r5, #16
  4023e8:	2d10      	cmp	r5, #16
  4023ea:	f340 8134 	ble.w	402656 <_svfprintf_r+0x123a>
  4023ee:	3301      	adds	r3, #1
  4023f0:	3110      	adds	r1, #16
  4023f2:	2b07      	cmp	r3, #7
  4023f4:	9125      	str	r1, [sp, #148]	; 0x94
  4023f6:	9324      	str	r3, [sp, #144]	; 0x90
  4023f8:	f8c2 9000 	str.w	r9, [r2]
  4023fc:	6054      	str	r4, [r2, #4]
  4023fe:	ddf1      	ble.n	4023e4 <_svfprintf_r+0xfc8>
  402400:	4640      	mov	r0, r8
  402402:	4631      	mov	r1, r6
  402404:	aa23      	add	r2, sp, #140	; 0x8c
  402406:	f002 fcb9 	bl	404d7c <__ssprint_r>
  40240a:	2800      	cmp	r0, #0
  40240c:	f47f a8cc 	bne.w	4015a8 <_svfprintf_r+0x18c>
  402410:	9925      	ldr	r1, [sp, #148]	; 0x94
  402412:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402414:	463a      	mov	r2, r7
  402416:	e7e6      	b.n	4023e6 <_svfprintf_r+0xfca>
  402418:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40241a:	46b1      	mov	r9, r6
  40241c:	2b00      	cmp	r3, #0
  40241e:	f43f a8c4 	beq.w	4015aa <_svfprintf_r+0x18e>
  402422:	9808      	ldr	r0, [sp, #32]
  402424:	4631      	mov	r1, r6
  402426:	aa23      	add	r2, sp, #140	; 0x8c
  402428:	f002 fca8 	bl	404d7c <__ssprint_r>
  40242c:	f7ff b8bd 	b.w	4015aa <_svfprintf_r+0x18e>
  402430:	980c      	ldr	r0, [sp, #48]	; 0x30
  402432:	910e      	str	r1, [sp, #56]	; 0x38
  402434:	4240      	negs	r0, r0
  402436:	900c      	str	r0, [sp, #48]	; 0x30
  402438:	4619      	mov	r1, r3
  40243a:	f7ff ba3f 	b.w	4018bc <_svfprintf_r+0x4a0>
  40243e:	f041 0120 	orr.w	r1, r1, #32
  402442:	9107      	str	r1, [sp, #28]
  402444:	785d      	ldrb	r5, [r3, #1]
  402446:	1c59      	adds	r1, r3, #1
  402448:	f7ff b83b 	b.w	4014c2 <_svfprintf_r+0xa6>
  40244c:	9808      	ldr	r0, [sp, #32]
  40244e:	4631      	mov	r1, r6
  402450:	aa23      	add	r2, sp, #140	; 0x8c
  402452:	f002 fc93 	bl	404d7c <__ssprint_r>
  402456:	2800      	cmp	r0, #0
  402458:	f47f a8a6 	bne.w	4015a8 <_svfprintf_r+0x18c>
  40245c:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402460:	463c      	mov	r4, r7
  402462:	e464      	b.n	401d2e <_svfprintf_r+0x912>
  402464:	f025 0320 	bic.w	r3, r5, #32
  402468:	f1ba 3fff 	cmp.w	sl, #4294967295
  40246c:	930d      	str	r3, [sp, #52]	; 0x34
  40246e:	f000 8096 	beq.w	40259e <_svfprintf_r+0x1182>
  402472:	2b47      	cmp	r3, #71	; 0x47
  402474:	d105      	bne.n	402482 <_svfprintf_r+0x1066>
  402476:	f1ba 0f00 	cmp.w	sl, #0
  40247a:	bf14      	ite	ne
  40247c:	46d3      	movne	fp, sl
  40247e:	f04f 0b01 	moveq.w	fp, #1
  402482:	9b07      	ldr	r3, [sp, #28]
  402484:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  402488:	9311      	str	r3, [sp, #68]	; 0x44
  40248a:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40248c:	f1b3 0a00 	subs.w	sl, r3, #0
  402490:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402492:	9309      	str	r3, [sp, #36]	; 0x24
  402494:	bfbb      	ittet	lt
  402496:	4653      	movlt	r3, sl
  402498:	f103 4a00 	addlt.w	sl, r3, #2147483648	; 0x80000000
  40249c:	2300      	movge	r3, #0
  40249e:	232d      	movlt	r3, #45	; 0x2d
  4024a0:	2d66      	cmp	r5, #102	; 0x66
  4024a2:	930f      	str	r3, [sp, #60]	; 0x3c
  4024a4:	f000 80ac 	beq.w	402600 <_svfprintf_r+0x11e4>
  4024a8:	2d46      	cmp	r5, #70	; 0x46
  4024aa:	f000 80a9 	beq.w	402600 <_svfprintf_r+0x11e4>
  4024ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4024b0:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4024b2:	2b45      	cmp	r3, #69	; 0x45
  4024b4:	bf0c      	ite	eq
  4024b6:	f10b 0901 	addeq.w	r9, fp, #1
  4024ba:	46d9      	movne	r9, fp
  4024bc:	2002      	movs	r0, #2
  4024be:	a91d      	add	r1, sp, #116	; 0x74
  4024c0:	e88d 0201 	stmia.w	sp, {r0, r9}
  4024c4:	9102      	str	r1, [sp, #8]
  4024c6:	a81e      	add	r0, sp, #120	; 0x78
  4024c8:	a921      	add	r1, sp, #132	; 0x84
  4024ca:	9003      	str	r0, [sp, #12]
  4024cc:	4653      	mov	r3, sl
  4024ce:	9104      	str	r1, [sp, #16]
  4024d0:	9808      	ldr	r0, [sp, #32]
  4024d2:	f000 fa95 	bl	402a00 <_dtoa_r>
  4024d6:	2d67      	cmp	r5, #103	; 0x67
  4024d8:	9010      	str	r0, [sp, #64]	; 0x40
  4024da:	d002      	beq.n	4024e2 <_svfprintf_r+0x10c6>
  4024dc:	2d47      	cmp	r5, #71	; 0x47
  4024de:	f040 809f 	bne.w	402620 <_svfprintf_r+0x1204>
  4024e2:	9b07      	ldr	r3, [sp, #28]
  4024e4:	07db      	lsls	r3, r3, #31
  4024e6:	f140 8189 	bpl.w	4027fc <_svfprintf_r+0x13e0>
  4024ea:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4024ec:	eb03 0809 	add.w	r8, r3, r9
  4024f0:	9809      	ldr	r0, [sp, #36]	; 0x24
  4024f2:	4651      	mov	r1, sl
  4024f4:	2200      	movs	r2, #0
  4024f6:	2300      	movs	r3, #0
  4024f8:	f003 f964 	bl	4057c4 <__aeabi_dcmpeq>
  4024fc:	2800      	cmp	r0, #0
  4024fe:	f040 80fd 	bne.w	4026fc <_svfprintf_r+0x12e0>
  402502:	9b21      	ldr	r3, [sp, #132]	; 0x84
  402504:	4598      	cmp	r8, r3
  402506:	d906      	bls.n	402516 <_svfprintf_r+0x10fa>
  402508:	2130      	movs	r1, #48	; 0x30
  40250a:	1c5a      	adds	r2, r3, #1
  40250c:	9221      	str	r2, [sp, #132]	; 0x84
  40250e:	7019      	strb	r1, [r3, #0]
  402510:	9b21      	ldr	r3, [sp, #132]	; 0x84
  402512:	4598      	cmp	r8, r3
  402514:	d8f9      	bhi.n	40250a <_svfprintf_r+0x10ee>
  402516:	9a10      	ldr	r2, [sp, #64]	; 0x40
  402518:	1a9b      	subs	r3, r3, r2
  40251a:	9313      	str	r3, [sp, #76]	; 0x4c
  40251c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40251e:	2b47      	cmp	r3, #71	; 0x47
  402520:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  402522:	f000 80de 	beq.w	4026e2 <_svfprintf_r+0x12c6>
  402526:	2d65      	cmp	r5, #101	; 0x65
  402528:	f340 80f8 	ble.w	40271c <_svfprintf_r+0x1300>
  40252c:	2d66      	cmp	r5, #102	; 0x66
  40252e:	9312      	str	r3, [sp, #72]	; 0x48
  402530:	f000 8157 	beq.w	4027e2 <_svfprintf_r+0x13c6>
  402534:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402536:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402538:	4293      	cmp	r3, r2
  40253a:	f300 8144 	bgt.w	4027c6 <_svfprintf_r+0x13aa>
  40253e:	9b07      	ldr	r3, [sp, #28]
  402540:	07d9      	lsls	r1, r3, #31
  402542:	f100 8173 	bmi.w	40282c <_svfprintf_r+0x1410>
  402546:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40254a:	920d      	str	r2, [sp, #52]	; 0x34
  40254c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40254e:	2a00      	cmp	r2, #0
  402550:	f040 80bc 	bne.w	4026cc <_svfprintf_r+0x12b0>
  402554:	9309      	str	r3, [sp, #36]	; 0x24
  402556:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402558:	9307      	str	r3, [sp, #28]
  40255a:	9211      	str	r2, [sp, #68]	; 0x44
  40255c:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  402560:	f7ff b87c 	b.w	40165c <_svfprintf_r+0x240>
  402564:	9808      	ldr	r0, [sp, #32]
  402566:	2140      	movs	r1, #64	; 0x40
  402568:	f001 fad4 	bl	403b14 <_malloc_r>
  40256c:	f8c9 0000 	str.w	r0, [r9]
  402570:	f8c9 0010 	str.w	r0, [r9, #16]
  402574:	2800      	cmp	r0, #0
  402576:	f000 818c 	beq.w	402892 <_svfprintf_r+0x1476>
  40257a:	2340      	movs	r3, #64	; 0x40
  40257c:	f8c9 3014 	str.w	r3, [r9, #20]
  402580:	f7fe bf64 	b.w	40144c <_svfprintf_r+0x30>
  402584:	9808      	ldr	r0, [sp, #32]
  402586:	4631      	mov	r1, r6
  402588:	aa23      	add	r2, sp, #140	; 0x8c
  40258a:	f002 fbf7 	bl	404d7c <__ssprint_r>
  40258e:	2800      	cmp	r0, #0
  402590:	f47f a80a 	bne.w	4015a8 <_svfprintf_r+0x18c>
  402594:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  402596:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  40259a:	463c      	mov	r4, r7
  40259c:	e6ff      	b.n	40239e <_svfprintf_r+0xf82>
  40259e:	f04f 0b06 	mov.w	fp, #6
  4025a2:	e76e      	b.n	402482 <_svfprintf_r+0x1066>
  4025a4:	00405e54 	.word	0x00405e54
  4025a8:	00405e50 	.word	0x00405e50
  4025ac:	00405e88 	.word	0x00405e88
  4025b0:	00405e28 	.word	0x00405e28
  4025b4:	9808      	ldr	r0, [sp, #32]
  4025b6:	4631      	mov	r1, r6
  4025b8:	aa23      	add	r2, sp, #140	; 0x8c
  4025ba:	f002 fbdf 	bl	404d7c <__ssprint_r>
  4025be:	2800      	cmp	r0, #0
  4025c0:	f47e aff2 	bne.w	4015a8 <_svfprintf_r+0x18c>
  4025c4:	9925      	ldr	r1, [sp, #148]	; 0x94
  4025c6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4025c8:	463a      	mov	r2, r7
  4025ca:	9c13      	ldr	r4, [sp, #76]	; 0x4c
  4025cc:	6054      	str	r4, [r2, #4]
  4025ce:	3301      	adds	r3, #1
  4025d0:	eb01 0b04 	add.w	fp, r1, r4
  4025d4:	2b07      	cmp	r3, #7
  4025d6:	9910      	ldr	r1, [sp, #64]	; 0x40
  4025d8:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4025dc:	9324      	str	r3, [sp, #144]	; 0x90
  4025de:	6011      	str	r1, [r2, #0]
  4025e0:	f73f ac5b 	bgt.w	401e9a <_svfprintf_r+0xa7e>
  4025e4:	f102 0408 	add.w	r4, r2, #8
  4025e8:	f7ff b912 	b.w	401810 <_svfprintf_r+0x3f4>
  4025ec:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
  4025f0:	f002 fb96 	bl	404d20 <strlen>
  4025f4:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  4025f8:	900d      	str	r0, [sp, #52]	; 0x34
  4025fa:	4603      	mov	r3, r0
  4025fc:	f7ff ba1b 	b.w	401a36 <_svfprintf_r+0x61a>
  402600:	2003      	movs	r0, #3
  402602:	a91d      	add	r1, sp, #116	; 0x74
  402604:	e88d 0801 	stmia.w	sp, {r0, fp}
  402608:	9102      	str	r1, [sp, #8]
  40260a:	a81e      	add	r0, sp, #120	; 0x78
  40260c:	a921      	add	r1, sp, #132	; 0x84
  40260e:	9003      	str	r0, [sp, #12]
  402610:	9a09      	ldr	r2, [sp, #36]	; 0x24
  402612:	9104      	str	r1, [sp, #16]
  402614:	4653      	mov	r3, sl
  402616:	9808      	ldr	r0, [sp, #32]
  402618:	f000 f9f2 	bl	402a00 <_dtoa_r>
  40261c:	46d9      	mov	r9, fp
  40261e:	9010      	str	r0, [sp, #64]	; 0x40
  402620:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402622:	eb03 0809 	add.w	r8, r3, r9
  402626:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402628:	2b46      	cmp	r3, #70	; 0x46
  40262a:	f47f af61 	bne.w	4024f0 <_svfprintf_r+0x10d4>
  40262e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402630:	781b      	ldrb	r3, [r3, #0]
  402632:	2b30      	cmp	r3, #48	; 0x30
  402634:	f000 80e4 	beq.w	402800 <_svfprintf_r+0x13e4>
  402638:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40263a:	4498      	add	r8, r3
  40263c:	e758      	b.n	4024f0 <_svfprintf_r+0x10d4>
  40263e:	9808      	ldr	r0, [sp, #32]
  402640:	4631      	mov	r1, r6
  402642:	aa23      	add	r2, sp, #140	; 0x8c
  402644:	f002 fb9a 	bl	404d7c <__ssprint_r>
  402648:	2800      	cmp	r0, #0
  40264a:	f47e afad 	bne.w	4015a8 <_svfprintf_r+0x18c>
  40264e:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402652:	463c      	mov	r4, r7
  402654:	e4a7      	b.n	401fa6 <_svfprintf_r+0xb8a>
  402656:	3301      	adds	r3, #1
  402658:	4429      	add	r1, r5
  40265a:	2b07      	cmp	r3, #7
  40265c:	9125      	str	r1, [sp, #148]	; 0x94
  40265e:	9324      	str	r3, [sp, #144]	; 0x90
  402660:	f8c2 9000 	str.w	r9, [r2]
  402664:	6055      	str	r5, [r2, #4]
  402666:	dca5      	bgt.n	4025b4 <_svfprintf_r+0x1198>
  402668:	3208      	adds	r2, #8
  40266a:	e7ae      	b.n	4025ca <_svfprintf_r+0x11ae>
  40266c:	9808      	ldr	r0, [sp, #32]
  40266e:	4631      	mov	r1, r6
  402670:	aa23      	add	r2, sp, #140	; 0x8c
  402672:	f002 fb83 	bl	404d7c <__ssprint_r>
  402676:	2800      	cmp	r0, #0
  402678:	f47e af96 	bne.w	4015a8 <_svfprintf_r+0x18c>
  40267c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40267e:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402682:	463c      	mov	r4, r7
  402684:	e597      	b.n	4021b6 <_svfprintf_r+0xd9a>
  402686:	4653      	mov	r3, sl
  402688:	2b06      	cmp	r3, #6
  40268a:	bf28      	it	cs
  40268c:	2306      	movcs	r3, #6
  40268e:	930d      	str	r3, [sp, #52]	; 0x34
  402690:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402694:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  402698:	9309      	str	r3, [sp, #36]	; 0x24
  40269a:	4b83      	ldr	r3, [pc, #524]	; (4028a8 <_svfprintf_r+0x148c>)
  40269c:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  4026a0:	f8cd c044 	str.w	ip, [sp, #68]	; 0x44
  4026a4:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  4026a8:	9310      	str	r3, [sp, #64]	; 0x40
  4026aa:	f7fe bfd7 	b.w	40165c <_svfprintf_r+0x240>
  4026ae:	9808      	ldr	r0, [sp, #32]
  4026b0:	4631      	mov	r1, r6
  4026b2:	aa23      	add	r2, sp, #140	; 0x8c
  4026b4:	f002 fb62 	bl	404d7c <__ssprint_r>
  4026b8:	2800      	cmp	r0, #0
  4026ba:	f47e af75 	bne.w	4015a8 <_svfprintf_r+0x18c>
  4026be:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4026c0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4026c2:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4026c6:	1ad3      	subs	r3, r2, r3
  4026c8:	463c      	mov	r4, r7
  4026ca:	e58a      	b.n	4021e2 <_svfprintf_r+0xdc6>
  4026cc:	9309      	str	r3, [sp, #36]	; 0x24
  4026ce:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4026d0:	9307      	str	r3, [sp, #28]
  4026d2:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  4026d6:	2300      	movs	r3, #0
  4026d8:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  4026dc:	9311      	str	r3, [sp, #68]	; 0x44
  4026de:	f7fe bfc0 	b.w	401662 <_svfprintf_r+0x246>
  4026e2:	1cda      	adds	r2, r3, #3
  4026e4:	db19      	blt.n	40271a <_svfprintf_r+0x12fe>
  4026e6:	459b      	cmp	fp, r3
  4026e8:	db17      	blt.n	40271a <_svfprintf_r+0x12fe>
  4026ea:	9312      	str	r3, [sp, #72]	; 0x48
  4026ec:	2567      	movs	r5, #103	; 0x67
  4026ee:	e721      	b.n	402534 <_svfprintf_r+0x1118>
  4026f0:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  4026f4:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  4026f8:	f7ff ba98 	b.w	401c2c <_svfprintf_r+0x810>
  4026fc:	4643      	mov	r3, r8
  4026fe:	e70a      	b.n	402516 <_svfprintf_r+0x10fa>
  402700:	ea2a 73ea 	bic.w	r3, sl, sl, asr #31
  402704:	9011      	str	r0, [sp, #68]	; 0x44
  402706:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  40270a:	9012      	str	r0, [sp, #72]	; 0x48
  40270c:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  402710:	9309      	str	r3, [sp, #36]	; 0x24
  402712:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  402716:	f7fe bfa1 	b.w	40165c <_svfprintf_r+0x240>
  40271a:	3d02      	subs	r5, #2
  40271c:	3b01      	subs	r3, #1
  40271e:	2b00      	cmp	r3, #0
  402720:	931d      	str	r3, [sp, #116]	; 0x74
  402722:	bfba      	itte	lt
  402724:	425b      	neglt	r3, r3
  402726:	222d      	movlt	r2, #45	; 0x2d
  402728:	222b      	movge	r2, #43	; 0x2b
  40272a:	2b09      	cmp	r3, #9
  40272c:	f88d 507c 	strb.w	r5, [sp, #124]	; 0x7c
  402730:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  402734:	dd72      	ble.n	40281c <_svfprintf_r+0x1400>
  402736:	f10d 0e8b 	add.w	lr, sp, #139	; 0x8b
  40273a:	4670      	mov	r0, lr
  40273c:	4a5b      	ldr	r2, [pc, #364]	; (4028ac <_svfprintf_r+0x1490>)
  40273e:	fb82 2103 	smull	r2, r1, r2, r3
  402742:	17da      	asrs	r2, r3, #31
  402744:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
  402748:	eb02 0182 	add.w	r1, r2, r2, lsl #2
  40274c:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
  402750:	f103 0130 	add.w	r1, r3, #48	; 0x30
  402754:	2a09      	cmp	r2, #9
  402756:	4613      	mov	r3, r2
  402758:	f800 1d01 	strb.w	r1, [r0, #-1]!
  40275c:	dcee      	bgt.n	40273c <_svfprintf_r+0x1320>
  40275e:	4602      	mov	r2, r0
  402760:	3330      	adds	r3, #48	; 0x30
  402762:	b2d9      	uxtb	r1, r3
  402764:	f802 1d01 	strb.w	r1, [r2, #-1]!
  402768:	4596      	cmp	lr, r2
  40276a:	f240 8099 	bls.w	4028a0 <_svfprintf_r+0x1484>
  40276e:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  402772:	4603      	mov	r3, r0
  402774:	e001      	b.n	40277a <_svfprintf_r+0x135e>
  402776:	f813 1b01 	ldrb.w	r1, [r3], #1
  40277a:	f802 1b01 	strb.w	r1, [r2], #1
  40277e:	4573      	cmp	r3, lr
  402780:	d1f9      	bne.n	402776 <_svfprintf_r+0x135a>
  402782:	ab23      	add	r3, sp, #140	; 0x8c
  402784:	1a1b      	subs	r3, r3, r0
  402786:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  40278a:	4413      	add	r3, r2
  40278c:	aa1f      	add	r2, sp, #124	; 0x7c
  40278e:	1a9b      	subs	r3, r3, r2
  402790:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402792:	9319      	str	r3, [sp, #100]	; 0x64
  402794:	2a01      	cmp	r2, #1
  402796:	4413      	add	r3, r2
  402798:	930d      	str	r3, [sp, #52]	; 0x34
  40279a:	dd6b      	ble.n	402874 <_svfprintf_r+0x1458>
  40279c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40279e:	2200      	movs	r2, #0
  4027a0:	3301      	adds	r3, #1
  4027a2:	930d      	str	r3, [sp, #52]	; 0x34
  4027a4:	9212      	str	r2, [sp, #72]	; 0x48
  4027a6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4027aa:	e6cf      	b.n	40254c <_svfprintf_r+0x1130>
  4027ac:	9808      	ldr	r0, [sp, #32]
  4027ae:	4631      	mov	r1, r6
  4027b0:	aa23      	add	r2, sp, #140	; 0x8c
  4027b2:	f002 fae3 	bl	404d7c <__ssprint_r>
  4027b6:	2800      	cmp	r0, #0
  4027b8:	f47e aef6 	bne.w	4015a8 <_svfprintf_r+0x18c>
  4027bc:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  4027be:	9925      	ldr	r1, [sp, #148]	; 0x94
  4027c0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4027c2:	463a      	mov	r2, r7
  4027c4:	e601      	b.n	4023ca <_svfprintf_r+0xfae>
  4027c6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4027c8:	2b00      	cmp	r3, #0
  4027ca:	bfd8      	it	le
  4027cc:	f1c3 0802 	rsble	r8, r3, #2
  4027d0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4027d2:	bfc8      	it	gt
  4027d4:	f04f 0801 	movgt.w	r8, #1
  4027d8:	4443      	add	r3, r8
  4027da:	930d      	str	r3, [sp, #52]	; 0x34
  4027dc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4027e0:	e6b4      	b.n	40254c <_svfprintf_r+0x1130>
  4027e2:	2b00      	cmp	r3, #0
  4027e4:	dd30      	ble.n	402848 <_svfprintf_r+0x142c>
  4027e6:	f1bb 0f00 	cmp.w	fp, #0
  4027ea:	d125      	bne.n	402838 <_svfprintf_r+0x141c>
  4027ec:	9b07      	ldr	r3, [sp, #28]
  4027ee:	07db      	lsls	r3, r3, #31
  4027f0:	d422      	bmi.n	402838 <_svfprintf_r+0x141c>
  4027f2:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4027f4:	920d      	str	r2, [sp, #52]	; 0x34
  4027f6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4027fa:	e6a7      	b.n	40254c <_svfprintf_r+0x1130>
  4027fc:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4027fe:	e68a      	b.n	402516 <_svfprintf_r+0x10fa>
  402800:	9809      	ldr	r0, [sp, #36]	; 0x24
  402802:	4651      	mov	r1, sl
  402804:	2200      	movs	r2, #0
  402806:	2300      	movs	r3, #0
  402808:	f002 ffdc 	bl	4057c4 <__aeabi_dcmpeq>
  40280c:	2800      	cmp	r0, #0
  40280e:	f47f af13 	bne.w	402638 <_svfprintf_r+0x121c>
  402812:	f1c9 0301 	rsb	r3, r9, #1
  402816:	931d      	str	r3, [sp, #116]	; 0x74
  402818:	4498      	add	r8, r3
  40281a:	e669      	b.n	4024f0 <_svfprintf_r+0x10d4>
  40281c:	3330      	adds	r3, #48	; 0x30
  40281e:	2230      	movs	r2, #48	; 0x30
  402820:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  402824:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  402828:	ab20      	add	r3, sp, #128	; 0x80
  40282a:	e7af      	b.n	40278c <_svfprintf_r+0x1370>
  40282c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40282e:	3301      	adds	r3, #1
  402830:	930d      	str	r3, [sp, #52]	; 0x34
  402832:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402836:	e689      	b.n	40254c <_svfprintf_r+0x1130>
  402838:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40283a:	f10b 0801 	add.w	r8, fp, #1
  40283e:	4443      	add	r3, r8
  402840:	930d      	str	r3, [sp, #52]	; 0x34
  402842:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402846:	e681      	b.n	40254c <_svfprintf_r+0x1130>
  402848:	f1bb 0f00 	cmp.w	fp, #0
  40284c:	d11b      	bne.n	402886 <_svfprintf_r+0x146a>
  40284e:	9b07      	ldr	r3, [sp, #28]
  402850:	07d8      	lsls	r0, r3, #31
  402852:	d418      	bmi.n	402886 <_svfprintf_r+0x146a>
  402854:	2301      	movs	r3, #1
  402856:	930d      	str	r3, [sp, #52]	; 0x34
  402858:	e678      	b.n	40254c <_svfprintf_r+0x1130>
  40285a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40285c:	f8d5 a000 	ldr.w	sl, [r5]
  402860:	4628      	mov	r0, r5
  402862:	3004      	adds	r0, #4
  402864:	f1ba 0f00 	cmp.w	sl, #0
  402868:	785d      	ldrb	r5, [r3, #1]
  40286a:	900e      	str	r0, [sp, #56]	; 0x38
  40286c:	f6be ae29 	bge.w	4014c2 <_svfprintf_r+0xa6>
  402870:	f7fe be25 	b.w	4014be <_svfprintf_r+0xa2>
  402874:	9b07      	ldr	r3, [sp, #28]
  402876:	f013 0301 	ands.w	r3, r3, #1
  40287a:	d18f      	bne.n	40279c <_svfprintf_r+0x1380>
  40287c:	9312      	str	r3, [sp, #72]	; 0x48
  40287e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402880:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402884:	e662      	b.n	40254c <_svfprintf_r+0x1130>
  402886:	f10b 0302 	add.w	r3, fp, #2
  40288a:	930d      	str	r3, [sp, #52]	; 0x34
  40288c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402890:	e65c      	b.n	40254c <_svfprintf_r+0x1130>
  402892:	9a08      	ldr	r2, [sp, #32]
  402894:	230c      	movs	r3, #12
  402896:	6013      	str	r3, [r2, #0]
  402898:	f04f 30ff 	mov.w	r0, #4294967295
  40289c:	f7fe be8e 	b.w	4015bc <_svfprintf_r+0x1a0>
  4028a0:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  4028a4:	e772      	b.n	40278c <_svfprintf_r+0x1370>
  4028a6:	bf00      	nop
  4028a8:	00405e80 	.word	0x00405e80
  4028ac:	66666667 	.word	0x66666667

004028b0 <register_fini>:
  4028b0:	4b02      	ldr	r3, [pc, #8]	; (4028bc <register_fini+0xc>)
  4028b2:	b113      	cbz	r3, 4028ba <register_fini+0xa>
  4028b4:	4802      	ldr	r0, [pc, #8]	; (4028c0 <register_fini+0x10>)
  4028b6:	f000 b805 	b.w	4028c4 <atexit>
  4028ba:	4770      	bx	lr
  4028bc:	00000000 	.word	0x00000000
  4028c0:	00403895 	.word	0x00403895

004028c4 <atexit>:
  4028c4:	4601      	mov	r1, r0
  4028c6:	2000      	movs	r0, #0
  4028c8:	4602      	mov	r2, r0
  4028ca:	4603      	mov	r3, r0
  4028cc:	f002 bad8 	b.w	404e80 <__register_exitproc>

004028d0 <quorem>:
  4028d0:	6902      	ldr	r2, [r0, #16]
  4028d2:	690b      	ldr	r3, [r1, #16]
  4028d4:	4293      	cmp	r3, r2
  4028d6:	f300 808f 	bgt.w	4029f8 <quorem+0x128>
  4028da:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4028de:	f103 38ff 	add.w	r8, r3, #4294967295
  4028e2:	f101 0714 	add.w	r7, r1, #20
  4028e6:	f100 0b14 	add.w	fp, r0, #20
  4028ea:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  4028ee:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  4028f2:	ea4f 0488 	mov.w	r4, r8, lsl #2
  4028f6:	b083      	sub	sp, #12
  4028f8:	3201      	adds	r2, #1
  4028fa:	fbb3 f9f2 	udiv	r9, r3, r2
  4028fe:	eb0b 0304 	add.w	r3, fp, r4
  402902:	9400      	str	r4, [sp, #0]
  402904:	eb07 0a04 	add.w	sl, r7, r4
  402908:	9301      	str	r3, [sp, #4]
  40290a:	f1b9 0f00 	cmp.w	r9, #0
  40290e:	d03b      	beq.n	402988 <quorem+0xb8>
  402910:	2600      	movs	r6, #0
  402912:	4632      	mov	r2, r6
  402914:	46bc      	mov	ip, r7
  402916:	46de      	mov	lr, fp
  402918:	4634      	mov	r4, r6
  40291a:	f85c 6b04 	ldr.w	r6, [ip], #4
  40291e:	f8de 5000 	ldr.w	r5, [lr]
  402922:	b2b3      	uxth	r3, r6
  402924:	0c36      	lsrs	r6, r6, #16
  402926:	fb03 4409 	mla	r4, r3, r9, r4
  40292a:	fb06 f609 	mul.w	r6, r6, r9
  40292e:	eb06 4614 	add.w	r6, r6, r4, lsr #16
  402932:	b2a3      	uxth	r3, r4
  402934:	1ad3      	subs	r3, r2, r3
  402936:	b2b4      	uxth	r4, r6
  402938:	fa13 f385 	uxtah	r3, r3, r5
  40293c:	ebc4 4415 	rsb	r4, r4, r5, lsr #16
  402940:	eb04 4423 	add.w	r4, r4, r3, asr #16
  402944:	b29b      	uxth	r3, r3
  402946:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  40294a:	45e2      	cmp	sl, ip
  40294c:	ea4f 4224 	mov.w	r2, r4, asr #16
  402950:	f84e 3b04 	str.w	r3, [lr], #4
  402954:	ea4f 4416 	mov.w	r4, r6, lsr #16
  402958:	d2df      	bcs.n	40291a <quorem+0x4a>
  40295a:	9b00      	ldr	r3, [sp, #0]
  40295c:	f85b 3003 	ldr.w	r3, [fp, r3]
  402960:	b993      	cbnz	r3, 402988 <quorem+0xb8>
  402962:	9c01      	ldr	r4, [sp, #4]
  402964:	1f23      	subs	r3, r4, #4
  402966:	459b      	cmp	fp, r3
  402968:	d20c      	bcs.n	402984 <quorem+0xb4>
  40296a:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40296e:	b94b      	cbnz	r3, 402984 <quorem+0xb4>
  402970:	f1a4 0308 	sub.w	r3, r4, #8
  402974:	e002      	b.n	40297c <quorem+0xac>
  402976:	681a      	ldr	r2, [r3, #0]
  402978:	3b04      	subs	r3, #4
  40297a:	b91a      	cbnz	r2, 402984 <quorem+0xb4>
  40297c:	459b      	cmp	fp, r3
  40297e:	f108 38ff 	add.w	r8, r8, #4294967295
  402982:	d3f8      	bcc.n	402976 <quorem+0xa6>
  402984:	f8c0 8010 	str.w	r8, [r0, #16]
  402988:	4604      	mov	r4, r0
  40298a:	f001 feab 	bl	4046e4 <__mcmp>
  40298e:	2800      	cmp	r0, #0
  402990:	db2e      	blt.n	4029f0 <quorem+0x120>
  402992:	f109 0901 	add.w	r9, r9, #1
  402996:	465d      	mov	r5, fp
  402998:	2300      	movs	r3, #0
  40299a:	f857 1b04 	ldr.w	r1, [r7], #4
  40299e:	6828      	ldr	r0, [r5, #0]
  4029a0:	b28a      	uxth	r2, r1
  4029a2:	1a9a      	subs	r2, r3, r2
  4029a4:	0c09      	lsrs	r1, r1, #16
  4029a6:	fa12 f280 	uxtah	r2, r2, r0
  4029aa:	ebc1 4310 	rsb	r3, r1, r0, lsr #16
  4029ae:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4029b2:	b291      	uxth	r1, r2
  4029b4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  4029b8:	45ba      	cmp	sl, r7
  4029ba:	f845 1b04 	str.w	r1, [r5], #4
  4029be:	ea4f 4323 	mov.w	r3, r3, asr #16
  4029c2:	d2ea      	bcs.n	40299a <quorem+0xca>
  4029c4:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  4029c8:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  4029cc:	b982      	cbnz	r2, 4029f0 <quorem+0x120>
  4029ce:	1f1a      	subs	r2, r3, #4
  4029d0:	4593      	cmp	fp, r2
  4029d2:	d20b      	bcs.n	4029ec <quorem+0x11c>
  4029d4:	f853 2c04 	ldr.w	r2, [r3, #-4]
  4029d8:	b942      	cbnz	r2, 4029ec <quorem+0x11c>
  4029da:	3b08      	subs	r3, #8
  4029dc:	e002      	b.n	4029e4 <quorem+0x114>
  4029de:	681a      	ldr	r2, [r3, #0]
  4029e0:	3b04      	subs	r3, #4
  4029e2:	b91a      	cbnz	r2, 4029ec <quorem+0x11c>
  4029e4:	459b      	cmp	fp, r3
  4029e6:	f108 38ff 	add.w	r8, r8, #4294967295
  4029ea:	d3f8      	bcc.n	4029de <quorem+0x10e>
  4029ec:	f8c4 8010 	str.w	r8, [r4, #16]
  4029f0:	4648      	mov	r0, r9
  4029f2:	b003      	add	sp, #12
  4029f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4029f8:	2000      	movs	r0, #0
  4029fa:	4770      	bx	lr
  4029fc:	0000      	movs	r0, r0
	...

00402a00 <_dtoa_r>:
  402a00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402a04:	6c01      	ldr	r1, [r0, #64]	; 0x40
  402a06:	b097      	sub	sp, #92	; 0x5c
  402a08:	4604      	mov	r4, r0
  402a0a:	9d23      	ldr	r5, [sp, #140]	; 0x8c
  402a0c:	e9cd 2302 	strd	r2, r3, [sp, #8]
  402a10:	b141      	cbz	r1, 402a24 <_dtoa_r+0x24>
  402a12:	6c42      	ldr	r2, [r0, #68]	; 0x44
  402a14:	604a      	str	r2, [r1, #4]
  402a16:	2301      	movs	r3, #1
  402a18:	4093      	lsls	r3, r2
  402a1a:	608b      	str	r3, [r1, #8]
  402a1c:	f001 fc7e 	bl	40431c <_Bfree>
  402a20:	2300      	movs	r3, #0
  402a22:	6423      	str	r3, [r4, #64]	; 0x40
  402a24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  402a28:	2b00      	cmp	r3, #0
  402a2a:	4699      	mov	r9, r3
  402a2c:	db36      	blt.n	402a9c <_dtoa_r+0x9c>
  402a2e:	2300      	movs	r3, #0
  402a30:	602b      	str	r3, [r5, #0]
  402a32:	4ba5      	ldr	r3, [pc, #660]	; (402cc8 <_dtoa_r+0x2c8>)
  402a34:	461a      	mov	r2, r3
  402a36:	ea09 0303 	and.w	r3, r9, r3
  402a3a:	4293      	cmp	r3, r2
  402a3c:	d017      	beq.n	402a6e <_dtoa_r+0x6e>
  402a3e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  402a42:	2200      	movs	r2, #0
  402a44:	4630      	mov	r0, r6
  402a46:	4639      	mov	r1, r7
  402a48:	2300      	movs	r3, #0
  402a4a:	f002 febb 	bl	4057c4 <__aeabi_dcmpeq>
  402a4e:	4680      	mov	r8, r0
  402a50:	2800      	cmp	r0, #0
  402a52:	d02b      	beq.n	402aac <_dtoa_r+0xac>
  402a54:	9a22      	ldr	r2, [sp, #136]	; 0x88
  402a56:	2301      	movs	r3, #1
  402a58:	6013      	str	r3, [r2, #0]
  402a5a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402a5c:	2b00      	cmp	r3, #0
  402a5e:	f000 80cb 	beq.w	402bf8 <_dtoa_r+0x1f8>
  402a62:	489a      	ldr	r0, [pc, #616]	; (402ccc <_dtoa_r+0x2cc>)
  402a64:	6018      	str	r0, [r3, #0]
  402a66:	3801      	subs	r0, #1
  402a68:	b017      	add	sp, #92	; 0x5c
  402a6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402a6e:	9a22      	ldr	r2, [sp, #136]	; 0x88
  402a70:	f242 730f 	movw	r3, #9999	; 0x270f
  402a74:	6013      	str	r3, [r2, #0]
  402a76:	9b02      	ldr	r3, [sp, #8]
  402a78:	2b00      	cmp	r3, #0
  402a7a:	f000 80a6 	beq.w	402bca <_dtoa_r+0x1ca>
  402a7e:	4894      	ldr	r0, [pc, #592]	; (402cd0 <_dtoa_r+0x2d0>)
  402a80:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402a82:	2b00      	cmp	r3, #0
  402a84:	d0f0      	beq.n	402a68 <_dtoa_r+0x68>
  402a86:	78c3      	ldrb	r3, [r0, #3]
  402a88:	2b00      	cmp	r3, #0
  402a8a:	f000 80b7 	beq.w	402bfc <_dtoa_r+0x1fc>
  402a8e:	f100 0308 	add.w	r3, r0, #8
  402a92:	9a24      	ldr	r2, [sp, #144]	; 0x90
  402a94:	6013      	str	r3, [r2, #0]
  402a96:	b017      	add	sp, #92	; 0x5c
  402a98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402a9c:	9a03      	ldr	r2, [sp, #12]
  402a9e:	2301      	movs	r3, #1
  402aa0:	f022 4900 	bic.w	r9, r2, #2147483648	; 0x80000000
  402aa4:	602b      	str	r3, [r5, #0]
  402aa6:	f8cd 900c 	str.w	r9, [sp, #12]
  402aaa:	e7c2      	b.n	402a32 <_dtoa_r+0x32>
  402aac:	aa15      	add	r2, sp, #84	; 0x54
  402aae:	ab14      	add	r3, sp, #80	; 0x50
  402ab0:	e88d 000c 	stmia.w	sp, {r2, r3}
  402ab4:	4620      	mov	r0, r4
  402ab6:	4632      	mov	r2, r6
  402ab8:	463b      	mov	r3, r7
  402aba:	f001 fea1 	bl	404800 <__d2b>
  402abe:	ea5f 5519 	movs.w	r5, r9, lsr #20
  402ac2:	4683      	mov	fp, r0
  402ac4:	f040 808a 	bne.w	402bdc <_dtoa_r+0x1dc>
  402ac8:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
  402acc:	9d15      	ldr	r5, [sp, #84]	; 0x54
  402ace:	f46f 6382 	mvn.w	r3, #1040	; 0x410
  402ad2:	4445      	add	r5, r8
  402ad4:	429d      	cmp	r5, r3
  402ad6:	f2c0 8297 	blt.w	403008 <_dtoa_r+0x608>
  402ada:	4a7e      	ldr	r2, [pc, #504]	; (402cd4 <_dtoa_r+0x2d4>)
  402adc:	1b52      	subs	r2, r2, r5
  402ade:	fa09 f902 	lsl.w	r9, r9, r2
  402ae2:	9a02      	ldr	r2, [sp, #8]
  402ae4:	f205 4312 	addw	r3, r5, #1042	; 0x412
  402ae8:	fa22 f003 	lsr.w	r0, r2, r3
  402aec:	ea49 0000 	orr.w	r0, r9, r0
  402af0:	f002 fb8a 	bl	405208 <__aeabi_ui2d>
  402af4:	2301      	movs	r3, #1
  402af6:	3d01      	subs	r5, #1
  402af8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  402afc:	930d      	str	r3, [sp, #52]	; 0x34
  402afe:	2200      	movs	r2, #0
  402b00:	4b75      	ldr	r3, [pc, #468]	; (402cd8 <_dtoa_r+0x2d8>)
  402b02:	f002 fa43 	bl	404f8c <__aeabi_dsub>
  402b06:	a36a      	add	r3, pc, #424	; (adr r3, 402cb0 <_dtoa_r+0x2b0>)
  402b08:	e9d3 2300 	ldrd	r2, r3, [r3]
  402b0c:	f002 fbf2 	bl	4052f4 <__aeabi_dmul>
  402b10:	a369      	add	r3, pc, #420	; (adr r3, 402cb8 <_dtoa_r+0x2b8>)
  402b12:	e9d3 2300 	ldrd	r2, r3, [r3]
  402b16:	f002 fa3b 	bl	404f90 <__adddf3>
  402b1a:	4606      	mov	r6, r0
  402b1c:	4628      	mov	r0, r5
  402b1e:	460f      	mov	r7, r1
  402b20:	f002 fb82 	bl	405228 <__aeabi_i2d>
  402b24:	a366      	add	r3, pc, #408	; (adr r3, 402cc0 <_dtoa_r+0x2c0>)
  402b26:	e9d3 2300 	ldrd	r2, r3, [r3]
  402b2a:	f002 fbe3 	bl	4052f4 <__aeabi_dmul>
  402b2e:	4602      	mov	r2, r0
  402b30:	460b      	mov	r3, r1
  402b32:	4630      	mov	r0, r6
  402b34:	4639      	mov	r1, r7
  402b36:	f002 fa2b 	bl	404f90 <__adddf3>
  402b3a:	4606      	mov	r6, r0
  402b3c:	460f      	mov	r7, r1
  402b3e:	f002 fe73 	bl	405828 <__aeabi_d2iz>
  402b42:	4639      	mov	r1, r7
  402b44:	9004      	str	r0, [sp, #16]
  402b46:	2200      	movs	r2, #0
  402b48:	4630      	mov	r0, r6
  402b4a:	2300      	movs	r3, #0
  402b4c:	f002 fe44 	bl	4057d8 <__aeabi_dcmplt>
  402b50:	2800      	cmp	r0, #0
  402b52:	f040 81a6 	bne.w	402ea2 <_dtoa_r+0x4a2>
  402b56:	9b04      	ldr	r3, [sp, #16]
  402b58:	2b16      	cmp	r3, #22
  402b5a:	f200 819f 	bhi.w	402e9c <_dtoa_r+0x49c>
  402b5e:	9a04      	ldr	r2, [sp, #16]
  402b60:	4b5e      	ldr	r3, [pc, #376]	; (402cdc <_dtoa_r+0x2dc>)
  402b62:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  402b66:	e9d3 0100 	ldrd	r0, r1, [r3]
  402b6a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  402b6e:	f002 fe51 	bl	405814 <__aeabi_dcmpgt>
  402b72:	2800      	cmp	r0, #0
  402b74:	f000 824e 	beq.w	403014 <_dtoa_r+0x614>
  402b78:	9b04      	ldr	r3, [sp, #16]
  402b7a:	3b01      	subs	r3, #1
  402b7c:	9304      	str	r3, [sp, #16]
  402b7e:	2300      	movs	r3, #0
  402b80:	930b      	str	r3, [sp, #44]	; 0x2c
  402b82:	ebc5 0508 	rsb	r5, r5, r8
  402b86:	f1b5 0a01 	subs.w	sl, r5, #1
  402b8a:	f100 81a1 	bmi.w	402ed0 <_dtoa_r+0x4d0>
  402b8e:	2300      	movs	r3, #0
  402b90:	9305      	str	r3, [sp, #20]
  402b92:	9b04      	ldr	r3, [sp, #16]
  402b94:	2b00      	cmp	r3, #0
  402b96:	f2c0 8192 	blt.w	402ebe <_dtoa_r+0x4be>
  402b9a:	449a      	add	sl, r3
  402b9c:	930a      	str	r3, [sp, #40]	; 0x28
  402b9e:	2300      	movs	r3, #0
  402ba0:	9308      	str	r3, [sp, #32]
  402ba2:	9b20      	ldr	r3, [sp, #128]	; 0x80
  402ba4:	2b09      	cmp	r3, #9
  402ba6:	d82b      	bhi.n	402c00 <_dtoa_r+0x200>
  402ba8:	2b05      	cmp	r3, #5
  402baa:	f340 8670 	ble.w	40388e <_dtoa_r+0xe8e>
  402bae:	3b04      	subs	r3, #4
  402bb0:	9320      	str	r3, [sp, #128]	; 0x80
  402bb2:	2500      	movs	r5, #0
  402bb4:	9b20      	ldr	r3, [sp, #128]	; 0x80
  402bb6:	3b02      	subs	r3, #2
  402bb8:	2b03      	cmp	r3, #3
  402bba:	f200 864e 	bhi.w	40385a <_dtoa_r+0xe5a>
  402bbe:	e8df f013 	tbh	[pc, r3, lsl #1]
  402bc2:	03cc      	.short	0x03cc
  402bc4:	02b203be 	.word	0x02b203be
  402bc8:	0663      	.short	0x0663
  402bca:	4b41      	ldr	r3, [pc, #260]	; (402cd0 <_dtoa_r+0x2d0>)
  402bcc:	4a44      	ldr	r2, [pc, #272]	; (402ce0 <_dtoa_r+0x2e0>)
  402bce:	f3c9 0013 	ubfx	r0, r9, #0, #20
  402bd2:	2800      	cmp	r0, #0
  402bd4:	bf14      	ite	ne
  402bd6:	4618      	movne	r0, r3
  402bd8:	4610      	moveq	r0, r2
  402bda:	e751      	b.n	402a80 <_dtoa_r+0x80>
  402bdc:	f3c7 0313 	ubfx	r3, r7, #0, #20
  402be0:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  402be4:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  402be8:	4630      	mov	r0, r6
  402bea:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
  402bee:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  402bf2:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
  402bf6:	e782      	b.n	402afe <_dtoa_r+0xfe>
  402bf8:	483a      	ldr	r0, [pc, #232]	; (402ce4 <_dtoa_r+0x2e4>)
  402bfa:	e735      	b.n	402a68 <_dtoa_r+0x68>
  402bfc:	1cc3      	adds	r3, r0, #3
  402bfe:	e748      	b.n	402a92 <_dtoa_r+0x92>
  402c00:	2100      	movs	r1, #0
  402c02:	6461      	str	r1, [r4, #68]	; 0x44
  402c04:	4620      	mov	r0, r4
  402c06:	9120      	str	r1, [sp, #128]	; 0x80
  402c08:	f001 fb62 	bl	4042d0 <_Balloc>
  402c0c:	f04f 33ff 	mov.w	r3, #4294967295
  402c10:	9306      	str	r3, [sp, #24]
  402c12:	9a20      	ldr	r2, [sp, #128]	; 0x80
  402c14:	930c      	str	r3, [sp, #48]	; 0x30
  402c16:	2301      	movs	r3, #1
  402c18:	9007      	str	r0, [sp, #28]
  402c1a:	9221      	str	r2, [sp, #132]	; 0x84
  402c1c:	6420      	str	r0, [r4, #64]	; 0x40
  402c1e:	9309      	str	r3, [sp, #36]	; 0x24
  402c20:	9b15      	ldr	r3, [sp, #84]	; 0x54
  402c22:	2b00      	cmp	r3, #0
  402c24:	f2c0 80d2 	blt.w	402dcc <_dtoa_r+0x3cc>
  402c28:	9a04      	ldr	r2, [sp, #16]
  402c2a:	2a0e      	cmp	r2, #14
  402c2c:	f300 80ce 	bgt.w	402dcc <_dtoa_r+0x3cc>
  402c30:	4b2a      	ldr	r3, [pc, #168]	; (402cdc <_dtoa_r+0x2dc>)
  402c32:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  402c36:	e9d3 8900 	ldrd	r8, r9, [r3]
  402c3a:	9b21      	ldr	r3, [sp, #132]	; 0x84
  402c3c:	2b00      	cmp	r3, #0
  402c3e:	f2c0 838f 	blt.w	403360 <_dtoa_r+0x960>
  402c42:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  402c46:	4642      	mov	r2, r8
  402c48:	464b      	mov	r3, r9
  402c4a:	4630      	mov	r0, r6
  402c4c:	4639      	mov	r1, r7
  402c4e:	f002 fc7b 	bl	405548 <__aeabi_ddiv>
  402c52:	f002 fde9 	bl	405828 <__aeabi_d2iz>
  402c56:	4682      	mov	sl, r0
  402c58:	f002 fae6 	bl	405228 <__aeabi_i2d>
  402c5c:	4642      	mov	r2, r8
  402c5e:	464b      	mov	r3, r9
  402c60:	f002 fb48 	bl	4052f4 <__aeabi_dmul>
  402c64:	460b      	mov	r3, r1
  402c66:	4602      	mov	r2, r0
  402c68:	4639      	mov	r1, r7
  402c6a:	4630      	mov	r0, r6
  402c6c:	f002 f98e 	bl	404f8c <__aeabi_dsub>
  402c70:	9d07      	ldr	r5, [sp, #28]
  402c72:	f10a 0330 	add.w	r3, sl, #48	; 0x30
  402c76:	702b      	strb	r3, [r5, #0]
  402c78:	9b06      	ldr	r3, [sp, #24]
  402c7a:	2b01      	cmp	r3, #1
  402c7c:	4606      	mov	r6, r0
  402c7e:	460f      	mov	r7, r1
  402c80:	f105 0501 	add.w	r5, r5, #1
  402c84:	d062      	beq.n	402d4c <_dtoa_r+0x34c>
  402c86:	2200      	movs	r2, #0
  402c88:	4b17      	ldr	r3, [pc, #92]	; (402ce8 <_dtoa_r+0x2e8>)
  402c8a:	f002 fb33 	bl	4052f4 <__aeabi_dmul>
  402c8e:	2200      	movs	r2, #0
  402c90:	2300      	movs	r3, #0
  402c92:	4606      	mov	r6, r0
  402c94:	460f      	mov	r7, r1
  402c96:	f002 fd95 	bl	4057c4 <__aeabi_dcmpeq>
  402c9a:	2800      	cmp	r0, #0
  402c9c:	f040 8083 	bne.w	402da6 <_dtoa_r+0x3a6>
  402ca0:	f8cd b008 	str.w	fp, [sp, #8]
  402ca4:	9405      	str	r4, [sp, #20]
  402ca6:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402caa:	9c06      	ldr	r4, [sp, #24]
  402cac:	e029      	b.n	402d02 <_dtoa_r+0x302>
  402cae:	bf00      	nop
  402cb0:	636f4361 	.word	0x636f4361
  402cb4:	3fd287a7 	.word	0x3fd287a7
  402cb8:	8b60c8b3 	.word	0x8b60c8b3
  402cbc:	3fc68a28 	.word	0x3fc68a28
  402cc0:	509f79fb 	.word	0x509f79fb
  402cc4:	3fd34413 	.word	0x3fd34413
  402cc8:	7ff00000 	.word	0x7ff00000
  402ccc:	00405e89 	.word	0x00405e89
  402cd0:	00405e98 	.word	0x00405e98
  402cd4:	fffffc0e 	.word	0xfffffc0e
  402cd8:	3ff80000 	.word	0x3ff80000
  402cdc:	00405ea8 	.word	0x00405ea8
  402ce0:	00405e8c 	.word	0x00405e8c
  402ce4:	00405e88 	.word	0x00405e88
  402ce8:	40240000 	.word	0x40240000
  402cec:	f002 fb02 	bl	4052f4 <__aeabi_dmul>
  402cf0:	2200      	movs	r2, #0
  402cf2:	2300      	movs	r3, #0
  402cf4:	4606      	mov	r6, r0
  402cf6:	460f      	mov	r7, r1
  402cf8:	f002 fd64 	bl	4057c4 <__aeabi_dcmpeq>
  402cfc:	2800      	cmp	r0, #0
  402cfe:	f040 83de 	bne.w	4034be <_dtoa_r+0xabe>
  402d02:	4642      	mov	r2, r8
  402d04:	464b      	mov	r3, r9
  402d06:	4630      	mov	r0, r6
  402d08:	4639      	mov	r1, r7
  402d0a:	f002 fc1d 	bl	405548 <__aeabi_ddiv>
  402d0e:	f002 fd8b 	bl	405828 <__aeabi_d2iz>
  402d12:	4682      	mov	sl, r0
  402d14:	f002 fa88 	bl	405228 <__aeabi_i2d>
  402d18:	4642      	mov	r2, r8
  402d1a:	464b      	mov	r3, r9
  402d1c:	f002 faea 	bl	4052f4 <__aeabi_dmul>
  402d20:	4602      	mov	r2, r0
  402d22:	460b      	mov	r3, r1
  402d24:	4630      	mov	r0, r6
  402d26:	4639      	mov	r1, r7
  402d28:	f002 f930 	bl	404f8c <__aeabi_dsub>
  402d2c:	f10a 0e30 	add.w	lr, sl, #48	; 0x30
  402d30:	f805 eb01 	strb.w	lr, [r5], #1
  402d34:	ebcb 0e05 	rsb	lr, fp, r5
  402d38:	4574      	cmp	r4, lr
  402d3a:	4606      	mov	r6, r0
  402d3c:	460f      	mov	r7, r1
  402d3e:	f04f 0200 	mov.w	r2, #0
  402d42:	4bb5      	ldr	r3, [pc, #724]	; (403018 <_dtoa_r+0x618>)
  402d44:	d1d2      	bne.n	402cec <_dtoa_r+0x2ec>
  402d46:	f8dd b008 	ldr.w	fp, [sp, #8]
  402d4a:	9c05      	ldr	r4, [sp, #20]
  402d4c:	4632      	mov	r2, r6
  402d4e:	463b      	mov	r3, r7
  402d50:	4630      	mov	r0, r6
  402d52:	4639      	mov	r1, r7
  402d54:	f002 f91c 	bl	404f90 <__adddf3>
  402d58:	4606      	mov	r6, r0
  402d5a:	460f      	mov	r7, r1
  402d5c:	4640      	mov	r0, r8
  402d5e:	4649      	mov	r1, r9
  402d60:	4632      	mov	r2, r6
  402d62:	463b      	mov	r3, r7
  402d64:	f002 fd38 	bl	4057d8 <__aeabi_dcmplt>
  402d68:	b948      	cbnz	r0, 402d7e <_dtoa_r+0x37e>
  402d6a:	4640      	mov	r0, r8
  402d6c:	4649      	mov	r1, r9
  402d6e:	4632      	mov	r2, r6
  402d70:	463b      	mov	r3, r7
  402d72:	f002 fd27 	bl	4057c4 <__aeabi_dcmpeq>
  402d76:	b1b0      	cbz	r0, 402da6 <_dtoa_r+0x3a6>
  402d78:	f01a 0f01 	tst.w	sl, #1
  402d7c:	d013      	beq.n	402da6 <_dtoa_r+0x3a6>
  402d7e:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  402d82:	9907      	ldr	r1, [sp, #28]
  402d84:	1e6b      	subs	r3, r5, #1
  402d86:	e004      	b.n	402d92 <_dtoa_r+0x392>
  402d88:	428b      	cmp	r3, r1
  402d8a:	f000 8440 	beq.w	40360e <_dtoa_r+0xc0e>
  402d8e:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  402d92:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  402d96:	f103 0501 	add.w	r5, r3, #1
  402d9a:	461a      	mov	r2, r3
  402d9c:	d0f4      	beq.n	402d88 <_dtoa_r+0x388>
  402d9e:	f108 0301 	add.w	r3, r8, #1
  402da2:	b2db      	uxtb	r3, r3
  402da4:	7013      	strb	r3, [r2, #0]
  402da6:	4620      	mov	r0, r4
  402da8:	4659      	mov	r1, fp
  402daa:	f001 fab7 	bl	40431c <_Bfree>
  402dae:	2200      	movs	r2, #0
  402db0:	9b04      	ldr	r3, [sp, #16]
  402db2:	702a      	strb	r2, [r5, #0]
  402db4:	9a22      	ldr	r2, [sp, #136]	; 0x88
  402db6:	3301      	adds	r3, #1
  402db8:	6013      	str	r3, [r2, #0]
  402dba:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402dbc:	2b00      	cmp	r3, #0
  402dbe:	f000 8345 	beq.w	40344c <_dtoa_r+0xa4c>
  402dc2:	9807      	ldr	r0, [sp, #28]
  402dc4:	601d      	str	r5, [r3, #0]
  402dc6:	b017      	add	sp, #92	; 0x5c
  402dc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402dcc:	9a09      	ldr	r2, [sp, #36]	; 0x24
  402dce:	2a00      	cmp	r2, #0
  402dd0:	f000 8084 	beq.w	402edc <_dtoa_r+0x4dc>
  402dd4:	9a20      	ldr	r2, [sp, #128]	; 0x80
  402dd6:	2a01      	cmp	r2, #1
  402dd8:	f340 8304 	ble.w	4033e4 <_dtoa_r+0x9e4>
  402ddc:	9b06      	ldr	r3, [sp, #24]
  402dde:	1e5f      	subs	r7, r3, #1
  402de0:	9b08      	ldr	r3, [sp, #32]
  402de2:	42bb      	cmp	r3, r7
  402de4:	f2c0 83a9 	blt.w	40353a <_dtoa_r+0xb3a>
  402de8:	1bdf      	subs	r7, r3, r7
  402dea:	9b06      	ldr	r3, [sp, #24]
  402dec:	2b00      	cmp	r3, #0
  402dee:	f2c0 849c 	blt.w	40372a <_dtoa_r+0xd2a>
  402df2:	9d05      	ldr	r5, [sp, #20]
  402df4:	9b06      	ldr	r3, [sp, #24]
  402df6:	9a05      	ldr	r2, [sp, #20]
  402df8:	4620      	mov	r0, r4
  402dfa:	441a      	add	r2, r3
  402dfc:	2101      	movs	r1, #1
  402dfe:	9205      	str	r2, [sp, #20]
  402e00:	449a      	add	sl, r3
  402e02:	f001 fb25 	bl	404450 <__i2b>
  402e06:	4606      	mov	r6, r0
  402e08:	b165      	cbz	r5, 402e24 <_dtoa_r+0x424>
  402e0a:	f1ba 0f00 	cmp.w	sl, #0
  402e0e:	dd09      	ble.n	402e24 <_dtoa_r+0x424>
  402e10:	45aa      	cmp	sl, r5
  402e12:	9a05      	ldr	r2, [sp, #20]
  402e14:	4653      	mov	r3, sl
  402e16:	bfa8      	it	ge
  402e18:	462b      	movge	r3, r5
  402e1a:	1ad2      	subs	r2, r2, r3
  402e1c:	9205      	str	r2, [sp, #20]
  402e1e:	1aed      	subs	r5, r5, r3
  402e20:	ebc3 0a0a 	rsb	sl, r3, sl
  402e24:	9b08      	ldr	r3, [sp, #32]
  402e26:	2b00      	cmp	r3, #0
  402e28:	dd1a      	ble.n	402e60 <_dtoa_r+0x460>
  402e2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402e2c:	2b00      	cmp	r3, #0
  402e2e:	f000 837d 	beq.w	40352c <_dtoa_r+0xb2c>
  402e32:	2f00      	cmp	r7, #0
  402e34:	dd10      	ble.n	402e58 <_dtoa_r+0x458>
  402e36:	4631      	mov	r1, r6
  402e38:	463a      	mov	r2, r7
  402e3a:	4620      	mov	r0, r4
  402e3c:	f001 fbac 	bl	404598 <__pow5mult>
  402e40:	4606      	mov	r6, r0
  402e42:	465a      	mov	r2, fp
  402e44:	4631      	mov	r1, r6
  402e46:	4620      	mov	r0, r4
  402e48:	f001 fb0c 	bl	404464 <__multiply>
  402e4c:	4659      	mov	r1, fp
  402e4e:	4680      	mov	r8, r0
  402e50:	4620      	mov	r0, r4
  402e52:	f001 fa63 	bl	40431c <_Bfree>
  402e56:	46c3      	mov	fp, r8
  402e58:	9b08      	ldr	r3, [sp, #32]
  402e5a:	1bda      	subs	r2, r3, r7
  402e5c:	f040 82a2 	bne.w	4033a4 <_dtoa_r+0x9a4>
  402e60:	4620      	mov	r0, r4
  402e62:	2101      	movs	r1, #1
  402e64:	f001 faf4 	bl	404450 <__i2b>
  402e68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402e6a:	2b00      	cmp	r3, #0
  402e6c:	4680      	mov	r8, r0
  402e6e:	dd39      	ble.n	402ee4 <_dtoa_r+0x4e4>
  402e70:	4601      	mov	r1, r0
  402e72:	461a      	mov	r2, r3
  402e74:	4620      	mov	r0, r4
  402e76:	f001 fb8f 	bl	404598 <__pow5mult>
  402e7a:	9b20      	ldr	r3, [sp, #128]	; 0x80
  402e7c:	2b01      	cmp	r3, #1
  402e7e:	4680      	mov	r8, r0
  402e80:	f340 8296 	ble.w	4033b0 <_dtoa_r+0x9b0>
  402e84:	f04f 0900 	mov.w	r9, #0
  402e88:	f8d8 3010 	ldr.w	r3, [r8, #16]
  402e8c:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  402e90:	6918      	ldr	r0, [r3, #16]
  402e92:	f001 fa8f 	bl	4043b4 <__hi0bits>
  402e96:	f1c0 0020 	rsb	r0, r0, #32
  402e9a:	e02d      	b.n	402ef8 <_dtoa_r+0x4f8>
  402e9c:	2301      	movs	r3, #1
  402e9e:	930b      	str	r3, [sp, #44]	; 0x2c
  402ea0:	e66f      	b.n	402b82 <_dtoa_r+0x182>
  402ea2:	9804      	ldr	r0, [sp, #16]
  402ea4:	f002 f9c0 	bl	405228 <__aeabi_i2d>
  402ea8:	4632      	mov	r2, r6
  402eaa:	463b      	mov	r3, r7
  402eac:	f002 fc8a 	bl	4057c4 <__aeabi_dcmpeq>
  402eb0:	2800      	cmp	r0, #0
  402eb2:	f47f ae50 	bne.w	402b56 <_dtoa_r+0x156>
  402eb6:	9b04      	ldr	r3, [sp, #16]
  402eb8:	3b01      	subs	r3, #1
  402eba:	9304      	str	r3, [sp, #16]
  402ebc:	e64b      	b.n	402b56 <_dtoa_r+0x156>
  402ebe:	9a05      	ldr	r2, [sp, #20]
  402ec0:	9b04      	ldr	r3, [sp, #16]
  402ec2:	1ad2      	subs	r2, r2, r3
  402ec4:	425b      	negs	r3, r3
  402ec6:	9308      	str	r3, [sp, #32]
  402ec8:	2300      	movs	r3, #0
  402eca:	9205      	str	r2, [sp, #20]
  402ecc:	930a      	str	r3, [sp, #40]	; 0x28
  402ece:	e668      	b.n	402ba2 <_dtoa_r+0x1a2>
  402ed0:	f1ca 0300 	rsb	r3, sl, #0
  402ed4:	9305      	str	r3, [sp, #20]
  402ed6:	f04f 0a00 	mov.w	sl, #0
  402eda:	e65a      	b.n	402b92 <_dtoa_r+0x192>
  402edc:	9f08      	ldr	r7, [sp, #32]
  402ede:	9d05      	ldr	r5, [sp, #20]
  402ee0:	9e09      	ldr	r6, [sp, #36]	; 0x24
  402ee2:	e791      	b.n	402e08 <_dtoa_r+0x408>
  402ee4:	9b20      	ldr	r3, [sp, #128]	; 0x80
  402ee6:	2b01      	cmp	r3, #1
  402ee8:	f340 82b3 	ble.w	403452 <_dtoa_r+0xa52>
  402eec:	f04f 0900 	mov.w	r9, #0
  402ef0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402ef2:	2b00      	cmp	r3, #0
  402ef4:	d1c8      	bne.n	402e88 <_dtoa_r+0x488>
  402ef6:	2001      	movs	r0, #1
  402ef8:	4450      	add	r0, sl
  402efa:	f010 001f 	ands.w	r0, r0, #31
  402efe:	f000 8081 	beq.w	403004 <_dtoa_r+0x604>
  402f02:	f1c0 0320 	rsb	r3, r0, #32
  402f06:	2b04      	cmp	r3, #4
  402f08:	f340 84b8 	ble.w	40387c <_dtoa_r+0xe7c>
  402f0c:	f1c0 001c 	rsb	r0, r0, #28
  402f10:	9b05      	ldr	r3, [sp, #20]
  402f12:	4403      	add	r3, r0
  402f14:	9305      	str	r3, [sp, #20]
  402f16:	4405      	add	r5, r0
  402f18:	4482      	add	sl, r0
  402f1a:	9b05      	ldr	r3, [sp, #20]
  402f1c:	2b00      	cmp	r3, #0
  402f1e:	dd05      	ble.n	402f2c <_dtoa_r+0x52c>
  402f20:	4659      	mov	r1, fp
  402f22:	461a      	mov	r2, r3
  402f24:	4620      	mov	r0, r4
  402f26:	f001 fb87 	bl	404638 <__lshift>
  402f2a:	4683      	mov	fp, r0
  402f2c:	f1ba 0f00 	cmp.w	sl, #0
  402f30:	dd05      	ble.n	402f3e <_dtoa_r+0x53e>
  402f32:	4641      	mov	r1, r8
  402f34:	4652      	mov	r2, sl
  402f36:	4620      	mov	r0, r4
  402f38:	f001 fb7e 	bl	404638 <__lshift>
  402f3c:	4680      	mov	r8, r0
  402f3e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402f40:	2b00      	cmp	r3, #0
  402f42:	f040 8268 	bne.w	403416 <_dtoa_r+0xa16>
  402f46:	9b06      	ldr	r3, [sp, #24]
  402f48:	2b00      	cmp	r3, #0
  402f4a:	f340 8295 	ble.w	403478 <_dtoa_r+0xa78>
  402f4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402f50:	2b00      	cmp	r3, #0
  402f52:	d171      	bne.n	403038 <_dtoa_r+0x638>
  402f54:	f8dd 901c 	ldr.w	r9, [sp, #28]
  402f58:	9f06      	ldr	r7, [sp, #24]
  402f5a:	464d      	mov	r5, r9
  402f5c:	e002      	b.n	402f64 <_dtoa_r+0x564>
  402f5e:	f001 f9e7 	bl	404330 <__multadd>
  402f62:	4683      	mov	fp, r0
  402f64:	4641      	mov	r1, r8
  402f66:	4658      	mov	r0, fp
  402f68:	f7ff fcb2 	bl	4028d0 <quorem>
  402f6c:	f100 0c30 	add.w	ip, r0, #48	; 0x30
  402f70:	f805 cb01 	strb.w	ip, [r5], #1
  402f74:	ebc9 0305 	rsb	r3, r9, r5
  402f78:	42bb      	cmp	r3, r7
  402f7a:	4620      	mov	r0, r4
  402f7c:	4659      	mov	r1, fp
  402f7e:	f04f 020a 	mov.w	r2, #10
  402f82:	f04f 0300 	mov.w	r3, #0
  402f86:	dbea      	blt.n	402f5e <_dtoa_r+0x55e>
  402f88:	9b07      	ldr	r3, [sp, #28]
  402f8a:	9a06      	ldr	r2, [sp, #24]
  402f8c:	2a01      	cmp	r2, #1
  402f8e:	bfac      	ite	ge
  402f90:	189b      	addge	r3, r3, r2
  402f92:	3301      	addlt	r3, #1
  402f94:	461d      	mov	r5, r3
  402f96:	f04f 0a00 	mov.w	sl, #0
  402f9a:	4659      	mov	r1, fp
  402f9c:	2201      	movs	r2, #1
  402f9e:	4620      	mov	r0, r4
  402fa0:	f8cd c008 	str.w	ip, [sp, #8]
  402fa4:	f001 fb48 	bl	404638 <__lshift>
  402fa8:	4641      	mov	r1, r8
  402faa:	4683      	mov	fp, r0
  402fac:	f001 fb9a 	bl	4046e4 <__mcmp>
  402fb0:	2800      	cmp	r0, #0
  402fb2:	f8dd c008 	ldr.w	ip, [sp, #8]
  402fb6:	f340 82f6 	ble.w	4035a6 <_dtoa_r+0xba6>
  402fba:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  402fbe:	9907      	ldr	r1, [sp, #28]
  402fc0:	1e6b      	subs	r3, r5, #1
  402fc2:	e004      	b.n	402fce <_dtoa_r+0x5ce>
  402fc4:	428b      	cmp	r3, r1
  402fc6:	f000 8273 	beq.w	4034b0 <_dtoa_r+0xab0>
  402fca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  402fce:	2a39      	cmp	r2, #57	; 0x39
  402fd0:	f103 0501 	add.w	r5, r3, #1
  402fd4:	d0f6      	beq.n	402fc4 <_dtoa_r+0x5c4>
  402fd6:	3201      	adds	r2, #1
  402fd8:	701a      	strb	r2, [r3, #0]
  402fda:	4641      	mov	r1, r8
  402fdc:	4620      	mov	r0, r4
  402fde:	f001 f99d 	bl	40431c <_Bfree>
  402fe2:	2e00      	cmp	r6, #0
  402fe4:	f43f aedf 	beq.w	402da6 <_dtoa_r+0x3a6>
  402fe8:	f1ba 0f00 	cmp.w	sl, #0
  402fec:	d005      	beq.n	402ffa <_dtoa_r+0x5fa>
  402fee:	45b2      	cmp	sl, r6
  402ff0:	d003      	beq.n	402ffa <_dtoa_r+0x5fa>
  402ff2:	4651      	mov	r1, sl
  402ff4:	4620      	mov	r0, r4
  402ff6:	f001 f991 	bl	40431c <_Bfree>
  402ffa:	4631      	mov	r1, r6
  402ffc:	4620      	mov	r0, r4
  402ffe:	f001 f98d 	bl	40431c <_Bfree>
  403002:	e6d0      	b.n	402da6 <_dtoa_r+0x3a6>
  403004:	201c      	movs	r0, #28
  403006:	e783      	b.n	402f10 <_dtoa_r+0x510>
  403008:	4b04      	ldr	r3, [pc, #16]	; (40301c <_dtoa_r+0x61c>)
  40300a:	9a02      	ldr	r2, [sp, #8]
  40300c:	1b5b      	subs	r3, r3, r5
  40300e:	fa02 f003 	lsl.w	r0, r2, r3
  403012:	e56d      	b.n	402af0 <_dtoa_r+0xf0>
  403014:	900b      	str	r0, [sp, #44]	; 0x2c
  403016:	e5b4      	b.n	402b82 <_dtoa_r+0x182>
  403018:	40240000 	.word	0x40240000
  40301c:	fffffbee 	.word	0xfffffbee
  403020:	4631      	mov	r1, r6
  403022:	2300      	movs	r3, #0
  403024:	4620      	mov	r0, r4
  403026:	220a      	movs	r2, #10
  403028:	f001 f982 	bl	404330 <__multadd>
  40302c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40302e:	2b00      	cmp	r3, #0
  403030:	4606      	mov	r6, r0
  403032:	f340 840c 	ble.w	40384e <_dtoa_r+0xe4e>
  403036:	9306      	str	r3, [sp, #24]
  403038:	2d00      	cmp	r5, #0
  40303a:	dd05      	ble.n	403048 <_dtoa_r+0x648>
  40303c:	4631      	mov	r1, r6
  40303e:	462a      	mov	r2, r5
  403040:	4620      	mov	r0, r4
  403042:	f001 faf9 	bl	404638 <__lshift>
  403046:	4606      	mov	r6, r0
  403048:	f1b9 0f00 	cmp.w	r9, #0
  40304c:	f040 82e9 	bne.w	403622 <_dtoa_r+0xc22>
  403050:	46b1      	mov	r9, r6
  403052:	9b06      	ldr	r3, [sp, #24]
  403054:	9a07      	ldr	r2, [sp, #28]
  403056:	3b01      	subs	r3, #1
  403058:	18d3      	adds	r3, r2, r3
  40305a:	9308      	str	r3, [sp, #32]
  40305c:	9b02      	ldr	r3, [sp, #8]
  40305e:	f003 0301 	and.w	r3, r3, #1
  403062:	9309      	str	r3, [sp, #36]	; 0x24
  403064:	4617      	mov	r7, r2
  403066:	4641      	mov	r1, r8
  403068:	4658      	mov	r0, fp
  40306a:	f7ff fc31 	bl	4028d0 <quorem>
  40306e:	4631      	mov	r1, r6
  403070:	4605      	mov	r5, r0
  403072:	4658      	mov	r0, fp
  403074:	f001 fb36 	bl	4046e4 <__mcmp>
  403078:	464a      	mov	r2, r9
  40307a:	4682      	mov	sl, r0
  40307c:	4641      	mov	r1, r8
  40307e:	4620      	mov	r0, r4
  403080:	f001 fb54 	bl	40472c <__mdiff>
  403084:	68c2      	ldr	r2, [r0, #12]
  403086:	4603      	mov	r3, r0
  403088:	f105 0c30 	add.w	ip, r5, #48	; 0x30
  40308c:	2a00      	cmp	r2, #0
  40308e:	f040 81b8 	bne.w	403402 <_dtoa_r+0xa02>
  403092:	4619      	mov	r1, r3
  403094:	4658      	mov	r0, fp
  403096:	f8cd c018 	str.w	ip, [sp, #24]
  40309a:	9305      	str	r3, [sp, #20]
  40309c:	f001 fb22 	bl	4046e4 <__mcmp>
  4030a0:	9b05      	ldr	r3, [sp, #20]
  4030a2:	9002      	str	r0, [sp, #8]
  4030a4:	4619      	mov	r1, r3
  4030a6:	4620      	mov	r0, r4
  4030a8:	f001 f938 	bl	40431c <_Bfree>
  4030ac:	9a02      	ldr	r2, [sp, #8]
  4030ae:	f8dd c018 	ldr.w	ip, [sp, #24]
  4030b2:	b92a      	cbnz	r2, 4030c0 <_dtoa_r+0x6c0>
  4030b4:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4030b6:	b91b      	cbnz	r3, 4030c0 <_dtoa_r+0x6c0>
  4030b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4030ba:	2b00      	cmp	r3, #0
  4030bc:	f000 83a7 	beq.w	40380e <_dtoa_r+0xe0e>
  4030c0:	f1ba 0f00 	cmp.w	sl, #0
  4030c4:	f2c0 8251 	blt.w	40356a <_dtoa_r+0xb6a>
  4030c8:	d105      	bne.n	4030d6 <_dtoa_r+0x6d6>
  4030ca:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4030cc:	b91b      	cbnz	r3, 4030d6 <_dtoa_r+0x6d6>
  4030ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4030d0:	2b00      	cmp	r3, #0
  4030d2:	f000 824a 	beq.w	40356a <_dtoa_r+0xb6a>
  4030d6:	2a00      	cmp	r2, #0
  4030d8:	f300 82b7 	bgt.w	40364a <_dtoa_r+0xc4a>
  4030dc:	9b08      	ldr	r3, [sp, #32]
  4030de:	f887 c000 	strb.w	ip, [r7]
  4030e2:	f107 0a01 	add.w	sl, r7, #1
  4030e6:	429f      	cmp	r7, r3
  4030e8:	4655      	mov	r5, sl
  4030ea:	f000 82ba 	beq.w	403662 <_dtoa_r+0xc62>
  4030ee:	4659      	mov	r1, fp
  4030f0:	220a      	movs	r2, #10
  4030f2:	2300      	movs	r3, #0
  4030f4:	4620      	mov	r0, r4
  4030f6:	f001 f91b 	bl	404330 <__multadd>
  4030fa:	454e      	cmp	r6, r9
  4030fc:	4683      	mov	fp, r0
  4030fe:	4631      	mov	r1, r6
  403100:	4620      	mov	r0, r4
  403102:	f04f 020a 	mov.w	r2, #10
  403106:	f04f 0300 	mov.w	r3, #0
  40310a:	f000 8174 	beq.w	4033f6 <_dtoa_r+0x9f6>
  40310e:	f001 f90f 	bl	404330 <__multadd>
  403112:	4649      	mov	r1, r9
  403114:	4606      	mov	r6, r0
  403116:	220a      	movs	r2, #10
  403118:	4620      	mov	r0, r4
  40311a:	2300      	movs	r3, #0
  40311c:	f001 f908 	bl	404330 <__multadd>
  403120:	4657      	mov	r7, sl
  403122:	4681      	mov	r9, r0
  403124:	e79f      	b.n	403066 <_dtoa_r+0x666>
  403126:	2301      	movs	r3, #1
  403128:	9309      	str	r3, [sp, #36]	; 0x24
  40312a:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40312c:	2b00      	cmp	r3, #0
  40312e:	f340 8213 	ble.w	403558 <_dtoa_r+0xb58>
  403132:	461f      	mov	r7, r3
  403134:	461e      	mov	r6, r3
  403136:	930c      	str	r3, [sp, #48]	; 0x30
  403138:	9306      	str	r3, [sp, #24]
  40313a:	2100      	movs	r1, #0
  40313c:	2f17      	cmp	r7, #23
  40313e:	6461      	str	r1, [r4, #68]	; 0x44
  403140:	d90a      	bls.n	403158 <_dtoa_r+0x758>
  403142:	2201      	movs	r2, #1
  403144:	2304      	movs	r3, #4
  403146:	005b      	lsls	r3, r3, #1
  403148:	f103 0014 	add.w	r0, r3, #20
  40314c:	4287      	cmp	r7, r0
  40314e:	4611      	mov	r1, r2
  403150:	f102 0201 	add.w	r2, r2, #1
  403154:	d2f7      	bcs.n	403146 <_dtoa_r+0x746>
  403156:	6461      	str	r1, [r4, #68]	; 0x44
  403158:	4620      	mov	r0, r4
  40315a:	f001 f8b9 	bl	4042d0 <_Balloc>
  40315e:	2e0e      	cmp	r6, #14
  403160:	9007      	str	r0, [sp, #28]
  403162:	6420      	str	r0, [r4, #64]	; 0x40
  403164:	f63f ad5c 	bhi.w	402c20 <_dtoa_r+0x220>
  403168:	2d00      	cmp	r5, #0
  40316a:	f43f ad59 	beq.w	402c20 <_dtoa_r+0x220>
  40316e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403172:	9904      	ldr	r1, [sp, #16]
  403174:	2900      	cmp	r1, #0
  403176:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  40317a:	f340 8221 	ble.w	4035c0 <_dtoa_r+0xbc0>
  40317e:	4bb7      	ldr	r3, [pc, #732]	; (40345c <_dtoa_r+0xa5c>)
  403180:	f001 020f 	and.w	r2, r1, #15
  403184:	110d      	asrs	r5, r1, #4
  403186:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40318a:	06e9      	lsls	r1, r5, #27
  40318c:	e9d3 6700 	ldrd	r6, r7, [r3]
  403190:	f140 81db 	bpl.w	40354a <_dtoa_r+0xb4a>
  403194:	4bb2      	ldr	r3, [pc, #712]	; (403460 <_dtoa_r+0xa60>)
  403196:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  40319a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  40319e:	f002 f9d3 	bl	405548 <__aeabi_ddiv>
  4031a2:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4031a6:	f005 050f 	and.w	r5, r5, #15
  4031aa:	f04f 0803 	mov.w	r8, #3
  4031ae:	b18d      	cbz	r5, 4031d4 <_dtoa_r+0x7d4>
  4031b0:	f8df 92ac 	ldr.w	r9, [pc, #684]	; 403460 <_dtoa_r+0xa60>
  4031b4:	4630      	mov	r0, r6
  4031b6:	4639      	mov	r1, r7
  4031b8:	07ea      	lsls	r2, r5, #31
  4031ba:	d505      	bpl.n	4031c8 <_dtoa_r+0x7c8>
  4031bc:	e9d9 2300 	ldrd	r2, r3, [r9]
  4031c0:	f108 0801 	add.w	r8, r8, #1
  4031c4:	f002 f896 	bl	4052f4 <__aeabi_dmul>
  4031c8:	106d      	asrs	r5, r5, #1
  4031ca:	f109 0908 	add.w	r9, r9, #8
  4031ce:	d1f3      	bne.n	4031b8 <_dtoa_r+0x7b8>
  4031d0:	4606      	mov	r6, r0
  4031d2:	460f      	mov	r7, r1
  4031d4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4031d8:	4632      	mov	r2, r6
  4031da:	463b      	mov	r3, r7
  4031dc:	f002 f9b4 	bl	405548 <__aeabi_ddiv>
  4031e0:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4031e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4031e6:	b143      	cbz	r3, 4031fa <_dtoa_r+0x7fa>
  4031e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4031ec:	2200      	movs	r2, #0
  4031ee:	4b9d      	ldr	r3, [pc, #628]	; (403464 <_dtoa_r+0xa64>)
  4031f0:	f002 faf2 	bl	4057d8 <__aeabi_dcmplt>
  4031f4:	2800      	cmp	r0, #0
  4031f6:	f040 82ac 	bne.w	403752 <_dtoa_r+0xd52>
  4031fa:	4640      	mov	r0, r8
  4031fc:	f002 f814 	bl	405228 <__aeabi_i2d>
  403200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403204:	f002 f876 	bl	4052f4 <__aeabi_dmul>
  403208:	4b97      	ldr	r3, [pc, #604]	; (403468 <_dtoa_r+0xa68>)
  40320a:	2200      	movs	r2, #0
  40320c:	f001 fec0 	bl	404f90 <__adddf3>
  403210:	9b06      	ldr	r3, [sp, #24]
  403212:	4606      	mov	r6, r0
  403214:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  403218:	2b00      	cmp	r3, #0
  40321a:	f000 8162 	beq.w	4034e2 <_dtoa_r+0xae2>
  40321e:	9b04      	ldr	r3, [sp, #16]
  403220:	f8dd 9018 	ldr.w	r9, [sp, #24]
  403224:	9312      	str	r3, [sp, #72]	; 0x48
  403226:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403228:	2b00      	cmp	r3, #0
  40322a:	f000 8221 	beq.w	403670 <_dtoa_r+0xc70>
  40322e:	4b8b      	ldr	r3, [pc, #556]	; (40345c <_dtoa_r+0xa5c>)
  403230:	498e      	ldr	r1, [pc, #568]	; (40346c <_dtoa_r+0xa6c>)
  403232:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
  403236:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  40323a:	2000      	movs	r0, #0
  40323c:	f002 f984 	bl	405548 <__aeabi_ddiv>
  403240:	4632      	mov	r2, r6
  403242:	463b      	mov	r3, r7
  403244:	f001 fea2 	bl	404f8c <__aeabi_dsub>
  403248:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  40324c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  403250:	4639      	mov	r1, r7
  403252:	4630      	mov	r0, r6
  403254:	f002 fae8 	bl	405828 <__aeabi_d2iz>
  403258:	4605      	mov	r5, r0
  40325a:	f001 ffe5 	bl	405228 <__aeabi_i2d>
  40325e:	3530      	adds	r5, #48	; 0x30
  403260:	4602      	mov	r2, r0
  403262:	460b      	mov	r3, r1
  403264:	4630      	mov	r0, r6
  403266:	4639      	mov	r1, r7
  403268:	f001 fe90 	bl	404f8c <__aeabi_dsub>
  40326c:	fa5f f885 	uxtb.w	r8, r5
  403270:	9d07      	ldr	r5, [sp, #28]
  403272:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  403276:	f885 8000 	strb.w	r8, [r5]
  40327a:	4606      	mov	r6, r0
  40327c:	460f      	mov	r7, r1
  40327e:	3501      	adds	r5, #1
  403280:	f002 faaa 	bl	4057d8 <__aeabi_dcmplt>
  403284:	2800      	cmp	r0, #0
  403286:	f040 82b2 	bne.w	4037ee <_dtoa_r+0xdee>
  40328a:	4632      	mov	r2, r6
  40328c:	463b      	mov	r3, r7
  40328e:	2000      	movs	r0, #0
  403290:	4974      	ldr	r1, [pc, #464]	; (403464 <_dtoa_r+0xa64>)
  403292:	f001 fe7b 	bl	404f8c <__aeabi_dsub>
  403296:	4602      	mov	r2, r0
  403298:	460b      	mov	r3, r1
  40329a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40329e:	f002 fab9 	bl	405814 <__aeabi_dcmpgt>
  4032a2:	2800      	cmp	r0, #0
  4032a4:	f040 82ac 	bne.w	403800 <_dtoa_r+0xe00>
  4032a8:	f1b9 0f01 	cmp.w	r9, #1
  4032ac:	f340 8138 	ble.w	403520 <_dtoa_r+0xb20>
  4032b0:	9b07      	ldr	r3, [sp, #28]
  4032b2:	f8cd a04c 	str.w	sl, [sp, #76]	; 0x4c
  4032b6:	f8cd b008 	str.w	fp, [sp, #8]
  4032ba:	4499      	add	r9, r3
  4032bc:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  4032c0:	46a0      	mov	r8, r4
  4032c2:	e00d      	b.n	4032e0 <_dtoa_r+0x8e0>
  4032c4:	2000      	movs	r0, #0
  4032c6:	4967      	ldr	r1, [pc, #412]	; (403464 <_dtoa_r+0xa64>)
  4032c8:	f001 fe60 	bl	404f8c <__aeabi_dsub>
  4032cc:	4652      	mov	r2, sl
  4032ce:	465b      	mov	r3, fp
  4032d0:	f002 fa82 	bl	4057d8 <__aeabi_dcmplt>
  4032d4:	2800      	cmp	r0, #0
  4032d6:	f040 828e 	bne.w	4037f6 <_dtoa_r+0xdf6>
  4032da:	454d      	cmp	r5, r9
  4032dc:	f000 811b 	beq.w	403516 <_dtoa_r+0xb16>
  4032e0:	4650      	mov	r0, sl
  4032e2:	4659      	mov	r1, fp
  4032e4:	2200      	movs	r2, #0
  4032e6:	4b62      	ldr	r3, [pc, #392]	; (403470 <_dtoa_r+0xa70>)
  4032e8:	f002 f804 	bl	4052f4 <__aeabi_dmul>
  4032ec:	2200      	movs	r2, #0
  4032ee:	4b60      	ldr	r3, [pc, #384]	; (403470 <_dtoa_r+0xa70>)
  4032f0:	4682      	mov	sl, r0
  4032f2:	468b      	mov	fp, r1
  4032f4:	4630      	mov	r0, r6
  4032f6:	4639      	mov	r1, r7
  4032f8:	f001 fffc 	bl	4052f4 <__aeabi_dmul>
  4032fc:	460f      	mov	r7, r1
  4032fe:	4606      	mov	r6, r0
  403300:	f002 fa92 	bl	405828 <__aeabi_d2iz>
  403304:	4604      	mov	r4, r0
  403306:	f001 ff8f 	bl	405228 <__aeabi_i2d>
  40330a:	4602      	mov	r2, r0
  40330c:	460b      	mov	r3, r1
  40330e:	4630      	mov	r0, r6
  403310:	4639      	mov	r1, r7
  403312:	f001 fe3b 	bl	404f8c <__aeabi_dsub>
  403316:	3430      	adds	r4, #48	; 0x30
  403318:	b2e4      	uxtb	r4, r4
  40331a:	4652      	mov	r2, sl
  40331c:	465b      	mov	r3, fp
  40331e:	f805 4b01 	strb.w	r4, [r5], #1
  403322:	4606      	mov	r6, r0
  403324:	460f      	mov	r7, r1
  403326:	f002 fa57 	bl	4057d8 <__aeabi_dcmplt>
  40332a:	4632      	mov	r2, r6
  40332c:	463b      	mov	r3, r7
  40332e:	2800      	cmp	r0, #0
  403330:	d0c8      	beq.n	4032c4 <_dtoa_r+0x8c4>
  403332:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403334:	f8dd b008 	ldr.w	fp, [sp, #8]
  403338:	9304      	str	r3, [sp, #16]
  40333a:	4644      	mov	r4, r8
  40333c:	e533      	b.n	402da6 <_dtoa_r+0x3a6>
  40333e:	2300      	movs	r3, #0
  403340:	9309      	str	r3, [sp, #36]	; 0x24
  403342:	9b21      	ldr	r3, [sp, #132]	; 0x84
  403344:	9a04      	ldr	r2, [sp, #16]
  403346:	4413      	add	r3, r2
  403348:	930c      	str	r3, [sp, #48]	; 0x30
  40334a:	3301      	adds	r3, #1
  40334c:	2b00      	cmp	r3, #0
  40334e:	9306      	str	r3, [sp, #24]
  403350:	f340 8109 	ble.w	403566 <_dtoa_r+0xb66>
  403354:	9e06      	ldr	r6, [sp, #24]
  403356:	4637      	mov	r7, r6
  403358:	e6ef      	b.n	40313a <_dtoa_r+0x73a>
  40335a:	2300      	movs	r3, #0
  40335c:	9309      	str	r3, [sp, #36]	; 0x24
  40335e:	e6e4      	b.n	40312a <_dtoa_r+0x72a>
  403360:	9b06      	ldr	r3, [sp, #24]
  403362:	2b00      	cmp	r3, #0
  403364:	f73f ac6d 	bgt.w	402c42 <_dtoa_r+0x242>
  403368:	f040 8262 	bne.w	403830 <_dtoa_r+0xe30>
  40336c:	4640      	mov	r0, r8
  40336e:	2200      	movs	r2, #0
  403370:	4b40      	ldr	r3, [pc, #256]	; (403474 <_dtoa_r+0xa74>)
  403372:	4649      	mov	r1, r9
  403374:	f001 ffbe 	bl	4052f4 <__aeabi_dmul>
  403378:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40337c:	f002 fa40 	bl	405800 <__aeabi_dcmpge>
  403380:	f8dd 8018 	ldr.w	r8, [sp, #24]
  403384:	4646      	mov	r6, r8
  403386:	2800      	cmp	r0, #0
  403388:	f000 808a 	beq.w	4034a0 <_dtoa_r+0xaa0>
  40338c:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40338e:	9d07      	ldr	r5, [sp, #28]
  403390:	43db      	mvns	r3, r3
  403392:	9304      	str	r3, [sp, #16]
  403394:	4641      	mov	r1, r8
  403396:	4620      	mov	r0, r4
  403398:	f000 ffc0 	bl	40431c <_Bfree>
  40339c:	2e00      	cmp	r6, #0
  40339e:	f47f ae2c 	bne.w	402ffa <_dtoa_r+0x5fa>
  4033a2:	e500      	b.n	402da6 <_dtoa_r+0x3a6>
  4033a4:	4659      	mov	r1, fp
  4033a6:	4620      	mov	r0, r4
  4033a8:	f001 f8f6 	bl	404598 <__pow5mult>
  4033ac:	4683      	mov	fp, r0
  4033ae:	e557      	b.n	402e60 <_dtoa_r+0x460>
  4033b0:	9b02      	ldr	r3, [sp, #8]
  4033b2:	2b00      	cmp	r3, #0
  4033b4:	f47f ad66 	bne.w	402e84 <_dtoa_r+0x484>
  4033b8:	9b03      	ldr	r3, [sp, #12]
  4033ba:	f3c3 0313 	ubfx	r3, r3, #0, #20
  4033be:	2b00      	cmp	r3, #0
  4033c0:	f47f ad94 	bne.w	402eec <_dtoa_r+0x4ec>
  4033c4:	9b03      	ldr	r3, [sp, #12]
  4033c6:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
  4033ca:	0d3f      	lsrs	r7, r7, #20
  4033cc:	053f      	lsls	r7, r7, #20
  4033ce:	2f00      	cmp	r7, #0
  4033d0:	f000 821a 	beq.w	403808 <_dtoa_r+0xe08>
  4033d4:	9b05      	ldr	r3, [sp, #20]
  4033d6:	3301      	adds	r3, #1
  4033d8:	9305      	str	r3, [sp, #20]
  4033da:	f10a 0a01 	add.w	sl, sl, #1
  4033de:	f04f 0901 	mov.w	r9, #1
  4033e2:	e585      	b.n	402ef0 <_dtoa_r+0x4f0>
  4033e4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4033e6:	2a00      	cmp	r2, #0
  4033e8:	f000 81a5 	beq.w	403736 <_dtoa_r+0xd36>
  4033ec:	f203 4333 	addw	r3, r3, #1075	; 0x433
  4033f0:	9f08      	ldr	r7, [sp, #32]
  4033f2:	9d05      	ldr	r5, [sp, #20]
  4033f4:	e4ff      	b.n	402df6 <_dtoa_r+0x3f6>
  4033f6:	f000 ff9b 	bl	404330 <__multadd>
  4033fa:	4657      	mov	r7, sl
  4033fc:	4606      	mov	r6, r0
  4033fe:	4681      	mov	r9, r0
  403400:	e631      	b.n	403066 <_dtoa_r+0x666>
  403402:	4601      	mov	r1, r0
  403404:	4620      	mov	r0, r4
  403406:	f8cd c008 	str.w	ip, [sp, #8]
  40340a:	f000 ff87 	bl	40431c <_Bfree>
  40340e:	2201      	movs	r2, #1
  403410:	f8dd c008 	ldr.w	ip, [sp, #8]
  403414:	e654      	b.n	4030c0 <_dtoa_r+0x6c0>
  403416:	4658      	mov	r0, fp
  403418:	4641      	mov	r1, r8
  40341a:	f001 f963 	bl	4046e4 <__mcmp>
  40341e:	2800      	cmp	r0, #0
  403420:	f6bf ad91 	bge.w	402f46 <_dtoa_r+0x546>
  403424:	9f04      	ldr	r7, [sp, #16]
  403426:	4659      	mov	r1, fp
  403428:	2300      	movs	r3, #0
  40342a:	4620      	mov	r0, r4
  40342c:	220a      	movs	r2, #10
  40342e:	3f01      	subs	r7, #1
  403430:	9704      	str	r7, [sp, #16]
  403432:	f000 ff7d 	bl	404330 <__multadd>
  403436:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403438:	4683      	mov	fp, r0
  40343a:	2b00      	cmp	r3, #0
  40343c:	f47f adf0 	bne.w	403020 <_dtoa_r+0x620>
  403440:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403442:	2b00      	cmp	r3, #0
  403444:	f340 81f8 	ble.w	403838 <_dtoa_r+0xe38>
  403448:	9306      	str	r3, [sp, #24]
  40344a:	e583      	b.n	402f54 <_dtoa_r+0x554>
  40344c:	9807      	ldr	r0, [sp, #28]
  40344e:	f7ff bb0b 	b.w	402a68 <_dtoa_r+0x68>
  403452:	9b02      	ldr	r3, [sp, #8]
  403454:	2b00      	cmp	r3, #0
  403456:	f47f ad49 	bne.w	402eec <_dtoa_r+0x4ec>
  40345a:	e7ad      	b.n	4033b8 <_dtoa_r+0x9b8>
  40345c:	00405ea8 	.word	0x00405ea8
  403460:	00405f80 	.word	0x00405f80
  403464:	3ff00000 	.word	0x3ff00000
  403468:	401c0000 	.word	0x401c0000
  40346c:	3fe00000 	.word	0x3fe00000
  403470:	40240000 	.word	0x40240000
  403474:	40140000 	.word	0x40140000
  403478:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40347a:	2b02      	cmp	r3, #2
  40347c:	f77f ad67 	ble.w	402f4e <_dtoa_r+0x54e>
  403480:	9b06      	ldr	r3, [sp, #24]
  403482:	2b00      	cmp	r3, #0
  403484:	d182      	bne.n	40338c <_dtoa_r+0x98c>
  403486:	4641      	mov	r1, r8
  403488:	2205      	movs	r2, #5
  40348a:	4620      	mov	r0, r4
  40348c:	f000 ff50 	bl	404330 <__multadd>
  403490:	4680      	mov	r8, r0
  403492:	4641      	mov	r1, r8
  403494:	4658      	mov	r0, fp
  403496:	f001 f925 	bl	4046e4 <__mcmp>
  40349a:	2800      	cmp	r0, #0
  40349c:	f77f af76 	ble.w	40338c <_dtoa_r+0x98c>
  4034a0:	9a04      	ldr	r2, [sp, #16]
  4034a2:	9907      	ldr	r1, [sp, #28]
  4034a4:	2331      	movs	r3, #49	; 0x31
  4034a6:	3201      	adds	r2, #1
  4034a8:	9204      	str	r2, [sp, #16]
  4034aa:	700b      	strb	r3, [r1, #0]
  4034ac:	1c4d      	adds	r5, r1, #1
  4034ae:	e771      	b.n	403394 <_dtoa_r+0x994>
  4034b0:	9a04      	ldr	r2, [sp, #16]
  4034b2:	3201      	adds	r2, #1
  4034b4:	9204      	str	r2, [sp, #16]
  4034b6:	9a07      	ldr	r2, [sp, #28]
  4034b8:	2331      	movs	r3, #49	; 0x31
  4034ba:	7013      	strb	r3, [r2, #0]
  4034bc:	e58d      	b.n	402fda <_dtoa_r+0x5da>
  4034be:	f8dd b008 	ldr.w	fp, [sp, #8]
  4034c2:	9c05      	ldr	r4, [sp, #20]
  4034c4:	e46f      	b.n	402da6 <_dtoa_r+0x3a6>
  4034c6:	4640      	mov	r0, r8
  4034c8:	f001 feae 	bl	405228 <__aeabi_i2d>
  4034cc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4034d0:	f001 ff10 	bl	4052f4 <__aeabi_dmul>
  4034d4:	2200      	movs	r2, #0
  4034d6:	4bbc      	ldr	r3, [pc, #752]	; (4037c8 <_dtoa_r+0xdc8>)
  4034d8:	f001 fd5a 	bl	404f90 <__adddf3>
  4034dc:	4606      	mov	r6, r0
  4034de:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  4034e2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4034e6:	2200      	movs	r2, #0
  4034e8:	4bb8      	ldr	r3, [pc, #736]	; (4037cc <_dtoa_r+0xdcc>)
  4034ea:	f001 fd4f 	bl	404f8c <__aeabi_dsub>
  4034ee:	4632      	mov	r2, r6
  4034f0:	463b      	mov	r3, r7
  4034f2:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4034f6:	f002 f98d 	bl	405814 <__aeabi_dcmpgt>
  4034fa:	4680      	mov	r8, r0
  4034fc:	2800      	cmp	r0, #0
  4034fe:	f040 80b3 	bne.w	403668 <_dtoa_r+0xc68>
  403502:	4632      	mov	r2, r6
  403504:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
  403508:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40350c:	f002 f964 	bl	4057d8 <__aeabi_dcmplt>
  403510:	b130      	cbz	r0, 403520 <_dtoa_r+0xb20>
  403512:	4646      	mov	r6, r8
  403514:	e73a      	b.n	40338c <_dtoa_r+0x98c>
  403516:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
  40351a:	f8dd b008 	ldr.w	fp, [sp, #8]
  40351e:	4644      	mov	r4, r8
  403520:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  403524:	e9cd 2302 	strd	r2, r3, [sp, #8]
  403528:	f7ff bb7a 	b.w	402c20 <_dtoa_r+0x220>
  40352c:	4659      	mov	r1, fp
  40352e:	9a08      	ldr	r2, [sp, #32]
  403530:	4620      	mov	r0, r4
  403532:	f001 f831 	bl	404598 <__pow5mult>
  403536:	4683      	mov	fp, r0
  403538:	e492      	b.n	402e60 <_dtoa_r+0x460>
  40353a:	9b08      	ldr	r3, [sp, #32]
  40353c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40353e:	9708      	str	r7, [sp, #32]
  403540:	1afb      	subs	r3, r7, r3
  403542:	441a      	add	r2, r3
  403544:	920a      	str	r2, [sp, #40]	; 0x28
  403546:	2700      	movs	r7, #0
  403548:	e44f      	b.n	402dea <_dtoa_r+0x3ea>
  40354a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  40354e:	f04f 0802 	mov.w	r8, #2
  403552:	e9cd 2302 	strd	r2, r3, [sp, #8]
  403556:	e62a      	b.n	4031ae <_dtoa_r+0x7ae>
  403558:	2601      	movs	r6, #1
  40355a:	9621      	str	r6, [sp, #132]	; 0x84
  40355c:	960c      	str	r6, [sp, #48]	; 0x30
  40355e:	9606      	str	r6, [sp, #24]
  403560:	2100      	movs	r1, #0
  403562:	6461      	str	r1, [r4, #68]	; 0x44
  403564:	e5f8      	b.n	403158 <_dtoa_r+0x758>
  403566:	461e      	mov	r6, r3
  403568:	e7fa      	b.n	403560 <_dtoa_r+0xb60>
  40356a:	2a00      	cmp	r2, #0
  40356c:	dd15      	ble.n	40359a <_dtoa_r+0xb9a>
  40356e:	4659      	mov	r1, fp
  403570:	2201      	movs	r2, #1
  403572:	4620      	mov	r0, r4
  403574:	f8cd c008 	str.w	ip, [sp, #8]
  403578:	f001 f85e 	bl	404638 <__lshift>
  40357c:	4641      	mov	r1, r8
  40357e:	4683      	mov	fp, r0
  403580:	f001 f8b0 	bl	4046e4 <__mcmp>
  403584:	2800      	cmp	r0, #0
  403586:	f8dd c008 	ldr.w	ip, [sp, #8]
  40358a:	f340 814a 	ble.w	403822 <_dtoa_r+0xe22>
  40358e:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  403592:	f000 8106 	beq.w	4037a2 <_dtoa_r+0xda2>
  403596:	f10c 0c01 	add.w	ip, ip, #1
  40359a:	46b2      	mov	sl, r6
  40359c:	f887 c000 	strb.w	ip, [r7]
  4035a0:	1c7d      	adds	r5, r7, #1
  4035a2:	464e      	mov	r6, r9
  4035a4:	e519      	b.n	402fda <_dtoa_r+0x5da>
  4035a6:	d104      	bne.n	4035b2 <_dtoa_r+0xbb2>
  4035a8:	f01c 0f01 	tst.w	ip, #1
  4035ac:	d001      	beq.n	4035b2 <_dtoa_r+0xbb2>
  4035ae:	e504      	b.n	402fba <_dtoa_r+0x5ba>
  4035b0:	4615      	mov	r5, r2
  4035b2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4035b6:	2b30      	cmp	r3, #48	; 0x30
  4035b8:	f105 32ff 	add.w	r2, r5, #4294967295
  4035bc:	d0f8      	beq.n	4035b0 <_dtoa_r+0xbb0>
  4035be:	e50c      	b.n	402fda <_dtoa_r+0x5da>
  4035c0:	9b04      	ldr	r3, [sp, #16]
  4035c2:	425d      	negs	r5, r3
  4035c4:	2d00      	cmp	r5, #0
  4035c6:	f000 80bd 	beq.w	403744 <_dtoa_r+0xd44>
  4035ca:	4b81      	ldr	r3, [pc, #516]	; (4037d0 <_dtoa_r+0xdd0>)
  4035cc:	f005 020f 	and.w	r2, r5, #15
  4035d0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4035d4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4035d8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  4035dc:	f001 fe8a 	bl	4052f4 <__aeabi_dmul>
  4035e0:	112d      	asrs	r5, r5, #4
  4035e2:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4035e6:	f000 812c 	beq.w	403842 <_dtoa_r+0xe42>
  4035ea:	4e7a      	ldr	r6, [pc, #488]	; (4037d4 <_dtoa_r+0xdd4>)
  4035ec:	f04f 0802 	mov.w	r8, #2
  4035f0:	07eb      	lsls	r3, r5, #31
  4035f2:	d505      	bpl.n	403600 <_dtoa_r+0xc00>
  4035f4:	e9d6 2300 	ldrd	r2, r3, [r6]
  4035f8:	f108 0801 	add.w	r8, r8, #1
  4035fc:	f001 fe7a 	bl	4052f4 <__aeabi_dmul>
  403600:	106d      	asrs	r5, r5, #1
  403602:	f106 0608 	add.w	r6, r6, #8
  403606:	d1f3      	bne.n	4035f0 <_dtoa_r+0xbf0>
  403608:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40360c:	e5ea      	b.n	4031e4 <_dtoa_r+0x7e4>
  40360e:	9a04      	ldr	r2, [sp, #16]
  403610:	3201      	adds	r2, #1
  403612:	9204      	str	r2, [sp, #16]
  403614:	9a07      	ldr	r2, [sp, #28]
  403616:	2330      	movs	r3, #48	; 0x30
  403618:	7013      	strb	r3, [r2, #0]
  40361a:	2331      	movs	r3, #49	; 0x31
  40361c:	7013      	strb	r3, [r2, #0]
  40361e:	f7ff bbc2 	b.w	402da6 <_dtoa_r+0x3a6>
  403622:	6871      	ldr	r1, [r6, #4]
  403624:	4620      	mov	r0, r4
  403626:	f000 fe53 	bl	4042d0 <_Balloc>
  40362a:	6933      	ldr	r3, [r6, #16]
  40362c:	1c9a      	adds	r2, r3, #2
  40362e:	4605      	mov	r5, r0
  403630:	0092      	lsls	r2, r2, #2
  403632:	f106 010c 	add.w	r1, r6, #12
  403636:	300c      	adds	r0, #12
  403638:	f000 fd48 	bl	4040cc <memcpy>
  40363c:	4620      	mov	r0, r4
  40363e:	4629      	mov	r1, r5
  403640:	2201      	movs	r2, #1
  403642:	f000 fff9 	bl	404638 <__lshift>
  403646:	4681      	mov	r9, r0
  403648:	e503      	b.n	403052 <_dtoa_r+0x652>
  40364a:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  40364e:	f000 80a8 	beq.w	4037a2 <_dtoa_r+0xda2>
  403652:	f10c 0c01 	add.w	ip, ip, #1
  403656:	46b2      	mov	sl, r6
  403658:	f887 c000 	strb.w	ip, [r7]
  40365c:	1c7d      	adds	r5, r7, #1
  40365e:	464e      	mov	r6, r9
  403660:	e4bb      	b.n	402fda <_dtoa_r+0x5da>
  403662:	46b2      	mov	sl, r6
  403664:	464e      	mov	r6, r9
  403666:	e498      	b.n	402f9a <_dtoa_r+0x59a>
  403668:	f04f 0800 	mov.w	r8, #0
  40366c:	4646      	mov	r6, r8
  40366e:	e717      	b.n	4034a0 <_dtoa_r+0xaa0>
  403670:	4957      	ldr	r1, [pc, #348]	; (4037d0 <_dtoa_r+0xdd0>)
  403672:	f109 33ff 	add.w	r3, r9, #4294967295
  403676:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  40367a:	4632      	mov	r2, r6
  40367c:	9313      	str	r3, [sp, #76]	; 0x4c
  40367e:	e9d1 0100 	ldrd	r0, r1, [r1]
  403682:	463b      	mov	r3, r7
  403684:	f001 fe36 	bl	4052f4 <__aeabi_dmul>
  403688:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  40368c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  403690:	4639      	mov	r1, r7
  403692:	4630      	mov	r0, r6
  403694:	f002 f8c8 	bl	405828 <__aeabi_d2iz>
  403698:	4605      	mov	r5, r0
  40369a:	f001 fdc5 	bl	405228 <__aeabi_i2d>
  40369e:	4602      	mov	r2, r0
  4036a0:	460b      	mov	r3, r1
  4036a2:	4630      	mov	r0, r6
  4036a4:	4639      	mov	r1, r7
  4036a6:	f001 fc71 	bl	404f8c <__aeabi_dsub>
  4036aa:	9a07      	ldr	r2, [sp, #28]
  4036ac:	3530      	adds	r5, #48	; 0x30
  4036ae:	f1b9 0f01 	cmp.w	r9, #1
  4036b2:	7015      	strb	r5, [r2, #0]
  4036b4:	4606      	mov	r6, r0
  4036b6:	460f      	mov	r7, r1
  4036b8:	f102 0501 	add.w	r5, r2, #1
  4036bc:	d023      	beq.n	403706 <_dtoa_r+0xd06>
  4036be:	9b07      	ldr	r3, [sp, #28]
  4036c0:	f8cd a008 	str.w	sl, [sp, #8]
  4036c4:	444b      	add	r3, r9
  4036c6:	465e      	mov	r6, fp
  4036c8:	469a      	mov	sl, r3
  4036ca:	46ab      	mov	fp, r5
  4036cc:	2200      	movs	r2, #0
  4036ce:	4b42      	ldr	r3, [pc, #264]	; (4037d8 <_dtoa_r+0xdd8>)
  4036d0:	f001 fe10 	bl	4052f4 <__aeabi_dmul>
  4036d4:	4689      	mov	r9, r1
  4036d6:	4680      	mov	r8, r0
  4036d8:	f002 f8a6 	bl	405828 <__aeabi_d2iz>
  4036dc:	4607      	mov	r7, r0
  4036de:	f001 fda3 	bl	405228 <__aeabi_i2d>
  4036e2:	3730      	adds	r7, #48	; 0x30
  4036e4:	4602      	mov	r2, r0
  4036e6:	460b      	mov	r3, r1
  4036e8:	4640      	mov	r0, r8
  4036ea:	4649      	mov	r1, r9
  4036ec:	f001 fc4e 	bl	404f8c <__aeabi_dsub>
  4036f0:	f80b 7b01 	strb.w	r7, [fp], #1
  4036f4:	45d3      	cmp	fp, sl
  4036f6:	d1e9      	bne.n	4036cc <_dtoa_r+0xccc>
  4036f8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4036fa:	f8dd a008 	ldr.w	sl, [sp, #8]
  4036fe:	46b3      	mov	fp, r6
  403700:	460f      	mov	r7, r1
  403702:	4606      	mov	r6, r0
  403704:	441d      	add	r5, r3
  403706:	2200      	movs	r2, #0
  403708:	4b34      	ldr	r3, [pc, #208]	; (4037dc <_dtoa_r+0xddc>)
  40370a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40370e:	f001 fc3f 	bl	404f90 <__adddf3>
  403712:	4632      	mov	r2, r6
  403714:	463b      	mov	r3, r7
  403716:	f002 f85f 	bl	4057d8 <__aeabi_dcmplt>
  40371a:	2800      	cmp	r0, #0
  40371c:	d047      	beq.n	4037ae <_dtoa_r+0xdae>
  40371e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403720:	9304      	str	r3, [sp, #16]
  403722:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403726:	f7ff bb2c 	b.w	402d82 <_dtoa_r+0x382>
  40372a:	9b05      	ldr	r3, [sp, #20]
  40372c:	9a06      	ldr	r2, [sp, #24]
  40372e:	1a9d      	subs	r5, r3, r2
  403730:	2300      	movs	r3, #0
  403732:	f7ff bb60 	b.w	402df6 <_dtoa_r+0x3f6>
  403736:	9b14      	ldr	r3, [sp, #80]	; 0x50
  403738:	9f08      	ldr	r7, [sp, #32]
  40373a:	9d05      	ldr	r5, [sp, #20]
  40373c:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  403740:	f7ff bb59 	b.w	402df6 <_dtoa_r+0x3f6>
  403744:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  403748:	f04f 0802 	mov.w	r8, #2
  40374c:	e9cd 2302 	strd	r2, r3, [sp, #8]
  403750:	e548      	b.n	4031e4 <_dtoa_r+0x7e4>
  403752:	9b06      	ldr	r3, [sp, #24]
  403754:	2b00      	cmp	r3, #0
  403756:	f43f aeb6 	beq.w	4034c6 <_dtoa_r+0xac6>
  40375a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  40375c:	2d00      	cmp	r5, #0
  40375e:	f77f aedf 	ble.w	403520 <_dtoa_r+0xb20>
  403762:	2200      	movs	r2, #0
  403764:	4b1c      	ldr	r3, [pc, #112]	; (4037d8 <_dtoa_r+0xdd8>)
  403766:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40376a:	f001 fdc3 	bl	4052f4 <__aeabi_dmul>
  40376e:	4606      	mov	r6, r0
  403770:	460f      	mov	r7, r1
  403772:	f108 0001 	add.w	r0, r8, #1
  403776:	e9cd 6702 	strd	r6, r7, [sp, #8]
  40377a:	f001 fd55 	bl	405228 <__aeabi_i2d>
  40377e:	4602      	mov	r2, r0
  403780:	460b      	mov	r3, r1
  403782:	4630      	mov	r0, r6
  403784:	4639      	mov	r1, r7
  403786:	f001 fdb5 	bl	4052f4 <__aeabi_dmul>
  40378a:	4b0f      	ldr	r3, [pc, #60]	; (4037c8 <_dtoa_r+0xdc8>)
  40378c:	2200      	movs	r2, #0
  40378e:	f001 fbff 	bl	404f90 <__adddf3>
  403792:	9b04      	ldr	r3, [sp, #16]
  403794:	3b01      	subs	r3, #1
  403796:	4606      	mov	r6, r0
  403798:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  40379c:	9312      	str	r3, [sp, #72]	; 0x48
  40379e:	46a9      	mov	r9, r5
  4037a0:	e541      	b.n	403226 <_dtoa_r+0x826>
  4037a2:	2239      	movs	r2, #57	; 0x39
  4037a4:	46b2      	mov	sl, r6
  4037a6:	703a      	strb	r2, [r7, #0]
  4037a8:	464e      	mov	r6, r9
  4037aa:	1c7d      	adds	r5, r7, #1
  4037ac:	e407      	b.n	402fbe <_dtoa_r+0x5be>
  4037ae:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  4037b2:	2000      	movs	r0, #0
  4037b4:	4909      	ldr	r1, [pc, #36]	; (4037dc <_dtoa_r+0xddc>)
  4037b6:	f001 fbe9 	bl	404f8c <__aeabi_dsub>
  4037ba:	4632      	mov	r2, r6
  4037bc:	463b      	mov	r3, r7
  4037be:	f002 f829 	bl	405814 <__aeabi_dcmpgt>
  4037c2:	b970      	cbnz	r0, 4037e2 <_dtoa_r+0xde2>
  4037c4:	e6ac      	b.n	403520 <_dtoa_r+0xb20>
  4037c6:	bf00      	nop
  4037c8:	401c0000 	.word	0x401c0000
  4037cc:	40140000 	.word	0x40140000
  4037d0:	00405ea8 	.word	0x00405ea8
  4037d4:	00405f80 	.word	0x00405f80
  4037d8:	40240000 	.word	0x40240000
  4037dc:	3fe00000 	.word	0x3fe00000
  4037e0:	4615      	mov	r5, r2
  4037e2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4037e6:	2b30      	cmp	r3, #48	; 0x30
  4037e8:	f105 32ff 	add.w	r2, r5, #4294967295
  4037ec:	d0f8      	beq.n	4037e0 <_dtoa_r+0xde0>
  4037ee:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4037f0:	9304      	str	r3, [sp, #16]
  4037f2:	f7ff bad8 	b.w	402da6 <_dtoa_r+0x3a6>
  4037f6:	4643      	mov	r3, r8
  4037f8:	f8dd b008 	ldr.w	fp, [sp, #8]
  4037fc:	46a0      	mov	r8, r4
  4037fe:	461c      	mov	r4, r3
  403800:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403802:	9304      	str	r3, [sp, #16]
  403804:	f7ff babd 	b.w	402d82 <_dtoa_r+0x382>
  403808:	46b9      	mov	r9, r7
  40380a:	f7ff bb71 	b.w	402ef0 <_dtoa_r+0x4f0>
  40380e:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  403812:	d0c6      	beq.n	4037a2 <_dtoa_r+0xda2>
  403814:	f1ba 0f00 	cmp.w	sl, #0
  403818:	f77f aebf 	ble.w	40359a <_dtoa_r+0xb9a>
  40381c:	f105 0c31 	add.w	ip, r5, #49	; 0x31
  403820:	e6bb      	b.n	40359a <_dtoa_r+0xb9a>
  403822:	f47f aeba 	bne.w	40359a <_dtoa_r+0xb9a>
  403826:	f01c 0f01 	tst.w	ip, #1
  40382a:	f43f aeb6 	beq.w	40359a <_dtoa_r+0xb9a>
  40382e:	e6ae      	b.n	40358e <_dtoa_r+0xb8e>
  403830:	f04f 0800 	mov.w	r8, #0
  403834:	4646      	mov	r6, r8
  403836:	e5a9      	b.n	40338c <_dtoa_r+0x98c>
  403838:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40383a:	2b02      	cmp	r3, #2
  40383c:	dc04      	bgt.n	403848 <_dtoa_r+0xe48>
  40383e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403840:	e602      	b.n	403448 <_dtoa_r+0xa48>
  403842:	f04f 0802 	mov.w	r8, #2
  403846:	e4cd      	b.n	4031e4 <_dtoa_r+0x7e4>
  403848:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40384a:	9306      	str	r3, [sp, #24]
  40384c:	e618      	b.n	403480 <_dtoa_r+0xa80>
  40384e:	9b20      	ldr	r3, [sp, #128]	; 0x80
  403850:	2b02      	cmp	r3, #2
  403852:	dcf9      	bgt.n	403848 <_dtoa_r+0xe48>
  403854:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403856:	f7ff bbee 	b.w	403036 <_dtoa_r+0x636>
  40385a:	2500      	movs	r5, #0
  40385c:	6465      	str	r5, [r4, #68]	; 0x44
  40385e:	4629      	mov	r1, r5
  403860:	4620      	mov	r0, r4
  403862:	f000 fd35 	bl	4042d0 <_Balloc>
  403866:	f04f 33ff 	mov.w	r3, #4294967295
  40386a:	9306      	str	r3, [sp, #24]
  40386c:	930c      	str	r3, [sp, #48]	; 0x30
  40386e:	2301      	movs	r3, #1
  403870:	9007      	str	r0, [sp, #28]
  403872:	9521      	str	r5, [sp, #132]	; 0x84
  403874:	6420      	str	r0, [r4, #64]	; 0x40
  403876:	9309      	str	r3, [sp, #36]	; 0x24
  403878:	f7ff b9d2 	b.w	402c20 <_dtoa_r+0x220>
  40387c:	f43f ab4d 	beq.w	402f1a <_dtoa_r+0x51a>
  403880:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  403884:	f7ff bb44 	b.w	402f10 <_dtoa_r+0x510>
  403888:	2301      	movs	r3, #1
  40388a:	9309      	str	r3, [sp, #36]	; 0x24
  40388c:	e559      	b.n	403342 <_dtoa_r+0x942>
  40388e:	2501      	movs	r5, #1
  403890:	f7ff b990 	b.w	402bb4 <_dtoa_r+0x1b4>

00403894 <__libc_fini_array>:
  403894:	b538      	push	{r3, r4, r5, lr}
  403896:	4b08      	ldr	r3, [pc, #32]	; (4038b8 <__libc_fini_array+0x24>)
  403898:	4d08      	ldr	r5, [pc, #32]	; (4038bc <__libc_fini_array+0x28>)
  40389a:	1aed      	subs	r5, r5, r3
  40389c:	10ac      	asrs	r4, r5, #2
  40389e:	bf18      	it	ne
  4038a0:	18ed      	addne	r5, r5, r3
  4038a2:	d005      	beq.n	4038b0 <__libc_fini_array+0x1c>
  4038a4:	3c01      	subs	r4, #1
  4038a6:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  4038aa:	4798      	blx	r3
  4038ac:	2c00      	cmp	r4, #0
  4038ae:	d1f9      	bne.n	4038a4 <__libc_fini_array+0x10>
  4038b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4038b4:	f002 bb82 	b.w	405fbc <_fini>
  4038b8:	00405fc8 	.word	0x00405fc8
  4038bc:	00405fcc 	.word	0x00405fcc

004038c0 <_malloc_trim_r>:
  4038c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4038c2:	4f23      	ldr	r7, [pc, #140]	; (403950 <_malloc_trim_r+0x90>)
  4038c4:	460c      	mov	r4, r1
  4038c6:	4606      	mov	r6, r0
  4038c8:	f000 fcfe 	bl	4042c8 <__malloc_lock>
  4038cc:	68bb      	ldr	r3, [r7, #8]
  4038ce:	685d      	ldr	r5, [r3, #4]
  4038d0:	f025 0503 	bic.w	r5, r5, #3
  4038d4:	1b29      	subs	r1, r5, r4
  4038d6:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  4038da:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  4038de:	f021 010f 	bic.w	r1, r1, #15
  4038e2:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  4038e6:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4038ea:	db07      	blt.n	4038fc <_malloc_trim_r+0x3c>
  4038ec:	4630      	mov	r0, r6
  4038ee:	2100      	movs	r1, #0
  4038f0:	f001 fa04 	bl	404cfc <_sbrk_r>
  4038f4:	68bb      	ldr	r3, [r7, #8]
  4038f6:	442b      	add	r3, r5
  4038f8:	4298      	cmp	r0, r3
  4038fa:	d004      	beq.n	403906 <_malloc_trim_r+0x46>
  4038fc:	4630      	mov	r0, r6
  4038fe:	f000 fce5 	bl	4042cc <__malloc_unlock>
  403902:	2000      	movs	r0, #0
  403904:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403906:	4630      	mov	r0, r6
  403908:	4261      	negs	r1, r4
  40390a:	f001 f9f7 	bl	404cfc <_sbrk_r>
  40390e:	3001      	adds	r0, #1
  403910:	d00d      	beq.n	40392e <_malloc_trim_r+0x6e>
  403912:	4b10      	ldr	r3, [pc, #64]	; (403954 <_malloc_trim_r+0x94>)
  403914:	68ba      	ldr	r2, [r7, #8]
  403916:	6819      	ldr	r1, [r3, #0]
  403918:	1b2d      	subs	r5, r5, r4
  40391a:	f045 0501 	orr.w	r5, r5, #1
  40391e:	4630      	mov	r0, r6
  403920:	1b09      	subs	r1, r1, r4
  403922:	6055      	str	r5, [r2, #4]
  403924:	6019      	str	r1, [r3, #0]
  403926:	f000 fcd1 	bl	4042cc <__malloc_unlock>
  40392a:	2001      	movs	r0, #1
  40392c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40392e:	4630      	mov	r0, r6
  403930:	2100      	movs	r1, #0
  403932:	f001 f9e3 	bl	404cfc <_sbrk_r>
  403936:	68ba      	ldr	r2, [r7, #8]
  403938:	1a83      	subs	r3, r0, r2
  40393a:	2b0f      	cmp	r3, #15
  40393c:	ddde      	ble.n	4038fc <_malloc_trim_r+0x3c>
  40393e:	4c06      	ldr	r4, [pc, #24]	; (403958 <_malloc_trim_r+0x98>)
  403940:	4904      	ldr	r1, [pc, #16]	; (403954 <_malloc_trim_r+0x94>)
  403942:	6824      	ldr	r4, [r4, #0]
  403944:	f043 0301 	orr.w	r3, r3, #1
  403948:	1b00      	subs	r0, r0, r4
  40394a:	6053      	str	r3, [r2, #4]
  40394c:	6008      	str	r0, [r1, #0]
  40394e:	e7d5      	b.n	4038fc <_malloc_trim_r+0x3c>
  403950:	2000046c 	.word	0x2000046c
  403954:	20000924 	.word	0x20000924
  403958:	20000878 	.word	0x20000878

0040395c <_free_r>:
  40395c:	2900      	cmp	r1, #0
  40395e:	d04e      	beq.n	4039fe <_free_r+0xa2>
  403960:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403964:	460c      	mov	r4, r1
  403966:	4680      	mov	r8, r0
  403968:	f000 fcae 	bl	4042c8 <__malloc_lock>
  40396c:	f854 7c04 	ldr.w	r7, [r4, #-4]
  403970:	4962      	ldr	r1, [pc, #392]	; (403afc <_free_r+0x1a0>)
  403972:	f027 0201 	bic.w	r2, r7, #1
  403976:	f1a4 0508 	sub.w	r5, r4, #8
  40397a:	18ab      	adds	r3, r5, r2
  40397c:	688e      	ldr	r6, [r1, #8]
  40397e:	6858      	ldr	r0, [r3, #4]
  403980:	429e      	cmp	r6, r3
  403982:	f020 0003 	bic.w	r0, r0, #3
  403986:	d05a      	beq.n	403a3e <_free_r+0xe2>
  403988:	07fe      	lsls	r6, r7, #31
  40398a:	6058      	str	r0, [r3, #4]
  40398c:	d40b      	bmi.n	4039a6 <_free_r+0x4a>
  40398e:	f854 7c08 	ldr.w	r7, [r4, #-8]
  403992:	1bed      	subs	r5, r5, r7
  403994:	f101 0e08 	add.w	lr, r1, #8
  403998:	68ac      	ldr	r4, [r5, #8]
  40399a:	4574      	cmp	r4, lr
  40399c:	443a      	add	r2, r7
  40399e:	d067      	beq.n	403a70 <_free_r+0x114>
  4039a0:	68ef      	ldr	r7, [r5, #12]
  4039a2:	60e7      	str	r7, [r4, #12]
  4039a4:	60bc      	str	r4, [r7, #8]
  4039a6:	181c      	adds	r4, r3, r0
  4039a8:	6864      	ldr	r4, [r4, #4]
  4039aa:	07e4      	lsls	r4, r4, #31
  4039ac:	d40c      	bmi.n	4039c8 <_free_r+0x6c>
  4039ae:	4f54      	ldr	r7, [pc, #336]	; (403b00 <_free_r+0x1a4>)
  4039b0:	689c      	ldr	r4, [r3, #8]
  4039b2:	42bc      	cmp	r4, r7
  4039b4:	4402      	add	r2, r0
  4039b6:	d07c      	beq.n	403ab2 <_free_r+0x156>
  4039b8:	68d8      	ldr	r0, [r3, #12]
  4039ba:	60e0      	str	r0, [r4, #12]
  4039bc:	f042 0301 	orr.w	r3, r2, #1
  4039c0:	6084      	str	r4, [r0, #8]
  4039c2:	606b      	str	r3, [r5, #4]
  4039c4:	50aa      	str	r2, [r5, r2]
  4039c6:	e003      	b.n	4039d0 <_free_r+0x74>
  4039c8:	f042 0301 	orr.w	r3, r2, #1
  4039cc:	606b      	str	r3, [r5, #4]
  4039ce:	50aa      	str	r2, [r5, r2]
  4039d0:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  4039d4:	d214      	bcs.n	403a00 <_free_r+0xa4>
  4039d6:	08d2      	lsrs	r2, r2, #3
  4039d8:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
  4039dc:	6848      	ldr	r0, [r1, #4]
  4039de:	689f      	ldr	r7, [r3, #8]
  4039e0:	60af      	str	r7, [r5, #8]
  4039e2:	1092      	asrs	r2, r2, #2
  4039e4:	2401      	movs	r4, #1
  4039e6:	fa04 f202 	lsl.w	r2, r4, r2
  4039ea:	4310      	orrs	r0, r2
  4039ec:	60eb      	str	r3, [r5, #12]
  4039ee:	6048      	str	r0, [r1, #4]
  4039f0:	609d      	str	r5, [r3, #8]
  4039f2:	60fd      	str	r5, [r7, #12]
  4039f4:	4640      	mov	r0, r8
  4039f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4039fa:	f000 bc67 	b.w	4042cc <__malloc_unlock>
  4039fe:	4770      	bx	lr
  403a00:	0a53      	lsrs	r3, r2, #9
  403a02:	2b04      	cmp	r3, #4
  403a04:	d847      	bhi.n	403a96 <_free_r+0x13a>
  403a06:	0993      	lsrs	r3, r2, #6
  403a08:	f103 0438 	add.w	r4, r3, #56	; 0x38
  403a0c:	0060      	lsls	r0, r4, #1
  403a0e:	eb01 0080 	add.w	r0, r1, r0, lsl #2
  403a12:	493a      	ldr	r1, [pc, #232]	; (403afc <_free_r+0x1a0>)
  403a14:	6883      	ldr	r3, [r0, #8]
  403a16:	4283      	cmp	r3, r0
  403a18:	d043      	beq.n	403aa2 <_free_r+0x146>
  403a1a:	6859      	ldr	r1, [r3, #4]
  403a1c:	f021 0103 	bic.w	r1, r1, #3
  403a20:	4291      	cmp	r1, r2
  403a22:	d902      	bls.n	403a2a <_free_r+0xce>
  403a24:	689b      	ldr	r3, [r3, #8]
  403a26:	4298      	cmp	r0, r3
  403a28:	d1f7      	bne.n	403a1a <_free_r+0xbe>
  403a2a:	68da      	ldr	r2, [r3, #12]
  403a2c:	60ea      	str	r2, [r5, #12]
  403a2e:	60ab      	str	r3, [r5, #8]
  403a30:	4640      	mov	r0, r8
  403a32:	6095      	str	r5, [r2, #8]
  403a34:	60dd      	str	r5, [r3, #12]
  403a36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403a3a:	f000 bc47 	b.w	4042cc <__malloc_unlock>
  403a3e:	07ff      	lsls	r7, r7, #31
  403a40:	4402      	add	r2, r0
  403a42:	d407      	bmi.n	403a54 <_free_r+0xf8>
  403a44:	f854 3c08 	ldr.w	r3, [r4, #-8]
  403a48:	1aed      	subs	r5, r5, r3
  403a4a:	441a      	add	r2, r3
  403a4c:	68a8      	ldr	r0, [r5, #8]
  403a4e:	68eb      	ldr	r3, [r5, #12]
  403a50:	60c3      	str	r3, [r0, #12]
  403a52:	6098      	str	r0, [r3, #8]
  403a54:	4b2b      	ldr	r3, [pc, #172]	; (403b04 <_free_r+0x1a8>)
  403a56:	681b      	ldr	r3, [r3, #0]
  403a58:	f042 0001 	orr.w	r0, r2, #1
  403a5c:	429a      	cmp	r2, r3
  403a5e:	6068      	str	r0, [r5, #4]
  403a60:	608d      	str	r5, [r1, #8]
  403a62:	d3c7      	bcc.n	4039f4 <_free_r+0x98>
  403a64:	4b28      	ldr	r3, [pc, #160]	; (403b08 <_free_r+0x1ac>)
  403a66:	4640      	mov	r0, r8
  403a68:	6819      	ldr	r1, [r3, #0]
  403a6a:	f7ff ff29 	bl	4038c0 <_malloc_trim_r>
  403a6e:	e7c1      	b.n	4039f4 <_free_r+0x98>
  403a70:	1819      	adds	r1, r3, r0
  403a72:	6849      	ldr	r1, [r1, #4]
  403a74:	07c9      	lsls	r1, r1, #31
  403a76:	d409      	bmi.n	403a8c <_free_r+0x130>
  403a78:	68d9      	ldr	r1, [r3, #12]
  403a7a:	689b      	ldr	r3, [r3, #8]
  403a7c:	4402      	add	r2, r0
  403a7e:	f042 0001 	orr.w	r0, r2, #1
  403a82:	60d9      	str	r1, [r3, #12]
  403a84:	608b      	str	r3, [r1, #8]
  403a86:	6068      	str	r0, [r5, #4]
  403a88:	50aa      	str	r2, [r5, r2]
  403a8a:	e7b3      	b.n	4039f4 <_free_r+0x98>
  403a8c:	f042 0301 	orr.w	r3, r2, #1
  403a90:	606b      	str	r3, [r5, #4]
  403a92:	50aa      	str	r2, [r5, r2]
  403a94:	e7ae      	b.n	4039f4 <_free_r+0x98>
  403a96:	2b14      	cmp	r3, #20
  403a98:	d814      	bhi.n	403ac4 <_free_r+0x168>
  403a9a:	f103 045b 	add.w	r4, r3, #91	; 0x5b
  403a9e:	0060      	lsls	r0, r4, #1
  403aa0:	e7b5      	b.n	403a0e <_free_r+0xb2>
  403aa2:	684a      	ldr	r2, [r1, #4]
  403aa4:	10a4      	asrs	r4, r4, #2
  403aa6:	2001      	movs	r0, #1
  403aa8:	40a0      	lsls	r0, r4
  403aaa:	4302      	orrs	r2, r0
  403aac:	604a      	str	r2, [r1, #4]
  403aae:	461a      	mov	r2, r3
  403ab0:	e7bc      	b.n	403a2c <_free_r+0xd0>
  403ab2:	f042 0301 	orr.w	r3, r2, #1
  403ab6:	614d      	str	r5, [r1, #20]
  403ab8:	610d      	str	r5, [r1, #16]
  403aba:	60ec      	str	r4, [r5, #12]
  403abc:	60ac      	str	r4, [r5, #8]
  403abe:	606b      	str	r3, [r5, #4]
  403ac0:	50aa      	str	r2, [r5, r2]
  403ac2:	e797      	b.n	4039f4 <_free_r+0x98>
  403ac4:	2b54      	cmp	r3, #84	; 0x54
  403ac6:	d804      	bhi.n	403ad2 <_free_r+0x176>
  403ac8:	0b13      	lsrs	r3, r2, #12
  403aca:	f103 046e 	add.w	r4, r3, #110	; 0x6e
  403ace:	0060      	lsls	r0, r4, #1
  403ad0:	e79d      	b.n	403a0e <_free_r+0xb2>
  403ad2:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  403ad6:	d804      	bhi.n	403ae2 <_free_r+0x186>
  403ad8:	0bd3      	lsrs	r3, r2, #15
  403ada:	f103 0477 	add.w	r4, r3, #119	; 0x77
  403ade:	0060      	lsls	r0, r4, #1
  403ae0:	e795      	b.n	403a0e <_free_r+0xb2>
  403ae2:	f240 5054 	movw	r0, #1364	; 0x554
  403ae6:	4283      	cmp	r3, r0
  403ae8:	d804      	bhi.n	403af4 <_free_r+0x198>
  403aea:	0c93      	lsrs	r3, r2, #18
  403aec:	f103 047c 	add.w	r4, r3, #124	; 0x7c
  403af0:	0060      	lsls	r0, r4, #1
  403af2:	e78c      	b.n	403a0e <_free_r+0xb2>
  403af4:	20fc      	movs	r0, #252	; 0xfc
  403af6:	247e      	movs	r4, #126	; 0x7e
  403af8:	e789      	b.n	403a0e <_free_r+0xb2>
  403afa:	bf00      	nop
  403afc:	2000046c 	.word	0x2000046c
  403b00:	20000474 	.word	0x20000474
  403b04:	20000874 	.word	0x20000874
  403b08:	20000920 	.word	0x20000920

00403b0c <_localeconv_r>:
  403b0c:	4800      	ldr	r0, [pc, #0]	; (403b10 <_localeconv_r+0x4>)
  403b0e:	4770      	bx	lr
  403b10:	20000434 	.word	0x20000434

00403b14 <_malloc_r>:
  403b14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403b18:	f101 050b 	add.w	r5, r1, #11
  403b1c:	2d16      	cmp	r5, #22
  403b1e:	b083      	sub	sp, #12
  403b20:	4606      	mov	r6, r0
  403b22:	d927      	bls.n	403b74 <_malloc_r+0x60>
  403b24:	f035 0507 	bics.w	r5, r5, #7
  403b28:	f100 80b6 	bmi.w	403c98 <_malloc_r+0x184>
  403b2c:	42a9      	cmp	r1, r5
  403b2e:	f200 80b3 	bhi.w	403c98 <_malloc_r+0x184>
  403b32:	f000 fbc9 	bl	4042c8 <__malloc_lock>
  403b36:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  403b3a:	d222      	bcs.n	403b82 <_malloc_r+0x6e>
  403b3c:	4fc2      	ldr	r7, [pc, #776]	; (403e48 <_malloc_r+0x334>)
  403b3e:	08e8      	lsrs	r0, r5, #3
  403b40:	eb07 03c0 	add.w	r3, r7, r0, lsl #3
  403b44:	68dc      	ldr	r4, [r3, #12]
  403b46:	429c      	cmp	r4, r3
  403b48:	f000 81c8 	beq.w	403edc <_malloc_r+0x3c8>
  403b4c:	6863      	ldr	r3, [r4, #4]
  403b4e:	68e1      	ldr	r1, [r4, #12]
  403b50:	68a5      	ldr	r5, [r4, #8]
  403b52:	f023 0303 	bic.w	r3, r3, #3
  403b56:	4423      	add	r3, r4
  403b58:	4630      	mov	r0, r6
  403b5a:	685a      	ldr	r2, [r3, #4]
  403b5c:	60e9      	str	r1, [r5, #12]
  403b5e:	f042 0201 	orr.w	r2, r2, #1
  403b62:	608d      	str	r5, [r1, #8]
  403b64:	605a      	str	r2, [r3, #4]
  403b66:	f000 fbb1 	bl	4042cc <__malloc_unlock>
  403b6a:	3408      	adds	r4, #8
  403b6c:	4620      	mov	r0, r4
  403b6e:	b003      	add	sp, #12
  403b70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403b74:	2910      	cmp	r1, #16
  403b76:	f200 808f 	bhi.w	403c98 <_malloc_r+0x184>
  403b7a:	f000 fba5 	bl	4042c8 <__malloc_lock>
  403b7e:	2510      	movs	r5, #16
  403b80:	e7dc      	b.n	403b3c <_malloc_r+0x28>
  403b82:	0a68      	lsrs	r0, r5, #9
  403b84:	f000 808f 	beq.w	403ca6 <_malloc_r+0x192>
  403b88:	2804      	cmp	r0, #4
  403b8a:	f200 8154 	bhi.w	403e36 <_malloc_r+0x322>
  403b8e:	09a8      	lsrs	r0, r5, #6
  403b90:	3038      	adds	r0, #56	; 0x38
  403b92:	0041      	lsls	r1, r0, #1
  403b94:	4fac      	ldr	r7, [pc, #688]	; (403e48 <_malloc_r+0x334>)
  403b96:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  403b9a:	68cc      	ldr	r4, [r1, #12]
  403b9c:	42a1      	cmp	r1, r4
  403b9e:	d106      	bne.n	403bae <_malloc_r+0x9a>
  403ba0:	e00c      	b.n	403bbc <_malloc_r+0xa8>
  403ba2:	2a00      	cmp	r2, #0
  403ba4:	f280 8082 	bge.w	403cac <_malloc_r+0x198>
  403ba8:	68e4      	ldr	r4, [r4, #12]
  403baa:	42a1      	cmp	r1, r4
  403bac:	d006      	beq.n	403bbc <_malloc_r+0xa8>
  403bae:	6863      	ldr	r3, [r4, #4]
  403bb0:	f023 0303 	bic.w	r3, r3, #3
  403bb4:	1b5a      	subs	r2, r3, r5
  403bb6:	2a0f      	cmp	r2, #15
  403bb8:	ddf3      	ble.n	403ba2 <_malloc_r+0x8e>
  403bba:	3801      	subs	r0, #1
  403bbc:	3001      	adds	r0, #1
  403bbe:	49a2      	ldr	r1, [pc, #648]	; (403e48 <_malloc_r+0x334>)
  403bc0:	693c      	ldr	r4, [r7, #16]
  403bc2:	f101 0e08 	add.w	lr, r1, #8
  403bc6:	4574      	cmp	r4, lr
  403bc8:	f000 817d 	beq.w	403ec6 <_malloc_r+0x3b2>
  403bcc:	6863      	ldr	r3, [r4, #4]
  403bce:	f023 0303 	bic.w	r3, r3, #3
  403bd2:	1b5a      	subs	r2, r3, r5
  403bd4:	2a0f      	cmp	r2, #15
  403bd6:	f300 8163 	bgt.w	403ea0 <_malloc_r+0x38c>
  403bda:	2a00      	cmp	r2, #0
  403bdc:	f8c1 e014 	str.w	lr, [r1, #20]
  403be0:	f8c1 e010 	str.w	lr, [r1, #16]
  403be4:	da73      	bge.n	403cce <_malloc_r+0x1ba>
  403be6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  403bea:	f080 8139 	bcs.w	403e60 <_malloc_r+0x34c>
  403bee:	08db      	lsrs	r3, r3, #3
  403bf0:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
  403bf4:	ea4f 0ca3 	mov.w	ip, r3, asr #2
  403bf8:	684a      	ldr	r2, [r1, #4]
  403bfa:	f8d8 9008 	ldr.w	r9, [r8, #8]
  403bfe:	f8c4 9008 	str.w	r9, [r4, #8]
  403c02:	2301      	movs	r3, #1
  403c04:	fa03 f30c 	lsl.w	r3, r3, ip
  403c08:	4313      	orrs	r3, r2
  403c0a:	f8c4 800c 	str.w	r8, [r4, #12]
  403c0e:	604b      	str	r3, [r1, #4]
  403c10:	f8c8 4008 	str.w	r4, [r8, #8]
  403c14:	f8c9 400c 	str.w	r4, [r9, #12]
  403c18:	1082      	asrs	r2, r0, #2
  403c1a:	2401      	movs	r4, #1
  403c1c:	4094      	lsls	r4, r2
  403c1e:	429c      	cmp	r4, r3
  403c20:	d862      	bhi.n	403ce8 <_malloc_r+0x1d4>
  403c22:	4223      	tst	r3, r4
  403c24:	d106      	bne.n	403c34 <_malloc_r+0x120>
  403c26:	f020 0003 	bic.w	r0, r0, #3
  403c2a:	0064      	lsls	r4, r4, #1
  403c2c:	4223      	tst	r3, r4
  403c2e:	f100 0004 	add.w	r0, r0, #4
  403c32:	d0fa      	beq.n	403c2a <_malloc_r+0x116>
  403c34:	eb07 08c0 	add.w	r8, r7, r0, lsl #3
  403c38:	46c4      	mov	ip, r8
  403c3a:	4681      	mov	r9, r0
  403c3c:	f8dc 300c 	ldr.w	r3, [ip, #12]
  403c40:	459c      	cmp	ip, r3
  403c42:	d107      	bne.n	403c54 <_malloc_r+0x140>
  403c44:	e141      	b.n	403eca <_malloc_r+0x3b6>
  403c46:	2900      	cmp	r1, #0
  403c48:	f280 8151 	bge.w	403eee <_malloc_r+0x3da>
  403c4c:	68db      	ldr	r3, [r3, #12]
  403c4e:	459c      	cmp	ip, r3
  403c50:	f000 813b 	beq.w	403eca <_malloc_r+0x3b6>
  403c54:	685a      	ldr	r2, [r3, #4]
  403c56:	f022 0203 	bic.w	r2, r2, #3
  403c5a:	1b51      	subs	r1, r2, r5
  403c5c:	290f      	cmp	r1, #15
  403c5e:	ddf2      	ble.n	403c46 <_malloc_r+0x132>
  403c60:	461c      	mov	r4, r3
  403c62:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  403c66:	f854 8f08 	ldr.w	r8, [r4, #8]!
  403c6a:	195a      	adds	r2, r3, r5
  403c6c:	f045 0901 	orr.w	r9, r5, #1
  403c70:	f041 0501 	orr.w	r5, r1, #1
  403c74:	f8c3 9004 	str.w	r9, [r3, #4]
  403c78:	4630      	mov	r0, r6
  403c7a:	f8c8 c00c 	str.w	ip, [r8, #12]
  403c7e:	f8cc 8008 	str.w	r8, [ip, #8]
  403c82:	617a      	str	r2, [r7, #20]
  403c84:	613a      	str	r2, [r7, #16]
  403c86:	f8c2 e00c 	str.w	lr, [r2, #12]
  403c8a:	f8c2 e008 	str.w	lr, [r2, #8]
  403c8e:	6055      	str	r5, [r2, #4]
  403c90:	5051      	str	r1, [r2, r1]
  403c92:	f000 fb1b 	bl	4042cc <__malloc_unlock>
  403c96:	e769      	b.n	403b6c <_malloc_r+0x58>
  403c98:	2400      	movs	r4, #0
  403c9a:	230c      	movs	r3, #12
  403c9c:	4620      	mov	r0, r4
  403c9e:	6033      	str	r3, [r6, #0]
  403ca0:	b003      	add	sp, #12
  403ca2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403ca6:	217e      	movs	r1, #126	; 0x7e
  403ca8:	203f      	movs	r0, #63	; 0x3f
  403caa:	e773      	b.n	403b94 <_malloc_r+0x80>
  403cac:	4423      	add	r3, r4
  403cae:	68e1      	ldr	r1, [r4, #12]
  403cb0:	685a      	ldr	r2, [r3, #4]
  403cb2:	68a5      	ldr	r5, [r4, #8]
  403cb4:	f042 0201 	orr.w	r2, r2, #1
  403cb8:	60e9      	str	r1, [r5, #12]
  403cba:	4630      	mov	r0, r6
  403cbc:	608d      	str	r5, [r1, #8]
  403cbe:	605a      	str	r2, [r3, #4]
  403cc0:	f000 fb04 	bl	4042cc <__malloc_unlock>
  403cc4:	3408      	adds	r4, #8
  403cc6:	4620      	mov	r0, r4
  403cc8:	b003      	add	sp, #12
  403cca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403cce:	4423      	add	r3, r4
  403cd0:	4630      	mov	r0, r6
  403cd2:	685a      	ldr	r2, [r3, #4]
  403cd4:	f042 0201 	orr.w	r2, r2, #1
  403cd8:	605a      	str	r2, [r3, #4]
  403cda:	f000 faf7 	bl	4042cc <__malloc_unlock>
  403cde:	3408      	adds	r4, #8
  403ce0:	4620      	mov	r0, r4
  403ce2:	b003      	add	sp, #12
  403ce4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403ce8:	68bc      	ldr	r4, [r7, #8]
  403cea:	6863      	ldr	r3, [r4, #4]
  403cec:	f023 0803 	bic.w	r8, r3, #3
  403cf0:	4545      	cmp	r5, r8
  403cf2:	d804      	bhi.n	403cfe <_malloc_r+0x1ea>
  403cf4:	ebc5 0308 	rsb	r3, r5, r8
  403cf8:	2b0f      	cmp	r3, #15
  403cfa:	f300 808c 	bgt.w	403e16 <_malloc_r+0x302>
  403cfe:	4b53      	ldr	r3, [pc, #332]	; (403e4c <_malloc_r+0x338>)
  403d00:	f8df a158 	ldr.w	sl, [pc, #344]	; 403e5c <_malloc_r+0x348>
  403d04:	681a      	ldr	r2, [r3, #0]
  403d06:	f8da 3000 	ldr.w	r3, [sl]
  403d0a:	3301      	adds	r3, #1
  403d0c:	442a      	add	r2, r5
  403d0e:	eb04 0b08 	add.w	fp, r4, r8
  403d12:	f000 8150 	beq.w	403fb6 <_malloc_r+0x4a2>
  403d16:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  403d1a:	320f      	adds	r2, #15
  403d1c:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  403d20:	f022 020f 	bic.w	r2, r2, #15
  403d24:	4611      	mov	r1, r2
  403d26:	4630      	mov	r0, r6
  403d28:	9201      	str	r2, [sp, #4]
  403d2a:	f000 ffe7 	bl	404cfc <_sbrk_r>
  403d2e:	f1b0 3fff 	cmp.w	r0, #4294967295
  403d32:	4681      	mov	r9, r0
  403d34:	9a01      	ldr	r2, [sp, #4]
  403d36:	f000 8147 	beq.w	403fc8 <_malloc_r+0x4b4>
  403d3a:	4583      	cmp	fp, r0
  403d3c:	f200 80ee 	bhi.w	403f1c <_malloc_r+0x408>
  403d40:	4b43      	ldr	r3, [pc, #268]	; (403e50 <_malloc_r+0x33c>)
  403d42:	6819      	ldr	r1, [r3, #0]
  403d44:	45cb      	cmp	fp, r9
  403d46:	4411      	add	r1, r2
  403d48:	6019      	str	r1, [r3, #0]
  403d4a:	f000 8142 	beq.w	403fd2 <_malloc_r+0x4be>
  403d4e:	f8da 0000 	ldr.w	r0, [sl]
  403d52:	f8df e108 	ldr.w	lr, [pc, #264]	; 403e5c <_malloc_r+0x348>
  403d56:	3001      	adds	r0, #1
  403d58:	bf1b      	ittet	ne
  403d5a:	ebcb 0b09 	rsbne	fp, fp, r9
  403d5e:	4459      	addne	r1, fp
  403d60:	f8ce 9000 	streq.w	r9, [lr]
  403d64:	6019      	strne	r1, [r3, #0]
  403d66:	f019 0107 	ands.w	r1, r9, #7
  403d6a:	f000 8107 	beq.w	403f7c <_malloc_r+0x468>
  403d6e:	f1c1 0008 	rsb	r0, r1, #8
  403d72:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  403d76:	4481      	add	r9, r0
  403d78:	3108      	adds	r1, #8
  403d7a:	444a      	add	r2, r9
  403d7c:	f3c2 020b 	ubfx	r2, r2, #0, #12
  403d80:	ebc2 0a01 	rsb	sl, r2, r1
  403d84:	4651      	mov	r1, sl
  403d86:	4630      	mov	r0, r6
  403d88:	9301      	str	r3, [sp, #4]
  403d8a:	f000 ffb7 	bl	404cfc <_sbrk_r>
  403d8e:	1c43      	adds	r3, r0, #1
  403d90:	9b01      	ldr	r3, [sp, #4]
  403d92:	f000 812c 	beq.w	403fee <_malloc_r+0x4da>
  403d96:	ebc9 0200 	rsb	r2, r9, r0
  403d9a:	4452      	add	r2, sl
  403d9c:	f042 0201 	orr.w	r2, r2, #1
  403da0:	6819      	ldr	r1, [r3, #0]
  403da2:	f8c7 9008 	str.w	r9, [r7, #8]
  403da6:	4451      	add	r1, sl
  403da8:	42bc      	cmp	r4, r7
  403daa:	f8c9 2004 	str.w	r2, [r9, #4]
  403dae:	6019      	str	r1, [r3, #0]
  403db0:	f8df a09c 	ldr.w	sl, [pc, #156]	; 403e50 <_malloc_r+0x33c>
  403db4:	d016      	beq.n	403de4 <_malloc_r+0x2d0>
  403db6:	f1b8 0f0f 	cmp.w	r8, #15
  403dba:	f240 80ee 	bls.w	403f9a <_malloc_r+0x486>
  403dbe:	6862      	ldr	r2, [r4, #4]
  403dc0:	f1a8 030c 	sub.w	r3, r8, #12
  403dc4:	f023 0307 	bic.w	r3, r3, #7
  403dc8:	18e0      	adds	r0, r4, r3
  403dca:	f002 0201 	and.w	r2, r2, #1
  403dce:	f04f 0e05 	mov.w	lr, #5
  403dd2:	431a      	orrs	r2, r3
  403dd4:	2b0f      	cmp	r3, #15
  403dd6:	6062      	str	r2, [r4, #4]
  403dd8:	f8c0 e004 	str.w	lr, [r0, #4]
  403ddc:	f8c0 e008 	str.w	lr, [r0, #8]
  403de0:	f200 8109 	bhi.w	403ff6 <_malloc_r+0x4e2>
  403de4:	4b1b      	ldr	r3, [pc, #108]	; (403e54 <_malloc_r+0x340>)
  403de6:	68bc      	ldr	r4, [r7, #8]
  403de8:	681a      	ldr	r2, [r3, #0]
  403dea:	4291      	cmp	r1, r2
  403dec:	bf88      	it	hi
  403dee:	6019      	strhi	r1, [r3, #0]
  403df0:	4b19      	ldr	r3, [pc, #100]	; (403e58 <_malloc_r+0x344>)
  403df2:	681a      	ldr	r2, [r3, #0]
  403df4:	4291      	cmp	r1, r2
  403df6:	6862      	ldr	r2, [r4, #4]
  403df8:	bf88      	it	hi
  403dfa:	6019      	strhi	r1, [r3, #0]
  403dfc:	f022 0203 	bic.w	r2, r2, #3
  403e00:	4295      	cmp	r5, r2
  403e02:	eba2 0305 	sub.w	r3, r2, r5
  403e06:	d801      	bhi.n	403e0c <_malloc_r+0x2f8>
  403e08:	2b0f      	cmp	r3, #15
  403e0a:	dc04      	bgt.n	403e16 <_malloc_r+0x302>
  403e0c:	4630      	mov	r0, r6
  403e0e:	f000 fa5d 	bl	4042cc <__malloc_unlock>
  403e12:	2400      	movs	r4, #0
  403e14:	e6aa      	b.n	403b6c <_malloc_r+0x58>
  403e16:	1962      	adds	r2, r4, r5
  403e18:	f043 0301 	orr.w	r3, r3, #1
  403e1c:	f045 0501 	orr.w	r5, r5, #1
  403e20:	6065      	str	r5, [r4, #4]
  403e22:	4630      	mov	r0, r6
  403e24:	60ba      	str	r2, [r7, #8]
  403e26:	6053      	str	r3, [r2, #4]
  403e28:	f000 fa50 	bl	4042cc <__malloc_unlock>
  403e2c:	3408      	adds	r4, #8
  403e2e:	4620      	mov	r0, r4
  403e30:	b003      	add	sp, #12
  403e32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403e36:	2814      	cmp	r0, #20
  403e38:	d968      	bls.n	403f0c <_malloc_r+0x3f8>
  403e3a:	2854      	cmp	r0, #84	; 0x54
  403e3c:	f200 8097 	bhi.w	403f6e <_malloc_r+0x45a>
  403e40:	0b28      	lsrs	r0, r5, #12
  403e42:	306e      	adds	r0, #110	; 0x6e
  403e44:	0041      	lsls	r1, r0, #1
  403e46:	e6a5      	b.n	403b94 <_malloc_r+0x80>
  403e48:	2000046c 	.word	0x2000046c
  403e4c:	20000920 	.word	0x20000920
  403e50:	20000924 	.word	0x20000924
  403e54:	2000091c 	.word	0x2000091c
  403e58:	20000918 	.word	0x20000918
  403e5c:	20000878 	.word	0x20000878
  403e60:	0a5a      	lsrs	r2, r3, #9
  403e62:	2a04      	cmp	r2, #4
  403e64:	d955      	bls.n	403f12 <_malloc_r+0x3fe>
  403e66:	2a14      	cmp	r2, #20
  403e68:	f200 80a7 	bhi.w	403fba <_malloc_r+0x4a6>
  403e6c:	325b      	adds	r2, #91	; 0x5b
  403e6e:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  403e72:	eb07 0c8c 	add.w	ip, r7, ip, lsl #2
  403e76:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 404034 <_malloc_r+0x520>
  403e7a:	f8dc 1008 	ldr.w	r1, [ip, #8]
  403e7e:	4561      	cmp	r1, ip
  403e80:	d07f      	beq.n	403f82 <_malloc_r+0x46e>
  403e82:	684a      	ldr	r2, [r1, #4]
  403e84:	f022 0203 	bic.w	r2, r2, #3
  403e88:	4293      	cmp	r3, r2
  403e8a:	d202      	bcs.n	403e92 <_malloc_r+0x37e>
  403e8c:	6889      	ldr	r1, [r1, #8]
  403e8e:	458c      	cmp	ip, r1
  403e90:	d1f7      	bne.n	403e82 <_malloc_r+0x36e>
  403e92:	68ca      	ldr	r2, [r1, #12]
  403e94:	687b      	ldr	r3, [r7, #4]
  403e96:	60e2      	str	r2, [r4, #12]
  403e98:	60a1      	str	r1, [r4, #8]
  403e9a:	6094      	str	r4, [r2, #8]
  403e9c:	60cc      	str	r4, [r1, #12]
  403e9e:	e6bb      	b.n	403c18 <_malloc_r+0x104>
  403ea0:	1963      	adds	r3, r4, r5
  403ea2:	f042 0701 	orr.w	r7, r2, #1
  403ea6:	f045 0501 	orr.w	r5, r5, #1
  403eaa:	6065      	str	r5, [r4, #4]
  403eac:	4630      	mov	r0, r6
  403eae:	614b      	str	r3, [r1, #20]
  403eb0:	610b      	str	r3, [r1, #16]
  403eb2:	f8c3 e00c 	str.w	lr, [r3, #12]
  403eb6:	f8c3 e008 	str.w	lr, [r3, #8]
  403eba:	605f      	str	r7, [r3, #4]
  403ebc:	509a      	str	r2, [r3, r2]
  403ebe:	3408      	adds	r4, #8
  403ec0:	f000 fa04 	bl	4042cc <__malloc_unlock>
  403ec4:	e652      	b.n	403b6c <_malloc_r+0x58>
  403ec6:	684b      	ldr	r3, [r1, #4]
  403ec8:	e6a6      	b.n	403c18 <_malloc_r+0x104>
  403eca:	f109 0901 	add.w	r9, r9, #1
  403ece:	f019 0f03 	tst.w	r9, #3
  403ed2:	f10c 0c08 	add.w	ip, ip, #8
  403ed6:	f47f aeb1 	bne.w	403c3c <_malloc_r+0x128>
  403eda:	e02c      	b.n	403f36 <_malloc_r+0x422>
  403edc:	f104 0308 	add.w	r3, r4, #8
  403ee0:	6964      	ldr	r4, [r4, #20]
  403ee2:	42a3      	cmp	r3, r4
  403ee4:	bf08      	it	eq
  403ee6:	3002      	addeq	r0, #2
  403ee8:	f43f ae69 	beq.w	403bbe <_malloc_r+0xaa>
  403eec:	e62e      	b.n	403b4c <_malloc_r+0x38>
  403eee:	441a      	add	r2, r3
  403ef0:	461c      	mov	r4, r3
  403ef2:	6851      	ldr	r1, [r2, #4]
  403ef4:	68db      	ldr	r3, [r3, #12]
  403ef6:	f854 5f08 	ldr.w	r5, [r4, #8]!
  403efa:	f041 0101 	orr.w	r1, r1, #1
  403efe:	6051      	str	r1, [r2, #4]
  403f00:	4630      	mov	r0, r6
  403f02:	60eb      	str	r3, [r5, #12]
  403f04:	609d      	str	r5, [r3, #8]
  403f06:	f000 f9e1 	bl	4042cc <__malloc_unlock>
  403f0a:	e62f      	b.n	403b6c <_malloc_r+0x58>
  403f0c:	305b      	adds	r0, #91	; 0x5b
  403f0e:	0041      	lsls	r1, r0, #1
  403f10:	e640      	b.n	403b94 <_malloc_r+0x80>
  403f12:	099a      	lsrs	r2, r3, #6
  403f14:	3238      	adds	r2, #56	; 0x38
  403f16:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  403f1a:	e7aa      	b.n	403e72 <_malloc_r+0x35e>
  403f1c:	42bc      	cmp	r4, r7
  403f1e:	4b45      	ldr	r3, [pc, #276]	; (404034 <_malloc_r+0x520>)
  403f20:	f43f af0e 	beq.w	403d40 <_malloc_r+0x22c>
  403f24:	689c      	ldr	r4, [r3, #8]
  403f26:	6862      	ldr	r2, [r4, #4]
  403f28:	f022 0203 	bic.w	r2, r2, #3
  403f2c:	e768      	b.n	403e00 <_malloc_r+0x2ec>
  403f2e:	f8d8 8000 	ldr.w	r8, [r8]
  403f32:	4598      	cmp	r8, r3
  403f34:	d17c      	bne.n	404030 <_malloc_r+0x51c>
  403f36:	f010 0f03 	tst.w	r0, #3
  403f3a:	f1a8 0308 	sub.w	r3, r8, #8
  403f3e:	f100 30ff 	add.w	r0, r0, #4294967295
  403f42:	d1f4      	bne.n	403f2e <_malloc_r+0x41a>
  403f44:	687b      	ldr	r3, [r7, #4]
  403f46:	ea23 0304 	bic.w	r3, r3, r4
  403f4a:	607b      	str	r3, [r7, #4]
  403f4c:	0064      	lsls	r4, r4, #1
  403f4e:	429c      	cmp	r4, r3
  403f50:	f63f aeca 	bhi.w	403ce8 <_malloc_r+0x1d4>
  403f54:	2c00      	cmp	r4, #0
  403f56:	f43f aec7 	beq.w	403ce8 <_malloc_r+0x1d4>
  403f5a:	4223      	tst	r3, r4
  403f5c:	4648      	mov	r0, r9
  403f5e:	f47f ae69 	bne.w	403c34 <_malloc_r+0x120>
  403f62:	0064      	lsls	r4, r4, #1
  403f64:	4223      	tst	r3, r4
  403f66:	f100 0004 	add.w	r0, r0, #4
  403f6a:	d0fa      	beq.n	403f62 <_malloc_r+0x44e>
  403f6c:	e662      	b.n	403c34 <_malloc_r+0x120>
  403f6e:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
  403f72:	d818      	bhi.n	403fa6 <_malloc_r+0x492>
  403f74:	0be8      	lsrs	r0, r5, #15
  403f76:	3077      	adds	r0, #119	; 0x77
  403f78:	0041      	lsls	r1, r0, #1
  403f7a:	e60b      	b.n	403b94 <_malloc_r+0x80>
  403f7c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  403f80:	e6fb      	b.n	403d7a <_malloc_r+0x266>
  403f82:	f8d8 3004 	ldr.w	r3, [r8, #4]
  403f86:	1092      	asrs	r2, r2, #2
  403f88:	f04f 0c01 	mov.w	ip, #1
  403f8c:	fa0c f202 	lsl.w	r2, ip, r2
  403f90:	4313      	orrs	r3, r2
  403f92:	f8c8 3004 	str.w	r3, [r8, #4]
  403f96:	460a      	mov	r2, r1
  403f98:	e77d      	b.n	403e96 <_malloc_r+0x382>
  403f9a:	2301      	movs	r3, #1
  403f9c:	f8c9 3004 	str.w	r3, [r9, #4]
  403fa0:	464c      	mov	r4, r9
  403fa2:	2200      	movs	r2, #0
  403fa4:	e72c      	b.n	403e00 <_malloc_r+0x2ec>
  403fa6:	f240 5354 	movw	r3, #1364	; 0x554
  403faa:	4298      	cmp	r0, r3
  403fac:	d81c      	bhi.n	403fe8 <_malloc_r+0x4d4>
  403fae:	0ca8      	lsrs	r0, r5, #18
  403fb0:	307c      	adds	r0, #124	; 0x7c
  403fb2:	0041      	lsls	r1, r0, #1
  403fb4:	e5ee      	b.n	403b94 <_malloc_r+0x80>
  403fb6:	3210      	adds	r2, #16
  403fb8:	e6b4      	b.n	403d24 <_malloc_r+0x210>
  403fba:	2a54      	cmp	r2, #84	; 0x54
  403fbc:	d823      	bhi.n	404006 <_malloc_r+0x4f2>
  403fbe:	0b1a      	lsrs	r2, r3, #12
  403fc0:	326e      	adds	r2, #110	; 0x6e
  403fc2:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  403fc6:	e754      	b.n	403e72 <_malloc_r+0x35e>
  403fc8:	68bc      	ldr	r4, [r7, #8]
  403fca:	6862      	ldr	r2, [r4, #4]
  403fcc:	f022 0203 	bic.w	r2, r2, #3
  403fd0:	e716      	b.n	403e00 <_malloc_r+0x2ec>
  403fd2:	f3cb 000b 	ubfx	r0, fp, #0, #12
  403fd6:	2800      	cmp	r0, #0
  403fd8:	f47f aeb9 	bne.w	403d4e <_malloc_r+0x23a>
  403fdc:	4442      	add	r2, r8
  403fde:	68bb      	ldr	r3, [r7, #8]
  403fe0:	f042 0201 	orr.w	r2, r2, #1
  403fe4:	605a      	str	r2, [r3, #4]
  403fe6:	e6fd      	b.n	403de4 <_malloc_r+0x2d0>
  403fe8:	21fc      	movs	r1, #252	; 0xfc
  403fea:	207e      	movs	r0, #126	; 0x7e
  403fec:	e5d2      	b.n	403b94 <_malloc_r+0x80>
  403fee:	2201      	movs	r2, #1
  403ff0:	f04f 0a00 	mov.w	sl, #0
  403ff4:	e6d4      	b.n	403da0 <_malloc_r+0x28c>
  403ff6:	f104 0108 	add.w	r1, r4, #8
  403ffa:	4630      	mov	r0, r6
  403ffc:	f7ff fcae 	bl	40395c <_free_r>
  404000:	f8da 1000 	ldr.w	r1, [sl]
  404004:	e6ee      	b.n	403de4 <_malloc_r+0x2d0>
  404006:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40400a:	d804      	bhi.n	404016 <_malloc_r+0x502>
  40400c:	0bda      	lsrs	r2, r3, #15
  40400e:	3277      	adds	r2, #119	; 0x77
  404010:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  404014:	e72d      	b.n	403e72 <_malloc_r+0x35e>
  404016:	f240 5154 	movw	r1, #1364	; 0x554
  40401a:	428a      	cmp	r2, r1
  40401c:	d804      	bhi.n	404028 <_malloc_r+0x514>
  40401e:	0c9a      	lsrs	r2, r3, #18
  404020:	327c      	adds	r2, #124	; 0x7c
  404022:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  404026:	e724      	b.n	403e72 <_malloc_r+0x35e>
  404028:	f04f 0cfc 	mov.w	ip, #252	; 0xfc
  40402c:	227e      	movs	r2, #126	; 0x7e
  40402e:	e720      	b.n	403e72 <_malloc_r+0x35e>
  404030:	687b      	ldr	r3, [r7, #4]
  404032:	e78b      	b.n	403f4c <_malloc_r+0x438>
  404034:	2000046c 	.word	0x2000046c

00404038 <memchr>:
  404038:	0783      	lsls	r3, r0, #30
  40403a:	b470      	push	{r4, r5, r6}
  40403c:	b2c9      	uxtb	r1, r1
  40403e:	d040      	beq.n	4040c2 <memchr+0x8a>
  404040:	1e54      	subs	r4, r2, #1
  404042:	2a00      	cmp	r2, #0
  404044:	d03f      	beq.n	4040c6 <memchr+0x8e>
  404046:	7803      	ldrb	r3, [r0, #0]
  404048:	428b      	cmp	r3, r1
  40404a:	bf18      	it	ne
  40404c:	1c43      	addne	r3, r0, #1
  40404e:	d106      	bne.n	40405e <memchr+0x26>
  404050:	e01d      	b.n	40408e <memchr+0x56>
  404052:	b1f4      	cbz	r4, 404092 <memchr+0x5a>
  404054:	7802      	ldrb	r2, [r0, #0]
  404056:	428a      	cmp	r2, r1
  404058:	f104 34ff 	add.w	r4, r4, #4294967295
  40405c:	d017      	beq.n	40408e <memchr+0x56>
  40405e:	f013 0f03 	tst.w	r3, #3
  404062:	4618      	mov	r0, r3
  404064:	f103 0301 	add.w	r3, r3, #1
  404068:	d1f3      	bne.n	404052 <memchr+0x1a>
  40406a:	2c03      	cmp	r4, #3
  40406c:	d814      	bhi.n	404098 <memchr+0x60>
  40406e:	b184      	cbz	r4, 404092 <memchr+0x5a>
  404070:	7803      	ldrb	r3, [r0, #0]
  404072:	428b      	cmp	r3, r1
  404074:	d00b      	beq.n	40408e <memchr+0x56>
  404076:	1905      	adds	r5, r0, r4
  404078:	1c43      	adds	r3, r0, #1
  40407a:	e002      	b.n	404082 <memchr+0x4a>
  40407c:	7802      	ldrb	r2, [r0, #0]
  40407e:	428a      	cmp	r2, r1
  404080:	d005      	beq.n	40408e <memchr+0x56>
  404082:	42ab      	cmp	r3, r5
  404084:	4618      	mov	r0, r3
  404086:	f103 0301 	add.w	r3, r3, #1
  40408a:	d1f7      	bne.n	40407c <memchr+0x44>
  40408c:	2000      	movs	r0, #0
  40408e:	bc70      	pop	{r4, r5, r6}
  404090:	4770      	bx	lr
  404092:	4620      	mov	r0, r4
  404094:	bc70      	pop	{r4, r5, r6}
  404096:	4770      	bx	lr
  404098:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  40409c:	4602      	mov	r2, r0
  40409e:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  4040a2:	4610      	mov	r0, r2
  4040a4:	3204      	adds	r2, #4
  4040a6:	6803      	ldr	r3, [r0, #0]
  4040a8:	4073      	eors	r3, r6
  4040aa:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
  4040ae:	ea25 0303 	bic.w	r3, r5, r3
  4040b2:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  4040b6:	d1da      	bne.n	40406e <memchr+0x36>
  4040b8:	3c04      	subs	r4, #4
  4040ba:	2c03      	cmp	r4, #3
  4040bc:	4610      	mov	r0, r2
  4040be:	d8f0      	bhi.n	4040a2 <memchr+0x6a>
  4040c0:	e7d5      	b.n	40406e <memchr+0x36>
  4040c2:	4614      	mov	r4, r2
  4040c4:	e7d1      	b.n	40406a <memchr+0x32>
  4040c6:	4610      	mov	r0, r2
  4040c8:	e7e1      	b.n	40408e <memchr+0x56>
  4040ca:	bf00      	nop

004040cc <memcpy>:
  4040cc:	4684      	mov	ip, r0
  4040ce:	ea41 0300 	orr.w	r3, r1, r0
  4040d2:	f013 0303 	ands.w	r3, r3, #3
  4040d6:	d16d      	bne.n	4041b4 <memcpy+0xe8>
  4040d8:	3a40      	subs	r2, #64	; 0x40
  4040da:	d341      	bcc.n	404160 <memcpy+0x94>
  4040dc:	f851 3b04 	ldr.w	r3, [r1], #4
  4040e0:	f840 3b04 	str.w	r3, [r0], #4
  4040e4:	f851 3b04 	ldr.w	r3, [r1], #4
  4040e8:	f840 3b04 	str.w	r3, [r0], #4
  4040ec:	f851 3b04 	ldr.w	r3, [r1], #4
  4040f0:	f840 3b04 	str.w	r3, [r0], #4
  4040f4:	f851 3b04 	ldr.w	r3, [r1], #4
  4040f8:	f840 3b04 	str.w	r3, [r0], #4
  4040fc:	f851 3b04 	ldr.w	r3, [r1], #4
  404100:	f840 3b04 	str.w	r3, [r0], #4
  404104:	f851 3b04 	ldr.w	r3, [r1], #4
  404108:	f840 3b04 	str.w	r3, [r0], #4
  40410c:	f851 3b04 	ldr.w	r3, [r1], #4
  404110:	f840 3b04 	str.w	r3, [r0], #4
  404114:	f851 3b04 	ldr.w	r3, [r1], #4
  404118:	f840 3b04 	str.w	r3, [r0], #4
  40411c:	f851 3b04 	ldr.w	r3, [r1], #4
  404120:	f840 3b04 	str.w	r3, [r0], #4
  404124:	f851 3b04 	ldr.w	r3, [r1], #4
  404128:	f840 3b04 	str.w	r3, [r0], #4
  40412c:	f851 3b04 	ldr.w	r3, [r1], #4
  404130:	f840 3b04 	str.w	r3, [r0], #4
  404134:	f851 3b04 	ldr.w	r3, [r1], #4
  404138:	f840 3b04 	str.w	r3, [r0], #4
  40413c:	f851 3b04 	ldr.w	r3, [r1], #4
  404140:	f840 3b04 	str.w	r3, [r0], #4
  404144:	f851 3b04 	ldr.w	r3, [r1], #4
  404148:	f840 3b04 	str.w	r3, [r0], #4
  40414c:	f851 3b04 	ldr.w	r3, [r1], #4
  404150:	f840 3b04 	str.w	r3, [r0], #4
  404154:	f851 3b04 	ldr.w	r3, [r1], #4
  404158:	f840 3b04 	str.w	r3, [r0], #4
  40415c:	3a40      	subs	r2, #64	; 0x40
  40415e:	d2bd      	bcs.n	4040dc <memcpy+0x10>
  404160:	3230      	adds	r2, #48	; 0x30
  404162:	d311      	bcc.n	404188 <memcpy+0xbc>
  404164:	f851 3b04 	ldr.w	r3, [r1], #4
  404168:	f840 3b04 	str.w	r3, [r0], #4
  40416c:	f851 3b04 	ldr.w	r3, [r1], #4
  404170:	f840 3b04 	str.w	r3, [r0], #4
  404174:	f851 3b04 	ldr.w	r3, [r1], #4
  404178:	f840 3b04 	str.w	r3, [r0], #4
  40417c:	f851 3b04 	ldr.w	r3, [r1], #4
  404180:	f840 3b04 	str.w	r3, [r0], #4
  404184:	3a10      	subs	r2, #16
  404186:	d2ed      	bcs.n	404164 <memcpy+0x98>
  404188:	320c      	adds	r2, #12
  40418a:	d305      	bcc.n	404198 <memcpy+0xcc>
  40418c:	f851 3b04 	ldr.w	r3, [r1], #4
  404190:	f840 3b04 	str.w	r3, [r0], #4
  404194:	3a04      	subs	r2, #4
  404196:	d2f9      	bcs.n	40418c <memcpy+0xc0>
  404198:	3204      	adds	r2, #4
  40419a:	d008      	beq.n	4041ae <memcpy+0xe2>
  40419c:	07d2      	lsls	r2, r2, #31
  40419e:	bf1c      	itt	ne
  4041a0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4041a4:	f800 3b01 	strbne.w	r3, [r0], #1
  4041a8:	d301      	bcc.n	4041ae <memcpy+0xe2>
  4041aa:	880b      	ldrh	r3, [r1, #0]
  4041ac:	8003      	strh	r3, [r0, #0]
  4041ae:	4660      	mov	r0, ip
  4041b0:	4770      	bx	lr
  4041b2:	bf00      	nop
  4041b4:	2a08      	cmp	r2, #8
  4041b6:	d313      	bcc.n	4041e0 <memcpy+0x114>
  4041b8:	078b      	lsls	r3, r1, #30
  4041ba:	d08d      	beq.n	4040d8 <memcpy+0xc>
  4041bc:	f010 0303 	ands.w	r3, r0, #3
  4041c0:	d08a      	beq.n	4040d8 <memcpy+0xc>
  4041c2:	f1c3 0304 	rsb	r3, r3, #4
  4041c6:	1ad2      	subs	r2, r2, r3
  4041c8:	07db      	lsls	r3, r3, #31
  4041ca:	bf1c      	itt	ne
  4041cc:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4041d0:	f800 3b01 	strbne.w	r3, [r0], #1
  4041d4:	d380      	bcc.n	4040d8 <memcpy+0xc>
  4041d6:	f831 3b02 	ldrh.w	r3, [r1], #2
  4041da:	f820 3b02 	strh.w	r3, [r0], #2
  4041de:	e77b      	b.n	4040d8 <memcpy+0xc>
  4041e0:	3a04      	subs	r2, #4
  4041e2:	d3d9      	bcc.n	404198 <memcpy+0xcc>
  4041e4:	3a01      	subs	r2, #1
  4041e6:	f811 3b01 	ldrb.w	r3, [r1], #1
  4041ea:	f800 3b01 	strb.w	r3, [r0], #1
  4041ee:	d2f9      	bcs.n	4041e4 <memcpy+0x118>
  4041f0:	780b      	ldrb	r3, [r1, #0]
  4041f2:	7003      	strb	r3, [r0, #0]
  4041f4:	784b      	ldrb	r3, [r1, #1]
  4041f6:	7043      	strb	r3, [r0, #1]
  4041f8:	788b      	ldrb	r3, [r1, #2]
  4041fa:	7083      	strb	r3, [r0, #2]
  4041fc:	4660      	mov	r0, ip
  4041fe:	4770      	bx	lr

00404200 <memmove>:
  404200:	4288      	cmp	r0, r1
  404202:	b5f0      	push	{r4, r5, r6, r7, lr}
  404204:	d90d      	bls.n	404222 <memmove+0x22>
  404206:	188b      	adds	r3, r1, r2
  404208:	4298      	cmp	r0, r3
  40420a:	d20a      	bcs.n	404222 <memmove+0x22>
  40420c:	1881      	adds	r1, r0, r2
  40420e:	2a00      	cmp	r2, #0
  404210:	d054      	beq.n	4042bc <memmove+0xbc>
  404212:	1a9a      	subs	r2, r3, r2
  404214:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  404218:	f801 4d01 	strb.w	r4, [r1, #-1]!
  40421c:	4293      	cmp	r3, r2
  40421e:	d1f9      	bne.n	404214 <memmove+0x14>
  404220:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404222:	2a0f      	cmp	r2, #15
  404224:	d948      	bls.n	4042b8 <memmove+0xb8>
  404226:	ea40 0301 	orr.w	r3, r0, r1
  40422a:	079b      	lsls	r3, r3, #30
  40422c:	d147      	bne.n	4042be <memmove+0xbe>
  40422e:	f100 0410 	add.w	r4, r0, #16
  404232:	f101 0310 	add.w	r3, r1, #16
  404236:	4615      	mov	r5, r2
  404238:	f853 6c10 	ldr.w	r6, [r3, #-16]
  40423c:	f844 6c10 	str.w	r6, [r4, #-16]
  404240:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  404244:	f844 6c0c 	str.w	r6, [r4, #-12]
  404248:	f853 6c08 	ldr.w	r6, [r3, #-8]
  40424c:	f844 6c08 	str.w	r6, [r4, #-8]
  404250:	3d10      	subs	r5, #16
  404252:	f853 6c04 	ldr.w	r6, [r3, #-4]
  404256:	f844 6c04 	str.w	r6, [r4, #-4]
  40425a:	2d0f      	cmp	r5, #15
  40425c:	f103 0310 	add.w	r3, r3, #16
  404260:	f104 0410 	add.w	r4, r4, #16
  404264:	d8e8      	bhi.n	404238 <memmove+0x38>
  404266:	f1a2 0310 	sub.w	r3, r2, #16
  40426a:	f023 030f 	bic.w	r3, r3, #15
  40426e:	f002 0e0f 	and.w	lr, r2, #15
  404272:	3310      	adds	r3, #16
  404274:	f1be 0f03 	cmp.w	lr, #3
  404278:	4419      	add	r1, r3
  40427a:	4403      	add	r3, r0
  40427c:	d921      	bls.n	4042c2 <memmove+0xc2>
  40427e:	1f1e      	subs	r6, r3, #4
  404280:	460d      	mov	r5, r1
  404282:	4674      	mov	r4, lr
  404284:	3c04      	subs	r4, #4
  404286:	f855 7b04 	ldr.w	r7, [r5], #4
  40428a:	f846 7f04 	str.w	r7, [r6, #4]!
  40428e:	2c03      	cmp	r4, #3
  404290:	d8f8      	bhi.n	404284 <memmove+0x84>
  404292:	f1ae 0404 	sub.w	r4, lr, #4
  404296:	f024 0403 	bic.w	r4, r4, #3
  40429a:	3404      	adds	r4, #4
  40429c:	4423      	add	r3, r4
  40429e:	4421      	add	r1, r4
  4042a0:	f002 0203 	and.w	r2, r2, #3
  4042a4:	b152      	cbz	r2, 4042bc <memmove+0xbc>
  4042a6:	3b01      	subs	r3, #1
  4042a8:	440a      	add	r2, r1
  4042aa:	f811 4b01 	ldrb.w	r4, [r1], #1
  4042ae:	f803 4f01 	strb.w	r4, [r3, #1]!
  4042b2:	4291      	cmp	r1, r2
  4042b4:	d1f9      	bne.n	4042aa <memmove+0xaa>
  4042b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4042b8:	4603      	mov	r3, r0
  4042ba:	e7f3      	b.n	4042a4 <memmove+0xa4>
  4042bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4042be:	4603      	mov	r3, r0
  4042c0:	e7f1      	b.n	4042a6 <memmove+0xa6>
  4042c2:	4672      	mov	r2, lr
  4042c4:	e7ee      	b.n	4042a4 <memmove+0xa4>
  4042c6:	bf00      	nop

004042c8 <__malloc_lock>:
  4042c8:	4770      	bx	lr
  4042ca:	bf00      	nop

004042cc <__malloc_unlock>:
  4042cc:	4770      	bx	lr
  4042ce:	bf00      	nop

004042d0 <_Balloc>:
  4042d0:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4042d2:	b570      	push	{r4, r5, r6, lr}
  4042d4:	4605      	mov	r5, r0
  4042d6:	460c      	mov	r4, r1
  4042d8:	b14b      	cbz	r3, 4042ee <_Balloc+0x1e>
  4042da:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  4042de:	b180      	cbz	r0, 404302 <_Balloc+0x32>
  4042e0:	6802      	ldr	r2, [r0, #0]
  4042e2:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  4042e6:	2300      	movs	r3, #0
  4042e8:	6103      	str	r3, [r0, #16]
  4042ea:	60c3      	str	r3, [r0, #12]
  4042ec:	bd70      	pop	{r4, r5, r6, pc}
  4042ee:	2104      	movs	r1, #4
  4042f0:	2221      	movs	r2, #33	; 0x21
  4042f2:	f000 fe17 	bl	404f24 <_calloc_r>
  4042f6:	64e8      	str	r0, [r5, #76]	; 0x4c
  4042f8:	4603      	mov	r3, r0
  4042fa:	2800      	cmp	r0, #0
  4042fc:	d1ed      	bne.n	4042da <_Balloc+0xa>
  4042fe:	2000      	movs	r0, #0
  404300:	bd70      	pop	{r4, r5, r6, pc}
  404302:	2101      	movs	r1, #1
  404304:	fa01 f604 	lsl.w	r6, r1, r4
  404308:	1d72      	adds	r2, r6, #5
  40430a:	4628      	mov	r0, r5
  40430c:	0092      	lsls	r2, r2, #2
  40430e:	f000 fe09 	bl	404f24 <_calloc_r>
  404312:	2800      	cmp	r0, #0
  404314:	d0f3      	beq.n	4042fe <_Balloc+0x2e>
  404316:	6044      	str	r4, [r0, #4]
  404318:	6086      	str	r6, [r0, #8]
  40431a:	e7e4      	b.n	4042e6 <_Balloc+0x16>

0040431c <_Bfree>:
  40431c:	b131      	cbz	r1, 40432c <_Bfree+0x10>
  40431e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  404320:	684a      	ldr	r2, [r1, #4]
  404322:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  404326:	6008      	str	r0, [r1, #0]
  404328:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  40432c:	4770      	bx	lr
  40432e:	bf00      	nop

00404330 <__multadd>:
  404330:	b5f0      	push	{r4, r5, r6, r7, lr}
  404332:	690c      	ldr	r4, [r1, #16]
  404334:	b083      	sub	sp, #12
  404336:	460d      	mov	r5, r1
  404338:	4606      	mov	r6, r0
  40433a:	f101 0e14 	add.w	lr, r1, #20
  40433e:	2700      	movs	r7, #0
  404340:	f8de 1000 	ldr.w	r1, [lr]
  404344:	b288      	uxth	r0, r1
  404346:	0c09      	lsrs	r1, r1, #16
  404348:	fb02 3300 	mla	r3, r2, r0, r3
  40434c:	fb02 f101 	mul.w	r1, r2, r1
  404350:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  404354:	3701      	adds	r7, #1
  404356:	b29b      	uxth	r3, r3
  404358:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  40435c:	42bc      	cmp	r4, r7
  40435e:	f84e 3b04 	str.w	r3, [lr], #4
  404362:	ea4f 4311 	mov.w	r3, r1, lsr #16
  404366:	dceb      	bgt.n	404340 <__multadd+0x10>
  404368:	b13b      	cbz	r3, 40437a <__multadd+0x4a>
  40436a:	68aa      	ldr	r2, [r5, #8]
  40436c:	4294      	cmp	r4, r2
  40436e:	da07      	bge.n	404380 <__multadd+0x50>
  404370:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  404374:	3401      	adds	r4, #1
  404376:	6153      	str	r3, [r2, #20]
  404378:	612c      	str	r4, [r5, #16]
  40437a:	4628      	mov	r0, r5
  40437c:	b003      	add	sp, #12
  40437e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404380:	6869      	ldr	r1, [r5, #4]
  404382:	9301      	str	r3, [sp, #4]
  404384:	3101      	adds	r1, #1
  404386:	4630      	mov	r0, r6
  404388:	f7ff ffa2 	bl	4042d0 <_Balloc>
  40438c:	692a      	ldr	r2, [r5, #16]
  40438e:	3202      	adds	r2, #2
  404390:	f105 010c 	add.w	r1, r5, #12
  404394:	4607      	mov	r7, r0
  404396:	0092      	lsls	r2, r2, #2
  404398:	300c      	adds	r0, #12
  40439a:	f7ff fe97 	bl	4040cc <memcpy>
  40439e:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  4043a0:	6869      	ldr	r1, [r5, #4]
  4043a2:	9b01      	ldr	r3, [sp, #4]
  4043a4:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  4043a8:	6028      	str	r0, [r5, #0]
  4043aa:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  4043ae:	463d      	mov	r5, r7
  4043b0:	e7de      	b.n	404370 <__multadd+0x40>
  4043b2:	bf00      	nop

004043b4 <__hi0bits>:
  4043b4:	0c03      	lsrs	r3, r0, #16
  4043b6:	041b      	lsls	r3, r3, #16
  4043b8:	b9b3      	cbnz	r3, 4043e8 <__hi0bits+0x34>
  4043ba:	0400      	lsls	r0, r0, #16
  4043bc:	2310      	movs	r3, #16
  4043be:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  4043c2:	bf04      	itt	eq
  4043c4:	0200      	lsleq	r0, r0, #8
  4043c6:	3308      	addeq	r3, #8
  4043c8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  4043cc:	bf04      	itt	eq
  4043ce:	0100      	lsleq	r0, r0, #4
  4043d0:	3304      	addeq	r3, #4
  4043d2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  4043d6:	bf04      	itt	eq
  4043d8:	0080      	lsleq	r0, r0, #2
  4043da:	3302      	addeq	r3, #2
  4043dc:	2800      	cmp	r0, #0
  4043de:	db07      	blt.n	4043f0 <__hi0bits+0x3c>
  4043e0:	0042      	lsls	r2, r0, #1
  4043e2:	d403      	bmi.n	4043ec <__hi0bits+0x38>
  4043e4:	2020      	movs	r0, #32
  4043e6:	4770      	bx	lr
  4043e8:	2300      	movs	r3, #0
  4043ea:	e7e8      	b.n	4043be <__hi0bits+0xa>
  4043ec:	1c58      	adds	r0, r3, #1
  4043ee:	4770      	bx	lr
  4043f0:	4618      	mov	r0, r3
  4043f2:	4770      	bx	lr

004043f4 <__lo0bits>:
  4043f4:	6803      	ldr	r3, [r0, #0]
  4043f6:	f013 0207 	ands.w	r2, r3, #7
  4043fa:	d007      	beq.n	40440c <__lo0bits+0x18>
  4043fc:	07d9      	lsls	r1, r3, #31
  4043fe:	d420      	bmi.n	404442 <__lo0bits+0x4e>
  404400:	079a      	lsls	r2, r3, #30
  404402:	d420      	bmi.n	404446 <__lo0bits+0x52>
  404404:	089b      	lsrs	r3, r3, #2
  404406:	6003      	str	r3, [r0, #0]
  404408:	2002      	movs	r0, #2
  40440a:	4770      	bx	lr
  40440c:	b299      	uxth	r1, r3
  40440e:	b909      	cbnz	r1, 404414 <__lo0bits+0x20>
  404410:	0c1b      	lsrs	r3, r3, #16
  404412:	2210      	movs	r2, #16
  404414:	f013 0fff 	tst.w	r3, #255	; 0xff
  404418:	bf04      	itt	eq
  40441a:	0a1b      	lsreq	r3, r3, #8
  40441c:	3208      	addeq	r2, #8
  40441e:	0719      	lsls	r1, r3, #28
  404420:	bf04      	itt	eq
  404422:	091b      	lsreq	r3, r3, #4
  404424:	3204      	addeq	r2, #4
  404426:	0799      	lsls	r1, r3, #30
  404428:	bf04      	itt	eq
  40442a:	089b      	lsreq	r3, r3, #2
  40442c:	3202      	addeq	r2, #2
  40442e:	07d9      	lsls	r1, r3, #31
  404430:	d404      	bmi.n	40443c <__lo0bits+0x48>
  404432:	085b      	lsrs	r3, r3, #1
  404434:	d101      	bne.n	40443a <__lo0bits+0x46>
  404436:	2020      	movs	r0, #32
  404438:	4770      	bx	lr
  40443a:	3201      	adds	r2, #1
  40443c:	6003      	str	r3, [r0, #0]
  40443e:	4610      	mov	r0, r2
  404440:	4770      	bx	lr
  404442:	2000      	movs	r0, #0
  404444:	4770      	bx	lr
  404446:	085b      	lsrs	r3, r3, #1
  404448:	6003      	str	r3, [r0, #0]
  40444a:	2001      	movs	r0, #1
  40444c:	4770      	bx	lr
  40444e:	bf00      	nop

00404450 <__i2b>:
  404450:	b510      	push	{r4, lr}
  404452:	460c      	mov	r4, r1
  404454:	2101      	movs	r1, #1
  404456:	f7ff ff3b 	bl	4042d0 <_Balloc>
  40445a:	2201      	movs	r2, #1
  40445c:	6144      	str	r4, [r0, #20]
  40445e:	6102      	str	r2, [r0, #16]
  404460:	bd10      	pop	{r4, pc}
  404462:	bf00      	nop

00404464 <__multiply>:
  404464:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404468:	690f      	ldr	r7, [r1, #16]
  40446a:	6916      	ldr	r6, [r2, #16]
  40446c:	42b7      	cmp	r7, r6
  40446e:	b083      	sub	sp, #12
  404470:	460d      	mov	r5, r1
  404472:	4614      	mov	r4, r2
  404474:	f2c0 808d 	blt.w	404592 <__multiply+0x12e>
  404478:	4633      	mov	r3, r6
  40447a:	463e      	mov	r6, r7
  40447c:	461f      	mov	r7, r3
  40447e:	68ab      	ldr	r3, [r5, #8]
  404480:	6869      	ldr	r1, [r5, #4]
  404482:	eb06 0807 	add.w	r8, r6, r7
  404486:	4598      	cmp	r8, r3
  404488:	bfc8      	it	gt
  40448a:	3101      	addgt	r1, #1
  40448c:	f7ff ff20 	bl	4042d0 <_Balloc>
  404490:	f100 0c14 	add.w	ip, r0, #20
  404494:	eb0c 0988 	add.w	r9, ip, r8, lsl #2
  404498:	45cc      	cmp	ip, r9
  40449a:	9000      	str	r0, [sp, #0]
  40449c:	d205      	bcs.n	4044aa <__multiply+0x46>
  40449e:	4663      	mov	r3, ip
  4044a0:	2100      	movs	r1, #0
  4044a2:	f843 1b04 	str.w	r1, [r3], #4
  4044a6:	4599      	cmp	r9, r3
  4044a8:	d8fb      	bhi.n	4044a2 <__multiply+0x3e>
  4044aa:	f104 0214 	add.w	r2, r4, #20
  4044ae:	eb02 0a87 	add.w	sl, r2, r7, lsl #2
  4044b2:	f105 0314 	add.w	r3, r5, #20
  4044b6:	4552      	cmp	r2, sl
  4044b8:	eb03 0e86 	add.w	lr, r3, r6, lsl #2
  4044bc:	d254      	bcs.n	404568 <__multiply+0x104>
  4044be:	f8cd 9004 	str.w	r9, [sp, #4]
  4044c2:	4699      	mov	r9, r3
  4044c4:	f852 3b04 	ldr.w	r3, [r2], #4
  4044c8:	fa1f fb83 	uxth.w	fp, r3
  4044cc:	f1bb 0f00 	cmp.w	fp, #0
  4044d0:	d020      	beq.n	404514 <__multiply+0xb0>
  4044d2:	2000      	movs	r0, #0
  4044d4:	464f      	mov	r7, r9
  4044d6:	4666      	mov	r6, ip
  4044d8:	4605      	mov	r5, r0
  4044da:	e000      	b.n	4044de <__multiply+0x7a>
  4044dc:	461e      	mov	r6, r3
  4044de:	f857 4b04 	ldr.w	r4, [r7], #4
  4044e2:	6830      	ldr	r0, [r6, #0]
  4044e4:	b2a1      	uxth	r1, r4
  4044e6:	b283      	uxth	r3, r0
  4044e8:	fb0b 3101 	mla	r1, fp, r1, r3
  4044ec:	0c24      	lsrs	r4, r4, #16
  4044ee:	0c00      	lsrs	r0, r0, #16
  4044f0:	194b      	adds	r3, r1, r5
  4044f2:	fb0b 0004 	mla	r0, fp, r4, r0
  4044f6:	eb00 4013 	add.w	r0, r0, r3, lsr #16
  4044fa:	b299      	uxth	r1, r3
  4044fc:	4633      	mov	r3, r6
  4044fe:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
  404502:	45be      	cmp	lr, r7
  404504:	ea4f 4510 	mov.w	r5, r0, lsr #16
  404508:	f843 1b04 	str.w	r1, [r3], #4
  40450c:	d8e6      	bhi.n	4044dc <__multiply+0x78>
  40450e:	6075      	str	r5, [r6, #4]
  404510:	f852 3c04 	ldr.w	r3, [r2, #-4]
  404514:	ea5f 4b13 	movs.w	fp, r3, lsr #16
  404518:	d020      	beq.n	40455c <__multiply+0xf8>
  40451a:	f8dc 3000 	ldr.w	r3, [ip]
  40451e:	4667      	mov	r7, ip
  404520:	4618      	mov	r0, r3
  404522:	464d      	mov	r5, r9
  404524:	2100      	movs	r1, #0
  404526:	e000      	b.n	40452a <__multiply+0xc6>
  404528:	4637      	mov	r7, r6
  40452a:	882c      	ldrh	r4, [r5, #0]
  40452c:	0c00      	lsrs	r0, r0, #16
  40452e:	fb0b 0004 	mla	r0, fp, r4, r0
  404532:	4401      	add	r1, r0
  404534:	b29c      	uxth	r4, r3
  404536:	463e      	mov	r6, r7
  404538:	ea44 4301 	orr.w	r3, r4, r1, lsl #16
  40453c:	f846 3b04 	str.w	r3, [r6], #4
  404540:	6878      	ldr	r0, [r7, #4]
  404542:	f855 4b04 	ldr.w	r4, [r5], #4
  404546:	b283      	uxth	r3, r0
  404548:	0c24      	lsrs	r4, r4, #16
  40454a:	fb0b 3404 	mla	r4, fp, r4, r3
  40454e:	eb04 4311 	add.w	r3, r4, r1, lsr #16
  404552:	45ae      	cmp	lr, r5
  404554:	ea4f 4113 	mov.w	r1, r3, lsr #16
  404558:	d8e6      	bhi.n	404528 <__multiply+0xc4>
  40455a:	607b      	str	r3, [r7, #4]
  40455c:	4592      	cmp	sl, r2
  40455e:	f10c 0c04 	add.w	ip, ip, #4
  404562:	d8af      	bhi.n	4044c4 <__multiply+0x60>
  404564:	f8dd 9004 	ldr.w	r9, [sp, #4]
  404568:	f1b8 0f00 	cmp.w	r8, #0
  40456c:	dd0b      	ble.n	404586 <__multiply+0x122>
  40456e:	f859 3c04 	ldr.w	r3, [r9, #-4]
  404572:	f1a9 0904 	sub.w	r9, r9, #4
  404576:	b11b      	cbz	r3, 404580 <__multiply+0x11c>
  404578:	e005      	b.n	404586 <__multiply+0x122>
  40457a:	f859 3d04 	ldr.w	r3, [r9, #-4]!
  40457e:	b913      	cbnz	r3, 404586 <__multiply+0x122>
  404580:	f1b8 0801 	subs.w	r8, r8, #1
  404584:	d1f9      	bne.n	40457a <__multiply+0x116>
  404586:	9800      	ldr	r0, [sp, #0]
  404588:	f8c0 8010 	str.w	r8, [r0, #16]
  40458c:	b003      	add	sp, #12
  40458e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404592:	4615      	mov	r5, r2
  404594:	460c      	mov	r4, r1
  404596:	e772      	b.n	40447e <__multiply+0x1a>

00404598 <__pow5mult>:
  404598:	f012 0303 	ands.w	r3, r2, #3
  40459c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4045a0:	4614      	mov	r4, r2
  4045a2:	4607      	mov	r7, r0
  4045a4:	460e      	mov	r6, r1
  4045a6:	d12d      	bne.n	404604 <__pow5mult+0x6c>
  4045a8:	10a4      	asrs	r4, r4, #2
  4045aa:	d01c      	beq.n	4045e6 <__pow5mult+0x4e>
  4045ac:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  4045ae:	b395      	cbz	r5, 404616 <__pow5mult+0x7e>
  4045b0:	07e3      	lsls	r3, r4, #31
  4045b2:	f04f 0800 	mov.w	r8, #0
  4045b6:	d406      	bmi.n	4045c6 <__pow5mult+0x2e>
  4045b8:	1064      	asrs	r4, r4, #1
  4045ba:	d014      	beq.n	4045e6 <__pow5mult+0x4e>
  4045bc:	6828      	ldr	r0, [r5, #0]
  4045be:	b1a8      	cbz	r0, 4045ec <__pow5mult+0x54>
  4045c0:	4605      	mov	r5, r0
  4045c2:	07e3      	lsls	r3, r4, #31
  4045c4:	d5f8      	bpl.n	4045b8 <__pow5mult+0x20>
  4045c6:	4638      	mov	r0, r7
  4045c8:	4631      	mov	r1, r6
  4045ca:	462a      	mov	r2, r5
  4045cc:	f7ff ff4a 	bl	404464 <__multiply>
  4045d0:	b1b6      	cbz	r6, 404600 <__pow5mult+0x68>
  4045d2:	6872      	ldr	r2, [r6, #4]
  4045d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4045d6:	1064      	asrs	r4, r4, #1
  4045d8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4045dc:	6031      	str	r1, [r6, #0]
  4045de:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  4045e2:	4606      	mov	r6, r0
  4045e4:	d1ea      	bne.n	4045bc <__pow5mult+0x24>
  4045e6:	4630      	mov	r0, r6
  4045e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4045ec:	4629      	mov	r1, r5
  4045ee:	462a      	mov	r2, r5
  4045f0:	4638      	mov	r0, r7
  4045f2:	f7ff ff37 	bl	404464 <__multiply>
  4045f6:	6028      	str	r0, [r5, #0]
  4045f8:	f8c0 8000 	str.w	r8, [r0]
  4045fc:	4605      	mov	r5, r0
  4045fe:	e7e0      	b.n	4045c2 <__pow5mult+0x2a>
  404600:	4606      	mov	r6, r0
  404602:	e7d9      	b.n	4045b8 <__pow5mult+0x20>
  404604:	1e5a      	subs	r2, r3, #1
  404606:	4d0b      	ldr	r5, [pc, #44]	; (404634 <__pow5mult+0x9c>)
  404608:	2300      	movs	r3, #0
  40460a:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  40460e:	f7ff fe8f 	bl	404330 <__multadd>
  404612:	4606      	mov	r6, r0
  404614:	e7c8      	b.n	4045a8 <__pow5mult+0x10>
  404616:	2101      	movs	r1, #1
  404618:	4638      	mov	r0, r7
  40461a:	f7ff fe59 	bl	4042d0 <_Balloc>
  40461e:	f240 2171 	movw	r1, #625	; 0x271
  404622:	2201      	movs	r2, #1
  404624:	2300      	movs	r3, #0
  404626:	6141      	str	r1, [r0, #20]
  404628:	6102      	str	r2, [r0, #16]
  40462a:	4605      	mov	r5, r0
  40462c:	64b8      	str	r0, [r7, #72]	; 0x48
  40462e:	6003      	str	r3, [r0, #0]
  404630:	e7be      	b.n	4045b0 <__pow5mult+0x18>
  404632:	bf00      	nop
  404634:	00405f70 	.word	0x00405f70

00404638 <__lshift>:
  404638:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40463c:	690f      	ldr	r7, [r1, #16]
  40463e:	688b      	ldr	r3, [r1, #8]
  404640:	ea4f 1962 	mov.w	r9, r2, asr #5
  404644:	444f      	add	r7, r9
  404646:	1c7d      	adds	r5, r7, #1
  404648:	429d      	cmp	r5, r3
  40464a:	460e      	mov	r6, r1
  40464c:	4614      	mov	r4, r2
  40464e:	6849      	ldr	r1, [r1, #4]
  404650:	4680      	mov	r8, r0
  404652:	dd04      	ble.n	40465e <__lshift+0x26>
  404654:	005b      	lsls	r3, r3, #1
  404656:	429d      	cmp	r5, r3
  404658:	f101 0101 	add.w	r1, r1, #1
  40465c:	dcfa      	bgt.n	404654 <__lshift+0x1c>
  40465e:	4640      	mov	r0, r8
  404660:	f7ff fe36 	bl	4042d0 <_Balloc>
  404664:	f1b9 0f00 	cmp.w	r9, #0
  404668:	f100 0114 	add.w	r1, r0, #20
  40466c:	dd09      	ble.n	404682 <__lshift+0x4a>
  40466e:	2300      	movs	r3, #0
  404670:	469e      	mov	lr, r3
  404672:	460a      	mov	r2, r1
  404674:	3301      	adds	r3, #1
  404676:	454b      	cmp	r3, r9
  404678:	f842 eb04 	str.w	lr, [r2], #4
  40467c:	d1fa      	bne.n	404674 <__lshift+0x3c>
  40467e:	eb01 0183 	add.w	r1, r1, r3, lsl #2
  404682:	6932      	ldr	r2, [r6, #16]
  404684:	f106 0314 	add.w	r3, r6, #20
  404688:	f014 0c1f 	ands.w	ip, r4, #31
  40468c:	eb03 0e82 	add.w	lr, r3, r2, lsl #2
  404690:	d01f      	beq.n	4046d2 <__lshift+0x9a>
  404692:	f1cc 0920 	rsb	r9, ip, #32
  404696:	2200      	movs	r2, #0
  404698:	681c      	ldr	r4, [r3, #0]
  40469a:	fa04 f40c 	lsl.w	r4, r4, ip
  40469e:	4314      	orrs	r4, r2
  4046a0:	468a      	mov	sl, r1
  4046a2:	f841 4b04 	str.w	r4, [r1], #4
  4046a6:	f853 4b04 	ldr.w	r4, [r3], #4
  4046aa:	459e      	cmp	lr, r3
  4046ac:	fa24 f209 	lsr.w	r2, r4, r9
  4046b0:	d8f2      	bhi.n	404698 <__lshift+0x60>
  4046b2:	f8ca 2004 	str.w	r2, [sl, #4]
  4046b6:	b102      	cbz	r2, 4046ba <__lshift+0x82>
  4046b8:	1cbd      	adds	r5, r7, #2
  4046ba:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
  4046be:	6872      	ldr	r2, [r6, #4]
  4046c0:	3d01      	subs	r5, #1
  4046c2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4046c6:	6105      	str	r5, [r0, #16]
  4046c8:	6031      	str	r1, [r6, #0]
  4046ca:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  4046ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4046d2:	3904      	subs	r1, #4
  4046d4:	f853 2b04 	ldr.w	r2, [r3], #4
  4046d8:	f841 2f04 	str.w	r2, [r1, #4]!
  4046dc:	459e      	cmp	lr, r3
  4046de:	d8f9      	bhi.n	4046d4 <__lshift+0x9c>
  4046e0:	e7eb      	b.n	4046ba <__lshift+0x82>
  4046e2:	bf00      	nop

004046e4 <__mcmp>:
  4046e4:	6902      	ldr	r2, [r0, #16]
  4046e6:	690b      	ldr	r3, [r1, #16]
  4046e8:	1ad2      	subs	r2, r2, r3
  4046ea:	d113      	bne.n	404714 <__mcmp+0x30>
  4046ec:	009b      	lsls	r3, r3, #2
  4046ee:	3014      	adds	r0, #20
  4046f0:	3114      	adds	r1, #20
  4046f2:	4419      	add	r1, r3
  4046f4:	b410      	push	{r4}
  4046f6:	4403      	add	r3, r0
  4046f8:	e001      	b.n	4046fe <__mcmp+0x1a>
  4046fa:	4298      	cmp	r0, r3
  4046fc:	d20c      	bcs.n	404718 <__mcmp+0x34>
  4046fe:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  404702:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  404706:	4294      	cmp	r4, r2
  404708:	d0f7      	beq.n	4046fa <__mcmp+0x16>
  40470a:	d309      	bcc.n	404720 <__mcmp+0x3c>
  40470c:	2001      	movs	r0, #1
  40470e:	f85d 4b04 	ldr.w	r4, [sp], #4
  404712:	4770      	bx	lr
  404714:	4610      	mov	r0, r2
  404716:	4770      	bx	lr
  404718:	2000      	movs	r0, #0
  40471a:	f85d 4b04 	ldr.w	r4, [sp], #4
  40471e:	4770      	bx	lr
  404720:	f04f 30ff 	mov.w	r0, #4294967295
  404724:	f85d 4b04 	ldr.w	r4, [sp], #4
  404728:	4770      	bx	lr
  40472a:	bf00      	nop

0040472c <__mdiff>:
  40472c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404730:	460e      	mov	r6, r1
  404732:	4605      	mov	r5, r0
  404734:	4611      	mov	r1, r2
  404736:	4630      	mov	r0, r6
  404738:	4614      	mov	r4, r2
  40473a:	f7ff ffd3 	bl	4046e4 <__mcmp>
  40473e:	1e07      	subs	r7, r0, #0
  404740:	d054      	beq.n	4047ec <__mdiff+0xc0>
  404742:	db4d      	blt.n	4047e0 <__mdiff+0xb4>
  404744:	f04f 0800 	mov.w	r8, #0
  404748:	6871      	ldr	r1, [r6, #4]
  40474a:	4628      	mov	r0, r5
  40474c:	f7ff fdc0 	bl	4042d0 <_Balloc>
  404750:	6937      	ldr	r7, [r6, #16]
  404752:	6923      	ldr	r3, [r4, #16]
  404754:	f8c0 800c 	str.w	r8, [r0, #12]
  404758:	3614      	adds	r6, #20
  40475a:	f104 0214 	add.w	r2, r4, #20
  40475e:	eb02 0c83 	add.w	ip, r2, r3, lsl #2
  404762:	f100 0514 	add.w	r5, r0, #20
  404766:	eb06 0e87 	add.w	lr, r6, r7, lsl #2
  40476a:	2300      	movs	r3, #0
  40476c:	f856 8b04 	ldr.w	r8, [r6], #4
  404770:	f852 4b04 	ldr.w	r4, [r2], #4
  404774:	fa13 f388 	uxtah	r3, r3, r8
  404778:	b2a1      	uxth	r1, r4
  40477a:	0c24      	lsrs	r4, r4, #16
  40477c:	1a59      	subs	r1, r3, r1
  40477e:	ebc4 4318 	rsb	r3, r4, r8, lsr #16
  404782:	eb03 4321 	add.w	r3, r3, r1, asr #16
  404786:	b289      	uxth	r1, r1
  404788:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  40478c:	4594      	cmp	ip, r2
  40478e:	f845 1b04 	str.w	r1, [r5], #4
  404792:	ea4f 4323 	mov.w	r3, r3, asr #16
  404796:	4634      	mov	r4, r6
  404798:	d8e8      	bhi.n	40476c <__mdiff+0x40>
  40479a:	45b6      	cmp	lr, r6
  40479c:	46ac      	mov	ip, r5
  40479e:	d915      	bls.n	4047cc <__mdiff+0xa0>
  4047a0:	f854 2b04 	ldr.w	r2, [r4], #4
  4047a4:	fa13 f182 	uxtah	r1, r3, r2
  4047a8:	0c13      	lsrs	r3, r2, #16
  4047aa:	eb03 4321 	add.w	r3, r3, r1, asr #16
  4047ae:	b289      	uxth	r1, r1
  4047b0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  4047b4:	45a6      	cmp	lr, r4
  4047b6:	f845 1b04 	str.w	r1, [r5], #4
  4047ba:	ea4f 4323 	mov.w	r3, r3, asr #16
  4047be:	d8ef      	bhi.n	4047a0 <__mdiff+0x74>
  4047c0:	43f6      	mvns	r6, r6
  4047c2:	4476      	add	r6, lr
  4047c4:	f026 0503 	bic.w	r5, r6, #3
  4047c8:	3504      	adds	r5, #4
  4047ca:	4465      	add	r5, ip
  4047cc:	3d04      	subs	r5, #4
  4047ce:	b921      	cbnz	r1, 4047da <__mdiff+0xae>
  4047d0:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  4047d4:	3f01      	subs	r7, #1
  4047d6:	2b00      	cmp	r3, #0
  4047d8:	d0fa      	beq.n	4047d0 <__mdiff+0xa4>
  4047da:	6107      	str	r7, [r0, #16]
  4047dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4047e0:	4633      	mov	r3, r6
  4047e2:	f04f 0801 	mov.w	r8, #1
  4047e6:	4626      	mov	r6, r4
  4047e8:	461c      	mov	r4, r3
  4047ea:	e7ad      	b.n	404748 <__mdiff+0x1c>
  4047ec:	4628      	mov	r0, r5
  4047ee:	4639      	mov	r1, r7
  4047f0:	f7ff fd6e 	bl	4042d0 <_Balloc>
  4047f4:	2301      	movs	r3, #1
  4047f6:	6147      	str	r7, [r0, #20]
  4047f8:	6103      	str	r3, [r0, #16]
  4047fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4047fe:	bf00      	nop

00404800 <__d2b>:
  404800:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404804:	b082      	sub	sp, #8
  404806:	2101      	movs	r1, #1
  404808:	461c      	mov	r4, r3
  40480a:	f3c3 570a 	ubfx	r7, r3, #20, #11
  40480e:	4615      	mov	r5, r2
  404810:	9e08      	ldr	r6, [sp, #32]
  404812:	f7ff fd5d 	bl	4042d0 <_Balloc>
  404816:	f3c4 0413 	ubfx	r4, r4, #0, #20
  40481a:	4680      	mov	r8, r0
  40481c:	b10f      	cbz	r7, 404822 <__d2b+0x22>
  40481e:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  404822:	9401      	str	r4, [sp, #4]
  404824:	b31d      	cbz	r5, 40486e <__d2b+0x6e>
  404826:	a802      	add	r0, sp, #8
  404828:	f840 5d08 	str.w	r5, [r0, #-8]!
  40482c:	f7ff fde2 	bl	4043f4 <__lo0bits>
  404830:	2800      	cmp	r0, #0
  404832:	d134      	bne.n	40489e <__d2b+0x9e>
  404834:	e89d 000c 	ldmia.w	sp, {r2, r3}
  404838:	f8c8 2014 	str.w	r2, [r8, #20]
  40483c:	2b00      	cmp	r3, #0
  40483e:	bf14      	ite	ne
  404840:	2402      	movne	r4, #2
  404842:	2401      	moveq	r4, #1
  404844:	f8c8 3018 	str.w	r3, [r8, #24]
  404848:	f8c8 4010 	str.w	r4, [r8, #16]
  40484c:	b9df      	cbnz	r7, 404886 <__d2b+0x86>
  40484e:	eb08 0384 	add.w	r3, r8, r4, lsl #2
  404852:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  404856:	6030      	str	r0, [r6, #0]
  404858:	6918      	ldr	r0, [r3, #16]
  40485a:	f7ff fdab 	bl	4043b4 <__hi0bits>
  40485e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404860:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
  404864:	6018      	str	r0, [r3, #0]
  404866:	4640      	mov	r0, r8
  404868:	b002      	add	sp, #8
  40486a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40486e:	a801      	add	r0, sp, #4
  404870:	f7ff fdc0 	bl	4043f4 <__lo0bits>
  404874:	2401      	movs	r4, #1
  404876:	9b01      	ldr	r3, [sp, #4]
  404878:	f8c8 3014 	str.w	r3, [r8, #20]
  40487c:	3020      	adds	r0, #32
  40487e:	f8c8 4010 	str.w	r4, [r8, #16]
  404882:	2f00      	cmp	r7, #0
  404884:	d0e3      	beq.n	40484e <__d2b+0x4e>
  404886:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404888:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  40488c:	4407      	add	r7, r0
  40488e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  404892:	6037      	str	r7, [r6, #0]
  404894:	6018      	str	r0, [r3, #0]
  404896:	4640      	mov	r0, r8
  404898:	b002      	add	sp, #8
  40489a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40489e:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4048a2:	f1c0 0120 	rsb	r1, r0, #32
  4048a6:	fa03 f101 	lsl.w	r1, r3, r1
  4048aa:	430a      	orrs	r2, r1
  4048ac:	40c3      	lsrs	r3, r0
  4048ae:	9301      	str	r3, [sp, #4]
  4048b0:	f8c8 2014 	str.w	r2, [r8, #20]
  4048b4:	e7c2      	b.n	40483c <__d2b+0x3c>
  4048b6:	bf00      	nop

004048b8 <_realloc_r>:
  4048b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4048bc:	4617      	mov	r7, r2
  4048be:	b083      	sub	sp, #12
  4048c0:	460e      	mov	r6, r1
  4048c2:	2900      	cmp	r1, #0
  4048c4:	f000 80e7 	beq.w	404a96 <_realloc_r+0x1de>
  4048c8:	4681      	mov	r9, r0
  4048ca:	f107 050b 	add.w	r5, r7, #11
  4048ce:	f7ff fcfb 	bl	4042c8 <__malloc_lock>
  4048d2:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4048d6:	2d16      	cmp	r5, #22
  4048d8:	f023 0403 	bic.w	r4, r3, #3
  4048dc:	f1a6 0808 	sub.w	r8, r6, #8
  4048e0:	d84c      	bhi.n	40497c <_realloc_r+0xc4>
  4048e2:	2210      	movs	r2, #16
  4048e4:	4615      	mov	r5, r2
  4048e6:	42af      	cmp	r7, r5
  4048e8:	d84d      	bhi.n	404986 <_realloc_r+0xce>
  4048ea:	4294      	cmp	r4, r2
  4048ec:	f280 8084 	bge.w	4049f8 <_realloc_r+0x140>
  4048f0:	f8df b3ac 	ldr.w	fp, [pc, #940]	; 404ca0 <_realloc_r+0x3e8>
  4048f4:	f8db 0008 	ldr.w	r0, [fp, #8]
  4048f8:	eb08 0104 	add.w	r1, r8, r4
  4048fc:	4288      	cmp	r0, r1
  4048fe:	f000 80d6 	beq.w	404aae <_realloc_r+0x1f6>
  404902:	6848      	ldr	r0, [r1, #4]
  404904:	f020 0e01 	bic.w	lr, r0, #1
  404908:	448e      	add	lr, r1
  40490a:	f8de e004 	ldr.w	lr, [lr, #4]
  40490e:	f01e 0f01 	tst.w	lr, #1
  404912:	d13f      	bne.n	404994 <_realloc_r+0xdc>
  404914:	f020 0003 	bic.w	r0, r0, #3
  404918:	4420      	add	r0, r4
  40491a:	4290      	cmp	r0, r2
  40491c:	f280 80c1 	bge.w	404aa2 <_realloc_r+0x1ea>
  404920:	07db      	lsls	r3, r3, #31
  404922:	f100 808f 	bmi.w	404a44 <_realloc_r+0x18c>
  404926:	f856 3c08 	ldr.w	r3, [r6, #-8]
  40492a:	ebc3 0a08 	rsb	sl, r3, r8
  40492e:	f8da 3004 	ldr.w	r3, [sl, #4]
  404932:	f023 0303 	bic.w	r3, r3, #3
  404936:	eb00 0e03 	add.w	lr, r0, r3
  40493a:	4596      	cmp	lr, r2
  40493c:	db34      	blt.n	4049a8 <_realloc_r+0xf0>
  40493e:	68cb      	ldr	r3, [r1, #12]
  404940:	688a      	ldr	r2, [r1, #8]
  404942:	4657      	mov	r7, sl
  404944:	60d3      	str	r3, [r2, #12]
  404946:	609a      	str	r2, [r3, #8]
  404948:	f857 1f08 	ldr.w	r1, [r7, #8]!
  40494c:	f8da 300c 	ldr.w	r3, [sl, #12]
  404950:	60cb      	str	r3, [r1, #12]
  404952:	1f22      	subs	r2, r4, #4
  404954:	2a24      	cmp	r2, #36	; 0x24
  404956:	6099      	str	r1, [r3, #8]
  404958:	f200 8136 	bhi.w	404bc8 <_realloc_r+0x310>
  40495c:	2a13      	cmp	r2, #19
  40495e:	f240 80fd 	bls.w	404b5c <_realloc_r+0x2a4>
  404962:	6833      	ldr	r3, [r6, #0]
  404964:	f8ca 3008 	str.w	r3, [sl, #8]
  404968:	6873      	ldr	r3, [r6, #4]
  40496a:	f8ca 300c 	str.w	r3, [sl, #12]
  40496e:	2a1b      	cmp	r2, #27
  404970:	f200 8140 	bhi.w	404bf4 <_realloc_r+0x33c>
  404974:	3608      	adds	r6, #8
  404976:	f10a 0310 	add.w	r3, sl, #16
  40497a:	e0f0      	b.n	404b5e <_realloc_r+0x2a6>
  40497c:	f025 0507 	bic.w	r5, r5, #7
  404980:	2d00      	cmp	r5, #0
  404982:	462a      	mov	r2, r5
  404984:	daaf      	bge.n	4048e6 <_realloc_r+0x2e>
  404986:	230c      	movs	r3, #12
  404988:	2000      	movs	r0, #0
  40498a:	f8c9 3000 	str.w	r3, [r9]
  40498e:	b003      	add	sp, #12
  404990:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404994:	07d9      	lsls	r1, r3, #31
  404996:	d455      	bmi.n	404a44 <_realloc_r+0x18c>
  404998:	f856 3c08 	ldr.w	r3, [r6, #-8]
  40499c:	ebc3 0a08 	rsb	sl, r3, r8
  4049a0:	f8da 3004 	ldr.w	r3, [sl, #4]
  4049a4:	f023 0303 	bic.w	r3, r3, #3
  4049a8:	4423      	add	r3, r4
  4049aa:	4293      	cmp	r3, r2
  4049ac:	db4a      	blt.n	404a44 <_realloc_r+0x18c>
  4049ae:	4657      	mov	r7, sl
  4049b0:	f8da 100c 	ldr.w	r1, [sl, #12]
  4049b4:	f857 0f08 	ldr.w	r0, [r7, #8]!
  4049b8:	1f22      	subs	r2, r4, #4
  4049ba:	2a24      	cmp	r2, #36	; 0x24
  4049bc:	60c1      	str	r1, [r0, #12]
  4049be:	6088      	str	r0, [r1, #8]
  4049c0:	f200 810e 	bhi.w	404be0 <_realloc_r+0x328>
  4049c4:	2a13      	cmp	r2, #19
  4049c6:	f240 8109 	bls.w	404bdc <_realloc_r+0x324>
  4049ca:	6831      	ldr	r1, [r6, #0]
  4049cc:	f8ca 1008 	str.w	r1, [sl, #8]
  4049d0:	6871      	ldr	r1, [r6, #4]
  4049d2:	f8ca 100c 	str.w	r1, [sl, #12]
  4049d6:	2a1b      	cmp	r2, #27
  4049d8:	f200 8121 	bhi.w	404c1e <_realloc_r+0x366>
  4049dc:	3608      	adds	r6, #8
  4049de:	f10a 0210 	add.w	r2, sl, #16
  4049e2:	6831      	ldr	r1, [r6, #0]
  4049e4:	6011      	str	r1, [r2, #0]
  4049e6:	6871      	ldr	r1, [r6, #4]
  4049e8:	6051      	str	r1, [r2, #4]
  4049ea:	68b1      	ldr	r1, [r6, #8]
  4049ec:	6091      	str	r1, [r2, #8]
  4049ee:	461c      	mov	r4, r3
  4049f0:	f8da 3004 	ldr.w	r3, [sl, #4]
  4049f4:	463e      	mov	r6, r7
  4049f6:	46d0      	mov	r8, sl
  4049f8:	1b62      	subs	r2, r4, r5
  4049fa:	2a0f      	cmp	r2, #15
  4049fc:	f003 0301 	and.w	r3, r3, #1
  404a00:	d80e      	bhi.n	404a20 <_realloc_r+0x168>
  404a02:	4323      	orrs	r3, r4
  404a04:	4444      	add	r4, r8
  404a06:	f8c8 3004 	str.w	r3, [r8, #4]
  404a0a:	6863      	ldr	r3, [r4, #4]
  404a0c:	f043 0301 	orr.w	r3, r3, #1
  404a10:	6063      	str	r3, [r4, #4]
  404a12:	4648      	mov	r0, r9
  404a14:	f7ff fc5a 	bl	4042cc <__malloc_unlock>
  404a18:	4630      	mov	r0, r6
  404a1a:	b003      	add	sp, #12
  404a1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a20:	eb08 0105 	add.w	r1, r8, r5
  404a24:	431d      	orrs	r5, r3
  404a26:	f042 0301 	orr.w	r3, r2, #1
  404a2a:	440a      	add	r2, r1
  404a2c:	f8c8 5004 	str.w	r5, [r8, #4]
  404a30:	604b      	str	r3, [r1, #4]
  404a32:	6853      	ldr	r3, [r2, #4]
  404a34:	f043 0301 	orr.w	r3, r3, #1
  404a38:	3108      	adds	r1, #8
  404a3a:	6053      	str	r3, [r2, #4]
  404a3c:	4648      	mov	r0, r9
  404a3e:	f7fe ff8d 	bl	40395c <_free_r>
  404a42:	e7e6      	b.n	404a12 <_realloc_r+0x15a>
  404a44:	4639      	mov	r1, r7
  404a46:	4648      	mov	r0, r9
  404a48:	f7ff f864 	bl	403b14 <_malloc_r>
  404a4c:	4607      	mov	r7, r0
  404a4e:	b1d8      	cbz	r0, 404a88 <_realloc_r+0x1d0>
  404a50:	f856 3c04 	ldr.w	r3, [r6, #-4]
  404a54:	f023 0201 	bic.w	r2, r3, #1
  404a58:	4442      	add	r2, r8
  404a5a:	f1a0 0108 	sub.w	r1, r0, #8
  404a5e:	4291      	cmp	r1, r2
  404a60:	f000 80ac 	beq.w	404bbc <_realloc_r+0x304>
  404a64:	1f22      	subs	r2, r4, #4
  404a66:	2a24      	cmp	r2, #36	; 0x24
  404a68:	f200 8099 	bhi.w	404b9e <_realloc_r+0x2e6>
  404a6c:	2a13      	cmp	r2, #19
  404a6e:	d86a      	bhi.n	404b46 <_realloc_r+0x28e>
  404a70:	4603      	mov	r3, r0
  404a72:	4632      	mov	r2, r6
  404a74:	6811      	ldr	r1, [r2, #0]
  404a76:	6019      	str	r1, [r3, #0]
  404a78:	6851      	ldr	r1, [r2, #4]
  404a7a:	6059      	str	r1, [r3, #4]
  404a7c:	6892      	ldr	r2, [r2, #8]
  404a7e:	609a      	str	r2, [r3, #8]
  404a80:	4631      	mov	r1, r6
  404a82:	4648      	mov	r0, r9
  404a84:	f7fe ff6a 	bl	40395c <_free_r>
  404a88:	4648      	mov	r0, r9
  404a8a:	f7ff fc1f 	bl	4042cc <__malloc_unlock>
  404a8e:	4638      	mov	r0, r7
  404a90:	b003      	add	sp, #12
  404a92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a96:	4611      	mov	r1, r2
  404a98:	b003      	add	sp, #12
  404a9a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404a9e:	f7ff b839 	b.w	403b14 <_malloc_r>
  404aa2:	68ca      	ldr	r2, [r1, #12]
  404aa4:	6889      	ldr	r1, [r1, #8]
  404aa6:	4604      	mov	r4, r0
  404aa8:	60ca      	str	r2, [r1, #12]
  404aaa:	6091      	str	r1, [r2, #8]
  404aac:	e7a4      	b.n	4049f8 <_realloc_r+0x140>
  404aae:	6841      	ldr	r1, [r0, #4]
  404ab0:	f021 0103 	bic.w	r1, r1, #3
  404ab4:	4421      	add	r1, r4
  404ab6:	f105 0010 	add.w	r0, r5, #16
  404aba:	4281      	cmp	r1, r0
  404abc:	da5b      	bge.n	404b76 <_realloc_r+0x2be>
  404abe:	07db      	lsls	r3, r3, #31
  404ac0:	d4c0      	bmi.n	404a44 <_realloc_r+0x18c>
  404ac2:	f856 3c08 	ldr.w	r3, [r6, #-8]
  404ac6:	ebc3 0a08 	rsb	sl, r3, r8
  404aca:	f8da 3004 	ldr.w	r3, [sl, #4]
  404ace:	f023 0303 	bic.w	r3, r3, #3
  404ad2:	eb01 0c03 	add.w	ip, r1, r3
  404ad6:	4560      	cmp	r0, ip
  404ad8:	f73f af66 	bgt.w	4049a8 <_realloc_r+0xf0>
  404adc:	4657      	mov	r7, sl
  404ade:	f8da 300c 	ldr.w	r3, [sl, #12]
  404ae2:	f857 1f08 	ldr.w	r1, [r7, #8]!
  404ae6:	1f22      	subs	r2, r4, #4
  404ae8:	2a24      	cmp	r2, #36	; 0x24
  404aea:	60cb      	str	r3, [r1, #12]
  404aec:	6099      	str	r1, [r3, #8]
  404aee:	f200 80b8 	bhi.w	404c62 <_realloc_r+0x3aa>
  404af2:	2a13      	cmp	r2, #19
  404af4:	f240 80a9 	bls.w	404c4a <_realloc_r+0x392>
  404af8:	6833      	ldr	r3, [r6, #0]
  404afa:	f8ca 3008 	str.w	r3, [sl, #8]
  404afe:	6873      	ldr	r3, [r6, #4]
  404b00:	f8ca 300c 	str.w	r3, [sl, #12]
  404b04:	2a1b      	cmp	r2, #27
  404b06:	f200 80b5 	bhi.w	404c74 <_realloc_r+0x3bc>
  404b0a:	3608      	adds	r6, #8
  404b0c:	f10a 0310 	add.w	r3, sl, #16
  404b10:	6832      	ldr	r2, [r6, #0]
  404b12:	601a      	str	r2, [r3, #0]
  404b14:	6872      	ldr	r2, [r6, #4]
  404b16:	605a      	str	r2, [r3, #4]
  404b18:	68b2      	ldr	r2, [r6, #8]
  404b1a:	609a      	str	r2, [r3, #8]
  404b1c:	eb0a 0205 	add.w	r2, sl, r5
  404b20:	ebc5 030c 	rsb	r3, r5, ip
  404b24:	f043 0301 	orr.w	r3, r3, #1
  404b28:	f8cb 2008 	str.w	r2, [fp, #8]
  404b2c:	6053      	str	r3, [r2, #4]
  404b2e:	f8da 3004 	ldr.w	r3, [sl, #4]
  404b32:	f003 0301 	and.w	r3, r3, #1
  404b36:	431d      	orrs	r5, r3
  404b38:	4648      	mov	r0, r9
  404b3a:	f8ca 5004 	str.w	r5, [sl, #4]
  404b3e:	f7ff fbc5 	bl	4042cc <__malloc_unlock>
  404b42:	4638      	mov	r0, r7
  404b44:	e769      	b.n	404a1a <_realloc_r+0x162>
  404b46:	6833      	ldr	r3, [r6, #0]
  404b48:	6003      	str	r3, [r0, #0]
  404b4a:	6873      	ldr	r3, [r6, #4]
  404b4c:	6043      	str	r3, [r0, #4]
  404b4e:	2a1b      	cmp	r2, #27
  404b50:	d829      	bhi.n	404ba6 <_realloc_r+0x2ee>
  404b52:	f100 0308 	add.w	r3, r0, #8
  404b56:	f106 0208 	add.w	r2, r6, #8
  404b5a:	e78b      	b.n	404a74 <_realloc_r+0x1bc>
  404b5c:	463b      	mov	r3, r7
  404b5e:	6832      	ldr	r2, [r6, #0]
  404b60:	601a      	str	r2, [r3, #0]
  404b62:	6872      	ldr	r2, [r6, #4]
  404b64:	605a      	str	r2, [r3, #4]
  404b66:	68b2      	ldr	r2, [r6, #8]
  404b68:	609a      	str	r2, [r3, #8]
  404b6a:	463e      	mov	r6, r7
  404b6c:	4674      	mov	r4, lr
  404b6e:	f8da 3004 	ldr.w	r3, [sl, #4]
  404b72:	46d0      	mov	r8, sl
  404b74:	e740      	b.n	4049f8 <_realloc_r+0x140>
  404b76:	eb08 0205 	add.w	r2, r8, r5
  404b7a:	1b4b      	subs	r3, r1, r5
  404b7c:	f043 0301 	orr.w	r3, r3, #1
  404b80:	f8cb 2008 	str.w	r2, [fp, #8]
  404b84:	6053      	str	r3, [r2, #4]
  404b86:	f856 3c04 	ldr.w	r3, [r6, #-4]
  404b8a:	f003 0301 	and.w	r3, r3, #1
  404b8e:	431d      	orrs	r5, r3
  404b90:	4648      	mov	r0, r9
  404b92:	f846 5c04 	str.w	r5, [r6, #-4]
  404b96:	f7ff fb99 	bl	4042cc <__malloc_unlock>
  404b9a:	4630      	mov	r0, r6
  404b9c:	e73d      	b.n	404a1a <_realloc_r+0x162>
  404b9e:	4631      	mov	r1, r6
  404ba0:	f7ff fb2e 	bl	404200 <memmove>
  404ba4:	e76c      	b.n	404a80 <_realloc_r+0x1c8>
  404ba6:	68b3      	ldr	r3, [r6, #8]
  404ba8:	6083      	str	r3, [r0, #8]
  404baa:	68f3      	ldr	r3, [r6, #12]
  404bac:	60c3      	str	r3, [r0, #12]
  404bae:	2a24      	cmp	r2, #36	; 0x24
  404bb0:	d02c      	beq.n	404c0c <_realloc_r+0x354>
  404bb2:	f100 0310 	add.w	r3, r0, #16
  404bb6:	f106 0210 	add.w	r2, r6, #16
  404bba:	e75b      	b.n	404a74 <_realloc_r+0x1bc>
  404bbc:	f850 2c04 	ldr.w	r2, [r0, #-4]
  404bc0:	f022 0203 	bic.w	r2, r2, #3
  404bc4:	4414      	add	r4, r2
  404bc6:	e717      	b.n	4049f8 <_realloc_r+0x140>
  404bc8:	4631      	mov	r1, r6
  404bca:	4638      	mov	r0, r7
  404bcc:	4674      	mov	r4, lr
  404bce:	463e      	mov	r6, r7
  404bd0:	f7ff fb16 	bl	404200 <memmove>
  404bd4:	46d0      	mov	r8, sl
  404bd6:	f8da 3004 	ldr.w	r3, [sl, #4]
  404bda:	e70d      	b.n	4049f8 <_realloc_r+0x140>
  404bdc:	463a      	mov	r2, r7
  404bde:	e700      	b.n	4049e2 <_realloc_r+0x12a>
  404be0:	4631      	mov	r1, r6
  404be2:	4638      	mov	r0, r7
  404be4:	461c      	mov	r4, r3
  404be6:	463e      	mov	r6, r7
  404be8:	f7ff fb0a 	bl	404200 <memmove>
  404bec:	46d0      	mov	r8, sl
  404bee:	f8da 3004 	ldr.w	r3, [sl, #4]
  404bf2:	e701      	b.n	4049f8 <_realloc_r+0x140>
  404bf4:	68b3      	ldr	r3, [r6, #8]
  404bf6:	f8ca 3010 	str.w	r3, [sl, #16]
  404bfa:	68f3      	ldr	r3, [r6, #12]
  404bfc:	f8ca 3014 	str.w	r3, [sl, #20]
  404c00:	2a24      	cmp	r2, #36	; 0x24
  404c02:	d018      	beq.n	404c36 <_realloc_r+0x37e>
  404c04:	3610      	adds	r6, #16
  404c06:	f10a 0318 	add.w	r3, sl, #24
  404c0a:	e7a8      	b.n	404b5e <_realloc_r+0x2a6>
  404c0c:	6933      	ldr	r3, [r6, #16]
  404c0e:	6103      	str	r3, [r0, #16]
  404c10:	6973      	ldr	r3, [r6, #20]
  404c12:	6143      	str	r3, [r0, #20]
  404c14:	f106 0218 	add.w	r2, r6, #24
  404c18:	f100 0318 	add.w	r3, r0, #24
  404c1c:	e72a      	b.n	404a74 <_realloc_r+0x1bc>
  404c1e:	68b1      	ldr	r1, [r6, #8]
  404c20:	f8ca 1010 	str.w	r1, [sl, #16]
  404c24:	68f1      	ldr	r1, [r6, #12]
  404c26:	f8ca 1014 	str.w	r1, [sl, #20]
  404c2a:	2a24      	cmp	r2, #36	; 0x24
  404c2c:	d00f      	beq.n	404c4e <_realloc_r+0x396>
  404c2e:	3610      	adds	r6, #16
  404c30:	f10a 0218 	add.w	r2, sl, #24
  404c34:	e6d5      	b.n	4049e2 <_realloc_r+0x12a>
  404c36:	6933      	ldr	r3, [r6, #16]
  404c38:	f8ca 3018 	str.w	r3, [sl, #24]
  404c3c:	6973      	ldr	r3, [r6, #20]
  404c3e:	f8ca 301c 	str.w	r3, [sl, #28]
  404c42:	3618      	adds	r6, #24
  404c44:	f10a 0320 	add.w	r3, sl, #32
  404c48:	e789      	b.n	404b5e <_realloc_r+0x2a6>
  404c4a:	463b      	mov	r3, r7
  404c4c:	e760      	b.n	404b10 <_realloc_r+0x258>
  404c4e:	6932      	ldr	r2, [r6, #16]
  404c50:	f8ca 2018 	str.w	r2, [sl, #24]
  404c54:	6972      	ldr	r2, [r6, #20]
  404c56:	f8ca 201c 	str.w	r2, [sl, #28]
  404c5a:	3618      	adds	r6, #24
  404c5c:	f10a 0220 	add.w	r2, sl, #32
  404c60:	e6bf      	b.n	4049e2 <_realloc_r+0x12a>
  404c62:	4631      	mov	r1, r6
  404c64:	4638      	mov	r0, r7
  404c66:	f8cd c004 	str.w	ip, [sp, #4]
  404c6a:	f7ff fac9 	bl	404200 <memmove>
  404c6e:	f8dd c004 	ldr.w	ip, [sp, #4]
  404c72:	e753      	b.n	404b1c <_realloc_r+0x264>
  404c74:	68b3      	ldr	r3, [r6, #8]
  404c76:	f8ca 3010 	str.w	r3, [sl, #16]
  404c7a:	68f3      	ldr	r3, [r6, #12]
  404c7c:	f8ca 3014 	str.w	r3, [sl, #20]
  404c80:	2a24      	cmp	r2, #36	; 0x24
  404c82:	d003      	beq.n	404c8c <_realloc_r+0x3d4>
  404c84:	3610      	adds	r6, #16
  404c86:	f10a 0318 	add.w	r3, sl, #24
  404c8a:	e741      	b.n	404b10 <_realloc_r+0x258>
  404c8c:	6933      	ldr	r3, [r6, #16]
  404c8e:	f8ca 3018 	str.w	r3, [sl, #24]
  404c92:	6973      	ldr	r3, [r6, #20]
  404c94:	f8ca 301c 	str.w	r3, [sl, #28]
  404c98:	3618      	adds	r6, #24
  404c9a:	f10a 0320 	add.w	r3, sl, #32
  404c9e:	e737      	b.n	404b10 <_realloc_r+0x258>
  404ca0:	2000046c 	.word	0x2000046c

00404ca4 <__fpclassifyd>:
  404ca4:	b410      	push	{r4}
  404ca6:	f031 4400 	bics.w	r4, r1, #2147483648	; 0x80000000
  404caa:	d008      	beq.n	404cbe <__fpclassifyd+0x1a>
  404cac:	4b11      	ldr	r3, [pc, #68]	; (404cf4 <__fpclassifyd+0x50>)
  404cae:	f5a1 1280 	sub.w	r2, r1, #1048576	; 0x100000
  404cb2:	429a      	cmp	r2, r3
  404cb4:	d808      	bhi.n	404cc8 <__fpclassifyd+0x24>
  404cb6:	2004      	movs	r0, #4
  404cb8:	f85d 4b04 	ldr.w	r4, [sp], #4
  404cbc:	4770      	bx	lr
  404cbe:	b918      	cbnz	r0, 404cc8 <__fpclassifyd+0x24>
  404cc0:	2002      	movs	r0, #2
  404cc2:	f85d 4b04 	ldr.w	r4, [sp], #4
  404cc6:	4770      	bx	lr
  404cc8:	f101 41ff 	add.w	r1, r1, #2139095040	; 0x7f800000
  404ccc:	4b09      	ldr	r3, [pc, #36]	; (404cf4 <__fpclassifyd+0x50>)
  404cce:	f501 01e0 	add.w	r1, r1, #7340032	; 0x700000
  404cd2:	4299      	cmp	r1, r3
  404cd4:	d9ef      	bls.n	404cb6 <__fpclassifyd+0x12>
  404cd6:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
  404cda:	d201      	bcs.n	404ce0 <__fpclassifyd+0x3c>
  404cdc:	2003      	movs	r0, #3
  404cde:	e7eb      	b.n	404cb8 <__fpclassifyd+0x14>
  404ce0:	4b05      	ldr	r3, [pc, #20]	; (404cf8 <__fpclassifyd+0x54>)
  404ce2:	429c      	cmp	r4, r3
  404ce4:	d001      	beq.n	404cea <__fpclassifyd+0x46>
  404ce6:	2000      	movs	r0, #0
  404ce8:	e7e6      	b.n	404cb8 <__fpclassifyd+0x14>
  404cea:	fab0 f080 	clz	r0, r0
  404cee:	0940      	lsrs	r0, r0, #5
  404cf0:	e7e2      	b.n	404cb8 <__fpclassifyd+0x14>
  404cf2:	bf00      	nop
  404cf4:	7fdfffff 	.word	0x7fdfffff
  404cf8:	7ff00000 	.word	0x7ff00000

00404cfc <_sbrk_r>:
  404cfc:	b538      	push	{r3, r4, r5, lr}
  404cfe:	4c07      	ldr	r4, [pc, #28]	; (404d1c <_sbrk_r+0x20>)
  404d00:	2300      	movs	r3, #0
  404d02:	4605      	mov	r5, r0
  404d04:	4608      	mov	r0, r1
  404d06:	6023      	str	r3, [r4, #0]
  404d08:	f7fc f8fc 	bl	400f04 <_sbrk>
  404d0c:	1c43      	adds	r3, r0, #1
  404d0e:	d000      	beq.n	404d12 <_sbrk_r+0x16>
  404d10:	bd38      	pop	{r3, r4, r5, pc}
  404d12:	6823      	ldr	r3, [r4, #0]
  404d14:	2b00      	cmp	r3, #0
  404d16:	d0fb      	beq.n	404d10 <_sbrk_r+0x14>
  404d18:	602b      	str	r3, [r5, #0]
  404d1a:	bd38      	pop	{r3, r4, r5, pc}
  404d1c:	200009a0 	.word	0x200009a0

00404d20 <strlen>:
  404d20:	f020 0103 	bic.w	r1, r0, #3
  404d24:	f010 0003 	ands.w	r0, r0, #3
  404d28:	f1c0 0000 	rsb	r0, r0, #0
  404d2c:	f851 3b04 	ldr.w	r3, [r1], #4
  404d30:	f100 0c04 	add.w	ip, r0, #4
  404d34:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  404d38:	f06f 0200 	mvn.w	r2, #0
  404d3c:	bf1c      	itt	ne
  404d3e:	fa22 f20c 	lsrne.w	r2, r2, ip
  404d42:	4313      	orrne	r3, r2
  404d44:	f04f 0c01 	mov.w	ip, #1
  404d48:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  404d4c:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  404d50:	eba3 020c 	sub.w	r2, r3, ip
  404d54:	ea22 0203 	bic.w	r2, r2, r3
  404d58:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  404d5c:	bf04      	itt	eq
  404d5e:	f851 3b04 	ldreq.w	r3, [r1], #4
  404d62:	3004      	addeq	r0, #4
  404d64:	d0f4      	beq.n	404d50 <strlen+0x30>
  404d66:	f1c2 0100 	rsb	r1, r2, #0
  404d6a:	ea02 0201 	and.w	r2, r2, r1
  404d6e:	fab2 f282 	clz	r2, r2
  404d72:	f1c2 021f 	rsb	r2, r2, #31
  404d76:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  404d7a:	4770      	bx	lr

00404d7c <__ssprint_r>:
  404d7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404d80:	6893      	ldr	r3, [r2, #8]
  404d82:	f8d2 8000 	ldr.w	r8, [r2]
  404d86:	b083      	sub	sp, #12
  404d88:	4691      	mov	r9, r2
  404d8a:	2b00      	cmp	r3, #0
  404d8c:	d072      	beq.n	404e74 <__ssprint_r+0xf8>
  404d8e:	4607      	mov	r7, r0
  404d90:	f04f 0b00 	mov.w	fp, #0
  404d94:	6808      	ldr	r0, [r1, #0]
  404d96:	688b      	ldr	r3, [r1, #8]
  404d98:	460d      	mov	r5, r1
  404d9a:	465c      	mov	r4, fp
  404d9c:	2c00      	cmp	r4, #0
  404d9e:	d045      	beq.n	404e2c <__ssprint_r+0xb0>
  404da0:	429c      	cmp	r4, r3
  404da2:	461e      	mov	r6, r3
  404da4:	469a      	mov	sl, r3
  404da6:	d348      	bcc.n	404e3a <__ssprint_r+0xbe>
  404da8:	89ab      	ldrh	r3, [r5, #12]
  404daa:	f413 6f90 	tst.w	r3, #1152	; 0x480
  404dae:	d02d      	beq.n	404e0c <__ssprint_r+0x90>
  404db0:	696e      	ldr	r6, [r5, #20]
  404db2:	6929      	ldr	r1, [r5, #16]
  404db4:	eb06 0646 	add.w	r6, r6, r6, lsl #1
  404db8:	ebc1 0a00 	rsb	sl, r1, r0
  404dbc:	eb06 76d6 	add.w	r6, r6, r6, lsr #31
  404dc0:	1c60      	adds	r0, r4, #1
  404dc2:	1076      	asrs	r6, r6, #1
  404dc4:	4450      	add	r0, sl
  404dc6:	4286      	cmp	r6, r0
  404dc8:	4632      	mov	r2, r6
  404dca:	bf3c      	itt	cc
  404dcc:	4606      	movcc	r6, r0
  404dce:	4632      	movcc	r2, r6
  404dd0:	055b      	lsls	r3, r3, #21
  404dd2:	d535      	bpl.n	404e40 <__ssprint_r+0xc4>
  404dd4:	4611      	mov	r1, r2
  404dd6:	4638      	mov	r0, r7
  404dd8:	f7fe fe9c 	bl	403b14 <_malloc_r>
  404ddc:	2800      	cmp	r0, #0
  404dde:	d039      	beq.n	404e54 <__ssprint_r+0xd8>
  404de0:	4652      	mov	r2, sl
  404de2:	6929      	ldr	r1, [r5, #16]
  404de4:	9001      	str	r0, [sp, #4]
  404de6:	f7ff f971 	bl	4040cc <memcpy>
  404dea:	89aa      	ldrh	r2, [r5, #12]
  404dec:	9b01      	ldr	r3, [sp, #4]
  404dee:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  404df2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  404df6:	81aa      	strh	r2, [r5, #12]
  404df8:	ebca 0206 	rsb	r2, sl, r6
  404dfc:	eb03 000a 	add.w	r0, r3, sl
  404e00:	616e      	str	r6, [r5, #20]
  404e02:	612b      	str	r3, [r5, #16]
  404e04:	6028      	str	r0, [r5, #0]
  404e06:	60aa      	str	r2, [r5, #8]
  404e08:	4626      	mov	r6, r4
  404e0a:	46a2      	mov	sl, r4
  404e0c:	4652      	mov	r2, sl
  404e0e:	4659      	mov	r1, fp
  404e10:	f7ff f9f6 	bl	404200 <memmove>
  404e14:	f8d9 2008 	ldr.w	r2, [r9, #8]
  404e18:	68ab      	ldr	r3, [r5, #8]
  404e1a:	6828      	ldr	r0, [r5, #0]
  404e1c:	1b9b      	subs	r3, r3, r6
  404e1e:	4450      	add	r0, sl
  404e20:	1b14      	subs	r4, r2, r4
  404e22:	60ab      	str	r3, [r5, #8]
  404e24:	6028      	str	r0, [r5, #0]
  404e26:	f8c9 4008 	str.w	r4, [r9, #8]
  404e2a:	b31c      	cbz	r4, 404e74 <__ssprint_r+0xf8>
  404e2c:	f8d8 b000 	ldr.w	fp, [r8]
  404e30:	f8d8 4004 	ldr.w	r4, [r8, #4]
  404e34:	f108 0808 	add.w	r8, r8, #8
  404e38:	e7b0      	b.n	404d9c <__ssprint_r+0x20>
  404e3a:	4626      	mov	r6, r4
  404e3c:	46a2      	mov	sl, r4
  404e3e:	e7e5      	b.n	404e0c <__ssprint_r+0x90>
  404e40:	4638      	mov	r0, r7
  404e42:	f7ff fd39 	bl	4048b8 <_realloc_r>
  404e46:	4603      	mov	r3, r0
  404e48:	2800      	cmp	r0, #0
  404e4a:	d1d5      	bne.n	404df8 <__ssprint_r+0x7c>
  404e4c:	4638      	mov	r0, r7
  404e4e:	6929      	ldr	r1, [r5, #16]
  404e50:	f7fe fd84 	bl	40395c <_free_r>
  404e54:	230c      	movs	r3, #12
  404e56:	603b      	str	r3, [r7, #0]
  404e58:	89ab      	ldrh	r3, [r5, #12]
  404e5a:	2200      	movs	r2, #0
  404e5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404e60:	f04f 30ff 	mov.w	r0, #4294967295
  404e64:	81ab      	strh	r3, [r5, #12]
  404e66:	f8c9 2008 	str.w	r2, [r9, #8]
  404e6a:	f8c9 2004 	str.w	r2, [r9, #4]
  404e6e:	b003      	add	sp, #12
  404e70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404e74:	2000      	movs	r0, #0
  404e76:	f8c9 0004 	str.w	r0, [r9, #4]
  404e7a:	b003      	add	sp, #12
  404e7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00404e80 <__register_exitproc>:
  404e80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404e84:	4c25      	ldr	r4, [pc, #148]	; (404f1c <__register_exitproc+0x9c>)
  404e86:	6825      	ldr	r5, [r4, #0]
  404e88:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  404e8c:	4606      	mov	r6, r0
  404e8e:	4688      	mov	r8, r1
  404e90:	4692      	mov	sl, r2
  404e92:	4699      	mov	r9, r3
  404e94:	b3cc      	cbz	r4, 404f0a <__register_exitproc+0x8a>
  404e96:	6860      	ldr	r0, [r4, #4]
  404e98:	281f      	cmp	r0, #31
  404e9a:	dc18      	bgt.n	404ece <__register_exitproc+0x4e>
  404e9c:	1c43      	adds	r3, r0, #1
  404e9e:	b17e      	cbz	r6, 404ec0 <__register_exitproc+0x40>
  404ea0:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  404ea4:	2101      	movs	r1, #1
  404ea6:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  404eaa:	f8d4 7188 	ldr.w	r7, [r4, #392]	; 0x188
  404eae:	fa01 f200 	lsl.w	r2, r1, r0
  404eb2:	4317      	orrs	r7, r2
  404eb4:	2e02      	cmp	r6, #2
  404eb6:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  404eba:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  404ebe:	d01e      	beq.n	404efe <__register_exitproc+0x7e>
  404ec0:	3002      	adds	r0, #2
  404ec2:	6063      	str	r3, [r4, #4]
  404ec4:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  404ec8:	2000      	movs	r0, #0
  404eca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404ece:	4b14      	ldr	r3, [pc, #80]	; (404f20 <__register_exitproc+0xa0>)
  404ed0:	b303      	cbz	r3, 404f14 <__register_exitproc+0x94>
  404ed2:	f44f 70c8 	mov.w	r0, #400	; 0x190
  404ed6:	f3af 8000 	nop.w
  404eda:	4604      	mov	r4, r0
  404edc:	b1d0      	cbz	r0, 404f14 <__register_exitproc+0x94>
  404ede:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  404ee2:	2700      	movs	r7, #0
  404ee4:	e880 0088 	stmia.w	r0, {r3, r7}
  404ee8:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  404eec:	4638      	mov	r0, r7
  404eee:	2301      	movs	r3, #1
  404ef0:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  404ef4:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  404ef8:	2e00      	cmp	r6, #0
  404efa:	d0e1      	beq.n	404ec0 <__register_exitproc+0x40>
  404efc:	e7d0      	b.n	404ea0 <__register_exitproc+0x20>
  404efe:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  404f02:	430a      	orrs	r2, r1
  404f04:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  404f08:	e7da      	b.n	404ec0 <__register_exitproc+0x40>
  404f0a:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  404f0e:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  404f12:	e7c0      	b.n	404e96 <__register_exitproc+0x16>
  404f14:	f04f 30ff 	mov.w	r0, #4294967295
  404f18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404f1c:	00405e24 	.word	0x00405e24
  404f20:	00000000 	.word	0x00000000

00404f24 <_calloc_r>:
  404f24:	b510      	push	{r4, lr}
  404f26:	fb02 f101 	mul.w	r1, r2, r1
  404f2a:	f7fe fdf3 	bl	403b14 <_malloc_r>
  404f2e:	4604      	mov	r4, r0
  404f30:	b168      	cbz	r0, 404f4e <_calloc_r+0x2a>
  404f32:	f850 2c04 	ldr.w	r2, [r0, #-4]
  404f36:	f022 0203 	bic.w	r2, r2, #3
  404f3a:	3a04      	subs	r2, #4
  404f3c:	2a24      	cmp	r2, #36	; 0x24
  404f3e:	d818      	bhi.n	404f72 <_calloc_r+0x4e>
  404f40:	2a13      	cmp	r2, #19
  404f42:	d806      	bhi.n	404f52 <_calloc_r+0x2e>
  404f44:	4603      	mov	r3, r0
  404f46:	2200      	movs	r2, #0
  404f48:	601a      	str	r2, [r3, #0]
  404f4a:	605a      	str	r2, [r3, #4]
  404f4c:	609a      	str	r2, [r3, #8]
  404f4e:	4620      	mov	r0, r4
  404f50:	bd10      	pop	{r4, pc}
  404f52:	2300      	movs	r3, #0
  404f54:	2a1b      	cmp	r2, #27
  404f56:	6003      	str	r3, [r0, #0]
  404f58:	6043      	str	r3, [r0, #4]
  404f5a:	d90f      	bls.n	404f7c <_calloc_r+0x58>
  404f5c:	2a24      	cmp	r2, #36	; 0x24
  404f5e:	6083      	str	r3, [r0, #8]
  404f60:	60c3      	str	r3, [r0, #12]
  404f62:	bf05      	ittet	eq
  404f64:	6103      	streq	r3, [r0, #16]
  404f66:	6143      	streq	r3, [r0, #20]
  404f68:	f100 0310 	addne.w	r3, r0, #16
  404f6c:	f100 0318 	addeq.w	r3, r0, #24
  404f70:	e7e9      	b.n	404f46 <_calloc_r+0x22>
  404f72:	2100      	movs	r1, #0
  404f74:	f7fc f9de 	bl	401334 <memset>
  404f78:	4620      	mov	r0, r4
  404f7a:	bd10      	pop	{r4, pc}
  404f7c:	f100 0308 	add.w	r3, r0, #8
  404f80:	e7e1      	b.n	404f46 <_calloc_r+0x22>
  404f82:	bf00      	nop

00404f84 <__aeabi_drsub>:
  404f84:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  404f88:	e002      	b.n	404f90 <__adddf3>
  404f8a:	bf00      	nop

00404f8c <__aeabi_dsub>:
  404f8c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00404f90 <__adddf3>:
  404f90:	b530      	push	{r4, r5, lr}
  404f92:	ea4f 0441 	mov.w	r4, r1, lsl #1
  404f96:	ea4f 0543 	mov.w	r5, r3, lsl #1
  404f9a:	ea94 0f05 	teq	r4, r5
  404f9e:	bf08      	it	eq
  404fa0:	ea90 0f02 	teqeq	r0, r2
  404fa4:	bf1f      	itttt	ne
  404fa6:	ea54 0c00 	orrsne.w	ip, r4, r0
  404faa:	ea55 0c02 	orrsne.w	ip, r5, r2
  404fae:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  404fb2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  404fb6:	f000 80e2 	beq.w	40517e <__adddf3+0x1ee>
  404fba:	ea4f 5454 	mov.w	r4, r4, lsr #21
  404fbe:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  404fc2:	bfb8      	it	lt
  404fc4:	426d      	neglt	r5, r5
  404fc6:	dd0c      	ble.n	404fe2 <__adddf3+0x52>
  404fc8:	442c      	add	r4, r5
  404fca:	ea80 0202 	eor.w	r2, r0, r2
  404fce:	ea81 0303 	eor.w	r3, r1, r3
  404fd2:	ea82 0000 	eor.w	r0, r2, r0
  404fd6:	ea83 0101 	eor.w	r1, r3, r1
  404fda:	ea80 0202 	eor.w	r2, r0, r2
  404fde:	ea81 0303 	eor.w	r3, r1, r3
  404fe2:	2d36      	cmp	r5, #54	; 0x36
  404fe4:	bf88      	it	hi
  404fe6:	bd30      	pophi	{r4, r5, pc}
  404fe8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  404fec:	ea4f 3101 	mov.w	r1, r1, lsl #12
  404ff0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  404ff4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  404ff8:	d002      	beq.n	405000 <__adddf3+0x70>
  404ffa:	4240      	negs	r0, r0
  404ffc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405000:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  405004:	ea4f 3303 	mov.w	r3, r3, lsl #12
  405008:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  40500c:	d002      	beq.n	405014 <__adddf3+0x84>
  40500e:	4252      	negs	r2, r2
  405010:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  405014:	ea94 0f05 	teq	r4, r5
  405018:	f000 80a7 	beq.w	40516a <__adddf3+0x1da>
  40501c:	f1a4 0401 	sub.w	r4, r4, #1
  405020:	f1d5 0e20 	rsbs	lr, r5, #32
  405024:	db0d      	blt.n	405042 <__adddf3+0xb2>
  405026:	fa02 fc0e 	lsl.w	ip, r2, lr
  40502a:	fa22 f205 	lsr.w	r2, r2, r5
  40502e:	1880      	adds	r0, r0, r2
  405030:	f141 0100 	adc.w	r1, r1, #0
  405034:	fa03 f20e 	lsl.w	r2, r3, lr
  405038:	1880      	adds	r0, r0, r2
  40503a:	fa43 f305 	asr.w	r3, r3, r5
  40503e:	4159      	adcs	r1, r3
  405040:	e00e      	b.n	405060 <__adddf3+0xd0>
  405042:	f1a5 0520 	sub.w	r5, r5, #32
  405046:	f10e 0e20 	add.w	lr, lr, #32
  40504a:	2a01      	cmp	r2, #1
  40504c:	fa03 fc0e 	lsl.w	ip, r3, lr
  405050:	bf28      	it	cs
  405052:	f04c 0c02 	orrcs.w	ip, ip, #2
  405056:	fa43 f305 	asr.w	r3, r3, r5
  40505a:	18c0      	adds	r0, r0, r3
  40505c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  405060:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405064:	d507      	bpl.n	405076 <__adddf3+0xe6>
  405066:	f04f 0e00 	mov.w	lr, #0
  40506a:	f1dc 0c00 	rsbs	ip, ip, #0
  40506e:	eb7e 0000 	sbcs.w	r0, lr, r0
  405072:	eb6e 0101 	sbc.w	r1, lr, r1
  405076:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40507a:	d31b      	bcc.n	4050b4 <__adddf3+0x124>
  40507c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  405080:	d30c      	bcc.n	40509c <__adddf3+0x10c>
  405082:	0849      	lsrs	r1, r1, #1
  405084:	ea5f 0030 	movs.w	r0, r0, rrx
  405088:	ea4f 0c3c 	mov.w	ip, ip, rrx
  40508c:	f104 0401 	add.w	r4, r4, #1
  405090:	ea4f 5244 	mov.w	r2, r4, lsl #21
  405094:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  405098:	f080 809a 	bcs.w	4051d0 <__adddf3+0x240>
  40509c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4050a0:	bf08      	it	eq
  4050a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4050a6:	f150 0000 	adcs.w	r0, r0, #0
  4050aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4050ae:	ea41 0105 	orr.w	r1, r1, r5
  4050b2:	bd30      	pop	{r4, r5, pc}
  4050b4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4050b8:	4140      	adcs	r0, r0
  4050ba:	eb41 0101 	adc.w	r1, r1, r1
  4050be:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4050c2:	f1a4 0401 	sub.w	r4, r4, #1
  4050c6:	d1e9      	bne.n	40509c <__adddf3+0x10c>
  4050c8:	f091 0f00 	teq	r1, #0
  4050cc:	bf04      	itt	eq
  4050ce:	4601      	moveq	r1, r0
  4050d0:	2000      	moveq	r0, #0
  4050d2:	fab1 f381 	clz	r3, r1
  4050d6:	bf08      	it	eq
  4050d8:	3320      	addeq	r3, #32
  4050da:	f1a3 030b 	sub.w	r3, r3, #11
  4050de:	f1b3 0220 	subs.w	r2, r3, #32
  4050e2:	da0c      	bge.n	4050fe <__adddf3+0x16e>
  4050e4:	320c      	adds	r2, #12
  4050e6:	dd08      	ble.n	4050fa <__adddf3+0x16a>
  4050e8:	f102 0c14 	add.w	ip, r2, #20
  4050ec:	f1c2 020c 	rsb	r2, r2, #12
  4050f0:	fa01 f00c 	lsl.w	r0, r1, ip
  4050f4:	fa21 f102 	lsr.w	r1, r1, r2
  4050f8:	e00c      	b.n	405114 <__adddf3+0x184>
  4050fa:	f102 0214 	add.w	r2, r2, #20
  4050fe:	bfd8      	it	le
  405100:	f1c2 0c20 	rsble	ip, r2, #32
  405104:	fa01 f102 	lsl.w	r1, r1, r2
  405108:	fa20 fc0c 	lsr.w	ip, r0, ip
  40510c:	bfdc      	itt	le
  40510e:	ea41 010c 	orrle.w	r1, r1, ip
  405112:	4090      	lslle	r0, r2
  405114:	1ae4      	subs	r4, r4, r3
  405116:	bfa2      	ittt	ge
  405118:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  40511c:	4329      	orrge	r1, r5
  40511e:	bd30      	popge	{r4, r5, pc}
  405120:	ea6f 0404 	mvn.w	r4, r4
  405124:	3c1f      	subs	r4, #31
  405126:	da1c      	bge.n	405162 <__adddf3+0x1d2>
  405128:	340c      	adds	r4, #12
  40512a:	dc0e      	bgt.n	40514a <__adddf3+0x1ba>
  40512c:	f104 0414 	add.w	r4, r4, #20
  405130:	f1c4 0220 	rsb	r2, r4, #32
  405134:	fa20 f004 	lsr.w	r0, r0, r4
  405138:	fa01 f302 	lsl.w	r3, r1, r2
  40513c:	ea40 0003 	orr.w	r0, r0, r3
  405140:	fa21 f304 	lsr.w	r3, r1, r4
  405144:	ea45 0103 	orr.w	r1, r5, r3
  405148:	bd30      	pop	{r4, r5, pc}
  40514a:	f1c4 040c 	rsb	r4, r4, #12
  40514e:	f1c4 0220 	rsb	r2, r4, #32
  405152:	fa20 f002 	lsr.w	r0, r0, r2
  405156:	fa01 f304 	lsl.w	r3, r1, r4
  40515a:	ea40 0003 	orr.w	r0, r0, r3
  40515e:	4629      	mov	r1, r5
  405160:	bd30      	pop	{r4, r5, pc}
  405162:	fa21 f004 	lsr.w	r0, r1, r4
  405166:	4629      	mov	r1, r5
  405168:	bd30      	pop	{r4, r5, pc}
  40516a:	f094 0f00 	teq	r4, #0
  40516e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  405172:	bf06      	itte	eq
  405174:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  405178:	3401      	addeq	r4, #1
  40517a:	3d01      	subne	r5, #1
  40517c:	e74e      	b.n	40501c <__adddf3+0x8c>
  40517e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  405182:	bf18      	it	ne
  405184:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405188:	d029      	beq.n	4051de <__adddf3+0x24e>
  40518a:	ea94 0f05 	teq	r4, r5
  40518e:	bf08      	it	eq
  405190:	ea90 0f02 	teqeq	r0, r2
  405194:	d005      	beq.n	4051a2 <__adddf3+0x212>
  405196:	ea54 0c00 	orrs.w	ip, r4, r0
  40519a:	bf04      	itt	eq
  40519c:	4619      	moveq	r1, r3
  40519e:	4610      	moveq	r0, r2
  4051a0:	bd30      	pop	{r4, r5, pc}
  4051a2:	ea91 0f03 	teq	r1, r3
  4051a6:	bf1e      	ittt	ne
  4051a8:	2100      	movne	r1, #0
  4051aa:	2000      	movne	r0, #0
  4051ac:	bd30      	popne	{r4, r5, pc}
  4051ae:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4051b2:	d105      	bne.n	4051c0 <__adddf3+0x230>
  4051b4:	0040      	lsls	r0, r0, #1
  4051b6:	4149      	adcs	r1, r1
  4051b8:	bf28      	it	cs
  4051ba:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4051be:	bd30      	pop	{r4, r5, pc}
  4051c0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  4051c4:	bf3c      	itt	cc
  4051c6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  4051ca:	bd30      	popcc	{r4, r5, pc}
  4051cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4051d0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  4051d4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4051d8:	f04f 0000 	mov.w	r0, #0
  4051dc:	bd30      	pop	{r4, r5, pc}
  4051de:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4051e2:	bf1a      	itte	ne
  4051e4:	4619      	movne	r1, r3
  4051e6:	4610      	movne	r0, r2
  4051e8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4051ec:	bf1c      	itt	ne
  4051ee:	460b      	movne	r3, r1
  4051f0:	4602      	movne	r2, r0
  4051f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4051f6:	bf06      	itte	eq
  4051f8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4051fc:	ea91 0f03 	teqeq	r1, r3
  405200:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  405204:	bd30      	pop	{r4, r5, pc}
  405206:	bf00      	nop

00405208 <__aeabi_ui2d>:
  405208:	f090 0f00 	teq	r0, #0
  40520c:	bf04      	itt	eq
  40520e:	2100      	moveq	r1, #0
  405210:	4770      	bxeq	lr
  405212:	b530      	push	{r4, r5, lr}
  405214:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405218:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40521c:	f04f 0500 	mov.w	r5, #0
  405220:	f04f 0100 	mov.w	r1, #0
  405224:	e750      	b.n	4050c8 <__adddf3+0x138>
  405226:	bf00      	nop

00405228 <__aeabi_i2d>:
  405228:	f090 0f00 	teq	r0, #0
  40522c:	bf04      	itt	eq
  40522e:	2100      	moveq	r1, #0
  405230:	4770      	bxeq	lr
  405232:	b530      	push	{r4, r5, lr}
  405234:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405238:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40523c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  405240:	bf48      	it	mi
  405242:	4240      	negmi	r0, r0
  405244:	f04f 0100 	mov.w	r1, #0
  405248:	e73e      	b.n	4050c8 <__adddf3+0x138>
  40524a:	bf00      	nop

0040524c <__aeabi_f2d>:
  40524c:	0042      	lsls	r2, r0, #1
  40524e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  405252:	ea4f 0131 	mov.w	r1, r1, rrx
  405256:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40525a:	bf1f      	itttt	ne
  40525c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  405260:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  405264:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  405268:	4770      	bxne	lr
  40526a:	f092 0f00 	teq	r2, #0
  40526e:	bf14      	ite	ne
  405270:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  405274:	4770      	bxeq	lr
  405276:	b530      	push	{r4, r5, lr}
  405278:	f44f 7460 	mov.w	r4, #896	; 0x380
  40527c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405280:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  405284:	e720      	b.n	4050c8 <__adddf3+0x138>
  405286:	bf00      	nop

00405288 <__aeabi_ul2d>:
  405288:	ea50 0201 	orrs.w	r2, r0, r1
  40528c:	bf08      	it	eq
  40528e:	4770      	bxeq	lr
  405290:	b530      	push	{r4, r5, lr}
  405292:	f04f 0500 	mov.w	r5, #0
  405296:	e00a      	b.n	4052ae <__aeabi_l2d+0x16>

00405298 <__aeabi_l2d>:
  405298:	ea50 0201 	orrs.w	r2, r0, r1
  40529c:	bf08      	it	eq
  40529e:	4770      	bxeq	lr
  4052a0:	b530      	push	{r4, r5, lr}
  4052a2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4052a6:	d502      	bpl.n	4052ae <__aeabi_l2d+0x16>
  4052a8:	4240      	negs	r0, r0
  4052aa:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4052ae:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4052b2:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4052b6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4052ba:	f43f aedc 	beq.w	405076 <__adddf3+0xe6>
  4052be:	f04f 0203 	mov.w	r2, #3
  4052c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4052c6:	bf18      	it	ne
  4052c8:	3203      	addne	r2, #3
  4052ca:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4052ce:	bf18      	it	ne
  4052d0:	3203      	addne	r2, #3
  4052d2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  4052d6:	f1c2 0320 	rsb	r3, r2, #32
  4052da:	fa00 fc03 	lsl.w	ip, r0, r3
  4052de:	fa20 f002 	lsr.w	r0, r0, r2
  4052e2:	fa01 fe03 	lsl.w	lr, r1, r3
  4052e6:	ea40 000e 	orr.w	r0, r0, lr
  4052ea:	fa21 f102 	lsr.w	r1, r1, r2
  4052ee:	4414      	add	r4, r2
  4052f0:	e6c1      	b.n	405076 <__adddf3+0xe6>
  4052f2:	bf00      	nop

004052f4 <__aeabi_dmul>:
  4052f4:	b570      	push	{r4, r5, r6, lr}
  4052f6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4052fa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4052fe:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  405302:	bf1d      	ittte	ne
  405304:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  405308:	ea94 0f0c 	teqne	r4, ip
  40530c:	ea95 0f0c 	teqne	r5, ip
  405310:	f000 f8de 	bleq	4054d0 <__aeabi_dmul+0x1dc>
  405314:	442c      	add	r4, r5
  405316:	ea81 0603 	eor.w	r6, r1, r3
  40531a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40531e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  405322:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  405326:	bf18      	it	ne
  405328:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  40532c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405330:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  405334:	d038      	beq.n	4053a8 <__aeabi_dmul+0xb4>
  405336:	fba0 ce02 	umull	ip, lr, r0, r2
  40533a:	f04f 0500 	mov.w	r5, #0
  40533e:	fbe1 e502 	umlal	lr, r5, r1, r2
  405342:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  405346:	fbe0 e503 	umlal	lr, r5, r0, r3
  40534a:	f04f 0600 	mov.w	r6, #0
  40534e:	fbe1 5603 	umlal	r5, r6, r1, r3
  405352:	f09c 0f00 	teq	ip, #0
  405356:	bf18      	it	ne
  405358:	f04e 0e01 	orrne.w	lr, lr, #1
  40535c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  405360:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  405364:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  405368:	d204      	bcs.n	405374 <__aeabi_dmul+0x80>
  40536a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40536e:	416d      	adcs	r5, r5
  405370:	eb46 0606 	adc.w	r6, r6, r6
  405374:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  405378:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  40537c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  405380:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  405384:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  405388:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40538c:	bf88      	it	hi
  40538e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  405392:	d81e      	bhi.n	4053d2 <__aeabi_dmul+0xde>
  405394:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  405398:	bf08      	it	eq
  40539a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40539e:	f150 0000 	adcs.w	r0, r0, #0
  4053a2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4053a6:	bd70      	pop	{r4, r5, r6, pc}
  4053a8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4053ac:	ea46 0101 	orr.w	r1, r6, r1
  4053b0:	ea40 0002 	orr.w	r0, r0, r2
  4053b4:	ea81 0103 	eor.w	r1, r1, r3
  4053b8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4053bc:	bfc2      	ittt	gt
  4053be:	ebd4 050c 	rsbsgt	r5, r4, ip
  4053c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4053c6:	bd70      	popgt	{r4, r5, r6, pc}
  4053c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4053cc:	f04f 0e00 	mov.w	lr, #0
  4053d0:	3c01      	subs	r4, #1
  4053d2:	f300 80ab 	bgt.w	40552c <__aeabi_dmul+0x238>
  4053d6:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4053da:	bfde      	ittt	le
  4053dc:	2000      	movle	r0, #0
  4053de:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4053e2:	bd70      	pople	{r4, r5, r6, pc}
  4053e4:	f1c4 0400 	rsb	r4, r4, #0
  4053e8:	3c20      	subs	r4, #32
  4053ea:	da35      	bge.n	405458 <__aeabi_dmul+0x164>
  4053ec:	340c      	adds	r4, #12
  4053ee:	dc1b      	bgt.n	405428 <__aeabi_dmul+0x134>
  4053f0:	f104 0414 	add.w	r4, r4, #20
  4053f4:	f1c4 0520 	rsb	r5, r4, #32
  4053f8:	fa00 f305 	lsl.w	r3, r0, r5
  4053fc:	fa20 f004 	lsr.w	r0, r0, r4
  405400:	fa01 f205 	lsl.w	r2, r1, r5
  405404:	ea40 0002 	orr.w	r0, r0, r2
  405408:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  40540c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  405410:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  405414:	fa21 f604 	lsr.w	r6, r1, r4
  405418:	eb42 0106 	adc.w	r1, r2, r6
  40541c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405420:	bf08      	it	eq
  405422:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405426:	bd70      	pop	{r4, r5, r6, pc}
  405428:	f1c4 040c 	rsb	r4, r4, #12
  40542c:	f1c4 0520 	rsb	r5, r4, #32
  405430:	fa00 f304 	lsl.w	r3, r0, r4
  405434:	fa20 f005 	lsr.w	r0, r0, r5
  405438:	fa01 f204 	lsl.w	r2, r1, r4
  40543c:	ea40 0002 	orr.w	r0, r0, r2
  405440:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405444:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  405448:	f141 0100 	adc.w	r1, r1, #0
  40544c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405450:	bf08      	it	eq
  405452:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405456:	bd70      	pop	{r4, r5, r6, pc}
  405458:	f1c4 0520 	rsb	r5, r4, #32
  40545c:	fa00 f205 	lsl.w	r2, r0, r5
  405460:	ea4e 0e02 	orr.w	lr, lr, r2
  405464:	fa20 f304 	lsr.w	r3, r0, r4
  405468:	fa01 f205 	lsl.w	r2, r1, r5
  40546c:	ea43 0302 	orr.w	r3, r3, r2
  405470:	fa21 f004 	lsr.w	r0, r1, r4
  405474:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405478:	fa21 f204 	lsr.w	r2, r1, r4
  40547c:	ea20 0002 	bic.w	r0, r0, r2
  405480:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  405484:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405488:	bf08      	it	eq
  40548a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40548e:	bd70      	pop	{r4, r5, r6, pc}
  405490:	f094 0f00 	teq	r4, #0
  405494:	d10f      	bne.n	4054b6 <__aeabi_dmul+0x1c2>
  405496:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40549a:	0040      	lsls	r0, r0, #1
  40549c:	eb41 0101 	adc.w	r1, r1, r1
  4054a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4054a4:	bf08      	it	eq
  4054a6:	3c01      	subeq	r4, #1
  4054a8:	d0f7      	beq.n	40549a <__aeabi_dmul+0x1a6>
  4054aa:	ea41 0106 	orr.w	r1, r1, r6
  4054ae:	f095 0f00 	teq	r5, #0
  4054b2:	bf18      	it	ne
  4054b4:	4770      	bxne	lr
  4054b6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4054ba:	0052      	lsls	r2, r2, #1
  4054bc:	eb43 0303 	adc.w	r3, r3, r3
  4054c0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4054c4:	bf08      	it	eq
  4054c6:	3d01      	subeq	r5, #1
  4054c8:	d0f7      	beq.n	4054ba <__aeabi_dmul+0x1c6>
  4054ca:	ea43 0306 	orr.w	r3, r3, r6
  4054ce:	4770      	bx	lr
  4054d0:	ea94 0f0c 	teq	r4, ip
  4054d4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4054d8:	bf18      	it	ne
  4054da:	ea95 0f0c 	teqne	r5, ip
  4054de:	d00c      	beq.n	4054fa <__aeabi_dmul+0x206>
  4054e0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4054e4:	bf18      	it	ne
  4054e6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4054ea:	d1d1      	bne.n	405490 <__aeabi_dmul+0x19c>
  4054ec:	ea81 0103 	eor.w	r1, r1, r3
  4054f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4054f4:	f04f 0000 	mov.w	r0, #0
  4054f8:	bd70      	pop	{r4, r5, r6, pc}
  4054fa:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4054fe:	bf06      	itte	eq
  405500:	4610      	moveq	r0, r2
  405502:	4619      	moveq	r1, r3
  405504:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405508:	d019      	beq.n	40553e <__aeabi_dmul+0x24a>
  40550a:	ea94 0f0c 	teq	r4, ip
  40550e:	d102      	bne.n	405516 <__aeabi_dmul+0x222>
  405510:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  405514:	d113      	bne.n	40553e <__aeabi_dmul+0x24a>
  405516:	ea95 0f0c 	teq	r5, ip
  40551a:	d105      	bne.n	405528 <__aeabi_dmul+0x234>
  40551c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  405520:	bf1c      	itt	ne
  405522:	4610      	movne	r0, r2
  405524:	4619      	movne	r1, r3
  405526:	d10a      	bne.n	40553e <__aeabi_dmul+0x24a>
  405528:	ea81 0103 	eor.w	r1, r1, r3
  40552c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405530:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  405534:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  405538:	f04f 0000 	mov.w	r0, #0
  40553c:	bd70      	pop	{r4, r5, r6, pc}
  40553e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  405542:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  405546:	bd70      	pop	{r4, r5, r6, pc}

00405548 <__aeabi_ddiv>:
  405548:	b570      	push	{r4, r5, r6, lr}
  40554a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40554e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  405552:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  405556:	bf1d      	ittte	ne
  405558:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40555c:	ea94 0f0c 	teqne	r4, ip
  405560:	ea95 0f0c 	teqne	r5, ip
  405564:	f000 f8a7 	bleq	4056b6 <__aeabi_ddiv+0x16e>
  405568:	eba4 0405 	sub.w	r4, r4, r5
  40556c:	ea81 0e03 	eor.w	lr, r1, r3
  405570:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  405574:	ea4f 3101 	mov.w	r1, r1, lsl #12
  405578:	f000 8088 	beq.w	40568c <__aeabi_ddiv+0x144>
  40557c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  405580:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  405584:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  405588:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  40558c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  405590:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  405594:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  405598:	ea4f 2600 	mov.w	r6, r0, lsl #8
  40559c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4055a0:	429d      	cmp	r5, r3
  4055a2:	bf08      	it	eq
  4055a4:	4296      	cmpeq	r6, r2
  4055a6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4055aa:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4055ae:	d202      	bcs.n	4055b6 <__aeabi_ddiv+0x6e>
  4055b0:	085b      	lsrs	r3, r3, #1
  4055b2:	ea4f 0232 	mov.w	r2, r2, rrx
  4055b6:	1ab6      	subs	r6, r6, r2
  4055b8:	eb65 0503 	sbc.w	r5, r5, r3
  4055bc:	085b      	lsrs	r3, r3, #1
  4055be:	ea4f 0232 	mov.w	r2, r2, rrx
  4055c2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  4055c6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  4055ca:	ebb6 0e02 	subs.w	lr, r6, r2
  4055ce:	eb75 0e03 	sbcs.w	lr, r5, r3
  4055d2:	bf22      	ittt	cs
  4055d4:	1ab6      	subcs	r6, r6, r2
  4055d6:	4675      	movcs	r5, lr
  4055d8:	ea40 000c 	orrcs.w	r0, r0, ip
  4055dc:	085b      	lsrs	r3, r3, #1
  4055de:	ea4f 0232 	mov.w	r2, r2, rrx
  4055e2:	ebb6 0e02 	subs.w	lr, r6, r2
  4055e6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4055ea:	bf22      	ittt	cs
  4055ec:	1ab6      	subcs	r6, r6, r2
  4055ee:	4675      	movcs	r5, lr
  4055f0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4055f4:	085b      	lsrs	r3, r3, #1
  4055f6:	ea4f 0232 	mov.w	r2, r2, rrx
  4055fa:	ebb6 0e02 	subs.w	lr, r6, r2
  4055fe:	eb75 0e03 	sbcs.w	lr, r5, r3
  405602:	bf22      	ittt	cs
  405604:	1ab6      	subcs	r6, r6, r2
  405606:	4675      	movcs	r5, lr
  405608:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40560c:	085b      	lsrs	r3, r3, #1
  40560e:	ea4f 0232 	mov.w	r2, r2, rrx
  405612:	ebb6 0e02 	subs.w	lr, r6, r2
  405616:	eb75 0e03 	sbcs.w	lr, r5, r3
  40561a:	bf22      	ittt	cs
  40561c:	1ab6      	subcs	r6, r6, r2
  40561e:	4675      	movcs	r5, lr
  405620:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  405624:	ea55 0e06 	orrs.w	lr, r5, r6
  405628:	d018      	beq.n	40565c <__aeabi_ddiv+0x114>
  40562a:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40562e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  405632:	ea4f 1606 	mov.w	r6, r6, lsl #4
  405636:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40563a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40563e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  405642:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  405646:	d1c0      	bne.n	4055ca <__aeabi_ddiv+0x82>
  405648:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40564c:	d10b      	bne.n	405666 <__aeabi_ddiv+0x11e>
  40564e:	ea41 0100 	orr.w	r1, r1, r0
  405652:	f04f 0000 	mov.w	r0, #0
  405656:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40565a:	e7b6      	b.n	4055ca <__aeabi_ddiv+0x82>
  40565c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405660:	bf04      	itt	eq
  405662:	4301      	orreq	r1, r0
  405664:	2000      	moveq	r0, #0
  405666:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40566a:	bf88      	it	hi
  40566c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  405670:	f63f aeaf 	bhi.w	4053d2 <__aeabi_dmul+0xde>
  405674:	ebb5 0c03 	subs.w	ip, r5, r3
  405678:	bf04      	itt	eq
  40567a:	ebb6 0c02 	subseq.w	ip, r6, r2
  40567e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  405682:	f150 0000 	adcs.w	r0, r0, #0
  405686:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40568a:	bd70      	pop	{r4, r5, r6, pc}
  40568c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  405690:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  405694:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  405698:	bfc2      	ittt	gt
  40569a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40569e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4056a2:	bd70      	popgt	{r4, r5, r6, pc}
  4056a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4056a8:	f04f 0e00 	mov.w	lr, #0
  4056ac:	3c01      	subs	r4, #1
  4056ae:	e690      	b.n	4053d2 <__aeabi_dmul+0xde>
  4056b0:	ea45 0e06 	orr.w	lr, r5, r6
  4056b4:	e68d      	b.n	4053d2 <__aeabi_dmul+0xde>
  4056b6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4056ba:	ea94 0f0c 	teq	r4, ip
  4056be:	bf08      	it	eq
  4056c0:	ea95 0f0c 	teqeq	r5, ip
  4056c4:	f43f af3b 	beq.w	40553e <__aeabi_dmul+0x24a>
  4056c8:	ea94 0f0c 	teq	r4, ip
  4056cc:	d10a      	bne.n	4056e4 <__aeabi_ddiv+0x19c>
  4056ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4056d2:	f47f af34 	bne.w	40553e <__aeabi_dmul+0x24a>
  4056d6:	ea95 0f0c 	teq	r5, ip
  4056da:	f47f af25 	bne.w	405528 <__aeabi_dmul+0x234>
  4056de:	4610      	mov	r0, r2
  4056e0:	4619      	mov	r1, r3
  4056e2:	e72c      	b.n	40553e <__aeabi_dmul+0x24a>
  4056e4:	ea95 0f0c 	teq	r5, ip
  4056e8:	d106      	bne.n	4056f8 <__aeabi_ddiv+0x1b0>
  4056ea:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4056ee:	f43f aefd 	beq.w	4054ec <__aeabi_dmul+0x1f8>
  4056f2:	4610      	mov	r0, r2
  4056f4:	4619      	mov	r1, r3
  4056f6:	e722      	b.n	40553e <__aeabi_dmul+0x24a>
  4056f8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4056fc:	bf18      	it	ne
  4056fe:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405702:	f47f aec5 	bne.w	405490 <__aeabi_dmul+0x19c>
  405706:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40570a:	f47f af0d 	bne.w	405528 <__aeabi_dmul+0x234>
  40570e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  405712:	f47f aeeb 	bne.w	4054ec <__aeabi_dmul+0x1f8>
  405716:	e712      	b.n	40553e <__aeabi_dmul+0x24a>

00405718 <__gedf2>:
  405718:	f04f 3cff 	mov.w	ip, #4294967295
  40571c:	e006      	b.n	40572c <__cmpdf2+0x4>
  40571e:	bf00      	nop

00405720 <__ledf2>:
  405720:	f04f 0c01 	mov.w	ip, #1
  405724:	e002      	b.n	40572c <__cmpdf2+0x4>
  405726:	bf00      	nop

00405728 <__cmpdf2>:
  405728:	f04f 0c01 	mov.w	ip, #1
  40572c:	f84d cd04 	str.w	ip, [sp, #-4]!
  405730:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405734:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405738:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40573c:	bf18      	it	ne
  40573e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  405742:	d01b      	beq.n	40577c <__cmpdf2+0x54>
  405744:	b001      	add	sp, #4
  405746:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40574a:	bf0c      	ite	eq
  40574c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  405750:	ea91 0f03 	teqne	r1, r3
  405754:	bf02      	ittt	eq
  405756:	ea90 0f02 	teqeq	r0, r2
  40575a:	2000      	moveq	r0, #0
  40575c:	4770      	bxeq	lr
  40575e:	f110 0f00 	cmn.w	r0, #0
  405762:	ea91 0f03 	teq	r1, r3
  405766:	bf58      	it	pl
  405768:	4299      	cmppl	r1, r3
  40576a:	bf08      	it	eq
  40576c:	4290      	cmpeq	r0, r2
  40576e:	bf2c      	ite	cs
  405770:	17d8      	asrcs	r0, r3, #31
  405772:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  405776:	f040 0001 	orr.w	r0, r0, #1
  40577a:	4770      	bx	lr
  40577c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405780:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405784:	d102      	bne.n	40578c <__cmpdf2+0x64>
  405786:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40578a:	d107      	bne.n	40579c <__cmpdf2+0x74>
  40578c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405790:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405794:	d1d6      	bne.n	405744 <__cmpdf2+0x1c>
  405796:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40579a:	d0d3      	beq.n	405744 <__cmpdf2+0x1c>
  40579c:	f85d 0b04 	ldr.w	r0, [sp], #4
  4057a0:	4770      	bx	lr
  4057a2:	bf00      	nop

004057a4 <__aeabi_cdrcmple>:
  4057a4:	4684      	mov	ip, r0
  4057a6:	4610      	mov	r0, r2
  4057a8:	4662      	mov	r2, ip
  4057aa:	468c      	mov	ip, r1
  4057ac:	4619      	mov	r1, r3
  4057ae:	4663      	mov	r3, ip
  4057b0:	e000      	b.n	4057b4 <__aeabi_cdcmpeq>
  4057b2:	bf00      	nop

004057b4 <__aeabi_cdcmpeq>:
  4057b4:	b501      	push	{r0, lr}
  4057b6:	f7ff ffb7 	bl	405728 <__cmpdf2>
  4057ba:	2800      	cmp	r0, #0
  4057bc:	bf48      	it	mi
  4057be:	f110 0f00 	cmnmi.w	r0, #0
  4057c2:	bd01      	pop	{r0, pc}

004057c4 <__aeabi_dcmpeq>:
  4057c4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4057c8:	f7ff fff4 	bl	4057b4 <__aeabi_cdcmpeq>
  4057cc:	bf0c      	ite	eq
  4057ce:	2001      	moveq	r0, #1
  4057d0:	2000      	movne	r0, #0
  4057d2:	f85d fb08 	ldr.w	pc, [sp], #8
  4057d6:	bf00      	nop

004057d8 <__aeabi_dcmplt>:
  4057d8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4057dc:	f7ff ffea 	bl	4057b4 <__aeabi_cdcmpeq>
  4057e0:	bf34      	ite	cc
  4057e2:	2001      	movcc	r0, #1
  4057e4:	2000      	movcs	r0, #0
  4057e6:	f85d fb08 	ldr.w	pc, [sp], #8
  4057ea:	bf00      	nop

004057ec <__aeabi_dcmple>:
  4057ec:	f84d ed08 	str.w	lr, [sp, #-8]!
  4057f0:	f7ff ffe0 	bl	4057b4 <__aeabi_cdcmpeq>
  4057f4:	bf94      	ite	ls
  4057f6:	2001      	movls	r0, #1
  4057f8:	2000      	movhi	r0, #0
  4057fa:	f85d fb08 	ldr.w	pc, [sp], #8
  4057fe:	bf00      	nop

00405800 <__aeabi_dcmpge>:
  405800:	f84d ed08 	str.w	lr, [sp, #-8]!
  405804:	f7ff ffce 	bl	4057a4 <__aeabi_cdrcmple>
  405808:	bf94      	ite	ls
  40580a:	2001      	movls	r0, #1
  40580c:	2000      	movhi	r0, #0
  40580e:	f85d fb08 	ldr.w	pc, [sp], #8
  405812:	bf00      	nop

00405814 <__aeabi_dcmpgt>:
  405814:	f84d ed08 	str.w	lr, [sp, #-8]!
  405818:	f7ff ffc4 	bl	4057a4 <__aeabi_cdrcmple>
  40581c:	bf34      	ite	cc
  40581e:	2001      	movcc	r0, #1
  405820:	2000      	movcs	r0, #0
  405822:	f85d fb08 	ldr.w	pc, [sp], #8
  405826:	bf00      	nop

00405828 <__aeabi_d2iz>:
  405828:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40582c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  405830:	d215      	bcs.n	40585e <__aeabi_d2iz+0x36>
  405832:	d511      	bpl.n	405858 <__aeabi_d2iz+0x30>
  405834:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  405838:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40583c:	d912      	bls.n	405864 <__aeabi_d2iz+0x3c>
  40583e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  405842:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  405846:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40584a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40584e:	fa23 f002 	lsr.w	r0, r3, r2
  405852:	bf18      	it	ne
  405854:	4240      	negne	r0, r0
  405856:	4770      	bx	lr
  405858:	f04f 0000 	mov.w	r0, #0
  40585c:	4770      	bx	lr
  40585e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  405862:	d105      	bne.n	405870 <__aeabi_d2iz+0x48>
  405864:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  405868:	bf08      	it	eq
  40586a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40586e:	4770      	bx	lr
  405870:	f04f 0000 	mov.w	r0, #0
  405874:	4770      	bx	lr
  405876:	bf00      	nop

00405878 <__aeabi_uldivmod>:
  405878:	b953      	cbnz	r3, 405890 <__aeabi_uldivmod+0x18>
  40587a:	b94a      	cbnz	r2, 405890 <__aeabi_uldivmod+0x18>
  40587c:	2900      	cmp	r1, #0
  40587e:	bf08      	it	eq
  405880:	2800      	cmpeq	r0, #0
  405882:	bf1c      	itt	ne
  405884:	f04f 31ff 	movne.w	r1, #4294967295
  405888:	f04f 30ff 	movne.w	r0, #4294967295
  40588c:	f000 b83c 	b.w	405908 <__aeabi_idiv0>
  405890:	b082      	sub	sp, #8
  405892:	46ec      	mov	ip, sp
  405894:	e92d 5000 	stmdb	sp!, {ip, lr}
  405898:	f000 f81e 	bl	4058d8 <__gnu_uldivmod_helper>
  40589c:	f8dd e004 	ldr.w	lr, [sp, #4]
  4058a0:	b002      	add	sp, #8
  4058a2:	bc0c      	pop	{r2, r3}
  4058a4:	4770      	bx	lr
  4058a6:	bf00      	nop

004058a8 <__gnu_ldivmod_helper>:
  4058a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4058ac:	9c06      	ldr	r4, [sp, #24]
  4058ae:	4615      	mov	r5, r2
  4058b0:	4606      	mov	r6, r0
  4058b2:	460f      	mov	r7, r1
  4058b4:	4698      	mov	r8, r3
  4058b6:	f000 f829 	bl	40590c <__divdi3>
  4058ba:	fb05 f301 	mul.w	r3, r5, r1
  4058be:	fb00 3808 	mla	r8, r0, r8, r3
  4058c2:	fba5 2300 	umull	r2, r3, r5, r0
  4058c6:	1ab2      	subs	r2, r6, r2
  4058c8:	4443      	add	r3, r8
  4058ca:	eb67 0303 	sbc.w	r3, r7, r3
  4058ce:	e9c4 2300 	strd	r2, r3, [r4]
  4058d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4058d6:	bf00      	nop

004058d8 <__gnu_uldivmod_helper>:
  4058d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4058dc:	9c06      	ldr	r4, [sp, #24]
  4058de:	4690      	mov	r8, r2
  4058e0:	4606      	mov	r6, r0
  4058e2:	460f      	mov	r7, r1
  4058e4:	461d      	mov	r5, r3
  4058e6:	f000 f95f 	bl	405ba8 <__udivdi3>
  4058ea:	fb00 f505 	mul.w	r5, r0, r5
  4058ee:	fba0 2308 	umull	r2, r3, r0, r8
  4058f2:	fb08 5501 	mla	r5, r8, r1, r5
  4058f6:	1ab2      	subs	r2, r6, r2
  4058f8:	442b      	add	r3, r5
  4058fa:	eb67 0303 	sbc.w	r3, r7, r3
  4058fe:	e9c4 2300 	strd	r2, r3, [r4]
  405902:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405906:	bf00      	nop

00405908 <__aeabi_idiv0>:
  405908:	4770      	bx	lr
  40590a:	bf00      	nop

0040590c <__divdi3>:
  40590c:	2900      	cmp	r1, #0
  40590e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  405912:	f2c0 80a6 	blt.w	405a62 <__divdi3+0x156>
  405916:	2600      	movs	r6, #0
  405918:	2b00      	cmp	r3, #0
  40591a:	f2c0 809c 	blt.w	405a56 <__divdi3+0x14a>
  40591e:	4688      	mov	r8, r1
  405920:	4694      	mov	ip, r2
  405922:	469e      	mov	lr, r3
  405924:	4615      	mov	r5, r2
  405926:	4604      	mov	r4, r0
  405928:	460f      	mov	r7, r1
  40592a:	2b00      	cmp	r3, #0
  40592c:	d13d      	bne.n	4059aa <__divdi3+0x9e>
  40592e:	428a      	cmp	r2, r1
  405930:	d959      	bls.n	4059e6 <__divdi3+0xda>
  405932:	fab2 f382 	clz	r3, r2
  405936:	b13b      	cbz	r3, 405948 <__divdi3+0x3c>
  405938:	f1c3 0220 	rsb	r2, r3, #32
  40593c:	409f      	lsls	r7, r3
  40593e:	fa20 f202 	lsr.w	r2, r0, r2
  405942:	409d      	lsls	r5, r3
  405944:	4317      	orrs	r7, r2
  405946:	409c      	lsls	r4, r3
  405948:	0c29      	lsrs	r1, r5, #16
  40594a:	0c22      	lsrs	r2, r4, #16
  40594c:	fbb7 fef1 	udiv	lr, r7, r1
  405950:	b2a8      	uxth	r0, r5
  405952:	fb01 771e 	mls	r7, r1, lr, r7
  405956:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
  40595a:	fb00 f30e 	mul.w	r3, r0, lr
  40595e:	42bb      	cmp	r3, r7
  405960:	d90a      	bls.n	405978 <__divdi3+0x6c>
  405962:	197f      	adds	r7, r7, r5
  405964:	f10e 32ff 	add.w	r2, lr, #4294967295
  405968:	f080 8105 	bcs.w	405b76 <__divdi3+0x26a>
  40596c:	42bb      	cmp	r3, r7
  40596e:	f240 8102 	bls.w	405b76 <__divdi3+0x26a>
  405972:	f1ae 0e02 	sub.w	lr, lr, #2
  405976:	442f      	add	r7, r5
  405978:	1aff      	subs	r7, r7, r3
  40597a:	b2a4      	uxth	r4, r4
  40597c:	fbb7 f3f1 	udiv	r3, r7, r1
  405980:	fb01 7713 	mls	r7, r1, r3, r7
  405984:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  405988:	fb00 f003 	mul.w	r0, r0, r3
  40598c:	42b8      	cmp	r0, r7
  40598e:	d908      	bls.n	4059a2 <__divdi3+0x96>
  405990:	197f      	adds	r7, r7, r5
  405992:	f103 32ff 	add.w	r2, r3, #4294967295
  405996:	f080 80f0 	bcs.w	405b7a <__divdi3+0x26e>
  40599a:	42b8      	cmp	r0, r7
  40599c:	f240 80ed 	bls.w	405b7a <__divdi3+0x26e>
  4059a0:	3b02      	subs	r3, #2
  4059a2:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
  4059a6:	2200      	movs	r2, #0
  4059a8:	e003      	b.n	4059b2 <__divdi3+0xa6>
  4059aa:	428b      	cmp	r3, r1
  4059ac:	d90f      	bls.n	4059ce <__divdi3+0xc2>
  4059ae:	2200      	movs	r2, #0
  4059b0:	4613      	mov	r3, r2
  4059b2:	1c34      	adds	r4, r6, #0
  4059b4:	bf18      	it	ne
  4059b6:	2401      	movne	r4, #1
  4059b8:	4260      	negs	r0, r4
  4059ba:	f04f 0500 	mov.w	r5, #0
  4059be:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
  4059c2:	4058      	eors	r0, r3
  4059c4:	4051      	eors	r1, r2
  4059c6:	1900      	adds	r0, r0, r4
  4059c8:	4169      	adcs	r1, r5
  4059ca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4059ce:	fab3 f283 	clz	r2, r3
  4059d2:	2a00      	cmp	r2, #0
  4059d4:	f040 8086 	bne.w	405ae4 <__divdi3+0x1d8>
  4059d8:	428b      	cmp	r3, r1
  4059da:	d302      	bcc.n	4059e2 <__divdi3+0xd6>
  4059dc:	4584      	cmp	ip, r0
  4059de:	f200 80db 	bhi.w	405b98 <__divdi3+0x28c>
  4059e2:	2301      	movs	r3, #1
  4059e4:	e7e5      	b.n	4059b2 <__divdi3+0xa6>
  4059e6:	b912      	cbnz	r2, 4059ee <__divdi3+0xe2>
  4059e8:	2301      	movs	r3, #1
  4059ea:	fbb3 f5f2 	udiv	r5, r3, r2
  4059ee:	fab5 f085 	clz	r0, r5
  4059f2:	2800      	cmp	r0, #0
  4059f4:	d13b      	bne.n	405a6e <__divdi3+0x162>
  4059f6:	1b78      	subs	r0, r7, r5
  4059f8:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  4059fc:	fa1f fc85 	uxth.w	ip, r5
  405a00:	2201      	movs	r2, #1
  405a02:	fbb0 f8fe 	udiv	r8, r0, lr
  405a06:	0c21      	lsrs	r1, r4, #16
  405a08:	fb0e 0718 	mls	r7, lr, r8, r0
  405a0c:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
  405a10:	fb0c f308 	mul.w	r3, ip, r8
  405a14:	42bb      	cmp	r3, r7
  405a16:	d907      	bls.n	405a28 <__divdi3+0x11c>
  405a18:	197f      	adds	r7, r7, r5
  405a1a:	f108 31ff 	add.w	r1, r8, #4294967295
  405a1e:	d202      	bcs.n	405a26 <__divdi3+0x11a>
  405a20:	42bb      	cmp	r3, r7
  405a22:	f200 80bd 	bhi.w	405ba0 <__divdi3+0x294>
  405a26:	4688      	mov	r8, r1
  405a28:	1aff      	subs	r7, r7, r3
  405a2a:	b2a4      	uxth	r4, r4
  405a2c:	fbb7 f3fe 	udiv	r3, r7, lr
  405a30:	fb0e 7713 	mls	r7, lr, r3, r7
  405a34:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  405a38:	fb0c fc03 	mul.w	ip, ip, r3
  405a3c:	45bc      	cmp	ip, r7
  405a3e:	d907      	bls.n	405a50 <__divdi3+0x144>
  405a40:	197f      	adds	r7, r7, r5
  405a42:	f103 31ff 	add.w	r1, r3, #4294967295
  405a46:	d202      	bcs.n	405a4e <__divdi3+0x142>
  405a48:	45bc      	cmp	ip, r7
  405a4a:	f200 80a7 	bhi.w	405b9c <__divdi3+0x290>
  405a4e:	460b      	mov	r3, r1
  405a50:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  405a54:	e7ad      	b.n	4059b2 <__divdi3+0xa6>
  405a56:	4252      	negs	r2, r2
  405a58:	ea6f 0606 	mvn.w	r6, r6
  405a5c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  405a60:	e75d      	b.n	40591e <__divdi3+0x12>
  405a62:	4240      	negs	r0, r0
  405a64:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405a68:	f04f 36ff 	mov.w	r6, #4294967295
  405a6c:	e754      	b.n	405918 <__divdi3+0xc>
  405a6e:	f1c0 0220 	rsb	r2, r0, #32
  405a72:	fa24 f102 	lsr.w	r1, r4, r2
  405a76:	fa07 f300 	lsl.w	r3, r7, r0
  405a7a:	4085      	lsls	r5, r0
  405a7c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  405a80:	40d7      	lsrs	r7, r2
  405a82:	4319      	orrs	r1, r3
  405a84:	fbb7 f2fe 	udiv	r2, r7, lr
  405a88:	0c0b      	lsrs	r3, r1, #16
  405a8a:	fb0e 7712 	mls	r7, lr, r2, r7
  405a8e:	fa1f fc85 	uxth.w	ip, r5
  405a92:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
  405a96:	fb0c f702 	mul.w	r7, ip, r2
  405a9a:	429f      	cmp	r7, r3
  405a9c:	fa04 f400 	lsl.w	r4, r4, r0
  405aa0:	d907      	bls.n	405ab2 <__divdi3+0x1a6>
  405aa2:	195b      	adds	r3, r3, r5
  405aa4:	f102 30ff 	add.w	r0, r2, #4294967295
  405aa8:	d274      	bcs.n	405b94 <__divdi3+0x288>
  405aaa:	429f      	cmp	r7, r3
  405aac:	d972      	bls.n	405b94 <__divdi3+0x288>
  405aae:	3a02      	subs	r2, #2
  405ab0:	442b      	add	r3, r5
  405ab2:	1bdf      	subs	r7, r3, r7
  405ab4:	b289      	uxth	r1, r1
  405ab6:	fbb7 f8fe 	udiv	r8, r7, lr
  405aba:	fb0e 7318 	mls	r3, lr, r8, r7
  405abe:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
  405ac2:	fb0c f708 	mul.w	r7, ip, r8
  405ac6:	429f      	cmp	r7, r3
  405ac8:	d908      	bls.n	405adc <__divdi3+0x1d0>
  405aca:	195b      	adds	r3, r3, r5
  405acc:	f108 31ff 	add.w	r1, r8, #4294967295
  405ad0:	d25c      	bcs.n	405b8c <__divdi3+0x280>
  405ad2:	429f      	cmp	r7, r3
  405ad4:	d95a      	bls.n	405b8c <__divdi3+0x280>
  405ad6:	f1a8 0802 	sub.w	r8, r8, #2
  405ada:	442b      	add	r3, r5
  405adc:	1bd8      	subs	r0, r3, r7
  405ade:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
  405ae2:	e78e      	b.n	405a02 <__divdi3+0xf6>
  405ae4:	f1c2 0320 	rsb	r3, r2, #32
  405ae8:	fa2c f103 	lsr.w	r1, ip, r3
  405aec:	fa0e fe02 	lsl.w	lr, lr, r2
  405af0:	fa20 f703 	lsr.w	r7, r0, r3
  405af4:	ea41 0e0e 	orr.w	lr, r1, lr
  405af8:	fa08 f002 	lsl.w	r0, r8, r2
  405afc:	fa28 f103 	lsr.w	r1, r8, r3
  405b00:	ea4f 451e 	mov.w	r5, lr, lsr #16
  405b04:	4338      	orrs	r0, r7
  405b06:	fbb1 f8f5 	udiv	r8, r1, r5
  405b0a:	0c03      	lsrs	r3, r0, #16
  405b0c:	fb05 1118 	mls	r1, r5, r8, r1
  405b10:	fa1f f78e 	uxth.w	r7, lr
  405b14:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  405b18:	fb07 f308 	mul.w	r3, r7, r8
  405b1c:	428b      	cmp	r3, r1
  405b1e:	fa0c fc02 	lsl.w	ip, ip, r2
  405b22:	d909      	bls.n	405b38 <__divdi3+0x22c>
  405b24:	eb11 010e 	adds.w	r1, r1, lr
  405b28:	f108 39ff 	add.w	r9, r8, #4294967295
  405b2c:	d230      	bcs.n	405b90 <__divdi3+0x284>
  405b2e:	428b      	cmp	r3, r1
  405b30:	d92e      	bls.n	405b90 <__divdi3+0x284>
  405b32:	f1a8 0802 	sub.w	r8, r8, #2
  405b36:	4471      	add	r1, lr
  405b38:	1ac9      	subs	r1, r1, r3
  405b3a:	b280      	uxth	r0, r0
  405b3c:	fbb1 f3f5 	udiv	r3, r1, r5
  405b40:	fb05 1113 	mls	r1, r5, r3, r1
  405b44:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  405b48:	fb07 f703 	mul.w	r7, r7, r3
  405b4c:	428f      	cmp	r7, r1
  405b4e:	d908      	bls.n	405b62 <__divdi3+0x256>
  405b50:	eb11 010e 	adds.w	r1, r1, lr
  405b54:	f103 30ff 	add.w	r0, r3, #4294967295
  405b58:	d216      	bcs.n	405b88 <__divdi3+0x27c>
  405b5a:	428f      	cmp	r7, r1
  405b5c:	d914      	bls.n	405b88 <__divdi3+0x27c>
  405b5e:	3b02      	subs	r3, #2
  405b60:	4471      	add	r1, lr
  405b62:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  405b66:	1bc9      	subs	r1, r1, r7
  405b68:	fba3 890c 	umull	r8, r9, r3, ip
  405b6c:	4549      	cmp	r1, r9
  405b6e:	d309      	bcc.n	405b84 <__divdi3+0x278>
  405b70:	d005      	beq.n	405b7e <__divdi3+0x272>
  405b72:	2200      	movs	r2, #0
  405b74:	e71d      	b.n	4059b2 <__divdi3+0xa6>
  405b76:	4696      	mov	lr, r2
  405b78:	e6fe      	b.n	405978 <__divdi3+0x6c>
  405b7a:	4613      	mov	r3, r2
  405b7c:	e711      	b.n	4059a2 <__divdi3+0x96>
  405b7e:	4094      	lsls	r4, r2
  405b80:	4544      	cmp	r4, r8
  405b82:	d2f6      	bcs.n	405b72 <__divdi3+0x266>
  405b84:	3b01      	subs	r3, #1
  405b86:	e7f4      	b.n	405b72 <__divdi3+0x266>
  405b88:	4603      	mov	r3, r0
  405b8a:	e7ea      	b.n	405b62 <__divdi3+0x256>
  405b8c:	4688      	mov	r8, r1
  405b8e:	e7a5      	b.n	405adc <__divdi3+0x1d0>
  405b90:	46c8      	mov	r8, r9
  405b92:	e7d1      	b.n	405b38 <__divdi3+0x22c>
  405b94:	4602      	mov	r2, r0
  405b96:	e78c      	b.n	405ab2 <__divdi3+0x1a6>
  405b98:	4613      	mov	r3, r2
  405b9a:	e70a      	b.n	4059b2 <__divdi3+0xa6>
  405b9c:	3b02      	subs	r3, #2
  405b9e:	e757      	b.n	405a50 <__divdi3+0x144>
  405ba0:	f1a8 0802 	sub.w	r8, r8, #2
  405ba4:	442f      	add	r7, r5
  405ba6:	e73f      	b.n	405a28 <__divdi3+0x11c>

00405ba8 <__udivdi3>:
  405ba8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405bac:	2b00      	cmp	r3, #0
  405bae:	d144      	bne.n	405c3a <__udivdi3+0x92>
  405bb0:	428a      	cmp	r2, r1
  405bb2:	4615      	mov	r5, r2
  405bb4:	4604      	mov	r4, r0
  405bb6:	d94f      	bls.n	405c58 <__udivdi3+0xb0>
  405bb8:	fab2 f782 	clz	r7, r2
  405bbc:	460e      	mov	r6, r1
  405bbe:	b14f      	cbz	r7, 405bd4 <__udivdi3+0x2c>
  405bc0:	f1c7 0320 	rsb	r3, r7, #32
  405bc4:	40b9      	lsls	r1, r7
  405bc6:	fa20 f603 	lsr.w	r6, r0, r3
  405bca:	fa02 f507 	lsl.w	r5, r2, r7
  405bce:	430e      	orrs	r6, r1
  405bd0:	fa00 f407 	lsl.w	r4, r0, r7
  405bd4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  405bd8:	0c23      	lsrs	r3, r4, #16
  405bda:	fbb6 f0fe 	udiv	r0, r6, lr
  405bde:	b2af      	uxth	r7, r5
  405be0:	fb0e 6110 	mls	r1, lr, r0, r6
  405be4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  405be8:	fb07 f100 	mul.w	r1, r7, r0
  405bec:	4299      	cmp	r1, r3
  405bee:	d909      	bls.n	405c04 <__udivdi3+0x5c>
  405bf0:	195b      	adds	r3, r3, r5
  405bf2:	f100 32ff 	add.w	r2, r0, #4294967295
  405bf6:	f080 80ec 	bcs.w	405dd2 <__udivdi3+0x22a>
  405bfa:	4299      	cmp	r1, r3
  405bfc:	f240 80e9 	bls.w	405dd2 <__udivdi3+0x22a>
  405c00:	3802      	subs	r0, #2
  405c02:	442b      	add	r3, r5
  405c04:	1a5a      	subs	r2, r3, r1
  405c06:	b2a4      	uxth	r4, r4
  405c08:	fbb2 f3fe 	udiv	r3, r2, lr
  405c0c:	fb0e 2213 	mls	r2, lr, r3, r2
  405c10:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
  405c14:	fb07 f703 	mul.w	r7, r7, r3
  405c18:	4297      	cmp	r7, r2
  405c1a:	d908      	bls.n	405c2e <__udivdi3+0x86>
  405c1c:	1952      	adds	r2, r2, r5
  405c1e:	f103 31ff 	add.w	r1, r3, #4294967295
  405c22:	f080 80d8 	bcs.w	405dd6 <__udivdi3+0x22e>
  405c26:	4297      	cmp	r7, r2
  405c28:	f240 80d5 	bls.w	405dd6 <__udivdi3+0x22e>
  405c2c:	3b02      	subs	r3, #2
  405c2e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  405c32:	2600      	movs	r6, #0
  405c34:	4631      	mov	r1, r6
  405c36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405c3a:	428b      	cmp	r3, r1
  405c3c:	d847      	bhi.n	405cce <__udivdi3+0x126>
  405c3e:	fab3 f683 	clz	r6, r3
  405c42:	2e00      	cmp	r6, #0
  405c44:	d148      	bne.n	405cd8 <__udivdi3+0x130>
  405c46:	428b      	cmp	r3, r1
  405c48:	d302      	bcc.n	405c50 <__udivdi3+0xa8>
  405c4a:	4282      	cmp	r2, r0
  405c4c:	f200 80cd 	bhi.w	405dea <__udivdi3+0x242>
  405c50:	2001      	movs	r0, #1
  405c52:	4631      	mov	r1, r6
  405c54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405c58:	b912      	cbnz	r2, 405c60 <__udivdi3+0xb8>
  405c5a:	2501      	movs	r5, #1
  405c5c:	fbb5 f5f2 	udiv	r5, r5, r2
  405c60:	fab5 f885 	clz	r8, r5
  405c64:	f1b8 0f00 	cmp.w	r8, #0
  405c68:	d177      	bne.n	405d5a <__udivdi3+0x1b2>
  405c6a:	1b4a      	subs	r2, r1, r5
  405c6c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  405c70:	b2af      	uxth	r7, r5
  405c72:	2601      	movs	r6, #1
  405c74:	fbb2 f0fe 	udiv	r0, r2, lr
  405c78:	0c23      	lsrs	r3, r4, #16
  405c7a:	fb0e 2110 	mls	r1, lr, r0, r2
  405c7e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  405c82:	fb07 f300 	mul.w	r3, r7, r0
  405c86:	428b      	cmp	r3, r1
  405c88:	d907      	bls.n	405c9a <__udivdi3+0xf2>
  405c8a:	1949      	adds	r1, r1, r5
  405c8c:	f100 32ff 	add.w	r2, r0, #4294967295
  405c90:	d202      	bcs.n	405c98 <__udivdi3+0xf0>
  405c92:	428b      	cmp	r3, r1
  405c94:	f200 80ba 	bhi.w	405e0c <__udivdi3+0x264>
  405c98:	4610      	mov	r0, r2
  405c9a:	1ac9      	subs	r1, r1, r3
  405c9c:	b2a4      	uxth	r4, r4
  405c9e:	fbb1 f3fe 	udiv	r3, r1, lr
  405ca2:	fb0e 1113 	mls	r1, lr, r3, r1
  405ca6:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
  405caa:	fb07 f703 	mul.w	r7, r7, r3
  405cae:	42a7      	cmp	r7, r4
  405cb0:	d908      	bls.n	405cc4 <__udivdi3+0x11c>
  405cb2:	1964      	adds	r4, r4, r5
  405cb4:	f103 32ff 	add.w	r2, r3, #4294967295
  405cb8:	f080 808f 	bcs.w	405dda <__udivdi3+0x232>
  405cbc:	42a7      	cmp	r7, r4
  405cbe:	f240 808c 	bls.w	405dda <__udivdi3+0x232>
  405cc2:	3b02      	subs	r3, #2
  405cc4:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  405cc8:	4631      	mov	r1, r6
  405cca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405cce:	2600      	movs	r6, #0
  405cd0:	4630      	mov	r0, r6
  405cd2:	4631      	mov	r1, r6
  405cd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405cd8:	f1c6 0420 	rsb	r4, r6, #32
  405cdc:	fa22 f504 	lsr.w	r5, r2, r4
  405ce0:	40b3      	lsls	r3, r6
  405ce2:	432b      	orrs	r3, r5
  405ce4:	fa20 fc04 	lsr.w	ip, r0, r4
  405ce8:	fa01 f706 	lsl.w	r7, r1, r6
  405cec:	fa21 f504 	lsr.w	r5, r1, r4
  405cf0:	ea4f 4e13 	mov.w	lr, r3, lsr #16
  405cf4:	ea4c 0707 	orr.w	r7, ip, r7
  405cf8:	fbb5 f8fe 	udiv	r8, r5, lr
  405cfc:	0c39      	lsrs	r1, r7, #16
  405cfe:	fb0e 5518 	mls	r5, lr, r8, r5
  405d02:	fa1f fc83 	uxth.w	ip, r3
  405d06:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
  405d0a:	fb0c f108 	mul.w	r1, ip, r8
  405d0e:	42a9      	cmp	r1, r5
  405d10:	fa02 f206 	lsl.w	r2, r2, r6
  405d14:	d904      	bls.n	405d20 <__udivdi3+0x178>
  405d16:	18ed      	adds	r5, r5, r3
  405d18:	f108 34ff 	add.w	r4, r8, #4294967295
  405d1c:	d367      	bcc.n	405dee <__udivdi3+0x246>
  405d1e:	46a0      	mov	r8, r4
  405d20:	1a6d      	subs	r5, r5, r1
  405d22:	b2bf      	uxth	r7, r7
  405d24:	fbb5 f4fe 	udiv	r4, r5, lr
  405d28:	fb0e 5514 	mls	r5, lr, r4, r5
  405d2c:	ea47 4105 	orr.w	r1, r7, r5, lsl #16
  405d30:	fb0c fc04 	mul.w	ip, ip, r4
  405d34:	458c      	cmp	ip, r1
  405d36:	d904      	bls.n	405d42 <__udivdi3+0x19a>
  405d38:	18c9      	adds	r1, r1, r3
  405d3a:	f104 35ff 	add.w	r5, r4, #4294967295
  405d3e:	d35c      	bcc.n	405dfa <__udivdi3+0x252>
  405d40:	462c      	mov	r4, r5
  405d42:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
  405d46:	ebcc 0101 	rsb	r1, ip, r1
  405d4a:	fba4 2302 	umull	r2, r3, r4, r2
  405d4e:	4299      	cmp	r1, r3
  405d50:	d348      	bcc.n	405de4 <__udivdi3+0x23c>
  405d52:	d044      	beq.n	405dde <__udivdi3+0x236>
  405d54:	4620      	mov	r0, r4
  405d56:	2600      	movs	r6, #0
  405d58:	e76c      	b.n	405c34 <__udivdi3+0x8c>
  405d5a:	f1c8 0420 	rsb	r4, r8, #32
  405d5e:	fa01 f308 	lsl.w	r3, r1, r8
  405d62:	fa05 f508 	lsl.w	r5, r5, r8
  405d66:	fa20 f704 	lsr.w	r7, r0, r4
  405d6a:	40e1      	lsrs	r1, r4
  405d6c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  405d70:	431f      	orrs	r7, r3
  405d72:	fbb1 f6fe 	udiv	r6, r1, lr
  405d76:	0c3a      	lsrs	r2, r7, #16
  405d78:	fb0e 1116 	mls	r1, lr, r6, r1
  405d7c:	fa1f fc85 	uxth.w	ip, r5
  405d80:	ea42 4301 	orr.w	r3, r2, r1, lsl #16
  405d84:	fb0c f206 	mul.w	r2, ip, r6
  405d88:	429a      	cmp	r2, r3
  405d8a:	fa00 f408 	lsl.w	r4, r0, r8
  405d8e:	d907      	bls.n	405da0 <__udivdi3+0x1f8>
  405d90:	195b      	adds	r3, r3, r5
  405d92:	f106 31ff 	add.w	r1, r6, #4294967295
  405d96:	d237      	bcs.n	405e08 <__udivdi3+0x260>
  405d98:	429a      	cmp	r2, r3
  405d9a:	d935      	bls.n	405e08 <__udivdi3+0x260>
  405d9c:	3e02      	subs	r6, #2
  405d9e:	442b      	add	r3, r5
  405da0:	1a9b      	subs	r3, r3, r2
  405da2:	b2bf      	uxth	r7, r7
  405da4:	fbb3 f0fe 	udiv	r0, r3, lr
  405da8:	fb0e 3310 	mls	r3, lr, r0, r3
  405dac:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
  405db0:	fb0c f100 	mul.w	r1, ip, r0
  405db4:	4299      	cmp	r1, r3
  405db6:	d907      	bls.n	405dc8 <__udivdi3+0x220>
  405db8:	195b      	adds	r3, r3, r5
  405dba:	f100 32ff 	add.w	r2, r0, #4294967295
  405dbe:	d221      	bcs.n	405e04 <__udivdi3+0x25c>
  405dc0:	4299      	cmp	r1, r3
  405dc2:	d91f      	bls.n	405e04 <__udivdi3+0x25c>
  405dc4:	3802      	subs	r0, #2
  405dc6:	442b      	add	r3, r5
  405dc8:	1a5a      	subs	r2, r3, r1
  405dca:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
  405dce:	4667      	mov	r7, ip
  405dd0:	e750      	b.n	405c74 <__udivdi3+0xcc>
  405dd2:	4610      	mov	r0, r2
  405dd4:	e716      	b.n	405c04 <__udivdi3+0x5c>
  405dd6:	460b      	mov	r3, r1
  405dd8:	e729      	b.n	405c2e <__udivdi3+0x86>
  405dda:	4613      	mov	r3, r2
  405ddc:	e772      	b.n	405cc4 <__udivdi3+0x11c>
  405dde:	40b0      	lsls	r0, r6
  405de0:	4290      	cmp	r0, r2
  405de2:	d2b7      	bcs.n	405d54 <__udivdi3+0x1ac>
  405de4:	1e60      	subs	r0, r4, #1
  405de6:	2600      	movs	r6, #0
  405de8:	e724      	b.n	405c34 <__udivdi3+0x8c>
  405dea:	4630      	mov	r0, r6
  405dec:	e722      	b.n	405c34 <__udivdi3+0x8c>
  405dee:	42a9      	cmp	r1, r5
  405df0:	d995      	bls.n	405d1e <__udivdi3+0x176>
  405df2:	f1a8 0802 	sub.w	r8, r8, #2
  405df6:	441d      	add	r5, r3
  405df8:	e792      	b.n	405d20 <__udivdi3+0x178>
  405dfa:	458c      	cmp	ip, r1
  405dfc:	d9a0      	bls.n	405d40 <__udivdi3+0x198>
  405dfe:	3c02      	subs	r4, #2
  405e00:	4419      	add	r1, r3
  405e02:	e79e      	b.n	405d42 <__udivdi3+0x19a>
  405e04:	4610      	mov	r0, r2
  405e06:	e7df      	b.n	405dc8 <__udivdi3+0x220>
  405e08:	460e      	mov	r6, r1
  405e0a:	e7c9      	b.n	405da0 <__udivdi3+0x1f8>
  405e0c:	3802      	subs	r0, #2
  405e0e:	4429      	add	r1, r5
  405e10:	e743      	b.n	405c9a <__udivdi3+0xf2>
  405e12:	bf00      	nop
  405e14:	706d6554 	.word	0x706d6554
  405e18:	25203a6f 	.word	0x25203a6f
  405e1c:	00000069 	.word	0x00000069
  405e20:	00000043 	.word	0x00000043

00405e24 <_global_impure_ptr>:
  405e24:	20000008                                ... 

00405e28 <zeroes.6911>:
  405e28:	30303030 30303030 30303030 30303030     0000000000000000

00405e38 <blanks.6910>:
  405e38:	20202020 20202020 20202020 20202020                     
  405e48:	00464e49 00666e69 004e414e 006e616e     INF.inf.NAN.nan.
  405e58:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  405e68:	00000000 33323130 37363534 62613938     ....0123456789ab
  405e78:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
  405e88:	00000030 69666e49 7974696e 00000000     0...Infinity....
  405e98:	004e614e 49534f50 00000058 0000002e     NaN.POSIX.......

00405ea8 <__mprec_tens>:
  405ea8:	00000000 3ff00000 00000000 40240000     .......?......$@
  405eb8:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  405ec8:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  405ed8:	00000000 412e8480 00000000 416312d0     .......A......cA
  405ee8:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  405ef8:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  405f08:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  405f18:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  405f28:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  405f38:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  405f48:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  405f58:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  405f68:	79d99db4 44ea7843                       ...yCx.D

00405f70 <p05.5302>:
  405f70:	00000005 00000019 0000007d 00000000     ........}.......

00405f80 <__mprec_bigtens>:
  405f80:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  405f90:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  405fa0:	7f73bf3c 75154fdd                       <.s..O.u

00405fa8 <_init>:
  405fa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405faa:	bf00      	nop
  405fac:	bcf8      	pop	{r3, r4, r5, r6, r7}
  405fae:	bc08      	pop	{r3}
  405fb0:	469e      	mov	lr, r3
  405fb2:	4770      	bx	lr

00405fb4 <__init_array_start>:
  405fb4:	004028b1 	.word	0x004028b1

00405fb8 <__frame_dummy_init_array_entry>:
  405fb8:	004000f1                                ..@.

00405fbc <_fini>:
  405fbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405fbe:	bf00      	nop
  405fc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  405fc2:	bc08      	pop	{r3}
  405fc4:	469e      	mov	lr, r3
  405fc6:	4770      	bx	lr

00405fc8 <__fini_array_start>:
  405fc8:	004000cd 	.word	0x004000cd
