ISim log file
Running: C:\Verilog\LVDS_Implementation_v2.1\LVDS_Controller_test_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Verilog/LVDS_Implementation_v2.1/LVDS_Controller_test_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 857465 ns : File "C:/Verilog/LVDS_Implementation_v2.1/LVDS_Output.v" Line 183
# run all
Stopped at time : 1395831 ns : File "C:/Verilog/LVDS_Implementation_v2.1/LVDS_Output.v" Line 183
# restart
# run 1.00us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
