static void master_clk_init(struct clk *clk)\r\n{\r\nint frqcr = __raw_readw(FRQCR);\r\nint idx = ((frqcr & 0x2000) >> 11) | (frqcr & 0x0003);\r\nclk->rate *= pfc_divisors[idx];\r\n}\r\nstatic unsigned long module_clk_recalc(struct clk *clk)\r\n{\r\nint frqcr = __raw_readw(FRQCR);\r\nint idx = ((frqcr & 0x2000) >> 11) | (frqcr & 0x0003);\r\nreturn clk->parent->rate / pfc_divisors[idx];\r\n}\r\nstatic unsigned long bus_clk_recalc(struct clk *clk)\r\n{\r\nint frqcr = __raw_readw(FRQCR);\r\nint idx = (frqcr & 0x0080) ?\r\n((frqcr & 0x8000) >> 13) | ((frqcr & 0x0030) >> 4) : 1;\r\nreturn clk->parent->rate * stc_multipliers[idx];\r\n}\r\nstatic unsigned long cpu_clk_recalc(struct clk *clk)\r\n{\r\nint frqcr = __raw_readw(FRQCR);\r\nint idx = ((frqcr & 0x4000) >> 12) | ((frqcr & 0x000c) >> 2);\r\nreturn clk->parent->rate / ifc_divisors[idx];\r\n}\r\nvoid __init arch_init_clk_ops(struct clk_ops **ops, int idx)\r\n{\r\nif (idx < ARRAY_SIZE(sh7709_clk_ops))\r\n*ops = sh7709_clk_ops[idx];\r\n}
