library verilog;
use verilog.vl_types.all;
entity test_probe is
end test_probe;
