;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 300, <90
	SUB <0, @2
	DJN -1, @-20
	SPL 0, <7
	ADD 50, 9
	SUB 300, 90
	ADD 330, -9
	JMP @12, #200
	ADD 330, -9
	SUB #72, @200
	SUB 0, 402
	ADD @121, 106
	CMP #50, -40
	SUB 5, 20
	SUB <0, @2
	SUB #50, -40
	SPL 0, <402
	ADD #50, -40
	ADD 330, -9
	ADD 30, 9
	MOV -7, <-20
	SUB @5, 0
	SUB @0, @2
	JMP -1, @-20
	JMZ 30, 9
	JMP 500, <-482
	ADD 5, 20
	SUB -0, 0
	SUB @5, 0
	ADD 30, 9
	SUB 300, 90
	MOV -7, <-20
	MOV -7, <-20
	ADD 330, -9
	JMP -1, #-23
	ADD 30, 9
	JMZ 30, 9
	CMP <0, @2
	SPL 0, <402
	SUB <0, @2
	SPL 0, <402
	SPL 0, <7
	ADD #24, 0
	SPL 0, <402
	SUB #50, -40
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	CMP 0, -30
	SPL 0, <402
	SPL 0, <402
	SLT 530, 9
	SUB -600, 104
	ADD #270, <1
	ADD #270, <1
	SPL 0, <402
	SLT #0, -40
	SPL 0, <402
	JMP 0
	CMP -207, <-120
	SUB #-600, <0
	JMP 0
	JMZ @10, @1
	JMZ @10, @1
	ADD 30, 9
	SUB #0, -0
	SLT 270, 60
	ADD 30, 9
	MOV -1, <-26
	SUB -600, 104
	SUB -600, 104
	JMN 20, #512
	ADD 30, 9
	SPL @-600, @0
	SUB 20, 110
	SPL @-650, @30
	ADD 300, 90
	ADD 20, 110
	ADD #270, <1
	ADD 300, 90
	ADD #270, <1
	ADD #270, <1
	ADD #270, <1
	ADD #270, <1
	CMP -207, <-120
	CMP -207, <-120
	DJN -1, @-20
	DJN -1, @-20
	CMP -207, <-120
	ADD <20, <110
	MOV -1, <-26
	MOV -1, <-26
	MOV -7, <-20
	MOV -7, <-20
