*$
* TPS630242
*****************************************************************************
* (C) Copyright 2014 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: TPS630242
* Date: 23DEC2014
* Model Type: TRANSIENT
* Simulator: PSPICE
* Simulator Version: 16.2.0.p001
* EVM Order Number: TPS63024xEVM-553
* EVM Users Guide: SLVUAC8 – November 2014
* Datasheet: SLVSCK8 – APRIL 2014
*
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web.
*
*****************************************************************************
.SUBCKT TPS630242_TRANS EN FB GND L1_1 L1_2 L1_3 L2_1 L2_2 L2_3 PFM_PWM PGND_1 
+PGND_2 PGND_3 VIN_1 VIN_2 VIN_3 VINA VOUT_1 VOUT_2 VOUT_3 PARAMS: STEADY_STATE=0
RFB1              FB FBx 560k
RFB2              FBx 0 180k
R1000             VINA 0 1G
RL1_2             L1_1 L1_2 1m
RL1_3             L1_2 L1_3 1m
RL2_2             L2_1 L2_2 1m
RL2_3             L2_2 L2_3 1m
RVOUT_1           VOUT_1 VOUT_2 1m
RVOUT_2           VOUT_2 VOUT_3 1m
RVIN_1            VIN_1 VIN_2 1m
RVIN_2            VIN_2 VIN_3 1m
RPGND_1           PGND_1 PGND_2 1m
RPGND_2           PGND_2 PGND_3 1m
X_D15         FBx N16797561 d_d1 PARAMS: 
V_V1         N16797561 0 1
C_C8         0 PFM_PWM_LOGIC  1n  
E_ABM5         N16797882 0 VALUE { IF(V(EN) > 1.1999,1,0)    }
C_C9         0 BUCK_BOOST  10n  
R_R9         N16797538 PFM_PWM_LOGIC  1  
E_ABM11         N16797585 0 VALUE { MAX(V(VOUT_1) - 4.6,0)    }
R_R10         N16831982 BUCK_BOOST  1  
X_U73         VIN_1 VOUT_1 N005653 N16831982 COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
E_ABM6         N16797538 0 VALUE { IF(V(PFM_PWM) > 1.1999,1,0)    }
X_U3_U79         U3_TEST BUCK_BOOST U3_N17522901 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U56         U3_N17527943 PS_RST_N U3_N17543353 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U3_V5         0 U3_N174303111 0.7
E_U3_ABM1         U3_N17004355 0 VALUE { IF(V(FAULT) > 0.5,0,  
+ V(U3_N148451))   }
X_U3_D1         U3_N174298521 U3_N162880 d_d1 PARAMS: 
X_U3_U34         U3_N174333 U3_N16706290 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=3n
E_U3_ABM4         U3_HSD2OFF_PFM 0 VALUE { IF((V(U3_LSD1)>0.5 &
+  V(PFM_PWM)<0.5), (IF(V(U3_ISEN_L1GND)>-0.3m,0,1)),1)    }
X_U3_U55         U3_N17432626 BUCK_BOOST U3_SIMMPL5 U3_TEST
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_U41         U3_N16861777 U3_FAULT_BAR PS_RST_N U3_N17812715 AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U25         U3_N166627 U3_N16710240 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U49         U3_PARAM_INV PS_RST_N U3_NEEEE AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_D3         U3_N174300821 VOUT_1 d_d1 PARAMS: 
X_U3_U37         U3_N16710240 U3_N16934750 U3_N16861777 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U84         U3_N17812715 PRECHARGE_PFM U3_N17666841 U3_LSD2 MUX2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_U76         U3_N17534841 U3_N17509980 one_shot PARAMS:  T=52  
X_U3_U33         U3_N174333 U3_N16706290 U3_N17996080 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_S4    BOOST_HSD 0 VOUT_1 L2_1 DRIVER_U3_S4 
C_U3_C9         0 ISEN  1n  
X_U3_U24         U3_N174333 U3_N16705153 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U57         PS_RST_N U3_N17853158 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U46         BUCK_BOOST U3_BUCK_BOOST_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_S2    U3_BUCKDRV_PRE 0 U3_N162880 L1_1 DRIVER_U3_S2 
X_U3_U44         VOUT_0_7 U3_BOOST_HSD U3_HSD2OFF_PFM U3_N17858020
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U53         U3_BACKGATE BUCK_BOOST U3_SIMMPL5 U3_N17863965 AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U36         U3_N166627 U3_N16709141 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=3n
X_U3_U27         FAULT U3_FAULT_BAR INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U58         U3_N16875662 U3_N17853158 U3_LSD1 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U39         U3_N17858020 U3_PRECHARGE_PFM_B U3_N17862836 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U3_V3         U3_N17663712 0 1
X_U3_U43         VOUT_1 U3_N16766251 VOUT_0_7 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U3_U51         U3_PARAMMM U3_N17860877 U3_N17860902 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U28         BUCKDRV U3_FAULT_BAR U3_N174333 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U3_V6         L1_1 U3_N174298521 0.7
X_U3_U52         PS_RST_N U3_N17860910 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U3_V4         0 U3_N174300711 0.7
X_U3_U26         U3_FAULT_BAR BOOSTDRV U3_N166627 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U31         U3_N16705153 U3_N16705010 U3_N16705859 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_H1    VIN_1 U3_N162880 U3_ISEN_INT 0 DRIVER_U3_H1 
X_U3_U61         U3_N17860902 U3_N17860910 U3_BACKGATE N17860908
+  srlatchshp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_U50         U3_NEEEE U3_XXXXX INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U3_ABM7         U3_IAVG 0 VALUE { ( V(U3_ISEN_INT)-V(U3_ISEN_L1GND))/1.7    }
X_U3_S5    U3_LSD2 0 L2_1 0 DRIVER_U3_S5 
V_U3_V1         U3_N16766251 0 0.7
X_U3_U47         BUCK_BOOST U3_BUCK_BOOST_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U32         U3_N16705153 U3_N16705010 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=3n
X_U3_U60         U3_N17862836 U3_N17863965 BOOST_HSD OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_S3    U3_LSD1 0 U3_N163105 0 DRIVER_U3_S3 
X_U3_U48         PFM_HYSOUT U3_PFM_HYSOUT_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U85         PRECHARGE_PFM U3_PARAMMM INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U54         U3_N17527945 PS_RST_N U3_N17534841 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U30         U3_TEST U3_PARAM_INV INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_H2    L1_1 U3_N163105 U3_ISEN_L1GND 0 DRIVER_U3_H2 
R_U3_R2         U3_N17004355 ISEN  1  
X_U3_U29         U3_N17527945 U3_N17527943 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U86         PRECHARGE_PFM U3_N17860877 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=10n
E_U3_ABM8         U3_N17666841 0 VALUE {
+  IF((V(U3_SIMMPL5)>0.5),(IF(V(BUCK_BOOST)>0.5,1,0)),(IF(V(SS)>1.3,0,0)))    }
X_U3_U42         U3_N16705859 U3_FAULT_BAR U3_PRECHARGE_PFM_B U3_N16875662
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U3_ABM6         U3_N17527945 0 VALUE { IF(V(U3_N17522901)>0.5, 1,0)    }
X_U3_U59         U3_N17996080 PRECHARGE_PFM U3_BUCKDRV_PRE OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U78         U3_N17509980 U3_BOOST_PRECHARGE PRECHARGE_PFM OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U38         U3_N16710240 U3_N16934750 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=3n
C_U3_C7         0 U3_N148451  6p  
X_U3_U62         PRECHARGE_PFM U3_PRECHARGE_PFM_B INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_S1    U3_N167831 0 U3_IAVG U3_N148451 DRIVER_U3_S1 
X_U3_U77         U3_N17543353 U3_BOOST_PRECHARGE one_shot PARAMS:  T=150  
X_U3_U45         PS_RST_N U3_N17432626 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U40         U3_BUCKDRV_PRE U3_N174333 U3_N167831 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_D2         U3_N174303111 U3_N163105 d_d1 PARAMS: 
X_U3_D4         U3_N174300711 L2_1 d_d1 PARAMS: 
X_U3_U35         U3_N166627 U3_N16709141 U3_BOOST_HSD AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U3_V2         L2_1 U3_N174300821 0.7
R_R8         N16797882 ENLOGIC  1  
R_R12         0 PGND_1  1m  
X_U6         PFM_PWM_LOGIC PFM_PWM_LOGIC_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_V2         N005653 0 10m
V_U4_V9         U4_N16775023 0 1.21
X_U4_U63         VOUT_0_7 U4_N16818928 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=2u
C_U4_CCI         0 U4_N16775355  40p IC=0 
G_U4_G5         0 VCA VVA_PROG U4_VVA_ACT 20u
C_U4_C5         0 VVA_PROG  1n  
X_U4_U65         U4_N16818939 U4_N16818960 U4_BOOST_DELAY OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U4_V2         VVA_PROG IAVG 0.1
X_U4_U66         U4_N16818928 VOUT_0_7 U4_N16818960 NOR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U4_S1    U4_BOOST_DELAY 0 U4_N16775355 0 ERRORAMP_U4_S1 
R_U4_R2         U4_N16775269 U4_VVA_ACT  125m  
X_U4_U1         VVA ILIMIT d_d PARAMS:
X_U4_U60         U4_N16776177 U4_N16774743 U4_N16775211 U4_N16774989
+  MUX2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U4_R8         0 VCA  1e9  
C_U4_C7         0 VCA  10f  
E_U4_ABM1         U4_N167754731 0 VALUE { IF(V(PFM_PWM_LOGIC) < 0.5 & V(VVA)
+  <1.21,1.22, V(VVA))    }
R_U4_RZV         U4_N16775141 VVA  400k  
E_U4_E1         U4_N16774751 0 FAULT 0 1
X_U4_U4         V4 VCA d_d PARAMS:
R_U4_R3         U4_N16774751 U4_N16775211  1  
R_U4_RZI         U4_N16775355 VCA  200k  
V_U4_V3         U4_N16776177 0 0.8
C_U4_CCI1         0 U4_N16775211  0.5u  
G_U4_ABM3I1         0 VVA VALUE {
+  LIMIT(V(VOUT_1)*7e-6*(V(VREF)-V(FBx)),-1u*V(VOUT_1),1u*V(VOUT_1))    }
V_U4_V1         U4_N16775269 0 1.1
R_U4_R6         U4_N167754731 VVA_PROG  1  
G_U4_G8         0 U4_VVA_ACT ISEN 0 4
X_U4_U58         U4_N16775023 U4_N16774989 PS_RST_PULL_N U4_N16775159
+  MUX2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U4_U59         U4_N16818900 VOUT_0_7 U4_N16818939 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U4_U3         VCA V2 d_d PARAMS:
C_U4_CCV         U4_N16775141 0  100p IC=1.2 
V_U4_V4         U4_N16774743 0 1.2
X_U4_U61         VOUT_0_7 U4_N16818900 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=200n
C_U4_C6         0 VVA  10f  
X_U4_U2         U4_N16775159 VVA d_d PARAMS:
R_U4_R7         0 VVA  1e9  
V_U1_V1         U1_N16733033 0 0.5
X_U1_U55         CLK U1_N16735382 U1_N16744945 N16744979 srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U54         CLK U1_N176353 U1_N16739234 N16741552 srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_S2    BOOSTDRV 0 U1_N16737594 0 PWM_U1_S2 
X_U1_U57         U1_BOOST_CLK U1_N176353 BOOSTDRV U1_BOOSTDRV_N
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U58         PRECHARGE_PFM U1_N16829587 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=10n
X_U1_U44         PRECHARGE_PFM U1_N16829587 U1_VVVVVVV AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U49         U1_N16744945 U1_BUCK_SET_MASK U1_N16843247 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U37         U1_N16846757 U1_N171118 U1_N176353 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U41         U1_N185413 BUCKDRV U1_N16846757 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U45         U1_N16737594 U1_N16737782 U1_BOOST_SET_MASK COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U56         U1_BUCK_CLK U1_N16735382 BUCKDRV U1_BUCKDRV_N
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U39         U1_PS_RST FAULT U1_N171118 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U43         U1_N16548296 U1_N16733033 U1_BUCK_SET_MASK COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U1_V3         U1_N16737782 0 0.5
X_U1_D1         U1_N16548296 U1_N16548465 d_d1 PARAMS: 
X_U1_U42         U1_N185976 BOOSTDRV U1_N186143 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U38         U1_N16843247 U1_VVVVVVV U1_BUCK_CLK OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U1_S1    BUCKDRV 0 U1_N16548296 0 PWM_U1_S1 
G_U1_ABMII1         U1_N16548465 U1_N16548296 VALUE { V(U1_BUCKDRV_N)*14.28m   
+  }
G_U1_ABMII2         U1_N16737602 U1_N16737594 VALUE { V(U1_BOOSTDRV_N)*14.28m  
+   }
V_U1_V2         U1_N16548465 0 1
V_U1_V4         U1_N16737602 0 1
X_U1_U36         U1_N186143 U1_N171118 U1_N16735382 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U34         VCA BOOSTRAMP U1_N185413 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U1_U40         PS_RST_N U1_PS_RST INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_D2         U1_N16737594 U1_N16737602 d_d1 PARAMS: 
X_U1_U47         U1_N16739234 U1_BOOST_SET_MASK U1_BOOST_CLK AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U1_C1         0 U1_N16548296  1n  
X_U1_U33         BUCKRAMP VCA U1_N185976 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
C_U1_C2         0 U1_N16737594  1n  
E_GAIN1         VIN_BUF 0 VALUE {1 * V(VIN_1)}
E_U5_ABM8         U5_N17295544 0 VALUE { (V(PFM_HYSOUT)*-0.014+0.824)    }
R_U5_R26         DISABLE U5_N17167345  144.3k  
E_U5_ABM5         U5_N17168080 0 VALUE { LIMIT(V(U5_N17167421)*2 -2.2,0.2,3.5) 
+    }
R_U5_R4         U5_N17295544 U5_N17167052  1  
X_U5_U47         U5_VIN_OK U5_N17167345 U5_FAULT_BAR AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_U5_R12         U5_N17167231 U5_N17167772  1  
X_U5_S2    U5_N17167911 0 SS 0 HK_U5_S2 
C_U5_C8         0 U5_N17167052  1n  
C_U5_C21         0 SS  100p IC=0 
X_U5_U55         PFM_HYSOUT U5_N17166957 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U5_R18         U5_N17168080 U5_N17167231  1  
X_U5_U48         U5_N17167204 FAULT INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U5_U54         FBx U5_N17167052 U5_N17168098 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
V_U5_V11         U5_N17167927 0 0.5
X_U5_U59         VIN_BUF U5_N17167761 U5_N17167754 U5_VIN_OK COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U5_U58         PFM_PWM_LOGIC U5_N17166957 PS_RST_PULL_N OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U5_V19         U5_N172351033 0 3m
X_U5_U57         PFM_PWM_LOGIC U5_N17166957 U5_N17474882 U5_N171674760
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U5_U74         U5_N17167516 PS_RST_N BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=0.5u
X_U5_U72         FBx U5_N17167973 U5_N17167981 U5_N17167951 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U5_ABM6         U5_N17167421 0 VALUE { IF(STEADY_STATE<0.5, 2,V(SS))    }
V_U5_V21         U5_N17474573 0 1
C_U5_C6         0 U5_N17167772  1n  
E_U5_ABM10         U5_N171670201 0 VALUE { IF(V(U5_N17167772) < 0.2,1.2,
+  (V(U5_N17167772)*0.5)+1.1)    }
R_U5_R6         U5_N171674760 U5_N17167516  1  
V_U5_V16         U5_N17167981 0 0.08
R_U5_R16         U5_N171670201 ILIMIT  1  
E_U5_ABM14         V4 0 VALUE { IF(V(FAULT) <0.5 ,V(U5_N17168306),0)    }
C_U5_C14         0 U5_N17167516  1n  
C_U5_C22         0 V2  1n  
X_U5_U62         U5_FAULT_BAR U5_N17167951 U5_N17167204 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U5_V9         U5_N17167761 0 1.7
V_U5_V17         U5_N17167973 0 0.84
V_U5_V12         U5_N17167728 0 2
E_U5_ABM15         U5_N171673031 0 VALUE { IF(V(FAULT) <0.5 ,V(U5_N17167335),0)
+     }
R_U5_R5         U5_N17168098 PFM_HYSOUT  10  
V_U5_V10         U5_N17167754 0 0.180
X_U5_D7         U5_N17167345 DISABLE d_d1 PARAMS: 
V_U5_V8         U5_N17167341 0 1.23
X_U5_D9         SS U5_N17167728 d_d1 PARAMS: 
C_U5_C12         0 U5_N17167231  1n  
X_U5_U56         U5_N17474573 U5_N17473350 U5_NOUSE U5_N17474882
+  srlatchshp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U5_R27         U5_N171673031 V2  1  
X_U5_U60         ENLOGIC U5_N17167927 DISABLE COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
V_U5_V14         U5_N17167736 0 1.1
E_U5_ABM3         U5_N17167335 0 VALUE { V(V3)*0.85    }
V_U5_V20         U5_N17316399 U5_N17167736 0.55
C_U5_C9         0 PFM_HYSOUT  1n  
E_U5_ABM4         U5_N17168306 0 VALUE { V(VIN_BUF)*0.0375    }
V_U5_V13         VREF 0 0.8
E_U5_ABM2         V3 0 VALUE { (V(VOUT_1)+V(VIN_BUF))/4  
+     }
G_U5_ABMII1         U5_N17167728 SS VALUE { IF(V(U5_FAULT_BAR) >0.5,100n,0)   
+  }
D_U5_D10         U5_N17316399 SS D_DSS 
C_U5_C10         0 ILIMIT  10u  
X_U5_U73         VVA_PROG U5_N17167341 U5_N172351033 U5_N17473350
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U5_C20         0 U5_N17167345  1n  
X_U5_U67         U5_FAULT_BAR U5_N17167911 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_ABMII1         FBx 0 VALUE { V(N16797585)*-1m    }
C_C7         0 ENLOGIC  1n  
V_U2_V3         BOOSTRAMP U2_N16588429 5m
X_U2_U35         FAULT U2_N16692057 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U2_C1         0 U2_N124395  1n IC=0 
E_U2_GAIN1         BUCKRAMP 0 VALUE {1 * V(U2_N124395)}
X_U2_U26         FAULT CLK U2_RAMPDIS OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_S5    U2_RAMPDIS 0 U2_N124395 0 OSCILLATOR_U2_S5 
V_U2_V10         U2_N16690633 0  
+PULSE 0 1 1u 1n 1n 10n 400n
G_U2_G2         U2_SET5 U2_N126109 VOUT_1 0 0.641m
V_U2_V5         U2_SET5 0 5
E_U2_E2         U2_N16588429 U2_N128582 V3 0 1
X_U2_S6    U2_RAMPDIS 0 U2_N126109 0 OSCILLATOR_U2_S6 
X_U2_D5         U2_N126109 U2_SET5 d_d1 PARAMS: 
G_U2_G1         U2_SET5 U2_N124395 VIN_BUF 0 0.641m
X_U2_U34         U2_N16690633 U2_N16692057 CLK AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_U2_C2         0 U2_N126109  1n IC=0 
E_U2_GAIN2         U2_N128582 0 VALUE {-1 * V(U2_N126109)}
X_U2_D4         U2_N124395 U2_SET5 d_d1 PARAMS: 
X_S1    DISABLE 0 VOUT_1 0 TPS630250_TOPLEVEL_S1 
R_R11         0 GND  1m 
.ENDS TPS630242_TRANS
*$
.subckt DRIVER_U3_S2 1 2 3 4  
S_U3_S2         3 4 1 2 _U3_S2
RS_U3_S2         1 2 1G
.MODEL         _U3_S2 VSWITCH Roff=1e6 Ron=50m Voff=0.2V Von=0.8
.ends DRIVER_U3_S2
*$
.subckt DRIVER_U3_H2 1 2 3 4  
H_U3_H2         3 4 VH_U3_H2 1
VH_U3_H2         1 2 0V
.ends DRIVER_U3_H2
*$
.subckt DRIVER_U3_S4 1 2 3 4  
S_U3_S4         3 4 1 2 _U3_S4
RS_U3_S4         1 2 1G
.MODEL         _U3_S4 VSWITCH Roff=1e6 Ron=25m Voff=0.2V Von=0.8
.ends DRIVER_U3_S4
*$
.subckt DRIVER_U3_S3 1 2 3 4  
S_U3_S3         3 4 1 2 _U3_S3
RS_U3_S3         1 2 1G
.MODEL         _U3_S3 VSWITCH Roff=1e6 Ron=50m Voff=0.2V Von=0.8
.ends DRIVER_U3_S3
*$
.subckt DRIVER_U3_S5 1 2 3 4  
S_U3_S5         3 4 1 2 _U3_S5
RS_U3_S5         1 2 1G
.MODEL         _U3_S5 VSWITCH Roff=1e6 Ron=50m Voff=0.2V Von=0.8
.ends DRIVER_U3_S5
*$
.subckt DRIVER_U3_H1 1 2 3 4  
H_U3_H1         3 4 VH_U3_H1 1
VH_U3_H1         1 2 0V
.ends DRIVER_U3_H1
*$
.subckt DRIVER_U3_S1 1 2 3 4  
S_U3_S1         3 4 1 2 _U3_S1
RS_U3_S1         1 2 1G
.MODEL         _U3_S1 VSWITCH Roff=100k Ron=50 Voff=0.25V Von=0.75V
.ends DRIVER_U3_S1
*$
.subckt TPS630250_TOPLEVEL_S1 1 2 3 4  
S_S1         3 4 1 2 _S1
RS_S1         1 2 1G
.MODEL         _S1 VSWITCH Roff=2.5 Ron=10e6 Voff=0.25V Von=0.75V
.ends TPS630250_TOPLEVEL_S1
*$
.subckt PWM_U1_S2 1 2 3 4  
S_U1_S2         3 4 1 2 _U1_S2
RS_U1_S2         1 2 1G
.MODEL         _U1_S2 VSWITCH Roff=10e6 Ron=1.0 Voff=0.2 Von=0.8
.ends PWM_U1_S2
*$
.subckt PWM_U1_S1 1 2 3 4  
S_U1_S1         3 4 1 2 _U1_S1
RS_U1_S1         1 2 1G
.MODEL         _U1_S1 VSWITCH Roff=10e6 Ron=1.0 Voff=0.2 Von=0.8
.ends PWM_U1_S1
*$
.subckt HK_U5_S2 1 2 3 4  
S_U5_S2         3 4 1 2 _U5_S2
RS_U5_S2         1 2 1G
.MODEL         _U5_S2 VSWITCH Roff=1e9 Ron=1m Voff=0.25V Von=0.75V
.ends HK_U5_S2
*$
.subckt HK_U5_S1 1 2 3 4  
S_U5_S1         3 4 1 2 _U5_S1
RS_U5_S1         1 2 1G
.MODEL         _U5_S1 VSWITCH Roff=55e6 Ron=4k Voff=0.2V Von=0.8V
.ends HK_U5_S1
*$
.subckt OSCILLATOR_U2_S5 1 2 3 4  
S_U2_S5         3 4 1 2 _U2_S5
RS_U2_S5         1 2 1G
.MODEL         _U2_S5 VSWITCH Roff=100e6 Ron=10m Voff=0.2V Von=0.8
.ends OSCILLATOR_U2_S5
*$
.subckt OSCILLATOR_U2_S6 1 2 3 4  
S_U2_S6         3 4 1 2 _U2_S6
RS_U2_S6         1 2 1G
.MODEL         _U2_S6 VSWITCH Roff=100e6 Ron=10m Voff=0.2V Von=0.8
.ends OSCILLATOR_U2_S6
*$
.subckt ERRORAMP_U4_S1 1 2 3 4  
S_U4_S1         3 4 1 2 _U4_S1
RS_U4_S1         1 2 1G
.MODEL         _U4_S1 VSWITCH Roff=100e9 Ron=50k Voff=0.2 Von=0.8
.ends ERRORAMP_U4_S1
*$
.model d_dSS d
+ is=1e-015
+ tt=1e-011
+ rs=0.5
+ n=1
*$
.subckt d_d 1 2
d1 1 2 dd1
.model dd1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.01
.ends d_d
*$
.subckt d_d1 1 2
d1 1 2 dd1
.model dd1 d
+ is=1e-015
+ tt=1e-011
+ rs=1m
+ n=0.01
.ends d_d1
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , + {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT NAND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND3_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT ONE_SHOT IN OUT
+ PARAMs:  T=100
S_S1         MEAS 0 RESET2 0 S1
E_ABM1         CH 0 VALUE { if( V(IN)>0.5 | V(OUT)>0.5,1,0)    }
R_R2         RESET2 RESET  0.1  
E_ABM3         OUT 0 VALUE { if( V(MEAS)<0.5 & V(CH)>0.5,1,0)    }
R_R1         MEAS CH  {T} 
C_C2         0 RESET2  1.4427n  
C_C1         0 MEAS  1.4427n  
E_ABM2         RESET 0 VALUE { if(V(CH)<0.5,1,0)    }
.MODEL         S1 VSWITCH Roff=1e9 Ron=1.0 Voff=0.25V Von=0.75V
.ENDS ONE_SHOT
*$
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.01
.IC V(Qint) {VSS}
.ENDS SRLATCHRHP_BASIC_GEN
*$
.subckt srlatchshp_basic_gen s r q qb params: vdd=1 vss=0 vthresh=0.5 
gq 0 qint value = {if(v(s) > {vthresh},5,if(v(r)>{vthresh},-5, 0))}
cqint qint 0 1n
rqint qint 0 1000meg
d_d10 qint my5 d_d1
v1 my5 0 {vdd}
d_d11 myvss qint d_d1
v2 myvss 0 {vss} 
eq qqq 0 qint 0 1
x3 qqq qqqd1 buf_basic_gen params: vdd={vdd} vss={vss} vthresh={vthresh}
rqq qqqd1 q 1
eqb qbr 0 value = {if( v(q) > {vthresh}, {vss},{vdd})}
rqb qbr qb 1 
cdummy1 q 0 1n 
cdummy2 qb 0 1n 
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.01
.ends srlatchshp_basic_gen
*$
.SUBCKT CESR IN OUT
+ PARAMs:  C=100u ESR=0.01 IC=0
C	IN 1  {C} IC={IC}
RESR	1 OUT {ESR}
.ENDS CESR
*$
.SUBCKT LDCR IN OUT
+ PARAMs:  L=1u DCR=0.01 IC=0
L	IN 1  {L} IC={IC}
RDCR	1 OUT {DCR}
.ENDS LDCR
*$