Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Apr 23 16:59:25 2025
| Host         : FPGA14L running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            4 |
| No           | No                    | Yes                    |               9 |            4 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               6 |            2 |
| Yes          | No                    | Yes                    |              53 |           18 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+--------------------------------+------------------------------+------------------+----------------+--------------+
|       Clock Signal       |          Enable Signal         |       Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+--------------------------------+------------------------------+------------------+----------------+--------------+
|  ws_BUFG                 |                                | lt/filter_i/output_reg/arstn |                3 |              3 |         1.00 |
|  ws_BUFG                 | lt/filter_i/output_reg/E[0]    | lt/filter_i/output_reg/arstn |                3 |              5 |         1.67 |
|  i2s/clkw0/inst/clk_out1 |                                |                              |                2 |              5 |         2.50 |
|  clk_IBUF                |                                | lt/filter_i/output_reg/arstn |                1 |              6 |         6.00 |
|  clk_IBUF                | i2s/tdata_pcm0__0              |                              |                2 |              6 |         3.00 |
|  ws_BUFG                 | i2s/E[0]                       | lt/filter_i/output_reg/arstn |                3 |              6 |         2.00 |
|  i2s/clkw0/inst/clk_out1 | i2s/ws_cnt[5]_i_1_n_0          | lt/filter_i/output_reg/arstn |                1 |              6 |         6.00 |
|  clk_IBUF                |                                |                              |                2 |              8 |         4.00 |
|  ws_BUFG                 | lt/log_i/output_reg/E[0]       | lt/filter_i/output_reg/arstn |                5 |             16 |         3.20 |
|  ws_BUFG                 | lt/abs_value_i/output_reg/E[0] | lt/filter_i/output_reg/arstn |                6 |             20 |         3.33 |
+--------------------------+--------------------------------+------------------------------+------------------+----------------+--------------+


