{"Source Block": ["oh/xilibs/hdl/PLLE2_ADV.v@66:76@HdlIdDef", "   parameter CLK5_DELAY = VCO_PERIOD * CLKOUT5_DIVIDE * (CLKOUT5_PHASE/360);\n      \n   //##############\n   //#VCO \n   //##############\n   reg \t  vco_clk;\n   initial\n     begin\n\tvco_clk = 1'b0;\t\n     end\n   \n"], "Clone Blocks": [], "Diff Content": {"Delete": [[71, "   reg \t  vco_clk;\n"]], "Add": []}}