// Seed: 517811444
module module_0;
  id_1 :
  assert property (@((1)) &1)
  else;
  module_3 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_1;
  assign id_1 = "";
  assign id_1 = id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_3;
  assign id_2 = 1;
  wire id_4;
  wire id_5;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6;
  assign module_0.id_1 = 0;
endmodule
