--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/home/wbraun/laser_pinball/laser/Beta_hardware/laser_projector/laser_projector.ise
-intstyle ise -v 3 -s 3 -xml hardware_interface hardware_interface.ncd -o
hardware_interface.twr hardware_interface.pcf -ucf ml50x_U1_fpga.ucf

Design file:              hardware_interface.ncd
Physical constraint file: hardware_interface.pcf
Device,package,speed:     xc5vlx50t,ff1136,-3 (PRODUCTION 1.64 2008-12-19, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock USER_CLK
-------------+------------+------------+------------------+--------+
             |  Setup to  |  Hold to   |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
GPIO_SW_C    |    3.980(R)|   -2.026(R)|DVI_XCLK_N_OBUF   |   0.000|
GPIO_SW_E    |    3.154(R)|   -1.655(R)|DVI_XCLK_N_OBUF   |   0.000|
GPIO_SW_W    |    3.113(R)|   -1.412(R)|DVI_XCLK_N_OBUF   |   0.000|
IIC_SCL_MAIN |    2.151(R)|   -1.476(R)|DVI_XCLK_N_OBUF   |   0.000|
IIC_SCL_VIDEO|    1.778(R)|   -1.103(R)|DVI_XCLK_N_OBUF   |   0.000|
IIC_SDA_MAIN |    2.265(R)|   -1.563(R)|DVI_XCLK_N_OBUF   |   0.000|
IIC_SDA_VIDEO|    1.875(R)|   -1.176(R)|DVI_XCLK_N_OBUF   |   0.000|
-------------+------------+------------+------------------+--------+

Clock USER_CLK to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
DVI_D0       |    5.535(R)|DVI_XCLK_N_OBUF   |   0.000|
DVI_D1       |    4.736(R)|DVI_XCLK_N_OBUF   |   0.000|
DVI_D2       |    5.519(R)|DVI_XCLK_N_OBUF   |   0.000|
DVI_D3       |    5.509(R)|DVI_XCLK_N_OBUF   |   0.000|
DVI_D4       |    4.366(R)|DVI_XCLK_N_OBUF   |   0.000|
DVI_D5       |    4.516(R)|DVI_XCLK_N_OBUF   |   0.000|
DVI_D6       |    4.575(R)|DVI_XCLK_N_OBUF   |   0.000|
DVI_D7       |    4.470(R)|DVI_XCLK_N_OBUF   |   0.000|
DVI_D8       |    4.626(R)|DVI_XCLK_N_OBUF   |   0.000|
DVI_D9       |    5.292(R)|DVI_XCLK_N_OBUF   |   0.000|
DVI_D10      |    5.358(R)|DVI_XCLK_N_OBUF   |   0.000|
DVI_D11      |    5.347(R)|DVI_XCLK_N_OBUF   |   0.000|
DVI_DE       |    5.084(R)|DVI_XCLK_N_OBUF   |   0.000|
DVI_H        |    5.495(R)|DVI_XCLK_N_OBUF   |   0.000|
DVI_RESET_B  |    5.472(R)|DVI_XCLK_N_OBUF   |   0.000|
DVI_V        |    4.992(R)|DVI_XCLK_N_OBUF   |   0.000|
HDR1_40      |    4.104(R)|DVI_XCLK_N_OBUF   |   0.000|
HDR1_42      |    5.315(R)|DVI_XCLK_N_OBUF   |   0.000|
IIC_SCL_MAIN |    4.303(R)|DVI_XCLK_N_OBUF   |   0.000|
IIC_SCL_VIDEO|    3.754(R)|DVI_XCLK_N_OBUF   |   0.000|
IIC_SDA_MAIN |    4.306(R)|DVI_XCLK_N_OBUF   |   0.000|
IIC_SDA_VIDEO|    3.739(R)|DVI_XCLK_N_OBUF   |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock USER_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
USER_CLK       |   10.275|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
USER_CLK       |DVI_XCLK_N     |    3.127|
USER_CLK       |DVI_XCLK_P     |    3.114|
---------------+---------------+---------+


Analysis completed Fri Dec  5 02:21:35 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 473 MB



