//---------------------------------------------------------------
// Module: xt_input_buf
// Function: Read-only ROM for x_t vector (controller-driven)
//            Each address outputs 4Ã—16-bit vector (total 64-bit)
//            âœ… è¾“å‡ºä¸º unpacked + signedï¼Œç›´æ¥å¯¹æ¥é¡¶å±‚ xt_vec
//---------------------------------------------------------------
module xt_input_buf #(
    parameter int ADDR_W = 6,    // e.g., 64-depth â†’ 6-bit address
    parameter int DATA_W = 16,   // Each element 16-bit signed
    parameter int TILE_SIZE = 4  // Each read outputs 4 elements
)(
    input  logic                     clk,
    input  logic                     rst_n,
    input  logic                     en,        // Enable from controller
    input  logic [ADDR_W-1:0]        addr,      // Address from controller
    output logic signed [DATA_W-1:0] dout_vec [TILE_SIZE-1:0] // âœ… 4Ã—16-bit signed unpacked output
);

    // 64-bit packed ROM data (4 Ã— 16-bit)
    logic [63:0] rom_dout;

    // ---------------- ROM Instance / SIM Model ----------------
`ifdef SYNTHESIS
    u_xt_rom X_T_ROM (
        .clka  (clk),
        .ena   (en),
        .addra (addr),
        .wea   (1'b0),          // ğŸ”’ å†™ä½¿èƒ½å›ºå®šä¸º0
        .dina  ('0),            // ğŸ”’ å†™æ•°æ®å›ºå®šä¸º0
        .douta (rom_dout)
    );
`else
    // è¡Œä¸ºä»¿çœŸæ¨¡å‹ï¼šå…¬å¼€ mem_sim ä¾› TB åˆå§‹åŒ–ï¼Œè¯»å‡ºæ€»å»¶è¿Ÿ 2 æ‹ï¼ˆä¸ IP å¯¹é½ï¼‰
    localparam int XT_DEPTH = (1 << ADDR_W);
    logic [63:0] mem_sim [XT_DEPTH];
    logic [63:0] rom_dout_d1;
    // åˆå§‹åŒ– memï¼Œé¿å…æœªå†™åœ°å€ä¸º Xï¼›rom_dout ç”± always_ff å”¯ä¸€é©±åŠ¨
    initial begin
        for (int i = 0; i < XT_DEPTH; i++) mem_sim[i] = '0;
    end
    always_ff @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            rom_dout_d1 <= '0;
            rom_dout    <= '0;
        end else begin
            rom_dout    <= rom_dout_d1; // stage2
            if (en)
                rom_dout_d1 <= mem_sim[addr]; // stage1
        end
    end
`endif

    // ---------------- Split 64-bit â†’ 4 Ã— 16-bit ----------------
    always_comb begin
        // Little-endian layout (lowest word first)
        // å½“ en ä¸º 0 æ—¶è¾“å‡º 0ï¼Œé¿å…é RUN é˜¶æ®µ X ä¼ æ’­ï¼ˆç»¼åˆ ROM ä¹Ÿç­‰æ•ˆä¿æŒ/æ— æ•ˆï¼‰
        if (!en) begin
            dout_vec[0] = '0;
            dout_vec[1] = '0;
            dout_vec[2] = '0;
            dout_vec[3] = '0;
        end else begin
            dout_vec[0] = $signed(rom_dout[15:0]);
            dout_vec[1] = $signed(rom_dout[31:16]);
            dout_vec[2] = $signed(rom_dout[47:32]);
            dout_vec[3] = $signed(rom_dout[63:48]);
        end
    end

endmodule
