
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//chmod_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401520 <.init>:
  401520:	stp	x29, x30, [sp, #-16]!
  401524:	mov	x29, sp
  401528:	bl	401980 <__fxstatat@plt+0x60>
  40152c:	ldp	x29, x30, [sp], #16
  401530:	ret

Disassembly of section .plt:

0000000000401540 <mbrtowc@plt-0x20>:
  401540:	stp	x16, x30, [sp, #-16]!
  401544:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  401548:	ldr	x17, [x16, #4088]
  40154c:	add	x16, x16, #0xff8
  401550:	br	x17
  401554:	nop
  401558:	nop
  40155c:	nop

0000000000401560 <mbrtowc@plt>:
  401560:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  401564:	ldr	x17, [x16]
  401568:	add	x16, x16, #0x0
  40156c:	br	x17

0000000000401570 <memcpy@plt>:
  401570:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  401574:	ldr	x17, [x16, #8]
  401578:	add	x16, x16, #0x8
  40157c:	br	x17

0000000000401580 <memmove@plt>:
  401580:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  401584:	ldr	x17, [x16, #16]
  401588:	add	x16, x16, #0x10
  40158c:	br	x17

0000000000401590 <_exit@plt>:
  401590:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  401594:	ldr	x17, [x16, #24]
  401598:	add	x16, x16, #0x18
  40159c:	br	x17

00000000004015a0 <strlen@plt>:
  4015a0:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  4015a4:	ldr	x17, [x16, #32]
  4015a8:	add	x16, x16, #0x20
  4015ac:	br	x17

00000000004015b0 <exit@plt>:
  4015b0:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  4015b4:	ldr	x17, [x16, #40]
  4015b8:	add	x16, x16, #0x28
  4015bc:	br	x17

00000000004015c0 <error@plt>:
  4015c0:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  4015c4:	ldr	x17, [x16, #48]
  4015c8:	add	x16, x16, #0x30
  4015cc:	br	x17

00000000004015d0 <fchdir@plt>:
  4015d0:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  4015d4:	ldr	x17, [x16, #56]
  4015d8:	add	x16, x16, #0x38
  4015dc:	br	x17

00000000004015e0 <ferror_unlocked@plt>:
  4015e0:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  4015e4:	ldr	x17, [x16, #64]
  4015e8:	add	x16, x16, #0x40
  4015ec:	br	x17

00000000004015f0 <__cxa_atexit@plt>:
  4015f0:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  4015f4:	ldr	x17, [x16, #72]
  4015f8:	add	x16, x16, #0x48
  4015fc:	br	x17

0000000000401600 <qsort@plt>:
  401600:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  401604:	ldr	x17, [x16, #80]
  401608:	add	x16, x16, #0x50
  40160c:	br	x17

0000000000401610 <lseek@plt>:
  401610:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  401614:	ldr	x17, [x16, #88]
  401618:	add	x16, x16, #0x58
  40161c:	br	x17

0000000000401620 <__fpending@plt>:
  401620:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  401624:	ldr	x17, [x16, #96]
  401628:	add	x16, x16, #0x60
  40162c:	br	x17

0000000000401630 <fileno@plt>:
  401630:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  401634:	ldr	x17, [x16, #104]
  401638:	add	x16, x16, #0x68
  40163c:	br	x17

0000000000401640 <fclose@plt>:
  401640:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  401644:	ldr	x17, [x16, #112]
  401648:	add	x16, x16, #0x70
  40164c:	br	x17

0000000000401650 <nl_langinfo@plt>:
  401650:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  401654:	ldr	x17, [x16, #120]
  401658:	add	x16, x16, #0x78
  40165c:	br	x17

0000000000401660 <malloc@plt>:
  401660:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  401664:	ldr	x17, [x16, #128]
  401668:	add	x16, x16, #0x80
  40166c:	br	x17

0000000000401670 <open@plt>:
  401670:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  401674:	ldr	x17, [x16, #136]
  401678:	add	x16, x16, #0x88
  40167c:	br	x17

0000000000401680 <strncmp@plt>:
  401680:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  401684:	ldr	x17, [x16, #144]
  401688:	add	x16, x16, #0x90
  40168c:	br	x17

0000000000401690 <bindtextdomain@plt>:
  401690:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  401694:	ldr	x17, [x16, #152]
  401698:	add	x16, x16, #0x98
  40169c:	br	x17

00000000004016a0 <__libc_start_main@plt>:
  4016a0:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  4016a4:	ldr	x17, [x16, #160]
  4016a8:	add	x16, x16, #0xa0
  4016ac:	br	x17

00000000004016b0 <fstatfs@plt>:
  4016b0:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  4016b4:	ldr	x17, [x16, #168]
  4016b8:	add	x16, x16, #0xa8
  4016bc:	br	x17

00000000004016c0 <memset@plt>:
  4016c0:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  4016c4:	ldr	x17, [x16, #176]
  4016c8:	add	x16, x16, #0xb0
  4016cc:	br	x17

00000000004016d0 <calloc@plt>:
  4016d0:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  4016d4:	ldr	x17, [x16, #184]
  4016d8:	add	x16, x16, #0xb8
  4016dc:	br	x17

00000000004016e0 <readdir@plt>:
  4016e0:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  4016e4:	ldr	x17, [x16, #192]
  4016e8:	add	x16, x16, #0xc0
  4016ec:	br	x17

00000000004016f0 <realloc@plt>:
  4016f0:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  4016f4:	ldr	x17, [x16, #200]
  4016f8:	add	x16, x16, #0xc8
  4016fc:	br	x17

0000000000401700 <closedir@plt>:
  401700:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  401704:	ldr	x17, [x16, #208]
  401708:	add	x16, x16, #0xd0
  40170c:	br	x17

0000000000401710 <close@plt>:
  401710:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  401714:	ldr	x17, [x16, #216]
  401718:	add	x16, x16, #0xd8
  40171c:	br	x17

0000000000401720 <strrchr@plt>:
  401720:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  401724:	ldr	x17, [x16, #224]
  401728:	add	x16, x16, #0xe0
  40172c:	br	x17

0000000000401730 <__gmon_start__@plt>:
  401730:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  401734:	ldr	x17, [x16, #232]
  401738:	add	x16, x16, #0xe8
  40173c:	br	x17

0000000000401740 <fdopendir@plt>:
  401740:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  401744:	ldr	x17, [x16, #240]
  401748:	add	x16, x16, #0xf0
  40174c:	br	x17

0000000000401750 <abort@plt>:
  401750:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  401754:	ldr	x17, [x16, #248]
  401758:	add	x16, x16, #0xf8
  40175c:	br	x17

0000000000401760 <mbsinit@plt>:
  401760:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  401764:	ldr	x17, [x16, #256]
  401768:	add	x16, x16, #0x100
  40176c:	br	x17

0000000000401770 <memcmp@plt>:
  401770:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  401774:	ldr	x17, [x16, #264]
  401778:	add	x16, x16, #0x108
  40177c:	br	x17

0000000000401780 <textdomain@plt>:
  401780:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  401784:	ldr	x17, [x16, #272]
  401788:	add	x16, x16, #0x110
  40178c:	br	x17

0000000000401790 <getopt_long@plt>:
  401790:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  401794:	ldr	x17, [x16, #280]
  401798:	add	x16, x16, #0x118
  40179c:	br	x17

00000000004017a0 <strcmp@plt>:
  4017a0:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  4017a4:	ldr	x17, [x16, #288]
  4017a8:	add	x16, x16, #0x120
  4017ac:	br	x17

00000000004017b0 <__ctype_b_loc@plt>:
  4017b0:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  4017b4:	ldr	x17, [x16, #296]
  4017b8:	add	x16, x16, #0x128
  4017bc:	br	x17

00000000004017c0 <fseeko@plt>:
  4017c0:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  4017c4:	ldr	x17, [x16, #304]
  4017c8:	add	x16, x16, #0x130
  4017cc:	br	x17

00000000004017d0 <free@plt>:
  4017d0:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  4017d4:	ldr	x17, [x16, #312]
  4017d8:	add	x16, x16, #0x138
  4017dc:	br	x17

00000000004017e0 <__ctype_get_mb_cur_max@plt>:
  4017e0:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  4017e4:	ldr	x17, [x16, #320]
  4017e8:	add	x16, x16, #0x140
  4017ec:	br	x17

00000000004017f0 <fwrite@plt>:
  4017f0:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  4017f4:	ldr	x17, [x16, #328]
  4017f8:	add	x16, x16, #0x148
  4017fc:	br	x17

0000000000401800 <fcntl@plt>:
  401800:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  401804:	ldr	x17, [x16, #336]
  401808:	add	x16, x16, #0x150
  40180c:	br	x17

0000000000401810 <fflush@plt>:
  401810:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  401814:	ldr	x17, [x16, #344]
  401818:	add	x16, x16, #0x158
  40181c:	br	x17

0000000000401820 <dirfd@plt>:
  401820:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  401824:	ldr	x17, [x16, #352]
  401828:	add	x16, x16, #0x160
  40182c:	br	x17

0000000000401830 <__lxstat@plt>:
  401830:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  401834:	ldr	x17, [x16, #360]
  401838:	add	x16, x16, #0x168
  40183c:	br	x17

0000000000401840 <__fxstat@plt>:
  401840:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  401844:	ldr	x17, [x16, #368]
  401848:	add	x16, x16, #0x170
  40184c:	br	x17

0000000000401850 <fputs_unlocked@plt>:
  401850:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  401854:	ldr	x17, [x16, #376]
  401858:	add	x16, x16, #0x178
  40185c:	br	x17

0000000000401860 <__freading@plt>:
  401860:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  401864:	ldr	x17, [x16, #384]
  401868:	add	x16, x16, #0x180
  40186c:	br	x17

0000000000401870 <iswprint@plt>:
  401870:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  401874:	ldr	x17, [x16, #392]
  401878:	add	x16, x16, #0x188
  40187c:	br	x17

0000000000401880 <umask@plt>:
  401880:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  401884:	ldr	x17, [x16, #400]
  401888:	add	x16, x16, #0x190
  40188c:	br	x17

0000000000401890 <openat@plt>:
  401890:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  401894:	ldr	x17, [x16, #408]
  401898:	add	x16, x16, #0x198
  40189c:	br	x17

00000000004018a0 <printf@plt>:
  4018a0:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  4018a4:	ldr	x17, [x16, #416]
  4018a8:	add	x16, x16, #0x1a0
  4018ac:	br	x17

00000000004018b0 <__assert_fail@plt>:
  4018b0:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  4018b4:	ldr	x17, [x16, #424]
  4018b8:	add	x16, x16, #0x1a8
  4018bc:	br	x17

00000000004018c0 <__errno_location@plt>:
  4018c0:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  4018c4:	ldr	x17, [x16, #432]
  4018c8:	add	x16, x16, #0x1b0
  4018cc:	br	x17

00000000004018d0 <__xstat@plt>:
  4018d0:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  4018d4:	ldr	x17, [x16, #440]
  4018d8:	add	x16, x16, #0x1b8
  4018dc:	br	x17

00000000004018e0 <fchmodat@plt>:
  4018e0:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  4018e4:	ldr	x17, [x16, #448]
  4018e8:	add	x16, x16, #0x1c0
  4018ec:	br	x17

00000000004018f0 <gettext@plt>:
  4018f0:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  4018f4:	ldr	x17, [x16, #456]
  4018f8:	add	x16, x16, #0x1c8
  4018fc:	br	x17

0000000000401900 <fprintf@plt>:
  401900:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  401904:	ldr	x17, [x16, #464]
  401908:	add	x16, x16, #0x1d0
  40190c:	br	x17

0000000000401910 <setlocale@plt>:
  401910:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  401914:	ldr	x17, [x16, #472]
  401918:	add	x16, x16, #0x1d8
  40191c:	br	x17

0000000000401920 <__fxstatat@plt>:
  401920:	adrp	x16, 421000 <__fxstatat@plt+0x1f6e0>
  401924:	ldr	x17, [x16, #480]
  401928:	add	x16, x16, #0x1e0
  40192c:	br	x17

Disassembly of section .text:

0000000000401930 <.text>:
  401930:	mov	x29, #0x0                   	// #0
  401934:	mov	x30, #0x0                   	// #0
  401938:	mov	x5, x0
  40193c:	ldr	x1, [sp]
  401940:	add	x2, sp, #0x8
  401944:	mov	x6, sp
  401948:	movz	x0, #0x0, lsl #48
  40194c:	movk	x0, #0x0, lsl #32
  401950:	movk	x0, #0x40, lsl #16
  401954:	movk	x0, #0x28f8
  401958:	movz	x3, #0x0, lsl #48
  40195c:	movk	x3, #0x0, lsl #32
  401960:	movk	x3, #0x40, lsl #16
  401964:	movk	x3, #0xcdf8
  401968:	movz	x4, #0x0, lsl #48
  40196c:	movk	x4, #0x0, lsl #32
  401970:	movk	x4, #0x40, lsl #16
  401974:	movk	x4, #0xce78
  401978:	bl	4016a0 <__libc_start_main@plt>
  40197c:	bl	401750 <abort@plt>
  401980:	adrp	x0, 420000 <__fxstatat@plt+0x1e6e0>
  401984:	ldr	x0, [x0, #4064]
  401988:	cbz	x0, 401990 <__fxstatat@plt+0x70>
  40198c:	b	401730 <__gmon_start__@plt>
  401990:	ret
  401994:	stp	x29, x30, [sp, #-32]!
  401998:	mov	x29, sp
  40199c:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  4019a0:	add	x0, x0, #0x268
  4019a4:	str	x0, [sp, #24]
  4019a8:	ldr	x0, [sp, #24]
  4019ac:	str	x0, [sp, #24]
  4019b0:	ldr	x1, [sp, #24]
  4019b4:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  4019b8:	add	x0, x0, #0x268
  4019bc:	cmp	x1, x0
  4019c0:	b.eq	4019fc <__fxstatat@plt+0xdc>  // b.none
  4019c4:	adrp	x0, 40c000 <__fxstatat@plt+0xa6e0>
  4019c8:	add	x0, x0, #0xef8
  4019cc:	ldr	x0, [x0]
  4019d0:	str	x0, [sp, #16]
  4019d4:	ldr	x0, [sp, #16]
  4019d8:	str	x0, [sp, #16]
  4019dc:	ldr	x0, [sp, #16]
  4019e0:	cmp	x0, #0x0
  4019e4:	b.eq	401a00 <__fxstatat@plt+0xe0>  // b.none
  4019e8:	ldr	x1, [sp, #16]
  4019ec:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  4019f0:	add	x0, x0, #0x268
  4019f4:	blr	x1
  4019f8:	b	401a00 <__fxstatat@plt+0xe0>
  4019fc:	nop
  401a00:	ldp	x29, x30, [sp], #32
  401a04:	ret
  401a08:	stp	x29, x30, [sp, #-48]!
  401a0c:	mov	x29, sp
  401a10:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  401a14:	add	x0, x0, #0x268
  401a18:	str	x0, [sp, #40]
  401a1c:	ldr	x0, [sp, #40]
  401a20:	str	x0, [sp, #40]
  401a24:	ldr	x1, [sp, #40]
  401a28:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  401a2c:	add	x0, x0, #0x268
  401a30:	sub	x0, x1, x0
  401a34:	asr	x0, x0, #3
  401a38:	lsr	x1, x0, #63
  401a3c:	add	x0, x1, x0
  401a40:	asr	x0, x0, #1
  401a44:	str	x0, [sp, #32]
  401a48:	ldr	x0, [sp, #32]
  401a4c:	cmp	x0, #0x0
  401a50:	b.eq	401a90 <__fxstatat@plt+0x170>  // b.none
  401a54:	adrp	x0, 40c000 <__fxstatat@plt+0xa6e0>
  401a58:	add	x0, x0, #0xf00
  401a5c:	ldr	x0, [x0]
  401a60:	str	x0, [sp, #24]
  401a64:	ldr	x0, [sp, #24]
  401a68:	str	x0, [sp, #24]
  401a6c:	ldr	x0, [sp, #24]
  401a70:	cmp	x0, #0x0
  401a74:	b.eq	401a94 <__fxstatat@plt+0x174>  // b.none
  401a78:	ldr	x2, [sp, #24]
  401a7c:	ldr	x1, [sp, #32]
  401a80:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  401a84:	add	x0, x0, #0x268
  401a88:	blr	x2
  401a8c:	b	401a94 <__fxstatat@plt+0x174>
  401a90:	nop
  401a94:	ldp	x29, x30, [sp], #48
  401a98:	ret
  401a9c:	stp	x29, x30, [sp, #-16]!
  401aa0:	mov	x29, sp
  401aa4:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  401aa8:	add	x0, x0, #0x298
  401aac:	ldrb	w0, [x0]
  401ab0:	and	x0, x0, #0xff
  401ab4:	cmp	x0, #0x0
  401ab8:	b.ne	401ad4 <__fxstatat@plt+0x1b4>  // b.any
  401abc:	bl	401994 <__fxstatat@plt+0x74>
  401ac0:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  401ac4:	add	x0, x0, #0x298
  401ac8:	mov	w1, #0x1                   	// #1
  401acc:	strb	w1, [x0]
  401ad0:	b	401ad8 <__fxstatat@plt+0x1b8>
  401ad4:	nop
  401ad8:	ldp	x29, x30, [sp], #16
  401adc:	ret
  401ae0:	stp	x29, x30, [sp, #-16]!
  401ae4:	mov	x29, sp
  401ae8:	bl	401a08 <__fxstatat@plt+0xe8>
  401aec:	nop
  401af0:	ldp	x29, x30, [sp], #16
  401af4:	ret
  401af8:	stp	x29, x30, [sp, #-176]!
  401afc:	mov	x29, sp
  401b00:	str	x0, [sp, #24]
  401b04:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  401b08:	add	x1, x0, #0xa8
  401b0c:	add	x0, sp, #0x28
  401b10:	ldp	x2, x3, [x1]
  401b14:	stp	x2, x3, [x0]
  401b18:	ldp	x2, x3, [x1, #16]
  401b1c:	stp	x2, x3, [x0, #16]
  401b20:	ldp	x2, x3, [x1, #32]
  401b24:	stp	x2, x3, [x0, #32]
  401b28:	ldp	x2, x3, [x1, #48]
  401b2c:	stp	x2, x3, [x0, #48]
  401b30:	ldp	x2, x3, [x1, #64]
  401b34:	stp	x2, x3, [x0, #64]
  401b38:	ldp	x2, x3, [x1, #80]
  401b3c:	stp	x2, x3, [x0, #80]
  401b40:	ldp	x2, x3, [x1, #96]
  401b44:	stp	x2, x3, [x0, #96]
  401b48:	ldr	x0, [sp, #24]
  401b4c:	str	x0, [sp, #168]
  401b50:	add	x0, sp, #0x28
  401b54:	str	x0, [sp, #160]
  401b58:	b	401b68 <__fxstatat@plt+0x248>
  401b5c:	ldr	x0, [sp, #160]
  401b60:	add	x0, x0, #0x10
  401b64:	str	x0, [sp, #160]
  401b68:	ldr	x0, [sp, #160]
  401b6c:	ldr	x0, [x0]
  401b70:	cmp	x0, #0x0
  401b74:	b.eq	401b94 <__fxstatat@plt+0x274>  // b.none
  401b78:	ldr	x0, [sp, #160]
  401b7c:	ldr	x0, [x0]
  401b80:	mov	x1, x0
  401b84:	ldr	x0, [sp, #24]
  401b88:	bl	4017a0 <strcmp@plt>
  401b8c:	cmp	w0, #0x0
  401b90:	b.ne	401b5c <__fxstatat@plt+0x23c>  // b.any
  401b94:	ldr	x0, [sp, #160]
  401b98:	ldr	x0, [x0, #8]
  401b9c:	cmp	x0, #0x0
  401ba0:	b.eq	401bb0 <__fxstatat@plt+0x290>  // b.none
  401ba4:	ldr	x0, [sp, #160]
  401ba8:	ldr	x0, [x0, #8]
  401bac:	str	x0, [sp, #168]
  401bb0:	adrp	x0, 40c000 <__fxstatat@plt+0xa6e0>
  401bb4:	add	x0, x0, #0xf98
  401bb8:	bl	4018f0 <gettext@plt>
  401bbc:	mov	x3, x0
  401bc0:	adrp	x0, 40c000 <__fxstatat@plt+0xa6e0>
  401bc4:	add	x2, x0, #0xfb0
  401bc8:	adrp	x0, 40c000 <__fxstatat@plt+0xa6e0>
  401bcc:	add	x1, x0, #0xfd8
  401bd0:	mov	x0, x3
  401bd4:	bl	4018a0 <printf@plt>
  401bd8:	mov	x1, #0x0                   	// #0
  401bdc:	mov	w0, #0x5                   	// #5
  401be0:	bl	401910 <setlocale@plt>
  401be4:	str	x0, [sp, #152]
  401be8:	ldr	x0, [sp, #152]
  401bec:	cmp	x0, #0x0
  401bf0:	b.eq	401c38 <__fxstatat@plt+0x318>  // b.none
  401bf4:	mov	x2, #0x3                   	// #3
  401bf8:	adrp	x0, 40c000 <__fxstatat@plt+0xa6e0>
  401bfc:	add	x1, x0, #0xfe8
  401c00:	ldr	x0, [sp, #152]
  401c04:	bl	401680 <strncmp@plt>
  401c08:	cmp	w0, #0x0
  401c0c:	b.eq	401c38 <__fxstatat@plt+0x318>  // b.none
  401c10:	adrp	x0, 40c000 <__fxstatat@plt+0xa6e0>
  401c14:	add	x0, x0, #0xff0
  401c18:	bl	4018f0 <gettext@plt>
  401c1c:	mov	x2, x0
  401c20:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  401c24:	add	x0, x0, #0x288
  401c28:	ldr	x0, [x0]
  401c2c:	mov	x1, x0
  401c30:	mov	x0, x2
  401c34:	bl	401850 <fputs_unlocked@plt>
  401c38:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  401c3c:	add	x0, x0, #0x38
  401c40:	bl	4018f0 <gettext@plt>
  401c44:	mov	x3, x0
  401c48:	ldr	x2, [sp, #24]
  401c4c:	adrp	x0, 40c000 <__fxstatat@plt+0xa6e0>
  401c50:	add	x1, x0, #0xfb0
  401c54:	mov	x0, x3
  401c58:	bl	4018a0 <printf@plt>
  401c5c:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  401c60:	add	x0, x0, #0x58
  401c64:	bl	4018f0 <gettext@plt>
  401c68:	mov	x3, x0
  401c6c:	ldr	x1, [sp, #168]
  401c70:	ldr	x0, [sp, #24]
  401c74:	cmp	x1, x0
  401c78:	b.ne	401c88 <__fxstatat@plt+0x368>  // b.any
  401c7c:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  401c80:	add	x0, x0, #0x90
  401c84:	b	401c90 <__fxstatat@plt+0x370>
  401c88:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  401c8c:	add	x0, x0, #0xa0
  401c90:	mov	x2, x0
  401c94:	ldr	x1, [sp, #168]
  401c98:	mov	x0, x3
  401c9c:	bl	4018a0 <printf@plt>
  401ca0:	nop
  401ca4:	ldp	x29, x30, [sp], #176
  401ca8:	ret
  401cac:	stp	x29, x30, [sp, #-192]!
  401cb0:	mov	x29, sp
  401cb4:	stp	x19, x20, [sp, #16]
  401cb8:	str	w0, [sp, #60]
  401cbc:	str	x1, [sp, #48]
  401cc0:	str	x2, [sp, #40]
  401cc4:	str	w3, [sp, #56]
  401cc8:	str	w4, [sp, #36]
  401ccc:	ldr	w0, [sp, #36]
  401cd0:	and	w0, w0, #0xe00
  401cd4:	cmp	w0, #0x0
  401cd8:	b.eq	401d60 <__fxstatat@plt+0x440>  // b.none
  401cdc:	add	x0, sp, #0x40
  401ce0:	mov	w3, #0x0                   	// #0
  401ce4:	mov	x2, x0
  401ce8:	ldr	x1, [sp, #48]
  401cec:	ldr	w0, [sp, #60]
  401cf0:	bl	40cec0 <__fxstatat@plt+0xb5a0>
  401cf4:	cmp	w0, #0x0
  401cf8:	b.eq	401d58 <__fxstatat@plt+0x438>  // b.none
  401cfc:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  401d00:	add	x0, x0, #0x2ad
  401d04:	ldrb	w0, [x0]
  401d08:	eor	w0, w0, #0x1
  401d0c:	and	w0, w0, #0xff
  401d10:	cmp	w0, #0x0
  401d14:	b.eq	401d50 <__fxstatat@plt+0x430>  // b.none
  401d18:	bl	4018c0 <__errno_location@plt>
  401d1c:	ldr	w19, [x0]
  401d20:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  401d24:	add	x0, x0, #0x2f0
  401d28:	bl	4018f0 <gettext@plt>
  401d2c:	mov	x20, x0
  401d30:	ldr	x1, [sp, #40]
  401d34:	mov	w0, #0x4                   	// #4
  401d38:	bl	405dd8 <__fxstatat@plt+0x44b8>
  401d3c:	mov	x3, x0
  401d40:	mov	x2, x20
  401d44:	mov	w1, w19
  401d48:	mov	w0, #0x0                   	// #0
  401d4c:	bl	4015c0 <error@plt>
  401d50:	mov	w0, #0x0                   	// #0
  401d54:	b	401d7c <__fxstatat@plt+0x45c>
  401d58:	ldr	w0, [sp, #80]
  401d5c:	str	w0, [sp, #36]
  401d60:	ldr	w1, [sp, #56]
  401d64:	ldr	w0, [sp, #36]
  401d68:	eor	w0, w1, w0
  401d6c:	and	w0, w0, #0xfff
  401d70:	cmp	w0, #0x0
  401d74:	cset	w0, ne  // ne = any
  401d78:	and	w0, w0, #0xff
  401d7c:	ldp	x19, x20, [sp, #16]
  401d80:	ldp	x29, x30, [sp], #192
  401d84:	ret
  401d88:	stp	x29, x30, [sp, #-112]!
  401d8c:	mov	x29, sp
  401d90:	str	x19, [sp, #16]
  401d94:	str	x0, [sp, #56]
  401d98:	str	w1, [sp, #52]
  401d9c:	str	w2, [sp, #48]
  401da0:	str	w3, [sp, #44]
  401da4:	ldr	w0, [sp, #44]
  401da8:	cmp	w0, #0x0
  401dac:	b.ne	401ddc <__fxstatat@plt+0x4bc>  // b.any
  401db0:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  401db4:	add	x0, x0, #0x310
  401db8:	bl	4018f0 <gettext@plt>
  401dbc:	mov	x19, x0
  401dc0:	ldr	x1, [sp, #56]
  401dc4:	mov	w0, #0x4                   	// #4
  401dc8:	bl	405dd8 <__fxstatat@plt+0x44b8>
  401dcc:	mov	x1, x0
  401dd0:	mov	x0, x19
  401dd4:	bl	4018a0 <printf@plt>
  401dd8:	b	401ef8 <__fxstatat@plt+0x5d8>
  401ddc:	add	x0, sp, #0x58
  401de0:	mov	x1, x0
  401de4:	ldr	w0, [sp, #48]
  401de8:	bl	40326c <__fxstatat@plt+0x194c>
  401dec:	strb	wzr, [sp, #98]
  401df0:	add	x0, sp, #0x48
  401df4:	mov	x1, x0
  401df8:	ldr	w0, [sp, #52]
  401dfc:	bl	40326c <__fxstatat@plt+0x194c>
  401e00:	strb	wzr, [sp, #82]
  401e04:	ldr	w0, [sp, #44]
  401e08:	cmp	w0, #0x3
  401e0c:	b.eq	401e60 <__fxstatat@plt+0x540>  // b.none
  401e10:	ldr	w0, [sp, #44]
  401e14:	cmp	w0, #0x3
  401e18:	b.hi	401ea8 <__fxstatat@plt+0x588>  // b.pmore
  401e1c:	ldr	w0, [sp, #44]
  401e20:	cmp	w0, #0x1
  401e24:	b.eq	401e38 <__fxstatat@plt+0x518>  // b.none
  401e28:	ldr	w0, [sp, #44]
  401e2c:	cmp	w0, #0x2
  401e30:	b.eq	401e4c <__fxstatat@plt+0x52c>  // b.none
  401e34:	b	401ea8 <__fxstatat@plt+0x588>
  401e38:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  401e3c:	add	x0, x0, #0x348
  401e40:	bl	4018f0 <gettext@plt>
  401e44:	str	x0, [sp, #104]
  401e48:	b	401eac <__fxstatat@plt+0x58c>
  401e4c:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  401e50:	add	x0, x0, #0x380
  401e54:	bl	4018f0 <gettext@plt>
  401e58:	str	x0, [sp, #104]
  401e5c:	b	401eac <__fxstatat@plt+0x58c>
  401e60:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  401e64:	add	x0, x0, #0x3c0
  401e68:	bl	4018f0 <gettext@plt>
  401e6c:	str	x0, [sp, #104]
  401e70:	ldr	x1, [sp, #56]
  401e74:	mov	w0, #0x4                   	// #4
  401e78:	bl	405dd8 <__fxstatat@plt+0x44b8>
  401e7c:	mov	x4, x0
  401e80:	ldr	w0, [sp, #48]
  401e84:	and	x1, x0, #0xfff
  401e88:	add	x0, sp, #0x58
  401e8c:	add	x0, x0, #0x1
  401e90:	mov	x3, x0
  401e94:	mov	x2, x1
  401e98:	mov	x1, x4
  401e9c:	ldr	x0, [sp, #104]
  401ea0:	bl	4018a0 <printf@plt>
  401ea4:	b	401ef8 <__fxstatat@plt+0x5d8>
  401ea8:	bl	401750 <abort@plt>
  401eac:	ldr	x1, [sp, #56]
  401eb0:	mov	w0, #0x4                   	// #4
  401eb4:	bl	405dd8 <__fxstatat@plt+0x44b8>
  401eb8:	mov	x6, x0
  401ebc:	ldr	w0, [sp, #52]
  401ec0:	and	x1, x0, #0xfff
  401ec4:	ldr	w0, [sp, #48]
  401ec8:	and	x2, x0, #0xfff
  401ecc:	add	x0, sp, #0x58
  401ed0:	add	x3, x0, #0x1
  401ed4:	add	x0, sp, #0x48
  401ed8:	add	x0, x0, #0x1
  401edc:	mov	x5, x3
  401ee0:	mov	x4, x2
  401ee4:	mov	x3, x0
  401ee8:	mov	x2, x1
  401eec:	mov	x1, x6
  401ef0:	ldr	x0, [sp, #104]
  401ef4:	bl	4018a0 <printf@plt>
  401ef8:	ldr	x19, [sp, #16]
  401efc:	ldp	x29, x30, [sp], #112
  401f00:	ret
  401f04:	stp	x29, x30, [sp, #-144]!
  401f08:	mov	x29, sp
  401f0c:	stp	x19, x20, [sp, #16]
  401f10:	str	x0, [sp, #40]
  401f14:	str	x1, [sp, #32]
  401f18:	ldr	x0, [sp, #32]
  401f1c:	ldr	x0, [x0, #56]
  401f20:	str	x0, [sp, #120]
  401f24:	ldr	x0, [sp, #32]
  401f28:	ldr	x0, [x0, #48]
  401f2c:	str	x0, [sp, #112]
  401f30:	ldr	x0, [sp, #32]
  401f34:	add	x0, x0, #0x78
  401f38:	str	x0, [sp, #104]
  401f3c:	mov	w0, #0x1                   	// #1
  401f40:	strb	w0, [sp, #135]
  401f44:	strb	wzr, [sp, #134]
  401f48:	ldr	x0, [sp, #32]
  401f4c:	ldrh	w0, [x0, #108]
  401f50:	cmp	w0, #0xd
  401f54:	b.eq	4020fc <__fxstatat@plt+0x7dc>  // b.none
  401f58:	cmp	w0, #0xd
  401f5c:	b.gt	4021a4 <__fxstatat@plt+0x884>
  401f60:	cmp	w0, #0xa
  401f64:	b.eq	401fac <__fxstatat@plt+0x68c>  // b.none
  401f68:	cmp	w0, #0xa
  401f6c:	b.gt	4021a4 <__fxstatat@plt+0x884>
  401f70:	cmp	w0, #0x7
  401f74:	b.eq	40204c <__fxstatat@plt+0x72c>  // b.none
  401f78:	cmp	w0, #0x7
  401f7c:	b.gt	4021a4 <__fxstatat@plt+0x884>
  401f80:	cmp	w0, #0x6
  401f84:	b.eq	401fa4 <__fxstatat@plt+0x684>  // b.none
  401f88:	cmp	w0, #0x6
  401f8c:	b.gt	4021a4 <__fxstatat@plt+0x884>
  401f90:	cmp	w0, #0x2
  401f94:	b.eq	402150 <__fxstatat@plt+0x830>  // b.none
  401f98:	cmp	w0, #0x4
  401f9c:	b.eq	4020a0 <__fxstatat@plt+0x780>  // b.none
  401fa0:	b	4021a4 <__fxstatat@plt+0x884>
  401fa4:	mov	w0, #0x1                   	// #1
  401fa8:	b	4025f0 <__fxstatat@plt+0xcd0>
  401fac:	ldr	x0, [sp, #32]
  401fb0:	ldr	x0, [x0, #88]
  401fb4:	cmp	x0, #0x0
  401fb8:	b.ne	401ff0 <__fxstatat@plt+0x6d0>  // b.any
  401fbc:	ldr	x0, [sp, #32]
  401fc0:	ldr	x0, [x0, #32]
  401fc4:	cmp	x0, #0x0
  401fc8:	b.ne	401ff0 <__fxstatat@plt+0x6d0>  // b.any
  401fcc:	ldr	x0, [sp, #32]
  401fd0:	mov	x1, #0x1                   	// #1
  401fd4:	str	x1, [x0, #32]
  401fd8:	mov	w2, #0x1                   	// #1
  401fdc:	ldr	x1, [sp, #32]
  401fe0:	ldr	x0, [sp, #40]
  401fe4:	bl	4087f0 <__fxstatat@plt+0x6ed0>
  401fe8:	mov	w0, #0x1                   	// #1
  401fec:	b	4025f0 <__fxstatat@plt+0xcd0>
  401ff0:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  401ff4:	add	x0, x0, #0x2ad
  401ff8:	ldrb	w0, [x0]
  401ffc:	eor	w0, w0, #0x1
  402000:	and	w0, w0, #0xff
  402004:	cmp	w0, #0x0
  402008:	b.eq	402044 <__fxstatat@plt+0x724>  // b.none
  40200c:	ldr	x0, [sp, #32]
  402010:	ldr	w19, [x0, #64]
  402014:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  402018:	add	x0, x0, #0x3e8
  40201c:	bl	4018f0 <gettext@plt>
  402020:	mov	x20, x0
  402024:	ldr	x1, [sp, #120]
  402028:	mov	w0, #0x4                   	// #4
  40202c:	bl	405dd8 <__fxstatat@plt+0x44b8>
  402030:	mov	x3, x0
  402034:	mov	x2, x20
  402038:	mov	w1, w19
  40203c:	mov	w0, #0x0                   	// #0
  402040:	bl	4015c0 <error@plt>
  402044:	strb	wzr, [sp, #135]
  402048:	b	4021b0 <__fxstatat@plt+0x890>
  40204c:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  402050:	add	x0, x0, #0x2ad
  402054:	ldrb	w0, [x0]
  402058:	eor	w0, w0, #0x1
  40205c:	and	w0, w0, #0xff
  402060:	cmp	w0, #0x0
  402064:	b.eq	402098 <__fxstatat@plt+0x778>  // b.none
  402068:	ldr	x0, [sp, #32]
  40206c:	ldr	w19, [x0, #64]
  402070:	ldr	x2, [sp, #120]
  402074:	mov	w1, #0x3                   	// #3
  402078:	mov	w0, #0x0                   	// #0
  40207c:	bl	405f10 <__fxstatat@plt+0x45f0>
  402080:	mov	x3, x0
  402084:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  402088:	add	x2, x0, #0x400
  40208c:	mov	w1, w19
  402090:	mov	w0, #0x0                   	// #0
  402094:	bl	4015c0 <error@plt>
  402098:	strb	wzr, [sp, #135]
  40209c:	b	4021b0 <__fxstatat@plt+0x890>
  4020a0:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  4020a4:	add	x0, x0, #0x2ad
  4020a8:	ldrb	w0, [x0]
  4020ac:	eor	w0, w0, #0x1
  4020b0:	and	w0, w0, #0xff
  4020b4:	cmp	w0, #0x0
  4020b8:	b.eq	4020f4 <__fxstatat@plt+0x7d4>  // b.none
  4020bc:	ldr	x0, [sp, #32]
  4020c0:	ldr	w19, [x0, #64]
  4020c4:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  4020c8:	add	x0, x0, #0x408
  4020cc:	bl	4018f0 <gettext@plt>
  4020d0:	mov	x20, x0
  4020d4:	ldr	x1, [sp, #120]
  4020d8:	mov	w0, #0x4                   	// #4
  4020dc:	bl	405dd8 <__fxstatat@plt+0x44b8>
  4020e0:	mov	x3, x0
  4020e4:	mov	x2, x20
  4020e8:	mov	w1, w19
  4020ec:	mov	w0, #0x0                   	// #0
  4020f0:	bl	4015c0 <error@plt>
  4020f4:	strb	wzr, [sp, #135]
  4020f8:	b	4021b0 <__fxstatat@plt+0x890>
  4020fc:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  402100:	add	x0, x0, #0x2ad
  402104:	ldrb	w0, [x0]
  402108:	eor	w0, w0, #0x1
  40210c:	and	w0, w0, #0xff
  402110:	cmp	w0, #0x0
  402114:	b.eq	402148 <__fxstatat@plt+0x828>  // b.none
  402118:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  40211c:	add	x0, x0, #0x428
  402120:	bl	4018f0 <gettext@plt>
  402124:	mov	x19, x0
  402128:	ldr	x1, [sp, #120]
  40212c:	mov	w0, #0x4                   	// #4
  402130:	bl	405dd8 <__fxstatat@plt+0x44b8>
  402134:	mov	x3, x0
  402138:	mov	x2, x19
  40213c:	mov	w1, #0x0                   	// #0
  402140:	mov	w0, #0x0                   	// #0
  402144:	bl	4015c0 <error@plt>
  402148:	strb	wzr, [sp, #135]
  40214c:	b	4021b0 <__fxstatat@plt+0x890>
  402150:	ldr	x1, [sp, #32]
  402154:	ldr	x0, [sp, #40]
  402158:	bl	406ec0 <__fxstatat@plt+0x55a0>
  40215c:	and	w0, w0, #0xff
  402160:	cmp	w0, #0x0
  402164:	b.eq	4021ac <__fxstatat@plt+0x88c>  // b.none
  402168:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  40216c:	add	x0, x0, #0x450
  402170:	bl	4018f0 <gettext@plt>
  402174:	mov	x19, x0
  402178:	ldr	x2, [sp, #120]
  40217c:	mov	w1, #0x3                   	// #3
  402180:	mov	w0, #0x0                   	// #0
  402184:	bl	405f10 <__fxstatat@plt+0x45f0>
  402188:	mov	x3, x0
  40218c:	mov	x2, x19
  402190:	mov	w1, #0x0                   	// #0
  402194:	mov	w0, #0x0                   	// #0
  402198:	bl	4015c0 <error@plt>
  40219c:	mov	w0, #0x0                   	// #0
  4021a0:	b	4025f0 <__fxstatat@plt+0xcd0>
  4021a4:	nop
  4021a8:	b	4021b0 <__fxstatat@plt+0x890>
  4021ac:	nop
  4021b0:	ldrb	w0, [sp, #135]
  4021b4:	cmp	w0, #0x0
  4021b8:	b.eq	4022ec <__fxstatat@plt+0x9cc>  // b.none
  4021bc:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  4021c0:	add	x0, x0, #0x2b0
  4021c4:	ldr	x0, [x0]
  4021c8:	cmp	x0, #0x0
  4021cc:	b.eq	4022ec <__fxstatat@plt+0x9cc>  // b.none
  4021d0:	ldr	x0, [sp, #104]
  4021d4:	ldr	x1, [x0, #8]
  4021d8:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  4021dc:	add	x0, x0, #0x2b0
  4021e0:	ldr	x0, [x0]
  4021e4:	ldr	x0, [x0]
  4021e8:	cmp	x1, x0
  4021ec:	b.ne	4022ec <__fxstatat@plt+0x9cc>  // b.any
  4021f0:	ldr	x0, [sp, #104]
  4021f4:	ldr	x1, [x0]
  4021f8:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  4021fc:	add	x0, x0, #0x2b0
  402200:	ldr	x0, [x0]
  402204:	ldr	x0, [x0, #8]
  402208:	cmp	x1, x0
  40220c:	b.ne	4022ec <__fxstatat@plt+0x9cc>  // b.any
  402210:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  402214:	add	x1, x0, #0x510
  402218:	ldr	x0, [sp, #120]
  40221c:	bl	4017a0 <strcmp@plt>
  402220:	cmp	w0, #0x0
  402224:	b.ne	40225c <__fxstatat@plt+0x93c>  // b.any
  402228:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  40222c:	add	x0, x0, #0x518
  402230:	bl	4018f0 <gettext@plt>
  402234:	mov	x19, x0
  402238:	ldr	x1, [sp, #120]
  40223c:	mov	w0, #0x4                   	// #4
  402240:	bl	405dd8 <__fxstatat@plt+0x44b8>
  402244:	mov	x3, x0
  402248:	mov	x2, x19
  40224c:	mov	w1, #0x0                   	// #0
  402250:	mov	w0, #0x0                   	// #0
  402254:	bl	4015c0 <error@plt>
  402258:	b	4022ac <__fxstatat@plt+0x98c>
  40225c:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  402260:	add	x0, x0, #0x548
  402264:	bl	4018f0 <gettext@plt>
  402268:	mov	x19, x0
  40226c:	ldr	x2, [sp, #120]
  402270:	mov	w1, #0x4                   	// #4
  402274:	mov	w0, #0x0                   	// #0
  402278:	bl	405d4c <__fxstatat@plt+0x442c>
  40227c:	mov	x20, x0
  402280:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  402284:	add	x2, x0, #0x510
  402288:	mov	w1, #0x4                   	// #4
  40228c:	mov	w0, #0x1                   	// #1
  402290:	bl	405d4c <__fxstatat@plt+0x442c>
  402294:	mov	x4, x0
  402298:	mov	x3, x20
  40229c:	mov	x2, x19
  4022a0:	mov	w1, #0x0                   	// #0
  4022a4:	mov	w0, #0x0                   	// #0
  4022a8:	bl	4015c0 <error@plt>
  4022ac:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  4022b0:	add	x0, x0, #0x588
  4022b4:	bl	4018f0 <gettext@plt>
  4022b8:	mov	x2, x0
  4022bc:	mov	w1, #0x0                   	// #0
  4022c0:	mov	w0, #0x0                   	// #0
  4022c4:	bl	4015c0 <error@plt>
  4022c8:	mov	w2, #0x4                   	// #4
  4022cc:	ldr	x1, [sp, #32]
  4022d0:	ldr	x0, [sp, #40]
  4022d4:	bl	4087f0 <__fxstatat@plt+0x6ed0>
  4022d8:	ldr	x0, [sp, #40]
  4022dc:	bl	40802c <__fxstatat@plt+0x670c>
  4022e0:	str	x0, [sp, #96]
  4022e4:	mov	w0, #0x0                   	// #0
  4022e8:	b	4025f0 <__fxstatat@plt+0xcd0>
  4022ec:	ldrb	w0, [sp, #135]
  4022f0:	cmp	w0, #0x0
  4022f4:	b.eq	4023dc <__fxstatat@plt+0xabc>  // b.none
  4022f8:	ldr	x0, [sp, #104]
  4022fc:	ldr	w0, [x0, #16]
  402300:	str	w0, [sp, #140]
  402304:	ldr	w0, [sp, #140]
  402308:	and	w0, w0, #0xf000
  40230c:	cmp	w0, #0x4, lsl #12
  402310:	cset	w0, eq  // eq = none
  402314:	and	w5, w0, #0xff
  402318:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  40231c:	add	x0, x0, #0x2a8
  402320:	ldr	w1, [x0]
  402324:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  402328:	add	x0, x0, #0x2a0
  40232c:	ldr	x0, [x0]
  402330:	mov	x4, #0x0                   	// #0
  402334:	mov	x3, x0
  402338:	mov	w2, w1
  40233c:	mov	w1, w5
  402340:	ldr	w0, [sp, #140]
  402344:	bl	403b64 <__fxstatat@plt+0x2244>
  402348:	str	w0, [sp, #136]
  40234c:	ldr	w0, [sp, #140]
  402350:	and	w0, w0, #0xf000
  402354:	cmp	w0, #0xa, lsl #12
  402358:	b.eq	4023dc <__fxstatat@plt+0xabc>  // b.none
  40235c:	ldr	x0, [sp, #40]
  402360:	ldr	w0, [x0, #44]
  402364:	ldr	w2, [sp, #136]
  402368:	ldr	x1, [sp, #112]
  40236c:	bl	403150 <__fxstatat@plt+0x1830>
  402370:	cmp	w0, #0x0
  402374:	b.ne	402384 <__fxstatat@plt+0xa64>  // b.any
  402378:	mov	w0, #0x1                   	// #1
  40237c:	strb	w0, [sp, #134]
  402380:	b	4023dc <__fxstatat@plt+0xabc>
  402384:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  402388:	add	x0, x0, #0x2ad
  40238c:	ldrb	w0, [x0]
  402390:	eor	w0, w0, #0x1
  402394:	and	w0, w0, #0xff
  402398:	cmp	w0, #0x0
  40239c:	b.eq	4023d8 <__fxstatat@plt+0xab8>  // b.none
  4023a0:	bl	4018c0 <__errno_location@plt>
  4023a4:	ldr	w19, [x0]
  4023a8:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  4023ac:	add	x0, x0, #0x5c0
  4023b0:	bl	4018f0 <gettext@plt>
  4023b4:	mov	x20, x0
  4023b8:	ldr	x1, [sp, #120]
  4023bc:	mov	w0, #0x4                   	// #4
  4023c0:	bl	405dd8 <__fxstatat@plt+0x44b8>
  4023c4:	mov	x3, x0
  4023c8:	mov	x2, x20
  4023cc:	mov	w1, w19
  4023d0:	mov	w0, #0x0                   	// #0
  4023d4:	bl	4015c0 <error@plt>
  4023d8:	strb	wzr, [sp, #135]
  4023dc:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  4023e0:	add	x0, x0, #0x1f8
  4023e4:	ldr	w0, [x0]
  4023e8:	cmp	w0, #0x2
  4023ec:	b.eq	4024d0 <__fxstatat@plt+0xbb0>  // b.none
  4023f0:	ldrb	w0, [sp, #134]
  4023f4:	cmp	w0, #0x0
  4023f8:	b.eq	40242c <__fxstatat@plt+0xb0c>  // b.none
  4023fc:	ldr	x0, [sp, #40]
  402400:	ldr	w0, [x0, #44]
  402404:	ldr	w4, [sp, #136]
  402408:	ldr	w3, [sp, #140]
  40240c:	ldr	x2, [sp, #120]
  402410:	ldr	x1, [sp, #112]
  402414:	bl	401cac <__fxstatat@plt+0x38c>
  402418:	and	w0, w0, #0xff
  40241c:	cmp	w0, #0x0
  402420:	b.eq	40242c <__fxstatat@plt+0xb0c>  // b.none
  402424:	mov	w0, #0x1                   	// #1
  402428:	b	402430 <__fxstatat@plt+0xb10>
  40242c:	mov	w0, #0x0                   	// #0
  402430:	strb	w0, [sp, #95]
  402434:	ldrb	w0, [sp, #95]
  402438:	and	w0, w0, #0x1
  40243c:	strb	w0, [sp, #95]
  402440:	ldrb	w0, [sp, #95]
  402444:	cmp	w0, #0x0
  402448:	b.ne	402460 <__fxstatat@plt+0xb40>  // b.any
  40244c:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  402450:	add	x0, x0, #0x1f8
  402454:	ldr	w0, [x0]
  402458:	cmp	w0, #0x0
  40245c:	b.ne	4024d0 <__fxstatat@plt+0xbb0>  // b.any
  402460:	ldrb	w0, [sp, #135]
  402464:	eor	w0, w0, #0x1
  402468:	and	w0, w0, #0xff
  40246c:	cmp	w0, #0x0
  402470:	b.eq	40247c <__fxstatat@plt+0xb5c>  // b.none
  402474:	mov	w0, #0x2                   	// #2
  402478:	b	4024b8 <__fxstatat@plt+0xb98>
  40247c:	ldrb	w0, [sp, #134]
  402480:	eor	w0, w0, #0x1
  402484:	and	w0, w0, #0xff
  402488:	cmp	w0, #0x0
  40248c:	b.eq	402498 <__fxstatat@plt+0xb78>  // b.none
  402490:	mov	w0, #0x0                   	// #0
  402494:	b	4024b8 <__fxstatat@plt+0xb98>
  402498:	ldrb	w0, [sp, #95]
  40249c:	eor	w0, w0, #0x1
  4024a0:	and	w0, w0, #0xff
  4024a4:	cmp	w0, #0x0
  4024a8:	b.eq	4024b4 <__fxstatat@plt+0xb94>  // b.none
  4024ac:	mov	w0, #0x3                   	// #3
  4024b0:	b	4024b8 <__fxstatat@plt+0xb98>
  4024b4:	mov	w0, #0x1                   	// #1
  4024b8:	str	w0, [sp, #88]
  4024bc:	ldr	w3, [sp, #88]
  4024c0:	ldr	w2, [sp, #136]
  4024c4:	ldr	w1, [sp, #140]
  4024c8:	ldr	x0, [sp, #120]
  4024cc:	bl	401d88 <__fxstatat@plt+0x468>
  4024d0:	ldrb	w0, [sp, #134]
  4024d4:	cmp	w0, #0x0
  4024d8:	b.eq	4025c0 <__fxstatat@plt+0xca0>  // b.none
  4024dc:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  4024e0:	add	x0, x0, #0x2ae
  4024e4:	ldrb	w0, [x0]
  4024e8:	cmp	w0, #0x0
  4024ec:	b.eq	4025c0 <__fxstatat@plt+0xca0>  // b.none
  4024f0:	ldr	w0, [sp, #140]
  4024f4:	and	w0, w0, #0xf000
  4024f8:	cmp	w0, #0x4, lsl #12
  4024fc:	cset	w0, eq  // eq = none
  402500:	and	w1, w0, #0xff
  402504:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  402508:	add	x0, x0, #0x2a0
  40250c:	ldr	x0, [x0]
  402510:	mov	x4, #0x0                   	// #0
  402514:	mov	x3, x0
  402518:	mov	w2, #0x0                   	// #0
  40251c:	ldr	w0, [sp, #140]
  402520:	bl	403b64 <__fxstatat@plt+0x2244>
  402524:	str	w0, [sp, #84]
  402528:	ldr	w0, [sp, #84]
  40252c:	mvn	w1, w0
  402530:	ldr	w0, [sp, #136]
  402534:	and	w0, w1, w0
  402538:	cmp	w0, #0x0
  40253c:	b.eq	4025c0 <__fxstatat@plt+0xca0>  // b.none
  402540:	add	x0, sp, #0x48
  402544:	mov	x1, x0
  402548:	ldr	w0, [sp, #136]
  40254c:	bl	40326c <__fxstatat@plt+0x194c>
  402550:	add	x0, sp, #0x38
  402554:	mov	x1, x0
  402558:	ldr	w0, [sp, #84]
  40255c:	bl	40326c <__fxstatat@plt+0x194c>
  402560:	strb	wzr, [sp, #66]
  402564:	ldrb	w0, [sp, #66]
  402568:	strb	w0, [sp, #82]
  40256c:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  402570:	add	x0, x0, #0x5e0
  402574:	bl	4018f0 <gettext@plt>
  402578:	mov	x19, x0
  40257c:	ldr	x2, [sp, #120]
  402580:	mov	w1, #0x3                   	// #3
  402584:	mov	w0, #0x0                   	// #0
  402588:	bl	405f10 <__fxstatat@plt+0x45f0>
  40258c:	mov	x2, x0
  402590:	add	x0, sp, #0x48
  402594:	add	x0, x0, #0x1
  402598:	add	x1, sp, #0x38
  40259c:	add	x1, x1, #0x1
  4025a0:	mov	x5, x1
  4025a4:	mov	x4, x0
  4025a8:	mov	x3, x2
  4025ac:	mov	x2, x19
  4025b0:	mov	w1, #0x0                   	// #0
  4025b4:	mov	w0, #0x0                   	// #0
  4025b8:	bl	4015c0 <error@plt>
  4025bc:	strb	wzr, [sp, #135]
  4025c0:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  4025c4:	add	x0, x0, #0x2ac
  4025c8:	ldrb	w0, [x0]
  4025cc:	eor	w0, w0, #0x1
  4025d0:	and	w0, w0, #0xff
  4025d4:	cmp	w0, #0x0
  4025d8:	b.eq	4025ec <__fxstatat@plt+0xccc>  // b.none
  4025dc:	mov	w2, #0x4                   	// #4
  4025e0:	ldr	x1, [sp, #32]
  4025e4:	ldr	x0, [sp, #40]
  4025e8:	bl	4087f0 <__fxstatat@plt+0x6ed0>
  4025ec:	ldrb	w0, [sp, #135]
  4025f0:	ldp	x19, x20, [sp, #16]
  4025f4:	ldp	x29, x30, [sp], #144
  4025f8:	ret
  4025fc:	stp	x29, x30, [sp, #-80]!
  402600:	mov	x29, sp
  402604:	str	x19, [sp, #16]
  402608:	str	x0, [sp, #40]
  40260c:	str	w1, [sp, #36]
  402610:	mov	w0, #0x1                   	// #1
  402614:	strb	w0, [sp, #79]
  402618:	mov	x2, #0x0                   	// #0
  40261c:	ldr	w1, [sp, #36]
  402620:	ldr	x0, [sp, #40]
  402624:	bl	406e44 <__fxstatat@plt+0x5524>
  402628:	str	x0, [sp, #64]
  40262c:	ldr	x0, [sp, #64]
  402630:	bl	40802c <__fxstatat@plt+0x670c>
  402634:	str	x0, [sp, #56]
  402638:	ldr	x0, [sp, #56]
  40263c:	cmp	x0, #0x0
  402640:	b.ne	40269c <__fxstatat@plt+0xd7c>  // b.any
  402644:	bl	4018c0 <__errno_location@plt>
  402648:	ldr	w0, [x0]
  40264c:	cmp	w0, #0x0
  402650:	b.eq	4026c4 <__fxstatat@plt+0xda4>  // b.none
  402654:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  402658:	add	x0, x0, #0x2ad
  40265c:	ldrb	w0, [x0]
  402660:	eor	w0, w0, #0x1
  402664:	and	w0, w0, #0xff
  402668:	cmp	w0, #0x0
  40266c:	b.eq	402694 <__fxstatat@plt+0xd74>  // b.none
  402670:	bl	4018c0 <__errno_location@plt>
  402674:	ldr	w19, [x0]
  402678:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  40267c:	add	x0, x0, #0x608
  402680:	bl	4018f0 <gettext@plt>
  402684:	mov	x2, x0
  402688:	mov	w1, w19
  40268c:	mov	w0, #0x0                   	// #0
  402690:	bl	4015c0 <error@plt>
  402694:	strb	wzr, [sp, #79]
  402698:	b	4026c4 <__fxstatat@plt+0xda4>
  40269c:	ldr	x1, [sp, #56]
  4026a0:	ldr	x0, [sp, #64]
  4026a4:	bl	401f04 <__fxstatat@plt+0x5e4>
  4026a8:	and	w1, w0, #0xff
  4026ac:	ldrb	w0, [sp, #79]
  4026b0:	and	w0, w0, w1
  4026b4:	cmp	w0, #0x0
  4026b8:	cset	w0, ne  // ne = any
  4026bc:	strb	w0, [sp, #79]
  4026c0:	b	40262c <__fxstatat@plt+0xd0c>
  4026c4:	nop
  4026c8:	ldr	x0, [sp, #64]
  4026cc:	bl	407b24 <__fxstatat@plt+0x6204>
  4026d0:	cmp	w0, #0x0
  4026d4:	b.eq	402700 <__fxstatat@plt+0xde0>  // b.none
  4026d8:	bl	4018c0 <__errno_location@plt>
  4026dc:	ldr	w19, [x0]
  4026e0:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  4026e4:	add	x0, x0, #0x618
  4026e8:	bl	4018f0 <gettext@plt>
  4026ec:	mov	x2, x0
  4026f0:	mov	w1, w19
  4026f4:	mov	w0, #0x0                   	// #0
  4026f8:	bl	4015c0 <error@plt>
  4026fc:	strb	wzr, [sp, #79]
  402700:	ldrb	w0, [sp, #79]
  402704:	ldr	x19, [sp, #16]
  402708:	ldp	x29, x30, [sp], #80
  40270c:	ret
  402710:	stp	x29, x30, [sp, #-48]!
  402714:	mov	x29, sp
  402718:	str	x19, [sp, #16]
  40271c:	str	w0, [sp, #44]
  402720:	ldr	w0, [sp, #44]
  402724:	cmp	w0, #0x0
  402728:	b.eq	402764 <__fxstatat@plt+0xe44>  // b.none
  40272c:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  402730:	add	x0, x0, #0x270
  402734:	ldr	x19, [x0]
  402738:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  40273c:	add	x0, x0, #0x630
  402740:	bl	4018f0 <gettext@plt>
  402744:	mov	x1, x0
  402748:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  40274c:	add	x0, x0, #0x2d8
  402750:	ldr	x0, [x0]
  402754:	mov	x2, x0
  402758:	mov	x0, x19
  40275c:	bl	401900 <fprintf@plt>
  402760:	b	4028f0 <__fxstatat@plt+0xfd0>
  402764:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  402768:	add	x0, x0, #0x658
  40276c:	bl	4018f0 <gettext@plt>
  402770:	mov	x4, x0
  402774:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  402778:	add	x0, x0, #0x2d8
  40277c:	ldr	x1, [x0]
  402780:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  402784:	add	x0, x0, #0x2d8
  402788:	ldr	x2, [x0]
  40278c:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  402790:	add	x0, x0, #0x2d8
  402794:	ldr	x0, [x0]
  402798:	mov	x3, x0
  40279c:	mov	x0, x4
  4027a0:	bl	4018a0 <printf@plt>
  4027a4:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  4027a8:	add	x0, x0, #0x6e0
  4027ac:	bl	4018f0 <gettext@plt>
  4027b0:	mov	x2, x0
  4027b4:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  4027b8:	add	x0, x0, #0x288
  4027bc:	ldr	x0, [x0]
  4027c0:	mov	x1, x0
  4027c4:	mov	x0, x2
  4027c8:	bl	401850 <fputs_unlocked@plt>
  4027cc:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  4027d0:	add	x0, x0, #0x750
  4027d4:	bl	4018f0 <gettext@plt>
  4027d8:	mov	x2, x0
  4027dc:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  4027e0:	add	x0, x0, #0x288
  4027e4:	ldr	x0, [x0]
  4027e8:	mov	x1, x0
  4027ec:	mov	x0, x2
  4027f0:	bl	401850 <fputs_unlocked@plt>
  4027f4:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  4027f8:	add	x0, x0, #0x820
  4027fc:	bl	4018f0 <gettext@plt>
  402800:	mov	x2, x0
  402804:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  402808:	add	x0, x0, #0x288
  40280c:	ldr	x0, [x0]
  402810:	mov	x1, x0
  402814:	mov	x0, x2
  402818:	bl	401850 <fputs_unlocked@plt>
  40281c:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  402820:	add	x0, x0, #0x8a0
  402824:	bl	4018f0 <gettext@plt>
  402828:	mov	x2, x0
  40282c:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  402830:	add	x0, x0, #0x288
  402834:	ldr	x0, [x0]
  402838:	mov	x1, x0
  40283c:	mov	x0, x2
  402840:	bl	401850 <fputs_unlocked@plt>
  402844:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  402848:	add	x0, x0, #0x8e8
  40284c:	bl	4018f0 <gettext@plt>
  402850:	mov	x2, x0
  402854:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  402858:	add	x0, x0, #0x288
  40285c:	ldr	x0, [x0]
  402860:	mov	x1, x0
  402864:	mov	x0, x2
  402868:	bl	401850 <fputs_unlocked@plt>
  40286c:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  402870:	add	x0, x0, #0x930
  402874:	bl	4018f0 <gettext@plt>
  402878:	mov	x2, x0
  40287c:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  402880:	add	x0, x0, #0x288
  402884:	ldr	x0, [x0]
  402888:	mov	x1, x0
  40288c:	mov	x0, x2
  402890:	bl	401850 <fputs_unlocked@plt>
  402894:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  402898:	add	x0, x0, #0x960
  40289c:	bl	4018f0 <gettext@plt>
  4028a0:	mov	x2, x0
  4028a4:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  4028a8:	add	x0, x0, #0x288
  4028ac:	ldr	x0, [x0]
  4028b0:	mov	x1, x0
  4028b4:	mov	x0, x2
  4028b8:	bl	401850 <fputs_unlocked@plt>
  4028bc:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  4028c0:	add	x0, x0, #0x998
  4028c4:	bl	4018f0 <gettext@plt>
  4028c8:	mov	x2, x0
  4028cc:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  4028d0:	add	x0, x0, #0x288
  4028d4:	ldr	x0, [x0]
  4028d8:	mov	x1, x0
  4028dc:	mov	x0, x2
  4028e0:	bl	401850 <fputs_unlocked@plt>
  4028e4:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  4028e8:	add	x0, x0, #0x9e8
  4028ec:	bl	401af8 <__fxstatat@plt+0x1d8>
  4028f0:	ldr	w0, [sp, #44]
  4028f4:	bl	4015b0 <exit@plt>
  4028f8:	stp	x29, x30, [sp, #-128]!
  4028fc:	mov	x29, sp
  402900:	stp	x19, x20, [sp, #16]
  402904:	str	w0, [sp, #44]
  402908:	str	x1, [sp, #32]
  40290c:	str	xzr, [sp, #120]
  402910:	str	xzr, [sp, #112]
  402914:	str	xzr, [sp, #48]
  402918:	strb	wzr, [sp, #111]
  40291c:	str	xzr, [sp, #96]
  402920:	ldr	x0, [sp, #32]
  402924:	ldr	x0, [x0]
  402928:	bl	403e10 <__fxstatat@plt+0x24f0>
  40292c:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  402930:	add	x1, x0, #0xa0
  402934:	mov	w0, #0x6                   	// #6
  402938:	bl	401910 <setlocale@plt>
  40293c:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  402940:	add	x1, x0, #0x9f0
  402944:	adrp	x0, 40c000 <__fxstatat@plt+0xa6e0>
  402948:	add	x0, x0, #0xf20
  40294c:	bl	401690 <bindtextdomain@plt>
  402950:	adrp	x0, 40c000 <__fxstatat@plt+0xa6e0>
  402954:	add	x0, x0, #0xf20
  402958:	bl	401780 <textdomain@plt>
  40295c:	adrp	x0, 403000 <__fxstatat@plt+0x16e0>
  402960:	add	x0, x0, #0x40
  402964:	bl	40ce80 <__fxstatat@plt+0xb560>
  402968:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  40296c:	add	x0, x0, #0x2ae
  402970:	strb	wzr, [x0]
  402974:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  402978:	add	x0, x0, #0x2ae
  40297c:	ldrb	w1, [x0]
  402980:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  402984:	add	x0, x0, #0x2ad
  402988:	strb	w1, [x0]
  40298c:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  402990:	add	x0, x0, #0x2ad
  402994:	ldrb	w1, [x0]
  402998:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  40299c:	add	x0, x0, #0x2ac
  4029a0:	strb	w1, [x0]
  4029a4:	b	402cc8 <__fxstatat@plt+0x13a8>
  4029a8:	ldr	w0, [sp, #92]
  4029ac:	cmp	w0, #0x102
  4029b0:	b.eq	402c08 <__fxstatat@plt+0x12e8>  // b.none
  4029b4:	ldr	w0, [sp, #92]
  4029b8:	cmp	w0, #0x102
  4029bc:	b.gt	402cc0 <__fxstatat@plt+0x13a0>
  4029c0:	ldr	w0, [sp, #92]
  4029c4:	cmp	w0, #0x101
  4029c8:	b.eq	402bfc <__fxstatat@plt+0x12dc>  // b.none
  4029cc:	ldr	w0, [sp, #92]
  4029d0:	cmp	w0, #0x101
  4029d4:	b.gt	402cc0 <__fxstatat@plt+0x13a0>
  4029d8:	ldr	w0, [sp, #92]
  4029dc:	cmp	w0, #0x100
  4029e0:	b.eq	402bf4 <__fxstatat@plt+0x12d4>  // b.none
  4029e4:	ldr	w0, [sp, #92]
  4029e8:	cmp	w0, #0x100
  4029ec:	b.gt	402cc0 <__fxstatat@plt+0x13a0>
  4029f0:	ldr	w0, [sp, #92]
  4029f4:	cmp	w0, #0x78
  4029f8:	b.gt	402cc0 <__fxstatat@plt+0x13a0>
  4029fc:	ldr	w0, [sp, #92]
  402a00:	cmp	w0, #0x66
  402a04:	b.ge	402a3c <__fxstatat@plt+0x111c>  // b.tcont
  402a08:	ldr	w0, [sp, #92]
  402a0c:	cmp	w0, #0x63
  402a10:	b.gt	402cc0 <__fxstatat@plt+0x13a0>
  402a14:	ldr	w0, [sp, #92]
  402a18:	cmp	w0, #0x2b
  402a1c:	b.ge	402aa0 <__fxstatat@plt+0x1180>  // b.tcont
  402a20:	ldr	w0, [sp, #92]
  402a24:	cmn	w0, #0x3
  402a28:	b.eq	402c70 <__fxstatat@plt+0x1350>  // b.none
  402a2c:	ldr	w0, [sp, #92]
  402a30:	cmn	w0, #0x2
  402a34:	b.eq	402c68 <__fxstatat@plt+0x1348>  // b.none
  402a38:	b	402cc0 <__fxstatat@plt+0x13a0>
  402a3c:	ldr	w0, [sp, #92]
  402a40:	sub	w0, w0, #0x66
  402a44:	mov	x1, #0x1                   	// #1
  402a48:	lsl	x0, x1, x0
  402a4c:	mov	x1, #0xf202                	// #61954
  402a50:	movk	x1, #0x6, lsl #16
  402a54:	and	x1, x0, x1
  402a58:	cmp	x1, #0x0
  402a5c:	cset	w1, ne  // ne = any
  402a60:	and	w1, w1, #0xff
  402a64:	cmp	w1, #0x0
  402a68:	b.ne	402b0c <__fxstatat@plt+0x11ec>  // b.any
  402a6c:	and	x1, x0, #0x10000
  402a70:	cmp	x1, #0x0
  402a74:	cset	w1, ne  // ne = any
  402a78:	and	w1, w1, #0xff
  402a7c:	cmp	w1, #0x0
  402a80:	b.ne	402c58 <__fxstatat@plt+0x1338>  // b.any
  402a84:	and	x0, x0, #0x1
  402a88:	cmp	x0, #0x0
  402a8c:	cset	w0, ne  // ne = any
  402a90:	and	w0, w0, #0xff
  402a94:	cmp	w0, #0x0
  402a98:	b.ne	402c44 <__fxstatat@plt+0x1324>  // b.any
  402a9c:	b	402cc0 <__fxstatat@plt+0x13a0>
  402aa0:	ldr	w0, [sp, #92]
  402aa4:	sub	w0, w0, #0x2b
  402aa8:	mov	x1, #0x1                   	// #1
  402aac:	lsl	x0, x1, x0
  402ab0:	mov	x1, #0x1fe3                	// #8163
  402ab4:	movk	x1, #0x4, lsl #16
  402ab8:	movk	x1, #0x2000, lsl #32
  402abc:	movk	x1, #0x40, lsl #48
  402ac0:	and	x1, x0, x1
  402ac4:	cmp	x1, #0x0
  402ac8:	cset	w1, ne  // ne = any
  402acc:	and	w1, w1, #0xff
  402ad0:	cmp	w1, #0x0
  402ad4:	b.ne	402b0c <__fxstatat@plt+0x11ec>  // b.any
  402ad8:	and	x1, x0, #0x100000000000000
  402adc:	cmp	x1, #0x0
  402ae0:	cset	w1, ne  // ne = any
  402ae4:	and	w1, w1, #0xff
  402ae8:	cmp	w1, #0x0
  402aec:	b.ne	402c30 <__fxstatat@plt+0x1310>  // b.any
  402af0:	and	x0, x0, #0x8000000000
  402af4:	cmp	x0, #0x0
  402af8:	cset	w0, ne  // ne = any
  402afc:	and	w0, w0, #0xff
  402b00:	cmp	w0, #0x0
  402b04:	b.ne	402c1c <__fxstatat@plt+0x12fc>  // b.any
  402b08:	b	402cc0 <__fxstatat@plt+0x13a0>
  402b0c:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  402b10:	add	x0, x0, #0x280
  402b14:	ldr	w0, [x0]
  402b18:	sxtw	x0, w0
  402b1c:	lsl	x0, x0, #3
  402b20:	sub	x0, x0, #0x8
  402b24:	ldr	x1, [sp, #32]
  402b28:	add	x0, x1, x0
  402b2c:	ldr	x0, [x0]
  402b30:	str	x0, [sp, #80]
  402b34:	ldr	x0, [sp, #80]
  402b38:	bl	4015a0 <strlen@plt>
  402b3c:	str	x0, [sp, #72]
  402b40:	ldr	x0, [sp, #112]
  402b44:	cmp	x0, #0x0
  402b48:	cset	w0, ne  // ne = any
  402b4c:	and	w0, w0, #0xff
  402b50:	and	x0, x0, #0xff
  402b54:	ldr	x1, [sp, #112]
  402b58:	add	x0, x1, x0
  402b5c:	str	x0, [sp, #64]
  402b60:	ldr	x1, [sp, #64]
  402b64:	ldr	x0, [sp, #72]
  402b68:	add	x0, x1, x0
  402b6c:	str	x0, [sp, #56]
  402b70:	ldr	x0, [sp, #48]
  402b74:	ldr	x1, [sp, #56]
  402b78:	cmp	x1, x0
  402b7c:	b.cc	402ba0 <__fxstatat@plt+0x1280>  // b.lo, b.ul, b.last
  402b80:	ldr	x0, [sp, #56]
  402b84:	add	x0, x0, #0x1
  402b88:	str	x0, [sp, #48]
  402b8c:	add	x0, sp, #0x30
  402b90:	mov	x1, x0
  402b94:	ldr	x0, [sp, #120]
  402b98:	bl	406cd4 <__fxstatat@plt+0x53b4>
  402b9c:	str	x0, [sp, #120]
  402ba0:	ldr	x1, [sp, #120]
  402ba4:	ldr	x0, [sp, #112]
  402ba8:	add	x0, x1, x0
  402bac:	mov	w1, #0x2c                  	// #44
  402bb0:	strb	w1, [x0]
  402bb4:	ldr	x1, [sp, #120]
  402bb8:	ldr	x0, [sp, #64]
  402bbc:	add	x3, x1, x0
  402bc0:	ldr	x0, [sp, #72]
  402bc4:	add	x0, x0, #0x1
  402bc8:	mov	x2, x0
  402bcc:	ldr	x1, [sp, #80]
  402bd0:	mov	x0, x3
  402bd4:	bl	401570 <memcpy@plt>
  402bd8:	ldr	x0, [sp, #56]
  402bdc:	str	x0, [sp, #112]
  402be0:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  402be4:	add	x0, x0, #0x2ae
  402be8:	mov	w1, #0x1                   	// #1
  402bec:	strb	w1, [x0]
  402bf0:	b	402cc8 <__fxstatat@plt+0x13a8>
  402bf4:	strb	wzr, [sp, #111]
  402bf8:	b	402cc8 <__fxstatat@plt+0x13a8>
  402bfc:	mov	w0, #0x1                   	// #1
  402c00:	strb	w0, [sp, #111]
  402c04:	b	402cc8 <__fxstatat@plt+0x13a8>
  402c08:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  402c0c:	add	x0, x0, #0x278
  402c10:	ldr	x0, [x0]
  402c14:	str	x0, [sp, #96]
  402c18:	b	402cc8 <__fxstatat@plt+0x13a8>
  402c1c:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  402c20:	add	x0, x0, #0x2ac
  402c24:	mov	w1, #0x1                   	// #1
  402c28:	strb	w1, [x0]
  402c2c:	b	402cc8 <__fxstatat@plt+0x13a8>
  402c30:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  402c34:	add	x0, x0, #0x1f8
  402c38:	mov	w1, #0x1                   	// #1
  402c3c:	str	w1, [x0]
  402c40:	b	402cc8 <__fxstatat@plt+0x13a8>
  402c44:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  402c48:	add	x0, x0, #0x2ad
  402c4c:	mov	w1, #0x1                   	// #1
  402c50:	strb	w1, [x0]
  402c54:	b	402cc8 <__fxstatat@plt+0x13a8>
  402c58:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  402c5c:	add	x0, x0, #0x1f8
  402c60:	str	wzr, [x0]
  402c64:	b	402cc8 <__fxstatat@plt+0x13a8>
  402c68:	mov	w0, #0x0                   	// #0
  402c6c:	bl	402710 <__fxstatat@plt+0xdf0>
  402c70:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  402c74:	add	x0, x0, #0x288
  402c78:	ldr	x7, [x0]
  402c7c:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  402c80:	add	x0, x0, #0x200
  402c84:	ldr	x1, [x0]
  402c88:	mov	x6, #0x0                   	// #0
  402c8c:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  402c90:	add	x5, x0, #0xa08
  402c94:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  402c98:	add	x4, x0, #0xa18
  402c9c:	mov	x3, x1
  402ca0:	adrp	x0, 40c000 <__fxstatat@plt+0xa6e0>
  402ca4:	add	x2, x0, #0xfd8
  402ca8:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  402cac:	add	x1, x0, #0x9e8
  402cb0:	mov	x0, x7
  402cb4:	bl	4068bc <__fxstatat@plt+0x4f9c>
  402cb8:	mov	w0, #0x0                   	// #0
  402cbc:	bl	4015b0 <exit@plt>
  402cc0:	mov	w0, #0x1                   	// #1
  402cc4:	bl	402710 <__fxstatat@plt+0xdf0>
  402cc8:	mov	x4, #0x0                   	// #0
  402ccc:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  402cd0:	add	x3, x0, #0x190
  402cd4:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  402cd8:	add	x2, x0, #0xa28
  402cdc:	ldr	x1, [sp, #32]
  402ce0:	ldr	w0, [sp, #44]
  402ce4:	bl	401790 <getopt_long@plt>
  402ce8:	str	w0, [sp, #92]
  402cec:	ldr	w0, [sp, #92]
  402cf0:	cmn	w0, #0x1
  402cf4:	b.ne	4029a8 <__fxstatat@plt+0x1088>  // b.any
  402cf8:	ldr	x0, [sp, #96]
  402cfc:	cmp	x0, #0x0
  402d00:	b.eq	402d34 <__fxstatat@plt+0x1414>  // b.none
  402d04:	ldr	x0, [sp, #120]
  402d08:	cmp	x0, #0x0
  402d0c:	b.eq	402d74 <__fxstatat@plt+0x1454>  // b.none
  402d10:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  402d14:	add	x0, x0, #0xa70
  402d18:	bl	4018f0 <gettext@plt>
  402d1c:	mov	x2, x0
  402d20:	mov	w1, #0x0                   	// #0
  402d24:	mov	w0, #0x0                   	// #0
  402d28:	bl	4015c0 <error@plt>
  402d2c:	mov	w0, #0x1                   	// #1
  402d30:	bl	402710 <__fxstatat@plt+0xdf0>
  402d34:	ldr	x0, [sp, #120]
  402d38:	cmp	x0, #0x0
  402d3c:	b.ne	402d74 <__fxstatat@plt+0x1454>  // b.any
  402d40:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  402d44:	add	x0, x0, #0x280
  402d48:	ldr	w0, [x0]
  402d4c:	add	w2, w0, #0x1
  402d50:	adrp	x1, 421000 <__fxstatat@plt+0x1f6e0>
  402d54:	add	x1, x1, #0x280
  402d58:	str	w2, [x1]
  402d5c:	sxtw	x0, w0
  402d60:	lsl	x0, x0, #3
  402d64:	ldr	x1, [sp, #32]
  402d68:	add	x0, x1, x0
  402d6c:	ldr	x0, [x0]
  402d70:	str	x0, [sp, #120]
  402d74:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  402d78:	add	x0, x0, #0x280
  402d7c:	ldr	w0, [x0]
  402d80:	ldr	w1, [sp, #44]
  402d84:	cmp	w1, w0
  402d88:	b.gt	402e30 <__fxstatat@plt+0x1510>
  402d8c:	ldr	x0, [sp, #120]
  402d90:	cmp	x0, #0x0
  402d94:	b.eq	402dc8 <__fxstatat@plt+0x14a8>  // b.none
  402d98:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  402d9c:	add	x0, x0, #0x280
  402da0:	ldr	w0, [x0]
  402da4:	sxtw	x0, w0
  402da8:	lsl	x0, x0, #3
  402dac:	sub	x0, x0, #0x8
  402db0:	ldr	x1, [sp, #32]
  402db4:	add	x0, x1, x0
  402db8:	ldr	x0, [x0]
  402dbc:	ldr	x1, [sp, #120]
  402dc0:	cmp	x1, x0
  402dc4:	b.eq	402de8 <__fxstatat@plt+0x14c8>  // b.none
  402dc8:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  402dcc:	add	x0, x0, #0xaa0
  402dd0:	bl	4018f0 <gettext@plt>
  402dd4:	mov	x2, x0
  402dd8:	mov	w1, #0x0                   	// #0
  402ddc:	mov	w0, #0x0                   	// #0
  402de0:	bl	4015c0 <error@plt>
  402de4:	b	402e28 <__fxstatat@plt+0x1508>
  402de8:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  402dec:	add	x0, x0, #0xab0
  402df0:	bl	4018f0 <gettext@plt>
  402df4:	mov	x19, x0
  402df8:	ldrsw	x0, [sp, #44]
  402dfc:	lsl	x0, x0, #3
  402e00:	sub	x0, x0, #0x8
  402e04:	ldr	x1, [sp, #32]
  402e08:	add	x0, x1, x0
  402e0c:	ldr	x0, [x0]
  402e10:	bl	406128 <__fxstatat@plt+0x4808>
  402e14:	mov	x3, x0
  402e18:	mov	x2, x19
  402e1c:	mov	w1, #0x0                   	// #0
  402e20:	mov	w0, #0x0                   	// #0
  402e24:	bl	4015c0 <error@plt>
  402e28:	mov	w0, #0x1                   	// #1
  402e2c:	bl	402710 <__fxstatat@plt+0xdf0>
  402e30:	ldr	x0, [sp, #96]
  402e34:	cmp	x0, #0x0
  402e38:	b.eq	402ea0 <__fxstatat@plt+0x1580>  // b.none
  402e3c:	ldr	x0, [sp, #96]
  402e40:	bl	403b24 <__fxstatat@plt+0x2204>
  402e44:	mov	x1, x0
  402e48:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  402e4c:	add	x0, x0, #0x2a0
  402e50:	str	x1, [x0]
  402e54:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  402e58:	add	x0, x0, #0x2a0
  402e5c:	ldr	x0, [x0]
  402e60:	cmp	x0, #0x0
  402e64:	b.ne	402f18 <__fxstatat@plt+0x15f8>  // b.any
  402e68:	bl	4018c0 <__errno_location@plt>
  402e6c:	ldr	w19, [x0]
  402e70:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  402e74:	add	x0, x0, #0xad0
  402e78:	bl	4018f0 <gettext@plt>
  402e7c:	mov	x20, x0
  402e80:	ldr	x1, [sp, #96]
  402e84:	mov	w0, #0x4                   	// #4
  402e88:	bl	405dd8 <__fxstatat@plt+0x44b8>
  402e8c:	mov	x3, x0
  402e90:	mov	x2, x20
  402e94:	mov	w1, w19
  402e98:	mov	w0, #0x1                   	// #1
  402e9c:	bl	4015c0 <error@plt>
  402ea0:	ldr	x0, [sp, #120]
  402ea4:	bl	403560 <__fxstatat@plt+0x1c40>
  402ea8:	mov	x1, x0
  402eac:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  402eb0:	add	x0, x0, #0x2a0
  402eb4:	str	x1, [x0]
  402eb8:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  402ebc:	add	x0, x0, #0x2a0
  402ec0:	ldr	x0, [x0]
  402ec4:	cmp	x0, #0x0
  402ec8:	b.ne	402f00 <__fxstatat@plt+0x15e0>  // b.any
  402ecc:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  402ed0:	add	x0, x0, #0xaf0
  402ed4:	bl	4018f0 <gettext@plt>
  402ed8:	mov	x19, x0
  402edc:	ldr	x0, [sp, #120]
  402ee0:	bl	406128 <__fxstatat@plt+0x4808>
  402ee4:	mov	x3, x0
  402ee8:	mov	x2, x19
  402eec:	mov	w1, #0x0                   	// #0
  402ef0:	mov	w0, #0x0                   	// #0
  402ef4:	bl	4015c0 <error@plt>
  402ef8:	mov	w0, #0x1                   	// #1
  402efc:	bl	402710 <__fxstatat@plt+0xdf0>
  402f00:	mov	w0, #0x0                   	// #0
  402f04:	bl	401880 <umask@plt>
  402f08:	mov	w1, w0
  402f0c:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  402f10:	add	x0, x0, #0x2a8
  402f14:	str	w1, [x0]
  402f18:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  402f1c:	add	x0, x0, #0x2ac
  402f20:	ldrb	w0, [x0]
  402f24:	cmp	w0, #0x0
  402f28:	b.eq	402fa4 <__fxstatat@plt+0x1684>  // b.none
  402f2c:	ldrb	w0, [sp, #111]
  402f30:	cmp	w0, #0x0
  402f34:	b.eq	402fa4 <__fxstatat@plt+0x1684>  // b.none
  402f38:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  402f3c:	add	x0, x0, #0x2b8
  402f40:	bl	406148 <__fxstatat@plt+0x4828>
  402f44:	mov	x1, x0
  402f48:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  402f4c:	add	x0, x0, #0x2b0
  402f50:	str	x1, [x0]
  402f54:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  402f58:	add	x0, x0, #0x2b0
  402f5c:	ldr	x0, [x0]
  402f60:	cmp	x0, #0x0
  402f64:	b.ne	402fb4 <__fxstatat@plt+0x1694>  // b.any
  402f68:	bl	4018c0 <__errno_location@plt>
  402f6c:	ldr	w19, [x0]
  402f70:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  402f74:	add	x0, x0, #0xad0
  402f78:	bl	4018f0 <gettext@plt>
  402f7c:	mov	x20, x0
  402f80:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  402f84:	add	x1, x0, #0x510
  402f88:	mov	w0, #0x4                   	// #4
  402f8c:	bl	405dd8 <__fxstatat@plt+0x44b8>
  402f90:	mov	x3, x0
  402f94:	mov	x2, x20
  402f98:	mov	w1, w19
  402f9c:	mov	w0, #0x1                   	// #1
  402fa0:	bl	4015c0 <error@plt>
  402fa4:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  402fa8:	add	x0, x0, #0x2b0
  402fac:	str	xzr, [x0]
  402fb0:	b	402fb8 <__fxstatat@plt+0x1698>
  402fb4:	nop
  402fb8:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  402fbc:	add	x0, x0, #0x280
  402fc0:	ldr	w0, [x0]
  402fc4:	sxtw	x0, w0
  402fc8:	lsl	x0, x0, #3
  402fcc:	ldr	x1, [sp, #32]
  402fd0:	add	x0, x1, x0
  402fd4:	mov	w1, #0x411                 	// #1041
  402fd8:	bl	4025fc <__fxstatat@plt+0xcdc>
  402fdc:	strb	w0, [sp, #91]
  402fe0:	ldrb	w0, [sp, #91]
  402fe4:	eor	w0, w0, #0x1
  402fe8:	and	w0, w0, #0xff
  402fec:	ldp	x19, x20, [sp, #16]
  402ff0:	ldp	x29, x30, [sp], #128
  402ff4:	ret
  402ff8:	sub	sp, sp, #0x10
  402ffc:	str	x0, [sp, #8]
  403000:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  403004:	add	x0, x0, #0x2c8
  403008:	ldr	x1, [sp, #8]
  40300c:	str	x1, [x0]
  403010:	nop
  403014:	add	sp, sp, #0x10
  403018:	ret
  40301c:	sub	sp, sp, #0x10
  403020:	strb	w0, [sp, #15]
  403024:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  403028:	add	x0, x0, #0x2d0
  40302c:	ldrb	w1, [sp, #15]
  403030:	strb	w1, [x0]
  403034:	nop
  403038:	add	sp, sp, #0x10
  40303c:	ret
  403040:	stp	x29, x30, [sp, #-48]!
  403044:	mov	x29, sp
  403048:	str	x19, [sp, #16]
  40304c:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  403050:	add	x0, x0, #0x288
  403054:	ldr	x0, [x0]
  403058:	bl	40a0d4 <__fxstatat@plt+0x87b4>
  40305c:	cmp	w0, #0x0
  403060:	b.eq	403118 <__fxstatat@plt+0x17f8>  // b.none
  403064:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  403068:	add	x0, x0, #0x2d0
  40306c:	ldrb	w0, [x0]
  403070:	eor	w0, w0, #0x1
  403074:	and	w0, w0, #0xff
  403078:	cmp	w0, #0x0
  40307c:	b.ne	403090 <__fxstatat@plt+0x1770>  // b.any
  403080:	bl	4018c0 <__errno_location@plt>
  403084:	ldr	w0, [x0]
  403088:	cmp	w0, #0x20
  40308c:	b.eq	403118 <__fxstatat@plt+0x17f8>  // b.none
  403090:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  403094:	add	x0, x0, #0xb10
  403098:	bl	4018f0 <gettext@plt>
  40309c:	str	x0, [sp, #40]
  4030a0:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  4030a4:	add	x0, x0, #0x2c8
  4030a8:	ldr	x0, [x0]
  4030ac:	cmp	x0, #0x0
  4030b0:	b.eq	4030ec <__fxstatat@plt+0x17cc>  // b.none
  4030b4:	bl	4018c0 <__errno_location@plt>
  4030b8:	ldr	w19, [x0]
  4030bc:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  4030c0:	add	x0, x0, #0x2c8
  4030c4:	ldr	x0, [x0]
  4030c8:	bl	405ec8 <__fxstatat@plt+0x45a8>
  4030cc:	ldr	x4, [sp, #40]
  4030d0:	mov	x3, x0
  4030d4:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  4030d8:	add	x2, x0, #0xb20
  4030dc:	mov	w1, w19
  4030e0:	mov	w0, #0x0                   	// #0
  4030e4:	bl	4015c0 <error@plt>
  4030e8:	b	403108 <__fxstatat@plt+0x17e8>
  4030ec:	bl	4018c0 <__errno_location@plt>
  4030f0:	ldr	w1, [x0]
  4030f4:	ldr	x3, [sp, #40]
  4030f8:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  4030fc:	add	x2, x0, #0xb28
  403100:	mov	w0, #0x0                   	// #0
  403104:	bl	4015c0 <error@plt>
  403108:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  40310c:	add	x0, x0, #0x208
  403110:	ldr	w0, [x0]
  403114:	bl	401590 <_exit@plt>
  403118:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  40311c:	add	x0, x0, #0x270
  403120:	ldr	x0, [x0]
  403124:	bl	40a0d4 <__fxstatat@plt+0x87b4>
  403128:	cmp	w0, #0x0
  40312c:	b.eq	403140 <__fxstatat@plt+0x1820>  // b.none
  403130:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  403134:	add	x0, x0, #0x208
  403138:	ldr	w0, [x0]
  40313c:	bl	401590 <_exit@plt>
  403140:	nop
  403144:	ldr	x19, [sp, #16]
  403148:	ldp	x29, x30, [sp], #48
  40314c:	ret
  403150:	stp	x29, x30, [sp, #-32]!
  403154:	mov	x29, sp
  403158:	str	w0, [sp, #28]
  40315c:	str	x1, [sp, #16]
  403160:	str	w2, [sp, #24]
  403164:	mov	w3, #0x0                   	// #0
  403168:	ldr	w2, [sp, #24]
  40316c:	ldr	x1, [sp, #16]
  403170:	ldr	w0, [sp, #28]
  403174:	bl	4018e0 <fchmodat@plt>
  403178:	ldp	x29, x30, [sp], #32
  40317c:	ret
  403180:	stp	x29, x30, [sp, #-32]!
  403184:	mov	x29, sp
  403188:	str	w0, [sp, #28]
  40318c:	str	x1, [sp, #16]
  403190:	str	w2, [sp, #24]
  403194:	mov	w3, #0x100                 	// #256
  403198:	ldr	w2, [sp, #24]
  40319c:	ldr	x1, [sp, #16]
  4031a0:	ldr	w0, [sp, #28]
  4031a4:	bl	4018e0 <fchmodat@plt>
  4031a8:	ldp	x29, x30, [sp], #32
  4031ac:	ret
  4031b0:	sub	sp, sp, #0x10
  4031b4:	str	w0, [sp, #12]
  4031b8:	ldr	w0, [sp, #12]
  4031bc:	and	w0, w0, #0xf000
  4031c0:	cmp	w0, #0x8, lsl #12
  4031c4:	b.ne	4031d0 <__fxstatat@plt+0x18b0>  // b.any
  4031c8:	mov	w0, #0x2d                  	// #45
  4031cc:	b	403264 <__fxstatat@plt+0x1944>
  4031d0:	ldr	w0, [sp, #12]
  4031d4:	and	w0, w0, #0xf000
  4031d8:	cmp	w0, #0x4, lsl #12
  4031dc:	b.ne	4031e8 <__fxstatat@plt+0x18c8>  // b.any
  4031e0:	mov	w0, #0x64                  	// #100
  4031e4:	b	403264 <__fxstatat@plt+0x1944>
  4031e8:	ldr	w0, [sp, #12]
  4031ec:	and	w0, w0, #0xf000
  4031f0:	cmp	w0, #0x6, lsl #12
  4031f4:	b.ne	403200 <__fxstatat@plt+0x18e0>  // b.any
  4031f8:	mov	w0, #0x62                  	// #98
  4031fc:	b	403264 <__fxstatat@plt+0x1944>
  403200:	ldr	w0, [sp, #12]
  403204:	and	w0, w0, #0xf000
  403208:	cmp	w0, #0x2, lsl #12
  40320c:	b.ne	403218 <__fxstatat@plt+0x18f8>  // b.any
  403210:	mov	w0, #0x63                  	// #99
  403214:	b	403264 <__fxstatat@plt+0x1944>
  403218:	ldr	w0, [sp, #12]
  40321c:	and	w0, w0, #0xf000
  403220:	cmp	w0, #0xa, lsl #12
  403224:	b.ne	403230 <__fxstatat@plt+0x1910>  // b.any
  403228:	mov	w0, #0x6c                  	// #108
  40322c:	b	403264 <__fxstatat@plt+0x1944>
  403230:	ldr	w0, [sp, #12]
  403234:	and	w0, w0, #0xf000
  403238:	cmp	w0, #0x1, lsl #12
  40323c:	b.ne	403248 <__fxstatat@plt+0x1928>  // b.any
  403240:	mov	w0, #0x70                  	// #112
  403244:	b	403264 <__fxstatat@plt+0x1944>
  403248:	ldr	w0, [sp, #12]
  40324c:	and	w0, w0, #0xf000
  403250:	cmp	w0, #0xc, lsl #12
  403254:	b.ne	403260 <__fxstatat@plt+0x1940>  // b.any
  403258:	mov	w0, #0x73                  	// #115
  40325c:	b	403264 <__fxstatat@plt+0x1944>
  403260:	mov	w0, #0x3f                  	// #63
  403264:	add	sp, sp, #0x10
  403268:	ret
  40326c:	stp	x29, x30, [sp, #-32]!
  403270:	mov	x29, sp
  403274:	str	w0, [sp, #28]
  403278:	str	x1, [sp, #16]
  40327c:	ldr	w0, [sp, #28]
  403280:	bl	4031b0 <__fxstatat@plt+0x1890>
  403284:	and	w1, w0, #0xff
  403288:	ldr	x0, [sp, #16]
  40328c:	strb	w1, [x0]
  403290:	ldr	w0, [sp, #28]
  403294:	and	w0, w0, #0x100
  403298:	cmp	w0, #0x0
  40329c:	b.eq	4032a8 <__fxstatat@plt+0x1988>  // b.none
  4032a0:	mov	w0, #0x72                  	// #114
  4032a4:	b	4032ac <__fxstatat@plt+0x198c>
  4032a8:	mov	w0, #0x2d                  	// #45
  4032ac:	ldr	x1, [sp, #16]
  4032b0:	add	x1, x1, #0x1
  4032b4:	strb	w0, [x1]
  4032b8:	ldr	w0, [sp, #28]
  4032bc:	and	w0, w0, #0x80
  4032c0:	cmp	w0, #0x0
  4032c4:	b.eq	4032d0 <__fxstatat@plt+0x19b0>  // b.none
  4032c8:	mov	w0, #0x77                  	// #119
  4032cc:	b	4032d4 <__fxstatat@plt+0x19b4>
  4032d0:	mov	w0, #0x2d                  	// #45
  4032d4:	ldr	x1, [sp, #16]
  4032d8:	add	x1, x1, #0x2
  4032dc:	strb	w0, [x1]
  4032e0:	ldr	w0, [sp, #28]
  4032e4:	and	w0, w0, #0x800
  4032e8:	cmp	w0, #0x0
  4032ec:	b.eq	403310 <__fxstatat@plt+0x19f0>  // b.none
  4032f0:	ldr	w0, [sp, #28]
  4032f4:	and	w0, w0, #0x40
  4032f8:	cmp	w0, #0x0
  4032fc:	b.eq	403308 <__fxstatat@plt+0x19e8>  // b.none
  403300:	mov	w0, #0x73                  	// #115
  403304:	b	40332c <__fxstatat@plt+0x1a0c>
  403308:	mov	w0, #0x53                  	// #83
  40330c:	b	40332c <__fxstatat@plt+0x1a0c>
  403310:	ldr	w0, [sp, #28]
  403314:	and	w0, w0, #0x40
  403318:	cmp	w0, #0x0
  40331c:	b.eq	403328 <__fxstatat@plt+0x1a08>  // b.none
  403320:	mov	w0, #0x78                  	// #120
  403324:	b	40332c <__fxstatat@plt+0x1a0c>
  403328:	mov	w0, #0x2d                  	// #45
  40332c:	ldr	x1, [sp, #16]
  403330:	add	x1, x1, #0x3
  403334:	strb	w0, [x1]
  403338:	ldr	w0, [sp, #28]
  40333c:	and	w0, w0, #0x20
  403340:	cmp	w0, #0x0
  403344:	b.eq	403350 <__fxstatat@plt+0x1a30>  // b.none
  403348:	mov	w0, #0x72                  	// #114
  40334c:	b	403354 <__fxstatat@plt+0x1a34>
  403350:	mov	w0, #0x2d                  	// #45
  403354:	ldr	x1, [sp, #16]
  403358:	add	x1, x1, #0x4
  40335c:	strb	w0, [x1]
  403360:	ldr	w0, [sp, #28]
  403364:	and	w0, w0, #0x10
  403368:	cmp	w0, #0x0
  40336c:	b.eq	403378 <__fxstatat@plt+0x1a58>  // b.none
  403370:	mov	w0, #0x77                  	// #119
  403374:	b	40337c <__fxstatat@plt+0x1a5c>
  403378:	mov	w0, #0x2d                  	// #45
  40337c:	ldr	x1, [sp, #16]
  403380:	add	x1, x1, #0x5
  403384:	strb	w0, [x1]
  403388:	ldr	w0, [sp, #28]
  40338c:	and	w0, w0, #0x400
  403390:	cmp	w0, #0x0
  403394:	b.eq	4033b8 <__fxstatat@plt+0x1a98>  // b.none
  403398:	ldr	w0, [sp, #28]
  40339c:	and	w0, w0, #0x8
  4033a0:	cmp	w0, #0x0
  4033a4:	b.eq	4033b0 <__fxstatat@plt+0x1a90>  // b.none
  4033a8:	mov	w0, #0x73                  	// #115
  4033ac:	b	4033d4 <__fxstatat@plt+0x1ab4>
  4033b0:	mov	w0, #0x53                  	// #83
  4033b4:	b	4033d4 <__fxstatat@plt+0x1ab4>
  4033b8:	ldr	w0, [sp, #28]
  4033bc:	and	w0, w0, #0x8
  4033c0:	cmp	w0, #0x0
  4033c4:	b.eq	4033d0 <__fxstatat@plt+0x1ab0>  // b.none
  4033c8:	mov	w0, #0x78                  	// #120
  4033cc:	b	4033d4 <__fxstatat@plt+0x1ab4>
  4033d0:	mov	w0, #0x2d                  	// #45
  4033d4:	ldr	x1, [sp, #16]
  4033d8:	add	x1, x1, #0x6
  4033dc:	strb	w0, [x1]
  4033e0:	ldr	w0, [sp, #28]
  4033e4:	and	w0, w0, #0x4
  4033e8:	cmp	w0, #0x0
  4033ec:	b.eq	4033f8 <__fxstatat@plt+0x1ad8>  // b.none
  4033f0:	mov	w0, #0x72                  	// #114
  4033f4:	b	4033fc <__fxstatat@plt+0x1adc>
  4033f8:	mov	w0, #0x2d                  	// #45
  4033fc:	ldr	x1, [sp, #16]
  403400:	add	x1, x1, #0x7
  403404:	strb	w0, [x1]
  403408:	ldr	w0, [sp, #28]
  40340c:	and	w0, w0, #0x2
  403410:	cmp	w0, #0x0
  403414:	b.eq	403420 <__fxstatat@plt+0x1b00>  // b.none
  403418:	mov	w0, #0x77                  	// #119
  40341c:	b	403424 <__fxstatat@plt+0x1b04>
  403420:	mov	w0, #0x2d                  	// #45
  403424:	ldr	x1, [sp, #16]
  403428:	add	x1, x1, #0x8
  40342c:	strb	w0, [x1]
  403430:	ldr	w0, [sp, #28]
  403434:	and	w0, w0, #0x200
  403438:	cmp	w0, #0x0
  40343c:	b.eq	403460 <__fxstatat@plt+0x1b40>  // b.none
  403440:	ldr	w0, [sp, #28]
  403444:	and	w0, w0, #0x1
  403448:	cmp	w0, #0x0
  40344c:	b.eq	403458 <__fxstatat@plt+0x1b38>  // b.none
  403450:	mov	w0, #0x74                  	// #116
  403454:	b	40347c <__fxstatat@plt+0x1b5c>
  403458:	mov	w0, #0x54                  	// #84
  40345c:	b	40347c <__fxstatat@plt+0x1b5c>
  403460:	ldr	w0, [sp, #28]
  403464:	and	w0, w0, #0x1
  403468:	cmp	w0, #0x0
  40346c:	b.eq	403478 <__fxstatat@plt+0x1b58>  // b.none
  403470:	mov	w0, #0x78                  	// #120
  403474:	b	40347c <__fxstatat@plt+0x1b5c>
  403478:	mov	w0, #0x2d                  	// #45
  40347c:	ldr	x1, [sp, #16]
  403480:	add	x1, x1, #0x9
  403484:	strb	w0, [x1]
  403488:	ldr	x0, [sp, #16]
  40348c:	add	x0, x0, #0xa
  403490:	mov	w1, #0x20                  	// #32
  403494:	strb	w1, [x0]
  403498:	ldr	x0, [sp, #16]
  40349c:	add	x0, x0, #0xb
  4034a0:	strb	wzr, [x0]
  4034a4:	nop
  4034a8:	ldp	x29, x30, [sp], #32
  4034ac:	ret
  4034b0:	stp	x29, x30, [sp, #-32]!
  4034b4:	mov	x29, sp
  4034b8:	str	x0, [sp, #24]
  4034bc:	str	x1, [sp, #16]
  4034c0:	ldr	x0, [sp, #24]
  4034c4:	ldr	w0, [x0, #16]
  4034c8:	ldr	x1, [sp, #16]
  4034cc:	bl	40326c <__fxstatat@plt+0x194c>
  4034d0:	nop
  4034d4:	ldp	x29, x30, [sp], #32
  4034d8:	ret
  4034dc:	sub	sp, sp, #0x10
  4034e0:	str	w0, [sp, #12]
  4034e4:	ldr	w0, [sp, #12]
  4034e8:	add	sp, sp, #0x10
  4034ec:	ret
  4034f0:	stp	x29, x30, [sp, #-48]!
  4034f4:	mov	x29, sp
  4034f8:	str	w0, [sp, #28]
  4034fc:	str	w1, [sp, #24]
  403500:	mov	x0, #0x20                  	// #32
  403504:	bl	406c24 <__fxstatat@plt+0x5304>
  403508:	str	x0, [sp, #40]
  40350c:	ldr	x0, [sp, #40]
  403510:	mov	w1, #0x3d                  	// #61
  403514:	strb	w1, [x0]
  403518:	ldr	x0, [sp, #40]
  40351c:	mov	w1, #0x1                   	// #1
  403520:	strb	w1, [x0, #1]
  403524:	ldr	x0, [sp, #40]
  403528:	mov	w1, #0xfff                 	// #4095
  40352c:	str	w1, [x0, #4]
  403530:	ldr	x0, [sp, #40]
  403534:	ldr	w1, [sp, #28]
  403538:	str	w1, [x0, #8]
  40353c:	ldr	x0, [sp, #40]
  403540:	ldr	w1, [sp, #24]
  403544:	str	w1, [x0, #12]
  403548:	ldr	x0, [sp, #40]
  40354c:	add	x0, x0, #0x10
  403550:	strb	wzr, [x0, #1]
  403554:	ldr	x0, [sp, #40]
  403558:	ldp	x29, x30, [sp], #48
  40355c:	ret
  403560:	stp	x29, x30, [sp, #-128]!
  403564:	mov	x29, sp
  403568:	str	x0, [sp, #24]
  40356c:	str	xzr, [sp, #120]
  403570:	ldr	x0, [sp, #24]
  403574:	ldrb	w0, [x0]
  403578:	cmp	w0, #0x2f
  40357c:	b.ls	403654 <__fxstatat@plt+0x1d34>  // b.plast
  403580:	ldr	x0, [sp, #24]
  403584:	ldrb	w0, [x0]
  403588:	cmp	w0, #0x37
  40358c:	b.hi	403654 <__fxstatat@plt+0x1d34>  // b.pmore
  403590:	str	wzr, [sp, #108]
  403594:	ldr	x0, [sp, #24]
  403598:	str	x0, [sp, #112]
  40359c:	ldr	w0, [sp, #108]
  4035a0:	lsl	w1, w0, #3
  4035a4:	ldr	x0, [sp, #112]
  4035a8:	add	x2, x0, #0x1
  4035ac:	str	x2, [sp, #112]
  4035b0:	ldrb	w0, [x0]
  4035b4:	add	w0, w1, w0
  4035b8:	sub	w0, w0, #0x30
  4035bc:	str	w0, [sp, #108]
  4035c0:	ldr	w0, [sp, #108]
  4035c4:	cmp	w0, #0xfff
  4035c8:	b.ls	4035d4 <__fxstatat@plt+0x1cb4>  // b.plast
  4035cc:	mov	x0, #0x0                   	// #0
  4035d0:	b	403b1c <__fxstatat@plt+0x21fc>
  4035d4:	ldr	x0, [sp, #112]
  4035d8:	ldrb	w0, [x0]
  4035dc:	cmp	w0, #0x2f
  4035e0:	b.ls	4035f4 <__fxstatat@plt+0x1cd4>  // b.plast
  4035e4:	ldr	x0, [sp, #112]
  4035e8:	ldrb	w0, [x0]
  4035ec:	cmp	w0, #0x37
  4035f0:	b.ls	40359c <__fxstatat@plt+0x1c7c>  // b.plast
  4035f4:	ldr	x0, [sp, #112]
  4035f8:	ldrb	w0, [x0]
  4035fc:	cmp	w0, #0x0
  403600:	b.eq	40360c <__fxstatat@plt+0x1cec>  // b.none
  403604:	mov	x0, #0x0                   	// #0
  403608:	b	403b1c <__fxstatat@plt+0x21fc>
  40360c:	ldr	w0, [sp, #108]
  403610:	bl	4034dc <__fxstatat@plt+0x1bbc>
  403614:	str	w0, [sp, #72]
  403618:	ldr	x1, [sp, #112]
  40361c:	ldr	x0, [sp, #24]
  403620:	sub	x0, x1, x0
  403624:	cmp	x0, #0x4
  403628:	b.gt	40363c <__fxstatat@plt+0x1d1c>
  40362c:	ldr	w0, [sp, #72]
  403630:	and	w0, w0, #0xc00
  403634:	orr	w0, w0, #0x3ff
  403638:	b	403640 <__fxstatat@plt+0x1d20>
  40363c:	mov	w0, #0xfff                 	// #4095
  403640:	str	w0, [sp, #68]
  403644:	ldr	w1, [sp, #68]
  403648:	ldr	w0, [sp, #72]
  40364c:	bl	4034f0 <__fxstatat@plt+0x1bd0>
  403650:	b	403b1c <__fxstatat@plt+0x21fc>
  403654:	mov	x0, #0x1                   	// #1
  403658:	str	x0, [sp, #96]
  40365c:	ldr	x0, [sp, #24]
  403660:	str	x0, [sp, #112]
  403664:	b	4036c0 <__fxstatat@plt+0x1da0>
  403668:	ldr	x0, [sp, #112]
  40366c:	ldrb	w0, [x0]
  403670:	cmp	w0, #0x3d
  403674:	b.eq	403698 <__fxstatat@plt+0x1d78>  // b.none
  403678:	ldr	x0, [sp, #112]
  40367c:	ldrb	w0, [x0]
  403680:	cmp	w0, #0x2b
  403684:	b.eq	403698 <__fxstatat@plt+0x1d78>  // b.none
  403688:	ldr	x0, [sp, #112]
  40368c:	ldrb	w0, [x0]
  403690:	cmp	w0, #0x2d
  403694:	b.ne	4036a0 <__fxstatat@plt+0x1d80>  // b.any
  403698:	mov	w0, #0x1                   	// #1
  40369c:	b	4036a4 <__fxstatat@plt+0x1d84>
  4036a0:	mov	w0, #0x0                   	// #0
  4036a4:	sxtw	x0, w0
  4036a8:	ldr	x1, [sp, #96]
  4036ac:	add	x0, x1, x0
  4036b0:	str	x0, [sp, #96]
  4036b4:	ldr	x0, [sp, #112]
  4036b8:	add	x0, x0, #0x1
  4036bc:	str	x0, [sp, #112]
  4036c0:	ldr	x0, [sp, #112]
  4036c4:	ldrb	w0, [x0]
  4036c8:	cmp	w0, #0x0
  4036cc:	b.ne	403668 <__fxstatat@plt+0x1d48>  // b.any
  4036d0:	mov	x1, #0x10                  	// #16
  4036d4:	ldr	x0, [sp, #96]
  4036d8:	bl	4069f0 <__fxstatat@plt+0x50d0>
  4036dc:	str	x0, [sp, #56]
  4036e0:	ldr	x0, [sp, #24]
  4036e4:	str	x0, [sp, #112]
  4036e8:	str	wzr, [sp, #92]
  4036ec:	ldr	x0, [sp, #112]
  4036f0:	ldrb	w0, [x0]
  4036f4:	cmp	w0, #0x75
  4036f8:	b.eq	403758 <__fxstatat@plt+0x1e38>  // b.none
  4036fc:	cmp	w0, #0x75
  403700:	b.gt	403af4 <__fxstatat@plt+0x21d4>
  403704:	cmp	w0, #0x6f
  403708:	b.eq	403780 <__fxstatat@plt+0x1e60>  // b.none
  40370c:	cmp	w0, #0x6f
  403710:	b.gt	403af4 <__fxstatat@plt+0x21d4>
  403714:	cmp	w0, #0x67
  403718:	b.eq	40376c <__fxstatat@plt+0x1e4c>  // b.none
  40371c:	cmp	w0, #0x67
  403720:	b.gt	403af4 <__fxstatat@plt+0x21d4>
  403724:	cmp	w0, #0x61
  403728:	b.eq	403794 <__fxstatat@plt+0x1e74>  // b.none
  40372c:	cmp	w0, #0x61
  403730:	b.gt	403af4 <__fxstatat@plt+0x21d4>
  403734:	cmp	w0, #0x3d
  403738:	b.eq	4037b4 <__fxstatat@plt+0x1e94>  // b.none
  40373c:	cmp	w0, #0x3d
  403740:	b.gt	403af4 <__fxstatat@plt+0x21d4>
  403744:	cmp	w0, #0x2b
  403748:	b.eq	4037b4 <__fxstatat@plt+0x1e94>  // b.none
  40374c:	cmp	w0, #0x2d
  403750:	b.eq	4037b4 <__fxstatat@plt+0x1e94>  // b.none
  403754:	b	403af4 <__fxstatat@plt+0x21d4>
  403758:	ldr	w1, [sp, #92]
  40375c:	mov	w0, #0x9c0                 	// #2496
  403760:	orr	w0, w1, w0
  403764:	str	w0, [sp, #92]
  403768:	b	4037a0 <__fxstatat@plt+0x1e80>
  40376c:	ldr	w1, [sp, #92]
  403770:	mov	w0, #0x438                 	// #1080
  403774:	orr	w0, w1, w0
  403778:	str	w0, [sp, #92]
  40377c:	b	4037a0 <__fxstatat@plt+0x1e80>
  403780:	ldr	w1, [sp, #92]
  403784:	mov	w0, #0x207                 	// #519
  403788:	orr	w0, w1, w0
  40378c:	str	w0, [sp, #92]
  403790:	b	4037a0 <__fxstatat@plt+0x1e80>
  403794:	ldr	w0, [sp, #92]
  403798:	orr	w0, w0, #0xfff
  40379c:	str	w0, [sp, #92]
  4037a0:	ldr	x0, [sp, #112]
  4037a4:	add	x0, x0, #0x1
  4037a8:	str	x0, [sp, #112]
  4037ac:	b	4036ec <__fxstatat@plt+0x1dcc>
  4037b0:	nop
  4037b4:	ldr	x0, [sp, #112]
  4037b8:	add	x1, x0, #0x1
  4037bc:	str	x1, [sp, #112]
  4037c0:	ldrb	w0, [x0]
  4037c4:	strb	w0, [sp, #55]
  4037c8:	str	wzr, [sp, #84]
  4037cc:	mov	w0, #0x3                   	// #3
  4037d0:	strb	w0, [sp, #83]
  4037d4:	ldr	x0, [sp, #112]
  4037d8:	ldrb	w0, [x0]
  4037dc:	cmp	w0, #0x75
  4037e0:	b.eq	4038c4 <__fxstatat@plt+0x1fa4>  // b.none
  4037e4:	cmp	w0, #0x75
  4037e8:	b.gt	40390c <__fxstatat@plt+0x1fec>
  4037ec:	cmp	w0, #0x6f
  4037f0:	b.eq	4038f4 <__fxstatat@plt+0x1fd4>  // b.none
  4037f4:	cmp	w0, #0x6f
  4037f8:	b.gt	40390c <__fxstatat@plt+0x1fec>
  4037fc:	cmp	w0, #0x37
  403800:	b.gt	403810 <__fxstatat@plt+0x1ef0>
  403804:	cmp	w0, #0x30
  403808:	b.ge	40381c <__fxstatat@plt+0x1efc>  // b.tcont
  40380c:	b	40390c <__fxstatat@plt+0x1fec>
  403810:	cmp	w0, #0x67
  403814:	b.eq	4038dc <__fxstatat@plt+0x1fbc>  // b.none
  403818:	b	40390c <__fxstatat@plt+0x1fec>
  40381c:	str	wzr, [sp, #76]
  403820:	ldr	w0, [sp, #76]
  403824:	lsl	w1, w0, #3
  403828:	ldr	x0, [sp, #112]
  40382c:	add	x2, x0, #0x1
  403830:	str	x2, [sp, #112]
  403834:	ldrb	w0, [x0]
  403838:	add	w0, w1, w0
  40383c:	sub	w0, w0, #0x30
  403840:	str	w0, [sp, #76]
  403844:	ldr	w0, [sp, #76]
  403848:	cmp	w0, #0xfff
  40384c:	b.hi	403afc <__fxstatat@plt+0x21dc>  // b.pmore
  403850:	ldr	x0, [sp, #112]
  403854:	ldrb	w0, [x0]
  403858:	cmp	w0, #0x2f
  40385c:	b.ls	403870 <__fxstatat@plt+0x1f50>  // b.plast
  403860:	ldr	x0, [sp, #112]
  403864:	ldrb	w0, [x0]
  403868:	cmp	w0, #0x37
  40386c:	b.ls	403820 <__fxstatat@plt+0x1f00>  // b.plast
  403870:	ldr	w0, [sp, #92]
  403874:	cmp	w0, #0x0
  403878:	b.ne	403b04 <__fxstatat@plt+0x21e4>  // b.any
  40387c:	ldr	x0, [sp, #112]
  403880:	ldrb	w0, [x0]
  403884:	cmp	w0, #0x0
  403888:	b.eq	40389c <__fxstatat@plt+0x1f7c>  // b.none
  40388c:	ldr	x0, [sp, #112]
  403890:	ldrb	w0, [x0]
  403894:	cmp	w0, #0x2c
  403898:	b.ne	403b04 <__fxstatat@plt+0x21e4>  // b.any
  40389c:	mov	w0, #0xfff                 	// #4095
  4038a0:	str	w0, [sp, #84]
  4038a4:	ldr	w0, [sp, #84]
  4038a8:	str	w0, [sp, #92]
  4038ac:	ldr	w0, [sp, #76]
  4038b0:	bl	4034dc <__fxstatat@plt+0x1bbc>
  4038b4:	str	w0, [sp, #88]
  4038b8:	mov	w0, #0x1                   	// #1
  4038bc:	strb	w0, [sp, #83]
  4038c0:	b	4039ec <__fxstatat@plt+0x20cc>
  4038c4:	mov	w0, #0x1c0                 	// #448
  4038c8:	str	w0, [sp, #88]
  4038cc:	ldr	x0, [sp, #112]
  4038d0:	add	x0, x0, #0x1
  4038d4:	str	x0, [sp, #112]
  4038d8:	b	4039ec <__fxstatat@plt+0x20cc>
  4038dc:	mov	w0, #0x38                  	// #56
  4038e0:	str	w0, [sp, #88]
  4038e4:	ldr	x0, [sp, #112]
  4038e8:	add	x0, x0, #0x1
  4038ec:	str	x0, [sp, #112]
  4038f0:	b	4039ec <__fxstatat@plt+0x20cc>
  4038f4:	mov	w0, #0x7                   	// #7
  4038f8:	str	w0, [sp, #88]
  4038fc:	ldr	x0, [sp, #112]
  403900:	add	x0, x0, #0x1
  403904:	str	x0, [sp, #112]
  403908:	b	4039ec <__fxstatat@plt+0x20cc>
  40390c:	str	wzr, [sp, #88]
  403910:	mov	w0, #0x1                   	// #1
  403914:	strb	w0, [sp, #83]
  403918:	ldr	x0, [sp, #112]
  40391c:	ldrb	w0, [x0]
  403920:	cmp	w0, #0x78
  403924:	b.eq	403998 <__fxstatat@plt+0x2078>  // b.none
  403928:	cmp	w0, #0x78
  40392c:	b.gt	4039e8 <__fxstatat@plt+0x20c8>
  403930:	cmp	w0, #0x77
  403934:	b.eq	403984 <__fxstatat@plt+0x2064>  // b.none
  403938:	cmp	w0, #0x77
  40393c:	b.gt	4039e8 <__fxstatat@plt+0x20c8>
  403940:	cmp	w0, #0x74
  403944:	b.eq	4039c8 <__fxstatat@plt+0x20a8>  // b.none
  403948:	cmp	w0, #0x74
  40394c:	b.gt	4039e8 <__fxstatat@plt+0x20c8>
  403950:	cmp	w0, #0x73
  403954:	b.eq	4039b8 <__fxstatat@plt+0x2098>  // b.none
  403958:	cmp	w0, #0x73
  40395c:	b.gt	4039e8 <__fxstatat@plt+0x20c8>
  403960:	cmp	w0, #0x58
  403964:	b.eq	4039ac <__fxstatat@plt+0x208c>  // b.none
  403968:	cmp	w0, #0x72
  40396c:	b.ne	4039e8 <__fxstatat@plt+0x20c8>  // b.any
  403970:	ldr	w1, [sp, #88]
  403974:	mov	w0, #0x124                 	// #292
  403978:	orr	w0, w1, w0
  40397c:	str	w0, [sp, #88]
  403980:	b	4039d8 <__fxstatat@plt+0x20b8>
  403984:	ldr	w1, [sp, #88]
  403988:	mov	w0, #0x92                  	// #146
  40398c:	orr	w0, w1, w0
  403990:	str	w0, [sp, #88]
  403994:	b	4039d8 <__fxstatat@plt+0x20b8>
  403998:	ldr	w1, [sp, #88]
  40399c:	mov	w0, #0x49                  	// #73
  4039a0:	orr	w0, w1, w0
  4039a4:	str	w0, [sp, #88]
  4039a8:	b	4039d8 <__fxstatat@plt+0x20b8>
  4039ac:	mov	w0, #0x2                   	// #2
  4039b0:	strb	w0, [sp, #83]
  4039b4:	b	4039d8 <__fxstatat@plt+0x20b8>
  4039b8:	ldr	w0, [sp, #88]
  4039bc:	orr	w0, w0, #0xc00
  4039c0:	str	w0, [sp, #88]
  4039c4:	b	4039d8 <__fxstatat@plt+0x20b8>
  4039c8:	ldr	w0, [sp, #88]
  4039cc:	orr	w0, w0, #0x200
  4039d0:	str	w0, [sp, #88]
  4039d4:	nop
  4039d8:	ldr	x0, [sp, #112]
  4039dc:	add	x0, x0, #0x1
  4039e0:	str	x0, [sp, #112]
  4039e4:	b	403918 <__fxstatat@plt+0x1ff8>
  4039e8:	nop
  4039ec:	ldr	x0, [sp, #120]
  4039f0:	add	x1, x0, #0x1
  4039f4:	str	x1, [sp, #120]
  4039f8:	lsl	x0, x0, #4
  4039fc:	ldr	x1, [sp, #56]
  403a00:	add	x0, x1, x0
  403a04:	str	x0, [sp, #40]
  403a08:	ldr	x0, [sp, #40]
  403a0c:	ldrb	w1, [sp, #55]
  403a10:	strb	w1, [x0]
  403a14:	ldr	x0, [sp, #40]
  403a18:	ldrb	w1, [sp, #83]
  403a1c:	strb	w1, [x0, #1]
  403a20:	ldr	x0, [sp, #40]
  403a24:	ldr	w1, [sp, #92]
  403a28:	str	w1, [x0, #4]
  403a2c:	ldr	x0, [sp, #40]
  403a30:	ldr	w1, [sp, #88]
  403a34:	str	w1, [x0, #8]
  403a38:	ldr	w0, [sp, #84]
  403a3c:	cmp	w0, #0x0
  403a40:	b.ne	403a68 <__fxstatat@plt+0x2148>  // b.any
  403a44:	ldr	w0, [sp, #92]
  403a48:	cmp	w0, #0x0
  403a4c:	b.eq	403a60 <__fxstatat@plt+0x2140>  // b.none
  403a50:	ldr	w1, [sp, #92]
  403a54:	ldr	w0, [sp, #88]
  403a58:	and	w0, w1, w0
  403a5c:	b	403a6c <__fxstatat@plt+0x214c>
  403a60:	ldr	w0, [sp, #88]
  403a64:	b	403a6c <__fxstatat@plt+0x214c>
  403a68:	ldr	w0, [sp, #84]
  403a6c:	ldr	x1, [sp, #40]
  403a70:	str	w0, [x1, #12]
  403a74:	ldr	x0, [sp, #112]
  403a78:	ldrb	w0, [x0]
  403a7c:	cmp	w0, #0x3d
  403a80:	b.eq	4037b0 <__fxstatat@plt+0x1e90>  // b.none
  403a84:	ldr	x0, [sp, #112]
  403a88:	ldrb	w0, [x0]
  403a8c:	cmp	w0, #0x2b
  403a90:	b.eq	4037b0 <__fxstatat@plt+0x1e90>  // b.none
  403a94:	ldr	x0, [sp, #112]
  403a98:	ldrb	w0, [x0]
  403a9c:	cmp	w0, #0x2d
  403aa0:	b.eq	4037b0 <__fxstatat@plt+0x1e90>  // b.none
  403aa4:	ldr	x0, [sp, #112]
  403aa8:	ldrb	w0, [x0]
  403aac:	cmp	w0, #0x2c
  403ab0:	b.ne	403ac4 <__fxstatat@plt+0x21a4>  // b.any
  403ab4:	ldr	x0, [sp, #112]
  403ab8:	add	x0, x0, #0x1
  403abc:	str	x0, [sp, #112]
  403ac0:	b	4036e8 <__fxstatat@plt+0x1dc8>
  403ac4:	nop
  403ac8:	ldr	x0, [sp, #112]
  403acc:	ldrb	w0, [x0]
  403ad0:	cmp	w0, #0x0
  403ad4:	b.ne	403b0c <__fxstatat@plt+0x21ec>  // b.any
  403ad8:	ldr	x0, [sp, #120]
  403adc:	lsl	x0, x0, #4
  403ae0:	ldr	x1, [sp, #56]
  403ae4:	add	x0, x1, x0
  403ae8:	strb	wzr, [x0, #1]
  403aec:	ldr	x0, [sp, #56]
  403af0:	b	403b1c <__fxstatat@plt+0x21fc>
  403af4:	nop
  403af8:	b	403b10 <__fxstatat@plt+0x21f0>
  403afc:	nop
  403b00:	b	403b10 <__fxstatat@plt+0x21f0>
  403b04:	nop
  403b08:	b	403b10 <__fxstatat@plt+0x21f0>
  403b0c:	nop
  403b10:	ldr	x0, [sp, #56]
  403b14:	bl	4017d0 <free@plt>
  403b18:	mov	x0, #0x0                   	// #0
  403b1c:	ldp	x29, x30, [sp], #128
  403b20:	ret
  403b24:	stp	x29, x30, [sp, #-160]!
  403b28:	mov	x29, sp
  403b2c:	str	x0, [sp, #24]
  403b30:	add	x0, sp, #0x20
  403b34:	mov	x1, x0
  403b38:	ldr	x0, [sp, #24]
  403b3c:	bl	40ce90 <__fxstatat@plt+0xb570>
  403b40:	cmp	w0, #0x0
  403b44:	b.eq	403b50 <__fxstatat@plt+0x2230>  // b.none
  403b48:	mov	x0, #0x0                   	// #0
  403b4c:	b	403b5c <__fxstatat@plt+0x223c>
  403b50:	ldr	w0, [sp, #48]
  403b54:	mov	w1, #0xfff                 	// #4095
  403b58:	bl	4034f0 <__fxstatat@plt+0x1bd0>
  403b5c:	ldp	x29, x30, [sp], #160
  403b60:	ret
  403b64:	sub	sp, sp, #0x40
  403b68:	str	w0, [sp, #28]
  403b6c:	strb	w1, [sp, #27]
  403b70:	str	w2, [sp, #20]
  403b74:	str	x3, [sp, #8]
  403b78:	str	x4, [sp]
  403b7c:	ldr	w0, [sp, #28]
  403b80:	and	w0, w0, #0xfff
  403b84:	str	w0, [sp, #60]
  403b88:	str	wzr, [sp, #56]
  403b8c:	b	403ddc <__fxstatat@plt+0x24bc>
  403b90:	ldr	x0, [sp, #8]
  403b94:	ldr	w0, [x0, #4]
  403b98:	str	w0, [sp, #48]
  403b9c:	ldrb	w0, [sp, #27]
  403ba0:	cmp	w0, #0x0
  403ba4:	b.eq	403bb0 <__fxstatat@plt+0x2290>  // b.none
  403ba8:	mov	w0, #0xc00                 	// #3072
  403bac:	b	403bb4 <__fxstatat@plt+0x2294>
  403bb0:	mov	w0, #0x0                   	// #0
  403bb4:	ldr	x1, [sp, #8]
  403bb8:	ldr	w1, [x1, #12]
  403bbc:	mvn	w1, w1
  403bc0:	and	w0, w0, w1
  403bc4:	str	w0, [sp, #44]
  403bc8:	ldr	x0, [sp, #8]
  403bcc:	ldr	w0, [x0, #8]
  403bd0:	str	w0, [sp, #52]
  403bd4:	ldr	x0, [sp, #8]
  403bd8:	ldrb	w0, [x0, #1]
  403bdc:	cmp	w0, #0x3
  403be0:	b.eq	403c00 <__fxstatat@plt+0x22e0>  // b.none
  403be4:	cmp	w0, #0x3
  403be8:	b.gt	403cc8 <__fxstatat@plt+0x23a8>
  403bec:	cmp	w0, #0x1
  403bf0:	b.eq	403cbc <__fxstatat@plt+0x239c>  // b.none
  403bf4:	cmp	w0, #0x2
  403bf8:	b.eq	403c8c <__fxstatat@plt+0x236c>  // b.none
  403bfc:	b	403cc8 <__fxstatat@plt+0x23a8>
  403c00:	ldr	w1, [sp, #52]
  403c04:	ldr	w0, [sp, #60]
  403c08:	and	w0, w1, w0
  403c0c:	str	w0, [sp, #52]
  403c10:	ldr	w1, [sp, #52]
  403c14:	mov	w0, #0x124                 	// #292
  403c18:	and	w0, w1, w0
  403c1c:	cmp	w0, #0x0
  403c20:	b.eq	403c2c <__fxstatat@plt+0x230c>  // b.none
  403c24:	mov	w1, #0x124                 	// #292
  403c28:	b	403c30 <__fxstatat@plt+0x2310>
  403c2c:	mov	w1, #0x0                   	// #0
  403c30:	ldr	w2, [sp, #52]
  403c34:	mov	w0, #0x92                  	// #146
  403c38:	and	w0, w2, w0
  403c3c:	cmp	w0, #0x0
  403c40:	b.eq	403c4c <__fxstatat@plt+0x232c>  // b.none
  403c44:	mov	w0, #0x92                  	// #146
  403c48:	b	403c50 <__fxstatat@plt+0x2330>
  403c4c:	mov	w0, #0x0                   	// #0
  403c50:	orr	w1, w1, w0
  403c54:	ldr	w2, [sp, #52]
  403c58:	mov	w0, #0x49                  	// #73
  403c5c:	and	w0, w2, w0
  403c60:	cmp	w0, #0x0
  403c64:	b.eq	403c70 <__fxstatat@plt+0x2350>  // b.none
  403c68:	mov	w0, #0x49                  	// #73
  403c6c:	b	403c74 <__fxstatat@plt+0x2354>
  403c70:	mov	w0, #0x0                   	// #0
  403c74:	orr	w0, w0, w1
  403c78:	mov	w1, w0
  403c7c:	ldr	w0, [sp, #52]
  403c80:	orr	w0, w0, w1
  403c84:	str	w0, [sp, #52]
  403c88:	b	403cc8 <__fxstatat@plt+0x23a8>
  403c8c:	ldr	w1, [sp, #60]
  403c90:	mov	w0, #0x49                  	// #73
  403c94:	and	w1, w1, w0
  403c98:	ldrb	w0, [sp, #27]
  403c9c:	orr	w0, w1, w0
  403ca0:	cmp	w0, #0x0
  403ca4:	b.eq	403cc4 <__fxstatat@plt+0x23a4>  // b.none
  403ca8:	ldr	w1, [sp, #52]
  403cac:	mov	w0, #0x49                  	// #73
  403cb0:	orr	w0, w1, w0
  403cb4:	str	w0, [sp, #52]
  403cb8:	b	403cc4 <__fxstatat@plt+0x23a4>
  403cbc:	nop
  403cc0:	b	403cc8 <__fxstatat@plt+0x23a8>
  403cc4:	nop
  403cc8:	ldr	w0, [sp, #48]
  403ccc:	cmp	w0, #0x0
  403cd0:	b.ne	403ce0 <__fxstatat@plt+0x23c0>  // b.any
  403cd4:	ldr	w0, [sp, #20]
  403cd8:	mvn	w0, w0
  403cdc:	b	403ce4 <__fxstatat@plt+0x23c4>
  403ce0:	ldr	w0, [sp, #48]
  403ce4:	ldr	w1, [sp, #44]
  403ce8:	mvn	w1, w1
  403cec:	and	w0, w0, w1
  403cf0:	ldr	w1, [sp, #52]
  403cf4:	and	w0, w1, w0
  403cf8:	str	w0, [sp, #52]
  403cfc:	ldr	x0, [sp, #8]
  403d00:	ldrb	w0, [x0]
  403d04:	cmp	w0, #0x3d
  403d08:	b.eq	403d28 <__fxstatat@plt+0x2408>  // b.none
  403d0c:	cmp	w0, #0x3d
  403d10:	b.gt	403dd0 <__fxstatat@plt+0x24b0>
  403d14:	cmp	w0, #0x2b
  403d18:	b.eq	403d84 <__fxstatat@plt+0x2464>  // b.none
  403d1c:	cmp	w0, #0x2d
  403d20:	b.eq	403da8 <__fxstatat@plt+0x2488>  // b.none
  403d24:	b	403dd0 <__fxstatat@plt+0x24b0>
  403d28:	ldr	w0, [sp, #48]
  403d2c:	cmp	w0, #0x0
  403d30:	b.eq	403d40 <__fxstatat@plt+0x2420>  // b.none
  403d34:	ldr	w0, [sp, #48]
  403d38:	mvn	w0, w0
  403d3c:	b	403d44 <__fxstatat@plt+0x2424>
  403d40:	mov	w0, #0x0                   	// #0
  403d44:	ldr	w1, [sp, #44]
  403d48:	orr	w0, w0, w1
  403d4c:	str	w0, [sp, #40]
  403d50:	ldr	w0, [sp, #40]
  403d54:	mvn	w0, w0
  403d58:	and	w0, w0, #0xfff
  403d5c:	ldr	w1, [sp, #56]
  403d60:	orr	w0, w1, w0
  403d64:	str	w0, [sp, #56]
  403d68:	ldr	w1, [sp, #60]
  403d6c:	ldr	w0, [sp, #40]
  403d70:	and	w0, w1, w0
  403d74:	ldr	w1, [sp, #52]
  403d78:	orr	w0, w1, w0
  403d7c:	str	w0, [sp, #60]
  403d80:	b	403dd0 <__fxstatat@plt+0x24b0>
  403d84:	ldr	w1, [sp, #56]
  403d88:	ldr	w0, [sp, #52]
  403d8c:	orr	w0, w1, w0
  403d90:	str	w0, [sp, #56]
  403d94:	ldr	w1, [sp, #60]
  403d98:	ldr	w0, [sp, #52]
  403d9c:	orr	w0, w1, w0
  403da0:	str	w0, [sp, #60]
  403da4:	b	403dd0 <__fxstatat@plt+0x24b0>
  403da8:	ldr	w1, [sp, #56]
  403dac:	ldr	w0, [sp, #52]
  403db0:	orr	w0, w1, w0
  403db4:	str	w0, [sp, #56]
  403db8:	ldr	w0, [sp, #52]
  403dbc:	mvn	w0, w0
  403dc0:	ldr	w1, [sp, #60]
  403dc4:	and	w0, w1, w0
  403dc8:	str	w0, [sp, #60]
  403dcc:	nop
  403dd0:	ldr	x0, [sp, #8]
  403dd4:	add	x0, x0, #0x10
  403dd8:	str	x0, [sp, #8]
  403ddc:	ldr	x0, [sp, #8]
  403de0:	ldrb	w0, [x0, #1]
  403de4:	cmp	w0, #0x0
  403de8:	b.ne	403b90 <__fxstatat@plt+0x2270>  // b.any
  403dec:	ldr	x0, [sp]
  403df0:	cmp	x0, #0x0
  403df4:	b.eq	403e04 <__fxstatat@plt+0x24e4>  // b.none
  403df8:	ldr	x0, [sp]
  403dfc:	ldr	w1, [sp, #56]
  403e00:	str	w1, [x0]
  403e04:	ldr	w0, [sp, #60]
  403e08:	add	sp, sp, #0x40
  403e0c:	ret
  403e10:	stp	x29, x30, [sp, #-48]!
  403e14:	mov	x29, sp
  403e18:	str	x0, [sp, #24]
  403e1c:	ldr	x0, [sp, #24]
  403e20:	cmp	x0, #0x0
  403e24:	b.ne	403e50 <__fxstatat@plt+0x2530>  // b.any
  403e28:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  403e2c:	add	x0, x0, #0x270
  403e30:	ldr	x0, [x0]
  403e34:	mov	x3, x0
  403e38:	mov	x2, #0x37                  	// #55
  403e3c:	mov	x1, #0x1                   	// #1
  403e40:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  403e44:	add	x0, x0, #0xb30
  403e48:	bl	4017f0 <fwrite@plt>
  403e4c:	bl	401750 <abort@plt>
  403e50:	mov	w1, #0x2f                  	// #47
  403e54:	ldr	x0, [sp, #24]
  403e58:	bl	401720 <strrchr@plt>
  403e5c:	str	x0, [sp, #40]
  403e60:	ldr	x0, [sp, #40]
  403e64:	cmp	x0, #0x0
  403e68:	b.eq	403e78 <__fxstatat@plt+0x2558>  // b.none
  403e6c:	ldr	x0, [sp, #40]
  403e70:	add	x0, x0, #0x1
  403e74:	b	403e7c <__fxstatat@plt+0x255c>
  403e78:	ldr	x0, [sp, #24]
  403e7c:	str	x0, [sp, #32]
  403e80:	ldr	x1, [sp, #32]
  403e84:	ldr	x0, [sp, #24]
  403e88:	sub	x0, x1, x0
  403e8c:	cmp	x0, #0x6
  403e90:	b.le	403ef8 <__fxstatat@plt+0x25d8>
  403e94:	ldr	x0, [sp, #32]
  403e98:	sub	x3, x0, #0x7
  403e9c:	mov	x2, #0x7                   	// #7
  403ea0:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  403ea4:	add	x1, x0, #0xb68
  403ea8:	mov	x0, x3
  403eac:	bl	401680 <strncmp@plt>
  403eb0:	cmp	w0, #0x0
  403eb4:	b.ne	403ef8 <__fxstatat@plt+0x25d8>  // b.any
  403eb8:	ldr	x0, [sp, #32]
  403ebc:	str	x0, [sp, #24]
  403ec0:	mov	x2, #0x3                   	// #3
  403ec4:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  403ec8:	add	x1, x0, #0xb70
  403ecc:	ldr	x0, [sp, #32]
  403ed0:	bl	401680 <strncmp@plt>
  403ed4:	cmp	w0, #0x0
  403ed8:	b.ne	403ef8 <__fxstatat@plt+0x25d8>  // b.any
  403edc:	ldr	x0, [sp, #32]
  403ee0:	add	x0, x0, #0x3
  403ee4:	str	x0, [sp, #24]
  403ee8:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  403eec:	add	x0, x0, #0x290
  403ef0:	ldr	x1, [sp, #24]
  403ef4:	str	x1, [x0]
  403ef8:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  403efc:	add	x0, x0, #0x2d8
  403f00:	ldr	x1, [sp, #24]
  403f04:	str	x1, [x0]
  403f08:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  403f0c:	add	x0, x0, #0x268
  403f10:	ldr	x1, [sp, #24]
  403f14:	str	x1, [x0]
  403f18:	nop
  403f1c:	ldp	x29, x30, [sp], #48
  403f20:	ret
  403f24:	stp	x29, x30, [sp, #-48]!
  403f28:	mov	x29, sp
  403f2c:	str	x0, [sp, #24]
  403f30:	bl	4018c0 <__errno_location@plt>
  403f34:	ldr	w0, [x0]
  403f38:	str	w0, [sp, #44]
  403f3c:	ldr	x0, [sp, #24]
  403f40:	cmp	x0, #0x0
  403f44:	b.eq	403f50 <__fxstatat@plt+0x2630>  // b.none
  403f48:	ldr	x0, [sp, #24]
  403f4c:	b	403f58 <__fxstatat@plt+0x2638>
  403f50:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  403f54:	add	x0, x0, #0x2e0
  403f58:	mov	x1, #0x38                  	// #56
  403f5c:	bl	406dac <__fxstatat@plt+0x548c>
  403f60:	str	x0, [sp, #32]
  403f64:	bl	4018c0 <__errno_location@plt>
  403f68:	mov	x1, x0
  403f6c:	ldr	w0, [sp, #44]
  403f70:	str	w0, [x1]
  403f74:	ldr	x0, [sp, #32]
  403f78:	ldp	x29, x30, [sp], #48
  403f7c:	ret
  403f80:	sub	sp, sp, #0x10
  403f84:	str	x0, [sp, #8]
  403f88:	ldr	x0, [sp, #8]
  403f8c:	cmp	x0, #0x0
  403f90:	b.eq	403f9c <__fxstatat@plt+0x267c>  // b.none
  403f94:	ldr	x0, [sp, #8]
  403f98:	b	403fa4 <__fxstatat@plt+0x2684>
  403f9c:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  403fa0:	add	x0, x0, #0x2e0
  403fa4:	ldr	w0, [x0]
  403fa8:	add	sp, sp, #0x10
  403fac:	ret
  403fb0:	sub	sp, sp, #0x10
  403fb4:	str	x0, [sp, #8]
  403fb8:	str	w1, [sp, #4]
  403fbc:	ldr	x0, [sp, #8]
  403fc0:	cmp	x0, #0x0
  403fc4:	b.eq	403fd0 <__fxstatat@plt+0x26b0>  // b.none
  403fc8:	ldr	x0, [sp, #8]
  403fcc:	b	403fd8 <__fxstatat@plt+0x26b8>
  403fd0:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  403fd4:	add	x0, x0, #0x2e0
  403fd8:	ldr	w1, [sp, #4]
  403fdc:	str	w1, [x0]
  403fe0:	nop
  403fe4:	add	sp, sp, #0x10
  403fe8:	ret
  403fec:	sub	sp, sp, #0x30
  403ff0:	str	x0, [sp, #8]
  403ff4:	strb	w1, [sp, #7]
  403ff8:	str	w2, [sp]
  403ffc:	ldrb	w0, [sp, #7]
  404000:	strb	w0, [sp, #47]
  404004:	ldr	x0, [sp, #8]
  404008:	cmp	x0, #0x0
  40400c:	b.eq	404018 <__fxstatat@plt+0x26f8>  // b.none
  404010:	ldr	x0, [sp, #8]
  404014:	b	404020 <__fxstatat@plt+0x2700>
  404018:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  40401c:	add	x0, x0, #0x2e0
  404020:	add	x1, x0, #0x8
  404024:	ldrb	w0, [sp, #47]
  404028:	lsr	w0, w0, #5
  40402c:	and	w0, w0, #0xff
  404030:	and	x0, x0, #0xff
  404034:	lsl	x0, x0, #2
  404038:	add	x0, x1, x0
  40403c:	str	x0, [sp, #32]
  404040:	ldrb	w0, [sp, #47]
  404044:	and	w0, w0, #0x1f
  404048:	str	w0, [sp, #28]
  40404c:	ldr	x0, [sp, #32]
  404050:	ldr	w1, [x0]
  404054:	ldr	w0, [sp, #28]
  404058:	lsr	w0, w1, w0
  40405c:	and	w0, w0, #0x1
  404060:	str	w0, [sp, #24]
  404064:	ldr	x0, [sp, #32]
  404068:	ldr	w0, [x0]
  40406c:	ldr	w1, [sp]
  404070:	and	w2, w1, #0x1
  404074:	ldr	w1, [sp, #24]
  404078:	eor	w2, w2, w1
  40407c:	ldr	w1, [sp, #28]
  404080:	lsl	w1, w2, w1
  404084:	eor	w1, w0, w1
  404088:	ldr	x0, [sp, #32]
  40408c:	str	w1, [x0]
  404090:	ldr	w0, [sp, #24]
  404094:	add	sp, sp, #0x30
  404098:	ret
  40409c:	sub	sp, sp, #0x20
  4040a0:	str	x0, [sp, #8]
  4040a4:	str	w1, [sp, #4]
  4040a8:	ldr	x0, [sp, #8]
  4040ac:	cmp	x0, #0x0
  4040b0:	b.ne	4040c0 <__fxstatat@plt+0x27a0>  // b.any
  4040b4:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  4040b8:	add	x0, x0, #0x2e0
  4040bc:	str	x0, [sp, #8]
  4040c0:	ldr	x0, [sp, #8]
  4040c4:	ldr	w0, [x0, #4]
  4040c8:	str	w0, [sp, #28]
  4040cc:	ldr	x0, [sp, #8]
  4040d0:	ldr	w1, [sp, #4]
  4040d4:	str	w1, [x0, #4]
  4040d8:	ldr	w0, [sp, #28]
  4040dc:	add	sp, sp, #0x20
  4040e0:	ret
  4040e4:	stp	x29, x30, [sp, #-48]!
  4040e8:	mov	x29, sp
  4040ec:	str	x0, [sp, #40]
  4040f0:	str	x1, [sp, #32]
  4040f4:	str	x2, [sp, #24]
  4040f8:	ldr	x0, [sp, #40]
  4040fc:	cmp	x0, #0x0
  404100:	b.ne	404110 <__fxstatat@plt+0x27f0>  // b.any
  404104:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  404108:	add	x0, x0, #0x2e0
  40410c:	str	x0, [sp, #40]
  404110:	ldr	x0, [sp, #40]
  404114:	mov	w1, #0xa                   	// #10
  404118:	str	w1, [x0]
  40411c:	ldr	x0, [sp, #32]
  404120:	cmp	x0, #0x0
  404124:	b.eq	404134 <__fxstatat@plt+0x2814>  // b.none
  404128:	ldr	x0, [sp, #24]
  40412c:	cmp	x0, #0x0
  404130:	b.ne	404138 <__fxstatat@plt+0x2818>  // b.any
  404134:	bl	401750 <abort@plt>
  404138:	ldr	x0, [sp, #40]
  40413c:	ldr	x1, [sp, #32]
  404140:	str	x1, [x0, #40]
  404144:	ldr	x0, [sp, #40]
  404148:	ldr	x1, [sp, #24]
  40414c:	str	x1, [x0, #48]
  404150:	nop
  404154:	ldp	x29, x30, [sp], #48
  404158:	ret
  40415c:	stp	x29, x30, [sp, #-96]!
  404160:	mov	x29, sp
  404164:	mov	x1, x8
  404168:	str	w0, [sp, #28]
  40416c:	stp	xzr, xzr, [sp, #40]
  404170:	stp	xzr, xzr, [sp, #56]
  404174:	stp	xzr, xzr, [sp, #72]
  404178:	str	xzr, [sp, #88]
  40417c:	ldr	w0, [sp, #28]
  404180:	cmp	w0, #0xa
  404184:	b.ne	40418c <__fxstatat@plt+0x286c>  // b.any
  404188:	bl	401750 <abort@plt>
  40418c:	ldr	w0, [sp, #28]
  404190:	str	w0, [sp, #40]
  404194:	add	x0, sp, #0x28
  404198:	ldp	x2, x3, [x0]
  40419c:	stp	x2, x3, [x1]
  4041a0:	ldp	x2, x3, [x0, #16]
  4041a4:	stp	x2, x3, [x1, #16]
  4041a8:	ldp	x2, x3, [x0, #32]
  4041ac:	stp	x2, x3, [x1, #32]
  4041b0:	ldr	x0, [x0, #48]
  4041b4:	str	x0, [x1, #48]
  4041b8:	ldp	x29, x30, [sp], #96
  4041bc:	ret
  4041c0:	stp	x29, x30, [sp, #-48]!
  4041c4:	mov	x29, sp
  4041c8:	str	x0, [sp, #24]
  4041cc:	str	w1, [sp, #20]
  4041d0:	ldr	x0, [sp, #24]
  4041d4:	bl	4018f0 <gettext@plt>
  4041d8:	str	x0, [sp, #40]
  4041dc:	ldr	x1, [sp, #40]
  4041e0:	ldr	x0, [sp, #24]
  4041e4:	cmp	x1, x0
  4041e8:	b.eq	4041f4 <__fxstatat@plt+0x28d4>  // b.none
  4041ec:	ldr	x0, [sp, #40]
  4041f0:	b	40429c <__fxstatat@plt+0x297c>
  4041f4:	bl	40bf00 <__fxstatat@plt+0xa5e0>
  4041f8:	str	x0, [sp, #32]
  4041fc:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  404200:	add	x1, x0, #0xc68
  404204:	ldr	x0, [sp, #32]
  404208:	bl	40a04c <__fxstatat@plt+0x872c>
  40420c:	cmp	w0, #0x0
  404210:	b.ne	40423c <__fxstatat@plt+0x291c>  // b.any
  404214:	ldr	x0, [sp, #24]
  404218:	ldrb	w0, [x0]
  40421c:	cmp	w0, #0x60
  404220:	b.ne	404230 <__fxstatat@plt+0x2910>  // b.any
  404224:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  404228:	add	x0, x0, #0xc70
  40422c:	b	40429c <__fxstatat@plt+0x297c>
  404230:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  404234:	add	x0, x0, #0xc78
  404238:	b	40429c <__fxstatat@plt+0x297c>
  40423c:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  404240:	add	x1, x0, #0xc80
  404244:	ldr	x0, [sp, #32]
  404248:	bl	40a04c <__fxstatat@plt+0x872c>
  40424c:	cmp	w0, #0x0
  404250:	b.ne	40427c <__fxstatat@plt+0x295c>  // b.any
  404254:	ldr	x0, [sp, #24]
  404258:	ldrb	w0, [x0]
  40425c:	cmp	w0, #0x60
  404260:	b.ne	404270 <__fxstatat@plt+0x2950>  // b.any
  404264:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  404268:	add	x0, x0, #0xc88
  40426c:	b	40429c <__fxstatat@plt+0x297c>
  404270:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  404274:	add	x0, x0, #0xc90
  404278:	b	40429c <__fxstatat@plt+0x297c>
  40427c:	ldr	w0, [sp, #20]
  404280:	cmp	w0, #0x9
  404284:	b.ne	404294 <__fxstatat@plt+0x2974>  // b.any
  404288:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  40428c:	add	x0, x0, #0xc98
  404290:	b	40429c <__fxstatat@plt+0x297c>
  404294:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  404298:	add	x0, x0, #0xca0
  40429c:	ldp	x29, x30, [sp], #48
  4042a0:	ret
  4042a4:	sub	sp, sp, #0xf0
  4042a8:	stp	x29, x30, [sp, #16]
  4042ac:	add	x29, sp, #0x10
  4042b0:	str	x19, [sp, #32]
  4042b4:	str	x0, [sp, #104]
  4042b8:	str	x1, [sp, #96]
  4042bc:	str	x2, [sp, #88]
  4042c0:	str	x3, [sp, #80]
  4042c4:	str	w4, [sp, #76]
  4042c8:	str	w5, [sp, #72]
  4042cc:	str	x6, [sp, #64]
  4042d0:	str	x7, [sp, #56]
  4042d4:	str	xzr, [sp, #224]
  4042d8:	str	xzr, [sp, #216]
  4042dc:	str	xzr, [sp, #208]
  4042e0:	str	xzr, [sp, #200]
  4042e4:	strb	wzr, [sp, #199]
  4042e8:	bl	4017e0 <__ctype_get_mb_cur_max@plt>
  4042ec:	cmp	x0, #0x1
  4042f0:	cset	w0, eq  // eq = none
  4042f4:	strb	w0, [sp, #159]
  4042f8:	ldr	w0, [sp, #72]
  4042fc:	and	w0, w0, #0x2
  404300:	cmp	w0, #0x0
  404304:	cset	w0, ne  // ne = any
  404308:	strb	w0, [sp, #198]
  40430c:	strb	wzr, [sp, #197]
  404310:	strb	wzr, [sp, #196]
  404314:	mov	w0, #0x1                   	// #1
  404318:	strb	w0, [sp, #195]
  40431c:	ldr	w0, [sp, #76]
  404320:	cmp	w0, #0xa
  404324:	b.hi	4045c0 <__fxstatat@plt+0x2ca0>  // b.pmore
  404328:	ldr	w0, [sp, #76]
  40432c:	cmp	w0, #0x8
  404330:	b.cs	404464 <__fxstatat@plt+0x2b44>  // b.hs, b.nlast
  404334:	ldr	w0, [sp, #76]
  404338:	cmp	w0, #0x7
  40433c:	b.eq	404454 <__fxstatat@plt+0x2b34>  // b.none
  404340:	ldr	w0, [sp, #76]
  404344:	cmp	w0, #0x7
  404348:	b.hi	4045c0 <__fxstatat@plt+0x2ca0>  // b.pmore
  40434c:	ldr	w0, [sp, #76]
  404350:	cmp	w0, #0x6
  404354:	b.eq	4043e0 <__fxstatat@plt+0x2ac0>  // b.none
  404358:	ldr	w0, [sp, #76]
  40435c:	cmp	w0, #0x6
  404360:	b.hi	4045c0 <__fxstatat@plt+0x2ca0>  // b.pmore
  404364:	ldr	w0, [sp, #76]
  404368:	cmp	w0, #0x5
  40436c:	b.eq	4043f0 <__fxstatat@plt+0x2ad0>  // b.none
  404370:	ldr	w0, [sp, #76]
  404374:	cmp	w0, #0x5
  404378:	b.hi	4045c0 <__fxstatat@plt+0x2ca0>  // b.pmore
  40437c:	ldr	w0, [sp, #76]
  404380:	cmp	w0, #0x4
  404384:	b.eq	404538 <__fxstatat@plt+0x2c18>  // b.none
  404388:	ldr	w0, [sp, #76]
  40438c:	cmp	w0, #0x4
  404390:	b.hi	4045c0 <__fxstatat@plt+0x2ca0>  // b.pmore
  404394:	ldr	w0, [sp, #76]
  404398:	cmp	w0, #0x3
  40439c:	b.eq	404528 <__fxstatat@plt+0x2c08>  // b.none
  4043a0:	ldr	w0, [sp, #76]
  4043a4:	cmp	w0, #0x3
  4043a8:	b.hi	4045c0 <__fxstatat@plt+0x2ca0>  // b.pmore
  4043ac:	ldr	w0, [sp, #76]
  4043b0:	cmp	w0, #0x2
  4043b4:	b.eq	404554 <__fxstatat@plt+0x2c34>  // b.none
  4043b8:	ldr	w0, [sp, #76]
  4043bc:	cmp	w0, #0x2
  4043c0:	b.hi	4045c0 <__fxstatat@plt+0x2ca0>  // b.pmore
  4043c4:	ldr	w0, [sp, #76]
  4043c8:	cmp	w0, #0x0
  4043cc:	b.eq	4045b8 <__fxstatat@plt+0x2c98>  // b.none
  4043d0:	ldr	w0, [sp, #76]
  4043d4:	cmp	w0, #0x1
  4043d8:	b.eq	404530 <__fxstatat@plt+0x2c10>  // b.none
  4043dc:	b	4045c0 <__fxstatat@plt+0x2ca0>
  4043e0:	mov	w0, #0x5                   	// #5
  4043e4:	str	w0, [sp, #76]
  4043e8:	mov	w0, #0x1                   	// #1
  4043ec:	strb	w0, [sp, #198]
  4043f0:	ldrb	w0, [sp, #198]
  4043f4:	eor	w0, w0, #0x1
  4043f8:	and	w0, w0, #0xff
  4043fc:	cmp	w0, #0x0
  404400:	b.eq	404434 <__fxstatat@plt+0x2b14>  // b.none
  404404:	ldr	x1, [sp, #224]
  404408:	ldr	x0, [sp, #96]
  40440c:	cmp	x1, x0
  404410:	b.cs	404428 <__fxstatat@plt+0x2b08>  // b.hs, b.nlast
  404414:	ldr	x1, [sp, #104]
  404418:	ldr	x0, [sp, #224]
  40441c:	add	x0, x1, x0
  404420:	mov	w1, #0x22                  	// #34
  404424:	strb	w1, [x0]
  404428:	ldr	x0, [sp, #224]
  40442c:	add	x0, x0, #0x1
  404430:	str	x0, [sp, #224]
  404434:	mov	w0, #0x1                   	// #1
  404438:	strb	w0, [sp, #199]
  40443c:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  404440:	add	x0, x0, #0xc98
  404444:	str	x0, [sp, #208]
  404448:	mov	x0, #0x1                   	// #1
  40444c:	str	x0, [sp, #200]
  404450:	b	4045c4 <__fxstatat@plt+0x2ca4>
  404454:	mov	w0, #0x1                   	// #1
  404458:	strb	w0, [sp, #199]
  40445c:	strb	wzr, [sp, #198]
  404460:	b	4045c4 <__fxstatat@plt+0x2ca4>
  404464:	ldr	w0, [sp, #76]
  404468:	cmp	w0, #0xa
  40446c:	b.eq	404498 <__fxstatat@plt+0x2b78>  // b.none
  404470:	ldr	w1, [sp, #76]
  404474:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  404478:	add	x0, x0, #0xca8
  40447c:	bl	4041c0 <__fxstatat@plt+0x28a0>
  404480:	str	x0, [sp, #56]
  404484:	ldr	w1, [sp, #76]
  404488:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  40448c:	add	x0, x0, #0xca0
  404490:	bl	4041c0 <__fxstatat@plt+0x28a0>
  404494:	str	x0, [sp, #240]
  404498:	ldrb	w0, [sp, #198]
  40449c:	eor	w0, w0, #0x1
  4044a0:	and	w0, w0, #0xff
  4044a4:	cmp	w0, #0x0
  4044a8:	b.eq	404508 <__fxstatat@plt+0x2be8>  // b.none
  4044ac:	ldr	x0, [sp, #56]
  4044b0:	str	x0, [sp, #208]
  4044b4:	b	4044f8 <__fxstatat@plt+0x2bd8>
  4044b8:	ldr	x1, [sp, #224]
  4044bc:	ldr	x0, [sp, #96]
  4044c0:	cmp	x1, x0
  4044c4:	b.cs	4044e0 <__fxstatat@plt+0x2bc0>  // b.hs, b.nlast
  4044c8:	ldr	x1, [sp, #104]
  4044cc:	ldr	x0, [sp, #224]
  4044d0:	add	x0, x1, x0
  4044d4:	ldr	x1, [sp, #208]
  4044d8:	ldrb	w1, [x1]
  4044dc:	strb	w1, [x0]
  4044e0:	ldr	x0, [sp, #224]
  4044e4:	add	x0, x0, #0x1
  4044e8:	str	x0, [sp, #224]
  4044ec:	ldr	x0, [sp, #208]
  4044f0:	add	x0, x0, #0x1
  4044f4:	str	x0, [sp, #208]
  4044f8:	ldr	x0, [sp, #208]
  4044fc:	ldrb	w0, [x0]
  404500:	cmp	w0, #0x0
  404504:	b.ne	4044b8 <__fxstatat@plt+0x2b98>  // b.any
  404508:	mov	w0, #0x1                   	// #1
  40450c:	strb	w0, [sp, #199]
  404510:	ldr	x0, [sp, #240]
  404514:	str	x0, [sp, #208]
  404518:	ldr	x0, [sp, #208]
  40451c:	bl	4015a0 <strlen@plt>
  404520:	str	x0, [sp, #200]
  404524:	b	4045c4 <__fxstatat@plt+0x2ca4>
  404528:	mov	w0, #0x1                   	// #1
  40452c:	strb	w0, [sp, #199]
  404530:	mov	w0, #0x1                   	// #1
  404534:	strb	w0, [sp, #198]
  404538:	ldrb	w0, [sp, #198]
  40453c:	eor	w0, w0, #0x1
  404540:	and	w0, w0, #0xff
  404544:	cmp	w0, #0x0
  404548:	b.eq	404554 <__fxstatat@plt+0x2c34>  // b.none
  40454c:	mov	w0, #0x1                   	// #1
  404550:	strb	w0, [sp, #199]
  404554:	mov	w0, #0x2                   	// #2
  404558:	str	w0, [sp, #76]
  40455c:	ldrb	w0, [sp, #198]
  404560:	eor	w0, w0, #0x1
  404564:	and	w0, w0, #0xff
  404568:	cmp	w0, #0x0
  40456c:	b.eq	4045a0 <__fxstatat@plt+0x2c80>  // b.none
  404570:	ldr	x1, [sp, #224]
  404574:	ldr	x0, [sp, #96]
  404578:	cmp	x1, x0
  40457c:	b.cs	404594 <__fxstatat@plt+0x2c74>  // b.hs, b.nlast
  404580:	ldr	x1, [sp, #104]
  404584:	ldr	x0, [sp, #224]
  404588:	add	x0, x1, x0
  40458c:	mov	w1, #0x27                  	// #39
  404590:	strb	w1, [x0]
  404594:	ldr	x0, [sp, #224]
  404598:	add	x0, x0, #0x1
  40459c:	str	x0, [sp, #224]
  4045a0:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  4045a4:	add	x0, x0, #0xca0
  4045a8:	str	x0, [sp, #208]
  4045ac:	mov	x0, #0x1                   	// #1
  4045b0:	str	x0, [sp, #200]
  4045b4:	b	4045c4 <__fxstatat@plt+0x2ca4>
  4045b8:	strb	wzr, [sp, #198]
  4045bc:	b	4045c4 <__fxstatat@plt+0x2ca4>
  4045c0:	bl	401750 <abort@plt>
  4045c4:	str	xzr, [sp, #232]
  4045c8:	b	405480 <__fxstatat@plt+0x3b60>
  4045cc:	strb	wzr, [sp, #192]
  4045d0:	strb	wzr, [sp, #191]
  4045d4:	strb	wzr, [sp, #190]
  4045d8:	ldrb	w0, [sp, #199]
  4045dc:	cmp	w0, #0x0
  4045e0:	b.eq	404674 <__fxstatat@plt+0x2d54>  // b.none
  4045e4:	ldr	w0, [sp, #76]
  4045e8:	cmp	w0, #0x2
  4045ec:	b.eq	404674 <__fxstatat@plt+0x2d54>  // b.none
  4045f0:	ldr	x0, [sp, #200]
  4045f4:	cmp	x0, #0x0
  4045f8:	b.eq	404674 <__fxstatat@plt+0x2d54>  // b.none
  4045fc:	ldr	x1, [sp, #232]
  404600:	ldr	x0, [sp, #200]
  404604:	add	x19, x1, x0
  404608:	ldr	x0, [sp, #80]
  40460c:	cmn	x0, #0x1
  404610:	b.ne	404634 <__fxstatat@plt+0x2d14>  // b.any
  404614:	ldr	x0, [sp, #200]
  404618:	cmp	x0, #0x1
  40461c:	b.ls	404634 <__fxstatat@plt+0x2d14>  // b.plast
  404620:	ldr	x0, [sp, #88]
  404624:	bl	4015a0 <strlen@plt>
  404628:	str	x0, [sp, #80]
  40462c:	ldr	x0, [sp, #80]
  404630:	b	404638 <__fxstatat@plt+0x2d18>
  404634:	ldr	x0, [sp, #80]
  404638:	cmp	x0, x19
  40463c:	b.cc	404674 <__fxstatat@plt+0x2d54>  // b.lo, b.ul, b.last
  404640:	ldr	x1, [sp, #88]
  404644:	ldr	x0, [sp, #232]
  404648:	add	x0, x1, x0
  40464c:	ldr	x2, [sp, #200]
  404650:	ldr	x1, [sp, #208]
  404654:	bl	401770 <memcmp@plt>
  404658:	cmp	w0, #0x0
  40465c:	b.ne	404674 <__fxstatat@plt+0x2d54>  // b.any
  404660:	ldrb	w0, [sp, #198]
  404664:	cmp	w0, #0x0
  404668:	b.ne	405618 <__fxstatat@plt+0x3cf8>  // b.any
  40466c:	mov	w0, #0x1                   	// #1
  404670:	strb	w0, [sp, #192]
  404674:	ldr	x1, [sp, #88]
  404678:	ldr	x0, [sp, #232]
  40467c:	add	x0, x1, x0
  404680:	ldrb	w0, [x0]
  404684:	strb	w0, [sp, #194]
  404688:	ldrb	w0, [sp, #194]
  40468c:	cmp	w0, #0x7e
  404690:	b.hi	404c88 <__fxstatat@plt+0x3368>  // b.pmore
  404694:	adrp	x1, 40d000 <__fxstatat@plt+0xb6e0>
  404698:	add	x1, x1, #0xcac
  40469c:	ldr	w0, [x1, w0, uxtw #2]
  4046a0:	adr	x1, 4046ac <__fxstatat@plt+0x2d8c>
  4046a4:	add	x0, x1, w0, sxtw #2
  4046a8:	br	x0
  4046ac:	ldrb	w0, [sp, #199]
  4046b0:	cmp	w0, #0x0
  4046b4:	b.eq	404878 <__fxstatat@plt+0x2f58>  // b.none
  4046b8:	ldrb	w0, [sp, #198]
  4046bc:	cmp	w0, #0x0
  4046c0:	b.ne	405620 <__fxstatat@plt+0x3d00>  // b.any
  4046c4:	mov	w0, #0x1                   	// #1
  4046c8:	strb	w0, [sp, #191]
  4046cc:	ldr	w0, [sp, #76]
  4046d0:	cmp	w0, #0x2
  4046d4:	b.ne	404784 <__fxstatat@plt+0x2e64>  // b.any
  4046d8:	ldrb	w0, [sp, #197]
  4046dc:	eor	w0, w0, #0x1
  4046e0:	and	w0, w0, #0xff
  4046e4:	cmp	w0, #0x0
  4046e8:	b.eq	404784 <__fxstatat@plt+0x2e64>  // b.none
  4046ec:	ldr	x1, [sp, #224]
  4046f0:	ldr	x0, [sp, #96]
  4046f4:	cmp	x1, x0
  4046f8:	b.cs	404710 <__fxstatat@plt+0x2df0>  // b.hs, b.nlast
  4046fc:	ldr	x1, [sp, #104]
  404700:	ldr	x0, [sp, #224]
  404704:	add	x0, x1, x0
  404708:	mov	w1, #0x27                  	// #39
  40470c:	strb	w1, [x0]
  404710:	ldr	x0, [sp, #224]
  404714:	add	x0, x0, #0x1
  404718:	str	x0, [sp, #224]
  40471c:	ldr	x1, [sp, #224]
  404720:	ldr	x0, [sp, #96]
  404724:	cmp	x1, x0
  404728:	b.cs	404740 <__fxstatat@plt+0x2e20>  // b.hs, b.nlast
  40472c:	ldr	x1, [sp, #104]
  404730:	ldr	x0, [sp, #224]
  404734:	add	x0, x1, x0
  404738:	mov	w1, #0x24                  	// #36
  40473c:	strb	w1, [x0]
  404740:	ldr	x0, [sp, #224]
  404744:	add	x0, x0, #0x1
  404748:	str	x0, [sp, #224]
  40474c:	ldr	x1, [sp, #224]
  404750:	ldr	x0, [sp, #96]
  404754:	cmp	x1, x0
  404758:	b.cs	404770 <__fxstatat@plt+0x2e50>  // b.hs, b.nlast
  40475c:	ldr	x1, [sp, #104]
  404760:	ldr	x0, [sp, #224]
  404764:	add	x0, x1, x0
  404768:	mov	w1, #0x27                  	// #39
  40476c:	strb	w1, [x0]
  404770:	ldr	x0, [sp, #224]
  404774:	add	x0, x0, #0x1
  404778:	str	x0, [sp, #224]
  40477c:	mov	w0, #0x1                   	// #1
  404780:	strb	w0, [sp, #197]
  404784:	ldr	x1, [sp, #224]
  404788:	ldr	x0, [sp, #96]
  40478c:	cmp	x1, x0
  404790:	b.cs	4047a8 <__fxstatat@plt+0x2e88>  // b.hs, b.nlast
  404794:	ldr	x1, [sp, #104]
  404798:	ldr	x0, [sp, #224]
  40479c:	add	x0, x1, x0
  4047a0:	mov	w1, #0x5c                  	// #92
  4047a4:	strb	w1, [x0]
  4047a8:	ldr	x0, [sp, #224]
  4047ac:	add	x0, x0, #0x1
  4047b0:	str	x0, [sp, #224]
  4047b4:	ldr	w0, [sp, #76]
  4047b8:	cmp	w0, #0x2
  4047bc:	b.eq	40486c <__fxstatat@plt+0x2f4c>  // b.none
  4047c0:	ldr	x0, [sp, #232]
  4047c4:	add	x0, x0, #0x1
  4047c8:	ldr	x1, [sp, #80]
  4047cc:	cmp	x1, x0
  4047d0:	b.ls	40486c <__fxstatat@plt+0x2f4c>  // b.plast
  4047d4:	ldr	x0, [sp, #232]
  4047d8:	add	x0, x0, #0x1
  4047dc:	ldr	x1, [sp, #88]
  4047e0:	add	x0, x1, x0
  4047e4:	ldrb	w0, [x0]
  4047e8:	cmp	w0, #0x2f
  4047ec:	b.ls	40486c <__fxstatat@plt+0x2f4c>  // b.plast
  4047f0:	ldr	x0, [sp, #232]
  4047f4:	add	x0, x0, #0x1
  4047f8:	ldr	x1, [sp, #88]
  4047fc:	add	x0, x1, x0
  404800:	ldrb	w0, [x0]
  404804:	cmp	w0, #0x39
  404808:	b.hi	40486c <__fxstatat@plt+0x2f4c>  // b.pmore
  40480c:	ldr	x1, [sp, #224]
  404810:	ldr	x0, [sp, #96]
  404814:	cmp	x1, x0
  404818:	b.cs	404830 <__fxstatat@plt+0x2f10>  // b.hs, b.nlast
  40481c:	ldr	x1, [sp, #104]
  404820:	ldr	x0, [sp, #224]
  404824:	add	x0, x1, x0
  404828:	mov	w1, #0x30                  	// #48
  40482c:	strb	w1, [x0]
  404830:	ldr	x0, [sp, #224]
  404834:	add	x0, x0, #0x1
  404838:	str	x0, [sp, #224]
  40483c:	ldr	x1, [sp, #224]
  404840:	ldr	x0, [sp, #96]
  404844:	cmp	x1, x0
  404848:	b.cs	404860 <__fxstatat@plt+0x2f40>  // b.hs, b.nlast
  40484c:	ldr	x1, [sp, #104]
  404850:	ldr	x0, [sp, #224]
  404854:	add	x0, x1, x0
  404858:	mov	w1, #0x30                  	// #48
  40485c:	strb	w1, [x0]
  404860:	ldr	x0, [sp, #224]
  404864:	add	x0, x0, #0x1
  404868:	str	x0, [sp, #224]
  40486c:	mov	w0, #0x30                  	// #48
  404870:	strb	w0, [sp, #194]
  404874:	b	4051d8 <__fxstatat@plt+0x38b8>
  404878:	ldr	w0, [sp, #72]
  40487c:	and	w0, w0, #0x1
  404880:	cmp	w0, #0x0
  404884:	b.eq	4051d8 <__fxstatat@plt+0x38b8>  // b.none
  404888:	b	405474 <__fxstatat@plt+0x3b54>
  40488c:	ldr	w0, [sp, #76]
  404890:	cmp	w0, #0x2
  404894:	b.eq	4048a8 <__fxstatat@plt+0x2f88>  // b.none
  404898:	ldr	w0, [sp, #76]
  40489c:	cmp	w0, #0x5
  4048a0:	b.eq	4048b8 <__fxstatat@plt+0x2f98>  // b.none
  4048a4:	b	404a50 <__fxstatat@plt+0x3130>
  4048a8:	ldrb	w0, [sp, #198]
  4048ac:	cmp	w0, #0x0
  4048b0:	b.eq	404a44 <__fxstatat@plt+0x3124>  // b.none
  4048b4:	b	405654 <__fxstatat@plt+0x3d34>
  4048b8:	ldr	w0, [sp, #72]
  4048bc:	and	w0, w0, #0x4
  4048c0:	cmp	w0, #0x0
  4048c4:	b.eq	404a4c <__fxstatat@plt+0x312c>  // b.none
  4048c8:	ldr	x0, [sp, #232]
  4048cc:	add	x0, x0, #0x2
  4048d0:	ldr	x1, [sp, #80]
  4048d4:	cmp	x1, x0
  4048d8:	b.ls	404a4c <__fxstatat@plt+0x312c>  // b.plast
  4048dc:	ldr	x0, [sp, #232]
  4048e0:	add	x0, x0, #0x1
  4048e4:	ldr	x1, [sp, #88]
  4048e8:	add	x0, x1, x0
  4048ec:	ldrb	w0, [x0]
  4048f0:	cmp	w0, #0x3f
  4048f4:	b.ne	404a4c <__fxstatat@plt+0x312c>  // b.any
  4048f8:	ldr	x0, [sp, #232]
  4048fc:	add	x0, x0, #0x2
  404900:	ldr	x1, [sp, #88]
  404904:	add	x0, x1, x0
  404908:	ldrb	w0, [x0]
  40490c:	cmp	w0, #0x3e
  404910:	cset	w1, hi  // hi = pmore
  404914:	and	w1, w1, #0xff
  404918:	cmp	w1, #0x0
  40491c:	b.ne	404a3c <__fxstatat@plt+0x311c>  // b.any
  404920:	mov	x1, #0x1                   	// #1
  404924:	lsl	x1, x1, x0
  404928:	mov	x0, #0xa38200000000        	// #179778741075968
  40492c:	movk	x0, #0x7000, lsl #48
  404930:	and	x0, x1, x0
  404934:	cmp	x0, #0x0
  404938:	cset	w0, ne  // ne = any
  40493c:	and	w0, w0, #0xff
  404940:	cmp	w0, #0x0
  404944:	b.eq	404a3c <__fxstatat@plt+0x311c>  // b.none
  404948:	ldrb	w0, [sp, #198]
  40494c:	cmp	w0, #0x0
  404950:	b.ne	405628 <__fxstatat@plt+0x3d08>  // b.any
  404954:	ldr	x0, [sp, #232]
  404958:	add	x0, x0, #0x2
  40495c:	ldr	x1, [sp, #88]
  404960:	add	x0, x1, x0
  404964:	ldrb	w0, [x0]
  404968:	strb	w0, [sp, #194]
  40496c:	ldr	x0, [sp, #232]
  404970:	add	x0, x0, #0x2
  404974:	str	x0, [sp, #232]
  404978:	ldr	x1, [sp, #224]
  40497c:	ldr	x0, [sp, #96]
  404980:	cmp	x1, x0
  404984:	b.cs	40499c <__fxstatat@plt+0x307c>  // b.hs, b.nlast
  404988:	ldr	x1, [sp, #104]
  40498c:	ldr	x0, [sp, #224]
  404990:	add	x0, x1, x0
  404994:	mov	w1, #0x3f                  	// #63
  404998:	strb	w1, [x0]
  40499c:	ldr	x0, [sp, #224]
  4049a0:	add	x0, x0, #0x1
  4049a4:	str	x0, [sp, #224]
  4049a8:	ldr	x1, [sp, #224]
  4049ac:	ldr	x0, [sp, #96]
  4049b0:	cmp	x1, x0
  4049b4:	b.cs	4049cc <__fxstatat@plt+0x30ac>  // b.hs, b.nlast
  4049b8:	ldr	x1, [sp, #104]
  4049bc:	ldr	x0, [sp, #224]
  4049c0:	add	x0, x1, x0
  4049c4:	mov	w1, #0x22                  	// #34
  4049c8:	strb	w1, [x0]
  4049cc:	ldr	x0, [sp, #224]
  4049d0:	add	x0, x0, #0x1
  4049d4:	str	x0, [sp, #224]
  4049d8:	ldr	x1, [sp, #224]
  4049dc:	ldr	x0, [sp, #96]
  4049e0:	cmp	x1, x0
  4049e4:	b.cs	4049fc <__fxstatat@plt+0x30dc>  // b.hs, b.nlast
  4049e8:	ldr	x1, [sp, #104]
  4049ec:	ldr	x0, [sp, #224]
  4049f0:	add	x0, x1, x0
  4049f4:	mov	w1, #0x22                  	// #34
  4049f8:	strb	w1, [x0]
  4049fc:	ldr	x0, [sp, #224]
  404a00:	add	x0, x0, #0x1
  404a04:	str	x0, [sp, #224]
  404a08:	ldr	x1, [sp, #224]
  404a0c:	ldr	x0, [sp, #96]
  404a10:	cmp	x1, x0
  404a14:	b.cs	404a2c <__fxstatat@plt+0x310c>  // b.hs, b.nlast
  404a18:	ldr	x1, [sp, #104]
  404a1c:	ldr	x0, [sp, #224]
  404a20:	add	x0, x1, x0
  404a24:	mov	w1, #0x3f                  	// #63
  404a28:	strb	w1, [x0]
  404a2c:	ldr	x0, [sp, #224]
  404a30:	add	x0, x0, #0x1
  404a34:	str	x0, [sp, #224]
  404a38:	b	404a40 <__fxstatat@plt+0x3120>
  404a3c:	nop
  404a40:	b	404a4c <__fxstatat@plt+0x312c>
  404a44:	nop
  404a48:	b	405204 <__fxstatat@plt+0x38e4>
  404a4c:	nop
  404a50:	b	405204 <__fxstatat@plt+0x38e4>
  404a54:	mov	w0, #0x61                  	// #97
  404a58:	strb	w0, [sp, #193]
  404a5c:	b	404b10 <__fxstatat@plt+0x31f0>
  404a60:	mov	w0, #0x62                  	// #98
  404a64:	strb	w0, [sp, #193]
  404a68:	b	404b10 <__fxstatat@plt+0x31f0>
  404a6c:	mov	w0, #0x66                  	// #102
  404a70:	strb	w0, [sp, #193]
  404a74:	b	404b10 <__fxstatat@plt+0x31f0>
  404a78:	mov	w0, #0x6e                  	// #110
  404a7c:	strb	w0, [sp, #193]
  404a80:	b	404af4 <__fxstatat@plt+0x31d4>
  404a84:	mov	w0, #0x72                  	// #114
  404a88:	strb	w0, [sp, #193]
  404a8c:	b	404af4 <__fxstatat@plt+0x31d4>
  404a90:	mov	w0, #0x74                  	// #116
  404a94:	strb	w0, [sp, #193]
  404a98:	b	404af4 <__fxstatat@plt+0x31d4>
  404a9c:	mov	w0, #0x76                  	// #118
  404aa0:	strb	w0, [sp, #193]
  404aa4:	b	404b10 <__fxstatat@plt+0x31f0>
  404aa8:	ldrb	w0, [sp, #194]
  404aac:	strb	w0, [sp, #193]
  404ab0:	ldr	w0, [sp, #76]
  404ab4:	cmp	w0, #0x2
  404ab8:	b.ne	404acc <__fxstatat@plt+0x31ac>  // b.any
  404abc:	ldrb	w0, [sp, #198]
  404ac0:	cmp	w0, #0x0
  404ac4:	b.eq	405394 <__fxstatat@plt+0x3a74>  // b.none
  404ac8:	b	405654 <__fxstatat@plt+0x3d34>
  404acc:	ldrb	w0, [sp, #199]
  404ad0:	cmp	w0, #0x0
  404ad4:	b.eq	404af0 <__fxstatat@plt+0x31d0>  // b.none
  404ad8:	ldrb	w0, [sp, #198]
  404adc:	cmp	w0, #0x0
  404ae0:	b.eq	404af0 <__fxstatat@plt+0x31d0>  // b.none
  404ae4:	ldr	x0, [sp, #200]
  404ae8:	cmp	x0, #0x0
  404aec:	b.ne	40539c <__fxstatat@plt+0x3a7c>  // b.any
  404af0:	nop
  404af4:	ldr	w0, [sp, #76]
  404af8:	cmp	w0, #0x2
  404afc:	b.ne	404b0c <__fxstatat@plt+0x31ec>  // b.any
  404b00:	ldrb	w0, [sp, #198]
  404b04:	cmp	w0, #0x0
  404b08:	b.ne	405630 <__fxstatat@plt+0x3d10>  // b.any
  404b0c:	nop
  404b10:	ldrb	w0, [sp, #199]
  404b14:	cmp	w0, #0x0
  404b18:	b.eq	4051e0 <__fxstatat@plt+0x38c0>  // b.none
  404b1c:	ldrb	w0, [sp, #193]
  404b20:	strb	w0, [sp, #194]
  404b24:	b	405294 <__fxstatat@plt+0x3974>
  404b28:	ldr	x0, [sp, #80]
  404b2c:	cmn	x0, #0x1
  404b30:	b.ne	404b50 <__fxstatat@plt+0x3230>  // b.any
  404b34:	ldr	x0, [sp, #88]
  404b38:	add	x0, x0, #0x1
  404b3c:	ldrb	w0, [x0]
  404b40:	cmp	w0, #0x0
  404b44:	cset	w0, ne  // ne = any
  404b48:	and	w0, w0, #0xff
  404b4c:	b	404b60 <__fxstatat@plt+0x3240>
  404b50:	ldr	x0, [sp, #80]
  404b54:	cmp	x0, #0x1
  404b58:	cset	w0, ne  // ne = any
  404b5c:	and	w0, w0, #0xff
  404b60:	cmp	w0, #0x0
  404b64:	b.ne	4051e8 <__fxstatat@plt+0x38c8>  // b.any
  404b68:	ldr	x0, [sp, #232]
  404b6c:	cmp	x0, #0x0
  404b70:	b.ne	4051f0 <__fxstatat@plt+0x38d0>  // b.any
  404b74:	mov	w0, #0x1                   	// #1
  404b78:	strb	w0, [sp, #190]
  404b7c:	ldr	w0, [sp, #76]
  404b80:	cmp	w0, #0x2
  404b84:	b.ne	4051f8 <__fxstatat@plt+0x38d8>  // b.any
  404b88:	ldrb	w0, [sp, #198]
  404b8c:	cmp	w0, #0x0
  404b90:	b.eq	4051f8 <__fxstatat@plt+0x38d8>  // b.none
  404b94:	b	405654 <__fxstatat@plt+0x3d34>
  404b98:	mov	w0, #0x1                   	// #1
  404b9c:	strb	w0, [sp, #196]
  404ba0:	mov	w0, #0x1                   	// #1
  404ba4:	strb	w0, [sp, #190]
  404ba8:	ldr	w0, [sp, #76]
  404bac:	cmp	w0, #0x2
  404bb0:	b.ne	405200 <__fxstatat@plt+0x38e0>  // b.any
  404bb4:	ldrb	w0, [sp, #198]
  404bb8:	cmp	w0, #0x0
  404bbc:	b.ne	405638 <__fxstatat@plt+0x3d18>  // b.any
  404bc0:	ldr	x0, [sp, #96]
  404bc4:	cmp	x0, #0x0
  404bc8:	b.eq	404be4 <__fxstatat@plt+0x32c4>  // b.none
  404bcc:	ldr	x0, [sp, #216]
  404bd0:	cmp	x0, #0x0
  404bd4:	b.ne	404be4 <__fxstatat@plt+0x32c4>  // b.any
  404bd8:	ldr	x0, [sp, #96]
  404bdc:	str	x0, [sp, #216]
  404be0:	str	xzr, [sp, #96]
  404be4:	ldr	x1, [sp, #224]
  404be8:	ldr	x0, [sp, #96]
  404bec:	cmp	x1, x0
  404bf0:	b.cs	404c08 <__fxstatat@plt+0x32e8>  // b.hs, b.nlast
  404bf4:	ldr	x1, [sp, #104]
  404bf8:	ldr	x0, [sp, #224]
  404bfc:	add	x0, x1, x0
  404c00:	mov	w1, #0x27                  	// #39
  404c04:	strb	w1, [x0]
  404c08:	ldr	x0, [sp, #224]
  404c0c:	add	x0, x0, #0x1
  404c10:	str	x0, [sp, #224]
  404c14:	ldr	x1, [sp, #224]
  404c18:	ldr	x0, [sp, #96]
  404c1c:	cmp	x1, x0
  404c20:	b.cs	404c38 <__fxstatat@plt+0x3318>  // b.hs, b.nlast
  404c24:	ldr	x1, [sp, #104]
  404c28:	ldr	x0, [sp, #224]
  404c2c:	add	x0, x1, x0
  404c30:	mov	w1, #0x5c                  	// #92
  404c34:	strb	w1, [x0]
  404c38:	ldr	x0, [sp, #224]
  404c3c:	add	x0, x0, #0x1
  404c40:	str	x0, [sp, #224]
  404c44:	ldr	x1, [sp, #224]
  404c48:	ldr	x0, [sp, #96]
  404c4c:	cmp	x1, x0
  404c50:	b.cs	404c68 <__fxstatat@plt+0x3348>  // b.hs, b.nlast
  404c54:	ldr	x1, [sp, #104]
  404c58:	ldr	x0, [sp, #224]
  404c5c:	add	x0, x1, x0
  404c60:	mov	w1, #0x27                  	// #39
  404c64:	strb	w1, [x0]
  404c68:	ldr	x0, [sp, #224]
  404c6c:	add	x0, x0, #0x1
  404c70:	str	x0, [sp, #224]
  404c74:	strb	wzr, [sp, #197]
  404c78:	b	405200 <__fxstatat@plt+0x38e0>
  404c7c:	mov	w0, #0x1                   	// #1
  404c80:	strb	w0, [sp, #190]
  404c84:	b	405204 <__fxstatat@plt+0x38e4>
  404c88:	ldrb	w0, [sp, #159]
  404c8c:	cmp	w0, #0x0
  404c90:	b.eq	404cc8 <__fxstatat@plt+0x33a8>  // b.none
  404c94:	mov	x0, #0x1                   	// #1
  404c98:	str	x0, [sp, #176]
  404c9c:	bl	4017b0 <__ctype_b_loc@plt>
  404ca0:	ldr	x1, [x0]
  404ca4:	ldrb	w0, [sp, #194]
  404ca8:	lsl	x0, x0, #1
  404cac:	add	x0, x1, x0
  404cb0:	ldrh	w0, [x0]
  404cb4:	and	w0, w0, #0x4000
  404cb8:	cmp	w0, #0x0
  404cbc:	cset	w0, ne  // ne = any
  404cc0:	strb	w0, [sp, #175]
  404cc4:	b	404ea4 <__fxstatat@plt+0x3584>
  404cc8:	add	x0, sp, #0x80
  404ccc:	mov	x2, #0x8                   	// #8
  404cd0:	mov	w1, #0x0                   	// #0
  404cd4:	bl	4016c0 <memset@plt>
  404cd8:	str	xzr, [sp, #176]
  404cdc:	mov	w0, #0x1                   	// #1
  404ce0:	strb	w0, [sp, #175]
  404ce4:	ldr	x0, [sp, #80]
  404ce8:	cmn	x0, #0x1
  404cec:	b.ne	404cfc <__fxstatat@plt+0x33dc>  // b.any
  404cf0:	ldr	x0, [sp, #88]
  404cf4:	bl	4015a0 <strlen@plt>
  404cf8:	str	x0, [sp, #80]
  404cfc:	ldr	x1, [sp, #232]
  404d00:	ldr	x0, [sp, #176]
  404d04:	add	x0, x1, x0
  404d08:	ldr	x1, [sp, #88]
  404d0c:	add	x4, x1, x0
  404d10:	ldr	x1, [sp, #232]
  404d14:	ldr	x0, [sp, #176]
  404d18:	add	x0, x1, x0
  404d1c:	ldr	x1, [sp, #80]
  404d20:	sub	x1, x1, x0
  404d24:	add	x2, sp, #0x80
  404d28:	add	x0, sp, #0x7c
  404d2c:	mov	x3, x2
  404d30:	mov	x2, x1
  404d34:	mov	x1, x4
  404d38:	bl	409fa8 <__fxstatat@plt+0x8688>
  404d3c:	str	x0, [sp, #144]
  404d40:	ldr	x0, [sp, #144]
  404d44:	cmp	x0, #0x0
  404d48:	b.eq	404e98 <__fxstatat@plt+0x3578>  // b.none
  404d4c:	ldr	x0, [sp, #144]
  404d50:	cmn	x0, #0x1
  404d54:	b.ne	404d60 <__fxstatat@plt+0x3440>  // b.any
  404d58:	strb	wzr, [sp, #175]
  404d5c:	b	404ea4 <__fxstatat@plt+0x3584>
  404d60:	ldr	x0, [sp, #144]
  404d64:	cmn	x0, #0x2
  404d68:	b.ne	404dbc <__fxstatat@plt+0x349c>  // b.any
  404d6c:	strb	wzr, [sp, #175]
  404d70:	b	404d80 <__fxstatat@plt+0x3460>
  404d74:	ldr	x0, [sp, #176]
  404d78:	add	x0, x0, #0x1
  404d7c:	str	x0, [sp, #176]
  404d80:	ldr	x1, [sp, #232]
  404d84:	ldr	x0, [sp, #176]
  404d88:	add	x0, x1, x0
  404d8c:	ldr	x1, [sp, #80]
  404d90:	cmp	x1, x0
  404d94:	b.ls	404ea0 <__fxstatat@plt+0x3580>  // b.plast
  404d98:	ldr	x1, [sp, #232]
  404d9c:	ldr	x0, [sp, #176]
  404da0:	add	x0, x1, x0
  404da4:	ldr	x1, [sp, #88]
  404da8:	add	x0, x1, x0
  404dac:	ldrb	w0, [x0]
  404db0:	cmp	w0, #0x0
  404db4:	b.ne	404d74 <__fxstatat@plt+0x3454>  // b.any
  404db8:	b	404ea0 <__fxstatat@plt+0x3580>
  404dbc:	ldrb	w0, [sp, #198]
  404dc0:	cmp	w0, #0x0
  404dc4:	b.eq	404e60 <__fxstatat@plt+0x3540>  // b.none
  404dc8:	ldr	w0, [sp, #76]
  404dcc:	cmp	w0, #0x2
  404dd0:	b.ne	404e60 <__fxstatat@plt+0x3540>  // b.any
  404dd4:	mov	x0, #0x1                   	// #1
  404dd8:	str	x0, [sp, #160]
  404ddc:	b	404e50 <__fxstatat@plt+0x3530>
  404de0:	ldr	x1, [sp, #232]
  404de4:	ldr	x0, [sp, #176]
  404de8:	add	x1, x1, x0
  404dec:	ldr	x0, [sp, #160]
  404df0:	add	x0, x1, x0
  404df4:	ldr	x1, [sp, #88]
  404df8:	add	x0, x1, x0
  404dfc:	ldrb	w0, [x0]
  404e00:	sub	w0, w0, #0x5b
  404e04:	cmp	w0, #0x21
  404e08:	cset	w1, hi  // hi = pmore
  404e0c:	and	w1, w1, #0xff
  404e10:	cmp	w1, #0x0
  404e14:	b.ne	404e40 <__fxstatat@plt+0x3520>  // b.any
  404e18:	mov	x1, #0x1                   	// #1
  404e1c:	lsl	x1, x1, x0
  404e20:	mov	x0, #0x2b                  	// #43
  404e24:	movk	x0, #0x2, lsl #32
  404e28:	and	x0, x1, x0
  404e2c:	cmp	x0, #0x0
  404e30:	cset	w0, ne  // ne = any
  404e34:	and	w0, w0, #0xff
  404e38:	cmp	w0, #0x0
  404e3c:	b.ne	405654 <__fxstatat@plt+0x3d34>  // b.any
  404e40:	nop
  404e44:	ldr	x0, [sp, #160]
  404e48:	add	x0, x0, #0x1
  404e4c:	str	x0, [sp, #160]
  404e50:	ldr	x1, [sp, #160]
  404e54:	ldr	x0, [sp, #144]
  404e58:	cmp	x1, x0
  404e5c:	b.cc	404de0 <__fxstatat@plt+0x34c0>  // b.lo, b.ul, b.last
  404e60:	ldr	w0, [sp, #124]
  404e64:	bl	401870 <iswprint@plt>
  404e68:	cmp	w0, #0x0
  404e6c:	b.ne	404e74 <__fxstatat@plt+0x3554>  // b.any
  404e70:	strb	wzr, [sp, #175]
  404e74:	ldr	x1, [sp, #176]
  404e78:	ldr	x0, [sp, #144]
  404e7c:	add	x0, x1, x0
  404e80:	str	x0, [sp, #176]
  404e84:	add	x0, sp, #0x80
  404e88:	bl	401760 <mbsinit@plt>
  404e8c:	cmp	w0, #0x0
  404e90:	b.eq	404cfc <__fxstatat@plt+0x33dc>  // b.none
  404e94:	b	404ea4 <__fxstatat@plt+0x3584>
  404e98:	nop
  404e9c:	b	404ea4 <__fxstatat@plt+0x3584>
  404ea0:	nop
  404ea4:	ldrb	w0, [sp, #175]
  404ea8:	strb	w0, [sp, #190]
  404eac:	ldr	x0, [sp, #176]
  404eb0:	cmp	x0, #0x1
  404eb4:	b.hi	404ed8 <__fxstatat@plt+0x35b8>  // b.pmore
  404eb8:	ldrb	w0, [sp, #199]
  404ebc:	cmp	w0, #0x0
  404ec0:	b.eq	405204 <__fxstatat@plt+0x38e4>  // b.none
  404ec4:	ldrb	w0, [sp, #175]
  404ec8:	eor	w0, w0, #0x1
  404ecc:	and	w0, w0, #0xff
  404ed0:	cmp	w0, #0x0
  404ed4:	b.eq	405204 <__fxstatat@plt+0x38e4>  // b.none
  404ed8:	ldr	x1, [sp, #232]
  404edc:	ldr	x0, [sp, #176]
  404ee0:	add	x0, x1, x0
  404ee4:	str	x0, [sp, #136]
  404ee8:	ldrb	w0, [sp, #199]
  404eec:	cmp	w0, #0x0
  404ef0:	b.eq	4050a4 <__fxstatat@plt+0x3784>  // b.none
  404ef4:	ldrb	w0, [sp, #175]
  404ef8:	eor	w0, w0, #0x1
  404efc:	and	w0, w0, #0xff
  404f00:	cmp	w0, #0x0
  404f04:	b.eq	4050a4 <__fxstatat@plt+0x3784>  // b.none
  404f08:	ldrb	w0, [sp, #198]
  404f0c:	cmp	w0, #0x0
  404f10:	b.ne	405640 <__fxstatat@plt+0x3d20>  // b.any
  404f14:	mov	w0, #0x1                   	// #1
  404f18:	strb	w0, [sp, #191]
  404f1c:	ldr	w0, [sp, #76]
  404f20:	cmp	w0, #0x2
  404f24:	b.ne	404fd4 <__fxstatat@plt+0x36b4>  // b.any
  404f28:	ldrb	w0, [sp, #197]
  404f2c:	eor	w0, w0, #0x1
  404f30:	and	w0, w0, #0xff
  404f34:	cmp	w0, #0x0
  404f38:	b.eq	404fd4 <__fxstatat@plt+0x36b4>  // b.none
  404f3c:	ldr	x1, [sp, #224]
  404f40:	ldr	x0, [sp, #96]
  404f44:	cmp	x1, x0
  404f48:	b.cs	404f60 <__fxstatat@plt+0x3640>  // b.hs, b.nlast
  404f4c:	ldr	x1, [sp, #104]
  404f50:	ldr	x0, [sp, #224]
  404f54:	add	x0, x1, x0
  404f58:	mov	w1, #0x27                  	// #39
  404f5c:	strb	w1, [x0]
  404f60:	ldr	x0, [sp, #224]
  404f64:	add	x0, x0, #0x1
  404f68:	str	x0, [sp, #224]
  404f6c:	ldr	x1, [sp, #224]
  404f70:	ldr	x0, [sp, #96]
  404f74:	cmp	x1, x0
  404f78:	b.cs	404f90 <__fxstatat@plt+0x3670>  // b.hs, b.nlast
  404f7c:	ldr	x1, [sp, #104]
  404f80:	ldr	x0, [sp, #224]
  404f84:	add	x0, x1, x0
  404f88:	mov	w1, #0x24                  	// #36
  404f8c:	strb	w1, [x0]
  404f90:	ldr	x0, [sp, #224]
  404f94:	add	x0, x0, #0x1
  404f98:	str	x0, [sp, #224]
  404f9c:	ldr	x1, [sp, #224]
  404fa0:	ldr	x0, [sp, #96]
  404fa4:	cmp	x1, x0
  404fa8:	b.cs	404fc0 <__fxstatat@plt+0x36a0>  // b.hs, b.nlast
  404fac:	ldr	x1, [sp, #104]
  404fb0:	ldr	x0, [sp, #224]
  404fb4:	add	x0, x1, x0
  404fb8:	mov	w1, #0x27                  	// #39
  404fbc:	strb	w1, [x0]
  404fc0:	ldr	x0, [sp, #224]
  404fc4:	add	x0, x0, #0x1
  404fc8:	str	x0, [sp, #224]
  404fcc:	mov	w0, #0x1                   	// #1
  404fd0:	strb	w0, [sp, #197]
  404fd4:	ldr	x1, [sp, #224]
  404fd8:	ldr	x0, [sp, #96]
  404fdc:	cmp	x1, x0
  404fe0:	b.cs	404ff8 <__fxstatat@plt+0x36d8>  // b.hs, b.nlast
  404fe4:	ldr	x1, [sp, #104]
  404fe8:	ldr	x0, [sp, #224]
  404fec:	add	x0, x1, x0
  404ff0:	mov	w1, #0x5c                  	// #92
  404ff4:	strb	w1, [x0]
  404ff8:	ldr	x0, [sp, #224]
  404ffc:	add	x0, x0, #0x1
  405000:	str	x0, [sp, #224]
  405004:	ldr	x1, [sp, #224]
  405008:	ldr	x0, [sp, #96]
  40500c:	cmp	x1, x0
  405010:	b.cs	405038 <__fxstatat@plt+0x3718>  // b.hs, b.nlast
  405014:	ldrb	w0, [sp, #194]
  405018:	lsr	w0, w0, #6
  40501c:	and	w1, w0, #0xff
  405020:	ldr	x2, [sp, #104]
  405024:	ldr	x0, [sp, #224]
  405028:	add	x0, x2, x0
  40502c:	add	w1, w1, #0x30
  405030:	and	w1, w1, #0xff
  405034:	strb	w1, [x0]
  405038:	ldr	x0, [sp, #224]
  40503c:	add	x0, x0, #0x1
  405040:	str	x0, [sp, #224]
  405044:	ldr	x1, [sp, #224]
  405048:	ldr	x0, [sp, #96]
  40504c:	cmp	x1, x0
  405050:	b.cs	405080 <__fxstatat@plt+0x3760>  // b.hs, b.nlast
  405054:	ldrb	w0, [sp, #194]
  405058:	lsr	w0, w0, #3
  40505c:	and	w0, w0, #0xff
  405060:	and	w0, w0, #0x7
  405064:	and	w1, w0, #0xff
  405068:	ldr	x2, [sp, #104]
  40506c:	ldr	x0, [sp, #224]
  405070:	add	x0, x2, x0
  405074:	add	w1, w1, #0x30
  405078:	and	w1, w1, #0xff
  40507c:	strb	w1, [x0]
  405080:	ldr	x0, [sp, #224]
  405084:	add	x0, x0, #0x1
  405088:	str	x0, [sp, #224]
  40508c:	ldrb	w0, [sp, #194]
  405090:	and	w0, w0, #0x7
  405094:	and	w0, w0, #0xff
  405098:	add	w0, w0, #0x30
  40509c:	strb	w0, [sp, #194]
  4050a0:	b	4050e4 <__fxstatat@plt+0x37c4>
  4050a4:	ldrb	w0, [sp, #192]
  4050a8:	cmp	w0, #0x0
  4050ac:	b.eq	4050e4 <__fxstatat@plt+0x37c4>  // b.none
  4050b0:	ldr	x1, [sp, #224]
  4050b4:	ldr	x0, [sp, #96]
  4050b8:	cmp	x1, x0
  4050bc:	b.cs	4050d4 <__fxstatat@plt+0x37b4>  // b.hs, b.nlast
  4050c0:	ldr	x1, [sp, #104]
  4050c4:	ldr	x0, [sp, #224]
  4050c8:	add	x0, x1, x0
  4050cc:	mov	w1, #0x5c                  	// #92
  4050d0:	strb	w1, [x0]
  4050d4:	ldr	x0, [sp, #224]
  4050d8:	add	x0, x0, #0x1
  4050dc:	str	x0, [sp, #224]
  4050e0:	strb	wzr, [sp, #192]
  4050e4:	ldr	x0, [sp, #232]
  4050e8:	add	x0, x0, #0x1
  4050ec:	ldr	x1, [sp, #136]
  4050f0:	cmp	x1, x0
  4050f4:	b.ls	4051d0 <__fxstatat@plt+0x38b0>  // b.plast
  4050f8:	ldrb	w0, [sp, #197]
  4050fc:	cmp	w0, #0x0
  405100:	b.eq	40517c <__fxstatat@plt+0x385c>  // b.none
  405104:	ldrb	w0, [sp, #191]
  405108:	eor	w0, w0, #0x1
  40510c:	and	w0, w0, #0xff
  405110:	cmp	w0, #0x0
  405114:	b.eq	40517c <__fxstatat@plt+0x385c>  // b.none
  405118:	ldr	x1, [sp, #224]
  40511c:	ldr	x0, [sp, #96]
  405120:	cmp	x1, x0
  405124:	b.cs	40513c <__fxstatat@plt+0x381c>  // b.hs, b.nlast
  405128:	ldr	x1, [sp, #104]
  40512c:	ldr	x0, [sp, #224]
  405130:	add	x0, x1, x0
  405134:	mov	w1, #0x27                  	// #39
  405138:	strb	w1, [x0]
  40513c:	ldr	x0, [sp, #224]
  405140:	add	x0, x0, #0x1
  405144:	str	x0, [sp, #224]
  405148:	ldr	x1, [sp, #224]
  40514c:	ldr	x0, [sp, #96]
  405150:	cmp	x1, x0
  405154:	b.cs	40516c <__fxstatat@plt+0x384c>  // b.hs, b.nlast
  405158:	ldr	x1, [sp, #104]
  40515c:	ldr	x0, [sp, #224]
  405160:	add	x0, x1, x0
  405164:	mov	w1, #0x27                  	// #39
  405168:	strb	w1, [x0]
  40516c:	ldr	x0, [sp, #224]
  405170:	add	x0, x0, #0x1
  405174:	str	x0, [sp, #224]
  405178:	strb	wzr, [sp, #197]
  40517c:	ldr	x1, [sp, #224]
  405180:	ldr	x0, [sp, #96]
  405184:	cmp	x1, x0
  405188:	b.cs	4051a0 <__fxstatat@plt+0x3880>  // b.hs, b.nlast
  40518c:	ldr	x1, [sp, #104]
  405190:	ldr	x0, [sp, #224]
  405194:	add	x0, x1, x0
  405198:	ldrb	w1, [sp, #194]
  40519c:	strb	w1, [x0]
  4051a0:	ldr	x0, [sp, #224]
  4051a4:	add	x0, x0, #0x1
  4051a8:	str	x0, [sp, #224]
  4051ac:	ldr	x0, [sp, #232]
  4051b0:	add	x0, x0, #0x1
  4051b4:	str	x0, [sp, #232]
  4051b8:	ldr	x1, [sp, #88]
  4051bc:	ldr	x0, [sp, #232]
  4051c0:	add	x0, x1, x0
  4051c4:	ldrb	w0, [x0]
  4051c8:	strb	w0, [sp, #194]
  4051cc:	b	404ee8 <__fxstatat@plt+0x35c8>
  4051d0:	nop
  4051d4:	b	4053a8 <__fxstatat@plt+0x3a88>
  4051d8:	nop
  4051dc:	b	405204 <__fxstatat@plt+0x38e4>
  4051e0:	nop
  4051e4:	b	405204 <__fxstatat@plt+0x38e4>
  4051e8:	nop
  4051ec:	b	405204 <__fxstatat@plt+0x38e4>
  4051f0:	nop
  4051f4:	b	405204 <__fxstatat@plt+0x38e4>
  4051f8:	nop
  4051fc:	b	405204 <__fxstatat@plt+0x38e4>
  405200:	nop
  405204:	ldrb	w0, [sp, #199]
  405208:	eor	w0, w0, #0x1
  40520c:	and	w0, w0, #0xff
  405210:	cmp	w0, #0x0
  405214:	b.ne	405224 <__fxstatat@plt+0x3904>  // b.any
  405218:	ldr	w0, [sp, #76]
  40521c:	cmp	w0, #0x2
  405220:	b.ne	405238 <__fxstatat@plt+0x3918>  // b.any
  405224:	ldrb	w0, [sp, #198]
  405228:	eor	w0, w0, #0x1
  40522c:	and	w0, w0, #0xff
  405230:	cmp	w0, #0x0
  405234:	b.ne	40527c <__fxstatat@plt+0x395c>  // b.any
  405238:	ldr	x0, [sp, #64]
  40523c:	cmp	x0, #0x0
  405240:	b.eq	40527c <__fxstatat@plt+0x395c>  // b.none
  405244:	ldrb	w0, [sp, #194]
  405248:	lsr	w0, w0, #5
  40524c:	and	w0, w0, #0xff
  405250:	and	x0, x0, #0xff
  405254:	lsl	x0, x0, #2
  405258:	ldr	x1, [sp, #64]
  40525c:	add	x0, x1, x0
  405260:	ldr	w1, [x0]
  405264:	ldrb	w0, [sp, #194]
  405268:	and	w0, w0, #0x1f
  40526c:	lsr	w0, w1, w0
  405270:	and	w0, w0, #0x1
  405274:	cmp	w0, #0x0
  405278:	b.ne	405290 <__fxstatat@plt+0x3970>  // b.any
  40527c:	ldrb	w0, [sp, #192]
  405280:	eor	w0, w0, #0x1
  405284:	and	w0, w0, #0xff
  405288:	cmp	w0, #0x0
  40528c:	b.ne	4053a4 <__fxstatat@plt+0x3a84>  // b.any
  405290:	nop
  405294:	ldrb	w0, [sp, #198]
  405298:	cmp	w0, #0x0
  40529c:	b.ne	405648 <__fxstatat@plt+0x3d28>  // b.any
  4052a0:	mov	w0, #0x1                   	// #1
  4052a4:	strb	w0, [sp, #191]
  4052a8:	ldr	w0, [sp, #76]
  4052ac:	cmp	w0, #0x2
  4052b0:	b.ne	405360 <__fxstatat@plt+0x3a40>  // b.any
  4052b4:	ldrb	w0, [sp, #197]
  4052b8:	eor	w0, w0, #0x1
  4052bc:	and	w0, w0, #0xff
  4052c0:	cmp	w0, #0x0
  4052c4:	b.eq	405360 <__fxstatat@plt+0x3a40>  // b.none
  4052c8:	ldr	x1, [sp, #224]
  4052cc:	ldr	x0, [sp, #96]
  4052d0:	cmp	x1, x0
  4052d4:	b.cs	4052ec <__fxstatat@plt+0x39cc>  // b.hs, b.nlast
  4052d8:	ldr	x1, [sp, #104]
  4052dc:	ldr	x0, [sp, #224]
  4052e0:	add	x0, x1, x0
  4052e4:	mov	w1, #0x27                  	// #39
  4052e8:	strb	w1, [x0]
  4052ec:	ldr	x0, [sp, #224]
  4052f0:	add	x0, x0, #0x1
  4052f4:	str	x0, [sp, #224]
  4052f8:	ldr	x1, [sp, #224]
  4052fc:	ldr	x0, [sp, #96]
  405300:	cmp	x1, x0
  405304:	b.cs	40531c <__fxstatat@plt+0x39fc>  // b.hs, b.nlast
  405308:	ldr	x1, [sp, #104]
  40530c:	ldr	x0, [sp, #224]
  405310:	add	x0, x1, x0
  405314:	mov	w1, #0x24                  	// #36
  405318:	strb	w1, [x0]
  40531c:	ldr	x0, [sp, #224]
  405320:	add	x0, x0, #0x1
  405324:	str	x0, [sp, #224]
  405328:	ldr	x1, [sp, #224]
  40532c:	ldr	x0, [sp, #96]
  405330:	cmp	x1, x0
  405334:	b.cs	40534c <__fxstatat@plt+0x3a2c>  // b.hs, b.nlast
  405338:	ldr	x1, [sp, #104]
  40533c:	ldr	x0, [sp, #224]
  405340:	add	x0, x1, x0
  405344:	mov	w1, #0x27                  	// #39
  405348:	strb	w1, [x0]
  40534c:	ldr	x0, [sp, #224]
  405350:	add	x0, x0, #0x1
  405354:	str	x0, [sp, #224]
  405358:	mov	w0, #0x1                   	// #1
  40535c:	strb	w0, [sp, #197]
  405360:	ldr	x1, [sp, #224]
  405364:	ldr	x0, [sp, #96]
  405368:	cmp	x1, x0
  40536c:	b.cs	405384 <__fxstatat@plt+0x3a64>  // b.hs, b.nlast
  405370:	ldr	x1, [sp, #104]
  405374:	ldr	x0, [sp, #224]
  405378:	add	x0, x1, x0
  40537c:	mov	w1, #0x5c                  	// #92
  405380:	strb	w1, [x0]
  405384:	ldr	x0, [sp, #224]
  405388:	add	x0, x0, #0x1
  40538c:	str	x0, [sp, #224]
  405390:	b	4053a8 <__fxstatat@plt+0x3a88>
  405394:	nop
  405398:	b	4053a8 <__fxstatat@plt+0x3a88>
  40539c:	nop
  4053a0:	b	4053a8 <__fxstatat@plt+0x3a88>
  4053a4:	nop
  4053a8:	ldrb	w0, [sp, #197]
  4053ac:	cmp	w0, #0x0
  4053b0:	b.eq	40542c <__fxstatat@plt+0x3b0c>  // b.none
  4053b4:	ldrb	w0, [sp, #191]
  4053b8:	eor	w0, w0, #0x1
  4053bc:	and	w0, w0, #0xff
  4053c0:	cmp	w0, #0x0
  4053c4:	b.eq	40542c <__fxstatat@plt+0x3b0c>  // b.none
  4053c8:	ldr	x1, [sp, #224]
  4053cc:	ldr	x0, [sp, #96]
  4053d0:	cmp	x1, x0
  4053d4:	b.cs	4053ec <__fxstatat@plt+0x3acc>  // b.hs, b.nlast
  4053d8:	ldr	x1, [sp, #104]
  4053dc:	ldr	x0, [sp, #224]
  4053e0:	add	x0, x1, x0
  4053e4:	mov	w1, #0x27                  	// #39
  4053e8:	strb	w1, [x0]
  4053ec:	ldr	x0, [sp, #224]
  4053f0:	add	x0, x0, #0x1
  4053f4:	str	x0, [sp, #224]
  4053f8:	ldr	x1, [sp, #224]
  4053fc:	ldr	x0, [sp, #96]
  405400:	cmp	x1, x0
  405404:	b.cs	40541c <__fxstatat@plt+0x3afc>  // b.hs, b.nlast
  405408:	ldr	x1, [sp, #104]
  40540c:	ldr	x0, [sp, #224]
  405410:	add	x0, x1, x0
  405414:	mov	w1, #0x27                  	// #39
  405418:	strb	w1, [x0]
  40541c:	ldr	x0, [sp, #224]
  405420:	add	x0, x0, #0x1
  405424:	str	x0, [sp, #224]
  405428:	strb	wzr, [sp, #197]
  40542c:	ldr	x1, [sp, #224]
  405430:	ldr	x0, [sp, #96]
  405434:	cmp	x1, x0
  405438:	b.cs	405450 <__fxstatat@plt+0x3b30>  // b.hs, b.nlast
  40543c:	ldr	x1, [sp, #104]
  405440:	ldr	x0, [sp, #224]
  405444:	add	x0, x1, x0
  405448:	ldrb	w1, [sp, #194]
  40544c:	strb	w1, [x0]
  405450:	ldr	x0, [sp, #224]
  405454:	add	x0, x0, #0x1
  405458:	str	x0, [sp, #224]
  40545c:	ldrb	w0, [sp, #190]
  405460:	eor	w0, w0, #0x1
  405464:	and	w0, w0, #0xff
  405468:	cmp	w0, #0x0
  40546c:	b.eq	405474 <__fxstatat@plt+0x3b54>  // b.none
  405470:	strb	wzr, [sp, #195]
  405474:	ldr	x0, [sp, #232]
  405478:	add	x0, x0, #0x1
  40547c:	str	x0, [sp, #232]
  405480:	ldr	x0, [sp, #80]
  405484:	cmn	x0, #0x1
  405488:	b.ne	4054ac <__fxstatat@plt+0x3b8c>  // b.any
  40548c:	ldr	x1, [sp, #88]
  405490:	ldr	x0, [sp, #232]
  405494:	add	x0, x1, x0
  405498:	ldrb	w0, [x0]
  40549c:	cmp	w0, #0x0
  4054a0:	cset	w0, ne  // ne = any
  4054a4:	and	w0, w0, #0xff
  4054a8:	b	4054c0 <__fxstatat@plt+0x3ba0>
  4054ac:	ldr	x1, [sp, #232]
  4054b0:	ldr	x0, [sp, #80]
  4054b4:	cmp	x1, x0
  4054b8:	cset	w0, ne  // ne = any
  4054bc:	and	w0, w0, #0xff
  4054c0:	cmp	w0, #0x0
  4054c4:	b.ne	4045cc <__fxstatat@plt+0x2cac>  // b.any
  4054c8:	ldr	x0, [sp, #224]
  4054cc:	cmp	x0, #0x0
  4054d0:	b.ne	4054ec <__fxstatat@plt+0x3bcc>  // b.any
  4054d4:	ldr	w0, [sp, #76]
  4054d8:	cmp	w0, #0x2
  4054dc:	b.ne	4054ec <__fxstatat@plt+0x3bcc>  // b.any
  4054e0:	ldrb	w0, [sp, #198]
  4054e4:	cmp	w0, #0x0
  4054e8:	b.ne	405650 <__fxstatat@plt+0x3d30>  // b.any
  4054ec:	ldr	w0, [sp, #76]
  4054f0:	cmp	w0, #0x2
  4054f4:	b.ne	40557c <__fxstatat@plt+0x3c5c>  // b.any
  4054f8:	ldrb	w0, [sp, #198]
  4054fc:	eor	w0, w0, #0x1
  405500:	and	w0, w0, #0xff
  405504:	cmp	w0, #0x0
  405508:	b.eq	40557c <__fxstatat@plt+0x3c5c>  // b.none
  40550c:	ldrb	w0, [sp, #196]
  405510:	cmp	w0, #0x0
  405514:	b.eq	40557c <__fxstatat@plt+0x3c5c>  // b.none
  405518:	ldrb	w0, [sp, #195]
  40551c:	cmp	w0, #0x0
  405520:	b.eq	405554 <__fxstatat@plt+0x3c34>  // b.none
  405524:	ldr	x0, [sp, #240]
  405528:	str	x0, [sp]
  40552c:	ldr	x7, [sp, #56]
  405530:	ldr	x6, [sp, #64]
  405534:	ldr	w5, [sp, #72]
  405538:	mov	w4, #0x5                   	// #5
  40553c:	ldr	x3, [sp, #80]
  405540:	ldr	x2, [sp, #88]
  405544:	ldr	x1, [sp, #216]
  405548:	ldr	x0, [sp, #104]
  40554c:	bl	4042a4 <__fxstatat@plt+0x2984>
  405550:	b	4056a8 <__fxstatat@plt+0x3d88>
  405554:	ldr	x0, [sp, #96]
  405558:	cmp	x0, #0x0
  40555c:	b.ne	40557c <__fxstatat@plt+0x3c5c>  // b.any
  405560:	ldr	x0, [sp, #216]
  405564:	cmp	x0, #0x0
  405568:	b.eq	40557c <__fxstatat@plt+0x3c5c>  // b.none
  40556c:	ldr	x0, [sp, #216]
  405570:	str	x0, [sp, #96]
  405574:	str	xzr, [sp, #224]
  405578:	b	40431c <__fxstatat@plt+0x29fc>
  40557c:	ldr	x0, [sp, #208]
  405580:	cmp	x0, #0x0
  405584:	b.eq	4055f0 <__fxstatat@plt+0x3cd0>  // b.none
  405588:	ldrb	w0, [sp, #198]
  40558c:	eor	w0, w0, #0x1
  405590:	and	w0, w0, #0xff
  405594:	cmp	w0, #0x0
  405598:	b.eq	4055f0 <__fxstatat@plt+0x3cd0>  // b.none
  40559c:	b	4055e0 <__fxstatat@plt+0x3cc0>
  4055a0:	ldr	x1, [sp, #224]
  4055a4:	ldr	x0, [sp, #96]
  4055a8:	cmp	x1, x0
  4055ac:	b.cs	4055c8 <__fxstatat@plt+0x3ca8>  // b.hs, b.nlast
  4055b0:	ldr	x1, [sp, #104]
  4055b4:	ldr	x0, [sp, #224]
  4055b8:	add	x0, x1, x0
  4055bc:	ldr	x1, [sp, #208]
  4055c0:	ldrb	w1, [x1]
  4055c4:	strb	w1, [x0]
  4055c8:	ldr	x0, [sp, #224]
  4055cc:	add	x0, x0, #0x1
  4055d0:	str	x0, [sp, #224]
  4055d4:	ldr	x0, [sp, #208]
  4055d8:	add	x0, x0, #0x1
  4055dc:	str	x0, [sp, #208]
  4055e0:	ldr	x0, [sp, #208]
  4055e4:	ldrb	w0, [x0]
  4055e8:	cmp	w0, #0x0
  4055ec:	b.ne	4055a0 <__fxstatat@plt+0x3c80>  // b.any
  4055f0:	ldr	x1, [sp, #224]
  4055f4:	ldr	x0, [sp, #96]
  4055f8:	cmp	x1, x0
  4055fc:	b.cs	405610 <__fxstatat@plt+0x3cf0>  // b.hs, b.nlast
  405600:	ldr	x1, [sp, #104]
  405604:	ldr	x0, [sp, #224]
  405608:	add	x0, x1, x0
  40560c:	strb	wzr, [x0]
  405610:	ldr	x0, [sp, #224]
  405614:	b	4056a8 <__fxstatat@plt+0x3d88>
  405618:	nop
  40561c:	b	405654 <__fxstatat@plt+0x3d34>
  405620:	nop
  405624:	b	405654 <__fxstatat@plt+0x3d34>
  405628:	nop
  40562c:	b	405654 <__fxstatat@plt+0x3d34>
  405630:	nop
  405634:	b	405654 <__fxstatat@plt+0x3d34>
  405638:	nop
  40563c:	b	405654 <__fxstatat@plt+0x3d34>
  405640:	nop
  405644:	b	405654 <__fxstatat@plt+0x3d34>
  405648:	nop
  40564c:	b	405654 <__fxstatat@plt+0x3d34>
  405650:	nop
  405654:	ldr	w0, [sp, #76]
  405658:	cmp	w0, #0x2
  40565c:	b.ne	405674 <__fxstatat@plt+0x3d54>  // b.any
  405660:	ldrb	w0, [sp, #199]
  405664:	cmp	w0, #0x0
  405668:	b.eq	405674 <__fxstatat@plt+0x3d54>  // b.none
  40566c:	mov	w0, #0x4                   	// #4
  405670:	str	w0, [sp, #76]
  405674:	ldr	w0, [sp, #72]
  405678:	and	w1, w0, #0xfffffffd
  40567c:	ldr	x0, [sp, #240]
  405680:	str	x0, [sp]
  405684:	ldr	x7, [sp, #56]
  405688:	mov	x6, #0x0                   	// #0
  40568c:	mov	w5, w1
  405690:	ldr	w4, [sp, #76]
  405694:	ldr	x3, [sp, #80]
  405698:	ldr	x2, [sp, #88]
  40569c:	ldr	x1, [sp, #96]
  4056a0:	ldr	x0, [sp, #104]
  4056a4:	bl	4042a4 <__fxstatat@plt+0x2984>
  4056a8:	ldr	x19, [sp, #32]
  4056ac:	ldp	x29, x30, [sp, #16]
  4056b0:	add	sp, sp, #0xf0
  4056b4:	ret
  4056b8:	sub	sp, sp, #0x70
  4056bc:	stp	x29, x30, [sp, #16]
  4056c0:	add	x29, sp, #0x10
  4056c4:	str	x0, [sp, #72]
  4056c8:	str	x1, [sp, #64]
  4056cc:	str	x2, [sp, #56]
  4056d0:	str	x3, [sp, #48]
  4056d4:	str	x4, [sp, #40]
  4056d8:	ldr	x0, [sp, #40]
  4056dc:	cmp	x0, #0x0
  4056e0:	b.eq	4056ec <__fxstatat@plt+0x3dcc>  // b.none
  4056e4:	ldr	x0, [sp, #40]
  4056e8:	b	4056f4 <__fxstatat@plt+0x3dd4>
  4056ec:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  4056f0:	add	x0, x0, #0x2e0
  4056f4:	str	x0, [sp, #104]
  4056f8:	bl	4018c0 <__errno_location@plt>
  4056fc:	ldr	w0, [x0]
  405700:	str	w0, [sp, #100]
  405704:	ldr	x0, [sp, #104]
  405708:	ldr	w1, [x0]
  40570c:	ldr	x0, [sp, #104]
  405710:	ldr	w2, [x0, #4]
  405714:	ldr	x0, [sp, #104]
  405718:	add	x3, x0, #0x8
  40571c:	ldr	x0, [sp, #104]
  405720:	ldr	x4, [x0, #40]
  405724:	ldr	x0, [sp, #104]
  405728:	ldr	x0, [x0, #48]
  40572c:	str	x0, [sp]
  405730:	mov	x7, x4
  405734:	mov	x6, x3
  405738:	mov	w5, w2
  40573c:	mov	w4, w1
  405740:	ldr	x3, [sp, #48]
  405744:	ldr	x2, [sp, #56]
  405748:	ldr	x1, [sp, #64]
  40574c:	ldr	x0, [sp, #72]
  405750:	bl	4042a4 <__fxstatat@plt+0x2984>
  405754:	str	x0, [sp, #88]
  405758:	bl	4018c0 <__errno_location@plt>
  40575c:	mov	x1, x0
  405760:	ldr	w0, [sp, #100]
  405764:	str	w0, [x1]
  405768:	ldr	x0, [sp, #88]
  40576c:	ldp	x29, x30, [sp, #16]
  405770:	add	sp, sp, #0x70
  405774:	ret
  405778:	stp	x29, x30, [sp, #-48]!
  40577c:	mov	x29, sp
  405780:	str	x0, [sp, #40]
  405784:	str	x1, [sp, #32]
  405788:	str	x2, [sp, #24]
  40578c:	ldr	x3, [sp, #24]
  405790:	mov	x2, #0x0                   	// #0
  405794:	ldr	x1, [sp, #32]
  405798:	ldr	x0, [sp, #40]
  40579c:	bl	4057a8 <__fxstatat@plt+0x3e88>
  4057a0:	ldp	x29, x30, [sp], #48
  4057a4:	ret
  4057a8:	sub	sp, sp, #0x60
  4057ac:	stp	x29, x30, [sp, #16]
  4057b0:	add	x29, sp, #0x10
  4057b4:	str	x0, [sp, #56]
  4057b8:	str	x1, [sp, #48]
  4057bc:	str	x2, [sp, #40]
  4057c0:	str	x3, [sp, #32]
  4057c4:	ldr	x0, [sp, #32]
  4057c8:	cmp	x0, #0x0
  4057cc:	b.eq	4057d8 <__fxstatat@plt+0x3eb8>  // b.none
  4057d0:	ldr	x0, [sp, #32]
  4057d4:	b	4057e0 <__fxstatat@plt+0x3ec0>
  4057d8:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  4057dc:	add	x0, x0, #0x2e0
  4057e0:	str	x0, [sp, #88]
  4057e4:	bl	4018c0 <__errno_location@plt>
  4057e8:	ldr	w0, [x0]
  4057ec:	str	w0, [sp, #84]
  4057f0:	ldr	x0, [sp, #88]
  4057f4:	ldr	w0, [x0, #4]
  4057f8:	ldr	x1, [sp, #40]
  4057fc:	cmp	x1, #0x0
  405800:	cset	w1, eq  // eq = none
  405804:	and	w1, w1, #0xff
  405808:	orr	w0, w0, w1
  40580c:	str	w0, [sp, #80]
  405810:	ldr	x0, [sp, #88]
  405814:	ldr	w1, [x0]
  405818:	ldr	x0, [sp, #88]
  40581c:	add	x2, x0, #0x8
  405820:	ldr	x0, [sp, #88]
  405824:	ldr	x3, [x0, #40]
  405828:	ldr	x0, [sp, #88]
  40582c:	ldr	x0, [x0, #48]
  405830:	str	x0, [sp]
  405834:	mov	x7, x3
  405838:	mov	x6, x2
  40583c:	ldr	w5, [sp, #80]
  405840:	mov	w4, w1
  405844:	ldr	x3, [sp, #48]
  405848:	ldr	x2, [sp, #56]
  40584c:	mov	x1, #0x0                   	// #0
  405850:	mov	x0, #0x0                   	// #0
  405854:	bl	4042a4 <__fxstatat@plt+0x2984>
  405858:	add	x0, x0, #0x1
  40585c:	str	x0, [sp, #72]
  405860:	ldr	x0, [sp, #72]
  405864:	bl	406c08 <__fxstatat@plt+0x52e8>
  405868:	str	x0, [sp, #64]
  40586c:	ldr	x0, [sp, #88]
  405870:	ldr	w1, [x0]
  405874:	ldr	x0, [sp, #88]
  405878:	add	x2, x0, #0x8
  40587c:	ldr	x0, [sp, #88]
  405880:	ldr	x3, [x0, #40]
  405884:	ldr	x0, [sp, #88]
  405888:	ldr	x0, [x0, #48]
  40588c:	str	x0, [sp]
  405890:	mov	x7, x3
  405894:	mov	x6, x2
  405898:	ldr	w5, [sp, #80]
  40589c:	mov	w4, w1
  4058a0:	ldr	x3, [sp, #48]
  4058a4:	ldr	x2, [sp, #56]
  4058a8:	ldr	x1, [sp, #72]
  4058ac:	ldr	x0, [sp, #64]
  4058b0:	bl	4042a4 <__fxstatat@plt+0x2984>
  4058b4:	bl	4018c0 <__errno_location@plt>
  4058b8:	mov	x1, x0
  4058bc:	ldr	w0, [sp, #84]
  4058c0:	str	w0, [x1]
  4058c4:	ldr	x0, [sp, #40]
  4058c8:	cmp	x0, #0x0
  4058cc:	b.eq	4058e0 <__fxstatat@plt+0x3fc0>  // b.none
  4058d0:	ldr	x0, [sp, #72]
  4058d4:	sub	x1, x0, #0x1
  4058d8:	ldr	x0, [sp, #40]
  4058dc:	str	x1, [x0]
  4058e0:	ldr	x0, [sp, #64]
  4058e4:	ldp	x29, x30, [sp, #16]
  4058e8:	add	sp, sp, #0x60
  4058ec:	ret
  4058f0:	stp	x29, x30, [sp, #-32]!
  4058f4:	mov	x29, sp
  4058f8:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  4058fc:	add	x0, x0, #0x228
  405900:	ldr	x0, [x0]
  405904:	str	x0, [sp, #16]
  405908:	mov	w0, #0x1                   	// #1
  40590c:	str	w0, [sp, #28]
  405910:	b	405938 <__fxstatat@plt+0x4018>
  405914:	ldrsw	x0, [sp, #28]
  405918:	lsl	x0, x0, #4
  40591c:	ldr	x1, [sp, #16]
  405920:	add	x0, x1, x0
  405924:	ldr	x0, [x0, #8]
  405928:	bl	4017d0 <free@plt>
  40592c:	ldr	w0, [sp, #28]
  405930:	add	w0, w0, #0x1
  405934:	str	w0, [sp, #28]
  405938:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  40593c:	add	x0, x0, #0x210
  405940:	ldr	w0, [x0]
  405944:	ldr	w1, [sp, #28]
  405948:	cmp	w1, w0
  40594c:	b.lt	405914 <__fxstatat@plt+0x3ff4>  // b.tstop
  405950:	ldr	x0, [sp, #16]
  405954:	ldr	x1, [x0, #8]
  405958:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  40595c:	add	x0, x0, #0x318
  405960:	cmp	x1, x0
  405964:	b.eq	405998 <__fxstatat@plt+0x4078>  // b.none
  405968:	ldr	x0, [sp, #16]
  40596c:	ldr	x0, [x0, #8]
  405970:	bl	4017d0 <free@plt>
  405974:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  405978:	add	x0, x0, #0x218
  40597c:	mov	x1, #0x100                 	// #256
  405980:	str	x1, [x0]
  405984:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  405988:	add	x0, x0, #0x218
  40598c:	adrp	x1, 421000 <__fxstatat@plt+0x1f6e0>
  405990:	add	x1, x1, #0x318
  405994:	str	x1, [x0, #8]
  405998:	ldr	x1, [sp, #16]
  40599c:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  4059a0:	add	x0, x0, #0x218
  4059a4:	cmp	x1, x0
  4059a8:	b.eq	4059c8 <__fxstatat@plt+0x40a8>  // b.none
  4059ac:	ldr	x0, [sp, #16]
  4059b0:	bl	4017d0 <free@plt>
  4059b4:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  4059b8:	add	x0, x0, #0x228
  4059bc:	adrp	x1, 421000 <__fxstatat@plt+0x1f6e0>
  4059c0:	add	x1, x1, #0x218
  4059c4:	str	x1, [x0]
  4059c8:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  4059cc:	add	x0, x0, #0x210
  4059d0:	mov	w1, #0x1                   	// #1
  4059d4:	str	w1, [x0]
  4059d8:	nop
  4059dc:	ldp	x29, x30, [sp], #32
  4059e0:	ret
  4059e4:	sub	sp, sp, #0x80
  4059e8:	stp	x29, x30, [sp, #16]
  4059ec:	add	x29, sp, #0x10
  4059f0:	str	w0, [sp, #60]
  4059f4:	str	x1, [sp, #48]
  4059f8:	str	x2, [sp, #40]
  4059fc:	str	x3, [sp, #32]
  405a00:	bl	4018c0 <__errno_location@plt>
  405a04:	ldr	w0, [x0]
  405a08:	str	w0, [sp, #108]
  405a0c:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  405a10:	add	x0, x0, #0x228
  405a14:	ldr	x0, [x0]
  405a18:	str	x0, [sp, #120]
  405a1c:	ldr	w0, [sp, #60]
  405a20:	cmp	w0, #0x0
  405a24:	b.ge	405a2c <__fxstatat@plt+0x410c>  // b.tcont
  405a28:	bl	401750 <abort@plt>
  405a2c:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  405a30:	add	x0, x0, #0x210
  405a34:	ldr	w0, [x0]
  405a38:	ldr	w1, [sp, #60]
  405a3c:	cmp	w1, w0
  405a40:	b.lt	405b38 <__fxstatat@plt+0x4218>  // b.tstop
  405a44:	ldr	x1, [sp, #120]
  405a48:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  405a4c:	add	x0, x0, #0x218
  405a50:	cmp	x1, x0
  405a54:	cset	w0, eq  // eq = none
  405a58:	strb	w0, [sp, #107]
  405a5c:	mov	w0, #0x7ffffffe            	// #2147483646
  405a60:	str	w0, [sp, #100]
  405a64:	ldr	w1, [sp, #100]
  405a68:	ldr	w0, [sp, #60]
  405a6c:	cmp	w1, w0
  405a70:	b.ge	405a78 <__fxstatat@plt+0x4158>  // b.tcont
  405a74:	bl	406e04 <__fxstatat@plt+0x54e4>
  405a78:	ldrb	w0, [sp, #107]
  405a7c:	cmp	w0, #0x0
  405a80:	b.eq	405a8c <__fxstatat@plt+0x416c>  // b.none
  405a84:	mov	x0, #0x0                   	// #0
  405a88:	b	405a90 <__fxstatat@plt+0x4170>
  405a8c:	ldr	x0, [sp, #120]
  405a90:	ldr	w1, [sp, #60]
  405a94:	add	w1, w1, #0x1
  405a98:	sxtw	x1, w1
  405a9c:	lsl	x1, x1, #4
  405aa0:	bl	406c64 <__fxstatat@plt+0x5344>
  405aa4:	str	x0, [sp, #120]
  405aa8:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  405aac:	add	x0, x0, #0x228
  405ab0:	ldr	x1, [sp, #120]
  405ab4:	str	x1, [x0]
  405ab8:	ldrb	w0, [sp, #107]
  405abc:	cmp	w0, #0x0
  405ac0:	b.eq	405ad8 <__fxstatat@plt+0x41b8>  // b.none
  405ac4:	ldr	x2, [sp, #120]
  405ac8:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  405acc:	add	x0, x0, #0x218
  405ad0:	ldp	x0, x1, [x0]
  405ad4:	stp	x0, x1, [x2]
  405ad8:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  405adc:	add	x0, x0, #0x210
  405ae0:	ldr	w0, [x0]
  405ae4:	sxtw	x0, w0
  405ae8:	lsl	x0, x0, #4
  405aec:	ldr	x1, [sp, #120]
  405af0:	add	x3, x1, x0
  405af4:	ldr	w0, [sp, #60]
  405af8:	add	w1, w0, #0x1
  405afc:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  405b00:	add	x0, x0, #0x210
  405b04:	ldr	w0, [x0]
  405b08:	sub	w0, w1, w0
  405b0c:	sxtw	x0, w0
  405b10:	lsl	x0, x0, #4
  405b14:	mov	x2, x0
  405b18:	mov	w1, #0x0                   	// #0
  405b1c:	mov	x0, x3
  405b20:	bl	4016c0 <memset@plt>
  405b24:	ldr	w0, [sp, #60]
  405b28:	add	w1, w0, #0x1
  405b2c:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  405b30:	add	x0, x0, #0x210
  405b34:	str	w1, [x0]
  405b38:	ldrsw	x0, [sp, #60]
  405b3c:	lsl	x0, x0, #4
  405b40:	ldr	x1, [sp, #120]
  405b44:	add	x0, x1, x0
  405b48:	ldr	x0, [x0]
  405b4c:	str	x0, [sp, #88]
  405b50:	ldrsw	x0, [sp, #60]
  405b54:	lsl	x0, x0, #4
  405b58:	ldr	x1, [sp, #120]
  405b5c:	add	x0, x1, x0
  405b60:	ldr	x0, [x0, #8]
  405b64:	str	x0, [sp, #112]
  405b68:	ldr	x0, [sp, #32]
  405b6c:	ldr	w0, [x0, #4]
  405b70:	orr	w0, w0, #0x1
  405b74:	str	w0, [sp, #84]
  405b78:	ldr	x0, [sp, #32]
  405b7c:	ldr	w1, [x0]
  405b80:	ldr	x0, [sp, #32]
  405b84:	add	x2, x0, #0x8
  405b88:	ldr	x0, [sp, #32]
  405b8c:	ldr	x3, [x0, #40]
  405b90:	ldr	x0, [sp, #32]
  405b94:	ldr	x0, [x0, #48]
  405b98:	str	x0, [sp]
  405b9c:	mov	x7, x3
  405ba0:	mov	x6, x2
  405ba4:	ldr	w5, [sp, #84]
  405ba8:	mov	w4, w1
  405bac:	ldr	x3, [sp, #40]
  405bb0:	ldr	x2, [sp, #48]
  405bb4:	ldr	x1, [sp, #88]
  405bb8:	ldr	x0, [sp, #112]
  405bbc:	bl	4042a4 <__fxstatat@plt+0x2984>
  405bc0:	str	x0, [sp, #72]
  405bc4:	ldr	x1, [sp, #88]
  405bc8:	ldr	x0, [sp, #72]
  405bcc:	cmp	x1, x0
  405bd0:	b.hi	405c80 <__fxstatat@plt+0x4360>  // b.pmore
  405bd4:	ldr	x0, [sp, #72]
  405bd8:	add	x0, x0, #0x1
  405bdc:	str	x0, [sp, #88]
  405be0:	ldrsw	x0, [sp, #60]
  405be4:	lsl	x0, x0, #4
  405be8:	ldr	x1, [sp, #120]
  405bec:	add	x0, x1, x0
  405bf0:	ldr	x1, [sp, #88]
  405bf4:	str	x1, [x0]
  405bf8:	ldr	x1, [sp, #112]
  405bfc:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  405c00:	add	x0, x0, #0x318
  405c04:	cmp	x1, x0
  405c08:	b.eq	405c14 <__fxstatat@plt+0x42f4>  // b.none
  405c0c:	ldr	x0, [sp, #112]
  405c10:	bl	4017d0 <free@plt>
  405c14:	ldr	x0, [sp, #88]
  405c18:	bl	406c08 <__fxstatat@plt+0x52e8>
  405c1c:	str	x0, [sp, #112]
  405c20:	ldrsw	x0, [sp, #60]
  405c24:	lsl	x0, x0, #4
  405c28:	ldr	x1, [sp, #120]
  405c2c:	add	x0, x1, x0
  405c30:	ldr	x1, [sp, #112]
  405c34:	str	x1, [x0, #8]
  405c38:	ldr	x0, [sp, #32]
  405c3c:	ldr	w1, [x0]
  405c40:	ldr	x0, [sp, #32]
  405c44:	add	x2, x0, #0x8
  405c48:	ldr	x0, [sp, #32]
  405c4c:	ldr	x3, [x0, #40]
  405c50:	ldr	x0, [sp, #32]
  405c54:	ldr	x0, [x0, #48]
  405c58:	str	x0, [sp]
  405c5c:	mov	x7, x3
  405c60:	mov	x6, x2
  405c64:	ldr	w5, [sp, #84]
  405c68:	mov	w4, w1
  405c6c:	ldr	x3, [sp, #40]
  405c70:	ldr	x2, [sp, #48]
  405c74:	ldr	x1, [sp, #88]
  405c78:	ldr	x0, [sp, #112]
  405c7c:	bl	4042a4 <__fxstatat@plt+0x2984>
  405c80:	bl	4018c0 <__errno_location@plt>
  405c84:	mov	x1, x0
  405c88:	ldr	w0, [sp, #108]
  405c8c:	str	w0, [x1]
  405c90:	ldr	x0, [sp, #112]
  405c94:	ldp	x29, x30, [sp, #16]
  405c98:	add	sp, sp, #0x80
  405c9c:	ret
  405ca0:	stp	x29, x30, [sp, #-32]!
  405ca4:	mov	x29, sp
  405ca8:	str	w0, [sp, #28]
  405cac:	str	x1, [sp, #16]
  405cb0:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  405cb4:	add	x3, x0, #0x2e0
  405cb8:	mov	x2, #0xffffffffffffffff    	// #-1
  405cbc:	ldr	x1, [sp, #16]
  405cc0:	ldr	w0, [sp, #28]
  405cc4:	bl	4059e4 <__fxstatat@plt+0x40c4>
  405cc8:	ldp	x29, x30, [sp], #32
  405ccc:	ret
  405cd0:	stp	x29, x30, [sp, #-48]!
  405cd4:	mov	x29, sp
  405cd8:	str	w0, [sp, #44]
  405cdc:	str	x1, [sp, #32]
  405ce0:	str	x2, [sp, #24]
  405ce4:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  405ce8:	add	x3, x0, #0x2e0
  405cec:	ldr	x2, [sp, #24]
  405cf0:	ldr	x1, [sp, #32]
  405cf4:	ldr	w0, [sp, #44]
  405cf8:	bl	4059e4 <__fxstatat@plt+0x40c4>
  405cfc:	ldp	x29, x30, [sp], #48
  405d00:	ret
  405d04:	stp	x29, x30, [sp, #-32]!
  405d08:	mov	x29, sp
  405d0c:	str	x0, [sp, #24]
  405d10:	ldr	x1, [sp, #24]
  405d14:	mov	w0, #0x0                   	// #0
  405d18:	bl	405ca0 <__fxstatat@plt+0x4380>
  405d1c:	ldp	x29, x30, [sp], #32
  405d20:	ret
  405d24:	stp	x29, x30, [sp, #-32]!
  405d28:	mov	x29, sp
  405d2c:	str	x0, [sp, #24]
  405d30:	str	x1, [sp, #16]
  405d34:	ldr	x2, [sp, #16]
  405d38:	ldr	x1, [sp, #24]
  405d3c:	mov	w0, #0x0                   	// #0
  405d40:	bl	405cd0 <__fxstatat@plt+0x43b0>
  405d44:	ldp	x29, x30, [sp], #32
  405d48:	ret
  405d4c:	stp	x29, x30, [sp, #-96]!
  405d50:	mov	x29, sp
  405d54:	str	w0, [sp, #28]
  405d58:	str	w1, [sp, #24]
  405d5c:	str	x2, [sp, #16]
  405d60:	add	x0, sp, #0x28
  405d64:	mov	x8, x0
  405d68:	ldr	w0, [sp, #24]
  405d6c:	bl	40415c <__fxstatat@plt+0x283c>
  405d70:	add	x0, sp, #0x28
  405d74:	mov	x3, x0
  405d78:	mov	x2, #0xffffffffffffffff    	// #-1
  405d7c:	ldr	x1, [sp, #16]
  405d80:	ldr	w0, [sp, #28]
  405d84:	bl	4059e4 <__fxstatat@plt+0x40c4>
  405d88:	ldp	x29, x30, [sp], #96
  405d8c:	ret
  405d90:	stp	x29, x30, [sp, #-112]!
  405d94:	mov	x29, sp
  405d98:	str	w0, [sp, #44]
  405d9c:	str	w1, [sp, #40]
  405da0:	str	x2, [sp, #32]
  405da4:	str	x3, [sp, #24]
  405da8:	add	x0, sp, #0x38
  405dac:	mov	x8, x0
  405db0:	ldr	w0, [sp, #40]
  405db4:	bl	40415c <__fxstatat@plt+0x283c>
  405db8:	add	x0, sp, #0x38
  405dbc:	mov	x3, x0
  405dc0:	ldr	x2, [sp, #24]
  405dc4:	ldr	x1, [sp, #32]
  405dc8:	ldr	w0, [sp, #44]
  405dcc:	bl	4059e4 <__fxstatat@plt+0x40c4>
  405dd0:	ldp	x29, x30, [sp], #112
  405dd4:	ret
  405dd8:	stp	x29, x30, [sp, #-32]!
  405ddc:	mov	x29, sp
  405de0:	str	w0, [sp, #28]
  405de4:	str	x1, [sp, #16]
  405de8:	ldr	x2, [sp, #16]
  405dec:	ldr	w1, [sp, #28]
  405df0:	mov	w0, #0x0                   	// #0
  405df4:	bl	405d4c <__fxstatat@plt+0x442c>
  405df8:	ldp	x29, x30, [sp], #32
  405dfc:	ret
  405e00:	stp	x29, x30, [sp, #-48]!
  405e04:	mov	x29, sp
  405e08:	str	w0, [sp, #44]
  405e0c:	str	x1, [sp, #32]
  405e10:	str	x2, [sp, #24]
  405e14:	ldr	x3, [sp, #24]
  405e18:	ldr	x2, [sp, #32]
  405e1c:	ldr	w1, [sp, #44]
  405e20:	mov	w0, #0x0                   	// #0
  405e24:	bl	405d90 <__fxstatat@plt+0x4470>
  405e28:	ldp	x29, x30, [sp], #48
  405e2c:	ret
  405e30:	stp	x29, x30, [sp, #-112]!
  405e34:	mov	x29, sp
  405e38:	str	x0, [sp, #40]
  405e3c:	str	x1, [sp, #32]
  405e40:	strb	w2, [sp, #31]
  405e44:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  405e48:	add	x1, x0, #0x2e0
  405e4c:	add	x0, sp, #0x38
  405e50:	ldp	x2, x3, [x1]
  405e54:	stp	x2, x3, [x0]
  405e58:	ldp	x2, x3, [x1, #16]
  405e5c:	stp	x2, x3, [x0, #16]
  405e60:	ldp	x2, x3, [x1, #32]
  405e64:	stp	x2, x3, [x0, #32]
  405e68:	ldr	x1, [x1, #48]
  405e6c:	str	x1, [x0, #48]
  405e70:	add	x0, sp, #0x38
  405e74:	mov	w2, #0x1                   	// #1
  405e78:	ldrb	w1, [sp, #31]
  405e7c:	bl	403fec <__fxstatat@plt+0x26cc>
  405e80:	add	x0, sp, #0x38
  405e84:	mov	x3, x0
  405e88:	ldr	x2, [sp, #32]
  405e8c:	ldr	x1, [sp, #40]
  405e90:	mov	w0, #0x0                   	// #0
  405e94:	bl	4059e4 <__fxstatat@plt+0x40c4>
  405e98:	ldp	x29, x30, [sp], #112
  405e9c:	ret
  405ea0:	stp	x29, x30, [sp, #-32]!
  405ea4:	mov	x29, sp
  405ea8:	str	x0, [sp, #24]
  405eac:	strb	w1, [sp, #23]
  405eb0:	ldrb	w2, [sp, #23]
  405eb4:	mov	x1, #0xffffffffffffffff    	// #-1
  405eb8:	ldr	x0, [sp, #24]
  405ebc:	bl	405e30 <__fxstatat@plt+0x4510>
  405ec0:	ldp	x29, x30, [sp], #32
  405ec4:	ret
  405ec8:	stp	x29, x30, [sp, #-32]!
  405ecc:	mov	x29, sp
  405ed0:	str	x0, [sp, #24]
  405ed4:	mov	w1, #0x3a                  	// #58
  405ed8:	ldr	x0, [sp, #24]
  405edc:	bl	405ea0 <__fxstatat@plt+0x4580>
  405ee0:	ldp	x29, x30, [sp], #32
  405ee4:	ret
  405ee8:	stp	x29, x30, [sp, #-32]!
  405eec:	mov	x29, sp
  405ef0:	str	x0, [sp, #24]
  405ef4:	str	x1, [sp, #16]
  405ef8:	mov	w2, #0x3a                  	// #58
  405efc:	ldr	x1, [sp, #16]
  405f00:	ldr	x0, [sp, #24]
  405f04:	bl	405e30 <__fxstatat@plt+0x4510>
  405f08:	ldp	x29, x30, [sp], #32
  405f0c:	ret
  405f10:	stp	x29, x30, [sp, #-160]!
  405f14:	mov	x29, sp
  405f18:	str	w0, [sp, #92]
  405f1c:	str	w1, [sp, #88]
  405f20:	str	x2, [sp, #80]
  405f24:	add	x0, sp, #0x10
  405f28:	mov	x8, x0
  405f2c:	ldr	w0, [sp, #88]
  405f30:	bl	40415c <__fxstatat@plt+0x283c>
  405f34:	add	x0, sp, #0x68
  405f38:	add	x1, sp, #0x10
  405f3c:	ldp	x2, x3, [x1]
  405f40:	stp	x2, x3, [x0]
  405f44:	ldp	x2, x3, [x1, #16]
  405f48:	stp	x2, x3, [x0, #16]
  405f4c:	ldp	x2, x3, [x1, #32]
  405f50:	stp	x2, x3, [x0, #32]
  405f54:	ldr	x1, [x1, #48]
  405f58:	str	x1, [x0, #48]
  405f5c:	add	x0, sp, #0x68
  405f60:	mov	w2, #0x1                   	// #1
  405f64:	mov	w1, #0x3a                  	// #58
  405f68:	bl	403fec <__fxstatat@plt+0x26cc>
  405f6c:	add	x0, sp, #0x68
  405f70:	mov	x3, x0
  405f74:	mov	x2, #0xffffffffffffffff    	// #-1
  405f78:	ldr	x1, [sp, #80]
  405f7c:	ldr	w0, [sp, #92]
  405f80:	bl	4059e4 <__fxstatat@plt+0x40c4>
  405f84:	ldp	x29, x30, [sp], #160
  405f88:	ret
  405f8c:	stp	x29, x30, [sp, #-48]!
  405f90:	mov	x29, sp
  405f94:	str	w0, [sp, #44]
  405f98:	str	x1, [sp, #32]
  405f9c:	str	x2, [sp, #24]
  405fa0:	str	x3, [sp, #16]
  405fa4:	mov	x4, #0xffffffffffffffff    	// #-1
  405fa8:	ldr	x3, [sp, #16]
  405fac:	ldr	x2, [sp, #24]
  405fb0:	ldr	x1, [sp, #32]
  405fb4:	ldr	w0, [sp, #44]
  405fb8:	bl	405fc4 <__fxstatat@plt+0x46a4>
  405fbc:	ldp	x29, x30, [sp], #48
  405fc0:	ret
  405fc4:	stp	x29, x30, [sp, #-128]!
  405fc8:	mov	x29, sp
  405fcc:	str	w0, [sp, #60]
  405fd0:	str	x1, [sp, #48]
  405fd4:	str	x2, [sp, #40]
  405fd8:	str	x3, [sp, #32]
  405fdc:	str	x4, [sp, #24]
  405fe0:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  405fe4:	add	x1, x0, #0x2e0
  405fe8:	add	x0, sp, #0x48
  405fec:	ldp	x2, x3, [x1]
  405ff0:	stp	x2, x3, [x0]
  405ff4:	ldp	x2, x3, [x1, #16]
  405ff8:	stp	x2, x3, [x0, #16]
  405ffc:	ldp	x2, x3, [x1, #32]
  406000:	stp	x2, x3, [x0, #32]
  406004:	ldr	x1, [x1, #48]
  406008:	str	x1, [x0, #48]
  40600c:	add	x0, sp, #0x48
  406010:	ldr	x2, [sp, #40]
  406014:	ldr	x1, [sp, #48]
  406018:	bl	4040e4 <__fxstatat@plt+0x27c4>
  40601c:	add	x0, sp, #0x48
  406020:	mov	x3, x0
  406024:	ldr	x2, [sp, #24]
  406028:	ldr	x1, [sp, #32]
  40602c:	ldr	w0, [sp, #60]
  406030:	bl	4059e4 <__fxstatat@plt+0x40c4>
  406034:	ldp	x29, x30, [sp], #128
  406038:	ret
  40603c:	stp	x29, x30, [sp, #-48]!
  406040:	mov	x29, sp
  406044:	str	x0, [sp, #40]
  406048:	str	x1, [sp, #32]
  40604c:	str	x2, [sp, #24]
  406050:	ldr	x3, [sp, #24]
  406054:	ldr	x2, [sp, #32]
  406058:	ldr	x1, [sp, #40]
  40605c:	mov	w0, #0x0                   	// #0
  406060:	bl	405f8c <__fxstatat@plt+0x466c>
  406064:	ldp	x29, x30, [sp], #48
  406068:	ret
  40606c:	stp	x29, x30, [sp, #-48]!
  406070:	mov	x29, sp
  406074:	str	x0, [sp, #40]
  406078:	str	x1, [sp, #32]
  40607c:	str	x2, [sp, #24]
  406080:	str	x3, [sp, #16]
  406084:	ldr	x4, [sp, #16]
  406088:	ldr	x3, [sp, #24]
  40608c:	ldr	x2, [sp, #32]
  406090:	ldr	x1, [sp, #40]
  406094:	mov	w0, #0x0                   	// #0
  406098:	bl	405fc4 <__fxstatat@plt+0x46a4>
  40609c:	ldp	x29, x30, [sp], #48
  4060a0:	ret
  4060a4:	stp	x29, x30, [sp, #-48]!
  4060a8:	mov	x29, sp
  4060ac:	str	w0, [sp, #44]
  4060b0:	str	x1, [sp, #32]
  4060b4:	str	x2, [sp, #24]
  4060b8:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  4060bc:	add	x3, x0, #0x230
  4060c0:	ldr	x2, [sp, #24]
  4060c4:	ldr	x1, [sp, #32]
  4060c8:	ldr	w0, [sp, #44]
  4060cc:	bl	4059e4 <__fxstatat@plt+0x40c4>
  4060d0:	ldp	x29, x30, [sp], #48
  4060d4:	ret
  4060d8:	stp	x29, x30, [sp, #-32]!
  4060dc:	mov	x29, sp
  4060e0:	str	x0, [sp, #24]
  4060e4:	str	x1, [sp, #16]
  4060e8:	ldr	x2, [sp, #16]
  4060ec:	ldr	x1, [sp, #24]
  4060f0:	mov	w0, #0x0                   	// #0
  4060f4:	bl	4060a4 <__fxstatat@plt+0x4784>
  4060f8:	ldp	x29, x30, [sp], #32
  4060fc:	ret
  406100:	stp	x29, x30, [sp, #-32]!
  406104:	mov	x29, sp
  406108:	str	w0, [sp, #28]
  40610c:	str	x1, [sp, #16]
  406110:	mov	x2, #0xffffffffffffffff    	// #-1
  406114:	ldr	x1, [sp, #16]
  406118:	ldr	w0, [sp, #28]
  40611c:	bl	4060a4 <__fxstatat@plt+0x4784>
  406120:	ldp	x29, x30, [sp], #32
  406124:	ret
  406128:	stp	x29, x30, [sp, #-32]!
  40612c:	mov	x29, sp
  406130:	str	x0, [sp, #24]
  406134:	ldr	x1, [sp, #24]
  406138:	mov	w0, #0x0                   	// #0
  40613c:	bl	406100 <__fxstatat@plt+0x47e0>
  406140:	ldp	x29, x30, [sp], #32
  406144:	ret
  406148:	stp	x29, x30, [sp, #-160]!
  40614c:	mov	x29, sp
  406150:	str	x0, [sp, #24]
  406154:	add	x0, sp, #0x20
  406158:	mov	x1, x0
  40615c:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  406160:	add	x0, x0, #0xea8
  406164:	bl	40ceb0 <__fxstatat@plt+0xb590>
  406168:	cmp	w0, #0x0
  40616c:	b.eq	406178 <__fxstatat@plt+0x4858>  // b.none
  406170:	mov	x0, #0x0                   	// #0
  406174:	b	406194 <__fxstatat@plt+0x4874>
  406178:	ldr	x1, [sp, #40]
  40617c:	ldr	x0, [sp, #24]
  406180:	str	x1, [x0]
  406184:	ldr	x1, [sp, #32]
  406188:	ldr	x0, [sp, #24]
  40618c:	str	x1, [x0, #8]
  406190:	ldr	x0, [sp, #24]
  406194:	ldp	x29, x30, [sp], #160
  406198:	ret
  40619c:	sub	sp, sp, #0x60
  4061a0:	stp	x29, x30, [sp, #32]
  4061a4:	add	x29, sp, #0x20
  4061a8:	str	x0, [sp, #88]
  4061ac:	str	x1, [sp, #80]
  4061b0:	str	x2, [sp, #72]
  4061b4:	str	x3, [sp, #64]
  4061b8:	str	x4, [sp, #56]
  4061bc:	str	x5, [sp, #48]
  4061c0:	ldr	x0, [sp, #80]
  4061c4:	cmp	x0, #0x0
  4061c8:	b.eq	4061ec <__fxstatat@plt+0x48cc>  // b.none
  4061cc:	ldr	x4, [sp, #64]
  4061d0:	ldr	x3, [sp, #72]
  4061d4:	ldr	x2, [sp, #80]
  4061d8:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  4061dc:	add	x1, x0, #0xeb0
  4061e0:	ldr	x0, [sp, #88]
  4061e4:	bl	401900 <fprintf@plt>
  4061e8:	b	406204 <__fxstatat@plt+0x48e4>
  4061ec:	ldr	x3, [sp, #64]
  4061f0:	ldr	x2, [sp, #72]
  4061f4:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  4061f8:	add	x1, x0, #0xec0
  4061fc:	ldr	x0, [sp, #88]
  406200:	bl	401900 <fprintf@plt>
  406204:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  406208:	add	x0, x0, #0xec8
  40620c:	bl	4018f0 <gettext@plt>
  406210:	mov	w3, #0x7e3                 	// #2019
  406214:	mov	x2, x0
  406218:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  40621c:	add	x1, x0, #0x1f8
  406220:	ldr	x0, [sp, #88]
  406224:	bl	401900 <fprintf@plt>
  406228:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  40622c:	add	x0, x0, #0xed0
  406230:	bl	4018f0 <gettext@plt>
  406234:	ldr	x1, [sp, #88]
  406238:	bl	401850 <fputs_unlocked@plt>
  40623c:	ldr	x0, [sp, #48]
  406240:	cmp	x0, #0x9
  406244:	b.eq	406618 <__fxstatat@plt+0x4cf8>  // b.none
  406248:	ldr	x0, [sp, #48]
  40624c:	cmp	x0, #0x9
  406250:	b.hi	4066b0 <__fxstatat@plt+0x4d90>  // b.pmore
  406254:	ldr	x0, [sp, #48]
  406258:	cmp	x0, #0x8
  40625c:	b.eq	406594 <__fxstatat@plt+0x4c74>  // b.none
  406260:	ldr	x0, [sp, #48]
  406264:	cmp	x0, #0x8
  406268:	b.hi	4066b0 <__fxstatat@plt+0x4d90>  // b.pmore
  40626c:	ldr	x0, [sp, #48]
  406270:	cmp	x0, #0x7
  406274:	b.eq	406508 <__fxstatat@plt+0x4be8>  // b.none
  406278:	ldr	x0, [sp, #48]
  40627c:	cmp	x0, #0x7
  406280:	b.hi	4066b0 <__fxstatat@plt+0x4d90>  // b.pmore
  406284:	ldr	x0, [sp, #48]
  406288:	cmp	x0, #0x6
  40628c:	b.eq	40648c <__fxstatat@plt+0x4b6c>  // b.none
  406290:	ldr	x0, [sp, #48]
  406294:	cmp	x0, #0x6
  406298:	b.hi	4066b0 <__fxstatat@plt+0x4d90>  // b.pmore
  40629c:	ldr	x0, [sp, #48]
  4062a0:	cmp	x0, #0x5
  4062a4:	b.eq	406420 <__fxstatat@plt+0x4b00>  // b.none
  4062a8:	ldr	x0, [sp, #48]
  4062ac:	cmp	x0, #0x5
  4062b0:	b.hi	4066b0 <__fxstatat@plt+0x4d90>  // b.pmore
  4062b4:	ldr	x0, [sp, #48]
  4062b8:	cmp	x0, #0x4
  4062bc:	b.eq	4063c4 <__fxstatat@plt+0x4aa4>  // b.none
  4062c0:	ldr	x0, [sp, #48]
  4062c4:	cmp	x0, #0x4
  4062c8:	b.hi	4066b0 <__fxstatat@plt+0x4d90>  // b.pmore
  4062cc:	ldr	x0, [sp, #48]
  4062d0:	cmp	x0, #0x3
  4062d4:	b.eq	406378 <__fxstatat@plt+0x4a58>  // b.none
  4062d8:	ldr	x0, [sp, #48]
  4062dc:	cmp	x0, #0x3
  4062e0:	b.hi	4066b0 <__fxstatat@plt+0x4d90>  // b.pmore
  4062e4:	ldr	x0, [sp, #48]
  4062e8:	cmp	x0, #0x2
  4062ec:	b.eq	40633c <__fxstatat@plt+0x4a1c>  // b.none
  4062f0:	ldr	x0, [sp, #48]
  4062f4:	cmp	x0, #0x2
  4062f8:	b.hi	4066b0 <__fxstatat@plt+0x4d90>  // b.pmore
  4062fc:	ldr	x0, [sp, #48]
  406300:	cmp	x0, #0x0
  406304:	b.eq	406748 <__fxstatat@plt+0x4e28>  // b.none
  406308:	ldr	x0, [sp, #48]
  40630c:	cmp	x0, #0x1
  406310:	b.ne	4066b0 <__fxstatat@plt+0x4d90>  // b.any
  406314:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  406318:	add	x0, x0, #0xfa0
  40631c:	bl	4018f0 <gettext@plt>
  406320:	mov	x1, x0
  406324:	ldr	x0, [sp, #56]
  406328:	ldr	x0, [x0]
  40632c:	mov	x2, x0
  406330:	ldr	x0, [sp, #88]
  406334:	bl	401900 <fprintf@plt>
  406338:	b	40674c <__fxstatat@plt+0x4e2c>
  40633c:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  406340:	add	x0, x0, #0xfb0
  406344:	bl	4018f0 <gettext@plt>
  406348:	mov	x4, x0
  40634c:	ldr	x0, [sp, #56]
  406350:	ldr	x1, [x0]
  406354:	ldr	x0, [sp, #56]
  406358:	add	x0, x0, #0x8
  40635c:	ldr	x0, [x0]
  406360:	mov	x3, x0
  406364:	mov	x2, x1
  406368:	mov	x1, x4
  40636c:	ldr	x0, [sp, #88]
  406370:	bl	401900 <fprintf@plt>
  406374:	b	40674c <__fxstatat@plt+0x4e2c>
  406378:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  40637c:	add	x0, x0, #0xfc8
  406380:	bl	4018f0 <gettext@plt>
  406384:	mov	x5, x0
  406388:	ldr	x0, [sp, #56]
  40638c:	ldr	x1, [x0]
  406390:	ldr	x0, [sp, #56]
  406394:	add	x0, x0, #0x8
  406398:	ldr	x2, [x0]
  40639c:	ldr	x0, [sp, #56]
  4063a0:	add	x0, x0, #0x10
  4063a4:	ldr	x0, [x0]
  4063a8:	mov	x4, x0
  4063ac:	mov	x3, x2
  4063b0:	mov	x2, x1
  4063b4:	mov	x1, x5
  4063b8:	ldr	x0, [sp, #88]
  4063bc:	bl	401900 <fprintf@plt>
  4063c0:	b	40674c <__fxstatat@plt+0x4e2c>
  4063c4:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  4063c8:	add	x0, x0, #0xfe8
  4063cc:	bl	4018f0 <gettext@plt>
  4063d0:	mov	x6, x0
  4063d4:	ldr	x0, [sp, #56]
  4063d8:	ldr	x1, [x0]
  4063dc:	ldr	x0, [sp, #56]
  4063e0:	add	x0, x0, #0x8
  4063e4:	ldr	x2, [x0]
  4063e8:	ldr	x0, [sp, #56]
  4063ec:	add	x0, x0, #0x10
  4063f0:	ldr	x3, [x0]
  4063f4:	ldr	x0, [sp, #56]
  4063f8:	add	x0, x0, #0x18
  4063fc:	ldr	x0, [x0]
  406400:	mov	x5, x0
  406404:	mov	x4, x3
  406408:	mov	x3, x2
  40640c:	mov	x2, x1
  406410:	mov	x1, x6
  406414:	ldr	x0, [sp, #88]
  406418:	bl	401900 <fprintf@plt>
  40641c:	b	40674c <__fxstatat@plt+0x4e2c>
  406420:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  406424:	add	x0, x0, #0x8
  406428:	bl	4018f0 <gettext@plt>
  40642c:	mov	x7, x0
  406430:	ldr	x0, [sp, #56]
  406434:	ldr	x1, [x0]
  406438:	ldr	x0, [sp, #56]
  40643c:	add	x0, x0, #0x8
  406440:	ldr	x2, [x0]
  406444:	ldr	x0, [sp, #56]
  406448:	add	x0, x0, #0x10
  40644c:	ldr	x3, [x0]
  406450:	ldr	x0, [sp, #56]
  406454:	add	x0, x0, #0x18
  406458:	ldr	x4, [x0]
  40645c:	ldr	x0, [sp, #56]
  406460:	add	x0, x0, #0x20
  406464:	ldr	x0, [x0]
  406468:	mov	x6, x0
  40646c:	mov	x5, x4
  406470:	mov	x4, x3
  406474:	mov	x3, x2
  406478:	mov	x2, x1
  40647c:	mov	x1, x7
  406480:	ldr	x0, [sp, #88]
  406484:	bl	401900 <fprintf@plt>
  406488:	b	40674c <__fxstatat@plt+0x4e2c>
  40648c:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  406490:	add	x0, x0, #0x30
  406494:	bl	4018f0 <gettext@plt>
  406498:	mov	x8, x0
  40649c:	ldr	x0, [sp, #56]
  4064a0:	ldr	x1, [x0]
  4064a4:	ldr	x0, [sp, #56]
  4064a8:	add	x0, x0, #0x8
  4064ac:	ldr	x2, [x0]
  4064b0:	ldr	x0, [sp, #56]
  4064b4:	add	x0, x0, #0x10
  4064b8:	ldr	x3, [x0]
  4064bc:	ldr	x0, [sp, #56]
  4064c0:	add	x0, x0, #0x18
  4064c4:	ldr	x4, [x0]
  4064c8:	ldr	x0, [sp, #56]
  4064cc:	add	x0, x0, #0x20
  4064d0:	ldr	x5, [x0]
  4064d4:	ldr	x0, [sp, #56]
  4064d8:	add	x0, x0, #0x28
  4064dc:	ldr	x0, [x0]
  4064e0:	mov	x7, x0
  4064e4:	mov	x6, x5
  4064e8:	mov	x5, x4
  4064ec:	mov	x4, x3
  4064f0:	mov	x3, x2
  4064f4:	mov	x2, x1
  4064f8:	mov	x1, x8
  4064fc:	ldr	x0, [sp, #88]
  406500:	bl	401900 <fprintf@plt>
  406504:	b	40674c <__fxstatat@plt+0x4e2c>
  406508:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  40650c:	add	x0, x0, #0x58
  406510:	bl	4018f0 <gettext@plt>
  406514:	mov	x8, x0
  406518:	ldr	x0, [sp, #56]
  40651c:	ldr	x1, [x0]
  406520:	ldr	x0, [sp, #56]
  406524:	add	x0, x0, #0x8
  406528:	ldr	x2, [x0]
  40652c:	ldr	x0, [sp, #56]
  406530:	add	x0, x0, #0x10
  406534:	ldr	x3, [x0]
  406538:	ldr	x0, [sp, #56]
  40653c:	add	x0, x0, #0x18
  406540:	ldr	x4, [x0]
  406544:	ldr	x0, [sp, #56]
  406548:	add	x0, x0, #0x20
  40654c:	ldr	x5, [x0]
  406550:	ldr	x0, [sp, #56]
  406554:	add	x0, x0, #0x28
  406558:	ldr	x6, [x0]
  40655c:	ldr	x0, [sp, #56]
  406560:	add	x0, x0, #0x30
  406564:	ldr	x0, [x0]
  406568:	str	x0, [sp]
  40656c:	mov	x7, x6
  406570:	mov	x6, x5
  406574:	mov	x5, x4
  406578:	mov	x4, x3
  40657c:	mov	x3, x2
  406580:	mov	x2, x1
  406584:	mov	x1, x8
  406588:	ldr	x0, [sp, #88]
  40658c:	bl	401900 <fprintf@plt>
  406590:	b	40674c <__fxstatat@plt+0x4e2c>
  406594:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  406598:	add	x0, x0, #0x88
  40659c:	bl	4018f0 <gettext@plt>
  4065a0:	mov	x8, x0
  4065a4:	ldr	x0, [sp, #56]
  4065a8:	ldr	x2, [x0]
  4065ac:	ldr	x0, [sp, #56]
  4065b0:	add	x0, x0, #0x8
  4065b4:	ldr	x3, [x0]
  4065b8:	ldr	x0, [sp, #56]
  4065bc:	add	x0, x0, #0x10
  4065c0:	ldr	x4, [x0]
  4065c4:	ldr	x0, [sp, #56]
  4065c8:	add	x0, x0, #0x18
  4065cc:	ldr	x5, [x0]
  4065d0:	ldr	x0, [sp, #56]
  4065d4:	add	x0, x0, #0x20
  4065d8:	ldr	x6, [x0]
  4065dc:	ldr	x0, [sp, #56]
  4065e0:	add	x0, x0, #0x28
  4065e4:	ldr	x7, [x0]
  4065e8:	ldr	x0, [sp, #56]
  4065ec:	add	x0, x0, #0x30
  4065f0:	ldr	x0, [x0]
  4065f4:	ldr	x1, [sp, #56]
  4065f8:	add	x1, x1, #0x38
  4065fc:	ldr	x1, [x1]
  406600:	str	x1, [sp, #8]
  406604:	str	x0, [sp]
  406608:	mov	x1, x8
  40660c:	ldr	x0, [sp, #88]
  406610:	bl	401900 <fprintf@plt>
  406614:	b	40674c <__fxstatat@plt+0x4e2c>
  406618:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  40661c:	add	x0, x0, #0xb8
  406620:	bl	4018f0 <gettext@plt>
  406624:	mov	x9, x0
  406628:	ldr	x0, [sp, #56]
  40662c:	ldr	x8, [x0]
  406630:	ldr	x0, [sp, #56]
  406634:	add	x0, x0, #0x8
  406638:	ldr	x3, [x0]
  40663c:	ldr	x0, [sp, #56]
  406640:	add	x0, x0, #0x10
  406644:	ldr	x4, [x0]
  406648:	ldr	x0, [sp, #56]
  40664c:	add	x0, x0, #0x18
  406650:	ldr	x5, [x0]
  406654:	ldr	x0, [sp, #56]
  406658:	add	x0, x0, #0x20
  40665c:	ldr	x6, [x0]
  406660:	ldr	x0, [sp, #56]
  406664:	add	x0, x0, #0x28
  406668:	ldr	x7, [x0]
  40666c:	ldr	x0, [sp, #56]
  406670:	add	x0, x0, #0x30
  406674:	ldr	x0, [x0]
  406678:	ldr	x1, [sp, #56]
  40667c:	add	x1, x1, #0x38
  406680:	ldr	x1, [x1]
  406684:	ldr	x2, [sp, #56]
  406688:	add	x2, x2, #0x40
  40668c:	ldr	x2, [x2]
  406690:	str	x2, [sp, #16]
  406694:	str	x1, [sp, #8]
  406698:	str	x0, [sp]
  40669c:	mov	x2, x8
  4066a0:	mov	x1, x9
  4066a4:	ldr	x0, [sp, #88]
  4066a8:	bl	401900 <fprintf@plt>
  4066ac:	b	40674c <__fxstatat@plt+0x4e2c>
  4066b0:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  4066b4:	add	x0, x0, #0xf0
  4066b8:	bl	4018f0 <gettext@plt>
  4066bc:	mov	x9, x0
  4066c0:	ldr	x0, [sp, #56]
  4066c4:	ldr	x8, [x0]
  4066c8:	ldr	x0, [sp, #56]
  4066cc:	add	x0, x0, #0x8
  4066d0:	ldr	x3, [x0]
  4066d4:	ldr	x0, [sp, #56]
  4066d8:	add	x0, x0, #0x10
  4066dc:	ldr	x4, [x0]
  4066e0:	ldr	x0, [sp, #56]
  4066e4:	add	x0, x0, #0x18
  4066e8:	ldr	x5, [x0]
  4066ec:	ldr	x0, [sp, #56]
  4066f0:	add	x0, x0, #0x20
  4066f4:	ldr	x6, [x0]
  4066f8:	ldr	x0, [sp, #56]
  4066fc:	add	x0, x0, #0x28
  406700:	ldr	x7, [x0]
  406704:	ldr	x0, [sp, #56]
  406708:	add	x0, x0, #0x30
  40670c:	ldr	x0, [x0]
  406710:	ldr	x1, [sp, #56]
  406714:	add	x1, x1, #0x38
  406718:	ldr	x1, [x1]
  40671c:	ldr	x2, [sp, #56]
  406720:	add	x2, x2, #0x40
  406724:	ldr	x2, [x2]
  406728:	str	x2, [sp, #16]
  40672c:	str	x1, [sp, #8]
  406730:	str	x0, [sp]
  406734:	mov	x2, x8
  406738:	mov	x1, x9
  40673c:	ldr	x0, [sp, #88]
  406740:	bl	401900 <fprintf@plt>
  406744:	b	40674c <__fxstatat@plt+0x4e2c>
  406748:	nop
  40674c:	nop
  406750:	ldp	x29, x30, [sp, #32]
  406754:	add	sp, sp, #0x60
  406758:	ret
  40675c:	stp	x29, x30, [sp, #-80]!
  406760:	mov	x29, sp
  406764:	str	x0, [sp, #56]
  406768:	str	x1, [sp, #48]
  40676c:	str	x2, [sp, #40]
  406770:	str	x3, [sp, #32]
  406774:	str	x4, [sp, #24]
  406778:	str	xzr, [sp, #72]
  40677c:	b	40678c <__fxstatat@plt+0x4e6c>
  406780:	ldr	x0, [sp, #72]
  406784:	add	x0, x0, #0x1
  406788:	str	x0, [sp, #72]
  40678c:	ldr	x0, [sp, #72]
  406790:	lsl	x0, x0, #3
  406794:	ldr	x1, [sp, #24]
  406798:	add	x0, x1, x0
  40679c:	ldr	x0, [x0]
  4067a0:	cmp	x0, #0x0
  4067a4:	b.ne	406780 <__fxstatat@plt+0x4e60>  // b.any
  4067a8:	ldr	x5, [sp, #72]
  4067ac:	ldr	x4, [sp, #24]
  4067b0:	ldr	x3, [sp, #32]
  4067b4:	ldr	x2, [sp, #40]
  4067b8:	ldr	x1, [sp, #48]
  4067bc:	ldr	x0, [sp, #56]
  4067c0:	bl	40619c <__fxstatat@plt+0x487c>
  4067c4:	nop
  4067c8:	ldp	x29, x30, [sp], #80
  4067cc:	ret
  4067d0:	stp	x29, x30, [sp, #-160]!
  4067d4:	mov	x29, sp
  4067d8:	str	x19, [sp, #16]
  4067dc:	str	x0, [sp, #56]
  4067e0:	str	x1, [sp, #48]
  4067e4:	str	x2, [sp, #40]
  4067e8:	str	x3, [sp, #32]
  4067ec:	mov	x19, x4
  4067f0:	str	xzr, [sp, #152]
  4067f4:	b	406804 <__fxstatat@plt+0x4ee4>
  4067f8:	ldr	x0, [sp, #152]
  4067fc:	add	x0, x0, #0x1
  406800:	str	x0, [sp, #152]
  406804:	ldr	x0, [sp, #152]
  406808:	cmp	x0, #0x9
  40680c:	b.hi	40688c <__fxstatat@plt+0x4f6c>  // b.pmore
  406810:	ldr	w1, [x19, #24]
  406814:	ldr	x0, [x19]
  406818:	cmp	w1, #0x0
  40681c:	b.lt	406830 <__fxstatat@plt+0x4f10>  // b.tstop
  406820:	add	x1, x0, #0xf
  406824:	and	x1, x1, #0xfffffffffffffff8
  406828:	str	x1, [x19]
  40682c:	b	406860 <__fxstatat@plt+0x4f40>
  406830:	add	w2, w1, #0x8
  406834:	str	w2, [x19, #24]
  406838:	ldr	w2, [x19, #24]
  40683c:	cmp	w2, #0x0
  406840:	b.le	406854 <__fxstatat@plt+0x4f34>
  406844:	add	x1, x0, #0xf
  406848:	and	x1, x1, #0xfffffffffffffff8
  40684c:	str	x1, [x19]
  406850:	b	406860 <__fxstatat@plt+0x4f40>
  406854:	ldr	x2, [x19, #8]
  406858:	sxtw	x0, w1
  40685c:	add	x0, x2, x0
  406860:	ldr	x2, [x0]
  406864:	ldr	x0, [sp, #152]
  406868:	lsl	x0, x0, #3
  40686c:	add	x1, sp, #0x48
  406870:	str	x2, [x1, x0]
  406874:	ldr	x0, [sp, #152]
  406878:	lsl	x0, x0, #3
  40687c:	add	x1, sp, #0x48
  406880:	ldr	x0, [x1, x0]
  406884:	cmp	x0, #0x0
  406888:	b.ne	4067f8 <__fxstatat@plt+0x4ed8>  // b.any
  40688c:	add	x0, sp, #0x48
  406890:	ldr	x5, [sp, #152]
  406894:	mov	x4, x0
  406898:	ldr	x3, [sp, #32]
  40689c:	ldr	x2, [sp, #40]
  4068a0:	ldr	x1, [sp, #48]
  4068a4:	ldr	x0, [sp, #56]
  4068a8:	bl	40619c <__fxstatat@plt+0x487c>
  4068ac:	nop
  4068b0:	ldr	x19, [sp, #16]
  4068b4:	ldp	x29, x30, [sp], #160
  4068b8:	ret
  4068bc:	stp	x29, x30, [sp, #-272]!
  4068c0:	mov	x29, sp
  4068c4:	str	x0, [sp, #72]
  4068c8:	str	x1, [sp, #64]
  4068cc:	str	x2, [sp, #56]
  4068d0:	str	x3, [sp, #48]
  4068d4:	str	x4, [sp, #240]
  4068d8:	str	x5, [sp, #248]
  4068dc:	str	x6, [sp, #256]
  4068e0:	str	x7, [sp, #264]
  4068e4:	str	q0, [sp, #112]
  4068e8:	str	q1, [sp, #128]
  4068ec:	str	q2, [sp, #144]
  4068f0:	str	q3, [sp, #160]
  4068f4:	str	q4, [sp, #176]
  4068f8:	str	q5, [sp, #192]
  4068fc:	str	q6, [sp, #208]
  406900:	str	q7, [sp, #224]
  406904:	add	x0, sp, #0x110
  406908:	str	x0, [sp, #80]
  40690c:	add	x0, sp, #0x110
  406910:	str	x0, [sp, #88]
  406914:	add	x0, sp, #0xf0
  406918:	str	x0, [sp, #96]
  40691c:	mov	w0, #0xffffffe0            	// #-32
  406920:	str	w0, [sp, #104]
  406924:	mov	w0, #0xffffff80            	// #-128
  406928:	str	w0, [sp, #108]
  40692c:	add	x2, sp, #0x10
  406930:	add	x3, sp, #0x50
  406934:	ldp	x0, x1, [x3]
  406938:	stp	x0, x1, [x2]
  40693c:	ldp	x0, x1, [x3, #16]
  406940:	stp	x0, x1, [x2, #16]
  406944:	add	x0, sp, #0x10
  406948:	mov	x4, x0
  40694c:	ldr	x3, [sp, #48]
  406950:	ldr	x2, [sp, #56]
  406954:	ldr	x1, [sp, #64]
  406958:	ldr	x0, [sp, #72]
  40695c:	bl	4067d0 <__fxstatat@plt+0x4eb0>
  406960:	nop
  406964:	ldp	x29, x30, [sp], #272
  406968:	ret
  40696c:	stp	x29, x30, [sp, #-16]!
  406970:	mov	x29, sp
  406974:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  406978:	add	x0, x0, #0x130
  40697c:	bl	4018f0 <gettext@plt>
  406980:	mov	x2, x0
  406984:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  406988:	add	x1, x0, #0x148
  40698c:	mov	x0, x2
  406990:	bl	4018a0 <printf@plt>
  406994:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  406998:	add	x0, x0, #0x160
  40699c:	bl	4018f0 <gettext@plt>
  4069a0:	mov	x3, x0
  4069a4:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  4069a8:	add	x2, x0, #0x178
  4069ac:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  4069b0:	add	x1, x0, #0x1a0
  4069b4:	mov	x0, x3
  4069b8:	bl	4018a0 <printf@plt>
  4069bc:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  4069c0:	add	x0, x0, #0x1b0
  4069c4:	bl	4018f0 <gettext@plt>
  4069c8:	mov	x2, x0
  4069cc:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  4069d0:	add	x0, x0, #0x288
  4069d4:	ldr	x0, [x0]
  4069d8:	mov	x1, x0
  4069dc:	mov	x0, x2
  4069e0:	bl	401850 <fputs_unlocked@plt>
  4069e4:	nop
  4069e8:	ldp	x29, x30, [sp], #16
  4069ec:	ret
  4069f0:	stp	x29, x30, [sp, #-32]!
  4069f4:	mov	x29, sp
  4069f8:	str	x0, [sp, #24]
  4069fc:	str	x1, [sp, #16]
  406a00:	mov	x0, #0x0                   	// #0
  406a04:	ldr	x6, [sp, #24]
  406a08:	ldr	x1, [sp, #16]
  406a0c:	mul	x7, x6, x1
  406a10:	umulh	x1, x6, x1
  406a14:	mov	x2, x7
  406a18:	mov	x3, x1
  406a1c:	mov	x4, x3
  406a20:	mov	x5, #0x0                   	// #0
  406a24:	cmp	x4, #0x0
  406a28:	b.eq	406a30 <__fxstatat@plt+0x5110>  // b.none
  406a2c:	mov	x0, #0x1                   	// #1
  406a30:	cmp	x2, #0x0
  406a34:	b.ge	406a3c <__fxstatat@plt+0x511c>  // b.tcont
  406a38:	mov	x0, #0x1                   	// #1
  406a3c:	and	w0, w0, #0x1
  406a40:	and	w0, w0, #0xff
  406a44:	cmp	w0, #0x0
  406a48:	b.eq	406a50 <__fxstatat@plt+0x5130>  // b.none
  406a4c:	bl	406e04 <__fxstatat@plt+0x54e4>
  406a50:	ldr	x1, [sp, #24]
  406a54:	ldr	x0, [sp, #16]
  406a58:	mul	x0, x1, x0
  406a5c:	bl	406c24 <__fxstatat@plt+0x5304>
  406a60:	ldp	x29, x30, [sp], #32
  406a64:	ret
  406a68:	stp	x29, x30, [sp, #-48]!
  406a6c:	mov	x29, sp
  406a70:	str	x0, [sp, #40]
  406a74:	str	x1, [sp, #32]
  406a78:	str	x2, [sp, #24]
  406a7c:	mov	x0, #0x0                   	// #0
  406a80:	ldr	x2, [sp, #32]
  406a84:	ldr	x1, [sp, #24]
  406a88:	mul	x3, x2, x1
  406a8c:	umulh	x1, x2, x1
  406a90:	mov	x4, x3
  406a94:	mov	x5, x1
  406a98:	mov	x6, x5
  406a9c:	mov	x7, #0x0                   	// #0
  406aa0:	cmp	x6, #0x0
  406aa4:	b.eq	406aac <__fxstatat@plt+0x518c>  // b.none
  406aa8:	mov	x0, #0x1                   	// #1
  406aac:	cmp	x4, #0x0
  406ab0:	b.ge	406ab8 <__fxstatat@plt+0x5198>  // b.tcont
  406ab4:	mov	x0, #0x1                   	// #1
  406ab8:	and	w0, w0, #0x1
  406abc:	and	w0, w0, #0xff
  406ac0:	cmp	w0, #0x0
  406ac4:	b.eq	406acc <__fxstatat@plt+0x51ac>  // b.none
  406ac8:	bl	406e04 <__fxstatat@plt+0x54e4>
  406acc:	ldr	x1, [sp, #32]
  406ad0:	ldr	x0, [sp, #24]
  406ad4:	mul	x0, x1, x0
  406ad8:	mov	x1, x0
  406adc:	ldr	x0, [sp, #40]
  406ae0:	bl	406c64 <__fxstatat@plt+0x5344>
  406ae4:	ldp	x29, x30, [sp], #48
  406ae8:	ret
  406aec:	stp	x29, x30, [sp, #-64]!
  406af0:	mov	x29, sp
  406af4:	str	x0, [sp, #40]
  406af8:	str	x1, [sp, #32]
  406afc:	str	x2, [sp, #24]
  406b00:	ldr	x0, [sp, #32]
  406b04:	ldr	x0, [x0]
  406b08:	str	x0, [sp, #56]
  406b0c:	ldr	x0, [sp, #40]
  406b10:	cmp	x0, #0x0
  406b14:	b.ne	406ba4 <__fxstatat@plt+0x5284>  // b.any
  406b18:	ldr	x0, [sp, #56]
  406b1c:	cmp	x0, #0x0
  406b20:	b.ne	406b54 <__fxstatat@plt+0x5234>  // b.any
  406b24:	mov	x1, #0x80                  	// #128
  406b28:	ldr	x0, [sp, #24]
  406b2c:	udiv	x0, x1, x0
  406b30:	str	x0, [sp, #56]
  406b34:	ldr	x0, [sp, #56]
  406b38:	cmp	x0, #0x0
  406b3c:	cset	w0, eq  // eq = none
  406b40:	and	w0, w0, #0xff
  406b44:	and	x0, x0, #0xff
  406b48:	ldr	x1, [sp, #56]
  406b4c:	add	x0, x1, x0
  406b50:	str	x0, [sp, #56]
  406b54:	mov	x0, #0x0                   	// #0
  406b58:	ldr	x2, [sp, #56]
  406b5c:	ldr	x1, [sp, #24]
  406b60:	mul	x3, x2, x1
  406b64:	umulh	x1, x2, x1
  406b68:	mov	x4, x3
  406b6c:	mov	x5, x1
  406b70:	mov	x6, x5
  406b74:	mov	x7, #0x0                   	// #0
  406b78:	cmp	x6, #0x0
  406b7c:	b.eq	406b84 <__fxstatat@plt+0x5264>  // b.none
  406b80:	mov	x0, #0x1                   	// #1
  406b84:	cmp	x4, #0x0
  406b88:	b.ge	406b90 <__fxstatat@plt+0x5270>  // b.tcont
  406b8c:	mov	x0, #0x1                   	// #1
  406b90:	and	w0, w0, #0x1
  406b94:	and	w0, w0, #0xff
  406b98:	cmp	w0, #0x0
  406b9c:	b.eq	406bdc <__fxstatat@plt+0x52bc>  // b.none
  406ba0:	bl	406e04 <__fxstatat@plt+0x54e4>
  406ba4:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  406ba8:	movk	x1, #0x5554
  406bac:	ldr	x0, [sp, #24]
  406bb0:	udiv	x0, x1, x0
  406bb4:	ldr	x1, [sp, #56]
  406bb8:	cmp	x1, x0
  406bbc:	b.cc	406bc4 <__fxstatat@plt+0x52a4>  // b.lo, b.ul, b.last
  406bc0:	bl	406e04 <__fxstatat@plt+0x54e4>
  406bc4:	ldr	x0, [sp, #56]
  406bc8:	lsr	x1, x0, #1
  406bcc:	ldr	x0, [sp, #56]
  406bd0:	add	x0, x1, x0
  406bd4:	add	x0, x0, #0x1
  406bd8:	str	x0, [sp, #56]
  406bdc:	ldr	x0, [sp, #32]
  406be0:	ldr	x1, [sp, #56]
  406be4:	str	x1, [x0]
  406be8:	ldr	x1, [sp, #56]
  406bec:	ldr	x0, [sp, #24]
  406bf0:	mul	x0, x1, x0
  406bf4:	mov	x1, x0
  406bf8:	ldr	x0, [sp, #40]
  406bfc:	bl	406c64 <__fxstatat@plt+0x5344>
  406c00:	ldp	x29, x30, [sp], #64
  406c04:	ret
  406c08:	stp	x29, x30, [sp, #-32]!
  406c0c:	mov	x29, sp
  406c10:	str	x0, [sp, #24]
  406c14:	ldr	x0, [sp, #24]
  406c18:	bl	406c24 <__fxstatat@plt+0x5304>
  406c1c:	ldp	x29, x30, [sp], #32
  406c20:	ret
  406c24:	stp	x29, x30, [sp, #-48]!
  406c28:	mov	x29, sp
  406c2c:	str	x0, [sp, #24]
  406c30:	ldr	x0, [sp, #24]
  406c34:	bl	401660 <malloc@plt>
  406c38:	str	x0, [sp, #40]
  406c3c:	ldr	x0, [sp, #40]
  406c40:	cmp	x0, #0x0
  406c44:	b.ne	406c58 <__fxstatat@plt+0x5338>  // b.any
  406c48:	ldr	x0, [sp, #24]
  406c4c:	cmp	x0, #0x0
  406c50:	b.eq	406c58 <__fxstatat@plt+0x5338>  // b.none
  406c54:	bl	406e04 <__fxstatat@plt+0x54e4>
  406c58:	ldr	x0, [sp, #40]
  406c5c:	ldp	x29, x30, [sp], #48
  406c60:	ret
  406c64:	stp	x29, x30, [sp, #-32]!
  406c68:	mov	x29, sp
  406c6c:	str	x0, [sp, #24]
  406c70:	str	x1, [sp, #16]
  406c74:	ldr	x0, [sp, #16]
  406c78:	cmp	x0, #0x0
  406c7c:	b.ne	406c9c <__fxstatat@plt+0x537c>  // b.any
  406c80:	ldr	x0, [sp, #24]
  406c84:	cmp	x0, #0x0
  406c88:	b.eq	406c9c <__fxstatat@plt+0x537c>  // b.none
  406c8c:	ldr	x0, [sp, #24]
  406c90:	bl	4017d0 <free@plt>
  406c94:	mov	x0, #0x0                   	// #0
  406c98:	b	406ccc <__fxstatat@plt+0x53ac>
  406c9c:	ldr	x1, [sp, #16]
  406ca0:	ldr	x0, [sp, #24]
  406ca4:	bl	4016f0 <realloc@plt>
  406ca8:	str	x0, [sp, #24]
  406cac:	ldr	x0, [sp, #24]
  406cb0:	cmp	x0, #0x0
  406cb4:	b.ne	406cc8 <__fxstatat@plt+0x53a8>  // b.any
  406cb8:	ldr	x0, [sp, #16]
  406cbc:	cmp	x0, #0x0
  406cc0:	b.eq	406cc8 <__fxstatat@plt+0x53a8>  // b.none
  406cc4:	bl	406e04 <__fxstatat@plt+0x54e4>
  406cc8:	ldr	x0, [sp, #24]
  406ccc:	ldp	x29, x30, [sp], #32
  406cd0:	ret
  406cd4:	stp	x29, x30, [sp, #-32]!
  406cd8:	mov	x29, sp
  406cdc:	str	x0, [sp, #24]
  406ce0:	str	x1, [sp, #16]
  406ce4:	mov	x2, #0x1                   	// #1
  406ce8:	ldr	x1, [sp, #16]
  406cec:	ldr	x0, [sp, #24]
  406cf0:	bl	406aec <__fxstatat@plt+0x51cc>
  406cf4:	ldp	x29, x30, [sp], #32
  406cf8:	ret
  406cfc:	stp	x29, x30, [sp, #-32]!
  406d00:	mov	x29, sp
  406d04:	str	x0, [sp, #24]
  406d08:	ldr	x0, [sp, #24]
  406d0c:	bl	406c24 <__fxstatat@plt+0x5304>
  406d10:	ldr	x2, [sp, #24]
  406d14:	mov	w1, #0x0                   	// #0
  406d18:	bl	4016c0 <memset@plt>
  406d1c:	ldp	x29, x30, [sp], #32
  406d20:	ret
  406d24:	stp	x29, x30, [sp, #-48]!
  406d28:	mov	x29, sp
  406d2c:	str	x0, [sp, #24]
  406d30:	str	x1, [sp, #16]
  406d34:	mov	x0, #0x0                   	// #0
  406d38:	ldr	x6, [sp, #24]
  406d3c:	ldr	x1, [sp, #16]
  406d40:	mul	x7, x6, x1
  406d44:	umulh	x1, x6, x1
  406d48:	mov	x2, x7
  406d4c:	mov	x3, x1
  406d50:	mov	x4, x3
  406d54:	mov	x5, #0x0                   	// #0
  406d58:	cmp	x4, #0x0
  406d5c:	b.eq	406d64 <__fxstatat@plt+0x5444>  // b.none
  406d60:	mov	x0, #0x1                   	// #1
  406d64:	cmp	x2, #0x0
  406d68:	b.ge	406d70 <__fxstatat@plt+0x5450>  // b.tcont
  406d6c:	mov	x0, #0x1                   	// #1
  406d70:	and	w0, w0, #0x1
  406d74:	and	w0, w0, #0xff
  406d78:	cmp	w0, #0x0
  406d7c:	b.ne	406d9c <__fxstatat@plt+0x547c>  // b.any
  406d80:	ldr	x1, [sp, #16]
  406d84:	ldr	x0, [sp, #24]
  406d88:	bl	4016d0 <calloc@plt>
  406d8c:	str	x0, [sp, #40]
  406d90:	ldr	x0, [sp, #40]
  406d94:	cmp	x0, #0x0
  406d98:	b.ne	406da0 <__fxstatat@plt+0x5480>  // b.any
  406d9c:	bl	406e04 <__fxstatat@plt+0x54e4>
  406da0:	ldr	x0, [sp, #40]
  406da4:	ldp	x29, x30, [sp], #48
  406da8:	ret
  406dac:	stp	x29, x30, [sp, #-32]!
  406db0:	mov	x29, sp
  406db4:	str	x0, [sp, #24]
  406db8:	str	x1, [sp, #16]
  406dbc:	ldr	x0, [sp, #16]
  406dc0:	bl	406c24 <__fxstatat@plt+0x5304>
  406dc4:	ldr	x2, [sp, #16]
  406dc8:	ldr	x1, [sp, #24]
  406dcc:	bl	401570 <memcpy@plt>
  406dd0:	ldp	x29, x30, [sp], #32
  406dd4:	ret
  406dd8:	stp	x29, x30, [sp, #-32]!
  406ddc:	mov	x29, sp
  406de0:	str	x0, [sp, #24]
  406de4:	ldr	x0, [sp, #24]
  406de8:	bl	4015a0 <strlen@plt>
  406dec:	add	x0, x0, #0x1
  406df0:	mov	x1, x0
  406df4:	ldr	x0, [sp, #24]
  406df8:	bl	406dac <__fxstatat@plt+0x548c>
  406dfc:	ldp	x29, x30, [sp], #32
  406e00:	ret
  406e04:	stp	x29, x30, [sp, #-32]!
  406e08:	mov	x29, sp
  406e0c:	str	x19, [sp, #16]
  406e10:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  406e14:	add	x0, x0, #0x208
  406e18:	ldr	w19, [x0]
  406e1c:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  406e20:	add	x0, x0, #0x228
  406e24:	bl	4018f0 <gettext@plt>
  406e28:	mov	x3, x0
  406e2c:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  406e30:	add	x2, x0, #0x240
  406e34:	mov	w1, #0x0                   	// #0
  406e38:	mov	w0, w19
  406e3c:	bl	4015c0 <error@plt>
  406e40:	bl	401750 <abort@plt>
  406e44:	stp	x29, x30, [sp, #-64]!
  406e48:	mov	x29, sp
  406e4c:	str	x0, [sp, #40]
  406e50:	str	w1, [sp, #36]
  406e54:	str	x2, [sp, #24]
  406e58:	ldr	w0, [sp, #36]
  406e5c:	orr	w0, w0, #0x200
  406e60:	ldr	x2, [sp, #24]
  406e64:	mov	w1, w0
  406e68:	ldr	x0, [sp, #40]
  406e6c:	bl	4075e8 <__fxstatat@plt+0x5cc8>
  406e70:	str	x0, [sp, #56]
  406e74:	ldr	x0, [sp, #56]
  406e78:	cmp	x0, #0x0
  406e7c:	b.ne	406eb4 <__fxstatat@plt+0x5594>  // b.any
  406e80:	bl	4018c0 <__errno_location@plt>
  406e84:	ldr	w0, [x0]
  406e88:	cmp	w0, #0x16
  406e8c:	b.ne	406eb0 <__fxstatat@plt+0x5590>  // b.any
  406e90:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  406e94:	add	x3, x0, #0x268
  406e98:	mov	w2, #0x29                  	// #41
  406e9c:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  406ea0:	add	x1, x0, #0x248
  406ea4:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  406ea8:	add	x0, x0, #0x258
  406eac:	bl	4018b0 <__assert_fail@plt>
  406eb0:	bl	406e04 <__fxstatat@plt+0x54e4>
  406eb4:	ldr	x0, [sp, #56]
  406eb8:	ldp	x29, x30, [sp], #64
  406ebc:	ret
  406ec0:	sub	sp, sp, #0x10
  406ec4:	str	x0, [sp, #8]
  406ec8:	str	x1, [sp]
  406ecc:	ldr	x0, [sp, #8]
  406ed0:	ldr	w0, [x0, #72]
  406ed4:	and	w0, w0, #0x10
  406ed8:	cmp	w0, #0x0
  406edc:	b.eq	406ef4 <__fxstatat@plt+0x55d4>  // b.none
  406ee0:	ldr	x0, [sp, #8]
  406ee4:	ldr	w0, [x0, #72]
  406ee8:	and	w0, w0, #0x1
  406eec:	cmp	w0, #0x0
  406ef0:	b.eq	406f2c <__fxstatat@plt+0x560c>  // b.none
  406ef4:	ldr	x0, [sp, #8]
  406ef8:	ldr	w0, [x0, #72]
  406efc:	and	w0, w0, #0x10
  406f00:	cmp	w0, #0x0
  406f04:	b.eq	406f34 <__fxstatat@plt+0x5614>  // b.none
  406f08:	ldr	x0, [sp, #8]
  406f0c:	ldr	w0, [x0, #72]
  406f10:	and	w0, w0, #0x1
  406f14:	cmp	w0, #0x0
  406f18:	b.eq	406f34 <__fxstatat@plt+0x5614>  // b.none
  406f1c:	ldr	x0, [sp]
  406f20:	ldr	x0, [x0, #88]
  406f24:	cmp	x0, #0x0
  406f28:	b.eq	406f34 <__fxstatat@plt+0x5614>  // b.none
  406f2c:	mov	w0, #0x1                   	// #1
  406f30:	b	406f38 <__fxstatat@plt+0x5618>
  406f34:	mov	w0, #0x0                   	// #0
  406f38:	and	w0, w0, #0x1
  406f3c:	and	w0, w0, #0xff
  406f40:	add	sp, sp, #0x10
  406f44:	ret
  406f48:	sub	sp, sp, #0x20
  406f4c:	str	x0, [sp, #8]
  406f50:	str	x1, [sp]
  406f54:	ldr	x0, [sp, #8]
  406f58:	str	x0, [sp, #24]
  406f5c:	ldr	x0, [sp]
  406f60:	str	x0, [sp, #16]
  406f64:	ldr	x0, [sp, #24]
  406f68:	ldr	x1, [x0, #8]
  406f6c:	ldr	x0, [sp, #16]
  406f70:	ldr	x0, [x0, #8]
  406f74:	cmp	x1, x0
  406f78:	b.ne	406f9c <__fxstatat@plt+0x567c>  // b.any
  406f7c:	ldr	x0, [sp, #24]
  406f80:	ldr	x1, [x0]
  406f84:	ldr	x0, [sp, #16]
  406f88:	ldr	x0, [x0]
  406f8c:	cmp	x1, x0
  406f90:	b.ne	406f9c <__fxstatat@plt+0x567c>  // b.any
  406f94:	mov	w0, #0x1                   	// #1
  406f98:	b	406fa0 <__fxstatat@plt+0x5680>
  406f9c:	mov	w0, #0x0                   	// #0
  406fa0:	and	w0, w0, #0x1
  406fa4:	and	w0, w0, #0xff
  406fa8:	add	sp, sp, #0x20
  406fac:	ret
  406fb0:	sub	sp, sp, #0x20
  406fb4:	str	x0, [sp, #8]
  406fb8:	str	x1, [sp]
  406fbc:	ldr	x0, [sp, #8]
  406fc0:	str	x0, [sp, #24]
  406fc4:	ldr	x0, [sp, #24]
  406fc8:	ldr	x0, [x0, #8]
  406fcc:	ldr	x1, [sp]
  406fd0:	udiv	x2, x0, x1
  406fd4:	ldr	x1, [sp]
  406fd8:	mul	x1, x2, x1
  406fdc:	sub	x0, x0, x1
  406fe0:	add	sp, sp, #0x20
  406fe4:	ret
  406fe8:	stp	x29, x30, [sp, #-32]!
  406fec:	mov	x29, sp
  406ff0:	str	x0, [sp, #24]
  406ff4:	ldr	x0, [sp, #24]
  406ff8:	ldr	w1, [x0, #72]
  406ffc:	mov	w0, #0x102                 	// #258
  407000:	and	w0, w1, w0
  407004:	cmp	w0, #0x0
  407008:	b.eq	407054 <__fxstatat@plt+0x5734>  // b.none
  40700c:	adrp	x0, 401000 <mbrtowc@plt-0x560>
  407010:	add	x4, x0, #0x7d0
  407014:	adrp	x0, 406000 <__fxstatat@plt+0x46e0>
  407018:	add	x3, x0, #0xf48
  40701c:	adrp	x0, 406000 <__fxstatat@plt+0x46e0>
  407020:	add	x2, x0, #0xfb0
  407024:	mov	x1, #0x0                   	// #0
  407028:	mov	x0, #0x1f                  	// #31
  40702c:	bl	40ae98 <__fxstatat@plt+0x9578>
  407030:	mov	x1, x0
  407034:	ldr	x0, [sp, #24]
  407038:	str	x1, [x0, #88]
  40703c:	ldr	x0, [sp, #24]
  407040:	ldr	x0, [x0, #88]
  407044:	cmp	x0, #0x0
  407048:	b.ne	40708c <__fxstatat@plt+0x576c>  // b.any
  40704c:	mov	w0, #0x0                   	// #0
  407050:	b	407090 <__fxstatat@plt+0x5770>
  407054:	mov	x0, #0x20                  	// #32
  407058:	bl	401660 <malloc@plt>
  40705c:	mov	x1, x0
  407060:	ldr	x0, [sp, #24]
  407064:	str	x1, [x0, #88]
  407068:	ldr	x0, [sp, #24]
  40706c:	ldr	x0, [x0, #88]
  407070:	cmp	x0, #0x0
  407074:	b.ne	407080 <__fxstatat@plt+0x5760>  // b.any
  407078:	mov	w0, #0x0                   	// #0
  40707c:	b	407090 <__fxstatat@plt+0x5770>
  407080:	ldr	x0, [sp, #24]
  407084:	ldr	x0, [x0, #88]
  407088:	bl	40a1ac <__fxstatat@plt+0x888c>
  40708c:	mov	w0, #0x1                   	// #1
  407090:	ldp	x29, x30, [sp], #32
  407094:	ret
  407098:	stp	x29, x30, [sp, #-64]!
  40709c:	mov	x29, sp
  4070a0:	str	x0, [sp, #24]
  4070a4:	str	x1, [sp, #16]
  4070a8:	ldr	x0, [sp, #24]
  4070ac:	ldr	w1, [x0, #72]
  4070b0:	mov	w0, #0x102                 	// #258
  4070b4:	and	w0, w1, w0
  4070b8:	cmp	w0, #0x0
  4070bc:	b.eq	407178 <__fxstatat@plt+0x5858>  // b.none
  4070c0:	ldr	x0, [sp, #16]
  4070c4:	add	x0, x0, #0x78
  4070c8:	str	x0, [sp, #56]
  4070cc:	mov	x0, #0x18                  	// #24
  4070d0:	bl	401660 <malloc@plt>
  4070d4:	str	x0, [sp, #48]
  4070d8:	ldr	x0, [sp, #48]
  4070dc:	cmp	x0, #0x0
  4070e0:	b.ne	4070ec <__fxstatat@plt+0x57cc>  // b.any
  4070e4:	mov	w0, #0x0                   	// #0
  4070e8:	b	4071bc <__fxstatat@plt+0x589c>
  4070ec:	ldr	x0, [sp, #56]
  4070f0:	ldr	x1, [x0]
  4070f4:	ldr	x0, [sp, #48]
  4070f8:	str	x1, [x0]
  4070fc:	ldr	x0, [sp, #56]
  407100:	ldr	x1, [x0, #8]
  407104:	ldr	x0, [sp, #48]
  407108:	str	x1, [x0, #8]
  40710c:	ldr	x0, [sp, #48]
  407110:	ldr	x1, [sp, #16]
  407114:	str	x1, [x0, #16]
  407118:	ldr	x0, [sp, #24]
  40711c:	ldr	x0, [x0, #88]
  407120:	ldr	x1, [sp, #48]
  407124:	bl	40bb18 <__fxstatat@plt+0xa1f8>
  407128:	str	x0, [sp, #40]
  40712c:	ldr	x1, [sp, #40]
  407130:	ldr	x0, [sp, #48]
  407134:	cmp	x1, x0
  407138:	b.eq	4071b8 <__fxstatat@plt+0x5898>  // b.none
  40713c:	ldr	x0, [sp, #48]
  407140:	bl	4017d0 <free@plt>
  407144:	ldr	x0, [sp, #40]
  407148:	cmp	x0, #0x0
  40714c:	b.ne	407158 <__fxstatat@plt+0x5838>  // b.any
  407150:	mov	w0, #0x0                   	// #0
  407154:	b	4071bc <__fxstatat@plt+0x589c>
  407158:	ldr	x0, [sp, #40]
  40715c:	ldr	x1, [x0, #16]
  407160:	ldr	x0, [sp, #16]
  407164:	str	x1, [x0]
  407168:	ldr	x0, [sp, #16]
  40716c:	mov	w1, #0x2                   	// #2
  407170:	strh	w1, [x0, #108]
  407174:	b	4071b8 <__fxstatat@plt+0x5898>
  407178:	ldr	x0, [sp, #24]
  40717c:	ldr	x2, [x0, #88]
  407180:	ldr	x0, [sp, #16]
  407184:	add	x0, x0, #0x78
  407188:	mov	x1, x0
  40718c:	mov	x0, x2
  407190:	bl	40a1d8 <__fxstatat@plt+0x88b8>
  407194:	and	w0, w0, #0xff
  407198:	cmp	w0, #0x0
  40719c:	b.eq	4071b8 <__fxstatat@plt+0x5898>  // b.none
  4071a0:	ldr	x0, [sp, #16]
  4071a4:	ldr	x1, [sp, #16]
  4071a8:	str	x1, [x0]
  4071ac:	ldr	x0, [sp, #16]
  4071b0:	mov	w1, #0x2                   	// #2
  4071b4:	strh	w1, [x0, #108]
  4071b8:	mov	w0, #0x1                   	// #1
  4071bc:	ldp	x29, x30, [sp], #64
  4071c0:	ret
  4071c4:	stp	x29, x30, [sp, #-80]!
  4071c8:	mov	x29, sp
  4071cc:	str	x0, [sp, #24]
  4071d0:	str	x1, [sp, #16]
  4071d4:	ldr	x0, [sp, #16]
  4071d8:	add	x0, x0, #0x78
  4071dc:	str	x0, [sp, #72]
  4071e0:	ldr	x0, [sp, #24]
  4071e4:	ldr	w1, [x0, #72]
  4071e8:	mov	w0, #0x102                 	// #258
  4071ec:	and	w0, w1, w0
  4071f0:	cmp	w0, #0x0
  4071f4:	b.eq	407240 <__fxstatat@plt+0x5920>  // b.none
  4071f8:	ldr	x0, [sp, #72]
  4071fc:	ldr	x0, [x0]
  407200:	str	x0, [sp, #32]
  407204:	ldr	x0, [sp, #72]
  407208:	ldr	x0, [x0, #8]
  40720c:	str	x0, [sp, #40]
  407210:	ldr	x0, [sp, #24]
  407214:	ldr	x0, [x0, #88]
  407218:	add	x1, sp, #0x20
  40721c:	bl	40bb74 <__fxstatat@plt+0xa254>
  407220:	str	x0, [sp, #56]
  407224:	ldr	x0, [sp, #56]
  407228:	cmp	x0, #0x0
  40722c:	b.ne	407234 <__fxstatat@plt+0x5914>  // b.any
  407230:	bl	401750 <abort@plt>
  407234:	ldr	x0, [sp, #56]
  407238:	bl	4017d0 <free@plt>
  40723c:	b	4072e0 <__fxstatat@plt+0x59c0>
  407240:	ldr	x0, [sp, #16]
  407244:	ldr	x0, [x0, #8]
  407248:	str	x0, [sp, #64]
  40724c:	ldr	x0, [sp, #64]
  407250:	cmp	x0, #0x0
  407254:	b.eq	4072e0 <__fxstatat@plt+0x59c0>  // b.none
  407258:	ldr	x0, [sp, #64]
  40725c:	ldr	x0, [x0, #88]
  407260:	cmp	x0, #0x0
  407264:	b.lt	4072e0 <__fxstatat@plt+0x59c0>  // b.tstop
  407268:	ldr	x0, [sp, #24]
  40726c:	ldr	x0, [x0, #88]
  407270:	ldr	x0, [x0, #16]
  407274:	cmp	x0, #0x0
  407278:	b.ne	407280 <__fxstatat@plt+0x5960>  // b.any
  40727c:	bl	401750 <abort@plt>
  407280:	ldr	x0, [sp, #24]
  407284:	ldr	x0, [x0, #88]
  407288:	ldr	x1, [x0]
  40728c:	ldr	x0, [sp, #72]
  407290:	ldr	x0, [x0, #8]
  407294:	cmp	x1, x0
  407298:	b.ne	4072e0 <__fxstatat@plt+0x59c0>  // b.any
  40729c:	ldr	x0, [sp, #24]
  4072a0:	ldr	x0, [x0, #88]
  4072a4:	ldr	x1, [x0, #8]
  4072a8:	ldr	x0, [sp, #72]
  4072ac:	ldr	x0, [x0]
  4072b0:	cmp	x1, x0
  4072b4:	b.ne	4072e0 <__fxstatat@plt+0x59c0>  // b.any
  4072b8:	ldr	x0, [sp, #24]
  4072bc:	ldr	x0, [x0, #88]
  4072c0:	ldr	x1, [sp, #64]
  4072c4:	ldr	x1, [x1, #120]
  4072c8:	str	x1, [x0, #8]
  4072cc:	ldr	x0, [sp, #24]
  4072d0:	ldr	x0, [x0, #88]
  4072d4:	ldr	x1, [sp, #64]
  4072d8:	ldr	x1, [x1, #128]
  4072dc:	str	x1, [x0]
  4072e0:	nop
  4072e4:	ldp	x29, x30, [sp], #80
  4072e8:	ret
  4072ec:	stp	x29, x30, [sp, #-32]!
  4072f0:	mov	x29, sp
  4072f4:	str	x0, [sp, #24]
  4072f8:	ldr	x0, [sp, #24]
  4072fc:	ldr	w1, [x0, #72]
  407300:	mov	w0, #0x102                 	// #258
  407304:	and	w0, w1, w0
  407308:	cmp	w0, #0x0
  40730c:	b.eq	407330 <__fxstatat@plt+0x5a10>  // b.none
  407310:	ldr	x0, [sp, #24]
  407314:	ldr	x0, [x0, #88]
  407318:	cmp	x0, #0x0
  40731c:	b.eq	40733c <__fxstatat@plt+0x5a1c>  // b.none
  407320:	ldr	x0, [sp, #24]
  407324:	ldr	x0, [x0, #88]
  407328:	bl	40b138 <__fxstatat@plt+0x9818>
  40732c:	b	40733c <__fxstatat@plt+0x5a1c>
  407330:	ldr	x0, [sp, #24]
  407334:	ldr	x0, [x0, #88]
  407338:	bl	4017d0 <free@plt>
  40733c:	nop
  407340:	ldp	x29, x30, [sp], #32
  407344:	ret
  407348:	stp	x29, x30, [sp, #-48]!
  40734c:	mov	x29, sp
  407350:	str	x0, [sp, #24]
  407354:	b	407378 <__fxstatat@plt+0x5a58>
  407358:	ldr	x0, [sp, #24]
  40735c:	bl	40be5c <__fxstatat@plt+0xa53c>
  407360:	str	w0, [sp, #44]
  407364:	ldr	w0, [sp, #44]
  407368:	cmp	w0, #0x0
  40736c:	b.lt	407378 <__fxstatat@plt+0x5a58>  // b.tstop
  407370:	ldr	w0, [sp, #44]
  407374:	bl	401710 <close@plt>
  407378:	ldr	x0, [sp, #24]
  40737c:	bl	40bd98 <__fxstatat@plt+0xa478>
  407380:	and	w0, w0, #0xff
  407384:	eor	w0, w0, #0x1
  407388:	and	w0, w0, #0xff
  40738c:	cmp	w0, #0x0
  407390:	b.ne	407358 <__fxstatat@plt+0x5a38>  // b.any
  407394:	nop
  407398:	nop
  40739c:	ldp	x29, x30, [sp], #48
  4073a0:	ret
  4073a4:	stp	x29, x30, [sp, #-32]!
  4073a8:	mov	x29, sp
  4073ac:	str	x0, [sp, #24]
  4073b0:	strb	w1, [sp, #23]
  4073b4:	ldr	x0, [sp, #24]
  4073b8:	ldrh	w0, [x0, #108]
  4073bc:	cmp	w0, #0xb
  4073c0:	b.eq	4073c8 <__fxstatat@plt+0x5aa8>  // b.none
  4073c4:	bl	401750 <abort@plt>
  4073c8:	ldrb	w0, [sp, #23]
  4073cc:	cmp	w0, #0x0
  4073d0:	b.eq	4073dc <__fxstatat@plt+0x5abc>  // b.none
  4073d4:	mov	x0, #0x2                   	// #2
  4073d8:	b	4073e0 <__fxstatat@plt+0x5ac0>
  4073dc:	mov	x0, #0x1                   	// #1
  4073e0:	ldr	x1, [sp, #24]
  4073e4:	str	x0, [x1, #168]
  4073e8:	nop
  4073ec:	ldp	x29, x30, [sp], #32
  4073f0:	ret
  4073f4:	stp	x29, x30, [sp, #-48]!
  4073f8:	mov	x29, sp
  4073fc:	str	x0, [sp, #24]
  407400:	str	w1, [sp, #20]
  407404:	strb	w2, [sp, #19]
  407408:	ldr	x0, [sp, #24]
  40740c:	ldr	w0, [x0, #44]
  407410:	str	w0, [sp, #44]
  407414:	ldr	w1, [sp, #44]
  407418:	ldr	w0, [sp, #20]
  40741c:	cmp	w1, w0
  407420:	b.ne	407434 <__fxstatat@plt+0x5b14>  // b.any
  407424:	ldr	w0, [sp, #44]
  407428:	cmn	w0, #0x64
  40742c:	b.eq	407434 <__fxstatat@plt+0x5b14>  // b.none
  407430:	bl	401750 <abort@plt>
  407434:	ldrb	w0, [sp, #19]
  407438:	cmp	w0, #0x0
  40743c:	b.eq	40746c <__fxstatat@plt+0x5b4c>  // b.none
  407440:	ldr	x0, [sp, #24]
  407444:	add	x0, x0, #0x60
  407448:	ldr	w1, [sp, #44]
  40744c:	bl	40bdb0 <__fxstatat@plt+0xa490>
  407450:	str	w0, [sp, #40]
  407454:	ldr	w0, [sp, #40]
  407458:	cmp	w0, #0x0
  40745c:	b.lt	407494 <__fxstatat@plt+0x5b74>  // b.tstop
  407460:	ldr	w0, [sp, #40]
  407464:	bl	401710 <close@plt>
  407468:	b	407494 <__fxstatat@plt+0x5b74>
  40746c:	ldr	x0, [sp, #24]
  407470:	ldr	w0, [x0, #72]
  407474:	and	w0, w0, #0x4
  407478:	cmp	w0, #0x0
  40747c:	b.ne	407494 <__fxstatat@plt+0x5b74>  // b.any
  407480:	ldr	w0, [sp, #44]
  407484:	cmp	w0, #0x0
  407488:	b.lt	407494 <__fxstatat@plt+0x5b74>  // b.tstop
  40748c:	ldr	w0, [sp, #44]
  407490:	bl	401710 <close@plt>
  407494:	ldr	x0, [sp, #24]
  407498:	ldr	w1, [sp, #20]
  40749c:	str	w1, [x0, #44]
  4074a0:	nop
  4074a4:	ldp	x29, x30, [sp], #48
  4074a8:	ret
  4074ac:	stp	x29, x30, [sp, #-48]!
  4074b0:	mov	x29, sp
  4074b4:	str	x0, [sp, #24]
  4074b8:	ldr	x0, [sp, #24]
  4074bc:	ldr	w0, [x0, #72]
  4074c0:	and	w0, w0, #0x4
  4074c4:	cmp	w0, #0x0
  4074c8:	b.ne	407550 <__fxstatat@plt+0x5c30>  // b.any
  4074cc:	ldr	x0, [sp, #24]
  4074d0:	ldr	w0, [x0, #72]
  4074d4:	and	w0, w0, #0x200
  4074d8:	cmp	w0, #0x0
  4074dc:	b.eq	407518 <__fxstatat@plt+0x5bf8>  // b.none
  4074e0:	ldr	x0, [sp, #24]
  4074e4:	ldr	w0, [x0, #72]
  4074e8:	and	w0, w0, #0x200
  4074ec:	cmp	w0, #0x0
  4074f0:	b.ne	407500 <__fxstatat@plt+0x5be0>  // b.any
  4074f4:	ldr	x0, [sp, #24]
  4074f8:	ldr	w0, [x0, #40]
  4074fc:	b	407504 <__fxstatat@plt+0x5be4>
  407500:	mov	w0, #0xffffff9c            	// #-100
  407504:	mov	w2, #0x1                   	// #1
  407508:	mov	w1, w0
  40750c:	ldr	x0, [sp, #24]
  407510:	bl	4073f4 <__fxstatat@plt+0x5ad4>
  407514:	b	407550 <__fxstatat@plt+0x5c30>
  407518:	ldr	x0, [sp, #24]
  40751c:	ldr	w0, [x0, #72]
  407520:	and	w0, w0, #0x200
  407524:	cmp	w0, #0x0
  407528:	b.ne	407538 <__fxstatat@plt+0x5c18>  // b.any
  40752c:	ldr	x0, [sp, #24]
  407530:	ldr	w0, [x0, #40]
  407534:	b	40753c <__fxstatat@plt+0x5c1c>
  407538:	mov	w0, #0xffffff9c            	// #-100
  40753c:	bl	4015d0 <fchdir@plt>
  407540:	cmp	w0, #0x0
  407544:	b.eq	407550 <__fxstatat@plt+0x5c30>  // b.none
  407548:	mov	w0, #0x1                   	// #1
  40754c:	b	407554 <__fxstatat@plt+0x5c34>
  407550:	mov	w0, #0x0                   	// #0
  407554:	str	w0, [sp, #44]
  407558:	ldr	x0, [sp, #24]
  40755c:	add	x0, x0, #0x60
  407560:	bl	407348 <__fxstatat@plt+0x5a28>
  407564:	ldr	w0, [sp, #44]
  407568:	ldp	x29, x30, [sp], #48
  40756c:	ret
  407570:	stp	x29, x30, [sp, #-48]!
  407574:	mov	x29, sp
  407578:	str	x0, [sp, #24]
  40757c:	str	x1, [sp, #16]
  407580:	ldr	x0, [sp, #24]
  407584:	ldr	w0, [x0, #72]
  407588:	lsl	w0, w0, #11
  40758c:	and	w1, w0, #0x8000
  407590:	mov	w0, #0x4900                	// #18688
  407594:	movk	w0, #0x8, lsl #16
  407598:	orr	w0, w1, w0
  40759c:	str	w0, [sp, #44]
  4075a0:	ldr	x0, [sp, #24]
  4075a4:	ldr	w0, [x0, #72]
  4075a8:	and	w0, w0, #0x200
  4075ac:	cmp	w0, #0x0
  4075b0:	b.eq	4075cc <__fxstatat@plt+0x5cac>  // b.none
  4075b4:	ldr	x0, [sp, #24]
  4075b8:	ldr	w0, [x0, #44]
  4075bc:	ldr	w2, [sp, #44]
  4075c0:	ldr	x1, [sp, #16]
  4075c4:	bl	40bf54 <__fxstatat@plt+0xa634>
  4075c8:	b	4075d8 <__fxstatat@plt+0x5cb8>
  4075cc:	ldr	w1, [sp, #44]
  4075d0:	ldr	x0, [sp, #16]
  4075d4:	bl	40a2d8 <__fxstatat@plt+0x89b8>
  4075d8:	str	w0, [sp, #40]
  4075dc:	ldr	w0, [sp, #40]
  4075e0:	ldp	x29, x30, [sp], #48
  4075e4:	ret
  4075e8:	stp	x29, x30, [sp, #-128]!
  4075ec:	mov	x29, sp
  4075f0:	stp	x19, x20, [sp, #16]
  4075f4:	stp	x21, x22, [sp, #32]
  4075f8:	str	x23, [sp, #48]
  4075fc:	str	x0, [sp, #72]
  407600:	mov	w22, w1
  407604:	str	x2, [sp, #64]
  407608:	str	xzr, [sp, #120]
  40760c:	str	xzr, [sp, #112]
  407610:	and	w0, w22, #0xfffff000
  407614:	cmp	w0, #0x0
  407618:	b.eq	407634 <__fxstatat@plt+0x5d14>  // b.none
  40761c:	bl	4018c0 <__errno_location@plt>
  407620:	mov	x1, x0
  407624:	mov	w0, #0x16                  	// #22
  407628:	str	w0, [x1]
  40762c:	mov	x0, #0x0                   	// #0
  407630:	b	407a54 <__fxstatat@plt+0x6134>
  407634:	and	w0, w22, #0x4
  407638:	cmp	w0, #0x0
  40763c:	b.eq	407664 <__fxstatat@plt+0x5d44>  // b.none
  407640:	and	w0, w22, #0x200
  407644:	cmp	w0, #0x0
  407648:	b.eq	407664 <__fxstatat@plt+0x5d44>  // b.none
  40764c:	bl	4018c0 <__errno_location@plt>
  407650:	mov	x1, x0
  407654:	mov	w0, #0x16                  	// #22
  407658:	str	w0, [x1]
  40765c:	mov	x0, #0x0                   	// #0
  407660:	b	407a54 <__fxstatat@plt+0x6134>
  407664:	mov	w0, #0x12                  	// #18
  407668:	and	w0, w22, w0
  40766c:	cmp	w0, #0x0
  407670:	b.ne	40768c <__fxstatat@plt+0x5d6c>  // b.any
  407674:	bl	4018c0 <__errno_location@plt>
  407678:	mov	x1, x0
  40767c:	mov	w0, #0x16                  	// #22
  407680:	str	w0, [x1]
  407684:	mov	x0, #0x0                   	// #0
  407688:	b	407a54 <__fxstatat@plt+0x6134>
  40768c:	mov	x0, #0x80                  	// #128
  407690:	bl	401660 <malloc@plt>
  407694:	mov	x19, x0
  407698:	cmp	x19, #0x0
  40769c:	b.ne	4076a8 <__fxstatat@plt+0x5d88>  // b.any
  4076a0:	mov	x0, #0x0                   	// #0
  4076a4:	b	407a54 <__fxstatat@plt+0x6134>
  4076a8:	mov	x2, #0x80                  	// #128
  4076ac:	mov	w1, #0x0                   	// #0
  4076b0:	mov	x0, x19
  4076b4:	bl	4016c0 <memset@plt>
  4076b8:	ldr	x0, [sp, #64]
  4076bc:	str	x0, [x19, #64]
  4076c0:	str	w22, [x19, #72]
  4076c4:	ldr	w0, [x19, #72]
  4076c8:	and	w0, w0, #0x2
  4076cc:	cmp	w0, #0x0
  4076d0:	b.eq	4076ec <__fxstatat@plt+0x5dcc>  // b.none
  4076d4:	ldr	w0, [x19, #72]
  4076d8:	orr	w0, w0, #0x4
  4076dc:	str	w0, [x19, #72]
  4076e0:	ldr	w0, [x19, #72]
  4076e4:	and	w0, w0, #0xfffffdff
  4076e8:	str	w0, [x19, #72]
  4076ec:	mov	w0, #0xffffff9c            	// #-100
  4076f0:	str	w0, [x19, #44]
  4076f4:	ldr	x0, [sp, #72]
  4076f8:	bl	409cbc <__fxstatat@plt+0x839c>
  4076fc:	str	x0, [sp, #96]
  407700:	ldr	x2, [sp, #96]
  407704:	ldr	x1, [sp, #96]
  407708:	mov	x0, #0x1000                	// #4096
  40770c:	cmp	x2, #0x1, lsl #12
  407710:	csel	x0, x1, x0, cs  // cs = hs, nlast
  407714:	mov	x1, x0
  407718:	mov	x0, x19
  40771c:	bl	409abc <__fxstatat@plt+0x819c>
  407720:	and	w0, w0, #0xff
  407724:	eor	w0, w0, #0x1
  407728:	and	w0, w0, #0xff
  40772c:	cmp	w0, #0x0
  407730:	b.ne	407a44 <__fxstatat@plt+0x6124>  // b.any
  407734:	ldr	x0, [sp, #72]
  407738:	ldr	x0, [x0]
  40773c:	cmp	x0, #0x0
  407740:	b.eq	407780 <__fxstatat@plt+0x5e60>  // b.none
  407744:	mov	x2, #0x0                   	// #0
  407748:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  40774c:	add	x1, x0, #0x278
  407750:	mov	x0, x19
  407754:	bl	4099cc <__fxstatat@plt+0x80ac>
  407758:	str	x0, [sp, #120]
  40775c:	ldr	x0, [sp, #120]
  407760:	cmp	x0, #0x0
  407764:	b.eq	407a34 <__fxstatat@plt+0x6114>  // b.none
  407768:	ldr	x0, [sp, #120]
  40776c:	mov	x1, #0xffffffffffffffff    	// #-1
  407770:	str	x1, [x0, #88]
  407774:	ldr	x0, [sp, #120]
  407778:	mov	w1, #0xffffffff            	// #-1
  40777c:	str	w1, [x0, #104]
  407780:	ldr	x0, [sp, #64]
  407784:	cmp	x0, #0x0
  407788:	b.eq	40779c <__fxstatat@plt+0x5e7c>  // b.none
  40778c:	ldr	w0, [x19, #72]
  407790:	and	w0, w0, #0x400
  407794:	cmp	w0, #0x0
  407798:	b.eq	4077a4 <__fxstatat@plt+0x5e84>  // b.none
  40779c:	mov	w0, #0x1                   	// #1
  4077a0:	b	4077a8 <__fxstatat@plt+0x5e88>
  4077a4:	mov	w0, #0x0                   	// #0
  4077a8:	strb	w0, [sp, #95]
  4077ac:	ldrb	w0, [sp, #95]
  4077b0:	and	w0, w0, #0x1
  4077b4:	strb	w0, [sp, #95]
  4077b8:	mov	x21, #0x0                   	// #0
  4077bc:	mov	x23, #0x0                   	// #0
  4077c0:	b	407914 <__fxstatat@plt+0x5ff4>
  4077c4:	ldr	x0, [sp, #72]
  4077c8:	ldr	x0, [x0]
  4077cc:	bl	4015a0 <strlen@plt>
  4077d0:	str	x0, [sp, #104]
  4077d4:	and	w0, w22, #0x800
  4077d8:	cmp	w0, #0x0
  4077dc:	b.ne	40784c <__fxstatat@plt+0x5f2c>  // b.any
  4077e0:	ldr	x0, [sp, #72]
  4077e4:	ldr	x0, [x0]
  4077e8:	str	x0, [sp, #80]
  4077ec:	ldr	x0, [sp, #104]
  4077f0:	cmp	x0, #0x2
  4077f4:	b.ls	40784c <__fxstatat@plt+0x5f2c>  // b.plast
  4077f8:	ldr	x0, [sp, #104]
  4077fc:	sub	x0, x0, #0x1
  407800:	ldr	x1, [sp, #80]
  407804:	add	x0, x1, x0
  407808:	ldrb	w0, [x0]
  40780c:	cmp	w0, #0x2f
  407810:	b.ne	40784c <__fxstatat@plt+0x5f2c>  // b.any
  407814:	b	407824 <__fxstatat@plt+0x5f04>
  407818:	ldr	x0, [sp, #104]
  40781c:	sub	x0, x0, #0x1
  407820:	str	x0, [sp, #104]
  407824:	ldr	x0, [sp, #104]
  407828:	cmp	x0, #0x1
  40782c:	b.ls	40784c <__fxstatat@plt+0x5f2c>  // b.plast
  407830:	ldr	x0, [sp, #104]
  407834:	sub	x0, x0, #0x2
  407838:	ldr	x1, [sp, #80]
  40783c:	add	x0, x1, x0
  407840:	ldrb	w0, [x0]
  407844:	cmp	w0, #0x2f
  407848:	b.eq	407818 <__fxstatat@plt+0x5ef8>  // b.none
  40784c:	ldr	x0, [sp, #72]
  407850:	ldr	x0, [x0]
  407854:	ldr	x2, [sp, #104]
  407858:	mov	x1, x0
  40785c:	mov	x0, x19
  407860:	bl	4099cc <__fxstatat@plt+0x80ac>
  407864:	mov	x20, x0
  407868:	cmp	x20, #0x0
  40786c:	b.eq	407a0c <__fxstatat@plt+0x60ec>  // b.none
  407870:	str	xzr, [x20, #88]
  407874:	ldr	x0, [sp, #120]
  407878:	str	x0, [x20, #8]
  40787c:	add	x0, x20, #0xf8
  407880:	str	x0, [x20, #48]
  407884:	ldrb	w0, [sp, #95]
  407888:	cmp	w0, #0x0
  40788c:	b.eq	4078b0 <__fxstatat@plt+0x5f90>  // b.none
  407890:	cmp	x21, #0x0
  407894:	b.eq	4078b0 <__fxstatat@plt+0x5f90>  // b.none
  407898:	mov	w0, #0xb                   	// #11
  40789c:	strh	w0, [x20, #108]
  4078a0:	mov	w1, #0x1                   	// #1
  4078a4:	mov	x0, x20
  4078a8:	bl	4073a4 <__fxstatat@plt+0x5a84>
  4078ac:	b	4078c8 <__fxstatat@plt+0x5fa8>
  4078b0:	mov	w2, #0x0                   	// #0
  4078b4:	mov	x1, x20
  4078b8:	mov	x0, x19
  4078bc:	bl	40963c <__fxstatat@plt+0x7d1c>
  4078c0:	and	w0, w0, #0xffff
  4078c4:	strh	w0, [x20, #108]
  4078c8:	ldr	x0, [sp, #64]
  4078cc:	cmp	x0, #0x0
  4078d0:	b.eq	4078e0 <__fxstatat@plt+0x5fc0>  // b.none
  4078d4:	str	x21, [x20, #16]
  4078d8:	mov	x21, x20
  4078dc:	b	407904 <__fxstatat@plt+0x5fe4>
  4078e0:	str	xzr, [x20, #16]
  4078e4:	cmp	x21, #0x0
  4078e8:	b.ne	4078f8 <__fxstatat@plt+0x5fd8>  // b.any
  4078ec:	mov	x21, x20
  4078f0:	str	x21, [sp, #112]
  4078f4:	b	407904 <__fxstatat@plt+0x5fe4>
  4078f8:	ldr	x0, [sp, #112]
  4078fc:	str	x20, [x0, #16]
  407900:	str	x20, [sp, #112]
  407904:	ldr	x0, [sp, #72]
  407908:	add	x0, x0, #0x8
  40790c:	str	x0, [sp, #72]
  407910:	add	x23, x23, #0x1
  407914:	ldr	x0, [sp, #72]
  407918:	ldr	x0, [x0]
  40791c:	cmp	x0, #0x0
  407920:	b.ne	4077c4 <__fxstatat@plt+0x5ea4>  // b.any
  407924:	ldr	x0, [sp, #64]
  407928:	cmp	x0, #0x0
  40792c:	b.eq	40794c <__fxstatat@plt+0x602c>  // b.none
  407930:	cmp	x23, #0x1
  407934:	b.ls	40794c <__fxstatat@plt+0x602c>  // b.plast
  407938:	mov	x2, x23
  40793c:	mov	x1, x21
  407940:	mov	x0, x19
  407944:	bl	409888 <__fxstatat@plt+0x7f68>
  407948:	mov	x21, x0
  40794c:	mov	x2, #0x0                   	// #0
  407950:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  407954:	add	x1, x0, #0x278
  407958:	mov	x0, x19
  40795c:	bl	4099cc <__fxstatat@plt+0x80ac>
  407960:	str	x0, [x19]
  407964:	ldr	x0, [x19]
  407968:	cmp	x0, #0x0
  40796c:	b.eq	407a14 <__fxstatat@plt+0x60f4>  // b.none
  407970:	ldr	x0, [x19]
  407974:	str	x21, [x0, #16]
  407978:	ldr	x0, [x19]
  40797c:	mov	w1, #0x9                   	// #9
  407980:	strh	w1, [x0, #108]
  407984:	ldr	x0, [x19]
  407988:	mov	x1, #0x1                   	// #1
  40798c:	str	x1, [x0, #88]
  407990:	mov	x0, x19
  407994:	bl	406fe8 <__fxstatat@plt+0x56c8>
  407998:	and	w0, w0, #0xff
  40799c:	eor	w0, w0, #0x1
  4079a0:	and	w0, w0, #0xff
  4079a4:	cmp	w0, #0x0
  4079a8:	b.ne	407a1c <__fxstatat@plt+0x60fc>  // b.any
  4079ac:	ldr	w0, [x19, #72]
  4079b0:	and	w0, w0, #0x4
  4079b4:	cmp	w0, #0x0
  4079b8:	b.ne	4079f8 <__fxstatat@plt+0x60d8>  // b.any
  4079bc:	ldr	w0, [x19, #72]
  4079c0:	and	w0, w0, #0x200
  4079c4:	cmp	w0, #0x0
  4079c8:	b.ne	4079f8 <__fxstatat@plt+0x60d8>  // b.any
  4079cc:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  4079d0:	add	x1, x0, #0x280
  4079d4:	mov	x0, x19
  4079d8:	bl	407570 <__fxstatat@plt+0x5c50>
  4079dc:	str	w0, [x19, #40]
  4079e0:	ldr	w0, [x19, #40]
  4079e4:	cmp	w0, #0x0
  4079e8:	b.ge	4079f8 <__fxstatat@plt+0x60d8>  // b.tcont
  4079ec:	ldr	w0, [x19, #72]
  4079f0:	orr	w0, w0, #0x4
  4079f4:	str	w0, [x19, #72]
  4079f8:	add	x0, x19, #0x60
  4079fc:	mov	w1, #0xffffffff            	// #-1
  407a00:	bl	40bd28 <__fxstatat@plt+0xa408>
  407a04:	mov	x0, x19
  407a08:	b	407a54 <__fxstatat@plt+0x6134>
  407a0c:	nop
  407a10:	b	407a20 <__fxstatat@plt+0x6100>
  407a14:	nop
  407a18:	b	407a20 <__fxstatat@plt+0x6100>
  407a1c:	nop
  407a20:	mov	x0, x21
  407a24:	bl	409a68 <__fxstatat@plt+0x8148>
  407a28:	ldr	x0, [sp, #120]
  407a2c:	bl	4017d0 <free@plt>
  407a30:	b	407a38 <__fxstatat@plt+0x6118>
  407a34:	nop
  407a38:	ldr	x0, [x19, #32]
  407a3c:	bl	4017d0 <free@plt>
  407a40:	b	407a48 <__fxstatat@plt+0x6128>
  407a44:	nop
  407a48:	mov	x0, x19
  407a4c:	bl	4017d0 <free@plt>
  407a50:	mov	x0, #0x0                   	// #0
  407a54:	ldp	x19, x20, [sp, #16]
  407a58:	ldp	x21, x22, [sp, #32]
  407a5c:	ldr	x23, [sp, #48]
  407a60:	ldp	x29, x30, [sp], #128
  407a64:	ret
  407a68:	stp	x29, x30, [sp, #-64]!
  407a6c:	mov	x29, sp
  407a70:	stp	x19, x20, [sp, #16]
  407a74:	str	x21, [sp, #32]
  407a78:	str	x0, [sp, #56]
  407a7c:	mov	x19, x1
  407a80:	ldr	x0, [x19, #96]
  407a84:	str	x0, [x19, #72]
  407a88:	ldr	x21, [x19, #72]
  407a8c:	ldr	x0, [sp, #56]
  407a90:	ldr	x0, [x0, #32]
  407a94:	add	x1, x19, #0xf8
  407a98:	add	x2, x21, #0x1
  407a9c:	bl	401580 <memmove@plt>
  407aa0:	add	x0, x19, #0xf8
  407aa4:	mov	w1, #0x2f                  	// #47
  407aa8:	bl	401720 <strrchr@plt>
  407aac:	mov	x20, x0
  407ab0:	cmp	x20, #0x0
  407ab4:	b.eq	407afc <__fxstatat@plt+0x61dc>  // b.none
  407ab8:	add	x0, x19, #0xf8
  407abc:	cmp	x20, x0
  407ac0:	b.ne	407ad4 <__fxstatat@plt+0x61b4>  // b.any
  407ac4:	add	x0, x20, #0x1
  407ac8:	ldrb	w0, [x0]
  407acc:	cmp	w0, #0x0
  407ad0:	b.eq	407afc <__fxstatat@plt+0x61dc>  // b.none
  407ad4:	add	x20, x20, #0x1
  407ad8:	mov	x0, x20
  407adc:	bl	4015a0 <strlen@plt>
  407ae0:	mov	x21, x0
  407ae4:	add	x0, x19, #0xf8
  407ae8:	add	x1, x21, #0x1
  407aec:	mov	x2, x1
  407af0:	mov	x1, x20
  407af4:	bl	401580 <memmove@plt>
  407af8:	str	x21, [x19, #96]
  407afc:	ldr	x0, [sp, #56]
  407b00:	ldr	x0, [x0, #32]
  407b04:	str	x0, [x19, #56]
  407b08:	ldr	x0, [x19, #56]
  407b0c:	str	x0, [x19, #48]
  407b10:	nop
  407b14:	ldp	x19, x20, [sp, #16]
  407b18:	ldr	x21, [sp, #32]
  407b1c:	ldp	x29, x30, [sp], #64
  407b20:	ret
  407b24:	stp	x29, x30, [sp, #-64]!
  407b28:	mov	x29, sp
  407b2c:	stp	x19, x20, [sp, #16]
  407b30:	str	x0, [sp, #40]
  407b34:	str	wzr, [sp, #60]
  407b38:	ldr	x0, [sp, #40]
  407b3c:	ldr	x0, [x0]
  407b40:	cmp	x0, #0x0
  407b44:	b.eq	407b90 <__fxstatat@plt+0x6270>  // b.none
  407b48:	ldr	x0, [sp, #40]
  407b4c:	ldr	x19, [x0]
  407b50:	b	407b7c <__fxstatat@plt+0x625c>
  407b54:	mov	x20, x19
  407b58:	ldr	x0, [x19, #16]
  407b5c:	cmp	x0, #0x0
  407b60:	b.eq	407b6c <__fxstatat@plt+0x624c>  // b.none
  407b64:	ldr	x0, [x19, #16]
  407b68:	b	407b70 <__fxstatat@plt+0x6250>
  407b6c:	ldr	x0, [x19, #8]
  407b70:	mov	x19, x0
  407b74:	mov	x0, x20
  407b78:	bl	4017d0 <free@plt>
  407b7c:	ldr	x0, [x19, #88]
  407b80:	cmp	x0, #0x0
  407b84:	b.ge	407b54 <__fxstatat@plt+0x6234>  // b.tcont
  407b88:	mov	x0, x19
  407b8c:	bl	4017d0 <free@plt>
  407b90:	ldr	x0, [sp, #40]
  407b94:	ldr	x0, [x0, #8]
  407b98:	cmp	x0, #0x0
  407b9c:	b.eq	407bac <__fxstatat@plt+0x628c>  // b.none
  407ba0:	ldr	x0, [sp, #40]
  407ba4:	ldr	x0, [x0, #8]
  407ba8:	bl	409a68 <__fxstatat@plt+0x8148>
  407bac:	ldr	x0, [sp, #40]
  407bb0:	ldr	x0, [x0, #16]
  407bb4:	bl	4017d0 <free@plt>
  407bb8:	ldr	x0, [sp, #40]
  407bbc:	ldr	x0, [x0, #32]
  407bc0:	bl	4017d0 <free@plt>
  407bc4:	ldr	x0, [sp, #40]
  407bc8:	ldr	w0, [x0, #72]
  407bcc:	and	w0, w0, #0x200
  407bd0:	cmp	w0, #0x0
  407bd4:	b.eq	407c0c <__fxstatat@plt+0x62ec>  // b.none
  407bd8:	ldr	x0, [sp, #40]
  407bdc:	ldr	w0, [x0, #44]
  407be0:	cmp	w0, #0x0
  407be4:	b.lt	407c6c <__fxstatat@plt+0x634c>  // b.tstop
  407be8:	ldr	x0, [sp, #40]
  407bec:	ldr	w0, [x0, #44]
  407bf0:	bl	401710 <close@plt>
  407bf4:	cmp	w0, #0x0
  407bf8:	b.eq	407c6c <__fxstatat@plt+0x634c>  // b.none
  407bfc:	bl	4018c0 <__errno_location@plt>
  407c00:	ldr	w0, [x0]
  407c04:	str	w0, [sp, #60]
  407c08:	b	407c6c <__fxstatat@plt+0x634c>
  407c0c:	ldr	x0, [sp, #40]
  407c10:	ldr	w0, [x0, #72]
  407c14:	and	w0, w0, #0x4
  407c18:	cmp	w0, #0x0
  407c1c:	b.ne	407c6c <__fxstatat@plt+0x634c>  // b.any
  407c20:	ldr	x0, [sp, #40]
  407c24:	ldr	w0, [x0, #40]
  407c28:	bl	4015d0 <fchdir@plt>
  407c2c:	cmp	w0, #0x0
  407c30:	b.eq	407c40 <__fxstatat@plt+0x6320>  // b.none
  407c34:	bl	4018c0 <__errno_location@plt>
  407c38:	ldr	w0, [x0]
  407c3c:	str	w0, [sp, #60]
  407c40:	ldr	x0, [sp, #40]
  407c44:	ldr	w0, [x0, #40]
  407c48:	bl	401710 <close@plt>
  407c4c:	cmp	w0, #0x0
  407c50:	b.eq	407c6c <__fxstatat@plt+0x634c>  // b.none
  407c54:	ldr	w0, [sp, #60]
  407c58:	cmp	w0, #0x0
  407c5c:	b.ne	407c6c <__fxstatat@plt+0x634c>  // b.any
  407c60:	bl	4018c0 <__errno_location@plt>
  407c64:	ldr	w0, [x0]
  407c68:	str	w0, [sp, #60]
  407c6c:	ldr	x0, [sp, #40]
  407c70:	add	x0, x0, #0x60
  407c74:	bl	407348 <__fxstatat@plt+0x5a28>
  407c78:	ldr	x0, [sp, #40]
  407c7c:	ldr	x0, [x0, #80]
  407c80:	cmp	x0, #0x0
  407c84:	b.eq	407c94 <__fxstatat@plt+0x6374>  // b.none
  407c88:	ldr	x0, [sp, #40]
  407c8c:	ldr	x0, [x0, #80]
  407c90:	bl	40b138 <__fxstatat@plt+0x9818>
  407c94:	ldr	x0, [sp, #40]
  407c98:	bl	4072ec <__fxstatat@plt+0x59cc>
  407c9c:	ldr	x0, [sp, #40]
  407ca0:	bl	4017d0 <free@plt>
  407ca4:	ldr	w0, [sp, #60]
  407ca8:	cmp	w0, #0x0
  407cac:	b.eq	407cc8 <__fxstatat@plt+0x63a8>  // b.none
  407cb0:	bl	4018c0 <__errno_location@plt>
  407cb4:	mov	x1, x0
  407cb8:	ldr	w0, [sp, #60]
  407cbc:	str	w0, [x1]
  407cc0:	mov	w0, #0xffffffff            	// #-1
  407cc4:	b	407ccc <__fxstatat@plt+0x63ac>
  407cc8:	mov	w0, #0x0                   	// #0
  407ccc:	ldp	x19, x20, [sp, #16]
  407cd0:	ldp	x29, x30, [sp], #64
  407cd4:	ret
  407cd8:	sub	sp, sp, #0x20
  407cdc:	str	x0, [sp, #8]
  407ce0:	str	x1, [sp]
  407ce4:	ldr	x0, [sp, #8]
  407ce8:	str	x0, [sp, #24]
  407cec:	ldr	x0, [sp, #24]
  407cf0:	ldr	x0, [x0]
  407cf4:	str	x0, [sp, #16]
  407cf8:	ldr	x0, [sp, #16]
  407cfc:	ldr	x1, [sp]
  407d00:	udiv	x2, x0, x1
  407d04:	ldr	x1, [sp]
  407d08:	mul	x1, x2, x1
  407d0c:	sub	x0, x0, x1
  407d10:	add	sp, sp, #0x20
  407d14:	ret
  407d18:	sub	sp, sp, #0x20
  407d1c:	str	x0, [sp, #8]
  407d20:	str	x1, [sp]
  407d24:	ldr	x0, [sp, #8]
  407d28:	str	x0, [sp, #24]
  407d2c:	ldr	x0, [sp]
  407d30:	str	x0, [sp, #16]
  407d34:	ldr	x0, [sp, #24]
  407d38:	ldr	x1, [x0]
  407d3c:	ldr	x0, [sp, #16]
  407d40:	ldr	x0, [x0]
  407d44:	cmp	x1, x0
  407d48:	cset	w0, eq  // eq = none
  407d4c:	and	w0, w0, #0xff
  407d50:	add	sp, sp, #0x20
  407d54:	ret
  407d58:	stp	x29, x30, [sp, #-208]!
  407d5c:	mov	x29, sp
  407d60:	str	x0, [sp, #24]
  407d64:	str	w1, [sp, #20]
  407d68:	ldr	x0, [sp, #24]
  407d6c:	ldr	x0, [x0, #80]
  407d70:	str	x0, [sp, #192]
  407d74:	ldr	x0, [sp, #192]
  407d78:	ldr	x0, [x0, #80]
  407d7c:	str	x0, [sp, #200]
  407d80:	ldr	x0, [sp, #192]
  407d84:	ldr	w0, [x0, #72]
  407d88:	and	w0, w0, #0x200
  407d8c:	cmp	w0, #0x0
  407d90:	b.ne	407d9c <__fxstatat@plt+0x647c>  // b.any
  407d94:	mov	x0, #0x0                   	// #0
  407d98:	b	407ed0 <__fxstatat@plt+0x65b0>
  407d9c:	ldr	x0, [sp, #200]
  407da0:	cmp	x0, #0x0
  407da4:	b.ne	407de4 <__fxstatat@plt+0x64c4>  // b.any
  407da8:	adrp	x0, 401000 <mbrtowc@plt-0x560>
  407dac:	add	x4, x0, #0x7d0
  407db0:	adrp	x0, 407000 <__fxstatat@plt+0x56e0>
  407db4:	add	x3, x0, #0xd18
  407db8:	adrp	x0, 407000 <__fxstatat@plt+0x56e0>
  407dbc:	add	x2, x0, #0xcd8
  407dc0:	mov	x1, #0x0                   	// #0
  407dc4:	mov	x0, #0xd                   	// #13
  407dc8:	bl	40ae98 <__fxstatat@plt+0x9578>
  407dcc:	mov	x1, x0
  407dd0:	ldr	x0, [sp, #192]
  407dd4:	str	x1, [x0, #80]
  407dd8:	ldr	x0, [sp, #192]
  407ddc:	ldr	x0, [x0, #80]
  407de0:	str	x0, [sp, #200]
  407de4:	ldr	x0, [sp, #200]
  407de8:	cmp	x0, #0x0
  407dec:	b.eq	407e28 <__fxstatat@plt+0x6508>  // b.none
  407df0:	ldr	x0, [sp, #24]
  407df4:	ldr	x0, [x0, #120]
  407df8:	str	x0, [sp, #40]
  407dfc:	add	x0, sp, #0x28
  407e00:	mov	x1, x0
  407e04:	ldr	x0, [sp, #200]
  407e08:	bl	40a724 <__fxstatat@plt+0x8e04>
  407e0c:	str	x0, [sp, #184]
  407e10:	ldr	x0, [sp, #184]
  407e14:	cmp	x0, #0x0
  407e18:	b.eq	407e28 <__fxstatat@plt+0x6508>  // b.none
  407e1c:	ldr	x0, [sp, #184]
  407e20:	ldr	x0, [x0, #8]
  407e24:	b	407ed0 <__fxstatat@plt+0x65b0>
  407e28:	ldr	w0, [sp, #20]
  407e2c:	cmp	w0, #0x0
  407e30:	b.lt	407e4c <__fxstatat@plt+0x652c>  // b.tstop
  407e34:	add	x0, sp, #0x38
  407e38:	mov	x1, x0
  407e3c:	ldr	w0, [sp, #20]
  407e40:	bl	4016b0 <fstatfs@plt>
  407e44:	cmp	w0, #0x0
  407e48:	b.eq	407e54 <__fxstatat@plt+0x6534>  // b.none
  407e4c:	mov	x0, #0x0                   	// #0
  407e50:	b	407ed0 <__fxstatat@plt+0x65b0>
  407e54:	ldr	x0, [sp, #200]
  407e58:	cmp	x0, #0x0
  407e5c:	b.eq	407ecc <__fxstatat@plt+0x65ac>  // b.none
  407e60:	mov	x0, #0x10                  	// #16
  407e64:	bl	401660 <malloc@plt>
  407e68:	str	x0, [sp, #176]
  407e6c:	ldr	x0, [sp, #176]
  407e70:	cmp	x0, #0x0
  407e74:	b.eq	407ecc <__fxstatat@plt+0x65ac>  // b.none
  407e78:	ldr	x0, [sp, #24]
  407e7c:	ldr	x1, [x0, #120]
  407e80:	ldr	x0, [sp, #176]
  407e84:	str	x1, [x0]
  407e88:	ldr	x1, [sp, #56]
  407e8c:	ldr	x0, [sp, #176]
  407e90:	str	x1, [x0, #8]
  407e94:	ldr	x1, [sp, #176]
  407e98:	ldr	x0, [sp, #200]
  407e9c:	bl	40bb18 <__fxstatat@plt+0xa1f8>
  407ea0:	str	x0, [sp, #184]
  407ea4:	ldr	x0, [sp, #184]
  407ea8:	cmp	x0, #0x0
  407eac:	b.eq	407ec4 <__fxstatat@plt+0x65a4>  // b.none
  407eb0:	ldr	x1, [sp, #184]
  407eb4:	ldr	x0, [sp, #176]
  407eb8:	cmp	x1, x0
  407ebc:	b.eq	407ecc <__fxstatat@plt+0x65ac>  // b.none
  407ec0:	bl	401750 <abort@plt>
  407ec4:	ldr	x0, [sp, #176]
  407ec8:	bl	4017d0 <free@plt>
  407ecc:	ldr	x0, [sp, #56]
  407ed0:	ldp	x29, x30, [sp], #208
  407ed4:	ret
  407ed8:	stp	x29, x30, [sp, #-32]!
  407edc:	mov	x29, sp
  407ee0:	str	x0, [sp, #24]
  407ee4:	str	w1, [sp, #20]
  407ee8:	ldr	w1, [sp, #20]
  407eec:	ldr	x0, [sp, #24]
  407ef0:	bl	407d58 <__fxstatat@plt+0x6438>
  407ef4:	mov	x1, #0x4d42                	// #19778
  407ef8:	movk	x1, #0xff53, lsl #16
  407efc:	cmp	x0, x1
  407f00:	b.eq	407f30 <__fxstatat@plt+0x6610>  // b.none
  407f04:	mov	x1, #0x4d42                	// #19778
  407f08:	movk	x1, #0xff53, lsl #16
  407f0c:	cmp	x0, x1
  407f10:	b.gt	407f38 <__fxstatat@plt+0x6618>
  407f14:	mov	x1, #0x6969                	// #26985
  407f18:	cmp	x0, x1
  407f1c:	b.eq	407f30 <__fxstatat@plt+0x6610>  // b.none
  407f20:	mov	x1, #0x1994                	// #6548
  407f24:	movk	x1, #0x102, lsl #16
  407f28:	cmp	x0, x1
  407f2c:	b.ne	407f38 <__fxstatat@plt+0x6618>  // b.any
  407f30:	mov	w0, #0x0                   	// #0
  407f34:	b	407f3c <__fxstatat@plt+0x661c>
  407f38:	mov	w0, #0x1                   	// #1
  407f3c:	ldp	x29, x30, [sp], #32
  407f40:	ret
  407f44:	stp	x29, x30, [sp, #-32]!
  407f48:	mov	x29, sp
  407f4c:	str	x0, [sp, #24]
  407f50:	str	w1, [sp, #20]
  407f54:	ldr	w1, [sp, #20]
  407f58:	ldr	x0, [sp, #24]
  407f5c:	bl	407d58 <__fxstatat@plt+0x6438>
  407f60:	mov	x1, #0x4d42                	// #19778
  407f64:	movk	x1, #0xff53, lsl #16
  407f68:	cmp	x0, x1
  407f6c:	b.eq	408018 <__fxstatat@plt+0x66f8>  // b.none
  407f70:	mov	x1, #0x4d42                	// #19778
  407f74:	movk	x1, #0xff53, lsl #16
  407f78:	cmp	x0, x1
  407f7c:	b.gt	408020 <__fxstatat@plt+0x6700>
  407f80:	mov	x1, #0x5342                	// #21314
  407f84:	movk	x1, #0x5846, lsl #16
  407f88:	cmp	x0, x1
  407f8c:	b.eq	408010 <__fxstatat@plt+0x66f0>  // b.none
  407f90:	mov	x1, #0x5342                	// #21314
  407f94:	movk	x1, #0x5846, lsl #16
  407f98:	cmp	x0, x1
  407f9c:	b.gt	408020 <__fxstatat@plt+0x6700>
  407fa0:	mov	x1, #0x414f                	// #16719
  407fa4:	movk	x1, #0x5346, lsl #16
  407fa8:	cmp	x0, x1
  407fac:	b.eq	408018 <__fxstatat@plt+0x66f8>  // b.none
  407fb0:	mov	x1, #0x414f                	// #16719
  407fb4:	movk	x1, #0x5346, lsl #16
  407fb8:	cmp	x0, x1
  407fbc:	b.gt	408020 <__fxstatat@plt+0x6700>
  407fc0:	mov	x1, #0x4973                	// #18803
  407fc4:	movk	x1, #0x5265, lsl #16
  407fc8:	cmp	x0, x1
  407fcc:	b.eq	408010 <__fxstatat@plt+0x66f0>  // b.none
  407fd0:	mov	x1, #0x4973                	// #18803
  407fd4:	movk	x1, #0x5265, lsl #16
  407fd8:	cmp	x0, x1
  407fdc:	b.gt	408020 <__fxstatat@plt+0x6700>
  407fe0:	mov	x1, #0x9fa0                	// #40864
  407fe4:	cmp	x0, x1
  407fe8:	b.eq	408018 <__fxstatat@plt+0x66f8>  // b.none
  407fec:	mov	x1, #0x9fa0                	// #40864
  407ff0:	cmp	x0, x1
  407ff4:	b.gt	408020 <__fxstatat@plt+0x6700>
  407ff8:	cmp	x0, #0x0
  407ffc:	b.eq	408018 <__fxstatat@plt+0x66f8>  // b.none
  408000:	mov	x1, #0x6969                	// #26985
  408004:	cmp	x0, x1
  408008:	b.eq	408018 <__fxstatat@plt+0x66f8>  // b.none
  40800c:	b	408020 <__fxstatat@plt+0x6700>
  408010:	mov	w0, #0x2                   	// #2
  408014:	b	408024 <__fxstatat@plt+0x6704>
  408018:	mov	w0, #0x0                   	// #0
  40801c:	b	408024 <__fxstatat@plt+0x6704>
  408020:	mov	w0, #0x1                   	// #1
  408024:	ldp	x29, x30, [sp], #32
  408028:	ret
  40802c:	stp	x29, x30, [sp, #-64]!
  408030:	mov	x29, sp
  408034:	stp	x19, x20, [sp, #16]
  408038:	str	x21, [sp, #32]
  40803c:	mov	x20, x0
  408040:	ldr	x0, [x20]
  408044:	cmp	x0, #0x0
  408048:	b.eq	40805c <__fxstatat@plt+0x673c>  // b.none
  40804c:	ldr	w0, [x20, #72]
  408050:	and	w0, w0, #0x2000
  408054:	cmp	w0, #0x0
  408058:	b.eq	408064 <__fxstatat@plt+0x6744>  // b.none
  40805c:	mov	x0, #0x0                   	// #0
  408060:	b	4087e0 <__fxstatat@plt+0x6ec0>
  408064:	ldr	x19, [x20]
  408068:	ldrh	w21, [x19, #112]
  40806c:	mov	w0, #0x3                   	// #3
  408070:	strh	w0, [x19, #112]
  408074:	cmp	w21, #0x1
  408078:	b.ne	40809c <__fxstatat@plt+0x677c>  // b.any
  40807c:	mov	w2, #0x0                   	// #0
  408080:	mov	x1, x19
  408084:	mov	x0, x20
  408088:	bl	40963c <__fxstatat@plt+0x7d1c>
  40808c:	and	w0, w0, #0xffff
  408090:	strh	w0, [x19, #108]
  408094:	mov	x0, x19
  408098:	b	4087e0 <__fxstatat@plt+0x6ec0>
  40809c:	cmp	w21, #0x2
  4080a0:	b.ne	40813c <__fxstatat@plt+0x681c>  // b.any
  4080a4:	ldrh	w0, [x19, #108]
  4080a8:	cmp	w0, #0xc
  4080ac:	b.eq	4080bc <__fxstatat@plt+0x679c>  // b.none
  4080b0:	ldrh	w0, [x19, #108]
  4080b4:	cmp	w0, #0xd
  4080b8:	b.ne	40813c <__fxstatat@plt+0x681c>  // b.any
  4080bc:	mov	w2, #0x1                   	// #1
  4080c0:	mov	x1, x19
  4080c4:	mov	x0, x20
  4080c8:	bl	40963c <__fxstatat@plt+0x7d1c>
  4080cc:	and	w0, w0, #0xffff
  4080d0:	strh	w0, [x19, #108]
  4080d4:	ldrh	w0, [x19, #108]
  4080d8:	cmp	w0, #0x1
  4080dc:	b.ne	4084c8 <__fxstatat@plt+0x6ba8>  // b.any
  4080e0:	ldr	w0, [x20, #72]
  4080e4:	and	w0, w0, #0x4
  4080e8:	cmp	w0, #0x0
  4080ec:	b.ne	4084c8 <__fxstatat@plt+0x6ba8>  // b.any
  4080f0:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  4080f4:	add	x1, x0, #0x280
  4080f8:	mov	x0, x20
  4080fc:	bl	407570 <__fxstatat@plt+0x5c50>
  408100:	str	w0, [x19, #68]
  408104:	ldr	w0, [x19, #68]
  408108:	cmp	w0, #0x0
  40810c:	b.ge	408128 <__fxstatat@plt+0x6808>  // b.tcont
  408110:	bl	4018c0 <__errno_location@plt>
  408114:	ldr	w0, [x0]
  408118:	str	w0, [x19, #64]
  40811c:	mov	w0, #0x7                   	// #7
  408120:	strh	w0, [x19, #108]
  408124:	b	4084c8 <__fxstatat@plt+0x6ba8>
  408128:	ldrh	w0, [x19, #110]
  40812c:	orr	w0, w0, #0x2
  408130:	and	w0, w0, #0xffff
  408134:	strh	w0, [x19, #110]
  408138:	b	4084c8 <__fxstatat@plt+0x6ba8>
  40813c:	ldrh	w0, [x19, #108]
  408140:	cmp	w0, #0x1
  408144:	b.ne	4082d0 <__fxstatat@plt+0x69b0>  // b.any
  408148:	cmp	w21, #0x4
  40814c:	b.eq	408170 <__fxstatat@plt+0x6850>  // b.none
  408150:	ldr	w0, [x20, #72]
  408154:	and	w0, w0, #0x40
  408158:	cmp	w0, #0x0
  40815c:	b.eq	4081bc <__fxstatat@plt+0x689c>  // b.none
  408160:	ldr	x1, [x19, #120]
  408164:	ldr	x0, [x20, #24]
  408168:	cmp	x1, x0
  40816c:	b.eq	4081bc <__fxstatat@plt+0x689c>  // b.none
  408170:	ldrh	w0, [x19, #110]
  408174:	and	w0, w0, #0x2
  408178:	cmp	w0, #0x0
  40817c:	b.eq	408188 <__fxstatat@plt+0x6868>  // b.none
  408180:	ldr	w0, [x19, #68]
  408184:	bl	401710 <close@plt>
  408188:	ldr	x0, [x20, #8]
  40818c:	cmp	x0, #0x0
  408190:	b.eq	4081a0 <__fxstatat@plt+0x6880>  // b.none
  408194:	ldr	x0, [x20, #8]
  408198:	bl	409a68 <__fxstatat@plt+0x8148>
  40819c:	str	xzr, [x20, #8]
  4081a0:	mov	w0, #0x6                   	// #6
  4081a4:	strh	w0, [x19, #108]
  4081a8:	mov	x1, x19
  4081ac:	mov	x0, x20
  4081b0:	bl	4071c4 <__fxstatat@plt+0x58a4>
  4081b4:	mov	x0, x19
  4081b8:	b	4087e0 <__fxstatat@plt+0x6ec0>
  4081bc:	ldr	x0, [x20, #8]
  4081c0:	cmp	x0, #0x0
  4081c4:	b.eq	4081f0 <__fxstatat@plt+0x68d0>  // b.none
  4081c8:	ldr	w0, [x20, #72]
  4081cc:	and	w0, w0, #0x1000
  4081d0:	cmp	w0, #0x0
  4081d4:	b.eq	4081f0 <__fxstatat@plt+0x68d0>  // b.none
  4081d8:	ldr	w0, [x20, #72]
  4081dc:	and	w0, w0, #0xffffefff
  4081e0:	str	w0, [x20, #72]
  4081e4:	ldr	x0, [x20, #8]
  4081e8:	bl	409a68 <__fxstatat@plt+0x8148>
  4081ec:	str	xzr, [x20, #8]
  4081f0:	ldr	x0, [x20, #8]
  4081f4:	cmp	x0, #0x0
  4081f8:	b.eq	40825c <__fxstatat@plt+0x693c>  // b.none
  4081fc:	ldr	x0, [x19, #48]
  408200:	mov	x3, x0
  408204:	mov	w2, #0xffffffff            	// #-1
  408208:	mov	x1, x19
  40820c:	mov	x0, x20
  408210:	bl	409d24 <__fxstatat@plt+0x8404>
  408214:	cmp	w0, #0x0
  408218:	b.eq	4082c4 <__fxstatat@plt+0x69a4>  // b.none
  40821c:	bl	4018c0 <__errno_location@plt>
  408220:	ldr	w0, [x0]
  408224:	str	w0, [x19, #64]
  408228:	ldrh	w0, [x19, #110]
  40822c:	orr	w0, w0, #0x1
  408230:	and	w0, w0, #0xffff
  408234:	strh	w0, [x19, #110]
  408238:	ldr	x19, [x20, #8]
  40823c:	b	408250 <__fxstatat@plt+0x6930>
  408240:	ldr	x0, [x19, #8]
  408244:	ldr	x0, [x0, #48]
  408248:	str	x0, [x19, #48]
  40824c:	ldr	x19, [x19, #16]
  408250:	cmp	x19, #0x0
  408254:	b.ne	408240 <__fxstatat@plt+0x6920>  // b.any
  408258:	b	4082c4 <__fxstatat@plt+0x69a4>
  40825c:	mov	w1, #0x3                   	// #3
  408260:	mov	x0, x20
  408264:	bl	408bac <__fxstatat@plt+0x728c>
  408268:	str	x0, [x20, #8]
  40826c:	ldr	x0, [x20, #8]
  408270:	cmp	x0, #0x0
  408274:	b.ne	4082c4 <__fxstatat@plt+0x69a4>  // b.any
  408278:	ldr	w0, [x20, #72]
  40827c:	and	w0, w0, #0x2000
  408280:	cmp	w0, #0x0
  408284:	b.eq	408290 <__fxstatat@plt+0x6970>  // b.none
  408288:	mov	x0, #0x0                   	// #0
  40828c:	b	4087e0 <__fxstatat@plt+0x6ec0>
  408290:	ldr	w0, [x19, #64]
  408294:	cmp	w0, #0x0
  408298:	b.eq	4082b0 <__fxstatat@plt+0x6990>  // b.none
  40829c:	ldrh	w0, [x19, #108]
  4082a0:	cmp	w0, #0x4
  4082a4:	b.eq	4082b0 <__fxstatat@plt+0x6990>  // b.none
  4082a8:	mov	w0, #0x7                   	// #7
  4082ac:	strh	w0, [x19, #108]
  4082b0:	mov	x1, x19
  4082b4:	mov	x0, x20
  4082b8:	bl	4071c4 <__fxstatat@plt+0x58a4>
  4082bc:	mov	x0, x19
  4082c0:	b	4087e0 <__fxstatat@plt+0x6ec0>
  4082c4:	ldr	x19, [x20, #8]
  4082c8:	str	xzr, [x20, #8]
  4082cc:	b	408458 <__fxstatat@plt+0x6b38>
  4082d0:	nop
  4082d4:	mov	x21, x19
  4082d8:	ldr	x0, [x19, #16]
  4082dc:	cmp	x0, #0x0
  4082e0:	b.ne	408348 <__fxstatat@plt+0x6a28>  // b.any
  4082e4:	ldr	x0, [x19, #8]
  4082e8:	ldr	x0, [x0, #24]
  4082ec:	cmp	x0, #0x0
  4082f0:	b.eq	408348 <__fxstatat@plt+0x6a28>  // b.none
  4082f4:	ldr	x19, [x21, #8]
  4082f8:	str	x19, [x20]
  4082fc:	ldr	x1, [x20, #32]
  408300:	ldr	x0, [x19, #72]
  408304:	add	x0, x1, x0
  408308:	strb	wzr, [x0]
  40830c:	mov	w1, #0x3                   	// #3
  408310:	mov	x0, x20
  408314:	bl	408bac <__fxstatat@plt+0x728c>
  408318:	mov	x19, x0
  40831c:	cmp	x19, #0x0
  408320:	b.ne	40833c <__fxstatat@plt+0x6a1c>  // b.any
  408324:	ldr	w0, [x20, #72]
  408328:	and	w0, w0, #0x2000
  40832c:	cmp	w0, #0x0
  408330:	b.eq	408614 <__fxstatat@plt+0x6cf4>  // b.none
  408334:	mov	x0, #0x0                   	// #0
  408338:	b	4087e0 <__fxstatat@plt+0x6ec0>
  40833c:	mov	x0, x21
  408340:	bl	4017d0 <free@plt>
  408344:	b	408458 <__fxstatat@plt+0x6b38>
  408348:	ldr	x19, [x19, #16]
  40834c:	cmp	x19, #0x0
  408350:	b.eq	40861c <__fxstatat@plt+0x6cfc>  // b.none
  408354:	str	x19, [x20]
  408358:	mov	x0, x21
  40835c:	bl	4017d0 <free@plt>
  408360:	ldr	x0, [x19, #88]
  408364:	cmp	x0, #0x0
  408368:	b.ne	4083b0 <__fxstatat@plt+0x6a90>  // b.any
  40836c:	mov	x0, x20
  408370:	bl	4074ac <__fxstatat@plt+0x5b8c>
  408374:	cmp	w0, #0x0
  408378:	b.eq	408390 <__fxstatat@plt+0x6a70>  // b.none
  40837c:	ldr	w0, [x20, #72]
  408380:	orr	w0, w0, #0x2000
  408384:	str	w0, [x20, #72]
  408388:	mov	x0, #0x0                   	// #0
  40838c:	b	4087e0 <__fxstatat@plt+0x6ec0>
  408390:	mov	x0, x20
  408394:	bl	4072ec <__fxstatat@plt+0x59cc>
  408398:	mov	x1, x19
  40839c:	mov	x0, x20
  4083a0:	bl	407a68 <__fxstatat@plt+0x6148>
  4083a4:	mov	x0, x20
  4083a8:	bl	406fe8 <__fxstatat@plt+0x56c8>
  4083ac:	b	4084cc <__fxstatat@plt+0x6bac>
  4083b0:	ldrh	w0, [x19, #112]
  4083b4:	cmp	w0, #0x4
  4083b8:	b.ne	4083c0 <__fxstatat@plt+0x6aa0>  // b.any
  4083bc:	b	4082d4 <__fxstatat@plt+0x69b4>
  4083c0:	ldrh	w0, [x19, #112]
  4083c4:	cmp	w0, #0x2
  4083c8:	b.ne	408454 <__fxstatat@plt+0x6b34>  // b.any
  4083cc:	mov	w2, #0x1                   	// #1
  4083d0:	mov	x1, x19
  4083d4:	mov	x0, x20
  4083d8:	bl	40963c <__fxstatat@plt+0x7d1c>
  4083dc:	and	w0, w0, #0xffff
  4083e0:	strh	w0, [x19, #108]
  4083e4:	ldrh	w0, [x19, #108]
  4083e8:	cmp	w0, #0x1
  4083ec:	b.ne	408448 <__fxstatat@plt+0x6b28>  // b.any
  4083f0:	ldr	w0, [x20, #72]
  4083f4:	and	w0, w0, #0x4
  4083f8:	cmp	w0, #0x0
  4083fc:	b.ne	408448 <__fxstatat@plt+0x6b28>  // b.any
  408400:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  408404:	add	x1, x0, #0x280
  408408:	mov	x0, x20
  40840c:	bl	407570 <__fxstatat@plt+0x5c50>
  408410:	str	w0, [x19, #68]
  408414:	ldr	w0, [x19, #68]
  408418:	cmp	w0, #0x0
  40841c:	b.ge	408438 <__fxstatat@plt+0x6b18>  // b.tcont
  408420:	bl	4018c0 <__errno_location@plt>
  408424:	ldr	w0, [x0]
  408428:	str	w0, [x19, #64]
  40842c:	mov	w0, #0x7                   	// #7
  408430:	strh	w0, [x19, #108]
  408434:	b	408448 <__fxstatat@plt+0x6b28>
  408438:	ldrh	w0, [x19, #110]
  40843c:	orr	w0, w0, #0x2
  408440:	and	w0, w0, #0xffff
  408444:	strh	w0, [x19, #110]
  408448:	mov	w0, #0x3                   	// #3
  40844c:	strh	w0, [x19, #112]
  408450:	b	408458 <__fxstatat@plt+0x6b38>
  408454:	nop
  408458:	ldr	x1, [x20, #32]
  40845c:	ldr	x0, [x19, #8]
  408460:	ldr	x2, [x0, #56]
  408464:	ldr	x0, [x19, #8]
  408468:	ldr	x0, [x0, #72]
  40846c:	sub	x0, x0, #0x1
  408470:	add	x0, x2, x0
  408474:	ldrb	w0, [x0]
  408478:	cmp	w0, #0x2f
  40847c:	b.ne	408490 <__fxstatat@plt+0x6b70>  // b.any
  408480:	ldr	x0, [x19, #8]
  408484:	ldr	x0, [x0, #72]
  408488:	sub	x0, x0, #0x1
  40848c:	b	408498 <__fxstatat@plt+0x6b78>
  408490:	ldr	x0, [x19, #8]
  408494:	ldr	x0, [x0, #72]
  408498:	add	x21, x1, x0
  40849c:	mov	x0, x21
  4084a0:	add	x21, x0, #0x1
  4084a4:	mov	w1, #0x2f                  	// #47
  4084a8:	strb	w1, [x0]
  4084ac:	add	x1, x19, #0xf8
  4084b0:	ldr	x0, [x19, #96]
  4084b4:	add	x0, x0, #0x1
  4084b8:	mov	x2, x0
  4084bc:	mov	x0, x21
  4084c0:	bl	401580 <memmove@plt>
  4084c4:	b	4084cc <__fxstatat@plt+0x6bac>
  4084c8:	nop
  4084cc:	str	x19, [x20]
  4084d0:	ldrh	w0, [x19, #108]
  4084d4:	cmp	w0, #0xb
  4084d8:	b.ne	4085b4 <__fxstatat@plt+0x6c94>  // b.any
  4084dc:	ldr	x0, [x19, #168]
  4084e0:	cmp	x0, #0x2
  4084e4:	b.ne	4085a4 <__fxstatat@plt+0x6c84>  // b.any
  4084e8:	ldr	x0, [x19, #8]
  4084ec:	str	x0, [sp, #56]
  4084f0:	ldr	x0, [sp, #56]
  4084f4:	ldr	w0, [x0, #104]
  4084f8:	cmp	w0, #0x0
  4084fc:	b.ne	408538 <__fxstatat@plt+0x6c18>  // b.any
  408500:	ldr	w0, [x20, #72]
  408504:	and	w0, w0, #0x8
  408508:	cmp	w0, #0x0
  40850c:	b.eq	408538 <__fxstatat@plt+0x6c18>  // b.none
  408510:	ldr	w0, [x20, #72]
  408514:	and	w0, w0, #0x10
  408518:	cmp	w0, #0x0
  40851c:	b.eq	408538 <__fxstatat@plt+0x6c18>  // b.none
  408520:	ldr	w0, [x20, #44]
  408524:	mov	w1, w0
  408528:	ldr	x0, [sp, #56]
  40852c:	bl	407f44 <__fxstatat@plt+0x6624>
  408530:	cmp	w0, #0x2
  408534:	b.eq	4085b4 <__fxstatat@plt+0x6c94>  // b.none
  408538:	mov	w2, #0x0                   	// #0
  40853c:	mov	x1, x19
  408540:	mov	x0, x20
  408544:	bl	40963c <__fxstatat@plt+0x7d1c>
  408548:	and	w0, w0, #0xffff
  40854c:	strh	w0, [x19, #108]
  408550:	ldr	w0, [x19, #136]
  408554:	and	w0, w0, #0xf000
  408558:	cmp	w0, #0x4, lsl #12
  40855c:	b.ne	4085b4 <__fxstatat@plt+0x6c94>  // b.any
  408560:	ldr	x0, [x19, #88]
  408564:	cmp	x0, #0x0
  408568:	b.eq	4085b4 <__fxstatat@plt+0x6c94>  // b.none
  40856c:	ldr	x0, [sp, #56]
  408570:	ldr	w0, [x0, #104]
  408574:	cmp	w0, #0x0
  408578:	b.eq	4085b4 <__fxstatat@plt+0x6c94>  // b.none
  40857c:	ldr	x0, [sp, #56]
  408580:	ldr	w0, [x0, #104]
  408584:	cmn	w0, #0x1
  408588:	b.eq	4085b4 <__fxstatat@plt+0x6c94>  // b.none
  40858c:	ldr	x0, [sp, #56]
  408590:	ldr	w0, [x0, #104]
  408594:	sub	w1, w0, #0x1
  408598:	ldr	x0, [sp, #56]
  40859c:	str	w1, [x0, #104]
  4085a0:	b	4085b4 <__fxstatat@plt+0x6c94>
  4085a4:	ldr	x0, [x19, #168]
  4085a8:	cmp	x0, #0x1
  4085ac:	b.eq	4085b4 <__fxstatat@plt+0x6c94>  // b.none
  4085b0:	bl	401750 <abort@plt>
  4085b4:	ldrh	w0, [x19, #108]
  4085b8:	cmp	w0, #0x1
  4085bc:	b.ne	40860c <__fxstatat@plt+0x6cec>  // b.any
  4085c0:	ldr	x0, [x19, #88]
  4085c4:	cmp	x0, #0x0
  4085c8:	b.ne	4085d4 <__fxstatat@plt+0x6cb4>  // b.any
  4085cc:	ldr	x0, [x19, #120]
  4085d0:	str	x0, [x20, #24]
  4085d4:	mov	x1, x19
  4085d8:	mov	x0, x20
  4085dc:	bl	407098 <__fxstatat@plt+0x5778>
  4085e0:	and	w0, w0, #0xff
  4085e4:	eor	w0, w0, #0x1
  4085e8:	and	w0, w0, #0xff
  4085ec:	cmp	w0, #0x0
  4085f0:	b.eq	40860c <__fxstatat@plt+0x6cec>  // b.none
  4085f4:	bl	4018c0 <__errno_location@plt>
  4085f8:	mov	x1, x0
  4085fc:	mov	w0, #0xc                   	// #12
  408600:	str	w0, [x1]
  408604:	mov	x0, #0x0                   	// #0
  408608:	b	4087e0 <__fxstatat@plt+0x6ec0>
  40860c:	mov	x0, x19
  408610:	b	4087e0 <__fxstatat@plt+0x6ec0>
  408614:	nop
  408618:	b	408620 <__fxstatat@plt+0x6d00>
  40861c:	nop
  408620:	ldr	x19, [x21, #8]
  408624:	str	x19, [x20]
  408628:	mov	x0, x21
  40862c:	bl	4017d0 <free@plt>
  408630:	ldr	x0, [x19, #88]
  408634:	cmn	x0, #0x1
  408638:	b.ne	408658 <__fxstatat@plt+0x6d38>  // b.any
  40863c:	mov	x0, x19
  408640:	bl	4017d0 <free@plt>
  408644:	bl	4018c0 <__errno_location@plt>
  408648:	str	wzr, [x0]
  40864c:	str	xzr, [x20]
  408650:	mov	x0, #0x0                   	// #0
  408654:	b	4087e0 <__fxstatat@plt+0x6ec0>
  408658:	ldrh	w0, [x19, #108]
  40865c:	cmp	w0, #0xb
  408660:	b.ne	408668 <__fxstatat@plt+0x6d48>  // b.any
  408664:	bl	401750 <abort@plt>
  408668:	ldr	x1, [x20, #32]
  40866c:	ldr	x0, [x19, #72]
  408670:	add	x0, x1, x0
  408674:	strb	wzr, [x0]
  408678:	ldr	x0, [x19, #88]
  40867c:	cmp	x0, #0x0
  408680:	b.ne	4086b0 <__fxstatat@plt+0x6d90>  // b.any
  408684:	mov	x0, x20
  408688:	bl	4074ac <__fxstatat@plt+0x5b8c>
  40868c:	cmp	w0, #0x0
  408690:	b.eq	408784 <__fxstatat@plt+0x6e64>  // b.none
  408694:	bl	4018c0 <__errno_location@plt>
  408698:	ldr	w0, [x0]
  40869c:	str	w0, [x19, #64]
  4086a0:	ldr	w0, [x20, #72]
  4086a4:	orr	w0, w0, #0x2000
  4086a8:	str	w0, [x20, #72]
  4086ac:	b	408784 <__fxstatat@plt+0x6e64>
  4086b0:	ldrh	w0, [x19, #110]
  4086b4:	and	w0, w0, #0x2
  4086b8:	cmp	w0, #0x0
  4086bc:	b.eq	40873c <__fxstatat@plt+0x6e1c>  // b.none
  4086c0:	ldr	w0, [x20, #72]
  4086c4:	and	w0, w0, #0x4
  4086c8:	cmp	w0, #0x0
  4086cc:	b.ne	408730 <__fxstatat@plt+0x6e10>  // b.any
  4086d0:	ldr	w0, [x20, #72]
  4086d4:	and	w0, w0, #0x200
  4086d8:	cmp	w0, #0x0
  4086dc:	b.eq	4086fc <__fxstatat@plt+0x6ddc>  // b.none
  4086e0:	ldr	w0, [x19, #68]
  4086e4:	mov	w2, #0x1                   	// #1
  4086e8:	mov	w1, w0
  4086ec:	mov	x0, x20
  4086f0:	bl	4073f4 <__fxstatat@plt+0x5ad4>
  4086f4:	mov	w0, #0x0                   	// #0
  4086f8:	b	408710 <__fxstatat@plt+0x6df0>
  4086fc:	ldr	w0, [x19, #68]
  408700:	bl	4015d0 <fchdir@plt>
  408704:	cmp	w0, #0x0
  408708:	cset	w0, ne  // ne = any
  40870c:	and	w0, w0, #0xff
  408710:	cmp	w0, #0x0
  408714:	b.eq	408730 <__fxstatat@plt+0x6e10>  // b.none
  408718:	bl	4018c0 <__errno_location@plt>
  40871c:	ldr	w0, [x0]
  408720:	str	w0, [x19, #64]
  408724:	ldr	w0, [x20, #72]
  408728:	orr	w0, w0, #0x2000
  40872c:	str	w0, [x20, #72]
  408730:	ldr	w0, [x19, #68]
  408734:	bl	401710 <close@plt>
  408738:	b	408784 <__fxstatat@plt+0x6e64>
  40873c:	ldrh	w0, [x19, #110]
  408740:	and	w0, w0, #0x1
  408744:	cmp	w0, #0x0
  408748:	b.ne	408784 <__fxstatat@plt+0x6e64>  // b.any
  40874c:	ldr	x1, [x19, #8]
  408750:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  408754:	add	x3, x0, #0x288
  408758:	mov	w2, #0xffffffff            	// #-1
  40875c:	mov	x0, x20
  408760:	bl	409d24 <__fxstatat@plt+0x8404>
  408764:	cmp	w0, #0x0
  408768:	b.eq	408784 <__fxstatat@plt+0x6e64>  // b.none
  40876c:	bl	4018c0 <__errno_location@plt>
  408770:	ldr	w0, [x0]
  408774:	str	w0, [x19, #64]
  408778:	ldr	w0, [x20, #72]
  40877c:	orr	w0, w0, #0x2000
  408780:	str	w0, [x20, #72]
  408784:	ldrh	w0, [x19, #108]
  408788:	cmp	w0, #0x2
  40878c:	b.eq	4087c4 <__fxstatat@plt+0x6ea4>  // b.none
  408790:	ldr	w0, [x19, #64]
  408794:	cmp	w0, #0x0
  408798:	b.eq	4087a4 <__fxstatat@plt+0x6e84>  // b.none
  40879c:	mov	w0, #0x7                   	// #7
  4087a0:	b	4087a8 <__fxstatat@plt+0x6e88>
  4087a4:	mov	w0, #0x6                   	// #6
  4087a8:	strh	w0, [x19, #108]
  4087ac:	ldr	w0, [x19, #64]
  4087b0:	cmp	w0, #0x0
  4087b4:	b.ne	4087c4 <__fxstatat@plt+0x6ea4>  // b.any
  4087b8:	mov	x1, x19
  4087bc:	mov	x0, x20
  4087c0:	bl	4071c4 <__fxstatat@plt+0x58a4>
  4087c4:	ldr	w0, [x20, #72]
  4087c8:	and	w0, w0, #0x2000
  4087cc:	cmp	w0, #0x0
  4087d0:	b.ne	4087dc <__fxstatat@plt+0x6ebc>  // b.any
  4087d4:	mov	x0, x19
  4087d8:	b	4087e0 <__fxstatat@plt+0x6ec0>
  4087dc:	mov	x0, #0x0                   	// #0
  4087e0:	ldp	x19, x20, [sp, #16]
  4087e4:	ldr	x21, [sp, #32]
  4087e8:	ldp	x29, x30, [sp], #64
  4087ec:	ret
  4087f0:	stp	x29, x30, [sp, #-48]!
  4087f4:	mov	x29, sp
  4087f8:	str	x0, [sp, #40]
  4087fc:	str	x1, [sp, #32]
  408800:	str	w2, [sp, #28]
  408804:	ldr	w0, [sp, #28]
  408808:	cmp	w0, #0x0
  40880c:	b.eq	408858 <__fxstatat@plt+0x6f38>  // b.none
  408810:	ldr	w0, [sp, #28]
  408814:	cmp	w0, #0x1
  408818:	b.eq	408858 <__fxstatat@plt+0x6f38>  // b.none
  40881c:	ldr	w0, [sp, #28]
  408820:	cmp	w0, #0x2
  408824:	b.eq	408858 <__fxstatat@plt+0x6f38>  // b.none
  408828:	ldr	w0, [sp, #28]
  40882c:	cmp	w0, #0x3
  408830:	b.eq	408858 <__fxstatat@plt+0x6f38>  // b.none
  408834:	ldr	w0, [sp, #28]
  408838:	cmp	w0, #0x4
  40883c:	b.eq	408858 <__fxstatat@plt+0x6f38>  // b.none
  408840:	bl	4018c0 <__errno_location@plt>
  408844:	mov	x1, x0
  408848:	mov	w0, #0x16                  	// #22
  40884c:	str	w0, [x1]
  408850:	mov	w0, #0x1                   	// #1
  408854:	b	40886c <__fxstatat@plt+0x6f4c>
  408858:	ldr	w0, [sp, #28]
  40885c:	and	w1, w0, #0xffff
  408860:	ldr	x0, [sp, #32]
  408864:	strh	w1, [x0, #112]
  408868:	mov	w0, #0x0                   	// #0
  40886c:	ldp	x29, x30, [sp], #48
  408870:	ret
  408874:	stp	x29, x30, [sp, #-64]!
  408878:	mov	x29, sp
  40887c:	stp	x19, x20, [sp, #16]
  408880:	mov	x19, x0
  408884:	str	w1, [sp, #44]
  408888:	ldr	w0, [sp, #44]
  40888c:	cmp	w0, #0x0
  408890:	b.eq	4088b8 <__fxstatat@plt+0x6f98>  // b.none
  408894:	ldr	w0, [sp, #44]
  408898:	cmp	w0, #0x1, lsl #12
  40889c:	b.eq	4088b8 <__fxstatat@plt+0x6f98>  // b.none
  4088a0:	bl	4018c0 <__errno_location@plt>
  4088a4:	mov	x1, x0
  4088a8:	mov	w0, #0x16                  	// #22
  4088ac:	str	w0, [x1]
  4088b0:	mov	x0, #0x0                   	// #0
  4088b4:	b	408a30 <__fxstatat@plt+0x7110>
  4088b8:	ldr	x20, [x19]
  4088bc:	bl	4018c0 <__errno_location@plt>
  4088c0:	str	wzr, [x0]
  4088c4:	ldr	w0, [x19, #72]
  4088c8:	and	w0, w0, #0x2000
  4088cc:	cmp	w0, #0x0
  4088d0:	b.eq	4088dc <__fxstatat@plt+0x6fbc>  // b.none
  4088d4:	mov	x0, #0x0                   	// #0
  4088d8:	b	408a30 <__fxstatat@plt+0x7110>
  4088dc:	ldrh	w0, [x20, #108]
  4088e0:	cmp	w0, #0x9
  4088e4:	b.ne	4088f0 <__fxstatat@plt+0x6fd0>  // b.any
  4088e8:	ldr	x0, [x20, #16]
  4088ec:	b	408a30 <__fxstatat@plt+0x7110>
  4088f0:	ldrh	w0, [x20, #108]
  4088f4:	cmp	w0, #0x1
  4088f8:	b.eq	408904 <__fxstatat@plt+0x6fe4>  // b.none
  4088fc:	mov	x0, #0x0                   	// #0
  408900:	b	408a30 <__fxstatat@plt+0x7110>
  408904:	ldr	x0, [x19, #8]
  408908:	cmp	x0, #0x0
  40890c:	b.eq	408918 <__fxstatat@plt+0x6ff8>  // b.none
  408910:	ldr	x0, [x19, #8]
  408914:	bl	409a68 <__fxstatat@plt+0x8148>
  408918:	ldr	w0, [sp, #44]
  40891c:	cmp	w0, #0x1, lsl #12
  408920:	b.ne	40893c <__fxstatat@plt+0x701c>  // b.any
  408924:	ldr	w0, [x19, #72]
  408928:	orr	w0, w0, #0x1000
  40892c:	str	w0, [x19, #72]
  408930:	mov	w0, #0x2                   	// #2
  408934:	str	w0, [sp, #44]
  408938:	b	408944 <__fxstatat@plt+0x7024>
  40893c:	mov	w0, #0x1                   	// #1
  408940:	str	w0, [sp, #44]
  408944:	ldr	x0, [x20, #88]
  408948:	cmp	x0, #0x0
  40894c:	b.ne	408970 <__fxstatat@plt+0x7050>  // b.any
  408950:	ldr	x0, [x20, #48]
  408954:	ldrb	w0, [x0]
  408958:	cmp	w0, #0x2f
  40895c:	b.eq	408970 <__fxstatat@plt+0x7050>  // b.none
  408960:	ldr	w0, [x19, #72]
  408964:	and	w0, w0, #0x4
  408968:	cmp	w0, #0x0
  40896c:	b.eq	408988 <__fxstatat@plt+0x7068>  // b.none
  408970:	ldr	w1, [sp, #44]
  408974:	mov	x0, x19
  408978:	bl	408bac <__fxstatat@plt+0x728c>
  40897c:	str	x0, [x19, #8]
  408980:	ldr	x0, [x19, #8]
  408984:	b	408a30 <__fxstatat@plt+0x7110>
  408988:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  40898c:	add	x1, x0, #0x280
  408990:	mov	x0, x19
  408994:	bl	407570 <__fxstatat@plt+0x5c50>
  408998:	str	w0, [sp, #60]
  40899c:	ldr	w0, [sp, #60]
  4089a0:	cmp	w0, #0x0
  4089a4:	b.ge	4089b4 <__fxstatat@plt+0x7094>  // b.tcont
  4089a8:	str	xzr, [x19, #8]
  4089ac:	mov	x0, #0x0                   	// #0
  4089b0:	b	408a30 <__fxstatat@plt+0x7110>
  4089b4:	ldr	w1, [sp, #44]
  4089b8:	mov	x0, x19
  4089bc:	bl	408bac <__fxstatat@plt+0x728c>
  4089c0:	str	x0, [x19, #8]
  4089c4:	ldr	w0, [x19, #72]
  4089c8:	and	w0, w0, #0x200
  4089cc:	cmp	w0, #0x0
  4089d0:	b.eq	4089e8 <__fxstatat@plt+0x70c8>  // b.none
  4089d4:	mov	w2, #0x1                   	// #1
  4089d8:	ldr	w1, [sp, #60]
  4089dc:	mov	x0, x19
  4089e0:	bl	4073f4 <__fxstatat@plt+0x5ad4>
  4089e4:	b	408a2c <__fxstatat@plt+0x710c>
  4089e8:	ldr	w0, [sp, #60]
  4089ec:	bl	4015d0 <fchdir@plt>
  4089f0:	cmp	w0, #0x0
  4089f4:	b.eq	408a24 <__fxstatat@plt+0x7104>  // b.none
  4089f8:	bl	4018c0 <__errno_location@plt>
  4089fc:	ldr	w0, [x0]
  408a00:	str	w0, [sp, #56]
  408a04:	ldr	w0, [sp, #60]
  408a08:	bl	401710 <close@plt>
  408a0c:	bl	4018c0 <__errno_location@plt>
  408a10:	mov	x1, x0
  408a14:	ldr	w0, [sp, #56]
  408a18:	str	w0, [x1]
  408a1c:	mov	x0, #0x0                   	// #0
  408a20:	b	408a30 <__fxstatat@plt+0x7110>
  408a24:	ldr	w0, [sp, #60]
  408a28:	bl	401710 <close@plt>
  408a2c:	ldr	x0, [x19, #8]
  408a30:	ldp	x19, x20, [sp, #16]
  408a34:	ldp	x29, x30, [sp], #64
  408a38:	ret
  408a3c:	sub	sp, sp, #0x10
  408a40:	str	x0, [sp, #8]
  408a44:	str	x1, [sp]
  408a48:	ldr	x0, [sp, #8]
  408a4c:	ldr	x0, [x0]
  408a50:	ldr	x1, [x0, #128]
  408a54:	ldr	x0, [sp]
  408a58:	ldr	x0, [x0]
  408a5c:	ldr	x0, [x0, #128]
  408a60:	cmp	x1, x0
  408a64:	b.cc	408a90 <__fxstatat@plt+0x7170>  // b.lo, b.ul, b.last
  408a68:	ldr	x0, [sp]
  408a6c:	ldr	x0, [x0]
  408a70:	ldr	x1, [x0, #128]
  408a74:	ldr	x0, [sp, #8]
  408a78:	ldr	x0, [x0]
  408a7c:	ldr	x0, [x0, #128]
  408a80:	cmp	x1, x0
  408a84:	cset	w0, cc  // cc = lo, ul, last
  408a88:	and	w0, w0, #0xff
  408a8c:	b	408a94 <__fxstatat@plt+0x7174>
  408a90:	mov	w0, #0xffffffff            	// #-1
  408a94:	add	sp, sp, #0x10
  408a98:	ret
  408a9c:	sub	sp, sp, #0x20
  408aa0:	str	x0, [sp, #8]
  408aa4:	str	w1, [sp, #4]
  408aa8:	ldr	w0, [sp, #4]
  408aac:	cmp	w0, #0xc
  408ab0:	b.eq	408b84 <__fxstatat@plt+0x7264>  // b.none
  408ab4:	ldr	w0, [sp, #4]
  408ab8:	cmp	w0, #0xc
  408abc:	b.hi	408b90 <__fxstatat@plt+0x7270>  // b.pmore
  408ac0:	ldr	w0, [sp, #4]
  408ac4:	cmp	w0, #0xa
  408ac8:	b.eq	408b6c <__fxstatat@plt+0x724c>  // b.none
  408acc:	ldr	w0, [sp, #4]
  408ad0:	cmp	w0, #0xa
  408ad4:	b.hi	408b90 <__fxstatat@plt+0x7270>  // b.pmore
  408ad8:	ldr	w0, [sp, #4]
  408adc:	cmp	w0, #0x8
  408ae0:	b.eq	408b78 <__fxstatat@plt+0x7258>  // b.none
  408ae4:	ldr	w0, [sp, #4]
  408ae8:	cmp	w0, #0x8
  408aec:	b.hi	408b90 <__fxstatat@plt+0x7270>  // b.pmore
  408af0:	ldr	w0, [sp, #4]
  408af4:	cmp	w0, #0x6
  408af8:	b.eq	408b3c <__fxstatat@plt+0x721c>  // b.none
  408afc:	ldr	w0, [sp, #4]
  408b00:	cmp	w0, #0x6
  408b04:	b.hi	408b90 <__fxstatat@plt+0x7270>  // b.pmore
  408b08:	ldr	w0, [sp, #4]
  408b0c:	cmp	w0, #0x4
  408b10:	b.eq	408b54 <__fxstatat@plt+0x7234>  // b.none
  408b14:	ldr	w0, [sp, #4]
  408b18:	cmp	w0, #0x4
  408b1c:	b.hi	408b90 <__fxstatat@plt+0x7270>  // b.pmore
  408b20:	ldr	w0, [sp, #4]
  408b24:	cmp	w0, #0x1
  408b28:	b.eq	408b60 <__fxstatat@plt+0x7240>  // b.none
  408b2c:	ldr	w0, [sp, #4]
  408b30:	cmp	w0, #0x2
  408b34:	b.eq	408b48 <__fxstatat@plt+0x7228>  // b.none
  408b38:	b	408b90 <__fxstatat@plt+0x7270>
  408b3c:	mov	w0, #0x6000                	// #24576
  408b40:	str	w0, [sp, #28]
  408b44:	b	408b94 <__fxstatat@plt+0x7274>
  408b48:	mov	w0, #0x2000                	// #8192
  408b4c:	str	w0, [sp, #28]
  408b50:	b	408b94 <__fxstatat@plt+0x7274>
  408b54:	mov	w0, #0x4000                	// #16384
  408b58:	str	w0, [sp, #28]
  408b5c:	b	408b94 <__fxstatat@plt+0x7274>
  408b60:	mov	w0, #0x1000                	// #4096
  408b64:	str	w0, [sp, #28]
  408b68:	b	408b94 <__fxstatat@plt+0x7274>
  408b6c:	mov	w0, #0xa000                	// #40960
  408b70:	str	w0, [sp, #28]
  408b74:	b	408b94 <__fxstatat@plt+0x7274>
  408b78:	mov	w0, #0x8000                	// #32768
  408b7c:	str	w0, [sp, #28]
  408b80:	b	408b94 <__fxstatat@plt+0x7274>
  408b84:	mov	w0, #0xc000                	// #49152
  408b88:	str	w0, [sp, #28]
  408b8c:	b	408b94 <__fxstatat@plt+0x7274>
  408b90:	str	wzr, [sp, #28]
  408b94:	ldr	x0, [sp, #8]
  408b98:	ldr	w1, [sp, #28]
  408b9c:	str	w1, [x0, #16]
  408ba0:	nop
  408ba4:	add	sp, sp, #0x20
  408ba8:	ret
  408bac:	stp	x29, x30, [sp, #-208]!
  408bb0:	mov	x29, sp
  408bb4:	stp	x19, x20, [sp, #16]
  408bb8:	stp	x21, x22, [sp, #32]
  408bbc:	mov	x19, x0
  408bc0:	str	w1, [sp, #60]
  408bc4:	ldr	x0, [x19]
  408bc8:	str	x0, [sp, #160]
  408bcc:	ldr	x0, [sp, #160]
  408bd0:	ldr	x0, [x0, #24]
  408bd4:	cmp	x0, #0x0
  408bd8:	cset	w0, ne  // ne = any
  408bdc:	strb	w0, [sp, #159]
  408be0:	strb	wzr, [sp, #175]
  408be4:	ldrb	w0, [sp, #159]
  408be8:	cmp	w0, #0x0
  408bec:	b.eq	408c58 <__fxstatat@plt+0x7338>  // b.none
  408bf0:	ldr	x0, [sp, #160]
  408bf4:	ldr	x0, [x0, #24]
  408bf8:	str	x0, [sp, #144]
  408bfc:	ldr	x0, [sp, #144]
  408c00:	bl	401820 <dirfd@plt>
  408c04:	str	w0, [sp, #76]
  408c08:	ldr	w0, [sp, #76]
  408c0c:	cmp	w0, #0x0
  408c10:	b.ge	408dbc <__fxstatat@plt+0x749c>  // b.tcont
  408c14:	ldr	x0, [sp, #160]
  408c18:	ldr	x0, [x0, #24]
  408c1c:	bl	401700 <closedir@plt>
  408c20:	ldr	x0, [sp, #160]
  408c24:	str	xzr, [x0, #24]
  408c28:	ldr	w0, [sp, #60]
  408c2c:	cmp	w0, #0x3
  408c30:	b.ne	408c50 <__fxstatat@plt+0x7330>  // b.any
  408c34:	ldr	x0, [sp, #160]
  408c38:	mov	w1, #0x4                   	// #4
  408c3c:	strh	w1, [x0, #108]
  408c40:	bl	4018c0 <__errno_location@plt>
  408c44:	ldr	w1, [x0]
  408c48:	ldr	x0, [sp, #160]
  408c4c:	str	w1, [x0, #64]
  408c50:	mov	x0, #0x0                   	// #0
  408c54:	b	40962c <__fxstatat@plt+0x7d0c>
  408c58:	ldr	w0, [x19, #72]
  408c5c:	and	w0, w0, #0x4
  408c60:	cmp	w0, #0x0
  408c64:	b.ne	408c80 <__fxstatat@plt+0x7360>  // b.any
  408c68:	ldr	w0, [x19, #72]
  408c6c:	and	w0, w0, #0x200
  408c70:	cmp	w0, #0x0
  408c74:	b.eq	408c80 <__fxstatat@plt+0x7360>  // b.none
  408c78:	ldr	w0, [x19, #44]
  408c7c:	b	408c84 <__fxstatat@plt+0x7364>
  408c80:	mov	w0, #0xffffff9c            	// #-100
  408c84:	ldr	x1, [sp, #160]
  408c88:	ldr	x4, [x1, #48]
  408c8c:	ldr	w1, [x19, #72]
  408c90:	and	w1, w1, #0x10
  408c94:	cmp	w1, #0x0
  408c98:	b.eq	408cc4 <__fxstatat@plt+0x73a4>  // b.none
  408c9c:	ldr	w1, [x19, #72]
  408ca0:	and	w1, w1, #0x1
  408ca4:	cmp	w1, #0x0
  408ca8:	b.eq	408cbc <__fxstatat@plt+0x739c>  // b.none
  408cac:	ldr	x1, [sp, #160]
  408cb0:	ldr	x1, [x1, #88]
  408cb4:	cmp	x1, #0x0
  408cb8:	b.eq	408cc4 <__fxstatat@plt+0x73a4>  // b.none
  408cbc:	mov	w1, #0x8000                	// #32768
  408cc0:	b	408cc8 <__fxstatat@plt+0x73a8>
  408cc4:	mov	w1, #0x0                   	// #0
  408cc8:	add	x2, sp, #0x4c
  408ccc:	mov	x3, x2
  408cd0:	mov	w2, w1
  408cd4:	mov	x1, x4
  408cd8:	bl	40c050 <__fxstatat@plt+0xa730>
  408cdc:	mov	x1, x0
  408ce0:	ldr	x0, [sp, #160]
  408ce4:	str	x1, [x0, #24]
  408ce8:	ldr	x0, [sp, #160]
  408cec:	ldr	x0, [x0, #24]
  408cf0:	cmp	x0, #0x0
  408cf4:	b.ne	408d28 <__fxstatat@plt+0x7408>  // b.any
  408cf8:	ldr	w0, [sp, #60]
  408cfc:	cmp	w0, #0x3
  408d00:	b.ne	408d20 <__fxstatat@plt+0x7400>  // b.any
  408d04:	ldr	x0, [sp, #160]
  408d08:	mov	w1, #0x4                   	// #4
  408d0c:	strh	w1, [x0, #108]
  408d10:	bl	4018c0 <__errno_location@plt>
  408d14:	ldr	w1, [x0]
  408d18:	ldr	x0, [sp, #160]
  408d1c:	str	w1, [x0, #64]
  408d20:	mov	x0, #0x0                   	// #0
  408d24:	b	40962c <__fxstatat@plt+0x7d0c>
  408d28:	ldr	x0, [sp, #160]
  408d2c:	ldrh	w0, [x0, #108]
  408d30:	cmp	w0, #0xb
  408d34:	b.ne	408d58 <__fxstatat@plt+0x7438>  // b.any
  408d38:	mov	w2, #0x0                   	// #0
  408d3c:	ldr	x1, [sp, #160]
  408d40:	mov	x0, x19
  408d44:	bl	40963c <__fxstatat@plt+0x7d1c>
  408d48:	and	w1, w0, #0xffff
  408d4c:	ldr	x0, [sp, #160]
  408d50:	strh	w1, [x0, #108]
  408d54:	b	408dbc <__fxstatat@plt+0x749c>
  408d58:	ldr	w0, [x19, #72]
  408d5c:	and	w0, w0, #0x100
  408d60:	cmp	w0, #0x0
  408d64:	b.eq	408dbc <__fxstatat@plt+0x749c>  // b.none
  408d68:	ldr	x1, [sp, #160]
  408d6c:	mov	x0, x19
  408d70:	bl	4071c4 <__fxstatat@plt+0x58a4>
  408d74:	mov	w2, #0x0                   	// #0
  408d78:	ldr	x1, [sp, #160]
  408d7c:	mov	x0, x19
  408d80:	bl	40963c <__fxstatat@plt+0x7d1c>
  408d84:	ldr	x1, [sp, #160]
  408d88:	mov	x0, x19
  408d8c:	bl	407098 <__fxstatat@plt+0x5778>
  408d90:	and	w0, w0, #0xff
  408d94:	eor	w0, w0, #0x1
  408d98:	and	w0, w0, #0xff
  408d9c:	cmp	w0, #0x0
  408da0:	b.eq	408dbc <__fxstatat@plt+0x749c>  // b.none
  408da4:	bl	4018c0 <__errno_location@plt>
  408da8:	mov	x1, x0
  408dac:	mov	w0, #0xc                   	// #12
  408db0:	str	w0, [x1]
  408db4:	mov	x0, #0x0                   	// #0
  408db8:	b	40962c <__fxstatat@plt+0x7d0c>
  408dbc:	ldr	x0, [x19, #64]
  408dc0:	cmp	x0, #0x0
  408dc4:	b.eq	408dd0 <__fxstatat@plt+0x74b0>  // b.none
  408dc8:	mov	x0, #0xffffffffffffffff    	// #-1
  408dcc:	b	408dd8 <__fxstatat@plt+0x74b8>
  408dd0:	mov	x0, #0x86a0                	// #34464
  408dd4:	movk	x0, #0x1, lsl #16
  408dd8:	str	x0, [sp, #136]
  408ddc:	ldrb	w0, [sp, #159]
  408de0:	cmp	w0, #0x0
  408de4:	b.eq	408df4 <__fxstatat@plt+0x74d4>  // b.none
  408de8:	mov	w0, #0x1                   	// #1
  408dec:	strb	w0, [sp, #199]
  408df0:	b	408f6c <__fxstatat@plt+0x764c>
  408df4:	ldr	w0, [sp, #60]
  408df8:	cmp	w0, #0x2
  408dfc:	b.eq	408e60 <__fxstatat@plt+0x7540>  // b.none
  408e00:	ldr	w0, [x19, #72]
  408e04:	and	w0, w0, #0x8
  408e08:	cmp	w0, #0x0
  408e0c:	b.eq	408e58 <__fxstatat@plt+0x7538>  // b.none
  408e10:	ldr	w0, [x19, #72]
  408e14:	and	w0, w0, #0x10
  408e18:	cmp	w0, #0x0
  408e1c:	b.eq	408e58 <__fxstatat@plt+0x7538>  // b.none
  408e20:	ldr	w0, [x19, #72]
  408e24:	and	w0, w0, #0x20
  408e28:	cmp	w0, #0x0
  408e2c:	b.ne	408e58 <__fxstatat@plt+0x7538>  // b.any
  408e30:	ldr	x0, [sp, #160]
  408e34:	ldr	w0, [x0, #140]
  408e38:	cmp	w0, #0x2
  408e3c:	b.ne	408e58 <__fxstatat@plt+0x7538>  // b.any
  408e40:	ldr	w0, [sp, #76]
  408e44:	mov	w1, w0
  408e48:	ldr	x0, [sp, #160]
  408e4c:	bl	407f44 <__fxstatat@plt+0x6624>
  408e50:	cmp	w0, #0x0
  408e54:	b.ne	408e60 <__fxstatat@plt+0x7540>  // b.any
  408e58:	mov	w0, #0x1                   	// #1
  408e5c:	b	408e64 <__fxstatat@plt+0x7544>
  408e60:	mov	w0, #0x0                   	// #0
  408e64:	strb	w0, [sp, #199]
  408e68:	ldrb	w0, [sp, #199]
  408e6c:	and	w0, w0, #0x1
  408e70:	strb	w0, [sp, #199]
  408e74:	ldrb	w0, [sp, #199]
  408e78:	cmp	w0, #0x0
  408e7c:	b.ne	408e8c <__fxstatat@plt+0x756c>  // b.any
  408e80:	ldr	w0, [sp, #60]
  408e84:	cmp	w0, #0x3
  408e88:	b.ne	408f6c <__fxstatat@plt+0x764c>  // b.any
  408e8c:	ldr	w0, [x19, #72]
  408e90:	and	w0, w0, #0x200
  408e94:	cmp	w0, #0x0
  408e98:	b.eq	408eb0 <__fxstatat@plt+0x7590>  // b.none
  408e9c:	ldr	w0, [sp, #76]
  408ea0:	mov	w2, #0x3                   	// #3
  408ea4:	mov	w1, #0x406                 	// #1030
  408ea8:	bl	40c220 <__fxstatat@plt+0xa900>
  408eac:	str	w0, [sp, #76]
  408eb0:	ldr	w0, [sp, #76]
  408eb4:	cmp	w0, #0x0
  408eb8:	b.lt	408edc <__fxstatat@plt+0x75bc>  // b.tstop
  408ebc:	ldr	w0, [sp, #76]
  408ec0:	mov	x3, #0x0                   	// #0
  408ec4:	mov	w2, w0
  408ec8:	ldr	x1, [sp, #160]
  408ecc:	mov	x0, x19
  408ed0:	bl	409d24 <__fxstatat@plt+0x8404>
  408ed4:	cmp	w0, #0x0
  408ed8:	b.eq	408f64 <__fxstatat@plt+0x7644>  // b.none
  408edc:	ldrb	w0, [sp, #199]
  408ee0:	cmp	w0, #0x0
  408ee4:	b.eq	408f04 <__fxstatat@plt+0x75e4>  // b.none
  408ee8:	ldr	w0, [sp, #60]
  408eec:	cmp	w0, #0x3
  408ef0:	b.ne	408f04 <__fxstatat@plt+0x75e4>  // b.any
  408ef4:	bl	4018c0 <__errno_location@plt>
  408ef8:	ldr	w1, [x0]
  408efc:	ldr	x0, [sp, #160]
  408f00:	str	w1, [x0, #64]
  408f04:	ldr	x0, [sp, #160]
  408f08:	ldrh	w0, [x0, #110]
  408f0c:	orr	w0, w0, #0x1
  408f10:	and	w1, w0, #0xffff
  408f14:	ldr	x0, [sp, #160]
  408f18:	strh	w1, [x0, #110]
  408f1c:	strb	wzr, [sp, #199]
  408f20:	ldr	x0, [sp, #160]
  408f24:	ldr	x0, [x0, #24]
  408f28:	bl	401700 <closedir@plt>
  408f2c:	ldr	x0, [sp, #160]
  408f30:	str	xzr, [x0, #24]
  408f34:	ldr	w0, [x19, #72]
  408f38:	and	w0, w0, #0x200
  408f3c:	cmp	w0, #0x0
  408f40:	b.eq	408f58 <__fxstatat@plt+0x7638>  // b.none
  408f44:	ldr	w0, [sp, #76]
  408f48:	cmp	w0, #0x0
  408f4c:	b.lt	408f58 <__fxstatat@plt+0x7638>  // b.tstop
  408f50:	ldr	w0, [sp, #76]
  408f54:	bl	401710 <close@plt>
  408f58:	ldr	x0, [sp, #160]
  408f5c:	str	xzr, [x0, #24]
  408f60:	b	408f6c <__fxstatat@plt+0x764c>
  408f64:	mov	w0, #0x1                   	// #1
  408f68:	strb	w0, [sp, #199]
  408f6c:	ldr	x0, [sp, #160]
  408f70:	ldr	x1, [x0, #56]
  408f74:	ldr	x0, [sp, #160]
  408f78:	ldr	x0, [x0, #72]
  408f7c:	sub	x0, x0, #0x1
  408f80:	add	x0, x1, x0
  408f84:	ldrb	w0, [x0]
  408f88:	cmp	w0, #0x2f
  408f8c:	b.ne	408fa0 <__fxstatat@plt+0x7680>  // b.any
  408f90:	ldr	x0, [sp, #160]
  408f94:	ldr	x0, [x0, #72]
  408f98:	sub	x0, x0, #0x1
  408f9c:	b	408fa8 <__fxstatat@plt+0x7688>
  408fa0:	ldr	x0, [sp, #160]
  408fa4:	ldr	x0, [x0, #72]
  408fa8:	str	x0, [sp, #128]
  408fac:	ldr	w0, [x19, #72]
  408fb0:	and	w0, w0, #0x4
  408fb4:	cmp	w0, #0x0
  408fb8:	b.eq	408fe4 <__fxstatat@plt+0x76c4>  // b.none
  408fbc:	ldr	x1, [x19, #32]
  408fc0:	ldr	x0, [sp, #128]
  408fc4:	add	x0, x1, x0
  408fc8:	str	x0, [sp, #176]
  408fcc:	ldr	x0, [sp, #176]
  408fd0:	add	x1, x0, #0x1
  408fd4:	str	x1, [sp, #176]
  408fd8:	mov	w1, #0x2f                  	// #47
  408fdc:	strb	w1, [x0]
  408fe0:	b	408fe8 <__fxstatat@plt+0x76c8>
  408fe4:	str	xzr, [sp, #176]
  408fe8:	ldr	x0, [sp, #128]
  408fec:	add	x0, x0, #0x1
  408ff0:	str	x0, [sp, #128]
  408ff4:	ldr	x1, [x19, #48]
  408ff8:	ldr	x0, [sp, #128]
  408ffc:	sub	x0, x1, x0
  409000:	str	x0, [sp, #184]
  409004:	ldr	x0, [sp, #160]
  409008:	ldr	x0, [x0, #88]
  40900c:	add	x0, x0, #0x1
  409010:	str	x0, [sp, #120]
  409014:	strb	wzr, [sp, #198]
  409018:	mov	x22, #0x0                   	// #0
  40901c:	str	xzr, [sp, #200]
  409020:	mov	x21, #0x0                   	// #0
  409024:	b	40942c <__fxstatat@plt+0x7b0c>
  409028:	bl	4018c0 <__errno_location@plt>
  40902c:	str	wzr, [x0]
  409030:	ldr	x0, [sp, #160]
  409034:	ldr	x0, [x0, #24]
  409038:	bl	4016e0 <readdir@plt>
  40903c:	str	x0, [sp, #112]
  409040:	ldr	x0, [sp, #112]
  409044:	cmp	x0, #0x0
  409048:	b.ne	409098 <__fxstatat@plt+0x7778>  // b.any
  40904c:	bl	4018c0 <__errno_location@plt>
  409050:	ldr	w0, [x0]
  409054:	cmp	w0, #0x0
  409058:	b.eq	409440 <__fxstatat@plt+0x7b20>  // b.none
  40905c:	bl	4018c0 <__errno_location@plt>
  409060:	ldr	w1, [x0]
  409064:	ldr	x0, [sp, #160]
  409068:	str	w1, [x0, #64]
  40906c:	ldrb	w0, [sp, #159]
  409070:	cmp	w0, #0x0
  409074:	b.ne	409080 <__fxstatat@plt+0x7760>  // b.any
  409078:	cmp	x21, #0x0
  40907c:	b.eq	409088 <__fxstatat@plt+0x7768>  // b.none
  409080:	mov	w0, #0x7                   	// #7
  409084:	b	40908c <__fxstatat@plt+0x776c>
  409088:	mov	w0, #0x4                   	// #4
  40908c:	ldr	x1, [sp, #160]
  409090:	strh	w0, [x1, #108]
  409094:	b	409440 <__fxstatat@plt+0x7b20>
  409098:	ldr	w0, [x19, #72]
  40909c:	and	w0, w0, #0x20
  4090a0:	cmp	w0, #0x0
  4090a4:	b.ne	4090ec <__fxstatat@plt+0x77cc>  // b.any
  4090a8:	ldr	x0, [sp, #112]
  4090ac:	ldrb	w0, [x0, #19]
  4090b0:	cmp	w0, #0x2e
  4090b4:	b.ne	4090ec <__fxstatat@plt+0x77cc>  // b.any
  4090b8:	ldr	x0, [sp, #112]
  4090bc:	ldrb	w0, [x0, #20]
  4090c0:	cmp	w0, #0x0
  4090c4:	b.eq	40942c <__fxstatat@plt+0x7b0c>  // b.none
  4090c8:	ldr	x0, [sp, #112]
  4090cc:	ldrb	w0, [x0, #20]
  4090d0:	cmp	w0, #0x2e
  4090d4:	b.ne	4090ec <__fxstatat@plt+0x77cc>  // b.any
  4090d8:	ldr	x0, [sp, #112]
  4090dc:	ldrb	w0, [x0, #21]
  4090e0:	cmp	w0, #0x0
  4090e4:	b.ne	4090ec <__fxstatat@plt+0x77cc>  // b.any
  4090e8:	b	40942c <__fxstatat@plt+0x7b0c>
  4090ec:	ldr	x0, [sp, #112]
  4090f0:	add	x0, x0, #0x13
  4090f4:	bl	4015a0 <strlen@plt>
  4090f8:	str	x0, [sp, #104]
  4090fc:	ldr	x0, [sp, #112]
  409100:	add	x0, x0, #0x13
  409104:	ldr	x2, [sp, #104]
  409108:	mov	x1, x0
  40910c:	mov	x0, x19
  409110:	bl	4099cc <__fxstatat@plt+0x80ac>
  409114:	mov	x20, x0
  409118:	cmp	x20, #0x0
  40911c:	b.eq	40916c <__fxstatat@plt+0x784c>  // b.none
  409120:	ldr	x1, [sp, #104]
  409124:	ldr	x0, [sp, #184]
  409128:	cmp	x1, x0
  40912c:	b.cc	409218 <__fxstatat@plt+0x78f8>  // b.lo, b.ul, b.last
  409130:	ldr	x0, [x19, #32]
  409134:	str	x0, [sp, #96]
  409138:	ldr	x1, [sp, #104]
  40913c:	ldr	x0, [sp, #128]
  409140:	add	x0, x1, x0
  409144:	add	x0, x0, #0x1
  409148:	mov	x1, x0
  40914c:	mov	x0, x19
  409150:	bl	409abc <__fxstatat@plt+0x819c>
  409154:	and	w0, w0, #0xff
  409158:	eor	w0, w0, #0x1
  40915c:	and	w0, w0, #0xff
  409160:	cmp	w0, #0x0
  409164:	b.eq	4091d0 <__fxstatat@plt+0x78b0>  // b.none
  409168:	b	409170 <__fxstatat@plt+0x7850>
  40916c:	nop
  409170:	bl	4018c0 <__errno_location@plt>
  409174:	ldr	w0, [x0]
  409178:	str	w0, [sp, #80]
  40917c:	mov	x0, x20
  409180:	bl	4017d0 <free@plt>
  409184:	mov	x0, x22
  409188:	bl	409a68 <__fxstatat@plt+0x8148>
  40918c:	ldr	x0, [sp, #160]
  409190:	ldr	x0, [x0, #24]
  409194:	bl	401700 <closedir@plt>
  409198:	ldr	x0, [sp, #160]
  40919c:	str	xzr, [x0, #24]
  4091a0:	ldr	x0, [sp, #160]
  4091a4:	mov	w1, #0x7                   	// #7
  4091a8:	strh	w1, [x0, #108]
  4091ac:	ldr	w0, [x19, #72]
  4091b0:	orr	w0, w0, #0x2000
  4091b4:	str	w0, [x19, #72]
  4091b8:	bl	4018c0 <__errno_location@plt>
  4091bc:	mov	x1, x0
  4091c0:	ldr	w0, [sp, #80]
  4091c4:	str	w0, [x1]
  4091c8:	mov	x0, #0x0                   	// #0
  4091cc:	b	40962c <__fxstatat@plt+0x7d0c>
  4091d0:	ldr	x0, [x19, #32]
  4091d4:	ldr	x1, [sp, #96]
  4091d8:	cmp	x1, x0
  4091dc:	b.eq	409208 <__fxstatat@plt+0x78e8>  // b.none
  4091e0:	mov	w0, #0x1                   	// #1
  4091e4:	strb	w0, [sp, #198]
  4091e8:	ldr	w0, [x19, #72]
  4091ec:	and	w0, w0, #0x4
  4091f0:	cmp	w0, #0x0
  4091f4:	b.eq	409208 <__fxstatat@plt+0x78e8>  // b.none
  4091f8:	ldr	x1, [x19, #32]
  4091fc:	ldr	x0, [sp, #128]
  409200:	add	x0, x1, x0
  409204:	str	x0, [sp, #176]
  409208:	ldr	x1, [x19, #48]
  40920c:	ldr	x0, [sp, #128]
  409210:	sub	x0, x1, x0
  409214:	str	x0, [sp, #184]
  409218:	ldr	x1, [sp, #128]
  40921c:	ldr	x0, [sp, #104]
  409220:	add	x0, x1, x0
  409224:	str	x0, [sp, #88]
  409228:	ldr	x1, [sp, #88]
  40922c:	ldr	x0, [sp, #128]
  409230:	cmp	x1, x0
  409234:	b.cs	40928c <__fxstatat@plt+0x796c>  // b.hs, b.nlast
  409238:	mov	x0, x20
  40923c:	bl	4017d0 <free@plt>
  409240:	mov	x0, x22
  409244:	bl	409a68 <__fxstatat@plt+0x8148>
  409248:	ldr	x0, [sp, #160]
  40924c:	ldr	x0, [x0, #24]
  409250:	bl	401700 <closedir@plt>
  409254:	ldr	x0, [sp, #160]
  409258:	str	xzr, [x0, #24]
  40925c:	ldr	x0, [sp, #160]
  409260:	mov	w1, #0x7                   	// #7
  409264:	strh	w1, [x0, #108]
  409268:	ldr	w0, [x19, #72]
  40926c:	orr	w0, w0, #0x2000
  409270:	str	w0, [x19, #72]
  409274:	bl	4018c0 <__errno_location@plt>
  409278:	mov	x1, x0
  40927c:	mov	w0, #0x24                  	// #36
  409280:	str	w0, [x1]
  409284:	mov	x0, #0x0                   	// #0
  409288:	b	40962c <__fxstatat@plt+0x7d0c>
  40928c:	ldr	x0, [sp, #120]
  409290:	str	x0, [x20, #88]
  409294:	ldr	x0, [x19]
  409298:	str	x0, [x20, #8]
  40929c:	ldr	x0, [sp, #88]
  4092a0:	str	x0, [x20, #72]
  4092a4:	ldr	x0, [sp, #112]
  4092a8:	ldr	x0, [x0]
  4092ac:	str	x0, [x20, #128]
  4092b0:	ldr	w0, [x19, #72]
  4092b4:	and	w0, w0, #0x4
  4092b8:	cmp	w0, #0x0
  4092bc:	b.eq	4092e4 <__fxstatat@plt+0x79c4>  // b.none
  4092c0:	ldr	x0, [x20, #56]
  4092c4:	str	x0, [x20, #48]
  4092c8:	add	x1, x20, #0xf8
  4092cc:	ldr	x0, [x20, #96]
  4092d0:	add	x0, x0, #0x1
  4092d4:	mov	x2, x0
  4092d8:	ldr	x0, [sp, #176]
  4092dc:	bl	401580 <memmove@plt>
  4092e0:	b	4092ec <__fxstatat@plt+0x79cc>
  4092e4:	add	x0, x20, #0xf8
  4092e8:	str	x0, [x20, #48]
  4092ec:	ldr	x0, [x19, #64]
  4092f0:	cmp	x0, #0x0
  4092f4:	b.eq	409308 <__fxstatat@plt+0x79e8>  // b.none
  4092f8:	ldr	w0, [x19, #72]
  4092fc:	and	w0, w0, #0x400
  409300:	cmp	w0, #0x0
  409304:	b.eq	4093b4 <__fxstatat@plt+0x7a94>  // b.none
  409308:	ldr	w0, [x19, #72]
  40930c:	and	w0, w0, #0x10
  409310:	cmp	w0, #0x0
  409314:	b.eq	409350 <__fxstatat@plt+0x7a30>  // b.none
  409318:	ldr	w0, [x19, #72]
  40931c:	and	w0, w0, #0x8
  409320:	cmp	w0, #0x0
  409324:	b.eq	409350 <__fxstatat@plt+0x7a30>  // b.none
  409328:	ldr	x0, [sp, #112]
  40932c:	ldrb	w0, [x0, #18]
  409330:	cmp	w0, #0x0
  409334:	b.eq	409350 <__fxstatat@plt+0x7a30>  // b.none
  409338:	ldr	x0, [sp, #112]
  40933c:	ldrb	w0, [x0, #18]
  409340:	cmp	w0, #0x4
  409344:	b.eq	409350 <__fxstatat@plt+0x7a30>  // b.none
  409348:	mov	w0, #0x1                   	// #1
  40934c:	b	409354 <__fxstatat@plt+0x7a34>
  409350:	mov	w0, #0x0                   	// #0
  409354:	strb	w0, [sp, #87]
  409358:	ldrb	w0, [sp, #87]
  40935c:	and	w0, w0, #0x1
  409360:	strb	w0, [sp, #87]
  409364:	mov	w0, #0xb                   	// #11
  409368:	strh	w0, [x20, #108]
  40936c:	add	x2, x20, #0x78
  409370:	ldr	x0, [sp, #112]
  409374:	ldrb	w0, [x0, #18]
  409378:	mov	w1, w0
  40937c:	mov	x0, x2
  409380:	bl	408a9c <__fxstatat@plt+0x717c>
  409384:	ldrb	w0, [sp, #87]
  409388:	cmp	w0, #0x0
  40938c:	cset	w0, ne  // ne = any
  409390:	and	w0, w0, #0xff
  409394:	eor	w0, w0, #0x1
  409398:	and	w0, w0, #0xff
  40939c:	and	w0, w0, #0x1
  4093a0:	and	w0, w0, #0xff
  4093a4:	mov	w1, w0
  4093a8:	mov	x0, x20
  4093ac:	bl	4073a4 <__fxstatat@plt+0x5a84>
  4093b0:	b	4093cc <__fxstatat@plt+0x7aac>
  4093b4:	mov	w2, #0x0                   	// #0
  4093b8:	mov	x1, x20
  4093bc:	mov	x0, x19
  4093c0:	bl	40963c <__fxstatat@plt+0x7d1c>
  4093c4:	and	w0, w0, #0xffff
  4093c8:	strh	w0, [x20, #108]
  4093cc:	str	xzr, [x20, #16]
  4093d0:	cmp	x22, #0x0
  4093d4:	b.ne	4093e4 <__fxstatat@plt+0x7ac4>  // b.any
  4093d8:	str	x20, [sp, #200]
  4093dc:	ldr	x22, [sp, #200]
  4093e0:	b	4093f0 <__fxstatat@plt+0x7ad0>
  4093e4:	ldr	x0, [sp, #200]
  4093e8:	str	x20, [x0, #16]
  4093ec:	str	x20, [sp, #200]
  4093f0:	mov	x0, #0x2710                	// #10000
  4093f4:	cmp	x21, x0
  4093f8:	b.ne	40941c <__fxstatat@plt+0x7afc>  // b.any
  4093fc:	ldr	x0, [x19, #64]
  409400:	cmp	x0, #0x0
  409404:	b.ne	40941c <__fxstatat@plt+0x7afc>  // b.any
  409408:	ldr	w0, [sp, #76]
  40940c:	mov	w1, w0
  409410:	ldr	x0, [sp, #160]
  409414:	bl	407ed8 <__fxstatat@plt+0x65b8>
  409418:	strb	w0, [sp, #175]
  40941c:	add	x21, x21, #0x1
  409420:	ldr	x0, [sp, #136]
  409424:	cmp	x0, x21
  409428:	b.ls	40946c <__fxstatat@plt+0x7b4c>  // b.plast
  40942c:	ldr	x0, [sp, #160]
  409430:	ldr	x0, [x0, #24]
  409434:	cmp	x0, #0x0
  409438:	b.ne	409028 <__fxstatat@plt+0x7708>  // b.any
  40943c:	b	409444 <__fxstatat@plt+0x7b24>
  409440:	nop
  409444:	ldr	x0, [sp, #160]
  409448:	ldr	x0, [x0, #24]
  40944c:	cmp	x0, #0x0
  409450:	b.eq	409474 <__fxstatat@plt+0x7b54>  // b.none
  409454:	ldr	x0, [sp, #160]
  409458:	ldr	x0, [x0, #24]
  40945c:	bl	401700 <closedir@plt>
  409460:	ldr	x0, [sp, #160]
  409464:	str	xzr, [x0, #24]
  409468:	b	409478 <__fxstatat@plt+0x7b58>
  40946c:	nop
  409470:	b	409478 <__fxstatat@plt+0x7b58>
  409474:	nop
  409478:	ldrb	w0, [sp, #198]
  40947c:	cmp	w0, #0x0
  409480:	b.eq	409490 <__fxstatat@plt+0x7b70>  // b.none
  409484:	mov	x1, x22
  409488:	mov	x0, x19
  40948c:	bl	409b90 <__fxstatat@plt+0x8270>
  409490:	ldr	w0, [x19, #72]
  409494:	and	w0, w0, #0x4
  409498:	cmp	w0, #0x0
  40949c:	b.eq	4094cc <__fxstatat@plt+0x7bac>  // b.none
  4094a0:	ldr	x0, [x19, #48]
  4094a4:	ldr	x1, [sp, #128]
  4094a8:	cmp	x1, x0
  4094ac:	b.eq	4094b8 <__fxstatat@plt+0x7b98>  // b.none
  4094b0:	cmp	x21, #0x0
  4094b4:	b.ne	4094c4 <__fxstatat@plt+0x7ba4>  // b.any
  4094b8:	ldr	x0, [sp, #176]
  4094bc:	sub	x0, x0, #0x1
  4094c0:	str	x0, [sp, #176]
  4094c4:	ldr	x0, [sp, #176]
  4094c8:	strb	wzr, [x0]
  4094cc:	ldrb	w0, [sp, #159]
  4094d0:	eor	w0, w0, #0x1
  4094d4:	and	w0, w0, #0xff
  4094d8:	cmp	w0, #0x0
  4094dc:	b.eq	409580 <__fxstatat@plt+0x7c60>  // b.none
  4094e0:	ldrb	w0, [sp, #199]
  4094e4:	cmp	w0, #0x0
  4094e8:	b.eq	409580 <__fxstatat@plt+0x7c60>  // b.none
  4094ec:	ldr	w0, [sp, #60]
  4094f0:	cmp	w0, #0x1
  4094f4:	b.eq	409500 <__fxstatat@plt+0x7be0>  // b.none
  4094f8:	cmp	x21, #0x0
  4094fc:	b.ne	409580 <__fxstatat@plt+0x7c60>  // b.any
  409500:	ldr	x0, [sp, #160]
  409504:	ldr	x0, [x0, #88]
  409508:	cmp	x0, #0x0
  40950c:	b.ne	409528 <__fxstatat@plt+0x7c08>  // b.any
  409510:	mov	x0, x19
  409514:	bl	4074ac <__fxstatat@plt+0x5b8c>
  409518:	cmp	w0, #0x0
  40951c:	cset	w0, ne  // ne = any
  409520:	and	w0, w0, #0xff
  409524:	b	409550 <__fxstatat@plt+0x7c30>
  409528:	ldr	x0, [sp, #160]
  40952c:	ldr	x1, [x0, #8]
  409530:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  409534:	add	x3, x0, #0x288
  409538:	mov	w2, #0xffffffff            	// #-1
  40953c:	mov	x0, x19
  409540:	bl	409d24 <__fxstatat@plt+0x8404>
  409544:	cmp	w0, #0x0
  409548:	cset	w0, ne  // ne = any
  40954c:	and	w0, w0, #0xff
  409550:	cmp	w0, #0x0
  409554:	b.eq	409580 <__fxstatat@plt+0x7c60>  // b.none
  409558:	ldr	x0, [sp, #160]
  40955c:	mov	w1, #0x7                   	// #7
  409560:	strh	w1, [x0, #108]
  409564:	ldr	w0, [x19, #72]
  409568:	orr	w0, w0, #0x2000
  40956c:	str	w0, [x19, #72]
  409570:	mov	x0, x22
  409574:	bl	409a68 <__fxstatat@plt+0x8148>
  409578:	mov	x0, #0x0                   	// #0
  40957c:	b	40962c <__fxstatat@plt+0x7d0c>
  409580:	cmp	x21, #0x0
  409584:	b.ne	4095d0 <__fxstatat@plt+0x7cb0>  // b.any
  409588:	ldr	w0, [sp, #60]
  40958c:	cmp	w0, #0x3
  409590:	b.ne	4095c0 <__fxstatat@plt+0x7ca0>  // b.any
  409594:	ldr	x0, [sp, #160]
  409598:	ldrh	w0, [x0, #108]
  40959c:	cmp	w0, #0x4
  4095a0:	b.eq	4095c0 <__fxstatat@plt+0x7ca0>  // b.none
  4095a4:	ldr	x0, [sp, #160]
  4095a8:	ldrh	w0, [x0, #108]
  4095ac:	cmp	w0, #0x7
  4095b0:	b.eq	4095c0 <__fxstatat@plt+0x7ca0>  // b.none
  4095b4:	ldr	x0, [sp, #160]
  4095b8:	mov	w1, #0x6                   	// #6
  4095bc:	strh	w1, [x0, #108]
  4095c0:	mov	x0, x22
  4095c4:	bl	409a68 <__fxstatat@plt+0x8148>
  4095c8:	mov	x0, #0x0                   	// #0
  4095cc:	b	40962c <__fxstatat@plt+0x7d0c>
  4095d0:	ldrb	w0, [sp, #175]
  4095d4:	cmp	w0, #0x0
  4095d8:	b.eq	409600 <__fxstatat@plt+0x7ce0>  // b.none
  4095dc:	adrp	x0, 408000 <__fxstatat@plt+0x66e0>
  4095e0:	add	x0, x0, #0xa3c
  4095e4:	str	x0, [x19, #64]
  4095e8:	mov	x2, x21
  4095ec:	mov	x1, x22
  4095f0:	mov	x0, x19
  4095f4:	bl	409888 <__fxstatat@plt+0x7f68>
  4095f8:	mov	x22, x0
  4095fc:	str	xzr, [x19, #64]
  409600:	ldr	x0, [x19, #64]
  409604:	cmp	x0, #0x0
  409608:	b.eq	409628 <__fxstatat@plt+0x7d08>  // b.none
  40960c:	cmp	x21, #0x1
  409610:	b.ls	409628 <__fxstatat@plt+0x7d08>  // b.plast
  409614:	mov	x2, x21
  409618:	mov	x1, x22
  40961c:	mov	x0, x19
  409620:	bl	409888 <__fxstatat@plt+0x7f68>
  409624:	mov	x22, x0
  409628:	mov	x0, x22
  40962c:	ldp	x19, x20, [sp, #16]
  409630:	ldp	x21, x22, [sp, #32]
  409634:	ldp	x29, x30, [sp], #208
  409638:	ret
  40963c:	stp	x29, x30, [sp, #-64]!
  409640:	mov	x29, sp
  409644:	str	x19, [sp, #16]
  409648:	str	x0, [sp, #40]
  40964c:	mov	x19, x1
  409650:	strb	w2, [sp, #39]
  409654:	add	x0, x19, #0x78
  409658:	str	x0, [sp, #56]
  40965c:	ldr	x0, [x19, #88]
  409660:	cmp	x0, #0x0
  409664:	b.ne	409684 <__fxstatat@plt+0x7d64>  // b.any
  409668:	ldr	x0, [sp, #40]
  40966c:	ldr	w0, [x0, #72]
  409670:	and	w0, w0, #0x1
  409674:	cmp	w0, #0x0
  409678:	b.eq	409684 <__fxstatat@plt+0x7d64>  // b.none
  40967c:	mov	w0, #0x1                   	// #1
  409680:	strb	w0, [sp, #39]
  409684:	ldr	x0, [sp, #40]
  409688:	ldr	w0, [x0, #72]
  40968c:	and	w0, w0, #0x2
  409690:	cmp	w0, #0x0
  409694:	b.ne	4096a4 <__fxstatat@plt+0x7d84>  // b.any
  409698:	ldrb	w0, [sp, #39]
  40969c:	cmp	w0, #0x0
  4096a0:	b.eq	4096fc <__fxstatat@plt+0x7ddc>  // b.none
  4096a4:	ldr	x0, [x19, #48]
  4096a8:	ldr	x1, [sp, #56]
  4096ac:	bl	40ce90 <__fxstatat@plt+0xb570>
  4096b0:	cmp	w0, #0x0
  4096b4:	b.eq	409740 <__fxstatat@plt+0x7e20>  // b.none
  4096b8:	bl	4018c0 <__errno_location@plt>
  4096bc:	ldr	w0, [x0]
  4096c0:	cmp	w0, #0x2
  4096c4:	b.ne	4096ec <__fxstatat@plt+0x7dcc>  // b.any
  4096c8:	ldr	x0, [x19, #48]
  4096cc:	ldr	x1, [sp, #56]
  4096d0:	bl	40ceb0 <__fxstatat@plt+0xb590>
  4096d4:	cmp	w0, #0x0
  4096d8:	b.ne	4096ec <__fxstatat@plt+0x7dcc>  // b.any
  4096dc:	bl	4018c0 <__errno_location@plt>
  4096e0:	str	wzr, [x0]
  4096e4:	mov	w0, #0xd                   	// #13
  4096e8:	b	409838 <__fxstatat@plt+0x7f18>
  4096ec:	bl	4018c0 <__errno_location@plt>
  4096f0:	ldr	w0, [x0]
  4096f4:	str	w0, [x19, #64]
  4096f8:	b	409728 <__fxstatat@plt+0x7e08>
  4096fc:	ldr	x0, [sp, #40]
  409700:	ldr	w0, [x0, #44]
  409704:	ldr	x1, [x19, #48]
  409708:	mov	w3, #0x100                 	// #256
  40970c:	ldr	x2, [sp, #56]
  409710:	bl	40cec0 <__fxstatat@plt+0xb5a0>
  409714:	cmp	w0, #0x0
  409718:	b.eq	409740 <__fxstatat@plt+0x7e20>  // b.none
  40971c:	bl	4018c0 <__errno_location@plt>
  409720:	ldr	w0, [x0]
  409724:	str	w0, [x19, #64]
  409728:	mov	x2, #0x80                  	// #128
  40972c:	mov	w1, #0x0                   	// #0
  409730:	ldr	x0, [sp, #56]
  409734:	bl	4016c0 <memset@plt>
  409738:	mov	w0, #0xa                   	// #10
  40973c:	b	409838 <__fxstatat@plt+0x7f18>
  409740:	ldr	x0, [sp, #56]
  409744:	ldr	w0, [x0, #16]
  409748:	and	w0, w0, #0xf000
  40974c:	cmp	w0, #0x4, lsl #12
  409750:	b.ne	4097fc <__fxstatat@plt+0x7edc>  // b.any
  409754:	ldr	x0, [sp, #56]
  409758:	ldr	w0, [x0, #20]
  40975c:	cmp	w0, #0x1
  409760:	b.ls	4097a0 <__fxstatat@plt+0x7e80>  // b.plast
  409764:	ldr	x0, [x19, #88]
  409768:	cmp	x0, #0x0
  40976c:	b.le	4097a0 <__fxstatat@plt+0x7e80>
  409770:	ldr	x0, [sp, #56]
  409774:	ldr	w1, [x0, #20]
  409778:	ldr	x0, [sp, #40]
  40977c:	ldr	w0, [x0, #72]
  409780:	and	w0, w0, #0x20
  409784:	cmp	w0, #0x0
  409788:	b.eq	409794 <__fxstatat@plt+0x7e74>  // b.none
  40978c:	mov	w0, #0x0                   	// #0
  409790:	b	409798 <__fxstatat@plt+0x7e78>
  409794:	mov	w0, #0x2                   	// #2
  409798:	sub	w0, w1, w0
  40979c:	b	4097a4 <__fxstatat@plt+0x7e84>
  4097a0:	mov	w0, #0xffffffff            	// #-1
  4097a4:	str	w0, [x19, #104]
  4097a8:	ldrb	w0, [x19, #248]
  4097ac:	cmp	w0, #0x2e
  4097b0:	b.ne	4097f4 <__fxstatat@plt+0x7ed4>  // b.any
  4097b4:	ldrb	w0, [x19, #249]
  4097b8:	cmp	w0, #0x0
  4097bc:	b.eq	4097d8 <__fxstatat@plt+0x7eb8>  // b.none
  4097c0:	ldrb	w0, [x19, #249]
  4097c4:	cmp	w0, #0x2e
  4097c8:	b.ne	4097f4 <__fxstatat@plt+0x7ed4>  // b.any
  4097cc:	ldrb	w0, [x19, #250]
  4097d0:	cmp	w0, #0x0
  4097d4:	b.ne	4097f4 <__fxstatat@plt+0x7ed4>  // b.any
  4097d8:	ldr	x0, [x19, #88]
  4097dc:	cmp	x0, #0x0
  4097e0:	b.ne	4097ec <__fxstatat@plt+0x7ecc>  // b.any
  4097e4:	mov	w0, #0x1                   	// #1
  4097e8:	b	409838 <__fxstatat@plt+0x7f18>
  4097ec:	mov	w0, #0x5                   	// #5
  4097f0:	b	409838 <__fxstatat@plt+0x7f18>
  4097f4:	mov	w0, #0x1                   	// #1
  4097f8:	b	409838 <__fxstatat@plt+0x7f18>
  4097fc:	ldr	x0, [sp, #56]
  409800:	ldr	w0, [x0, #16]
  409804:	and	w0, w0, #0xf000
  409808:	cmp	w0, #0xa, lsl #12
  40980c:	b.ne	409818 <__fxstatat@plt+0x7ef8>  // b.any
  409810:	mov	w0, #0xc                   	// #12
  409814:	b	409838 <__fxstatat@plt+0x7f18>
  409818:	ldr	x0, [sp, #56]
  40981c:	ldr	w0, [x0, #16]
  409820:	and	w0, w0, #0xf000
  409824:	cmp	w0, #0x8, lsl #12
  409828:	b.ne	409834 <__fxstatat@plt+0x7f14>  // b.any
  40982c:	mov	w0, #0x8                   	// #8
  409830:	b	409838 <__fxstatat@plt+0x7f18>
  409834:	mov	w0, #0x3                   	// #3
  409838:	ldr	x19, [sp, #16]
  40983c:	ldp	x29, x30, [sp], #64
  409840:	ret
  409844:	stp	x29, x30, [sp, #-48]!
  409848:	mov	x29, sp
  40984c:	str	x0, [sp, #24]
  409850:	str	x1, [sp, #16]
  409854:	ldr	x0, [sp, #24]
  409858:	str	x0, [sp, #40]
  40985c:	ldr	x0, [sp, #16]
  409860:	str	x0, [sp, #32]
  409864:	ldr	x0, [sp, #40]
  409868:	ldr	x0, [x0]
  40986c:	ldr	x0, [x0, #80]
  409870:	ldr	x2, [x0, #64]
  409874:	ldr	x1, [sp, #32]
  409878:	ldr	x0, [sp, #40]
  40987c:	blr	x2
  409880:	ldp	x29, x30, [sp], #48
  409884:	ret
  409888:	stp	x29, x30, [sp, #-96]!
  40988c:	mov	x29, sp
  409890:	stp	x19, x20, [sp, #16]
  409894:	str	x21, [sp, #32]
  409898:	str	x0, [sp, #56]
  40989c:	str	x1, [sp, #48]
  4098a0:	mov	x20, x2
  4098a4:	ldr	x0, [sp, #56]
  4098a8:	ldr	x0, [x0, #64]
  4098ac:	str	x0, [sp, #88]
  4098b0:	ldr	x0, [sp, #56]
  4098b4:	ldr	x0, [x0, #56]
  4098b8:	cmp	x20, x0
  4098bc:	b.ls	409940 <__fxstatat@plt+0x8020>  // b.plast
  4098c0:	add	x1, x20, #0x28
  4098c4:	ldr	x0, [sp, #56]
  4098c8:	str	x1, [x0, #56]
  4098cc:	ldr	x0, [sp, #56]
  4098d0:	ldr	x1, [x0, #56]
  4098d4:	mov	x0, #0x1fffffffffffffff    	// #2305843009213693951
  4098d8:	cmp	x1, x0
  4098dc:	b.hi	409910 <__fxstatat@plt+0x7ff0>  // b.pmore
  4098e0:	ldr	x0, [sp, #56]
  4098e4:	ldr	x2, [x0, #16]
  4098e8:	ldr	x0, [sp, #56]
  4098ec:	ldr	x0, [x0, #56]
  4098f0:	lsl	x0, x0, #3
  4098f4:	mov	x1, x0
  4098f8:	mov	x0, x2
  4098fc:	bl	4016f0 <realloc@plt>
  409900:	str	x0, [sp, #80]
  409904:	ldr	x0, [sp, #80]
  409908:	cmp	x0, #0x0
  40990c:	b.ne	409934 <__fxstatat@plt+0x8014>  // b.any
  409910:	ldr	x0, [sp, #56]
  409914:	ldr	x0, [x0, #16]
  409918:	bl	4017d0 <free@plt>
  40991c:	ldr	x0, [sp, #56]
  409920:	str	xzr, [x0, #16]
  409924:	ldr	x0, [sp, #56]
  409928:	str	xzr, [x0, #56]
  40992c:	ldr	x0, [sp, #48]
  409930:	b	4099bc <__fxstatat@plt+0x809c>
  409934:	ldr	x0, [sp, #56]
  409938:	ldr	x1, [sp, #80]
  40993c:	str	x1, [x0, #16]
  409940:	ldr	x0, [sp, #56]
  409944:	ldr	x19, [x0, #16]
  409948:	ldr	x21, [sp, #48]
  40994c:	b	409960 <__fxstatat@plt+0x8040>
  409950:	mov	x0, x19
  409954:	add	x19, x0, #0x8
  409958:	str	x21, [x0]
  40995c:	ldr	x21, [x21, #16]
  409960:	cmp	x21, #0x0
  409964:	b.ne	409950 <__fxstatat@plt+0x8030>  // b.any
  409968:	ldr	x0, [sp, #56]
  40996c:	ldr	x0, [x0, #16]
  409970:	ldr	x3, [sp, #88]
  409974:	mov	x2, #0x8                   	// #8
  409978:	mov	x1, x20
  40997c:	bl	401600 <qsort@plt>
  409980:	ldr	x0, [sp, #56]
  409984:	ldr	x19, [x0, #16]
  409988:	ldr	x0, [x19]
  40998c:	str	x0, [sp, #48]
  409990:	b	4099a4 <__fxstatat@plt+0x8084>
  409994:	ldr	x0, [x19]
  409998:	ldr	x1, [x19, #8]
  40999c:	str	x1, [x0, #16]
  4099a0:	add	x19, x19, #0x8
  4099a4:	sub	x20, x20, #0x1
  4099a8:	cmp	x20, #0x0
  4099ac:	b.ne	409994 <__fxstatat@plt+0x8074>  // b.any
  4099b0:	ldr	x0, [x19]
  4099b4:	str	xzr, [x0, #16]
  4099b8:	ldr	x0, [sp, #48]
  4099bc:	ldp	x19, x20, [sp, #16]
  4099c0:	ldr	x21, [sp, #32]
  4099c4:	ldp	x29, x30, [sp], #96
  4099c8:	ret
  4099cc:	stp	x29, x30, [sp, #-64]!
  4099d0:	mov	x29, sp
  4099d4:	stp	x19, x20, [sp, #16]
  4099d8:	str	x0, [sp, #40]
  4099dc:	str	x1, [sp, #32]
  4099e0:	mov	x20, x2
  4099e4:	add	x0, x20, #0x100
  4099e8:	and	x0, x0, #0xfffffffffffffff8
  4099ec:	str	x0, [sp, #56]
  4099f0:	ldr	x0, [sp, #56]
  4099f4:	bl	401660 <malloc@plt>
  4099f8:	mov	x19, x0
  4099fc:	cmp	x19, #0x0
  409a00:	b.ne	409a0c <__fxstatat@plt+0x80ec>  // b.any
  409a04:	mov	x0, #0x0                   	// #0
  409a08:	b	409a5c <__fxstatat@plt+0x813c>
  409a0c:	add	x0, x19, #0xf8
  409a10:	mov	x2, x20
  409a14:	ldr	x1, [sp, #32]
  409a18:	bl	401570 <memcpy@plt>
  409a1c:	add	x0, x19, x20
  409a20:	strb	wzr, [x0, #248]
  409a24:	str	x20, [x19, #96]
  409a28:	ldr	x0, [sp, #40]
  409a2c:	str	x0, [x19, #80]
  409a30:	ldr	x0, [sp, #40]
  409a34:	ldr	x0, [x0, #32]
  409a38:	str	x0, [x19, #56]
  409a3c:	str	wzr, [x19, #64]
  409a40:	str	xzr, [x19, #24]
  409a44:	strh	wzr, [x19, #110]
  409a48:	mov	w0, #0x3                   	// #3
  409a4c:	strh	w0, [x19, #112]
  409a50:	str	xzr, [x19, #32]
  409a54:	str	xzr, [x19, #40]
  409a58:	mov	x0, x19
  409a5c:	ldp	x19, x20, [sp, #16]
  409a60:	ldp	x29, x30, [sp], #64
  409a64:	ret
  409a68:	stp	x29, x30, [sp, #-32]!
  409a6c:	mov	x29, sp
  409a70:	stp	x19, x20, [sp, #16]
  409a74:	mov	x20, x0
  409a78:	b	409a9c <__fxstatat@plt+0x817c>
  409a7c:	ldr	x20, [x20, #16]
  409a80:	ldr	x0, [x19, #24]
  409a84:	cmp	x0, #0x0
  409a88:	b.eq	409a94 <__fxstatat@plt+0x8174>  // b.none
  409a8c:	ldr	x0, [x19, #24]
  409a90:	bl	401700 <closedir@plt>
  409a94:	mov	x0, x19
  409a98:	bl	4017d0 <free@plt>
  409a9c:	mov	x19, x20
  409aa0:	cmp	x19, #0x0
  409aa4:	b.ne	409a7c <__fxstatat@plt+0x815c>  // b.any
  409aa8:	nop
  409aac:	nop
  409ab0:	ldp	x19, x20, [sp, #16]
  409ab4:	ldp	x29, x30, [sp], #32
  409ab8:	ret
  409abc:	stp	x29, x30, [sp, #-48]!
  409ac0:	mov	x29, sp
  409ac4:	str	x0, [sp, #24]
  409ac8:	str	x1, [sp, #16]
  409acc:	ldr	x0, [sp, #24]
  409ad0:	ldr	x1, [x0, #48]
  409ad4:	ldr	x0, [sp, #16]
  409ad8:	add	x0, x1, x0
  409adc:	add	x0, x0, #0x100
  409ae0:	str	x0, [sp, #40]
  409ae4:	ldr	x0, [sp, #24]
  409ae8:	ldr	x0, [x0, #48]
  409aec:	ldr	x1, [sp, #40]
  409af0:	cmp	x1, x0
  409af4:	b.cs	409b24 <__fxstatat@plt+0x8204>  // b.hs, b.nlast
  409af8:	ldr	x0, [sp, #24]
  409afc:	ldr	x0, [x0, #32]
  409b00:	bl	4017d0 <free@plt>
  409b04:	ldr	x0, [sp, #24]
  409b08:	str	xzr, [x0, #32]
  409b0c:	bl	4018c0 <__errno_location@plt>
  409b10:	mov	x1, x0
  409b14:	mov	w0, #0x24                  	// #36
  409b18:	str	w0, [x1]
  409b1c:	mov	w0, #0x0                   	// #0
  409b20:	b	409b88 <__fxstatat@plt+0x8268>
  409b24:	ldr	x0, [sp, #24]
  409b28:	ldr	x1, [sp, #40]
  409b2c:	str	x1, [x0, #48]
  409b30:	ldr	x0, [sp, #24]
  409b34:	ldr	x2, [x0, #32]
  409b38:	ldr	x0, [sp, #24]
  409b3c:	ldr	x0, [x0, #48]
  409b40:	mov	x1, x0
  409b44:	mov	x0, x2
  409b48:	bl	4016f0 <realloc@plt>
  409b4c:	str	x0, [sp, #32]
  409b50:	ldr	x0, [sp, #32]
  409b54:	cmp	x0, #0x0
  409b58:	b.ne	409b78 <__fxstatat@plt+0x8258>  // b.any
  409b5c:	ldr	x0, [sp, #24]
  409b60:	ldr	x0, [x0, #32]
  409b64:	bl	4017d0 <free@plt>
  409b68:	ldr	x0, [sp, #24]
  409b6c:	str	xzr, [x0, #32]
  409b70:	mov	w0, #0x0                   	// #0
  409b74:	b	409b88 <__fxstatat@plt+0x8268>
  409b78:	ldr	x0, [sp, #24]
  409b7c:	ldr	x1, [sp, #32]
  409b80:	str	x1, [x0, #32]
  409b84:	mov	w0, #0x1                   	// #1
  409b88:	ldp	x29, x30, [sp], #48
  409b8c:	ret
  409b90:	sub	sp, sp, #0x20
  409b94:	str	x0, [sp, #8]
  409b98:	str	x1, [sp]
  409b9c:	ldr	x0, [sp, #8]
  409ba0:	ldr	x0, [x0, #32]
  409ba4:	str	x0, [sp, #16]
  409ba8:	ldr	x0, [sp, #8]
  409bac:	ldr	x0, [x0, #8]
  409bb0:	str	x0, [sp, #24]
  409bb4:	b	409c10 <__fxstatat@plt+0x82f0>
  409bb8:	ldr	x0, [sp, #24]
  409bbc:	ldr	x1, [x0, #48]
  409bc0:	ldr	x0, [sp, #24]
  409bc4:	add	x0, x0, #0xf8
  409bc8:	cmp	x1, x0
  409bcc:	b.eq	409bf8 <__fxstatat@plt+0x82d8>  // b.none
  409bd0:	ldr	x0, [sp, #24]
  409bd4:	ldr	x1, [x0, #48]
  409bd8:	ldr	x0, [sp, #24]
  409bdc:	ldr	x0, [x0, #56]
  409be0:	sub	x0, x1, x0
  409be4:	mov	x1, x0
  409be8:	ldr	x0, [sp, #16]
  409bec:	add	x1, x0, x1
  409bf0:	ldr	x0, [sp, #24]
  409bf4:	str	x1, [x0, #48]
  409bf8:	ldr	x0, [sp, #24]
  409bfc:	ldr	x1, [sp, #16]
  409c00:	str	x1, [x0, #56]
  409c04:	ldr	x0, [sp, #24]
  409c08:	ldr	x0, [x0, #16]
  409c0c:	str	x0, [sp, #24]
  409c10:	ldr	x0, [sp, #24]
  409c14:	cmp	x0, #0x0
  409c18:	b.ne	409bb8 <__fxstatat@plt+0x8298>  // b.any
  409c1c:	ldr	x0, [sp]
  409c20:	str	x0, [sp, #24]
  409c24:	b	409c9c <__fxstatat@plt+0x837c>
  409c28:	ldr	x0, [sp, #24]
  409c2c:	ldr	x1, [x0, #48]
  409c30:	ldr	x0, [sp, #24]
  409c34:	add	x0, x0, #0xf8
  409c38:	cmp	x1, x0
  409c3c:	b.eq	409c68 <__fxstatat@plt+0x8348>  // b.none
  409c40:	ldr	x0, [sp, #24]
  409c44:	ldr	x1, [x0, #48]
  409c48:	ldr	x0, [sp, #24]
  409c4c:	ldr	x0, [x0, #56]
  409c50:	sub	x0, x1, x0
  409c54:	mov	x1, x0
  409c58:	ldr	x0, [sp, #16]
  409c5c:	add	x1, x0, x1
  409c60:	ldr	x0, [sp, #24]
  409c64:	str	x1, [x0, #48]
  409c68:	ldr	x0, [sp, #24]
  409c6c:	ldr	x1, [sp, #16]
  409c70:	str	x1, [x0, #56]
  409c74:	ldr	x0, [sp, #24]
  409c78:	ldr	x0, [x0, #16]
  409c7c:	cmp	x0, #0x0
  409c80:	b.eq	409c90 <__fxstatat@plt+0x8370>  // b.none
  409c84:	ldr	x0, [sp, #24]
  409c88:	ldr	x0, [x0, #16]
  409c8c:	b	409c98 <__fxstatat@plt+0x8378>
  409c90:	ldr	x0, [sp, #24]
  409c94:	ldr	x0, [x0, #8]
  409c98:	str	x0, [sp, #24]
  409c9c:	ldr	x0, [sp, #24]
  409ca0:	ldr	x0, [x0, #88]
  409ca4:	cmp	x0, #0x0
  409ca8:	b.ge	409c28 <__fxstatat@plt+0x8308>  // b.tcont
  409cac:	nop
  409cb0:	nop
  409cb4:	add	sp, sp, #0x20
  409cb8:	ret
  409cbc:	stp	x29, x30, [sp, #-48]!
  409cc0:	mov	x29, sp
  409cc4:	str	x0, [sp, #24]
  409cc8:	str	xzr, [sp, #40]
  409ccc:	b	409d04 <__fxstatat@plt+0x83e4>
  409cd0:	ldr	x0, [sp, #24]
  409cd4:	ldr	x0, [x0]
  409cd8:	bl	4015a0 <strlen@plt>
  409cdc:	str	x0, [sp, #32]
  409ce0:	ldr	x1, [sp, #32]
  409ce4:	ldr	x0, [sp, #40]
  409ce8:	cmp	x1, x0
  409cec:	b.ls	409cf8 <__fxstatat@plt+0x83d8>  // b.plast
  409cf0:	ldr	x0, [sp, #32]
  409cf4:	str	x0, [sp, #40]
  409cf8:	ldr	x0, [sp, #24]
  409cfc:	add	x0, x0, #0x8
  409d00:	str	x0, [sp, #24]
  409d04:	ldr	x0, [sp, #24]
  409d08:	ldr	x0, [x0]
  409d0c:	cmp	x0, #0x0
  409d10:	b.ne	409cd0 <__fxstatat@plt+0x83b0>  // b.any
  409d14:	ldr	x0, [sp, #40]
  409d18:	add	x0, x0, #0x1
  409d1c:	ldp	x29, x30, [sp], #48
  409d20:	ret
  409d24:	stp	x29, x30, [sp, #-208]!
  409d28:	mov	x29, sp
  409d2c:	str	x0, [sp, #40]
  409d30:	str	x1, [sp, #32]
  409d34:	str	w2, [sp, #28]
  409d38:	str	x3, [sp, #16]
  409d3c:	ldr	x0, [sp, #16]
  409d40:	cmp	x0, #0x0
  409d44:	b.eq	409d68 <__fxstatat@plt+0x8448>  // b.none
  409d48:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  409d4c:	add	x1, x0, #0x288
  409d50:	ldr	x0, [sp, #16]
  409d54:	bl	4017a0 <strcmp@plt>
  409d58:	cmp	w0, #0x0
  409d5c:	b.ne	409d68 <__fxstatat@plt+0x8448>  // b.any
  409d60:	mov	w0, #0x1                   	// #1
  409d64:	b	409d6c <__fxstatat@plt+0x844c>
  409d68:	mov	w0, #0x0                   	// #0
  409d6c:	strb	w0, [sp, #203]
  409d70:	ldrb	w0, [sp, #203]
  409d74:	and	w0, w0, #0x1
  409d78:	strb	w0, [sp, #203]
  409d7c:	ldr	x0, [sp, #40]
  409d80:	ldr	w0, [x0, #72]
  409d84:	and	w0, w0, #0x4
  409d88:	cmp	w0, #0x0
  409d8c:	b.eq	409dc0 <__fxstatat@plt+0x84a0>  // b.none
  409d90:	ldr	x0, [sp, #40]
  409d94:	ldr	w0, [x0, #72]
  409d98:	and	w0, w0, #0x200
  409d9c:	cmp	w0, #0x0
  409da0:	b.eq	409db8 <__fxstatat@plt+0x8498>  // b.none
  409da4:	ldr	w0, [sp, #28]
  409da8:	cmp	w0, #0x0
  409dac:	b.lt	409db8 <__fxstatat@plt+0x8498>  // b.tstop
  409db0:	ldr	w0, [sp, #28]
  409db4:	bl	401710 <close@plt>
  409db8:	mov	w0, #0x0                   	// #0
  409dbc:	b	409fa0 <__fxstatat@plt+0x8680>
  409dc0:	ldr	w0, [sp, #28]
  409dc4:	cmp	w0, #0x0
  409dc8:	b.ge	409e3c <__fxstatat@plt+0x851c>  // b.tcont
  409dcc:	ldrb	w0, [sp, #203]
  409dd0:	cmp	w0, #0x0
  409dd4:	b.eq	409e3c <__fxstatat@plt+0x851c>  // b.none
  409dd8:	ldr	x0, [sp, #40]
  409ddc:	ldr	w0, [x0, #72]
  409de0:	and	w0, w0, #0x200
  409de4:	cmp	w0, #0x0
  409de8:	b.eq	409e3c <__fxstatat@plt+0x851c>  // b.none
  409dec:	ldr	x0, [sp, #40]
  409df0:	add	x0, x0, #0x60
  409df4:	bl	40bd98 <__fxstatat@plt+0xa478>
  409df8:	and	w0, w0, #0xff
  409dfc:	eor	w0, w0, #0x1
  409e00:	and	w0, w0, #0xff
  409e04:	cmp	w0, #0x0
  409e08:	b.eq	409e3c <__fxstatat@plt+0x851c>  // b.none
  409e0c:	ldr	x0, [sp, #40]
  409e10:	add	x0, x0, #0x60
  409e14:	bl	40be5c <__fxstatat@plt+0xa53c>
  409e18:	str	w0, [sp, #192]
  409e1c:	mov	w0, #0x1                   	// #1
  409e20:	strb	w0, [sp, #203]
  409e24:	ldr	w0, [sp, #192]
  409e28:	cmp	w0, #0x0
  409e2c:	b.lt	409e3c <__fxstatat@plt+0x851c>  // b.tstop
  409e30:	ldr	w0, [sp, #192]
  409e34:	str	w0, [sp, #28]
  409e38:	str	xzr, [sp, #16]
  409e3c:	ldr	w0, [sp, #28]
  409e40:	str	w0, [sp, #196]
  409e44:	ldr	w0, [sp, #28]
  409e48:	cmp	w0, #0x0
  409e4c:	b.ge	409e74 <__fxstatat@plt+0x8554>  // b.tcont
  409e50:	ldr	x1, [sp, #16]
  409e54:	ldr	x0, [sp, #40]
  409e58:	bl	407570 <__fxstatat@plt+0x5c50>
  409e5c:	str	w0, [sp, #196]
  409e60:	ldr	w0, [sp, #196]
  409e64:	cmp	w0, #0x0
  409e68:	b.ge	409e74 <__fxstatat@plt+0x8554>  // b.tcont
  409e6c:	mov	w0, #0xffffffff            	// #-1
  409e70:	b	409fa0 <__fxstatat@plt+0x8680>
  409e74:	ldr	x0, [sp, #40]
  409e78:	ldr	w0, [x0, #72]
  409e7c:	and	w0, w0, #0x2
  409e80:	cmp	w0, #0x0
  409e84:	b.ne	409eac <__fxstatat@plt+0x858c>  // b.any
  409e88:	ldr	x0, [sp, #16]
  409e8c:	cmp	x0, #0x0
  409e90:	b.eq	409f14 <__fxstatat@plt+0x85f4>  // b.none
  409e94:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  409e98:	add	x1, x0, #0x288
  409e9c:	ldr	x0, [sp, #16]
  409ea0:	bl	4017a0 <strcmp@plt>
  409ea4:	cmp	w0, #0x0
  409ea8:	b.ne	409f14 <__fxstatat@plt+0x85f4>  // b.any
  409eac:	add	x0, sp, #0x38
  409eb0:	mov	x1, x0
  409eb4:	ldr	w0, [sp, #196]
  409eb8:	bl	40cea0 <__fxstatat@plt+0xb580>
  409ebc:	cmp	w0, #0x0
  409ec0:	b.eq	409ed0 <__fxstatat@plt+0x85b0>  // b.none
  409ec4:	mov	w0, #0xffffffff            	// #-1
  409ec8:	str	w0, [sp, #204]
  409ecc:	b	409f6c <__fxstatat@plt+0x864c>
  409ed0:	ldr	x0, [sp, #32]
  409ed4:	ldr	x1, [x0, #120]
  409ed8:	ldr	x0, [sp, #56]
  409edc:	cmp	x1, x0
  409ee0:	b.ne	409ef8 <__fxstatat@plt+0x85d8>  // b.any
  409ee4:	ldr	x0, [sp, #32]
  409ee8:	ldr	x1, [x0, #128]
  409eec:	ldr	x0, [sp, #64]
  409ef0:	cmp	x1, x0
  409ef4:	b.eq	409f14 <__fxstatat@plt+0x85f4>  // b.none
  409ef8:	bl	4018c0 <__errno_location@plt>
  409efc:	mov	x1, x0
  409f00:	mov	w0, #0x2                   	// #2
  409f04:	str	w0, [x1]
  409f08:	mov	w0, #0xffffffff            	// #-1
  409f0c:	str	w0, [sp, #204]
  409f10:	b	409f6c <__fxstatat@plt+0x864c>
  409f14:	ldr	x0, [sp, #40]
  409f18:	ldr	w0, [x0, #72]
  409f1c:	and	w0, w0, #0x200
  409f20:	cmp	w0, #0x0
  409f24:	b.eq	409f60 <__fxstatat@plt+0x8640>  // b.none
  409f28:	ldrb	w0, [sp, #203]
  409f2c:	cmp	w0, #0x0
  409f30:	cset	w0, ne  // ne = any
  409f34:	and	w0, w0, #0xff
  409f38:	eor	w0, w0, #0x1
  409f3c:	and	w0, w0, #0xff
  409f40:	and	w0, w0, #0x1
  409f44:	and	w0, w0, #0xff
  409f48:	mov	w2, w0
  409f4c:	ldr	w1, [sp, #196]
  409f50:	ldr	x0, [sp, #40]
  409f54:	bl	4073f4 <__fxstatat@plt+0x5ad4>
  409f58:	mov	w0, #0x0                   	// #0
  409f5c:	b	409fa0 <__fxstatat@plt+0x8680>
  409f60:	ldr	w0, [sp, #196]
  409f64:	bl	4015d0 <fchdir@plt>
  409f68:	str	w0, [sp, #204]
  409f6c:	ldr	w0, [sp, #28]
  409f70:	cmp	w0, #0x0
  409f74:	b.ge	409f9c <__fxstatat@plt+0x867c>  // b.tcont
  409f78:	bl	4018c0 <__errno_location@plt>
  409f7c:	ldr	w0, [x0]
  409f80:	str	w0, [sp, #188]
  409f84:	ldr	w0, [sp, #196]
  409f88:	bl	401710 <close@plt>
  409f8c:	bl	4018c0 <__errno_location@plt>
  409f90:	mov	x1, x0
  409f94:	ldr	w0, [sp, #188]
  409f98:	str	w0, [x1]
  409f9c:	ldr	w0, [sp, #204]
  409fa0:	ldp	x29, x30, [sp], #208
  409fa4:	ret
  409fa8:	stp	x29, x30, [sp, #-64]!
  409fac:	mov	x29, sp
  409fb0:	str	x0, [sp, #40]
  409fb4:	str	x1, [sp, #32]
  409fb8:	str	x2, [sp, #24]
  409fbc:	str	x3, [sp, #16]
  409fc0:	ldr	x0, [sp, #40]
  409fc4:	cmp	x0, #0x0
  409fc8:	b.ne	409fd4 <__fxstatat@plt+0x86b4>  // b.any
  409fcc:	add	x0, sp, #0x30
  409fd0:	str	x0, [sp, #40]
  409fd4:	ldr	x3, [sp, #16]
  409fd8:	ldr	x2, [sp, #24]
  409fdc:	ldr	x1, [sp, #32]
  409fe0:	ldr	x0, [sp, #40]
  409fe4:	bl	401560 <mbrtowc@plt>
  409fe8:	str	x0, [sp, #56]
  409fec:	ldr	x0, [sp, #56]
  409ff0:	cmn	x0, #0x3
  409ff4:	b.ls	40a040 <__fxstatat@plt+0x8720>  // b.plast
  409ff8:	ldr	x0, [sp, #24]
  409ffc:	cmp	x0, #0x0
  40a000:	b.eq	40a040 <__fxstatat@plt+0x8720>  // b.none
  40a004:	mov	w0, #0x0                   	// #0
  40a008:	bl	40a3d0 <__fxstatat@plt+0x8ab0>
  40a00c:	and	w0, w0, #0xff
  40a010:	eor	w0, w0, #0x1
  40a014:	and	w0, w0, #0xff
  40a018:	cmp	w0, #0x0
  40a01c:	b.eq	40a040 <__fxstatat@plt+0x8720>  // b.none
  40a020:	ldr	x0, [sp, #32]
  40a024:	ldrb	w0, [x0]
  40a028:	strb	w0, [sp, #55]
  40a02c:	ldrb	w1, [sp, #55]
  40a030:	ldr	x0, [sp, #40]
  40a034:	str	w1, [x0]
  40a038:	mov	x0, #0x1                   	// #1
  40a03c:	b	40a044 <__fxstatat@plt+0x8724>
  40a040:	ldr	x0, [sp, #56]
  40a044:	ldp	x29, x30, [sp], #64
  40a048:	ret
  40a04c:	stp	x29, x30, [sp, #-64]!
  40a050:	mov	x29, sp
  40a054:	stp	x19, x20, [sp, #16]
  40a058:	str	x0, [sp, #40]
  40a05c:	str	x1, [sp, #32]
  40a060:	ldr	x20, [sp, #40]
  40a064:	ldr	x19, [sp, #32]
  40a068:	cmp	x20, x19
  40a06c:	b.ne	40a078 <__fxstatat@plt+0x8758>  // b.any
  40a070:	mov	w0, #0x0                   	// #0
  40a074:	b	40a0c8 <__fxstatat@plt+0x87a8>
  40a078:	ldrb	w0, [x20]
  40a07c:	bl	40cd70 <__fxstatat@plt+0xb450>
  40a080:	strb	w0, [sp, #63]
  40a084:	ldrb	w0, [x19]
  40a088:	bl	40cd70 <__fxstatat@plt+0xb450>
  40a08c:	strb	w0, [sp, #62]
  40a090:	ldrb	w0, [sp, #63]
  40a094:	cmp	w0, #0x0
  40a098:	b.eq	40a0b8 <__fxstatat@plt+0x8798>  // b.none
  40a09c:	add	x20, x20, #0x1
  40a0a0:	add	x19, x19, #0x1
  40a0a4:	ldrb	w1, [sp, #63]
  40a0a8:	ldrb	w0, [sp, #62]
  40a0ac:	cmp	w1, w0
  40a0b0:	b.eq	40a078 <__fxstatat@plt+0x8758>  // b.none
  40a0b4:	b	40a0bc <__fxstatat@plt+0x879c>
  40a0b8:	nop
  40a0bc:	ldrb	w1, [sp, #63]
  40a0c0:	ldrb	w0, [sp, #62]
  40a0c4:	sub	w0, w1, w0
  40a0c8:	ldp	x19, x20, [sp, #16]
  40a0cc:	ldp	x29, x30, [sp], #64
  40a0d0:	ret
  40a0d4:	stp	x29, x30, [sp, #-48]!
  40a0d8:	mov	x29, sp
  40a0dc:	str	x0, [sp, #24]
  40a0e0:	ldr	x0, [sp, #24]
  40a0e4:	bl	401620 <__fpending@plt>
  40a0e8:	cmp	x0, #0x0
  40a0ec:	cset	w0, ne  // ne = any
  40a0f0:	strb	w0, [sp, #47]
  40a0f4:	ldr	x0, [sp, #24]
  40a0f8:	bl	4015e0 <ferror_unlocked@plt>
  40a0fc:	cmp	w0, #0x0
  40a100:	cset	w0, ne  // ne = any
  40a104:	strb	w0, [sp, #46]
  40a108:	ldr	x0, [sp, #24]
  40a10c:	bl	40c164 <__fxstatat@plt+0xa844>
  40a110:	cmp	w0, #0x0
  40a114:	cset	w0, ne  // ne = any
  40a118:	strb	w0, [sp, #45]
  40a11c:	ldrb	w0, [sp, #46]
  40a120:	cmp	w0, #0x0
  40a124:	b.ne	40a150 <__fxstatat@plt+0x8830>  // b.any
  40a128:	ldrb	w0, [sp, #45]
  40a12c:	cmp	w0, #0x0
  40a130:	b.eq	40a174 <__fxstatat@plt+0x8854>  // b.none
  40a134:	ldrb	w0, [sp, #47]
  40a138:	cmp	w0, #0x0
  40a13c:	b.ne	40a150 <__fxstatat@plt+0x8830>  // b.any
  40a140:	bl	4018c0 <__errno_location@plt>
  40a144:	ldr	w0, [x0]
  40a148:	cmp	w0, #0x9
  40a14c:	b.eq	40a174 <__fxstatat@plt+0x8854>  // b.none
  40a150:	ldrb	w0, [sp, #45]
  40a154:	eor	w0, w0, #0x1
  40a158:	and	w0, w0, #0xff
  40a15c:	cmp	w0, #0x0
  40a160:	b.eq	40a16c <__fxstatat@plt+0x884c>  // b.none
  40a164:	bl	4018c0 <__errno_location@plt>
  40a168:	str	wzr, [x0]
  40a16c:	mov	w0, #0xffffffff            	// #-1
  40a170:	b	40a178 <__fxstatat@plt+0x8858>
  40a174:	mov	w0, #0x0                   	// #0
  40a178:	ldp	x29, x30, [sp], #48
  40a17c:	ret
  40a180:	sub	sp, sp, #0x10
  40a184:	str	x0, [sp, #8]
  40a188:	ldr	x0, [sp, #8]
  40a18c:	sub	x1, x0, #0x1
  40a190:	ldr	x0, [sp, #8]
  40a194:	and	x0, x1, x0
  40a198:	cmp	x0, #0x0
  40a19c:	cset	w0, eq  // eq = none
  40a1a0:	and	w0, w0, #0xff
  40a1a4:	add	sp, sp, #0x10
  40a1a8:	ret
  40a1ac:	sub	sp, sp, #0x10
  40a1b0:	str	x0, [sp, #8]
  40a1b4:	ldr	x0, [sp, #8]
  40a1b8:	str	xzr, [x0, #16]
  40a1bc:	ldr	x0, [sp, #8]
  40a1c0:	mov	w1, #0xf616                	// #62998
  40a1c4:	movk	w1, #0x95, lsl #16
  40a1c8:	str	w1, [x0, #24]
  40a1cc:	nop
  40a1d0:	add	sp, sp, #0x10
  40a1d4:	ret
  40a1d8:	stp	x29, x30, [sp, #-32]!
  40a1dc:	mov	x29, sp
  40a1e0:	str	x0, [sp, #24]
  40a1e4:	str	x1, [sp, #16]
  40a1e8:	ldr	x0, [sp, #24]
  40a1ec:	ldr	w1, [x0, #24]
  40a1f0:	mov	w0, #0xf616                	// #62998
  40a1f4:	movk	w0, #0x95, lsl #16
  40a1f8:	cmp	w1, w0
  40a1fc:	b.eq	40a220 <__fxstatat@plt+0x8900>  // b.none
  40a200:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  40a204:	add	x3, x0, #0x2c0
  40a208:	mov	w2, #0x3c                  	// #60
  40a20c:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  40a210:	add	x1, x0, #0x290
  40a214:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  40a218:	add	x0, x0, #0x2a8
  40a21c:	bl	4018b0 <__assert_fail@plt>
  40a220:	ldr	x0, [sp, #24]
  40a224:	ldr	x0, [x0, #16]
  40a228:	cmp	x0, #0x0
  40a22c:	b.eq	40a268 <__fxstatat@plt+0x8948>  // b.none
  40a230:	ldr	x0, [sp, #16]
  40a234:	ldr	x1, [x0, #8]
  40a238:	ldr	x0, [sp, #24]
  40a23c:	ldr	x0, [x0]
  40a240:	cmp	x1, x0
  40a244:	b.ne	40a268 <__fxstatat@plt+0x8948>  // b.any
  40a248:	ldr	x0, [sp, #16]
  40a24c:	ldr	x1, [x0]
  40a250:	ldr	x0, [sp, #24]
  40a254:	ldr	x0, [x0, #8]
  40a258:	cmp	x1, x0
  40a25c:	b.ne	40a268 <__fxstatat@plt+0x8948>  // b.any
  40a260:	mov	w0, #0x1                   	// #1
  40a264:	b	40a2d0 <__fxstatat@plt+0x89b0>
  40a268:	ldr	x0, [sp, #24]
  40a26c:	ldr	x0, [x0, #16]
  40a270:	add	x1, x0, #0x1
  40a274:	ldr	x0, [sp, #24]
  40a278:	str	x1, [x0, #16]
  40a27c:	ldr	x0, [sp, #24]
  40a280:	ldr	x0, [x0, #16]
  40a284:	bl	40a180 <__fxstatat@plt+0x8860>
  40a288:	and	w0, w0, #0xff
  40a28c:	cmp	w0, #0x0
  40a290:	b.eq	40a2cc <__fxstatat@plt+0x89ac>  // b.none
  40a294:	ldr	x0, [sp, #24]
  40a298:	ldr	x0, [x0, #16]
  40a29c:	cmp	x0, #0x0
  40a2a0:	b.ne	40a2ac <__fxstatat@plt+0x898c>  // b.any
  40a2a4:	mov	w0, #0x1                   	// #1
  40a2a8:	b	40a2d0 <__fxstatat@plt+0x89b0>
  40a2ac:	ldr	x0, [sp, #16]
  40a2b0:	ldr	x1, [x0]
  40a2b4:	ldr	x0, [sp, #24]
  40a2b8:	str	x1, [x0, #8]
  40a2bc:	ldr	x0, [sp, #16]
  40a2c0:	ldr	x1, [x0, #8]
  40a2c4:	ldr	x0, [sp, #24]
  40a2c8:	str	x1, [x0]
  40a2cc:	mov	w0, #0x0                   	// #0
  40a2d0:	ldp	x29, x30, [sp], #32
  40a2d4:	ret
  40a2d8:	stp	x29, x30, [sp, #-256]!
  40a2dc:	mov	x29, sp
  40a2e0:	str	x0, [sp, #24]
  40a2e4:	str	w1, [sp, #20]
  40a2e8:	str	x2, [sp, #208]
  40a2ec:	str	x3, [sp, #216]
  40a2f0:	str	x4, [sp, #224]
  40a2f4:	str	x5, [sp, #232]
  40a2f8:	str	x6, [sp, #240]
  40a2fc:	str	x7, [sp, #248]
  40a300:	str	q0, [sp, #80]
  40a304:	str	q1, [sp, #96]
  40a308:	str	q2, [sp, #112]
  40a30c:	str	q3, [sp, #128]
  40a310:	str	q4, [sp, #144]
  40a314:	str	q5, [sp, #160]
  40a318:	str	q6, [sp, #176]
  40a31c:	str	q7, [sp, #192]
  40a320:	str	wzr, [sp, #76]
  40a324:	ldr	w0, [sp, #20]
  40a328:	and	w0, w0, #0x40
  40a32c:	cmp	w0, #0x0
  40a330:	b.eq	40a3b4 <__fxstatat@plt+0x8a94>  // b.none
  40a334:	add	x0, sp, #0x100
  40a338:	str	x0, [sp, #40]
  40a33c:	add	x0, sp, #0x100
  40a340:	str	x0, [sp, #48]
  40a344:	add	x0, sp, #0xd0
  40a348:	str	x0, [sp, #56]
  40a34c:	mov	w0, #0xffffffd0            	// #-48
  40a350:	str	w0, [sp, #64]
  40a354:	mov	w0, #0xffffff80            	// #-128
  40a358:	str	w0, [sp, #68]
  40a35c:	ldr	w1, [sp, #64]
  40a360:	ldr	x0, [sp, #40]
  40a364:	cmp	w1, #0x0
  40a368:	b.lt	40a37c <__fxstatat@plt+0x8a5c>  // b.tstop
  40a36c:	add	x1, x0, #0xb
  40a370:	and	x1, x1, #0xfffffffffffffff8
  40a374:	str	x1, [sp, #40]
  40a378:	b	40a3ac <__fxstatat@plt+0x8a8c>
  40a37c:	add	w2, w1, #0x8
  40a380:	str	w2, [sp, #64]
  40a384:	ldr	w2, [sp, #64]
  40a388:	cmp	w2, #0x0
  40a38c:	b.le	40a3a0 <__fxstatat@plt+0x8a80>
  40a390:	add	x1, x0, #0xb
  40a394:	and	x1, x1, #0xfffffffffffffff8
  40a398:	str	x1, [sp, #40]
  40a39c:	b	40a3ac <__fxstatat@plt+0x8a8c>
  40a3a0:	ldr	x2, [sp, #48]
  40a3a4:	sxtw	x0, w1
  40a3a8:	add	x0, x2, x0
  40a3ac:	ldr	w0, [x0]
  40a3b0:	str	w0, [sp, #76]
  40a3b4:	ldr	w2, [sp, #76]
  40a3b8:	ldr	w1, [sp, #20]
  40a3bc:	ldr	x0, [sp, #24]
  40a3c0:	bl	401670 <open@plt>
  40a3c4:	bl	40c0fc <__fxstatat@plt+0xa7dc>
  40a3c8:	ldp	x29, x30, [sp], #256
  40a3cc:	ret
  40a3d0:	stp	x29, x30, [sp, #-48]!
  40a3d4:	mov	x29, sp
  40a3d8:	str	w0, [sp, #28]
  40a3dc:	mov	w0, #0x1                   	// #1
  40a3e0:	strb	w0, [sp, #47]
  40a3e4:	mov	x1, #0x0                   	// #0
  40a3e8:	ldr	w0, [sp, #28]
  40a3ec:	bl	401910 <setlocale@plt>
  40a3f0:	str	x0, [sp, #32]
  40a3f4:	ldr	x0, [sp, #32]
  40a3f8:	cmp	x0, #0x0
  40a3fc:	b.eq	40a434 <__fxstatat@plt+0x8b14>  // b.none
  40a400:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  40a404:	add	x1, x0, #0x2d0
  40a408:	ldr	x0, [sp, #32]
  40a40c:	bl	4017a0 <strcmp@plt>
  40a410:	cmp	w0, #0x0
  40a414:	b.eq	40a430 <__fxstatat@plt+0x8b10>  // b.none
  40a418:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  40a41c:	add	x1, x0, #0x2d8
  40a420:	ldr	x0, [sp, #32]
  40a424:	bl	4017a0 <strcmp@plt>
  40a428:	cmp	w0, #0x0
  40a42c:	b.ne	40a434 <__fxstatat@plt+0x8b14>  // b.any
  40a430:	strb	wzr, [sp, #47]
  40a434:	ldrb	w0, [sp, #47]
  40a438:	ldp	x29, x30, [sp], #48
  40a43c:	ret
  40a440:	sub	sp, sp, #0x10
  40a444:	str	x0, [sp, #8]
  40a448:	ldr	x0, [sp, #8]
  40a44c:	ldr	x0, [x0, #16]
  40a450:	add	sp, sp, #0x10
  40a454:	ret
  40a458:	sub	sp, sp, #0x10
  40a45c:	str	x0, [sp, #8]
  40a460:	ldr	x0, [sp, #8]
  40a464:	ldr	x0, [x0, #24]
  40a468:	add	sp, sp, #0x10
  40a46c:	ret
  40a470:	sub	sp, sp, #0x10
  40a474:	str	x0, [sp, #8]
  40a478:	ldr	x0, [sp, #8]
  40a47c:	ldr	x0, [x0, #32]
  40a480:	add	sp, sp, #0x10
  40a484:	ret
  40a488:	sub	sp, sp, #0x30
  40a48c:	str	x0, [sp, #8]
  40a490:	str	xzr, [sp, #32]
  40a494:	ldr	x0, [sp, #8]
  40a498:	ldr	x0, [x0]
  40a49c:	str	x0, [sp, #40]
  40a4a0:	b	40a510 <__fxstatat@plt+0x8bf0>
  40a4a4:	ldr	x0, [sp, #40]
  40a4a8:	ldr	x0, [x0]
  40a4ac:	cmp	x0, #0x0
  40a4b0:	b.eq	40a504 <__fxstatat@plt+0x8be4>  // b.none
  40a4b4:	ldr	x0, [sp, #40]
  40a4b8:	str	x0, [sp, #24]
  40a4bc:	mov	x0, #0x1                   	// #1
  40a4c0:	str	x0, [sp, #16]
  40a4c4:	b	40a4d4 <__fxstatat@plt+0x8bb4>
  40a4c8:	ldr	x0, [sp, #16]
  40a4cc:	add	x0, x0, #0x1
  40a4d0:	str	x0, [sp, #16]
  40a4d4:	ldr	x0, [sp, #24]
  40a4d8:	ldr	x0, [x0, #8]
  40a4dc:	str	x0, [sp, #24]
  40a4e0:	ldr	x0, [sp, #24]
  40a4e4:	cmp	x0, #0x0
  40a4e8:	b.ne	40a4c8 <__fxstatat@plt+0x8ba8>  // b.any
  40a4ec:	ldr	x1, [sp, #16]
  40a4f0:	ldr	x0, [sp, #32]
  40a4f4:	cmp	x1, x0
  40a4f8:	b.ls	40a504 <__fxstatat@plt+0x8be4>  // b.plast
  40a4fc:	ldr	x0, [sp, #16]
  40a500:	str	x0, [sp, #32]
  40a504:	ldr	x0, [sp, #40]
  40a508:	add	x0, x0, #0x10
  40a50c:	str	x0, [sp, #40]
  40a510:	ldr	x0, [sp, #8]
  40a514:	ldr	x0, [x0, #8]
  40a518:	ldr	x1, [sp, #40]
  40a51c:	cmp	x1, x0
  40a520:	b.cc	40a4a4 <__fxstatat@plt+0x8b84>  // b.lo, b.ul, b.last
  40a524:	ldr	x0, [sp, #32]
  40a528:	add	sp, sp, #0x30
  40a52c:	ret
  40a530:	sub	sp, sp, #0x30
  40a534:	str	x0, [sp, #8]
  40a538:	str	xzr, [sp, #32]
  40a53c:	str	xzr, [sp, #24]
  40a540:	ldr	x0, [sp, #8]
  40a544:	ldr	x0, [x0]
  40a548:	str	x0, [sp, #40]
  40a54c:	b	40a5b4 <__fxstatat@plt+0x8c94>
  40a550:	ldr	x0, [sp, #40]
  40a554:	ldr	x0, [x0]
  40a558:	cmp	x0, #0x0
  40a55c:	b.eq	40a5a8 <__fxstatat@plt+0x8c88>  // b.none
  40a560:	ldr	x0, [sp, #40]
  40a564:	str	x0, [sp, #16]
  40a568:	ldr	x0, [sp, #32]
  40a56c:	add	x0, x0, #0x1
  40a570:	str	x0, [sp, #32]
  40a574:	ldr	x0, [sp, #24]
  40a578:	add	x0, x0, #0x1
  40a57c:	str	x0, [sp, #24]
  40a580:	b	40a590 <__fxstatat@plt+0x8c70>
  40a584:	ldr	x0, [sp, #24]
  40a588:	add	x0, x0, #0x1
  40a58c:	str	x0, [sp, #24]
  40a590:	ldr	x0, [sp, #16]
  40a594:	ldr	x0, [x0, #8]
  40a598:	str	x0, [sp, #16]
  40a59c:	ldr	x0, [sp, #16]
  40a5a0:	cmp	x0, #0x0
  40a5a4:	b.ne	40a584 <__fxstatat@plt+0x8c64>  // b.any
  40a5a8:	ldr	x0, [sp, #40]
  40a5ac:	add	x0, x0, #0x10
  40a5b0:	str	x0, [sp, #40]
  40a5b4:	ldr	x0, [sp, #8]
  40a5b8:	ldr	x0, [x0, #8]
  40a5bc:	ldr	x1, [sp, #40]
  40a5c0:	cmp	x1, x0
  40a5c4:	b.cc	40a550 <__fxstatat@plt+0x8c30>  // b.lo, b.ul, b.last
  40a5c8:	ldr	x0, [sp, #8]
  40a5cc:	ldr	x0, [x0, #24]
  40a5d0:	ldr	x1, [sp, #32]
  40a5d4:	cmp	x1, x0
  40a5d8:	b.ne	40a5f8 <__fxstatat@plt+0x8cd8>  // b.any
  40a5dc:	ldr	x0, [sp, #8]
  40a5e0:	ldr	x0, [x0, #32]
  40a5e4:	ldr	x1, [sp, #24]
  40a5e8:	cmp	x1, x0
  40a5ec:	b.ne	40a5f8 <__fxstatat@plt+0x8cd8>  // b.any
  40a5f0:	mov	w0, #0x1                   	// #1
  40a5f4:	b	40a5fc <__fxstatat@plt+0x8cdc>
  40a5f8:	mov	w0, #0x0                   	// #0
  40a5fc:	add	sp, sp, #0x30
  40a600:	ret
  40a604:	stp	x29, x30, [sp, #-64]!
  40a608:	mov	x29, sp
  40a60c:	str	x0, [sp, #24]
  40a610:	str	x1, [sp, #16]
  40a614:	ldr	x0, [sp, #24]
  40a618:	bl	40a470 <__fxstatat@plt+0x8b50>
  40a61c:	str	x0, [sp, #56]
  40a620:	ldr	x0, [sp, #24]
  40a624:	bl	40a440 <__fxstatat@plt+0x8b20>
  40a628:	str	x0, [sp, #48]
  40a62c:	ldr	x0, [sp, #24]
  40a630:	bl	40a458 <__fxstatat@plt+0x8b38>
  40a634:	str	x0, [sp, #40]
  40a638:	ldr	x0, [sp, #24]
  40a63c:	bl	40a488 <__fxstatat@plt+0x8b68>
  40a640:	str	x0, [sp, #32]
  40a644:	ldr	x2, [sp, #56]
  40a648:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  40a64c:	add	x1, x0, #0x2f8
  40a650:	ldr	x0, [sp, #16]
  40a654:	bl	401900 <fprintf@plt>
  40a658:	ldr	x2, [sp, #48]
  40a65c:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  40a660:	add	x1, x0, #0x310
  40a664:	ldr	x0, [sp, #16]
  40a668:	bl	401900 <fprintf@plt>
  40a66c:	ldr	d0, [sp, #40]
  40a670:	ucvtf	d0, d0
  40a674:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  40a678:	fmov	d1, x0
  40a67c:	fmul	d1, d0, d1
  40a680:	ldr	d0, [sp, #48]
  40a684:	ucvtf	d0, d0
  40a688:	fdiv	d0, d1, d0
  40a68c:	ldr	x2, [sp, #40]
  40a690:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  40a694:	add	x1, x0, #0x328
  40a698:	ldr	x0, [sp, #16]
  40a69c:	bl	401900 <fprintf@plt>
  40a6a0:	ldr	x2, [sp, #32]
  40a6a4:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  40a6a8:	add	x1, x0, #0x350
  40a6ac:	ldr	x0, [sp, #16]
  40a6b0:	bl	401900 <fprintf@plt>
  40a6b4:	nop
  40a6b8:	ldp	x29, x30, [sp], #64
  40a6bc:	ret
  40a6c0:	stp	x29, x30, [sp, #-48]!
  40a6c4:	mov	x29, sp
  40a6c8:	str	x0, [sp, #24]
  40a6cc:	str	x1, [sp, #16]
  40a6d0:	ldr	x0, [sp, #24]
  40a6d4:	ldr	x2, [x0, #48]
  40a6d8:	ldr	x0, [sp, #24]
  40a6dc:	ldr	x0, [x0, #16]
  40a6e0:	mov	x1, x0
  40a6e4:	ldr	x0, [sp, #16]
  40a6e8:	blr	x2
  40a6ec:	str	x0, [sp, #40]
  40a6f0:	ldr	x0, [sp, #24]
  40a6f4:	ldr	x0, [x0, #16]
  40a6f8:	ldr	x1, [sp, #40]
  40a6fc:	cmp	x1, x0
  40a700:	b.cc	40a708 <__fxstatat@plt+0x8de8>  // b.lo, b.ul, b.last
  40a704:	bl	401750 <abort@plt>
  40a708:	ldr	x0, [sp, #24]
  40a70c:	ldr	x1, [x0]
  40a710:	ldr	x0, [sp, #40]
  40a714:	lsl	x0, x0, #4
  40a718:	add	x0, x1, x0
  40a71c:	ldp	x29, x30, [sp], #48
  40a720:	ret
  40a724:	stp	x29, x30, [sp, #-48]!
  40a728:	mov	x29, sp
  40a72c:	str	x0, [sp, #24]
  40a730:	str	x1, [sp, #16]
  40a734:	ldr	x1, [sp, #16]
  40a738:	ldr	x0, [sp, #24]
  40a73c:	bl	40a6c0 <__fxstatat@plt+0x8da0>
  40a740:	str	x0, [sp, #32]
  40a744:	ldr	x0, [sp, #32]
  40a748:	ldr	x0, [x0]
  40a74c:	cmp	x0, #0x0
  40a750:	b.ne	40a75c <__fxstatat@plt+0x8e3c>  // b.any
  40a754:	mov	x0, #0x0                   	// #0
  40a758:	b	40a7cc <__fxstatat@plt+0x8eac>
  40a75c:	ldr	x0, [sp, #32]
  40a760:	str	x0, [sp, #40]
  40a764:	b	40a7bc <__fxstatat@plt+0x8e9c>
  40a768:	ldr	x0, [sp, #40]
  40a76c:	ldr	x0, [x0]
  40a770:	ldr	x1, [sp, #16]
  40a774:	cmp	x1, x0
  40a778:	b.eq	40a7a4 <__fxstatat@plt+0x8e84>  // b.none
  40a77c:	ldr	x0, [sp, #24]
  40a780:	ldr	x2, [x0, #56]
  40a784:	ldr	x0, [sp, #40]
  40a788:	ldr	x0, [x0]
  40a78c:	mov	x1, x0
  40a790:	ldr	x0, [sp, #16]
  40a794:	blr	x2
  40a798:	and	w0, w0, #0xff
  40a79c:	cmp	w0, #0x0
  40a7a0:	b.eq	40a7b0 <__fxstatat@plt+0x8e90>  // b.none
  40a7a4:	ldr	x0, [sp, #40]
  40a7a8:	ldr	x0, [x0]
  40a7ac:	b	40a7cc <__fxstatat@plt+0x8eac>
  40a7b0:	ldr	x0, [sp, #40]
  40a7b4:	ldr	x0, [x0, #8]
  40a7b8:	str	x0, [sp, #40]
  40a7bc:	ldr	x0, [sp, #40]
  40a7c0:	cmp	x0, #0x0
  40a7c4:	b.ne	40a768 <__fxstatat@plt+0x8e48>  // b.any
  40a7c8:	mov	x0, #0x0                   	// #0
  40a7cc:	ldp	x29, x30, [sp], #48
  40a7d0:	ret
  40a7d4:	stp	x29, x30, [sp, #-48]!
  40a7d8:	mov	x29, sp
  40a7dc:	str	x0, [sp, #24]
  40a7e0:	ldr	x0, [sp, #24]
  40a7e4:	ldr	x0, [x0, #32]
  40a7e8:	cmp	x0, #0x0
  40a7ec:	b.ne	40a7f8 <__fxstatat@plt+0x8ed8>  // b.any
  40a7f0:	mov	x0, #0x0                   	// #0
  40a7f4:	b	40a848 <__fxstatat@plt+0x8f28>
  40a7f8:	ldr	x0, [sp, #24]
  40a7fc:	ldr	x0, [x0]
  40a800:	str	x0, [sp, #40]
  40a804:	ldr	x0, [sp, #24]
  40a808:	ldr	x0, [x0, #8]
  40a80c:	ldr	x1, [sp, #40]
  40a810:	cmp	x1, x0
  40a814:	b.cc	40a81c <__fxstatat@plt+0x8efc>  // b.lo, b.ul, b.last
  40a818:	bl	401750 <abort@plt>
  40a81c:	ldr	x0, [sp, #40]
  40a820:	ldr	x0, [x0]
  40a824:	cmp	x0, #0x0
  40a828:	b.eq	40a838 <__fxstatat@plt+0x8f18>  // b.none
  40a82c:	ldr	x0, [sp, #40]
  40a830:	ldr	x0, [x0]
  40a834:	b	40a848 <__fxstatat@plt+0x8f28>
  40a838:	ldr	x0, [sp, #40]
  40a83c:	add	x0, x0, #0x10
  40a840:	str	x0, [sp, #40]
  40a844:	b	40a804 <__fxstatat@plt+0x8ee4>
  40a848:	ldp	x29, x30, [sp], #48
  40a84c:	ret
  40a850:	stp	x29, x30, [sp, #-48]!
  40a854:	mov	x29, sp
  40a858:	str	x0, [sp, #24]
  40a85c:	str	x1, [sp, #16]
  40a860:	ldr	x1, [sp, #16]
  40a864:	ldr	x0, [sp, #24]
  40a868:	bl	40a6c0 <__fxstatat@plt+0x8da0>
  40a86c:	str	x0, [sp, #40]
  40a870:	ldr	x0, [sp, #40]
  40a874:	str	x0, [sp, #32]
  40a878:	ldr	x0, [sp, #32]
  40a87c:	ldr	x0, [x0]
  40a880:	ldr	x1, [sp, #16]
  40a884:	cmp	x1, x0
  40a888:	b.ne	40a8ac <__fxstatat@plt+0x8f8c>  // b.any
  40a88c:	ldr	x0, [sp, #32]
  40a890:	ldr	x0, [x0, #8]
  40a894:	cmp	x0, #0x0
  40a898:	b.eq	40a8ac <__fxstatat@plt+0x8f8c>  // b.none
  40a89c:	ldr	x0, [sp, #32]
  40a8a0:	ldr	x0, [x0, #8]
  40a8a4:	ldr	x0, [x0]
  40a8a8:	b	40a908 <__fxstatat@plt+0x8fe8>
  40a8ac:	ldr	x0, [sp, #32]
  40a8b0:	ldr	x0, [x0, #8]
  40a8b4:	str	x0, [sp, #32]
  40a8b8:	ldr	x0, [sp, #32]
  40a8bc:	cmp	x0, #0x0
  40a8c0:	b.ne	40a878 <__fxstatat@plt+0x8f58>  // b.any
  40a8c4:	b	40a8e4 <__fxstatat@plt+0x8fc4>
  40a8c8:	ldr	x0, [sp, #40]
  40a8cc:	ldr	x0, [x0]
  40a8d0:	cmp	x0, #0x0
  40a8d4:	b.eq	40a8e4 <__fxstatat@plt+0x8fc4>  // b.none
  40a8d8:	ldr	x0, [sp, #40]
  40a8dc:	ldr	x0, [x0]
  40a8e0:	b	40a908 <__fxstatat@plt+0x8fe8>
  40a8e4:	ldr	x0, [sp, #40]
  40a8e8:	add	x0, x0, #0x10
  40a8ec:	str	x0, [sp, #40]
  40a8f0:	ldr	x0, [sp, #24]
  40a8f4:	ldr	x0, [x0, #8]
  40a8f8:	ldr	x1, [sp, #40]
  40a8fc:	cmp	x1, x0
  40a900:	b.cc	40a8c8 <__fxstatat@plt+0x8fa8>  // b.lo, b.ul, b.last
  40a904:	mov	x0, #0x0                   	// #0
  40a908:	ldp	x29, x30, [sp], #48
  40a90c:	ret
  40a910:	sub	sp, sp, #0x40
  40a914:	str	x0, [sp, #24]
  40a918:	str	x1, [sp, #16]
  40a91c:	str	x2, [sp, #8]
  40a920:	str	xzr, [sp, #56]
  40a924:	ldr	x0, [sp, #24]
  40a928:	ldr	x0, [x0]
  40a92c:	str	x0, [sp, #48]
  40a930:	b	40a9b0 <__fxstatat@plt+0x9090>
  40a934:	ldr	x0, [sp, #48]
  40a938:	ldr	x0, [x0]
  40a93c:	cmp	x0, #0x0
  40a940:	b.eq	40a9a4 <__fxstatat@plt+0x9084>  // b.none
  40a944:	ldr	x0, [sp, #48]
  40a948:	str	x0, [sp, #40]
  40a94c:	b	40a998 <__fxstatat@plt+0x9078>
  40a950:	ldr	x1, [sp, #56]
  40a954:	ldr	x0, [sp, #8]
  40a958:	cmp	x1, x0
  40a95c:	b.cc	40a968 <__fxstatat@plt+0x9048>  // b.lo, b.ul, b.last
  40a960:	ldr	x0, [sp, #56]
  40a964:	b	40a9c8 <__fxstatat@plt+0x90a8>
  40a968:	ldr	x0, [sp, #56]
  40a96c:	add	x1, x0, #0x1
  40a970:	str	x1, [sp, #56]
  40a974:	lsl	x0, x0, #3
  40a978:	ldr	x1, [sp, #16]
  40a97c:	add	x0, x1, x0
  40a980:	ldr	x1, [sp, #40]
  40a984:	ldr	x1, [x1]
  40a988:	str	x1, [x0]
  40a98c:	ldr	x0, [sp, #40]
  40a990:	ldr	x0, [x0, #8]
  40a994:	str	x0, [sp, #40]
  40a998:	ldr	x0, [sp, #40]
  40a99c:	cmp	x0, #0x0
  40a9a0:	b.ne	40a950 <__fxstatat@plt+0x9030>  // b.any
  40a9a4:	ldr	x0, [sp, #48]
  40a9a8:	add	x0, x0, #0x10
  40a9ac:	str	x0, [sp, #48]
  40a9b0:	ldr	x0, [sp, #24]
  40a9b4:	ldr	x0, [x0, #8]
  40a9b8:	ldr	x1, [sp, #48]
  40a9bc:	cmp	x1, x0
  40a9c0:	b.cc	40a934 <__fxstatat@plt+0x9014>  // b.lo, b.ul, b.last
  40a9c4:	ldr	x0, [sp, #56]
  40a9c8:	add	sp, sp, #0x40
  40a9cc:	ret
  40a9d0:	stp	x29, x30, [sp, #-80]!
  40a9d4:	mov	x29, sp
  40a9d8:	str	x0, [sp, #40]
  40a9dc:	str	x1, [sp, #32]
  40a9e0:	str	x2, [sp, #24]
  40a9e4:	str	xzr, [sp, #72]
  40a9e8:	ldr	x0, [sp, #40]
  40a9ec:	ldr	x0, [x0]
  40a9f0:	str	x0, [sp, #64]
  40a9f4:	b	40aa74 <__fxstatat@plt+0x9154>
  40a9f8:	ldr	x0, [sp, #64]
  40a9fc:	ldr	x0, [x0]
  40aa00:	cmp	x0, #0x0
  40aa04:	b.eq	40aa68 <__fxstatat@plt+0x9148>  // b.none
  40aa08:	ldr	x0, [sp, #64]
  40aa0c:	str	x0, [sp, #56]
  40aa10:	b	40aa5c <__fxstatat@plt+0x913c>
  40aa14:	ldr	x0, [sp, #56]
  40aa18:	ldr	x0, [x0]
  40aa1c:	ldr	x2, [sp, #32]
  40aa20:	ldr	x1, [sp, #24]
  40aa24:	blr	x2
  40aa28:	and	w0, w0, #0xff
  40aa2c:	eor	w0, w0, #0x1
  40aa30:	and	w0, w0, #0xff
  40aa34:	cmp	w0, #0x0
  40aa38:	b.eq	40aa44 <__fxstatat@plt+0x9124>  // b.none
  40aa3c:	ldr	x0, [sp, #72]
  40aa40:	b	40aa8c <__fxstatat@plt+0x916c>
  40aa44:	ldr	x0, [sp, #72]
  40aa48:	add	x0, x0, #0x1
  40aa4c:	str	x0, [sp, #72]
  40aa50:	ldr	x0, [sp, #56]
  40aa54:	ldr	x0, [x0, #8]
  40aa58:	str	x0, [sp, #56]
  40aa5c:	ldr	x0, [sp, #56]
  40aa60:	cmp	x0, #0x0
  40aa64:	b.ne	40aa14 <__fxstatat@plt+0x90f4>  // b.any
  40aa68:	ldr	x0, [sp, #64]
  40aa6c:	add	x0, x0, #0x10
  40aa70:	str	x0, [sp, #64]
  40aa74:	ldr	x0, [sp, #40]
  40aa78:	ldr	x0, [x0, #8]
  40aa7c:	ldr	x1, [sp, #64]
  40aa80:	cmp	x1, x0
  40aa84:	b.cc	40a9f8 <__fxstatat@plt+0x90d8>  // b.lo, b.ul, b.last
  40aa88:	ldr	x0, [sp, #72]
  40aa8c:	ldp	x29, x30, [sp], #80
  40aa90:	ret
  40aa94:	sub	sp, sp, #0x20
  40aa98:	str	x0, [sp, #8]
  40aa9c:	str	x1, [sp]
  40aaa0:	str	xzr, [sp, #24]
  40aaa4:	b	40aae4 <__fxstatat@plt+0x91c4>
  40aaa8:	ldr	x1, [sp, #24]
  40aaac:	mov	x0, x1
  40aab0:	lsl	x0, x0, #5
  40aab4:	sub	x1, x0, x1
  40aab8:	ldrb	w0, [sp, #23]
  40aabc:	add	x0, x1, x0
  40aac0:	ldr	x1, [sp]
  40aac4:	udiv	x2, x0, x1
  40aac8:	ldr	x1, [sp]
  40aacc:	mul	x1, x2, x1
  40aad0:	sub	x0, x0, x1
  40aad4:	str	x0, [sp, #24]
  40aad8:	ldr	x0, [sp, #8]
  40aadc:	add	x0, x0, #0x1
  40aae0:	str	x0, [sp, #8]
  40aae4:	ldr	x0, [sp, #8]
  40aae8:	ldrb	w0, [x0]
  40aaec:	strb	w0, [sp, #23]
  40aaf0:	ldrb	w0, [sp, #23]
  40aaf4:	cmp	w0, #0x0
  40aaf8:	b.ne	40aaa8 <__fxstatat@plt+0x9188>  // b.any
  40aafc:	ldr	x0, [sp, #24]
  40ab00:	add	sp, sp, #0x20
  40ab04:	ret
  40ab08:	sub	sp, sp, #0x20
  40ab0c:	str	x0, [sp, #8]
  40ab10:	mov	x0, #0x3                   	// #3
  40ab14:	str	x0, [sp, #24]
  40ab18:	ldr	x0, [sp, #24]
  40ab1c:	mul	x0, x0, x0
  40ab20:	str	x0, [sp, #16]
  40ab24:	b	40ab54 <__fxstatat@plt+0x9234>
  40ab28:	ldr	x0, [sp, #24]
  40ab2c:	add	x0, x0, #0x1
  40ab30:	str	x0, [sp, #24]
  40ab34:	ldr	x0, [sp, #24]
  40ab38:	lsl	x0, x0, #2
  40ab3c:	ldr	x1, [sp, #16]
  40ab40:	add	x0, x1, x0
  40ab44:	str	x0, [sp, #16]
  40ab48:	ldr	x0, [sp, #24]
  40ab4c:	add	x0, x0, #0x1
  40ab50:	str	x0, [sp, #24]
  40ab54:	ldr	x1, [sp, #16]
  40ab58:	ldr	x0, [sp, #8]
  40ab5c:	cmp	x1, x0
  40ab60:	b.cs	40ab84 <__fxstatat@plt+0x9264>  // b.hs, b.nlast
  40ab64:	ldr	x0, [sp, #8]
  40ab68:	ldr	x1, [sp, #24]
  40ab6c:	udiv	x2, x0, x1
  40ab70:	ldr	x1, [sp, #24]
  40ab74:	mul	x1, x2, x1
  40ab78:	sub	x0, x0, x1
  40ab7c:	cmp	x0, #0x0
  40ab80:	b.ne	40ab28 <__fxstatat@plt+0x9208>  // b.any
  40ab84:	ldr	x0, [sp, #8]
  40ab88:	ldr	x1, [sp, #24]
  40ab8c:	udiv	x2, x0, x1
  40ab90:	ldr	x1, [sp, #24]
  40ab94:	mul	x1, x2, x1
  40ab98:	sub	x0, x0, x1
  40ab9c:	cmp	x0, #0x0
  40aba0:	cset	w0, ne  // ne = any
  40aba4:	and	w0, w0, #0xff
  40aba8:	add	sp, sp, #0x20
  40abac:	ret
  40abb0:	stp	x29, x30, [sp, #-32]!
  40abb4:	mov	x29, sp
  40abb8:	str	x0, [sp, #24]
  40abbc:	ldr	x0, [sp, #24]
  40abc0:	cmp	x0, #0x9
  40abc4:	b.hi	40abd0 <__fxstatat@plt+0x92b0>  // b.pmore
  40abc8:	mov	x0, #0xa                   	// #10
  40abcc:	str	x0, [sp, #24]
  40abd0:	ldr	x0, [sp, #24]
  40abd4:	orr	x0, x0, #0x1
  40abd8:	str	x0, [sp, #24]
  40abdc:	b	40abec <__fxstatat@plt+0x92cc>
  40abe0:	ldr	x0, [sp, #24]
  40abe4:	add	x0, x0, #0x2
  40abe8:	str	x0, [sp, #24]
  40abec:	ldr	x0, [sp, #24]
  40abf0:	cmn	x0, #0x1
  40abf4:	b.eq	40ac14 <__fxstatat@plt+0x92f4>  // b.none
  40abf8:	ldr	x0, [sp, #24]
  40abfc:	bl	40ab08 <__fxstatat@plt+0x91e8>
  40ac00:	and	w0, w0, #0xff
  40ac04:	eor	w0, w0, #0x1
  40ac08:	and	w0, w0, #0xff
  40ac0c:	cmp	w0, #0x0
  40ac10:	b.ne	40abe0 <__fxstatat@plt+0x92c0>  // b.any
  40ac14:	ldr	x0, [sp, #24]
  40ac18:	ldp	x29, x30, [sp], #32
  40ac1c:	ret
  40ac20:	sub	sp, sp, #0x10
  40ac24:	str	x0, [sp, #8]
  40ac28:	ldr	x1, [sp, #8]
  40ac2c:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  40ac30:	add	x0, x0, #0x2e0
  40ac34:	mov	x2, x1
  40ac38:	mov	x3, x0
  40ac3c:	ldp	x0, x1, [x3]
  40ac40:	stp	x0, x1, [x2]
  40ac44:	ldr	w0, [x3, #16]
  40ac48:	str	w0, [x2, #16]
  40ac4c:	nop
  40ac50:	add	sp, sp, #0x10
  40ac54:	ret
  40ac58:	stp	x29, x30, [sp, #-48]!
  40ac5c:	mov	x29, sp
  40ac60:	str	x0, [sp, #24]
  40ac64:	str	x1, [sp, #16]
  40ac68:	ldr	x0, [sp, #24]
  40ac6c:	mov	w1, #0x3                   	// #3
  40ac70:	bl	40c8d0 <__fxstatat@plt+0xafb0>
  40ac74:	str	x0, [sp, #40]
  40ac78:	ldr	x0, [sp, #40]
  40ac7c:	ldr	x1, [sp, #16]
  40ac80:	udiv	x2, x0, x1
  40ac84:	ldr	x1, [sp, #16]
  40ac88:	mul	x1, x2, x1
  40ac8c:	sub	x0, x0, x1
  40ac90:	ldp	x29, x30, [sp], #48
  40ac94:	ret
  40ac98:	sub	sp, sp, #0x10
  40ac9c:	str	x0, [sp, #8]
  40aca0:	str	x1, [sp]
  40aca4:	ldr	x1, [sp, #8]
  40aca8:	ldr	x0, [sp]
  40acac:	cmp	x1, x0
  40acb0:	cset	w0, eq  // eq = none
  40acb4:	and	w0, w0, #0xff
  40acb8:	add	sp, sp, #0x10
  40acbc:	ret
  40acc0:	sub	sp, sp, #0x20
  40acc4:	str	x0, [sp, #8]
  40acc8:	ldr	x0, [sp, #8]
  40accc:	ldr	x0, [x0, #40]
  40acd0:	str	x0, [sp, #24]
  40acd4:	ldr	x1, [sp, #24]
  40acd8:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  40acdc:	add	x0, x0, #0x2e0
  40ace0:	cmp	x1, x0
  40ace4:	b.ne	40acf0 <__fxstatat@plt+0x93d0>  // b.any
  40ace8:	mov	w0, #0x1                   	// #1
  40acec:	b	40adcc <__fxstatat@plt+0x94ac>
  40acf0:	mov	w0, #0xcccd                	// #52429
  40acf4:	movk	w0, #0x3dcc, lsl #16
  40acf8:	fmov	s0, w0
  40acfc:	str	s0, [sp, #20]
  40ad00:	ldr	x0, [sp, #24]
  40ad04:	ldr	s0, [x0, #8]
  40ad08:	ldr	s1, [sp, #20]
  40ad0c:	fcmpe	s1, s0
  40ad10:	b.pl	40adb8 <__fxstatat@plt+0x9498>  // b.nfrst
  40ad14:	ldr	x0, [sp, #24]
  40ad18:	ldr	s1, [x0, #8]
  40ad1c:	fmov	s2, #1.000000000000000000e+00
  40ad20:	ldr	s0, [sp, #20]
  40ad24:	fsub	s0, s2, s0
  40ad28:	fcmpe	s1, s0
  40ad2c:	b.pl	40adb8 <__fxstatat@plt+0x9498>  // b.nfrst
  40ad30:	ldr	s1, [sp, #20]
  40ad34:	fmov	s0, #1.000000000000000000e+00
  40ad38:	fadd	s1, s1, s0
  40ad3c:	ldr	x0, [sp, #24]
  40ad40:	ldr	s0, [x0, #12]
  40ad44:	fcmpe	s1, s0
  40ad48:	b.pl	40adb8 <__fxstatat@plt+0x9498>  // b.nfrst
  40ad4c:	ldr	x0, [sp, #24]
  40ad50:	ldr	s0, [x0]
  40ad54:	fcmpe	s0, #0.0
  40ad58:	b.lt	40adb8 <__fxstatat@plt+0x9498>  // b.tstop
  40ad5c:	ldr	x0, [sp, #24]
  40ad60:	ldr	s1, [x0]
  40ad64:	ldr	s0, [sp, #20]
  40ad68:	fadd	s1, s1, s0
  40ad6c:	ldr	x0, [sp, #24]
  40ad70:	ldr	s0, [x0, #4]
  40ad74:	fcmpe	s1, s0
  40ad78:	b.pl	40adb8 <__fxstatat@plt+0x9498>  // b.nfrst
  40ad7c:	ldr	x0, [sp, #24]
  40ad80:	ldr	s1, [x0, #4]
  40ad84:	fmov	s0, #1.000000000000000000e+00
  40ad88:	fcmpe	s1, s0
  40ad8c:	b.hi	40adb8 <__fxstatat@plt+0x9498>  // b.pmore
  40ad90:	ldr	x0, [sp, #24]
  40ad94:	ldr	s1, [x0]
  40ad98:	ldr	s0, [sp, #20]
  40ad9c:	fadd	s1, s1, s0
  40ada0:	ldr	x0, [sp, #24]
  40ada4:	ldr	s0, [x0, #8]
  40ada8:	fcmpe	s1, s0
  40adac:	b.pl	40adb8 <__fxstatat@plt+0x9498>  // b.nfrst
  40adb0:	mov	w0, #0x1                   	// #1
  40adb4:	b	40adcc <__fxstatat@plt+0x94ac>
  40adb8:	ldr	x0, [sp, #8]
  40adbc:	adrp	x1, 40e000 <__fxstatat@plt+0xc6e0>
  40adc0:	add	x1, x1, #0x2e0
  40adc4:	str	x1, [x0, #40]
  40adc8:	mov	w0, #0x0                   	// #0
  40adcc:	add	sp, sp, #0x20
  40add0:	ret
  40add4:	stp	x29, x30, [sp, #-48]!
  40add8:	mov	x29, sp
  40addc:	str	x0, [sp, #24]
  40ade0:	str	x1, [sp, #16]
  40ade4:	ldr	x0, [sp, #16]
  40ade8:	ldrb	w0, [x0, #16]
  40adec:	eor	w0, w0, #0x1
  40adf0:	and	w0, w0, #0xff
  40adf4:	cmp	w0, #0x0
  40adf8:	b.eq	40ae3c <__fxstatat@plt+0x951c>  // b.none
  40adfc:	ldr	x0, [sp, #24]
  40ae00:	ucvtf	s1, x0
  40ae04:	ldr	x0, [sp, #16]
  40ae08:	ldr	s0, [x0, #8]
  40ae0c:	fdiv	s0, s1, s0
  40ae10:	str	s0, [sp, #44]
  40ae14:	ldr	s0, [sp, #44]
  40ae18:	mov	w0, #0x5f800000            	// #1602224128
  40ae1c:	fmov	s1, w0
  40ae20:	fcmpe	s0, s1
  40ae24:	b.lt	40ae30 <__fxstatat@plt+0x9510>  // b.tstop
  40ae28:	mov	x0, #0x0                   	// #0
  40ae2c:	b	40ae90 <__fxstatat@plt+0x9570>
  40ae30:	ldr	s0, [sp, #44]
  40ae34:	fcvtzu	x0, s0
  40ae38:	str	x0, [sp, #24]
  40ae3c:	ldr	x0, [sp, #24]
  40ae40:	bl	40abb0 <__fxstatat@plt+0x9290>
  40ae44:	str	x0, [sp, #24]
  40ae48:	mov	x0, #0x0                   	// #0
  40ae4c:	ldr	x1, [sp, #24]
  40ae50:	lsl	x1, x1, #3
  40ae54:	ldr	x2, [sp, #24]
  40ae58:	lsr	x2, x2, #61
  40ae5c:	cmp	x2, #0x0
  40ae60:	b.eq	40ae68 <__fxstatat@plt+0x9548>  // b.none
  40ae64:	mov	x0, #0x1                   	// #1
  40ae68:	cmp	x1, #0x0
  40ae6c:	b.ge	40ae74 <__fxstatat@plt+0x9554>  // b.tcont
  40ae70:	mov	x0, #0x1                   	// #1
  40ae74:	and	w0, w0, #0x1
  40ae78:	and	w0, w0, #0xff
  40ae7c:	cmp	w0, #0x0
  40ae80:	b.eq	40ae8c <__fxstatat@plt+0x956c>  // b.none
  40ae84:	mov	x0, #0x0                   	// #0
  40ae88:	b	40ae90 <__fxstatat@plt+0x9570>
  40ae8c:	ldr	x0, [sp, #24]
  40ae90:	ldp	x29, x30, [sp], #48
  40ae94:	ret
  40ae98:	stp	x29, x30, [sp, #-80]!
  40ae9c:	mov	x29, sp
  40aea0:	str	x0, [sp, #56]
  40aea4:	str	x1, [sp, #48]
  40aea8:	str	x2, [sp, #40]
  40aeac:	str	x3, [sp, #32]
  40aeb0:	str	x4, [sp, #24]
  40aeb4:	ldr	x0, [sp, #40]
  40aeb8:	cmp	x0, #0x0
  40aebc:	b.ne	40aecc <__fxstatat@plt+0x95ac>  // b.any
  40aec0:	adrp	x0, 40a000 <__fxstatat@plt+0x86e0>
  40aec4:	add	x0, x0, #0xc58
  40aec8:	str	x0, [sp, #40]
  40aecc:	ldr	x0, [sp, #32]
  40aed0:	cmp	x0, #0x0
  40aed4:	b.ne	40aee4 <__fxstatat@plt+0x95c4>  // b.any
  40aed8:	adrp	x0, 40a000 <__fxstatat@plt+0x86e0>
  40aedc:	add	x0, x0, #0xc98
  40aee0:	str	x0, [sp, #32]
  40aee4:	mov	x0, #0x50                  	// #80
  40aee8:	bl	401660 <malloc@plt>
  40aeec:	str	x0, [sp, #72]
  40aef0:	ldr	x0, [sp, #72]
  40aef4:	cmp	x0, #0x0
  40aef8:	b.ne	40af04 <__fxstatat@plt+0x95e4>  // b.any
  40aefc:	mov	x0, #0x0                   	// #0
  40af00:	b	40b01c <__fxstatat@plt+0x96fc>
  40af04:	ldr	x0, [sp, #48]
  40af08:	cmp	x0, #0x0
  40af0c:	b.ne	40af1c <__fxstatat@plt+0x95fc>  // b.any
  40af10:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  40af14:	add	x0, x0, #0x2e0
  40af18:	str	x0, [sp, #48]
  40af1c:	ldr	x0, [sp, #72]
  40af20:	ldr	x1, [sp, #48]
  40af24:	str	x1, [x0, #40]
  40af28:	ldr	x0, [sp, #72]
  40af2c:	bl	40acc0 <__fxstatat@plt+0x93a0>
  40af30:	and	w0, w0, #0xff
  40af34:	eor	w0, w0, #0x1
  40af38:	and	w0, w0, #0xff
  40af3c:	cmp	w0, #0x0
  40af40:	b.ne	40affc <__fxstatat@plt+0x96dc>  // b.any
  40af44:	ldr	x1, [sp, #48]
  40af48:	ldr	x0, [sp, #56]
  40af4c:	bl	40add4 <__fxstatat@plt+0x94b4>
  40af50:	mov	x1, x0
  40af54:	ldr	x0, [sp, #72]
  40af58:	str	x1, [x0, #16]
  40af5c:	ldr	x0, [sp, #72]
  40af60:	ldr	x0, [x0, #16]
  40af64:	cmp	x0, #0x0
  40af68:	b.eq	40b004 <__fxstatat@plt+0x96e4>  // b.none
  40af6c:	ldr	x0, [sp, #72]
  40af70:	ldr	x0, [x0, #16]
  40af74:	mov	x1, #0x10                  	// #16
  40af78:	bl	4016d0 <calloc@plt>
  40af7c:	mov	x1, x0
  40af80:	ldr	x0, [sp, #72]
  40af84:	str	x1, [x0]
  40af88:	ldr	x0, [sp, #72]
  40af8c:	ldr	x0, [x0]
  40af90:	cmp	x0, #0x0
  40af94:	b.eq	40b00c <__fxstatat@plt+0x96ec>  // b.none
  40af98:	ldr	x0, [sp, #72]
  40af9c:	ldr	x1, [x0]
  40afa0:	ldr	x0, [sp, #72]
  40afa4:	ldr	x0, [x0, #16]
  40afa8:	lsl	x0, x0, #4
  40afac:	add	x1, x1, x0
  40afb0:	ldr	x0, [sp, #72]
  40afb4:	str	x1, [x0, #8]
  40afb8:	ldr	x0, [sp, #72]
  40afbc:	str	xzr, [x0, #24]
  40afc0:	ldr	x0, [sp, #72]
  40afc4:	str	xzr, [x0, #32]
  40afc8:	ldr	x0, [sp, #72]
  40afcc:	ldr	x1, [sp, #40]
  40afd0:	str	x1, [x0, #48]
  40afd4:	ldr	x0, [sp, #72]
  40afd8:	ldr	x1, [sp, #32]
  40afdc:	str	x1, [x0, #56]
  40afe0:	ldr	x0, [sp, #72]
  40afe4:	ldr	x1, [sp, #24]
  40afe8:	str	x1, [x0, #64]
  40afec:	ldr	x0, [sp, #72]
  40aff0:	str	xzr, [x0, #72]
  40aff4:	ldr	x0, [sp, #72]
  40aff8:	b	40b01c <__fxstatat@plt+0x96fc>
  40affc:	nop
  40b000:	b	40b010 <__fxstatat@plt+0x96f0>
  40b004:	nop
  40b008:	b	40b010 <__fxstatat@plt+0x96f0>
  40b00c:	nop
  40b010:	ldr	x0, [sp, #72]
  40b014:	bl	4017d0 <free@plt>
  40b018:	mov	x0, #0x0                   	// #0
  40b01c:	ldp	x29, x30, [sp], #80
  40b020:	ret
  40b024:	stp	x29, x30, [sp, #-64]!
  40b028:	mov	x29, sp
  40b02c:	str	x0, [sp, #24]
  40b030:	ldr	x0, [sp, #24]
  40b034:	ldr	x0, [x0]
  40b038:	str	x0, [sp, #56]
  40b03c:	b	40b108 <__fxstatat@plt+0x97e8>
  40b040:	ldr	x0, [sp, #56]
  40b044:	ldr	x0, [x0]
  40b048:	cmp	x0, #0x0
  40b04c:	b.eq	40b0fc <__fxstatat@plt+0x97dc>  // b.none
  40b050:	ldr	x0, [sp, #56]
  40b054:	ldr	x0, [x0, #8]
  40b058:	str	x0, [sp, #48]
  40b05c:	b	40b0bc <__fxstatat@plt+0x979c>
  40b060:	ldr	x0, [sp, #24]
  40b064:	ldr	x0, [x0, #64]
  40b068:	cmp	x0, #0x0
  40b06c:	b.eq	40b084 <__fxstatat@plt+0x9764>  // b.none
  40b070:	ldr	x0, [sp, #24]
  40b074:	ldr	x1, [x0, #64]
  40b078:	ldr	x0, [sp, #48]
  40b07c:	ldr	x0, [x0]
  40b080:	blr	x1
  40b084:	ldr	x0, [sp, #48]
  40b088:	str	xzr, [x0]
  40b08c:	ldr	x0, [sp, #48]
  40b090:	ldr	x0, [x0, #8]
  40b094:	str	x0, [sp, #40]
  40b098:	ldr	x0, [sp, #24]
  40b09c:	ldr	x1, [x0, #72]
  40b0a0:	ldr	x0, [sp, #48]
  40b0a4:	str	x1, [x0, #8]
  40b0a8:	ldr	x0, [sp, #24]
  40b0ac:	ldr	x1, [sp, #48]
  40b0b0:	str	x1, [x0, #72]
  40b0b4:	ldr	x0, [sp, #40]
  40b0b8:	str	x0, [sp, #48]
  40b0bc:	ldr	x0, [sp, #48]
  40b0c0:	cmp	x0, #0x0
  40b0c4:	b.ne	40b060 <__fxstatat@plt+0x9740>  // b.any
  40b0c8:	ldr	x0, [sp, #24]
  40b0cc:	ldr	x0, [x0, #64]
  40b0d0:	cmp	x0, #0x0
  40b0d4:	b.eq	40b0ec <__fxstatat@plt+0x97cc>  // b.none
  40b0d8:	ldr	x0, [sp, #24]
  40b0dc:	ldr	x1, [x0, #64]
  40b0e0:	ldr	x0, [sp, #56]
  40b0e4:	ldr	x0, [x0]
  40b0e8:	blr	x1
  40b0ec:	ldr	x0, [sp, #56]
  40b0f0:	str	xzr, [x0]
  40b0f4:	ldr	x0, [sp, #56]
  40b0f8:	str	xzr, [x0, #8]
  40b0fc:	ldr	x0, [sp, #56]
  40b100:	add	x0, x0, #0x10
  40b104:	str	x0, [sp, #56]
  40b108:	ldr	x0, [sp, #24]
  40b10c:	ldr	x0, [x0, #8]
  40b110:	ldr	x1, [sp, #56]
  40b114:	cmp	x1, x0
  40b118:	b.cc	40b040 <__fxstatat@plt+0x9720>  // b.lo, b.ul, b.last
  40b11c:	ldr	x0, [sp, #24]
  40b120:	str	xzr, [x0, #24]
  40b124:	ldr	x0, [sp, #24]
  40b128:	str	xzr, [x0, #32]
  40b12c:	nop
  40b130:	ldp	x29, x30, [sp], #64
  40b134:	ret
  40b138:	stp	x29, x30, [sp, #-64]!
  40b13c:	mov	x29, sp
  40b140:	str	x0, [sp, #24]
  40b144:	ldr	x0, [sp, #24]
  40b148:	ldr	x0, [x0, #64]
  40b14c:	cmp	x0, #0x0
  40b150:	b.eq	40b1dc <__fxstatat@plt+0x98bc>  // b.none
  40b154:	ldr	x0, [sp, #24]
  40b158:	ldr	x0, [x0, #32]
  40b15c:	cmp	x0, #0x0
  40b160:	b.eq	40b1dc <__fxstatat@plt+0x98bc>  // b.none
  40b164:	ldr	x0, [sp, #24]
  40b168:	ldr	x0, [x0]
  40b16c:	str	x0, [sp, #56]
  40b170:	b	40b1c8 <__fxstatat@plt+0x98a8>
  40b174:	ldr	x0, [sp, #56]
  40b178:	ldr	x0, [x0]
  40b17c:	cmp	x0, #0x0
  40b180:	b.eq	40b1bc <__fxstatat@plt+0x989c>  // b.none
  40b184:	ldr	x0, [sp, #56]
  40b188:	str	x0, [sp, #48]
  40b18c:	b	40b1b0 <__fxstatat@plt+0x9890>
  40b190:	ldr	x0, [sp, #24]
  40b194:	ldr	x1, [x0, #64]
  40b198:	ldr	x0, [sp, #48]
  40b19c:	ldr	x0, [x0]
  40b1a0:	blr	x1
  40b1a4:	ldr	x0, [sp, #48]
  40b1a8:	ldr	x0, [x0, #8]
  40b1ac:	str	x0, [sp, #48]
  40b1b0:	ldr	x0, [sp, #48]
  40b1b4:	cmp	x0, #0x0
  40b1b8:	b.ne	40b190 <__fxstatat@plt+0x9870>  // b.any
  40b1bc:	ldr	x0, [sp, #56]
  40b1c0:	add	x0, x0, #0x10
  40b1c4:	str	x0, [sp, #56]
  40b1c8:	ldr	x0, [sp, #24]
  40b1cc:	ldr	x0, [x0, #8]
  40b1d0:	ldr	x1, [sp, #56]
  40b1d4:	cmp	x1, x0
  40b1d8:	b.cc	40b174 <__fxstatat@plt+0x9854>  // b.lo, b.ul, b.last
  40b1dc:	ldr	x0, [sp, #24]
  40b1e0:	ldr	x0, [x0]
  40b1e4:	str	x0, [sp, #56]
  40b1e8:	b	40b230 <__fxstatat@plt+0x9910>
  40b1ec:	ldr	x0, [sp, #56]
  40b1f0:	ldr	x0, [x0, #8]
  40b1f4:	str	x0, [sp, #48]
  40b1f8:	b	40b218 <__fxstatat@plt+0x98f8>
  40b1fc:	ldr	x0, [sp, #48]
  40b200:	ldr	x0, [x0, #8]
  40b204:	str	x0, [sp, #40]
  40b208:	ldr	x0, [sp, #48]
  40b20c:	bl	4017d0 <free@plt>
  40b210:	ldr	x0, [sp, #40]
  40b214:	str	x0, [sp, #48]
  40b218:	ldr	x0, [sp, #48]
  40b21c:	cmp	x0, #0x0
  40b220:	b.ne	40b1fc <__fxstatat@plt+0x98dc>  // b.any
  40b224:	ldr	x0, [sp, #56]
  40b228:	add	x0, x0, #0x10
  40b22c:	str	x0, [sp, #56]
  40b230:	ldr	x0, [sp, #24]
  40b234:	ldr	x0, [x0, #8]
  40b238:	ldr	x1, [sp, #56]
  40b23c:	cmp	x1, x0
  40b240:	b.cc	40b1ec <__fxstatat@plt+0x98cc>  // b.lo, b.ul, b.last
  40b244:	ldr	x0, [sp, #24]
  40b248:	ldr	x0, [x0, #72]
  40b24c:	str	x0, [sp, #48]
  40b250:	b	40b270 <__fxstatat@plt+0x9950>
  40b254:	ldr	x0, [sp, #48]
  40b258:	ldr	x0, [x0, #8]
  40b25c:	str	x0, [sp, #40]
  40b260:	ldr	x0, [sp, #48]
  40b264:	bl	4017d0 <free@plt>
  40b268:	ldr	x0, [sp, #40]
  40b26c:	str	x0, [sp, #48]
  40b270:	ldr	x0, [sp, #48]
  40b274:	cmp	x0, #0x0
  40b278:	b.ne	40b254 <__fxstatat@plt+0x9934>  // b.any
  40b27c:	ldr	x0, [sp, #24]
  40b280:	ldr	x0, [x0]
  40b284:	bl	4017d0 <free@plt>
  40b288:	ldr	x0, [sp, #24]
  40b28c:	bl	4017d0 <free@plt>
  40b290:	nop
  40b294:	ldp	x29, x30, [sp], #64
  40b298:	ret
  40b29c:	stp	x29, x30, [sp, #-48]!
  40b2a0:	mov	x29, sp
  40b2a4:	str	x0, [sp, #24]
  40b2a8:	ldr	x0, [sp, #24]
  40b2ac:	ldr	x0, [x0, #72]
  40b2b0:	cmp	x0, #0x0
  40b2b4:	b.eq	40b2d8 <__fxstatat@plt+0x99b8>  // b.none
  40b2b8:	ldr	x0, [sp, #24]
  40b2bc:	ldr	x0, [x0, #72]
  40b2c0:	str	x0, [sp, #40]
  40b2c4:	ldr	x0, [sp, #40]
  40b2c8:	ldr	x1, [x0, #8]
  40b2cc:	ldr	x0, [sp, #24]
  40b2d0:	str	x1, [x0, #72]
  40b2d4:	b	40b2e4 <__fxstatat@plt+0x99c4>
  40b2d8:	mov	x0, #0x10                  	// #16
  40b2dc:	bl	401660 <malloc@plt>
  40b2e0:	str	x0, [sp, #40]
  40b2e4:	ldr	x0, [sp, #40]
  40b2e8:	ldp	x29, x30, [sp], #48
  40b2ec:	ret
  40b2f0:	sub	sp, sp, #0x10
  40b2f4:	str	x0, [sp, #8]
  40b2f8:	str	x1, [sp]
  40b2fc:	ldr	x0, [sp]
  40b300:	str	xzr, [x0]
  40b304:	ldr	x0, [sp, #8]
  40b308:	ldr	x1, [x0, #72]
  40b30c:	ldr	x0, [sp]
  40b310:	str	x1, [x0, #8]
  40b314:	ldr	x0, [sp, #8]
  40b318:	ldr	x1, [sp]
  40b31c:	str	x1, [x0, #72]
  40b320:	nop
  40b324:	add	sp, sp, #0x10
  40b328:	ret
  40b32c:	stp	x29, x30, [sp, #-96]!
  40b330:	mov	x29, sp
  40b334:	str	x0, [sp, #40]
  40b338:	str	x1, [sp, #32]
  40b33c:	str	x2, [sp, #24]
  40b340:	strb	w3, [sp, #23]
  40b344:	ldr	x1, [sp, #32]
  40b348:	ldr	x0, [sp, #40]
  40b34c:	bl	40a6c0 <__fxstatat@plt+0x8da0>
  40b350:	str	x0, [sp, #80]
  40b354:	ldr	x0, [sp, #24]
  40b358:	ldr	x1, [sp, #80]
  40b35c:	str	x1, [x0]
  40b360:	ldr	x0, [sp, #80]
  40b364:	ldr	x0, [x0]
  40b368:	cmp	x0, #0x0
  40b36c:	b.ne	40b378 <__fxstatat@plt+0x9a58>  // b.any
  40b370:	mov	x0, #0x0                   	// #0
  40b374:	b	40b4d4 <__fxstatat@plt+0x9bb4>
  40b378:	ldr	x0, [sp, #80]
  40b37c:	ldr	x0, [x0]
  40b380:	ldr	x1, [sp, #32]
  40b384:	cmp	x1, x0
  40b388:	b.eq	40b3b4 <__fxstatat@plt+0x9a94>  // b.none
  40b38c:	ldr	x0, [sp, #40]
  40b390:	ldr	x2, [x0, #56]
  40b394:	ldr	x0, [sp, #80]
  40b398:	ldr	x0, [x0]
  40b39c:	mov	x1, x0
  40b3a0:	ldr	x0, [sp, #32]
  40b3a4:	blr	x2
  40b3a8:	and	w0, w0, #0xff
  40b3ac:	cmp	w0, #0x0
  40b3b0:	b.eq	40b418 <__fxstatat@plt+0x9af8>  // b.none
  40b3b4:	ldr	x0, [sp, #80]
  40b3b8:	ldr	x0, [x0]
  40b3bc:	str	x0, [sp, #56]
  40b3c0:	ldrb	w0, [sp, #23]
  40b3c4:	cmp	w0, #0x0
  40b3c8:	b.eq	40b410 <__fxstatat@plt+0x9af0>  // b.none
  40b3cc:	ldr	x0, [sp, #80]
  40b3d0:	ldr	x0, [x0, #8]
  40b3d4:	cmp	x0, #0x0
  40b3d8:	b.eq	40b408 <__fxstatat@plt+0x9ae8>  // b.none
  40b3dc:	ldr	x0, [sp, #80]
  40b3e0:	ldr	x0, [x0, #8]
  40b3e4:	str	x0, [sp, #48]
  40b3e8:	ldr	x2, [sp, #80]
  40b3ec:	ldr	x0, [sp, #48]
  40b3f0:	ldp	x0, x1, [x0]
  40b3f4:	stp	x0, x1, [x2]
  40b3f8:	ldr	x1, [sp, #48]
  40b3fc:	ldr	x0, [sp, #40]
  40b400:	bl	40b2f0 <__fxstatat@plt+0x99d0>
  40b404:	b	40b410 <__fxstatat@plt+0x9af0>
  40b408:	ldr	x0, [sp, #80]
  40b40c:	str	xzr, [x0]
  40b410:	ldr	x0, [sp, #56]
  40b414:	b	40b4d4 <__fxstatat@plt+0x9bb4>
  40b418:	ldr	x0, [sp, #80]
  40b41c:	str	x0, [sp, #88]
  40b420:	b	40b4c0 <__fxstatat@plt+0x9ba0>
  40b424:	ldr	x0, [sp, #88]
  40b428:	ldr	x0, [x0, #8]
  40b42c:	ldr	x0, [x0]
  40b430:	ldr	x1, [sp, #32]
  40b434:	cmp	x1, x0
  40b438:	b.eq	40b468 <__fxstatat@plt+0x9b48>  // b.none
  40b43c:	ldr	x0, [sp, #40]
  40b440:	ldr	x2, [x0, #56]
  40b444:	ldr	x0, [sp, #88]
  40b448:	ldr	x0, [x0, #8]
  40b44c:	ldr	x0, [x0]
  40b450:	mov	x1, x0
  40b454:	ldr	x0, [sp, #32]
  40b458:	blr	x2
  40b45c:	and	w0, w0, #0xff
  40b460:	cmp	w0, #0x0
  40b464:	b.eq	40b4b4 <__fxstatat@plt+0x9b94>  // b.none
  40b468:	ldr	x0, [sp, #88]
  40b46c:	ldr	x0, [x0, #8]
  40b470:	ldr	x0, [x0]
  40b474:	str	x0, [sp, #72]
  40b478:	ldrb	w0, [sp, #23]
  40b47c:	cmp	w0, #0x0
  40b480:	b.eq	40b4ac <__fxstatat@plt+0x9b8c>  // b.none
  40b484:	ldr	x0, [sp, #88]
  40b488:	ldr	x0, [x0, #8]
  40b48c:	str	x0, [sp, #64]
  40b490:	ldr	x0, [sp, #64]
  40b494:	ldr	x1, [x0, #8]
  40b498:	ldr	x0, [sp, #88]
  40b49c:	str	x1, [x0, #8]
  40b4a0:	ldr	x1, [sp, #64]
  40b4a4:	ldr	x0, [sp, #40]
  40b4a8:	bl	40b2f0 <__fxstatat@plt+0x99d0>
  40b4ac:	ldr	x0, [sp, #72]
  40b4b0:	b	40b4d4 <__fxstatat@plt+0x9bb4>
  40b4b4:	ldr	x0, [sp, #88]
  40b4b8:	ldr	x0, [x0, #8]
  40b4bc:	str	x0, [sp, #88]
  40b4c0:	ldr	x0, [sp, #88]
  40b4c4:	ldr	x0, [x0, #8]
  40b4c8:	cmp	x0, #0x0
  40b4cc:	b.ne	40b424 <__fxstatat@plt+0x9b04>  // b.any
  40b4d0:	mov	x0, #0x0                   	// #0
  40b4d4:	ldp	x29, x30, [sp], #96
  40b4d8:	ret
  40b4dc:	stp	x29, x30, [sp, #-96]!
  40b4e0:	mov	x29, sp
  40b4e4:	str	x0, [sp, #40]
  40b4e8:	str	x1, [sp, #32]
  40b4ec:	strb	w2, [sp, #31]
  40b4f0:	ldr	x0, [sp, #32]
  40b4f4:	ldr	x0, [x0]
  40b4f8:	str	x0, [sp, #88]
  40b4fc:	b	40b694 <__fxstatat@plt+0x9d74>
  40b500:	ldr	x0, [sp, #88]
  40b504:	ldr	x0, [x0]
  40b508:	cmp	x0, #0x0
  40b50c:	b.eq	40b688 <__fxstatat@plt+0x9d68>  // b.none
  40b510:	ldr	x0, [sp, #88]
  40b514:	ldr	x0, [x0, #8]
  40b518:	str	x0, [sp, #80]
  40b51c:	b	40b5ac <__fxstatat@plt+0x9c8c>
  40b520:	ldr	x0, [sp, #80]
  40b524:	ldr	x0, [x0]
  40b528:	str	x0, [sp, #72]
  40b52c:	ldr	x1, [sp, #72]
  40b530:	ldr	x0, [sp, #40]
  40b534:	bl	40a6c0 <__fxstatat@plt+0x8da0>
  40b538:	str	x0, [sp, #64]
  40b53c:	ldr	x0, [sp, #80]
  40b540:	ldr	x0, [x0, #8]
  40b544:	str	x0, [sp, #48]
  40b548:	ldr	x0, [sp, #64]
  40b54c:	ldr	x0, [x0]
  40b550:	cmp	x0, #0x0
  40b554:	b.eq	40b578 <__fxstatat@plt+0x9c58>  // b.none
  40b558:	ldr	x0, [sp, #64]
  40b55c:	ldr	x1, [x0, #8]
  40b560:	ldr	x0, [sp, #80]
  40b564:	str	x1, [x0, #8]
  40b568:	ldr	x0, [sp, #64]
  40b56c:	ldr	x1, [sp, #80]
  40b570:	str	x1, [x0, #8]
  40b574:	b	40b5a4 <__fxstatat@plt+0x9c84>
  40b578:	ldr	x0, [sp, #64]
  40b57c:	ldr	x1, [sp, #72]
  40b580:	str	x1, [x0]
  40b584:	ldr	x0, [sp, #40]
  40b588:	ldr	x0, [x0, #24]
  40b58c:	add	x1, x0, #0x1
  40b590:	ldr	x0, [sp, #40]
  40b594:	str	x1, [x0, #24]
  40b598:	ldr	x1, [sp, #80]
  40b59c:	ldr	x0, [sp, #40]
  40b5a0:	bl	40b2f0 <__fxstatat@plt+0x99d0>
  40b5a4:	ldr	x0, [sp, #48]
  40b5a8:	str	x0, [sp, #80]
  40b5ac:	ldr	x0, [sp, #80]
  40b5b0:	cmp	x0, #0x0
  40b5b4:	b.ne	40b520 <__fxstatat@plt+0x9c00>  // b.any
  40b5b8:	ldr	x0, [sp, #88]
  40b5bc:	ldr	x0, [x0]
  40b5c0:	str	x0, [sp, #72]
  40b5c4:	ldr	x0, [sp, #88]
  40b5c8:	str	xzr, [x0, #8]
  40b5cc:	ldrb	w0, [sp, #31]
  40b5d0:	cmp	w0, #0x0
  40b5d4:	b.ne	40b684 <__fxstatat@plt+0x9d64>  // b.any
  40b5d8:	ldr	x1, [sp, #72]
  40b5dc:	ldr	x0, [sp, #40]
  40b5e0:	bl	40a6c0 <__fxstatat@plt+0x8da0>
  40b5e4:	str	x0, [sp, #64]
  40b5e8:	ldr	x0, [sp, #64]
  40b5ec:	ldr	x0, [x0]
  40b5f0:	cmp	x0, #0x0
  40b5f4:	b.eq	40b644 <__fxstatat@plt+0x9d24>  // b.none
  40b5f8:	ldr	x0, [sp, #40]
  40b5fc:	bl	40b29c <__fxstatat@plt+0x997c>
  40b600:	str	x0, [sp, #56]
  40b604:	ldr	x0, [sp, #56]
  40b608:	cmp	x0, #0x0
  40b60c:	b.ne	40b618 <__fxstatat@plt+0x9cf8>  // b.any
  40b610:	mov	w0, #0x0                   	// #0
  40b614:	b	40b6ac <__fxstatat@plt+0x9d8c>
  40b618:	ldr	x0, [sp, #56]
  40b61c:	ldr	x1, [sp, #72]
  40b620:	str	x1, [x0]
  40b624:	ldr	x0, [sp, #64]
  40b628:	ldr	x1, [x0, #8]
  40b62c:	ldr	x0, [sp, #56]
  40b630:	str	x1, [x0, #8]
  40b634:	ldr	x0, [sp, #64]
  40b638:	ldr	x1, [sp, #56]
  40b63c:	str	x1, [x0, #8]
  40b640:	b	40b664 <__fxstatat@plt+0x9d44>
  40b644:	ldr	x0, [sp, #64]
  40b648:	ldr	x1, [sp, #72]
  40b64c:	str	x1, [x0]
  40b650:	ldr	x0, [sp, #40]
  40b654:	ldr	x0, [x0, #24]
  40b658:	add	x1, x0, #0x1
  40b65c:	ldr	x0, [sp, #40]
  40b660:	str	x1, [x0, #24]
  40b664:	ldr	x0, [sp, #88]
  40b668:	str	xzr, [x0]
  40b66c:	ldr	x0, [sp, #32]
  40b670:	ldr	x0, [x0, #24]
  40b674:	sub	x1, x0, #0x1
  40b678:	ldr	x0, [sp, #32]
  40b67c:	str	x1, [x0, #24]
  40b680:	b	40b688 <__fxstatat@plt+0x9d68>
  40b684:	nop
  40b688:	ldr	x0, [sp, #88]
  40b68c:	add	x0, x0, #0x10
  40b690:	str	x0, [sp, #88]
  40b694:	ldr	x0, [sp, #32]
  40b698:	ldr	x0, [x0, #8]
  40b69c:	ldr	x1, [sp, #88]
  40b6a0:	cmp	x1, x0
  40b6a4:	b.cc	40b500 <__fxstatat@plt+0x9be0>  // b.lo, b.ul, b.last
  40b6a8:	mov	w0, #0x1                   	// #1
  40b6ac:	ldp	x29, x30, [sp], #96
  40b6b0:	ret
  40b6b4:	stp	x29, x30, [sp, #-128]!
  40b6b8:	mov	x29, sp
  40b6bc:	str	x0, [sp, #24]
  40b6c0:	str	x1, [sp, #16]
  40b6c4:	ldr	x0, [sp, #24]
  40b6c8:	ldr	x0, [x0, #40]
  40b6cc:	mov	x1, x0
  40b6d0:	ldr	x0, [sp, #16]
  40b6d4:	bl	40add4 <__fxstatat@plt+0x94b4>
  40b6d8:	str	x0, [sp, #120]
  40b6dc:	ldr	x0, [sp, #120]
  40b6e0:	cmp	x0, #0x0
  40b6e4:	b.ne	40b6f0 <__fxstatat@plt+0x9dd0>  // b.any
  40b6e8:	mov	w0, #0x0                   	// #0
  40b6ec:	b	40b8b8 <__fxstatat@plt+0x9f98>
  40b6f0:	ldr	x0, [sp, #24]
  40b6f4:	ldr	x0, [x0, #16]
  40b6f8:	ldr	x1, [sp, #120]
  40b6fc:	cmp	x1, x0
  40b700:	b.ne	40b70c <__fxstatat@plt+0x9dec>  // b.any
  40b704:	mov	w0, #0x1                   	// #1
  40b708:	b	40b8b8 <__fxstatat@plt+0x9f98>
  40b70c:	add	x0, sp, #0x20
  40b710:	str	x0, [sp, #112]
  40b714:	mov	x1, #0x10                  	// #16
  40b718:	ldr	x0, [sp, #120]
  40b71c:	bl	4016d0 <calloc@plt>
  40b720:	mov	x1, x0
  40b724:	ldr	x0, [sp, #112]
  40b728:	str	x1, [x0]
  40b72c:	ldr	x0, [sp, #112]
  40b730:	ldr	x0, [x0]
  40b734:	cmp	x0, #0x0
  40b738:	b.ne	40b744 <__fxstatat@plt+0x9e24>  // b.any
  40b73c:	mov	w0, #0x0                   	// #0
  40b740:	b	40b8b8 <__fxstatat@plt+0x9f98>
  40b744:	ldr	x0, [sp, #112]
  40b748:	ldr	x1, [sp, #120]
  40b74c:	str	x1, [x0, #16]
  40b750:	ldr	x0, [sp, #112]
  40b754:	ldr	x1, [x0]
  40b758:	ldr	x0, [sp, #120]
  40b75c:	lsl	x0, x0, #4
  40b760:	add	x1, x1, x0
  40b764:	ldr	x0, [sp, #112]
  40b768:	str	x1, [x0, #8]
  40b76c:	ldr	x0, [sp, #112]
  40b770:	str	xzr, [x0, #24]
  40b774:	ldr	x0, [sp, #112]
  40b778:	str	xzr, [x0, #32]
  40b77c:	ldr	x0, [sp, #24]
  40b780:	ldr	x1, [x0, #40]
  40b784:	ldr	x0, [sp, #112]
  40b788:	str	x1, [x0, #40]
  40b78c:	ldr	x0, [sp, #24]
  40b790:	ldr	x1, [x0, #48]
  40b794:	ldr	x0, [sp, #112]
  40b798:	str	x1, [x0, #48]
  40b79c:	ldr	x0, [sp, #24]
  40b7a0:	ldr	x1, [x0, #56]
  40b7a4:	ldr	x0, [sp, #112]
  40b7a8:	str	x1, [x0, #56]
  40b7ac:	ldr	x0, [sp, #24]
  40b7b0:	ldr	x1, [x0, #64]
  40b7b4:	ldr	x0, [sp, #112]
  40b7b8:	str	x1, [x0, #64]
  40b7bc:	ldr	x0, [sp, #24]
  40b7c0:	ldr	x1, [x0, #72]
  40b7c4:	ldr	x0, [sp, #112]
  40b7c8:	str	x1, [x0, #72]
  40b7cc:	mov	w2, #0x0                   	// #0
  40b7d0:	ldr	x1, [sp, #24]
  40b7d4:	ldr	x0, [sp, #112]
  40b7d8:	bl	40b4dc <__fxstatat@plt+0x9bbc>
  40b7dc:	and	w0, w0, #0xff
  40b7e0:	cmp	w0, #0x0
  40b7e4:	b.eq	40b84c <__fxstatat@plt+0x9f2c>  // b.none
  40b7e8:	ldr	x0, [sp, #24]
  40b7ec:	ldr	x0, [x0]
  40b7f0:	bl	4017d0 <free@plt>
  40b7f4:	ldr	x0, [sp, #112]
  40b7f8:	ldr	x1, [x0]
  40b7fc:	ldr	x0, [sp, #24]
  40b800:	str	x1, [x0]
  40b804:	ldr	x0, [sp, #112]
  40b808:	ldr	x1, [x0, #8]
  40b80c:	ldr	x0, [sp, #24]
  40b810:	str	x1, [x0, #8]
  40b814:	ldr	x0, [sp, #112]
  40b818:	ldr	x1, [x0, #16]
  40b81c:	ldr	x0, [sp, #24]
  40b820:	str	x1, [x0, #16]
  40b824:	ldr	x0, [sp, #112]
  40b828:	ldr	x1, [x0, #24]
  40b82c:	ldr	x0, [sp, #24]
  40b830:	str	x1, [x0, #24]
  40b834:	ldr	x0, [sp, #112]
  40b838:	ldr	x1, [x0, #72]
  40b83c:	ldr	x0, [sp, #24]
  40b840:	str	x1, [x0, #72]
  40b844:	mov	w0, #0x1                   	// #1
  40b848:	b	40b8b8 <__fxstatat@plt+0x9f98>
  40b84c:	ldr	x0, [sp, #112]
  40b850:	ldr	x1, [x0, #72]
  40b854:	ldr	x0, [sp, #24]
  40b858:	str	x1, [x0, #72]
  40b85c:	mov	w2, #0x1                   	// #1
  40b860:	ldr	x1, [sp, #112]
  40b864:	ldr	x0, [sp, #24]
  40b868:	bl	40b4dc <__fxstatat@plt+0x9bbc>
  40b86c:	and	w0, w0, #0xff
  40b870:	eor	w0, w0, #0x1
  40b874:	and	w0, w0, #0xff
  40b878:	cmp	w0, #0x0
  40b87c:	b.ne	40b8a4 <__fxstatat@plt+0x9f84>  // b.any
  40b880:	mov	w2, #0x0                   	// #0
  40b884:	ldr	x1, [sp, #112]
  40b888:	ldr	x0, [sp, #24]
  40b88c:	bl	40b4dc <__fxstatat@plt+0x9bbc>
  40b890:	and	w0, w0, #0xff
  40b894:	eor	w0, w0, #0x1
  40b898:	and	w0, w0, #0xff
  40b89c:	cmp	w0, #0x0
  40b8a0:	b.eq	40b8a8 <__fxstatat@plt+0x9f88>  // b.none
  40b8a4:	bl	401750 <abort@plt>
  40b8a8:	ldr	x0, [sp, #112]
  40b8ac:	ldr	x0, [x0]
  40b8b0:	bl	4017d0 <free@plt>
  40b8b4:	mov	w0, #0x0                   	// #0
  40b8b8:	ldp	x29, x30, [sp], #128
  40b8bc:	ret
  40b8c0:	stp	x29, x30, [sp, #-96]!
  40b8c4:	mov	x29, sp
  40b8c8:	str	x0, [sp, #40]
  40b8cc:	str	x1, [sp, #32]
  40b8d0:	str	x2, [sp, #24]
  40b8d4:	ldr	x0, [sp, #32]
  40b8d8:	cmp	x0, #0x0
  40b8dc:	b.ne	40b8e4 <__fxstatat@plt+0x9fc4>  // b.any
  40b8e0:	bl	401750 <abort@plt>
  40b8e4:	add	x0, sp, #0x38
  40b8e8:	mov	w3, #0x0                   	// #0
  40b8ec:	mov	x2, x0
  40b8f0:	ldr	x1, [sp, #32]
  40b8f4:	ldr	x0, [sp, #40]
  40b8f8:	bl	40b32c <__fxstatat@plt+0x9a0c>
  40b8fc:	str	x0, [sp, #88]
  40b900:	ldr	x0, [sp, #88]
  40b904:	cmp	x0, #0x0
  40b908:	b.eq	40b92c <__fxstatat@plt+0xa00c>  // b.none
  40b90c:	ldr	x0, [sp, #24]
  40b910:	cmp	x0, #0x0
  40b914:	b.eq	40b924 <__fxstatat@plt+0xa004>  // b.none
  40b918:	ldr	x0, [sp, #24]
  40b91c:	ldr	x1, [sp, #88]
  40b920:	str	x1, [x0]
  40b924:	mov	w0, #0x0                   	// #0
  40b928:	b	40bb10 <__fxstatat@plt+0xa1f0>
  40b92c:	ldr	x0, [sp, #40]
  40b930:	ldr	x0, [x0, #24]
  40b934:	ucvtf	s1, x0
  40b938:	ldr	x0, [sp, #40]
  40b93c:	ldr	x0, [x0, #40]
  40b940:	ldr	s2, [x0, #8]
  40b944:	ldr	x0, [sp, #40]
  40b948:	ldr	x0, [x0, #16]
  40b94c:	ucvtf	s0, x0
  40b950:	fmul	s0, s2, s0
  40b954:	fcmpe	s1, s0
  40b958:	b.le	40ba64 <__fxstatat@plt+0xa144>
  40b95c:	ldr	x0, [sp, #40]
  40b960:	bl	40acc0 <__fxstatat@plt+0x93a0>
  40b964:	ldr	x0, [sp, #40]
  40b968:	ldr	x0, [x0, #24]
  40b96c:	ucvtf	s1, x0
  40b970:	ldr	x0, [sp, #40]
  40b974:	ldr	x0, [x0, #40]
  40b978:	ldr	s2, [x0, #8]
  40b97c:	ldr	x0, [sp, #40]
  40b980:	ldr	x0, [x0, #16]
  40b984:	ucvtf	s0, x0
  40b988:	fmul	s0, s2, s0
  40b98c:	fcmpe	s1, s0
  40b990:	b.le	40ba64 <__fxstatat@plt+0xa144>
  40b994:	ldr	x0, [sp, #40]
  40b998:	ldr	x0, [x0, #40]
  40b99c:	str	x0, [sp, #80]
  40b9a0:	ldr	x0, [sp, #80]
  40b9a4:	ldrb	w0, [x0, #16]
  40b9a8:	cmp	w0, #0x0
  40b9ac:	b.eq	40b9cc <__fxstatat@plt+0xa0ac>  // b.none
  40b9b0:	ldr	x0, [sp, #40]
  40b9b4:	ldr	x0, [x0, #16]
  40b9b8:	ucvtf	s1, x0
  40b9bc:	ldr	x0, [sp, #80]
  40b9c0:	ldr	s0, [x0, #12]
  40b9c4:	fmul	s0, s1, s0
  40b9c8:	b	40b9f0 <__fxstatat@plt+0xa0d0>
  40b9cc:	ldr	x0, [sp, #40]
  40b9d0:	ldr	x0, [x0, #16]
  40b9d4:	ucvtf	s1, x0
  40b9d8:	ldr	x0, [sp, #80]
  40b9dc:	ldr	s0, [x0, #12]
  40b9e0:	fmul	s1, s1, s0
  40b9e4:	ldr	x0, [sp, #80]
  40b9e8:	ldr	s0, [x0, #8]
  40b9ec:	fmul	s0, s1, s0
  40b9f0:	str	s0, [sp, #76]
  40b9f4:	ldr	s0, [sp, #76]
  40b9f8:	mov	w0, #0x5f800000            	// #1602224128
  40b9fc:	fmov	s1, w0
  40ba00:	fcmpe	s0, s1
  40ba04:	b.lt	40ba10 <__fxstatat@plt+0xa0f0>  // b.tstop
  40ba08:	mov	w0, #0xffffffff            	// #-1
  40ba0c:	b	40bb10 <__fxstatat@plt+0xa1f0>
  40ba10:	ldr	s0, [sp, #76]
  40ba14:	fcvtzu	x0, s0
  40ba18:	mov	x1, x0
  40ba1c:	ldr	x0, [sp, #40]
  40ba20:	bl	40b6b4 <__fxstatat@plt+0x9d94>
  40ba24:	and	w0, w0, #0xff
  40ba28:	eor	w0, w0, #0x1
  40ba2c:	and	w0, w0, #0xff
  40ba30:	cmp	w0, #0x0
  40ba34:	b.eq	40ba40 <__fxstatat@plt+0xa120>  // b.none
  40ba38:	mov	w0, #0xffffffff            	// #-1
  40ba3c:	b	40bb10 <__fxstatat@plt+0xa1f0>
  40ba40:	add	x0, sp, #0x38
  40ba44:	mov	w3, #0x0                   	// #0
  40ba48:	mov	x2, x0
  40ba4c:	ldr	x1, [sp, #32]
  40ba50:	ldr	x0, [sp, #40]
  40ba54:	bl	40b32c <__fxstatat@plt+0x9a0c>
  40ba58:	cmp	x0, #0x0
  40ba5c:	b.eq	40ba64 <__fxstatat@plt+0xa144>  // b.none
  40ba60:	bl	401750 <abort@plt>
  40ba64:	ldr	x0, [sp, #56]
  40ba68:	ldr	x0, [x0]
  40ba6c:	cmp	x0, #0x0
  40ba70:	b.eq	40bad8 <__fxstatat@plt+0xa1b8>  // b.none
  40ba74:	ldr	x0, [sp, #40]
  40ba78:	bl	40b29c <__fxstatat@plt+0x997c>
  40ba7c:	str	x0, [sp, #64]
  40ba80:	ldr	x0, [sp, #64]
  40ba84:	cmp	x0, #0x0
  40ba88:	b.ne	40ba94 <__fxstatat@plt+0xa174>  // b.any
  40ba8c:	mov	w0, #0xffffffff            	// #-1
  40ba90:	b	40bb10 <__fxstatat@plt+0xa1f0>
  40ba94:	ldr	x0, [sp, #64]
  40ba98:	ldr	x1, [sp, #32]
  40ba9c:	str	x1, [x0]
  40baa0:	ldr	x0, [sp, #56]
  40baa4:	ldr	x1, [x0, #8]
  40baa8:	ldr	x0, [sp, #64]
  40baac:	str	x1, [x0, #8]
  40bab0:	ldr	x0, [sp, #56]
  40bab4:	ldr	x1, [sp, #64]
  40bab8:	str	x1, [x0, #8]
  40babc:	ldr	x0, [sp, #40]
  40bac0:	ldr	x0, [x0, #32]
  40bac4:	add	x1, x0, #0x1
  40bac8:	ldr	x0, [sp, #40]
  40bacc:	str	x1, [x0, #32]
  40bad0:	mov	w0, #0x1                   	// #1
  40bad4:	b	40bb10 <__fxstatat@plt+0xa1f0>
  40bad8:	ldr	x0, [sp, #56]
  40badc:	ldr	x1, [sp, #32]
  40bae0:	str	x1, [x0]
  40bae4:	ldr	x0, [sp, #40]
  40bae8:	ldr	x0, [x0, #32]
  40baec:	add	x1, x0, #0x1
  40baf0:	ldr	x0, [sp, #40]
  40baf4:	str	x1, [x0, #32]
  40baf8:	ldr	x0, [sp, #40]
  40bafc:	ldr	x0, [x0, #24]
  40bb00:	add	x1, x0, #0x1
  40bb04:	ldr	x0, [sp, #40]
  40bb08:	str	x1, [x0, #24]
  40bb0c:	mov	w0, #0x1                   	// #1
  40bb10:	ldp	x29, x30, [sp], #96
  40bb14:	ret
  40bb18:	stp	x29, x30, [sp, #-48]!
  40bb1c:	mov	x29, sp
  40bb20:	str	x0, [sp, #24]
  40bb24:	str	x1, [sp, #16]
  40bb28:	add	x0, sp, #0x20
  40bb2c:	mov	x2, x0
  40bb30:	ldr	x1, [sp, #16]
  40bb34:	ldr	x0, [sp, #24]
  40bb38:	bl	40b8c0 <__fxstatat@plt+0x9fa0>
  40bb3c:	str	w0, [sp, #44]
  40bb40:	ldr	w0, [sp, #44]
  40bb44:	cmn	w0, #0x1
  40bb48:	b.eq	40bb68 <__fxstatat@plt+0xa248>  // b.none
  40bb4c:	ldr	w0, [sp, #44]
  40bb50:	cmp	w0, #0x0
  40bb54:	b.ne	40bb60 <__fxstatat@plt+0xa240>  // b.any
  40bb58:	ldr	x0, [sp, #32]
  40bb5c:	b	40bb6c <__fxstatat@plt+0xa24c>
  40bb60:	ldr	x0, [sp, #16]
  40bb64:	b	40bb6c <__fxstatat@plt+0xa24c>
  40bb68:	mov	x0, #0x0                   	// #0
  40bb6c:	ldp	x29, x30, [sp], #48
  40bb70:	ret
  40bb74:	stp	x29, x30, [sp, #-80]!
  40bb78:	mov	x29, sp
  40bb7c:	str	x0, [sp, #24]
  40bb80:	str	x1, [sp, #16]
  40bb84:	add	x0, sp, #0x20
  40bb88:	mov	w3, #0x1                   	// #1
  40bb8c:	mov	x2, x0
  40bb90:	ldr	x1, [sp, #16]
  40bb94:	ldr	x0, [sp, #24]
  40bb98:	bl	40b32c <__fxstatat@plt+0x9a0c>
  40bb9c:	str	x0, [sp, #64]
  40bba0:	ldr	x0, [sp, #64]
  40bba4:	cmp	x0, #0x0
  40bba8:	b.ne	40bbb4 <__fxstatat@plt+0xa294>  // b.any
  40bbac:	mov	x0, #0x0                   	// #0
  40bbb0:	b	40bd20 <__fxstatat@plt+0xa400>
  40bbb4:	ldr	x0, [sp, #24]
  40bbb8:	ldr	x0, [x0, #32]
  40bbbc:	sub	x1, x0, #0x1
  40bbc0:	ldr	x0, [sp, #24]
  40bbc4:	str	x1, [x0, #32]
  40bbc8:	ldr	x0, [sp, #32]
  40bbcc:	ldr	x0, [x0]
  40bbd0:	cmp	x0, #0x0
  40bbd4:	b.ne	40bd1c <__fxstatat@plt+0xa3fc>  // b.any
  40bbd8:	ldr	x0, [sp, #24]
  40bbdc:	ldr	x0, [x0, #24]
  40bbe0:	sub	x1, x0, #0x1
  40bbe4:	ldr	x0, [sp, #24]
  40bbe8:	str	x1, [x0, #24]
  40bbec:	ldr	x0, [sp, #24]
  40bbf0:	ldr	x0, [x0, #24]
  40bbf4:	ucvtf	s1, x0
  40bbf8:	ldr	x0, [sp, #24]
  40bbfc:	ldr	x0, [x0, #40]
  40bc00:	ldr	s2, [x0]
  40bc04:	ldr	x0, [sp, #24]
  40bc08:	ldr	x0, [x0, #16]
  40bc0c:	ucvtf	s0, x0
  40bc10:	fmul	s0, s2, s0
  40bc14:	fcmpe	s1, s0
  40bc18:	b.pl	40bd1c <__fxstatat@plt+0xa3fc>  // b.nfrst
  40bc1c:	ldr	x0, [sp, #24]
  40bc20:	bl	40acc0 <__fxstatat@plt+0x93a0>
  40bc24:	ldr	x0, [sp, #24]
  40bc28:	ldr	x0, [x0, #24]
  40bc2c:	ucvtf	s1, x0
  40bc30:	ldr	x0, [sp, #24]
  40bc34:	ldr	x0, [x0, #40]
  40bc38:	ldr	s2, [x0]
  40bc3c:	ldr	x0, [sp, #24]
  40bc40:	ldr	x0, [x0, #16]
  40bc44:	ucvtf	s0, x0
  40bc48:	fmul	s0, s2, s0
  40bc4c:	fcmpe	s1, s0
  40bc50:	b.pl	40bd1c <__fxstatat@plt+0xa3fc>  // b.nfrst
  40bc54:	ldr	x0, [sp, #24]
  40bc58:	ldr	x0, [x0, #40]
  40bc5c:	str	x0, [sp, #56]
  40bc60:	ldr	x0, [sp, #56]
  40bc64:	ldrb	w0, [x0, #16]
  40bc68:	cmp	w0, #0x0
  40bc6c:	b.eq	40bc90 <__fxstatat@plt+0xa370>  // b.none
  40bc70:	ldr	x0, [sp, #24]
  40bc74:	ldr	x0, [x0, #16]
  40bc78:	ucvtf	s1, x0
  40bc7c:	ldr	x0, [sp, #56]
  40bc80:	ldr	s0, [x0, #4]
  40bc84:	fmul	s0, s1, s0
  40bc88:	fcvtzu	x0, s0
  40bc8c:	b	40bcb8 <__fxstatat@plt+0xa398>
  40bc90:	ldr	x0, [sp, #24]
  40bc94:	ldr	x0, [x0, #16]
  40bc98:	ucvtf	s1, x0
  40bc9c:	ldr	x0, [sp, #56]
  40bca0:	ldr	s0, [x0, #4]
  40bca4:	fmul	s1, s1, s0
  40bca8:	ldr	x0, [sp, #56]
  40bcac:	ldr	s0, [x0, #8]
  40bcb0:	fmul	s0, s1, s0
  40bcb4:	fcvtzu	x0, s0
  40bcb8:	str	x0, [sp, #48]
  40bcbc:	ldr	x1, [sp, #48]
  40bcc0:	ldr	x0, [sp, #24]
  40bcc4:	bl	40b6b4 <__fxstatat@plt+0x9d94>
  40bcc8:	and	w0, w0, #0xff
  40bccc:	eor	w0, w0, #0x1
  40bcd0:	and	w0, w0, #0xff
  40bcd4:	cmp	w0, #0x0
  40bcd8:	b.eq	40bd1c <__fxstatat@plt+0xa3fc>  // b.none
  40bcdc:	ldr	x0, [sp, #24]
  40bce0:	ldr	x0, [x0, #72]
  40bce4:	str	x0, [sp, #72]
  40bce8:	b	40bd08 <__fxstatat@plt+0xa3e8>
  40bcec:	ldr	x0, [sp, #72]
  40bcf0:	ldr	x0, [x0, #8]
  40bcf4:	str	x0, [sp, #40]
  40bcf8:	ldr	x0, [sp, #72]
  40bcfc:	bl	4017d0 <free@plt>
  40bd00:	ldr	x0, [sp, #40]
  40bd04:	str	x0, [sp, #72]
  40bd08:	ldr	x0, [sp, #72]
  40bd0c:	cmp	x0, #0x0
  40bd10:	b.ne	40bcec <__fxstatat@plt+0xa3cc>  // b.any
  40bd14:	ldr	x0, [sp, #24]
  40bd18:	str	xzr, [x0, #72]
  40bd1c:	ldr	x0, [sp, #64]
  40bd20:	ldp	x29, x30, [sp], #80
  40bd24:	ret
  40bd28:	sub	sp, sp, #0x20
  40bd2c:	str	x0, [sp, #8]
  40bd30:	str	w1, [sp, #4]
  40bd34:	ldr	x0, [sp, #8]
  40bd38:	mov	w1, #0x1                   	// #1
  40bd3c:	strb	w1, [x0, #28]
  40bd40:	ldr	x0, [sp, #8]
  40bd44:	str	wzr, [x0, #20]
  40bd48:	ldr	x0, [sp, #8]
  40bd4c:	str	wzr, [x0, #24]
  40bd50:	str	wzr, [sp, #28]
  40bd54:	b	40bd74 <__fxstatat@plt+0xa454>
  40bd58:	ldr	x0, [sp, #8]
  40bd5c:	ldrsw	x1, [sp, #28]
  40bd60:	ldr	w2, [sp, #4]
  40bd64:	str	w2, [x0, x1, lsl #2]
  40bd68:	ldr	w0, [sp, #28]
  40bd6c:	add	w0, w0, #0x1
  40bd70:	str	w0, [sp, #28]
  40bd74:	ldr	w0, [sp, #28]
  40bd78:	cmp	w0, #0x3
  40bd7c:	b.le	40bd58 <__fxstatat@plt+0xa438>
  40bd80:	ldr	x0, [sp, #8]
  40bd84:	ldr	w1, [sp, #4]
  40bd88:	str	w1, [x0, #16]
  40bd8c:	nop
  40bd90:	add	sp, sp, #0x20
  40bd94:	ret
  40bd98:	sub	sp, sp, #0x10
  40bd9c:	str	x0, [sp, #8]
  40bda0:	ldr	x0, [sp, #8]
  40bda4:	ldrb	w0, [x0, #28]
  40bda8:	add	sp, sp, #0x10
  40bdac:	ret
  40bdb0:	sub	sp, sp, #0x20
  40bdb4:	str	x0, [sp, #8]
  40bdb8:	str	w1, [sp, #4]
  40bdbc:	ldr	x0, [sp, #8]
  40bdc0:	ldr	w0, [x0, #20]
  40bdc4:	ldr	x1, [sp, #8]
  40bdc8:	ldrb	w1, [x1, #28]
  40bdcc:	eor	w1, w1, #0x1
  40bdd0:	and	w1, w1, #0xff
  40bdd4:	add	w0, w0, w1
  40bdd8:	and	w0, w0, #0x3
  40bddc:	str	w0, [sp, #28]
  40bde0:	ldr	x0, [sp, #8]
  40bde4:	ldr	w1, [sp, #28]
  40bde8:	ldr	w0, [x0, x1, lsl #2]
  40bdec:	str	w0, [sp, #24]
  40bdf0:	ldr	x0, [sp, #8]
  40bdf4:	ldr	w1, [sp, #28]
  40bdf8:	ldr	w2, [sp, #4]
  40bdfc:	str	w2, [x0, x1, lsl #2]
  40be00:	ldr	x0, [sp, #8]
  40be04:	ldr	w1, [sp, #28]
  40be08:	str	w1, [x0, #20]
  40be0c:	ldr	x0, [sp, #8]
  40be10:	ldr	w0, [x0, #24]
  40be14:	ldr	w1, [sp, #28]
  40be18:	cmp	w1, w0
  40be1c:	b.ne	40be48 <__fxstatat@plt+0xa528>  // b.any
  40be20:	ldr	x0, [sp, #8]
  40be24:	ldr	w0, [x0, #24]
  40be28:	ldr	x1, [sp, #8]
  40be2c:	ldrb	w1, [x1, #28]
  40be30:	eor	w1, w1, #0x1
  40be34:	and	w1, w1, #0xff
  40be38:	add	w0, w0, w1
  40be3c:	and	w1, w0, #0x3
  40be40:	ldr	x0, [sp, #8]
  40be44:	str	w1, [x0, #24]
  40be48:	ldr	x0, [sp, #8]
  40be4c:	strb	wzr, [x0, #28]
  40be50:	ldr	w0, [sp, #24]
  40be54:	add	sp, sp, #0x20
  40be58:	ret
  40be5c:	stp	x29, x30, [sp, #-48]!
  40be60:	mov	x29, sp
  40be64:	str	x0, [sp, #24]
  40be68:	ldr	x0, [sp, #24]
  40be6c:	bl	40bd98 <__fxstatat@plt+0xa478>
  40be70:	and	w0, w0, #0xff
  40be74:	cmp	w0, #0x0
  40be78:	b.eq	40be80 <__fxstatat@plt+0xa560>  // b.none
  40be7c:	bl	401750 <abort@plt>
  40be80:	ldr	x0, [sp, #24]
  40be84:	ldr	w1, [x0, #20]
  40be88:	ldr	x0, [sp, #24]
  40be8c:	mov	w1, w1
  40be90:	ldr	w0, [x0, x1, lsl #2]
  40be94:	str	w0, [sp, #44]
  40be98:	ldr	x0, [sp, #24]
  40be9c:	ldr	w1, [x0, #20]
  40bea0:	ldr	x0, [sp, #24]
  40bea4:	ldr	w2, [x0, #16]
  40bea8:	ldr	x0, [sp, #24]
  40beac:	mov	w1, w1
  40beb0:	str	w2, [x0, x1, lsl #2]
  40beb4:	ldr	x0, [sp, #24]
  40beb8:	ldr	w1, [x0, #20]
  40bebc:	ldr	x0, [sp, #24]
  40bec0:	ldr	w0, [x0, #24]
  40bec4:	cmp	w1, w0
  40bec8:	b.ne	40bedc <__fxstatat@plt+0xa5bc>  // b.any
  40becc:	ldr	x0, [sp, #24]
  40bed0:	mov	w1, #0x1                   	// #1
  40bed4:	strb	w1, [x0, #28]
  40bed8:	b	40bef4 <__fxstatat@plt+0xa5d4>
  40bedc:	ldr	x0, [sp, #24]
  40bee0:	ldr	w0, [x0, #20]
  40bee4:	add	w0, w0, #0x3
  40bee8:	and	w1, w0, #0x3
  40beec:	ldr	x0, [sp, #24]
  40bef0:	str	w1, [x0, #20]
  40bef4:	ldr	w0, [sp, #44]
  40bef8:	ldp	x29, x30, [sp], #48
  40befc:	ret
  40bf00:	stp	x29, x30, [sp, #-32]!
  40bf04:	mov	x29, sp
  40bf08:	mov	w0, #0xe                   	// #14
  40bf0c:	bl	401650 <nl_langinfo@plt>
  40bf10:	str	x0, [sp, #24]
  40bf14:	ldr	x0, [sp, #24]
  40bf18:	cmp	x0, #0x0
  40bf1c:	b.ne	40bf2c <__fxstatat@plt+0xa60c>  // b.any
  40bf20:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  40bf24:	add	x0, x0, #0x368
  40bf28:	str	x0, [sp, #24]
  40bf2c:	ldr	x0, [sp, #24]
  40bf30:	ldrb	w0, [x0]
  40bf34:	cmp	w0, #0x0
  40bf38:	b.ne	40bf48 <__fxstatat@plt+0xa628>  // b.any
  40bf3c:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  40bf40:	add	x0, x0, #0x370
  40bf44:	str	x0, [sp, #24]
  40bf48:	ldr	x0, [sp, #24]
  40bf4c:	ldp	x29, x30, [sp], #32
  40bf50:	ret
  40bf54:	stp	x29, x30, [sp, #-256]!
  40bf58:	mov	x29, sp
  40bf5c:	str	w0, [sp, #28]
  40bf60:	str	x1, [sp, #16]
  40bf64:	str	w2, [sp, #24]
  40bf68:	str	x3, [sp, #216]
  40bf6c:	str	x4, [sp, #224]
  40bf70:	str	x5, [sp, #232]
  40bf74:	str	x6, [sp, #240]
  40bf78:	str	x7, [sp, #248]
  40bf7c:	str	q0, [sp, #80]
  40bf80:	str	q1, [sp, #96]
  40bf84:	str	q2, [sp, #112]
  40bf88:	str	q3, [sp, #128]
  40bf8c:	str	q4, [sp, #144]
  40bf90:	str	q5, [sp, #160]
  40bf94:	str	q6, [sp, #176]
  40bf98:	str	q7, [sp, #192]
  40bf9c:	str	wzr, [sp, #76]
  40bfa0:	ldr	w0, [sp, #24]
  40bfa4:	and	w0, w0, #0x40
  40bfa8:	cmp	w0, #0x0
  40bfac:	b.eq	40c030 <__fxstatat@plt+0xa710>  // b.none
  40bfb0:	add	x0, sp, #0x100
  40bfb4:	str	x0, [sp, #40]
  40bfb8:	add	x0, sp, #0x100
  40bfbc:	str	x0, [sp, #48]
  40bfc0:	add	x0, sp, #0xd0
  40bfc4:	str	x0, [sp, #56]
  40bfc8:	mov	w0, #0xffffffd8            	// #-40
  40bfcc:	str	w0, [sp, #64]
  40bfd0:	mov	w0, #0xffffff80            	// #-128
  40bfd4:	str	w0, [sp, #68]
  40bfd8:	ldr	w1, [sp, #64]
  40bfdc:	ldr	x0, [sp, #40]
  40bfe0:	cmp	w1, #0x0
  40bfe4:	b.lt	40bff8 <__fxstatat@plt+0xa6d8>  // b.tstop
  40bfe8:	add	x1, x0, #0xb
  40bfec:	and	x1, x1, #0xfffffffffffffff8
  40bff0:	str	x1, [sp, #40]
  40bff4:	b	40c028 <__fxstatat@plt+0xa708>
  40bff8:	add	w2, w1, #0x8
  40bffc:	str	w2, [sp, #64]
  40c000:	ldr	w2, [sp, #64]
  40c004:	cmp	w2, #0x0
  40c008:	b.le	40c01c <__fxstatat@plt+0xa6fc>
  40c00c:	add	x1, x0, #0xb
  40c010:	and	x1, x1, #0xfffffffffffffff8
  40c014:	str	x1, [sp, #40]
  40c018:	b	40c028 <__fxstatat@plt+0xa708>
  40c01c:	ldr	x2, [sp, #48]
  40c020:	sxtw	x0, w1
  40c024:	add	x0, x2, x0
  40c028:	ldr	w0, [x0]
  40c02c:	str	w0, [sp, #76]
  40c030:	ldr	w3, [sp, #76]
  40c034:	ldr	w2, [sp, #24]
  40c038:	ldr	x1, [sp, #16]
  40c03c:	ldr	w0, [sp, #28]
  40c040:	bl	401890 <openat@plt>
  40c044:	bl	40c0fc <__fxstatat@plt+0xa7dc>
  40c048:	ldp	x29, x30, [sp], #256
  40c04c:	ret
  40c050:	stp	x29, x30, [sp, #-80]!
  40c054:	mov	x29, sp
  40c058:	str	w0, [sp, #44]
  40c05c:	str	x1, [sp, #32]
  40c060:	str	w2, [sp, #40]
  40c064:	str	x3, [sp, #24]
  40c068:	ldr	w1, [sp, #40]
  40c06c:	mov	w0, #0x4900                	// #18688
  40c070:	movk	w0, #0x8, lsl #16
  40c074:	orr	w0, w1, w0
  40c078:	str	w0, [sp, #76]
  40c07c:	ldr	w2, [sp, #76]
  40c080:	ldr	x1, [sp, #32]
  40c084:	ldr	w0, [sp, #44]
  40c088:	bl	40bf54 <__fxstatat@plt+0xa634>
  40c08c:	str	w0, [sp, #72]
  40c090:	ldr	w0, [sp, #72]
  40c094:	cmp	w0, #0x0
  40c098:	b.ge	40c0a4 <__fxstatat@plt+0xa784>  // b.tcont
  40c09c:	mov	x0, #0x0                   	// #0
  40c0a0:	b	40c0f4 <__fxstatat@plt+0xa7d4>
  40c0a4:	ldr	w0, [sp, #72]
  40c0a8:	bl	401740 <fdopendir@plt>
  40c0ac:	str	x0, [sp, #64]
  40c0b0:	ldr	x0, [sp, #64]
  40c0b4:	cmp	x0, #0x0
  40c0b8:	b.eq	40c0cc <__fxstatat@plt+0xa7ac>  // b.none
  40c0bc:	ldr	x0, [sp, #24]
  40c0c0:	ldr	w1, [sp, #72]
  40c0c4:	str	w1, [x0]
  40c0c8:	b	40c0f0 <__fxstatat@plt+0xa7d0>
  40c0cc:	bl	4018c0 <__errno_location@plt>
  40c0d0:	ldr	w0, [x0]
  40c0d4:	str	w0, [sp, #60]
  40c0d8:	ldr	w0, [sp, #72]
  40c0dc:	bl	401710 <close@plt>
  40c0e0:	bl	4018c0 <__errno_location@plt>
  40c0e4:	mov	x1, x0
  40c0e8:	ldr	w0, [sp, #60]
  40c0ec:	str	w0, [x1]
  40c0f0:	ldr	x0, [sp, #64]
  40c0f4:	ldp	x29, x30, [sp], #80
  40c0f8:	ret
  40c0fc:	stp	x29, x30, [sp, #-48]!
  40c100:	mov	x29, sp
  40c104:	str	w0, [sp, #28]
  40c108:	ldr	w0, [sp, #28]
  40c10c:	cmp	w0, #0x0
  40c110:	b.lt	40c158 <__fxstatat@plt+0xa838>  // b.tstop
  40c114:	ldr	w0, [sp, #28]
  40c118:	cmp	w0, #0x2
  40c11c:	b.gt	40c158 <__fxstatat@plt+0xa838>
  40c120:	ldr	w0, [sp, #28]
  40c124:	bl	40cdd0 <__fxstatat@plt+0xb4b0>
  40c128:	str	w0, [sp, #44]
  40c12c:	bl	4018c0 <__errno_location@plt>
  40c130:	ldr	w0, [x0]
  40c134:	str	w0, [sp, #40]
  40c138:	ldr	w0, [sp, #28]
  40c13c:	bl	401710 <close@plt>
  40c140:	bl	4018c0 <__errno_location@plt>
  40c144:	mov	x1, x0
  40c148:	ldr	w0, [sp, #40]
  40c14c:	str	w0, [x1]
  40c150:	ldr	w0, [sp, #44]
  40c154:	str	w0, [sp, #28]
  40c158:	ldr	w0, [sp, #28]
  40c15c:	ldp	x29, x30, [sp], #48
  40c160:	ret
  40c164:	stp	x29, x30, [sp, #-48]!
  40c168:	mov	x29, sp
  40c16c:	str	x0, [sp, #24]
  40c170:	str	wzr, [sp, #44]
  40c174:	str	wzr, [sp, #40]
  40c178:	ldr	x0, [sp, #24]
  40c17c:	bl	401630 <fileno@plt>
  40c180:	str	w0, [sp, #36]
  40c184:	ldr	w0, [sp, #36]
  40c188:	cmp	w0, #0x0
  40c18c:	b.ge	40c19c <__fxstatat@plt+0xa87c>  // b.tcont
  40c190:	ldr	x0, [sp, #24]
  40c194:	bl	401640 <fclose@plt>
  40c198:	b	40c218 <__fxstatat@plt+0xa8f8>
  40c19c:	ldr	x0, [sp, #24]
  40c1a0:	bl	401860 <__freading@plt>
  40c1a4:	cmp	w0, #0x0
  40c1a8:	b.eq	40c1c8 <__fxstatat@plt+0xa8a8>  // b.none
  40c1ac:	ldr	x0, [sp, #24]
  40c1b0:	bl	401630 <fileno@plt>
  40c1b4:	mov	w2, #0x1                   	// #1
  40c1b8:	mov	x1, #0x0                   	// #0
  40c1bc:	bl	401610 <lseek@plt>
  40c1c0:	cmn	x0, #0x1
  40c1c4:	b.eq	40c1e4 <__fxstatat@plt+0xa8c4>  // b.none
  40c1c8:	ldr	x0, [sp, #24]
  40c1cc:	bl	40c704 <__fxstatat@plt+0xade4>
  40c1d0:	cmp	w0, #0x0
  40c1d4:	b.eq	40c1e4 <__fxstatat@plt+0xa8c4>  // b.none
  40c1d8:	bl	4018c0 <__errno_location@plt>
  40c1dc:	ldr	w0, [x0]
  40c1e0:	str	w0, [sp, #44]
  40c1e4:	ldr	x0, [sp, #24]
  40c1e8:	bl	401640 <fclose@plt>
  40c1ec:	str	w0, [sp, #40]
  40c1f0:	ldr	w0, [sp, #44]
  40c1f4:	cmp	w0, #0x0
  40c1f8:	b.eq	40c214 <__fxstatat@plt+0xa8f4>  // b.none
  40c1fc:	bl	4018c0 <__errno_location@plt>
  40c200:	mov	x1, x0
  40c204:	ldr	w0, [sp, #44]
  40c208:	str	w0, [x1]
  40c20c:	mov	w0, #0xffffffff            	// #-1
  40c210:	str	w0, [sp, #40]
  40c214:	ldr	w0, [sp, #40]
  40c218:	ldp	x29, x30, [sp], #48
  40c21c:	ret
  40c220:	stp	x29, x30, [sp, #-272]!
  40c224:	mov	x29, sp
  40c228:	str	w0, [sp, #28]
  40c22c:	str	w1, [sp, #24]
  40c230:	str	x2, [sp, #224]
  40c234:	str	x3, [sp, #232]
  40c238:	str	x4, [sp, #240]
  40c23c:	str	x5, [sp, #248]
  40c240:	str	x6, [sp, #256]
  40c244:	str	x7, [sp, #264]
  40c248:	str	q0, [sp, #96]
  40c24c:	str	q1, [sp, #112]
  40c250:	str	q2, [sp, #128]
  40c254:	str	q3, [sp, #144]
  40c258:	str	q4, [sp, #160]
  40c25c:	str	q5, [sp, #176]
  40c260:	str	q6, [sp, #192]
  40c264:	str	q7, [sp, #208]
  40c268:	mov	w0, #0xffffffff            	// #-1
  40c26c:	str	w0, [sp, #92]
  40c270:	add	x0, sp, #0x110
  40c274:	str	x0, [sp, #40]
  40c278:	add	x0, sp, #0x110
  40c27c:	str	x0, [sp, #48]
  40c280:	add	x0, sp, #0xe0
  40c284:	str	x0, [sp, #56]
  40c288:	mov	w0, #0xffffffd0            	// #-48
  40c28c:	str	w0, [sp, #64]
  40c290:	mov	w0, #0xffffff80            	// #-128
  40c294:	str	w0, [sp, #68]
  40c298:	ldr	w0, [sp, #24]
  40c29c:	cmp	w0, #0x0
  40c2a0:	b.eq	40c2b4 <__fxstatat@plt+0xa994>  // b.none
  40c2a4:	ldr	w0, [sp, #24]
  40c2a8:	cmp	w0, #0x406
  40c2ac:	b.eq	40c320 <__fxstatat@plt+0xaa00>  // b.none
  40c2b0:	b	40c38c <__fxstatat@plt+0xaa6c>
  40c2b4:	ldr	w1, [sp, #64]
  40c2b8:	ldr	x0, [sp, #40]
  40c2bc:	cmp	w1, #0x0
  40c2c0:	b.lt	40c2d4 <__fxstatat@plt+0xa9b4>  // b.tstop
  40c2c4:	add	x1, x0, #0xb
  40c2c8:	and	x1, x1, #0xfffffffffffffff8
  40c2cc:	str	x1, [sp, #40]
  40c2d0:	b	40c304 <__fxstatat@plt+0xa9e4>
  40c2d4:	add	w2, w1, #0x8
  40c2d8:	str	w2, [sp, #64]
  40c2dc:	ldr	w2, [sp, #64]
  40c2e0:	cmp	w2, #0x0
  40c2e4:	b.le	40c2f8 <__fxstatat@plt+0xa9d8>
  40c2e8:	add	x1, x0, #0xb
  40c2ec:	and	x1, x1, #0xfffffffffffffff8
  40c2f0:	str	x1, [sp, #40]
  40c2f4:	b	40c304 <__fxstatat@plt+0xa9e4>
  40c2f8:	ldr	x2, [sp, #48]
  40c2fc:	sxtw	x0, w1
  40c300:	add	x0, x2, x0
  40c304:	ldr	w0, [x0]
  40c308:	str	w0, [sp, #84]
  40c30c:	ldr	w1, [sp, #84]
  40c310:	ldr	w0, [sp, #28]
  40c314:	bl	40c55c <__fxstatat@plt+0xac3c>
  40c318:	str	w0, [sp, #92]
  40c31c:	b	40c550 <__fxstatat@plt+0xac30>
  40c320:	ldr	w1, [sp, #64]
  40c324:	ldr	x0, [sp, #40]
  40c328:	cmp	w1, #0x0
  40c32c:	b.lt	40c340 <__fxstatat@plt+0xaa20>  // b.tstop
  40c330:	add	x1, x0, #0xb
  40c334:	and	x1, x1, #0xfffffffffffffff8
  40c338:	str	x1, [sp, #40]
  40c33c:	b	40c370 <__fxstatat@plt+0xaa50>
  40c340:	add	w2, w1, #0x8
  40c344:	str	w2, [sp, #64]
  40c348:	ldr	w2, [sp, #64]
  40c34c:	cmp	w2, #0x0
  40c350:	b.le	40c364 <__fxstatat@plt+0xaa44>
  40c354:	add	x1, x0, #0xb
  40c358:	and	x1, x1, #0xfffffffffffffff8
  40c35c:	str	x1, [sp, #40]
  40c360:	b	40c370 <__fxstatat@plt+0xaa50>
  40c364:	ldr	x2, [sp, #48]
  40c368:	sxtw	x0, w1
  40c36c:	add	x0, x2, x0
  40c370:	ldr	w0, [x0]
  40c374:	str	w0, [sp, #88]
  40c378:	ldr	w1, [sp, #88]
  40c37c:	ldr	w0, [sp, #28]
  40c380:	bl	40c58c <__fxstatat@plt+0xac6c>
  40c384:	str	w0, [sp, #92]
  40c388:	b	40c550 <__fxstatat@plt+0xac30>
  40c38c:	ldr	w0, [sp, #24]
  40c390:	cmp	w0, #0xb
  40c394:	b.gt	40c43c <__fxstatat@plt+0xab1c>
  40c398:	ldr	w0, [sp, #24]
  40c39c:	cmp	w0, #0x0
  40c3a0:	b.ge	40c3f4 <__fxstatat@plt+0xaad4>  // b.tcont
  40c3a4:	b	40c4dc <__fxstatat@plt+0xabbc>
  40c3a8:	ldr	w0, [sp, #24]
  40c3ac:	sub	w0, w0, #0x400
  40c3b0:	mov	x1, #0x1                   	// #1
  40c3b4:	lsl	x0, x1, x0
  40c3b8:	mov	x1, #0x2c5                 	// #709
  40c3bc:	and	x1, x0, x1
  40c3c0:	cmp	x1, #0x0
  40c3c4:	cset	w1, ne  // ne = any
  40c3c8:	and	w1, w1, #0xff
  40c3cc:	cmp	w1, #0x0
  40c3d0:	b.ne	40c46c <__fxstatat@plt+0xab4c>  // b.any
  40c3d4:	mov	x1, #0x502                 	// #1282
  40c3d8:	and	x0, x0, x1
  40c3dc:	cmp	x0, #0x0
  40c3e0:	cset	w0, ne  // ne = any
  40c3e4:	and	w0, w0, #0xff
  40c3e8:	cmp	w0, #0x0
  40c3ec:	b.ne	40c458 <__fxstatat@plt+0xab38>  // b.any
  40c3f0:	b	40c4dc <__fxstatat@plt+0xabbc>
  40c3f4:	ldr	w0, [sp, #24]
  40c3f8:	mov	x1, #0x1                   	// #1
  40c3fc:	lsl	x0, x1, x0
  40c400:	mov	x1, #0x515                 	// #1301
  40c404:	and	x1, x0, x1
  40c408:	cmp	x1, #0x0
  40c40c:	cset	w1, ne  // ne = any
  40c410:	and	w1, w1, #0xff
  40c414:	cmp	w1, #0x0
  40c418:	b.ne	40c46c <__fxstatat@plt+0xab4c>  // b.any
  40c41c:	mov	x1, #0xa0a                 	// #2570
  40c420:	and	x0, x0, x1
  40c424:	cmp	x0, #0x0
  40c428:	cset	w0, ne  // ne = any
  40c42c:	and	w0, w0, #0xff
  40c430:	cmp	w0, #0x0
  40c434:	b.ne	40c458 <__fxstatat@plt+0xab38>  // b.any
  40c438:	b	40c4dc <__fxstatat@plt+0xabbc>
  40c43c:	ldr	w0, [sp, #24]
  40c440:	cmp	w0, #0x40a
  40c444:	b.gt	40c4dc <__fxstatat@plt+0xabbc>
  40c448:	ldr	w0, [sp, #24]
  40c44c:	cmp	w0, #0x400
  40c450:	b.ge	40c3a8 <__fxstatat@plt+0xaa88>  // b.tcont
  40c454:	b	40c4dc <__fxstatat@plt+0xabbc>
  40c458:	ldr	w1, [sp, #24]
  40c45c:	ldr	w0, [sp, #28]
  40c460:	bl	401800 <fcntl@plt>
  40c464:	str	w0, [sp, #92]
  40c468:	b	40c54c <__fxstatat@plt+0xac2c>
  40c46c:	ldr	w1, [sp, #64]
  40c470:	ldr	x0, [sp, #40]
  40c474:	cmp	w1, #0x0
  40c478:	b.lt	40c48c <__fxstatat@plt+0xab6c>  // b.tstop
  40c47c:	add	x1, x0, #0xb
  40c480:	and	x1, x1, #0xfffffffffffffff8
  40c484:	str	x1, [sp, #40]
  40c488:	b	40c4bc <__fxstatat@plt+0xab9c>
  40c48c:	add	w2, w1, #0x8
  40c490:	str	w2, [sp, #64]
  40c494:	ldr	w2, [sp, #64]
  40c498:	cmp	w2, #0x0
  40c49c:	b.le	40c4b0 <__fxstatat@plt+0xab90>
  40c4a0:	add	x1, x0, #0xb
  40c4a4:	and	x1, x1, #0xfffffffffffffff8
  40c4a8:	str	x1, [sp, #40]
  40c4ac:	b	40c4bc <__fxstatat@plt+0xab9c>
  40c4b0:	ldr	x2, [sp, #48]
  40c4b4:	sxtw	x0, w1
  40c4b8:	add	x0, x2, x0
  40c4bc:	ldr	w0, [x0]
  40c4c0:	str	w0, [sp, #80]
  40c4c4:	ldr	w2, [sp, #80]
  40c4c8:	ldr	w1, [sp, #24]
  40c4cc:	ldr	w0, [sp, #28]
  40c4d0:	bl	401800 <fcntl@plt>
  40c4d4:	str	w0, [sp, #92]
  40c4d8:	b	40c54c <__fxstatat@plt+0xac2c>
  40c4dc:	ldr	w1, [sp, #64]
  40c4e0:	ldr	x0, [sp, #40]
  40c4e4:	cmp	w1, #0x0
  40c4e8:	b.lt	40c4fc <__fxstatat@plt+0xabdc>  // b.tstop
  40c4ec:	add	x1, x0, #0xf
  40c4f0:	and	x1, x1, #0xfffffffffffffff8
  40c4f4:	str	x1, [sp, #40]
  40c4f8:	b	40c52c <__fxstatat@plt+0xac0c>
  40c4fc:	add	w2, w1, #0x8
  40c500:	str	w2, [sp, #64]
  40c504:	ldr	w2, [sp, #64]
  40c508:	cmp	w2, #0x0
  40c50c:	b.le	40c520 <__fxstatat@plt+0xac00>
  40c510:	add	x1, x0, #0xf
  40c514:	and	x1, x1, #0xfffffffffffffff8
  40c518:	str	x1, [sp, #40]
  40c51c:	b	40c52c <__fxstatat@plt+0xac0c>
  40c520:	ldr	x2, [sp, #48]
  40c524:	sxtw	x0, w1
  40c528:	add	x0, x2, x0
  40c52c:	ldr	x0, [x0]
  40c530:	str	x0, [sp, #72]
  40c534:	ldr	x2, [sp, #72]
  40c538:	ldr	w1, [sp, #24]
  40c53c:	ldr	w0, [sp, #28]
  40c540:	bl	401800 <fcntl@plt>
  40c544:	str	w0, [sp, #92]
  40c548:	nop
  40c54c:	nop
  40c550:	ldr	w0, [sp, #92]
  40c554:	ldp	x29, x30, [sp], #272
  40c558:	ret
  40c55c:	stp	x29, x30, [sp, #-48]!
  40c560:	mov	x29, sp
  40c564:	str	w0, [sp, #28]
  40c568:	str	w1, [sp, #24]
  40c56c:	ldr	w2, [sp, #24]
  40c570:	mov	w1, #0x0                   	// #0
  40c574:	ldr	w0, [sp, #28]
  40c578:	bl	401800 <fcntl@plt>
  40c57c:	str	w0, [sp, #44]
  40c580:	ldr	w0, [sp, #44]
  40c584:	ldp	x29, x30, [sp], #48
  40c588:	ret
  40c58c:	stp	x29, x30, [sp, #-48]!
  40c590:	mov	x29, sp
  40c594:	str	w0, [sp, #28]
  40c598:	str	w1, [sp, #24]
  40c59c:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  40c5a0:	add	x0, x0, #0x418
  40c5a4:	ldr	w0, [x0]
  40c5a8:	cmp	w0, #0x0
  40c5ac:	b.lt	40c624 <__fxstatat@plt+0xad04>  // b.tstop
  40c5b0:	ldr	w2, [sp, #24]
  40c5b4:	mov	w1, #0x406                 	// #1030
  40c5b8:	ldr	w0, [sp, #28]
  40c5bc:	bl	401800 <fcntl@plt>
  40c5c0:	str	w0, [sp, #44]
  40c5c4:	ldr	w0, [sp, #44]
  40c5c8:	cmp	w0, #0x0
  40c5cc:	b.ge	40c5e0 <__fxstatat@plt+0xacc0>  // b.tcont
  40c5d0:	bl	4018c0 <__errno_location@plt>
  40c5d4:	ldr	w0, [x0]
  40c5d8:	cmp	w0, #0x16
  40c5dc:	b.eq	40c5f4 <__fxstatat@plt+0xacd4>  // b.none
  40c5e0:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  40c5e4:	add	x0, x0, #0x418
  40c5e8:	mov	w1, #0x1                   	// #1
  40c5ec:	str	w1, [x0]
  40c5f0:	b	40c634 <__fxstatat@plt+0xad14>
  40c5f4:	ldr	w1, [sp, #24]
  40c5f8:	ldr	w0, [sp, #28]
  40c5fc:	bl	40c55c <__fxstatat@plt+0xac3c>
  40c600:	str	w0, [sp, #44]
  40c604:	ldr	w0, [sp, #44]
  40c608:	cmp	w0, #0x0
  40c60c:	b.lt	40c634 <__fxstatat@plt+0xad14>  // b.tstop
  40c610:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  40c614:	add	x0, x0, #0x418
  40c618:	mov	w1, #0xffffffff            	// #-1
  40c61c:	str	w1, [x0]
  40c620:	b	40c634 <__fxstatat@plt+0xad14>
  40c624:	ldr	w1, [sp, #24]
  40c628:	ldr	w0, [sp, #28]
  40c62c:	bl	40c55c <__fxstatat@plt+0xac3c>
  40c630:	str	w0, [sp, #44]
  40c634:	ldr	w0, [sp, #44]
  40c638:	cmp	w0, #0x0
  40c63c:	b.lt	40c6bc <__fxstatat@plt+0xad9c>  // b.tstop
  40c640:	adrp	x0, 421000 <__fxstatat@plt+0x1f6e0>
  40c644:	add	x0, x0, #0x418
  40c648:	ldr	w0, [x0]
  40c64c:	cmn	w0, #0x1
  40c650:	b.ne	40c6bc <__fxstatat@plt+0xad9c>  // b.any
  40c654:	mov	w1, #0x1                   	// #1
  40c658:	ldr	w0, [sp, #44]
  40c65c:	bl	401800 <fcntl@plt>
  40c660:	str	w0, [sp, #40]
  40c664:	ldr	w0, [sp, #40]
  40c668:	cmp	w0, #0x0
  40c66c:	b.lt	40c690 <__fxstatat@plt+0xad70>  // b.tstop
  40c670:	ldr	w0, [sp, #40]
  40c674:	orr	w0, w0, #0x1
  40c678:	mov	w2, w0
  40c67c:	mov	w1, #0x2                   	// #2
  40c680:	ldr	w0, [sp, #44]
  40c684:	bl	401800 <fcntl@plt>
  40c688:	cmn	w0, #0x1
  40c68c:	b.ne	40c6bc <__fxstatat@plt+0xad9c>  // b.any
  40c690:	bl	4018c0 <__errno_location@plt>
  40c694:	ldr	w0, [x0]
  40c698:	str	w0, [sp, #36]
  40c69c:	ldr	w0, [sp, #44]
  40c6a0:	bl	401710 <close@plt>
  40c6a4:	bl	4018c0 <__errno_location@plt>
  40c6a8:	mov	x1, x0
  40c6ac:	ldr	w0, [sp, #36]
  40c6b0:	str	w0, [x1]
  40c6b4:	mov	w0, #0xffffffff            	// #-1
  40c6b8:	str	w0, [sp, #44]
  40c6bc:	ldr	w0, [sp, #44]
  40c6c0:	ldp	x29, x30, [sp], #48
  40c6c4:	ret
  40c6c8:	stp	x29, x30, [sp, #-32]!
  40c6cc:	mov	x29, sp
  40c6d0:	str	x0, [sp, #24]
  40c6d4:	ldr	x0, [sp, #24]
  40c6d8:	ldr	w0, [x0]
  40c6dc:	and	w0, w0, #0x100
  40c6e0:	cmp	w0, #0x0
  40c6e4:	b.eq	40c6f8 <__fxstatat@plt+0xadd8>  // b.none
  40c6e8:	mov	w2, #0x1                   	// #1
  40c6ec:	mov	x1, #0x0                   	// #0
  40c6f0:	ldr	x0, [sp, #24]
  40c6f4:	bl	40c750 <__fxstatat@plt+0xae30>
  40c6f8:	nop
  40c6fc:	ldp	x29, x30, [sp], #32
  40c700:	ret
  40c704:	stp	x29, x30, [sp, #-32]!
  40c708:	mov	x29, sp
  40c70c:	str	x0, [sp, #24]
  40c710:	ldr	x0, [sp, #24]
  40c714:	cmp	x0, #0x0
  40c718:	b.eq	40c72c <__fxstatat@plt+0xae0c>  // b.none
  40c71c:	ldr	x0, [sp, #24]
  40c720:	bl	401860 <__freading@plt>
  40c724:	cmp	w0, #0x0
  40c728:	b.ne	40c738 <__fxstatat@plt+0xae18>  // b.any
  40c72c:	ldr	x0, [sp, #24]
  40c730:	bl	401810 <fflush@plt>
  40c734:	b	40c748 <__fxstatat@plt+0xae28>
  40c738:	ldr	x0, [sp, #24]
  40c73c:	bl	40c6c8 <__fxstatat@plt+0xada8>
  40c740:	ldr	x0, [sp, #24]
  40c744:	bl	401810 <fflush@plt>
  40c748:	ldp	x29, x30, [sp], #32
  40c74c:	ret
  40c750:	stp	x29, x30, [sp, #-64]!
  40c754:	mov	x29, sp
  40c758:	str	x0, [sp, #40]
  40c75c:	str	x1, [sp, #32]
  40c760:	str	w2, [sp, #28]
  40c764:	ldr	x0, [sp, #40]
  40c768:	ldr	x1, [x0, #16]
  40c76c:	ldr	x0, [sp, #40]
  40c770:	ldr	x0, [x0, #8]
  40c774:	cmp	x1, x0
  40c778:	b.ne	40c7f8 <__fxstatat@plt+0xaed8>  // b.any
  40c77c:	ldr	x0, [sp, #40]
  40c780:	ldr	x1, [x0, #40]
  40c784:	ldr	x0, [sp, #40]
  40c788:	ldr	x0, [x0, #32]
  40c78c:	cmp	x1, x0
  40c790:	b.ne	40c7f8 <__fxstatat@plt+0xaed8>  // b.any
  40c794:	ldr	x0, [sp, #40]
  40c798:	ldr	x0, [x0, #72]
  40c79c:	cmp	x0, #0x0
  40c7a0:	b.ne	40c7f8 <__fxstatat@plt+0xaed8>  // b.any
  40c7a4:	ldr	x0, [sp, #40]
  40c7a8:	bl	401630 <fileno@plt>
  40c7ac:	ldr	w2, [sp, #28]
  40c7b0:	ldr	x1, [sp, #32]
  40c7b4:	bl	401610 <lseek@plt>
  40c7b8:	str	x0, [sp, #56]
  40c7bc:	ldr	x0, [sp, #56]
  40c7c0:	cmn	x0, #0x1
  40c7c4:	b.ne	40c7d0 <__fxstatat@plt+0xaeb0>  // b.any
  40c7c8:	mov	w0, #0xffffffff            	// #-1
  40c7cc:	b	40c808 <__fxstatat@plt+0xaee8>
  40c7d0:	ldr	x0, [sp, #40]
  40c7d4:	ldr	w0, [x0]
  40c7d8:	and	w1, w0, #0xffffffef
  40c7dc:	ldr	x0, [sp, #40]
  40c7e0:	str	w1, [x0]
  40c7e4:	ldr	x0, [sp, #40]
  40c7e8:	ldr	x1, [sp, #56]
  40c7ec:	str	x1, [x0, #144]
  40c7f0:	mov	w0, #0x0                   	// #0
  40c7f4:	b	40c808 <__fxstatat@plt+0xaee8>
  40c7f8:	ldr	w2, [sp, #28]
  40c7fc:	ldr	x1, [sp, #32]
  40c800:	ldr	x0, [sp, #40]
  40c804:	bl	4017c0 <fseeko@plt>
  40c808:	ldp	x29, x30, [sp], #64
  40c80c:	ret
  40c810:	sub	sp, sp, #0x10
  40c814:	str	x0, [sp, #8]
  40c818:	str	w1, [sp, #4]
  40c81c:	ldr	w0, [sp, #4]
  40c820:	ldr	x1, [sp, #8]
  40c824:	neg	w0, w0
  40c828:	ror	x0, x1, x0
  40c82c:	add	sp, sp, #0x10
  40c830:	ret
  40c834:	sub	sp, sp, #0x10
  40c838:	str	x0, [sp, #8]
  40c83c:	str	w1, [sp, #4]
  40c840:	ldr	w0, [sp, #4]
  40c844:	ldr	x1, [sp, #8]
  40c848:	ror	x0, x1, x0
  40c84c:	add	sp, sp, #0x10
  40c850:	ret
  40c854:	sub	sp, sp, #0x10
  40c858:	str	w0, [sp, #12]
  40c85c:	str	w1, [sp, #8]
  40c860:	ldr	w0, [sp, #8]
  40c864:	ldr	w1, [sp, #12]
  40c868:	neg	w0, w0
  40c86c:	ror	w0, w1, w0
  40c870:	add	sp, sp, #0x10
  40c874:	ret
  40c878:	sub	sp, sp, #0x10
  40c87c:	str	w0, [sp, #12]
  40c880:	str	w1, [sp, #8]
  40c884:	ldr	w0, [sp, #8]
  40c888:	ldr	w1, [sp, #12]
  40c88c:	ror	w0, w1, w0
  40c890:	add	sp, sp, #0x10
  40c894:	ret
  40c898:	sub	sp, sp, #0x10
  40c89c:	str	x0, [sp, #8]
  40c8a0:	str	w1, [sp, #4]
  40c8a4:	ldr	w0, [sp, #4]
  40c8a8:	ldr	x1, [sp, #8]
  40c8ac:	lsl	x1, x1, x0
  40c8b0:	ldr	w0, [sp, #4]
  40c8b4:	mov	w2, #0x40                  	// #64
  40c8b8:	sub	w0, w2, w0
  40c8bc:	ldr	x2, [sp, #8]
  40c8c0:	lsr	x0, x2, x0
  40c8c4:	orr	x0, x1, x0
  40c8c8:	add	sp, sp, #0x10
  40c8cc:	ret
  40c8d0:	sub	sp, sp, #0x10
  40c8d4:	str	x0, [sp, #8]
  40c8d8:	str	w1, [sp, #4]
  40c8dc:	ldr	w0, [sp, #4]
  40c8e0:	ldr	x1, [sp, #8]
  40c8e4:	lsr	x1, x1, x0
  40c8e8:	ldr	w0, [sp, #4]
  40c8ec:	mov	w2, #0x40                  	// #64
  40c8f0:	sub	w0, w2, w0
  40c8f4:	ldr	x2, [sp, #8]
  40c8f8:	lsl	x0, x2, x0
  40c8fc:	orr	x0, x1, x0
  40c900:	add	sp, sp, #0x10
  40c904:	ret
  40c908:	sub	sp, sp, #0x10
  40c90c:	strh	w0, [sp, #14]
  40c910:	str	w1, [sp, #8]
  40c914:	ldrh	w1, [sp, #14]
  40c918:	ldr	w0, [sp, #8]
  40c91c:	lsl	w0, w1, w0
  40c920:	sxth	w1, w0
  40c924:	ldrh	w2, [sp, #14]
  40c928:	mov	w3, #0x10                  	// #16
  40c92c:	ldr	w0, [sp, #8]
  40c930:	sub	w0, w3, w0
  40c934:	asr	w0, w2, w0
  40c938:	sxth	w0, w0
  40c93c:	orr	w0, w1, w0
  40c940:	sxth	w0, w0
  40c944:	and	w0, w0, #0xffff
  40c948:	add	sp, sp, #0x10
  40c94c:	ret
  40c950:	sub	sp, sp, #0x10
  40c954:	strh	w0, [sp, #14]
  40c958:	str	w1, [sp, #8]
  40c95c:	ldrh	w1, [sp, #14]
  40c960:	ldr	w0, [sp, #8]
  40c964:	asr	w0, w1, w0
  40c968:	sxth	w1, w0
  40c96c:	ldrh	w2, [sp, #14]
  40c970:	mov	w3, #0x10                  	// #16
  40c974:	ldr	w0, [sp, #8]
  40c978:	sub	w0, w3, w0
  40c97c:	lsl	w0, w2, w0
  40c980:	sxth	w0, w0
  40c984:	orr	w0, w1, w0
  40c988:	sxth	w0, w0
  40c98c:	and	w0, w0, #0xffff
  40c990:	add	sp, sp, #0x10
  40c994:	ret
  40c998:	sub	sp, sp, #0x10
  40c99c:	strb	w0, [sp, #15]
  40c9a0:	str	w1, [sp, #8]
  40c9a4:	ldrb	w1, [sp, #15]
  40c9a8:	ldr	w0, [sp, #8]
  40c9ac:	lsl	w0, w1, w0
  40c9b0:	sxtb	w1, w0
  40c9b4:	ldrb	w2, [sp, #15]
  40c9b8:	mov	w3, #0x8                   	// #8
  40c9bc:	ldr	w0, [sp, #8]
  40c9c0:	sub	w0, w3, w0
  40c9c4:	asr	w0, w2, w0
  40c9c8:	sxtb	w0, w0
  40c9cc:	orr	w0, w1, w0
  40c9d0:	sxtb	w0, w0
  40c9d4:	and	w0, w0, #0xff
  40c9d8:	add	sp, sp, #0x10
  40c9dc:	ret
  40c9e0:	sub	sp, sp, #0x10
  40c9e4:	strb	w0, [sp, #15]
  40c9e8:	str	w1, [sp, #8]
  40c9ec:	ldrb	w1, [sp, #15]
  40c9f0:	ldr	w0, [sp, #8]
  40c9f4:	asr	w0, w1, w0
  40c9f8:	sxtb	w1, w0
  40c9fc:	ldrb	w2, [sp, #15]
  40ca00:	mov	w3, #0x8                   	// #8
  40ca04:	ldr	w0, [sp, #8]
  40ca08:	sub	w0, w3, w0
  40ca0c:	lsl	w0, w2, w0
  40ca10:	sxtb	w0, w0
  40ca14:	orr	w0, w1, w0
  40ca18:	sxtb	w0, w0
  40ca1c:	and	w0, w0, #0xff
  40ca20:	add	sp, sp, #0x10
  40ca24:	ret
  40ca28:	sub	sp, sp, #0x10
  40ca2c:	str	w0, [sp, #12]
  40ca30:	ldr	w0, [sp, #12]
  40ca34:	cmp	w0, #0x7a
  40ca38:	b.gt	40ca7c <__fxstatat@plt+0xb15c>
  40ca3c:	ldr	w0, [sp, #12]
  40ca40:	cmp	w0, #0x61
  40ca44:	b.ge	40ca74 <__fxstatat@plt+0xb154>  // b.tcont
  40ca48:	ldr	w0, [sp, #12]
  40ca4c:	cmp	w0, #0x39
  40ca50:	b.gt	40ca64 <__fxstatat@plt+0xb144>
  40ca54:	ldr	w0, [sp, #12]
  40ca58:	cmp	w0, #0x30
  40ca5c:	b.ge	40ca74 <__fxstatat@plt+0xb154>  // b.tcont
  40ca60:	b	40ca7c <__fxstatat@plt+0xb15c>
  40ca64:	ldr	w0, [sp, #12]
  40ca68:	sub	w0, w0, #0x41
  40ca6c:	cmp	w0, #0x19
  40ca70:	b.hi	40ca7c <__fxstatat@plt+0xb15c>  // b.pmore
  40ca74:	mov	w0, #0x1                   	// #1
  40ca78:	b	40ca80 <__fxstatat@plt+0xb160>
  40ca7c:	mov	w0, #0x0                   	// #0
  40ca80:	add	sp, sp, #0x10
  40ca84:	ret
  40ca88:	sub	sp, sp, #0x10
  40ca8c:	str	w0, [sp, #12]
  40ca90:	ldr	w0, [sp, #12]
  40ca94:	cmp	w0, #0x5a
  40ca98:	b.gt	40caac <__fxstatat@plt+0xb18c>
  40ca9c:	ldr	w0, [sp, #12]
  40caa0:	cmp	w0, #0x41
  40caa4:	b.ge	40cabc <__fxstatat@plt+0xb19c>  // b.tcont
  40caa8:	b	40cac4 <__fxstatat@plt+0xb1a4>
  40caac:	ldr	w0, [sp, #12]
  40cab0:	sub	w0, w0, #0x61
  40cab4:	cmp	w0, #0x19
  40cab8:	b.hi	40cac4 <__fxstatat@plt+0xb1a4>  // b.pmore
  40cabc:	mov	w0, #0x1                   	// #1
  40cac0:	b	40cac8 <__fxstatat@plt+0xb1a8>
  40cac4:	mov	w0, #0x0                   	// #0
  40cac8:	add	sp, sp, #0x10
  40cacc:	ret
  40cad0:	sub	sp, sp, #0x10
  40cad4:	str	w0, [sp, #12]
  40cad8:	ldr	w0, [sp, #12]
  40cadc:	cmp	w0, #0x7f
  40cae0:	b.hi	40caec <__fxstatat@plt+0xb1cc>  // b.pmore
  40cae4:	mov	w0, #0x1                   	// #1
  40cae8:	b	40caf0 <__fxstatat@plt+0xb1d0>
  40caec:	mov	w0, #0x0                   	// #0
  40caf0:	add	sp, sp, #0x10
  40caf4:	ret
  40caf8:	sub	sp, sp, #0x10
  40cafc:	str	w0, [sp, #12]
  40cb00:	ldr	w0, [sp, #12]
  40cb04:	cmp	w0, #0x20
  40cb08:	b.eq	40cb18 <__fxstatat@plt+0xb1f8>  // b.none
  40cb0c:	ldr	w0, [sp, #12]
  40cb10:	cmp	w0, #0x9
  40cb14:	b.ne	40cb20 <__fxstatat@plt+0xb200>  // b.any
  40cb18:	mov	w0, #0x1                   	// #1
  40cb1c:	b	40cb24 <__fxstatat@plt+0xb204>
  40cb20:	mov	w0, #0x0                   	// #0
  40cb24:	and	w0, w0, #0x1
  40cb28:	and	w0, w0, #0xff
  40cb2c:	add	sp, sp, #0x10
  40cb30:	ret
  40cb34:	sub	sp, sp, #0x10
  40cb38:	str	w0, [sp, #12]
  40cb3c:	ldr	w0, [sp, #12]
  40cb40:	cmp	w0, #0x1f
  40cb44:	b.gt	40cb58 <__fxstatat@plt+0xb238>
  40cb48:	ldr	w0, [sp, #12]
  40cb4c:	cmp	w0, #0x0
  40cb50:	b.ge	40cb64 <__fxstatat@plt+0xb244>  // b.tcont
  40cb54:	b	40cb6c <__fxstatat@plt+0xb24c>
  40cb58:	ldr	w0, [sp, #12]
  40cb5c:	cmp	w0, #0x7f
  40cb60:	b.ne	40cb6c <__fxstatat@plt+0xb24c>  // b.any
  40cb64:	mov	w0, #0x1                   	// #1
  40cb68:	b	40cb70 <__fxstatat@plt+0xb250>
  40cb6c:	mov	w0, #0x0                   	// #0
  40cb70:	add	sp, sp, #0x10
  40cb74:	ret
  40cb78:	sub	sp, sp, #0x10
  40cb7c:	str	w0, [sp, #12]
  40cb80:	ldr	w0, [sp, #12]
  40cb84:	sub	w0, w0, #0x30
  40cb88:	cmp	w0, #0x9
  40cb8c:	b.hi	40cb98 <__fxstatat@plt+0xb278>  // b.pmore
  40cb90:	mov	w0, #0x1                   	// #1
  40cb94:	b	40cb9c <__fxstatat@plt+0xb27c>
  40cb98:	mov	w0, #0x0                   	// #0
  40cb9c:	add	sp, sp, #0x10
  40cba0:	ret
  40cba4:	sub	sp, sp, #0x10
  40cba8:	str	w0, [sp, #12]
  40cbac:	ldr	w0, [sp, #12]
  40cbb0:	sub	w0, w0, #0x21
  40cbb4:	cmp	w0, #0x5d
  40cbb8:	b.hi	40cbc4 <__fxstatat@plt+0xb2a4>  // b.pmore
  40cbbc:	mov	w0, #0x1                   	// #1
  40cbc0:	b	40cbc8 <__fxstatat@plt+0xb2a8>
  40cbc4:	mov	w0, #0x0                   	// #0
  40cbc8:	add	sp, sp, #0x10
  40cbcc:	ret
  40cbd0:	sub	sp, sp, #0x10
  40cbd4:	str	w0, [sp, #12]
  40cbd8:	ldr	w0, [sp, #12]
  40cbdc:	sub	w0, w0, #0x61
  40cbe0:	cmp	w0, #0x19
  40cbe4:	b.hi	40cbf0 <__fxstatat@plt+0xb2d0>  // b.pmore
  40cbe8:	mov	w0, #0x1                   	// #1
  40cbec:	b	40cbf4 <__fxstatat@plt+0xb2d4>
  40cbf0:	mov	w0, #0x0                   	// #0
  40cbf4:	add	sp, sp, #0x10
  40cbf8:	ret
  40cbfc:	sub	sp, sp, #0x10
  40cc00:	str	w0, [sp, #12]
  40cc04:	ldr	w0, [sp, #12]
  40cc08:	sub	w0, w0, #0x20
  40cc0c:	cmp	w0, #0x5e
  40cc10:	b.hi	40cc1c <__fxstatat@plt+0xb2fc>  // b.pmore
  40cc14:	mov	w0, #0x1                   	// #1
  40cc18:	b	40cc20 <__fxstatat@plt+0xb300>
  40cc1c:	mov	w0, #0x0                   	// #0
  40cc20:	add	sp, sp, #0x10
  40cc24:	ret
  40cc28:	sub	sp, sp, #0x10
  40cc2c:	str	w0, [sp, #12]
  40cc30:	ldr	w0, [sp, #12]
  40cc34:	cmp	w0, #0x7e
  40cc38:	b.gt	40cc94 <__fxstatat@plt+0xb374>
  40cc3c:	ldr	w0, [sp, #12]
  40cc40:	cmp	w0, #0x7b
  40cc44:	b.ge	40cc8c <__fxstatat@plt+0xb36c>  // b.tcont
  40cc48:	ldr	w0, [sp, #12]
  40cc4c:	cmp	w0, #0x60
  40cc50:	b.gt	40cc94 <__fxstatat@plt+0xb374>
  40cc54:	ldr	w0, [sp, #12]
  40cc58:	cmp	w0, #0x5b
  40cc5c:	b.ge	40cc8c <__fxstatat@plt+0xb36c>  // b.tcont
  40cc60:	ldr	w0, [sp, #12]
  40cc64:	cmp	w0, #0x2f
  40cc68:	b.gt	40cc7c <__fxstatat@plt+0xb35c>
  40cc6c:	ldr	w0, [sp, #12]
  40cc70:	cmp	w0, #0x21
  40cc74:	b.ge	40cc8c <__fxstatat@plt+0xb36c>  // b.tcont
  40cc78:	b	40cc94 <__fxstatat@plt+0xb374>
  40cc7c:	ldr	w0, [sp, #12]
  40cc80:	sub	w0, w0, #0x3a
  40cc84:	cmp	w0, #0x6
  40cc88:	b.hi	40cc94 <__fxstatat@plt+0xb374>  // b.pmore
  40cc8c:	mov	w0, #0x1                   	// #1
  40cc90:	b	40cc98 <__fxstatat@plt+0xb378>
  40cc94:	mov	w0, #0x0                   	// #0
  40cc98:	add	sp, sp, #0x10
  40cc9c:	ret
  40cca0:	sub	sp, sp, #0x10
  40cca4:	str	w0, [sp, #12]
  40cca8:	ldr	w0, [sp, #12]
  40ccac:	cmp	w0, #0xd
  40ccb0:	b.gt	40ccc4 <__fxstatat@plt+0xb3a4>
  40ccb4:	ldr	w0, [sp, #12]
  40ccb8:	cmp	w0, #0x9
  40ccbc:	b.ge	40ccd0 <__fxstatat@plt+0xb3b0>  // b.tcont
  40ccc0:	b	40ccd8 <__fxstatat@plt+0xb3b8>
  40ccc4:	ldr	w0, [sp, #12]
  40ccc8:	cmp	w0, #0x20
  40cccc:	b.ne	40ccd8 <__fxstatat@plt+0xb3b8>  // b.any
  40ccd0:	mov	w0, #0x1                   	// #1
  40ccd4:	b	40ccdc <__fxstatat@plt+0xb3bc>
  40ccd8:	mov	w0, #0x0                   	// #0
  40ccdc:	add	sp, sp, #0x10
  40cce0:	ret
  40cce4:	sub	sp, sp, #0x10
  40cce8:	str	w0, [sp, #12]
  40ccec:	ldr	w0, [sp, #12]
  40ccf0:	sub	w0, w0, #0x41
  40ccf4:	cmp	w0, #0x19
  40ccf8:	b.hi	40cd04 <__fxstatat@plt+0xb3e4>  // b.pmore
  40ccfc:	mov	w0, #0x1                   	// #1
  40cd00:	b	40cd08 <__fxstatat@plt+0xb3e8>
  40cd04:	mov	w0, #0x0                   	// #0
  40cd08:	add	sp, sp, #0x10
  40cd0c:	ret
  40cd10:	sub	sp, sp, #0x10
  40cd14:	str	w0, [sp, #12]
  40cd18:	ldr	w0, [sp, #12]
  40cd1c:	sub	w0, w0, #0x30
  40cd20:	cmp	w0, #0x36
  40cd24:	cset	w1, hi  // hi = pmore
  40cd28:	and	w1, w1, #0xff
  40cd2c:	cmp	w1, #0x0
  40cd30:	b.ne	40cd64 <__fxstatat@plt+0xb444>  // b.any
  40cd34:	mov	x1, #0x1                   	// #1
  40cd38:	lsl	x1, x1, x0
  40cd3c:	mov	x0, #0x7e0000007e0000      	// #35465847073800192
  40cd40:	movk	x0, #0x3ff
  40cd44:	and	x0, x1, x0
  40cd48:	cmp	x0, #0x0
  40cd4c:	cset	w0, ne  // ne = any
  40cd50:	and	w0, w0, #0xff
  40cd54:	cmp	w0, #0x0
  40cd58:	b.eq	40cd64 <__fxstatat@plt+0xb444>  // b.none
  40cd5c:	mov	w0, #0x1                   	// #1
  40cd60:	b	40cd68 <__fxstatat@plt+0xb448>
  40cd64:	mov	w0, #0x0                   	// #0
  40cd68:	add	sp, sp, #0x10
  40cd6c:	ret
  40cd70:	sub	sp, sp, #0x10
  40cd74:	str	w0, [sp, #12]
  40cd78:	ldr	w0, [sp, #12]
  40cd7c:	sub	w0, w0, #0x41
  40cd80:	cmp	w0, #0x19
  40cd84:	b.hi	40cd94 <__fxstatat@plt+0xb474>  // b.pmore
  40cd88:	ldr	w0, [sp, #12]
  40cd8c:	add	w0, w0, #0x20
  40cd90:	b	40cd98 <__fxstatat@plt+0xb478>
  40cd94:	ldr	w0, [sp, #12]
  40cd98:	add	sp, sp, #0x10
  40cd9c:	ret
  40cda0:	sub	sp, sp, #0x10
  40cda4:	str	w0, [sp, #12]
  40cda8:	ldr	w0, [sp, #12]
  40cdac:	sub	w0, w0, #0x61
  40cdb0:	cmp	w0, #0x19
  40cdb4:	b.hi	40cdc4 <__fxstatat@plt+0xb4a4>  // b.pmore
  40cdb8:	ldr	w0, [sp, #12]
  40cdbc:	sub	w0, w0, #0x20
  40cdc0:	b	40cdc8 <__fxstatat@plt+0xb4a8>
  40cdc4:	ldr	w0, [sp, #12]
  40cdc8:	add	sp, sp, #0x10
  40cdcc:	ret
  40cdd0:	stp	x29, x30, [sp, #-32]!
  40cdd4:	mov	x29, sp
  40cdd8:	str	w0, [sp, #28]
  40cddc:	mov	w2, #0x3                   	// #3
  40cde0:	mov	w1, #0x0                   	// #0
  40cde4:	ldr	w0, [sp, #28]
  40cde8:	bl	40c220 <__fxstatat@plt+0xa900>
  40cdec:	ldp	x29, x30, [sp], #32
  40cdf0:	ret
  40cdf4:	nop
  40cdf8:	stp	x29, x30, [sp, #-64]!
  40cdfc:	mov	x29, sp
  40ce00:	stp	x19, x20, [sp, #16]
  40ce04:	adrp	x20, 420000 <__fxstatat@plt+0x1e6e0>
  40ce08:	add	x20, x20, #0xdf0
  40ce0c:	stp	x21, x22, [sp, #32]
  40ce10:	adrp	x21, 420000 <__fxstatat@plt+0x1e6e0>
  40ce14:	add	x21, x21, #0xde8
  40ce18:	sub	x20, x20, x21
  40ce1c:	mov	w22, w0
  40ce20:	stp	x23, x24, [sp, #48]
  40ce24:	mov	x23, x1
  40ce28:	mov	x24, x2
  40ce2c:	bl	401520 <mbrtowc@plt-0x40>
  40ce30:	cmp	xzr, x20, asr #3
  40ce34:	b.eq	40ce60 <__fxstatat@plt+0xb540>  // b.none
  40ce38:	asr	x20, x20, #3
  40ce3c:	mov	x19, #0x0                   	// #0
  40ce40:	ldr	x3, [x21, x19, lsl #3]
  40ce44:	mov	x2, x24
  40ce48:	add	x19, x19, #0x1
  40ce4c:	mov	x1, x23
  40ce50:	mov	w0, w22
  40ce54:	blr	x3
  40ce58:	cmp	x20, x19
  40ce5c:	b.ne	40ce40 <__fxstatat@plt+0xb520>  // b.any
  40ce60:	ldp	x19, x20, [sp, #16]
  40ce64:	ldp	x21, x22, [sp, #32]
  40ce68:	ldp	x23, x24, [sp, #48]
  40ce6c:	ldp	x29, x30, [sp], #64
  40ce70:	ret
  40ce74:	nop
  40ce78:	ret
  40ce7c:	nop
  40ce80:	adrp	x2, 421000 <__fxstatat@plt+0x1f6e0>
  40ce84:	mov	x1, #0x0                   	// #0
  40ce88:	ldr	x2, [x2, #496]
  40ce8c:	b	4015f0 <__cxa_atexit@plt>
  40ce90:	mov	x2, x1
  40ce94:	mov	x1, x0
  40ce98:	mov	w0, #0x0                   	// #0
  40ce9c:	b	4018d0 <__xstat@plt>
  40cea0:	mov	x2, x1
  40cea4:	mov	w1, w0
  40cea8:	mov	w0, #0x0                   	// #0
  40ceac:	b	401840 <__fxstat@plt>
  40ceb0:	mov	x2, x1
  40ceb4:	mov	x1, x0
  40ceb8:	mov	w0, #0x0                   	// #0
  40cebc:	b	401830 <__lxstat@plt>
  40cec0:	mov	x4, x1
  40cec4:	mov	x5, x2
  40cec8:	mov	w1, w0
  40cecc:	mov	x2, x4
  40ced0:	mov	w0, #0x0                   	// #0
  40ced4:	mov	w4, w3
  40ced8:	mov	x3, x5
  40cedc:	b	401920 <__fxstatat@plt>

Disassembly of section .fini:

000000000040cee0 <.fini>:
  40cee0:	stp	x29, x30, [sp, #-16]!
  40cee4:	mov	x29, sp
  40cee8:	ldp	x29, x30, [sp], #16
  40ceec:	ret
