# UART_SoC_Design-
SoC design for UART Core using Xilinx ISE. Programmed in Verilog 
Contains core verilog for the construction of a full duplex synchronous UART. 
ROM file must be assembled using kcpsm assembler before synthesis. 
