#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu May 26 10:30:58 2022
# Process ID: 14276
# Current directory: E:/vivado_files/vgatest
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14164 E:\vivado_files\vgatest\vgatest.xpr
# Log file: E:/vivado_files/vgatest/vivado.log
# Journal file: E:/vivado_files/vgatest\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/vivado_files/vgatest/vgatest.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_2 -dir e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {1} CONFIG.Write_Depth_A {9600} CONFIG.Read_Width_A {1} CONFIG.Write_Width_B {1} CONFIG.Read_Width_B {1} CONFIG.Load_Init_File {true} CONFIG.Coe_File {E:/二下/数电/数电大作业/VGA图片/1.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips blk_mem_gen_2]
generate_target {instantiation_template} [get_files e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci]
generate_target all [get_files  e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_2] }
export_ip_user_files -of_objects [get_files e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci]
launch_runs -jobs 4 blk_mem_gen_2_synth_1
export_simulation -of_objects [get_files e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci] -directory E:/vivado_files/vgatest/vgatest.ip_user_files/sim_scripts -ip_user_files_dir E:/vivado_files/vgatest/vgatest.ip_user_files -ipstatic_source_dir E:/vivado_files/vgatest/vgatest.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado_files/vgatest/vgatest.cache/compile_simlib/modelsim} {questa=E:/vivado_files/vgatest/vgatest.cache/compile_simlib/questa} {riviera=E:/vivado_files/vgatest/vgatest.cache/compile_simlib/riviera} {activehdl=E:/vivado_files/vgatest/vgatest.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run impl_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server -url localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183ACA2E4A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183ACA2E4A]
open_hw_target
set_property PROGRAM.FILE {E:/vivado_files/vgatest/vgatest.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/vivado_files/vgatest/vgatest.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
open_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/vivado_files/vgatest/vgatest.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/vivado_files/vgatest/vgatest.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name number4 -dir e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {number4} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {1} CONFIG.Write_Depth_A {9600} CONFIG.Read_Width_A {1} CONFIG.Write_Width_B {1} CONFIG.Read_Width_B {1} CONFIG.Load_Init_File {true} CONFIG.Coe_File {E:/二下/数电/数电大作业/VGA图片/4.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips number4]
generate_target {instantiation_template} [get_files e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/number4/number4.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/number4/number4.xci]
catch { config_ip_cache -export [get_ips -all number4] }
export_ip_user_files -of_objects [get_files e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/number4/number4.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/number4/number4.xci]
launch_runs -jobs 4 number4_synth_1
export_simulation -of_objects [get_files e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/number4/number4.xci] -directory E:/vivado_files/vgatest/vgatest.ip_user_files/sim_scripts -ip_user_files_dir E:/vivado_files/vgatest/vgatest.ip_user_files -ipstatic_source_dir E:/vivado_files/vgatest/vgatest.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado_files/vgatest/vgatest.cache/compile_simlib/modelsim} {questa=E:/vivado_files/vgatest/vgatest.cache/compile_simlib/questa} {riviera=E:/vivado_files/vgatest/vgatest.cache/compile_simlib/riviera} {activehdl=E:/vivado_files/vgatest/vgatest.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/vivado_files/vgatest/vgatest.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_3 -dir e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {1} CONFIG.Write_Depth_A {9600} CONFIG.Read_Width_A {1} CONFIG.Write_Width_B {1} CONFIG.Read_Width_B {1} CONFIG.Load_Init_File {true} CONFIG.Coe_File {E:/二下/数电/数电大作业/VGA图片/9.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips blk_mem_gen_3]
generate_target {instantiation_template} [get_files e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci]
generate_target all [get_files  e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_3] }
export_ip_user_files -of_objects [get_files e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci]
launch_runs -jobs 4 blk_mem_gen_3_synth_1
export_simulation -of_objects [get_files e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci] -directory E:/vivado_files/vgatest/vgatest.ip_user_files/sim_scripts -ip_user_files_dir E:/vivado_files/vgatest/vgatest.ip_user_files -ipstatic_source_dir E:/vivado_files/vgatest/vgatest.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado_files/vgatest/vgatest.cache/compile_simlib/modelsim} {questa=E:/vivado_files/vgatest/vgatest.cache/compile_simlib/questa} {riviera=E:/vivado_files/vgatest/vgatest.cache/compile_simlib/riviera} {activehdl=E:/vivado_files/vgatest/vgatest.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_hw
export_ip_user_files -of_objects  [get_files e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_gen_3 e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name number9 -dir e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {number9} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {1} CONFIG.Write_Depth_A {9600} CONFIG.Read_Width_A {1} CONFIG.Write_Width_B {1} CONFIG.Read_Width_B {1} CONFIG.Load_Init_File {true} CONFIG.Coe_File {E:/二下/数电/数电大作业/VGA图片/9.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips number9]
generate_target {instantiation_template} [get_files e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/number9/number9.xci]
generate_target all [get_files  e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/number9/number9.xci]
catch { config_ip_cache -export [get_ips -all number9] }
export_ip_user_files -of_objects [get_files e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/number9/number9.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/number9/number9.xci]
launch_runs -jobs 4 number9_synth_1
export_simulation -of_objects [get_files e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/number9/number9.xci] -directory E:/vivado_files/vgatest/vgatest.ip_user_files/sim_scripts -ip_user_files_dir E:/vivado_files/vgatest/vgatest.ip_user_files -ipstatic_source_dir E:/vivado_files/vgatest/vgatest.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado_files/vgatest/vgatest.cache/compile_simlib/modelsim} {questa=E:/vivado_files/vgatest/vgatest.cache/compile_simlib/questa} {riviera=E:/vivado_files/vgatest/vgatest.cache/compile_simlib/riviera} {activehdl=E:/vivado_files/vgatest/vgatest.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server -url localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183ACA2E4A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183ACA2E4A]
open_hw_target
set_property PROGRAM.FILE {E:/vivado_files/vgatest/vgatest.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/vivado_files/vgatest/vgatest.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw
