// Seed: 2929838037
module module_0 (
    input id_1,
    output id_2,
    input logic id_3,
    input logic id_4,
    output id_5
);
  logic id_6;
  assign id_2 = id_6;
  type_13 id_7 (
      1'b0,
      id_6 | 1,
      1'd0,
      1,
      1
  );
  logic id_8 = 1;
  assign id_4 = 1;
  type_15 id_9 (id_8[1] & id_1 & 1);
endmodule
