/// Auto-generated bit field definitions for USART1
/// Family: stm32f0
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>

#include "hal/utils/bitfield.hpp"

namespace alloy::hal::st::stm32f0::usart1 {

using namespace alloy::hal::bitfields;

// ============================================================================
// USART1 Bit Field Definitions
// ============================================================================

/// CR1 - Control register 1
namespace cr1 {
/// USART enable
/// Position: 0, Width: 1
using UE = BitField<0, 1>;
constexpr uint32_t UE_Pos = 0;
constexpr uint32_t UE_Msk = UE::mask;

/// USART enable in Stop mode
/// Position: 1, Width: 1
using UESM = BitField<1, 1>;
constexpr uint32_t UESM_Pos = 1;
constexpr uint32_t UESM_Msk = UESM::mask;

/// Receiver enable
/// Position: 2, Width: 1
using RE = BitField<2, 1>;
constexpr uint32_t RE_Pos = 2;
constexpr uint32_t RE_Msk = RE::mask;

/// Transmitter enable
/// Position: 3, Width: 1
using TE = BitField<3, 1>;
constexpr uint32_t TE_Pos = 3;
constexpr uint32_t TE_Msk = TE::mask;

/// IDLE interrupt enable
/// Position: 4, Width: 1
using IDLEIE = BitField<4, 1>;
constexpr uint32_t IDLEIE_Pos = 4;
constexpr uint32_t IDLEIE_Msk = IDLEIE::mask;

/// RXNE interrupt enable
/// Position: 5, Width: 1
using RXNEIE = BitField<5, 1>;
constexpr uint32_t RXNEIE_Pos = 5;
constexpr uint32_t RXNEIE_Msk = RXNEIE::mask;

/// Transmission complete interrupt enable
/// Position: 6, Width: 1
using TCIE = BitField<6, 1>;
constexpr uint32_t TCIE_Pos = 6;
constexpr uint32_t TCIE_Msk = TCIE::mask;

/// interrupt enable
/// Position: 7, Width: 1
using TXEIE = BitField<7, 1>;
constexpr uint32_t TXEIE_Pos = 7;
constexpr uint32_t TXEIE_Msk = TXEIE::mask;

/// PE interrupt enable
/// Position: 8, Width: 1
using PEIE = BitField<8, 1>;
constexpr uint32_t PEIE_Pos = 8;
constexpr uint32_t PEIE_Msk = PEIE::mask;

/// Parity selection
/// Position: 9, Width: 1
using PS = BitField<9, 1>;
constexpr uint32_t PS_Pos = 9;
constexpr uint32_t PS_Msk = PS::mask;

/// Parity control enable
/// Position: 10, Width: 1
using PCE = BitField<10, 1>;
constexpr uint32_t PCE_Pos = 10;
constexpr uint32_t PCE_Msk = PCE::mask;

/// Receiver wakeup method
/// Position: 11, Width: 1
using WAKE = BitField<11, 1>;
constexpr uint32_t WAKE_Pos = 11;
constexpr uint32_t WAKE_Msk = WAKE::mask;

/// Word length
/// Position: 12, Width: 1
using M = BitField<12, 1>;
constexpr uint32_t M_Pos = 12;
constexpr uint32_t M_Msk = M::mask;

/// Mute mode enable
/// Position: 13, Width: 1
using MME = BitField<13, 1>;
constexpr uint32_t MME_Pos = 13;
constexpr uint32_t MME_Msk = MME::mask;

/// Character match interrupt enable
/// Position: 14, Width: 1
using CMIE = BitField<14, 1>;
constexpr uint32_t CMIE_Pos = 14;
constexpr uint32_t CMIE_Msk = CMIE::mask;

/// Oversampling mode
/// Position: 15, Width: 1
using OVER8 = BitField<15, 1>;
constexpr uint32_t OVER8_Pos = 15;
constexpr uint32_t OVER8_Msk = OVER8::mask;

/// Driver Enable deassertion time
/// Position: 16, Width: 5
using DEDT = BitField<16, 5>;
constexpr uint32_t DEDT_Pos = 16;
constexpr uint32_t DEDT_Msk = DEDT::mask;

/// Driver Enable assertion time
/// Position: 21, Width: 5
using DEAT = BitField<21, 5>;
constexpr uint32_t DEAT_Pos = 21;
constexpr uint32_t DEAT_Msk = DEAT::mask;

/// Receiver timeout interrupt enable
/// Position: 26, Width: 1
using RTOIE = BitField<26, 1>;
constexpr uint32_t RTOIE_Pos = 26;
constexpr uint32_t RTOIE_Msk = RTOIE::mask;

/// End of Block interrupt enable
/// Position: 27, Width: 1
using EOBIE = BitField<27, 1>;
constexpr uint32_t EOBIE_Pos = 27;
constexpr uint32_t EOBIE_Msk = EOBIE::mask;

/// Word length
/// Position: 28, Width: 1
using M1 = BitField<28, 1>;
constexpr uint32_t M1_Pos = 28;
constexpr uint32_t M1_Msk = M1::mask;

}  // namespace cr1

/// CR2 - Control register 2
namespace cr2 {
/// 7-bit Address Detection/4-bit Address Detection
/// Position: 4, Width: 1
using ADDM7 = BitField<4, 1>;
constexpr uint32_t ADDM7_Pos = 4;
constexpr uint32_t ADDM7_Msk = ADDM7::mask;

/// LIN break detection length
/// Position: 5, Width: 1
using LBDL = BitField<5, 1>;
constexpr uint32_t LBDL_Pos = 5;
constexpr uint32_t LBDL_Msk = LBDL::mask;

/// LIN break detection interrupt enable
/// Position: 6, Width: 1
using LBDIE = BitField<6, 1>;
constexpr uint32_t LBDIE_Pos = 6;
constexpr uint32_t LBDIE_Msk = LBDIE::mask;

/// Last bit clock pulse
/// Position: 8, Width: 1
using LBCL = BitField<8, 1>;
constexpr uint32_t LBCL_Pos = 8;
constexpr uint32_t LBCL_Msk = LBCL::mask;

/// Clock phase
/// Position: 9, Width: 1
using CPHA = BitField<9, 1>;
constexpr uint32_t CPHA_Pos = 9;
constexpr uint32_t CPHA_Msk = CPHA::mask;

/// Clock polarity
/// Position: 10, Width: 1
using CPOL = BitField<10, 1>;
constexpr uint32_t CPOL_Pos = 10;
constexpr uint32_t CPOL_Msk = CPOL::mask;

/// Clock enable
/// Position: 11, Width: 1
using CLKEN = BitField<11, 1>;
constexpr uint32_t CLKEN_Pos = 11;
constexpr uint32_t CLKEN_Msk = CLKEN::mask;

/// STOP bits
/// Position: 12, Width: 2
using STOP = BitField<12, 2>;
constexpr uint32_t STOP_Pos = 12;
constexpr uint32_t STOP_Msk = STOP::mask;

/// LIN mode enable
/// Position: 14, Width: 1
using LINEN = BitField<14, 1>;
constexpr uint32_t LINEN_Pos = 14;
constexpr uint32_t LINEN_Msk = LINEN::mask;

/// Swap TX/RX pins
/// Position: 15, Width: 1
using SWAP = BitField<15, 1>;
constexpr uint32_t SWAP_Pos = 15;
constexpr uint32_t SWAP_Msk = SWAP::mask;

/// RX pin active level inversion
/// Position: 16, Width: 1
using RXINV = BitField<16, 1>;
constexpr uint32_t RXINV_Pos = 16;
constexpr uint32_t RXINV_Msk = RXINV::mask;

/// TX pin active level inversion
/// Position: 17, Width: 1
using TXINV = BitField<17, 1>;
constexpr uint32_t TXINV_Pos = 17;
constexpr uint32_t TXINV_Msk = TXINV::mask;

/// Binary data inversion
/// Position: 18, Width: 1
using DATAINV = BitField<18, 1>;
constexpr uint32_t DATAINV_Pos = 18;
constexpr uint32_t DATAINV_Msk = DATAINV::mask;

/// Most significant bit first
/// Position: 19, Width: 1
using MSBFIRST = BitField<19, 1>;
constexpr uint32_t MSBFIRST_Pos = 19;
constexpr uint32_t MSBFIRST_Msk = MSBFIRST::mask;

/// Auto baud rate enable
/// Position: 20, Width: 1
using ABREN = BitField<20, 1>;
constexpr uint32_t ABREN_Pos = 20;
constexpr uint32_t ABREN_Msk = ABREN::mask;

/// Auto baud rate mode
/// Position: 21, Width: 2
using ABRMOD = BitField<21, 2>;
constexpr uint32_t ABRMOD_Pos = 21;
constexpr uint32_t ABRMOD_Msk = ABRMOD::mask;

/// Receiver timeout enable
/// Position: 23, Width: 1
using RTOEN = BitField<23, 1>;
constexpr uint32_t RTOEN_Pos = 23;
constexpr uint32_t RTOEN_Msk = RTOEN::mask;

/// Address of the USART node
/// Position: 24, Width: 4
using ADD0 = BitField<24, 4>;
constexpr uint32_t ADD0_Pos = 24;
constexpr uint32_t ADD0_Msk = ADD0::mask;

/// Address of the USART node
/// Position: 28, Width: 4
using ADD4 = BitField<28, 4>;
constexpr uint32_t ADD4_Pos = 28;
constexpr uint32_t ADD4_Msk = ADD4::mask;

}  // namespace cr2

/// CR3 - Control register 3
namespace cr3 {
/// Error interrupt enable
/// Position: 0, Width: 1
using EIE = BitField<0, 1>;
constexpr uint32_t EIE_Pos = 0;
constexpr uint32_t EIE_Msk = EIE::mask;

/// IrDA mode enable
/// Position: 1, Width: 1
using IREN = BitField<1, 1>;
constexpr uint32_t IREN_Pos = 1;
constexpr uint32_t IREN_Msk = IREN::mask;

/// IrDA low-power
/// Position: 2, Width: 1
using IRLP = BitField<2, 1>;
constexpr uint32_t IRLP_Pos = 2;
constexpr uint32_t IRLP_Msk = IRLP::mask;

/// Half-duplex selection
/// Position: 3, Width: 1
using HDSEL = BitField<3, 1>;
constexpr uint32_t HDSEL_Pos = 3;
constexpr uint32_t HDSEL_Msk = HDSEL::mask;

/// Smartcard NACK enable
/// Position: 4, Width: 1
using NACK = BitField<4, 1>;
constexpr uint32_t NACK_Pos = 4;
constexpr uint32_t NACK_Msk = NACK::mask;

/// Smartcard mode enable
/// Position: 5, Width: 1
using SCEN = BitField<5, 1>;
constexpr uint32_t SCEN_Pos = 5;
constexpr uint32_t SCEN_Msk = SCEN::mask;

/// DMA enable receiver
/// Position: 6, Width: 1
using DMAR = BitField<6, 1>;
constexpr uint32_t DMAR_Pos = 6;
constexpr uint32_t DMAR_Msk = DMAR::mask;

/// DMA enable transmitter
/// Position: 7, Width: 1
using DMAT = BitField<7, 1>;
constexpr uint32_t DMAT_Pos = 7;
constexpr uint32_t DMAT_Msk = DMAT::mask;

/// RTS enable
/// Position: 8, Width: 1
using RTSE = BitField<8, 1>;
constexpr uint32_t RTSE_Pos = 8;
constexpr uint32_t RTSE_Msk = RTSE::mask;

/// CTS enable
/// Position: 9, Width: 1
using CTSE = BitField<9, 1>;
constexpr uint32_t CTSE_Pos = 9;
constexpr uint32_t CTSE_Msk = CTSE::mask;

/// CTS interrupt enable
/// Position: 10, Width: 1
using CTSIE = BitField<10, 1>;
constexpr uint32_t CTSIE_Pos = 10;
constexpr uint32_t CTSIE_Msk = CTSIE::mask;

/// One sample bit method enable
/// Position: 11, Width: 1
using ONEBIT = BitField<11, 1>;
constexpr uint32_t ONEBIT_Pos = 11;
constexpr uint32_t ONEBIT_Msk = ONEBIT::mask;

/// Overrun Disable
/// Position: 12, Width: 1
using OVRDIS = BitField<12, 1>;
constexpr uint32_t OVRDIS_Pos = 12;
constexpr uint32_t OVRDIS_Msk = OVRDIS::mask;

/// DMA Disable on Reception Error
/// Position: 13, Width: 1
using DDRE = BitField<13, 1>;
constexpr uint32_t DDRE_Pos = 13;
constexpr uint32_t DDRE_Msk = DDRE::mask;

/// Driver enable mode
/// Position: 14, Width: 1
using DEM = BitField<14, 1>;
constexpr uint32_t DEM_Pos = 14;
constexpr uint32_t DEM_Msk = DEM::mask;

/// Driver enable polarity selection
/// Position: 15, Width: 1
using DEP = BitField<15, 1>;
constexpr uint32_t DEP_Pos = 15;
constexpr uint32_t DEP_Msk = DEP::mask;

/// Smartcard auto-retry count
/// Position: 17, Width: 3
using SCARCNT = BitField<17, 3>;
constexpr uint32_t SCARCNT_Pos = 17;
constexpr uint32_t SCARCNT_Msk = SCARCNT::mask;

/// Wakeup from Stop mode interrupt flag selection
/// Position: 20, Width: 2
using WUS = BitField<20, 2>;
constexpr uint32_t WUS_Pos = 20;
constexpr uint32_t WUS_Msk = WUS::mask;

/// Wakeup from Stop mode interrupt enable
/// Position: 22, Width: 1
using WUFIE = BitField<22, 1>;
constexpr uint32_t WUFIE_Pos = 22;
constexpr uint32_t WUFIE_Msk = WUFIE::mask;

}  // namespace cr3

/// BRR - Baud rate register
namespace brr {
/// fraction of USARTDIV
/// Position: 0, Width: 4
using DIV_Fraction = BitField<0, 4>;
constexpr uint32_t DIV_Fraction_Pos = 0;
constexpr uint32_t DIV_Fraction_Msk = DIV_Fraction::mask;

/// mantissa of USARTDIV
/// Position: 4, Width: 12
using DIV_Mantissa = BitField<4, 12>;
constexpr uint32_t DIV_Mantissa_Pos = 4;
constexpr uint32_t DIV_Mantissa_Msk = DIV_Mantissa::mask;

}  // namespace brr

/// GTPR - Guard time and prescaler register
namespace gtpr {
/// Prescaler value
/// Position: 0, Width: 8
using PSC = BitField<0, 8>;
constexpr uint32_t PSC_Pos = 0;
constexpr uint32_t PSC_Msk = PSC::mask;

/// Guard time value
/// Position: 8, Width: 8
using GT = BitField<8, 8>;
constexpr uint32_t GT_Pos = 8;
constexpr uint32_t GT_Msk = GT::mask;

}  // namespace gtpr

/// RTOR - Receiver timeout register
namespace rtor {
/// Receiver timeout value
/// Position: 0, Width: 24
using RTO = BitField<0, 24>;
constexpr uint32_t RTO_Pos = 0;
constexpr uint32_t RTO_Msk = RTO::mask;

/// Block Length
/// Position: 24, Width: 8
using BLEN = BitField<24, 8>;
constexpr uint32_t BLEN_Pos = 24;
constexpr uint32_t BLEN_Msk = BLEN::mask;

}  // namespace rtor

/// RQR - Request register
namespace rqr {
/// Auto baud rate request
/// Position: 0, Width: 1
using ABRRQ = BitField<0, 1>;
constexpr uint32_t ABRRQ_Pos = 0;
constexpr uint32_t ABRRQ_Msk = ABRRQ::mask;

/// Send break request
/// Position: 1, Width: 1
using SBKRQ = BitField<1, 1>;
constexpr uint32_t SBKRQ_Pos = 1;
constexpr uint32_t SBKRQ_Msk = SBKRQ::mask;

/// Mute mode request
/// Position: 2, Width: 1
using MMRQ = BitField<2, 1>;
constexpr uint32_t MMRQ_Pos = 2;
constexpr uint32_t MMRQ_Msk = MMRQ::mask;

/// Receive data flush request
/// Position: 3, Width: 1
using RXFRQ = BitField<3, 1>;
constexpr uint32_t RXFRQ_Pos = 3;
constexpr uint32_t RXFRQ_Msk = RXFRQ::mask;

/// Transmit data flush request
/// Position: 4, Width: 1
using TXFRQ = BitField<4, 1>;
constexpr uint32_t TXFRQ_Pos = 4;
constexpr uint32_t TXFRQ_Msk = TXFRQ::mask;

}  // namespace rqr

/// ISR - Interrupt & status register
namespace isr {
/// Parity error
/// Position: 0, Width: 1
using PE = BitField<0, 1>;
constexpr uint32_t PE_Pos = 0;
constexpr uint32_t PE_Msk = PE::mask;

/// Framing error
/// Position: 1, Width: 1
using FE = BitField<1, 1>;
constexpr uint32_t FE_Pos = 1;
constexpr uint32_t FE_Msk = FE::mask;

/// Noise detected flag
/// Position: 2, Width: 1
using NF = BitField<2, 1>;
constexpr uint32_t NF_Pos = 2;
constexpr uint32_t NF_Msk = NF::mask;

/// Overrun error
/// Position: 3, Width: 1
using ORE = BitField<3, 1>;
constexpr uint32_t ORE_Pos = 3;
constexpr uint32_t ORE_Msk = ORE::mask;

/// Idle line detected
/// Position: 4, Width: 1
using IDLE = BitField<4, 1>;
constexpr uint32_t IDLE_Pos = 4;
constexpr uint32_t IDLE_Msk = IDLE::mask;

/// Read data register not empty
/// Position: 5, Width: 1
using RXNE = BitField<5, 1>;
constexpr uint32_t RXNE_Pos = 5;
constexpr uint32_t RXNE_Msk = RXNE::mask;

/// Transmission complete
/// Position: 6, Width: 1
using TC = BitField<6, 1>;
constexpr uint32_t TC_Pos = 6;
constexpr uint32_t TC_Msk = TC::mask;

/// Transmit data register empty
/// Position: 7, Width: 1
using TXE = BitField<7, 1>;
constexpr uint32_t TXE_Pos = 7;
constexpr uint32_t TXE_Msk = TXE::mask;

/// LIN break detection flag
/// Position: 8, Width: 1
using LBDF = BitField<8, 1>;
constexpr uint32_t LBDF_Pos = 8;
constexpr uint32_t LBDF_Msk = LBDF::mask;

/// CTS interrupt flag
/// Position: 9, Width: 1
using CTSIF = BitField<9, 1>;
constexpr uint32_t CTSIF_Pos = 9;
constexpr uint32_t CTSIF_Msk = CTSIF::mask;

/// CTS flag
/// Position: 10, Width: 1
using CTS = BitField<10, 1>;
constexpr uint32_t CTS_Pos = 10;
constexpr uint32_t CTS_Msk = CTS::mask;

/// Receiver timeout
/// Position: 11, Width: 1
using RTOF = BitField<11, 1>;
constexpr uint32_t RTOF_Pos = 11;
constexpr uint32_t RTOF_Msk = RTOF::mask;

/// End of block flag
/// Position: 12, Width: 1
using EOBF = BitField<12, 1>;
constexpr uint32_t EOBF_Pos = 12;
constexpr uint32_t EOBF_Msk = EOBF::mask;

/// Auto baud rate error
/// Position: 14, Width: 1
using ABRE = BitField<14, 1>;
constexpr uint32_t ABRE_Pos = 14;
constexpr uint32_t ABRE_Msk = ABRE::mask;

/// Auto baud rate flag
/// Position: 15, Width: 1
using ABRF = BitField<15, 1>;
constexpr uint32_t ABRF_Pos = 15;
constexpr uint32_t ABRF_Msk = ABRF::mask;

/// Busy flag
/// Position: 16, Width: 1
using BUSY = BitField<16, 1>;
constexpr uint32_t BUSY_Pos = 16;
constexpr uint32_t BUSY_Msk = BUSY::mask;

/// character match flag
/// Position: 17, Width: 1
using CMF = BitField<17, 1>;
constexpr uint32_t CMF_Pos = 17;
constexpr uint32_t CMF_Msk = CMF::mask;

/// Send break flag
/// Position: 18, Width: 1
using SBKF = BitField<18, 1>;
constexpr uint32_t SBKF_Pos = 18;
constexpr uint32_t SBKF_Msk = SBKF::mask;

/// Receiver wakeup from Mute mode
/// Position: 19, Width: 1
using RWU = BitField<19, 1>;
constexpr uint32_t RWU_Pos = 19;
constexpr uint32_t RWU_Msk = RWU::mask;

/// Wakeup from Stop mode flag
/// Position: 20, Width: 1
using WUF = BitField<20, 1>;
constexpr uint32_t WUF_Pos = 20;
constexpr uint32_t WUF_Msk = WUF::mask;

/// Transmit enable acknowledge flag
/// Position: 21, Width: 1
using TEACK = BitField<21, 1>;
constexpr uint32_t TEACK_Pos = 21;
constexpr uint32_t TEACK_Msk = TEACK::mask;

/// Receive enable acknowledge flag
/// Position: 22, Width: 1
using REACK = BitField<22, 1>;
constexpr uint32_t REACK_Pos = 22;
constexpr uint32_t REACK_Msk = REACK::mask;

}  // namespace isr

/// ICR - Interrupt flag clear register
namespace icr {
/// Parity error clear flag
/// Position: 0, Width: 1
using PECF = BitField<0, 1>;
constexpr uint32_t PECF_Pos = 0;
constexpr uint32_t PECF_Msk = PECF::mask;

/// Framing error clear flag
/// Position: 1, Width: 1
using FECF = BitField<1, 1>;
constexpr uint32_t FECF_Pos = 1;
constexpr uint32_t FECF_Msk = FECF::mask;

/// Noise detected clear flag
/// Position: 2, Width: 1
using NCF = BitField<2, 1>;
constexpr uint32_t NCF_Pos = 2;
constexpr uint32_t NCF_Msk = NCF::mask;

/// Overrun error clear flag
/// Position: 3, Width: 1
using ORECF = BitField<3, 1>;
constexpr uint32_t ORECF_Pos = 3;
constexpr uint32_t ORECF_Msk = ORECF::mask;

/// Idle line detected clear flag
/// Position: 4, Width: 1
using IDLECF = BitField<4, 1>;
constexpr uint32_t IDLECF_Pos = 4;
constexpr uint32_t IDLECF_Msk = IDLECF::mask;

/// Transmission complete clear flag
/// Position: 6, Width: 1
using TCCF = BitField<6, 1>;
constexpr uint32_t TCCF_Pos = 6;
constexpr uint32_t TCCF_Msk = TCCF::mask;

/// LIN break detection clear flag
/// Position: 8, Width: 1
using LBDCF = BitField<8, 1>;
constexpr uint32_t LBDCF_Pos = 8;
constexpr uint32_t LBDCF_Msk = LBDCF::mask;

/// CTS clear flag
/// Position: 9, Width: 1
using CTSCF = BitField<9, 1>;
constexpr uint32_t CTSCF_Pos = 9;
constexpr uint32_t CTSCF_Msk = CTSCF::mask;

/// Receiver timeout clear flag
/// Position: 11, Width: 1
using RTOCF = BitField<11, 1>;
constexpr uint32_t RTOCF_Pos = 11;
constexpr uint32_t RTOCF_Msk = RTOCF::mask;

/// End of timeout clear flag
/// Position: 12, Width: 1
using EOBCF = BitField<12, 1>;
constexpr uint32_t EOBCF_Pos = 12;
constexpr uint32_t EOBCF_Msk = EOBCF::mask;

/// Character match clear flag
/// Position: 17, Width: 1
using CMCF = BitField<17, 1>;
constexpr uint32_t CMCF_Pos = 17;
constexpr uint32_t CMCF_Msk = CMCF::mask;

/// Wakeup from Stop mode clear flag
/// Position: 20, Width: 1
using WUCF = BitField<20, 1>;
constexpr uint32_t WUCF_Pos = 20;
constexpr uint32_t WUCF_Msk = WUCF::mask;

}  // namespace icr

/// RDR - Receive data register
namespace rdr {
/// Receive data value
/// Position: 0, Width: 9
using RDR = BitField<0, 9>;
constexpr uint32_t RDR_Pos = 0;
constexpr uint32_t RDR_Msk = RDR::mask;

}  // namespace rdr

/// TDR - Transmit data register
namespace tdr {
/// Transmit data value
/// Position: 0, Width: 9
using TDR = BitField<0, 9>;
constexpr uint32_t TDR_Pos = 0;
constexpr uint32_t TDR_Msk = TDR::mask;

}  // namespace tdr

}  // namespace alloy::hal::st::stm32f0::usart1
