Project Information                k:\polytekh\max+plusii\lab20\cashcellex.rpt

MAX+plus II Compiler Report File
Version 9.01 07/30/98
Compiled: 09/29/13 14:26:31

Copyright (C) 1988-1998 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input Output Bidir  Memory  Memory  			 LCs
POF       Device          Pins  Pins   Pins   Bits % Utilized  LCs  % Utilized

cashcellex
      EPF10K10LC84-3       13     11     0    0         0  %    15       2  %

User Pins:                 13     11     0  



Project Information                k:\polytekh\max+plusii\lab20\cashcellex.rpt

** FILE HIERARCHY **



|dff8:2|
|comp3:6|
|rs:13|
|dff3:15|


Device-Specific Information:       k:\polytekh\max+plusii\lab20\cashcellex.rpt
cashcellex

***** Logic for device 'cashcellex' compiled without errors.




Device: EPF10K10LC84-3

FLEX 10K Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f

                                                                         ^     
                                                                         C     
                         R     R  R     R           R     R  R  R  R     O     
                         E     E  E     E           E     E  E  E  E     N     
                         S     S  S  V  S           S  G  S  S  S  S     F     
                         E     E  E  C  E     D  D  E  N  E  E  E  E     _  ^  
                         R     R  R  C  R  T  A  A  R  D  R  R  R  R  #  D  n  
                         V     V  V  I  V  A  T  T  V  I  V  V  V  V  T  O  C  
                Q  Q  Q  E  Q  E  E  N  E  G  A  A  E  N  E  E  E  E  C  N  E  
                3  1  2  D  0  D  D  T  D  0  7  6  D  T  D  D  D  D  K  E  O  
              -----------------------------------------------------------------_ 
            /  11 10  9  8  7  6  5  4  3  2  1 84 83 82 81 80 79 78 77 76 75   | 
    ^DATA0 | 12                                                              74 | #TDO 
     ^DCLK | 13                                                              73 | ERASE 
      ^nCE | 14                                                              72 | RESERVED 
      #TDI | 15                                                              71 | TAGEQ 
  RESERVED | 16                                                              70 | EMPTY 
  RESERVED | 17                                                              69 | SUITS 
  RESERVED | 18                                                              68 | GNDINT 
  RESERVED | 19                                                              67 | DATA5 
    VCCINT | 20                                                              66 | DATA4 
     DATA1 | 21                                                              65 | DATA3 
     DATA0 | 22                        EPF10K10LC84-3                        64 | DATA2 
        Q7 | 23                                                              63 | VCCINT 
        Q6 | 24                                                              62 | RESERVED 
        Q5 | 25                                                              61 | RESERVED 
    GNDINT | 26                                                              60 | RESERVED 
  RESERVED | 27                                                              59 | RESERVED 
  RESERVED | 28                                                              58 | RESERVED 
  RESERVED | 29                                                              57 | #TMS 
  RESERVED | 30                                                              56 | #nTRST 
    ^MSEL0 | 31                                                              55 | ^nSTATUS 
    ^MSEL1 | 32                                                              54 | RESERVED 
           |_  33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53  _| 
             ------------------------------------------------------------------ 
                V  ^  R  Q  R  R  R  V  G  T  W  T  V  G  R  R  R  R  R  R  R  
                C  n  E  4  E  E  E  C  N  A  R  A  C  N  E  E  E  E  E  E  E  
                C  C  S     S  S  S  C  D  G     G  C  D  S  S  S  S  S  S  S  
                I  O  E     E  E  E  I  I  2     1  I  I  E  E  E  E  E  E  E  
                N  N  R     R  R  R  N  N           N  N  R  R  R  R  R  R  R  
                T  F  V     V  V  V  T  T           T  T  V  V  V  V  V  V  V  
                   I  E     E  E  E                       E  E  E  E  E  E  E  
                   G  D     D  D  D                       D  D  D  D  D  D  D  
                                                                               
                                                                               


N.C. = Not Connected.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GNDINT = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
GNDIO = Dedicated ground pin, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs (TMS, TCK, TDI) should be tied to VCC when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:       k:\polytekh\max+plusii\lab20\cashcellex.rpt
cashcellex

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
A2       5/ 8( 62%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       3/22( 13%)   
A13      2/ 8( 25%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2       3/22( 13%)   
B1       3/ 8( 37%)   3/ 8( 37%)   0/ 8(  0%)    1/2    0/2       3/22( 13%)   
B3       1/ 8( 12%)   1/ 8( 12%)   0/ 8(  0%)    1/2    0/2       1/22(  4%)   
B4       1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       1/22(  4%)   
B5       1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       1/22(  4%)   
B6       1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       1/22(  4%)   
B7       1/ 8( 12%)   1/ 8( 12%)   0/ 8(  0%)    1/2    0/2       1/22(  4%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect


Total dedicated input pins used:                 6/6      (100%)
Total I/O pins used:                            18/53     ( 33%)
Total logic cells used:                         15/576    (  2%)
Total embedded cells used:                       0/24     (  0%)
Total EABs used:                                 0/3      (  0%)
Average fan-in:                                 1.60/4    ( 40%)
Total fan-in:                                  24/2304    (  1%)

Total input pins required:                      13
Total input I/O cell registers required:         0
Total output pins required:                     11
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                     15
Total flipflops required:                       11
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0

Synthesized logic cells:                         1/ 576   (  0%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  EA  13  14  15  16  17  18  19  20  21  22  23  24  Total(LC/EC)
 A:      0   5   0   0   0   0   0   0   0   0   0   0   0   2   0   0   0   0   0   0   0   0   0   0   0      7/0  
 B:      3   0   1   1   1   1   1   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      8/0  
 C:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  

Total:   3   5   1   1   1   1   1   0   0   0   0   0   0   2   0   0   0   0   0   0   0   0   0   0   0     15/0  



Device-Specific Information:       k:\polytekh\max+plusii\lab20\cashcellex.rpt
cashcellex

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  22      -     -    B    --      INPUT                0    0    0    1  DATA0
  21      -     -    B    --      INPUT                0    0    0    1  DATA1
  64      -     -    B    --      INPUT                0    0    0    1  DATA2
  65      -     -    B    --      INPUT                0    0    0    1  DATA3
  66      -     -    B    --      INPUT                0    0    0    1  DATA4
  67      -     -    B    --      INPUT                0    0    0    1  DATA5
  84      -     -    -    --      INPUT                0    0    0    1  DATA6
   1      -     -    -    --      INPUT                0    0    0    1  DATA7
  73      -     -    A    --      INPUT                0    0    0    1  ERASE
   2      -     -    -    --      INPUT                0    0    0    2  TAG0
  44      -     -    -    --      INPUT                0    0    0    2  TAG1
  42      -     -    -    --      INPUT                0    0    0    2  TAG2
  43      -     -    -    --      INPUT  G             0    0    0    2  WR


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:       k:\polytekh\max+plusii\lab20\cashcellex.rpt
cashcellex

** OUTPUTS **

       Fed By Fed By                                Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  70      -     -    A    --     OUTPUT                0    1    0    0  EMPTY
   7      -     -    -    03     OUTPUT                0    1    0    0  Q0
  10      -     -    -    01     OUTPUT                0    1    0    0  Q1
   9      -     -    -    02     OUTPUT                0    1    0    0  Q2
  11      -     -    -    01     OUTPUT                0    1    0    0  Q3
  36      -     -    -    07     OUTPUT                0    1    0    0  Q4
  25      -     -    B    --     OUTPUT                0    1    0    0  Q5
  24      -     -    B    --     OUTPUT                0    1    0    0  Q6
  23      -     -    B    --     OUTPUT                0    1    0    0  Q7
  69      -     -    A    --     OUTPUT                0    1    0    0  SUITS
  71      -     -    A    --     OUTPUT                0    1    0    0  TAGEQ


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:       k:\polytekh\max+plusii\lab20\cashcellex.rpt
cashcellex

** BURIED LOGIC **

                                                    Fan-In    Fan-Out
 IOC     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      5     -    A    02        OR2    s           2    2    0    1  |comp3:6|AEB~1 (|comp3:6|~13~1)
   -      4     -    A    02        OR2                1    2    1    1  |comp3:6|AEB (|comp3:6|:13)
   -      1     -    A    02       DFFE   +            1    0    0    1  |dff3:15|Q0 (|dff3:15|:4)
   -      2     -    A    02       DFFE   +            1    0    0    1  |dff3:15|Q1 (|dff3:15|:5)
   -      3     -    A    02       DFFE   +            1    0    0    1  |dff3:15|Q2 (|dff3:15|:6)
   -      1     -    B    03       DFFE   +            1    0    1    0  |dff8:2|Q0 (|dff8:2|:1)
   -      3     -    B    01       DFFE   +            1    0    1    0  |dff8:2|Q1 (|dff8:2|:2)
   -      2     -    B    01       DFFE   +            1    0    1    0  |dff8:2|Q2 (|dff8:2|:3)
   -      1     -    B    01       DFFE   +            1    0    1    0  |dff8:2|Q3 (|dff8:2|:4)
   -      1     -    B    07       DFFE   +            1    0    1    0  |dff8:2|Q4 (|dff8:2|:5)
   -      7     -    B    06       DFFE   +            1    0    1    0  |dff8:2|Q5 (|dff8:2|:6)
   -      6     -    B    05       DFFE   +            1    0    1    0  |dff8:2|Q6 (|dff8:2|:7)
   -      3     -    B    04       DFFE   +            1    0    1    0  |dff8:2|Q7 (|dff8:2|:8)
   -      5     -    A    13        OR2        !       2    0    1    1  |rs:13|Ti (|rs:13|:9)
   -      8     -    A    13        OR2                1    2    1    0  :17


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register


Device-Specific Information:       k:\polytekh\max+plusii\lab20\cashcellex.rpt
cashcellex

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:       2/ 96(  2%)     0/ 48(  0%)     2/ 48(  4%)    1/16(  6%)      3/16( 18%)     0/16(  0%)
B:       6/ 96(  6%)     3/ 48(  6%)     0/ 48(  0%)    6/16( 37%)      3/16( 18%)     0/16(  0%)
C:       0/ 96(  0%)     0/ 48(  0%)     0/ 48(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      2/24(  8%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
02:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
03:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
04:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
05:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
06:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
07:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
08:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
09:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
10:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
11:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
12:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
13:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
14:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
15:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
16:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
17:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
18:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
19:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
20:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
21:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
22:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
23:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
24:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
EA:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:       k:\polytekh\max+plusii\lab20\cashcellex.rpt
cashcellex

** CLOCK SIGNALS **

Type     Fan-out       Name
INPUT       13         WR


Device-Specific Information:       k:\polytekh\max+plusii\lab20\cashcellex.rpt
cashcellex

** EQUATIONS **

DATA0    : INPUT;
DATA1    : INPUT;
DATA2    : INPUT;
DATA3    : INPUT;
DATA4    : INPUT;
DATA5    : INPUT;
DATA6    : INPUT;
DATA7    : INPUT;
ERASE    : INPUT;
TAG0     : INPUT;
TAG1     : INPUT;
TAG2     : INPUT;
WR       : INPUT;

-- Node name is 'EMPTY' 
-- Equation name is 'EMPTY', type is output 
EMPTY    =  _LC5_A13;

-- Node name is 'Q0' 
-- Equation name is 'Q0', type is output 
Q0       =  _LC1_B3;

-- Node name is 'Q1' 
-- Equation name is 'Q1', type is output 
Q1       =  _LC3_B1;

-- Node name is 'Q2' 
-- Equation name is 'Q2', type is output 
Q2       =  _LC2_B1;

-- Node name is 'Q3' 
-- Equation name is 'Q3', type is output 
Q3       =  _LC1_B1;

-- Node name is 'Q4' 
-- Equation name is 'Q4', type is output 
Q4       =  _LC1_B7;

-- Node name is 'Q5' 
-- Equation name is 'Q5', type is output 
Q5       =  _LC7_B6;

-- Node name is 'Q6' 
-- Equation name is 'Q6', type is output 
Q6       =  _LC6_B5;

-- Node name is 'Q7' 
-- Equation name is 'Q7', type is output 
Q7       =  _LC3_B4;

-- Node name is 'SUITS' 
-- Equation name is 'SUITS', type is output 
SUITS    =  _LC8_A13;

-- Node name is 'TAGEQ' 
-- Equation name is 'TAGEQ', type is output 
TAGEQ    =  _LC4_A2;

-- Node name is '|comp3:6|:13' = '|comp3:6|AEB' 
-- Equation name is '_LC4_A2', type is buried 
_LC4_A2  = LCELL( _EQ001);
  _EQ001 =  _LC3_A2 &  _LC5_A2 &  TAG2
         # !_LC3_A2 &  _LC5_A2 & !TAG2;

-- Node name is '|comp3:6|~13~1' = '|comp3:6|AEB~1' 
-- Equation name is '_LC5_A2', type is buried 
-- synthesized logic cell 
_LC5_A2  = LCELL( _EQ002);
  _EQ002 =  _LC1_A2 &  _LC2_A2 &  TAG0 &  TAG1
         #  _LC1_A2 & !_LC2_A2 &  TAG0 & !TAG1
         # !_LC1_A2 &  _LC2_A2 & !TAG0 &  TAG1
         # !_LC1_A2 & !_LC2_A2 & !TAG0 & !TAG1;

-- Node name is '|dff3:15|:4' = '|dff3:15|Q0' 
-- Equation name is '_LC1_A2', type is buried 
_LC1_A2  = DFFE( TAG0, GLOBAL( WR),  VCC,  VCC,  VCC);

-- Node name is '|dff3:15|:5' = '|dff3:15|Q1' 
-- Equation name is '_LC2_A2', type is buried 
_LC2_A2  = DFFE( TAG1, GLOBAL( WR),  VCC,  VCC,  VCC);

-- Node name is '|dff3:15|:6' = '|dff3:15|Q2' 
-- Equation name is '_LC3_A2', type is buried 
_LC3_A2  = DFFE( TAG2, GLOBAL( WR),  VCC,  VCC,  VCC);

-- Node name is '|dff8:2|:1' = '|dff8:2|Q0' 
-- Equation name is '_LC1_B3', type is buried 
_LC1_B3  = DFFE( DATA0, GLOBAL( WR),  VCC,  VCC,  VCC);

-- Node name is '|dff8:2|:2' = '|dff8:2|Q1' 
-- Equation name is '_LC3_B1', type is buried 
_LC3_B1  = DFFE( DATA1, GLOBAL( WR),  VCC,  VCC,  VCC);

-- Node name is '|dff8:2|:3' = '|dff8:2|Q2' 
-- Equation name is '_LC2_B1', type is buried 
_LC2_B1  = DFFE( DATA2, GLOBAL( WR),  VCC,  VCC,  VCC);

-- Node name is '|dff8:2|:4' = '|dff8:2|Q3' 
-- Equation name is '_LC1_B1', type is buried 
_LC1_B1  = DFFE( DATA3, GLOBAL( WR),  VCC,  VCC,  VCC);

-- Node name is '|dff8:2|:5' = '|dff8:2|Q4' 
-- Equation name is '_LC1_B7', type is buried 
_LC1_B7  = DFFE( DATA4, GLOBAL( WR),  VCC,  VCC,  VCC);

-- Node name is '|dff8:2|:6' = '|dff8:2|Q5' 
-- Equation name is '_LC7_B6', type is buried 
_LC7_B6  = DFFE( DATA5, GLOBAL( WR),  VCC,  VCC,  VCC);

-- Node name is '|dff8:2|:7' = '|dff8:2|Q6' 
-- Equation name is '_LC6_B5', type is buried 
_LC6_B5  = DFFE( DATA6, GLOBAL( WR),  VCC,  VCC,  VCC);

-- Node name is '|dff8:2|:8' = '|dff8:2|Q7' 
-- Equation name is '_LC3_B4', type is buried 
_LC3_B4  = DFFE( DATA7, GLOBAL( WR),  VCC,  VCC,  VCC);

-- Node name is '|rs:13|:9' = '|rs:13|Ti' 
-- Equation name is '_LC5_A13', type is buried 
!_LC5_A13 = _LC5_A13~NOT;
_LC5_A13~NOT = LCELL( _EQ003);
  _EQ003 = !ERASE & !_LC5_A13
         # !ERASE &  WR;

-- Node name is ':17' 
-- Equation name is '_LC8_A13', type is buried 
_LC8_A13 = LCELL( _EQ004);
  _EQ004 =  _LC4_A2 & !_LC5_A13
         #  _LC4_A2 &  WR;



Project Information                k:\polytekh\max+plusii\lab20\cashcellex.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX10K' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:01
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:00
   Fitter                                 00:00:00
   Timing SNF Extractor                   00:00:01
   Assembler                              00:00:01
   --------------------------             --------
   Total Time                             00:00:03


Memory Allocated
-----------------

Peak memory allocated during compilation  = 19,612K
