
motorCONTROL_MSS_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00009c30  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  20009c30  20009c30  00011c30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000534  20009c38  20009c38  00011c38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          0000023c  2000a16c  2000a16c  0001216c  2**2
                  ALLOC
  4 .stack        00003000  2000a3a8  2000a3a8  0001216c  2**0
                  ALLOC
  5 .comment      00000158  00000000  00000000  0001216c  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000180  00000000  00000000  000122c4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 00000b4a  00000000  00000000  00012444  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   00008926  00000000  00000000  00012f8e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000010a6  00000000  00000000  0001b8b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   000026cb  00000000  00000000  0001c95a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00001684  00000000  00000000  0001f028  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00002acc  00000000  00000000  000206ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00001ac4  00000000  00000000  00023178  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 00036bb5  00000000  00000000  00024c3c  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  0005b7f1  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 000000e0  00000000  00000000  0005b816  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	2000031d 	.word	0x2000031d
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	200018c1 	.word	0x200018c1
2000006c:	200018f1 	.word	0x200018f1
20000070:	20000333 	.word	0x20000333
20000074:	20000335 	.word	0x20000335
20000078:	20002549 	.word	0x20002549
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	20002579 	.word	0x20002579
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	200011a1 	.word	0x200011a1
20000094:	20000345 	.word	0x20000345
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000034d 	.word	0x2000034d
200000c0:	2000034f 	.word	0x2000034f
200000c4:	20000351 	.word	0x20000351
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20000361 	.word	0x20000361
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	200003fb 	.word	0x200003fb
2000021c:	200003fd 	.word	0x200003fd
20000220:	200003ff 	.word	0x200003ff
20000224:	20000401 	.word	0x20000401
20000228:	20000403 	.word	0x20000403
2000022c:	20000405 	.word	0x20000405
20000230:	20000407 	.word	0x20000407
20000234:	20000409 	.word	0x20000409
20000238:	2000040b 	.word	0x2000040b
2000023c:	2000040d 	.word	0x2000040d
20000240:	2000040f 	.word	0x2000040f
20000244:	20000411 	.word	0x20000411
20000248:	20000413 	.word	0x20000413
2000024c:	20000415 	.word	0x20000415
20000250:	20000417 	.word	0x20000417
20000254:	20000419 	.word	0x20000419
20000258:	2000041b 	.word	0x2000041b
2000025c:	2000041d 	.word	0x2000041d
20000260:	2000041f 	.word	0x2000041f
20000264:	20000421 	.word	0x20000421
20000268:	20000423 	.word	0x20000423
2000026c:	20000425 	.word	0x20000425
20000270:	20000427 	.word	0x20000427
20000274:	20000429 	.word	0x20000429
20000278:	2000042b 	.word	0x2000042b
2000027c:	2000042d 	.word	0x2000042d
20000280:	2000042f 	.word	0x2000042f
20000284:	20000431 	.word	0x20000431
20000288:	20000433 	.word	0x20000433
2000028c:	20000435 	.word	0x20000435
20000290:	20000437 	.word	0x20000437
20000294:	20000439 	.word	0x20000439

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_PPE_Flag31_IRQHandler+0x4>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_PPE_Flag31_IRQHandler+0x8>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_PPE_Flag31_IRQHandler+0xc>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_PPE_Flag31_IRQHandler+0x10>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_PPE_Flag31_IRQHandler+0x14>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_PPE_Flag31_IRQHandler+0x18>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_PPE_Flag31_IRQHandler+0x1c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_PPE_Flag31_IRQHandler+0x20>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_PPE_Flag31_IRQHandler+0x24>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_PPE_Flag31_IRQHandler+0x28>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_PPE_Flag31_IRQHandler+0x2c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_PPE_Flag31_IRQHandler+0x30>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_PPE_Flag31_IRQHandler+0x34>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>

2000031c <BrownOut_1_5V_IRQHandler>:
2000031c:	e7fe      	b.n	2000031c <BrownOut_1_5V_IRQHandler>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>
2000032e:	e7fe      	b.n	2000032e <DMA_IRQHandler+0x2>
20000330:	e7fe      	b.n	20000330 <DMA_IRQHandler+0x4>

20000332 <SPI0_IRQHandler>:
20000332:	e7fe      	b.n	20000332 <SPI0_IRQHandler>

20000334 <SPI1_IRQHandler>:
20000334:	e7fe      	b.n	20000334 <SPI1_IRQHandler>
20000336:	e7fe      	b.n	20000336 <SPI1_IRQHandler+0x2>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>
2000033c:	e7fe      	b.n	2000033c <I2C0_SMBus_IRQHandler+0x2>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>
20000342:	e7fe      	b.n	20000342 <I2C1_SMBus_IRQHandler+0x2>

20000344 <Timer2_IRQHandler>:
20000344:	e7fe      	b.n	20000344 <Timer2_IRQHandler>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>

2000034c <Fabric_IRQHandler>:
2000034c:	e7fe      	b.n	2000034c <Fabric_IRQHandler>

2000034e <GPIO0_IRQHandler>:
2000034e:	e7fe      	b.n	2000034e <GPIO0_IRQHandler>

20000350 <GPIO1_IRQHandler>:
20000350:	e7fe      	b.n	20000350 <GPIO1_IRQHandler>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>

20000360 <GPIO9_IRQHandler>:
20000360:	e7fe      	b.n	20000360 <GPIO9_IRQHandler>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>

200003fa <ACE_PPE_Flag0_IRQHandler>:
200003fa:	e7fe      	b.n	200003fa <ACE_PPE_Flag0_IRQHandler>

200003fc <ACE_PPE_Flag1_IRQHandler>:
200003fc:	e7fe      	b.n	200003fc <ACE_PPE_Flag1_IRQHandler>

200003fe <ACE_PPE_Flag2_IRQHandler>:
200003fe:	e7fe      	b.n	200003fe <ACE_PPE_Flag2_IRQHandler>

20000400 <ACE_PPE_Flag3_IRQHandler>:
20000400:	e7fe      	b.n	20000400 <ACE_PPE_Flag3_IRQHandler>

20000402 <ACE_PPE_Flag4_IRQHandler>:
20000402:	e7fe      	b.n	20000402 <ACE_PPE_Flag4_IRQHandler>

20000404 <ACE_PPE_Flag5_IRQHandler>:
20000404:	e7fe      	b.n	20000404 <ACE_PPE_Flag5_IRQHandler>

20000406 <ACE_PPE_Flag6_IRQHandler>:
20000406:	e7fe      	b.n	20000406 <ACE_PPE_Flag6_IRQHandler>

20000408 <ACE_PPE_Flag7_IRQHandler>:
20000408:	e7fe      	b.n	20000408 <ACE_PPE_Flag7_IRQHandler>

2000040a <ACE_PPE_Flag8_IRQHandler>:
2000040a:	e7fe      	b.n	2000040a <ACE_PPE_Flag8_IRQHandler>

2000040c <ACE_PPE_Flag9_IRQHandler>:
2000040c:	e7fe      	b.n	2000040c <ACE_PPE_Flag9_IRQHandler>

2000040e <ACE_PPE_Flag10_IRQHandler>:
2000040e:	e7fe      	b.n	2000040e <ACE_PPE_Flag10_IRQHandler>

20000410 <ACE_PPE_Flag11_IRQHandler>:
20000410:	e7fe      	b.n	20000410 <ACE_PPE_Flag11_IRQHandler>

20000412 <ACE_PPE_Flag12_IRQHandler>:
20000412:	e7fe      	b.n	20000412 <ACE_PPE_Flag12_IRQHandler>

20000414 <ACE_PPE_Flag13_IRQHandler>:
20000414:	e7fe      	b.n	20000414 <ACE_PPE_Flag13_IRQHandler>

20000416 <ACE_PPE_Flag14_IRQHandler>:
20000416:	e7fe      	b.n	20000416 <ACE_PPE_Flag14_IRQHandler>

20000418 <ACE_PPE_Flag15_IRQHandler>:
20000418:	e7fe      	b.n	20000418 <ACE_PPE_Flag15_IRQHandler>

2000041a <ACE_PPE_Flag16_IRQHandler>:
2000041a:	e7fe      	b.n	2000041a <ACE_PPE_Flag16_IRQHandler>

2000041c <ACE_PPE_Flag17_IRQHandler>:
2000041c:	e7fe      	b.n	2000041c <ACE_PPE_Flag17_IRQHandler>

2000041e <ACE_PPE_Flag18_IRQHandler>:
2000041e:	e7fe      	b.n	2000041e <ACE_PPE_Flag18_IRQHandler>

20000420 <ACE_PPE_Flag19_IRQHandler>:
20000420:	e7fe      	b.n	20000420 <ACE_PPE_Flag19_IRQHandler>

20000422 <ACE_PPE_Flag20_IRQHandler>:
20000422:	e7fe      	b.n	20000422 <ACE_PPE_Flag20_IRQHandler>

20000424 <ACE_PPE_Flag21_IRQHandler>:
20000424:	e7fe      	b.n	20000424 <ACE_PPE_Flag21_IRQHandler>

20000426 <ACE_PPE_Flag22_IRQHandler>:
20000426:	e7fe      	b.n	20000426 <ACE_PPE_Flag22_IRQHandler>

20000428 <ACE_PPE_Flag23_IRQHandler>:
20000428:	e7fe      	b.n	20000428 <ACE_PPE_Flag23_IRQHandler>

2000042a <ACE_PPE_Flag24_IRQHandler>:
2000042a:	e7fe      	b.n	2000042a <ACE_PPE_Flag24_IRQHandler>

2000042c <ACE_PPE_Flag25_IRQHandler>:
2000042c:	e7fe      	b.n	2000042c <ACE_PPE_Flag25_IRQHandler>

2000042e <ACE_PPE_Flag26_IRQHandler>:
2000042e:	e7fe      	b.n	2000042e <ACE_PPE_Flag26_IRQHandler>

20000430 <ACE_PPE_Flag27_IRQHandler>:
20000430:	e7fe      	b.n	20000430 <ACE_PPE_Flag27_IRQHandler>

20000432 <ACE_PPE_Flag28_IRQHandler>:
20000432:	e7fe      	b.n	20000432 <ACE_PPE_Flag28_IRQHandler>

20000434 <ACE_PPE_Flag29_IRQHandler>:
20000434:	e7fe      	b.n	20000434 <ACE_PPE_Flag29_IRQHandler>

20000436 <ACE_PPE_Flag30_IRQHandler>:
20000436:	e7fe      	b.n	20000436 <ACE_PPE_Flag30_IRQHandler>

20000438 <ACE_PPE_Flag31_IRQHandler>:
20000438:	e7fe      	b.n	20000438 <ACE_PPE_Flag31_IRQHandler>
2000043a:	0000      	.short	0x0000
2000043c:	20002d29 	.word	0x20002d29
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	20009c38 	.word	0x20009c38
20000450:	20009c38 	.word	0x20009c38
20000454:	20009c38 	.word	0x20009c38
20000458:	2000a16c 	.word	0x2000a16c
2000045c:	00000000 	.word	0x00000000
20000460:	2000a16c 	.word	0x2000a16c
20000464:	2000a3a8 	.word	0x2000a3a8
20000468:	20003cb9 	.word	0x20003cb9
2000046c:	20000559 	.word	0x20000559

20000470 <__do_global_dtors_aux>:
20000470:	f24a 136c 	movw	r3, #41324	; 0xa16c
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f649 4038 	movw	r0, #39992	; 0x9c38
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <uart1_rx_handler>:
	left_wheel_direction = rx_buff[4];
	mode = rx_buff[5];
}*/

void uart1_rx_handler( mss_uart_instance_t * this_uart )
{
200004a0:	b580      	push	{r7, lr}
200004a2:	b086      	sub	sp, #24
200004a4:	af00      	add	r7, sp, #0
200004a6:	6078      	str	r0, [r7, #4]
	uint8_t rx_buff[8] = {0xFF,0xFF, 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF};
200004a8:	f649 0370 	movw	r3, #39024	; 0x9870
200004ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
200004b0:	f107 020c 	add.w	r2, r7, #12
200004b4:	e893 0003 	ldmia.w	r3, {r0, r1}
200004b8:	e882 0003 	stmia.w	r2, {r0, r1}
	uint8_t rx_size = MSS_UART_get_rx( this_uart, rx_buff, sizeof(rx_buff) );
200004bc:	f107 030c 	add.w	r3, r7, #12
200004c0:	6878      	ldr	r0, [r7, #4]
200004c2:	4619      	mov	r1, r3
200004c4:	f04f 0208 	mov.w	r2, #8
200004c8:	f001 f84e 	bl	20001568 <MSS_UART_get_rx>
200004cc:	4603      	mov	r3, r0
200004ce:	75fb      	strb	r3, [r7, #23]
	//process_rx_data(rx_buff, rx_size );

	prev_right_duty_cycle = right_duty_cycle;
200004d0:	f24a 137c 	movw	r3, #41340	; 0xa17c
200004d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200004d8:	681a      	ldr	r2, [r3, #0]
200004da:	f24a 1380 	movw	r3, #41344	; 0xa180
200004de:	f2c2 0300 	movt	r3, #8192	; 0x2000
200004e2:	601a      	str	r2, [r3, #0]
	prev_left_duty_cycle = left_duty_cycle;
200004e4:	f24a 1378 	movw	r3, #41336	; 0xa178
200004e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200004ec:	681a      	ldr	r2, [r3, #0]
200004ee:	f24a 1384 	movw	r3, #41348	; 0xa184
200004f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200004f6:	601a      	str	r2, [r3, #0]

	right_duty_cycle = rx_buff[1];
200004f8:	7b7b      	ldrb	r3, [r7, #13]
200004fa:	4618      	mov	r0, r3
200004fc:	f003 f992 	bl	20003824 <__aeabi_ui2f>
20000500:	4602      	mov	r2, r0
20000502:	f24a 137c 	movw	r3, #41340	; 0xa17c
20000506:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000050a:	601a      	str	r2, [r3, #0]
	right_wheel_direction = rx_buff[2];
2000050c:	7bbb      	ldrb	r3, [r7, #14]
2000050e:	461a      	mov	r2, r3
20000510:	f24a 1370 	movw	r3, #41328	; 0xa170
20000514:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000518:	601a      	str	r2, [r3, #0]
	left_duty_cycle = rx_buff[3];
2000051a:	7bfb      	ldrb	r3, [r7, #15]
2000051c:	4618      	mov	r0, r3
2000051e:	f003 f981 	bl	20003824 <__aeabi_ui2f>
20000522:	4602      	mov	r2, r0
20000524:	f24a 1378 	movw	r3, #41336	; 0xa178
20000528:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000052c:	601a      	str	r2, [r3, #0]
	left_wheel_direction = rx_buff[4];
2000052e:	7c3b      	ldrb	r3, [r7, #16]
20000530:	461a      	mov	r2, r3
20000532:	f24a 1374 	movw	r3, #41332	; 0xa174
20000536:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000053a:	601a      	str	r2, [r3, #0]
	mode = rx_buff[5];
2000053c:	7c7b      	ldrb	r3, [r7, #17]
2000053e:	461a      	mov	r2, r3
20000540:	f649 434c 	movw	r3, #40012	; 0x9c4c
20000544:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000548:	601a      	str	r2, [r3, #0]
}
2000054a:	f107 0718 	add.w	r7, r7, #24
2000054e:	46bd      	mov	sp, r7
20000550:	bd80      	pop	{r7, pc}
20000552:	bf00      	nop
20000554:	0000      	lsls	r0, r0, #0
	...

20000558 <main>:

int main()
{
20000558:	b5b0      	push	{r4, r5, r7, lr}
2000055a:	b0a2      	sub	sp, #136	; 0x88
2000055c:	af00      	add	r7, sp, #0
	int prev_left_encoder_val = 0;
2000055e:	f04f 0300 	mov.w	r3, #0
20000562:	62fb      	str	r3, [r7, #44]	; 0x2c
	int prev_right_encoder_val = 0;
20000564:	f04f 0300 	mov.w	r3, #0
20000568:	633b      	str	r3, [r7, #48]	; 0x30
	int left_wheel_tot = 0;
2000056a:	f04f 0300 	mov.w	r3, #0
2000056e:	637b      	str	r3, [r7, #52]	; 0x34
	int right_wheel_tot = 0;
20000570:	f04f 0300 	mov.w	r3, #0
20000574:	63bb      	str	r3, [r7, #56]	; 0x38

	int left_encoder_val = 0;
20000576:	f04f 0300 	mov.w	r3, #0
2000057a:	63fb      	str	r3, [r7, #60]	; 0x3c
	int right_encoder_val = 0;
2000057c:	f04f 0300 	mov.w	r3, #0
20000580:	643b      	str	r3, [r7, #64]	; 0x40
	int left_rotating = 0;
20000582:	f04f 0300 	mov.w	r3, #0
20000586:	647b      	str	r3, [r7, #68]	; 0x44
	int right_rotating = 0;
20000588:	f04f 0300 	mov.w	r3, #0
2000058c:	64bb      	str	r3, [r7, #72]	; 0x48

	float previous_error = 0;
2000058e:	f8df 37b0 	ldr.w	r3, [pc, #1968]	; 20000d40 <main+0x7e8>
20000592:	64fb      	str	r3, [r7, #76]	; 0x4c
	float current_error = 0;
20000594:	f8df 37a8 	ldr.w	r3, [pc, #1960]	; 20000d40 <main+0x7e8>
20000598:	653b      	str	r3, [r7, #80]	; 0x50
	float total_error = 0;
2000059a:	f8df 37a4 	ldr.w	r3, [pc, #1956]	; 20000d40 <main+0x7e8>
2000059e:	657b      	str	r3, [r7, #84]	; 0x54

	float correction_duty = 0.0;
200005a0:	f8df 379c 	ldr.w	r3, [pc, #1948]	; 20000d40 <main+0x7e8>
200005a4:	65bb      	str	r3, [r7, #88]	; 0x58

	float percent_diff = 0.0;
200005a6:	f8df 3798 	ldr.w	r3, [pc, #1944]	; 20000d40 <main+0x7e8>
200005aa:	65fb      	str	r3, [r7, #92]	; 0x5c

	int reset_value = 1000;
200005ac:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
200005b0:	663b      	str	r3, [r7, #96]	; 0x60

	int LEFT_PWM = 0;
200005b2:	f04f 0300 	mov.w	r3, #0
200005b6:	667b      	str	r3, [r7, #100]	; 0x64
	int RIGHT_PWM = 0;
200005b8:	f04f 0300 	mov.w	r3, #0
200005bc:	66bb      	str	r3, [r7, #104]	; 0x68

	int begin = 1;
200005be:	f04f 0301 	mov.w	r3, #1
200005c2:	66fb      	str	r3, [r7, #108]	; 0x6c


	uint32_t counter = 0;
200005c4:	f04f 0300 	mov.w	r3, #0
200005c8:	673b      	str	r3, [r7, #112]	; 0x70
	uint32_t gpio_inputs = 0;
200005ca:	f04f 0300 	mov.w	r3, #0
200005ce:	677b      	str	r3, [r7, #116]	; 0x74
	uint32_t count[8] = {0};
200005d0:	f107 030c 	add.w	r3, r7, #12
200005d4:	f04f 0200 	mov.w	r2, #0
200005d8:	601a      	str	r2, [r3, #0]
200005da:	f103 0304 	add.w	r3, r3, #4
200005de:	f04f 0200 	mov.w	r2, #0
200005e2:	601a      	str	r2, [r3, #0]
200005e4:	f103 0304 	add.w	r3, r3, #4
200005e8:	f04f 0200 	mov.w	r2, #0
200005ec:	601a      	str	r2, [r3, #0]
200005ee:	f103 0304 	add.w	r3, r3, #4
200005f2:	f04f 0200 	mov.w	r2, #0
200005f6:	601a      	str	r2, [r3, #0]
200005f8:	f103 0304 	add.w	r3, r3, #4
200005fc:	f04f 0200 	mov.w	r2, #0
20000600:	601a      	str	r2, [r3, #0]
20000602:	f103 0304 	add.w	r3, r3, #4
20000606:	f04f 0200 	mov.w	r2, #0
2000060a:	601a      	str	r2, [r3, #0]
2000060c:	f103 0304 	add.w	r3, r3, #4
20000610:	f04f 0200 	mov.w	r2, #0
20000614:	601a      	str	r2, [r3, #0]
20000616:	f103 0304 	add.w	r3, r3, #4
2000061a:	f04f 0200 	mov.w	r2, #0
2000061e:	601a      	str	r2, [r3, #0]
20000620:	f103 0304 	add.w	r3, r3, #4
	int max = 0;
20000624:	f04f 0300 	mov.w	r3, #0
20000628:	67bb      	str	r3, [r7, #120]	; 0x78
	int max_index = 0;
2000062a:	f04f 0300 	mov.w	r3, #0
2000062e:	67fb      	str	r3, [r7, #124]	; 0x7c

	MSS_GPIO_init();
20000630:	f002 fa3a 	bl	20002aa8 <MSS_GPIO_init>
	MSS_GPIO_config(MSS_GPIO_0, MSS_GPIO_INOUT_MODE);
20000634:	f04f 0000 	mov.w	r0, #0
20000638:	f04f 0103 	mov.w	r1, #3
2000063c:	f002 fa64 	bl	20002b08 <MSS_GPIO_config>
	MSS_GPIO_config(MSS_GPIO_1, MSS_GPIO_INOUT_MODE);
20000640:	f04f 0001 	mov.w	r0, #1
20000644:	f04f 0103 	mov.w	r1, #3
20000648:	f002 fa5e 	bl	20002b08 <MSS_GPIO_config>
	MSS_GPIO_config(MSS_GPIO_2, MSS_GPIO_INOUT_MODE);
2000064c:	f04f 0002 	mov.w	r0, #2
20000650:	f04f 0103 	mov.w	r1, #3
20000654:	f002 fa58 	bl	20002b08 <MSS_GPIO_config>
	MSS_GPIO_config(MSS_GPIO_3, MSS_GPIO_INOUT_MODE);
20000658:	f04f 0003 	mov.w	r0, #3
2000065c:	f04f 0103 	mov.w	r1, #3
20000660:	f002 fa52 	bl	20002b08 <MSS_GPIO_config>
	MSS_GPIO_config(MSS_GPIO_4, MSS_GPIO_INOUT_MODE);
20000664:	f04f 0004 	mov.w	r0, #4
20000668:	f04f 0103 	mov.w	r1, #3
2000066c:	f002 fa4c 	bl	20002b08 <MSS_GPIO_config>
	MSS_GPIO_config(MSS_GPIO_5, MSS_GPIO_INOUT_MODE);
20000670:	f04f 0005 	mov.w	r0, #5
20000674:	f04f 0103 	mov.w	r1, #3
20000678:	f002 fa46 	bl	20002b08 <MSS_GPIO_config>
	MSS_GPIO_config(MSS_GPIO_6, MSS_GPIO_INOUT_MODE);
2000067c:	f04f 0006 	mov.w	r0, #6
20000680:	f04f 0103 	mov.w	r1, #3
20000684:	f002 fa40 	bl	20002b08 <MSS_GPIO_config>
	MSS_GPIO_config(MSS_GPIO_7, MSS_GPIO_INOUT_MODE);
20000688:	f04f 0007 	mov.w	r0, #7
2000068c:	f04f 0103 	mov.w	r1, #3
20000690:	f002 fa3a 	bl	20002b08 <MSS_GPIO_config>

	MSS_UART_init(&g_mss_uart1, MSS_UART_9600_BAUD, MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT);
20000694:	f24a 206c 	movw	r0, #41580	; 0xa26c
20000698:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000069c:	f44f 5116 	mov.w	r1, #9600	; 0x2580
200006a0:	f04f 0203 	mov.w	r2, #3
200006a4:	f001 fa94 	bl	20001bd0 <MSS_UART_init>
	MSS_UART_set_rx_handler( &g_mss_uart1, uart1_rx_handler, MSS_UART_FIFO_EIGHT_BYTES );
200006a8:	f24a 206c 	movw	r0, #41580	; 0xa26c
200006ac:	f2c2 0000 	movt	r0, #8192	; 0x2000
200006b0:	f240 41a1 	movw	r1, #1185	; 0x4a1
200006b4:	f2c2 0100 	movt	r1, #8192	; 0x2000
200006b8:	f04f 0280 	mov.w	r2, #128	; 0x80
200006bc:	f001 f892 	bl	200017e4 <MSS_UART_set_rx_handler>


	//pixy variables
	unsigned int pixy_mag, pixy_dir;
	int pixy_motor_pwm = 0;
200006c0:	f04f 0300 	mov.w	r3, #0
200006c4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	int pixy_motor_dir = 0;
200006c8:	f04f 0300 	mov.w	r3, #0
200006cc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

	//pixy init functions
	MSS_I2C_init(&g_mss_i2c1 , PIXY_I2C_DEFAULT_ADDR, MSS_I2C_PCLK_DIV_256 );
200006d0:	f24a 3030 	movw	r0, #41776	; 0xa330
200006d4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200006d8:	f04f 0154 	mov.w	r1, #84	; 0x54
200006dc:	f04f 0200 	mov.w	r2, #0
200006e0:	f002 f954 	bl	2000298c <MSS_I2C_init>
	start_hardware_cont_timer();
200006e4:	f000 fd4a 	bl	2000117c <start_hardware_cont_timer>
	init_ideal_pixy_dots();
200006e8:	f000 fcc2 	bl	20001070 <init_ideal_pixy_dots>
200006ec:	e004      	b.n	200006f8 <main+0x1a0>
			}
		}
		else if (mode == 0)
		{}

	}
200006ee:	bf00      	nop
200006f0:	e002      	b.n	200006f8 <main+0x1a0>
200006f2:	bf00      	nop
200006f4:	e000      	b.n	200006f8 <main+0x1a0>
200006f6:	bf00      	nop
				right_duty_cycle = 0.0;
			if(left_duty_cycle < 0.2)
				right_duty_cycle = 0.0;*/


		process_pixy_i2c();
200006f8:	f000 fc8a 	bl	20001010 <process_pixy_i2c>
		if(pixy_x_err( &pixy_mag, &pixy_dir)){
200006fc:	f107 0208 	add.w	r2, r7, #8
20000700:	f107 0304 	add.w	r3, r7, #4
20000704:	4610      	mov	r0, r2
20000706:	4619      	mov	r1, r3
20000708:	f000 fce8 	bl	200010dc <pixy_x_err>
2000070c:	4603      	mov	r3, r0
2000070e:	2b00      	cmp	r3, #0
20000710:	d029      	beq.n	20000766 <main+0x20e>

			//printf("%x, %x\n\r", pixy_mag, pixy_dir);
			pixy_mag /= 3; // scale error
20000712:	68ba      	ldr	r2, [r7, #8]
20000714:	f64a 23ab 	movw	r3, #43691	; 0xaaab
20000718:	f6ca 23aa 	movt	r3, #43690	; 0xaaaa
2000071c:	fba3 1302 	umull	r1, r3, r3, r2
20000720:	ea4f 0353 	mov.w	r3, r3, lsr #1
20000724:	60bb      	str	r3, [r7, #8]
			if(pixy_mag > 10)pixy_mag = 10;
20000726:	68bb      	ldr	r3, [r7, #8]
20000728:	2b0a      	cmp	r3, #10
2000072a:	d902      	bls.n	20000732 <main+0x1da>
2000072c:	f04f 030a 	mov.w	r3, #10
20000730:	60bb      	str	r3, [r7, #8]

			pixy_motor_pwm = 500000*0.1*pixy_mag;
20000732:	68bb      	ldr	r3, [r7, #8]
20000734:	4618      	mov	r0, r3
20000736:	f002 fcbf 	bl	200030b8 <__aeabi_ui2d>
2000073a:	4602      	mov	r2, r0
2000073c:	460b      	mov	r3, r1
2000073e:	4610      	mov	r0, r2
20000740:	4619      	mov	r1, r3
20000742:	f20f 53f4 	addw	r3, pc, #1524	; 0x5f4
20000746:	e9d3 2300 	ldrd	r2, r3, [r3]
2000074a:	f002 fd2b 	bl	200031a4 <__aeabi_dmul>
2000074e:	4602      	mov	r2, r0
20000750:	460b      	mov	r3, r1
20000752:	4610      	mov	r0, r2
20000754:	4619      	mov	r1, r3
20000756:	f002 ff37 	bl	200035c8 <__aeabi_d2iz>
2000075a:	4603      	mov	r3, r0
2000075c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
			pixy_motor_dir =pixy_dir;
20000760:	687b      	ldr	r3, [r7, #4]
20000762:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		}

		printf("%x\n\r", pixy_motor_pwm);
20000766:	f649 0068 	movw	r0, #39016	; 0x9868
2000076a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000076e:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
20000772:	f003 fb33 	bl	20003ddc <printf>



		if(right_duty_cycle > 1) {
20000776:	f24a 137c 	movw	r3, #41340	; 0xa17c
2000077a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000077e:	681b      	ldr	r3, [r3, #0]
20000780:	f04f 0200 	mov.w	r2, #0
20000784:	4614      	mov	r4, r2
20000786:	4618      	mov	r0, r3
20000788:	f8df 15b8 	ldr.w	r1, [pc, #1464]	; 20000d44 <main+0x7ec>
2000078c:	f003 fa5e 	bl	20003c4c <__aeabi_fcmpgt>
20000790:	4603      	mov	r3, r0
20000792:	2b00      	cmp	r3, #0
20000794:	d002      	beq.n	2000079c <main+0x244>
20000796:	f04f 0301 	mov.w	r3, #1
2000079a:	461c      	mov	r4, r3
2000079c:	b2e3      	uxtb	r3, r4
2000079e:	2b00      	cmp	r3, #0
200007a0:	d010      	beq.n	200007c4 <main+0x26c>
			right_duty_cycle = right_duty_cycle/100.0;
200007a2:	f24a 137c 	movw	r3, #41340	; 0xa17c
200007a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007aa:	681b      	ldr	r3, [r3, #0]
200007ac:	4618      	mov	r0, r3
200007ae:	f8df 1598 	ldr.w	r1, [pc, #1432]	; 20000d48 <main+0x7f0>
200007b2:	f003 f943 	bl	20003a3c <__aeabi_fdiv>
200007b6:	4603      	mov	r3, r0
200007b8:	461a      	mov	r2, r3
200007ba:	f24a 137c 	movw	r3, #41340	; 0xa17c
200007be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007c2:	601a      	str	r2, [r3, #0]
		}
		if(left_duty_cycle > 1){
200007c4:	f24a 1378 	movw	r3, #41336	; 0xa178
200007c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007cc:	681b      	ldr	r3, [r3, #0]
200007ce:	f04f 0200 	mov.w	r2, #0
200007d2:	4614      	mov	r4, r2
200007d4:	4618      	mov	r0, r3
200007d6:	f8df 156c 	ldr.w	r1, [pc, #1388]	; 20000d44 <main+0x7ec>
200007da:	f003 fa37 	bl	20003c4c <__aeabi_fcmpgt>
200007de:	4603      	mov	r3, r0
200007e0:	2b00      	cmp	r3, #0
200007e2:	d002      	beq.n	200007ea <main+0x292>
200007e4:	f04f 0301 	mov.w	r3, #1
200007e8:	461c      	mov	r4, r3
200007ea:	b2e3      	uxtb	r3, r4
200007ec:	2b00      	cmp	r3, #0
200007ee:	d010      	beq.n	20000812 <main+0x2ba>
			left_duty_cycle = left_duty_cycle/100.0;
200007f0:	f24a 1378 	movw	r3, #41336	; 0xa178
200007f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007f8:	681b      	ldr	r3, [r3, #0]
200007fa:	4618      	mov	r0, r3
200007fc:	f8df 1548 	ldr.w	r1, [pc, #1352]	; 20000d48 <main+0x7f0>
20000800:	f003 f91c 	bl	20003a3c <__aeabi_fdiv>
20000804:	4603      	mov	r3, r0
20000806:	461a      	mov	r2, r3
20000808:	f24a 1378 	movw	r3, #41336	; 0xa178
2000080c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000810:	601a      	str	r2, [r3, #0]
		}


		if (left_duty_cycle == right_duty_cycle)
20000812:	f24a 1378 	movw	r3, #41336	; 0xa178
20000816:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000081a:	681a      	ldr	r2, [r3, #0]
2000081c:	f24a 137c 	movw	r3, #41340	; 0xa17c
20000820:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000824:	681b      	ldr	r3, [r3, #0]
20000826:	4610      	mov	r0, r2
20000828:	4619      	mov	r1, r3
2000082a:	f003 f9e7 	bl	20003bfc <__aeabi_fcmpeq>
2000082e:	4603      	mov	r3, r0
20000830:	2b00      	cmp	r3, #0
20000832:	d017      	beq.n	20000864 <main+0x30c>
		{
			if(prev_left_duty_cycle != prev_right_duty_cycle)
20000834:	f24a 1384 	movw	r3, #41348	; 0xa184
20000838:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000083c:	681a      	ldr	r2, [r3, #0]
2000083e:	f24a 1380 	movw	r3, #41344	; 0xa180
20000842:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000846:	681b      	ldr	r3, [r3, #0]
20000848:	4610      	mov	r0, r2
2000084a:	4619      	mov	r1, r3
2000084c:	f003 f9d6 	bl	20003bfc <__aeabi_fcmpeq>
20000850:	4603      	mov	r3, r0
20000852:	2b00      	cmp	r3, #0
20000854:	d12f      	bne.n	200008b6 <main+0x35e>
			{
				//if(prev_left_duty_cycle != left_duty_cycle)
					left_wheel_tot = 0;
20000856:	f04f 0300 	mov.w	r3, #0
2000085a:	637b      	str	r3, [r7, #52]	; 0x34
				//if(prev_right_duty_cycle != left_duty_cycle)
					right_wheel_tot = 0;
2000085c:	f04f 0300 	mov.w	r3, #0
20000860:	63bb      	str	r3, [r7, #56]	; 0x38
20000862:	e029      	b.n	200008b8 <main+0x360>
			}
		}
		else
		{ // TODO: check if necessary
			if(prev_left_duty_cycle != left_duty_cycle)
20000864:	f24a 1384 	movw	r3, #41348	; 0xa184
20000868:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000086c:	681a      	ldr	r2, [r3, #0]
2000086e:	f24a 1378 	movw	r3, #41336	; 0xa178
20000872:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000876:	681b      	ldr	r3, [r3, #0]
20000878:	4610      	mov	r0, r2
2000087a:	4619      	mov	r1, r3
2000087c:	f003 f9be 	bl	20003bfc <__aeabi_fcmpeq>
20000880:	4603      	mov	r3, r0
20000882:	2b00      	cmp	r3, #0
20000884:	d102      	bne.n	2000088c <main+0x334>
				left_wheel_tot = 0;
20000886:	f04f 0300 	mov.w	r3, #0
2000088a:	637b      	str	r3, [r7, #52]	; 0x34
			if(prev_right_duty_cycle != right_duty_cycle)
2000088c:	f24a 1380 	movw	r3, #41344	; 0xa180
20000890:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000894:	681a      	ldr	r2, [r3, #0]
20000896:	f24a 137c 	movw	r3, #41340	; 0xa17c
2000089a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000089e:	681b      	ldr	r3, [r3, #0]
200008a0:	4610      	mov	r0, r2
200008a2:	4619      	mov	r1, r3
200008a4:	f003 f9aa 	bl	20003bfc <__aeabi_fcmpeq>
200008a8:	4603      	mov	r3, r0
200008aa:	2b00      	cmp	r3, #0
200008ac:	d104      	bne.n	200008b8 <main+0x360>
				right_wheel_tot = 0;
200008ae:	f04f 0300 	mov.w	r3, #0
200008b2:	63bb      	str	r3, [r7, #56]	; 0x38
200008b4:	e000      	b.n	200008b8 <main+0x360>
			if(prev_left_duty_cycle != prev_right_duty_cycle)
			{
				//if(prev_left_duty_cycle != left_duty_cycle)
					left_wheel_tot = 0;
				//if(prev_right_duty_cycle != left_duty_cycle)
					right_wheel_tot = 0;
200008b6:	bf00      	nop
				left_wheel_tot = 0;
			if(prev_right_duty_cycle != right_duty_cycle)
				right_wheel_tot = 0;
		}

		if(mode == 1)
200008b8:	f649 434c 	movw	r3, #40012	; 0x9c4c
200008bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008c0:	681b      	ldr	r3, [r3, #0]
200008c2:	2b01      	cmp	r3, #1
200008c4:	f47f af13 	bne.w	200006ee <main+0x196>
		{
			prev_left_encoder_val = left_encoder_val;
200008c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
200008ca:	62fb      	str	r3, [r7, #44]	; 0x2c
			prev_right_encoder_val = right_encoder_val;
200008cc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
200008ce:	633b      	str	r3, [r7, #48]	; 0x30

			if(*ENCODERS == 1 || *ENCODERS == 3)
200008d0:	f649 4348 	movw	r3, #40008	; 0x9c48
200008d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008d8:	681b      	ldr	r3, [r3, #0]
200008da:	681b      	ldr	r3, [r3, #0]
200008dc:	2b01      	cmp	r3, #1
200008de:	d007      	beq.n	200008f0 <main+0x398>
200008e0:	f649 4348 	movw	r3, #40008	; 0x9c48
200008e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008e8:	681b      	ldr	r3, [r3, #0]
200008ea:	681b      	ldr	r3, [r3, #0]
200008ec:	2b03      	cmp	r3, #3
200008ee:	d103      	bne.n	200008f8 <main+0x3a0>
				left_encoder_val = 1;
200008f0:	f04f 0301 	mov.w	r3, #1
200008f4:	63fb      	str	r3, [r7, #60]	; 0x3c
		if(mode == 1)
		{
			prev_left_encoder_val = left_encoder_val;
			prev_right_encoder_val = right_encoder_val;

			if(*ENCODERS == 1 || *ENCODERS == 3)
200008f6:	e002      	b.n	200008fe <main+0x3a6>
				left_encoder_val = 1;
			else
				left_encoder_val = 0;
200008f8:	f04f 0300 	mov.w	r3, #0
200008fc:	63fb      	str	r3, [r7, #60]	; 0x3c

			if(*ENCODERS == 2 || *ENCODERS == 3)
200008fe:	f649 4348 	movw	r3, #40008	; 0x9c48
20000902:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000906:	681b      	ldr	r3, [r3, #0]
20000908:	681b      	ldr	r3, [r3, #0]
2000090a:	2b02      	cmp	r3, #2
2000090c:	d007      	beq.n	2000091e <main+0x3c6>
2000090e:	f649 4348 	movw	r3, #40008	; 0x9c48
20000912:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000916:	681b      	ldr	r3, [r3, #0]
20000918:	681b      	ldr	r3, [r3, #0]
2000091a:	2b03      	cmp	r3, #3
2000091c:	d103      	bne.n	20000926 <main+0x3ce>
				right_encoder_val = 1;
2000091e:	f04f 0301 	mov.w	r3, #1
20000922:	643b      	str	r3, [r7, #64]	; 0x40
			if(*ENCODERS == 1 || *ENCODERS == 3)
				left_encoder_val = 1;
			else
				left_encoder_val = 0;

			if(*ENCODERS == 2 || *ENCODERS == 3)
20000924:	e002      	b.n	2000092c <main+0x3d4>
				right_encoder_val = 1;
			else
				right_encoder_val = 0;
20000926:	f04f 0300 	mov.w	r3, #0
2000092a:	643b      	str	r3, [r7, #64]	; 0x40

			// increment totals only when encoder is rotating
			if((prev_left_encoder_val == 0 && left_encoder_val == 1) || (prev_left_encoder_val == 1 && left_encoder_val == 0))
2000092c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
2000092e:	2b00      	cmp	r3, #0
20000930:	d102      	bne.n	20000938 <main+0x3e0>
20000932:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
20000934:	2b01      	cmp	r3, #1
20000936:	d005      	beq.n	20000944 <main+0x3ec>
20000938:	6afb      	ldr	r3, [r7, #44]	; 0x2c
2000093a:	2b01      	cmp	r3, #1
2000093c:	d10a      	bne.n	20000954 <main+0x3fc>
2000093e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
20000940:	2b00      	cmp	r3, #0
20000942:	d107      	bne.n	20000954 <main+0x3fc>
			{
				left_wheel_tot += left_encoder_val;
20000944:	6b7a      	ldr	r2, [r7, #52]	; 0x34
20000946:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
20000948:	4413      	add	r3, r2
2000094a:	637b      	str	r3, [r7, #52]	; 0x34
				left_rotating = 1;
2000094c:	f04f 0301 	mov.w	r3, #1
20000950:	647b      	str	r3, [r7, #68]	; 0x44
				right_encoder_val = 1;
			else
				right_encoder_val = 0;

			// increment totals only when encoder is rotating
			if((prev_left_encoder_val == 0 && left_encoder_val == 1) || (prev_left_encoder_val == 1 && left_encoder_val == 0))
20000952:	e002      	b.n	2000095a <main+0x402>
				left_wheel_tot += left_encoder_val;
				left_rotating = 1;
			}
			else
			{
				left_rotating = 0;
20000954:	f04f 0300 	mov.w	r3, #0
20000958:	647b      	str	r3, [r7, #68]	; 0x44
			}

			if((prev_right_encoder_val == 0 && right_encoder_val == 1) || (prev_right_encoder_val == 1 && right_encoder_val == 0))
2000095a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
2000095c:	2b00      	cmp	r3, #0
2000095e:	d102      	bne.n	20000966 <main+0x40e>
20000960:	6c3b      	ldr	r3, [r7, #64]	; 0x40
20000962:	2b01      	cmp	r3, #1
20000964:	d005      	beq.n	20000972 <main+0x41a>
20000966:	6b3b      	ldr	r3, [r7, #48]	; 0x30
20000968:	2b01      	cmp	r3, #1
2000096a:	d10a      	bne.n	20000982 <main+0x42a>
2000096c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
2000096e:	2b00      	cmp	r3, #0
20000970:	d107      	bne.n	20000982 <main+0x42a>
			{
				right_wheel_tot += right_encoder_val;
20000972:	6bba      	ldr	r2, [r7, #56]	; 0x38
20000974:	6c3b      	ldr	r3, [r7, #64]	; 0x40
20000976:	4413      	add	r3, r2
20000978:	63bb      	str	r3, [r7, #56]	; 0x38
				right_rotating = 1;
2000097a:	f04f 0301 	mov.w	r3, #1
2000097e:	64bb      	str	r3, [r7, #72]	; 0x48
			else
			{
				left_rotating = 0;
			}

			if((prev_right_encoder_val == 0 && right_encoder_val == 1) || (prev_right_encoder_val == 1 && right_encoder_val == 0))
20000980:	e002      	b.n	20000988 <main+0x430>
				right_wheel_tot += right_encoder_val;
				right_rotating = 1;
			}
			else
			{
				right_rotating = 0;
20000982:	f04f 0300 	mov.w	r3, #0
20000986:	64bb      	str	r3, [r7, #72]	; 0x48
			}


			// PID starts
			percent_diff = left_duty_cycle/right_duty_cycle;
20000988:	f24a 1378 	movw	r3, #41336	; 0xa178
2000098c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000990:	681a      	ldr	r2, [r3, #0]
20000992:	f24a 137c 	movw	r3, #41340	; 0xa17c
20000996:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000099a:	681b      	ldr	r3, [r3, #0]
2000099c:	4610      	mov	r0, r2
2000099e:	4619      	mov	r1, r3
200009a0:	f003 f84c 	bl	20003a3c <__aeabi_fdiv>
200009a4:	4603      	mov	r3, r0
200009a6:	65fb      	str	r3, [r7, #92]	; 0x5c
			previous_error = current_error;
200009a8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
200009aa:	64fb      	str	r3, [r7, #76]	; 0x4c
			current_error = right_wheel_tot*(percent_diff) - left_wheel_tot;
200009ac:	6bb8      	ldr	r0, [r7, #56]	; 0x38
200009ae:	f002 ff3d 	bl	2000382c <__aeabi_i2f>
200009b2:	4603      	mov	r3, r0
200009b4:	4618      	mov	r0, r3
200009b6:	6df9      	ldr	r1, [r7, #92]	; 0x5c
200009b8:	f002 ff8c 	bl	200038d4 <__aeabi_fmul>
200009bc:	4603      	mov	r3, r0
200009be:	461c      	mov	r4, r3
200009c0:	6b78      	ldr	r0, [r7, #52]	; 0x34
200009c2:	f002 ff33 	bl	2000382c <__aeabi_i2f>
200009c6:	4603      	mov	r3, r0
200009c8:	4620      	mov	r0, r4
200009ca:	4619      	mov	r1, r3
200009cc:	f002 fe78 	bl	200036c0 <__aeabi_fsub>
200009d0:	4603      	mov	r3, r0
200009d2:	653b      	str	r3, [r7, #80]	; 0x50

			// only accumulate error when wheels are rotating
			if(left_rotating == 1 || right_rotating == 1)
200009d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
200009d6:	2b01      	cmp	r3, #1
200009d8:	d002      	beq.n	200009e0 <main+0x488>
200009da:	6cbb      	ldr	r3, [r7, #72]	; 0x48
200009dc:	2b01      	cmp	r3, #1
200009de:	d105      	bne.n	200009ec <main+0x494>
				total_error += current_error;
200009e0:	6d78      	ldr	r0, [r7, #84]	; 0x54
200009e2:	6d39      	ldr	r1, [r7, #80]	; 0x50
200009e4:	f002 fe6e 	bl	200036c4 <__addsf3>
200009e8:	4603      	mov	r3, r0
200009ea:	657b      	str	r3, [r7, #84]	; 0x54

			// PID calculations
			correction_duty = Kp*current_error/20.0 + Ki*total_error/20.0 + Kd*(current_error-previous_error)/20.0;
200009ec:	6d38      	ldr	r0, [r7, #80]	; 0x50
200009ee:	f002 fb85 	bl	200030fc <__aeabi_f2d>
200009f2:	f649 0350 	movw	r3, #38992	; 0x9850
200009f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200009fa:	e9d3 2300 	ldrd	r2, r3, [r3]
200009fe:	f002 fbd1 	bl	200031a4 <__aeabi_dmul>
20000a02:	4602      	mov	r2, r0
20000a04:	460b      	mov	r3, r1
20000a06:	4610      	mov	r0, r2
20000a08:	4619      	mov	r1, r3
20000a0a:	f04f 0200 	mov.w	r2, #0
20000a0e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
20000a12:	f503 1350 	add.w	r3, r3, #3407872	; 0x340000
20000a16:	f002 fcef 	bl	200033f8 <__aeabi_ddiv>
20000a1a:	4602      	mov	r2, r0
20000a1c:	460b      	mov	r3, r1
20000a1e:	4614      	mov	r4, r2
20000a20:	461d      	mov	r5, r3
20000a22:	6d78      	ldr	r0, [r7, #84]	; 0x54
20000a24:	f002 fb6a 	bl	200030fc <__aeabi_f2d>
20000a28:	f649 0358 	movw	r3, #39000	; 0x9858
20000a2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a30:	e9d3 2300 	ldrd	r2, r3, [r3]
20000a34:	f002 fbb6 	bl	200031a4 <__aeabi_dmul>
20000a38:	4602      	mov	r2, r0
20000a3a:	460b      	mov	r3, r1
20000a3c:	4610      	mov	r0, r2
20000a3e:	4619      	mov	r1, r3
20000a40:	f04f 0200 	mov.w	r2, #0
20000a44:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
20000a48:	f503 1350 	add.w	r3, r3, #3407872	; 0x340000
20000a4c:	f002 fcd4 	bl	200033f8 <__aeabi_ddiv>
20000a50:	4602      	mov	r2, r0
20000a52:	460b      	mov	r3, r1
20000a54:	4620      	mov	r0, r4
20000a56:	4629      	mov	r1, r5
20000a58:	f002 f9f2 	bl	20002e40 <__adddf3>
20000a5c:	4602      	mov	r2, r0
20000a5e:	460b      	mov	r3, r1
20000a60:	4614      	mov	r4, r2
20000a62:	461d      	mov	r5, r3
20000a64:	6d38      	ldr	r0, [r7, #80]	; 0x50
20000a66:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
20000a68:	f002 fe2a 	bl	200036c0 <__aeabi_fsub>
20000a6c:	4603      	mov	r3, r0
20000a6e:	4618      	mov	r0, r3
20000a70:	f002 fb44 	bl	200030fc <__aeabi_f2d>
20000a74:	f649 0360 	movw	r3, #39008	; 0x9860
20000a78:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a7c:	e9d3 2300 	ldrd	r2, r3, [r3]
20000a80:	f002 fb90 	bl	200031a4 <__aeabi_dmul>
20000a84:	4602      	mov	r2, r0
20000a86:	460b      	mov	r3, r1
20000a88:	4610      	mov	r0, r2
20000a8a:	4619      	mov	r1, r3
20000a8c:	f04f 0200 	mov.w	r2, #0
20000a90:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
20000a94:	f503 1350 	add.w	r3, r3, #3407872	; 0x340000
20000a98:	f002 fcae 	bl	200033f8 <__aeabi_ddiv>
20000a9c:	4602      	mov	r2, r0
20000a9e:	460b      	mov	r3, r1
20000aa0:	4620      	mov	r0, r4
20000aa2:	4629      	mov	r1, r5
20000aa4:	f002 f9cc 	bl	20002e40 <__adddf3>
20000aa8:	4602      	mov	r2, r0
20000aaa:	460b      	mov	r3, r1
20000aac:	4610      	mov	r0, r2
20000aae:	4619      	mov	r1, r3
20000ab0:	f002 fdb2 	bl	20003618 <__aeabi_d2f>
20000ab4:	4603      	mov	r3, r0
20000ab6:	65bb      	str	r3, [r7, #88]	; 0x58

			RIGHT_PWM = PERIOD*right_duty_cycle;
20000ab8:	f649 0344 	movw	r3, #38980	; 0x9844
20000abc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ac0:	681b      	ldr	r3, [r3, #0]
20000ac2:	4618      	mov	r0, r3
20000ac4:	f002 feb2 	bl	2000382c <__aeabi_i2f>
20000ac8:	4602      	mov	r2, r0
20000aca:	f24a 137c 	movw	r3, #41340	; 0xa17c
20000ace:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ad2:	681b      	ldr	r3, [r3, #0]
20000ad4:	4610      	mov	r0, r2
20000ad6:	4619      	mov	r1, r3
20000ad8:	f002 fefc 	bl	200038d4 <__aeabi_fmul>
20000adc:	4603      	mov	r3, r0
20000ade:	4618      	mov	r0, r3
20000ae0:	f003 f8be 	bl	20003c60 <__aeabi_f2iz>
20000ae4:	4603      	mov	r3, r0
20000ae6:	66bb      	str	r3, [r7, #104]	; 0x68

			if(begin == 1)
20000ae8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
20000aea:	2b01      	cmp	r3, #1
20000aec:	d11d      	bne.n	20000b2a <main+0x5d2>
			{
				LEFT_PWM = RIGHT_PWM*(percent_diff);
20000aee:	6eb8      	ldr	r0, [r7, #104]	; 0x68
20000af0:	f002 fe9c 	bl	2000382c <__aeabi_i2f>
20000af4:	4603      	mov	r3, r0
20000af6:	4618      	mov	r0, r3
20000af8:	6df9      	ldr	r1, [r7, #92]	; 0x5c
20000afa:	f002 feeb 	bl	200038d4 <__aeabi_fmul>
20000afe:	4603      	mov	r3, r0
20000b00:	4618      	mov	r0, r3
20000b02:	f003 f8ad 	bl	20003c60 <__aeabi_f2iz>
20000b06:	4603      	mov	r3, r0
20000b08:	667b      	str	r3, [r7, #100]	; 0x64
				begin = 0;
20000b0a:	f04f 0300 	mov.w	r3, #0
20000b0e:	66fb      	str	r3, [r7, #108]	; 0x6c
				left_wheel_tot = 0;
20000b10:	f04f 0300 	mov.w	r3, #0
20000b14:	637b      	str	r3, [r7, #52]	; 0x34
				right_wheel_tot = 0;
20000b16:	f04f 0300 	mov.w	r3, #0
20000b1a:	63bb      	str	r3, [r7, #56]	; 0x38
				previous_error = 0;
20000b1c:	4b88      	ldr	r3, [pc, #544]	; (20000d40 <main+0x7e8>)
20000b1e:	64fb      	str	r3, [r7, #76]	; 0x4c
				total_error = 0;
20000b20:	4b87      	ldr	r3, [pc, #540]	; (20000d40 <main+0x7e8>)
20000b22:	657b      	str	r3, [r7, #84]	; 0x54
				current_error = 0;
20000b24:	4b86      	ldr	r3, [pc, #536]	; (20000d40 <main+0x7e8>)
20000b26:	653b      	str	r3, [r7, #80]	; 0x50
20000b28:	e017      	b.n	20000b5a <main+0x602>
			}
			else
			{
				//LEFT_PWM = (*LEFT_MOTOR)*(1 + correction_duty);
				LEFT_PWM = PERIOD*left_duty_cycle;
20000b2a:	f649 0344 	movw	r3, #38980	; 0x9844
20000b2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b32:	681b      	ldr	r3, [r3, #0]
20000b34:	4618      	mov	r0, r3
20000b36:	f002 fe79 	bl	2000382c <__aeabi_i2f>
20000b3a:	4602      	mov	r2, r0
20000b3c:	f24a 1378 	movw	r3, #41336	; 0xa178
20000b40:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b44:	681b      	ldr	r3, [r3, #0]
20000b46:	4610      	mov	r0, r2
20000b48:	4619      	mov	r1, r3
20000b4a:	f002 fec3 	bl	200038d4 <__aeabi_fmul>
20000b4e:	4603      	mov	r3, r0
20000b50:	4618      	mov	r0, r3
20000b52:	f003 f885 	bl	20003c60 <__aeabi_f2iz>
20000b56:	4603      	mov	r3, r0
20000b58:	667b      	str	r3, [r7, #100]	; 0x64
				current_error = 0;
			}
			else
				LEFT_PWM = (*LEFT_MOTOR)*(1 + correction_duty);*/

			if(LEFT_PWM > MAX_PWM)
20000b5a:	f649 0348 	movw	r3, #38984	; 0x9848
20000b5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b62:	681b      	ldr	r3, [r3, #0]
20000b64:	6e7a      	ldr	r2, [r7, #100]	; 0x64
20000b66:	429a      	cmp	r2, r3
20000b68:	dd06      	ble.n	20000b78 <main+0x620>
				LEFT_PWM = MAX_PWM;
20000b6a:	f649 0348 	movw	r3, #38984	; 0x9848
20000b6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b72:	681b      	ldr	r3, [r3, #0]
20000b74:	667b      	str	r3, [r7, #100]	; 0x64
20000b76:	e005      	b.n	20000b84 <main+0x62c>
			else if(LEFT_PWM < 0)
20000b78:	6e7b      	ldr	r3, [r7, #100]	; 0x64
20000b7a:	2b00      	cmp	r3, #0
20000b7c:	da02      	bge.n	20000b84 <main+0x62c>
				LEFT_PWM = 0;
20000b7e:	f04f 0300 	mov.w	r3, #0
20000b82:	667b      	str	r3, [r7, #100]	; 0x64


			if(right_wheel_direction == 1)
20000b84:	f24a 1370 	movw	r3, #41328	; 0xa170
20000b88:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b8c:	681b      	ldr	r3, [r3, #0]
20000b8e:	2b01      	cmp	r3, #1
20000b90:	d118      	bne.n	20000bc4 <main+0x66c>
			{// move forward
				*RIGHT_MOTOR = 0;
20000b92:	f649 4344 	movw	r3, #40004	; 0x9c44
20000b96:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b9a:	681b      	ldr	r3, [r3, #0]
20000b9c:	f04f 0200 	mov.w	r2, #0
20000ba0:	601a      	str	r2, [r3, #0]
				*LEFT_MOTOR = 0;
20000ba2:	f649 4340 	movw	r3, #40000	; 0x9c40
20000ba6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000baa:	681b      	ldr	r3, [r3, #0]
20000bac:	f04f 0200 	mov.w	r2, #0
20000bb0:	601a      	str	r2, [r3, #0]
				*MOTOR_INPUTS = 0x5;
20000bb2:	f649 433c 	movw	r3, #39996	; 0x9c3c
20000bb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bba:	681b      	ldr	r3, [r3, #0]
20000bbc:	f04f 0205 	mov.w	r2, #5
20000bc0:	601a      	str	r2, [r3, #0]
20000bc2:	e05b      	b.n	20000c7c <main+0x724>
			}
			else if(right_wheel_direction == 2)
20000bc4:	f24a 1370 	movw	r3, #41328	; 0xa170
20000bc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bcc:	681b      	ldr	r3, [r3, #0]
20000bce:	2b02      	cmp	r3, #2
20000bd0:	d118      	bne.n	20000c04 <main+0x6ac>
			{// move backward
				*RIGHT_MOTOR = 0;
20000bd2:	f649 4344 	movw	r3, #40004	; 0x9c44
20000bd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bda:	681b      	ldr	r3, [r3, #0]
20000bdc:	f04f 0200 	mov.w	r2, #0
20000be0:	601a      	str	r2, [r3, #0]
				*LEFT_MOTOR = 0;
20000be2:	f649 4340 	movw	r3, #40000	; 0x9c40
20000be6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bea:	681b      	ldr	r3, [r3, #0]
20000bec:	f04f 0200 	mov.w	r2, #0
20000bf0:	601a      	str	r2, [r3, #0]
				*MOTOR_INPUTS = 0xa;
20000bf2:	f649 433c 	movw	r3, #39996	; 0x9c3c
20000bf6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bfa:	681b      	ldr	r3, [r3, #0]
20000bfc:	f04f 020a 	mov.w	r2, #10
20000c00:	601a      	str	r2, [r3, #0]
20000c02:	e03b      	b.n	20000c7c <main+0x724>
			}
			else if(right_wheel_direction == 0)
20000c04:	f24a 1370 	movw	r3, #41328	; 0xa170
20000c08:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c0c:	681b      	ldr	r3, [r3, #0]
20000c0e:	2b00      	cmp	r3, #0
20000c10:	d11a      	bne.n	20000c48 <main+0x6f0>
			{// stay still
				left_wheel_tot = 0;
20000c12:	f04f 0300 	mov.w	r3, #0
20000c16:	637b      	str	r3, [r7, #52]	; 0x34
				right_wheel_tot = 0;
20000c18:	f04f 0300 	mov.w	r3, #0
20000c1c:	63bb      	str	r3, [r7, #56]	; 0x38
				previous_error = 0;
20000c1e:	4b48      	ldr	r3, [pc, #288]	; (20000d40 <main+0x7e8>)
20000c20:	64fb      	str	r3, [r7, #76]	; 0x4c
				total_error = 0;
20000c22:	4b47      	ldr	r3, [pc, #284]	; (20000d40 <main+0x7e8>)
20000c24:	657b      	str	r3, [r7, #84]	; 0x54
				current_error = 0;
20000c26:	4b46      	ldr	r3, [pc, #280]	; (20000d40 <main+0x7e8>)
20000c28:	653b      	str	r3, [r7, #80]	; 0x50

				LEFT_PWM = 0;
20000c2a:	f04f 0300 	mov.w	r3, #0
20000c2e:	667b      	str	r3, [r7, #100]	; 0x64
				RIGHT_PWM = 0;
20000c30:	f04f 0300 	mov.w	r3, #0
20000c34:	66bb      	str	r3, [r7, #104]	; 0x68
				*MOTOR_INPUTS = 0x0;
20000c36:	f649 433c 	movw	r3, #39996	; 0x9c3c
20000c3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c3e:	681b      	ldr	r3, [r3, #0]
20000c40:	f04f 0200 	mov.w	r2, #0
20000c44:	601a      	str	r2, [r3, #0]
20000c46:	e019      	b.n	20000c7c <main+0x724>
			}
			else
			{// stay still
				left_wheel_tot = 0;
20000c48:	f04f 0300 	mov.w	r3, #0
20000c4c:	637b      	str	r3, [r7, #52]	; 0x34
				right_wheel_tot = 0;
20000c4e:	f04f 0300 	mov.w	r3, #0
20000c52:	63bb      	str	r3, [r7, #56]	; 0x38
				previous_error = 0;
20000c54:	4b3a      	ldr	r3, [pc, #232]	; (20000d40 <main+0x7e8>)
20000c56:	64fb      	str	r3, [r7, #76]	; 0x4c
				total_error = 0;
20000c58:	4b39      	ldr	r3, [pc, #228]	; (20000d40 <main+0x7e8>)
20000c5a:	657b      	str	r3, [r7, #84]	; 0x54
				current_error = 0;
20000c5c:	4b38      	ldr	r3, [pc, #224]	; (20000d40 <main+0x7e8>)
20000c5e:	653b      	str	r3, [r7, #80]	; 0x50

				LEFT_PWM = 0;
20000c60:	f04f 0300 	mov.w	r3, #0
20000c64:	667b      	str	r3, [r7, #100]	; 0x64
				RIGHT_PWM = 0;
20000c66:	f04f 0300 	mov.w	r3, #0
20000c6a:	66bb      	str	r3, [r7, #104]	; 0x68
				*MOTOR_INPUTS = 0x0;
20000c6c:	f649 433c 	movw	r3, #39996	; 0x9c3c
20000c70:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c74:	681b      	ldr	r3, [r3, #0]
20000c76:	f04f 0200 	mov.w	r2, #0
20000c7a:	601a      	str	r2, [r3, #0]
			}

			//sends pwm to hardware
			//takes values 0 - 500000
			*RIGHT_MOTOR = RIGHT_PWM;
20000c7c:	f649 4344 	movw	r3, #40004	; 0x9c44
20000c80:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c84:	681b      	ldr	r3, [r3, #0]
20000c86:	6eba      	ldr	r2, [r7, #104]	; 0x68
20000c88:	601a      	str	r2, [r3, #0]
			*LEFT_MOTOR = LEFT_PWM;
20000c8a:	f649 4340 	movw	r3, #40000	; 0x9c40
20000c8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c92:	681b      	ldr	r3, [r3, #0]
20000c94:	6e7a      	ldr	r2, [r7, #100]	; 0x64
20000c96:	601a      	str	r2, [r3, #0]


			// pixy cam bypass controller

			//direction 0xa->forward  | 0x5->backward | 0x0->none
			switch(pixy_motor_dir){
20000c98:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
20000c9c:	2b01      	cmp	r3, #1
20000c9e:	d002      	beq.n	20000ca6 <main+0x74e>
20000ca0:	2b02      	cmp	r3, #2
20000ca2:	d009      	beq.n	20000cb8 <main+0x760>
20000ca4:	e011      	b.n	20000cca <main+0x772>
			case 1:
				*MOTOR_INPUTS = 0xa;
20000ca6:	f649 433c 	movw	r3, #39996	; 0x9c3c
20000caa:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cae:	681b      	ldr	r3, [r3, #0]
20000cb0:	f04f 020a 	mov.w	r2, #10
20000cb4:	601a      	str	r2, [r3, #0]
				break;
20000cb6:	e010      	b.n	20000cda <main+0x782>
			case 2:
				*MOTOR_INPUTS = 0x5;
20000cb8:	f649 433c 	movw	r3, #39996	; 0x9c3c
20000cbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cc0:	681b      	ldr	r3, [r3, #0]
20000cc2:	f04f 0205 	mov.w	r2, #5
20000cc6:	601a      	str	r2, [r3, #0]
				break;
20000cc8:	e007      	b.n	20000cda <main+0x782>
			case 0:
			default:
				*MOTOR_INPUTS = 0x0;
20000cca:	f649 433c 	movw	r3, #39996	; 0x9c3c
20000cce:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cd2:	681b      	ldr	r3, [r3, #0]
20000cd4:	f04f 0200 	mov.w	r2, #0
20000cd8:	601a      	str	r2, [r3, #0]
				break;
			}

			*RIGHT_MOTOR = pixy_motor_pwm;//speed 0 - 500000
20000cda:	f649 4344 	movw	r3, #40004	; 0x9c44
20000cde:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ce2:	681b      	ldr	r3, [r3, #0]
20000ce4:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
20000ce8:	601a      	str	r2, [r3, #0]
			*LEFT_MOTOR = pixy_motor_pwm;//speed 0 - 500000
20000cea:	f649 4340 	movw	r3, #40000	; 0x9c40
20000cee:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cf2:	681b      	ldr	r3, [r3, #0]
20000cf4:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
20000cf8:	601a      	str	r2, [r3, #0]

//			*RIGHT_MOTOR = 250000;//speed 0 - 500000
//			*LEFT_MOTOR = 250000;//speed 0 - 500000

			if(LEFT_PWM == 0 && RIGHT_PWM == 0)
20000cfa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
20000cfc:	2b00      	cmp	r3, #0
20000cfe:	d105      	bne.n	20000d0c <main+0x7b4>
20000d00:	6ebb      	ldr	r3, [r7, #104]	; 0x68
20000d02:	2b00      	cmp	r3, #0
20000d04:	d102      	bne.n	20000d0c <main+0x7b4>
			{
				begin = 1;
20000d06:	f04f 0301 	mov.w	r3, #1
20000d0a:	66fb      	str	r3, [r7, #108]	; 0x6c
			/*printf("Left motor pulse-width = %d\r\n" , *LEFT_MOTOR);
			printf("Right motor pulse-width = %d\r\n" , *RIGHT_MOTOR);
			printf("right_wheel_direction: %d\r\n", right_wheel_direction);
			printf("mode: %d\r\n\n", mode);*/

			if(left_wheel_tot >= reset_value && right_wheel_tot >= reset_value)
20000d0c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
20000d0e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
20000d10:	429a      	cmp	r2, r3
20000d12:	f6ff acee 	blt.w	200006f2 <main+0x19a>
20000d16:	6bba      	ldr	r2, [r7, #56]	; 0x38
20000d18:	6e3b      	ldr	r3, [r7, #96]	; 0x60
20000d1a:	429a      	cmp	r2, r3
20000d1c:	f6ff aceb 	blt.w	200006f6 <main+0x19e>
			{
				left_wheel_tot -= reset_value;
20000d20:	6b7a      	ldr	r2, [r7, #52]	; 0x34
20000d22:	6e3b      	ldr	r3, [r7, #96]	; 0x60
20000d24:	ebc3 0302 	rsb	r3, r3, r2
20000d28:	637b      	str	r3, [r7, #52]	; 0x34
				right_wheel_tot -= reset_value;
20000d2a:	6bba      	ldr	r2, [r7, #56]	; 0x38
20000d2c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
20000d2e:	ebc3 0302 	rsb	r3, r3, r2
20000d32:	63bb      	str	r3, [r7, #56]	; 0x38
			}
		}
		else if (mode == 0)
		{}

	}
20000d34:	e4e0      	b.n	200006f8 <main+0x1a0>
20000d36:	bf00      	nop
20000d38:	00000000 	.word	0x00000000
20000d3c:	40e86a00 	.word	0x40e86a00
20000d40:	00000000 	.word	0x00000000
20000d44:	3f800000 	.word	0x3f800000
20000d48:	42c80000 	.word	0x42c80000
20000d4c:	f3af 8000 	nop.w

20000d50 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
20000d50:	b480      	push	{r7}
20000d52:	b083      	sub	sp, #12
20000d54:	af00      	add	r7, sp, #0
20000d56:	4603      	mov	r3, r0
20000d58:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20000d5a:	f24e 1300 	movw	r3, #57600	; 0xe100
20000d5e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000d62:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20000d66:	ea4f 1252 	mov.w	r2, r2, lsr #5
20000d6a:	88f9      	ldrh	r1, [r7, #6]
20000d6c:	f001 011f 	and.w	r1, r1, #31
20000d70:	f04f 0001 	mov.w	r0, #1
20000d74:	fa00 f101 	lsl.w	r1, r0, r1
20000d78:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000d7c:	f107 070c 	add.w	r7, r7, #12
20000d80:	46bd      	mov	sp, r7
20000d82:	bc80      	pop	{r7}
20000d84:	4770      	bx	lr
20000d86:	bf00      	nop

20000d88 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
20000d88:	b480      	push	{r7}
20000d8a:	b083      	sub	sp, #12
20000d8c:	af00      	add	r7, sp, #0
20000d8e:	4603      	mov	r3, r0
20000d90:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20000d92:	f24e 1300 	movw	r3, #57600	; 0xe100
20000d96:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000d9a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20000d9e:	ea4f 1252 	mov.w	r2, r2, lsr #5
20000da2:	88f9      	ldrh	r1, [r7, #6]
20000da4:	f001 011f 	and.w	r1, r1, #31
20000da8:	f04f 0001 	mov.w	r0, #1
20000dac:	fa00 f101 	lsl.w	r1, r0, r1
20000db0:	f102 0220 	add.w	r2, r2, #32
20000db4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000db8:	f107 070c 	add.w	r7, r7, #12
20000dbc:	46bd      	mov	sp, r7
20000dbe:	bc80      	pop	{r7}
20000dc0:	4770      	bx	lr
20000dc2:	bf00      	nop

20000dc4 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20000dc4:	b480      	push	{r7}
20000dc6:	b083      	sub	sp, #12
20000dc8:	af00      	add	r7, sp, #0
20000dca:	4603      	mov	r3, r0
20000dcc:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20000dce:	f24e 1300 	movw	r3, #57600	; 0xe100
20000dd2:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000dd6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20000dda:	ea4f 1252 	mov.w	r2, r2, lsr #5
20000dde:	88f9      	ldrh	r1, [r7, #6]
20000de0:	f001 011f 	and.w	r1, r1, #31
20000de4:	f04f 0001 	mov.w	r0, #1
20000de8:	fa00 f101 	lsl.w	r1, r0, r1
20000dec:	f102 0260 	add.w	r2, r2, #96	; 0x60
20000df0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000df4:	f107 070c 	add.w	r7, r7, #12
20000df8:	46bd      	mov	sp, r7
20000dfa:	bc80      	pop	{r7}
20000dfc:	4770      	bx	lr
20000dfe:	bf00      	nop

20000e00 <MSS_TIM1_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
20000e00:	b580      	push	{r7, lr}
20000e02:	b082      	sub	sp, #8
20000e04:	af00      	add	r7, sp, #0
20000e06:	4603      	mov	r3, r0
20000e08:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
20000e0a:	f04f 0014 	mov.w	r0, #20
20000e0e:	f7ff ffbb 	bl	20000d88 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
20000e12:	f242 0300 	movw	r3, #8192	; 0x2000
20000e16:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000e1a:	f242 0200 	movw	r2, #8192	; 0x2000
20000e1e:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000e22:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000e24:	f022 0240 	bic.w	r2, r2, #64	; 0x40
20000e28:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
20000e2a:	f245 0300 	movw	r3, #20480	; 0x5000
20000e2e:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000e32:	f04f 0200 	mov.w	r2, #0
20000e36:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
20000e38:	f240 0300 	movw	r3, #0
20000e3c:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000e40:	f04f 0200 	mov.w	r2, #0
20000e44:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    TIMER_BITBAND->TIM1INTEN = 0U;              /* disable interrupt */
20000e48:	f240 0300 	movw	r3, #0
20000e4c:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000e50:	f04f 0200 	mov.w	r2, #0
20000e54:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
20000e58:	f240 0300 	movw	r3, #0
20000e5c:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000e60:	79fa      	ldrb	r2, [r7, #7]
20000e62:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    
    TIMER->TIM1_RIS = 1U;                       /* clear timer 1 interrupt */
20000e66:	f245 0300 	movw	r3, #20480	; 0x5000
20000e6a:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000e6e:	f04f 0201 	mov.w	r2, #1
20000e72:	611a      	str	r2, [r3, #16]
    NVIC_ClearPendingIRQ( Timer1_IRQn );        /* clear timer 1 interrupt within NVIC */
20000e74:	f04f 0014 	mov.w	r0, #20
20000e78:	f7ff ffa4 	bl	20000dc4 <NVIC_ClearPendingIRQ>
}
20000e7c:	f107 0708 	add.w	r7, r7, #8
20000e80:	46bd      	mov	sp, r7
20000e82:	bd80      	pop	{r7, pc}

20000e84 <MSS_TIM1_start>:
  MSS_TIM1_load_immediate() or MSS_TIM1_load_background() functions. 
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
20000e84:	b480      	push	{r7}
20000e86:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
20000e88:	f240 0300 	movw	r3, #0
20000e8c:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000e90:	f04f 0201 	mov.w	r2, #1
20000e94:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
20000e98:	46bd      	mov	sp, r7
20000e9a:	bc80      	pop	{r7}
20000e9c:	4770      	bx	lr
20000e9e:	bf00      	nop

20000ea0 <MSS_TIM1_load_background>:
    Timer 1 down-counter the next time the down-counter reaches zero. The Timer
    1 down-counter will start decrementing from this value after the current
    count expires.
 */
static __INLINE void MSS_TIM1_load_background( uint32_t load_value )
{
20000ea0:	b480      	push	{r7}
20000ea2:	b083      	sub	sp, #12
20000ea4:	af00      	add	r7, sp, #0
20000ea6:	6078      	str	r0, [r7, #4]
    TIMER->TIM1_BGLOADVAL = load_value;
20000ea8:	f245 0300 	movw	r3, #20480	; 0x5000
20000eac:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000eb0:	687a      	ldr	r2, [r7, #4]
20000eb2:	609a      	str	r2, [r3, #8]
}
20000eb4:	f107 070c 	add.w	r7, r7, #12
20000eb8:	46bd      	mov	sp, r7
20000eba:	bc80      	pop	{r7}
20000ebc:	4770      	bx	lr
20000ebe:	bf00      	nop

20000ec0 <MSS_TIM1_enable_irq>:
  weak linkage, in the SmartFusion CMSIS-PAL. You must provide your own
  implementation of the Timer1_IRQHandler() function, that will override the
  default implementation, to suit your application.
 */
static __INLINE void MSS_TIM1_enable_irq( void )
{
20000ec0:	b580      	push	{r7, lr}
20000ec2:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1INTEN = 1U;
20000ec4:	f240 0300 	movw	r3, #0
20000ec8:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000ecc:	f04f 0201 	mov.w	r2, #1
20000ed0:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    NVIC_EnableIRQ( Timer1_IRQn );
20000ed4:	f04f 0014 	mov.w	r0, #20
20000ed8:	f7ff ff3a 	bl	20000d50 <NVIC_EnableIRQ>
}
20000edc:	bd80      	pop	{r7, pc}
20000ede:	bf00      	nop

20000ee0 <MSS_TIM1_clear_irq>:
  implementation of the Timer1_IRQHandler() Timer 1 interrupt service routine
  (ISR) in order to prevent the same interrupt event retriggering a call to the
  ISR.
 */
static __INLINE void MSS_TIM1_clear_irq( void )
{
20000ee0:	b480      	push	{r7}
20000ee2:	af00      	add	r7, sp, #0
    TIMER->TIM1_RIS = 1U;
20000ee4:	f245 0300 	movw	r3, #20480	; 0x5000
20000ee8:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000eec:	f04f 0201 	mov.w	r2, #1
20000ef0:	611a      	str	r2, [r3, #16]
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The dsb data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
20000ef2:	f3bf 8f4f 	dsb	sy
}
20000ef6:	46bd      	mov	sp, r7
20000ef8:	bc80      	pop	{r7}
20000efa:	4770      	bx	lr

20000efc <shift_recieve_union>:

/* *
 * removes the first uint8_t from the I2C recieve buffer.
 * sometimes the camera sends a zero as a first nibble
 * */
void shift_recieve_union(){
20000efc:	b480      	push	{r7}
20000efe:	b083      	sub	sp, #12
20000f00:	af00      	add	r7, sp, #0
	int i ;
	for(i = 0; i < sizeof(receive_buf)-1; i ++){
20000f02:	f04f 0300 	mov.w	r3, #0
20000f06:	607b      	str	r3, [r7, #4]
20000f08:	e011      	b.n	20000f2e <shift_recieve_union+0x32>
		receive_buf.u8[i] = receive_buf.u8[i+1];
20000f0a:	687a      	ldr	r2, [r7, #4]
20000f0c:	687b      	ldr	r3, [r7, #4]
20000f0e:	f103 0101 	add.w	r1, r3, #1
20000f12:	f24a 2308 	movw	r3, #41480	; 0xa208
20000f16:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f1a:	5c59      	ldrb	r1, [r3, r1]
20000f1c:	f24a 2308 	movw	r3, #41480	; 0xa208
20000f20:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f24:	5499      	strb	r1, [r3, r2]
 * removes the first uint8_t from the I2C recieve buffer.
 * sometimes the camera sends a zero as a first nibble
 * */
void shift_recieve_union(){
	int i ;
	for(i = 0; i < sizeof(receive_buf)-1; i ++){
20000f26:	687b      	ldr	r3, [r7, #4]
20000f28:	f103 0301 	add.w	r3, r3, #1
20000f2c:	607b      	str	r3, [r7, #4]
20000f2e:	687b      	ldr	r3, [r7, #4]
20000f30:	2b62      	cmp	r3, #98	; 0x62
20000f32:	d9ea      	bls.n	20000f0a <shift_recieve_union+0xe>
		receive_buf.u8[i] = receive_buf.u8[i+1];
	}
}
20000f34:	f107 070c 	add.w	r7, r7, #12
20000f38:	46bd      	mov	sp, r7
20000f3a:	bc80      	pop	{r7}
20000f3c:	4770      	bx	lr
20000f3e:	bf00      	nop

20000f40 <pixy_read_multiple>:

/* *
 * used to properly assign the data read into the i2c buffer to
 * the globally accessible pixy-data data structure
 * */
void pixy_read_multiple(union data_buffer_u *r_buff){
20000f40:	b580      	push	{r7, lr}
20000f42:	b084      	sub	sp, #16
20000f44:	af00      	add	r7, sp, #0
20000f46:	6078      	str	r0, [r7, #4]
	int obj_index, buff_index;


	if(receive_buf.u8[0] == 0){	shift_recieve_union();	}
20000f48:	f24a 2308 	movw	r3, #41480	; 0xa208
20000f4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f50:	781b      	ldrb	r3, [r3, #0]
20000f52:	2b00      	cmp	r3, #0
20000f54:	d101      	bne.n	20000f5a <pixy_read_multiple+0x1a>
20000f56:	f7ff ffd1 	bl	20000efc <shift_recieve_union>

	//check if the start bits match expected
	if(r_buff->u16[0] != PIXY_START_WORD || r_buff->u16[1] != PIXY_START_WORD){
20000f5a:	687b      	ldr	r3, [r7, #4]
20000f5c:	881a      	ldrh	r2, [r3, #0]
20000f5e:	f64a 2355 	movw	r3, #43605	; 0xaa55
20000f62:	429a      	cmp	r2, r3
20000f64:	d105      	bne.n	20000f72 <pixy_read_multiple+0x32>
20000f66:	687b      	ldr	r3, [r7, #4]
20000f68:	885a      	ldrh	r2, [r3, #2]
20000f6a:	f64a 2355 	movw	r3, #43605	; 0xaa55
20000f6e:	429a      	cmp	r2, r3
20000f70:	d007      	beq.n	20000f82 <pixy_read_multiple+0x42>
		//printf("Bad start bits in buffer...\n\r");
		update_pixy_data_flag = 0;
20000f72:	f24a 13c8 	movw	r3, #41416	; 0xa1c8
20000f76:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f7a:	f04f 0200 	mov.w	r2, #0
20000f7e:	601a      	str	r2, [r3, #0]
		return;
20000f80:	e041      	b.n	20001006 <pixy_read_multiple+0xc6>
	}

	for (obj_index = 0; obj_index < PIXY_OBJECT_COUNT; obj_index++){
20000f82:	f04f 0300 	mov.w	r3, #0
20000f86:	60bb      	str	r3, [r7, #8]
20000f88:	e033      	b.n	20000ff2 <pixy_read_multiple+0xb2>
		for(buff_index = 0 ; buff_index < PIXY_UNION_U16_SIZE ; buff_index++){
20000f8a:	f04f 0300 	mov.w	r3, #0
20000f8e:	60fb      	str	r3, [r7, #12]
20000f90:	e028      	b.n	20000fe4 <pixy_read_multiple+0xa4>
			pixy_data[obj_index].u16[buff_index] = r_buff->u16[(obj_index*PIXY_UNION_U16_SIZE) + buff_index + 1];
20000f92:	68b9      	ldr	r1, [r7, #8]
20000f94:	f8d7 c00c 	ldr.w	ip, [r7, #12]
20000f98:	68ba      	ldr	r2, [r7, #8]
20000f9a:	4613      	mov	r3, r2
20000f9c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20000fa0:	ebc2 0303 	rsb	r3, r2, r3
20000fa4:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000fa8:	ea4f 72d3 	mov.w	r2, r3, lsr #31
20000fac:	4413      	add	r3, r2
20000fae:	ea4f 0363 	mov.w	r3, r3, asr #1
20000fb2:	461a      	mov	r2, r3
20000fb4:	68fb      	ldr	r3, [r7, #12]
20000fb6:	4413      	add	r3, r2
20000fb8:	f103 0201 	add.w	r2, r3, #1
20000fbc:	687b      	ldr	r3, [r7, #4]
20000fbe:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
20000fc2:	f24a 12dc 	movw	r2, #41436	; 0xa1dc
20000fc6:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000fca:	460b      	mov	r3, r1
20000fcc:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20000fd0:	ebc1 0303 	rsb	r3, r1, r3
20000fd4:	4463      	add	r3, ip
20000fd6:	4601      	mov	r1, r0
20000fd8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		update_pixy_data_flag = 0;
		return;
	}

	for (obj_index = 0; obj_index < PIXY_OBJECT_COUNT; obj_index++){
		for(buff_index = 0 ; buff_index < PIXY_UNION_U16_SIZE ; buff_index++){
20000fdc:	68fb      	ldr	r3, [r7, #12]
20000fde:	f103 0301 	add.w	r3, r3, #1
20000fe2:	60fb      	str	r3, [r7, #12]
20000fe4:	68fb      	ldr	r3, [r7, #12]
20000fe6:	2b06      	cmp	r3, #6
20000fe8:	ddd3      	ble.n	20000f92 <pixy_read_multiple+0x52>
		//printf("Bad start bits in buffer...\n\r");
		update_pixy_data_flag = 0;
		return;
	}

	for (obj_index = 0; obj_index < PIXY_OBJECT_COUNT; obj_index++){
20000fea:	68bb      	ldr	r3, [r7, #8]
20000fec:	f103 0301 	add.w	r3, r3, #1
20000ff0:	60bb      	str	r3, [r7, #8]
20000ff2:	68bb      	ldr	r3, [r7, #8]
20000ff4:	2b02      	cmp	r3, #2
20000ff6:	ddc8      	ble.n	20000f8a <pixy_read_multiple+0x4a>
		for(buff_index = 0 ; buff_index < PIXY_UNION_U16_SIZE ; buff_index++){
			pixy_data[obj_index].u16[buff_index] = r_buff->u16[(obj_index*PIXY_UNION_U16_SIZE) + buff_index + 1];
		}
	}

	update_pixy_data_flag = 0;
20000ff8:	f24a 13c8 	movw	r3, #41416	; 0xa1c8
20000ffc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001000:	f04f 0200 	mov.w	r2, #0
20001004:	601a      	str	r2, [r3, #0]
}
20001006:	f107 0710 	add.w	r7, r7, #16
2000100a:	46bd      	mov	sp, r7
2000100c:	bd80      	pop	{r7, pc}
2000100e:	bf00      	nop

20001010 <process_pixy_i2c>:


/* *
 * update the global union holding the pixy data
 * */
void process_pixy_i2c( void ){
20001010:	b580      	push	{r7, lr}
20001012:	af00      	add	r7, sp, #0
	switch(MSS_I2C_get_status(&g_mss_i2c1)){
20001014:	f24a 3030 	movw	r0, #41776	; 0xa330
20001018:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000101c:	f000 fe80 	bl	20001d20 <MSS_I2C_get_status>
20001020:	4603      	mov	r3, r0
20001022:	2b00      	cmp	r3, #0
20001024:	d002      	beq.n	2000102c <process_pixy_i2c+0x1c>
20001026:	2b01      	cmp	r3, #1
20001028:	d01d      	beq.n	20001066 <process_pixy_i2c+0x56>
2000102a:	e00d      	b.n	20001048 <process_pixy_i2c+0x38>
		case MSS_I2C_SUCCESS:
			if (update_pixy_data_flag){
2000102c:	f24a 13c8 	movw	r3, #41416	; 0xa1c8
20001030:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001034:	681b      	ldr	r3, [r3, #0]
20001036:	2b00      	cmp	r3, #0
20001038:	d017      	beq.n	2000106a <process_pixy_i2c+0x5a>
				pixy_read_multiple(&receive_buf);
2000103a:	f24a 2008 	movw	r0, #41480	; 0xa208
2000103e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001042:	f7ff ff7d 	bl	20000f40 <pixy_read_multiple>
			}
			break;
20001046:	e011      	b.n	2000106c <process_pixy_i2c+0x5c>
		case MSS_I2C_IN_PROGRESS:
			break;
		case MSS_I2C_FAILED:
		case MSS_I2C_TIMED_OUT:
		default:
			printf("i2c transmission issues %x\n\r", MSS_I2C_get_status(&g_mss_i2c1));
20001048:	f24a 3030 	movw	r0, #41776	; 0xa330
2000104c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001050:	f000 fe66 	bl	20001d20 <MSS_I2C_get_status>
20001054:	4603      	mov	r3, r0
20001056:	f649 00b8 	movw	r0, #39096	; 0x98b8
2000105a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000105e:	4619      	mov	r1, r3
20001060:	f002 febc 	bl	20003ddc <printf>
20001064:	e002      	b.n	2000106c <process_pixy_i2c+0x5c>
			if (update_pixy_data_flag){
				pixy_read_multiple(&receive_buf);
			}
			break;
		case MSS_I2C_IN_PROGRESS:
			break;
20001066:	bf00      	nop
20001068:	e000      	b.n	2000106c <process_pixy_i2c+0x5c>
	switch(MSS_I2C_get_status(&g_mss_i2c1)){
		case MSS_I2C_SUCCESS:
			if (update_pixy_data_flag){
				pixy_read_multiple(&receive_buf);
			}
			break;
2000106a:	bf00      	nop
		case MSS_I2C_FAILED:
		case MSS_I2C_TIMED_OUT:
		default:
			printf("i2c transmission issues %x\n\r", MSS_I2C_get_status(&g_mss_i2c1));
	}//switch
}
2000106c:	bd80      	pop	{r7, pc}
2000106e:	bf00      	nop

20001070 <init_ideal_pixy_dots>:

/* *
 * The desired follower bot's relative x-coordinate
 * */
void init_ideal_pixy_dots( void ){
20001070:	b480      	push	{r7}
20001072:	af00      	add	r7, sp, #0
	pixy_ideal_green.o.sync = 0;
20001074:	f24a 13cc 	movw	r3, #41420	; 0xa1cc
20001078:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000107c:	f04f 0200 	mov.w	r2, #0
20001080:	801a      	strh	r2, [r3, #0]
	pixy_ideal_green.o.crc = 0;
20001082:	f24a 13cc 	movw	r3, #41420	; 0xa1cc
20001086:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000108a:	f04f 0200 	mov.w	r2, #0
2000108e:	805a      	strh	r2, [r3, #2]

	pixy_ideal_green.o.id = 2;
20001090:	f24a 13cc 	movw	r3, #41420	; 0xa1cc
20001094:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001098:	f04f 0202 	mov.w	r2, #2
2000109c:	809a      	strh	r2, [r3, #4]

	pixy_ideal_green.o.x = 260;
2000109e:	f24a 13cc 	movw	r3, #41420	; 0xa1cc
200010a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010a6:	f44f 7282 	mov.w	r2, #260	; 0x104
200010aa:	80da      	strh	r2, [r3, #6]
	pixy_ideal_green.o.y = 67;
200010ac:	f24a 13cc 	movw	r3, #41420	; 0xa1cc
200010b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010b4:	f04f 0243 	mov.w	r2, #67	; 0x43
200010b8:	811a      	strh	r2, [r3, #8]

	pixy_ideal_green.o.width = 25;
200010ba:	f24a 13cc 	movw	r3, #41420	; 0xa1cc
200010be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010c2:	f04f 0219 	mov.w	r2, #25
200010c6:	815a      	strh	r2, [r3, #10]
	pixy_ideal_green.o.height = 24;
200010c8:	f24a 13cc 	movw	r3, #41420	; 0xa1cc
200010cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010d0:	f04f 0218 	mov.w	r2, #24
200010d4:	819a      	strh	r2, [r3, #12]
}
200010d6:	46bd      	mov	sp, r7
200010d8:	bc80      	pop	{r7}
200010da:	4770      	bx	lr

200010dc <pixy_x_err>:

/* *
 * returns the magnitude and direction of the follower
 * bot's x-coordinate offset
 * */
int pixy_x_err( unsigned int *mag, unsigned int *dir){
200010dc:	b480      	push	{r7}
200010de:	b085      	sub	sp, #20
200010e0:	af00      	add	r7, sp, #0
200010e2:	6078      	str	r0, [r7, #4]
200010e4:	6039      	str	r1, [r7, #0]

	if(pixy_data[1].o.id != 2){
200010e6:	f24a 13dc 	movw	r3, #41436	; 0xa1dc
200010ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010ee:	8a5b      	ldrh	r3, [r3, #18]
200010f0:	2b02      	cmp	r3, #2
200010f2:	d00a      	beq.n	2000110a <pixy_x_err+0x2e>
		*mag = 0;
200010f4:	687b      	ldr	r3, [r7, #4]
200010f6:	f04f 0200 	mov.w	r2, #0
200010fa:	601a      	str	r2, [r3, #0]
		*dir = 0;
200010fc:	683b      	ldr	r3, [r7, #0]
200010fe:	f04f 0200 	mov.w	r2, #0
20001102:	601a      	str	r2, [r3, #0]
		return 1;
20001104:	f04f 0301 	mov.w	r3, #1
20001108:	e031      	b.n	2000116e <pixy_x_err+0x92>
	}

	int err = pixy_ideal_green.o.x - pixy_data[0].o.x;
2000110a:	f24a 13cc 	movw	r3, #41420	; 0xa1cc
2000110e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001112:	88db      	ldrh	r3, [r3, #6]
20001114:	461a      	mov	r2, r3
20001116:	f24a 13dc 	movw	r3, #41436	; 0xa1dc
2000111a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000111e:	88db      	ldrh	r3, [r3, #6]
20001120:	ebc3 0302 	rsb	r3, r3, r2
20001124:	60fb      	str	r3, [r7, #12]

	if(err < -5){
20001126:	68fb      	ldr	r3, [r7, #12]
20001128:	f113 0f05 	cmn.w	r3, #5
2000112c:	da0a      	bge.n	20001144 <pixy_x_err+0x68>
		*mag = -err;
2000112e:	68fb      	ldr	r3, [r7, #12]
20001130:	f1c3 0300 	rsb	r3, r3, #0
20001134:	461a      	mov	r2, r3
20001136:	687b      	ldr	r3, [r7, #4]
20001138:	601a      	str	r2, [r3, #0]
		*dir = 2;
2000113a:	683b      	ldr	r3, [r7, #0]
2000113c:	f04f 0202 	mov.w	r2, #2
20001140:	601a      	str	r2, [r3, #0]
20001142:	e012      	b.n	2000116a <pixy_x_err+0x8e>
	}
	else if (err > 5){
20001144:	68fb      	ldr	r3, [r7, #12]
20001146:	2b05      	cmp	r3, #5
20001148:	dd07      	ble.n	2000115a <pixy_x_err+0x7e>
		*mag = err;
2000114a:	68fa      	ldr	r2, [r7, #12]
2000114c:	687b      	ldr	r3, [r7, #4]
2000114e:	601a      	str	r2, [r3, #0]
		*dir = 1;
20001150:	683b      	ldr	r3, [r7, #0]
20001152:	f04f 0201 	mov.w	r2, #1
20001156:	601a      	str	r2, [r3, #0]
20001158:	e007      	b.n	2000116a <pixy_x_err+0x8e>
	}
	else{
		*dir = 0;
2000115a:	683b      	ldr	r3, [r7, #0]
2000115c:	f04f 0200 	mov.w	r2, #0
20001160:	601a      	str	r2, [r3, #0]
		*mag = 0;
20001162:	687b      	ldr	r3, [r7, #4]
20001164:	f04f 0200 	mov.w	r2, #0
20001168:	601a      	str	r2, [r3, #0]
	}
	return 1;
2000116a:	f04f 0301 	mov.w	r3, #1
}
2000116e:	4618      	mov	r0, r3
20001170:	f107 0714 	add.w	r7, r7, #20
20001174:	46bd      	mov	sp, r7
20001176:	bc80      	pop	{r7}
20001178:	4770      	bx	lr
2000117a:	bf00      	nop

2000117c <start_hardware_cont_timer>:

/* *
 * setup a continuous hardware timer with interrupt that reads
 * */
void start_hardware_cont_timer( void ){
2000117c:	b580      	push	{r7, lr}
2000117e:	af00      	add	r7, sp, #0
	MSS_TIM1_init(MSS_TIMER_PERIODIC_MODE);
20001180:	f04f 0000 	mov.w	r0, #0
20001184:	f7ff fe3c 	bl	20000e00 <MSS_TIM1_init>
	MSS_TIM1_load_background(PIXY_READ_PERIOD);
20001188:	f248 4080 	movw	r0, #33920	; 0x8480
2000118c:	f2c0 001e 	movt	r0, #30
20001190:	f7ff fe86 	bl	20000ea0 <MSS_TIM1_load_background>
	MSS_TIM1_start();
20001194:	f7ff fe76 	bl	20000e84 <MSS_TIM1_start>
	MSS_TIM1_enable_irq();
20001198:	f7ff fe92 	bl	20000ec0 <MSS_TIM1_enable_irq>
}
2000119c:	bd80      	pop	{r7, pc}
2000119e:	bf00      	nop

200011a0 <Timer1_IRQHandler>:

/* *
 * hardware timer down counting at 100MHz
 * hardware timer down counting
 * */
void Timer1_IRQHandler( void ){
200011a0:	b580      	push	{r7, lr}
200011a2:	b082      	sub	sp, #8
200011a4:	af02      	add	r7, sp, #8
	MSS_I2C_read(&g_mss_i2c1, PIXY_I2C_DEFAULT_ADDR, receive_buf.u8, PIXY_RECIEVE_BUFF_SIZE, MSS_I2C_RELEASE_BUS);
200011a6:	f04f 0300 	mov.w	r3, #0
200011aa:	9300      	str	r3, [sp, #0]
200011ac:	f24a 3030 	movw	r0, #41776	; 0xa330
200011b0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200011b4:	f04f 0154 	mov.w	r1, #84	; 0x54
200011b8:	f24a 2208 	movw	r2, #41480	; 0xa208
200011bc:	f2c2 0200 	movt	r2, #8192	; 0x2000
200011c0:	f04f 033a 	mov.w	r3, #58	; 0x3a
200011c4:	f001 fb04 	bl	200027d0 <MSS_I2C_read>
	MSS_TIM1_clear_irq();
200011c8:	f7ff fe8a 	bl	20000ee0 <MSS_TIM1_clear_irq>
	update_pixy_data_flag = 1;
200011cc:	f24a 13c8 	movw	r3, #41416	; 0xa1c8
200011d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011d4:	f04f 0201 	mov.w	r2, #1
200011d8:	601a      	str	r2, [r3, #0]
}
200011da:	46bd      	mov	sp, r7
200011dc:	bd80      	pop	{r7, pc}
200011de:	bf00      	nop

200011e0 <_close>:
 * Close a file.
 */
int _close(int file)
{
    return -1;
}
200011e0:	f04f 30ff 	mov.w	r0, #4294967295
200011e4:	4770      	bx	lr
200011e6:	bf00      	nop

200011e8 <_exit>:
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
}
200011e8:	e7fe      	b.n	200011e8 <_exit>
200011ea:	bf00      	nop

200011ec <_fstat>:
/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
    st->st_mode = S_IFCHR;
200011ec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
200011f0:	604b      	str	r3, [r1, #4]
    return 0;
}
200011f2:	f04f 0000 	mov.w	r0, #0
200011f6:	4770      	bx	lr

200011f8 <_getpid>:
 * Process-ID
 */
int _getpid(void)
{
    return 1;
}
200011f8:	f04f 0001 	mov.w	r0, #1
200011fc:	4770      	bx	lr
200011fe:	bf00      	nop

20001200 <_isatty>:
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
    return 1;
}
20001200:	f04f 0001 	mov.w	r0, #1
20001204:	4770      	bx	lr
20001206:	bf00      	nop

20001208 <_lseek>:
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
    return 0;
}
20001208:	f04f 0000 	mov.w	r0, #0
2000120c:	4770      	bx	lr
2000120e:	bf00      	nop

20001210 <_open>:
 * Open a file.
 */
int _open(const char *name, int flags, int mode)
{
    return -1;
}
20001210:	f04f 30ff 	mov.w	r0, #4294967295
20001214:	4770      	bx	lr
20001216:	bf00      	nop

20001218 <_read>:
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
    return 0;
}
20001218:	f04f 0000 	mov.w	r0, #0
2000121c:	4770      	bx	lr
2000121e:	bf00      	nop

20001220 <_stat>:
/*==============================================================================
 * Status of a file (by name).
 */
int _stat(char *file, struct stat *st)
{
    st->st_mode = S_IFCHR;
20001220:	f44f 5300 	mov.w	r3, #8192	; 0x2000
20001224:	604b      	str	r3, [r1, #4]
    return 0;
}
20001226:	f04f 0000 	mov.w	r0, #0
2000122a:	4770      	bx	lr

2000122c <_times>:
 * Timing information for current process.
 */
int _times(struct tms *buf)
{
    return -1;
}
2000122c:	f04f 30ff 	mov.w	r0, #4294967295
20001230:	4770      	bx	lr
20001232:	bf00      	nop

20001234 <_wait>:

/*==============================================================================
 * Wait for a child process.
 */
int _wait(int *status)
{
20001234:	b508      	push	{r3, lr}
    errno = ECHILD;
20001236:	f002 fd39 	bl	20003cac <__errno>
2000123a:	f04f 030a 	mov.w	r3, #10
2000123e:	6003      	str	r3, [r0, #0]
    return -1;
}
20001240:	f04f 30ff 	mov.w	r0, #4294967295
20001244:	bd08      	pop	{r3, pc}
20001246:	bf00      	nop

20001248 <_unlink>:

/*==============================================================================
 * Remove a file's directory entry.
 */
int _unlink(char *name)
{
20001248:	b508      	push	{r3, lr}
    errno = ENOENT;
2000124a:	f002 fd2f 	bl	20003cac <__errno>
2000124e:	f04f 0302 	mov.w	r3, #2
20001252:	6003      	str	r3, [r0, #0]
    return -1;
}
20001254:	f04f 30ff 	mov.w	r0, #4294967295
20001258:	bd08      	pop	{r3, pc}
2000125a:	bf00      	nop

2000125c <_link>:

/*==============================================================================
 * Establish a new name for an existing file.
 */
int _link(char *old, char *new)
{
2000125c:	b508      	push	{r3, lr}
    errno = EMLINK;
2000125e:	f002 fd25 	bl	20003cac <__errno>
20001262:	f04f 031f 	mov.w	r3, #31
20001266:	6003      	str	r3, [r0, #0]
    return -1;
}
20001268:	f04f 30ff 	mov.w	r0, #4294967295
2000126c:	bd08      	pop	{r3, pc}
2000126e:	bf00      	nop

20001270 <_kill>:

/*==============================================================================
 * Send a signal.
 */
int _kill(int pid, int sig)
{
20001270:	b508      	push	{r3, lr}
    errno = EINVAL;
20001272:	f002 fd1b 	bl	20003cac <__errno>
20001276:	f04f 0316 	mov.w	r3, #22
2000127a:	6003      	str	r3, [r0, #0]
    return -1;
}
2000127c:	f04f 30ff 	mov.w	r0, #4294967295
20001280:	bd08      	pop	{r3, pc}
20001282:	bf00      	nop

20001284 <_fork>:

/*==============================================================================
 * Create a new process.
 */
int _fork(void)
{
20001284:	b508      	push	{r3, lr}
    errno = EAGAIN;
20001286:	f002 fd11 	bl	20003cac <__errno>
2000128a:	f04f 030b 	mov.w	r3, #11
2000128e:	6003      	str	r3, [r0, #0]
    return -1;
}
20001290:	f04f 30ff 	mov.w	r0, #4294967295
20001294:	bd08      	pop	{r3, pc}
20001296:	bf00      	nop

20001298 <_execve>:

/*==============================================================================
 * Transfer control to a new process.
 */
int _execve(char *name, char **argv, char **env)
{
20001298:	b508      	push	{r3, lr}
    errno = ENOMEM;
2000129a:	f002 fd07 	bl	20003cac <__errno>
2000129e:	f04f 030c 	mov.w	r3, #12
200012a2:	6003      	str	r3, [r0, #0]
    return -1;
}
200012a4:	f04f 30ff 	mov.w	r0, #4294967295
200012a8:	bd08      	pop	{r3, pc}
200012aa:	bf00      	nop

200012ac <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
200012ac:	b538      	push	{r3, r4, r5, lr}
200012ae:	4615      	mov	r5, r2
200012b0:	461c      	mov	r4, r3
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
200012b2:	f24a 1388 	movw	r3, #41352	; 0xa188
200012b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012ba:	681b      	ldr	r3, [r3, #0]
200012bc:	b983      	cbnz	r3, 200012e0 <_write_r+0x34>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
200012be:	f24a 2094 	movw	r0, #41620	; 0xa294
200012c2:	f2c2 0000 	movt	r0, #8192	; 0x2000
200012c6:	f44f 4161 	mov.w	r1, #57600	; 0xe100
200012ca:	f04f 0203 	mov.w	r2, #3
200012ce:	f000 fc7f 	bl	20001bd0 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
200012d2:	f24a 1388 	movw	r3, #41352	; 0xa188
200012d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012da:	f04f 0201 	mov.w	r2, #1
200012de:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
200012e0:	f24a 2094 	movw	r0, #41620	; 0xa294
200012e4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200012e8:	4629      	mov	r1, r5
200012ea:	4622      	mov	r2, r4
200012ec:	f000 f834 	bl	20001358 <MSS_UART_polled_tx>
    
    return len;
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
200012f0:	4620      	mov	r0, r4
200012f2:	bd38      	pop	{r3, r4, r5, pc}

200012f4 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
200012f4:	b508      	push	{r3, lr}
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
200012f6:	f24a 1388 	movw	r3, #41352	; 0xa188
200012fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012fe:	685b      	ldr	r3, [r3, #4]
20001300:	b943      	cbnz	r3, 20001314 <_sbrk+0x20>
    {
      heap_end = &_end;
20001302:	f24a 1388 	movw	r3, #41352	; 0xa188
20001306:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000130a:	f24a 32a8 	movw	r2, #41896	; 0xa3a8
2000130e:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001312:	605a      	str	r2, [r3, #4]
    }
    
    prev_heap_end = heap_end;
20001314:	f24a 1388 	movw	r3, #41352	; 0xa188
20001318:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000131c:	685a      	ldr	r2, [r3, #4]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
2000131e:	f3ef 8308 	mrs	r3, MSP
    if (heap_end + incr > stack_ptr)
20001322:	4410      	add	r0, r2
20001324:	4283      	cmp	r3, r0
20001326:	d20f      	bcs.n	20001348 <_sbrk+0x54>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
20001328:	f04f 0000 	mov.w	r0, #0
2000132c:	f04f 0101 	mov.w	r1, #1
20001330:	f649 02d8 	movw	r2, #39128	; 0x98d8
20001334:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001338:	f04f 0319 	mov.w	r3, #25
2000133c:	f7ff ffb6 	bl	200012ac <_write_r>
      _exit (1);
20001340:	f04f 0001 	mov.w	r0, #1
20001344:	f7ff ff50 	bl	200011e8 <_exit>
    }
  
    heap_end += incr;
20001348:	f24a 1388 	movw	r3, #41352	; 0xa188
2000134c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001350:	6058      	str	r0, [r3, #4]
    return (caddr_t) prev_heap_end;
}
20001352:	4610      	mov	r0, r2
20001354:	bd08      	pop	{r3, pc}
20001356:	bf00      	nop

20001358 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
20001358:	e92d 05f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl}
    uint32_t char_idx = 0U;
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000135c:	f24a 2394 	movw	r3, #41620	; 0xa294
20001360:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001364:	4298      	cmp	r0, r3
20001366:	d006      	beq.n	20001376 <MSS_UART_polled_tx+0x1e>
20001368:	f24a 236c 	movw	r3, #41580	; 0xa26c
2000136c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001370:	4298      	cmp	r0, r3
20001372:	d000      	beq.n	20001376 <MSS_UART_polled_tx+0x1e>
20001374:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
20001376:	b901      	cbnz	r1, 2000137a <MSS_UART_polled_tx+0x22>
20001378:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
2000137a:	b902      	cbnz	r2, 2000137e <MSS_UART_polled_tx+0x26>
2000137c:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
2000137e:	f24a 2394 	movw	r3, #41620	; 0xa294
20001382:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001386:	4298      	cmp	r0, r3
20001388:	d005      	beq.n	20001396 <MSS_UART_polled_tx+0x3e>
2000138a:	f24a 236c 	movw	r3, #41580	; 0xa26c
2000138e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001392:	4298      	cmp	r0, r3
20001394:	d133      	bne.n	200013fe <MSS_UART_polled_tx+0xa6>
20001396:	1e13      	subs	r3, r2, #0
20001398:	bf18      	it	ne
2000139a:	2301      	movne	r3, #1
2000139c:	2900      	cmp	r1, #0
2000139e:	bf0c      	ite	eq
200013a0:	2300      	moveq	r3, #0
200013a2:	f003 0301 	andne.w	r3, r3, #1
200013a6:	2b00      	cmp	r3, #0
200013a8:	d029      	beq.n	200013fe <MSS_UART_polled_tx+0xa6>
200013aa:	f04f 0700 	mov.w	r7, #0
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
200013ae:	46b8      	mov	r8, r7
            if( status & MSS_UART_THRE )
            {
                uint32_t fill_size = TX_FIFO_SIZE;

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
200013b0:	f04f 0a10 	mov.w	sl, #16
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
200013b4:	6803      	ldr	r3, [r0, #0]
200013b6:	7d1b      	ldrb	r3, [r3, #20]
            this_uart->status |= status;
200013b8:	f890 c00a 	ldrb.w	ip, [r0, #10]
200013bc:	ea43 0c0c 	orr.w	ip, r3, ip
200013c0:	f880 c00a 	strb.w	ip, [r0, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
200013c4:	f013 0f20 	tst.w	r3, #32
200013c8:	d017      	beq.n	200013fa <MSS_UART_polled_tx+0xa2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
200013ca:	2a0f      	cmp	r2, #15
200013cc:	d904      	bls.n	200013d8 <MSS_UART_polled_tx+0x80>
200013ce:	4656      	mov	r6, sl
200013d0:	46bc      	mov	ip, r7
200013d2:	4643      	mov	r3, r8

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
200013d4:	440f      	add	r7, r1
200013d6:	e004      	b.n	200013e2 <MSS_UART_polled_tx+0x8a>
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
200013d8:	b90a      	cbnz	r2, 200013de <MSS_UART_polled_tx+0x86>
200013da:	4643      	mov	r3, r8
200013dc:	e00b      	b.n	200013f6 <MSS_UART_polled_tx+0x9e>
200013de:	4616      	mov	r6, r2
200013e0:	e7f6      	b.n	200013d0 <MSS_UART_polled_tx+0x78>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
200013e2:	6804      	ldr	r4, [r0, #0]
200013e4:	5cfd      	ldrb	r5, [r7, r3]
200013e6:	7025      	strb	r5, [r4, #0]
200013e8:	f10c 0c01 	add.w	ip, ip, #1
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
200013ec:	f103 0301 	add.w	r3, r3, #1
200013f0:	429e      	cmp	r6, r3
200013f2:	d8f6      	bhi.n	200013e2 <MSS_UART_polled_tx+0x8a>
200013f4:	4667      	mov	r7, ip
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
200013f6:	ebc3 0202 	rsb	r2, r3, r2
            }
        }while( tx_size );
200013fa:	2a00      	cmp	r2, #0
200013fc:	d1da      	bne.n	200013b4 <MSS_UART_polled_tx+0x5c>
    }
}
200013fe:	e8bd 05f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl}
20001402:	4770      	bx	lr

20001404 <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
20001404:	b4f0      	push	{r4, r5, r6, r7}
    uint32_t char_idx = 0U;
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001406:	f24a 2394 	movw	r3, #41620	; 0xa294
2000140a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000140e:	4298      	cmp	r0, r3
20001410:	d006      	beq.n	20001420 <MSS_UART_polled_tx_string+0x1c>
20001412:	f24a 236c 	movw	r3, #41580	; 0xa26c
20001416:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000141a:	4298      	cmp	r0, r3
2000141c:	d000      	beq.n	20001420 <MSS_UART_polled_tx_string+0x1c>
2000141e:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
20001420:	b901      	cbnz	r1, 20001424 <MSS_UART_polled_tx_string+0x20>
20001422:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001424:	f24a 2394 	movw	r3, #41620	; 0xa294
20001428:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000142c:	4298      	cmp	r0, r3
2000142e:	d005      	beq.n	2000143c <MSS_UART_polled_tx_string+0x38>
20001430:	f24a 236c 	movw	r3, #41580	; 0xa26c
20001434:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001438:	4298      	cmp	r0, r3
2000143a:	d128      	bne.n	2000148e <MSS_UART_polled_tx_string+0x8a>
2000143c:	b339      	cbz	r1, 2000148e <MSS_UART_polled_tx_string+0x8a>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
2000143e:	780d      	ldrb	r5, [r1, #0]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
20001440:	b32d      	cbz	r5, 2000148e <MSS_UART_polled_tx_string+0x8a>
20001442:	f04f 0c00 	mov.w	ip, #0

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
20001446:	4666      	mov	r6, ip
         */
        while ( 0U != data_byte )
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
20001448:	6804      	ldr	r4, [r0, #0]
2000144a:	7d23      	ldrb	r3, [r4, #20]
                this_uart->status |= status;
2000144c:	7a82      	ldrb	r2, [r0, #10]
2000144e:	ea43 0202 	orr.w	r2, r3, r2
20001452:	7282      	strb	r2, [r0, #10]
            } while ( !( status & MSS_UART_THRE ) );
20001454:	f013 0f20 	tst.w	r3, #32
20001458:	d0f7      	beq.n	2000144a <MSS_UART_polled_tx_string+0x46>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
2000145a:	b1c5      	cbz	r5, 2000148e <MSS_UART_polled_tx_string+0x8a>
2000145c:	4633      	mov	r3, r6
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
                ++fill_size;
                char_idx++;
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
2000145e:	eb01 070c 	add.w	r7, r1, ip
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
20001462:	6802      	ldr	r2, [r0, #0]
20001464:	b2ed      	uxtb	r5, r5
20001466:	7015      	strb	r5, [r2, #0]
                ++fill_size;
20001468:	f103 0301 	add.w	r3, r3, #1
2000146c:	eb03 040c 	add.w	r4, r3, ip
                char_idx++;
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
20001470:	5cfd      	ldrb	r5, [r7, r3]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
20001472:	2b0f      	cmp	r3, #15
20001474:	bf8c      	ite	hi
20001476:	2200      	movhi	r2, #0
20001478:	2201      	movls	r2, #1
2000147a:	2d00      	cmp	r5, #0
2000147c:	bf0c      	ite	eq
2000147e:	2200      	moveq	r2, #0
20001480:	f002 0201 	andne.w	r2, r2, #1
20001484:	2a00      	cmp	r2, #0
20001486:	d1ec      	bne.n	20001462 <MSS_UART_polled_tx_string+0x5e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
20001488:	b10d      	cbz	r5, 2000148e <MSS_UART_polled_tx_string+0x8a>
2000148a:	46a4      	mov	ip, r4
2000148c:	e7dc      	b.n	20001448 <MSS_UART_polled_tx_string+0x44>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
2000148e:	bcf0      	pop	{r4, r5, r6, r7}
20001490:	4770      	bx	lr
20001492:	bf00      	nop

20001494 <MSS_UART_irq_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
20001494:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001496:	f24a 2394 	movw	r3, #41620	; 0xa294
2000149a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000149e:	4298      	cmp	r0, r3
200014a0:	d006      	beq.n	200014b0 <MSS_UART_irq_tx+0x1c>
200014a2:	f24a 236c 	movw	r3, #41580	; 0xa26c
200014a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014aa:	4298      	cmp	r0, r3
200014ac:	d000      	beq.n	200014b0 <MSS_UART_irq_tx+0x1c>
200014ae:	be00      	bkpt	0x0000
    ASSERT( pbuff != ((uint8_t *)0) );
200014b0:	b901      	cbnz	r1, 200014b4 <MSS_UART_irq_tx+0x20>
200014b2:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
200014b4:	b90a      	cbnz	r2, 200014ba <MSS_UART_irq_tx+0x26>
200014b6:	be00      	bkpt	0x0000
200014b8:	e036      	b.n	20001528 <MSS_UART_irq_tx+0x94>

    if ( ( tx_size > 0U ) && ( pbuff != ((uint8_t *)0) ) &&
200014ba:	2900      	cmp	r1, #0
200014bc:	d034      	beq.n	20001528 <MSS_UART_irq_tx+0x94>
       ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) )
200014be:	f24a 2394 	movw	r3, #41620	; 0xa294
200014c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014c6:	4298      	cmp	r0, r3
200014c8:	d005      	beq.n	200014d6 <MSS_UART_irq_tx+0x42>
200014ca:	f24a 236c 	movw	r3, #41580	; 0xa26c
200014ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014d2:	4298      	cmp	r0, r3
200014d4:	d128      	bne.n	20001528 <MSS_UART_irq_tx+0x94>
    {
        /*Initialise the transmit info for the UART instance with the arguments.*/
        this_uart->tx_buffer = pbuff;
200014d6:	60c1      	str	r1, [r0, #12]
        this_uart->tx_buff_size = tx_size;
200014d8:	6102      	str	r2, [r0, #16]
        this_uart->tx_idx = (uint16_t)0;
200014da:	f04f 0300 	mov.w	r3, #0
200014de:	6143      	str	r3, [r0, #20]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
200014e0:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200014e2:	b219      	sxth	r1, r3
200014e4:	ea4f 1151 	mov.w	r1, r1, lsr #5
200014e8:	f003 031f 	and.w	r3, r3, #31
200014ec:	f04f 0201 	mov.w	r2, #1
200014f0:	fa02 f403 	lsl.w	r4, r2, r3
200014f4:	f24e 1300 	movw	r3, #57600	; 0xe100
200014f8:	f2ce 0300 	movt	r3, #57344	; 0xe000
200014fc:	f101 0160 	add.w	r1, r1, #96	; 0x60
20001500:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* assign default handler for data transfer */
        this_uart->tx_handler = default_tx_handler;
20001504:	f241 713d 	movw	r1, #5949	; 0x173d
20001508:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000150c:	6201      	str	r1, [r0, #32]

        /* enables TX interrupt */
        this_uart->hw_reg_bit->IER_ETBEI = (uint32_t)1;
2000150e:	6841      	ldr	r1, [r0, #4]
20001510:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20001514:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001516:	b208      	sxth	r0, r1
20001518:	ea4f 1050 	mov.w	r0, r0, lsr #5
2000151c:	f001 011f 	and.w	r1, r1, #31
20001520:	fa02 f201 	lsl.w	r2, r2, r1
20001524:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
20001528:	bc10      	pop	{r4}
2000152a:	4770      	bx	lr

2000152c <MSS_UART_tx_complete>:
)
{
    int8_t ret_value = 0;
    uint8_t status = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000152c:	f24a 2394 	movw	r3, #41620	; 0xa294
20001530:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001534:	4298      	cmp	r0, r3
20001536:	d009      	beq.n	2000154c <MSS_UART_tx_complete+0x20>
20001538:	f24a 236c 	movw	r3, #41580	; 0xa26c
2000153c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001540:	4298      	cmp	r0, r3
20001542:	d003      	beq.n	2000154c <MSS_UART_tx_complete+0x20>
20001544:	be00      	bkpt	0x0000
20001546:	f04f 0000 	mov.w	r0, #0
2000154a:	4770      	bx	lr

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
2000154c:	6803      	ldr	r3, [r0, #0]
2000154e:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
20001550:	7a82      	ldrb	r2, [r0, #10]
20001552:	ea43 0202 	orr.w	r2, r3, r2
20001556:	7282      	strb	r2, [r0, #10]

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
20001558:	6902      	ldr	r2, [r0, #16]
2000155a:	b112      	cbz	r2, 20001562 <MSS_UART_tx_complete+0x36>
2000155c:	f04f 0000 	mov.w	r0, #0
20001560:	4770      	bx	lr
20001562:	f3c3 1080 	ubfx	r0, r3, #6, #1
        {
            ret_value = (int8_t)1;
        }
    }
    return ret_value;
}
20001566:	4770      	bx	lr

20001568 <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
20001568:	b410      	push	{r4}
2000156a:	4603      	mov	r3, r0
    size_t rx_size = 0U;
    uint8_t status = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000156c:	f24a 2094 	movw	r0, #41620	; 0xa294
20001570:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001574:	4283      	cmp	r3, r0
20001576:	d006      	beq.n	20001586 <MSS_UART_get_rx+0x1e>
20001578:	f24a 206c 	movw	r0, #41580	; 0xa26c
2000157c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001580:	4283      	cmp	r3, r0
20001582:	d000      	beq.n	20001586 <MSS_UART_get_rx+0x1e>
20001584:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
20001586:	b901      	cbnz	r1, 2000158a <MSS_UART_get_rx+0x22>
20001588:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
2000158a:	b902      	cbnz	r2, 2000158e <MSS_UART_get_rx+0x26>
2000158c:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
2000158e:	f24a 2094 	movw	r0, #41620	; 0xa294
20001592:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001596:	4283      	cmp	r3, r0
20001598:	d005      	beq.n	200015a6 <MSS_UART_get_rx+0x3e>
2000159a:	f24a 206c 	movw	r0, #41580	; 0xa26c
2000159e:	f2c2 0000 	movt	r0, #8192	; 0x2000
200015a2:	4283      	cmp	r3, r0
200015a4:	d12a      	bne.n	200015fc <MSS_UART_get_rx+0x94>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
200015a6:	1e10      	subs	r0, r2, #0
200015a8:	bf18      	it	ne
200015aa:	2001      	movne	r0, #1

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( rx_buff != ((uint8_t *)0) );
    ASSERT( buff_size > 0U );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200015ac:	2900      	cmp	r1, #0
200015ae:	bf0c      	ite	eq
200015b0:	2400      	moveq	r4, #0
200015b2:	f000 0401 	andne.w	r4, r0, #1
200015b6:	b30c      	cbz	r4, 200015fc <MSS_UART_get_rx+0x94>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
200015b8:	681c      	ldr	r4, [r3, #0]
200015ba:	f894 c014 	ldrb.w	ip, [r4, #20]
        this_uart->status |= status;
200015be:	7a9c      	ldrb	r4, [r3, #10]
200015c0:	ea4c 0404 	orr.w	r4, ip, r4
200015c4:	729c      	strb	r4, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
200015c6:	ea1c 0f00 	tst.w	ip, r0
200015ca:	d017      	beq.n	200015fc <MSS_UART_get_rx+0x94>
200015cc:	f04f 0000 	mov.w	r0, #0
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
200015d0:	681c      	ldr	r4, [r3, #0]
200015d2:	f894 c000 	ldrb.w	ip, [r4]
200015d6:	f801 c000 	strb.w	ip, [r1, r0]
            ++rx_size;
200015da:	f100 0001 	add.w	r0, r0, #1
            status = this_uart->hw_reg->LSR;
200015de:	681c      	ldr	r4, [r3, #0]
200015e0:	f894 c014 	ldrb.w	ip, [r4, #20]
            this_uart->status |= status;
200015e4:	7a9c      	ldrb	r4, [r3, #10]
200015e6:	ea4c 0404 	orr.w	r4, ip, r4
200015ea:	729c      	strb	r4, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
200015ec:	4282      	cmp	r2, r0
200015ee:	bf94      	ite	ls
200015f0:	2400      	movls	r4, #0
200015f2:	f00c 0401 	andhi.w	r4, ip, #1
200015f6:	2c00      	cmp	r4, #0
200015f8:	d1ea      	bne.n	200015d0 <MSS_UART_get_rx+0x68>
200015fa:	e001      	b.n	20001600 <MSS_UART_get_rx+0x98>
200015fc:	f04f 0000 	mov.w	r0, #0
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
}
20001600:	bc10      	pop	{r4}
20001602:	4770      	bx	lr

20001604 <MSS_UART_enable_irq>:
MSS_UART_enable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
20001604:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001606:	f24a 2394 	movw	r3, #41620	; 0xa294
2000160a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000160e:	4298      	cmp	r0, r3
20001610:	d007      	beq.n	20001622 <MSS_UART_enable_irq+0x1e>
20001612:	f24a 236c 	movw	r3, #41580	; 0xa26c
20001616:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000161a:	4298      	cmp	r0, r3
2000161c:	d001      	beq.n	20001622 <MSS_UART_enable_irq+0x1e>
2000161e:	be00      	bkpt	0x0000
20001620:	e022      	b.n	20001668 <MSS_UART_enable_irq+0x64>

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20001622:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001624:	fa0f fc83 	sxth.w	ip, r3
20001628:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
2000162c:	f003 031f 	and.w	r3, r3, #31
20001630:	f04f 0201 	mov.w	r2, #1
20001634:	fa02 f403 	lsl.w	r4, r2, r3
20001638:	f24e 1300 	movw	r3, #57600	; 0xe100
2000163c:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001640:	f10c 0c60 	add.w	ip, ip, #96	; 0x60
20001644:	f843 402c 	str.w	r4, [r3, ip, lsl #2]
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER |= irq_mask;
20001648:	6804      	ldr	r4, [r0, #0]
2000164a:	f894 c004 	ldrb.w	ip, [r4, #4]
2000164e:	ea41 010c 	orr.w	r1, r1, ip
20001652:	7121      	strb	r1, [r4, #4]

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20001654:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001656:	b208      	sxth	r0, r1
20001658:	ea4f 1050 	mov.w	r0, r0, lsr #5
2000165c:	f001 011f 	and.w	r1, r1, #31
20001660:	fa02 f201 	lsl.w	r2, r2, r1
20001664:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
20001668:	bc10      	pop	{r4}
2000166a:	4770      	bx	lr

2000166c <MSS_UART_disable_irq>:
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000166c:	f24a 2394 	movw	r3, #41620	; 0xa294
20001670:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001674:	4298      	cmp	r0, r3
20001676:	d007      	beq.n	20001688 <MSS_UART_disable_irq+0x1c>
20001678:	f24a 236c 	movw	r3, #41580	; 0xa26c
2000167c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001680:	4298      	cmp	r0, r3
20001682:	d001      	beq.n	20001688 <MSS_UART_disable_irq+0x1c>
20001684:	be00      	bkpt	0x0000
20001686:	4770      	bx	lr
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER &= ( (uint8_t)~irq_mask );
20001688:	6803      	ldr	r3, [r0, #0]
2000168a:	791a      	ldrb	r2, [r3, #4]
2000168c:	ea22 0201 	bic.w	r2, r2, r1
20001690:	711a      	strb	r2, [r3, #4]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20001692:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001694:	b218      	sxth	r0, r3
20001696:	ea4f 1050 	mov.w	r0, r0, lsr #5
2000169a:	f003 031f 	and.w	r3, r3, #31
2000169e:	f04f 0201 	mov.w	r2, #1
200016a2:	fa02 f203 	lsl.w	r2, r2, r3
200016a6:	f24e 1300 	movw	r3, #57600	; 0xe100
200016aa:	f2ce 0300 	movt	r3, #57344	; 0xe000
200016ae:	f100 0c60 	add.w	ip, r0, #96	; 0x60
200016b2:	f843 202c 	str.w	r2, [r3, ip, lsl #2]

        if( irq_mask == IIRF_MASK )
200016b6:	290f      	cmp	r1, #15
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
200016b8:	bf01      	itttt	eq
200016ba:	f24e 1300 	movweq	r3, #57600	; 0xe100
200016be:	f2ce 0300 	movteq	r3, #57344	; 0xe000
200016c2:	3020      	addeq	r0, #32
200016c4:	f843 2020 	streq.w	r2, [r3, r0, lsl #2]
200016c8:	4770      	bx	lr
200016ca:	bf00      	nop

200016cc <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
200016cc:	b508      	push	{r3, lr}
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200016ce:	f24a 2394 	movw	r3, #41620	; 0xa294
200016d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016d6:	4298      	cmp	r0, r3
200016d8:	d007      	beq.n	200016ea <MSS_UART_isr+0x1e>
200016da:	f24a 236c 	movw	r3, #41580	; 0xa26c
200016de:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016e2:	4298      	cmp	r0, r3
200016e4:	d001      	beq.n	200016ea <MSS_UART_isr+0x1e>
200016e6:	be00      	bkpt	0x0000
200016e8:	bd08      	pop	{r3, pc}

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
200016ea:	6803      	ldr	r3, [r0, #0]
200016ec:	7a1b      	ldrb	r3, [r3, #8]

        switch ( iirf )
200016ee:	f003 030f 	and.w	r3, r3, #15
200016f2:	2b0c      	cmp	r3, #12
200016f4:	d820      	bhi.n	20001738 <MSS_UART_isr+0x6c>
200016f6:	e8df f003 	tbb	[pc, r3]
200016fa:	1f07      	.short	0x1f07
200016fc:	1f131f0d 	.word	0x1f131f0d
20001700:	1f1f1f19 	.word	0x1f1f1f19
20001704:	1f1f      	.short	0x1f1f
20001706:	13          	.byte	0x13
20001707:	00          	.byte	0x00
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
20001708:	6a43      	ldr	r3, [r0, #36]	; 0x24
2000170a:	b90b      	cbnz	r3, 20001710 <MSS_UART_isr+0x44>
2000170c:	be00      	bkpt	0x0000
2000170e:	bd08      	pop	{r3, pc}
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
20001710:	4798      	blx	r3
20001712:	bd08      	pop	{r3, pc}
            }
            break;

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
20001714:	6a03      	ldr	r3, [r0, #32]
20001716:	b90b      	cbnz	r3, 2000171c <MSS_UART_isr+0x50>
20001718:	be00      	bkpt	0x0000
2000171a:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
2000171c:	4798      	blx	r3
2000171e:	bd08      	pop	{r3, pc}
            break;

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
20001720:	69c3      	ldr	r3, [r0, #28]
20001722:	b90b      	cbnz	r3, 20001728 <MSS_UART_isr+0x5c>
20001724:	be00      	bkpt	0x0000
20001726:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
20001728:	4798      	blx	r3
2000172a:	bd08      	pop	{r3, pc}
            }
            break;

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
2000172c:	6983      	ldr	r3, [r0, #24]
2000172e:	b90b      	cbnz	r3, 20001734 <MSS_UART_isr+0x68>
20001730:	be00      	bkpt	0x0000
20001732:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
20001734:	4798      	blx	r3
20001736:	bd08      	pop	{r3, pc}
            }
            break;

            default:
            {
                ASSERT( INVALID_INTERRUPT );
20001738:	be00      	bkpt	0x0000
2000173a:	bd08      	pop	{r3, pc}

2000173c <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
2000173c:	b410      	push	{r4}
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000173e:	f24a 2394 	movw	r3, #41620	; 0xa294
20001742:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001746:	4298      	cmp	r0, r3
20001748:	d006      	beq.n	20001758 <default_tx_handler+0x1c>
2000174a:	f24a 236c 	movw	r3, #41580	; 0xa26c
2000174e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001752:	4298      	cmp	r0, r3
20001754:	d000      	beq.n	20001758 <default_tx_handler+0x1c>
20001756:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
20001758:	68c2      	ldr	r2, [r0, #12]
2000175a:	b902      	cbnz	r2, 2000175e <default_tx_handler+0x22>
2000175c:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
2000175e:	6901      	ldr	r1, [r0, #16]
20001760:	b901      	cbnz	r1, 20001764 <default_tx_handler+0x28>
20001762:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001764:	f24a 2394 	movw	r3, #41620	; 0xa294
20001768:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000176c:	4298      	cmp	r0, r3
2000176e:	d005      	beq.n	2000177c <default_tx_handler+0x40>
20001770:	f24a 236c 	movw	r3, #41580	; 0xa26c
20001774:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001778:	4298      	cmp	r0, r3
2000177a:	d130      	bne.n	200017de <default_tx_handler+0xa2>
2000177c:	2a00      	cmp	r2, #0
2000177e:	d02e      	beq.n	200017de <default_tx_handler+0xa2>
20001780:	2900      	cmp	r1, #0
20001782:	d02c      	beq.n	200017de <default_tx_handler+0xa2>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
20001784:	6803      	ldr	r3, [r0, #0]
20001786:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
20001788:	7a82      	ldrb	r2, [r0, #10]
2000178a:	ea43 0202 	orr.w	r2, r3, r2
2000178e:	7282      	strb	r2, [r0, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
20001790:	f013 0f20 	tst.w	r3, #32
20001794:	d01a      	beq.n	200017cc <default_tx_handler+0x90>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
20001796:	6902      	ldr	r2, [r0, #16]
20001798:	6943      	ldr	r3, [r0, #20]
2000179a:	ebc3 0302 	rsb	r3, r3, r2

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
2000179e:	2b0f      	cmp	r3, #15
200017a0:	d904      	bls.n	200017ac <default_tx_handler+0x70>
200017a2:	f04f 0c10 	mov.w	ip, #16
200017a6:	f04f 0300 	mov.w	r3, #0
200017aa:	e002      	b.n	200017b2 <default_tx_handler+0x76>
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
200017ac:	b173      	cbz	r3, 200017cc <default_tx_handler+0x90>
200017ae:	469c      	mov	ip, r3
200017b0:	e7f9      	b.n	200017a6 <default_tx_handler+0x6a>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
200017b2:	6802      	ldr	r2, [r0, #0]
200017b4:	68c4      	ldr	r4, [r0, #12]
200017b6:	6941      	ldr	r1, [r0, #20]
200017b8:	5c61      	ldrb	r1, [r4, r1]
200017ba:	7011      	strb	r1, [r2, #0]
                ++this_uart->tx_idx;
200017bc:	6942      	ldr	r2, [r0, #20]
200017be:	f102 0201 	add.w	r2, r2, #1
200017c2:	6142      	str	r2, [r0, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
200017c4:	f103 0301 	add.w	r3, r3, #1
200017c8:	4563      	cmp	r3, ip
200017ca:	d3f2      	bcc.n	200017b2 <default_tx_handler+0x76>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
200017cc:	6942      	ldr	r2, [r0, #20]
200017ce:	6903      	ldr	r3, [r0, #16]
200017d0:	429a      	cmp	r2, r3
        {
            this_uart->tx_buff_size = TX_COMPLETE;
200017d2:	bf01      	itttt	eq
200017d4:	2300      	moveq	r3, #0
200017d6:	6103      	streq	r3, [r0, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
200017d8:	6842      	ldreq	r2, [r0, #4]
200017da:	f8c2 3084 	streq.w	r3, [r2, #132]	; 0x84
        }
    }
}
200017de:	bc10      	pop	{r4}
200017e0:	4770      	bx	lr
200017e2:	bf00      	nop

200017e4 <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
200017e4:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200017e6:	f24a 2394 	movw	r3, #41620	; 0xa294
200017ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017ee:	4298      	cmp	r0, r3
200017f0:	d006      	beq.n	20001800 <MSS_UART_set_rx_handler+0x1c>
200017f2:	f24a 236c 	movw	r3, #41580	; 0xa26c
200017f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017fa:	4298      	cmp	r0, r3
200017fc:	d000      	beq.n	20001800 <MSS_UART_set_rx_handler+0x1c>
200017fe:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
20001800:	b901      	cbnz	r1, 20001804 <MSS_UART_set_rx_handler+0x20>
20001802:	be00      	bkpt	0x0000
    ASSERT( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL );
20001804:	2ac0      	cmp	r2, #192	; 0xc0
20001806:	d900      	bls.n	2000180a <MSS_UART_set_rx_handler+0x26>
20001808:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
2000180a:	f24a 2394 	movw	r3, #41620	; 0xa294
2000180e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001812:	4298      	cmp	r0, r3
20001814:	d005      	beq.n	20001822 <MSS_UART_set_rx_handler+0x3e>
20001816:	f24a 236c 	movw	r3, #41580	; 0xa26c
2000181a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000181e:	4298      	cmp	r0, r3
20001820:	d12f      	bne.n	20001882 <MSS_UART_set_rx_handler+0x9e>
20001822:	2ac0      	cmp	r2, #192	; 0xc0
20001824:	bf8c      	ite	hi
20001826:	2300      	movhi	r3, #0
20001828:	2301      	movls	r3, #1
2000182a:	2900      	cmp	r1, #0
2000182c:	bf0c      	ite	eq
2000182e:	2300      	moveq	r3, #0
20001830:	f003 0301 	andne.w	r3, r3, #1
20001834:	b32b      	cbz	r3, 20001882 <MSS_UART_set_rx_handler+0x9e>
        ( handler != INVALID_IRQ_HANDLER) &&
        ( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL) )
    {
        this_uart->rx_handler = handler;
20001836:	61c1      	str	r1, [r0, #28]

        /* Set the receive interrupt trigger level. */
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
20001838:	6803      	ldr	r3, [r0, #0]
2000183a:	f002 02c0 	and.w	r2, r2, #192	; 0xc0
2000183e:	f042 020a 	orr.w	r2, r2, #10
20001842:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20001844:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001846:	b219      	sxth	r1, r3
20001848:	ea4f 1151 	mov.w	r1, r1, lsr #5
2000184c:	f003 031f 	and.w	r3, r3, #31
20001850:	f04f 0201 	mov.w	r2, #1
20001854:	fa02 f403 	lsl.w	r4, r2, r3
20001858:	f24e 1300 	movw	r3, #57600	; 0xe100
2000185c:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001860:	f101 0160 	add.w	r1, r1, #96	; 0x60
20001864:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable receive interrupt. */
        this_uart->hw_reg_bit->IER_ERBFI = 1U;
20001868:	6841      	ldr	r1, [r0, #4]
2000186a:	f8c1 2080 	str.w	r2, [r1, #128]	; 0x80

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
2000186e:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001870:	b208      	sxth	r0, r1
20001872:	ea4f 1050 	mov.w	r0, r0, lsr #5
20001876:	f001 011f 	and.w	r1, r1, #31
2000187a:	fa02 f201 	lsl.w	r2, r2, r1
2000187e:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
20001882:	bc10      	pop	{r4}
20001884:	4770      	bx	lr
20001886:	bf00      	nop

20001888 <MSS_UART_set_loopback>:
(
    mss_uart_instance_t *   this_uart,
    mss_uart_loopback_t     loopback
)
{
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001888:	f24a 2394 	movw	r3, #41620	; 0xa294
2000188c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001890:	4298      	cmp	r0, r3
20001892:	d007      	beq.n	200018a4 <MSS_UART_set_loopback+0x1c>
20001894:	f24a 236c 	movw	r3, #41580	; 0xa26c
20001898:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000189c:	4298      	cmp	r0, r3
2000189e:	d001      	beq.n	200018a4 <MSS_UART_set_loopback+0x1c>
200018a0:	be00      	bkpt	0x0000
200018a2:	4770      	bx	lr

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        if ( loopback == MSS_UART_LOOPBACK_OFF )
200018a4:	b929      	cbnz	r1, 200018b2 <MSS_UART_set_loopback+0x2a>
        {
            this_uart->hw_reg_bit->MCR_LOOP = 0U;
200018a6:	6843      	ldr	r3, [r0, #4]
200018a8:	f04f 0200 	mov.w	r2, #0
200018ac:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
200018b0:	4770      	bx	lr
        }
        else
        {
            this_uart->hw_reg_bit->MCR_LOOP = 1U;
200018b2:	6843      	ldr	r3, [r0, #4]
200018b4:	f04f 0201 	mov.w	r2, #1
200018b8:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
200018bc:	4770      	bx	lr
200018be:	bf00      	nop

200018c0 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
200018c0:	4668      	mov	r0, sp
200018c2:	f020 0107 	bic.w	r1, r0, #7
200018c6:	468d      	mov	sp, r1
200018c8:	b501      	push	{r0, lr}
    MSS_UART_isr( &g_mss_uart0 );
200018ca:	f24a 2094 	movw	r0, #41620	; 0xa294
200018ce:	f2c2 0000 	movt	r0, #8192	; 0x2000
200018d2:	f7ff fefb 	bl	200016cc <MSS_UART_isr>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200018d6:	f24e 1300 	movw	r3, #57600	; 0xe100
200018da:	f2ce 0300 	movt	r3, #57344	; 0xe000
200018de:	f44f 6280 	mov.w	r2, #1024	; 0x400
200018e2:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( UART0_IRQn );
}
200018e6:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
200018ea:	4685      	mov	sp, r0
200018ec:	4770      	bx	lr
200018ee:	bf00      	nop

200018f0 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
200018f0:	4668      	mov	r0, sp
200018f2:	f020 0107 	bic.w	r1, r0, #7
200018f6:	468d      	mov	sp, r1
200018f8:	b501      	push	{r0, lr}
    MSS_UART_isr( &g_mss_uart1 );
200018fa:	f24a 206c 	movw	r0, #41580	; 0xa26c
200018fe:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001902:	f7ff fee3 	bl	200016cc <MSS_UART_isr>
20001906:	f24e 1300 	movw	r3, #57600	; 0xe100
2000190a:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000190e:	f44f 6200 	mov.w	r2, #2048	; 0x800
20001912:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( UART1_IRQn );
}
20001916:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
2000191a:	4685      	mov	sp, r0
2000191c:	4770      	bx	lr
2000191e:	bf00      	nop

20001920 <MSS_UART_set_rxstatus_handler>:
MSS_UART_set_rxstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
20001920:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001922:	f24a 2394 	movw	r3, #41620	; 0xa294
20001926:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000192a:	4298      	cmp	r0, r3
2000192c:	d006      	beq.n	2000193c <MSS_UART_set_rxstatus_handler+0x1c>
2000192e:	f24a 236c 	movw	r3, #41580	; 0xa26c
20001932:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001936:	4298      	cmp	r0, r3
20001938:	d000      	beq.n	2000193c <MSS_UART_set_rxstatus_handler+0x1c>
2000193a:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
2000193c:	b901      	cbnz	r1, 20001940 <MSS_UART_set_rxstatus_handler+0x20>
2000193e:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001940:	f24a 2394 	movw	r3, #41620	; 0xa294
20001944:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001948:	4298      	cmp	r0, r3
2000194a:	d005      	beq.n	20001958 <MSS_UART_set_rxstatus_handler+0x38>
2000194c:	f24a 236c 	movw	r3, #41580	; 0xa26c
20001950:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001954:	4298      	cmp	r0, r3
20001956:	d120      	bne.n	2000199a <MSS_UART_set_rxstatus_handler+0x7a>
20001958:	b1f9      	cbz	r1, 2000199a <MSS_UART_set_rxstatus_handler+0x7a>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->linests_handler = handler;
2000195a:	6181      	str	r1, [r0, #24]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
2000195c:	8903      	ldrh	r3, [r0, #8]
2000195e:	b219      	sxth	r1, r3
20001960:	ea4f 1151 	mov.w	r1, r1, lsr #5
20001964:	f003 031f 	and.w	r3, r3, #31
20001968:	f04f 0201 	mov.w	r2, #1
2000196c:	fa02 f403 	lsl.w	r4, r2, r3
20001970:	f24e 1300 	movw	r3, #57600	; 0xe100
20001974:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001978:	f101 0160 	add.w	r1, r1, #96	; 0x60
2000197c:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable receiver line status interrupt. */
        this_uart->hw_reg_bit->IER_ELSI = 1U;
20001980:	6841      	ldr	r1, [r0, #4]
20001982:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20001986:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001988:	b208      	sxth	r0, r1
2000198a:	ea4f 1050 	mov.w	r0, r0, lsr #5
2000198e:	f001 011f 	and.w	r1, r1, #31
20001992:	fa02 f201 	lsl.w	r2, r2, r1
20001996:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
2000199a:	bc10      	pop	{r4}
2000199c:	4770      	bx	lr
2000199e:	bf00      	nop

200019a0 <MSS_UART_set_tx_handler>:
MSS_UART_set_tx_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
200019a0:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200019a2:	f24a 2394 	movw	r3, #41620	; 0xa294
200019a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019aa:	4298      	cmp	r0, r3
200019ac:	d006      	beq.n	200019bc <MSS_UART_set_tx_handler+0x1c>
200019ae:	f24a 236c 	movw	r3, #41580	; 0xa26c
200019b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019b6:	4298      	cmp	r0, r3
200019b8:	d000      	beq.n	200019bc <MSS_UART_set_tx_handler+0x1c>
200019ba:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
200019bc:	b901      	cbnz	r1, 200019c0 <MSS_UART_set_tx_handler+0x20>
200019be:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200019c0:	f24a 2394 	movw	r3, #41620	; 0xa294
200019c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019c8:	4298      	cmp	r0, r3
200019ca:	d005      	beq.n	200019d8 <MSS_UART_set_tx_handler+0x38>
200019cc:	f24a 236c 	movw	r3, #41580	; 0xa26c
200019d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019d4:	4298      	cmp	r0, r3
200019d6:	d124      	bne.n	20001a22 <MSS_UART_set_tx_handler+0x82>
200019d8:	b319      	cbz	r1, 20001a22 <MSS_UART_set_tx_handler+0x82>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->tx_handler = handler;
200019da:	6201      	str	r1, [r0, #32]

        /* Make TX buffer info invalid */
        this_uart->tx_buffer = (const uint8_t *)0;
200019dc:	f04f 0300 	mov.w	r3, #0
200019e0:	60c3      	str	r3, [r0, #12]
        this_uart->tx_buff_size = 0U;
200019e2:	6103      	str	r3, [r0, #16]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
200019e4:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200019e6:	b219      	sxth	r1, r3
200019e8:	ea4f 1151 	mov.w	r1, r1, lsr #5
200019ec:	f003 031f 	and.w	r3, r3, #31
200019f0:	f04f 0201 	mov.w	r2, #1
200019f4:	fa02 f403 	lsl.w	r4, r2, r3
200019f8:	f24e 1300 	movw	r3, #57600	; 0xe100
200019fc:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001a00:	f101 0160 	add.w	r1, r1, #96	; 0x60
20001a04:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable transmitter holding register Empty interrupt. */
        this_uart->hw_reg_bit->IER_ETBEI = 1U;
20001a08:	6841      	ldr	r1, [r0, #4]
20001a0a:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20001a0e:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001a10:	b208      	sxth	r0, r1
20001a12:	ea4f 1050 	mov.w	r0, r0, lsr #5
20001a16:	f001 011f 	and.w	r1, r1, #31
20001a1a:	fa02 f201 	lsl.w	r2, r2, r1
20001a1e:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
20001a22:	bc10      	pop	{r4}
20001a24:	4770      	bx	lr
20001a26:	bf00      	nop

20001a28 <MSS_UART_set_modemstatus_handler>:
MSS_UART_set_modemstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
20001a28:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001a2a:	f24a 2394 	movw	r3, #41620	; 0xa294
20001a2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a32:	4298      	cmp	r0, r3
20001a34:	d006      	beq.n	20001a44 <MSS_UART_set_modemstatus_handler+0x1c>
20001a36:	f24a 236c 	movw	r3, #41580	; 0xa26c
20001a3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a3e:	4298      	cmp	r0, r3
20001a40:	d000      	beq.n	20001a44 <MSS_UART_set_modemstatus_handler+0x1c>
20001a42:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
20001a44:	b901      	cbnz	r1, 20001a48 <MSS_UART_set_modemstatus_handler+0x20>
20001a46:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001a48:	f24a 2394 	movw	r3, #41620	; 0xa294
20001a4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a50:	4298      	cmp	r0, r3
20001a52:	d005      	beq.n	20001a60 <MSS_UART_set_modemstatus_handler+0x38>
20001a54:	f24a 236c 	movw	r3, #41580	; 0xa26c
20001a58:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a5c:	4298      	cmp	r0, r3
20001a5e:	d120      	bne.n	20001aa2 <MSS_UART_set_modemstatus_handler+0x7a>
20001a60:	b1f9      	cbz	r1, 20001aa2 <MSS_UART_set_modemstatus_handler+0x7a>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->modemsts_handler = handler;
20001a62:	6241      	str	r1, [r0, #36]	; 0x24

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20001a64:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001a66:	b219      	sxth	r1, r3
20001a68:	ea4f 1151 	mov.w	r1, r1, lsr #5
20001a6c:	f003 031f 	and.w	r3, r3, #31
20001a70:	f04f 0201 	mov.w	r2, #1
20001a74:	fa02 f403 	lsl.w	r4, r2, r3
20001a78:	f24e 1300 	movw	r3, #57600	; 0xe100
20001a7c:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001a80:	f101 0160 	add.w	r1, r1, #96	; 0x60
20001a84:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable modem status interrupt. */
        this_uart->hw_reg_bit->IER_EDSSI = 1U;
20001a88:	6841      	ldr	r1, [r0, #4]
20001a8a:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20001a8e:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001a90:	b208      	sxth	r0, r1
20001a92:	ea4f 1050 	mov.w	r0, r0, lsr #5
20001a96:	f001 011f 	and.w	r1, r1, #31
20001a9a:	fa02 f201 	lsl.w	r2, r2, r1
20001a9e:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
20001aa2:	bc10      	pop	{r4}
20001aa4:	4770      	bx	lr
20001aa6:	bf00      	nop

20001aa8 <MSS_UART_fill_tx_fifo>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
20001aa8:	b410      	push	{r4}
20001aaa:	4603      	mov	r3, r0
    uint8_t status = 0U;
    size_t size_sent = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001aac:	f24a 2094 	movw	r0, #41620	; 0xa294
20001ab0:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001ab4:	4283      	cmp	r3, r0
20001ab6:	d006      	beq.n	20001ac6 <MSS_UART_fill_tx_fifo+0x1e>
20001ab8:	f24a 206c 	movw	r0, #41580	; 0xa26c
20001abc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001ac0:	4283      	cmp	r3, r0
20001ac2:	d000      	beq.n	20001ac6 <MSS_UART_fill_tx_fifo+0x1e>
20001ac4:	be00      	bkpt	0x0000
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
20001ac6:	b901      	cbnz	r1, 20001aca <MSS_UART_fill_tx_fifo+0x22>
20001ac8:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0 );
20001aca:	b902      	cbnz	r2, 20001ace <MSS_UART_fill_tx_fifo+0x26>
20001acc:	be00      	bkpt	0x0000

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1 ) ) &&
20001ace:	f24a 2094 	movw	r0, #41620	; 0xa294
20001ad2:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001ad6:	4283      	cmp	r3, r0
20001ad8:	d005      	beq.n	20001ae6 <MSS_UART_fill_tx_fifo+0x3e>
20001ada:	f24a 206c 	movw	r0, #41580	; 0xa26c
20001ade:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001ae2:	4283      	cmp	r3, r0
20001ae4:	d126      	bne.n	20001b34 <MSS_UART_fill_tx_fifo+0x8c>
        (tx_buffer != ( (uint8_t *)0 ))   &&
        (tx_size > 0u) )
20001ae6:	1e10      	subs	r0, r2, #0
20001ae8:	bf18      	it	ne
20001aea:	2001      	movne	r0, #1
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
    ASSERT( tx_size > 0 );

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1 ) ) &&
20001aec:	2900      	cmp	r1, #0
20001aee:	bf0c      	ite	eq
20001af0:	2400      	moveq	r4, #0
20001af2:	f000 0401 	andne.w	r4, r0, #1
20001af6:	b1ec      	cbz	r4, 20001b34 <MSS_UART_fill_tx_fifo+0x8c>
        (tx_buffer != ( (uint8_t *)0 ))   &&
        (tx_size > 0u) )
    {
        status = this_uart->hw_reg->LSR;
20001af8:	681c      	ldr	r4, [r3, #0]
20001afa:	f894 c014 	ldrb.w	ip, [r4, #20]
        this_uart->status |= status;
20001afe:	7a9c      	ldrb	r4, [r3, #10]
20001b00:	ea4c 0404 	orr.w	r4, ip, r4
20001b04:	729c      	strb	r4, [r3, #10]

        if( status & MSS_UART_THRE )
20001b06:	f01c 0f20 	tst.w	ip, #32
20001b0a:	d013      	beq.n	20001b34 <MSS_UART_fill_tx_fifo+0x8c>
        {
            uint32_t fill_size = TX_FIFO_SIZE;

            if ( tx_size < TX_FIFO_SIZE )
20001b0c:	2a0f      	cmp	r2, #15
20001b0e:	d904      	bls.n	20001b1a <MSS_UART_fill_tx_fifo+0x72>
20001b10:	f04f 0410 	mov.w	r4, #16
20001b14:	f04f 0000 	mov.w	r0, #0
20001b18:	e002      	b.n	20001b20 <MSS_UART_fill_tx_fifo+0x78>
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20001b1a:	b158      	cbz	r0, 20001b34 <MSS_UART_fill_tx_fifo+0x8c>
20001b1c:	4614      	mov	r4, r2
20001b1e:	e7f9      	b.n	20001b14 <MSS_UART_fill_tx_fifo+0x6c>
            {

                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
20001b20:	681a      	ldr	r2, [r3, #0]
20001b22:	f811 c000 	ldrb.w	ip, [r1, r0]
20001b26:	f882 c000 	strb.w	ip, [r2]
            if ( tx_size < TX_FIFO_SIZE )
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20001b2a:	f100 0001 	add.w	r0, r0, #1
20001b2e:	42a0      	cmp	r0, r4
20001b30:	d3f6      	bcc.n	20001b20 <MSS_UART_fill_tx_fifo+0x78>
20001b32:	e001      	b.n	20001b38 <MSS_UART_fill_tx_fifo+0x90>
20001b34:	f04f 0000 	mov.w	r0, #0
                this_uart->hw_reg->THR = tx_buffer[size_sent];
            }
        }
    }
    return size_sent;
}
20001b38:	bc10      	pop	{r4}
20001b3a:	4770      	bx	lr

20001b3c <MSS_UART_get_rx_status>:
uint8_t
MSS_UART_get_rx_status
(
    mss_uart_instance_t * this_uart
)
{
20001b3c:	4602      	mov	r2, r0
    uint8_t status = MSS_UART_INVALID_PARAM;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001b3e:	f24a 2394 	movw	r3, #41620	; 0xa294
20001b42:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b46:	4298      	cmp	r0, r3
20001b48:	d009      	beq.n	20001b5e <MSS_UART_get_rx_status+0x22>
20001b4a:	f24a 236c 	movw	r3, #41580	; 0xa26c
20001b4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b52:	4298      	cmp	r0, r3
20001b54:	d003      	beq.n	20001b5e <MSS_UART_get_rx_status+0x22>
20001b56:	be00      	bkpt	0x0000
20001b58:	f04f 00ff 	mov.w	r0, #255	; 0xff
20001b5c:	4770      	bx	lr
         * Bit 2 - Parity error status
         * Bit 3 - Frame error status
         * Bit 4 - Break interrupt indicator
         * Bit 7 - FIFO data error status
         */
        this_uart->status |= (this_uart->hw_reg->LSR);
20001b5e:	6813      	ldr	r3, [r2, #0]
20001b60:	7d18      	ldrb	r0, [r3, #20]
        status = (this_uart->status & STATUS_ERROR_MASK );
20001b62:	7a93      	ldrb	r3, [r2, #10]
20001b64:	ea40 0003 	orr.w	r0, r0, r3
20001b68:	f000 009e 	and.w	r0, r0, #158	; 0x9e
        /* Clear the sticky status after reading */
        this_uart->status = 0U;
20001b6c:	f04f 0300 	mov.w	r3, #0
20001b70:	7293      	strb	r3, [r2, #10]
    }
    return status;
}
20001b72:	4770      	bx	lr

20001b74 <MSS_UART_get_modem_status>:
    mss_uart_instance_t * this_uart
)
{
    uint8_t status = MSS_UART_INVALID_PARAM;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001b74:	f24a 2394 	movw	r3, #41620	; 0xa294
20001b78:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b7c:	4298      	cmp	r0, r3
20001b7e:	d009      	beq.n	20001b94 <MSS_UART_get_modem_status+0x20>
20001b80:	f24a 236c 	movw	r3, #41580	; 0xa26c
20001b84:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b88:	4298      	cmp	r0, r3
20001b8a:	d003      	beq.n	20001b94 <MSS_UART_get_modem_status+0x20>
20001b8c:	be00      	bkpt	0x0000
20001b8e:	f04f 00ff 	mov.w	r0, #255	; 0xff
20001b92:	4770      	bx	lr
         * Bit 4 - Clear To Send
         * Bit 5 - Data Set Ready
         * Bit 6 - Ring Indicator
         * Bit 7 - Data Carrier Detect
         */
        status = this_uart->hw_reg->MSR;
20001b94:	6803      	ldr	r3, [r0, #0]
20001b96:	7e18      	ldrb	r0, [r3, #24]
    }
    return status;
}
20001b98:	4770      	bx	lr
20001b9a:	bf00      	nop

20001b9c <MSS_UART_get_tx_status>:
    mss_uart_instance_t * this_uart
)
{
    uint8_t status = MSS_UART_TX_BUSY;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001b9c:	f24a 2394 	movw	r3, #41620	; 0xa294
20001ba0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ba4:	4298      	cmp	r0, r3
20001ba6:	d009      	beq.n	20001bbc <MSS_UART_get_tx_status+0x20>
20001ba8:	f24a 236c 	movw	r3, #41580	; 0xa26c
20001bac:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001bb0:	4298      	cmp	r0, r3
20001bb2:	d003      	beq.n	20001bbc <MSS_UART_get_tx_status+0x20>
20001bb4:	be00      	bkpt	0x0000
20001bb6:	f04f 0000 	mov.w	r0, #0
20001bba:	4770      	bx	lr

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
20001bbc:	6803      	ldr	r3, [r0, #0]
20001bbe:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
20001bc0:	7a82      	ldrb	r2, [r0, #10]
20001bc2:	ea43 0202 	orr.w	r2, r3, r2
20001bc6:	7282      	strb	r2, [r0, #10]
        /*
         * Extract the transmit status bits from the UART's Line Status Register.
         * Bit 5 - Transmitter Holding Register/FIFO Empty (THRE) status. (If = 1, TX FIFO is empty)
         * Bit 6 - Transmitter Empty (TEMT) status. (If = 1, both TX FIFO and shift register are empty)
         */
        status &= ( MSS_UART_THRE | MSS_UART_TEMT );
20001bc8:	f003 0060 	and.w	r0, r3, #96	; 0x60
    }
    return status;
}
20001bcc:	4770      	bx	lr
20001bce:	bf00      	nop

20001bd0 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
20001bd0:	b570      	push	{r4, r5, r6, lr}
20001bd2:	4604      	mov	r4, r0
20001bd4:	460d      	mov	r5, r1
20001bd6:	4616      	mov	r6, r2
    uint32_t pclk_freq = 0U;
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001bd8:	f24a 2394 	movw	r3, #41620	; 0xa294
20001bdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001be0:	4298      	cmp	r0, r3
20001be2:	d006      	beq.n	20001bf2 <MSS_UART_init+0x22>
20001be4:	f24a 236c 	movw	r3, #41580	; 0xa26c
20001be8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001bec:	4298      	cmp	r0, r3
20001bee:	d000      	beq.n	20001bf2 <MSS_UART_init+0x22>
20001bf0:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
20001bf2:	b905      	cbnz	r5, 20001bf6 <MSS_UART_init+0x26>
20001bf4:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
20001bf6:	f001 f899 	bl	20002d2c <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
20001bfa:	f24a 2394 	movw	r3, #41620	; 0xa294
20001bfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c02:	429c      	cmp	r4, r3
20001c04:	d126      	bne.n	20001c54 <MSS_UART_init+0x84>
    {
        this_uart->hw_reg = UART0;
20001c06:	f24a 2394 	movw	r3, #41620	; 0xa294
20001c0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c0e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
20001c12:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
20001c14:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
20001c18:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
20001c1a:	f04f 020a 	mov.w	r2, #10
20001c1e:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
20001c20:	f649 4354 	movw	r3, #40020	; 0x9c54
20001c24:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c28:	6818      	ldr	r0, [r3, #0]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
20001c2a:	f242 0300 	movw	r3, #8192	; 0x2000
20001c2e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001c32:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20001c34:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20001c38:	631a      	str	r2, [r3, #48]	; 0x30
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001c3a:	f24e 1200 	movw	r2, #57600	; 0xe100
20001c3e:	f2ce 0200 	movt	r2, #57344	; 0xe000
20001c42:	f44f 6180 	mov.w	r1, #1024	; 0x400
20001c46:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
20001c4a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20001c4c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20001c50:	631a      	str	r2, [r3, #48]	; 0x30
20001c52:	e025      	b.n	20001ca0 <MSS_UART_init+0xd0>
    }
    else
    {
        this_uart->hw_reg = UART1;
20001c54:	f240 0300 	movw	r3, #0
20001c58:	f2c4 0301 	movt	r3, #16385	; 0x4001
20001c5c:	6023      	str	r3, [r4, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
20001c5e:	f240 0300 	movw	r3, #0
20001c62:	f2c4 2320 	movt	r3, #16928	; 0x4220
20001c66:	6063      	str	r3, [r4, #4]
        this_uart->irqn = UART1_IRQn;
20001c68:	f04f 030b 	mov.w	r3, #11
20001c6c:	8123      	strh	r3, [r4, #8]

        pclk_freq = g_FrequencyPCLK1;
20001c6e:	f649 4358 	movw	r3, #40024	; 0x9c58
20001c72:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c76:	6818      	ldr	r0, [r3, #0]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
20001c78:	f242 0300 	movw	r3, #8192	; 0x2000
20001c7c:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001c80:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20001c82:	f442 7280 	orr.w	r2, r2, #256	; 0x100
20001c86:	631a      	str	r2, [r3, #48]	; 0x30
20001c88:	f24e 1200 	movw	r2, #57600	; 0xe100
20001c8c:	f2ce 0200 	movt	r2, #57344	; 0xe000
20001c90:	f44f 6100 	mov.w	r1, #2048	; 0x800
20001c94:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
20001c98:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20001c9a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
20001c9e:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
20001ca0:	6823      	ldr	r3, [r4, #0]
20001ca2:	f04f 0200 	mov.w	r2, #0
20001ca6:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
20001ca8:	b915      	cbnz	r5, 20001cb0 <MSS_UART_init+0xe0>
20001caa:	f04f 0501 	mov.w	r5, #1
20001cae:	e00f      	b.n	20001cd0 <MSS_UART_init+0x100>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
20001cb0:	fbb0 f5f5 	udiv	r5, r0, r5
        if( baud_value_l & 0x00000008U )
20001cb4:	f015 0f08 	tst.w	r5, #8
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
20001cb8:	ea4f 1515 	mov.w	r5, r5, lsr #4
20001cbc:	bf18      	it	ne
20001cbe:	3501      	addne	r5, #1
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
20001cc0:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
        {
            baud_value = (uint16_t)baud_value_l;
20001cc4:	bf38      	it	cc
20001cc6:	b2ad      	uxthcc	r5, r5
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
20001cc8:	d302      	bcc.n	20001cd0 <MSS_UART_init+0x100>
20001cca:	be00      	bkpt	0x0000
20001ccc:	f04f 0501 	mov.w	r5, #1
            baud_value = (uint16_t)baud_value_l;
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
20001cd0:	6863      	ldr	r3, [r4, #4]
20001cd2:	f04f 0201 	mov.w	r2, #1
20001cd6:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
20001cda:	6823      	ldr	r3, [r4, #0]
20001cdc:	ea4f 2215 	mov.w	r2, r5, lsr #8
20001ce0:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
20001ce2:	6823      	ldr	r3, [r4, #0]
20001ce4:	b2ed      	uxtb	r5, r5
20001ce6:	701d      	strb	r5, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
20001ce8:	6862      	ldr	r2, [r4, #4]
20001cea:	f04f 0300 	mov.w	r3, #0
20001cee:	f8c2 319c 	str.w	r3, [r2, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
20001cf2:	6822      	ldr	r2, [r4, #0]
20001cf4:	7316      	strb	r6, [r2, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
20001cf6:	6822      	ldr	r2, [r4, #0]
20001cf8:	f04f 010e 	mov.w	r1, #14
20001cfc:	7211      	strb	r1, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
20001cfe:	6862      	ldr	r2, [r4, #4]
20001d00:	f8c2 3210 	str.w	r3, [r2, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
20001d04:	6123      	str	r3, [r4, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
20001d06:	60e3      	str	r3, [r4, #12]
    this_uart->tx_idx = 0U;
20001d08:	6163      	str	r3, [r4, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
20001d0a:	61e3      	str	r3, [r4, #28]
    this_uart->tx_handler       = default_tx_handler;
20001d0c:	f241 723d 	movw	r2, #5949	; 0x173d
20001d10:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001d14:	6222      	str	r2, [r4, #32]
    this_uart->linests_handler  = NULL_HANDLER;
20001d16:	61a3      	str	r3, [r4, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
20001d18:	6263      	str	r3, [r4, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
20001d1a:	72a3      	strb	r3, [r4, #10]
}
20001d1c:	bd70      	pop	{r4, r5, r6, pc}
20001d1e:	bf00      	nop

20001d20 <MSS_I2C_get_status>:
    mss_i2c_instance_t * this_i2c
)
{
    mss_i2c_status_t i2c_status ;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20001d20:	f24a 23bc 	movw	r3, #41660	; 0xa2bc
20001d24:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d28:	4298      	cmp	r0, r3
20001d2a:	d006      	beq.n	20001d3a <MSS_I2C_get_status+0x1a>
20001d2c:	f24a 3330 	movw	r3, #41776	; 0xa330
20001d30:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d34:	4298      	cmp	r0, r3
20001d36:	d000      	beq.n	20001d3a <MSS_I2C_get_status+0x1a>
20001d38:	be00      	bkpt	0x0000

    i2c_status = this_i2c->master_status ;
20001d3a:	f890 003c 	ldrb.w	r0, [r0, #60]	; 0x3c
    return i2c_status;
}
20001d3e:	4770      	bx	lr

20001d40 <MSS_I2C_wait_complete>:
mss_i2c_status_t MSS_I2C_wait_complete
(
    mss_i2c_instance_t * this_i2c,
    uint32_t timeout_ms
)
{
20001d40:	4603      	mov	r3, r0
	mss_i2c_status_t i2c_status;
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20001d42:	f24a 22bc 	movw	r2, #41660	; 0xa2bc
20001d46:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001d4a:	4290      	cmp	r0, r2
20001d4c:	d006      	beq.n	20001d5c <MSS_I2C_wait_complete+0x1c>
20001d4e:	f24a 3230 	movw	r2, #41776	; 0xa330
20001d52:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001d56:	4290      	cmp	r0, r2
20001d58:	d000      	beq.n	20001d5c <MSS_I2C_wait_complete+0x1c>
20001d5a:	be00      	bkpt	0x0000
    
    this_i2c->master_timeout_ms = timeout_ms;
20001d5c:	6419      	str	r1, [r3, #64]	; 0x40

    /* Run the loop until state returns I2C_FAILED  or I2C_SUCESS*/
    do {
        i2c_status = this_i2c->master_status;
20001d5e:	f893 003c 	ldrb.w	r0, [r3, #60]	; 0x3c
    } while(MSS_I2C_IN_PROGRESS == i2c_status);
20001d62:	2801      	cmp	r0, #1
20001d64:	d0fb      	beq.n	20001d5e <MSS_I2C_wait_complete+0x1e>

    return i2c_status;
}
20001d66:	4770      	bx	lr

20001d68 <MSS_I2C_system_tick>:
(
    mss_i2c_instance_t * this_i2c,
    uint32_t ms_since_last_tick
)
{
    if(this_i2c->master_timeout_ms != MSS_I2C_NO_TIMEOUT)
20001d68:	6c03      	ldr	r3, [r0, #64]	; 0x40
20001d6a:	b17b      	cbz	r3, 20001d8c <MSS_I2C_system_tick+0x24>
    {
        if(this_i2c->master_timeout_ms > ms_since_last_tick)
20001d6c:	428b      	cmp	r3, r1
20001d6e:	d903      	bls.n	20001d78 <MSS_I2C_system_tick+0x10>
        {
            this_i2c->master_timeout_ms -= ms_since_last_tick;
20001d70:	ebc1 0303 	rsb	r3, r1, r3
20001d74:	6403      	str	r3, [r0, #64]	; 0x40
20001d76:	4770      	bx	lr
        else
        {
            /*
             * Mark current transaction as having timed out.
             */
            this_i2c->master_status = MSS_I2C_TIMED_OUT;
20001d78:	f04f 0303 	mov.w	r3, #3
20001d7c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
            this_i2c->transaction = NO_TRANSACTION;
20001d80:	f04f 0300 	mov.w	r3, #0
20001d84:	7203      	strb	r3, [r0, #8]
            this_i2c->is_transaction_pending = 0;
20001d86:	f880 3071 	strb.w	r3, [r0, #113]	; 0x71
            
            /*
             * Make sure we do not incorrectly signal a timeout for subsequent
             * transactions.
             */
            this_i2c->master_timeout_ms = MSS_I2C_NO_TIMEOUT;
20001d8a:	6403      	str	r3, [r0, #64]	; 0x40
20001d8c:	4770      	bx	lr
20001d8e:	bf00      	nop

20001d90 <MSS_I2C_set_slave_mem_offset_length>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t offset_length
)
{
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20001d90:	f24a 23bc 	movw	r3, #41660	; 0xa2bc
20001d94:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d98:	4298      	cmp	r0, r3
20001d9a:	d006      	beq.n	20001daa <MSS_I2C_set_slave_mem_offset_length+0x1a>
20001d9c:	f24a 3330 	movw	r3, #41776	; 0xa330
20001da0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001da4:	4298      	cmp	r0, r3
20001da6:	d000      	beq.n	20001daa <MSS_I2C_set_slave_mem_offset_length+0x1a>
20001da8:	be00      	bkpt	0x0000
    ASSERT(offset_length <= MAX_OFFSET_LENGTH);
20001daa:	2902      	cmp	r1, #2
20001dac:	d904      	bls.n	20001db8 <MSS_I2C_set_slave_mem_offset_length+0x28>
20001dae:	be00      	bkpt	0x0000
    
    if(offset_length > MAX_OFFSET_LENGTH)
    {
        this_i2c->slave_mem_offset_length = MAX_OFFSET_LENGTH;
20001db0:	f04f 0302 	mov.w	r3, #2
20001db4:	6603      	str	r3, [r0, #96]	; 0x60
20001db6:	4770      	bx	lr
    }
    else
    {
        this_i2c->slave_mem_offset_length = offset_length;
20001db8:	6601      	str	r1, [r0, #96]	; 0x60
20001dba:	4770      	bx	lr

20001dbc <MSS_I2C_register_write_handler>:
(
    mss_i2c_instance_t * this_i2c,
    mss_i2c_slave_wr_handler_t handler
)
{
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20001dbc:	f24a 23bc 	movw	r3, #41660	; 0xa2bc
20001dc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001dc4:	4298      	cmp	r0, r3
20001dc6:	d006      	beq.n	20001dd6 <MSS_I2C_register_write_handler+0x1a>
20001dc8:	f24a 3330 	movw	r3, #41776	; 0xa330
20001dcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001dd0:	4298      	cmp	r0, r3
20001dd2:	d000      	beq.n	20001dd6 <MSS_I2C_register_write_handler+0x1a>
20001dd4:	be00      	bkpt	0x0000

    this_i2c->slave_write_handler = handler;
20001dd6:	6641      	str	r1, [r0, #100]	; 0x64
}
20001dd8:	4770      	bx	lr
20001dda:	bf00      	nop

20001ddc <enable_slave_if_required>:
static void enable_slave_if_required
(
    mss_i2c_instance_t * this_i2c
)
{
    if( this_i2c->is_slave_enabled )
20001ddc:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
20001de0:	b11b      	cbz	r3, 20001dea <enable_slave_if_required+0xe>
    {
        this_i2c->hw_reg_bit->CTRL_AA = 1u;
20001de2:	6983      	ldr	r3, [r0, #24]
20001de4:	f04f 0201 	mov.w	r2, #1
20001de8:	609a      	str	r2, [r3, #8]
20001dea:	4770      	bx	lr

20001dec <mss_i2c_isr>:
 */
static void mss_i2c_isr
(
    mss_i2c_instance_t * this_i2c
)
{
20001dec:	b530      	push	{r4, r5, lr}
20001dee:	b083      	sub	sp, #12
20001df0:	4604      	mov	r4, r0
    volatile uint8_t status;
    uint8_t data;
    uint8_t hold_bus;
    uint8_t clear_irq = 1u;
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20001df2:	f24a 23bc 	movw	r3, #41660	; 0xa2bc
20001df6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001dfa:	4298      	cmp	r0, r3
20001dfc:	d006      	beq.n	20001e0c <mss_i2c_isr+0x20>
20001dfe:	f24a 3330 	movw	r3, #41776	; 0xa330
20001e02:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e06:	4298      	cmp	r0, r3
20001e08:	d000      	beq.n	20001e0c <mss_i2c_isr+0x20>
20001e0a:	be00      	bkpt	0x0000

    status = this_i2c->hw_reg->STATUS;
20001e0c:	6962      	ldr	r2, [r4, #20]
20001e0e:	7913      	ldrb	r3, [r2, #4]
20001e10:	f88d 3007 	strb.w	r3, [sp, #7]

    switch( status )
20001e14:	f89d 3007 	ldrb.w	r3, [sp, #7]
20001e18:	f1a3 0308 	sub.w	r3, r3, #8
20001e1c:	2bd0      	cmp	r3, #208	; 0xd0
20001e1e:	f200 828e 	bhi.w	2000233e <mss_i2c_isr+0x552>
20001e22:	e8df f013 	tbh	[pc, r3, lsl #1]
20001e26:	00d1      	.short	0x00d1
20001e28:	028c028c 	.word	0x028c028c
20001e2c:	028c028c 	.word	0x028c028c
20001e30:	028c028c 	.word	0x028c028c
20001e34:	00d1028c 	.word	0x00d1028c
20001e38:	028c028c 	.word	0x028c028c
20001e3c:	028c028c 	.word	0x028c028c
20001e40:	028c028c 	.word	0x028c028c
20001e44:	0106028c 	.word	0x0106028c
20001e48:	028c028c 	.word	0x028c028c
20001e4c:	028c028c 	.word	0x028c028c
20001e50:	028c028c 	.word	0x028c028c
20001e54:	00f7028c 	.word	0x00f7028c
20001e58:	028c028c 	.word	0x028c028c
20001e5c:	028c028c 	.word	0x028c028c
20001e60:	028c028c 	.word	0x028c028c
20001e64:	0106028c 	.word	0x0106028c
20001e68:	028c028c 	.word	0x028c028c
20001e6c:	028c028c 	.word	0x028c028c
20001e70:	028c028c 	.word	0x028c028c
20001e74:	0144028c 	.word	0x0144028c
20001e78:	028c028c 	.word	0x028c028c
20001e7c:	028c028c 	.word	0x028c028c
20001e80:	028c028c 	.word	0x028c028c
20001e84:	00f2028c 	.word	0x00f2028c
20001e88:	028c028c 	.word	0x028c028c
20001e8c:	028c028c 	.word	0x028c028c
20001e90:	028c028c 	.word	0x028c028c
20001e94:	0153028c 	.word	0x0153028c
20001e98:	028c028c 	.word	0x028c028c
20001e9c:	028c028c 	.word	0x028c028c
20001ea0:	028c028c 	.word	0x028c028c
20001ea4:	016e028c 	.word	0x016e028c
20001ea8:	028c028c 	.word	0x028c028c
20001eac:	028c028c 	.word	0x028c028c
20001eb0:	028c028c 	.word	0x028c028c
20001eb4:	017d028c 	.word	0x017d028c
20001eb8:	028c028c 	.word	0x028c028c
20001ebc:	028c028c 	.word	0x028c028c
20001ec0:	028c028c 	.word	0x028c028c
20001ec4:	018f028c 	.word	0x018f028c
20001ec8:	028c028c 	.word	0x028c028c
20001ecc:	028c028c 	.word	0x028c028c
20001ed0:	028c028c 	.word	0x028c028c
20001ed4:	01d0028c 	.word	0x01d0028c
20001ed8:	028c028c 	.word	0x028c028c
20001edc:	028c028c 	.word	0x028c028c
20001ee0:	028c028c 	.word	0x028c028c
20001ee4:	01cc028c 	.word	0x01cc028c
20001ee8:	028c028c 	.word	0x028c028c
20001eec:	028c028c 	.word	0x028c028c
20001ef0:	028c028c 	.word	0x028c028c
20001ef4:	01d0028c 	.word	0x01d0028c
20001ef8:	028c028c 	.word	0x028c028c
20001efc:	028c028c 	.word	0x028c028c
20001f00:	028c028c 	.word	0x028c028c
20001f04:	01cc028c 	.word	0x01cc028c
20001f08:	028c028c 	.word	0x028c028c
20001f0c:	028c028c 	.word	0x028c028c
20001f10:	028c028c 	.word	0x028c028c
20001f14:	01e6028c 	.word	0x01e6028c
20001f18:	028c028c 	.word	0x028c028c
20001f1c:	028c028c 	.word	0x028c028c
20001f20:	028c028c 	.word	0x028c028c
20001f24:	01bb028c 	.word	0x01bb028c
20001f28:	028c028c 	.word	0x028c028c
20001f2c:	028c028c 	.word	0x028c028c
20001f30:	028c028c 	.word	0x028c028c
20001f34:	01e6028c 	.word	0x01e6028c
20001f38:	028c028c 	.word	0x028c028c
20001f3c:	028c028c 	.word	0x028c028c
20001f40:	028c028c 	.word	0x028c028c
20001f44:	01bb028c 	.word	0x01bb028c
20001f48:	028c028c 	.word	0x028c028c
20001f4c:	028c028c 	.word	0x028c028c
20001f50:	028c028c 	.word	0x028c028c
20001f54:	01ff028c 	.word	0x01ff028c
20001f58:	028c028c 	.word	0x028c028c
20001f5c:	028c028c 	.word	0x028c028c
20001f60:	028c028c 	.word	0x028c028c
20001f64:	0248028c 	.word	0x0248028c
20001f68:	028c028c 	.word	0x028c028c
20001f6c:	028c028c 	.word	0x028c028c
20001f70:	028c028c 	.word	0x028c028c
20001f74:	0248028c 	.word	0x0248028c
20001f78:	028c028c 	.word	0x028c028c
20001f7c:	028c028c 	.word	0x028c028c
20001f80:	028c028c 	.word	0x028c028c
20001f84:	0248028c 	.word	0x0248028c
20001f88:	028c028c 	.word	0x028c028c
20001f8c:	028c028c 	.word	0x028c028c
20001f90:	028c028c 	.word	0x028c028c
20001f94:	027a028c 	.word	0x027a028c
20001f98:	028c028c 	.word	0x028c028c
20001f9c:	028c028c 	.word	0x028c028c
20001fa0:	028c028c 	.word	0x028c028c
20001fa4:	027a028c 	.word	0x027a028c
20001fa8:	028c028c 	.word	0x028c028c
20001fac:	028c028c 	.word	0x028c028c
20001fb0:	028c028c 	.word	0x028c028c
20001fb4:	028c028c 	.word	0x028c028c
20001fb8:	028c028c 	.word	0x028c028c
20001fbc:	028c028c 	.word	0x028c028c
20001fc0:	028c028c 	.word	0x028c028c
20001fc4:	0239028c 	.word	0x0239028c
    {
        /************** MASTER TRANSMITTER / RECEIVER *******************/
      
        case ST_START: /* start has been xmt'd */
        case ST_RESTART: /* repeated start has been xmt'd */
            this_i2c->hw_reg_bit->CTRL_STA = 0u;
20001fc8:	69a3      	ldr	r3, [r4, #24]
20001fca:	f04f 0200 	mov.w	r2, #0
20001fce:	615a      	str	r2, [r3, #20]
            this_i2c->hw_reg->DATA = (uint8_t)this_i2c->target_addr;
20001fd0:	6963      	ldr	r3, [r4, #20]
20001fd2:	7922      	ldrb	r2, [r4, #4]
20001fd4:	721a      	strb	r2, [r3, #8]
            this_i2c->hw_reg_bit->DATA_DIR = this_i2c->dir;
20001fd6:	69a3      	ldr	r3, [r4, #24]
20001fd8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
20001fda:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
            if ( this_i2c->dir == WRITE_DIR )
20001fde:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
20001fe0:	b90b      	cbnz	r3, 20001fe6 <mss_i2c_isr+0x1fa>
            {
                this_i2c->master_tx_idx = 0u;
20001fe2:	62a3      	str	r3, [r4, #40]	; 0x28
20001fe4:	e003      	b.n	20001fee <mss_i2c_isr+0x202>
            }
            else if ( this_i2c->dir == READ_DIR)
20001fe6:	2b01      	cmp	r3, #1
            {
                this_i2c->master_rx_idx = 0u;
20001fe8:	bf04      	itt	eq
20001fea:	2300      	moveq	r3, #0
20001fec:	63a3      	streq	r3, [r4, #56]	; 0x38
            /*
             * Clear the pending transaction. This condition will be true if the slave 
             * has acquired the bus to carry out pending master transaction which 
             * it had received during its slave transmission or reception mode. 
             */
            if(this_i2c->is_transaction_pending)
20001fee:	f894 3071 	ldrb.w	r3, [r4, #113]	; 0x71
20001ff2:	b11b      	cbz	r3, 20001ffc <mss_i2c_isr+0x210>
            {
                this_i2c->is_transaction_pending = 0u;
20001ff4:	f04f 0300 	mov.w	r3, #0
20001ff8:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71

            /*
             * Make sure to update proper transaction after master START
             * or RESTART
             */
            if(this_i2c->transaction != this_i2c->pending_transaction)
20001ffc:	f894 3072 	ldrb.w	r3, [r4, #114]	; 0x72
20002000:	7a22      	ldrb	r2, [r4, #8]
20002002:	429a      	cmp	r2, r3
            {
                this_i2c->transaction = this_i2c->pending_transaction;
20002004:	bf18      	it	ne
20002006:	7223      	strbne	r3, [r4, #8]
20002008:	e1af      	b.n	2000236a <mss_i2c_isr+0x57e>
            }
            break;
            
        case ST_LOST_ARB:
            /* Set start bit.  Let's keep trying!  Don't give up! */
            this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
2000200a:	69a3      	ldr	r3, [r4, #24]
2000200c:	f04f 0201 	mov.w	r2, #1
20002010:	615a      	str	r2, [r3, #20]
            break;
20002012:	e1aa      	b.n	2000236a <mss_i2c_isr+0x57e>
            
        /******************* MASTER TRANSMITTER *************************/
        case ST_SLAW_NACK:
            /* SLA+W has been transmitted; not ACK has been received - let's stop. */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
20002014:	69a3      	ldr	r3, [r4, #24]
20002016:	f04f 0201 	mov.w	r2, #1
2000201a:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
2000201c:	f04f 0302 	mov.w	r3, #2
20002020:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
            this_i2c->transaction = NO_TRANSACTION;
20002024:	f04f 0300 	mov.w	r3, #0
20002028:	7223      	strb	r3, [r4, #8]
            enable_slave_if_required(this_i2c);
2000202a:	4620      	mov	r0, r4
2000202c:	f7ff fed6 	bl	20001ddc <enable_slave_if_required>
            break;
20002030:	e19b      	b.n	2000236a <mss_i2c_isr+0x57e>
            
        case ST_SLAW_ACK:
        case ST_TX_DATA_ACK:
            /* data byte has been xmt'd with ACK, time to send stop bit or repeated start. */
            if (this_i2c->master_tx_idx < this_i2c->master_tx_size)
20002032:	6aa3      	ldr	r3, [r4, #40]	; 0x28
20002034:	6a61      	ldr	r1, [r4, #36]	; 0x24
20002036:	428b      	cmp	r3, r1
20002038:	d206      	bcs.n	20002048 <mss_i2c_isr+0x25c>
            {    
                this_i2c->hw_reg->DATA = this_i2c->master_tx_buffer[this_i2c->master_tx_idx++];
2000203a:	6a21      	ldr	r1, [r4, #32]
2000203c:	5cc9      	ldrb	r1, [r1, r3]
2000203e:	7211      	strb	r1, [r2, #8]
20002040:	f103 0301 	add.w	r3, r3, #1
20002044:	62a3      	str	r3, [r4, #40]	; 0x28
20002046:	e190      	b.n	2000236a <mss_i2c_isr+0x57e>
            }
            else if ( this_i2c->transaction == MASTER_RANDOM_READ_TRANSACTION )
20002048:	7a23      	ldrb	r3, [r4, #8]
2000204a:	2b03      	cmp	r3, #3
2000204c:	d105      	bne.n	2000205a <mss_i2c_isr+0x26e>
            {
                /* We are finished sending the address offset part of a random read transaction.
                 * It is is time to send a restart in order to change direction. */
                 this_i2c->dir = READ_DIR;
2000204e:	f04f 0301 	mov.w	r3, #1
20002052:	62e3      	str	r3, [r4, #44]	; 0x2c
                 this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
20002054:	69a2      	ldr	r2, [r4, #24]
20002056:	6153      	str	r3, [r2, #20]
20002058:	e187      	b.n	2000236a <mss_i2c_isr+0x57e>
            {
                /*
                 * Set the transaction back to NO_TRANSACTION to allow user to do further
                 * transaction
                 */
                this_i2c->transaction = NO_TRANSACTION;
2000205a:	f04f 0300 	mov.w	r3, #0
2000205e:	7223      	strb	r3, [r4, #8]
                hold_bus = this_i2c->options & MSS_I2C_HOLD_BUS;
20002060:	7c23      	ldrb	r3, [r4, #16]
20002062:	f003 0301 	and.w	r3, r3, #1

                /* Store the information of current I2C bus status in the bus_status*/
                this_i2c->bus_status  = hold_bus;
20002066:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
                if ( hold_bus == 0u )
2000206a:	b93b      	cbnz	r3, 2000207c <mss_i2c_isr+0x290>
                { 
                    this_i2c->hw_reg_bit->CTRL_STO = 0x01u; /*xmt stop condition */
2000206c:	69a3      	ldr	r3, [r4, #24]
2000206e:	f04f 0501 	mov.w	r5, #1
20002072:	611d      	str	r5, [r3, #16]
                    enable_slave_if_required(this_i2c);
20002074:	4620      	mov	r0, r4
20002076:	f7ff feb1 	bl	20001ddc <enable_slave_if_required>
2000207a:	e013      	b.n	200020a4 <mss_i2c_isr+0x2b8>
                }
                else
                {
                    NVIC_DisableIRQ( this_i2c->irqn );
2000207c:	8a63      	ldrh	r3, [r4, #18]
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
2000207e:	b21a      	sxth	r2, r3
20002080:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002084:	f003 031f 	and.w	r3, r3, #31
20002088:	f04f 0101 	mov.w	r1, #1
2000208c:	fa01 f103 	lsl.w	r1, r1, r3
20002090:	f24e 1300 	movw	r3, #57600	; 0xe100
20002094:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002098:	f102 0220 	add.w	r2, r2, #32
2000209c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
200020a0:	f04f 0500 	mov.w	r5, #0
                    clear_irq = 0u;
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
200020a4:	f04f 0300 	mov.w	r3, #0
200020a8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
200020ac:	e15c      	b.n	20002368 <mss_i2c_isr+0x57c>
            /* data byte SENT, ACK to be received
             * In fact, this means we've received a NACK (This may not be 
             * obvious, but if we've rec'd an ACK then we would be in state 
             * 0x28!) hence, let's send a stop bit
             */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
200020ae:	69a3      	ldr	r3, [r4, #24]
200020b0:	f04f 0201 	mov.w	r2, #1
200020b4:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
200020b6:	f04f 0302 	mov.w	r3, #2
200020ba:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
200020be:	f04f 0300 	mov.w	r3, #0
200020c2:	7223      	strb	r3, [r4, #8]
            enable_slave_if_required(this_i2c);
200020c4:	4620      	mov	r0, r4
200020c6:	f7ff fe89 	bl	20001ddc <enable_slave_if_required>

            break;
200020ca:	e14e      	b.n	2000236a <mss_i2c_isr+0x57e>
      /* STATUS codes 08H, 10H, 38H are all covered in MTX mode */
        case ST_SLAR_ACK: /* SLA+R tx'ed. */
            /* Let's make sure we ACK the first data byte received (set AA bit in CTRL) unless
             * the next byte is the last byte of the read transaction.
             */
            if(this_i2c->master_rx_size > 1u)
200020cc:	6b63      	ldr	r3, [r4, #52]	; 0x34
200020ce:	2b01      	cmp	r3, #1
200020d0:	d904      	bls.n	200020dc <mss_i2c_isr+0x2f0>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
200020d2:	69a3      	ldr	r3, [r4, #24]
200020d4:	f04f 0201 	mov.w	r2, #1
200020d8:	609a      	str	r2, [r3, #8]
200020da:	e146      	b.n	2000236a <mss_i2c_isr+0x57e>
            }
            else if(1u == this_i2c->master_rx_size)
200020dc:	2b01      	cmp	r3, #1
200020de:	d104      	bne.n	200020ea <mss_i2c_isr+0x2fe>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
200020e0:	69a3      	ldr	r3, [r4, #24]
200020e2:	f04f 0200 	mov.w	r2, #0
200020e6:	609a      	str	r2, [r3, #8]
200020e8:	e13f      	b.n	2000236a <mss_i2c_isr+0x57e>
            }
            else /* this_i2c->master_rx_size == 0u */
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
200020ea:	69a2      	ldr	r2, [r4, #24]
200020ec:	f04f 0301 	mov.w	r3, #1
200020f0:	6093      	str	r3, [r2, #8]
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
200020f2:	69a2      	ldr	r2, [r4, #24]
200020f4:	6113      	str	r3, [r2, #16]
                this_i2c->master_status = MSS_I2C_SUCCESS;
200020f6:	f04f 0300 	mov.w	r3, #0
200020fa:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
                this_i2c->transaction = NO_TRANSACTION;
200020fe:	7223      	strb	r3, [r4, #8]
20002100:	e133      	b.n	2000236a <mss_i2c_isr+0x57e>
            }
            break;
            
        case ST_SLAR_NACK: /* SLA+R tx'ed; let's release the bus (send a stop condition) */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
20002102:	69a3      	ldr	r3, [r4, #24]
20002104:	f04f 0201 	mov.w	r2, #1
20002108:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
2000210a:	f04f 0302 	mov.w	r3, #2
2000210e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20002112:	f04f 0300 	mov.w	r3, #0
20002116:	7223      	strb	r3, [r4, #8]
            enable_slave_if_required(this_i2c);
20002118:	4620      	mov	r0, r4
2000211a:	f7ff fe5f 	bl	20001ddc <enable_slave_if_required>
            break;
2000211e:	e124      	b.n	2000236a <mss_i2c_isr+0x57e>
          
        case ST_RX_DATA_ACK: /* Data byte received, ACK returned */
            /* First, get the data */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx++] = this_i2c->hw_reg->DATA;
20002120:	6ba3      	ldr	r3, [r4, #56]	; 0x38
20002122:	7a11      	ldrb	r1, [r2, #8]
20002124:	6b22      	ldr	r2, [r4, #48]	; 0x30
20002126:	54d1      	strb	r1, [r2, r3]
20002128:	f103 0301 	add.w	r3, r3, #1
2000212c:	63a3      	str	r3, [r4, #56]	; 0x38

            if( this_i2c->master_rx_idx >= (this_i2c->master_rx_size - 1u))
2000212e:	6b62      	ldr	r2, [r4, #52]	; 0x34
20002130:	f102 32ff 	add.w	r2, r2, #4294967295
20002134:	4293      	cmp	r3, r2
20002136:	f0c0 8118 	bcc.w	2000236a <mss_i2c_isr+0x57e>
            {
                /* If we're at the second last byte, let's set AA to 0 so
                 * we return a NACK at the last byte. */
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
2000213a:	69a3      	ldr	r3, [r4, #24]
2000213c:	f04f 0200 	mov.w	r2, #0
20002140:	609a      	str	r2, [r3, #8]
20002142:	e112      	b.n	2000236a <mss_i2c_isr+0x57e>
            }
            break;
            
        case ST_RX_DATA_NACK: /* Data byte received, NACK returned */
            /* Get the data, then send a stop condition */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx] = this_i2c->hw_reg->DATA;
20002144:	7a11      	ldrb	r1, [r2, #8]
20002146:	6b22      	ldr	r2, [r4, #48]	; 0x30
20002148:	6ba3      	ldr	r3, [r4, #56]	; 0x38
2000214a:	54d1      	strb	r1, [r2, r3]
          
            hold_bus = this_i2c->options &  MSS_I2C_HOLD_BUS; 
2000214c:	7c23      	ldrb	r3, [r4, #16]
2000214e:	f003 0301 	and.w	r3, r3, #1

            /* Store the information of current I2C bus status in the bus_status*/
            this_i2c->bus_status  = hold_bus;
20002152:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
            if ( hold_bus == 0u )
20002156:	b93b      	cbnz	r3, 20002168 <mss_i2c_isr+0x37c>
            { 
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;  /*xmt stop condition */
20002158:	69a3      	ldr	r3, [r4, #24]
2000215a:	f04f 0501 	mov.w	r5, #1
2000215e:	611d      	str	r5, [r3, #16]

                /* Bus is released, now we can start listening to bus, if it is slave */
                   enable_slave_if_required(this_i2c);
20002160:	4620      	mov	r0, r4
20002162:	f7ff fe3b 	bl	20001ddc <enable_slave_if_required>
20002166:	e013      	b.n	20002190 <mss_i2c_isr+0x3a4>
            }
            else
            {
                NVIC_DisableIRQ( this_i2c->irqn );
20002168:	8a63      	ldrh	r3, [r4, #18]
2000216a:	b21a      	sxth	r2, r3
2000216c:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002170:	f003 031f 	and.w	r3, r3, #31
20002174:	f04f 0101 	mov.w	r1, #1
20002178:	fa01 f103 	lsl.w	r1, r1, r3
2000217c:	f24e 1300 	movw	r3, #57600	; 0xe100
20002180:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002184:	f102 0220 	add.w	r2, r2, #32
20002188:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
2000218c:	f04f 0500 	mov.w	r5, #0

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20002190:	f04f 0300 	mov.w	r3, #0
20002194:	7223      	strb	r3, [r4, #8]
            this_i2c->master_status = MSS_I2C_SUCCESS;
20002196:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
            break;
2000219a:	e0e5      	b.n	20002368 <mss_i2c_isr+0x57c>
        
        /******************** SLAVE RECEIVER **************************/
        case ST_GCA_NACK: /* NACK after, GCA addressing */
        case ST_SLA_NACK: /* Re-enable AA (assert ack) bit for future transmissions */
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
2000219c:	69a3      	ldr	r3, [r4, #24]
2000219e:	f04f 0201 	mov.w	r2, #1
200021a2:	609a      	str	r2, [r3, #8]
            
            this_i2c->transaction = NO_TRANSACTION;
200021a4:	f04f 0300 	mov.w	r3, #0
200021a8:	7223      	strb	r3, [r4, #8]
            this_i2c->slave_status = MSS_I2C_SUCCESS;
200021aa:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
            
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
200021ae:	f894 3071 	ldrb.w	r3, [r4, #113]	; 0x71
200021b2:	2b00      	cmp	r3, #0
200021b4:	f000 80d9 	beq.w	2000236a <mss_i2c_isr+0x57e>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
200021b8:	69a3      	ldr	r3, [r4, #24]
200021ba:	615a      	str	r2, [r3, #20]
200021bc:	e0d5      	b.n	2000236a <mss_i2c_isr+0x57e>
        case ST_SLV_LA: /* Arbitr. lost (SLA rec'd) */
            /*
             *  We lost arbitration and either the GCE or our address was the
             *  one received so pend the master operation we were starting.
             */
            this_i2c->is_transaction_pending = 1u;
200021be:	f04f 0301 	mov.w	r3, #1
200021c2:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
            /* Fall through to normal ST processing as we are now in slave mode */

        case ST_GCA: /* General call address received, ACK returned */
        case ST_SLAVE_SLAW: /* SLA+W received, ACK returned */

            this_i2c->transaction = WRITE_SLAVE_TRANSACTION;
200021c6:	f04f 0304 	mov.w	r3, #4
200021ca:	7223      	strb	r3, [r4, #8]
            this_i2c->slave_rx_idx = 0u;
200021cc:	f04f 0300 	mov.w	r3, #0
200021d0:	65a3      	str	r3, [r4, #88]	; 0x58
            this_i2c->random_read_addr = 0u;
200021d2:	60e3      	str	r3, [r4, #12]

             /* If Start Bit is set, clear it, but store that information since it is because of
              * pending transaction
              */
            if(this_i2c->hw_reg_bit->CTRL_STA)
200021d4:	69a3      	ldr	r3, [r4, #24]
200021d6:	695a      	ldr	r2, [r3, #20]
200021d8:	b132      	cbz	r2, 200021e8 <mss_i2c_isr+0x3fc>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 0u ;
200021da:	f04f 0200 	mov.w	r2, #0
200021de:	615a      	str	r2, [r3, #20]
                this_i2c->is_transaction_pending = 1u;
200021e0:	f04f 0301 	mov.w	r3, #1
200021e4:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
            }
            this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
200021e8:	f04f 0301 	mov.w	r3, #1
200021ec:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
            /* Fall through to put address as first byte in payload buffer */
#else
            /* Only break from this case if the slave address must NOT be included at the
             * beginning of the received write data. */
            break;
200021f0:	e0bb      	b.n	2000236a <mss_i2c_isr+0x57e>
#endif            
        case ST_GCA_ACK: /* DATA received; ACK sent after GCA */
        case ST_RDATA: /* DATA received; must clear DATA register */
            if((this_i2c->slave_rx_buffer != (uint8_t *)0)
200021f2:	6d21      	ldr	r1, [r4, #80]	; 0x50
200021f4:	b161      	cbz	r1, 20002210 <mss_i2c_isr+0x424>
               && (this_i2c->slave_rx_idx < this_i2c->slave_rx_size))
200021f6:	6da3      	ldr	r3, [r4, #88]	; 0x58
200021f8:	6d60      	ldr	r0, [r4, #84]	; 0x54
200021fa:	4283      	cmp	r3, r0
200021fc:	d20d      	bcs.n	2000221a <mss_i2c_isr+0x42e>
            {
                data = this_i2c->hw_reg->DATA;
200021fe:	7a12      	ldrb	r2, [r2, #8]
                this_i2c->slave_rx_buffer[this_i2c->slave_rx_idx++] = data;
20002200:	54ca      	strb	r2, [r1, r3]
20002202:	f103 0301 	add.w	r3, r3, #1
20002206:	65a3      	str	r3, [r4, #88]	; 0x58
                {
                    /* Ignore the slave address byte in the random read address
                       computation in the case where INCLUDE_SLA_IN_RX_PAYLOAD
                       is defined. */
#endif
                    this_i2c->random_read_addr = (this_i2c->random_read_addr << 8) + data;
20002208:	68e3      	ldr	r3, [r4, #12]
2000220a:	eb02 2203 	add.w	r2, r2, r3, lsl #8
2000220e:	60e2      	str	r2, [r4, #12]
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
                }
#endif
            }
            
            if (this_i2c->slave_rx_idx >= this_i2c->slave_rx_size)
20002210:	6da2      	ldr	r2, [r4, #88]	; 0x58
20002212:	6d63      	ldr	r3, [r4, #84]	; 0x54
20002214:	429a      	cmp	r2, r3
20002216:	f0c0 80a8 	bcc.w	2000236a <mss_i2c_isr+0x57e>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;   /* send a NACK when done (next reception) */
2000221a:	69a3      	ldr	r3, [r4, #24]
2000221c:	f04f 0200 	mov.w	r2, #0
20002220:	609a      	str	r2, [r3, #8]
20002222:	e0a2      	b.n	2000236a <mss_i2c_isr+0x57e>
            /* STOP or repeated START occurred. */
            /* We cannot be sure if the transaction has actually completed as
             * this hardware state reports that either a STOP or repeated START
             * condition has occurred. We assume that this is a repeated START
             * if the transaction was a write from the master to this point.*/
            if ( this_i2c->transaction == WRITE_SLAVE_TRANSACTION )
20002224:	7a23      	ldrb	r3, [r4, #8]
20002226:	2b04      	cmp	r3, #4
20002228:	d121      	bne.n	2000226e <mss_i2c_isr+0x482>
            {
                if ( this_i2c->slave_rx_idx == this_i2c->slave_mem_offset_length )
2000222a:	6da2      	ldr	r2, [r4, #88]	; 0x58
2000222c:	6e23      	ldr	r3, [r4, #96]	; 0x60
2000222e:	429a      	cmp	r2, r3
                {
                    this_i2c->slave_tx_idx = this_i2c->random_read_addr;
20002230:	bf04      	itt	eq
20002232:	68e3      	ldreq	r3, [r4, #12]
20002234:	64e3      	streq	r3, [r4, #76]	; 0x4c
                }
                {
                    /* Call the slave's write transaction handler if it exists. */
                    if ( this_i2c->slave_write_handler != 0u )
20002236:	6e63      	ldr	r3, [r4, #100]	; 0x64
20002238:	b1a3      	cbz	r3, 20002264 <mss_i2c_isr+0x478>
                    {
                        mss_i2c_slave_handler_ret_t h_ret;
                        h_ret = this_i2c->slave_write_handler( this_i2c, this_i2c->slave_rx_buffer, (uint16_t)this_i2c->slave_rx_idx );
2000223a:	4620      	mov	r0, r4
2000223c:	6d21      	ldr	r1, [r4, #80]	; 0x50
2000223e:	f8b4 2058 	ldrh.w	r2, [r4, #88]	; 0x58
20002242:	4798      	blx	r3
                        if ( MSS_I2C_REENABLE_SLAVE_RX == h_ret )
20002244:	b938      	cbnz	r0, 20002256 <mss_i2c_isr+0x46a>
                        {
                            /* There is a small risk that the write handler could
                             * call MSS_I2C_disable_slave() but return
                             * MSS_I2C_REENABLE_SLAVE_RX in error so we only
                             * enable ACKs if still in slave mode. */
                             enable_slave_if_required(this_i2c);
20002246:	4620      	mov	r0, r4
20002248:	f7ff fdc8 	bl	20001ddc <enable_slave_if_required>
                             this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
2000224c:	69a3      	ldr	r3, [r4, #24]
2000224e:	f04f 0201 	mov.w	r2, #1
20002252:	609a      	str	r2, [r3, #8]
20002254:	e011      	b.n	2000227a <mss_i2c_isr+0x48e>
                        }
                        else
                        {
                            this_i2c->hw_reg_bit->CTRL_AA = 0u;
20002256:	69a2      	ldr	r2, [r4, #24]
20002258:	f04f 0300 	mov.w	r3, #0
2000225c:	6093      	str	r3, [r2, #8]
                            /* Clear slave mode flag as well otherwise in mixed
                             * master/slave applications, the AA bit will get set by
                             * subsequent master operations. */
                            this_i2c->is_slave_enabled = 0u;
2000225e:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68
20002262:	e00a      	b.n	2000227a <mss_i2c_isr+0x48e>
                        }
                    }
                    else
                    {
                        /* Re-enable address acknowledge in case we were ready to nack the next received byte. */
                        this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20002264:	69a3      	ldr	r3, [r4, #24]
20002266:	f04f 0201 	mov.w	r2, #1
2000226a:	609a      	str	r2, [r3, #8]
2000226c:	e005      	b.n	2000227a <mss_i2c_isr+0x48e>
            {
                /*
                 * Reset slave_tx_idx so that a subsequent read will result in the slave's
                 * transmit buffer being sent from the first byte.
                 */
                this_i2c->slave_tx_idx = 0u;
2000226e:	f04f 0300 	mov.w	r3, #0
20002272:	64e3      	str	r3, [r4, #76]	; 0x4c
                /*
                 * See if we need to re-enable acknowledgement as some error conditions, such
                 * as a master prematurely ending a transfer, can see us get here with AA set
                 * to 0 which will disable slave operation if we are not careful.
                 */
                enable_slave_if_required(this_i2c);
20002274:	4620      	mov	r0, r4
20002276:	f7ff fdb1 	bl	20001ddc <enable_slave_if_required>
            }

            /* Mark any previous master write transaction as complete. */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
2000227a:	f04f 0300 	mov.w	r3, #0
2000227e:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
20002282:	f894 3071 	ldrb.w	r3, [r4, #113]	; 0x71
20002286:	b11b      	cbz	r3, 20002290 <mss_i2c_isr+0x4a4>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
20002288:	69a3      	ldr	r3, [r4, #24]
2000228a:	f04f 0201 	mov.w	r2, #1
2000228e:	615a      	str	r2, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20002290:	f04f 0300 	mov.w	r3, #0
20002294:	7223      	strb	r3, [r4, #8]
            break;
20002296:	e068      	b.n	2000236a <mss_i2c_isr+0x57e>
        case ST_SLV_RST: /* SMBUS ONLY: timeout state. must clear interrupt */
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction.
             */
            this_i2c->transaction = NO_TRANSACTION;
20002298:	f04f 0300 	mov.w	r3, #0
2000229c:	7223      	strb	r3, [r4, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
2000229e:	64e3      	str	r3, [r4, #76]	; 0x4c
            /*
             * Clear status to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
200022a0:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
200022a4:	2b01      	cmp	r3, #1
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
200022a6:	bf04      	itt	eq
200022a8:	2302      	moveq	r3, #2
200022aa:	f884 305c 	strbeq.w	r3, [r4, #92]	; 0x5c
            }

            enable_slave_if_required(this_i2c); /* Make sure AA is set correctly */
200022ae:	4620      	mov	r0, r4
200022b0:	f7ff fd94 	bl	20001ddc <enable_slave_if_required>

            break;
200022b4:	e059      	b.n	2000236a <mss_i2c_isr+0x57e>
            
        /****************** SLAVE TRANSMITTER **************************/
        case ST_SLAVE_SLAR_ACK: /* SLA+R received, ACK returned */
        case ST_SLARW_LA:   /* Arbitration lost, SLA+R received, ACK returned */
        case ST_RACK: /* Data tx'ed, ACK received */
            if ( status == ST_SLAVE_SLAR_ACK )
200022b6:	f89d 3007 	ldrb.w	r3, [sp, #7]
200022ba:	2ba8      	cmp	r3, #168	; 0xa8
200022bc:	d113      	bne.n	200022e6 <mss_i2c_isr+0x4fa>
            {
                this_i2c->transaction = READ_SLAVE_TRANSACTION;
200022be:	f04f 0305 	mov.w	r3, #5
200022c2:	7223      	strb	r3, [r4, #8]
                this_i2c->random_read_addr = 0u;
200022c4:	f04f 0300 	mov.w	r3, #0
200022c8:	60e3      	str	r3, [r4, #12]

                this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
200022ca:	f04f 0301 	mov.w	r3, #1
200022ce:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c

                /* If Start Bit is set, clear it, but store that information since it is because of
                 * pending transaction
                 */
                if(this_i2c->hw_reg_bit->CTRL_STA)
200022d2:	69a3      	ldr	r3, [r4, #24]
200022d4:	695a      	ldr	r2, [r3, #20]
200022d6:	b132      	cbz	r2, 200022e6 <mss_i2c_isr+0x4fa>
                {
                    this_i2c->hw_reg_bit->CTRL_STA = 0u ;
200022d8:	f04f 0200 	mov.w	r2, #0
200022dc:	615a      	str	r2, [r3, #20]
                    this_i2c->is_transaction_pending = 1u;
200022de:	f04f 0301 	mov.w	r3, #1
200022e2:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
                }
            }
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size)
200022e6:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
200022e8:	6ca2      	ldr	r2, [r4, #72]	; 0x48
200022ea:	4293      	cmp	r3, r2
            {
                /* Ensure 0xFF is returned to the master when the slave specifies
                 * an empty transmit buffer. */
                this_i2c->hw_reg->DATA = 0xFFu;
200022ec:	bf23      	ittte	cs
200022ee:	6963      	ldrcs	r3, [r4, #20]
200022f0:	f04f 32ff 	movcs.w	r2, #4294967295
200022f4:	721a      	strbcs	r2, [r3, #8]
            }
            else
            {
                /* Load the data the data byte to be sent to the master. */
                this_i2c->hw_reg->DATA = this_i2c->slave_tx_buffer[this_i2c->slave_tx_idx++];
200022f6:	6962      	ldrcc	r2, [r4, #20]
200022f8:	bf3f      	itttt	cc
200022fa:	6c61      	ldrcc	r1, [r4, #68]	; 0x44
200022fc:	5cc9      	ldrbcc	r1, [r1, r3]
200022fe:	7211      	strbcc	r1, [r2, #8]
20002300:	3301      	addcc	r3, #1
20002302:	bf38      	it	cc
20002304:	64e3      	strcc	r3, [r4, #76]	; 0x4c
            }
            /* Determine if this is the last data byte to send to the master. */
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size) /* last byte? */
20002306:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
20002308:	6ca3      	ldr	r3, [r4, #72]	; 0x48
2000230a:	429a      	cmp	r2, r3
2000230c:	d32d      	bcc.n	2000236a <mss_i2c_isr+0x57e>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
2000230e:	69a2      	ldr	r2, [r4, #24]
20002310:	f04f 0300 	mov.w	r3, #0
20002314:	6093      	str	r3, [r2, #8]
                /* Next read transaction will result in slave's transmit buffer
                 * being sent from the first byte. */
                this_i2c->slave_tx_idx = 0u;
20002316:	64e3      	str	r3, [r4, #76]	; 0x4c
20002318:	e027      	b.n	2000236a <mss_i2c_isr+0x57e>
        case ST_SLAVE_RNACK:    /* Data byte has been transmitted; not-ACK has been received. */
        case ST_FINAL: /* Last Data byte tx'ed, ACK received */
            /* We assume that the transaction will be stopped by the master.
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte. */
            this_i2c->slave_tx_idx = 0u;
2000231a:	f04f 0300 	mov.w	r3, #0
2000231e:	64e3      	str	r3, [r4, #76]	; 0x4c
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20002320:	69a2      	ldr	r2, [r4, #24]
20002322:	f04f 0101 	mov.w	r1, #1
20002326:	6091      	str	r1, [r2, #8]

            /*  Mark previous state as complete */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
20002328:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
2000232c:	f894 3071 	ldrb.w	r3, [r4, #113]	; 0x71
20002330:	b10b      	cbz	r3, 20002336 <mss_i2c_isr+0x54a>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
20002332:	69a3      	ldr	r3, [r4, #24]
20002334:	6159      	str	r1, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20002336:	f04f 0300 	mov.w	r3, #0
2000233a:	7223      	strb	r3, [r4, #8]
            break;
2000233c:	e015      	b.n	2000236a <mss_i2c_isr+0x57e>
        case ST_RESET_ACTIVATED:
        case ST_BUS_ERROR: /* Bus error during MST or selected slave modes */
        default:
            /* Some undefined state has encountered. Clear Start bit to make
             * sure, next good transaction happen */
            this_i2c->hw_reg_bit->CTRL_STA = 0x00u;
2000233e:	69a2      	ldr	r2, [r4, #24]
20002340:	f04f 0300 	mov.w	r3, #0
20002344:	6153      	str	r3, [r2, #20]
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20002346:	7223      	strb	r3, [r4, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
20002348:	64e3      	str	r3, [r4, #76]	; 0x4c
            /*
             * Clear statuses to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->master_status)
2000234a:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
2000234e:	2b01      	cmp	r3, #1
            {
                this_i2c->master_status = MSS_I2C_FAILED;
20002350:	bf04      	itt	eq
20002352:	2302      	moveq	r3, #2
20002354:	f884 303c 	strbeq.w	r3, [r4, #60]	; 0x3c
            }

            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
20002358:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
2000235c:	2b01      	cmp	r3, #1
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
2000235e:	bf04      	itt	eq
20002360:	2302      	moveq	r3, #2
20002362:	f884 305c 	strbeq.w	r3, [r4, #92]	; 0x5c
20002366:	e000      	b.n	2000236a <mss_i2c_isr+0x57e>


            break;
    }
    
    if ( clear_irq )
20002368:	b11d      	cbz	r5, 20002372 <mss_i2c_isr+0x586>
    {
        /* clear interrupt. */
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
2000236a:	69a3      	ldr	r3, [r4, #24]
2000236c:	f04f 0200 	mov.w	r2, #0
20002370:	60da      	str	r2, [r3, #12]
    }
    
    /* Read the status register to ensure the last I2C registers write took place
     * in a system built around a bus making use of posted writes. */
    status = this_i2c->hw_reg->STATUS;
20002372:	6963      	ldr	r3, [r4, #20]
20002374:	791b      	ldrb	r3, [r3, #4]
20002376:	f88d 3007 	strb.w	r3, [sp, #7]
}
2000237a:	b003      	add	sp, #12
2000237c:	bd30      	pop	{r4, r5, pc}
2000237e:	bf00      	nop

20002380 <MSS_I2C_smbus_init>:
    mss_i2c_instance_t * this_i2c,
    uint8_t frequency
)
{
    /* Set the frequency before enabling time out logic */
    this_i2c->hw_reg->FREQ = frequency;
20002380:	6943      	ldr	r3, [r0, #20]
20002382:	7519      	strb	r1, [r3, #20]

    /* Enable SMBUS */
    this_i2c->hw_reg->SMBUS = MSS_INIT_AND_ENABLE_SMBUS;
20002384:	6943      	ldr	r3, [r0, #20]
20002386:	f04f 0254 	mov.w	r2, #84	; 0x54
2000238a:	741a      	strb	r2, [r3, #16]
}
2000238c:	4770      	bx	lr
2000238e:	bf00      	nop

20002390 <MSS_I2C_enable_smbus_irq>:
void MSS_I2C_enable_smbus_irq
(
    mss_i2c_instance_t * this_i2c,
    uint8_t  irq_type
)
{
20002390:	b430      	push	{r4, r5}
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20002392:	f24a 23bc 	movw	r3, #41660	; 0xa2bc
20002396:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000239a:	4298      	cmp	r0, r3
2000239c:	d007      	beq.n	200023ae <MSS_I2C_enable_smbus_irq+0x1e>
2000239e:	f24a 3330 	movw	r3, #41776	; 0xa330
200023a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200023a6:	4298      	cmp	r0, r3
200023a8:	d028      	beq.n	200023fc <MSS_I2C_enable_smbus_irq+0x6c>
200023aa:	be00      	bkpt	0x0000
200023ac:	e026      	b.n	200023fc <MSS_I2C_enable_smbus_irq+0x6c>

	/* Enable any interrupts selected by the user */
    if ( this_i2c == &g_mss_i2c0 )
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
200023ae:	f011 0f01 	tst.w	r1, #1
200023b2:	d011      	beq.n	200023d8 <MSS_I2C_enable_smbus_irq+0x48>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200023b4:	f24e 1300 	movw	r3, #57600	; 0xe100
200023b8:	f2ce 0300 	movt	r3, #57344	; 0xe000
200023bc:	f44f 4400 	mov.w	r4, #32768	; 0x8000
200023c0:	f8c3 4180 	str.w	r4, [r3, #384]	; 0x180
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
        	NVIC_ClearPendingIRQ( I2C0_SMBAlert_IRQn );
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x01u;
200023c4:	f24a 22bc 	movw	r2, #41660	; 0xa2bc
200023c8:	f2c2 0200 	movt	r2, #8192	; 0x2000
200023cc:	69d2      	ldr	r2, [r2, #28]
200023ce:	f04f 0501 	mov.w	r5, #1
200023d2:	f8c2 5200 	str.w	r5, [r2, #512]	; 0x200
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200023d6:	601c      	str	r4, [r3, #0]
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C0_SMBAlert_IRQn );
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
200023d8:	f011 0f02 	tst.w	r1, #2
200023dc:	d030      	beq.n	20002440 <MSS_I2C_enable_smbus_irq+0xb0>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200023de:	f24e 1300 	movw	r3, #57600	; 0xe100
200023e2:	f2ce 0300 	movt	r3, #57344	; 0xe000
200023e6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
200023ea:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C0_SMBus_IRQn );
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
200023ee:	69c1      	ldr	r1, [r0, #28]
200023f0:	f04f 0001 	mov.w	r0, #1
200023f4:	f8c1 0204 	str.w	r0, [r1, #516]	; 0x204
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200023f8:	601a      	str	r2, [r3, #0]
200023fa:	e021      	b.n	20002440 <MSS_I2C_enable_smbus_irq+0xb0>
            NVIC_EnableIRQ( I2C0_SMBus_IRQn );
        }
    }
    else
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
200023fc:	f011 0f01 	tst.w	r1, #1
20002400:	d00d      	beq.n	2000241e <MSS_I2C_enable_smbus_irq+0x8e>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002402:	f24e 1300 	movw	r3, #57600	; 0xe100
20002406:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000240a:	f44f 2280 	mov.w	r2, #262144	; 0x40000
2000240e:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C1_SMBAlert_IRQn );
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x01u;
20002412:	69c4      	ldr	r4, [r0, #28]
20002414:	f04f 0501 	mov.w	r5, #1
20002418:	f8c4 5200 	str.w	r5, [r4, #512]	; 0x200
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
2000241c:	601a      	str	r2, [r3, #0]
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C1_SMBAlert_IRQn );
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
2000241e:	f011 0f02 	tst.w	r1, #2
20002422:	d00d      	beq.n	20002440 <MSS_I2C_enable_smbus_irq+0xb0>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002424:	f24e 1300 	movw	r3, #57600	; 0xe100
20002428:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000242c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
20002430:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C1_SMBus_IRQn );
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
20002434:	69c1      	ldr	r1, [r0, #28]
20002436:	f04f 0001 	mov.w	r0, #1
2000243a:	f8c1 0204 	str.w	r0, [r1, #516]	; 0x204
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
2000243e:	601a      	str	r2, [r3, #0]
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C1_SMBus_IRQn );
        }
    }
}
20002440:	bc30      	pop	{r4, r5}
20002442:	4770      	bx	lr

20002444 <MSS_I2C_disable_smbus_irq>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t  irq_type
)
{
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20002444:	f24a 23bc 	movw	r3, #41660	; 0xa2bc
20002448:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000244c:	4298      	cmp	r0, r3
2000244e:	d007      	beq.n	20002460 <MSS_I2C_disable_smbus_irq+0x1c>
20002450:	f24a 3330 	movw	r3, #41776	; 0xa330
20002454:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002458:	4298      	cmp	r0, r3
2000245a:	d026      	beq.n	200024aa <MSS_I2C_disable_smbus_irq+0x66>
2000245c:	be00      	bkpt	0x0000
2000245e:	e024      	b.n	200024aa <MSS_I2C_disable_smbus_irq+0x66>

	/* Disable any interrupts selected by the user */
    if ( this_i2c == &g_mss_i2c0 )
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
20002460:	f011 0f01 	tst.w	r1, #1
20002464:	d010      	beq.n	20002488 <MSS_I2C_disable_smbus_irq+0x44>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x00u;
20002466:	f24a 23bc 	movw	r3, #41660	; 0xa2bc
2000246a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000246e:	69db      	ldr	r3, [r3, #28]
20002470:	f04f 0200 	mov.w	r2, #0
20002474:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20002478:	f24e 1300 	movw	r3, #57600	; 0xe100
2000247c:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002480:	f44f 4200 	mov.w	r2, #32768	; 0x8000
20002484:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
            NVIC_DisableIRQ( I2C0_SMBAlert_IRQn );
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
20002488:	f011 0f02 	tst.w	r1, #2
2000248c:	d02d      	beq.n	200024ea <MSS_I2C_disable_smbus_irq+0xa6>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
2000248e:	69c3      	ldr	r3, [r0, #28]
20002490:	f04f 0200 	mov.w	r2, #0
20002494:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
20002498:	f24e 1300 	movw	r3, #57600	; 0xe100
2000249c:	f2ce 0300 	movt	r3, #57344	; 0xe000
200024a0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
200024a4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
200024a8:	4770      	bx	lr
            NVIC_DisableIRQ( I2C0_SMBus_IRQn );
        }
    }
    else
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
200024aa:	f011 0f01 	tst.w	r1, #1
200024ae:	d00c      	beq.n	200024ca <MSS_I2C_disable_smbus_irq+0x86>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x00u;
200024b0:	69c3      	ldr	r3, [r0, #28]
200024b2:	f04f 0200 	mov.w	r2, #0
200024b6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
200024ba:	f24e 1300 	movw	r3, #57600	; 0xe100
200024be:	f2ce 0300 	movt	r3, #57344	; 0xe000
200024c2:	f44f 2280 	mov.w	r2, #262144	; 0x40000
200024c6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
            NVIC_DisableIRQ( I2C1_SMBAlert_IRQn );
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
200024ca:	f011 0f02 	tst.w	r1, #2
200024ce:	d00c      	beq.n	200024ea <MSS_I2C_disable_smbus_irq+0xa6>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
200024d0:	69c3      	ldr	r3, [r0, #28]
200024d2:	f04f 0200 	mov.w	r2, #0
200024d6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
200024da:	f24e 1300 	movw	r3, #57600	; 0xe100
200024de:	f2ce 0300 	movt	r3, #57344	; 0xe000
200024e2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
200024e6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
200024ea:	4770      	bx	lr

200024ec <MSS_I2C_suspend_smbus_slave>:
(
    mss_i2c_instance_t * this_i2c
)
{
    /* Active low output so 0 asserts condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBSUS_NO = 0x00u;
200024ec:	69c3      	ldr	r3, [r0, #28]
200024ee:	f04f 0200 	mov.w	r2, #0
200024f2:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
}
200024f6:	4770      	bx	lr

200024f8 <MSS_I2C_resume_smbus_slave>:
(
    mss_i2c_instance_t * this_i2c
)
{
    /* Active low output so 1 clears condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBSUS_NO = 0x01u;
200024f8:	69c3      	ldr	r3, [r0, #28]
200024fa:	f04f 0201 	mov.w	r2, #1
200024fe:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
}
20002502:	4770      	bx	lr

20002504 <MSS_I2C_reset_smbus>:
void MSS_I2C_reset_smbus
(
    mss_i2c_instance_t * this_i2c
)
{
    this_i2c->hw_smb_reg_bit->SMB_SMBus_Reset = 0x01u;
20002504:	69c3      	ldr	r3, [r0, #28]
20002506:	f04f 0201 	mov.w	r2, #1
2000250a:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
}
2000250e:	4770      	bx	lr

20002510 <MSS_I2C_set_smbus_alert>:
(
    mss_i2c_instance_t * this_i2c
)
{
    /* Active low output so 0 asserts condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBALERT_NO = 0x00u;
20002510:	69c3      	ldr	r3, [r0, #28]
20002512:	f04f 0200 	mov.w	r2, #0
20002516:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
2000251a:	4770      	bx	lr

2000251c <MSS_I2C_clear_smbus_alert>:
(
    mss_i2c_instance_t * this_i2c
)
{
    /* Active low output so 1 clears condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBALERT_NO = 0x01u;
2000251c:	69c3      	ldr	r3, [r0, #28]
2000251e:	f04f 0201 	mov.w	r2, #1
20002522:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
20002526:	4770      	bx	lr

20002528 <MSS_I2C_set_gca>:
(
    mss_i2c_instance_t * this_i2c
)
{
    /* accept GC addressing. */
    this_i2c->hw_reg_bit->ADDR_GC = 0x01u;
20002528:	6983      	ldr	r3, [r0, #24]
2000252a:	f04f 0201 	mov.w	r2, #1
2000252e:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
20002532:	4770      	bx	lr

20002534 <MSS_I2C_clear_gca>:
(
    mss_i2c_instance_t * this_i2c
)
{
    /* Disable GC addressing. */
    this_i2c->hw_reg_bit->ADDR_GC = 0u;
20002534:	6983      	ldr	r3, [r0, #24]
20002536:	f04f 0200 	mov.w	r2, #0
2000253a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
2000253e:	4770      	bx	lr

20002540 <MSS_I2C_set_user_data>:
(
    mss_i2c_instance_t * this_i2c,
    void * p_user_data
)
{
    this_i2c->p_user_data = p_user_data ;
20002540:	66c1      	str	r1, [r0, #108]	; 0x6c
}
20002542:	4770      	bx	lr

20002544 <MSS_I2C_get_user_data>:
(
    mss_i2c_instance_t * this_i2c
)
{
    return( this_i2c->p_user_data);
}
20002544:	6ec0      	ldr	r0, [r0, #108]	; 0x6c
20002546:	4770      	bx	lr

20002548 <I2C0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C0_IRQHandler( void )
#else
void I2C0_IRQHandler( void )
#endif
{
20002548:	4668      	mov	r0, sp
2000254a:	f020 0107 	bic.w	r1, r0, #7
2000254e:	468d      	mov	sp, r1
20002550:	b501      	push	{r0, lr}
    mss_i2c_isr( &g_mss_i2c0 );
20002552:	f24a 20bc 	movw	r0, #41660	; 0xa2bc
20002556:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000255a:	f7ff fc47 	bl	20001dec <mss_i2c_isr>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000255e:	f24e 1300 	movw	r3, #57600	; 0xe100
20002562:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002566:	f44f 4280 	mov.w	r2, #16384	; 0x4000
2000256a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( I2C0_IRQn );
}
2000256e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
20002572:	4685      	mov	sp, r0
20002574:	4770      	bx	lr
20002576:	bf00      	nop

20002578 <I2C1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C1_IRQHandler( void )
#else
void I2C1_IRQHandler( void )
#endif
{
20002578:	4668      	mov	r0, sp
2000257a:	f020 0107 	bic.w	r1, r0, #7
2000257e:	468d      	mov	sp, r1
20002580:	b501      	push	{r0, lr}
    mss_i2c_isr( &g_mss_i2c1 );
20002582:	f24a 3030 	movw	r0, #41776	; 0xa330
20002586:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000258a:	f7ff fc2f 	bl	20001dec <mss_i2c_isr>
2000258e:	f24e 1300 	movw	r3, #57600	; 0xe100
20002592:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002596:	f44f 3200 	mov.w	r2, #131072	; 0x20000
2000259a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( I2C1_IRQn );
}
2000259e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
200025a2:	4685      	mov	sp, r0
200025a4:	4770      	bx	lr
200025a6:	bf00      	nop

200025a8 <disable_interrupts>:
}
/*------------------------------------------------------------------------------
 *
 */
static uint32_t disable_interrupts( void )
{
200025a8:	b510      	push	{r4, lr}
    uint32_t primask;
    primask = __get_PRIMASK();
200025aa:	f000 fb83 	bl	20002cb4 <__get_PRIMASK>
200025ae:	4604      	mov	r4, r0
    __set_PRIMASK(1u);
200025b0:	f04f 0001 	mov.w	r0, #1
200025b4:	f000 fb82 	bl	20002cbc <__set_PRIMASK>
    return primask;
}
200025b8:	4620      	mov	r0, r4
200025ba:	bd10      	pop	{r4, pc}

200025bc <restore_interrupts>:

/*------------------------------------------------------------------------------
 *
 */
static void restore_interrupts( uint32_t primask )
{
200025bc:	b508      	push	{r3, lr}
    __set_PRIMASK( primask );
200025be:	f000 fb7d 	bl	20002cbc <__set_PRIMASK>
}
200025c2:	bd08      	pop	{r3, pc}

200025c4 <MSS_I2C_disable_slave>:
 */
void MSS_I2C_disable_slave
(
    mss_i2c_instance_t * this_i2c
)
{
200025c4:	b510      	push	{r4, lr}
200025c6:	4604      	mov	r4, r0
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
200025c8:	f24a 23bc 	movw	r3, #41660	; 0xa2bc
200025cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025d0:	4298      	cmp	r0, r3
200025d2:	d006      	beq.n	200025e2 <MSS_I2C_disable_slave+0x1e>
200025d4:	f24a 3330 	movw	r3, #41776	; 0xa330
200025d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025dc:	4298      	cmp	r0, r3
200025de:	d000      	beq.n	200025e2 <MSS_I2C_disable_slave+0x1e>
200025e0:	be00      	bkpt	0x0000

    primask = disable_interrupts();
200025e2:	f7ff ffe1 	bl	200025a8 <disable_interrupts>

    /* Reset the assert acknowledge bit. */
    this_i2c->hw_reg_bit->CTRL_AA = 0x00u;
200025e6:	69a2      	ldr	r2, [r4, #24]
200025e8:	f04f 0300 	mov.w	r3, #0
200025ec:	6093      	str	r3, [r2, #8]

    /* Disable slave */
    this_i2c->is_slave_enabled = 0u;
200025ee:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68

    restore_interrupts( primask );
200025f2:	f7ff ffe3 	bl	200025bc <restore_interrupts>
}
200025f6:	bd10      	pop	{r4, pc}

200025f8 <MSS_I2C_enable_slave>:
 */
void MSS_I2C_enable_slave
(
    mss_i2c_instance_t * this_i2c
)
{
200025f8:	b538      	push	{r3, r4, r5, lr}
200025fa:	4604      	mov	r4, r0
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
200025fc:	f24a 23bc 	movw	r3, #41660	; 0xa2bc
20002600:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002604:	4298      	cmp	r0, r3
20002606:	d006      	beq.n	20002616 <MSS_I2C_enable_slave+0x1e>
20002608:	f24a 3330 	movw	r3, #41776	; 0xa330
2000260c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002610:	4298      	cmp	r0, r3
20002612:	d000      	beq.n	20002616 <MSS_I2C_enable_slave+0x1e>
20002614:	be00      	bkpt	0x0000

    primask = disable_interrupts();
20002616:	f7ff ffc7 	bl	200025a8 <disable_interrupts>

    /* Set the assert acknowledge bit. */
    this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
2000261a:	69a3      	ldr	r3, [r4, #24]
2000261c:	f04f 0501 	mov.w	r5, #1
20002620:	609d      	str	r5, [r3, #8]
    
    /* Enable slave */
    this_i2c->is_slave_enabled = 1u;
20002622:	f884 5068 	strb.w	r5, [r4, #104]	; 0x68

    restore_interrupts( primask );
20002626:	f7ff ffc9 	bl	200025bc <restore_interrupts>

    /* Enable Interrupt */
    NVIC_EnableIRQ( this_i2c->irqn );
2000262a:	8a63      	ldrh	r3, [r4, #18]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
2000262c:	b21a      	sxth	r2, r3
2000262e:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002632:	f003 031f 	and.w	r3, r3, #31
20002636:	fa05 f503 	lsl.w	r5, r5, r3
2000263a:	f24e 1300 	movw	r3, #57600	; 0xe100
2000263e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002642:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
}
20002646:	bd38      	pop	{r3, r4, r5, pc}

20002648 <MSS_I2C_set_slave_rx_buffer>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t * rx_buffer,
    uint16_t rx_size
)
{
20002648:	b570      	push	{r4, r5, r6, lr}
2000264a:	4604      	mov	r4, r0
2000264c:	460d      	mov	r5, r1
2000264e:	4616      	mov	r6, r2
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20002650:	f24a 23bc 	movw	r3, #41660	; 0xa2bc
20002654:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002658:	4298      	cmp	r0, r3
2000265a:	d006      	beq.n	2000266a <MSS_I2C_set_slave_rx_buffer+0x22>
2000265c:	f24a 3330 	movw	r3, #41776	; 0xa330
20002660:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002664:	4298      	cmp	r0, r3
20002666:	d000      	beq.n	2000266a <MSS_I2C_set_slave_rx_buffer+0x22>
20002668:	be00      	bkpt	0x0000

    primask = disable_interrupts();
2000266a:	f7ff ff9d 	bl	200025a8 <disable_interrupts>
    
    this_i2c->slave_rx_buffer = rx_buffer;
2000266e:	6525      	str	r5, [r4, #80]	; 0x50
    this_i2c->slave_rx_size = rx_size;
20002670:	6566      	str	r6, [r4, #84]	; 0x54
    this_i2c->slave_rx_idx = 0u;
20002672:	f04f 0300 	mov.w	r3, #0
20002676:	65a3      	str	r3, [r4, #88]	; 0x58

    restore_interrupts( primask );
20002678:	f7ff ffa0 	bl	200025bc <restore_interrupts>
}
2000267c:	bd70      	pop	{r4, r5, r6, pc}
2000267e:	bf00      	nop

20002680 <MSS_I2C_set_slave_tx_buffer>:
(
    mss_i2c_instance_t * this_i2c,
    const uint8_t * tx_buffer,
    uint16_t tx_size
)
{
20002680:	b570      	push	{r4, r5, r6, lr}
20002682:	4604      	mov	r4, r0
20002684:	460d      	mov	r5, r1
20002686:	4616      	mov	r6, r2
    uint32_t primask;
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20002688:	f24a 23bc 	movw	r3, #41660	; 0xa2bc
2000268c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002690:	4298      	cmp	r0, r3
20002692:	d006      	beq.n	200026a2 <MSS_I2C_set_slave_tx_buffer+0x22>
20002694:	f24a 3330 	movw	r3, #41776	; 0xa330
20002698:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000269c:	4298      	cmp	r0, r3
2000269e:	d000      	beq.n	200026a2 <MSS_I2C_set_slave_tx_buffer+0x22>
200026a0:	be00      	bkpt	0x0000

    primask = disable_interrupts();
200026a2:	f7ff ff81 	bl	200025a8 <disable_interrupts>
    
    this_i2c->slave_tx_buffer = tx_buffer;
200026a6:	6465      	str	r5, [r4, #68]	; 0x44
    this_i2c->slave_tx_size = tx_size;
200026a8:	64a6      	str	r6, [r4, #72]	; 0x48
    this_i2c->slave_tx_idx = 0u;
200026aa:	f04f 0300 	mov.w	r3, #0
200026ae:	64e3      	str	r3, [r4, #76]	; 0x4c
    
    restore_interrupts( primask );
200026b0:	f7ff ff84 	bl	200025bc <restore_interrupts>
}
200026b4:	bd70      	pop	{r4, r5, r6, pc}
200026b6:	bf00      	nop

200026b8 <MSS_I2C_write_read>:
    uint16_t offset_size,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
)
{
200026b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
200026bc:	b082      	sub	sp, #8
200026be:	4604      	mov	r4, r0
200026c0:	4688      	mov	r8, r1
200026c2:	4617      	mov	r7, r2
200026c4:	461d      	mov	r5, r3
200026c6:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
200026ca:	f8bd 602c 	ldrh.w	r6, [sp, #44]	; 0x2c
200026ce:	f89d 9030 	ldrb.w	r9, [sp, #48]	; 0x30
    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
200026d2:	f24a 23bc 	movw	r3, #41660	; 0xa2bc
200026d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200026da:	4298      	cmp	r0, r3
200026dc:	d006      	beq.n	200026ec <MSS_I2C_write_read+0x34>
200026de:	f24a 3330 	movw	r3, #41776	; 0xa330
200026e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200026e6:	4298      	cmp	r0, r3
200026e8:	d000      	beq.n	200026ec <MSS_I2C_write_read+0x34>
200026ea:	be00      	bkpt	0x0000
    ASSERT(offset_size > 0u);
200026ec:	b905      	cbnz	r5, 200026f0 <MSS_I2C_write_read+0x38>
200026ee:	be00      	bkpt	0x0000
    ASSERT(addr_offset != (const uint8_t *)0);
200026f0:	b907      	cbnz	r7, 200026f4 <MSS_I2C_write_read+0x3c>
200026f2:	be00      	bkpt	0x0000
    ASSERT(read_size > 0u);
200026f4:	b906      	cbnz	r6, 200026f8 <MSS_I2C_write_read+0x40>
200026f6:	be00      	bkpt	0x0000
    ASSERT(read_buffer != (uint8_t *)0);
200026f8:	f1ba 0f00 	cmp.w	sl, #0
200026fc:	d100      	bne.n	20002700 <MSS_I2C_write_read+0x48>
200026fe:	be00      	bkpt	0x0000

    if((read_size > 0u) && (offset_size > 0u))
20002700:	1e2b      	subs	r3, r5, #0
20002702:	bf18      	it	ne
20002704:	2301      	movne	r3, #1
20002706:	2e00      	cmp	r6, #0
20002708:	bf0c      	ite	eq
2000270a:	2300      	moveq	r3, #0
2000270c:	f003 0301 	andne.w	r3, r3, #1
20002710:	2b00      	cmp	r3, #0
20002712:	d05a      	beq.n	200027ca <MSS_I2C_write_read+0x112>
    {
        uint32_t primask;
        volatile uint8_t stat_ctrl;

        primask = disable_interrupts();
20002714:	f7ff ff48 	bl	200025a8 <disable_interrupts>

        /* Update the transaction only when there is no transaction going on I2C */
        if( this_i2c->transaction == NO_TRANSACTION)
20002718:	7a23      	ldrb	r3, [r4, #8]
2000271a:	b913      	cbnz	r3, 20002722 <MSS_I2C_write_read+0x6a>
        {
            this_i2c->transaction = MASTER_RANDOM_READ_TRANSACTION;
2000271c:	f04f 0303 	mov.w	r3, #3
20002720:	7223      	strb	r3, [r4, #8]
        }

        /* Update the Pending transaction information so that transaction can restarted */
        this_i2c->pending_transaction = MASTER_RANDOM_READ_TRANSACTION ;
20002722:	f04f 0303 	mov.w	r3, #3
20002726:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72

        /* Update target address */
        this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
2000272a:	ea4f 0348 	mov.w	r3, r8, lsl #1
2000272e:	6063      	str	r3, [r4, #4]

        this_i2c->dir = WRITE_DIR;
20002730:	f04f 0300 	mov.w	r3, #0
20002734:	62e3      	str	r3, [r4, #44]	; 0x2c
        this_i2c->master_tx_buffer = addr_offset;
20002736:	6227      	str	r7, [r4, #32]
        this_i2c->master_tx_size = offset_size;
20002738:	6265      	str	r5, [r4, #36]	; 0x24
        this_i2c->master_tx_idx = 0u;
2000273a:	62a3      	str	r3, [r4, #40]	; 0x28

        this_i2c->master_rx_buffer = read_buffer;
2000273c:	f8c4 a030 	str.w	sl, [r4, #48]	; 0x30
        this_i2c->master_rx_size = read_size;
20002740:	6366      	str	r6, [r4, #52]	; 0x34
        this_i2c->master_rx_idx = 0u;
20002742:	63a3      	str	r3, [r4, #56]	; 0x38

        /* Set I2C status in progress */
        this_i2c->master_status = MSS_I2C_IN_PROGRESS;
20002744:	f04f 0301 	mov.w	r3, #1
20002748:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        this_i2c->options = options;
2000274c:	f884 9010 	strb.w	r9, [r4, #16]

        if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
20002750:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
20002754:	2b01      	cmp	r3, #1
        {
            this_i2c->is_transaction_pending = 1u;
20002756:	bf0f      	iteee	eq
20002758:	f884 3071 	strbeq.w	r3, [r4, #113]	; 0x71
        }
        else
        {
            this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
2000275c:	69a3      	ldrne	r3, [r4, #24]
2000275e:	2201      	movne	r2, #1
20002760:	615a      	strne	r2, [r3, #20]
        /*
         * Clear interrupts if required (depends on repeated starts).
         * Since the Bus is on hold, only then prior status needs to
         * be cleared.
         */
        if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
20002762:	f894 3070 	ldrb.w	r3, [r4, #112]	; 0x70
20002766:	2b01      	cmp	r3, #1
20002768:	d11d      	bne.n	200027a6 <MSS_I2C_write_read+0xee>
        {
            this_i2c->hw_reg_bit->CTRL_SI = 0u;
2000276a:	69a3      	ldr	r3, [r4, #24]
2000276c:	f04f 0200 	mov.w	r2, #0
20002770:	60da      	str	r2, [r3, #12]
            stat_ctrl = this_i2c->hw_reg->STATUS;
20002772:	6963      	ldr	r3, [r4, #20]
20002774:	791b      	ldrb	r3, [r3, #4]
20002776:	f88d 3007 	strb.w	r3, [sp, #7]
            stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
2000277a:	f89d 3007 	ldrb.w	r3, [sp, #7]
2000277e:	f88d 3007 	strb.w	r3, [sp, #7]
            NVIC_ClearPendingIRQ( this_i2c->irqn );
20002782:	8a63      	ldrh	r3, [r4, #18]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002784:	b21a      	sxth	r2, r3
20002786:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000278a:	f003 031f 	and.w	r3, r3, #31
2000278e:	f04f 0101 	mov.w	r1, #1
20002792:	fa01 f103 	lsl.w	r1, r1, r3
20002796:	f24e 1300 	movw	r3, #57600	; 0xe100
2000279a:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000279e:	f102 0260 	add.w	r2, r2, #96	; 0x60
200027a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        }

        /* Enable the interrupt. ( Re-enable) */
        NVIC_EnableIRQ( this_i2c->irqn );
200027a6:	8a63      	ldrh	r3, [r4, #18]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200027a8:	b21a      	sxth	r2, r3
200027aa:	ea4f 1252 	mov.w	r2, r2, lsr #5
200027ae:	f003 031f 	and.w	r3, r3, #31
200027b2:	f04f 0101 	mov.w	r1, #1
200027b6:	fa01 f103 	lsl.w	r1, r1, r3
200027ba:	f24e 1300 	movw	r3, #57600	; 0xe100
200027be:	f2ce 0300 	movt	r3, #57344	; 0xe000
200027c2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        restore_interrupts( primask );
200027c6:	f7ff fef9 	bl	200025bc <restore_interrupts>
    }
}
200027ca:	b002      	add	sp, #8
200027cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

200027d0 <MSS_I2C_read>:
    uint8_t serial_addr,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
)
{
200027d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200027d4:	b082      	sub	sp, #8
200027d6:	4604      	mov	r4, r0
200027d8:	460d      	mov	r5, r1
200027da:	4616      	mov	r6, r2
200027dc:	461f      	mov	r7, r3
200027de:	f89d 8020 	ldrb.w	r8, [sp, #32]
    uint32_t primask;
    volatile uint8_t stat_ctrl;

    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
200027e2:	f24a 23bc 	movw	r3, #41660	; 0xa2bc
200027e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200027ea:	4298      	cmp	r0, r3
200027ec:	d006      	beq.n	200027fc <MSS_I2C_read+0x2c>
200027ee:	f24a 3330 	movw	r3, #41776	; 0xa330
200027f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200027f6:	4298      	cmp	r0, r3
200027f8:	d000      	beq.n	200027fc <MSS_I2C_read+0x2c>
200027fa:	be00      	bkpt	0x0000

    primask = disable_interrupts();
200027fc:	f7ff fed4 	bl	200025a8 <disable_interrupts>
    
    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
20002800:	7a23      	ldrb	r3, [r4, #8]
20002802:	b913      	cbnz	r3, 2000280a <MSS_I2C_read+0x3a>
    {
      this_i2c->transaction = MASTER_READ_TRANSACTION;
20002804:	f04f 0302 	mov.w	r3, #2
20002808:	7223      	strb	r3, [r4, #8]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_READ_TRANSACTION ;
2000280a:	f04f 0302 	mov.w	r3, #2
2000280e:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
20002812:	ea4f 0545 	mov.w	r5, r5, lsl #1
20002816:	6065      	str	r5, [r4, #4]

    this_i2c->dir = READ_DIR;
20002818:	f04f 0301 	mov.w	r3, #1
2000281c:	62e3      	str	r3, [r4, #44]	; 0x2c

    this_i2c->master_rx_buffer = read_buffer;
2000281e:	6326      	str	r6, [r4, #48]	; 0x30
    this_i2c->master_rx_size = read_size;
20002820:	6367      	str	r7, [r4, #52]	; 0x34
    this_i2c->master_rx_idx = 0u;
20002822:	f04f 0200 	mov.w	r2, #0
20002826:	63a2      	str	r2, [r4, #56]	; 0x38
    
    /* Set I2C status in progress */
    this_i2c->master_status = MSS_I2C_IN_PROGRESS;
20002828:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    this_i2c->options = options;
2000282c:	f884 8010 	strb.w	r8, [r4, #16]

    if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
20002830:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
20002834:	2b01      	cmp	r3, #1
    {
        this_i2c->is_transaction_pending = 1u;
20002836:	bf0f      	iteee	eq
20002838:	f884 3071 	strbeq.w	r3, [r4, #113]	; 0x71
    }
    else
    {
        this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
2000283c:	69a3      	ldrne	r3, [r4, #24]
2000283e:	2201      	movne	r2, #1
20002840:	615a      	strne	r2, [r3, #20]
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
20002842:	f894 3070 	ldrb.w	r3, [r4, #112]	; 0x70
20002846:	2b01      	cmp	r3, #1
20002848:	d11d      	bne.n	20002886 <MSS_I2C_read+0xb6>
    {
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
2000284a:	69a3      	ldr	r3, [r4, #24]
2000284c:	f04f 0200 	mov.w	r2, #0
20002850:	60da      	str	r2, [r3, #12]
        stat_ctrl = this_i2c->hw_reg->STATUS;
20002852:	6963      	ldr	r3, [r4, #20]
20002854:	791b      	ldrb	r3, [r3, #4]
20002856:	f88d 3007 	strb.w	r3, [sp, #7]
        stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
2000285a:	f89d 3007 	ldrb.w	r3, [sp, #7]
2000285e:	f88d 3007 	strb.w	r3, [sp, #7]
        NVIC_ClearPendingIRQ( this_i2c->irqn );
20002862:	8a63      	ldrh	r3, [r4, #18]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002864:	b21a      	sxth	r2, r3
20002866:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000286a:	f003 031f 	and.w	r3, r3, #31
2000286e:	f04f 0101 	mov.w	r1, #1
20002872:	fa01 f103 	lsl.w	r1, r1, r3
20002876:	f24e 1300 	movw	r3, #57600	; 0xe100
2000287a:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000287e:	f102 0260 	add.w	r2, r2, #96	; 0x60
20002882:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
    
    /* Enable the interrupt. ( Re-enable) */
    NVIC_EnableIRQ( this_i2c->irqn );
20002886:	8a63      	ldrh	r3, [r4, #18]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20002888:	b21a      	sxth	r2, r3
2000288a:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000288e:	f003 031f 	and.w	r3, r3, #31
20002892:	f04f 0101 	mov.w	r1, #1
20002896:	fa01 f103 	lsl.w	r1, r1, r3
2000289a:	f24e 1300 	movw	r3, #57600	; 0xe100
2000289e:	f2ce 0300 	movt	r3, #57344	; 0xe000
200028a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    restore_interrupts( primask );
200028a6:	f7ff fe89 	bl	200025bc <restore_interrupts>
}
200028aa:	b002      	add	sp, #8
200028ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

200028b0 <MSS_I2C_write>:
    uint8_t serial_addr,
    const uint8_t * write_buffer,
    uint16_t write_size,
    uint8_t options
)
{
200028b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200028b4:	b082      	sub	sp, #8
200028b6:	4604      	mov	r4, r0
200028b8:	460d      	mov	r5, r1
200028ba:	4616      	mov	r6, r2
200028bc:	461f      	mov	r7, r3
200028be:	f89d 8020 	ldrb.w	r8, [sp, #32]
    uint32_t primask;
    volatile uint8_t stat_ctrl;

    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
200028c2:	f24a 23bc 	movw	r3, #41660	; 0xa2bc
200028c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200028ca:	4298      	cmp	r0, r3
200028cc:	d006      	beq.n	200028dc <MSS_I2C_write+0x2c>
200028ce:	f24a 3330 	movw	r3, #41776	; 0xa330
200028d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200028d6:	4298      	cmp	r0, r3
200028d8:	d000      	beq.n	200028dc <MSS_I2C_write+0x2c>
200028da:	be00      	bkpt	0x0000

    primask = disable_interrupts();
200028dc:	f7ff fe64 	bl	200025a8 <disable_interrupts>

    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
200028e0:	7a23      	ldrb	r3, [r4, #8]
200028e2:	b913      	cbnz	r3, 200028ea <MSS_I2C_write+0x3a>
    {
      this_i2c->transaction = MASTER_WRITE_TRANSACTION;
200028e4:	f04f 0301 	mov.w	r3, #1
200028e8:	7223      	strb	r3, [r4, #8]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_WRITE_TRANSACTION ;
200028ea:	f04f 0301 	mov.w	r3, #1
200028ee:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
200028f2:	fa05 f503 	lsl.w	r5, r5, r3
200028f6:	6065      	str	r5, [r4, #4]

    this_i2c->dir = WRITE_DIR;
200028f8:	f04f 0200 	mov.w	r2, #0
200028fc:	62e2      	str	r2, [r4, #44]	; 0x2c

    this_i2c->master_tx_buffer = write_buffer;
200028fe:	6226      	str	r6, [r4, #32]
    this_i2c->master_tx_size = write_size;
20002900:	6267      	str	r7, [r4, #36]	; 0x24
    this_i2c->master_tx_idx = 0u;
20002902:	62a2      	str	r2, [r4, #40]	; 0x28

    /* Set I2C status in progress */
    this_i2c->master_status = MSS_I2C_IN_PROGRESS;
20002904:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    this_i2c->options = options;
20002908:	f884 8010 	strb.w	r8, [r4, #16]

    if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
2000290c:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
20002910:	2b01      	cmp	r3, #1
    {
        this_i2c->is_transaction_pending = 1u;
20002912:	bf0f      	iteee	eq
20002914:	f884 3071 	strbeq.w	r3, [r4, #113]	; 0x71
    }
    else
    {
        this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
20002918:	69a3      	ldrne	r3, [r4, #24]
2000291a:	2201      	movne	r2, #1
2000291c:	615a      	strne	r2, [r3, #20]
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
2000291e:	f894 3070 	ldrb.w	r3, [r4, #112]	; 0x70
20002922:	2b01      	cmp	r3, #1
20002924:	d11d      	bne.n	20002962 <MSS_I2C_write+0xb2>
    {
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
20002926:	69a3      	ldr	r3, [r4, #24]
20002928:	f04f 0200 	mov.w	r2, #0
2000292c:	60da      	str	r2, [r3, #12]
        stat_ctrl = this_i2c->hw_reg->STATUS;
2000292e:	6963      	ldr	r3, [r4, #20]
20002930:	791b      	ldrb	r3, [r3, #4]
20002932:	f88d 3007 	strb.w	r3, [sp, #7]
        stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
20002936:	f89d 3007 	ldrb.w	r3, [sp, #7]
2000293a:	f88d 3007 	strb.w	r3, [sp, #7]
        NVIC_ClearPendingIRQ( this_i2c->irqn );
2000293e:	8a63      	ldrh	r3, [r4, #18]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002940:	b21a      	sxth	r2, r3
20002942:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002946:	f003 031f 	and.w	r3, r3, #31
2000294a:	f04f 0101 	mov.w	r1, #1
2000294e:	fa01 f103 	lsl.w	r1, r1, r3
20002952:	f24e 1300 	movw	r3, #57600	; 0xe100
20002956:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000295a:	f102 0260 	add.w	r2, r2, #96	; 0x60
2000295e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }

    /* Enable the interrupt. ( Re-enable) */
    NVIC_EnableIRQ( this_i2c->irqn );
20002962:	8a63      	ldrh	r3, [r4, #18]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20002964:	b21a      	sxth	r2, r3
20002966:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000296a:	f003 031f 	and.w	r3, r3, #31
2000296e:	f04f 0101 	mov.w	r1, #1
20002972:	fa01 f103 	lsl.w	r1, r1, r3
20002976:	f24e 1300 	movw	r3, #57600	; 0xe100
2000297a:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000297e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    restore_interrupts( primask );
20002982:	f7ff fe1b 	bl	200025bc <restore_interrupts>
}
20002986:	b002      	add	sp, #8
20002988:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

2000298c <MSS_I2C_init>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t ser_address,
    mss_i2c_clock_divider_t ser_clock_speed
)
{
2000298c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20002990:	4604      	mov	r4, r0
20002992:	460e      	mov	r6, r1
20002994:	4615      	mov	r5, r2
    uint32_t primask;
    uint_fast16_t clock_speed = (uint_fast16_t)ser_clock_speed;
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20002996:	f24a 23bc 	movw	r3, #41660	; 0xa2bc
2000299a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000299e:	4298      	cmp	r0, r3
200029a0:	d007      	beq.n	200029b2 <MSS_I2C_init+0x26>
200029a2:	f24a 3330 	movw	r3, #41776	; 0xa330
200029a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200029aa:	4298      	cmp	r0, r3
200029ac:	d04f      	beq.n	20002a4e <MSS_I2C_init+0xc2>
200029ae:	be00      	bkpt	0x0000
200029b0:	e04d      	b.n	20002a4e <MSS_I2C_init+0xc2>
     * Initialize all items of the this_i2c data structure to zero. This
     * initializes all state variables to their init value. It relies on
     * the fact that NO_TRANSACTION, I2C_SUCCESS and I2C_RELEASE_BUS all
     * have an actual value of zero.
     */
    primask = disable_interrupts();
200029b2:	f7ff fdf9 	bl	200025a8 <disable_interrupts>
200029b6:	4607      	mov	r7, r0
    memset(this_i2c, 0, sizeof(mss_i2c_instance_t));
200029b8:	f24a 28bc 	movw	r8, #41660	; 0xa2bc
200029bc:	f2c2 0800 	movt	r8, #8192	; 0x2000
200029c0:	4640      	mov	r0, r8
200029c2:	f04f 0100 	mov.w	r1, #0
200029c6:	f04f 0274 	mov.w	r2, #116	; 0x74
200029ca:	f001 f99d 	bl	20003d08 <memset>
    
    if ( this_i2c == &g_mss_i2c0 )
    {
        this_i2c->irqn = I2C0_IRQn;
200029ce:	f04f 030e 	mov.w	r3, #14
200029d2:	f8a8 3012 	strh.w	r3, [r8, #18]
        this_i2c->hw_reg = I2C0;
200029d6:	f242 0300 	movw	r3, #8192	; 0x2000
200029da:	f2c4 0300 	movt	r3, #16384	; 0x4000
200029de:	f8c8 3014 	str.w	r3, [r8, #20]
        this_i2c->hw_reg_bit = I2C0_BITBAND;
200029e2:	f240 0300 	movw	r3, #0
200029e6:	f2c4 2304 	movt	r3, #16900	; 0x4204
200029ea:	f8c8 3018 	str.w	r3, [r8, #24]
        
        /* reset I2C0 */
        SYSREG->SOFT_RST_CR |= SYSREG_I2C0_SOFTRESET_MASK;
200029ee:	f242 0300 	movw	r3, #8192	; 0x2000
200029f2:	f2ce 0304 	movt	r3, #57348	; 0xe004
200029f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
200029f8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
200029fc:	631a      	str	r2, [r3, #48]	; 0x30
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200029fe:	f24e 1200 	movw	r2, #57600	; 0xe100
20002a02:	f2ce 0200 	movt	r2, #57344	; 0xe000
20002a06:	f44f 4180 	mov.w	r1, #16384	; 0x4000
20002a0a:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended I2C0 interrupt */
        NVIC_ClearPendingIRQ( I2C0_IRQn );
        /* Take I2C0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C0_SOFTRESET_MASK;
20002a0e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20002a10:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
20002a14:	631a      	str	r2, [r3, #48]	; 0x30
        /* Take I2C1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C1_SOFTRESET_MASK;
    }
    
    /* Use same base address for SMBus bitband access */
    this_i2c->hw_smb_reg_bit = (I2C_SMBus_BitBand_TypeDef *)this_i2c->hw_reg_bit;
20002a16:	69a3      	ldr	r3, [r4, #24]
20002a18:	61e3      	str	r3, [r4, #28]

    /* Update Serial address of the device */
    this_i2c->ser_address = (uint_fast8_t)ser_address << 1u;
20002a1a:	ea4f 0646 	mov.w	r6, r6, lsl #1
20002a1e:	6026      	str	r6, [r4, #0]

    this_i2c->hw_reg_bit->CTRL_CR2 = (uint32_t)((clock_speed >> 2u) & 0x01u);
20002a20:	f3c5 0280 	ubfx	r2, r5, #2, #1
20002a24:	61da      	str	r2, [r3, #28]
    this_i2c->hw_reg_bit->CTRL_CR1 = (uint32_t)((clock_speed >> 1u) & 0x01u);
20002a26:	69a3      	ldr	r3, [r4, #24]
20002a28:	f3c5 0240 	ubfx	r2, r5, #1, #1
20002a2c:	605a      	str	r2, [r3, #4]
    this_i2c->hw_reg_bit->CTRL_CR0 = (uint32_t)(clock_speed & 0x01u);
20002a2e:	69a3      	ldr	r3, [r4, #24]
20002a30:	f005 0501 	and.w	r5, r5, #1
20002a34:	601d      	str	r5, [r3, #0]
    this_i2c->hw_reg->ADDR = (uint8_t)this_i2c->ser_address;
20002a36:	6963      	ldr	r3, [r4, #20]
20002a38:	7822      	ldrb	r2, [r4, #0]
20002a3a:	731a      	strb	r2, [r3, #12]
    this_i2c->hw_reg_bit->CTRL_ENS1 = 0x01u; /* set enable bit */
20002a3c:	69a3      	ldr	r3, [r4, #24]
20002a3e:	f04f 0201 	mov.w	r2, #1
20002a42:	619a      	str	r2, [r3, #24]
    restore_interrupts( primask );
20002a44:	4638      	mov	r0, r7
20002a46:	f7ff fdb9 	bl	200025bc <restore_interrupts>
}
20002a4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
     * Initialize all items of the this_i2c data structure to zero. This
     * initializes all state variables to their init value. It relies on
     * the fact that NO_TRANSACTION, I2C_SUCCESS and I2C_RELEASE_BUS all
     * have an actual value of zero.
     */
    primask = disable_interrupts();
20002a4e:	f7ff fdab 	bl	200025a8 <disable_interrupts>
20002a52:	4607      	mov	r7, r0
    memset(this_i2c, 0, sizeof(mss_i2c_instance_t));
20002a54:	4620      	mov	r0, r4
20002a56:	f04f 0100 	mov.w	r1, #0
20002a5a:	f04f 0274 	mov.w	r2, #116	; 0x74
20002a5e:	f001 f953 	bl	20003d08 <memset>
        /* Take I2C0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C0_SOFTRESET_MASK;
    }
    else
    {
        this_i2c->irqn = I2C1_IRQn;
20002a62:	f04f 0311 	mov.w	r3, #17
20002a66:	8263      	strh	r3, [r4, #18]
        this_i2c->hw_reg = I2C1;
20002a68:	f242 0300 	movw	r3, #8192	; 0x2000
20002a6c:	f2c4 0301 	movt	r3, #16385	; 0x4001
20002a70:	6163      	str	r3, [r4, #20]
        this_i2c->hw_reg_bit = I2C1_BITBAND;
20002a72:	f240 0300 	movw	r3, #0
20002a76:	f2c4 2324 	movt	r3, #16932	; 0x4224
20002a7a:	61a3      	str	r3, [r4, #24]
        
        /* reset I2C1 */
        SYSREG->SOFT_RST_CR |= SYSREG_I2C1_SOFTRESET_MASK;
20002a7c:	f242 0300 	movw	r3, #8192	; 0x2000
20002a80:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002a84:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20002a86:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
20002a8a:	631a      	str	r2, [r3, #48]	; 0x30
20002a8c:	f24e 1200 	movw	r2, #57600	; 0xe100
20002a90:	f2ce 0200 	movt	r2, #57344	; 0xe000
20002a94:	f44f 3100 	mov.w	r1, #131072	; 0x20000
20002a98:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended I2C1 interrupt */
        NVIC_ClearPendingIRQ( I2C1_IRQn );
        /* Take I2C1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C1_SOFTRESET_MASK;
20002a9c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20002a9e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
20002aa2:	631a      	str	r2, [r3, #48]	; 0x30
20002aa4:	e7b7      	b.n	20002a16 <MSS_I2C_init+0x8a>
20002aa6:	bf00      	nop

20002aa8 <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
20002aa8:	b410      	push	{r4}
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
20002aaa:	f242 0300 	movw	r3, #8192	; 0x2000
20002aae:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002ab2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20002ab4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
20002ab8:	631a      	str	r2, [r3, #48]	; 0x30
20002aba:	f04f 0300 	mov.w	r3, #0
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
20002abe:	f649 00f4 	movw	r0, #39156	; 0x98f4
20002ac2:	f2c2 0000 	movt	r0, #8192	; 0x2000
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002ac6:	f04f 0c01 	mov.w	ip, #1
20002aca:	f24e 1400 	movw	r4, #57600	; 0xe100
20002ace:	f2ce 0400 	movt	r4, #57344	; 0xe000
20002ad2:	5ac2      	ldrh	r2, [r0, r3]
20002ad4:	b211      	sxth	r1, r2
20002ad6:	ea4f 1151 	mov.w	r1, r1, lsr #5
20002ada:	f002 021f 	and.w	r2, r2, #31
20002ade:	fa0c f202 	lsl.w	r2, ip, r2
20002ae2:	f101 0160 	add.w	r1, r1, #96	; 0x60
20002ae6:	f844 2021 	str.w	r2, [r4, r1, lsl #2]
20002aea:	f103 0302 	add.w	r3, r3, #2
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
20002aee:	2b40      	cmp	r3, #64	; 0x40
20002af0:	d1ef      	bne.n	20002ad2 <MSS_GPIO_init+0x2a>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
20002af2:	f242 0300 	movw	r3, #8192	; 0x2000
20002af6:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002afa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20002afc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
20002b00:	631a      	str	r2, [r3, #48]	; 0x30
}
20002b02:	bc10      	pop	{r4}
20002b04:	4770      	bx	lr
20002b06:	bf00      	nop

20002b08 <MSS_GPIO_config>:
    uint32_t config
)
{
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20002b08:	281f      	cmp	r0, #31
20002b0a:	d901      	bls.n	20002b10 <MSS_GPIO_config+0x8>
20002b0c:	be00      	bkpt	0x0000
20002b0e:	4770      	bx	lr

    if ( gpio_idx < NB_OF_GPIO )
    {
        *(g_config_reg_lut[gpio_idx]) = config;
20002b10:	f649 03f4 	movw	r3, #39156	; 0x98f4
20002b14:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002b18:	eb03 0080 	add.w	r0, r3, r0, lsl #2
20002b1c:	6c03      	ldr	r3, [r0, #64]	; 0x40
20002b1e:	6019      	str	r1, [r3, #0]
20002b20:	4770      	bx	lr
20002b22:	bf00      	nop

20002b24 <MSS_GPIO_set_output>:
    uint8_t             value
)
{
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20002b24:	281f      	cmp	r0, #31
20002b26:	d901      	bls.n	20002b2c <MSS_GPIO_set_output+0x8>
20002b28:	be00      	bkpt	0x0000
20002b2a:	4770      	bx	lr
    
    if ( gpio_idx < NB_OF_GPIO )
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
20002b2c:	f240 0300 	movw	r3, #0
20002b30:	f2c4 2326 	movt	r3, #16934	; 0x4226
20002b34:	f500 6088 	add.w	r0, r0, #1088	; 0x440
20002b38:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
20002b3c:	4770      	bx	lr
20002b3e:	bf00      	nop

20002b40 <MSS_GPIO_drive_inout>:
{
    uint32_t outputs_state;
    uint32_t config;
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20002b40:	281f      	cmp	r0, #31
20002b42:	d901      	bls.n	20002b48 <MSS_GPIO_drive_inout+0x8>
20002b44:	be00      	bkpt	0x0000
20002b46:	4770      	bx	lr
    
    if ( gpio_idx < NB_OF_GPIO )
    {
        switch( inout_state )
20002b48:	2901      	cmp	r1, #1
20002b4a:	d003      	beq.n	20002b54 <MSS_GPIO_drive_inout+0x14>
20002b4c:	b1e1      	cbz	r1, 20002b88 <MSS_GPIO_drive_inout+0x48>
20002b4e:	2902      	cmp	r1, #2
20002b50:	d140      	bne.n	20002bd4 <MSS_GPIO_drive_inout+0x94>
20002b52:	e033      	b.n	20002bbc <MSS_GPIO_drive_inout+0x7c>
        {
        case MSS_GPIO_DRIVE_HIGH:
            /* Set output high */
            outputs_state = GPIO->GPIO_OUT;
20002b54:	f243 0300 	movw	r3, #12288	; 0x3000
20002b58:	f2c4 0301 	movt	r3, #16385	; 0x4001
20002b5c:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
            outputs_state |= (uint32_t)1 << gpio_idx;
20002b60:	f04f 0201 	mov.w	r2, #1
20002b64:	fa02 f200 	lsl.w	r2, r2, r0
20002b68:	ea42 0201 	orr.w	r2, r2, r1
            GPIO->GPIO_OUT = outputs_state;
20002b6c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
20002b70:	f649 03f4 	movw	r3, #39156	; 0x98f4
20002b74:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002b78:	eb03 0080 	add.w	r0, r3, r0, lsl #2
20002b7c:	6c03      	ldr	r3, [r0, #64]	; 0x40
20002b7e:	681a      	ldr	r2, [r3, #0]
            config |= OUTPUT_BUFFER_ENABLE_MASK;
20002b80:	f042 0204 	orr.w	r2, r2, #4
            *(g_config_reg_lut[gpio_idx]) = config;
20002b84:	601a      	str	r2, [r3, #0]
            break;
20002b86:	4770      	bx	lr
            
        case MSS_GPIO_DRIVE_LOW:
            /* Set output low */
            outputs_state = GPIO->GPIO_OUT;
20002b88:	f243 0300 	movw	r3, #12288	; 0x3000
20002b8c:	f2c4 0301 	movt	r3, #16385	; 0x4001
20002b90:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
            outputs_state &= ~((uint32_t)((uint32_t)1 << gpio_idx));
20002b94:	f04f 0201 	mov.w	r2, #1
20002b98:	fa02 f200 	lsl.w	r2, r2, r0
20002b9c:	ea21 0202 	bic.w	r2, r1, r2
            GPIO->GPIO_OUT = outputs_state;
20002ba0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
20002ba4:	f649 03f4 	movw	r3, #39156	; 0x98f4
20002ba8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002bac:	eb03 0080 	add.w	r0, r3, r0, lsl #2
20002bb0:	6c03      	ldr	r3, [r0, #64]	; 0x40
20002bb2:	681a      	ldr	r2, [r3, #0]
            config |= OUTPUT_BUFFER_ENABLE_MASK;
20002bb4:	f042 0204 	orr.w	r2, r2, #4
            *(g_config_reg_lut[gpio_idx]) = config;
20002bb8:	601a      	str	r2, [r3, #0]
            break;
20002bba:	4770      	bx	lr
            
        case MSS_GPIO_HIGH_Z:
            /* Disable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
20002bbc:	f649 03f4 	movw	r3, #39156	; 0x98f4
20002bc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002bc4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
20002bc8:	6c03      	ldr	r3, [r0, #64]	; 0x40
20002bca:	681a      	ldr	r2, [r3, #0]
            config &= ~OUTPUT_BUFFER_ENABLE_MASK;
20002bcc:	f022 0204 	bic.w	r2, r2, #4
            *(g_config_reg_lut[gpio_idx]) = config;
20002bd0:	601a      	str	r2, [r3, #0]
            break;
20002bd2:	4770      	bx	lr
            
        default:
            ASSERT(0);
20002bd4:	be00      	bkpt	0x0000
20002bd6:	4770      	bx	lr

20002bd8 <MSS_GPIO_enable_irq>:
)
{
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20002bd8:	281f      	cmp	r0, #31
20002bda:	d901      	bls.n	20002be0 <MSS_GPIO_enable_irq+0x8>
20002bdc:	be00      	bkpt	0x0000
20002bde:	4770      	bx	lr
    
    if ( gpio_idx < NB_OF_GPIO )
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
20002be0:	f649 03f4 	movw	r3, #39156	; 0x98f4
20002be4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002be8:	eb03 0280 	add.w	r2, r3, r0, lsl #2
20002bec:	6c12      	ldr	r2, [r2, #64]	; 0x40
20002bee:	6811      	ldr	r1, [r2, #0]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value | GPIO_INT_ENABLE_MASK);
20002bf0:	f041 0108 	orr.w	r1, r1, #8
20002bf4:	6011      	str	r1, [r2, #0]
        NVIC_EnableIRQ( g_gpio_irqn_lut[gpio_idx] );
20002bf6:	f833 3010 	ldrh.w	r3, [r3, r0, lsl #1]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20002bfa:	b21a      	sxth	r2, r3
20002bfc:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002c00:	f003 031f 	and.w	r3, r3, #31
20002c04:	f04f 0101 	mov.w	r1, #1
20002c08:	fa01 f103 	lsl.w	r1, r1, r3
20002c0c:	f24e 1300 	movw	r3, #57600	; 0xe100
20002c10:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002c14:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
20002c18:	4770      	bx	lr
20002c1a:	bf00      	nop

20002c1c <MSS_GPIO_disable_irq>:
)
{
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20002c1c:	281f      	cmp	r0, #31
20002c1e:	d901      	bls.n	20002c24 <MSS_GPIO_disable_irq+0x8>
20002c20:	be00      	bkpt	0x0000
20002c22:	4770      	bx	lr

    if ( gpio_idx < NB_OF_GPIO )
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
20002c24:	f649 03f4 	movw	r3, #39156	; 0x98f4
20002c28:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c2c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
20002c30:	6c03      	ldr	r3, [r0, #64]	; 0x40
20002c32:	681a      	ldr	r2, [r3, #0]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value & ~GPIO_INT_ENABLE_MASK);
20002c34:	f022 0208 	bic.w	r2, r2, #8
20002c38:	601a      	str	r2, [r3, #0]
20002c3a:	4770      	bx	lr

20002c3c <MSS_GPIO_clear_irq>:
    mss_gpio_id_t port_id
)
{
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20002c3c:	281f      	cmp	r0, #31
20002c3e:	d901      	bls.n	20002c44 <MSS_GPIO_clear_irq+0x8>
20002c40:	be00      	bkpt	0x0000
20002c42:	4770      	bx	lr
    
    if ( gpio_idx < NB_OF_GPIO )
    {
        GPIO->GPIO_IRQ = ((uint32_t)1) << gpio_idx;
20002c44:	f04f 0201 	mov.w	r2, #1
20002c48:	fa02 f100 	lsl.w	r1, r2, r0
20002c4c:	f243 0300 	movw	r3, #12288	; 0x3000
20002c50:	f2c4 0301 	movt	r3, #16385	; 0x4001
20002c54:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[gpio_idx] );
20002c58:	f649 03f4 	movw	r3, #39156	; 0x98f4
20002c5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c60:	f833 3010 	ldrh.w	r3, [r3, r0, lsl #1]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002c64:	b219      	sxth	r1, r3
20002c66:	ea4f 1151 	mov.w	r1, r1, lsr #5
20002c6a:	f003 031f 	and.w	r3, r3, #31
20002c6e:	fa02 f203 	lsl.w	r2, r2, r3
20002c72:	f24e 1300 	movw	r3, #57600	; 0xe100
20002c76:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002c7a:	f101 0160 	add.w	r1, r1, #96	; 0x60
20002c7e:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
20002c82:	4770      	bx	lr

20002c84 <__get_PSP>:
uint32_t __get_PSP(void) __attribute__( ( naked ) );
uint32_t __get_PSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, psp\n\t" 
20002c84:	f3ef 8009 	mrs	r0, PSP
20002c88:	4600      	mov	r0, r0
20002c8a:	4770      	bx	lr

20002c8c <__set_PSP>:
 * (process stack pointer) Cortex processor register
 */
void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0\n\t"
20002c8c:	f380 8809 	msr	PSP, r0
20002c90:	4770      	bx	lr
20002c92:	bf00      	nop

20002c94 <__get_MSP>:
uint32_t __get_MSP(void) __attribute__( ( naked ) );
uint32_t __get_MSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, msp\n\t" 
20002c94:	f3ef 8008 	mrs	r0, MSP
20002c98:	4600      	mov	r0, r0
20002c9a:	4770      	bx	lr

20002c9c <__set_MSP>:
 * (main stack pointer) Cortex processor register
 */
void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0\n\t"
20002c9c:	f380 8808 	msr	MSP, r0
20002ca0:	4770      	bx	lr
20002ca2:	bf00      	nop

20002ca4 <__get_BASEPRI>:
 */
uint32_t __get_BASEPRI(void)
{
  uint32_t result=0;
  
  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
20002ca4:	f3ef 8012 	mrs	r0, BASEPRI_MASK
  return(result);
}
20002ca8:	4770      	bx	lr
20002caa:	bf00      	nop

20002cac <__set_BASEPRI>:
 *
 * Set the base priority register
 */
void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) );
20002cac:	f380 8811 	msr	BASEPRI, r0
}
20002cb0:	4770      	bx	lr
20002cb2:	bf00      	nop

20002cb4 <__get_PRIMASK>:
 */
uint32_t __get_PRIMASK(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
20002cb4:	f3ef 8010 	mrs	r0, PRIMASK
  return(result);
}
20002cb8:	4770      	bx	lr
20002cba:	bf00      	nop

20002cbc <__set_PRIMASK>:
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
20002cbc:	f380 8810 	msr	PRIMASK, r0
}
20002cc0:	4770      	bx	lr
20002cc2:	bf00      	nop

20002cc4 <__get_FAULTMASK>:
 */
uint32_t __get_FAULTMASK(void)
{
  uint32_t result=0;
  
  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
20002cc4:	f3ef 8013 	mrs	r0, FAULTMASK
  return(result);
}
20002cc8:	4770      	bx	lr
20002cca:	bf00      	nop

20002ccc <__set_FAULTMASK>:
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
20002ccc:	f380 8813 	msr	FAULTMASK, r0
}
20002cd0:	4770      	bx	lr
20002cd2:	bf00      	nop

20002cd4 <__get_CONTROL>:
 */
uint32_t __get_CONTROL(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
20002cd4:	f3ef 8014 	mrs	r0, CONTROL
  return(result);
}
20002cd8:	4770      	bx	lr
20002cda:	bf00      	nop

20002cdc <__set_CONTROL>:
 *
 * Set the control register
 */
void __set_CONTROL(uint32_t control)
{
  __ASM volatile ("MSR control, %0" : : "r" (control) );
20002cdc:	f380 8814 	msr	CONTROL, r0
}
20002ce0:	4770      	bx	lr
20002ce2:	bf00      	nop

20002ce4 <__REV>:
 */
uint32_t __REV(uint32_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
20002ce4:	ba00      	rev	r0, r0
  return(result);
}
20002ce6:	4770      	bx	lr

20002ce8 <__REV16>:
 */
uint32_t __REV16(uint16_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
20002ce8:	ba40      	rev16	r0, r0
  return(result);
}
20002cea:	4770      	bx	lr

20002cec <__REVSH>:
 */
int32_t __REVSH(int16_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
20002cec:	bac0      	revsh	r0, r0
  return(result);
}
20002cee:	4770      	bx	lr

20002cf0 <__RBIT>:
 */
uint32_t __RBIT(uint32_t value)
{
  uint32_t result=0;
  
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
20002cf0:	fa90 f0a0 	rbit	r0, r0
   return(result);
}
20002cf4:	4770      	bx	lr
20002cf6:	bf00      	nop

20002cf8 <__LDREXB>:
 */
uint8_t __LDREXB(uint8_t *addr)
{
    uint8_t result=0;
  
   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
20002cf8:	e8d0 0f4f 	ldrexb	r0, [r0]
   return(result);
}
20002cfc:	b2c0      	uxtb	r0, r0
20002cfe:	4770      	bx	lr

20002d00 <__LDREXH>:
 */
uint16_t __LDREXH(uint16_t *addr)
{
    uint16_t result=0;
  
   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
20002d00:	e8d0 0f5f 	ldrexh	r0, [r0]
   return(result);
}
20002d04:	b280      	uxth	r0, r0
20002d06:	4770      	bx	lr

20002d08 <__LDREXW>:
 */
uint32_t __LDREXW(uint32_t *addr)
{
    uint32_t result=0;
  
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
20002d08:	e850 0f00 	ldrex	r0, [r0]
   return(result);
}
20002d0c:	4770      	bx	lr
20002d0e:	bf00      	nop

20002d10 <__STREXB>:
 */
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strexb %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
20002d10:	e8c1 0f43 	strexb	r3, r0, [r1]
20002d14:	4618      	mov	r0, r3
   return(result);
}
20002d16:	4770      	bx	lr

20002d18 <__STREXH>:
 */
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strexh %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
20002d18:	e8c1 0f53 	strexh	r3, r0, [r1]
20002d1c:	4618      	mov	r0, r3
   return(result);
}
20002d1e:	4770      	bx	lr

20002d20 <__STREXW>:
 */
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
20002d20:	e841 0000 	strex	r0, r0, [r1]
   return(result);
}
20002d24:	4770      	bx	lr
20002d26:	bf00      	nop

20002d28 <SystemInit>:
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
20002d28:	4770      	bx	lr
20002d2a:	bf00      	nop

20002d2c <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
20002d2c:	b430      	push	{r4, r5}
20002d2e:	b084      	sub	sp, #16
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
20002d30:	f649 13b4 	movw	r3, #39348	; 0x99b4
20002d34:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d38:	46ec      	mov	ip, sp
20002d3a:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20002d3c:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
20002d40:	f242 0300 	movw	r3, #8192	; 0x2000
20002d44:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002d48:	6c9a      	ldr	r2, [r3, #72]	; 0x48
20002d4a:	f002 020c 	and.w	r2, r2, #12
20002d4e:	a904      	add	r1, sp, #16
20002d50:	440a      	add	r2, r1
20002d52:	f852 5c10 	ldr.w	r5, [r2, #-16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
20002d56:	6c9a      	ldr	r2, [r3, #72]	; 0x48
20002d58:	f3c2 1201 	ubfx	r2, r2, #4, #2
20002d5c:	eb01 0282 	add.w	r2, r1, r2, lsl #2
20002d60:	f852 4c10 	ldr.w	r4, [r2, #-16]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
20002d64:	6c9a      	ldr	r2, [r3, #72]	; 0x48
20002d66:	f3c2 1281 	ubfx	r2, r2, #6, #2
20002d6a:	eb01 0282 	add.w	r2, r1, r2, lsl #2
20002d6e:	f852 0c10 	ldr.w	r0, [r2, #-16]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
20002d72:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
20002d74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
        FabDiv = obdiv + 1uL;
20002d76:	f3c1 2104 	ubfx	r1, r1, #8, #5
20002d7a:	f101 0101 	add.w	r1, r1, #1
        if ( obdivhalf != 0uL )
20002d7e:	f413 5f00 	tst.w	r3, #8192	; 0x2000
        {
            FabDiv = FabDiv * 2uL;
20002d82:	bf18      	it	ne
20002d84:	0049      	lslne	r1, r1, #1
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
    uint32_t * p_idcode = IDCODE_LOCATION;
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
20002d86:	f240 2330 	movw	r3, #560	; 0x230
20002d8a:	f2c6 0308 	movt	r3, #24584	; 0x6008
20002d8e:	681a      	ldr	r2, [r3, #0]
	
    if ( A2F060IFX_ID == idcode )
20002d90:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
20002d94:	f241 13cf 	movw	r3, #4559	; 0x11cf
20002d98:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
20002d9c:	429a      	cmp	r2, r3
20002d9e:	d105      	bne.n	20002dac <SystemCoreClockUpdate+0x80>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
        fclk = *p_fclk;
20002da0:	f64e 732c 	movw	r3, #61228	; 0xef2c
20002da4:	f2c6 0301 	movt	r3, #24577	; 0x6001
20002da8:	681a      	ldr	r2, [r3, #0]
20002daa:	e028      	b.n	20002dfe <SystemCoreClockUpdate+0xd2>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
20002dac:	f640 031c 	movw	r3, #2076	; 0x81c
20002db0:	f2c6 0308 	movt	r3, #24584	; 0x6008
20002db4:	681a      	ldr	r2, [r3, #0]
20002db6:	f244 3341 	movw	r3, #17217	; 0x4341
20002dba:	f6c4 4354 	movt	r3, #19540	; 0x4c54
20002dbe:	429a      	cmp	r2, r3
20002dc0:	d11e      	bne.n	20002e00 <SystemCoreClockUpdate+0xd4>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
        uint32_t sysboot_version = *p_sysboot_version;
20002dc2:	f640 0340 	movw	r3, #2112	; 0x840
20002dc6:	f2c6 0308 	movt	r3, #24584	; 0x6008
20002dca:	681a      	ldr	r2, [r3, #0]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
20002dcc:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
20002dd0:	f240 3300 	movw	r3, #768	; 0x300
20002dd4:	f2c0 0301 	movt	r3, #1
20002dd8:	429a      	cmp	r2, r3
20002dda:	d911      	bls.n	20002e00 <SystemCoreClockUpdate+0xd4>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
20002ddc:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
20002de0:	d205      	bcs.n	20002dee <SystemCoreClockUpdate+0xc2>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
                fclk = *p_fclk;
20002de2:	f241 632c 	movw	r3, #5676	; 0x162c
20002de6:	f2c6 0308 	movt	r3, #24584	; 0x6008
20002dea:	681a      	ldr	r2, [r3, #0]
20002dec:	e007      	b.n	20002dfe <SystemCoreClockUpdate+0xd2>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
20002dee:	f5b2 3f40 	cmp.w	r2, #196608	; 0x30000
20002df2:	d205      	bcs.n	20002e00 <SystemCoreClockUpdate+0xd4>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
                fclk = *p_fclk;
20002df4:	f641 63ac 	movw	r3, #7852	; 0x1eac
20002df8:	f2c6 0308 	movt	r3, #24584	; 0x6008
20002dfc:	681a      	ldr	r2, [r3, #0]
                fclk = 0uL;
            }
        }
    }
    
    if ( 0uL == fclk )
20002dfe:	b922      	cbnz	r2, 20002e0a <SystemCoreClockUpdate+0xde>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
20002e00:	be00      	bkpt	0x0000
20002e02:	f647 0240 	movw	r2, #30784	; 0x7840
20002e06:	f2c0 127d 	movt	r2, #381	; 0x17d
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
20002e0a:	f649 4350 	movw	r3, #40016	; 0x9c50
20002e0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002e12:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
20002e14:	fbb2 f5f5 	udiv	r5, r2, r5
20002e18:	605d      	str	r5, [r3, #4]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
20002e1a:	fbb2 f4f4 	udiv	r4, r2, r4
20002e1e:	609c      	str	r4, [r3, #8]
    g_FrequencyACE = SystemCoreClock / AceDiv;
20002e20:	fbb2 f0f0 	udiv	r0, r2, r0
20002e24:	60d8      	str	r0, [r3, #12]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
20002e26:	fbb2 f1f1 	udiv	r1, r2, r1
20002e2a:	6119      	str	r1, [r3, #16]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
20002e2c:	615a      	str	r2, [r3, #20]
}
20002e2e:	b004      	add	sp, #16
20002e30:	bc30      	pop	{r4, r5}
20002e32:	4770      	bx	lr

20002e34 <__aeabi_drsub>:
20002e34:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
20002e38:	e002      	b.n	20002e40 <__adddf3>
20002e3a:	bf00      	nop

20002e3c <__aeabi_dsub>:
20002e3c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

20002e40 <__adddf3>:
20002e40:	b530      	push	{r4, r5, lr}
20002e42:	ea4f 0441 	mov.w	r4, r1, lsl #1
20002e46:	ea4f 0543 	mov.w	r5, r3, lsl #1
20002e4a:	ea94 0f05 	teq	r4, r5
20002e4e:	bf08      	it	eq
20002e50:	ea90 0f02 	teqeq	r0, r2
20002e54:	bf1f      	itttt	ne
20002e56:	ea54 0c00 	orrsne.w	ip, r4, r0
20002e5a:	ea55 0c02 	orrsne.w	ip, r5, r2
20002e5e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
20002e62:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20002e66:	f000 80e2 	beq.w	2000302e <__adddf3+0x1ee>
20002e6a:	ea4f 5454 	mov.w	r4, r4, lsr #21
20002e6e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
20002e72:	bfb8      	it	lt
20002e74:	426d      	neglt	r5, r5
20002e76:	dd0c      	ble.n	20002e92 <__adddf3+0x52>
20002e78:	442c      	add	r4, r5
20002e7a:	ea80 0202 	eor.w	r2, r0, r2
20002e7e:	ea81 0303 	eor.w	r3, r1, r3
20002e82:	ea82 0000 	eor.w	r0, r2, r0
20002e86:	ea83 0101 	eor.w	r1, r3, r1
20002e8a:	ea80 0202 	eor.w	r2, r0, r2
20002e8e:	ea81 0303 	eor.w	r3, r1, r3
20002e92:	2d36      	cmp	r5, #54	; 0x36
20002e94:	bf88      	it	hi
20002e96:	bd30      	pophi	{r4, r5, pc}
20002e98:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
20002e9c:	ea4f 3101 	mov.w	r1, r1, lsl #12
20002ea0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
20002ea4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
20002ea8:	d002      	beq.n	20002eb0 <__adddf3+0x70>
20002eaa:	4240      	negs	r0, r0
20002eac:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20002eb0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
20002eb4:	ea4f 3303 	mov.w	r3, r3, lsl #12
20002eb8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
20002ebc:	d002      	beq.n	20002ec4 <__adddf3+0x84>
20002ebe:	4252      	negs	r2, r2
20002ec0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20002ec4:	ea94 0f05 	teq	r4, r5
20002ec8:	f000 80a7 	beq.w	2000301a <__adddf3+0x1da>
20002ecc:	f1a4 0401 	sub.w	r4, r4, #1
20002ed0:	f1d5 0e20 	rsbs	lr, r5, #32
20002ed4:	db0d      	blt.n	20002ef2 <__adddf3+0xb2>
20002ed6:	fa02 fc0e 	lsl.w	ip, r2, lr
20002eda:	fa22 f205 	lsr.w	r2, r2, r5
20002ede:	1880      	adds	r0, r0, r2
20002ee0:	f141 0100 	adc.w	r1, r1, #0
20002ee4:	fa03 f20e 	lsl.w	r2, r3, lr
20002ee8:	1880      	adds	r0, r0, r2
20002eea:	fa43 f305 	asr.w	r3, r3, r5
20002eee:	4159      	adcs	r1, r3
20002ef0:	e00e      	b.n	20002f10 <__adddf3+0xd0>
20002ef2:	f1a5 0520 	sub.w	r5, r5, #32
20002ef6:	f10e 0e20 	add.w	lr, lr, #32
20002efa:	2a01      	cmp	r2, #1
20002efc:	fa03 fc0e 	lsl.w	ip, r3, lr
20002f00:	bf28      	it	cs
20002f02:	f04c 0c02 	orrcs.w	ip, ip, #2
20002f06:	fa43 f305 	asr.w	r3, r3, r5
20002f0a:	18c0      	adds	r0, r0, r3
20002f0c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
20002f10:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20002f14:	d507      	bpl.n	20002f26 <__adddf3+0xe6>
20002f16:	f04f 0e00 	mov.w	lr, #0
20002f1a:	f1dc 0c00 	rsbs	ip, ip, #0
20002f1e:	eb7e 0000 	sbcs.w	r0, lr, r0
20002f22:	eb6e 0101 	sbc.w	r1, lr, r1
20002f26:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
20002f2a:	d31b      	bcc.n	20002f64 <__adddf3+0x124>
20002f2c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
20002f30:	d30c      	bcc.n	20002f4c <__adddf3+0x10c>
20002f32:	0849      	lsrs	r1, r1, #1
20002f34:	ea5f 0030 	movs.w	r0, r0, rrx
20002f38:	ea4f 0c3c 	mov.w	ip, ip, rrx
20002f3c:	f104 0401 	add.w	r4, r4, #1
20002f40:	ea4f 5244 	mov.w	r2, r4, lsl #21
20002f44:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
20002f48:	f080 809a 	bcs.w	20003080 <__adddf3+0x240>
20002f4c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
20002f50:	bf08      	it	eq
20002f52:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
20002f56:	f150 0000 	adcs.w	r0, r0, #0
20002f5a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20002f5e:	ea41 0105 	orr.w	r1, r1, r5
20002f62:	bd30      	pop	{r4, r5, pc}
20002f64:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
20002f68:	4140      	adcs	r0, r0
20002f6a:	eb41 0101 	adc.w	r1, r1, r1
20002f6e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20002f72:	f1a4 0401 	sub.w	r4, r4, #1
20002f76:	d1e9      	bne.n	20002f4c <__adddf3+0x10c>
20002f78:	f091 0f00 	teq	r1, #0
20002f7c:	bf04      	itt	eq
20002f7e:	4601      	moveq	r1, r0
20002f80:	2000      	moveq	r0, #0
20002f82:	fab1 f381 	clz	r3, r1
20002f86:	bf08      	it	eq
20002f88:	3320      	addeq	r3, #32
20002f8a:	f1a3 030b 	sub.w	r3, r3, #11
20002f8e:	f1b3 0220 	subs.w	r2, r3, #32
20002f92:	da0c      	bge.n	20002fae <__adddf3+0x16e>
20002f94:	320c      	adds	r2, #12
20002f96:	dd08      	ble.n	20002faa <__adddf3+0x16a>
20002f98:	f102 0c14 	add.w	ip, r2, #20
20002f9c:	f1c2 020c 	rsb	r2, r2, #12
20002fa0:	fa01 f00c 	lsl.w	r0, r1, ip
20002fa4:	fa21 f102 	lsr.w	r1, r1, r2
20002fa8:	e00c      	b.n	20002fc4 <__adddf3+0x184>
20002faa:	f102 0214 	add.w	r2, r2, #20
20002fae:	bfd8      	it	le
20002fb0:	f1c2 0c20 	rsble	ip, r2, #32
20002fb4:	fa01 f102 	lsl.w	r1, r1, r2
20002fb8:	fa20 fc0c 	lsr.w	ip, r0, ip
20002fbc:	bfdc      	itt	le
20002fbe:	ea41 010c 	orrle.w	r1, r1, ip
20002fc2:	4090      	lslle	r0, r2
20002fc4:	1ae4      	subs	r4, r4, r3
20002fc6:	bfa2      	ittt	ge
20002fc8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
20002fcc:	4329      	orrge	r1, r5
20002fce:	bd30      	popge	{r4, r5, pc}
20002fd0:	ea6f 0404 	mvn.w	r4, r4
20002fd4:	3c1f      	subs	r4, #31
20002fd6:	da1c      	bge.n	20003012 <__adddf3+0x1d2>
20002fd8:	340c      	adds	r4, #12
20002fda:	dc0e      	bgt.n	20002ffa <__adddf3+0x1ba>
20002fdc:	f104 0414 	add.w	r4, r4, #20
20002fe0:	f1c4 0220 	rsb	r2, r4, #32
20002fe4:	fa20 f004 	lsr.w	r0, r0, r4
20002fe8:	fa01 f302 	lsl.w	r3, r1, r2
20002fec:	ea40 0003 	orr.w	r0, r0, r3
20002ff0:	fa21 f304 	lsr.w	r3, r1, r4
20002ff4:	ea45 0103 	orr.w	r1, r5, r3
20002ff8:	bd30      	pop	{r4, r5, pc}
20002ffa:	f1c4 040c 	rsb	r4, r4, #12
20002ffe:	f1c4 0220 	rsb	r2, r4, #32
20003002:	fa20 f002 	lsr.w	r0, r0, r2
20003006:	fa01 f304 	lsl.w	r3, r1, r4
2000300a:	ea40 0003 	orr.w	r0, r0, r3
2000300e:	4629      	mov	r1, r5
20003010:	bd30      	pop	{r4, r5, pc}
20003012:	fa21 f004 	lsr.w	r0, r1, r4
20003016:	4629      	mov	r1, r5
20003018:	bd30      	pop	{r4, r5, pc}
2000301a:	f094 0f00 	teq	r4, #0
2000301e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
20003022:	bf06      	itte	eq
20003024:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
20003028:	3401      	addeq	r4, #1
2000302a:	3d01      	subne	r5, #1
2000302c:	e74e      	b.n	20002ecc <__adddf3+0x8c>
2000302e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
20003032:	bf18      	it	ne
20003034:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20003038:	d029      	beq.n	2000308e <__adddf3+0x24e>
2000303a:	ea94 0f05 	teq	r4, r5
2000303e:	bf08      	it	eq
20003040:	ea90 0f02 	teqeq	r0, r2
20003044:	d005      	beq.n	20003052 <__adddf3+0x212>
20003046:	ea54 0c00 	orrs.w	ip, r4, r0
2000304a:	bf04      	itt	eq
2000304c:	4619      	moveq	r1, r3
2000304e:	4610      	moveq	r0, r2
20003050:	bd30      	pop	{r4, r5, pc}
20003052:	ea91 0f03 	teq	r1, r3
20003056:	bf1e      	ittt	ne
20003058:	2100      	movne	r1, #0
2000305a:	2000      	movne	r0, #0
2000305c:	bd30      	popne	{r4, r5, pc}
2000305e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
20003062:	d105      	bne.n	20003070 <__adddf3+0x230>
20003064:	0040      	lsls	r0, r0, #1
20003066:	4149      	adcs	r1, r1
20003068:	bf28      	it	cs
2000306a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
2000306e:	bd30      	pop	{r4, r5, pc}
20003070:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
20003074:	bf3c      	itt	cc
20003076:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
2000307a:	bd30      	popcc	{r4, r5, pc}
2000307c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20003080:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
20003084:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20003088:	f04f 0000 	mov.w	r0, #0
2000308c:	bd30      	pop	{r4, r5, pc}
2000308e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
20003092:	bf1a      	itte	ne
20003094:	4619      	movne	r1, r3
20003096:	4610      	movne	r0, r2
20003098:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
2000309c:	bf1c      	itt	ne
2000309e:	460b      	movne	r3, r1
200030a0:	4602      	movne	r2, r0
200030a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
200030a6:	bf06      	itte	eq
200030a8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
200030ac:	ea91 0f03 	teqeq	r1, r3
200030b0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
200030b4:	bd30      	pop	{r4, r5, pc}
200030b6:	bf00      	nop

200030b8 <__aeabi_ui2d>:
200030b8:	f090 0f00 	teq	r0, #0
200030bc:	bf04      	itt	eq
200030be:	2100      	moveq	r1, #0
200030c0:	4770      	bxeq	lr
200030c2:	b530      	push	{r4, r5, lr}
200030c4:	f44f 6480 	mov.w	r4, #1024	; 0x400
200030c8:	f104 0432 	add.w	r4, r4, #50	; 0x32
200030cc:	f04f 0500 	mov.w	r5, #0
200030d0:	f04f 0100 	mov.w	r1, #0
200030d4:	e750      	b.n	20002f78 <__adddf3+0x138>
200030d6:	bf00      	nop

200030d8 <__aeabi_i2d>:
200030d8:	f090 0f00 	teq	r0, #0
200030dc:	bf04      	itt	eq
200030de:	2100      	moveq	r1, #0
200030e0:	4770      	bxeq	lr
200030e2:	b530      	push	{r4, r5, lr}
200030e4:	f44f 6480 	mov.w	r4, #1024	; 0x400
200030e8:	f104 0432 	add.w	r4, r4, #50	; 0x32
200030ec:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
200030f0:	bf48      	it	mi
200030f2:	4240      	negmi	r0, r0
200030f4:	f04f 0100 	mov.w	r1, #0
200030f8:	e73e      	b.n	20002f78 <__adddf3+0x138>
200030fa:	bf00      	nop

200030fc <__aeabi_f2d>:
200030fc:	0042      	lsls	r2, r0, #1
200030fe:	ea4f 01e2 	mov.w	r1, r2, asr #3
20003102:	ea4f 0131 	mov.w	r1, r1, rrx
20003106:	ea4f 7002 	mov.w	r0, r2, lsl #28
2000310a:	bf1f      	itttt	ne
2000310c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
20003110:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
20003114:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
20003118:	4770      	bxne	lr
2000311a:	f092 0f00 	teq	r2, #0
2000311e:	bf14      	ite	ne
20003120:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
20003124:	4770      	bxeq	lr
20003126:	b530      	push	{r4, r5, lr}
20003128:	f44f 7460 	mov.w	r4, #896	; 0x380
2000312c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20003130:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20003134:	e720      	b.n	20002f78 <__adddf3+0x138>
20003136:	bf00      	nop

20003138 <__aeabi_ul2d>:
20003138:	ea50 0201 	orrs.w	r2, r0, r1
2000313c:	bf08      	it	eq
2000313e:	4770      	bxeq	lr
20003140:	b530      	push	{r4, r5, lr}
20003142:	f04f 0500 	mov.w	r5, #0
20003146:	e00a      	b.n	2000315e <__aeabi_l2d+0x16>

20003148 <__aeabi_l2d>:
20003148:	ea50 0201 	orrs.w	r2, r0, r1
2000314c:	bf08      	it	eq
2000314e:	4770      	bxeq	lr
20003150:	b530      	push	{r4, r5, lr}
20003152:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
20003156:	d502      	bpl.n	2000315e <__aeabi_l2d+0x16>
20003158:	4240      	negs	r0, r0
2000315a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
2000315e:	f44f 6480 	mov.w	r4, #1024	; 0x400
20003162:	f104 0432 	add.w	r4, r4, #50	; 0x32
20003166:	ea5f 5c91 	movs.w	ip, r1, lsr #22
2000316a:	f43f aedc 	beq.w	20002f26 <__adddf3+0xe6>
2000316e:	f04f 0203 	mov.w	r2, #3
20003172:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
20003176:	bf18      	it	ne
20003178:	3203      	addne	r2, #3
2000317a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
2000317e:	bf18      	it	ne
20003180:	3203      	addne	r2, #3
20003182:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
20003186:	f1c2 0320 	rsb	r3, r2, #32
2000318a:	fa00 fc03 	lsl.w	ip, r0, r3
2000318e:	fa20 f002 	lsr.w	r0, r0, r2
20003192:	fa01 fe03 	lsl.w	lr, r1, r3
20003196:	ea40 000e 	orr.w	r0, r0, lr
2000319a:	fa21 f102 	lsr.w	r1, r1, r2
2000319e:	4414      	add	r4, r2
200031a0:	e6c1      	b.n	20002f26 <__adddf3+0xe6>
200031a2:	bf00      	nop

200031a4 <__aeabi_dmul>:
200031a4:	b570      	push	{r4, r5, r6, lr}
200031a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
200031aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
200031ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
200031b2:	bf1d      	ittte	ne
200031b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
200031b8:	ea94 0f0c 	teqne	r4, ip
200031bc:	ea95 0f0c 	teqne	r5, ip
200031c0:	f000 f8de 	bleq	20003380 <__aeabi_dmul+0x1dc>
200031c4:	442c      	add	r4, r5
200031c6:	ea81 0603 	eor.w	r6, r1, r3
200031ca:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
200031ce:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
200031d2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
200031d6:	bf18      	it	ne
200031d8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
200031dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
200031e0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
200031e4:	d038      	beq.n	20003258 <__aeabi_dmul+0xb4>
200031e6:	fba0 ce02 	umull	ip, lr, r0, r2
200031ea:	f04f 0500 	mov.w	r5, #0
200031ee:	fbe1 e502 	umlal	lr, r5, r1, r2
200031f2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
200031f6:	fbe0 e503 	umlal	lr, r5, r0, r3
200031fa:	f04f 0600 	mov.w	r6, #0
200031fe:	fbe1 5603 	umlal	r5, r6, r1, r3
20003202:	f09c 0f00 	teq	ip, #0
20003206:	bf18      	it	ne
20003208:	f04e 0e01 	orrne.w	lr, lr, #1
2000320c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
20003210:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
20003214:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
20003218:	d204      	bcs.n	20003224 <__aeabi_dmul+0x80>
2000321a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
2000321e:	416d      	adcs	r5, r5
20003220:	eb46 0606 	adc.w	r6, r6, r6
20003224:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
20003228:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
2000322c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
20003230:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
20003234:	ea4f 2ece 	mov.w	lr, lr, lsl #11
20003238:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
2000323c:	bf88      	it	hi
2000323e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
20003242:	d81e      	bhi.n	20003282 <__aeabi_dmul+0xde>
20003244:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
20003248:	bf08      	it	eq
2000324a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
2000324e:	f150 0000 	adcs.w	r0, r0, #0
20003252:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20003256:	bd70      	pop	{r4, r5, r6, pc}
20003258:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
2000325c:	ea46 0101 	orr.w	r1, r6, r1
20003260:	ea40 0002 	orr.w	r0, r0, r2
20003264:	ea81 0103 	eor.w	r1, r1, r3
20003268:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
2000326c:	bfc2      	ittt	gt
2000326e:	ebd4 050c 	rsbsgt	r5, r4, ip
20003272:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
20003276:	bd70      	popgt	{r4, r5, r6, pc}
20003278:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
2000327c:	f04f 0e00 	mov.w	lr, #0
20003280:	3c01      	subs	r4, #1
20003282:	f300 80ab 	bgt.w	200033dc <__aeabi_dmul+0x238>
20003286:	f114 0f36 	cmn.w	r4, #54	; 0x36
2000328a:	bfde      	ittt	le
2000328c:	2000      	movle	r0, #0
2000328e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
20003292:	bd70      	pople	{r4, r5, r6, pc}
20003294:	f1c4 0400 	rsb	r4, r4, #0
20003298:	3c20      	subs	r4, #32
2000329a:	da35      	bge.n	20003308 <__aeabi_dmul+0x164>
2000329c:	340c      	adds	r4, #12
2000329e:	dc1b      	bgt.n	200032d8 <__aeabi_dmul+0x134>
200032a0:	f104 0414 	add.w	r4, r4, #20
200032a4:	f1c4 0520 	rsb	r5, r4, #32
200032a8:	fa00 f305 	lsl.w	r3, r0, r5
200032ac:	fa20 f004 	lsr.w	r0, r0, r4
200032b0:	fa01 f205 	lsl.w	r2, r1, r5
200032b4:	ea40 0002 	orr.w	r0, r0, r2
200032b8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
200032bc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
200032c0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
200032c4:	fa21 f604 	lsr.w	r6, r1, r4
200032c8:	eb42 0106 	adc.w	r1, r2, r6
200032cc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
200032d0:	bf08      	it	eq
200032d2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
200032d6:	bd70      	pop	{r4, r5, r6, pc}
200032d8:	f1c4 040c 	rsb	r4, r4, #12
200032dc:	f1c4 0520 	rsb	r5, r4, #32
200032e0:	fa00 f304 	lsl.w	r3, r0, r4
200032e4:	fa20 f005 	lsr.w	r0, r0, r5
200032e8:	fa01 f204 	lsl.w	r2, r1, r4
200032ec:	ea40 0002 	orr.w	r0, r0, r2
200032f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200032f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
200032f8:	f141 0100 	adc.w	r1, r1, #0
200032fc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20003300:	bf08      	it	eq
20003302:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20003306:	bd70      	pop	{r4, r5, r6, pc}
20003308:	f1c4 0520 	rsb	r5, r4, #32
2000330c:	fa00 f205 	lsl.w	r2, r0, r5
20003310:	ea4e 0e02 	orr.w	lr, lr, r2
20003314:	fa20 f304 	lsr.w	r3, r0, r4
20003318:	fa01 f205 	lsl.w	r2, r1, r5
2000331c:	ea43 0302 	orr.w	r3, r3, r2
20003320:	fa21 f004 	lsr.w	r0, r1, r4
20003324:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20003328:	fa21 f204 	lsr.w	r2, r1, r4
2000332c:	ea20 0002 	bic.w	r0, r0, r2
20003330:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
20003334:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20003338:	bf08      	it	eq
2000333a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
2000333e:	bd70      	pop	{r4, r5, r6, pc}
20003340:	f094 0f00 	teq	r4, #0
20003344:	d10f      	bne.n	20003366 <__aeabi_dmul+0x1c2>
20003346:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
2000334a:	0040      	lsls	r0, r0, #1
2000334c:	eb41 0101 	adc.w	r1, r1, r1
20003350:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20003354:	bf08      	it	eq
20003356:	3c01      	subeq	r4, #1
20003358:	d0f7      	beq.n	2000334a <__aeabi_dmul+0x1a6>
2000335a:	ea41 0106 	orr.w	r1, r1, r6
2000335e:	f095 0f00 	teq	r5, #0
20003362:	bf18      	it	ne
20003364:	4770      	bxne	lr
20003366:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
2000336a:	0052      	lsls	r2, r2, #1
2000336c:	eb43 0303 	adc.w	r3, r3, r3
20003370:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
20003374:	bf08      	it	eq
20003376:	3d01      	subeq	r5, #1
20003378:	d0f7      	beq.n	2000336a <__aeabi_dmul+0x1c6>
2000337a:	ea43 0306 	orr.w	r3, r3, r6
2000337e:	4770      	bx	lr
20003380:	ea94 0f0c 	teq	r4, ip
20003384:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20003388:	bf18      	it	ne
2000338a:	ea95 0f0c 	teqne	r5, ip
2000338e:	d00c      	beq.n	200033aa <__aeabi_dmul+0x206>
20003390:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20003394:	bf18      	it	ne
20003396:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
2000339a:	d1d1      	bne.n	20003340 <__aeabi_dmul+0x19c>
2000339c:	ea81 0103 	eor.w	r1, r1, r3
200033a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200033a4:	f04f 0000 	mov.w	r0, #0
200033a8:	bd70      	pop	{r4, r5, r6, pc}
200033aa:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
200033ae:	bf06      	itte	eq
200033b0:	4610      	moveq	r0, r2
200033b2:	4619      	moveq	r1, r3
200033b4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
200033b8:	d019      	beq.n	200033ee <__aeabi_dmul+0x24a>
200033ba:	ea94 0f0c 	teq	r4, ip
200033be:	d102      	bne.n	200033c6 <__aeabi_dmul+0x222>
200033c0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
200033c4:	d113      	bne.n	200033ee <__aeabi_dmul+0x24a>
200033c6:	ea95 0f0c 	teq	r5, ip
200033ca:	d105      	bne.n	200033d8 <__aeabi_dmul+0x234>
200033cc:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
200033d0:	bf1c      	itt	ne
200033d2:	4610      	movne	r0, r2
200033d4:	4619      	movne	r1, r3
200033d6:	d10a      	bne.n	200033ee <__aeabi_dmul+0x24a>
200033d8:	ea81 0103 	eor.w	r1, r1, r3
200033dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200033e0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
200033e4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
200033e8:	f04f 0000 	mov.w	r0, #0
200033ec:	bd70      	pop	{r4, r5, r6, pc}
200033ee:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
200033f2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
200033f6:	bd70      	pop	{r4, r5, r6, pc}

200033f8 <__aeabi_ddiv>:
200033f8:	b570      	push	{r4, r5, r6, lr}
200033fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
200033fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
20003402:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
20003406:	bf1d      	ittte	ne
20003408:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
2000340c:	ea94 0f0c 	teqne	r4, ip
20003410:	ea95 0f0c 	teqne	r5, ip
20003414:	f000 f8a7 	bleq	20003566 <__aeabi_ddiv+0x16e>
20003418:	eba4 0405 	sub.w	r4, r4, r5
2000341c:	ea81 0e03 	eor.w	lr, r1, r3
20003420:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
20003424:	ea4f 3101 	mov.w	r1, r1, lsl #12
20003428:	f000 8088 	beq.w	2000353c <__aeabi_ddiv+0x144>
2000342c:	ea4f 3303 	mov.w	r3, r3, lsl #12
20003430:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
20003434:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
20003438:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
2000343c:	ea4f 2202 	mov.w	r2, r2, lsl #8
20003440:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
20003444:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
20003448:	ea4f 2600 	mov.w	r6, r0, lsl #8
2000344c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
20003450:	429d      	cmp	r5, r3
20003452:	bf08      	it	eq
20003454:	4296      	cmpeq	r6, r2
20003456:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
2000345a:	f504 7440 	add.w	r4, r4, #768	; 0x300
2000345e:	d202      	bcs.n	20003466 <__aeabi_ddiv+0x6e>
20003460:	085b      	lsrs	r3, r3, #1
20003462:	ea4f 0232 	mov.w	r2, r2, rrx
20003466:	1ab6      	subs	r6, r6, r2
20003468:	eb65 0503 	sbc.w	r5, r5, r3
2000346c:	085b      	lsrs	r3, r3, #1
2000346e:	ea4f 0232 	mov.w	r2, r2, rrx
20003472:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
20003476:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
2000347a:	ebb6 0e02 	subs.w	lr, r6, r2
2000347e:	eb75 0e03 	sbcs.w	lr, r5, r3
20003482:	bf22      	ittt	cs
20003484:	1ab6      	subcs	r6, r6, r2
20003486:	4675      	movcs	r5, lr
20003488:	ea40 000c 	orrcs.w	r0, r0, ip
2000348c:	085b      	lsrs	r3, r3, #1
2000348e:	ea4f 0232 	mov.w	r2, r2, rrx
20003492:	ebb6 0e02 	subs.w	lr, r6, r2
20003496:	eb75 0e03 	sbcs.w	lr, r5, r3
2000349a:	bf22      	ittt	cs
2000349c:	1ab6      	subcs	r6, r6, r2
2000349e:	4675      	movcs	r5, lr
200034a0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
200034a4:	085b      	lsrs	r3, r3, #1
200034a6:	ea4f 0232 	mov.w	r2, r2, rrx
200034aa:	ebb6 0e02 	subs.w	lr, r6, r2
200034ae:	eb75 0e03 	sbcs.w	lr, r5, r3
200034b2:	bf22      	ittt	cs
200034b4:	1ab6      	subcs	r6, r6, r2
200034b6:	4675      	movcs	r5, lr
200034b8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
200034bc:	085b      	lsrs	r3, r3, #1
200034be:	ea4f 0232 	mov.w	r2, r2, rrx
200034c2:	ebb6 0e02 	subs.w	lr, r6, r2
200034c6:	eb75 0e03 	sbcs.w	lr, r5, r3
200034ca:	bf22      	ittt	cs
200034cc:	1ab6      	subcs	r6, r6, r2
200034ce:	4675      	movcs	r5, lr
200034d0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
200034d4:	ea55 0e06 	orrs.w	lr, r5, r6
200034d8:	d018      	beq.n	2000350c <__aeabi_ddiv+0x114>
200034da:	ea4f 1505 	mov.w	r5, r5, lsl #4
200034de:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
200034e2:	ea4f 1606 	mov.w	r6, r6, lsl #4
200034e6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200034ea:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
200034ee:	ea4f 02c2 	mov.w	r2, r2, lsl #3
200034f2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
200034f6:	d1c0      	bne.n	2000347a <__aeabi_ddiv+0x82>
200034f8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
200034fc:	d10b      	bne.n	20003516 <__aeabi_ddiv+0x11e>
200034fe:	ea41 0100 	orr.w	r1, r1, r0
20003502:	f04f 0000 	mov.w	r0, #0
20003506:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
2000350a:	e7b6      	b.n	2000347a <__aeabi_ddiv+0x82>
2000350c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20003510:	bf04      	itt	eq
20003512:	4301      	orreq	r1, r0
20003514:	2000      	moveq	r0, #0
20003516:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
2000351a:	bf88      	it	hi
2000351c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
20003520:	f63f aeaf 	bhi.w	20003282 <__aeabi_dmul+0xde>
20003524:	ebb5 0c03 	subs.w	ip, r5, r3
20003528:	bf04      	itt	eq
2000352a:	ebb6 0c02 	subseq.w	ip, r6, r2
2000352e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
20003532:	f150 0000 	adcs.w	r0, r0, #0
20003536:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
2000353a:	bd70      	pop	{r4, r5, r6, pc}
2000353c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
20003540:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
20003544:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
20003548:	bfc2      	ittt	gt
2000354a:	ebd4 050c 	rsbsgt	r5, r4, ip
2000354e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
20003552:	bd70      	popgt	{r4, r5, r6, pc}
20003554:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20003558:	f04f 0e00 	mov.w	lr, #0
2000355c:	3c01      	subs	r4, #1
2000355e:	e690      	b.n	20003282 <__aeabi_dmul+0xde>
20003560:	ea45 0e06 	orr.w	lr, r5, r6
20003564:	e68d      	b.n	20003282 <__aeabi_dmul+0xde>
20003566:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
2000356a:	ea94 0f0c 	teq	r4, ip
2000356e:	bf08      	it	eq
20003570:	ea95 0f0c 	teqeq	r5, ip
20003574:	f43f af3b 	beq.w	200033ee <__aeabi_dmul+0x24a>
20003578:	ea94 0f0c 	teq	r4, ip
2000357c:	d10a      	bne.n	20003594 <__aeabi_ddiv+0x19c>
2000357e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20003582:	f47f af34 	bne.w	200033ee <__aeabi_dmul+0x24a>
20003586:	ea95 0f0c 	teq	r5, ip
2000358a:	f47f af25 	bne.w	200033d8 <__aeabi_dmul+0x234>
2000358e:	4610      	mov	r0, r2
20003590:	4619      	mov	r1, r3
20003592:	e72c      	b.n	200033ee <__aeabi_dmul+0x24a>
20003594:	ea95 0f0c 	teq	r5, ip
20003598:	d106      	bne.n	200035a8 <__aeabi_ddiv+0x1b0>
2000359a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
2000359e:	f43f aefd 	beq.w	2000339c <__aeabi_dmul+0x1f8>
200035a2:	4610      	mov	r0, r2
200035a4:	4619      	mov	r1, r3
200035a6:	e722      	b.n	200033ee <__aeabi_dmul+0x24a>
200035a8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
200035ac:	bf18      	it	ne
200035ae:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
200035b2:	f47f aec5 	bne.w	20003340 <__aeabi_dmul+0x19c>
200035b6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
200035ba:	f47f af0d 	bne.w	200033d8 <__aeabi_dmul+0x234>
200035be:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
200035c2:	f47f aeeb 	bne.w	2000339c <__aeabi_dmul+0x1f8>
200035c6:	e712      	b.n	200033ee <__aeabi_dmul+0x24a>

200035c8 <__aeabi_d2iz>:
200035c8:	ea4f 0241 	mov.w	r2, r1, lsl #1
200035cc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
200035d0:	d215      	bcs.n	200035fe <__aeabi_d2iz+0x36>
200035d2:	d511      	bpl.n	200035f8 <__aeabi_d2iz+0x30>
200035d4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
200035d8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
200035dc:	d912      	bls.n	20003604 <__aeabi_d2iz+0x3c>
200035de:	ea4f 23c1 	mov.w	r3, r1, lsl #11
200035e2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
200035e6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
200035ea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
200035ee:	fa23 f002 	lsr.w	r0, r3, r2
200035f2:	bf18      	it	ne
200035f4:	4240      	negne	r0, r0
200035f6:	4770      	bx	lr
200035f8:	f04f 0000 	mov.w	r0, #0
200035fc:	4770      	bx	lr
200035fe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
20003602:	d105      	bne.n	20003610 <__aeabi_d2iz+0x48>
20003604:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
20003608:	bf08      	it	eq
2000360a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
2000360e:	4770      	bx	lr
20003610:	f04f 0000 	mov.w	r0, #0
20003614:	4770      	bx	lr
20003616:	bf00      	nop

20003618 <__aeabi_d2f>:
20003618:	ea4f 0241 	mov.w	r2, r1, lsl #1
2000361c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
20003620:	bf24      	itt	cs
20003622:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
20003626:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
2000362a:	d90d      	bls.n	20003648 <__aeabi_d2f+0x30>
2000362c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
20003630:	ea4f 02c0 	mov.w	r2, r0, lsl #3
20003634:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
20003638:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
2000363c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
20003640:	bf08      	it	eq
20003642:	f020 0001 	biceq.w	r0, r0, #1
20003646:	4770      	bx	lr
20003648:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
2000364c:	d121      	bne.n	20003692 <__aeabi_d2f+0x7a>
2000364e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
20003652:	bfbc      	itt	lt
20003654:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
20003658:	4770      	bxlt	lr
2000365a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
2000365e:	ea4f 5252 	mov.w	r2, r2, lsr #21
20003662:	f1c2 0218 	rsb	r2, r2, #24
20003666:	f1c2 0c20 	rsb	ip, r2, #32
2000366a:	fa10 f30c 	lsls.w	r3, r0, ip
2000366e:	fa20 f002 	lsr.w	r0, r0, r2
20003672:	bf18      	it	ne
20003674:	f040 0001 	orrne.w	r0, r0, #1
20003678:	ea4f 23c1 	mov.w	r3, r1, lsl #11
2000367c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
20003680:	fa03 fc0c 	lsl.w	ip, r3, ip
20003684:	ea40 000c 	orr.w	r0, r0, ip
20003688:	fa23 f302 	lsr.w	r3, r3, r2
2000368c:	ea4f 0343 	mov.w	r3, r3, lsl #1
20003690:	e7cc      	b.n	2000362c <__aeabi_d2f+0x14>
20003692:	ea7f 5362 	mvns.w	r3, r2, asr #21
20003696:	d107      	bne.n	200036a8 <__aeabi_d2f+0x90>
20003698:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
2000369c:	bf1e      	ittt	ne
2000369e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
200036a2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
200036a6:	4770      	bxne	lr
200036a8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
200036ac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
200036b0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
200036b4:	4770      	bx	lr
200036b6:	bf00      	nop

200036b8 <__aeabi_frsub>:
200036b8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
200036bc:	e002      	b.n	200036c4 <__addsf3>
200036be:	bf00      	nop

200036c0 <__aeabi_fsub>:
200036c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

200036c4 <__addsf3>:
200036c4:	0042      	lsls	r2, r0, #1
200036c6:	bf1f      	itttt	ne
200036c8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
200036cc:	ea92 0f03 	teqne	r2, r3
200036d0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
200036d4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
200036d8:	d06a      	beq.n	200037b0 <__addsf3+0xec>
200036da:	ea4f 6212 	mov.w	r2, r2, lsr #24
200036de:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
200036e2:	bfc1      	itttt	gt
200036e4:	18d2      	addgt	r2, r2, r3
200036e6:	4041      	eorgt	r1, r0
200036e8:	4048      	eorgt	r0, r1
200036ea:	4041      	eorgt	r1, r0
200036ec:	bfb8      	it	lt
200036ee:	425b      	neglt	r3, r3
200036f0:	2b19      	cmp	r3, #25
200036f2:	bf88      	it	hi
200036f4:	4770      	bxhi	lr
200036f6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
200036fa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
200036fe:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
20003702:	bf18      	it	ne
20003704:	4240      	negne	r0, r0
20003706:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
2000370a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
2000370e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
20003712:	bf18      	it	ne
20003714:	4249      	negne	r1, r1
20003716:	ea92 0f03 	teq	r2, r3
2000371a:	d03f      	beq.n	2000379c <__addsf3+0xd8>
2000371c:	f1a2 0201 	sub.w	r2, r2, #1
20003720:	fa41 fc03 	asr.w	ip, r1, r3
20003724:	eb10 000c 	adds.w	r0, r0, ip
20003728:	f1c3 0320 	rsb	r3, r3, #32
2000372c:	fa01 f103 	lsl.w	r1, r1, r3
20003730:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
20003734:	d502      	bpl.n	2000373c <__addsf3+0x78>
20003736:	4249      	negs	r1, r1
20003738:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
2000373c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
20003740:	d313      	bcc.n	2000376a <__addsf3+0xa6>
20003742:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
20003746:	d306      	bcc.n	20003756 <__addsf3+0x92>
20003748:	0840      	lsrs	r0, r0, #1
2000374a:	ea4f 0131 	mov.w	r1, r1, rrx
2000374e:	f102 0201 	add.w	r2, r2, #1
20003752:	2afe      	cmp	r2, #254	; 0xfe
20003754:	d251      	bcs.n	200037fa <__addsf3+0x136>
20003756:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
2000375a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
2000375e:	bf08      	it	eq
20003760:	f020 0001 	biceq.w	r0, r0, #1
20003764:	ea40 0003 	orr.w	r0, r0, r3
20003768:	4770      	bx	lr
2000376a:	0049      	lsls	r1, r1, #1
2000376c:	eb40 0000 	adc.w	r0, r0, r0
20003770:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
20003774:	f1a2 0201 	sub.w	r2, r2, #1
20003778:	d1ed      	bne.n	20003756 <__addsf3+0x92>
2000377a:	fab0 fc80 	clz	ip, r0
2000377e:	f1ac 0c08 	sub.w	ip, ip, #8
20003782:	ebb2 020c 	subs.w	r2, r2, ip
20003786:	fa00 f00c 	lsl.w	r0, r0, ip
2000378a:	bfaa      	itet	ge
2000378c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
20003790:	4252      	neglt	r2, r2
20003792:	4318      	orrge	r0, r3
20003794:	bfbc      	itt	lt
20003796:	40d0      	lsrlt	r0, r2
20003798:	4318      	orrlt	r0, r3
2000379a:	4770      	bx	lr
2000379c:	f092 0f00 	teq	r2, #0
200037a0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
200037a4:	bf06      	itte	eq
200037a6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
200037aa:	3201      	addeq	r2, #1
200037ac:	3b01      	subne	r3, #1
200037ae:	e7b5      	b.n	2000371c <__addsf3+0x58>
200037b0:	ea4f 0341 	mov.w	r3, r1, lsl #1
200037b4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
200037b8:	bf18      	it	ne
200037ba:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
200037be:	d021      	beq.n	20003804 <__addsf3+0x140>
200037c0:	ea92 0f03 	teq	r2, r3
200037c4:	d004      	beq.n	200037d0 <__addsf3+0x10c>
200037c6:	f092 0f00 	teq	r2, #0
200037ca:	bf08      	it	eq
200037cc:	4608      	moveq	r0, r1
200037ce:	4770      	bx	lr
200037d0:	ea90 0f01 	teq	r0, r1
200037d4:	bf1c      	itt	ne
200037d6:	2000      	movne	r0, #0
200037d8:	4770      	bxne	lr
200037da:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
200037de:	d104      	bne.n	200037ea <__addsf3+0x126>
200037e0:	0040      	lsls	r0, r0, #1
200037e2:	bf28      	it	cs
200037e4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
200037e8:	4770      	bx	lr
200037ea:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
200037ee:	bf3c      	itt	cc
200037f0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
200037f4:	4770      	bxcc	lr
200037f6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
200037fa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
200037fe:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
20003802:	4770      	bx	lr
20003804:	ea7f 6222 	mvns.w	r2, r2, asr #24
20003808:	bf16      	itet	ne
2000380a:	4608      	movne	r0, r1
2000380c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
20003810:	4601      	movne	r1, r0
20003812:	0242      	lsls	r2, r0, #9
20003814:	bf06      	itte	eq
20003816:	ea5f 2341 	movseq.w	r3, r1, lsl #9
2000381a:	ea90 0f01 	teqeq	r0, r1
2000381e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
20003822:	4770      	bx	lr

20003824 <__aeabi_ui2f>:
20003824:	f04f 0300 	mov.w	r3, #0
20003828:	e004      	b.n	20003834 <__aeabi_i2f+0x8>
2000382a:	bf00      	nop

2000382c <__aeabi_i2f>:
2000382c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
20003830:	bf48      	it	mi
20003832:	4240      	negmi	r0, r0
20003834:	ea5f 0c00 	movs.w	ip, r0
20003838:	bf08      	it	eq
2000383a:	4770      	bxeq	lr
2000383c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
20003840:	4601      	mov	r1, r0
20003842:	f04f 0000 	mov.w	r0, #0
20003846:	e01c      	b.n	20003882 <__aeabi_l2f+0x2a>

20003848 <__aeabi_ul2f>:
20003848:	ea50 0201 	orrs.w	r2, r0, r1
2000384c:	bf08      	it	eq
2000384e:	4770      	bxeq	lr
20003850:	f04f 0300 	mov.w	r3, #0
20003854:	e00a      	b.n	2000386c <__aeabi_l2f+0x14>
20003856:	bf00      	nop

20003858 <__aeabi_l2f>:
20003858:	ea50 0201 	orrs.w	r2, r0, r1
2000385c:	bf08      	it	eq
2000385e:	4770      	bxeq	lr
20003860:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
20003864:	d502      	bpl.n	2000386c <__aeabi_l2f+0x14>
20003866:	4240      	negs	r0, r0
20003868:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
2000386c:	ea5f 0c01 	movs.w	ip, r1
20003870:	bf02      	ittt	eq
20003872:	4684      	moveq	ip, r0
20003874:	4601      	moveq	r1, r0
20003876:	2000      	moveq	r0, #0
20003878:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
2000387c:	bf08      	it	eq
2000387e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
20003882:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
20003886:	fabc f28c 	clz	r2, ip
2000388a:	3a08      	subs	r2, #8
2000388c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
20003890:	db10      	blt.n	200038b4 <__aeabi_l2f+0x5c>
20003892:	fa01 fc02 	lsl.w	ip, r1, r2
20003896:	4463      	add	r3, ip
20003898:	fa00 fc02 	lsl.w	ip, r0, r2
2000389c:	f1c2 0220 	rsb	r2, r2, #32
200038a0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
200038a4:	fa20 f202 	lsr.w	r2, r0, r2
200038a8:	eb43 0002 	adc.w	r0, r3, r2
200038ac:	bf08      	it	eq
200038ae:	f020 0001 	biceq.w	r0, r0, #1
200038b2:	4770      	bx	lr
200038b4:	f102 0220 	add.w	r2, r2, #32
200038b8:	fa01 fc02 	lsl.w	ip, r1, r2
200038bc:	f1c2 0220 	rsb	r2, r2, #32
200038c0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
200038c4:	fa21 f202 	lsr.w	r2, r1, r2
200038c8:	eb43 0002 	adc.w	r0, r3, r2
200038cc:	bf08      	it	eq
200038ce:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
200038d2:	4770      	bx	lr

200038d4 <__aeabi_fmul>:
200038d4:	f04f 0cff 	mov.w	ip, #255	; 0xff
200038d8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
200038dc:	bf1e      	ittt	ne
200038de:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
200038e2:	ea92 0f0c 	teqne	r2, ip
200038e6:	ea93 0f0c 	teqne	r3, ip
200038ea:	d06f      	beq.n	200039cc <__aeabi_fmul+0xf8>
200038ec:	441a      	add	r2, r3
200038ee:	ea80 0c01 	eor.w	ip, r0, r1
200038f2:	0240      	lsls	r0, r0, #9
200038f4:	bf18      	it	ne
200038f6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
200038fa:	d01e      	beq.n	2000393a <__aeabi_fmul+0x66>
200038fc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
20003900:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
20003904:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
20003908:	fba0 3101 	umull	r3, r1, r0, r1
2000390c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
20003910:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
20003914:	bf3e      	ittt	cc
20003916:	0049      	lslcc	r1, r1, #1
20003918:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
2000391c:	005b      	lslcc	r3, r3, #1
2000391e:	ea40 0001 	orr.w	r0, r0, r1
20003922:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
20003926:	2afd      	cmp	r2, #253	; 0xfd
20003928:	d81d      	bhi.n	20003966 <__aeabi_fmul+0x92>
2000392a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
2000392e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
20003932:	bf08      	it	eq
20003934:	f020 0001 	biceq.w	r0, r0, #1
20003938:	4770      	bx	lr
2000393a:	f090 0f00 	teq	r0, #0
2000393e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
20003942:	bf08      	it	eq
20003944:	0249      	lsleq	r1, r1, #9
20003946:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
2000394a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
2000394e:	3a7f      	subs	r2, #127	; 0x7f
20003950:	bfc2      	ittt	gt
20003952:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
20003956:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
2000395a:	4770      	bxgt	lr
2000395c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
20003960:	f04f 0300 	mov.w	r3, #0
20003964:	3a01      	subs	r2, #1
20003966:	dc5d      	bgt.n	20003a24 <__aeabi_fmul+0x150>
20003968:	f112 0f19 	cmn.w	r2, #25
2000396c:	bfdc      	itt	le
2000396e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
20003972:	4770      	bxle	lr
20003974:	f1c2 0200 	rsb	r2, r2, #0
20003978:	0041      	lsls	r1, r0, #1
2000397a:	fa21 f102 	lsr.w	r1, r1, r2
2000397e:	f1c2 0220 	rsb	r2, r2, #32
20003982:	fa00 fc02 	lsl.w	ip, r0, r2
20003986:	ea5f 0031 	movs.w	r0, r1, rrx
2000398a:	f140 0000 	adc.w	r0, r0, #0
2000398e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
20003992:	bf08      	it	eq
20003994:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
20003998:	4770      	bx	lr
2000399a:	f092 0f00 	teq	r2, #0
2000399e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
200039a2:	bf02      	ittt	eq
200039a4:	0040      	lsleq	r0, r0, #1
200039a6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
200039aa:	3a01      	subeq	r2, #1
200039ac:	d0f9      	beq.n	200039a2 <__aeabi_fmul+0xce>
200039ae:	ea40 000c 	orr.w	r0, r0, ip
200039b2:	f093 0f00 	teq	r3, #0
200039b6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
200039ba:	bf02      	ittt	eq
200039bc:	0049      	lsleq	r1, r1, #1
200039be:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
200039c2:	3b01      	subeq	r3, #1
200039c4:	d0f9      	beq.n	200039ba <__aeabi_fmul+0xe6>
200039c6:	ea41 010c 	orr.w	r1, r1, ip
200039ca:	e78f      	b.n	200038ec <__aeabi_fmul+0x18>
200039cc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
200039d0:	ea92 0f0c 	teq	r2, ip
200039d4:	bf18      	it	ne
200039d6:	ea93 0f0c 	teqne	r3, ip
200039da:	d00a      	beq.n	200039f2 <__aeabi_fmul+0x11e>
200039dc:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
200039e0:	bf18      	it	ne
200039e2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
200039e6:	d1d8      	bne.n	2000399a <__aeabi_fmul+0xc6>
200039e8:	ea80 0001 	eor.w	r0, r0, r1
200039ec:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
200039f0:	4770      	bx	lr
200039f2:	f090 0f00 	teq	r0, #0
200039f6:	bf17      	itett	ne
200039f8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
200039fc:	4608      	moveq	r0, r1
200039fe:	f091 0f00 	teqne	r1, #0
20003a02:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
20003a06:	d014      	beq.n	20003a32 <__aeabi_fmul+0x15e>
20003a08:	ea92 0f0c 	teq	r2, ip
20003a0c:	d101      	bne.n	20003a12 <__aeabi_fmul+0x13e>
20003a0e:	0242      	lsls	r2, r0, #9
20003a10:	d10f      	bne.n	20003a32 <__aeabi_fmul+0x15e>
20003a12:	ea93 0f0c 	teq	r3, ip
20003a16:	d103      	bne.n	20003a20 <__aeabi_fmul+0x14c>
20003a18:	024b      	lsls	r3, r1, #9
20003a1a:	bf18      	it	ne
20003a1c:	4608      	movne	r0, r1
20003a1e:	d108      	bne.n	20003a32 <__aeabi_fmul+0x15e>
20003a20:	ea80 0001 	eor.w	r0, r0, r1
20003a24:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
20003a28:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
20003a2c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
20003a30:	4770      	bx	lr
20003a32:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
20003a36:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
20003a3a:	4770      	bx	lr

20003a3c <__aeabi_fdiv>:
20003a3c:	f04f 0cff 	mov.w	ip, #255	; 0xff
20003a40:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
20003a44:	bf1e      	ittt	ne
20003a46:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
20003a4a:	ea92 0f0c 	teqne	r2, ip
20003a4e:	ea93 0f0c 	teqne	r3, ip
20003a52:	d069      	beq.n	20003b28 <__aeabi_fdiv+0xec>
20003a54:	eba2 0203 	sub.w	r2, r2, r3
20003a58:	ea80 0c01 	eor.w	ip, r0, r1
20003a5c:	0249      	lsls	r1, r1, #9
20003a5e:	ea4f 2040 	mov.w	r0, r0, lsl #9
20003a62:	d037      	beq.n	20003ad4 <__aeabi_fdiv+0x98>
20003a64:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
20003a68:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
20003a6c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
20003a70:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
20003a74:	428b      	cmp	r3, r1
20003a76:	bf38      	it	cc
20003a78:	005b      	lslcc	r3, r3, #1
20003a7a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
20003a7e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
20003a82:	428b      	cmp	r3, r1
20003a84:	bf24      	itt	cs
20003a86:	1a5b      	subcs	r3, r3, r1
20003a88:	ea40 000c 	orrcs.w	r0, r0, ip
20003a8c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
20003a90:	bf24      	itt	cs
20003a92:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
20003a96:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
20003a9a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
20003a9e:	bf24      	itt	cs
20003aa0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
20003aa4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
20003aa8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
20003aac:	bf24      	itt	cs
20003aae:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
20003ab2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
20003ab6:	011b      	lsls	r3, r3, #4
20003ab8:	bf18      	it	ne
20003aba:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
20003abe:	d1e0      	bne.n	20003a82 <__aeabi_fdiv+0x46>
20003ac0:	2afd      	cmp	r2, #253	; 0xfd
20003ac2:	f63f af50 	bhi.w	20003966 <__aeabi_fmul+0x92>
20003ac6:	428b      	cmp	r3, r1
20003ac8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
20003acc:	bf08      	it	eq
20003ace:	f020 0001 	biceq.w	r0, r0, #1
20003ad2:	4770      	bx	lr
20003ad4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
20003ad8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
20003adc:	327f      	adds	r2, #127	; 0x7f
20003ade:	bfc2      	ittt	gt
20003ae0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
20003ae4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
20003ae8:	4770      	bxgt	lr
20003aea:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
20003aee:	f04f 0300 	mov.w	r3, #0
20003af2:	3a01      	subs	r2, #1
20003af4:	e737      	b.n	20003966 <__aeabi_fmul+0x92>
20003af6:	f092 0f00 	teq	r2, #0
20003afa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
20003afe:	bf02      	ittt	eq
20003b00:	0040      	lsleq	r0, r0, #1
20003b02:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
20003b06:	3a01      	subeq	r2, #1
20003b08:	d0f9      	beq.n	20003afe <__aeabi_fdiv+0xc2>
20003b0a:	ea40 000c 	orr.w	r0, r0, ip
20003b0e:	f093 0f00 	teq	r3, #0
20003b12:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
20003b16:	bf02      	ittt	eq
20003b18:	0049      	lsleq	r1, r1, #1
20003b1a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
20003b1e:	3b01      	subeq	r3, #1
20003b20:	d0f9      	beq.n	20003b16 <__aeabi_fdiv+0xda>
20003b22:	ea41 010c 	orr.w	r1, r1, ip
20003b26:	e795      	b.n	20003a54 <__aeabi_fdiv+0x18>
20003b28:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
20003b2c:	ea92 0f0c 	teq	r2, ip
20003b30:	d108      	bne.n	20003b44 <__aeabi_fdiv+0x108>
20003b32:	0242      	lsls	r2, r0, #9
20003b34:	f47f af7d 	bne.w	20003a32 <__aeabi_fmul+0x15e>
20003b38:	ea93 0f0c 	teq	r3, ip
20003b3c:	f47f af70 	bne.w	20003a20 <__aeabi_fmul+0x14c>
20003b40:	4608      	mov	r0, r1
20003b42:	e776      	b.n	20003a32 <__aeabi_fmul+0x15e>
20003b44:	ea93 0f0c 	teq	r3, ip
20003b48:	d104      	bne.n	20003b54 <__aeabi_fdiv+0x118>
20003b4a:	024b      	lsls	r3, r1, #9
20003b4c:	f43f af4c 	beq.w	200039e8 <__aeabi_fmul+0x114>
20003b50:	4608      	mov	r0, r1
20003b52:	e76e      	b.n	20003a32 <__aeabi_fmul+0x15e>
20003b54:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
20003b58:	bf18      	it	ne
20003b5a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
20003b5e:	d1ca      	bne.n	20003af6 <__aeabi_fdiv+0xba>
20003b60:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
20003b64:	f47f af5c 	bne.w	20003a20 <__aeabi_fmul+0x14c>
20003b68:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
20003b6c:	f47f af3c 	bne.w	200039e8 <__aeabi_fmul+0x114>
20003b70:	e75f      	b.n	20003a32 <__aeabi_fmul+0x15e>
20003b72:	bf00      	nop

20003b74 <__gesf2>:
20003b74:	f04f 3cff 	mov.w	ip, #4294967295
20003b78:	e006      	b.n	20003b88 <__cmpsf2+0x4>
20003b7a:	bf00      	nop

20003b7c <__lesf2>:
20003b7c:	f04f 0c01 	mov.w	ip, #1
20003b80:	e002      	b.n	20003b88 <__cmpsf2+0x4>
20003b82:	bf00      	nop

20003b84 <__cmpsf2>:
20003b84:	f04f 0c01 	mov.w	ip, #1
20003b88:	f84d cd04 	str.w	ip, [sp, #-4]!
20003b8c:	ea4f 0240 	mov.w	r2, r0, lsl #1
20003b90:	ea4f 0341 	mov.w	r3, r1, lsl #1
20003b94:	ea7f 6c22 	mvns.w	ip, r2, asr #24
20003b98:	bf18      	it	ne
20003b9a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
20003b9e:	d011      	beq.n	20003bc4 <__cmpsf2+0x40>
20003ba0:	b001      	add	sp, #4
20003ba2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
20003ba6:	bf18      	it	ne
20003ba8:	ea90 0f01 	teqne	r0, r1
20003bac:	bf58      	it	pl
20003bae:	ebb2 0003 	subspl.w	r0, r2, r3
20003bb2:	bf88      	it	hi
20003bb4:	17c8      	asrhi	r0, r1, #31
20003bb6:	bf38      	it	cc
20003bb8:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
20003bbc:	bf18      	it	ne
20003bbe:	f040 0001 	orrne.w	r0, r0, #1
20003bc2:	4770      	bx	lr
20003bc4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
20003bc8:	d102      	bne.n	20003bd0 <__cmpsf2+0x4c>
20003bca:	ea5f 2c40 	movs.w	ip, r0, lsl #9
20003bce:	d105      	bne.n	20003bdc <__cmpsf2+0x58>
20003bd0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
20003bd4:	d1e4      	bne.n	20003ba0 <__cmpsf2+0x1c>
20003bd6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
20003bda:	d0e1      	beq.n	20003ba0 <__cmpsf2+0x1c>
20003bdc:	f85d 0b04 	ldr.w	r0, [sp], #4
20003be0:	4770      	bx	lr
20003be2:	bf00      	nop

20003be4 <__aeabi_cfrcmple>:
20003be4:	4684      	mov	ip, r0
20003be6:	4608      	mov	r0, r1
20003be8:	4661      	mov	r1, ip
20003bea:	e7ff      	b.n	20003bec <__aeabi_cfcmpeq>

20003bec <__aeabi_cfcmpeq>:
20003bec:	b50f      	push	{r0, r1, r2, r3, lr}
20003bee:	f7ff ffc9 	bl	20003b84 <__cmpsf2>
20003bf2:	2800      	cmp	r0, #0
20003bf4:	bf48      	it	mi
20003bf6:	f110 0f00 	cmnmi.w	r0, #0
20003bfa:	bd0f      	pop	{r0, r1, r2, r3, pc}

20003bfc <__aeabi_fcmpeq>:
20003bfc:	f84d ed08 	str.w	lr, [sp, #-8]!
20003c00:	f7ff fff4 	bl	20003bec <__aeabi_cfcmpeq>
20003c04:	bf0c      	ite	eq
20003c06:	2001      	moveq	r0, #1
20003c08:	2000      	movne	r0, #0
20003c0a:	f85d fb08 	ldr.w	pc, [sp], #8
20003c0e:	bf00      	nop

20003c10 <__aeabi_fcmplt>:
20003c10:	f84d ed08 	str.w	lr, [sp, #-8]!
20003c14:	f7ff ffea 	bl	20003bec <__aeabi_cfcmpeq>
20003c18:	bf34      	ite	cc
20003c1a:	2001      	movcc	r0, #1
20003c1c:	2000      	movcs	r0, #0
20003c1e:	f85d fb08 	ldr.w	pc, [sp], #8
20003c22:	bf00      	nop

20003c24 <__aeabi_fcmple>:
20003c24:	f84d ed08 	str.w	lr, [sp, #-8]!
20003c28:	f7ff ffe0 	bl	20003bec <__aeabi_cfcmpeq>
20003c2c:	bf94      	ite	ls
20003c2e:	2001      	movls	r0, #1
20003c30:	2000      	movhi	r0, #0
20003c32:	f85d fb08 	ldr.w	pc, [sp], #8
20003c36:	bf00      	nop

20003c38 <__aeabi_fcmpge>:
20003c38:	f84d ed08 	str.w	lr, [sp, #-8]!
20003c3c:	f7ff ffd2 	bl	20003be4 <__aeabi_cfrcmple>
20003c40:	bf94      	ite	ls
20003c42:	2001      	movls	r0, #1
20003c44:	2000      	movhi	r0, #0
20003c46:	f85d fb08 	ldr.w	pc, [sp], #8
20003c4a:	bf00      	nop

20003c4c <__aeabi_fcmpgt>:
20003c4c:	f84d ed08 	str.w	lr, [sp, #-8]!
20003c50:	f7ff ffc8 	bl	20003be4 <__aeabi_cfrcmple>
20003c54:	bf34      	ite	cc
20003c56:	2001      	movcc	r0, #1
20003c58:	2000      	movcs	r0, #0
20003c5a:	f85d fb08 	ldr.w	pc, [sp], #8
20003c5e:	bf00      	nop

20003c60 <__aeabi_f2iz>:
20003c60:	ea4f 0240 	mov.w	r2, r0, lsl #1
20003c64:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
20003c68:	d30f      	bcc.n	20003c8a <__aeabi_f2iz+0x2a>
20003c6a:	f04f 039e 	mov.w	r3, #158	; 0x9e
20003c6e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
20003c72:	d90d      	bls.n	20003c90 <__aeabi_f2iz+0x30>
20003c74:	ea4f 2300 	mov.w	r3, r0, lsl #8
20003c78:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
20003c7c:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
20003c80:	fa23 f002 	lsr.w	r0, r3, r2
20003c84:	bf18      	it	ne
20003c86:	4240      	negne	r0, r0
20003c88:	4770      	bx	lr
20003c8a:	f04f 0000 	mov.w	r0, #0
20003c8e:	4770      	bx	lr
20003c90:	f112 0f61 	cmn.w	r2, #97	; 0x61
20003c94:	d101      	bne.n	20003c9a <__aeabi_f2iz+0x3a>
20003c96:	0242      	lsls	r2, r0, #9
20003c98:	d105      	bne.n	20003ca6 <__aeabi_f2iz+0x46>
20003c9a:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
20003c9e:	bf08      	it	eq
20003ca0:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
20003ca4:	4770      	bx	lr
20003ca6:	f04f 0000 	mov.w	r0, #0
20003caa:	4770      	bx	lr

20003cac <__errno>:
20003cac:	f649 4368 	movw	r3, #40040	; 0x9c68
20003cb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003cb4:	6818      	ldr	r0, [r3, #0]
20003cb6:	4770      	bx	lr

20003cb8 <__libc_init_array>:
20003cb8:	b570      	push	{r4, r5, r6, lr}
20003cba:	f649 4628 	movw	r6, #39976	; 0x9c28
20003cbe:	f649 4528 	movw	r5, #39976	; 0x9c28
20003cc2:	f2c2 0600 	movt	r6, #8192	; 0x2000
20003cc6:	f2c2 0500 	movt	r5, #8192	; 0x2000
20003cca:	1b76      	subs	r6, r6, r5
20003ccc:	10b6      	asrs	r6, r6, #2
20003cce:	d006      	beq.n	20003cde <__libc_init_array+0x26>
20003cd0:	2400      	movs	r4, #0
20003cd2:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20003cd6:	3401      	adds	r4, #1
20003cd8:	4798      	blx	r3
20003cda:	42a6      	cmp	r6, r4
20003cdc:	d8f9      	bhi.n	20003cd2 <__libc_init_array+0x1a>
20003cde:	f649 4528 	movw	r5, #39976	; 0x9c28
20003ce2:	f649 462c 	movw	r6, #39980	; 0x9c2c
20003ce6:	f2c2 0500 	movt	r5, #8192	; 0x2000
20003cea:	f2c2 0600 	movt	r6, #8192	; 0x2000
20003cee:	1b76      	subs	r6, r6, r5
20003cf0:	f005 ff8e 	bl	20009c10 <_init>
20003cf4:	10b6      	asrs	r6, r6, #2
20003cf6:	d006      	beq.n	20003d06 <__libc_init_array+0x4e>
20003cf8:	2400      	movs	r4, #0
20003cfa:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20003cfe:	3401      	adds	r4, #1
20003d00:	4798      	blx	r3
20003d02:	42a6      	cmp	r6, r4
20003d04:	d8f9      	bhi.n	20003cfa <__libc_init_array+0x42>
20003d06:	bd70      	pop	{r4, r5, r6, pc}

20003d08 <memset>:
20003d08:	2a03      	cmp	r2, #3
20003d0a:	b2c9      	uxtb	r1, r1
20003d0c:	b430      	push	{r4, r5}
20003d0e:	d807      	bhi.n	20003d20 <memset+0x18>
20003d10:	b122      	cbz	r2, 20003d1c <memset+0x14>
20003d12:	2300      	movs	r3, #0
20003d14:	54c1      	strb	r1, [r0, r3]
20003d16:	3301      	adds	r3, #1
20003d18:	4293      	cmp	r3, r2
20003d1a:	d1fb      	bne.n	20003d14 <memset+0xc>
20003d1c:	bc30      	pop	{r4, r5}
20003d1e:	4770      	bx	lr
20003d20:	eb00 0c02 	add.w	ip, r0, r2
20003d24:	4603      	mov	r3, r0
20003d26:	e001      	b.n	20003d2c <memset+0x24>
20003d28:	f803 1c01 	strb.w	r1, [r3, #-1]
20003d2c:	f003 0403 	and.w	r4, r3, #3
20003d30:	461a      	mov	r2, r3
20003d32:	3301      	adds	r3, #1
20003d34:	2c00      	cmp	r4, #0
20003d36:	d1f7      	bne.n	20003d28 <memset+0x20>
20003d38:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
20003d3c:	ebc2 040c 	rsb	r4, r2, ip
20003d40:	fb03 f301 	mul.w	r3, r3, r1
20003d44:	e01f      	b.n	20003d86 <memset+0x7e>
20003d46:	f842 3c40 	str.w	r3, [r2, #-64]
20003d4a:	f842 3c3c 	str.w	r3, [r2, #-60]
20003d4e:	f842 3c38 	str.w	r3, [r2, #-56]
20003d52:	f842 3c34 	str.w	r3, [r2, #-52]
20003d56:	f842 3c30 	str.w	r3, [r2, #-48]
20003d5a:	f842 3c2c 	str.w	r3, [r2, #-44]
20003d5e:	f842 3c28 	str.w	r3, [r2, #-40]
20003d62:	f842 3c24 	str.w	r3, [r2, #-36]
20003d66:	f842 3c20 	str.w	r3, [r2, #-32]
20003d6a:	f842 3c1c 	str.w	r3, [r2, #-28]
20003d6e:	f842 3c18 	str.w	r3, [r2, #-24]
20003d72:	f842 3c14 	str.w	r3, [r2, #-20]
20003d76:	f842 3c10 	str.w	r3, [r2, #-16]
20003d7a:	f842 3c0c 	str.w	r3, [r2, #-12]
20003d7e:	f842 3c08 	str.w	r3, [r2, #-8]
20003d82:	f842 3c04 	str.w	r3, [r2, #-4]
20003d86:	4615      	mov	r5, r2
20003d88:	3240      	adds	r2, #64	; 0x40
20003d8a:	2c3f      	cmp	r4, #63	; 0x3f
20003d8c:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
20003d90:	dcd9      	bgt.n	20003d46 <memset+0x3e>
20003d92:	462a      	mov	r2, r5
20003d94:	ebc5 040c 	rsb	r4, r5, ip
20003d98:	e007      	b.n	20003daa <memset+0xa2>
20003d9a:	f842 3c10 	str.w	r3, [r2, #-16]
20003d9e:	f842 3c0c 	str.w	r3, [r2, #-12]
20003da2:	f842 3c08 	str.w	r3, [r2, #-8]
20003da6:	f842 3c04 	str.w	r3, [r2, #-4]
20003daa:	4615      	mov	r5, r2
20003dac:	3210      	adds	r2, #16
20003dae:	2c0f      	cmp	r4, #15
20003db0:	f1a4 0410 	sub.w	r4, r4, #16
20003db4:	dcf1      	bgt.n	20003d9a <memset+0x92>
20003db6:	462a      	mov	r2, r5
20003db8:	ebc5 050c 	rsb	r5, r5, ip
20003dbc:	e001      	b.n	20003dc2 <memset+0xba>
20003dbe:	f842 3c04 	str.w	r3, [r2, #-4]
20003dc2:	4614      	mov	r4, r2
20003dc4:	3204      	adds	r2, #4
20003dc6:	2d03      	cmp	r5, #3
20003dc8:	f1a5 0504 	sub.w	r5, r5, #4
20003dcc:	dcf7      	bgt.n	20003dbe <memset+0xb6>
20003dce:	e001      	b.n	20003dd4 <memset+0xcc>
20003dd0:	f804 1b01 	strb.w	r1, [r4], #1
20003dd4:	4564      	cmp	r4, ip
20003dd6:	d3fb      	bcc.n	20003dd0 <memset+0xc8>
20003dd8:	e7a0      	b.n	20003d1c <memset+0x14>
20003dda:	bf00      	nop

20003ddc <printf>:
20003ddc:	b40f      	push	{r0, r1, r2, r3}
20003dde:	f649 4368 	movw	r3, #40040	; 0x9c68
20003de2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003de6:	b510      	push	{r4, lr}
20003de8:	681c      	ldr	r4, [r3, #0]
20003dea:	b082      	sub	sp, #8
20003dec:	b124      	cbz	r4, 20003df8 <printf+0x1c>
20003dee:	69a3      	ldr	r3, [r4, #24]
20003df0:	b913      	cbnz	r3, 20003df8 <printf+0x1c>
20003df2:	4620      	mov	r0, r4
20003df4:	f002 fe94 	bl	20006b20 <__sinit>
20003df8:	4620      	mov	r0, r4
20003dfa:	ac05      	add	r4, sp, #20
20003dfc:	9a04      	ldr	r2, [sp, #16]
20003dfe:	4623      	mov	r3, r4
20003e00:	6881      	ldr	r1, [r0, #8]
20003e02:	9401      	str	r4, [sp, #4]
20003e04:	f000 f82a 	bl	20003e5c <_vfprintf_r>
20003e08:	b002      	add	sp, #8
20003e0a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20003e0e:	b004      	add	sp, #16
20003e10:	4770      	bx	lr
20003e12:	bf00      	nop

20003e14 <_printf_r>:
20003e14:	b40e      	push	{r1, r2, r3}
20003e16:	b510      	push	{r4, lr}
20003e18:	4604      	mov	r4, r0
20003e1a:	b083      	sub	sp, #12
20003e1c:	b118      	cbz	r0, 20003e26 <_printf_r+0x12>
20003e1e:	6983      	ldr	r3, [r0, #24]
20003e20:	b90b      	cbnz	r3, 20003e26 <_printf_r+0x12>
20003e22:	f002 fe7d 	bl	20006b20 <__sinit>
20003e26:	4620      	mov	r0, r4
20003e28:	ac06      	add	r4, sp, #24
20003e2a:	9a05      	ldr	r2, [sp, #20]
20003e2c:	4623      	mov	r3, r4
20003e2e:	6881      	ldr	r1, [r0, #8]
20003e30:	9401      	str	r4, [sp, #4]
20003e32:	f000 f813 	bl	20003e5c <_vfprintf_r>
20003e36:	b003      	add	sp, #12
20003e38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20003e3c:	b003      	add	sp, #12
20003e3e:	4770      	bx	lr

20003e40 <__sprint_r>:
20003e40:	6893      	ldr	r3, [r2, #8]
20003e42:	b510      	push	{r4, lr}
20003e44:	4614      	mov	r4, r2
20003e46:	b913      	cbnz	r3, 20003e4e <__sprint_r+0xe>
20003e48:	6053      	str	r3, [r2, #4]
20003e4a:	4618      	mov	r0, r3
20003e4c:	bd10      	pop	{r4, pc}
20003e4e:	f002 ffcb 	bl	20006de8 <__sfvwrite_r>
20003e52:	2300      	movs	r3, #0
20003e54:	6063      	str	r3, [r4, #4]
20003e56:	60a3      	str	r3, [r4, #8]
20003e58:	bd10      	pop	{r4, pc}
20003e5a:	bf00      	nop

20003e5c <_vfprintf_r>:
20003e5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20003e60:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
20003e64:	b083      	sub	sp, #12
20003e66:	460e      	mov	r6, r1
20003e68:	4615      	mov	r5, r2
20003e6a:	469a      	mov	sl, r3
20003e6c:	4681      	mov	r9, r0
20003e6e:	f003 f9ab 	bl	200071c8 <_localeconv_r>
20003e72:	6800      	ldr	r0, [r0, #0]
20003e74:	901d      	str	r0, [sp, #116]	; 0x74
20003e76:	f1b9 0f00 	cmp.w	r9, #0
20003e7a:	d004      	beq.n	20003e86 <_vfprintf_r+0x2a>
20003e7c:	f8d9 3018 	ldr.w	r3, [r9, #24]
20003e80:	2b00      	cmp	r3, #0
20003e82:	f000 815a 	beq.w	2000413a <_vfprintf_r+0x2de>
20003e86:	f649 2340 	movw	r3, #39488	; 0x9a40
20003e8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003e8e:	429e      	cmp	r6, r3
20003e90:	bf08      	it	eq
20003e92:	f8d9 6004 	ldreq.w	r6, [r9, #4]
20003e96:	d010      	beq.n	20003eba <_vfprintf_r+0x5e>
20003e98:	f649 2360 	movw	r3, #39520	; 0x9a60
20003e9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003ea0:	429e      	cmp	r6, r3
20003ea2:	bf08      	it	eq
20003ea4:	f8d9 6008 	ldreq.w	r6, [r9, #8]
20003ea8:	d007      	beq.n	20003eba <_vfprintf_r+0x5e>
20003eaa:	f649 2380 	movw	r3, #39552	; 0x9a80
20003eae:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003eb2:	429e      	cmp	r6, r3
20003eb4:	bf08      	it	eq
20003eb6:	f8d9 600c 	ldreq.w	r6, [r9, #12]
20003eba:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20003ebe:	fa1f f38c 	uxth.w	r3, ip
20003ec2:	f413 5f00 	tst.w	r3, #8192	; 0x2000
20003ec6:	d109      	bne.n	20003edc <_vfprintf_r+0x80>
20003ec8:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
20003ecc:	6e72      	ldr	r2, [r6, #100]	; 0x64
20003ece:	f8a6 c00c 	strh.w	ip, [r6, #12]
20003ed2:	fa1f f38c 	uxth.w	r3, ip
20003ed6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
20003eda:	6672      	str	r2, [r6, #100]	; 0x64
20003edc:	f013 0f08 	tst.w	r3, #8
20003ee0:	f001 8301 	beq.w	200054e6 <_vfprintf_r+0x168a>
20003ee4:	6932      	ldr	r2, [r6, #16]
20003ee6:	2a00      	cmp	r2, #0
20003ee8:	f001 82fd 	beq.w	200054e6 <_vfprintf_r+0x168a>
20003eec:	f003 031a 	and.w	r3, r3, #26
20003ef0:	2b0a      	cmp	r3, #10
20003ef2:	f000 80e0 	beq.w	200040b6 <_vfprintf_r+0x25a>
20003ef6:	2200      	movs	r2, #0
20003ef8:	9212      	str	r2, [sp, #72]	; 0x48
20003efa:	921a      	str	r2, [sp, #104]	; 0x68
20003efc:	2300      	movs	r3, #0
20003efe:	921c      	str	r2, [sp, #112]	; 0x70
20003f00:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003f04:	9211      	str	r2, [sp, #68]	; 0x44
20003f06:	3404      	adds	r4, #4
20003f08:	9219      	str	r2, [sp, #100]	; 0x64
20003f0a:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
20003f0e:	931b      	str	r3, [sp, #108]	; 0x6c
20003f10:	3204      	adds	r2, #4
20003f12:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
20003f16:	3228      	adds	r2, #40	; 0x28
20003f18:	3303      	adds	r3, #3
20003f1a:	9218      	str	r2, [sp, #96]	; 0x60
20003f1c:	9307      	str	r3, [sp, #28]
20003f1e:	2300      	movs	r3, #0
20003f20:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
20003f24:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003f28:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20003f2c:	782b      	ldrb	r3, [r5, #0]
20003f2e:	1e1a      	subs	r2, r3, #0
20003f30:	bf18      	it	ne
20003f32:	2201      	movne	r2, #1
20003f34:	2b25      	cmp	r3, #37	; 0x25
20003f36:	bf0c      	ite	eq
20003f38:	2200      	moveq	r2, #0
20003f3a:	f002 0201 	andne.w	r2, r2, #1
20003f3e:	b332      	cbz	r2, 20003f8e <_vfprintf_r+0x132>
20003f40:	462f      	mov	r7, r5
20003f42:	f817 3f01 	ldrb.w	r3, [r7, #1]!
20003f46:	1e1a      	subs	r2, r3, #0
20003f48:	bf18      	it	ne
20003f4a:	2201      	movne	r2, #1
20003f4c:	2b25      	cmp	r3, #37	; 0x25
20003f4e:	bf0c      	ite	eq
20003f50:	2200      	moveq	r2, #0
20003f52:	f002 0201 	andne.w	r2, r2, #1
20003f56:	2a00      	cmp	r2, #0
20003f58:	d1f3      	bne.n	20003f42 <_vfprintf_r+0xe6>
20003f5a:	ebb7 0805 	subs.w	r8, r7, r5
20003f5e:	bf08      	it	eq
20003f60:	463d      	moveq	r5, r7
20003f62:	d014      	beq.n	20003f8e <_vfprintf_r+0x132>
20003f64:	f8c4 8004 	str.w	r8, [r4, #4]
20003f68:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003f6c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003f70:	3301      	adds	r3, #1
20003f72:	6025      	str	r5, [r4, #0]
20003f74:	2b07      	cmp	r3, #7
20003f76:	4442      	add	r2, r8
20003f78:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003f7c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003f80:	dc78      	bgt.n	20004074 <_vfprintf_r+0x218>
20003f82:	3408      	adds	r4, #8
20003f84:	9811      	ldr	r0, [sp, #68]	; 0x44
20003f86:	463d      	mov	r5, r7
20003f88:	4440      	add	r0, r8
20003f8a:	9011      	str	r0, [sp, #68]	; 0x44
20003f8c:	783b      	ldrb	r3, [r7, #0]
20003f8e:	2b00      	cmp	r3, #0
20003f90:	d07c      	beq.n	2000408c <_vfprintf_r+0x230>
20003f92:	1c6b      	adds	r3, r5, #1
20003f94:	f04f 37ff 	mov.w	r7, #4294967295
20003f98:	202b      	movs	r0, #43	; 0x2b
20003f9a:	f04f 0c20 	mov.w	ip, #32
20003f9e:	2100      	movs	r1, #0
20003fa0:	f04f 0200 	mov.w	r2, #0
20003fa4:	910f      	str	r1, [sp, #60]	; 0x3c
20003fa6:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20003faa:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
20003fae:	786a      	ldrb	r2, [r5, #1]
20003fb0:	910a      	str	r1, [sp, #40]	; 0x28
20003fb2:	1c5d      	adds	r5, r3, #1
20003fb4:	f1a2 0320 	sub.w	r3, r2, #32
20003fb8:	2b58      	cmp	r3, #88	; 0x58
20003fba:	f200 8286 	bhi.w	200044ca <_vfprintf_r+0x66e>
20003fbe:	e8df f013 	tbh	[pc, r3, lsl #1]
20003fc2:	0298      	.short	0x0298
20003fc4:	02840284 	.word	0x02840284
20003fc8:	028402a4 	.word	0x028402a4
20003fcc:	02840284 	.word	0x02840284
20003fd0:	02840284 	.word	0x02840284
20003fd4:	02ad0284 	.word	0x02ad0284
20003fd8:	028402ba 	.word	0x028402ba
20003fdc:	02ca02c1 	.word	0x02ca02c1
20003fe0:	02e70284 	.word	0x02e70284
20003fe4:	02f002f0 	.word	0x02f002f0
20003fe8:	02f002f0 	.word	0x02f002f0
20003fec:	02f002f0 	.word	0x02f002f0
20003ff0:	02f002f0 	.word	0x02f002f0
20003ff4:	028402f0 	.word	0x028402f0
20003ff8:	02840284 	.word	0x02840284
20003ffc:	02840284 	.word	0x02840284
20004000:	02840284 	.word	0x02840284
20004004:	02840284 	.word	0x02840284
20004008:	03040284 	.word	0x03040284
2000400c:	02840326 	.word	0x02840326
20004010:	02840326 	.word	0x02840326
20004014:	02840284 	.word	0x02840284
20004018:	036a0284 	.word	0x036a0284
2000401c:	02840284 	.word	0x02840284
20004020:	02840481 	.word	0x02840481
20004024:	02840284 	.word	0x02840284
20004028:	02840284 	.word	0x02840284
2000402c:	02840414 	.word	0x02840414
20004030:	042f0284 	.word	0x042f0284
20004034:	02840284 	.word	0x02840284
20004038:	02840284 	.word	0x02840284
2000403c:	02840284 	.word	0x02840284
20004040:	02840284 	.word	0x02840284
20004044:	02840284 	.word	0x02840284
20004048:	0465044f 	.word	0x0465044f
2000404c:	03260326 	.word	0x03260326
20004050:	03730326 	.word	0x03730326
20004054:	02840465 	.word	0x02840465
20004058:	03790284 	.word	0x03790284
2000405c:	03850284 	.word	0x03850284
20004060:	03ad0396 	.word	0x03ad0396
20004064:	0284040a 	.word	0x0284040a
20004068:	028403cc 	.word	0x028403cc
2000406c:	028403f4 	.word	0x028403f4
20004070:	00c00284 	.word	0x00c00284
20004074:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004078:	4648      	mov	r0, r9
2000407a:	4631      	mov	r1, r6
2000407c:	320c      	adds	r2, #12
2000407e:	f7ff fedf 	bl	20003e40 <__sprint_r>
20004082:	b958      	cbnz	r0, 2000409c <_vfprintf_r+0x240>
20004084:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004088:	3404      	adds	r4, #4
2000408a:	e77b      	b.n	20003f84 <_vfprintf_r+0x128>
2000408c:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004090:	2b00      	cmp	r3, #0
20004092:	f041 8192 	bne.w	200053ba <_vfprintf_r+0x155e>
20004096:	2300      	movs	r3, #0
20004098:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000409c:	89b3      	ldrh	r3, [r6, #12]
2000409e:	f013 0f40 	tst.w	r3, #64	; 0x40
200040a2:	d002      	beq.n	200040aa <_vfprintf_r+0x24e>
200040a4:	f04f 30ff 	mov.w	r0, #4294967295
200040a8:	9011      	str	r0, [sp, #68]	; 0x44
200040aa:	9811      	ldr	r0, [sp, #68]	; 0x44
200040ac:	b05f      	add	sp, #380	; 0x17c
200040ae:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
200040b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200040b6:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
200040ba:	2b00      	cmp	r3, #0
200040bc:	f6ff af1b 	blt.w	20003ef6 <_vfprintf_r+0x9a>
200040c0:	6a37      	ldr	r7, [r6, #32]
200040c2:	f02c 0c02 	bic.w	ip, ip, #2
200040c6:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
200040ca:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
200040ce:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
200040d2:	340c      	adds	r4, #12
200040d4:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
200040d8:	462a      	mov	r2, r5
200040da:	4653      	mov	r3, sl
200040dc:	4648      	mov	r0, r9
200040de:	4621      	mov	r1, r4
200040e0:	ad1f      	add	r5, sp, #124	; 0x7c
200040e2:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
200040e6:	2700      	movs	r7, #0
200040e8:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
200040ec:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
200040f0:	f44f 6580 	mov.w	r5, #1024	; 0x400
200040f4:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
200040f8:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
200040fc:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
20004100:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
20004104:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
20004108:	f7ff fea8 	bl	20003e5c <_vfprintf_r>
2000410c:	2800      	cmp	r0, #0
2000410e:	9011      	str	r0, [sp, #68]	; 0x44
20004110:	db09      	blt.n	20004126 <_vfprintf_r+0x2ca>
20004112:	4621      	mov	r1, r4
20004114:	4648      	mov	r0, r9
20004116:	f002 fb93 	bl	20006840 <_fflush_r>
2000411a:	9911      	ldr	r1, [sp, #68]	; 0x44
2000411c:	42b8      	cmp	r0, r7
2000411e:	bf18      	it	ne
20004120:	f04f 31ff 	movne.w	r1, #4294967295
20004124:	9111      	str	r1, [sp, #68]	; 0x44
20004126:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
2000412a:	f013 0f40 	tst.w	r3, #64	; 0x40
2000412e:	d0bc      	beq.n	200040aa <_vfprintf_r+0x24e>
20004130:	89b3      	ldrh	r3, [r6, #12]
20004132:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20004136:	81b3      	strh	r3, [r6, #12]
20004138:	e7b7      	b.n	200040aa <_vfprintf_r+0x24e>
2000413a:	4648      	mov	r0, r9
2000413c:	f002 fcf0 	bl	20006b20 <__sinit>
20004140:	e6a1      	b.n	20003e86 <_vfprintf_r+0x2a>
20004142:	980a      	ldr	r0, [sp, #40]	; 0x28
20004144:	f649 2c10 	movw	ip, #39440	; 0x9a10
20004148:	f2c2 0c00 	movt	ip, #8192	; 0x2000
2000414c:	9216      	str	r2, [sp, #88]	; 0x58
2000414e:	f010 0f20 	tst.w	r0, #32
20004152:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
20004156:	f000 836e 	beq.w	20004836 <_vfprintf_r+0x9da>
2000415a:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000415c:	1dcb      	adds	r3, r1, #7
2000415e:	f023 0307 	bic.w	r3, r3, #7
20004162:	f103 0208 	add.w	r2, r3, #8
20004166:	920b      	str	r2, [sp, #44]	; 0x2c
20004168:	e9d3 ab00 	ldrd	sl, fp, [r3]
2000416c:	ea5a 020b 	orrs.w	r2, sl, fp
20004170:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004172:	bf0c      	ite	eq
20004174:	2200      	moveq	r2, #0
20004176:	2201      	movne	r2, #1
20004178:	4213      	tst	r3, r2
2000417a:	f040 866b 	bne.w	20004e54 <_vfprintf_r+0xff8>
2000417e:	2302      	movs	r3, #2
20004180:	f04f 0100 	mov.w	r1, #0
20004184:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
20004188:	2f00      	cmp	r7, #0
2000418a:	bfa2      	ittt	ge
2000418c:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
20004190:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
20004194:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
20004198:	2f00      	cmp	r7, #0
2000419a:	bf18      	it	ne
2000419c:	f042 0201 	orrne.w	r2, r2, #1
200041a0:	2a00      	cmp	r2, #0
200041a2:	f000 841e 	beq.w	200049e2 <_vfprintf_r+0xb86>
200041a6:	2b01      	cmp	r3, #1
200041a8:	f000 85de 	beq.w	20004d68 <_vfprintf_r+0xf0c>
200041ac:	2b02      	cmp	r3, #2
200041ae:	f000 85c1 	beq.w	20004d34 <_vfprintf_r+0xed8>
200041b2:	9918      	ldr	r1, [sp, #96]	; 0x60
200041b4:	9113      	str	r1, [sp, #76]	; 0x4c
200041b6:	ea4f 08da 	mov.w	r8, sl, lsr #3
200041ba:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
200041be:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
200041c2:	f00a 0007 	and.w	r0, sl, #7
200041c6:	46e3      	mov	fp, ip
200041c8:	46c2      	mov	sl, r8
200041ca:	3030      	adds	r0, #48	; 0x30
200041cc:	ea5a 020b 	orrs.w	r2, sl, fp
200041d0:	f801 0d01 	strb.w	r0, [r1, #-1]!
200041d4:	d1ef      	bne.n	200041b6 <_vfprintf_r+0x35a>
200041d6:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200041da:	9113      	str	r1, [sp, #76]	; 0x4c
200041dc:	f01c 0f01 	tst.w	ip, #1
200041e0:	f040 868c 	bne.w	20004efc <_vfprintf_r+0x10a0>
200041e4:	9818      	ldr	r0, [sp, #96]	; 0x60
200041e6:	1a40      	subs	r0, r0, r1
200041e8:	9010      	str	r0, [sp, #64]	; 0x40
200041ea:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200041ee:	9a10      	ldr	r2, [sp, #64]	; 0x40
200041f0:	9717      	str	r7, [sp, #92]	; 0x5c
200041f2:	42ba      	cmp	r2, r7
200041f4:	bfb8      	it	lt
200041f6:	463a      	movlt	r2, r7
200041f8:	920c      	str	r2, [sp, #48]	; 0x30
200041fa:	b113      	cbz	r3, 20004202 <_vfprintf_r+0x3a6>
200041fc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
200041fe:	3201      	adds	r2, #1
20004200:	920c      	str	r2, [sp, #48]	; 0x30
20004202:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004204:	980a      	ldr	r0, [sp, #40]	; 0x28
20004206:	f013 0302 	ands.w	r3, r3, #2
2000420a:	9315      	str	r3, [sp, #84]	; 0x54
2000420c:	bf1e      	ittt	ne
2000420e:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
20004212:	f10c 0c02 	addne.w	ip, ip, #2
20004216:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
2000421a:	f010 0084 	ands.w	r0, r0, #132	; 0x84
2000421e:	9014      	str	r0, [sp, #80]	; 0x50
20004220:	d14d      	bne.n	200042be <_vfprintf_r+0x462>
20004222:	990f      	ldr	r1, [sp, #60]	; 0x3c
20004224:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20004226:	1a8f      	subs	r7, r1, r2
20004228:	2f00      	cmp	r7, #0
2000422a:	dd48      	ble.n	200042be <_vfprintf_r+0x462>
2000422c:	2f10      	cmp	r7, #16
2000422e:	f649 18cc 	movw	r8, #39372	; 0x99cc
20004232:	bfd8      	it	le
20004234:	f2c2 0800 	movtle	r8, #8192	; 0x2000
20004238:	dd30      	ble.n	2000429c <_vfprintf_r+0x440>
2000423a:	f2c2 0800 	movt	r8, #8192	; 0x2000
2000423e:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20004242:	4643      	mov	r3, r8
20004244:	f04f 0a10 	mov.w	sl, #16
20004248:	46a8      	mov	r8, r5
2000424a:	f10b 0b0c 	add.w	fp, fp, #12
2000424e:	461d      	mov	r5, r3
20004250:	e002      	b.n	20004258 <_vfprintf_r+0x3fc>
20004252:	3f10      	subs	r7, #16
20004254:	2f10      	cmp	r7, #16
20004256:	dd1e      	ble.n	20004296 <_vfprintf_r+0x43a>
20004258:	f8c4 a004 	str.w	sl, [r4, #4]
2000425c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004260:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004264:	3301      	adds	r3, #1
20004266:	6025      	str	r5, [r4, #0]
20004268:	3210      	adds	r2, #16
2000426a:	2b07      	cmp	r3, #7
2000426c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004270:	f104 0408 	add.w	r4, r4, #8
20004274:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004278:	ddeb      	ble.n	20004252 <_vfprintf_r+0x3f6>
2000427a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000427e:	4648      	mov	r0, r9
20004280:	4631      	mov	r1, r6
20004282:	465a      	mov	r2, fp
20004284:	3404      	adds	r4, #4
20004286:	f7ff fddb 	bl	20003e40 <__sprint_r>
2000428a:	2800      	cmp	r0, #0
2000428c:	f47f af06 	bne.w	2000409c <_vfprintf_r+0x240>
20004290:	3f10      	subs	r7, #16
20004292:	2f10      	cmp	r7, #16
20004294:	dce0      	bgt.n	20004258 <_vfprintf_r+0x3fc>
20004296:	462b      	mov	r3, r5
20004298:	4645      	mov	r5, r8
2000429a:	4698      	mov	r8, r3
2000429c:	6067      	str	r7, [r4, #4]
2000429e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200042a2:	f8c4 8000 	str.w	r8, [r4]
200042a6:	1c5a      	adds	r2, r3, #1
200042a8:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200042ac:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200042b0:	19db      	adds	r3, r3, r7
200042b2:	2a07      	cmp	r2, #7
200042b4:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200042b8:	f300 858a 	bgt.w	20004dd0 <_vfprintf_r+0xf74>
200042bc:	3408      	adds	r4, #8
200042be:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200042c2:	b19b      	cbz	r3, 200042ec <_vfprintf_r+0x490>
200042c4:	2301      	movs	r3, #1
200042c6:	6063      	str	r3, [r4, #4]
200042c8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200042cc:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
200042d0:	3207      	adds	r2, #7
200042d2:	6022      	str	r2, [r4, #0]
200042d4:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200042d8:	3301      	adds	r3, #1
200042da:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200042de:	3201      	adds	r2, #1
200042e0:	2b07      	cmp	r3, #7
200042e2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200042e6:	f300 84b6 	bgt.w	20004c56 <_vfprintf_r+0xdfa>
200042ea:	3408      	adds	r4, #8
200042ec:	9b15      	ldr	r3, [sp, #84]	; 0x54
200042ee:	b19b      	cbz	r3, 20004318 <_vfprintf_r+0x4bc>
200042f0:	2302      	movs	r3, #2
200042f2:	6063      	str	r3, [r4, #4]
200042f4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200042f8:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
200042fc:	3204      	adds	r2, #4
200042fe:	6022      	str	r2, [r4, #0]
20004300:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004304:	3301      	adds	r3, #1
20004306:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000430a:	3202      	adds	r2, #2
2000430c:	2b07      	cmp	r3, #7
2000430e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004312:	f300 84af 	bgt.w	20004c74 <_vfprintf_r+0xe18>
20004316:	3408      	adds	r4, #8
20004318:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
2000431c:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
20004320:	f000 8376 	beq.w	20004a10 <_vfprintf_r+0xbb4>
20004324:	9b17      	ldr	r3, [sp, #92]	; 0x5c
20004326:	9a10      	ldr	r2, [sp, #64]	; 0x40
20004328:	1a9f      	subs	r7, r3, r2
2000432a:	2f00      	cmp	r7, #0
2000432c:	dd43      	ble.n	200043b6 <_vfprintf_r+0x55a>
2000432e:	2f10      	cmp	r7, #16
20004330:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 20004ec0 <_vfprintf_r+0x1064>
20004334:	dd2e      	ble.n	20004394 <_vfprintf_r+0x538>
20004336:	4643      	mov	r3, r8
20004338:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
2000433c:	46a8      	mov	r8, r5
2000433e:	f04f 0a10 	mov.w	sl, #16
20004342:	f10b 0b0c 	add.w	fp, fp, #12
20004346:	461d      	mov	r5, r3
20004348:	e002      	b.n	20004350 <_vfprintf_r+0x4f4>
2000434a:	3f10      	subs	r7, #16
2000434c:	2f10      	cmp	r7, #16
2000434e:	dd1e      	ble.n	2000438e <_vfprintf_r+0x532>
20004350:	f8c4 a004 	str.w	sl, [r4, #4]
20004354:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004358:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000435c:	3301      	adds	r3, #1
2000435e:	6025      	str	r5, [r4, #0]
20004360:	3210      	adds	r2, #16
20004362:	2b07      	cmp	r3, #7
20004364:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004368:	f104 0408 	add.w	r4, r4, #8
2000436c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004370:	ddeb      	ble.n	2000434a <_vfprintf_r+0x4ee>
20004372:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004376:	4648      	mov	r0, r9
20004378:	4631      	mov	r1, r6
2000437a:	465a      	mov	r2, fp
2000437c:	3404      	adds	r4, #4
2000437e:	f7ff fd5f 	bl	20003e40 <__sprint_r>
20004382:	2800      	cmp	r0, #0
20004384:	f47f ae8a 	bne.w	2000409c <_vfprintf_r+0x240>
20004388:	3f10      	subs	r7, #16
2000438a:	2f10      	cmp	r7, #16
2000438c:	dce0      	bgt.n	20004350 <_vfprintf_r+0x4f4>
2000438e:	462b      	mov	r3, r5
20004390:	4645      	mov	r5, r8
20004392:	4698      	mov	r8, r3
20004394:	6067      	str	r7, [r4, #4]
20004396:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000439a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000439e:	3301      	adds	r3, #1
200043a0:	f8c4 8000 	str.w	r8, [r4]
200043a4:	19d2      	adds	r2, r2, r7
200043a6:	2b07      	cmp	r3, #7
200043a8:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200043ac:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200043b0:	f300 8442 	bgt.w	20004c38 <_vfprintf_r+0xddc>
200043b4:	3408      	adds	r4, #8
200043b6:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200043ba:	f41c 7f80 	tst.w	ip, #256	; 0x100
200043be:	f040 829d 	bne.w	200048fc <_vfprintf_r+0xaa0>
200043c2:	9810      	ldr	r0, [sp, #64]	; 0x40
200043c4:	9913      	ldr	r1, [sp, #76]	; 0x4c
200043c6:	6060      	str	r0, [r4, #4]
200043c8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200043cc:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200043d0:	3301      	adds	r3, #1
200043d2:	6021      	str	r1, [r4, #0]
200043d4:	1812      	adds	r2, r2, r0
200043d6:	2b07      	cmp	r3, #7
200043d8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200043dc:	bfd8      	it	le
200043de:	f104 0308 	addle.w	r3, r4, #8
200043e2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200043e6:	f300 839b 	bgt.w	20004b20 <_vfprintf_r+0xcc4>
200043ea:	990a      	ldr	r1, [sp, #40]	; 0x28
200043ec:	f011 0f04 	tst.w	r1, #4
200043f0:	d055      	beq.n	2000449e <_vfprintf_r+0x642>
200043f2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
200043f4:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
200043f8:	ebcc 0702 	rsb	r7, ip, r2
200043fc:	2f00      	cmp	r7, #0
200043fe:	dd4e      	ble.n	2000449e <_vfprintf_r+0x642>
20004400:	2f10      	cmp	r7, #16
20004402:	f649 18cc 	movw	r8, #39372	; 0x99cc
20004406:	bfd8      	it	le
20004408:	f2c2 0800 	movtle	r8, #8192	; 0x2000
2000440c:	dd2e      	ble.n	2000446c <_vfprintf_r+0x610>
2000440e:	f2c2 0800 	movt	r8, #8192	; 0x2000
20004412:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20004416:	4642      	mov	r2, r8
20004418:	2410      	movs	r4, #16
2000441a:	46a8      	mov	r8, r5
2000441c:	f10a 0a0c 	add.w	sl, sl, #12
20004420:	4615      	mov	r5, r2
20004422:	e002      	b.n	2000442a <_vfprintf_r+0x5ce>
20004424:	3f10      	subs	r7, #16
20004426:	2f10      	cmp	r7, #16
20004428:	dd1d      	ble.n	20004466 <_vfprintf_r+0x60a>
2000442a:	605c      	str	r4, [r3, #4]
2000442c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004430:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004434:	3201      	adds	r2, #1
20004436:	601d      	str	r5, [r3, #0]
20004438:	3110      	adds	r1, #16
2000443a:	2a07      	cmp	r2, #7
2000443c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004440:	f103 0308 	add.w	r3, r3, #8
20004444:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004448:	ddec      	ble.n	20004424 <_vfprintf_r+0x5c8>
2000444a:	4648      	mov	r0, r9
2000444c:	4631      	mov	r1, r6
2000444e:	4652      	mov	r2, sl
20004450:	f7ff fcf6 	bl	20003e40 <__sprint_r>
20004454:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004458:	3304      	adds	r3, #4
2000445a:	2800      	cmp	r0, #0
2000445c:	f47f ae1e 	bne.w	2000409c <_vfprintf_r+0x240>
20004460:	3f10      	subs	r7, #16
20004462:	2f10      	cmp	r7, #16
20004464:	dce1      	bgt.n	2000442a <_vfprintf_r+0x5ce>
20004466:	462a      	mov	r2, r5
20004468:	4645      	mov	r5, r8
2000446a:	4690      	mov	r8, r2
2000446c:	605f      	str	r7, [r3, #4]
2000446e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004472:	f8c3 8000 	str.w	r8, [r3]
20004476:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
2000447a:	3201      	adds	r2, #1
2000447c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004480:	18fb      	adds	r3, r7, r3
20004482:	2a07      	cmp	r2, #7
20004484:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004488:	dd0b      	ble.n	200044a2 <_vfprintf_r+0x646>
2000448a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000448e:	4648      	mov	r0, r9
20004490:	4631      	mov	r1, r6
20004492:	320c      	adds	r2, #12
20004494:	f7ff fcd4 	bl	20003e40 <__sprint_r>
20004498:	2800      	cmp	r0, #0
2000449a:	f47f adff 	bne.w	2000409c <_vfprintf_r+0x240>
2000449e:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200044a2:	9811      	ldr	r0, [sp, #68]	; 0x44
200044a4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
200044a6:	990f      	ldr	r1, [sp, #60]	; 0x3c
200044a8:	428a      	cmp	r2, r1
200044aa:	bfac      	ite	ge
200044ac:	1880      	addge	r0, r0, r2
200044ae:	1840      	addlt	r0, r0, r1
200044b0:	9011      	str	r0, [sp, #68]	; 0x44
200044b2:	2b00      	cmp	r3, #0
200044b4:	f040 8342 	bne.w	20004b3c <_vfprintf_r+0xce0>
200044b8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200044bc:	2300      	movs	r3, #0
200044be:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
200044c2:	3404      	adds	r4, #4
200044c4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200044c8:	e530      	b.n	20003f2c <_vfprintf_r+0xd0>
200044ca:	9216      	str	r2, [sp, #88]	; 0x58
200044cc:	2a00      	cmp	r2, #0
200044ce:	f43f addd 	beq.w	2000408c <_vfprintf_r+0x230>
200044d2:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
200044d6:	2301      	movs	r3, #1
200044d8:	f04f 0c00 	mov.w	ip, #0
200044dc:	3004      	adds	r0, #4
200044de:	930c      	str	r3, [sp, #48]	; 0x30
200044e0:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
200044e4:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
200044e8:	9013      	str	r0, [sp, #76]	; 0x4c
200044ea:	9310      	str	r3, [sp, #64]	; 0x40
200044ec:	2100      	movs	r1, #0
200044ee:	9117      	str	r1, [sp, #92]	; 0x5c
200044f0:	e687      	b.n	20004202 <_vfprintf_r+0x3a6>
200044f2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200044f6:	2b00      	cmp	r3, #0
200044f8:	f040 852b 	bne.w	20004f52 <_vfprintf_r+0x10f6>
200044fc:	990b      	ldr	r1, [sp, #44]	; 0x2c
200044fe:	462b      	mov	r3, r5
20004500:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
20004504:	782a      	ldrb	r2, [r5, #0]
20004506:	910b      	str	r1, [sp, #44]	; 0x2c
20004508:	e553      	b.n	20003fb2 <_vfprintf_r+0x156>
2000450a:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000450c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000450e:	f043 0301 	orr.w	r3, r3, #1
20004512:	930a      	str	r3, [sp, #40]	; 0x28
20004514:	462b      	mov	r3, r5
20004516:	782a      	ldrb	r2, [r5, #0]
20004518:	910b      	str	r1, [sp, #44]	; 0x2c
2000451a:	e54a      	b.n	20003fb2 <_vfprintf_r+0x156>
2000451c:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000451e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20004520:	6809      	ldr	r1, [r1, #0]
20004522:	910f      	str	r1, [sp, #60]	; 0x3c
20004524:	1d11      	adds	r1, r2, #4
20004526:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
20004528:	2b00      	cmp	r3, #0
2000452a:	f2c0 8780 	blt.w	2000542e <_vfprintf_r+0x15d2>
2000452e:	782a      	ldrb	r2, [r5, #0]
20004530:	462b      	mov	r3, r5
20004532:	910b      	str	r1, [sp, #44]	; 0x2c
20004534:	e53d      	b.n	20003fb2 <_vfprintf_r+0x156>
20004536:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004538:	462b      	mov	r3, r5
2000453a:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
2000453e:	782a      	ldrb	r2, [r5, #0]
20004540:	910b      	str	r1, [sp, #44]	; 0x2c
20004542:	e536      	b.n	20003fb2 <_vfprintf_r+0x156>
20004544:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004546:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004548:	f043 0304 	orr.w	r3, r3, #4
2000454c:	930a      	str	r3, [sp, #40]	; 0x28
2000454e:	462b      	mov	r3, r5
20004550:	782a      	ldrb	r2, [r5, #0]
20004552:	910b      	str	r1, [sp, #44]	; 0x2c
20004554:	e52d      	b.n	20003fb2 <_vfprintf_r+0x156>
20004556:	462b      	mov	r3, r5
20004558:	f813 2b01 	ldrb.w	r2, [r3], #1
2000455c:	2a2a      	cmp	r2, #42	; 0x2a
2000455e:	f001 80cd 	beq.w	200056fc <_vfprintf_r+0x18a0>
20004562:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20004566:	2909      	cmp	r1, #9
20004568:	f201 8037 	bhi.w	200055da <_vfprintf_r+0x177e>
2000456c:	3502      	adds	r5, #2
2000456e:	2700      	movs	r7, #0
20004570:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20004574:	eb07 0787 	add.w	r7, r7, r7, lsl #2
20004578:	462b      	mov	r3, r5
2000457a:	3501      	adds	r5, #1
2000457c:	eb01 0747 	add.w	r7, r1, r7, lsl #1
20004580:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20004584:	2909      	cmp	r1, #9
20004586:	d9f3      	bls.n	20004570 <_vfprintf_r+0x714>
20004588:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
2000458c:	461d      	mov	r5, r3
2000458e:	e511      	b.n	20003fb4 <_vfprintf_r+0x158>
20004590:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004592:	462b      	mov	r3, r5
20004594:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004596:	f042 0280 	orr.w	r2, r2, #128	; 0x80
2000459a:	920a      	str	r2, [sp, #40]	; 0x28
2000459c:	782a      	ldrb	r2, [r5, #0]
2000459e:	910b      	str	r1, [sp, #44]	; 0x2c
200045a0:	e507      	b.n	20003fb2 <_vfprintf_r+0x156>
200045a2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
200045a6:	f04f 0800 	mov.w	r8, #0
200045aa:	462b      	mov	r3, r5
200045ac:	eb08 0888 	add.w	r8, r8, r8, lsl #2
200045b0:	f813 2b01 	ldrb.w	r2, [r3], #1
200045b4:	eb01 0848 	add.w	r8, r1, r8, lsl #1
200045b8:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
200045bc:	461d      	mov	r5, r3
200045be:	2909      	cmp	r1, #9
200045c0:	d9f3      	bls.n	200045aa <_vfprintf_r+0x74e>
200045c2:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
200045c6:	461d      	mov	r5, r3
200045c8:	e4f4      	b.n	20003fb4 <_vfprintf_r+0x158>
200045ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200045cc:	9216      	str	r2, [sp, #88]	; 0x58
200045ce:	f043 0310 	orr.w	r3, r3, #16
200045d2:	930a      	str	r3, [sp, #40]	; 0x28
200045d4:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200045d8:	f01c 0f20 	tst.w	ip, #32
200045dc:	f000 815d 	beq.w	2000489a <_vfprintf_r+0xa3e>
200045e0:	980b      	ldr	r0, [sp, #44]	; 0x2c
200045e2:	1dc3      	adds	r3, r0, #7
200045e4:	f023 0307 	bic.w	r3, r3, #7
200045e8:	f103 0108 	add.w	r1, r3, #8
200045ec:	910b      	str	r1, [sp, #44]	; 0x2c
200045ee:	e9d3 ab00 	ldrd	sl, fp, [r3]
200045f2:	f1ba 0f00 	cmp.w	sl, #0
200045f6:	f17b 0200 	sbcs.w	r2, fp, #0
200045fa:	f2c0 849b 	blt.w	20004f34 <_vfprintf_r+0x10d8>
200045fe:	ea5a 030b 	orrs.w	r3, sl, fp
20004602:	f04f 0301 	mov.w	r3, #1
20004606:	bf0c      	ite	eq
20004608:	2200      	moveq	r2, #0
2000460a:	2201      	movne	r2, #1
2000460c:	e5bc      	b.n	20004188 <_vfprintf_r+0x32c>
2000460e:	980a      	ldr	r0, [sp, #40]	; 0x28
20004610:	9216      	str	r2, [sp, #88]	; 0x58
20004612:	f010 0f08 	tst.w	r0, #8
20004616:	f000 84ed 	beq.w	20004ff4 <_vfprintf_r+0x1198>
2000461a:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000461c:	1dcb      	adds	r3, r1, #7
2000461e:	f023 0307 	bic.w	r3, r3, #7
20004622:	f103 0208 	add.w	r2, r3, #8
20004626:	920b      	str	r2, [sp, #44]	; 0x2c
20004628:	f8d3 8004 	ldr.w	r8, [r3, #4]
2000462c:	f8d3 a000 	ldr.w	sl, [r3]
20004630:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
20004634:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
20004638:	4650      	mov	r0, sl
2000463a:	4641      	mov	r1, r8
2000463c:	f004 f930 	bl	200088a0 <__isinfd>
20004640:	4683      	mov	fp, r0
20004642:	2800      	cmp	r0, #0
20004644:	f000 8599 	beq.w	2000517a <_vfprintf_r+0x131e>
20004648:	4650      	mov	r0, sl
2000464a:	2200      	movs	r2, #0
2000464c:	2300      	movs	r3, #0
2000464e:	4641      	mov	r1, r8
20004650:	f004 fd5c 	bl	2000910c <__aeabi_dcmplt>
20004654:	2800      	cmp	r0, #0
20004656:	f040 850b 	bne.w	20005070 <_vfprintf_r+0x1214>
2000465a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000465e:	f649 2104 	movw	r1, #39428	; 0x9a04
20004662:	f649 2200 	movw	r2, #39424	; 0x9a00
20004666:	9816      	ldr	r0, [sp, #88]	; 0x58
20004668:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000466c:	f2c2 0200 	movt	r2, #8192	; 0x2000
20004670:	f04f 0c03 	mov.w	ip, #3
20004674:	2847      	cmp	r0, #71	; 0x47
20004676:	bfd8      	it	le
20004678:	4611      	movle	r1, r2
2000467a:	9113      	str	r1, [sp, #76]	; 0x4c
2000467c:	990a      	ldr	r1, [sp, #40]	; 0x28
2000467e:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20004682:	f021 0180 	bic.w	r1, r1, #128	; 0x80
20004686:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
2000468a:	910a      	str	r1, [sp, #40]	; 0x28
2000468c:	f04f 0c00 	mov.w	ip, #0
20004690:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
20004694:	e5b1      	b.n	200041fa <_vfprintf_r+0x39e>
20004696:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004698:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000469a:	f043 0308 	orr.w	r3, r3, #8
2000469e:	930a      	str	r3, [sp, #40]	; 0x28
200046a0:	462b      	mov	r3, r5
200046a2:	782a      	ldrb	r2, [r5, #0]
200046a4:	910b      	str	r1, [sp, #44]	; 0x2c
200046a6:	e484      	b.n	20003fb2 <_vfprintf_r+0x156>
200046a8:	990a      	ldr	r1, [sp, #40]	; 0x28
200046aa:	f041 0140 	orr.w	r1, r1, #64	; 0x40
200046ae:	910a      	str	r1, [sp, #40]	; 0x28
200046b0:	990b      	ldr	r1, [sp, #44]	; 0x2c
200046b2:	e73c      	b.n	2000452e <_vfprintf_r+0x6d2>
200046b4:	782a      	ldrb	r2, [r5, #0]
200046b6:	2a6c      	cmp	r2, #108	; 0x6c
200046b8:	f000 8555 	beq.w	20005166 <_vfprintf_r+0x130a>
200046bc:	990b      	ldr	r1, [sp, #44]	; 0x2c
200046be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200046c0:	910b      	str	r1, [sp, #44]	; 0x2c
200046c2:	f043 0310 	orr.w	r3, r3, #16
200046c6:	930a      	str	r3, [sp, #40]	; 0x28
200046c8:	462b      	mov	r3, r5
200046ca:	e472      	b.n	20003fb2 <_vfprintf_r+0x156>
200046cc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200046ce:	f012 0f20 	tst.w	r2, #32
200046d2:	f000 8482 	beq.w	20004fda <_vfprintf_r+0x117e>
200046d6:	980b      	ldr	r0, [sp, #44]	; 0x2c
200046d8:	9a11      	ldr	r2, [sp, #68]	; 0x44
200046da:	6803      	ldr	r3, [r0, #0]
200046dc:	4610      	mov	r0, r2
200046de:	ea4f 71e0 	mov.w	r1, r0, asr #31
200046e2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200046e4:	e9c3 0100 	strd	r0, r1, [r3]
200046e8:	f102 0a04 	add.w	sl, r2, #4
200046ec:	e41e      	b.n	20003f2c <_vfprintf_r+0xd0>
200046ee:	9216      	str	r2, [sp, #88]	; 0x58
200046f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200046f2:	f012 0320 	ands.w	r3, r2, #32
200046f6:	f000 80ef 	beq.w	200048d8 <_vfprintf_r+0xa7c>
200046fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
200046fc:	1dda      	adds	r2, r3, #7
200046fe:	2300      	movs	r3, #0
20004700:	f022 0207 	bic.w	r2, r2, #7
20004704:	f102 0c08 	add.w	ip, r2, #8
20004708:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
2000470c:	e9d2 ab00 	ldrd	sl, fp, [r2]
20004710:	ea5a 000b 	orrs.w	r0, sl, fp
20004714:	bf0c      	ite	eq
20004716:	2200      	moveq	r2, #0
20004718:	2201      	movne	r2, #1
2000471a:	e531      	b.n	20004180 <_vfprintf_r+0x324>
2000471c:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000471e:	2178      	movs	r1, #120	; 0x78
20004720:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004724:	9116      	str	r1, [sp, #88]	; 0x58
20004726:	6803      	ldr	r3, [r0, #0]
20004728:	f649 2010 	movw	r0, #39440	; 0x9a10
2000472c:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
20004730:	2130      	movs	r1, #48	; 0x30
20004732:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
20004736:	f04c 0c02 	orr.w	ip, ip, #2
2000473a:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000473c:	1e1a      	subs	r2, r3, #0
2000473e:	bf18      	it	ne
20004740:	2201      	movne	r2, #1
20004742:	f2c2 0000 	movt	r0, #8192	; 0x2000
20004746:	469a      	mov	sl, r3
20004748:	f04f 0b00 	mov.w	fp, #0
2000474c:	3104      	adds	r1, #4
2000474e:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
20004752:	9019      	str	r0, [sp, #100]	; 0x64
20004754:	2302      	movs	r3, #2
20004756:	910b      	str	r1, [sp, #44]	; 0x2c
20004758:	e512      	b.n	20004180 <_vfprintf_r+0x324>
2000475a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
2000475c:	9216      	str	r2, [sp, #88]	; 0x58
2000475e:	f04f 0200 	mov.w	r2, #0
20004762:	1d18      	adds	r0, r3, #4
20004764:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20004768:	681b      	ldr	r3, [r3, #0]
2000476a:	900b      	str	r0, [sp, #44]	; 0x2c
2000476c:	9313      	str	r3, [sp, #76]	; 0x4c
2000476e:	2b00      	cmp	r3, #0
20004770:	f000 86c6 	beq.w	20005500 <_vfprintf_r+0x16a4>
20004774:	2f00      	cmp	r7, #0
20004776:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004778:	f2c0 868f 	blt.w	2000549a <_vfprintf_r+0x163e>
2000477c:	2100      	movs	r1, #0
2000477e:	463a      	mov	r2, r7
20004780:	f003 f8a6 	bl	200078d0 <memchr>
20004784:	4603      	mov	r3, r0
20004786:	2800      	cmp	r0, #0
20004788:	f000 86f5 	beq.w	20005576 <_vfprintf_r+0x171a>
2000478c:	9813      	ldr	r0, [sp, #76]	; 0x4c
2000478e:	1a1b      	subs	r3, r3, r0
20004790:	9310      	str	r3, [sp, #64]	; 0x40
20004792:	42bb      	cmp	r3, r7
20004794:	f340 85be 	ble.w	20005314 <_vfprintf_r+0x14b8>
20004798:	9710      	str	r7, [sp, #64]	; 0x40
2000479a:	2100      	movs	r1, #0
2000479c:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
200047a0:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200047a4:	970c      	str	r7, [sp, #48]	; 0x30
200047a6:	9117      	str	r1, [sp, #92]	; 0x5c
200047a8:	e527      	b.n	200041fa <_vfprintf_r+0x39e>
200047aa:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200047ae:	9216      	str	r2, [sp, #88]	; 0x58
200047b0:	f01c 0f20 	tst.w	ip, #32
200047b4:	d023      	beq.n	200047fe <_vfprintf_r+0x9a2>
200047b6:	980b      	ldr	r0, [sp, #44]	; 0x2c
200047b8:	2301      	movs	r3, #1
200047ba:	1dc2      	adds	r2, r0, #7
200047bc:	f022 0207 	bic.w	r2, r2, #7
200047c0:	f102 0108 	add.w	r1, r2, #8
200047c4:	910b      	str	r1, [sp, #44]	; 0x2c
200047c6:	e9d2 ab00 	ldrd	sl, fp, [r2]
200047ca:	ea5a 020b 	orrs.w	r2, sl, fp
200047ce:	bf0c      	ite	eq
200047d0:	2200      	moveq	r2, #0
200047d2:	2201      	movne	r2, #1
200047d4:	e4d4      	b.n	20004180 <_vfprintf_r+0x324>
200047d6:	990a      	ldr	r1, [sp, #40]	; 0x28
200047d8:	462b      	mov	r3, r5
200047da:	f041 0120 	orr.w	r1, r1, #32
200047de:	910a      	str	r1, [sp, #40]	; 0x28
200047e0:	990b      	ldr	r1, [sp, #44]	; 0x2c
200047e2:	782a      	ldrb	r2, [r5, #0]
200047e4:	910b      	str	r1, [sp, #44]	; 0x2c
200047e6:	f7ff bbe4 	b.w	20003fb2 <_vfprintf_r+0x156>
200047ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200047ec:	9216      	str	r2, [sp, #88]	; 0x58
200047ee:	f043 0310 	orr.w	r3, r3, #16
200047f2:	930a      	str	r3, [sp, #40]	; 0x28
200047f4:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200047f8:	f01c 0f20 	tst.w	ip, #32
200047fc:	d1db      	bne.n	200047b6 <_vfprintf_r+0x95a>
200047fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004800:	f013 0f10 	tst.w	r3, #16
20004804:	f000 83d5 	beq.w	20004fb2 <_vfprintf_r+0x1156>
20004808:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000480a:	2301      	movs	r3, #1
2000480c:	1d02      	adds	r2, r0, #4
2000480e:	920b      	str	r2, [sp, #44]	; 0x2c
20004810:	6801      	ldr	r1, [r0, #0]
20004812:	1e0a      	subs	r2, r1, #0
20004814:	bf18      	it	ne
20004816:	2201      	movne	r2, #1
20004818:	468a      	mov	sl, r1
2000481a:	f04f 0b00 	mov.w	fp, #0
2000481e:	e4af      	b.n	20004180 <_vfprintf_r+0x324>
20004820:	980a      	ldr	r0, [sp, #40]	; 0x28
20004822:	9216      	str	r2, [sp, #88]	; 0x58
20004824:	f649 12ec 	movw	r2, #39404	; 0x99ec
20004828:	f010 0f20 	tst.w	r0, #32
2000482c:	f2c2 0200 	movt	r2, #8192	; 0x2000
20004830:	9219      	str	r2, [sp, #100]	; 0x64
20004832:	f47f ac92 	bne.w	2000415a <_vfprintf_r+0x2fe>
20004836:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004838:	f013 0f10 	tst.w	r3, #16
2000483c:	f040 831a 	bne.w	20004e74 <_vfprintf_r+0x1018>
20004840:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004842:	f012 0f40 	tst.w	r2, #64	; 0x40
20004846:	f000 8315 	beq.w	20004e74 <_vfprintf_r+0x1018>
2000484a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
2000484c:	f103 0c04 	add.w	ip, r3, #4
20004850:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20004854:	f8b3 a000 	ldrh.w	sl, [r3]
20004858:	46d2      	mov	sl, sl
2000485a:	f04f 0b00 	mov.w	fp, #0
2000485e:	e485      	b.n	2000416c <_vfprintf_r+0x310>
20004860:	9216      	str	r2, [sp, #88]	; 0x58
20004862:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
20004866:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20004868:	f04f 0c01 	mov.w	ip, #1
2000486c:	f04f 0000 	mov.w	r0, #0
20004870:	3104      	adds	r1, #4
20004872:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20004876:	6813      	ldr	r3, [r2, #0]
20004878:	3204      	adds	r2, #4
2000487a:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
2000487e:	920b      	str	r2, [sp, #44]	; 0x2c
20004880:	9113      	str	r1, [sp, #76]	; 0x4c
20004882:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20004886:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
2000488a:	e62f      	b.n	200044ec <_vfprintf_r+0x690>
2000488c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004890:	9216      	str	r2, [sp, #88]	; 0x58
20004892:	f01c 0f20 	tst.w	ip, #32
20004896:	f47f aea3 	bne.w	200045e0 <_vfprintf_r+0x784>
2000489a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000489c:	f012 0f10 	tst.w	r2, #16
200048a0:	f040 82f1 	bne.w	20004e86 <_vfprintf_r+0x102a>
200048a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200048a6:	f012 0f40 	tst.w	r2, #64	; 0x40
200048aa:	f000 82ec 	beq.w	20004e86 <_vfprintf_r+0x102a>
200048ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
200048b0:	f103 0c04 	add.w	ip, r3, #4
200048b4:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
200048b8:	f9b3 a000 	ldrsh.w	sl, [r3]
200048bc:	46d2      	mov	sl, sl
200048be:	ea4f 7bea 	mov.w	fp, sl, asr #31
200048c2:	e696      	b.n	200045f2 <_vfprintf_r+0x796>
200048c4:	990a      	ldr	r1, [sp, #40]	; 0x28
200048c6:	9216      	str	r2, [sp, #88]	; 0x58
200048c8:	f041 0110 	orr.w	r1, r1, #16
200048cc:	910a      	str	r1, [sp, #40]	; 0x28
200048ce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200048d0:	f012 0320 	ands.w	r3, r2, #32
200048d4:	f47f af11 	bne.w	200046fa <_vfprintf_r+0x89e>
200048d8:	990a      	ldr	r1, [sp, #40]	; 0x28
200048da:	f011 0210 	ands.w	r2, r1, #16
200048de:	f000 8354 	beq.w	20004f8a <_vfprintf_r+0x112e>
200048e2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200048e4:	f102 0c04 	add.w	ip, r2, #4
200048e8:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
200048ec:	6811      	ldr	r1, [r2, #0]
200048ee:	1e0a      	subs	r2, r1, #0
200048f0:	bf18      	it	ne
200048f2:	2201      	movne	r2, #1
200048f4:	468a      	mov	sl, r1
200048f6:	f04f 0b00 	mov.w	fp, #0
200048fa:	e441      	b.n	20004180 <_vfprintf_r+0x324>
200048fc:	9a16      	ldr	r2, [sp, #88]	; 0x58
200048fe:	2a65      	cmp	r2, #101	; 0x65
20004900:	f340 8128 	ble.w	20004b54 <_vfprintf_r+0xcf8>
20004904:	9812      	ldr	r0, [sp, #72]	; 0x48
20004906:	2200      	movs	r2, #0
20004908:	2300      	movs	r3, #0
2000490a:	991b      	ldr	r1, [sp, #108]	; 0x6c
2000490c:	f004 fbf4 	bl	200090f8 <__aeabi_dcmpeq>
20004910:	2800      	cmp	r0, #0
20004912:	f000 81be 	beq.w	20004c92 <_vfprintf_r+0xe36>
20004916:	2301      	movs	r3, #1
20004918:	6063      	str	r3, [r4, #4]
2000491a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000491e:	f649 232c 	movw	r3, #39468	; 0x9a2c
20004922:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004926:	6023      	str	r3, [r4, #0]
20004928:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
2000492c:	3201      	adds	r2, #1
2000492e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004932:	3301      	adds	r3, #1
20004934:	2a07      	cmp	r2, #7
20004936:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
2000493a:	bfd8      	it	le
2000493c:	f104 0308 	addle.w	r3, r4, #8
20004940:	f300 839b 	bgt.w	2000507a <_vfprintf_r+0x121e>
20004944:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20004948:	981a      	ldr	r0, [sp, #104]	; 0x68
2000494a:	4282      	cmp	r2, r0
2000494c:	db04      	blt.n	20004958 <_vfprintf_r+0xafc>
2000494e:	990a      	ldr	r1, [sp, #40]	; 0x28
20004950:	f011 0f01 	tst.w	r1, #1
20004954:	f43f ad49 	beq.w	200043ea <_vfprintf_r+0x58e>
20004958:	2201      	movs	r2, #1
2000495a:	605a      	str	r2, [r3, #4]
2000495c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004960:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004964:	3201      	adds	r2, #1
20004966:	981d      	ldr	r0, [sp, #116]	; 0x74
20004968:	3101      	adds	r1, #1
2000496a:	2a07      	cmp	r2, #7
2000496c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004970:	6018      	str	r0, [r3, #0]
20004972:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004976:	f300 855f 	bgt.w	20005438 <_vfprintf_r+0x15dc>
2000497a:	3308      	adds	r3, #8
2000497c:	991a      	ldr	r1, [sp, #104]	; 0x68
2000497e:	1e4f      	subs	r7, r1, #1
20004980:	2f00      	cmp	r7, #0
20004982:	f77f ad32 	ble.w	200043ea <_vfprintf_r+0x58e>
20004986:	2f10      	cmp	r7, #16
20004988:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 20004ec0 <_vfprintf_r+0x1064>
2000498c:	f340 82ea 	ble.w	20004f64 <_vfprintf_r+0x1108>
20004990:	4642      	mov	r2, r8
20004992:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20004996:	46a8      	mov	r8, r5
20004998:	2410      	movs	r4, #16
2000499a:	f10a 0a0c 	add.w	sl, sl, #12
2000499e:	4615      	mov	r5, r2
200049a0:	e003      	b.n	200049aa <_vfprintf_r+0xb4e>
200049a2:	3f10      	subs	r7, #16
200049a4:	2f10      	cmp	r7, #16
200049a6:	f340 82da 	ble.w	20004f5e <_vfprintf_r+0x1102>
200049aa:	605c      	str	r4, [r3, #4]
200049ac:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200049b0:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200049b4:	3201      	adds	r2, #1
200049b6:	601d      	str	r5, [r3, #0]
200049b8:	3110      	adds	r1, #16
200049ba:	2a07      	cmp	r2, #7
200049bc:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200049c0:	f103 0308 	add.w	r3, r3, #8
200049c4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200049c8:	ddeb      	ble.n	200049a2 <_vfprintf_r+0xb46>
200049ca:	4648      	mov	r0, r9
200049cc:	4631      	mov	r1, r6
200049ce:	4652      	mov	r2, sl
200049d0:	f7ff fa36 	bl	20003e40 <__sprint_r>
200049d4:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200049d8:	3304      	adds	r3, #4
200049da:	2800      	cmp	r0, #0
200049dc:	d0e1      	beq.n	200049a2 <_vfprintf_r+0xb46>
200049de:	f7ff bb5d 	b.w	2000409c <_vfprintf_r+0x240>
200049e2:	b97b      	cbnz	r3, 20004a04 <_vfprintf_r+0xba8>
200049e4:	990a      	ldr	r1, [sp, #40]	; 0x28
200049e6:	f011 0f01 	tst.w	r1, #1
200049ea:	d00b      	beq.n	20004a04 <_vfprintf_r+0xba8>
200049ec:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
200049f0:	2330      	movs	r3, #48	; 0x30
200049f2:	3204      	adds	r2, #4
200049f4:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
200049f8:	3227      	adds	r2, #39	; 0x27
200049fa:	2301      	movs	r3, #1
200049fc:	9213      	str	r2, [sp, #76]	; 0x4c
200049fe:	9310      	str	r3, [sp, #64]	; 0x40
20004a00:	f7ff bbf3 	b.w	200041ea <_vfprintf_r+0x38e>
20004a04:	9818      	ldr	r0, [sp, #96]	; 0x60
20004a06:	2100      	movs	r1, #0
20004a08:	9110      	str	r1, [sp, #64]	; 0x40
20004a0a:	9013      	str	r0, [sp, #76]	; 0x4c
20004a0c:	f7ff bbed 	b.w	200041ea <_vfprintf_r+0x38e>
20004a10:	980f      	ldr	r0, [sp, #60]	; 0x3c
20004a12:	990c      	ldr	r1, [sp, #48]	; 0x30
20004a14:	1a47      	subs	r7, r0, r1
20004a16:	2f00      	cmp	r7, #0
20004a18:	f77f ac84 	ble.w	20004324 <_vfprintf_r+0x4c8>
20004a1c:	2f10      	cmp	r7, #16
20004a1e:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 20004ec0 <_vfprintf_r+0x1064>
20004a22:	dd2e      	ble.n	20004a82 <_vfprintf_r+0xc26>
20004a24:	4643      	mov	r3, r8
20004a26:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20004a2a:	46a8      	mov	r8, r5
20004a2c:	f04f 0a10 	mov.w	sl, #16
20004a30:	f10b 0b0c 	add.w	fp, fp, #12
20004a34:	461d      	mov	r5, r3
20004a36:	e002      	b.n	20004a3e <_vfprintf_r+0xbe2>
20004a38:	3f10      	subs	r7, #16
20004a3a:	2f10      	cmp	r7, #16
20004a3c:	dd1e      	ble.n	20004a7c <_vfprintf_r+0xc20>
20004a3e:	f8c4 a004 	str.w	sl, [r4, #4]
20004a42:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004a46:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004a4a:	3301      	adds	r3, #1
20004a4c:	6025      	str	r5, [r4, #0]
20004a4e:	3210      	adds	r2, #16
20004a50:	2b07      	cmp	r3, #7
20004a52:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004a56:	f104 0408 	add.w	r4, r4, #8
20004a5a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004a5e:	ddeb      	ble.n	20004a38 <_vfprintf_r+0xbdc>
20004a60:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004a64:	4648      	mov	r0, r9
20004a66:	4631      	mov	r1, r6
20004a68:	465a      	mov	r2, fp
20004a6a:	3404      	adds	r4, #4
20004a6c:	f7ff f9e8 	bl	20003e40 <__sprint_r>
20004a70:	2800      	cmp	r0, #0
20004a72:	f47f ab13 	bne.w	2000409c <_vfprintf_r+0x240>
20004a76:	3f10      	subs	r7, #16
20004a78:	2f10      	cmp	r7, #16
20004a7a:	dce0      	bgt.n	20004a3e <_vfprintf_r+0xbe2>
20004a7c:	462b      	mov	r3, r5
20004a7e:	4645      	mov	r5, r8
20004a80:	4698      	mov	r8, r3
20004a82:	6067      	str	r7, [r4, #4]
20004a84:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004a88:	f8c4 8000 	str.w	r8, [r4]
20004a8c:	1c5a      	adds	r2, r3, #1
20004a8e:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004a92:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004a96:	19db      	adds	r3, r3, r7
20004a98:	2a07      	cmp	r2, #7
20004a9a:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004a9e:	f300 823a 	bgt.w	20004f16 <_vfprintf_r+0x10ba>
20004aa2:	3408      	adds	r4, #8
20004aa4:	e43e      	b.n	20004324 <_vfprintf_r+0x4c8>
20004aa6:	9913      	ldr	r1, [sp, #76]	; 0x4c
20004aa8:	6063      	str	r3, [r4, #4]
20004aaa:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004aae:	6021      	str	r1, [r4, #0]
20004ab0:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004ab4:	3201      	adds	r2, #1
20004ab6:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004aba:	18cb      	adds	r3, r1, r3
20004abc:	2a07      	cmp	r2, #7
20004abe:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004ac2:	f300 8549 	bgt.w	20005558 <_vfprintf_r+0x16fc>
20004ac6:	3408      	adds	r4, #8
20004ac8:	9a1d      	ldr	r2, [sp, #116]	; 0x74
20004aca:	2301      	movs	r3, #1
20004acc:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
20004ad0:	6063      	str	r3, [r4, #4]
20004ad2:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004ad6:	6022      	str	r2, [r4, #0]
20004ad8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004adc:	3301      	adds	r3, #1
20004ade:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004ae2:	3201      	adds	r2, #1
20004ae4:	2b07      	cmp	r3, #7
20004ae6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004aea:	bfd8      	it	le
20004aec:	f104 0308 	addle.w	r3, r4, #8
20004af0:	f300 8523 	bgt.w	2000553a <_vfprintf_r+0x16de>
20004af4:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004af6:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20004afa:	19c7      	adds	r7, r0, r7
20004afc:	981a      	ldr	r0, [sp, #104]	; 0x68
20004afe:	601f      	str	r7, [r3, #0]
20004b00:	1a81      	subs	r1, r0, r2
20004b02:	6059      	str	r1, [r3, #4]
20004b04:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004b08:	1a8a      	subs	r2, r1, r2
20004b0a:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
20004b0e:	1812      	adds	r2, r2, r0
20004b10:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004b14:	3101      	adds	r1, #1
20004b16:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
20004b1a:	2907      	cmp	r1, #7
20004b1c:	f340 8232 	ble.w	20004f84 <_vfprintf_r+0x1128>
20004b20:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004b24:	4648      	mov	r0, r9
20004b26:	4631      	mov	r1, r6
20004b28:	320c      	adds	r2, #12
20004b2a:	f7ff f989 	bl	20003e40 <__sprint_r>
20004b2e:	2800      	cmp	r0, #0
20004b30:	f47f aab4 	bne.w	2000409c <_vfprintf_r+0x240>
20004b34:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004b38:	3304      	adds	r3, #4
20004b3a:	e456      	b.n	200043ea <_vfprintf_r+0x58e>
20004b3c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004b40:	4648      	mov	r0, r9
20004b42:	4631      	mov	r1, r6
20004b44:	320c      	adds	r2, #12
20004b46:	f7ff f97b 	bl	20003e40 <__sprint_r>
20004b4a:	2800      	cmp	r0, #0
20004b4c:	f43f acb4 	beq.w	200044b8 <_vfprintf_r+0x65c>
20004b50:	f7ff baa4 	b.w	2000409c <_vfprintf_r+0x240>
20004b54:	991a      	ldr	r1, [sp, #104]	; 0x68
20004b56:	2901      	cmp	r1, #1
20004b58:	dd4c      	ble.n	20004bf4 <_vfprintf_r+0xd98>
20004b5a:	2301      	movs	r3, #1
20004b5c:	6063      	str	r3, [r4, #4]
20004b5e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004b62:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004b66:	3301      	adds	r3, #1
20004b68:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004b6a:	3201      	adds	r2, #1
20004b6c:	2b07      	cmp	r3, #7
20004b6e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004b72:	6020      	str	r0, [r4, #0]
20004b74:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004b78:	f300 81b2 	bgt.w	20004ee0 <_vfprintf_r+0x1084>
20004b7c:	3408      	adds	r4, #8
20004b7e:	2301      	movs	r3, #1
20004b80:	6063      	str	r3, [r4, #4]
20004b82:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004b86:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004b8a:	3301      	adds	r3, #1
20004b8c:	991d      	ldr	r1, [sp, #116]	; 0x74
20004b8e:	3201      	adds	r2, #1
20004b90:	2b07      	cmp	r3, #7
20004b92:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004b96:	6021      	str	r1, [r4, #0]
20004b98:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004b9c:	f300 8192 	bgt.w	20004ec4 <_vfprintf_r+0x1068>
20004ba0:	3408      	adds	r4, #8
20004ba2:	9812      	ldr	r0, [sp, #72]	; 0x48
20004ba4:	2200      	movs	r2, #0
20004ba6:	2300      	movs	r3, #0
20004ba8:	991b      	ldr	r1, [sp, #108]	; 0x6c
20004baa:	f004 faa5 	bl	200090f8 <__aeabi_dcmpeq>
20004bae:	2800      	cmp	r0, #0
20004bb0:	f040 811d 	bne.w	20004dee <_vfprintf_r+0xf92>
20004bb4:	9b1a      	ldr	r3, [sp, #104]	; 0x68
20004bb6:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004bb8:	1e5a      	subs	r2, r3, #1
20004bba:	6062      	str	r2, [r4, #4]
20004bbc:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004bc0:	1c41      	adds	r1, r0, #1
20004bc2:	6021      	str	r1, [r4, #0]
20004bc4:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004bc8:	3301      	adds	r3, #1
20004bca:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004bce:	188a      	adds	r2, r1, r2
20004bd0:	2b07      	cmp	r3, #7
20004bd2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004bd6:	dc21      	bgt.n	20004c1c <_vfprintf_r+0xdc0>
20004bd8:	3408      	adds	r4, #8
20004bda:	9b1c      	ldr	r3, [sp, #112]	; 0x70
20004bdc:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20004be0:	981c      	ldr	r0, [sp, #112]	; 0x70
20004be2:	6022      	str	r2, [r4, #0]
20004be4:	6063      	str	r3, [r4, #4]
20004be6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004bea:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004bee:	3301      	adds	r3, #1
20004bf0:	f7ff bbf0 	b.w	200043d4 <_vfprintf_r+0x578>
20004bf4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004bf6:	f012 0f01 	tst.w	r2, #1
20004bfa:	d1ae      	bne.n	20004b5a <_vfprintf_r+0xcfe>
20004bfc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
20004bfe:	2301      	movs	r3, #1
20004c00:	6063      	str	r3, [r4, #4]
20004c02:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004c06:	6022      	str	r2, [r4, #0]
20004c08:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004c0c:	3301      	adds	r3, #1
20004c0e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004c12:	3201      	adds	r2, #1
20004c14:	2b07      	cmp	r3, #7
20004c16:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004c1a:	dddd      	ble.n	20004bd8 <_vfprintf_r+0xd7c>
20004c1c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004c20:	4648      	mov	r0, r9
20004c22:	4631      	mov	r1, r6
20004c24:	320c      	adds	r2, #12
20004c26:	f7ff f90b 	bl	20003e40 <__sprint_r>
20004c2a:	2800      	cmp	r0, #0
20004c2c:	f47f aa36 	bne.w	2000409c <_vfprintf_r+0x240>
20004c30:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004c34:	3404      	adds	r4, #4
20004c36:	e7d0      	b.n	20004bda <_vfprintf_r+0xd7e>
20004c38:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004c3c:	4648      	mov	r0, r9
20004c3e:	4631      	mov	r1, r6
20004c40:	320c      	adds	r2, #12
20004c42:	f7ff f8fd 	bl	20003e40 <__sprint_r>
20004c46:	2800      	cmp	r0, #0
20004c48:	f47f aa28 	bne.w	2000409c <_vfprintf_r+0x240>
20004c4c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004c50:	3404      	adds	r4, #4
20004c52:	f7ff bbb0 	b.w	200043b6 <_vfprintf_r+0x55a>
20004c56:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004c5a:	4648      	mov	r0, r9
20004c5c:	4631      	mov	r1, r6
20004c5e:	320c      	adds	r2, #12
20004c60:	f7ff f8ee 	bl	20003e40 <__sprint_r>
20004c64:	2800      	cmp	r0, #0
20004c66:	f47f aa19 	bne.w	2000409c <_vfprintf_r+0x240>
20004c6a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004c6e:	3404      	adds	r4, #4
20004c70:	f7ff bb3c 	b.w	200042ec <_vfprintf_r+0x490>
20004c74:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004c78:	4648      	mov	r0, r9
20004c7a:	4631      	mov	r1, r6
20004c7c:	320c      	adds	r2, #12
20004c7e:	f7ff f8df 	bl	20003e40 <__sprint_r>
20004c82:	2800      	cmp	r0, #0
20004c84:	f47f aa0a 	bne.w	2000409c <_vfprintf_r+0x240>
20004c88:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004c8c:	3404      	adds	r4, #4
20004c8e:	f7ff bb43 	b.w	20004318 <_vfprintf_r+0x4bc>
20004c92:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
20004c96:	2b00      	cmp	r3, #0
20004c98:	f340 81fd 	ble.w	20005096 <_vfprintf_r+0x123a>
20004c9c:	991a      	ldr	r1, [sp, #104]	; 0x68
20004c9e:	428b      	cmp	r3, r1
20004ca0:	f6ff af01 	blt.w	20004aa6 <_vfprintf_r+0xc4a>
20004ca4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
20004ca6:	6061      	str	r1, [r4, #4]
20004ca8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004cac:	6022      	str	r2, [r4, #0]
20004cae:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004cb2:	3301      	adds	r3, #1
20004cb4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004cb8:	1852      	adds	r2, r2, r1
20004cba:	2b07      	cmp	r3, #7
20004cbc:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004cc0:	bfd8      	it	le
20004cc2:	f104 0308 	addle.w	r3, r4, #8
20004cc6:	f300 8429 	bgt.w	2000551c <_vfprintf_r+0x16c0>
20004cca:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
20004cce:	981a      	ldr	r0, [sp, #104]	; 0x68
20004cd0:	1a24      	subs	r4, r4, r0
20004cd2:	2c00      	cmp	r4, #0
20004cd4:	f340 81b3 	ble.w	2000503e <_vfprintf_r+0x11e2>
20004cd8:	2c10      	cmp	r4, #16
20004cda:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 20004ec0 <_vfprintf_r+0x1064>
20004cde:	f340 819d 	ble.w	2000501c <_vfprintf_r+0x11c0>
20004ce2:	4642      	mov	r2, r8
20004ce4:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20004ce8:	46a8      	mov	r8, r5
20004cea:	2710      	movs	r7, #16
20004cec:	f10a 0a0c 	add.w	sl, sl, #12
20004cf0:	4615      	mov	r5, r2
20004cf2:	e003      	b.n	20004cfc <_vfprintf_r+0xea0>
20004cf4:	3c10      	subs	r4, #16
20004cf6:	2c10      	cmp	r4, #16
20004cf8:	f340 818d 	ble.w	20005016 <_vfprintf_r+0x11ba>
20004cfc:	605f      	str	r7, [r3, #4]
20004cfe:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004d02:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004d06:	3201      	adds	r2, #1
20004d08:	601d      	str	r5, [r3, #0]
20004d0a:	3110      	adds	r1, #16
20004d0c:	2a07      	cmp	r2, #7
20004d0e:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004d12:	f103 0308 	add.w	r3, r3, #8
20004d16:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004d1a:	ddeb      	ble.n	20004cf4 <_vfprintf_r+0xe98>
20004d1c:	4648      	mov	r0, r9
20004d1e:	4631      	mov	r1, r6
20004d20:	4652      	mov	r2, sl
20004d22:	f7ff f88d 	bl	20003e40 <__sprint_r>
20004d26:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004d2a:	3304      	adds	r3, #4
20004d2c:	2800      	cmp	r0, #0
20004d2e:	d0e1      	beq.n	20004cf4 <_vfprintf_r+0xe98>
20004d30:	f7ff b9b4 	b.w	2000409c <_vfprintf_r+0x240>
20004d34:	9a18      	ldr	r2, [sp, #96]	; 0x60
20004d36:	9819      	ldr	r0, [sp, #100]	; 0x64
20004d38:	4613      	mov	r3, r2
20004d3a:	9213      	str	r2, [sp, #76]	; 0x4c
20004d3c:	f00a 020f 	and.w	r2, sl, #15
20004d40:	ea4f 111a 	mov.w	r1, sl, lsr #4
20004d44:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
20004d48:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
20004d4c:	5c82      	ldrb	r2, [r0, r2]
20004d4e:	468a      	mov	sl, r1
20004d50:	46e3      	mov	fp, ip
20004d52:	ea5a 0c0b 	orrs.w	ip, sl, fp
20004d56:	f803 2d01 	strb.w	r2, [r3, #-1]!
20004d5a:	d1ef      	bne.n	20004d3c <_vfprintf_r+0xee0>
20004d5c:	9818      	ldr	r0, [sp, #96]	; 0x60
20004d5e:	9313      	str	r3, [sp, #76]	; 0x4c
20004d60:	1ac0      	subs	r0, r0, r3
20004d62:	9010      	str	r0, [sp, #64]	; 0x40
20004d64:	f7ff ba41 	b.w	200041ea <_vfprintf_r+0x38e>
20004d68:	2209      	movs	r2, #9
20004d6a:	2300      	movs	r3, #0
20004d6c:	4552      	cmp	r2, sl
20004d6e:	eb73 000b 	sbcs.w	r0, r3, fp
20004d72:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
20004d76:	d21f      	bcs.n	20004db8 <_vfprintf_r+0xf5c>
20004d78:	4623      	mov	r3, r4
20004d7a:	4644      	mov	r4, r8
20004d7c:	46b8      	mov	r8, r7
20004d7e:	461f      	mov	r7, r3
20004d80:	4650      	mov	r0, sl
20004d82:	4659      	mov	r1, fp
20004d84:	220a      	movs	r2, #10
20004d86:	2300      	movs	r3, #0
20004d88:	f004 f9e8 	bl	2000915c <__aeabi_uldivmod>
20004d8c:	2300      	movs	r3, #0
20004d8e:	4650      	mov	r0, sl
20004d90:	4659      	mov	r1, fp
20004d92:	f102 0c30 	add.w	ip, r2, #48	; 0x30
20004d96:	220a      	movs	r2, #10
20004d98:	f804 cd01 	strb.w	ip, [r4, #-1]!
20004d9c:	f004 f9de 	bl	2000915c <__aeabi_uldivmod>
20004da0:	2209      	movs	r2, #9
20004da2:	2300      	movs	r3, #0
20004da4:	4682      	mov	sl, r0
20004da6:	468b      	mov	fp, r1
20004da8:	4552      	cmp	r2, sl
20004daa:	eb73 030b 	sbcs.w	r3, r3, fp
20004dae:	d3e7      	bcc.n	20004d80 <_vfprintf_r+0xf24>
20004db0:	463b      	mov	r3, r7
20004db2:	4647      	mov	r7, r8
20004db4:	46a0      	mov	r8, r4
20004db6:	461c      	mov	r4, r3
20004db8:	f108 30ff 	add.w	r0, r8, #4294967295
20004dbc:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
20004dc0:	9013      	str	r0, [sp, #76]	; 0x4c
20004dc2:	f808 ac01 	strb.w	sl, [r8, #-1]
20004dc6:	9918      	ldr	r1, [sp, #96]	; 0x60
20004dc8:	1a09      	subs	r1, r1, r0
20004dca:	9110      	str	r1, [sp, #64]	; 0x40
20004dcc:	f7ff ba0d 	b.w	200041ea <_vfprintf_r+0x38e>
20004dd0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004dd4:	4648      	mov	r0, r9
20004dd6:	4631      	mov	r1, r6
20004dd8:	320c      	adds	r2, #12
20004dda:	f7ff f831 	bl	20003e40 <__sprint_r>
20004dde:	2800      	cmp	r0, #0
20004de0:	f47f a95c 	bne.w	2000409c <_vfprintf_r+0x240>
20004de4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004de8:	3404      	adds	r4, #4
20004dea:	f7ff ba68 	b.w	200042be <_vfprintf_r+0x462>
20004dee:	991a      	ldr	r1, [sp, #104]	; 0x68
20004df0:	1e4f      	subs	r7, r1, #1
20004df2:	2f00      	cmp	r7, #0
20004df4:	f77f aef1 	ble.w	20004bda <_vfprintf_r+0xd7e>
20004df8:	2f10      	cmp	r7, #16
20004dfa:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 20004ec0 <_vfprintf_r+0x1064>
20004dfe:	dd4e      	ble.n	20004e9e <_vfprintf_r+0x1042>
20004e00:	4643      	mov	r3, r8
20004e02:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20004e06:	46a8      	mov	r8, r5
20004e08:	f04f 0a10 	mov.w	sl, #16
20004e0c:	f10b 0b0c 	add.w	fp, fp, #12
20004e10:	461d      	mov	r5, r3
20004e12:	e002      	b.n	20004e1a <_vfprintf_r+0xfbe>
20004e14:	3f10      	subs	r7, #16
20004e16:	2f10      	cmp	r7, #16
20004e18:	dd3e      	ble.n	20004e98 <_vfprintf_r+0x103c>
20004e1a:	f8c4 a004 	str.w	sl, [r4, #4]
20004e1e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004e22:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004e26:	3301      	adds	r3, #1
20004e28:	6025      	str	r5, [r4, #0]
20004e2a:	3210      	adds	r2, #16
20004e2c:	2b07      	cmp	r3, #7
20004e2e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004e32:	f104 0408 	add.w	r4, r4, #8
20004e36:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004e3a:	ddeb      	ble.n	20004e14 <_vfprintf_r+0xfb8>
20004e3c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004e40:	4648      	mov	r0, r9
20004e42:	4631      	mov	r1, r6
20004e44:	465a      	mov	r2, fp
20004e46:	3404      	adds	r4, #4
20004e48:	f7fe fffa 	bl	20003e40 <__sprint_r>
20004e4c:	2800      	cmp	r0, #0
20004e4e:	d0e1      	beq.n	20004e14 <_vfprintf_r+0xfb8>
20004e50:	f7ff b924 	b.w	2000409c <_vfprintf_r+0x240>
20004e54:	9816      	ldr	r0, [sp, #88]	; 0x58
20004e56:	2130      	movs	r1, #48	; 0x30
20004e58:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004e5c:	2201      	movs	r2, #1
20004e5e:	2302      	movs	r3, #2
20004e60:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
20004e64:	f04c 0c02 	orr.w	ip, ip, #2
20004e68:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
20004e6c:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
20004e70:	f7ff b986 	b.w	20004180 <_vfprintf_r+0x324>
20004e74:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004e76:	1d01      	adds	r1, r0, #4
20004e78:	6803      	ldr	r3, [r0, #0]
20004e7a:	910b      	str	r1, [sp, #44]	; 0x2c
20004e7c:	469a      	mov	sl, r3
20004e7e:	f04f 0b00 	mov.w	fp, #0
20004e82:	f7ff b973 	b.w	2000416c <_vfprintf_r+0x310>
20004e86:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004e88:	1d01      	adds	r1, r0, #4
20004e8a:	6803      	ldr	r3, [r0, #0]
20004e8c:	910b      	str	r1, [sp, #44]	; 0x2c
20004e8e:	469a      	mov	sl, r3
20004e90:	ea4f 7bea 	mov.w	fp, sl, asr #31
20004e94:	f7ff bbad 	b.w	200045f2 <_vfprintf_r+0x796>
20004e98:	462b      	mov	r3, r5
20004e9a:	4645      	mov	r5, r8
20004e9c:	4698      	mov	r8, r3
20004e9e:	6067      	str	r7, [r4, #4]
20004ea0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004ea4:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004ea8:	3301      	adds	r3, #1
20004eaa:	f8c4 8000 	str.w	r8, [r4]
20004eae:	19d2      	adds	r2, r2, r7
20004eb0:	2b07      	cmp	r3, #7
20004eb2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004eb6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004eba:	f77f ae8d 	ble.w	20004bd8 <_vfprintf_r+0xd7c>
20004ebe:	e6ad      	b.n	20004c1c <_vfprintf_r+0xdc0>
20004ec0:	200099dc 	.word	0x200099dc
20004ec4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004ec8:	4648      	mov	r0, r9
20004eca:	4631      	mov	r1, r6
20004ecc:	320c      	adds	r2, #12
20004ece:	f7fe ffb7 	bl	20003e40 <__sprint_r>
20004ed2:	2800      	cmp	r0, #0
20004ed4:	f47f a8e2 	bne.w	2000409c <_vfprintf_r+0x240>
20004ed8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004edc:	3404      	adds	r4, #4
20004ede:	e660      	b.n	20004ba2 <_vfprintf_r+0xd46>
20004ee0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004ee4:	4648      	mov	r0, r9
20004ee6:	4631      	mov	r1, r6
20004ee8:	320c      	adds	r2, #12
20004eea:	f7fe ffa9 	bl	20003e40 <__sprint_r>
20004eee:	2800      	cmp	r0, #0
20004ef0:	f47f a8d4 	bne.w	2000409c <_vfprintf_r+0x240>
20004ef4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004ef8:	3404      	adds	r4, #4
20004efa:	e640      	b.n	20004b7e <_vfprintf_r+0xd22>
20004efc:	2830      	cmp	r0, #48	; 0x30
20004efe:	f000 82ec 	beq.w	200054da <_vfprintf_r+0x167e>
20004f02:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004f04:	2330      	movs	r3, #48	; 0x30
20004f06:	f800 3d01 	strb.w	r3, [r0, #-1]!
20004f0a:	9918      	ldr	r1, [sp, #96]	; 0x60
20004f0c:	9013      	str	r0, [sp, #76]	; 0x4c
20004f0e:	1a09      	subs	r1, r1, r0
20004f10:	9110      	str	r1, [sp, #64]	; 0x40
20004f12:	f7ff b96a 	b.w	200041ea <_vfprintf_r+0x38e>
20004f16:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004f1a:	4648      	mov	r0, r9
20004f1c:	4631      	mov	r1, r6
20004f1e:	320c      	adds	r2, #12
20004f20:	f7fe ff8e 	bl	20003e40 <__sprint_r>
20004f24:	2800      	cmp	r0, #0
20004f26:	f47f a8b9 	bne.w	2000409c <_vfprintf_r+0x240>
20004f2a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004f2e:	3404      	adds	r4, #4
20004f30:	f7ff b9f8 	b.w	20004324 <_vfprintf_r+0x4c8>
20004f34:	f1da 0a00 	rsbs	sl, sl, #0
20004f38:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
20004f3c:	232d      	movs	r3, #45	; 0x2d
20004f3e:	ea5a 0c0b 	orrs.w	ip, sl, fp
20004f42:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20004f46:	bf0c      	ite	eq
20004f48:	2200      	moveq	r2, #0
20004f4a:	2201      	movne	r2, #1
20004f4c:	2301      	movs	r3, #1
20004f4e:	f7ff b91b 	b.w	20004188 <_vfprintf_r+0x32c>
20004f52:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004f54:	462b      	mov	r3, r5
20004f56:	782a      	ldrb	r2, [r5, #0]
20004f58:	910b      	str	r1, [sp, #44]	; 0x2c
20004f5a:	f7ff b82a 	b.w	20003fb2 <_vfprintf_r+0x156>
20004f5e:	462a      	mov	r2, r5
20004f60:	4645      	mov	r5, r8
20004f62:	4690      	mov	r8, r2
20004f64:	605f      	str	r7, [r3, #4]
20004f66:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004f6a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004f6e:	3201      	adds	r2, #1
20004f70:	f8c3 8000 	str.w	r8, [r3]
20004f74:	19c9      	adds	r1, r1, r7
20004f76:	2a07      	cmp	r2, #7
20004f78:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004f7c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004f80:	f73f adce 	bgt.w	20004b20 <_vfprintf_r+0xcc4>
20004f84:	3308      	adds	r3, #8
20004f86:	f7ff ba30 	b.w	200043ea <_vfprintf_r+0x58e>
20004f8a:	980a      	ldr	r0, [sp, #40]	; 0x28
20004f8c:	f010 0340 	ands.w	r3, r0, #64	; 0x40
20004f90:	f000 81ed 	beq.w	2000536e <_vfprintf_r+0x1512>
20004f94:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004f96:	4613      	mov	r3, r2
20004f98:	1d0a      	adds	r2, r1, #4
20004f9a:	920b      	str	r2, [sp, #44]	; 0x2c
20004f9c:	f8b1 a000 	ldrh.w	sl, [r1]
20004fa0:	f1ba 0200 	subs.w	r2, sl, #0
20004fa4:	bf18      	it	ne
20004fa6:	2201      	movne	r2, #1
20004fa8:	46d2      	mov	sl, sl
20004faa:	f04f 0b00 	mov.w	fp, #0
20004fae:	f7ff b8e7 	b.w	20004180 <_vfprintf_r+0x324>
20004fb2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004fb4:	f013 0f40 	tst.w	r3, #64	; 0x40
20004fb8:	f000 81cc 	beq.w	20005354 <_vfprintf_r+0x14f8>
20004fbc:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004fbe:	2301      	movs	r3, #1
20004fc0:	1d01      	adds	r1, r0, #4
20004fc2:	910b      	str	r1, [sp, #44]	; 0x2c
20004fc4:	f8b0 a000 	ldrh.w	sl, [r0]
20004fc8:	f1ba 0200 	subs.w	r2, sl, #0
20004fcc:	bf18      	it	ne
20004fce:	2201      	movne	r2, #1
20004fd0:	46d2      	mov	sl, sl
20004fd2:	f04f 0b00 	mov.w	fp, #0
20004fd6:	f7ff b8d3 	b.w	20004180 <_vfprintf_r+0x324>
20004fda:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004fdc:	f013 0f10 	tst.w	r3, #16
20004fe0:	f000 81a4 	beq.w	2000532c <_vfprintf_r+0x14d0>
20004fe4:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004fe6:	9911      	ldr	r1, [sp, #68]	; 0x44
20004fe8:	f100 0a04 	add.w	sl, r0, #4
20004fec:	6803      	ldr	r3, [r0, #0]
20004fee:	6019      	str	r1, [r3, #0]
20004ff0:	f7fe bf9c 	b.w	20003f2c <_vfprintf_r+0xd0>
20004ff4:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004ff6:	1dc3      	adds	r3, r0, #7
20004ff8:	f023 0307 	bic.w	r3, r3, #7
20004ffc:	f103 0108 	add.w	r1, r3, #8
20005000:	910b      	str	r1, [sp, #44]	; 0x2c
20005002:	f8d3 8004 	ldr.w	r8, [r3, #4]
20005006:	f8d3 a000 	ldr.w	sl, [r3]
2000500a:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
2000500e:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
20005012:	f7ff bb11 	b.w	20004638 <_vfprintf_r+0x7dc>
20005016:	462a      	mov	r2, r5
20005018:	4645      	mov	r5, r8
2000501a:	4690      	mov	r8, r2
2000501c:	605c      	str	r4, [r3, #4]
2000501e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005022:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005026:	3201      	adds	r2, #1
20005028:	f8c3 8000 	str.w	r8, [r3]
2000502c:	1909      	adds	r1, r1, r4
2000502e:	2a07      	cmp	r2, #7
20005030:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005034:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005038:	f300 82ea 	bgt.w	20005610 <_vfprintf_r+0x17b4>
2000503c:	3308      	adds	r3, #8
2000503e:	990a      	ldr	r1, [sp, #40]	; 0x28
20005040:	f011 0f01 	tst.w	r1, #1
20005044:	f43f a9d1 	beq.w	200043ea <_vfprintf_r+0x58e>
20005048:	2201      	movs	r2, #1
2000504a:	605a      	str	r2, [r3, #4]
2000504c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005050:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005054:	3201      	adds	r2, #1
20005056:	981d      	ldr	r0, [sp, #116]	; 0x74
20005058:	3101      	adds	r1, #1
2000505a:	2a07      	cmp	r2, #7
2000505c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005060:	6018      	str	r0, [r3, #0]
20005062:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005066:	f73f ad5b 	bgt.w	20004b20 <_vfprintf_r+0xcc4>
2000506a:	3308      	adds	r3, #8
2000506c:	f7ff b9bd 	b.w	200043ea <_vfprintf_r+0x58e>
20005070:	232d      	movs	r3, #45	; 0x2d
20005072:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20005076:	f7ff baf2 	b.w	2000465e <_vfprintf_r+0x802>
2000507a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000507e:	4648      	mov	r0, r9
20005080:	4631      	mov	r1, r6
20005082:	320c      	adds	r2, #12
20005084:	f7fe fedc 	bl	20003e40 <__sprint_r>
20005088:	2800      	cmp	r0, #0
2000508a:	f47f a807 	bne.w	2000409c <_vfprintf_r+0x240>
2000508e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005092:	3304      	adds	r3, #4
20005094:	e456      	b.n	20004944 <_vfprintf_r+0xae8>
20005096:	2301      	movs	r3, #1
20005098:	6063      	str	r3, [r4, #4]
2000509a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000509e:	f649 232c 	movw	r3, #39468	; 0x9a2c
200050a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200050a6:	6023      	str	r3, [r4, #0]
200050a8:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200050ac:	3201      	adds	r2, #1
200050ae:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200050b2:	3301      	adds	r3, #1
200050b4:	2a07      	cmp	r2, #7
200050b6:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200050ba:	bfd8      	it	le
200050bc:	f104 0308 	addle.w	r3, r4, #8
200050c0:	f300 8187 	bgt.w	200053d2 <_vfprintf_r+0x1576>
200050c4:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
200050c8:	b93a      	cbnz	r2, 200050da <_vfprintf_r+0x127e>
200050ca:	9a1a      	ldr	r2, [sp, #104]	; 0x68
200050cc:	b92a      	cbnz	r2, 200050da <_vfprintf_r+0x127e>
200050ce:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200050d2:	f01c 0f01 	tst.w	ip, #1
200050d6:	f43f a988 	beq.w	200043ea <_vfprintf_r+0x58e>
200050da:	2201      	movs	r2, #1
200050dc:	605a      	str	r2, [r3, #4]
200050de:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200050e2:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200050e6:	3201      	adds	r2, #1
200050e8:	981d      	ldr	r0, [sp, #116]	; 0x74
200050ea:	3101      	adds	r1, #1
200050ec:	2a07      	cmp	r2, #7
200050ee:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200050f2:	6018      	str	r0, [r3, #0]
200050f4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200050f8:	f300 8179 	bgt.w	200053ee <_vfprintf_r+0x1592>
200050fc:	3308      	adds	r3, #8
200050fe:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
20005102:	427f      	negs	r7, r7
20005104:	2f00      	cmp	r7, #0
20005106:	f340 81b3 	ble.w	20005470 <_vfprintf_r+0x1614>
2000510a:	2f10      	cmp	r7, #16
2000510c:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 20005760 <_vfprintf_r+0x1904>
20005110:	f340 81d2 	ble.w	200054b8 <_vfprintf_r+0x165c>
20005114:	4642      	mov	r2, r8
20005116:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
2000511a:	46a8      	mov	r8, r5
2000511c:	2410      	movs	r4, #16
2000511e:	f10a 0a0c 	add.w	sl, sl, #12
20005122:	4615      	mov	r5, r2
20005124:	e003      	b.n	2000512e <_vfprintf_r+0x12d2>
20005126:	3f10      	subs	r7, #16
20005128:	2f10      	cmp	r7, #16
2000512a:	f340 81c2 	ble.w	200054b2 <_vfprintf_r+0x1656>
2000512e:	605c      	str	r4, [r3, #4]
20005130:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005134:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005138:	3201      	adds	r2, #1
2000513a:	601d      	str	r5, [r3, #0]
2000513c:	3110      	adds	r1, #16
2000513e:	2a07      	cmp	r2, #7
20005140:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005144:	f103 0308 	add.w	r3, r3, #8
20005148:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000514c:	ddeb      	ble.n	20005126 <_vfprintf_r+0x12ca>
2000514e:	4648      	mov	r0, r9
20005150:	4631      	mov	r1, r6
20005152:	4652      	mov	r2, sl
20005154:	f7fe fe74 	bl	20003e40 <__sprint_r>
20005158:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000515c:	3304      	adds	r3, #4
2000515e:	2800      	cmp	r0, #0
20005160:	d0e1      	beq.n	20005126 <_vfprintf_r+0x12ca>
20005162:	f7fe bf9b 	b.w	2000409c <_vfprintf_r+0x240>
20005166:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005168:	1c6b      	adds	r3, r5, #1
2000516a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000516c:	f042 0220 	orr.w	r2, r2, #32
20005170:	920a      	str	r2, [sp, #40]	; 0x28
20005172:	786a      	ldrb	r2, [r5, #1]
20005174:	910b      	str	r1, [sp, #44]	; 0x2c
20005176:	f7fe bf1c 	b.w	20003fb2 <_vfprintf_r+0x156>
2000517a:	4650      	mov	r0, sl
2000517c:	4641      	mov	r1, r8
2000517e:	f003 fba1 	bl	200088c4 <__isnand>
20005182:	2800      	cmp	r0, #0
20005184:	f040 80ff 	bne.w	20005386 <_vfprintf_r+0x152a>
20005188:	f1b7 3fff 	cmp.w	r7, #4294967295
2000518c:	f000 8251 	beq.w	20005632 <_vfprintf_r+0x17d6>
20005190:	9816      	ldr	r0, [sp, #88]	; 0x58
20005192:	2867      	cmp	r0, #103	; 0x67
20005194:	bf14      	ite	ne
20005196:	2300      	movne	r3, #0
20005198:	2301      	moveq	r3, #1
2000519a:	2847      	cmp	r0, #71	; 0x47
2000519c:	bf08      	it	eq
2000519e:	f043 0301 	orreq.w	r3, r3, #1
200051a2:	b113      	cbz	r3, 200051aa <_vfprintf_r+0x134e>
200051a4:	2f00      	cmp	r7, #0
200051a6:	bf08      	it	eq
200051a8:	2701      	moveq	r7, #1
200051aa:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
200051ae:	4643      	mov	r3, r8
200051b0:	4652      	mov	r2, sl
200051b2:	990a      	ldr	r1, [sp, #40]	; 0x28
200051b4:	e9c0 2300 	strd	r2, r3, [r0]
200051b8:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
200051bc:	f441 7180 	orr.w	r1, r1, #256	; 0x100
200051c0:	910a      	str	r1, [sp, #40]	; 0x28
200051c2:	2b00      	cmp	r3, #0
200051c4:	f2c0 8264 	blt.w	20005690 <_vfprintf_r+0x1834>
200051c8:	2100      	movs	r1, #0
200051ca:	9117      	str	r1, [sp, #92]	; 0x5c
200051cc:	9816      	ldr	r0, [sp, #88]	; 0x58
200051ce:	2866      	cmp	r0, #102	; 0x66
200051d0:	bf14      	ite	ne
200051d2:	2300      	movne	r3, #0
200051d4:	2301      	moveq	r3, #1
200051d6:	2846      	cmp	r0, #70	; 0x46
200051d8:	bf08      	it	eq
200051da:	f043 0301 	orreq.w	r3, r3, #1
200051de:	9310      	str	r3, [sp, #64]	; 0x40
200051e0:	2b00      	cmp	r3, #0
200051e2:	f000 81d1 	beq.w	20005588 <_vfprintf_r+0x172c>
200051e6:	46bc      	mov	ip, r7
200051e8:	2303      	movs	r3, #3
200051ea:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
200051ee:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
200051f2:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
200051f6:	4648      	mov	r0, r9
200051f8:	9300      	str	r3, [sp, #0]
200051fa:	9102      	str	r1, [sp, #8]
200051fc:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
20005200:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005204:	310c      	adds	r1, #12
20005206:	f8cd c004 	str.w	ip, [sp, #4]
2000520a:	9103      	str	r1, [sp, #12]
2000520c:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
20005210:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
20005214:	9104      	str	r1, [sp, #16]
20005216:	f000 fbc7 	bl	200059a8 <_dtoa_r>
2000521a:	9a16      	ldr	r2, [sp, #88]	; 0x58
2000521c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
20005220:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
20005224:	bf18      	it	ne
20005226:	2301      	movne	r3, #1
20005228:	2a47      	cmp	r2, #71	; 0x47
2000522a:	bf0c      	ite	eq
2000522c:	2300      	moveq	r3, #0
2000522e:	f003 0301 	andne.w	r3, r3, #1
20005232:	9013      	str	r0, [sp, #76]	; 0x4c
20005234:	b933      	cbnz	r3, 20005244 <_vfprintf_r+0x13e8>
20005236:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005238:	f013 0f01 	tst.w	r3, #1
2000523c:	bf08      	it	eq
2000523e:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
20005242:	d016      	beq.n	20005272 <_vfprintf_r+0x1416>
20005244:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005246:	9910      	ldr	r1, [sp, #64]	; 0x40
20005248:	eb00 0b0c 	add.w	fp, r0, ip
2000524c:	b131      	cbz	r1, 2000525c <_vfprintf_r+0x1400>
2000524e:	7803      	ldrb	r3, [r0, #0]
20005250:	2b30      	cmp	r3, #48	; 0x30
20005252:	f000 80da 	beq.w	2000540a <_vfprintf_r+0x15ae>
20005256:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
2000525a:	449b      	add	fp, r3
2000525c:	4650      	mov	r0, sl
2000525e:	2200      	movs	r2, #0
20005260:	2300      	movs	r3, #0
20005262:	4641      	mov	r1, r8
20005264:	f003 ff48 	bl	200090f8 <__aeabi_dcmpeq>
20005268:	2800      	cmp	r0, #0
2000526a:	f000 81c2 	beq.w	200055f2 <_vfprintf_r+0x1796>
2000526e:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
20005272:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005274:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005276:	2a67      	cmp	r2, #103	; 0x67
20005278:	bf14      	ite	ne
2000527a:	2300      	movne	r3, #0
2000527c:	2301      	moveq	r3, #1
2000527e:	2a47      	cmp	r2, #71	; 0x47
20005280:	bf08      	it	eq
20005282:	f043 0301 	orreq.w	r3, r3, #1
20005286:	ebc0 000b 	rsb	r0, r0, fp
2000528a:	901a      	str	r0, [sp, #104]	; 0x68
2000528c:	2b00      	cmp	r3, #0
2000528e:	f000 818a 	beq.w	200055a6 <_vfprintf_r+0x174a>
20005292:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
20005296:	f111 0f03 	cmn.w	r1, #3
2000529a:	9110      	str	r1, [sp, #64]	; 0x40
2000529c:	db02      	blt.n	200052a4 <_vfprintf_r+0x1448>
2000529e:	428f      	cmp	r7, r1
200052a0:	f280 818c 	bge.w	200055bc <_vfprintf_r+0x1760>
200052a4:	9a16      	ldr	r2, [sp, #88]	; 0x58
200052a6:	3a02      	subs	r2, #2
200052a8:	9216      	str	r2, [sp, #88]	; 0x58
200052aa:	9910      	ldr	r1, [sp, #64]	; 0x40
200052ac:	9a16      	ldr	r2, [sp, #88]	; 0x58
200052ae:	1e4b      	subs	r3, r1, #1
200052b0:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
200052b4:	2b00      	cmp	r3, #0
200052b6:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
200052ba:	f2c0 8234 	blt.w	20005726 <_vfprintf_r+0x18ca>
200052be:	222b      	movs	r2, #43	; 0x2b
200052c0:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
200052c4:	2b09      	cmp	r3, #9
200052c6:	f300 81b6 	bgt.w	20005636 <_vfprintf_r+0x17da>
200052ca:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
200052ce:	3330      	adds	r3, #48	; 0x30
200052d0:	3204      	adds	r2, #4
200052d2:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
200052d6:	2330      	movs	r3, #48	; 0x30
200052d8:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
200052dc:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
200052e0:	981a      	ldr	r0, [sp, #104]	; 0x68
200052e2:	991a      	ldr	r1, [sp, #104]	; 0x68
200052e4:	1ad3      	subs	r3, r2, r3
200052e6:	1818      	adds	r0, r3, r0
200052e8:	931c      	str	r3, [sp, #112]	; 0x70
200052ea:	2901      	cmp	r1, #1
200052ec:	9010      	str	r0, [sp, #64]	; 0x40
200052ee:	f340 8210 	ble.w	20005712 <_vfprintf_r+0x18b6>
200052f2:	9810      	ldr	r0, [sp, #64]	; 0x40
200052f4:	3001      	adds	r0, #1
200052f6:	9010      	str	r0, [sp, #64]	; 0x40
200052f8:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
200052fc:	910c      	str	r1, [sp, #48]	; 0x30
200052fe:	9817      	ldr	r0, [sp, #92]	; 0x5c
20005300:	2800      	cmp	r0, #0
20005302:	f000 816e 	beq.w	200055e2 <_vfprintf_r+0x1786>
20005306:	232d      	movs	r3, #45	; 0x2d
20005308:	2100      	movs	r1, #0
2000530a:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
2000530e:	9117      	str	r1, [sp, #92]	; 0x5c
20005310:	f7fe bf74 	b.w	200041fc <_vfprintf_r+0x3a0>
20005314:	9a10      	ldr	r2, [sp, #64]	; 0x40
20005316:	f04f 0c00 	mov.w	ip, #0
2000531a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000531e:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
20005322:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
20005326:	920c      	str	r2, [sp, #48]	; 0x30
20005328:	f7fe bf67 	b.w	200041fa <_vfprintf_r+0x39e>
2000532c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000532e:	f012 0f40 	tst.w	r2, #64	; 0x40
20005332:	bf17      	itett	ne
20005334:	980b      	ldrne	r0, [sp, #44]	; 0x2c
20005336:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
20005338:	9911      	ldrne	r1, [sp, #68]	; 0x44
2000533a:	f100 0a04 	addne.w	sl, r0, #4
2000533e:	bf11      	iteee	ne
20005340:	6803      	ldrne	r3, [r0, #0]
20005342:	f102 0a04 	addeq.w	sl, r2, #4
20005346:	6813      	ldreq	r3, [r2, #0]
20005348:	9811      	ldreq	r0, [sp, #68]	; 0x44
2000534a:	bf14      	ite	ne
2000534c:	8019      	strhne	r1, [r3, #0]
2000534e:	6018      	streq	r0, [r3, #0]
20005350:	f7fe bdec 	b.w	20003f2c <_vfprintf_r+0xd0>
20005354:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005356:	1d13      	adds	r3, r2, #4
20005358:	930b      	str	r3, [sp, #44]	; 0x2c
2000535a:	6811      	ldr	r1, [r2, #0]
2000535c:	2301      	movs	r3, #1
2000535e:	1e0a      	subs	r2, r1, #0
20005360:	bf18      	it	ne
20005362:	2201      	movne	r2, #1
20005364:	468a      	mov	sl, r1
20005366:	f04f 0b00 	mov.w	fp, #0
2000536a:	f7fe bf09 	b.w	20004180 <_vfprintf_r+0x324>
2000536e:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005370:	1d02      	adds	r2, r0, #4
20005372:	920b      	str	r2, [sp, #44]	; 0x2c
20005374:	6801      	ldr	r1, [r0, #0]
20005376:	1e0a      	subs	r2, r1, #0
20005378:	bf18      	it	ne
2000537a:	2201      	movne	r2, #1
2000537c:	468a      	mov	sl, r1
2000537e:	f04f 0b00 	mov.w	fp, #0
20005382:	f7fe befd 	b.w	20004180 <_vfprintf_r+0x324>
20005386:	f649 220c 	movw	r2, #39436	; 0x9a0c
2000538a:	f649 2308 	movw	r3, #39432	; 0x9a08
2000538e:	9916      	ldr	r1, [sp, #88]	; 0x58
20005390:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005394:	f2c2 0200 	movt	r2, #8192	; 0x2000
20005398:	2003      	movs	r0, #3
2000539a:	2947      	cmp	r1, #71	; 0x47
2000539c:	bfd8      	it	le
2000539e:	461a      	movle	r2, r3
200053a0:	9213      	str	r2, [sp, #76]	; 0x4c
200053a2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200053a4:	900c      	str	r0, [sp, #48]	; 0x30
200053a6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
200053aa:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
200053ae:	920a      	str	r2, [sp, #40]	; 0x28
200053b0:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200053b4:	9010      	str	r0, [sp, #64]	; 0x40
200053b6:	f7fe bf20 	b.w	200041fa <_vfprintf_r+0x39e>
200053ba:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200053be:	4648      	mov	r0, r9
200053c0:	4631      	mov	r1, r6
200053c2:	320c      	adds	r2, #12
200053c4:	f7fe fd3c 	bl	20003e40 <__sprint_r>
200053c8:	2800      	cmp	r0, #0
200053ca:	f47e ae67 	bne.w	2000409c <_vfprintf_r+0x240>
200053ce:	f7fe be62 	b.w	20004096 <_vfprintf_r+0x23a>
200053d2:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200053d6:	4648      	mov	r0, r9
200053d8:	4631      	mov	r1, r6
200053da:	320c      	adds	r2, #12
200053dc:	f7fe fd30 	bl	20003e40 <__sprint_r>
200053e0:	2800      	cmp	r0, #0
200053e2:	f47e ae5b 	bne.w	2000409c <_vfprintf_r+0x240>
200053e6:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200053ea:	3304      	adds	r3, #4
200053ec:	e66a      	b.n	200050c4 <_vfprintf_r+0x1268>
200053ee:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200053f2:	4648      	mov	r0, r9
200053f4:	4631      	mov	r1, r6
200053f6:	320c      	adds	r2, #12
200053f8:	f7fe fd22 	bl	20003e40 <__sprint_r>
200053fc:	2800      	cmp	r0, #0
200053fe:	f47e ae4d 	bne.w	2000409c <_vfprintf_r+0x240>
20005402:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005406:	3304      	adds	r3, #4
20005408:	e679      	b.n	200050fe <_vfprintf_r+0x12a2>
2000540a:	4650      	mov	r0, sl
2000540c:	2200      	movs	r2, #0
2000540e:	2300      	movs	r3, #0
20005410:	4641      	mov	r1, r8
20005412:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
20005416:	f003 fe6f 	bl	200090f8 <__aeabi_dcmpeq>
2000541a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
2000541e:	2800      	cmp	r0, #0
20005420:	f47f af19 	bne.w	20005256 <_vfprintf_r+0x13fa>
20005424:	f1cc 0301 	rsb	r3, ip, #1
20005428:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
2000542c:	e715      	b.n	2000525a <_vfprintf_r+0x13fe>
2000542e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20005430:	4252      	negs	r2, r2
20005432:	920f      	str	r2, [sp, #60]	; 0x3c
20005434:	f7ff b887 	b.w	20004546 <_vfprintf_r+0x6ea>
20005438:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000543c:	4648      	mov	r0, r9
2000543e:	4631      	mov	r1, r6
20005440:	320c      	adds	r2, #12
20005442:	f7fe fcfd 	bl	20003e40 <__sprint_r>
20005446:	2800      	cmp	r0, #0
20005448:	f47e ae28 	bne.w	2000409c <_vfprintf_r+0x240>
2000544c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005450:	3304      	adds	r3, #4
20005452:	f7ff ba93 	b.w	2000497c <_vfprintf_r+0xb20>
20005456:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000545a:	4648      	mov	r0, r9
2000545c:	4631      	mov	r1, r6
2000545e:	320c      	adds	r2, #12
20005460:	f7fe fcee 	bl	20003e40 <__sprint_r>
20005464:	2800      	cmp	r0, #0
20005466:	f47e ae19 	bne.w	2000409c <_vfprintf_r+0x240>
2000546a:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000546e:	3304      	adds	r3, #4
20005470:	991a      	ldr	r1, [sp, #104]	; 0x68
20005472:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005474:	6059      	str	r1, [r3, #4]
20005476:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000547a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000547e:	6018      	str	r0, [r3, #0]
20005480:	3201      	adds	r2, #1
20005482:	981a      	ldr	r0, [sp, #104]	; 0x68
20005484:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005488:	1809      	adds	r1, r1, r0
2000548a:	2a07      	cmp	r2, #7
2000548c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005490:	f73f ab46 	bgt.w	20004b20 <_vfprintf_r+0xcc4>
20005494:	3308      	adds	r3, #8
20005496:	f7fe bfa8 	b.w	200043ea <_vfprintf_r+0x58e>
2000549a:	2100      	movs	r1, #0
2000549c:	9117      	str	r1, [sp, #92]	; 0x5c
2000549e:	f003 fb69 	bl	20008b74 <strlen>
200054a2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200054a6:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
200054aa:	9010      	str	r0, [sp, #64]	; 0x40
200054ac:	920c      	str	r2, [sp, #48]	; 0x30
200054ae:	f7fe bea4 	b.w	200041fa <_vfprintf_r+0x39e>
200054b2:	462a      	mov	r2, r5
200054b4:	4645      	mov	r5, r8
200054b6:	4690      	mov	r8, r2
200054b8:	605f      	str	r7, [r3, #4]
200054ba:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200054be:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200054c2:	3201      	adds	r2, #1
200054c4:	f8c3 8000 	str.w	r8, [r3]
200054c8:	19c9      	adds	r1, r1, r7
200054ca:	2a07      	cmp	r2, #7
200054cc:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200054d0:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200054d4:	dcbf      	bgt.n	20005456 <_vfprintf_r+0x15fa>
200054d6:	3308      	adds	r3, #8
200054d8:	e7ca      	b.n	20005470 <_vfprintf_r+0x1614>
200054da:	9a18      	ldr	r2, [sp, #96]	; 0x60
200054dc:	9913      	ldr	r1, [sp, #76]	; 0x4c
200054de:	1a51      	subs	r1, r2, r1
200054e0:	9110      	str	r1, [sp, #64]	; 0x40
200054e2:	f7fe be82 	b.w	200041ea <_vfprintf_r+0x38e>
200054e6:	4648      	mov	r0, r9
200054e8:	4631      	mov	r1, r6
200054ea:	f000 f949 	bl	20005780 <__swsetup_r>
200054ee:	2800      	cmp	r0, #0
200054f0:	f47e add8 	bne.w	200040a4 <_vfprintf_r+0x248>
200054f4:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
200054f8:	fa1f f38c 	uxth.w	r3, ip
200054fc:	f7fe bcf6 	b.w	20003eec <_vfprintf_r+0x90>
20005500:	2f06      	cmp	r7, #6
20005502:	bf28      	it	cs
20005504:	2706      	movcs	r7, #6
20005506:	f649 2124 	movw	r1, #39460	; 0x9a24
2000550a:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000550e:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
20005512:	9710      	str	r7, [sp, #64]	; 0x40
20005514:	9113      	str	r1, [sp, #76]	; 0x4c
20005516:	920c      	str	r2, [sp, #48]	; 0x30
20005518:	f7fe bfe8 	b.w	200044ec <_vfprintf_r+0x690>
2000551c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005520:	4648      	mov	r0, r9
20005522:	4631      	mov	r1, r6
20005524:	320c      	adds	r2, #12
20005526:	f7fe fc8b 	bl	20003e40 <__sprint_r>
2000552a:	2800      	cmp	r0, #0
2000552c:	f47e adb6 	bne.w	2000409c <_vfprintf_r+0x240>
20005530:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005534:	3304      	adds	r3, #4
20005536:	f7ff bbc8 	b.w	20004cca <_vfprintf_r+0xe6e>
2000553a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000553e:	4648      	mov	r0, r9
20005540:	4631      	mov	r1, r6
20005542:	320c      	adds	r2, #12
20005544:	f7fe fc7c 	bl	20003e40 <__sprint_r>
20005548:	2800      	cmp	r0, #0
2000554a:	f47e ada7 	bne.w	2000409c <_vfprintf_r+0x240>
2000554e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005552:	3304      	adds	r3, #4
20005554:	f7ff bace 	b.w	20004af4 <_vfprintf_r+0xc98>
20005558:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000555c:	4648      	mov	r0, r9
2000555e:	4631      	mov	r1, r6
20005560:	320c      	adds	r2, #12
20005562:	f7fe fc6d 	bl	20003e40 <__sprint_r>
20005566:	2800      	cmp	r0, #0
20005568:	f47e ad98 	bne.w	2000409c <_vfprintf_r+0x240>
2000556c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005570:	3404      	adds	r4, #4
20005572:	f7ff baa9 	b.w	20004ac8 <_vfprintf_r+0xc6c>
20005576:	9710      	str	r7, [sp, #64]	; 0x40
20005578:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
2000557c:	9017      	str	r0, [sp, #92]	; 0x5c
2000557e:	970c      	str	r7, [sp, #48]	; 0x30
20005580:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20005584:	f7fe be39 	b.w	200041fa <_vfprintf_r+0x39e>
20005588:	9916      	ldr	r1, [sp, #88]	; 0x58
2000558a:	2965      	cmp	r1, #101	; 0x65
2000558c:	bf14      	ite	ne
2000558e:	2300      	movne	r3, #0
20005590:	2301      	moveq	r3, #1
20005592:	2945      	cmp	r1, #69	; 0x45
20005594:	bf08      	it	eq
20005596:	f043 0301 	orreq.w	r3, r3, #1
2000559a:	2b00      	cmp	r3, #0
2000559c:	d046      	beq.n	2000562c <_vfprintf_r+0x17d0>
2000559e:	f107 0c01 	add.w	ip, r7, #1
200055a2:	2302      	movs	r3, #2
200055a4:	e621      	b.n	200051ea <_vfprintf_r+0x138e>
200055a6:	9b16      	ldr	r3, [sp, #88]	; 0x58
200055a8:	2b65      	cmp	r3, #101	; 0x65
200055aa:	dd76      	ble.n	2000569a <_vfprintf_r+0x183e>
200055ac:	9a16      	ldr	r2, [sp, #88]	; 0x58
200055ae:	2a66      	cmp	r2, #102	; 0x66
200055b0:	bf1c      	itt	ne
200055b2:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
200055b6:	9310      	strne	r3, [sp, #64]	; 0x40
200055b8:	f000 8083 	beq.w	200056c2 <_vfprintf_r+0x1866>
200055bc:	9b1a      	ldr	r3, [sp, #104]	; 0x68
200055be:	9810      	ldr	r0, [sp, #64]	; 0x40
200055c0:	4283      	cmp	r3, r0
200055c2:	dc6e      	bgt.n	200056a2 <_vfprintf_r+0x1846>
200055c4:	990a      	ldr	r1, [sp, #40]	; 0x28
200055c6:	f011 0f01 	tst.w	r1, #1
200055ca:	f040 808e 	bne.w	200056ea <_vfprintf_r+0x188e>
200055ce:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
200055d2:	2367      	movs	r3, #103	; 0x67
200055d4:	920c      	str	r2, [sp, #48]	; 0x30
200055d6:	9316      	str	r3, [sp, #88]	; 0x58
200055d8:	e691      	b.n	200052fe <_vfprintf_r+0x14a2>
200055da:	2700      	movs	r7, #0
200055dc:	461d      	mov	r5, r3
200055de:	f7fe bce9 	b.w	20003fb4 <_vfprintf_r+0x158>
200055e2:	9910      	ldr	r1, [sp, #64]	; 0x40
200055e4:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200055e8:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
200055ec:	910c      	str	r1, [sp, #48]	; 0x30
200055ee:	f7fe be04 	b.w	200041fa <_vfprintf_r+0x39e>
200055f2:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
200055f6:	459b      	cmp	fp, r3
200055f8:	bf98      	it	ls
200055fa:	469b      	movls	fp, r3
200055fc:	f67f ae39 	bls.w	20005272 <_vfprintf_r+0x1416>
20005600:	2230      	movs	r2, #48	; 0x30
20005602:	f803 2b01 	strb.w	r2, [r3], #1
20005606:	459b      	cmp	fp, r3
20005608:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
2000560c:	d8f9      	bhi.n	20005602 <_vfprintf_r+0x17a6>
2000560e:	e630      	b.n	20005272 <_vfprintf_r+0x1416>
20005610:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005614:	4648      	mov	r0, r9
20005616:	4631      	mov	r1, r6
20005618:	320c      	adds	r2, #12
2000561a:	f7fe fc11 	bl	20003e40 <__sprint_r>
2000561e:	2800      	cmp	r0, #0
20005620:	f47e ad3c 	bne.w	2000409c <_vfprintf_r+0x240>
20005624:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005628:	3304      	adds	r3, #4
2000562a:	e508      	b.n	2000503e <_vfprintf_r+0x11e2>
2000562c:	46bc      	mov	ip, r7
2000562e:	3302      	adds	r3, #2
20005630:	e5db      	b.n	200051ea <_vfprintf_r+0x138e>
20005632:	3707      	adds	r7, #7
20005634:	e5b9      	b.n	200051aa <_vfprintf_r+0x134e>
20005636:	f246 6c67 	movw	ip, #26215	; 0x6667
2000563a:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
2000563e:	3103      	adds	r1, #3
20005640:	f2c6 6c66 	movt	ip, #26214	; 0x6666
20005644:	fb8c 2003 	smull	r2, r0, ip, r3
20005648:	17da      	asrs	r2, r3, #31
2000564a:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
2000564e:	eb02 0082 	add.w	r0, r2, r2, lsl #2
20005652:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
20005656:	4613      	mov	r3, r2
20005658:	3030      	adds	r0, #48	; 0x30
2000565a:	2a09      	cmp	r2, #9
2000565c:	f801 0d01 	strb.w	r0, [r1, #-1]!
20005660:	dcf0      	bgt.n	20005644 <_vfprintf_r+0x17e8>
20005662:	3330      	adds	r3, #48	; 0x30
20005664:	1e48      	subs	r0, r1, #1
20005666:	b2da      	uxtb	r2, r3
20005668:	f801 2c01 	strb.w	r2, [r1, #-1]
2000566c:	9b07      	ldr	r3, [sp, #28]
2000566e:	4283      	cmp	r3, r0
20005670:	d96a      	bls.n	20005748 <_vfprintf_r+0x18ec>
20005672:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
20005676:	3303      	adds	r3, #3
20005678:	e001      	b.n	2000567e <_vfprintf_r+0x1822>
2000567a:	f811 2b01 	ldrb.w	r2, [r1], #1
2000567e:	f803 2c01 	strb.w	r2, [r3, #-1]
20005682:	461a      	mov	r2, r3
20005684:	f8dd c01c 	ldr.w	ip, [sp, #28]
20005688:	3301      	adds	r3, #1
2000568a:	458c      	cmp	ip, r1
2000568c:	d8f5      	bhi.n	2000567a <_vfprintf_r+0x181e>
2000568e:	e625      	b.n	200052dc <_vfprintf_r+0x1480>
20005690:	222d      	movs	r2, #45	; 0x2d
20005692:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
20005696:	9217      	str	r2, [sp, #92]	; 0x5c
20005698:	e598      	b.n	200051cc <_vfprintf_r+0x1370>
2000569a:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
2000569e:	9010      	str	r0, [sp, #64]	; 0x40
200056a0:	e603      	b.n	200052aa <_vfprintf_r+0x144e>
200056a2:	9b10      	ldr	r3, [sp, #64]	; 0x40
200056a4:	991a      	ldr	r1, [sp, #104]	; 0x68
200056a6:	2b00      	cmp	r3, #0
200056a8:	bfda      	itte	le
200056aa:	9810      	ldrle	r0, [sp, #64]	; 0x40
200056ac:	f1c0 0302 	rsble	r3, r0, #2
200056b0:	2301      	movgt	r3, #1
200056b2:	185b      	adds	r3, r3, r1
200056b4:	2267      	movs	r2, #103	; 0x67
200056b6:	9310      	str	r3, [sp, #64]	; 0x40
200056b8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
200056bc:	9216      	str	r2, [sp, #88]	; 0x58
200056be:	930c      	str	r3, [sp, #48]	; 0x30
200056c0:	e61d      	b.n	200052fe <_vfprintf_r+0x14a2>
200056c2:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
200056c6:	2800      	cmp	r0, #0
200056c8:	9010      	str	r0, [sp, #64]	; 0x40
200056ca:	dd31      	ble.n	20005730 <_vfprintf_r+0x18d4>
200056cc:	b91f      	cbnz	r7, 200056d6 <_vfprintf_r+0x187a>
200056ce:	990a      	ldr	r1, [sp, #40]	; 0x28
200056d0:	f011 0f01 	tst.w	r1, #1
200056d4:	d00e      	beq.n	200056f4 <_vfprintf_r+0x1898>
200056d6:	9810      	ldr	r0, [sp, #64]	; 0x40
200056d8:	2166      	movs	r1, #102	; 0x66
200056da:	9116      	str	r1, [sp, #88]	; 0x58
200056dc:	1c43      	adds	r3, r0, #1
200056de:	19db      	adds	r3, r3, r7
200056e0:	9310      	str	r3, [sp, #64]	; 0x40
200056e2:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
200056e6:	920c      	str	r2, [sp, #48]	; 0x30
200056e8:	e609      	b.n	200052fe <_vfprintf_r+0x14a2>
200056ea:	9810      	ldr	r0, [sp, #64]	; 0x40
200056ec:	2167      	movs	r1, #103	; 0x67
200056ee:	9116      	str	r1, [sp, #88]	; 0x58
200056f0:	3001      	adds	r0, #1
200056f2:	9010      	str	r0, [sp, #64]	; 0x40
200056f4:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
200056f8:	920c      	str	r2, [sp, #48]	; 0x30
200056fa:	e600      	b.n	200052fe <_vfprintf_r+0x14a2>
200056fc:	990b      	ldr	r1, [sp, #44]	; 0x2c
200056fe:	781a      	ldrb	r2, [r3, #0]
20005700:	680f      	ldr	r7, [r1, #0]
20005702:	3104      	adds	r1, #4
20005704:	910b      	str	r1, [sp, #44]	; 0x2c
20005706:	2f00      	cmp	r7, #0
20005708:	bfb8      	it	lt
2000570a:	f04f 37ff 	movlt.w	r7, #4294967295
2000570e:	f7fe bc50 	b.w	20003fb2 <_vfprintf_r+0x156>
20005712:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005714:	f012 0f01 	tst.w	r2, #1
20005718:	bf04      	itt	eq
2000571a:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
2000571e:	930c      	streq	r3, [sp, #48]	; 0x30
20005720:	f43f aded 	beq.w	200052fe <_vfprintf_r+0x14a2>
20005724:	e5e5      	b.n	200052f2 <_vfprintf_r+0x1496>
20005726:	222d      	movs	r2, #45	; 0x2d
20005728:	425b      	negs	r3, r3
2000572a:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
2000572e:	e5c9      	b.n	200052c4 <_vfprintf_r+0x1468>
20005730:	b977      	cbnz	r7, 20005750 <_vfprintf_r+0x18f4>
20005732:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005734:	f013 0f01 	tst.w	r3, #1
20005738:	d10a      	bne.n	20005750 <_vfprintf_r+0x18f4>
2000573a:	f04f 0c01 	mov.w	ip, #1
2000573e:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20005742:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20005746:	e5da      	b.n	200052fe <_vfprintf_r+0x14a2>
20005748:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
2000574c:	3202      	adds	r2, #2
2000574e:	e5c5      	b.n	200052dc <_vfprintf_r+0x1480>
20005750:	3702      	adds	r7, #2
20005752:	2166      	movs	r1, #102	; 0x66
20005754:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
20005758:	9710      	str	r7, [sp, #64]	; 0x40
2000575a:	9116      	str	r1, [sp, #88]	; 0x58
2000575c:	920c      	str	r2, [sp, #48]	; 0x30
2000575e:	e5ce      	b.n	200052fe <_vfprintf_r+0x14a2>
20005760:	200099dc 	.word	0x200099dc

20005764 <vfprintf>:
20005764:	b410      	push	{r4}
20005766:	f649 4468 	movw	r4, #40040	; 0x9c68
2000576a:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000576e:	468c      	mov	ip, r1
20005770:	4613      	mov	r3, r2
20005772:	4601      	mov	r1, r0
20005774:	4662      	mov	r2, ip
20005776:	6820      	ldr	r0, [r4, #0]
20005778:	bc10      	pop	{r4}
2000577a:	f7fe bb6f 	b.w	20003e5c <_vfprintf_r>
2000577e:	bf00      	nop

20005780 <__swsetup_r>:
20005780:	b570      	push	{r4, r5, r6, lr}
20005782:	f649 4568 	movw	r5, #40040	; 0x9c68
20005786:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000578a:	4606      	mov	r6, r0
2000578c:	460c      	mov	r4, r1
2000578e:	6828      	ldr	r0, [r5, #0]
20005790:	b110      	cbz	r0, 20005798 <__swsetup_r+0x18>
20005792:	6983      	ldr	r3, [r0, #24]
20005794:	2b00      	cmp	r3, #0
20005796:	d036      	beq.n	20005806 <__swsetup_r+0x86>
20005798:	f649 2340 	movw	r3, #39488	; 0x9a40
2000579c:	f2c2 0300 	movt	r3, #8192	; 0x2000
200057a0:	429c      	cmp	r4, r3
200057a2:	d038      	beq.n	20005816 <__swsetup_r+0x96>
200057a4:	f649 2360 	movw	r3, #39520	; 0x9a60
200057a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200057ac:	429c      	cmp	r4, r3
200057ae:	d041      	beq.n	20005834 <__swsetup_r+0xb4>
200057b0:	f649 2380 	movw	r3, #39552	; 0x9a80
200057b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200057b8:	429c      	cmp	r4, r3
200057ba:	bf04      	itt	eq
200057bc:	682b      	ldreq	r3, [r5, #0]
200057be:	68dc      	ldreq	r4, [r3, #12]
200057c0:	89a2      	ldrh	r2, [r4, #12]
200057c2:	4611      	mov	r1, r2
200057c4:	b293      	uxth	r3, r2
200057c6:	f013 0f08 	tst.w	r3, #8
200057ca:	4618      	mov	r0, r3
200057cc:	bf18      	it	ne
200057ce:	6922      	ldrne	r2, [r4, #16]
200057d0:	d033      	beq.n	2000583a <__swsetup_r+0xba>
200057d2:	b31a      	cbz	r2, 2000581c <__swsetup_r+0x9c>
200057d4:	f013 0101 	ands.w	r1, r3, #1
200057d8:	d007      	beq.n	200057ea <__swsetup_r+0x6a>
200057da:	6963      	ldr	r3, [r4, #20]
200057dc:	2100      	movs	r1, #0
200057de:	60a1      	str	r1, [r4, #8]
200057e0:	425b      	negs	r3, r3
200057e2:	61a3      	str	r3, [r4, #24]
200057e4:	b142      	cbz	r2, 200057f8 <__swsetup_r+0x78>
200057e6:	2000      	movs	r0, #0
200057e8:	bd70      	pop	{r4, r5, r6, pc}
200057ea:	f013 0f02 	tst.w	r3, #2
200057ee:	bf08      	it	eq
200057f0:	6961      	ldreq	r1, [r4, #20]
200057f2:	60a1      	str	r1, [r4, #8]
200057f4:	2a00      	cmp	r2, #0
200057f6:	d1f6      	bne.n	200057e6 <__swsetup_r+0x66>
200057f8:	89a3      	ldrh	r3, [r4, #12]
200057fa:	f013 0f80 	tst.w	r3, #128	; 0x80
200057fe:	d0f2      	beq.n	200057e6 <__swsetup_r+0x66>
20005800:	f04f 30ff 	mov.w	r0, #4294967295
20005804:	bd70      	pop	{r4, r5, r6, pc}
20005806:	f001 f98b 	bl	20006b20 <__sinit>
2000580a:	f649 2340 	movw	r3, #39488	; 0x9a40
2000580e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005812:	429c      	cmp	r4, r3
20005814:	d1c6      	bne.n	200057a4 <__swsetup_r+0x24>
20005816:	682b      	ldr	r3, [r5, #0]
20005818:	685c      	ldr	r4, [r3, #4]
2000581a:	e7d1      	b.n	200057c0 <__swsetup_r+0x40>
2000581c:	f403 7120 	and.w	r1, r3, #640	; 0x280
20005820:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
20005824:	d0d6      	beq.n	200057d4 <__swsetup_r+0x54>
20005826:	4630      	mov	r0, r6
20005828:	4621      	mov	r1, r4
2000582a:	f001 fd01 	bl	20007230 <__smakebuf_r>
2000582e:	89a3      	ldrh	r3, [r4, #12]
20005830:	6922      	ldr	r2, [r4, #16]
20005832:	e7cf      	b.n	200057d4 <__swsetup_r+0x54>
20005834:	682b      	ldr	r3, [r5, #0]
20005836:	689c      	ldr	r4, [r3, #8]
20005838:	e7c2      	b.n	200057c0 <__swsetup_r+0x40>
2000583a:	f013 0f10 	tst.w	r3, #16
2000583e:	d0df      	beq.n	20005800 <__swsetup_r+0x80>
20005840:	f013 0f04 	tst.w	r3, #4
20005844:	bf08      	it	eq
20005846:	6922      	ldreq	r2, [r4, #16]
20005848:	d017      	beq.n	2000587a <__swsetup_r+0xfa>
2000584a:	6b61      	ldr	r1, [r4, #52]	; 0x34
2000584c:	b151      	cbz	r1, 20005864 <__swsetup_r+0xe4>
2000584e:	f104 0344 	add.w	r3, r4, #68	; 0x44
20005852:	4299      	cmp	r1, r3
20005854:	d003      	beq.n	2000585e <__swsetup_r+0xde>
20005856:	4630      	mov	r0, r6
20005858:	f001 f9e6 	bl	20006c28 <_free_r>
2000585c:	89a2      	ldrh	r2, [r4, #12]
2000585e:	b290      	uxth	r0, r2
20005860:	2300      	movs	r3, #0
20005862:	6363      	str	r3, [r4, #52]	; 0x34
20005864:	6922      	ldr	r2, [r4, #16]
20005866:	f64f 71db 	movw	r1, #65499	; 0xffdb
2000586a:	f2c0 0100 	movt	r1, #0
2000586e:	2300      	movs	r3, #0
20005870:	ea00 0101 	and.w	r1, r0, r1
20005874:	6063      	str	r3, [r4, #4]
20005876:	81a1      	strh	r1, [r4, #12]
20005878:	6022      	str	r2, [r4, #0]
2000587a:	f041 0308 	orr.w	r3, r1, #8
2000587e:	81a3      	strh	r3, [r4, #12]
20005880:	b29b      	uxth	r3, r3
20005882:	e7a6      	b.n	200057d2 <__swsetup_r+0x52>
20005884:	0000      	lsls	r0, r0, #0
	...

20005888 <quorem>:
20005888:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000588c:	6903      	ldr	r3, [r0, #16]
2000588e:	690e      	ldr	r6, [r1, #16]
20005890:	4682      	mov	sl, r0
20005892:	4689      	mov	r9, r1
20005894:	429e      	cmp	r6, r3
20005896:	f300 8083 	bgt.w	200059a0 <quorem+0x118>
2000589a:	1cf2      	adds	r2, r6, #3
2000589c:	f101 0514 	add.w	r5, r1, #20
200058a0:	f100 0414 	add.w	r4, r0, #20
200058a4:	3e01      	subs	r6, #1
200058a6:	0092      	lsls	r2, r2, #2
200058a8:	188b      	adds	r3, r1, r2
200058aa:	1812      	adds	r2, r2, r0
200058ac:	f103 0804 	add.w	r8, r3, #4
200058b0:	6859      	ldr	r1, [r3, #4]
200058b2:	6850      	ldr	r0, [r2, #4]
200058b4:	3101      	adds	r1, #1
200058b6:	f003 fa8b 	bl	20008dd0 <__aeabi_uidiv>
200058ba:	4607      	mov	r7, r0
200058bc:	2800      	cmp	r0, #0
200058be:	d039      	beq.n	20005934 <quorem+0xac>
200058c0:	2300      	movs	r3, #0
200058c2:	469c      	mov	ip, r3
200058c4:	461a      	mov	r2, r3
200058c6:	58e9      	ldr	r1, [r5, r3]
200058c8:	58e0      	ldr	r0, [r4, r3]
200058ca:	fa1f fe81 	uxth.w	lr, r1
200058ce:	ea4f 4b11 	mov.w	fp, r1, lsr #16
200058d2:	b281      	uxth	r1, r0
200058d4:	fb0e ce07 	mla	lr, lr, r7, ip
200058d8:	1851      	adds	r1, r2, r1
200058da:	fb0b fc07 	mul.w	ip, fp, r7
200058de:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
200058e2:	fa1f fe8e 	uxth.w	lr, lr
200058e6:	ebce 0101 	rsb	r1, lr, r1
200058ea:	fa1f f28c 	uxth.w	r2, ip
200058ee:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
200058f2:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
200058f6:	fa1f fe81 	uxth.w	lr, r1
200058fa:	eb02 4221 	add.w	r2, r2, r1, asr #16
200058fe:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
20005902:	50e1      	str	r1, [r4, r3]
20005904:	3304      	adds	r3, #4
20005906:	1412      	asrs	r2, r2, #16
20005908:	1959      	adds	r1, r3, r5
2000590a:	4588      	cmp	r8, r1
2000590c:	d2db      	bcs.n	200058c6 <quorem+0x3e>
2000590e:	1d32      	adds	r2, r6, #4
20005910:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
20005914:	6859      	ldr	r1, [r3, #4]
20005916:	b969      	cbnz	r1, 20005934 <quorem+0xac>
20005918:	429c      	cmp	r4, r3
2000591a:	d209      	bcs.n	20005930 <quorem+0xa8>
2000591c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
20005920:	b112      	cbz	r2, 20005928 <quorem+0xa0>
20005922:	e005      	b.n	20005930 <quorem+0xa8>
20005924:	681a      	ldr	r2, [r3, #0]
20005926:	b91a      	cbnz	r2, 20005930 <quorem+0xa8>
20005928:	3b04      	subs	r3, #4
2000592a:	3e01      	subs	r6, #1
2000592c:	429c      	cmp	r4, r3
2000592e:	d3f9      	bcc.n	20005924 <quorem+0x9c>
20005930:	f8ca 6010 	str.w	r6, [sl, #16]
20005934:	4649      	mov	r1, r9
20005936:	4650      	mov	r0, sl
20005938:	f002 f97e 	bl	20007c38 <__mcmp>
2000593c:	2800      	cmp	r0, #0
2000593e:	db2c      	blt.n	2000599a <quorem+0x112>
20005940:	2300      	movs	r3, #0
20005942:	3701      	adds	r7, #1
20005944:	469c      	mov	ip, r3
20005946:	58ea      	ldr	r2, [r5, r3]
20005948:	58e0      	ldr	r0, [r4, r3]
2000594a:	b291      	uxth	r1, r2
2000594c:	0c12      	lsrs	r2, r2, #16
2000594e:	fa1f f980 	uxth.w	r9, r0
20005952:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
20005956:	ebc1 0109 	rsb	r1, r1, r9
2000595a:	4461      	add	r1, ip
2000595c:	eb02 4221 	add.w	r2, r2, r1, asr #16
20005960:	b289      	uxth	r1, r1
20005962:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
20005966:	50e1      	str	r1, [r4, r3]
20005968:	3304      	adds	r3, #4
2000596a:	ea4f 4c22 	mov.w	ip, r2, asr #16
2000596e:	195a      	adds	r2, r3, r5
20005970:	4590      	cmp	r8, r2
20005972:	d2e8      	bcs.n	20005946 <quorem+0xbe>
20005974:	1d32      	adds	r2, r6, #4
20005976:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
2000597a:	6859      	ldr	r1, [r3, #4]
2000597c:	b969      	cbnz	r1, 2000599a <quorem+0x112>
2000597e:	429c      	cmp	r4, r3
20005980:	d209      	bcs.n	20005996 <quorem+0x10e>
20005982:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
20005986:	b112      	cbz	r2, 2000598e <quorem+0x106>
20005988:	e005      	b.n	20005996 <quorem+0x10e>
2000598a:	681a      	ldr	r2, [r3, #0]
2000598c:	b91a      	cbnz	r2, 20005996 <quorem+0x10e>
2000598e:	3b04      	subs	r3, #4
20005990:	3e01      	subs	r6, #1
20005992:	429c      	cmp	r4, r3
20005994:	d3f9      	bcc.n	2000598a <quorem+0x102>
20005996:	f8ca 6010 	str.w	r6, [sl, #16]
2000599a:	4638      	mov	r0, r7
2000599c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
200059a0:	2000      	movs	r0, #0
200059a2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
200059a6:	bf00      	nop

200059a8 <_dtoa_r>:
200059a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200059ac:	6a46      	ldr	r6, [r0, #36]	; 0x24
200059ae:	b0a1      	sub	sp, #132	; 0x84
200059b0:	4604      	mov	r4, r0
200059b2:	4690      	mov	r8, r2
200059b4:	4699      	mov	r9, r3
200059b6:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
200059b8:	2e00      	cmp	r6, #0
200059ba:	f000 8423 	beq.w	20006204 <_dtoa_r+0x85c>
200059be:	6832      	ldr	r2, [r6, #0]
200059c0:	b182      	cbz	r2, 200059e4 <_dtoa_r+0x3c>
200059c2:	6a61      	ldr	r1, [r4, #36]	; 0x24
200059c4:	f04f 0c01 	mov.w	ip, #1
200059c8:	6876      	ldr	r6, [r6, #4]
200059ca:	4620      	mov	r0, r4
200059cc:	680b      	ldr	r3, [r1, #0]
200059ce:	6056      	str	r6, [r2, #4]
200059d0:	684a      	ldr	r2, [r1, #4]
200059d2:	4619      	mov	r1, r3
200059d4:	fa0c f202 	lsl.w	r2, ip, r2
200059d8:	609a      	str	r2, [r3, #8]
200059da:	f002 fa67 	bl	20007eac <_Bfree>
200059de:	6a63      	ldr	r3, [r4, #36]	; 0x24
200059e0:	2200      	movs	r2, #0
200059e2:	601a      	str	r2, [r3, #0]
200059e4:	f1b9 0600 	subs.w	r6, r9, #0
200059e8:	db38      	blt.n	20005a5c <_dtoa_r+0xb4>
200059ea:	2300      	movs	r3, #0
200059ec:	602b      	str	r3, [r5, #0]
200059ee:	f240 0300 	movw	r3, #0
200059f2:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
200059f6:	461a      	mov	r2, r3
200059f8:	ea06 0303 	and.w	r3, r6, r3
200059fc:	4293      	cmp	r3, r2
200059fe:	d017      	beq.n	20005a30 <_dtoa_r+0x88>
20005a00:	2200      	movs	r2, #0
20005a02:	2300      	movs	r3, #0
20005a04:	4640      	mov	r0, r8
20005a06:	4649      	mov	r1, r9
20005a08:	e9cd 8906 	strd	r8, r9, [sp, #24]
20005a0c:	f003 fb74 	bl	200090f8 <__aeabi_dcmpeq>
20005a10:	2800      	cmp	r0, #0
20005a12:	d029      	beq.n	20005a68 <_dtoa_r+0xc0>
20005a14:	982c      	ldr	r0, [sp, #176]	; 0xb0
20005a16:	2301      	movs	r3, #1
20005a18:	992e      	ldr	r1, [sp, #184]	; 0xb8
20005a1a:	6003      	str	r3, [r0, #0]
20005a1c:	2900      	cmp	r1, #0
20005a1e:	f000 80d0 	beq.w	20005bc2 <_dtoa_r+0x21a>
20005a22:	4b79      	ldr	r3, [pc, #484]	; (20005c08 <_dtoa_r+0x260>)
20005a24:	1e58      	subs	r0, r3, #1
20005a26:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
20005a28:	6013      	str	r3, [r2, #0]
20005a2a:	b021      	add	sp, #132	; 0x84
20005a2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20005a30:	982c      	ldr	r0, [sp, #176]	; 0xb0
20005a32:	f242 730f 	movw	r3, #9999	; 0x270f
20005a36:	6003      	str	r3, [r0, #0]
20005a38:	f1b8 0f00 	cmp.w	r8, #0
20005a3c:	f000 8095 	beq.w	20005b6a <_dtoa_r+0x1c2>
20005a40:	f649 203c 	movw	r0, #39484	; 0x9a3c
20005a44:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005a48:	992e      	ldr	r1, [sp, #184]	; 0xb8
20005a4a:	2900      	cmp	r1, #0
20005a4c:	d0ed      	beq.n	20005a2a <_dtoa_r+0x82>
20005a4e:	78c2      	ldrb	r2, [r0, #3]
20005a50:	1cc3      	adds	r3, r0, #3
20005a52:	2a00      	cmp	r2, #0
20005a54:	d0e7      	beq.n	20005a26 <_dtoa_r+0x7e>
20005a56:	f100 0308 	add.w	r3, r0, #8
20005a5a:	e7e4      	b.n	20005a26 <_dtoa_r+0x7e>
20005a5c:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
20005a60:	2301      	movs	r3, #1
20005a62:	46b1      	mov	r9, r6
20005a64:	602b      	str	r3, [r5, #0]
20005a66:	e7c2      	b.n	200059ee <_dtoa_r+0x46>
20005a68:	4620      	mov	r0, r4
20005a6a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
20005a6e:	a91e      	add	r1, sp, #120	; 0x78
20005a70:	9100      	str	r1, [sp, #0]
20005a72:	a91f      	add	r1, sp, #124	; 0x7c
20005a74:	9101      	str	r1, [sp, #4]
20005a76:	f002 fa6b 	bl	20007f50 <__d2b>
20005a7a:	f3c6 550a 	ubfx	r5, r6, #20, #11
20005a7e:	4683      	mov	fp, r0
20005a80:	2d00      	cmp	r5, #0
20005a82:	d07e      	beq.n	20005b82 <_dtoa_r+0x1da>
20005a84:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20005a88:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
20005a8c:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
20005a8e:	3d07      	subs	r5, #7
20005a90:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
20005a94:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20005a98:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
20005a9c:	2300      	movs	r3, #0
20005a9e:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
20005aa2:	9319      	str	r3, [sp, #100]	; 0x64
20005aa4:	f240 0300 	movw	r3, #0
20005aa8:	2200      	movs	r2, #0
20005aaa:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
20005aae:	f7fd f9c5 	bl	20002e3c <__aeabi_dsub>
20005ab2:	a34f      	add	r3, pc, #316	; (adr r3, 20005bf0 <_dtoa_r+0x248>)
20005ab4:	e9d3 2300 	ldrd	r2, r3, [r3]
20005ab8:	f7fd fb74 	bl	200031a4 <__aeabi_dmul>
20005abc:	a34e      	add	r3, pc, #312	; (adr r3, 20005bf8 <_dtoa_r+0x250>)
20005abe:	e9d3 2300 	ldrd	r2, r3, [r3]
20005ac2:	f7fd f9bd 	bl	20002e40 <__adddf3>
20005ac6:	e9cd 0108 	strd	r0, r1, [sp, #32]
20005aca:	4628      	mov	r0, r5
20005acc:	f7fd fb04 	bl	200030d8 <__aeabi_i2d>
20005ad0:	a34b      	add	r3, pc, #300	; (adr r3, 20005c00 <_dtoa_r+0x258>)
20005ad2:	e9d3 2300 	ldrd	r2, r3, [r3]
20005ad6:	f7fd fb65 	bl	200031a4 <__aeabi_dmul>
20005ada:	4602      	mov	r2, r0
20005adc:	460b      	mov	r3, r1
20005ade:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
20005ae2:	f7fd f9ad 	bl	20002e40 <__adddf3>
20005ae6:	e9cd 0108 	strd	r0, r1, [sp, #32]
20005aea:	f7fd fd6d 	bl	200035c8 <__aeabi_d2iz>
20005aee:	2200      	movs	r2, #0
20005af0:	2300      	movs	r3, #0
20005af2:	4606      	mov	r6, r0
20005af4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
20005af8:	f003 fb08 	bl	2000910c <__aeabi_dcmplt>
20005afc:	b140      	cbz	r0, 20005b10 <_dtoa_r+0x168>
20005afe:	4630      	mov	r0, r6
20005b00:	f7fd faea 	bl	200030d8 <__aeabi_i2d>
20005b04:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
20005b08:	f003 faf6 	bl	200090f8 <__aeabi_dcmpeq>
20005b0c:	b900      	cbnz	r0, 20005b10 <_dtoa_r+0x168>
20005b0e:	3e01      	subs	r6, #1
20005b10:	2e16      	cmp	r6, #22
20005b12:	d95b      	bls.n	20005bcc <_dtoa_r+0x224>
20005b14:	2301      	movs	r3, #1
20005b16:	9318      	str	r3, [sp, #96]	; 0x60
20005b18:	3f01      	subs	r7, #1
20005b1a:	ebb7 0a05 	subs.w	sl, r7, r5
20005b1e:	bf42      	ittt	mi
20005b20:	f1ca 0a00 	rsbmi	sl, sl, #0
20005b24:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
20005b28:	f04f 0a00 	movmi.w	sl, #0
20005b2c:	d401      	bmi.n	20005b32 <_dtoa_r+0x18a>
20005b2e:	2200      	movs	r2, #0
20005b30:	920f      	str	r2, [sp, #60]	; 0x3c
20005b32:	2e00      	cmp	r6, #0
20005b34:	f2c0 8371 	blt.w	2000621a <_dtoa_r+0x872>
20005b38:	44b2      	add	sl, r6
20005b3a:	2300      	movs	r3, #0
20005b3c:	9617      	str	r6, [sp, #92]	; 0x5c
20005b3e:	9315      	str	r3, [sp, #84]	; 0x54
20005b40:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
20005b42:	2b09      	cmp	r3, #9
20005b44:	d862      	bhi.n	20005c0c <_dtoa_r+0x264>
20005b46:	2b05      	cmp	r3, #5
20005b48:	f340 8677 	ble.w	2000683a <_dtoa_r+0xe92>
20005b4c:	982a      	ldr	r0, [sp, #168]	; 0xa8
20005b4e:	2700      	movs	r7, #0
20005b50:	3804      	subs	r0, #4
20005b52:	902a      	str	r0, [sp, #168]	; 0xa8
20005b54:	992a      	ldr	r1, [sp, #168]	; 0xa8
20005b56:	1e8b      	subs	r3, r1, #2
20005b58:	2b03      	cmp	r3, #3
20005b5a:	f200 83dd 	bhi.w	20006318 <_dtoa_r+0x970>
20005b5e:	e8df f013 	tbh	[pc, r3, lsl #1]
20005b62:	03a5      	.short	0x03a5
20005b64:	03d503d8 	.word	0x03d503d8
20005b68:	03c4      	.short	0x03c4
20005b6a:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
20005b6e:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
20005b72:	2e00      	cmp	r6, #0
20005b74:	f47f af64 	bne.w	20005a40 <_dtoa_r+0x98>
20005b78:	f649 2030 	movw	r0, #39472	; 0x9a30
20005b7c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005b80:	e762      	b.n	20005a48 <_dtoa_r+0xa0>
20005b82:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
20005b84:	9b1e      	ldr	r3, [sp, #120]	; 0x78
20005b86:	18fb      	adds	r3, r7, r3
20005b88:	f503 6386 	add.w	r3, r3, #1072	; 0x430
20005b8c:	1c9d      	adds	r5, r3, #2
20005b8e:	2d20      	cmp	r5, #32
20005b90:	bfdc      	itt	le
20005b92:	f1c5 0020 	rsble	r0, r5, #32
20005b96:	fa08 f000 	lslle.w	r0, r8, r0
20005b9a:	dd08      	ble.n	20005bae <_dtoa_r+0x206>
20005b9c:	3b1e      	subs	r3, #30
20005b9e:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
20005ba2:	fa16 f202 	lsls.w	r2, r6, r2
20005ba6:	fa28 f303 	lsr.w	r3, r8, r3
20005baa:	ea42 0003 	orr.w	r0, r2, r3
20005bae:	f7fd fa83 	bl	200030b8 <__aeabi_ui2d>
20005bb2:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
20005bb6:	2201      	movs	r2, #1
20005bb8:	3d03      	subs	r5, #3
20005bba:	9219      	str	r2, [sp, #100]	; 0x64
20005bbc:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
20005bc0:	e770      	b.n	20005aa4 <_dtoa_r+0xfc>
20005bc2:	f649 202c 	movw	r0, #39468	; 0x9a2c
20005bc6:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005bca:	e72e      	b.n	20005a2a <_dtoa_r+0x82>
20005bcc:	f649 23e8 	movw	r3, #39656	; 0x9ae8
20005bd0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20005bd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005bd8:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
20005bdc:	e9d3 2300 	ldrd	r2, r3, [r3]
20005be0:	f003 fa94 	bl	2000910c <__aeabi_dcmplt>
20005be4:	2800      	cmp	r0, #0
20005be6:	f040 8320 	bne.w	2000622a <_dtoa_r+0x882>
20005bea:	9018      	str	r0, [sp, #96]	; 0x60
20005bec:	e794      	b.n	20005b18 <_dtoa_r+0x170>
20005bee:	bf00      	nop
20005bf0:	636f4361 	.word	0x636f4361
20005bf4:	3fd287a7 	.word	0x3fd287a7
20005bf8:	8b60c8b3 	.word	0x8b60c8b3
20005bfc:	3fc68a28 	.word	0x3fc68a28
20005c00:	509f79fb 	.word	0x509f79fb
20005c04:	3fd34413 	.word	0x3fd34413
20005c08:	20009a2d 	.word	0x20009a2d
20005c0c:	2300      	movs	r3, #0
20005c0e:	f04f 30ff 	mov.w	r0, #4294967295
20005c12:	461f      	mov	r7, r3
20005c14:	2101      	movs	r1, #1
20005c16:	932a      	str	r3, [sp, #168]	; 0xa8
20005c18:	9011      	str	r0, [sp, #68]	; 0x44
20005c1a:	9116      	str	r1, [sp, #88]	; 0x58
20005c1c:	9008      	str	r0, [sp, #32]
20005c1e:	932b      	str	r3, [sp, #172]	; 0xac
20005c20:	6a65      	ldr	r5, [r4, #36]	; 0x24
20005c22:	2300      	movs	r3, #0
20005c24:	606b      	str	r3, [r5, #4]
20005c26:	4620      	mov	r0, r4
20005c28:	6869      	ldr	r1, [r5, #4]
20005c2a:	f002 f95b 	bl	20007ee4 <_Balloc>
20005c2e:	6a63      	ldr	r3, [r4, #36]	; 0x24
20005c30:	6028      	str	r0, [r5, #0]
20005c32:	681b      	ldr	r3, [r3, #0]
20005c34:	9310      	str	r3, [sp, #64]	; 0x40
20005c36:	2f00      	cmp	r7, #0
20005c38:	f000 815b 	beq.w	20005ef2 <_dtoa_r+0x54a>
20005c3c:	2e00      	cmp	r6, #0
20005c3e:	f340 842a 	ble.w	20006496 <_dtoa_r+0xaee>
20005c42:	f649 23e8 	movw	r3, #39656	; 0x9ae8
20005c46:	f006 020f 	and.w	r2, r6, #15
20005c4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005c4e:	1135      	asrs	r5, r6, #4
20005c50:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
20005c54:	f015 0f10 	tst.w	r5, #16
20005c58:	e9d3 0100 	ldrd	r0, r1, [r3]
20005c5c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005c60:	f000 82e7 	beq.w	20006232 <_dtoa_r+0x88a>
20005c64:	f649 33c0 	movw	r3, #39872	; 0x9bc0
20005c68:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20005c6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005c70:	f005 050f 	and.w	r5, r5, #15
20005c74:	f04f 0803 	mov.w	r8, #3
20005c78:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
20005c7c:	f7fd fbbc 	bl	200033f8 <__aeabi_ddiv>
20005c80:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
20005c84:	b1bd      	cbz	r5, 20005cb6 <_dtoa_r+0x30e>
20005c86:	f649 37c0 	movw	r7, #39872	; 0x9bc0
20005c8a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005c8e:	f2c2 0700 	movt	r7, #8192	; 0x2000
20005c92:	f015 0f01 	tst.w	r5, #1
20005c96:	4610      	mov	r0, r2
20005c98:	4619      	mov	r1, r3
20005c9a:	d007      	beq.n	20005cac <_dtoa_r+0x304>
20005c9c:	e9d7 2300 	ldrd	r2, r3, [r7]
20005ca0:	f108 0801 	add.w	r8, r8, #1
20005ca4:	f7fd fa7e 	bl	200031a4 <__aeabi_dmul>
20005ca8:	4602      	mov	r2, r0
20005caa:	460b      	mov	r3, r1
20005cac:	3708      	adds	r7, #8
20005cae:	106d      	asrs	r5, r5, #1
20005cb0:	d1ef      	bne.n	20005c92 <_dtoa_r+0x2ea>
20005cb2:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
20005cb6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005cba:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
20005cbe:	f7fd fb9b 	bl	200033f8 <__aeabi_ddiv>
20005cc2:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005cc6:	9918      	ldr	r1, [sp, #96]	; 0x60
20005cc8:	2900      	cmp	r1, #0
20005cca:	f000 80de 	beq.w	20005e8a <_dtoa_r+0x4e2>
20005cce:	f240 0300 	movw	r3, #0
20005cd2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005cd6:	2200      	movs	r2, #0
20005cd8:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
20005cdc:	f04f 0500 	mov.w	r5, #0
20005ce0:	f003 fa14 	bl	2000910c <__aeabi_dcmplt>
20005ce4:	b108      	cbz	r0, 20005cea <_dtoa_r+0x342>
20005ce6:	f04f 0501 	mov.w	r5, #1
20005cea:	9a08      	ldr	r2, [sp, #32]
20005cec:	2a00      	cmp	r2, #0
20005cee:	bfd4      	ite	le
20005cf0:	2500      	movle	r5, #0
20005cf2:	f005 0501 	andgt.w	r5, r5, #1
20005cf6:	2d00      	cmp	r5, #0
20005cf8:	f000 80c7 	beq.w	20005e8a <_dtoa_r+0x4e2>
20005cfc:	9b11      	ldr	r3, [sp, #68]	; 0x44
20005cfe:	2b00      	cmp	r3, #0
20005d00:	f340 80f5 	ble.w	20005eee <_dtoa_r+0x546>
20005d04:	f240 0300 	movw	r3, #0
20005d08:	2200      	movs	r2, #0
20005d0a:	f2c4 0324 	movt	r3, #16420	; 0x4024
20005d0e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005d12:	f7fd fa47 	bl	200031a4 <__aeabi_dmul>
20005d16:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005d1a:	f108 0001 	add.w	r0, r8, #1
20005d1e:	1e71      	subs	r1, r6, #1
20005d20:	9112      	str	r1, [sp, #72]	; 0x48
20005d22:	f7fd f9d9 	bl	200030d8 <__aeabi_i2d>
20005d26:	4602      	mov	r2, r0
20005d28:	460b      	mov	r3, r1
20005d2a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005d2e:	f7fd fa39 	bl	200031a4 <__aeabi_dmul>
20005d32:	f240 0300 	movw	r3, #0
20005d36:	2200      	movs	r2, #0
20005d38:	f2c4 031c 	movt	r3, #16412	; 0x401c
20005d3c:	f7fd f880 	bl	20002e40 <__adddf3>
20005d40:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
20005d44:	4680      	mov	r8, r0
20005d46:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
20005d4a:	9b16      	ldr	r3, [sp, #88]	; 0x58
20005d4c:	2b00      	cmp	r3, #0
20005d4e:	f000 83ad 	beq.w	200064ac <_dtoa_r+0xb04>
20005d52:	f649 23e8 	movw	r3, #39656	; 0x9ae8
20005d56:	f240 0100 	movw	r1, #0
20005d5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005d5e:	2000      	movs	r0, #0
20005d60:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
20005d64:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20005d68:	f8cd c00c 	str.w	ip, [sp, #12]
20005d6c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
20005d70:	f7fd fb42 	bl	200033f8 <__aeabi_ddiv>
20005d74:	4642      	mov	r2, r8
20005d76:	464b      	mov	r3, r9
20005d78:	9d10      	ldr	r5, [sp, #64]	; 0x40
20005d7a:	f7fd f85f 	bl	20002e3c <__aeabi_dsub>
20005d7e:	4680      	mov	r8, r0
20005d80:	4689      	mov	r9, r1
20005d82:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005d86:	f7fd fc1f 	bl	200035c8 <__aeabi_d2iz>
20005d8a:	4607      	mov	r7, r0
20005d8c:	f7fd f9a4 	bl	200030d8 <__aeabi_i2d>
20005d90:	4602      	mov	r2, r0
20005d92:	460b      	mov	r3, r1
20005d94:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005d98:	f7fd f850 	bl	20002e3c <__aeabi_dsub>
20005d9c:	f107 0330 	add.w	r3, r7, #48	; 0x30
20005da0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005da4:	4640      	mov	r0, r8
20005da6:	f805 3b01 	strb.w	r3, [r5], #1
20005daa:	4649      	mov	r1, r9
20005dac:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005db0:	f003 f9ca 	bl	20009148 <__aeabi_dcmpgt>
20005db4:	2800      	cmp	r0, #0
20005db6:	f040 8213 	bne.w	200061e0 <_dtoa_r+0x838>
20005dba:	f240 0100 	movw	r1, #0
20005dbe:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005dc2:	2000      	movs	r0, #0
20005dc4:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20005dc8:	f7fd f838 	bl	20002e3c <__aeabi_dsub>
20005dcc:	4602      	mov	r2, r0
20005dce:	460b      	mov	r3, r1
20005dd0:	4640      	mov	r0, r8
20005dd2:	4649      	mov	r1, r9
20005dd4:	f003 f9b8 	bl	20009148 <__aeabi_dcmpgt>
20005dd8:	f8dd c00c 	ldr.w	ip, [sp, #12]
20005ddc:	2800      	cmp	r0, #0
20005dde:	f040 83e7 	bne.w	200065b0 <_dtoa_r+0xc08>
20005de2:	f1bc 0f01 	cmp.w	ip, #1
20005de6:	f340 8082 	ble.w	20005eee <_dtoa_r+0x546>
20005dea:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
20005dee:	2701      	movs	r7, #1
20005df0:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
20005df4:	961d      	str	r6, [sp, #116]	; 0x74
20005df6:	4666      	mov	r6, ip
20005df8:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
20005dfc:	940c      	str	r4, [sp, #48]	; 0x30
20005dfe:	e010      	b.n	20005e22 <_dtoa_r+0x47a>
20005e00:	f240 0100 	movw	r1, #0
20005e04:	2000      	movs	r0, #0
20005e06:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20005e0a:	f7fd f817 	bl	20002e3c <__aeabi_dsub>
20005e0e:	4642      	mov	r2, r8
20005e10:	464b      	mov	r3, r9
20005e12:	f003 f97b 	bl	2000910c <__aeabi_dcmplt>
20005e16:	2800      	cmp	r0, #0
20005e18:	f040 83c7 	bne.w	200065aa <_dtoa_r+0xc02>
20005e1c:	42b7      	cmp	r7, r6
20005e1e:	f280 848b 	bge.w	20006738 <_dtoa_r+0xd90>
20005e22:	f240 0300 	movw	r3, #0
20005e26:	4640      	mov	r0, r8
20005e28:	4649      	mov	r1, r9
20005e2a:	2200      	movs	r2, #0
20005e2c:	f2c4 0324 	movt	r3, #16420	; 0x4024
20005e30:	3501      	adds	r5, #1
20005e32:	f7fd f9b7 	bl	200031a4 <__aeabi_dmul>
20005e36:	f240 0300 	movw	r3, #0
20005e3a:	2200      	movs	r2, #0
20005e3c:	f2c4 0324 	movt	r3, #16420	; 0x4024
20005e40:	4680      	mov	r8, r0
20005e42:	4689      	mov	r9, r1
20005e44:	4650      	mov	r0, sl
20005e46:	4659      	mov	r1, fp
20005e48:	f7fd f9ac 	bl	200031a4 <__aeabi_dmul>
20005e4c:	468b      	mov	fp, r1
20005e4e:	4682      	mov	sl, r0
20005e50:	f7fd fbba 	bl	200035c8 <__aeabi_d2iz>
20005e54:	4604      	mov	r4, r0
20005e56:	f7fd f93f 	bl	200030d8 <__aeabi_i2d>
20005e5a:	3430      	adds	r4, #48	; 0x30
20005e5c:	4602      	mov	r2, r0
20005e5e:	460b      	mov	r3, r1
20005e60:	4650      	mov	r0, sl
20005e62:	4659      	mov	r1, fp
20005e64:	f7fc ffea 	bl	20002e3c <__aeabi_dsub>
20005e68:	9a10      	ldr	r2, [sp, #64]	; 0x40
20005e6a:	464b      	mov	r3, r9
20005e6c:	55d4      	strb	r4, [r2, r7]
20005e6e:	4642      	mov	r2, r8
20005e70:	3701      	adds	r7, #1
20005e72:	4682      	mov	sl, r0
20005e74:	468b      	mov	fp, r1
20005e76:	f003 f949 	bl	2000910c <__aeabi_dcmplt>
20005e7a:	4652      	mov	r2, sl
20005e7c:	465b      	mov	r3, fp
20005e7e:	2800      	cmp	r0, #0
20005e80:	d0be      	beq.n	20005e00 <_dtoa_r+0x458>
20005e82:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20005e86:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20005e88:	e1aa      	b.n	200061e0 <_dtoa_r+0x838>
20005e8a:	4640      	mov	r0, r8
20005e8c:	f7fd f924 	bl	200030d8 <__aeabi_i2d>
20005e90:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005e94:	f7fd f986 	bl	200031a4 <__aeabi_dmul>
20005e98:	f240 0300 	movw	r3, #0
20005e9c:	2200      	movs	r2, #0
20005e9e:	f2c4 031c 	movt	r3, #16412	; 0x401c
20005ea2:	f7fc ffcd 	bl	20002e40 <__adddf3>
20005ea6:	9a08      	ldr	r2, [sp, #32]
20005ea8:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
20005eac:	4680      	mov	r8, r0
20005eae:	46a9      	mov	r9, r5
20005eb0:	2a00      	cmp	r2, #0
20005eb2:	f040 82ec 	bne.w	2000648e <_dtoa_r+0xae6>
20005eb6:	f240 0300 	movw	r3, #0
20005eba:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005ebe:	2200      	movs	r2, #0
20005ec0:	f2c4 0314 	movt	r3, #16404	; 0x4014
20005ec4:	f7fc ffba 	bl	20002e3c <__aeabi_dsub>
20005ec8:	4642      	mov	r2, r8
20005eca:	462b      	mov	r3, r5
20005ecc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005ed0:	f003 f93a 	bl	20009148 <__aeabi_dcmpgt>
20005ed4:	2800      	cmp	r0, #0
20005ed6:	f040 824a 	bne.w	2000636e <_dtoa_r+0x9c6>
20005eda:	4642      	mov	r2, r8
20005edc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005ee0:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
20005ee4:	f003 f912 	bl	2000910c <__aeabi_dcmplt>
20005ee8:	2800      	cmp	r0, #0
20005eea:	f040 81d5 	bne.w	20006298 <_dtoa_r+0x8f0>
20005eee:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
20005ef2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
20005ef4:	ea6f 0703 	mvn.w	r7, r3
20005ef8:	ea4f 77d7 	mov.w	r7, r7, lsr #31
20005efc:	2e0e      	cmp	r6, #14
20005efe:	bfcc      	ite	gt
20005f00:	2700      	movgt	r7, #0
20005f02:	f007 0701 	andle.w	r7, r7, #1
20005f06:	2f00      	cmp	r7, #0
20005f08:	f000 80b7 	beq.w	2000607a <_dtoa_r+0x6d2>
20005f0c:	982b      	ldr	r0, [sp, #172]	; 0xac
20005f0e:	f649 23e8 	movw	r3, #39656	; 0x9ae8
20005f12:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005f16:	9908      	ldr	r1, [sp, #32]
20005f18:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
20005f1c:	0fc2      	lsrs	r2, r0, #31
20005f1e:	2900      	cmp	r1, #0
20005f20:	bfcc      	ite	gt
20005f22:	2200      	movgt	r2, #0
20005f24:	f002 0201 	andle.w	r2, r2, #1
20005f28:	e9d3 0100 	ldrd	r0, r1, [r3]
20005f2c:	e9cd 0104 	strd	r0, r1, [sp, #16]
20005f30:	2a00      	cmp	r2, #0
20005f32:	f040 81a0 	bne.w	20006276 <_dtoa_r+0x8ce>
20005f36:	4602      	mov	r2, r0
20005f38:	460b      	mov	r3, r1
20005f3a:	4640      	mov	r0, r8
20005f3c:	4649      	mov	r1, r9
20005f3e:	f7fd fa5b 	bl	200033f8 <__aeabi_ddiv>
20005f42:	9d10      	ldr	r5, [sp, #64]	; 0x40
20005f44:	f7fd fb40 	bl	200035c8 <__aeabi_d2iz>
20005f48:	4682      	mov	sl, r0
20005f4a:	f7fd f8c5 	bl	200030d8 <__aeabi_i2d>
20005f4e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20005f52:	f7fd f927 	bl	200031a4 <__aeabi_dmul>
20005f56:	4602      	mov	r2, r0
20005f58:	460b      	mov	r3, r1
20005f5a:	4640      	mov	r0, r8
20005f5c:	4649      	mov	r1, r9
20005f5e:	f7fc ff6d 	bl	20002e3c <__aeabi_dsub>
20005f62:	f10a 0330 	add.w	r3, sl, #48	; 0x30
20005f66:	f805 3b01 	strb.w	r3, [r5], #1
20005f6a:	9a08      	ldr	r2, [sp, #32]
20005f6c:	2a01      	cmp	r2, #1
20005f6e:	4680      	mov	r8, r0
20005f70:	4689      	mov	r9, r1
20005f72:	d052      	beq.n	2000601a <_dtoa_r+0x672>
20005f74:	f240 0300 	movw	r3, #0
20005f78:	2200      	movs	r2, #0
20005f7a:	f2c4 0324 	movt	r3, #16420	; 0x4024
20005f7e:	f7fd f911 	bl	200031a4 <__aeabi_dmul>
20005f82:	2200      	movs	r2, #0
20005f84:	2300      	movs	r3, #0
20005f86:	e9cd 0106 	strd	r0, r1, [sp, #24]
20005f8a:	f003 f8b5 	bl	200090f8 <__aeabi_dcmpeq>
20005f8e:	2800      	cmp	r0, #0
20005f90:	f040 81eb 	bne.w	2000636a <_dtoa_r+0x9c2>
20005f94:	9810      	ldr	r0, [sp, #64]	; 0x40
20005f96:	f04f 0801 	mov.w	r8, #1
20005f9a:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
20005f9e:	46a3      	mov	fp, r4
20005fa0:	1c87      	adds	r7, r0, #2
20005fa2:	960f      	str	r6, [sp, #60]	; 0x3c
20005fa4:	f8dd 9020 	ldr.w	r9, [sp, #32]
20005fa8:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
20005fac:	e00a      	b.n	20005fc4 <_dtoa_r+0x61c>
20005fae:	f7fd f8f9 	bl	200031a4 <__aeabi_dmul>
20005fb2:	2200      	movs	r2, #0
20005fb4:	2300      	movs	r3, #0
20005fb6:	4604      	mov	r4, r0
20005fb8:	460d      	mov	r5, r1
20005fba:	f003 f89d 	bl	200090f8 <__aeabi_dcmpeq>
20005fbe:	2800      	cmp	r0, #0
20005fc0:	f040 81ce 	bne.w	20006360 <_dtoa_r+0x9b8>
20005fc4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20005fc8:	4620      	mov	r0, r4
20005fca:	4629      	mov	r1, r5
20005fcc:	f108 0801 	add.w	r8, r8, #1
20005fd0:	f7fd fa12 	bl	200033f8 <__aeabi_ddiv>
20005fd4:	463e      	mov	r6, r7
20005fd6:	f7fd faf7 	bl	200035c8 <__aeabi_d2iz>
20005fda:	4682      	mov	sl, r0
20005fdc:	f7fd f87c 	bl	200030d8 <__aeabi_i2d>
20005fe0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20005fe4:	f7fd f8de 	bl	200031a4 <__aeabi_dmul>
20005fe8:	4602      	mov	r2, r0
20005fea:	460b      	mov	r3, r1
20005fec:	4620      	mov	r0, r4
20005fee:	4629      	mov	r1, r5
20005ff0:	f7fc ff24 	bl	20002e3c <__aeabi_dsub>
20005ff4:	2200      	movs	r2, #0
20005ff6:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
20005ffa:	f807 cc01 	strb.w	ip, [r7, #-1]
20005ffe:	3701      	adds	r7, #1
20006000:	45c1      	cmp	r9, r8
20006002:	f240 0300 	movw	r3, #0
20006006:	f2c4 0324 	movt	r3, #16420	; 0x4024
2000600a:	d1d0      	bne.n	20005fae <_dtoa_r+0x606>
2000600c:	4635      	mov	r5, r6
2000600e:	465c      	mov	r4, fp
20006010:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
20006012:	4680      	mov	r8, r0
20006014:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
20006018:	4689      	mov	r9, r1
2000601a:	4642      	mov	r2, r8
2000601c:	464b      	mov	r3, r9
2000601e:	4640      	mov	r0, r8
20006020:	4649      	mov	r1, r9
20006022:	f7fc ff0d 	bl	20002e40 <__adddf3>
20006026:	4680      	mov	r8, r0
20006028:	4689      	mov	r9, r1
2000602a:	4642      	mov	r2, r8
2000602c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20006030:	464b      	mov	r3, r9
20006032:	f003 f86b 	bl	2000910c <__aeabi_dcmplt>
20006036:	b960      	cbnz	r0, 20006052 <_dtoa_r+0x6aa>
20006038:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
2000603c:	4642      	mov	r2, r8
2000603e:	464b      	mov	r3, r9
20006040:	f003 f85a 	bl	200090f8 <__aeabi_dcmpeq>
20006044:	2800      	cmp	r0, #0
20006046:	f000 8190 	beq.w	2000636a <_dtoa_r+0x9c2>
2000604a:	f01a 0f01 	tst.w	sl, #1
2000604e:	f000 818c 	beq.w	2000636a <_dtoa_r+0x9c2>
20006052:	9910      	ldr	r1, [sp, #64]	; 0x40
20006054:	e000      	b.n	20006058 <_dtoa_r+0x6b0>
20006056:	461d      	mov	r5, r3
20006058:	f815 2c01 	ldrb.w	r2, [r5, #-1]
2000605c:	1e6b      	subs	r3, r5, #1
2000605e:	2a39      	cmp	r2, #57	; 0x39
20006060:	f040 8367 	bne.w	20006732 <_dtoa_r+0xd8a>
20006064:	428b      	cmp	r3, r1
20006066:	d1f6      	bne.n	20006056 <_dtoa_r+0x6ae>
20006068:	9910      	ldr	r1, [sp, #64]	; 0x40
2000606a:	2330      	movs	r3, #48	; 0x30
2000606c:	3601      	adds	r6, #1
2000606e:	2231      	movs	r2, #49	; 0x31
20006070:	700b      	strb	r3, [r1, #0]
20006072:	9b10      	ldr	r3, [sp, #64]	; 0x40
20006074:	701a      	strb	r2, [r3, #0]
20006076:	9612      	str	r6, [sp, #72]	; 0x48
20006078:	e0b2      	b.n	200061e0 <_dtoa_r+0x838>
2000607a:	9a16      	ldr	r2, [sp, #88]	; 0x58
2000607c:	2a00      	cmp	r2, #0
2000607e:	f040 80df 	bne.w	20006240 <_dtoa_r+0x898>
20006082:	9f15      	ldr	r7, [sp, #84]	; 0x54
20006084:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20006086:	920c      	str	r2, [sp, #48]	; 0x30
20006088:	2d00      	cmp	r5, #0
2000608a:	bfd4      	ite	le
2000608c:	2300      	movle	r3, #0
2000608e:	2301      	movgt	r3, #1
20006090:	f1ba 0f00 	cmp.w	sl, #0
20006094:	bfd4      	ite	le
20006096:	2300      	movle	r3, #0
20006098:	f003 0301 	andgt.w	r3, r3, #1
2000609c:	b14b      	cbz	r3, 200060b2 <_dtoa_r+0x70a>
2000609e:	45aa      	cmp	sl, r5
200060a0:	bfb4      	ite	lt
200060a2:	4653      	movlt	r3, sl
200060a4:	462b      	movge	r3, r5
200060a6:	980f      	ldr	r0, [sp, #60]	; 0x3c
200060a8:	ebc3 0a0a 	rsb	sl, r3, sl
200060ac:	1aed      	subs	r5, r5, r3
200060ae:	1ac0      	subs	r0, r0, r3
200060b0:	900f      	str	r0, [sp, #60]	; 0x3c
200060b2:	9915      	ldr	r1, [sp, #84]	; 0x54
200060b4:	2900      	cmp	r1, #0
200060b6:	dd1c      	ble.n	200060f2 <_dtoa_r+0x74a>
200060b8:	9a16      	ldr	r2, [sp, #88]	; 0x58
200060ba:	2a00      	cmp	r2, #0
200060bc:	f000 82e9 	beq.w	20006692 <_dtoa_r+0xcea>
200060c0:	2f00      	cmp	r7, #0
200060c2:	dd12      	ble.n	200060ea <_dtoa_r+0x742>
200060c4:	990c      	ldr	r1, [sp, #48]	; 0x30
200060c6:	463a      	mov	r2, r7
200060c8:	4620      	mov	r0, r4
200060ca:	f002 f96b 	bl	200083a4 <__pow5mult>
200060ce:	465a      	mov	r2, fp
200060d0:	900c      	str	r0, [sp, #48]	; 0x30
200060d2:	4620      	mov	r0, r4
200060d4:	990c      	ldr	r1, [sp, #48]	; 0x30
200060d6:	f002 f87d 	bl	200081d4 <__multiply>
200060da:	4659      	mov	r1, fp
200060dc:	4603      	mov	r3, r0
200060de:	4620      	mov	r0, r4
200060e0:	9303      	str	r3, [sp, #12]
200060e2:	f001 fee3 	bl	20007eac <_Bfree>
200060e6:	9b03      	ldr	r3, [sp, #12]
200060e8:	469b      	mov	fp, r3
200060ea:	9b15      	ldr	r3, [sp, #84]	; 0x54
200060ec:	1bda      	subs	r2, r3, r7
200060ee:	f040 8311 	bne.w	20006714 <_dtoa_r+0xd6c>
200060f2:	2101      	movs	r1, #1
200060f4:	4620      	mov	r0, r4
200060f6:	f002 f907 	bl	20008308 <__i2b>
200060fa:	9006      	str	r0, [sp, #24]
200060fc:	9817      	ldr	r0, [sp, #92]	; 0x5c
200060fe:	2800      	cmp	r0, #0
20006100:	dd05      	ble.n	2000610e <_dtoa_r+0x766>
20006102:	9906      	ldr	r1, [sp, #24]
20006104:	4620      	mov	r0, r4
20006106:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20006108:	f002 f94c 	bl	200083a4 <__pow5mult>
2000610c:	9006      	str	r0, [sp, #24]
2000610e:	992a      	ldr	r1, [sp, #168]	; 0xa8
20006110:	2901      	cmp	r1, #1
20006112:	f340 810a 	ble.w	2000632a <_dtoa_r+0x982>
20006116:	2700      	movs	r7, #0
20006118:	9b17      	ldr	r3, [sp, #92]	; 0x5c
2000611a:	2b00      	cmp	r3, #0
2000611c:	f040 8261 	bne.w	200065e2 <_dtoa_r+0xc3a>
20006120:	2301      	movs	r3, #1
20006122:	4453      	add	r3, sl
20006124:	f013 031f 	ands.w	r3, r3, #31
20006128:	f040 812a 	bne.w	20006380 <_dtoa_r+0x9d8>
2000612c:	231c      	movs	r3, #28
2000612e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20006130:	449a      	add	sl, r3
20006132:	18ed      	adds	r5, r5, r3
20006134:	18d2      	adds	r2, r2, r3
20006136:	920f      	str	r2, [sp, #60]	; 0x3c
20006138:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
2000613a:	2b00      	cmp	r3, #0
2000613c:	dd05      	ble.n	2000614a <_dtoa_r+0x7a2>
2000613e:	4659      	mov	r1, fp
20006140:	461a      	mov	r2, r3
20006142:	4620      	mov	r0, r4
20006144:	f001 ffe8 	bl	20008118 <__lshift>
20006148:	4683      	mov	fp, r0
2000614a:	f1ba 0f00 	cmp.w	sl, #0
2000614e:	dd05      	ble.n	2000615c <_dtoa_r+0x7b4>
20006150:	9906      	ldr	r1, [sp, #24]
20006152:	4652      	mov	r2, sl
20006154:	4620      	mov	r0, r4
20006156:	f001 ffdf 	bl	20008118 <__lshift>
2000615a:	9006      	str	r0, [sp, #24]
2000615c:	9818      	ldr	r0, [sp, #96]	; 0x60
2000615e:	2800      	cmp	r0, #0
20006160:	f040 8229 	bne.w	200065b6 <_dtoa_r+0xc0e>
20006164:	982a      	ldr	r0, [sp, #168]	; 0xa8
20006166:	9908      	ldr	r1, [sp, #32]
20006168:	2802      	cmp	r0, #2
2000616a:	bfd4      	ite	le
2000616c:	2300      	movle	r3, #0
2000616e:	2301      	movgt	r3, #1
20006170:	2900      	cmp	r1, #0
20006172:	bfcc      	ite	gt
20006174:	2300      	movgt	r3, #0
20006176:	f003 0301 	andle.w	r3, r3, #1
2000617a:	2b00      	cmp	r3, #0
2000617c:	f000 810c 	beq.w	20006398 <_dtoa_r+0x9f0>
20006180:	2900      	cmp	r1, #0
20006182:	f040 808c 	bne.w	2000629e <_dtoa_r+0x8f6>
20006186:	2205      	movs	r2, #5
20006188:	9906      	ldr	r1, [sp, #24]
2000618a:	9b08      	ldr	r3, [sp, #32]
2000618c:	4620      	mov	r0, r4
2000618e:	f002 f8c5 	bl	2000831c <__multadd>
20006192:	9006      	str	r0, [sp, #24]
20006194:	4658      	mov	r0, fp
20006196:	9906      	ldr	r1, [sp, #24]
20006198:	f001 fd4e 	bl	20007c38 <__mcmp>
2000619c:	2800      	cmp	r0, #0
2000619e:	dd7e      	ble.n	2000629e <_dtoa_r+0x8f6>
200061a0:	9d10      	ldr	r5, [sp, #64]	; 0x40
200061a2:	3601      	adds	r6, #1
200061a4:	2700      	movs	r7, #0
200061a6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
200061aa:	2331      	movs	r3, #49	; 0x31
200061ac:	f805 3b01 	strb.w	r3, [r5], #1
200061b0:	9906      	ldr	r1, [sp, #24]
200061b2:	4620      	mov	r0, r4
200061b4:	f001 fe7a 	bl	20007eac <_Bfree>
200061b8:	f1ba 0f00 	cmp.w	sl, #0
200061bc:	f000 80d5 	beq.w	2000636a <_dtoa_r+0x9c2>
200061c0:	1e3b      	subs	r3, r7, #0
200061c2:	bf18      	it	ne
200061c4:	2301      	movne	r3, #1
200061c6:	4557      	cmp	r7, sl
200061c8:	bf0c      	ite	eq
200061ca:	2300      	moveq	r3, #0
200061cc:	f003 0301 	andne.w	r3, r3, #1
200061d0:	2b00      	cmp	r3, #0
200061d2:	f040 80d0 	bne.w	20006376 <_dtoa_r+0x9ce>
200061d6:	4651      	mov	r1, sl
200061d8:	4620      	mov	r0, r4
200061da:	f001 fe67 	bl	20007eac <_Bfree>
200061de:	9612      	str	r6, [sp, #72]	; 0x48
200061e0:	4620      	mov	r0, r4
200061e2:	4659      	mov	r1, fp
200061e4:	f001 fe62 	bl	20007eac <_Bfree>
200061e8:	9a12      	ldr	r2, [sp, #72]	; 0x48
200061ea:	1c53      	adds	r3, r2, #1
200061ec:	2200      	movs	r2, #0
200061ee:	702a      	strb	r2, [r5, #0]
200061f0:	982c      	ldr	r0, [sp, #176]	; 0xb0
200061f2:	992e      	ldr	r1, [sp, #184]	; 0xb8
200061f4:	6003      	str	r3, [r0, #0]
200061f6:	2900      	cmp	r1, #0
200061f8:	f000 81d4 	beq.w	200065a4 <_dtoa_r+0xbfc>
200061fc:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
200061fe:	9810      	ldr	r0, [sp, #64]	; 0x40
20006200:	6015      	str	r5, [r2, #0]
20006202:	e412      	b.n	20005a2a <_dtoa_r+0x82>
20006204:	2010      	movs	r0, #16
20006206:	f001 f889 	bl	2000731c <malloc>
2000620a:	60c6      	str	r6, [r0, #12]
2000620c:	6046      	str	r6, [r0, #4]
2000620e:	6086      	str	r6, [r0, #8]
20006210:	6006      	str	r6, [r0, #0]
20006212:	4606      	mov	r6, r0
20006214:	6260      	str	r0, [r4, #36]	; 0x24
20006216:	f7ff bbd2 	b.w	200059be <_dtoa_r+0x16>
2000621a:	980f      	ldr	r0, [sp, #60]	; 0x3c
2000621c:	4271      	negs	r1, r6
2000621e:	2200      	movs	r2, #0
20006220:	9115      	str	r1, [sp, #84]	; 0x54
20006222:	1b80      	subs	r0, r0, r6
20006224:	9217      	str	r2, [sp, #92]	; 0x5c
20006226:	900f      	str	r0, [sp, #60]	; 0x3c
20006228:	e48a      	b.n	20005b40 <_dtoa_r+0x198>
2000622a:	2100      	movs	r1, #0
2000622c:	3e01      	subs	r6, #1
2000622e:	9118      	str	r1, [sp, #96]	; 0x60
20006230:	e472      	b.n	20005b18 <_dtoa_r+0x170>
20006232:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
20006236:	f04f 0802 	mov.w	r8, #2
2000623a:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
2000623e:	e521      	b.n	20005c84 <_dtoa_r+0x2dc>
20006240:	982a      	ldr	r0, [sp, #168]	; 0xa8
20006242:	2801      	cmp	r0, #1
20006244:	f340 826c 	ble.w	20006720 <_dtoa_r+0xd78>
20006248:	9a08      	ldr	r2, [sp, #32]
2000624a:	9815      	ldr	r0, [sp, #84]	; 0x54
2000624c:	1e53      	subs	r3, r2, #1
2000624e:	4298      	cmp	r0, r3
20006250:	f2c0 8258 	blt.w	20006704 <_dtoa_r+0xd5c>
20006254:	1ac7      	subs	r7, r0, r3
20006256:	9b08      	ldr	r3, [sp, #32]
20006258:	2b00      	cmp	r3, #0
2000625a:	bfa8      	it	ge
2000625c:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
2000625e:	f2c0 8273 	blt.w	20006748 <_dtoa_r+0xda0>
20006262:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20006264:	4620      	mov	r0, r4
20006266:	2101      	movs	r1, #1
20006268:	449a      	add	sl, r3
2000626a:	18d2      	adds	r2, r2, r3
2000626c:	920f      	str	r2, [sp, #60]	; 0x3c
2000626e:	f002 f84b 	bl	20008308 <__i2b>
20006272:	900c      	str	r0, [sp, #48]	; 0x30
20006274:	e708      	b.n	20006088 <_dtoa_r+0x6e0>
20006276:	9b08      	ldr	r3, [sp, #32]
20006278:	b973      	cbnz	r3, 20006298 <_dtoa_r+0x8f0>
2000627a:	f240 0300 	movw	r3, #0
2000627e:	2200      	movs	r2, #0
20006280:	f2c4 0314 	movt	r3, #16404	; 0x4014
20006284:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20006288:	f7fc ff8c 	bl	200031a4 <__aeabi_dmul>
2000628c:	4642      	mov	r2, r8
2000628e:	464b      	mov	r3, r9
20006290:	f002 ff50 	bl	20009134 <__aeabi_dcmpge>
20006294:	2800      	cmp	r0, #0
20006296:	d06a      	beq.n	2000636e <_dtoa_r+0x9c6>
20006298:	2200      	movs	r2, #0
2000629a:	9206      	str	r2, [sp, #24]
2000629c:	920c      	str	r2, [sp, #48]	; 0x30
2000629e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
200062a0:	2700      	movs	r7, #0
200062a2:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
200062a6:	43de      	mvns	r6, r3
200062a8:	9d10      	ldr	r5, [sp, #64]	; 0x40
200062aa:	e781      	b.n	200061b0 <_dtoa_r+0x808>
200062ac:	2100      	movs	r1, #0
200062ae:	9116      	str	r1, [sp, #88]	; 0x58
200062b0:	982b      	ldr	r0, [sp, #172]	; 0xac
200062b2:	2800      	cmp	r0, #0
200062b4:	f340 819f 	ble.w	200065f6 <_dtoa_r+0xc4e>
200062b8:	982b      	ldr	r0, [sp, #172]	; 0xac
200062ba:	4601      	mov	r1, r0
200062bc:	9011      	str	r0, [sp, #68]	; 0x44
200062be:	9008      	str	r0, [sp, #32]
200062c0:	6a65      	ldr	r5, [r4, #36]	; 0x24
200062c2:	2200      	movs	r2, #0
200062c4:	2917      	cmp	r1, #23
200062c6:	606a      	str	r2, [r5, #4]
200062c8:	f240 82ab 	bls.w	20006822 <_dtoa_r+0xe7a>
200062cc:	2304      	movs	r3, #4
200062ce:	005b      	lsls	r3, r3, #1
200062d0:	3201      	adds	r2, #1
200062d2:	f103 0014 	add.w	r0, r3, #20
200062d6:	4288      	cmp	r0, r1
200062d8:	d9f9      	bls.n	200062ce <_dtoa_r+0x926>
200062da:	9b08      	ldr	r3, [sp, #32]
200062dc:	606a      	str	r2, [r5, #4]
200062de:	2b0e      	cmp	r3, #14
200062e0:	bf8c      	ite	hi
200062e2:	2700      	movhi	r7, #0
200062e4:	f007 0701 	andls.w	r7, r7, #1
200062e8:	e49d      	b.n	20005c26 <_dtoa_r+0x27e>
200062ea:	2201      	movs	r2, #1
200062ec:	9216      	str	r2, [sp, #88]	; 0x58
200062ee:	9b2b      	ldr	r3, [sp, #172]	; 0xac
200062f0:	18f3      	adds	r3, r6, r3
200062f2:	9311      	str	r3, [sp, #68]	; 0x44
200062f4:	1c59      	adds	r1, r3, #1
200062f6:	2900      	cmp	r1, #0
200062f8:	bfc8      	it	gt
200062fa:	9108      	strgt	r1, [sp, #32]
200062fc:	dce0      	bgt.n	200062c0 <_dtoa_r+0x918>
200062fe:	290e      	cmp	r1, #14
20006300:	bf8c      	ite	hi
20006302:	2700      	movhi	r7, #0
20006304:	f007 0701 	andls.w	r7, r7, #1
20006308:	9108      	str	r1, [sp, #32]
2000630a:	e489      	b.n	20005c20 <_dtoa_r+0x278>
2000630c:	2301      	movs	r3, #1
2000630e:	9316      	str	r3, [sp, #88]	; 0x58
20006310:	e7ce      	b.n	200062b0 <_dtoa_r+0x908>
20006312:	2200      	movs	r2, #0
20006314:	9216      	str	r2, [sp, #88]	; 0x58
20006316:	e7ea      	b.n	200062ee <_dtoa_r+0x946>
20006318:	f04f 33ff 	mov.w	r3, #4294967295
2000631c:	2700      	movs	r7, #0
2000631e:	2001      	movs	r0, #1
20006320:	9311      	str	r3, [sp, #68]	; 0x44
20006322:	9016      	str	r0, [sp, #88]	; 0x58
20006324:	9308      	str	r3, [sp, #32]
20006326:	972b      	str	r7, [sp, #172]	; 0xac
20006328:	e47a      	b.n	20005c20 <_dtoa_r+0x278>
2000632a:	f1b8 0f00 	cmp.w	r8, #0
2000632e:	f47f aef2 	bne.w	20006116 <_dtoa_r+0x76e>
20006332:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
20006336:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
2000633a:	2b00      	cmp	r3, #0
2000633c:	f47f aeeb 	bne.w	20006116 <_dtoa_r+0x76e>
20006340:	f240 0300 	movw	r3, #0
20006344:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20006348:	ea09 0303 	and.w	r3, r9, r3
2000634c:	2b00      	cmp	r3, #0
2000634e:	f43f aee2 	beq.w	20006116 <_dtoa_r+0x76e>
20006352:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20006354:	f10a 0a01 	add.w	sl, sl, #1
20006358:	2701      	movs	r7, #1
2000635a:	3201      	adds	r2, #1
2000635c:	920f      	str	r2, [sp, #60]	; 0x3c
2000635e:	e6db      	b.n	20006118 <_dtoa_r+0x770>
20006360:	4635      	mov	r5, r6
20006362:	465c      	mov	r4, fp
20006364:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
20006366:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
2000636a:	9612      	str	r6, [sp, #72]	; 0x48
2000636c:	e738      	b.n	200061e0 <_dtoa_r+0x838>
2000636e:	2000      	movs	r0, #0
20006370:	9006      	str	r0, [sp, #24]
20006372:	900c      	str	r0, [sp, #48]	; 0x30
20006374:	e714      	b.n	200061a0 <_dtoa_r+0x7f8>
20006376:	4639      	mov	r1, r7
20006378:	4620      	mov	r0, r4
2000637a:	f001 fd97 	bl	20007eac <_Bfree>
2000637e:	e72a      	b.n	200061d6 <_dtoa_r+0x82e>
20006380:	f1c3 0320 	rsb	r3, r3, #32
20006384:	2b04      	cmp	r3, #4
20006386:	f340 8254 	ble.w	20006832 <_dtoa_r+0xe8a>
2000638a:	990f      	ldr	r1, [sp, #60]	; 0x3c
2000638c:	3b04      	subs	r3, #4
2000638e:	449a      	add	sl, r3
20006390:	18ed      	adds	r5, r5, r3
20006392:	18c9      	adds	r1, r1, r3
20006394:	910f      	str	r1, [sp, #60]	; 0x3c
20006396:	e6cf      	b.n	20006138 <_dtoa_r+0x790>
20006398:	9916      	ldr	r1, [sp, #88]	; 0x58
2000639a:	2900      	cmp	r1, #0
2000639c:	f000 8131 	beq.w	20006602 <_dtoa_r+0xc5a>
200063a0:	2d00      	cmp	r5, #0
200063a2:	dd05      	ble.n	200063b0 <_dtoa_r+0xa08>
200063a4:	990c      	ldr	r1, [sp, #48]	; 0x30
200063a6:	462a      	mov	r2, r5
200063a8:	4620      	mov	r0, r4
200063aa:	f001 feb5 	bl	20008118 <__lshift>
200063ae:	900c      	str	r0, [sp, #48]	; 0x30
200063b0:	2f00      	cmp	r7, #0
200063b2:	f040 81ea 	bne.w	2000678a <_dtoa_r+0xde2>
200063b6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
200063ba:	9d10      	ldr	r5, [sp, #64]	; 0x40
200063bc:	2301      	movs	r3, #1
200063be:	f008 0001 	and.w	r0, r8, #1
200063c2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
200063c4:	9011      	str	r0, [sp, #68]	; 0x44
200063c6:	950f      	str	r5, [sp, #60]	; 0x3c
200063c8:	461d      	mov	r5, r3
200063ca:	960c      	str	r6, [sp, #48]	; 0x30
200063cc:	9906      	ldr	r1, [sp, #24]
200063ce:	4658      	mov	r0, fp
200063d0:	f7ff fa5a 	bl	20005888 <quorem>
200063d4:	4639      	mov	r1, r7
200063d6:	3030      	adds	r0, #48	; 0x30
200063d8:	900b      	str	r0, [sp, #44]	; 0x2c
200063da:	4658      	mov	r0, fp
200063dc:	f001 fc2c 	bl	20007c38 <__mcmp>
200063e0:	9906      	ldr	r1, [sp, #24]
200063e2:	4652      	mov	r2, sl
200063e4:	4606      	mov	r6, r0
200063e6:	4620      	mov	r0, r4
200063e8:	f001 fe1a 	bl	20008020 <__mdiff>
200063ec:	68c3      	ldr	r3, [r0, #12]
200063ee:	4680      	mov	r8, r0
200063f0:	2b00      	cmp	r3, #0
200063f2:	d03d      	beq.n	20006470 <_dtoa_r+0xac8>
200063f4:	f04f 0901 	mov.w	r9, #1
200063f8:	4641      	mov	r1, r8
200063fa:	4620      	mov	r0, r4
200063fc:	f001 fd56 	bl	20007eac <_Bfree>
20006400:	992a      	ldr	r1, [sp, #168]	; 0xa8
20006402:	ea59 0101 	orrs.w	r1, r9, r1
20006406:	d103      	bne.n	20006410 <_dtoa_r+0xa68>
20006408:	9a11      	ldr	r2, [sp, #68]	; 0x44
2000640a:	2a00      	cmp	r2, #0
2000640c:	f000 81eb 	beq.w	200067e6 <_dtoa_r+0xe3e>
20006410:	2e00      	cmp	r6, #0
20006412:	f2c0 819e 	blt.w	20006752 <_dtoa_r+0xdaa>
20006416:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
20006418:	4332      	orrs	r2, r6
2000641a:	d103      	bne.n	20006424 <_dtoa_r+0xa7c>
2000641c:	9b11      	ldr	r3, [sp, #68]	; 0x44
2000641e:	2b00      	cmp	r3, #0
20006420:	f000 8197 	beq.w	20006752 <_dtoa_r+0xdaa>
20006424:	f1b9 0f00 	cmp.w	r9, #0
20006428:	f300 81ce 	bgt.w	200067c8 <_dtoa_r+0xe20>
2000642c:	990f      	ldr	r1, [sp, #60]	; 0x3c
2000642e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20006430:	f801 2b01 	strb.w	r2, [r1], #1
20006434:	9b08      	ldr	r3, [sp, #32]
20006436:	910f      	str	r1, [sp, #60]	; 0x3c
20006438:	429d      	cmp	r5, r3
2000643a:	f000 81c2 	beq.w	200067c2 <_dtoa_r+0xe1a>
2000643e:	4659      	mov	r1, fp
20006440:	220a      	movs	r2, #10
20006442:	2300      	movs	r3, #0
20006444:	4620      	mov	r0, r4
20006446:	f001 ff69 	bl	2000831c <__multadd>
2000644a:	4557      	cmp	r7, sl
2000644c:	4639      	mov	r1, r7
2000644e:	4683      	mov	fp, r0
20006450:	d014      	beq.n	2000647c <_dtoa_r+0xad4>
20006452:	220a      	movs	r2, #10
20006454:	2300      	movs	r3, #0
20006456:	4620      	mov	r0, r4
20006458:	3501      	adds	r5, #1
2000645a:	f001 ff5f 	bl	2000831c <__multadd>
2000645e:	4651      	mov	r1, sl
20006460:	220a      	movs	r2, #10
20006462:	2300      	movs	r3, #0
20006464:	4607      	mov	r7, r0
20006466:	4620      	mov	r0, r4
20006468:	f001 ff58 	bl	2000831c <__multadd>
2000646c:	4682      	mov	sl, r0
2000646e:	e7ad      	b.n	200063cc <_dtoa_r+0xa24>
20006470:	4658      	mov	r0, fp
20006472:	4641      	mov	r1, r8
20006474:	f001 fbe0 	bl	20007c38 <__mcmp>
20006478:	4681      	mov	r9, r0
2000647a:	e7bd      	b.n	200063f8 <_dtoa_r+0xa50>
2000647c:	4620      	mov	r0, r4
2000647e:	220a      	movs	r2, #10
20006480:	2300      	movs	r3, #0
20006482:	3501      	adds	r5, #1
20006484:	f001 ff4a 	bl	2000831c <__multadd>
20006488:	4607      	mov	r7, r0
2000648a:	4682      	mov	sl, r0
2000648c:	e79e      	b.n	200063cc <_dtoa_r+0xa24>
2000648e:	9612      	str	r6, [sp, #72]	; 0x48
20006490:	f8dd c020 	ldr.w	ip, [sp, #32]
20006494:	e459      	b.n	20005d4a <_dtoa_r+0x3a2>
20006496:	4275      	negs	r5, r6
20006498:	2d00      	cmp	r5, #0
2000649a:	f040 8101 	bne.w	200066a0 <_dtoa_r+0xcf8>
2000649e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
200064a2:	f04f 0802 	mov.w	r8, #2
200064a6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200064aa:	e40c      	b.n	20005cc6 <_dtoa_r+0x31e>
200064ac:	f649 21e8 	movw	r1, #39656	; 0x9ae8
200064b0:	4642      	mov	r2, r8
200064b2:	f2c2 0100 	movt	r1, #8192	; 0x2000
200064b6:	464b      	mov	r3, r9
200064b8:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
200064bc:	f8cd c00c 	str.w	ip, [sp, #12]
200064c0:	9d10      	ldr	r5, [sp, #64]	; 0x40
200064c2:	e951 0102 	ldrd	r0, r1, [r1, #-8]
200064c6:	f7fc fe6d 	bl	200031a4 <__aeabi_dmul>
200064ca:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
200064ce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200064d2:	f7fd f879 	bl	200035c8 <__aeabi_d2iz>
200064d6:	4607      	mov	r7, r0
200064d8:	f7fc fdfe 	bl	200030d8 <__aeabi_i2d>
200064dc:	460b      	mov	r3, r1
200064de:	4602      	mov	r2, r0
200064e0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200064e4:	f7fc fcaa 	bl	20002e3c <__aeabi_dsub>
200064e8:	f107 0330 	add.w	r3, r7, #48	; 0x30
200064ec:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200064f0:	f805 3b01 	strb.w	r3, [r5], #1
200064f4:	f8dd c00c 	ldr.w	ip, [sp, #12]
200064f8:	f1bc 0f01 	cmp.w	ip, #1
200064fc:	d029      	beq.n	20006552 <_dtoa_r+0xbaa>
200064fe:	46d1      	mov	r9, sl
20006500:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006504:	46b2      	mov	sl, r6
20006506:	9e10      	ldr	r6, [sp, #64]	; 0x40
20006508:	951c      	str	r5, [sp, #112]	; 0x70
2000650a:	2701      	movs	r7, #1
2000650c:	4665      	mov	r5, ip
2000650e:	46a0      	mov	r8, r4
20006510:	f240 0300 	movw	r3, #0
20006514:	2200      	movs	r2, #0
20006516:	f2c4 0324 	movt	r3, #16420	; 0x4024
2000651a:	f7fc fe43 	bl	200031a4 <__aeabi_dmul>
2000651e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006522:	f7fd f851 	bl	200035c8 <__aeabi_d2iz>
20006526:	4604      	mov	r4, r0
20006528:	f7fc fdd6 	bl	200030d8 <__aeabi_i2d>
2000652c:	3430      	adds	r4, #48	; 0x30
2000652e:	4602      	mov	r2, r0
20006530:	460b      	mov	r3, r1
20006532:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006536:	f7fc fc81 	bl	20002e3c <__aeabi_dsub>
2000653a:	55f4      	strb	r4, [r6, r7]
2000653c:	3701      	adds	r7, #1
2000653e:	42af      	cmp	r7, r5
20006540:	d1e6      	bne.n	20006510 <_dtoa_r+0xb68>
20006542:	9d1c      	ldr	r5, [sp, #112]	; 0x70
20006544:	3f01      	subs	r7, #1
20006546:	4656      	mov	r6, sl
20006548:	4644      	mov	r4, r8
2000654a:	46ca      	mov	sl, r9
2000654c:	19ed      	adds	r5, r5, r7
2000654e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006552:	f240 0300 	movw	r3, #0
20006556:	2200      	movs	r2, #0
20006558:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
2000655c:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
20006560:	f7fc fc6e 	bl	20002e40 <__adddf3>
20006564:	4602      	mov	r2, r0
20006566:	460b      	mov	r3, r1
20006568:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000656c:	f002 fdec 	bl	20009148 <__aeabi_dcmpgt>
20006570:	b9f0      	cbnz	r0, 200065b0 <_dtoa_r+0xc08>
20006572:	f240 0100 	movw	r1, #0
20006576:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
2000657a:	2000      	movs	r0, #0
2000657c:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20006580:	f7fc fc5c 	bl	20002e3c <__aeabi_dsub>
20006584:	4602      	mov	r2, r0
20006586:	460b      	mov	r3, r1
20006588:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000658c:	f002 fdbe 	bl	2000910c <__aeabi_dcmplt>
20006590:	2800      	cmp	r0, #0
20006592:	f43f acac 	beq.w	20005eee <_dtoa_r+0x546>
20006596:	462b      	mov	r3, r5
20006598:	461d      	mov	r5, r3
2000659a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
2000659e:	2a30      	cmp	r2, #48	; 0x30
200065a0:	d0fa      	beq.n	20006598 <_dtoa_r+0xbf0>
200065a2:	e61d      	b.n	200061e0 <_dtoa_r+0x838>
200065a4:	9810      	ldr	r0, [sp, #64]	; 0x40
200065a6:	f7ff ba40 	b.w	20005a2a <_dtoa_r+0x82>
200065aa:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
200065ae:	9c0c      	ldr	r4, [sp, #48]	; 0x30
200065b0:	9e12      	ldr	r6, [sp, #72]	; 0x48
200065b2:	9910      	ldr	r1, [sp, #64]	; 0x40
200065b4:	e550      	b.n	20006058 <_dtoa_r+0x6b0>
200065b6:	4658      	mov	r0, fp
200065b8:	9906      	ldr	r1, [sp, #24]
200065ba:	f001 fb3d 	bl	20007c38 <__mcmp>
200065be:	2800      	cmp	r0, #0
200065c0:	f6bf add0 	bge.w	20006164 <_dtoa_r+0x7bc>
200065c4:	4659      	mov	r1, fp
200065c6:	4620      	mov	r0, r4
200065c8:	220a      	movs	r2, #10
200065ca:	2300      	movs	r3, #0
200065cc:	f001 fea6 	bl	2000831c <__multadd>
200065d0:	9916      	ldr	r1, [sp, #88]	; 0x58
200065d2:	3e01      	subs	r6, #1
200065d4:	4683      	mov	fp, r0
200065d6:	2900      	cmp	r1, #0
200065d8:	f040 8119 	bne.w	2000680e <_dtoa_r+0xe66>
200065dc:	9a11      	ldr	r2, [sp, #68]	; 0x44
200065de:	9208      	str	r2, [sp, #32]
200065e0:	e5c0      	b.n	20006164 <_dtoa_r+0x7bc>
200065e2:	9806      	ldr	r0, [sp, #24]
200065e4:	6903      	ldr	r3, [r0, #16]
200065e6:	eb00 0383 	add.w	r3, r0, r3, lsl #2
200065ea:	6918      	ldr	r0, [r3, #16]
200065ec:	f001 fad2 	bl	20007b94 <__hi0bits>
200065f0:	f1c0 0320 	rsb	r3, r0, #32
200065f4:	e595      	b.n	20006122 <_dtoa_r+0x77a>
200065f6:	2101      	movs	r1, #1
200065f8:	9111      	str	r1, [sp, #68]	; 0x44
200065fa:	9108      	str	r1, [sp, #32]
200065fc:	912b      	str	r1, [sp, #172]	; 0xac
200065fe:	f7ff bb0f 	b.w	20005c20 <_dtoa_r+0x278>
20006602:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006604:	46b1      	mov	r9, r6
20006606:	9f16      	ldr	r7, [sp, #88]	; 0x58
20006608:	46aa      	mov	sl, r5
2000660a:	f8dd 8018 	ldr.w	r8, [sp, #24]
2000660e:	9e08      	ldr	r6, [sp, #32]
20006610:	e002      	b.n	20006618 <_dtoa_r+0xc70>
20006612:	f001 fe83 	bl	2000831c <__multadd>
20006616:	4683      	mov	fp, r0
20006618:	4641      	mov	r1, r8
2000661a:	4658      	mov	r0, fp
2000661c:	f7ff f934 	bl	20005888 <quorem>
20006620:	3501      	adds	r5, #1
20006622:	220a      	movs	r2, #10
20006624:	2300      	movs	r3, #0
20006626:	4659      	mov	r1, fp
20006628:	f100 0c30 	add.w	ip, r0, #48	; 0x30
2000662c:	f80a c007 	strb.w	ip, [sl, r7]
20006630:	3701      	adds	r7, #1
20006632:	4620      	mov	r0, r4
20006634:	42be      	cmp	r6, r7
20006636:	dcec      	bgt.n	20006612 <_dtoa_r+0xc6a>
20006638:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
2000663c:	464e      	mov	r6, r9
2000663e:	2700      	movs	r7, #0
20006640:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20006644:	4659      	mov	r1, fp
20006646:	2201      	movs	r2, #1
20006648:	4620      	mov	r0, r4
2000664a:	f001 fd65 	bl	20008118 <__lshift>
2000664e:	9906      	ldr	r1, [sp, #24]
20006650:	4683      	mov	fp, r0
20006652:	f001 faf1 	bl	20007c38 <__mcmp>
20006656:	2800      	cmp	r0, #0
20006658:	dd0f      	ble.n	2000667a <_dtoa_r+0xcd2>
2000665a:	9910      	ldr	r1, [sp, #64]	; 0x40
2000665c:	e000      	b.n	20006660 <_dtoa_r+0xcb8>
2000665e:	461d      	mov	r5, r3
20006660:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20006664:	1e6b      	subs	r3, r5, #1
20006666:	2a39      	cmp	r2, #57	; 0x39
20006668:	f040 808c 	bne.w	20006784 <_dtoa_r+0xddc>
2000666c:	428b      	cmp	r3, r1
2000666e:	d1f6      	bne.n	2000665e <_dtoa_r+0xcb6>
20006670:	9910      	ldr	r1, [sp, #64]	; 0x40
20006672:	2331      	movs	r3, #49	; 0x31
20006674:	3601      	adds	r6, #1
20006676:	700b      	strb	r3, [r1, #0]
20006678:	e59a      	b.n	200061b0 <_dtoa_r+0x808>
2000667a:	d103      	bne.n	20006684 <_dtoa_r+0xcdc>
2000667c:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000667e:	f010 0f01 	tst.w	r0, #1
20006682:	d1ea      	bne.n	2000665a <_dtoa_r+0xcb2>
20006684:	462b      	mov	r3, r5
20006686:	461d      	mov	r5, r3
20006688:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
2000668c:	2a30      	cmp	r2, #48	; 0x30
2000668e:	d0fa      	beq.n	20006686 <_dtoa_r+0xcde>
20006690:	e58e      	b.n	200061b0 <_dtoa_r+0x808>
20006692:	4659      	mov	r1, fp
20006694:	9a15      	ldr	r2, [sp, #84]	; 0x54
20006696:	4620      	mov	r0, r4
20006698:	f001 fe84 	bl	200083a4 <__pow5mult>
2000669c:	4683      	mov	fp, r0
2000669e:	e528      	b.n	200060f2 <_dtoa_r+0x74a>
200066a0:	f005 030f 	and.w	r3, r5, #15
200066a4:	f649 22e8 	movw	r2, #39656	; 0x9ae8
200066a8:	f2c2 0200 	movt	r2, #8192	; 0x2000
200066ac:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
200066b0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
200066b4:	e9d3 2300 	ldrd	r2, r3, [r3]
200066b8:	f7fc fd74 	bl	200031a4 <__aeabi_dmul>
200066bc:	112d      	asrs	r5, r5, #4
200066be:	bf08      	it	eq
200066c0:	f04f 0802 	moveq.w	r8, #2
200066c4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200066c8:	f43f aafd 	beq.w	20005cc6 <_dtoa_r+0x31e>
200066cc:	f649 37c0 	movw	r7, #39872	; 0x9bc0
200066d0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
200066d4:	f04f 0802 	mov.w	r8, #2
200066d8:	f2c2 0700 	movt	r7, #8192	; 0x2000
200066dc:	f015 0f01 	tst.w	r5, #1
200066e0:	4610      	mov	r0, r2
200066e2:	4619      	mov	r1, r3
200066e4:	d007      	beq.n	200066f6 <_dtoa_r+0xd4e>
200066e6:	e9d7 2300 	ldrd	r2, r3, [r7]
200066ea:	f108 0801 	add.w	r8, r8, #1
200066ee:	f7fc fd59 	bl	200031a4 <__aeabi_dmul>
200066f2:	4602      	mov	r2, r0
200066f4:	460b      	mov	r3, r1
200066f6:	3708      	adds	r7, #8
200066f8:	106d      	asrs	r5, r5, #1
200066fa:	d1ef      	bne.n	200066dc <_dtoa_r+0xd34>
200066fc:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
20006700:	f7ff bae1 	b.w	20005cc6 <_dtoa_r+0x31e>
20006704:	9915      	ldr	r1, [sp, #84]	; 0x54
20006706:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20006708:	1a5b      	subs	r3, r3, r1
2000670a:	18c9      	adds	r1, r1, r3
2000670c:	18d2      	adds	r2, r2, r3
2000670e:	9115      	str	r1, [sp, #84]	; 0x54
20006710:	9217      	str	r2, [sp, #92]	; 0x5c
20006712:	e5a0      	b.n	20006256 <_dtoa_r+0x8ae>
20006714:	4659      	mov	r1, fp
20006716:	4620      	mov	r0, r4
20006718:	f001 fe44 	bl	200083a4 <__pow5mult>
2000671c:	4683      	mov	fp, r0
2000671e:	e4e8      	b.n	200060f2 <_dtoa_r+0x74a>
20006720:	9919      	ldr	r1, [sp, #100]	; 0x64
20006722:	2900      	cmp	r1, #0
20006724:	d047      	beq.n	200067b6 <_dtoa_r+0xe0e>
20006726:	f503 6386 	add.w	r3, r3, #1072	; 0x430
2000672a:	9f15      	ldr	r7, [sp, #84]	; 0x54
2000672c:	3303      	adds	r3, #3
2000672e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20006730:	e597      	b.n	20006262 <_dtoa_r+0x8ba>
20006732:	3201      	adds	r2, #1
20006734:	b2d2      	uxtb	r2, r2
20006736:	e49d      	b.n	20006074 <_dtoa_r+0x6cc>
20006738:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
2000673c:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
20006740:	9e1d      	ldr	r6, [sp, #116]	; 0x74
20006742:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20006744:	f7ff bbd3 	b.w	20005eee <_dtoa_r+0x546>
20006748:	990f      	ldr	r1, [sp, #60]	; 0x3c
2000674a:	2300      	movs	r3, #0
2000674c:	9808      	ldr	r0, [sp, #32]
2000674e:	1a0d      	subs	r5, r1, r0
20006750:	e587      	b.n	20006262 <_dtoa_r+0x8ba>
20006752:	f1b9 0f00 	cmp.w	r9, #0
20006756:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20006758:	9e0c      	ldr	r6, [sp, #48]	; 0x30
2000675a:	dd0f      	ble.n	2000677c <_dtoa_r+0xdd4>
2000675c:	4659      	mov	r1, fp
2000675e:	2201      	movs	r2, #1
20006760:	4620      	mov	r0, r4
20006762:	f001 fcd9 	bl	20008118 <__lshift>
20006766:	9906      	ldr	r1, [sp, #24]
20006768:	4683      	mov	fp, r0
2000676a:	f001 fa65 	bl	20007c38 <__mcmp>
2000676e:	2800      	cmp	r0, #0
20006770:	dd47      	ble.n	20006802 <_dtoa_r+0xe5a>
20006772:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006774:	2939      	cmp	r1, #57	; 0x39
20006776:	d031      	beq.n	200067dc <_dtoa_r+0xe34>
20006778:	3101      	adds	r1, #1
2000677a:	910b      	str	r1, [sp, #44]	; 0x2c
2000677c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
2000677e:	f805 2b01 	strb.w	r2, [r5], #1
20006782:	e515      	b.n	200061b0 <_dtoa_r+0x808>
20006784:	3201      	adds	r2, #1
20006786:	701a      	strb	r2, [r3, #0]
20006788:	e512      	b.n	200061b0 <_dtoa_r+0x808>
2000678a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
2000678c:	4620      	mov	r0, r4
2000678e:	6851      	ldr	r1, [r2, #4]
20006790:	f001 fba8 	bl	20007ee4 <_Balloc>
20006794:	9b0c      	ldr	r3, [sp, #48]	; 0x30
20006796:	f103 010c 	add.w	r1, r3, #12
2000679a:	691a      	ldr	r2, [r3, #16]
2000679c:	3202      	adds	r2, #2
2000679e:	0092      	lsls	r2, r2, #2
200067a0:	4605      	mov	r5, r0
200067a2:	300c      	adds	r0, #12
200067a4:	f001 f8ce 	bl	20007944 <memcpy>
200067a8:	4620      	mov	r0, r4
200067aa:	4629      	mov	r1, r5
200067ac:	2201      	movs	r2, #1
200067ae:	f001 fcb3 	bl	20008118 <__lshift>
200067b2:	4682      	mov	sl, r0
200067b4:	e601      	b.n	200063ba <_dtoa_r+0xa12>
200067b6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
200067b8:	9f15      	ldr	r7, [sp, #84]	; 0x54
200067ba:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200067bc:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
200067c0:	e54f      	b.n	20006262 <_dtoa_r+0x8ba>
200067c2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200067c4:	9e0c      	ldr	r6, [sp, #48]	; 0x30
200067c6:	e73d      	b.n	20006644 <_dtoa_r+0xc9c>
200067c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
200067ca:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200067cc:	2b39      	cmp	r3, #57	; 0x39
200067ce:	9e0c      	ldr	r6, [sp, #48]	; 0x30
200067d0:	d004      	beq.n	200067dc <_dtoa_r+0xe34>
200067d2:	980b      	ldr	r0, [sp, #44]	; 0x2c
200067d4:	1c43      	adds	r3, r0, #1
200067d6:	f805 3b01 	strb.w	r3, [r5], #1
200067da:	e4e9      	b.n	200061b0 <_dtoa_r+0x808>
200067dc:	2339      	movs	r3, #57	; 0x39
200067de:	f805 3b01 	strb.w	r3, [r5], #1
200067e2:	9910      	ldr	r1, [sp, #64]	; 0x40
200067e4:	e73c      	b.n	20006660 <_dtoa_r+0xcb8>
200067e6:	980b      	ldr	r0, [sp, #44]	; 0x2c
200067e8:	4633      	mov	r3, r6
200067ea:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200067ec:	2839      	cmp	r0, #57	; 0x39
200067ee:	9e0c      	ldr	r6, [sp, #48]	; 0x30
200067f0:	d0f4      	beq.n	200067dc <_dtoa_r+0xe34>
200067f2:	2b00      	cmp	r3, #0
200067f4:	dd01      	ble.n	200067fa <_dtoa_r+0xe52>
200067f6:	3001      	adds	r0, #1
200067f8:	900b      	str	r0, [sp, #44]	; 0x2c
200067fa:	990b      	ldr	r1, [sp, #44]	; 0x2c
200067fc:	f805 1b01 	strb.w	r1, [r5], #1
20006800:	e4d6      	b.n	200061b0 <_dtoa_r+0x808>
20006802:	d1bb      	bne.n	2000677c <_dtoa_r+0xdd4>
20006804:	980b      	ldr	r0, [sp, #44]	; 0x2c
20006806:	f010 0f01 	tst.w	r0, #1
2000680a:	d0b7      	beq.n	2000677c <_dtoa_r+0xdd4>
2000680c:	e7b1      	b.n	20006772 <_dtoa_r+0xdca>
2000680e:	2300      	movs	r3, #0
20006810:	990c      	ldr	r1, [sp, #48]	; 0x30
20006812:	4620      	mov	r0, r4
20006814:	220a      	movs	r2, #10
20006816:	f001 fd81 	bl	2000831c <__multadd>
2000681a:	9b11      	ldr	r3, [sp, #68]	; 0x44
2000681c:	9308      	str	r3, [sp, #32]
2000681e:	900c      	str	r0, [sp, #48]	; 0x30
20006820:	e4a0      	b.n	20006164 <_dtoa_r+0x7bc>
20006822:	9908      	ldr	r1, [sp, #32]
20006824:	290e      	cmp	r1, #14
20006826:	bf8c      	ite	hi
20006828:	2700      	movhi	r7, #0
2000682a:	f007 0701 	andls.w	r7, r7, #1
2000682e:	f7ff b9fa 	b.w	20005c26 <_dtoa_r+0x27e>
20006832:	f43f ac81 	beq.w	20006138 <_dtoa_r+0x790>
20006836:	331c      	adds	r3, #28
20006838:	e479      	b.n	2000612e <_dtoa_r+0x786>
2000683a:	2701      	movs	r7, #1
2000683c:	f7ff b98a 	b.w	20005b54 <_dtoa_r+0x1ac>

20006840 <_fflush_r>:
20006840:	690b      	ldr	r3, [r1, #16]
20006842:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20006846:	460c      	mov	r4, r1
20006848:	4680      	mov	r8, r0
2000684a:	2b00      	cmp	r3, #0
2000684c:	d071      	beq.n	20006932 <_fflush_r+0xf2>
2000684e:	b110      	cbz	r0, 20006856 <_fflush_r+0x16>
20006850:	6983      	ldr	r3, [r0, #24]
20006852:	2b00      	cmp	r3, #0
20006854:	d078      	beq.n	20006948 <_fflush_r+0x108>
20006856:	f649 2340 	movw	r3, #39488	; 0x9a40
2000685a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000685e:	429c      	cmp	r4, r3
20006860:	bf08      	it	eq
20006862:	f8d8 4004 	ldreq.w	r4, [r8, #4]
20006866:	d010      	beq.n	2000688a <_fflush_r+0x4a>
20006868:	f649 2360 	movw	r3, #39520	; 0x9a60
2000686c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006870:	429c      	cmp	r4, r3
20006872:	bf08      	it	eq
20006874:	f8d8 4008 	ldreq.w	r4, [r8, #8]
20006878:	d007      	beq.n	2000688a <_fflush_r+0x4a>
2000687a:	f649 2380 	movw	r3, #39552	; 0x9a80
2000687e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006882:	429c      	cmp	r4, r3
20006884:	bf08      	it	eq
20006886:	f8d8 400c 	ldreq.w	r4, [r8, #12]
2000688a:	89a3      	ldrh	r3, [r4, #12]
2000688c:	b21a      	sxth	r2, r3
2000688e:	f012 0f08 	tst.w	r2, #8
20006892:	d135      	bne.n	20006900 <_fflush_r+0xc0>
20006894:	6862      	ldr	r2, [r4, #4]
20006896:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
2000689a:	81a3      	strh	r3, [r4, #12]
2000689c:	2a00      	cmp	r2, #0
2000689e:	dd5e      	ble.n	2000695e <_fflush_r+0x11e>
200068a0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
200068a2:	2e00      	cmp	r6, #0
200068a4:	d045      	beq.n	20006932 <_fflush_r+0xf2>
200068a6:	b29b      	uxth	r3, r3
200068a8:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
200068ac:	bf18      	it	ne
200068ae:	6d65      	ldrne	r5, [r4, #84]	; 0x54
200068b0:	d059      	beq.n	20006966 <_fflush_r+0x126>
200068b2:	f013 0f04 	tst.w	r3, #4
200068b6:	d14a      	bne.n	2000694e <_fflush_r+0x10e>
200068b8:	2300      	movs	r3, #0
200068ba:	4640      	mov	r0, r8
200068bc:	6a21      	ldr	r1, [r4, #32]
200068be:	462a      	mov	r2, r5
200068c0:	47b0      	blx	r6
200068c2:	4285      	cmp	r5, r0
200068c4:	d138      	bne.n	20006938 <_fflush_r+0xf8>
200068c6:	89a1      	ldrh	r1, [r4, #12]
200068c8:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
200068cc:	6922      	ldr	r2, [r4, #16]
200068ce:	f2c0 0300 	movt	r3, #0
200068d2:	ea01 0303 	and.w	r3, r1, r3
200068d6:	2100      	movs	r1, #0
200068d8:	6061      	str	r1, [r4, #4]
200068da:	f413 5f80 	tst.w	r3, #4096	; 0x1000
200068de:	6b61      	ldr	r1, [r4, #52]	; 0x34
200068e0:	81a3      	strh	r3, [r4, #12]
200068e2:	6022      	str	r2, [r4, #0]
200068e4:	bf18      	it	ne
200068e6:	6565      	strne	r5, [r4, #84]	; 0x54
200068e8:	b319      	cbz	r1, 20006932 <_fflush_r+0xf2>
200068ea:	f104 0344 	add.w	r3, r4, #68	; 0x44
200068ee:	4299      	cmp	r1, r3
200068f0:	d002      	beq.n	200068f8 <_fflush_r+0xb8>
200068f2:	4640      	mov	r0, r8
200068f4:	f000 f998 	bl	20006c28 <_free_r>
200068f8:	2000      	movs	r0, #0
200068fa:	6360      	str	r0, [r4, #52]	; 0x34
200068fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006900:	6926      	ldr	r6, [r4, #16]
20006902:	b1b6      	cbz	r6, 20006932 <_fflush_r+0xf2>
20006904:	6825      	ldr	r5, [r4, #0]
20006906:	6026      	str	r6, [r4, #0]
20006908:	1bad      	subs	r5, r5, r6
2000690a:	f012 0f03 	tst.w	r2, #3
2000690e:	bf0c      	ite	eq
20006910:	6963      	ldreq	r3, [r4, #20]
20006912:	2300      	movne	r3, #0
20006914:	60a3      	str	r3, [r4, #8]
20006916:	e00a      	b.n	2000692e <_fflush_r+0xee>
20006918:	4632      	mov	r2, r6
2000691a:	462b      	mov	r3, r5
2000691c:	6aa7      	ldr	r7, [r4, #40]	; 0x28
2000691e:	4640      	mov	r0, r8
20006920:	6a21      	ldr	r1, [r4, #32]
20006922:	47b8      	blx	r7
20006924:	2800      	cmp	r0, #0
20006926:	ebc0 0505 	rsb	r5, r0, r5
2000692a:	4406      	add	r6, r0
2000692c:	dd04      	ble.n	20006938 <_fflush_r+0xf8>
2000692e:	2d00      	cmp	r5, #0
20006930:	dcf2      	bgt.n	20006918 <_fflush_r+0xd8>
20006932:	2000      	movs	r0, #0
20006934:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006938:	89a3      	ldrh	r3, [r4, #12]
2000693a:	f04f 30ff 	mov.w	r0, #4294967295
2000693e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20006942:	81a3      	strh	r3, [r4, #12]
20006944:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006948:	f000 f8ea 	bl	20006b20 <__sinit>
2000694c:	e783      	b.n	20006856 <_fflush_r+0x16>
2000694e:	6862      	ldr	r2, [r4, #4]
20006950:	6b63      	ldr	r3, [r4, #52]	; 0x34
20006952:	1aad      	subs	r5, r5, r2
20006954:	2b00      	cmp	r3, #0
20006956:	d0af      	beq.n	200068b8 <_fflush_r+0x78>
20006958:	6c23      	ldr	r3, [r4, #64]	; 0x40
2000695a:	1aed      	subs	r5, r5, r3
2000695c:	e7ac      	b.n	200068b8 <_fflush_r+0x78>
2000695e:	6c22      	ldr	r2, [r4, #64]	; 0x40
20006960:	2a00      	cmp	r2, #0
20006962:	dc9d      	bgt.n	200068a0 <_fflush_r+0x60>
20006964:	e7e5      	b.n	20006932 <_fflush_r+0xf2>
20006966:	2301      	movs	r3, #1
20006968:	4640      	mov	r0, r8
2000696a:	6a21      	ldr	r1, [r4, #32]
2000696c:	47b0      	blx	r6
2000696e:	f1b0 3fff 	cmp.w	r0, #4294967295
20006972:	4605      	mov	r5, r0
20006974:	d002      	beq.n	2000697c <_fflush_r+0x13c>
20006976:	89a3      	ldrh	r3, [r4, #12]
20006978:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
2000697a:	e79a      	b.n	200068b2 <_fflush_r+0x72>
2000697c:	f8d8 3000 	ldr.w	r3, [r8]
20006980:	2b1d      	cmp	r3, #29
20006982:	d0d6      	beq.n	20006932 <_fflush_r+0xf2>
20006984:	89a3      	ldrh	r3, [r4, #12]
20006986:	f043 0340 	orr.w	r3, r3, #64	; 0x40
2000698a:	81a3      	strh	r3, [r4, #12]
2000698c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

20006990 <fflush>:
20006990:	4601      	mov	r1, r0
20006992:	b128      	cbz	r0, 200069a0 <fflush+0x10>
20006994:	f649 4368 	movw	r3, #40040	; 0x9c68
20006998:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000699c:	6818      	ldr	r0, [r3, #0]
2000699e:	e74f      	b.n	20006840 <_fflush_r>
200069a0:	f649 13c4 	movw	r3, #39364	; 0x99c4
200069a4:	f646 0141 	movw	r1, #26689	; 0x6841
200069a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200069ac:	f2c2 0100 	movt	r1, #8192	; 0x2000
200069b0:	6818      	ldr	r0, [r3, #0]
200069b2:	f000 bbb3 	b.w	2000711c <_fwalk_reent>
200069b6:	bf00      	nop

200069b8 <__sfp_lock_acquire>:
200069b8:	4770      	bx	lr
200069ba:	bf00      	nop

200069bc <__sfp_lock_release>:
200069bc:	4770      	bx	lr
200069be:	bf00      	nop

200069c0 <__sinit_lock_acquire>:
200069c0:	4770      	bx	lr
200069c2:	bf00      	nop

200069c4 <__sinit_lock_release>:
200069c4:	4770      	bx	lr
200069c6:	bf00      	nop

200069c8 <__fp_lock>:
200069c8:	2000      	movs	r0, #0
200069ca:	4770      	bx	lr

200069cc <__fp_unlock>:
200069cc:	2000      	movs	r0, #0
200069ce:	4770      	bx	lr

200069d0 <__fp_unlock_all>:
200069d0:	f649 4368 	movw	r3, #40040	; 0x9c68
200069d4:	f646 11cd 	movw	r1, #27085	; 0x69cd
200069d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200069dc:	f2c2 0100 	movt	r1, #8192	; 0x2000
200069e0:	6818      	ldr	r0, [r3, #0]
200069e2:	f000 bbc5 	b.w	20007170 <_fwalk>
200069e6:	bf00      	nop

200069e8 <__fp_lock_all>:
200069e8:	f649 4368 	movw	r3, #40040	; 0x9c68
200069ec:	f646 11c9 	movw	r1, #27081	; 0x69c9
200069f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200069f4:	f2c2 0100 	movt	r1, #8192	; 0x2000
200069f8:	6818      	ldr	r0, [r3, #0]
200069fa:	f000 bbb9 	b.w	20007170 <_fwalk>
200069fe:	bf00      	nop

20006a00 <_cleanup_r>:
20006a00:	f648 5115 	movw	r1, #36117	; 0x8d15
20006a04:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006a08:	f000 bbb2 	b.w	20007170 <_fwalk>

20006a0c <_cleanup>:
20006a0c:	f649 13c4 	movw	r3, #39364	; 0x99c4
20006a10:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006a14:	6818      	ldr	r0, [r3, #0]
20006a16:	e7f3      	b.n	20006a00 <_cleanup_r>

20006a18 <std>:
20006a18:	b510      	push	{r4, lr}
20006a1a:	4604      	mov	r4, r0
20006a1c:	2300      	movs	r3, #0
20006a1e:	305c      	adds	r0, #92	; 0x5c
20006a20:	81a1      	strh	r1, [r4, #12]
20006a22:	4619      	mov	r1, r3
20006a24:	81e2      	strh	r2, [r4, #14]
20006a26:	2208      	movs	r2, #8
20006a28:	6023      	str	r3, [r4, #0]
20006a2a:	6063      	str	r3, [r4, #4]
20006a2c:	60a3      	str	r3, [r4, #8]
20006a2e:	6663      	str	r3, [r4, #100]	; 0x64
20006a30:	6123      	str	r3, [r4, #16]
20006a32:	6163      	str	r3, [r4, #20]
20006a34:	61a3      	str	r3, [r4, #24]
20006a36:	f7fd f967 	bl	20003d08 <memset>
20006a3a:	f648 1075 	movw	r0, #35189	; 0x8975
20006a3e:	f648 1139 	movw	r1, #35129	; 0x8939
20006a42:	f648 1211 	movw	r2, #35089	; 0x8911
20006a46:	f648 1309 	movw	r3, #35081	; 0x8909
20006a4a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20006a4e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006a52:	f2c2 0200 	movt	r2, #8192	; 0x2000
20006a56:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006a5a:	6260      	str	r0, [r4, #36]	; 0x24
20006a5c:	62a1      	str	r1, [r4, #40]	; 0x28
20006a5e:	62e2      	str	r2, [r4, #44]	; 0x2c
20006a60:	6323      	str	r3, [r4, #48]	; 0x30
20006a62:	6224      	str	r4, [r4, #32]
20006a64:	bd10      	pop	{r4, pc}
20006a66:	bf00      	nop

20006a68 <__sfmoreglue>:
20006a68:	b570      	push	{r4, r5, r6, lr}
20006a6a:	2568      	movs	r5, #104	; 0x68
20006a6c:	460e      	mov	r6, r1
20006a6e:	fb05 f501 	mul.w	r5, r5, r1
20006a72:	f105 010c 	add.w	r1, r5, #12
20006a76:	f000 fc59 	bl	2000732c <_malloc_r>
20006a7a:	4604      	mov	r4, r0
20006a7c:	b148      	cbz	r0, 20006a92 <__sfmoreglue+0x2a>
20006a7e:	f100 030c 	add.w	r3, r0, #12
20006a82:	2100      	movs	r1, #0
20006a84:	6046      	str	r6, [r0, #4]
20006a86:	462a      	mov	r2, r5
20006a88:	4618      	mov	r0, r3
20006a8a:	6021      	str	r1, [r4, #0]
20006a8c:	60a3      	str	r3, [r4, #8]
20006a8e:	f7fd f93b 	bl	20003d08 <memset>
20006a92:	4620      	mov	r0, r4
20006a94:	bd70      	pop	{r4, r5, r6, pc}
20006a96:	bf00      	nop

20006a98 <__sfp>:
20006a98:	f649 13c4 	movw	r3, #39364	; 0x99c4
20006a9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006aa0:	b570      	push	{r4, r5, r6, lr}
20006aa2:	681d      	ldr	r5, [r3, #0]
20006aa4:	4606      	mov	r6, r0
20006aa6:	69ab      	ldr	r3, [r5, #24]
20006aa8:	2b00      	cmp	r3, #0
20006aaa:	d02a      	beq.n	20006b02 <__sfp+0x6a>
20006aac:	35d8      	adds	r5, #216	; 0xd8
20006aae:	686b      	ldr	r3, [r5, #4]
20006ab0:	68ac      	ldr	r4, [r5, #8]
20006ab2:	3b01      	subs	r3, #1
20006ab4:	d503      	bpl.n	20006abe <__sfp+0x26>
20006ab6:	e020      	b.n	20006afa <__sfp+0x62>
20006ab8:	3468      	adds	r4, #104	; 0x68
20006aba:	3b01      	subs	r3, #1
20006abc:	d41d      	bmi.n	20006afa <__sfp+0x62>
20006abe:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
20006ac2:	2a00      	cmp	r2, #0
20006ac4:	d1f8      	bne.n	20006ab8 <__sfp+0x20>
20006ac6:	2500      	movs	r5, #0
20006ac8:	f04f 33ff 	mov.w	r3, #4294967295
20006acc:	6665      	str	r5, [r4, #100]	; 0x64
20006ace:	f104 005c 	add.w	r0, r4, #92	; 0x5c
20006ad2:	81e3      	strh	r3, [r4, #14]
20006ad4:	4629      	mov	r1, r5
20006ad6:	f04f 0301 	mov.w	r3, #1
20006ada:	6025      	str	r5, [r4, #0]
20006adc:	81a3      	strh	r3, [r4, #12]
20006ade:	2208      	movs	r2, #8
20006ae0:	60a5      	str	r5, [r4, #8]
20006ae2:	6065      	str	r5, [r4, #4]
20006ae4:	6125      	str	r5, [r4, #16]
20006ae6:	6165      	str	r5, [r4, #20]
20006ae8:	61a5      	str	r5, [r4, #24]
20006aea:	f7fd f90d 	bl	20003d08 <memset>
20006aee:	64e5      	str	r5, [r4, #76]	; 0x4c
20006af0:	6365      	str	r5, [r4, #52]	; 0x34
20006af2:	63a5      	str	r5, [r4, #56]	; 0x38
20006af4:	64a5      	str	r5, [r4, #72]	; 0x48
20006af6:	4620      	mov	r0, r4
20006af8:	bd70      	pop	{r4, r5, r6, pc}
20006afa:	6828      	ldr	r0, [r5, #0]
20006afc:	b128      	cbz	r0, 20006b0a <__sfp+0x72>
20006afe:	4605      	mov	r5, r0
20006b00:	e7d5      	b.n	20006aae <__sfp+0x16>
20006b02:	4628      	mov	r0, r5
20006b04:	f000 f80c 	bl	20006b20 <__sinit>
20006b08:	e7d0      	b.n	20006aac <__sfp+0x14>
20006b0a:	4630      	mov	r0, r6
20006b0c:	2104      	movs	r1, #4
20006b0e:	f7ff ffab 	bl	20006a68 <__sfmoreglue>
20006b12:	6028      	str	r0, [r5, #0]
20006b14:	2800      	cmp	r0, #0
20006b16:	d1f2      	bne.n	20006afe <__sfp+0x66>
20006b18:	230c      	movs	r3, #12
20006b1a:	4604      	mov	r4, r0
20006b1c:	6033      	str	r3, [r6, #0]
20006b1e:	e7ea      	b.n	20006af6 <__sfp+0x5e>

20006b20 <__sinit>:
20006b20:	b570      	push	{r4, r5, r6, lr}
20006b22:	6986      	ldr	r6, [r0, #24]
20006b24:	4604      	mov	r4, r0
20006b26:	b106      	cbz	r6, 20006b2a <__sinit+0xa>
20006b28:	bd70      	pop	{r4, r5, r6, pc}
20006b2a:	f646 2301 	movw	r3, #27137	; 0x6a01
20006b2e:	2501      	movs	r5, #1
20006b30:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006b34:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
20006b38:	6283      	str	r3, [r0, #40]	; 0x28
20006b3a:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
20006b3e:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
20006b42:	6185      	str	r5, [r0, #24]
20006b44:	f7ff ffa8 	bl	20006a98 <__sfp>
20006b48:	6060      	str	r0, [r4, #4]
20006b4a:	4620      	mov	r0, r4
20006b4c:	f7ff ffa4 	bl	20006a98 <__sfp>
20006b50:	60a0      	str	r0, [r4, #8]
20006b52:	4620      	mov	r0, r4
20006b54:	f7ff ffa0 	bl	20006a98 <__sfp>
20006b58:	4632      	mov	r2, r6
20006b5a:	2104      	movs	r1, #4
20006b5c:	4623      	mov	r3, r4
20006b5e:	60e0      	str	r0, [r4, #12]
20006b60:	6860      	ldr	r0, [r4, #4]
20006b62:	f7ff ff59 	bl	20006a18 <std>
20006b66:	462a      	mov	r2, r5
20006b68:	68a0      	ldr	r0, [r4, #8]
20006b6a:	2109      	movs	r1, #9
20006b6c:	4623      	mov	r3, r4
20006b6e:	f7ff ff53 	bl	20006a18 <std>
20006b72:	4623      	mov	r3, r4
20006b74:	68e0      	ldr	r0, [r4, #12]
20006b76:	2112      	movs	r1, #18
20006b78:	2202      	movs	r2, #2
20006b7a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
20006b7e:	e74b      	b.n	20006a18 <std>

20006b80 <_malloc_trim_r>:
20006b80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20006b82:	f649 545c 	movw	r4, #40284	; 0x9d5c
20006b86:	f2c2 0400 	movt	r4, #8192	; 0x2000
20006b8a:	460f      	mov	r7, r1
20006b8c:	4605      	mov	r5, r0
20006b8e:	f000 fffd 	bl	20007b8c <__malloc_lock>
20006b92:	68a3      	ldr	r3, [r4, #8]
20006b94:	685e      	ldr	r6, [r3, #4]
20006b96:	f026 0603 	bic.w	r6, r6, #3
20006b9a:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
20006b9e:	330f      	adds	r3, #15
20006ba0:	1bdf      	subs	r7, r3, r7
20006ba2:	0b3f      	lsrs	r7, r7, #12
20006ba4:	3f01      	subs	r7, #1
20006ba6:	033f      	lsls	r7, r7, #12
20006ba8:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
20006bac:	db07      	blt.n	20006bbe <_malloc_trim_r+0x3e>
20006bae:	2100      	movs	r1, #0
20006bb0:	4628      	mov	r0, r5
20006bb2:	f001 fe95 	bl	200088e0 <_sbrk_r>
20006bb6:	68a3      	ldr	r3, [r4, #8]
20006bb8:	18f3      	adds	r3, r6, r3
20006bba:	4283      	cmp	r3, r0
20006bbc:	d004      	beq.n	20006bc8 <_malloc_trim_r+0x48>
20006bbe:	4628      	mov	r0, r5
20006bc0:	f000 ffe6 	bl	20007b90 <__malloc_unlock>
20006bc4:	2000      	movs	r0, #0
20006bc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20006bc8:	4279      	negs	r1, r7
20006bca:	4628      	mov	r0, r5
20006bcc:	f001 fe88 	bl	200088e0 <_sbrk_r>
20006bd0:	f1b0 3fff 	cmp.w	r0, #4294967295
20006bd4:	d010      	beq.n	20006bf8 <_malloc_trim_r+0x78>
20006bd6:	68a2      	ldr	r2, [r4, #8]
20006bd8:	f24a 1398 	movw	r3, #41368	; 0xa198
20006bdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006be0:	1bf6      	subs	r6, r6, r7
20006be2:	f046 0601 	orr.w	r6, r6, #1
20006be6:	4628      	mov	r0, r5
20006be8:	6056      	str	r6, [r2, #4]
20006bea:	681a      	ldr	r2, [r3, #0]
20006bec:	1bd7      	subs	r7, r2, r7
20006bee:	601f      	str	r7, [r3, #0]
20006bf0:	f000 ffce 	bl	20007b90 <__malloc_unlock>
20006bf4:	2001      	movs	r0, #1
20006bf6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20006bf8:	2100      	movs	r1, #0
20006bfa:	4628      	mov	r0, r5
20006bfc:	f001 fe70 	bl	200088e0 <_sbrk_r>
20006c00:	68a3      	ldr	r3, [r4, #8]
20006c02:	1ac2      	subs	r2, r0, r3
20006c04:	2a0f      	cmp	r2, #15
20006c06:	ddda      	ble.n	20006bbe <_malloc_trim_r+0x3e>
20006c08:	f24a 1464 	movw	r4, #41316	; 0xa164
20006c0c:	f24a 1198 	movw	r1, #41368	; 0xa198
20006c10:	f2c2 0400 	movt	r4, #8192	; 0x2000
20006c14:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006c18:	f042 0201 	orr.w	r2, r2, #1
20006c1c:	6824      	ldr	r4, [r4, #0]
20006c1e:	1b00      	subs	r0, r0, r4
20006c20:	6008      	str	r0, [r1, #0]
20006c22:	605a      	str	r2, [r3, #4]
20006c24:	e7cb      	b.n	20006bbe <_malloc_trim_r+0x3e>
20006c26:	bf00      	nop

20006c28 <_free_r>:
20006c28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20006c2c:	4605      	mov	r5, r0
20006c2e:	460c      	mov	r4, r1
20006c30:	2900      	cmp	r1, #0
20006c32:	f000 8088 	beq.w	20006d46 <_free_r+0x11e>
20006c36:	f000 ffa9 	bl	20007b8c <__malloc_lock>
20006c3a:	f1a4 0208 	sub.w	r2, r4, #8
20006c3e:	f649 505c 	movw	r0, #40284	; 0x9d5c
20006c42:	6856      	ldr	r6, [r2, #4]
20006c44:	f2c2 0000 	movt	r0, #8192	; 0x2000
20006c48:	f026 0301 	bic.w	r3, r6, #1
20006c4c:	f8d0 c008 	ldr.w	ip, [r0, #8]
20006c50:	18d1      	adds	r1, r2, r3
20006c52:	458c      	cmp	ip, r1
20006c54:	684f      	ldr	r7, [r1, #4]
20006c56:	f027 0703 	bic.w	r7, r7, #3
20006c5a:	f000 8095 	beq.w	20006d88 <_free_r+0x160>
20006c5e:	f016 0601 	ands.w	r6, r6, #1
20006c62:	604f      	str	r7, [r1, #4]
20006c64:	d05f      	beq.n	20006d26 <_free_r+0xfe>
20006c66:	2600      	movs	r6, #0
20006c68:	19cc      	adds	r4, r1, r7
20006c6a:	6864      	ldr	r4, [r4, #4]
20006c6c:	f014 0f01 	tst.w	r4, #1
20006c70:	d106      	bne.n	20006c80 <_free_r+0x58>
20006c72:	19db      	adds	r3, r3, r7
20006c74:	2e00      	cmp	r6, #0
20006c76:	d07a      	beq.n	20006d6e <_free_r+0x146>
20006c78:	688c      	ldr	r4, [r1, #8]
20006c7a:	68c9      	ldr	r1, [r1, #12]
20006c7c:	608c      	str	r4, [r1, #8]
20006c7e:	60e1      	str	r1, [r4, #12]
20006c80:	f043 0101 	orr.w	r1, r3, #1
20006c84:	50d3      	str	r3, [r2, r3]
20006c86:	6051      	str	r1, [r2, #4]
20006c88:	2e00      	cmp	r6, #0
20006c8a:	d147      	bne.n	20006d1c <_free_r+0xf4>
20006c8c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
20006c90:	d35b      	bcc.n	20006d4a <_free_r+0x122>
20006c92:	0a59      	lsrs	r1, r3, #9
20006c94:	2904      	cmp	r1, #4
20006c96:	bf9e      	ittt	ls
20006c98:	ea4f 1c93 	movls.w	ip, r3, lsr #6
20006c9c:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
20006ca0:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20006ca4:	d928      	bls.n	20006cf8 <_free_r+0xd0>
20006ca6:	2914      	cmp	r1, #20
20006ca8:	bf9c      	itt	ls
20006caa:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
20006cae:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20006cb2:	d921      	bls.n	20006cf8 <_free_r+0xd0>
20006cb4:	2954      	cmp	r1, #84	; 0x54
20006cb6:	bf9e      	ittt	ls
20006cb8:	ea4f 3c13 	movls.w	ip, r3, lsr #12
20006cbc:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
20006cc0:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20006cc4:	d918      	bls.n	20006cf8 <_free_r+0xd0>
20006cc6:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
20006cca:	bf9e      	ittt	ls
20006ccc:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
20006cd0:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
20006cd4:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20006cd8:	d90e      	bls.n	20006cf8 <_free_r+0xd0>
20006cda:	f240 5c54 	movw	ip, #1364	; 0x554
20006cde:	4561      	cmp	r1, ip
20006ce0:	bf95      	itete	ls
20006ce2:	ea4f 4c93 	movls.w	ip, r3, lsr #18
20006ce6:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
20006cea:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
20006cee:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
20006cf2:	bf98      	it	ls
20006cf4:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20006cf8:	1904      	adds	r4, r0, r4
20006cfa:	68a1      	ldr	r1, [r4, #8]
20006cfc:	42a1      	cmp	r1, r4
20006cfe:	d103      	bne.n	20006d08 <_free_r+0xe0>
20006d00:	e064      	b.n	20006dcc <_free_r+0x1a4>
20006d02:	6889      	ldr	r1, [r1, #8]
20006d04:	428c      	cmp	r4, r1
20006d06:	d004      	beq.n	20006d12 <_free_r+0xea>
20006d08:	6848      	ldr	r0, [r1, #4]
20006d0a:	f020 0003 	bic.w	r0, r0, #3
20006d0e:	4283      	cmp	r3, r0
20006d10:	d3f7      	bcc.n	20006d02 <_free_r+0xda>
20006d12:	68cb      	ldr	r3, [r1, #12]
20006d14:	60d3      	str	r3, [r2, #12]
20006d16:	6091      	str	r1, [r2, #8]
20006d18:	60ca      	str	r2, [r1, #12]
20006d1a:	609a      	str	r2, [r3, #8]
20006d1c:	4628      	mov	r0, r5
20006d1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20006d22:	f000 bf35 	b.w	20007b90 <__malloc_unlock>
20006d26:	f854 4c08 	ldr.w	r4, [r4, #-8]
20006d2a:	f100 0c08 	add.w	ip, r0, #8
20006d2e:	1b12      	subs	r2, r2, r4
20006d30:	191b      	adds	r3, r3, r4
20006d32:	6894      	ldr	r4, [r2, #8]
20006d34:	4564      	cmp	r4, ip
20006d36:	d047      	beq.n	20006dc8 <_free_r+0x1a0>
20006d38:	f8d2 c00c 	ldr.w	ip, [r2, #12]
20006d3c:	f8cc 4008 	str.w	r4, [ip, #8]
20006d40:	f8c4 c00c 	str.w	ip, [r4, #12]
20006d44:	e790      	b.n	20006c68 <_free_r+0x40>
20006d46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006d4a:	08db      	lsrs	r3, r3, #3
20006d4c:	f04f 0c01 	mov.w	ip, #1
20006d50:	6846      	ldr	r6, [r0, #4]
20006d52:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
20006d56:	109b      	asrs	r3, r3, #2
20006d58:	fa0c f303 	lsl.w	r3, ip, r3
20006d5c:	60d1      	str	r1, [r2, #12]
20006d5e:	688c      	ldr	r4, [r1, #8]
20006d60:	ea46 0303 	orr.w	r3, r6, r3
20006d64:	6043      	str	r3, [r0, #4]
20006d66:	6094      	str	r4, [r2, #8]
20006d68:	60e2      	str	r2, [r4, #12]
20006d6a:	608a      	str	r2, [r1, #8]
20006d6c:	e7d6      	b.n	20006d1c <_free_r+0xf4>
20006d6e:	688c      	ldr	r4, [r1, #8]
20006d70:	4f1c      	ldr	r7, [pc, #112]	; (20006de4 <_free_r+0x1bc>)
20006d72:	42bc      	cmp	r4, r7
20006d74:	d181      	bne.n	20006c7a <_free_r+0x52>
20006d76:	50d3      	str	r3, [r2, r3]
20006d78:	f043 0301 	orr.w	r3, r3, #1
20006d7c:	60e2      	str	r2, [r4, #12]
20006d7e:	60a2      	str	r2, [r4, #8]
20006d80:	6053      	str	r3, [r2, #4]
20006d82:	6094      	str	r4, [r2, #8]
20006d84:	60d4      	str	r4, [r2, #12]
20006d86:	e7c9      	b.n	20006d1c <_free_r+0xf4>
20006d88:	18fb      	adds	r3, r7, r3
20006d8a:	f016 0f01 	tst.w	r6, #1
20006d8e:	d107      	bne.n	20006da0 <_free_r+0x178>
20006d90:	f854 1c08 	ldr.w	r1, [r4, #-8]
20006d94:	1a52      	subs	r2, r2, r1
20006d96:	185b      	adds	r3, r3, r1
20006d98:	68d4      	ldr	r4, [r2, #12]
20006d9a:	6891      	ldr	r1, [r2, #8]
20006d9c:	60a1      	str	r1, [r4, #8]
20006d9e:	60cc      	str	r4, [r1, #12]
20006da0:	f24a 1168 	movw	r1, #41320	; 0xa168
20006da4:	6082      	str	r2, [r0, #8]
20006da6:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006daa:	f043 0001 	orr.w	r0, r3, #1
20006dae:	6050      	str	r0, [r2, #4]
20006db0:	680a      	ldr	r2, [r1, #0]
20006db2:	4293      	cmp	r3, r2
20006db4:	d3b2      	bcc.n	20006d1c <_free_r+0xf4>
20006db6:	f24a 1394 	movw	r3, #41364	; 0xa194
20006dba:	4628      	mov	r0, r5
20006dbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006dc0:	6819      	ldr	r1, [r3, #0]
20006dc2:	f7ff fedd 	bl	20006b80 <_malloc_trim_r>
20006dc6:	e7a9      	b.n	20006d1c <_free_r+0xf4>
20006dc8:	2601      	movs	r6, #1
20006dca:	e74d      	b.n	20006c68 <_free_r+0x40>
20006dcc:	2601      	movs	r6, #1
20006dce:	6844      	ldr	r4, [r0, #4]
20006dd0:	ea4f 0cac 	mov.w	ip, ip, asr #2
20006dd4:	460b      	mov	r3, r1
20006dd6:	fa06 fc0c 	lsl.w	ip, r6, ip
20006dda:	ea44 040c 	orr.w	r4, r4, ip
20006dde:	6044      	str	r4, [r0, #4]
20006de0:	e798      	b.n	20006d14 <_free_r+0xec>
20006de2:	bf00      	nop
20006de4:	20009d64 	.word	0x20009d64

20006de8 <__sfvwrite_r>:
20006de8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20006dec:	6893      	ldr	r3, [r2, #8]
20006dee:	b085      	sub	sp, #20
20006df0:	4690      	mov	r8, r2
20006df2:	460c      	mov	r4, r1
20006df4:	9003      	str	r0, [sp, #12]
20006df6:	2b00      	cmp	r3, #0
20006df8:	d064      	beq.n	20006ec4 <__sfvwrite_r+0xdc>
20006dfa:	8988      	ldrh	r0, [r1, #12]
20006dfc:	fa1f fa80 	uxth.w	sl, r0
20006e00:	f01a 0f08 	tst.w	sl, #8
20006e04:	f000 80a0 	beq.w	20006f48 <__sfvwrite_r+0x160>
20006e08:	690b      	ldr	r3, [r1, #16]
20006e0a:	2b00      	cmp	r3, #0
20006e0c:	f000 809c 	beq.w	20006f48 <__sfvwrite_r+0x160>
20006e10:	f01a 0b02 	ands.w	fp, sl, #2
20006e14:	f8d8 5000 	ldr.w	r5, [r8]
20006e18:	bf1c      	itt	ne
20006e1a:	f04f 0a00 	movne.w	sl, #0
20006e1e:	4657      	movne	r7, sl
20006e20:	d136      	bne.n	20006e90 <__sfvwrite_r+0xa8>
20006e22:	f01a 0a01 	ands.w	sl, sl, #1
20006e26:	bf1d      	ittte	ne
20006e28:	46dc      	movne	ip, fp
20006e2a:	46d9      	movne	r9, fp
20006e2c:	465f      	movne	r7, fp
20006e2e:	4656      	moveq	r6, sl
20006e30:	d152      	bne.n	20006ed8 <__sfvwrite_r+0xf0>
20006e32:	b326      	cbz	r6, 20006e7e <__sfvwrite_r+0x96>
20006e34:	b280      	uxth	r0, r0
20006e36:	68a7      	ldr	r7, [r4, #8]
20006e38:	f410 7f00 	tst.w	r0, #512	; 0x200
20006e3c:	f000 808f 	beq.w	20006f5e <__sfvwrite_r+0x176>
20006e40:	42be      	cmp	r6, r7
20006e42:	46bb      	mov	fp, r7
20006e44:	f080 80a7 	bcs.w	20006f96 <__sfvwrite_r+0x1ae>
20006e48:	6820      	ldr	r0, [r4, #0]
20006e4a:	4637      	mov	r7, r6
20006e4c:	46b3      	mov	fp, r6
20006e4e:	465a      	mov	r2, fp
20006e50:	4651      	mov	r1, sl
20006e52:	f000 fe3f 	bl	20007ad4 <memmove>
20006e56:	68a2      	ldr	r2, [r4, #8]
20006e58:	6823      	ldr	r3, [r4, #0]
20006e5a:	46b1      	mov	r9, r6
20006e5c:	1bd7      	subs	r7, r2, r7
20006e5e:	60a7      	str	r7, [r4, #8]
20006e60:	4637      	mov	r7, r6
20006e62:	445b      	add	r3, fp
20006e64:	6023      	str	r3, [r4, #0]
20006e66:	f8d8 3008 	ldr.w	r3, [r8, #8]
20006e6a:	ebc9 0606 	rsb	r6, r9, r6
20006e6e:	44ca      	add	sl, r9
20006e70:	1bdf      	subs	r7, r3, r7
20006e72:	f8c8 7008 	str.w	r7, [r8, #8]
20006e76:	b32f      	cbz	r7, 20006ec4 <__sfvwrite_r+0xdc>
20006e78:	89a0      	ldrh	r0, [r4, #12]
20006e7a:	2e00      	cmp	r6, #0
20006e7c:	d1da      	bne.n	20006e34 <__sfvwrite_r+0x4c>
20006e7e:	f8d5 a000 	ldr.w	sl, [r5]
20006e82:	686e      	ldr	r6, [r5, #4]
20006e84:	3508      	adds	r5, #8
20006e86:	e7d4      	b.n	20006e32 <__sfvwrite_r+0x4a>
20006e88:	f8d5 a000 	ldr.w	sl, [r5]
20006e8c:	686f      	ldr	r7, [r5, #4]
20006e8e:	3508      	adds	r5, #8
20006e90:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
20006e94:	bf34      	ite	cc
20006e96:	463b      	movcc	r3, r7
20006e98:	f44f 6380 	movcs.w	r3, #1024	; 0x400
20006e9c:	4652      	mov	r2, sl
20006e9e:	9803      	ldr	r0, [sp, #12]
20006ea0:	2f00      	cmp	r7, #0
20006ea2:	d0f1      	beq.n	20006e88 <__sfvwrite_r+0xa0>
20006ea4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20006ea6:	6a21      	ldr	r1, [r4, #32]
20006ea8:	47b0      	blx	r6
20006eaa:	2800      	cmp	r0, #0
20006eac:	4482      	add	sl, r0
20006eae:	ebc0 0707 	rsb	r7, r0, r7
20006eb2:	f340 80ec 	ble.w	2000708e <__sfvwrite_r+0x2a6>
20006eb6:	f8d8 3008 	ldr.w	r3, [r8, #8]
20006eba:	1a18      	subs	r0, r3, r0
20006ebc:	f8c8 0008 	str.w	r0, [r8, #8]
20006ec0:	2800      	cmp	r0, #0
20006ec2:	d1e5      	bne.n	20006e90 <__sfvwrite_r+0xa8>
20006ec4:	2000      	movs	r0, #0
20006ec6:	b005      	add	sp, #20
20006ec8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20006ecc:	f8d5 9000 	ldr.w	r9, [r5]
20006ed0:	f04f 0c00 	mov.w	ip, #0
20006ed4:	686f      	ldr	r7, [r5, #4]
20006ed6:	3508      	adds	r5, #8
20006ed8:	2f00      	cmp	r7, #0
20006eda:	d0f7      	beq.n	20006ecc <__sfvwrite_r+0xe4>
20006edc:	f1bc 0f00 	cmp.w	ip, #0
20006ee0:	f000 80b5 	beq.w	2000704e <__sfvwrite_r+0x266>
20006ee4:	6963      	ldr	r3, [r4, #20]
20006ee6:	45bb      	cmp	fp, r7
20006ee8:	bf34      	ite	cc
20006eea:	46da      	movcc	sl, fp
20006eec:	46ba      	movcs	sl, r7
20006eee:	68a6      	ldr	r6, [r4, #8]
20006ef0:	6820      	ldr	r0, [r4, #0]
20006ef2:	6922      	ldr	r2, [r4, #16]
20006ef4:	199e      	adds	r6, r3, r6
20006ef6:	4290      	cmp	r0, r2
20006ef8:	bf94      	ite	ls
20006efa:	2200      	movls	r2, #0
20006efc:	2201      	movhi	r2, #1
20006efe:	45b2      	cmp	sl, r6
20006f00:	bfd4      	ite	le
20006f02:	2200      	movle	r2, #0
20006f04:	f002 0201 	andgt.w	r2, r2, #1
20006f08:	2a00      	cmp	r2, #0
20006f0a:	f040 80ae 	bne.w	2000706a <__sfvwrite_r+0x282>
20006f0e:	459a      	cmp	sl, r3
20006f10:	f2c0 8082 	blt.w	20007018 <__sfvwrite_r+0x230>
20006f14:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20006f16:	464a      	mov	r2, r9
20006f18:	f8cd c004 	str.w	ip, [sp, #4]
20006f1c:	9803      	ldr	r0, [sp, #12]
20006f1e:	6a21      	ldr	r1, [r4, #32]
20006f20:	47b0      	blx	r6
20006f22:	f8dd c004 	ldr.w	ip, [sp, #4]
20006f26:	1e06      	subs	r6, r0, #0
20006f28:	f340 80b1 	ble.w	2000708e <__sfvwrite_r+0x2a6>
20006f2c:	ebbb 0b06 	subs.w	fp, fp, r6
20006f30:	f000 8086 	beq.w	20007040 <__sfvwrite_r+0x258>
20006f34:	f8d8 3008 	ldr.w	r3, [r8, #8]
20006f38:	44b1      	add	r9, r6
20006f3a:	1bbf      	subs	r7, r7, r6
20006f3c:	1b9e      	subs	r6, r3, r6
20006f3e:	f8c8 6008 	str.w	r6, [r8, #8]
20006f42:	2e00      	cmp	r6, #0
20006f44:	d1c8      	bne.n	20006ed8 <__sfvwrite_r+0xf0>
20006f46:	e7bd      	b.n	20006ec4 <__sfvwrite_r+0xdc>
20006f48:	9803      	ldr	r0, [sp, #12]
20006f4a:	4621      	mov	r1, r4
20006f4c:	f7fe fc18 	bl	20005780 <__swsetup_r>
20006f50:	2800      	cmp	r0, #0
20006f52:	f040 80d4 	bne.w	200070fe <__sfvwrite_r+0x316>
20006f56:	89a0      	ldrh	r0, [r4, #12]
20006f58:	fa1f fa80 	uxth.w	sl, r0
20006f5c:	e758      	b.n	20006e10 <__sfvwrite_r+0x28>
20006f5e:	6820      	ldr	r0, [r4, #0]
20006f60:	46b9      	mov	r9, r7
20006f62:	6923      	ldr	r3, [r4, #16]
20006f64:	4298      	cmp	r0, r3
20006f66:	bf94      	ite	ls
20006f68:	2300      	movls	r3, #0
20006f6a:	2301      	movhi	r3, #1
20006f6c:	42b7      	cmp	r7, r6
20006f6e:	bf2c      	ite	cs
20006f70:	2300      	movcs	r3, #0
20006f72:	f003 0301 	andcc.w	r3, r3, #1
20006f76:	2b00      	cmp	r3, #0
20006f78:	f040 809d 	bne.w	200070b6 <__sfvwrite_r+0x2ce>
20006f7c:	6963      	ldr	r3, [r4, #20]
20006f7e:	429e      	cmp	r6, r3
20006f80:	f0c0 808c 	bcc.w	2000709c <__sfvwrite_r+0x2b4>
20006f84:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20006f86:	4652      	mov	r2, sl
20006f88:	9803      	ldr	r0, [sp, #12]
20006f8a:	6a21      	ldr	r1, [r4, #32]
20006f8c:	47b8      	blx	r7
20006f8e:	1e07      	subs	r7, r0, #0
20006f90:	dd7d      	ble.n	2000708e <__sfvwrite_r+0x2a6>
20006f92:	46b9      	mov	r9, r7
20006f94:	e767      	b.n	20006e66 <__sfvwrite_r+0x7e>
20006f96:	f410 6f90 	tst.w	r0, #1152	; 0x480
20006f9a:	bf08      	it	eq
20006f9c:	6820      	ldreq	r0, [r4, #0]
20006f9e:	f43f af56 	beq.w	20006e4e <__sfvwrite_r+0x66>
20006fa2:	6962      	ldr	r2, [r4, #20]
20006fa4:	6921      	ldr	r1, [r4, #16]
20006fa6:	6823      	ldr	r3, [r4, #0]
20006fa8:	eb02 0942 	add.w	r9, r2, r2, lsl #1
20006fac:	1a5b      	subs	r3, r3, r1
20006fae:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
20006fb2:	f103 0c01 	add.w	ip, r3, #1
20006fb6:	44b4      	add	ip, r6
20006fb8:	ea4f 0969 	mov.w	r9, r9, asr #1
20006fbc:	45e1      	cmp	r9, ip
20006fbe:	464a      	mov	r2, r9
20006fc0:	bf3c      	itt	cc
20006fc2:	46e1      	movcc	r9, ip
20006fc4:	464a      	movcc	r2, r9
20006fc6:	f410 6f80 	tst.w	r0, #1024	; 0x400
20006fca:	f000 8083 	beq.w	200070d4 <__sfvwrite_r+0x2ec>
20006fce:	4611      	mov	r1, r2
20006fd0:	9803      	ldr	r0, [sp, #12]
20006fd2:	9302      	str	r3, [sp, #8]
20006fd4:	f000 f9aa 	bl	2000732c <_malloc_r>
20006fd8:	9b02      	ldr	r3, [sp, #8]
20006fda:	2800      	cmp	r0, #0
20006fdc:	f000 8099 	beq.w	20007112 <__sfvwrite_r+0x32a>
20006fe0:	461a      	mov	r2, r3
20006fe2:	6921      	ldr	r1, [r4, #16]
20006fe4:	9302      	str	r3, [sp, #8]
20006fe6:	9001      	str	r0, [sp, #4]
20006fe8:	f000 fcac 	bl	20007944 <memcpy>
20006fec:	89a2      	ldrh	r2, [r4, #12]
20006fee:	9b02      	ldr	r3, [sp, #8]
20006ff0:	f8dd c004 	ldr.w	ip, [sp, #4]
20006ff4:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
20006ff8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20006ffc:	81a2      	strh	r2, [r4, #12]
20006ffe:	ebc3 0209 	rsb	r2, r3, r9
20007002:	eb0c 0003 	add.w	r0, ip, r3
20007006:	4637      	mov	r7, r6
20007008:	46b3      	mov	fp, r6
2000700a:	60a2      	str	r2, [r4, #8]
2000700c:	f8c4 c010 	str.w	ip, [r4, #16]
20007010:	6020      	str	r0, [r4, #0]
20007012:	f8c4 9014 	str.w	r9, [r4, #20]
20007016:	e71a      	b.n	20006e4e <__sfvwrite_r+0x66>
20007018:	4652      	mov	r2, sl
2000701a:	4649      	mov	r1, r9
2000701c:	4656      	mov	r6, sl
2000701e:	f8cd c004 	str.w	ip, [sp, #4]
20007022:	f000 fd57 	bl	20007ad4 <memmove>
20007026:	68a2      	ldr	r2, [r4, #8]
20007028:	6823      	ldr	r3, [r4, #0]
2000702a:	ebbb 0b06 	subs.w	fp, fp, r6
2000702e:	ebca 0202 	rsb	r2, sl, r2
20007032:	f8dd c004 	ldr.w	ip, [sp, #4]
20007036:	4453      	add	r3, sl
20007038:	60a2      	str	r2, [r4, #8]
2000703a:	6023      	str	r3, [r4, #0]
2000703c:	f47f af7a 	bne.w	20006f34 <__sfvwrite_r+0x14c>
20007040:	9803      	ldr	r0, [sp, #12]
20007042:	4621      	mov	r1, r4
20007044:	f7ff fbfc 	bl	20006840 <_fflush_r>
20007048:	bb08      	cbnz	r0, 2000708e <__sfvwrite_r+0x2a6>
2000704a:	46dc      	mov	ip, fp
2000704c:	e772      	b.n	20006f34 <__sfvwrite_r+0x14c>
2000704e:	4648      	mov	r0, r9
20007050:	210a      	movs	r1, #10
20007052:	463a      	mov	r2, r7
20007054:	f000 fc3c 	bl	200078d0 <memchr>
20007058:	2800      	cmp	r0, #0
2000705a:	d04b      	beq.n	200070f4 <__sfvwrite_r+0x30c>
2000705c:	f100 0b01 	add.w	fp, r0, #1
20007060:	f04f 0c01 	mov.w	ip, #1
20007064:	ebc9 0b0b 	rsb	fp, r9, fp
20007068:	e73c      	b.n	20006ee4 <__sfvwrite_r+0xfc>
2000706a:	4649      	mov	r1, r9
2000706c:	4632      	mov	r2, r6
2000706e:	f8cd c004 	str.w	ip, [sp, #4]
20007072:	f000 fd2f 	bl	20007ad4 <memmove>
20007076:	6823      	ldr	r3, [r4, #0]
20007078:	4621      	mov	r1, r4
2000707a:	9803      	ldr	r0, [sp, #12]
2000707c:	199b      	adds	r3, r3, r6
2000707e:	6023      	str	r3, [r4, #0]
20007080:	f7ff fbde 	bl	20006840 <_fflush_r>
20007084:	f8dd c004 	ldr.w	ip, [sp, #4]
20007088:	2800      	cmp	r0, #0
2000708a:	f43f af4f 	beq.w	20006f2c <__sfvwrite_r+0x144>
2000708e:	89a3      	ldrh	r3, [r4, #12]
20007090:	f04f 30ff 	mov.w	r0, #4294967295
20007094:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20007098:	81a3      	strh	r3, [r4, #12]
2000709a:	e714      	b.n	20006ec6 <__sfvwrite_r+0xde>
2000709c:	4632      	mov	r2, r6
2000709e:	4651      	mov	r1, sl
200070a0:	f000 fd18 	bl	20007ad4 <memmove>
200070a4:	68a2      	ldr	r2, [r4, #8]
200070a6:	6823      	ldr	r3, [r4, #0]
200070a8:	4637      	mov	r7, r6
200070aa:	1b92      	subs	r2, r2, r6
200070ac:	46b1      	mov	r9, r6
200070ae:	199b      	adds	r3, r3, r6
200070b0:	60a2      	str	r2, [r4, #8]
200070b2:	6023      	str	r3, [r4, #0]
200070b4:	e6d7      	b.n	20006e66 <__sfvwrite_r+0x7e>
200070b6:	4651      	mov	r1, sl
200070b8:	463a      	mov	r2, r7
200070ba:	f000 fd0b 	bl	20007ad4 <memmove>
200070be:	6823      	ldr	r3, [r4, #0]
200070c0:	9803      	ldr	r0, [sp, #12]
200070c2:	4621      	mov	r1, r4
200070c4:	19db      	adds	r3, r3, r7
200070c6:	6023      	str	r3, [r4, #0]
200070c8:	f7ff fbba 	bl	20006840 <_fflush_r>
200070cc:	2800      	cmp	r0, #0
200070ce:	f43f aeca 	beq.w	20006e66 <__sfvwrite_r+0x7e>
200070d2:	e7dc      	b.n	2000708e <__sfvwrite_r+0x2a6>
200070d4:	9803      	ldr	r0, [sp, #12]
200070d6:	9302      	str	r3, [sp, #8]
200070d8:	f001 fa08 	bl	200084ec <_realloc_r>
200070dc:	9b02      	ldr	r3, [sp, #8]
200070de:	4684      	mov	ip, r0
200070e0:	2800      	cmp	r0, #0
200070e2:	d18c      	bne.n	20006ffe <__sfvwrite_r+0x216>
200070e4:	6921      	ldr	r1, [r4, #16]
200070e6:	9803      	ldr	r0, [sp, #12]
200070e8:	f7ff fd9e 	bl	20006c28 <_free_r>
200070ec:	9903      	ldr	r1, [sp, #12]
200070ee:	230c      	movs	r3, #12
200070f0:	600b      	str	r3, [r1, #0]
200070f2:	e7cc      	b.n	2000708e <__sfvwrite_r+0x2a6>
200070f4:	f107 0b01 	add.w	fp, r7, #1
200070f8:	f04f 0c01 	mov.w	ip, #1
200070fc:	e6f2      	b.n	20006ee4 <__sfvwrite_r+0xfc>
200070fe:	9903      	ldr	r1, [sp, #12]
20007100:	2209      	movs	r2, #9
20007102:	89a3      	ldrh	r3, [r4, #12]
20007104:	f04f 30ff 	mov.w	r0, #4294967295
20007108:	f043 0340 	orr.w	r3, r3, #64	; 0x40
2000710c:	600a      	str	r2, [r1, #0]
2000710e:	81a3      	strh	r3, [r4, #12]
20007110:	e6d9      	b.n	20006ec6 <__sfvwrite_r+0xde>
20007112:	9a03      	ldr	r2, [sp, #12]
20007114:	230c      	movs	r3, #12
20007116:	6013      	str	r3, [r2, #0]
20007118:	e7b9      	b.n	2000708e <__sfvwrite_r+0x2a6>
2000711a:	bf00      	nop

2000711c <_fwalk_reent>:
2000711c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20007120:	4607      	mov	r7, r0
20007122:	468a      	mov	sl, r1
20007124:	f7ff fc48 	bl	200069b8 <__sfp_lock_acquire>
20007128:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
2000712c:	bf08      	it	eq
2000712e:	46b0      	moveq	r8, r6
20007130:	d018      	beq.n	20007164 <_fwalk_reent+0x48>
20007132:	f04f 0800 	mov.w	r8, #0
20007136:	6875      	ldr	r5, [r6, #4]
20007138:	68b4      	ldr	r4, [r6, #8]
2000713a:	3d01      	subs	r5, #1
2000713c:	d40f      	bmi.n	2000715e <_fwalk_reent+0x42>
2000713e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20007142:	b14b      	cbz	r3, 20007158 <_fwalk_reent+0x3c>
20007144:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20007148:	4621      	mov	r1, r4
2000714a:	4638      	mov	r0, r7
2000714c:	f1b3 3fff 	cmp.w	r3, #4294967295
20007150:	d002      	beq.n	20007158 <_fwalk_reent+0x3c>
20007152:	47d0      	blx	sl
20007154:	ea48 0800 	orr.w	r8, r8, r0
20007158:	3468      	adds	r4, #104	; 0x68
2000715a:	3d01      	subs	r5, #1
2000715c:	d5ef      	bpl.n	2000713e <_fwalk_reent+0x22>
2000715e:	6836      	ldr	r6, [r6, #0]
20007160:	2e00      	cmp	r6, #0
20007162:	d1e8      	bne.n	20007136 <_fwalk_reent+0x1a>
20007164:	f7ff fc2a 	bl	200069bc <__sfp_lock_release>
20007168:	4640      	mov	r0, r8
2000716a:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
2000716e:	bf00      	nop

20007170 <_fwalk>:
20007170:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20007174:	4606      	mov	r6, r0
20007176:	4688      	mov	r8, r1
20007178:	f7ff fc1e 	bl	200069b8 <__sfp_lock_acquire>
2000717c:	36d8      	adds	r6, #216	; 0xd8
2000717e:	bf08      	it	eq
20007180:	4637      	moveq	r7, r6
20007182:	d015      	beq.n	200071b0 <_fwalk+0x40>
20007184:	2700      	movs	r7, #0
20007186:	6875      	ldr	r5, [r6, #4]
20007188:	68b4      	ldr	r4, [r6, #8]
2000718a:	3d01      	subs	r5, #1
2000718c:	d40d      	bmi.n	200071aa <_fwalk+0x3a>
2000718e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20007192:	b13b      	cbz	r3, 200071a4 <_fwalk+0x34>
20007194:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20007198:	4620      	mov	r0, r4
2000719a:	f1b3 3fff 	cmp.w	r3, #4294967295
2000719e:	d001      	beq.n	200071a4 <_fwalk+0x34>
200071a0:	47c0      	blx	r8
200071a2:	4307      	orrs	r7, r0
200071a4:	3468      	adds	r4, #104	; 0x68
200071a6:	3d01      	subs	r5, #1
200071a8:	d5f1      	bpl.n	2000718e <_fwalk+0x1e>
200071aa:	6836      	ldr	r6, [r6, #0]
200071ac:	2e00      	cmp	r6, #0
200071ae:	d1ea      	bne.n	20007186 <_fwalk+0x16>
200071b0:	f7ff fc04 	bl	200069bc <__sfp_lock_release>
200071b4:	4638      	mov	r0, r7
200071b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200071ba:	bf00      	nop

200071bc <__locale_charset>:
200071bc:	f649 23a0 	movw	r3, #39584	; 0x9aa0
200071c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200071c4:	6818      	ldr	r0, [r3, #0]
200071c6:	4770      	bx	lr

200071c8 <_localeconv_r>:
200071c8:	4800      	ldr	r0, [pc, #0]	; (200071cc <_localeconv_r+0x4>)
200071ca:	4770      	bx	lr
200071cc:	20009aa4 	.word	0x20009aa4

200071d0 <localeconv>:
200071d0:	4800      	ldr	r0, [pc, #0]	; (200071d4 <localeconv+0x4>)
200071d2:	4770      	bx	lr
200071d4:	20009aa4 	.word	0x20009aa4

200071d8 <_setlocale_r>:
200071d8:	b570      	push	{r4, r5, r6, lr}
200071da:	4605      	mov	r5, r0
200071dc:	460e      	mov	r6, r1
200071de:	4614      	mov	r4, r2
200071e0:	b172      	cbz	r2, 20007200 <_setlocale_r+0x28>
200071e2:	f649 11c8 	movw	r1, #39368	; 0x99c8
200071e6:	4610      	mov	r0, r2
200071e8:	f2c2 0100 	movt	r1, #8192	; 0x2000
200071ec:	f001 fbd4 	bl	20008998 <strcmp>
200071f0:	b958      	cbnz	r0, 2000720a <_setlocale_r+0x32>
200071f2:	f649 10c8 	movw	r0, #39368	; 0x99c8
200071f6:	622c      	str	r4, [r5, #32]
200071f8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200071fc:	61ee      	str	r6, [r5, #28]
200071fe:	bd70      	pop	{r4, r5, r6, pc}
20007200:	f649 10c8 	movw	r0, #39368	; 0x99c8
20007204:	f2c2 0000 	movt	r0, #8192	; 0x2000
20007208:	bd70      	pop	{r4, r5, r6, pc}
2000720a:	f649 11fc 	movw	r1, #39420	; 0x99fc
2000720e:	4620      	mov	r0, r4
20007210:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007214:	f001 fbc0 	bl	20008998 <strcmp>
20007218:	2800      	cmp	r0, #0
2000721a:	d0ea      	beq.n	200071f2 <_setlocale_r+0x1a>
2000721c:	2000      	movs	r0, #0
2000721e:	bd70      	pop	{r4, r5, r6, pc}

20007220 <setlocale>:
20007220:	f649 4368 	movw	r3, #40040	; 0x9c68
20007224:	460a      	mov	r2, r1
20007226:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000722a:	4601      	mov	r1, r0
2000722c:	6818      	ldr	r0, [r3, #0]
2000722e:	e7d3      	b.n	200071d8 <_setlocale_r>

20007230 <__smakebuf_r>:
20007230:	898b      	ldrh	r3, [r1, #12]
20007232:	b5f0      	push	{r4, r5, r6, r7, lr}
20007234:	460c      	mov	r4, r1
20007236:	b29a      	uxth	r2, r3
20007238:	b091      	sub	sp, #68	; 0x44
2000723a:	f012 0f02 	tst.w	r2, #2
2000723e:	4605      	mov	r5, r0
20007240:	d141      	bne.n	200072c6 <__smakebuf_r+0x96>
20007242:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20007246:	2900      	cmp	r1, #0
20007248:	db18      	blt.n	2000727c <__smakebuf_r+0x4c>
2000724a:	aa01      	add	r2, sp, #4
2000724c:	f001 fd6a 	bl	20008d24 <_fstat_r>
20007250:	2800      	cmp	r0, #0
20007252:	db11      	blt.n	20007278 <__smakebuf_r+0x48>
20007254:	9b02      	ldr	r3, [sp, #8]
20007256:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
2000725a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
2000725e:	bf14      	ite	ne
20007260:	2700      	movne	r7, #0
20007262:	2701      	moveq	r7, #1
20007264:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
20007268:	d040      	beq.n	200072ec <__smakebuf_r+0xbc>
2000726a:	89a3      	ldrh	r3, [r4, #12]
2000726c:	f44f 6680 	mov.w	r6, #1024	; 0x400
20007270:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20007274:	81a3      	strh	r3, [r4, #12]
20007276:	e00b      	b.n	20007290 <__smakebuf_r+0x60>
20007278:	89a3      	ldrh	r3, [r4, #12]
2000727a:	b29a      	uxth	r2, r3
2000727c:	f012 0f80 	tst.w	r2, #128	; 0x80
20007280:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20007284:	bf0c      	ite	eq
20007286:	f44f 6680 	moveq.w	r6, #1024	; 0x400
2000728a:	2640      	movne	r6, #64	; 0x40
2000728c:	2700      	movs	r7, #0
2000728e:	81a3      	strh	r3, [r4, #12]
20007290:	4628      	mov	r0, r5
20007292:	4631      	mov	r1, r6
20007294:	f000 f84a 	bl	2000732c <_malloc_r>
20007298:	b170      	cbz	r0, 200072b8 <__smakebuf_r+0x88>
2000729a:	89a1      	ldrh	r1, [r4, #12]
2000729c:	f646 2201 	movw	r2, #27137	; 0x6a01
200072a0:	f2c2 0200 	movt	r2, #8192	; 0x2000
200072a4:	6120      	str	r0, [r4, #16]
200072a6:	f041 0180 	orr.w	r1, r1, #128	; 0x80
200072aa:	6166      	str	r6, [r4, #20]
200072ac:	62aa      	str	r2, [r5, #40]	; 0x28
200072ae:	81a1      	strh	r1, [r4, #12]
200072b0:	6020      	str	r0, [r4, #0]
200072b2:	b97f      	cbnz	r7, 200072d4 <__smakebuf_r+0xa4>
200072b4:	b011      	add	sp, #68	; 0x44
200072b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
200072b8:	89a3      	ldrh	r3, [r4, #12]
200072ba:	f413 7f00 	tst.w	r3, #512	; 0x200
200072be:	d1f9      	bne.n	200072b4 <__smakebuf_r+0x84>
200072c0:	f043 0302 	orr.w	r3, r3, #2
200072c4:	81a3      	strh	r3, [r4, #12]
200072c6:	f104 0347 	add.w	r3, r4, #71	; 0x47
200072ca:	6123      	str	r3, [r4, #16]
200072cc:	6023      	str	r3, [r4, #0]
200072ce:	2301      	movs	r3, #1
200072d0:	6163      	str	r3, [r4, #20]
200072d2:	e7ef      	b.n	200072b4 <__smakebuf_r+0x84>
200072d4:	4628      	mov	r0, r5
200072d6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
200072da:	f001 fd39 	bl	20008d50 <_isatty_r>
200072de:	2800      	cmp	r0, #0
200072e0:	d0e8      	beq.n	200072b4 <__smakebuf_r+0x84>
200072e2:	89a3      	ldrh	r3, [r4, #12]
200072e4:	f043 0301 	orr.w	r3, r3, #1
200072e8:	81a3      	strh	r3, [r4, #12]
200072ea:	e7e3      	b.n	200072b4 <__smakebuf_r+0x84>
200072ec:	f648 1311 	movw	r3, #35089	; 0x8911
200072f0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
200072f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200072f6:	429a      	cmp	r2, r3
200072f8:	d1b7      	bne.n	2000726a <__smakebuf_r+0x3a>
200072fa:	89a2      	ldrh	r2, [r4, #12]
200072fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
20007300:	461e      	mov	r6, r3
20007302:	6523      	str	r3, [r4, #80]	; 0x50
20007304:	ea42 0303 	orr.w	r3, r2, r3
20007308:	81a3      	strh	r3, [r4, #12]
2000730a:	e7c1      	b.n	20007290 <__smakebuf_r+0x60>

2000730c <free>:
2000730c:	f649 4368 	movw	r3, #40040	; 0x9c68
20007310:	4601      	mov	r1, r0
20007312:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007316:	6818      	ldr	r0, [r3, #0]
20007318:	f7ff bc86 	b.w	20006c28 <_free_r>

2000731c <malloc>:
2000731c:	f649 4368 	movw	r3, #40040	; 0x9c68
20007320:	4601      	mov	r1, r0
20007322:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007326:	6818      	ldr	r0, [r3, #0]
20007328:	f000 b800 	b.w	2000732c <_malloc_r>

2000732c <_malloc_r>:
2000732c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20007330:	f101 040b 	add.w	r4, r1, #11
20007334:	2c16      	cmp	r4, #22
20007336:	b083      	sub	sp, #12
20007338:	4606      	mov	r6, r0
2000733a:	d82f      	bhi.n	2000739c <_malloc_r+0x70>
2000733c:	2300      	movs	r3, #0
2000733e:	2410      	movs	r4, #16
20007340:	428c      	cmp	r4, r1
20007342:	bf2c      	ite	cs
20007344:	4619      	movcs	r1, r3
20007346:	f043 0101 	orrcc.w	r1, r3, #1
2000734a:	2900      	cmp	r1, #0
2000734c:	d130      	bne.n	200073b0 <_malloc_r+0x84>
2000734e:	4630      	mov	r0, r6
20007350:	f000 fc1c 	bl	20007b8c <__malloc_lock>
20007354:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
20007358:	d22e      	bcs.n	200073b8 <_malloc_r+0x8c>
2000735a:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
2000735e:	f649 555c 	movw	r5, #40284	; 0x9d5c
20007362:	f2c2 0500 	movt	r5, #8192	; 0x2000
20007366:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
2000736a:	68d3      	ldr	r3, [r2, #12]
2000736c:	4293      	cmp	r3, r2
2000736e:	f000 8206 	beq.w	2000777e <_malloc_r+0x452>
20007372:	685a      	ldr	r2, [r3, #4]
20007374:	f103 0508 	add.w	r5, r3, #8
20007378:	68d9      	ldr	r1, [r3, #12]
2000737a:	4630      	mov	r0, r6
2000737c:	f022 0c03 	bic.w	ip, r2, #3
20007380:	689a      	ldr	r2, [r3, #8]
20007382:	4463      	add	r3, ip
20007384:	685c      	ldr	r4, [r3, #4]
20007386:	608a      	str	r2, [r1, #8]
20007388:	f044 0401 	orr.w	r4, r4, #1
2000738c:	60d1      	str	r1, [r2, #12]
2000738e:	605c      	str	r4, [r3, #4]
20007390:	f000 fbfe 	bl	20007b90 <__malloc_unlock>
20007394:	4628      	mov	r0, r5
20007396:	b003      	add	sp, #12
20007398:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000739c:	f024 0407 	bic.w	r4, r4, #7
200073a0:	0fe3      	lsrs	r3, r4, #31
200073a2:	428c      	cmp	r4, r1
200073a4:	bf2c      	ite	cs
200073a6:	4619      	movcs	r1, r3
200073a8:	f043 0101 	orrcc.w	r1, r3, #1
200073ac:	2900      	cmp	r1, #0
200073ae:	d0ce      	beq.n	2000734e <_malloc_r+0x22>
200073b0:	230c      	movs	r3, #12
200073b2:	2500      	movs	r5, #0
200073b4:	6033      	str	r3, [r6, #0]
200073b6:	e7ed      	b.n	20007394 <_malloc_r+0x68>
200073b8:	ea5f 2e54 	movs.w	lr, r4, lsr #9
200073bc:	bf04      	itt	eq
200073be:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
200073c2:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
200073c6:	f040 8090 	bne.w	200074ea <_malloc_r+0x1be>
200073ca:	f649 555c 	movw	r5, #40284	; 0x9d5c
200073ce:	f2c2 0500 	movt	r5, #8192	; 0x2000
200073d2:	1828      	adds	r0, r5, r0
200073d4:	68c3      	ldr	r3, [r0, #12]
200073d6:	4298      	cmp	r0, r3
200073d8:	d106      	bne.n	200073e8 <_malloc_r+0xbc>
200073da:	e00d      	b.n	200073f8 <_malloc_r+0xcc>
200073dc:	2a00      	cmp	r2, #0
200073de:	f280 816f 	bge.w	200076c0 <_malloc_r+0x394>
200073e2:	68db      	ldr	r3, [r3, #12]
200073e4:	4298      	cmp	r0, r3
200073e6:	d007      	beq.n	200073f8 <_malloc_r+0xcc>
200073e8:	6859      	ldr	r1, [r3, #4]
200073ea:	f021 0103 	bic.w	r1, r1, #3
200073ee:	1b0a      	subs	r2, r1, r4
200073f0:	2a0f      	cmp	r2, #15
200073f2:	ddf3      	ble.n	200073dc <_malloc_r+0xb0>
200073f4:	f10e 3eff 	add.w	lr, lr, #4294967295
200073f8:	f10e 0e01 	add.w	lr, lr, #1
200073fc:	f649 575c 	movw	r7, #40284	; 0x9d5c
20007400:	f2c2 0700 	movt	r7, #8192	; 0x2000
20007404:	f107 0108 	add.w	r1, r7, #8
20007408:	688b      	ldr	r3, [r1, #8]
2000740a:	4299      	cmp	r1, r3
2000740c:	bf08      	it	eq
2000740e:	687a      	ldreq	r2, [r7, #4]
20007410:	d026      	beq.n	20007460 <_malloc_r+0x134>
20007412:	685a      	ldr	r2, [r3, #4]
20007414:	f022 0c03 	bic.w	ip, r2, #3
20007418:	ebc4 020c 	rsb	r2, r4, ip
2000741c:	2a0f      	cmp	r2, #15
2000741e:	f300 8194 	bgt.w	2000774a <_malloc_r+0x41e>
20007422:	2a00      	cmp	r2, #0
20007424:	60c9      	str	r1, [r1, #12]
20007426:	6089      	str	r1, [r1, #8]
20007428:	f280 8099 	bge.w	2000755e <_malloc_r+0x232>
2000742c:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
20007430:	f080 8165 	bcs.w	200076fe <_malloc_r+0x3d2>
20007434:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
20007438:	f04f 0a01 	mov.w	sl, #1
2000743c:	687a      	ldr	r2, [r7, #4]
2000743e:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
20007442:	ea4f 0cac 	mov.w	ip, ip, asr #2
20007446:	fa0a fc0c 	lsl.w	ip, sl, ip
2000744a:	60d8      	str	r0, [r3, #12]
2000744c:	f8d0 8008 	ldr.w	r8, [r0, #8]
20007450:	ea4c 0202 	orr.w	r2, ip, r2
20007454:	607a      	str	r2, [r7, #4]
20007456:	f8c3 8008 	str.w	r8, [r3, #8]
2000745a:	f8c8 300c 	str.w	r3, [r8, #12]
2000745e:	6083      	str	r3, [r0, #8]
20007460:	f04f 0c01 	mov.w	ip, #1
20007464:	ea4f 03ae 	mov.w	r3, lr, asr #2
20007468:	fa0c fc03 	lsl.w	ip, ip, r3
2000746c:	4594      	cmp	ip, r2
2000746e:	f200 8082 	bhi.w	20007576 <_malloc_r+0x24a>
20007472:	ea12 0f0c 	tst.w	r2, ip
20007476:	d108      	bne.n	2000748a <_malloc_r+0x15e>
20007478:	f02e 0e03 	bic.w	lr, lr, #3
2000747c:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20007480:	f10e 0e04 	add.w	lr, lr, #4
20007484:	ea12 0f0c 	tst.w	r2, ip
20007488:	d0f8      	beq.n	2000747c <_malloc_r+0x150>
2000748a:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
2000748e:	46f2      	mov	sl, lr
20007490:	46c8      	mov	r8, r9
20007492:	f8d8 300c 	ldr.w	r3, [r8, #12]
20007496:	4598      	cmp	r8, r3
20007498:	d107      	bne.n	200074aa <_malloc_r+0x17e>
2000749a:	e168      	b.n	2000776e <_malloc_r+0x442>
2000749c:	2a00      	cmp	r2, #0
2000749e:	f280 8178 	bge.w	20007792 <_malloc_r+0x466>
200074a2:	68db      	ldr	r3, [r3, #12]
200074a4:	4598      	cmp	r8, r3
200074a6:	f000 8162 	beq.w	2000776e <_malloc_r+0x442>
200074aa:	6858      	ldr	r0, [r3, #4]
200074ac:	f020 0003 	bic.w	r0, r0, #3
200074b0:	1b02      	subs	r2, r0, r4
200074b2:	2a0f      	cmp	r2, #15
200074b4:	ddf2      	ble.n	2000749c <_malloc_r+0x170>
200074b6:	461d      	mov	r5, r3
200074b8:	191f      	adds	r7, r3, r4
200074ba:	f8d3 c00c 	ldr.w	ip, [r3, #12]
200074be:	f044 0e01 	orr.w	lr, r4, #1
200074c2:	f855 4f08 	ldr.w	r4, [r5, #8]!
200074c6:	4630      	mov	r0, r6
200074c8:	50ba      	str	r2, [r7, r2]
200074ca:	f042 0201 	orr.w	r2, r2, #1
200074ce:	f8c3 e004 	str.w	lr, [r3, #4]
200074d2:	f8cc 4008 	str.w	r4, [ip, #8]
200074d6:	f8c4 c00c 	str.w	ip, [r4, #12]
200074da:	608f      	str	r7, [r1, #8]
200074dc:	60cf      	str	r7, [r1, #12]
200074de:	607a      	str	r2, [r7, #4]
200074e0:	60b9      	str	r1, [r7, #8]
200074e2:	60f9      	str	r1, [r7, #12]
200074e4:	f000 fb54 	bl	20007b90 <__malloc_unlock>
200074e8:	e754      	b.n	20007394 <_malloc_r+0x68>
200074ea:	f1be 0f04 	cmp.w	lr, #4
200074ee:	bf9e      	ittt	ls
200074f0:	ea4f 1e94 	movls.w	lr, r4, lsr #6
200074f4:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
200074f8:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200074fc:	f67f af65 	bls.w	200073ca <_malloc_r+0x9e>
20007500:	f1be 0f14 	cmp.w	lr, #20
20007504:	bf9c      	itt	ls
20007506:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
2000750a:	ea4f 00ce 	movls.w	r0, lr, lsl #3
2000750e:	f67f af5c 	bls.w	200073ca <_malloc_r+0x9e>
20007512:	f1be 0f54 	cmp.w	lr, #84	; 0x54
20007516:	bf9e      	ittt	ls
20007518:	ea4f 3e14 	movls.w	lr, r4, lsr #12
2000751c:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
20007520:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20007524:	f67f af51 	bls.w	200073ca <_malloc_r+0x9e>
20007528:	f5be 7faa 	cmp.w	lr, #340	; 0x154
2000752c:	bf9e      	ittt	ls
2000752e:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
20007532:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
20007536:	ea4f 00ce 	movls.w	r0, lr, lsl #3
2000753a:	f67f af46 	bls.w	200073ca <_malloc_r+0x9e>
2000753e:	f240 5354 	movw	r3, #1364	; 0x554
20007542:	459e      	cmp	lr, r3
20007544:	bf95      	itete	ls
20007546:	ea4f 4e94 	movls.w	lr, r4, lsr #18
2000754a:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
2000754e:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
20007552:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
20007556:	bf98      	it	ls
20007558:	ea4f 00ce 	movls.w	r0, lr, lsl #3
2000755c:	e735      	b.n	200073ca <_malloc_r+0x9e>
2000755e:	eb03 020c 	add.w	r2, r3, ip
20007562:	f103 0508 	add.w	r5, r3, #8
20007566:	4630      	mov	r0, r6
20007568:	6853      	ldr	r3, [r2, #4]
2000756a:	f043 0301 	orr.w	r3, r3, #1
2000756e:	6053      	str	r3, [r2, #4]
20007570:	f000 fb0e 	bl	20007b90 <__malloc_unlock>
20007574:	e70e      	b.n	20007394 <_malloc_r+0x68>
20007576:	f8d7 8008 	ldr.w	r8, [r7, #8]
2000757a:	f8d8 3004 	ldr.w	r3, [r8, #4]
2000757e:	f023 0903 	bic.w	r9, r3, #3
20007582:	ebc4 0209 	rsb	r2, r4, r9
20007586:	454c      	cmp	r4, r9
20007588:	bf94      	ite	ls
2000758a:	2300      	movls	r3, #0
2000758c:	2301      	movhi	r3, #1
2000758e:	2a0f      	cmp	r2, #15
20007590:	bfd8      	it	le
20007592:	f043 0301 	orrle.w	r3, r3, #1
20007596:	2b00      	cmp	r3, #0
20007598:	f000 80a1 	beq.w	200076de <_malloc_r+0x3b2>
2000759c:	f24a 1b94 	movw	fp, #41364	; 0xa194
200075a0:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
200075a4:	f2c2 0b00 	movt	fp, #8192	; 0x2000
200075a8:	f8db 3000 	ldr.w	r3, [fp]
200075ac:	3310      	adds	r3, #16
200075ae:	191b      	adds	r3, r3, r4
200075b0:	f1b2 3fff 	cmp.w	r2, #4294967295
200075b4:	d006      	beq.n	200075c4 <_malloc_r+0x298>
200075b6:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
200075ba:	331f      	adds	r3, #31
200075bc:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
200075c0:	f023 031f 	bic.w	r3, r3, #31
200075c4:	4619      	mov	r1, r3
200075c6:	4630      	mov	r0, r6
200075c8:	9301      	str	r3, [sp, #4]
200075ca:	f001 f989 	bl	200088e0 <_sbrk_r>
200075ce:	9b01      	ldr	r3, [sp, #4]
200075d0:	f1b0 3fff 	cmp.w	r0, #4294967295
200075d4:	4682      	mov	sl, r0
200075d6:	f000 80f4 	beq.w	200077c2 <_malloc_r+0x496>
200075da:	eb08 0109 	add.w	r1, r8, r9
200075de:	4281      	cmp	r1, r0
200075e0:	f200 80ec 	bhi.w	200077bc <_malloc_r+0x490>
200075e4:	f8db 2004 	ldr.w	r2, [fp, #4]
200075e8:	189a      	adds	r2, r3, r2
200075ea:	4551      	cmp	r1, sl
200075ec:	f8cb 2004 	str.w	r2, [fp, #4]
200075f0:	f000 8145 	beq.w	2000787e <_malloc_r+0x552>
200075f4:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
200075f8:	f649 505c 	movw	r0, #40284	; 0x9d5c
200075fc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20007600:	f1b5 3fff 	cmp.w	r5, #4294967295
20007604:	bf08      	it	eq
20007606:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
2000760a:	d003      	beq.n	20007614 <_malloc_r+0x2e8>
2000760c:	4452      	add	r2, sl
2000760e:	1a51      	subs	r1, r2, r1
20007610:	f8cb 1004 	str.w	r1, [fp, #4]
20007614:	f01a 0507 	ands.w	r5, sl, #7
20007618:	4630      	mov	r0, r6
2000761a:	bf17      	itett	ne
2000761c:	f1c5 0508 	rsbne	r5, r5, #8
20007620:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
20007624:	44aa      	addne	sl, r5
20007626:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
2000762a:	4453      	add	r3, sl
2000762c:	051b      	lsls	r3, r3, #20
2000762e:	0d1b      	lsrs	r3, r3, #20
20007630:	1aed      	subs	r5, r5, r3
20007632:	4629      	mov	r1, r5
20007634:	f001 f954 	bl	200088e0 <_sbrk_r>
20007638:	f1b0 3fff 	cmp.w	r0, #4294967295
2000763c:	f000 812c 	beq.w	20007898 <_malloc_r+0x56c>
20007640:	ebca 0100 	rsb	r1, sl, r0
20007644:	1949      	adds	r1, r1, r5
20007646:	f041 0101 	orr.w	r1, r1, #1
2000764a:	f8db 2004 	ldr.w	r2, [fp, #4]
2000764e:	f24a 1394 	movw	r3, #41364	; 0xa194
20007652:	f8c7 a008 	str.w	sl, [r7, #8]
20007656:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000765a:	18aa      	adds	r2, r5, r2
2000765c:	45b8      	cmp	r8, r7
2000765e:	f8cb 2004 	str.w	r2, [fp, #4]
20007662:	f8ca 1004 	str.w	r1, [sl, #4]
20007666:	d017      	beq.n	20007698 <_malloc_r+0x36c>
20007668:	f1b9 0f0f 	cmp.w	r9, #15
2000766c:	f240 80df 	bls.w	2000782e <_malloc_r+0x502>
20007670:	f1a9 010c 	sub.w	r1, r9, #12
20007674:	2505      	movs	r5, #5
20007676:	f021 0107 	bic.w	r1, r1, #7
2000767a:	eb08 0001 	add.w	r0, r8, r1
2000767e:	290f      	cmp	r1, #15
20007680:	6085      	str	r5, [r0, #8]
20007682:	6045      	str	r5, [r0, #4]
20007684:	f8d8 0004 	ldr.w	r0, [r8, #4]
20007688:	f000 0001 	and.w	r0, r0, #1
2000768c:	ea41 0000 	orr.w	r0, r1, r0
20007690:	f8c8 0004 	str.w	r0, [r8, #4]
20007694:	f200 80ac 	bhi.w	200077f0 <_malloc_r+0x4c4>
20007698:	46d0      	mov	r8, sl
2000769a:	f24a 1394 	movw	r3, #41364	; 0xa194
2000769e:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
200076a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200076a6:	428a      	cmp	r2, r1
200076a8:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
200076ac:	bf88      	it	hi
200076ae:	62da      	strhi	r2, [r3, #44]	; 0x2c
200076b0:	f24a 1394 	movw	r3, #41364	; 0xa194
200076b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200076b8:	428a      	cmp	r2, r1
200076ba:	bf88      	it	hi
200076bc:	631a      	strhi	r2, [r3, #48]	; 0x30
200076be:	e082      	b.n	200077c6 <_malloc_r+0x49a>
200076c0:	185c      	adds	r4, r3, r1
200076c2:	689a      	ldr	r2, [r3, #8]
200076c4:	68d9      	ldr	r1, [r3, #12]
200076c6:	4630      	mov	r0, r6
200076c8:	6866      	ldr	r6, [r4, #4]
200076ca:	f103 0508 	add.w	r5, r3, #8
200076ce:	608a      	str	r2, [r1, #8]
200076d0:	f046 0301 	orr.w	r3, r6, #1
200076d4:	60d1      	str	r1, [r2, #12]
200076d6:	6063      	str	r3, [r4, #4]
200076d8:	f000 fa5a 	bl	20007b90 <__malloc_unlock>
200076dc:	e65a      	b.n	20007394 <_malloc_r+0x68>
200076de:	eb08 0304 	add.w	r3, r8, r4
200076e2:	f042 0201 	orr.w	r2, r2, #1
200076e6:	f044 0401 	orr.w	r4, r4, #1
200076ea:	4630      	mov	r0, r6
200076ec:	f8c8 4004 	str.w	r4, [r8, #4]
200076f0:	f108 0508 	add.w	r5, r8, #8
200076f4:	605a      	str	r2, [r3, #4]
200076f6:	60bb      	str	r3, [r7, #8]
200076f8:	f000 fa4a 	bl	20007b90 <__malloc_unlock>
200076fc:	e64a      	b.n	20007394 <_malloc_r+0x68>
200076fe:	ea4f 225c 	mov.w	r2, ip, lsr #9
20007702:	2a04      	cmp	r2, #4
20007704:	d954      	bls.n	200077b0 <_malloc_r+0x484>
20007706:	2a14      	cmp	r2, #20
20007708:	f200 8089 	bhi.w	2000781e <_malloc_r+0x4f2>
2000770c:	325b      	adds	r2, #91	; 0x5b
2000770e:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20007712:	44a8      	add	r8, r5
20007714:	f649 575c 	movw	r7, #40284	; 0x9d5c
20007718:	f2c2 0700 	movt	r7, #8192	; 0x2000
2000771c:	f8d8 0008 	ldr.w	r0, [r8, #8]
20007720:	4540      	cmp	r0, r8
20007722:	d103      	bne.n	2000772c <_malloc_r+0x400>
20007724:	e06f      	b.n	20007806 <_malloc_r+0x4da>
20007726:	6880      	ldr	r0, [r0, #8]
20007728:	4580      	cmp	r8, r0
2000772a:	d004      	beq.n	20007736 <_malloc_r+0x40a>
2000772c:	6842      	ldr	r2, [r0, #4]
2000772e:	f022 0203 	bic.w	r2, r2, #3
20007732:	4594      	cmp	ip, r2
20007734:	d3f7      	bcc.n	20007726 <_malloc_r+0x3fa>
20007736:	f8d0 c00c 	ldr.w	ip, [r0, #12]
2000773a:	f8c3 c00c 	str.w	ip, [r3, #12]
2000773e:	6098      	str	r0, [r3, #8]
20007740:	687a      	ldr	r2, [r7, #4]
20007742:	60c3      	str	r3, [r0, #12]
20007744:	f8cc 3008 	str.w	r3, [ip, #8]
20007748:	e68a      	b.n	20007460 <_malloc_r+0x134>
2000774a:	191f      	adds	r7, r3, r4
2000774c:	4630      	mov	r0, r6
2000774e:	f044 0401 	orr.w	r4, r4, #1
20007752:	60cf      	str	r7, [r1, #12]
20007754:	605c      	str	r4, [r3, #4]
20007756:	f103 0508 	add.w	r5, r3, #8
2000775a:	50ba      	str	r2, [r7, r2]
2000775c:	f042 0201 	orr.w	r2, r2, #1
20007760:	608f      	str	r7, [r1, #8]
20007762:	607a      	str	r2, [r7, #4]
20007764:	60b9      	str	r1, [r7, #8]
20007766:	60f9      	str	r1, [r7, #12]
20007768:	f000 fa12 	bl	20007b90 <__malloc_unlock>
2000776c:	e612      	b.n	20007394 <_malloc_r+0x68>
2000776e:	f10a 0a01 	add.w	sl, sl, #1
20007772:	f01a 0f03 	tst.w	sl, #3
20007776:	d05f      	beq.n	20007838 <_malloc_r+0x50c>
20007778:	f103 0808 	add.w	r8, r3, #8
2000777c:	e689      	b.n	20007492 <_malloc_r+0x166>
2000777e:	f103 0208 	add.w	r2, r3, #8
20007782:	68d3      	ldr	r3, [r2, #12]
20007784:	429a      	cmp	r2, r3
20007786:	bf08      	it	eq
20007788:	f10e 0e02 	addeq.w	lr, lr, #2
2000778c:	f43f ae36 	beq.w	200073fc <_malloc_r+0xd0>
20007790:	e5ef      	b.n	20007372 <_malloc_r+0x46>
20007792:	461d      	mov	r5, r3
20007794:	1819      	adds	r1, r3, r0
20007796:	68da      	ldr	r2, [r3, #12]
20007798:	4630      	mov	r0, r6
2000779a:	f855 3f08 	ldr.w	r3, [r5, #8]!
2000779e:	684c      	ldr	r4, [r1, #4]
200077a0:	6093      	str	r3, [r2, #8]
200077a2:	f044 0401 	orr.w	r4, r4, #1
200077a6:	60da      	str	r2, [r3, #12]
200077a8:	604c      	str	r4, [r1, #4]
200077aa:	f000 f9f1 	bl	20007b90 <__malloc_unlock>
200077ae:	e5f1      	b.n	20007394 <_malloc_r+0x68>
200077b0:	ea4f 129c 	mov.w	r2, ip, lsr #6
200077b4:	3238      	adds	r2, #56	; 0x38
200077b6:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200077ba:	e7aa      	b.n	20007712 <_malloc_r+0x3e6>
200077bc:	45b8      	cmp	r8, r7
200077be:	f43f af11 	beq.w	200075e4 <_malloc_r+0x2b8>
200077c2:	f8d7 8008 	ldr.w	r8, [r7, #8]
200077c6:	f8d8 2004 	ldr.w	r2, [r8, #4]
200077ca:	f022 0203 	bic.w	r2, r2, #3
200077ce:	4294      	cmp	r4, r2
200077d0:	bf94      	ite	ls
200077d2:	2300      	movls	r3, #0
200077d4:	2301      	movhi	r3, #1
200077d6:	1b12      	subs	r2, r2, r4
200077d8:	2a0f      	cmp	r2, #15
200077da:	bfd8      	it	le
200077dc:	f043 0301 	orrle.w	r3, r3, #1
200077e0:	2b00      	cmp	r3, #0
200077e2:	f43f af7c 	beq.w	200076de <_malloc_r+0x3b2>
200077e6:	4630      	mov	r0, r6
200077e8:	2500      	movs	r5, #0
200077ea:	f000 f9d1 	bl	20007b90 <__malloc_unlock>
200077ee:	e5d1      	b.n	20007394 <_malloc_r+0x68>
200077f0:	f108 0108 	add.w	r1, r8, #8
200077f4:	4630      	mov	r0, r6
200077f6:	9301      	str	r3, [sp, #4]
200077f8:	f7ff fa16 	bl	20006c28 <_free_r>
200077fc:	9b01      	ldr	r3, [sp, #4]
200077fe:	f8d7 8008 	ldr.w	r8, [r7, #8]
20007802:	685a      	ldr	r2, [r3, #4]
20007804:	e749      	b.n	2000769a <_malloc_r+0x36e>
20007806:	f04f 0a01 	mov.w	sl, #1
2000780a:	f8d7 8004 	ldr.w	r8, [r7, #4]
2000780e:	1092      	asrs	r2, r2, #2
20007810:	4684      	mov	ip, r0
20007812:	fa0a f202 	lsl.w	r2, sl, r2
20007816:	ea48 0202 	orr.w	r2, r8, r2
2000781a:	607a      	str	r2, [r7, #4]
2000781c:	e78d      	b.n	2000773a <_malloc_r+0x40e>
2000781e:	2a54      	cmp	r2, #84	; 0x54
20007820:	d824      	bhi.n	2000786c <_malloc_r+0x540>
20007822:	ea4f 321c 	mov.w	r2, ip, lsr #12
20007826:	326e      	adds	r2, #110	; 0x6e
20007828:	ea4f 08c2 	mov.w	r8, r2, lsl #3
2000782c:	e771      	b.n	20007712 <_malloc_r+0x3e6>
2000782e:	2301      	movs	r3, #1
20007830:	46d0      	mov	r8, sl
20007832:	f8ca 3004 	str.w	r3, [sl, #4]
20007836:	e7c6      	b.n	200077c6 <_malloc_r+0x49a>
20007838:	464a      	mov	r2, r9
2000783a:	f01e 0f03 	tst.w	lr, #3
2000783e:	4613      	mov	r3, r2
20007840:	f10e 3eff 	add.w	lr, lr, #4294967295
20007844:	d033      	beq.n	200078ae <_malloc_r+0x582>
20007846:	f853 2908 	ldr.w	r2, [r3], #-8
2000784a:	429a      	cmp	r2, r3
2000784c:	d0f5      	beq.n	2000783a <_malloc_r+0x50e>
2000784e:	687b      	ldr	r3, [r7, #4]
20007850:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20007854:	459c      	cmp	ip, r3
20007856:	f63f ae8e 	bhi.w	20007576 <_malloc_r+0x24a>
2000785a:	f1bc 0f00 	cmp.w	ip, #0
2000785e:	f43f ae8a 	beq.w	20007576 <_malloc_r+0x24a>
20007862:	ea1c 0f03 	tst.w	ip, r3
20007866:	d027      	beq.n	200078b8 <_malloc_r+0x58c>
20007868:	46d6      	mov	lr, sl
2000786a:	e60e      	b.n	2000748a <_malloc_r+0x15e>
2000786c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
20007870:	d815      	bhi.n	2000789e <_malloc_r+0x572>
20007872:	ea4f 32dc 	mov.w	r2, ip, lsr #15
20007876:	3277      	adds	r2, #119	; 0x77
20007878:	ea4f 08c2 	mov.w	r8, r2, lsl #3
2000787c:	e749      	b.n	20007712 <_malloc_r+0x3e6>
2000787e:	0508      	lsls	r0, r1, #20
20007880:	0d00      	lsrs	r0, r0, #20
20007882:	2800      	cmp	r0, #0
20007884:	f47f aeb6 	bne.w	200075f4 <_malloc_r+0x2c8>
20007888:	f8d7 8008 	ldr.w	r8, [r7, #8]
2000788c:	444b      	add	r3, r9
2000788e:	f043 0301 	orr.w	r3, r3, #1
20007892:	f8c8 3004 	str.w	r3, [r8, #4]
20007896:	e700      	b.n	2000769a <_malloc_r+0x36e>
20007898:	2101      	movs	r1, #1
2000789a:	2500      	movs	r5, #0
2000789c:	e6d5      	b.n	2000764a <_malloc_r+0x31e>
2000789e:	f240 5054 	movw	r0, #1364	; 0x554
200078a2:	4282      	cmp	r2, r0
200078a4:	d90d      	bls.n	200078c2 <_malloc_r+0x596>
200078a6:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
200078aa:	227e      	movs	r2, #126	; 0x7e
200078ac:	e731      	b.n	20007712 <_malloc_r+0x3e6>
200078ae:	687b      	ldr	r3, [r7, #4]
200078b0:	ea23 030c 	bic.w	r3, r3, ip
200078b4:	607b      	str	r3, [r7, #4]
200078b6:	e7cb      	b.n	20007850 <_malloc_r+0x524>
200078b8:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
200078bc:	f10a 0a04 	add.w	sl, sl, #4
200078c0:	e7cf      	b.n	20007862 <_malloc_r+0x536>
200078c2:	ea4f 429c 	mov.w	r2, ip, lsr #18
200078c6:	327c      	adds	r2, #124	; 0x7c
200078c8:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200078cc:	e721      	b.n	20007712 <_malloc_r+0x3e6>
200078ce:	bf00      	nop

200078d0 <memchr>:
200078d0:	f010 0f03 	tst.w	r0, #3
200078d4:	b2c9      	uxtb	r1, r1
200078d6:	b410      	push	{r4}
200078d8:	d010      	beq.n	200078fc <memchr+0x2c>
200078da:	2a00      	cmp	r2, #0
200078dc:	d02f      	beq.n	2000793e <memchr+0x6e>
200078de:	7803      	ldrb	r3, [r0, #0]
200078e0:	428b      	cmp	r3, r1
200078e2:	d02a      	beq.n	2000793a <memchr+0x6a>
200078e4:	3a01      	subs	r2, #1
200078e6:	e005      	b.n	200078f4 <memchr+0x24>
200078e8:	2a00      	cmp	r2, #0
200078ea:	d028      	beq.n	2000793e <memchr+0x6e>
200078ec:	7803      	ldrb	r3, [r0, #0]
200078ee:	3a01      	subs	r2, #1
200078f0:	428b      	cmp	r3, r1
200078f2:	d022      	beq.n	2000793a <memchr+0x6a>
200078f4:	3001      	adds	r0, #1
200078f6:	f010 0f03 	tst.w	r0, #3
200078fa:	d1f5      	bne.n	200078e8 <memchr+0x18>
200078fc:	2a03      	cmp	r2, #3
200078fe:	d911      	bls.n	20007924 <memchr+0x54>
20007900:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
20007904:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
20007908:	6803      	ldr	r3, [r0, #0]
2000790a:	ea84 0303 	eor.w	r3, r4, r3
2000790e:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
20007912:	ea2c 0303 	bic.w	r3, ip, r3
20007916:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
2000791a:	d103      	bne.n	20007924 <memchr+0x54>
2000791c:	3a04      	subs	r2, #4
2000791e:	3004      	adds	r0, #4
20007920:	2a03      	cmp	r2, #3
20007922:	d8f1      	bhi.n	20007908 <memchr+0x38>
20007924:	b15a      	cbz	r2, 2000793e <memchr+0x6e>
20007926:	7803      	ldrb	r3, [r0, #0]
20007928:	428b      	cmp	r3, r1
2000792a:	d006      	beq.n	2000793a <memchr+0x6a>
2000792c:	3a01      	subs	r2, #1
2000792e:	b132      	cbz	r2, 2000793e <memchr+0x6e>
20007930:	f810 3f01 	ldrb.w	r3, [r0, #1]!
20007934:	3a01      	subs	r2, #1
20007936:	428b      	cmp	r3, r1
20007938:	d1f9      	bne.n	2000792e <memchr+0x5e>
2000793a:	bc10      	pop	{r4}
2000793c:	4770      	bx	lr
2000793e:	2000      	movs	r0, #0
20007940:	e7fb      	b.n	2000793a <memchr+0x6a>
20007942:	bf00      	nop

20007944 <memcpy>:
20007944:	2a03      	cmp	r2, #3
20007946:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
2000794a:	d80b      	bhi.n	20007964 <memcpy+0x20>
2000794c:	b13a      	cbz	r2, 2000795e <memcpy+0x1a>
2000794e:	2300      	movs	r3, #0
20007950:	f811 c003 	ldrb.w	ip, [r1, r3]
20007954:	f800 c003 	strb.w	ip, [r0, r3]
20007958:	3301      	adds	r3, #1
2000795a:	4293      	cmp	r3, r2
2000795c:	d1f8      	bne.n	20007950 <memcpy+0xc>
2000795e:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
20007962:	4770      	bx	lr
20007964:	1882      	adds	r2, r0, r2
20007966:	460c      	mov	r4, r1
20007968:	4603      	mov	r3, r0
2000796a:	e003      	b.n	20007974 <memcpy+0x30>
2000796c:	f814 1c01 	ldrb.w	r1, [r4, #-1]
20007970:	f803 1c01 	strb.w	r1, [r3, #-1]
20007974:	f003 0603 	and.w	r6, r3, #3
20007978:	4619      	mov	r1, r3
2000797a:	46a4      	mov	ip, r4
2000797c:	3301      	adds	r3, #1
2000797e:	3401      	adds	r4, #1
20007980:	2e00      	cmp	r6, #0
20007982:	d1f3      	bne.n	2000796c <memcpy+0x28>
20007984:	f01c 0403 	ands.w	r4, ip, #3
20007988:	4663      	mov	r3, ip
2000798a:	bf08      	it	eq
2000798c:	ebc1 0c02 	rsbeq	ip, r1, r2
20007990:	d068      	beq.n	20007a64 <memcpy+0x120>
20007992:	4265      	negs	r5, r4
20007994:	f1c4 0a04 	rsb	sl, r4, #4
20007998:	eb0c 0705 	add.w	r7, ip, r5
2000799c:	4633      	mov	r3, r6
2000799e:	ea4f 0aca 	mov.w	sl, sl, lsl #3
200079a2:	f85c 6005 	ldr.w	r6, [ip, r5]
200079a6:	ea4f 08c4 	mov.w	r8, r4, lsl #3
200079aa:	1a55      	subs	r5, r2, r1
200079ac:	e008      	b.n	200079c0 <memcpy+0x7c>
200079ae:	f857 4f04 	ldr.w	r4, [r7, #4]!
200079b2:	4626      	mov	r6, r4
200079b4:	fa04 f40a 	lsl.w	r4, r4, sl
200079b8:	ea49 0404 	orr.w	r4, r9, r4
200079bc:	50cc      	str	r4, [r1, r3]
200079be:	3304      	adds	r3, #4
200079c0:	185c      	adds	r4, r3, r1
200079c2:	2d03      	cmp	r5, #3
200079c4:	fa26 f908 	lsr.w	r9, r6, r8
200079c8:	f1a5 0504 	sub.w	r5, r5, #4
200079cc:	eb0c 0603 	add.w	r6, ip, r3
200079d0:	dced      	bgt.n	200079ae <memcpy+0x6a>
200079d2:	2300      	movs	r3, #0
200079d4:	e002      	b.n	200079dc <memcpy+0x98>
200079d6:	5cf1      	ldrb	r1, [r6, r3]
200079d8:	54e1      	strb	r1, [r4, r3]
200079da:	3301      	adds	r3, #1
200079dc:	1919      	adds	r1, r3, r4
200079de:	4291      	cmp	r1, r2
200079e0:	d3f9      	bcc.n	200079d6 <memcpy+0x92>
200079e2:	e7bc      	b.n	2000795e <memcpy+0x1a>
200079e4:	f853 4c40 	ldr.w	r4, [r3, #-64]
200079e8:	f841 4c40 	str.w	r4, [r1, #-64]
200079ec:	f853 4c3c 	ldr.w	r4, [r3, #-60]
200079f0:	f841 4c3c 	str.w	r4, [r1, #-60]
200079f4:	f853 4c38 	ldr.w	r4, [r3, #-56]
200079f8:	f841 4c38 	str.w	r4, [r1, #-56]
200079fc:	f853 4c34 	ldr.w	r4, [r3, #-52]
20007a00:	f841 4c34 	str.w	r4, [r1, #-52]
20007a04:	f853 4c30 	ldr.w	r4, [r3, #-48]
20007a08:	f841 4c30 	str.w	r4, [r1, #-48]
20007a0c:	f853 4c2c 	ldr.w	r4, [r3, #-44]
20007a10:	f841 4c2c 	str.w	r4, [r1, #-44]
20007a14:	f853 4c28 	ldr.w	r4, [r3, #-40]
20007a18:	f841 4c28 	str.w	r4, [r1, #-40]
20007a1c:	f853 4c24 	ldr.w	r4, [r3, #-36]
20007a20:	f841 4c24 	str.w	r4, [r1, #-36]
20007a24:	f853 4c20 	ldr.w	r4, [r3, #-32]
20007a28:	f841 4c20 	str.w	r4, [r1, #-32]
20007a2c:	f853 4c1c 	ldr.w	r4, [r3, #-28]
20007a30:	f841 4c1c 	str.w	r4, [r1, #-28]
20007a34:	f853 4c18 	ldr.w	r4, [r3, #-24]
20007a38:	f841 4c18 	str.w	r4, [r1, #-24]
20007a3c:	f853 4c14 	ldr.w	r4, [r3, #-20]
20007a40:	f841 4c14 	str.w	r4, [r1, #-20]
20007a44:	f853 4c10 	ldr.w	r4, [r3, #-16]
20007a48:	f841 4c10 	str.w	r4, [r1, #-16]
20007a4c:	f853 4c0c 	ldr.w	r4, [r3, #-12]
20007a50:	f841 4c0c 	str.w	r4, [r1, #-12]
20007a54:	f853 4c08 	ldr.w	r4, [r3, #-8]
20007a58:	f841 4c08 	str.w	r4, [r1, #-8]
20007a5c:	f853 4c04 	ldr.w	r4, [r3, #-4]
20007a60:	f841 4c04 	str.w	r4, [r1, #-4]
20007a64:	461c      	mov	r4, r3
20007a66:	460d      	mov	r5, r1
20007a68:	3340      	adds	r3, #64	; 0x40
20007a6a:	3140      	adds	r1, #64	; 0x40
20007a6c:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
20007a70:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
20007a74:	dcb6      	bgt.n	200079e4 <memcpy+0xa0>
20007a76:	4621      	mov	r1, r4
20007a78:	462b      	mov	r3, r5
20007a7a:	1b54      	subs	r4, r2, r5
20007a7c:	e00f      	b.n	20007a9e <memcpy+0x15a>
20007a7e:	f851 5c10 	ldr.w	r5, [r1, #-16]
20007a82:	f843 5c10 	str.w	r5, [r3, #-16]
20007a86:	f851 5c0c 	ldr.w	r5, [r1, #-12]
20007a8a:	f843 5c0c 	str.w	r5, [r3, #-12]
20007a8e:	f851 5c08 	ldr.w	r5, [r1, #-8]
20007a92:	f843 5c08 	str.w	r5, [r3, #-8]
20007a96:	f851 5c04 	ldr.w	r5, [r1, #-4]
20007a9a:	f843 5c04 	str.w	r5, [r3, #-4]
20007a9e:	2c0f      	cmp	r4, #15
20007aa0:	460d      	mov	r5, r1
20007aa2:	469c      	mov	ip, r3
20007aa4:	f101 0110 	add.w	r1, r1, #16
20007aa8:	f103 0310 	add.w	r3, r3, #16
20007aac:	f1a4 0410 	sub.w	r4, r4, #16
20007ab0:	dce5      	bgt.n	20007a7e <memcpy+0x13a>
20007ab2:	ebcc 0102 	rsb	r1, ip, r2
20007ab6:	2300      	movs	r3, #0
20007ab8:	e003      	b.n	20007ac2 <memcpy+0x17e>
20007aba:	58ec      	ldr	r4, [r5, r3]
20007abc:	f84c 4003 	str.w	r4, [ip, r3]
20007ac0:	3304      	adds	r3, #4
20007ac2:	195e      	adds	r6, r3, r5
20007ac4:	2903      	cmp	r1, #3
20007ac6:	eb03 040c 	add.w	r4, r3, ip
20007aca:	f1a1 0104 	sub.w	r1, r1, #4
20007ace:	dcf4      	bgt.n	20007aba <memcpy+0x176>
20007ad0:	e77f      	b.n	200079d2 <memcpy+0x8e>
20007ad2:	bf00      	nop

20007ad4 <memmove>:
20007ad4:	4288      	cmp	r0, r1
20007ad6:	468c      	mov	ip, r1
20007ad8:	b470      	push	{r4, r5, r6}
20007ada:	4605      	mov	r5, r0
20007adc:	4614      	mov	r4, r2
20007ade:	d90e      	bls.n	20007afe <memmove+0x2a>
20007ae0:	188b      	adds	r3, r1, r2
20007ae2:	4298      	cmp	r0, r3
20007ae4:	d20b      	bcs.n	20007afe <memmove+0x2a>
20007ae6:	b142      	cbz	r2, 20007afa <memmove+0x26>
20007ae8:	ebc2 0c03 	rsb	ip, r2, r3
20007aec:	4601      	mov	r1, r0
20007aee:	1e53      	subs	r3, r2, #1
20007af0:	f81c 2003 	ldrb.w	r2, [ip, r3]
20007af4:	54ca      	strb	r2, [r1, r3]
20007af6:	3b01      	subs	r3, #1
20007af8:	d2fa      	bcs.n	20007af0 <memmove+0x1c>
20007afa:	bc70      	pop	{r4, r5, r6}
20007afc:	4770      	bx	lr
20007afe:	2a0f      	cmp	r2, #15
20007b00:	d809      	bhi.n	20007b16 <memmove+0x42>
20007b02:	2c00      	cmp	r4, #0
20007b04:	d0f9      	beq.n	20007afa <memmove+0x26>
20007b06:	2300      	movs	r3, #0
20007b08:	f81c 2003 	ldrb.w	r2, [ip, r3]
20007b0c:	54ea      	strb	r2, [r5, r3]
20007b0e:	3301      	adds	r3, #1
20007b10:	42a3      	cmp	r3, r4
20007b12:	d1f9      	bne.n	20007b08 <memmove+0x34>
20007b14:	e7f1      	b.n	20007afa <memmove+0x26>
20007b16:	ea41 0300 	orr.w	r3, r1, r0
20007b1a:	f013 0f03 	tst.w	r3, #3
20007b1e:	d1f0      	bne.n	20007b02 <memmove+0x2e>
20007b20:	4694      	mov	ip, r2
20007b22:	460c      	mov	r4, r1
20007b24:	4603      	mov	r3, r0
20007b26:	6825      	ldr	r5, [r4, #0]
20007b28:	f1ac 0c10 	sub.w	ip, ip, #16
20007b2c:	601d      	str	r5, [r3, #0]
20007b2e:	6865      	ldr	r5, [r4, #4]
20007b30:	605d      	str	r5, [r3, #4]
20007b32:	68a5      	ldr	r5, [r4, #8]
20007b34:	609d      	str	r5, [r3, #8]
20007b36:	68e5      	ldr	r5, [r4, #12]
20007b38:	3410      	adds	r4, #16
20007b3a:	60dd      	str	r5, [r3, #12]
20007b3c:	3310      	adds	r3, #16
20007b3e:	f1bc 0f0f 	cmp.w	ip, #15
20007b42:	d8f0      	bhi.n	20007b26 <memmove+0x52>
20007b44:	3a10      	subs	r2, #16
20007b46:	ea4f 1c12 	mov.w	ip, r2, lsr #4
20007b4a:	f10c 0501 	add.w	r5, ip, #1
20007b4e:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
20007b52:	012d      	lsls	r5, r5, #4
20007b54:	eb02 160c 	add.w	r6, r2, ip, lsl #4
20007b58:	eb01 0c05 	add.w	ip, r1, r5
20007b5c:	1945      	adds	r5, r0, r5
20007b5e:	2e03      	cmp	r6, #3
20007b60:	4634      	mov	r4, r6
20007b62:	d9ce      	bls.n	20007b02 <memmove+0x2e>
20007b64:	2300      	movs	r3, #0
20007b66:	f85c 2003 	ldr.w	r2, [ip, r3]
20007b6a:	50ea      	str	r2, [r5, r3]
20007b6c:	3304      	adds	r3, #4
20007b6e:	1af2      	subs	r2, r6, r3
20007b70:	2a03      	cmp	r2, #3
20007b72:	d8f8      	bhi.n	20007b66 <memmove+0x92>
20007b74:	3e04      	subs	r6, #4
20007b76:	08b3      	lsrs	r3, r6, #2
20007b78:	1c5a      	adds	r2, r3, #1
20007b7a:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
20007b7e:	0092      	lsls	r2, r2, #2
20007b80:	4494      	add	ip, r2
20007b82:	eb06 0483 	add.w	r4, r6, r3, lsl #2
20007b86:	18ad      	adds	r5, r5, r2
20007b88:	e7bb      	b.n	20007b02 <memmove+0x2e>
20007b8a:	bf00      	nop

20007b8c <__malloc_lock>:
20007b8c:	4770      	bx	lr
20007b8e:	bf00      	nop

20007b90 <__malloc_unlock>:
20007b90:	4770      	bx	lr
20007b92:	bf00      	nop

20007b94 <__hi0bits>:
20007b94:	0c02      	lsrs	r2, r0, #16
20007b96:	4603      	mov	r3, r0
20007b98:	0412      	lsls	r2, r2, #16
20007b9a:	b1b2      	cbz	r2, 20007bca <__hi0bits+0x36>
20007b9c:	2000      	movs	r0, #0
20007b9e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
20007ba2:	d101      	bne.n	20007ba8 <__hi0bits+0x14>
20007ba4:	3008      	adds	r0, #8
20007ba6:	021b      	lsls	r3, r3, #8
20007ba8:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
20007bac:	d101      	bne.n	20007bb2 <__hi0bits+0x1e>
20007bae:	3004      	adds	r0, #4
20007bb0:	011b      	lsls	r3, r3, #4
20007bb2:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
20007bb6:	d101      	bne.n	20007bbc <__hi0bits+0x28>
20007bb8:	3002      	adds	r0, #2
20007bba:	009b      	lsls	r3, r3, #2
20007bbc:	2b00      	cmp	r3, #0
20007bbe:	db03      	blt.n	20007bc8 <__hi0bits+0x34>
20007bc0:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
20007bc4:	d004      	beq.n	20007bd0 <__hi0bits+0x3c>
20007bc6:	3001      	adds	r0, #1
20007bc8:	4770      	bx	lr
20007bca:	0403      	lsls	r3, r0, #16
20007bcc:	2010      	movs	r0, #16
20007bce:	e7e6      	b.n	20007b9e <__hi0bits+0xa>
20007bd0:	2020      	movs	r0, #32
20007bd2:	4770      	bx	lr

20007bd4 <__lo0bits>:
20007bd4:	6803      	ldr	r3, [r0, #0]
20007bd6:	4602      	mov	r2, r0
20007bd8:	f013 0007 	ands.w	r0, r3, #7
20007bdc:	d009      	beq.n	20007bf2 <__lo0bits+0x1e>
20007bde:	f013 0f01 	tst.w	r3, #1
20007be2:	d121      	bne.n	20007c28 <__lo0bits+0x54>
20007be4:	f013 0f02 	tst.w	r3, #2
20007be8:	d122      	bne.n	20007c30 <__lo0bits+0x5c>
20007bea:	089b      	lsrs	r3, r3, #2
20007bec:	2002      	movs	r0, #2
20007bee:	6013      	str	r3, [r2, #0]
20007bf0:	4770      	bx	lr
20007bf2:	b299      	uxth	r1, r3
20007bf4:	b909      	cbnz	r1, 20007bfa <__lo0bits+0x26>
20007bf6:	0c1b      	lsrs	r3, r3, #16
20007bf8:	2010      	movs	r0, #16
20007bfa:	f013 0fff 	tst.w	r3, #255	; 0xff
20007bfe:	d101      	bne.n	20007c04 <__lo0bits+0x30>
20007c00:	3008      	adds	r0, #8
20007c02:	0a1b      	lsrs	r3, r3, #8
20007c04:	f013 0f0f 	tst.w	r3, #15
20007c08:	d101      	bne.n	20007c0e <__lo0bits+0x3a>
20007c0a:	3004      	adds	r0, #4
20007c0c:	091b      	lsrs	r3, r3, #4
20007c0e:	f013 0f03 	tst.w	r3, #3
20007c12:	d101      	bne.n	20007c18 <__lo0bits+0x44>
20007c14:	3002      	adds	r0, #2
20007c16:	089b      	lsrs	r3, r3, #2
20007c18:	f013 0f01 	tst.w	r3, #1
20007c1c:	d102      	bne.n	20007c24 <__lo0bits+0x50>
20007c1e:	085b      	lsrs	r3, r3, #1
20007c20:	d004      	beq.n	20007c2c <__lo0bits+0x58>
20007c22:	3001      	adds	r0, #1
20007c24:	6013      	str	r3, [r2, #0]
20007c26:	4770      	bx	lr
20007c28:	2000      	movs	r0, #0
20007c2a:	4770      	bx	lr
20007c2c:	2020      	movs	r0, #32
20007c2e:	4770      	bx	lr
20007c30:	085b      	lsrs	r3, r3, #1
20007c32:	2001      	movs	r0, #1
20007c34:	6013      	str	r3, [r2, #0]
20007c36:	4770      	bx	lr

20007c38 <__mcmp>:
20007c38:	4603      	mov	r3, r0
20007c3a:	690a      	ldr	r2, [r1, #16]
20007c3c:	6900      	ldr	r0, [r0, #16]
20007c3e:	b410      	push	{r4}
20007c40:	1a80      	subs	r0, r0, r2
20007c42:	d111      	bne.n	20007c68 <__mcmp+0x30>
20007c44:	3204      	adds	r2, #4
20007c46:	f103 0c14 	add.w	ip, r3, #20
20007c4a:	0092      	lsls	r2, r2, #2
20007c4c:	189b      	adds	r3, r3, r2
20007c4e:	1889      	adds	r1, r1, r2
20007c50:	3104      	adds	r1, #4
20007c52:	3304      	adds	r3, #4
20007c54:	f853 4c04 	ldr.w	r4, [r3, #-4]
20007c58:	3b04      	subs	r3, #4
20007c5a:	f851 2c04 	ldr.w	r2, [r1, #-4]
20007c5e:	3904      	subs	r1, #4
20007c60:	4294      	cmp	r4, r2
20007c62:	d103      	bne.n	20007c6c <__mcmp+0x34>
20007c64:	459c      	cmp	ip, r3
20007c66:	d3f5      	bcc.n	20007c54 <__mcmp+0x1c>
20007c68:	bc10      	pop	{r4}
20007c6a:	4770      	bx	lr
20007c6c:	bf38      	it	cc
20007c6e:	f04f 30ff 	movcc.w	r0, #4294967295
20007c72:	d3f9      	bcc.n	20007c68 <__mcmp+0x30>
20007c74:	2001      	movs	r0, #1
20007c76:	e7f7      	b.n	20007c68 <__mcmp+0x30>

20007c78 <__ulp>:
20007c78:	f240 0300 	movw	r3, #0
20007c7c:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20007c80:	ea01 0303 	and.w	r3, r1, r3
20007c84:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
20007c88:	2b00      	cmp	r3, #0
20007c8a:	dd02      	ble.n	20007c92 <__ulp+0x1a>
20007c8c:	4619      	mov	r1, r3
20007c8e:	2000      	movs	r0, #0
20007c90:	4770      	bx	lr
20007c92:	425b      	negs	r3, r3
20007c94:	151b      	asrs	r3, r3, #20
20007c96:	2b13      	cmp	r3, #19
20007c98:	dd0e      	ble.n	20007cb8 <__ulp+0x40>
20007c9a:	3b14      	subs	r3, #20
20007c9c:	2b1e      	cmp	r3, #30
20007c9e:	dd03      	ble.n	20007ca8 <__ulp+0x30>
20007ca0:	2301      	movs	r3, #1
20007ca2:	2100      	movs	r1, #0
20007ca4:	4618      	mov	r0, r3
20007ca6:	4770      	bx	lr
20007ca8:	2201      	movs	r2, #1
20007caa:	f1c3 031f 	rsb	r3, r3, #31
20007cae:	2100      	movs	r1, #0
20007cb0:	fa12 f303 	lsls.w	r3, r2, r3
20007cb4:	4618      	mov	r0, r3
20007cb6:	4770      	bx	lr
20007cb8:	f44f 2200 	mov.w	r2, #524288	; 0x80000
20007cbc:	2000      	movs	r0, #0
20007cbe:	fa52 f103 	asrs.w	r1, r2, r3
20007cc2:	4770      	bx	lr

20007cc4 <__b2d>:
20007cc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20007cc8:	6904      	ldr	r4, [r0, #16]
20007cca:	f100 0614 	add.w	r6, r0, #20
20007cce:	460f      	mov	r7, r1
20007cd0:	3404      	adds	r4, #4
20007cd2:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
20007cd6:	eb00 0484 	add.w	r4, r0, r4, lsl #2
20007cda:	46a0      	mov	r8, r4
20007cdc:	4628      	mov	r0, r5
20007cde:	f7ff ff59 	bl	20007b94 <__hi0bits>
20007ce2:	280a      	cmp	r0, #10
20007ce4:	f1c0 0320 	rsb	r3, r0, #32
20007ce8:	603b      	str	r3, [r7, #0]
20007cea:	dc14      	bgt.n	20007d16 <__b2d+0x52>
20007cec:	42a6      	cmp	r6, r4
20007cee:	f1c0 030b 	rsb	r3, r0, #11
20007cf2:	d237      	bcs.n	20007d64 <__b2d+0xa0>
20007cf4:	f854 1c04 	ldr.w	r1, [r4, #-4]
20007cf8:	40d9      	lsrs	r1, r3
20007cfa:	fa25 fc03 	lsr.w	ip, r5, r3
20007cfe:	3015      	adds	r0, #21
20007d00:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
20007d04:	4085      	lsls	r5, r0
20007d06:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
20007d0a:	ea41 0205 	orr.w	r2, r1, r5
20007d0e:	4610      	mov	r0, r2
20007d10:	4619      	mov	r1, r3
20007d12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007d16:	42a6      	cmp	r6, r4
20007d18:	d320      	bcc.n	20007d5c <__b2d+0x98>
20007d1a:	2100      	movs	r1, #0
20007d1c:	380b      	subs	r0, #11
20007d1e:	bf02      	ittt	eq
20007d20:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
20007d24:	460a      	moveq	r2, r1
20007d26:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
20007d2a:	d0f0      	beq.n	20007d0e <__b2d+0x4a>
20007d2c:	42b4      	cmp	r4, r6
20007d2e:	f1c0 0320 	rsb	r3, r0, #32
20007d32:	d919      	bls.n	20007d68 <__b2d+0xa4>
20007d34:	f854 4c04 	ldr.w	r4, [r4, #-4]
20007d38:	40dc      	lsrs	r4, r3
20007d3a:	4085      	lsls	r5, r0
20007d3c:	fa21 fc03 	lsr.w	ip, r1, r3
20007d40:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
20007d44:	fa11 f000 	lsls.w	r0, r1, r0
20007d48:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
20007d4c:	ea44 0200 	orr.w	r2, r4, r0
20007d50:	ea45 030c 	orr.w	r3, r5, ip
20007d54:	4610      	mov	r0, r2
20007d56:	4619      	mov	r1, r3
20007d58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007d5c:	f854 1c04 	ldr.w	r1, [r4, #-4]
20007d60:	3c04      	subs	r4, #4
20007d62:	e7db      	b.n	20007d1c <__b2d+0x58>
20007d64:	2100      	movs	r1, #0
20007d66:	e7c8      	b.n	20007cfa <__b2d+0x36>
20007d68:	2400      	movs	r4, #0
20007d6a:	e7e6      	b.n	20007d3a <__b2d+0x76>

20007d6c <__ratio>:
20007d6c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
20007d70:	b083      	sub	sp, #12
20007d72:	460e      	mov	r6, r1
20007d74:	a901      	add	r1, sp, #4
20007d76:	4607      	mov	r7, r0
20007d78:	f7ff ffa4 	bl	20007cc4 <__b2d>
20007d7c:	460d      	mov	r5, r1
20007d7e:	4604      	mov	r4, r0
20007d80:	4669      	mov	r1, sp
20007d82:	4630      	mov	r0, r6
20007d84:	f7ff ff9e 	bl	20007cc4 <__b2d>
20007d88:	f8dd c004 	ldr.w	ip, [sp, #4]
20007d8c:	46a9      	mov	r9, r5
20007d8e:	46a0      	mov	r8, r4
20007d90:	460b      	mov	r3, r1
20007d92:	4602      	mov	r2, r0
20007d94:	6931      	ldr	r1, [r6, #16]
20007d96:	4616      	mov	r6, r2
20007d98:	6938      	ldr	r0, [r7, #16]
20007d9a:	461f      	mov	r7, r3
20007d9c:	1a40      	subs	r0, r0, r1
20007d9e:	9900      	ldr	r1, [sp, #0]
20007da0:	ebc1 010c 	rsb	r1, r1, ip
20007da4:	eb01 1140 	add.w	r1, r1, r0, lsl #5
20007da8:	2900      	cmp	r1, #0
20007daa:	bfc9      	itett	gt
20007dac:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
20007db0:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
20007db4:	4624      	movgt	r4, r4
20007db6:	464d      	movgt	r5, r9
20007db8:	bfdc      	itt	le
20007dba:	4612      	movle	r2, r2
20007dbc:	463b      	movle	r3, r7
20007dbe:	4620      	mov	r0, r4
20007dc0:	4629      	mov	r1, r5
20007dc2:	f7fb fb19 	bl	200033f8 <__aeabi_ddiv>
20007dc6:	b003      	add	sp, #12
20007dc8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

20007dcc <_mprec_log10>:
20007dcc:	2817      	cmp	r0, #23
20007dce:	b510      	push	{r4, lr}
20007dd0:	4604      	mov	r4, r0
20007dd2:	dd0e      	ble.n	20007df2 <_mprec_log10+0x26>
20007dd4:	f240 0100 	movw	r1, #0
20007dd8:	2000      	movs	r0, #0
20007dda:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20007dde:	f240 0300 	movw	r3, #0
20007de2:	2200      	movs	r2, #0
20007de4:	f2c4 0324 	movt	r3, #16420	; 0x4024
20007de8:	f7fb f9dc 	bl	200031a4 <__aeabi_dmul>
20007dec:	3c01      	subs	r4, #1
20007dee:	d1f6      	bne.n	20007dde <_mprec_log10+0x12>
20007df0:	bd10      	pop	{r4, pc}
20007df2:	f649 23e8 	movw	r3, #39656	; 0x9ae8
20007df6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007dfa:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
20007dfe:	e9d3 0100 	ldrd	r0, r1, [r3]
20007e02:	bd10      	pop	{r4, pc}

20007e04 <__copybits>:
20007e04:	6913      	ldr	r3, [r2, #16]
20007e06:	3901      	subs	r1, #1
20007e08:	f102 0c14 	add.w	ip, r2, #20
20007e0c:	b410      	push	{r4}
20007e0e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
20007e12:	114c      	asrs	r4, r1, #5
20007e14:	3214      	adds	r2, #20
20007e16:	3401      	adds	r4, #1
20007e18:	4594      	cmp	ip, r2
20007e1a:	eb00 0484 	add.w	r4, r0, r4, lsl #2
20007e1e:	d20f      	bcs.n	20007e40 <__copybits+0x3c>
20007e20:	2300      	movs	r3, #0
20007e22:	f85c 1003 	ldr.w	r1, [ip, r3]
20007e26:	50c1      	str	r1, [r0, r3]
20007e28:	3304      	adds	r3, #4
20007e2a:	eb03 010c 	add.w	r1, r3, ip
20007e2e:	428a      	cmp	r2, r1
20007e30:	d8f7      	bhi.n	20007e22 <__copybits+0x1e>
20007e32:	ea6f 0c0c 	mvn.w	ip, ip
20007e36:	4462      	add	r2, ip
20007e38:	f022 0203 	bic.w	r2, r2, #3
20007e3c:	3204      	adds	r2, #4
20007e3e:	1880      	adds	r0, r0, r2
20007e40:	4284      	cmp	r4, r0
20007e42:	d904      	bls.n	20007e4e <__copybits+0x4a>
20007e44:	2300      	movs	r3, #0
20007e46:	f840 3b04 	str.w	r3, [r0], #4
20007e4a:	4284      	cmp	r4, r0
20007e4c:	d8fb      	bhi.n	20007e46 <__copybits+0x42>
20007e4e:	bc10      	pop	{r4}
20007e50:	4770      	bx	lr
20007e52:	bf00      	nop

20007e54 <__any_on>:
20007e54:	6902      	ldr	r2, [r0, #16]
20007e56:	114b      	asrs	r3, r1, #5
20007e58:	429a      	cmp	r2, r3
20007e5a:	db10      	blt.n	20007e7e <__any_on+0x2a>
20007e5c:	dd0e      	ble.n	20007e7c <__any_on+0x28>
20007e5e:	f011 011f 	ands.w	r1, r1, #31
20007e62:	d00b      	beq.n	20007e7c <__any_on+0x28>
20007e64:	461a      	mov	r2, r3
20007e66:	eb00 0383 	add.w	r3, r0, r3, lsl #2
20007e6a:	695b      	ldr	r3, [r3, #20]
20007e6c:	fa23 fc01 	lsr.w	ip, r3, r1
20007e70:	fa0c f101 	lsl.w	r1, ip, r1
20007e74:	4299      	cmp	r1, r3
20007e76:	d002      	beq.n	20007e7e <__any_on+0x2a>
20007e78:	2001      	movs	r0, #1
20007e7a:	4770      	bx	lr
20007e7c:	461a      	mov	r2, r3
20007e7e:	3204      	adds	r2, #4
20007e80:	f100 0114 	add.w	r1, r0, #20
20007e84:	eb00 0382 	add.w	r3, r0, r2, lsl #2
20007e88:	f103 0c04 	add.w	ip, r3, #4
20007e8c:	4561      	cmp	r1, ip
20007e8e:	d20b      	bcs.n	20007ea8 <__any_on+0x54>
20007e90:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
20007e94:	2a00      	cmp	r2, #0
20007e96:	d1ef      	bne.n	20007e78 <__any_on+0x24>
20007e98:	4299      	cmp	r1, r3
20007e9a:	d205      	bcs.n	20007ea8 <__any_on+0x54>
20007e9c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
20007ea0:	2a00      	cmp	r2, #0
20007ea2:	d1e9      	bne.n	20007e78 <__any_on+0x24>
20007ea4:	4299      	cmp	r1, r3
20007ea6:	d3f9      	bcc.n	20007e9c <__any_on+0x48>
20007ea8:	2000      	movs	r0, #0
20007eaa:	4770      	bx	lr

20007eac <_Bfree>:
20007eac:	b530      	push	{r4, r5, lr}
20007eae:	6a45      	ldr	r5, [r0, #36]	; 0x24
20007eb0:	b083      	sub	sp, #12
20007eb2:	4604      	mov	r4, r0
20007eb4:	b155      	cbz	r5, 20007ecc <_Bfree+0x20>
20007eb6:	b139      	cbz	r1, 20007ec8 <_Bfree+0x1c>
20007eb8:	6a63      	ldr	r3, [r4, #36]	; 0x24
20007eba:	684a      	ldr	r2, [r1, #4]
20007ebc:	68db      	ldr	r3, [r3, #12]
20007ebe:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
20007ec2:	6008      	str	r0, [r1, #0]
20007ec4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
20007ec8:	b003      	add	sp, #12
20007eca:	bd30      	pop	{r4, r5, pc}
20007ecc:	2010      	movs	r0, #16
20007ece:	9101      	str	r1, [sp, #4]
20007ed0:	f7ff fa24 	bl	2000731c <malloc>
20007ed4:	9901      	ldr	r1, [sp, #4]
20007ed6:	6260      	str	r0, [r4, #36]	; 0x24
20007ed8:	60c5      	str	r5, [r0, #12]
20007eda:	6045      	str	r5, [r0, #4]
20007edc:	6085      	str	r5, [r0, #8]
20007ede:	6005      	str	r5, [r0, #0]
20007ee0:	e7e9      	b.n	20007eb6 <_Bfree+0xa>
20007ee2:	bf00      	nop

20007ee4 <_Balloc>:
20007ee4:	b570      	push	{r4, r5, r6, lr}
20007ee6:	6a44      	ldr	r4, [r0, #36]	; 0x24
20007ee8:	4606      	mov	r6, r0
20007eea:	460d      	mov	r5, r1
20007eec:	b164      	cbz	r4, 20007f08 <_Balloc+0x24>
20007eee:	68e2      	ldr	r2, [r4, #12]
20007ef0:	b1a2      	cbz	r2, 20007f1c <_Balloc+0x38>
20007ef2:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
20007ef6:	b1eb      	cbz	r3, 20007f34 <_Balloc+0x50>
20007ef8:	6819      	ldr	r1, [r3, #0]
20007efa:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
20007efe:	2200      	movs	r2, #0
20007f00:	60da      	str	r2, [r3, #12]
20007f02:	611a      	str	r2, [r3, #16]
20007f04:	4618      	mov	r0, r3
20007f06:	bd70      	pop	{r4, r5, r6, pc}
20007f08:	2010      	movs	r0, #16
20007f0a:	f7ff fa07 	bl	2000731c <malloc>
20007f0e:	2300      	movs	r3, #0
20007f10:	4604      	mov	r4, r0
20007f12:	6270      	str	r0, [r6, #36]	; 0x24
20007f14:	60c3      	str	r3, [r0, #12]
20007f16:	6043      	str	r3, [r0, #4]
20007f18:	6083      	str	r3, [r0, #8]
20007f1a:	6003      	str	r3, [r0, #0]
20007f1c:	2210      	movs	r2, #16
20007f1e:	4630      	mov	r0, r6
20007f20:	2104      	movs	r1, #4
20007f22:	f000 fe57 	bl	20008bd4 <_calloc_r>
20007f26:	6a73      	ldr	r3, [r6, #36]	; 0x24
20007f28:	60e0      	str	r0, [r4, #12]
20007f2a:	68da      	ldr	r2, [r3, #12]
20007f2c:	2a00      	cmp	r2, #0
20007f2e:	d1e0      	bne.n	20007ef2 <_Balloc+0xe>
20007f30:	4613      	mov	r3, r2
20007f32:	e7e7      	b.n	20007f04 <_Balloc+0x20>
20007f34:	2401      	movs	r4, #1
20007f36:	4630      	mov	r0, r6
20007f38:	4621      	mov	r1, r4
20007f3a:	40ac      	lsls	r4, r5
20007f3c:	1d62      	adds	r2, r4, #5
20007f3e:	0092      	lsls	r2, r2, #2
20007f40:	f000 fe48 	bl	20008bd4 <_calloc_r>
20007f44:	4603      	mov	r3, r0
20007f46:	2800      	cmp	r0, #0
20007f48:	d0dc      	beq.n	20007f04 <_Balloc+0x20>
20007f4a:	6045      	str	r5, [r0, #4]
20007f4c:	6084      	str	r4, [r0, #8]
20007f4e:	e7d6      	b.n	20007efe <_Balloc+0x1a>

20007f50 <__d2b>:
20007f50:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
20007f54:	b083      	sub	sp, #12
20007f56:	2101      	movs	r1, #1
20007f58:	461d      	mov	r5, r3
20007f5a:	4614      	mov	r4, r2
20007f5c:	9f0a      	ldr	r7, [sp, #40]	; 0x28
20007f5e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
20007f60:	f7ff ffc0 	bl	20007ee4 <_Balloc>
20007f64:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
20007f68:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
20007f6c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20007f70:	4615      	mov	r5, r2
20007f72:	ea5f 5a12 	movs.w	sl, r2, lsr #20
20007f76:	9300      	str	r3, [sp, #0]
20007f78:	bf1c      	itt	ne
20007f7a:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
20007f7e:	9300      	strne	r3, [sp, #0]
20007f80:	4680      	mov	r8, r0
20007f82:	2c00      	cmp	r4, #0
20007f84:	d023      	beq.n	20007fce <__d2b+0x7e>
20007f86:	a802      	add	r0, sp, #8
20007f88:	f840 4d04 	str.w	r4, [r0, #-4]!
20007f8c:	f7ff fe22 	bl	20007bd4 <__lo0bits>
20007f90:	4603      	mov	r3, r0
20007f92:	2800      	cmp	r0, #0
20007f94:	d137      	bne.n	20008006 <__d2b+0xb6>
20007f96:	9901      	ldr	r1, [sp, #4]
20007f98:	9a00      	ldr	r2, [sp, #0]
20007f9a:	f8c8 1014 	str.w	r1, [r8, #20]
20007f9e:	2a00      	cmp	r2, #0
20007fa0:	bf14      	ite	ne
20007fa2:	2402      	movne	r4, #2
20007fa4:	2401      	moveq	r4, #1
20007fa6:	f8c8 2018 	str.w	r2, [r8, #24]
20007faa:	f8c8 4010 	str.w	r4, [r8, #16]
20007fae:	f1ba 0f00 	cmp.w	sl, #0
20007fb2:	d01b      	beq.n	20007fec <__d2b+0x9c>
20007fb4:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
20007fb8:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
20007fbc:	f1aa 0a03 	sub.w	sl, sl, #3
20007fc0:	4453      	add	r3, sl
20007fc2:	603b      	str	r3, [r7, #0]
20007fc4:	6032      	str	r2, [r6, #0]
20007fc6:	4640      	mov	r0, r8
20007fc8:	b003      	add	sp, #12
20007fca:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
20007fce:	4668      	mov	r0, sp
20007fd0:	f7ff fe00 	bl	20007bd4 <__lo0bits>
20007fd4:	2301      	movs	r3, #1
20007fd6:	461c      	mov	r4, r3
20007fd8:	f8c8 3010 	str.w	r3, [r8, #16]
20007fdc:	9b00      	ldr	r3, [sp, #0]
20007fde:	f8c8 3014 	str.w	r3, [r8, #20]
20007fe2:	f100 0320 	add.w	r3, r0, #32
20007fe6:	f1ba 0f00 	cmp.w	sl, #0
20007fea:	d1e3      	bne.n	20007fb4 <__d2b+0x64>
20007fec:	eb08 0284 	add.w	r2, r8, r4, lsl #2
20007ff0:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
20007ff4:	3b02      	subs	r3, #2
20007ff6:	603b      	str	r3, [r7, #0]
20007ff8:	6910      	ldr	r0, [r2, #16]
20007ffa:	f7ff fdcb 	bl	20007b94 <__hi0bits>
20007ffe:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
20008002:	6030      	str	r0, [r6, #0]
20008004:	e7df      	b.n	20007fc6 <__d2b+0x76>
20008006:	9a00      	ldr	r2, [sp, #0]
20008008:	f1c0 0120 	rsb	r1, r0, #32
2000800c:	fa12 f101 	lsls.w	r1, r2, r1
20008010:	40c2      	lsrs	r2, r0
20008012:	9801      	ldr	r0, [sp, #4]
20008014:	4301      	orrs	r1, r0
20008016:	f8c8 1014 	str.w	r1, [r8, #20]
2000801a:	9200      	str	r2, [sp, #0]
2000801c:	e7bf      	b.n	20007f9e <__d2b+0x4e>
2000801e:	bf00      	nop

20008020 <__mdiff>:
20008020:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
20008024:	6913      	ldr	r3, [r2, #16]
20008026:	690f      	ldr	r7, [r1, #16]
20008028:	460c      	mov	r4, r1
2000802a:	4615      	mov	r5, r2
2000802c:	1aff      	subs	r7, r7, r3
2000802e:	2f00      	cmp	r7, #0
20008030:	d04f      	beq.n	200080d2 <__mdiff+0xb2>
20008032:	db6a      	blt.n	2000810a <__mdiff+0xea>
20008034:	2700      	movs	r7, #0
20008036:	f101 0614 	add.w	r6, r1, #20
2000803a:	6861      	ldr	r1, [r4, #4]
2000803c:	f7ff ff52 	bl	20007ee4 <_Balloc>
20008040:	f8d5 8010 	ldr.w	r8, [r5, #16]
20008044:	f8d4 c010 	ldr.w	ip, [r4, #16]
20008048:	f105 0114 	add.w	r1, r5, #20
2000804c:	2200      	movs	r2, #0
2000804e:	eb05 0588 	add.w	r5, r5, r8, lsl #2
20008052:	eb04 048c 	add.w	r4, r4, ip, lsl #2
20008056:	f105 0814 	add.w	r8, r5, #20
2000805a:	3414      	adds	r4, #20
2000805c:	f100 0314 	add.w	r3, r0, #20
20008060:	60c7      	str	r7, [r0, #12]
20008062:	f851 7b04 	ldr.w	r7, [r1], #4
20008066:	f856 5b04 	ldr.w	r5, [r6], #4
2000806a:	46bb      	mov	fp, r7
2000806c:	fa1f fa87 	uxth.w	sl, r7
20008070:	0c3f      	lsrs	r7, r7, #16
20008072:	fa1f f985 	uxth.w	r9, r5
20008076:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
2000807a:	ebca 0a09 	rsb	sl, sl, r9
2000807e:	4452      	add	r2, sl
20008080:	eb07 4722 	add.w	r7, r7, r2, asr #16
20008084:	b292      	uxth	r2, r2
20008086:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
2000808a:	f843 2b04 	str.w	r2, [r3], #4
2000808e:	143a      	asrs	r2, r7, #16
20008090:	4588      	cmp	r8, r1
20008092:	d8e6      	bhi.n	20008062 <__mdiff+0x42>
20008094:	42a6      	cmp	r6, r4
20008096:	d20e      	bcs.n	200080b6 <__mdiff+0x96>
20008098:	f856 1b04 	ldr.w	r1, [r6], #4
2000809c:	b28d      	uxth	r5, r1
2000809e:	0c09      	lsrs	r1, r1, #16
200080a0:	1952      	adds	r2, r2, r5
200080a2:	eb01 4122 	add.w	r1, r1, r2, asr #16
200080a6:	b292      	uxth	r2, r2
200080a8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
200080ac:	f843 2b04 	str.w	r2, [r3], #4
200080b0:	140a      	asrs	r2, r1, #16
200080b2:	42b4      	cmp	r4, r6
200080b4:	d8f0      	bhi.n	20008098 <__mdiff+0x78>
200080b6:	f853 2c04 	ldr.w	r2, [r3, #-4]
200080ba:	b932      	cbnz	r2, 200080ca <__mdiff+0xaa>
200080bc:	f853 2c08 	ldr.w	r2, [r3, #-8]
200080c0:	f10c 3cff 	add.w	ip, ip, #4294967295
200080c4:	3b04      	subs	r3, #4
200080c6:	2a00      	cmp	r2, #0
200080c8:	d0f8      	beq.n	200080bc <__mdiff+0x9c>
200080ca:	f8c0 c010 	str.w	ip, [r0, #16]
200080ce:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
200080d2:	3304      	adds	r3, #4
200080d4:	f101 0614 	add.w	r6, r1, #20
200080d8:	009b      	lsls	r3, r3, #2
200080da:	18d2      	adds	r2, r2, r3
200080dc:	18cb      	adds	r3, r1, r3
200080de:	3304      	adds	r3, #4
200080e0:	3204      	adds	r2, #4
200080e2:	f853 cc04 	ldr.w	ip, [r3, #-4]
200080e6:	3b04      	subs	r3, #4
200080e8:	f852 1c04 	ldr.w	r1, [r2, #-4]
200080ec:	3a04      	subs	r2, #4
200080ee:	458c      	cmp	ip, r1
200080f0:	d10a      	bne.n	20008108 <__mdiff+0xe8>
200080f2:	429e      	cmp	r6, r3
200080f4:	d3f5      	bcc.n	200080e2 <__mdiff+0xc2>
200080f6:	2100      	movs	r1, #0
200080f8:	f7ff fef4 	bl	20007ee4 <_Balloc>
200080fc:	2301      	movs	r3, #1
200080fe:	6103      	str	r3, [r0, #16]
20008100:	2300      	movs	r3, #0
20008102:	6143      	str	r3, [r0, #20]
20008104:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20008108:	d297      	bcs.n	2000803a <__mdiff+0x1a>
2000810a:	4623      	mov	r3, r4
2000810c:	462c      	mov	r4, r5
2000810e:	2701      	movs	r7, #1
20008110:	461d      	mov	r5, r3
20008112:	f104 0614 	add.w	r6, r4, #20
20008116:	e790      	b.n	2000803a <__mdiff+0x1a>

20008118 <__lshift>:
20008118:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
2000811c:	690d      	ldr	r5, [r1, #16]
2000811e:	688b      	ldr	r3, [r1, #8]
20008120:	1156      	asrs	r6, r2, #5
20008122:	3501      	adds	r5, #1
20008124:	460c      	mov	r4, r1
20008126:	19ad      	adds	r5, r5, r6
20008128:	4690      	mov	r8, r2
2000812a:	429d      	cmp	r5, r3
2000812c:	4682      	mov	sl, r0
2000812e:	6849      	ldr	r1, [r1, #4]
20008130:	dd03      	ble.n	2000813a <__lshift+0x22>
20008132:	005b      	lsls	r3, r3, #1
20008134:	3101      	adds	r1, #1
20008136:	429d      	cmp	r5, r3
20008138:	dcfb      	bgt.n	20008132 <__lshift+0x1a>
2000813a:	4650      	mov	r0, sl
2000813c:	f7ff fed2 	bl	20007ee4 <_Balloc>
20008140:	2e00      	cmp	r6, #0
20008142:	4607      	mov	r7, r0
20008144:	f100 0214 	add.w	r2, r0, #20
20008148:	dd0a      	ble.n	20008160 <__lshift+0x48>
2000814a:	2300      	movs	r3, #0
2000814c:	4619      	mov	r1, r3
2000814e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
20008152:	3301      	adds	r3, #1
20008154:	42b3      	cmp	r3, r6
20008156:	d1fa      	bne.n	2000814e <__lshift+0x36>
20008158:	eb07 0383 	add.w	r3, r7, r3, lsl #2
2000815c:	f103 0214 	add.w	r2, r3, #20
20008160:	6920      	ldr	r0, [r4, #16]
20008162:	f104 0314 	add.w	r3, r4, #20
20008166:	eb04 0080 	add.w	r0, r4, r0, lsl #2
2000816a:	3014      	adds	r0, #20
2000816c:	f018 081f 	ands.w	r8, r8, #31
20008170:	d01b      	beq.n	200081aa <__lshift+0x92>
20008172:	f1c8 0e20 	rsb	lr, r8, #32
20008176:	2100      	movs	r1, #0
20008178:	681e      	ldr	r6, [r3, #0]
2000817a:	fa06 fc08 	lsl.w	ip, r6, r8
2000817e:	ea41 010c 	orr.w	r1, r1, ip
20008182:	f842 1b04 	str.w	r1, [r2], #4
20008186:	f853 1b04 	ldr.w	r1, [r3], #4
2000818a:	4298      	cmp	r0, r3
2000818c:	fa21 f10e 	lsr.w	r1, r1, lr
20008190:	d8f2      	bhi.n	20008178 <__lshift+0x60>
20008192:	6011      	str	r1, [r2, #0]
20008194:	b101      	cbz	r1, 20008198 <__lshift+0x80>
20008196:	3501      	adds	r5, #1
20008198:	4650      	mov	r0, sl
2000819a:	3d01      	subs	r5, #1
2000819c:	4621      	mov	r1, r4
2000819e:	613d      	str	r5, [r7, #16]
200081a0:	f7ff fe84 	bl	20007eac <_Bfree>
200081a4:	4638      	mov	r0, r7
200081a6:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
200081aa:	f853 1008 	ldr.w	r1, [r3, r8]
200081ae:	f842 1008 	str.w	r1, [r2, r8]
200081b2:	f108 0804 	add.w	r8, r8, #4
200081b6:	eb08 0103 	add.w	r1, r8, r3
200081ba:	4288      	cmp	r0, r1
200081bc:	d9ec      	bls.n	20008198 <__lshift+0x80>
200081be:	f853 1008 	ldr.w	r1, [r3, r8]
200081c2:	f842 1008 	str.w	r1, [r2, r8]
200081c6:	f108 0804 	add.w	r8, r8, #4
200081ca:	eb08 0103 	add.w	r1, r8, r3
200081ce:	4288      	cmp	r0, r1
200081d0:	d8eb      	bhi.n	200081aa <__lshift+0x92>
200081d2:	e7e1      	b.n	20008198 <__lshift+0x80>

200081d4 <__multiply>:
200081d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200081d8:	f8d1 8010 	ldr.w	r8, [r1, #16]
200081dc:	6917      	ldr	r7, [r2, #16]
200081de:	460d      	mov	r5, r1
200081e0:	4616      	mov	r6, r2
200081e2:	b087      	sub	sp, #28
200081e4:	45b8      	cmp	r8, r7
200081e6:	bfb5      	itete	lt
200081e8:	4615      	movlt	r5, r2
200081ea:	463b      	movge	r3, r7
200081ec:	460b      	movlt	r3, r1
200081ee:	4647      	movge	r7, r8
200081f0:	bfb4      	ite	lt
200081f2:	461e      	movlt	r6, r3
200081f4:	4698      	movge	r8, r3
200081f6:	68ab      	ldr	r3, [r5, #8]
200081f8:	eb08 0407 	add.w	r4, r8, r7
200081fc:	6869      	ldr	r1, [r5, #4]
200081fe:	429c      	cmp	r4, r3
20008200:	bfc8      	it	gt
20008202:	3101      	addgt	r1, #1
20008204:	f7ff fe6e 	bl	20007ee4 <_Balloc>
20008208:	eb00 0384 	add.w	r3, r0, r4, lsl #2
2000820c:	f100 0b14 	add.w	fp, r0, #20
20008210:	3314      	adds	r3, #20
20008212:	9003      	str	r0, [sp, #12]
20008214:	459b      	cmp	fp, r3
20008216:	9304      	str	r3, [sp, #16]
20008218:	d206      	bcs.n	20008228 <__multiply+0x54>
2000821a:	9904      	ldr	r1, [sp, #16]
2000821c:	465b      	mov	r3, fp
2000821e:	2200      	movs	r2, #0
20008220:	f843 2b04 	str.w	r2, [r3], #4
20008224:	4299      	cmp	r1, r3
20008226:	d8fb      	bhi.n	20008220 <__multiply+0x4c>
20008228:	eb06 0888 	add.w	r8, r6, r8, lsl #2
2000822c:	f106 0914 	add.w	r9, r6, #20
20008230:	f108 0814 	add.w	r8, r8, #20
20008234:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
20008238:	3514      	adds	r5, #20
2000823a:	45c1      	cmp	r9, r8
2000823c:	f8cd 8004 	str.w	r8, [sp, #4]
20008240:	f10c 0c14 	add.w	ip, ip, #20
20008244:	9502      	str	r5, [sp, #8]
20008246:	d24b      	bcs.n	200082e0 <__multiply+0x10c>
20008248:	f04f 0a00 	mov.w	sl, #0
2000824c:	9405      	str	r4, [sp, #20]
2000824e:	f859 400a 	ldr.w	r4, [r9, sl]
20008252:	eb0a 080b 	add.w	r8, sl, fp
20008256:	b2a0      	uxth	r0, r4
20008258:	b1d8      	cbz	r0, 20008292 <__multiply+0xbe>
2000825a:	9a02      	ldr	r2, [sp, #8]
2000825c:	4643      	mov	r3, r8
2000825e:	2400      	movs	r4, #0
20008260:	f852 5b04 	ldr.w	r5, [r2], #4
20008264:	6819      	ldr	r1, [r3, #0]
20008266:	b2af      	uxth	r7, r5
20008268:	0c2d      	lsrs	r5, r5, #16
2000826a:	b28e      	uxth	r6, r1
2000826c:	0c09      	lsrs	r1, r1, #16
2000826e:	fb00 6607 	mla	r6, r0, r7, r6
20008272:	fb00 1105 	mla	r1, r0, r5, r1
20008276:	1936      	adds	r6, r6, r4
20008278:	eb01 4116 	add.w	r1, r1, r6, lsr #16
2000827c:	b2b6      	uxth	r6, r6
2000827e:	0c0c      	lsrs	r4, r1, #16
20008280:	4594      	cmp	ip, r2
20008282:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
20008286:	f843 6b04 	str.w	r6, [r3], #4
2000828a:	d8e9      	bhi.n	20008260 <__multiply+0x8c>
2000828c:	601c      	str	r4, [r3, #0]
2000828e:	f859 400a 	ldr.w	r4, [r9, sl]
20008292:	0c24      	lsrs	r4, r4, #16
20008294:	d01c      	beq.n	200082d0 <__multiply+0xfc>
20008296:	f85b 200a 	ldr.w	r2, [fp, sl]
2000829a:	4641      	mov	r1, r8
2000829c:	9b02      	ldr	r3, [sp, #8]
2000829e:	2500      	movs	r5, #0
200082a0:	4610      	mov	r0, r2
200082a2:	881e      	ldrh	r6, [r3, #0]
200082a4:	b297      	uxth	r7, r2
200082a6:	fb06 5504 	mla	r5, r6, r4, r5
200082aa:	eb05 4510 	add.w	r5, r5, r0, lsr #16
200082ae:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
200082b2:	600f      	str	r7, [r1, #0]
200082b4:	f851 0f04 	ldr.w	r0, [r1, #4]!
200082b8:	f853 2b04 	ldr.w	r2, [r3], #4
200082bc:	b286      	uxth	r6, r0
200082be:	0c12      	lsrs	r2, r2, #16
200082c0:	fb02 6204 	mla	r2, r2, r4, r6
200082c4:	eb02 4215 	add.w	r2, r2, r5, lsr #16
200082c8:	0c15      	lsrs	r5, r2, #16
200082ca:	459c      	cmp	ip, r3
200082cc:	d8e9      	bhi.n	200082a2 <__multiply+0xce>
200082ce:	600a      	str	r2, [r1, #0]
200082d0:	f10a 0a04 	add.w	sl, sl, #4
200082d4:	9a01      	ldr	r2, [sp, #4]
200082d6:	eb0a 0309 	add.w	r3, sl, r9
200082da:	429a      	cmp	r2, r3
200082dc:	d8b7      	bhi.n	2000824e <__multiply+0x7a>
200082de:	9c05      	ldr	r4, [sp, #20]
200082e0:	2c00      	cmp	r4, #0
200082e2:	dd0b      	ble.n	200082fc <__multiply+0x128>
200082e4:	9a04      	ldr	r2, [sp, #16]
200082e6:	f852 3c04 	ldr.w	r3, [r2, #-4]
200082ea:	b93b      	cbnz	r3, 200082fc <__multiply+0x128>
200082ec:	4613      	mov	r3, r2
200082ee:	e003      	b.n	200082f8 <__multiply+0x124>
200082f0:	f853 2c08 	ldr.w	r2, [r3, #-8]
200082f4:	3b04      	subs	r3, #4
200082f6:	b90a      	cbnz	r2, 200082fc <__multiply+0x128>
200082f8:	3c01      	subs	r4, #1
200082fa:	d1f9      	bne.n	200082f0 <__multiply+0x11c>
200082fc:	9b03      	ldr	r3, [sp, #12]
200082fe:	4618      	mov	r0, r3
20008300:	611c      	str	r4, [r3, #16]
20008302:	b007      	add	sp, #28
20008304:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

20008308 <__i2b>:
20008308:	b510      	push	{r4, lr}
2000830a:	460c      	mov	r4, r1
2000830c:	2101      	movs	r1, #1
2000830e:	f7ff fde9 	bl	20007ee4 <_Balloc>
20008312:	2201      	movs	r2, #1
20008314:	6144      	str	r4, [r0, #20]
20008316:	6102      	str	r2, [r0, #16]
20008318:	bd10      	pop	{r4, pc}
2000831a:	bf00      	nop

2000831c <__multadd>:
2000831c:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
20008320:	460d      	mov	r5, r1
20008322:	2100      	movs	r1, #0
20008324:	4606      	mov	r6, r0
20008326:	692c      	ldr	r4, [r5, #16]
20008328:	b083      	sub	sp, #12
2000832a:	f105 0814 	add.w	r8, r5, #20
2000832e:	4608      	mov	r0, r1
20008330:	f858 7001 	ldr.w	r7, [r8, r1]
20008334:	3001      	adds	r0, #1
20008336:	fa1f fa87 	uxth.w	sl, r7
2000833a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
2000833e:	fb0a 3302 	mla	r3, sl, r2, r3
20008342:	fb0c fc02 	mul.w	ip, ip, r2
20008346:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
2000834a:	b29b      	uxth	r3, r3
2000834c:	eb03 430c 	add.w	r3, r3, ip, lsl #16
20008350:	f848 3001 	str.w	r3, [r8, r1]
20008354:	3104      	adds	r1, #4
20008356:	4284      	cmp	r4, r0
20008358:	ea4f 431c 	mov.w	r3, ip, lsr #16
2000835c:	dce8      	bgt.n	20008330 <__multadd+0x14>
2000835e:	b13b      	cbz	r3, 20008370 <__multadd+0x54>
20008360:	68aa      	ldr	r2, [r5, #8]
20008362:	4294      	cmp	r4, r2
20008364:	da08      	bge.n	20008378 <__multadd+0x5c>
20008366:	eb05 0284 	add.w	r2, r5, r4, lsl #2
2000836a:	3401      	adds	r4, #1
2000836c:	612c      	str	r4, [r5, #16]
2000836e:	6153      	str	r3, [r2, #20]
20008370:	4628      	mov	r0, r5
20008372:	b003      	add	sp, #12
20008374:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
20008378:	6869      	ldr	r1, [r5, #4]
2000837a:	4630      	mov	r0, r6
2000837c:	9301      	str	r3, [sp, #4]
2000837e:	3101      	adds	r1, #1
20008380:	f7ff fdb0 	bl	20007ee4 <_Balloc>
20008384:	692a      	ldr	r2, [r5, #16]
20008386:	f105 010c 	add.w	r1, r5, #12
2000838a:	3202      	adds	r2, #2
2000838c:	0092      	lsls	r2, r2, #2
2000838e:	4607      	mov	r7, r0
20008390:	300c      	adds	r0, #12
20008392:	f7ff fad7 	bl	20007944 <memcpy>
20008396:	4629      	mov	r1, r5
20008398:	4630      	mov	r0, r6
2000839a:	463d      	mov	r5, r7
2000839c:	f7ff fd86 	bl	20007eac <_Bfree>
200083a0:	9b01      	ldr	r3, [sp, #4]
200083a2:	e7e0      	b.n	20008366 <__multadd+0x4a>

200083a4 <__pow5mult>:
200083a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200083a8:	4615      	mov	r5, r2
200083aa:	f012 0203 	ands.w	r2, r2, #3
200083ae:	4604      	mov	r4, r0
200083b0:	4688      	mov	r8, r1
200083b2:	d12c      	bne.n	2000840e <__pow5mult+0x6a>
200083b4:	10ad      	asrs	r5, r5, #2
200083b6:	d01e      	beq.n	200083f6 <__pow5mult+0x52>
200083b8:	6a66      	ldr	r6, [r4, #36]	; 0x24
200083ba:	2e00      	cmp	r6, #0
200083bc:	d034      	beq.n	20008428 <__pow5mult+0x84>
200083be:	68b7      	ldr	r7, [r6, #8]
200083c0:	2f00      	cmp	r7, #0
200083c2:	d03b      	beq.n	2000843c <__pow5mult+0x98>
200083c4:	f015 0f01 	tst.w	r5, #1
200083c8:	d108      	bne.n	200083dc <__pow5mult+0x38>
200083ca:	106d      	asrs	r5, r5, #1
200083cc:	d013      	beq.n	200083f6 <__pow5mult+0x52>
200083ce:	683e      	ldr	r6, [r7, #0]
200083d0:	b1a6      	cbz	r6, 200083fc <__pow5mult+0x58>
200083d2:	4630      	mov	r0, r6
200083d4:	4607      	mov	r7, r0
200083d6:	f015 0f01 	tst.w	r5, #1
200083da:	d0f6      	beq.n	200083ca <__pow5mult+0x26>
200083dc:	4641      	mov	r1, r8
200083de:	463a      	mov	r2, r7
200083e0:	4620      	mov	r0, r4
200083e2:	f7ff fef7 	bl	200081d4 <__multiply>
200083e6:	4641      	mov	r1, r8
200083e8:	4606      	mov	r6, r0
200083ea:	4620      	mov	r0, r4
200083ec:	f7ff fd5e 	bl	20007eac <_Bfree>
200083f0:	106d      	asrs	r5, r5, #1
200083f2:	46b0      	mov	r8, r6
200083f4:	d1eb      	bne.n	200083ce <__pow5mult+0x2a>
200083f6:	4640      	mov	r0, r8
200083f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200083fc:	4639      	mov	r1, r7
200083fe:	463a      	mov	r2, r7
20008400:	4620      	mov	r0, r4
20008402:	f7ff fee7 	bl	200081d4 <__multiply>
20008406:	6038      	str	r0, [r7, #0]
20008408:	4607      	mov	r7, r0
2000840a:	6006      	str	r6, [r0, #0]
2000840c:	e7e3      	b.n	200083d6 <__pow5mult+0x32>
2000840e:	f649 2ce8 	movw	ip, #39656	; 0x9ae8
20008412:	2300      	movs	r3, #0
20008414:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20008418:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
2000841c:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
20008420:	f7ff ff7c 	bl	2000831c <__multadd>
20008424:	4680      	mov	r8, r0
20008426:	e7c5      	b.n	200083b4 <__pow5mult+0x10>
20008428:	2010      	movs	r0, #16
2000842a:	f7fe ff77 	bl	2000731c <malloc>
2000842e:	2300      	movs	r3, #0
20008430:	4606      	mov	r6, r0
20008432:	6260      	str	r0, [r4, #36]	; 0x24
20008434:	60c3      	str	r3, [r0, #12]
20008436:	6043      	str	r3, [r0, #4]
20008438:	6083      	str	r3, [r0, #8]
2000843a:	6003      	str	r3, [r0, #0]
2000843c:	4620      	mov	r0, r4
2000843e:	f240 2171 	movw	r1, #625	; 0x271
20008442:	f7ff ff61 	bl	20008308 <__i2b>
20008446:	2300      	movs	r3, #0
20008448:	60b0      	str	r0, [r6, #8]
2000844a:	4607      	mov	r7, r0
2000844c:	6003      	str	r3, [r0, #0]
2000844e:	e7b9      	b.n	200083c4 <__pow5mult+0x20>

20008450 <__s2b>:
20008450:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20008454:	461e      	mov	r6, r3
20008456:	f648 6339 	movw	r3, #36409	; 0x8e39
2000845a:	f106 0c08 	add.w	ip, r6, #8
2000845e:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
20008462:	4688      	mov	r8, r1
20008464:	4605      	mov	r5, r0
20008466:	4617      	mov	r7, r2
20008468:	fb83 130c 	smull	r1, r3, r3, ip
2000846c:	ea4f 7cec 	mov.w	ip, ip, asr #31
20008470:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
20008474:	f1bc 0f01 	cmp.w	ip, #1
20008478:	dd35      	ble.n	200084e6 <__s2b+0x96>
2000847a:	2100      	movs	r1, #0
2000847c:	2201      	movs	r2, #1
2000847e:	0052      	lsls	r2, r2, #1
20008480:	3101      	adds	r1, #1
20008482:	4594      	cmp	ip, r2
20008484:	dcfb      	bgt.n	2000847e <__s2b+0x2e>
20008486:	4628      	mov	r0, r5
20008488:	f7ff fd2c 	bl	20007ee4 <_Balloc>
2000848c:	9b08      	ldr	r3, [sp, #32]
2000848e:	6143      	str	r3, [r0, #20]
20008490:	2301      	movs	r3, #1
20008492:	2f09      	cmp	r7, #9
20008494:	6103      	str	r3, [r0, #16]
20008496:	dd22      	ble.n	200084de <__s2b+0x8e>
20008498:	f108 0a09 	add.w	sl, r8, #9
2000849c:	2409      	movs	r4, #9
2000849e:	f818 3004 	ldrb.w	r3, [r8, r4]
200084a2:	4601      	mov	r1, r0
200084a4:	220a      	movs	r2, #10
200084a6:	3401      	adds	r4, #1
200084a8:	3b30      	subs	r3, #48	; 0x30
200084aa:	4628      	mov	r0, r5
200084ac:	f7ff ff36 	bl	2000831c <__multadd>
200084b0:	42a7      	cmp	r7, r4
200084b2:	dcf4      	bgt.n	2000849e <__s2b+0x4e>
200084b4:	eb0a 0807 	add.w	r8, sl, r7
200084b8:	f1a8 0808 	sub.w	r8, r8, #8
200084bc:	42be      	cmp	r6, r7
200084be:	dd0c      	ble.n	200084da <__s2b+0x8a>
200084c0:	2400      	movs	r4, #0
200084c2:	f818 3004 	ldrb.w	r3, [r8, r4]
200084c6:	4601      	mov	r1, r0
200084c8:	3401      	adds	r4, #1
200084ca:	220a      	movs	r2, #10
200084cc:	3b30      	subs	r3, #48	; 0x30
200084ce:	4628      	mov	r0, r5
200084d0:	f7ff ff24 	bl	2000831c <__multadd>
200084d4:	19e3      	adds	r3, r4, r7
200084d6:	429e      	cmp	r6, r3
200084d8:	dcf3      	bgt.n	200084c2 <__s2b+0x72>
200084da:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
200084de:	f108 080a 	add.w	r8, r8, #10
200084e2:	2709      	movs	r7, #9
200084e4:	e7ea      	b.n	200084bc <__s2b+0x6c>
200084e6:	2100      	movs	r1, #0
200084e8:	e7cd      	b.n	20008486 <__s2b+0x36>
200084ea:	bf00      	nop

200084ec <_realloc_r>:
200084ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200084f0:	4691      	mov	r9, r2
200084f2:	b083      	sub	sp, #12
200084f4:	4607      	mov	r7, r0
200084f6:	460e      	mov	r6, r1
200084f8:	2900      	cmp	r1, #0
200084fa:	f000 813a 	beq.w	20008772 <_realloc_r+0x286>
200084fe:	f1a1 0808 	sub.w	r8, r1, #8
20008502:	f109 040b 	add.w	r4, r9, #11
20008506:	f7ff fb41 	bl	20007b8c <__malloc_lock>
2000850a:	2c16      	cmp	r4, #22
2000850c:	f8d8 1004 	ldr.w	r1, [r8, #4]
20008510:	460b      	mov	r3, r1
20008512:	f200 80a0 	bhi.w	20008656 <_realloc_r+0x16a>
20008516:	2210      	movs	r2, #16
20008518:	2500      	movs	r5, #0
2000851a:	4614      	mov	r4, r2
2000851c:	454c      	cmp	r4, r9
2000851e:	bf38      	it	cc
20008520:	f045 0501 	orrcc.w	r5, r5, #1
20008524:	2d00      	cmp	r5, #0
20008526:	f040 812a 	bne.w	2000877e <_realloc_r+0x292>
2000852a:	f021 0a03 	bic.w	sl, r1, #3
2000852e:	4592      	cmp	sl, r2
20008530:	bfa2      	ittt	ge
20008532:	4640      	movge	r0, r8
20008534:	4655      	movge	r5, sl
20008536:	f108 0808 	addge.w	r8, r8, #8
2000853a:	da75      	bge.n	20008628 <_realloc_r+0x13c>
2000853c:	f649 535c 	movw	r3, #40284	; 0x9d5c
20008540:	eb08 000a 	add.w	r0, r8, sl
20008544:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008548:	f8d3 e008 	ldr.w	lr, [r3, #8]
2000854c:	4586      	cmp	lr, r0
2000854e:	f000 811a 	beq.w	20008786 <_realloc_r+0x29a>
20008552:	f8d0 c004 	ldr.w	ip, [r0, #4]
20008556:	f02c 0b01 	bic.w	fp, ip, #1
2000855a:	4483      	add	fp, r0
2000855c:	f8db b004 	ldr.w	fp, [fp, #4]
20008560:	f01b 0f01 	tst.w	fp, #1
20008564:	d07c      	beq.n	20008660 <_realloc_r+0x174>
20008566:	46ac      	mov	ip, r5
20008568:	4628      	mov	r0, r5
2000856a:	f011 0f01 	tst.w	r1, #1
2000856e:	f040 809b 	bne.w	200086a8 <_realloc_r+0x1bc>
20008572:	f856 1c08 	ldr.w	r1, [r6, #-8]
20008576:	ebc1 0b08 	rsb	fp, r1, r8
2000857a:	f8db 5004 	ldr.w	r5, [fp, #4]
2000857e:	f025 0503 	bic.w	r5, r5, #3
20008582:	2800      	cmp	r0, #0
20008584:	f000 80dd 	beq.w	20008742 <_realloc_r+0x256>
20008588:	4570      	cmp	r0, lr
2000858a:	f000 811f 	beq.w	200087cc <_realloc_r+0x2e0>
2000858e:	eb05 030a 	add.w	r3, r5, sl
20008592:	eb0c 0503 	add.w	r5, ip, r3
20008596:	4295      	cmp	r5, r2
20008598:	bfb8      	it	lt
2000859a:	461d      	movlt	r5, r3
2000859c:	f2c0 80d2 	blt.w	20008744 <_realloc_r+0x258>
200085a0:	6881      	ldr	r1, [r0, #8]
200085a2:	465b      	mov	r3, fp
200085a4:	68c0      	ldr	r0, [r0, #12]
200085a6:	f1aa 0204 	sub.w	r2, sl, #4
200085aa:	2a24      	cmp	r2, #36	; 0x24
200085ac:	6081      	str	r1, [r0, #8]
200085ae:	60c8      	str	r0, [r1, #12]
200085b0:	f853 1f08 	ldr.w	r1, [r3, #8]!
200085b4:	f8db 000c 	ldr.w	r0, [fp, #12]
200085b8:	6081      	str	r1, [r0, #8]
200085ba:	60c8      	str	r0, [r1, #12]
200085bc:	f200 80d0 	bhi.w	20008760 <_realloc_r+0x274>
200085c0:	2a13      	cmp	r2, #19
200085c2:	469c      	mov	ip, r3
200085c4:	d921      	bls.n	2000860a <_realloc_r+0x11e>
200085c6:	4631      	mov	r1, r6
200085c8:	f10b 0c10 	add.w	ip, fp, #16
200085cc:	f851 0b04 	ldr.w	r0, [r1], #4
200085d0:	f8cb 0008 	str.w	r0, [fp, #8]
200085d4:	6870      	ldr	r0, [r6, #4]
200085d6:	1d0e      	adds	r6, r1, #4
200085d8:	2a1b      	cmp	r2, #27
200085da:	f8cb 000c 	str.w	r0, [fp, #12]
200085de:	d914      	bls.n	2000860a <_realloc_r+0x11e>
200085e0:	6848      	ldr	r0, [r1, #4]
200085e2:	1d31      	adds	r1, r6, #4
200085e4:	f10b 0c18 	add.w	ip, fp, #24
200085e8:	f8cb 0010 	str.w	r0, [fp, #16]
200085ec:	6870      	ldr	r0, [r6, #4]
200085ee:	1d0e      	adds	r6, r1, #4
200085f0:	2a24      	cmp	r2, #36	; 0x24
200085f2:	f8cb 0014 	str.w	r0, [fp, #20]
200085f6:	d108      	bne.n	2000860a <_realloc_r+0x11e>
200085f8:	684a      	ldr	r2, [r1, #4]
200085fa:	f10b 0c20 	add.w	ip, fp, #32
200085fe:	f8cb 2018 	str.w	r2, [fp, #24]
20008602:	6872      	ldr	r2, [r6, #4]
20008604:	3608      	adds	r6, #8
20008606:	f8cb 201c 	str.w	r2, [fp, #28]
2000860a:	4631      	mov	r1, r6
2000860c:	4698      	mov	r8, r3
2000860e:	4662      	mov	r2, ip
20008610:	4658      	mov	r0, fp
20008612:	f851 3b04 	ldr.w	r3, [r1], #4
20008616:	f842 3b04 	str.w	r3, [r2], #4
2000861a:	6873      	ldr	r3, [r6, #4]
2000861c:	f8cc 3004 	str.w	r3, [ip, #4]
20008620:	684b      	ldr	r3, [r1, #4]
20008622:	6053      	str	r3, [r2, #4]
20008624:	f8db 3004 	ldr.w	r3, [fp, #4]
20008628:	ebc4 0c05 	rsb	ip, r4, r5
2000862c:	f1bc 0f0f 	cmp.w	ip, #15
20008630:	d826      	bhi.n	20008680 <_realloc_r+0x194>
20008632:	1942      	adds	r2, r0, r5
20008634:	f003 0301 	and.w	r3, r3, #1
20008638:	ea43 0505 	orr.w	r5, r3, r5
2000863c:	6045      	str	r5, [r0, #4]
2000863e:	6853      	ldr	r3, [r2, #4]
20008640:	f043 0301 	orr.w	r3, r3, #1
20008644:	6053      	str	r3, [r2, #4]
20008646:	4638      	mov	r0, r7
20008648:	4645      	mov	r5, r8
2000864a:	f7ff faa1 	bl	20007b90 <__malloc_unlock>
2000864e:	4628      	mov	r0, r5
20008650:	b003      	add	sp, #12
20008652:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20008656:	f024 0407 	bic.w	r4, r4, #7
2000865a:	4622      	mov	r2, r4
2000865c:	0fe5      	lsrs	r5, r4, #31
2000865e:	e75d      	b.n	2000851c <_realloc_r+0x30>
20008660:	f02c 0c03 	bic.w	ip, ip, #3
20008664:	eb0c 050a 	add.w	r5, ip, sl
20008668:	4295      	cmp	r5, r2
2000866a:	f6ff af7e 	blt.w	2000856a <_realloc_r+0x7e>
2000866e:	6882      	ldr	r2, [r0, #8]
20008670:	460b      	mov	r3, r1
20008672:	68c1      	ldr	r1, [r0, #12]
20008674:	4640      	mov	r0, r8
20008676:	f108 0808 	add.w	r8, r8, #8
2000867a:	608a      	str	r2, [r1, #8]
2000867c:	60d1      	str	r1, [r2, #12]
2000867e:	e7d3      	b.n	20008628 <_realloc_r+0x13c>
20008680:	1901      	adds	r1, r0, r4
20008682:	f003 0301 	and.w	r3, r3, #1
20008686:	eb01 020c 	add.w	r2, r1, ip
2000868a:	ea43 0404 	orr.w	r4, r3, r4
2000868e:	f04c 0301 	orr.w	r3, ip, #1
20008692:	6044      	str	r4, [r0, #4]
20008694:	604b      	str	r3, [r1, #4]
20008696:	4638      	mov	r0, r7
20008698:	6853      	ldr	r3, [r2, #4]
2000869a:	3108      	adds	r1, #8
2000869c:	f043 0301 	orr.w	r3, r3, #1
200086a0:	6053      	str	r3, [r2, #4]
200086a2:	f7fe fac1 	bl	20006c28 <_free_r>
200086a6:	e7ce      	b.n	20008646 <_realloc_r+0x15a>
200086a8:	4649      	mov	r1, r9
200086aa:	4638      	mov	r0, r7
200086ac:	f7fe fe3e 	bl	2000732c <_malloc_r>
200086b0:	4605      	mov	r5, r0
200086b2:	2800      	cmp	r0, #0
200086b4:	d041      	beq.n	2000873a <_realloc_r+0x24e>
200086b6:	f8d8 3004 	ldr.w	r3, [r8, #4]
200086ba:	f1a0 0208 	sub.w	r2, r0, #8
200086be:	f023 0101 	bic.w	r1, r3, #1
200086c2:	4441      	add	r1, r8
200086c4:	428a      	cmp	r2, r1
200086c6:	f000 80d7 	beq.w	20008878 <_realloc_r+0x38c>
200086ca:	f1aa 0204 	sub.w	r2, sl, #4
200086ce:	4631      	mov	r1, r6
200086d0:	2a24      	cmp	r2, #36	; 0x24
200086d2:	d878      	bhi.n	200087c6 <_realloc_r+0x2da>
200086d4:	2a13      	cmp	r2, #19
200086d6:	4603      	mov	r3, r0
200086d8:	d921      	bls.n	2000871e <_realloc_r+0x232>
200086da:	4634      	mov	r4, r6
200086dc:	f854 3b04 	ldr.w	r3, [r4], #4
200086e0:	1d21      	adds	r1, r4, #4
200086e2:	f840 3b04 	str.w	r3, [r0], #4
200086e6:	1d03      	adds	r3, r0, #4
200086e8:	f8d6 c004 	ldr.w	ip, [r6, #4]
200086ec:	2a1b      	cmp	r2, #27
200086ee:	f8c5 c004 	str.w	ip, [r5, #4]
200086f2:	d914      	bls.n	2000871e <_realloc_r+0x232>
200086f4:	f8d4 e004 	ldr.w	lr, [r4, #4]
200086f8:	1d1c      	adds	r4, r3, #4
200086fa:	f101 0c04 	add.w	ip, r1, #4
200086fe:	f8c0 e004 	str.w	lr, [r0, #4]
20008702:	6848      	ldr	r0, [r1, #4]
20008704:	f10c 0104 	add.w	r1, ip, #4
20008708:	6058      	str	r0, [r3, #4]
2000870a:	1d23      	adds	r3, r4, #4
2000870c:	2a24      	cmp	r2, #36	; 0x24
2000870e:	d106      	bne.n	2000871e <_realloc_r+0x232>
20008710:	f8dc 2004 	ldr.w	r2, [ip, #4]
20008714:	6062      	str	r2, [r4, #4]
20008716:	684a      	ldr	r2, [r1, #4]
20008718:	3108      	adds	r1, #8
2000871a:	605a      	str	r2, [r3, #4]
2000871c:	3308      	adds	r3, #8
2000871e:	4608      	mov	r0, r1
20008720:	461a      	mov	r2, r3
20008722:	f850 4b04 	ldr.w	r4, [r0], #4
20008726:	f842 4b04 	str.w	r4, [r2], #4
2000872a:	6849      	ldr	r1, [r1, #4]
2000872c:	6059      	str	r1, [r3, #4]
2000872e:	6843      	ldr	r3, [r0, #4]
20008730:	6053      	str	r3, [r2, #4]
20008732:	4631      	mov	r1, r6
20008734:	4638      	mov	r0, r7
20008736:	f7fe fa77 	bl	20006c28 <_free_r>
2000873a:	4638      	mov	r0, r7
2000873c:	f7ff fa28 	bl	20007b90 <__malloc_unlock>
20008740:	e785      	b.n	2000864e <_realloc_r+0x162>
20008742:	4455      	add	r5, sl
20008744:	4295      	cmp	r5, r2
20008746:	dbaf      	blt.n	200086a8 <_realloc_r+0x1bc>
20008748:	465b      	mov	r3, fp
2000874a:	f8db 000c 	ldr.w	r0, [fp, #12]
2000874e:	f1aa 0204 	sub.w	r2, sl, #4
20008752:	f853 1f08 	ldr.w	r1, [r3, #8]!
20008756:	2a24      	cmp	r2, #36	; 0x24
20008758:	6081      	str	r1, [r0, #8]
2000875a:	60c8      	str	r0, [r1, #12]
2000875c:	f67f af30 	bls.w	200085c0 <_realloc_r+0xd4>
20008760:	4618      	mov	r0, r3
20008762:	4631      	mov	r1, r6
20008764:	4698      	mov	r8, r3
20008766:	f7ff f9b5 	bl	20007ad4 <memmove>
2000876a:	4658      	mov	r0, fp
2000876c:	f8db 3004 	ldr.w	r3, [fp, #4]
20008770:	e75a      	b.n	20008628 <_realloc_r+0x13c>
20008772:	4611      	mov	r1, r2
20008774:	b003      	add	sp, #12
20008776:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000877a:	f7fe bdd7 	b.w	2000732c <_malloc_r>
2000877e:	230c      	movs	r3, #12
20008780:	2500      	movs	r5, #0
20008782:	603b      	str	r3, [r7, #0]
20008784:	e763      	b.n	2000864e <_realloc_r+0x162>
20008786:	f8de 5004 	ldr.w	r5, [lr, #4]
2000878a:	f104 0b10 	add.w	fp, r4, #16
2000878e:	f025 0c03 	bic.w	ip, r5, #3
20008792:	eb0c 000a 	add.w	r0, ip, sl
20008796:	4558      	cmp	r0, fp
20008798:	bfb8      	it	lt
2000879a:	4670      	movlt	r0, lr
2000879c:	f6ff aee5 	blt.w	2000856a <_realloc_r+0x7e>
200087a0:	eb08 0204 	add.w	r2, r8, r4
200087a4:	1b01      	subs	r1, r0, r4
200087a6:	f041 0101 	orr.w	r1, r1, #1
200087aa:	609a      	str	r2, [r3, #8]
200087ac:	6051      	str	r1, [r2, #4]
200087ae:	4638      	mov	r0, r7
200087b0:	f8d8 1004 	ldr.w	r1, [r8, #4]
200087b4:	4635      	mov	r5, r6
200087b6:	f001 0301 	and.w	r3, r1, #1
200087ba:	431c      	orrs	r4, r3
200087bc:	f8c8 4004 	str.w	r4, [r8, #4]
200087c0:	f7ff f9e6 	bl	20007b90 <__malloc_unlock>
200087c4:	e743      	b.n	2000864e <_realloc_r+0x162>
200087c6:	f7ff f985 	bl	20007ad4 <memmove>
200087ca:	e7b2      	b.n	20008732 <_realloc_r+0x246>
200087cc:	4455      	add	r5, sl
200087ce:	f104 0110 	add.w	r1, r4, #16
200087d2:	44ac      	add	ip, r5
200087d4:	458c      	cmp	ip, r1
200087d6:	dbb5      	blt.n	20008744 <_realloc_r+0x258>
200087d8:	465d      	mov	r5, fp
200087da:	f8db 000c 	ldr.w	r0, [fp, #12]
200087de:	f1aa 0204 	sub.w	r2, sl, #4
200087e2:	f855 1f08 	ldr.w	r1, [r5, #8]!
200087e6:	2a24      	cmp	r2, #36	; 0x24
200087e8:	6081      	str	r1, [r0, #8]
200087ea:	60c8      	str	r0, [r1, #12]
200087ec:	d84c      	bhi.n	20008888 <_realloc_r+0x39c>
200087ee:	2a13      	cmp	r2, #19
200087f0:	4628      	mov	r0, r5
200087f2:	d924      	bls.n	2000883e <_realloc_r+0x352>
200087f4:	4631      	mov	r1, r6
200087f6:	f10b 0010 	add.w	r0, fp, #16
200087fa:	f851 eb04 	ldr.w	lr, [r1], #4
200087fe:	f8cb e008 	str.w	lr, [fp, #8]
20008802:	f8d6 e004 	ldr.w	lr, [r6, #4]
20008806:	1d0e      	adds	r6, r1, #4
20008808:	2a1b      	cmp	r2, #27
2000880a:	f8cb e00c 	str.w	lr, [fp, #12]
2000880e:	d916      	bls.n	2000883e <_realloc_r+0x352>
20008810:	f8d1 e004 	ldr.w	lr, [r1, #4]
20008814:	1d31      	adds	r1, r6, #4
20008816:	f10b 0018 	add.w	r0, fp, #24
2000881a:	f8cb e010 	str.w	lr, [fp, #16]
2000881e:	f8d6 e004 	ldr.w	lr, [r6, #4]
20008822:	1d0e      	adds	r6, r1, #4
20008824:	2a24      	cmp	r2, #36	; 0x24
20008826:	f8cb e014 	str.w	lr, [fp, #20]
2000882a:	d108      	bne.n	2000883e <_realloc_r+0x352>
2000882c:	684a      	ldr	r2, [r1, #4]
2000882e:	f10b 0020 	add.w	r0, fp, #32
20008832:	f8cb 2018 	str.w	r2, [fp, #24]
20008836:	6872      	ldr	r2, [r6, #4]
20008838:	3608      	adds	r6, #8
2000883a:	f8cb 201c 	str.w	r2, [fp, #28]
2000883e:	4631      	mov	r1, r6
20008840:	4602      	mov	r2, r0
20008842:	f851 eb04 	ldr.w	lr, [r1], #4
20008846:	f842 eb04 	str.w	lr, [r2], #4
2000884a:	6876      	ldr	r6, [r6, #4]
2000884c:	6046      	str	r6, [r0, #4]
2000884e:	6849      	ldr	r1, [r1, #4]
20008850:	6051      	str	r1, [r2, #4]
20008852:	eb0b 0204 	add.w	r2, fp, r4
20008856:	ebc4 010c 	rsb	r1, r4, ip
2000885a:	f041 0101 	orr.w	r1, r1, #1
2000885e:	609a      	str	r2, [r3, #8]
20008860:	6051      	str	r1, [r2, #4]
20008862:	4638      	mov	r0, r7
20008864:	f8db 1004 	ldr.w	r1, [fp, #4]
20008868:	f001 0301 	and.w	r3, r1, #1
2000886c:	431c      	orrs	r4, r3
2000886e:	f8cb 4004 	str.w	r4, [fp, #4]
20008872:	f7ff f98d 	bl	20007b90 <__malloc_unlock>
20008876:	e6ea      	b.n	2000864e <_realloc_r+0x162>
20008878:	6855      	ldr	r5, [r2, #4]
2000887a:	4640      	mov	r0, r8
2000887c:	f108 0808 	add.w	r8, r8, #8
20008880:	f025 0503 	bic.w	r5, r5, #3
20008884:	4455      	add	r5, sl
20008886:	e6cf      	b.n	20008628 <_realloc_r+0x13c>
20008888:	4631      	mov	r1, r6
2000888a:	4628      	mov	r0, r5
2000888c:	9300      	str	r3, [sp, #0]
2000888e:	f8cd c004 	str.w	ip, [sp, #4]
20008892:	f7ff f91f 	bl	20007ad4 <memmove>
20008896:	f8dd c004 	ldr.w	ip, [sp, #4]
2000889a:	9b00      	ldr	r3, [sp, #0]
2000889c:	e7d9      	b.n	20008852 <_realloc_r+0x366>
2000889e:	bf00      	nop

200088a0 <__isinfd>:
200088a0:	4602      	mov	r2, r0
200088a2:	4240      	negs	r0, r0
200088a4:	ea40 0302 	orr.w	r3, r0, r2
200088a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
200088ac:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
200088b0:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
200088b4:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
200088b8:	4258      	negs	r0, r3
200088ba:	ea40 0303 	orr.w	r3, r0, r3
200088be:	17d8      	asrs	r0, r3, #31
200088c0:	3001      	adds	r0, #1
200088c2:	4770      	bx	lr

200088c4 <__isnand>:
200088c4:	4602      	mov	r2, r0
200088c6:	4240      	negs	r0, r0
200088c8:	4310      	orrs	r0, r2
200088ca:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
200088ce:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
200088d2:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
200088d6:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
200088da:	0fc0      	lsrs	r0, r0, #31
200088dc:	4770      	bx	lr
200088de:	bf00      	nop

200088e0 <_sbrk_r>:
200088e0:	b538      	push	{r3, r4, r5, lr}
200088e2:	f24a 34a4 	movw	r4, #41892	; 0xa3a4
200088e6:	f2c2 0400 	movt	r4, #8192	; 0x2000
200088ea:	4605      	mov	r5, r0
200088ec:	4608      	mov	r0, r1
200088ee:	2300      	movs	r3, #0
200088f0:	6023      	str	r3, [r4, #0]
200088f2:	f7f8 fcff 	bl	200012f4 <_sbrk>
200088f6:	f1b0 3fff 	cmp.w	r0, #4294967295
200088fa:	d000      	beq.n	200088fe <_sbrk_r+0x1e>
200088fc:	bd38      	pop	{r3, r4, r5, pc}
200088fe:	6823      	ldr	r3, [r4, #0]
20008900:	2b00      	cmp	r3, #0
20008902:	d0fb      	beq.n	200088fc <_sbrk_r+0x1c>
20008904:	602b      	str	r3, [r5, #0]
20008906:	bd38      	pop	{r3, r4, r5, pc}

20008908 <__sclose>:
20008908:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000890c:	f000 b990 	b.w	20008c30 <_close_r>

20008910 <__sseek>:
20008910:	b510      	push	{r4, lr}
20008912:	460c      	mov	r4, r1
20008914:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20008918:	f000 fa2e 	bl	20008d78 <_lseek_r>
2000891c:	89a3      	ldrh	r3, [r4, #12]
2000891e:	f1b0 3fff 	cmp.w	r0, #4294967295
20008922:	bf15      	itete	ne
20008924:	6560      	strne	r0, [r4, #84]	; 0x54
20008926:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
2000892a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
2000892e:	81a3      	strheq	r3, [r4, #12]
20008930:	bf18      	it	ne
20008932:	81a3      	strhne	r3, [r4, #12]
20008934:	bd10      	pop	{r4, pc}
20008936:	bf00      	nop

20008938 <__swrite>:
20008938:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000893c:	461d      	mov	r5, r3
2000893e:	898b      	ldrh	r3, [r1, #12]
20008940:	460c      	mov	r4, r1
20008942:	4616      	mov	r6, r2
20008944:	4607      	mov	r7, r0
20008946:	f413 7f80 	tst.w	r3, #256	; 0x100
2000894a:	d006      	beq.n	2000895a <__swrite+0x22>
2000894c:	2302      	movs	r3, #2
2000894e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20008952:	2200      	movs	r2, #0
20008954:	f000 fa10 	bl	20008d78 <_lseek_r>
20008958:	89a3      	ldrh	r3, [r4, #12]
2000895a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
2000895e:	4638      	mov	r0, r7
20008960:	81a3      	strh	r3, [r4, #12]
20008962:	4632      	mov	r2, r6
20008964:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
20008968:	462b      	mov	r3, r5
2000896a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
2000896e:	f7f8 bc9d 	b.w	200012ac <_write_r>
20008972:	bf00      	nop

20008974 <__sread>:
20008974:	b510      	push	{r4, lr}
20008976:	460c      	mov	r4, r1
20008978:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000897c:	f000 fa12 	bl	20008da4 <_read_r>
20008980:	2800      	cmp	r0, #0
20008982:	db03      	blt.n	2000898c <__sread+0x18>
20008984:	6d63      	ldr	r3, [r4, #84]	; 0x54
20008986:	181b      	adds	r3, r3, r0
20008988:	6563      	str	r3, [r4, #84]	; 0x54
2000898a:	bd10      	pop	{r4, pc}
2000898c:	89a3      	ldrh	r3, [r4, #12]
2000898e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
20008992:	81a3      	strh	r3, [r4, #12]
20008994:	bd10      	pop	{r4, pc}
20008996:	bf00      	nop

20008998 <strcmp>:
20008998:	ea80 0201 	eor.w	r2, r0, r1
2000899c:	f012 0f03 	tst.w	r2, #3
200089a0:	d13a      	bne.n	20008a18 <strcmp_unaligned>
200089a2:	f010 0203 	ands.w	r2, r0, #3
200089a6:	f020 0003 	bic.w	r0, r0, #3
200089aa:	f021 0103 	bic.w	r1, r1, #3
200089ae:	f850 cb04 	ldr.w	ip, [r0], #4
200089b2:	bf08      	it	eq
200089b4:	f851 3b04 	ldreq.w	r3, [r1], #4
200089b8:	d00d      	beq.n	200089d6 <strcmp+0x3e>
200089ba:	f082 0203 	eor.w	r2, r2, #3
200089be:	ea4f 02c2 	mov.w	r2, r2, lsl #3
200089c2:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
200089c6:	fa23 f202 	lsr.w	r2, r3, r2
200089ca:	f851 3b04 	ldr.w	r3, [r1], #4
200089ce:	ea4c 0c02 	orr.w	ip, ip, r2
200089d2:	ea43 0302 	orr.w	r3, r3, r2
200089d6:	bf00      	nop
200089d8:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
200089dc:	459c      	cmp	ip, r3
200089de:	bf01      	itttt	eq
200089e0:	ea22 020c 	biceq.w	r2, r2, ip
200089e4:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
200089e8:	f850 cb04 	ldreq.w	ip, [r0], #4
200089ec:	f851 3b04 	ldreq.w	r3, [r1], #4
200089f0:	d0f2      	beq.n	200089d8 <strcmp+0x40>
200089f2:	ea4f 600c 	mov.w	r0, ip, lsl #24
200089f6:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
200089fa:	2801      	cmp	r0, #1
200089fc:	bf28      	it	cs
200089fe:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
20008a02:	bf08      	it	eq
20008a04:	0a1b      	lsreq	r3, r3, #8
20008a06:	d0f4      	beq.n	200089f2 <strcmp+0x5a>
20008a08:	f003 03ff 	and.w	r3, r3, #255	; 0xff
20008a0c:	ea4f 6010 	mov.w	r0, r0, lsr #24
20008a10:	eba0 0003 	sub.w	r0, r0, r3
20008a14:	4770      	bx	lr
20008a16:	bf00      	nop

20008a18 <strcmp_unaligned>:
20008a18:	f010 0f03 	tst.w	r0, #3
20008a1c:	d00a      	beq.n	20008a34 <strcmp_unaligned+0x1c>
20008a1e:	f810 2b01 	ldrb.w	r2, [r0], #1
20008a22:	f811 3b01 	ldrb.w	r3, [r1], #1
20008a26:	2a01      	cmp	r2, #1
20008a28:	bf28      	it	cs
20008a2a:	429a      	cmpcs	r2, r3
20008a2c:	d0f4      	beq.n	20008a18 <strcmp_unaligned>
20008a2e:	eba2 0003 	sub.w	r0, r2, r3
20008a32:	4770      	bx	lr
20008a34:	f84d 5d04 	str.w	r5, [sp, #-4]!
20008a38:	f84d 4d04 	str.w	r4, [sp, #-4]!
20008a3c:	f04f 0201 	mov.w	r2, #1
20008a40:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
20008a44:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
20008a48:	f001 0c03 	and.w	ip, r1, #3
20008a4c:	f021 0103 	bic.w	r1, r1, #3
20008a50:	f850 4b04 	ldr.w	r4, [r0], #4
20008a54:	f851 5b04 	ldr.w	r5, [r1], #4
20008a58:	f1bc 0f02 	cmp.w	ip, #2
20008a5c:	d026      	beq.n	20008aac <strcmp_unaligned+0x94>
20008a5e:	d84b      	bhi.n	20008af8 <strcmp_unaligned+0xe0>
20008a60:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
20008a64:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
20008a68:	eba4 0302 	sub.w	r3, r4, r2
20008a6c:	ea23 0304 	bic.w	r3, r3, r4
20008a70:	d10d      	bne.n	20008a8e <strcmp_unaligned+0x76>
20008a72:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
20008a76:	bf08      	it	eq
20008a78:	f851 5b04 	ldreq.w	r5, [r1], #4
20008a7c:	d10a      	bne.n	20008a94 <strcmp_unaligned+0x7c>
20008a7e:	ea8c 0c04 	eor.w	ip, ip, r4
20008a82:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
20008a86:	d10c      	bne.n	20008aa2 <strcmp_unaligned+0x8a>
20008a88:	f850 4b04 	ldr.w	r4, [r0], #4
20008a8c:	e7e8      	b.n	20008a60 <strcmp_unaligned+0x48>
20008a8e:	ea4f 2515 	mov.w	r5, r5, lsr #8
20008a92:	e05c      	b.n	20008b4e <strcmp_unaligned+0x136>
20008a94:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
20008a98:	d152      	bne.n	20008b40 <strcmp_unaligned+0x128>
20008a9a:	780d      	ldrb	r5, [r1, #0]
20008a9c:	ea4f 6c14 	mov.w	ip, r4, lsr #24
20008aa0:	e055      	b.n	20008b4e <strcmp_unaligned+0x136>
20008aa2:	ea4f 6c14 	mov.w	ip, r4, lsr #24
20008aa6:	f005 05ff 	and.w	r5, r5, #255	; 0xff
20008aaa:	e050      	b.n	20008b4e <strcmp_unaligned+0x136>
20008aac:	ea4f 4c04 	mov.w	ip, r4, lsl #16
20008ab0:	eba4 0302 	sub.w	r3, r4, r2
20008ab4:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
20008ab8:	ea23 0304 	bic.w	r3, r3, r4
20008abc:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
20008ac0:	d117      	bne.n	20008af2 <strcmp_unaligned+0xda>
20008ac2:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
20008ac6:	bf08      	it	eq
20008ac8:	f851 5b04 	ldreq.w	r5, [r1], #4
20008acc:	d107      	bne.n	20008ade <strcmp_unaligned+0xc6>
20008ace:	ea8c 0c04 	eor.w	ip, ip, r4
20008ad2:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
20008ad6:	d108      	bne.n	20008aea <strcmp_unaligned+0xd2>
20008ad8:	f850 4b04 	ldr.w	r4, [r0], #4
20008adc:	e7e6      	b.n	20008aac <strcmp_unaligned+0x94>
20008ade:	041b      	lsls	r3, r3, #16
20008ae0:	d12e      	bne.n	20008b40 <strcmp_unaligned+0x128>
20008ae2:	880d      	ldrh	r5, [r1, #0]
20008ae4:	ea4f 4c14 	mov.w	ip, r4, lsr #16
20008ae8:	e031      	b.n	20008b4e <strcmp_unaligned+0x136>
20008aea:	ea4f 4505 	mov.w	r5, r5, lsl #16
20008aee:	ea4f 4c14 	mov.w	ip, r4, lsr #16
20008af2:	ea4f 4515 	mov.w	r5, r5, lsr #16
20008af6:	e02a      	b.n	20008b4e <strcmp_unaligned+0x136>
20008af8:	f004 0cff 	and.w	ip, r4, #255	; 0xff
20008afc:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
20008b00:	eba4 0302 	sub.w	r3, r4, r2
20008b04:	ea23 0304 	bic.w	r3, r3, r4
20008b08:	d10d      	bne.n	20008b26 <strcmp_unaligned+0x10e>
20008b0a:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
20008b0e:	bf08      	it	eq
20008b10:	f851 5b04 	ldreq.w	r5, [r1], #4
20008b14:	d10a      	bne.n	20008b2c <strcmp_unaligned+0x114>
20008b16:	ea8c 0c04 	eor.w	ip, ip, r4
20008b1a:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
20008b1e:	d10a      	bne.n	20008b36 <strcmp_unaligned+0x11e>
20008b20:	f850 4b04 	ldr.w	r4, [r0], #4
20008b24:	e7e8      	b.n	20008af8 <strcmp_unaligned+0xe0>
20008b26:	ea4f 6515 	mov.w	r5, r5, lsr #24
20008b2a:	e010      	b.n	20008b4e <strcmp_unaligned+0x136>
20008b2c:	f014 0fff 	tst.w	r4, #255	; 0xff
20008b30:	d006      	beq.n	20008b40 <strcmp_unaligned+0x128>
20008b32:	f851 5b04 	ldr.w	r5, [r1], #4
20008b36:	ea4f 2c14 	mov.w	ip, r4, lsr #8
20008b3a:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
20008b3e:	e006      	b.n	20008b4e <strcmp_unaligned+0x136>
20008b40:	f04f 0000 	mov.w	r0, #0
20008b44:	f85d 4b04 	ldr.w	r4, [sp], #4
20008b48:	f85d 5b04 	ldr.w	r5, [sp], #4
20008b4c:	4770      	bx	lr
20008b4e:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
20008b52:	f005 00ff 	and.w	r0, r5, #255	; 0xff
20008b56:	2801      	cmp	r0, #1
20008b58:	bf28      	it	cs
20008b5a:	4290      	cmpcs	r0, r2
20008b5c:	bf04      	itt	eq
20008b5e:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
20008b62:	0a2d      	lsreq	r5, r5, #8
20008b64:	d0f3      	beq.n	20008b4e <strcmp_unaligned+0x136>
20008b66:	eba2 0000 	sub.w	r0, r2, r0
20008b6a:	f85d 4b04 	ldr.w	r4, [sp], #4
20008b6e:	f85d 5b04 	ldr.w	r5, [sp], #4
20008b72:	4770      	bx	lr

20008b74 <strlen>:
20008b74:	f020 0103 	bic.w	r1, r0, #3
20008b78:	f010 0003 	ands.w	r0, r0, #3
20008b7c:	f1c0 0000 	rsb	r0, r0, #0
20008b80:	f851 3b04 	ldr.w	r3, [r1], #4
20008b84:	f100 0c04 	add.w	ip, r0, #4
20008b88:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
20008b8c:	f06f 0200 	mvn.w	r2, #0
20008b90:	bf1c      	itt	ne
20008b92:	fa22 f20c 	lsrne.w	r2, r2, ip
20008b96:	4313      	orrne	r3, r2
20008b98:	f04f 0c01 	mov.w	ip, #1
20008b9c:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
20008ba0:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
20008ba4:	eba3 020c 	sub.w	r2, r3, ip
20008ba8:	ea22 0203 	bic.w	r2, r2, r3
20008bac:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
20008bb0:	bf04      	itt	eq
20008bb2:	f851 3b04 	ldreq.w	r3, [r1], #4
20008bb6:	3004      	addeq	r0, #4
20008bb8:	d0f4      	beq.n	20008ba4 <strlen+0x30>
20008bba:	f013 0fff 	tst.w	r3, #255	; 0xff
20008bbe:	bf1f      	itttt	ne
20008bc0:	3001      	addne	r0, #1
20008bc2:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
20008bc6:	3001      	addne	r0, #1
20008bc8:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
20008bcc:	bf18      	it	ne
20008bce:	3001      	addne	r0, #1
20008bd0:	4770      	bx	lr
20008bd2:	bf00      	nop

20008bd4 <_calloc_r>:
20008bd4:	b538      	push	{r3, r4, r5, lr}
20008bd6:	fb01 f102 	mul.w	r1, r1, r2
20008bda:	f7fe fba7 	bl	2000732c <_malloc_r>
20008bde:	4604      	mov	r4, r0
20008be0:	b1f8      	cbz	r0, 20008c22 <_calloc_r+0x4e>
20008be2:	f850 2c04 	ldr.w	r2, [r0, #-4]
20008be6:	f022 0203 	bic.w	r2, r2, #3
20008bea:	3a04      	subs	r2, #4
20008bec:	2a24      	cmp	r2, #36	; 0x24
20008bee:	d81a      	bhi.n	20008c26 <_calloc_r+0x52>
20008bf0:	2a13      	cmp	r2, #19
20008bf2:	4603      	mov	r3, r0
20008bf4:	d90f      	bls.n	20008c16 <_calloc_r+0x42>
20008bf6:	2100      	movs	r1, #0
20008bf8:	f840 1b04 	str.w	r1, [r0], #4
20008bfc:	1d03      	adds	r3, r0, #4
20008bfe:	2a1b      	cmp	r2, #27
20008c00:	6061      	str	r1, [r4, #4]
20008c02:	d908      	bls.n	20008c16 <_calloc_r+0x42>
20008c04:	1d1d      	adds	r5, r3, #4
20008c06:	6041      	str	r1, [r0, #4]
20008c08:	6059      	str	r1, [r3, #4]
20008c0a:	1d2b      	adds	r3, r5, #4
20008c0c:	2a24      	cmp	r2, #36	; 0x24
20008c0e:	bf02      	ittt	eq
20008c10:	6069      	streq	r1, [r5, #4]
20008c12:	6059      	streq	r1, [r3, #4]
20008c14:	3308      	addeq	r3, #8
20008c16:	461a      	mov	r2, r3
20008c18:	2100      	movs	r1, #0
20008c1a:	f842 1b04 	str.w	r1, [r2], #4
20008c1e:	6059      	str	r1, [r3, #4]
20008c20:	6051      	str	r1, [r2, #4]
20008c22:	4620      	mov	r0, r4
20008c24:	bd38      	pop	{r3, r4, r5, pc}
20008c26:	2100      	movs	r1, #0
20008c28:	f7fb f86e 	bl	20003d08 <memset>
20008c2c:	4620      	mov	r0, r4
20008c2e:	bd38      	pop	{r3, r4, r5, pc}

20008c30 <_close_r>:
20008c30:	b538      	push	{r3, r4, r5, lr}
20008c32:	f24a 34a4 	movw	r4, #41892	; 0xa3a4
20008c36:	f2c2 0400 	movt	r4, #8192	; 0x2000
20008c3a:	4605      	mov	r5, r0
20008c3c:	4608      	mov	r0, r1
20008c3e:	2300      	movs	r3, #0
20008c40:	6023      	str	r3, [r4, #0]
20008c42:	f7f8 facd 	bl	200011e0 <_close>
20008c46:	f1b0 3fff 	cmp.w	r0, #4294967295
20008c4a:	d000      	beq.n	20008c4e <_close_r+0x1e>
20008c4c:	bd38      	pop	{r3, r4, r5, pc}
20008c4e:	6823      	ldr	r3, [r4, #0]
20008c50:	2b00      	cmp	r3, #0
20008c52:	d0fb      	beq.n	20008c4c <_close_r+0x1c>
20008c54:	602b      	str	r3, [r5, #0]
20008c56:	bd38      	pop	{r3, r4, r5, pc}

20008c58 <_fclose_r>:
20008c58:	b570      	push	{r4, r5, r6, lr}
20008c5a:	4605      	mov	r5, r0
20008c5c:	460c      	mov	r4, r1
20008c5e:	2900      	cmp	r1, #0
20008c60:	d04b      	beq.n	20008cfa <_fclose_r+0xa2>
20008c62:	f7fd fea9 	bl	200069b8 <__sfp_lock_acquire>
20008c66:	b115      	cbz	r5, 20008c6e <_fclose_r+0x16>
20008c68:	69ab      	ldr	r3, [r5, #24]
20008c6a:	2b00      	cmp	r3, #0
20008c6c:	d048      	beq.n	20008d00 <_fclose_r+0xa8>
20008c6e:	f649 2340 	movw	r3, #39488	; 0x9a40
20008c72:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008c76:	429c      	cmp	r4, r3
20008c78:	bf08      	it	eq
20008c7a:	686c      	ldreq	r4, [r5, #4]
20008c7c:	d00e      	beq.n	20008c9c <_fclose_r+0x44>
20008c7e:	f649 2360 	movw	r3, #39520	; 0x9a60
20008c82:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008c86:	429c      	cmp	r4, r3
20008c88:	bf08      	it	eq
20008c8a:	68ac      	ldreq	r4, [r5, #8]
20008c8c:	d006      	beq.n	20008c9c <_fclose_r+0x44>
20008c8e:	f649 2380 	movw	r3, #39552	; 0x9a80
20008c92:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008c96:	429c      	cmp	r4, r3
20008c98:	bf08      	it	eq
20008c9a:	68ec      	ldreq	r4, [r5, #12]
20008c9c:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
20008ca0:	b33e      	cbz	r6, 20008cf2 <_fclose_r+0x9a>
20008ca2:	4628      	mov	r0, r5
20008ca4:	4621      	mov	r1, r4
20008ca6:	f7fd fdcb 	bl	20006840 <_fflush_r>
20008caa:	6b23      	ldr	r3, [r4, #48]	; 0x30
20008cac:	4606      	mov	r6, r0
20008cae:	b13b      	cbz	r3, 20008cc0 <_fclose_r+0x68>
20008cb0:	4628      	mov	r0, r5
20008cb2:	6a21      	ldr	r1, [r4, #32]
20008cb4:	4798      	blx	r3
20008cb6:	ea36 0620 	bics.w	r6, r6, r0, asr #32
20008cba:	bf28      	it	cs
20008cbc:	f04f 36ff 	movcs.w	r6, #4294967295
20008cc0:	89a3      	ldrh	r3, [r4, #12]
20008cc2:	f013 0f80 	tst.w	r3, #128	; 0x80
20008cc6:	d11f      	bne.n	20008d08 <_fclose_r+0xb0>
20008cc8:	6b61      	ldr	r1, [r4, #52]	; 0x34
20008cca:	b141      	cbz	r1, 20008cde <_fclose_r+0x86>
20008ccc:	f104 0344 	add.w	r3, r4, #68	; 0x44
20008cd0:	4299      	cmp	r1, r3
20008cd2:	d002      	beq.n	20008cda <_fclose_r+0x82>
20008cd4:	4628      	mov	r0, r5
20008cd6:	f7fd ffa7 	bl	20006c28 <_free_r>
20008cda:	2300      	movs	r3, #0
20008cdc:	6363      	str	r3, [r4, #52]	; 0x34
20008cde:	6ca1      	ldr	r1, [r4, #72]	; 0x48
20008ce0:	b121      	cbz	r1, 20008cec <_fclose_r+0x94>
20008ce2:	4628      	mov	r0, r5
20008ce4:	f7fd ffa0 	bl	20006c28 <_free_r>
20008ce8:	2300      	movs	r3, #0
20008cea:	64a3      	str	r3, [r4, #72]	; 0x48
20008cec:	f04f 0300 	mov.w	r3, #0
20008cf0:	81a3      	strh	r3, [r4, #12]
20008cf2:	f7fd fe63 	bl	200069bc <__sfp_lock_release>
20008cf6:	4630      	mov	r0, r6
20008cf8:	bd70      	pop	{r4, r5, r6, pc}
20008cfa:	460e      	mov	r6, r1
20008cfc:	4630      	mov	r0, r6
20008cfe:	bd70      	pop	{r4, r5, r6, pc}
20008d00:	4628      	mov	r0, r5
20008d02:	f7fd ff0d 	bl	20006b20 <__sinit>
20008d06:	e7b2      	b.n	20008c6e <_fclose_r+0x16>
20008d08:	4628      	mov	r0, r5
20008d0a:	6921      	ldr	r1, [r4, #16]
20008d0c:	f7fd ff8c 	bl	20006c28 <_free_r>
20008d10:	e7da      	b.n	20008cc8 <_fclose_r+0x70>
20008d12:	bf00      	nop

20008d14 <fclose>:
20008d14:	f649 4368 	movw	r3, #40040	; 0x9c68
20008d18:	4601      	mov	r1, r0
20008d1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008d1e:	6818      	ldr	r0, [r3, #0]
20008d20:	e79a      	b.n	20008c58 <_fclose_r>
20008d22:	bf00      	nop

20008d24 <_fstat_r>:
20008d24:	b538      	push	{r3, r4, r5, lr}
20008d26:	f24a 34a4 	movw	r4, #41892	; 0xa3a4
20008d2a:	f2c2 0400 	movt	r4, #8192	; 0x2000
20008d2e:	4605      	mov	r5, r0
20008d30:	4608      	mov	r0, r1
20008d32:	4611      	mov	r1, r2
20008d34:	2300      	movs	r3, #0
20008d36:	6023      	str	r3, [r4, #0]
20008d38:	f7f8 fa58 	bl	200011ec <_fstat>
20008d3c:	f1b0 3fff 	cmp.w	r0, #4294967295
20008d40:	d000      	beq.n	20008d44 <_fstat_r+0x20>
20008d42:	bd38      	pop	{r3, r4, r5, pc}
20008d44:	6823      	ldr	r3, [r4, #0]
20008d46:	2b00      	cmp	r3, #0
20008d48:	d0fb      	beq.n	20008d42 <_fstat_r+0x1e>
20008d4a:	602b      	str	r3, [r5, #0]
20008d4c:	bd38      	pop	{r3, r4, r5, pc}
20008d4e:	bf00      	nop

20008d50 <_isatty_r>:
20008d50:	b538      	push	{r3, r4, r5, lr}
20008d52:	f24a 34a4 	movw	r4, #41892	; 0xa3a4
20008d56:	f2c2 0400 	movt	r4, #8192	; 0x2000
20008d5a:	4605      	mov	r5, r0
20008d5c:	4608      	mov	r0, r1
20008d5e:	2300      	movs	r3, #0
20008d60:	6023      	str	r3, [r4, #0]
20008d62:	f7f8 fa4d 	bl	20001200 <_isatty>
20008d66:	f1b0 3fff 	cmp.w	r0, #4294967295
20008d6a:	d000      	beq.n	20008d6e <_isatty_r+0x1e>
20008d6c:	bd38      	pop	{r3, r4, r5, pc}
20008d6e:	6823      	ldr	r3, [r4, #0]
20008d70:	2b00      	cmp	r3, #0
20008d72:	d0fb      	beq.n	20008d6c <_isatty_r+0x1c>
20008d74:	602b      	str	r3, [r5, #0]
20008d76:	bd38      	pop	{r3, r4, r5, pc}

20008d78 <_lseek_r>:
20008d78:	b538      	push	{r3, r4, r5, lr}
20008d7a:	f24a 34a4 	movw	r4, #41892	; 0xa3a4
20008d7e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20008d82:	4605      	mov	r5, r0
20008d84:	4608      	mov	r0, r1
20008d86:	4611      	mov	r1, r2
20008d88:	461a      	mov	r2, r3
20008d8a:	2300      	movs	r3, #0
20008d8c:	6023      	str	r3, [r4, #0]
20008d8e:	f7f8 fa3b 	bl	20001208 <_lseek>
20008d92:	f1b0 3fff 	cmp.w	r0, #4294967295
20008d96:	d000      	beq.n	20008d9a <_lseek_r+0x22>
20008d98:	bd38      	pop	{r3, r4, r5, pc}
20008d9a:	6823      	ldr	r3, [r4, #0]
20008d9c:	2b00      	cmp	r3, #0
20008d9e:	d0fb      	beq.n	20008d98 <_lseek_r+0x20>
20008da0:	602b      	str	r3, [r5, #0]
20008da2:	bd38      	pop	{r3, r4, r5, pc}

20008da4 <_read_r>:
20008da4:	b538      	push	{r3, r4, r5, lr}
20008da6:	f24a 34a4 	movw	r4, #41892	; 0xa3a4
20008daa:	f2c2 0400 	movt	r4, #8192	; 0x2000
20008dae:	4605      	mov	r5, r0
20008db0:	4608      	mov	r0, r1
20008db2:	4611      	mov	r1, r2
20008db4:	461a      	mov	r2, r3
20008db6:	2300      	movs	r3, #0
20008db8:	6023      	str	r3, [r4, #0]
20008dba:	f7f8 fa2d 	bl	20001218 <_read>
20008dbe:	f1b0 3fff 	cmp.w	r0, #4294967295
20008dc2:	d000      	beq.n	20008dc6 <_read_r+0x22>
20008dc4:	bd38      	pop	{r3, r4, r5, pc}
20008dc6:	6823      	ldr	r3, [r4, #0]
20008dc8:	2b00      	cmp	r3, #0
20008dca:	d0fb      	beq.n	20008dc4 <_read_r+0x20>
20008dcc:	602b      	str	r3, [r5, #0]
20008dce:	bd38      	pop	{r3, r4, r5, pc}

20008dd0 <__aeabi_uidiv>:
20008dd0:	1e4a      	subs	r2, r1, #1
20008dd2:	bf08      	it	eq
20008dd4:	4770      	bxeq	lr
20008dd6:	f0c0 8124 	bcc.w	20009022 <__aeabi_uidiv+0x252>
20008dda:	4288      	cmp	r0, r1
20008ddc:	f240 8116 	bls.w	2000900c <__aeabi_uidiv+0x23c>
20008de0:	4211      	tst	r1, r2
20008de2:	f000 8117 	beq.w	20009014 <__aeabi_uidiv+0x244>
20008de6:	fab0 f380 	clz	r3, r0
20008dea:	fab1 f281 	clz	r2, r1
20008dee:	eba2 0303 	sub.w	r3, r2, r3
20008df2:	f1c3 031f 	rsb	r3, r3, #31
20008df6:	a204      	add	r2, pc, #16	; (adr r2, 20008e08 <__aeabi_uidiv+0x38>)
20008df8:	eb02 1303 	add.w	r3, r2, r3, lsl #4
20008dfc:	f04f 0200 	mov.w	r2, #0
20008e00:	469f      	mov	pc, r3
20008e02:	bf00      	nop
20008e04:	f3af 8000 	nop.w
20008e08:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
20008e0c:	bf00      	nop
20008e0e:	eb42 0202 	adc.w	r2, r2, r2
20008e12:	bf28      	it	cs
20008e14:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
20008e18:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
20008e1c:	bf00      	nop
20008e1e:	eb42 0202 	adc.w	r2, r2, r2
20008e22:	bf28      	it	cs
20008e24:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
20008e28:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
20008e2c:	bf00      	nop
20008e2e:	eb42 0202 	adc.w	r2, r2, r2
20008e32:	bf28      	it	cs
20008e34:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
20008e38:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
20008e3c:	bf00      	nop
20008e3e:	eb42 0202 	adc.w	r2, r2, r2
20008e42:	bf28      	it	cs
20008e44:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
20008e48:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
20008e4c:	bf00      	nop
20008e4e:	eb42 0202 	adc.w	r2, r2, r2
20008e52:	bf28      	it	cs
20008e54:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
20008e58:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
20008e5c:	bf00      	nop
20008e5e:	eb42 0202 	adc.w	r2, r2, r2
20008e62:	bf28      	it	cs
20008e64:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
20008e68:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
20008e6c:	bf00      	nop
20008e6e:	eb42 0202 	adc.w	r2, r2, r2
20008e72:	bf28      	it	cs
20008e74:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
20008e78:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
20008e7c:	bf00      	nop
20008e7e:	eb42 0202 	adc.w	r2, r2, r2
20008e82:	bf28      	it	cs
20008e84:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
20008e88:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
20008e8c:	bf00      	nop
20008e8e:	eb42 0202 	adc.w	r2, r2, r2
20008e92:	bf28      	it	cs
20008e94:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
20008e98:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
20008e9c:	bf00      	nop
20008e9e:	eb42 0202 	adc.w	r2, r2, r2
20008ea2:	bf28      	it	cs
20008ea4:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
20008ea8:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
20008eac:	bf00      	nop
20008eae:	eb42 0202 	adc.w	r2, r2, r2
20008eb2:	bf28      	it	cs
20008eb4:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
20008eb8:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
20008ebc:	bf00      	nop
20008ebe:	eb42 0202 	adc.w	r2, r2, r2
20008ec2:	bf28      	it	cs
20008ec4:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
20008ec8:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
20008ecc:	bf00      	nop
20008ece:	eb42 0202 	adc.w	r2, r2, r2
20008ed2:	bf28      	it	cs
20008ed4:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
20008ed8:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
20008edc:	bf00      	nop
20008ede:	eb42 0202 	adc.w	r2, r2, r2
20008ee2:	bf28      	it	cs
20008ee4:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
20008ee8:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
20008eec:	bf00      	nop
20008eee:	eb42 0202 	adc.w	r2, r2, r2
20008ef2:	bf28      	it	cs
20008ef4:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
20008ef8:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
20008efc:	bf00      	nop
20008efe:	eb42 0202 	adc.w	r2, r2, r2
20008f02:	bf28      	it	cs
20008f04:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
20008f08:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
20008f0c:	bf00      	nop
20008f0e:	eb42 0202 	adc.w	r2, r2, r2
20008f12:	bf28      	it	cs
20008f14:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
20008f18:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
20008f1c:	bf00      	nop
20008f1e:	eb42 0202 	adc.w	r2, r2, r2
20008f22:	bf28      	it	cs
20008f24:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
20008f28:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
20008f2c:	bf00      	nop
20008f2e:	eb42 0202 	adc.w	r2, r2, r2
20008f32:	bf28      	it	cs
20008f34:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
20008f38:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
20008f3c:	bf00      	nop
20008f3e:	eb42 0202 	adc.w	r2, r2, r2
20008f42:	bf28      	it	cs
20008f44:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
20008f48:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
20008f4c:	bf00      	nop
20008f4e:	eb42 0202 	adc.w	r2, r2, r2
20008f52:	bf28      	it	cs
20008f54:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
20008f58:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
20008f5c:	bf00      	nop
20008f5e:	eb42 0202 	adc.w	r2, r2, r2
20008f62:	bf28      	it	cs
20008f64:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
20008f68:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
20008f6c:	bf00      	nop
20008f6e:	eb42 0202 	adc.w	r2, r2, r2
20008f72:	bf28      	it	cs
20008f74:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
20008f78:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
20008f7c:	bf00      	nop
20008f7e:	eb42 0202 	adc.w	r2, r2, r2
20008f82:	bf28      	it	cs
20008f84:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
20008f88:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
20008f8c:	bf00      	nop
20008f8e:	eb42 0202 	adc.w	r2, r2, r2
20008f92:	bf28      	it	cs
20008f94:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
20008f98:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
20008f9c:	bf00      	nop
20008f9e:	eb42 0202 	adc.w	r2, r2, r2
20008fa2:	bf28      	it	cs
20008fa4:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
20008fa8:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
20008fac:	bf00      	nop
20008fae:	eb42 0202 	adc.w	r2, r2, r2
20008fb2:	bf28      	it	cs
20008fb4:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
20008fb8:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
20008fbc:	bf00      	nop
20008fbe:	eb42 0202 	adc.w	r2, r2, r2
20008fc2:	bf28      	it	cs
20008fc4:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
20008fc8:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
20008fcc:	bf00      	nop
20008fce:	eb42 0202 	adc.w	r2, r2, r2
20008fd2:	bf28      	it	cs
20008fd4:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
20008fd8:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
20008fdc:	bf00      	nop
20008fde:	eb42 0202 	adc.w	r2, r2, r2
20008fe2:	bf28      	it	cs
20008fe4:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
20008fe8:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
20008fec:	bf00      	nop
20008fee:	eb42 0202 	adc.w	r2, r2, r2
20008ff2:	bf28      	it	cs
20008ff4:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
20008ff8:	ebb0 0f01 	cmp.w	r0, r1
20008ffc:	bf00      	nop
20008ffe:	eb42 0202 	adc.w	r2, r2, r2
20009002:	bf28      	it	cs
20009004:	eba0 0001 	subcs.w	r0, r0, r1
20009008:	4610      	mov	r0, r2
2000900a:	4770      	bx	lr
2000900c:	bf0c      	ite	eq
2000900e:	2001      	moveq	r0, #1
20009010:	2000      	movne	r0, #0
20009012:	4770      	bx	lr
20009014:	fab1 f281 	clz	r2, r1
20009018:	f1c2 021f 	rsb	r2, r2, #31
2000901c:	fa20 f002 	lsr.w	r0, r0, r2
20009020:	4770      	bx	lr
20009022:	b108      	cbz	r0, 20009028 <__aeabi_uidiv+0x258>
20009024:	f04f 30ff 	mov.w	r0, #4294967295
20009028:	f000 b80e 	b.w	20009048 <__aeabi_idiv0>

2000902c <__aeabi_uidivmod>:
2000902c:	2900      	cmp	r1, #0
2000902e:	d0f8      	beq.n	20009022 <__aeabi_uidiv+0x252>
20009030:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
20009034:	f7ff fecc 	bl	20008dd0 <__aeabi_uidiv>
20009038:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
2000903c:	fb02 f300 	mul.w	r3, r2, r0
20009040:	eba1 0103 	sub.w	r1, r1, r3
20009044:	4770      	bx	lr
20009046:	bf00      	nop

20009048 <__aeabi_idiv0>:
20009048:	4770      	bx	lr
2000904a:	bf00      	nop

2000904c <__gedf2>:
2000904c:	f04f 3cff 	mov.w	ip, #4294967295
20009050:	e006      	b.n	20009060 <__cmpdf2+0x4>
20009052:	bf00      	nop

20009054 <__ledf2>:
20009054:	f04f 0c01 	mov.w	ip, #1
20009058:	e002      	b.n	20009060 <__cmpdf2+0x4>
2000905a:	bf00      	nop

2000905c <__cmpdf2>:
2000905c:	f04f 0c01 	mov.w	ip, #1
20009060:	f84d cd04 	str.w	ip, [sp, #-4]!
20009064:	ea4f 0c41 	mov.w	ip, r1, lsl #1
20009068:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
2000906c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
20009070:	bf18      	it	ne
20009072:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
20009076:	d01b      	beq.n	200090b0 <__cmpdf2+0x54>
20009078:	b001      	add	sp, #4
2000907a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
2000907e:	bf0c      	ite	eq
20009080:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
20009084:	ea91 0f03 	teqne	r1, r3
20009088:	bf02      	ittt	eq
2000908a:	ea90 0f02 	teqeq	r0, r2
2000908e:	2000      	moveq	r0, #0
20009090:	4770      	bxeq	lr
20009092:	f110 0f00 	cmn.w	r0, #0
20009096:	ea91 0f03 	teq	r1, r3
2000909a:	bf58      	it	pl
2000909c:	4299      	cmppl	r1, r3
2000909e:	bf08      	it	eq
200090a0:	4290      	cmpeq	r0, r2
200090a2:	bf2c      	ite	cs
200090a4:	17d8      	asrcs	r0, r3, #31
200090a6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
200090aa:	f040 0001 	orr.w	r0, r0, #1
200090ae:	4770      	bx	lr
200090b0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
200090b4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
200090b8:	d102      	bne.n	200090c0 <__cmpdf2+0x64>
200090ba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
200090be:	d107      	bne.n	200090d0 <__cmpdf2+0x74>
200090c0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
200090c4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
200090c8:	d1d6      	bne.n	20009078 <__cmpdf2+0x1c>
200090ca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
200090ce:	d0d3      	beq.n	20009078 <__cmpdf2+0x1c>
200090d0:	f85d 0b04 	ldr.w	r0, [sp], #4
200090d4:	4770      	bx	lr
200090d6:	bf00      	nop

200090d8 <__aeabi_cdrcmple>:
200090d8:	4684      	mov	ip, r0
200090da:	4610      	mov	r0, r2
200090dc:	4662      	mov	r2, ip
200090de:	468c      	mov	ip, r1
200090e0:	4619      	mov	r1, r3
200090e2:	4663      	mov	r3, ip
200090e4:	e000      	b.n	200090e8 <__aeabi_cdcmpeq>
200090e6:	bf00      	nop

200090e8 <__aeabi_cdcmpeq>:
200090e8:	b501      	push	{r0, lr}
200090ea:	f7ff ffb7 	bl	2000905c <__cmpdf2>
200090ee:	2800      	cmp	r0, #0
200090f0:	bf48      	it	mi
200090f2:	f110 0f00 	cmnmi.w	r0, #0
200090f6:	bd01      	pop	{r0, pc}

200090f8 <__aeabi_dcmpeq>:
200090f8:	f84d ed08 	str.w	lr, [sp, #-8]!
200090fc:	f7ff fff4 	bl	200090e8 <__aeabi_cdcmpeq>
20009100:	bf0c      	ite	eq
20009102:	2001      	moveq	r0, #1
20009104:	2000      	movne	r0, #0
20009106:	f85d fb08 	ldr.w	pc, [sp], #8
2000910a:	bf00      	nop

2000910c <__aeabi_dcmplt>:
2000910c:	f84d ed08 	str.w	lr, [sp, #-8]!
20009110:	f7ff ffea 	bl	200090e8 <__aeabi_cdcmpeq>
20009114:	bf34      	ite	cc
20009116:	2001      	movcc	r0, #1
20009118:	2000      	movcs	r0, #0
2000911a:	f85d fb08 	ldr.w	pc, [sp], #8
2000911e:	bf00      	nop

20009120 <__aeabi_dcmple>:
20009120:	f84d ed08 	str.w	lr, [sp, #-8]!
20009124:	f7ff ffe0 	bl	200090e8 <__aeabi_cdcmpeq>
20009128:	bf94      	ite	ls
2000912a:	2001      	movls	r0, #1
2000912c:	2000      	movhi	r0, #0
2000912e:	f85d fb08 	ldr.w	pc, [sp], #8
20009132:	bf00      	nop

20009134 <__aeabi_dcmpge>:
20009134:	f84d ed08 	str.w	lr, [sp, #-8]!
20009138:	f7ff ffce 	bl	200090d8 <__aeabi_cdrcmple>
2000913c:	bf94      	ite	ls
2000913e:	2001      	movls	r0, #1
20009140:	2000      	movhi	r0, #0
20009142:	f85d fb08 	ldr.w	pc, [sp], #8
20009146:	bf00      	nop

20009148 <__aeabi_dcmpgt>:
20009148:	f84d ed08 	str.w	lr, [sp, #-8]!
2000914c:	f7ff ffc4 	bl	200090d8 <__aeabi_cdrcmple>
20009150:	bf34      	ite	cc
20009152:	2001      	movcc	r0, #1
20009154:	2000      	movcs	r0, #0
20009156:	f85d fb08 	ldr.w	pc, [sp], #8
2000915a:	bf00      	nop

2000915c <__aeabi_uldivmod>:
2000915c:	b94b      	cbnz	r3, 20009172 <__aeabi_uldivmod+0x16>
2000915e:	b942      	cbnz	r2, 20009172 <__aeabi_uldivmod+0x16>
20009160:	2900      	cmp	r1, #0
20009162:	bf08      	it	eq
20009164:	2800      	cmpeq	r0, #0
20009166:	d002      	beq.n	2000916e <__aeabi_uldivmod+0x12>
20009168:	f04f 31ff 	mov.w	r1, #4294967295
2000916c:	4608      	mov	r0, r1
2000916e:	f7ff bf6b 	b.w	20009048 <__aeabi_idiv0>
20009172:	b082      	sub	sp, #8
20009174:	46ec      	mov	ip, sp
20009176:	e92d 5000 	stmdb	sp!, {ip, lr}
2000917a:	f000 f805 	bl	20009188 <__gnu_uldivmod_helper>
2000917e:	f8dd e004 	ldr.w	lr, [sp, #4]
20009182:	b002      	add	sp, #8
20009184:	bc0c      	pop	{r2, r3}
20009186:	4770      	bx	lr

20009188 <__gnu_uldivmod_helper>:
20009188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000918a:	4614      	mov	r4, r2
2000918c:	461d      	mov	r5, r3
2000918e:	4606      	mov	r6, r0
20009190:	460f      	mov	r7, r1
20009192:	f000 f9d7 	bl	20009544 <__udivdi3>
20009196:	fb00 f505 	mul.w	r5, r0, r5
2000919a:	fba0 2304 	umull	r2, r3, r0, r4
2000919e:	fb04 5401 	mla	r4, r4, r1, r5
200091a2:	18e3      	adds	r3, r4, r3
200091a4:	1ab6      	subs	r6, r6, r2
200091a6:	eb67 0703 	sbc.w	r7, r7, r3
200091aa:	9b06      	ldr	r3, [sp, #24]
200091ac:	e9c3 6700 	strd	r6, r7, [r3]
200091b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
200091b2:	bf00      	nop

200091b4 <__gnu_ldivmod_helper>:
200091b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200091b6:	4614      	mov	r4, r2
200091b8:	461d      	mov	r5, r3
200091ba:	4606      	mov	r6, r0
200091bc:	460f      	mov	r7, r1
200091be:	f000 f80f 	bl	200091e0 <__divdi3>
200091c2:	fb00 f505 	mul.w	r5, r0, r5
200091c6:	fba0 2304 	umull	r2, r3, r0, r4
200091ca:	fb04 5401 	mla	r4, r4, r1, r5
200091ce:	18e3      	adds	r3, r4, r3
200091d0:	1ab6      	subs	r6, r6, r2
200091d2:	eb67 0703 	sbc.w	r7, r7, r3
200091d6:	9b06      	ldr	r3, [sp, #24]
200091d8:	e9c3 6700 	strd	r6, r7, [r3]
200091dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
200091de:	bf00      	nop

200091e0 <__divdi3>:
200091e0:	2900      	cmp	r1, #0
200091e2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200091e6:	b085      	sub	sp, #20
200091e8:	f2c0 80c8 	blt.w	2000937c <__divdi3+0x19c>
200091ec:	2600      	movs	r6, #0
200091ee:	2b00      	cmp	r3, #0
200091f0:	f2c0 80bf 	blt.w	20009372 <__divdi3+0x192>
200091f4:	4689      	mov	r9, r1
200091f6:	4614      	mov	r4, r2
200091f8:	4605      	mov	r5, r0
200091fa:	469b      	mov	fp, r3
200091fc:	2b00      	cmp	r3, #0
200091fe:	d14a      	bne.n	20009296 <__divdi3+0xb6>
20009200:	428a      	cmp	r2, r1
20009202:	d957      	bls.n	200092b4 <__divdi3+0xd4>
20009204:	fab2 f382 	clz	r3, r2
20009208:	b153      	cbz	r3, 20009220 <__divdi3+0x40>
2000920a:	f1c3 0020 	rsb	r0, r3, #32
2000920e:	fa01 f903 	lsl.w	r9, r1, r3
20009212:	fa25 f800 	lsr.w	r8, r5, r0
20009216:	fa12 f403 	lsls.w	r4, r2, r3
2000921a:	409d      	lsls	r5, r3
2000921c:	ea48 0909 	orr.w	r9, r8, r9
20009220:	0c27      	lsrs	r7, r4, #16
20009222:	4648      	mov	r0, r9
20009224:	4639      	mov	r1, r7
20009226:	fa1f fb84 	uxth.w	fp, r4
2000922a:	f7ff fdd1 	bl	20008dd0 <__aeabi_uidiv>
2000922e:	4639      	mov	r1, r7
20009230:	4682      	mov	sl, r0
20009232:	4648      	mov	r0, r9
20009234:	f7ff fefa 	bl	2000902c <__aeabi_uidivmod>
20009238:	0c2a      	lsrs	r2, r5, #16
2000923a:	fb0b f30a 	mul.w	r3, fp, sl
2000923e:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
20009242:	454b      	cmp	r3, r9
20009244:	d909      	bls.n	2000925a <__divdi3+0x7a>
20009246:	eb19 0904 	adds.w	r9, r9, r4
2000924a:	f10a 3aff 	add.w	sl, sl, #4294967295
2000924e:	d204      	bcs.n	2000925a <__divdi3+0x7a>
20009250:	454b      	cmp	r3, r9
20009252:	bf84      	itt	hi
20009254:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20009258:	44a1      	addhi	r9, r4
2000925a:	ebc3 0909 	rsb	r9, r3, r9
2000925e:	4639      	mov	r1, r7
20009260:	4648      	mov	r0, r9
20009262:	b2ad      	uxth	r5, r5
20009264:	f7ff fdb4 	bl	20008dd0 <__aeabi_uidiv>
20009268:	4639      	mov	r1, r7
2000926a:	4680      	mov	r8, r0
2000926c:	4648      	mov	r0, r9
2000926e:	f7ff fedd 	bl	2000902c <__aeabi_uidivmod>
20009272:	fb0b fb08 	mul.w	fp, fp, r8
20009276:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
2000927a:	45ab      	cmp	fp, r5
2000927c:	d907      	bls.n	2000928e <__divdi3+0xae>
2000927e:	192d      	adds	r5, r5, r4
20009280:	f108 38ff 	add.w	r8, r8, #4294967295
20009284:	d203      	bcs.n	2000928e <__divdi3+0xae>
20009286:	45ab      	cmp	fp, r5
20009288:	bf88      	it	hi
2000928a:	f108 38ff 	addhi.w	r8, r8, #4294967295
2000928e:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
20009292:	2700      	movs	r7, #0
20009294:	e003      	b.n	2000929e <__divdi3+0xbe>
20009296:	428b      	cmp	r3, r1
20009298:	d957      	bls.n	2000934a <__divdi3+0x16a>
2000929a:	2700      	movs	r7, #0
2000929c:	46b8      	mov	r8, r7
2000929e:	4642      	mov	r2, r8
200092a0:	463b      	mov	r3, r7
200092a2:	b116      	cbz	r6, 200092aa <__divdi3+0xca>
200092a4:	4252      	negs	r2, r2
200092a6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
200092aa:	4619      	mov	r1, r3
200092ac:	4610      	mov	r0, r2
200092ae:	b005      	add	sp, #20
200092b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200092b4:	b922      	cbnz	r2, 200092c0 <__divdi3+0xe0>
200092b6:	4611      	mov	r1, r2
200092b8:	2001      	movs	r0, #1
200092ba:	f7ff fd89 	bl	20008dd0 <__aeabi_uidiv>
200092be:	4604      	mov	r4, r0
200092c0:	fab4 f884 	clz	r8, r4
200092c4:	f1b8 0f00 	cmp.w	r8, #0
200092c8:	d15e      	bne.n	20009388 <__divdi3+0x1a8>
200092ca:	ebc4 0809 	rsb	r8, r4, r9
200092ce:	0c27      	lsrs	r7, r4, #16
200092d0:	fa1f f984 	uxth.w	r9, r4
200092d4:	2101      	movs	r1, #1
200092d6:	9102      	str	r1, [sp, #8]
200092d8:	4639      	mov	r1, r7
200092da:	4640      	mov	r0, r8
200092dc:	f7ff fd78 	bl	20008dd0 <__aeabi_uidiv>
200092e0:	4639      	mov	r1, r7
200092e2:	4682      	mov	sl, r0
200092e4:	4640      	mov	r0, r8
200092e6:	f7ff fea1 	bl	2000902c <__aeabi_uidivmod>
200092ea:	ea4f 4815 	mov.w	r8, r5, lsr #16
200092ee:	fb09 f30a 	mul.w	r3, r9, sl
200092f2:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
200092f6:	455b      	cmp	r3, fp
200092f8:	d909      	bls.n	2000930e <__divdi3+0x12e>
200092fa:	eb1b 0b04 	adds.w	fp, fp, r4
200092fe:	f10a 3aff 	add.w	sl, sl, #4294967295
20009302:	d204      	bcs.n	2000930e <__divdi3+0x12e>
20009304:	455b      	cmp	r3, fp
20009306:	bf84      	itt	hi
20009308:	f10a 3aff 	addhi.w	sl, sl, #4294967295
2000930c:	44a3      	addhi	fp, r4
2000930e:	ebc3 0b0b 	rsb	fp, r3, fp
20009312:	4639      	mov	r1, r7
20009314:	4658      	mov	r0, fp
20009316:	b2ad      	uxth	r5, r5
20009318:	f7ff fd5a 	bl	20008dd0 <__aeabi_uidiv>
2000931c:	4639      	mov	r1, r7
2000931e:	4680      	mov	r8, r0
20009320:	4658      	mov	r0, fp
20009322:	f7ff fe83 	bl	2000902c <__aeabi_uidivmod>
20009326:	fb09 f908 	mul.w	r9, r9, r8
2000932a:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
2000932e:	45a9      	cmp	r9, r5
20009330:	d907      	bls.n	20009342 <__divdi3+0x162>
20009332:	192d      	adds	r5, r5, r4
20009334:	f108 38ff 	add.w	r8, r8, #4294967295
20009338:	d203      	bcs.n	20009342 <__divdi3+0x162>
2000933a:	45a9      	cmp	r9, r5
2000933c:	bf88      	it	hi
2000933e:	f108 38ff 	addhi.w	r8, r8, #4294967295
20009342:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
20009346:	9f02      	ldr	r7, [sp, #8]
20009348:	e7a9      	b.n	2000929e <__divdi3+0xbe>
2000934a:	fab3 f783 	clz	r7, r3
2000934e:	2f00      	cmp	r7, #0
20009350:	d168      	bne.n	20009424 <__divdi3+0x244>
20009352:	428b      	cmp	r3, r1
20009354:	bf2c      	ite	cs
20009356:	f04f 0900 	movcs.w	r9, #0
2000935a:	f04f 0901 	movcc.w	r9, #1
2000935e:	4282      	cmp	r2, r0
20009360:	bf8c      	ite	hi
20009362:	464c      	movhi	r4, r9
20009364:	f049 0401 	orrls.w	r4, r9, #1
20009368:	2c00      	cmp	r4, #0
2000936a:	d096      	beq.n	2000929a <__divdi3+0xba>
2000936c:	f04f 0801 	mov.w	r8, #1
20009370:	e795      	b.n	2000929e <__divdi3+0xbe>
20009372:	4252      	negs	r2, r2
20009374:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20009378:	43f6      	mvns	r6, r6
2000937a:	e73b      	b.n	200091f4 <__divdi3+0x14>
2000937c:	4240      	negs	r0, r0
2000937e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20009382:	f04f 36ff 	mov.w	r6, #4294967295
20009386:	e732      	b.n	200091ee <__divdi3+0xe>
20009388:	fa04 f408 	lsl.w	r4, r4, r8
2000938c:	f1c8 0720 	rsb	r7, r8, #32
20009390:	fa35 f307 	lsrs.w	r3, r5, r7
20009394:	fa29 fa07 	lsr.w	sl, r9, r7
20009398:	0c27      	lsrs	r7, r4, #16
2000939a:	fa09 fb08 	lsl.w	fp, r9, r8
2000939e:	4639      	mov	r1, r7
200093a0:	4650      	mov	r0, sl
200093a2:	ea43 020b 	orr.w	r2, r3, fp
200093a6:	9202      	str	r2, [sp, #8]
200093a8:	f7ff fd12 	bl	20008dd0 <__aeabi_uidiv>
200093ac:	4639      	mov	r1, r7
200093ae:	fa1f f984 	uxth.w	r9, r4
200093b2:	4683      	mov	fp, r0
200093b4:	4650      	mov	r0, sl
200093b6:	f7ff fe39 	bl	2000902c <__aeabi_uidivmod>
200093ba:	9802      	ldr	r0, [sp, #8]
200093bc:	fb09 f20b 	mul.w	r2, r9, fp
200093c0:	0c03      	lsrs	r3, r0, #16
200093c2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
200093c6:	429a      	cmp	r2, r3
200093c8:	d904      	bls.n	200093d4 <__divdi3+0x1f4>
200093ca:	191b      	adds	r3, r3, r4
200093cc:	f10b 3bff 	add.w	fp, fp, #4294967295
200093d0:	f0c0 80b1 	bcc.w	20009536 <__divdi3+0x356>
200093d4:	1a9b      	subs	r3, r3, r2
200093d6:	4639      	mov	r1, r7
200093d8:	4618      	mov	r0, r3
200093da:	9301      	str	r3, [sp, #4]
200093dc:	f7ff fcf8 	bl	20008dd0 <__aeabi_uidiv>
200093e0:	9901      	ldr	r1, [sp, #4]
200093e2:	4682      	mov	sl, r0
200093e4:	4608      	mov	r0, r1
200093e6:	4639      	mov	r1, r7
200093e8:	f7ff fe20 	bl	2000902c <__aeabi_uidivmod>
200093ec:	f8dd c008 	ldr.w	ip, [sp, #8]
200093f0:	fb09 f30a 	mul.w	r3, r9, sl
200093f4:	fa1f f08c 	uxth.w	r0, ip
200093f8:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
200093fc:	4293      	cmp	r3, r2
200093fe:	d908      	bls.n	20009412 <__divdi3+0x232>
20009400:	1912      	adds	r2, r2, r4
20009402:	f10a 3aff 	add.w	sl, sl, #4294967295
20009406:	d204      	bcs.n	20009412 <__divdi3+0x232>
20009408:	4293      	cmp	r3, r2
2000940a:	bf84      	itt	hi
2000940c:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20009410:	1912      	addhi	r2, r2, r4
20009412:	fa05 f508 	lsl.w	r5, r5, r8
20009416:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
2000941a:	ebc3 0802 	rsb	r8, r3, r2
2000941e:	f8cd e008 	str.w	lr, [sp, #8]
20009422:	e759      	b.n	200092d8 <__divdi3+0xf8>
20009424:	f1c7 0020 	rsb	r0, r7, #32
20009428:	fa03 fa07 	lsl.w	sl, r3, r7
2000942c:	40c2      	lsrs	r2, r0
2000942e:	fa35 f300 	lsrs.w	r3, r5, r0
20009432:	ea42 0b0a 	orr.w	fp, r2, sl
20009436:	fa21 f800 	lsr.w	r8, r1, r0
2000943a:	fa01 f907 	lsl.w	r9, r1, r7
2000943e:	4640      	mov	r0, r8
20009440:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
20009444:	ea43 0109 	orr.w	r1, r3, r9
20009448:	9102      	str	r1, [sp, #8]
2000944a:	4651      	mov	r1, sl
2000944c:	fa1f f28b 	uxth.w	r2, fp
20009450:	9203      	str	r2, [sp, #12]
20009452:	f7ff fcbd 	bl	20008dd0 <__aeabi_uidiv>
20009456:	4651      	mov	r1, sl
20009458:	4681      	mov	r9, r0
2000945a:	4640      	mov	r0, r8
2000945c:	f7ff fde6 	bl	2000902c <__aeabi_uidivmod>
20009460:	9b03      	ldr	r3, [sp, #12]
20009462:	f8dd c008 	ldr.w	ip, [sp, #8]
20009466:	fb03 f209 	mul.w	r2, r3, r9
2000946a:	ea4f 401c 	mov.w	r0, ip, lsr #16
2000946e:	fa14 f307 	lsls.w	r3, r4, r7
20009472:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
20009476:	42a2      	cmp	r2, r4
20009478:	d904      	bls.n	20009484 <__divdi3+0x2a4>
2000947a:	eb14 040b 	adds.w	r4, r4, fp
2000947e:	f109 39ff 	add.w	r9, r9, #4294967295
20009482:	d352      	bcc.n	2000952a <__divdi3+0x34a>
20009484:	1aa4      	subs	r4, r4, r2
20009486:	4651      	mov	r1, sl
20009488:	4620      	mov	r0, r4
2000948a:	9301      	str	r3, [sp, #4]
2000948c:	f7ff fca0 	bl	20008dd0 <__aeabi_uidiv>
20009490:	4651      	mov	r1, sl
20009492:	4680      	mov	r8, r0
20009494:	4620      	mov	r0, r4
20009496:	f7ff fdc9 	bl	2000902c <__aeabi_uidivmod>
2000949a:	9803      	ldr	r0, [sp, #12]
2000949c:	f8dd c008 	ldr.w	ip, [sp, #8]
200094a0:	fb00 f208 	mul.w	r2, r0, r8
200094a4:	fa1f f38c 	uxth.w	r3, ip
200094a8:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
200094ac:	9b01      	ldr	r3, [sp, #4]
200094ae:	4282      	cmp	r2, r0
200094b0:	d904      	bls.n	200094bc <__divdi3+0x2dc>
200094b2:	eb10 000b 	adds.w	r0, r0, fp
200094b6:	f108 38ff 	add.w	r8, r8, #4294967295
200094ba:	d330      	bcc.n	2000951e <__divdi3+0x33e>
200094bc:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
200094c0:	fa1f fc83 	uxth.w	ip, r3
200094c4:	0c1b      	lsrs	r3, r3, #16
200094c6:	1a80      	subs	r0, r0, r2
200094c8:	fa1f fe88 	uxth.w	lr, r8
200094cc:	ea4f 4a18 	mov.w	sl, r8, lsr #16
200094d0:	fb0c f90e 	mul.w	r9, ip, lr
200094d4:	fb0c fc0a 	mul.w	ip, ip, sl
200094d8:	fb03 c10e 	mla	r1, r3, lr, ip
200094dc:	fb03 f20a 	mul.w	r2, r3, sl
200094e0:	eb01 4119 	add.w	r1, r1, r9, lsr #16
200094e4:	458c      	cmp	ip, r1
200094e6:	bf88      	it	hi
200094e8:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
200094ec:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
200094f0:	4570      	cmp	r0, lr
200094f2:	d310      	bcc.n	20009516 <__divdi3+0x336>
200094f4:	fa1f f989 	uxth.w	r9, r9
200094f8:	fa05 f707 	lsl.w	r7, r5, r7
200094fc:	eb09 4001 	add.w	r0, r9, r1, lsl #16
20009500:	bf14      	ite	ne
20009502:	2200      	movne	r2, #0
20009504:	2201      	moveq	r2, #1
20009506:	4287      	cmp	r7, r0
20009508:	bf2c      	ite	cs
2000950a:	2700      	movcs	r7, #0
2000950c:	f002 0701 	andcc.w	r7, r2, #1
20009510:	2f00      	cmp	r7, #0
20009512:	f43f aec4 	beq.w	2000929e <__divdi3+0xbe>
20009516:	f108 38ff 	add.w	r8, r8, #4294967295
2000951a:	2700      	movs	r7, #0
2000951c:	e6bf      	b.n	2000929e <__divdi3+0xbe>
2000951e:	4282      	cmp	r2, r0
20009520:	bf84      	itt	hi
20009522:	4458      	addhi	r0, fp
20009524:	f108 38ff 	addhi.w	r8, r8, #4294967295
20009528:	e7c8      	b.n	200094bc <__divdi3+0x2dc>
2000952a:	42a2      	cmp	r2, r4
2000952c:	bf84      	itt	hi
2000952e:	f109 39ff 	addhi.w	r9, r9, #4294967295
20009532:	445c      	addhi	r4, fp
20009534:	e7a6      	b.n	20009484 <__divdi3+0x2a4>
20009536:	429a      	cmp	r2, r3
20009538:	bf84      	itt	hi
2000953a:	f10b 3bff 	addhi.w	fp, fp, #4294967295
2000953e:	191b      	addhi	r3, r3, r4
20009540:	e748      	b.n	200093d4 <__divdi3+0x1f4>
20009542:	bf00      	nop

20009544 <__udivdi3>:
20009544:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20009548:	460c      	mov	r4, r1
2000954a:	b083      	sub	sp, #12
2000954c:	4680      	mov	r8, r0
2000954e:	4616      	mov	r6, r2
20009550:	4689      	mov	r9, r1
20009552:	461f      	mov	r7, r3
20009554:	4615      	mov	r5, r2
20009556:	468a      	mov	sl, r1
20009558:	2b00      	cmp	r3, #0
2000955a:	d14b      	bne.n	200095f4 <__udivdi3+0xb0>
2000955c:	428a      	cmp	r2, r1
2000955e:	d95c      	bls.n	2000961a <__udivdi3+0xd6>
20009560:	fab2 f382 	clz	r3, r2
20009564:	b15b      	cbz	r3, 2000957e <__udivdi3+0x3a>
20009566:	f1c3 0020 	rsb	r0, r3, #32
2000956a:	fa01 fa03 	lsl.w	sl, r1, r3
2000956e:	fa28 f200 	lsr.w	r2, r8, r0
20009572:	fa16 f503 	lsls.w	r5, r6, r3
20009576:	fa08 f803 	lsl.w	r8, r8, r3
2000957a:	ea42 0a0a 	orr.w	sl, r2, sl
2000957e:	0c2e      	lsrs	r6, r5, #16
20009580:	4650      	mov	r0, sl
20009582:	4631      	mov	r1, r6
20009584:	b2af      	uxth	r7, r5
20009586:	f7ff fc23 	bl	20008dd0 <__aeabi_uidiv>
2000958a:	4631      	mov	r1, r6
2000958c:	ea4f 4418 	mov.w	r4, r8, lsr #16
20009590:	4681      	mov	r9, r0
20009592:	4650      	mov	r0, sl
20009594:	f7ff fd4a 	bl	2000902c <__aeabi_uidivmod>
20009598:	fb07 f309 	mul.w	r3, r7, r9
2000959c:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
200095a0:	4553      	cmp	r3, sl
200095a2:	d909      	bls.n	200095b8 <__udivdi3+0x74>
200095a4:	eb1a 0a05 	adds.w	sl, sl, r5
200095a8:	f109 39ff 	add.w	r9, r9, #4294967295
200095ac:	d204      	bcs.n	200095b8 <__udivdi3+0x74>
200095ae:	4553      	cmp	r3, sl
200095b0:	bf84      	itt	hi
200095b2:	f109 39ff 	addhi.w	r9, r9, #4294967295
200095b6:	44aa      	addhi	sl, r5
200095b8:	ebc3 0a0a 	rsb	sl, r3, sl
200095bc:	4631      	mov	r1, r6
200095be:	4650      	mov	r0, sl
200095c0:	fa1f f888 	uxth.w	r8, r8
200095c4:	f7ff fc04 	bl	20008dd0 <__aeabi_uidiv>
200095c8:	4631      	mov	r1, r6
200095ca:	4604      	mov	r4, r0
200095cc:	4650      	mov	r0, sl
200095ce:	f7ff fd2d 	bl	2000902c <__aeabi_uidivmod>
200095d2:	fb07 f704 	mul.w	r7, r7, r4
200095d6:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
200095da:	4547      	cmp	r7, r8
200095dc:	d906      	bls.n	200095ec <__udivdi3+0xa8>
200095de:	3c01      	subs	r4, #1
200095e0:	eb18 0805 	adds.w	r8, r8, r5
200095e4:	d202      	bcs.n	200095ec <__udivdi3+0xa8>
200095e6:	4547      	cmp	r7, r8
200095e8:	bf88      	it	hi
200095ea:	3c01      	subhi	r4, #1
200095ec:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
200095f0:	2600      	movs	r6, #0
200095f2:	e05c      	b.n	200096ae <__udivdi3+0x16a>
200095f4:	428b      	cmp	r3, r1
200095f6:	d858      	bhi.n	200096aa <__udivdi3+0x166>
200095f8:	fab3 f683 	clz	r6, r3
200095fc:	2e00      	cmp	r6, #0
200095fe:	d15b      	bne.n	200096b8 <__udivdi3+0x174>
20009600:	428b      	cmp	r3, r1
20009602:	bf2c      	ite	cs
20009604:	2200      	movcs	r2, #0
20009606:	2201      	movcc	r2, #1
20009608:	4285      	cmp	r5, r0
2000960a:	bf8c      	ite	hi
2000960c:	4615      	movhi	r5, r2
2000960e:	f042 0501 	orrls.w	r5, r2, #1
20009612:	2d00      	cmp	r5, #0
20009614:	d049      	beq.n	200096aa <__udivdi3+0x166>
20009616:	2401      	movs	r4, #1
20009618:	e049      	b.n	200096ae <__udivdi3+0x16a>
2000961a:	b922      	cbnz	r2, 20009626 <__udivdi3+0xe2>
2000961c:	4611      	mov	r1, r2
2000961e:	2001      	movs	r0, #1
20009620:	f7ff fbd6 	bl	20008dd0 <__aeabi_uidiv>
20009624:	4605      	mov	r5, r0
20009626:	fab5 f685 	clz	r6, r5
2000962a:	2e00      	cmp	r6, #0
2000962c:	f040 80ba 	bne.w	200097a4 <__udivdi3+0x260>
20009630:	1b64      	subs	r4, r4, r5
20009632:	0c2f      	lsrs	r7, r5, #16
20009634:	fa1f fa85 	uxth.w	sl, r5
20009638:	2601      	movs	r6, #1
2000963a:	4639      	mov	r1, r7
2000963c:	4620      	mov	r0, r4
2000963e:	f7ff fbc7 	bl	20008dd0 <__aeabi_uidiv>
20009642:	4639      	mov	r1, r7
20009644:	ea4f 4b18 	mov.w	fp, r8, lsr #16
20009648:	4681      	mov	r9, r0
2000964a:	4620      	mov	r0, r4
2000964c:	f7ff fcee 	bl	2000902c <__aeabi_uidivmod>
20009650:	fb0a f309 	mul.w	r3, sl, r9
20009654:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
20009658:	455b      	cmp	r3, fp
2000965a:	d909      	bls.n	20009670 <__udivdi3+0x12c>
2000965c:	eb1b 0b05 	adds.w	fp, fp, r5
20009660:	f109 39ff 	add.w	r9, r9, #4294967295
20009664:	d204      	bcs.n	20009670 <__udivdi3+0x12c>
20009666:	455b      	cmp	r3, fp
20009668:	bf84      	itt	hi
2000966a:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000966e:	44ab      	addhi	fp, r5
20009670:	ebc3 0b0b 	rsb	fp, r3, fp
20009674:	4639      	mov	r1, r7
20009676:	4658      	mov	r0, fp
20009678:	fa1f f888 	uxth.w	r8, r8
2000967c:	f7ff fba8 	bl	20008dd0 <__aeabi_uidiv>
20009680:	4639      	mov	r1, r7
20009682:	4604      	mov	r4, r0
20009684:	4658      	mov	r0, fp
20009686:	f7ff fcd1 	bl	2000902c <__aeabi_uidivmod>
2000968a:	fb0a fa04 	mul.w	sl, sl, r4
2000968e:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
20009692:	45c2      	cmp	sl, r8
20009694:	d906      	bls.n	200096a4 <__udivdi3+0x160>
20009696:	3c01      	subs	r4, #1
20009698:	eb18 0805 	adds.w	r8, r8, r5
2000969c:	d202      	bcs.n	200096a4 <__udivdi3+0x160>
2000969e:	45c2      	cmp	sl, r8
200096a0:	bf88      	it	hi
200096a2:	3c01      	subhi	r4, #1
200096a4:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
200096a8:	e001      	b.n	200096ae <__udivdi3+0x16a>
200096aa:	2600      	movs	r6, #0
200096ac:	4634      	mov	r4, r6
200096ae:	4631      	mov	r1, r6
200096b0:	4620      	mov	r0, r4
200096b2:	b003      	add	sp, #12
200096b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200096b8:	f1c6 0020 	rsb	r0, r6, #32
200096bc:	40b3      	lsls	r3, r6
200096be:	fa32 f700 	lsrs.w	r7, r2, r0
200096c2:	fa21 fb00 	lsr.w	fp, r1, r0
200096c6:	431f      	orrs	r7, r3
200096c8:	fa14 f206 	lsls.w	r2, r4, r6
200096cc:	fa28 f100 	lsr.w	r1, r8, r0
200096d0:	4658      	mov	r0, fp
200096d2:	ea4f 4a17 	mov.w	sl, r7, lsr #16
200096d6:	4311      	orrs	r1, r2
200096d8:	9100      	str	r1, [sp, #0]
200096da:	4651      	mov	r1, sl
200096dc:	b2bb      	uxth	r3, r7
200096de:	9301      	str	r3, [sp, #4]
200096e0:	f7ff fb76 	bl	20008dd0 <__aeabi_uidiv>
200096e4:	4651      	mov	r1, sl
200096e6:	40b5      	lsls	r5, r6
200096e8:	4681      	mov	r9, r0
200096ea:	4658      	mov	r0, fp
200096ec:	f7ff fc9e 	bl	2000902c <__aeabi_uidivmod>
200096f0:	9c01      	ldr	r4, [sp, #4]
200096f2:	9800      	ldr	r0, [sp, #0]
200096f4:	fb04 f309 	mul.w	r3, r4, r9
200096f8:	ea4f 4c10 	mov.w	ip, r0, lsr #16
200096fc:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
20009700:	455b      	cmp	r3, fp
20009702:	d905      	bls.n	20009710 <__udivdi3+0x1cc>
20009704:	eb1b 0b07 	adds.w	fp, fp, r7
20009708:	f109 39ff 	add.w	r9, r9, #4294967295
2000970c:	f0c0 808e 	bcc.w	2000982c <__udivdi3+0x2e8>
20009710:	ebc3 0b0b 	rsb	fp, r3, fp
20009714:	4651      	mov	r1, sl
20009716:	4658      	mov	r0, fp
20009718:	f7ff fb5a 	bl	20008dd0 <__aeabi_uidiv>
2000971c:	4651      	mov	r1, sl
2000971e:	4604      	mov	r4, r0
20009720:	4658      	mov	r0, fp
20009722:	f7ff fc83 	bl	2000902c <__aeabi_uidivmod>
20009726:	9801      	ldr	r0, [sp, #4]
20009728:	9a00      	ldr	r2, [sp, #0]
2000972a:	fb00 f304 	mul.w	r3, r0, r4
2000972e:	fa1f fc82 	uxth.w	ip, r2
20009732:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
20009736:	4293      	cmp	r3, r2
20009738:	d906      	bls.n	20009748 <__udivdi3+0x204>
2000973a:	3c01      	subs	r4, #1
2000973c:	19d2      	adds	r2, r2, r7
2000973e:	d203      	bcs.n	20009748 <__udivdi3+0x204>
20009740:	4293      	cmp	r3, r2
20009742:	d901      	bls.n	20009748 <__udivdi3+0x204>
20009744:	19d2      	adds	r2, r2, r7
20009746:	3c01      	subs	r4, #1
20009748:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
2000974c:	b2a8      	uxth	r0, r5
2000974e:	1ad2      	subs	r2, r2, r3
20009750:	0c2d      	lsrs	r5, r5, #16
20009752:	fa1f fc84 	uxth.w	ip, r4
20009756:	0c23      	lsrs	r3, r4, #16
20009758:	fb00 f70c 	mul.w	r7, r0, ip
2000975c:	fb00 fe03 	mul.w	lr, r0, r3
20009760:	fb05 e10c 	mla	r1, r5, ip, lr
20009764:	fb05 f503 	mul.w	r5, r5, r3
20009768:	eb01 4117 	add.w	r1, r1, r7, lsr #16
2000976c:	458e      	cmp	lr, r1
2000976e:	bf88      	it	hi
20009770:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
20009774:	eb05 4511 	add.w	r5, r5, r1, lsr #16
20009778:	42aa      	cmp	r2, r5
2000977a:	d310      	bcc.n	2000979e <__udivdi3+0x25a>
2000977c:	b2bf      	uxth	r7, r7
2000977e:	fa08 f606 	lsl.w	r6, r8, r6
20009782:	eb07 4201 	add.w	r2, r7, r1, lsl #16
20009786:	bf14      	ite	ne
20009788:	f04f 0e00 	movne.w	lr, #0
2000978c:	f04f 0e01 	moveq.w	lr, #1
20009790:	4296      	cmp	r6, r2
20009792:	bf2c      	ite	cs
20009794:	2600      	movcs	r6, #0
20009796:	f00e 0601 	andcc.w	r6, lr, #1
2000979a:	2e00      	cmp	r6, #0
2000979c:	d087      	beq.n	200096ae <__udivdi3+0x16a>
2000979e:	3c01      	subs	r4, #1
200097a0:	2600      	movs	r6, #0
200097a2:	e784      	b.n	200096ae <__udivdi3+0x16a>
200097a4:	40b5      	lsls	r5, r6
200097a6:	f1c6 0120 	rsb	r1, r6, #32
200097aa:	fa24 f901 	lsr.w	r9, r4, r1
200097ae:	fa28 f201 	lsr.w	r2, r8, r1
200097b2:	0c2f      	lsrs	r7, r5, #16
200097b4:	40b4      	lsls	r4, r6
200097b6:	4639      	mov	r1, r7
200097b8:	4648      	mov	r0, r9
200097ba:	4322      	orrs	r2, r4
200097bc:	9200      	str	r2, [sp, #0]
200097be:	f7ff fb07 	bl	20008dd0 <__aeabi_uidiv>
200097c2:	4639      	mov	r1, r7
200097c4:	fa1f fa85 	uxth.w	sl, r5
200097c8:	4683      	mov	fp, r0
200097ca:	4648      	mov	r0, r9
200097cc:	f7ff fc2e 	bl	2000902c <__aeabi_uidivmod>
200097d0:	9b00      	ldr	r3, [sp, #0]
200097d2:	0c1a      	lsrs	r2, r3, #16
200097d4:	fb0a f30b 	mul.w	r3, sl, fp
200097d8:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
200097dc:	42a3      	cmp	r3, r4
200097de:	d903      	bls.n	200097e8 <__udivdi3+0x2a4>
200097e0:	1964      	adds	r4, r4, r5
200097e2:	f10b 3bff 	add.w	fp, fp, #4294967295
200097e6:	d327      	bcc.n	20009838 <__udivdi3+0x2f4>
200097e8:	1ae4      	subs	r4, r4, r3
200097ea:	4639      	mov	r1, r7
200097ec:	4620      	mov	r0, r4
200097ee:	f7ff faef 	bl	20008dd0 <__aeabi_uidiv>
200097f2:	4639      	mov	r1, r7
200097f4:	4681      	mov	r9, r0
200097f6:	4620      	mov	r0, r4
200097f8:	f7ff fc18 	bl	2000902c <__aeabi_uidivmod>
200097fc:	9800      	ldr	r0, [sp, #0]
200097fe:	fb0a f309 	mul.w	r3, sl, r9
20009802:	fa1f fc80 	uxth.w	ip, r0
20009806:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
2000980a:	42a3      	cmp	r3, r4
2000980c:	d908      	bls.n	20009820 <__udivdi3+0x2dc>
2000980e:	1964      	adds	r4, r4, r5
20009810:	f109 39ff 	add.w	r9, r9, #4294967295
20009814:	d204      	bcs.n	20009820 <__udivdi3+0x2dc>
20009816:	42a3      	cmp	r3, r4
20009818:	bf84      	itt	hi
2000981a:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000981e:	1964      	addhi	r4, r4, r5
20009820:	fa08 f806 	lsl.w	r8, r8, r6
20009824:	1ae4      	subs	r4, r4, r3
20009826:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
2000982a:	e706      	b.n	2000963a <__udivdi3+0xf6>
2000982c:	455b      	cmp	r3, fp
2000982e:	bf84      	itt	hi
20009830:	f109 39ff 	addhi.w	r9, r9, #4294967295
20009834:	44bb      	addhi	fp, r7
20009836:	e76b      	b.n	20009710 <__udivdi3+0x1cc>
20009838:	42a3      	cmp	r3, r4
2000983a:	bf84      	itt	hi
2000983c:	f10b 3bff 	addhi.w	fp, fp, #4294967295
20009840:	1964      	addhi	r4, r4, r5
20009842:	e7d1      	b.n	200097e8 <__udivdi3+0x2a4>

20009844 <PERIOD>:
20009844:	1a80 0006                                   ....

20009848 <MAX_PWM>:
20009848:	1a80 0006 0000 0000                         ........

20009850 <Kp>:
20009850:	999a 9999 9999 3fb9                         .......?

20009858 <Ki>:
20009858:	432d eb1c 36e2 3f1a                         -C...6.?

20009860 <Kd>:
20009860:	0000 0000 0000 4012 7825 0d0a 0000 0000     .......@%x......

20009870 <C.18.4338>:
20009870:	ffff ffff ffff ffff 0d0a 0d0a 0000 0000     ................
20009880:	6469 203a 7525 0d0a 0000 0000 3a78 2520     id: %u......x: %
20009890:	0a75 000d 3a79 2520 0a75 000d 6977 7464     u...y: %u...widt
200098a0:	3a68 2520 0a75 000d 6568 6769 7468 203a     h: %u...height: 
200098b0:	7525 0d0a 0000 0000 3269 2063 7274 6e61     %u......i2c tran
200098c0:	6d73 7369 6973 6e6f 6920 7373 6575 2073     smission issues 
200098d0:	7825 0d0a 0000 0000 6548 7061 6120 646e     %x......Heap and
200098e0:	7320 6174 6b63 6320 6c6f 696c 6973 6e6f      stack collision
200098f0:	000a 0000                                   ....

200098f4 <g_gpio_irqn_lut>:
200098f4:	0020 0021 0022 0023 0024 0025 0026 0027      .!.".#.$.%.&.'.
20009904:	0028 0029 002a 002b 002c 002d 002e 002f     (.).*.+.,.-.../.
20009914:	0030 0031 0032 0033 0034 0035 0036 0037     0.1.2.3.4.5.6.7.
20009924:	0038 0039 003a 003b 003c 003d 003e 003f     8.9.:.;.<.=.>.?.

20009934 <g_config_reg_lut>:
20009934:	3000 4001 3004 4001 3008 4001 300c 4001     .0.@.0.@.0.@.0.@
20009944:	3010 4001 3014 4001 3018 4001 301c 4001     .0.@.0.@.0.@.0.@
20009954:	3020 4001 3024 4001 3028 4001 302c 4001      0.@$0.@(0.@,0.@
20009964:	3030 4001 3034 4001 3038 4001 303c 4001     00.@40.@80.@<0.@
20009974:	3040 4001 3044 4001 3048 4001 304c 4001     @0.@D0.@H0.@L0.@
20009984:	3050 4001 3054 4001 3058 4001 305c 4001     P0.@T0.@X0.@\0.@
20009994:	3060 4001 3064 4001 3068 4001 306c 4001     `0.@d0.@h0.@l0.@
200099a4:	3070 4001 3074 4001 3078 4001 307c 4001     p0.@t0.@x0.@|0.@

200099b4 <C.16.2565>:
200099b4:	0001 0000 0002 0000 0004 0000 0001 0000     ................

200099c4 <_global_impure_ptr>:
200099c4:	9c6c 2000 0043 0000                         l.. C...

200099cc <blanks.3577>:
200099cc:	2020 2020 2020 2020 2020 2020 2020 2020                     

200099dc <zeroes.3578>:
200099dc:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
200099ec:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
200099fc:	0000 0000 4e49 0046 6e69 0066 414e 004e     ....INF.inf.NAN.
20009a0c:	616e 006e 3130 3332 3534 3736 3938 6261     nan.0123456789ab
20009a1c:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..
20009a2c:	0030 0000 6e49 6966 696e 7974 0000 0000     0...Infinity....
20009a3c:	614e 004e                                   NaN.

20009a40 <__sf_fake_stdin>:
	...

20009a60 <__sf_fake_stdout>:
	...

20009a80 <__sf_fake_stderr>:
	...

20009aa0 <charset>:
20009aa0:	9ad8 2000                                   ... 

20009aa4 <lconv>:
20009aa4:	9ad4 2000 99fc 2000 99fc 2000 99fc 2000     ... ... ... ... 
20009ab4:	99fc 2000 99fc 2000 99fc 2000 99fc 2000     ... ... ... ... 
20009ac4:	99fc 2000 99fc 2000 ffff ffff ffff ffff     ... ... ........
20009ad4:	002e 0000 5349 2d4f 3838 3935 312d 0000     ....ISO-8859-1..
20009ae4:	0000 0000                                   ....

20009ae8 <__mprec_tens>:
20009ae8:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
20009af8:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
20009b08:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
20009b18:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
20009b28:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
20009b38:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
20009b48:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
20009b58:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
20009b68:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
20009b78:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
20009b88:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
20009b98:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
20009ba8:	9db4 79d9 7843 44ea                         ...yCx.D

20009bb0 <p05.2463>:
20009bb0:	0005 0000 0019 0000 007d 0000 0000 0000     ........}.......

20009bc0 <__mprec_bigtens>:
20009bc0:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
20009bd0:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
20009be0:	bf3c 7f73 4fdd 7515                         <.s..O.u

20009be8 <__mprec_tinytens>:
20009be8:	89bc 97d8 d2b2 3c9c a733 d5a8 f623 3949     .......<3...#.I9
20009bf8:	a73d 44f4 0ffd 32a5 979d cf8c ba08 255b     =..D...2......[%
20009c08:	6f43 64ac 0628 0ac8                         Co.d(...

20009c10 <_init>:
20009c10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20009c12:	bf00      	nop
20009c14:	bcf8      	pop	{r3, r4, r5, r6, r7}
20009c16:	bc08      	pop	{r3}
20009c18:	469e      	mov	lr, r3
20009c1a:	4770      	bx	lr

20009c1c <_fini>:
20009c1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20009c1e:	bf00      	nop
20009c20:	bcf8      	pop	{r3, r4, r5, r6, r7}
20009c22:	bc08      	pop	{r3}
20009c24:	469e      	mov	lr, r3
20009c26:	4770      	bx	lr

20009c28 <__frame_dummy_init_array_entry>:
20009c28:	0485 2000                                   ... 

20009c2c <__do_global_dtors_aux_fini_array_entry>:
20009c2c:	0471 2000                                   q.. 
