<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SSS Orbital: File Members</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">SSS Orbital
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('globals_defs_g.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="contents">
&#160;

<h3><a id="index_g" name="index_g"></a>- g -</h3><ul>
<li>GPIO_AFRH_AFRH0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadc5bb516e3b29af807cf4772787dfd0d">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFRH1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga75ca2458aef597ebfcd1eb6b83035acd">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFRH2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4dc39c907cd02befde4b7681b2fa070b">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFRH3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7043cbf3ca044ba36d59a8844c50552b">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFRH4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadae24d162b9e5a99064a81ba6a8d01d8">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFRH5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga33b1d2c7b5ed5804798660a3e86214c4">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFRH6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga56c388b4718d2257b4af362bec67a74a">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFRH7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga770397420d63cb6e8317ae401e6b2977">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c41926ac3fc6ec0fb8def28275bbe30">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL10_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d9771de8ec013027f8f26d799e7a3fe">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL10_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8f7170c263301f7b7c55dcdf1acb832">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL10_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0b280a9f8a751dcb4a27cf2e9a73598">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL10_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc1431b847bccbc8841d8ab9a6aa36e5">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga33b875b9713ed4640e400fcf126cf105">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL10_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga334f2ca0e5684d230cb7788969997f07">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47a97a35b9f12ef795aa1ebb3d85c3aa">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL11_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga711beadb293e4ef285bb813b2e9feb6d">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL11_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ad64e530b4cf96c745f69ac97d23195">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL11_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ffb839fbc0a35b148f17363553f6647">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL11_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga570aa5e92e75568945191853f0196321">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL11_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga76888c8d8080e47339e0fd2e69ab42d8">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL11_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f655e646b26d49e38053d9ee9cc064b">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c12c0939e7fcc354e37d55b74afb351">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL12_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaffe1b4dcd4e796a2e145df206f35d6ea">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL12_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac5933c2c73fec3d2f3c41d32fb64bfa">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL12_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ed0f0c148e3c52bf041ab53af1d88bf">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL12_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacbd6cfac7c23742a6e1fe120adfe3183">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL12_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae162137694aa110fb89b9afeea1c648f">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL12_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0dce1ce501e0b3b5e5e4b4961f7afda3">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga60e9a3a49cdad6cd65d377fb675185da">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL13_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab74ce92f856d5f687b069166f211ecaf">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL13_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d2985f042e79fb320b402a6e1c425f7">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL13_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga59cb8d2b8ca336c6c169c0e1a07cb2eb">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL13_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac2ff66c2036fd651e7ae366db237b76c">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL13_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc533ac377beb113777896f0deb0ef91">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL13_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65b195db19c1ca62ef95eed10c649180">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3d930c6c5ffa92e461a0190be4bff78">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL14_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacf5b6ebd9c3a8039b46748dcbd3eda99">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL14_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga21985995f6f22d63ba1170ee629bcf02">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL14_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c98e75f198a3d84038029711c3f299f">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL14_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41d1c1c7ac6886975bca9cc8ef57c73d">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae997df2b0bb50f310e7fd17df043e8e8">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL14_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7fcd5b907f7ca9538dffe1aeb00d7942">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga46417b0da710ef512ac4ceb95b3ab44a">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL15_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga841bd65d5afd409fd7f2bf5f1e859348">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL15_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga233f1ae0a856a18e7b706093c80a6274">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL15_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadaae51ed82039c62ec075b42a192c861">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL15_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8699f7ff5369b8c20eaa32cfecbe7daf">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf94ca202e9ee8d766a5ee7794dba95b6">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL15_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a0ed32e0f197da7ea8856a58cebdb46">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ed3881740613378329271150088f1b2">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL8_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga72cc5ca956395dbb409019f45601727d">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL8_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga23cb04d03ed3fc80a827dd4fcd092e92">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL8_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0d2ccbadd52c0de148593218c735ed3">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL8_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd9fc9adc13e5e90df54b8885522f98e">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5be819e7ca1f69e2d5f6d63aaee056c2">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL8_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdfdbcb5332d98e0202f4f86480736f">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacff5a20b7c9f10be43364ff422bb40ef">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL9_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44f61f3cb607268196179fa0a28b051e">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL9_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6093967302f540000072f05d3e64bf6f">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL9_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d91556fe4f170bbd818e6d88f5bc56">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL9_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab68b3750a95f3627dea9867fb5cf4689">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL9_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb779906c49372a9c0d7c8eaf7face71">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL9_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae9aeed0c87696c3a98e7e4fc3dc6dc80">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFRL0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4af89daf61c25562733d281e9acde3d">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFRL1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga122cbed720d27776f0cfa6dab1fbc84c">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFRL2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafda8ce333741832561e1e3e76abcee7a">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFRL3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee969704e28b7b0159838a8aec5f1e65">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFRL4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac862d4f115fd881871356418943a4446">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFRL5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga481f4065077c16365632e6a647cdcb4e">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFRL6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac87a55d05f6d16cbfbce6e04a2c6888e">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFRL7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97a41237468859702de7ea91dad62ed8">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ec251e186471ae09aeb3cb0aa788594">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL0_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d64770b98ab6db5eee36068d6e0c45a">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL0_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaabf16f4a3f9458d9576accc1695bed4a">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL0_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab872e44f9df01f18e4f78cee45d5cf43">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL0_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a83a0eb943535ea970419f7bb87fa52">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga214860438ba3256833543e2f5018922f">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL0_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac06dd36e2c8c90fe9502bad271b2ee60">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9fbd174222a013c9a0e222fdd0888de2">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL1_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae6834a1a64ce4c42bd71cdb0bc685f06">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL1_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4f1e8fe3cf48f2dcdd6cd96c88b5754">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL1_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac38c620ad920142f38db8ef78674df56">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL1_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ee3c6fd5280247ff5cb1e4c139ab85d">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5aac45598b88539da585e098fc93d68b">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL1_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga313ba8093d5a511430908d9adc90dc6a">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9bc63205b8a09bd2ae7fb066058f3da">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL2_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga566eef02569b14ba89745698e4c7f4cb">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL2_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga99704f0bd6543a391b934faae9f86c0e">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL2_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e90655a95edd288bda4552137310e7c">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL2_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a2b8fe31b1620d99caaa0d5b00214fc">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga729f1e6b663a55ce7f5cfbe1c71489a4">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL2_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae132b28ab4f67a9e90e7d15302aad49b">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae0fb36c07eac3809b6a5baaee74ee426">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL3_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0eb39bec095e2b4661141b20c1bd80d">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL3_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97101a6c182091257d9a86f38bbf8015">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL3_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf97dd08bfd9439ae9a8be2aae31572ab">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL3_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga640b17198ae3a4dca834c93941bb459e">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf34ee7b30defbcad60d167a279a8c17d">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL3_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d9325a035cc3d6962d660d3f54a8df4">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga728e20cadadaa3c5aa1c42c25356a9f4">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL4_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga958dcb0150574251c77490397469d443">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL4_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga89f30587f699e9b28347b41b1752d846">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL4_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafeb379dcb35516d7744e8a7467aa9ddf">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL4_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3c7a684490eaf01f5e1bd29f89bebfb8">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47cfab1b5c3a37414bc4a6ac2cbd746a">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL4_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga723fbe4b28093f1837001110d8d44d36">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad158052aa17b4bf12f9ad20b6e0c6d0c">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL5_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4fba4a0c264295148200fdbea3645efb">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL5_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf532421a6d6665eb9dd82752aa71bda6">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL5_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga600caf3a081a223a0c9bbd22c1d65fd7">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL5_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3cf281224f66730f522948ce2f16a9dc">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf514d5f0c3456e2f7fc6d82f2b392051">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL5_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf35270d71f53047d2a14d1047478c0ba">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga893c83ab521d1bf15e71b20309d71503">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL6_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae4eb2b4e77d1338ae80e889bb7f98159">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL6_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87ae4b89cf40e01fc3d0c1cca38db1de">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL6_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace077c57cb72736ef5dca98052403b72">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL6_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0b1fee857fd7d1b412ed64b1c6572280">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb4e272e9b14944740fbe643542f0ade">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL6_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad9943c5aeeb649ab6bf33fde0d844803">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0128026ab2c8ed18da456aaf82827e11">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL7_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga35641566dd5e2c3483d8ac494ff9e50d">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL7_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a155fcc736492a694dac6b25c803f85">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL7_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga31a4fdc80b155797db598779ae7a242f">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL7_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac11328845c720331b1d6a12003b3f4d3">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3248acbb1bea59926db7edb98a245b0">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL7_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2836c1149e06b2497f1f53518f1151f2">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81cd173b2c15a6c7896829b89dc57ccd">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafc83ece34f2d0f069d18aa06e9917ef2">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC0_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4aafea385e3d167253d3da0eb3492fe3">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6426ad6b1df88829c31fe723d44e26bc">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d5f5b2e3e44a6eab7a2c87afe73376c">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab185ee42aeacba65ea08929a2a4576c8">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC10_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad3e5e690147f0d89e30c77b549f73873">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga166d1795e0b69ec5d775d80f8e0f3511">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC11_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac53d9856d1d4eac5987f300c61965b78">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC11_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2991158cf3116990b2f0153b49e1eed6">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaedac1e8b10ae1b439faafa9456772b6e">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC12_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadee7b725d78cef15b063038fb9ad7664">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC12_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f9ed37d832480284952b446d979c860">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec462da9c73f2da340d847064504fe12">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC13_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab39f7fcbd2688f2e44558bf10b6142a0">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC13_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa38e5f0067ee6cdc5feb4616af9d6e1a">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34de801b73afe2ced802e825c5183c86">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga580a3272e07c346e23f8c699d65f5db4">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC14_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabeeb9c1032d6fd4285fbebc15a659605">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab65cb3506802cef6c922a912b93fd48f">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c06934e985bb3551f1f419b009998fd">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC15_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c0a6ec1d346fcf221915656944dd366">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e982bd577c89e04c20cf9c1ca1dc17c">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC1_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2af539a0bef6017a17c4ed95a68d92d8">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e83288699d70bdd623ca3d7a6d7da5e">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf373a7aa00e00a49069d7d39dc65e1d4">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC2_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadd53fb75e47177bf1dd083779da139dd">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3fd4ea960957a7ec3d24a414da51093">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6249a8de204733ab712277f518237ab6">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC3_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4b762c83fc6451701cb9c0ac67ae156">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ab05cf8fb840bd9824f6ac161b1896b">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad69279ba126046b6298876eb34244d2e">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC4_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb4562e6774b13f37495065c5c88c5d0">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3433c912dd62d0cff5c5da3f38fc7ac0">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga113d6e810f492b2fc8bda85417960441">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC5_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3a643878142e96d1dbb3546fc90175e8">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f12df7ff843c44d4c01735b01ff423b">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga116f30438259573caa53e2145bb99f11">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC6_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga70dd260e2fcffd0d38b9e086a6c56671">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93cce6e5cf571e7fd229b49755f3f996">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga54f84ebea8fc425b1228b6175551d037">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC7_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga22269be897bfc77712661fb15cecd591">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7eadffda8f85ed417ad7cffbc6f434f8">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e98a09fd7f3347e63d808a816c740e4">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC8_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga68ff871031a54ca912058bc9991b9dde">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad525709a52a88e6c048fdc1b513dc4d9">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC9_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41925626b8123066f7eb4fe7927fceea">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC9_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77b8cff309fc94fff78a94fd91bd50e5">stm32l476xx.h</a></li>
<li>GPIO_ASCR_EN_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff26d34c6224e9af9bb6a57ef4c7b04b">stm32l476xx.h</a></li>
<li>GPIO_ASCR_EN_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa07ba66401b5c8304001f30c5f93ca00">stm32l476xx.h</a></li>
<li>GPIO_ASCR_EN_10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa45f889881525964380cf9b641dc96fd">stm32l476xx.h</a></li>
<li>GPIO_ASCR_EN_11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97acd9c848c9b91d00e03f53229ec05d">stm32l476xx.h</a></li>
<li>GPIO_ASCR_EN_12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga902684074728a8f582a64e568c204650">stm32l476xx.h</a></li>
<li>GPIO_ASCR_EN_13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1be6cfb205920503cd04632621e89232">stm32l476xx.h</a></li>
<li>GPIO_ASCR_EN_14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3838fcf51f1317298cd6d01c195b59d">stm32l476xx.h</a></li>
<li>GPIO_ASCR_EN_15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga11a1a0bb62ee75a33d11e4b59fcaff17">stm32l476xx.h</a></li>
<li>GPIO_ASCR_EN_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga425a84a94104550511164c01a31dfb10">stm32l476xx.h</a></li>
<li>GPIO_ASCR_EN_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad79cd3444f37ac37b341b4231377a3e9">stm32l476xx.h</a></li>
<li>GPIO_ASCR_EN_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade7e42d9b9e5daefea14aef85cddbcd0">stm32l476xx.h</a></li>
<li>GPIO_ASCR_EN_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf405477e443954c4db3e98d84755ecf1">stm32l476xx.h</a></li>
<li>GPIO_ASCR_EN_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga741c281786ee2dd7a8685f03a361bbaa">stm32l476xx.h</a></li>
<li>GPIO_ASCR_EN_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga170da31dac589f1261ab316e217ae23e">stm32l476xx.h</a></li>
<li>GPIO_ASCR_EN_8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9d25697def4e44b3fb016063525a2fb9">stm32l476xx.h</a></li>
<li>GPIO_ASCR_EN_9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga89e1926c5fa5b7a5969b16408ae5a504">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8acd11feb4223a7ca438effb3d926fc">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8094099cbec15df24976405da11376f">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR0_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4adfe8c79c3cf7e0fb7e8714ae15adf">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga68f94e96c502467ad528983494cb6645">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8fe20398333e9f7e5c247e0bcfcd1d31">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga079add3e90617726dd8748c74abaf023">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR10_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga08c89c18c00e1747d1392245f4fdeb19">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac65c4bf495800254168edce220f12294">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR11_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaad2be9a16fb6670ebb3492795bf6866a">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR11_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3a92027f04f25fd1b7ec7ad660052b42">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga443c4943581f7590d706b183fb47250e">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR12_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaed3507b082d551500536f8c0c3929dca">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR12_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga372754b6a71cbf3d09b959b2eef5fa7f">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41f1e586a459fe54089921daed6b99cc">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR13_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53217d2a5609f35d6b029a5e1eaf2e5f">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR13_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2dd4f25b9a855fb50ddc394a2384ccf2">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a77aa07922b7541f1e1c936a6651713">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga239abb28695da394a23f119ddd5aa724">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR14_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga10e2ac4dac68a55a7c574736a2964312">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab2ab1e0d0902e871836ae13d70c566df">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga032413396d570a1f3041385e84ab009e">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR15_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d13b2c8e758203e32008267734f961f">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad742debac1d7e18afd61fda41eda1454">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR1_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga483e475a913145601000fc57ef63afcd">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeebe4dddede0f14e00885b70c09bbd09">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91d9b343fe4038316557b5665ad90895">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR2_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb13164bb973d1a4591ca626903e66b7">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95b3047fcdfe9269f5a94b6412ec6a3c">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga59b86cdd805087a6aa27886a1c8f3f64">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR3_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac814288cc968b01d3e7ee1b6d340a8dd">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8fc7d79f0103f892f8c3a87d8038525a">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84709afb9f2b311db9916987f5b62803">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR4_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9f7fabe9e3187ac070c2ed6e4ae7725">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6cc7663eaa1496185041af93b4ff808b">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga50fd21ca329283e8f79675f8195d6a7e">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR5_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b24f01f67db366ff6adf86f5f940669">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafa84d5cb9d0a0a945389ad0fef07eb2a">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae29f8525d511f39db8b6ac9efbae9ecc">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR6_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga22e8aaa7e05c2f824d6fc1ae83f04913">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5110afe1f5bda4fde7983b447ce162c4">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae40c636136e51fffad265559938cb9f0">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR7_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga321d9cc2bc9fd4601694780ac4fcc7f6">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1560a3457fcec47c6f1871cf225557e">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab9cd1191844e03a1aa271bd08e608e77">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR8_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf45a746e5bb2a1c132093a2844d22683">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga248ac798aa8fdd42573fa6ff4762ba58">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR9_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0621db455e4164529a8e632bb413055d">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR9_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae3878f9088d349453430a79e26810">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf6c5dead6e63e465d3dd35721588d5c">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabda9d92d0f57d43516c85e944bd64400">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR_10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga540c72734acc4b83b8c74e00d6b38e23">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR_11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4deb4f0a721626fede80600832271abf">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR_12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace6556a5dac11aa5e026f4c986da24fa">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR_13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga107d0ec4a73f450f5b74025a83816e45">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR_14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga79648c08656ee2cf44e3b810d80a923b">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR_15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafde10d4faed8879e517d31af8689f6c7">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad81e99700a2e21bf21b375470cd317e2">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae7bb778b6bb5ddd310b528e3b82bbe76">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b80c9791422f4ea4bf02c42eda764ae">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga454cc680ddcb8ea12839d8f9d757ef9a">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga63cf8d8b42975cad19b9a975a4e86b54">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ccbb7d590751a21eb4d7b633b3f8f7b">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR_8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga11f1f288af99dec35cd3f8902ea00d1f">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR_9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab41c94420455e4a4612cc79e65896cd8">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44316fb208a551d63550ab435a65faaf">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac6ca69cbc7e23bf313dda10288ce21f5">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR0_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b9e4440bb44a4ab919e9a0171af788b">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga855ce6a1019d453bd1fbe9f61b5531b8">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga98581ac23be9f4fa003686d2ea523a81">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3f93f6e94ae0d842e5b0cda9ba6a1cd">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR10_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga968f494c3928ba28bfa7c87da5f2cbaa">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacedacd6c3e840a8172269cac3dbb550b">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR11_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f483f67fbc5614c010aa147e9ce6b3f">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR11_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b421b338b145649e8937806472a59c6">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4622e78de418b59cd4199928801b6958">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR12_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa10f5ee9aeb2eefb25fd195e472c0de8">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR12_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga79f141572b1c065dcabbc7ddfe4092f2">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga292c1d0172620e0454ccc36f91f0c6ea">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR13_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d000805bb6f4ad68ec73159df771422">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR13_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53a07a77a4bb0457b13abfee48ed3e39">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga32477ac5ab4f5c7257ca332bb691b7cf">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ad1816ec382b6ef6e952cef1408933f">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR14_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e6b3f0c1a866cd39319f28cacbb768e">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3c6d612adeaae9b26d0ea4af74ffe1cd">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf8c00dff452eea9a285e36a81c5abd79">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR15_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga30d885f9a72889c6f1070b6da4d4d782">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9890be2a151b0b31119eba03b36b9df">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR1_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga075d239db694cea8f30c70534ddf7be9">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ac2103861a8ab0c8c8fed5e3bf7db0a">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca8d1db9b985749bcdcc4f83d80e25b1">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR2_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c5825e38ef02071bf0d888ab636d241">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf256a26094e33026f7f575f04d0e05c9">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7045c8361aeed94f72ed591c604d1f1">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR3_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ef6b53609ca5d188a6916d8574d6030">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac84f66118397bb661ad9edfdd50432f0">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga94341de3b04731a0df5c530c572dad7f">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR4_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71bbd49dad3b3dcd6ecb60b0fb1fa8eb">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09a777f006ef68641e80110f20117a8d">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d366ba8f09d9211e25c5e76b56a91af">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR5_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa565b7acd495e70be1b68204ef2910db">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8695c8bfcc32bda2806805339db1e8ce">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga354a942cded8f779316613b5a73b71ad">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR6_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafce8dd4c2ed3764a234fc40ad192ae03">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba577e8f2650976f219ad7ad93244f8a">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b90d1d54ad1a0def096663cfe9cbd74">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR7_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34e114c3d131dbb2abc05837b9c20fff">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaedbc146cc7659d51bc5f472d3a405ee">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5460b708647c1a9f742c0ff0d5bcb17b">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR8_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadebc6e8a656a3adbff46f398b5bcb3d4">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3e0c779115c59cb98e021ede5605df3">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR9_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4aa6d3943ec6a8d96dd855f436ab8e19">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR9_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga13d98b977fc86581e566299bd363176d">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga831554de814ae2941c7f527ed6b0a742">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6cf488fcb38fc660f7e3d1820a12ae07">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR_10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c14a1c84cc91ff1d21b6802cda7d7ef">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR_11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga498185a76dcc2305113c5d168c2844d9">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR_12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga222460b26eaba7d333bb4d4ae9426aff">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR_13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca2dc3bd09745f8de6c6788fb1d106af">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR_14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67c96f72bdd15516e22097a3a3dad5f1">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR_15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6eaa59f6afa3fcebaf2a27c31ae38544">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7fe0f9386b50b899fdf1f9008c54f893">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42b377f0c5f564fb39480afe43ee8796">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab723c0327da5fb41fe366416b7d61d88">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d6d8644953029e183eda4404fe9bd27">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga59e4a03667e8a750fd2e775edc44ecbe">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafca85d377fe820e5099d870342d634a8">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR_8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab02c6e6e879085fd8912facf86d822cd">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR_9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47ff03b3d52a7f40ae15cc167b34cc58">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4bdfbe2a618de42c420de923b2f8507d">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga758aadb3c036759a162542216f98fcbc">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS0_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga409d8650af1aa0e1958cc1ed2f96acda">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga316604d9223fee0c0591b58bd42b5f51">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadbe42933da56edaa62f89d6fb5093b32">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a8f9979581623c5ee8a3b16be563cd1">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS10_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf85195c9fb5642687151366b0f363441">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71b06aba868da67827335c823cde772c">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS11_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d224601eb9ec2476451efe136693769">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS11_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f79cf6b45de75813ed9d2af64f0d91b">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34dec3bc91096fccb3339f2d6d181846">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS12_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8cc01661d2dec2e9dd4b02528e271393">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS12_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4302c8e25dd2711d37262b73865f3c19">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ea853befe5a2a238f0e0fe5d6c41b9c">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS13_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaed57c94725261a35387ef04c9675cdbe">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS13_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5fe11d923932261f904c089da78e7ebc">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga24e32d8f8af43a171ed1a4c7eb202d17">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeaaedec226989e8048f5cbde2de6c1c5">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS14_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c86de2a9b2e7394040a65bf114131bc">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8427fb5c9074e51fbf27480a6a65a80">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab40b26153e5c50ae45ebc6deb06cc0fb">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS15_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae93dccdbf7e8ef41da1b847975cf0eac">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga875bc62855425da548fa2f68d3be0f49">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS1_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7457f610b20ffdd73c97d90724ed4d4e">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc89617a25217236b94eec1fd93891cb">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0d718587115b4b07190c9ade21789ac">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS2_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3af1acce0c96a515284b6f8bd12b8436">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga79e5ac9ace2d797ecfcc3d633c7ca52f">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8d8114b4db83d01096d0337750d3099">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS3_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac0837604e1baac4b8b86fc3e660b17ad">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga692f3966c5260fd55f3bb09829f69e75">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0331d270ba3fe6bad1f3353ed09194bf">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS4_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae421b6676ce8b2865cbb6e15fc45d495">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ea824455e136eee60ec17f42dabab0b">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga502f44e296cddc2c4099ab7e7e9b11d8">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS5_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad686100d76807920229b49d233cbd96d">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga69b3333e39824fde00bc36b181de3929">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8d6a22635cfd41987e341af34b87a63">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS6_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91f4268de41bba2e411879d3fa900af7">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf9836771d1c021b9b7350fd3c3d544b0">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga635b08b445669748e8fadbcb0d2481e6">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS7_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d1dd4ddac06be768bb7727bcb657081">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c295b6482aa91ef51198e570166f60f">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga765d016146d30e6112499598959a948a">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS8_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga595b5fd07dcafd23fd6ed6e23cb43b5a">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga49258fbb201ec8e332b248bbd0370b07">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS9_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e1f12d75678bb5d295b8f77d5db15a0">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS9_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab415c303400428fa585419e57aa2513d">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b69748fd2f5e2890e784bc0970b31d5">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa887cd170c757a2954ae8384908d030a">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS_10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa58e335b962fc81af70d19dbd09d9137">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS_11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5744153a68c73330e2ebe9a9a0ef8036">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS_12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga78652a72a05249db1d343735d1764208">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS_13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6367e64393bc954efa6fdce80e94f1be">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS_14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa8c5c56ab4bc16dd7341203c73899e41">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS_15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66c0c77c304415bdccf47a0f08b58e4d">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa59c6fcfc63587ebe3cbf640cc74776a">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac41aaeaf32b8837f8f6e29e09ed92152">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga002773af2697ddca1bac26831cfbf231">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf9f2671eae81f28d0054b62ca5e2f763">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5dab92d27518649b3807aa4c8ef376b6">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac4945b022950bdb9570e744279a0dd6">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS_8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga648026b2f11d992bb0e3383644be4eb9">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS_9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9db2ccea6361f65c6bf156aa57cd4b88">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64aa379a4bcfe84ae33383d689373096">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8fe6424f42570902856737fb45f7d321">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID0_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1069cfa20fb4680057c8f9b91826ebe1">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e44bbc1d39579b027765f259dc897ea">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6cd53d2742d0ace30b835bd0f44f5ebf">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa33d3d411ebb4a1009e148df02d2ac54">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID10_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6842601dbe73734e8058a6858fa7078">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade5e087b267f95733cc4328522b7890d">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID11_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad068577edb9af03083fcd0f4de0f8758">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID11_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga117cc21fe4de69983c2444c7f8587687">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga33564d1679db8201389f806595d000d9">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID12_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga04a2965de2040e7c131ca5ab24a6724c">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID12_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1bc8d6bc8dd7654ccb18d936a3efe79f">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga82e0ce0fca46443e3cbaf887a3a35713">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID13_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga38255de273b95c94e29c1bdaa637579e">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID13_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada649f077b81777a8ba7ae97160e9fe4">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac716fc8a3853431b69697ea5ee0aa8d2">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacba67a5c308fb3b335dcd8979625b1b3">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID14_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0921a37817bff3c30f5e4c019b6a4084">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae72c80e97c41b8143cf299c078459ea4">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18c156b5eb9356ecd1ba66c96864d5a5">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID15_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga631021cf3bab4864fdc505ceee8a6c4f">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00dbb77370754ad461600ed3cf418dba">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID1_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga38320698cffb50138c8438a860030cb9">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2b06b287f35a0b048d8f5fbe4a06a9c">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b48dad5247c404dda274ab5e5fde340">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID2_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1720532896734b3e5ffaccd76834fdef">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac0c3adefa4cafaf0455139b4e80b70eb">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2ca640e7db8f27244ae9515a58910ae3">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID3_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9ea4291861a56bb8901653b2c148ccd">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7454dab87916ca6076b287a21c2e4cd7">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1d6c2b8346744bc456ea65d4365c207">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID4_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3acb4b4ccaae63ec98c19fbe056c74ae">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2cbfa2ff564030d912ce8f327850a3bf">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b44907427286bcb72189dbef6fc0148">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID5_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4f45f4603706510827aa92d39fd4bb45">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac933b9235cae5f9fccbd2fc41f9a2dc4">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb18ccf8bb22161f83ad929a18d4c4aa">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID6_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafbd6ccece5d47d40c929af5cf9973203">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09ce75fcb48ac0db30f99ba312e8538a">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga45c9835db5c12b661eae0c5a0a69af5a">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID7_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga23669c60b1baa1d95dac788cff2a0eb8">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa193633720d142ceca6c6b27c4e87f02">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga08a268c98dea54059f48bbda7edd8e74">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID8_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaba7afe6abb55e6a80fb0ace5d46c883">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga888325b6581f9ae181f3e4fe904b0c44">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID9_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4dad9a902a8200c53d60ba02de858315">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID9_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad46ff99f2017c2a5eeab2fdeebfb1012">stm32l476xx.h</a></li>
<li>GPIO_IDR_IDR_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7691154d734ec08089eb3dc28a369726">stm32l476xx.h</a></li>
<li>GPIO_IDR_IDR_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4b3e9ceaa683b7cbc89f2507ef0f110">stm32l476xx.h</a></li>
<li>GPIO_IDR_IDR_10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff38e1078878bdd79375295e7ab829b5">stm32l476xx.h</a></li>
<li>GPIO_IDR_IDR_11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84c3f48e386abf1f6d97e4fb86cbaa7c">stm32l476xx.h</a></li>
<li>GPIO_IDR_IDR_12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec151d78711f0274d3ab5b239884e645">stm32l476xx.h</a></li>
<li>GPIO_IDR_IDR_13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6771a14a3c52f397295737e509633b05">stm32l476xx.h</a></li>
<li>GPIO_IDR_IDR_14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae0b8882f4473b5d65266792ed631f0bb">stm32l476xx.h</a></li>
<li>GPIO_IDR_IDR_15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5fa9b2bca3451f0be4560333692fb5a4">stm32l476xx.h</a></li>
<li>GPIO_IDR_IDR_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf32691b8213a6b9c7ddb164bcc66af7f">stm32l476xx.h</a></li>
<li>GPIO_IDR_IDR_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga172dc9a76f772c8e386ac0162e0a52fa">stm32l476xx.h</a></li>
<li>GPIO_IDR_IDR_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5aded5247a4fa0834a311679c593fcd7">stm32l476xx.h</a></li>
<li>GPIO_IDR_IDR_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e7bf44f34ab51218a24b6b9467e9166">stm32l476xx.h</a></li>
<li>GPIO_IDR_IDR_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6aa5a3c8353ab0ce15d6500baf902e8b">stm32l476xx.h</a></li>
<li>GPIO_IDR_IDR_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeccc9232d1758570c7dd9d8733d9f5b6">stm32l476xx.h</a></li>
<li>GPIO_IDR_IDR_8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b5f3c629daa6d4dd3ace095a127f9e1">stm32l476xx.h</a></li>
<li>GPIO_IDR_IDR_9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacd452f85fa151363ffbf1d263185ef0d">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6ae6b6d787a6af758bfde54b6ae934f">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b01ced29f1324ec2711a784f35504dd">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK0_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a97048a23afc262b30fc9d0a4cb65bc">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga627d088ded79e6da761eaa880582372a">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae055f5848967c7929f47e848b2ed812">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1373c9d71b76f466fd817823e64e7aae">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK10_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8eeb57953118508685e74055da9d6348">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4de971426a1248621733a9b78ef552ab">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK11_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1aea84ab5cf33a4b62cdb3af4a819bde">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK11_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a19305a39f7bd02815a39c998c34216">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga38e8685790aea3fb09194683d1f58508">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK12_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf21271b45020769396b2980a02a4c309">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK12_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81e8901ea395cd0a1b56c4118670fa0e">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae0279fa554731160a9115c21d95312a5">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK13_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64171a6f566fed1f9ea7418d6a00871c">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK13_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5dd0ccab863e23880863f0d431fdee11">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8bf290cecb54b6b68ac42a544b87dcee">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac42b591ea761bd0ee23287ff8d508714">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK14_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5686e00f4e40771a31eb18d88e1ca1e9">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47c3114c8cd603d8aee022d0b426bf04">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3841ea86b5a8200485ab90c2c6511cec">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK15_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ba6d99e256f344ea2d8a4ba9278a0e3">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4780ec15743062227ad0808efb16d633">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK1_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga94100a3d7d43a5b8718aea76e31279a7">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac5a17a7348d45dbe2b2ea41a0908d7de">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc8315e9687b2a21a55a2abe39d42fdf">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK2_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga96d48b0834c3898e74309980020f88a3">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1597c1b50d32ed0229c38811656ba402">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f2a02d88e51b603d4b80078ccf691e0">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK3_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga348f1d0358ea70f6a7dc2a00a1c519bf">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga723577475747d2405d86b1ab28767cb5">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac6c6dff29eb48ca0a5f6da2bc0bf3639">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK4_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9fd29e0757ed2bc8e3935d17960b68df">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c2446bfe50cbd04617496c30eda6c18">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc6ac7aca22480f300049102d2b1c4be">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK5_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga07f73a37145ff6709a20081d329900c2">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga606249f4cc3ac14cf8133b76f3c7edd7">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga083a590c26723e38ae5d7fd77e23809c">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK6_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga456193c04a296b05ad87aa0f8e51c144">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf998da536594af780718084cee0d22a4">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b322ee1833e0c7d369127406b5ea90e">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK7_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf9c741b163a1b1e23b05432f866544f4">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab00a81afcf4d92f6f5644724803b7404">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa0e44a9155de4980cdb0f8c4d3afc43e">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK8_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae9a02f2ef3023a1c82f04391fcb79859">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab9aa0442c88bc17eaf07c55dd84910ea">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK9_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga551c1ad8749c8ddb6785c06c1461338f">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK9_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga821f9dc79420f84e79fe2697addf1d42">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCKK&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafa2a83bf31ef76ee3857c7cb0a90c4d9">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCKK_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9312bf35ddbae593f8e94b3ea7dce9b5">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCKK_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga40eb2db1c2df544774f41995d029565d">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabad45500839e6f801c64ee9474e4da33">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE0_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac21859652224406f970f4c99d5198d16">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE0_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae7a47a04b8e25a1de3250bd4921eeddc">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cff105dfdd73e5a1705a3a52bfe4953">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE0_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f3903d8ae31585af4d8e0a4a980a53f">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga76d7c80c5afbf9bf5aada55d91d59ecb">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga10461308203bd8e510c3205e6a499c20">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE10_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7aa2a41e913180598b59b20ffafc4a47">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE10_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad59d8ec1da352c55b9cb65b751f193e1">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadc0dafc52e2eb8562733153c8658e8f4">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE10_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga034f78f504f81a1ed9a3d457792f4197">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4d968b108aa28b20cd40a7746004d2c">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE11_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadeb4ecb54a0dc7f304007367e112725d">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE11_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a7b954225f0a664d602cba0ed1e03d4">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE11_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga313382ddc024a2cde3a1a3bb6ff1fc4d">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE11_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3c361d8935e5c043775a1dbf77b4530">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac09cecc889ead7bc7a079d4889da0578">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE12_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4dc7e3ea6e86a627d7697dafbb7feab6">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE12_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a2313be3f7d3fb0f2203456beaa4efe">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE12_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2bab0d5ff031fcff49dedb0c36073008">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE12_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8967fa759f57e187e4b87b9723a12e05">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf38e8e70d58b97d462d45e6e116115be">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE13_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga575519f151a9dda7c8e24d7c9e625b0f">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE13_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad93a355f773bc67b68b0a665c5a15136">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE13_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga02c48c21d983bab6115b056239d84217">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE13_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4895814d5aa1829b1abfbd2d4df8b66">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e67512a90147ccad6991e5b16821811">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE14_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa664199b48953065ec3b16e7de90d9b">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE14_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e8638837bc4e6d69cd7635296a51730">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ee9ecd8c12612d429efa6b2694b8a25">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE14_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab23c1a3d555305265fe00c4a2f25d705">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8027405e42e74b5065861c067e0b9f77">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE15_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace9ec013afbf2e01286ca61726e92332">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE15_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7055ea8ec31fe604f1b5f04e2b194c4">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacbdbb728d5db2fb68bbedd6e4374827b">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE15_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga040b83bff88d237d447bfe658913f2e7">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE1_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabdd2690fbea56b2d7dd8af222370cc95">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE1_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a240f6f0b335fe9595019531b4607b9">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga30d7601c96266dc29ab8d67804154b3f">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE1_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadcd114563c35dd9bc117884af80acda8">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90970df916fe323664322ecbe516993d">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE2_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66a90c798fa54047f30b83f3eec1821b">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE2_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae88847b33d3c78142f99e5d1753451e">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a188e7809bffb5a963302debcc602bf">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE2_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6405d97990f322ac711f5d50d69c41f">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9062e2f2d10271c05e5f963be522db96">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE3_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga908f28256ab03cf88ed6e2fce3a2a70d">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE3_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga99db34fd563915c2fc4eb16ef2505c98">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4eaea23a16c4fb39e27d295ce0e5b94">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE3_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3d6572d265c72f92e2005c141202422">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae11faa17747d422f5d88ced879e09bb6">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE4_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2336f60fe03642339cbfd4e994812875">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE4_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae946375c36dfb3b3669864ee62002e62">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9b416b464e6bcd73aa11bf0ef734b47">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE4_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab14bbd003834724332b11c3a33eba1a6">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b40ba8ed0964516f512bb55a7783425">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE5_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae9fbe729f8b1780ef0a6a24ce46a5dc9">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE5_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85fd33570c7059e94708cb99a1d88e55">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ecdacbc580acb1d0045366bab0605a3">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE5_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3db08d5515fb6203ea8c2cf83d5ccd9">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad09b263a1b49cc5db86e5e6fe5d0d59c">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE6_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9fe86e9e52f1ba692d5ea66c2e43678">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE6_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ef7f24d9e982418baef863fbe1ffe5f">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga923f7562b497aa9e864872e6314aec8b">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE6_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1605f3cdb581e59663fd9fb0bab17d74">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafff70c209574ca7023aa0a853a341e2b">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE7_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac77ebcfb844a2b8893641ee9de058178">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE7_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f64e364157865520082d72aa98ab0ee">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga395417bce21078a26c0930132c9853ee">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE7_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd7bb459725ad9a92adb58341f64c5db">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d7027e90da284883872b827f78fbc26">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE8_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac1715680209944bc7593cedf31f491b">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE8_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3197ca6a90d936e5a564d377bd4126fd">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe7b281c031a88069e827a6ac710e0c5">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE8_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga962ec8cd96b449ed7cc142b491db4e0c">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf81e4a6121d0fe0ee5bc3fbe0f245572">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE9_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga659899030e816750c2e4ecbf4250cc91">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE9_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga15a408c473d172282468a1fccad482bb">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE9_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0acba3f02fb730df350c2d938792fd74">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE9_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1093b1b58d8a8b51f204fc78239cbbb0">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODER0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b64d47643f8d3c08c2be0722ff23b93">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODER0_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9547fc54057db093f9ee4b846fcc4723">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODER0_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e77a3bc750fe2ea8e06da301c65d6ef">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODER1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e0597b084c911728ee92b5fc4a2ae5a">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODER10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaacbdb241d7bebde85d7d0b42c2f35563">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODER10_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f4d2b18e57e7b2f600e4f5d9b17bd95">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODER10_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9dcae08e0f7afc002658a4ef4a764dc4">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODER11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf18bc295f7195fc050221287c4564474">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODER11_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4082cd576f50cd2687e45557b70d458">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODER11_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b2f611ae75f3441bad03866550f6263">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODER12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga63101c5c410b55b668ec190422dc3597">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODER12_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa89cd8ed328ed0116cbf51810fcd8788">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODER12_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga74f91bdd676e477e4c19d30d3ea5c4c8">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODER13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga353af246bef5dca5aadfe6fe3fd695c3">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODER13_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc01e2e6cf45e8ec27d3a66ff36c2cfa">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODER13_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71a30088f5475ae8774404ae7d41872e">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODER14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18a722f9682045c1d2460fedf32b02b1">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODER14_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad295063c22bd981239bc1b26f2e7f9c0">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODER14_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ff3a914796db9625d86996b6f6f5288">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODER15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaefc40e6fae78c1c5c857346793f9d4c8">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODER15_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c4b7f270eb99d851b84b9917fe49564">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODER15_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9297c041f5f74aec73e6f4dd89ad819c">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODER1_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d85123ad7c77e052b542f2df47a1371">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODER1_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad9f16759689b9ac61d9c68842ac49746">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODER2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06865341707bb4dd9671ce464d99ab2c">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODER2_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06e9f9713b7a822784cd2c0fa79dcff0">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODER2_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97f7959265384b2621288c8340990665">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODER3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae06c9d07a091fb64ab53d0c899a9dda5">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODER3_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4aeeac804c07e25aeff31bebf3a639f6">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODER3_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafc09e4958f306ddcb6107942504b45e0">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODER4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga52cf9361d90c863c107cdeb859bd8b41">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODER4_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67276f1aa615d1af388fef7232483795">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODER4_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5203150980865199911d58af22f49567">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODER5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae94ab55c126ff24572bbff0da5a3f360">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODER5_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga62665be9bddb711eedf99c85e37bb5ad">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODER5_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5096355e22b25bd4e6324399d5764630">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODER6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97a85a1bb88cf8f730e0de38cb664282">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODER6_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf45f41af21a000ab66da5b99b998deb3">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODER6_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41dfd1f39fe849fe3707ebf2ac0d8371">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODER7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga22dc08ecc39bceba020d8e5949b658e0">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODER7_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga585ab6cb29e3763ab8c1e997c55f2b43">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODER7_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b5cca014fc55f64cdbbb42ea0515e05">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODER8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac41f2174ef4444c685ea92da1258c678">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODER8_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdb8e55aa223af568ae12d316a22f8d">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODER8_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0729411ccd74a91cdd0f23adada25782">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODER9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d4ed9018bf72565bab1d08c476fed20">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODER9_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaea7c7ec787b1ee1ae7e0b4da216eb418">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODER9_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5cd33689071b7af70ece64a371645df">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e7937b0a505e771361804a211c7656f">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c08637123e42a30fbf4e9e49feb650f">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD0_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade6bff88e55b2428269c90ebde121d31">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga104dff849ee2c6a0b58777a336912583">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac5c6ba137db2753434a1253e111ff6a2">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad5e3aca353a76254fd8d02debede2fae">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD10_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa47f67a9087ba57c2144a8a19d597bf5">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e7e487eb914e276c92534eab7b1efdc">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD11_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5432eff2238e4c6adf1f5c5cda9a797d">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD11_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4f6824376eb5f7f0185580a780d5ecf">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac42a77f0ced79d51a5952d929a7e0528">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD12_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae85ad24a6fcfac506e330e0f896b1e23">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD12_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a3eca32e4b8eca5b984c371fc118c44">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga582584ba2995b3b9993728b02a98f2c1">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD13_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93481785eb62b6669b8aceb1907b8e13">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD13_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga29598cda6568737ee82992f76d07c45c">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c2ec83ded91512630244d2d1e1c300b">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf028b3836cb425dab56d38dd1df17062">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD14_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafd02d3bb351676e31027d8bad0c8eb70">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e411f3d6f91e5218dc9ca1b6739f053">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26a07f39cf1e55d17f56df37cd875288">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD15_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3bac5a39dda0f70c8fb9de38450eb21">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga284902fc92059f740dc599945071d767">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD1_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga60dfdab58aa53c6790eb545f50f92722">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff3ff4b6fa52aac52991053b26d8dd80">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b7c3794b7948875eea27a4b09bac063">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD2_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ea388b190f9040a9657d9b395471596">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba5790d50582befba7f91037df94b159">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b3312000af1016c233b04590b8c054c">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD3_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3a4ae35ae856330bc937251fd9ccf01c">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacd275e221a79cf7a3ac0c98ee15af3c5">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab27b415dc46e3832b021eb0d697f1b13">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD4_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91e0a70767add938306339ea3f3c8df5">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4046ad484b858f3c49eb0449f45e3af5">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga530c4cdcbeb559b2f990a237b4765631">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD5_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada7f2c3690272b52bde0c22223d39dff">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34550e0c5098cf24a2ab86e2ecc67c14">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga965661d93777219b16fee1d210831622">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD6_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeaffa5b5eec9c90b552ebef5fc13828a">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba7559603648f95b76d128f0a637675c">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad697f4e743a67aad8ad37560a176ed25">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD7_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34bf70d7723a8e809a7ec2baba5583b1">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga60a61ea7de95ccdcb674e8b972969a1f">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacad5442c3f20d25fdb0b24d78d1eab5b">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD8_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad52cedd015ac8e511f7f2cdda0e6c4ca">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3bfdb1e3526890736b0c1238adda99c">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD9_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga871215a04902f7abbc8e4753aa523d87">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD9_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41b713787d20ffacdc2c2b4f6fe05e4e">stm32l476xx.h</a></li>
<li>GPIO_ODR_ODR_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42386f40895bc86ff49eefe80708bbc6">stm32l476xx.h</a></li>
<li>GPIO_ODR_ODR_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7680b11616859cd0f462703224511fb2">stm32l476xx.h</a></li>
<li>GPIO_ODR_ODR_10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e2817e62685ec81d3ca6674d8e75187">stm32l476xx.h</a></li>
<li>GPIO_ODR_ODR_11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6022058342e528d097d2d352ccb3210c">stm32l476xx.h</a></li>
<li>GPIO_ODR_ODR_12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6df2c7bfa97e4536c3c112fa6dc00992">stm32l476xx.h</a></li>
<li>GPIO_ODR_ODR_13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab7a51e706f1931e6ac3ddd117242da23">stm32l476xx.h</a></li>
<li>GPIO_ODR_ODR_14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga090cea405c38fd8c48f77e561deaaa07">stm32l476xx.h</a></li>
<li>GPIO_ODR_ODR_15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga527b7d78707f17edfe826be72aa59fdc">stm32l476xx.h</a></li>
<li>GPIO_ODR_ODR_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae93b86fd4c1bfcfafc42bf820c17c019">stm32l476xx.h</a></li>
<li>GPIO_ODR_ODR_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3fffcd41fa6347ce4b61e6abbae55c7a">stm32l476xx.h</a></li>
<li>GPIO_ODR_ODR_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9b5f55a1f9dda2285576a276d0fb0e2">stm32l476xx.h</a></li>
<li>GPIO_ODR_ODR_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6723e4adf0b6b333f74e15e00a60a4db">stm32l476xx.h</a></li>
<li>GPIO_ODR_ODR_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga202234d8f40086f6343e30597b52c838">stm32l476xx.h</a></li>
<li>GPIO_ODR_ODR_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3c713b846aa56d5a31b2e4525d705679">stm32l476xx.h</a></li>
<li>GPIO_ODR_ODR_8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaabe9c0b33000bbfe71f107cce0af0eb2">stm32l476xx.h</a></li>
<li>GPIO_ODR_ODR_9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25f53481a7575ebb0eb5477950673188">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEEDR0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga86a137cc8e566a0da86e2fd4778938a6">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEEDR0_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95ff622f2b5941ce7202fe97a6e8c730">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEEDR0_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a8e561180cdfcb7440a017d2aa10f59">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEEDR1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9aca2c7cf73dd7a08fee8ae9a675c1d5">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEEDR10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f368a4fe9f84a2a1f75127cd92de706">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEEDR10_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad24e2db3605c0510221a5d6cc18de45d">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEEDR10_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac0b5fe166b79464e9419092b50a216e8">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEEDR11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f6fbff92ca95c7b4b49b773993af08f">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEEDR11_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7413457e1249fedd60208f6d1fe66fec">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEEDR11_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad5a0177db55f86818a42240bf188c0bc">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEEDR12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9928dcdc592ee959941c97aed702a99">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEEDR12_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga68d9034e325bf95773f70a9cc94598af">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEEDR12_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga225f0a354cd3c2391ed922b08dbc0cae">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEEDR13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09d3845b5e708a7636cddf01c5a30468">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEEDR13_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93ce0e08aefefa639657d0ca1a169557">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEEDR13_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2fee18398176eeceef1a6a0229d81029">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEEDR14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae956b8918d07e914a3f9861de501623f">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEEDR14_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafcec6386ada8c016b4696b853a6d1ff1">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEEDR14_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae8fb23e47faf2dd2b69a22e36c4ea56d">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEEDR15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b405fe1beed00abecfb3d83b9f94b65">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEEDR15_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga782862d03460b05a56d3287c971aabc8">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEEDR15_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga929ae0a4ff8f30c45042715a73ab1ad7">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEEDR1_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5dd10c0d3419e2d2fda1af77fbc28156">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEEDR1_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ebe740312db53a7d49ff7f78436bcb6">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEEDR2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f3dd6eabaf2dee10a45718bf9214bff">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEEDR2_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga285b9f4328a29f624945f8fc57daab0e">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEEDR2_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb41ac1ecdc620a7888e9714f36611c2">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEEDR3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3bd77104c298e2cc79608954ed8a81e6">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEEDR3_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga86ad8f39a6399526c2a06f5e481b7edd">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEEDR3_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4cbbc6c634d9f64d2959bfce25e475e3">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEEDR4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae993f7764c1e10e2f5022cba2a081f97">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEEDR4_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e6579b81f162ca8d4b8ee6690b258e9">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEEDR4_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga56650b0113cbb5ed50903e684abfdabc">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEEDR5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6e84a83dd64be450a33a67c9ba44add">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEEDR5_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ee63c65224da433a0f588bdd579c88d">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEEDR5_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9feeadb829cbfbcc7f5ff5aa614e35de">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEEDR6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa153220faa507b53170bd49dcffcfc76">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEEDR6_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga314fae4f204824abf26545482246eb46">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEEDR6_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad5502c629c3894c58a5e3e5e4398f92b">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEEDR7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga187b9c0a07272ef24ff4e579c2c724a9">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEEDR7_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa351c9cc66134dd2077fe4936e10068e">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEEDR7_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5824b9a56d3ab570c90c02e959f8e8a3">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEEDR8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57fdec64829712f410b7099168d03335">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEEDR8_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00e257135823303b40c2dfe2054c72e6">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEEDR8_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab026b036652fcab5dbec7fcccd8ec117">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEEDR9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2974e9de8b939e683976d3244f946c5">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEEDR9_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga922dc2241064ba91a32163b52dc979a1">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEEDR9_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8958bf41efda58bc0c216496c3523a95">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25d567c6d24df0adb6402498fd5eb582">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED0_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae999b23bc1e7f750599e3919db67bba7">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED0_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa211d91a2e8fa199d4d1c64e20c2283c">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab411afa3d01185fcac7de1834855b03b">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED0_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga129f816361ac723f130c2757ab606de2">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8996628496af3a04fb060e7be6b4af6">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa0d96748028e1d2c05fb5a12d6ec6148">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED10_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae4af74162b730df90c198dd5375c93db">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED10_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac42c58e1c4f708bb1702b980d7335481">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7aa2187e9c9634216889077d878c85ae">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED10_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4fbf963f1c171fe8902f5b81b6e45e6e">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae71fee4a9fee0076207522f7b05d3e7b">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED11_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac1765e06791c8f44a8ab2771ce6e3e0">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED11_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad48d309936025096bfc6cb30fa37464c">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED11_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaffc4df43b3ca66616ef75c75d828031f">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED11_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab897b530b59c6f2f54305fb9db56fa9d">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91c0b6ceee5147b85871df78f1b7ae38">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED12_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga227ef84ae7d0d0ed7f2e01c26804ad0b">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED12_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42e694529900596202d4cdd7ba188427">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED12_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga941e03858f17e677f54ee229faacdeaa">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED12_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7326dbd78a260f065b3df743fbea3054">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabec7c4b2c0464c31b94d819b458294bc">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED13_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27d214e42ae822601fe8469c5310337d">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED13_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad2ce26af8af11b3592c5e70fddf24a1a">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED13_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga087816fdc310c1d74fa885b608c620c9">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED13_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8362c7b2a216297bbf58ea02b3df434d">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa27efa359dedf4559a0cae3b4ccbb866">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED14_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf32f167e31bfe8d231d99369cad3a932">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED14_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e7a469a29270897c6a7f44e94fca1f2">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8fb875fe73210c3a4e1c269e030a357b">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED14_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga542445998ee4d4e0a1ecc80f96415769">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga62066038e31f29b2d96a9c9756b47007">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED15_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4114c96c51d3cee45535ff5265b47b2">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED15_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga01afd6d3720d359e6b8c76d03e6c5eb9">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga45c126130830699c993c2d790c31f5e6">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED15_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e98a82b548dbb52cb0d16d6c9b68da9">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED1_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga08097ab565c4771df00762e15e93642c">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED1_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0cb2eaafcac4ea42ea17c030512fd59d">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga788188c5bf4669f2b316aa0c6b723e9e">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED1_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8253e839d2f456baf264cc3639876b25">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00c3e1150ff05598e93fdee8dd68936e">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED2_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e96818c186656af3af439dcfa16528b">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED2_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2548db9b2371c3502f92f75566344141">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a287b69df598692ea5425ac903ee934">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED2_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafcc5a8e431eddf53ff110e3cabcf84a9">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga70a77f985b46c258894f35dd089b0d20">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED3_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa2d54448afbd578a80e745bf88141f15">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED3_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa7445a434c85d73f0343f07e4b1abd2e">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1932d5de59094f3b77d1c38c3363e022">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED3_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b5205a128da01cee0bf8911e6deeba3">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44b7462b3a8eac83a6190a9d4ed94733">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED4_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7bc92d4bc48eb29f15eeda3b4f2b7729">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED4_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1074b9afc9555d005eed1283990ee2e">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91182962d406df7459584b8cb9646e9e">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED4_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8965c0a99fbe9052bf008a4da714b84b">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39a76e505a04bac8df5b801bc759d9cf">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED5_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga51db6938ff53112b1546ea2955c6bec8">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED5_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga33507bcb6d4a5f11748cd0f81483e900">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9fe5071dcf994ca5836756cd44c7df76">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED5_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3dbca74e2ddaa85108e7326cd681c345">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga220c76017b851a0861252cdc19e5ad8e">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED6_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab28c483d24d4f8aefdf89578af2a66a5">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED6_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa2d7d80ccb16466efc06dc08334539fe">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f07ebb84c0aa6967ca9057d75f3d5cc">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED6_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa2559ea5b8212d7799d95c5a67593826">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada868726c50880ee3f5e3cf35bf7be07">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED7_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga241f032a5afcf9fbaf7a03ca6756dae3">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED7_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga55510fcf6f51a1badbd0507b0174ca82">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab238b715009a8081e4299a04464f8fba">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED7_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e1d68c48b823f2ddcbc19f9472b71e0">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga48fc91b25c5e9b44cb2c5281e430b530">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED8_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf9cc347eada649f592544fe46a60d61f">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED8_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga001e0393d3563dce9de7822581d99f74">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b220cadf1c6f35a7a5ee9141b353361">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED8_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga752447edb6283f5ab3639ea160311702">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa18d29dd7797e82889241af2394d9bac">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED9_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga79c3d503027ce61ba59f5362579c8c75">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED9_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8cf1f4b8620e0003ea2ee281c4d1a86e">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED9_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf713561b3fe73574b8566e54dbb7da">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED9_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga05c5c757f8ec338edbbf08bf5d8d68c5">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_IDR_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5485fbd720ed7ddb22eb3ec11245efbc">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_IDR_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf13669e5ac3f49834766cd99be03a0d7">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_IDR_10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga38f82a10903250be4e628771b0276761">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_IDR_11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b3d81079aa482c4670efbe56da9c827">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_IDR_12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf53e6338143d8457b3db5c6846349910">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_IDR_13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5afdc7a368dcf575096f85deaea5ef01">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_IDR_14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2ecbcd9d656d45bb5de5da1506ed1234">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_IDR_15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga63220a77d16ca7e1475c67cfdf1ad8fd">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_IDR_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad3936b414ffd9d8a7a546ecf5bee71c3">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_IDR_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba6136975598a69ca053a924534829f2">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_IDR_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab4b22966bfccc5de30156b87a60db42a">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_IDR_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga503034ab19d01c3c5535208dbdaa5160">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_IDR_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad6b972f5d1e519823d58098533346aa2">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_IDR_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1360495ee0a8ee3f1a6e858744b76693">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_IDR_8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0999b31939326c4558ff7383fb1d45c3">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_IDR_9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga86496faba77364680e3abb58b99636b3">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_ODR_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga29dbb08cef82cec8fac9a0044f80d31b">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_ODR_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga94b10e532cafe20fe2c2e7afa91150b3">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_ODR_10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf471b28dec1fdf0916e7beaa87d902a4">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_ODR_11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ac73a7dd714babf1ab5894b4460dacc">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_ODR_12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaabcfc202ec3ee578aee32375a092a23d">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_ODR_13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4f9a8a4dcf381e58a0ab84c3744d063">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_ODR_14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga38b35b661a670ae2afd11258398b7fb1">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_ODR_15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga267734cd2559e9cbf5c4041720e16d1e">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_ODR_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae0d55284e587dfd6357e124fc8ab4014">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_ODR_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00f7272497c2d79c2651812c716f5f00">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_ODR_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d1b9031a6c8ae6e1c1b7f8affb5689e">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_ODR_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8cd860ae29854fe80c9e410e7e6cc957">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_ODR_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga75b2cd9cf5cae35759f2b38cc0020a06">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_ODR_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3a6427032856cd00e7a0b87279cf8e85">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_ODR_8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f30b73464b5d452c0217349b5294fe2">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_ODR_9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga20b3f0dd86d1dd8edbe20c09412e2297">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2aebd85688999595239036bd63eac4a3">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1dbf22f662367e7f4033c6ef85f69162">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT0_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d59a7c3218b146d61516cabb81588d1">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3c2e6db60417e319c9a8de701ab4d93d">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6bc9516ce236e7d3429066b16a7dfa9a">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga108993b457894e46ee48421cf847d6b6">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT10_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ae2d866e0737d3b40919d877a321dbe">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9d842d0b79b54cd990a819197a0ecc6f">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT11_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f833cf9e36cd48b282a838ee5d4d269">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT11_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga72764b8f1eaca4407ddce7f3313d045d">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ab821f1edc7c879a34e51d85be89927">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT12_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac138e0a10703e6da87ff724a9e8314e6">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT12_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cbdcf0cf8146de12cb5ff36c6cbdc35">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84f78f6726211e6183ec7fcd3a40d2a8">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT13_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc65a535136ed14fbaba9d5557d766a9">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT13_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25fc93b49714517d14b95c51496f4dde">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1323319e1db0678046b6f77c45bfee8b">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7a50883c2c1f5f71ffed16b182b4690">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT14_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaed656d73e74d6e4dc451d61cdd4529f9">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c309a7ab680e01fcb7d001ea0a98c70">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafe5d4eaffe4617f72cc460127fc20cf5">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT15_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5efa1dc79a92b77579d2fd7fe2612c1b">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d6d2752a99a69a1ed6fde751477f65e">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT1_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga592defc7541ea5c2463d0a5c9566a337">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5478c1782217eec4b8d09fcc930a55c1">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90c1021a385b3e3ad84b5c3f55dcd2bd">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT2_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac3a3f4f3a5a9a13e74861ada55fe8373">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga52cbd557435c2173e390b534cc6a893b">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac467eaf271fc0abc674a0f1657b754b9">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT3_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad678ac2b9b55a718f1e81237ee4a5b30">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaedd72ae7a6ef61cb01d7b31e7ac3f02f">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab826bfea8ea3e5500900e31d24603a3f">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT4_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9104ccbb9f57282217df7a4af2fa149">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabfa602db904a1c4ac0bfe2f57e044f03">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa41f6d81f21b5d4c984d318c3d5ea5fc">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT5_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaffcd8be7000a751ac97b432e6f8febcd">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga872f2008be45e90a2663c31f5e3858ee">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf04845f8e00f58279129c9d7cbc40340">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT6_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5673f4acd1ca97723538455ce2ad8fa5">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac22a8999bf349459af4bd58fe319d03">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c4371991d169bbce9043ef03eebc3e7">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT7_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5567f31bc7165b0a55e42a392306faf5">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b89d7c4cc8986895b4e4cbc8455f912">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88986ea0ef6829d98ea063355ed574bd">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT8_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2df4811f95aae5d25c63d1e6645914e4">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae53d4f666ee3410123ab941ee29fc886">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT9_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga23374263ed146dfa55de5e09a9984520">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT9_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a517c02253d8081d006ba12b939ddb7">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2f02eab04f88423789f532370680305">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a842ad8f83c21f019f2e1e08f104a7f">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT_10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadc1ef9cbe4226f9616c64bb641b44b3b">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT_11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafd4fc33a12439fdf4ada19c04227dea7">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT_12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga24e978fcc3d4e87bed919511e1226f0c">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT_13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c5d7751cfdfaf58782f01692d8c88e8">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT_14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c26938a0e8c03d90a966fc33f186e50">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT_15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga51f153263d58a45fc2ef0734fc3f73eb">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d3a246b6320fc51b39123249e1e6817">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef881bb4fa6b2dd9cecd4ee1385b6361">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8c3cc7a0b2c9b99212879cc8d7455258">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa0dd76857b25ae35a785cee97c8403d">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1dbea639fd4ffe59a706a11fb1ee104b">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaacead96dc3377342af4aa18adf6453e">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT_8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a1f64fdf2ab84c634c0fa8cb060a65f">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT_9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5c7deea3d764bb3999578030e3158aa">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga757af1d9f0ba5f4ed76320b6932e3741">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD0_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ecb6eae6b933d78446834bf320cc235">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD0_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9d8177954b7806374d1cbba3bbbfe034">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa0be0e927e30b38360486e4d57854c20">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD0_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada27513a02562dc3e44c361eb96d8d60">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8da0bf95f1973c18a4a4b7c0aa3d1404">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53f1c72b27ac3f18d6e8c7b366416ba6">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD10_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71dc18b0db03b06216a30e15bb08c81f">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD10_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga955fdb4da04d3702e3566d5068d9fd0a">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga94f8b1bfa375b95aa586d4e657d810c1">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD10_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga19ff590a0540fab5751f0f0b36ea3ac8">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85596aa60b034d0de6ecb98f94a8d036">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD11_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5acc6eda43958a03426815a0db4a494b">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD11_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2666e7ba5f50abf8502ba8e0f0f57430">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD11_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd0f388b7d8039e4b3d8dd573bc8f429">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD11_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab55094695264b5c3342f623dec206815">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga834911368392a16ff6b7e051a7e7ae9c">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD12_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabac3dea5943de3917f93772936539e74">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD12_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90f8b6c555a779ed1bef06e7ab1a0600">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD12_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga30a14d0a21b413ff9c5ff1efdec903bc">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD12_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa2f7ab8ad7a8ac91e877e24f8119a783">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga746478979825dcad6323b002906581b9">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD13_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab4f37903148418084e6059041ac2d3c8">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD13_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4dd950825a4c5bb9e89e44f4398f050">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD13_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadebe9101a2f2de81d563e9e982c186cd">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD13_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb87a27f5193bc33e7b553faa006086b">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga398c010d45105e8e37b1995430a52a94">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD14_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2312d606bfcd3b62e9885d7d7b316b39">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD14_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88f904affe99bf7a5045c1c3704d1146">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7e0dc8ebc4e7c81e65265cae3b23aa4">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD14_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4405ac26d78b02793fc695d410bd7b88">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacd5cdc50a6f6ee671aa1ac39c9048241">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD15_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39538a30aef08d4bbf9ce88ee22d1b46">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD15_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga24352127803f5fbe718ff22e7a1062b4">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae63e9b1d8c9e5f92cbb3f8ad67304f67">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD15_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9596e5ba318ea6eb9d0de839e5125f7e">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD1_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6512d7fee2b400279ebd0843a5e481c">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD1_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb010cc75a60effd883969c35611f5c8">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac529eb9b34ed26a9fb436c230cbad882">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD1_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2dc73dd62120c9617e25ccbf4b038991">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e8cc32256e605234ec8bfba9ebbe2d2">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD2_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga044bf572e114a7746127135a3f38caef">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD2_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06efd822240e0026cb83e661b88a9e3c">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa71a5ea0b0b124a1af187ef2160b412a">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD2_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga586d58e70155a838a7607fa1d209e367">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c6217b6d33bf54771323d7f55e6fa9c">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD3_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f885f83700f6710d75e8a23135e4449">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD3_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga713dc2ffd7e76239f05399299043538a">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4fbaf3b066dac1e0986a5b68ce30b0d3">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD3_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16874909048265725250c4d8b3d1fe16">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf02aa5885737e111d98770d67b858d8e">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD4_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa25af0133be08cc46bd64d19913f090c">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD4_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac699c89b1b15ad635a1a1109cbe2963e">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f0de7c586465d6dfb0e50d1194271cf">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD4_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaffa6624f76681ba96183f8ea998da581">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe54b8696e32251e874a821819d7c94d">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD5_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga31e7a8da20fb184d4bca472726c98058">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD5_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c3f4ba96ad50d3d5230fa8fb89f637d">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2dca8d52990a63a4185d8185d3100222">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD5_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga17c1aea5321b3308171bc9b813fccf02">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa52d8b944af9bb59f52c2fd46559abdb">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD6_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6aa2ea03e1632d3dfe812911bfd97f0b">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD6_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b5d490177e16ae30cd5264012feaa87">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga841c8e128f84ac7451f431d24a222072">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD6_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac5cfdcc6b1779a517c19516429c6666b">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18557333a95ca1a26bcd1d7f9fe207be">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD7_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2954be6ab54a7d922b2d0f9e5d173f4">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD7_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb959dd401c4890303c5c7fd962bcc08">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga268436f429d673b3b39ea443656997ad">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD7_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3de6729553a81ba44a7d1b93378d9536">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e71b61abf42a76033e458460793f940">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD8_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga430de706497b304d9821b50b3a51ac49">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD8_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae9a687c70a3cd5ef5ccef3a13e431b89">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga750db53344fb2cc3fb432ff0d7faa85c">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD8_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga55b1f4d9f5e3bedd3c6af387409e5eba">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c7ece6fe1df8b61fd7f11f6751693a9">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD9_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b6a86ea34af6c236caa23893d34e6d2">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD9_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga07fb1faf433996b633d49c8307ce9bb2">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD9_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae60c0e898107eed9a832cc445d00e8f8">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD9_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab0e83ee550967747ec5a38f064031b3e">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPDR0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga04d9e85c6ccb1c915142139b2fd40277">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPDR0_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90ce7d30e6ae0b2faca4a6861ecc4cc6">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPDR0_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafce37884b3fefd13f415d3d0e86cba54">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPDR1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2fc992293f3aea2c0bfb5a04524a0f29">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPDR10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac3ea3497ce2e90ac0e709e7a99088b09">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPDR10_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67fd34cdbc389ee49f5a9bf1271d7dd9">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPDR10_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga08ac8e25da27d1b6c97647fd18b3a335">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPDR11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa93fd3e658c07a9daf9c8016fb4cf46">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPDR11_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18b3ea6ccb52b072cb19d6677b610831">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPDR11_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga78a3508e309b9acfa99c3a4301dfb0d8">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPDR12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ae4262e6f46de65ce93149a20e0d006">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPDR12_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0cd6d85037a7ae0d19806a7dc428a0">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPDR12_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga460b8f9029d8703782110e118fd6ccdb">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPDR13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa63ee70f61bc9df40d9b38af69f93a7e">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPDR13_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae29eccc9daf15c787ebfc26af3fb3194">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPDR13_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga80eddbf0106ccf71413851269315125d">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPDR14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga62f533a38f324be7e3e68f5c0f2b3570">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPDR14_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8521ddc4fa71b57540b61ec7803e77f">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPDR14_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac5bcc6307af9a6e5f578dfcb4fda49b3">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPDR15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac266bda493b96f1200bc0f7ae05a7475">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPDR15_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0b6f6a720852e3791433148aab8b722c">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPDR15_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d827196cbbdebdf82554c8c04a1db6f">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPDR1_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf102b1b4f826fdc1febfeaf42a7d8a7f">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPDR1_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga33e13010f729b9a9555c1af45ee42bf7">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPDR2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga719f6a7905af1965aeb1d22053819ea4">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPDR2_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae53f1f88362bc9d12367842b2c41ac5f">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPDR2_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad00c76742cc343b8be0aef2b7a552b21">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPDR3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaae9d69d2db60b442144cc0f7427455d">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPDR3_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1fa0a8d6a6bfc0dd9d6cd2cf26a736a9">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPDR3_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9bd409075d0271cfcf5f2a382f55af83">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPDR4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga46b83340a77ca8575458294e095a1b3e">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPDR4_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaaa42ab206386a753e8d57b76761d787">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPDR4_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa7c19b72c8d4ebff81d9e7a6bb292d9e">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPDR5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga184f05795320c61aac7d5f99875aaaf3">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPDR5_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga407f836cfe9440c0a9346bae50593324">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPDR5_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e969eee59eb13d03cecb10296f3cba3">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPDR6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga867aff49673e9c790a7c07ffc94c9426">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPDR6_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa74c5941b0d588bfd8334c97dd16871e">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPDR6_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84fe57689233ae16b9b38b3db0f8b31b">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPDR7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa747a73c564fc74b1b7cf597b4df2e2f">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPDR7_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b75312f187bed2ef764a0f244b8cd1b">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPDR7_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga284ea60cb769d74a000af43ddebfdbeb">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPDR8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c9d14950ed3985ab81c13047ac0df81">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPDR8_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga76b3b97a4a27a8bb2e942c0f95f7af31">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPDR8_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab9963e91e82f1059ec170793cbf32986">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPDR9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga35b41b7cab641de2538e1e1d21562bc8">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPDR9_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga45a4501a9b4ff20e5404a97031e02537">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPDR9_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef8b9bad1bc1bb219f6b51bb12c48e67">stm32l476xx.h</a></li>
<li>GPIOA&#160;:&#160;<a class="el" href="group___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7">stm32l476xx.h</a></li>
<li>GPIOA_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#gad7723846cc5db8e43a44d78cf21f6efa">stm32l476xx.h</a></li>
<li>GPIOB&#160;:&#160;<a class="el" href="group___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd">stm32l476xx.h</a></li>
<li>GPIOB_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#gac944a89eb789000ece920c0f89cb6a68">stm32l476xx.h</a></li>
<li>GPIOC&#160;:&#160;<a class="el" href="group___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">stm32l476xx.h</a></li>
<li>GPIOC_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#ga26f267dc35338eef219544c51f1e6b3f">stm32l476xx.h</a></li>
<li>GPIOD&#160;:&#160;<a class="el" href="group___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">stm32l476xx.h</a></li>
<li>GPIOD_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#ga1a93ab27129f04064089616910c296ec">stm32l476xx.h</a></li>
<li>GPIOE&#160;:&#160;<a class="el" href="group___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">stm32l476xx.h</a></li>
<li>GPIOE_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#gab487b1983d936c4fee3e9e88b95aad9d">stm32l476xx.h</a></li>
<li>GPIOF&#160;:&#160;<a class="el" href="group___peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d">stm32l476xx.h</a></li>
<li>GPIOF_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#ga7f9a3f4223a1a784af464a114978d26e">stm32l476xx.h</a></li>
<li>GPIOG&#160;:&#160;<a class="el" href="group___peripheral__declaration.html#ga02a2a23a32f9b02166a8c64012842414">stm32l476xx.h</a></li>
<li>GPIOG_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#ga5d8ca4020f2e8c00bde974e8e7c13cfe">stm32l476xx.h</a></li>
<li>GPIOH&#160;:&#160;<a class="el" href="group___peripheral__declaration.html#gadeacbb43ae86c879945afe98c679b285">stm32l476xx.h</a></li>
<li>GPIOH_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#gaee4716389f3a1c727495375b76645608">stm32l476xx.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6 </li>
  </ul>
</div>
</body>
</html>
