# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../../src/Address.vhd" \
"../../../../Proyecto_TFG_V2.srcs/sources_1/new/Full_System.vhd" \
"../../../../../../../src/Instruction.vhd" \
"../../../../Proyecto_TFG_V2.srcs/sources_1/new/Serial_Communications.vhd" \
"../../../../Proyecto_TFG_V2.srcs/sources_1/new/Sync_Debouncer.vhd" \
"../../../../../../../tb/Full_system_tb.vhd" \

# Do not sort compile order
nosort
