// Seed: 4053911477
module module_0 (
    input  tri0 id_0,
    input  tri  id_1,
    output wire id_2,
    output wand id_3,
    input  tri0 id_4,
    input  tri1 id_5
    , id_10,
    input  wand id_6,
    input  tri0 id_7,
    output tri  id_8
);
endmodule
module module_1 (
    output wor id_0
    , id_22,
    input wand id_1,
    output tri id_2,
    input uwire id_3,
    input tri0 id_4,
    output tri id_5,
    input tri id_6,
    output tri0 id_7,
    input tri0 id_8,
    input tri id_9,
    input wor id_10,
    output supply1 id_11,
    output supply0 id_12,
    output wor id_13,
    output tri0 id_14,
    input wand id_15,
    input wire id_16,
    input supply0 id_17,
    output logic id_18,
    input uwire id_19,
    input wor id_20
);
  module_0(
      id_9, id_10, id_2, id_11, id_9, id_19, id_4, id_3, id_7
  );
  assign id_0 = id_10;
  always @(id_15) id_18 <= $display;
endmodule
