<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml fft_with_ram.twx fft_with_ram.ncd -o fft_with_ram.twr
fft_with_ram.pcf -ucf fft_flow.ucf

</twCmdLine><twDesign>fft_with_ram.ncd</twDesign><twDesignPath>fft_with_ram.ncd</twDesignPath><twPCF>fft_with_ram.pcf</twPCF><twPcfPath>fft_with_ram.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx16</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="dcm_inst/pll_base_inst/PLL_ADV/CLKIN1" logResource="dcm_inst/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="dcm_inst/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="dcm_inst/pll_base_inst/PLL_ADV/CLKIN1" logResource="dcm_inst/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="dcm_inst/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tpllper_CLKIN(Finmax)" slack="8.148" period="10.000" constraintValue="10.000" deviceLimit="1.852" freqLimit="539.957" physResource="dcm_inst/pll_base_inst/PLL_ADV/CLKIN1" logResource="dcm_inst/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="dcm_inst/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_dcm_inst_clkout1 = PERIOD TIMEGRP &quot;dcm_inst_clkout1&quot; TS_sys_clk_pin PHASE 5         ns HIGH 50%;</twConstName><twItemCnt>535885635</twItemCnt><twErrCntSetup>6</twErrCntSetup><twErrCntEndPt>6</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>63</twEndPtCnt><twPathErrCnt>535885418</twPathErrCnt><twMinPer>35.574</twMinPer></twConstHead><twPathRptBanner iPaths="514729872" iCriticalPaths="514729838" sType="EndPoint">Paths for end point vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y10.DIADI0), 514729872 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-12.787</twSlack><twSrc BELType="FF">sqrt_in_15</twSrc><twDest BELType="RAM">vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twTotPathDel>17.462</twTotPathDel><twClkSkew dest = "1.436" src = "1.549">0.113</twClkSkew><twDelConst>5.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.212</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sqrt_in_15</twSrc><twDest BELType='RAM'>vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>21</twLogLvls><twSrcSite>SLICE_X30Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_clk</twSrcClk><twPathDel><twSite>SLICE_X30Y16.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>sqrt_in&lt;13&gt;</twComp><twBEL>sqrt_in_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y16.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>sqrt_in&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y16.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>sqrt_in&lt;14&gt;</twComp><twBEL>sqrt_inst/blk000000e8</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y17.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>sqrt_inst/sig00000058</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y17.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>sqrt_inst/blk00000074/sig0000010d</twComp><twBEL>sqrt_inst/blk00000074/blk00000087</twBEL><twBEL>sqrt_inst/blk00000074/blk00000080</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sqrt_inst/blk00000074/sig0000010d</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y18.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>sqrt_inst/sig00000013</twComp><twBEL>sqrt_inst/blk00000074/blk00000079</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>sqrt_inst/sig00000013</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sqrt_inst/sig00000044</twComp><twBEL>sqrt_inst/blk000000e2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y12.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>sqrt_inst/sig0000004c</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y12.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>sqrt_inst/blk0000003b/sig000000c4</twComp><twBEL>sqrt_inst/blk0000003b/blk0000004d</twBEL><twBEL>sqrt_inst/blk0000003b/blk00000049</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sqrt_inst/blk0000003b/sig000000c4</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y13.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>sqrt_inst/sig00000028</twComp><twBEL>sqrt_inst/blk0000003b/blk00000040</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y12.C1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>sqrt_inst/sig00000028</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y12.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sqrt_in&lt;6&gt;</twComp><twBEL>sqrt_inst/blk000000e4</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y12.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>sqrt_inst/sig00000051</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y12.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>sqrt_inst/blk00000002/sig0000007a</twComp><twBEL>sqrt_inst/blk00000002/blk00000012</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sqrt_inst/blk00000002/sig0000007a</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y13.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>sqrt_in&lt;8&gt;</twComp><twBEL>sqrt_inst/blk00000002/blk00000007</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y15.D3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>sqrt_inst/sig0000003c</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sqrt_in&lt;1&gt;</twComp><twBEL>sqrt_inst/blk000000d6</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y11.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>sqrt_inst/sig00000047</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y11.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>sqrt_inst/blk0000001d/sig000000a4</twComp><twBEL>sqrt_inst/blk0000001d/blk00000034</twBEL><twBEL>sqrt_inst/blk0000001d/blk0000002f</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sqrt_inst/blk0000001d/sig000000a4</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>sqrt_in&lt;7&gt;</twComp><twBEL>sqrt_inst/blk0000001d/blk0000002b</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sqrt_inst/blk0000001d/sig000000a0</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y13.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>sqrt_inst/sig0000004d</twComp><twBEL>sqrt_inst/blk0000001d/blk00000022</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y13.B2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>sqrt_inst/sig00000056</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y13.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>sqrt_inst/sig00000044</twComp><twBEL>sqrt_inst/blk000000e9</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y15.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>sqrt_inst/sig00000039</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y15.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>sqrt_in&lt;5&gt;</twComp><twBEL>sqrt_inst/blk00000053/blk0000006d</twBEL><twBEL>sqrt_inst/blk00000053/blk00000063</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sqrt_inst/blk00000053/sig000000ef</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y16.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>sqrt_inst/sig00000050</twComp><twBEL>sqrt_inst/blk00000053/blk00000058</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y14.C1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>sqrt_inst/sig00000050</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y14.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>sqrt_inst/sig00000012</twComp><twBEL>sqrt_inst/blk000000f0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y15.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.610</twDelInfo><twComp>sqrt_inst/sig00000024</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y15.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>sqrt_in&lt;2&gt;</twComp><twBEL>sqrt_inst/blk00000088/blk0000009a</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y13.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>sqrt_inst/sig00000003</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y13.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>sqrt_inst/sig00000044</twComp><twBEL>sqrt_inst/blk000000f3</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y16.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>sqrt_inst/sig0000000c</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y16.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>sqrt_in&lt;13&gt;</twComp><twBEL>sqrt_inst/blk000000ac/blk000000ce</twBEL><twBEL>sqrt_inst/blk000000ac/blk000000b1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y17.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>sqrt_inst/sig0000004a</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y17.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sqrt_out&lt;0&gt;</twComp><twBEL>sqrt_inst/blk000000fe</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y10.DIADI0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>sqrt_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y10.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>6.611</twLogDel><twRouteDel>10.851</twRouteDel><twTotDel>17.462</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_clk180</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-12.773</twSlack><twSrc BELType="FF">sqrt_in_15</twSrc><twDest BELType="RAM">vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twTotPathDel>17.448</twTotPathDel><twClkSkew dest = "1.436" src = "1.549">0.113</twClkSkew><twDelConst>5.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.212</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sqrt_in_15</twSrc><twDest BELType='RAM'>vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>20</twLogLvls><twSrcSite>SLICE_X30Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_clk</twSrcClk><twPathDel><twSite>SLICE_X30Y16.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>sqrt_in&lt;13&gt;</twComp><twBEL>sqrt_in_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y16.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>sqrt_in&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y16.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>sqrt_in&lt;14&gt;</twComp><twBEL>sqrt_inst/blk000000e8</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y17.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>sqrt_inst/sig00000058</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y17.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>sqrt_inst/blk00000074/sig0000010d</twComp><twBEL>sqrt_inst/blk00000074/blk00000087</twBEL><twBEL>sqrt_inst/blk00000074/blk00000080</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sqrt_inst/blk00000074/sig0000010d</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y18.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>sqrt_inst/sig00000013</twComp><twBEL>sqrt_inst/blk00000074/blk00000079</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>sqrt_inst/sig00000013</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sqrt_inst/sig00000044</twComp><twBEL>sqrt_inst/blk000000e2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y12.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>sqrt_inst/sig0000004c</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y12.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>sqrt_inst/blk0000003b/sig000000c4</twComp><twBEL>sqrt_inst/blk0000003b/blk0000004d</twBEL><twBEL>sqrt_inst/blk0000003b/blk00000049</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sqrt_inst/blk0000003b/sig000000c4</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y13.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>sqrt_inst/sig00000028</twComp><twBEL>sqrt_inst/blk0000003b/blk00000040</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y13.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>sqrt_inst/sig00000028</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y13.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>sqrt_inst/sig0000004d</twComp><twBEL>sqrt_inst/blk000000fc</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y13.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>sqrt_inst/sig00000054</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y13.DMUX</twSite><twDelType>Tbxd</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>sqrt_in&lt;8&gt;</twComp><twBEL>sqrt_inst/blk00000002/blk00000007</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y15.D3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>sqrt_inst/sig0000003c</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sqrt_in&lt;1&gt;</twComp><twBEL>sqrt_inst/blk000000d6</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y11.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>sqrt_inst/sig00000047</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y11.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>sqrt_inst/blk0000001d/sig000000a4</twComp><twBEL>sqrt_inst/blk0000001d/blk00000034</twBEL><twBEL>sqrt_inst/blk0000001d/blk0000002f</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sqrt_inst/blk0000001d/sig000000a4</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>sqrt_in&lt;7&gt;</twComp><twBEL>sqrt_inst/blk0000001d/blk0000002b</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sqrt_inst/blk0000001d/sig000000a0</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y13.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>sqrt_inst/sig0000004d</twComp><twBEL>sqrt_inst/blk0000001d/blk00000022</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y13.B2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>sqrt_inst/sig00000056</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y13.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>sqrt_inst/sig00000044</twComp><twBEL>sqrt_inst/blk000000e9</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y15.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>sqrt_inst/sig00000039</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y15.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>sqrt_in&lt;5&gt;</twComp><twBEL>sqrt_inst/blk00000053/blk0000006d</twBEL><twBEL>sqrt_inst/blk00000053/blk00000063</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sqrt_inst/blk00000053/sig000000ef</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y16.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>sqrt_inst/sig00000050</twComp><twBEL>sqrt_inst/blk00000053/blk00000058</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y14.C1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>sqrt_inst/sig00000050</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y14.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>sqrt_inst/sig00000012</twComp><twBEL>sqrt_inst/blk000000f0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y15.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.610</twDelInfo><twComp>sqrt_inst/sig00000024</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y15.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>sqrt_in&lt;2&gt;</twComp><twBEL>sqrt_inst/blk00000088/blk0000009a</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y13.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>sqrt_inst/sig00000003</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y13.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>sqrt_inst/sig00000044</twComp><twBEL>sqrt_inst/blk000000f3</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y16.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>sqrt_inst/sig0000000c</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y16.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>sqrt_in&lt;13&gt;</twComp><twBEL>sqrt_inst/blk000000ac/blk000000ce</twBEL><twBEL>sqrt_inst/blk000000ac/blk000000b1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y17.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>sqrt_inst/sig0000004a</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y17.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sqrt_out&lt;0&gt;</twComp><twBEL>sqrt_inst/blk000000fe</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y10.DIADI0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>sqrt_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y10.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>6.544</twLogDel><twRouteDel>10.904</twRouteDel><twTotDel>17.448</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_clk180</twDestClk><twPctLog>37.5</twPctLog><twPctRoute>62.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-12.744</twSlack><twSrc BELType="FF">sqrt_in_15</twSrc><twDest BELType="RAM">vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twTotPathDel>17.419</twTotPathDel><twClkSkew dest = "1.436" src = "1.549">0.113</twClkSkew><twDelConst>5.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.212</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sqrt_in_15</twSrc><twDest BELType='RAM'>vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>21</twLogLvls><twSrcSite>SLICE_X30Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_clk</twSrcClk><twPathDel><twSite>SLICE_X30Y16.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>sqrt_in&lt;13&gt;</twComp><twBEL>sqrt_in_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y16.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>sqrt_in&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y16.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>sqrt_in&lt;14&gt;</twComp><twBEL>sqrt_inst/blk000000e8</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y17.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>sqrt_inst/sig00000058</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y17.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>sqrt_inst/blk00000074/sig0000010d</twComp><twBEL>sqrt_inst/blk00000074/blk00000087</twBEL><twBEL>sqrt_inst/blk00000074/blk00000080</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sqrt_inst/blk00000074/sig0000010d</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y18.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>sqrt_inst/sig00000013</twComp><twBEL>sqrt_inst/blk00000074/blk00000079</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>sqrt_inst/sig00000013</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sqrt_inst/sig00000044</twComp><twBEL>sqrt_inst/blk000000e2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y12.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>sqrt_inst/sig0000004c</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y12.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>sqrt_inst/blk0000003b/sig000000c4</twComp><twBEL>sqrt_inst/blk0000003b/blk0000004d</twBEL><twBEL>sqrt_inst/blk0000003b/blk00000049</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sqrt_inst/blk0000003b/sig000000c4</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y13.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>sqrt_inst/sig00000028</twComp><twBEL>sqrt_inst/blk0000003b/blk00000040</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y12.D3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>sqrt_inst/sig00000028</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y12.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sqrt_in&lt;6&gt;</twComp><twBEL>sqrt_inst/blk000000e5</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y12.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>sqrt_inst/sig00000052</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y12.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>sqrt_inst/blk00000002/sig0000007a</twComp><twBEL>sqrt_inst/blk00000002/blk00000012</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sqrt_inst/blk00000002/sig0000007a</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y13.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>sqrt_in&lt;8&gt;</twComp><twBEL>sqrt_inst/blk00000002/blk00000007</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y15.D3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>sqrt_inst/sig0000003c</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sqrt_in&lt;1&gt;</twComp><twBEL>sqrt_inst/blk000000d6</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y11.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>sqrt_inst/sig00000047</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y11.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>sqrt_inst/blk0000001d/sig000000a4</twComp><twBEL>sqrt_inst/blk0000001d/blk00000034</twBEL><twBEL>sqrt_inst/blk0000001d/blk0000002f</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sqrt_inst/blk0000001d/sig000000a4</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>sqrt_in&lt;7&gt;</twComp><twBEL>sqrt_inst/blk0000001d/blk0000002b</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sqrt_inst/blk0000001d/sig000000a0</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y13.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>sqrt_inst/sig0000004d</twComp><twBEL>sqrt_inst/blk0000001d/blk00000022</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y13.B2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>sqrt_inst/sig00000056</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y13.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>sqrt_inst/sig00000044</twComp><twBEL>sqrt_inst/blk000000e9</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y15.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>sqrt_inst/sig00000039</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y15.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>sqrt_in&lt;5&gt;</twComp><twBEL>sqrt_inst/blk00000053/blk0000006d</twBEL><twBEL>sqrt_inst/blk00000053/blk00000063</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sqrt_inst/blk00000053/sig000000ef</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y16.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>sqrt_inst/sig00000050</twComp><twBEL>sqrt_inst/blk00000053/blk00000058</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y14.C1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>sqrt_inst/sig00000050</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y14.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>sqrt_inst/sig00000012</twComp><twBEL>sqrt_inst/blk000000f0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y15.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.610</twDelInfo><twComp>sqrt_inst/sig00000024</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y15.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>sqrt_in&lt;2&gt;</twComp><twBEL>sqrt_inst/blk00000088/blk0000009a</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y13.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>sqrt_inst/sig00000003</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y13.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>sqrt_inst/sig00000044</twComp><twBEL>sqrt_inst/blk000000f3</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y16.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>sqrt_inst/sig0000000c</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y16.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>sqrt_in&lt;13&gt;</twComp><twBEL>sqrt_inst/blk000000ac/blk000000ce</twBEL><twBEL>sqrt_inst/blk000000ac/blk000000b1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y17.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>sqrt_inst/sig0000004a</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y17.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sqrt_out&lt;0&gt;</twComp><twBEL>sqrt_inst/blk000000fe</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y10.DIADI0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>sqrt_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y10.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>6.601</twLogDel><twRouteDel>10.818</twRouteDel><twTotDel>17.419</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_clk180</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="20212576" iCriticalPaths="20212552" sType="EndPoint">Paths for end point vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y10.DIADI1), 20212576 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-10.583</twSlack><twSrc BELType="FF">sqrt_in_15</twSrc><twDest BELType="RAM">vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twTotPathDel>15.258</twTotPathDel><twClkSkew dest = "1.436" src = "1.549">0.113</twClkSkew><twDelConst>5.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.212</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sqrt_in_15</twSrc><twDest BELType='RAM'>vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>20</twLogLvls><twSrcSite>SLICE_X30Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_clk</twSrcClk><twPathDel><twSite>SLICE_X30Y16.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>sqrt_in&lt;13&gt;</twComp><twBEL>sqrt_in_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y16.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>sqrt_in&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y16.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>sqrt_in&lt;14&gt;</twComp><twBEL>sqrt_inst/blk000000e8</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y17.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>sqrt_inst/sig00000058</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y17.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>sqrt_inst/blk00000074/sig0000010d</twComp><twBEL>sqrt_inst/blk00000074/blk00000087</twBEL><twBEL>sqrt_inst/blk00000074/blk00000080</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sqrt_inst/blk00000074/sig0000010d</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y18.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>sqrt_inst/sig00000013</twComp><twBEL>sqrt_inst/blk00000074/blk00000079</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>sqrt_inst/sig00000013</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sqrt_inst/sig00000044</twComp><twBEL>sqrt_inst/blk000000e2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y12.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>sqrt_inst/sig0000004c</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y12.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>sqrt_inst/blk0000003b/sig000000c4</twComp><twBEL>sqrt_inst/blk0000003b/blk0000004d</twBEL><twBEL>sqrt_inst/blk0000003b/blk00000049</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sqrt_inst/blk0000003b/sig000000c4</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y13.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>sqrt_inst/sig00000028</twComp><twBEL>sqrt_inst/blk0000003b/blk00000040</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y12.C1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>sqrt_inst/sig00000028</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y12.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sqrt_in&lt;6&gt;</twComp><twBEL>sqrt_inst/blk000000e4</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y12.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>sqrt_inst/sig00000051</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y12.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>sqrt_inst/blk00000002/sig0000007a</twComp><twBEL>sqrt_inst/blk00000002/blk00000012</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sqrt_inst/blk00000002/sig0000007a</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y13.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>sqrt_in&lt;8&gt;</twComp><twBEL>sqrt_inst/blk00000002/blk00000007</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y15.D3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>sqrt_inst/sig0000003c</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sqrt_in&lt;1&gt;</twComp><twBEL>sqrt_inst/blk000000d6</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y11.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>sqrt_inst/sig00000047</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y11.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>sqrt_inst/blk0000001d/sig000000a4</twComp><twBEL>sqrt_inst/blk0000001d/blk00000034</twBEL><twBEL>sqrt_inst/blk0000001d/blk0000002f</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sqrt_inst/blk0000001d/sig000000a4</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>sqrt_in&lt;7&gt;</twComp><twBEL>sqrt_inst/blk0000001d/blk0000002b</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sqrt_inst/blk0000001d/sig000000a0</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y13.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>sqrt_inst/sig0000004d</twComp><twBEL>sqrt_inst/blk0000001d/blk00000022</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y13.B2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>sqrt_inst/sig00000056</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y13.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>sqrt_inst/sig00000044</twComp><twBEL>sqrt_inst/blk000000e9</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y15.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>sqrt_inst/sig00000039</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y15.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>sqrt_in&lt;5&gt;</twComp><twBEL>sqrt_inst/blk00000053/blk0000006d</twBEL><twBEL>sqrt_inst/blk00000053/blk00000063</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sqrt_inst/blk00000053/sig000000ef</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y16.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>sqrt_inst/sig00000050</twComp><twBEL>sqrt_inst/blk00000053/blk00000058</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y14.C1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>sqrt_inst/sig00000050</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y14.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>sqrt_inst/sig00000012</twComp><twBEL>sqrt_inst/blk000000f0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y15.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.610</twDelInfo><twComp>sqrt_inst/sig00000024</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y15.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.157</twDelInfo><twComp>sqrt_in&lt;2&gt;</twComp><twBEL>sqrt_inst/blk00000088/blk0000009a</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sqrt_inst/blk00000088/sig0000013d</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y16.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>sqrt_inst/sig0000004b</twComp><twBEL>sqrt_inst/blk00000088/blk0000008d</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y19.C6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>sqrt_inst/sig0000004b</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sqrt_out&lt;1&gt;</twComp><twBEL>sqrt_inst/blk000000ff</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y10.DIADI1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>sqrt_out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y10.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>5.844</twLogDel><twRouteDel>9.414</twRouteDel><twTotDel>15.258</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_clk180</twDestClk><twPctLog>38.3</twPctLog><twPctRoute>61.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-10.569</twSlack><twSrc BELType="FF">sqrt_in_15</twSrc><twDest BELType="RAM">vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twTotPathDel>15.244</twTotPathDel><twClkSkew dest = "1.436" src = "1.549">0.113</twClkSkew><twDelConst>5.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.212</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sqrt_in_15</twSrc><twDest BELType='RAM'>vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICE_X30Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_clk</twSrcClk><twPathDel><twSite>SLICE_X30Y16.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>sqrt_in&lt;13&gt;</twComp><twBEL>sqrt_in_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y16.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>sqrt_in&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y16.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>sqrt_in&lt;14&gt;</twComp><twBEL>sqrt_inst/blk000000e8</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y17.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>sqrt_inst/sig00000058</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y17.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>sqrt_inst/blk00000074/sig0000010d</twComp><twBEL>sqrt_inst/blk00000074/blk00000087</twBEL><twBEL>sqrt_inst/blk00000074/blk00000080</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sqrt_inst/blk00000074/sig0000010d</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y18.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>sqrt_inst/sig00000013</twComp><twBEL>sqrt_inst/blk00000074/blk00000079</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>sqrt_inst/sig00000013</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sqrt_inst/sig00000044</twComp><twBEL>sqrt_inst/blk000000e2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y12.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>sqrt_inst/sig0000004c</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y12.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>sqrt_inst/blk0000003b/sig000000c4</twComp><twBEL>sqrt_inst/blk0000003b/blk0000004d</twBEL><twBEL>sqrt_inst/blk0000003b/blk00000049</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sqrt_inst/blk0000003b/sig000000c4</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y13.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>sqrt_inst/sig00000028</twComp><twBEL>sqrt_inst/blk0000003b/blk00000040</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y13.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>sqrt_inst/sig00000028</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y13.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>sqrt_inst/sig0000004d</twComp><twBEL>sqrt_inst/blk000000fc</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y13.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>sqrt_inst/sig00000054</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y13.DMUX</twSite><twDelType>Tbxd</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>sqrt_in&lt;8&gt;</twComp><twBEL>sqrt_inst/blk00000002/blk00000007</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y15.D3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>sqrt_inst/sig0000003c</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sqrt_in&lt;1&gt;</twComp><twBEL>sqrt_inst/blk000000d6</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y11.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>sqrt_inst/sig00000047</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y11.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>sqrt_inst/blk0000001d/sig000000a4</twComp><twBEL>sqrt_inst/blk0000001d/blk00000034</twBEL><twBEL>sqrt_inst/blk0000001d/blk0000002f</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sqrt_inst/blk0000001d/sig000000a4</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>sqrt_in&lt;7&gt;</twComp><twBEL>sqrt_inst/blk0000001d/blk0000002b</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sqrt_inst/blk0000001d/sig000000a0</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y13.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>sqrt_inst/sig0000004d</twComp><twBEL>sqrt_inst/blk0000001d/blk00000022</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y13.B2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>sqrt_inst/sig00000056</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y13.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>sqrt_inst/sig00000044</twComp><twBEL>sqrt_inst/blk000000e9</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y15.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>sqrt_inst/sig00000039</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y15.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>sqrt_in&lt;5&gt;</twComp><twBEL>sqrt_inst/blk00000053/blk0000006d</twBEL><twBEL>sqrt_inst/blk00000053/blk00000063</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sqrt_inst/blk00000053/sig000000ef</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y16.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>sqrt_inst/sig00000050</twComp><twBEL>sqrt_inst/blk00000053/blk00000058</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y14.C1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>sqrt_inst/sig00000050</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y14.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>sqrt_inst/sig00000012</twComp><twBEL>sqrt_inst/blk000000f0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y15.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.610</twDelInfo><twComp>sqrt_inst/sig00000024</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y15.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.157</twDelInfo><twComp>sqrt_in&lt;2&gt;</twComp><twBEL>sqrt_inst/blk00000088/blk0000009a</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sqrt_inst/blk00000088/sig0000013d</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y16.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>sqrt_inst/sig0000004b</twComp><twBEL>sqrt_inst/blk00000088/blk0000008d</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y19.C6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>sqrt_inst/sig0000004b</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sqrt_out&lt;1&gt;</twComp><twBEL>sqrt_inst/blk000000ff</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y10.DIADI1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>sqrt_out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y10.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>5.777</twLogDel><twRouteDel>9.467</twRouteDel><twTotDel>15.244</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_clk180</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-10.559</twSlack><twSrc BELType="FF">sqrt_in_15</twSrc><twDest BELType="RAM">vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twTotPathDel>15.234</twTotPathDel><twClkSkew dest = "1.436" src = "1.549">0.113</twClkSkew><twDelConst>5.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.212</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sqrt_in_15</twSrc><twDest BELType='RAM'>vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>20</twLogLvls><twSrcSite>SLICE_X30Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_clk</twSrcClk><twPathDel><twSite>SLICE_X30Y16.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>sqrt_in&lt;13&gt;</twComp><twBEL>sqrt_in_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y16.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>sqrt_in&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y16.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>sqrt_in&lt;14&gt;</twComp><twBEL>sqrt_inst/blk000000e8</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y17.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>sqrt_inst/sig00000058</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y17.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>sqrt_inst/blk00000074/sig0000010d</twComp><twBEL>sqrt_inst/blk00000074/blk00000087</twBEL><twBEL>sqrt_inst/blk00000074/blk00000080</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sqrt_inst/blk00000074/sig0000010d</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y18.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>sqrt_inst/sig00000013</twComp><twBEL>sqrt_inst/blk00000074/blk00000079</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>sqrt_inst/sig00000013</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sqrt_inst/sig00000044</twComp><twBEL>sqrt_inst/blk000000e2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y12.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>sqrt_inst/sig0000004c</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y12.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>sqrt_inst/blk0000003b/sig000000c4</twComp><twBEL>sqrt_inst/blk0000003b/blk0000004d</twBEL><twBEL>sqrt_inst/blk0000003b/blk00000049</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sqrt_inst/blk0000003b/sig000000c4</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y13.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>sqrt_inst/sig00000028</twComp><twBEL>sqrt_inst/blk0000003b/blk00000040</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y12.C1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>sqrt_inst/sig00000028</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y12.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sqrt_in&lt;6&gt;</twComp><twBEL>sqrt_inst/blk000000e4</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y12.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>sqrt_inst/sig00000051</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y12.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>sqrt_inst/blk00000002/sig0000007a</twComp><twBEL>sqrt_inst/blk00000002/blk00000012</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sqrt_inst/blk00000002/sig0000007a</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y13.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>sqrt_in&lt;8&gt;</twComp><twBEL>sqrt_inst/blk00000002/blk00000007</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y15.D3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>sqrt_inst/sig0000003c</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sqrt_in&lt;1&gt;</twComp><twBEL>sqrt_inst/blk000000d6</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y11.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>sqrt_inst/sig00000047</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y11.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>sqrt_inst/blk0000001d/sig000000a4</twComp><twBEL>sqrt_inst/blk0000001d/blk00000034</twBEL><twBEL>sqrt_inst/blk0000001d/blk0000002f</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sqrt_inst/blk0000001d/sig000000a4</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>sqrt_in&lt;7&gt;</twComp><twBEL>sqrt_inst/blk0000001d/blk0000002b</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sqrt_inst/blk0000001d/sig000000a0</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y13.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>sqrt_inst/sig0000004d</twComp><twBEL>sqrt_inst/blk0000001d/blk00000022</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y13.B2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>sqrt_inst/sig00000056</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y13.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>sqrt_inst/sig00000044</twComp><twBEL>sqrt_inst/blk000000e9</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y15.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>sqrt_inst/sig00000039</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y15.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>sqrt_in&lt;5&gt;</twComp><twBEL>sqrt_inst/blk00000053/blk0000006d</twBEL><twBEL>sqrt_inst/blk00000053/blk00000063</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sqrt_inst/blk00000053/sig000000ef</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y16.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>sqrt_inst/sig00000050</twComp><twBEL>sqrt_inst/blk00000053/blk00000058</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y14.B3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>sqrt_inst/sig00000050</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y14.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>sqrt_inst/sig00000012</twComp><twBEL>sqrt_inst/blk000000ef</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y15.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>sqrt_inst/sig00000025</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y15.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>sqrt_in&lt;2&gt;</twComp><twBEL>sqrt_inst/blk00000088/blk000000a4</twBEL><twBEL>sqrt_inst/blk00000088/blk0000009a</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sqrt_inst/blk00000088/sig0000013d</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y16.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>sqrt_inst/sig0000004b</twComp><twBEL>sqrt_inst/blk00000088/blk0000008d</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y19.C6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>sqrt_inst/sig0000004b</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sqrt_out&lt;1&gt;</twComp><twBEL>sqrt_inst/blk000000ff</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y10.DIADI1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>sqrt_out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y10.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>6.082</twLogDel><twRouteDel>9.152</twRouteDel><twTotDel>15.234</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_clk180</twDestClk><twPctLog>39.9</twPctLog><twPctRoute>60.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="894840" iCriticalPaths="894824" sType="EndPoint">Paths for end point vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y10.DIADI8), 894840 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-8.424</twSlack><twSrc BELType="FF">sqrt_in_15</twSrc><twDest BELType="RAM">vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twTotPathDel>13.099</twTotPathDel><twClkSkew dest = "1.436" src = "1.549">0.113</twClkSkew><twDelConst>5.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.212</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sqrt_in_15</twSrc><twDest BELType='RAM'>vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X30Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_clk</twSrcClk><twPathDel><twSite>SLICE_X30Y16.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>sqrt_in&lt;13&gt;</twComp><twBEL>sqrt_in_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y16.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>sqrt_in&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y16.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>sqrt_in&lt;14&gt;</twComp><twBEL>sqrt_inst/blk000000e8</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y17.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>sqrt_inst/sig00000058</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y17.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>sqrt_inst/blk00000074/sig0000010d</twComp><twBEL>sqrt_inst/blk00000074/blk00000087</twBEL><twBEL>sqrt_inst/blk00000074/blk00000080</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sqrt_inst/blk00000074/sig0000010d</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y18.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>sqrt_inst/sig00000013</twComp><twBEL>sqrt_inst/blk00000074/blk00000079</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>sqrt_inst/sig00000013</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sqrt_inst/sig00000044</twComp><twBEL>sqrt_inst/blk000000e2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y12.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>sqrt_inst/sig0000004c</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y12.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>sqrt_inst/blk0000003b/sig000000c4</twComp><twBEL>sqrt_inst/blk0000003b/blk0000004d</twBEL><twBEL>sqrt_inst/blk0000003b/blk00000049</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sqrt_inst/blk0000003b/sig000000c4</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y13.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>sqrt_inst/sig00000028</twComp><twBEL>sqrt_inst/blk0000003b/blk00000040</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y12.C1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>sqrt_inst/sig00000028</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y12.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sqrt_in&lt;6&gt;</twComp><twBEL>sqrt_inst/blk000000e4</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y12.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>sqrt_inst/sig00000051</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y12.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>sqrt_inst/blk00000002/sig0000007a</twComp><twBEL>sqrt_inst/blk00000002/blk00000012</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sqrt_inst/blk00000002/sig0000007a</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y13.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>sqrt_in&lt;8&gt;</twComp><twBEL>sqrt_inst/blk00000002/blk00000007</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y15.D3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>sqrt_inst/sig0000003c</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sqrt_in&lt;1&gt;</twComp><twBEL>sqrt_inst/blk000000d6</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y11.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>sqrt_inst/sig00000047</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y11.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>sqrt_inst/blk0000001d/sig000000a4</twComp><twBEL>sqrt_inst/blk0000001d/blk00000034</twBEL><twBEL>sqrt_inst/blk0000001d/blk0000002f</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sqrt_inst/blk0000001d/sig000000a4</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>sqrt_in&lt;7&gt;</twComp><twBEL>sqrt_inst/blk0000001d/blk0000002b</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sqrt_inst/blk0000001d/sig000000a0</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y13.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>sqrt_inst/sig0000004d</twComp><twBEL>sqrt_inst/blk0000001d/blk00000022</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y13.B2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>sqrt_inst/sig00000056</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y13.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>sqrt_inst/sig00000044</twComp><twBEL>sqrt_inst/blk000000e9</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y15.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>sqrt_inst/sig00000039</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y15.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>sqrt_in&lt;5&gt;</twComp><twBEL>sqrt_inst/blk00000053/blk0000006d</twBEL><twBEL>sqrt_inst/blk00000053/blk00000063</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sqrt_inst/blk00000053/sig000000ef</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y16.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>sqrt_inst/sig00000050</twComp><twBEL>sqrt_inst/blk00000053/blk00000058</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y20.C6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.621</twDelInfo><twComp>sqrt_inst/sig00000050</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sqrt_out&lt;2&gt;</twComp><twBEL>sqrt_inst/blk00000100</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y10.DIADI8</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.344</twDelInfo><twComp>sqrt_out&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y10.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>5.102</twLogDel><twRouteDel>7.997</twRouteDel><twTotDel>13.099</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_clk180</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-8.410</twSlack><twSrc BELType="FF">sqrt_in_15</twSrc><twDest BELType="RAM">vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twTotPathDel>13.085</twTotPathDel><twClkSkew dest = "1.436" src = "1.549">0.113</twClkSkew><twDelConst>5.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.212</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sqrt_in_15</twSrc><twDest BELType='RAM'>vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X30Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_clk</twSrcClk><twPathDel><twSite>SLICE_X30Y16.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>sqrt_in&lt;13&gt;</twComp><twBEL>sqrt_in_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y16.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>sqrt_in&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y16.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>sqrt_in&lt;14&gt;</twComp><twBEL>sqrt_inst/blk000000e8</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y17.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>sqrt_inst/sig00000058</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y17.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>sqrt_inst/blk00000074/sig0000010d</twComp><twBEL>sqrt_inst/blk00000074/blk00000087</twBEL><twBEL>sqrt_inst/blk00000074/blk00000080</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sqrt_inst/blk00000074/sig0000010d</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y18.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>sqrt_inst/sig00000013</twComp><twBEL>sqrt_inst/blk00000074/blk00000079</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>sqrt_inst/sig00000013</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sqrt_inst/sig00000044</twComp><twBEL>sqrt_inst/blk000000e2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y12.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>sqrt_inst/sig0000004c</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y12.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>sqrt_inst/blk0000003b/sig000000c4</twComp><twBEL>sqrt_inst/blk0000003b/blk0000004d</twBEL><twBEL>sqrt_inst/blk0000003b/blk00000049</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sqrt_inst/blk0000003b/sig000000c4</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y13.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>sqrt_inst/sig00000028</twComp><twBEL>sqrt_inst/blk0000003b/blk00000040</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y13.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>sqrt_inst/sig00000028</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y13.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>sqrt_inst/sig0000004d</twComp><twBEL>sqrt_inst/blk000000fc</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y13.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>sqrt_inst/sig00000054</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y13.DMUX</twSite><twDelType>Tbxd</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>sqrt_in&lt;8&gt;</twComp><twBEL>sqrt_inst/blk00000002/blk00000007</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y15.D3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>sqrt_inst/sig0000003c</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sqrt_in&lt;1&gt;</twComp><twBEL>sqrt_inst/blk000000d6</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y11.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>sqrt_inst/sig00000047</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y11.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>sqrt_inst/blk0000001d/sig000000a4</twComp><twBEL>sqrt_inst/blk0000001d/blk00000034</twBEL><twBEL>sqrt_inst/blk0000001d/blk0000002f</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sqrt_inst/blk0000001d/sig000000a4</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>sqrt_in&lt;7&gt;</twComp><twBEL>sqrt_inst/blk0000001d/blk0000002b</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sqrt_inst/blk0000001d/sig000000a0</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y13.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>sqrt_inst/sig0000004d</twComp><twBEL>sqrt_inst/blk0000001d/blk00000022</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y13.B2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>sqrt_inst/sig00000056</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y13.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>sqrt_inst/sig00000044</twComp><twBEL>sqrt_inst/blk000000e9</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y15.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>sqrt_inst/sig00000039</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y15.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>sqrt_in&lt;5&gt;</twComp><twBEL>sqrt_inst/blk00000053/blk0000006d</twBEL><twBEL>sqrt_inst/blk00000053/blk00000063</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sqrt_inst/blk00000053/sig000000ef</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y16.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>sqrt_inst/sig00000050</twComp><twBEL>sqrt_inst/blk00000053/blk00000058</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y20.C6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.621</twDelInfo><twComp>sqrt_inst/sig00000050</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sqrt_out&lt;2&gt;</twComp><twBEL>sqrt_inst/blk00000100</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y10.DIADI8</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.344</twDelInfo><twComp>sqrt_out&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y10.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>5.035</twLogDel><twRouteDel>8.050</twRouteDel><twTotDel>13.085</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_clk180</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-8.381</twSlack><twSrc BELType="FF">sqrt_in_15</twSrc><twDest BELType="RAM">vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twTotPathDel>13.056</twTotPathDel><twClkSkew dest = "1.436" src = "1.549">0.113</twClkSkew><twDelConst>5.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.212</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sqrt_in_15</twSrc><twDest BELType='RAM'>vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X30Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_clk</twSrcClk><twPathDel><twSite>SLICE_X30Y16.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>sqrt_in&lt;13&gt;</twComp><twBEL>sqrt_in_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y16.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>sqrt_in&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y16.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>sqrt_in&lt;14&gt;</twComp><twBEL>sqrt_inst/blk000000e8</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y17.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>sqrt_inst/sig00000058</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y17.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>sqrt_inst/blk00000074/sig0000010d</twComp><twBEL>sqrt_inst/blk00000074/blk00000087</twBEL><twBEL>sqrt_inst/blk00000074/blk00000080</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sqrt_inst/blk00000074/sig0000010d</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y18.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>sqrt_inst/sig00000013</twComp><twBEL>sqrt_inst/blk00000074/blk00000079</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>sqrt_inst/sig00000013</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sqrt_inst/sig00000044</twComp><twBEL>sqrt_inst/blk000000e2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y12.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>sqrt_inst/sig0000004c</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y12.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>sqrt_inst/blk0000003b/sig000000c4</twComp><twBEL>sqrt_inst/blk0000003b/blk0000004d</twBEL><twBEL>sqrt_inst/blk0000003b/blk00000049</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sqrt_inst/blk0000003b/sig000000c4</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y13.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>sqrt_inst/sig00000028</twComp><twBEL>sqrt_inst/blk0000003b/blk00000040</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y12.D3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>sqrt_inst/sig00000028</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y12.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sqrt_in&lt;6&gt;</twComp><twBEL>sqrt_inst/blk000000e5</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y12.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>sqrt_inst/sig00000052</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y12.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>sqrt_inst/blk00000002/sig0000007a</twComp><twBEL>sqrt_inst/blk00000002/blk00000012</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sqrt_inst/blk00000002/sig0000007a</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y13.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>sqrt_in&lt;8&gt;</twComp><twBEL>sqrt_inst/blk00000002/blk00000007</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y15.D3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>sqrt_inst/sig0000003c</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sqrt_in&lt;1&gt;</twComp><twBEL>sqrt_inst/blk000000d6</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y11.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>sqrt_inst/sig00000047</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y11.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>sqrt_inst/blk0000001d/sig000000a4</twComp><twBEL>sqrt_inst/blk0000001d/blk00000034</twBEL><twBEL>sqrt_inst/blk0000001d/blk0000002f</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sqrt_inst/blk0000001d/sig000000a4</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>sqrt_in&lt;7&gt;</twComp><twBEL>sqrt_inst/blk0000001d/blk0000002b</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sqrt_inst/blk0000001d/sig000000a0</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y13.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>sqrt_inst/sig0000004d</twComp><twBEL>sqrt_inst/blk0000001d/blk00000022</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y13.B2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>sqrt_inst/sig00000056</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y13.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>sqrt_inst/sig00000044</twComp><twBEL>sqrt_inst/blk000000e9</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y15.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>sqrt_inst/sig00000039</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y15.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>sqrt_in&lt;5&gt;</twComp><twBEL>sqrt_inst/blk00000053/blk0000006d</twBEL><twBEL>sqrt_inst/blk00000053/blk00000063</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sqrt_inst/blk00000053/sig000000ef</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y16.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>sqrt_inst/sig00000050</twComp><twBEL>sqrt_inst/blk00000053/blk00000058</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y20.C6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.621</twDelInfo><twComp>sqrt_inst/sig00000050</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sqrt_out&lt;2&gt;</twComp><twBEL>sqrt_inst/blk00000100</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y10.DIADI8</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.344</twDelInfo><twComp>sqrt_out&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y10.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>5.092</twLogDel><twRouteDel>7.964</twRouteDel><twTotDel>13.056</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_clk180</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dcm_inst_clkout1 = PERIOD TIMEGRP &quot;dcm_inst_clkout1&quot; TS_sys_clk_pin PHASE 5
        ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y16.ADDRBRDADDR6), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>4.841</twSlack><twSrc BELType="FF">fft_core_inst/blk000002be/blk000002d6</twSrc><twDest BELType="RAM">adc_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twTotPathDel>0.263</twTotPathDel><twClkSkew dest = "0.848" src = "0.638">-0.210</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.212</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fft_core_inst/blk000002be/blk000002d6</twSrc><twDest BELType='RAM'>adc_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">base_clk</twSrcClk><twPathDel><twSite>SLICE_X32Y34.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>fft_xn_index&lt;3&gt;</twComp><twBEL>fft_core_inst/blk000002be/blk000002d6</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y16.ADDRBRDADDR6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.129</twDelInfo><twComp>fft_xn_index&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y16.CLKBRDCLK</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>adc_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>adc_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.129</twRouteDel><twTotDel>0.263</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_clk180</twDestClk><twPctLog>51.0</twPctLog><twPctRoute>49.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y16.ADDRBRDADDR7), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>4.841</twSlack><twSrc BELType="FF">fft_core_inst/blk000002be/blk000002d5</twSrc><twDest BELType="RAM">adc_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twTotPathDel>0.263</twTotPathDel><twClkSkew dest = "0.848" src = "0.638">-0.210</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.212</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fft_core_inst/blk000002be/blk000002d5</twSrc><twDest BELType='RAM'>adc_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">base_clk</twSrcClk><twPathDel><twSite>SLICE_X32Y34.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>fft_xn_index&lt;3&gt;</twComp><twBEL>fft_core_inst/blk000002be/blk000002d5</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y16.ADDRBRDADDR7</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.129</twDelInfo><twComp>fft_xn_index&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y16.CLKBRDCLK</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>adc_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>adc_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.129</twRouteDel><twTotDel>0.263</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_clk180</twDestClk><twPctLog>51.0</twPctLog><twPctRoute>49.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y16.ADDRBRDADDR8), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>4.841</twSlack><twSrc BELType="FF">fft_core_inst/blk000002be/blk000002d4</twSrc><twDest BELType="RAM">adc_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twTotPathDel>0.263</twTotPathDel><twClkSkew dest = "0.848" src = "0.638">-0.210</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.212</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fft_core_inst/blk000002be/blk000002d4</twSrc><twDest BELType='RAM'>adc_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">base_clk</twSrcClk><twPathDel><twSite>SLICE_X32Y34.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>fft_xn_index&lt;3&gt;</twComp><twBEL>fft_core_inst/blk000002be/blk000002d4</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y16.ADDRBRDADDR8</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.129</twDelInfo><twComp>fft_xn_index&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y16.CLKBRDCLK</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>adc_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>adc_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.129</twRouteDel><twTotDel>0.263</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_clk180</twDestClk><twPctLog>51.0</twPctLog><twPctRoute>49.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_inst_clkout1 = PERIOD TIMEGRP &quot;dcm_inst_clkout1&quot; TS_sys_clk_pin PHASE 5
        ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X1Y10.CLKAWRCLK" clockNet="base_clk180"/><twPinLimit anchorID="37" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="fft_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="fft_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X1Y11.CLKAWRCLK" clockNet="base_clk180"/><twPinLimit anchorID="38" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="fft_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK" logResource="fft_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X1Y11.CLKBRDCLK" clockNet="base_clk180"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_dcm_inst_clkout5 = PERIOD TIMEGRP &quot;dcm_inst_clkout5&quot; TS_sys_clk_pin * 0.04         PHASE 125 ns HIGH 50%;</twConstName><twItemCnt>393</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>76</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>146.800</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_ram_in_addr_5 (SLICE_X28Y35.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.064</twSlack><twSrc BELType="FF">adc_ram_in_we_0</twSrc><twDest BELType="FF">adc_ram_in_addr_5</twDest><twTotPathDel>2.537</twTotPathDel><twClkSkew dest = "1.422" src = "1.536">0.114</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.321" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.285</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>adc_ram_in_we_0</twSrc><twDest BELType='FF'>adc_ram_in_addr_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="120.000">base_clk</twSrcClk><twPathDel><twSite>SLICE_X29Y29.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>master_state_FSM_FFd2</twComp><twBEL>adc_ram_in_we_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y29.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>adc_ram_in_we_0</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>master_state_FSM_FFd2</twComp><twBEL>adc_ram_in_we_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y35.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>adc_ram_in_we_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y35.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>adc_ram_in_addr&lt;7&gt;</twComp><twBEL>adc_ram_in_addr_5</twBEL></twPathDel><twLogDel>1.175</twLogDel><twRouteDel>1.362</twRouteDel><twTotDel>2.537</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="125.000">adc_clk180</twDestClk><twPctLog>46.3</twPctLog><twPctRoute>53.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_ram_in_addr_4 (SLICE_X28Y35.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.075</twSlack><twSrc BELType="FF">adc_ram_in_we_0</twSrc><twDest BELType="FF">adc_ram_in_addr_4</twDest><twTotPathDel>2.526</twTotPathDel><twClkSkew dest = "1.422" src = "1.536">0.114</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.321" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.285</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>adc_ram_in_we_0</twSrc><twDest BELType='FF'>adc_ram_in_addr_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="120.000">base_clk</twSrcClk><twPathDel><twSite>SLICE_X29Y29.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>master_state_FSM_FFd2</twComp><twBEL>adc_ram_in_we_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y29.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>adc_ram_in_we_0</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>master_state_FSM_FFd2</twComp><twBEL>adc_ram_in_we_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y35.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>adc_ram_in_we_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y35.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>adc_ram_in_addr&lt;7&gt;</twComp><twBEL>adc_ram_in_addr_4</twBEL></twPathDel><twLogDel>1.164</twLogDel><twRouteDel>1.362</twRouteDel><twTotDel>2.526</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="125.000">adc_clk180</twDestClk><twPctLog>46.1</twPctLog><twPctRoute>53.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_ram_in_addr_1 (SLICE_X28Y34.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.079</twSlack><twSrc BELType="FF">adc_ram_in_we_0</twSrc><twDest BELType="FF">adc_ram_in_addr_1</twDest><twTotPathDel>2.524</twTotPathDel><twClkSkew dest = "1.424" src = "1.536">0.112</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.321" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.285</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>adc_ram_in_we_0</twSrc><twDest BELType='FF'>adc_ram_in_addr_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="120.000">base_clk</twSrcClk><twPathDel><twSite>SLICE_X29Y29.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>master_state_FSM_FFd2</twComp><twBEL>adc_ram_in_we_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y29.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>adc_ram_in_we_0</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>master_state_FSM_FFd2</twComp><twBEL>adc_ram_in_we_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y34.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>adc_ram_in_we_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y34.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>adc_ram_in_addr&lt;3&gt;</twComp><twBEL>adc_ram_in_addr_1</twBEL></twPathDel><twLogDel>1.175</twLogDel><twRouteDel>1.349</twRouteDel><twTotDel>2.524</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="125.000">adc_clk180</twDestClk><twPctLog>46.6</twPctLog><twPctRoute>53.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dcm_inst_clkout5 = PERIOD TIMEGRP &quot;dcm_inst_clkout5&quot; TS_sys_clk_pin * 0.04
        PHASE 125 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y16.ADDRAWRADDR7), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.419</twSlack><twSrc BELType="FF">adc_ram_in_addr_2</twSrc><twDest BELType="RAM">adc_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twTotPathDel>0.442</twTotPathDel><twClkSkew dest = "0.123" src = "0.100">-0.023</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>adc_ram_in_addr_2</twSrc><twDest BELType='RAM'>adc_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="375.000">adc_clk180</twSrcClk><twPathDel><twSite>SLICE_X28Y34.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>adc_ram_in_addr&lt;3&gt;</twComp><twBEL>adc_ram_in_addr_2</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y16.ADDRAWRADDR7</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.308</twDelInfo><twComp>adc_ram_in_addr&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y16.CLKAWRCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>adc_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>adc_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.308</twRouteDel><twTotDel>0.442</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="375.000">adc_clk180</twDestClk><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y16.ADDRAWRADDR8), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.419</twSlack><twSrc BELType="FF">adc_ram_in_addr_3</twSrc><twDest BELType="RAM">adc_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twTotPathDel>0.442</twTotPathDel><twClkSkew dest = "0.123" src = "0.100">-0.023</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>adc_ram_in_addr_3</twSrc><twDest BELType='RAM'>adc_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="375.000">adc_clk180</twSrcClk><twPathDel><twSite>SLICE_X28Y34.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>adc_ram_in_addr&lt;3&gt;</twComp><twBEL>adc_ram_in_addr_3</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y16.ADDRAWRADDR8</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.308</twDelInfo><twComp>adc_ram_in_addr&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y16.CLKAWRCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>adc_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>adc_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.308</twRouteDel><twTotDel>0.442</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="375.000">adc_clk180</twDestClk><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y16.ADDRAWRADDR11), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.428</twSlack><twSrc BELType="FF">adc_ram_in_addr_6</twSrc><twDest BELType="RAM">adc_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twTotPathDel>0.453</twTotPathDel><twClkSkew dest = "0.123" src = "0.098">-0.025</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>adc_ram_in_addr_6</twSrc><twDest BELType='RAM'>adc_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="375.000">adc_clk180</twSrcClk><twPathDel><twSite>SLICE_X28Y35.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>adc_ram_in_addr&lt;7&gt;</twComp><twBEL>adc_ram_in_addr_6</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y16.ADDRAWRADDR11</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.319</twDelInfo><twComp>adc_ram_in_addr&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y16.CLKAWRCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>adc_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>adc_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.319</twRouteDel><twTotDel>0.453</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="375.000">adc_clk180</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="52"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_inst_clkout5 = PERIOD TIMEGRP &quot;dcm_inst_clkout5&quot; TS_sys_clk_pin * 0.04
        PHASE 125 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="53" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="246.876" period="250.000" constraintValue="250.000" deviceLimit="3.124" freqLimit="320.102" physResource="adc_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="adc_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X1Y16.CLKAWRCLK" clockNet="adc_clk180"/><twPinLimit anchorID="54" type="MINPERIOD" name="Tbcper_I" slack="248.270" period="250.000" constraintValue="250.000" deviceLimit="1.730" freqLimit="578.035" physResource="dcm_inst/clkout6_buf/I0" logResource="dcm_inst/clkout6_buf/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="dcm_inst/clkout5"/><twPinLimit anchorID="55" type="MINPERIOD" name="Tcp" slack="249.570" period="250.000" constraintValue="250.000" deviceLimit="0.430" freqLimit="2325.581" physResource="adc_ram_in_addr&lt;3&gt;/CLK" logResource="adc_ram_in_addr_0/CK" locationPin="SLICE_X28Y34.CLK" clockNet="adc_clk180"/></twPinLimitRpt></twConst><twConst anchorID="56" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_dcm_inst_clkout0 = PERIOD TIMEGRP &quot;dcm_inst_clkout0&quot; TS_sys_clk_pin HIGH         50%;</twConstName><twItemCnt>3764</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2233</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.414</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mult_b_0 (SLICE_X32Y22.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.293</twSlack><twSrc BELType="RAM">fft_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twSrc><twDest BELType="FF">mult_b_0</twDest><twTotPathDel>3.386</twTotPathDel><twClkSkew dest = "1.433" src = "1.542">0.109</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.212</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>fft_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twSrc><twDest BELType='FF'>mult_b_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB8_X1Y11.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">base_clk180</twSrcClk><twPathDel><twSite>RAMB8_X1Y11.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>fft_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>fft_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y22.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>fft_ram_out_data&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y22.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>mult_b&lt;3&gt;</twComp><twBEL>mult_b_0</twBEL></twPathDel><twLogDel>1.986</twLogDel><twRouteDel>1.400</twRouteDel><twTotDel>3.386</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_clk</twDestClk><twPctLog>58.7</twPctLog><twPctRoute>41.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mult_b_5 (SLICE_X33Y23.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.464</twSlack><twSrc BELType="RAM">fft_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twSrc><twDest BELType="FF">mult_b_5</twDest><twTotPathDel>3.213</twTotPathDel><twClkSkew dest = "1.431" src = "1.542">0.111</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.212</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>fft_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twSrc><twDest BELType='FF'>mult_b_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB8_X1Y11.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">base_clk180</twSrcClk><twPathDel><twSite>RAMB8_X1Y11.DOBDO9</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>fft_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>fft_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y23.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>fft_ram_out_data&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y23.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>mult_b&lt;7&gt;</twComp><twBEL>mult_b_5</twBEL></twPathDel><twLogDel>1.913</twLogDel><twRouteDel>1.300</twRouteDel><twTotDel>3.213</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_clk</twDestClk><twPctLog>59.5</twPctLog><twPctRoute>40.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mult_b_1 (SLICE_X32Y22.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.591</twSlack><twSrc BELType="RAM">fft_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twSrc><twDest BELType="FF">mult_b_1</twDest><twTotPathDel>3.088</twTotPathDel><twClkSkew dest = "1.433" src = "1.542">0.109</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.212</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>fft_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twSrc><twDest BELType='FF'>mult_b_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB8_X1Y11.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">base_clk180</twSrcClk><twPathDel><twSite>RAMB8_X1Y11.DOBDO1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>fft_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>fft_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y22.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.102</twDelInfo><twComp>fft_ram_out_data&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y22.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>mult_b&lt;3&gt;</twComp><twBEL>mult_b_1</twBEL></twPathDel><twLogDel>1.986</twLogDel><twRouteDel>1.102</twRouteDel><twTotDel>3.088</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_clk</twDestClk><twPctLog>64.3</twPctLog><twPctRoute>35.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dcm_inst_clkout0 = PERIOD TIMEGRP &quot;dcm_inst_clkout0&quot; TS_sys_clk_pin HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fft_core_inst/blk000000e8/blk000000fa (RAMB8_X1Y13.ADDRAWRADDR7), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.246</twSlack><twSrc BELType="FF">fft_core_inst/blk0000006c</twSrc><twDest BELType="RAM">fft_core_inst/blk000000e8/blk000000fa</twDest><twTotPathDel>0.257</twTotPathDel><twClkSkew dest = "0.118" src = "0.107">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fft_core_inst/blk0000006c</twSrc><twDest BELType='RAM'>fft_core_inst/blk000000e8/blk000000fa</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">base_clk</twSrcClk><twPathDel><twSite>SLICE_X32Y24.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>fft_core_inst/sig00000119</twComp><twBEL>fft_core_inst/blk0000006c</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y13.ADDRAWRADDR7</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>fft_core_inst/sig00000118</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y13.CLKAWRCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>fft_core_inst/blk000000e8/blk000000fa</twComp><twBEL>fft_core_inst/blk000000e8/blk000000fa</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.123</twRouteDel><twTotDel>0.257</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_clk</twDestClk><twPctLog>52.1</twPctLog><twPctRoute>47.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fft_core_inst/blk000000e8/blk000000fa (RAMB8_X1Y13.WEAWEL1), 1 path
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.308</twSlack><twSrc BELType="FF">fft_core_inst/blk0000000b</twSrc><twDest BELType="RAM">fft_core_inst/blk000000e8/blk000000fa</twDest><twTotPathDel>0.314</twTotPathDel><twClkSkew dest = "0.118" src = "0.112">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fft_core_inst/blk0000000b</twSrc><twDest BELType='RAM'>fft_core_inst/blk000000e8/blk000000fa</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">base_clk</twSrcClk><twPathDel><twSite>SLICE_X31Y27.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>fft_core_inst/sig0000003b</twComp><twBEL>fft_core_inst/blk0000000b</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y13.WEAWEL1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.169</twDelInfo><twComp>fft_core_inst/sig0000003b</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y13.CLKAWRCLK</twSite><twDelType>Trckc_WEA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>fft_core_inst/blk000000e8/blk000000fa</twComp><twBEL>fft_core_inst/blk000000e8/blk000000fa</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.169</twRouteDel><twTotDel>0.314</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_clk</twDestClk><twPctLog>46.2</twPctLog><twPctRoute>53.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fft_core_inst/blk00000090 (DSP48_X1Y6.B0), 1 path
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.314</twSlack><twSrc BELType="FF">fft_core_inst/blk00000098</twSrc><twDest BELType="DSP">fft_core_inst/blk00000090</twDest><twTotPathDel>0.329</twTotPathDel><twClkSkew dest = "0.106" src = "0.091">-0.015</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fft_core_inst/blk00000098</twSrc><twDest BELType='DSP'>fft_core_inst/blk00000090</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">base_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y24.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.238</twDelInfo><twComp>fft_core_inst/sig00000190</twComp><twBEL>fft_core_inst/blk00000098</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y6.B0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.128</twDelInfo><twComp>fft_core_inst/sig00000171</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>DSP48_X1Y6.CLK</twSite><twDelType>Tdspckd_B_B0REG</twDelType><twDelInfo twEdge="twFalling">-0.037</twDelInfo><twComp>fft_core_inst/blk00000090</twComp><twBEL>fft_core_inst/blk00000090</twBEL></twPathDel><twLogDel>0.201</twLogDel><twRouteDel>0.128</twRouteDel><twTotDel>0.329</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_clk</twDestClk><twPctLog>61.1</twPctLog><twPctRoute>38.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="69"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_inst_clkout0 = PERIOD TIMEGRP &quot;dcm_inst_clkout0&quot; TS_sys_clk_pin HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="70" type="MINPERIOD" name="Trper_CLKA" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="fft_core_inst/blk0000038d/CLKAWRCLK" logResource="fft_core_inst/blk0000038d/CLKAWRCLK" locationPin="RAMB8_X1Y14.CLKAWRCLK" clockNet="base_clk"/><twPinLimit anchorID="71" type="MINPERIOD" name="Trper_CLKB" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="fft_core_inst/blk0000038d/CLKBRDCLK" logResource="fft_core_inst/blk0000038d/CLKBRDCLK" locationPin="RAMB8_X1Y14.CLKBRDCLK" clockNet="base_clk"/><twPinLimit anchorID="72" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="fft_core_inst/blk000000e8/blk000000fa/CLKAWRCLK" logResource="fft_core_inst/blk000000e8/blk000000fa/CLKAWRCLK" locationPin="RAMB8_X1Y13.CLKAWRCLK" clockNet="base_clk"/></twPinLimitRpt></twConst><twConst anchorID="73" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_dcm_inst_clkout2 = PERIOD TIMEGRP &quot;dcm_inst_clkout2&quot; TS_sys_clk_pin * 0.25         HIGH 50%;</twConstName><twItemCnt>2345</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>219</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.263</twMinPer></twConstHead><twPathRptBanner iPaths="33" iCriticalPaths="0" sType="EndPoint">Paths for end point vga_instance/x_pos_1 (SLICE_X25Y20.A4), 33 paths
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.737</twSlack><twSrc BELType="FF">vga_instance/v_counter_0</twSrc><twDest BELType="FF">vga_instance/x_pos_1</twDest><twTotPathDel>6.104</twTotPathDel><twClkSkew dest = "0.344" src = "0.385">0.041</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga_instance/v_counter_0</twSrc><twDest BELType='FF'>vga_instance/x_pos_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X6Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vga_clk</twSrcClk><twPathDel><twSite>SLICE_X6Y12.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>vga_instance/v_counter&lt;3&gt;</twComp><twBEL>vga_instance/v_counter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y12.A1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.056</twDelInfo><twComp>vga_instance/v_counter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_instance/GND_24_o_v_counter[9]_AND_10_o1</twComp><twBEL>vga_instance/GND_24_o_v_counter[9]_AND_10_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y13.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>vga_instance/GND_24_o_v_counter[9]_AND_10_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_instance/vs</twComp><twBEL>vga_instance/GND_24_o_v_counter[9]_AND_10_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y13.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>vga_instance/GND_24_o_v_counter[9]_AND_10_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>vga_instance/y_pos&lt;8&gt;</twComp><twBEL>vga_instance/GND_24_o_v_counter[9]_AND_10_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y20.A4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>vga_instance/GND_24_o_v_counter[9]_AND_10_o</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y20.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>vga_instance/x_pos&lt;4&gt;</twComp><twBEL>vga_instance/x_pos_1_rstpot</twBEL><twBEL>vga_instance/x_pos_1</twBEL></twPathDel><twLogDel>1.492</twLogDel><twRouteDel>4.612</twRouteDel><twTotDel>6.104</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>34.329</twSlack><twSrc BELType="FF">vga_instance/v_counter_2</twSrc><twDest BELType="FF">vga_instance/x_pos_1</twDest><twTotPathDel>5.512</twTotPathDel><twClkSkew dest = "0.344" src = "0.385">0.041</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga_instance/v_counter_2</twSrc><twDest BELType='FF'>vga_instance/x_pos_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X6Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vga_clk</twSrcClk><twPathDel><twSite>SLICE_X6Y12.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>vga_instance/v_counter&lt;3&gt;</twComp><twBEL>vga_instance/v_counter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y12.A2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>vga_instance/v_counter&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_instance/GND_24_o_v_counter[9]_AND_10_o1</twComp><twBEL>vga_instance/GND_24_o_v_counter[9]_AND_10_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y13.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>vga_instance/GND_24_o_v_counter[9]_AND_10_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_instance/vs</twComp><twBEL>vga_instance/GND_24_o_v_counter[9]_AND_10_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y13.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>vga_instance/GND_24_o_v_counter[9]_AND_10_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>vga_instance/y_pos&lt;8&gt;</twComp><twBEL>vga_instance/GND_24_o_v_counter[9]_AND_10_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y20.A4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>vga_instance/GND_24_o_v_counter[9]_AND_10_o</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y20.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>vga_instance/x_pos&lt;4&gt;</twComp><twBEL>vga_instance/x_pos_1_rstpot</twBEL><twBEL>vga_instance/x_pos_1</twBEL></twPathDel><twLogDel>1.492</twLogDel><twRouteDel>4.020</twRouteDel><twTotDel>5.512</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>34.471</twSlack><twSrc BELType="FF">vga_instance/v_counter_3</twSrc><twDest BELType="FF">vga_instance/x_pos_1</twDest><twTotPathDel>5.370</twTotPathDel><twClkSkew dest = "0.344" src = "0.385">0.041</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga_instance/v_counter_3</twSrc><twDest BELType='FF'>vga_instance/x_pos_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X6Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vga_clk</twSrcClk><twPathDel><twSite>SLICE_X6Y12.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>vga_instance/v_counter&lt;3&gt;</twComp><twBEL>vga_instance/v_counter_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y12.A3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>vga_instance/v_counter&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_instance/GND_24_o_v_counter[9]_AND_10_o1</twComp><twBEL>vga_instance/GND_24_o_v_counter[9]_AND_10_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y13.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>vga_instance/GND_24_o_v_counter[9]_AND_10_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_instance/vs</twComp><twBEL>vga_instance/GND_24_o_v_counter[9]_AND_10_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y13.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>vga_instance/GND_24_o_v_counter[9]_AND_10_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>vga_instance/y_pos&lt;8&gt;</twComp><twBEL>vga_instance/GND_24_o_v_counter[9]_AND_10_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y20.A4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>vga_instance/GND_24_o_v_counter[9]_AND_10_o</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y20.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>vga_instance/x_pos&lt;4&gt;</twComp><twBEL>vga_instance/x_pos_1_rstpot</twBEL><twBEL>vga_instance/x_pos_1</twBEL></twPathDel><twLogDel>1.492</twLogDel><twRouteDel>3.878</twRouteDel><twTotDel>5.370</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="33" iCriticalPaths="0" sType="EndPoint">Paths for end point vga_instance/x_pos_4 (SLICE_X25Y20.D5), 33 paths
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.801</twSlack><twSrc BELType="FF">vga_instance/v_counter_0</twSrc><twDest BELType="FF">vga_instance/x_pos_4</twDest><twTotPathDel>6.040</twTotPathDel><twClkSkew dest = "0.344" src = "0.385">0.041</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga_instance/v_counter_0</twSrc><twDest BELType='FF'>vga_instance/x_pos_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X6Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vga_clk</twSrcClk><twPathDel><twSite>SLICE_X6Y12.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>vga_instance/v_counter&lt;3&gt;</twComp><twBEL>vga_instance/v_counter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y12.A1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.056</twDelInfo><twComp>vga_instance/v_counter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_instance/GND_24_o_v_counter[9]_AND_10_o1</twComp><twBEL>vga_instance/GND_24_o_v_counter[9]_AND_10_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y13.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>vga_instance/GND_24_o_v_counter[9]_AND_10_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_instance/vs</twComp><twBEL>vga_instance/GND_24_o_v_counter[9]_AND_10_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y13.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>vga_instance/GND_24_o_v_counter[9]_AND_10_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>vga_instance/y_pos&lt;8&gt;</twComp><twBEL>vga_instance/GND_24_o_v_counter[9]_AND_10_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y20.D5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.918</twDelInfo><twComp>vga_instance/GND_24_o_v_counter[9]_AND_10_o</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y20.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>vga_instance/x_pos&lt;4&gt;</twComp><twBEL>vga_instance/x_pos_4_rstpot</twBEL><twBEL>vga_instance/x_pos_4</twBEL></twPathDel><twLogDel>1.492</twLogDel><twRouteDel>4.548</twRouteDel><twTotDel>6.040</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>34.393</twSlack><twSrc BELType="FF">vga_instance/v_counter_2</twSrc><twDest BELType="FF">vga_instance/x_pos_4</twDest><twTotPathDel>5.448</twTotPathDel><twClkSkew dest = "0.344" src = "0.385">0.041</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga_instance/v_counter_2</twSrc><twDest BELType='FF'>vga_instance/x_pos_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X6Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vga_clk</twSrcClk><twPathDel><twSite>SLICE_X6Y12.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>vga_instance/v_counter&lt;3&gt;</twComp><twBEL>vga_instance/v_counter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y12.A2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>vga_instance/v_counter&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_instance/GND_24_o_v_counter[9]_AND_10_o1</twComp><twBEL>vga_instance/GND_24_o_v_counter[9]_AND_10_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y13.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>vga_instance/GND_24_o_v_counter[9]_AND_10_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_instance/vs</twComp><twBEL>vga_instance/GND_24_o_v_counter[9]_AND_10_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y13.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>vga_instance/GND_24_o_v_counter[9]_AND_10_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>vga_instance/y_pos&lt;8&gt;</twComp><twBEL>vga_instance/GND_24_o_v_counter[9]_AND_10_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y20.D5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.918</twDelInfo><twComp>vga_instance/GND_24_o_v_counter[9]_AND_10_o</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y20.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>vga_instance/x_pos&lt;4&gt;</twComp><twBEL>vga_instance/x_pos_4_rstpot</twBEL><twBEL>vga_instance/x_pos_4</twBEL></twPathDel><twLogDel>1.492</twLogDel><twRouteDel>3.956</twRouteDel><twTotDel>5.448</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>34.535</twSlack><twSrc BELType="FF">vga_instance/v_counter_3</twSrc><twDest BELType="FF">vga_instance/x_pos_4</twDest><twTotPathDel>5.306</twTotPathDel><twClkSkew dest = "0.344" src = "0.385">0.041</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga_instance/v_counter_3</twSrc><twDest BELType='FF'>vga_instance/x_pos_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X6Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vga_clk</twSrcClk><twPathDel><twSite>SLICE_X6Y12.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>vga_instance/v_counter&lt;3&gt;</twComp><twBEL>vga_instance/v_counter_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y12.A3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>vga_instance/v_counter&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_instance/GND_24_o_v_counter[9]_AND_10_o1</twComp><twBEL>vga_instance/GND_24_o_v_counter[9]_AND_10_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y13.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>vga_instance/GND_24_o_v_counter[9]_AND_10_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_instance/vs</twComp><twBEL>vga_instance/GND_24_o_v_counter[9]_AND_10_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y13.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>vga_instance/GND_24_o_v_counter[9]_AND_10_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>vga_instance/y_pos&lt;8&gt;</twComp><twBEL>vga_instance/GND_24_o_v_counter[9]_AND_10_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y20.D5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.918</twDelInfo><twComp>vga_instance/GND_24_o_v_counter[9]_AND_10_o</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y20.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>vga_instance/x_pos&lt;4&gt;</twComp><twBEL>vga_instance/x_pos_4_rstpot</twBEL><twBEL>vga_instance/x_pos_4</twBEL></twPathDel><twLogDel>1.492</twLogDel><twRouteDel>3.814</twRouteDel><twTotDel>5.306</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="33" iCriticalPaths="0" sType="EndPoint">Paths for end point vga_instance/x_pos_2 (SLICE_X25Y20.B5), 33 paths
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.819</twSlack><twSrc BELType="FF">vga_instance/v_counter_0</twSrc><twDest BELType="FF">vga_instance/x_pos_2</twDest><twTotPathDel>6.022</twTotPathDel><twClkSkew dest = "0.344" src = "0.385">0.041</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga_instance/v_counter_0</twSrc><twDest BELType='FF'>vga_instance/x_pos_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X6Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vga_clk</twSrcClk><twPathDel><twSite>SLICE_X6Y12.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>vga_instance/v_counter&lt;3&gt;</twComp><twBEL>vga_instance/v_counter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y12.A1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.056</twDelInfo><twComp>vga_instance/v_counter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_instance/GND_24_o_v_counter[9]_AND_10_o1</twComp><twBEL>vga_instance/GND_24_o_v_counter[9]_AND_10_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y13.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>vga_instance/GND_24_o_v_counter[9]_AND_10_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_instance/vs</twComp><twBEL>vga_instance/GND_24_o_v_counter[9]_AND_10_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y13.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>vga_instance/GND_24_o_v_counter[9]_AND_10_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>vga_instance/y_pos&lt;8&gt;</twComp><twBEL>vga_instance/GND_24_o_v_counter[9]_AND_10_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y20.B5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.900</twDelInfo><twComp>vga_instance/GND_24_o_v_counter[9]_AND_10_o</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y20.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>vga_instance/x_pos&lt;4&gt;</twComp><twBEL>vga_instance/x_pos_2_rstpot</twBEL><twBEL>vga_instance/x_pos_2</twBEL></twPathDel><twLogDel>1.492</twLogDel><twRouteDel>4.530</twRouteDel><twTotDel>6.022</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>34.411</twSlack><twSrc BELType="FF">vga_instance/v_counter_2</twSrc><twDest BELType="FF">vga_instance/x_pos_2</twDest><twTotPathDel>5.430</twTotPathDel><twClkSkew dest = "0.344" src = "0.385">0.041</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga_instance/v_counter_2</twSrc><twDest BELType='FF'>vga_instance/x_pos_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X6Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vga_clk</twSrcClk><twPathDel><twSite>SLICE_X6Y12.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>vga_instance/v_counter&lt;3&gt;</twComp><twBEL>vga_instance/v_counter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y12.A2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>vga_instance/v_counter&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_instance/GND_24_o_v_counter[9]_AND_10_o1</twComp><twBEL>vga_instance/GND_24_o_v_counter[9]_AND_10_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y13.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>vga_instance/GND_24_o_v_counter[9]_AND_10_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_instance/vs</twComp><twBEL>vga_instance/GND_24_o_v_counter[9]_AND_10_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y13.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>vga_instance/GND_24_o_v_counter[9]_AND_10_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>vga_instance/y_pos&lt;8&gt;</twComp><twBEL>vga_instance/GND_24_o_v_counter[9]_AND_10_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y20.B5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.900</twDelInfo><twComp>vga_instance/GND_24_o_v_counter[9]_AND_10_o</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y20.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>vga_instance/x_pos&lt;4&gt;</twComp><twBEL>vga_instance/x_pos_2_rstpot</twBEL><twBEL>vga_instance/x_pos_2</twBEL></twPathDel><twLogDel>1.492</twLogDel><twRouteDel>3.938</twRouteDel><twTotDel>5.430</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twDestClk><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>34.553</twSlack><twSrc BELType="FF">vga_instance/v_counter_3</twSrc><twDest BELType="FF">vga_instance/x_pos_2</twDest><twTotPathDel>5.288</twTotPathDel><twClkSkew dest = "0.344" src = "0.385">0.041</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga_instance/v_counter_3</twSrc><twDest BELType='FF'>vga_instance/x_pos_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X6Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vga_clk</twSrcClk><twPathDel><twSite>SLICE_X6Y12.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>vga_instance/v_counter&lt;3&gt;</twComp><twBEL>vga_instance/v_counter_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y12.A3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>vga_instance/v_counter&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_instance/GND_24_o_v_counter[9]_AND_10_o1</twComp><twBEL>vga_instance/GND_24_o_v_counter[9]_AND_10_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y13.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>vga_instance/GND_24_o_v_counter[9]_AND_10_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_instance/vs</twComp><twBEL>vga_instance/GND_24_o_v_counter[9]_AND_10_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y13.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>vga_instance/GND_24_o_v_counter[9]_AND_10_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>vga_instance/y_pos&lt;8&gt;</twComp><twBEL>vga_instance/GND_24_o_v_counter[9]_AND_10_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y20.B5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.900</twDelInfo><twComp>vga_instance/GND_24_o_v_counter[9]_AND_10_o</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y20.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>vga_instance/x_pos&lt;4&gt;</twComp><twBEL>vga_instance/x_pos_2_rstpot</twBEL><twBEL>vga_instance/x_pos_2</twBEL></twPathDel><twLogDel>1.492</twLogDel><twRouteDel>3.796</twRouteDel><twTotDel>5.288</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dcm_inst_clkout2 = PERIOD TIMEGRP &quot;dcm_inst_clkout2&quot; TS_sys_clk_pin * 0.25
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vga_instance/y_pos_3 (SLICE_X20Y18.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.411</twSlack><twSrc BELType="FF">vga_instance/y_pos_3</twSrc><twDest BELType="FF">vga_instance/y_pos_3</twDest><twTotPathDel>0.411</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>vga_instance/y_pos_3</twSrc><twDest BELType='FF'>vga_instance/y_pos_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twSrcClk><twPathDel><twSite>SLICE_X20Y18.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>vga_instance/y_pos&lt;3&gt;</twComp><twBEL>vga_instance/y_pos_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y18.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.021</twDelInfo><twComp>vga_instance/y_pos&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y18.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>vga_instance/y_pos&lt;3&gt;</twComp><twBEL>vga_instance/y_pos_3_rstpot</twBEL><twBEL>vga_instance/y_pos_3</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.021</twRouteDel><twTotDel>0.411</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twDestClk><twPctLog>94.9</twPctLog><twPctRoute>5.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vga_instance/y_pos_0 (SLICE_X20Y18.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.413</twSlack><twSrc BELType="FF">vga_instance/y_pos_0</twSrc><twDest BELType="FF">vga_instance/y_pos_0</twDest><twTotPathDel>0.413</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>vga_instance/y_pos_0</twSrc><twDest BELType='FF'>vga_instance/y_pos_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twSrcClk><twPathDel><twSite>SLICE_X20Y18.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>vga_instance/y_pos&lt;3&gt;</twComp><twBEL>vga_instance/y_pos_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y18.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.023</twDelInfo><twComp>vga_instance/y_pos&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y18.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>vga_instance/y_pos&lt;3&gt;</twComp><twBEL>vga_instance/y_pos_0_rstpot</twBEL><twBEL>vga_instance/y_pos_0</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.023</twRouteDel><twTotDel>0.413</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twDestClk><twPctLog>94.4</twPctLog><twPctRoute>5.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vga_instance/y_pos_8 (SLICE_X12Y13.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.415</twSlack><twSrc BELType="FF">vga_instance/y_pos_8</twSrc><twDest BELType="FF">vga_instance/y_pos_8</twDest><twTotPathDel>0.415</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>vga_instance/y_pos_8</twSrc><twDest BELType='FF'>vga_instance/y_pos_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y13.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>vga_instance/y_pos&lt;8&gt;</twComp><twBEL>vga_instance/y_pos_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y13.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.025</twDelInfo><twComp>vga_instance/y_pos&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y13.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>vga_instance/y_pos&lt;8&gt;</twComp><twBEL>vga_instance/y_pos_8_rstpot</twBEL><twBEL>vga_instance/y_pos_8</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.025</twRouteDel><twTotDel>0.415</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twDestClk><twPctLog>94.0</twPctLog><twPctRoute>6.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="98"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_inst_clkout2 = PERIOD TIMEGRP &quot;dcm_inst_clkout2&quot; TS_sys_clk_pin * 0.25
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="99" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.876" period="40.000" constraintValue="40.000" deviceLimit="3.124" freqLimit="320.102" physResource="vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK" logResource="vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X1Y10.CLKBRDCLK" clockNet="vga_clk"/><twPinLimit anchorID="100" type="MINPERIOD" name="Tbcper_I" slack="38.270" period="40.000" constraintValue="40.000" deviceLimit="1.730" freqLimit="578.035" physResource="dcm_inst/clkout3_buf/I0" logResource="dcm_inst/clkout3_buf/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="dcm_inst/clkout2"/><twPinLimit anchorID="101" type="MINPERIOD" name="Tcp" slack="39.570" period="40.000" constraintValue="40.000" deviceLimit="0.430" freqLimit="2325.581" physResource="vga_instance/h_counter&lt;3&gt;/CLK" logResource="vga_instance/h_counter_0/CK" locationPin="SLICE_X12Y14.CLK" clockNet="vga_clk"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="102"><twConstRollup name="TS_sys_clk_pin" fullName="TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="3.334" actualRollup="35.574" errors="0" errorRollup="6" items="0" itemsRollup="535892137"/><twConstRollup name="TS_dcm_inst_clkout1" fullName="TS_dcm_inst_clkout1 = PERIOD TIMEGRP &quot;dcm_inst_clkout1&quot; TS_sys_clk_pin PHASE 5         ns HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="35.574" actualRollup="N/A" errors="6" errorRollup="0" items="535885635" itemsRollup="0"/><twConstRollup name="TS_dcm_inst_clkout5" fullName="TS_dcm_inst_clkout5 = PERIOD TIMEGRP &quot;dcm_inst_clkout5&quot; TS_sys_clk_pin * 0.04         PHASE 125 ns HIGH 50%;" type="child" depth="1" requirement="250.000" prefType="period" actual="146.800" actualRollup="N/A" errors="0" errorRollup="0" items="393" itemsRollup="0"/><twConstRollup name="TS_dcm_inst_clkout0" fullName="TS_dcm_inst_clkout0 = PERIOD TIMEGRP &quot;dcm_inst_clkout0&quot; TS_sys_clk_pin HIGH         50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="7.414" actualRollup="N/A" errors="0" errorRollup="0" items="3764" itemsRollup="0"/><twConstRollup name="TS_dcm_inst_clkout2" fullName="TS_dcm_inst_clkout2 = PERIOD TIMEGRP &quot;dcm_inst_clkout2&quot; TS_sys_clk_pin * 0.25         HIGH 50%;" type="child" depth="1" requirement="40.000" prefType="period" actual="6.263" actualRollup="N/A" errors="0" errorRollup="0" items="2345" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="103">1</twUnmetConstCnt><twDataSheet anchorID="104" twNameLen="15"><twClk2SUList anchorID="105" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>17.787</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="106"><twErrCnt>6</twErrCnt><twScore>43372</twScore><twSetupScore>43372</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>535892137</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>2782</twConnCnt></twConstCov><twStats anchorID="107"><twMinPer>146.800</twMinPer><twFootnote number="1" /><twMaxFreq>6.812</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sun Dec  8 22:36:50 2013 </twTimestamp></twFoot><twClientInfo anchorID="108"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 412 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
