Running: X:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o X:/Xilinx/Memari/Exp07_Part2/ROM_tb_isim_beh.exe -prj X:/Xilinx/Memari/Exp07_Part2/ROM_tb_beh.prj work.ROM_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "X:/Xilinx/Memari/Exp07_Part2/ROM.vhd" into library work
Parsing VHDL file "X:/Xilinx/Memari/Exp07_Part2/ROM_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity ROM [\ROM(16,4,8)\]
Compiling architecture test of entity rom_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 VHDL Units
Built simulation executable X:/Xilinx/Memari/Exp07_Part2/ROM_tb_isim_beh.exe
Fuse Memory Usage: 37696 KB
Fuse CPU Usage: 2421 ms
