
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version R-2020.09-SP2 for linux64 - Dec 03, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
############################################
#
# Auto-generated project tcl file:
#  * sets up variable
#  * runs customized script
#
############################################
sh date
Sun Sep  7 17:51:51 CEST 2025
set TOP_MODULE ascon_top
ascon_top
set DC_SCRIPT synth.tcl
synth.tcl
set READ_SOURCES myascon_ascon_top_1.0.0_0-read-sources
myascon_ascon_top_1.0.0_0-read-sources
set SCRIPT_DIR ../../../synth
../../../synth
set REPORT_DIR report
report
sh mkdir -p ${REPORT_DIR}
############################################
#
# Run custom script
#
############################################
source ${SCRIPT_DIR}/${DC_SCRIPT}
====> Reading RTL from FuseSoC-generated sources ...
Running PRESTO HDLC
Compiling source file ./src/myascon_ascon_top_1.0.0_0/rtl/ascon_params.sv
Warning:  ./src/myascon_ascon_top_1.0.0_0/rtl/ascon_params.sv:5: Parameter keyword used in local parameter declaration. (VER-329)
Presto compilation completed successfully.
Loading db file '/software/dk/tsmc65/digital/Front_End/timing_power_noise/NLDM/tcbn65lplvt_220a/tcbn65lplvttc.db'
Running PRESTO HDLC
Compiling source file ./src/myascon_ascon_top_1.0.0_0/rtl/ascon_top.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./src/myascon_ascon_top_1.0.0_0/rtl/circular_shift_register.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./src/myascon_ascon_top_1.0.0_0/rtl/fsm.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./src/myascon_ascon_top_1.0.0_0/rtl/lfsr.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./src/myascon_ascon_top_1.0.0_0/rtl/shift_register.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./src/myascon_ascon_top_1.0.0_0/rtl/state_register.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./src/myascon_ascon_top_1.0.0_0/rtl/sipo_debug.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./src/myascon_ascon_top_1.0.0_0/rtl/register.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./src/myascon_ascon_top_1.0.0_0/rtl/ascon_sbox_d2.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./src/myascon_ascon_top_1.0.0_0/rtl/shareCreator.sv
Presto compilation completed successfully.
====> Elaborating design ...
Loading db file '/eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/libraries/syn/gtech.db'
Loading db file '/eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/libraries/syn/standard.sldb'
  Loading link library 'tcbn65lplvttc'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./src/myascon_ascon_top_1.0.0_0/rtl/ascon_top.sv:408: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 752 in file
	'./src/myascon_ascon_top_1.0.0_0/rtl/ascon_top.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           753            |    user/user     |
===============================================

Inferred memory devices in process
	in routine ascon_top line 150 in file
		'./src/myascon_ascon_top_1.0.0_0/rtl/ascon_top.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  lfsr_state_in_reg  | Flip-flop |  19   |  Y  | N  | Y  | N  | N  | N  | N  |
|  lfsr_state_in_reg  | Flip-flop |  12   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ascon_top line 527 in file
		'./src/myascon_ascon_top_1.0.0_0/rtl/ascon_top.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   sbox_input_reg    | Flip-flop |  320  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (ascon_top)
Elaborated 1 design.
Current design is now 'ascon_top'.
Information: Building the design 'lfsr'. (HDL-193)
Presto compilation completed successfully. (lfsr)
Information: Building the design 'fsm'. (HDL-193)

Statistics for case statements in always block at line 153 in file
	'./src/myascon_ascon_top_1.0.0_0/rtl/fsm.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           156            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 284 in file
	'./src/myascon_ascon_top_1.0.0_0/rtl/fsm.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           329            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine fsm line 114 in file
		'./src/myascon_ascon_top_1.0.0_0/rtl/fsm.sv'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
|   extra_padding_ff_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     current_state_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|     round_counter_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      bit_counter_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| last_block_process_ff_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=====================================================================================
Presto compilation completed successfully. (fsm)
Information: Building the design 'state_register'. (HDL-193)

Inferred memory devices in process
	in routine state_register line 114 in file
		'./src/myascon_ascon_top_1.0.0_0/rtl/state_register.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |  320  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (state_register)
Information: Building the design 'register'. (HDL-193)

Inferred memory devices in process
	in routine register line 13 in file
		'./src/myascon_ascon_top_1.0.0_0/rtl/register.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      reg_q_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (register)
Information: Building the design 'shareCreator'. (HDL-193)
Presto compilation completed successfully. (shareCreator)
Information: Building the design 'ascon_sbox_d2'. (HDL-193)

Inferred memory devices in process
	in routine ascon_sbox_d2 line 88 in file
		'./src/myascon_ascon_top_1.0.0_0/rtl/ascon_sbox_d2.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| and_result_reg_reg  | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (ascon_sbox_d2)

  Linking design 'ascon_top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (7 designs)               /home/thesis/nico.paninforni/progetti_hdl/myAscon128-A/build/myascon_ascon_top_1.0.0_0/synthesis-design_compiler/ascon_top.db, etc
  tcbn65lplvttc (library)     /software/dk/tsmc65/digital/Front_End/timing_power_noise/NLDM/tcbn65lplvt_220a/tcbn65lplvttc.db

Current design is 'ascon_top'.
====> Running design checks ...
====> Applying clock constraints ...
====> Running compile_ultra ...
Warning: The value of variable 'compile_preserve_subdesign_interfaces' has been changed to true because '-no_boundary_optimization' is used. (OPT-133)
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Loading db file '/eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/libraries/syn/dw_foundation.sldb'
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Performing power optimization. (PWR-850)
Analyzing: "/software/dk/tsmc65/digital/Front_End/timing_power_noise/NLDM/tcbn65lplvt_220a/tcbn65lplvttc.db"
Library analysis succeeded.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | R-2020.09-DWBB_202009.2 |     *     |
| Licensed DW Building Blocks        | R-2020.09-DWBB_202009.2 |     *     |
============================================================================


Information: There are 2415 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Uniquified 2 instances of design 'state_register'. (OPT-1056)
Information: Uniquified 2 instances of design 'register'. (OPT-1056)
Information: Uniquified 32 instances of design 'ascon_sbox_d2'. (OPT-1056)
  Simplifying Design 'ascon_top'

Loaded alib file './alib-52/tcbn65lplvttc.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'lfsr'
  Processing 'ascon_top'
Information: Added key list 'DesignWare' to design 'ascon_top'. (DDB-72)
 Implement Synthetic for 'ascon_top'.
  Processing 'state_register_0'
  Processing 'fsm'
Information: Added key list 'DesignWare' to design 'fsm'. (DDB-72)
 Implement Synthetic for 'fsm'.
  Processing 'state_register_1'
  Processing 'register_0'
  Processing 'shareCreator'
  Processing 'ascon_sbox_d2_0'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELLVT' in the library 'tcbn65lplvttc' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHLVT' in the library 'tcbn65lplvttc' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
Begin Combinational loops breaking ...
	Number of combinational loops found: 0
End Combinational loops breaking ...

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:43   40909.0      0.00      -0.0       0.0                           25299.2695
    0:00:43   40909.0      0.00       0.0       0.0                           25299.2695

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:00:47   36800.6      0.16      32.1       6.1                           19150.7500
    0:00:47   36997.6      0.00       0.0       9.7                           19313.6016
    0:00:47   36997.6      0.00       0.0       9.7                           19313.6016
    0:00:47   36997.6      0.00       0.0       9.7                           19313.6016
Begin Combinational loops breaking ...
	Number of combinational loops found: 0
End Combinational loops breaking ...
    0:00:48   36995.0      0.00       0.0       9.7                           19312.5547
    0:00:48   36995.0      0.00       0.0       9.7                           19312.5547

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:51   35723.2      0.00       0.0       3.5                           16752.6445
    0:00:51   35723.2      0.00       0.0       3.5                           16752.6445
    0:00:51   35723.2      0.00       0.0       3.5                           16752.6445
    0:00:52   35690.8      0.00       0.0       3.5                           15129.7070
    0:00:52   35690.8      0.00       0.0       3.5                           15129.7070
    0:00:52   35690.8      0.00       0.0       3.5                           15129.7070
    0:00:52   35690.8      0.00       0.0       3.5                           15129.7070
    0:00:52   35690.8      0.00       0.0       3.5                           15129.7070
    0:00:52   35690.8      0.00       0.0       3.5                           15129.7070
    0:00:52   35690.8      0.00       0.0       3.5                           15129.7070
    0:00:52   35690.8      0.00       0.0       3.5                           15129.7070
    0:00:52   35690.8      0.00       0.0       3.5                           15129.7070
    0:00:52   35690.8      0.00       0.0       3.5                           15129.7070
    0:00:52   35690.8      0.00       0.0       3.5                           15129.7070
    0:00:52   35690.8      0.00       0.0       3.5                           15129.7070
    0:00:52   35690.8      0.00       0.0       3.5                           15129.7070
    0:00:52   35690.8      0.00       0.0       3.5                           15129.7070
    0:00:52   35690.8      0.00       0.0       3.5                           15129.7070
    0:00:52   35690.8      0.00       0.0       3.5                           15129.7070
    0:00:52   35690.8      0.00       0.0       3.5                           15129.7070
    0:00:52   35690.8      0.00       0.0       3.5                           15129.7070
    0:00:52   35690.8      0.00       0.0       3.5                           15129.7070


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:52   35690.8      0.00       0.0       3.5                           15129.7070
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:00:52   35691.5      0.00       0.0       0.0                           15130.5273
    0:00:52   35691.5      0.00       0.0       0.0                           15130.5273


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:52   35691.5      0.00       0.0       0.0                           15130.5273
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
    0:00:55   36701.3      0.00       0.0       0.0                           16715.6328
    0:00:55   36701.3      0.00       0.0       0.0                           16715.6328
    0:00:55   36701.3      0.00       0.0       0.0                           16715.6328
    0:00:55   35775.4      0.00       0.0       0.0                           14591.1670
    0:00:55   35775.4      0.00       0.0       0.0                           14591.1670
    0:00:55   35775.4      0.00       0.0       0.0                           14591.1670
    0:00:55   35775.4      0.00       0.0       0.0                           14591.1670
    0:00:55   35775.4      0.00       0.0       0.0                           14591.1670
    0:00:55   35775.4      0.00       0.0       0.0                           14591.1670
    0:00:55   35775.4      0.00       0.0       0.0                           14591.1670
    0:00:55   35775.4      0.00       0.0       0.0                           14591.1670
    0:00:55   35775.4      0.00       0.0       0.0                           14591.1670
    0:00:55   35775.4      0.00       0.0       0.0                           14591.1670
    0:00:55   35775.4      0.00       0.0       0.0                           14591.1670
    0:00:55   35775.4      0.00       0.0       0.0                           14591.1670
    0:00:55   35775.4      0.00       0.0       0.0                           14591.1670
    0:00:55   35775.4      0.00       0.0       0.0                           14591.1670
    0:00:55   35775.4      0.00       0.0       0.0                           14591.1670
    0:00:55   35775.4      0.00       0.0       0.0                           14591.1670
    0:00:55   35775.4      0.00       0.0       0.0                           14591.1670
    0:00:55   35775.4      0.00       0.0       0.0                           14591.1670
    0:00:55   35775.4      0.00       0.0       0.0                           14591.1670
Begin Combinational loops breaking ...
	Number of combinational loops found: 0
End Combinational loops breaking ...

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:56   35775.4      0.00       0.0       0.0                           14591.1670
    0:00:57   35512.9      0.00       0.0       0.0                           14024.1895
    0:00:57   35512.9      0.00       0.0       0.0                           14024.1895
    0:00:57   35512.9      0.00       0.0       0.0                           14024.1895
    0:00:57   35511.5      0.00       0.0       0.0                           14015.6533
    0:00:59   35367.8      0.00       0.0       0.0                           13831.6797
    0:00:59   35367.8      0.00       0.0       0.0                           13831.6797
    0:00:59   35367.8      0.00       0.0       0.0                           13831.6797
    0:00:59   35367.8      0.00       0.0       0.0                           13831.6797
    0:00:59   35367.8      0.00       0.0       0.0                           13831.6797
    0:00:59   35367.8      0.00       0.0       0.0                           13831.6797
    0:01:01   35347.7      0.00       0.0       2.3                           13829.1348
Loading db file '/software/dk/tsmc65/digital/Front_End/timing_power_noise/NLDM/tcbn65lplvt_220a/tcbn65lplvttc.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'ascon_top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'gen_no_cog.gen_sbox[1].u_sbox/clk': 1772 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
====> Writing reports ...
====> Saving gate-level netlist ...
Writing verilog file '/home/thesis/nico.paninforni/progetti_hdl/myAscon128-A/build/myascon_ascon_top_1.0.0_0/synthesis-design_compiler/netlist/ascon_top_syn.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 1 nets to module ascon_top using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
====> Saving constraints and timing ...
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/thesis/nico.paninforni/progetti_hdl/myAscon128-A/build/myascon_ascon_top_1.0.0_0/synthesis-design_compiler/netlist/ascon_top_syn.sdf'. (WT-3)
====> Synthesis DONE. Exiting.

Memory usage for this session 4594 Mbytes.
Memory usage for this session including child processes 4594 Mbytes.
CPU usage for this session 1234 seconds ( 0.34 hours ).
Elapsed time for this session 1366 seconds ( 0.38 hours ).

Thank you...
