# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../01_Test.gen/sources_1/ip/fetch_instruction_ROM/sim/fetch_instruction_ROM.v" \
"../../../../../src/fetch_instruction.v" \
"../../../../../src/fetch_instruction_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
