#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Apr 23 22:03:33 2022
# Process ID: 11088
# Current directory: C:/Users/Vlad/Desktop/Master_slave
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20752 C:\Users\Vlad\Desktop\Master_slave\Master_slave.xpr
# Log file: C:/Users/Vlad/Desktop/Master_slave/vivado.log
# Journal file: C:/Users/Vlad/Desktop/Master_slave\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Vlad/Desktop/Master_slave/Master_slave.xpr
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_project
open_project C:/Users/Vlad/Desktop/RAM/RAM.xpr
update_compile_order -fileset sources_1
close_project
create_project D_latch_sync_reset C:/Users/Vlad/Desktop/D_latch_sync_reset -part xc7z020clg400-1
close_project
open_project C:/Users/Vlad/Desktop/D_latch_sync_reset/D_latch_sync_reset.xpr
file mkdir C:/Users/Vlad/Desktop/D_latch_sync_reset/D_latch_sync_reset.srcs/sources_1/new
close [ open C:/Users/Vlad/Desktop/D_latch_sync_reset/D_latch_sync_reset.srcs/sources_1/new/D_L_neg.v w ]
add_files C:/Users/Vlad/Desktop/D_latch_sync_reset/D_latch_sync_reset.srcs/sources_1/new/D_L_neg.v
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
close [ open C:/Users/Vlad/Desktop/D_latch_sync_reset/D_latch_sync_reset.srcs/sources_1/new/D_FF_neg.v w ]
add_files C:/Users/Vlad/Desktop/D_latch_sync_reset/D_latch_sync_reset.srcs/sources_1/new/D_FF_neg.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
file mkdir C:/Users/Vlad/Desktop/D_latch_sync_reset/D_latch_sync_reset.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Vlad/Desktop/D_latch_sync_reset/D_latch_sync_reset.srcs/sim_1/new/TB.v w ]
add_files -fileset sim_1 C:/Users/Vlad/Desktop/D_latch_sync_reset/D_latch_sync_reset.srcs/sim_1/new/TB.v
update_compile_order -fileset sim_1
refresh_design
launch_simulation
source TB.tcl
update_compile_order -fileset sim_1
close [ open C:/Users/Vlad/Desktop/D_latch_sync_reset/D_latch_sync_reset.srcs/sources_1/new/D_FF.v w ]
add_files C:/Users/Vlad/Desktop/D_latch_sync_reset/D_latch_sync_reset.srcs/sources_1/new/D_FF.v
update_compile_order -fileset sources_1
close_sim
launch_simulation
source TB.tcl
close_sim
launch_simulation
source TB.tcl
close_sim
launch_simulation
source TB.tcl
close_sim
launch_simulation
source TB.tcl
close [ open C:/Users/Vlad/Desktop/D_latch_sync_reset/D_latch_sync_reset.srcs/sources_1/new/D_FF_async_reset.v w ]
add_files C:/Users/Vlad/Desktop/D_latch_sync_reset/D_latch_sync_reset.srcs/sources_1/new/D_FF_async_reset.v
update_compile_order -fileset sources_1
close_sim
launch_simulation
launch_simulation
source TB.tcl
add_bp {C:/Users/Vlad/Desktop/D_latch_sync_reset/D_latch_sync_reset.srcs/sources_1/new/D_FF_async_reset.v} 32
remove_bps -file {C:/Users/Vlad/Desktop/D_latch_sync_reset/D_latch_sync_reset.srcs/sources_1/new/D_FF_async_reset.v} -line 32
close_sim
close_design
launch_simulation
source TB.tcl
close_sim
launch_simulation
source TB.tcl
close_sim
close_project
create_project Full_counter C:/Users/Vlad/Desktop/Full_counter -part xc7z020clg400-1
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
file mkdir C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new
close [ open C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/INC_n.v w ]
add_files C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/INC_n.v
update_compile_order -fileset sources_1
file mkdir C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sim_1/new/TB.v w ]
add_files -fileset sim_1 C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sim_1/new/TB.v
update_compile_order -fileset sim_1
launch_simulation
source INC_n.tcl
update_compile_order -fileset sim_1
relaunch_sim
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_simulation
relaunch_sim
relaunch_sim
relaunch_sim
set_property is_enabled false [get_files  C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/INC_n.v]
relaunch_sim
close_sim
close_design
launch_simulation
source TB.tcl
set_property is_enabled true [get_files  C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/INC_n.v]
close_sim
launch_simulation
source TB.tcl
close [ open C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/D_FF_reset.v w ]
add_files C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/D_FF_reset.v
update_compile_order -fileset sources_1
close_sim
close [ open C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/TOP.v w ]
add_files C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/TOP.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
open_project C:/Users/Vlad/Desktop/D_latch_sync_reset/D_latch_sync_reset.xpr
update_compile_order -fileset sources_1
close_project
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
refresh_design
launch_simulation
source TB.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_design
open_run impl_1
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
close_sim
