- en: <samp class="SANS_Dogma_OT_Bold_B_11">CONTENTS IN DETAIL</samp>
  prefs:
  - PREF_H1
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Bold_B_11">TITLE PAGE</samp>](title.xhtml)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Bold_B_11">COPYRIGHT</samp>](copyright.xhtml)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Bold_B_11">DEDICATION</samp>](dedication.xhtml)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Bold_B_11">ABOUT THE AUTHORS</samp>](abouttheauthor.xhtml)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Bold_B_11">ACKNOWLEDGMENTS</samp>](acknowledgments.xhtml)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Bold_B_11">INTRODUCTION</samp>](introduction.xhtml)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Who Is This Book For?</samp>](introduction.xhtml#h-1)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">What This Book Isn’t</samp>](introduction.xhtml#h-2)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">What’s in the Book?</samp>](introduction.xhtml#h-3)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">What You’ll Need</samp>](introduction.xhtml#h-4)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Online Resources</samp>](introduction.xhtml#h-5)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Bold_B_11">1MEET THE FPGA</samp>](chapter1.xhtml)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">A Brief History of FPGAs</samp>](chapter1.xhtml#h-6)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Popular FPGA Applications</samp>](chapter1.xhtml#h-7)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Comparing Common Digital Logic Components</samp>](chapter1.xhtml#h-8)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">FPGAs vs. Microcontrollers</samp>](chapter1.xhtml#h-9)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">FPGAs vs. ASICs</samp>](chapter1.xhtml#h-10)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">FPGAs vs. Microcontrollers vs. ASICs</samp>](chapter1.xhtml#h-11)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Verilog and VHDL</samp>](chapter1.xhtml#h-12)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Summary</samp>](chapter1.xhtml#h-13)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Bold_B_11">2SETTING UP YOUR HARDWARE AND TOOLS</samp>](chapter2.xhtml)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Choosing an FPGA Development Board</samp>](chapter2.xhtml#h-14)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Requirements for the Book</samp>](chapter2.xhtml#h-15)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Setting Up Your Development Environment</samp>](chapter2.xhtml#h-16)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">iCEcube2</samp>](chapter2.xhtml#h-17)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Diamond Programmer</samp>](chapter2.xhtml#h-18)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Bold_B_11">Project #1: Wiring Switches to LEDs</samp>](chapter2.xhtml#h-19)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Writing the Code</samp>](chapter2.xhtml#h-20)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Creating a New iCEcube2 Project</samp>](chapter2.xhtml#h-21)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Adding Pin Constraints</samp>](chapter2.xhtml#h-22)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Running the Build</samp>](chapter2.xhtml#h-23)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Connecting Your Development Board</samp>](chapter2.xhtml#h-24)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Programming the FPGA</samp>](chapter2.xhtml#h-25)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Summary</samp>](chapter2.xhtml#h-26)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Bold_B_11">3BOOLEAN ALGEBRA AND THE LOOK-UP TABLE</samp>](chapter3.xhtml)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Logic Gates and Their Truth Tables</samp>](chapter3.xhtml#h-27)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">AND Gates</samp>](chapter3.xhtml#h-28)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">OR Gates</samp>](chapter3.xhtml#h-29)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">NOT Gates</samp>](chapter3.xhtml#h-30)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">XOR Gates</samp>](chapter3.xhtml#h-31)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">NAND Gates</samp>](chapter3.xhtml#h-32)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Other Gates</samp>](chapter3.xhtml#h-33)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Combining Gates with Boolean Algebra</samp>](chapter3.xhtml#h-34)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">The Look-Up Table</samp>](chapter3.xhtml#h-35)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Bold_B_11">Project #2: Lighting an LED with Logic
    Gates</samp>](chapter3.xhtml#h-36)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Writing the Code</samp>](chapter3.xhtml#h-37)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Building and Programming the FPGA</samp>](chapter3.xhtml#h-38)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Summary</samp>](chapter3.xhtml#h-39)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Bold_B_11">4STORING STATE WITH THE FLIP-FLOP</samp>](chapter4.xhtml)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">How a Flip-Flop Works</samp>](chapter4.xhtml#h-40)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">The Clock Signal</samp>](chapter4.xhtml#h-41)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">A Flip-Flop in Action</samp>](chapter4.xhtml#h-42)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">A Chain of Flip-Flops</samp>](chapter4.xhtml#h-43)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Bold_B_11">Project #3: Blinking an LED</samp>](chapter4.xhtml#h-44)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Writing the Code</samp>](chapter4.xhtml#h-45)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Adding Constraints</samp>](chapter4.xhtml#h-46)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Building and Programming the FPGA</samp>](chapter4.xhtml#h-47)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Combinational Logic vs. Sequential Logic</samp>](chapter4.xhtml#h-48)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">The Dangers of Latches</samp>](chapter4.xhtml#h-49)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Resetting a Flip-Flop</samp>](chapter4.xhtml#h-50)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Look-Up Tables and Flip-Flops on a Real
    FPGA</samp>](chapter4.xhtml#h-51)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Summary</samp>](chapter4.xhtml#h-52)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Bold_B_11">5TESTING YOUR CODE WITH SIMULATION</samp>](chapter5.xhtml)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Why Simulation Matters</samp>](chapter5.xhtml#h-53)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">FPGA Simulation Tools</samp>](chapter5.xhtml#h-54)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">The Testbench</samp>](chapter5.xhtml#h-55)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Writing a Testbench</samp>](chapter5.xhtml#h-56)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Running a Testbench and Viewing Waveforms</samp>](chapter5.xhtml#h-57)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Bold_B_11">Project #4: Debouncing a Switch</samp>](chapter5.xhtml#h-58)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Measuring Time on an FPGA</samp>](chapter5.xhtml#h-59)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Writing the Code</samp>](chapter5.xhtml#h-60)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Creating the Testbench and Simulation</samp>](chapter5.xhtml#h-61)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Building and Programming the FPGA</samp>](chapter5.xhtml#h-62)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Self-Checking Testbenches</samp>](chapter5.xhtml#h-63)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Initial Signal Conditions</samp>](chapter5.xhtml#h-64)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">On-FPGA Debugging</samp>](chapter5.xhtml#h-65)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Verification</samp>](chapter5.xhtml#h-66)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Summary</samp>](chapter5.xhtml#h-67)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Bold_B_11">6COMMON FPGA MODULES</samp>](chapter6.xhtml)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Multiplexers and Demultiplexers</samp>](chapter6.xhtml#h-68)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Implementing a Multiplexer</samp>](chapter6.xhtml#h-69)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Implementing a Demultiplexer</samp>](chapter6.xhtml#h-70)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">The Shift Register</samp>](chapter6.xhtml#h-71)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Delaying Data</samp>](chapter6.xhtml#h-72)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Converting Between Serial and Parallel
    Data</samp>](chapter6.xhtml#h-73)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Creating a Linear Feedback Shift Register</samp>](chapter6.xhtml#h-74)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Bold_B_11">Project #5: Selectively Blinking an
    LED</samp>](chapter6.xhtml#h-75)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Writing the Code</samp>](chapter6.xhtml#h-76)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Trying Another Way</samp>](chapter6.xhtml#h-77)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Comparing the Two Approaches</samp>](chapter6.xhtml#h-78)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Random Access Memory</samp>](chapter6.xhtml#h-79)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">A RAM Implementation</samp>](chapter6.xhtml#h-80)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">RAM on an FPGA</samp>](chapter6.xhtml#h-81)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">FIFO: First In, First Out</samp>](chapter6.xhtml#h-82)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Input and Output Signals</samp>](chapter6.xhtml#h-83)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">A FIFO Implementation</samp>](chapter6.xhtml#h-84)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Summary</samp>](chapter6.xhtml#h-85)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Bold_B_11">7SYNTHESIS, PLACE AND ROUTE, AND CROSSING
    CLOCK DOMAINS</samp>](chapter7.xhtml)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Synthesis</samp>](chapter7.xhtml#h-86)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Notes, Warnings, and Errors</samp>](chapter7.xhtml#h-87)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Non-synthesizable Code</samp>](chapter7.xhtml#h-88)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Place and Route</samp>](chapter7.xhtml#h-89)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Constraints</samp>](chapter7.xhtml#h-90)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Timing Errors</samp>](chapter7.xhtml#h-91)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Crossing Clock Domains</samp>](chapter7.xhtml#h-92)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Crossing from Slower to Faster</samp>](chapter7.xhtml#h-93)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Crossing from Faster to Slower</samp>](chapter7.xhtml#h-94)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Using a FIFO</samp>](chapter7.xhtml#h-95)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Addressing Timing Errors</samp>](chapter7.xhtml#h-96)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Summary</samp>](chapter7.xhtml#h-97)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Bold_B_11">8THE STATE MACHINE</samp>](chapter8.xhtml)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">States, Transitions, and Events</samp>](chapter8.xhtml#h-98)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Implementing a State Machine</samp>](chapter8.xhtml#h-99)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Using Two always or process Blocks</samp>](chapter8.xhtml#h-100)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Using One always or process Block</samp>](chapter8.xhtml#h-101)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Testing the Design</samp>](chapter8.xhtml#h-102)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">State Machine Best Practices</samp>](chapter8.xhtml#h-103)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Bold_B_11">Project #6: Creating a Memory Game</samp>](chapter8.xhtml#h-104)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Planning the State Machine</samp>](chapter8.xhtml#h-105)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Organizing the Design</samp>](chapter8.xhtml#h-106)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Using the Seven-Segment Display</samp>](chapter8.xhtml#h-107)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Coding the Top-Level Module</samp>](chapter8.xhtml#h-108)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Coding the State Machine</samp>](chapter8.xhtml#h-109)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Testing the Memory Game</samp>](chapter8.xhtml#h-110)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Adding the Pin Constraints</samp>](chapter8.xhtml#h-111)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Building and Programming the FPGA</samp>](chapter8.xhtml#h-112)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Summary</samp>](chapter8.xhtml#h-113)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Bold_B_11">9USEFUL FPGA PRIMITIVES</samp>](chapter9.xhtml)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">How to Create Primitives</samp>](chapter9.xhtml#h-114)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Instantiation</samp>](chapter9.xhtml#h-115)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">The GUI Approach</samp>](chapter9.xhtml#h-116)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">The Block RAM</samp>](chapter9.xhtml#h-117)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Features and Limitations</samp>](chapter9.xhtml#h-118)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Creation</samp>](chapter9.xhtml#h-119)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">The Digital Signal Processing Block</samp>](chapter9.xhtml#h-120)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Analog vs. Digital Signals</samp>](chapter9.xhtml#h-121)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Common DSP Tasks</samp>](chapter9.xhtml#h-122)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Features</samp>](chapter9.xhtml#h-123)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Creation</samp>](chapter9.xhtml#h-124)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">The Phase-Locked Loop</samp>](chapter9.xhtml#h-125)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">How It Works</samp>](chapter9.xhtml#h-126)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Creation</samp>](chapter9.xhtml#h-127)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Summary</samp>](chapter9.xhtml#h-128)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Bold_B_11">10NUMBERS AND MATH</samp>](chapter10.xhtml)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Numerical Data Types</samp>](chapter10.xhtml#h-129)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Representing Signed vs. Unsigned Values</samp>](chapter10.xhtml#h-130)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Taking the Two’s Complement</samp>](chapter10.xhtml#h-131)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Sizing Signals Appropriately</samp>](chapter10.xhtml#h-132)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Converting Between Types in VHDL</samp>](chapter10.xhtml#h-133)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Performing Mathematical Operations</samp>](chapter10.xhtml#h-134)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Addition</samp>](chapter10.xhtml#h-135)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Subtraction</samp>](chapter10.xhtml#h-136)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Multiplication</samp>](chapter10.xhtml#h-137)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Multiplication by Powers of 2</samp>](chapter10.xhtml#h-138)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Division</samp>](chapter10.xhtml#h-139)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">How FPGAs Implement Math Operations</samp>](chapter10.xhtml#h-140)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Working with Decimals</samp>](chapter10.xhtml#h-141)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Adding and Subtracting with Fixed Point</samp>](chapter10.xhtml#h-142)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Multiplying with Fixed Point</samp>](chapter10.xhtml#h-143)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Summary</samp>](chapter10.xhtml#h-144)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Bold_B_11">11GETTING DATA IN AND OUT WITH I/O
    AND SERDES</samp>](chapter11.xhtml)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Working with GPIO Pins</samp>](chapter11.xhtml#h-145)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">I/O Buffers</samp>](chapter11.xhtml#h-146)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Electrical Characteristics</samp>](chapter11.xhtml#h-147)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Faster Data Transmission with Double
    Data Rate</samp>](chapter11.xhtml#h-148)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">SerDes</samp>](chapter11.xhtml#h-149)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Parallel vs. Serial Communication</samp>](chapter11.xhtml#h-150)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Self-Clocking Signals</samp>](chapter11.xhtml#h-151)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">How SerDes Works</samp>](chapter11.xhtml#h-152)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Summary</samp>](chapter11.xhtml#h-153)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Bold_B_11">AFPGA DEVELOPMENT BOARDS</samp>](appendix_A.xhtml)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">The Nandland Go Board</samp>](appendix_A.xhtml#h-154)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">The Lattice iCEstick</samp>](appendix_A.xhtml#h-155)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">The Alchitry Cu</samp>](appendix_A.xhtml#h-156)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Switching Between Boards</samp>](appendix_A.xhtml#h-157)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Bold_B_11">BTIPS FOR A CAREER IN FPGA ENGINEERING</samp>](appendix_B.xhtml)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">The Resume</samp>](appendix_B.xhtml#h-158)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">The Interview</samp>](appendix_B.xhtml#h-159)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">The Job Offer and Negotiation</samp>](appendix_B.xhtml#h-160)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Book_11">Summary</samp>](appendix_B.xhtml#h-161)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Bold_B_11">GLOSSARY</samp>](glossary.xhtml)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
- en: '[<samp class="SANS_Futura_Std_Bold_B_11">INDEX</samp>](index.xhtml)'
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
