
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.025574                       # Number of seconds simulated
sim_ticks                                 25574166000                       # Number of ticks simulated
final_tick                                25574166000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  72966                       # Simulator instruction rate (inst/s)
host_op_rate                                   119935                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              150616171                       # Simulator tick rate (ticks/s)
host_mem_usage                                 677616                       # Number of bytes of host memory used
host_seconds                                   169.80                       # Real time elapsed on the host
sim_insts                                    12389360                       # Number of instructions simulated
sim_ops                                      20364513                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  25574166000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          69248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1153088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1222336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        69248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         69248                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1082                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           18017                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               19099                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2707732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          45088000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              47795733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2707732                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2707732                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2707732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         45088000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             47795733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1082.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     18017.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               38627                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       19099                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     19099                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1222336                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1222336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   25574054000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 19099                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   18007                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1703                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    716.815032                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   527.769852                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   375.779523                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          204     11.98%     11.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          130      7.63%     19.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          104      6.11%     25.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           63      3.70%     29.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           60      3.52%     32.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           70      4.11%     37.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           26      1.53%     38.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          269     15.80%     54.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          777     45.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1703                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        69248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1153088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 2707732.482850076165                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 45088000.132633849978                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1082                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        18017                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     37629250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    571006750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     34777.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31692.67                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                    250529750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               608636000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   95495000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13117.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31867.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        47.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     47.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    17386                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.03                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1339025.81                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  6183240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3259905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                66623340                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         137679360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            134205360                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              6642240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       591348780                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        55307040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       5724942360                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             6726275565                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            263.010554                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          25262297000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      7049000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      58240000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  23821526500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    144030250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     246515750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1296804500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  6047580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  3202980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                69743520                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         145669680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            140465100                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              7655040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       631952730                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        52738080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       5698488660                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             6755963370                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            264.171405                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          25246001250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      9038000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      61620000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  23722993250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    137334000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     257297500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   1385883250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  25574166000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 2357001                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2357001                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8360                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2337901                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1918                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                426                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2337901                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2294316                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            43585                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         4746                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  25574166000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      193146                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2212602                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2447                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         41079                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  25574166000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  25574166000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      171906                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           151                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     25574166000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         25574167                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             199995                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       12675754                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2357001                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2296234                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      25317352                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   16846                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        106                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   96                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           370                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           21                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    171850                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2389                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           25526377                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.818817                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.389946                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 22769900     89.20%     89.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     8380      0.03%     89.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     3719      0.01%     89.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    70520      0.28%     89.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   120437      0.47%     90.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    69784      0.27%     90.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    10157      0.04%     90.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     5384      0.02%     90.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2468096      9.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             25526377                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.092163                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.495647                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   900886                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              21988918                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    723354                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1904796                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   8423                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               20811449                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   8423                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1350251                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 6731293                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2158                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2161198                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              15273054                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               20769573                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1649                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  57011                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    408                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               14763082                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            30057711                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              51392624                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         28134447                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           4391305                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              29546860                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   510851                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 97                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             69                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   9749362                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               205013                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2217635                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               846                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              312                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   20699884                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 135                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  20596218                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              2846                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          335505                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       474640                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             91                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      25526377                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.806860                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.812965                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            20206805     79.16%     79.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              933876      3.66%     82.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              961757      3.77%     86.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              227887      0.89%     87.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              635998      2.49%     89.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1132666      4.44%     94.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1205488      4.72%     99.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              160283      0.63%     99.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               61617      0.24%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        25526377                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   33065     13.07%     13.07% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     13.07% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     13.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     13.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     13.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     13.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     13.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     13.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     13.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     13.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     13.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     13.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     13.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  77943     30.80%     43.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     43.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                  78021     30.83%     74.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 62448     24.68%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1011      0.40%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   474      0.19%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                35      0.01%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               43      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              4017      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              16674804     80.96%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1264      0.01%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1210      0.01%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 337      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd               500484      2.43%     83.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               126059      0.61%     84.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     84.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               126250      0.61%     84.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              750686      3.64%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                383      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                70150      0.34%     88.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2213087     10.75%     99.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          127004      0.62%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            477      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20596218                       # Type of FU issued
system.cpu.iq.rate                           0.805352                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      253041                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012286                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           62742550                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          19021301                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     18557487                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             4232150                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2014263                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2006081                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               18619965                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2225277                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2380                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        43645                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         9057                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           290                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   8423                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  339675                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               6326374                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            20700019                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               299                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                205013                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2217635                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 82                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    908                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               6325208                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             44                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2261                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         8585                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                10846                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              20577284                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                193068                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             18934                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      2405666                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  2306833                       # Number of branches executed
system.cpu.iew.exec_stores                    2212598                       # Number of stores executed
system.cpu.iew.exec_rate                     0.804612                       # Inst execution rate
system.cpu.iew.wb_sent                       20569530                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      20563568                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  11882282                       # num instructions producing a value
system.cpu.iew.wb_consumers                  17890701                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.804076                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.664160                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          336671                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              44                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              8391                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     25476571                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.799343                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.869811                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     20192885     79.26%     79.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       861085      3.38%     82.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1010282      3.97%     86.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       955037      3.75%     90.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        38012      0.15%     90.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1616617      6.35%     96.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        18693      0.07%     96.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1218      0.00%     96.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       782742      3.07%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     25476571                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12389360                       # Number of instructions committed
system.cpu.commit.committedOps               20364513                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2369946                       # Number of memory references committed
system.cpu.commit.loads                        161368                       # Number of loads committed
system.cpu.commit.membars                           8                       # Number of memory barriers committed
system.cpu.commit.branches                    2292510                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2003575                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  18485923                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  664                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1496      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         16488596     80.97%     80.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1015      0.00%     80.98% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1142      0.01%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             29      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd          500322      2.46%     83.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu          125493      0.62%     84.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     84.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt          125754      0.62%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         750531      3.69%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           183      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           35558      0.17%     88.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2208194     10.84%     99.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       125810      0.62%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          384      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          20364513                       # Class of committed instruction
system.cpu.commit.bw_lim_events                782742                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     45395013                       # The number of ROB reads
system.cpu.rob.rob_writes                    41452748                       # The number of ROB writes
system.cpu.timesIdled                             650                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           47790                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    12389360                       # Number of Instructions Simulated
system.cpu.committedOps                      20364513                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.064204                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.064204                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.484448                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.484448                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 27791274                       # number of integer regfile reads
system.cpu.int_regfile_writes                14042706                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   4384400                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2005194                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  11553965                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 13742432                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 7041122                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  25574166000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1021.399328                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2338713                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            779007                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.002172                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            232000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1021.399328                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997460                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997460                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          819                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          156                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19955991                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19955991                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  25574166000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       112113                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          112113                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1447593                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1447593                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      1559706                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1559706                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1559706                       # number of overall hits
system.cpu.dcache.overall_hits::total         1559706                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        76432                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         76432                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data       760985                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       760985                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       837417                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         837417                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       837417                       # number of overall misses
system.cpu.dcache.overall_misses::total        837417                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2583437000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2583437000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  21646043999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21646043999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  24229480999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24229480999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  24229480999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24229480999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       188545                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       188545                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2208578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2208578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      2397123                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2397123                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2397123                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2397123                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.405378                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.405378                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.344559                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.344559                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.349343                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.349343                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.349343                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.349343                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33800.463157                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33800.463157                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 28444.770921                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 28444.770921                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 28933.591029                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28933.591029                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 28933.591029                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28933.591029                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         7369                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          338                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               179                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              12                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.167598                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    28.166667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       775970                       # number of writebacks
system.cpu.dcache.writebacks::total            775970                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        58404                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        58404                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        58410                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58410                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        58410                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58410                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18028                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18028                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       760979                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       760979                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       779007                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       779007                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       779007                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       779007                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    595697000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    595697000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  20123650999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  20123650999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  20719347999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20719347999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  20719347999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20719347999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.095616                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.095616                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.344556                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.344556                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.324976                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.324976                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.324976                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.324976                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33042.877746                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33042.877746                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 26444.423564                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 26444.423564                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 26597.126854                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26597.126854                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 26597.126854                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26597.126854                       # average overall mshr miss latency
system.cpu.dcache.replacements                 777983                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  25574166000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  25574166000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  25574166000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           757.732816                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              171487                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1096                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            156.466241                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   757.732816                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.739973                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.739973                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          849                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          101                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          627                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.829102                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            344794                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           344794                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  25574166000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       170391                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          170391                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       170391                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           170391                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       170391                       # number of overall hits
system.cpu.icache.overall_hits::total          170391                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1458                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1458                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1458                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1458                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1458                       # number of overall misses
system.cpu.icache.overall_misses::total          1458                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    154333999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    154333999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    154333999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    154333999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    154333999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    154333999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       171849                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       171849                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       171849                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       171849                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       171849                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       171849                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008484                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008484                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008484                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008484                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008484                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008484                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 105853.222908                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 105853.222908                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 105853.222908                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 105853.222908                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 105853.222908                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 105853.222908                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          600                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           75                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          247                       # number of writebacks
system.cpu.icache.writebacks::total               247                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          362                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          362                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          362                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          362                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          362                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          362                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1096                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1096                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1096                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1096                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1096                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1096                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    118398999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    118398999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    118398999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    118398999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    118398999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    118398999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006378                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006378                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006378                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006378                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006378                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006378                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 108028.283759                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 108028.283759                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 108028.283759                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 108028.283759                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 108028.283759                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 108028.283759                       # average overall mshr miss latency
system.cpu.icache.replacements                    247                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  25574166000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  25574166000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  25574166000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 17831.960006                       # Cycle average of tags in use
system.l2.tags.total_refs                     1558326                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     19099                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     81.592021                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       858.643736                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16973.316270                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.026204                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.517985                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.544188                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         19099                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          125                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        18859                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.582855                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12485715                       # Number of tag accesses
system.l2.tags.data_accesses                 12485715                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  25574166000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks       775970                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           775970                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks          246                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              246                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data            744903                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                744903                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             14                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 14                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data         16086                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16086                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   14                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               760989                       # number of demand (read+write) hits
system.l2.demand_hits::total                   761003                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  14                       # number of overall hits
system.l2.overall_hits::.cpu.data              760989                       # number of overall hits
system.l2.overall_hits::total                  761003                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           16076                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16076                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst         1082                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1082                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         1942                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1942                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst               1082                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              18018                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19100                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1082                       # number of overall misses
system.l2.overall_misses::.cpu.data             18018                       # number of overall misses
system.l2.overall_misses::total                 19100                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   1652074000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1652074000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst    114786000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    114786000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    203672000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    203672000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst    114786000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1855746000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1970532000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    114786000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1855746000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1970532000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks       775970                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       775970                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks          246                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          246                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data        760979                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            760979                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst         1096                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1096                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        18028                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18028                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst             1096                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           779007                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               780103                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1096                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          779007                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              780103                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.021125                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.021125                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.987226                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.987226                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.107721                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.107721                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.987226                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.023129                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.024484                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.987226                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.023129                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.024484                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 102766.484200                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102766.484200                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 106086.876155                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 106086.876155                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 104877.445932                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104877.445932                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 106086.876155                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 102994.005994                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103169.214660                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 106086.876155                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 102994.005994                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103169.214660                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data        16076                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16076                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1082                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1082                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1941                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1941                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst          1082                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         18017                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             19099                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1082                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        18017                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            19099                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1330554000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1330554000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     93146000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     93146000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    164243000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    164243000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     93146000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1494797000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1587943000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     93146000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1494797000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1587943000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.021125                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.021125                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.987226                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.987226                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.107666                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.107666                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.987226                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.023128                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.024483                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.987226                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.023128                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.024483                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 82766.484200                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82766.484200                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 86086.876155                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86086.876155                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 84617.722823                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84617.722823                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 86086.876155                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 82965.921075                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83142.729986                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 86086.876155                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 82965.921075                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83142.729986                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests         19099                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  25574166000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3023                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16076                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16076                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3023                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        38198                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        38198                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  38198                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1222336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1222336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1222336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             19099                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   19099    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               19099                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19099000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          100655750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1558333                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       778233                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  25574166000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19124                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       775970                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          247                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2013                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           760979                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          760979                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1096                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18028                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2439                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2335997                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2338436                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        85952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     99518528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               99604480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           780103                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000012                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.003397                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 780094    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      9      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             780103                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3110767000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3288000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2337021999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             9.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
