$date
	Thu Dec 09 23:17:13 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module FSM_TEST $end
$var wire 4 ! state [3:0] $end
$var reg 1 " CLK $end
$var reg 2 # Data_in [1:0] $end
$var reg 1 $ nRESET $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
bx #
0"
b0 !
$end
#10
0$
1"
#20
b11 #
0"
#30
b1 !
b1 #
1"
#40
b11 !
0"
#50
b0 !
b0 #
1"
#60
b1 !
b1 #
0"
#70
b0 !
b10 #
1"
#80
b11 !
b0 #
0"
#90
b1 !
b10 #
1"
#100
b0 !
0"
#110
b11 !
b0 #
1"
#120
b0 !
0"
