

================================================================
== Vitis HLS Report for 'forward'
================================================================
* Date:           Sat Jun 10 16:44:18 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        forward
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    73702|    73702|  0.246 ms|  0.246 ms|  73703|  73703|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                             |                                  |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                   Instance                  |              Module              |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_forward_Pipeline_VITIS_LOOP_60_1_fu_166  |forward_Pipeline_VITIS_LOOP_60_1  |     1097|     1097|   3.656 us|   3.656 us|  1097|  1097|       no|
        |grp_forward_Pipeline_VITIS_LOOP_44_3_fu_177  |forward_Pipeline_VITIS_LOOP_44_3  |     7247|     7247|  24.154 us|  24.154 us|  7247|  7247|       no|
        |grp_forward_Pipeline_VITIS_LOOP_26_2_fu_189  |forward_Pipeline_VITIS_LOOP_26_2  |       22|       22|  73.326 ns|  73.326 ns|    22|    22|       no|
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_43_2  |    72510|    72510|      7251|          -|          -|    10|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       98|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        1|     5|     2899|     3696|    0|
|Memory               |        3|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      643|    -|
|Register             |        -|     -|      450|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        4|     5|     3349|     4437|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |                   Instance                  |              Module              | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |ctrl_s_axi_U                                 |ctrl_s_axi                        |        0|   0|   246|   424|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U21           |fadd_32ns_32ns_32_7_full_dsp_1    |        0|   2|   318|   198|    0|
    |grp_forward_Pipeline_VITIS_LOOP_26_2_fu_189  |forward_Pipeline_VITIS_LOOP_26_2  |        1|   0|   349|   240|    0|
    |grp_forward_Pipeline_VITIS_LOOP_44_3_fu_177  |forward_Pipeline_VITIS_LOOP_44_3  |        0|   3|   617|   686|    0|
    |grp_forward_Pipeline_VITIS_LOOP_60_1_fu_166  |forward_Pipeline_VITIS_LOOP_60_1  |        0|   0|   359|   440|    0|
    |gmem_m_axi_U                                 |gmem_m_axi                        |        0|   0|  1010|  1708|    0|
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |Total                                        |                                  |        1|   5|  2899|  3696|    0|
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-----------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|         Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-----------------------+---------+---+----+-----+------+-----+------+-------------+
    |v29_U  |v29_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v30_U  |v30_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    10|   32|     1|          320|
    +-------+-----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                       |        3|  0|   0|    0|  1034|   64|     2|        33088|
    +-------+-----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln43_fu_227_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln46_fu_250_p2   |         +|   0|  0|  71|          64|          64|
    |icmp_ln43_fu_221_p2  |      icmp|   0|  0|   9|           4|           4|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    |xor_ln43_fu_281_p2   |       xor|   0|  0|   4|           3|           4|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  98|          76|          74|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm           |  364|         78|    1|         78|
    |ap_done             |    9|          2|    1|          2|
    |gmem_ARADDR         |   14|          3|   64|        192|
    |gmem_ARLEN          |   14|          3|   32|         96|
    |gmem_ARVALID        |   14|          3|    1|          3|
    |gmem_AWADDR         |   14|          3|   64|        192|
    |gmem_AWLEN          |   14|          3|   32|         96|
    |gmem_AWVALID        |   14|          3|    1|          3|
    |gmem_BREADY         |   14|          3|    1|          3|
    |gmem_RREADY         |   14|          3|    1|          3|
    |gmem_WVALID         |    9|          2|    1|          2|
    |gmem_blk_n_AW       |    9|          2|    1|          2|
    |gmem_blk_n_B        |    9|          2|    1|          2|
    |grp_fu_380_ce       |   14|          3|    1|          3|
    |grp_fu_380_p0       |   14|          3|   32|         96|
    |grp_fu_380_p1       |   14|          3|   32|         96|
    |indvars_iv1_fu_112  |    9|          2|    3|          6|
    |v14_fu_108          |    9|          2|    4|          8|
    |v29_address0        |   14|          3|   10|         30|
    |v29_ce0             |   14|          3|    1|          3|
    |v29_we0             |    9|          2|    1|          2|
    |v30_address0        |   20|          4|    4|         16|
    |v30_ce0             |   14|          3|    1|          3|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  643|        138|  290|        937|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+----+----+-----+-----------+
    |                           Name                           | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+----+----+-----+-----------+
    |add_ln46_reg_354                                          |  64|   0|   64|          0|
    |ap_CS_fsm                                                 |  77|   0|   77|          0|
    |ap_done_reg                                               |   1|   0|    1|          0|
    |ap_rst_n_inv                                              |   1|   0|    1|          0|
    |ap_rst_reg_1                                              |   1|   0|    1|          0|
    |ap_rst_reg_2                                              |   1|   0|    1|          0|
    |grp_forward_Pipeline_VITIS_LOOP_26_2_fu_189_ap_start_reg  |   1|   0|    1|          0|
    |grp_forward_Pipeline_VITIS_LOOP_44_3_fu_177_ap_start_reg  |   1|   0|    1|          0|
    |grp_forward_Pipeline_VITIS_LOOP_60_1_fu_166_ap_start_reg  |   1|   0|    1|          0|
    |indvars_iv1_fu_112                                        |   3|   0|    3|          0|
    |shl_ln1_reg_370                                           |   3|   0|    6|          3|
    |trunc_ln2_reg_359                                         |  61|   0|   61|          0|
    |trunc_ln61_reg_341                                        |   3|   0|    3|          0|
    |v14_fu_108                                                |   4|   0|    4|          0|
    |v25_read_reg_330                                          |  64|   0|   64|          0|
    |v26_read_reg_325                                          |  64|   0|   64|          0|
    |v27_read_reg_320                                          |  64|   0|   64|          0|
    |v30_addr_reg_349                                          |   4|   0|    4|          0|
    |v30_load_reg_365                                          |  32|   0|   32|          0|
    +----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                     | 450|   0|  453|          3|
    +----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+---------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|    Protocol   | Source Object|    C Type    |
+---------------------+-----+-----+---------------+--------------+--------------+
|s_axi_ctrl_AWVALID   |   in|    1|          s_axi|          ctrl|        scalar|
|s_axi_ctrl_AWREADY   |  out|    1|          s_axi|          ctrl|        scalar|
|s_axi_ctrl_AWADDR    |   in|    6|          s_axi|          ctrl|        scalar|
|s_axi_ctrl_WVALID    |   in|    1|          s_axi|          ctrl|        scalar|
|s_axi_ctrl_WREADY    |  out|    1|          s_axi|          ctrl|        scalar|
|s_axi_ctrl_WDATA     |   in|   32|          s_axi|          ctrl|        scalar|
|s_axi_ctrl_WSTRB     |   in|    4|          s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARVALID   |   in|    1|          s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARREADY   |  out|    1|          s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARADDR    |   in|    6|          s_axi|          ctrl|        scalar|
|s_axi_ctrl_RVALID    |  out|    1|          s_axi|          ctrl|        scalar|
|s_axi_ctrl_RREADY    |   in|    1|          s_axi|          ctrl|        scalar|
|s_axi_ctrl_RDATA     |  out|   32|          s_axi|          ctrl|        scalar|
|s_axi_ctrl_RRESP     |  out|    2|          s_axi|          ctrl|        scalar|
|s_axi_ctrl_BVALID    |  out|    1|          s_axi|          ctrl|        scalar|
|s_axi_ctrl_BREADY    |   in|    1|          s_axi|          ctrl|        scalar|
|s_axi_ctrl_BRESP     |  out|    2|          s_axi|          ctrl|        scalar|
|ap_clk               |   in|    1|  ap_ctrl_chain|       forward|  return value|
|ap_rst_n             |   in|    1|  ap_ctrl_chain|       forward|  return value|
|interrupt            |  out|    1|  ap_ctrl_chain|       forward|  return value|
|m_axi_gmem_AWVALID   |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|          m_axi|          gmem|       pointer|
+---------------------+-----+-----+---------------+--------------+--------------+

