C:/Users/Erbert/OneDrive/Documentos/GitHub/CPU_Grupo7/cpu_add.v {1 {vlog -work work -stats=none C:/Users/Erbert/OneDrive/Documentos/GitHub/CPU_Grupo7/cpu_add.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module cpu_add

Top level modules:
	cpu_add

} {} {}} C:/Users/Erbert/OneDrive/Documentos/GitHub/CPU_Grupo7/mux_ulaA.vhd {1 {vlog -work work -stats=none C:/Users/Erbert/OneDrive/Documentos/GitHub/CPU_Grupo7/mux_ulaA.vhd
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux_ulaA

Top level modules:
	mux_ulaA

} {} {}} C:/Users/Erbert/OneDrive/Documentos/GitHub/CPU_Grupo7/EPC.v {1 {vlog -work work -stats=none C:/Users/Erbert/OneDrive/Documentos/GitHub/CPU_Grupo7/EPC.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module EPC

Top level modules:
	EPC

} {} {}} C:/Users/Erbert/OneDrive/Documentos/GitHub/CPU_Grupo7/Instr_Reg.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Erbert/OneDrive/Documentos/GitHub/CPU_Grupo7/Instr_Reg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Instr_Reg
-- Compiling architecture behavioral_arch of Instr_Reg

} {} {}} C:/Users/Erbert/OneDrive/Documentos/GitHub/CPU_Grupo7/ula_control.v {1 {vlog -work work -stats=none C:/Users/Erbert/OneDrive/Documentos/GitHub/CPU_Grupo7/ula_control.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ula_control

Top level modules:
	ula_control

} {} {}} C:/Users/Erbert/OneDrive/Documentos/GitHub/CPU_Grupo7/ula32.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Erbert/OneDrive/Documentos/GitHub/CPU_Grupo7/ula32.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity Ula32
-- Compiling architecture behavioral of Ula32

} {} {}} C:/Users/Erbert/OneDrive/Documentos/GitHub/CPU_Grupo7/mux2.v {1 {vlog -work work -stats=none C:/Users/Erbert/OneDrive/Documentos/GitHub/CPU_Grupo7/Mux2.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux2

Top level modules:
	mux2

} {} {}} C:/Users/Erbert/OneDrive/Documentos/GitHub/CPU_Grupo7/Banco_reg.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Erbert/OneDrive/Documentos/GitHub/CPU_Grupo7/Banco_reg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity Banco_reg
-- Compiling architecture behavioral_arch of Banco_reg

} {} {}} C:/Users/Erbert/OneDrive/Documentos/GitHub/CPU_Grupo7/RegDesloc.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Erbert/OneDrive/Documentos/GitHub/CPU_Grupo7/RegDesloc.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity RegDesloc
-- Compiling architecture behavioral_arch of RegDesloc

} {} {}} C:/Users/Erbert/OneDrive/Documentos/GitHub/CPU_Grupo7/mux_4.v {1 {vlog -work work -stats=none C:/Users/Erbert/OneDrive/Documentos/GitHub/CPU_Grupo7/mux_4.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux_4

Top level modules:
	mux_4

} {} {}} C:/Users/Erbert/OneDrive/Documentos/GitHub/CPU_Grupo7/mux_ulaB.v {1 {vlog -work work -stats=none C:/Users/Erbert/OneDrive/Documentos/GitHub/CPU_Grupo7/mux_ulaB.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux_ulaB

Top level modules:
	mux_ulaB

} {} {}} C:/Users/Erbert/OneDrive/Documentos/GitHub/CPU_Grupo7/Memoria.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Erbert/OneDrive/Documentos/GitHub/CPU_Grupo7/Memoria.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Compiling package ram_constants
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package LPM_COMPONENTS
-- Loading package ram_constants
-- Compiling entity Memoria
-- Compiling architecture behavioral_arch of Memoria

} {} {}} C:/Users/Erbert/OneDrive/Documentos/GitHub/CPU_Grupo7/unidade_controle.v {2 {vlog -work work -stats=none C:/Users/Erbert/OneDrive/Documentos/GitHub/CPU_Grupo7/unidade_controle.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module unidade_controle
** Warning: C:/Users/Erbert/OneDrive/Documentos/GitHub/CPU_Grupo7/unidade_controle.v(114): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: C:/Users/Erbert/OneDrive/Documentos/GitHub/CPU_Grupo7/unidade_controle.v(123): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: C:/Users/Erbert/OneDrive/Documentos/GitHub/CPU_Grupo7/unidade_controle.v(129): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
	unidade_controle

} {} {}} C:/Users/Erbert/OneDrive/Documentos/GitHub/CPU_Grupo7/mux_8.v {1 {vlog -work work -stats=none C:/Users/Erbert/OneDrive/Documentos/GitHub/CPU_Grupo7/mux_8.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux_8

Top level modules:
	mux_8

} {} {}} C:/Users/Erbert/OneDrive/Documentos/GitHub/CPU_Grupo7/sign_xtend_16.v {2 {vlog -work work -stats=none C:/Users/Erbert/OneDrive/Documentos/GitHub/CPU_Grupo7/sign_xtend_16.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module sign_extend_16
** Warning: C:/Users/Erbert/OneDrive/Documentos/GitHub/CPU_Grupo7/sign_xtend_16.v(8): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.

Top level modules:
	sign_extend_16

} {} {}} C:/Users/Erbert/OneDrive/Documentos/GitHub/CPU_Grupo7/mux_writereg.v {1 {vlog -work work -stats=none C:/Users/Erbert/OneDrive/Documentos/GitHub/CPU_Grupo7/mux_writereg.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux_writereg

Top level modules:
	mux_writereg

} {} {}} C:/Users/Erbert/OneDrive/Documentos/GitHub/CPU_Grupo7/Registrador.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Erbert/OneDrive/Documentos/GitHub/CPU_Grupo7/Registrador.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Registrador
-- Compiling architecture behavioral_arch of Registrador

} {} {}} C:/Users/Erbert/OneDrive/Documentos/GitHub/CPU_Grupo7/left_shift2.v {1 {vlog -work work -stats=none C:/Users/Erbert/OneDrive/Documentos/GitHub/CPU_Grupo7/left_shift2.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module left_shift2

Top level modules:
	left_shift2

} {} {}} C:/Users/Erbert/OneDrive/Documentos/GitHub/CPU_Grupo7/ctrl_unit.v {1 {vlog -work work -stats=none C:/Users/Erbert/OneDrive/Documentos/GitHub/CPU_Grupo7/ctrl_unit.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ctrl_unit

Top level modules:
	ctrl_unit

} {} {}}
