<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>I2C_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">I2C_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group___e_z_r32_w_g___i2_c.html">EZR32WG_I2C</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo; <a class="el" href="group__stm32f030x8.html">Stm32f030x8</a><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo;  &#124; <a class="el" href="group__stm32f042x6.html">Stm32f042x6</a><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo;  &#124; <a class="el" href="group__stm32f051x8.html">Stm32f051x8</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__stm32f070xb.html">Stm32f070xb</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__stm32f072xb.html">Stm32f072xb</a><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo;  &#124; <a class="el" href="group__stm32f091xc.html">Stm32f091xc</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__stm32f103xb.html">Stm32f103xb</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__stm32f103xe.html">Stm32f103xe</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__stm32f205xx.html">Stm32f205xx</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__stm32f207xx.html">Stm32f207xx</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__stm32f215xx.html">Stm32f215xx</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__stm32f217xx.html">Stm32f217xx</a><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo;  &#124; <a class="el" href="group__stm32f303x8.html">Stm32f303x8</a><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo;  &#124; <a class="el" href="group__stm32f303xe.html">Stm32f303xe</a><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo;  &#124; <a class="el" href="group__stm32f334x8.html">Stm32f334x8</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__stm32f401xe.html">Stm32f401xe</a><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo;  &#124; <a class="el" href="group__stm32f446xx.html">Stm32f446xx</a> &raquo;  &#124; <a class="el" href="group___peripheral__registers__structures.html">Peripheral_registers_structures</a><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__cpu__specific__stm32f303xc.html">Cpu_specific_stm32f303xc</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__cpu__specific__stm32f407xx.html">Cpu_specific_stm32f407xx</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__cpu__specific__stm32f415xx.html">Cpu_specific_stm32f415xx</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__cpu__specific__stm32l1xx.html">Cpu_specific_stm32l1xx</a> &raquo;  &#124; <a class="el" href="group__cpu__specific___peripheral__registers__structures.html">Cpu_specific_Peripheral_registers_structures</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Inter-integrated Circuit Interface.  
 <a href="struct_i2_c___type_def.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="ezr32wg__i2c_8h_source.html">ezr32wg_i2c.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a15fc8d35f045f329b80c544bef35ff64"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a15fc8d35f045f329b80c544bef35ff64">CTRL</a></td></tr>
<tr class="separator:a15fc8d35f045f329b80c544bef35ff64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcf812cbe5147d300507d59d4a55935d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#adcf812cbe5147d300507d59d4a55935d">CMD</a></td></tr>
<tr class="separator:adcf812cbe5147d300507d59d4a55935d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add23853bd7ab6e0c9e57fc63b7403d45"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#add23853bd7ab6e0c9e57fc63b7403d45">STATE</a></td></tr>
<tr class="separator:add23853bd7ab6e0c9e57fc63b7403d45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aece2c880dc5ba01a2fc9326dc080dc26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#aece2c880dc5ba01a2fc9326dc080dc26">STATUS</a></td></tr>
<tr class="separator:aece2c880dc5ba01a2fc9326dc080dc26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a33dba1349d1ebe45133cb2789a5307"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a2a33dba1349d1ebe45133cb2789a5307">CLKDIV</a></td></tr>
<tr class="separator:a2a33dba1349d1ebe45133cb2789a5307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a821c25191533123bf8aca63e3dc2b79e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a821c25191533123bf8aca63e3dc2b79e">SADDR</a></td></tr>
<tr class="separator:a821c25191533123bf8aca63e3dc2b79e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f1c89c12638e340da9462b8b71dfe82"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a9f1c89c12638e340da9462b8b71dfe82">SADDRMASK</a></td></tr>
<tr class="separator:a9f1c89c12638e340da9462b8b71dfe82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7d73f559dde37f86a6e43664c0163a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#ab7d73f559dde37f86a6e43664c0163a4">RXDATA</a></td></tr>
<tr class="separator:ab7d73f559dde37f86a6e43664c0163a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a857459451c8991449011f9f29ccf5481"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a857459451c8991449011f9f29ccf5481">RXDATAP</a></td></tr>
<tr class="separator:a857459451c8991449011f9f29ccf5481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96bca9824fd4a347070ad343b1d3ef07"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a96bca9824fd4a347070ad343b1d3ef07">TXDATA</a></td></tr>
<tr class="separator:a96bca9824fd4a347070ad343b1d3ef07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a845b107a946fce4c9b03439572ea04d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a845b107a946fce4c9b03439572ea04d4">IF</a></td></tr>
<tr class="separator:a845b107a946fce4c9b03439572ea04d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03ef35796daa090d53e00c760a77f465"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a03ef35796daa090d53e00c760a77f465">IFS</a></td></tr>
<tr class="separator:a03ef35796daa090d53e00c760a77f465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae65f635e21c1984d0acb3f2f5a2b6cc4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#ae65f635e21c1984d0acb3f2f5a2b6cc4">IFC</a></td></tr>
<tr class="separator:ae65f635e21c1984d0acb3f2f5a2b6cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6cf929795f536b4187f4238d0ded2ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#aa6cf929795f536b4187f4238d0ded2ae">IEN</a></td></tr>
<tr class="separator:aa6cf929795f536b4187f4238d0ded2ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50c3f2ef20147c6c6a15e4e7aebcb2c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a50c3f2ef20147c6c6a15e4e7aebcb2c2">ROUTE</a></td></tr>
<tr class="separator:a50c3f2ef20147c6c6a15e4e7aebcb2c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0ec7102960640751d44e92ddac994f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gab0ec7102960640751d44e92ddac994f0">CR1</a></td></tr>
<tr class="separator:gab0ec7102960640751d44e92ddac994f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdfa307571967afb1d97943e982b6586"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gafdfa307571967afb1d97943e982b6586">CR2</a></td></tr>
<tr class="separator:gafdfa307571967afb1d97943e982b6586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08b4be0d626a00f26bc295b379b3bba6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga08b4be0d626a00f26bc295b379b3bba6">OAR1</a></td></tr>
<tr class="separator:ga08b4be0d626a00f26bc295b379b3bba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5c57ffed0351fa064038939a6c0bbf6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gab5c57ffed0351fa064038939a6c0bbf6">OAR2</a></td></tr>
<tr class="separator:gab5c57ffed0351fa064038939a6c0bbf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5576a30ffbe0a0800ce7788610327677"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga5576a30ffbe0a0800ce7788610327677">TIMINGR</a></td></tr>
<tr class="separator:ga5576a30ffbe0a0800ce7788610327677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95187d83f061ebbddd8668d0db3fbaa5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga95187d83f061ebbddd8668d0db3fbaa5">TIMEOUTR</a></td></tr>
<tr class="separator:ga95187d83f061ebbddd8668d0db3fbaa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c49a96815fcbee63d95e1e74f20e75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gab3c49a96815fcbee63d95e1e74f20e75">ISR</a></td></tr>
<tr class="separator:gab3c49a96815fcbee63d95e1e74f20e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a8c8230846fd8ff154b9fde8dfa0399"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga0a8c8230846fd8ff154b9fde8dfa0399">ICR</a></td></tr>
<tr class="separator:ga0a8c8230846fd8ff154b9fde8dfa0399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf427631ab4515bb1f16bf5869682c18b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaf427631ab4515bb1f16bf5869682c18b">PECR</a></td></tr>
<tr class="separator:gaf427631ab4515bb1f16bf5869682c18b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bf29a9104cb5569823ab892174f9c8c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga9bf29a9104cb5569823ab892174f9c8c">RXDR</a></td></tr>
<tr class="separator:ga9bf29a9104cb5569823ab892174f9c8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7e8d785fff2acfeb8814e43bda8dd72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gad7e8d785fff2acfeb8814e43bda8dd72">TXDR</a></td></tr>
<tr class="separator:gad7e8d785fff2acfeb8814e43bda8dd72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3df0d8dfcd1ec958659ffe21eb64fa94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a></td></tr>
<tr class="separator:a3df0d8dfcd1ec958659ffe21eb64fa94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acefca4fd83c4b7846ae6d3cfe7bb8df9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#acefca4fd83c4b7846ae6d3cfe7bb8df9">SR1</a></td></tr>
<tr class="separator:acefca4fd83c4b7846ae6d3cfe7bb8df9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89623ee198737b29dc0a803310605a83"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a89623ee198737b29dc0a803310605a83">SR2</a></td></tr>
<tr class="separator:a89623ee198737b29dc0a803310605a83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e1322e27c40bf91d172f9673f205c97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a></td></tr>
<tr class="separator:a5e1322e27c40bf91d172f9673f205c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d5764c0ec44b661da957e6343f9e7b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a5d5764c0ec44b661da957e6343f9e7b5">TRISE</a></td></tr>
<tr class="separator:a5d5764c0ec44b661da957e6343f9e7b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa23ced8246d69edb9261a8de1f1e253f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#aa23ced8246d69edb9261a8de1f1e253f">FLTR</a></td></tr>
<tr class="separator:aa23ced8246d69edb9261a8de1f1e253f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61400ce239355b62aa25c95fcc18a5e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a61400ce239355b62aa25c95fcc18a5e1">CR1</a></td></tr>
<tr class="separator:a61400ce239355b62aa25c95fcc18a5e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a149feba01f9c4a49570c6d88619f504f"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a149feba01f9c4a49570c6d88619f504f">RESERVED0</a></td></tr>
<tr class="separator:a149feba01f9c4a49570c6d88619f504f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a3e81bd118d1bc52d24a0b0772e6a0c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a></td></tr>
<tr class="separator:a2a3e81bd118d1bc52d24a0b0772e6a0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8249a3955aace28d92109b391311eb30"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a8249a3955aace28d92109b391311eb30">RESERVED1</a></td></tr>
<tr class="separator:a8249a3955aace28d92109b391311eb30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaab934113da0a8bcacd1ffa148046569"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#aaab934113da0a8bcacd1ffa148046569">OAR1</a></td></tr>
<tr class="separator:aaab934113da0a8bcacd1ffa148046569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5573848497a716a9947fd87487709feb"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a5573848497a716a9947fd87487709feb">RESERVED2</a></td></tr>
<tr class="separator:a5573848497a716a9947fd87487709feb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a692c0f6e38cde9ec1c3c50c36aa79817"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a692c0f6e38cde9ec1c3c50c36aa79817">OAR2</a></td></tr>
<tr class="separator:a692c0f6e38cde9ec1c3c50c36aa79817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c3b31022e6f59b800e9f5cc2a89d54c"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a6c3b31022e6f59b800e9f5cc2a89d54c">RESERVED3</a></td></tr>
<tr class="separator:a6c3b31022e6f59b800e9f5cc2a89d54c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a1acc0425516ff7969709d118b96a3b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a0a1acc0425516ff7969709d118b96a3b">DR</a></td></tr>
<tr class="separator:a0a1acc0425516ff7969709d118b96a3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0223808025f5bf9c056185038c9d545"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#aa0223808025f5bf9c056185038c9d545">RESERVED4</a></td></tr>
<tr class="separator:aa0223808025f5bf9c056185038c9d545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e79a16729e8d1032d9fe552d50dce41"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a1e79a16729e8d1032d9fe552d50dce41">SR1</a></td></tr>
<tr class="separator:a1e79a16729e8d1032d9fe552d50dce41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd36010ac282682d1f3c641b183b1b6f"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#abd36010ac282682d1f3c641b183b1b6f">RESERVED5</a></td></tr>
<tr class="separator:abd36010ac282682d1f3c641b183b1b6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a682809d3f8187cdefb9d615e89b67e65"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a682809d3f8187cdefb9d615e89b67e65">SR2</a></td></tr>
<tr class="separator:a682809d3f8187cdefb9d615e89b67e65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab502dde158ab7da8e7823d1f8a06edb"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#aab502dde158ab7da8e7823d1f8a06edb">RESERVED6</a></td></tr>
<tr class="separator:aab502dde158ab7da8e7823d1f8a06edb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ac198788f460fa6379bceecab79c5f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a7ac198788f460fa6379bceecab79c5f7">CCR</a></td></tr>
<tr class="separator:a7ac198788f460fa6379bceecab79c5f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1820c97e368d349f5f4121f015d9fab"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#ab1820c97e368d349f5f4121f015d9fab">RESERVED7</a></td></tr>
<tr class="separator:ab1820c97e368d349f5f4121f015d9fab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fbb70132ee565bb179078b6ee20cc2b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a7fbb70132ee565bb179078b6ee20cc2b">TRISE</a></td></tr>
<tr class="separator:a7fbb70132ee565bb179078b6ee20cc2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc22764fbf9ee7ce28174d65d0260f18"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#afc22764fbf9ee7ce28174d65d0260f18">RESERVED8</a></td></tr>
<tr class="separator:afc22764fbf9ee7ce28174d65d0260f18"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Inter-integrated Circuit Interface. </p>
<p>Inter Integrated Circuit Interface. </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__i2c_8h_source.html#l00042">42</a> of file <a class="el" href="ezr32wg__i2c_8h_source.html">ezr32wg_i2c.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a5e1322e27c40bf91d172f9673f205c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e1322e27c40bf91d172f9673f205c97">&#9670;&nbsp;</a></span>CCR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Clock control register, Address offset: 0x1C </p>

<p class="definition">Definition at line <a class="el" href="stm32f103xb_8h_source.html#l00408">408</a> of file <a class="el" href="stm32f103xb_8h_source.html">stm32f103xb.h</a>.</p>

</div>
</div>
<a id="a7ac198788f460fa6379bceecab79c5f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ac198788f460fa6379bceecab79c5f7">&#9670;&nbsp;</a></span>CCR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Clock control register, Address offset: 0x1C </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00621">621</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="a2a33dba1349d1ebe45133cb2789a5307"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a33dba1349d1ebe45133cb2789a5307">&#9670;&nbsp;</a></span>CLKDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLKDIV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock Division Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__i2c_8h_source.html#l00048">48</a> of file <a class="el" href="ezr32wg__i2c_8h_source.html">ezr32wg_i2c.h</a>.</p>

</div>
</div>
<a id="adcf812cbe5147d300507d59d4a55935d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcf812cbe5147d300507d59d4a55935d">&#9670;&nbsp;</a></span>CMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Command Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__i2c_8h_source.html#l00045">45</a> of file <a class="el" href="ezr32wg__i2c_8h_source.html">ezr32wg_i2c.h</a>.</p>

</div>
</div>
<a id="a61400ce239355b62aa25c95fcc18a5e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61400ce239355b62aa25c95fcc18a5e1">&#9670;&nbsp;</a></span>CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Control register 1, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00607">607</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="a2a3e81bd118d1bc52d24a0b0772e6a0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a3e81bd118d1bc52d24a0b0772e6a0c">&#9670;&nbsp;</a></span>CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Control register 2, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00609">609</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="a15fc8d35f045f329b80c544bef35ff64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15fc8d35f045f329b80c544bef35ff64">&#9670;&nbsp;</a></span>CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Control Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__i2c_8h_source.html#l00044">44</a> of file <a class="el" href="ezr32wg__i2c_8h_source.html">ezr32wg_i2c.h</a>.</p>

</div>
</div>
<a id="a3df0d8dfcd1ec958659ffe21eb64fa94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3df0d8dfcd1ec958659ffe21eb64fa94">&#9670;&nbsp;</a></span>DR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Data register, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32f103xb_8h_source.html#l00405">405</a> of file <a class="el" href="stm32f103xb_8h_source.html">stm32f103xb.h</a>.</p>

</div>
</div>
<a id="a0a1acc0425516ff7969709d118b96a3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a1acc0425516ff7969709d118b96a3b">&#9670;&nbsp;</a></span>DR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Data register, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00615">615</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="aa23ced8246d69edb9261a8de1f1e253f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa23ced8246d69edb9261a8de1f1e253f">&#9670;&nbsp;</a></span>FLTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C FLTR register, Address offset: 0x24 </p>

<p class="definition">Definition at line <a class="el" href="stm32f205xx_8h_source.html#l00485">485</a> of file <a class="el" href="stm32f205xx_8h_source.html">stm32f205xx.h</a>.</p>

</div>
</div>
<a id="aa6cf929795f536b4187f4238d0ded2ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6cf929795f536b4187f4238d0ded2ae">&#9670;&nbsp;</a></span>IEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__i2c_8h_source.html#l00057">57</a> of file <a class="el" href="ezr32wg__i2c_8h_source.html">ezr32wg_i2c.h</a>.</p>

</div>
</div>
<a id="a845b107a946fce4c9b03439572ea04d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a845b107a946fce4c9b03439572ea04d4">&#9670;&nbsp;</a></span>IF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t IF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Flag Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__i2c_8h_source.html#l00054">54</a> of file <a class="el" href="ezr32wg__i2c_8h_source.html">ezr32wg_i2c.h</a>.</p>

</div>
</div>
<a id="ae65f635e21c1984d0acb3f2f5a2b6cc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae65f635e21c1984d0acb3f2f5a2b6cc4">&#9670;&nbsp;</a></span>IFC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IFC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Flag Clear Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__i2c_8h_source.html#l00056">56</a> of file <a class="el" href="ezr32wg__i2c_8h_source.html">ezr32wg_i2c.h</a>.</p>

</div>
</div>
<a id="a03ef35796daa090d53e00c760a77f465"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03ef35796daa090d53e00c760a77f465">&#9670;&nbsp;</a></span>IFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IFS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Flag Set Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__i2c_8h_source.html#l00055">55</a> of file <a class="el" href="ezr32wg__i2c_8h_source.html">ezr32wg_i2c.h</a>.</p>

</div>
</div>
<a id="aaab934113da0a8bcacd1ffa148046569"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaab934113da0a8bcacd1ffa148046569">&#9670;&nbsp;</a></span>OAR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t OAR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Own address register 1, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00611">611</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="a692c0f6e38cde9ec1c3c50c36aa79817"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a692c0f6e38cde9ec1c3c50c36aa79817">&#9670;&nbsp;</a></span>OAR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t OAR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Own address register 2, Address offset: 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00613">613</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="a149feba01f9c4a49570c6d88619f504f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a149feba01f9c4a49570c6d88619f504f">&#9670;&nbsp;</a></span>RESERVED0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x02 </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00608">608</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="a8249a3955aace28d92109b391311eb30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8249a3955aace28d92109b391311eb30">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x06 </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00610">610</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="a5573848497a716a9947fd87487709feb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5573848497a716a9947fd87487709feb">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x0A </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00612">612</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="a6c3b31022e6f59b800e9f5cc2a89d54c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c3b31022e6f59b800e9f5cc2a89d54c">&#9670;&nbsp;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x0E </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00614">614</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="aa0223808025f5bf9c056185038c9d545"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0223808025f5bf9c056185038c9d545">&#9670;&nbsp;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t RESERVED4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x12 </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00616">616</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="abd36010ac282682d1f3c641b183b1b6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd36010ac282682d1f3c641b183b1b6f">&#9670;&nbsp;</a></span>RESERVED5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t RESERVED5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x16 </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00618">618</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="aab502dde158ab7da8e7823d1f8a06edb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab502dde158ab7da8e7823d1f8a06edb">&#9670;&nbsp;</a></span>RESERVED6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t RESERVED6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x1A </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00620">620</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ab1820c97e368d349f5f4121f015d9fab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1820c97e368d349f5f4121f015d9fab">&#9670;&nbsp;</a></span>RESERVED7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t RESERVED7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x1E </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00622">622</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="afc22764fbf9ee7ce28174d65d0260f18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc22764fbf9ee7ce28174d65d0260f18">&#9670;&nbsp;</a></span>RESERVED8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t RESERVED8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x22 </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00624">624</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="a50c3f2ef20147c6c6a15e4e7aebcb2c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50c3f2ef20147c6c6a15e4e7aebcb2c2">&#9670;&nbsp;</a></span>ROUTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ROUTE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I/O Routing Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__i2c_8h_source.html#l00058">58</a> of file <a class="el" href="ezr32wg__i2c_8h_source.html">ezr32wg_i2c.h</a>.</p>

</div>
</div>
<a id="ab7d73f559dde37f86a6e43664c0163a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7d73f559dde37f86a6e43664c0163a4">&#9670;&nbsp;</a></span>RXDATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RXDATA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive Buffer Data Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__i2c_8h_source.html#l00051">51</a> of file <a class="el" href="ezr32wg__i2c_8h_source.html">ezr32wg_i2c.h</a>.</p>

</div>
</div>
<a id="a857459451c8991449011f9f29ccf5481"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a857459451c8991449011f9f29ccf5481">&#9670;&nbsp;</a></span>RXDATAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RXDATAP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive Buffer Data Peek Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__i2c_8h_source.html#l00052">52</a> of file <a class="el" href="ezr32wg__i2c_8h_source.html">ezr32wg_i2c.h</a>.</p>

</div>
</div>
<a id="a821c25191533123bf8aca63e3dc2b79e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a821c25191533123bf8aca63e3dc2b79e">&#9670;&nbsp;</a></span>SADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Slave Address Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__i2c_8h_source.html#l00049">49</a> of file <a class="el" href="ezr32wg__i2c_8h_source.html">ezr32wg_i2c.h</a>.</p>

</div>
</div>
<a id="a9f1c89c12638e340da9462b8b71dfe82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f1c89c12638e340da9462b8b71dfe82">&#9670;&nbsp;</a></span>SADDRMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SADDRMASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Slave Address Mask Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__i2c_8h_source.html#l00050">50</a> of file <a class="el" href="ezr32wg__i2c_8h_source.html">ezr32wg_i2c.h</a>.</p>

</div>
</div>
<a id="acefca4fd83c4b7846ae6d3cfe7bb8df9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acefca4fd83c4b7846ae6d3cfe7bb8df9">&#9670;&nbsp;</a></span>SR1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Status register 1, Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32f103xb_8h_source.html#l00406">406</a> of file <a class="el" href="stm32f103xb_8h_source.html">stm32f103xb.h</a>.</p>

</div>
</div>
<a id="a1e79a16729e8d1032d9fe552d50dce41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e79a16729e8d1032d9fe552d50dce41">&#9670;&nbsp;</a></span>SR1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t SR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Status register 1, Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00617">617</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="a89623ee198737b29dc0a803310605a83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89623ee198737b29dc0a803310605a83">&#9670;&nbsp;</a></span>SR2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Status register 2, Address offset: 0x18 </p>

<p class="definition">Definition at line <a class="el" href="stm32f103xb_8h_source.html#l00407">407</a> of file <a class="el" href="stm32f103xb_8h_source.html">stm32f103xb.h</a>.</p>

</div>
</div>
<a id="a682809d3f8187cdefb9d615e89b67e65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a682809d3f8187cdefb9d615e89b67e65">&#9670;&nbsp;</a></span>SR2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t SR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Status register 2, Address offset: 0x18 </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00619">619</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="add23853bd7ab6e0c9e57fc63b7403d45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add23853bd7ab6e0c9e57fc63b7403d45">&#9670;&nbsp;</a></span>STATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t STATE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>State Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__i2c_8h_source.html#l00046">46</a> of file <a class="el" href="ezr32wg__i2c_8h_source.html">ezr32wg_i2c.h</a>.</p>

</div>
</div>
<a id="aece2c880dc5ba01a2fc9326dc080dc26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aece2c880dc5ba01a2fc9326dc080dc26">&#9670;&nbsp;</a></span>STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Status Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__i2c_8h_source.html#l00047">47</a> of file <a class="el" href="ezr32wg__i2c_8h_source.html">ezr32wg_i2c.h</a>.</p>

</div>
</div>
<a id="a5d5764c0ec44b661da957e6343f9e7b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d5764c0ec44b661da957e6343f9e7b5">&#9670;&nbsp;</a></span>TRISE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TRISE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C TRISE register, Address offset: 0x20 </p>

<p class="definition">Definition at line <a class="el" href="stm32f103xb_8h_source.html#l00409">409</a> of file <a class="el" href="stm32f103xb_8h_source.html">stm32f103xb.h</a>.</p>

</div>
</div>
<a id="a7fbb70132ee565bb179078b6ee20cc2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fbb70132ee565bb179078b6ee20cc2b">&#9670;&nbsp;</a></span>TRISE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TRISE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C TRISE register, Address offset: 0x20 </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00623">623</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="a96bca9824fd4a347070ad343b1d3ef07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96bca9824fd4a347070ad343b1d3ef07">&#9670;&nbsp;</a></span>TXDATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TXDATA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit Buffer Data Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__i2c_8h_source.html#l00053">53</a> of file <a class="el" href="ezr32wg__i2c_8h_source.html">ezr32wg_i2c.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>cpu/ezr32wg/include/<a class="el" href="ezr32wg__i2c_8h_source.html">ezr32wg_i2c.h</a></li>
<li>cpu/stm32f0/include/<a class="el" href="stm32f030x8_8h_source.html">stm32f030x8.h</a></li>
<li>cpu/stm32f0/include/<a class="el" href="stm32f042x6_8h_source.html">stm32f042x6.h</a></li>
<li>cpu/stm32f0/include/<a class="el" href="stm32f051x8_8h_source.html">stm32f051x8.h</a></li>
<li>cpu/stm32f0/include/<a class="el" href="stm32f070xb_8h_source.html">stm32f070xb.h</a></li>
<li>cpu/stm32f0/include/<a class="el" href="stm32f072xb_8h_source.html">stm32f072xb.h</a></li>
<li>cpu/stm32f0/include/<a class="el" href="stm32f091xc_8h_source.html">stm32f091xc.h</a></li>
<li>cpu/stm32f1/include/<a class="el" href="stm32f103xb_8h_source.html">stm32f103xb.h</a></li>
<li>cpu/stm32f1/include/<a class="el" href="stm32f103xe_8h_source.html">stm32f103xe.h</a></li>
<li>cpu/stm32f2/include/<a class="el" href="stm32f205xx_8h_source.html">stm32f205xx.h</a></li>
<li>cpu/stm32f2/include/<a class="el" href="stm32f207xx_8h_source.html">stm32f207xx.h</a></li>
<li>cpu/stm32f2/include/<a class="el" href="stm32f215xx_8h_source.html">stm32f215xx.h</a></li>
<li>cpu/stm32f2/include/<a class="el" href="stm32f217xx_8h_source.html">stm32f217xx.h</a></li>
<li>cpu/stm32f3/include/<a class="el" href="stm32f303x8_8h_source.html">stm32f303x8.h</a></li>
<li>cpu/stm32f3/include/<a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a></li>
<li>cpu/stm32f3/include/<a class="el" href="stm32f303xe_8h_source.html">stm32f303xe.h</a></li>
<li>cpu/stm32f3/include/<a class="el" href="stm32f334x8_8h_source.html">stm32f334x8.h</a></li>
<li>cpu/stm32f4/include/<a class="el" href="stm32f401xe_8h_source.html">stm32f401xe.h</a></li>
<li>cpu/stm32f4/include/<a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a></li>
<li>cpu/stm32f4/include/<a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a></li>
<li>cpu/stm32f4/include/<a class="el" href="stm32f446xx_8h_source.html">stm32f446xx.h</a></li>
<li>cpu/stm32l1/include/<a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:58:19 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
