// Seed: 1369393527
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_3 = id_5 - 1;
endmodule
module module_1 (
    input wor id_0,
    inout tri id_1,
    output supply1 id_2,
    output tri1 id_3
);
  wire id_5;
  module_0(
      id_5, id_5, id_5, id_5, id_5
  );
  assign id_2 = 1;
endmodule
module module_2 (
    input logic id_0
    , id_2
);
  assign id_2 = 1;
  logic id_3 = 1 ? id_0 : id_2 ? 1 : 1;
  module_0(
      id_2, id_2, id_2, id_2, id_2
  );
  always @(negedge 1 or 1) begin
    id_3 <= id_3;
  end
  assign id_3 = 1'h0;
  task id_4;
    begin
      id_3 = (id_0 == id_4) * 1 - id_0;
    end
  endtask
endmodule
