/*
 * Copyright (C) 2013 Freescale Semiconductor, Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

/dts-v1/;

#include "imx6dl.dtsi"

/ {
	model = "Freescale i.MX6 DualLite/Solo Wise HMI Board";
	compatible = "autorock,imx6dl-wisehmi", "autorock,imx6qdl-wisehmi", "fsl,imx6dl";

	memory {
		reg = <0x10000000 0x40000000>;
	};

	chosen {
		bootargs = "root=ubi0:rootfs rootfstype=ubifs ubi.mtd=ubifs rw console=ttymxc1,115200n8 splash=0x13000000,0x80000";
//		bootargs = "console=ttymxc1,115200n8 root=/dev/nfs nfsroot=192.168.0.55:/data/samba/nfs/mx6/rbctrl-root ip=192.168.0.114:192.168.0.254:192.168.0.254:255.255.255.0:freescale:eth0:off init=/linuxrc";
    };

	aliases {
		mxcfb0 = &mxcfb1;
	};

	/*ldb and lcd device naming rules: [manufacturers name]_[product number]
	 * all letters must be uppercase
	 * not allow named like :xxxx-1280x480
	 */
	mxcfb1: fb@0 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		mode_str = "AUO_A070XN01";
		default_bpp = <32>;
		int_clk = <0>;
		late_init = <0>;
		min_nbuf = <2>;
		status = "okay";
	};

	regulators {
		compatible = "simple-bus";
		reg_usb_h1_vbus: usb_h1_vbus {
			compatible = "regulator-fixed";
			regulator-name = "usb_h1_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio1 0 0>;
			enable-active-high;
			regulator-boot-on;
		};

		reg_usb_otg_vbus: usb_otg_vbus {
			compatible = "regulator-fixed";
			regulator-name = "usb_otg_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio3 22 0>;
			enable-active-high;
			regulator-boot-on;
		};

		reg_3p3v: 3p3v {
			compatible = "regulator-fixed";
			regulator-name = "3P3V";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};
	};

	psspi0 {
		compatible = "spi-gpio";
		pinctrl-names = "default";
		pinctrl-0 = <&psspi0_pins_cfg>;
		status = "okay";
		gpio-sck = <&gpio2 18 0>;
		gpio-mosi = <&gpio5 4 0>;
		num-chipselects = <1>;
		#address-cells = <1>;
		#size-cells = <0>;
		/* clients */

		psdev: psdev@0{
			compatible = "altr,passive-serial";
			reg = <0>;
			spi-max-frequency = <100000>;
			gpio-nstatus = <&gpio6 6 0>;
			gpio-confdone = <&gpio2 17 0>;
			gpio-nconfig = <&gpio2 16 0>;
		};
	};
};

&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet_4>;
	phy-mode = "rmii";
	phy-reset-gpios = <&gpio1 2 0>;
	status = "okay";
};

&gpmi {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_gpmi_nand_2>;
	nand-on-flash-bbt;
	status = "okay";

	partition@0 {
		label = "kernel";
		reg = <0x0 0x500000>;
	};
	partition@500000 {
		label = "ubifs";
		reg = <0x500000 0x0>;
	};
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1_1>;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2_1>;
	status = "okay";
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3_2>;
	status = "okay";
};

&uart4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4_1>;
	status = "okay";
};

&uart5 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart5_1>;
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2_2>;
	no-1-8-v;
	status = "disabled";
};

&usdhc3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc3_1_50mhz>;
	bus-width = <8>;
	keep-power-in-suspend;
	non-removable;
	no-1-8-v;
	status = "okay";
};

&flexcan1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan1_1>;
	status = "okay";
};

&flexcan2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan2_1>;
	status = "okay";
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	hog {
		pinctrl_hog: hoggrp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_0__GPIO1_IO00 	0x1b0b0		//gpio1.0 usb host1 power
				MX6QDL_PAD_EIM_D22__GPIO3_IO22	0x80000000	//gpio3.22 usb otg power
				MX6QDL_PAD_GPIO_3__GPIO1_IO03   0x80000000	//gpio1.3 usb host1 over current
				MX6QDL_PAD_EIM_D21__GPIO3_IO21  0x80000000	//gpio3.21 usb otg over current
				MX6QDL_PAD_GPIO_1__USB_OTG_ID	0x80000000	//usb otg id
				MX6QDL_PAD_GPIO_8__GPIO1_IO08	0x80000000	//fpga interrupt
				MX6QDL_PAD_DISP0_DAT0__GPIO4_IO21	0x80000000	//Exboard interrrupt LAN9221_0
				MX6QDL_PAD_DISP0_DAT1__GPIO4_IO22	0x80000000	//Exboard interrrupt LAN9221_1
				MX6QDL_PAD_DISP0_DAT2__GPIO4_IO23	0x80000000	//Exboard interrrupt MechaTL2
				MX6QDL_PAD_DISP0_DAT3__GPIO4_IO24	0x80000000	//Exboard interrrupt MechaTL3
			>;
		};
	};

	psspi0_pins_cfg {
		psspi0_pins_cfg: psspi0 {
			fsl,pins = <
				MX6QDL_PAD_EIM_A20__GPIO2_IO18	0x80000000	//gpio2.18 fpga ps dclk
				MX6QDL_PAD_EIM_A24__GPIO5_IO04	0x80000000	//gpio5.4 fpga ps dat0
				MX6QDL_PAD_EIM_A21__GPIO2_IO17	0x80000000	//gpio2.17 fpga ps config done
				MX6QDL_PAD_EIM_A22__GPIO2_IO16	0x80000000	//gpio2.16 fpga ps nconfig
				MX6QDL_PAD_EIM_A23__GPIO6_IO06	0x80000000	//gpio6.6 fpga ps nstatus
			>;
		};
	};

	enet{
		pinctrl_enet_4: enetgrp-4 {
			fsl,pins = <
				/* RMII */
				MX6QDL_PAD_ENET_MDIO__ENET_MDIO			0x1b0b0
				MX6QDL_PAD_ENET_MDC__ENET_MDC			0x1b0b0
				MX6QDL_PAD_ENET_CRS_DV__ENET_RX_EN		0x1b0b0
				MX6QDL_PAD_ENET_RX_ER__ENET_RX_ER		0x1b0b0
				MX6QDL_PAD_ENET_TX_EN__ENET_TX_EN		0x1b0b0
				MX6QDL_PAD_ENET_RXD0__ENET_RX_DATA0		0x1b0b0
				MX6QDL_PAD_ENET_RXD1__ENET_RX_DATA1		0x1b0b0
				MX6QDL_PAD_ENET_TXD0__ENET_TX_DATA0		0x1b0b0
				MX6QDL_PAD_ENET_TXD1__ENET_TX_DATA1		0x1b0b0
				/* reset */
				MX6QDL_PAD_GPIO_2__GPIO1_IO02			0x80000000
				/* interrupt */
				MX6QDL_PAD_GPIO_9__GPIO1_IO09			0x80000000
				/* reference clock */
				MX6QDL_PAD_GPIO_16__ENET_REF_CLK		0x4001b0a8
			>;
		};
	};

	weim {
		pinctrl_weim_cs0_1: weim_cs0grp-1 {
			fsl,pins = <
				MX6QDL_PAD_EIM_CS0__EIM_CS0_B   0xb0b1
			>;
		};
		pinctrl_weim_cs1_1: weim_cs1grp-1 {
			fsl,pins = <
				MX6QDL_PAD_EIM_CS1__EIM_CS1_B	0xb0b1
			>;
		};
		pinctrl_weim_cs2_1: weim_cs2grp-1 {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT18__EIM_CS2_B	0xb0b1
			>;
		};
		pinctrl_weim_cs3_1: weim_cs3grp-1 {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT19__EIM_CS3_B	0xb0b1
			>;
		};

		pinctrl_weim_nor_1: weim_norgrp-1 {
			fsl,pins = <
				MX6QDL_PAD_EIM_OE__EIM_OE_B		0xb0b1
				MX6QDL_PAD_EIM_RW__EIM_RW		0xb0b1
				MX6QDL_PAD_EIM_WAIT__EIM_WAIT_B	0xb060
				MX6QDL_PAD_EIM_EB0__EIM_EB0_B	0x80000000
				MX6QDL_PAD_EIM_EB1__EIM_EB1_B	0x80000000
				MX6QDL_PAD_EIM_LBA__EIM_LBA_B	0x80000000
				MX6QDL_PAD_EIM_BCLK__EIM_BCLK	0x80000000
				/* data */
				MX6QDL_PAD_EIM_DA0__EIM_AD00	0xb0b0
				MX6QDL_PAD_EIM_DA1__EIM_AD01	0xb0b0
				MX6QDL_PAD_EIM_DA2__EIM_AD02	0xb0b0
				MX6QDL_PAD_EIM_DA3__EIM_AD03	0xb0b0
				MX6QDL_PAD_EIM_DA4__EIM_AD04	0xb0b0
				MX6QDL_PAD_EIM_DA5__EIM_AD05	0xb0b0
				MX6QDL_PAD_EIM_DA6__EIM_AD06	0xb0b0
				MX6QDL_PAD_EIM_DA7__EIM_AD07	0xb0b0
				MX6QDL_PAD_EIM_DA8__EIM_AD08	0xb0b0
				MX6QDL_PAD_EIM_DA9__EIM_AD09	0xb0b0
				MX6QDL_PAD_EIM_DA10__EIM_AD10	0xb0b0
				MX6QDL_PAD_EIM_DA11__EIM_AD11	0xb0b0
				MX6QDL_PAD_EIM_DA12__EIM_AD12	0xb0b0
				MX6QDL_PAD_EIM_DA13__EIM_AD13	0xb0b0
				MX6QDL_PAD_EIM_DA14__EIM_AD14	0xb0b0
				MX6QDL_PAD_EIM_DA15__EIM_AD15	0xb0b0
				/* address */
				MX6QDL_PAD_EIM_A19__EIM_ADDR19	0xb0b1
				MX6QDL_PAD_EIM_A18__EIM_ADDR18	0xb0b1
				MX6QDL_PAD_EIM_A17__EIM_ADDR17	0xb0b1
				MX6QDL_PAD_EIM_A16__EIM_ADDR16	0xb0b1
			>;
		};
	};
};

&usbh1 {
	vbus-supply = <&reg_usb_h1_vbus>;
	status = "okay";
};

&usbotg {
	vbus-supply = <&reg_usb_otg_vbus>;
	dr_mode = "host";
	status = "okay";
};

&weim {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_weim_nor_1 &pinctrl_weim_cs3_1 &pinctrl_weim_cs2_1 &pinctrl_weim_cs1_1 &pinctrl_weim_cs0_1>;
	fsl,weim-cs-gpr = <&gpr>;
	#address-cells = <2>;
	#size-cells = <1>;
	ranges = <0 0 0x08000000 0x02000000		//cs0, fpga
			1 0 0x0A000000 0x02000000	//cs1, fram
			2 0 0x0C000000 0x02000000	//cs2, unused
			3 0 0x0E000000 0x02000000>;	//cs3, unused

	/*<offset data offset data>...*/
	fsl,weim-reg-set = <0x9c 0x0	//ACLK is disabled
				0x90 ((1<<5)|(1<<3)|(3<<1)|(1<<0))	//BCLK always output divide 4
				0x94 ((14<<16)|(1<<0))	//enable dcr
				0x9c (1<<4)			//ACLK is enabled
				/*reset dcr*/
	/*			0x94 ((14<<16)|(1<<0)|(1<<1))
				0x94 ((14<<16)|(1<<0)|(1<<0))
				0x94 ((14<<16)|(1<<0)|(1<<1))*/
			>;

	status = "okay";

	fpga@0,0 {
		compatible = "rbctrl-fpga";
		reg = <0 0 0x4000>;
		interrupt-parent = <&gpio1>;
		interrupts = <8 0x8>;
		#address-cells = <1>;
		#size-cells = <1>;
		bank-width = <2>;
		fsl,weim-cs-timing = <0x00610089 0x00000001 0x1c172000
				0x00000000 0x1c3ca3ca 0x00000000>;
	};
	fram@1,0 {
		compatible = "mtd-ram";
		reg = <1 0 0x4000>;
		#address-cells = <1>;
		#size-cells = <1>;
		bank-width = <2>;
		fsl,weim-cs-timing = <0x00610089 0x00000001 0x1c172000
				0x00000000 0x1c3ca3ca 0x00000000>;
	};
/*
	CS2ram@2,0 {
		compatible = "mtd-ram";
		reg = <2 0 0x200000>;
		#address-cells = <1>;
		#size-cells = <1>;
		bank-width = <2>;
		fsl,weim-cs-timing = <0x00610089 0x00000001 0x1c172000
				0x00000000 0x1c3ca3ca 0x00000000>;
	};
*/
	lan9221_0@2,0 {
		compatible = "smsc,lan9220", "smsc,lan9115";
		reg = <2 0 0x20000>;
		phy-mode = "mii";
		interrupt-parent = <&gpio4>;
		interrupts = <21 0x8>;
		reg-io-width = <2>;

		vdd33a-supply = <&reg_3p3v>;
		vddvario-supply = <&reg_3p3v>;
		smsc,irq-push-pull;
		smsc,force-internal-phy;

		#address-cells = <1>;
		#size-cells = <1>;
		bank-width = <2>;
		fsl,weim-cs-timing = <0x00610089 0x00000001 0x1c170020
				0x00000000 0x1c3ca3ca 0x00000000>;
		};
	lan9221_1@2,1 {
		compatible = "smsc,lan9220", "smsc,lan9115";
		reg = <2 0x20000 0x20000>;
		phy-mode = "mii";
		interrupt-parent = <&gpio4>;
		interrupts = <22 0x8>;
		reg-io-width = <2>;

		vdd33a-supply = <&reg_3p3v>;
		vddvario-supply = <&reg_3p3v>;
		smsc,irq-push-pull;
		smsc,force-internal-phy;

		#address-cells = <1>;
		#size-cells = <1>;
		bank-width = <2>;
		fsl,weim-cs-timing = <0x00610089 0x00000001 0x1c170020
				0x00000000 0x1c3ca3ca 0x00000000>;
		};
	jl098@2,2 {
		compatible = "yaskawa,jl098";
		reg = <2 0x40000 0x20000>;
		interrupt-parent = <&gpio4>;
		interrupts = <23 0x8>;
		reg-io-width = <2>;

		#address-cells = <1>;
		#size-cells = <1>;
		bank-width = <2>;
		fsl,weim-cs-timing = <0x00610089 0x00000001 0x1c170020
				0x00000000 0x1c3ca3ca 0x00000000>;
		};
	mechatl3@2,3 {
		compatible = "mtd-ram";
		reg = <2 0x60000 0x20000>;
		#address-cells = <1>;
		#size-cells = <1>;
		bank-width = <2>;
		fsl,weim-cs-timing = <0x00610089 0x00000001 0x1c170020
				0x00000000 0x1c3ca3ca 0x00000000>;
		};
	CS3ram@3,0 {
		compatible = "mtd-ram";
		reg = <3 0 0x200000>;
		#address-cells = <1>;
		#size-cells = <1>;
		bank-width = <2>;
		fsl,weim-cs-timing = <0x00610089 0x00000001 0x1c172000
				0x00000000 0x1c3ca3ca 0x00000000>;
	};
};

&ldb {
	ipu_id = <0>;
	disp_id = <0>;
	ext_ref = <1>;
	mode = "sin0";
	sec_ipu_id = <0>;
	sec_disp_id = <1>;
	status = "okay";

	display-timings { 
		AUO_A070XN01 {
			clock-frequency = <52000000>; /*HZ*/
			hactive = <1024>;
			vactive = <768>;
			hback-porch = <104>;
			hfront-porch = <88>;
			vback-porch = <23>;
			vfront-porch = <11>;
			hsync-len = <128>;
			vsync-len = <4>;
		};
		AUO_A070SN02 {
			clock-frequency = <40000000>; /*HZ*/
			hactive = <800>;
			vactive = <600>;
			hback-porch = <40>;
			hfront-porch = <88>;
			vback-porch = <39>;
			vfront-porch = <23>;
			hsync-len = <128>;
			vsync-len = <4>;
		};
	};
};
