
# -*- mode: snippet -*-
# name: dependency_footer
# key: dependency_footer
# group: verilog
# --
// Local Variables:
// verilog-typedef-regexp: "_t$"
// verilog-library-flags:("-y /home/scheremo/PhD/ArmaSuisse/sensorbridge/rtl -y /home/scheremo/PhD/ArmaSuisse/sensorbridge/rtl/tec_dep -y /home/scheremo/PhD/ArmaSuisse/sensorbridge/rtl -y /home/scheremo/PhD/ArmaSuisse/sensorbridge/rtl/HiMax -y /home/scheremo/PhD/ArmaSuisse/sensorbridge/rtl -y /home/scheremo/PhD/ArmaSuisse/sensorbridge/rtl/spi_slave -y /home/scheremo/PhD/ArmaSuisse/sensorbridge/rtl/DVS -y /home/scheremo/PhD/ArmaSuisse/sensorbridge/rtl/params -y /home/scheremo/PhD/ArmaSuisse/sensorbridge/rtl -y /home/scheremo/PhD/ArmaSuisse/sensorbridge/tb -y /home/scheremo/PhD/ArmaSuisse/sensorbridge/IP/generic_xbar/src -y /home/scheremo/PhD/ArmaSuisse/sensorbridge/IP/common_cells/formal -y /home/scheremo/PhD/ArmaSuisse/sensorbridge/IP/common_cells/src -y /home/scheremo/PhD/ArmaSuisse/sensorbridge/IP/common_cells/src/deprecated -y /home/scheremo/PhD/ArmaSuisse/sensorbridge/IP/common_cells/src -y /home/scheremo/PhD/ArmaSuisse/sensorbridge/IP/common_cells/test -y /home/scheremo/PhD/ArmaSuisse/sensorbridge/IP/msb/fe/tb -y /home/scheremo/PhD/ArmaSuisse/sensorbridge/IP/msb/fe/rtl/pkg -y /home/scheremo/PhD/ArmaSuisse/sensorbridge/IP/msb/fe/rtl/spi_slave -y /home/scheremo/PhD/ArmaSuisse/sensorbridge/IP/msb/fe/rtl -y /home/scheremo/PhD/ArmaSuisse/sensorbridge/IP/msb/fe/rtl/test -y /home/scheremo/PhD/ArmaSuisse/sensorbridge/IP/msb/fe/rtl/tec_dep -y /home/scheremo/PhD/ArmaSuisse/sensorbridge/IP/msb/fe/rtl/components/unpacker -y /home/scheremo/PhD/ArmaSuisse/sensorbridge/IP/msb/fe/rtl/components/cpi -y /home/scheremo/PhD/ArmaSuisse/sensorbridge/IP/msb/fe/rtl/components/xbar -y /home/scheremo/PhD/ArmaSuisse/sensorbridge/IP/msb/fe/rtl/components/regfile -y /home/scheremo/PhD/ArmaSuisse/sensorbridge/IP/msb/fe/rtl/components/test_unit -y /home/scheremo/PhD/ArmaSuisse/sensorbridge/IP/msb/fe/rtl/components/spi_slave -y /home/scheremo/PhD/ArmaSuisse/sensorbridge/IP/msb/fe/rtl/components/clkgen -y /home/scheremo/PhD/ArmaSuisse/sensorbridge/IP/axi_slice_dc/src -y /home/scheremo/PhD/ArmaSuisse/sensorbridge/IP/dvsi/rtl -y /home/scheremo/PhD/ArmaSuisse/sensorbridge/IP/dvsi/source/sourcecode -y /home/scheremo/PhD/ArmaSuisse/sensorbridge/IP/dvsi/source/sourcecode/tb -y /home/scheremo/PhD/ArmaSuisse/sensorbridge/IP/dvsi/source/sourcecode -y /home/scheremo/PhD/ArmaSuisse/sensorbridge/IP/dvsi/spi_fifo/misc -y /home/scheremo/PhD/ArmaSuisse/sensorbridge/IP/dvsi/spi_fifo/rtl -y /home/scheremo/PhD/ArmaSuisse/sensorbridge/IP/dvsi/spi_fifo/testbench -y /home/scheremo/PhD/ArmaSuisse/sensorbridge/IP/dvsi/frame_memory/rtl -y /home/scheremo/PhD/ArmaSuisse/sensorbridge/IP/dvsi/frame_memory/testbench -y /home/scheremo/PhD/ArmaSuisse/sensorbridge/IP/dvsi/frame_memory/misc -y /home/scheremo/PhD/ArmaSuisse/sensorbridge/IP/vcbi/tb -y /home/scheremo/PhD/ArmaSuisse/sensorbridge/IP/vcbi/rtl/spi_slave -y /home/scheremo/PhD/ArmaSuisse/sensorbridge/IP/vcbi/rtl/cfg_regs -y /home/scheremo/PhD/ArmaSuisse/sensorbridge/IP/vcbi/rtl/VCB_1IGLOO/hdl_HPAddrorGreyStringReadout/hdlfiles -y /home/scheremo/PhD/ArmaSuisse/sensorbridge/IP/vcbi/rtl/VCB_1IGLOO/hdl -y /home/scheremo/PhD/ArmaSuisse/sensorbridge/IP/vcbi/rtl/dc_fifos -y /home/scheremo/PhD/ArmaSuisse/sensorbridge/IP/vcbi/rtl -y /home/scheremo/PhD/ArmaSuisse/sensorbridge/IP/udma/rtl/common -y /home/scheremo/PhD/ArmaSuisse/sensorbridge/IP/udma/rtl/core +libext+.v +libext+.sv +libext+.vdhl")
// End:
