@W: BN137 :"c:\users\administrator\desktop\multiemrt_main_fpga_20200804\hdl\address_encoder.v":272:4:272:7|Found combinational loop during mapping at net address_encoder_0.m2_send
@W: MT532 :"c:\users\administrator\desktop\multiemrt_main_fpga_20200804\hdl\cmd_decoder.v":106:1:106:4|Found signal identified as System clock which controls 5 sequential elements including cmd_decoder_0.tst_state[1:0].  Using this clock, which has no specified timing constraint, can adversely impact design performance. 
@W: MT530 :"c:\users\administrator\desktop\multiemrt_main_fpga_20200804\hdl\adc_acq.v":173:0:173:5|Found inferred clock MAIN_TOP|dsp_clk which controls 122 sequential elements including ADC_TOP_0.ads_trans_fsm_0.cnt_60_5[2:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\administrator\desktop\multiemrt_main_fpga_20200804\hdl\trans_m5m7.v":160:0:160:5|Found inferred clock edib_m5m7_clkgen|clk_m5m7_inferred_clock which controls 262 sequential elements including trans_m5m7_0.m5_t_no_shiftreg[31:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\administrator\desktop\multiemrt_main_fpga_20200804\hdl\address_encoder.v":294:0:294:5|Found inferred clock edib_mode2_clkgen|clk_send_inferred_clock which controls 134 sequential elements including address_encoder_0.state[1:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\administrator\desktop\multiemrt_main_fpga_20200804\hdl\edib_m2m5m7_clkgen.v":14:4:14:9|Found inferred clock MAIN_TOP|CLKA which controls 20 sequential elements including edib_m2m5m7_clkgen_0.counter[4:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\administrator\desktop\multiemrt_main_fpga_20200804\hdl\cmd_decoder.v":79:0:79:5|Found inferred clock edib_m2m5m7_clkgen|clk_m2_rcv_inferred_clock which controls 175 sequential elements including cmd_decoder_0.state[9:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\administrator\desktop\multiemrt_main_fpga_20200804\hdl\adc_acq.v":247:0:247:5|Found inferred clock ads_trans_fsm|sam_clk_5M_out_inferred_clock which controls 89 sequential elements including ADC_TOP_0.ads_trans_fsm_0.curr_sta[2:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\administrator\desktop\multiemrt_main_fpga_20200804\hdl\adc_acq.v":214:0:214:5|Found inferred clock ads_trans_fsm|convert_over_out_inferred_clock which controls 4 sequential elements including ADC_TOP_0.ads_trans_fsm_0.pt_MUX2_1[1:0]. This clock has no specified timing constraint which may adversely impact design performance. 
