-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

-- DATE "02/19/2022 16:15:59"

-- 
-- Device: Altera EP4CE6E22C8 Package TQFP144
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCEO~	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: 8mA


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	top IS
    PORT (
	extClk : IN std_logic;
	rst : IN std_logic;
	\port\ : BUFFER std_logic_vector(7 DOWNTO 0)
	);
END top;

-- Design Ports Information
-- port[0]	=>  Location: PIN_32,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port[1]	=>  Location: PIN_52,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port[2]	=>  Location: PIN_30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port[3]	=>  Location: PIN_49,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port[4]	=>  Location: PIN_31,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port[5]	=>  Location: PIN_46,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port[6]	=>  Location: PIN_28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port[7]	=>  Location: PIN_33,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rst	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- extClk	=>  Location: PIN_50,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF top IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_extClk : std_logic;
SIGNAL ww_rst : std_logic;
SIGNAL \ww_port\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \ALU|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ALU|Mult0|auto_generated|mac_out4_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \ALU|Mult0|auto_generated|mac_out6_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \ALU|Mult0|auto_generated|mac_out8_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ALU|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ALU|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \ALU|Mult0|auto_generated|mac_mult3_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ALU|Mult0|auto_generated|mac_mult3_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \ALU|Mult0|auto_generated|mac_mult5_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ALU|Mult0|auto_generated|mac_mult5_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \ALU|Mult0|auto_generated|mac_mult7_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ALU|Mult0|auto_generated|mac_mult7_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \clk~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \rst~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ALU|Mult0|auto_generated|mac_out4~0\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out4~1\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out4~2\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out4~3\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out6~0\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out6~1\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out6~2\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out6~3\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out8~0\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out8~1\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out8~2\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out8~3\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out8~4\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out8~5\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out8~6\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out8~7\ : std_logic;
SIGNAL \port[0]~output_o\ : std_logic;
SIGNAL \port[1]~output_o\ : std_logic;
SIGNAL \port[2]~output_o\ : std_logic;
SIGNAL \port[3]~output_o\ : std_logic;
SIGNAL \port[4]~output_o\ : std_logic;
SIGNAL \port[5]~output_o\ : std_logic;
SIGNAL \port[6]~output_o\ : std_logic;
SIGNAL \port[7]~output_o\ : std_logic;
SIGNAL \ProgCtr|Add0~0_combout\ : std_logic;
SIGNAL \ProgCtr|Add0~7\ : std_logic;
SIGNAL \ProgCtr|Add0~8_combout\ : std_logic;
SIGNAL \instRom|rom~30_combout\ : std_logic;
SIGNAL \aluOp2[1]~4_combout\ : std_logic;
SIGNAL \instRom|rom~31_combout\ : std_logic;
SIGNAL \instRom|rom~32_combout\ : std_logic;
SIGNAL \instRom|rom~21_combout\ : std_logic;
SIGNAL \instRom|rom~22_combout\ : std_logic;
SIGNAL \instRom|rom~18_combout\ : std_logic;
SIGNAL \instRom|rom~12_combout\ : std_logic;
SIGNAL \instRom|rom~19_combout\ : std_logic;
SIGNAL \instRom|rom~20_combout\ : std_logic;
SIGNAL \instRom|rom~23_combout\ : std_logic;
SIGNAL \instRom|rom~24_combout\ : std_logic;
SIGNAL \ctrl|Selector13~0_combout\ : std_logic;
SIGNAL \ctrl|Selector13~4_combout\ : std_logic;
SIGNAL \rst~input_o\ : std_logic;
SIGNAL \ctrl|Selector13~5_combout\ : std_logic;
SIGNAL \ctrl|Selector13~6_combout\ : std_logic;
SIGNAL \instRom|rom~33_combout\ : std_logic;
SIGNAL \instRom|rom~11_combout\ : std_logic;
SIGNAL \instRom|rom~34_combout\ : std_logic;
SIGNAL \instRom|rom~35_combout\ : std_logic;
SIGNAL \ctrl|Selector7~4_combout\ : std_logic;
SIGNAL \ctrl|Selector13~7_combout\ : std_logic;
SIGNAL \ctrl|Selector13~2_combout\ : std_logic;
SIGNAL \ctrl|Selector13~1_combout\ : std_logic;
SIGNAL \ctrl|Selector13~3_combout\ : std_logic;
SIGNAL \ctrl|Selector13~8_combout\ : std_logic;
SIGNAL \ctrl|Selector11~0_combout\ : std_logic;
SIGNAL \ctrl|WideOr13~0_combout\ : std_logic;
SIGNAL \ctrl|WideOr13~1_combout\ : std_logic;
SIGNAL \instRom|rom~15_combout\ : std_logic;
SIGNAL \instRom|rom~13_combout\ : std_logic;
SIGNAL \instRom|rom~14_combout\ : std_logic;
SIGNAL \instRom|rom~16_combout\ : std_logic;
SIGNAL \ctrl|Selector12~7_combout\ : std_logic;
SIGNAL \ctrl|WideOr13~2_combout\ : std_logic;
SIGNAL \ctrl|WideOr13~3_combout\ : std_logic;
SIGNAL \stkCtr|Add0~0_combout\ : std_logic;
SIGNAL \ctrl|WideOr4~1_combout\ : std_logic;
SIGNAL \stkCtr|ctrOutAux[10]~0_combout\ : std_logic;
SIGNAL \memMuxAddrOut[0]~0_combout\ : std_logic;
SIGNAL \ctrl|Decoder0~2_combout\ : std_logic;
SIGNAL \stkCtr|Add0~1\ : std_logic;
SIGNAL \stkCtr|Add0~2_combout\ : std_logic;
SIGNAL \memMuxAddrOut[1]~1_combout\ : std_logic;
SIGNAL \stkCtr|Add0~3\ : std_logic;
SIGNAL \stkCtr|Add0~4_combout\ : std_logic;
SIGNAL \memMuxAddrOut[2]~2_combout\ : std_logic;
SIGNAL \stkCtr|Add0~5\ : std_logic;
SIGNAL \stkCtr|Add0~6_combout\ : std_logic;
SIGNAL \memMuxAddrOut[3]~3_combout\ : std_logic;
SIGNAL \instRom|rom~36_combout\ : std_logic;
SIGNAL \instRom|rom~47_combout\ : std_logic;
SIGNAL \stkCtr|Add0~7\ : std_logic;
SIGNAL \stkCtr|Add0~8_combout\ : std_logic;
SIGNAL \ctrl|ld~1_combout\ : std_logic;
SIGNAL \ctrl|ld~0_combout\ : std_logic;
SIGNAL \memMuxAddrOut[10]~4_combout\ : std_logic;
SIGNAL \memMuxAddrOut[4]~5_combout\ : std_logic;
SIGNAL \stkCtr|Add0~9\ : std_logic;
SIGNAL \stkCtr|Add0~10_combout\ : std_logic;
SIGNAL \memMuxAddrOut[5]~6_combout\ : std_logic;
SIGNAL \stkCtr|Add0~11\ : std_logic;
SIGNAL \stkCtr|Add0~12_combout\ : std_logic;
SIGNAL \memMuxAddrOut[6]~7_combout\ : std_logic;
SIGNAL \stkCtr|Add0~13\ : std_logic;
SIGNAL \stkCtr|Add0~14_combout\ : std_logic;
SIGNAL \instRom|rom~8_combout\ : std_logic;
SIGNAL \instRom|rom~51_combout\ : std_logic;
SIGNAL \memMuxAddrOut[7]~8_combout\ : std_logic;
SIGNAL \instRom|rom~39_combout\ : std_logic;
SIGNAL \instRom|rom~50_combout\ : std_logic;
SIGNAL \stkCtr|Add0~15\ : std_logic;
SIGNAL \stkCtr|Add0~16_combout\ : std_logic;
SIGNAL \memMuxAddrOut[8]~9_combout\ : std_logic;
SIGNAL \stkCtr|Add0~17\ : std_logic;
SIGNAL \stkCtr|Add0~18_combout\ : std_logic;
SIGNAL \instRom|rom~49_combout\ : std_logic;
SIGNAL \memMuxAddrOut[9]~10_combout\ : std_logic;
SIGNAL \stkCtr|Add0~19\ : std_logic;
SIGNAL \stkCtr|Add0~20_combout\ : std_logic;
SIGNAL \instRom|rom~44_combout\ : std_logic;
SIGNAL \instRom|rom~46_combout\ : std_logic;
SIGNAL \memMuxAddrOut[10]~11_combout\ : std_logic;
SIGNAL \ctrl|ld~2_combout\ : std_logic;
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \regFile|regFile[3][2]~30_combout\ : std_logic;
SIGNAL \rst~inputclkctrl_outclk\ : std_logic;
SIGNAL \ctrl|WideOr0~1_combout\ : std_logic;
SIGNAL \ctrl|WideOr12~0_combout\ : std_logic;
SIGNAL \ctrl|WideOr12~1_combout\ : std_logic;
SIGNAL \ctrl|WideOr0~4_combout\ : std_logic;
SIGNAL \ctrl|WideOr0~0_combout\ : std_logic;
SIGNAL \ctrl|WideOr12~2_combout\ : std_logic;
SIGNAL \instRom|rom~41_combout\ : std_logic;
SIGNAL \ctrl|WideOr0~2_combout\ : std_logic;
SIGNAL \ctrl|WideOr0~3_combout\ : std_logic;
SIGNAL \ctrl|WideOr0~5_combout\ : std_logic;
SIGNAL \ctrl|waddr[2]~2_combout\ : std_logic;
SIGNAL \instRom|rom~40_combout\ : std_logic;
SIGNAL \instRom|rom~9_combout\ : std_logic;
SIGNAL \instRom|rom~10_combout\ : std_logic;
SIGNAL \ctrl|waddr[0]~3_combout\ : std_logic;
SIGNAL \regFile|regFile[4][0]~60_combout\ : std_logic;
SIGNAL \ctrl|Decoder0~0_combout\ : std_logic;
SIGNAL \ctrl|Decoder0~1_combout\ : std_logic;
SIGNAL \regFile|regFile[0][0]~50_combout\ : std_logic;
SIGNAL \regFile|regFile[0][2]~q\ : std_logic;
SIGNAL \regFile|regFile[5][0]~56_combout\ : std_logic;
SIGNAL \regFile|regFile[1][0]~49_combout\ : std_logic;
SIGNAL \regFile|regFile[1][2]~q\ : std_logic;
SIGNAL \ctrl|WideOr7~0_combout\ : std_logic;
SIGNAL \instRom|rom~7_combout\ : std_logic;
SIGNAL \ctrl|Selector0~0_combout\ : std_logic;
SIGNAL \ctrl|Selector0~1_combout\ : std_logic;
SIGNAL \ctrl|Selector0~2_combout\ : std_logic;
SIGNAL \ctrl|Selector0~3_combout\ : std_logic;
SIGNAL \ctrl|Selector2~8_combout\ : std_logic;
SIGNAL \ctrl|Selector0~4_combout\ : std_logic;
SIGNAL \ctrl|Selector2~6_combout\ : std_logic;
SIGNAL \instRom|rom~37_combout\ : std_logic;
SIGNAL \ctrl|Selector2~3_combout\ : std_logic;
SIGNAL \ctrl|Selector2~2_combout\ : std_logic;
SIGNAL \ctrl|Selector2~4_combout\ : std_logic;
SIGNAL \ctrl|Selector2~5_combout\ : std_logic;
SIGNAL \ctrl|Selector2~7_combout\ : std_logic;
SIGNAL \regFile|Mux29~2_combout\ : std_logic;
SIGNAL \regFile|regFile[2][2]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[6][0]~58_combout\ : std_logic;
SIGNAL \regFile|regFile[2][0]~48_combout\ : std_logic;
SIGNAL \regFile|regFile[2][2]~q\ : std_logic;
SIGNAL \regFile|regFile[3][2]~feeder_combout\ : std_logic;
SIGNAL \ctrl|WideOr6~0_combout\ : std_logic;
SIGNAL \ctrl|WideOr6~1_combout\ : std_logic;
SIGNAL \ctrl|WideOr6~2_combout\ : std_logic;
SIGNAL \ctrl|WideOr6~4_combout\ : std_logic;
SIGNAL \ctrl|WideOr5~3_combout\ : std_logic;
SIGNAL \ctrl|WideOr5~7_combout\ : std_logic;
SIGNAL \ctrl|WideOr5~4_combout\ : std_logic;
SIGNAL \ctrl|WideOr5~5_combout\ : std_logic;
SIGNAL \ctrl|WideOr5~2_combout\ : std_logic;
SIGNAL \ctrl|WideOr5~6_combout\ : std_logic;
SIGNAL \ctrl|WideOr4~4_combout\ : std_logic;
SIGNAL \ctrl|WideOr4~0_combout\ : std_logic;
SIGNAL \ctrl|WideOr4~2_combout\ : std_logic;
SIGNAL \ctrl|WideOr4~3_combout\ : std_logic;
SIGNAL \ctrl|WideOr4~5_combout\ : std_logic;
SIGNAL \ALU|Mux7~5_combout\ : std_logic;
SIGNAL \instRom|rom~45_combout\ : std_logic;
SIGNAL \ctrl|WideOr3~1_combout\ : std_logic;
SIGNAL \ctrl|WideOr3~0_combout\ : std_logic;
SIGNAL \ctrl|WideOr3~2_combout\ : std_logic;
SIGNAL \ctrl|Selector12~0_combout\ : std_logic;
SIGNAL \ctrl|WideOr8~0_combout\ : std_logic;
SIGNAL \aluOp2[0]~5_combout\ : std_logic;
SIGNAL \ctrl|raddr2[1]~0_combout\ : std_logic;
SIGNAL \regFile|regFile[0][6]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[0][6]~q\ : std_logic;
SIGNAL \regFile|regFile[1][6]~q\ : std_logic;
SIGNAL \regFile|Mux25~2_combout\ : std_logic;
SIGNAL \regFile|regFile[3][6]~feeder_combout\ : std_logic;
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \regFile|regFile[3][7]~25_combout\ : std_logic;
SIGNAL \regFile|regFile[2][7]~q\ : std_logic;
SIGNAL \regFile|regFile[3][7]~feeder_combout\ : std_logic;
SIGNAL \ALU|Mux7~14_combout\ : std_logic;
SIGNAL \ctrl|Selector7~7_combout\ : std_logic;
SIGNAL \aluOp2[6]~11_combout\ : std_logic;
SIGNAL \aluOp2[4]~135_combout\ : std_logic;
SIGNAL \aluOp2[4]~136_combout\ : std_logic;
SIGNAL \aluOp2[0]~9_combout\ : std_logic;
SIGNAL \ctrl|raddr2[0]~1_combout\ : std_logic;
SIGNAL \regFile|regFile[7][0]~54_combout\ : std_logic;
SIGNAL \regFile|regFile[7][0]~55_combout\ : std_logic;
SIGNAL \regFile|regFile[7][8]~q\ : std_logic;
SIGNAL \regFile|regFile[5][0]~57_combout\ : std_logic;
SIGNAL \regFile|regFile[5][8]~q\ : std_logic;
SIGNAL \regFile|regFile[6][0]~59_combout\ : std_logic;
SIGNAL \regFile|regFile[6][8]~q\ : std_logic;
SIGNAL \regFile|regFile[4][0]~61_combout\ : std_logic;
SIGNAL \regFile|regFile[4][8]~q\ : std_logic;
SIGNAL \aluOp2[8]~140_combout\ : std_logic;
SIGNAL \aluOp2[8]~141_combout\ : std_logic;
SIGNAL \regFile|regFile[2][8]~q\ : std_logic;
SIGNAL \regFile|regFile[0][8]~q\ : std_logic;
SIGNAL \regFile|regFile[1][8]~q\ : std_logic;
SIGNAL \aluOp2[8]~138_combout\ : std_logic;
SIGNAL \aluOp2[8]~139_combout\ : std_logic;
SIGNAL \aluOp2[8]~142_combout\ : std_logic;
SIGNAL \aluOp2[8]~143_combout\ : std_logic;
SIGNAL \regFile|Mux23~0_combout\ : std_logic;
SIGNAL \regFile|Mux23~1_combout\ : std_logic;
SIGNAL \ALU|aluOut~8_combout\ : std_logic;
SIGNAL \ALU|Mux7~3_combout\ : std_logic;
SIGNAL \ALU|Mux23~3_combout\ : std_logic;
SIGNAL \ALU|Mux23~2_combout\ : std_logic;
SIGNAL \ALU|Mux23~4_combout\ : std_logic;
SIGNAL \regFile|regFile[7][10]~q\ : std_logic;
SIGNAL \regFile|regFile[4][10]~q\ : std_logic;
SIGNAL \regFile|regFile[6][10]~q\ : std_logic;
SIGNAL \regFile|Mux21~0_combout\ : std_logic;
SIGNAL \regFile|Mux21~1_combout\ : std_logic;
SIGNAL \regFile|regFile[3][10]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[7][12]~q\ : std_logic;
SIGNAL \regFile|regFile[5][12]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[5][12]~q\ : std_logic;
SIGNAL \regFile|regFile[6][12]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[6][12]~q\ : std_logic;
SIGNAL \regFile|regFile[4][12]~q\ : std_logic;
SIGNAL \aluOp2[12]~27_combout\ : std_logic;
SIGNAL \aluOp2[12]~28_combout\ : std_logic;
SIGNAL \regFile|regFile[3][12]~feeder_combout\ : std_logic;
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \regFile|regFile[3][14]~18_combout\ : std_logic;
SIGNAL \regFile|regFile[3][14]~feeder_combout\ : std_logic;
SIGNAL \ALU|Mux7~2_combout\ : std_logic;
SIGNAL \regFile|regFile[7][18]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[7][18]~q\ : std_logic;
SIGNAL \regFile|regFile[5][18]~q\ : std_logic;
SIGNAL \regFile|regFile[4][18]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[4][18]~q\ : std_logic;
SIGNAL \regFile|regFile[6][18]~q\ : std_logic;
SIGNAL \aluOp2[18]~107_combout\ : std_logic;
SIGNAL \aluOp2[18]~108_combout\ : std_logic;
SIGNAL \regFile|regFile[2][18]~q\ : std_logic;
SIGNAL \regFile|regFile[1][18]~q\ : std_logic;
SIGNAL \regFile|regFile[0][18]~q\ : std_logic;
SIGNAL \aluOp2[18]~105_combout\ : std_logic;
SIGNAL \aluOp2[18]~106_combout\ : std_logic;
SIGNAL \aluOp2[18]~109_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~129_combout\ : std_logic;
SIGNAL \regFile|regFile[5][17]~q\ : std_logic;
SIGNAL \regFile|regFile[7][17]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[7][17]~q\ : std_logic;
SIGNAL \regFile|regFile[6][17]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[6][17]~q\ : std_logic;
SIGNAL \regFile|regFile[4][17]~q\ : std_logic;
SIGNAL \aluOp2[17]~102_combout\ : std_logic;
SIGNAL \aluOp2[17]~103_combout\ : std_logic;
SIGNAL \regFile|regFile[2][17]~q\ : std_logic;
SIGNAL \regFile|regFile[1][17]~q\ : std_logic;
SIGNAL \regFile|regFile[0][17]~q\ : std_logic;
SIGNAL \aluOp2[17]~100_combout\ : std_logic;
SIGNAL \aluOp2[17]~101_combout\ : std_logic;
SIGNAL \aluOp2[17]~104_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~130_combout\ : std_logic;
SIGNAL \regFile|regFile[7][16]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[7][16]~q\ : std_logic;
SIGNAL \regFile|regFile[5][16]~q\ : std_logic;
SIGNAL \regFile|regFile[6][16]~q\ : std_logic;
SIGNAL \aluOp2[16]~112_combout\ : std_logic;
SIGNAL \aluOp2[16]~113_combout\ : std_logic;
SIGNAL \regFile|regFile[3][16]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[3][15]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[3][19]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[3][20]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[7][22]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[7][22]~q\ : std_logic;
SIGNAL \regFile|regFile[4][22]~q\ : std_logic;
SIGNAL \regFile|regFile[6][22]~q\ : std_logic;
SIGNAL \aluOp2[22]~77_combout\ : std_logic;
SIGNAL \aluOp2[22]~78_combout\ : std_logic;
SIGNAL \regFile|regFile[3][22]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[7][11]~q\ : std_logic;
SIGNAL \regFile|regFile[5][11]~q\ : std_logic;
SIGNAL \regFile|regFile[6][11]~q\ : std_logic;
SIGNAL \regFile|regFile[4][11]~q\ : std_logic;
SIGNAL \aluOp2[11]~22_combout\ : std_logic;
SIGNAL \aluOp2[11]~23_combout\ : std_logic;
SIGNAL \regFile|regFile[3][11]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[1][7]~q\ : std_logic;
SIGNAL \regFile|regFile[0][7]~q\ : std_logic;
SIGNAL \aluOp2[7]~144_combout\ : std_logic;
SIGNAL \aluOp2[7]~145_combout\ : std_logic;
SIGNAL \regFile|regFile[5][7]~q\ : std_logic;
SIGNAL \regFile|regFile[7][7]~q\ : std_logic;
SIGNAL \regFile|regFile[4][7]~q\ : std_logic;
SIGNAL \regFile|regFile[6][7]~q\ : std_logic;
SIGNAL \aluOp2[7]~146_combout\ : std_logic;
SIGNAL \aluOp2[7]~147_combout\ : std_logic;
SIGNAL \aluOp2[7]~148_combout\ : std_logic;
SIGNAL \aluOp2[7]~149_combout\ : std_logic;
SIGNAL \regFile|regFile[7][9]~q\ : std_logic;
SIGNAL \regFile|regFile[5][9]~q\ : std_logic;
SIGNAL \regFile|regFile[4][9]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[4][9]~q\ : std_logic;
SIGNAL \regFile|regFile[6][9]~q\ : std_logic;
SIGNAL \aluOp2[9]~132_combout\ : std_logic;
SIGNAL \aluOp2[9]~133_combout\ : std_logic;
SIGNAL \regFile|regFile[2][9]~q\ : std_logic;
SIGNAL \regFile|regFile[0][9]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[0][9]~q\ : std_logic;
SIGNAL \regFile|regFile[1][9]~q\ : std_logic;
SIGNAL \aluOp2[9]~130_combout\ : std_logic;
SIGNAL \aluOp2[9]~131_combout\ : std_logic;
SIGNAL \aluOp2[9]~134_combout\ : std_logic;
SIGNAL \aluOp2[9]~137_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|selnose[198]~50_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|selnose[165]~71_combout\ : std_logic;
SIGNAL \aluOp2[6]~177_combout\ : std_logic;
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \regFile|regFile[3][4]~28_combout\ : std_logic;
SIGNAL \regFile|regFile[5][4]~q\ : std_logic;
SIGNAL \regFile|regFile[7][4]~q\ : std_logic;
SIGNAL \regFile|regFile[6][4]~q\ : std_logic;
SIGNAL \regFile|regFile[4][4]~q\ : std_logic;
SIGNAL \aluOp2[4]~152_combout\ : std_logic;
SIGNAL \aluOp2[4]~153_combout\ : std_logic;
SIGNAL \regFile|regFile[3][4]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[5][26]~q\ : std_logic;
SIGNAL \regFile|regFile[6][26]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[6][26]~q\ : std_logic;
SIGNAL \regFile|regFile[4][26]~q\ : std_logic;
SIGNAL \aluOp2[26]~56_combout\ : std_logic;
SIGNAL \aluOp2[26]~57_combout\ : std_logic;
SIGNAL \regFile|regFile[3][26]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[7][27]~q\ : std_logic;
SIGNAL \regFile|regFile[5][27]~q\ : std_logic;
SIGNAL \regFile|regFile[6][27]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[6][27]~q\ : std_logic;
SIGNAL \regFile|regFile[4][27]~q\ : std_logic;
SIGNAL \aluOp2[27]~61_combout\ : std_logic;
SIGNAL \aluOp2[27]~62_combout\ : std_logic;
SIGNAL \regFile|regFile[2][27]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[2][27]~q\ : std_logic;
SIGNAL \regFile|regFile[0][27]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[0][27]~q\ : std_logic;
SIGNAL \regFile|regFile[1][27]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[1][27]~q\ : std_logic;
SIGNAL \aluOp2[27]~59_combout\ : std_logic;
SIGNAL \aluOp2[27]~60_combout\ : std_logic;
SIGNAL \aluOp2[27]~63_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~121_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~122_combout\ : std_logic;
SIGNAL \aluOp2[1]~6_combout\ : std_logic;
SIGNAL \regFile|regFile[2][25]~q\ : std_logic;
SIGNAL \regFile|regFile[1][25]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[1][25]~q\ : std_logic;
SIGNAL \regFile|regFile[0][25]~q\ : std_logic;
SIGNAL \aluOp2[25]~64_combout\ : std_logic;
SIGNAL \aluOp2[25]~65_combout\ : std_logic;
SIGNAL \aluOp2[25]~66_combout\ : std_logic;
SIGNAL \regFile|regFile[7][25]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[7][25]~q\ : std_logic;
SIGNAL \regFile|regFile[5][25]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[5][25]~q\ : std_logic;
SIGNAL \regFile|regFile[6][25]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[6][25]~q\ : std_logic;
SIGNAL \regFile|regFile[4][25]~q\ : std_logic;
SIGNAL \aluOp2[25]~67_combout\ : std_logic;
SIGNAL \aluOp2[25]~68_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~70_combout\ : std_logic;
SIGNAL \regFile|regFile[7][24]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[7][24]~q\ : std_logic;
SIGNAL \regFile|regFile[5][24]~q\ : std_logic;
SIGNAL \regFile|regFile[4][24]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[4][24]~q\ : std_logic;
SIGNAL \regFile|regFile[6][24]~q\ : std_logic;
SIGNAL \aluOp2[24]~72_combout\ : std_logic;
SIGNAL \aluOp2[24]~73_combout\ : std_logic;
SIGNAL \regFile|regFile[3][24]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[3][28]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[5][29]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[5][29]~q\ : std_logic;
SIGNAL \regFile|regFile[7][29]~q\ : std_logic;
SIGNAL \regFile|regFile[4][29]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[4][29]~q\ : std_logic;
SIGNAL \regFile|regFile[6][29]~q\ : std_logic;
SIGNAL \aluOp2[29]~45_combout\ : std_logic;
SIGNAL \aluOp2[29]~46_combout\ : std_logic;
SIGNAL \regFile|regFile[3][29]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[3][30]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[3][21]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[3][23]~feeder_combout\ : std_logic;
SIGNAL \aluOp2[25]~69_combout\ : std_logic;
SIGNAL \regFile|regFile[5][28]~q\ : std_logic;
SIGNAL \regFile|regFile[4][28]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[4][28]~q\ : std_logic;
SIGNAL \regFile|regFile[6][28]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[6][28]~q\ : std_logic;
SIGNAL \aluOp2[28]~51_combout\ : std_logic;
SIGNAL \aluOp2[28]~52_combout\ : std_logic;
SIGNAL \aluOp2[28]~53_combout\ : std_logic;
SIGNAL \aluOp2[29]~47_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult7~DATAOUT13\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult7~DATAOUT14\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult7~DATAOUT15\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult7~DATAOUT16\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult7~DATAOUT17\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult7~DATAOUT18\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult7~DATAOUT19\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult7~DATAOUT20\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult7~DATAOUT21\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult7~DATAOUT22\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult7~DATAOUT23\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult7~DATAOUT24\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult7~DATAOUT25\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult7~DATAOUT26\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult7~DATAOUT27\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult7~0\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult7~1\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult7~2\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult7~3\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult7~4\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult7~5\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult7~6\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult7~7\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out8~DATAOUT19\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out8~DATAOUT13\ : std_logic;
SIGNAL \instRom|rom~52_combout\ : std_logic;
SIGNAL \instRom|rom~53_combout\ : std_logic;
SIGNAL \ctrl|Selector7~6_combout\ : std_logic;
SIGNAL \ctrl|Selector7~5_combout\ : std_logic;
SIGNAL \aluOp2[3]~162_combout\ : std_logic;
SIGNAL \aluOp2[3]~163_combout\ : std_logic;
SIGNAL \aluOp2[3]~164_combout\ : std_logic;
SIGNAL \aluOp2[3]~161_combout\ : std_logic;
SIGNAL \aluOp2[3]~188_combout\ : std_logic;
SIGNAL \aluOp2[3]~167_combout\ : std_logic;
SIGNAL \ctrl|Selector1~3_combout\ : std_logic;
SIGNAL \aluOp2[3]~169_combout\ : std_logic;
SIGNAL \aluOp2[5]~183_combout\ : std_logic;
SIGNAL \aluOp2[3]~165_combout\ : std_logic;
SIGNAL \aluOp2[5]~184_combout\ : std_logic;
SIGNAL \aluOp2[5]~185_combout\ : std_logic;
SIGNAL \aluOp2[3]~166_combout\ : std_logic;
SIGNAL \aluOp2[3]~189_combout\ : std_logic;
SIGNAL \regFile|regFile[2][5]~q\ : std_logic;
SIGNAL \regFile|regFile[0][5]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[0][5]~q\ : std_logic;
SIGNAL \regFile|regFile[1][5]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[1][5]~q\ : std_logic;
SIGNAL \aluOp2[5]~178_combout\ : std_logic;
SIGNAL \aluOp2[5]~179_combout\ : std_logic;
SIGNAL \regFile|regFile[5][5]~q\ : std_logic;
SIGNAL \regFile|regFile[7][5]~q\ : std_logic;
SIGNAL \regFile|regFile[6][5]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[6][5]~q\ : std_logic;
SIGNAL \regFile|regFile[4][5]~q\ : std_logic;
SIGNAL \aluOp2[5]~180_combout\ : std_logic;
SIGNAL \aluOp2[5]~181_combout\ : std_logic;
SIGNAL \aluOp2[5]~182_combout\ : std_logic;
SIGNAL \aluOp2[5]~186_combout\ : std_logic;
SIGNAL \regFile|regFile[3][13]~feeder_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out8~DATAOUT9\ : std_logic;
SIGNAL \regFile|regFile[7][14]~q\ : std_logic;
SIGNAL \regFile|regFile[5][14]~q\ : std_logic;
SIGNAL \regFile|regFile[6][14]~q\ : std_logic;
SIGNAL \regFile|regFile[4][14]~q\ : std_logic;
SIGNAL \aluOp2[14]~122_combout\ : std_logic;
SIGNAL \aluOp2[14]~123_combout\ : std_logic;
SIGNAL \regFile|regFile[2][14]~q\ : std_logic;
SIGNAL \regFile|regFile[0][14]~q\ : std_logic;
SIGNAL \regFile|regFile[1][14]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[1][14]~q\ : std_logic;
SIGNAL \aluOp2[14]~120_combout\ : std_logic;
SIGNAL \aluOp2[14]~121_combout\ : std_logic;
SIGNAL \aluOp2[14]~124_combout\ : std_logic;
SIGNAL \regFile|regFile[5][0]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[5][0]~q\ : std_logic;
SIGNAL \regFile|regFile[4][0]~q\ : std_logic;
SIGNAL \regFile|regFile[6][0]~q\ : std_logic;
SIGNAL \regFile|Mux63~2_combout\ : std_logic;
SIGNAL \regFile|Mux63~3_combout\ : std_logic;
SIGNAL \regFile|regFile[2][0]~q\ : std_logic;
SIGNAL \regFile|regFile[0][0]~q\ : std_logic;
SIGNAL \regFile|regFile[1][0]~q\ : std_logic;
SIGNAL \regFile|Mux63~0_combout\ : std_logic;
SIGNAL \regFile|Mux63~1_combout\ : std_logic;
SIGNAL \ctrl|Selector12~4_combout\ : std_logic;
SIGNAL \ctrl|Selector12~3_combout\ : std_logic;
SIGNAL \instRom|rom~48_combout\ : std_logic;
SIGNAL \ctrl|Selector12~1_combout\ : std_logic;
SIGNAL \ctrl|Selector12~2_combout\ : std_logic;
SIGNAL \ctrl|Selector12~5_combout\ : std_logic;
SIGNAL \ctrl|Selector12~6_combout\ : std_logic;
SIGNAL \aluOp2[0]~12_combout\ : std_logic;
SIGNAL \aluOp2[0]~13_combout\ : std_logic;
SIGNAL \aluOp2[0]~14_combout\ : std_logic;
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \regFile|regFile[3][1]~0_combout\ : std_logic;
SIGNAL \regFile|regFile[7][1]~q\ : std_logic;
SIGNAL \regFile|regFile[6][1]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[6][1]~q\ : std_logic;
SIGNAL \regFile|regFile[4][1]~q\ : std_logic;
SIGNAL \regFile|Mux62~2_combout\ : std_logic;
SIGNAL \regFile|regFile[5][1]~q\ : std_logic;
SIGNAL \regFile|Mux62~3_combout\ : std_logic;
SIGNAL \aluOp2[1]~7_combout\ : std_logic;
SIGNAL \regFile|regFile[3][1]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[5][2]~q\ : std_logic;
SIGNAL \regFile|regFile[7][2]~q\ : std_logic;
SIGNAL \regFile|regFile[4][2]~q\ : std_logic;
SIGNAL \regFile|regFile[6][2]~q\ : std_logic;
SIGNAL \regFile|Mux61~2_combout\ : std_logic;
SIGNAL \regFile|Mux61~3_combout\ : std_logic;
SIGNAL \regFile|Mux61~0_combout\ : std_logic;
SIGNAL \regFile|Mux61~1_combout\ : std_logic;
SIGNAL \regFile|Mux61~4_combout\ : std_logic;
SIGNAL \regFile|regFile[1][3]~q\ : std_logic;
SIGNAL \aluOp2[3]~156_combout\ : std_logic;
SIGNAL \regFile|regFile[2][3]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[2][3]~q\ : std_logic;
SIGNAL \regFile|regFile[3][3]~feeder_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult3~DATAOUT6\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult3~DATAOUT7\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult3~DATAOUT8\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult3~DATAOUT9\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult3~DATAOUT10\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult3~DATAOUT11\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult3~DATAOUT12\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult3~DATAOUT13\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult3~DATAOUT14\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult3~DATAOUT15\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult3~DATAOUT16\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult3~DATAOUT17\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult3~DATAOUT18\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult3~DATAOUT19\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult3~DATAOUT20\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult3~DATAOUT21\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult3~DATAOUT22\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult3~DATAOUT23\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult3~DATAOUT24\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult3~DATAOUT25\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult3~DATAOUT26\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult3~DATAOUT27\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult3~DATAOUT28\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult3~DATAOUT29\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult3~DATAOUT30\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult3~DATAOUT31\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult3~0\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult3~1\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult3~2\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult3~3\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out4~DATAOUT17\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult5~DATAOUT3\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult5~DATAOUT4\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult5~DATAOUT5\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult5~DATAOUT6\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult5~DATAOUT7\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult5~DATAOUT8\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult5~DATAOUT9\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult5~DATAOUT10\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult5~DATAOUT11\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult5~DATAOUT12\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult5~DATAOUT13\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult5~DATAOUT14\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult5~DATAOUT15\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult5~DATAOUT16\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult5~DATAOUT17\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult5~DATAOUT18\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult5~DATAOUT19\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult5~DATAOUT20\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult5~DATAOUT21\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult5~DATAOUT22\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult5~DATAOUT23\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult5~DATAOUT24\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult5~DATAOUT25\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult5~DATAOUT26\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult5~DATAOUT27\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult5~DATAOUT28\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult5~DATAOUT29\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult5~DATAOUT30\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult5~DATAOUT31\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult5~0\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult5~1\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult5~2\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult5~3\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out6~DATAOUT17\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out6~DATAOUT16\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out4~DATAOUT16\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out4~DATAOUT15\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out6~DATAOUT14\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out4~DATAOUT14\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out6~DATAOUT13\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out4~DATAOUT13\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out6~DATAOUT12\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out4~DATAOUT12\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out6~DATAOUT11\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out4~DATAOUT11\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out4~DATAOUT10\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out6~DATAOUT10\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out6~DATAOUT9\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out4~DATAOUT9\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out4~DATAOUT8\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out6~DATAOUT8\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out6~DATAOUT7\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out4~DATAOUT7\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out4~DATAOUT6\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out6~DATAOUT6\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out4~DATAOUT5\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out6~DATAOUT5\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out4~DATAOUT4\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out6~DATAOUT4\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out6~DATAOUT3\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out4~DATAOUT3\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out4~DATAOUT2\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out6~DATAOUT2\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out4~DATAOUT1\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out6~DATAOUT1\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out6~dataout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out4~dataout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[0]~1\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[1]~3\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[2]~5\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[3]~7\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[4]~9\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[5]~11\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[6]~13\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[7]~15\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[8]~17\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[9]~19\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[10]~21\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[11]~23\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[12]~25\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[13]~27\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[14]~29\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[15]~31\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[16]~33\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[17]~34_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult1~DATAOUT32\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult1~DATAOUT33\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult1~DATAOUT34\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult1~DATAOUT35\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out2~DATAOUT35\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[16]~32_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out2~DATAOUT33\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out2~DATAOUT32\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[14]~28_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[13]~26_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[12]~24_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[11]~22_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[10]~20_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[9]~18_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[8]~16_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[7]~14_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[6]~12_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[5]~10_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[4]~8_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[3]~6_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[2]~4_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[1]~2_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[0]~0_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~1\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~3\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~5\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~7\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~9\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~11\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~13\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~15\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~17\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~19\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~21\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~23\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~25\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~27\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~29\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~31\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~33\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~34_combout\ : std_logic;
SIGNAL \regFile|regFile[3][5]~51_combout\ : std_logic;
SIGNAL \regFile|regFile[3][5]~52_combout\ : std_logic;
SIGNAL \regFile|regFile[3][0]~53_combout\ : std_logic;
SIGNAL \regFile|regFile[3][3]~q\ : std_logic;
SIGNAL \aluOp2[3]~157_combout\ : std_logic;
SIGNAL \regFile|regFile[5][3]~q\ : std_logic;
SIGNAL \regFile|regFile[7][3]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[7][3]~q\ : std_logic;
SIGNAL \regFile|regFile[6][3]~q\ : std_logic;
SIGNAL \regFile|regFile[4][3]~q\ : std_logic;
SIGNAL \aluOp2[3]~158_combout\ : std_logic;
SIGNAL \aluOp2[3]~159_combout\ : std_logic;
SIGNAL \aluOp2[3]~160_combout\ : std_logic;
SIGNAL \aluOp2[3]~168_combout\ : std_logic;
SIGNAL \aluOp2[3]~170_combout\ : std_logic;
SIGNAL \aluOp2[3]~171_combout\ : std_logic;
SIGNAL \aluOp2[3]~187_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult5~DATAOUT2\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out6~DATAOUT15\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[15]~30_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \regFile|regFile[3][1]~q\ : std_logic;
SIGNAL \regFile|regFile[2][1]~q\ : std_logic;
SIGNAL \regFile|regFile[1][1]~q\ : std_logic;
SIGNAL \regFile|regFile[0][1]~q\ : std_logic;
SIGNAL \regFile|Mux62~0_combout\ : std_logic;
SIGNAL \regFile|Mux62~1_combout\ : std_logic;
SIGNAL \aluOp2[1]~8_combout\ : std_logic;
SIGNAL \aluOp2[1]~10_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult5~DATAOUT1\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out6~DATAOUT27\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out6~DATAOUT26\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out6~DATAOUT25\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out8~DATAOUT6\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out6~DATAOUT24\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out8~DATAOUT5\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out6~DATAOUT23\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out8~DATAOUT4\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out6~DATAOUT22\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out6~DATAOUT21\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out8~DATAOUT3\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out8~DATAOUT2\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out6~DATAOUT20\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out8~DATAOUT1\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out6~DATAOUT19\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out6~DATAOUT18\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[17]~35\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[18]~37\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[19]~39\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[20]~41\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[21]~43\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[22]~45\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[23]~47\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[24]~49\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[25]~51\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[26]~53\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[27]~54_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out4~DATAOUT27\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out4~DATAOUT26\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out4~DATAOUT25\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[24]~48_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out4~DATAOUT23\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[23]~46_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[22]~44_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out4~DATAOUT22\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[21]~42_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[20]~40_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out4~DATAOUT19\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[19]~38_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out4~DATAOUT18\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~35\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~37\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~39\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~41\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~43\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~45\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~47\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~49\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~51\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~53\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~54_combout\ : std_logic;
SIGNAL \regFile|regFile[3][13]~q\ : std_logic;
SIGNAL \regFile|regFile[2][13]~q\ : std_logic;
SIGNAL \regFile|regFile[0][13]~q\ : std_logic;
SIGNAL \regFile|regFile[1][13]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[1][13]~q\ : std_logic;
SIGNAL \aluOp2[13]~115_combout\ : std_logic;
SIGNAL \aluOp2[13]~116_combout\ : std_logic;
SIGNAL \regFile|regFile[5][13]~q\ : std_logic;
SIGNAL \regFile|regFile[6][13]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[6][13]~q\ : std_logic;
SIGNAL \regFile|regFile[4][13]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[4][13]~q\ : std_logic;
SIGNAL \aluOp2[13]~117_combout\ : std_logic;
SIGNAL \aluOp2[13]~118_combout\ : std_logic;
SIGNAL \aluOp2[13]~119_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult5~dataout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out6~DATAOUT31\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out6~DATAOUT30\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out8~DATAOUT12\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out6~DATAOUT29\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out8~DATAOUT11\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out6~DATAOUT28\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out8~DATAOUT10\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[27]~55\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[28]~57\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[29]~59\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[30]~61\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[31]~63\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[32]~64_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out8~DATAOUT14\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[31]~62_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out4~DATAOUT31\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[30]~60_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[29]~58_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[28]~56_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~55\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~57\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~59\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~61\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~63\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~65\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~67\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~69\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~71\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~73\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~74_combout\ : std_logic;
SIGNAL \regFile|regFile[3][23]~q\ : std_logic;
SIGNAL \regFile|regFile[2][23]~q\ : std_logic;
SIGNAL \regFile|regFile[1][23]~q\ : std_logic;
SIGNAL \regFile|regFile[0][23]~q\ : std_logic;
SIGNAL \aluOp2[23]~80_combout\ : std_logic;
SIGNAL \aluOp2[23]~81_combout\ : std_logic;
SIGNAL \regFile|regFile[7][23]~q\ : std_logic;
SIGNAL \regFile|regFile[4][23]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[4][23]~q\ : std_logic;
SIGNAL \regFile|regFile[6][23]~q\ : std_logic;
SIGNAL \aluOp2[23]~82_combout\ : std_logic;
SIGNAL \aluOp2[23]~83_combout\ : std_logic;
SIGNAL \aluOp2[23]~84_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult7~DATAOUT12\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out8~DATAOUT17\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~70_combout\ : std_logic;
SIGNAL \regFile|regFile[3][21]~q\ : std_logic;
SIGNAL \regFile|regFile[2][21]~q\ : std_logic;
SIGNAL \regFile|regFile[1][21]~q\ : std_logic;
SIGNAL \regFile|regFile[0][21]~q\ : std_logic;
SIGNAL \aluOp2[21]~95_combout\ : std_logic;
SIGNAL \aluOp2[21]~96_combout\ : std_logic;
SIGNAL \regFile|regFile[5][21]~q\ : std_logic;
SIGNAL \regFile|regFile[4][21]~q\ : std_logic;
SIGNAL \regFile|regFile[6][21]~q\ : std_logic;
SIGNAL \aluOp2[21]~97_combout\ : std_logic;
SIGNAL \aluOp2[21]~98_combout\ : std_logic;
SIGNAL \aluOp2[21]~99_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult7~DATAOUT11\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out8~DATAOUT27\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out8~DATAOUT23\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out8~DATAOUT21\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~75\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~77\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~79\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~81\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~83\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~85\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~87\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~89\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~90_combout\ : std_logic;
SIGNAL \regFile|regFile[3][31]~q\ : std_logic;
SIGNAL \regFile|regFile[2][31]~q\ : std_logic;
SIGNAL \regFile|regFile[1][31]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[1][31]~q\ : std_logic;
SIGNAL \regFile|regFile[0][31]~q\ : std_logic;
SIGNAL \aluOp2[31]~30_combout\ : std_logic;
SIGNAL \aluOp2[31]~31_combout\ : std_logic;
SIGNAL \aluOp2[31]~32_combout\ : std_logic;
SIGNAL \regFile|regFile[7][31]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[7][31]~q\ : std_logic;
SIGNAL \regFile|regFile[6][31]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[6][31]~q\ : std_logic;
SIGNAL \regFile|regFile[4][31]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[4][31]~q\ : std_logic;
SIGNAL \aluOp2[31]~33_combout\ : std_logic;
SIGNAL \aluOp2[31]~34_combout\ : std_logic;
SIGNAL \aluOp2[31]~35_combout\ : std_logic;
SIGNAL \ALU|Mux0~3_combout\ : std_logic;
SIGNAL \regFile|regFile[2][30]~q\ : std_logic;
SIGNAL \regFile|regFile[1][30]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[1][30]~q\ : std_logic;
SIGNAL \regFile|regFile[0][30]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[0][30]~q\ : std_logic;
SIGNAL \regFile|Mux1~2_combout\ : std_logic;
SIGNAL \regFile|Mux1~3_combout\ : std_logic;
SIGNAL \ALU|SH|out[31]~1_combout\ : std_logic;
SIGNAL \regFile|Mux0~2_combout\ : std_logic;
SIGNAL \regFile|Mux0~3_combout\ : std_logic;
SIGNAL \ALU|aluOut~7_combout\ : std_logic;
SIGNAL \ALU|Mux0~1_combout\ : std_logic;
SIGNAL \ALU|Mux0~2_combout\ : std_logic;
SIGNAL \ALU|Mux0~4_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~66_combout\ : std_logic;
SIGNAL \regFile|regFile[5][30]~q\ : std_logic;
SIGNAL \regFile|regFile[6][30]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[6][30]~q\ : std_logic;
SIGNAL \regFile|regFile[4][30]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[4][30]~q\ : std_logic;
SIGNAL \aluOp2[30]~39_combout\ : std_logic;
SIGNAL \aluOp2[30]~40_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~67_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~110\ : std_logic;
SIGNAL \ALU|uFS|Add0~112\ : std_logic;
SIGNAL \ALU|uFS|Add0~114\ : std_logic;
SIGNAL \ALU|uFS|Add0~116\ : std_logic;
SIGNAL \ALU|uFS|Add0~117_combout\ : std_logic;
SIGNAL \ALU|Mux0~0_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|selnose[0]~51_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|selnose[0]~52_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|selnose[0]~70_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|selnose[0]~53_combout\ : std_logic;
SIGNAL \ALU|Mux0~5_combout\ : std_logic;
SIGNAL \ALU|Mux0~6_combout\ : std_logic;
SIGNAL \ALU|Mux0~7_combout\ : std_logic;
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \regFile|regFile[3][31]~1_combout\ : std_logic;
SIGNAL \regFile|regFile[5][31]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[5][31]~q\ : std_logic;
SIGNAL \regFile|Mux0~0_combout\ : std_logic;
SIGNAL \regFile|Mux0~1_combout\ : std_logic;
SIGNAL \regFile|Mux0~4_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult7~DATAOUT10\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out8~DATAOUT26\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~88_combout\ : std_logic;
SIGNAL \regFile|regFile[3][30]~q\ : std_logic;
SIGNAL \aluOp2[30]~36_combout\ : std_logic;
SIGNAL \aluOp2[30]~37_combout\ : std_logic;
SIGNAL \aluOp2[30]~38_combout\ : std_logic;
SIGNAL \aluOp2[30]~41_combout\ : std_logic;
SIGNAL \ALU|Mux1~3_combout\ : std_logic;
SIGNAL \ALU|aluOut~30_combout\ : std_logic;
SIGNAL \ALU|Mux1~2_combout\ : std_logic;
SIGNAL \ALU|Mux1~4_combout\ : std_logic;
SIGNAL \ALU|Mux1~5_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~115_combout\ : std_logic;
SIGNAL \ALU|Mux7~4_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \ALU|Mux1~0_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[0]~0_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|selnose[33]~54_combout\ : std_logic;
SIGNAL \ALU|Mux1~1_combout\ : std_logic;
SIGNAL \ALU|Mux1~6_combout\ : std_logic;
SIGNAL \ALU|Mux1~7_combout\ : std_logic;
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \regFile|regFile[3][30]~2_combout\ : std_logic;
SIGNAL \regFile|regFile[7][30]~q\ : std_logic;
SIGNAL \regFile|Mux1~0_combout\ : std_logic;
SIGNAL \regFile|Mux1~1_combout\ : std_logic;
SIGNAL \regFile|Mux1~4_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult7~DATAOUT9\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out8~DATAOUT25\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~86_combout\ : std_logic;
SIGNAL \regFile|regFile[3][29]~q\ : std_logic;
SIGNAL \regFile|regFile[1][29]~q\ : std_logic;
SIGNAL \regFile|regFile[0][29]~q\ : std_logic;
SIGNAL \aluOp2[29]~42_combout\ : std_logic;
SIGNAL \aluOp2[29]~43_combout\ : std_logic;
SIGNAL \aluOp2[29]~44_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~68_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~113_combout\ : std_logic;
SIGNAL \ALU|Mux2~2_combout\ : std_logic;
SIGNAL \regFile|Mux2~0_combout\ : std_logic;
SIGNAL \regFile|Mux2~1_combout\ : std_logic;
SIGNAL \ALU|aluOut~29_combout\ : std_logic;
SIGNAL \ALU|Mux2~3_combout\ : std_logic;
SIGNAL \ALU|Mux2~4_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[33]~1_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[32]~2_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ : std_logic;
SIGNAL \ALU|Mux2~0_combout\ : std_logic;
SIGNAL \ALU|Mux2~1_combout\ : std_logic;
SIGNAL \ALU|Mux2~5_combout\ : std_logic;
SIGNAL \ALU|Mux2~6_combout\ : std_logic;
SIGNAL \ALU|Mux2~7_combout\ : std_logic;
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \regFile|regFile[3][29]~3_combout\ : std_logic;
SIGNAL \regFile|regFile[2][29]~q\ : std_logic;
SIGNAL \regFile|Mux2~2_combout\ : std_logic;
SIGNAL \regFile|Mux2~3_combout\ : std_logic;
SIGNAL \regFile|Mux2~4_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult7~DATAOUT8\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out8~DATAOUT24\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~84_combout\ : std_logic;
SIGNAL \regFile|regFile[3][28]~q\ : std_logic;
SIGNAL \regFile|regFile[2][28]~q\ : std_logic;
SIGNAL \regFile|regFile[0][28]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[0][28]~q\ : std_logic;
SIGNAL \regFile|regFile[1][28]~q\ : std_logic;
SIGNAL \aluOp2[28]~48_combout\ : std_logic;
SIGNAL \aluOp2[28]~49_combout\ : std_logic;
SIGNAL \aluOp2[28]~50_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~69_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~111_combout\ : std_logic;
SIGNAL \regFile|Mux3~2_combout\ : std_logic;
SIGNAL \regFile|Mux3~3_combout\ : std_logic;
SIGNAL \ALU|aluOut~28_combout\ : std_logic;
SIGNAL \ALU|Mux3~3_combout\ : std_logic;
SIGNAL \ALU|Mux3~2_combout\ : std_logic;
SIGNAL \ALU|Mux3~4_combout\ : std_logic;
SIGNAL \ALU|Mux3~5_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \ALU|Mux3~0_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[66]~3_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[65]~4_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[64]~5_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ : std_logic;
SIGNAL \ALU|Mux3~1_combout\ : std_logic;
SIGNAL \ALU|Mux3~6_combout\ : std_logic;
SIGNAL \ALU|Mux3~7_combout\ : std_logic;
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \regFile|regFile[3][28]~4_combout\ : std_logic;
SIGNAL \regFile|regFile[7][28]~q\ : std_logic;
SIGNAL \regFile|Mux3~0_combout\ : std_logic;
SIGNAL \regFile|Mux3~1_combout\ : std_logic;
SIGNAL \regFile|Mux3~4_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult7~DATAOUT7\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out8~DATAOUT20\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~76_combout\ : std_logic;
SIGNAL \regFile|regFile[3][24]~q\ : std_logic;
SIGNAL \regFile|regFile[2][24]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[2][24]~q\ : std_logic;
SIGNAL \regFile|regFile[0][24]~q\ : std_logic;
SIGNAL \aluOp2[24]~70_combout\ : std_logic;
SIGNAL \aluOp2[24]~71_combout\ : std_logic;
SIGNAL \aluOp2[24]~74_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~123_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~124_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~126_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~127_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~128_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~92\ : std_logic;
SIGNAL \ALU|uFS|Add0~94\ : std_logic;
SIGNAL \ALU|uFS|Add0~96\ : std_logic;
SIGNAL \ALU|uFS|Add0~98\ : std_logic;
SIGNAL \ALU|uFS|Add0~100\ : std_logic;
SIGNAL \ALU|uFS|Add0~102\ : std_logic;
SIGNAL \ALU|uFS|Add0~104\ : std_logic;
SIGNAL \ALU|uFS|Add0~106\ : std_logic;
SIGNAL \ALU|uFS|Add0~108\ : std_logic;
SIGNAL \ALU|uFS|Add0~109_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[98]~7_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[97]~8_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[96]~9_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \ALU|Mux4~0_combout\ : std_logic;
SIGNAL \ALU|Mux4~1_combout\ : std_logic;
SIGNAL \regFile|Mux4~0_combout\ : std_logic;
SIGNAL \regFile|Mux4~1_combout\ : std_logic;
SIGNAL \ALU|aluOut~27_combout\ : std_logic;
SIGNAL \ALU|Mux4~2_combout\ : std_logic;
SIGNAL \ALU|Mux4~3_combout\ : std_logic;
SIGNAL \ALU|Mux4~4_combout\ : std_logic;
SIGNAL \ALU|Mux4~5_combout\ : std_logic;
SIGNAL \ALU|Mux4~6_combout\ : std_logic;
SIGNAL \ALU|Mux4~7_combout\ : std_logic;
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \regFile|regFile[3][27]~5_combout\ : std_logic;
SIGNAL \regFile|regFile[3][27]~feeder_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~82_combout\ : std_logic;
SIGNAL \regFile|regFile[3][27]~q\ : std_logic;
SIGNAL \regFile|Mux4~2_combout\ : std_logic;
SIGNAL \regFile|Mux4~3_combout\ : std_logic;
SIGNAL \regFile|Mux4~4_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult7~DATAOUT6\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out8~DATAOUT22\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~80_combout\ : std_logic;
SIGNAL \regFile|regFile[3][26]~q\ : std_logic;
SIGNAL \regFile|regFile[1][26]~q\ : std_logic;
SIGNAL \regFile|regFile[0][26]~q\ : std_logic;
SIGNAL \aluOp2[26]~54_combout\ : std_logic;
SIGNAL \regFile|regFile[2][26]~q\ : std_logic;
SIGNAL \aluOp2[26]~55_combout\ : std_logic;
SIGNAL \aluOp2[26]~58_combout\ : std_logic;
SIGNAL \ALU|Mux5~2_combout\ : std_logic;
SIGNAL \regFile|Mux5~2_combout\ : std_logic;
SIGNAL \regFile|Mux5~3_combout\ : std_logic;
SIGNAL \ALU|aluOut~26_combout\ : std_logic;
SIGNAL \ALU|Mux5~3_combout\ : std_logic;
SIGNAL \ALU|Mux5~4_combout\ : std_logic;
SIGNAL \ALU|Mux5~5_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \ALU|Mux5~0_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|selnose[132]~56_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[131]~11_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[130]~12_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[129]~13_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[128]~14_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ : std_logic;
SIGNAL \ALU|Mux5~1_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~107_combout\ : std_logic;
SIGNAL \ALU|Mux5~6_combout\ : std_logic;
SIGNAL \ALU|Mux5~7_combout\ : std_logic;
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \regFile|regFile[3][26]~6_combout\ : std_logic;
SIGNAL \regFile|regFile[7][26]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[7][26]~q\ : std_logic;
SIGNAL \regFile|Mux5~0_combout\ : std_logic;
SIGNAL \regFile|Mux5~1_combout\ : std_logic;
SIGNAL \regFile|Mux5~4_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult7~DATAOUT5\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out8~dataout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[18]~36_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~36_combout\ : std_logic;
SIGNAL \regFile|regFile[3][4]~q\ : std_logic;
SIGNAL \regFile|regFile[2][4]~q\ : std_logic;
SIGNAL \regFile|regFile[0][4]~q\ : std_logic;
SIGNAL \regFile|regFile[1][4]~q\ : std_logic;
SIGNAL \aluOp2[4]~150_combout\ : std_logic;
SIGNAL \aluOp2[4]~151_combout\ : std_logic;
SIGNAL \aluOp2[4]~154_combout\ : std_logic;
SIGNAL \aluOp2[4]~155_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|selnose[99]~55_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[99]~6_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[132]~10_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[165]~15_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[164]~16_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[163]~17_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[162]~18_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[161]~19_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[160]~20_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \ALU|Mux6~0_combout\ : std_logic;
SIGNAL \ALU|Mux6~1_combout\ : std_logic;
SIGNAL \ALU|Mux6~2_combout\ : std_logic;
SIGNAL \regFile|Mux6~0_combout\ : std_logic;
SIGNAL \regFile|Mux6~1_combout\ : std_logic;
SIGNAL \ALU|aluOut~25_combout\ : std_logic;
SIGNAL \ALU|Mux6~3_combout\ : std_logic;
SIGNAL \ALU|Mux6~4_combout\ : std_logic;
SIGNAL \ALU|Mux6~5_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~105_combout\ : std_logic;
SIGNAL \ALU|Mux6~6_combout\ : std_logic;
SIGNAL \ALU|Mux6~7_combout\ : std_logic;
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \regFile|regFile[3][25]~7_combout\ : std_logic;
SIGNAL \regFile|regFile[3][25]~feeder_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~78_combout\ : std_logic;
SIGNAL \regFile|regFile[3][25]~q\ : std_logic;
SIGNAL \regFile|Mux6~2_combout\ : std_logic;
SIGNAL \regFile|Mux6~3_combout\ : std_logic;
SIGNAL \regFile|Mux6~4_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult7~DATAOUT4\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out8~DATAOUT7\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[25]~50_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~50_combout\ : std_logic;
SIGNAL \regFile|regFile[3][11]~q\ : std_logic;
SIGNAL \regFile|regFile[2][11]~q\ : std_logic;
SIGNAL \regFile|regFile[1][11]~q\ : std_logic;
SIGNAL \aluOp2[11]~20_combout\ : std_logic;
SIGNAL \aluOp2[11]~21_combout\ : std_logic;
SIGNAL \aluOp2[11]~24_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[198]~21_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[197]~22_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[196]~23_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[195]~24_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[194]~25_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[193]~26_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[192]~27_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \ALU|Mux7~6_combout\ : std_logic;
SIGNAL \ALU|Mux7~7_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~103_combout\ : std_logic;
SIGNAL \regFile|Mux7~0_combout\ : std_logic;
SIGNAL \regFile|Mux7~1_combout\ : std_logic;
SIGNAL \ALU|aluOut~22_combout\ : std_logic;
SIGNAL \ALU|Mux7~8_combout\ : std_logic;
SIGNAL \ALU|Mux7~9_combout\ : std_logic;
SIGNAL \ALU|Mux7~10_combout\ : std_logic;
SIGNAL \ALU|Mux7~11_combout\ : std_logic;
SIGNAL \ALU|Mux7~12_combout\ : std_logic;
SIGNAL \ALU|Mux7~13_combout\ : std_logic;
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \regFile|regFile[3][24]~8_combout\ : std_logic;
SIGNAL \regFile|regFile[1][24]~q\ : std_logic;
SIGNAL \regFile|Mux7~2_combout\ : std_logic;
SIGNAL \regFile|Mux7~3_combout\ : std_logic;
SIGNAL \regFile|Mux7~4_combout\ : std_logic;
SIGNAL \ALU|Mux8~2_combout\ : std_logic;
SIGNAL \regFile|Mux8~2_combout\ : std_logic;
SIGNAL \regFile|Mux8~3_combout\ : std_logic;
SIGNAL \ALU|aluOut~21_combout\ : std_logic;
SIGNAL \ALU|Mux8~3_combout\ : std_logic;
SIGNAL \ALU|Mux8~4_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|selnose[231]~57_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[231]~28_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[230]~29_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[229]~30_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[228]~31_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[227]~32_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[226]~33_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[225]~34_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[224]~35_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \ALU|Mux8~0_combout\ : std_logic;
SIGNAL \ALU|Mux8~1_combout\ : std_logic;
SIGNAL \ALU|Mux8~5_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~101_combout\ : std_logic;
SIGNAL \ALU|Mux8~6_combout\ : std_logic;
SIGNAL \ALU|Mux8~7_combout\ : std_logic;
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \regFile|regFile[3][23]~9_combout\ : std_logic;
SIGNAL \regFile|regFile[5][23]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[5][23]~q\ : std_logic;
SIGNAL \regFile|Mux8~0_combout\ : std_logic;
SIGNAL \regFile|Mux8~1_combout\ : std_logic;
SIGNAL \regFile|Mux8~4_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult7~DATAOUT3\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out8~DATAOUT18\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~72_combout\ : std_logic;
SIGNAL \regFile|regFile[3][22]~q\ : std_logic;
SIGNAL \regFile|regFile[2][22]~q\ : std_logic;
SIGNAL \regFile|regFile[0][22]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[0][22]~q\ : std_logic;
SIGNAL \regFile|regFile[1][22]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[1][22]~q\ : std_logic;
SIGNAL \aluOp2[22]~75_combout\ : std_logic;
SIGNAL \aluOp2[22]~76_combout\ : std_logic;
SIGNAL \aluOp2[22]~79_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~125_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~99_combout\ : std_logic;
SIGNAL \regFile|Mux9~2_combout\ : std_logic;
SIGNAL \regFile|Mux9~3_combout\ : std_logic;
SIGNAL \ALU|aluOut~20_combout\ : std_logic;
SIGNAL \ALU|Mux9~2_combout\ : std_logic;
SIGNAL \ALU|Mux9~3_combout\ : std_logic;
SIGNAL \ALU|Mux9~4_combout\ : std_logic;
SIGNAL \ALU|Mux9~5_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \ALU|Mux9~0_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|selnose[264]~58_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[264]~36_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[263]~37_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[262]~38_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[261]~39_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[260]~40_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[259]~41_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[258]~42_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[257]~43_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[256]~44_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ : std_logic;
SIGNAL \ALU|Mux9~1_combout\ : std_logic;
SIGNAL \ALU|Mux9~6_combout\ : std_logic;
SIGNAL \ALU|Mux9~7_combout\ : std_logic;
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \regFile|regFile[3][22]~10_combout\ : std_logic;
SIGNAL \regFile|regFile[5][22]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[5][22]~q\ : std_logic;
SIGNAL \regFile|Mux9~0_combout\ : std_logic;
SIGNAL \regFile|Mux9~1_combout\ : std_logic;
SIGNAL \regFile|Mux9~4_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~97_combout\ : std_logic;
SIGNAL \ALU|Mux10~2_combout\ : std_logic;
SIGNAL \regFile|Mux10~2_combout\ : std_logic;
SIGNAL \regFile|Mux10~3_combout\ : std_logic;
SIGNAL \ALU|aluOut~19_combout\ : std_logic;
SIGNAL \ALU|Mux10~3_combout\ : std_logic;
SIGNAL \ALU|Mux10~4_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[297]~45_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[296]~46_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[295]~47_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[294]~48_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[293]~49_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[292]~50_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[291]~51_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[290]~52_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[289]~53_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[288]~54_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ : std_logic;
SIGNAL \ALU|Mux10~0_combout\ : std_logic;
SIGNAL \ALU|Mux10~1_combout\ : std_logic;
SIGNAL \ALU|Mux10~5_combout\ : std_logic;
SIGNAL \ALU|Mux10~6_combout\ : std_logic;
SIGNAL \ALU|Mux10~7_combout\ : std_logic;
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \regFile|regFile[3][21]~11_combout\ : std_logic;
SIGNAL \regFile|regFile[7][21]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[7][21]~q\ : std_logic;
SIGNAL \regFile|Mux10~0_combout\ : std_logic;
SIGNAL \regFile|Mux10~1_combout\ : std_logic;
SIGNAL \regFile|Mux10~4_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult7~DATAOUT2\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out8~DATAOUT16\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~68_combout\ : std_logic;
SIGNAL \regFile|regFile[3][20]~q\ : std_logic;
SIGNAL \regFile|regFile[0][20]~q\ : std_logic;
SIGNAL \regFile|regFile[1][20]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[1][20]~q\ : std_logic;
SIGNAL \regFile|Mux11~2_combout\ : std_logic;
SIGNAL \regFile|regFile[2][20]~q\ : std_logic;
SIGNAL \regFile|Mux11~3_combout\ : std_logic;
SIGNAL \regFile|regFile[7][20]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[7][20]~q\ : std_logic;
SIGNAL \regFile|regFile[4][20]~q\ : std_logic;
SIGNAL \regFile|regFile[6][20]~q\ : std_logic;
SIGNAL \regFile|Mux11~0_combout\ : std_logic;
SIGNAL \regFile|Mux11~1_combout\ : std_logic;
SIGNAL \regFile|Mux11~4_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult7~DATAOUT1\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out8~DATAOUT15\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~66_combout\ : std_logic;
SIGNAL \regFile|regFile[3][19]~q\ : std_logic;
SIGNAL \regFile|regFile[1][19]~q\ : std_logic;
SIGNAL \regFile|regFile[0][19]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[0][19]~q\ : std_logic;
SIGNAL \regFile|Mux12~2_combout\ : std_logic;
SIGNAL \regFile|regFile[2][19]~q\ : std_logic;
SIGNAL \regFile|Mux12~3_combout\ : std_logic;
SIGNAL \regFile|regFile[4][19]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[4][19]~q\ : std_logic;
SIGNAL \regFile|regFile[6][19]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[6][19]~q\ : std_logic;
SIGNAL \regFile|Mux12~0_combout\ : std_logic;
SIGNAL \regFile|regFile[5][19]~q\ : std_logic;
SIGNAL \regFile|Mux12~1_combout\ : std_logic;
SIGNAL \regFile|Mux12~4_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~95_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \ALU|Mux11~0_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|selnose[330]~59_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[330]~55_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[329]~56_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[328]~57_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[327]~58_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[326]~59_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[325]~60_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[324]~61_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[323]~62_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[322]~63_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[321]~64_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[320]~65_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~23\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ : std_logic;
SIGNAL \ALU|Mux11~1_combout\ : std_logic;
SIGNAL \ALU|Mux11~3_combout\ : std_logic;
SIGNAL \ALU|aluOut~18_combout\ : std_logic;
SIGNAL \ALU|Mux11~2_combout\ : std_logic;
SIGNAL \ALU|Mux11~4_combout\ : std_logic;
SIGNAL \ALU|Mux11~5_combout\ : std_logic;
SIGNAL \ALU|Mux11~6_combout\ : std_logic;
SIGNAL \ALU|Mux11~7_combout\ : std_logic;
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \regFile|regFile[3][20]~12_combout\ : std_logic;
SIGNAL \regFile|regFile[5][20]~q\ : std_logic;
SIGNAL \aluOp2[20]~92_combout\ : std_logic;
SIGNAL \aluOp2[20]~93_combout\ : std_logic;
SIGNAL \aluOp2[20]~90_combout\ : std_logic;
SIGNAL \aluOp2[20]~91_combout\ : std_logic;
SIGNAL \aluOp2[20]~94_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult3~DATAOUT5\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out4~DATAOUT29\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~58_combout\ : std_logic;
SIGNAL \regFile|regFile[3][15]~q\ : std_logic;
SIGNAL \regFile|regFile[2][15]~q\ : std_logic;
SIGNAL \regFile|regFile[1][15]~q\ : std_logic;
SIGNAL \regFile|regFile[0][15]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[0][15]~q\ : std_logic;
SIGNAL \aluOp2[15]~125_combout\ : std_logic;
SIGNAL \aluOp2[15]~126_combout\ : std_logic;
SIGNAL \regFile|regFile[7][15]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[7][15]~q\ : std_logic;
SIGNAL \regFile|regFile[5][15]~q\ : std_logic;
SIGNAL \regFile|regFile[4][15]~q\ : std_logic;
SIGNAL \aluOp2[15]~127_combout\ : std_logic;
SIGNAL \aluOp2[15]~128_combout\ : std_logic;
SIGNAL \aluOp2[15]~129_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|selnose[396]~49_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|selnose[363]~60_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[363]~66_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[362]~67_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[361]~68_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[360]~69_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[359]~70_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[358]~71_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[357]~72_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[356]~73_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[355]~74_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[354]~75_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[353]~76_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[352]~77_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \ALU|Mux12~0_combout\ : std_logic;
SIGNAL \ALU|Mux12~1_combout\ : std_logic;
SIGNAL \ALU|aluOut~17_combout\ : std_logic;
SIGNAL \ALU|Mux12~2_combout\ : std_logic;
SIGNAL \ALU|Mux12~3_combout\ : std_logic;
SIGNAL \ALU|Mux12~4_combout\ : std_logic;
SIGNAL \ALU|Mux12~5_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~93_combout\ : std_logic;
SIGNAL \ALU|Mux12~6_combout\ : std_logic;
SIGNAL \ALU|Mux12~7_combout\ : std_logic;
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \regFile|regFile[3][19]~13_combout\ : std_logic;
SIGNAL \regFile|regFile[7][19]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[7][19]~q\ : std_logic;
SIGNAL \aluOp2[19]~87_combout\ : std_logic;
SIGNAL \aluOp2[19]~88_combout\ : std_logic;
SIGNAL \aluOp2[19]~85_combout\ : std_logic;
SIGNAL \aluOp2[19]~86_combout\ : std_logic;
SIGNAL \aluOp2[19]~89_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult3~DATAOUT4\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out4~DATAOUT30\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~60_combout\ : std_logic;
SIGNAL \regFile|regFile[3][16]~q\ : std_logic;
SIGNAL \regFile|regFile[2][16]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[2][16]~q\ : std_logic;
SIGNAL \regFile|regFile[0][16]~q\ : std_logic;
SIGNAL \regFile|regFile[1][16]~q\ : std_logic;
SIGNAL \aluOp2[16]~110_combout\ : std_logic;
SIGNAL \aluOp2[16]~111_combout\ : std_logic;
SIGNAL \aluOp2[16]~114_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~131_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~132_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~133_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~134_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~136_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~138_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~139_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~120_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~58_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~55_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~52_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~47_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~42_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~44_cout\ : std_logic;
SIGNAL \ALU|uFS|Add0~46\ : std_logic;
SIGNAL \ALU|uFS|Add0~49\ : std_logic;
SIGNAL \ALU|uFS|Add0~51\ : std_logic;
SIGNAL \ALU|uFS|Add0~54\ : std_logic;
SIGNAL \ALU|uFS|Add0~57\ : std_logic;
SIGNAL \ALU|uFS|Add0~60\ : std_logic;
SIGNAL \ALU|uFS|Add0~63\ : std_logic;
SIGNAL \ALU|uFS|Add0~65\ : std_logic;
SIGNAL \ALU|uFS|Add0~72\ : std_logic;
SIGNAL \ALU|uFS|Add0~74\ : std_logic;
SIGNAL \ALU|uFS|Add0~76\ : std_logic;
SIGNAL \ALU|uFS|Add0~78\ : std_logic;
SIGNAL \ALU|uFS|Add0~80\ : std_logic;
SIGNAL \ALU|uFS|Add0~82\ : std_logic;
SIGNAL \ALU|uFS|Add0~84\ : std_logic;
SIGNAL \ALU|uFS|Add0~86\ : std_logic;
SIGNAL \ALU|uFS|Add0~88\ : std_logic;
SIGNAL \ALU|uFS|Add0~90\ : std_logic;
SIGNAL \ALU|uFS|Add0~91_combout\ : std_logic;
SIGNAL \regFile|Mux13~0_combout\ : std_logic;
SIGNAL \regFile|Mux13~1_combout\ : std_logic;
SIGNAL \ALU|aluOut~24_combout\ : std_logic;
SIGNAL \ALU|Mux13~3_combout\ : std_logic;
SIGNAL \ALU|Mux13~2_combout\ : std_logic;
SIGNAL \ALU|Mux13~4_combout\ : std_logic;
SIGNAL \ALU|Mux13~5_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \ALU|Mux13~0_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[396]~78_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[395]~79_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[394]~80_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[393]~81_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[392]~82_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[391]~83_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[390]~84_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[389]~85_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[388]~86_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[387]~87_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[386]~88_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[385]~89_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[384]~90_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~27\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ : std_logic;
SIGNAL \ALU|Mux13~1_combout\ : std_logic;
SIGNAL \ALU|Mux13~6_combout\ : std_logic;
SIGNAL \ALU|Mux13~7_combout\ : std_logic;
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \regFile|regFile[3][17]~15_combout\ : std_logic;
SIGNAL \regFile|regFile[3][17]~feeder_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~62_combout\ : std_logic;
SIGNAL \regFile|regFile[3][17]~q\ : std_logic;
SIGNAL \regFile|Mux14~2_combout\ : std_logic;
SIGNAL \regFile|Mux14~3_combout\ : std_logic;
SIGNAL \regFile|Mux14~0_combout\ : std_logic;
SIGNAL \regFile|Mux14~1_combout\ : std_logic;
SIGNAL \regFile|Mux14~4_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~89_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|selnose[429]~61_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[429]~91_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[428]~92_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[427]~93_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[426]~94_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[425]~95_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[424]~96_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[423]~97_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[422]~98_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[421]~99_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[420]~100_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[419]~101_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[418]~102_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[417]~103_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[416]~104_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~29\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ : std_logic;
SIGNAL \ALU|Mux14~0_combout\ : std_logic;
SIGNAL \ALU|Mux14~1_combout\ : std_logic;
SIGNAL \ALU|Mux14~2_combout\ : std_logic;
SIGNAL \ALU|aluOut~23_combout\ : std_logic;
SIGNAL \ALU|Mux14~3_combout\ : std_logic;
SIGNAL \ALU|Mux14~4_combout\ : std_logic;
SIGNAL \ALU|Mux14~5_combout\ : std_logic;
SIGNAL \ALU|Mux14~6_combout\ : std_logic;
SIGNAL \ALU|Mux14~7_combout\ : std_logic;
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \regFile|regFile[3][16]~16_combout\ : std_logic;
SIGNAL \regFile|regFile[4][16]~q\ : std_logic;
SIGNAL \regFile|Mux15~0_combout\ : std_logic;
SIGNAL \regFile|Mux15~1_combout\ : std_logic;
SIGNAL \regFile|Mux15~2_combout\ : std_logic;
SIGNAL \regFile|Mux15~3_combout\ : std_logic;
SIGNAL \regFile|Mux15~4_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult3~DATAOUT3\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out4~DATAOUT28\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~56_combout\ : std_logic;
SIGNAL \regFile|regFile[3][14]~q\ : std_logic;
SIGNAL \regFile|Mux17~2_combout\ : std_logic;
SIGNAL \regFile|Mux17~3_combout\ : std_logic;
SIGNAL \regFile|Mux17~0_combout\ : std_logic;
SIGNAL \regFile|Mux17~1_combout\ : std_logic;
SIGNAL \regFile|Mux17~4_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~85_combout\ : std_logic;
SIGNAL \regFile|Mux16~2_combout\ : std_logic;
SIGNAL \regFile|Mux16~3_combout\ : std_logic;
SIGNAL \ALU|aluOut~15_combout\ : std_logic;
SIGNAL \ALU|Mux16~2_combout\ : std_logic;
SIGNAL \ALU|Mux16~3_combout\ : std_logic;
SIGNAL \ALU|Mux16~4_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|selnose[462]~62_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[462]~105_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[461]~106_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[460]~107_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[459]~108_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[458]~109_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[457]~110_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[456]~111_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[455]~112_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[454]~113_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[453]~114_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[452]~115_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[451]~116_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[450]~117_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[449]~118_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[448]~119_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~30_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[495]~120_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~28_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[494]~121_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~26_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[493]~122_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~24_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[492]~123_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[491]~124_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~20_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[490]~125_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~18_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[489]~126_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~16_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[488]~127_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~14_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[487]~128_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[486]~129_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[485]~130_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[484]~131_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[483]~132_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[482]~133_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[481]~134_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[480]~135_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~1\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~3\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~5\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~7\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~9\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~11\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~13\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~15\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~17\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~19\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~21\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~23\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~25\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~27\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~29\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~31\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~33\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\ : std_logic;
SIGNAL \ALU|Mux16~0_combout\ : std_logic;
SIGNAL \ALU|Mux16~1_combout\ : std_logic;
SIGNAL \ALU|Mux16~5_combout\ : std_logic;
SIGNAL \ALU|Mux16~6_combout\ : std_logic;
SIGNAL \ALU|Mux16~7_combout\ : std_logic;
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \regFile|regFile[3][15]~17_combout\ : std_logic;
SIGNAL \regFile|regFile[6][15]~q\ : std_logic;
SIGNAL \regFile|Mux16~0_combout\ : std_logic;
SIGNAL \regFile|Mux16~1_combout\ : std_logic;
SIGNAL \regFile|Mux16~4_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~87_combout\ : std_logic;
SIGNAL \ALU|Mux15~3_combout\ : std_logic;
SIGNAL \ALU|aluOut~16_combout\ : std_logic;
SIGNAL \ALU|Mux15~2_combout\ : std_logic;
SIGNAL \ALU|Mux15~4_combout\ : std_logic;
SIGNAL \ALU|Mux15~5_combout\ : std_logic;
SIGNAL \ALU|Mux15~0_combout\ : std_logic;
SIGNAL \ALU|Mux15~1_combout\ : std_logic;
SIGNAL \ALU|Mux15~6_combout\ : std_logic;
SIGNAL \ALU|Mux15~7_combout\ : std_logic;
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \regFile|regFile[3][18]~14_combout\ : std_logic;
SIGNAL \regFile|regFile[3][18]~feeder_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~64_combout\ : std_logic;
SIGNAL \regFile|regFile[3][18]~q\ : std_logic;
SIGNAL \regFile|Mux13~2_combout\ : std_logic;
SIGNAL \regFile|Mux13~3_combout\ : std_logic;
SIGNAL \regFile|Mux13~4_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult7~dataout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out8~DATAOUT8\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|add9_result[26]~52_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~52_combout\ : std_logic;
SIGNAL \regFile|regFile[3][12]~q\ : std_logic;
SIGNAL \regFile|regFile[2][12]~q\ : std_logic;
SIGNAL \regFile|regFile[1][12]~q\ : std_logic;
SIGNAL \aluOp2[12]~25_combout\ : std_logic;
SIGNAL \aluOp2[12]~26_combout\ : std_logic;
SIGNAL \aluOp2[12]~29_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~135_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~79_combout\ : std_logic;
SIGNAL \regFile|Mux19~0_combout\ : std_logic;
SIGNAL \regFile|Mux19~1_combout\ : std_logic;
SIGNAL \ALU|aluOut~12_combout\ : std_logic;
SIGNAL \ALU|Mux19~3_combout\ : std_logic;
SIGNAL \ALU|Mux19~2_combout\ : std_logic;
SIGNAL \ALU|Mux19~4_combout\ : std_logic;
SIGNAL \ALU|Mux19~5_combout\ : std_logic;
SIGNAL \ALU|Mux19~0_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~32_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[528]~136_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~30_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[527]~137_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~28_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[526]~138_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~26_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[525]~139_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~24_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[524]~140_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[523]~141_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~20_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[522]~142_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~18_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[521]~143_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~16_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[520]~144_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~14_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[519]~145_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[518]~146_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[517]~147_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~8_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[516]~148_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~6_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[515]~149_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~4_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[514]~150_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~2_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[513]~151_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~0_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[512]~152_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~3\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~7\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~11\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~13\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~15\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~17\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~19\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~21\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~23\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~25\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~27\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~29\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~31\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~33\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~34_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~35\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[561]~153_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~32_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[560]~154_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~30_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[559]~155_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~28_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[558]~156_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~26_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[557]~157_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~24_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[556]~158_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~22_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[555]~159_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~20_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[554]~160_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~18_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[553]~161_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~16_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[552]~162_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~14_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[551]~163_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~12_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[550]~164_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~10_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[549]~165_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~8_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[548]~166_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~6_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[547]~167_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~4_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[546]~168_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~2_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[545]~169_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~0_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[544]~170_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~1\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~3\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~5\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~7\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~9\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~11\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~13\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~15\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~17\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~19\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~21\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~23\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~25\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~27\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~29\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~31\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~33\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~35\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~36_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~37\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[594]~171_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~34_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[593]~172_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~32_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[592]~173_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~30_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[591]~174_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~28_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[590]~175_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~26_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[589]~176_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~24_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[588]~177_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~22_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[587]~178_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~20_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[586]~179_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~18_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[585]~180_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~16_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[584]~181_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~14_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[583]~182_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~12_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[582]~183_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~10_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[581]~184_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~8_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[580]~185_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~6_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[579]~186_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~4_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[578]~187_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~2_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[577]~188_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~0_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[576]~189_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~1\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~3\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~5\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~7\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~9\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~11\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~13\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~15\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~17\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~19\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~21\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~23\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~25\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~27\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~29\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~31\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~33\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~35\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~37\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[19]~39\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\ : std_logic;
SIGNAL \ALU|Mux19~1_combout\ : std_logic;
SIGNAL \ALU|Mux19~6_combout\ : std_logic;
SIGNAL \ALU|Mux19~7_combout\ : std_logic;
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \regFile|regFile[3][11]~21_combout\ : std_logic;
SIGNAL \regFile|regFile[0][11]~q\ : std_logic;
SIGNAL \regFile|Mux20~2_combout\ : std_logic;
SIGNAL \regFile|Mux20~3_combout\ : std_logic;
SIGNAL \regFile|Mux20~0_combout\ : std_logic;
SIGNAL \regFile|Mux20~1_combout\ : std_logic;
SIGNAL \regFile|Mux20~4_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult3~DATAOUT2\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out4~DATAOUT24\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~48_combout\ : std_logic;
SIGNAL \regFile|regFile[3][10]~q\ : std_logic;
SIGNAL \regFile|regFile[2][10]~q\ : std_logic;
SIGNAL \regFile|regFile[0][10]~q\ : std_logic;
SIGNAL \regFile|regFile[1][10]~q\ : std_logic;
SIGNAL \regFile|Mux21~2_combout\ : std_logic;
SIGNAL \regFile|Mux21~3_combout\ : std_logic;
SIGNAL \regFile|Mux21~4_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~77_combout\ : std_logic;
SIGNAL \ALU|aluOut~11_combout\ : std_logic;
SIGNAL \ALU|Mux20~2_combout\ : std_logic;
SIGNAL \ALU|Mux20~3_combout\ : std_logic;
SIGNAL \ALU|Mux20~4_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[19]~38_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[627]~190_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~36_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[626]~191_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~34_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[625]~192_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~32_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[624]~193_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~30_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[623]~194_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~28_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[622]~195_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~26_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[621]~196_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~24_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[620]~197_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~22_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[619]~198_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~20_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[618]~199_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~18_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[617]~200_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~16_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[616]~201_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~14_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[615]~202_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~12_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[614]~203_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~10_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[613]~204_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~8_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[612]~205_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~6_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[611]~206_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~4_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[610]~207_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~2_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[609]~208_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~0_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[608]~209_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~1\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~3\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~5\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~7\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~9\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~11\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~13\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~15\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~17\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~19\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~21\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~23\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~25\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~27\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~29\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~31\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~33\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[17]~35\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~37\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[19]~39\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[20]~41\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\ : std_logic;
SIGNAL \ALU|Mux20~0_combout\ : std_logic;
SIGNAL \ALU|Mux20~1_combout\ : std_logic;
SIGNAL \ALU|Mux20~5_combout\ : std_logic;
SIGNAL \ALU|Mux20~6_combout\ : std_logic;
SIGNAL \ALU|Mux20~7_combout\ : std_logic;
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \regFile|regFile[3][10]~22_combout\ : std_logic;
SIGNAL \regFile|regFile[5][10]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[5][10]~q\ : std_logic;
SIGNAL \aluOp2[10]~17_combout\ : std_logic;
SIGNAL \aluOp2[10]~18_combout\ : std_logic;
SIGNAL \aluOp2[10]~15_combout\ : std_logic;
SIGNAL \aluOp2[10]~16_combout\ : std_logic;
SIGNAL \aluOp2[10]~19_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~137_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~75_combout\ : std_logic;
SIGNAL \ALU|Mux21~3_combout\ : std_logic;
SIGNAL \ALU|aluOut~10_combout\ : std_logic;
SIGNAL \ALU|Mux21~2_combout\ : std_logic;
SIGNAL \ALU|Mux21~4_combout\ : std_logic;
SIGNAL \ALU|Mux21~5_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[20]~40_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[660]~210_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[19]~38_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[659]~211_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~36_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[658]~212_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[17]~34_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[657]~213_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~32_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[656]~214_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~30_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[655]~215_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~28_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[654]~216_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~26_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[653]~217_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~24_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[652]~218_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~22_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[651]~219_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~20_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[650]~220_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~18_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[649]~221_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~16_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[648]~222_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~14_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[647]~223_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~12_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[646]~224_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~10_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[645]~225_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~8_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[644]~226_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~6_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[643]~227_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~4_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[642]~228_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~2_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[641]~229_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~0_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[640]~230_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~1\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~3\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~5\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~7\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~9\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~11\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~13\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~15\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~17\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~19\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~21\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~23\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~25\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~27\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~29\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~31\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~33\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[17]~35\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~37\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[19]~39\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~41\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[21]~43\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\ : std_logic;
SIGNAL \ALU|Mux21~0_combout\ : std_logic;
SIGNAL \ALU|Mux21~1_combout\ : std_logic;
SIGNAL \ALU|Mux21~6_combout\ : std_logic;
SIGNAL \ALU|Mux21~7_combout\ : std_logic;
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \regFile|regFile[3][12]~20_combout\ : std_logic;
SIGNAL \regFile|regFile[0][12]~q\ : std_logic;
SIGNAL \regFile|Mux19~2_combout\ : std_logic;
SIGNAL \regFile|Mux19~3_combout\ : std_logic;
SIGNAL \regFile|Mux19~4_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~81_combout\ : std_logic;
SIGNAL \regFile|Mux18~2_combout\ : std_logic;
SIGNAL \regFile|Mux18~3_combout\ : std_logic;
SIGNAL \ALU|aluOut~13_combout\ : std_logic;
SIGNAL \ALU|Mux18~2_combout\ : std_logic;
SIGNAL \ALU|Mux18~3_combout\ : std_logic;
SIGNAL \ALU|Mux18~4_combout\ : std_logic;
SIGNAL \ALU|Mux18~0_combout\ : std_logic;
SIGNAL \ALU|Mux18~1_combout\ : std_logic;
SIGNAL \ALU|Mux18~5_combout\ : std_logic;
SIGNAL \ALU|Mux18~6_combout\ : std_logic;
SIGNAL \ALU|Mux18~7_combout\ : std_logic;
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \regFile|regFile[3][13]~19_combout\ : std_logic;
SIGNAL \regFile|regFile[7][13]~q\ : std_logic;
SIGNAL \regFile|Mux18~0_combout\ : std_logic;
SIGNAL \regFile|Mux18~1_combout\ : std_logic;
SIGNAL \regFile|Mux18~4_combout\ : std_logic;
SIGNAL \ALU|Mux17~3_combout\ : std_logic;
SIGNAL \ALU|Mux17~2_combout\ : std_logic;
SIGNAL \ALU|aluOut~14_combout\ : std_logic;
SIGNAL \ALU|Mux17~4_combout\ : std_logic;
SIGNAL \ALU|Mux17~5_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~83_combout\ : std_logic;
SIGNAL \ALU|Mux17~0_combout\ : std_logic;
SIGNAL \ALU|Mux17~1_combout\ : std_logic;
SIGNAL \ALU|Mux17~6_combout\ : std_logic;
SIGNAL \ALU|Mux17~7_combout\ : std_logic;
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \regFile|regFile[3][9]~23_combout\ : std_logic;
SIGNAL \regFile|regFile[3][9]~feeder_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~46_combout\ : std_logic;
SIGNAL \regFile|regFile[3][9]~q\ : std_logic;
SIGNAL \regFile|Mux22~2_combout\ : std_logic;
SIGNAL \regFile|Mux22~3_combout\ : std_logic;
SIGNAL \regFile|Mux22~0_combout\ : std_logic;
SIGNAL \regFile|Mux22~1_combout\ : std_logic;
SIGNAL \regFile|Mux22~4_combout\ : std_logic;
SIGNAL \ALU|Mux23~5_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~71_combout\ : std_logic;
SIGNAL \ALU|Mux23~0_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[21]~42_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[693]~231_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~40_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[692]~232_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[19]~38_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[691]~233_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~36_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[690]~234_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[17]~34_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[689]~235_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~32_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[688]~236_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~30_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[687]~237_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~28_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[686]~238_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~26_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[685]~239_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~24_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[684]~240_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~22_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[683]~241_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~20_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[682]~242_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~18_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[681]~243_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~16_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[680]~244_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~14_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[679]~245_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~12_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[678]~246_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~10_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[677]~247_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~8_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[676]~248_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~6_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[675]~249_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~4_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[674]~250_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~2_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[673]~251_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~0_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[672]~252_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~1\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~3\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~5\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~7\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~9\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~11\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~13\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~15\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~17\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~19\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~21\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~23\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~25\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~27\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~29\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~31\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~33\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[17]~35\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~37\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[19]~39\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~41\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[21]~43\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[22]~44_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[22]~45\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[726]~253_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[21]~42_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[725]~254_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~40_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[724]~255_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[19]~38_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[723]~256_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~36_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[722]~257_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[17]~34_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[721]~258_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~32_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[720]~259_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~30_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[719]~260_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~28_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[718]~261_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~26_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[717]~262_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~24_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[716]~263_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~22_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[715]~264_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~20_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[714]~265_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~18_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[713]~266_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~16_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[712]~267_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~14_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[711]~268_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~12_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[710]~269_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~10_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[709]~270_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~8_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[708]~271_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~6_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[707]~272_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~4_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[706]~273_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~2_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[705]~274_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~0_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[704]~275_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~1\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~3\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~5\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~7\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~9\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~11\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~13\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~15\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~17\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~19\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~21\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~23\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~25\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~27\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~29\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~31\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~33\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[17]~35\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~37\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[19]~39\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~41\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[21]~43\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~45\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[23]~47\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\ : std_logic;
SIGNAL \ALU|Mux23~1_combout\ : std_logic;
SIGNAL \ALU|Mux23~6_combout\ : std_logic;
SIGNAL \ALU|Mux23~7_combout\ : std_logic;
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \regFile|regFile[3][8]~24_combout\ : std_logic;
SIGNAL \regFile|regFile[3][8]~feeder_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~44_combout\ : std_logic;
SIGNAL \regFile|regFile[3][8]~q\ : std_logic;
SIGNAL \regFile|Mux23~2_combout\ : std_logic;
SIGNAL \regFile|Mux23~3_combout\ : std_logic;
SIGNAL \regFile|Mux23~4_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult3~DATAOUT1\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out4~DATAOUT21\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~42_combout\ : std_logic;
SIGNAL \regFile|regFile[3][7]~q\ : std_logic;
SIGNAL \regFile|Mux24~2_combout\ : std_logic;
SIGNAL \regFile|Mux24~3_combout\ : std_logic;
SIGNAL \regFile|Mux24~0_combout\ : std_logic;
SIGNAL \regFile|Mux24~1_combout\ : std_logic;
SIGNAL \regFile|Mux24~4_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult3~dataout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out4~DATAOUT20\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~40_combout\ : std_logic;
SIGNAL \regFile|regFile[3][6]~q\ : std_logic;
SIGNAL \regFile|Mux25~3_combout\ : std_logic;
SIGNAL \regFile|regFile[7][6]~q\ : std_logic;
SIGNAL \regFile|regFile[5][6]~q\ : std_logic;
SIGNAL \regFile|regFile[6][6]~q\ : std_logic;
SIGNAL \regFile|regFile[4][6]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[4][6]~q\ : std_logic;
SIGNAL \regFile|Mux25~0_combout\ : std_logic;
SIGNAL \regFile|Mux25~1_combout\ : std_logic;
SIGNAL \regFile|Mux25~4_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~64_combout\ : std_logic;
SIGNAL \ALU|aluOut~6_combout\ : std_logic;
SIGNAL \ALU|Mux24~2_combout\ : std_logic;
SIGNAL \ALU|Mux24~3_combout\ : std_logic;
SIGNAL \ALU|Mux24~4_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[23]~46_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[759]~276_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~44_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[758]~277_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[21]~42_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[757]~278_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~40_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[756]~279_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[19]~38_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[755]~280_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~36_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[754]~281_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[17]~34_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[753]~282_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~32_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[752]~283_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~30_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[751]~284_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~28_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[750]~285_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~26_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[749]~286_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~24_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[748]~287_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~22_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[747]~288_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~20_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[746]~289_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~18_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[745]~290_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~16_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[744]~291_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~14_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[743]~292_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~12_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[742]~293_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~10_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[741]~294_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~8_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[740]~295_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~6_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[739]~296_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~4_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[738]~297_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~2_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[737]~298_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~0_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[736]~299_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~1\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~3\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~5\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~7\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~9\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~11\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~13\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~15\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~17\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~19\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~21\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~23\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~25\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~27\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~29\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~31\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~33\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~35\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~37\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~39\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~41\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~43\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~45\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~47\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[24]~49\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\ : std_logic;
SIGNAL \ALU|Mux24~0_combout\ : std_logic;
SIGNAL \ALU|Mux24~1_combout\ : std_logic;
SIGNAL \ALU|Mux24~5_combout\ : std_logic;
SIGNAL \ALU|Mux24~6_combout\ : std_logic;
SIGNAL \ALU|Mux24~7_combout\ : std_logic;
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \regFile|regFile[3][6]~26_combout\ : std_logic;
SIGNAL \regFile|regFile[2][6]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[2][6]~q\ : std_logic;
SIGNAL \aluOp2[6]~172_combout\ : std_logic;
SIGNAL \aluOp2[6]~173_combout\ : std_logic;
SIGNAL \aluOp2[6]~174_combout\ : std_logic;
SIGNAL \aluOp2[6]~175_combout\ : std_logic;
SIGNAL \aluOp2[6]~176_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~61_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~62_combout\ : std_logic;
SIGNAL \ALU|Mux25~3_combout\ : std_logic;
SIGNAL \ALU|Mux25~2_combout\ : std_logic;
SIGNAL \ALU|aluOut~5_combout\ : std_logic;
SIGNAL \ALU|Mux25~4_combout\ : std_logic;
SIGNAL \ALU|Mux25~5_combout\ : std_logic;
SIGNAL \ALU|Mux25~0_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[24]~48_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[792]~300_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~46_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[791]~301_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~44_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[790]~302_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~42_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[789]~303_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~40_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[788]~304_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~38_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[787]~305_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~36_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[786]~306_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~34_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[785]~307_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~32_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[784]~308_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~30_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[783]~309_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~28_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[782]~310_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~26_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[781]~311_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~24_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[780]~312_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~22_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[779]~313_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~20_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[778]~314_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~18_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[777]~315_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~16_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[776]~316_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~14_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[775]~317_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~12_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[774]~318_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~10_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[773]~319_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~8_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[772]~320_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~6_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[771]~321_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~4_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[770]~322_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~2_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[769]~323_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~0_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[768]~324_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~1\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~3\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~5\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~7\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~9\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~11\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~13\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~15\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~17\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~19\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~21\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~23\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~25\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~27\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~29\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~31\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~33\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~35\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~37\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~39\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~41\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~43\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~45\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~47\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~49\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~51\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\ : std_logic;
SIGNAL \ALU|Mux25~1_combout\ : std_logic;
SIGNAL \ALU|Mux25~6_combout\ : std_logic;
SIGNAL \ALU|Mux25~7_combout\ : std_logic;
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \regFile|regFile[3][5]~27_combout\ : std_logic;
SIGNAL \regFile|regFile[3][5]~feeder_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~38_combout\ : std_logic;
SIGNAL \regFile|regFile[3][5]~q\ : std_logic;
SIGNAL \regFile|Mux26~2_combout\ : std_logic;
SIGNAL \regFile|Mux26~3_combout\ : std_logic;
SIGNAL \regFile|Mux26~0_combout\ : std_logic;
SIGNAL \regFile|Mux26~1_combout\ : std_logic;
SIGNAL \regFile|Mux26~4_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|mac_out2~DATAOUT34\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \regFile|regFile[3][2]~q\ : std_logic;
SIGNAL \regFile|Mux29~3_combout\ : std_logic;
SIGNAL \regFile|Mux29~0_combout\ : std_logic;
SIGNAL \regFile|Mux29~1_combout\ : std_logic;
SIGNAL \regFile|Mux29~4_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~53_combout\ : std_logic;
SIGNAL \regFile|Mux28~0_combout\ : std_logic;
SIGNAL \regFile|Mux28~1_combout\ : std_logic;
SIGNAL \ALU|aluOut~2_combout\ : std_logic;
SIGNAL \ALU|Mux28~2_combout\ : std_logic;
SIGNAL \ALU|Mux28~3_combout\ : std_logic;
SIGNAL \ALU|Mux28~4_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~50_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[825]~325_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~48_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[824]~326_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~46_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[823]~327_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~44_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[822]~328_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~42_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[821]~329_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~40_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[820]~330_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~38_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[819]~331_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~36_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[818]~332_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~34_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[817]~333_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~32_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[816]~334_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~30_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[815]~335_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~28_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[814]~336_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~26_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[813]~337_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~24_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[812]~338_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~22_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[811]~339_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~20_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[810]~340_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~18_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[809]~341_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~16_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[808]~342_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~14_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[807]~343_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~12_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[806]~344_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~10_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[805]~345_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~8_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[804]~346_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~6_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[803]~347_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~4_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[802]~348_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~2_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[801]~349_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~0_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[800]~350_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~1\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~3\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~5\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~7\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~9\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~11\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~13\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[7]~15\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~17\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[9]~19\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~21\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[11]~23\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~25\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[13]~27\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~29\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[15]~31\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~33\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[17]~35\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~37\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[19]~39\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~41\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[21]~43\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~45\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[23]~47\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~49\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[25]~51\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[26]~53\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[26]~52_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[858]~351_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[25]~50_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[857]~352_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~48_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[856]~353_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[23]~46_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[855]~354_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~44_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[854]~355_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[21]~42_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[853]~356_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~40_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[852]~357_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[19]~38_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[851]~358_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~36_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[850]~359_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[17]~34_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[849]~360_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~32_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[848]~361_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[15]~30_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[847]~362_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~28_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[846]~363_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[13]~26_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[845]~364_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~24_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[844]~365_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[11]~22_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[843]~366_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~20_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[842]~367_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[9]~18_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[841]~368_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~16_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[840]~369_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[7]~14_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[839]~370_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~12_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[838]~371_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~10_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[837]~372_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~8_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[836]~373_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~6_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[835]~374_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~4_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[834]~375_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~2_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[833]~376_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~0_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[832]~377_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~1\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~3\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~5\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~7\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~9\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~11\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~13\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[7]~15\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~17\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[9]~19\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~21\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[11]~23\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~25\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[13]~27\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~29\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[15]~31\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~33\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[17]~35\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~37\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[19]~39\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~41\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[21]~43\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~45\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[23]~47\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~49\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[25]~51\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~53\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[27]~54_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[27]~55\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[891]~378_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~52_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[890]~379_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[25]~50_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[889]~380_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~48_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[888]~381_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[23]~46_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[887]~382_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~44_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[886]~383_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[21]~42_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[885]~384_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~40_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[884]~385_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[19]~38_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[883]~386_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~36_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[882]~387_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[17]~34_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[881]~388_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~32_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[880]~389_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[15]~30_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[879]~390_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~28_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[878]~391_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[13]~26_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[877]~392_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~24_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[876]~393_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[11]~22_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[875]~394_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~20_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[874]~395_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[9]~18_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[873]~396_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~16_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[872]~397_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[7]~14_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[871]~398_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~12_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[870]~399_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~10_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[869]~400_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~8_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[868]~401_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~6_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[867]~402_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~4_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[866]~403_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~2_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[865]~404_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~0_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[864]~405_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[0]~1\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~3\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~5\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~7\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~9\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~11\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~13\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[7]~15\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~17\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[9]~19\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~21\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[11]~23\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~25\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[13]~27\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~29\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[15]~31\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~33\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[17]~35\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~37\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[19]~39\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~41\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[21]~43\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~45\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[23]~47\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~49\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[25]~51\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~53\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[27]~55\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[28]~57\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ : std_logic;
SIGNAL \ALU|Mux28~0_combout\ : std_logic;
SIGNAL \ALU|Mux28~1_combout\ : std_logic;
SIGNAL \ALU|Mux28~5_combout\ : std_logic;
SIGNAL \ALU|Mux28~6_combout\ : std_logic;
SIGNAL \ALU|Mux28~7_combout\ : std_logic;
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \regFile|regFile[3][0]~31_combout\ : std_logic;
SIGNAL \regFile|regFile[3][0]~feeder_combout\ : std_logic;
SIGNAL \ALU|Mult0|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \regFile|regFile[3][0]~q\ : std_logic;
SIGNAL \regFile|Mux31~2_combout\ : std_logic;
SIGNAL \regFile|Mux31~3_combout\ : std_logic;
SIGNAL \regFile|Mux31~0_combout\ : std_logic;
SIGNAL \regFile|Mux31~1_combout\ : std_logic;
SIGNAL \regFile|Mux31~4_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~48_combout\ : std_logic;
SIGNAL \regFile|Mux30~0_combout\ : std_logic;
SIGNAL \regFile|Mux30~1_combout\ : std_logic;
SIGNAL \ALU|aluOut~0_combout\ : std_logic;
SIGNAL \ALU|Mux30~2_combout\ : std_logic;
SIGNAL \ALU|Mux30~3_combout\ : std_logic;
SIGNAL \ALU|Mux30~4_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[28]~56_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[924]~406_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[27]~54_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[923]~407_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~52_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[922]~408_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[25]~50_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[921]~409_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~48_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[920]~410_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[23]~46_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[919]~411_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~44_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[918]~412_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[21]~42_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[917]~413_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~40_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[916]~414_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[19]~38_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[915]~415_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~36_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[914]~416_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[17]~34_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[913]~417_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~32_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[912]~418_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[15]~30_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[911]~419_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~28_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[910]~420_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[13]~26_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[909]~421_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~24_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[908]~422_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[11]~22_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[907]~423_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~20_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[906]~424_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[9]~18_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[905]~425_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~16_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[904]~426_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[7]~14_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[903]~427_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~12_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[902]~428_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~10_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[901]~429_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~8_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[900]~430_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~6_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[899]~431_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~4_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[898]~432_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~2_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[897]~433_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[0]~0_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[896]~434_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[0]~1\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~3\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~5\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~7\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~9\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~11\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~13\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[7]~15\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~17\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[9]~19\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~21\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[11]~23\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~25\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[13]~27\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~29\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[15]~31\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~33\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[17]~35\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~37\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[19]~39\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~41\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[21]~43\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~45\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[23]~47\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~49\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[25]~51\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~53\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[27]~55\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~57\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[29]~59\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[29]~58_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[957]~435_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~56_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[956]~436_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[27]~54_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[955]~437_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~52_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[954]~438_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[25]~50_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[953]~439_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~48_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[952]~440_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[23]~46_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[951]~441_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~44_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[950]~442_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[21]~42_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[949]~443_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~40_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[948]~444_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[19]~38_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[947]~445_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~36_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[946]~446_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[17]~34_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[945]~447_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~32_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[944]~448_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[15]~30_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[943]~449_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~28_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[942]~450_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[13]~26_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[941]~451_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~24_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[940]~452_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[11]~22_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[939]~453_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~20_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[938]~454_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[9]~18_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[937]~455_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~16_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[936]~456_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[7]~14_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[935]~457_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~12_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[934]~458_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~10_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[933]~459_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~8_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[932]~460_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~6_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[931]~461_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~4_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[930]~462_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~2_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[929]~463_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[0]~0_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[928]~464_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[0]~1\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~3\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~5\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~7\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~9\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~11\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~13\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[7]~15\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~17\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[9]~19\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[10]~21\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[11]~23\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[12]~25\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[13]~27\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[14]~29\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[15]~31\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[16]~33\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[17]~35\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[18]~37\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[19]~39\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[20]~41\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[21]~43\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[22]~45\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[23]~47\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[24]~49\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[25]~51\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[26]~53\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[27]~55\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[28]~57\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[29]~59\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[30]~61\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ : std_logic;
SIGNAL \ALU|Mux30~0_combout\ : std_logic;
SIGNAL \ALU|Mux30~1_combout\ : std_logic;
SIGNAL \ALU|Mux30~5_combout\ : std_logic;
SIGNAL \ALU|Mux30~6_combout\ : std_logic;
SIGNAL \ALU|Mux30~7_combout\ : std_logic;
SIGNAL \ram|ram_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \regFile|regFile[3][3]~29_combout\ : std_logic;
SIGNAL \regFile|regFile[0][3]~feeder_combout\ : std_logic;
SIGNAL \regFile|regFile[0][3]~q\ : std_logic;
SIGNAL \regFile|Mux28~2_combout\ : std_logic;
SIGNAL \regFile|Mux28~3_combout\ : std_logic;
SIGNAL \regFile|Mux28~4_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~56_combout\ : std_logic;
SIGNAL \ALU|Mux27~3_combout\ : std_logic;
SIGNAL \ALU|Mux27~2_combout\ : std_logic;
SIGNAL \regFile|Mux27~0_combout\ : std_logic;
SIGNAL \regFile|Mux27~1_combout\ : std_logic;
SIGNAL \regFile|Mux27~2_combout\ : std_logic;
SIGNAL \regFile|Mux27~3_combout\ : std_logic;
SIGNAL \ALU|aluOut~3_combout\ : std_logic;
SIGNAL \ALU|Mux27~4_combout\ : std_logic;
SIGNAL \ALU|Mux27~5_combout\ : std_logic;
SIGNAL \ALU|Mux27~0_combout\ : std_logic;
SIGNAL \ALU|Mux27~1_combout\ : std_logic;
SIGNAL \ALU|Mux27~6_combout\ : std_logic;
SIGNAL \ALU|Mux27~7_combout\ : std_logic;
SIGNAL \ctrl|WideOr11~0_combout\ : std_logic;
SIGNAL \ctrl|WideOr18~0_combout\ : std_logic;
SIGNAL \jmpCtrl|jmp~2_combout\ : std_logic;
SIGNAL \jmpCtrl|jmp~3_combout\ : std_logic;
SIGNAL \jmpCtrl|jmp~4_combout\ : std_logic;
SIGNAL \ctrl|WideOr20~0_combout\ : std_logic;
SIGNAL \ctrl|WideOr19~0_combout\ : std_logic;
SIGNAL \ALU|Equal0~4_combout\ : std_logic;
SIGNAL \ALU|Equal0~8_combout\ : std_logic;
SIGNAL \ALU|Equal0~6_combout\ : std_logic;
SIGNAL \ALU|Equal0~5_combout\ : std_logic;
SIGNAL \ALU|Equal0~7_combout\ : std_logic;
SIGNAL \ALU|Equal0~9_combout\ : std_logic;
SIGNAL \ALU|Equal0~1_combout\ : std_logic;
SIGNAL \ALU|Equal0~0_combout\ : std_logic;
SIGNAL \ALU|Equal0~2_combout\ : std_logic;
SIGNAL \ALU|Equal0~3_combout\ : std_logic;
SIGNAL \ALU|Equal0~10_combout\ : std_logic;
SIGNAL \jmpCtrl|Mux0~0_combout\ : std_logic;
SIGNAL \jmpCtrl|jmp~0_combout\ : std_logic;
SIGNAL \jmpCtrl|jmp~1_combout\ : std_logic;
SIGNAL \jmpCtrl|jmp~5_combout\ : std_logic;
SIGNAL \ProgCtr|Add0~26_combout\ : std_logic;
SIGNAL \instRom|rom~25_combout\ : std_logic;
SIGNAL \instRom|rom~26_combout\ : std_logic;
SIGNAL \instRom|rom~27_combout\ : std_logic;
SIGNAL \instRom|rom~28_combout\ : std_logic;
SIGNAL \instRom|rom~29_combout\ : std_logic;
SIGNAL \ctrl|WideOr6~3_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~119_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~50_combout\ : std_logic;
SIGNAL \ALU|Mux29~0_combout\ : std_logic;
SIGNAL \ALU|Mux29~1_combout\ : std_logic;
SIGNAL \ALU|aluOut~1_combout\ : std_logic;
SIGNAL \ALU|Mux29~3_combout\ : std_logic;
SIGNAL \ALU|Mux29~2_combout\ : std_logic;
SIGNAL \ALU|Mux29~4_combout\ : std_logic;
SIGNAL \ALU|Mux29~5_combout\ : std_logic;
SIGNAL \ALU|Mux29~6_combout\ : std_logic;
SIGNAL \ALU|Mux29~7_combout\ : std_logic;
SIGNAL \ProgCtr|Add0~3\ : std_logic;
SIGNAL \ProgCtr|Add0~4_combout\ : std_logic;
SIGNAL \ProgCtr|Add0~28_combout\ : std_logic;
SIGNAL \ProgCtr|Add0~5\ : std_logic;
SIGNAL \ProgCtr|Add0~6_combout\ : std_logic;
SIGNAL \ProgCtr|Add0~29_combout\ : std_logic;
SIGNAL \instRom|rom~42_combout\ : std_logic;
SIGNAL \ctrl|Selector1~1_combout\ : std_logic;
SIGNAL \ctrl|Selector1~0_combout\ : std_logic;
SIGNAL \ctrl|Selector1~2_combout\ : std_logic;
SIGNAL \regFile|Mux30~2_combout\ : std_logic;
SIGNAL \regFile|Mux30~3_combout\ : std_logic;
SIGNAL \regFile|Mux30~4_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~45_combout\ : std_logic;
SIGNAL \ALU|Mux31~0_combout\ : std_logic;
SIGNAL \ALU|Mux31~1_combout\ : std_logic;
SIGNAL \ALU|Mux31~9_combout\ : std_logic;
SIGNAL \ALU|Mux31~10_combout\ : std_logic;
SIGNAL \ALU|Mux31~5_combout\ : std_logic;
SIGNAL \ALU|Mux31~4_combout\ : std_logic;
SIGNAL \ALU|Mux31~6_combout\ : std_logic;
SIGNAL \ALU|Mux31~7_combout\ : std_logic;
SIGNAL \ALU|Mux31~8_combout\ : std_logic;
SIGNAL \ALU|Mux31~11_combout\ : std_logic;
SIGNAL \ALU|Mux31~2_combout\ : std_logic;
SIGNAL \ALU|Mux31~3_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[30]~60_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[990]~465_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[29]~58_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[989]~466_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[28]~56_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[988]~467_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[27]~54_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[987]~468_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[26]~52_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[986]~469_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[25]~50_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[985]~470_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[24]~48_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[984]~471_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[23]~46_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[983]~472_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[22]~44_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[982]~473_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[21]~42_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[981]~474_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[20]~40_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[980]~475_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[19]~38_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[979]~476_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[18]~36_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[978]~477_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[17]~34_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[977]~478_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[16]~32_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[976]~479_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[15]~30_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[975]~480_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[14]~28_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[974]~481_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[13]~26_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[973]~482_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[12]~24_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[972]~483_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[11]~22_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[971]~484_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[10]~20_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[970]~485_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[9]~18_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[969]~486_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~16_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[968]~487_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[7]~14_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[967]~488_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~12_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[966]~489_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~10_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[965]~490_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~8_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[964]~491_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~6_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[963]~492_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~4_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[962]~493_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~2_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[961]~494_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[0]~0_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|StageOut[960]~495_combout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[0]~1_cout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~3_cout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~5_cout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~7_cout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~9_cout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~11_cout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~13_cout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[7]~15_cout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[8]~17_cout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[9]~19_cout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[10]~21_cout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[11]~23_cout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[12]~25_cout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[13]~27_cout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[14]~29_cout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[15]~31_cout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[16]~33_cout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[17]~35_cout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[18]~37_cout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[19]~39_cout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[20]~41_cout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[21]~43_cout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[22]~45_cout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[23]~47_cout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[24]~49_cout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[25]~51_cout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[26]~53_cout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[27]~55_cout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[28]~57_cout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[29]~59_cout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[30]~61_cout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[31]~63_cout\ : std_logic;
SIGNAL \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[32]~64_combout\ : std_logic;
SIGNAL \ALU|Mux31~12_combout\ : std_logic;
SIGNAL \ProgCtr|Add0~25_combout\ : std_logic;
SIGNAL \ProgCtr|Add0~1\ : std_logic;
SIGNAL \ProgCtr|Add0~2_combout\ : std_logic;
SIGNAL \ProgCtr|Add0~27_combout\ : std_logic;
SIGNAL \instRom|rom~43_combout\ : std_logic;
SIGNAL \ctrl|Selector0~5_combout\ : std_logic;
SIGNAL \ctrl|Selector0~6_combout\ : std_logic;
SIGNAL \regFile|Mux27~4_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~59_combout\ : std_logic;
SIGNAL \ALU|Mux26~2_combout\ : std_logic;
SIGNAL \ALU|aluOut~4_combout\ : std_logic;
SIGNAL \ALU|Mux26~3_combout\ : std_logic;
SIGNAL \ALU|Mux26~4_combout\ : std_logic;
SIGNAL \ALU|Mux26~0_combout\ : std_logic;
SIGNAL \ALU|Mux26~1_combout\ : std_logic;
SIGNAL \ALU|Mux26~5_combout\ : std_logic;
SIGNAL \ALU|Mux26~6_combout\ : std_logic;
SIGNAL \ALU|Mux26~7_combout\ : std_logic;
SIGNAL \ProgCtr|Add0~9\ : std_logic;
SIGNAL \ProgCtr|Add0~10_combout\ : std_logic;
SIGNAL \ProgCtr|Add0~12_combout\ : std_logic;
SIGNAL \ProgCtr|Add0~11\ : std_logic;
SIGNAL \ProgCtr|Add0~13_combout\ : std_logic;
SIGNAL \ProgCtr|Add0~15_combout\ : std_logic;
SIGNAL \ProgCtr|Add0~14\ : std_logic;
SIGNAL \ProgCtr|Add0~16_combout\ : std_logic;
SIGNAL \ProgCtr|Add0~18_combout\ : std_logic;
SIGNAL \ProgCtr|Add0~17\ : std_logic;
SIGNAL \ProgCtr|Add0~19_combout\ : std_logic;
SIGNAL \ProgCtr|Add0~21_combout\ : std_logic;
SIGNAL \instRom|rom~6_combout\ : std_logic;
SIGNAL \instRom|rom~17_combout\ : std_logic;
SIGNAL \ctrl|WideOr7~1_combout\ : std_logic;
SIGNAL \ctrl|WideOr7~3_combout\ : std_logic;
SIGNAL \ctrl|WideOr7~4_combout\ : std_logic;
SIGNAL \ctrl|WideOr7~2_combout\ : std_logic;
SIGNAL \ALU|SH|out[31]~0_combout\ : std_logic;
SIGNAL \ALU|uFS|Add0~73_combout\ : std_logic;
SIGNAL \ALU|aluOut~9_combout\ : std_logic;
SIGNAL \ALU|Mux22~2_combout\ : std_logic;
SIGNAL \ALU|Mux22~3_combout\ : std_logic;
SIGNAL \ALU|Mux22~4_combout\ : std_logic;
SIGNAL \ALU|Mux22~0_combout\ : std_logic;
SIGNAL \ALU|Mux22~1_combout\ : std_logic;
SIGNAL \ALU|Mux22~5_combout\ : std_logic;
SIGNAL \ALU|Mux22~6_combout\ : std_logic;
SIGNAL \ALU|Mux22~7_combout\ : std_logic;
SIGNAL \ProgCtr|Add0~20\ : std_logic;
SIGNAL \ProgCtr|Add0~22_combout\ : std_logic;
SIGNAL \ProgCtr|Add0~24_combout\ : std_logic;
SIGNAL \instRom|rom~38_combout\ : std_logic;
SIGNAL \extClk~input_o\ : std_logic;
SIGNAL \clk~combout\ : std_logic;
SIGNAL \clk~clkctrl_outclk\ : std_logic;
SIGNAL \regFile|regFile[7][0]~q\ : std_logic;
SIGNAL \ProgCtr|ctrOutAux\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \ALU|Div0|auto_generated|divider|divider|selnose\ : std_logic_vector(1055 DOWNTO 0);
SIGNAL \stkCtr|ctrOutAux\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \ALU|Mult0|auto_generated|w513w\ : std_logic_vector(64 DOWNTO 0);
SIGNAL \ALU|Div0|auto_generated|divider|divider|sel\ : std_logic_vector(1055 DOWNTO 0);
SIGNAL \ALT_INV_rst~inputclkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_clk~clkctrl_outclk\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_extClk <= extClk;
ww_rst <= rst;
\port\ <= \ww_port\;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\ALU|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\ALU|Mult0|auto_generated|mac_mult1~DATAOUT35\ & \ALU|Mult0|auto_generated|mac_mult1~DATAOUT34\ & \ALU|Mult0|auto_generated|mac_mult1~DATAOUT33\ & \ALU|Mult0|auto_generated|mac_mult1~DATAOUT32\ & 
\ALU|Mult0|auto_generated|mac_mult1~DATAOUT31\ & \ALU|Mult0|auto_generated|mac_mult1~DATAOUT30\ & \ALU|Mult0|auto_generated|mac_mult1~DATAOUT29\ & \ALU|Mult0|auto_generated|mac_mult1~DATAOUT28\ & \ALU|Mult0|auto_generated|mac_mult1~DATAOUT27\ & 
\ALU|Mult0|auto_generated|mac_mult1~DATAOUT26\ & \ALU|Mult0|auto_generated|mac_mult1~DATAOUT25\ & \ALU|Mult0|auto_generated|mac_mult1~DATAOUT24\ & \ALU|Mult0|auto_generated|mac_mult1~DATAOUT23\ & \ALU|Mult0|auto_generated|mac_mult1~DATAOUT22\ & 
\ALU|Mult0|auto_generated|mac_mult1~DATAOUT21\ & \ALU|Mult0|auto_generated|mac_mult1~DATAOUT20\ & \ALU|Mult0|auto_generated|mac_mult1~DATAOUT19\ & \ALU|Mult0|auto_generated|mac_mult1~DATAOUT18\ & \ALU|Mult0|auto_generated|mac_mult1~DATAOUT17\ & 
\ALU|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \ALU|Mult0|auto_generated|mac_mult1~DATAOUT15\ & \ALU|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \ALU|Mult0|auto_generated|mac_mult1~DATAOUT13\ & \ALU|Mult0|auto_generated|mac_mult1~DATAOUT12\ & 
\ALU|Mult0|auto_generated|mac_mult1~DATAOUT11\ & \ALU|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \ALU|Mult0|auto_generated|mac_mult1~DATAOUT9\ & \ALU|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \ALU|Mult0|auto_generated|mac_mult1~DATAOUT7\ & 
\ALU|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \ALU|Mult0|auto_generated|mac_mult1~DATAOUT5\ & \ALU|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \ALU|Mult0|auto_generated|mac_mult1~DATAOUT3\ & \ALU|Mult0|auto_generated|mac_mult1~DATAOUT2\ & 
\ALU|Mult0|auto_generated|mac_mult1~DATAOUT1\ & \ALU|Mult0|auto_generated|mac_mult1~dataout\);

\ALU|Mult0|auto_generated|w513w\(0) <= \ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\ALU|Mult0|auto_generated|w513w\(1) <= \ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\ALU|Mult0|auto_generated|w513w\(2) <= \ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\ALU|Mult0|auto_generated|w513w\(3) <= \ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\ALU|Mult0|auto_generated|w513w\(4) <= \ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\ALU|Mult0|auto_generated|w513w\(5) <= \ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\ALU|Mult0|auto_generated|w513w\(6) <= \ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\ALU|Mult0|auto_generated|w513w\(7) <= \ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\ALU|Mult0|auto_generated|w513w\(8) <= \ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\ALU|Mult0|auto_generated|w513w\(9) <= \ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\ALU|Mult0|auto_generated|w513w\(10) <= \ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\ALU|Mult0|auto_generated|w513w\(11) <= \ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\ALU|Mult0|auto_generated|w513w\(12) <= \ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\ALU|Mult0|auto_generated|w513w\(13) <= \ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\ALU|Mult0|auto_generated|w513w\(14) <= \ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\ALU|Mult0|auto_generated|w513w\(15) <= \ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\ALU|Mult0|auto_generated|w513w\(16) <= \ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\ALU|Mult0|auto_generated|w513w\(17) <= \ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\ALU|Mult0|auto_generated|mac_out2~DATAOUT18\ <= \ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\ALU|Mult0|auto_generated|mac_out2~DATAOUT19\ <= \ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\ALU|Mult0|auto_generated|mac_out2~DATAOUT20\ <= \ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\ALU|Mult0|auto_generated|mac_out2~DATAOUT21\ <= \ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\ALU|Mult0|auto_generated|mac_out2~DATAOUT22\ <= \ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\ALU|Mult0|auto_generated|mac_out2~DATAOUT23\ <= \ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\ALU|Mult0|auto_generated|mac_out2~DATAOUT24\ <= \ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\ALU|Mult0|auto_generated|mac_out2~DATAOUT25\ <= \ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\ALU|Mult0|auto_generated|mac_out2~DATAOUT26\ <= \ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\ALU|Mult0|auto_generated|mac_out2~DATAOUT27\ <= \ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\ALU|Mult0|auto_generated|mac_out2~DATAOUT28\ <= \ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\ALU|Mult0|auto_generated|mac_out2~DATAOUT29\ <= \ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\ALU|Mult0|auto_generated|mac_out2~DATAOUT30\ <= \ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\ALU|Mult0|auto_generated|mac_out2~DATAOUT31\ <= \ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\ALU|Mult0|auto_generated|mac_out2~DATAOUT32\ <= \ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\ALU|Mult0|auto_generated|mac_out2~DATAOUT33\ <= \ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\ALU|Mult0|auto_generated|mac_out2~DATAOUT34\ <= \ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\ALU|Mult0|auto_generated|mac_out2~DATAOUT35\ <= \ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\ALU|Mux28~7_combout\ & \ALU|Mux29~7_combout\ & \ALU|Mux30~7_combout\ & \ALU|Mux31~12_combout\);

\ram|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\memMuxAddrOut[10]~11_combout\ & \memMuxAddrOut[9]~10_combout\ & \memMuxAddrOut[8]~9_combout\ & \memMuxAddrOut[7]~8_combout\ & \memMuxAddrOut[6]~7_combout\ & \memMuxAddrOut[5]~6_combout\ & 
\memMuxAddrOut[4]~5_combout\ & \memMuxAddrOut[3]~3_combout\ & \memMuxAddrOut[2]~2_combout\ & \memMuxAddrOut[1]~1_combout\ & \memMuxAddrOut[0]~0_combout\);

\ram|ram_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\ram|ram_rtl_0|auto_generated|ram_block1a1\ <= \ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\ram|ram_rtl_0|auto_generated|ram_block1a2\ <= \ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\ram|ram_rtl_0|auto_generated|ram_block1a3\ <= \ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);

\ram|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ <= (\ALU|Mux24~7_combout\ & \ALU|Mux25~7_combout\ & \ALU|Mux26~7_combout\ & \ALU|Mux27~7_combout\);

\ram|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\memMuxAddrOut[10]~11_combout\ & \memMuxAddrOut[9]~10_combout\ & \memMuxAddrOut[8]~9_combout\ & \memMuxAddrOut[7]~8_combout\ & \memMuxAddrOut[6]~7_combout\ & \memMuxAddrOut[5]~6_combout\ & 
\memMuxAddrOut[4]~5_combout\ & \memMuxAddrOut[3]~3_combout\ & \memMuxAddrOut[2]~2_combout\ & \memMuxAddrOut[1]~1_combout\ & \memMuxAddrOut[0]~0_combout\);

\ram|ram_rtl_0|auto_generated|ram_block1a4~portadataout\ <= \ram|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);
\ram|ram_rtl_0|auto_generated|ram_block1a5\ <= \ram|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(1);
\ram|ram_rtl_0|auto_generated|ram_block1a6\ <= \ram|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(2);
\ram|ram_rtl_0|auto_generated|ram_block1a7\ <= \ram|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(3);

\ALU|Mult0|auto_generated|mac_out4_DATAA_bus\ <= (\ALU|Mult0|auto_generated|mac_mult3~DATAOUT31\ & \ALU|Mult0|auto_generated|mac_mult3~DATAOUT30\ & \ALU|Mult0|auto_generated|mac_mult3~DATAOUT29\ & \ALU|Mult0|auto_generated|mac_mult3~DATAOUT28\ & 
\ALU|Mult0|auto_generated|mac_mult3~DATAOUT27\ & \ALU|Mult0|auto_generated|mac_mult3~DATAOUT26\ & \ALU|Mult0|auto_generated|mac_mult3~DATAOUT25\ & \ALU|Mult0|auto_generated|mac_mult3~DATAOUT24\ & \ALU|Mult0|auto_generated|mac_mult3~DATAOUT23\ & 
\ALU|Mult0|auto_generated|mac_mult3~DATAOUT22\ & \ALU|Mult0|auto_generated|mac_mult3~DATAOUT21\ & \ALU|Mult0|auto_generated|mac_mult3~DATAOUT20\ & \ALU|Mult0|auto_generated|mac_mult3~DATAOUT19\ & \ALU|Mult0|auto_generated|mac_mult3~DATAOUT18\ & 
\ALU|Mult0|auto_generated|mac_mult3~DATAOUT17\ & \ALU|Mult0|auto_generated|mac_mult3~DATAOUT16\ & \ALU|Mult0|auto_generated|mac_mult3~DATAOUT15\ & \ALU|Mult0|auto_generated|mac_mult3~DATAOUT14\ & \ALU|Mult0|auto_generated|mac_mult3~DATAOUT13\ & 
\ALU|Mult0|auto_generated|mac_mult3~DATAOUT12\ & \ALU|Mult0|auto_generated|mac_mult3~DATAOUT11\ & \ALU|Mult0|auto_generated|mac_mult3~DATAOUT10\ & \ALU|Mult0|auto_generated|mac_mult3~DATAOUT9\ & \ALU|Mult0|auto_generated|mac_mult3~DATAOUT8\ & 
\ALU|Mult0|auto_generated|mac_mult3~DATAOUT7\ & \ALU|Mult0|auto_generated|mac_mult3~DATAOUT6\ & \ALU|Mult0|auto_generated|mac_mult3~DATAOUT5\ & \ALU|Mult0|auto_generated|mac_mult3~DATAOUT4\ & \ALU|Mult0|auto_generated|mac_mult3~DATAOUT3\ & 
\ALU|Mult0|auto_generated|mac_mult3~DATAOUT2\ & \ALU|Mult0|auto_generated|mac_mult3~DATAOUT1\ & \ALU|Mult0|auto_generated|mac_mult3~dataout\ & \ALU|Mult0|auto_generated|mac_mult3~3\ & \ALU|Mult0|auto_generated|mac_mult3~2\ & 
\ALU|Mult0|auto_generated|mac_mult3~1\ & \ALU|Mult0|auto_generated|mac_mult3~0\);

\ALU|Mult0|auto_generated|mac_out4~0\ <= \ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(0);
\ALU|Mult0|auto_generated|mac_out4~1\ <= \ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(1);
\ALU|Mult0|auto_generated|mac_out4~2\ <= \ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(2);
\ALU|Mult0|auto_generated|mac_out4~3\ <= \ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(3);
\ALU|Mult0|auto_generated|mac_out4~dataout\ <= \ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(4);
\ALU|Mult0|auto_generated|mac_out4~DATAOUT1\ <= \ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(5);
\ALU|Mult0|auto_generated|mac_out4~DATAOUT2\ <= \ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(6);
\ALU|Mult0|auto_generated|mac_out4~DATAOUT3\ <= \ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(7);
\ALU|Mult0|auto_generated|mac_out4~DATAOUT4\ <= \ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(8);
\ALU|Mult0|auto_generated|mac_out4~DATAOUT5\ <= \ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(9);
\ALU|Mult0|auto_generated|mac_out4~DATAOUT6\ <= \ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(10);
\ALU|Mult0|auto_generated|mac_out4~DATAOUT7\ <= \ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(11);
\ALU|Mult0|auto_generated|mac_out4~DATAOUT8\ <= \ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(12);
\ALU|Mult0|auto_generated|mac_out4~DATAOUT9\ <= \ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(13);
\ALU|Mult0|auto_generated|mac_out4~DATAOUT10\ <= \ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(14);
\ALU|Mult0|auto_generated|mac_out4~DATAOUT11\ <= \ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(15);
\ALU|Mult0|auto_generated|mac_out4~DATAOUT12\ <= \ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(16);
\ALU|Mult0|auto_generated|mac_out4~DATAOUT13\ <= \ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(17);
\ALU|Mult0|auto_generated|mac_out4~DATAOUT14\ <= \ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(18);
\ALU|Mult0|auto_generated|mac_out4~DATAOUT15\ <= \ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(19);
\ALU|Mult0|auto_generated|mac_out4~DATAOUT16\ <= \ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(20);
\ALU|Mult0|auto_generated|mac_out4~DATAOUT17\ <= \ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(21);
\ALU|Mult0|auto_generated|mac_out4~DATAOUT18\ <= \ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(22);
\ALU|Mult0|auto_generated|mac_out4~DATAOUT19\ <= \ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(23);
\ALU|Mult0|auto_generated|mac_out4~DATAOUT20\ <= \ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(24);
\ALU|Mult0|auto_generated|mac_out4~DATAOUT21\ <= \ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(25);
\ALU|Mult0|auto_generated|mac_out4~DATAOUT22\ <= \ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(26);
\ALU|Mult0|auto_generated|mac_out4~DATAOUT23\ <= \ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(27);
\ALU|Mult0|auto_generated|mac_out4~DATAOUT24\ <= \ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(28);
\ALU|Mult0|auto_generated|mac_out4~DATAOUT25\ <= \ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(29);
\ALU|Mult0|auto_generated|mac_out4~DATAOUT26\ <= \ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(30);
\ALU|Mult0|auto_generated|mac_out4~DATAOUT27\ <= \ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(31);
\ALU|Mult0|auto_generated|mac_out4~DATAOUT28\ <= \ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(32);
\ALU|Mult0|auto_generated|mac_out4~DATAOUT29\ <= \ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(33);
\ALU|Mult0|auto_generated|mac_out4~DATAOUT30\ <= \ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(34);
\ALU|Mult0|auto_generated|mac_out4~DATAOUT31\ <= \ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(35);

\ALU|Mult0|auto_generated|mac_out6_DATAA_bus\ <= (\ALU|Mult0|auto_generated|mac_mult5~DATAOUT31\ & \ALU|Mult0|auto_generated|mac_mult5~DATAOUT30\ & \ALU|Mult0|auto_generated|mac_mult5~DATAOUT29\ & \ALU|Mult0|auto_generated|mac_mult5~DATAOUT28\ & 
\ALU|Mult0|auto_generated|mac_mult5~DATAOUT27\ & \ALU|Mult0|auto_generated|mac_mult5~DATAOUT26\ & \ALU|Mult0|auto_generated|mac_mult5~DATAOUT25\ & \ALU|Mult0|auto_generated|mac_mult5~DATAOUT24\ & \ALU|Mult0|auto_generated|mac_mult5~DATAOUT23\ & 
\ALU|Mult0|auto_generated|mac_mult5~DATAOUT22\ & \ALU|Mult0|auto_generated|mac_mult5~DATAOUT21\ & \ALU|Mult0|auto_generated|mac_mult5~DATAOUT20\ & \ALU|Mult0|auto_generated|mac_mult5~DATAOUT19\ & \ALU|Mult0|auto_generated|mac_mult5~DATAOUT18\ & 
\ALU|Mult0|auto_generated|mac_mult5~DATAOUT17\ & \ALU|Mult0|auto_generated|mac_mult5~DATAOUT16\ & \ALU|Mult0|auto_generated|mac_mult5~DATAOUT15\ & \ALU|Mult0|auto_generated|mac_mult5~DATAOUT14\ & \ALU|Mult0|auto_generated|mac_mult5~DATAOUT13\ & 
\ALU|Mult0|auto_generated|mac_mult5~DATAOUT12\ & \ALU|Mult0|auto_generated|mac_mult5~DATAOUT11\ & \ALU|Mult0|auto_generated|mac_mult5~DATAOUT10\ & \ALU|Mult0|auto_generated|mac_mult5~DATAOUT9\ & \ALU|Mult0|auto_generated|mac_mult5~DATAOUT8\ & 
\ALU|Mult0|auto_generated|mac_mult5~DATAOUT7\ & \ALU|Mult0|auto_generated|mac_mult5~DATAOUT6\ & \ALU|Mult0|auto_generated|mac_mult5~DATAOUT5\ & \ALU|Mult0|auto_generated|mac_mult5~DATAOUT4\ & \ALU|Mult0|auto_generated|mac_mult5~DATAOUT3\ & 
\ALU|Mult0|auto_generated|mac_mult5~DATAOUT2\ & \ALU|Mult0|auto_generated|mac_mult5~DATAOUT1\ & \ALU|Mult0|auto_generated|mac_mult5~dataout\ & \ALU|Mult0|auto_generated|mac_mult5~3\ & \ALU|Mult0|auto_generated|mac_mult5~2\ & 
\ALU|Mult0|auto_generated|mac_mult5~1\ & \ALU|Mult0|auto_generated|mac_mult5~0\);

\ALU|Mult0|auto_generated|mac_out6~0\ <= \ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(0);
\ALU|Mult0|auto_generated|mac_out6~1\ <= \ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(1);
\ALU|Mult0|auto_generated|mac_out6~2\ <= \ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(2);
\ALU|Mult0|auto_generated|mac_out6~3\ <= \ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(3);
\ALU|Mult0|auto_generated|mac_out6~dataout\ <= \ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(4);
\ALU|Mult0|auto_generated|mac_out6~DATAOUT1\ <= \ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(5);
\ALU|Mult0|auto_generated|mac_out6~DATAOUT2\ <= \ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(6);
\ALU|Mult0|auto_generated|mac_out6~DATAOUT3\ <= \ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(7);
\ALU|Mult0|auto_generated|mac_out6~DATAOUT4\ <= \ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(8);
\ALU|Mult0|auto_generated|mac_out6~DATAOUT5\ <= \ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(9);
\ALU|Mult0|auto_generated|mac_out6~DATAOUT6\ <= \ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(10);
\ALU|Mult0|auto_generated|mac_out6~DATAOUT7\ <= \ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(11);
\ALU|Mult0|auto_generated|mac_out6~DATAOUT8\ <= \ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(12);
\ALU|Mult0|auto_generated|mac_out6~DATAOUT9\ <= \ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(13);
\ALU|Mult0|auto_generated|mac_out6~DATAOUT10\ <= \ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(14);
\ALU|Mult0|auto_generated|mac_out6~DATAOUT11\ <= \ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(15);
\ALU|Mult0|auto_generated|mac_out6~DATAOUT12\ <= \ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(16);
\ALU|Mult0|auto_generated|mac_out6~DATAOUT13\ <= \ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(17);
\ALU|Mult0|auto_generated|mac_out6~DATAOUT14\ <= \ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(18);
\ALU|Mult0|auto_generated|mac_out6~DATAOUT15\ <= \ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(19);
\ALU|Mult0|auto_generated|mac_out6~DATAOUT16\ <= \ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(20);
\ALU|Mult0|auto_generated|mac_out6~DATAOUT17\ <= \ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(21);
\ALU|Mult0|auto_generated|mac_out6~DATAOUT18\ <= \ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(22);
\ALU|Mult0|auto_generated|mac_out6~DATAOUT19\ <= \ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(23);
\ALU|Mult0|auto_generated|mac_out6~DATAOUT20\ <= \ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(24);
\ALU|Mult0|auto_generated|mac_out6~DATAOUT21\ <= \ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(25);
\ALU|Mult0|auto_generated|mac_out6~DATAOUT22\ <= \ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(26);
\ALU|Mult0|auto_generated|mac_out6~DATAOUT23\ <= \ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(27);
\ALU|Mult0|auto_generated|mac_out6~DATAOUT24\ <= \ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(28);
\ALU|Mult0|auto_generated|mac_out6~DATAOUT25\ <= \ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(29);
\ALU|Mult0|auto_generated|mac_out6~DATAOUT26\ <= \ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(30);
\ALU|Mult0|auto_generated|mac_out6~DATAOUT27\ <= \ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(31);
\ALU|Mult0|auto_generated|mac_out6~DATAOUT28\ <= \ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(32);
\ALU|Mult0|auto_generated|mac_out6~DATAOUT29\ <= \ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(33);
\ALU|Mult0|auto_generated|mac_out6~DATAOUT30\ <= \ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(34);
\ALU|Mult0|auto_generated|mac_out6~DATAOUT31\ <= \ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(35);

\ALU|Mult0|auto_generated|mac_out8_DATAA_bus\ <= (\ALU|Mult0|auto_generated|mac_mult7~DATAOUT27\ & \ALU|Mult0|auto_generated|mac_mult7~DATAOUT26\ & \ALU|Mult0|auto_generated|mac_mult7~DATAOUT25\ & \ALU|Mult0|auto_generated|mac_mult7~DATAOUT24\ & 
\ALU|Mult0|auto_generated|mac_mult7~DATAOUT23\ & \ALU|Mult0|auto_generated|mac_mult7~DATAOUT22\ & \ALU|Mult0|auto_generated|mac_mult7~DATAOUT21\ & \ALU|Mult0|auto_generated|mac_mult7~DATAOUT20\ & \ALU|Mult0|auto_generated|mac_mult7~DATAOUT19\ & 
\ALU|Mult0|auto_generated|mac_mult7~DATAOUT18\ & \ALU|Mult0|auto_generated|mac_mult7~DATAOUT17\ & \ALU|Mult0|auto_generated|mac_mult7~DATAOUT16\ & \ALU|Mult0|auto_generated|mac_mult7~DATAOUT15\ & \ALU|Mult0|auto_generated|mac_mult7~DATAOUT14\ & 
\ALU|Mult0|auto_generated|mac_mult7~DATAOUT13\ & \ALU|Mult0|auto_generated|mac_mult7~DATAOUT12\ & \ALU|Mult0|auto_generated|mac_mult7~DATAOUT11\ & \ALU|Mult0|auto_generated|mac_mult7~DATAOUT10\ & \ALU|Mult0|auto_generated|mac_mult7~DATAOUT9\ & 
\ALU|Mult0|auto_generated|mac_mult7~DATAOUT8\ & \ALU|Mult0|auto_generated|mac_mult7~DATAOUT7\ & \ALU|Mult0|auto_generated|mac_mult7~DATAOUT6\ & \ALU|Mult0|auto_generated|mac_mult7~DATAOUT5\ & \ALU|Mult0|auto_generated|mac_mult7~DATAOUT4\ & 
\ALU|Mult0|auto_generated|mac_mult7~DATAOUT3\ & \ALU|Mult0|auto_generated|mac_mult7~DATAOUT2\ & \ALU|Mult0|auto_generated|mac_mult7~DATAOUT1\ & \ALU|Mult0|auto_generated|mac_mult7~dataout\ & \ALU|Mult0|auto_generated|mac_mult7~7\ & 
\ALU|Mult0|auto_generated|mac_mult7~6\ & \ALU|Mult0|auto_generated|mac_mult7~5\ & \ALU|Mult0|auto_generated|mac_mult7~4\ & \ALU|Mult0|auto_generated|mac_mult7~3\ & \ALU|Mult0|auto_generated|mac_mult7~2\ & \ALU|Mult0|auto_generated|mac_mult7~1\ & 
\ALU|Mult0|auto_generated|mac_mult7~0\);

\ALU|Mult0|auto_generated|mac_out8~0\ <= \ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(0);
\ALU|Mult0|auto_generated|mac_out8~1\ <= \ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(1);
\ALU|Mult0|auto_generated|mac_out8~2\ <= \ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(2);
\ALU|Mult0|auto_generated|mac_out8~3\ <= \ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(3);
\ALU|Mult0|auto_generated|mac_out8~4\ <= \ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(4);
\ALU|Mult0|auto_generated|mac_out8~5\ <= \ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(5);
\ALU|Mult0|auto_generated|mac_out8~6\ <= \ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(6);
\ALU|Mult0|auto_generated|mac_out8~7\ <= \ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(7);
\ALU|Mult0|auto_generated|mac_out8~dataout\ <= \ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(8);
\ALU|Mult0|auto_generated|mac_out8~DATAOUT1\ <= \ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(9);
\ALU|Mult0|auto_generated|mac_out8~DATAOUT2\ <= \ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(10);
\ALU|Mult0|auto_generated|mac_out8~DATAOUT3\ <= \ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(11);
\ALU|Mult0|auto_generated|mac_out8~DATAOUT4\ <= \ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(12);
\ALU|Mult0|auto_generated|mac_out8~DATAOUT5\ <= \ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(13);
\ALU|Mult0|auto_generated|mac_out8~DATAOUT6\ <= \ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(14);
\ALU|Mult0|auto_generated|mac_out8~DATAOUT7\ <= \ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(15);
\ALU|Mult0|auto_generated|mac_out8~DATAOUT8\ <= \ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(16);
\ALU|Mult0|auto_generated|mac_out8~DATAOUT9\ <= \ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(17);
\ALU|Mult0|auto_generated|mac_out8~DATAOUT10\ <= \ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(18);
\ALU|Mult0|auto_generated|mac_out8~DATAOUT11\ <= \ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(19);
\ALU|Mult0|auto_generated|mac_out8~DATAOUT12\ <= \ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(20);
\ALU|Mult0|auto_generated|mac_out8~DATAOUT13\ <= \ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(21);
\ALU|Mult0|auto_generated|mac_out8~DATAOUT14\ <= \ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(22);
\ALU|Mult0|auto_generated|mac_out8~DATAOUT15\ <= \ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(23);
\ALU|Mult0|auto_generated|mac_out8~DATAOUT16\ <= \ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(24);
\ALU|Mult0|auto_generated|mac_out8~DATAOUT17\ <= \ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(25);
\ALU|Mult0|auto_generated|mac_out8~DATAOUT18\ <= \ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(26);
\ALU|Mult0|auto_generated|mac_out8~DATAOUT19\ <= \ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(27);
\ALU|Mult0|auto_generated|mac_out8~DATAOUT20\ <= \ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(28);
\ALU|Mult0|auto_generated|mac_out8~DATAOUT21\ <= \ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(29);
\ALU|Mult0|auto_generated|mac_out8~DATAOUT22\ <= \ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(30);
\ALU|Mult0|auto_generated|mac_out8~DATAOUT23\ <= \ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(31);
\ALU|Mult0|auto_generated|mac_out8~DATAOUT24\ <= \ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(32);
\ALU|Mult0|auto_generated|mac_out8~DATAOUT25\ <= \ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(33);
\ALU|Mult0|auto_generated|mac_out8~DATAOUT26\ <= \ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(34);
\ALU|Mult0|auto_generated|mac_out8~DATAOUT27\ <= \ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(35);

\ram|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\ <= (\ALU|Mux0~7_combout\ & \ALU|Mux19~7_combout\ & \ALU|Mux20~7_combout\ & \ALU|Mux21~7_combout\);

\ram|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\memMuxAddrOut[10]~11_combout\ & \memMuxAddrOut[9]~10_combout\ & \memMuxAddrOut[8]~9_combout\ & \memMuxAddrOut[7]~8_combout\ & \memMuxAddrOut[6]~7_combout\ & \memMuxAddrOut[5]~6_combout\ & 
\memMuxAddrOut[4]~5_combout\ & \memMuxAddrOut[3]~3_combout\ & \memMuxAddrOut[2]~2_combout\ & \memMuxAddrOut[1]~1_combout\ & \memMuxAddrOut[0]~0_combout\);

\ram|ram_rtl_0|auto_generated|ram_block1a10~portadataout\ <= \ram|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);
\ram|ram_rtl_0|auto_generated|ram_block1a11\ <= \ram|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\(1);
\ram|ram_rtl_0|auto_generated|ram_block1a12\ <= \ram|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\(2);
\ram|ram_rtl_0|auto_generated|ram_block1a31\ <= \ram|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\(3);

\ram|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\ <= (\ALU|Mux1~7_combout\ & \ALU|Mux2~7_combout\ & \ALU|Mux3~7_combout\ & \ALU|Mux5~7_combout\);

\ram|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\memMuxAddrOut[10]~11_combout\ & \memMuxAddrOut[9]~10_combout\ & \memMuxAddrOut[8]~9_combout\ & \memMuxAddrOut[7]~8_combout\ & \memMuxAddrOut[6]~7_combout\ & \memMuxAddrOut[5]~6_combout\ & 
\memMuxAddrOut[4]~5_combout\ & \memMuxAddrOut[3]~3_combout\ & \memMuxAddrOut[2]~2_combout\ & \memMuxAddrOut[1]~1_combout\ & \memMuxAddrOut[0]~0_combout\);

\ram|ram_rtl_0|auto_generated|ram_block1a26~portadataout\ <= \ram|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);
\ram|ram_rtl_0|auto_generated|ram_block1a28\ <= \ram|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus\(1);
\ram|ram_rtl_0|auto_generated|ram_block1a29\ <= \ram|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus\(2);
\ram|ram_rtl_0|auto_generated|ram_block1a30\ <= \ram|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus\(3);

\ram|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\ <= (\ALU|Mux4~7_combout\ & \ALU|Mux6~7_combout\ & \ALU|Mux7~13_combout\ & \ALU|Mux9~7_combout\);

\ram|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\memMuxAddrOut[10]~11_combout\ & \memMuxAddrOut[9]~10_combout\ & \memMuxAddrOut[8]~9_combout\ & \memMuxAddrOut[7]~8_combout\ & \memMuxAddrOut[6]~7_combout\ & \memMuxAddrOut[5]~6_combout\ & 
\memMuxAddrOut[4]~5_combout\ & \memMuxAddrOut[3]~3_combout\ & \memMuxAddrOut[2]~2_combout\ & \memMuxAddrOut[1]~1_combout\ & \memMuxAddrOut[0]~0_combout\);

\ram|ram_rtl_0|auto_generated|ram_block1a22~portadataout\ <= \ram|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);
\ram|ram_rtl_0|auto_generated|ram_block1a24\ <= \ram|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\(1);
\ram|ram_rtl_0|auto_generated|ram_block1a25\ <= \ram|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\(2);
\ram|ram_rtl_0|auto_generated|ram_block1a27\ <= \ram|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\(3);

\ram|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\ <= (\ALU|Mux8~7_combout\ & \ALU|Mux10~7_combout\ & \ALU|Mux11~7_combout\ & \ALU|Mux12~7_combout\);

\ram|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\memMuxAddrOut[10]~11_combout\ & \memMuxAddrOut[9]~10_combout\ & \memMuxAddrOut[8]~9_combout\ & \memMuxAddrOut[7]~8_combout\ & \memMuxAddrOut[6]~7_combout\ & \memMuxAddrOut[5]~6_combout\ & 
\memMuxAddrOut[4]~5_combout\ & \memMuxAddrOut[3]~3_combout\ & \memMuxAddrOut[2]~2_combout\ & \memMuxAddrOut[1]~1_combout\ & \memMuxAddrOut[0]~0_combout\);

\ram|ram_rtl_0|auto_generated|ram_block1a19~portadataout\ <= \ram|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);
\ram|ram_rtl_0|auto_generated|ram_block1a20\ <= \ram|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus\(1);
\ram|ram_rtl_0|auto_generated|ram_block1a21\ <= \ram|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus\(2);
\ram|ram_rtl_0|auto_generated|ram_block1a23\ <= \ram|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus\(3);

\ram|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\ <= (\ALU|Mux13~7_combout\ & \ALU|Mux14~7_combout\ & \ALU|Mux15~7_combout\ & \ALU|Mux18~7_combout\);

\ram|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\memMuxAddrOut[10]~11_combout\ & \memMuxAddrOut[9]~10_combout\ & \memMuxAddrOut[8]~9_combout\ & \memMuxAddrOut[7]~8_combout\ & \memMuxAddrOut[6]~7_combout\ & \memMuxAddrOut[5]~6_combout\ & 
\memMuxAddrOut[4]~5_combout\ & \memMuxAddrOut[3]~3_combout\ & \memMuxAddrOut[2]~2_combout\ & \memMuxAddrOut[1]~1_combout\ & \memMuxAddrOut[0]~0_combout\);

\ram|ram_rtl_0|auto_generated|ram_block1a13~portadataout\ <= \ram|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);
\ram|ram_rtl_0|auto_generated|ram_block1a16\ <= \ram|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus\(1);
\ram|ram_rtl_0|auto_generated|ram_block1a17\ <= \ram|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus\(2);
\ram|ram_rtl_0|auto_generated|ram_block1a18\ <= \ram|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus\(3);

\ram|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (\ALU|Mux16~7_combout\ & \ALU|Mux17~7_combout\ & \ALU|Mux22~7_combout\ & \ALU|Mux23~7_combout\);

\ram|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\memMuxAddrOut[10]~11_combout\ & \memMuxAddrOut[9]~10_combout\ & \memMuxAddrOut[8]~9_combout\ & \memMuxAddrOut[7]~8_combout\ & \memMuxAddrOut[6]~7_combout\ & \memMuxAddrOut[5]~6_combout\ & 
\memMuxAddrOut[4]~5_combout\ & \memMuxAddrOut[3]~3_combout\ & \memMuxAddrOut[2]~2_combout\ & \memMuxAddrOut[1]~1_combout\ & \memMuxAddrOut[0]~0_combout\);

\ram|ram_rtl_0|auto_generated|ram_block1a8~portadataout\ <= \ram|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\ram|ram_rtl_0|auto_generated|ram_block1a9\ <= \ram|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\ram|ram_rtl_0|auto_generated|ram_block1a14\ <= \ram|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\ram|ram_rtl_0|auto_generated|ram_block1a15\ <= \ram|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);

\ALU|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\regFile|Mux14~4_combout\ & \regFile|Mux15~4_combout\ & \regFile|Mux16~4_combout\ & \regFile|Mux17~4_combout\ & \regFile|Mux18~4_combout\ & \regFile|Mux19~4_combout\ & \regFile|Mux20~4_combout\ & 
\regFile|Mux21~4_combout\ & \regFile|Mux22~4_combout\ & \regFile|Mux23~4_combout\ & \regFile|Mux24~4_combout\ & \regFile|Mux25~4_combout\ & \regFile|Mux26~4_combout\ & \regFile|Mux27~4_combout\ & \regFile|Mux28~4_combout\ & \regFile|Mux29~4_combout\ & 
\regFile|Mux30~4_combout\ & \regFile|Mux31~4_combout\);

\ALU|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\aluOp2[17]~104_combout\ & \aluOp2[16]~114_combout\ & \aluOp2[15]~129_combout\ & \aluOp2[14]~124_combout\ & \aluOp2[13]~119_combout\ & \aluOp2[12]~29_combout\ & \aluOp2[11]~24_combout\ & 
\aluOp2[10]~19_combout\ & \aluOp2[9]~137_combout\ & \aluOp2[8]~143_combout\ & \aluOp2[7]~149_combout\ & \aluOp2[6]~177_combout\ & \aluOp2[5]~186_combout\ & \aluOp2[4]~155_combout\ & \aluOp2[3]~187_combout\ & \regFile|Mux61~4_combout\ & 
\aluOp2[1]~10_combout\ & \aluOp2[0]~14_combout\);

\ALU|Mult0|auto_generated|mac_mult1~dataout\ <= \ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\ALU|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\ALU|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\ALU|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\ALU|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\ALU|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\ALU|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\ALU|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\ALU|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\ALU|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\ALU|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\ALU|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\ALU|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\ALU|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\ALU|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\ALU|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\ALU|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\ALU|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\ALU|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\ALU|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\ALU|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\ALU|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\ALU|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\ALU|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\ALU|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\ALU|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\ALU|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\ALU|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\ALU|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\ALU|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\ALU|Mult0|auto_generated|mac_mult1~DATAOUT30\ <= \ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\ALU|Mult0|auto_generated|mac_mult1~DATAOUT31\ <= \ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\ALU|Mult0|auto_generated|mac_mult1~DATAOUT32\ <= \ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\ALU|Mult0|auto_generated|mac_mult1~DATAOUT33\ <= \ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\ALU|Mult0|auto_generated|mac_mult1~DATAOUT34\ <= \ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\ALU|Mult0|auto_generated|mac_mult1~DATAOUT35\ <= \ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\ALU|Mult0|auto_generated|mac_mult3_DATAA_bus\ <= (\regFile|Mux14~4_combout\ & \regFile|Mux15~4_combout\ & \regFile|Mux16~4_combout\ & \regFile|Mux17~4_combout\ & \regFile|Mux18~4_combout\ & \regFile|Mux19~4_combout\ & \regFile|Mux20~4_combout\ & 
\regFile|Mux21~4_combout\ & \regFile|Mux22~4_combout\ & \regFile|Mux23~4_combout\ & \regFile|Mux24~4_combout\ & \regFile|Mux25~4_combout\ & \regFile|Mux26~4_combout\ & \regFile|Mux27~4_combout\ & \regFile|Mux28~4_combout\ & \regFile|Mux29~4_combout\ & 
\regFile|Mux30~4_combout\ & \regFile|Mux31~4_combout\);

\ALU|Mult0|auto_generated|mac_mult3_DATAB_bus\ <= (\aluOp2[31]~35_combout\ & \aluOp2[30]~41_combout\ & \aluOp2[29]~47_combout\ & \aluOp2[28]~53_combout\ & \aluOp2[27]~63_combout\ & \aluOp2[26]~58_combout\ & \aluOp2[25]~69_combout\ & 
\aluOp2[24]~74_combout\ & \aluOp2[23]~84_combout\ & \aluOp2[22]~79_combout\ & \aluOp2[21]~99_combout\ & \aluOp2[20]~94_combout\ & \aluOp2[19]~89_combout\ & \aluOp2[18]~109_combout\ & gnd & gnd & gnd & gnd);

\ALU|Mult0|auto_generated|mac_mult3~0\ <= \ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(0);
\ALU|Mult0|auto_generated|mac_mult3~1\ <= \ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(1);
\ALU|Mult0|auto_generated|mac_mult3~2\ <= \ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(2);
\ALU|Mult0|auto_generated|mac_mult3~3\ <= \ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(3);
\ALU|Mult0|auto_generated|mac_mult3~dataout\ <= \ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(4);
\ALU|Mult0|auto_generated|mac_mult3~DATAOUT1\ <= \ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(5);
\ALU|Mult0|auto_generated|mac_mult3~DATAOUT2\ <= \ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(6);
\ALU|Mult0|auto_generated|mac_mult3~DATAOUT3\ <= \ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(7);
\ALU|Mult0|auto_generated|mac_mult3~DATAOUT4\ <= \ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(8);
\ALU|Mult0|auto_generated|mac_mult3~DATAOUT5\ <= \ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(9);
\ALU|Mult0|auto_generated|mac_mult3~DATAOUT6\ <= \ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(10);
\ALU|Mult0|auto_generated|mac_mult3~DATAOUT7\ <= \ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(11);
\ALU|Mult0|auto_generated|mac_mult3~DATAOUT8\ <= \ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(12);
\ALU|Mult0|auto_generated|mac_mult3~DATAOUT9\ <= \ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(13);
\ALU|Mult0|auto_generated|mac_mult3~DATAOUT10\ <= \ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(14);
\ALU|Mult0|auto_generated|mac_mult3~DATAOUT11\ <= \ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(15);
\ALU|Mult0|auto_generated|mac_mult3~DATAOUT12\ <= \ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(16);
\ALU|Mult0|auto_generated|mac_mult3~DATAOUT13\ <= \ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(17);
\ALU|Mult0|auto_generated|mac_mult3~DATAOUT14\ <= \ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(18);
\ALU|Mult0|auto_generated|mac_mult3~DATAOUT15\ <= \ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(19);
\ALU|Mult0|auto_generated|mac_mult3~DATAOUT16\ <= \ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(20);
\ALU|Mult0|auto_generated|mac_mult3~DATAOUT17\ <= \ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(21);
\ALU|Mult0|auto_generated|mac_mult3~DATAOUT18\ <= \ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(22);
\ALU|Mult0|auto_generated|mac_mult3~DATAOUT19\ <= \ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(23);
\ALU|Mult0|auto_generated|mac_mult3~DATAOUT20\ <= \ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(24);
\ALU|Mult0|auto_generated|mac_mult3~DATAOUT21\ <= \ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(25);
\ALU|Mult0|auto_generated|mac_mult3~DATAOUT22\ <= \ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(26);
\ALU|Mult0|auto_generated|mac_mult3~DATAOUT23\ <= \ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(27);
\ALU|Mult0|auto_generated|mac_mult3~DATAOUT24\ <= \ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(28);
\ALU|Mult0|auto_generated|mac_mult3~DATAOUT25\ <= \ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(29);
\ALU|Mult0|auto_generated|mac_mult3~DATAOUT26\ <= \ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(30);
\ALU|Mult0|auto_generated|mac_mult3~DATAOUT27\ <= \ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(31);
\ALU|Mult0|auto_generated|mac_mult3~DATAOUT28\ <= \ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(32);
\ALU|Mult0|auto_generated|mac_mult3~DATAOUT29\ <= \ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(33);
\ALU|Mult0|auto_generated|mac_mult3~DATAOUT30\ <= \ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(34);
\ALU|Mult0|auto_generated|mac_mult3~DATAOUT31\ <= \ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(35);

\ALU|Mult0|auto_generated|mac_mult5_DATAA_bus\ <= (\aluOp2[17]~104_combout\ & \aluOp2[16]~114_combout\ & \aluOp2[15]~129_combout\ & \aluOp2[14]~124_combout\ & \aluOp2[13]~119_combout\ & \aluOp2[12]~29_combout\ & \aluOp2[11]~24_combout\ & 
\aluOp2[10]~19_combout\ & \aluOp2[9]~137_combout\ & \aluOp2[8]~143_combout\ & \aluOp2[7]~149_combout\ & \aluOp2[6]~177_combout\ & \aluOp2[5]~186_combout\ & \aluOp2[4]~155_combout\ & \aluOp2[3]~187_combout\ & \regFile|Mux61~4_combout\ & 
\aluOp2[1]~10_combout\ & \aluOp2[0]~14_combout\);

\ALU|Mult0|auto_generated|mac_mult5_DATAB_bus\ <= (\regFile|Mux0~4_combout\ & \regFile|Mux1~4_combout\ & \regFile|Mux2~4_combout\ & \regFile|Mux3~4_combout\ & \regFile|Mux4~4_combout\ & \regFile|Mux5~4_combout\ & \regFile|Mux6~4_combout\ & 
\regFile|Mux7~4_combout\ & \regFile|Mux8~4_combout\ & \regFile|Mux9~4_combout\ & \regFile|Mux10~4_combout\ & \regFile|Mux11~4_combout\ & \regFile|Mux12~4_combout\ & \regFile|Mux13~4_combout\ & gnd & gnd & gnd & gnd);

\ALU|Mult0|auto_generated|mac_mult5~0\ <= \ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(0);
\ALU|Mult0|auto_generated|mac_mult5~1\ <= \ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(1);
\ALU|Mult0|auto_generated|mac_mult5~2\ <= \ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(2);
\ALU|Mult0|auto_generated|mac_mult5~3\ <= \ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(3);
\ALU|Mult0|auto_generated|mac_mult5~dataout\ <= \ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(4);
\ALU|Mult0|auto_generated|mac_mult5~DATAOUT1\ <= \ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(5);
\ALU|Mult0|auto_generated|mac_mult5~DATAOUT2\ <= \ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(6);
\ALU|Mult0|auto_generated|mac_mult5~DATAOUT3\ <= \ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(7);
\ALU|Mult0|auto_generated|mac_mult5~DATAOUT4\ <= \ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(8);
\ALU|Mult0|auto_generated|mac_mult5~DATAOUT5\ <= \ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(9);
\ALU|Mult0|auto_generated|mac_mult5~DATAOUT6\ <= \ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(10);
\ALU|Mult0|auto_generated|mac_mult5~DATAOUT7\ <= \ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(11);
\ALU|Mult0|auto_generated|mac_mult5~DATAOUT8\ <= \ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(12);
\ALU|Mult0|auto_generated|mac_mult5~DATAOUT9\ <= \ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(13);
\ALU|Mult0|auto_generated|mac_mult5~DATAOUT10\ <= \ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(14);
\ALU|Mult0|auto_generated|mac_mult5~DATAOUT11\ <= \ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(15);
\ALU|Mult0|auto_generated|mac_mult5~DATAOUT12\ <= \ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(16);
\ALU|Mult0|auto_generated|mac_mult5~DATAOUT13\ <= \ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(17);
\ALU|Mult0|auto_generated|mac_mult5~DATAOUT14\ <= \ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(18);
\ALU|Mult0|auto_generated|mac_mult5~DATAOUT15\ <= \ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(19);
\ALU|Mult0|auto_generated|mac_mult5~DATAOUT16\ <= \ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(20);
\ALU|Mult0|auto_generated|mac_mult5~DATAOUT17\ <= \ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(21);
\ALU|Mult0|auto_generated|mac_mult5~DATAOUT18\ <= \ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(22);
\ALU|Mult0|auto_generated|mac_mult5~DATAOUT19\ <= \ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(23);
\ALU|Mult0|auto_generated|mac_mult5~DATAOUT20\ <= \ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(24);
\ALU|Mult0|auto_generated|mac_mult5~DATAOUT21\ <= \ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(25);
\ALU|Mult0|auto_generated|mac_mult5~DATAOUT22\ <= \ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(26);
\ALU|Mult0|auto_generated|mac_mult5~DATAOUT23\ <= \ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(27);
\ALU|Mult0|auto_generated|mac_mult5~DATAOUT24\ <= \ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(28);
\ALU|Mult0|auto_generated|mac_mult5~DATAOUT25\ <= \ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(29);
\ALU|Mult0|auto_generated|mac_mult5~DATAOUT26\ <= \ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(30);
\ALU|Mult0|auto_generated|mac_mult5~DATAOUT27\ <= \ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(31);
\ALU|Mult0|auto_generated|mac_mult5~DATAOUT28\ <= \ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(32);
\ALU|Mult0|auto_generated|mac_mult5~DATAOUT29\ <= \ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(33);
\ALU|Mult0|auto_generated|mac_mult5~DATAOUT30\ <= \ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(34);
\ALU|Mult0|auto_generated|mac_mult5~DATAOUT31\ <= \ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(35);

\ALU|Mult0|auto_generated|mac_mult7_DATAA_bus\ <= (\regFile|Mux0~4_combout\ & \regFile|Mux1~4_combout\ & \regFile|Mux2~4_combout\ & \regFile|Mux3~4_combout\ & \regFile|Mux4~4_combout\ & \regFile|Mux5~4_combout\ & \regFile|Mux6~4_combout\ & 
\regFile|Mux7~4_combout\ & \regFile|Mux8~4_combout\ & \regFile|Mux9~4_combout\ & \regFile|Mux10~4_combout\ & \regFile|Mux11~4_combout\ & \regFile|Mux12~4_combout\ & \regFile|Mux13~4_combout\ & gnd & gnd & gnd & gnd);

\ALU|Mult0|auto_generated|mac_mult7_DATAB_bus\ <= (\aluOp2[31]~35_combout\ & \aluOp2[30]~41_combout\ & \aluOp2[29]~47_combout\ & \aluOp2[28]~53_combout\ & \aluOp2[27]~63_combout\ & \aluOp2[26]~58_combout\ & \aluOp2[25]~69_combout\ & 
\aluOp2[24]~74_combout\ & \aluOp2[23]~84_combout\ & \aluOp2[22]~79_combout\ & \aluOp2[21]~99_combout\ & \aluOp2[20]~94_combout\ & \aluOp2[19]~89_combout\ & \aluOp2[18]~109_combout\ & gnd & gnd & gnd & gnd);

\ALU|Mult0|auto_generated|mac_mult7~0\ <= \ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(0);
\ALU|Mult0|auto_generated|mac_mult7~1\ <= \ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(1);
\ALU|Mult0|auto_generated|mac_mult7~2\ <= \ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(2);
\ALU|Mult0|auto_generated|mac_mult7~3\ <= \ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(3);
\ALU|Mult0|auto_generated|mac_mult7~4\ <= \ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(4);
\ALU|Mult0|auto_generated|mac_mult7~5\ <= \ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(5);
\ALU|Mult0|auto_generated|mac_mult7~6\ <= \ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(6);
\ALU|Mult0|auto_generated|mac_mult7~7\ <= \ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(7);
\ALU|Mult0|auto_generated|mac_mult7~dataout\ <= \ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(8);
\ALU|Mult0|auto_generated|mac_mult7~DATAOUT1\ <= \ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(9);
\ALU|Mult0|auto_generated|mac_mult7~DATAOUT2\ <= \ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(10);
\ALU|Mult0|auto_generated|mac_mult7~DATAOUT3\ <= \ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(11);
\ALU|Mult0|auto_generated|mac_mult7~DATAOUT4\ <= \ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(12);
\ALU|Mult0|auto_generated|mac_mult7~DATAOUT5\ <= \ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(13);
\ALU|Mult0|auto_generated|mac_mult7~DATAOUT6\ <= \ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(14);
\ALU|Mult0|auto_generated|mac_mult7~DATAOUT7\ <= \ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(15);
\ALU|Mult0|auto_generated|mac_mult7~DATAOUT8\ <= \ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(16);
\ALU|Mult0|auto_generated|mac_mult7~DATAOUT9\ <= \ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(17);
\ALU|Mult0|auto_generated|mac_mult7~DATAOUT10\ <= \ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(18);
\ALU|Mult0|auto_generated|mac_mult7~DATAOUT11\ <= \ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(19);
\ALU|Mult0|auto_generated|mac_mult7~DATAOUT12\ <= \ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(20);
\ALU|Mult0|auto_generated|mac_mult7~DATAOUT13\ <= \ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(21);
\ALU|Mult0|auto_generated|mac_mult7~DATAOUT14\ <= \ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(22);
\ALU|Mult0|auto_generated|mac_mult7~DATAOUT15\ <= \ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(23);
\ALU|Mult0|auto_generated|mac_mult7~DATAOUT16\ <= \ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(24);
\ALU|Mult0|auto_generated|mac_mult7~DATAOUT17\ <= \ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(25);
\ALU|Mult0|auto_generated|mac_mult7~DATAOUT18\ <= \ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(26);
\ALU|Mult0|auto_generated|mac_mult7~DATAOUT19\ <= \ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(27);
\ALU|Mult0|auto_generated|mac_mult7~DATAOUT20\ <= \ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(28);
\ALU|Mult0|auto_generated|mac_mult7~DATAOUT21\ <= \ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(29);
\ALU|Mult0|auto_generated|mac_mult7~DATAOUT22\ <= \ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(30);
\ALU|Mult0|auto_generated|mac_mult7~DATAOUT23\ <= \ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(31);
\ALU|Mult0|auto_generated|mac_mult7~DATAOUT24\ <= \ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(32);
\ALU|Mult0|auto_generated|mac_mult7~DATAOUT25\ <= \ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(33);
\ALU|Mult0|auto_generated|mac_mult7~DATAOUT26\ <= \ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(34);
\ALU|Mult0|auto_generated|mac_mult7~DATAOUT27\ <= \ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(35);

\clk~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk~combout\);

\rst~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \rst~input_o\);
\ALT_INV_rst~inputclkctrl_outclk\ <= NOT \rst~inputclkctrl_outclk\;
\ALT_INV_clk~clkctrl_outclk\ <= NOT \clk~clkctrl_outclk\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X0_Y6_N16
\port[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \regFile|regFile[7][0]~q\,
	devoe => ww_devoe,
	o => \port[0]~output_o\);

-- Location: IOOBUF_X16_Y0_N9
\port[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \regFile|regFile[7][1]~q\,
	devoe => ww_devoe,
	o => \port[1]~output_o\);

-- Location: IOOBUF_X0_Y8_N16
\port[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \regFile|regFile[7][2]~q\,
	devoe => ww_devoe,
	o => \port[2]~output_o\);

-- Location: IOOBUF_X13_Y0_N16
\port[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \regFile|regFile[7][3]~q\,
	devoe => ww_devoe,
	o => \port[3]~output_o\);

-- Location: IOOBUF_X0_Y7_N2
\port[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \regFile|regFile[7][4]~q\,
	devoe => ww_devoe,
	o => \port[4]~output_o\);

-- Location: IOOBUF_X7_Y0_N2
\port[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \regFile|regFile[7][5]~q\,
	devoe => ww_devoe,
	o => \port[5]~output_o\);

-- Location: IOOBUF_X0_Y9_N9
\port[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \regFile|regFile[7][6]~q\,
	devoe => ww_devoe,
	o => \port[6]~output_o\);

-- Location: IOOBUF_X0_Y6_N23
\port[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \regFile|regFile[7][7]~q\,
	devoe => ww_devoe,
	o => \port[7]~output_o\);

-- Location: LCCOMB_X14_Y6_N10
\ProgCtr|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ProgCtr|Add0~0_combout\ = \ProgCtr|ctrOutAux\(0) $ (VCC)
-- \ProgCtr|Add0~1\ = CARRY(\ProgCtr|ctrOutAux\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ProgCtr|ctrOutAux\(0),
	datad => VCC,
	combout => \ProgCtr|Add0~0_combout\,
	cout => \ProgCtr|Add0~1\);

-- Location: LCCOMB_X14_Y6_N16
\ProgCtr|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ProgCtr|Add0~6_combout\ = (\ProgCtr|ctrOutAux\(3) & (!\ProgCtr|Add0~5\)) # (!\ProgCtr|ctrOutAux\(3) & ((\ProgCtr|Add0~5\) # (GND)))
-- \ProgCtr|Add0~7\ = CARRY((!\ProgCtr|Add0~5\) # (!\ProgCtr|ctrOutAux\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ProgCtr|ctrOutAux\(3),
	datad => VCC,
	cin => \ProgCtr|Add0~5\,
	combout => \ProgCtr|Add0~6_combout\,
	cout => \ProgCtr|Add0~7\);

-- Location: LCCOMB_X14_Y6_N18
\ProgCtr|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ProgCtr|Add0~8_combout\ = (\ProgCtr|ctrOutAux\(4) & (\ProgCtr|Add0~7\ $ (GND))) # (!\ProgCtr|ctrOutAux\(4) & (!\ProgCtr|Add0~7\ & VCC))
-- \ProgCtr|Add0~9\ = CARRY((\ProgCtr|ctrOutAux\(4) & !\ProgCtr|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ProgCtr|ctrOutAux\(4),
	datad => VCC,
	cin => \ProgCtr|Add0~7\,
	combout => \ProgCtr|Add0~8_combout\,
	cout => \ProgCtr|Add0~9\);

-- Location: LCCOMB_X17_Y10_N0
\instRom|rom~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \instRom|rom~30_combout\ = (\ProgCtr|ctrOutAux\(3) & (((\ProgCtr|ctrOutAux\(2)) # (!\ProgCtr|ctrOutAux\(0))) # (!\ProgCtr|ctrOutAux\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgCtr|ctrOutAux\(1),
	datab => \ProgCtr|ctrOutAux\(2),
	datac => \ProgCtr|ctrOutAux\(0),
	datad => \ProgCtr|ctrOutAux\(3),
	combout => \instRom|rom~30_combout\);

-- Location: LCCOMB_X13_Y10_N16
\aluOp2[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[1]~4_combout\ = (!\ProgCtr|ctrOutAux\(0) & (\ProgCtr|ctrOutAux\(1) & (!\ProgCtr|ctrOutAux\(3) & !\ProgCtr|ctrOutAux\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgCtr|ctrOutAux\(0),
	datab => \ProgCtr|ctrOutAux\(1),
	datac => \ProgCtr|ctrOutAux\(3),
	datad => \ProgCtr|ctrOutAux\(2),
	combout => \aluOp2[1]~4_combout\);

-- Location: LCCOMB_X13_Y10_N30
\instRom|rom~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \instRom|rom~31_combout\ = (\ProgCtr|ctrOutAux\(4) & ((\aluOp2[1]~4_combout\))) # (!\ProgCtr|ctrOutAux\(4) & (\instRom|rom~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ProgCtr|ctrOutAux\(4),
	datac => \instRom|rom~30_combout\,
	datad => \aluOp2[1]~4_combout\,
	combout => \instRom|rom~31_combout\);

-- Location: LCCOMB_X13_Y10_N8
\instRom|rom~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \instRom|rom~32_combout\ = (!\ProgCtr|ctrOutAux\(9) & (\instRom|rom~6_combout\ & \instRom|rom~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgCtr|ctrOutAux\(9),
	datab => \instRom|rom~6_combout\,
	datac => \instRom|rom~31_combout\,
	combout => \instRom|rom~32_combout\);

-- Location: LCCOMB_X12_Y10_N10
\instRom|rom~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \instRom|rom~21_combout\ = (\ProgCtr|ctrOutAux\(1) & ((\ProgCtr|ctrOutAux\(0)))) # (!\ProgCtr|ctrOutAux\(1) & (!\ProgCtr|ctrOutAux\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgCtr|ctrOutAux\(0),
	datac => \ProgCtr|ctrOutAux\(0),
	datad => \ProgCtr|ctrOutAux\(1),
	combout => \instRom|rom~21_combout\);

-- Location: LCCOMB_X12_Y10_N8
\instRom|rom~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \instRom|rom~22_combout\ = (\ProgCtr|ctrOutAux\(2)) # ((\ProgCtr|ctrOutAux\(3)) # (\instRom|rom~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ProgCtr|ctrOutAux\(2),
	datac => \ProgCtr|ctrOutAux\(3),
	datad => \instRom|rom~21_combout\,
	combout => \instRom|rom~22_combout\);

-- Location: LCCOMB_X12_Y6_N8
\instRom|rom~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \instRom|rom~18_combout\ = (\ProgCtr|ctrOutAux\(0)) # (\ProgCtr|ctrOutAux\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ProgCtr|ctrOutAux\(0),
	datad => \ProgCtr|ctrOutAux\(1),
	combout => \instRom|rom~18_combout\);

-- Location: LCCOMB_X17_Y10_N16
\instRom|rom~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \instRom|rom~12_combout\ = (\ProgCtr|ctrOutAux\(0) & \ProgCtr|ctrOutAux\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ProgCtr|ctrOutAux\(0),
	datad => \ProgCtr|ctrOutAux\(1),
	combout => \instRom|rom~12_combout\);

-- Location: LCCOMB_X12_Y10_N2
\instRom|rom~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \instRom|rom~19_combout\ = (\ProgCtr|ctrOutAux\(2) & ((!\instRom|rom~12_combout\))) # (!\ProgCtr|ctrOutAux\(2) & (\instRom|rom~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ProgCtr|ctrOutAux\(2),
	datac => \instRom|rom~18_combout\,
	datad => \instRom|rom~12_combout\,
	combout => \instRom|rom~19_combout\);

-- Location: LCCOMB_X12_Y10_N16
\instRom|rom~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \instRom|rom~20_combout\ = (\instRom|rom~19_combout\) # (!\ProgCtr|ctrOutAux\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ProgCtr|ctrOutAux\(3),
	datad => \instRom|rom~19_combout\,
	combout => \instRom|rom~20_combout\);

-- Location: LCCOMB_X12_Y10_N18
\instRom|rom~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \instRom|rom~23_combout\ = (\ProgCtr|ctrOutAux\(4) & (\instRom|rom~22_combout\)) # (!\ProgCtr|ctrOutAux\(4) & ((\instRom|rom~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ProgCtr|ctrOutAux\(4),
	datac => \instRom|rom~22_combout\,
	datad => \instRom|rom~20_combout\,
	combout => \instRom|rom~23_combout\);

-- Location: LCCOMB_X12_Y10_N0
\instRom|rom~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \instRom|rom~24_combout\ = ((\ProgCtr|ctrOutAux\(9)) # (\instRom|rom~23_combout\)) # (!\instRom|rom~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instRom|rom~6_combout\,
	datac => \ProgCtr|ctrOutAux\(9),
	datad => \instRom|rom~23_combout\,
	combout => \instRom|rom~24_combout\);

-- Location: LCCOMB_X14_Y10_N4
\ctrl|Selector13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|Selector13~0_combout\ = (\instRom|rom~17_combout\ & (!\instRom|rom~24_combout\ & (\instRom|rom~32_combout\ $ (!\instRom|rom~29_combout\)))) # (!\instRom|rom~17_combout\ & (\instRom|rom~29_combout\ & (\instRom|rom~32_combout\ $ 
-- (\instRom|rom~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~32_combout\,
	datab => \instRom|rom~24_combout\,
	datac => \instRom|rom~29_combout\,
	datad => \instRom|rom~17_combout\,
	combout => \ctrl|Selector13~0_combout\);

-- Location: LCCOMB_X12_Y7_N10
\ctrl|Selector13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|Selector13~4_combout\ = (!\instRom|rom~24_combout\ & (\instRom|rom~29_combout\ & (\instRom|rom~32_combout\ & \instRom|rom~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~24_combout\,
	datab => \instRom|rom~29_combout\,
	datac => \instRom|rom~32_combout\,
	datad => \instRom|rom~17_combout\,
	combout => \ctrl|Selector13~4_combout\);

-- Location: IOIBUF_X0_Y11_N8
\rst~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rst,
	o => \rst~input_o\);

-- Location: LCCOMB_X12_Y7_N14
\ctrl|Selector13~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|Selector13~5_combout\ = (!\rst~input_o\) # (!\ctrl|Selector13~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|Selector13~4_combout\,
	datad => \rst~input_o\,
	combout => \ctrl|Selector13~5_combout\);

-- Location: LCCOMB_X12_Y7_N20
\ctrl|Selector13~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|Selector13~6_combout\ = (!\instRom|rom~24_combout\ & ((\instRom|rom~29_combout\ & (!\instRom|rom~32_combout\ & !\instRom|rom~17_combout\)) # (!\instRom|rom~29_combout\ & (\instRom|rom~32_combout\ & \instRom|rom~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~24_combout\,
	datab => \instRom|rom~29_combout\,
	datac => \instRom|rom~32_combout\,
	datad => \instRom|rom~17_combout\,
	combout => \ctrl|Selector13~6_combout\);

-- Location: LCCOMB_X17_Y10_N26
\instRom|rom~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \instRom|rom~33_combout\ = (\ProgCtr|ctrOutAux\(2) & (\instRom|rom~12_combout\)) # (!\ProgCtr|ctrOutAux\(2) & ((\instRom|rom~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instRom|rom~12_combout\,
	datac => \ProgCtr|ctrOutAux\(2),
	datad => \instRom|rom~12_combout\,
	combout => \instRom|rom~33_combout\);

-- Location: LCCOMB_X12_Y10_N28
\instRom|rom~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \instRom|rom~11_combout\ = (\ProgCtr|ctrOutAux\(2)) # (\ProgCtr|ctrOutAux\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ProgCtr|ctrOutAux\(2),
	datad => \ProgCtr|ctrOutAux\(1),
	combout => \instRom|rom~11_combout\);

-- Location: LCCOMB_X17_Y10_N12
\instRom|rom~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \instRom|rom~34_combout\ = (\ProgCtr|ctrOutAux\(3) & (\instRom|rom~33_combout\)) # (!\ProgCtr|ctrOutAux\(3) & ((\instRom|rom~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgCtr|ctrOutAux\(3),
	datac => \instRom|rom~33_combout\,
	datad => \instRom|rom~11_combout\,
	combout => \instRom|rom~34_combout\);

-- Location: LCCOMB_X14_Y10_N14
\instRom|rom~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \instRom|rom~35_combout\ = (\ProgCtr|ctrOutAux\(4) & (!\aluOp2[1]~4_combout\)) # (!\ProgCtr|ctrOutAux\(4) & ((!\instRom|rom~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[1]~4_combout\,
	datac => \instRom|rom~34_combout\,
	datad => \ProgCtr|ctrOutAux\(4),
	combout => \instRom|rom~35_combout\);

-- Location: LCCOMB_X14_Y10_N22
\ctrl|Selector7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|Selector7~4_combout\ = (!\ProgCtr|ctrOutAux\(9) & (!\instRom|rom~35_combout\ & \instRom|rom~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ProgCtr|ctrOutAux\(9),
	datac => \instRom|rom~35_combout\,
	datad => \instRom|rom~6_combout\,
	combout => \ctrl|Selector7~4_combout\);

-- Location: LCCOMB_X12_Y7_N26
\ctrl|Selector13~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|Selector13~7_combout\ = (\ctrl|Selector7~4_combout\ & ((\instRom|rom~38_combout\ & (\ctrl|Selector13~5_combout\)) # (!\instRom|rom~38_combout\ & ((\ctrl|Selector13~6_combout\))))) # (!\ctrl|Selector7~4_combout\ & (((\instRom|rom~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector13~5_combout\,
	datab => \ctrl|Selector13~6_combout\,
	datac => \ctrl|Selector7~4_combout\,
	datad => \instRom|rom~38_combout\,
	combout => \ctrl|Selector13~7_combout\);

-- Location: LCCOMB_X12_Y7_N6
\ctrl|Selector13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|Selector13~2_combout\ = ((\instRom|rom~28_combout\ & (!\ProgCtr|ctrOutAux\(9) & \instRom|rom~6_combout\))) # (!\rst~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~28_combout\,
	datab => \ProgCtr|ctrOutAux\(9),
	datac => \instRom|rom~6_combout\,
	datad => \rst~input_o\,
	combout => \ctrl|Selector13~2_combout\);

-- Location: LCCOMB_X12_Y7_N8
\ctrl|Selector13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|Selector13~1_combout\ = (!\instRom|rom~29_combout\ & ((\instRom|rom~24_combout\ & (\instRom|rom~32_combout\ & \instRom|rom~17_combout\)) # (!\instRom|rom~24_combout\ & (!\instRom|rom~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~24_combout\,
	datab => \instRom|rom~29_combout\,
	datac => \instRom|rom~32_combout\,
	datad => \instRom|rom~17_combout\,
	combout => \ctrl|Selector13~1_combout\);

-- Location: LCCOMB_X12_Y7_N16
\ctrl|Selector13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|Selector13~3_combout\ = (\ctrl|Selector13~1_combout\) # ((\ctrl|Selector13~2_combout\ & (!\instRom|rom~32_combout\ & !\instRom|rom~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector13~2_combout\,
	datab => \ctrl|Selector13~1_combout\,
	datac => \instRom|rom~32_combout\,
	datad => \instRom|rom~17_combout\,
	combout => \ctrl|Selector13~3_combout\);

-- Location: LCCOMB_X12_Y7_N24
\ctrl|Selector13~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|Selector13~8_combout\ = (\ctrl|Selector13~7_combout\ & ((\ctrl|Selector13~0_combout\) # ((\ctrl|Selector7~4_combout\)))) # (!\ctrl|Selector13~7_combout\ & (((!\ctrl|Selector7~4_combout\ & \ctrl|Selector13~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector13~0_combout\,
	datab => \ctrl|Selector13~7_combout\,
	datac => \ctrl|Selector7~4_combout\,
	datad => \ctrl|Selector13~3_combout\,
	combout => \ctrl|Selector13~8_combout\);

-- Location: LCCOMB_X14_Y11_N28
\ctrl|Selector11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|Selector11~0_combout\ = (\instRom|rom~32_combout\) # ((\instRom|rom~29_combout\) # ((!\instRom|rom~24_combout\ & \instRom|rom~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~24_combout\,
	datab => \instRom|rom~32_combout\,
	datac => \instRom|rom~29_combout\,
	datad => \instRom|rom~17_combout\,
	combout => \ctrl|Selector11~0_combout\);

-- Location: LCCOMB_X18_Y13_N24
\ctrl|WideOr13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|WideOr13~0_combout\ = (\instRom|rom~17_combout\ & ((\instRom|rom~29_combout\) # ((!\instRom|rom~24_combout\ & \instRom|rom~32_combout\)))) # (!\instRom|rom~17_combout\ & ((\instRom|rom~24_combout\ & (\instRom|rom~32_combout\)) # 
-- (!\instRom|rom~24_combout\ & ((\instRom|rom~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~17_combout\,
	datab => \instRom|rom~24_combout\,
	datac => \instRom|rom~32_combout\,
	datad => \instRom|rom~29_combout\,
	combout => \ctrl|WideOr13~0_combout\);

-- Location: LCCOMB_X18_Y13_N6
\ctrl|WideOr13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|WideOr13~1_combout\ = (!\ctrl|Selector7~4_combout\ & ((\instRom|rom~38_combout\ & (!\ctrl|Selector11~0_combout\)) # (!\instRom|rom~38_combout\ & ((\ctrl|WideOr13~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~38_combout\,
	datab => \ctrl|Selector7~4_combout\,
	datac => \ctrl|Selector11~0_combout\,
	datad => \ctrl|WideOr13~0_combout\,
	combout => \ctrl|WideOr13~1_combout\);

-- Location: LCCOMB_X14_Y6_N4
\instRom|rom~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \instRom|rom~15_combout\ = (!\ProgCtr|ctrOutAux\(3) & (!\ProgCtr|ctrOutAux\(0) & !\ProgCtr|ctrOutAux\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgCtr|ctrOutAux\(3),
	datac => \ProgCtr|ctrOutAux\(0),
	datad => \ProgCtr|ctrOutAux\(2),
	combout => \instRom|rom~15_combout\);

-- Location: LCCOMB_X17_Y10_N18
\instRom|rom~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \instRom|rom~13_combout\ = (\ProgCtr|ctrOutAux\(2) & (!\instRom|rom~12_combout\)) # (!\ProgCtr|ctrOutAux\(2) & ((!\instRom|rom~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instRom|rom~12_combout\,
	datac => \ProgCtr|ctrOutAux\(2),
	datad => \instRom|rom~12_combout\,
	combout => \instRom|rom~13_combout\);

-- Location: LCCOMB_X12_Y10_N6
\instRom|rom~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \instRom|rom~14_combout\ = (\ProgCtr|ctrOutAux\(3) & (\instRom|rom~13_combout\)) # (!\ProgCtr|ctrOutAux\(3) & ((!\instRom|rom~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ProgCtr|ctrOutAux\(3),
	datac => \instRom|rom~13_combout\,
	datad => \instRom|rom~11_combout\,
	combout => \instRom|rom~14_combout\);

-- Location: LCCOMB_X12_Y10_N12
\instRom|rom~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \instRom|rom~16_combout\ = (\ProgCtr|ctrOutAux\(4) & (\instRom|rom~15_combout\)) # (!\ProgCtr|ctrOutAux\(4) & ((!\instRom|rom~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ProgCtr|ctrOutAux\(4),
	datac => \instRom|rom~15_combout\,
	datad => \instRom|rom~14_combout\,
	combout => \instRom|rom~16_combout\);

-- Location: LCCOMB_X14_Y7_N30
\ctrl|Selector12~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|Selector12~7_combout\ = (((\ProgCtr|ctrOutAux\(9)) # (\instRom|rom~23_combout\)) # (!\instRom|rom~6_combout\)) # (!\instRom|rom~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~16_combout\,
	datab => \instRom|rom~6_combout\,
	datac => \ProgCtr|ctrOutAux\(9),
	datad => \instRom|rom~23_combout\,
	combout => \ctrl|Selector12~7_combout\);

-- Location: LCCOMB_X21_Y12_N18
\ctrl|WideOr13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|WideOr13~2_combout\ = (\instRom|rom~29_combout\ & (\instRom|rom~24_combout\ $ ((\instRom|rom~17_combout\)))) # (!\instRom|rom~29_combout\ & (((\ctrl|Selector12~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~24_combout\,
	datab => \instRom|rom~17_combout\,
	datac => \ctrl|Selector12~7_combout\,
	datad => \instRom|rom~29_combout\,
	combout => \ctrl|WideOr13~2_combout\);

-- Location: LCCOMB_X21_Y12_N20
\ctrl|WideOr13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|WideOr13~3_combout\ = (\ctrl|WideOr13~1_combout\) # ((\ctrl|Selector7~4_combout\ & (!\instRom|rom~38_combout\ & \ctrl|WideOr13~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector7~4_combout\,
	datab => \ctrl|WideOr13~1_combout\,
	datac => \instRom|rom~38_combout\,
	datad => \ctrl|WideOr13~2_combout\,
	combout => \ctrl|WideOr13~3_combout\);

-- Location: LCCOMB_X21_Y10_N0
\stkCtr|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \stkCtr|Add0~0_combout\ = \stkCtr|ctrOutAux\(0) $ (VCC)
-- \stkCtr|Add0~1\ = CARRY(\stkCtr|ctrOutAux\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \stkCtr|ctrOutAux\(0),
	datad => VCC,
	combout => \stkCtr|Add0~0_combout\,
	cout => \stkCtr|Add0~1\);

-- Location: LCCOMB_X26_Y13_N28
\ctrl|WideOr4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|WideOr4~1_combout\ = (!\instRom|rom~38_combout\ & (!\instRom|rom~24_combout\ & \instRom|rom~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instRom|rom~38_combout\,
	datac => \instRom|rom~24_combout\,
	datad => \instRom|rom~29_combout\,
	combout => \ctrl|WideOr4~1_combout\);

-- Location: LCCOMB_X21_Y12_N4
\stkCtr|ctrOutAux[10]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \stkCtr|ctrOutAux[10]~0_combout\ = (\rst~input_o\) # ((\ctrl|WideOr4~1_combout\ & (!\ctrl|Selector7~4_combout\ & !\instRom|rom~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \ctrl|WideOr4~1_combout\,
	datac => \ctrl|Selector7~4_combout\,
	datad => \instRom|rom~32_combout\,
	combout => \stkCtr|ctrOutAux[10]~0_combout\);

-- Location: FF_X21_Y10_N1
\stkCtr|ctrOutAux[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \stkCtr|Add0~0_combout\,
	asdata => VCC,
	sload => \rst~input_o\,
	ena => \stkCtr|ctrOutAux[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stkCtr|ctrOutAux\(0));

-- Location: LCCOMB_X21_Y10_N30
\memMuxAddrOut[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memMuxAddrOut[0]~0_combout\ = (\ctrl|WideOr13~3_combout\ & \stkCtr|ctrOutAux\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|WideOr13~3_combout\,
	datad => \stkCtr|ctrOutAux\(0),
	combout => \memMuxAddrOut[0]~0_combout\);

-- Location: LCCOMB_X21_Y12_N2
\ctrl|Decoder0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|Decoder0~2_combout\ = (!\ctrl|Selector7~4_combout\ & (\ctrl|WideOr4~1_combout\ & (\instRom|rom~17_combout\ & !\instRom|rom~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector7~4_combout\,
	datab => \ctrl|WideOr4~1_combout\,
	datac => \instRom|rom~17_combout\,
	datad => \instRom|rom~32_combout\,
	combout => \ctrl|Decoder0~2_combout\);

-- Location: LCCOMB_X21_Y10_N2
\stkCtr|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \stkCtr|Add0~2_combout\ = (\stkCtr|ctrOutAux\(1) & ((\ctrl|Decoder0~2_combout\ & (!\stkCtr|Add0~1\)) # (!\ctrl|Decoder0~2_combout\ & (\stkCtr|Add0~1\ & VCC)))) # (!\stkCtr|ctrOutAux\(1) & ((\ctrl|Decoder0~2_combout\ & ((\stkCtr|Add0~1\) # (GND))) # 
-- (!\ctrl|Decoder0~2_combout\ & (!\stkCtr|Add0~1\))))
-- \stkCtr|Add0~3\ = CARRY((\stkCtr|ctrOutAux\(1) & (\ctrl|Decoder0~2_combout\ & !\stkCtr|Add0~1\)) # (!\stkCtr|ctrOutAux\(1) & ((\ctrl|Decoder0~2_combout\) # (!\stkCtr|Add0~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \stkCtr|ctrOutAux\(1),
	datab => \ctrl|Decoder0~2_combout\,
	datad => VCC,
	cin => \stkCtr|Add0~1\,
	combout => \stkCtr|Add0~2_combout\,
	cout => \stkCtr|Add0~3\);

-- Location: FF_X21_Y10_N3
\stkCtr|ctrOutAux[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \stkCtr|Add0~2_combout\,
	asdata => VCC,
	sload => \rst~input_o\,
	ena => \stkCtr|ctrOutAux[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stkCtr|ctrOutAux\(1));

-- Location: LCCOMB_X21_Y12_N30
\memMuxAddrOut[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memMuxAddrOut[1]~1_combout\ = (\ctrl|WideOr13~3_combout\ & \stkCtr|ctrOutAux\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|WideOr13~3_combout\,
	datad => \stkCtr|ctrOutAux\(1),
	combout => \memMuxAddrOut[1]~1_combout\);

-- Location: LCCOMB_X21_Y10_N4
\stkCtr|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \stkCtr|Add0~4_combout\ = ((\stkCtr|ctrOutAux\(2) $ (\ctrl|Decoder0~2_combout\ $ (\stkCtr|Add0~3\)))) # (GND)
-- \stkCtr|Add0~5\ = CARRY((\stkCtr|ctrOutAux\(2) & ((!\stkCtr|Add0~3\) # (!\ctrl|Decoder0~2_combout\))) # (!\stkCtr|ctrOutAux\(2) & (!\ctrl|Decoder0~2_combout\ & !\stkCtr|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \stkCtr|ctrOutAux\(2),
	datab => \ctrl|Decoder0~2_combout\,
	datad => VCC,
	cin => \stkCtr|Add0~3\,
	combout => \stkCtr|Add0~4_combout\,
	cout => \stkCtr|Add0~5\);

-- Location: FF_X21_Y10_N5
\stkCtr|ctrOutAux[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \stkCtr|Add0~4_combout\,
	asdata => VCC,
	sload => \rst~input_o\,
	ena => \stkCtr|ctrOutAux[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stkCtr|ctrOutAux\(2));

-- Location: LCCOMB_X21_Y10_N28
\memMuxAddrOut[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \memMuxAddrOut[2]~2_combout\ = (\ctrl|WideOr13~3_combout\ & \stkCtr|ctrOutAux\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|WideOr13~3_combout\,
	datac => \stkCtr|ctrOutAux\(2),
	combout => \memMuxAddrOut[2]~2_combout\);

-- Location: LCCOMB_X21_Y10_N6
\stkCtr|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \stkCtr|Add0~6_combout\ = (\stkCtr|ctrOutAux\(3) & ((\ctrl|Decoder0~2_combout\ & (!\stkCtr|Add0~5\)) # (!\ctrl|Decoder0~2_combout\ & (\stkCtr|Add0~5\ & VCC)))) # (!\stkCtr|ctrOutAux\(3) & ((\ctrl|Decoder0~2_combout\ & ((\stkCtr|Add0~5\) # (GND))) # 
-- (!\ctrl|Decoder0~2_combout\ & (!\stkCtr|Add0~5\))))
-- \stkCtr|Add0~7\ = CARRY((\stkCtr|ctrOutAux\(3) & (\ctrl|Decoder0~2_combout\ & !\stkCtr|Add0~5\)) # (!\stkCtr|ctrOutAux\(3) & ((\ctrl|Decoder0~2_combout\) # (!\stkCtr|Add0~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \stkCtr|ctrOutAux\(3),
	datab => \ctrl|Decoder0~2_combout\,
	datad => VCC,
	cin => \stkCtr|Add0~5\,
	combout => \stkCtr|Add0~6_combout\,
	cout => \stkCtr|Add0~7\);

-- Location: FF_X21_Y10_N7
\stkCtr|ctrOutAux[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \stkCtr|Add0~6_combout\,
	asdata => VCC,
	sload => \rst~input_o\,
	ena => \stkCtr|ctrOutAux[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stkCtr|ctrOutAux\(3));

-- Location: LCCOMB_X21_Y10_N26
\memMuxAddrOut[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \memMuxAddrOut[3]~3_combout\ = (\ctrl|WideOr13~3_combout\ & \stkCtr|ctrOutAux\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|WideOr13~3_combout\,
	datad => \stkCtr|ctrOutAux\(3),
	combout => \memMuxAddrOut[3]~3_combout\);

-- Location: LCCOMB_X14_Y6_N6
\instRom|rom~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \instRom|rom~36_combout\ = (\ProgCtr|ctrOutAux\(3) & (\ProgCtr|ctrOutAux\(0) & (!\ProgCtr|ctrOutAux\(1) & !\ProgCtr|ctrOutAux\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgCtr|ctrOutAux\(3),
	datab => \ProgCtr|ctrOutAux\(0),
	datac => \ProgCtr|ctrOutAux\(1),
	datad => \ProgCtr|ctrOutAux\(2),
	combout => \instRom|rom~36_combout\);

-- Location: LCCOMB_X12_Y11_N4
\instRom|rom~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \instRom|rom~47_combout\ = (!\ProgCtr|ctrOutAux\(4) & (\instRom|rom~6_combout\ & (!\ProgCtr|ctrOutAux\(9) & \instRom|rom~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgCtr|ctrOutAux\(4),
	datab => \instRom|rom~6_combout\,
	datac => \ProgCtr|ctrOutAux\(9),
	datad => \instRom|rom~36_combout\,
	combout => \instRom|rom~47_combout\);

-- Location: LCCOMB_X21_Y10_N8
\stkCtr|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \stkCtr|Add0~8_combout\ = ((\stkCtr|ctrOutAux\(4) $ (\ctrl|Decoder0~2_combout\ $ (\stkCtr|Add0~7\)))) # (GND)
-- \stkCtr|Add0~9\ = CARRY((\stkCtr|ctrOutAux\(4) & ((!\stkCtr|Add0~7\) # (!\ctrl|Decoder0~2_combout\))) # (!\stkCtr|ctrOutAux\(4) & (!\ctrl|Decoder0~2_combout\ & !\stkCtr|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \stkCtr|ctrOutAux\(4),
	datab => \ctrl|Decoder0~2_combout\,
	datad => VCC,
	cin => \stkCtr|Add0~7\,
	combout => \stkCtr|Add0~8_combout\,
	cout => \stkCtr|Add0~9\);

-- Location: FF_X21_Y10_N9
\stkCtr|ctrOutAux[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \stkCtr|Add0~8_combout\,
	asdata => VCC,
	sload => \rst~input_o\,
	ena => \stkCtr|ctrOutAux[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stkCtr|ctrOutAux\(4));

-- Location: LCCOMB_X21_Y12_N6
\ctrl|ld~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|ld~1_combout\ = (\ctrl|Selector7~4_combout\ & (\instRom|rom~24_combout\ & (\instRom|rom~38_combout\ & !\instRom|rom~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector7~4_combout\,
	datab => \instRom|rom~24_combout\,
	datac => \instRom|rom~38_combout\,
	datad => \instRom|rom~29_combout\,
	combout => \ctrl|ld~1_combout\);

-- Location: LCCOMB_X21_Y12_N0
\ctrl|ld~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|ld~0_combout\ = (!\ctrl|Selector7~4_combout\ & (\ctrl|WideOr4~1_combout\ & \instRom|rom~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector7~4_combout\,
	datab => \ctrl|WideOr4~1_combout\,
	datac => \instRom|rom~17_combout\,
	combout => \ctrl|ld~0_combout\);

-- Location: LCCOMB_X21_Y12_N12
\memMuxAddrOut[10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \memMuxAddrOut[10]~4_combout\ = (!\instRom|rom~32_combout\ & (!\ctrl|WideOr13~3_combout\ & ((\ctrl|ld~1_combout\) # (\ctrl|ld~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~32_combout\,
	datab => \ctrl|ld~1_combout\,
	datac => \ctrl|WideOr13~3_combout\,
	datad => \ctrl|ld~0_combout\,
	combout => \memMuxAddrOut[10]~4_combout\);

-- Location: LCCOMB_X21_Y12_N22
\memMuxAddrOut[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \memMuxAddrOut[4]~5_combout\ = (\instRom|rom~47_combout\ & ((\memMuxAddrOut[10]~4_combout\) # ((\ctrl|WideOr13~3_combout\ & \stkCtr|ctrOutAux\(4))))) # (!\instRom|rom~47_combout\ & (\ctrl|WideOr13~3_combout\ & (\stkCtr|ctrOutAux\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~47_combout\,
	datab => \ctrl|WideOr13~3_combout\,
	datac => \stkCtr|ctrOutAux\(4),
	datad => \memMuxAddrOut[10]~4_combout\,
	combout => \memMuxAddrOut[4]~5_combout\);

-- Location: LCCOMB_X21_Y10_N10
\stkCtr|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \stkCtr|Add0~10_combout\ = (\stkCtr|ctrOutAux\(5) & ((\ctrl|Decoder0~2_combout\ & (!\stkCtr|Add0~9\)) # (!\ctrl|Decoder0~2_combout\ & (\stkCtr|Add0~9\ & VCC)))) # (!\stkCtr|ctrOutAux\(5) & ((\ctrl|Decoder0~2_combout\ & ((\stkCtr|Add0~9\) # (GND))) # 
-- (!\ctrl|Decoder0~2_combout\ & (!\stkCtr|Add0~9\))))
-- \stkCtr|Add0~11\ = CARRY((\stkCtr|ctrOutAux\(5) & (\ctrl|Decoder0~2_combout\ & !\stkCtr|Add0~9\)) # (!\stkCtr|ctrOutAux\(5) & ((\ctrl|Decoder0~2_combout\) # (!\stkCtr|Add0~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \stkCtr|ctrOutAux\(5),
	datab => \ctrl|Decoder0~2_combout\,
	datad => VCC,
	cin => \stkCtr|Add0~9\,
	combout => \stkCtr|Add0~10_combout\,
	cout => \stkCtr|Add0~11\);

-- Location: FF_X21_Y10_N11
\stkCtr|ctrOutAux[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \stkCtr|Add0~10_combout\,
	asdata => VCC,
	sload => \rst~input_o\,
	ena => \stkCtr|ctrOutAux[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stkCtr|ctrOutAux\(5));

-- Location: LCCOMB_X21_Y10_N24
\memMuxAddrOut[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \memMuxAddrOut[5]~6_combout\ = (\ctrl|WideOr13~3_combout\ & \stkCtr|ctrOutAux\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|WideOr13~3_combout\,
	datad => \stkCtr|ctrOutAux\(5),
	combout => \memMuxAddrOut[5]~6_combout\);

-- Location: LCCOMB_X21_Y10_N12
\stkCtr|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \stkCtr|Add0~12_combout\ = ((\stkCtr|ctrOutAux\(6) $ (\ctrl|Decoder0~2_combout\ $ (\stkCtr|Add0~11\)))) # (GND)
-- \stkCtr|Add0~13\ = CARRY((\stkCtr|ctrOutAux\(6) & ((!\stkCtr|Add0~11\) # (!\ctrl|Decoder0~2_combout\))) # (!\stkCtr|ctrOutAux\(6) & (!\ctrl|Decoder0~2_combout\ & !\stkCtr|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \stkCtr|ctrOutAux\(6),
	datab => \ctrl|Decoder0~2_combout\,
	datad => VCC,
	cin => \stkCtr|Add0~11\,
	combout => \stkCtr|Add0~12_combout\,
	cout => \stkCtr|Add0~13\);

-- Location: FF_X21_Y10_N13
\stkCtr|ctrOutAux[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \stkCtr|Add0~12_combout\,
	asdata => VCC,
	sload => \rst~input_o\,
	ena => \stkCtr|ctrOutAux[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stkCtr|ctrOutAux\(6));

-- Location: LCCOMB_X21_Y10_N22
\memMuxAddrOut[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \memMuxAddrOut[6]~7_combout\ = (\ctrl|WideOr13~3_combout\ & \stkCtr|ctrOutAux\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|WideOr13~3_combout\,
	datad => \stkCtr|ctrOutAux\(6),
	combout => \memMuxAddrOut[6]~7_combout\);

-- Location: LCCOMB_X21_Y10_N14
\stkCtr|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \stkCtr|Add0~14_combout\ = (\stkCtr|ctrOutAux\(7) & ((\ctrl|Decoder0~2_combout\ & (!\stkCtr|Add0~13\)) # (!\ctrl|Decoder0~2_combout\ & (\stkCtr|Add0~13\ & VCC)))) # (!\stkCtr|ctrOutAux\(7) & ((\ctrl|Decoder0~2_combout\ & ((\stkCtr|Add0~13\) # (GND))) # 
-- (!\ctrl|Decoder0~2_combout\ & (!\stkCtr|Add0~13\))))
-- \stkCtr|Add0~15\ = CARRY((\stkCtr|ctrOutAux\(7) & (\ctrl|Decoder0~2_combout\ & !\stkCtr|Add0~13\)) # (!\stkCtr|ctrOutAux\(7) & ((\ctrl|Decoder0~2_combout\) # (!\stkCtr|Add0~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \stkCtr|ctrOutAux\(7),
	datab => \ctrl|Decoder0~2_combout\,
	datad => VCC,
	cin => \stkCtr|Add0~13\,
	combout => \stkCtr|Add0~14_combout\,
	cout => \stkCtr|Add0~15\);

-- Location: FF_X21_Y10_N15
\stkCtr|ctrOutAux[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \stkCtr|Add0~14_combout\,
	asdata => VCC,
	sload => \rst~input_o\,
	ena => \stkCtr|ctrOutAux[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stkCtr|ctrOutAux\(7));

-- Location: LCCOMB_X16_Y10_N6
\instRom|rom~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \instRom|rom~8_combout\ = (!\ProgCtr|ctrOutAux\(2) & (\ProgCtr|ctrOutAux\(4) & (!\ProgCtr|ctrOutAux\(1) & !\ProgCtr|ctrOutAux\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgCtr|ctrOutAux\(2),
	datab => \ProgCtr|ctrOutAux\(4),
	datac => \ProgCtr|ctrOutAux\(1),
	datad => \ProgCtr|ctrOutAux\(3),
	combout => \instRom|rom~8_combout\);

-- Location: LCCOMB_X16_Y10_N30
\instRom|rom~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \instRom|rom~51_combout\ = (\instRom|rom~8_combout\ & (!\ProgCtr|ctrOutAux\(0) & (!\ProgCtr|ctrOutAux\(9) & \instRom|rom~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~8_combout\,
	datab => \ProgCtr|ctrOutAux\(0),
	datac => \ProgCtr|ctrOutAux\(9),
	datad => \instRom|rom~6_combout\,
	combout => \instRom|rom~51_combout\);

-- Location: LCCOMB_X21_Y12_N24
\memMuxAddrOut[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \memMuxAddrOut[7]~8_combout\ = (\stkCtr|ctrOutAux\(7) & ((\ctrl|WideOr13~3_combout\) # ((\instRom|rom~51_combout\ & \memMuxAddrOut[10]~4_combout\)))) # (!\stkCtr|ctrOutAux\(7) & (((\instRom|rom~51_combout\ & \memMuxAddrOut[10]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stkCtr|ctrOutAux\(7),
	datab => \ctrl|WideOr13~3_combout\,
	datac => \instRom|rom~51_combout\,
	datad => \memMuxAddrOut[10]~4_combout\,
	combout => \memMuxAddrOut[7]~8_combout\);

-- Location: LCCOMB_X13_Y10_N6
\instRom|rom~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \instRom|rom~39_combout\ = (\ProgCtr|ctrOutAux\(3) & ((\ProgCtr|ctrOutAux\(0) & ((!\ProgCtr|ctrOutAux\(2)))) # (!\ProgCtr|ctrOutAux\(0) & (!\ProgCtr|ctrOutAux\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgCtr|ctrOutAux\(0),
	datab => \ProgCtr|ctrOutAux\(1),
	datac => \ProgCtr|ctrOutAux\(3),
	datad => \ProgCtr|ctrOutAux\(2),
	combout => \instRom|rom~39_combout\);

-- Location: LCCOMB_X14_Y11_N22
\instRom|rom~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \instRom|rom~50_combout\ = (!\ProgCtr|ctrOutAux\(4) & (\instRom|rom~6_combout\ & (!\ProgCtr|ctrOutAux\(9) & \instRom|rom~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgCtr|ctrOutAux\(4),
	datab => \instRom|rom~6_combout\,
	datac => \ProgCtr|ctrOutAux\(9),
	datad => \instRom|rom~39_combout\,
	combout => \instRom|rom~50_combout\);

-- Location: LCCOMB_X21_Y10_N16
\stkCtr|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \stkCtr|Add0~16_combout\ = ((\stkCtr|ctrOutAux\(8) $ (\ctrl|Decoder0~2_combout\ $ (\stkCtr|Add0~15\)))) # (GND)
-- \stkCtr|Add0~17\ = CARRY((\stkCtr|ctrOutAux\(8) & ((!\stkCtr|Add0~15\) # (!\ctrl|Decoder0~2_combout\))) # (!\stkCtr|ctrOutAux\(8) & (!\ctrl|Decoder0~2_combout\ & !\stkCtr|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \stkCtr|ctrOutAux\(8),
	datab => \ctrl|Decoder0~2_combout\,
	datad => VCC,
	cin => \stkCtr|Add0~15\,
	combout => \stkCtr|Add0~16_combout\,
	cout => \stkCtr|Add0~17\);

-- Location: FF_X21_Y10_N17
\stkCtr|ctrOutAux[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \stkCtr|Add0~16_combout\,
	asdata => VCC,
	sload => \rst~input_o\,
	ena => \stkCtr|ctrOutAux[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stkCtr|ctrOutAux\(8));

-- Location: LCCOMB_X21_Y12_N10
\memMuxAddrOut[8]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \memMuxAddrOut[8]~9_combout\ = (\memMuxAddrOut[10]~4_combout\ & ((\instRom|rom~50_combout\) # ((\ctrl|WideOr13~3_combout\ & \stkCtr|ctrOutAux\(8))))) # (!\memMuxAddrOut[10]~4_combout\ & (\ctrl|WideOr13~3_combout\ & ((\stkCtr|ctrOutAux\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memMuxAddrOut[10]~4_combout\,
	datab => \ctrl|WideOr13~3_combout\,
	datac => \instRom|rom~50_combout\,
	datad => \stkCtr|ctrOutAux\(8),
	combout => \memMuxAddrOut[8]~9_combout\);

-- Location: LCCOMB_X21_Y10_N18
\stkCtr|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \stkCtr|Add0~18_combout\ = (\stkCtr|ctrOutAux\(9) & ((\ctrl|Decoder0~2_combout\ & (!\stkCtr|Add0~17\)) # (!\ctrl|Decoder0~2_combout\ & (\stkCtr|Add0~17\ & VCC)))) # (!\stkCtr|ctrOutAux\(9) & ((\ctrl|Decoder0~2_combout\ & ((\stkCtr|Add0~17\) # (GND))) # 
-- (!\ctrl|Decoder0~2_combout\ & (!\stkCtr|Add0~17\))))
-- \stkCtr|Add0~19\ = CARRY((\stkCtr|ctrOutAux\(9) & (\ctrl|Decoder0~2_combout\ & !\stkCtr|Add0~17\)) # (!\stkCtr|ctrOutAux\(9) & ((\ctrl|Decoder0~2_combout\) # (!\stkCtr|Add0~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \stkCtr|ctrOutAux\(9),
	datab => \ctrl|Decoder0~2_combout\,
	datad => VCC,
	cin => \stkCtr|Add0~17\,
	combout => \stkCtr|Add0~18_combout\,
	cout => \stkCtr|Add0~19\);

-- Location: FF_X21_Y10_N19
\stkCtr|ctrOutAux[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \stkCtr|Add0~18_combout\,
	asdata => VCC,
	sload => \rst~input_o\,
	ena => \stkCtr|ctrOutAux[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stkCtr|ctrOutAux\(9));

-- Location: LCCOMB_X12_Y7_N0
\instRom|rom~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \instRom|rom~49_combout\ = (\instRom|rom~6_combout\ & (!\ProgCtr|ctrOutAux\(9) & (\instRom|rom~42_combout\ & !\ProgCtr|ctrOutAux\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~6_combout\,
	datab => \ProgCtr|ctrOutAux\(9),
	datac => \instRom|rom~42_combout\,
	datad => \ProgCtr|ctrOutAux\(4),
	combout => \instRom|rom~49_combout\);

-- Location: LCCOMB_X21_Y12_N16
\memMuxAddrOut[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \memMuxAddrOut[9]~10_combout\ = (\stkCtr|ctrOutAux\(9) & ((\ctrl|WideOr13~3_combout\) # ((\instRom|rom~49_combout\ & \memMuxAddrOut[10]~4_combout\)))) # (!\stkCtr|ctrOutAux\(9) & (((\instRom|rom~49_combout\ & \memMuxAddrOut[10]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stkCtr|ctrOutAux\(9),
	datab => \ctrl|WideOr13~3_combout\,
	datac => \instRom|rom~49_combout\,
	datad => \memMuxAddrOut[10]~4_combout\,
	combout => \memMuxAddrOut[9]~10_combout\);

-- Location: LCCOMB_X21_Y10_N20
\stkCtr|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \stkCtr|Add0~20_combout\ = \ctrl|Decoder0~2_combout\ $ (\stkCtr|Add0~19\ $ (\stkCtr|ctrOutAux\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|Decoder0~2_combout\,
	datad => \stkCtr|ctrOutAux\(10),
	cin => \stkCtr|Add0~19\,
	combout => \stkCtr|Add0~20_combout\);

-- Location: FF_X21_Y10_N21
\stkCtr|ctrOutAux[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \stkCtr|Add0~20_combout\,
	asdata => VCC,
	sload => \rst~input_o\,
	ena => \stkCtr|ctrOutAux[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stkCtr|ctrOutAux\(10));

-- Location: LCCOMB_X14_Y6_N8
\instRom|rom~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \instRom|rom~44_combout\ = (\ProgCtr|ctrOutAux\(3) & ((\ProgCtr|ctrOutAux\(1) & ((!\ProgCtr|ctrOutAux\(2)))) # (!\ProgCtr|ctrOutAux\(1) & (\ProgCtr|ctrOutAux\(0) & \ProgCtr|ctrOutAux\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgCtr|ctrOutAux\(3),
	datab => \ProgCtr|ctrOutAux\(0),
	datac => \ProgCtr|ctrOutAux\(1),
	datad => \ProgCtr|ctrOutAux\(2),
	combout => \instRom|rom~44_combout\);

-- Location: LCCOMB_X14_Y6_N2
\instRom|rom~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \instRom|rom~46_combout\ = (!\ProgCtr|ctrOutAux\(4) & (!\ProgCtr|ctrOutAux\(9) & (\instRom|rom~44_combout\ & \instRom|rom~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgCtr|ctrOutAux\(4),
	datab => \ProgCtr|ctrOutAux\(9),
	datac => \instRom|rom~44_combout\,
	datad => \instRom|rom~6_combout\,
	combout => \instRom|rom~46_combout\);

-- Location: LCCOMB_X21_Y12_N26
\memMuxAddrOut[10]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \memMuxAddrOut[10]~11_combout\ = (\memMuxAddrOut[10]~4_combout\ & ((\instRom|rom~46_combout\) # ((\ctrl|WideOr13~3_combout\ & \stkCtr|ctrOutAux\(10))))) # (!\memMuxAddrOut[10]~4_combout\ & (\ctrl|WideOr13~3_combout\ & (\stkCtr|ctrOutAux\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memMuxAddrOut[10]~4_combout\,
	datab => \ctrl|WideOr13~3_combout\,
	datac => \stkCtr|ctrOutAux\(10),
	datad => \instRom|rom~46_combout\,
	combout => \memMuxAddrOut[10]~11_combout\);

-- Location: LCCOMB_X21_Y12_N8
\ctrl|ld~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|ld~2_combout\ = (!\instRom|rom~32_combout\ & ((\ctrl|ld~0_combout\) # ((\ctrl|ld~1_combout\ & !\instRom|rom~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|ld~1_combout\,
	datab => \ctrl|ld~0_combout\,
	datac => \instRom|rom~17_combout\,
	datad => \instRom|rom~32_combout\,
	combout => \ctrl|ld~2_combout\);

-- Location: M9K_X15_Y6_N0
\ram|ram_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram:ram|altsyncram:ram_rtl_0|altsyncram_7i41:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ctrl|Selector13~8_combout\,
	portare => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \ram|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X18_Y10_N12
\regFile|regFile[3][2]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][2]~30_combout\ = (\ctrl|ld~2_combout\ & (\ram|ram_rtl_0|auto_generated|ram_block1a2\)) # (!\ctrl|ld~2_combout\ & ((\ALU|Mux29~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|ld~2_combout\,
	datab => \ram|ram_rtl_0|auto_generated|ram_block1a2\,
	datad => \ALU|Mux29~7_combout\,
	combout => \regFile|regFile[3][2]~30_combout\);

-- Location: CLKCTRL_G2
\rst~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \rst~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \rst~inputclkctrl_outclk\);

-- Location: LCCOMB_X24_Y14_N22
\ctrl|WideOr0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|WideOr0~1_combout\ = (!\ctrl|Selector7~4_combout\ & ((\instRom|rom~17_combout\ & (!\instRom|rom~29_combout\ & \instRom|rom~32_combout\)) # (!\instRom|rom~17_combout\ & ((!\instRom|rom~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~17_combout\,
	datab => \ctrl|Selector7~4_combout\,
	datac => \instRom|rom~29_combout\,
	datad => \instRom|rom~32_combout\,
	combout => \ctrl|WideOr0~1_combout\);

-- Location: LCCOMB_X24_Y14_N24
\ctrl|WideOr12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|WideOr12~0_combout\ = (\instRom|rom~29_combout\ & (!\instRom|rom~17_combout\ & ((!\instRom|rom~32_combout\)))) # (!\instRom|rom~29_combout\ & (((\instRom|rom~17_combout\ & \instRom|rom~32_combout\)) # (!\ctrl|Selector7~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101101010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~17_combout\,
	datab => \ctrl|Selector7~4_combout\,
	datac => \instRom|rom~29_combout\,
	datad => \instRom|rom~32_combout\,
	combout => \ctrl|WideOr12~0_combout\);

-- Location: LCCOMB_X24_Y14_N6
\ctrl|WideOr12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|WideOr12~1_combout\ = (\instRom|rom~24_combout\ & ((\instRom|rom~38_combout\) # ((!\ctrl|WideOr0~1_combout\)))) # (!\instRom|rom~24_combout\ & (!\instRom|rom~38_combout\ & ((!\ctrl|WideOr12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~24_combout\,
	datab => \instRom|rom~38_combout\,
	datac => \ctrl|WideOr0~1_combout\,
	datad => \ctrl|WideOr12~0_combout\,
	combout => \ctrl|WideOr12~1_combout\);

-- Location: LCCOMB_X24_Y14_N4
\ctrl|WideOr0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|WideOr0~4_combout\ = (\instRom|rom~29_combout\) # ((\instRom|rom~32_combout\) # ((\instRom|rom~17_combout\ & \ctrl|Selector7~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~17_combout\,
	datab => \ctrl|Selector7~4_combout\,
	datac => \instRom|rom~29_combout\,
	datad => \instRom|rom~32_combout\,
	combout => \ctrl|WideOr0~4_combout\);

-- Location: LCCOMB_X24_Y14_N12
\ctrl|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|WideOr0~0_combout\ = (!\instRom|rom~17_combout\ & (!\ctrl|Selector7~4_combout\ & (!\instRom|rom~29_combout\ & !\instRom|rom~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~17_combout\,
	datab => \ctrl|Selector7~4_combout\,
	datac => \instRom|rom~29_combout\,
	datad => \instRom|rom~32_combout\,
	combout => \ctrl|WideOr0~0_combout\);

-- Location: LCCOMB_X24_Y14_N0
\ctrl|WideOr12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|WideOr12~2_combout\ = (\ctrl|WideOr12~1_combout\ & (((!\ctrl|WideOr0~4_combout\)) # (!\instRom|rom~38_combout\))) # (!\ctrl|WideOr12~1_combout\ & (\instRom|rom~38_combout\ & ((\ctrl|WideOr0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr12~1_combout\,
	datab => \instRom|rom~38_combout\,
	datac => \ctrl|WideOr0~4_combout\,
	datad => \ctrl|WideOr0~0_combout\,
	combout => \ctrl|WideOr12~2_combout\);

-- Location: LCCOMB_X16_Y10_N26
\instRom|rom~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \instRom|rom~41_combout\ = (!\ProgCtr|ctrOutAux\(9) & (!\ProgCtr|ctrOutAux\(4) & \instRom|rom~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgCtr|ctrOutAux\(9),
	datab => \ProgCtr|ctrOutAux\(4),
	datad => \instRom|rom~6_combout\,
	combout => \instRom|rom~41_combout\);

-- Location: LCCOMB_X24_Y14_N28
\ctrl|WideOr0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|WideOr0~2_combout\ = (\instRom|rom~17_combout\ & (!\instRom|rom~29_combout\ & ((\ctrl|Selector7~4_combout\) # (!\instRom|rom~32_combout\)))) # (!\instRom|rom~17_combout\ & ((\instRom|rom~29_combout\ & ((!\instRom|rom~32_combout\))) # 
-- (!\instRom|rom~29_combout\ & (!\ctrl|Selector7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100101011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~17_combout\,
	datab => \ctrl|Selector7~4_combout\,
	datac => \instRom|rom~29_combout\,
	datad => \instRom|rom~32_combout\,
	combout => \ctrl|WideOr0~2_combout\);

-- Location: LCCOMB_X24_Y14_N18
\ctrl|WideOr0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|WideOr0~3_combout\ = (\instRom|rom~24_combout\ & ((\instRom|rom~38_combout\) # ((!\ctrl|WideOr0~1_combout\)))) # (!\instRom|rom~24_combout\ & (!\instRom|rom~38_combout\ & ((!\ctrl|WideOr0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~24_combout\,
	datab => \instRom|rom~38_combout\,
	datac => \ctrl|WideOr0~1_combout\,
	datad => \ctrl|WideOr0~2_combout\,
	combout => \ctrl|WideOr0~3_combout\);

-- Location: LCCOMB_X24_Y14_N10
\ctrl|WideOr0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|WideOr0~5_combout\ = (\instRom|rom~38_combout\ & ((\ctrl|WideOr0~3_combout\ & ((!\ctrl|WideOr0~4_combout\))) # (!\ctrl|WideOr0~3_combout\ & (\ctrl|WideOr0~0_combout\)))) # (!\instRom|rom~38_combout\ & (((\ctrl|WideOr0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr0~0_combout\,
	datab => \ctrl|WideOr0~4_combout\,
	datac => \instRom|rom~38_combout\,
	datad => \ctrl|WideOr0~3_combout\,
	combout => \ctrl|WideOr0~5_combout\);

-- Location: LCCOMB_X17_Y15_N24
\ctrl|waddr[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|waddr[2]~2_combout\ = (\instRom|rom~43_combout\ & (\instRom|rom~41_combout\ & \ctrl|WideOr0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instRom|rom~43_combout\,
	datac => \instRom|rom~41_combout\,
	datad => \ctrl|WideOr0~5_combout\,
	combout => \ctrl|waddr[2]~2_combout\);

-- Location: LCCOMB_X16_Y10_N8
\instRom|rom~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \instRom|rom~40_combout\ = (\ProgCtr|ctrOutAux\(2) & (\ProgCtr|ctrOutAux\(1) $ (((\ProgCtr|ctrOutAux\(0) & !\ProgCtr|ctrOutAux\(3)))))) # (!\ProgCtr|ctrOutAux\(2) & (!\ProgCtr|ctrOutAux\(0) & (\ProgCtr|ctrOutAux\(1) $ (\ProgCtr|ctrOutAux\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgCtr|ctrOutAux\(2),
	datab => \ProgCtr|ctrOutAux\(0),
	datac => \ProgCtr|ctrOutAux\(1),
	datad => \ProgCtr|ctrOutAux\(3),
	combout => \instRom|rom~40_combout\);

-- Location: LCCOMB_X16_Y10_N4
\instRom|rom~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \instRom|rom~9_combout\ = (\ProgCtr|ctrOutAux\(2) & ((\ProgCtr|ctrOutAux\(0) & ((!\ProgCtr|ctrOutAux\(3)) # (!\ProgCtr|ctrOutAux\(1)))) # (!\ProgCtr|ctrOutAux\(0) & (!\ProgCtr|ctrOutAux\(1) & !\ProgCtr|ctrOutAux\(3))))) # (!\ProgCtr|ctrOutAux\(2) & 
-- (((\ProgCtr|ctrOutAux\(1) & \ProgCtr|ctrOutAux\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgCtr|ctrOutAux\(2),
	datab => \ProgCtr|ctrOutAux\(0),
	datac => \ProgCtr|ctrOutAux\(1),
	datad => \ProgCtr|ctrOutAux\(3),
	combout => \instRom|rom~9_combout\);

-- Location: LCCOMB_X16_Y10_N18
\instRom|rom~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \instRom|rom~10_combout\ = (\ProgCtr|ctrOutAux\(0) & ((\instRom|rom~8_combout\) # ((!\ProgCtr|ctrOutAux\(4) & \instRom|rom~9_combout\)))) # (!\ProgCtr|ctrOutAux\(0) & (!\ProgCtr|ctrOutAux\(4) & (\instRom|rom~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgCtr|ctrOutAux\(0),
	datab => \ProgCtr|ctrOutAux\(4),
	datac => \instRom|rom~9_combout\,
	datad => \instRom|rom~8_combout\,
	combout => \instRom|rom~10_combout\);

-- Location: LCCOMB_X16_Y12_N28
\ctrl|waddr[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|waddr[0]~3_combout\ = (\instRom|rom~10_combout\ & (\instRom|rom~6_combout\ & (!\ProgCtr|ctrOutAux\(9) & \ctrl|WideOr0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~10_combout\,
	datab => \instRom|rom~6_combout\,
	datac => \ProgCtr|ctrOutAux\(9),
	datad => \ctrl|WideOr0~5_combout\,
	combout => \ctrl|waddr[0]~3_combout\);

-- Location: LCCOMB_X17_Y15_N0
\regFile|regFile[4][0]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[4][0]~60_combout\ = (!\ctrl|waddr[0]~3_combout\ & (((!\ctrl|WideOr0~5_combout\) # (!\instRom|rom~41_combout\)) # (!\instRom|rom~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~40_combout\,
	datab => \instRom|rom~41_combout\,
	datac => \ctrl|waddr[0]~3_combout\,
	datad => \ctrl|WideOr0~5_combout\,
	combout => \regFile|regFile[4][0]~60_combout\);

-- Location: LCCOMB_X18_Y13_N8
\ctrl|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|Decoder0~0_combout\ = (!\instRom|rom~38_combout\ & (\ctrl|Selector7~4_combout\ & \instRom|rom~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~38_combout\,
	datab => \ctrl|Selector7~4_combout\,
	datad => \instRom|rom~17_combout\,
	combout => \ctrl|Decoder0~0_combout\);

-- Location: LCCOMB_X18_Y13_N28
\ctrl|Decoder0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|Decoder0~1_combout\ = (\ctrl|Decoder0~0_combout\ & (!\instRom|rom~24_combout\ & (!\instRom|rom~32_combout\ & !\instRom|rom~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Decoder0~0_combout\,
	datab => \instRom|rom~24_combout\,
	datac => \instRom|rom~32_combout\,
	datad => \instRom|rom~29_combout\,
	combout => \ctrl|Decoder0~1_combout\);

-- Location: LCCOMB_X17_Y15_N4
\regFile|regFile[0][0]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[0][0]~50_combout\ = (\ctrl|WideOr12~2_combout\ & ((\ctrl|Decoder0~1_combout\) # ((!\ctrl|waddr[2]~2_combout\ & \regFile|regFile[4][0]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr12~2_combout\,
	datab => \ctrl|waddr[2]~2_combout\,
	datac => \regFile|regFile[4][0]~60_combout\,
	datad => \ctrl|Decoder0~1_combout\,
	combout => \regFile|regFile[0][0]~50_combout\);

-- Location: FF_X12_Y14_N11
\regFile|regFile[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][2]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[0][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[0][2]~q\);

-- Location: LCCOMB_X17_Y15_N12
\regFile|regFile[5][0]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[5][0]~56_combout\ = (\ctrl|waddr[0]~3_combout\ & (((!\ctrl|WideOr0~5_combout\) # (!\instRom|rom~41_combout\)) # (!\instRom|rom~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~40_combout\,
	datab => \instRom|rom~41_combout\,
	datac => \ctrl|waddr[0]~3_combout\,
	datad => \ctrl|WideOr0~5_combout\,
	combout => \regFile|regFile[5][0]~56_combout\);

-- Location: LCCOMB_X17_Y15_N22
\regFile|regFile[1][0]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[1][0]~49_combout\ = (\regFile|regFile[5][0]~56_combout\ & (!\ctrl|Decoder0~1_combout\ & (\ctrl|WideOr12~2_combout\ & !\ctrl|waddr[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[5][0]~56_combout\,
	datab => \ctrl|Decoder0~1_combout\,
	datac => \ctrl|WideOr12~2_combout\,
	datad => \ctrl|waddr[2]~2_combout\,
	combout => \regFile|regFile[1][0]~49_combout\);

-- Location: FF_X11_Y14_N7
\regFile|regFile[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][2]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[1][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[1][2]~q\);

-- Location: LCCOMB_X10_Y10_N6
\ctrl|WideOr7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|WideOr7~0_combout\ = (\instRom|rom~24_combout\ & (!\instRom|rom~29_combout\ & !\instRom|rom~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~24_combout\,
	datac => \instRom|rom~29_combout\,
	datad => \instRom|rom~32_combout\,
	combout => \ctrl|WideOr7~0_combout\);

-- Location: LCCOMB_X14_Y10_N26
\instRom|rom~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \instRom|rom~7_combout\ = (!\ProgCtr|ctrOutAux\(9) & \instRom|rom~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ProgCtr|ctrOutAux\(9),
	datad => \instRom|rom~6_combout\,
	combout => \instRom|rom~7_combout\);

-- Location: LCCOMB_X11_Y10_N14
\ctrl|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|Selector0~0_combout\ = (\instRom|rom~31_combout\ & (!\instRom|rom~28_combout\ & (\instRom|rom~16_combout\ & !\instRom|rom~35_combout\))) # (!\instRom|rom~31_combout\ & (\instRom|rom~35_combout\ $ (((\instRom|rom~28_combout\ & 
-- !\instRom|rom~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~31_combout\,
	datab => \instRom|rom~28_combout\,
	datac => \instRom|rom~16_combout\,
	datad => \instRom|rom~35_combout\,
	combout => \ctrl|Selector0~0_combout\);

-- Location: LCCOMB_X11_Y10_N20
\ctrl|Selector0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|Selector0~1_combout\ = (\instRom|rom~31_combout\ & (!\instRom|rom~28_combout\ & ((\instRom|rom~35_combout\)))) # (!\instRom|rom~31_combout\ & (((\instRom|rom~16_combout\) # (\instRom|rom~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~31_combout\,
	datab => \instRom|rom~28_combout\,
	datac => \instRom|rom~16_combout\,
	datad => \instRom|rom~35_combout\,
	combout => \ctrl|Selector0~1_combout\);

-- Location: LCCOMB_X11_Y10_N2
\ctrl|Selector0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|Selector0~2_combout\ = (\instRom|rom~7_combout\ & ((\instRom|rom~23_combout\ & ((!\ctrl|Selector0~1_combout\))) # (!\instRom|rom~23_combout\ & (!\ctrl|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~7_combout\,
	datab => \instRom|rom~23_combout\,
	datac => \ctrl|Selector0~0_combout\,
	datad => \ctrl|Selector0~1_combout\,
	combout => \ctrl|Selector0~2_combout\);

-- Location: LCCOMB_X11_Y10_N12
\ctrl|Selector0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|Selector0~3_combout\ = (\ctrl|Selector0~2_combout\ & (!\instRom|rom~38_combout\)) # (!\ctrl|Selector0~2_combout\ & (((\instRom|rom~17_combout\ & \ctrl|WideOr7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~38_combout\,
	datab => \instRom|rom~17_combout\,
	datac => \ctrl|WideOr7~0_combout\,
	datad => \ctrl|Selector0~2_combout\,
	combout => \ctrl|Selector0~3_combout\);

-- Location: LCCOMB_X11_Y10_N6
\ctrl|Selector2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|Selector2~8_combout\ = (!\ProgCtr|ctrOutAux\(9) & (\instRom|rom~6_combout\ & (\instRom|rom~10_combout\ & \ctrl|Selector0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgCtr|ctrOutAux\(9),
	datab => \instRom|rom~6_combout\,
	datac => \instRom|rom~10_combout\,
	datad => \ctrl|Selector0~3_combout\,
	combout => \ctrl|Selector2~8_combout\);

-- Location: LCCOMB_X16_Y10_N16
\ctrl|Selector0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|Selector0~4_combout\ = (\instRom|rom~24_combout\ & ((\instRom|rom~32_combout\) # ((\instRom|rom~29_combout\ & !\ctrl|Selector7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~32_combout\,
	datab => \instRom|rom~29_combout\,
	datac => \instRom|rom~24_combout\,
	datad => \ctrl|Selector7~4_combout\,
	combout => \ctrl|Selector0~4_combout\);

-- Location: LCCOMB_X16_Y10_N14
\ctrl|Selector2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|Selector2~6_combout\ = (\ctrl|Selector0~4_combout\ & (((!\ProgCtr|ctrOutAux\(4) & \instRom|rom~39_combout\)))) # (!\ctrl|Selector0~4_combout\ & (\instRom|rom~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~10_combout\,
	datab => \ProgCtr|ctrOutAux\(4),
	datac => \instRom|rom~39_combout\,
	datad => \ctrl|Selector0~4_combout\,
	combout => \ctrl|Selector2~6_combout\);

-- Location: LCCOMB_X14_Y6_N0
\instRom|rom~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \instRom|rom~37_combout\ = (\ProgCtr|ctrOutAux\(4) & (\instRom|rom~15_combout\)) # (!\ProgCtr|ctrOutAux\(4) & ((\instRom|rom~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgCtr|ctrOutAux\(4),
	datac => \instRom|rom~15_combout\,
	datad => \instRom|rom~36_combout\,
	combout => \instRom|rom~37_combout\);

-- Location: LCCOMB_X11_Y10_N22
\ctrl|Selector2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|Selector2~3_combout\ = ((\instRom|rom~28_combout\) # ((\instRom|rom~31_combout\) # (!\instRom|rom~7_combout\))) # (!\instRom|rom~37_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~37_combout\,
	datab => \instRom|rom~28_combout\,
	datac => \instRom|rom~7_combout\,
	datad => \instRom|rom~31_combout\,
	combout => \ctrl|Selector2~3_combout\);

-- Location: LCCOMB_X10_Y10_N24
\ctrl|Selector2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|Selector2~2_combout\ = (\instRom|rom~17_combout\ & (\instRom|rom~24_combout\ $ (((\instRom|rom~32_combout\))))) # (!\instRom|rom~17_combout\ & (((\instRom|rom~32_combout\) # (!\instRom|rom~29_combout\)) # (!\instRom|rom~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~24_combout\,
	datab => \instRom|rom~29_combout\,
	datac => \instRom|rom~17_combout\,
	datad => \instRom|rom~32_combout\,
	combout => \ctrl|Selector2~2_combout\);

-- Location: LCCOMB_X11_Y10_N16
\ctrl|Selector2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|Selector2~4_combout\ = (!\ctrl|Selector0~2_combout\ & (\ctrl|Selector2~2_combout\ & ((\ctrl|Selector0~4_combout\) # (!\ctrl|Selector2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector2~3_combout\,
	datab => \ctrl|Selector0~2_combout\,
	datac => \ctrl|Selector0~4_combout\,
	datad => \ctrl|Selector2~2_combout\,
	combout => \ctrl|Selector2~4_combout\);

-- Location: LCCOMB_X11_Y10_N10
\ctrl|Selector2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|Selector2~5_combout\ = (!\ctrl|Selector0~3_combout\ & (\ctrl|Selector2~4_combout\ & ((!\ctrl|Selector0~4_combout\) # (!\instRom|rom~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector0~3_combout\,
	datab => \instRom|rom~38_combout\,
	datac => \ctrl|Selector0~4_combout\,
	datad => \ctrl|Selector2~4_combout\,
	combout => \ctrl|Selector2~5_combout\);

-- Location: LCCOMB_X11_Y10_N4
\ctrl|Selector2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|Selector2~7_combout\ = (\ctrl|Selector2~8_combout\) # ((\ctrl|Selector2~6_combout\ & (\instRom|rom~7_combout\ & \ctrl|Selector2~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector2~8_combout\,
	datab => \ctrl|Selector2~6_combout\,
	datac => \instRom|rom~7_combout\,
	datad => \ctrl|Selector2~5_combout\,
	combout => \ctrl|Selector2~7_combout\);

-- Location: LCCOMB_X11_Y14_N6
\regFile|Mux29~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux29~2_combout\ = (\ctrl|Selector1~2_combout\ & (((\ctrl|Selector2~7_combout\)))) # (!\ctrl|Selector1~2_combout\ & ((\ctrl|Selector2~7_combout\ & ((\regFile|regFile[1][2]~q\))) # (!\ctrl|Selector2~7_combout\ & (\regFile|regFile[0][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector1~2_combout\,
	datab => \regFile|regFile[0][2]~q\,
	datac => \regFile|regFile[1][2]~q\,
	datad => \ctrl|Selector2~7_combout\,
	combout => \regFile|Mux29~2_combout\);

-- Location: LCCOMB_X12_Y14_N24
\regFile|regFile[2][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[2][2]~feeder_combout\ = \regFile|regFile[3][2]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regFile|regFile[3][2]~30_combout\,
	combout => \regFile|regFile[2][2]~feeder_combout\);

-- Location: LCCOMB_X17_Y15_N28
\regFile|regFile[6][0]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[6][0]~58_combout\ = (\instRom|rom~40_combout\ & (\instRom|rom~41_combout\ & (!\ctrl|waddr[0]~3_combout\ & \ctrl|WideOr0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~40_combout\,
	datab => \instRom|rom~41_combout\,
	datac => \ctrl|waddr[0]~3_combout\,
	datad => \ctrl|WideOr0~5_combout\,
	combout => \regFile|regFile[6][0]~58_combout\);

-- Location: LCCOMB_X17_Y15_N20
\regFile|regFile[2][0]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[2][0]~48_combout\ = (\ctrl|WideOr12~2_combout\ & (\regFile|regFile[6][0]~58_combout\ & (!\ctrl|Decoder0~1_combout\ & !\ctrl|waddr[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr12~2_combout\,
	datab => \regFile|regFile[6][0]~58_combout\,
	datac => \ctrl|Decoder0~1_combout\,
	datad => \ctrl|waddr[2]~2_combout\,
	combout => \regFile|regFile[2][0]~48_combout\);

-- Location: FF_X12_Y14_N25
\regFile|regFile[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[2][2]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[2][0]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[2][2]~q\);

-- Location: LCCOMB_X10_Y14_N22
\regFile|regFile[3][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][2]~feeder_combout\ = \regFile|regFile[3][2]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][2]~30_combout\,
	combout => \regFile|regFile[3][2]~feeder_combout\);

-- Location: LCCOMB_X18_Y13_N4
\ctrl|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|WideOr6~0_combout\ = (\instRom|rom~17_combout\ & (\instRom|rom~32_combout\ & ((\instRom|rom~24_combout\) # (\instRom|rom~29_combout\)))) # (!\instRom|rom~17_combout\ & ((\instRom|rom~32_combout\) # ((\instRom|rom~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~17_combout\,
	datab => \instRom|rom~32_combout\,
	datac => \instRom|rom~24_combout\,
	datad => \instRom|rom~29_combout\,
	combout => \ctrl|WideOr6~0_combout\);

-- Location: LCCOMB_X18_Y13_N18
\ctrl|WideOr6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|WideOr6~1_combout\ = (\instRom|rom~17_combout\ & ((\instRom|rom~24_combout\) # ((\instRom|rom~32_combout\ & !\instRom|rom~29_combout\)))) # (!\instRom|rom~17_combout\ & (\instRom|rom~24_combout\ & ((\instRom|rom~32_combout\) # 
-- (!\instRom|rom~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~17_combout\,
	datab => \instRom|rom~32_combout\,
	datac => \instRom|rom~24_combout\,
	datad => \instRom|rom~29_combout\,
	combout => \ctrl|WideOr6~1_combout\);

-- Location: LCCOMB_X18_Y13_N0
\ctrl|WideOr6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|WideOr6~2_combout\ = (\instRom|rom~38_combout\ & (!\ctrl|WideOr6~1_combout\ & (\instRom|rom~29_combout\ $ (!\ctrl|WideOr6~0_combout\)))) # (!\instRom|rom~38_combout\ & (\instRom|rom~29_combout\ $ (((!\ctrl|WideOr6~0_combout\ & 
-- \ctrl|WideOr6~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000110100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~29_combout\,
	datab => \instRom|rom~38_combout\,
	datac => \ctrl|WideOr6~0_combout\,
	datad => \ctrl|WideOr6~1_combout\,
	combout => \ctrl|WideOr6~2_combout\);

-- Location: LCCOMB_X16_Y15_N14
\ctrl|WideOr6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|WideOr6~4_combout\ = \ctrl|WideOr6~3_combout\ $ (((\ctrl|Selector7~4_combout\ & !\ctrl|WideOr6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr6~3_combout\,
	datab => \ctrl|Selector7~4_combout\,
	datad => \ctrl|WideOr6~2_combout\,
	combout => \ctrl|WideOr6~4_combout\);

-- Location: LCCOMB_X26_Y13_N14
\ctrl|WideOr5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|WideOr5~3_combout\ = (\instRom|rom~38_combout\ & (((\instRom|rom~24_combout\ & !\instRom|rom~32_combout\)))) # (!\instRom|rom~38_combout\ & (!\instRom|rom~17_combout\ & (\instRom|rom~24_combout\ $ (\instRom|rom~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~17_combout\,
	datab => \instRom|rom~38_combout\,
	datac => \instRom|rom~24_combout\,
	datad => \instRom|rom~32_combout\,
	combout => \ctrl|WideOr5~3_combout\);

-- Location: LCCOMB_X14_Y7_N26
\ctrl|WideOr5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|WideOr5~7_combout\ = (\instRom|rom~6_combout\ & (!\ProgCtr|ctrOutAux\(9) & ((\instRom|rom~37_combout\) # (!\instRom|rom~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~6_combout\,
	datab => \instRom|rom~23_combout\,
	datac => \ProgCtr|ctrOutAux\(9),
	datad => \instRom|rom~37_combout\,
	combout => \ctrl|WideOr5~7_combout\);

-- Location: LCCOMB_X26_Y13_N12
\ctrl|WideOr5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|WideOr5~4_combout\ = (\instRom|rom~29_combout\ & (((!\ctrl|WideOr5~7_combout\)) # (!\ctrl|Selector7~4_combout\))) # (!\instRom|rom~29_combout\ & (\ctrl|Selector7~4_combout\ & (\ctrl|WideOr5~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~29_combout\,
	datab => \ctrl|Selector7~4_combout\,
	datac => \ctrl|WideOr5~3_combout\,
	datad => \ctrl|WideOr5~7_combout\,
	combout => \ctrl|WideOr5~4_combout\);

-- Location: LCCOMB_X26_Y13_N26
\ctrl|WideOr5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|WideOr5~5_combout\ = (\instRom|rom~32_combout\ & ((\instRom|rom~38_combout\ $ (\instRom|rom~24_combout\)))) # (!\instRom|rom~32_combout\ & (!\instRom|rom~17_combout\ & ((\instRom|rom~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~17_combout\,
	datab => \instRom|rom~38_combout\,
	datac => \instRom|rom~24_combout\,
	datad => \instRom|rom~32_combout\,
	combout => \ctrl|WideOr5~5_combout\);

-- Location: LCCOMB_X26_Y13_N20
\ctrl|WideOr5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|WideOr5~2_combout\ = (\instRom|rom~17_combout\ & (\instRom|rom~38_combout\ & ((\instRom|rom~32_combout\)))) # (!\instRom|rom~17_combout\ & ((\instRom|rom~24_combout\ & ((\instRom|rom~32_combout\))) # (!\instRom|rom~24_combout\ & 
-- (\instRom|rom~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~17_combout\,
	datab => \instRom|rom~38_combout\,
	datac => \instRom|rom~24_combout\,
	datad => \instRom|rom~32_combout\,
	combout => \ctrl|WideOr5~2_combout\);

-- Location: LCCOMB_X26_Y13_N24
\ctrl|WideOr5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|WideOr5~6_combout\ = (\ctrl|WideOr5~4_combout\ & ((\ctrl|Selector7~4_combout\) # ((!\ctrl|WideOr5~5_combout\)))) # (!\ctrl|WideOr5~4_combout\ & (!\ctrl|Selector7~4_combout\ & ((\ctrl|WideOr5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr5~4_combout\,
	datab => \ctrl|Selector7~4_combout\,
	datac => \ctrl|WideOr5~5_combout\,
	datad => \ctrl|WideOr5~2_combout\,
	combout => \ctrl|WideOr5~6_combout\);

-- Location: LCCOMB_X26_Y13_N10
\ctrl|WideOr4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|WideOr4~4_combout\ = (\instRom|rom~38_combout\ & (((!\instRom|rom~24_combout\ & \instRom|rom~29_combout\)))) # (!\instRom|rom~38_combout\ & ((\instRom|rom~17_combout\) # ((\instRom|rom~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~17_combout\,
	datab => \instRom|rom~38_combout\,
	datac => \instRom|rom~24_combout\,
	datad => \instRom|rom~29_combout\,
	combout => \ctrl|WideOr4~4_combout\);

-- Location: LCCOMB_X26_Y13_N22
\ctrl|WideOr4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|WideOr4~0_combout\ = (\instRom|rom~29_combout\ & ((\instRom|rom~17_combout\) # ((!\instRom|rom~24_combout\)))) # (!\instRom|rom~29_combout\ & (\instRom|rom~38_combout\ & ((\instRom|rom~24_combout\) # (!\instRom|rom~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~17_combout\,
	datab => \instRom|rom~38_combout\,
	datac => \instRom|rom~24_combout\,
	datad => \instRom|rom~29_combout\,
	combout => \ctrl|WideOr4~0_combout\);

-- Location: LCCOMB_X26_Y13_N6
\ctrl|WideOr4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|WideOr4~2_combout\ = (\instRom|rom~38_combout\ & (((\instRom|rom~29_combout\) # (!\instRom|rom~24_combout\)))) # (!\instRom|rom~38_combout\ & ((\instRom|rom~24_combout\ & (!\instRom|rom~17_combout\ & !\instRom|rom~29_combout\)) # 
-- (!\instRom|rom~24_combout\ & ((\instRom|rom~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~17_combout\,
	datab => \instRom|rom~38_combout\,
	datac => \instRom|rom~24_combout\,
	datad => \instRom|rom~29_combout\,
	combout => \ctrl|WideOr4~2_combout\);

-- Location: LCCOMB_X26_Y13_N16
\ctrl|WideOr4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|WideOr4~3_combout\ = (\ctrl|Selector7~4_combout\ & ((\instRom|rom~32_combout\ & ((\ctrl|WideOr4~1_combout\))) # (!\instRom|rom~32_combout\ & (!\ctrl|WideOr4~2_combout\)))) # (!\ctrl|Selector7~4_combout\ & (((\instRom|rom~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr4~2_combout\,
	datab => \ctrl|Selector7~4_combout\,
	datac => \ctrl|WideOr4~1_combout\,
	datad => \instRom|rom~32_combout\,
	combout => \ctrl|WideOr4~3_combout\);

-- Location: LCCOMB_X26_Y13_N0
\ctrl|WideOr4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|WideOr4~5_combout\ = (\ctrl|Selector7~4_combout\ & (((\ctrl|WideOr4~3_combout\)))) # (!\ctrl|Selector7~4_combout\ & ((\ctrl|WideOr4~3_combout\ & (!\ctrl|WideOr4~4_combout\)) # (!\ctrl|WideOr4~3_combout\ & ((\ctrl|WideOr4~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr4~4_combout\,
	datab => \ctrl|Selector7~4_combout\,
	datac => \ctrl|WideOr4~0_combout\,
	datad => \ctrl|WideOr4~3_combout\,
	combout => \ctrl|WideOr4~5_combout\);

-- Location: LCCOMB_X26_Y12_N16
\ALU|Mux7~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux7~5_combout\ = (\ctrl|WideOr4~5_combout\ & ((\ctrl|WideOr6~4_combout\) # ((\ctrl|WideOr5~6_combout\) # (!\ctrl|WideOr7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr6~4_combout\,
	datab => \ctrl|WideOr5~6_combout\,
	datac => \ctrl|WideOr7~2_combout\,
	datad => \ctrl|WideOr4~5_combout\,
	combout => \ALU|Mux7~5_combout\);

-- Location: LCCOMB_X13_Y8_N2
\instRom|rom~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \instRom|rom~45_combout\ = (\instRom|rom~6_combout\ & \instRom|rom~31_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \instRom|rom~6_combout\,
	datad => \instRom|rom~31_combout\,
	combout => \instRom|rom~45_combout\);

-- Location: LCCOMB_X14_Y10_N2
\ctrl|WideOr3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|WideOr3~1_combout\ = (((!\instRom|rom~28_combout\ & \instRom|rom~23_combout\)) # (!\instRom|rom~45_combout\)) # (!\instRom|rom~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~28_combout\,
	datab => \instRom|rom~7_combout\,
	datac => \instRom|rom~23_combout\,
	datad => \instRom|rom~45_combout\,
	combout => \ctrl|WideOr3~1_combout\);

-- Location: LCCOMB_X14_Y10_N24
\ctrl|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|WideOr3~0_combout\ = (\instRom|rom~32_combout\) # ((\instRom|rom~29_combout\ & ((\instRom|rom~17_combout\) # (!\instRom|rom~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~29_combout\,
	datab => \instRom|rom~32_combout\,
	datac => \instRom|rom~24_combout\,
	datad => \instRom|rom~17_combout\,
	combout => \ctrl|WideOr3~0_combout\);

-- Location: LCCOMB_X14_Y10_N16
\ctrl|WideOr3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|WideOr3~2_combout\ = (\instRom|rom~38_combout\) # ((\ctrl|Selector7~4_combout\ & ((\ctrl|WideOr3~0_combout\))) # (!\ctrl|Selector7~4_combout\ & (\ctrl|WideOr3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~38_combout\,
	datab => \ctrl|WideOr3~1_combout\,
	datac => \ctrl|Selector7~4_combout\,
	datad => \ctrl|WideOr3~0_combout\,
	combout => \ctrl|WideOr3~2_combout\);

-- Location: LCCOMB_X14_Y10_N10
\ctrl|Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|Selector12~0_combout\ = (\instRom|rom~29_combout\ & (\instRom|rom~17_combout\ $ (((\instRom|rom~32_combout\ & \instRom|rom~24_combout\))))) # (!\instRom|rom~29_combout\ & (\instRom|rom~32_combout\ & ((\instRom|rom~24_combout\) # 
-- (!\instRom|rom~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~32_combout\,
	datab => \instRom|rom~24_combout\,
	datac => \instRom|rom~29_combout\,
	datad => \instRom|rom~17_combout\,
	combout => \ctrl|Selector12~0_combout\);

-- Location: LCCOMB_X14_Y10_N6
\ctrl|WideOr8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|WideOr8~0_combout\ = (\ctrl|Selector7~4_combout\ & (!\instRom|rom~38_combout\ & ((\ctrl|Selector12~0_combout\)))) # (!\ctrl|Selector7~4_combout\ & (\instRom|rom~38_combout\ & (!\ctrl|Selector13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector7~4_combout\,
	datab => \instRom|rom~38_combout\,
	datac => \ctrl|Selector13~0_combout\,
	datad => \ctrl|Selector12~0_combout\,
	combout => \ctrl|WideOr8~0_combout\);

-- Location: LCCOMB_X14_Y10_N8
\aluOp2[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[0]~5_combout\ = (!\ctrl|WideOr8~0_combout\ & ((\ctrl|WideOr3~2_combout\) # (!\instRom|rom~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~46_combout\,
	datab => \ctrl|WideOr3~2_combout\,
	datad => \ctrl|WideOr8~0_combout\,
	combout => \aluOp2[0]~5_combout\);

-- Location: LCCOMB_X14_Y10_N0
\ctrl|raddr2[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|raddr2[1]~0_combout\ = (\instRom|rom~42_combout\ & (!\ProgCtr|ctrOutAux\(4) & (\instRom|rom~7_combout\ & !\ctrl|WideOr3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~42_combout\,
	datab => \ProgCtr|ctrOutAux\(4),
	datac => \instRom|rom~7_combout\,
	datad => \ctrl|WideOr3~2_combout\,
	combout => \ctrl|raddr2[1]~0_combout\);

-- Location: LCCOMB_X12_Y14_N14
\regFile|regFile[0][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[0][6]~feeder_combout\ = \regFile|regFile[3][6]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][6]~26_combout\,
	combout => \regFile|regFile[0][6]~feeder_combout\);

-- Location: FF_X12_Y14_N15
\regFile|regFile[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[0][6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[0][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[0][6]~q\);

-- Location: FF_X11_Y14_N15
\regFile|regFile[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][6]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[1][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[1][6]~q\);

-- Location: LCCOMB_X11_Y14_N14
\regFile|Mux25~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux25~2_combout\ = (\ctrl|Selector1~2_combout\ & (((\ctrl|Selector2~7_combout\)))) # (!\ctrl|Selector1~2_combout\ & ((\ctrl|Selector2~7_combout\ & ((\regFile|regFile[1][6]~q\))) # (!\ctrl|Selector2~7_combout\ & (\regFile|regFile[0][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector1~2_combout\,
	datab => \regFile|regFile[0][6]~q\,
	datac => \regFile|regFile[1][6]~q\,
	datad => \ctrl|Selector2~7_combout\,
	combout => \regFile|Mux25~2_combout\);

-- Location: LCCOMB_X11_Y15_N30
\regFile|regFile[3][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][6]~feeder_combout\ = \regFile|regFile[3][6]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][6]~26_combout\,
	combout => \regFile|regFile[3][6]~feeder_combout\);

-- Location: M9K_X15_Y8_N0
\ram|ram_rtl_0|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram:ram|altsyncram:ram_rtl_0|altsyncram_7i41:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ctrl|Selector13~8_combout\,
	portare => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \ram|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \ram|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LCCOMB_X14_Y8_N2
\regFile|regFile[3][7]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][7]~25_combout\ = (\ctrl|ld~2_combout\ & ((\ram|ram_rtl_0|auto_generated|ram_block1a7\))) # (!\ctrl|ld~2_combout\ & (\ALU|Mux24~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|ld~2_combout\,
	datac => \ALU|Mux24~7_combout\,
	datad => \ram|ram_rtl_0|auto_generated|ram_block1a7\,
	combout => \regFile|regFile[3][7]~25_combout\);

-- Location: FF_X16_Y10_N23
\regFile|regFile[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][7]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[2][0]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[2][7]~q\);

-- Location: LCCOMB_X9_Y8_N14
\regFile|regFile[3][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][7]~feeder_combout\ = \regFile|regFile[3][7]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][7]~25_combout\,
	combout => \regFile|regFile[3][7]~feeder_combout\);

-- Location: LCCOMB_X25_Y12_N12
\ALU|Mux7~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux7~14_combout\ = (\ctrl|WideOr6~3_combout\ $ (((\ctrl|Selector7~4_combout\ & !\ctrl|WideOr6~2_combout\)))) # (!\ctrl|WideOr5~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector7~4_combout\,
	datab => \ctrl|WideOr5~6_combout\,
	datac => \ctrl|WideOr6~3_combout\,
	datad => \ctrl|WideOr6~2_combout\,
	combout => \ALU|Mux7~14_combout\);

-- Location: LCCOMB_X13_Y7_N22
\ctrl|Selector7~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|Selector7~7_combout\ = (\instRom|rom~35_combout\ & (!\ProgCtr|ctrOutAux\(9) & (\instRom|rom~37_combout\ & \instRom|rom~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~35_combout\,
	datab => \ProgCtr|ctrOutAux\(9),
	datac => \instRom|rom~37_combout\,
	datad => \instRom|rom~6_combout\,
	combout => \ctrl|Selector7~7_combout\);

-- Location: LCCOMB_X12_Y10_N30
\aluOp2[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[6]~11_combout\ = (\instRom|rom~6_combout\ & ((\instRom|rom~16_combout\) # (!\instRom|rom~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instRom|rom~6_combout\,
	datac => \instRom|rom~23_combout\,
	datad => \instRom|rom~16_combout\,
	combout => \aluOp2[6]~11_combout\);

-- Location: LCCOMB_X12_Y10_N20
\aluOp2[4]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[4]~135_combout\ = (\instRom|rom~29_combout\ & ((\instRom|rom~45_combout\ & ((\instRom|rom~24_combout\))) # (!\instRom|rom~45_combout\ & (\aluOp2[6]~11_combout\)))) # (!\instRom|rom~29_combout\ & (((\instRom|rom~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[6]~11_combout\,
	datab => \instRom|rom~29_combout\,
	datac => \instRom|rom~45_combout\,
	datad => \instRom|rom~24_combout\,
	combout => \aluOp2[4]~135_combout\);

-- Location: LCCOMB_X13_Y7_N4
\aluOp2[4]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[4]~136_combout\ = (\ctrl|Selector7~7_combout\ & (\aluOp2[4]~135_combout\ & (!\ProgCtr|ctrOutAux\(9) & \ctrl|WideOr8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector7~7_combout\,
	datab => \aluOp2[4]~135_combout\,
	datac => \ProgCtr|ctrOutAux\(9),
	datad => \ctrl|WideOr8~0_combout\,
	combout => \aluOp2[4]~136_combout\);

-- Location: LCCOMB_X14_Y9_N20
\aluOp2[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[0]~9_combout\ = (\instRom|rom~46_combout\ & (!\ctrl|WideOr8~0_combout\ & !\ctrl|WideOr3~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~46_combout\,
	datac => \ctrl|WideOr8~0_combout\,
	datad => \ctrl|WideOr3~2_combout\,
	combout => \aluOp2[0]~9_combout\);

-- Location: LCCOMB_X14_Y10_N30
\ctrl|raddr2[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|raddr2[0]~1_combout\ = (\instRom|rom~7_combout\ & (!\ProgCtr|ctrOutAux\(4) & (\instRom|rom~39_combout\ & !\ctrl|WideOr3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~7_combout\,
	datab => \ProgCtr|ctrOutAux\(4),
	datac => \instRom|rom~39_combout\,
	datad => \ctrl|WideOr3~2_combout\,
	combout => \ctrl|raddr2[0]~1_combout\);

-- Location: LCCOMB_X17_Y15_N8
\regFile|regFile[7][0]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[7][0]~54_combout\ = (\instRom|rom~40_combout\ & (\instRom|rom~41_combout\ & (\ctrl|waddr[0]~3_combout\ & \ctrl|WideOr0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~40_combout\,
	datab => \instRom|rom~41_combout\,
	datac => \ctrl|waddr[0]~3_combout\,
	datad => \ctrl|WideOr0~5_combout\,
	combout => \regFile|regFile[7][0]~54_combout\);

-- Location: LCCOMB_X17_Y15_N26
\regFile|regFile[7][0]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[7][0]~55_combout\ = (\ctrl|WideOr12~2_combout\ & (!\ctrl|Decoder0~1_combout\ & (\regFile|regFile[7][0]~54_combout\ & \ctrl|waddr[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr12~2_combout\,
	datab => \ctrl|Decoder0~1_combout\,
	datac => \regFile|regFile[7][0]~54_combout\,
	datad => \ctrl|waddr[2]~2_combout\,
	combout => \regFile|regFile[7][0]~55_combout\);

-- Location: FF_X18_Y12_N9
\regFile|regFile[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][8]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[7][0]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[7][8]~q\);

-- Location: LCCOMB_X17_Y15_N14
\regFile|regFile[5][0]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[5][0]~57_combout\ = (\regFile|regFile[5][0]~56_combout\ & (!\ctrl|Decoder0~1_combout\ & (\ctrl|WideOr12~2_combout\ & \ctrl|waddr[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[5][0]~56_combout\,
	datab => \ctrl|Decoder0~1_combout\,
	datac => \ctrl|WideOr12~2_combout\,
	datad => \ctrl|waddr[2]~2_combout\,
	combout => \regFile|regFile[5][0]~57_combout\);

-- Location: FF_X18_Y10_N29
\regFile|regFile[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][8]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[5][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[5][8]~q\);

-- Location: LCCOMB_X17_Y15_N10
\regFile|regFile[6][0]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[6][0]~59_combout\ = (\ctrl|WideOr12~2_combout\ & (\regFile|regFile[6][0]~58_combout\ & (!\ctrl|Decoder0~1_combout\ & \ctrl|waddr[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr12~2_combout\,
	datab => \regFile|regFile[6][0]~58_combout\,
	datac => \ctrl|Decoder0~1_combout\,
	datad => \ctrl|waddr[2]~2_combout\,
	combout => \regFile|regFile[6][0]~59_combout\);

-- Location: FF_X16_Y12_N13
\regFile|regFile[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][8]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[6][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[6][8]~q\);

-- Location: LCCOMB_X17_Y15_N18
\regFile|regFile[4][0]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[4][0]~61_combout\ = (\ctrl|WideOr12~2_combout\ & (\ctrl|waddr[2]~2_combout\ & (\regFile|regFile[4][0]~60_combout\ & !\ctrl|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr12~2_combout\,
	datab => \ctrl|waddr[2]~2_combout\,
	datac => \regFile|regFile[4][0]~60_combout\,
	datad => \ctrl|Decoder0~1_combout\,
	combout => \regFile|regFile[4][0]~61_combout\);

-- Location: FF_X18_Y10_N7
\regFile|regFile[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][8]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[4][0]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[4][8]~q\);

-- Location: LCCOMB_X18_Y10_N6
\aluOp2[8]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[8]~140_combout\ = (\ctrl|raddr2[1]~0_combout\ & ((\regFile|regFile[6][8]~q\) # ((\ctrl|raddr2[0]~1_combout\)))) # (!\ctrl|raddr2[1]~0_combout\ & (((\regFile|regFile[4][8]~q\ & !\ctrl|raddr2[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[6][8]~q\,
	datab => \ctrl|raddr2[1]~0_combout\,
	datac => \regFile|regFile[4][8]~q\,
	datad => \ctrl|raddr2[0]~1_combout\,
	combout => \aluOp2[8]~140_combout\);

-- Location: LCCOMB_X18_Y10_N28
\aluOp2[8]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[8]~141_combout\ = (\ctrl|raddr2[0]~1_combout\ & ((\aluOp2[8]~140_combout\ & (\regFile|regFile[7][8]~q\)) # (!\aluOp2[8]~140_combout\ & ((\regFile|regFile[5][8]~q\))))) # (!\ctrl|raddr2[0]~1_combout\ & (((\aluOp2[8]~140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|raddr2[0]~1_combout\,
	datab => \regFile|regFile[7][8]~q\,
	datac => \regFile|regFile[5][8]~q\,
	datad => \aluOp2[8]~140_combout\,
	combout => \aluOp2[8]~141_combout\);

-- Location: FF_X16_Y10_N29
\regFile|regFile[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][8]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[2][0]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[2][8]~q\);

-- Location: FF_X18_Y8_N13
\regFile|regFile[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][8]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[0][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[0][8]~q\);

-- Location: FF_X18_Y8_N19
\regFile|regFile[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][8]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[1][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[1][8]~q\);

-- Location: LCCOMB_X18_Y8_N2
\aluOp2[8]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[8]~138_combout\ = (\ctrl|raddr2[1]~0_combout\ & (((\ctrl|raddr2[0]~1_combout\)))) # (!\ctrl|raddr2[1]~0_combout\ & ((\ctrl|raddr2[0]~1_combout\ & ((\regFile|regFile[1][8]~q\))) # (!\ctrl|raddr2[0]~1_combout\ & (\regFile|regFile[0][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[0][8]~q\,
	datab => \regFile|regFile[1][8]~q\,
	datac => \ctrl|raddr2[1]~0_combout\,
	datad => \ctrl|raddr2[0]~1_combout\,
	combout => \aluOp2[8]~138_combout\);

-- Location: LCCOMB_X16_Y10_N28
\aluOp2[8]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[8]~139_combout\ = (\ctrl|raddr2[1]~0_combout\ & ((\aluOp2[8]~138_combout\ & (\regFile|regFile[3][8]~q\)) # (!\aluOp2[8]~138_combout\ & ((\regFile|regFile[2][8]~q\))))) # (!\ctrl|raddr2[1]~0_combout\ & (((\aluOp2[8]~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|raddr2[1]~0_combout\,
	datab => \regFile|regFile[3][8]~q\,
	datac => \regFile|regFile[2][8]~q\,
	datad => \aluOp2[8]~138_combout\,
	combout => \aluOp2[8]~139_combout\);

-- Location: LCCOMB_X16_Y10_N10
\aluOp2[8]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[8]~142_combout\ = (\aluOp2[0]~5_combout\ & ((\aluOp2[8]~139_combout\) # ((\aluOp2[0]~9_combout\ & \aluOp2[8]~141_combout\)))) # (!\aluOp2[0]~5_combout\ & (\aluOp2[0]~9_combout\ & (\aluOp2[8]~141_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[0]~5_combout\,
	datab => \aluOp2[0]~9_combout\,
	datac => \aluOp2[8]~141_combout\,
	datad => \aluOp2[8]~139_combout\,
	combout => \aluOp2[8]~142_combout\);

-- Location: LCCOMB_X16_Y10_N0
\aluOp2[8]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[8]~143_combout\ = (\aluOp2[8]~142_combout\) # ((\instRom|rom~41_combout\ & (\instRom|rom~40_combout\ & \aluOp2[4]~136_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~41_combout\,
	datab => \instRom|rom~40_combout\,
	datac => \aluOp2[4]~136_combout\,
	datad => \aluOp2[8]~142_combout\,
	combout => \aluOp2[8]~143_combout\);

-- Location: LCCOMB_X16_Y12_N12
\regFile|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux23~0_combout\ = (\ctrl|Selector2~7_combout\ & (((\ctrl|Selector1~2_combout\)))) # (!\ctrl|Selector2~7_combout\ & ((\ctrl|Selector1~2_combout\ & ((\regFile|regFile[6][8]~q\))) # (!\ctrl|Selector1~2_combout\ & (\regFile|regFile[4][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector2~7_combout\,
	datab => \regFile|regFile[4][8]~q\,
	datac => \regFile|regFile[6][8]~q\,
	datad => \ctrl|Selector1~2_combout\,
	combout => \regFile|Mux23~0_combout\);

-- Location: LCCOMB_X18_Y12_N8
\regFile|Mux23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux23~1_combout\ = (\ctrl|Selector2~7_combout\ & ((\regFile|Mux23~0_combout\ & ((\regFile|regFile[7][8]~q\))) # (!\regFile|Mux23~0_combout\ & (\regFile|regFile[5][8]~q\)))) # (!\ctrl|Selector2~7_combout\ & (((\regFile|Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector2~7_combout\,
	datab => \regFile|regFile[5][8]~q\,
	datac => \regFile|regFile[7][8]~q\,
	datad => \regFile|Mux23~0_combout\,
	combout => \regFile|Mux23~1_combout\);

-- Location: LCCOMB_X10_Y11_N20
\ALU|aluOut~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|aluOut~8_combout\ = (\aluOp2[8]~143_combout\ & ((\ctrl|Selector0~6_combout\ & ((\regFile|Mux23~1_combout\))) # (!\ctrl|Selector0~6_combout\ & (\regFile|Mux23~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux23~3_combout\,
	datab => \ctrl|Selector0~6_combout\,
	datac => \aluOp2[8]~143_combout\,
	datad => \regFile|Mux23~1_combout\,
	combout => \ALU|aluOut~8_combout\);

-- Location: LCCOMB_X11_Y12_N8
\ALU|Mux7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux7~3_combout\ = (\ctrl|WideOr5~6_combout\ & ((\ctrl|WideOr6~4_combout\) # (!\ctrl|WideOr7~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr5~6_combout\,
	datab => \ctrl|WideOr7~2_combout\,
	datad => \ctrl|WideOr6~4_combout\,
	combout => \ALU|Mux7~3_combout\);

-- Location: LCCOMB_X10_Y11_N14
\ALU|Mux23~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux23~3_combout\ = (\ALU|Mux7~14_combout\ & (((\ALU|Mux7~3_combout\)))) # (!\ALU|Mux7~14_combout\ & ((\aluOp2[8]~143_combout\ & (\regFile|Mux23~4_combout\ & !\ALU|Mux7~3_combout\)) # (!\aluOp2[8]~143_combout\ & (!\regFile|Mux23~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[8]~143_combout\,
	datab => \regFile|Mux23~4_combout\,
	datac => \ALU|Mux7~14_combout\,
	datad => \ALU|Mux7~3_combout\,
	combout => \ALU|Mux23~3_combout\);

-- Location: LCCOMB_X10_Y11_N12
\ALU|Mux23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux23~2_combout\ = (\regFile|Mux23~4_combout\ & (\ctrl|WideOr6~4_combout\ $ (((\aluOp2[8]~143_combout\ & !\ctrl|WideOr7~2_combout\))))) # (!\regFile|Mux23~4_combout\ & ((\ctrl|WideOr6~4_combout\ & (\aluOp2[8]~143_combout\)) # 
-- (!\ctrl|WideOr6~4_combout\ & ((\ctrl|WideOr7~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100101101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr6~4_combout\,
	datab => \regFile|Mux23~4_combout\,
	datac => \aluOp2[8]~143_combout\,
	datad => \ctrl|WideOr7~2_combout\,
	combout => \ALU|Mux23~2_combout\);

-- Location: LCCOMB_X10_Y11_N2
\ALU|Mux23~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux23~4_combout\ = (\ALU|Mux7~14_combout\ & ((\ALU|Mux23~3_combout\ & (!\ALU|aluOut~8_combout\)) # (!\ALU|Mux23~3_combout\ & ((\ALU|Mux23~2_combout\))))) # (!\ALU|Mux7~14_combout\ & (((\ALU|Mux23~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~14_combout\,
	datab => \ALU|aluOut~8_combout\,
	datac => \ALU|Mux23~3_combout\,
	datad => \ALU|Mux23~2_combout\,
	combout => \ALU|Mux23~4_combout\);

-- Location: FF_X11_Y12_N27
\regFile|regFile[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][10]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[7][0]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[7][10]~q\);

-- Location: FF_X13_Y12_N21
\regFile|regFile[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][10]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[4][0]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[4][10]~q\);

-- Location: FF_X12_Y12_N25
\regFile|regFile[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][10]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[6][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[6][10]~q\);

-- Location: LCCOMB_X12_Y12_N24
\regFile|Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux21~0_combout\ = (\ctrl|Selector1~2_combout\ & (((\regFile|regFile[6][10]~q\) # (\ctrl|Selector2~7_combout\)))) # (!\ctrl|Selector1~2_combout\ & (\regFile|regFile[4][10]~q\ & ((!\ctrl|Selector2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[4][10]~q\,
	datab => \ctrl|Selector1~2_combout\,
	datac => \regFile|regFile[6][10]~q\,
	datad => \ctrl|Selector2~7_combout\,
	combout => \regFile|Mux21~0_combout\);

-- Location: LCCOMB_X11_Y12_N26
\regFile|Mux21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux21~1_combout\ = (\ctrl|Selector2~7_combout\ & ((\regFile|Mux21~0_combout\ & ((\regFile|regFile[7][10]~q\))) # (!\regFile|Mux21~0_combout\ & (\regFile|regFile[5][10]~q\)))) # (!\ctrl|Selector2~7_combout\ & (((\regFile|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[5][10]~q\,
	datab => \ctrl|Selector2~7_combout\,
	datac => \regFile|regFile[7][10]~q\,
	datad => \regFile|Mux21~0_combout\,
	combout => \regFile|Mux21~1_combout\);

-- Location: LCCOMB_X16_Y6_N30
\regFile|regFile[3][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][10]~feeder_combout\ = \regFile|regFile[3][10]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][10]~22_combout\,
	combout => \regFile|regFile[3][10]~feeder_combout\);

-- Location: FF_X12_Y8_N23
\regFile|regFile[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][12]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[7][0]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[7][12]~q\);

-- Location: LCCOMB_X12_Y8_N8
\regFile|regFile[5][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[5][12]~feeder_combout\ = \regFile|regFile[3][12]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regFile|regFile[3][12]~20_combout\,
	combout => \regFile|regFile[5][12]~feeder_combout\);

-- Location: FF_X12_Y8_N9
\regFile|regFile[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[5][12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[5][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[5][12]~q\);

-- Location: LCCOMB_X12_Y12_N10
\regFile|regFile[6][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[6][12]~feeder_combout\ = \regFile|regFile[3][12]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regFile|regFile[3][12]~20_combout\,
	combout => \regFile|regFile[6][12]~feeder_combout\);

-- Location: FF_X12_Y12_N11
\regFile|regFile[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[6][12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[6][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[6][12]~q\);

-- Location: FF_X13_Y12_N17
\regFile|regFile[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][12]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[4][0]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[4][12]~q\);

-- Location: LCCOMB_X13_Y12_N16
\aluOp2[12]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[12]~27_combout\ = (\ctrl|raddr2[1]~0_combout\ & ((\regFile|regFile[6][12]~q\) # ((\ctrl|raddr2[0]~1_combout\)))) # (!\ctrl|raddr2[1]~0_combout\ & (((\regFile|regFile[4][12]~q\ & !\ctrl|raddr2[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[6][12]~q\,
	datab => \ctrl|raddr2[1]~0_combout\,
	datac => \regFile|regFile[4][12]~q\,
	datad => \ctrl|raddr2[0]~1_combout\,
	combout => \aluOp2[12]~27_combout\);

-- Location: LCCOMB_X12_Y8_N16
\aluOp2[12]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[12]~28_combout\ = (\ctrl|raddr2[0]~1_combout\ & ((\aluOp2[12]~27_combout\ & (\regFile|regFile[7][12]~q\)) # (!\aluOp2[12]~27_combout\ & ((\regFile|regFile[5][12]~q\))))) # (!\ctrl|raddr2[0]~1_combout\ & (((\aluOp2[12]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[7][12]~q\,
	datab => \regFile|regFile[5][12]~q\,
	datac => \ctrl|raddr2[0]~1_combout\,
	datad => \aluOp2[12]~27_combout\,
	combout => \aluOp2[12]~28_combout\);

-- Location: LCCOMB_X16_Y6_N20
\regFile|regFile[3][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][12]~feeder_combout\ = \regFile|regFile[3][12]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][12]~20_combout\,
	combout => \regFile|regFile[3][12]~feeder_combout\);

-- Location: M9K_X15_Y12_N0
\ram|ram_rtl_0|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram:ram|altsyncram:ram_rtl_0|altsyncram_7i41:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ctrl|Selector13~8_combout\,
	portare => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \ram|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \ram|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X18_Y12_N28
\regFile|regFile[3][14]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][14]~18_combout\ = (\ctrl|ld~2_combout\ & ((\ram|ram_rtl_0|auto_generated|ram_block1a14\))) # (!\ctrl|ld~2_combout\ & (\ALU|Mux17~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|ld~2_combout\,
	datac => \ALU|Mux17~7_combout\,
	datad => \ram|ram_rtl_0|auto_generated|ram_block1a14\,
	combout => \regFile|regFile[3][14]~18_combout\);

-- Location: LCCOMB_X21_Y9_N14
\regFile|regFile[3][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][14]~feeder_combout\ = \regFile|regFile[3][14]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][14]~18_combout\,
	combout => \regFile|regFile[3][14]~feeder_combout\);

-- Location: LCCOMB_X26_Y12_N24
\ALU|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux7~2_combout\ = (\ctrl|WideOr5~6_combout\ & (\ctrl|WideOr6~4_combout\ & (!\ctrl|WideOr7~2_combout\ & !\ctrl|WideOr4~5_combout\))) # (!\ctrl|WideOr5~6_combout\ & (\ctrl|WideOr4~5_combout\ & ((\ctrl|WideOr7~2_combout\) # 
-- (!\ctrl|WideOr6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr6~4_combout\,
	datab => \ctrl|WideOr5~6_combout\,
	datac => \ctrl|WideOr7~2_combout\,
	datad => \ctrl|WideOr4~5_combout\,
	combout => \ALU|Mux7~2_combout\);

-- Location: LCCOMB_X12_Y15_N4
\regFile|regFile[7][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[7][18]~feeder_combout\ = \regFile|regFile[3][18]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][18]~14_combout\,
	combout => \regFile|regFile[7][18]~feeder_combout\);

-- Location: FF_X12_Y15_N5
\regFile|regFile[7][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[7][18]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[7][0]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[7][18]~q\);

-- Location: FF_X16_Y14_N21
\regFile|regFile[5][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][18]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[5][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[5][18]~q\);

-- Location: LCCOMB_X16_Y14_N6
\regFile|regFile[4][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[4][18]~feeder_combout\ = \regFile|regFile[3][18]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regFile|regFile[3][18]~14_combout\,
	combout => \regFile|regFile[4][18]~feeder_combout\);

-- Location: FF_X16_Y14_N7
\regFile|regFile[4][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[4][18]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[4][0]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[4][18]~q\);

-- Location: FF_X16_Y13_N11
\regFile|regFile[6][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][18]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[6][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[6][18]~q\);

-- Location: LCCOMB_X16_Y14_N28
\aluOp2[18]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[18]~107_combout\ = (\ctrl|raddr2[1]~0_combout\ & (((\regFile|regFile[6][18]~q\) # (\ctrl|raddr2[0]~1_combout\)))) # (!\ctrl|raddr2[1]~0_combout\ & (\regFile|regFile[4][18]~q\ & ((!\ctrl|raddr2[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[4][18]~q\,
	datab => \regFile|regFile[6][18]~q\,
	datac => \ctrl|raddr2[1]~0_combout\,
	datad => \ctrl|raddr2[0]~1_combout\,
	combout => \aluOp2[18]~107_combout\);

-- Location: LCCOMB_X16_Y14_N22
\aluOp2[18]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[18]~108_combout\ = (\ctrl|raddr2[0]~1_combout\ & ((\aluOp2[18]~107_combout\ & (\regFile|regFile[7][18]~q\)) # (!\aluOp2[18]~107_combout\ & ((\regFile|regFile[5][18]~q\))))) # (!\ctrl|raddr2[0]~1_combout\ & (((\aluOp2[18]~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[7][18]~q\,
	datab => \regFile|regFile[5][18]~q\,
	datac => \ctrl|raddr2[0]~1_combout\,
	datad => \aluOp2[18]~107_combout\,
	combout => \aluOp2[18]~108_combout\);

-- Location: FF_X13_Y14_N15
\regFile|regFile[2][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][18]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[2][0]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[2][18]~q\);

-- Location: FF_X14_Y14_N7
\regFile|regFile[1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][18]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[1][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[1][18]~q\);

-- Location: FF_X13_Y14_N21
\regFile|regFile[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][18]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[0][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[0][18]~q\);

-- Location: LCCOMB_X13_Y14_N20
\aluOp2[18]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[18]~105_combout\ = (\ctrl|raddr2[1]~0_combout\ & (((\ctrl|raddr2[0]~1_combout\)))) # (!\ctrl|raddr2[1]~0_combout\ & ((\ctrl|raddr2[0]~1_combout\ & (\regFile|regFile[1][18]~q\)) # (!\ctrl|raddr2[0]~1_combout\ & ((\regFile|regFile[0][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|raddr2[1]~0_combout\,
	datab => \regFile|regFile[1][18]~q\,
	datac => \regFile|regFile[0][18]~q\,
	datad => \ctrl|raddr2[0]~1_combout\,
	combout => \aluOp2[18]~105_combout\);

-- Location: LCCOMB_X13_Y14_N10
\aluOp2[18]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[18]~106_combout\ = (\ctrl|raddr2[1]~0_combout\ & ((\aluOp2[18]~105_combout\ & ((\regFile|regFile[3][18]~q\))) # (!\aluOp2[18]~105_combout\ & (\regFile|regFile[2][18]~q\)))) # (!\ctrl|raddr2[1]~0_combout\ & (((\aluOp2[18]~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|raddr2[1]~0_combout\,
	datab => \regFile|regFile[2][18]~q\,
	datac => \regFile|regFile[3][18]~q\,
	datad => \aluOp2[18]~105_combout\,
	combout => \aluOp2[18]~106_combout\);

-- Location: LCCOMB_X13_Y14_N8
\aluOp2[18]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[18]~109_combout\ = (\aluOp2[0]~9_combout\ & ((\aluOp2[18]~108_combout\) # ((\aluOp2[0]~5_combout\ & \aluOp2[18]~106_combout\)))) # (!\aluOp2[0]~9_combout\ & (\aluOp2[0]~5_combout\ & ((\aluOp2[18]~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[0]~9_combout\,
	datab => \aluOp2[0]~5_combout\,
	datac => \aluOp2[18]~108_combout\,
	datad => \aluOp2[18]~106_combout\,
	combout => \aluOp2[18]~109_combout\);

-- Location: LCCOMB_X18_Y14_N8
\ALU|uFS|Add0~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~129_combout\ = \aluOp2[18]~109_combout\ $ (\ctrl|WideOr6~3_combout\ $ (((\ctrl|Selector7~4_combout\ & !\ctrl|WideOr6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector7~4_combout\,
	datab => \aluOp2[18]~109_combout\,
	datac => \ctrl|WideOr6~3_combout\,
	datad => \ctrl|WideOr6~2_combout\,
	combout => \ALU|uFS|Add0~129_combout\);

-- Location: FF_X14_Y13_N9
\regFile|regFile[5][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][17]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[5][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[5][17]~q\);

-- Location: LCCOMB_X12_Y15_N10
\regFile|regFile[7][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[7][17]~feeder_combout\ = \regFile|regFile[3][17]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][17]~15_combout\,
	combout => \regFile|regFile[7][17]~feeder_combout\);

-- Location: FF_X12_Y15_N11
\regFile|regFile[7][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[7][17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[7][0]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[7][17]~q\);

-- Location: LCCOMB_X11_Y14_N28
\regFile|regFile[6][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[6][17]~feeder_combout\ = \regFile|regFile[3][17]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regFile|regFile[3][17]~15_combout\,
	combout => \regFile|regFile[6][17]~feeder_combout\);

-- Location: FF_X11_Y14_N29
\regFile|regFile[6][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[6][17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[6][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[6][17]~q\);

-- Location: FF_X14_Y13_N11
\regFile|regFile[4][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][17]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[4][0]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[4][17]~q\);

-- Location: LCCOMB_X14_Y13_N10
\aluOp2[17]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[17]~102_combout\ = (\ctrl|raddr2[0]~1_combout\ & (((\ctrl|raddr2[1]~0_combout\)))) # (!\ctrl|raddr2[0]~1_combout\ & ((\ctrl|raddr2[1]~0_combout\ & (\regFile|regFile[6][17]~q\)) # (!\ctrl|raddr2[1]~0_combout\ & ((\regFile|regFile[4][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|raddr2[0]~1_combout\,
	datab => \regFile|regFile[6][17]~q\,
	datac => \regFile|regFile[4][17]~q\,
	datad => \ctrl|raddr2[1]~0_combout\,
	combout => \aluOp2[17]~102_combout\);

-- Location: LCCOMB_X14_Y13_N24
\aluOp2[17]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[17]~103_combout\ = (\ctrl|raddr2[0]~1_combout\ & ((\aluOp2[17]~102_combout\ & ((\regFile|regFile[7][17]~q\))) # (!\aluOp2[17]~102_combout\ & (\regFile|regFile[5][17]~q\)))) # (!\ctrl|raddr2[0]~1_combout\ & (((\aluOp2[17]~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|raddr2[0]~1_combout\,
	datab => \regFile|regFile[5][17]~q\,
	datac => \regFile|regFile[7][17]~q\,
	datad => \aluOp2[17]~102_combout\,
	combout => \aluOp2[17]~103_combout\);

-- Location: FF_X13_Y14_N17
\regFile|regFile[2][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][17]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[2][0]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[2][17]~q\);

-- Location: FF_X14_Y14_N31
\regFile|regFile[1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][17]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[1][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[1][17]~q\);

-- Location: FF_X13_Y14_N7
\regFile|regFile[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][17]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[0][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[0][17]~q\);

-- Location: LCCOMB_X13_Y14_N6
\aluOp2[17]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[17]~100_combout\ = (\ctrl|raddr2[1]~0_combout\ & (((\ctrl|raddr2[0]~1_combout\)))) # (!\ctrl|raddr2[1]~0_combout\ & ((\ctrl|raddr2[0]~1_combout\ & (\regFile|regFile[1][17]~q\)) # (!\ctrl|raddr2[0]~1_combout\ & ((\regFile|regFile[0][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|raddr2[1]~0_combout\,
	datab => \regFile|regFile[1][17]~q\,
	datac => \regFile|regFile[0][17]~q\,
	datad => \ctrl|raddr2[0]~1_combout\,
	combout => \aluOp2[17]~100_combout\);

-- Location: LCCOMB_X13_Y14_N12
\aluOp2[17]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[17]~101_combout\ = (\ctrl|raddr2[1]~0_combout\ & ((\aluOp2[17]~100_combout\ & ((\regFile|regFile[3][17]~q\))) # (!\aluOp2[17]~100_combout\ & (\regFile|regFile[2][17]~q\)))) # (!\ctrl|raddr2[1]~0_combout\ & (((\aluOp2[17]~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|raddr2[1]~0_combout\,
	datab => \regFile|regFile[2][17]~q\,
	datac => \regFile|regFile[3][17]~q\,
	datad => \aluOp2[17]~100_combout\,
	combout => \aluOp2[17]~101_combout\);

-- Location: LCCOMB_X14_Y13_N22
\aluOp2[17]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[17]~104_combout\ = (\aluOp2[0]~5_combout\ & ((\aluOp2[17]~101_combout\) # ((\aluOp2[17]~103_combout\ & \aluOp2[0]~9_combout\)))) # (!\aluOp2[0]~5_combout\ & (\aluOp2[17]~103_combout\ & (\aluOp2[0]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[0]~5_combout\,
	datab => \aluOp2[17]~103_combout\,
	datac => \aluOp2[0]~9_combout\,
	datad => \aluOp2[17]~101_combout\,
	combout => \aluOp2[17]~104_combout\);

-- Location: LCCOMB_X18_Y13_N20
\ALU|uFS|Add0~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~130_combout\ = \ctrl|WideOr6~3_combout\ $ (\aluOp2[17]~104_combout\ $ (((!\ctrl|WideOr6~2_combout\ & \ctrl|Selector7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr6~3_combout\,
	datab => \aluOp2[17]~104_combout\,
	datac => \ctrl|WideOr6~2_combout\,
	datad => \ctrl|Selector7~4_combout\,
	combout => \ALU|uFS|Add0~130_combout\);

-- Location: LCCOMB_X19_Y12_N20
\regFile|regFile[7][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[7][16]~feeder_combout\ = \regFile|regFile[3][16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][16]~16_combout\,
	combout => \regFile|regFile[7][16]~feeder_combout\);

-- Location: FF_X19_Y12_N21
\regFile|regFile[7][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[7][16]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[7][0]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[7][16]~q\);

-- Location: FF_X16_Y14_N5
\regFile|regFile[5][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][16]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[5][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[5][16]~q\);

-- Location: FF_X16_Y13_N31
\regFile|regFile[6][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][16]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[6][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[6][16]~q\);

-- Location: LCCOMB_X16_Y14_N0
\aluOp2[16]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[16]~112_combout\ = (\ctrl|raddr2[1]~0_combout\ & (((\regFile|regFile[6][16]~q\) # (\ctrl|raddr2[0]~1_combout\)))) # (!\ctrl|raddr2[1]~0_combout\ & (\regFile|regFile[4][16]~q\ & ((!\ctrl|raddr2[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[4][16]~q\,
	datab => \regFile|regFile[6][16]~q\,
	datac => \ctrl|raddr2[1]~0_combout\,
	datad => \ctrl|raddr2[0]~1_combout\,
	combout => \aluOp2[16]~112_combout\);

-- Location: LCCOMB_X16_Y14_N18
\aluOp2[16]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[16]~113_combout\ = (\ctrl|raddr2[0]~1_combout\ & ((\aluOp2[16]~112_combout\ & (\regFile|regFile[7][16]~q\)) # (!\aluOp2[16]~112_combout\ & ((\regFile|regFile[5][16]~q\))))) # (!\ctrl|raddr2[0]~1_combout\ & (((\aluOp2[16]~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[7][16]~q\,
	datab => \regFile|regFile[5][16]~q\,
	datac => \ctrl|raddr2[0]~1_combout\,
	datad => \aluOp2[16]~112_combout\,
	combout => \aluOp2[16]~113_combout\);

-- Location: LCCOMB_X16_Y6_N14
\regFile|regFile[3][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][16]~feeder_combout\ = \regFile|regFile[3][16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][16]~16_combout\,
	combout => \regFile|regFile[3][16]~feeder_combout\);

-- Location: LCCOMB_X17_Y9_N26
\regFile|regFile[3][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][15]~feeder_combout\ = \regFile|regFile[3][15]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[3][15]~17_combout\,
	combout => \regFile|regFile[3][15]~feeder_combout\);

-- Location: LCCOMB_X11_Y15_N16
\regFile|regFile[3][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][19]~feeder_combout\ = \regFile|regFile[3][19]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][19]~13_combout\,
	combout => \regFile|regFile[3][19]~feeder_combout\);

-- Location: LCCOMB_X11_Y15_N18
\regFile|regFile[3][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][20]~feeder_combout\ = \regFile|regFile[3][20]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][20]~12_combout\,
	combout => \regFile|regFile[3][20]~feeder_combout\);

-- Location: LCCOMB_X11_Y13_N16
\regFile|regFile[7][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[7][22]~feeder_combout\ = \regFile|regFile[3][22]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][22]~10_combout\,
	combout => \regFile|regFile[7][22]~feeder_combout\);

-- Location: FF_X11_Y13_N17
\regFile|regFile[7][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[7][22]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[7][0]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[7][22]~q\);

-- Location: FF_X12_Y13_N17
\regFile|regFile[4][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][22]~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[4][0]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[4][22]~q\);

-- Location: FF_X16_Y13_N1
\regFile|regFile[6][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][22]~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[6][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[6][22]~q\);

-- Location: LCCOMB_X12_Y13_N10
\aluOp2[22]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[22]~77_combout\ = (\ctrl|raddr2[0]~1_combout\ & (((\ctrl|raddr2[1]~0_combout\)))) # (!\ctrl|raddr2[0]~1_combout\ & ((\ctrl|raddr2[1]~0_combout\ & ((\regFile|regFile[6][22]~q\))) # (!\ctrl|raddr2[1]~0_combout\ & (\regFile|regFile[4][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|raddr2[0]~1_combout\,
	datab => \regFile|regFile[4][22]~q\,
	datac => \regFile|regFile[6][22]~q\,
	datad => \ctrl|raddr2[1]~0_combout\,
	combout => \aluOp2[22]~77_combout\);

-- Location: LCCOMB_X12_Y13_N12
\aluOp2[22]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[22]~78_combout\ = (\ctrl|raddr2[0]~1_combout\ & ((\aluOp2[22]~77_combout\ & (\regFile|regFile[7][22]~q\)) # (!\aluOp2[22]~77_combout\ & ((\regFile|regFile[5][22]~q\))))) # (!\ctrl|raddr2[0]~1_combout\ & (((\aluOp2[22]~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[7][22]~q\,
	datab => \regFile|regFile[5][22]~q\,
	datac => \ctrl|raddr2[0]~1_combout\,
	datad => \aluOp2[22]~77_combout\,
	combout => \aluOp2[22]~78_combout\);

-- Location: LCCOMB_X11_Y15_N0
\regFile|regFile[3][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][22]~feeder_combout\ = \regFile|regFile[3][22]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][22]~10_combout\,
	combout => \regFile|regFile[3][22]~feeder_combout\);

-- Location: FF_X10_Y10_N17
\regFile|regFile[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[3][11]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[7][0]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[7][11]~q\);

-- Location: FF_X14_Y12_N19
\regFile|regFile[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][11]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[5][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[5][11]~q\);

-- Location: FF_X10_Y10_N15
\regFile|regFile[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][11]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[6][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[6][11]~q\);

-- Location: FF_X13_Y12_N1
\regFile|regFile[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][11]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[4][0]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[4][11]~q\);

-- Location: LCCOMB_X13_Y12_N0
\aluOp2[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[11]~22_combout\ = (\ctrl|raddr2[1]~0_combout\ & ((\regFile|regFile[6][11]~q\) # ((\ctrl|raddr2[0]~1_combout\)))) # (!\ctrl|raddr2[1]~0_combout\ & (((\regFile|regFile[4][11]~q\ & !\ctrl|raddr2[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[6][11]~q\,
	datab => \ctrl|raddr2[1]~0_combout\,
	datac => \regFile|regFile[4][11]~q\,
	datad => \ctrl|raddr2[0]~1_combout\,
	combout => \aluOp2[11]~22_combout\);

-- Location: LCCOMB_X14_Y12_N24
\aluOp2[11]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[11]~23_combout\ = (\aluOp2[11]~22_combout\ & ((\regFile|regFile[7][11]~q\) # ((!\ctrl|raddr2[0]~1_combout\)))) # (!\aluOp2[11]~22_combout\ & (((\regFile|regFile[5][11]~q\ & \ctrl|raddr2[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[7][11]~q\,
	datab => \regFile|regFile[5][11]~q\,
	datac => \aluOp2[11]~22_combout\,
	datad => \ctrl|raddr2[0]~1_combout\,
	combout => \aluOp2[11]~23_combout\);

-- Location: LCCOMB_X10_Y14_N8
\regFile|regFile[3][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][11]~feeder_combout\ = \regFile|regFile[3][11]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][11]~21_combout\,
	combout => \regFile|regFile[3][11]~feeder_combout\);

-- Location: FF_X10_Y12_N19
\regFile|regFile[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][7]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[1][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[1][7]~q\);

-- Location: FF_X13_Y12_N11
\regFile|regFile[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][7]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[0][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[0][7]~q\);

-- Location: LCCOMB_X13_Y12_N10
\aluOp2[7]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[7]~144_combout\ = (\ctrl|raddr2[1]~0_combout\ & (((\ctrl|raddr2[0]~1_combout\)))) # (!\ctrl|raddr2[1]~0_combout\ & ((\ctrl|raddr2[0]~1_combout\ & (\regFile|regFile[1][7]~q\)) # (!\ctrl|raddr2[0]~1_combout\ & ((\regFile|regFile[0][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[1][7]~q\,
	datab => \ctrl|raddr2[1]~0_combout\,
	datac => \regFile|regFile[0][7]~q\,
	datad => \ctrl|raddr2[0]~1_combout\,
	combout => \aluOp2[7]~144_combout\);

-- Location: LCCOMB_X16_Y10_N22
\aluOp2[7]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[7]~145_combout\ = (\ctrl|raddr2[1]~0_combout\ & ((\aluOp2[7]~144_combout\ & (\regFile|regFile[3][7]~q\)) # (!\aluOp2[7]~144_combout\ & ((\regFile|regFile[2][7]~q\))))) # (!\ctrl|raddr2[1]~0_combout\ & (((\aluOp2[7]~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|raddr2[1]~0_combout\,
	datab => \regFile|regFile[3][7]~q\,
	datac => \regFile|regFile[2][7]~q\,
	datad => \aluOp2[7]~144_combout\,
	combout => \aluOp2[7]~145_combout\);

-- Location: FF_X12_Y8_N13
\regFile|regFile[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][7]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[5][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[5][7]~q\);

-- Location: FF_X16_Y10_N21
\regFile|regFile[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][7]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[7][0]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[7][7]~q\);

-- Location: FF_X14_Y8_N3
\regFile|regFile[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[3][7]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[4][0]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[4][7]~q\);

-- Location: FF_X10_Y10_N19
\regFile|regFile[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][7]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[6][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[6][7]~q\);

-- Location: LCCOMB_X10_Y10_N8
\aluOp2[7]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[7]~146_combout\ = (\ctrl|raddr2[1]~0_combout\ & (((\regFile|regFile[6][7]~q\) # (\ctrl|raddr2[0]~1_combout\)))) # (!\ctrl|raddr2[1]~0_combout\ & (\regFile|regFile[4][7]~q\ & ((!\ctrl|raddr2[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|raddr2[1]~0_combout\,
	datab => \regFile|regFile[4][7]~q\,
	datac => \regFile|regFile[6][7]~q\,
	datad => \ctrl|raddr2[0]~1_combout\,
	combout => \aluOp2[7]~146_combout\);

-- Location: LCCOMB_X16_Y10_N20
\aluOp2[7]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[7]~147_combout\ = (\ctrl|raddr2[0]~1_combout\ & ((\aluOp2[7]~146_combout\ & ((\regFile|regFile[7][7]~q\))) # (!\aluOp2[7]~146_combout\ & (\regFile|regFile[5][7]~q\)))) # (!\ctrl|raddr2[0]~1_combout\ & (((\aluOp2[7]~146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[5][7]~q\,
	datab => \ctrl|raddr2[0]~1_combout\,
	datac => \regFile|regFile[7][7]~q\,
	datad => \aluOp2[7]~146_combout\,
	combout => \aluOp2[7]~147_combout\);

-- Location: LCCOMB_X16_Y10_N24
\aluOp2[7]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[7]~148_combout\ = (\aluOp2[0]~5_combout\ & ((\aluOp2[7]~145_combout\) # ((\aluOp2[0]~9_combout\ & \aluOp2[7]~147_combout\)))) # (!\aluOp2[0]~5_combout\ & (\aluOp2[0]~9_combout\ & ((\aluOp2[7]~147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[0]~5_combout\,
	datab => \aluOp2[0]~9_combout\,
	datac => \aluOp2[7]~145_combout\,
	datad => \aluOp2[7]~147_combout\,
	combout => \aluOp2[7]~148_combout\);

-- Location: LCCOMB_X16_Y10_N2
\aluOp2[7]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[7]~149_combout\ = (\aluOp2[7]~148_combout\) # ((\instRom|rom~10_combout\ & (\instRom|rom~7_combout\ & \aluOp2[4]~136_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~10_combout\,
	datab => \instRom|rom~7_combout\,
	datac => \aluOp2[4]~136_combout\,
	datad => \aluOp2[7]~148_combout\,
	combout => \aluOp2[7]~149_combout\);

-- Location: FF_X18_Y12_N7
\regFile|regFile[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][9]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[7][0]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[7][9]~q\);

-- Location: FF_X17_Y10_N21
\regFile|regFile[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][9]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[5][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[5][9]~q\);

-- Location: LCCOMB_X18_Y12_N30
\regFile|regFile[4][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[4][9]~feeder_combout\ = \regFile|regFile[3][9]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][9]~23_combout\,
	combout => \regFile|regFile[4][9]~feeder_combout\);

-- Location: FF_X18_Y12_N31
\regFile|regFile[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[4][9]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[4][0]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[4][9]~q\);

-- Location: FF_X16_Y12_N19
\regFile|regFile[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][9]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[6][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[6][9]~q\);

-- Location: LCCOMB_X18_Y12_N16
\aluOp2[9]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[9]~132_combout\ = (\ctrl|raddr2[0]~1_combout\ & (((\ctrl|raddr2[1]~0_combout\)))) # (!\ctrl|raddr2[0]~1_combout\ & ((\ctrl|raddr2[1]~0_combout\ & ((\regFile|regFile[6][9]~q\))) # (!\ctrl|raddr2[1]~0_combout\ & (\regFile|regFile[4][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[4][9]~q\,
	datab => \regFile|regFile[6][9]~q\,
	datac => \ctrl|raddr2[0]~1_combout\,
	datad => \ctrl|raddr2[1]~0_combout\,
	combout => \aluOp2[9]~132_combout\);

-- Location: LCCOMB_X17_Y10_N30
\aluOp2[9]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[9]~133_combout\ = (\ctrl|raddr2[0]~1_combout\ & ((\aluOp2[9]~132_combout\ & (\regFile|regFile[7][9]~q\)) # (!\aluOp2[9]~132_combout\ & ((\regFile|regFile[5][9]~q\))))) # (!\ctrl|raddr2[0]~1_combout\ & (((\aluOp2[9]~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[7][9]~q\,
	datab => \regFile|regFile[5][9]~q\,
	datac => \ctrl|raddr2[0]~1_combout\,
	datad => \aluOp2[9]~132_combout\,
	combout => \aluOp2[9]~133_combout\);

-- Location: FF_X17_Y10_N9
\regFile|regFile[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][9]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[2][0]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[2][9]~q\);

-- Location: LCCOMB_X18_Y8_N6
\regFile|regFile[0][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[0][9]~feeder_combout\ = \regFile|regFile[3][9]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regFile|regFile[3][9]~23_combout\,
	combout => \regFile|regFile[0][9]~feeder_combout\);

-- Location: FF_X18_Y8_N7
\regFile|regFile[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[0][9]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[0][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[0][9]~q\);

-- Location: FF_X18_Y8_N5
\regFile|regFile[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][9]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[1][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[1][9]~q\);

-- Location: LCCOMB_X18_Y8_N28
\aluOp2[9]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[9]~130_combout\ = (\ctrl|raddr2[1]~0_combout\ & (((\ctrl|raddr2[0]~1_combout\)))) # (!\ctrl|raddr2[1]~0_combout\ & ((\ctrl|raddr2[0]~1_combout\ & ((\regFile|regFile[1][9]~q\))) # (!\ctrl|raddr2[0]~1_combout\ & (\regFile|regFile[0][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[0][9]~q\,
	datab => \regFile|regFile[1][9]~q\,
	datac => \ctrl|raddr2[1]~0_combout\,
	datad => \ctrl|raddr2[0]~1_combout\,
	combout => \aluOp2[9]~130_combout\);

-- Location: LCCOMB_X17_Y10_N6
\aluOp2[9]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[9]~131_combout\ = (\ctrl|raddr2[1]~0_combout\ & ((\aluOp2[9]~130_combout\ & ((\regFile|regFile[3][9]~q\))) # (!\aluOp2[9]~130_combout\ & (\regFile|regFile[2][9]~q\)))) # (!\ctrl|raddr2[1]~0_combout\ & (((\aluOp2[9]~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|raddr2[1]~0_combout\,
	datab => \regFile|regFile[2][9]~q\,
	datac => \regFile|regFile[3][9]~q\,
	datad => \aluOp2[9]~130_combout\,
	combout => \aluOp2[9]~131_combout\);

-- Location: LCCOMB_X17_Y10_N28
\aluOp2[9]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[9]~134_combout\ = (\aluOp2[0]~5_combout\ & ((\aluOp2[9]~131_combout\) # ((\aluOp2[0]~9_combout\ & \aluOp2[9]~133_combout\)))) # (!\aluOp2[0]~5_combout\ & (\aluOp2[0]~9_combout\ & (\aluOp2[9]~133_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[0]~5_combout\,
	datab => \aluOp2[0]~9_combout\,
	datac => \aluOp2[9]~133_combout\,
	datad => \aluOp2[9]~131_combout\,
	combout => \aluOp2[9]~134_combout\);

-- Location: LCCOMB_X17_Y10_N10
\aluOp2[9]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[9]~137_combout\ = (\aluOp2[9]~134_combout\) # ((\instRom|rom~41_combout\ & (\instRom|rom~43_combout\ & \aluOp2[4]~136_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~41_combout\,
	datab => \instRom|rom~43_combout\,
	datac => \aluOp2[4]~136_combout\,
	datad => \aluOp2[9]~134_combout\,
	combout => \aluOp2[9]~137_combout\);

-- Location: LCCOMB_X16_Y11_N12
\ALU|Div0|auto_generated|divider|divider|selnose[198]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose[198]~50_combout\ = (!\aluOp2[7]~149_combout\ & (!\aluOp2[8]~143_combout\ & (!\aluOp2[9]~137_combout\ & !\ALU|Div0|auto_generated|divider|divider|sel\(297))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[7]~149_combout\,
	datab => \aluOp2[8]~143_combout\,
	datac => \aluOp2[9]~137_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|sel\(297),
	combout => \ALU|Div0|auto_generated|divider|divider|selnose[198]~50_combout\);

-- Location: LCCOMB_X13_Y7_N20
\ALU|Div0|auto_generated|divider|divider|selnose[165]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose[165]~71_combout\ = (!\aluOp2[6]~176_combout\ & (\ALU|Div0|auto_generated|divider|divider|selnose[198]~50_combout\ & ((!\aluOp2[4]~136_combout\) # (!\instRom|rom~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[6]~176_combout\,
	datab => \instRom|rom~46_combout\,
	datac => \aluOp2[4]~136_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|selnose[198]~50_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|selnose[165]~71_combout\);

-- Location: LCCOMB_X13_Y7_N12
\aluOp2[6]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[6]~177_combout\ = (\aluOp2[6]~176_combout\) # ((\instRom|rom~46_combout\ & \aluOp2[4]~136_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instRom|rom~46_combout\,
	datac => \aluOp2[4]~136_combout\,
	datad => \aluOp2[6]~176_combout\,
	combout => \aluOp2[6]~177_combout\);

-- Location: LCCOMB_X18_Y10_N14
\regFile|regFile[3][4]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][4]~28_combout\ = (\ctrl|ld~2_combout\ & (\ram|ram_rtl_0|auto_generated|ram_block1a4~portadataout\)) # (!\ctrl|ld~2_combout\ & ((\ALU|Mux27~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|ld~2_combout\,
	datab => \ram|ram_rtl_0|auto_generated|ram_block1a4~portadataout\,
	datac => \ALU|Mux27~7_combout\,
	combout => \regFile|regFile[3][4]~28_combout\);

-- Location: FF_X9_Y10_N9
\regFile|regFile[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][4]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[5][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[5][4]~q\);

-- Location: FF_X10_Y10_N11
\regFile|regFile[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][4]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[7][0]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[7][4]~q\);

-- Location: FF_X10_Y10_N23
\regFile|regFile[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][4]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[6][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[6][4]~q\);

-- Location: FF_X18_Y10_N15
\regFile|regFile[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[3][4]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[4][0]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[4][4]~q\);

-- Location: LCCOMB_X10_Y10_N20
\aluOp2[4]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[4]~152_combout\ = (\ctrl|raddr2[1]~0_combout\ & ((\regFile|regFile[6][4]~q\) # ((\ctrl|raddr2[0]~1_combout\)))) # (!\ctrl|raddr2[1]~0_combout\ & (((\regFile|regFile[4][4]~q\ & !\ctrl|raddr2[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|raddr2[1]~0_combout\,
	datab => \regFile|regFile[6][4]~q\,
	datac => \regFile|regFile[4][4]~q\,
	datad => \ctrl|raddr2[0]~1_combout\,
	combout => \aluOp2[4]~152_combout\);

-- Location: LCCOMB_X10_Y10_N10
\aluOp2[4]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[4]~153_combout\ = (\ctrl|raddr2[0]~1_combout\ & ((\aluOp2[4]~152_combout\ & ((\regFile|regFile[7][4]~q\))) # (!\aluOp2[4]~152_combout\ & (\regFile|regFile[5][4]~q\)))) # (!\ctrl|raddr2[0]~1_combout\ & (((\aluOp2[4]~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[5][4]~q\,
	datab => \ctrl|raddr2[0]~1_combout\,
	datac => \regFile|regFile[7][4]~q\,
	datad => \aluOp2[4]~152_combout\,
	combout => \aluOp2[4]~153_combout\);

-- Location: LCCOMB_X11_Y15_N8
\regFile|regFile[3][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][4]~feeder_combout\ = \regFile|regFile[3][4]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][4]~28_combout\,
	combout => \regFile|regFile[3][4]~feeder_combout\);

-- Location: FF_X11_Y11_N27
\regFile|regFile[5][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][26]~6_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[5][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[5][26]~q\);

-- Location: LCCOMB_X10_Y12_N28
\regFile|regFile[6][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[6][26]~feeder_combout\ = \regFile|regFile[3][26]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][26]~6_combout\,
	combout => \regFile|regFile[6][26]~feeder_combout\);

-- Location: FF_X10_Y12_N29
\regFile|regFile[6][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[6][26]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[6][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[6][26]~q\);

-- Location: FF_X13_Y12_N29
\regFile|regFile[4][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][26]~6_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[4][0]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[4][26]~q\);

-- Location: LCCOMB_X13_Y12_N28
\aluOp2[26]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[26]~56_combout\ = (\ctrl|raddr2[1]~0_combout\ & ((\regFile|regFile[6][26]~q\) # ((\ctrl|raddr2[0]~1_combout\)))) # (!\ctrl|raddr2[1]~0_combout\ & (((\regFile|regFile[4][26]~q\ & !\ctrl|raddr2[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[6][26]~q\,
	datab => \ctrl|raddr2[1]~0_combout\,
	datac => \regFile|regFile[4][26]~q\,
	datad => \ctrl|raddr2[0]~1_combout\,
	combout => \aluOp2[26]~56_combout\);

-- Location: LCCOMB_X12_Y15_N6
\aluOp2[26]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[26]~57_combout\ = (\ctrl|raddr2[0]~1_combout\ & ((\aluOp2[26]~56_combout\ & ((\regFile|regFile[7][26]~q\))) # (!\aluOp2[26]~56_combout\ & (\regFile|regFile[5][26]~q\)))) # (!\ctrl|raddr2[0]~1_combout\ & (((\aluOp2[26]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[5][26]~q\,
	datab => \regFile|regFile[7][26]~q\,
	datac => \ctrl|raddr2[0]~1_combout\,
	datad => \aluOp2[26]~56_combout\,
	combout => \aluOp2[26]~57_combout\);

-- Location: LCCOMB_X16_Y6_N22
\regFile|regFile[3][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][26]~feeder_combout\ = \regFile|regFile[3][26]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][26]~6_combout\,
	combout => \regFile|regFile[3][26]~feeder_combout\);

-- Location: FF_X13_Y8_N9
\regFile|regFile[7][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][27]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[7][0]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[7][27]~q\);

-- Location: FF_X12_Y8_N7
\regFile|regFile[5][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][27]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[5][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[5][27]~q\);

-- Location: LCCOMB_X11_Y8_N14
\regFile|regFile[6][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[6][27]~feeder_combout\ = \regFile|regFile[3][27]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][27]~5_combout\,
	combout => \regFile|regFile[6][27]~feeder_combout\);

-- Location: FF_X11_Y8_N15
\regFile|regFile[6][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[6][27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[6][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[6][27]~q\);

-- Location: FF_X13_Y12_N15
\regFile|regFile[4][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][27]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[4][0]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[4][27]~q\);

-- Location: LCCOMB_X13_Y12_N14
\aluOp2[27]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[27]~61_combout\ = (\ctrl|raddr2[1]~0_combout\ & ((\regFile|regFile[6][27]~q\) # ((\ctrl|raddr2[0]~1_combout\)))) # (!\ctrl|raddr2[1]~0_combout\ & (((\regFile|regFile[4][27]~q\ & !\ctrl|raddr2[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[6][27]~q\,
	datab => \ctrl|raddr2[1]~0_combout\,
	datac => \regFile|regFile[4][27]~q\,
	datad => \ctrl|raddr2[0]~1_combout\,
	combout => \aluOp2[27]~61_combout\);

-- Location: LCCOMB_X13_Y8_N30
\aluOp2[27]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[27]~62_combout\ = (\ctrl|raddr2[0]~1_combout\ & ((\aluOp2[27]~61_combout\ & (\regFile|regFile[7][27]~q\)) # (!\aluOp2[27]~61_combout\ & ((\regFile|regFile[5][27]~q\))))) # (!\ctrl|raddr2[0]~1_combout\ & (((\aluOp2[27]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|raddr2[0]~1_combout\,
	datab => \regFile|regFile[7][27]~q\,
	datac => \regFile|regFile[5][27]~q\,
	datad => \aluOp2[27]~61_combout\,
	combout => \aluOp2[27]~62_combout\);

-- Location: LCCOMB_X10_Y8_N4
\regFile|regFile[2][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[2][27]~feeder_combout\ = \regFile|regFile[3][27]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regFile|regFile[3][27]~5_combout\,
	combout => \regFile|regFile[2][27]~feeder_combout\);

-- Location: FF_X10_Y8_N5
\regFile|regFile[2][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[2][27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[2][0]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[2][27]~q\);

-- Location: LCCOMB_X10_Y8_N6
\regFile|regFile[0][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[0][27]~feeder_combout\ = \regFile|regFile[3][27]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regFile|regFile[3][27]~5_combout\,
	combout => \regFile|regFile[0][27]~feeder_combout\);

-- Location: FF_X10_Y8_N7
\regFile|regFile[0][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[0][27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[0][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[0][27]~q\);

-- Location: LCCOMB_X11_Y8_N12
\regFile|regFile[1][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[1][27]~feeder_combout\ = \regFile|regFile[3][27]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][27]~5_combout\,
	combout => \regFile|regFile[1][27]~feeder_combout\);

-- Location: FF_X11_Y8_N13
\regFile|regFile[1][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[1][27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[1][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[1][27]~q\);

-- Location: LCCOMB_X10_Y8_N28
\aluOp2[27]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[27]~59_combout\ = (\ctrl|raddr2[0]~1_combout\ & (((\regFile|regFile[1][27]~q\) # (\ctrl|raddr2[1]~0_combout\)))) # (!\ctrl|raddr2[0]~1_combout\ & (\regFile|regFile[0][27]~q\ & ((!\ctrl|raddr2[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[0][27]~q\,
	datab => \regFile|regFile[1][27]~q\,
	datac => \ctrl|raddr2[0]~1_combout\,
	datad => \ctrl|raddr2[1]~0_combout\,
	combout => \aluOp2[27]~59_combout\);

-- Location: LCCOMB_X10_Y8_N26
\aluOp2[27]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[27]~60_combout\ = (\ctrl|raddr2[1]~0_combout\ & ((\aluOp2[27]~59_combout\ & (\regFile|regFile[3][27]~q\)) # (!\aluOp2[27]~59_combout\ & ((\regFile|regFile[2][27]~q\))))) # (!\ctrl|raddr2[1]~0_combout\ & (((\aluOp2[27]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[3][27]~q\,
	datab => \ctrl|raddr2[1]~0_combout\,
	datac => \regFile|regFile[2][27]~q\,
	datad => \aluOp2[27]~59_combout\,
	combout => \aluOp2[27]~60_combout\);

-- Location: LCCOMB_X13_Y11_N22
\aluOp2[27]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[27]~63_combout\ = (\aluOp2[0]~9_combout\ & ((\aluOp2[27]~62_combout\) # ((\aluOp2[0]~5_combout\ & \aluOp2[27]~60_combout\)))) # (!\aluOp2[0]~9_combout\ & (\aluOp2[0]~5_combout\ & ((\aluOp2[27]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[0]~9_combout\,
	datab => \aluOp2[0]~5_combout\,
	datac => \aluOp2[27]~62_combout\,
	datad => \aluOp2[27]~60_combout\,
	combout => \aluOp2[27]~63_combout\);

-- Location: LCCOMB_X18_Y14_N0
\ALU|uFS|Add0~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~121_combout\ = \aluOp2[27]~63_combout\ $ (\ctrl|WideOr6~3_combout\ $ (((\ctrl|Selector7~4_combout\ & !\ctrl|WideOr6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[27]~63_combout\,
	datab => \ctrl|Selector7~4_combout\,
	datac => \ctrl|WideOr6~3_combout\,
	datad => \ctrl|WideOr6~2_combout\,
	combout => \ALU|uFS|Add0~121_combout\);

-- Location: LCCOMB_X18_Y14_N14
\ALU|uFS|Add0~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~122_combout\ = \aluOp2[26]~58_combout\ $ (\ctrl|WideOr6~3_combout\ $ (((\ctrl|Selector7~4_combout\ & !\ctrl|WideOr6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[26]~58_combout\,
	datab => \ctrl|Selector7~4_combout\,
	datac => \ctrl|WideOr6~3_combout\,
	datad => \ctrl|WideOr6~2_combout\,
	combout => \ALU|uFS|Add0~122_combout\);

-- Location: LCCOMB_X14_Y11_N26
\aluOp2[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[1]~6_combout\ = (\ctrl|WideOr8~0_combout\ & ((\instRom|rom~38_combout\ & (!\ctrl|Selector11~0_combout\)) # (!\instRom|rom~38_combout\ & ((\ctrl|Selector12~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~38_combout\,
	datab => \ctrl|Selector11~0_combout\,
	datac => \ctrl|Selector12~0_combout\,
	datad => \ctrl|WideOr8~0_combout\,
	combout => \aluOp2[1]~6_combout\);

-- Location: FF_X12_Y11_N23
\regFile|regFile[2][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][25]~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[2][0]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[2][25]~q\);

-- Location: LCCOMB_X12_Y15_N28
\regFile|regFile[1][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[1][25]~feeder_combout\ = \regFile|regFile[3][25]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][25]~7_combout\,
	combout => \regFile|regFile[1][25]~feeder_combout\);

-- Location: FF_X12_Y15_N29
\regFile|regFile[1][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[1][25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[1][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[1][25]~q\);

-- Location: FF_X12_Y11_N29
\regFile|regFile[0][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][25]~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[0][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[0][25]~q\);

-- Location: LCCOMB_X12_Y11_N28
\aluOp2[25]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[25]~64_combout\ = (\ctrl|raddr2[1]~0_combout\ & (((\ctrl|raddr2[0]~1_combout\)))) # (!\ctrl|raddr2[1]~0_combout\ & ((\ctrl|raddr2[0]~1_combout\ & (\regFile|regFile[1][25]~q\)) # (!\ctrl|raddr2[0]~1_combout\ & ((\regFile|regFile[0][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[1][25]~q\,
	datab => \ctrl|raddr2[1]~0_combout\,
	datac => \regFile|regFile[0][25]~q\,
	datad => \ctrl|raddr2[0]~1_combout\,
	combout => \aluOp2[25]~64_combout\);

-- Location: LCCOMB_X12_Y11_N22
\aluOp2[25]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[25]~65_combout\ = (\ctrl|raddr2[1]~0_combout\ & ((\aluOp2[25]~64_combout\ & (\regFile|regFile[3][25]~q\)) # (!\aluOp2[25]~64_combout\ & ((\regFile|regFile[2][25]~q\))))) # (!\ctrl|raddr2[1]~0_combout\ & (((\aluOp2[25]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[3][25]~q\,
	datab => \ctrl|raddr2[1]~0_combout\,
	datac => \regFile|regFile[2][25]~q\,
	datad => \aluOp2[25]~64_combout\,
	combout => \aluOp2[25]~65_combout\);

-- Location: LCCOMB_X12_Y11_N6
\aluOp2[25]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[25]~66_combout\ = (\instRom|rom~47_combout\ & ((\aluOp2[1]~6_combout\) # ((\aluOp2[25]~65_combout\ & \aluOp2[0]~5_combout\)))) # (!\instRom|rom~47_combout\ & (((\aluOp2[25]~65_combout\ & \aluOp2[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~47_combout\,
	datab => \aluOp2[1]~6_combout\,
	datac => \aluOp2[25]~65_combout\,
	datad => \aluOp2[0]~5_combout\,
	combout => \aluOp2[25]~66_combout\);

-- Location: LCCOMB_X12_Y15_N22
\regFile|regFile[7][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[7][25]~feeder_combout\ = \regFile|regFile[3][25]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][25]~7_combout\,
	combout => \regFile|regFile[7][25]~feeder_combout\);

-- Location: FF_X12_Y15_N23
\regFile|regFile[7][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[7][25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[7][0]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[7][25]~q\);

-- Location: LCCOMB_X12_Y12_N20
\regFile|regFile[5][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[5][25]~feeder_combout\ = \regFile|regFile[3][25]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][25]~7_combout\,
	combout => \regFile|regFile[5][25]~feeder_combout\);

-- Location: FF_X12_Y12_N21
\regFile|regFile[5][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[5][25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[5][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[5][25]~q\);

-- Location: LCCOMB_X12_Y12_N14
\regFile|regFile[6][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[6][25]~feeder_combout\ = \regFile|regFile[3][25]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][25]~7_combout\,
	combout => \regFile|regFile[6][25]~feeder_combout\);

-- Location: FF_X12_Y12_N15
\regFile|regFile[6][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[6][25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[6][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[6][25]~q\);

-- Location: FF_X13_Y12_N25
\regFile|regFile[4][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][25]~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[4][0]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[4][25]~q\);

-- Location: LCCOMB_X13_Y12_N24
\aluOp2[25]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[25]~67_combout\ = (\ctrl|raddr2[1]~0_combout\ & ((\regFile|regFile[6][25]~q\) # ((\ctrl|raddr2[0]~1_combout\)))) # (!\ctrl|raddr2[1]~0_combout\ & (((\regFile|regFile[4][25]~q\ & !\ctrl|raddr2[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[6][25]~q\,
	datab => \ctrl|raddr2[1]~0_combout\,
	datac => \regFile|regFile[4][25]~q\,
	datad => \ctrl|raddr2[0]~1_combout\,
	combout => \aluOp2[25]~67_combout\);

-- Location: LCCOMB_X12_Y12_N4
\aluOp2[25]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[25]~68_combout\ = (\ctrl|raddr2[0]~1_combout\ & ((\aluOp2[25]~67_combout\ & (\regFile|regFile[7][25]~q\)) # (!\aluOp2[25]~67_combout\ & ((\regFile|regFile[5][25]~q\))))) # (!\ctrl|raddr2[0]~1_combout\ & (((\aluOp2[25]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[7][25]~q\,
	datab => \regFile|regFile[5][25]~q\,
	datac => \ctrl|raddr2[0]~1_combout\,
	datad => \aluOp2[25]~67_combout\,
	combout => \aluOp2[25]~68_combout\);

-- Location: LCCOMB_X12_Y11_N16
\ALU|uFS|Add0~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~70_combout\ = \ctrl|WideOr6~4_combout\ $ (((\aluOp2[25]~66_combout\) # ((\aluOp2[25]~68_combout\ & \aluOp2[0]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[25]~66_combout\,
	datab => \ctrl|WideOr6~4_combout\,
	datac => \aluOp2[25]~68_combout\,
	datad => \aluOp2[0]~9_combout\,
	combout => \ALU|uFS|Add0~70_combout\);

-- Location: LCCOMB_X11_Y13_N8
\regFile|regFile[7][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[7][24]~feeder_combout\ = \regFile|regFile[3][24]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][24]~8_combout\,
	combout => \regFile|regFile[7][24]~feeder_combout\);

-- Location: FF_X11_Y13_N9
\regFile|regFile[7][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[7][24]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[7][0]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[7][24]~q\);

-- Location: FF_X16_Y15_N29
\regFile|regFile[5][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][24]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[5][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[5][24]~q\);

-- Location: LCCOMB_X11_Y13_N12
\regFile|regFile[4][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[4][24]~feeder_combout\ = \regFile|regFile[3][24]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][24]~8_combout\,
	combout => \regFile|regFile[4][24]~feeder_combout\);

-- Location: FF_X11_Y13_N13
\regFile|regFile[4][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[4][24]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[4][0]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[4][24]~q\);

-- Location: FF_X16_Y15_N15
\regFile|regFile[6][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][24]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[6][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[6][24]~q\);

-- Location: LCCOMB_X11_Y13_N6
\aluOp2[24]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[24]~72_combout\ = (\ctrl|raddr2[1]~0_combout\ & (((\regFile|regFile[6][24]~q\) # (\ctrl|raddr2[0]~1_combout\)))) # (!\ctrl|raddr2[1]~0_combout\ & (\regFile|regFile[4][24]~q\ & ((!\ctrl|raddr2[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[4][24]~q\,
	datab => \regFile|regFile[6][24]~q\,
	datac => \ctrl|raddr2[1]~0_combout\,
	datad => \ctrl|raddr2[0]~1_combout\,
	combout => \aluOp2[24]~72_combout\);

-- Location: LCCOMB_X11_Y13_N30
\aluOp2[24]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[24]~73_combout\ = (\ctrl|raddr2[0]~1_combout\ & ((\aluOp2[24]~72_combout\ & (\regFile|regFile[7][24]~q\)) # (!\aluOp2[24]~72_combout\ & ((\regFile|regFile[5][24]~q\))))) # (!\ctrl|raddr2[0]~1_combout\ & (((\aluOp2[24]~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[7][24]~q\,
	datab => \regFile|regFile[5][24]~q\,
	datac => \ctrl|raddr2[0]~1_combout\,
	datad => \aluOp2[24]~72_combout\,
	combout => \aluOp2[24]~73_combout\);

-- Location: LCCOMB_X11_Y15_N10
\regFile|regFile[3][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][24]~feeder_combout\ = \regFile|regFile[3][24]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][24]~8_combout\,
	combout => \regFile|regFile[3][24]~feeder_combout\);

-- Location: LCCOMB_X9_Y11_N16
\regFile|regFile[3][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][28]~feeder_combout\ = \regFile|regFile[3][28]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][28]~4_combout\,
	combout => \regFile|regFile[3][28]~feeder_combout\);

-- Location: LCCOMB_X17_Y14_N8
\regFile|regFile[5][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[5][29]~feeder_combout\ = \regFile|regFile[3][29]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][29]~3_combout\,
	combout => \regFile|regFile[5][29]~feeder_combout\);

-- Location: FF_X17_Y14_N9
\regFile|regFile[5][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[5][29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[5][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[5][29]~q\);

-- Location: FF_X11_Y9_N7
\regFile|regFile[7][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][29]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[7][0]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[7][29]~q\);

-- Location: LCCOMB_X17_Y14_N6
\regFile|regFile[4][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[4][29]~feeder_combout\ = \regFile|regFile[3][29]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][29]~3_combout\,
	combout => \regFile|regFile[4][29]~feeder_combout\);

-- Location: FF_X17_Y14_N7
\regFile|regFile[4][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[4][29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[4][0]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[4][29]~q\);

-- Location: FF_X10_Y10_N5
\regFile|regFile[6][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][29]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[6][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[6][29]~q\);

-- Location: LCCOMB_X17_Y14_N24
\aluOp2[29]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[29]~45_combout\ = (\ctrl|raddr2[0]~1_combout\ & (((\ctrl|raddr2[1]~0_combout\)))) # (!\ctrl|raddr2[0]~1_combout\ & ((\ctrl|raddr2[1]~0_combout\ & ((\regFile|regFile[6][29]~q\))) # (!\ctrl|raddr2[1]~0_combout\ & (\regFile|regFile[4][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[4][29]~q\,
	datab => \regFile|regFile[6][29]~q\,
	datac => \ctrl|raddr2[0]~1_combout\,
	datad => \ctrl|raddr2[1]~0_combout\,
	combout => \aluOp2[29]~45_combout\);

-- Location: LCCOMB_X17_Y14_N14
\aluOp2[29]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[29]~46_combout\ = (\ctrl|raddr2[0]~1_combout\ & ((\aluOp2[29]~45_combout\ & ((\regFile|regFile[7][29]~q\))) # (!\aluOp2[29]~45_combout\ & (\regFile|regFile[5][29]~q\)))) # (!\ctrl|raddr2[0]~1_combout\ & (((\aluOp2[29]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|raddr2[0]~1_combout\,
	datab => \regFile|regFile[5][29]~q\,
	datac => \regFile|regFile[7][29]~q\,
	datad => \aluOp2[29]~45_combout\,
	combout => \aluOp2[29]~46_combout\);

-- Location: LCCOMB_X11_Y7_N26
\regFile|regFile[3][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][29]~feeder_combout\ = \regFile|regFile[3][29]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regFile|regFile[3][29]~3_combout\,
	combout => \regFile|regFile[3][29]~feeder_combout\);

-- Location: LCCOMB_X11_Y7_N16
\regFile|regFile[3][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][30]~feeder_combout\ = \regFile|regFile[3][30]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][30]~2_combout\,
	combout => \regFile|regFile[3][30]~feeder_combout\);

-- Location: LCCOMB_X10_Y14_N10
\regFile|regFile[3][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][21]~feeder_combout\ = \regFile|regFile[3][21]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][21]~11_combout\,
	combout => \regFile|regFile[3][21]~feeder_combout\);

-- Location: LCCOMB_X11_Y15_N6
\regFile|regFile[3][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][23]~feeder_combout\ = \regFile|regFile[3][23]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regFile|regFile[3][23]~9_combout\,
	combout => \regFile|regFile[3][23]~feeder_combout\);

-- Location: LCCOMB_X13_Y11_N16
\aluOp2[25]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[25]~69_combout\ = (\aluOp2[25]~66_combout\) # ((\aluOp2[0]~9_combout\ & \aluOp2[25]~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[0]~9_combout\,
	datac => \aluOp2[25]~66_combout\,
	datad => \aluOp2[25]~68_combout\,
	combout => \aluOp2[25]~69_combout\);

-- Location: FF_X11_Y12_N9
\regFile|regFile[5][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][28]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[5][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[5][28]~q\);

-- Location: LCCOMB_X13_Y12_N12
\regFile|regFile[4][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[4][28]~feeder_combout\ = \regFile|regFile[3][28]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][28]~4_combout\,
	combout => \regFile|regFile[4][28]~feeder_combout\);

-- Location: FF_X13_Y12_N13
\regFile|regFile[4][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[4][28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[4][0]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[4][28]~q\);

-- Location: LCCOMB_X12_Y12_N6
\regFile|regFile[6][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[6][28]~feeder_combout\ = \regFile|regFile[3][28]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][28]~4_combout\,
	combout => \regFile|regFile[6][28]~feeder_combout\);

-- Location: FF_X12_Y12_N7
\regFile|regFile[6][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[6][28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[6][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[6][28]~q\);

-- Location: LCCOMB_X13_Y12_N22
\aluOp2[28]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[28]~51_combout\ = (\ctrl|raddr2[1]~0_combout\ & (((\regFile|regFile[6][28]~q\) # (\ctrl|raddr2[0]~1_combout\)))) # (!\ctrl|raddr2[1]~0_combout\ & (\regFile|regFile[4][28]~q\ & ((!\ctrl|raddr2[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[4][28]~q\,
	datab => \regFile|regFile[6][28]~q\,
	datac => \ctrl|raddr2[1]~0_combout\,
	datad => \ctrl|raddr2[0]~1_combout\,
	combout => \aluOp2[28]~51_combout\);

-- Location: LCCOMB_X11_Y12_N28
\aluOp2[28]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[28]~52_combout\ = (\ctrl|raddr2[0]~1_combout\ & ((\aluOp2[28]~51_combout\ & (\regFile|regFile[7][28]~q\)) # (!\aluOp2[28]~51_combout\ & ((\regFile|regFile[5][28]~q\))))) # (!\ctrl|raddr2[0]~1_combout\ & (((\aluOp2[28]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[7][28]~q\,
	datab => \regFile|regFile[5][28]~q\,
	datac => \ctrl|raddr2[0]~1_combout\,
	datad => \aluOp2[28]~51_combout\,
	combout => \aluOp2[28]~52_combout\);

-- Location: LCCOMB_X13_Y11_N8
\aluOp2[28]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[28]~53_combout\ = (\aluOp2[28]~50_combout\) # ((\aluOp2[0]~9_combout\ & \aluOp2[28]~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[0]~9_combout\,
	datac => \aluOp2[28]~50_combout\,
	datad => \aluOp2[28]~52_combout\,
	combout => \aluOp2[28]~53_combout\);

-- Location: LCCOMB_X13_Y11_N4
\aluOp2[29]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[29]~47_combout\ = (\aluOp2[29]~44_combout\) # ((\aluOp2[0]~9_combout\ & \aluOp2[29]~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[0]~9_combout\,
	datac => \aluOp2[29]~46_combout\,
	datad => \aluOp2[29]~44_combout\,
	combout => \aluOp2[29]~47_combout\);

-- Location: DSPMULT_X20_Y13_N0
\ALU|Mult0|auto_generated|mac_mult7\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \ALU|Mult0|auto_generated|mac_mult7_DATAA_bus\,
	datab => \ALU|Mult0|auto_generated|mac_mult7_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y13_N2
\ALU|Mult0|auto_generated|mac_out8\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out8_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\);

-- Location: LCCOMB_X17_Y10_N4
\instRom|rom~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \instRom|rom~52_combout\ = (!\ProgCtr|ctrOutAux\(1) & (\ProgCtr|ctrOutAux\(2) & (!\ProgCtr|ctrOutAux\(3) & \ProgCtr|ctrOutAux\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgCtr|ctrOutAux\(1),
	datab => \ProgCtr|ctrOutAux\(2),
	datac => \ProgCtr|ctrOutAux\(3),
	datad => \ProgCtr|ctrOutAux\(0),
	combout => \instRom|rom~52_combout\);

-- Location: LCCOMB_X17_Y10_N22
\instRom|rom~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \instRom|rom~53_combout\ = (!\ProgCtr|ctrOutAux\(4) & (!\ProgCtr|ctrOutAux\(9) & (\instRom|rom~52_combout\ & \instRom|rom~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgCtr|ctrOutAux\(4),
	datab => \ProgCtr|ctrOutAux\(9),
	datac => \instRom|rom~52_combout\,
	datad => \instRom|rom~6_combout\,
	combout => \instRom|rom~53_combout\);

-- Location: LCCOMB_X14_Y7_N18
\ctrl|Selector7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|Selector7~6_combout\ = (!\instRom|rom~38_combout\ & (\ctrl|Selector7~4_combout\ & (\instRom|rom~53_combout\ & \instRom|rom~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~38_combout\,
	datab => \ctrl|Selector7~4_combout\,
	datac => \instRom|rom~53_combout\,
	datad => \instRom|rom~17_combout\,
	combout => \ctrl|Selector7~6_combout\);

-- Location: LCCOMB_X14_Y7_N8
\ctrl|Selector7~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|Selector7~5_combout\ = (\instRom|rom~53_combout\ & (\ctrl|Selector12~7_combout\ & \ctrl|Selector7~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instRom|rom~53_combout\,
	datac => \ctrl|Selector12~7_combout\,
	datad => \ctrl|Selector7~7_combout\,
	combout => \ctrl|Selector7~5_combout\);

-- Location: LCCOMB_X12_Y7_N12
\aluOp2[3]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[3]~162_combout\ = (!\instRom|rom~32_combout\ & (((!\instRom|rom~16_combout\) # (!\instRom|rom~29_combout\)) # (!\instRom|rom~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~6_combout\,
	datab => \instRom|rom~32_combout\,
	datac => \instRom|rom~29_combout\,
	datad => \instRom|rom~16_combout\,
	combout => \aluOp2[3]~162_combout\);

-- Location: LCCOMB_X12_Y10_N14
\aluOp2[3]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[3]~163_combout\ = (\instRom|rom~16_combout\ & ((\instRom|rom~28_combout\) # ((!\instRom|rom~23_combout\ & \instRom|rom~6_combout\)))) # (!\instRom|rom~16_combout\ & (\instRom|rom~28_combout\ & ((!\instRom|rom~6_combout\) # 
-- (!\instRom|rom~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~16_combout\,
	datab => \instRom|rom~23_combout\,
	datac => \instRom|rom~28_combout\,
	datad => \instRom|rom~6_combout\,
	combout => \aluOp2[3]~163_combout\);

-- Location: LCCOMB_X13_Y6_N24
\aluOp2[3]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[3]~164_combout\ = (\aluOp2[3]~162_combout\) # ((\instRom|rom~32_combout\ & (\instRom|rom~7_combout\ & \aluOp2[3]~163_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~32_combout\,
	datab => \instRom|rom~7_combout\,
	datac => \aluOp2[3]~162_combout\,
	datad => \aluOp2[3]~163_combout\,
	combout => \aluOp2[3]~164_combout\);

-- Location: LCCOMB_X14_Y7_N10
\aluOp2[3]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[3]~161_combout\ = (\instRom|rom~31_combout\ & (((\instRom|rom~23_combout\) # (!\instRom|rom~28_combout\)))) # (!\instRom|rom~31_combout\ & (\instRom|rom~28_combout\ & ((\instRom|rom~16_combout\) # (!\instRom|rom~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~16_combout\,
	datab => \instRom|rom~31_combout\,
	datac => \instRom|rom~28_combout\,
	datad => \instRom|rom~23_combout\,
	combout => \aluOp2[3]~161_combout\);

-- Location: LCCOMB_X14_Y7_N20
\aluOp2[3]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[3]~188_combout\ = (!\ProgCtr|ctrOutAux\(9) & (\instRom|rom~6_combout\ & (\instRom|rom~35_combout\ & \aluOp2[3]~161_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgCtr|ctrOutAux\(9),
	datab => \instRom|rom~6_combout\,
	datac => \instRom|rom~35_combout\,
	datad => \aluOp2[3]~161_combout\,
	combout => \aluOp2[3]~188_combout\);

-- Location: LCCOMB_X14_Y7_N12
\aluOp2[3]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[3]~167_combout\ = (\aluOp2[3]~164_combout\ & (!\aluOp2[3]~188_combout\ & ((\instRom|rom~32_combout\) # (!\instRom|rom~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~32_combout\,
	datab => \instRom|rom~29_combout\,
	datac => \aluOp2[3]~164_combout\,
	datad => \aluOp2[3]~188_combout\,
	combout => \aluOp2[3]~167_combout\);

-- Location: LCCOMB_X17_Y10_N24
\ctrl|Selector1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|Selector1~3_combout\ = (!\instRom|rom~38_combout\ & (\instRom|rom~52_combout\ & (!\ProgCtr|ctrOutAux\(4) & \instRom|rom~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~38_combout\,
	datab => \instRom|rom~52_combout\,
	datac => \ProgCtr|ctrOutAux\(4),
	datad => \instRom|rom~7_combout\,
	combout => \ctrl|Selector1~3_combout\);

-- Location: LCCOMB_X14_Y7_N16
\aluOp2[3]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[3]~169_combout\ = (\aluOp2[3]~188_combout\) # ((\instRom|rom~32_combout\ & \aluOp2[3]~164_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~32_combout\,
	datac => \aluOp2[3]~164_combout\,
	datad => \aluOp2[3]~188_combout\,
	combout => \aluOp2[3]~169_combout\);

-- Location: LCCOMB_X14_Y7_N14
\aluOp2[5]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[5]~183_combout\ = ((!\instRom|rom~6_combout\) # (!\instRom|rom~37_combout\)) # (!\instRom|rom~49_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~49_combout\,
	datab => \instRom|rom~37_combout\,
	datad => \instRom|rom~6_combout\,
	combout => \aluOp2[5]~183_combout\);

-- Location: LCCOMB_X14_Y7_N28
\aluOp2[3]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[3]~165_combout\ = (\aluOp2[3]~188_combout\) # (!\aluOp2[3]~164_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aluOp2[3]~164_combout\,
	datad => \aluOp2[3]~188_combout\,
	combout => \aluOp2[3]~165_combout\);

-- Location: LCCOMB_X14_Y7_N24
\aluOp2[5]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[5]~184_combout\ = (\aluOp2[3]~169_combout\ & (((!\aluOp2[3]~165_combout\) # (!\aluOp2[5]~183_combout\)))) # (!\aluOp2[3]~169_combout\ & (\ctrl|Selector1~3_combout\ & ((\aluOp2[3]~165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector1~3_combout\,
	datab => \aluOp2[3]~169_combout\,
	datac => \aluOp2[5]~183_combout\,
	datad => \aluOp2[3]~165_combout\,
	combout => \aluOp2[5]~184_combout\);

-- Location: LCCOMB_X13_Y7_N28
\aluOp2[5]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[5]~185_combout\ = (\aluOp2[3]~167_combout\ & ((\aluOp2[5]~184_combout\ & (\ctrl|Selector7~6_combout\)) # (!\aluOp2[5]~184_combout\ & ((\ctrl|Selector7~5_combout\))))) # (!\aluOp2[3]~167_combout\ & (((\aluOp2[5]~184_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector7~6_combout\,
	datab => \ctrl|Selector7~5_combout\,
	datac => \aluOp2[3]~167_combout\,
	datad => \aluOp2[5]~184_combout\,
	combout => \aluOp2[5]~185_combout\);

-- Location: LCCOMB_X13_Y6_N26
\aluOp2[3]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[3]~166_combout\ = \instRom|rom~32_combout\ $ (((!\instRom|rom~24_combout\ & \instRom|rom~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~32_combout\,
	datac => \instRom|rom~24_combout\,
	datad => \instRom|rom~29_combout\,
	combout => \aluOp2[3]~166_combout\);

-- Location: LCCOMB_X13_Y6_N2
\aluOp2[3]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[3]~189_combout\ = (\ctrl|WideOr8~0_combout\ & ((\aluOp2[3]~188_combout\) # ((!\aluOp2[3]~166_combout\) # (!\aluOp2[3]~164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[3]~188_combout\,
	datab => \aluOp2[3]~164_combout\,
	datac => \aluOp2[3]~166_combout\,
	datad => \ctrl|WideOr8~0_combout\,
	combout => \aluOp2[3]~189_combout\);

-- Location: FF_X17_Y7_N1
\regFile|regFile[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][5]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[2][0]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[2][5]~q\);

-- Location: LCCOMB_X16_Y7_N22
\regFile|regFile[0][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[0][5]~feeder_combout\ = \regFile|regFile[3][5]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][5]~27_combout\,
	combout => \regFile|regFile[0][5]~feeder_combout\);

-- Location: FF_X16_Y7_N23
\regFile|regFile[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[0][5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[0][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[0][5]~q\);

-- Location: LCCOMB_X16_Y7_N8
\regFile|regFile[1][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[1][5]~feeder_combout\ = \regFile|regFile[3][5]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][5]~27_combout\,
	combout => \regFile|regFile[1][5]~feeder_combout\);

-- Location: FF_X16_Y7_N9
\regFile|regFile[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[1][5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[1][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[1][5]~q\);

-- Location: LCCOMB_X16_Y7_N12
\aluOp2[5]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[5]~178_combout\ = (\ctrl|raddr2[1]~0_combout\ & (((\ctrl|raddr2[0]~1_combout\)))) # (!\ctrl|raddr2[1]~0_combout\ & ((\ctrl|raddr2[0]~1_combout\ & ((\regFile|regFile[1][5]~q\))) # (!\ctrl|raddr2[0]~1_combout\ & (\regFile|regFile[0][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[0][5]~q\,
	datab => \regFile|regFile[1][5]~q\,
	datac => \ctrl|raddr2[1]~0_combout\,
	datad => \ctrl|raddr2[0]~1_combout\,
	combout => \aluOp2[5]~178_combout\);

-- Location: LCCOMB_X16_Y7_N10
\aluOp2[5]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[5]~179_combout\ = (\ctrl|raddr2[1]~0_combout\ & ((\aluOp2[5]~178_combout\ & ((\regFile|regFile[3][5]~q\))) # (!\aluOp2[5]~178_combout\ & (\regFile|regFile[2][5]~q\)))) # (!\ctrl|raddr2[1]~0_combout\ & (((\aluOp2[5]~178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|raddr2[1]~0_combout\,
	datab => \regFile|regFile[2][5]~q\,
	datac => \regFile|regFile[3][5]~q\,
	datad => \aluOp2[5]~178_combout\,
	combout => \aluOp2[5]~179_combout\);

-- Location: FF_X12_Y8_N1
\regFile|regFile[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][5]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[5][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[5][5]~q\);

-- Location: FF_X12_Y8_N11
\regFile|regFile[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][5]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[7][0]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[7][5]~q\);

-- Location: LCCOMB_X16_Y8_N10
\regFile|regFile[6][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[6][5]~feeder_combout\ = \regFile|regFile[3][5]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regFile|regFile[3][5]~27_combout\,
	combout => \regFile|regFile[6][5]~feeder_combout\);

-- Location: FF_X16_Y8_N11
\regFile|regFile[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[6][5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[6][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[6][5]~q\);

-- Location: FF_X16_Y8_N17
\regFile|regFile[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][5]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[4][0]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[4][5]~q\);

-- Location: LCCOMB_X16_Y8_N14
\aluOp2[5]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[5]~180_combout\ = (\ctrl|raddr2[1]~0_combout\ & ((\regFile|regFile[6][5]~q\) # ((\ctrl|raddr2[0]~1_combout\)))) # (!\ctrl|raddr2[1]~0_combout\ & (((\regFile|regFile[4][5]~q\ & !\ctrl|raddr2[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[6][5]~q\,
	datab => \regFile|regFile[4][5]~q\,
	datac => \ctrl|raddr2[1]~0_combout\,
	datad => \ctrl|raddr2[0]~1_combout\,
	combout => \aluOp2[5]~180_combout\);

-- Location: LCCOMB_X12_Y8_N10
\aluOp2[5]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[5]~181_combout\ = (\ctrl|raddr2[0]~1_combout\ & ((\aluOp2[5]~180_combout\ & ((\regFile|regFile[7][5]~q\))) # (!\aluOp2[5]~180_combout\ & (\regFile|regFile[5][5]~q\)))) # (!\ctrl|raddr2[0]~1_combout\ & (((\aluOp2[5]~180_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|raddr2[0]~1_combout\,
	datab => \regFile|regFile[5][5]~q\,
	datac => \regFile|regFile[7][5]~q\,
	datad => \aluOp2[5]~180_combout\,
	combout => \aluOp2[5]~181_combout\);

-- Location: LCCOMB_X13_Y7_N6
\aluOp2[5]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[5]~182_combout\ = (\aluOp2[0]~5_combout\ & ((\aluOp2[5]~179_combout\) # ((\aluOp2[5]~181_combout\ & \aluOp2[0]~9_combout\)))) # (!\aluOp2[0]~5_combout\ & (((\aluOp2[5]~181_combout\ & \aluOp2[0]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[0]~5_combout\,
	datab => \aluOp2[5]~179_combout\,
	datac => \aluOp2[5]~181_combout\,
	datad => \aluOp2[0]~9_combout\,
	combout => \aluOp2[5]~182_combout\);

-- Location: LCCOMB_X13_Y7_N30
\aluOp2[5]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[5]~186_combout\ = (\aluOp2[5]~182_combout\) # ((\aluOp2[5]~185_combout\ & \aluOp2[3]~189_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aluOp2[5]~185_combout\,
	datac => \aluOp2[3]~189_combout\,
	datad => \aluOp2[5]~182_combout\,
	combout => \aluOp2[5]~186_combout\);

-- Location: LCCOMB_X16_Y6_N0
\regFile|regFile[3][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][13]~feeder_combout\ = \regFile|regFile[3][13]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][13]~19_combout\,
	combout => \regFile|regFile[3][13]~feeder_combout\);

-- Location: FF_X18_Y12_N29
\regFile|regFile[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[3][14]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[7][0]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[7][14]~q\);

-- Location: FF_X18_Y10_N17
\regFile|regFile[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][14]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[5][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[5][14]~q\);

-- Location: FF_X18_Y13_N9
\regFile|regFile[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][14]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[6][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[6][14]~q\);

-- Location: FF_X18_Y10_N11
\regFile|regFile[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][14]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[4][0]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[4][14]~q\);

-- Location: LCCOMB_X18_Y10_N10
\aluOp2[14]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[14]~122_combout\ = (\ctrl|raddr2[1]~0_combout\ & ((\regFile|regFile[6][14]~q\) # ((\ctrl|raddr2[0]~1_combout\)))) # (!\ctrl|raddr2[1]~0_combout\ & (((\regFile|regFile[4][14]~q\ & !\ctrl|raddr2[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[6][14]~q\,
	datab => \ctrl|raddr2[1]~0_combout\,
	datac => \regFile|regFile[4][14]~q\,
	datad => \ctrl|raddr2[0]~1_combout\,
	combout => \aluOp2[14]~122_combout\);

-- Location: LCCOMB_X18_Y10_N16
\aluOp2[14]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[14]~123_combout\ = (\ctrl|raddr2[0]~1_combout\ & ((\aluOp2[14]~122_combout\ & (\regFile|regFile[7][14]~q\)) # (!\aluOp2[14]~122_combout\ & ((\regFile|regFile[5][14]~q\))))) # (!\ctrl|raddr2[0]~1_combout\ & (((\aluOp2[14]~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|raddr2[0]~1_combout\,
	datab => \regFile|regFile[7][14]~q\,
	datac => \regFile|regFile[5][14]~q\,
	datad => \aluOp2[14]~122_combout\,
	combout => \aluOp2[14]~123_combout\);

-- Location: FF_X19_Y10_N27
\regFile|regFile[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][14]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[2][0]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[2][14]~q\);

-- Location: FF_X19_Y10_N29
\regFile|regFile[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][14]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[0][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[0][14]~q\);

-- Location: LCCOMB_X11_Y8_N4
\regFile|regFile[1][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[1][14]~feeder_combout\ = \regFile|regFile[3][14]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][14]~18_combout\,
	combout => \regFile|regFile[1][14]~feeder_combout\);

-- Location: FF_X11_Y8_N5
\regFile|regFile[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[1][14]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[1][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[1][14]~q\);

-- Location: LCCOMB_X19_Y10_N28
\aluOp2[14]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[14]~120_combout\ = (\ctrl|raddr2[0]~1_combout\ & ((\ctrl|raddr2[1]~0_combout\) # ((\regFile|regFile[1][14]~q\)))) # (!\ctrl|raddr2[0]~1_combout\ & (!\ctrl|raddr2[1]~0_combout\ & (\regFile|regFile[0][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|raddr2[0]~1_combout\,
	datab => \ctrl|raddr2[1]~0_combout\,
	datac => \regFile|regFile[0][14]~q\,
	datad => \regFile|regFile[1][14]~q\,
	combout => \aluOp2[14]~120_combout\);

-- Location: LCCOMB_X19_Y10_N18
\aluOp2[14]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[14]~121_combout\ = (\ctrl|raddr2[1]~0_combout\ & ((\aluOp2[14]~120_combout\ & (\regFile|regFile[3][14]~q\)) # (!\aluOp2[14]~120_combout\ & ((\regFile|regFile[2][14]~q\))))) # (!\ctrl|raddr2[1]~0_combout\ & (((\aluOp2[14]~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[3][14]~q\,
	datab => \ctrl|raddr2[1]~0_combout\,
	datac => \regFile|regFile[2][14]~q\,
	datad => \aluOp2[14]~120_combout\,
	combout => \aluOp2[14]~121_combout\);

-- Location: LCCOMB_X19_Y10_N0
\aluOp2[14]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[14]~124_combout\ = (\aluOp2[0]~9_combout\ & ((\aluOp2[14]~123_combout\) # ((\aluOp2[0]~5_combout\ & \aluOp2[14]~121_combout\)))) # (!\aluOp2[0]~9_combout\ & (\aluOp2[0]~5_combout\ & ((\aluOp2[14]~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[0]~9_combout\,
	datab => \aluOp2[0]~5_combout\,
	datac => \aluOp2[14]~123_combout\,
	datad => \aluOp2[14]~121_combout\,
	combout => \aluOp2[14]~124_combout\);

-- Location: LCCOMB_X16_Y6_N24
\regFile|regFile[5][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[5][0]~feeder_combout\ = \regFile|regFile[3][0]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][0]~31_combout\,
	combout => \regFile|regFile[5][0]~feeder_combout\);

-- Location: FF_X16_Y6_N25
\regFile|regFile[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[5][0]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[5][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[5][0]~q\);

-- Location: FF_X17_Y6_N25
\regFile|regFile[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[3][0]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[4][0]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[4][0]~q\);

-- Location: FF_X14_Y10_N29
\regFile|regFile[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][0]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[6][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[6][0]~q\);

-- Location: LCCOMB_X14_Y10_N28
\regFile|Mux63~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux63~2_combout\ = (\ctrl|raddr2[0]~1_combout\ & (((\ctrl|raddr2[1]~0_combout\)))) # (!\ctrl|raddr2[0]~1_combout\ & ((\ctrl|raddr2[1]~0_combout\ & ((\regFile|regFile[6][0]~q\))) # (!\ctrl|raddr2[1]~0_combout\ & (\regFile|regFile[4][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|raddr2[0]~1_combout\,
	datab => \regFile|regFile[4][0]~q\,
	datac => \regFile|regFile[6][0]~q\,
	datad => \ctrl|raddr2[1]~0_combout\,
	combout => \regFile|Mux63~2_combout\);

-- Location: LCCOMB_X14_Y10_N18
\regFile|Mux63~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux63~3_combout\ = (\ctrl|raddr2[0]~1_combout\ & ((\regFile|Mux63~2_combout\ & ((\regFile|regFile[7][0]~q\))) # (!\regFile|Mux63~2_combout\ & (\regFile|regFile[5][0]~q\)))) # (!\ctrl|raddr2[0]~1_combout\ & (((\regFile|Mux63~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[5][0]~q\,
	datab => \regFile|regFile[7][0]~q\,
	datac => \ctrl|raddr2[0]~1_combout\,
	datad => \regFile|Mux63~2_combout\,
	combout => \regFile|Mux63~3_combout\);

-- Location: FF_X13_Y6_N5
\regFile|regFile[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][0]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[2][0]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[2][0]~q\);

-- Location: FF_X13_Y6_N11
\regFile|regFile[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][0]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[0][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[0][0]~q\);

-- Location: FF_X12_Y6_N23
\regFile|regFile[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][0]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[1][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[1][0]~q\);

-- Location: LCCOMB_X13_Y6_N10
\regFile|Mux63~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux63~0_combout\ = (\ctrl|raddr2[0]~1_combout\ & ((\ctrl|raddr2[1]~0_combout\) # ((\regFile|regFile[1][0]~q\)))) # (!\ctrl|raddr2[0]~1_combout\ & (!\ctrl|raddr2[1]~0_combout\ & (\regFile|regFile[0][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|raddr2[0]~1_combout\,
	datab => \ctrl|raddr2[1]~0_combout\,
	datac => \regFile|regFile[0][0]~q\,
	datad => \regFile|regFile[1][0]~q\,
	combout => \regFile|Mux63~0_combout\);

-- Location: LCCOMB_X13_Y6_N4
\regFile|Mux63~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux63~1_combout\ = (\ctrl|raddr2[1]~0_combout\ & ((\regFile|Mux63~0_combout\ & (\regFile|regFile[3][0]~q\)) # (!\regFile|Mux63~0_combout\ & ((\regFile|regFile[2][0]~q\))))) # (!\ctrl|raddr2[1]~0_combout\ & (((\regFile|Mux63~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[3][0]~q\,
	datab => \ctrl|raddr2[1]~0_combout\,
	datac => \regFile|regFile[2][0]~q\,
	datad => \regFile|Mux63~0_combout\,
	combout => \regFile|Mux63~1_combout\);

-- Location: LCCOMB_X13_Y6_N8
\ctrl|Selector12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|Selector12~4_combout\ = (\instRom|rom~32_combout\) # ((!\ProgCtr|ctrOutAux\(9) & (\instRom|rom~29_combout\ & \aluOp2[6]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~32_combout\,
	datab => \ProgCtr|ctrOutAux\(9),
	datac => \instRom|rom~29_combout\,
	datad => \aluOp2[6]~11_combout\,
	combout => \ctrl|Selector12~4_combout\);

-- Location: LCCOMB_X13_Y6_N14
\ctrl|Selector12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|Selector12~3_combout\ = (\ProgCtr|ctrOutAux\(9) & (!\instRom|rom~32_combout\)) # (!\ProgCtr|ctrOutAux\(9) & (\instRom|rom~29_combout\ & ((\instRom|rom~32_combout\) # (!\aluOp2[6]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~32_combout\,
	datab => \ProgCtr|ctrOutAux\(9),
	datac => \instRom|rom~29_combout\,
	datad => \aluOp2[6]~11_combout\,
	combout => \ctrl|Selector12~3_combout\);

-- Location: LCCOMB_X13_Y6_N20
\instRom|rom~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \instRom|rom~48_combout\ = (\ProgCtr|ctrOutAux\(1) & ((\ProgCtr|ctrOutAux\(2) & ((\ProgCtr|ctrOutAux\(0)) # (!\ProgCtr|ctrOutAux\(3)))) # (!\ProgCtr|ctrOutAux\(2) & (!\ProgCtr|ctrOutAux\(3) & \ProgCtr|ctrOutAux\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgCtr|ctrOutAux\(1),
	datab => \ProgCtr|ctrOutAux\(2),
	datac => \ProgCtr|ctrOutAux\(3),
	datad => \ProgCtr|ctrOutAux\(0),
	combout => \instRom|rom~48_combout\);

-- Location: LCCOMB_X13_Y6_N22
\ctrl|Selector12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|Selector12~1_combout\ = (\instRom|rom~6_combout\ & ((\instRom|rom~32_combout\) # ((!\ProgCtr|ctrOutAux\(4) & \instRom|rom~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~32_combout\,
	datab => \ProgCtr|ctrOutAux\(4),
	datac => \instRom|rom~6_combout\,
	datad => \instRom|rom~48_combout\,
	combout => \ctrl|Selector12~1_combout\);

-- Location: LCCOMB_X13_Y6_N16
\ctrl|Selector12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|Selector12~2_combout\ = (\ctrl|Selector12~1_combout\ & ((\instRom|rom~29_combout\ & ((!\instRom|rom~23_combout\))) # (!\instRom|rom~29_combout\ & ((\instRom|rom~23_combout\) # (!\instRom|rom~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~29_combout\,
	datab => \instRom|rom~17_combout\,
	datac => \ctrl|Selector12~1_combout\,
	datad => \instRom|rom~23_combout\,
	combout => \ctrl|Selector12~2_combout\);

-- Location: LCCOMB_X13_Y6_N6
\ctrl|Selector12~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|Selector12~5_combout\ = (\ctrl|Selector12~4_combout\ & (\instRom|rom~47_combout\ & ((!\ctrl|Selector12~2_combout\) # (!\ctrl|Selector12~3_combout\)))) # (!\ctrl|Selector12~4_combout\ & (((!\ctrl|Selector12~3_combout\ & 
-- \ctrl|Selector12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~47_combout\,
	datab => \ctrl|Selector12~4_combout\,
	datac => \ctrl|Selector12~3_combout\,
	datad => \ctrl|Selector12~2_combout\,
	combout => \ctrl|Selector12~5_combout\);

-- Location: LCCOMB_X13_Y6_N28
\ctrl|Selector12~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|Selector12~6_combout\ = (\instRom|rom~6_combout\ & (!\ProgCtr|ctrOutAux\(4) & (!\ProgCtr|ctrOutAux\(9) & \instRom|rom~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~6_combout\,
	datab => \ProgCtr|ctrOutAux\(4),
	datac => \ProgCtr|ctrOutAux\(9),
	datad => \instRom|rom~48_combout\,
	combout => \ctrl|Selector12~6_combout\);

-- Location: LCCOMB_X13_Y6_N30
\aluOp2[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[0]~12_combout\ = (\instRom|rom~38_combout\ & (\ctrl|Selector12~5_combout\)) # (!\instRom|rom~38_combout\ & (((\ctrl|Selector12~0_combout\ & \ctrl|Selector12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector12~5_combout\,
	datab => \ctrl|Selector12~0_combout\,
	datac => \instRom|rom~38_combout\,
	datad => \ctrl|Selector12~6_combout\,
	combout => \aluOp2[0]~12_combout\);

-- Location: LCCOMB_X13_Y6_N12
\aluOp2[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[0]~13_combout\ = (\aluOp2[0]~5_combout\ & ((\regFile|Mux63~1_combout\) # ((\aluOp2[0]~12_combout\ & \ctrl|WideOr8~0_combout\)))) # (!\aluOp2[0]~5_combout\ & (((\aluOp2[0]~12_combout\ & \ctrl|WideOr8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[0]~5_combout\,
	datab => \regFile|Mux63~1_combout\,
	datac => \aluOp2[0]~12_combout\,
	datad => \ctrl|WideOr8~0_combout\,
	combout => \aluOp2[0]~13_combout\);

-- Location: LCCOMB_X13_Y6_N18
\aluOp2[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[0]~14_combout\ = (\aluOp2[0]~13_combout\) # ((\regFile|Mux63~3_combout\ & \aluOp2[0]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regFile|Mux63~3_combout\,
	datac => \aluOp2[0]~9_combout\,
	datad => \aluOp2[0]~13_combout\,
	combout => \aluOp2[0]~14_combout\);

-- Location: LCCOMB_X19_Y9_N20
\regFile|regFile[3][1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][1]~0_combout\ = (\ctrl|ld~2_combout\ & (\ram|ram_rtl_0|auto_generated|ram_block1a1\)) # (!\ctrl|ld~2_combout\ & ((\ALU|Mux30~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|ld~2_combout\,
	datab => \ram|ram_rtl_0|auto_generated|ram_block1a1\,
	datad => \ALU|Mux30~7_combout\,
	combout => \regFile|regFile[3][1]~0_combout\);

-- Location: FF_X10_Y9_N13
\regFile|regFile[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][1]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[7][0]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[7][1]~q\);

-- Location: LCCOMB_X19_Y9_N30
\regFile|regFile[6][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[6][1]~feeder_combout\ = \regFile|regFile[3][1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][1]~0_combout\,
	combout => \regFile|regFile[6][1]~feeder_combout\);

-- Location: FF_X19_Y9_N31
\regFile|regFile[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[6][1]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[6][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[6][1]~q\);

-- Location: FF_X19_Y9_N29
\regFile|regFile[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][1]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[4][0]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[4][1]~q\);

-- Location: LCCOMB_X19_Y9_N26
\regFile|Mux62~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux62~2_combout\ = (\ctrl|raddr2[1]~0_combout\ & ((\regFile|regFile[6][1]~q\) # ((\ctrl|raddr2[0]~1_combout\)))) # (!\ctrl|raddr2[1]~0_combout\ & (((\regFile|regFile[4][1]~q\ & !\ctrl|raddr2[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[6][1]~q\,
	datab => \regFile|regFile[4][1]~q\,
	datac => \ctrl|raddr2[1]~0_combout\,
	datad => \ctrl|raddr2[0]~1_combout\,
	combout => \regFile|Mux62~2_combout\);

-- Location: FF_X10_Y9_N29
\regFile|regFile[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][1]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[5][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[5][1]~q\);

-- Location: LCCOMB_X10_Y9_N26
\regFile|Mux62~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux62~3_combout\ = (\ctrl|raddr2[0]~1_combout\ & ((\regFile|Mux62~2_combout\ & (\regFile|regFile[7][1]~q\)) # (!\regFile|Mux62~2_combout\ & ((\regFile|regFile[5][1]~q\))))) # (!\ctrl|raddr2[0]~1_combout\ & (((\regFile|Mux62~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[7][1]~q\,
	datab => \ctrl|raddr2[0]~1_combout\,
	datac => \regFile|Mux62~2_combout\,
	datad => \regFile|regFile[5][1]~q\,
	combout => \regFile|Mux62~3_combout\);

-- Location: LCCOMB_X14_Y11_N12
\aluOp2[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[1]~7_combout\ = (!\ProgCtr|ctrOutAux\(4) & (\instRom|rom~6_combout\ & (!\ProgCtr|ctrOutAux\(9) & \aluOp2[1]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgCtr|ctrOutAux\(4),
	datab => \instRom|rom~6_combout\,
	datac => \ProgCtr|ctrOutAux\(9),
	datad => \aluOp2[1]~4_combout\,
	combout => \aluOp2[1]~7_combout\);

-- Location: LCCOMB_X21_Y9_N20
\regFile|regFile[3][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][1]~feeder_combout\ = \regFile|regFile[3][1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][1]~0_combout\,
	combout => \regFile|regFile[3][1]~feeder_combout\);

-- Location: FF_X11_Y9_N13
\regFile|regFile[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][2]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[5][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[5][2]~q\);

-- Location: FF_X11_Y9_N21
\regFile|regFile[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][2]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[7][0]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[7][2]~q\);

-- Location: FF_X18_Y10_N13
\regFile|regFile[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[3][2]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[4][0]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[4][2]~q\);

-- Location: FF_X10_Y10_N3
\regFile|regFile[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][2]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[6][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[6][2]~q\);

-- Location: LCCOMB_X10_Y10_N12
\regFile|Mux61~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux61~2_combout\ = (\ctrl|raddr2[1]~0_combout\ & (((\regFile|regFile[6][2]~q\) # (\ctrl|raddr2[0]~1_combout\)))) # (!\ctrl|raddr2[1]~0_combout\ & (\regFile|regFile[4][2]~q\ & ((!\ctrl|raddr2[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[4][2]~q\,
	datab => \regFile|regFile[6][2]~q\,
	datac => \ctrl|raddr2[1]~0_combout\,
	datad => \ctrl|raddr2[0]~1_combout\,
	combout => \regFile|Mux61~2_combout\);

-- Location: LCCOMB_X11_Y9_N20
\regFile|Mux61~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux61~3_combout\ = (\ctrl|raddr2[0]~1_combout\ & ((\regFile|Mux61~2_combout\ & ((\regFile|regFile[7][2]~q\))) # (!\regFile|Mux61~2_combout\ & (\regFile|regFile[5][2]~q\)))) # (!\ctrl|raddr2[0]~1_combout\ & (((\regFile|Mux61~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[5][2]~q\,
	datab => \ctrl|raddr2[0]~1_combout\,
	datac => \regFile|regFile[7][2]~q\,
	datad => \regFile|Mux61~2_combout\,
	combout => \regFile|Mux61~3_combout\);

-- Location: LCCOMB_X12_Y14_N16
\regFile|Mux61~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux61~0_combout\ = (\ctrl|raddr2[1]~0_combout\ & (((\ctrl|raddr2[0]~1_combout\)))) # (!\ctrl|raddr2[1]~0_combout\ & ((\ctrl|raddr2[0]~1_combout\ & ((\regFile|regFile[1][2]~q\))) # (!\ctrl|raddr2[0]~1_combout\ & (\regFile|regFile[0][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[0][2]~q\,
	datab => \regFile|regFile[1][2]~q\,
	datac => \ctrl|raddr2[1]~0_combout\,
	datad => \ctrl|raddr2[0]~1_combout\,
	combout => \regFile|Mux61~0_combout\);

-- Location: LCCOMB_X12_Y14_N30
\regFile|Mux61~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux61~1_combout\ = (\ctrl|raddr2[1]~0_combout\ & ((\regFile|Mux61~0_combout\ & (\regFile|regFile[3][2]~q\)) # (!\regFile|Mux61~0_combout\ & ((\regFile|regFile[2][2]~q\))))) # (!\ctrl|raddr2[1]~0_combout\ & (((\regFile|Mux61~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[3][2]~q\,
	datab => \regFile|regFile[2][2]~q\,
	datac => \ctrl|raddr2[1]~0_combout\,
	datad => \regFile|Mux61~0_combout\,
	combout => \regFile|Mux61~1_combout\);

-- Location: LCCOMB_X11_Y9_N16
\regFile|Mux61~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux61~4_combout\ = (\aluOp2[0]~9_combout\ & ((\regFile|Mux61~3_combout\) # ((\aluOp2[0]~5_combout\ & \regFile|Mux61~1_combout\)))) # (!\aluOp2[0]~9_combout\ & (((\aluOp2[0]~5_combout\ & \regFile|Mux61~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[0]~9_combout\,
	datab => \regFile|Mux61~3_combout\,
	datac => \aluOp2[0]~5_combout\,
	datad => \regFile|Mux61~1_combout\,
	combout => \regFile|Mux61~4_combout\);

-- Location: FF_X11_Y14_N5
\regFile|regFile[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][3]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[1][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[1][3]~q\);

-- Location: LCCOMB_X10_Y8_N30
\aluOp2[3]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[3]~156_combout\ = (\ctrl|raddr2[0]~1_combout\ & ((\regFile|regFile[1][3]~q\) # ((\ctrl|raddr2[1]~0_combout\)))) # (!\ctrl|raddr2[0]~1_combout\ & (((\regFile|regFile[0][3]~q\ & !\ctrl|raddr2[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[1][3]~q\,
	datab => \regFile|regFile[0][3]~q\,
	datac => \ctrl|raddr2[0]~1_combout\,
	datad => \ctrl|raddr2[1]~0_combout\,
	combout => \aluOp2[3]~156_combout\);

-- Location: LCCOMB_X13_Y8_N20
\regFile|regFile[2][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[2][3]~feeder_combout\ = \regFile|regFile[3][3]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][3]~29_combout\,
	combout => \regFile|regFile[2][3]~feeder_combout\);

-- Location: FF_X13_Y8_N21
\regFile|regFile[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[2][3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[2][0]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[2][3]~q\);

-- Location: LCCOMB_X9_Y8_N0
\regFile|regFile[3][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][3]~feeder_combout\ = \regFile|regFile[3][3]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][3]~29_combout\,
	combout => \regFile|regFile[3][3]~feeder_combout\);

-- Location: DSPMULT_X20_Y14_N0
\ALU|Mult0|auto_generated|mac_mult3\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \ALU|Mult0|auto_generated|mac_mult3_DATAA_bus\,
	datab => \ALU|Mult0|auto_generated|mac_mult3_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y14_N2
\ALU|Mult0|auto_generated|mac_out4\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out4_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\);

-- Location: DSPMULT_X20_Y11_N0
\ALU|Mult0|auto_generated|mac_mult5\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \ALU|Mult0|auto_generated|mac_mult5_DATAA_bus\,
	datab => \ALU|Mult0|auto_generated|mac_mult5_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y11_N2
\ALU|Mult0|auto_generated|mac_out6\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out6_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\);

-- Location: LCCOMB_X21_Y15_N16
\ALU|Mult0|auto_generated|add9_result[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|add9_result[0]~0_combout\ = (\ALU|Mult0|auto_generated|mac_out6~dataout\ & (\ALU|Mult0|auto_generated|mac_out4~dataout\ $ (VCC))) # (!\ALU|Mult0|auto_generated|mac_out6~dataout\ & (\ALU|Mult0|auto_generated|mac_out4~dataout\ & 
-- VCC))
-- \ALU|Mult0|auto_generated|add9_result[0]~1\ = CARRY((\ALU|Mult0|auto_generated|mac_out6~dataout\ & \ALU|Mult0|auto_generated|mac_out4~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out6~dataout\,
	datab => \ALU|Mult0|auto_generated|mac_out4~dataout\,
	datad => VCC,
	combout => \ALU|Mult0|auto_generated|add9_result[0]~0_combout\,
	cout => \ALU|Mult0|auto_generated|add9_result[0]~1\);

-- Location: LCCOMB_X21_Y15_N18
\ALU|Mult0|auto_generated|add9_result[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|add9_result[1]~2_combout\ = (\ALU|Mult0|auto_generated|mac_out4~DATAOUT1\ & ((\ALU|Mult0|auto_generated|mac_out6~DATAOUT1\ & (\ALU|Mult0|auto_generated|add9_result[0]~1\ & VCC)) # (!\ALU|Mult0|auto_generated|mac_out6~DATAOUT1\ & 
-- (!\ALU|Mult0|auto_generated|add9_result[0]~1\)))) # (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT1\ & ((\ALU|Mult0|auto_generated|mac_out6~DATAOUT1\ & (!\ALU|Mult0|auto_generated|add9_result[0]~1\)) # (!\ALU|Mult0|auto_generated|mac_out6~DATAOUT1\ & 
-- ((\ALU|Mult0|auto_generated|add9_result[0]~1\) # (GND)))))
-- \ALU|Mult0|auto_generated|add9_result[1]~3\ = CARRY((\ALU|Mult0|auto_generated|mac_out4~DATAOUT1\ & (!\ALU|Mult0|auto_generated|mac_out6~DATAOUT1\ & !\ALU|Mult0|auto_generated|add9_result[0]~1\)) # (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT1\ & 
-- ((!\ALU|Mult0|auto_generated|add9_result[0]~1\) # (!\ALU|Mult0|auto_generated|mac_out6~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out4~DATAOUT1\,
	datab => \ALU|Mult0|auto_generated|mac_out6~DATAOUT1\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|add9_result[0]~1\,
	combout => \ALU|Mult0|auto_generated|add9_result[1]~2_combout\,
	cout => \ALU|Mult0|auto_generated|add9_result[1]~3\);

-- Location: LCCOMB_X21_Y15_N20
\ALU|Mult0|auto_generated|add9_result[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|add9_result[2]~4_combout\ = ((\ALU|Mult0|auto_generated|mac_out4~DATAOUT2\ $ (\ALU|Mult0|auto_generated|mac_out6~DATAOUT2\ $ (!\ALU|Mult0|auto_generated|add9_result[1]~3\)))) # (GND)
-- \ALU|Mult0|auto_generated|add9_result[2]~5\ = CARRY((\ALU|Mult0|auto_generated|mac_out4~DATAOUT2\ & ((\ALU|Mult0|auto_generated|mac_out6~DATAOUT2\) # (!\ALU|Mult0|auto_generated|add9_result[1]~3\))) # (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT2\ & 
-- (\ALU|Mult0|auto_generated|mac_out6~DATAOUT2\ & !\ALU|Mult0|auto_generated|add9_result[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out4~DATAOUT2\,
	datab => \ALU|Mult0|auto_generated|mac_out6~DATAOUT2\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|add9_result[1]~3\,
	combout => \ALU|Mult0|auto_generated|add9_result[2]~4_combout\,
	cout => \ALU|Mult0|auto_generated|add9_result[2]~5\);

-- Location: LCCOMB_X21_Y15_N22
\ALU|Mult0|auto_generated|add9_result[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|add9_result[3]~6_combout\ = (\ALU|Mult0|auto_generated|mac_out6~DATAOUT3\ & ((\ALU|Mult0|auto_generated|mac_out4~DATAOUT3\ & (\ALU|Mult0|auto_generated|add9_result[2]~5\ & VCC)) # (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT3\ & 
-- (!\ALU|Mult0|auto_generated|add9_result[2]~5\)))) # (!\ALU|Mult0|auto_generated|mac_out6~DATAOUT3\ & ((\ALU|Mult0|auto_generated|mac_out4~DATAOUT3\ & (!\ALU|Mult0|auto_generated|add9_result[2]~5\)) # (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT3\ & 
-- ((\ALU|Mult0|auto_generated|add9_result[2]~5\) # (GND)))))
-- \ALU|Mult0|auto_generated|add9_result[3]~7\ = CARRY((\ALU|Mult0|auto_generated|mac_out6~DATAOUT3\ & (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT3\ & !\ALU|Mult0|auto_generated|add9_result[2]~5\)) # (!\ALU|Mult0|auto_generated|mac_out6~DATAOUT3\ & 
-- ((!\ALU|Mult0|auto_generated|add9_result[2]~5\) # (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out6~DATAOUT3\,
	datab => \ALU|Mult0|auto_generated|mac_out4~DATAOUT3\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|add9_result[2]~5\,
	combout => \ALU|Mult0|auto_generated|add9_result[3]~6_combout\,
	cout => \ALU|Mult0|auto_generated|add9_result[3]~7\);

-- Location: LCCOMB_X21_Y15_N24
\ALU|Mult0|auto_generated|add9_result[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|add9_result[4]~8_combout\ = ((\ALU|Mult0|auto_generated|mac_out4~DATAOUT4\ $ (\ALU|Mult0|auto_generated|mac_out6~DATAOUT4\ $ (!\ALU|Mult0|auto_generated|add9_result[3]~7\)))) # (GND)
-- \ALU|Mult0|auto_generated|add9_result[4]~9\ = CARRY((\ALU|Mult0|auto_generated|mac_out4~DATAOUT4\ & ((\ALU|Mult0|auto_generated|mac_out6~DATAOUT4\) # (!\ALU|Mult0|auto_generated|add9_result[3]~7\))) # (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT4\ & 
-- (\ALU|Mult0|auto_generated|mac_out6~DATAOUT4\ & !\ALU|Mult0|auto_generated|add9_result[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out4~DATAOUT4\,
	datab => \ALU|Mult0|auto_generated|mac_out6~DATAOUT4\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|add9_result[3]~7\,
	combout => \ALU|Mult0|auto_generated|add9_result[4]~8_combout\,
	cout => \ALU|Mult0|auto_generated|add9_result[4]~9\);

-- Location: LCCOMB_X21_Y15_N26
\ALU|Mult0|auto_generated|add9_result[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|add9_result[5]~10_combout\ = (\ALU|Mult0|auto_generated|mac_out4~DATAOUT5\ & ((\ALU|Mult0|auto_generated|mac_out6~DATAOUT5\ & (\ALU|Mult0|auto_generated|add9_result[4]~9\ & VCC)) # (!\ALU|Mult0|auto_generated|mac_out6~DATAOUT5\ & 
-- (!\ALU|Mult0|auto_generated|add9_result[4]~9\)))) # (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT5\ & ((\ALU|Mult0|auto_generated|mac_out6~DATAOUT5\ & (!\ALU|Mult0|auto_generated|add9_result[4]~9\)) # (!\ALU|Mult0|auto_generated|mac_out6~DATAOUT5\ & 
-- ((\ALU|Mult0|auto_generated|add9_result[4]~9\) # (GND)))))
-- \ALU|Mult0|auto_generated|add9_result[5]~11\ = CARRY((\ALU|Mult0|auto_generated|mac_out4~DATAOUT5\ & (!\ALU|Mult0|auto_generated|mac_out6~DATAOUT5\ & !\ALU|Mult0|auto_generated|add9_result[4]~9\)) # (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT5\ & 
-- ((!\ALU|Mult0|auto_generated|add9_result[4]~9\) # (!\ALU|Mult0|auto_generated|mac_out6~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out4~DATAOUT5\,
	datab => \ALU|Mult0|auto_generated|mac_out6~DATAOUT5\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|add9_result[4]~9\,
	combout => \ALU|Mult0|auto_generated|add9_result[5]~10_combout\,
	cout => \ALU|Mult0|auto_generated|add9_result[5]~11\);

-- Location: LCCOMB_X21_Y15_N28
\ALU|Mult0|auto_generated|add9_result[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|add9_result[6]~12_combout\ = ((\ALU|Mult0|auto_generated|mac_out4~DATAOUT6\ $ (\ALU|Mult0|auto_generated|mac_out6~DATAOUT6\ $ (!\ALU|Mult0|auto_generated|add9_result[5]~11\)))) # (GND)
-- \ALU|Mult0|auto_generated|add9_result[6]~13\ = CARRY((\ALU|Mult0|auto_generated|mac_out4~DATAOUT6\ & ((\ALU|Mult0|auto_generated|mac_out6~DATAOUT6\) # (!\ALU|Mult0|auto_generated|add9_result[5]~11\))) # (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT6\ & 
-- (\ALU|Mult0|auto_generated|mac_out6~DATAOUT6\ & !\ALU|Mult0|auto_generated|add9_result[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out4~DATAOUT6\,
	datab => \ALU|Mult0|auto_generated|mac_out6~DATAOUT6\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|add9_result[5]~11\,
	combout => \ALU|Mult0|auto_generated|add9_result[6]~12_combout\,
	cout => \ALU|Mult0|auto_generated|add9_result[6]~13\);

-- Location: LCCOMB_X21_Y15_N30
\ALU|Mult0|auto_generated|add9_result[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|add9_result[7]~14_combout\ = (\ALU|Mult0|auto_generated|mac_out6~DATAOUT7\ & ((\ALU|Mult0|auto_generated|mac_out4~DATAOUT7\ & (\ALU|Mult0|auto_generated|add9_result[6]~13\ & VCC)) # (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT7\ 
-- & (!\ALU|Mult0|auto_generated|add9_result[6]~13\)))) # (!\ALU|Mult0|auto_generated|mac_out6~DATAOUT7\ & ((\ALU|Mult0|auto_generated|mac_out4~DATAOUT7\ & (!\ALU|Mult0|auto_generated|add9_result[6]~13\)) # (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT7\ & 
-- ((\ALU|Mult0|auto_generated|add9_result[6]~13\) # (GND)))))
-- \ALU|Mult0|auto_generated|add9_result[7]~15\ = CARRY((\ALU|Mult0|auto_generated|mac_out6~DATAOUT7\ & (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT7\ & !\ALU|Mult0|auto_generated|add9_result[6]~13\)) # (!\ALU|Mult0|auto_generated|mac_out6~DATAOUT7\ & 
-- ((!\ALU|Mult0|auto_generated|add9_result[6]~13\) # (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out6~DATAOUT7\,
	datab => \ALU|Mult0|auto_generated|mac_out4~DATAOUT7\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|add9_result[6]~13\,
	combout => \ALU|Mult0|auto_generated|add9_result[7]~14_combout\,
	cout => \ALU|Mult0|auto_generated|add9_result[7]~15\);

-- Location: LCCOMB_X21_Y14_N0
\ALU|Mult0|auto_generated|add9_result[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|add9_result[8]~16_combout\ = ((\ALU|Mult0|auto_generated|mac_out4~DATAOUT8\ $ (\ALU|Mult0|auto_generated|mac_out6~DATAOUT8\ $ (!\ALU|Mult0|auto_generated|add9_result[7]~15\)))) # (GND)
-- \ALU|Mult0|auto_generated|add9_result[8]~17\ = CARRY((\ALU|Mult0|auto_generated|mac_out4~DATAOUT8\ & ((\ALU|Mult0|auto_generated|mac_out6~DATAOUT8\) # (!\ALU|Mult0|auto_generated|add9_result[7]~15\))) # (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT8\ & 
-- (\ALU|Mult0|auto_generated|mac_out6~DATAOUT8\ & !\ALU|Mult0|auto_generated|add9_result[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out4~DATAOUT8\,
	datab => \ALU|Mult0|auto_generated|mac_out6~DATAOUT8\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|add9_result[7]~15\,
	combout => \ALU|Mult0|auto_generated|add9_result[8]~16_combout\,
	cout => \ALU|Mult0|auto_generated|add9_result[8]~17\);

-- Location: LCCOMB_X21_Y14_N2
\ALU|Mult0|auto_generated|add9_result[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|add9_result[9]~18_combout\ = (\ALU|Mult0|auto_generated|mac_out6~DATAOUT9\ & ((\ALU|Mult0|auto_generated|mac_out4~DATAOUT9\ & (\ALU|Mult0|auto_generated|add9_result[8]~17\ & VCC)) # (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT9\ 
-- & (!\ALU|Mult0|auto_generated|add9_result[8]~17\)))) # (!\ALU|Mult0|auto_generated|mac_out6~DATAOUT9\ & ((\ALU|Mult0|auto_generated|mac_out4~DATAOUT9\ & (!\ALU|Mult0|auto_generated|add9_result[8]~17\)) # (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT9\ & 
-- ((\ALU|Mult0|auto_generated|add9_result[8]~17\) # (GND)))))
-- \ALU|Mult0|auto_generated|add9_result[9]~19\ = CARRY((\ALU|Mult0|auto_generated|mac_out6~DATAOUT9\ & (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT9\ & !\ALU|Mult0|auto_generated|add9_result[8]~17\)) # (!\ALU|Mult0|auto_generated|mac_out6~DATAOUT9\ & 
-- ((!\ALU|Mult0|auto_generated|add9_result[8]~17\) # (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out6~DATAOUT9\,
	datab => \ALU|Mult0|auto_generated|mac_out4~DATAOUT9\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|add9_result[8]~17\,
	combout => \ALU|Mult0|auto_generated|add9_result[9]~18_combout\,
	cout => \ALU|Mult0|auto_generated|add9_result[9]~19\);

-- Location: LCCOMB_X21_Y14_N4
\ALU|Mult0|auto_generated|add9_result[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|add9_result[10]~20_combout\ = ((\ALU|Mult0|auto_generated|mac_out4~DATAOUT10\ $ (\ALU|Mult0|auto_generated|mac_out6~DATAOUT10\ $ (!\ALU|Mult0|auto_generated|add9_result[9]~19\)))) # (GND)
-- \ALU|Mult0|auto_generated|add9_result[10]~21\ = CARRY((\ALU|Mult0|auto_generated|mac_out4~DATAOUT10\ & ((\ALU|Mult0|auto_generated|mac_out6~DATAOUT10\) # (!\ALU|Mult0|auto_generated|add9_result[9]~19\))) # (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT10\ & 
-- (\ALU|Mult0|auto_generated|mac_out6~DATAOUT10\ & !\ALU|Mult0|auto_generated|add9_result[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out4~DATAOUT10\,
	datab => \ALU|Mult0|auto_generated|mac_out6~DATAOUT10\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|add9_result[9]~19\,
	combout => \ALU|Mult0|auto_generated|add9_result[10]~20_combout\,
	cout => \ALU|Mult0|auto_generated|add9_result[10]~21\);

-- Location: LCCOMB_X21_Y14_N6
\ALU|Mult0|auto_generated|add9_result[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|add9_result[11]~22_combout\ = (\ALU|Mult0|auto_generated|mac_out6~DATAOUT11\ & ((\ALU|Mult0|auto_generated|mac_out4~DATAOUT11\ & (\ALU|Mult0|auto_generated|add9_result[10]~21\ & VCC)) # 
-- (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT11\ & (!\ALU|Mult0|auto_generated|add9_result[10]~21\)))) # (!\ALU|Mult0|auto_generated|mac_out6~DATAOUT11\ & ((\ALU|Mult0|auto_generated|mac_out4~DATAOUT11\ & (!\ALU|Mult0|auto_generated|add9_result[10]~21\)) # 
-- (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT11\ & ((\ALU|Mult0|auto_generated|add9_result[10]~21\) # (GND)))))
-- \ALU|Mult0|auto_generated|add9_result[11]~23\ = CARRY((\ALU|Mult0|auto_generated|mac_out6~DATAOUT11\ & (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT11\ & !\ALU|Mult0|auto_generated|add9_result[10]~21\)) # (!\ALU|Mult0|auto_generated|mac_out6~DATAOUT11\ & 
-- ((!\ALU|Mult0|auto_generated|add9_result[10]~21\) # (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out6~DATAOUT11\,
	datab => \ALU|Mult0|auto_generated|mac_out4~DATAOUT11\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|add9_result[10]~21\,
	combout => \ALU|Mult0|auto_generated|add9_result[11]~22_combout\,
	cout => \ALU|Mult0|auto_generated|add9_result[11]~23\);

-- Location: LCCOMB_X21_Y14_N8
\ALU|Mult0|auto_generated|add9_result[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|add9_result[12]~24_combout\ = ((\ALU|Mult0|auto_generated|mac_out6~DATAOUT12\ $ (\ALU|Mult0|auto_generated|mac_out4~DATAOUT12\ $ (!\ALU|Mult0|auto_generated|add9_result[11]~23\)))) # (GND)
-- \ALU|Mult0|auto_generated|add9_result[12]~25\ = CARRY((\ALU|Mult0|auto_generated|mac_out6~DATAOUT12\ & ((\ALU|Mult0|auto_generated|mac_out4~DATAOUT12\) # (!\ALU|Mult0|auto_generated|add9_result[11]~23\))) # (!\ALU|Mult0|auto_generated|mac_out6~DATAOUT12\ 
-- & (\ALU|Mult0|auto_generated|mac_out4~DATAOUT12\ & !\ALU|Mult0|auto_generated|add9_result[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out6~DATAOUT12\,
	datab => \ALU|Mult0|auto_generated|mac_out4~DATAOUT12\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|add9_result[11]~23\,
	combout => \ALU|Mult0|auto_generated|add9_result[12]~24_combout\,
	cout => \ALU|Mult0|auto_generated|add9_result[12]~25\);

-- Location: LCCOMB_X21_Y14_N10
\ALU|Mult0|auto_generated|add9_result[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|add9_result[13]~26_combout\ = (\ALU|Mult0|auto_generated|mac_out6~DATAOUT13\ & ((\ALU|Mult0|auto_generated|mac_out4~DATAOUT13\ & (\ALU|Mult0|auto_generated|add9_result[12]~25\ & VCC)) # 
-- (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT13\ & (!\ALU|Mult0|auto_generated|add9_result[12]~25\)))) # (!\ALU|Mult0|auto_generated|mac_out6~DATAOUT13\ & ((\ALU|Mult0|auto_generated|mac_out4~DATAOUT13\ & (!\ALU|Mult0|auto_generated|add9_result[12]~25\)) # 
-- (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT13\ & ((\ALU|Mult0|auto_generated|add9_result[12]~25\) # (GND)))))
-- \ALU|Mult0|auto_generated|add9_result[13]~27\ = CARRY((\ALU|Mult0|auto_generated|mac_out6~DATAOUT13\ & (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT13\ & !\ALU|Mult0|auto_generated|add9_result[12]~25\)) # (!\ALU|Mult0|auto_generated|mac_out6~DATAOUT13\ & 
-- ((!\ALU|Mult0|auto_generated|add9_result[12]~25\) # (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out6~DATAOUT13\,
	datab => \ALU|Mult0|auto_generated|mac_out4~DATAOUT13\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|add9_result[12]~25\,
	combout => \ALU|Mult0|auto_generated|add9_result[13]~26_combout\,
	cout => \ALU|Mult0|auto_generated|add9_result[13]~27\);

-- Location: LCCOMB_X21_Y14_N12
\ALU|Mult0|auto_generated|add9_result[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|add9_result[14]~28_combout\ = ((\ALU|Mult0|auto_generated|mac_out6~DATAOUT14\ $ (\ALU|Mult0|auto_generated|mac_out4~DATAOUT14\ $ (!\ALU|Mult0|auto_generated|add9_result[13]~27\)))) # (GND)
-- \ALU|Mult0|auto_generated|add9_result[14]~29\ = CARRY((\ALU|Mult0|auto_generated|mac_out6~DATAOUT14\ & ((\ALU|Mult0|auto_generated|mac_out4~DATAOUT14\) # (!\ALU|Mult0|auto_generated|add9_result[13]~27\))) # (!\ALU|Mult0|auto_generated|mac_out6~DATAOUT14\ 
-- & (\ALU|Mult0|auto_generated|mac_out4~DATAOUT14\ & !\ALU|Mult0|auto_generated|add9_result[13]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out6~DATAOUT14\,
	datab => \ALU|Mult0|auto_generated|mac_out4~DATAOUT14\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|add9_result[13]~27\,
	combout => \ALU|Mult0|auto_generated|add9_result[14]~28_combout\,
	cout => \ALU|Mult0|auto_generated|add9_result[14]~29\);

-- Location: LCCOMB_X21_Y14_N14
\ALU|Mult0|auto_generated|add9_result[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|add9_result[15]~30_combout\ = (\ALU|Mult0|auto_generated|mac_out6~DATAOUT15\ & ((\ALU|Mult0|auto_generated|mac_out4~DATAOUT15\ & (\ALU|Mult0|auto_generated|add9_result[14]~29\ & VCC)) # 
-- (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT15\ & (!\ALU|Mult0|auto_generated|add9_result[14]~29\)))) # (!\ALU|Mult0|auto_generated|mac_out6~DATAOUT15\ & ((\ALU|Mult0|auto_generated|mac_out4~DATAOUT15\ & (!\ALU|Mult0|auto_generated|add9_result[14]~29\)) # 
-- (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT15\ & ((\ALU|Mult0|auto_generated|add9_result[14]~29\) # (GND)))))
-- \ALU|Mult0|auto_generated|add9_result[15]~31\ = CARRY((\ALU|Mult0|auto_generated|mac_out6~DATAOUT15\ & (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT15\ & !\ALU|Mult0|auto_generated|add9_result[14]~29\)) # (!\ALU|Mult0|auto_generated|mac_out6~DATAOUT15\ & 
-- ((!\ALU|Mult0|auto_generated|add9_result[14]~29\) # (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out6~DATAOUT15\,
	datab => \ALU|Mult0|auto_generated|mac_out4~DATAOUT15\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|add9_result[14]~29\,
	combout => \ALU|Mult0|auto_generated|add9_result[15]~30_combout\,
	cout => \ALU|Mult0|auto_generated|add9_result[15]~31\);

-- Location: LCCOMB_X21_Y14_N16
\ALU|Mult0|auto_generated|add9_result[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|add9_result[16]~32_combout\ = ((\ALU|Mult0|auto_generated|mac_out6~DATAOUT16\ $ (\ALU|Mult0|auto_generated|mac_out4~DATAOUT16\ $ (!\ALU|Mult0|auto_generated|add9_result[15]~31\)))) # (GND)
-- \ALU|Mult0|auto_generated|add9_result[16]~33\ = CARRY((\ALU|Mult0|auto_generated|mac_out6~DATAOUT16\ & ((\ALU|Mult0|auto_generated|mac_out4~DATAOUT16\) # (!\ALU|Mult0|auto_generated|add9_result[15]~31\))) # (!\ALU|Mult0|auto_generated|mac_out6~DATAOUT16\ 
-- & (\ALU|Mult0|auto_generated|mac_out4~DATAOUT16\ & !\ALU|Mult0|auto_generated|add9_result[15]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out6~DATAOUT16\,
	datab => \ALU|Mult0|auto_generated|mac_out4~DATAOUT16\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|add9_result[15]~31\,
	combout => \ALU|Mult0|auto_generated|add9_result[16]~32_combout\,
	cout => \ALU|Mult0|auto_generated|add9_result[16]~33\);

-- Location: LCCOMB_X21_Y14_N18
\ALU|Mult0|auto_generated|add9_result[17]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|add9_result[17]~34_combout\ = (\ALU|Mult0|auto_generated|mac_out4~DATAOUT17\ & ((\ALU|Mult0|auto_generated|mac_out6~DATAOUT17\ & (\ALU|Mult0|auto_generated|add9_result[16]~33\ & VCC)) # 
-- (!\ALU|Mult0|auto_generated|mac_out6~DATAOUT17\ & (!\ALU|Mult0|auto_generated|add9_result[16]~33\)))) # (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT17\ & ((\ALU|Mult0|auto_generated|mac_out6~DATAOUT17\ & (!\ALU|Mult0|auto_generated|add9_result[16]~33\)) # 
-- (!\ALU|Mult0|auto_generated|mac_out6~DATAOUT17\ & ((\ALU|Mult0|auto_generated|add9_result[16]~33\) # (GND)))))
-- \ALU|Mult0|auto_generated|add9_result[17]~35\ = CARRY((\ALU|Mult0|auto_generated|mac_out4~DATAOUT17\ & (!\ALU|Mult0|auto_generated|mac_out6~DATAOUT17\ & !\ALU|Mult0|auto_generated|add9_result[16]~33\)) # (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT17\ & 
-- ((!\ALU|Mult0|auto_generated|add9_result[16]~33\) # (!\ALU|Mult0|auto_generated|mac_out6~DATAOUT17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out4~DATAOUT17\,
	datab => \ALU|Mult0|auto_generated|mac_out6~DATAOUT17\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|add9_result[16]~33\,
	combout => \ALU|Mult0|auto_generated|add9_result[17]~34_combout\,
	cout => \ALU|Mult0|auto_generated|add9_result[17]~35\);

-- Location: DSPMULT_X20_Y12_N0
\ALU|Mult0|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \ALU|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \ALU|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y12_N2
\ALU|Mult0|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X19_Y15_N2
\ALU|Mult0|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|op_1~0_combout\ = (\ALU|Mult0|auto_generated|mac_out2~DATAOUT18\ & (\ALU|Mult0|auto_generated|add9_result[0]~0_combout\ $ (VCC))) # (!\ALU|Mult0|auto_generated|mac_out2~DATAOUT18\ & 
-- (\ALU|Mult0|auto_generated|add9_result[0]~0_combout\ & VCC))
-- \ALU|Mult0|auto_generated|op_1~1\ = CARRY((\ALU|Mult0|auto_generated|mac_out2~DATAOUT18\ & \ALU|Mult0|auto_generated|add9_result[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datab => \ALU|Mult0|auto_generated|add9_result[0]~0_combout\,
	datad => VCC,
	combout => \ALU|Mult0|auto_generated|op_1~0_combout\,
	cout => \ALU|Mult0|auto_generated|op_1~1\);

-- Location: LCCOMB_X19_Y15_N4
\ALU|Mult0|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|op_1~2_combout\ = (\ALU|Mult0|auto_generated|add9_result[1]~2_combout\ & ((\ALU|Mult0|auto_generated|mac_out2~DATAOUT19\ & (\ALU|Mult0|auto_generated|op_1~1\ & VCC)) # (!\ALU|Mult0|auto_generated|mac_out2~DATAOUT19\ & 
-- (!\ALU|Mult0|auto_generated|op_1~1\)))) # (!\ALU|Mult0|auto_generated|add9_result[1]~2_combout\ & ((\ALU|Mult0|auto_generated|mac_out2~DATAOUT19\ & (!\ALU|Mult0|auto_generated|op_1~1\)) # (!\ALU|Mult0|auto_generated|mac_out2~DATAOUT19\ & 
-- ((\ALU|Mult0|auto_generated|op_1~1\) # (GND)))))
-- \ALU|Mult0|auto_generated|op_1~3\ = CARRY((\ALU|Mult0|auto_generated|add9_result[1]~2_combout\ & (!\ALU|Mult0|auto_generated|mac_out2~DATAOUT19\ & !\ALU|Mult0|auto_generated|op_1~1\)) # (!\ALU|Mult0|auto_generated|add9_result[1]~2_combout\ & 
-- ((!\ALU|Mult0|auto_generated|op_1~1\) # (!\ALU|Mult0|auto_generated|mac_out2~DATAOUT19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|add9_result[1]~2_combout\,
	datab => \ALU|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|op_1~1\,
	combout => \ALU|Mult0|auto_generated|op_1~2_combout\,
	cout => \ALU|Mult0|auto_generated|op_1~3\);

-- Location: LCCOMB_X19_Y15_N6
\ALU|Mult0|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|op_1~4_combout\ = ((\ALU|Mult0|auto_generated|mac_out2~DATAOUT20\ $ (\ALU|Mult0|auto_generated|add9_result[2]~4_combout\ $ (!\ALU|Mult0|auto_generated|op_1~3\)))) # (GND)
-- \ALU|Mult0|auto_generated|op_1~5\ = CARRY((\ALU|Mult0|auto_generated|mac_out2~DATAOUT20\ & ((\ALU|Mult0|auto_generated|add9_result[2]~4_combout\) # (!\ALU|Mult0|auto_generated|op_1~3\))) # (!\ALU|Mult0|auto_generated|mac_out2~DATAOUT20\ & 
-- (\ALU|Mult0|auto_generated|add9_result[2]~4_combout\ & !\ALU|Mult0|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datab => \ALU|Mult0|auto_generated|add9_result[2]~4_combout\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|op_1~3\,
	combout => \ALU|Mult0|auto_generated|op_1~4_combout\,
	cout => \ALU|Mult0|auto_generated|op_1~5\);

-- Location: LCCOMB_X19_Y15_N8
\ALU|Mult0|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|op_1~6_combout\ = (\ALU|Mult0|auto_generated|mac_out2~DATAOUT21\ & ((\ALU|Mult0|auto_generated|add9_result[3]~6_combout\ & (\ALU|Mult0|auto_generated|op_1~5\ & VCC)) # (!\ALU|Mult0|auto_generated|add9_result[3]~6_combout\ & 
-- (!\ALU|Mult0|auto_generated|op_1~5\)))) # (!\ALU|Mult0|auto_generated|mac_out2~DATAOUT21\ & ((\ALU|Mult0|auto_generated|add9_result[3]~6_combout\ & (!\ALU|Mult0|auto_generated|op_1~5\)) # (!\ALU|Mult0|auto_generated|add9_result[3]~6_combout\ & 
-- ((\ALU|Mult0|auto_generated|op_1~5\) # (GND)))))
-- \ALU|Mult0|auto_generated|op_1~7\ = CARRY((\ALU|Mult0|auto_generated|mac_out2~DATAOUT21\ & (!\ALU|Mult0|auto_generated|add9_result[3]~6_combout\ & !\ALU|Mult0|auto_generated|op_1~5\)) # (!\ALU|Mult0|auto_generated|mac_out2~DATAOUT21\ & 
-- ((!\ALU|Mult0|auto_generated|op_1~5\) # (!\ALU|Mult0|auto_generated|add9_result[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datab => \ALU|Mult0|auto_generated|add9_result[3]~6_combout\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|op_1~5\,
	combout => \ALU|Mult0|auto_generated|op_1~6_combout\,
	cout => \ALU|Mult0|auto_generated|op_1~7\);

-- Location: LCCOMB_X19_Y15_N10
\ALU|Mult0|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|op_1~8_combout\ = ((\ALU|Mult0|auto_generated|add9_result[4]~8_combout\ $ (\ALU|Mult0|auto_generated|mac_out2~DATAOUT22\ $ (!\ALU|Mult0|auto_generated|op_1~7\)))) # (GND)
-- \ALU|Mult0|auto_generated|op_1~9\ = CARRY((\ALU|Mult0|auto_generated|add9_result[4]~8_combout\ & ((\ALU|Mult0|auto_generated|mac_out2~DATAOUT22\) # (!\ALU|Mult0|auto_generated|op_1~7\))) # (!\ALU|Mult0|auto_generated|add9_result[4]~8_combout\ & 
-- (\ALU|Mult0|auto_generated|mac_out2~DATAOUT22\ & !\ALU|Mult0|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|add9_result[4]~8_combout\,
	datab => \ALU|Mult0|auto_generated|mac_out2~DATAOUT22\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|op_1~7\,
	combout => \ALU|Mult0|auto_generated|op_1~8_combout\,
	cout => \ALU|Mult0|auto_generated|op_1~9\);

-- Location: LCCOMB_X19_Y15_N12
\ALU|Mult0|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|op_1~10_combout\ = (\ALU|Mult0|auto_generated|mac_out2~DATAOUT23\ & ((\ALU|Mult0|auto_generated|add9_result[5]~10_combout\ & (\ALU|Mult0|auto_generated|op_1~9\ & VCC)) # (!\ALU|Mult0|auto_generated|add9_result[5]~10_combout\ & 
-- (!\ALU|Mult0|auto_generated|op_1~9\)))) # (!\ALU|Mult0|auto_generated|mac_out2~DATAOUT23\ & ((\ALU|Mult0|auto_generated|add9_result[5]~10_combout\ & (!\ALU|Mult0|auto_generated|op_1~9\)) # (!\ALU|Mult0|auto_generated|add9_result[5]~10_combout\ & 
-- ((\ALU|Mult0|auto_generated|op_1~9\) # (GND)))))
-- \ALU|Mult0|auto_generated|op_1~11\ = CARRY((\ALU|Mult0|auto_generated|mac_out2~DATAOUT23\ & (!\ALU|Mult0|auto_generated|add9_result[5]~10_combout\ & !\ALU|Mult0|auto_generated|op_1~9\)) # (!\ALU|Mult0|auto_generated|mac_out2~DATAOUT23\ & 
-- ((!\ALU|Mult0|auto_generated|op_1~9\) # (!\ALU|Mult0|auto_generated|add9_result[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datab => \ALU|Mult0|auto_generated|add9_result[5]~10_combout\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|op_1~9\,
	combout => \ALU|Mult0|auto_generated|op_1~10_combout\,
	cout => \ALU|Mult0|auto_generated|op_1~11\);

-- Location: LCCOMB_X19_Y15_N14
\ALU|Mult0|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|op_1~12_combout\ = ((\ALU|Mult0|auto_generated|add9_result[6]~12_combout\ $ (\ALU|Mult0|auto_generated|mac_out2~DATAOUT24\ $ (!\ALU|Mult0|auto_generated|op_1~11\)))) # (GND)
-- \ALU|Mult0|auto_generated|op_1~13\ = CARRY((\ALU|Mult0|auto_generated|add9_result[6]~12_combout\ & ((\ALU|Mult0|auto_generated|mac_out2~DATAOUT24\) # (!\ALU|Mult0|auto_generated|op_1~11\))) # (!\ALU|Mult0|auto_generated|add9_result[6]~12_combout\ & 
-- (\ALU|Mult0|auto_generated|mac_out2~DATAOUT24\ & !\ALU|Mult0|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|add9_result[6]~12_combout\,
	datab => \ALU|Mult0|auto_generated|mac_out2~DATAOUT24\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|op_1~11\,
	combout => \ALU|Mult0|auto_generated|op_1~12_combout\,
	cout => \ALU|Mult0|auto_generated|op_1~13\);

-- Location: LCCOMB_X19_Y15_N16
\ALU|Mult0|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|op_1~14_combout\ = (\ALU|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((\ALU|Mult0|auto_generated|add9_result[7]~14_combout\ & (\ALU|Mult0|auto_generated|op_1~13\ & VCC)) # (!\ALU|Mult0|auto_generated|add9_result[7]~14_combout\ & 
-- (!\ALU|Mult0|auto_generated|op_1~13\)))) # (!\ALU|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((\ALU|Mult0|auto_generated|add9_result[7]~14_combout\ & (!\ALU|Mult0|auto_generated|op_1~13\)) # (!\ALU|Mult0|auto_generated|add9_result[7]~14_combout\ & 
-- ((\ALU|Mult0|auto_generated|op_1~13\) # (GND)))))
-- \ALU|Mult0|auto_generated|op_1~15\ = CARRY((\ALU|Mult0|auto_generated|mac_out2~DATAOUT25\ & (!\ALU|Mult0|auto_generated|add9_result[7]~14_combout\ & !\ALU|Mult0|auto_generated|op_1~13\)) # (!\ALU|Mult0|auto_generated|mac_out2~DATAOUT25\ & 
-- ((!\ALU|Mult0|auto_generated|op_1~13\) # (!\ALU|Mult0|auto_generated|add9_result[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out2~DATAOUT25\,
	datab => \ALU|Mult0|auto_generated|add9_result[7]~14_combout\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|op_1~13\,
	combout => \ALU|Mult0|auto_generated|op_1~14_combout\,
	cout => \ALU|Mult0|auto_generated|op_1~15\);

-- Location: LCCOMB_X19_Y15_N18
\ALU|Mult0|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|op_1~16_combout\ = ((\ALU|Mult0|auto_generated|add9_result[8]~16_combout\ $ (\ALU|Mult0|auto_generated|mac_out2~DATAOUT26\ $ (!\ALU|Mult0|auto_generated|op_1~15\)))) # (GND)
-- \ALU|Mult0|auto_generated|op_1~17\ = CARRY((\ALU|Mult0|auto_generated|add9_result[8]~16_combout\ & ((\ALU|Mult0|auto_generated|mac_out2~DATAOUT26\) # (!\ALU|Mult0|auto_generated|op_1~15\))) # (!\ALU|Mult0|auto_generated|add9_result[8]~16_combout\ & 
-- (\ALU|Mult0|auto_generated|mac_out2~DATAOUT26\ & !\ALU|Mult0|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|add9_result[8]~16_combout\,
	datab => \ALU|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|op_1~15\,
	combout => \ALU|Mult0|auto_generated|op_1~16_combout\,
	cout => \ALU|Mult0|auto_generated|op_1~17\);

-- Location: LCCOMB_X19_Y15_N20
\ALU|Mult0|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|op_1~18_combout\ = (\ALU|Mult0|auto_generated|add9_result[9]~18_combout\ & ((\ALU|Mult0|auto_generated|mac_out2~DATAOUT27\ & (\ALU|Mult0|auto_generated|op_1~17\ & VCC)) # (!\ALU|Mult0|auto_generated|mac_out2~DATAOUT27\ & 
-- (!\ALU|Mult0|auto_generated|op_1~17\)))) # (!\ALU|Mult0|auto_generated|add9_result[9]~18_combout\ & ((\ALU|Mult0|auto_generated|mac_out2~DATAOUT27\ & (!\ALU|Mult0|auto_generated|op_1~17\)) # (!\ALU|Mult0|auto_generated|mac_out2~DATAOUT27\ & 
-- ((\ALU|Mult0|auto_generated|op_1~17\) # (GND)))))
-- \ALU|Mult0|auto_generated|op_1~19\ = CARRY((\ALU|Mult0|auto_generated|add9_result[9]~18_combout\ & (!\ALU|Mult0|auto_generated|mac_out2~DATAOUT27\ & !\ALU|Mult0|auto_generated|op_1~17\)) # (!\ALU|Mult0|auto_generated|add9_result[9]~18_combout\ & 
-- ((!\ALU|Mult0|auto_generated|op_1~17\) # (!\ALU|Mult0|auto_generated|mac_out2~DATAOUT27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|add9_result[9]~18_combout\,
	datab => \ALU|Mult0|auto_generated|mac_out2~DATAOUT27\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|op_1~17\,
	combout => \ALU|Mult0|auto_generated|op_1~18_combout\,
	cout => \ALU|Mult0|auto_generated|op_1~19\);

-- Location: LCCOMB_X19_Y15_N22
\ALU|Mult0|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|op_1~20_combout\ = ((\ALU|Mult0|auto_generated|add9_result[10]~20_combout\ $ (\ALU|Mult0|auto_generated|mac_out2~DATAOUT28\ $ (!\ALU|Mult0|auto_generated|op_1~19\)))) # (GND)
-- \ALU|Mult0|auto_generated|op_1~21\ = CARRY((\ALU|Mult0|auto_generated|add9_result[10]~20_combout\ & ((\ALU|Mult0|auto_generated|mac_out2~DATAOUT28\) # (!\ALU|Mult0|auto_generated|op_1~19\))) # (!\ALU|Mult0|auto_generated|add9_result[10]~20_combout\ & 
-- (\ALU|Mult0|auto_generated|mac_out2~DATAOUT28\ & !\ALU|Mult0|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|add9_result[10]~20_combout\,
	datab => \ALU|Mult0|auto_generated|mac_out2~DATAOUT28\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|op_1~19\,
	combout => \ALU|Mult0|auto_generated|op_1~20_combout\,
	cout => \ALU|Mult0|auto_generated|op_1~21\);

-- Location: LCCOMB_X19_Y15_N24
\ALU|Mult0|auto_generated|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|op_1~22_combout\ = (\ALU|Mult0|auto_generated|add9_result[11]~22_combout\ & ((\ALU|Mult0|auto_generated|mac_out2~DATAOUT29\ & (\ALU|Mult0|auto_generated|op_1~21\ & VCC)) # (!\ALU|Mult0|auto_generated|mac_out2~DATAOUT29\ & 
-- (!\ALU|Mult0|auto_generated|op_1~21\)))) # (!\ALU|Mult0|auto_generated|add9_result[11]~22_combout\ & ((\ALU|Mult0|auto_generated|mac_out2~DATAOUT29\ & (!\ALU|Mult0|auto_generated|op_1~21\)) # (!\ALU|Mult0|auto_generated|mac_out2~DATAOUT29\ & 
-- ((\ALU|Mult0|auto_generated|op_1~21\) # (GND)))))
-- \ALU|Mult0|auto_generated|op_1~23\ = CARRY((\ALU|Mult0|auto_generated|add9_result[11]~22_combout\ & (!\ALU|Mult0|auto_generated|mac_out2~DATAOUT29\ & !\ALU|Mult0|auto_generated|op_1~21\)) # (!\ALU|Mult0|auto_generated|add9_result[11]~22_combout\ & 
-- ((!\ALU|Mult0|auto_generated|op_1~21\) # (!\ALU|Mult0|auto_generated|mac_out2~DATAOUT29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|add9_result[11]~22_combout\,
	datab => \ALU|Mult0|auto_generated|mac_out2~DATAOUT29\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|op_1~21\,
	combout => \ALU|Mult0|auto_generated|op_1~22_combout\,
	cout => \ALU|Mult0|auto_generated|op_1~23\);

-- Location: LCCOMB_X19_Y15_N26
\ALU|Mult0|auto_generated|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|op_1~24_combout\ = ((\ALU|Mult0|auto_generated|mac_out2~DATAOUT30\ $ (\ALU|Mult0|auto_generated|add9_result[12]~24_combout\ $ (!\ALU|Mult0|auto_generated|op_1~23\)))) # (GND)
-- \ALU|Mult0|auto_generated|op_1~25\ = CARRY((\ALU|Mult0|auto_generated|mac_out2~DATAOUT30\ & ((\ALU|Mult0|auto_generated|add9_result[12]~24_combout\) # (!\ALU|Mult0|auto_generated|op_1~23\))) # (!\ALU|Mult0|auto_generated|mac_out2~DATAOUT30\ & 
-- (\ALU|Mult0|auto_generated|add9_result[12]~24_combout\ & !\ALU|Mult0|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out2~DATAOUT30\,
	datab => \ALU|Mult0|auto_generated|add9_result[12]~24_combout\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|op_1~23\,
	combout => \ALU|Mult0|auto_generated|op_1~24_combout\,
	cout => \ALU|Mult0|auto_generated|op_1~25\);

-- Location: LCCOMB_X19_Y15_N28
\ALU|Mult0|auto_generated|op_1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|op_1~26_combout\ = (\ALU|Mult0|auto_generated|add9_result[13]~26_combout\ & ((\ALU|Mult0|auto_generated|mac_out2~DATAOUT31\ & (\ALU|Mult0|auto_generated|op_1~25\ & VCC)) # (!\ALU|Mult0|auto_generated|mac_out2~DATAOUT31\ & 
-- (!\ALU|Mult0|auto_generated|op_1~25\)))) # (!\ALU|Mult0|auto_generated|add9_result[13]~26_combout\ & ((\ALU|Mult0|auto_generated|mac_out2~DATAOUT31\ & (!\ALU|Mult0|auto_generated|op_1~25\)) # (!\ALU|Mult0|auto_generated|mac_out2~DATAOUT31\ & 
-- ((\ALU|Mult0|auto_generated|op_1~25\) # (GND)))))
-- \ALU|Mult0|auto_generated|op_1~27\ = CARRY((\ALU|Mult0|auto_generated|add9_result[13]~26_combout\ & (!\ALU|Mult0|auto_generated|mac_out2~DATAOUT31\ & !\ALU|Mult0|auto_generated|op_1~25\)) # (!\ALU|Mult0|auto_generated|add9_result[13]~26_combout\ & 
-- ((!\ALU|Mult0|auto_generated|op_1~25\) # (!\ALU|Mult0|auto_generated|mac_out2~DATAOUT31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|add9_result[13]~26_combout\,
	datab => \ALU|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|op_1~25\,
	combout => \ALU|Mult0|auto_generated|op_1~26_combout\,
	cout => \ALU|Mult0|auto_generated|op_1~27\);

-- Location: LCCOMB_X19_Y15_N30
\ALU|Mult0|auto_generated|op_1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|op_1~28_combout\ = ((\ALU|Mult0|auto_generated|mac_out2~DATAOUT32\ $ (\ALU|Mult0|auto_generated|add9_result[14]~28_combout\ $ (!\ALU|Mult0|auto_generated|op_1~27\)))) # (GND)
-- \ALU|Mult0|auto_generated|op_1~29\ = CARRY((\ALU|Mult0|auto_generated|mac_out2~DATAOUT32\ & ((\ALU|Mult0|auto_generated|add9_result[14]~28_combout\) # (!\ALU|Mult0|auto_generated|op_1~27\))) # (!\ALU|Mult0|auto_generated|mac_out2~DATAOUT32\ & 
-- (\ALU|Mult0|auto_generated|add9_result[14]~28_combout\ & !\ALU|Mult0|auto_generated|op_1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out2~DATAOUT32\,
	datab => \ALU|Mult0|auto_generated|add9_result[14]~28_combout\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|op_1~27\,
	combout => \ALU|Mult0|auto_generated|op_1~28_combout\,
	cout => \ALU|Mult0|auto_generated|op_1~29\);

-- Location: LCCOMB_X19_Y14_N0
\ALU|Mult0|auto_generated|op_1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|op_1~30_combout\ = (\ALU|Mult0|auto_generated|add9_result[15]~30_combout\ & ((\ALU|Mult0|auto_generated|mac_out2~DATAOUT33\ & (\ALU|Mult0|auto_generated|op_1~29\ & VCC)) # (!\ALU|Mult0|auto_generated|mac_out2~DATAOUT33\ & 
-- (!\ALU|Mult0|auto_generated|op_1~29\)))) # (!\ALU|Mult0|auto_generated|add9_result[15]~30_combout\ & ((\ALU|Mult0|auto_generated|mac_out2~DATAOUT33\ & (!\ALU|Mult0|auto_generated|op_1~29\)) # (!\ALU|Mult0|auto_generated|mac_out2~DATAOUT33\ & 
-- ((\ALU|Mult0|auto_generated|op_1~29\) # (GND)))))
-- \ALU|Mult0|auto_generated|op_1~31\ = CARRY((\ALU|Mult0|auto_generated|add9_result[15]~30_combout\ & (!\ALU|Mult0|auto_generated|mac_out2~DATAOUT33\ & !\ALU|Mult0|auto_generated|op_1~29\)) # (!\ALU|Mult0|auto_generated|add9_result[15]~30_combout\ & 
-- ((!\ALU|Mult0|auto_generated|op_1~29\) # (!\ALU|Mult0|auto_generated|mac_out2~DATAOUT33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|add9_result[15]~30_combout\,
	datab => \ALU|Mult0|auto_generated|mac_out2~DATAOUT33\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|op_1~29\,
	combout => \ALU|Mult0|auto_generated|op_1~30_combout\,
	cout => \ALU|Mult0|auto_generated|op_1~31\);

-- Location: LCCOMB_X19_Y14_N2
\ALU|Mult0|auto_generated|op_1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|op_1~32_combout\ = ((\ALU|Mult0|auto_generated|mac_out2~DATAOUT34\ $ (\ALU|Mult0|auto_generated|add9_result[16]~32_combout\ $ (!\ALU|Mult0|auto_generated|op_1~31\)))) # (GND)
-- \ALU|Mult0|auto_generated|op_1~33\ = CARRY((\ALU|Mult0|auto_generated|mac_out2~DATAOUT34\ & ((\ALU|Mult0|auto_generated|add9_result[16]~32_combout\) # (!\ALU|Mult0|auto_generated|op_1~31\))) # (!\ALU|Mult0|auto_generated|mac_out2~DATAOUT34\ & 
-- (\ALU|Mult0|auto_generated|add9_result[16]~32_combout\ & !\ALU|Mult0|auto_generated|op_1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out2~DATAOUT34\,
	datab => \ALU|Mult0|auto_generated|add9_result[16]~32_combout\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|op_1~31\,
	combout => \ALU|Mult0|auto_generated|op_1~32_combout\,
	cout => \ALU|Mult0|auto_generated|op_1~33\);

-- Location: LCCOMB_X19_Y14_N4
\ALU|Mult0|auto_generated|op_1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|op_1~34_combout\ = (\ALU|Mult0|auto_generated|add9_result[17]~34_combout\ & ((\ALU|Mult0|auto_generated|mac_out2~DATAOUT35\ & (\ALU|Mult0|auto_generated|op_1~33\ & VCC)) # (!\ALU|Mult0|auto_generated|mac_out2~DATAOUT35\ & 
-- (!\ALU|Mult0|auto_generated|op_1~33\)))) # (!\ALU|Mult0|auto_generated|add9_result[17]~34_combout\ & ((\ALU|Mult0|auto_generated|mac_out2~DATAOUT35\ & (!\ALU|Mult0|auto_generated|op_1~33\)) # (!\ALU|Mult0|auto_generated|mac_out2~DATAOUT35\ & 
-- ((\ALU|Mult0|auto_generated|op_1~33\) # (GND)))))
-- \ALU|Mult0|auto_generated|op_1~35\ = CARRY((\ALU|Mult0|auto_generated|add9_result[17]~34_combout\ & (!\ALU|Mult0|auto_generated|mac_out2~DATAOUT35\ & !\ALU|Mult0|auto_generated|op_1~33\)) # (!\ALU|Mult0|auto_generated|add9_result[17]~34_combout\ & 
-- ((!\ALU|Mult0|auto_generated|op_1~33\) # (!\ALU|Mult0|auto_generated|mac_out2~DATAOUT35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|add9_result[17]~34_combout\,
	datab => \ALU|Mult0|auto_generated|mac_out2~DATAOUT35\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|op_1~33\,
	combout => \ALU|Mult0|auto_generated|op_1~34_combout\,
	cout => \ALU|Mult0|auto_generated|op_1~35\);

-- Location: LCCOMB_X8_Y10_N16
\regFile|regFile[3][5]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][5]~51_combout\ = (\ctrl|WideOr7~2_combout\) # ((\ctrl|WideOr5~6_combout\) # ((!\ctrl|WideOr4~5_combout\) # (!\ctrl|WideOr6~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr7~2_combout\,
	datab => \ctrl|WideOr5~6_combout\,
	datac => \ctrl|WideOr6~4_combout\,
	datad => \ctrl|WideOr4~5_combout\,
	combout => \regFile|regFile[3][5]~51_combout\);

-- Location: LCCOMB_X8_Y10_N30
\regFile|regFile[3][5]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][5]~52_combout\ = (\ctrl|Decoder0~1_combout\ & \regFile|regFile[3][5]~51_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Decoder0~1_combout\,
	datad => \regFile|regFile[3][5]~51_combout\,
	combout => \regFile|regFile[3][5]~52_combout\);

-- Location: LCCOMB_X17_Y15_N30
\regFile|regFile[3][0]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][0]~53_combout\ = (\ctrl|WideOr12~2_combout\ & ((\ctrl|Decoder0~1_combout\) # ((\regFile|regFile[7][0]~54_combout\ & !\ctrl|waddr[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr12~2_combout\,
	datab => \ctrl|Decoder0~1_combout\,
	datac => \regFile|regFile[7][0]~54_combout\,
	datad => \ctrl|waddr[2]~2_combout\,
	combout => \regFile|regFile[3][0]~53_combout\);

-- Location: FF_X9_Y8_N1
\regFile|regFile[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[3][3]~feeder_combout\,
	asdata => \ALU|Mult0|auto_generated|op_1~34_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sclr => \regFile|regFile[3][5]~52_combout\,
	sload => \ctrl|Decoder0~1_combout\,
	ena => \regFile|regFile[3][0]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[3][3]~q\);

-- Location: LCCOMB_X13_Y8_N22
\aluOp2[3]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[3]~157_combout\ = (\aluOp2[3]~156_combout\ & (((\regFile|regFile[3][3]~q\) # (!\ctrl|raddr2[1]~0_combout\)))) # (!\aluOp2[3]~156_combout\ & (\regFile|regFile[2][3]~q\ & ((\ctrl|raddr2[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[3]~156_combout\,
	datab => \regFile|regFile[2][3]~q\,
	datac => \regFile|regFile[3][3]~q\,
	datad => \ctrl|raddr2[1]~0_combout\,
	combout => \aluOp2[3]~157_combout\);

-- Location: FF_X12_Y8_N27
\regFile|regFile[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][3]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[5][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[5][3]~q\);

-- Location: LCCOMB_X13_Y8_N28
\regFile|regFile[7][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[7][3]~feeder_combout\ = \regFile|regFile[3][3]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][3]~29_combout\,
	combout => \regFile|regFile[7][3]~feeder_combout\);

-- Location: FF_X13_Y8_N29
\regFile|regFile[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[7][3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[7][0]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[7][3]~q\);

-- Location: FF_X18_Y14_N23
\regFile|regFile[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][3]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[6][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[6][3]~q\);

-- Location: FF_X18_Y14_N5
\regFile|regFile[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][3]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[4][0]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[4][3]~q\);

-- Location: LCCOMB_X18_Y14_N2
\aluOp2[3]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[3]~158_combout\ = (\ctrl|raddr2[1]~0_combout\ & ((\regFile|regFile[6][3]~q\) # ((\ctrl|raddr2[0]~1_combout\)))) # (!\ctrl|raddr2[1]~0_combout\ & (((\regFile|regFile[4][3]~q\ & !\ctrl|raddr2[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[6][3]~q\,
	datab => \regFile|regFile[4][3]~q\,
	datac => \ctrl|raddr2[1]~0_combout\,
	datad => \ctrl|raddr2[0]~1_combout\,
	combout => \aluOp2[3]~158_combout\);

-- Location: LCCOMB_X13_Y8_N16
\aluOp2[3]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[3]~159_combout\ = (\ctrl|raddr2[0]~1_combout\ & ((\aluOp2[3]~158_combout\ & ((\regFile|regFile[7][3]~q\))) # (!\aluOp2[3]~158_combout\ & (\regFile|regFile[5][3]~q\)))) # (!\ctrl|raddr2[0]~1_combout\ & (((\aluOp2[3]~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[5][3]~q\,
	datab => \regFile|regFile[7][3]~q\,
	datac => \ctrl|raddr2[0]~1_combout\,
	datad => \aluOp2[3]~158_combout\,
	combout => \aluOp2[3]~159_combout\);

-- Location: LCCOMB_X13_Y8_N26
\aluOp2[3]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[3]~160_combout\ = (\aluOp2[0]~9_combout\ & ((\aluOp2[3]~159_combout\) # ((\aluOp2[0]~5_combout\ & \aluOp2[3]~157_combout\)))) # (!\aluOp2[0]~9_combout\ & (\aluOp2[0]~5_combout\ & (\aluOp2[3]~157_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[0]~9_combout\,
	datab => \aluOp2[0]~5_combout\,
	datac => \aluOp2[3]~157_combout\,
	datad => \aluOp2[3]~159_combout\,
	combout => \aluOp2[3]~160_combout\);

-- Location: LCCOMB_X14_Y7_N22
\aluOp2[3]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[3]~168_combout\ = (\instRom|rom~51_combout\ & (\instRom|rom~6_combout\ & (!\ProgCtr|ctrOutAux\(9) & \instRom|rom~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~51_combout\,
	datab => \instRom|rom~6_combout\,
	datac => \ProgCtr|ctrOutAux\(9),
	datad => \instRom|rom~37_combout\,
	combout => \aluOp2[3]~168_combout\);

-- Location: LCCOMB_X14_Y7_N6
\aluOp2[3]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[3]~170_combout\ = (\aluOp2[3]~169_combout\ & (((\aluOp2[3]~168_combout\) # (!\aluOp2[3]~165_combout\)))) # (!\aluOp2[3]~169_combout\ & (\ctrl|Selector1~3_combout\ & ((\aluOp2[3]~165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector1~3_combout\,
	datab => \aluOp2[3]~169_combout\,
	datac => \aluOp2[3]~168_combout\,
	datad => \aluOp2[3]~165_combout\,
	combout => \aluOp2[3]~170_combout\);

-- Location: LCCOMB_X14_Y7_N4
\aluOp2[3]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[3]~171_combout\ = (\aluOp2[3]~167_combout\ & ((\aluOp2[3]~170_combout\ & (\ctrl|Selector7~6_combout\)) # (!\aluOp2[3]~170_combout\ & ((\ctrl|Selector7~5_combout\))))) # (!\aluOp2[3]~167_combout\ & (((\aluOp2[3]~170_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[3]~167_combout\,
	datab => \ctrl|Selector7~6_combout\,
	datac => \ctrl|Selector7~5_combout\,
	datad => \aluOp2[3]~170_combout\,
	combout => \aluOp2[3]~171_combout\);

-- Location: LCCOMB_X13_Y6_N0
\aluOp2[3]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[3]~187_combout\ = (\aluOp2[3]~160_combout\) # ((\aluOp2[3]~189_combout\ & \aluOp2[3]~171_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aluOp2[3]~189_combout\,
	datac => \aluOp2[3]~160_combout\,
	datad => \aluOp2[3]~171_combout\,
	combout => \aluOp2[3]~187_combout\);

-- Location: FF_X21_Y9_N21
\regFile|regFile[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[3][1]~feeder_combout\,
	asdata => \ALU|Mult0|auto_generated|op_1~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sclr => \regFile|regFile[3][5]~52_combout\,
	sload => \ctrl|Decoder0~1_combout\,
	ena => \regFile|regFile[3][0]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[3][1]~q\);

-- Location: FF_X14_Y11_N15
\regFile|regFile[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][1]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[2][0]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[2][1]~q\);

-- Location: FF_X16_Y9_N5
\regFile|regFile[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][1]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[1][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[1][1]~q\);

-- Location: FF_X14_Y11_N1
\regFile|regFile[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][1]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[0][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[0][1]~q\);

-- Location: LCCOMB_X14_Y11_N0
\regFile|Mux62~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux62~0_combout\ = (\ctrl|raddr2[1]~0_combout\ & (((\ctrl|raddr2[0]~1_combout\)))) # (!\ctrl|raddr2[1]~0_combout\ & ((\ctrl|raddr2[0]~1_combout\ & (\regFile|regFile[1][1]~q\)) # (!\ctrl|raddr2[0]~1_combout\ & ((\regFile|regFile[0][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[1][1]~q\,
	datab => \ctrl|raddr2[1]~0_combout\,
	datac => \regFile|regFile[0][1]~q\,
	datad => \ctrl|raddr2[0]~1_combout\,
	combout => \regFile|Mux62~0_combout\);

-- Location: LCCOMB_X14_Y11_N14
\regFile|Mux62~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux62~1_combout\ = (\ctrl|raddr2[1]~0_combout\ & ((\regFile|Mux62~0_combout\ & (\regFile|regFile[3][1]~q\)) # (!\regFile|Mux62~0_combout\ & ((\regFile|regFile[2][1]~q\))))) # (!\ctrl|raddr2[1]~0_combout\ & (((\regFile|Mux62~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[3][1]~q\,
	datab => \ctrl|raddr2[1]~0_combout\,
	datac => \regFile|regFile[2][1]~q\,
	datad => \regFile|Mux62~0_combout\,
	combout => \regFile|Mux62~1_combout\);

-- Location: LCCOMB_X14_Y11_N18
\aluOp2[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[1]~8_combout\ = (\aluOp2[1]~7_combout\ & ((\aluOp2[1]~6_combout\) # ((\regFile|Mux62~1_combout\ & \aluOp2[0]~5_combout\)))) # (!\aluOp2[1]~7_combout\ & (\regFile|Mux62~1_combout\ & ((\aluOp2[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[1]~7_combout\,
	datab => \regFile|Mux62~1_combout\,
	datac => \aluOp2[1]~6_combout\,
	datad => \aluOp2[0]~5_combout\,
	combout => \aluOp2[1]~8_combout\);

-- Location: LCCOMB_X14_Y9_N2
\aluOp2[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[1]~10_combout\ = (\aluOp2[1]~8_combout\) # ((\regFile|Mux62~3_combout\ & \aluOp2[0]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux62~3_combout\,
	datab => \aluOp2[0]~9_combout\,
	datac => \aluOp2[1]~8_combout\,
	combout => \aluOp2[1]~10_combout\);

-- Location: LCCOMB_X21_Y14_N20
\ALU|Mult0|auto_generated|add9_result[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|add9_result[18]~36_combout\ = ((\ALU|Mult0|auto_generated|mac_out8~dataout\ $ (\ALU|Mult0|auto_generated|mac_out6~DATAOUT18\ $ (!\ALU|Mult0|auto_generated|add9_result[17]~35\)))) # (GND)
-- \ALU|Mult0|auto_generated|add9_result[18]~37\ = CARRY((\ALU|Mult0|auto_generated|mac_out8~dataout\ & ((\ALU|Mult0|auto_generated|mac_out6~DATAOUT18\) # (!\ALU|Mult0|auto_generated|add9_result[17]~35\))) # (!\ALU|Mult0|auto_generated|mac_out8~dataout\ & 
-- (\ALU|Mult0|auto_generated|mac_out6~DATAOUT18\ & !\ALU|Mult0|auto_generated|add9_result[17]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out8~dataout\,
	datab => \ALU|Mult0|auto_generated|mac_out6~DATAOUT18\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|add9_result[17]~35\,
	combout => \ALU|Mult0|auto_generated|add9_result[18]~36_combout\,
	cout => \ALU|Mult0|auto_generated|add9_result[18]~37\);

-- Location: LCCOMB_X21_Y14_N22
\ALU|Mult0|auto_generated|add9_result[19]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|add9_result[19]~38_combout\ = (\ALU|Mult0|auto_generated|mac_out8~DATAOUT1\ & ((\ALU|Mult0|auto_generated|mac_out6~DATAOUT19\ & (\ALU|Mult0|auto_generated|add9_result[18]~37\ & VCC)) # 
-- (!\ALU|Mult0|auto_generated|mac_out6~DATAOUT19\ & (!\ALU|Mult0|auto_generated|add9_result[18]~37\)))) # (!\ALU|Mult0|auto_generated|mac_out8~DATAOUT1\ & ((\ALU|Mult0|auto_generated|mac_out6~DATAOUT19\ & (!\ALU|Mult0|auto_generated|add9_result[18]~37\)) # 
-- (!\ALU|Mult0|auto_generated|mac_out6~DATAOUT19\ & ((\ALU|Mult0|auto_generated|add9_result[18]~37\) # (GND)))))
-- \ALU|Mult0|auto_generated|add9_result[19]~39\ = CARRY((\ALU|Mult0|auto_generated|mac_out8~DATAOUT1\ & (!\ALU|Mult0|auto_generated|mac_out6~DATAOUT19\ & !\ALU|Mult0|auto_generated|add9_result[18]~37\)) # (!\ALU|Mult0|auto_generated|mac_out8~DATAOUT1\ & 
-- ((!\ALU|Mult0|auto_generated|add9_result[18]~37\) # (!\ALU|Mult0|auto_generated|mac_out6~DATAOUT19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out8~DATAOUT1\,
	datab => \ALU|Mult0|auto_generated|mac_out6~DATAOUT19\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|add9_result[18]~37\,
	combout => \ALU|Mult0|auto_generated|add9_result[19]~38_combout\,
	cout => \ALU|Mult0|auto_generated|add9_result[19]~39\);

-- Location: LCCOMB_X21_Y14_N24
\ALU|Mult0|auto_generated|add9_result[20]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|add9_result[20]~40_combout\ = ((\ALU|Mult0|auto_generated|mac_out8~DATAOUT2\ $ (\ALU|Mult0|auto_generated|mac_out6~DATAOUT20\ $ (!\ALU|Mult0|auto_generated|add9_result[19]~39\)))) # (GND)
-- \ALU|Mult0|auto_generated|add9_result[20]~41\ = CARRY((\ALU|Mult0|auto_generated|mac_out8~DATAOUT2\ & ((\ALU|Mult0|auto_generated|mac_out6~DATAOUT20\) # (!\ALU|Mult0|auto_generated|add9_result[19]~39\))) # (!\ALU|Mult0|auto_generated|mac_out8~DATAOUT2\ & 
-- (\ALU|Mult0|auto_generated|mac_out6~DATAOUT20\ & !\ALU|Mult0|auto_generated|add9_result[19]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out8~DATAOUT2\,
	datab => \ALU|Mult0|auto_generated|mac_out6~DATAOUT20\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|add9_result[19]~39\,
	combout => \ALU|Mult0|auto_generated|add9_result[20]~40_combout\,
	cout => \ALU|Mult0|auto_generated|add9_result[20]~41\);

-- Location: LCCOMB_X21_Y14_N26
\ALU|Mult0|auto_generated|add9_result[21]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|add9_result[21]~42_combout\ = (\ALU|Mult0|auto_generated|mac_out6~DATAOUT21\ & ((\ALU|Mult0|auto_generated|mac_out8~DATAOUT3\ & (\ALU|Mult0|auto_generated|add9_result[20]~41\ & VCC)) # 
-- (!\ALU|Mult0|auto_generated|mac_out8~DATAOUT3\ & (!\ALU|Mult0|auto_generated|add9_result[20]~41\)))) # (!\ALU|Mult0|auto_generated|mac_out6~DATAOUT21\ & ((\ALU|Mult0|auto_generated|mac_out8~DATAOUT3\ & (!\ALU|Mult0|auto_generated|add9_result[20]~41\)) # 
-- (!\ALU|Mult0|auto_generated|mac_out8~DATAOUT3\ & ((\ALU|Mult0|auto_generated|add9_result[20]~41\) # (GND)))))
-- \ALU|Mult0|auto_generated|add9_result[21]~43\ = CARRY((\ALU|Mult0|auto_generated|mac_out6~DATAOUT21\ & (!\ALU|Mult0|auto_generated|mac_out8~DATAOUT3\ & !\ALU|Mult0|auto_generated|add9_result[20]~41\)) # (!\ALU|Mult0|auto_generated|mac_out6~DATAOUT21\ & 
-- ((!\ALU|Mult0|auto_generated|add9_result[20]~41\) # (!\ALU|Mult0|auto_generated|mac_out8~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out6~DATAOUT21\,
	datab => \ALU|Mult0|auto_generated|mac_out8~DATAOUT3\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|add9_result[20]~41\,
	combout => \ALU|Mult0|auto_generated|add9_result[21]~42_combout\,
	cout => \ALU|Mult0|auto_generated|add9_result[21]~43\);

-- Location: LCCOMB_X21_Y14_N28
\ALU|Mult0|auto_generated|add9_result[22]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|add9_result[22]~44_combout\ = ((\ALU|Mult0|auto_generated|mac_out8~DATAOUT4\ $ (\ALU|Mult0|auto_generated|mac_out6~DATAOUT22\ $ (!\ALU|Mult0|auto_generated|add9_result[21]~43\)))) # (GND)
-- \ALU|Mult0|auto_generated|add9_result[22]~45\ = CARRY((\ALU|Mult0|auto_generated|mac_out8~DATAOUT4\ & ((\ALU|Mult0|auto_generated|mac_out6~DATAOUT22\) # (!\ALU|Mult0|auto_generated|add9_result[21]~43\))) # (!\ALU|Mult0|auto_generated|mac_out8~DATAOUT4\ & 
-- (\ALU|Mult0|auto_generated|mac_out6~DATAOUT22\ & !\ALU|Mult0|auto_generated|add9_result[21]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out8~DATAOUT4\,
	datab => \ALU|Mult0|auto_generated|mac_out6~DATAOUT22\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|add9_result[21]~43\,
	combout => \ALU|Mult0|auto_generated|add9_result[22]~44_combout\,
	cout => \ALU|Mult0|auto_generated|add9_result[22]~45\);

-- Location: LCCOMB_X21_Y14_N30
\ALU|Mult0|auto_generated|add9_result[23]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|add9_result[23]~46_combout\ = (\ALU|Mult0|auto_generated|mac_out8~DATAOUT5\ & ((\ALU|Mult0|auto_generated|mac_out6~DATAOUT23\ & (\ALU|Mult0|auto_generated|add9_result[22]~45\ & VCC)) # 
-- (!\ALU|Mult0|auto_generated|mac_out6~DATAOUT23\ & (!\ALU|Mult0|auto_generated|add9_result[22]~45\)))) # (!\ALU|Mult0|auto_generated|mac_out8~DATAOUT5\ & ((\ALU|Mult0|auto_generated|mac_out6~DATAOUT23\ & (!\ALU|Mult0|auto_generated|add9_result[22]~45\)) # 
-- (!\ALU|Mult0|auto_generated|mac_out6~DATAOUT23\ & ((\ALU|Mult0|auto_generated|add9_result[22]~45\) # (GND)))))
-- \ALU|Mult0|auto_generated|add9_result[23]~47\ = CARRY((\ALU|Mult0|auto_generated|mac_out8~DATAOUT5\ & (!\ALU|Mult0|auto_generated|mac_out6~DATAOUT23\ & !\ALU|Mult0|auto_generated|add9_result[22]~45\)) # (!\ALU|Mult0|auto_generated|mac_out8~DATAOUT5\ & 
-- ((!\ALU|Mult0|auto_generated|add9_result[22]~45\) # (!\ALU|Mult0|auto_generated|mac_out6~DATAOUT23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out8~DATAOUT5\,
	datab => \ALU|Mult0|auto_generated|mac_out6~DATAOUT23\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|add9_result[22]~45\,
	combout => \ALU|Mult0|auto_generated|add9_result[23]~46_combout\,
	cout => \ALU|Mult0|auto_generated|add9_result[23]~47\);

-- Location: LCCOMB_X21_Y13_N0
\ALU|Mult0|auto_generated|add9_result[24]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|add9_result[24]~48_combout\ = ((\ALU|Mult0|auto_generated|mac_out8~DATAOUT6\ $ (\ALU|Mult0|auto_generated|mac_out6~DATAOUT24\ $ (!\ALU|Mult0|auto_generated|add9_result[23]~47\)))) # (GND)
-- \ALU|Mult0|auto_generated|add9_result[24]~49\ = CARRY((\ALU|Mult0|auto_generated|mac_out8~DATAOUT6\ & ((\ALU|Mult0|auto_generated|mac_out6~DATAOUT24\) # (!\ALU|Mult0|auto_generated|add9_result[23]~47\))) # (!\ALU|Mult0|auto_generated|mac_out8~DATAOUT6\ & 
-- (\ALU|Mult0|auto_generated|mac_out6~DATAOUT24\ & !\ALU|Mult0|auto_generated|add9_result[23]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out8~DATAOUT6\,
	datab => \ALU|Mult0|auto_generated|mac_out6~DATAOUT24\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|add9_result[23]~47\,
	combout => \ALU|Mult0|auto_generated|add9_result[24]~48_combout\,
	cout => \ALU|Mult0|auto_generated|add9_result[24]~49\);

-- Location: LCCOMB_X21_Y13_N2
\ALU|Mult0|auto_generated|add9_result[25]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|add9_result[25]~50_combout\ = (\ALU|Mult0|auto_generated|mac_out8~DATAOUT7\ & ((\ALU|Mult0|auto_generated|mac_out6~DATAOUT25\ & (\ALU|Mult0|auto_generated|add9_result[24]~49\ & VCC)) # 
-- (!\ALU|Mult0|auto_generated|mac_out6~DATAOUT25\ & (!\ALU|Mult0|auto_generated|add9_result[24]~49\)))) # (!\ALU|Mult0|auto_generated|mac_out8~DATAOUT7\ & ((\ALU|Mult0|auto_generated|mac_out6~DATAOUT25\ & (!\ALU|Mult0|auto_generated|add9_result[24]~49\)) # 
-- (!\ALU|Mult0|auto_generated|mac_out6~DATAOUT25\ & ((\ALU|Mult0|auto_generated|add9_result[24]~49\) # (GND)))))
-- \ALU|Mult0|auto_generated|add9_result[25]~51\ = CARRY((\ALU|Mult0|auto_generated|mac_out8~DATAOUT7\ & (!\ALU|Mult0|auto_generated|mac_out6~DATAOUT25\ & !\ALU|Mult0|auto_generated|add9_result[24]~49\)) # (!\ALU|Mult0|auto_generated|mac_out8~DATAOUT7\ & 
-- ((!\ALU|Mult0|auto_generated|add9_result[24]~49\) # (!\ALU|Mult0|auto_generated|mac_out6~DATAOUT25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out8~DATAOUT7\,
	datab => \ALU|Mult0|auto_generated|mac_out6~DATAOUT25\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|add9_result[24]~49\,
	combout => \ALU|Mult0|auto_generated|add9_result[25]~50_combout\,
	cout => \ALU|Mult0|auto_generated|add9_result[25]~51\);

-- Location: LCCOMB_X21_Y13_N4
\ALU|Mult0|auto_generated|add9_result[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|add9_result[26]~52_combout\ = ((\ALU|Mult0|auto_generated|mac_out8~DATAOUT8\ $ (\ALU|Mult0|auto_generated|mac_out6~DATAOUT26\ $ (!\ALU|Mult0|auto_generated|add9_result[25]~51\)))) # (GND)
-- \ALU|Mult0|auto_generated|add9_result[26]~53\ = CARRY((\ALU|Mult0|auto_generated|mac_out8~DATAOUT8\ & ((\ALU|Mult0|auto_generated|mac_out6~DATAOUT26\) # (!\ALU|Mult0|auto_generated|add9_result[25]~51\))) # (!\ALU|Mult0|auto_generated|mac_out8~DATAOUT8\ & 
-- (\ALU|Mult0|auto_generated|mac_out6~DATAOUT26\ & !\ALU|Mult0|auto_generated|add9_result[25]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out8~DATAOUT8\,
	datab => \ALU|Mult0|auto_generated|mac_out6~DATAOUT26\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|add9_result[25]~51\,
	combout => \ALU|Mult0|auto_generated|add9_result[26]~52_combout\,
	cout => \ALU|Mult0|auto_generated|add9_result[26]~53\);

-- Location: LCCOMB_X21_Y13_N6
\ALU|Mult0|auto_generated|add9_result[27]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|add9_result[27]~54_combout\ = (\ALU|Mult0|auto_generated|mac_out8~DATAOUT9\ & ((\ALU|Mult0|auto_generated|mac_out6~DATAOUT27\ & (\ALU|Mult0|auto_generated|add9_result[26]~53\ & VCC)) # 
-- (!\ALU|Mult0|auto_generated|mac_out6~DATAOUT27\ & (!\ALU|Mult0|auto_generated|add9_result[26]~53\)))) # (!\ALU|Mult0|auto_generated|mac_out8~DATAOUT9\ & ((\ALU|Mult0|auto_generated|mac_out6~DATAOUT27\ & (!\ALU|Mult0|auto_generated|add9_result[26]~53\)) # 
-- (!\ALU|Mult0|auto_generated|mac_out6~DATAOUT27\ & ((\ALU|Mult0|auto_generated|add9_result[26]~53\) # (GND)))))
-- \ALU|Mult0|auto_generated|add9_result[27]~55\ = CARRY((\ALU|Mult0|auto_generated|mac_out8~DATAOUT9\ & (!\ALU|Mult0|auto_generated|mac_out6~DATAOUT27\ & !\ALU|Mult0|auto_generated|add9_result[26]~53\)) # (!\ALU|Mult0|auto_generated|mac_out8~DATAOUT9\ & 
-- ((!\ALU|Mult0|auto_generated|add9_result[26]~53\) # (!\ALU|Mult0|auto_generated|mac_out6~DATAOUT27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out8~DATAOUT9\,
	datab => \ALU|Mult0|auto_generated|mac_out6~DATAOUT27\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|add9_result[26]~53\,
	combout => \ALU|Mult0|auto_generated|add9_result[27]~54_combout\,
	cout => \ALU|Mult0|auto_generated|add9_result[27]~55\);

-- Location: LCCOMB_X19_Y14_N6
\ALU|Mult0|auto_generated|op_1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|op_1~36_combout\ = ((\ALU|Mult0|auto_generated|add9_result[18]~36_combout\ $ (\ALU|Mult0|auto_generated|mac_out4~DATAOUT18\ $ (!\ALU|Mult0|auto_generated|op_1~35\)))) # (GND)
-- \ALU|Mult0|auto_generated|op_1~37\ = CARRY((\ALU|Mult0|auto_generated|add9_result[18]~36_combout\ & ((\ALU|Mult0|auto_generated|mac_out4~DATAOUT18\) # (!\ALU|Mult0|auto_generated|op_1~35\))) # (!\ALU|Mult0|auto_generated|add9_result[18]~36_combout\ & 
-- (\ALU|Mult0|auto_generated|mac_out4~DATAOUT18\ & !\ALU|Mult0|auto_generated|op_1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|add9_result[18]~36_combout\,
	datab => \ALU|Mult0|auto_generated|mac_out4~DATAOUT18\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|op_1~35\,
	combout => \ALU|Mult0|auto_generated|op_1~36_combout\,
	cout => \ALU|Mult0|auto_generated|op_1~37\);

-- Location: LCCOMB_X19_Y14_N8
\ALU|Mult0|auto_generated|op_1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|op_1~38_combout\ = (\ALU|Mult0|auto_generated|mac_out4~DATAOUT19\ & ((\ALU|Mult0|auto_generated|add9_result[19]~38_combout\ & (\ALU|Mult0|auto_generated|op_1~37\ & VCC)) # (!\ALU|Mult0|auto_generated|add9_result[19]~38_combout\ & 
-- (!\ALU|Mult0|auto_generated|op_1~37\)))) # (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT19\ & ((\ALU|Mult0|auto_generated|add9_result[19]~38_combout\ & (!\ALU|Mult0|auto_generated|op_1~37\)) # (!\ALU|Mult0|auto_generated|add9_result[19]~38_combout\ & 
-- ((\ALU|Mult0|auto_generated|op_1~37\) # (GND)))))
-- \ALU|Mult0|auto_generated|op_1~39\ = CARRY((\ALU|Mult0|auto_generated|mac_out4~DATAOUT19\ & (!\ALU|Mult0|auto_generated|add9_result[19]~38_combout\ & !\ALU|Mult0|auto_generated|op_1~37\)) # (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT19\ & 
-- ((!\ALU|Mult0|auto_generated|op_1~37\) # (!\ALU|Mult0|auto_generated|add9_result[19]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out4~DATAOUT19\,
	datab => \ALU|Mult0|auto_generated|add9_result[19]~38_combout\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|op_1~37\,
	combout => \ALU|Mult0|auto_generated|op_1~38_combout\,
	cout => \ALU|Mult0|auto_generated|op_1~39\);

-- Location: LCCOMB_X19_Y14_N10
\ALU|Mult0|auto_generated|op_1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|op_1~40_combout\ = ((\ALU|Mult0|auto_generated|mac_out4~DATAOUT20\ $ (\ALU|Mult0|auto_generated|add9_result[20]~40_combout\ $ (!\ALU|Mult0|auto_generated|op_1~39\)))) # (GND)
-- \ALU|Mult0|auto_generated|op_1~41\ = CARRY((\ALU|Mult0|auto_generated|mac_out4~DATAOUT20\ & ((\ALU|Mult0|auto_generated|add9_result[20]~40_combout\) # (!\ALU|Mult0|auto_generated|op_1~39\))) # (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT20\ & 
-- (\ALU|Mult0|auto_generated|add9_result[20]~40_combout\ & !\ALU|Mult0|auto_generated|op_1~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out4~DATAOUT20\,
	datab => \ALU|Mult0|auto_generated|add9_result[20]~40_combout\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|op_1~39\,
	combout => \ALU|Mult0|auto_generated|op_1~40_combout\,
	cout => \ALU|Mult0|auto_generated|op_1~41\);

-- Location: LCCOMB_X19_Y14_N12
\ALU|Mult0|auto_generated|op_1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|op_1~42_combout\ = (\ALU|Mult0|auto_generated|mac_out4~DATAOUT21\ & ((\ALU|Mult0|auto_generated|add9_result[21]~42_combout\ & (\ALU|Mult0|auto_generated|op_1~41\ & VCC)) # (!\ALU|Mult0|auto_generated|add9_result[21]~42_combout\ & 
-- (!\ALU|Mult0|auto_generated|op_1~41\)))) # (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT21\ & ((\ALU|Mult0|auto_generated|add9_result[21]~42_combout\ & (!\ALU|Mult0|auto_generated|op_1~41\)) # (!\ALU|Mult0|auto_generated|add9_result[21]~42_combout\ & 
-- ((\ALU|Mult0|auto_generated|op_1~41\) # (GND)))))
-- \ALU|Mult0|auto_generated|op_1~43\ = CARRY((\ALU|Mult0|auto_generated|mac_out4~DATAOUT21\ & (!\ALU|Mult0|auto_generated|add9_result[21]~42_combout\ & !\ALU|Mult0|auto_generated|op_1~41\)) # (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT21\ & 
-- ((!\ALU|Mult0|auto_generated|op_1~41\) # (!\ALU|Mult0|auto_generated|add9_result[21]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out4~DATAOUT21\,
	datab => \ALU|Mult0|auto_generated|add9_result[21]~42_combout\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|op_1~41\,
	combout => \ALU|Mult0|auto_generated|op_1~42_combout\,
	cout => \ALU|Mult0|auto_generated|op_1~43\);

-- Location: LCCOMB_X19_Y14_N14
\ALU|Mult0|auto_generated|op_1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|op_1~44_combout\ = ((\ALU|Mult0|auto_generated|add9_result[22]~44_combout\ $ (\ALU|Mult0|auto_generated|mac_out4~DATAOUT22\ $ (!\ALU|Mult0|auto_generated|op_1~43\)))) # (GND)
-- \ALU|Mult0|auto_generated|op_1~45\ = CARRY((\ALU|Mult0|auto_generated|add9_result[22]~44_combout\ & ((\ALU|Mult0|auto_generated|mac_out4~DATAOUT22\) # (!\ALU|Mult0|auto_generated|op_1~43\))) # (!\ALU|Mult0|auto_generated|add9_result[22]~44_combout\ & 
-- (\ALU|Mult0|auto_generated|mac_out4~DATAOUT22\ & !\ALU|Mult0|auto_generated|op_1~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|add9_result[22]~44_combout\,
	datab => \ALU|Mult0|auto_generated|mac_out4~DATAOUT22\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|op_1~43\,
	combout => \ALU|Mult0|auto_generated|op_1~44_combout\,
	cout => \ALU|Mult0|auto_generated|op_1~45\);

-- Location: LCCOMB_X19_Y14_N16
\ALU|Mult0|auto_generated|op_1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|op_1~46_combout\ = (\ALU|Mult0|auto_generated|mac_out4~DATAOUT23\ & ((\ALU|Mult0|auto_generated|add9_result[23]~46_combout\ & (\ALU|Mult0|auto_generated|op_1~45\ & VCC)) # (!\ALU|Mult0|auto_generated|add9_result[23]~46_combout\ & 
-- (!\ALU|Mult0|auto_generated|op_1~45\)))) # (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT23\ & ((\ALU|Mult0|auto_generated|add9_result[23]~46_combout\ & (!\ALU|Mult0|auto_generated|op_1~45\)) # (!\ALU|Mult0|auto_generated|add9_result[23]~46_combout\ & 
-- ((\ALU|Mult0|auto_generated|op_1~45\) # (GND)))))
-- \ALU|Mult0|auto_generated|op_1~47\ = CARRY((\ALU|Mult0|auto_generated|mac_out4~DATAOUT23\ & (!\ALU|Mult0|auto_generated|add9_result[23]~46_combout\ & !\ALU|Mult0|auto_generated|op_1~45\)) # (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT23\ & 
-- ((!\ALU|Mult0|auto_generated|op_1~45\) # (!\ALU|Mult0|auto_generated|add9_result[23]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out4~DATAOUT23\,
	datab => \ALU|Mult0|auto_generated|add9_result[23]~46_combout\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|op_1~45\,
	combout => \ALU|Mult0|auto_generated|op_1~46_combout\,
	cout => \ALU|Mult0|auto_generated|op_1~47\);

-- Location: LCCOMB_X19_Y14_N18
\ALU|Mult0|auto_generated|op_1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|op_1~48_combout\ = ((\ALU|Mult0|auto_generated|mac_out4~DATAOUT24\ $ (\ALU|Mult0|auto_generated|add9_result[24]~48_combout\ $ (!\ALU|Mult0|auto_generated|op_1~47\)))) # (GND)
-- \ALU|Mult0|auto_generated|op_1~49\ = CARRY((\ALU|Mult0|auto_generated|mac_out4~DATAOUT24\ & ((\ALU|Mult0|auto_generated|add9_result[24]~48_combout\) # (!\ALU|Mult0|auto_generated|op_1~47\))) # (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT24\ & 
-- (\ALU|Mult0|auto_generated|add9_result[24]~48_combout\ & !\ALU|Mult0|auto_generated|op_1~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out4~DATAOUT24\,
	datab => \ALU|Mult0|auto_generated|add9_result[24]~48_combout\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|op_1~47\,
	combout => \ALU|Mult0|auto_generated|op_1~48_combout\,
	cout => \ALU|Mult0|auto_generated|op_1~49\);

-- Location: LCCOMB_X19_Y14_N20
\ALU|Mult0|auto_generated|op_1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|op_1~50_combout\ = (\ALU|Mult0|auto_generated|add9_result[25]~50_combout\ & ((\ALU|Mult0|auto_generated|mac_out4~DATAOUT25\ & (\ALU|Mult0|auto_generated|op_1~49\ & VCC)) # (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT25\ & 
-- (!\ALU|Mult0|auto_generated|op_1~49\)))) # (!\ALU|Mult0|auto_generated|add9_result[25]~50_combout\ & ((\ALU|Mult0|auto_generated|mac_out4~DATAOUT25\ & (!\ALU|Mult0|auto_generated|op_1~49\)) # (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT25\ & 
-- ((\ALU|Mult0|auto_generated|op_1~49\) # (GND)))))
-- \ALU|Mult0|auto_generated|op_1~51\ = CARRY((\ALU|Mult0|auto_generated|add9_result[25]~50_combout\ & (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT25\ & !\ALU|Mult0|auto_generated|op_1~49\)) # (!\ALU|Mult0|auto_generated|add9_result[25]~50_combout\ & 
-- ((!\ALU|Mult0|auto_generated|op_1~49\) # (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|add9_result[25]~50_combout\,
	datab => \ALU|Mult0|auto_generated|mac_out4~DATAOUT25\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|op_1~49\,
	combout => \ALU|Mult0|auto_generated|op_1~50_combout\,
	cout => \ALU|Mult0|auto_generated|op_1~51\);

-- Location: LCCOMB_X19_Y14_N22
\ALU|Mult0|auto_generated|op_1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|op_1~52_combout\ = ((\ALU|Mult0|auto_generated|add9_result[26]~52_combout\ $ (\ALU|Mult0|auto_generated|mac_out4~DATAOUT26\ $ (!\ALU|Mult0|auto_generated|op_1~51\)))) # (GND)
-- \ALU|Mult0|auto_generated|op_1~53\ = CARRY((\ALU|Mult0|auto_generated|add9_result[26]~52_combout\ & ((\ALU|Mult0|auto_generated|mac_out4~DATAOUT26\) # (!\ALU|Mult0|auto_generated|op_1~51\))) # (!\ALU|Mult0|auto_generated|add9_result[26]~52_combout\ & 
-- (\ALU|Mult0|auto_generated|mac_out4~DATAOUT26\ & !\ALU|Mult0|auto_generated|op_1~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|add9_result[26]~52_combout\,
	datab => \ALU|Mult0|auto_generated|mac_out4~DATAOUT26\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|op_1~51\,
	combout => \ALU|Mult0|auto_generated|op_1~52_combout\,
	cout => \ALU|Mult0|auto_generated|op_1~53\);

-- Location: LCCOMB_X19_Y14_N24
\ALU|Mult0|auto_generated|op_1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|op_1~54_combout\ = (\ALU|Mult0|auto_generated|add9_result[27]~54_combout\ & ((\ALU|Mult0|auto_generated|mac_out4~DATAOUT27\ & (\ALU|Mult0|auto_generated|op_1~53\ & VCC)) # (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT27\ & 
-- (!\ALU|Mult0|auto_generated|op_1~53\)))) # (!\ALU|Mult0|auto_generated|add9_result[27]~54_combout\ & ((\ALU|Mult0|auto_generated|mac_out4~DATAOUT27\ & (!\ALU|Mult0|auto_generated|op_1~53\)) # (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT27\ & 
-- ((\ALU|Mult0|auto_generated|op_1~53\) # (GND)))))
-- \ALU|Mult0|auto_generated|op_1~55\ = CARRY((\ALU|Mult0|auto_generated|add9_result[27]~54_combout\ & (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT27\ & !\ALU|Mult0|auto_generated|op_1~53\)) # (!\ALU|Mult0|auto_generated|add9_result[27]~54_combout\ & 
-- ((!\ALU|Mult0|auto_generated|op_1~53\) # (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|add9_result[27]~54_combout\,
	datab => \ALU|Mult0|auto_generated|mac_out4~DATAOUT27\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|op_1~53\,
	combout => \ALU|Mult0|auto_generated|op_1~54_combout\,
	cout => \ALU|Mult0|auto_generated|op_1~55\);

-- Location: FF_X16_Y6_N1
\regFile|regFile[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[3][13]~feeder_combout\,
	asdata => \ALU|Mult0|auto_generated|op_1~54_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sclr => \regFile|regFile[3][5]~52_combout\,
	sload => \ctrl|Decoder0~1_combout\,
	ena => \regFile|regFile[3][0]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[3][13]~q\);

-- Location: FF_X19_Y10_N5
\regFile|regFile[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][13]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[2][0]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[2][13]~q\);

-- Location: FF_X19_Y10_N23
\regFile|regFile[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][13]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[0][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[0][13]~q\);

-- Location: LCCOMB_X11_Y14_N18
\regFile|regFile[1][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[1][13]~feeder_combout\ = \regFile|regFile[3][13]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][13]~19_combout\,
	combout => \regFile|regFile[1][13]~feeder_combout\);

-- Location: FF_X11_Y14_N19
\regFile|regFile[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[1][13]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[1][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[1][13]~q\);

-- Location: LCCOMB_X19_Y10_N12
\aluOp2[13]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[13]~115_combout\ = (\ctrl|raddr2[1]~0_combout\ & (((\ctrl|raddr2[0]~1_combout\)))) # (!\ctrl|raddr2[1]~0_combout\ & ((\ctrl|raddr2[0]~1_combout\ & ((\regFile|regFile[1][13]~q\))) # (!\ctrl|raddr2[0]~1_combout\ & (\regFile|regFile[0][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[0][13]~q\,
	datab => \regFile|regFile[1][13]~q\,
	datac => \ctrl|raddr2[1]~0_combout\,
	datad => \ctrl|raddr2[0]~1_combout\,
	combout => \aluOp2[13]~115_combout\);

-- Location: LCCOMB_X19_Y10_N4
\aluOp2[13]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[13]~116_combout\ = (\ctrl|raddr2[1]~0_combout\ & ((\aluOp2[13]~115_combout\ & (\regFile|regFile[3][13]~q\)) # (!\aluOp2[13]~115_combout\ & ((\regFile|regFile[2][13]~q\))))) # (!\ctrl|raddr2[1]~0_combout\ & (((\aluOp2[13]~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[3][13]~q\,
	datab => \ctrl|raddr2[1]~0_combout\,
	datac => \regFile|regFile[2][13]~q\,
	datad => \aluOp2[13]~115_combout\,
	combout => \aluOp2[13]~116_combout\);

-- Location: FF_X16_Y14_N9
\regFile|regFile[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][13]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[5][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[5][13]~q\);

-- Location: LCCOMB_X11_Y14_N16
\regFile|regFile[6][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[6][13]~feeder_combout\ = \regFile|regFile[3][13]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][13]~19_combout\,
	combout => \regFile|regFile[6][13]~feeder_combout\);

-- Location: FF_X11_Y14_N17
\regFile|regFile[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[6][13]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[6][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[6][13]~q\);

-- Location: LCCOMB_X16_Y14_N14
\regFile|regFile[4][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[4][13]~feeder_combout\ = \regFile|regFile[3][13]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regFile|regFile[3][13]~19_combout\,
	combout => \regFile|regFile[4][13]~feeder_combout\);

-- Location: FF_X16_Y14_N15
\regFile|regFile[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[4][13]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[4][0]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[4][13]~q\);

-- Location: LCCOMB_X16_Y14_N24
\aluOp2[13]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[13]~117_combout\ = (\ctrl|raddr2[1]~0_combout\ & ((\regFile|regFile[6][13]~q\) # ((\ctrl|raddr2[0]~1_combout\)))) # (!\ctrl|raddr2[1]~0_combout\ & (((\regFile|regFile[4][13]~q\ & !\ctrl|raddr2[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[6][13]~q\,
	datab => \regFile|regFile[4][13]~q\,
	datac => \ctrl|raddr2[1]~0_combout\,
	datad => \ctrl|raddr2[0]~1_combout\,
	combout => \aluOp2[13]~117_combout\);

-- Location: LCCOMB_X16_Y14_N10
\aluOp2[13]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[13]~118_combout\ = (\ctrl|raddr2[0]~1_combout\ & ((\aluOp2[13]~117_combout\ & (\regFile|regFile[7][13]~q\)) # (!\aluOp2[13]~117_combout\ & ((\regFile|regFile[5][13]~q\))))) # (!\ctrl|raddr2[0]~1_combout\ & (((\aluOp2[13]~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[7][13]~q\,
	datab => \regFile|regFile[5][13]~q\,
	datac => \ctrl|raddr2[0]~1_combout\,
	datad => \aluOp2[13]~117_combout\,
	combout => \aluOp2[13]~118_combout\);

-- Location: LCCOMB_X16_Y14_N12
\aluOp2[13]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[13]~119_combout\ = (\aluOp2[0]~5_combout\ & ((\aluOp2[13]~116_combout\) # ((\aluOp2[0]~9_combout\ & \aluOp2[13]~118_combout\)))) # (!\aluOp2[0]~5_combout\ & (((\aluOp2[0]~9_combout\ & \aluOp2[13]~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[0]~5_combout\,
	datab => \aluOp2[13]~116_combout\,
	datac => \aluOp2[0]~9_combout\,
	datad => \aluOp2[13]~118_combout\,
	combout => \aluOp2[13]~119_combout\);

-- Location: LCCOMB_X21_Y13_N8
\ALU|Mult0|auto_generated|add9_result[28]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|add9_result[28]~56_combout\ = ((\ALU|Mult0|auto_generated|mac_out6~DATAOUT28\ $ (\ALU|Mult0|auto_generated|mac_out8~DATAOUT10\ $ (!\ALU|Mult0|auto_generated|add9_result[27]~55\)))) # (GND)
-- \ALU|Mult0|auto_generated|add9_result[28]~57\ = CARRY((\ALU|Mult0|auto_generated|mac_out6~DATAOUT28\ & ((\ALU|Mult0|auto_generated|mac_out8~DATAOUT10\) # (!\ALU|Mult0|auto_generated|add9_result[27]~55\))) # (!\ALU|Mult0|auto_generated|mac_out6~DATAOUT28\ 
-- & (\ALU|Mult0|auto_generated|mac_out8~DATAOUT10\ & !\ALU|Mult0|auto_generated|add9_result[27]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out6~DATAOUT28\,
	datab => \ALU|Mult0|auto_generated|mac_out8~DATAOUT10\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|add9_result[27]~55\,
	combout => \ALU|Mult0|auto_generated|add9_result[28]~56_combout\,
	cout => \ALU|Mult0|auto_generated|add9_result[28]~57\);

-- Location: LCCOMB_X21_Y13_N10
\ALU|Mult0|auto_generated|add9_result[29]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|add9_result[29]~58_combout\ = (\ALU|Mult0|auto_generated|mac_out6~DATAOUT29\ & ((\ALU|Mult0|auto_generated|mac_out8~DATAOUT11\ & (\ALU|Mult0|auto_generated|add9_result[28]~57\ & VCC)) # 
-- (!\ALU|Mult0|auto_generated|mac_out8~DATAOUT11\ & (!\ALU|Mult0|auto_generated|add9_result[28]~57\)))) # (!\ALU|Mult0|auto_generated|mac_out6~DATAOUT29\ & ((\ALU|Mult0|auto_generated|mac_out8~DATAOUT11\ & (!\ALU|Mult0|auto_generated|add9_result[28]~57\)) # 
-- (!\ALU|Mult0|auto_generated|mac_out8~DATAOUT11\ & ((\ALU|Mult0|auto_generated|add9_result[28]~57\) # (GND)))))
-- \ALU|Mult0|auto_generated|add9_result[29]~59\ = CARRY((\ALU|Mult0|auto_generated|mac_out6~DATAOUT29\ & (!\ALU|Mult0|auto_generated|mac_out8~DATAOUT11\ & !\ALU|Mult0|auto_generated|add9_result[28]~57\)) # (!\ALU|Mult0|auto_generated|mac_out6~DATAOUT29\ & 
-- ((!\ALU|Mult0|auto_generated|add9_result[28]~57\) # (!\ALU|Mult0|auto_generated|mac_out8~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out6~DATAOUT29\,
	datab => \ALU|Mult0|auto_generated|mac_out8~DATAOUT11\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|add9_result[28]~57\,
	combout => \ALU|Mult0|auto_generated|add9_result[29]~58_combout\,
	cout => \ALU|Mult0|auto_generated|add9_result[29]~59\);

-- Location: LCCOMB_X21_Y13_N12
\ALU|Mult0|auto_generated|add9_result[30]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|add9_result[30]~60_combout\ = ((\ALU|Mult0|auto_generated|mac_out6~DATAOUT30\ $ (\ALU|Mult0|auto_generated|mac_out8~DATAOUT12\ $ (!\ALU|Mult0|auto_generated|add9_result[29]~59\)))) # (GND)
-- \ALU|Mult0|auto_generated|add9_result[30]~61\ = CARRY((\ALU|Mult0|auto_generated|mac_out6~DATAOUT30\ & ((\ALU|Mult0|auto_generated|mac_out8~DATAOUT12\) # (!\ALU|Mult0|auto_generated|add9_result[29]~59\))) # (!\ALU|Mult0|auto_generated|mac_out6~DATAOUT30\ 
-- & (\ALU|Mult0|auto_generated|mac_out8~DATAOUT12\ & !\ALU|Mult0|auto_generated|add9_result[29]~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out6~DATAOUT30\,
	datab => \ALU|Mult0|auto_generated|mac_out8~DATAOUT12\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|add9_result[29]~59\,
	combout => \ALU|Mult0|auto_generated|add9_result[30]~60_combout\,
	cout => \ALU|Mult0|auto_generated|add9_result[30]~61\);

-- Location: LCCOMB_X21_Y13_N14
\ALU|Mult0|auto_generated|add9_result[31]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|add9_result[31]~62_combout\ = (\ALU|Mult0|auto_generated|mac_out8~DATAOUT13\ & ((\ALU|Mult0|auto_generated|mac_out6~DATAOUT31\ & (\ALU|Mult0|auto_generated|add9_result[30]~61\ & VCC)) # 
-- (!\ALU|Mult0|auto_generated|mac_out6~DATAOUT31\ & (!\ALU|Mult0|auto_generated|add9_result[30]~61\)))) # (!\ALU|Mult0|auto_generated|mac_out8~DATAOUT13\ & ((\ALU|Mult0|auto_generated|mac_out6~DATAOUT31\ & (!\ALU|Mult0|auto_generated|add9_result[30]~61\)) # 
-- (!\ALU|Mult0|auto_generated|mac_out6~DATAOUT31\ & ((\ALU|Mult0|auto_generated|add9_result[30]~61\) # (GND)))))
-- \ALU|Mult0|auto_generated|add9_result[31]~63\ = CARRY((\ALU|Mult0|auto_generated|mac_out8~DATAOUT13\ & (!\ALU|Mult0|auto_generated|mac_out6~DATAOUT31\ & !\ALU|Mult0|auto_generated|add9_result[30]~61\)) # (!\ALU|Mult0|auto_generated|mac_out8~DATAOUT13\ & 
-- ((!\ALU|Mult0|auto_generated|add9_result[30]~61\) # (!\ALU|Mult0|auto_generated|mac_out6~DATAOUT31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out8~DATAOUT13\,
	datab => \ALU|Mult0|auto_generated|mac_out6~DATAOUT31\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|add9_result[30]~61\,
	combout => \ALU|Mult0|auto_generated|add9_result[31]~62_combout\,
	cout => \ALU|Mult0|auto_generated|add9_result[31]~63\);

-- Location: LCCOMB_X21_Y13_N16
\ALU|Mult0|auto_generated|add9_result[32]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|add9_result[32]~64_combout\ = !\ALU|Mult0|auto_generated|add9_result[31]~63\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ALU|Mult0|auto_generated|add9_result[31]~63\,
	combout => \ALU|Mult0|auto_generated|add9_result[32]~64_combout\);

-- Location: LCCOMB_X19_Y14_N26
\ALU|Mult0|auto_generated|op_1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|op_1~56_combout\ = ((\ALU|Mult0|auto_generated|mac_out4~DATAOUT28\ $ (\ALU|Mult0|auto_generated|add9_result[28]~56_combout\ $ (!\ALU|Mult0|auto_generated|op_1~55\)))) # (GND)
-- \ALU|Mult0|auto_generated|op_1~57\ = CARRY((\ALU|Mult0|auto_generated|mac_out4~DATAOUT28\ & ((\ALU|Mult0|auto_generated|add9_result[28]~56_combout\) # (!\ALU|Mult0|auto_generated|op_1~55\))) # (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT28\ & 
-- (\ALU|Mult0|auto_generated|add9_result[28]~56_combout\ & !\ALU|Mult0|auto_generated|op_1~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out4~DATAOUT28\,
	datab => \ALU|Mult0|auto_generated|add9_result[28]~56_combout\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|op_1~55\,
	combout => \ALU|Mult0|auto_generated|op_1~56_combout\,
	cout => \ALU|Mult0|auto_generated|op_1~57\);

-- Location: LCCOMB_X19_Y14_N28
\ALU|Mult0|auto_generated|op_1~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|op_1~58_combout\ = (\ALU|Mult0|auto_generated|mac_out4~DATAOUT29\ & ((\ALU|Mult0|auto_generated|add9_result[29]~58_combout\ & (\ALU|Mult0|auto_generated|op_1~57\ & VCC)) # (!\ALU|Mult0|auto_generated|add9_result[29]~58_combout\ & 
-- (!\ALU|Mult0|auto_generated|op_1~57\)))) # (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT29\ & ((\ALU|Mult0|auto_generated|add9_result[29]~58_combout\ & (!\ALU|Mult0|auto_generated|op_1~57\)) # (!\ALU|Mult0|auto_generated|add9_result[29]~58_combout\ & 
-- ((\ALU|Mult0|auto_generated|op_1~57\) # (GND)))))
-- \ALU|Mult0|auto_generated|op_1~59\ = CARRY((\ALU|Mult0|auto_generated|mac_out4~DATAOUT29\ & (!\ALU|Mult0|auto_generated|add9_result[29]~58_combout\ & !\ALU|Mult0|auto_generated|op_1~57\)) # (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT29\ & 
-- ((!\ALU|Mult0|auto_generated|op_1~57\) # (!\ALU|Mult0|auto_generated|add9_result[29]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out4~DATAOUT29\,
	datab => \ALU|Mult0|auto_generated|add9_result[29]~58_combout\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|op_1~57\,
	combout => \ALU|Mult0|auto_generated|op_1~58_combout\,
	cout => \ALU|Mult0|auto_generated|op_1~59\);

-- Location: LCCOMB_X19_Y14_N30
\ALU|Mult0|auto_generated|op_1~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|op_1~60_combout\ = ((\ALU|Mult0|auto_generated|mac_out4~DATAOUT30\ $ (\ALU|Mult0|auto_generated|add9_result[30]~60_combout\ $ (!\ALU|Mult0|auto_generated|op_1~59\)))) # (GND)
-- \ALU|Mult0|auto_generated|op_1~61\ = CARRY((\ALU|Mult0|auto_generated|mac_out4~DATAOUT30\ & ((\ALU|Mult0|auto_generated|add9_result[30]~60_combout\) # (!\ALU|Mult0|auto_generated|op_1~59\))) # (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT30\ & 
-- (\ALU|Mult0|auto_generated|add9_result[30]~60_combout\ & !\ALU|Mult0|auto_generated|op_1~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out4~DATAOUT30\,
	datab => \ALU|Mult0|auto_generated|add9_result[30]~60_combout\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|op_1~59\,
	combout => \ALU|Mult0|auto_generated|op_1~60_combout\,
	cout => \ALU|Mult0|auto_generated|op_1~61\);

-- Location: LCCOMB_X19_Y13_N0
\ALU|Mult0|auto_generated|op_1~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|op_1~62_combout\ = (\ALU|Mult0|auto_generated|add9_result[31]~62_combout\ & ((\ALU|Mult0|auto_generated|mac_out4~DATAOUT31\ & (\ALU|Mult0|auto_generated|op_1~61\ & VCC)) # (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT31\ & 
-- (!\ALU|Mult0|auto_generated|op_1~61\)))) # (!\ALU|Mult0|auto_generated|add9_result[31]~62_combout\ & ((\ALU|Mult0|auto_generated|mac_out4~DATAOUT31\ & (!\ALU|Mult0|auto_generated|op_1~61\)) # (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT31\ & 
-- ((\ALU|Mult0|auto_generated|op_1~61\) # (GND)))))
-- \ALU|Mult0|auto_generated|op_1~63\ = CARRY((\ALU|Mult0|auto_generated|add9_result[31]~62_combout\ & (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT31\ & !\ALU|Mult0|auto_generated|op_1~61\)) # (!\ALU|Mult0|auto_generated|add9_result[31]~62_combout\ & 
-- ((!\ALU|Mult0|auto_generated|op_1~61\) # (!\ALU|Mult0|auto_generated|mac_out4~DATAOUT31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|add9_result[31]~62_combout\,
	datab => \ALU|Mult0|auto_generated|mac_out4~DATAOUT31\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|op_1~61\,
	combout => \ALU|Mult0|auto_generated|op_1~62_combout\,
	cout => \ALU|Mult0|auto_generated|op_1~63\);

-- Location: LCCOMB_X19_Y13_N2
\ALU|Mult0|auto_generated|op_1~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|op_1~64_combout\ = ((\ALU|Mult0|auto_generated|add9_result[32]~64_combout\ $ (\ALU|Mult0|auto_generated|mac_out8~DATAOUT14\ $ (!\ALU|Mult0|auto_generated|op_1~63\)))) # (GND)
-- \ALU|Mult0|auto_generated|op_1~65\ = CARRY((\ALU|Mult0|auto_generated|add9_result[32]~64_combout\ & ((\ALU|Mult0|auto_generated|mac_out8~DATAOUT14\) # (!\ALU|Mult0|auto_generated|op_1~63\))) # (!\ALU|Mult0|auto_generated|add9_result[32]~64_combout\ & 
-- (\ALU|Mult0|auto_generated|mac_out8~DATAOUT14\ & !\ALU|Mult0|auto_generated|op_1~63\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|add9_result[32]~64_combout\,
	datab => \ALU|Mult0|auto_generated|mac_out8~DATAOUT14\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|op_1~63\,
	combout => \ALU|Mult0|auto_generated|op_1~64_combout\,
	cout => \ALU|Mult0|auto_generated|op_1~65\);

-- Location: LCCOMB_X19_Y13_N4
\ALU|Mult0|auto_generated|op_1~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|op_1~66_combout\ = (\ALU|Mult0|auto_generated|mac_out8~DATAOUT15\ & (!\ALU|Mult0|auto_generated|op_1~65\)) # (!\ALU|Mult0|auto_generated|mac_out8~DATAOUT15\ & ((\ALU|Mult0|auto_generated|op_1~65\) # (GND)))
-- \ALU|Mult0|auto_generated|op_1~67\ = CARRY((!\ALU|Mult0|auto_generated|op_1~65\) # (!\ALU|Mult0|auto_generated|mac_out8~DATAOUT15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ALU|Mult0|auto_generated|mac_out8~DATAOUT15\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|op_1~65\,
	combout => \ALU|Mult0|auto_generated|op_1~66_combout\,
	cout => \ALU|Mult0|auto_generated|op_1~67\);

-- Location: LCCOMB_X19_Y13_N6
\ALU|Mult0|auto_generated|op_1~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|op_1~68_combout\ = (\ALU|Mult0|auto_generated|mac_out8~DATAOUT16\ & (\ALU|Mult0|auto_generated|op_1~67\ $ (GND))) # (!\ALU|Mult0|auto_generated|mac_out8~DATAOUT16\ & (!\ALU|Mult0|auto_generated|op_1~67\ & VCC))
-- \ALU|Mult0|auto_generated|op_1~69\ = CARRY((\ALU|Mult0|auto_generated|mac_out8~DATAOUT16\ & !\ALU|Mult0|auto_generated|op_1~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ALU|Mult0|auto_generated|mac_out8~DATAOUT16\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|op_1~67\,
	combout => \ALU|Mult0|auto_generated|op_1~68_combout\,
	cout => \ALU|Mult0|auto_generated|op_1~69\);

-- Location: LCCOMB_X19_Y13_N8
\ALU|Mult0|auto_generated|op_1~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|op_1~70_combout\ = (\ALU|Mult0|auto_generated|mac_out8~DATAOUT17\ & (!\ALU|Mult0|auto_generated|op_1~69\)) # (!\ALU|Mult0|auto_generated|mac_out8~DATAOUT17\ & ((\ALU|Mult0|auto_generated|op_1~69\) # (GND)))
-- \ALU|Mult0|auto_generated|op_1~71\ = CARRY((!\ALU|Mult0|auto_generated|op_1~69\) # (!\ALU|Mult0|auto_generated|mac_out8~DATAOUT17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out8~DATAOUT17\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|op_1~69\,
	combout => \ALU|Mult0|auto_generated|op_1~70_combout\,
	cout => \ALU|Mult0|auto_generated|op_1~71\);

-- Location: LCCOMB_X19_Y13_N10
\ALU|Mult0|auto_generated|op_1~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|op_1~72_combout\ = (\ALU|Mult0|auto_generated|mac_out8~DATAOUT18\ & (\ALU|Mult0|auto_generated|op_1~71\ $ (GND))) # (!\ALU|Mult0|auto_generated|mac_out8~DATAOUT18\ & (!\ALU|Mult0|auto_generated|op_1~71\ & VCC))
-- \ALU|Mult0|auto_generated|op_1~73\ = CARRY((\ALU|Mult0|auto_generated|mac_out8~DATAOUT18\ & !\ALU|Mult0|auto_generated|op_1~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ALU|Mult0|auto_generated|mac_out8~DATAOUT18\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|op_1~71\,
	combout => \ALU|Mult0|auto_generated|op_1~72_combout\,
	cout => \ALU|Mult0|auto_generated|op_1~73\);

-- Location: LCCOMB_X19_Y13_N12
\ALU|Mult0|auto_generated|op_1~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|op_1~74_combout\ = (\ALU|Mult0|auto_generated|mac_out8~DATAOUT19\ & (!\ALU|Mult0|auto_generated|op_1~73\)) # (!\ALU|Mult0|auto_generated|mac_out8~DATAOUT19\ & ((\ALU|Mult0|auto_generated|op_1~73\) # (GND)))
-- \ALU|Mult0|auto_generated|op_1~75\ = CARRY((!\ALU|Mult0|auto_generated|op_1~73\) # (!\ALU|Mult0|auto_generated|mac_out8~DATAOUT19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ALU|Mult0|auto_generated|mac_out8~DATAOUT19\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|op_1~73\,
	combout => \ALU|Mult0|auto_generated|op_1~74_combout\,
	cout => \ALU|Mult0|auto_generated|op_1~75\);

-- Location: FF_X11_Y15_N7
\regFile|regFile[3][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[3][23]~feeder_combout\,
	asdata => \ALU|Mult0|auto_generated|op_1~74_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sclr => \regFile|regFile[3][5]~52_combout\,
	sload => \ctrl|Decoder0~1_combout\,
	ena => \regFile|regFile[3][0]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[3][23]~q\);

-- Location: FF_X13_Y13_N21
\regFile|regFile[2][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][23]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[2][0]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[2][23]~q\);

-- Location: FF_X17_Y12_N3
\regFile|regFile[1][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][23]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[1][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[1][23]~q\);

-- Location: FF_X13_Y13_N15
\regFile|regFile[0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][23]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[0][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[0][23]~q\);

-- Location: LCCOMB_X13_Y13_N0
\aluOp2[23]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[23]~80_combout\ = (\ctrl|raddr2[1]~0_combout\ & (((\ctrl|raddr2[0]~1_combout\)))) # (!\ctrl|raddr2[1]~0_combout\ & ((\ctrl|raddr2[0]~1_combout\ & (\regFile|regFile[1][23]~q\)) # (!\ctrl|raddr2[0]~1_combout\ & ((\regFile|regFile[0][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[1][23]~q\,
	datab => \regFile|regFile[0][23]~q\,
	datac => \ctrl|raddr2[1]~0_combout\,
	datad => \ctrl|raddr2[0]~1_combout\,
	combout => \aluOp2[23]~80_combout\);

-- Location: LCCOMB_X13_Y13_N20
\aluOp2[23]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[23]~81_combout\ = (\ctrl|raddr2[1]~0_combout\ & ((\aluOp2[23]~80_combout\ & (\regFile|regFile[3][23]~q\)) # (!\aluOp2[23]~80_combout\ & ((\regFile|regFile[2][23]~q\))))) # (!\ctrl|raddr2[1]~0_combout\ & (((\aluOp2[23]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|raddr2[1]~0_combout\,
	datab => \regFile|regFile[3][23]~q\,
	datac => \regFile|regFile[2][23]~q\,
	datad => \aluOp2[23]~80_combout\,
	combout => \aluOp2[23]~81_combout\);

-- Location: FF_X17_Y12_N17
\regFile|regFile[7][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][23]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[7][0]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[7][23]~q\);

-- Location: LCCOMB_X12_Y13_N20
\regFile|regFile[4][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[4][23]~feeder_combout\ = \regFile|regFile[3][23]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regFile|regFile[3][23]~9_combout\,
	combout => \regFile|regFile[4][23]~feeder_combout\);

-- Location: FF_X12_Y13_N21
\regFile|regFile[4][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[4][23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[4][0]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[4][23]~q\);

-- Location: FF_X16_Y13_N9
\regFile|regFile[6][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][23]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[6][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[6][23]~q\);

-- Location: LCCOMB_X12_Y13_N6
\aluOp2[23]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[23]~82_combout\ = (\ctrl|raddr2[0]~1_combout\ & (((\ctrl|raddr2[1]~0_combout\)))) # (!\ctrl|raddr2[0]~1_combout\ & ((\ctrl|raddr2[1]~0_combout\ & ((\regFile|regFile[6][23]~q\))) # (!\ctrl|raddr2[1]~0_combout\ & (\regFile|regFile[4][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|raddr2[0]~1_combout\,
	datab => \regFile|regFile[4][23]~q\,
	datac => \regFile|regFile[6][23]~q\,
	datad => \ctrl|raddr2[1]~0_combout\,
	combout => \aluOp2[23]~82_combout\);

-- Location: LCCOMB_X12_Y13_N28
\aluOp2[23]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[23]~83_combout\ = (\ctrl|raddr2[0]~1_combout\ & ((\aluOp2[23]~82_combout\ & ((\regFile|regFile[7][23]~q\))) # (!\aluOp2[23]~82_combout\ & (\regFile|regFile[5][23]~q\)))) # (!\ctrl|raddr2[0]~1_combout\ & (((\aluOp2[23]~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[5][23]~q\,
	datab => \regFile|regFile[7][23]~q\,
	datac => \ctrl|raddr2[0]~1_combout\,
	datad => \aluOp2[23]~82_combout\,
	combout => \aluOp2[23]~83_combout\);

-- Location: LCCOMB_X13_Y11_N0
\aluOp2[23]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[23]~84_combout\ = (\aluOp2[0]~9_combout\ & ((\aluOp2[23]~83_combout\) # ((\aluOp2[0]~5_combout\ & \aluOp2[23]~81_combout\)))) # (!\aluOp2[0]~9_combout\ & (\aluOp2[0]~5_combout\ & (\aluOp2[23]~81_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[0]~9_combout\,
	datab => \aluOp2[0]~5_combout\,
	datac => \aluOp2[23]~81_combout\,
	datad => \aluOp2[23]~83_combout\,
	combout => \aluOp2[23]~84_combout\);

-- Location: FF_X10_Y14_N11
\regFile|regFile[3][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[3][21]~feeder_combout\,
	asdata => \ALU|Mult0|auto_generated|op_1~70_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sclr => \regFile|regFile[3][5]~52_combout\,
	sload => \ctrl|Decoder0~1_combout\,
	ena => \regFile|regFile[3][0]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[3][21]~q\);

-- Location: FF_X13_Y14_N25
\regFile|regFile[2][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][21]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[2][0]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[2][21]~q\);

-- Location: FF_X14_Y14_N5
\regFile|regFile[1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][21]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[1][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[1][21]~q\);

-- Location: FF_X13_Y14_N3
\regFile|regFile[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][21]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[0][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[0][21]~q\);

-- Location: LCCOMB_X13_Y14_N2
\aluOp2[21]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[21]~95_combout\ = (\ctrl|raddr2[1]~0_combout\ & (((\ctrl|raddr2[0]~1_combout\)))) # (!\ctrl|raddr2[1]~0_combout\ & ((\ctrl|raddr2[0]~1_combout\ & (\regFile|regFile[1][21]~q\)) # (!\ctrl|raddr2[0]~1_combout\ & ((\regFile|regFile[0][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[1][21]~q\,
	datab => \ctrl|raddr2[1]~0_combout\,
	datac => \regFile|regFile[0][21]~q\,
	datad => \ctrl|raddr2[0]~1_combout\,
	combout => \aluOp2[21]~95_combout\);

-- Location: LCCOMB_X13_Y14_N24
\aluOp2[21]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[21]~96_combout\ = (\ctrl|raddr2[1]~0_combout\ & ((\aluOp2[21]~95_combout\ & (\regFile|regFile[3][21]~q\)) # (!\aluOp2[21]~95_combout\ & ((\regFile|regFile[2][21]~q\))))) # (!\ctrl|raddr2[1]~0_combout\ & (((\aluOp2[21]~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|raddr2[1]~0_combout\,
	datab => \regFile|regFile[3][21]~q\,
	datac => \regFile|regFile[2][21]~q\,
	datad => \aluOp2[21]~95_combout\,
	combout => \aluOp2[21]~96_combout\);

-- Location: FF_X14_Y14_N17
\regFile|regFile[5][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][21]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[5][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[5][21]~q\);

-- Location: FF_X18_Y14_N11
\regFile|regFile[4][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][21]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[4][0]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[4][21]~q\);

-- Location: FF_X18_Y14_N17
\regFile|regFile[6][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][21]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[6][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[6][21]~q\);

-- Location: LCCOMB_X18_Y14_N24
\aluOp2[21]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[21]~97_combout\ = (\ctrl|raddr2[0]~1_combout\ & (((\ctrl|raddr2[1]~0_combout\)))) # (!\ctrl|raddr2[0]~1_combout\ & ((\ctrl|raddr2[1]~0_combout\ & ((\regFile|regFile[6][21]~q\))) # (!\ctrl|raddr2[1]~0_combout\ & (\regFile|regFile[4][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[4][21]~q\,
	datab => \regFile|regFile[6][21]~q\,
	datac => \ctrl|raddr2[0]~1_combout\,
	datad => \ctrl|raddr2[1]~0_combout\,
	combout => \aluOp2[21]~97_combout\);

-- Location: LCCOMB_X14_Y14_N10
\aluOp2[21]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[21]~98_combout\ = (\ctrl|raddr2[0]~1_combout\ & ((\aluOp2[21]~97_combout\ & ((\regFile|regFile[7][21]~q\))) # (!\aluOp2[21]~97_combout\ & (\regFile|regFile[5][21]~q\)))) # (!\ctrl|raddr2[0]~1_combout\ & (((\aluOp2[21]~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|raddr2[0]~1_combout\,
	datab => \regFile|regFile[5][21]~q\,
	datac => \regFile|regFile[7][21]~q\,
	datad => \aluOp2[21]~97_combout\,
	combout => \aluOp2[21]~98_combout\);

-- Location: LCCOMB_X14_Y14_N0
\aluOp2[21]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[21]~99_combout\ = (\aluOp2[0]~5_combout\ & ((\aluOp2[21]~96_combout\) # ((\aluOp2[0]~9_combout\ & \aluOp2[21]~98_combout\)))) # (!\aluOp2[0]~5_combout\ & (((\aluOp2[0]~9_combout\ & \aluOp2[21]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[0]~5_combout\,
	datab => \aluOp2[21]~96_combout\,
	datac => \aluOp2[0]~9_combout\,
	datad => \aluOp2[21]~98_combout\,
	combout => \aluOp2[21]~99_combout\);

-- Location: LCCOMB_X19_Y13_N14
\ALU|Mult0|auto_generated|op_1~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|op_1~76_combout\ = (\ALU|Mult0|auto_generated|mac_out8~DATAOUT20\ & (\ALU|Mult0|auto_generated|op_1~75\ $ (GND))) # (!\ALU|Mult0|auto_generated|mac_out8~DATAOUT20\ & (!\ALU|Mult0|auto_generated|op_1~75\ & VCC))
-- \ALU|Mult0|auto_generated|op_1~77\ = CARRY((\ALU|Mult0|auto_generated|mac_out8~DATAOUT20\ & !\ALU|Mult0|auto_generated|op_1~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ALU|Mult0|auto_generated|mac_out8~DATAOUT20\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|op_1~75\,
	combout => \ALU|Mult0|auto_generated|op_1~76_combout\,
	cout => \ALU|Mult0|auto_generated|op_1~77\);

-- Location: LCCOMB_X19_Y13_N16
\ALU|Mult0|auto_generated|op_1~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|op_1~78_combout\ = (\ALU|Mult0|auto_generated|mac_out8~DATAOUT21\ & (!\ALU|Mult0|auto_generated|op_1~77\)) # (!\ALU|Mult0|auto_generated|mac_out8~DATAOUT21\ & ((\ALU|Mult0|auto_generated|op_1~77\) # (GND)))
-- \ALU|Mult0|auto_generated|op_1~79\ = CARRY((!\ALU|Mult0|auto_generated|op_1~77\) # (!\ALU|Mult0|auto_generated|mac_out8~DATAOUT21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ALU|Mult0|auto_generated|mac_out8~DATAOUT21\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|op_1~77\,
	combout => \ALU|Mult0|auto_generated|op_1~78_combout\,
	cout => \ALU|Mult0|auto_generated|op_1~79\);

-- Location: LCCOMB_X19_Y13_N18
\ALU|Mult0|auto_generated|op_1~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|op_1~80_combout\ = (\ALU|Mult0|auto_generated|mac_out8~DATAOUT22\ & (\ALU|Mult0|auto_generated|op_1~79\ $ (GND))) # (!\ALU|Mult0|auto_generated|mac_out8~DATAOUT22\ & (!\ALU|Mult0|auto_generated|op_1~79\ & VCC))
-- \ALU|Mult0|auto_generated|op_1~81\ = CARRY((\ALU|Mult0|auto_generated|mac_out8~DATAOUT22\ & !\ALU|Mult0|auto_generated|op_1~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ALU|Mult0|auto_generated|mac_out8~DATAOUT22\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|op_1~79\,
	combout => \ALU|Mult0|auto_generated|op_1~80_combout\,
	cout => \ALU|Mult0|auto_generated|op_1~81\);

-- Location: LCCOMB_X19_Y13_N20
\ALU|Mult0|auto_generated|op_1~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|op_1~82_combout\ = (\ALU|Mult0|auto_generated|mac_out8~DATAOUT23\ & (!\ALU|Mult0|auto_generated|op_1~81\)) # (!\ALU|Mult0|auto_generated|mac_out8~DATAOUT23\ & ((\ALU|Mult0|auto_generated|op_1~81\) # (GND)))
-- \ALU|Mult0|auto_generated|op_1~83\ = CARRY((!\ALU|Mult0|auto_generated|op_1~81\) # (!\ALU|Mult0|auto_generated|mac_out8~DATAOUT23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ALU|Mult0|auto_generated|mac_out8~DATAOUT23\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|op_1~81\,
	combout => \ALU|Mult0|auto_generated|op_1~82_combout\,
	cout => \ALU|Mult0|auto_generated|op_1~83\);

-- Location: LCCOMB_X19_Y13_N22
\ALU|Mult0|auto_generated|op_1~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|op_1~84_combout\ = (\ALU|Mult0|auto_generated|mac_out8~DATAOUT24\ & (\ALU|Mult0|auto_generated|op_1~83\ $ (GND))) # (!\ALU|Mult0|auto_generated|mac_out8~DATAOUT24\ & (!\ALU|Mult0|auto_generated|op_1~83\ & VCC))
-- \ALU|Mult0|auto_generated|op_1~85\ = CARRY((\ALU|Mult0|auto_generated|mac_out8~DATAOUT24\ & !\ALU|Mult0|auto_generated|op_1~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out8~DATAOUT24\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|op_1~83\,
	combout => \ALU|Mult0|auto_generated|op_1~84_combout\,
	cout => \ALU|Mult0|auto_generated|op_1~85\);

-- Location: LCCOMB_X19_Y13_N24
\ALU|Mult0|auto_generated|op_1~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|op_1~86_combout\ = (\ALU|Mult0|auto_generated|mac_out8~DATAOUT25\ & (!\ALU|Mult0|auto_generated|op_1~85\)) # (!\ALU|Mult0|auto_generated|mac_out8~DATAOUT25\ & ((\ALU|Mult0|auto_generated|op_1~85\) # (GND)))
-- \ALU|Mult0|auto_generated|op_1~87\ = CARRY((!\ALU|Mult0|auto_generated|op_1~85\) # (!\ALU|Mult0|auto_generated|mac_out8~DATAOUT25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out8~DATAOUT25\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|op_1~85\,
	combout => \ALU|Mult0|auto_generated|op_1~86_combout\,
	cout => \ALU|Mult0|auto_generated|op_1~87\);

-- Location: LCCOMB_X19_Y13_N26
\ALU|Mult0|auto_generated|op_1~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|op_1~88_combout\ = (\ALU|Mult0|auto_generated|mac_out8~DATAOUT26\ & (\ALU|Mult0|auto_generated|op_1~87\ $ (GND))) # (!\ALU|Mult0|auto_generated|mac_out8~DATAOUT26\ & (!\ALU|Mult0|auto_generated|op_1~87\ & VCC))
-- \ALU|Mult0|auto_generated|op_1~89\ = CARRY((\ALU|Mult0|auto_generated|mac_out8~DATAOUT26\ & !\ALU|Mult0|auto_generated|op_1~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|mac_out8~DATAOUT26\,
	datad => VCC,
	cin => \ALU|Mult0|auto_generated|op_1~87\,
	combout => \ALU|Mult0|auto_generated|op_1~88_combout\,
	cout => \ALU|Mult0|auto_generated|op_1~89\);

-- Location: LCCOMB_X19_Y13_N28
\ALU|Mult0|auto_generated|op_1~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mult0|auto_generated|op_1~90_combout\ = \ALU|Mult0|auto_generated|mac_out8~DATAOUT27\ $ (\ALU|Mult0|auto_generated|op_1~89\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ALU|Mult0|auto_generated|mac_out8~DATAOUT27\,
	cin => \ALU|Mult0|auto_generated|op_1~89\,
	combout => \ALU|Mult0|auto_generated|op_1~90_combout\);

-- Location: FF_X11_Y10_N1
\regFile|regFile[3][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[3][31]~1_combout\,
	asdata => \ALU|Mult0|auto_generated|op_1~90_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sclr => \regFile|regFile[3][5]~52_combout\,
	sload => \ctrl|Decoder0~1_combout\,
	ena => \regFile|regFile[3][0]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[3][31]~q\);

-- Location: FF_X14_Y11_N5
\regFile|regFile[2][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][31]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[2][0]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[2][31]~q\);

-- Location: LCCOMB_X9_Y10_N24
\regFile|regFile[1][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[1][31]~feeder_combout\ = \regFile|regFile[3][31]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regFile|regFile[3][31]~1_combout\,
	combout => \regFile|regFile[1][31]~feeder_combout\);

-- Location: FF_X9_Y10_N25
\regFile|regFile[1][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[1][31]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[1][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[1][31]~q\);

-- Location: FF_X14_Y11_N3
\regFile|regFile[0][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][31]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[0][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[0][31]~q\);

-- Location: LCCOMB_X14_Y11_N2
\aluOp2[31]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[31]~30_combout\ = (\ctrl|raddr2[1]~0_combout\ & (((\ctrl|raddr2[0]~1_combout\)))) # (!\ctrl|raddr2[1]~0_combout\ & ((\ctrl|raddr2[0]~1_combout\ & (\regFile|regFile[1][31]~q\)) # (!\ctrl|raddr2[0]~1_combout\ & ((\regFile|regFile[0][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[1][31]~q\,
	datab => \ctrl|raddr2[1]~0_combout\,
	datac => \regFile|regFile[0][31]~q\,
	datad => \ctrl|raddr2[0]~1_combout\,
	combout => \aluOp2[31]~30_combout\);

-- Location: LCCOMB_X14_Y11_N4
\aluOp2[31]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[31]~31_combout\ = (\ctrl|raddr2[1]~0_combout\ & ((\aluOp2[31]~30_combout\ & (\regFile|regFile[3][31]~q\)) # (!\aluOp2[31]~30_combout\ & ((\regFile|regFile[2][31]~q\))))) # (!\ctrl|raddr2[1]~0_combout\ & (((\aluOp2[31]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[3][31]~q\,
	datab => \ctrl|raddr2[1]~0_combout\,
	datac => \regFile|regFile[2][31]~q\,
	datad => \aluOp2[31]~30_combout\,
	combout => \aluOp2[31]~31_combout\);

-- Location: LCCOMB_X14_Y11_N20
\aluOp2[31]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[31]~32_combout\ = (\aluOp2[1]~6_combout\ & ((\instRom|rom~46_combout\) # ((\aluOp2[31]~31_combout\ & \aluOp2[0]~5_combout\)))) # (!\aluOp2[1]~6_combout\ & (((\aluOp2[31]~31_combout\ & \aluOp2[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[1]~6_combout\,
	datab => \instRom|rom~46_combout\,
	datac => \aluOp2[31]~31_combout\,
	datad => \aluOp2[0]~5_combout\,
	combout => \aluOp2[31]~32_combout\);

-- Location: LCCOMB_X10_Y9_N4
\regFile|regFile[7][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[7][31]~feeder_combout\ = \regFile|regFile[3][31]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][31]~1_combout\,
	combout => \regFile|regFile[7][31]~feeder_combout\);

-- Location: FF_X10_Y9_N5
\regFile|regFile[7][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[7][31]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[7][0]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[7][31]~q\);

-- Location: LCCOMB_X10_Y12_N20
\regFile|regFile[6][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[6][31]~feeder_combout\ = \regFile|regFile[3][31]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][31]~1_combout\,
	combout => \regFile|regFile[6][31]~feeder_combout\);

-- Location: FF_X10_Y12_N21
\regFile|regFile[6][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[6][31]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[6][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[6][31]~q\);

-- Location: LCCOMB_X13_Y12_N4
\regFile|regFile[4][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[4][31]~feeder_combout\ = \regFile|regFile[3][31]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][31]~1_combout\,
	combout => \regFile|regFile[4][31]~feeder_combout\);

-- Location: FF_X13_Y12_N5
\regFile|regFile[4][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[4][31]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[4][0]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[4][31]~q\);

-- Location: LCCOMB_X13_Y12_N2
\aluOp2[31]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[31]~33_combout\ = (\ctrl|raddr2[1]~0_combout\ & ((\regFile|regFile[6][31]~q\) # ((\ctrl|raddr2[0]~1_combout\)))) # (!\ctrl|raddr2[1]~0_combout\ & (((\regFile|regFile[4][31]~q\ & !\ctrl|raddr2[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[6][31]~q\,
	datab => \regFile|regFile[4][31]~q\,
	datac => \ctrl|raddr2[1]~0_combout\,
	datad => \ctrl|raddr2[0]~1_combout\,
	combout => \aluOp2[31]~33_combout\);

-- Location: LCCOMB_X10_Y9_N8
\aluOp2[31]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[31]~34_combout\ = (\ctrl|raddr2[0]~1_combout\ & ((\aluOp2[31]~33_combout\ & ((\regFile|regFile[7][31]~q\))) # (!\aluOp2[31]~33_combout\ & (\regFile|regFile[5][31]~q\)))) # (!\ctrl|raddr2[0]~1_combout\ & (((\aluOp2[31]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[5][31]~q\,
	datab => \regFile|regFile[7][31]~q\,
	datac => \ctrl|raddr2[0]~1_combout\,
	datad => \aluOp2[31]~33_combout\,
	combout => \aluOp2[31]~34_combout\);

-- Location: LCCOMB_X13_Y11_N20
\aluOp2[31]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[31]~35_combout\ = (\aluOp2[31]~32_combout\) # ((\aluOp2[0]~9_combout\ & \aluOp2[31]~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[0]~9_combout\,
	datac => \aluOp2[31]~32_combout\,
	datad => \aluOp2[31]~34_combout\,
	combout => \aluOp2[31]~35_combout\);

-- Location: LCCOMB_X8_Y10_N12
\ALU|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux0~3_combout\ = (\regFile|Mux0~4_combout\ & (\ctrl|WideOr6~4_combout\ $ (((\aluOp2[31]~35_combout\ & !\ctrl|WideOr7~2_combout\))))) # (!\regFile|Mux0~4_combout\ & ((\ctrl|WideOr6~4_combout\ & (\aluOp2[31]~35_combout\)) # (!\ctrl|WideOr6~4_combout\ 
-- & ((\ctrl|WideOr7~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010101101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux0~4_combout\,
	datab => \aluOp2[31]~35_combout\,
	datac => \ctrl|WideOr6~4_combout\,
	datad => \ctrl|WideOr7~2_combout\,
	combout => \ALU|Mux0~3_combout\);

-- Location: FF_X12_Y7_N15
\regFile|regFile[2][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][30]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[2][0]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[2][30]~q\);

-- Location: LCCOMB_X10_Y7_N20
\regFile|regFile[1][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[1][30]~feeder_combout\ = \regFile|regFile[3][30]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regFile|regFile[3][30]~2_combout\,
	combout => \regFile|regFile[1][30]~feeder_combout\);

-- Location: FF_X10_Y7_N21
\regFile|regFile[1][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[1][30]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[1][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[1][30]~q\);

-- Location: LCCOMB_X12_Y7_N4
\regFile|regFile[0][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[0][30]~feeder_combout\ = \regFile|regFile[3][30]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regFile|regFile[3][30]~2_combout\,
	combout => \regFile|regFile[0][30]~feeder_combout\);

-- Location: FF_X12_Y7_N5
\regFile|regFile[0][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[0][30]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[0][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[0][30]~q\);

-- Location: LCCOMB_X10_Y7_N18
\regFile|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux1~2_combout\ = (\ctrl|Selector2~7_combout\ & ((\regFile|regFile[1][30]~q\) # ((\ctrl|Selector1~2_combout\)))) # (!\ctrl|Selector2~7_combout\ & (((\regFile|regFile[0][30]~q\ & !\ctrl|Selector1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector2~7_combout\,
	datab => \regFile|regFile[1][30]~q\,
	datac => \regFile|regFile[0][30]~q\,
	datad => \ctrl|Selector1~2_combout\,
	combout => \regFile|Mux1~2_combout\);

-- Location: LCCOMB_X11_Y9_N28
\regFile|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux1~3_combout\ = (\ctrl|Selector1~2_combout\ & ((\regFile|Mux1~2_combout\ & ((\regFile|regFile[3][30]~q\))) # (!\regFile|Mux1~2_combout\ & (\regFile|regFile[2][30]~q\)))) # (!\ctrl|Selector1~2_combout\ & (((\regFile|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[2][30]~q\,
	datab => \ctrl|Selector1~2_combout\,
	datac => \regFile|Mux1~2_combout\,
	datad => \regFile|regFile[3][30]~q\,
	combout => \regFile|Mux1~3_combout\);

-- Location: LCCOMB_X11_Y9_N10
\ALU|SH|out[31]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|SH|out[31]~1_combout\ = (\ALU|SH|out[31]~0_combout\ & ((\ctrl|Selector0~6_combout\ & (\regFile|Mux1~1_combout\)) # (!\ctrl|Selector0~6_combout\ & ((\regFile|Mux1~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector0~6_combout\,
	datab => \regFile|Mux1~1_combout\,
	datac => \regFile|Mux1~3_combout\,
	datad => \ALU|SH|out[31]~0_combout\,
	combout => \ALU|SH|out[31]~1_combout\);

-- Location: LCCOMB_X9_Y10_N10
\regFile|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux0~2_combout\ = (\ctrl|Selector2~7_combout\ & (((\regFile|regFile[1][31]~q\) # (\ctrl|Selector1~2_combout\)))) # (!\ctrl|Selector2~7_combout\ & (\regFile|regFile[0][31]~q\ & ((!\ctrl|Selector1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[0][31]~q\,
	datab => \regFile|regFile[1][31]~q\,
	datac => \ctrl|Selector2~7_combout\,
	datad => \ctrl|Selector1~2_combout\,
	combout => \regFile|Mux0~2_combout\);

-- Location: LCCOMB_X11_Y10_N18
\regFile|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux0~3_combout\ = (\regFile|Mux0~2_combout\ & ((\regFile|regFile[3][31]~q\) # ((!\ctrl|Selector1~2_combout\)))) # (!\regFile|Mux0~2_combout\ & (((\regFile|regFile[2][31]~q\ & \ctrl|Selector1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux0~2_combout\,
	datab => \regFile|regFile[3][31]~q\,
	datac => \regFile|regFile[2][31]~q\,
	datad => \ctrl|Selector1~2_combout\,
	combout => \regFile|Mux0~3_combout\);

-- Location: LCCOMB_X8_Y10_N10
\ALU|aluOut~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|aluOut~7_combout\ = (\aluOp2[31]~35_combout\) # ((\ctrl|Selector0~6_combout\ & ((\regFile|Mux0~1_combout\))) # (!\ctrl|Selector0~6_combout\ & (\regFile|Mux0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux0~3_combout\,
	datab => \aluOp2[31]~35_combout\,
	datac => \regFile|Mux0~1_combout\,
	datad => \ctrl|Selector0~6_combout\,
	combout => \ALU|aluOut~7_combout\);

-- Location: LCCOMB_X8_Y10_N0
\ALU|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux0~1_combout\ = (\ctrl|WideOr7~2_combout\ & (((\ctrl|WideOr6~4_combout\)))) # (!\ctrl|WideOr7~2_combout\ & ((\ctrl|WideOr6~4_combout\ & (\ALU|SH|out[31]~1_combout\)) # (!\ctrl|WideOr6~4_combout\ & ((!\ALU|aluOut~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr7~2_combout\,
	datab => \ALU|SH|out[31]~1_combout\,
	datac => \ctrl|WideOr6~4_combout\,
	datad => \ALU|aluOut~7_combout\,
	combout => \ALU|Mux0~1_combout\);

-- Location: LCCOMB_X8_Y10_N26
\ALU|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux0~2_combout\ = (\ctrl|WideOr7~2_combout\ & ((\aluOp2[31]~35_combout\ & (\regFile|Mux0~4_combout\ $ (\ALU|Mux0~1_combout\))) # (!\aluOp2[31]~35_combout\ & ((\ALU|Mux0~1_combout\) # (!\regFile|Mux0~4_combout\))))) # (!\ctrl|WideOr7~2_combout\ & 
-- (((\ALU|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr7~2_combout\,
	datab => \aluOp2[31]~35_combout\,
	datac => \regFile|Mux0~4_combout\,
	datad => \ALU|Mux0~1_combout\,
	combout => \ALU|Mux0~2_combout\);

-- Location: LCCOMB_X8_Y10_N22
\ALU|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux0~4_combout\ = (\ctrl|WideOr4~5_combout\ & (((\ctrl|WideOr5~6_combout\)))) # (!\ctrl|WideOr4~5_combout\ & ((\ctrl|WideOr5~6_combout\ & ((\ALU|Mux0~2_combout\))) # (!\ctrl|WideOr5~6_combout\ & (\ALU|Mux0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux0~3_combout\,
	datab => \ctrl|WideOr4~5_combout\,
	datac => \ALU|Mux0~2_combout\,
	datad => \ctrl|WideOr5~6_combout\,
	combout => \ALU|Mux0~4_combout\);

-- Location: LCCOMB_X19_Y9_N22
\ALU|uFS|Add0~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~66_combout\ = \ctrl|WideOr6~4_combout\ $ (((\aluOp2[31]~32_combout\) # ((\aluOp2[31]~34_combout\ & \aluOp2[0]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[31]~34_combout\,
	datab => \ctrl|WideOr6~4_combout\,
	datac => \aluOp2[31]~32_combout\,
	datad => \aluOp2[0]~9_combout\,
	combout => \ALU|uFS|Add0~66_combout\);

-- Location: FF_X11_Y9_N31
\regFile|regFile[5][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][30]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[5][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[5][30]~q\);

-- Location: LCCOMB_X12_Y12_N16
\regFile|regFile[6][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[6][30]~feeder_combout\ = \regFile|regFile[3][30]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][30]~2_combout\,
	combout => \regFile|regFile[6][30]~feeder_combout\);

-- Location: FF_X12_Y12_N17
\regFile|regFile[6][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[6][30]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[6][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[6][30]~q\);

-- Location: LCCOMB_X13_Y12_N8
\regFile|regFile[4][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[4][30]~feeder_combout\ = \regFile|regFile[3][30]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regFile|regFile[3][30]~2_combout\,
	combout => \regFile|regFile[4][30]~feeder_combout\);

-- Location: FF_X13_Y12_N9
\regFile|regFile[4][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[4][30]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[4][0]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[4][30]~q\);

-- Location: LCCOMB_X13_Y12_N18
\aluOp2[30]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[30]~39_combout\ = (\ctrl|raddr2[1]~0_combout\ & ((\regFile|regFile[6][30]~q\) # ((\ctrl|raddr2[0]~1_combout\)))) # (!\ctrl|raddr2[1]~0_combout\ & (((\regFile|regFile[4][30]~q\ & !\ctrl|raddr2[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[6][30]~q\,
	datab => \regFile|regFile[4][30]~q\,
	datac => \ctrl|raddr2[1]~0_combout\,
	datad => \ctrl|raddr2[0]~1_combout\,
	combout => \aluOp2[30]~39_combout\);

-- Location: LCCOMB_X11_Y9_N4
\aluOp2[30]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[30]~40_combout\ = (\ctrl|raddr2[0]~1_combout\ & ((\aluOp2[30]~39_combout\ & ((\regFile|regFile[7][30]~q\))) # (!\aluOp2[30]~39_combout\ & (\regFile|regFile[5][30]~q\)))) # (!\ctrl|raddr2[0]~1_combout\ & (((\aluOp2[30]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[5][30]~q\,
	datab => \ctrl|raddr2[0]~1_combout\,
	datac => \regFile|regFile[7][30]~q\,
	datad => \aluOp2[30]~39_combout\,
	combout => \aluOp2[30]~40_combout\);

-- Location: LCCOMB_X19_Y10_N2
\ALU|uFS|Add0~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~67_combout\ = \ctrl|WideOr6~4_combout\ $ (((\aluOp2[30]~38_combout\) # ((\aluOp2[0]~9_combout\ & \aluOp2[30]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[0]~9_combout\,
	datab => \aluOp2[30]~38_combout\,
	datac => \aluOp2[30]~40_combout\,
	datad => \ctrl|WideOr6~4_combout\,
	combout => \ALU|uFS|Add0~67_combout\);

-- Location: LCCOMB_X18_Y15_N8
\ALU|uFS|Add0~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~109_combout\ = ((\regFile|Mux4~4_combout\ $ (\ALU|uFS|Add0~121_combout\ $ (!\ALU|uFS|Add0~108\)))) # (GND)
-- \ALU|uFS|Add0~110\ = CARRY((\regFile|Mux4~4_combout\ & ((\ALU|uFS|Add0~121_combout\) # (!\ALU|uFS|Add0~108\))) # (!\regFile|Mux4~4_combout\ & (\ALU|uFS|Add0~121_combout\ & !\ALU|uFS|Add0~108\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux4~4_combout\,
	datab => \ALU|uFS|Add0~121_combout\,
	datad => VCC,
	cin => \ALU|uFS|Add0~108\,
	combout => \ALU|uFS|Add0~109_combout\,
	cout => \ALU|uFS|Add0~110\);

-- Location: LCCOMB_X18_Y15_N10
\ALU|uFS|Add0~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~111_combout\ = (\regFile|Mux3~4_combout\ & ((\ALU|uFS|Add0~69_combout\ & (\ALU|uFS|Add0~110\ & VCC)) # (!\ALU|uFS|Add0~69_combout\ & (!\ALU|uFS|Add0~110\)))) # (!\regFile|Mux3~4_combout\ & ((\ALU|uFS|Add0~69_combout\ & (!\ALU|uFS|Add0~110\)) 
-- # (!\ALU|uFS|Add0~69_combout\ & ((\ALU|uFS|Add0~110\) # (GND)))))
-- \ALU|uFS|Add0~112\ = CARRY((\regFile|Mux3~4_combout\ & (!\ALU|uFS|Add0~69_combout\ & !\ALU|uFS|Add0~110\)) # (!\regFile|Mux3~4_combout\ & ((!\ALU|uFS|Add0~110\) # (!\ALU|uFS|Add0~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux3~4_combout\,
	datab => \ALU|uFS|Add0~69_combout\,
	datad => VCC,
	cin => \ALU|uFS|Add0~110\,
	combout => \ALU|uFS|Add0~111_combout\,
	cout => \ALU|uFS|Add0~112\);

-- Location: LCCOMB_X18_Y15_N12
\ALU|uFS|Add0~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~113_combout\ = ((\ALU|uFS|Add0~68_combout\ $ (\regFile|Mux2~4_combout\ $ (!\ALU|uFS|Add0~112\)))) # (GND)
-- \ALU|uFS|Add0~114\ = CARRY((\ALU|uFS|Add0~68_combout\ & ((\regFile|Mux2~4_combout\) # (!\ALU|uFS|Add0~112\))) # (!\ALU|uFS|Add0~68_combout\ & (\regFile|Mux2~4_combout\ & !\ALU|uFS|Add0~112\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|uFS|Add0~68_combout\,
	datab => \regFile|Mux2~4_combout\,
	datad => VCC,
	cin => \ALU|uFS|Add0~112\,
	combout => \ALU|uFS|Add0~113_combout\,
	cout => \ALU|uFS|Add0~114\);

-- Location: LCCOMB_X18_Y15_N14
\ALU|uFS|Add0~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~115_combout\ = (\regFile|Mux1~4_combout\ & ((\ALU|uFS|Add0~67_combout\ & (\ALU|uFS|Add0~114\ & VCC)) # (!\ALU|uFS|Add0~67_combout\ & (!\ALU|uFS|Add0~114\)))) # (!\regFile|Mux1~4_combout\ & ((\ALU|uFS|Add0~67_combout\ & (!\ALU|uFS|Add0~114\)) 
-- # (!\ALU|uFS|Add0~67_combout\ & ((\ALU|uFS|Add0~114\) # (GND)))))
-- \ALU|uFS|Add0~116\ = CARRY((\regFile|Mux1~4_combout\ & (!\ALU|uFS|Add0~67_combout\ & !\ALU|uFS|Add0~114\)) # (!\regFile|Mux1~4_combout\ & ((!\ALU|uFS|Add0~114\) # (!\ALU|uFS|Add0~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux1~4_combout\,
	datab => \ALU|uFS|Add0~67_combout\,
	datad => VCC,
	cin => \ALU|uFS|Add0~114\,
	combout => \ALU|uFS|Add0~115_combout\,
	cout => \ALU|uFS|Add0~116\);

-- Location: LCCOMB_X18_Y15_N16
\ALU|uFS|Add0~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~117_combout\ = \regFile|Mux0~4_combout\ $ (\ALU|uFS|Add0~116\ $ (!\ALU|uFS|Add0~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux0~4_combout\,
	datad => \ALU|uFS|Add0~66_combout\,
	cin => \ALU|uFS|Add0~116\,
	combout => \ALU|uFS|Add0~117_combout\);

-- Location: LCCOMB_X18_Y15_N18
\ALU|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux0~0_combout\ = (\ctrl|WideOr6~4_combout\ & ((\ctrl|WideOr7~2_combout\ & ((\ALU|uFS|Add0~117_combout\))) # (!\ctrl|WideOr7~2_combout\ & (\ALU|Mult0|auto_generated|op_1~26_combout\)))) # (!\ctrl|WideOr6~4_combout\ & (((!\ctrl|WideOr7~2_combout\ & 
-- \ALU|uFS|Add0~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr6~4_combout\,
	datab => \ALU|Mult0|auto_generated|op_1~26_combout\,
	datac => \ctrl|WideOr7~2_combout\,
	datad => \ALU|uFS|Add0~117_combout\,
	combout => \ALU|Mux0~0_combout\);

-- Location: LCCOMB_X11_Y9_N18
\ALU|Div0|auto_generated|divider|divider|selnose[0]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose[0]~51_combout\ = (\aluOp2[0]~9_combout\ & (!\regFile|Mux61~3_combout\ & ((!\regFile|Mux61~1_combout\) # (!\aluOp2[0]~5_combout\)))) # (!\aluOp2[0]~9_combout\ & (((!\regFile|Mux61~1_combout\) # 
-- (!\aluOp2[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[0]~9_combout\,
	datab => \regFile|Mux61~3_combout\,
	datac => \aluOp2[0]~5_combout\,
	datad => \regFile|Mux61~1_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|selnose[0]~51_combout\);

-- Location: LCCOMB_X14_Y9_N0
\ALU|Div0|auto_generated|divider|divider|selnose[0]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose[0]~52_combout\ = (!\aluOp2[3]~160_combout\ & (!\aluOp2[4]~155_combout\ & ((!\aluOp2[3]~171_combout\) # (!\aluOp2[3]~189_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[3]~189_combout\,
	datab => \aluOp2[3]~171_combout\,
	datac => \aluOp2[3]~160_combout\,
	datad => \aluOp2[4]~155_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|selnose[0]~52_combout\);

-- Location: LCCOMB_X13_Y7_N18
\ALU|Div0|auto_generated|divider|divider|selnose[0]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose[0]~70_combout\ = (!\aluOp2[5]~186_combout\ & (!\aluOp2[6]~176_combout\ & ((!\aluOp2[4]~136_combout\) # (!\instRom|rom~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[5]~186_combout\,
	datab => \instRom|rom~46_combout\,
	datac => \aluOp2[4]~136_combout\,
	datad => \aluOp2[6]~176_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|selnose[0]~70_combout\);

-- Location: LCCOMB_X14_Y9_N26
\ALU|Div0|auto_generated|divider|divider|selnose[0]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose[0]~53_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[0]~51_combout\ & (\ALU|Div0|auto_generated|divider|divider|selnose[0]~52_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|selnose[0]~70_combout\ & \ALU|Div0|auto_generated|divider|divider|selnose[198]~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[0]~51_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[0]~52_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|selnose[0]~70_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|selnose[198]~50_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|selnose[0]~53_combout\);

-- Location: LCCOMB_X8_Y10_N20
\ALU|Div0|auto_generated|divider|divider|selnose[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose\(0) = (\aluOp2[1]~10_combout\) # (((!\regFile|Mux0~4_combout\ & \aluOp2[0]~14_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|selnose[0]~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux0~4_combout\,
	datab => \aluOp2[1]~10_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|selnose[0]~53_combout\,
	datad => \aluOp2[0]~14_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|selnose\(0));

-- Location: LCCOMB_X8_Y10_N2
\ALU|Mux0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux0~5_combout\ = (\ctrl|WideOr7~2_combout\ & ((\ctrl|WideOr6~4_combout\ & (\aluOp2[31]~35_combout\)) # (!\ctrl|WideOr6~4_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|selnose\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr7~2_combout\,
	datab => \aluOp2[31]~35_combout\,
	datac => \ctrl|WideOr6~4_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|selnose\(0),
	combout => \ALU|Mux0~5_combout\);

-- Location: LCCOMB_X8_Y10_N24
\ALU|Mux0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux0~6_combout\ = (\ALU|Mux0~5_combout\) # ((\regFile|Mux0~4_combout\ & !\ctrl|WideOr7~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU|Mux0~5_combout\,
	datac => \regFile|Mux0~4_combout\,
	datad => \ctrl|WideOr7~2_combout\,
	combout => \ALU|Mux0~6_combout\);

-- Location: LCCOMB_X8_Y10_N6
\ALU|Mux0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux0~7_combout\ = (\ALU|Mux0~4_combout\ & (((\ALU|Mux0~6_combout\)) # (!\ctrl|WideOr4~5_combout\))) # (!\ALU|Mux0~4_combout\ & (\ctrl|WideOr4~5_combout\ & (\ALU|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux0~4_combout\,
	datab => \ctrl|WideOr4~5_combout\,
	datac => \ALU|Mux0~0_combout\,
	datad => \ALU|Mux0~6_combout\,
	combout => \ALU|Mux0~7_combout\);

-- Location: M9K_X15_Y10_N0
\ram|ram_rtl_0|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram:ram|altsyncram:ram_rtl_0|altsyncram_7i41:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ctrl|Selector13~8_combout\,
	portare => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \ram|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \ram|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: LCCOMB_X11_Y10_N0
\regFile|regFile[3][31]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][31]~1_combout\ = (\ctrl|ld~2_combout\ & ((\ram|ram_rtl_0|auto_generated|ram_block1a31\))) # (!\ctrl|ld~2_combout\ & (\ALU|Mux0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|ld~2_combout\,
	datab => \ALU|Mux0~7_combout\,
	datad => \ram|ram_rtl_0|auto_generated|ram_block1a31\,
	combout => \regFile|regFile[3][31]~1_combout\);

-- Location: LCCOMB_X10_Y9_N22
\regFile|regFile[5][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[5][31]~feeder_combout\ = \regFile|regFile[3][31]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][31]~1_combout\,
	combout => \regFile|regFile[5][31]~feeder_combout\);

-- Location: FF_X10_Y9_N23
\regFile|regFile[5][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[5][31]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[5][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[5][31]~q\);

-- Location: LCCOMB_X10_Y12_N14
\regFile|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux0~0_combout\ = (\ctrl|Selector2~7_combout\ & (((\ctrl|Selector1~2_combout\)))) # (!\ctrl|Selector2~7_combout\ & ((\ctrl|Selector1~2_combout\ & (\regFile|regFile[6][31]~q\)) # (!\ctrl|Selector1~2_combout\ & ((\regFile|regFile[4][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[6][31]~q\,
	datab => \regFile|regFile[4][31]~q\,
	datac => \ctrl|Selector2~7_combout\,
	datad => \ctrl|Selector1~2_combout\,
	combout => \regFile|Mux0~0_combout\);

-- Location: LCCOMB_X10_Y9_N2
\regFile|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux0~1_combout\ = (\ctrl|Selector2~7_combout\ & ((\regFile|Mux0~0_combout\ & ((\regFile|regFile[7][31]~q\))) # (!\regFile|Mux0~0_combout\ & (\regFile|regFile[5][31]~q\)))) # (!\ctrl|Selector2~7_combout\ & (((\regFile|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[5][31]~q\,
	datab => \regFile|regFile[7][31]~q\,
	datac => \ctrl|Selector2~7_combout\,
	datad => \regFile|Mux0~0_combout\,
	combout => \regFile|Mux0~1_combout\);

-- Location: LCCOMB_X11_Y10_N24
\regFile|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux0~4_combout\ = (\ctrl|Selector0~6_combout\ & (\regFile|Mux0~1_combout\)) # (!\ctrl|Selector0~6_combout\ & ((\regFile|Mux0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector0~6_combout\,
	datac => \regFile|Mux0~1_combout\,
	datad => \regFile|Mux0~3_combout\,
	combout => \regFile|Mux0~4_combout\);

-- Location: FF_X11_Y7_N17
\regFile|regFile[3][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[3][30]~feeder_combout\,
	asdata => \ALU|Mult0|auto_generated|op_1~88_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sclr => \regFile|regFile[3][5]~52_combout\,
	sload => \ctrl|Decoder0~1_combout\,
	ena => \regFile|regFile[3][0]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[3][30]~q\);

-- Location: LCCOMB_X12_Y7_N18
\aluOp2[30]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[30]~36_combout\ = (\ctrl|raddr2[0]~1_combout\ & ((\regFile|regFile[1][30]~q\) # ((\ctrl|raddr2[1]~0_combout\)))) # (!\ctrl|raddr2[0]~1_combout\ & (((\regFile|regFile[0][30]~q\ & !\ctrl|raddr2[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[1][30]~q\,
	datab => \regFile|regFile[0][30]~q\,
	datac => \ctrl|raddr2[0]~1_combout\,
	datad => \ctrl|raddr2[1]~0_combout\,
	combout => \aluOp2[30]~36_combout\);

-- Location: LCCOMB_X12_Y7_N28
\aluOp2[30]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[30]~37_combout\ = (\ctrl|raddr2[1]~0_combout\ & ((\aluOp2[30]~36_combout\ & (\regFile|regFile[3][30]~q\)) # (!\aluOp2[30]~36_combout\ & ((\regFile|regFile[2][30]~q\))))) # (!\ctrl|raddr2[1]~0_combout\ & (((\aluOp2[30]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[3][30]~q\,
	datab => \regFile|regFile[2][30]~q\,
	datac => \ctrl|raddr2[1]~0_combout\,
	datad => \aluOp2[30]~36_combout\,
	combout => \aluOp2[30]~37_combout\);

-- Location: LCCOMB_X12_Y7_N30
\aluOp2[30]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[30]~38_combout\ = (\aluOp2[0]~5_combout\ & ((\aluOp2[30]~37_combout\) # ((\instRom|rom~49_combout\ & \aluOp2[1]~6_combout\)))) # (!\aluOp2[0]~5_combout\ & (\instRom|rom~49_combout\ & (\aluOp2[1]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[0]~5_combout\,
	datab => \instRom|rom~49_combout\,
	datac => \aluOp2[1]~6_combout\,
	datad => \aluOp2[30]~37_combout\,
	combout => \aluOp2[30]~38_combout\);

-- Location: LCCOMB_X13_Y11_N18
\aluOp2[30]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[30]~41_combout\ = (\aluOp2[30]~38_combout\) # ((\aluOp2[0]~9_combout\ & \aluOp2[30]~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[0]~9_combout\,
	datac => \aluOp2[30]~38_combout\,
	datad => \aluOp2[30]~40_combout\,
	combout => \aluOp2[30]~41_combout\);

-- Location: LCCOMB_X11_Y7_N30
\ALU|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux1~3_combout\ = (\ALU|Mux7~14_combout\ & (\ALU|Mux7~3_combout\)) # (!\ALU|Mux7~14_combout\ & ((\aluOp2[30]~41_combout\ & (!\ALU|Mux7~3_combout\ & \regFile|Mux1~4_combout\)) # (!\aluOp2[30]~41_combout\ & ((!\regFile|Mux1~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~3_combout\,
	datab => \ALU|Mux7~14_combout\,
	datac => \aluOp2[30]~41_combout\,
	datad => \regFile|Mux1~4_combout\,
	combout => \ALU|Mux1~3_combout\);

-- Location: LCCOMB_X11_Y7_N8
\ALU|aluOut~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|aluOut~30_combout\ = (\aluOp2[30]~41_combout\ & ((\ctrl|Selector0~6_combout\ & (\regFile|Mux1~1_combout\)) # (!\ctrl|Selector0~6_combout\ & ((\regFile|Mux1~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[30]~41_combout\,
	datab => \regFile|Mux1~1_combout\,
	datac => \regFile|Mux1~3_combout\,
	datad => \ctrl|Selector0~6_combout\,
	combout => \ALU|aluOut~30_combout\);

-- Location: LCCOMB_X11_Y7_N20
\ALU|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux1~2_combout\ = (\regFile|Mux1~4_combout\ & (\ctrl|WideOr6~4_combout\ $ (((!\ctrl|WideOr7~2_combout\ & \aluOp2[30]~41_combout\))))) # (!\regFile|Mux1~4_combout\ & ((\ctrl|WideOr6~4_combout\ & ((\aluOp2[30]~41_combout\))) # 
-- (!\ctrl|WideOr6~4_combout\ & (\ctrl|WideOr7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr6~4_combout\,
	datab => \ctrl|WideOr7~2_combout\,
	datac => \aluOp2[30]~41_combout\,
	datad => \regFile|Mux1~4_combout\,
	combout => \ALU|Mux1~2_combout\);

-- Location: LCCOMB_X11_Y7_N22
\ALU|Mux1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux1~4_combout\ = (\ALU|Mux1~3_combout\ & (((!\ALU|aluOut~30_combout\)) # (!\ALU|Mux7~14_combout\))) # (!\ALU|Mux1~3_combout\ & (\ALU|Mux7~14_combout\ & ((\ALU|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux1~3_combout\,
	datab => \ALU|Mux7~14_combout\,
	datac => \ALU|aluOut~30_combout\,
	datad => \ALU|Mux1~2_combout\,
	combout => \ALU|Mux1~4_combout\);

-- Location: LCCOMB_X19_Y9_N12
\ALU|Mux1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux1~5_combout\ = (\ALU|Mux7~2_combout\ & (((\ALU|Mux7~5_combout\) # (\regFile|Mux0~4_combout\)))) # (!\ALU|Mux7~2_combout\ & (\ALU|Mux1~4_combout\ & (!\ALU|Mux7~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~2_combout\,
	datab => \ALU|Mux1~4_combout\,
	datac => \ALU|Mux7~5_combout\,
	datad => \regFile|Mux0~4_combout\,
	combout => \ALU|Mux1~5_combout\);

-- Location: LCCOMB_X26_Y12_N22
\ALU|Mux7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux7~4_combout\ = (\ctrl|WideOr7~2_combout\ & \ctrl|WideOr5~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr7~2_combout\,
	datac => \ctrl|WideOr5~6_combout\,
	combout => \ALU|Mux7~4_combout\);

-- Location: LCCOMB_X19_Y9_N4
\ALU|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux1~0_combout\ = (\ALU|Mux7~4_combout\ & (((\ALU|Mux7~3_combout\)))) # (!\ALU|Mux7~4_combout\ & ((\ALU|Mux7~3_combout\ & ((\regFile|Mux1~4_combout\))) # (!\ALU|Mux7~3_combout\ & (\ALU|Mult0|auto_generated|op_1~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|op_1~24_combout\,
	datab => \ALU|Mux7~4_combout\,
	datac => \ALU|Mux7~3_combout\,
	datad => \regFile|Mux1~4_combout\,
	combout => \ALU|Mux1~0_combout\);

-- Location: LCCOMB_X11_Y9_N14
\ALU|Div0|auto_generated|divider|divider|add_sub_1|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout\ = ((\ctrl|Selector0~6_combout\ & (\regFile|Mux1~1_combout\)) # (!\ctrl|Selector0~6_combout\ & ((\regFile|Mux1~3_combout\)))) # (!\aluOp2[0]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector0~6_combout\,
	datab => \regFile|Mux1~1_combout\,
	datac => \aluOp2[0]~14_combout\,
	datad => \regFile|Mux1~3_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout\);

-- Location: LCCOMB_X14_Y9_N28
\ALU|Div0|auto_generated|divider|divider|StageOut[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[0]~0_combout\ = (\regFile|Mux0~4_combout\ & (((\aluOp2[1]~10_combout\) # (!\ALU|Div0|auto_generated|divider|divider|selnose[0]~53_combout\)) # (!\aluOp2[0]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[0]~14_combout\,
	datab => \regFile|Mux0~4_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|selnose[0]~53_combout\,
	datad => \aluOp2[1]~10_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[0]~0_combout\);

-- Location: LCCOMB_X14_Y9_N16
\ALU|Div0|auto_generated|divider|divider|selnose[33]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose[33]~54_combout\ = ((\ALU|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout\ & (\aluOp2[1]~10_combout\ & !\ALU|Div0|auto_generated|divider|divider|StageOut[0]~0_combout\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout\ & ((\aluOp2[1]~10_combout\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[0]~0_combout\)))) # (!\ALU|Div0|auto_generated|divider|divider|selnose[0]~53_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout\,
	datab => \aluOp2[1]~10_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|selnose[0]~53_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|StageOut[0]~0_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|selnose[33]~54_combout\);

-- Location: LCCOMB_X19_Y9_N18
\ALU|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux1~1_combout\ = (\ALU|Mux7~4_combout\ & ((\ALU|Mux1~0_combout\ & (\aluOp2[30]~41_combout\)) # (!\ALU|Mux1~0_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|selnose[33]~54_combout\))))) # (!\ALU|Mux7~4_combout\ & (((\ALU|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[30]~41_combout\,
	datab => \ALU|Mux7~4_combout\,
	datac => \ALU|Mux1~0_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|selnose[33]~54_combout\,
	combout => \ALU|Mux1~1_combout\);

-- Location: LCCOMB_X19_Y9_N14
\ALU|Mux1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux1~6_combout\ = (\ALU|Mux1~5_combout\ & (((\ALU|uFS|Add0~115_combout\)) # (!\ALU|Mux7~5_combout\))) # (!\ALU|Mux1~5_combout\ & (\ALU|Mux7~5_combout\ & ((\ALU|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux1~5_combout\,
	datab => \ALU|Mux7~5_combout\,
	datac => \ALU|uFS|Add0~115_combout\,
	datad => \ALU|Mux1~1_combout\,
	combout => \ALU|Mux1~6_combout\);

-- Location: LCCOMB_X11_Y9_N6
\ALU|Mux1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux1~7_combout\ = (\ALU|SH|out[31]~0_combout\ & (\regFile|Mux2~4_combout\)) # (!\ALU|SH|out[31]~0_combout\ & ((\ALU|Mux1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|SH|out[31]~0_combout\,
	datab => \regFile|Mux2~4_combout\,
	datad => \ALU|Mux1~6_combout\,
	combout => \ALU|Mux1~7_combout\);

-- Location: M9K_X15_Y7_N0
\ram|ram_rtl_0|auto_generated|ram_block1a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram:ram|altsyncram:ram_rtl_0|altsyncram_7i41:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ctrl|Selector13~8_combout\,
	portare => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \ram|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \ram|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: LCCOMB_X11_Y7_N0
\regFile|regFile[3][30]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][30]~2_combout\ = (\ctrl|ld~2_combout\ & ((\ram|ram_rtl_0|auto_generated|ram_block1a30\))) # (!\ctrl|ld~2_combout\ & (\ALU|Mux1~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU|Mux1~7_combout\,
	datac => \ram|ram_rtl_0|auto_generated|ram_block1a30\,
	datad => \ctrl|ld~2_combout\,
	combout => \regFile|regFile[3][30]~2_combout\);

-- Location: FF_X11_Y9_N5
\regFile|regFile[7][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][30]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[7][0]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[7][30]~q\);

-- Location: LCCOMB_X12_Y12_N26
\regFile|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux1~0_combout\ = (\ctrl|Selector1~2_combout\ & ((\regFile|regFile[6][30]~q\) # ((\ctrl|Selector2~7_combout\)))) # (!\ctrl|Selector1~2_combout\ & (((\regFile|regFile[4][30]~q\ & !\ctrl|Selector2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[6][30]~q\,
	datab => \regFile|regFile[4][30]~q\,
	datac => \ctrl|Selector1~2_combout\,
	datad => \ctrl|Selector2~7_combout\,
	combout => \regFile|Mux1~0_combout\);

-- Location: LCCOMB_X11_Y9_N30
\regFile|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux1~1_combout\ = (\ctrl|Selector2~7_combout\ & ((\regFile|Mux1~0_combout\ & (\regFile|regFile[7][30]~q\)) # (!\regFile|Mux1~0_combout\ & ((\regFile|regFile[5][30]~q\))))) # (!\ctrl|Selector2~7_combout\ & (((\regFile|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector2~7_combout\,
	datab => \regFile|regFile[7][30]~q\,
	datac => \regFile|regFile[5][30]~q\,
	datad => \regFile|Mux1~0_combout\,
	combout => \regFile|Mux1~1_combout\);

-- Location: LCCOMB_X11_Y9_N26
\regFile|Mux1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux1~4_combout\ = (\ctrl|Selector0~6_combout\ & (\regFile|Mux1~1_combout\)) # (!\ctrl|Selector0~6_combout\ & ((\regFile|Mux1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector0~6_combout\,
	datab => \regFile|Mux1~1_combout\,
	datad => \regFile|Mux1~3_combout\,
	combout => \regFile|Mux1~4_combout\);

-- Location: FF_X11_Y7_N27
\regFile|regFile[3][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[3][29]~feeder_combout\,
	asdata => \ALU|Mult0|auto_generated|op_1~86_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sclr => \regFile|regFile[3][5]~52_combout\,
	sload => \ctrl|Decoder0~1_combout\,
	ena => \regFile|regFile[3][0]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[3][29]~q\);

-- Location: FF_X11_Y11_N13
\regFile|regFile[1][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][29]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[1][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[1][29]~q\);

-- Location: FF_X14_Y11_N11
\regFile|regFile[0][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][29]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[0][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[0][29]~q\);

-- Location: LCCOMB_X14_Y11_N10
\aluOp2[29]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[29]~42_combout\ = (\ctrl|raddr2[1]~0_combout\ & (((\ctrl|raddr2[0]~1_combout\)))) # (!\ctrl|raddr2[1]~0_combout\ & ((\ctrl|raddr2[0]~1_combout\ & (\regFile|regFile[1][29]~q\)) # (!\ctrl|raddr2[0]~1_combout\ & ((\regFile|regFile[0][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[1][29]~q\,
	datab => \ctrl|raddr2[1]~0_combout\,
	datac => \regFile|regFile[0][29]~q\,
	datad => \ctrl|raddr2[0]~1_combout\,
	combout => \aluOp2[29]~42_combout\);

-- Location: LCCOMB_X14_Y11_N8
\aluOp2[29]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[29]~43_combout\ = (\ctrl|raddr2[1]~0_combout\ & ((\aluOp2[29]~42_combout\ & (\regFile|regFile[3][29]~q\)) # (!\aluOp2[29]~42_combout\ & ((\regFile|regFile[2][29]~q\))))) # (!\ctrl|raddr2[1]~0_combout\ & (((\aluOp2[29]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[3][29]~q\,
	datab => \ctrl|raddr2[1]~0_combout\,
	datac => \regFile|regFile[2][29]~q\,
	datad => \aluOp2[29]~42_combout\,
	combout => \aluOp2[29]~43_combout\);

-- Location: LCCOMB_X14_Y11_N16
\aluOp2[29]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[29]~44_combout\ = (\aluOp2[1]~6_combout\ & ((\instRom|rom~50_combout\) # ((\aluOp2[29]~43_combout\ & \aluOp2[0]~5_combout\)))) # (!\aluOp2[1]~6_combout\ & (((\aluOp2[29]~43_combout\ & \aluOp2[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[1]~6_combout\,
	datab => \instRom|rom~50_combout\,
	datac => \aluOp2[29]~43_combout\,
	datad => \aluOp2[0]~5_combout\,
	combout => \aluOp2[29]~44_combout\);

-- Location: LCCOMB_X16_Y15_N0
\ALU|uFS|Add0~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~68_combout\ = \ctrl|WideOr6~4_combout\ $ (((\aluOp2[29]~44_combout\) # ((\aluOp2[0]~9_combout\ & \aluOp2[29]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[0]~9_combout\,
	datab => \aluOp2[29]~46_combout\,
	datac => \ctrl|WideOr6~4_combout\,
	datad => \aluOp2[29]~44_combout\,
	combout => \ALU|uFS|Add0~68_combout\);

-- Location: LCCOMB_X14_Y16_N18
\ALU|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux2~2_combout\ = (\regFile|Mux2~4_combout\ & (\ctrl|WideOr6~4_combout\ $ (((\aluOp2[29]~47_combout\ & !\ctrl|WideOr7~2_combout\))))) # (!\regFile|Mux2~4_combout\ & ((\ctrl|WideOr6~4_combout\ & (\aluOp2[29]~47_combout\)) # (!\ctrl|WideOr6~4_combout\ 
-- & ((\ctrl|WideOr7~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[29]~47_combout\,
	datab => \ctrl|WideOr6~4_combout\,
	datac => \ctrl|WideOr7~2_combout\,
	datad => \regFile|Mux2~4_combout\,
	combout => \ALU|Mux2~2_combout\);

-- Location: LCCOMB_X10_Y10_N30
\regFile|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux2~0_combout\ = (\ctrl|Selector2~7_combout\ & (((\ctrl|Selector1~2_combout\)))) # (!\ctrl|Selector2~7_combout\ & ((\ctrl|Selector1~2_combout\ & (\regFile|regFile[6][29]~q\)) # (!\ctrl|Selector1~2_combout\ & ((\regFile|regFile[4][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector2~7_combout\,
	datab => \regFile|regFile[6][29]~q\,
	datac => \regFile|regFile[4][29]~q\,
	datad => \ctrl|Selector1~2_combout\,
	combout => \regFile|Mux2~0_combout\);

-- Location: LCCOMB_X11_Y9_N24
\regFile|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux2~1_combout\ = (\ctrl|Selector2~7_combout\ & ((\regFile|Mux2~0_combout\ & (\regFile|regFile[7][29]~q\)) # (!\regFile|Mux2~0_combout\ & ((\regFile|regFile[5][29]~q\))))) # (!\ctrl|Selector2~7_combout\ & (((\regFile|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[7][29]~q\,
	datab => \ctrl|Selector2~7_combout\,
	datac => \regFile|regFile[5][29]~q\,
	datad => \regFile|Mux2~0_combout\,
	combout => \regFile|Mux2~1_combout\);

-- Location: LCCOMB_X11_Y9_N8
\ALU|aluOut~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|aluOut~29_combout\ = \aluOp2[29]~47_combout\ $ (((\ctrl|Selector0~6_combout\ & (\regFile|Mux2~1_combout\)) # (!\ctrl|Selector0~6_combout\ & ((\regFile|Mux2~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector0~6_combout\,
	datab => \regFile|Mux2~1_combout\,
	datac => \regFile|Mux2~3_combout\,
	datad => \aluOp2[29]~47_combout\,
	combout => \ALU|aluOut~29_combout\);

-- Location: LCCOMB_X14_Y16_N8
\ALU|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux2~3_combout\ = (\ALU|Mux7~3_combout\ & (((\ALU|Mux7~14_combout\)))) # (!\ALU|Mux7~3_combout\ & ((\ALU|Mux7~14_combout\ & (\ALU|Mux2~2_combout\)) # (!\ALU|Mux7~14_combout\ & ((!\ALU|aluOut~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~3_combout\,
	datab => \ALU|Mux2~2_combout\,
	datac => \ALU|Mux7~14_combout\,
	datad => \ALU|aluOut~29_combout\,
	combout => \ALU|Mux2~3_combout\);

-- Location: LCCOMB_X14_Y16_N6
\ALU|Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux2~4_combout\ = (\ALU|Mux2~3_combout\ & (((!\ALU|Mux7~3_combout\) # (!\aluOp2[29]~47_combout\)) # (!\regFile|Mux2~4_combout\))) # (!\ALU|Mux2~3_combout\ & (!\regFile|Mux2~4_combout\ & (!\aluOp2[29]~47_combout\ & \ALU|Mux7~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux2~3_combout\,
	datab => \regFile|Mux2~4_combout\,
	datac => \aluOp2[29]~47_combout\,
	datad => \ALU|Mux7~3_combout\,
	combout => \ALU|Mux2~4_combout\);

-- Location: LCCOMB_X14_Y9_N22
\ALU|Div0|auto_generated|divider|divider|StageOut[33]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[33]~1_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[0]~0_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout\ $ (\aluOp2[1]~10_combout\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[0]~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout\,
	datab => \aluOp2[1]~10_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|selnose[0]~53_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|StageOut[0]~0_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[33]~1_combout\);

-- Location: LCCOMB_X14_Y9_N30
\ALU|Div0|auto_generated|divider|divider|StageOut[32]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[32]~2_combout\ = \regFile|Mux1~4_combout\ $ (((\aluOp2[0]~14_combout\ & !\ALU|Div0|auto_generated|divider|divider|selnose[33]~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regFile|Mux1~4_combout\,
	datac => \aluOp2[0]~14_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|selnose[33]~54_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[32]~2_combout\);

-- Location: LCCOMB_X14_Y9_N8
\ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\ = (\regFile|Mux2~4_combout\ & ((GND) # (!\aluOp2[0]~14_combout\))) # (!\regFile|Mux2~4_combout\ & (\aluOp2[0]~14_combout\ $ (GND)))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\ = CARRY((\regFile|Mux2~4_combout\) # (!\aluOp2[0]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux2~4_combout\,
	datab => \aluOp2[0]~14_combout\,
	datad => VCC,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\);

-- Location: LCCOMB_X14_Y9_N10
\ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[32]~2_combout\ & ((\aluOp2[1]~10_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\)) # 
-- (!\aluOp2[1]~10_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[32]~2_combout\ & ((\aluOp2[1]~10_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\) # (GND))) # (!\aluOp2[1]~10_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[32]~2_combout\ & (\aluOp2[1]~10_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[32]~2_combout\ & ((\aluOp2[1]~10_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[32]~2_combout\,
	datab => \aluOp2[1]~10_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\);

-- Location: LCCOMB_X14_Y9_N12
\ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[33]~1_combout\ $ (\regFile|Mux61~4_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[33]~1_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\) # (!\regFile|Mux61~4_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[33]~1_combout\ & (!\regFile|Mux61~4_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[33]~1_combout\,
	datab => \regFile|Mux61~4_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\);

-- Location: LCCOMB_X14_Y9_N14
\ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ = !\ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\);

-- Location: LCCOMB_X14_Y9_N6
\ALU|Div0|auto_generated|divider|divider|sel[66]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|sel\(66) = (\aluOp2[3]~160_combout\) # (((\aluOp2[3]~189_combout\ & \aluOp2[3]~171_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|selnose[99]~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[3]~189_combout\,
	datab => \aluOp2[3]~171_combout\,
	datac => \aluOp2[3]~160_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|selnose[99]~55_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|sel\(66));

-- Location: LCCOMB_X14_Y9_N24
\ALU|Div0|auto_generated|divider|divider|selnose[66]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose\(66) = (\ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\) # (\ALU|Div0|auto_generated|divider|divider|sel\(66))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|sel\(66),
	combout => \ALU|Div0|auto_generated|divider|divider|selnose\(66));

-- Location: LCCOMB_X14_Y16_N22
\ALU|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux2~0_combout\ = (\ALU|Mux7~3_combout\ & (((\ALU|Mux7~4_combout\)))) # (!\ALU|Mux7~3_combout\ & ((\ALU|Mux7~4_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|selnose\(66)))) # (!\ALU|Mux7~4_combout\ & 
-- (\ALU|Mult0|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~3_combout\,
	datab => \ALU|Mult0|auto_generated|op_1~22_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|selnose\(66),
	datad => \ALU|Mux7~4_combout\,
	combout => \ALU|Mux2~0_combout\);

-- Location: LCCOMB_X14_Y16_N16
\ALU|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux2~1_combout\ = (\ALU|Mux2~0_combout\ & ((\aluOp2[29]~47_combout\) # ((!\ALU|Mux7~3_combout\)))) # (!\ALU|Mux2~0_combout\ & (((\regFile|Mux2~4_combout\ & \ALU|Mux7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[29]~47_combout\,
	datab => \regFile|Mux2~4_combout\,
	datac => \ALU|Mux2~0_combout\,
	datad => \ALU|Mux7~3_combout\,
	combout => \ALU|Mux2~1_combout\);

-- Location: LCCOMB_X17_Y16_N16
\ALU|Mux2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux2~5_combout\ = (\ALU|Mux7~5_combout\ & (((\ALU|Mux2~1_combout\) # (\ALU|Mux7~2_combout\)))) # (!\ALU|Mux7~5_combout\ & (\ALU|Mux2~4_combout\ & ((!\ALU|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~5_combout\,
	datab => \ALU|Mux2~4_combout\,
	datac => \ALU|Mux2~1_combout\,
	datad => \ALU|Mux7~2_combout\,
	combout => \ALU|Mux2~5_combout\);

-- Location: LCCOMB_X18_Y15_N26
\ALU|Mux2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux2~6_combout\ = (\ALU|Mux7~2_combout\ & ((\ALU|Mux2~5_combout\ & (\ALU|uFS|Add0~113_combout\)) # (!\ALU|Mux2~5_combout\ & ((\regFile|Mux1~4_combout\))))) # (!\ALU|Mux7~2_combout\ & (((\ALU|Mux2~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|uFS|Add0~113_combout\,
	datab => \ALU|Mux7~2_combout\,
	datac => \regFile|Mux1~4_combout\,
	datad => \ALU|Mux2~5_combout\,
	combout => \ALU|Mux2~6_combout\);

-- Location: LCCOMB_X14_Y15_N8
\ALU|Mux2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux2~7_combout\ = (\ALU|SH|out[31]~0_combout\ & ((\regFile|Mux3~4_combout\))) # (!\ALU|SH|out[31]~0_combout\ & (\ALU|Mux2~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux2~6_combout\,
	datab => \ALU|SH|out[31]~0_combout\,
	datad => \regFile|Mux3~4_combout\,
	combout => \ALU|Mux2~7_combout\);

-- Location: LCCOMB_X11_Y7_N14
\regFile|regFile[3][29]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][29]~3_combout\ = (\ctrl|ld~2_combout\ & (\ram|ram_rtl_0|auto_generated|ram_block1a29\)) # (!\ctrl|ld~2_combout\ & ((\ALU|Mux2~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|ram_rtl_0|auto_generated|ram_block1a29\,
	datab => \ALU|Mux2~7_combout\,
	datac => \ctrl|ld~2_combout\,
	combout => \regFile|regFile[3][29]~3_combout\);

-- Location: FF_X14_Y11_N9
\regFile|regFile[2][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][29]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[2][0]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[2][29]~q\);

-- Location: LCCOMB_X11_Y11_N12
\regFile|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux2~2_combout\ = (\ctrl|Selector1~2_combout\ & (((\ctrl|Selector2~7_combout\)))) # (!\ctrl|Selector1~2_combout\ & ((\ctrl|Selector2~7_combout\ & ((\regFile|regFile[1][29]~q\))) # (!\ctrl|Selector2~7_combout\ & (\regFile|regFile[0][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[0][29]~q\,
	datab => \ctrl|Selector1~2_combout\,
	datac => \regFile|regFile[1][29]~q\,
	datad => \ctrl|Selector2~7_combout\,
	combout => \regFile|Mux2~2_combout\);

-- Location: LCCOMB_X11_Y9_N22
\regFile|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux2~3_combout\ = (\ctrl|Selector1~2_combout\ & ((\regFile|Mux2~2_combout\ & ((\regFile|regFile[3][29]~q\))) # (!\regFile|Mux2~2_combout\ & (\regFile|regFile[2][29]~q\)))) # (!\ctrl|Selector1~2_combout\ & (((\regFile|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[2][29]~q\,
	datab => \ctrl|Selector1~2_combout\,
	datac => \regFile|regFile[3][29]~q\,
	datad => \regFile|Mux2~2_combout\,
	combout => \regFile|Mux2~3_combout\);

-- Location: LCCOMB_X11_Y9_N0
\regFile|Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux2~4_combout\ = (\ctrl|Selector0~6_combout\ & ((\regFile|Mux2~1_combout\))) # (!\ctrl|Selector0~6_combout\ & (\regFile|Mux2~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux2~3_combout\,
	datac => \ctrl|Selector0~6_combout\,
	datad => \regFile|Mux2~1_combout\,
	combout => \regFile|Mux2~4_combout\);

-- Location: FF_X9_Y11_N17
\regFile|regFile[3][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[3][28]~feeder_combout\,
	asdata => \ALU|Mult0|auto_generated|op_1~84_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sclr => \regFile|regFile[3][5]~52_combout\,
	sload => \ctrl|Decoder0~1_combout\,
	ena => \regFile|regFile[3][0]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[3][28]~q\);

-- Location: FF_X10_Y11_N9
\regFile|regFile[2][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][28]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[2][0]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[2][28]~q\);

-- Location: LCCOMB_X10_Y11_N30
\regFile|regFile[0][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[0][28]~feeder_combout\ = \regFile|regFile[3][28]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regFile|regFile[3][28]~4_combout\,
	combout => \regFile|regFile[0][28]~feeder_combout\);

-- Location: FF_X10_Y11_N31
\regFile|regFile[0][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[0][28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[0][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[0][28]~q\);

-- Location: FF_X11_Y11_N31
\regFile|regFile[1][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][28]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[1][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[1][28]~q\);

-- Location: LCCOMB_X10_Y11_N0
\aluOp2[28]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[28]~48_combout\ = (\ctrl|raddr2[1]~0_combout\ & (((\ctrl|raddr2[0]~1_combout\)))) # (!\ctrl|raddr2[1]~0_combout\ & ((\ctrl|raddr2[0]~1_combout\ & ((\regFile|regFile[1][28]~q\))) # (!\ctrl|raddr2[0]~1_combout\ & (\regFile|regFile[0][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[0][28]~q\,
	datab => \ctrl|raddr2[1]~0_combout\,
	datac => \regFile|regFile[1][28]~q\,
	datad => \ctrl|raddr2[0]~1_combout\,
	combout => \aluOp2[28]~48_combout\);

-- Location: LCCOMB_X10_Y11_N26
\aluOp2[28]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[28]~49_combout\ = (\ctrl|raddr2[1]~0_combout\ & ((\aluOp2[28]~48_combout\ & (\regFile|regFile[3][28]~q\)) # (!\aluOp2[28]~48_combout\ & ((\regFile|regFile[2][28]~q\))))) # (!\ctrl|raddr2[1]~0_combout\ & (((\aluOp2[28]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[3][28]~q\,
	datab => \regFile|regFile[2][28]~q\,
	datac => \ctrl|raddr2[1]~0_combout\,
	datad => \aluOp2[28]~48_combout\,
	combout => \aluOp2[28]~49_combout\);

-- Location: LCCOMB_X13_Y11_N30
\aluOp2[28]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[28]~50_combout\ = (\aluOp2[28]~49_combout\ & ((\aluOp2[0]~5_combout\) # ((\aluOp2[1]~6_combout\ & \instRom|rom~51_combout\)))) # (!\aluOp2[28]~49_combout\ & (\aluOp2[1]~6_combout\ & ((\instRom|rom~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[28]~49_combout\,
	datab => \aluOp2[1]~6_combout\,
	datac => \aluOp2[0]~5_combout\,
	datad => \instRom|rom~51_combout\,
	combout => \aluOp2[28]~50_combout\);

-- Location: LCCOMB_X12_Y11_N18
\ALU|uFS|Add0~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~69_combout\ = \ctrl|WideOr6~4_combout\ $ (((\aluOp2[28]~50_combout\) # ((\aluOp2[28]~52_combout\ & \aluOp2[0]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[28]~50_combout\,
	datab => \ctrl|WideOr6~4_combout\,
	datac => \aluOp2[28]~52_combout\,
	datad => \aluOp2[0]~9_combout\,
	combout => \ALU|uFS|Add0~69_combout\);

-- Location: LCCOMB_X11_Y11_N28
\regFile|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux3~2_combout\ = (\ctrl|Selector1~2_combout\ & (((\ctrl|Selector2~7_combout\)))) # (!\ctrl|Selector1~2_combout\ & ((\ctrl|Selector2~7_combout\ & (\regFile|regFile[1][28]~q\)) # (!\ctrl|Selector2~7_combout\ & ((\regFile|regFile[0][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[1][28]~q\,
	datab => \regFile|regFile[0][28]~q\,
	datac => \ctrl|Selector1~2_combout\,
	datad => \ctrl|Selector2~7_combout\,
	combout => \regFile|Mux3~2_combout\);

-- Location: LCCOMB_X10_Y11_N28
\regFile|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux3~3_combout\ = (\ctrl|Selector1~2_combout\ & ((\regFile|Mux3~2_combout\ & (\regFile|regFile[3][28]~q\)) # (!\regFile|Mux3~2_combout\ & ((\regFile|regFile[2][28]~q\))))) # (!\ctrl|Selector1~2_combout\ & (((\regFile|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[3][28]~q\,
	datab => \regFile|regFile[2][28]~q\,
	datac => \ctrl|Selector1~2_combout\,
	datad => \regFile|Mux3~2_combout\,
	combout => \regFile|Mux3~3_combout\);

-- Location: LCCOMB_X10_Y11_N24
\ALU|aluOut~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|aluOut~28_combout\ = (\aluOp2[28]~53_combout\ & ((\ctrl|Selector0~6_combout\ & (\regFile|Mux3~1_combout\)) # (!\ctrl|Selector0~6_combout\ & ((\regFile|Mux3~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux3~1_combout\,
	datab => \regFile|Mux3~3_combout\,
	datac => \ctrl|Selector0~6_combout\,
	datad => \aluOp2[28]~53_combout\,
	combout => \ALU|aluOut~28_combout\);

-- Location: LCCOMB_X10_Y11_N18
\ALU|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux3~3_combout\ = (\ALU|Mux7~14_combout\ & (((\ALU|Mux7~3_combout\)))) # (!\ALU|Mux7~14_combout\ & ((\regFile|Mux3~4_combout\ & (!\ALU|Mux7~3_combout\ & \aluOp2[28]~53_combout\)) # (!\regFile|Mux3~4_combout\ & ((!\aluOp2[28]~53_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux3~4_combout\,
	datab => \ALU|Mux7~3_combout\,
	datac => \ALU|Mux7~14_combout\,
	datad => \aluOp2[28]~53_combout\,
	combout => \ALU|Mux3~3_combout\);

-- Location: LCCOMB_X10_Y11_N16
\ALU|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux3~2_combout\ = (\regFile|Mux3~4_combout\ & (\ctrl|WideOr6~4_combout\ $ (((!\ctrl|WideOr7~2_combout\ & \aluOp2[28]~53_combout\))))) # (!\regFile|Mux3~4_combout\ & ((\ctrl|WideOr6~4_combout\ & ((\aluOp2[28]~53_combout\))) # 
-- (!\ctrl|WideOr6~4_combout\ & (\ctrl|WideOr7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr6~4_combout\,
	datab => \ctrl|WideOr7~2_combout\,
	datac => \aluOp2[28]~53_combout\,
	datad => \regFile|Mux3~4_combout\,
	combout => \ALU|Mux3~2_combout\);

-- Location: LCCOMB_X10_Y11_N22
\ALU|Mux3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux3~4_combout\ = (\ALU|Mux3~3_combout\ & (((!\ALU|Mux7~14_combout\)) # (!\ALU|aluOut~28_combout\))) # (!\ALU|Mux3~3_combout\ & (((\ALU|Mux7~14_combout\ & \ALU|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|aluOut~28_combout\,
	datab => \ALU|Mux3~3_combout\,
	datac => \ALU|Mux7~14_combout\,
	datad => \ALU|Mux3~2_combout\,
	combout => \ALU|Mux3~4_combout\);

-- Location: LCCOMB_X14_Y16_N30
\ALU|Mux3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux3~5_combout\ = (\ALU|Mux7~2_combout\ & ((\regFile|Mux2~4_combout\) # ((\ALU|Mux7~5_combout\)))) # (!\ALU|Mux7~2_combout\ & (((\ALU|Mux3~4_combout\ & !\ALU|Mux7~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux2~4_combout\,
	datab => \ALU|Mux7~2_combout\,
	datac => \ALU|Mux3~4_combout\,
	datad => \ALU|Mux7~5_combout\,
	combout => \ALU|Mux3~5_combout\);

-- Location: LCCOMB_X14_Y16_N10
\ALU|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux3~0_combout\ = (\ALU|Mux7~3_combout\ & (((\regFile|Mux3~4_combout\) # (\ALU|Mux7~4_combout\)))) # (!\ALU|Mux7~3_combout\ & (\ALU|Mult0|auto_generated|op_1~20_combout\ & ((!\ALU|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~3_combout\,
	datab => \ALU|Mult0|auto_generated|op_1~20_combout\,
	datac => \regFile|Mux3~4_combout\,
	datad => \ALU|Mux7~4_combout\,
	combout => \ALU|Mux3~0_combout\);

-- Location: LCCOMB_X13_Y9_N24
\ALU|Div0|auto_generated|divider|divider|StageOut[66]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[66]~3_combout\ = (\ALU|Div0|auto_generated|divider|divider|sel\(66) & (\ALU|Div0|auto_generated|divider|divider|StageOut[33]~1_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|sel\(66) & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[33]~1_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|sel\(66),
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[33]~1_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[66]~3_combout\);

-- Location: LCCOMB_X14_Y9_N4
\ALU|Div0|auto_generated|divider|divider|StageOut[65]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[65]~4_combout\ = (\ALU|Div0|auto_generated|divider|divider|sel\(66) & (\ALU|Div0|auto_generated|divider|divider|StageOut[32]~2_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|sel\(66) & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[32]~2_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|sel\(66),
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[32]~2_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[65]~4_combout\);

-- Location: LCCOMB_X14_Y9_N18
\ALU|Div0|auto_generated|divider|divider|StageOut[64]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[64]~5_combout\ = (\ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & (\regFile|Mux2~4_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|sel\(66) & (\regFile|Mux2~4_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|sel\(66) & ((\ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux2~4_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|sel\(66),
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[64]~5_combout\);

-- Location: LCCOMB_X13_Y9_N14
\ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\ = (\aluOp2[0]~14_combout\ & (\regFile|Mux3~4_combout\ $ (VCC))) # (!\aluOp2[0]~14_combout\ & ((\regFile|Mux3~4_combout\) # (GND)))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\ = CARRY((\regFile|Mux3~4_combout\) # (!\aluOp2[0]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[0]~14_combout\,
	datab => \regFile|Mux3~4_combout\,
	datad => VCC,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\);

-- Location: LCCOMB_X13_Y9_N16
\ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\ = (\aluOp2[1]~10_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[64]~5_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[64]~5_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\) # (GND))))) # (!\aluOp2[1]~10_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[64]~5_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[64]~5_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\ = CARRY((\aluOp2[1]~10_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[64]~5_combout\))) # 
-- (!\aluOp2[1]~10_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[64]~5_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[1]~10_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[64]~5_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\);

-- Location: LCCOMB_X13_Y9_N18
\ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[65]~4_combout\ $ (\regFile|Mux61~4_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[65]~4_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\) # (!\regFile|Mux61~4_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[65]~4_combout\ & (!\regFile|Mux61~4_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[65]~4_combout\,
	datab => \regFile|Mux61~4_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\);

-- Location: LCCOMB_X13_Y9_N20
\ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\ = (\aluOp2[3]~187_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[66]~3_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[66]~3_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\) # (GND))))) # (!\aluOp2[3]~187_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[66]~3_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[66]~3_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\ = CARRY((\aluOp2[3]~187_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[66]~3_combout\))) # 
-- (!\aluOp2[3]~187_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[66]~3_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[3]~187_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[66]~3_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\);

-- Location: LCCOMB_X13_Y9_N22
\ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ = \ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\);

-- Location: LCCOMB_X13_Y7_N24
\ALU|Div0|auto_generated|divider|divider|selnose[99]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose\(99) = (\ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\) # (!\ALU|Div0|auto_generated|divider|divider|selnose[99]~55_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[99]~55_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|selnose\(99));

-- Location: LCCOMB_X14_Y16_N20
\ALU|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux3~1_combout\ = (\ALU|Mux3~0_combout\ & (((\aluOp2[28]~53_combout\) # (!\ALU|Mux7~4_combout\)))) # (!\ALU|Mux3~0_combout\ & (!\ALU|Div0|auto_generated|divider|divider|selnose\(99) & ((\ALU|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux3~0_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose\(99),
	datac => \aluOp2[28]~53_combout\,
	datad => \ALU|Mux7~4_combout\,
	combout => \ALU|Mux3~1_combout\);

-- Location: LCCOMB_X14_Y16_N24
\ALU|Mux3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux3~6_combout\ = (\ALU|Mux7~5_combout\ & ((\ALU|Mux3~5_combout\ & (\ALU|uFS|Add0~111_combout\)) # (!\ALU|Mux3~5_combout\ & ((\ALU|Mux3~1_combout\))))) # (!\ALU|Mux7~5_combout\ & (((\ALU|Mux3~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|uFS|Add0~111_combout\,
	datab => \ALU|Mux7~5_combout\,
	datac => \ALU|Mux3~5_combout\,
	datad => \ALU|Mux3~1_combout\,
	combout => \ALU|Mux3~6_combout\);

-- Location: LCCOMB_X12_Y13_N4
\ALU|Mux3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux3~7_combout\ = (\ALU|SH|out[31]~0_combout\ & (\regFile|Mux4~4_combout\)) # (!\ALU|SH|out[31]~0_combout\ & ((\ALU|Mux3~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux4~4_combout\,
	datac => \ALU|SH|out[31]~0_combout\,
	datad => \ALU|Mux3~6_combout\,
	combout => \ALU|Mux3~7_combout\);

-- Location: LCCOMB_X9_Y11_N6
\regFile|regFile[3][28]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][28]~4_combout\ = (\ctrl|ld~2_combout\ & ((\ram|ram_rtl_0|auto_generated|ram_block1a28\))) # (!\ctrl|ld~2_combout\ & (\ALU|Mux3~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux3~7_combout\,
	datac => \ctrl|ld~2_combout\,
	datad => \ram|ram_rtl_0|auto_generated|ram_block1a28\,
	combout => \regFile|regFile[3][28]~4_combout\);

-- Location: FF_X11_Y12_N23
\regFile|regFile[7][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][28]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[7][0]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[7][28]~q\);

-- Location: LCCOMB_X12_Y12_N28
\regFile|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux3~0_combout\ = (\ctrl|Selector1~2_combout\ & ((\regFile|regFile[6][28]~q\) # ((\ctrl|Selector2~7_combout\)))) # (!\ctrl|Selector1~2_combout\ & (((\regFile|regFile[4][28]~q\ & !\ctrl|Selector2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[6][28]~q\,
	datab => \regFile|regFile[4][28]~q\,
	datac => \ctrl|Selector1~2_combout\,
	datad => \ctrl|Selector2~7_combout\,
	combout => \regFile|Mux3~0_combout\);

-- Location: LCCOMB_X11_Y12_N10
\regFile|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux3~1_combout\ = (\ctrl|Selector2~7_combout\ & ((\regFile|Mux3~0_combout\ & (\regFile|regFile[7][28]~q\)) # (!\regFile|Mux3~0_combout\ & ((\regFile|regFile[5][28]~q\))))) # (!\ctrl|Selector2~7_combout\ & (((\regFile|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[7][28]~q\,
	datab => \regFile|regFile[5][28]~q\,
	datac => \ctrl|Selector2~7_combout\,
	datad => \regFile|Mux3~0_combout\,
	combout => \regFile|Mux3~1_combout\);

-- Location: LCCOMB_X10_Y11_N6
\regFile|Mux3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux3~4_combout\ = (\ctrl|Selector0~6_combout\ & (\regFile|Mux3~1_combout\)) # (!\ctrl|Selector0~6_combout\ & ((\regFile|Mux3~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector0~6_combout\,
	datac => \regFile|Mux3~1_combout\,
	datad => \regFile|Mux3~3_combout\,
	combout => \regFile|Mux3~4_combout\);

-- Location: FF_X11_Y15_N11
\regFile|regFile[3][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[3][24]~feeder_combout\,
	asdata => \ALU|Mult0|auto_generated|op_1~76_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sclr => \regFile|regFile[3][5]~52_combout\,
	sload => \ctrl|Decoder0~1_combout\,
	ena => \regFile|regFile[3][0]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[3][24]~q\);

-- Location: LCCOMB_X13_Y15_N0
\regFile|regFile[2][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[2][24]~feeder_combout\ = \regFile|regFile[3][24]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regFile|regFile[3][24]~8_combout\,
	combout => \regFile|regFile[2][24]~feeder_combout\);

-- Location: FF_X13_Y15_N1
\regFile|regFile[2][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[2][24]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[2][0]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[2][24]~q\);

-- Location: FF_X13_Y15_N19
\regFile|regFile[0][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][24]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[0][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[0][24]~q\);

-- Location: LCCOMB_X13_Y15_N28
\aluOp2[24]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[24]~70_combout\ = (\ctrl|raddr2[1]~0_combout\ & (((\ctrl|raddr2[0]~1_combout\)))) # (!\ctrl|raddr2[1]~0_combout\ & ((\ctrl|raddr2[0]~1_combout\ & (\regFile|regFile[1][24]~q\)) # (!\ctrl|raddr2[0]~1_combout\ & ((\regFile|regFile[0][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[1][24]~q\,
	datab => \regFile|regFile[0][24]~q\,
	datac => \ctrl|raddr2[1]~0_combout\,
	datad => \ctrl|raddr2[0]~1_combout\,
	combout => \aluOp2[24]~70_combout\);

-- Location: LCCOMB_X13_Y15_N26
\aluOp2[24]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[24]~71_combout\ = (\ctrl|raddr2[1]~0_combout\ & ((\aluOp2[24]~70_combout\ & (\regFile|regFile[3][24]~q\)) # (!\aluOp2[24]~70_combout\ & ((\regFile|regFile[2][24]~q\))))) # (!\ctrl|raddr2[1]~0_combout\ & (((\aluOp2[24]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[3][24]~q\,
	datab => \regFile|regFile[2][24]~q\,
	datac => \ctrl|raddr2[1]~0_combout\,
	datad => \aluOp2[24]~70_combout\,
	combout => \aluOp2[24]~71_combout\);

-- Location: LCCOMB_X13_Y11_N24
\aluOp2[24]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[24]~74_combout\ = (\aluOp2[0]~9_combout\ & ((\aluOp2[24]~73_combout\) # ((\aluOp2[0]~5_combout\ & \aluOp2[24]~71_combout\)))) # (!\aluOp2[0]~9_combout\ & (\aluOp2[0]~5_combout\ & ((\aluOp2[24]~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[0]~9_combout\,
	datab => \aluOp2[0]~5_combout\,
	datac => \aluOp2[24]~73_combout\,
	datad => \aluOp2[24]~71_combout\,
	combout => \aluOp2[24]~74_combout\);

-- Location: LCCOMB_X16_Y15_N16
\ALU|uFS|Add0~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~123_combout\ = \ctrl|WideOr6~3_combout\ $ (\aluOp2[24]~74_combout\ $ (((\ctrl|Selector7~4_combout\ & !\ctrl|WideOr6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr6~3_combout\,
	datab => \ctrl|Selector7~4_combout\,
	datac => \aluOp2[24]~74_combout\,
	datad => \ctrl|WideOr6~2_combout\,
	combout => \ALU|uFS|Add0~123_combout\);

-- Location: LCCOMB_X18_Y14_N20
\ALU|uFS|Add0~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~124_combout\ = \aluOp2[23]~84_combout\ $ (\ctrl|WideOr6~3_combout\ $ (((\ctrl|Selector7~4_combout\ & !\ctrl|WideOr6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector7~4_combout\,
	datab => \aluOp2[23]~84_combout\,
	datac => \ctrl|WideOr6~3_combout\,
	datad => \ctrl|WideOr6~2_combout\,
	combout => \ALU|uFS|Add0~124_combout\);

-- Location: LCCOMB_X18_Y14_N12
\ALU|uFS|Add0~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~126_combout\ = \aluOp2[21]~99_combout\ $ (\ctrl|WideOr6~3_combout\ $ (((\ctrl|Selector7~4_combout\ & !\ctrl|WideOr6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector7~4_combout\,
	datab => \aluOp2[21]~99_combout\,
	datac => \ctrl|WideOr6~3_combout\,
	datad => \ctrl|WideOr6~2_combout\,
	combout => \ALU|uFS|Add0~126_combout\);

-- Location: LCCOMB_X16_Y15_N22
\ALU|uFS|Add0~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~127_combout\ = \ctrl|WideOr6~3_combout\ $ (\aluOp2[20]~94_combout\ $ (((\ctrl|Selector7~4_combout\ & !\ctrl|WideOr6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr6~3_combout\,
	datab => \aluOp2[20]~94_combout\,
	datac => \ctrl|Selector7~4_combout\,
	datad => \ctrl|WideOr6~2_combout\,
	combout => \ALU|uFS|Add0~127_combout\);

-- Location: LCCOMB_X18_Y14_N26
\ALU|uFS|Add0~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~128_combout\ = \ctrl|WideOr6~3_combout\ $ (\aluOp2[19]~89_combout\ $ (((!\ctrl|WideOr6~2_combout\ & \ctrl|Selector7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr6~2_combout\,
	datab => \ctrl|Selector7~4_combout\,
	datac => \ctrl|WideOr6~3_combout\,
	datad => \aluOp2[19]~89_combout\,
	combout => \ALU|uFS|Add0~128_combout\);

-- Location: LCCOMB_X18_Y16_N22
\ALU|uFS|Add0~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~91_combout\ = (\regFile|Mux13~4_combout\ & ((\ALU|uFS|Add0~129_combout\ & (\ALU|uFS|Add0~90\ & VCC)) # (!\ALU|uFS|Add0~129_combout\ & (!\ALU|uFS|Add0~90\)))) # (!\regFile|Mux13~4_combout\ & ((\ALU|uFS|Add0~129_combout\ & 
-- (!\ALU|uFS|Add0~90\)) # (!\ALU|uFS|Add0~129_combout\ & ((\ALU|uFS|Add0~90\) # (GND)))))
-- \ALU|uFS|Add0~92\ = CARRY((\regFile|Mux13~4_combout\ & (!\ALU|uFS|Add0~129_combout\ & !\ALU|uFS|Add0~90\)) # (!\regFile|Mux13~4_combout\ & ((!\ALU|uFS|Add0~90\) # (!\ALU|uFS|Add0~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux13~4_combout\,
	datab => \ALU|uFS|Add0~129_combout\,
	datad => VCC,
	cin => \ALU|uFS|Add0~90\,
	combout => \ALU|uFS|Add0~91_combout\,
	cout => \ALU|uFS|Add0~92\);

-- Location: LCCOMB_X18_Y16_N24
\ALU|uFS|Add0~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~93_combout\ = ((\ALU|uFS|Add0~128_combout\ $ (\regFile|Mux12~4_combout\ $ (!\ALU|uFS|Add0~92\)))) # (GND)
-- \ALU|uFS|Add0~94\ = CARRY((\ALU|uFS|Add0~128_combout\ & ((\regFile|Mux12~4_combout\) # (!\ALU|uFS|Add0~92\))) # (!\ALU|uFS|Add0~128_combout\ & (\regFile|Mux12~4_combout\ & !\ALU|uFS|Add0~92\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|uFS|Add0~128_combout\,
	datab => \regFile|Mux12~4_combout\,
	datad => VCC,
	cin => \ALU|uFS|Add0~92\,
	combout => \ALU|uFS|Add0~93_combout\,
	cout => \ALU|uFS|Add0~94\);

-- Location: LCCOMB_X18_Y16_N26
\ALU|uFS|Add0~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~95_combout\ = (\regFile|Mux11~4_combout\ & ((\ALU|uFS|Add0~127_combout\ & (\ALU|uFS|Add0~94\ & VCC)) # (!\ALU|uFS|Add0~127_combout\ & (!\ALU|uFS|Add0~94\)))) # (!\regFile|Mux11~4_combout\ & ((\ALU|uFS|Add0~127_combout\ & 
-- (!\ALU|uFS|Add0~94\)) # (!\ALU|uFS|Add0~127_combout\ & ((\ALU|uFS|Add0~94\) # (GND)))))
-- \ALU|uFS|Add0~96\ = CARRY((\regFile|Mux11~4_combout\ & (!\ALU|uFS|Add0~127_combout\ & !\ALU|uFS|Add0~94\)) # (!\regFile|Mux11~4_combout\ & ((!\ALU|uFS|Add0~94\) # (!\ALU|uFS|Add0~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux11~4_combout\,
	datab => \ALU|uFS|Add0~127_combout\,
	datad => VCC,
	cin => \ALU|uFS|Add0~94\,
	combout => \ALU|uFS|Add0~95_combout\,
	cout => \ALU|uFS|Add0~96\);

-- Location: LCCOMB_X18_Y16_N28
\ALU|uFS|Add0~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~97_combout\ = ((\regFile|Mux10~4_combout\ $ (\ALU|uFS|Add0~126_combout\ $ (!\ALU|uFS|Add0~96\)))) # (GND)
-- \ALU|uFS|Add0~98\ = CARRY((\regFile|Mux10~4_combout\ & ((\ALU|uFS|Add0~126_combout\) # (!\ALU|uFS|Add0~96\))) # (!\regFile|Mux10~4_combout\ & (\ALU|uFS|Add0~126_combout\ & !\ALU|uFS|Add0~96\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux10~4_combout\,
	datab => \ALU|uFS|Add0~126_combout\,
	datad => VCC,
	cin => \ALU|uFS|Add0~96\,
	combout => \ALU|uFS|Add0~97_combout\,
	cout => \ALU|uFS|Add0~98\);

-- Location: LCCOMB_X18_Y16_N30
\ALU|uFS|Add0~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~99_combout\ = (\regFile|Mux9~4_combout\ & ((\ALU|uFS|Add0~125_combout\ & (\ALU|uFS|Add0~98\ & VCC)) # (!\ALU|uFS|Add0~125_combout\ & (!\ALU|uFS|Add0~98\)))) # (!\regFile|Mux9~4_combout\ & ((\ALU|uFS|Add0~125_combout\ & (!\ALU|uFS|Add0~98\)) 
-- # (!\ALU|uFS|Add0~125_combout\ & ((\ALU|uFS|Add0~98\) # (GND)))))
-- \ALU|uFS|Add0~100\ = CARRY((\regFile|Mux9~4_combout\ & (!\ALU|uFS|Add0~125_combout\ & !\ALU|uFS|Add0~98\)) # (!\regFile|Mux9~4_combout\ & ((!\ALU|uFS|Add0~98\) # (!\ALU|uFS|Add0~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux9~4_combout\,
	datab => \ALU|uFS|Add0~125_combout\,
	datad => VCC,
	cin => \ALU|uFS|Add0~98\,
	combout => \ALU|uFS|Add0~99_combout\,
	cout => \ALU|uFS|Add0~100\);

-- Location: LCCOMB_X18_Y15_N0
\ALU|uFS|Add0~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~101_combout\ = ((\ALU|uFS|Add0~124_combout\ $ (\regFile|Mux8~4_combout\ $ (!\ALU|uFS|Add0~100\)))) # (GND)
-- \ALU|uFS|Add0~102\ = CARRY((\ALU|uFS|Add0~124_combout\ & ((\regFile|Mux8~4_combout\) # (!\ALU|uFS|Add0~100\))) # (!\ALU|uFS|Add0~124_combout\ & (\regFile|Mux8~4_combout\ & !\ALU|uFS|Add0~100\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|uFS|Add0~124_combout\,
	datab => \regFile|Mux8~4_combout\,
	datad => VCC,
	cin => \ALU|uFS|Add0~100\,
	combout => \ALU|uFS|Add0~101_combout\,
	cout => \ALU|uFS|Add0~102\);

-- Location: LCCOMB_X18_Y15_N2
\ALU|uFS|Add0~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~103_combout\ = (\regFile|Mux7~4_combout\ & ((\ALU|uFS|Add0~123_combout\ & (\ALU|uFS|Add0~102\ & VCC)) # (!\ALU|uFS|Add0~123_combout\ & (!\ALU|uFS|Add0~102\)))) # (!\regFile|Mux7~4_combout\ & ((\ALU|uFS|Add0~123_combout\ & 
-- (!\ALU|uFS|Add0~102\)) # (!\ALU|uFS|Add0~123_combout\ & ((\ALU|uFS|Add0~102\) # (GND)))))
-- \ALU|uFS|Add0~104\ = CARRY((\regFile|Mux7~4_combout\ & (!\ALU|uFS|Add0~123_combout\ & !\ALU|uFS|Add0~102\)) # (!\regFile|Mux7~4_combout\ & ((!\ALU|uFS|Add0~102\) # (!\ALU|uFS|Add0~123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux7~4_combout\,
	datab => \ALU|uFS|Add0~123_combout\,
	datad => VCC,
	cin => \ALU|uFS|Add0~102\,
	combout => \ALU|uFS|Add0~103_combout\,
	cout => \ALU|uFS|Add0~104\);

-- Location: LCCOMB_X18_Y15_N4
\ALU|uFS|Add0~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~105_combout\ = ((\regFile|Mux6~4_combout\ $ (\ALU|uFS|Add0~70_combout\ $ (!\ALU|uFS|Add0~104\)))) # (GND)
-- \ALU|uFS|Add0~106\ = CARRY((\regFile|Mux6~4_combout\ & ((\ALU|uFS|Add0~70_combout\) # (!\ALU|uFS|Add0~104\))) # (!\regFile|Mux6~4_combout\ & (\ALU|uFS|Add0~70_combout\ & !\ALU|uFS|Add0~104\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux6~4_combout\,
	datab => \ALU|uFS|Add0~70_combout\,
	datad => VCC,
	cin => \ALU|uFS|Add0~104\,
	combout => \ALU|uFS|Add0~105_combout\,
	cout => \ALU|uFS|Add0~106\);

-- Location: LCCOMB_X18_Y15_N6
\ALU|uFS|Add0~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~107_combout\ = (\ALU|uFS|Add0~122_combout\ & ((\regFile|Mux5~4_combout\ & (\ALU|uFS|Add0~106\ & VCC)) # (!\regFile|Mux5~4_combout\ & (!\ALU|uFS|Add0~106\)))) # (!\ALU|uFS|Add0~122_combout\ & ((\regFile|Mux5~4_combout\ & 
-- (!\ALU|uFS|Add0~106\)) # (!\regFile|Mux5~4_combout\ & ((\ALU|uFS|Add0~106\) # (GND)))))
-- \ALU|uFS|Add0~108\ = CARRY((\ALU|uFS|Add0~122_combout\ & (!\regFile|Mux5~4_combout\ & !\ALU|uFS|Add0~106\)) # (!\ALU|uFS|Add0~122_combout\ & ((!\ALU|uFS|Add0~106\) # (!\regFile|Mux5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|uFS|Add0~122_combout\,
	datab => \regFile|Mux5~4_combout\,
	datad => VCC,
	cin => \ALU|uFS|Add0~106\,
	combout => \ALU|uFS|Add0~107_combout\,
	cout => \ALU|uFS|Add0~108\);

-- Location: LCCOMB_X13_Y9_N30
\ALU|Div0|auto_generated|divider|divider|StageOut[98]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[98]~7_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[99]~55_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[65]~4_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[99]~55_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[65]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[65]~4_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[99]~55_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[98]~7_combout\);

-- Location: LCCOMB_X13_Y7_N14
\ALU|Div0|auto_generated|divider|divider|StageOut[97]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[97]~8_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[99]~55_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[64]~5_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[99]~55_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[64]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[64]~5_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[99]~55_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[97]~8_combout\);

-- Location: LCCOMB_X13_Y7_N8
\ALU|Div0|auto_generated|divider|divider|StageOut[96]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[96]~9_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[99]~55_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & ((\regFile|Mux3~4_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\)))) # (!\ALU|Div0|auto_generated|divider|divider|selnose[99]~55_combout\ & 
-- (((\regFile|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[99]~55_combout\,
	datac => \regFile|Mux3~4_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[96]~9_combout\);

-- Location: LCCOMB_X13_Y9_N0
\ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\ = (\aluOp2[0]~14_combout\ & (\regFile|Mux4~4_combout\ $ (VCC))) # (!\aluOp2[0]~14_combout\ & ((\regFile|Mux4~4_combout\) # (GND)))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\ = CARRY((\regFile|Mux4~4_combout\) # (!\aluOp2[0]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[0]~14_combout\,
	datab => \regFile|Mux4~4_combout\,
	datad => VCC,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\);

-- Location: LCCOMB_X13_Y9_N2
\ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[96]~9_combout\ & ((\aluOp2[1]~10_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\)) # 
-- (!\aluOp2[1]~10_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[96]~9_combout\ & ((\aluOp2[1]~10_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\) # (GND))) # (!\aluOp2[1]~10_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[96]~9_combout\ & (\aluOp2[1]~10_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[96]~9_combout\ & ((\aluOp2[1]~10_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[96]~9_combout\,
	datab => \aluOp2[1]~10_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\);

-- Location: LCCOMB_X13_Y9_N4
\ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[97]~8_combout\ $ (\regFile|Mux61~4_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[97]~8_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\) # (!\regFile|Mux61~4_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[97]~8_combout\ & (!\regFile|Mux61~4_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[97]~8_combout\,
	datab => \regFile|Mux61~4_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\);

-- Location: LCCOMB_X13_Y9_N6
\ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[98]~7_combout\ & ((\aluOp2[3]~187_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\)) # 
-- (!\aluOp2[3]~187_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[98]~7_combout\ & ((\aluOp2[3]~187_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\) # (GND))) # (!\aluOp2[3]~187_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[98]~7_combout\ & (\aluOp2[3]~187_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[98]~7_combout\ & ((\aluOp2[3]~187_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[98]~7_combout\,
	datab => \aluOp2[3]~187_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\);

-- Location: LCCOMB_X13_Y9_N8
\ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[99]~6_combout\ $ (\aluOp2[4]~155_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\)))) # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[99]~6_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\) # (!\aluOp2[4]~155_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[99]~6_combout\ & (!\aluOp2[4]~155_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[99]~6_combout\,
	datab => \aluOp2[4]~155_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\);

-- Location: LCCOMB_X13_Y9_N10
\ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ = !\ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\);

-- Location: LCCOMB_X16_Y9_N30
\ALU|Div0|auto_generated|divider|divider|selnose[132]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose\(132) = (\aluOp2[6]~177_combout\) # ((\aluOp2[5]~186_combout\) # ((\ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[198]~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[6]~177_combout\,
	datab => \aluOp2[5]~186_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|selnose[198]~50_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|selnose\(132));

-- Location: LCCOMB_X14_Y13_N6
\ALU|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux4~0_combout\ = (\ALU|Mux7~4_combout\ & (((\ALU|Mux7~3_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|selnose\(132)))) # (!\ALU|Mux7~4_combout\ & (((\ALU|Mult0|auto_generated|op_1~18_combout\ & !\ALU|Mux7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose\(132),
	datab => \ALU|Mux7~4_combout\,
	datac => \ALU|Mult0|auto_generated|op_1~18_combout\,
	datad => \ALU|Mux7~3_combout\,
	combout => \ALU|Mux4~0_combout\);

-- Location: LCCOMB_X14_Y16_N26
\ALU|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux4~1_combout\ = (\ALU|Mux7~3_combout\ & ((\ALU|Mux4~0_combout\ & (\aluOp2[27]~63_combout\)) # (!\ALU|Mux4~0_combout\ & ((\regFile|Mux4~4_combout\))))) # (!\ALU|Mux7~3_combout\ & (((\ALU|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~3_combout\,
	datab => \aluOp2[27]~63_combout\,
	datac => \regFile|Mux4~4_combout\,
	datad => \ALU|Mux4~0_combout\,
	combout => \ALU|Mux4~1_combout\);

-- Location: LCCOMB_X11_Y8_N18
\regFile|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux4~0_combout\ = (\ctrl|Selector1~2_combout\ & ((\regFile|regFile[6][27]~q\) # ((\ctrl|Selector2~7_combout\)))) # (!\ctrl|Selector1~2_combout\ & (((\regFile|regFile[4][27]~q\ & !\ctrl|Selector2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector1~2_combout\,
	datab => \regFile|regFile[6][27]~q\,
	datac => \regFile|regFile[4][27]~q\,
	datad => \ctrl|Selector2~7_combout\,
	combout => \regFile|Mux4~0_combout\);

-- Location: LCCOMB_X12_Y8_N18
\regFile|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux4~1_combout\ = (\ctrl|Selector2~7_combout\ & ((\regFile|Mux4~0_combout\ & ((\regFile|regFile[7][27]~q\))) # (!\regFile|Mux4~0_combout\ & (\regFile|regFile[5][27]~q\)))) # (!\ctrl|Selector2~7_combout\ & (((\regFile|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[5][27]~q\,
	datab => \regFile|regFile[7][27]~q\,
	datac => \ctrl|Selector2~7_combout\,
	datad => \regFile|Mux4~0_combout\,
	combout => \regFile|Mux4~1_combout\);

-- Location: LCCOMB_X11_Y8_N16
\ALU|aluOut~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|aluOut~27_combout\ = \aluOp2[27]~63_combout\ $ (((\ctrl|Selector0~6_combout\ & (\regFile|Mux4~1_combout\)) # (!\ctrl|Selector0~6_combout\ & ((\regFile|Mux4~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[27]~63_combout\,
	datab => \regFile|Mux4~1_combout\,
	datac => \ctrl|Selector0~6_combout\,
	datad => \regFile|Mux4~3_combout\,
	combout => \ALU|aluOut~27_combout\);

-- Location: LCCOMB_X14_Y16_N12
\ALU|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux4~2_combout\ = (\regFile|Mux4~4_combout\ & (\ctrl|WideOr6~4_combout\ $ (((\aluOp2[27]~63_combout\ & !\ctrl|WideOr7~2_combout\))))) # (!\regFile|Mux4~4_combout\ & ((\ctrl|WideOr6~4_combout\ & (\aluOp2[27]~63_combout\)) # (!\ctrl|WideOr6~4_combout\ 
-- & ((\ctrl|WideOr7~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux4~4_combout\,
	datab => \aluOp2[27]~63_combout\,
	datac => \ctrl|WideOr7~2_combout\,
	datad => \ctrl|WideOr6~4_combout\,
	combout => \ALU|Mux4~2_combout\);

-- Location: LCCOMB_X14_Y16_N14
\ALU|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux4~3_combout\ = (\ALU|Mux7~3_combout\ & (((\ALU|Mux7~14_combout\)))) # (!\ALU|Mux7~3_combout\ & ((\ALU|Mux7~14_combout\ & ((\ALU|Mux4~2_combout\))) # (!\ALU|Mux7~14_combout\ & (!\ALU|aluOut~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~3_combout\,
	datab => \ALU|aluOut~27_combout\,
	datac => \ALU|Mux7~14_combout\,
	datad => \ALU|Mux4~2_combout\,
	combout => \ALU|Mux4~3_combout\);

-- Location: LCCOMB_X14_Y16_N28
\ALU|Mux4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux4~4_combout\ = (\regFile|Mux4~4_combout\ & (\ALU|Mux4~3_combout\ & ((!\ALU|Mux7~3_combout\) # (!\aluOp2[27]~63_combout\)))) # (!\regFile|Mux4~4_combout\ & ((\ALU|Mux4~3_combout\) # ((!\aluOp2[27]~63_combout\ & \ALU|Mux7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux4~4_combout\,
	datab => \ALU|Mux4~3_combout\,
	datac => \aluOp2[27]~63_combout\,
	datad => \ALU|Mux7~3_combout\,
	combout => \ALU|Mux4~4_combout\);

-- Location: LCCOMB_X14_Y16_N2
\ALU|Mux4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux4~5_combout\ = (\ALU|Mux7~2_combout\ & (((\ALU|Mux7~5_combout\)))) # (!\ALU|Mux7~2_combout\ & ((\ALU|Mux7~5_combout\ & (\ALU|Mux4~1_combout\)) # (!\ALU|Mux7~5_combout\ & ((\ALU|Mux4~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux4~1_combout\,
	datab => \ALU|Mux4~4_combout\,
	datac => \ALU|Mux7~2_combout\,
	datad => \ALU|Mux7~5_combout\,
	combout => \ALU|Mux4~5_combout\);

-- Location: LCCOMB_X14_Y16_N4
\ALU|Mux4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux4~6_combout\ = (\ALU|Mux7~2_combout\ & ((\ALU|Mux4~5_combout\ & (\ALU|uFS|Add0~109_combout\)) # (!\ALU|Mux4~5_combout\ & ((\regFile|Mux3~4_combout\))))) # (!\ALU|Mux7~2_combout\ & (((\ALU|Mux4~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|uFS|Add0~109_combout\,
	datab => \ALU|Mux7~2_combout\,
	datac => \regFile|Mux3~4_combout\,
	datad => \ALU|Mux4~5_combout\,
	combout => \ALU|Mux4~6_combout\);

-- Location: LCCOMB_X12_Y13_N14
\ALU|Mux4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux4~7_combout\ = (\ALU|SH|out[31]~0_combout\ & (\regFile|Mux5~4_combout\)) # (!\ALU|SH|out[31]~0_combout\ & ((\ALU|Mux4~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux5~4_combout\,
	datac => \ALU|SH|out[31]~0_combout\,
	datad => \ALU|Mux4~6_combout\,
	combout => \ALU|Mux4~7_combout\);

-- Location: M9K_X15_Y13_N0
\ram|ram_rtl_0|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram:ram|altsyncram:ram_rtl_0|altsyncram_7i41:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ctrl|Selector13~8_combout\,
	portare => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \ram|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \ram|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: LCCOMB_X12_Y13_N16
\regFile|regFile[3][27]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][27]~5_combout\ = (\ctrl|ld~2_combout\ & ((\ram|ram_rtl_0|auto_generated|ram_block1a27\))) # (!\ctrl|ld~2_combout\ & (\ALU|Mux4~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|ld~2_combout\,
	datab => \ALU|Mux4~7_combout\,
	datad => \ram|ram_rtl_0|auto_generated|ram_block1a27\,
	combout => \regFile|regFile[3][27]~5_combout\);

-- Location: LCCOMB_X9_Y8_N16
\regFile|regFile[3][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][27]~feeder_combout\ = \regFile|regFile[3][27]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][27]~5_combout\,
	combout => \regFile|regFile[3][27]~feeder_combout\);

-- Location: FF_X9_Y8_N17
\regFile|regFile[3][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[3][27]~feeder_combout\,
	asdata => \ALU|Mult0|auto_generated|op_1~82_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sclr => \regFile|regFile[3][5]~52_combout\,
	sload => \ctrl|Decoder0~1_combout\,
	ena => \regFile|regFile[3][0]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[3][27]~q\);

-- Location: LCCOMB_X11_Y8_N28
\regFile|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux4~2_combout\ = (\ctrl|Selector1~2_combout\ & (((\ctrl|Selector2~7_combout\)))) # (!\ctrl|Selector1~2_combout\ & ((\ctrl|Selector2~7_combout\ & (\regFile|regFile[1][27]~q\)) # (!\ctrl|Selector2~7_combout\ & ((\regFile|regFile[0][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[1][27]~q\,
	datab => \regFile|regFile[0][27]~q\,
	datac => \ctrl|Selector1~2_combout\,
	datad => \ctrl|Selector2~7_combout\,
	combout => \regFile|Mux4~2_combout\);

-- Location: LCCOMB_X11_Y8_N30
\regFile|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux4~3_combout\ = (\ctrl|Selector1~2_combout\ & ((\regFile|Mux4~2_combout\ & (\regFile|regFile[3][27]~q\)) # (!\regFile|Mux4~2_combout\ & ((\regFile|regFile[2][27]~q\))))) # (!\ctrl|Selector1~2_combout\ & (((\regFile|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector1~2_combout\,
	datab => \regFile|regFile[3][27]~q\,
	datac => \regFile|regFile[2][27]~q\,
	datad => \regFile|Mux4~2_combout\,
	combout => \regFile|Mux4~3_combout\);

-- Location: LCCOMB_X11_Y8_N0
\regFile|Mux4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux4~4_combout\ = (\ctrl|Selector0~6_combout\ & ((\regFile|Mux4~1_combout\))) # (!\ctrl|Selector0~6_combout\ & (\regFile|Mux4~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|Selector0~6_combout\,
	datac => \regFile|Mux4~3_combout\,
	datad => \regFile|Mux4~1_combout\,
	combout => \regFile|Mux4~4_combout\);

-- Location: FF_X16_Y6_N23
\regFile|regFile[3][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[3][26]~feeder_combout\,
	asdata => \ALU|Mult0|auto_generated|op_1~80_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sclr => \regFile|regFile[3][5]~52_combout\,
	sload => \ctrl|Decoder0~1_combout\,
	ena => \regFile|regFile[3][0]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[3][26]~q\);

-- Location: FF_X11_Y11_N21
\regFile|regFile[1][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][26]~6_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[1][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[1][26]~q\);

-- Location: FF_X12_Y11_N21
\regFile|regFile[0][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][26]~6_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[0][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[0][26]~q\);

-- Location: LCCOMB_X12_Y11_N20
\aluOp2[26]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[26]~54_combout\ = (\ctrl|raddr2[1]~0_combout\ & (((\ctrl|raddr2[0]~1_combout\)))) # (!\ctrl|raddr2[1]~0_combout\ & ((\ctrl|raddr2[0]~1_combout\ & (\regFile|regFile[1][26]~q\)) # (!\ctrl|raddr2[0]~1_combout\ & ((\regFile|regFile[0][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[1][26]~q\,
	datab => \ctrl|raddr2[1]~0_combout\,
	datac => \regFile|regFile[0][26]~q\,
	datad => \ctrl|raddr2[0]~1_combout\,
	combout => \aluOp2[26]~54_combout\);

-- Location: FF_X12_Y11_N11
\regFile|regFile[2][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][26]~6_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[2][0]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[2][26]~q\);

-- Location: LCCOMB_X12_Y11_N10
\aluOp2[26]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[26]~55_combout\ = (\aluOp2[26]~54_combout\ & ((\regFile|regFile[3][26]~q\) # ((!\ctrl|raddr2[1]~0_combout\)))) # (!\aluOp2[26]~54_combout\ & (((\regFile|regFile[2][26]~q\ & \ctrl|raddr2[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[3][26]~q\,
	datab => \aluOp2[26]~54_combout\,
	datac => \regFile|regFile[2][26]~q\,
	datad => \ctrl|raddr2[1]~0_combout\,
	combout => \aluOp2[26]~55_combout\);

-- Location: LCCOMB_X13_Y11_N12
\aluOp2[26]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[26]~58_combout\ = (\aluOp2[0]~9_combout\ & ((\aluOp2[26]~57_combout\) # ((\aluOp2[0]~5_combout\ & \aluOp2[26]~55_combout\)))) # (!\aluOp2[0]~9_combout\ & (\aluOp2[0]~5_combout\ & ((\aluOp2[26]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[0]~9_combout\,
	datab => \aluOp2[0]~5_combout\,
	datac => \aluOp2[26]~57_combout\,
	datad => \aluOp2[26]~55_combout\,
	combout => \aluOp2[26]~58_combout\);

-- Location: LCCOMB_X11_Y11_N4
\ALU|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux5~2_combout\ = (\regFile|Mux5~4_combout\ & (\ctrl|WideOr6~4_combout\ $ (((!\ctrl|WideOr7~2_combout\ & \aluOp2[26]~58_combout\))))) # (!\regFile|Mux5~4_combout\ & ((\ctrl|WideOr6~4_combout\ & ((\aluOp2[26]~58_combout\))) # 
-- (!\ctrl|WideOr6~4_combout\ & (\ctrl|WideOr7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr7~2_combout\,
	datab => \aluOp2[26]~58_combout\,
	datac => \ctrl|WideOr6~4_combout\,
	datad => \regFile|Mux5~4_combout\,
	combout => \ALU|Mux5~2_combout\);

-- Location: LCCOMB_X11_Y11_N20
\regFile|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux5~2_combout\ = (\ctrl|Selector2~7_combout\ & (((\regFile|regFile[1][26]~q\) # (\ctrl|Selector1~2_combout\)))) # (!\ctrl|Selector2~7_combout\ & (\regFile|regFile[0][26]~q\ & ((!\ctrl|Selector1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[0][26]~q\,
	datab => \ctrl|Selector2~7_combout\,
	datac => \regFile|regFile[1][26]~q\,
	datad => \ctrl|Selector1~2_combout\,
	combout => \regFile|Mux5~2_combout\);

-- Location: LCCOMB_X11_Y11_N24
\regFile|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux5~3_combout\ = (\ctrl|Selector1~2_combout\ & ((\regFile|Mux5~2_combout\ & ((\regFile|regFile[3][26]~q\))) # (!\regFile|Mux5~2_combout\ & (\regFile|regFile[2][26]~q\)))) # (!\ctrl|Selector1~2_combout\ & (((\regFile|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[2][26]~q\,
	datab => \regFile|regFile[3][26]~q\,
	datac => \ctrl|Selector1~2_combout\,
	datad => \regFile|Mux5~2_combout\,
	combout => \regFile|Mux5~3_combout\);

-- Location: LCCOMB_X11_Y11_N8
\ALU|aluOut~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|aluOut~26_combout\ = (\aluOp2[26]~58_combout\ & ((\ctrl|Selector0~6_combout\ & ((\regFile|Mux5~1_combout\))) # (!\ctrl|Selector0~6_combout\ & (\regFile|Mux5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector0~6_combout\,
	datab => \regFile|Mux5~3_combout\,
	datac => \regFile|Mux5~1_combout\,
	datad => \aluOp2[26]~58_combout\,
	combout => \ALU|aluOut~26_combout\);

-- Location: LCCOMB_X11_Y11_N6
\ALU|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux5~3_combout\ = (\ALU|Mux7~14_combout\ & (\ALU|Mux7~3_combout\)) # (!\ALU|Mux7~14_combout\ & ((\regFile|Mux5~4_combout\ & (!\ALU|Mux7~3_combout\ & \aluOp2[26]~58_combout\)) # (!\regFile|Mux5~4_combout\ & ((!\aluOp2[26]~58_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~14_combout\,
	datab => \ALU|Mux7~3_combout\,
	datac => \regFile|Mux5~4_combout\,
	datad => \aluOp2[26]~58_combout\,
	combout => \ALU|Mux5~3_combout\);

-- Location: LCCOMB_X11_Y11_N22
\ALU|Mux5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux5~4_combout\ = (\ALU|Mux7~14_combout\ & ((\ALU|Mux5~3_combout\ & ((!\ALU|aluOut~26_combout\))) # (!\ALU|Mux5~3_combout\ & (\ALU|Mux5~2_combout\)))) # (!\ALU|Mux7~14_combout\ & (((\ALU|Mux5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~14_combout\,
	datab => \ALU|Mux5~2_combout\,
	datac => \ALU|aluOut~26_combout\,
	datad => \ALU|Mux5~3_combout\,
	combout => \ALU|Mux5~4_combout\);

-- Location: LCCOMB_X11_Y11_N0
\ALU|Mux5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux5~5_combout\ = (\ALU|Mux7~5_combout\ & (\ALU|Mux7~2_combout\)) # (!\ALU|Mux7~5_combout\ & ((\ALU|Mux7~2_combout\ & ((\regFile|Mux4~4_combout\))) # (!\ALU|Mux7~2_combout\ & (\ALU|Mux5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~5_combout\,
	datab => \ALU|Mux7~2_combout\,
	datac => \ALU|Mux5~4_combout\,
	datad => \regFile|Mux4~4_combout\,
	combout => \ALU|Mux5~5_combout\);

-- Location: LCCOMB_X11_Y11_N16
\ALU|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux5~0_combout\ = (\ALU|Mux7~3_combout\ & (((\ALU|Mux7~4_combout\) # (\regFile|Mux5~4_combout\)))) # (!\ALU|Mux7~3_combout\ & (\ALU|Mult0|auto_generated|op_1~16_combout\ & (!\ALU|Mux7~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|op_1~16_combout\,
	datab => \ALU|Mux7~3_combout\,
	datac => \ALU|Mux7~4_combout\,
	datad => \regFile|Mux5~4_combout\,
	combout => \ALU|Mux5~0_combout\);

-- Location: LCCOMB_X13_Y7_N2
\ALU|Div0|auto_generated|divider|divider|selnose[132]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose[132]~56_combout\ = (!\aluOp2[6]~177_combout\ & (!\aluOp2[5]~186_combout\ & \ALU|Div0|auto_generated|divider|divider|selnose[198]~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[6]~177_combout\,
	datac => \aluOp2[5]~186_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|selnose[198]~50_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|selnose[132]~56_combout\);

-- Location: LCCOMB_X13_Y9_N26
\ALU|Div0|auto_generated|divider|divider|StageOut[131]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[131]~11_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[132]~56_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[98]~7_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[132]~56_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[98]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[132]~56_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[98]~7_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[131]~11_combout\);

-- Location: LCCOMB_X12_Y9_N0
\ALU|Div0|auto_generated|divider|divider|StageOut[130]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[130]~12_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[132]~56_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[97]~8_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[132]~56_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[97]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[132]~56_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[97]~8_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[130]~12_combout\);

-- Location: LCCOMB_X12_Y9_N14
\ALU|Div0|auto_generated|divider|divider|StageOut[129]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[129]~13_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[132]~56_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[96]~9_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[132]~56_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[96]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[132]~56_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[96]~9_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[129]~13_combout\);

-- Location: LCCOMB_X12_Y9_N8
\ALU|Div0|auto_generated|divider|divider|StageOut[128]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[128]~14_combout\ = (\ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\regFile|Mux4~4_combout\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\ALU|Div0|auto_generated|divider|divider|selnose[132]~56_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[132]~56_combout\ & (\regFile|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux4~4_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|selnose[132]~56_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[128]~14_combout\);

-- Location: LCCOMB_X12_Y9_N16
\ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\ = (\aluOp2[0]~14_combout\ & (\regFile|Mux5~4_combout\ $ (VCC))) # (!\aluOp2[0]~14_combout\ & ((\regFile|Mux5~4_combout\) # (GND)))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\ = CARRY((\regFile|Mux5~4_combout\) # (!\aluOp2[0]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[0]~14_combout\,
	datab => \regFile|Mux5~4_combout\,
	datad => VCC,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\);

-- Location: LCCOMB_X12_Y9_N18
\ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\ = (\aluOp2[1]~10_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[128]~14_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[128]~14_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\) # (GND))))) # (!\aluOp2[1]~10_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[128]~14_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[128]~14_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\ = CARRY((\aluOp2[1]~10_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[128]~14_combout\))) # 
-- (!\aluOp2[1]~10_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[128]~14_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[1]~10_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[128]~14_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\);

-- Location: LCCOMB_X12_Y9_N20
\ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\ = ((\regFile|Mux61~4_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[129]~13_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ = CARRY((\regFile|Mux61~4_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[129]~13_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\)) # 
-- (!\regFile|Mux61~4_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[129]~13_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux61~4_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[129]~13_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\);

-- Location: LCCOMB_X12_Y9_N22
\ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\ = (\aluOp2[3]~187_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[130]~12_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[130]~12_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\) # (GND))))) # (!\aluOp2[3]~187_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[130]~12_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[130]~12_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\ = CARRY((\aluOp2[3]~187_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[130]~12_combout\))) # 
-- (!\aluOp2[3]~187_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[130]~12_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[3]~187_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[130]~12_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\);

-- Location: LCCOMB_X12_Y9_N24
\ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\ = ((\aluOp2[4]~155_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[131]~11_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\ = CARRY((\aluOp2[4]~155_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[131]~11_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\)) # 
-- (!\aluOp2[4]~155_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[131]~11_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[4]~155_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[131]~11_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\);

-- Location: LCCOMB_X12_Y9_N26
\ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ = (\aluOp2[5]~186_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[132]~10_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[132]~10_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\) # (GND))))) # (!\aluOp2[5]~186_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[132]~10_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[132]~10_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11\ = CARRY((\aluOp2[5]~186_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[132]~10_combout\))) # 
-- (!\aluOp2[5]~186_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[132]~10_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[5]~186_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[132]~10_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11\);

-- Location: LCCOMB_X12_Y9_N28
\ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ = \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\);

-- Location: LCCOMB_X12_Y9_N2
\ALU|Div0|auto_generated|divider|divider|selnose[165]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose\(165) = (\ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\) # (!\ALU|Div0|auto_generated|divider|divider|selnose[165]~71_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Div0|auto_generated|divider|divider|selnose[165]~71_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|selnose\(165));

-- Location: LCCOMB_X11_Y11_N14
\ALU|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux5~1_combout\ = (\ALU|Mux5~0_combout\ & ((\aluOp2[26]~58_combout\) # ((!\ALU|Mux7~4_combout\)))) # (!\ALU|Mux5~0_combout\ & (((\ALU|Mux7~4_combout\ & !\ALU|Div0|auto_generated|divider|divider|selnose\(165)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux5~0_combout\,
	datab => \aluOp2[26]~58_combout\,
	datac => \ALU|Mux7~4_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|selnose\(165),
	combout => \ALU|Mux5~1_combout\);

-- Location: LCCOMB_X11_Y11_N18
\ALU|Mux5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux5~6_combout\ = (\ALU|Mux7~5_combout\ & ((\ALU|Mux5~5_combout\ & ((\ALU|uFS|Add0~107_combout\))) # (!\ALU|Mux5~5_combout\ & (\ALU|Mux5~1_combout\)))) # (!\ALU|Mux7~5_combout\ & (\ALU|Mux5~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~5_combout\,
	datab => \ALU|Mux5~5_combout\,
	datac => \ALU|Mux5~1_combout\,
	datad => \ALU|uFS|Add0~107_combout\,
	combout => \ALU|Mux5~6_combout\);

-- Location: LCCOMB_X11_Y11_N30
\ALU|Mux5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux5~7_combout\ = (\ALU|SH|out[31]~0_combout\ & (\regFile|Mux6~4_combout\)) # (!\ALU|SH|out[31]~0_combout\ & ((\ALU|Mux5~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|SH|out[31]~0_combout\,
	datab => \regFile|Mux6~4_combout\,
	datad => \ALU|Mux5~6_combout\,
	combout => \ALU|Mux5~7_combout\);

-- Location: LCCOMB_X14_Y7_N0
\regFile|regFile[3][26]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][26]~6_combout\ = (\ctrl|ld~2_combout\ & ((\ram|ram_rtl_0|auto_generated|ram_block1a26~portadataout\))) # (!\ctrl|ld~2_combout\ & (\ALU|Mux5~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux5~7_combout\,
	datab => \ctrl|ld~2_combout\,
	datad => \ram|ram_rtl_0|auto_generated|ram_block1a26~portadataout\,
	combout => \regFile|regFile[3][26]~6_combout\);

-- Location: LCCOMB_X12_Y15_N8
\regFile|regFile[7][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[7][26]~feeder_combout\ = \regFile|regFile[3][26]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][26]~6_combout\,
	combout => \regFile|regFile[7][26]~feeder_combout\);

-- Location: FF_X12_Y15_N9
\regFile|regFile[7][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[7][26]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[7][0]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[7][26]~q\);

-- Location: LCCOMB_X11_Y11_N10
\regFile|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux5~0_combout\ = (\ctrl|Selector2~7_combout\ & (((\ctrl|Selector1~2_combout\)))) # (!\ctrl|Selector2~7_combout\ & ((\ctrl|Selector1~2_combout\ & (\regFile|regFile[6][26]~q\)) # (!\ctrl|Selector1~2_combout\ & ((\regFile|regFile[4][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector2~7_combout\,
	datab => \regFile|regFile[6][26]~q\,
	datac => \regFile|regFile[4][26]~q\,
	datad => \ctrl|Selector1~2_combout\,
	combout => \regFile|Mux5~0_combout\);

-- Location: LCCOMB_X11_Y11_N26
\regFile|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux5~1_combout\ = (\ctrl|Selector2~7_combout\ & ((\regFile|Mux5~0_combout\ & (\regFile|regFile[7][26]~q\)) # (!\regFile|Mux5~0_combout\ & ((\regFile|regFile[5][26]~q\))))) # (!\ctrl|Selector2~7_combout\ & (((\regFile|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector2~7_combout\,
	datab => \regFile|regFile[7][26]~q\,
	datac => \regFile|regFile[5][26]~q\,
	datad => \regFile|Mux5~0_combout\,
	combout => \regFile|Mux5~1_combout\);

-- Location: LCCOMB_X11_Y11_N2
\regFile|Mux5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux5~4_combout\ = (\ctrl|Selector0~6_combout\ & (\regFile|Mux5~1_combout\)) # (!\ctrl|Selector0~6_combout\ & ((\regFile|Mux5~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|Selector0~6_combout\,
	datac => \regFile|Mux5~1_combout\,
	datad => \regFile|Mux5~3_combout\,
	combout => \regFile|Mux5~4_combout\);

-- Location: FF_X11_Y15_N9
\regFile|regFile[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[3][4]~feeder_combout\,
	asdata => \ALU|Mult0|auto_generated|op_1~36_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sclr => \regFile|regFile[3][5]~52_combout\,
	sload => \ctrl|Decoder0~1_combout\,
	ena => \regFile|regFile[3][0]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[3][4]~q\);

-- Location: FF_X14_Y11_N7
\regFile|regFile[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][4]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[2][0]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[2][4]~q\);

-- Location: FF_X18_Y8_N15
\regFile|regFile[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][4]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[0][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[0][4]~q\);

-- Location: FF_X18_Y8_N21
\regFile|regFile[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][4]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[1][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[1][4]~q\);

-- Location: LCCOMB_X18_Y8_N8
\aluOp2[4]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[4]~150_combout\ = (\ctrl|raddr2[1]~0_combout\ & (((\ctrl|raddr2[0]~1_combout\)))) # (!\ctrl|raddr2[1]~0_combout\ & ((\ctrl|raddr2[0]~1_combout\ & ((\regFile|regFile[1][4]~q\))) # (!\ctrl|raddr2[0]~1_combout\ & (\regFile|regFile[0][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[0][4]~q\,
	datab => \regFile|regFile[1][4]~q\,
	datac => \ctrl|raddr2[1]~0_combout\,
	datad => \ctrl|raddr2[0]~1_combout\,
	combout => \aluOp2[4]~150_combout\);

-- Location: LCCOMB_X14_Y11_N6
\aluOp2[4]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[4]~151_combout\ = (\ctrl|raddr2[1]~0_combout\ & ((\aluOp2[4]~150_combout\ & (\regFile|regFile[3][4]~q\)) # (!\aluOp2[4]~150_combout\ & ((\regFile|regFile[2][4]~q\))))) # (!\ctrl|raddr2[1]~0_combout\ & (((\aluOp2[4]~150_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[3][4]~q\,
	datab => \ctrl|raddr2[1]~0_combout\,
	datac => \regFile|regFile[2][4]~q\,
	datad => \aluOp2[4]~150_combout\,
	combout => \aluOp2[4]~151_combout\);

-- Location: LCCOMB_X14_Y11_N24
\aluOp2[4]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[4]~154_combout\ = (\aluOp2[0]~5_combout\ & ((\aluOp2[4]~151_combout\) # ((\aluOp2[0]~9_combout\ & \aluOp2[4]~153_combout\)))) # (!\aluOp2[0]~5_combout\ & (\aluOp2[0]~9_combout\ & (\aluOp2[4]~153_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[0]~5_combout\,
	datab => \aluOp2[0]~9_combout\,
	datac => \aluOp2[4]~153_combout\,
	datad => \aluOp2[4]~151_combout\,
	combout => \aluOp2[4]~154_combout\);

-- Location: LCCOMB_X14_Y11_N30
\aluOp2[4]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[4]~155_combout\ = (\aluOp2[4]~154_combout\) # ((\instRom|rom~50_combout\ & \aluOp2[4]~136_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~50_combout\,
	datab => \aluOp2[4]~154_combout\,
	datad => \aluOp2[4]~136_combout\,
	combout => \aluOp2[4]~155_combout\);

-- Location: LCCOMB_X13_Y7_N16
\ALU|Div0|auto_generated|divider|divider|selnose[99]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose[99]~55_combout\ = (!\aluOp2[6]~177_combout\ & (!\aluOp2[4]~155_combout\ & (!\aluOp2[5]~186_combout\ & \ALU|Div0|auto_generated|divider|divider|selnose[198]~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[6]~177_combout\,
	datab => \aluOp2[4]~155_combout\,
	datac => \aluOp2[5]~186_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|selnose[198]~50_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|selnose[99]~55_combout\);

-- Location: LCCOMB_X13_Y9_N12
\ALU|Div0|auto_generated|divider|divider|StageOut[99]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[99]~6_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[99]~55_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[66]~3_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[99]~55_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[66]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[99]~55_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[66]~3_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[99]~6_combout\);

-- Location: LCCOMB_X13_Y9_N28
\ALU|Div0|auto_generated|divider|divider|StageOut[132]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[132]~10_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[132]~56_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[99]~6_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[132]~56_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[99]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[99]~6_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[132]~56_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[132]~10_combout\);

-- Location: LCCOMB_X12_Y9_N6
\ALU|Div0|auto_generated|divider|divider|StageOut[165]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[165]~15_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[165]~71_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[132]~10_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[165]~71_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[132]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[165]~71_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[132]~10_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[165]~15_combout\);

-- Location: LCCOMB_X16_Y9_N10
\ALU|Div0|auto_generated|divider|divider|StageOut[164]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[164]~16_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[165]~71_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[131]~11_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[165]~71_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[131]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[131]~11_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[165]~71_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[164]~16_combout\);

-- Location: LCCOMB_X12_Y9_N12
\ALU|Div0|auto_generated|divider|divider|StageOut[163]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[163]~17_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[165]~71_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[130]~12_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[165]~71_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[130]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[165]~71_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[130]~12_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[163]~17_combout\);

-- Location: LCCOMB_X12_Y9_N10
\ALU|Div0|auto_generated|divider|divider|StageOut[162]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[162]~18_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[165]~71_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[129]~13_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[165]~71_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[129]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[165]~71_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[129]~13_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[162]~18_combout\);

-- Location: LCCOMB_X12_Y9_N4
\ALU|Div0|auto_generated|divider|divider|StageOut[161]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[161]~19_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[165]~71_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[128]~14_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[165]~71_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[128]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[165]~71_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[128]~14_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[161]~19_combout\);

-- Location: LCCOMB_X12_Y9_N30
\ALU|Div0|auto_generated|divider|divider|StageOut[160]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[160]~20_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[165]~71_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\regFile|Mux5~4_combout\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\))))) # (!\ALU|Div0|auto_generated|divider|divider|selnose[165]~71_combout\ & 
-- (\regFile|Mux5~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux5~4_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|selnose[165]~71_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[160]~20_combout\);

-- Location: LCCOMB_X16_Y9_N12
\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\ = (\regFile|Mux6~4_combout\ & ((GND) # (!\aluOp2[0]~14_combout\))) # (!\regFile|Mux6~4_combout\ & (\aluOp2[0]~14_combout\ $ (GND)))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\ = CARRY((\regFile|Mux6~4_combout\) # (!\aluOp2[0]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux6~4_combout\,
	datab => \aluOp2[0]~14_combout\,
	datad => VCC,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\);

-- Location: LCCOMB_X16_Y9_N14
\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[160]~20_combout\ & ((\aluOp2[1]~10_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\)) # 
-- (!\aluOp2[1]~10_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[160]~20_combout\ & ((\aluOp2[1]~10_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\) # (GND))) # (!\aluOp2[1]~10_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[160]~20_combout\ & (\aluOp2[1]~10_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[160]~20_combout\ & ((\aluOp2[1]~10_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[160]~20_combout\,
	datab => \aluOp2[1]~10_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\);

-- Location: LCCOMB_X16_Y9_N16
\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[161]~19_combout\ $ (\regFile|Mux61~4_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[161]~19_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\) # (!\regFile|Mux61~4_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[161]~19_combout\ & (!\regFile|Mux61~4_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[161]~19_combout\,
	datab => \regFile|Mux61~4_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\);

-- Location: LCCOMB_X16_Y9_N18
\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[162]~18_combout\ & ((\aluOp2[3]~187_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\)) # 
-- (!\aluOp2[3]~187_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[162]~18_combout\ & ((\aluOp2[3]~187_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\) # (GND))) # (!\aluOp2[3]~187_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[162]~18_combout\ & (\aluOp2[3]~187_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[162]~18_combout\ & ((\aluOp2[3]~187_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[162]~18_combout\,
	datab => \aluOp2[3]~187_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\);

-- Location: LCCOMB_X16_Y9_N20
\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\ = ((\aluOp2[4]~155_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[163]~17_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\ = CARRY((\aluOp2[4]~155_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[163]~17_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\)) # 
-- (!\aluOp2[4]~155_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[163]~17_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[4]~155_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[163]~17_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\);

-- Location: LCCOMB_X16_Y9_N22
\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[164]~16_combout\ & ((\aluOp2[5]~186_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\)) # 
-- (!\aluOp2[5]~186_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[164]~16_combout\ & ((\aluOp2[5]~186_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\) # (GND))) # (!\aluOp2[5]~186_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[164]~16_combout\ & (\aluOp2[5]~186_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[164]~16_combout\ & ((\aluOp2[5]~186_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[164]~16_combout\,
	datab => \aluOp2[5]~186_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\);

-- Location: LCCOMB_X16_Y9_N24
\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[165]~15_combout\ $ (\aluOp2[6]~177_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[165]~15_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\) # (!\aluOp2[6]~177_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[165]~15_combout\ & (!\aluOp2[6]~177_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[165]~15_combout\,
	datab => \aluOp2[6]~177_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13\);

-- Location: LCCOMB_X16_Y9_N26
\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ = !\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\);

-- Location: LCCOMB_X16_Y9_N8
\ALU|Div0|auto_generated|divider|divider|selnose[198]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose\(198) = (\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\) # (!\ALU|Div0|auto_generated|divider|divider|selnose[198]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|selnose[198]~50_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|selnose\(198));

-- Location: LCCOMB_X12_Y12_N22
\ALU|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux6~0_combout\ = (\ALU|Mux7~4_combout\ & (((\ALU|Mux7~3_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|selnose\(198)))) # (!\ALU|Mux7~4_combout\ & (((\ALU|Mult0|auto_generated|op_1~14_combout\ & !\ALU|Mux7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose\(198),
	datab => \ALU|Mult0|auto_generated|op_1~14_combout\,
	datac => \ALU|Mux7~4_combout\,
	datad => \ALU|Mux7~3_combout\,
	combout => \ALU|Mux6~0_combout\);

-- Location: LCCOMB_X12_Y11_N30
\ALU|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux6~1_combout\ = (\ALU|Mux6~0_combout\ & (((\aluOp2[25]~69_combout\) # (!\ALU|Mux7~3_combout\)))) # (!\ALU|Mux6~0_combout\ & (\regFile|Mux6~4_combout\ & (\ALU|Mux7~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux6~4_combout\,
	datab => \ALU|Mux6~0_combout\,
	datac => \ALU|Mux7~3_combout\,
	datad => \aluOp2[25]~69_combout\,
	combout => \ALU|Mux6~1_combout\);

-- Location: LCCOMB_X11_Y14_N24
\ALU|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux6~2_combout\ = (\regFile|Mux6~4_combout\ & (\ctrl|WideOr6~4_combout\ $ (((\aluOp2[25]~69_combout\ & !\ctrl|WideOr7~2_combout\))))) # (!\regFile|Mux6~4_combout\ & ((\ctrl|WideOr6~4_combout\ & (\aluOp2[25]~69_combout\)) # (!\ctrl|WideOr6~4_combout\ 
-- & ((\ctrl|WideOr7~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux6~4_combout\,
	datab => \ctrl|WideOr6~4_combout\,
	datac => \aluOp2[25]~69_combout\,
	datad => \ctrl|WideOr7~2_combout\,
	combout => \ALU|Mux6~2_combout\);

-- Location: LCCOMB_X12_Y12_N30
\regFile|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux6~0_combout\ = (\ctrl|Selector2~7_combout\ & (((\ctrl|Selector1~2_combout\)))) # (!\ctrl|Selector2~7_combout\ & ((\ctrl|Selector1~2_combout\ & (\regFile|regFile[6][25]~q\)) # (!\ctrl|Selector1~2_combout\ & ((\regFile|regFile[4][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector2~7_combout\,
	datab => \regFile|regFile[6][25]~q\,
	datac => \ctrl|Selector1~2_combout\,
	datad => \regFile|regFile[4][25]~q\,
	combout => \regFile|Mux6~0_combout\);

-- Location: LCCOMB_X12_Y11_N0
\regFile|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux6~1_combout\ = (\regFile|Mux6~0_combout\ & (((\regFile|regFile[7][25]~q\) # (!\ctrl|Selector2~7_combout\)))) # (!\regFile|Mux6~0_combout\ & (\regFile|regFile[5][25]~q\ & ((\ctrl|Selector2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[5][25]~q\,
	datab => \regFile|regFile[7][25]~q\,
	datac => \regFile|Mux6~0_combout\,
	datad => \ctrl|Selector2~7_combout\,
	combout => \regFile|Mux6~1_combout\);

-- Location: LCCOMB_X12_Y11_N8
\ALU|aluOut~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|aluOut~25_combout\ = \aluOp2[25]~69_combout\ $ (((\ctrl|Selector0~6_combout\ & ((\regFile|Mux6~1_combout\))) # (!\ctrl|Selector0~6_combout\ & (\regFile|Mux6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[25]~69_combout\,
	datab => \regFile|Mux6~3_combout\,
	datac => \ctrl|Selector0~6_combout\,
	datad => \regFile|Mux6~1_combout\,
	combout => \ALU|aluOut~25_combout\);

-- Location: LCCOMB_X12_Y11_N2
\ALU|Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux6~3_combout\ = (\ALU|Mux7~3_combout\ & (((\ALU|Mux7~14_combout\)))) # (!\ALU|Mux7~3_combout\ & ((\ALU|Mux7~14_combout\ & (\ALU|Mux6~2_combout\)) # (!\ALU|Mux7~14_combout\ & ((!\ALU|aluOut~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux6~2_combout\,
	datab => \ALU|aluOut~25_combout\,
	datac => \ALU|Mux7~3_combout\,
	datad => \ALU|Mux7~14_combout\,
	combout => \ALU|Mux6~3_combout\);

-- Location: LCCOMB_X12_Y11_N24
\ALU|Mux6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux6~4_combout\ = (\regFile|Mux6~4_combout\ & (\ALU|Mux6~3_combout\ & ((!\aluOp2[25]~69_combout\) # (!\ALU|Mux7~3_combout\)))) # (!\regFile|Mux6~4_combout\ & ((\ALU|Mux6~3_combout\) # ((\ALU|Mux7~3_combout\ & !\aluOp2[25]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux6~4_combout\,
	datab => \ALU|Mux6~3_combout\,
	datac => \ALU|Mux7~3_combout\,
	datad => \aluOp2[25]~69_combout\,
	combout => \ALU|Mux6~4_combout\);

-- Location: LCCOMB_X12_Y11_N26
\ALU|Mux6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux6~5_combout\ = (\ALU|Mux7~5_combout\ & ((\ALU|Mux6~1_combout\) # ((\ALU|Mux7~2_combout\)))) # (!\ALU|Mux7~5_combout\ & (((!\ALU|Mux7~2_combout\ & \ALU|Mux6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux6~1_combout\,
	datab => \ALU|Mux7~5_combout\,
	datac => \ALU|Mux7~2_combout\,
	datad => \ALU|Mux6~4_combout\,
	combout => \ALU|Mux6~5_combout\);

-- Location: LCCOMB_X18_Y15_N28
\ALU|Mux6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux6~6_combout\ = (\ALU|Mux6~5_combout\ & ((\ALU|uFS|Add0~105_combout\) # ((!\ALU|Mux7~2_combout\)))) # (!\ALU|Mux6~5_combout\ & (((\ALU|Mux7~2_combout\ & \regFile|Mux5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux6~5_combout\,
	datab => \ALU|uFS|Add0~105_combout\,
	datac => \ALU|Mux7~2_combout\,
	datad => \regFile|Mux5~4_combout\,
	combout => \ALU|Mux6~6_combout\);

-- Location: LCCOMB_X16_Y15_N28
\ALU|Mux6~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux6~7_combout\ = (\ALU|SH|out[31]~0_combout\ & (\regFile|Mux7~4_combout\)) # (!\ALU|SH|out[31]~0_combout\ & ((\ALU|Mux6~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux7~4_combout\,
	datab => \ALU|Mux6~6_combout\,
	datad => \ALU|SH|out[31]~0_combout\,
	combout => \ALU|Mux6~7_combout\);

-- Location: LCCOMB_X12_Y13_N30
\regFile|regFile[3][25]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][25]~7_combout\ = (\ctrl|ld~2_combout\ & (\ram|ram_rtl_0|auto_generated|ram_block1a25\)) # (!\ctrl|ld~2_combout\ & ((\ALU|Mux6~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram|ram_rtl_0|auto_generated|ram_block1a25\,
	datac => \ALU|Mux6~7_combout\,
	datad => \ctrl|ld~2_combout\,
	combout => \regFile|regFile[3][25]~7_combout\);

-- Location: LCCOMB_X11_Y15_N4
\regFile|regFile[3][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][25]~feeder_combout\ = \regFile|regFile[3][25]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][25]~7_combout\,
	combout => \regFile|regFile[3][25]~feeder_combout\);

-- Location: FF_X11_Y15_N5
\regFile|regFile[3][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[3][25]~feeder_combout\,
	asdata => \ALU|Mult0|auto_generated|op_1~78_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sclr => \regFile|regFile[3][5]~52_combout\,
	sload => \ctrl|Decoder0~1_combout\,
	ena => \regFile|regFile[3][0]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[3][25]~q\);

-- Location: LCCOMB_X12_Y15_N26
\regFile|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux6~2_combout\ = (\ctrl|Selector1~2_combout\ & (((\ctrl|Selector2~7_combout\)))) # (!\ctrl|Selector1~2_combout\ & ((\ctrl|Selector2~7_combout\ & ((\regFile|regFile[1][25]~q\))) # (!\ctrl|Selector2~7_combout\ & (\regFile|regFile[0][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[0][25]~q\,
	datab => \regFile|regFile[1][25]~q\,
	datac => \ctrl|Selector1~2_combout\,
	datad => \ctrl|Selector2~7_combout\,
	combout => \regFile|Mux6~2_combout\);

-- Location: LCCOMB_X12_Y11_N14
\regFile|Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux6~3_combout\ = (\ctrl|Selector1~2_combout\ & ((\regFile|Mux6~2_combout\ & (\regFile|regFile[3][25]~q\)) # (!\regFile|Mux6~2_combout\ & ((\regFile|regFile[2][25]~q\))))) # (!\ctrl|Selector1~2_combout\ & (((\regFile|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[3][25]~q\,
	datab => \regFile|regFile[2][25]~q\,
	datac => \ctrl|Selector1~2_combout\,
	datad => \regFile|Mux6~2_combout\,
	combout => \regFile|Mux6~3_combout\);

-- Location: LCCOMB_X12_Y11_N12
\regFile|Mux6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux6~4_combout\ = (\ctrl|Selector0~6_combout\ & ((\regFile|Mux6~1_combout\))) # (!\ctrl|Selector0~6_combout\ & (\regFile|Mux6~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector0~6_combout\,
	datac => \regFile|Mux6~3_combout\,
	datad => \regFile|Mux6~1_combout\,
	combout => \regFile|Mux6~4_combout\);

-- Location: FF_X10_Y14_N9
\regFile|regFile[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[3][11]~feeder_combout\,
	asdata => \ALU|Mult0|auto_generated|op_1~50_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sclr => \regFile|regFile[3][5]~52_combout\,
	sload => \ctrl|Decoder0~1_combout\,
	ena => \regFile|regFile[3][0]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[3][11]~q\);

-- Location: FF_X14_Y12_N15
\regFile|regFile[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][11]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[2][0]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[2][11]~q\);

-- Location: FF_X14_Y14_N19
\regFile|regFile[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][11]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[1][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[1][11]~q\);

-- Location: LCCOMB_X13_Y12_N30
\aluOp2[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[11]~20_combout\ = (\ctrl|raddr2[1]~0_combout\ & (((\ctrl|raddr2[0]~1_combout\)))) # (!\ctrl|raddr2[1]~0_combout\ & ((\ctrl|raddr2[0]~1_combout\ & (\regFile|regFile[1][11]~q\)) # (!\ctrl|raddr2[0]~1_combout\ & ((\regFile|regFile[0][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[1][11]~q\,
	datab => \ctrl|raddr2[1]~0_combout\,
	datac => \regFile|regFile[0][11]~q\,
	datad => \ctrl|raddr2[0]~1_combout\,
	combout => \aluOp2[11]~20_combout\);

-- Location: LCCOMB_X14_Y12_N28
\aluOp2[11]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[11]~21_combout\ = (\ctrl|raddr2[1]~0_combout\ & ((\aluOp2[11]~20_combout\ & (\regFile|regFile[3][11]~q\)) # (!\aluOp2[11]~20_combout\ & ((\regFile|regFile[2][11]~q\))))) # (!\ctrl|raddr2[1]~0_combout\ & (((\aluOp2[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[3][11]~q\,
	datab => \ctrl|raddr2[1]~0_combout\,
	datac => \regFile|regFile[2][11]~q\,
	datad => \aluOp2[11]~20_combout\,
	combout => \aluOp2[11]~21_combout\);

-- Location: LCCOMB_X14_Y12_N10
\aluOp2[11]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[11]~24_combout\ = (\aluOp2[0]~5_combout\ & ((\aluOp2[11]~21_combout\) # ((\aluOp2[11]~23_combout\ & \aluOp2[0]~9_combout\)))) # (!\aluOp2[0]~5_combout\ & (\aluOp2[11]~23_combout\ & (\aluOp2[0]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[0]~5_combout\,
	datab => \aluOp2[11]~23_combout\,
	datac => \aluOp2[0]~9_combout\,
	datad => \aluOp2[11]~21_combout\,
	combout => \aluOp2[11]~24_combout\);

-- Location: LCCOMB_X16_Y11_N2
\ALU|Div0|auto_generated|divider|divider|sel[297]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|sel\(297) = (\aluOp2[11]~24_combout\) # ((\aluOp2[12]~29_combout\) # ((\aluOp2[10]~19_combout\) # (!\ALU|Div0|auto_generated|divider|divider|selnose[396]~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[11]~24_combout\,
	datab => \aluOp2[12]~29_combout\,
	datac => \aluOp2[10]~19_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|selnose[396]~49_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|sel\(297));

-- Location: LCCOMB_X17_Y9_N24
\ALU|Div0|auto_generated|divider|divider|StageOut[198]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[198]~21_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[198]~50_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[165]~15_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[198]~50_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[165]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[165]~15_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[198]~50_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[198]~21_combout\);

-- Location: LCCOMB_X16_Y9_N0
\ALU|Div0|auto_generated|divider|divider|StageOut[197]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[197]~22_combout\ = (\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[164]~16_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\ALU|Div0|auto_generated|divider|divider|selnose[198]~50_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[198]~50_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[164]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[198]~50_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|StageOut[164]~16_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[197]~22_combout\);

-- Location: LCCOMB_X16_Y9_N6
\ALU|Div0|auto_generated|divider|divider|StageOut[196]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[196]~23_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[198]~50_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[163]~17_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[198]~50_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[163]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[163]~17_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[198]~50_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[196]~23_combout\);

-- Location: LCCOMB_X17_Y9_N22
\ALU|Div0|auto_generated|divider|divider|StageOut[195]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[195]~24_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[198]~50_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[162]~18_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[198]~50_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[162]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[198]~50_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[162]~18_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[195]~24_combout\);

-- Location: LCCOMB_X17_Y9_N20
\ALU|Div0|auto_generated|divider|divider|StageOut[194]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[194]~25_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[198]~50_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[161]~19_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[198]~50_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[161]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[198]~50_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|StageOut[161]~19_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[194]~25_combout\);

-- Location: LCCOMB_X16_Y11_N22
\ALU|Div0|auto_generated|divider|divider|StageOut[193]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[193]~26_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[198]~50_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[160]~20_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[198]~50_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[160]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[198]~50_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[160]~20_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[193]~26_combout\);

-- Location: LCCOMB_X16_Y9_N28
\ALU|Div0|auto_generated|divider|divider|StageOut[192]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[192]~27_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[198]~50_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\regFile|Mux6~4_combout\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\))))) # (!\ALU|Div0|auto_generated|divider|divider|selnose[198]~50_combout\ & 
-- (\regFile|Mux6~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux6~4_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[198]~50_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[192]~27_combout\);

-- Location: LCCOMB_X17_Y9_N0
\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\ = (\aluOp2[0]~14_combout\ & (\regFile|Mux7~4_combout\ $ (VCC))) # (!\aluOp2[0]~14_combout\ & ((\regFile|Mux7~4_combout\) # (GND)))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\ = CARRY((\regFile|Mux7~4_combout\) # (!\aluOp2[0]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[0]~14_combout\,
	datab => \regFile|Mux7~4_combout\,
	datad => VCC,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\);

-- Location: LCCOMB_X17_Y9_N2
\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\ = (\aluOp2[1]~10_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[192]~27_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[192]~27_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\) # (GND))))) # (!\aluOp2[1]~10_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[192]~27_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[192]~27_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ = CARRY((\aluOp2[1]~10_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[192]~27_combout\))) # 
-- (!\aluOp2[1]~10_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[192]~27_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[1]~10_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[192]~27_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\);

-- Location: LCCOMB_X17_Y9_N4
\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[193]~26_combout\ $ (\regFile|Mux61~4_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[193]~26_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\) # (!\regFile|Mux61~4_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[193]~26_combout\ & (!\regFile|Mux61~4_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[193]~26_combout\,
	datab => \regFile|Mux61~4_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\);

-- Location: LCCOMB_X17_Y9_N6
\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\ = (\aluOp2[3]~187_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[194]~25_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[194]~25_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\) # (GND))))) # (!\aluOp2[3]~187_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[194]~25_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[194]~25_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\ = CARRY((\aluOp2[3]~187_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[194]~25_combout\))) # 
-- (!\aluOp2[3]~187_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[194]~25_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[3]~187_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[194]~25_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\);

-- Location: LCCOMB_X17_Y9_N8
\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[195]~24_combout\ $ (\aluOp2[4]~155_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[195]~24_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\) # (!\aluOp2[4]~155_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[195]~24_combout\ & (!\aluOp2[4]~155_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[195]~24_combout\,
	datab => \aluOp2[4]~155_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\);

-- Location: LCCOMB_X17_Y9_N10
\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ = (\aluOp2[5]~186_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[196]~23_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[196]~23_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\) # (GND))))) # (!\aluOp2[5]~186_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[196]~23_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[196]~23_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\ = CARRY((\aluOp2[5]~186_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[196]~23_combout\))) # 
-- (!\aluOp2[5]~186_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[196]~23_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[5]~186_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[196]~23_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\);

-- Location: LCCOMB_X17_Y9_N12
\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[197]~22_combout\ $ (\aluOp2[6]~177_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[197]~22_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\) # (!\aluOp2[6]~177_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[197]~22_combout\ & (!\aluOp2[6]~177_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[197]~22_combout\,
	datab => \aluOp2[6]~177_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\);

-- Location: LCCOMB_X17_Y9_N14
\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\ = (\aluOp2[7]~149_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[198]~21_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[198]~21_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\) # (GND))))) # (!\aluOp2[7]~149_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[198]~21_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[198]~21_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15\ = CARRY((\aluOp2[7]~149_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[198]~21_combout\))) # 
-- (!\aluOp2[7]~149_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[198]~21_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[7]~149_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[198]~21_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15\);

-- Location: LCCOMB_X17_Y9_N16
\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ = \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\);

-- Location: LCCOMB_X17_Y12_N14
\ALU|Div0|auto_generated|divider|divider|selnose[231]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose\(231) = (\ALU|Div0|auto_generated|divider|divider|sel\(297)) # ((\aluOp2[9]~137_combout\) # ((\aluOp2[8]~143_combout\) # (\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|sel\(297),
	datab => \aluOp2[9]~137_combout\,
	datac => \aluOp2[8]~143_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|selnose\(231));

-- Location: LCCOMB_X16_Y15_N20
\ALU|Mux7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux7~6_combout\ = (\ALU|Mux7~3_combout\ & ((\ALU|Mux7~4_combout\) # ((\regFile|Mux7~4_combout\)))) # (!\ALU|Mux7~3_combout\ & (!\ALU|Mux7~4_combout\ & ((\ALU|Mult0|auto_generated|op_1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~3_combout\,
	datab => \ALU|Mux7~4_combout\,
	datac => \regFile|Mux7~4_combout\,
	datad => \ALU|Mult0|auto_generated|op_1~12_combout\,
	combout => \ALU|Mux7~6_combout\);

-- Location: LCCOMB_X16_Y15_N26
\ALU|Mux7~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux7~7_combout\ = (\ALU|Mux7~6_combout\ & (((\aluOp2[24]~74_combout\) # (!\ALU|Mux7~4_combout\)))) # (!\ALU|Mux7~6_combout\ & (!\ALU|Div0|auto_generated|divider|divider|selnose\(231) & ((\ALU|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose\(231),
	datab => \ALU|Mux7~6_combout\,
	datac => \aluOp2[24]~74_combout\,
	datad => \ALU|Mux7~4_combout\,
	combout => \ALU|Mux7~7_combout\);

-- Location: LCCOMB_X16_Y15_N8
\regFile|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux7~0_combout\ = (\ctrl|Selector1~2_combout\ & ((\regFile|regFile[6][24]~q\) # ((\ctrl|Selector2~7_combout\)))) # (!\ctrl|Selector1~2_combout\ & (((\regFile|regFile[4][24]~q\ & !\ctrl|Selector2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector1~2_combout\,
	datab => \regFile|regFile[6][24]~q\,
	datac => \regFile|regFile[4][24]~q\,
	datad => \ctrl|Selector2~7_combout\,
	combout => \regFile|Mux7~0_combout\);

-- Location: LCCOMB_X16_Y15_N6
\regFile|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux7~1_combout\ = (\regFile|Mux7~0_combout\ & ((\regFile|regFile[7][24]~q\) # ((!\ctrl|Selector2~7_combout\)))) # (!\regFile|Mux7~0_combout\ & (((\regFile|regFile[5][24]~q\ & \ctrl|Selector2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[7][24]~q\,
	datab => \regFile|regFile[5][24]~q\,
	datac => \regFile|Mux7~0_combout\,
	datad => \ctrl|Selector2~7_combout\,
	combout => \regFile|Mux7~1_combout\);

-- Location: LCCOMB_X16_Y15_N12
\ALU|aluOut~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|aluOut~22_combout\ = (\aluOp2[24]~74_combout\ & ((\ctrl|Selector0~6_combout\ & (\regFile|Mux7~1_combout\)) # (!\ctrl|Selector0~6_combout\ & ((\regFile|Mux7~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux7~1_combout\,
	datab => \regFile|Mux7~3_combout\,
	datac => \aluOp2[24]~74_combout\,
	datad => \ctrl|Selector0~6_combout\,
	combout => \ALU|aluOut~22_combout\);

-- Location: LCCOMB_X16_Y15_N24
\ALU|Mux7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux7~8_combout\ = (\regFile|Mux7~4_combout\ & (\ctrl|WideOr6~4_combout\ $ (((\aluOp2[24]~74_combout\ & !\ctrl|WideOr7~2_combout\))))) # (!\regFile|Mux7~4_combout\ & ((\ctrl|WideOr6~4_combout\ & (\aluOp2[24]~74_combout\)) # (!\ctrl|WideOr6~4_combout\ 
-- & ((\ctrl|WideOr7~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010101101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux7~4_combout\,
	datab => \aluOp2[24]~74_combout\,
	datac => \ctrl|WideOr6~4_combout\,
	datad => \ctrl|WideOr7~2_combout\,
	combout => \ALU|Mux7~8_combout\);

-- Location: LCCOMB_X16_Y15_N18
\ALU|Mux7~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux7~9_combout\ = (\ALU|Mux7~14_combout\ & (((\ALU|Mux7~3_combout\)))) # (!\ALU|Mux7~14_combout\ & ((\regFile|Mux7~4_combout\ & (\aluOp2[24]~74_combout\ & !\ALU|Mux7~3_combout\)) # (!\regFile|Mux7~4_combout\ & (!\aluOp2[24]~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux7~4_combout\,
	datab => \ALU|Mux7~14_combout\,
	datac => \aluOp2[24]~74_combout\,
	datad => \ALU|Mux7~3_combout\,
	combout => \ALU|Mux7~9_combout\);

-- Location: LCCOMB_X16_Y15_N10
\ALU|Mux7~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux7~10_combout\ = (\ALU|Mux7~14_combout\ & ((\ALU|Mux7~9_combout\ & (!\ALU|aluOut~22_combout\)) # (!\ALU|Mux7~9_combout\ & ((\ALU|Mux7~8_combout\))))) # (!\ALU|Mux7~14_combout\ & (((\ALU|Mux7~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|aluOut~22_combout\,
	datab => \ALU|Mux7~8_combout\,
	datac => \ALU|Mux7~14_combout\,
	datad => \ALU|Mux7~9_combout\,
	combout => \ALU|Mux7~10_combout\);

-- Location: LCCOMB_X18_Y15_N24
\ALU|Mux7~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux7~11_combout\ = (\ALU|Mux7~5_combout\ & (((\ALU|Mux7~2_combout\)))) # (!\ALU|Mux7~5_combout\ & ((\ALU|Mux7~2_combout\ & (\regFile|Mux6~4_combout\)) # (!\ALU|Mux7~2_combout\ & ((\ALU|Mux7~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux6~4_combout\,
	datab => \ALU|Mux7~5_combout\,
	datac => \ALU|Mux7~2_combout\,
	datad => \ALU|Mux7~10_combout\,
	combout => \ALU|Mux7~11_combout\);

-- Location: LCCOMB_X18_Y15_N22
\ALU|Mux7~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux7~12_combout\ = (\ALU|Mux7~5_combout\ & ((\ALU|Mux7~11_combout\ & ((\ALU|uFS|Add0~103_combout\))) # (!\ALU|Mux7~11_combout\ & (\ALU|Mux7~7_combout\)))) # (!\ALU|Mux7~5_combout\ & (((\ALU|Mux7~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~7_combout\,
	datab => \ALU|uFS|Add0~103_combout\,
	datac => \ALU|Mux7~5_combout\,
	datad => \ALU|Mux7~11_combout\,
	combout => \ALU|Mux7~12_combout\);

-- Location: LCCOMB_X17_Y16_N12
\ALU|Mux7~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux7~13_combout\ = (\ALU|SH|out[31]~0_combout\ & (\regFile|Mux8~4_combout\)) # (!\ALU|SH|out[31]~0_combout\ & ((\ALU|Mux7~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regFile|Mux8~4_combout\,
	datac => \ALU|Mux7~12_combout\,
	datad => \ALU|SH|out[31]~0_combout\,
	combout => \ALU|Mux7~13_combout\);

-- Location: LCCOMB_X16_Y13_N8
\regFile|regFile[3][24]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][24]~8_combout\ = (\ctrl|ld~2_combout\ & ((\ram|ram_rtl_0|auto_generated|ram_block1a24\))) # (!\ctrl|ld~2_combout\ & (\ALU|Mux7~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~13_combout\,
	datab => \ram|ram_rtl_0|auto_generated|ram_block1a24\,
	datad => \ctrl|ld~2_combout\,
	combout => \regFile|regFile[3][24]~8_combout\);

-- Location: FF_X12_Y15_N13
\regFile|regFile[1][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][24]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[1][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[1][24]~q\);

-- Location: LCCOMB_X12_Y15_N20
\regFile|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux7~2_combout\ = (\ctrl|Selector1~2_combout\ & (((\ctrl|Selector2~7_combout\)))) # (!\ctrl|Selector1~2_combout\ & ((\ctrl|Selector2~7_combout\ & (\regFile|regFile[1][24]~q\)) # (!\ctrl|Selector2~7_combout\ & ((\regFile|regFile[0][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[1][24]~q\,
	datab => \regFile|regFile[0][24]~q\,
	datac => \ctrl|Selector1~2_combout\,
	datad => \ctrl|Selector2~7_combout\,
	combout => \regFile|Mux7~2_combout\);

-- Location: LCCOMB_X16_Y15_N4
\regFile|Mux7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux7~3_combout\ = (\regFile|Mux7~2_combout\ & (((\regFile|regFile[3][24]~q\) # (!\ctrl|Selector1~2_combout\)))) # (!\regFile|Mux7~2_combout\ & (\regFile|regFile[2][24]~q\ & (\ctrl|Selector1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux7~2_combout\,
	datab => \regFile|regFile[2][24]~q\,
	datac => \ctrl|Selector1~2_combout\,
	datad => \regFile|regFile[3][24]~q\,
	combout => \regFile|Mux7~3_combout\);

-- Location: LCCOMB_X16_Y15_N30
\regFile|Mux7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux7~4_combout\ = (\ctrl|Selector0~6_combout\ & ((\regFile|Mux7~1_combout\))) # (!\ctrl|Selector0~6_combout\ & (\regFile|Mux7~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|Selector0~6_combout\,
	datac => \regFile|Mux7~3_combout\,
	datad => \regFile|Mux7~1_combout\,
	combout => \regFile|Mux7~4_combout\);

-- Location: LCCOMB_X17_Y12_N22
\ALU|Mux8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux8~2_combout\ = (\regFile|Mux8~4_combout\ & (\ctrl|WideOr6~4_combout\ $ (((!\ctrl|WideOr7~2_combout\ & \aluOp2[23]~84_combout\))))) # (!\regFile|Mux8~4_combout\ & ((\ctrl|WideOr6~4_combout\ & ((\aluOp2[23]~84_combout\))) # 
-- (!\ctrl|WideOr6~4_combout\ & (\ctrl|WideOr7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr7~2_combout\,
	datab => \regFile|Mux8~4_combout\,
	datac => \ctrl|WideOr6~4_combout\,
	datad => \aluOp2[23]~84_combout\,
	combout => \ALU|Mux8~2_combout\);

-- Location: LCCOMB_X17_Y12_N2
\regFile|Mux8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux8~2_combout\ = (\ctrl|Selector2~7_combout\ & (((\regFile|regFile[1][23]~q\) # (\ctrl|Selector1~2_combout\)))) # (!\ctrl|Selector2~7_combout\ & (\regFile|regFile[0][23]~q\ & ((!\ctrl|Selector1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[0][23]~q\,
	datab => \ctrl|Selector2~7_combout\,
	datac => \regFile|regFile[1][23]~q\,
	datad => \ctrl|Selector1~2_combout\,
	combout => \regFile|Mux8~2_combout\);

-- Location: LCCOMB_X17_Y12_N10
\regFile|Mux8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux8~3_combout\ = (\regFile|Mux8~2_combout\ & ((\regFile|regFile[3][23]~q\) # ((!\ctrl|Selector1~2_combout\)))) # (!\regFile|Mux8~2_combout\ & (((\regFile|regFile[2][23]~q\ & \ctrl|Selector1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[3][23]~q\,
	datab => \regFile|Mux8~2_combout\,
	datac => \regFile|regFile[2][23]~q\,
	datad => \ctrl|Selector1~2_combout\,
	combout => \regFile|Mux8~3_combout\);

-- Location: LCCOMB_X17_Y12_N12
\ALU|aluOut~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|aluOut~21_combout\ = \aluOp2[23]~84_combout\ $ (((\ctrl|Selector0~6_combout\ & ((\regFile|Mux8~1_combout\))) # (!\ctrl|Selector0~6_combout\ & (\regFile|Mux8~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux8~3_combout\,
	datab => \aluOp2[23]~84_combout\,
	datac => \ctrl|Selector0~6_combout\,
	datad => \regFile|Mux8~1_combout\,
	combout => \ALU|aluOut~21_combout\);

-- Location: LCCOMB_X17_Y12_N30
\ALU|Mux8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux8~3_combout\ = (\ALU|Mux7~14_combout\ & ((\ALU|Mux8~2_combout\) # ((\ALU|Mux7~3_combout\)))) # (!\ALU|Mux7~14_combout\ & (((!\ALU|Mux7~3_combout\ & !\ALU|aluOut~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux8~2_combout\,
	datab => \ALU|Mux7~14_combout\,
	datac => \ALU|Mux7~3_combout\,
	datad => \ALU|aluOut~21_combout\,
	combout => \ALU|Mux8~3_combout\);

-- Location: LCCOMB_X17_Y12_N24
\ALU|Mux8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux8~4_combout\ = (\ALU|Mux8~3_combout\ & (((!\regFile|Mux8~4_combout\) # (!\ALU|Mux7~3_combout\)) # (!\aluOp2[23]~84_combout\))) # (!\ALU|Mux8~3_combout\ & (!\aluOp2[23]~84_combout\ & (\ALU|Mux7~3_combout\ & !\regFile|Mux8~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux8~3_combout\,
	datab => \aluOp2[23]~84_combout\,
	datac => \ALU|Mux7~3_combout\,
	datad => \regFile|Mux8~4_combout\,
	combout => \ALU|Mux8~4_combout\);

-- Location: LCCOMB_X16_Y11_N24
\ALU|Div0|auto_generated|divider|divider|selnose[231]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose[231]~57_combout\ = (!\aluOp2[8]~143_combout\ & (!\aluOp2[9]~137_combout\ & !\ALU|Div0|auto_generated|divider|divider|sel\(297)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aluOp2[8]~143_combout\,
	datac => \aluOp2[9]~137_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|sel\(297),
	combout => \ALU|Div0|auto_generated|divider|divider|selnose[231]~57_combout\);

-- Location: LCCOMB_X17_Y9_N30
\ALU|Div0|auto_generated|divider|divider|StageOut[231]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[231]~28_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[231]~57_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[198]~21_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[231]~57_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[198]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[231]~57_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[198]~21_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[231]~28_combout\);

-- Location: LCCOMB_X18_Y9_N24
\ALU|Div0|auto_generated|divider|divider|StageOut[230]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[230]~29_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[231]~57_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[197]~22_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[231]~57_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[197]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[231]~57_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[197]~22_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[230]~29_combout\);

-- Location: LCCOMB_X18_Y9_N26
\ALU|Div0|auto_generated|divider|divider|StageOut[229]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[229]~30_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[231]~57_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[196]~23_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[231]~57_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[196]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[231]~57_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[196]~23_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[229]~30_combout\);

-- Location: LCCOMB_X17_Y9_N28
\ALU|Div0|auto_generated|divider|divider|StageOut[228]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[228]~31_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[231]~57_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[195]~24_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[231]~57_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[195]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[195]~24_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[231]~57_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[228]~31_combout\);

-- Location: LCCOMB_X17_Y9_N18
\ALU|Div0|auto_generated|divider|divider|StageOut[227]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[227]~32_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[231]~57_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[194]~25_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[231]~57_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[194]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[194]~25_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|selnose[231]~57_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[227]~32_combout\);

-- Location: LCCOMB_X16_Y11_N14
\ALU|Div0|auto_generated|divider|divider|StageOut[226]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[226]~33_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[231]~57_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[193]~26_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[231]~57_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[193]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[193]~26_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[231]~57_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[226]~33_combout\);

-- Location: LCCOMB_X21_Y11_N24
\ALU|Div0|auto_generated|divider|divider|StageOut[225]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[225]~34_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[231]~57_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[192]~27_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[231]~57_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[192]~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[192]~27_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[231]~57_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[225]~34_combout\);

-- Location: LCCOMB_X21_Y11_N18
\ALU|Div0|auto_generated|divider|divider|StageOut[224]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[224]~35_combout\ = (\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (((\regFile|Mux7~4_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\ALU|Div0|auto_generated|divider|divider|selnose[231]~57_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[231]~57_combout\ & ((\regFile|Mux7~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\,
	datab => \regFile|Mux7~4_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|selnose[231]~57_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[224]~35_combout\);

-- Location: LCCOMB_X18_Y9_N2
\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\ = (\regFile|Mux8~4_combout\ & ((GND) # (!\aluOp2[0]~14_combout\))) # (!\regFile|Mux8~4_combout\ & (\aluOp2[0]~14_combout\ $ (GND)))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\ = CARRY((\regFile|Mux8~4_combout\) # (!\aluOp2[0]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux8~4_combout\,
	datab => \aluOp2[0]~14_combout\,
	datad => VCC,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\);

-- Location: LCCOMB_X18_Y9_N4
\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\ = (\aluOp2[1]~10_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[224]~35_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[224]~35_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\) # (GND))))) # (!\aluOp2[1]~10_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[224]~35_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[224]~35_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\ = CARRY((\aluOp2[1]~10_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[224]~35_combout\))) # 
-- (!\aluOp2[1]~10_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[224]~35_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[1]~10_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[224]~35_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\);

-- Location: LCCOMB_X18_Y9_N6
\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[225]~34_combout\ $ (\regFile|Mux61~4_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[225]~34_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\) # (!\regFile|Mux61~4_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[225]~34_combout\ & (!\regFile|Mux61~4_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[225]~34_combout\,
	datab => \regFile|Mux61~4_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\);

-- Location: LCCOMB_X18_Y9_N8
\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[226]~33_combout\ & ((\aluOp2[3]~187_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\)) # 
-- (!\aluOp2[3]~187_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[226]~33_combout\ & ((\aluOp2[3]~187_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\) # (GND))) # (!\aluOp2[3]~187_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[226]~33_combout\ & (\aluOp2[3]~187_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[226]~33_combout\ & ((\aluOp2[3]~187_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[226]~33_combout\,
	datab => \aluOp2[3]~187_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\);

-- Location: LCCOMB_X18_Y9_N10
\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\ = ((\aluOp2[4]~155_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[227]~32_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\ = CARRY((\aluOp2[4]~155_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[227]~32_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\)) # 
-- (!\aluOp2[4]~155_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[227]~32_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[4]~155_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[227]~32_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\);

-- Location: LCCOMB_X18_Y9_N12
\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\ = (\aluOp2[5]~186_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[228]~31_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[228]~31_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\) # (GND))))) # (!\aluOp2[5]~186_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[228]~31_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[228]~31_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\ = CARRY((\aluOp2[5]~186_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[228]~31_combout\))) # 
-- (!\aluOp2[5]~186_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[228]~31_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[5]~186_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[228]~31_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\);

-- Location: LCCOMB_X18_Y9_N14
\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[229]~30_combout\ $ (\aluOp2[6]~177_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[229]~30_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\) # (!\aluOp2[6]~177_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[229]~30_combout\ & (!\aluOp2[6]~177_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[229]~30_combout\,
	datab => \aluOp2[6]~177_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\);

-- Location: LCCOMB_X18_Y9_N16
\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\ = (\aluOp2[7]~149_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[230]~29_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[230]~29_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\) # (GND))))) # (!\aluOp2[7]~149_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[230]~29_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[230]~29_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\ = CARRY((\aluOp2[7]~149_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[230]~29_combout\))) # 
-- (!\aluOp2[7]~149_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[230]~29_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[7]~149_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[230]~29_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\);

-- Location: LCCOMB_X18_Y9_N18
\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\ = ((\aluOp2[8]~143_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[231]~28_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17\ = CARRY((\aluOp2[8]~143_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[231]~28_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\)) # 
-- (!\aluOp2[8]~143_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[231]~28_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[8]~143_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[231]~28_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17\);

-- Location: LCCOMB_X18_Y9_N20
\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ = !\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\);

-- Location: LCCOMB_X18_Y12_N6
\ALU|Div0|auto_generated|divider|divider|selnose[264]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose\(264) = (\ALU|Div0|auto_generated|divider|divider|sel\(297)) # ((\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\) # (\aluOp2[9]~137_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|sel\(297),
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	datad => \aluOp2[9]~137_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|selnose\(264));

-- Location: LCCOMB_X17_Y15_N16
\ALU|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux8~0_combout\ = (\ALU|Mux7~3_combout\ & (((\ALU|Mux7~4_combout\)))) # (!\ALU|Mux7~3_combout\ & ((\ALU|Mux7~4_combout\ & (!\ALU|Div0|auto_generated|divider|divider|selnose\(264))) # (!\ALU|Mux7~4_combout\ & 
-- ((\ALU|Mult0|auto_generated|op_1~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose\(264),
	datab => \ALU|Mux7~3_combout\,
	datac => \ALU|Mux7~4_combout\,
	datad => \ALU|Mult0|auto_generated|op_1~10_combout\,
	combout => \ALU|Mux8~0_combout\);

-- Location: LCCOMB_X17_Y15_N6
\ALU|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux8~1_combout\ = (\ALU|Mux7~3_combout\ & ((\ALU|Mux8~0_combout\ & (\aluOp2[23]~84_combout\)) # (!\ALU|Mux8~0_combout\ & ((\regFile|Mux8~4_combout\))))) # (!\ALU|Mux7~3_combout\ & (((\ALU|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[23]~84_combout\,
	datab => \ALU|Mux7~3_combout\,
	datac => \regFile|Mux8~4_combout\,
	datad => \ALU|Mux8~0_combout\,
	combout => \ALU|Mux8~1_combout\);

-- Location: LCCOMB_X18_Y15_N20
\ALU|Mux8~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux8~5_combout\ = (\ALU|Mux7~2_combout\ & (((\ALU|Mux7~5_combout\)))) # (!\ALU|Mux7~2_combout\ & ((\ALU|Mux7~5_combout\ & ((\ALU|Mux8~1_combout\))) # (!\ALU|Mux7~5_combout\ & (\ALU|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux8~4_combout\,
	datab => \ALU|Mux7~2_combout\,
	datac => \ALU|Mux8~1_combout\,
	datad => \ALU|Mux7~5_combout\,
	combout => \ALU|Mux8~5_combout\);

-- Location: LCCOMB_X18_Y15_N30
\ALU|Mux8~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux8~6_combout\ = (\ALU|Mux8~5_combout\ & (((\ALU|uFS|Add0~101_combout\) # (!\ALU|Mux7~2_combout\)))) # (!\ALU|Mux8~5_combout\ & (\regFile|Mux7~4_combout\ & (\ALU|Mux7~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux7~4_combout\,
	datab => \ALU|Mux8~5_combout\,
	datac => \ALU|Mux7~2_combout\,
	datad => \ALU|uFS|Add0~101_combout\,
	combout => \ALU|Mux8~6_combout\);

-- Location: LCCOMB_X17_Y16_N14
\ALU|Mux8~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux8~7_combout\ = (\ALU|SH|out[31]~0_combout\ & ((\regFile|Mux9~4_combout\))) # (!\ALU|SH|out[31]~0_combout\ & (\ALU|Mux8~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU|Mux8~6_combout\,
	datac => \regFile|Mux9~4_combout\,
	datad => \ALU|SH|out[31]~0_combout\,
	combout => \ALU|Mux8~7_combout\);

-- Location: M9K_X15_Y14_N0
\ram|ram_rtl_0|auto_generated|ram_block1a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram:ram|altsyncram:ram_rtl_0|altsyncram_7i41:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ctrl|Selector13~8_combout\,
	portare => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \ram|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \ram|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: LCCOMB_X16_Y14_N20
\regFile|regFile[3][23]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][23]~9_combout\ = (\ctrl|ld~2_combout\ & (\ram|ram_rtl_0|auto_generated|ram_block1a23\)) # (!\ctrl|ld~2_combout\ & ((\ALU|Mux8~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|ram_rtl_0|auto_generated|ram_block1a23\,
	datab => \ALU|Mux8~7_combout\,
	datad => \ctrl|ld~2_combout\,
	combout => \regFile|regFile[3][23]~9_combout\);

-- Location: LCCOMB_X12_Y13_N26
\regFile|regFile[5][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[5][23]~feeder_combout\ = \regFile|regFile[3][23]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regFile|regFile[3][23]~9_combout\,
	combout => \regFile|regFile[5][23]~feeder_combout\);

-- Location: FF_X12_Y13_N27
\regFile|regFile[5][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[5][23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[5][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[5][23]~q\);

-- Location: LCCOMB_X16_Y13_N14
\regFile|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux8~0_combout\ = (\ctrl|Selector2~7_combout\ & (((\ctrl|Selector1~2_combout\)))) # (!\ctrl|Selector2~7_combout\ & ((\ctrl|Selector1~2_combout\ & ((\regFile|regFile[6][23]~q\))) # (!\ctrl|Selector1~2_combout\ & (\regFile|regFile[4][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[4][23]~q\,
	datab => \regFile|regFile[6][23]~q\,
	datac => \ctrl|Selector2~7_combout\,
	datad => \ctrl|Selector1~2_combout\,
	combout => \regFile|Mux8~0_combout\);

-- Location: LCCOMB_X17_Y12_N16
\regFile|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux8~1_combout\ = (\ctrl|Selector2~7_combout\ & ((\regFile|Mux8~0_combout\ & ((\regFile|regFile[7][23]~q\))) # (!\regFile|Mux8~0_combout\ & (\regFile|regFile[5][23]~q\)))) # (!\ctrl|Selector2~7_combout\ & (((\regFile|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[5][23]~q\,
	datab => \ctrl|Selector2~7_combout\,
	datac => \regFile|regFile[7][23]~q\,
	datad => \regFile|Mux8~0_combout\,
	combout => \regFile|Mux8~1_combout\);

-- Location: LCCOMB_X17_Y12_N0
\regFile|Mux8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux8~4_combout\ = (\ctrl|Selector0~6_combout\ & (\regFile|Mux8~1_combout\)) # (!\ctrl|Selector0~6_combout\ & ((\regFile|Mux8~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regFile|Mux8~1_combout\,
	datac => \ctrl|Selector0~6_combout\,
	datad => \regFile|Mux8~3_combout\,
	combout => \regFile|Mux8~4_combout\);

-- Location: FF_X11_Y15_N1
\regFile|regFile[3][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[3][22]~feeder_combout\,
	asdata => \ALU|Mult0|auto_generated|op_1~72_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sclr => \regFile|regFile[3][5]~52_combout\,
	sload => \ctrl|Decoder0~1_combout\,
	ena => \regFile|regFile[3][0]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[3][22]~q\);

-- Location: FF_X13_Y15_N5
\regFile|regFile[2][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][22]~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[2][0]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[2][22]~q\);

-- Location: LCCOMB_X13_Y15_N10
\regFile|regFile[0][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[0][22]~feeder_combout\ = \regFile|regFile[3][22]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regFile|regFile[3][22]~10_combout\,
	combout => \regFile|regFile[0][22]~feeder_combout\);

-- Location: FF_X13_Y15_N11
\regFile|regFile[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[0][22]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[0][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[0][22]~q\);

-- Location: LCCOMB_X12_Y15_N24
\regFile|regFile[1][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[1][22]~feeder_combout\ = \regFile|regFile[3][22]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regFile|regFile[3][22]~10_combout\,
	combout => \regFile|regFile[1][22]~feeder_combout\);

-- Location: FF_X12_Y15_N25
\regFile|regFile[1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[1][22]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[1][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[1][22]~q\);

-- Location: LCCOMB_X13_Y15_N20
\aluOp2[22]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[22]~75_combout\ = (\ctrl|raddr2[1]~0_combout\ & (((\ctrl|raddr2[0]~1_combout\)))) # (!\ctrl|raddr2[1]~0_combout\ & ((\ctrl|raddr2[0]~1_combout\ & ((\regFile|regFile[1][22]~q\))) # (!\ctrl|raddr2[0]~1_combout\ & (\regFile|regFile[0][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[0][22]~q\,
	datab => \regFile|regFile[1][22]~q\,
	datac => \ctrl|raddr2[1]~0_combout\,
	datad => \ctrl|raddr2[0]~1_combout\,
	combout => \aluOp2[22]~75_combout\);

-- Location: LCCOMB_X13_Y15_N14
\aluOp2[22]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[22]~76_combout\ = (\ctrl|raddr2[1]~0_combout\ & ((\aluOp2[22]~75_combout\ & (\regFile|regFile[3][22]~q\)) # (!\aluOp2[22]~75_combout\ & ((\regFile|regFile[2][22]~q\))))) # (!\ctrl|raddr2[1]~0_combout\ & (((\aluOp2[22]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[3][22]~q\,
	datab => \regFile|regFile[2][22]~q\,
	datac => \ctrl|raddr2[1]~0_combout\,
	datad => \aluOp2[22]~75_combout\,
	combout => \aluOp2[22]~76_combout\);

-- Location: LCCOMB_X13_Y11_N26
\aluOp2[22]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[22]~79_combout\ = (\aluOp2[0]~9_combout\ & ((\aluOp2[22]~78_combout\) # ((\aluOp2[0]~5_combout\ & \aluOp2[22]~76_combout\)))) # (!\aluOp2[0]~9_combout\ & (\aluOp2[0]~5_combout\ & ((\aluOp2[22]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[0]~9_combout\,
	datab => \aluOp2[0]~5_combout\,
	datac => \aluOp2[22]~78_combout\,
	datad => \aluOp2[22]~76_combout\,
	combout => \aluOp2[22]~79_combout\);

-- Location: LCCOMB_X18_Y14_N30
\ALU|uFS|Add0~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~125_combout\ = \ctrl|WideOr6~3_combout\ $ (\aluOp2[22]~79_combout\ $ (((!\ctrl|WideOr6~2_combout\ & \ctrl|Selector7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr6~2_combout\,
	datab => \ctrl|Selector7~4_combout\,
	datac => \ctrl|WideOr6~3_combout\,
	datad => \aluOp2[22]~79_combout\,
	combout => \ALU|uFS|Add0~125_combout\);

-- Location: LCCOMB_X12_Y15_N18
\regFile|Mux9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux9~2_combout\ = (\ctrl|Selector1~2_combout\ & (((\ctrl|Selector2~7_combout\)))) # (!\ctrl|Selector1~2_combout\ & ((\ctrl|Selector2~7_combout\ & (\regFile|regFile[1][22]~q\)) # (!\ctrl|Selector2~7_combout\ & ((\regFile|regFile[0][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector1~2_combout\,
	datab => \regFile|regFile[1][22]~q\,
	datac => \regFile|regFile[0][22]~q\,
	datad => \ctrl|Selector2~7_combout\,
	combout => \regFile|Mux9~2_combout\);

-- Location: LCCOMB_X13_Y15_N4
\regFile|Mux9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux9~3_combout\ = (\ctrl|Selector1~2_combout\ & ((\regFile|Mux9~2_combout\ & (\regFile|regFile[3][22]~q\)) # (!\regFile|Mux9~2_combout\ & ((\regFile|regFile[2][22]~q\))))) # (!\ctrl|Selector1~2_combout\ & (((\regFile|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector1~2_combout\,
	datab => \regFile|regFile[3][22]~q\,
	datac => \regFile|regFile[2][22]~q\,
	datad => \regFile|Mux9~2_combout\,
	combout => \regFile|Mux9~3_combout\);

-- Location: LCCOMB_X13_Y15_N16
\ALU|aluOut~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|aluOut~20_combout\ = (\aluOp2[22]~79_combout\ & ((\ctrl|Selector0~6_combout\ & ((\regFile|Mux9~1_combout\))) # (!\ctrl|Selector0~6_combout\ & (\regFile|Mux9~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector0~6_combout\,
	datab => \regFile|Mux9~3_combout\,
	datac => \aluOp2[22]~79_combout\,
	datad => \regFile|Mux9~1_combout\,
	combout => \ALU|aluOut~20_combout\);

-- Location: LCCOMB_X13_Y15_N8
\ALU|Mux9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux9~2_combout\ = (\regFile|Mux9~4_combout\ & (\ctrl|WideOr6~4_combout\ $ (((\aluOp2[22]~79_combout\ & !\ctrl|WideOr7~2_combout\))))) # (!\regFile|Mux9~4_combout\ & ((\ctrl|WideOr6~4_combout\ & (\aluOp2[22]~79_combout\)) # (!\ctrl|WideOr6~4_combout\ 
-- & ((\ctrl|WideOr7~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[22]~79_combout\,
	datab => \regFile|Mux9~4_combout\,
	datac => \ctrl|WideOr7~2_combout\,
	datad => \ctrl|WideOr6~4_combout\,
	combout => \ALU|Mux9~2_combout\);

-- Location: LCCOMB_X13_Y15_N6
\ALU|Mux9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux9~3_combout\ = (\ALU|Mux7~14_combout\ & (\ALU|Mux7~3_combout\)) # (!\ALU|Mux7~14_combout\ & ((\regFile|Mux9~4_combout\ & (!\ALU|Mux7~3_combout\ & \aluOp2[22]~79_combout\)) # (!\regFile|Mux9~4_combout\ & ((!\aluOp2[22]~79_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~3_combout\,
	datab => \regFile|Mux9~4_combout\,
	datac => \aluOp2[22]~79_combout\,
	datad => \ALU|Mux7~14_combout\,
	combout => \ALU|Mux9~3_combout\);

-- Location: LCCOMB_X13_Y15_N30
\ALU|Mux9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux9~4_combout\ = (\ALU|Mux7~14_combout\ & ((\ALU|Mux9~3_combout\ & (!\ALU|aluOut~20_combout\)) # (!\ALU|Mux9~3_combout\ & ((\ALU|Mux9~2_combout\))))) # (!\ALU|Mux7~14_combout\ & (((\ALU|Mux9~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~14_combout\,
	datab => \ALU|aluOut~20_combout\,
	datac => \ALU|Mux9~2_combout\,
	datad => \ALU|Mux9~3_combout\,
	combout => \ALU|Mux9~4_combout\);

-- Location: LCCOMB_X17_Y16_N0
\ALU|Mux9~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux9~5_combout\ = (\ALU|Mux7~5_combout\ & (((\ALU|Mux7~2_combout\)))) # (!\ALU|Mux7~5_combout\ & ((\ALU|Mux7~2_combout\ & ((\regFile|Mux8~4_combout\))) # (!\ALU|Mux7~2_combout\ & (\ALU|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux9~4_combout\,
	datab => \regFile|Mux8~4_combout\,
	datac => \ALU|Mux7~5_combout\,
	datad => \ALU|Mux7~2_combout\,
	combout => \ALU|Mux9~5_combout\);

-- Location: LCCOMB_X13_Y15_N24
\ALU|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux9~0_combout\ = (\ALU|Mux7~4_combout\ & (((\ALU|Mux7~3_combout\)))) # (!\ALU|Mux7~4_combout\ & ((\ALU|Mux7~3_combout\ & ((\regFile|Mux9~4_combout\))) # (!\ALU|Mux7~3_combout\ & (\ALU|Mult0|auto_generated|op_1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|op_1~8_combout\,
	datab => \regFile|Mux9~4_combout\,
	datac => \ALU|Mux7~4_combout\,
	datad => \ALU|Mux7~3_combout\,
	combout => \ALU|Mux9~0_combout\);

-- Location: LCCOMB_X16_Y11_N0
\ALU|Div0|auto_generated|divider|divider|selnose[264]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose[264]~58_combout\ = (!\aluOp2[9]~137_combout\ & !\ALU|Div0|auto_generated|divider|divider|sel\(297))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aluOp2[9]~137_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|sel\(297),
	combout => \ALU|Div0|auto_generated|divider|divider|selnose[264]~58_combout\);

-- Location: LCCOMB_X18_Y9_N0
\ALU|Div0|auto_generated|divider|divider|StageOut[264]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[264]~36_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[264]~58_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[231]~28_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[264]~58_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[231]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[264]~58_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[231]~28_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[264]~36_combout\);

-- Location: LCCOMB_X18_Y9_N30
\ALU|Div0|auto_generated|divider|divider|StageOut[263]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[263]~37_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[264]~58_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[230]~29_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[264]~58_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[230]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[264]~58_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[230]~29_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[263]~37_combout\);

-- Location: LCCOMB_X18_Y9_N28
\ALU|Div0|auto_generated|divider|divider|StageOut[262]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[262]~38_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[264]~58_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[229]~30_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[264]~58_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[229]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[229]~30_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[264]~58_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[262]~38_combout\);

-- Location: LCCOMB_X18_Y9_N22
\ALU|Div0|auto_generated|divider|divider|StageOut[261]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[261]~39_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[264]~58_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[228]~31_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[264]~58_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[228]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[228]~31_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|selnose[264]~58_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[261]~39_combout\);

-- Location: LCCOMB_X17_Y12_N26
\ALU|Div0|auto_generated|divider|divider|StageOut[260]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[260]~40_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[264]~58_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[227]~32_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[264]~58_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[227]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[264]~58_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[227]~32_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[260]~40_combout\);

-- Location: LCCOMB_X16_Y11_N6
\ALU|Div0|auto_generated|divider|divider|StageOut[259]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[259]~41_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[264]~58_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[226]~33_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[264]~58_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[226]~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[264]~58_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[226]~33_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[259]~41_combout\);

-- Location: LCCOMB_X21_Y11_N4
\ALU|Div0|auto_generated|divider|divider|StageOut[258]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[258]~42_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[264]~58_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[225]~34_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[264]~58_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[225]~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[264]~58_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[225]~34_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[258]~42_combout\);

-- Location: LCCOMB_X21_Y11_N10
\ALU|Div0|auto_generated|divider|divider|StageOut[257]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[257]~43_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[264]~58_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[224]~35_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[264]~58_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[224]~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[264]~58_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[224]~35_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[257]~43_combout\);

-- Location: LCCOMB_X17_Y12_N4
\ALU|Div0|auto_generated|divider|divider|StageOut[256]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[256]~44_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[264]~58_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\regFile|Mux8~4_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\)))) # (!\ALU|Div0|auto_generated|divider|divider|selnose[264]~58_combout\ & 
-- (((\regFile|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\,
	datab => \regFile|Mux8~4_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|selnose[264]~58_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[256]~44_combout\);

-- Location: LCCOMB_X17_Y11_N6
\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\ = (\regFile|Mux9~4_combout\ & ((GND) # (!\aluOp2[0]~14_combout\))) # (!\regFile|Mux9~4_combout\ & (\aluOp2[0]~14_combout\ $ (GND)))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\ = CARRY((\regFile|Mux9~4_combout\) # (!\aluOp2[0]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux9~4_combout\,
	datab => \aluOp2[0]~14_combout\,
	datad => VCC,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\);

-- Location: LCCOMB_X17_Y11_N8
\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\ = (\aluOp2[1]~10_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[256]~44_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[256]~44_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\) # (GND))))) # (!\aluOp2[1]~10_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[256]~44_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[256]~44_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\ = CARRY((\aluOp2[1]~10_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[256]~44_combout\))) # 
-- (!\aluOp2[1]~10_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[256]~44_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[1]~10_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[256]~44_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\);

-- Location: LCCOMB_X17_Y11_N10
\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\ = ((\regFile|Mux61~4_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[257]~43_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\ = CARRY((\regFile|Mux61~4_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[257]~43_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\)) # 
-- (!\regFile|Mux61~4_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[257]~43_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux61~4_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[257]~43_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\);

-- Location: LCCOMB_X17_Y11_N12
\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[258]~42_combout\ & ((\aluOp2[3]~187_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\)) # 
-- (!\aluOp2[3]~187_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[258]~42_combout\ & ((\aluOp2[3]~187_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\) # (GND))) # (!\aluOp2[3]~187_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[258]~42_combout\ & (\aluOp2[3]~187_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[258]~42_combout\ & ((\aluOp2[3]~187_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[258]~42_combout\,
	datab => \aluOp2[3]~187_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\);

-- Location: LCCOMB_X17_Y11_N14
\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\ = ((\aluOp2[4]~155_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[259]~41_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\ = CARRY((\aluOp2[4]~155_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[259]~41_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\)) # 
-- (!\aluOp2[4]~155_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[259]~41_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[4]~155_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[259]~41_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\);

-- Location: LCCOMB_X17_Y11_N16
\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\ = (\aluOp2[5]~186_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[260]~40_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[260]~40_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\) # (GND))))) # (!\aluOp2[5]~186_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[260]~40_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[260]~40_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\ = CARRY((\aluOp2[5]~186_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[260]~40_combout\))) # 
-- (!\aluOp2[5]~186_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[260]~40_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[5]~186_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[260]~40_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\);

-- Location: LCCOMB_X17_Y11_N18
\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[261]~39_combout\ $ (\aluOp2[6]~177_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[261]~39_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\) # (!\aluOp2[6]~177_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[261]~39_combout\ & (!\aluOp2[6]~177_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[261]~39_combout\,
	datab => \aluOp2[6]~177_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\);

-- Location: LCCOMB_X17_Y11_N20
\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\ = (\aluOp2[7]~149_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[262]~38_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[262]~38_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\) # (GND))))) # (!\aluOp2[7]~149_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[262]~38_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[262]~38_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\ = CARRY((\aluOp2[7]~149_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[262]~38_combout\))) # 
-- (!\aluOp2[7]~149_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[262]~38_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[7]~149_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[262]~38_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\);

-- Location: LCCOMB_X17_Y11_N22
\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\ = ((\aluOp2[8]~143_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[263]~37_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\ = CARRY((\aluOp2[8]~143_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[263]~37_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\)) # 
-- (!\aluOp2[8]~143_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[263]~37_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[8]~143_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[263]~37_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\);

-- Location: LCCOMB_X17_Y11_N24
\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\ = (\aluOp2[9]~137_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[264]~36_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[264]~36_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\) # (GND))))) # (!\aluOp2[9]~137_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[264]~36_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[264]~36_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19\ = CARRY((\aluOp2[9]~137_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[264]~36_combout\))) # 
-- (!\aluOp2[9]~137_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[264]~36_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[9]~137_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[264]~36_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19\);

-- Location: LCCOMB_X17_Y11_N26
\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ = \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\);

-- Location: LCCOMB_X16_Y12_N22
\ALU|Div0|auto_generated|divider|divider|selnose[297]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose\(297) = (\ALU|Div0|auto_generated|divider|divider|sel\(297)) # (\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU|Div0|auto_generated|divider|divider|sel\(297),
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|selnose\(297));

-- Location: LCCOMB_X13_Y15_N2
\ALU|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux9~1_combout\ = (\ALU|Mux7~4_combout\ & ((\ALU|Mux9~0_combout\ & (\aluOp2[22]~79_combout\)) # (!\ALU|Mux9~0_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|selnose\(297)))))) # (!\ALU|Mux7~4_combout\ & (((\ALU|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~4_combout\,
	datab => \aluOp2[22]~79_combout\,
	datac => \ALU|Mux9~0_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|selnose\(297),
	combout => \ALU|Mux9~1_combout\);

-- Location: LCCOMB_X17_Y16_N2
\ALU|Mux9~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux9~6_combout\ = (\ALU|Mux9~5_combout\ & ((\ALU|uFS|Add0~99_combout\) # ((!\ALU|Mux7~5_combout\)))) # (!\ALU|Mux9~5_combout\ & (((\ALU|Mux7~5_combout\ & \ALU|Mux9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|uFS|Add0~99_combout\,
	datab => \ALU|Mux9~5_combout\,
	datac => \ALU|Mux7~5_combout\,
	datad => \ALU|Mux9~1_combout\,
	combout => \ALU|Mux9~6_combout\);

-- Location: LCCOMB_X17_Y16_N20
\ALU|Mux9~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux9~7_combout\ = (\ALU|SH|out[31]~0_combout\ & (\regFile|Mux10~4_combout\)) # (!\ALU|SH|out[31]~0_combout\ & ((\ALU|Mux9~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|SH|out[31]~0_combout\,
	datac => \regFile|Mux10~4_combout\,
	datad => \ALU|Mux9~6_combout\,
	combout => \ALU|Mux9~7_combout\);

-- Location: LCCOMB_X16_Y13_N22
\regFile|regFile[3][22]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][22]~10_combout\ = (\ctrl|ld~2_combout\ & (\ram|ram_rtl_0|auto_generated|ram_block1a22~portadataout\)) # (!\ctrl|ld~2_combout\ & ((\ALU|Mux9~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|ram_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \ALU|Mux9~7_combout\,
	datad => \ctrl|ld~2_combout\,
	combout => \regFile|regFile[3][22]~10_combout\);

-- Location: LCCOMB_X12_Y13_N24
\regFile|regFile[5][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[5][22]~feeder_combout\ = \regFile|regFile[3][22]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][22]~10_combout\,
	combout => \regFile|regFile[5][22]~feeder_combout\);

-- Location: FF_X12_Y13_N25
\regFile|regFile[5][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[5][22]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[5][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[5][22]~q\);

-- Location: LCCOMB_X16_Y13_N24
\regFile|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux9~0_combout\ = (\ctrl|Selector2~7_combout\ & (((\ctrl|Selector1~2_combout\)))) # (!\ctrl|Selector2~7_combout\ & ((\ctrl|Selector1~2_combout\ & ((\regFile|regFile[6][22]~q\))) # (!\ctrl|Selector1~2_combout\ & (\regFile|regFile[4][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[4][22]~q\,
	datab => \regFile|regFile[6][22]~q\,
	datac => \ctrl|Selector2~7_combout\,
	datad => \ctrl|Selector1~2_combout\,
	combout => \regFile|Mux9~0_combout\);

-- Location: LCCOMB_X13_Y15_N12
\regFile|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux9~1_combout\ = (\ctrl|Selector2~7_combout\ & ((\regFile|Mux9~0_combout\ & ((\regFile|regFile[7][22]~q\))) # (!\regFile|Mux9~0_combout\ & (\regFile|regFile[5][22]~q\)))) # (!\ctrl|Selector2~7_combout\ & (((\regFile|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector2~7_combout\,
	datab => \regFile|regFile[5][22]~q\,
	datac => \regFile|Mux9~0_combout\,
	datad => \regFile|regFile[7][22]~q\,
	combout => \regFile|Mux9~1_combout\);

-- Location: LCCOMB_X13_Y15_N18
\regFile|Mux9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux9~4_combout\ = (\ctrl|Selector0~6_combout\ & (\regFile|Mux9~1_combout\)) # (!\ctrl|Selector0~6_combout\ & ((\regFile|Mux9~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux9~1_combout\,
	datab => \regFile|Mux9~3_combout\,
	datad => \ctrl|Selector0~6_combout\,
	combout => \regFile|Mux9~4_combout\);

-- Location: LCCOMB_X14_Y14_N20
\ALU|Mux10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux10~2_combout\ = (\regFile|Mux10~4_combout\ & (\ctrl|WideOr6~4_combout\ $ (((\aluOp2[21]~99_combout\ & !\ctrl|WideOr7~2_combout\))))) # (!\regFile|Mux10~4_combout\ & ((\ctrl|WideOr6~4_combout\ & (\aluOp2[21]~99_combout\)) # 
-- (!\ctrl|WideOr6~4_combout\ & ((\ctrl|WideOr7~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr6~4_combout\,
	datab => \aluOp2[21]~99_combout\,
	datac => \ctrl|WideOr7~2_combout\,
	datad => \regFile|Mux10~4_combout\,
	combout => \ALU|Mux10~2_combout\);

-- Location: LCCOMB_X14_Y14_N24
\regFile|Mux10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux10~2_combout\ = (\ctrl|Selector1~2_combout\ & (((\ctrl|Selector2~7_combout\)))) # (!\ctrl|Selector1~2_combout\ & ((\ctrl|Selector2~7_combout\ & (\regFile|regFile[1][21]~q\)) # (!\ctrl|Selector2~7_combout\ & ((\regFile|regFile[0][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector1~2_combout\,
	datab => \regFile|regFile[1][21]~q\,
	datac => \ctrl|Selector2~7_combout\,
	datad => \regFile|regFile[0][21]~q\,
	combout => \regFile|Mux10~2_combout\);

-- Location: LCCOMB_X14_Y14_N22
\regFile|Mux10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux10~3_combout\ = (\ctrl|Selector1~2_combout\ & ((\regFile|Mux10~2_combout\ & (\regFile|regFile[3][21]~q\)) # (!\regFile|Mux10~2_combout\ & ((\regFile|regFile[2][21]~q\))))) # (!\ctrl|Selector1~2_combout\ & (((\regFile|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[3][21]~q\,
	datab => \regFile|regFile[2][21]~q\,
	datac => \ctrl|Selector1~2_combout\,
	datad => \regFile|Mux10~2_combout\,
	combout => \regFile|Mux10~3_combout\);

-- Location: LCCOMB_X14_Y14_N2
\ALU|aluOut~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|aluOut~19_combout\ = \aluOp2[21]~99_combout\ $ (((\ctrl|Selector0~6_combout\ & ((\regFile|Mux10~1_combout\))) # (!\ctrl|Selector0~6_combout\ & (\regFile|Mux10~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux10~3_combout\,
	datab => \aluOp2[21]~99_combout\,
	datac => \regFile|Mux10~1_combout\,
	datad => \ctrl|Selector0~6_combout\,
	combout => \ALU|aluOut~19_combout\);

-- Location: LCCOMB_X14_Y14_N28
\ALU|Mux10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux10~3_combout\ = (\ALU|Mux7~14_combout\ & ((\ALU|Mux10~2_combout\) # ((\ALU|Mux7~3_combout\)))) # (!\ALU|Mux7~14_combout\ & (((!\ALU|Mux7~3_combout\ & !\ALU|aluOut~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~14_combout\,
	datab => \ALU|Mux10~2_combout\,
	datac => \ALU|Mux7~3_combout\,
	datad => \ALU|aluOut~19_combout\,
	combout => \ALU|Mux10~3_combout\);

-- Location: LCCOMB_X14_Y14_N14
\ALU|Mux10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux10~4_combout\ = (\regFile|Mux10~4_combout\ & (\ALU|Mux10~3_combout\ & ((!\aluOp2[21]~99_combout\) # (!\ALU|Mux7~3_combout\)))) # (!\regFile|Mux10~4_combout\ & ((\ALU|Mux10~3_combout\) # ((\ALU|Mux7~3_combout\ & !\aluOp2[21]~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux10~4_combout\,
	datab => \ALU|Mux10~3_combout\,
	datac => \ALU|Mux7~3_combout\,
	datad => \aluOp2[21]~99_combout\,
	combout => \ALU|Mux10~4_combout\);

-- Location: LCCOMB_X17_Y11_N4
\ALU|Div0|auto_generated|divider|divider|StageOut[297]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[297]~45_combout\ = (\ALU|Div0|auto_generated|divider|divider|sel\(297) & (\ALU|Div0|auto_generated|divider|divider|StageOut[264]~36_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|sel\(297) & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[264]~36_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|sel\(297),
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[264]~36_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[297]~45_combout\);

-- Location: LCCOMB_X17_Y11_N2
\ALU|Div0|auto_generated|divider|divider|StageOut[296]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[296]~46_combout\ = (\ALU|Div0|auto_generated|divider|divider|sel\(297) & (((\ALU|Div0|auto_generated|divider|divider|StageOut[263]~37_combout\)))) # (!\ALU|Div0|auto_generated|divider|divider|sel\(297) & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[263]~37_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|sel\(297),
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|StageOut[263]~37_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[296]~46_combout\);

-- Location: LCCOMB_X17_Y11_N0
\ALU|Div0|auto_generated|divider|divider|StageOut[295]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[295]~47_combout\ = (\ALU|Div0|auto_generated|divider|divider|sel\(297) & (\ALU|Div0|auto_generated|divider|divider|StageOut[262]~38_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|sel\(297) & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[262]~38_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|sel\(297),
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[262]~38_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[295]~47_combout\);

-- Location: LCCOMB_X17_Y11_N28
\ALU|Div0|auto_generated|divider|divider|StageOut[294]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[294]~48_combout\ = (\ALU|Div0|auto_generated|divider|divider|sel\(297) & (\ALU|Div0|auto_generated|divider|divider|StageOut[261]~39_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|sel\(297) & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[261]~39_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[261]~39_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|sel\(297),
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[294]~48_combout\);

-- Location: LCCOMB_X17_Y12_N6
\ALU|Div0|auto_generated|divider|divider|StageOut[293]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[293]~49_combout\ = (\ALU|Div0|auto_generated|divider|divider|sel\(297) & (\ALU|Div0|auto_generated|divider|divider|StageOut[260]~40_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|sel\(297) & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[260]~40_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[260]~40_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|sel\(297),
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[293]~49_combout\);

-- Location: LCCOMB_X16_Y11_N20
\ALU|Div0|auto_generated|divider|divider|StageOut[292]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[292]~50_combout\ = (\ALU|Div0|auto_generated|divider|divider|sel\(297) & (\ALU|Div0|auto_generated|divider|divider|StageOut[259]~41_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|sel\(297) & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[259]~41_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[259]~41_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|sel\(297),
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[292]~50_combout\);

-- Location: LCCOMB_X21_Y11_N8
\ALU|Div0|auto_generated|divider|divider|StageOut[291]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[291]~51_combout\ = (\ALU|Div0|auto_generated|divider|divider|sel\(297) & (\ALU|Div0|auto_generated|divider|divider|StageOut[258]~42_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|sel\(297) & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[258]~42_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|sel\(297),
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[258]~42_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[291]~51_combout\);

-- Location: LCCOMB_X21_Y11_N22
\ALU|Div0|auto_generated|divider|divider|StageOut[290]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[290]~52_combout\ = (\ALU|Div0|auto_generated|divider|divider|sel\(297) & (\ALU|Div0|auto_generated|divider|divider|StageOut[257]~43_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|sel\(297) & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[257]~43_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[257]~43_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|sel\(297),
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[290]~52_combout\);

-- Location: LCCOMB_X17_Y12_N20
\ALU|Div0|auto_generated|divider|divider|StageOut[289]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[289]~53_combout\ = (\ALU|Div0|auto_generated|divider|divider|sel\(297) & (\ALU|Div0|auto_generated|divider|divider|StageOut[256]~44_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|sel\(297) & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[256]~44_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|sel\(297),
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[256]~44_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[289]~53_combout\);

-- Location: LCCOMB_X17_Y11_N30
\ALU|Div0|auto_generated|divider|divider|StageOut[288]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[288]~54_combout\ = (\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\regFile|Mux9~4_combout\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\ALU|Div0|auto_generated|divider|divider|sel\(297) & (\regFile|Mux9~4_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|sel\(297) & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux9~4_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|sel\(297),
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[288]~54_combout\);

-- Location: LCCOMB_X18_Y11_N0
\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\ = (\regFile|Mux10~4_combout\ & ((GND) # (!\aluOp2[0]~14_combout\))) # (!\regFile|Mux10~4_combout\ & (\aluOp2[0]~14_combout\ $ (GND)))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\ = CARRY((\regFile|Mux10~4_combout\) # (!\aluOp2[0]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux10~4_combout\,
	datab => \aluOp2[0]~14_combout\,
	datad => VCC,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\);

-- Location: LCCOMB_X18_Y11_N2
\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\ = (\aluOp2[1]~10_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[288]~54_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[288]~54_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\) # (GND))))) # (!\aluOp2[1]~10_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[288]~54_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[288]~54_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\ = CARRY((\aluOp2[1]~10_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[288]~54_combout\))) # 
-- (!\aluOp2[1]~10_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[288]~54_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[1]~10_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[288]~54_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\);

-- Location: LCCOMB_X18_Y11_N4
\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[289]~53_combout\ $ (\regFile|Mux61~4_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[289]~53_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\) # (!\regFile|Mux61~4_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[289]~53_combout\ & (!\regFile|Mux61~4_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[289]~53_combout\,
	datab => \regFile|Mux61~4_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\);

-- Location: LCCOMB_X18_Y11_N6
\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[290]~52_combout\ & ((\aluOp2[3]~187_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\)) # 
-- (!\aluOp2[3]~187_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[290]~52_combout\ & ((\aluOp2[3]~187_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\) # (GND))) # (!\aluOp2[3]~187_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[290]~52_combout\ & (\aluOp2[3]~187_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[290]~52_combout\ & ((\aluOp2[3]~187_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[290]~52_combout\,
	datab => \aluOp2[3]~187_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\);

-- Location: LCCOMB_X18_Y11_N8
\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\ = ((\aluOp2[4]~155_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[291]~51_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\ = CARRY((\aluOp2[4]~155_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[291]~51_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\)) # 
-- (!\aluOp2[4]~155_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[291]~51_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[4]~155_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[291]~51_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\);

-- Location: LCCOMB_X18_Y11_N10
\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[292]~50_combout\ & ((\aluOp2[5]~186_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\)) # 
-- (!\aluOp2[5]~186_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[292]~50_combout\ & ((\aluOp2[5]~186_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\) # (GND))) # (!\aluOp2[5]~186_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[292]~50_combout\ & (\aluOp2[5]~186_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[292]~50_combout\ & ((\aluOp2[5]~186_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[292]~50_combout\,
	datab => \aluOp2[5]~186_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\);

-- Location: LCCOMB_X18_Y11_N12
\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[293]~49_combout\ $ (\aluOp2[6]~177_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[293]~49_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\) # (!\aluOp2[6]~177_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[293]~49_combout\ & (!\aluOp2[6]~177_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[293]~49_combout\,
	datab => \aluOp2[6]~177_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\);

-- Location: LCCOMB_X18_Y11_N14
\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\ = (\aluOp2[7]~149_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[294]~48_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[294]~48_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\) # (GND))))) # (!\aluOp2[7]~149_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[294]~48_combout\ 
-- & (\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[294]~48_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\ = CARRY((\aluOp2[7]~149_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[294]~48_combout\))) # 
-- (!\aluOp2[7]~149_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[294]~48_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[7]~149_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[294]~48_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\);

-- Location: LCCOMB_X18_Y11_N16
\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[295]~47_combout\ $ (\aluOp2[8]~143_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[295]~47_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\) # (!\aluOp2[8]~143_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[295]~47_combout\ & (!\aluOp2[8]~143_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[295]~47_combout\,
	datab => \aluOp2[8]~143_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\);

-- Location: LCCOMB_X18_Y11_N18
\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[296]~46_combout\ & ((\aluOp2[9]~137_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\)) # 
-- (!\aluOp2[9]~137_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[296]~46_combout\ & ((\aluOp2[9]~137_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\) # (GND))) # (!\aluOp2[9]~137_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[296]~46_combout\ & (\aluOp2[9]~137_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[296]~46_combout\ & ((\aluOp2[9]~137_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[296]~46_combout\,
	datab => \aluOp2[9]~137_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\);

-- Location: LCCOMB_X18_Y11_N20
\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\ = ((\aluOp2[10]~19_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[297]~45_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21\ = CARRY((\aluOp2[10]~19_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[297]~45_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\)) # 
-- (!\aluOp2[10]~19_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[297]~45_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[10]~19_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[297]~45_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21\);

-- Location: LCCOMB_X18_Y11_N22
\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ = !\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\);

-- Location: LCCOMB_X21_Y11_N28
\ALU|Div0|auto_generated|divider|divider|selnose[330]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose\(330) = ((\aluOp2[12]~29_combout\) # ((\aluOp2[11]~24_combout\) # (\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[396]~49_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[396]~49_combout\,
	datab => \aluOp2[12]~29_combout\,
	datac => \aluOp2[11]~24_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|selnose\(330));

-- Location: LCCOMB_X17_Y15_N2
\ALU|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux10~0_combout\ = (\ALU|Mux7~3_combout\ & (((\ALU|Mux7~4_combout\)))) # (!\ALU|Mux7~3_combout\ & ((\ALU|Mux7~4_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|selnose\(330)))) # (!\ALU|Mux7~4_combout\ & 
-- (\ALU|Mult0|auto_generated|op_1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|op_1~6_combout\,
	datab => \ALU|Mux7~3_combout\,
	datac => \ALU|Mux7~4_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|selnose\(330),
	combout => \ALU|Mux10~0_combout\);

-- Location: LCCOMB_X16_Y15_N2
\ALU|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux10~1_combout\ = (\ALU|Mux7~3_combout\ & ((\ALU|Mux10~0_combout\ & ((\aluOp2[21]~99_combout\))) # (!\ALU|Mux10~0_combout\ & (\regFile|Mux10~4_combout\)))) # (!\ALU|Mux7~3_combout\ & (((\ALU|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux10~4_combout\,
	datab => \ALU|Mux7~3_combout\,
	datac => \aluOp2[21]~99_combout\,
	datad => \ALU|Mux10~0_combout\,
	combout => \ALU|Mux10~1_combout\);

-- Location: LCCOMB_X16_Y16_N16
\ALU|Mux10~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux10~5_combout\ = (\ALU|Mux7~5_combout\ & (((\ALU|Mux7~2_combout\) # (\ALU|Mux10~1_combout\)))) # (!\ALU|Mux7~5_combout\ & (\ALU|Mux10~4_combout\ & (!\ALU|Mux7~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux10~4_combout\,
	datab => \ALU|Mux7~5_combout\,
	datac => \ALU|Mux7~2_combout\,
	datad => \ALU|Mux10~1_combout\,
	combout => \ALU|Mux10~5_combout\);

-- Location: LCCOMB_X17_Y16_N4
\ALU|Mux10~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux10~6_combout\ = (\ALU|Mux10~5_combout\ & (((\ALU|uFS|Add0~97_combout\) # (!\ALU|Mux7~2_combout\)))) # (!\ALU|Mux10~5_combout\ & (\regFile|Mux9~4_combout\ & ((\ALU|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux9~4_combout\,
	datab => \ALU|uFS|Add0~97_combout\,
	datac => \ALU|Mux10~5_combout\,
	datad => \ALU|Mux7~2_combout\,
	combout => \ALU|Mux10~6_combout\);

-- Location: LCCOMB_X17_Y16_N18
\ALU|Mux10~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux10~7_combout\ = (\ALU|SH|out[31]~0_combout\ & ((\regFile|Mux11~4_combout\))) # (!\ALU|SH|out[31]~0_combout\ & (\ALU|Mux10~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU|Mux10~6_combout\,
	datac => \regFile|Mux11~4_combout\,
	datad => \ALU|SH|out[31]~0_combout\,
	combout => \ALU|Mux10~7_combout\);

-- Location: LCCOMB_X14_Y14_N6
\regFile|regFile[3][21]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][21]~11_combout\ = (\ctrl|ld~2_combout\ & (\ram|ram_rtl_0|auto_generated|ram_block1a21\)) # (!\ctrl|ld~2_combout\ & ((\ALU|Mux10~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|ld~2_combout\,
	datab => \ram|ram_rtl_0|auto_generated|ram_block1a21\,
	datad => \ALU|Mux10~7_combout\,
	combout => \regFile|regFile[3][21]~11_combout\);

-- Location: LCCOMB_X12_Y15_N16
\regFile|regFile[7][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[7][21]~feeder_combout\ = \regFile|regFile[3][21]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][21]~11_combout\,
	combout => \regFile|regFile[7][21]~feeder_combout\);

-- Location: FF_X12_Y15_N17
\regFile|regFile[7][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[7][21]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[7][0]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[7][21]~q\);

-- Location: LCCOMB_X18_Y14_N10
\regFile|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux10~0_combout\ = (\ctrl|Selector1~2_combout\ & ((\ctrl|Selector2~7_combout\) # ((\regFile|regFile[6][21]~q\)))) # (!\ctrl|Selector1~2_combout\ & (!\ctrl|Selector2~7_combout\ & (\regFile|regFile[4][21]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector1~2_combout\,
	datab => \ctrl|Selector2~7_combout\,
	datac => \regFile|regFile[4][21]~q\,
	datad => \regFile|regFile[6][21]~q\,
	combout => \regFile|Mux10~0_combout\);

-- Location: LCCOMB_X14_Y14_N16
\regFile|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux10~1_combout\ = (\ctrl|Selector2~7_combout\ & ((\regFile|Mux10~0_combout\ & (\regFile|regFile[7][21]~q\)) # (!\regFile|Mux10~0_combout\ & ((\regFile|regFile[5][21]~q\))))) # (!\ctrl|Selector2~7_combout\ & (((\regFile|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector2~7_combout\,
	datab => \regFile|regFile[7][21]~q\,
	datac => \regFile|regFile[5][21]~q\,
	datad => \regFile|Mux10~0_combout\,
	combout => \regFile|Mux10~1_combout\);

-- Location: LCCOMB_X14_Y14_N12
\regFile|Mux10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux10~4_combout\ = (\ctrl|Selector0~6_combout\ & (\regFile|Mux10~1_combout\)) # (!\ctrl|Selector0~6_combout\ & ((\regFile|Mux10~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux10~1_combout\,
	datac => \regFile|Mux10~3_combout\,
	datad => \ctrl|Selector0~6_combout\,
	combout => \regFile|Mux10~4_combout\);

-- Location: FF_X11_Y15_N19
\regFile|regFile[3][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[3][20]~feeder_combout\,
	asdata => \ALU|Mult0|auto_generated|op_1~68_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sclr => \regFile|regFile[3][5]~52_combout\,
	sload => \ctrl|Decoder0~1_combout\,
	ena => \regFile|regFile[3][0]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[3][20]~q\);

-- Location: FF_X13_Y14_N1
\regFile|regFile[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][20]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[0][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[0][20]~q\);

-- Location: LCCOMB_X12_Y15_N0
\regFile|regFile[1][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[1][20]~feeder_combout\ = \regFile|regFile[3][20]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regFile|regFile[3][20]~12_combout\,
	combout => \regFile|regFile[1][20]~feeder_combout\);

-- Location: FF_X12_Y15_N1
\regFile|regFile[1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[1][20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[1][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[1][20]~q\);

-- Location: LCCOMB_X13_Y15_N22
\regFile|Mux11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux11~2_combout\ = (\ctrl|Selector2~7_combout\ & (((\ctrl|Selector1~2_combout\) # (\regFile|regFile[1][20]~q\)))) # (!\ctrl|Selector2~7_combout\ & (\regFile|regFile[0][20]~q\ & (!\ctrl|Selector1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector2~7_combout\,
	datab => \regFile|regFile[0][20]~q\,
	datac => \ctrl|Selector1~2_combout\,
	datad => \regFile|regFile[1][20]~q\,
	combout => \regFile|Mux11~2_combout\);

-- Location: FF_X14_Y15_N9
\regFile|regFile[2][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][20]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[2][0]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[2][20]~q\);

-- Location: LCCOMB_X14_Y15_N0
\regFile|Mux11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux11~3_combout\ = (\regFile|Mux11~2_combout\ & ((\regFile|regFile[3][20]~q\) # ((!\ctrl|Selector1~2_combout\)))) # (!\regFile|Mux11~2_combout\ & (((\regFile|regFile[2][20]~q\ & \ctrl|Selector1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[3][20]~q\,
	datab => \regFile|Mux11~2_combout\,
	datac => \regFile|regFile[2][20]~q\,
	datad => \ctrl|Selector1~2_combout\,
	combout => \regFile|Mux11~3_combout\);

-- Location: LCCOMB_X12_Y15_N2
\regFile|regFile[7][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[7][20]~feeder_combout\ = \regFile|regFile[3][20]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regFile|regFile[3][20]~12_combout\,
	combout => \regFile|regFile[7][20]~feeder_combout\);

-- Location: FF_X12_Y15_N3
\regFile|regFile[7][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[7][20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[7][0]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[7][20]~q\);

-- Location: FF_X14_Y13_N13
\regFile|regFile[4][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][20]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[4][0]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[4][20]~q\);

-- Location: FF_X16_Y13_N5
\regFile|regFile[6][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][20]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[6][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[6][20]~q\);

-- Location: LCCOMB_X16_Y13_N4
\regFile|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux11~0_combout\ = (\ctrl|Selector2~7_combout\ & (((\ctrl|Selector1~2_combout\)))) # (!\ctrl|Selector2~7_combout\ & ((\ctrl|Selector1~2_combout\ & ((\regFile|regFile[6][20]~q\))) # (!\ctrl|Selector1~2_combout\ & (\regFile|regFile[4][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[4][20]~q\,
	datab => \ctrl|Selector2~7_combout\,
	datac => \regFile|regFile[6][20]~q\,
	datad => \ctrl|Selector1~2_combout\,
	combout => \regFile|Mux11~0_combout\);

-- Location: LCCOMB_X14_Y15_N18
\regFile|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux11~1_combout\ = (\ctrl|Selector2~7_combout\ & ((\regFile|Mux11~0_combout\ & (\regFile|regFile[7][20]~q\)) # (!\regFile|Mux11~0_combout\ & ((\regFile|regFile[5][20]~q\))))) # (!\ctrl|Selector2~7_combout\ & (((\regFile|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector2~7_combout\,
	datab => \regFile|regFile[7][20]~q\,
	datac => \regFile|Mux11~0_combout\,
	datad => \regFile|regFile[5][20]~q\,
	combout => \regFile|Mux11~1_combout\);

-- Location: LCCOMB_X14_Y15_N6
\regFile|Mux11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux11~4_combout\ = (\ctrl|Selector0~6_combout\ & ((\regFile|Mux11~1_combout\))) # (!\ctrl|Selector0~6_combout\ & (\regFile|Mux11~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regFile|Mux11~3_combout\,
	datac => \ctrl|Selector0~6_combout\,
	datad => \regFile|Mux11~1_combout\,
	combout => \regFile|Mux11~4_combout\);

-- Location: FF_X11_Y15_N17
\regFile|regFile[3][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[3][19]~feeder_combout\,
	asdata => \ALU|Mult0|auto_generated|op_1~66_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sclr => \regFile|regFile[3][5]~52_combout\,
	sload => \ctrl|Decoder0~1_combout\,
	ena => \regFile|regFile[3][0]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[3][19]~q\);

-- Location: FF_X16_Y13_N23
\regFile|regFile[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][19]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[1][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[1][19]~q\);

-- Location: LCCOMB_X13_Y13_N4
\regFile|regFile[0][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[0][19]~feeder_combout\ = \regFile|regFile[3][19]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][19]~13_combout\,
	combout => \regFile|regFile[0][19]~feeder_combout\);

-- Location: FF_X13_Y13_N5
\regFile|regFile[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[0][19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[0][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[0][19]~q\);

-- Location: LCCOMB_X13_Y13_N2
\regFile|Mux12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux12~2_combout\ = (\ctrl|Selector2~7_combout\ & ((\regFile|regFile[1][19]~q\) # ((\ctrl|Selector1~2_combout\)))) # (!\ctrl|Selector2~7_combout\ & (((\regFile|regFile[0][19]~q\ & !\ctrl|Selector1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[1][19]~q\,
	datab => \ctrl|Selector2~7_combout\,
	datac => \regFile|regFile[0][19]~q\,
	datad => \ctrl|Selector1~2_combout\,
	combout => \regFile|Mux12~2_combout\);

-- Location: FF_X13_Y13_N31
\regFile|regFile[2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][19]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[2][0]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[2][19]~q\);

-- Location: LCCOMB_X13_Y13_N30
\regFile|Mux12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux12~3_combout\ = (\regFile|Mux12~2_combout\ & ((\regFile|regFile[3][19]~q\) # ((!\ctrl|Selector1~2_combout\)))) # (!\regFile|Mux12~2_combout\ & (((\regFile|regFile[2][19]~q\ & \ctrl|Selector1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[3][19]~q\,
	datab => \regFile|Mux12~2_combout\,
	datac => \regFile|regFile[2][19]~q\,
	datad => \ctrl|Selector1~2_combout\,
	combout => \regFile|Mux12~3_combout\);

-- Location: LCCOMB_X14_Y13_N18
\regFile|regFile[4][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[4][19]~feeder_combout\ = \regFile|regFile[3][19]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regFile|regFile[3][19]~13_combout\,
	combout => \regFile|regFile[4][19]~feeder_combout\);

-- Location: FF_X14_Y13_N19
\regFile|regFile[4][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[4][19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[4][0]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[4][19]~q\);

-- Location: LCCOMB_X16_Y13_N6
\regFile|regFile[6][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[6][19]~feeder_combout\ = \regFile|regFile[3][19]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regFile|regFile[3][19]~13_combout\,
	combout => \regFile|regFile[6][19]~feeder_combout\);

-- Location: FF_X16_Y13_N7
\regFile|regFile[6][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[6][19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[6][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[6][19]~q\);

-- Location: LCCOMB_X13_Y13_N6
\regFile|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux12~0_combout\ = (\ctrl|Selector1~2_combout\ & (((\ctrl|Selector2~7_combout\) # (\regFile|regFile[6][19]~q\)))) # (!\ctrl|Selector1~2_combout\ & (\regFile|regFile[4][19]~q\ & (!\ctrl|Selector2~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[4][19]~q\,
	datab => \ctrl|Selector1~2_combout\,
	datac => \ctrl|Selector2~7_combout\,
	datad => \regFile|regFile[6][19]~q\,
	combout => \regFile|Mux12~0_combout\);

-- Location: FF_X14_Y13_N1
\regFile|regFile[5][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][19]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[5][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[5][19]~q\);

-- Location: LCCOMB_X13_Y13_N28
\regFile|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux12~1_combout\ = (\regFile|Mux12~0_combout\ & (((\regFile|regFile[7][19]~q\) # (!\ctrl|Selector2~7_combout\)))) # (!\regFile|Mux12~0_combout\ & (\regFile|regFile[5][19]~q\ & ((\ctrl|Selector2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux12~0_combout\,
	datab => \regFile|regFile[5][19]~q\,
	datac => \regFile|regFile[7][19]~q\,
	datad => \ctrl|Selector2~7_combout\,
	combout => \regFile|Mux12~1_combout\);

-- Location: LCCOMB_X13_Y13_N14
\regFile|Mux12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux12~4_combout\ = (\ctrl|Selector0~6_combout\ & ((\regFile|Mux12~1_combout\))) # (!\ctrl|Selector0~6_combout\ & (\regFile|Mux12~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux12~3_combout\,
	datab => \regFile|Mux12~1_combout\,
	datad => \ctrl|Selector0~6_combout\,
	combout => \regFile|Mux12~4_combout\);

-- Location: LCCOMB_X14_Y15_N16
\ALU|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux11~0_combout\ = (\ALU|Mux7~4_combout\ & (\ALU|Mux7~3_combout\)) # (!\ALU|Mux7~4_combout\ & ((\ALU|Mux7~3_combout\ & ((\regFile|Mux11~4_combout\))) # (!\ALU|Mux7~3_combout\ & (\ALU|Mult0|auto_generated|op_1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~4_combout\,
	datab => \ALU|Mux7~3_combout\,
	datac => \ALU|Mult0|auto_generated|op_1~4_combout\,
	datad => \regFile|Mux11~4_combout\,
	combout => \ALU|Mux11~0_combout\);

-- Location: LCCOMB_X16_Y11_N30
\ALU|Div0|auto_generated|divider|divider|selnose[330]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose[330]~59_combout\ = (!\aluOp2[11]~24_combout\ & (!\aluOp2[12]~29_combout\ & \ALU|Div0|auto_generated|divider|divider|selnose[396]~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[11]~24_combout\,
	datab => \aluOp2[12]~29_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|selnose[396]~49_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|selnose[330]~59_combout\);

-- Location: LCCOMB_X18_Y11_N28
\ALU|Div0|auto_generated|divider|divider|StageOut[330]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[330]~55_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[330]~59_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[297]~45_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[330]~59_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[297]~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[330]~59_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[297]~45_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[330]~55_combout\);

-- Location: LCCOMB_X19_Y11_N0
\ALU|Div0|auto_generated|divider|divider|StageOut[329]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[329]~56_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[330]~59_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[296]~46_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[330]~59_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[296]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[330]~59_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[296]~46_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[329]~56_combout\);

-- Location: LCCOMB_X18_Y11_N30
\ALU|Div0|auto_generated|divider|divider|StageOut[328]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[328]~57_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[330]~59_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[295]~47_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[330]~59_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[295]~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[295]~47_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[330]~59_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[328]~57_combout\);

-- Location: LCCOMB_X18_Y11_N24
\ALU|Div0|auto_generated|divider|divider|StageOut[327]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[327]~58_combout\ = (\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[294]~48_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\ALU|Div0|auto_generated|divider|divider|selnose[330]~59_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[330]~59_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[294]~48_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[330]~59_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|StageOut[294]~48_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[327]~58_combout\);

-- Location: LCCOMB_X18_Y11_N26
\ALU|Div0|auto_generated|divider|divider|StageOut[326]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[326]~59_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[330]~59_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[293]~49_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[330]~59_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[293]~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[293]~49_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[330]~59_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[326]~59_combout\);

-- Location: LCCOMB_X16_Y11_N4
\ALU|Div0|auto_generated|divider|divider|StageOut[325]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[325]~60_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[330]~59_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[292]~50_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[330]~59_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[292]~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[330]~59_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[292]~50_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[325]~60_combout\);

-- Location: LCCOMB_X21_Y11_N12
\ALU|Div0|auto_generated|divider|divider|StageOut[324]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[324]~61_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[330]~59_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[291]~51_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[330]~59_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[291]~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[330]~59_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[291]~51_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[324]~61_combout\);

-- Location: LCCOMB_X21_Y11_N30
\ALU|Div0|auto_generated|divider|divider|StageOut[323]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[323]~62_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[330]~59_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[290]~52_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[330]~59_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[290]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[330]~59_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[290]~52_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[323]~62_combout\);

-- Location: LCCOMB_X22_Y10_N0
\ALU|Div0|auto_generated|divider|divider|StageOut[322]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[322]~63_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[330]~59_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[289]~53_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[330]~59_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[289]~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[289]~53_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[330]~59_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[322]~63_combout\);

-- Location: LCCOMB_X19_Y11_N2
\ALU|Div0|auto_generated|divider|divider|StageOut[321]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[321]~64_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[330]~59_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[288]~54_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[330]~59_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[288]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[288]~54_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|selnose[330]~59_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[321]~64_combout\);

-- Location: LCCOMB_X23_Y13_N24
\ALU|Div0|auto_generated|divider|divider|StageOut[320]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[320]~65_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[330]~59_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\regFile|Mux10~4_combout\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\))))) # (!\ALU|Div0|auto_generated|divider|divider|selnose[330]~59_combout\ & 
-- (\regFile|Mux10~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux10~4_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|selnose[330]~59_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[320]~65_combout\);

-- Location: LCCOMB_X19_Y11_N4
\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\ = (\regFile|Mux11~4_combout\ & ((GND) # (!\aluOp2[0]~14_combout\))) # (!\regFile|Mux11~4_combout\ & (\aluOp2[0]~14_combout\ $ (GND)))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\ = CARRY((\regFile|Mux11~4_combout\) # (!\aluOp2[0]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux11~4_combout\,
	datab => \aluOp2[0]~14_combout\,
	datad => VCC,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\);

-- Location: LCCOMB_X19_Y11_N6
\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[320]~65_combout\ & ((\aluOp2[1]~10_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\)) # 
-- (!\aluOp2[1]~10_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[320]~65_combout\ & ((\aluOp2[1]~10_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\) # (GND))) # (!\aluOp2[1]~10_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[320]~65_combout\ & (\aluOp2[1]~10_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[320]~65_combout\ & ((\aluOp2[1]~10_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[320]~65_combout\,
	datab => \aluOp2[1]~10_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\);

-- Location: LCCOMB_X19_Y11_N8
\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\ = ((\regFile|Mux61~4_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[321]~64_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ = CARRY((\regFile|Mux61~4_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[321]~64_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\)) # 
-- (!\regFile|Mux61~4_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[321]~64_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux61~4_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[321]~64_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\);

-- Location: LCCOMB_X19_Y11_N10
\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[322]~63_combout\ & ((\aluOp2[3]~187_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\)) # 
-- (!\aluOp2[3]~187_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[322]~63_combout\ & ((\aluOp2[3]~187_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\) # (GND))) # (!\aluOp2[3]~187_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[322]~63_combout\ & (\aluOp2[3]~187_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[322]~63_combout\ & ((\aluOp2[3]~187_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[322]~63_combout\,
	datab => \aluOp2[3]~187_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\);

-- Location: LCCOMB_X19_Y11_N12
\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\ = ((\aluOp2[4]~155_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[323]~62_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\ = CARRY((\aluOp2[4]~155_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[323]~62_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\)) # 
-- (!\aluOp2[4]~155_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[323]~62_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[4]~155_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[323]~62_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\);

-- Location: LCCOMB_X19_Y11_N14
\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[324]~61_combout\ & ((\aluOp2[5]~186_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\)) # 
-- (!\aluOp2[5]~186_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[324]~61_combout\ & ((\aluOp2[5]~186_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\) # (GND))) # (!\aluOp2[5]~186_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[324]~61_combout\ & (\aluOp2[5]~186_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[324]~61_combout\ & ((\aluOp2[5]~186_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[324]~61_combout\,
	datab => \aluOp2[5]~186_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\);

-- Location: LCCOMB_X19_Y11_N16
\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ = ((\aluOp2[6]~177_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[325]~60_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\ = CARRY((\aluOp2[6]~177_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[325]~60_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\)) # 
-- (!\aluOp2[6]~177_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[325]~60_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[6]~177_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[325]~60_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\);

-- Location: LCCOMB_X19_Y11_N18
\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[326]~59_combout\ & ((\aluOp2[7]~149_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\)) # 
-- (!\aluOp2[7]~149_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[326]~59_combout\ & ((\aluOp2[7]~149_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\) # (GND))) # (!\aluOp2[7]~149_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[326]~59_combout\ & (\aluOp2[7]~149_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[326]~59_combout\ & ((\aluOp2[7]~149_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[326]~59_combout\,
	datab => \aluOp2[7]~149_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\);

-- Location: LCCOMB_X19_Y11_N20
\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\ = ((\aluOp2[8]~143_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[327]~58_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\ = CARRY((\aluOp2[8]~143_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[327]~58_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\)) # 
-- (!\aluOp2[8]~143_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[327]~58_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[8]~143_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[327]~58_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\);

-- Location: LCCOMB_X19_Y11_N22
\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\ = (\aluOp2[9]~137_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[328]~57_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[328]~57_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\) # (GND))))) # (!\aluOp2[9]~137_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[328]~57_combout\ 
-- & (\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[328]~57_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\ = CARRY((\aluOp2[9]~137_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[328]~57_combout\))) # 
-- (!\aluOp2[9]~137_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[328]~57_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[9]~137_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[328]~57_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\);

-- Location: LCCOMB_X19_Y11_N24
\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\ = ((\aluOp2[10]~19_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[329]~56_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\ = CARRY((\aluOp2[10]~19_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[329]~56_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\)) # 
-- (!\aluOp2[10]~19_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[329]~56_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[10]~19_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[329]~56_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\);

-- Location: LCCOMB_X19_Y11_N26
\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[330]~55_combout\ & ((\aluOp2[11]~24_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\)) # 
-- (!\aluOp2[11]~24_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[330]~55_combout\ & ((\aluOp2[11]~24_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\) # (GND))) # (!\aluOp2[11]~24_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~23\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[330]~55_combout\ & (\aluOp2[11]~24_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[330]~55_combout\ & ((\aluOp2[11]~24_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[330]~55_combout\,
	datab => \aluOp2[11]~24_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~23\);

-- Location: LCCOMB_X19_Y11_N28
\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ = \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~23\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\);

-- Location: LCCOMB_X16_Y12_N24
\ALU|Div0|auto_generated|divider|divider|selnose[363]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose\(363) = ((\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\) # (\aluOp2[12]~29_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|selnose[396]~49_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[396]~49_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datad => \aluOp2[12]~29_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|selnose\(363));

-- Location: LCCOMB_X14_Y15_N22
\ALU|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux11~1_combout\ = (\ALU|Mux7~4_combout\ & ((\ALU|Mux11~0_combout\ & (\aluOp2[20]~94_combout\)) # (!\ALU|Mux11~0_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|selnose\(363)))))) # (!\ALU|Mux7~4_combout\ & (\ALU|Mux11~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~4_combout\,
	datab => \ALU|Mux11~0_combout\,
	datac => \aluOp2[20]~94_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|selnose\(363),
	combout => \ALU|Mux11~1_combout\);

-- Location: LCCOMB_X14_Y15_N10
\ALU|Mux11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux11~3_combout\ = (\ALU|Mux7~14_combout\ & (((\ALU|Mux7~3_combout\)))) # (!\ALU|Mux7~14_combout\ & ((\regFile|Mux11~4_combout\ & (!\ALU|Mux7~3_combout\ & \aluOp2[20]~94_combout\)) # (!\regFile|Mux11~4_combout\ & ((!\aluOp2[20]~94_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux11~4_combout\,
	datab => \ALU|Mux7~3_combout\,
	datac => \ALU|Mux7~14_combout\,
	datad => \aluOp2[20]~94_combout\,
	combout => \ALU|Mux11~3_combout\);

-- Location: LCCOMB_X14_Y15_N4
\ALU|aluOut~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|aluOut~18_combout\ = (\aluOp2[20]~94_combout\ & ((\ctrl|Selector0~6_combout\ & ((\regFile|Mux11~1_combout\))) # (!\ctrl|Selector0~6_combout\ & (\regFile|Mux11~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector0~6_combout\,
	datab => \regFile|Mux11~3_combout\,
	datac => \aluOp2[20]~94_combout\,
	datad => \regFile|Mux11~1_combout\,
	combout => \ALU|aluOut~18_combout\);

-- Location: LCCOMB_X14_Y15_N20
\ALU|Mux11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux11~2_combout\ = (\regFile|Mux11~4_combout\ & (\ctrl|WideOr6~4_combout\ $ (((!\ctrl|WideOr7~2_combout\ & \aluOp2[20]~94_combout\))))) # (!\regFile|Mux11~4_combout\ & ((\ctrl|WideOr6~4_combout\ & ((\aluOp2[20]~94_combout\))) # 
-- (!\ctrl|WideOr6~4_combout\ & (\ctrl|WideOr7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr7~2_combout\,
	datab => \ctrl|WideOr6~4_combout\,
	datac => \aluOp2[20]~94_combout\,
	datad => \regFile|Mux11~4_combout\,
	combout => \ALU|Mux11~2_combout\);

-- Location: LCCOMB_X14_Y15_N26
\ALU|Mux11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux11~4_combout\ = (\ALU|Mux11~3_combout\ & (((!\ALU|Mux7~14_combout\)) # (!\ALU|aluOut~18_combout\))) # (!\ALU|Mux11~3_combout\ & (((\ALU|Mux7~14_combout\ & \ALU|Mux11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux11~3_combout\,
	datab => \ALU|aluOut~18_combout\,
	datac => \ALU|Mux7~14_combout\,
	datad => \ALU|Mux11~2_combout\,
	combout => \ALU|Mux11~4_combout\);

-- Location: LCCOMB_X14_Y15_N28
\ALU|Mux11~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux11~5_combout\ = (\ALU|Mux7~5_combout\ & (((\ALU|Mux7~2_combout\)))) # (!\ALU|Mux7~5_combout\ & ((\ALU|Mux7~2_combout\ & (\regFile|Mux10~4_combout\)) # (!\ALU|Mux7~2_combout\ & ((\ALU|Mux11~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~5_combout\,
	datab => \regFile|Mux10~4_combout\,
	datac => \ALU|Mux11~4_combout\,
	datad => \ALU|Mux7~2_combout\,
	combout => \ALU|Mux11~5_combout\);

-- Location: LCCOMB_X14_Y15_N14
\ALU|Mux11~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux11~6_combout\ = (\ALU|Mux7~5_combout\ & ((\ALU|Mux11~5_combout\ & (\ALU|uFS|Add0~95_combout\)) # (!\ALU|Mux11~5_combout\ & ((\ALU|Mux11~1_combout\))))) # (!\ALU|Mux7~5_combout\ & (((\ALU|Mux11~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~5_combout\,
	datab => \ALU|uFS|Add0~95_combout\,
	datac => \ALU|Mux11~1_combout\,
	datad => \ALU|Mux11~5_combout\,
	combout => \ALU|Mux11~6_combout\);

-- Location: LCCOMB_X14_Y15_N24
\ALU|Mux11~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux11~7_combout\ = (\ALU|SH|out[31]~0_combout\ & (\regFile|Mux12~4_combout\)) # (!\ALU|SH|out[31]~0_combout\ & ((\ALU|Mux11~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux12~4_combout\,
	datab => \ALU|Mux11~6_combout\,
	datad => \ALU|SH|out[31]~0_combout\,
	combout => \ALU|Mux11~7_combout\);

-- Location: LCCOMB_X14_Y14_N4
\regFile|regFile[3][20]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][20]~12_combout\ = (\ctrl|ld~2_combout\ & ((\ram|ram_rtl_0|auto_generated|ram_block1a20\))) # (!\ctrl|ld~2_combout\ & (\ALU|Mux11~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|ld~2_combout\,
	datab => \ALU|Mux11~7_combout\,
	datad => \ram|ram_rtl_0|auto_generated|ram_block1a20\,
	combout => \regFile|regFile[3][20]~12_combout\);

-- Location: FF_X14_Y15_N25
\regFile|regFile[5][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][20]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[5][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[5][20]~q\);

-- Location: LCCOMB_X14_Y13_N30
\aluOp2[20]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[20]~92_combout\ = (\ctrl|raddr2[0]~1_combout\ & (((\ctrl|raddr2[1]~0_combout\)))) # (!\ctrl|raddr2[0]~1_combout\ & ((\ctrl|raddr2[1]~0_combout\ & ((\regFile|regFile[6][20]~q\))) # (!\ctrl|raddr2[1]~0_combout\ & (\regFile|regFile[4][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[4][20]~q\,
	datab => \regFile|regFile[6][20]~q\,
	datac => \ctrl|raddr2[0]~1_combout\,
	datad => \ctrl|raddr2[1]~0_combout\,
	combout => \aluOp2[20]~92_combout\);

-- Location: LCCOMB_X14_Y15_N30
\aluOp2[20]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[20]~93_combout\ = (\ctrl|raddr2[0]~1_combout\ & ((\aluOp2[20]~92_combout\ & ((\regFile|regFile[7][20]~q\))) # (!\aluOp2[20]~92_combout\ & (\regFile|regFile[5][20]~q\)))) # (!\ctrl|raddr2[0]~1_combout\ & (((\aluOp2[20]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|raddr2[0]~1_combout\,
	datab => \regFile|regFile[5][20]~q\,
	datac => \regFile|regFile[7][20]~q\,
	datad => \aluOp2[20]~92_combout\,
	combout => \aluOp2[20]~93_combout\);

-- Location: LCCOMB_X13_Y14_N26
\aluOp2[20]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[20]~90_combout\ = (\ctrl|raddr2[0]~1_combout\ & ((\regFile|regFile[1][20]~q\) # ((\ctrl|raddr2[1]~0_combout\)))) # (!\ctrl|raddr2[0]~1_combout\ & (((\regFile|regFile[0][20]~q\ & !\ctrl|raddr2[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[1][20]~q\,
	datab => \regFile|regFile[0][20]~q\,
	datac => \ctrl|raddr2[0]~1_combout\,
	datad => \ctrl|raddr2[1]~0_combout\,
	combout => \aluOp2[20]~90_combout\);

-- Location: LCCOMB_X14_Y15_N2
\aluOp2[20]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[20]~91_combout\ = (\ctrl|raddr2[1]~0_combout\ & ((\aluOp2[20]~90_combout\ & (\regFile|regFile[3][20]~q\)) # (!\aluOp2[20]~90_combout\ & ((\regFile|regFile[2][20]~q\))))) # (!\ctrl|raddr2[1]~0_combout\ & (((\aluOp2[20]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[3][20]~q\,
	datab => \regFile|regFile[2][20]~q\,
	datac => \ctrl|raddr2[1]~0_combout\,
	datad => \aluOp2[20]~90_combout\,
	combout => \aluOp2[20]~91_combout\);

-- Location: LCCOMB_X14_Y15_N12
\aluOp2[20]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[20]~94_combout\ = (\aluOp2[0]~9_combout\ & ((\aluOp2[20]~93_combout\) # ((\aluOp2[0]~5_combout\ & \aluOp2[20]~91_combout\)))) # (!\aluOp2[0]~9_combout\ & (\aluOp2[0]~5_combout\ & ((\aluOp2[20]~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[0]~9_combout\,
	datab => \aluOp2[0]~5_combout\,
	datac => \aluOp2[20]~93_combout\,
	datad => \aluOp2[20]~91_combout\,
	combout => \aluOp2[20]~94_combout\);

-- Location: FF_X17_Y9_N27
\regFile|regFile[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[3][15]~feeder_combout\,
	asdata => \ALU|Mult0|auto_generated|op_1~58_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sclr => \regFile|regFile[3][5]~52_combout\,
	sload => \ctrl|Decoder0~1_combout\,
	ena => \regFile|regFile[3][0]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[3][15]~q\);

-- Location: FF_X17_Y13_N15
\regFile|regFile[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][15]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[2][0]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[2][15]~q\);

-- Location: FF_X16_Y13_N17
\regFile|regFile[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][15]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[1][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[1][15]~q\);

-- Location: LCCOMB_X17_Y13_N20
\regFile|regFile[0][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[0][15]~feeder_combout\ = \regFile|regFile[3][15]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][15]~17_combout\,
	combout => \regFile|regFile[0][15]~feeder_combout\);

-- Location: FF_X17_Y13_N21
\regFile|regFile[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[0][15]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[0][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[0][15]~q\);

-- Location: LCCOMB_X17_Y13_N10
\aluOp2[15]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[15]~125_combout\ = (\ctrl|raddr2[0]~1_combout\ & ((\regFile|regFile[1][15]~q\) # ((\ctrl|raddr2[1]~0_combout\)))) # (!\ctrl|raddr2[0]~1_combout\ & (((\regFile|regFile[0][15]~q\ & !\ctrl|raddr2[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[1][15]~q\,
	datab => \regFile|regFile[0][15]~q\,
	datac => \ctrl|raddr2[0]~1_combout\,
	datad => \ctrl|raddr2[1]~0_combout\,
	combout => \aluOp2[15]~125_combout\);

-- Location: LCCOMB_X17_Y13_N12
\aluOp2[15]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[15]~126_combout\ = (\ctrl|raddr2[1]~0_combout\ & ((\aluOp2[15]~125_combout\ & (\regFile|regFile[3][15]~q\)) # (!\aluOp2[15]~125_combout\ & ((\regFile|regFile[2][15]~q\))))) # (!\ctrl|raddr2[1]~0_combout\ & (((\aluOp2[15]~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[3][15]~q\,
	datab => \regFile|regFile[2][15]~q\,
	datac => \ctrl|raddr2[1]~0_combout\,
	datad => \aluOp2[15]~125_combout\,
	combout => \aluOp2[15]~126_combout\);

-- Location: LCCOMB_X19_Y12_N2
\regFile|regFile[7][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[7][15]~feeder_combout\ = \regFile|regFile[3][15]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regFile|regFile[3][15]~17_combout\,
	combout => \regFile|regFile[7][15]~feeder_combout\);

-- Location: FF_X19_Y12_N3
\regFile|regFile[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[7][15]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[7][0]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[7][15]~q\);

-- Location: FF_X18_Y10_N1
\regFile|regFile[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][15]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[5][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[5][15]~q\);

-- Location: FF_X18_Y10_N19
\regFile|regFile[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][15]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[4][0]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[4][15]~q\);

-- Location: LCCOMB_X18_Y10_N18
\aluOp2[15]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[15]~127_combout\ = (\ctrl|raddr2[0]~1_combout\ & (((\ctrl|raddr2[1]~0_combout\)))) # (!\ctrl|raddr2[0]~1_combout\ & ((\ctrl|raddr2[1]~0_combout\ & (\regFile|regFile[6][15]~q\)) # (!\ctrl|raddr2[1]~0_combout\ & ((\regFile|regFile[4][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|raddr2[0]~1_combout\,
	datab => \regFile|regFile[6][15]~q\,
	datac => \regFile|regFile[4][15]~q\,
	datad => \ctrl|raddr2[1]~0_combout\,
	combout => \aluOp2[15]~127_combout\);

-- Location: LCCOMB_X18_Y10_N0
\aluOp2[15]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[15]~128_combout\ = (\ctrl|raddr2[0]~1_combout\ & ((\aluOp2[15]~127_combout\ & (\regFile|regFile[7][15]~q\)) # (!\aluOp2[15]~127_combout\ & ((\regFile|regFile[5][15]~q\))))) # (!\ctrl|raddr2[0]~1_combout\ & (((\aluOp2[15]~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|raddr2[0]~1_combout\,
	datab => \regFile|regFile[7][15]~q\,
	datac => \regFile|regFile[5][15]~q\,
	datad => \aluOp2[15]~127_combout\,
	combout => \aluOp2[15]~128_combout\);

-- Location: LCCOMB_X17_Y13_N18
\aluOp2[15]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[15]~129_combout\ = (\aluOp2[15]~126_combout\ & ((\aluOp2[0]~5_combout\) # ((\aluOp2[0]~9_combout\ & \aluOp2[15]~128_combout\)))) # (!\aluOp2[15]~126_combout\ & (\aluOp2[0]~9_combout\ & ((\aluOp2[15]~128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[15]~126_combout\,
	datab => \aluOp2[0]~9_combout\,
	datac => \aluOp2[0]~5_combout\,
	datad => \aluOp2[15]~128_combout\,
	combout => \aluOp2[15]~129_combout\);

-- Location: LCCOMB_X13_Y11_N6
\ALU|Div0|auto_generated|divider|divider|selnose[891]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ = (!\aluOp2[28]~53_combout\ & (!\aluOp2[31]~35_combout\ & (!\aluOp2[29]~47_combout\ & !\aluOp2[30]~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[28]~53_combout\,
	datab => \aluOp2[31]~35_combout\,
	datac => \aluOp2[29]~47_combout\,
	datad => \aluOp2[30]~41_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\);

-- Location: LCCOMB_X13_Y11_N2
\ALU|Div0|auto_generated|divider|divider|selnose[792]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\ = (!\aluOp2[26]~58_combout\ & (!\aluOp2[25]~69_combout\ & (!\aluOp2[27]~63_combout\ & \ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[26]~58_combout\,
	datab => \aluOp2[25]~69_combout\,
	datac => \aluOp2[27]~63_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\);

-- Location: LCCOMB_X13_Y11_N10
\ALU|Div0|auto_generated|divider|divider|selnose[693]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\ = (!\aluOp2[23]~84_combout\ & (!\aluOp2[24]~74_combout\ & (!\aluOp2[22]~79_combout\ & \ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[23]~84_combout\,
	datab => \aluOp2[24]~74_combout\,
	datac => \aluOp2[22]~79_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\);

-- Location: LCCOMB_X13_Y11_N28
\ALU|Div0|auto_generated|divider|divider|selnose[594]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\ = (!\aluOp2[19]~89_combout\ & (!\aluOp2[20]~94_combout\ & (!\aluOp2[21]~99_combout\ & \ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[19]~89_combout\,
	datab => \aluOp2[20]~94_combout\,
	datac => \aluOp2[21]~99_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\);

-- Location: LCCOMB_X13_Y11_N14
\ALU|Div0|auto_generated|divider|divider|selnose[495]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\ = (!\aluOp2[17]~104_combout\ & (!\aluOp2[16]~114_combout\ & (!\aluOp2[18]~109_combout\ & \ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[17]~104_combout\,
	datab => \aluOp2[16]~114_combout\,
	datac => \aluOp2[18]~109_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\);

-- Location: LCCOMB_X16_Y11_N28
\ALU|Div0|auto_generated|divider|divider|selnose[396]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose[396]~49_combout\ = (!\aluOp2[15]~129_combout\ & (!\aluOp2[14]~124_combout\ & (!\aluOp2[13]~119_combout\ & \ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[15]~129_combout\,
	datab => \aluOp2[14]~124_combout\,
	datac => \aluOp2[13]~119_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|selnose[396]~49_combout\);

-- Location: LCCOMB_X16_Y11_N18
\ALU|Div0|auto_generated|divider|divider|selnose[363]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose[363]~60_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[396]~49_combout\ & !\aluOp2[12]~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[396]~49_combout\,
	datad => \aluOp2[12]~29_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|selnose[363]~60_combout\);

-- Location: LCCOMB_X22_Y11_N0
\ALU|Div0|auto_generated|divider|divider|StageOut[363]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[363]~66_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[363]~60_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[330]~55_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[363]~60_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[330]~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[363]~60_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[330]~55_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[363]~66_combout\);

-- Location: LCCOMB_X19_Y11_N30
\ALU|Div0|auto_generated|divider|divider|StageOut[362]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[362]~67_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[363]~60_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[329]~56_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[363]~60_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[329]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[363]~60_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[329]~56_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[362]~67_combout\);

-- Location: LCCOMB_X23_Y13_N14
\ALU|Div0|auto_generated|divider|divider|StageOut[361]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[361]~68_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[363]~60_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[328]~57_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[363]~60_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[328]~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[363]~60_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[328]~57_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[361]~68_combout\);

-- Location: LCCOMB_X26_Y11_N20
\ALU|Div0|auto_generated|divider|divider|StageOut[360]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[360]~69_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[363]~60_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[327]~58_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[363]~60_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[327]~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[327]~58_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[363]~60_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[360]~69_combout\);

-- Location: LCCOMB_X26_Y11_N2
\ALU|Div0|auto_generated|divider|divider|StageOut[359]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[359]~70_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[363]~60_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[326]~59_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[363]~60_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[326]~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[363]~60_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[326]~59_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[359]~70_combout\);

-- Location: LCCOMB_X16_Y11_N8
\ALU|Div0|auto_generated|divider|divider|StageOut[358]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[358]~71_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[363]~60_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[325]~60_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[363]~60_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[325]~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[363]~60_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[325]~60_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[358]~71_combout\);

-- Location: LCCOMB_X21_Y11_N16
\ALU|Div0|auto_generated|divider|divider|StageOut[357]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[357]~72_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[363]~60_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[324]~61_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[363]~60_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[324]~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[324]~61_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[363]~60_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[357]~72_combout\);

-- Location: LCCOMB_X21_Y11_N6
\ALU|Div0|auto_generated|divider|divider|StageOut[356]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[356]~73_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[363]~60_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[323]~62_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[363]~60_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[323]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[363]~60_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[323]~62_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[356]~73_combout\);

-- Location: LCCOMB_X22_Y10_N10
\ALU|Div0|auto_generated|divider|divider|StageOut[355]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[355]~74_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[363]~60_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[322]~63_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[363]~60_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[322]~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[363]~60_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[322]~63_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[355]~74_combout\);

-- Location: LCCOMB_X19_Y12_N24
\ALU|Div0|auto_generated|divider|divider|StageOut[354]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[354]~75_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[363]~60_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[321]~64_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[363]~60_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[321]~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[363]~60_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[321]~64_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[354]~75_combout\);

-- Location: LCCOMB_X23_Y13_N20
\ALU|Div0|auto_generated|divider|divider|StageOut[353]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[353]~76_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[363]~60_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[320]~65_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[363]~60_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[320]~65_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[363]~60_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[320]~65_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[353]~76_combout\);

-- Location: LCCOMB_X23_Y13_N6
\ALU|Div0|auto_generated|divider|divider|StageOut[352]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[352]~77_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[363]~60_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\regFile|Mux11~4_combout\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\))))) # (!\ALU|Div0|auto_generated|divider|divider|selnose[363]~60_combout\ & 
-- (\regFile|Mux11~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux11~4_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|selnose[363]~60_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[352]~77_combout\);

-- Location: LCCOMB_X22_Y11_N4
\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\ = (\aluOp2[0]~14_combout\ & (\regFile|Mux12~4_combout\ $ (VCC))) # (!\aluOp2[0]~14_combout\ & ((\regFile|Mux12~4_combout\) # (GND)))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\ = CARRY((\regFile|Mux12~4_combout\) # (!\aluOp2[0]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[0]~14_combout\,
	datab => \regFile|Mux12~4_combout\,
	datad => VCC,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\);

-- Location: LCCOMB_X22_Y11_N6
\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\ = (\aluOp2[1]~10_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[352]~77_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[352]~77_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\) # (GND))))) # (!\aluOp2[1]~10_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[352]~77_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[352]~77_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\ = CARRY((\aluOp2[1]~10_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[352]~77_combout\))) # 
-- (!\aluOp2[1]~10_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[352]~77_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[1]~10_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[352]~77_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\);

-- Location: LCCOMB_X22_Y11_N8
\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[353]~76_combout\ $ (\regFile|Mux61~4_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[353]~76_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\) # (!\regFile|Mux61~4_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[353]~76_combout\ & (!\regFile|Mux61~4_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[353]~76_combout\,
	datab => \regFile|Mux61~4_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\);

-- Location: LCCOMB_X22_Y11_N10
\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[354]~75_combout\ & ((\aluOp2[3]~187_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\)) # 
-- (!\aluOp2[3]~187_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[354]~75_combout\ & ((\aluOp2[3]~187_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\) # (GND))) # (!\aluOp2[3]~187_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[354]~75_combout\ & (\aluOp2[3]~187_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[354]~75_combout\ & ((\aluOp2[3]~187_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[354]~75_combout\,
	datab => \aluOp2[3]~187_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\);

-- Location: LCCOMB_X22_Y11_N12
\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\ = ((\aluOp2[4]~155_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[355]~74_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\ = CARRY((\aluOp2[4]~155_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[355]~74_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\)) # 
-- (!\aluOp2[4]~155_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[355]~74_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[4]~155_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[355]~74_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\);

-- Location: LCCOMB_X22_Y11_N14
\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\ = (\aluOp2[5]~186_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[356]~73_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[356]~73_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\) # (GND))))) # (!\aluOp2[5]~186_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[356]~73_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[356]~73_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\ = CARRY((\aluOp2[5]~186_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[356]~73_combout\))) # 
-- (!\aluOp2[5]~186_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[356]~73_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[5]~186_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[356]~73_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\);

-- Location: LCCOMB_X22_Y11_N16
\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[357]~72_combout\ $ (\aluOp2[6]~177_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[357]~72_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\) # (!\aluOp2[6]~177_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[357]~72_combout\ & (!\aluOp2[6]~177_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[357]~72_combout\,
	datab => \aluOp2[6]~177_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\);

-- Location: LCCOMB_X22_Y11_N18
\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[358]~71_combout\ & ((\aluOp2[7]~149_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\)) # 
-- (!\aluOp2[7]~149_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[358]~71_combout\ & ((\aluOp2[7]~149_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\) # (GND))) # (!\aluOp2[7]~149_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[358]~71_combout\ & (\aluOp2[7]~149_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[358]~71_combout\ & ((\aluOp2[7]~149_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[358]~71_combout\,
	datab => \aluOp2[7]~149_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\);

-- Location: LCCOMB_X22_Y11_N20
\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\ = ((\aluOp2[8]~143_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[359]~70_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\ = CARRY((\aluOp2[8]~143_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[359]~70_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\)) # 
-- (!\aluOp2[8]~143_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[359]~70_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[8]~143_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[359]~70_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\);

-- Location: LCCOMB_X22_Y11_N22
\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\ = (\aluOp2[9]~137_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[360]~69_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[360]~69_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\) # (GND))))) # (!\aluOp2[9]~137_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[360]~69_combout\ 
-- & (\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[360]~69_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\ = CARRY((\aluOp2[9]~137_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[360]~69_combout\))) # 
-- (!\aluOp2[9]~137_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[360]~69_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[9]~137_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[360]~69_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\);

-- Location: LCCOMB_X22_Y11_N24
\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\ = ((\aluOp2[10]~19_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[361]~68_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\ = CARRY((\aluOp2[10]~19_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[361]~68_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\)) # 
-- (!\aluOp2[10]~19_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[361]~68_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[10]~19_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[361]~68_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\);

-- Location: LCCOMB_X22_Y11_N26
\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[362]~67_combout\ & ((\aluOp2[11]~24_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\)) # 
-- (!\aluOp2[11]~24_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[362]~67_combout\ & ((\aluOp2[11]~24_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\) # (GND))) # (!\aluOp2[11]~24_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[362]~67_combout\ & (\aluOp2[11]~24_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[362]~67_combout\ & ((\aluOp2[11]~24_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[362]~67_combout\,
	datab => \aluOp2[11]~24_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\);

-- Location: LCCOMB_X22_Y11_N28
\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\ = ((\aluOp2[12]~29_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[363]~66_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25\ = CARRY((\aluOp2[12]~29_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[363]~66_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\)) # 
-- (!\aluOp2[12]~29_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[363]~66_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[12]~29_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[363]~66_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25\);

-- Location: LCCOMB_X22_Y11_N30
\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ = !\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\);

-- Location: LCCOMB_X16_Y13_N12
\ALU|Div0|auto_generated|divider|divider|selnose[396]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose\(396) = (\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\) # (!\ALU|Div0|auto_generated|divider|divider|selnose[396]~49_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|selnose[396]~49_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|selnose\(396));

-- Location: LCCOMB_X16_Y13_N18
\ALU|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux12~0_combout\ = (\ALU|Mux7~4_combout\ & (((\ALU|Mux7~3_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|selnose\(396)))) # (!\ALU|Mux7~4_combout\ & (((\ALU|Mult0|auto_generated|op_1~2_combout\ & !\ALU|Mux7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose\(396),
	datab => \ALU|Mult0|auto_generated|op_1~2_combout\,
	datac => \ALU|Mux7~4_combout\,
	datad => \ALU|Mux7~3_combout\,
	combout => \ALU|Mux12~0_combout\);

-- Location: LCCOMB_X13_Y13_N12
\ALU|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux12~1_combout\ = (\ALU|Mux12~0_combout\ & (((\aluOp2[19]~89_combout\)) # (!\ALU|Mux7~3_combout\))) # (!\ALU|Mux12~0_combout\ & (\ALU|Mux7~3_combout\ & ((\regFile|Mux12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux12~0_combout\,
	datab => \ALU|Mux7~3_combout\,
	datac => \aluOp2[19]~89_combout\,
	datad => \regFile|Mux12~4_combout\,
	combout => \ALU|Mux12~1_combout\);

-- Location: LCCOMB_X13_Y13_N16
\ALU|aluOut~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|aluOut~17_combout\ = \aluOp2[19]~89_combout\ $ (((\ctrl|Selector0~6_combout\ & ((\regFile|Mux12~1_combout\))) # (!\ctrl|Selector0~6_combout\ & (\regFile|Mux12~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux12~3_combout\,
	datab => \ctrl|Selector0~6_combout\,
	datac => \aluOp2[19]~89_combout\,
	datad => \regFile|Mux12~1_combout\,
	combout => \ALU|aluOut~17_combout\);

-- Location: LCCOMB_X13_Y13_N10
\ALU|Mux12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux12~2_combout\ = (\regFile|Mux12~4_combout\ & (\ctrl|WideOr6~4_combout\ $ (((!\ctrl|WideOr7~2_combout\ & \aluOp2[19]~89_combout\))))) # (!\regFile|Mux12~4_combout\ & ((\ctrl|WideOr6~4_combout\ & ((\aluOp2[19]~89_combout\))) # 
-- (!\ctrl|WideOr6~4_combout\ & (\ctrl|WideOr7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr7~2_combout\,
	datab => \regFile|Mux12~4_combout\,
	datac => \aluOp2[19]~89_combout\,
	datad => \ctrl|WideOr6~4_combout\,
	combout => \ALU|Mux12~2_combout\);

-- Location: LCCOMB_X13_Y13_N26
\ALU|Mux12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux12~3_combout\ = (\ALU|Mux7~14_combout\ & (((\ALU|Mux7~3_combout\) # (\ALU|Mux12~2_combout\)))) # (!\ALU|Mux7~14_combout\ & (!\ALU|aluOut~17_combout\ & (!\ALU|Mux7~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~14_combout\,
	datab => \ALU|aluOut~17_combout\,
	datac => \ALU|Mux7~3_combout\,
	datad => \ALU|Mux12~2_combout\,
	combout => \ALU|Mux12~3_combout\);

-- Location: LCCOMB_X13_Y13_N24
\ALU|Mux12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux12~4_combout\ = (\ALU|Mux12~3_combout\ & (((!\regFile|Mux12~4_combout\) # (!\aluOp2[19]~89_combout\)) # (!\ALU|Mux7~3_combout\))) # (!\ALU|Mux12~3_combout\ & (\ALU|Mux7~3_combout\ & (!\aluOp2[19]~89_combout\ & !\regFile|Mux12~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux12~3_combout\,
	datab => \ALU|Mux7~3_combout\,
	datac => \aluOp2[19]~89_combout\,
	datad => \regFile|Mux12~4_combout\,
	combout => \ALU|Mux12~4_combout\);

-- Location: LCCOMB_X13_Y13_N22
\ALU|Mux12~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux12~5_combout\ = (\ALU|Mux7~5_combout\ & ((\ALU|Mux12~1_combout\) # ((\ALU|Mux7~2_combout\)))) # (!\ALU|Mux7~5_combout\ & (((!\ALU|Mux7~2_combout\ & \ALU|Mux12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux12~1_combout\,
	datab => \ALU|Mux7~5_combout\,
	datac => \ALU|Mux7~2_combout\,
	datad => \ALU|Mux12~4_combout\,
	combout => \ALU|Mux12~5_combout\);

-- Location: LCCOMB_X17_Y16_N24
\ALU|Mux12~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux12~6_combout\ = (\ALU|Mux7~2_combout\ & ((\ALU|Mux12~5_combout\ & ((\ALU|uFS|Add0~93_combout\))) # (!\ALU|Mux12~5_combout\ & (\regFile|Mux11~4_combout\)))) # (!\ALU|Mux7~2_combout\ & (\ALU|Mux12~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~2_combout\,
	datab => \ALU|Mux12~5_combout\,
	datac => \regFile|Mux11~4_combout\,
	datad => \ALU|uFS|Add0~93_combout\,
	combout => \ALU|Mux12~6_combout\);

-- Location: LCCOMB_X17_Y16_N6
\ALU|Mux12~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux12~7_combout\ = (\ALU|SH|out[31]~0_combout\ & (\regFile|Mux13~4_combout\)) # (!\ALU|SH|out[31]~0_combout\ & ((\ALU|Mux12~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|SH|out[31]~0_combout\,
	datac => \regFile|Mux13~4_combout\,
	datad => \ALU|Mux12~6_combout\,
	combout => \ALU|Mux12~7_combout\);

-- Location: LCCOMB_X16_Y14_N30
\regFile|regFile[3][19]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][19]~13_combout\ = (\ctrl|ld~2_combout\ & ((\ram|ram_rtl_0|auto_generated|ram_block1a19~portadataout\))) # (!\ctrl|ld~2_combout\ & (\ALU|Mux12~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux12~7_combout\,
	datab => \ctrl|ld~2_combout\,
	datad => \ram|ram_rtl_0|auto_generated|ram_block1a19~portadataout\,
	combout => \regFile|regFile[3][19]~13_combout\);

-- Location: LCCOMB_X12_Y15_N30
\regFile|regFile[7][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[7][19]~feeder_combout\ = \regFile|regFile[3][19]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regFile|regFile[3][19]~13_combout\,
	combout => \regFile|regFile[7][19]~feeder_combout\);

-- Location: FF_X12_Y15_N31
\regFile|regFile[7][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[7][19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[7][0]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[7][19]~q\);

-- Location: LCCOMB_X14_Y13_N16
\aluOp2[19]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[19]~87_combout\ = (\ctrl|raddr2[0]~1_combout\ & (((\ctrl|raddr2[1]~0_combout\)))) # (!\ctrl|raddr2[0]~1_combout\ & ((\ctrl|raddr2[1]~0_combout\ & ((\regFile|regFile[6][19]~q\))) # (!\ctrl|raddr2[1]~0_combout\ & (\regFile|regFile[4][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|raddr2[0]~1_combout\,
	datab => \regFile|regFile[4][19]~q\,
	datac => \regFile|regFile[6][19]~q\,
	datad => \ctrl|raddr2[1]~0_combout\,
	combout => \aluOp2[19]~87_combout\);

-- Location: LCCOMB_X14_Y13_N0
\aluOp2[19]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[19]~88_combout\ = (\ctrl|raddr2[0]~1_combout\ & ((\aluOp2[19]~87_combout\ & (\regFile|regFile[7][19]~q\)) # (!\aluOp2[19]~87_combout\ & ((\regFile|regFile[5][19]~q\))))) # (!\ctrl|raddr2[0]~1_combout\ & (((\aluOp2[19]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|raddr2[0]~1_combout\,
	datab => \regFile|regFile[7][19]~q\,
	datac => \regFile|regFile[5][19]~q\,
	datad => \aluOp2[19]~87_combout\,
	combout => \aluOp2[19]~88_combout\);

-- Location: LCCOMB_X13_Y13_N18
\aluOp2[19]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[19]~85_combout\ = (\ctrl|raddr2[1]~0_combout\ & (((\ctrl|raddr2[0]~1_combout\)))) # (!\ctrl|raddr2[1]~0_combout\ & ((\ctrl|raddr2[0]~1_combout\ & (\regFile|regFile[1][19]~q\)) # (!\ctrl|raddr2[0]~1_combout\ & ((\regFile|regFile[0][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[1][19]~q\,
	datab => \regFile|regFile[0][19]~q\,
	datac => \ctrl|raddr2[1]~0_combout\,
	datad => \ctrl|raddr2[0]~1_combout\,
	combout => \aluOp2[19]~85_combout\);

-- Location: LCCOMB_X13_Y13_N8
\aluOp2[19]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[19]~86_combout\ = (\ctrl|raddr2[1]~0_combout\ & ((\aluOp2[19]~85_combout\ & ((\regFile|regFile[3][19]~q\))) # (!\aluOp2[19]~85_combout\ & (\regFile|regFile[2][19]~q\)))) # (!\ctrl|raddr2[1]~0_combout\ & (((\aluOp2[19]~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[2][19]~q\,
	datab => \regFile|regFile[3][19]~q\,
	datac => \ctrl|raddr2[1]~0_combout\,
	datad => \aluOp2[19]~85_combout\,
	combout => \aluOp2[19]~86_combout\);

-- Location: LCCOMB_X14_Y13_N2
\aluOp2[19]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[19]~89_combout\ = (\aluOp2[0]~5_combout\ & ((\aluOp2[19]~86_combout\) # ((\aluOp2[19]~88_combout\ & \aluOp2[0]~9_combout\)))) # (!\aluOp2[0]~5_combout\ & (\aluOp2[19]~88_combout\ & (\aluOp2[0]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[0]~5_combout\,
	datab => \aluOp2[19]~88_combout\,
	datac => \aluOp2[0]~9_combout\,
	datad => \aluOp2[19]~86_combout\,
	combout => \aluOp2[19]~89_combout\);

-- Location: FF_X16_Y6_N15
\regFile|regFile[3][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[3][16]~feeder_combout\,
	asdata => \ALU|Mult0|auto_generated|op_1~60_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sclr => \regFile|regFile[3][5]~52_combout\,
	sload => \ctrl|Decoder0~1_combout\,
	ena => \regFile|regFile[3][0]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[3][16]~q\);

-- Location: LCCOMB_X17_Y13_N4
\regFile|regFile[2][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[2][16]~feeder_combout\ = \regFile|regFile[3][16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regFile|regFile[3][16]~16_combout\,
	combout => \regFile|regFile[2][16]~feeder_combout\);

-- Location: FF_X17_Y13_N5
\regFile|regFile[2][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[2][16]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[2][0]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[2][16]~q\);

-- Location: FF_X17_Y13_N23
\regFile|regFile[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][16]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[0][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[0][16]~q\);

-- Location: FF_X16_Y13_N21
\regFile|regFile[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][16]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[1][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[1][16]~q\);

-- Location: LCCOMB_X17_Y13_N0
\aluOp2[16]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[16]~110_combout\ = (\ctrl|raddr2[0]~1_combout\ & (((\regFile|regFile[1][16]~q\) # (\ctrl|raddr2[1]~0_combout\)))) # (!\ctrl|raddr2[0]~1_combout\ & (\regFile|regFile[0][16]~q\ & ((!\ctrl|raddr2[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[0][16]~q\,
	datab => \regFile|regFile[1][16]~q\,
	datac => \ctrl|raddr2[0]~1_combout\,
	datad => \ctrl|raddr2[1]~0_combout\,
	combout => \aluOp2[16]~110_combout\);

-- Location: LCCOMB_X17_Y13_N6
\aluOp2[16]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[16]~111_combout\ = (\ctrl|raddr2[1]~0_combout\ & ((\aluOp2[16]~110_combout\ & (\regFile|regFile[3][16]~q\)) # (!\aluOp2[16]~110_combout\ & ((\regFile|regFile[2][16]~q\))))) # (!\ctrl|raddr2[1]~0_combout\ & (((\aluOp2[16]~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[3][16]~q\,
	datab => \regFile|regFile[2][16]~q\,
	datac => \ctrl|raddr2[1]~0_combout\,
	datad => \aluOp2[16]~110_combout\,
	combout => \aluOp2[16]~111_combout\);

-- Location: LCCOMB_X17_Y13_N28
\aluOp2[16]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[16]~114_combout\ = (\aluOp2[0]~9_combout\ & ((\aluOp2[16]~113_combout\) # ((\aluOp2[0]~5_combout\ & \aluOp2[16]~111_combout\)))) # (!\aluOp2[0]~9_combout\ & (\aluOp2[0]~5_combout\ & ((\aluOp2[16]~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[0]~9_combout\,
	datab => \aluOp2[0]~5_combout\,
	datac => \aluOp2[16]~113_combout\,
	datad => \aluOp2[16]~111_combout\,
	combout => \aluOp2[16]~114_combout\);

-- Location: LCCOMB_X22_Y13_N20
\ALU|uFS|Add0~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~131_combout\ = \ctrl|WideOr6~3_combout\ $ (\aluOp2[16]~114_combout\ $ (((\ctrl|Selector7~4_combout\ & !\ctrl|WideOr6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector7~4_combout\,
	datab => \ctrl|WideOr6~3_combout\,
	datac => \aluOp2[16]~114_combout\,
	datad => \ctrl|WideOr6~2_combout\,
	combout => \ALU|uFS|Add0~131_combout\);

-- Location: LCCOMB_X25_Y12_N4
\ALU|uFS|Add0~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~132_combout\ = \ctrl|WideOr6~3_combout\ $ (\aluOp2[15]~129_combout\ $ (((!\ctrl|WideOr6~2_combout\ & \ctrl|Selector7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr6~3_combout\,
	datab => \ctrl|WideOr6~2_combout\,
	datac => \aluOp2[15]~129_combout\,
	datad => \ctrl|Selector7~4_combout\,
	combout => \ALU|uFS|Add0~132_combout\);

-- Location: LCCOMB_X22_Y13_N26
\ALU|uFS|Add0~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~133_combout\ = \aluOp2[14]~124_combout\ $ (\ctrl|WideOr6~3_combout\ $ (((\ctrl|Selector7~4_combout\ & !\ctrl|WideOr6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[14]~124_combout\,
	datab => \ctrl|WideOr6~3_combout\,
	datac => \ctrl|Selector7~4_combout\,
	datad => \ctrl|WideOr6~2_combout\,
	combout => \ALU|uFS|Add0~133_combout\);

-- Location: LCCOMB_X18_Y14_N18
\ALU|uFS|Add0~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~134_combout\ = \aluOp2[13]~119_combout\ $ (\ctrl|WideOr6~3_combout\ $ (((\ctrl|Selector7~4_combout\ & !\ctrl|WideOr6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector7~4_combout\,
	datab => \aluOp2[13]~119_combout\,
	datac => \ctrl|WideOr6~3_combout\,
	datad => \ctrl|WideOr6~2_combout\,
	combout => \ALU|uFS|Add0~134_combout\);

-- Location: LCCOMB_X22_Y13_N0
\ALU|uFS|Add0~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~136_combout\ = \aluOp2[11]~24_combout\ $ (\ctrl|WideOr6~3_combout\ $ (((\ctrl|Selector7~4_combout\ & !\ctrl|WideOr6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[11]~24_combout\,
	datab => \ctrl|WideOr6~3_combout\,
	datac => \ctrl|Selector7~4_combout\,
	datad => \ctrl|WideOr6~2_combout\,
	combout => \ALU|uFS|Add0~136_combout\);

-- Location: LCCOMB_X18_Y13_N2
\ALU|uFS|Add0~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~138_combout\ = \ctrl|WideOr6~3_combout\ $ (\aluOp2[9]~137_combout\ $ (((!\ctrl|WideOr6~2_combout\ & \ctrl|Selector7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr6~3_combout\,
	datab => \aluOp2[9]~137_combout\,
	datac => \ctrl|WideOr6~2_combout\,
	datad => \ctrl|Selector7~4_combout\,
	combout => \ALU|uFS|Add0~138_combout\);

-- Location: LCCOMB_X18_Y14_N6
\ALU|uFS|Add0~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~139_combout\ = \aluOp2[8]~143_combout\ $ (\ctrl|WideOr6~3_combout\ $ (((\ctrl|Selector7~4_combout\ & !\ctrl|WideOr6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[8]~143_combout\,
	datab => \ctrl|WideOr6~3_combout\,
	datac => \ctrl|Selector7~4_combout\,
	datad => \ctrl|WideOr6~2_combout\,
	combout => \ALU|uFS|Add0~139_combout\);

-- Location: LCCOMB_X25_Y12_N6
\ALU|uFS|Add0~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~120_combout\ = \ctrl|WideOr6~3_combout\ $ (\aluOp2[7]~149_combout\ $ (((!\ctrl|WideOr6~2_combout\ & \ctrl|Selector7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr6~3_combout\,
	datab => \ctrl|WideOr6~2_combout\,
	datac => \aluOp2[7]~149_combout\,
	datad => \ctrl|Selector7~4_combout\,
	combout => \ALU|uFS|Add0~120_combout\);

-- Location: LCCOMB_X13_Y7_N0
\ALU|uFS|Add0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~58_combout\ = \ctrl|WideOr6~4_combout\ $ (((\aluOp2[5]~182_combout\) # ((\aluOp2[3]~189_combout\ & \aluOp2[5]~185_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[5]~182_combout\,
	datab => \ctrl|WideOr6~4_combout\,
	datac => \aluOp2[3]~189_combout\,
	datad => \aluOp2[5]~185_combout\,
	combout => \ALU|uFS|Add0~58_combout\);

-- Location: LCCOMB_X18_Y17_N4
\ALU|uFS|Add0~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~55_combout\ = \ctrl|WideOr6~4_combout\ $ (((\aluOp2[4]~154_combout\) # ((\aluOp2[4]~136_combout\ & \instRom|rom~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[4]~136_combout\,
	datab => \instRom|rom~50_combout\,
	datac => \aluOp2[4]~154_combout\,
	datad => \ctrl|WideOr6~4_combout\,
	combout => \ALU|uFS|Add0~55_combout\);

-- Location: LCCOMB_X14_Y7_N2
\ALU|uFS|Add0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~52_combout\ = \ctrl|WideOr6~4_combout\ $ (((\aluOp2[3]~160_combout\) # ((\aluOp2[3]~189_combout\ & \aluOp2[3]~171_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[3]~189_combout\,
	datab => \aluOp2[3]~160_combout\,
	datac => \aluOp2[3]~171_combout\,
	datad => \ctrl|WideOr6~4_combout\,
	combout => \ALU|uFS|Add0~52_combout\);

-- Location: LCCOMB_X10_Y9_N20
\ALU|uFS|Add0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~47_combout\ = \ctrl|WideOr6~4_combout\ $ (((\aluOp2[1]~8_combout\) # ((\regFile|Mux62~3_combout\ & \aluOp2[0]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[1]~8_combout\,
	datab => \ctrl|WideOr6~4_combout\,
	datac => \regFile|Mux62~3_combout\,
	datad => \aluOp2[0]~9_combout\,
	combout => \ALU|uFS|Add0~47_combout\);

-- Location: LCCOMB_X10_Y9_N14
\ALU|uFS|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~42_combout\ = \ctrl|WideOr6~4_combout\ $ (((\aluOp2[0]~13_combout\) # ((\regFile|Mux63~3_combout\ & \aluOp2[0]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux63~3_combout\,
	datab => \ctrl|WideOr6~4_combout\,
	datac => \aluOp2[0]~13_combout\,
	datad => \aluOp2[0]~9_combout\,
	combout => \ALU|uFS|Add0~42_combout\);

-- Location: LCCOMB_X18_Y17_N16
\ALU|uFS|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~44_cout\ = CARRY(\ctrl|WideOr7~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr7~2_combout\,
	datad => VCC,
	cout => \ALU|uFS|Add0~44_cout\);

-- Location: LCCOMB_X18_Y17_N18
\ALU|uFS|Add0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~45_combout\ = (\ALU|uFS|Add0~42_combout\ & ((\regFile|Mux31~4_combout\ & (\ALU|uFS|Add0~44_cout\ & VCC)) # (!\regFile|Mux31~4_combout\ & (!\ALU|uFS|Add0~44_cout\)))) # (!\ALU|uFS|Add0~42_combout\ & ((\regFile|Mux31~4_combout\ & 
-- (!\ALU|uFS|Add0~44_cout\)) # (!\regFile|Mux31~4_combout\ & ((\ALU|uFS|Add0~44_cout\) # (GND)))))
-- \ALU|uFS|Add0~46\ = CARRY((\ALU|uFS|Add0~42_combout\ & (!\regFile|Mux31~4_combout\ & !\ALU|uFS|Add0~44_cout\)) # (!\ALU|uFS|Add0~42_combout\ & ((!\ALU|uFS|Add0~44_cout\) # (!\regFile|Mux31~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|uFS|Add0~42_combout\,
	datab => \regFile|Mux31~4_combout\,
	datad => VCC,
	cin => \ALU|uFS|Add0~44_cout\,
	combout => \ALU|uFS|Add0~45_combout\,
	cout => \ALU|uFS|Add0~46\);

-- Location: LCCOMB_X18_Y17_N20
\ALU|uFS|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~48_combout\ = ((\ALU|uFS|Add0~47_combout\ $ (\regFile|Mux30~4_combout\ $ (!\ALU|uFS|Add0~46\)))) # (GND)
-- \ALU|uFS|Add0~49\ = CARRY((\ALU|uFS|Add0~47_combout\ & ((\regFile|Mux30~4_combout\) # (!\ALU|uFS|Add0~46\))) # (!\ALU|uFS|Add0~47_combout\ & (\regFile|Mux30~4_combout\ & !\ALU|uFS|Add0~46\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|uFS|Add0~47_combout\,
	datab => \regFile|Mux30~4_combout\,
	datad => VCC,
	cin => \ALU|uFS|Add0~46\,
	combout => \ALU|uFS|Add0~48_combout\,
	cout => \ALU|uFS|Add0~49\);

-- Location: LCCOMB_X18_Y17_N22
\ALU|uFS|Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~50_combout\ = (\ALU|uFS|Add0~119_combout\ & ((\regFile|Mux29~4_combout\ & (\ALU|uFS|Add0~49\ & VCC)) # (!\regFile|Mux29~4_combout\ & (!\ALU|uFS|Add0~49\)))) # (!\ALU|uFS|Add0~119_combout\ & ((\regFile|Mux29~4_combout\ & (!\ALU|uFS|Add0~49\)) 
-- # (!\regFile|Mux29~4_combout\ & ((\ALU|uFS|Add0~49\) # (GND)))))
-- \ALU|uFS|Add0~51\ = CARRY((\ALU|uFS|Add0~119_combout\ & (!\regFile|Mux29~4_combout\ & !\ALU|uFS|Add0~49\)) # (!\ALU|uFS|Add0~119_combout\ & ((!\ALU|uFS|Add0~49\) # (!\regFile|Mux29~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|uFS|Add0~119_combout\,
	datab => \regFile|Mux29~4_combout\,
	datad => VCC,
	cin => \ALU|uFS|Add0~49\,
	combout => \ALU|uFS|Add0~50_combout\,
	cout => \ALU|uFS|Add0~51\);

-- Location: LCCOMB_X18_Y17_N24
\ALU|uFS|Add0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~53_combout\ = ((\ALU|uFS|Add0~52_combout\ $ (\regFile|Mux28~4_combout\ $ (!\ALU|uFS|Add0~51\)))) # (GND)
-- \ALU|uFS|Add0~54\ = CARRY((\ALU|uFS|Add0~52_combout\ & ((\regFile|Mux28~4_combout\) # (!\ALU|uFS|Add0~51\))) # (!\ALU|uFS|Add0~52_combout\ & (\regFile|Mux28~4_combout\ & !\ALU|uFS|Add0~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|uFS|Add0~52_combout\,
	datab => \regFile|Mux28~4_combout\,
	datad => VCC,
	cin => \ALU|uFS|Add0~51\,
	combout => \ALU|uFS|Add0~53_combout\,
	cout => \ALU|uFS|Add0~54\);

-- Location: LCCOMB_X18_Y17_N26
\ALU|uFS|Add0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~56_combout\ = (\regFile|Mux27~4_combout\ & ((\ALU|uFS|Add0~55_combout\ & (\ALU|uFS|Add0~54\ & VCC)) # (!\ALU|uFS|Add0~55_combout\ & (!\ALU|uFS|Add0~54\)))) # (!\regFile|Mux27~4_combout\ & ((\ALU|uFS|Add0~55_combout\ & (!\ALU|uFS|Add0~54\)) # 
-- (!\ALU|uFS|Add0~55_combout\ & ((\ALU|uFS|Add0~54\) # (GND)))))
-- \ALU|uFS|Add0~57\ = CARRY((\regFile|Mux27~4_combout\ & (!\ALU|uFS|Add0~55_combout\ & !\ALU|uFS|Add0~54\)) # (!\regFile|Mux27~4_combout\ & ((!\ALU|uFS|Add0~54\) # (!\ALU|uFS|Add0~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux27~4_combout\,
	datab => \ALU|uFS|Add0~55_combout\,
	datad => VCC,
	cin => \ALU|uFS|Add0~54\,
	combout => \ALU|uFS|Add0~56_combout\,
	cout => \ALU|uFS|Add0~57\);

-- Location: LCCOMB_X18_Y17_N28
\ALU|uFS|Add0~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~59_combout\ = ((\regFile|Mux26~4_combout\ $ (\ALU|uFS|Add0~58_combout\ $ (!\ALU|uFS|Add0~57\)))) # (GND)
-- \ALU|uFS|Add0~60\ = CARRY((\regFile|Mux26~4_combout\ & ((\ALU|uFS|Add0~58_combout\) # (!\ALU|uFS|Add0~57\))) # (!\regFile|Mux26~4_combout\ & (\ALU|uFS|Add0~58_combout\ & !\ALU|uFS|Add0~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux26~4_combout\,
	datab => \ALU|uFS|Add0~58_combout\,
	datad => VCC,
	cin => \ALU|uFS|Add0~57\,
	combout => \ALU|uFS|Add0~59_combout\,
	cout => \ALU|uFS|Add0~60\);

-- Location: LCCOMB_X18_Y17_N30
\ALU|uFS|Add0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~62_combout\ = (\ALU|uFS|Add0~61_combout\ & ((\regFile|Mux25~4_combout\ & (\ALU|uFS|Add0~60\ & VCC)) # (!\regFile|Mux25~4_combout\ & (!\ALU|uFS|Add0~60\)))) # (!\ALU|uFS|Add0~61_combout\ & ((\regFile|Mux25~4_combout\ & (!\ALU|uFS|Add0~60\)) # 
-- (!\regFile|Mux25~4_combout\ & ((\ALU|uFS|Add0~60\) # (GND)))))
-- \ALU|uFS|Add0~63\ = CARRY((\ALU|uFS|Add0~61_combout\ & (!\regFile|Mux25~4_combout\ & !\ALU|uFS|Add0~60\)) # (!\ALU|uFS|Add0~61_combout\ & ((!\ALU|uFS|Add0~60\) # (!\regFile|Mux25~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|uFS|Add0~61_combout\,
	datab => \regFile|Mux25~4_combout\,
	datad => VCC,
	cin => \ALU|uFS|Add0~60\,
	combout => \ALU|uFS|Add0~62_combout\,
	cout => \ALU|uFS|Add0~63\);

-- Location: LCCOMB_X18_Y16_N0
\ALU|uFS|Add0~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~64_combout\ = ((\ALU|uFS|Add0~120_combout\ $ (\regFile|Mux24~4_combout\ $ (!\ALU|uFS|Add0~63\)))) # (GND)
-- \ALU|uFS|Add0~65\ = CARRY((\ALU|uFS|Add0~120_combout\ & ((\regFile|Mux24~4_combout\) # (!\ALU|uFS|Add0~63\))) # (!\ALU|uFS|Add0~120_combout\ & (\regFile|Mux24~4_combout\ & !\ALU|uFS|Add0~63\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|uFS|Add0~120_combout\,
	datab => \regFile|Mux24~4_combout\,
	datad => VCC,
	cin => \ALU|uFS|Add0~63\,
	combout => \ALU|uFS|Add0~64_combout\,
	cout => \ALU|uFS|Add0~65\);

-- Location: LCCOMB_X18_Y16_N2
\ALU|uFS|Add0~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~71_combout\ = (\regFile|Mux23~4_combout\ & ((\ALU|uFS|Add0~139_combout\ & (\ALU|uFS|Add0~65\ & VCC)) # (!\ALU|uFS|Add0~139_combout\ & (!\ALU|uFS|Add0~65\)))) # (!\regFile|Mux23~4_combout\ & ((\ALU|uFS|Add0~139_combout\ & 
-- (!\ALU|uFS|Add0~65\)) # (!\ALU|uFS|Add0~139_combout\ & ((\ALU|uFS|Add0~65\) # (GND)))))
-- \ALU|uFS|Add0~72\ = CARRY((\regFile|Mux23~4_combout\ & (!\ALU|uFS|Add0~139_combout\ & !\ALU|uFS|Add0~65\)) # (!\regFile|Mux23~4_combout\ & ((!\ALU|uFS|Add0~65\) # (!\ALU|uFS|Add0~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux23~4_combout\,
	datab => \ALU|uFS|Add0~139_combout\,
	datad => VCC,
	cin => \ALU|uFS|Add0~65\,
	combout => \ALU|uFS|Add0~71_combout\,
	cout => \ALU|uFS|Add0~72\);

-- Location: LCCOMB_X18_Y16_N4
\ALU|uFS|Add0~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~73_combout\ = ((\ALU|uFS|Add0~138_combout\ $ (\regFile|Mux22~4_combout\ $ (!\ALU|uFS|Add0~72\)))) # (GND)
-- \ALU|uFS|Add0~74\ = CARRY((\ALU|uFS|Add0~138_combout\ & ((\regFile|Mux22~4_combout\) # (!\ALU|uFS|Add0~72\))) # (!\ALU|uFS|Add0~138_combout\ & (\regFile|Mux22~4_combout\ & !\ALU|uFS|Add0~72\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|uFS|Add0~138_combout\,
	datab => \regFile|Mux22~4_combout\,
	datad => VCC,
	cin => \ALU|uFS|Add0~72\,
	combout => \ALU|uFS|Add0~73_combout\,
	cout => \ALU|uFS|Add0~74\);

-- Location: LCCOMB_X18_Y16_N6
\ALU|uFS|Add0~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~75_combout\ = (\ALU|uFS|Add0~137_combout\ & ((\regFile|Mux21~4_combout\ & (\ALU|uFS|Add0~74\ & VCC)) # (!\regFile|Mux21~4_combout\ & (!\ALU|uFS|Add0~74\)))) # (!\ALU|uFS|Add0~137_combout\ & ((\regFile|Mux21~4_combout\ & (!\ALU|uFS|Add0~74\)) 
-- # (!\regFile|Mux21~4_combout\ & ((\ALU|uFS|Add0~74\) # (GND)))))
-- \ALU|uFS|Add0~76\ = CARRY((\ALU|uFS|Add0~137_combout\ & (!\regFile|Mux21~4_combout\ & !\ALU|uFS|Add0~74\)) # (!\ALU|uFS|Add0~137_combout\ & ((!\ALU|uFS|Add0~74\) # (!\regFile|Mux21~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|uFS|Add0~137_combout\,
	datab => \regFile|Mux21~4_combout\,
	datad => VCC,
	cin => \ALU|uFS|Add0~74\,
	combout => \ALU|uFS|Add0~75_combout\,
	cout => \ALU|uFS|Add0~76\);

-- Location: LCCOMB_X18_Y16_N8
\ALU|uFS|Add0~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~77_combout\ = ((\regFile|Mux20~4_combout\ $ (\ALU|uFS|Add0~136_combout\ $ (!\ALU|uFS|Add0~76\)))) # (GND)
-- \ALU|uFS|Add0~78\ = CARRY((\regFile|Mux20~4_combout\ & ((\ALU|uFS|Add0~136_combout\) # (!\ALU|uFS|Add0~76\))) # (!\regFile|Mux20~4_combout\ & (\ALU|uFS|Add0~136_combout\ & !\ALU|uFS|Add0~76\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux20~4_combout\,
	datab => \ALU|uFS|Add0~136_combout\,
	datad => VCC,
	cin => \ALU|uFS|Add0~76\,
	combout => \ALU|uFS|Add0~77_combout\,
	cout => \ALU|uFS|Add0~78\);

-- Location: LCCOMB_X18_Y16_N10
\ALU|uFS|Add0~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~79_combout\ = (\regFile|Mux19~4_combout\ & ((\ALU|uFS|Add0~135_combout\ & (\ALU|uFS|Add0~78\ & VCC)) # (!\ALU|uFS|Add0~135_combout\ & (!\ALU|uFS|Add0~78\)))) # (!\regFile|Mux19~4_combout\ & ((\ALU|uFS|Add0~135_combout\ & 
-- (!\ALU|uFS|Add0~78\)) # (!\ALU|uFS|Add0~135_combout\ & ((\ALU|uFS|Add0~78\) # (GND)))))
-- \ALU|uFS|Add0~80\ = CARRY((\regFile|Mux19~4_combout\ & (!\ALU|uFS|Add0~135_combout\ & !\ALU|uFS|Add0~78\)) # (!\regFile|Mux19~4_combout\ & ((!\ALU|uFS|Add0~78\) # (!\ALU|uFS|Add0~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux19~4_combout\,
	datab => \ALU|uFS|Add0~135_combout\,
	datad => VCC,
	cin => \ALU|uFS|Add0~78\,
	combout => \ALU|uFS|Add0~79_combout\,
	cout => \ALU|uFS|Add0~80\);

-- Location: LCCOMB_X18_Y16_N12
\ALU|uFS|Add0~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~81_combout\ = ((\regFile|Mux18~4_combout\ $ (\ALU|uFS|Add0~134_combout\ $ (!\ALU|uFS|Add0~80\)))) # (GND)
-- \ALU|uFS|Add0~82\ = CARRY((\regFile|Mux18~4_combout\ & ((\ALU|uFS|Add0~134_combout\) # (!\ALU|uFS|Add0~80\))) # (!\regFile|Mux18~4_combout\ & (\ALU|uFS|Add0~134_combout\ & !\ALU|uFS|Add0~80\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux18~4_combout\,
	datab => \ALU|uFS|Add0~134_combout\,
	datad => VCC,
	cin => \ALU|uFS|Add0~80\,
	combout => \ALU|uFS|Add0~81_combout\,
	cout => \ALU|uFS|Add0~82\);

-- Location: LCCOMB_X18_Y16_N14
\ALU|uFS|Add0~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~83_combout\ = (\ALU|uFS|Add0~133_combout\ & ((\regFile|Mux17~4_combout\ & (\ALU|uFS|Add0~82\ & VCC)) # (!\regFile|Mux17~4_combout\ & (!\ALU|uFS|Add0~82\)))) # (!\ALU|uFS|Add0~133_combout\ & ((\regFile|Mux17~4_combout\ & (!\ALU|uFS|Add0~82\)) 
-- # (!\regFile|Mux17~4_combout\ & ((\ALU|uFS|Add0~82\) # (GND)))))
-- \ALU|uFS|Add0~84\ = CARRY((\ALU|uFS|Add0~133_combout\ & (!\regFile|Mux17~4_combout\ & !\ALU|uFS|Add0~82\)) # (!\ALU|uFS|Add0~133_combout\ & ((!\ALU|uFS|Add0~82\) # (!\regFile|Mux17~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|uFS|Add0~133_combout\,
	datab => \regFile|Mux17~4_combout\,
	datad => VCC,
	cin => \ALU|uFS|Add0~82\,
	combout => \ALU|uFS|Add0~83_combout\,
	cout => \ALU|uFS|Add0~84\);

-- Location: LCCOMB_X18_Y16_N16
\ALU|uFS|Add0~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~85_combout\ = ((\regFile|Mux16~4_combout\ $ (\ALU|uFS|Add0~132_combout\ $ (!\ALU|uFS|Add0~84\)))) # (GND)
-- \ALU|uFS|Add0~86\ = CARRY((\regFile|Mux16~4_combout\ & ((\ALU|uFS|Add0~132_combout\) # (!\ALU|uFS|Add0~84\))) # (!\regFile|Mux16~4_combout\ & (\ALU|uFS|Add0~132_combout\ & !\ALU|uFS|Add0~84\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux16~4_combout\,
	datab => \ALU|uFS|Add0~132_combout\,
	datad => VCC,
	cin => \ALU|uFS|Add0~84\,
	combout => \ALU|uFS|Add0~85_combout\,
	cout => \ALU|uFS|Add0~86\);

-- Location: LCCOMB_X18_Y16_N18
\ALU|uFS|Add0~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~87_combout\ = (\regFile|Mux15~4_combout\ & ((\ALU|uFS|Add0~131_combout\ & (\ALU|uFS|Add0~86\ & VCC)) # (!\ALU|uFS|Add0~131_combout\ & (!\ALU|uFS|Add0~86\)))) # (!\regFile|Mux15~4_combout\ & ((\ALU|uFS|Add0~131_combout\ & 
-- (!\ALU|uFS|Add0~86\)) # (!\ALU|uFS|Add0~131_combout\ & ((\ALU|uFS|Add0~86\) # (GND)))))
-- \ALU|uFS|Add0~88\ = CARRY((\regFile|Mux15~4_combout\ & (!\ALU|uFS|Add0~131_combout\ & !\ALU|uFS|Add0~86\)) # (!\regFile|Mux15~4_combout\ & ((!\ALU|uFS|Add0~86\) # (!\ALU|uFS|Add0~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux15~4_combout\,
	datab => \ALU|uFS|Add0~131_combout\,
	datad => VCC,
	cin => \ALU|uFS|Add0~86\,
	combout => \ALU|uFS|Add0~87_combout\,
	cout => \ALU|uFS|Add0~88\);

-- Location: LCCOMB_X18_Y16_N20
\ALU|uFS|Add0~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~89_combout\ = ((\regFile|Mux14~4_combout\ $ (\ALU|uFS|Add0~130_combout\ $ (!\ALU|uFS|Add0~88\)))) # (GND)
-- \ALU|uFS|Add0~90\ = CARRY((\regFile|Mux14~4_combout\ & ((\ALU|uFS|Add0~130_combout\) # (!\ALU|uFS|Add0~88\))) # (!\regFile|Mux14~4_combout\ & (\ALU|uFS|Add0~130_combout\ & !\ALU|uFS|Add0~88\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux14~4_combout\,
	datab => \ALU|uFS|Add0~130_combout\,
	datad => VCC,
	cin => \ALU|uFS|Add0~88\,
	combout => \ALU|uFS|Add0~89_combout\,
	cout => \ALU|uFS|Add0~90\);

-- Location: LCCOMB_X16_Y13_N10
\regFile|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux13~0_combout\ = (\ctrl|Selector2~7_combout\ & (((\ctrl|Selector1~2_combout\)))) # (!\ctrl|Selector2~7_combout\ & ((\ctrl|Selector1~2_combout\ & ((\regFile|regFile[6][18]~q\))) # (!\ctrl|Selector1~2_combout\ & (\regFile|regFile[4][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[4][18]~q\,
	datab => \ctrl|Selector2~7_combout\,
	datac => \regFile|regFile[6][18]~q\,
	datad => \ctrl|Selector1~2_combout\,
	combout => \regFile|Mux13~0_combout\);

-- Location: LCCOMB_X13_Y14_N18
\regFile|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux13~1_combout\ = (\ctrl|Selector2~7_combout\ & ((\regFile|Mux13~0_combout\ & ((\regFile|regFile[7][18]~q\))) # (!\regFile|Mux13~0_combout\ & (\regFile|regFile[5][18]~q\)))) # (!\ctrl|Selector2~7_combout\ & (\regFile|Mux13~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector2~7_combout\,
	datab => \regFile|Mux13~0_combout\,
	datac => \regFile|regFile[5][18]~q\,
	datad => \regFile|regFile[7][18]~q\,
	combout => \regFile|Mux13~1_combout\);

-- Location: LCCOMB_X13_Y14_N4
\ALU|aluOut~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|aluOut~24_combout\ = (\aluOp2[18]~109_combout\ & ((\ctrl|Selector0~6_combout\ & ((\regFile|Mux13~1_combout\))) # (!\ctrl|Selector0~6_combout\ & (\regFile|Mux13~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux13~3_combout\,
	datab => \ctrl|Selector0~6_combout\,
	datac => \aluOp2[18]~109_combout\,
	datad => \regFile|Mux13~1_combout\,
	combout => \ALU|aluOut~24_combout\);

-- Location: LCCOMB_X13_Y14_N30
\ALU|Mux13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux13~3_combout\ = (\ALU|Mux7~14_combout\ & (((\ALU|Mux7~3_combout\)))) # (!\ALU|Mux7~14_combout\ & ((\regFile|Mux13~4_combout\ & (\aluOp2[18]~109_combout\ & !\ALU|Mux7~3_combout\)) # (!\regFile|Mux13~4_combout\ & (!\aluOp2[18]~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101101000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~14_combout\,
	datab => \regFile|Mux13~4_combout\,
	datac => \aluOp2[18]~109_combout\,
	datad => \ALU|Mux7~3_combout\,
	combout => \ALU|Mux13~3_combout\);

-- Location: LCCOMB_X13_Y14_N28
\ALU|Mux13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux13~2_combout\ = (\regFile|Mux13~4_combout\ & (\ctrl|WideOr6~4_combout\ $ (((!\ctrl|WideOr7~2_combout\ & \aluOp2[18]~109_combout\))))) # (!\regFile|Mux13~4_combout\ & ((\ctrl|WideOr6~4_combout\ & ((\aluOp2[18]~109_combout\))) # 
-- (!\ctrl|WideOr6~4_combout\ & (\ctrl|WideOr7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr7~2_combout\,
	datab => \regFile|Mux13~4_combout\,
	datac => \aluOp2[18]~109_combout\,
	datad => \ctrl|WideOr6~4_combout\,
	combout => \ALU|Mux13~2_combout\);

-- Location: LCCOMB_X13_Y14_N22
\ALU|Mux13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux13~4_combout\ = (\ALU|Mux7~14_combout\ & ((\ALU|Mux13~3_combout\ & (!\ALU|aluOut~24_combout\)) # (!\ALU|Mux13~3_combout\ & ((\ALU|Mux13~2_combout\))))) # (!\ALU|Mux7~14_combout\ & (((\ALU|Mux13~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~14_combout\,
	datab => \ALU|aluOut~24_combout\,
	datac => \ALU|Mux13~3_combout\,
	datad => \ALU|Mux13~2_combout\,
	combout => \ALU|Mux13~4_combout\);

-- Location: LCCOMB_X25_Y14_N18
\ALU|Mux13~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux13~5_combout\ = (\ALU|Mux7~2_combout\ & ((\ALU|Mux7~5_combout\) # ((\regFile|Mux12~4_combout\)))) # (!\ALU|Mux7~2_combout\ & (!\ALU|Mux7~5_combout\ & (\ALU|Mux13~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~2_combout\,
	datab => \ALU|Mux7~5_combout\,
	datac => \ALU|Mux13~4_combout\,
	datad => \regFile|Mux12~4_combout\,
	combout => \ALU|Mux13~5_combout\);

-- Location: LCCOMB_X22_Y14_N24
\ALU|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux13~0_combout\ = (\ALU|Mux7~4_combout\ & (((\ALU|Mux7~3_combout\)))) # (!\ALU|Mux7~4_combout\ & ((\ALU|Mux7~3_combout\ & (\regFile|Mux13~4_combout\)) # (!\ALU|Mux7~3_combout\ & ((\ALU|Mult0|auto_generated|op_1~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~4_combout\,
	datab => \regFile|Mux13~4_combout\,
	datac => \ALU|Mult0|auto_generated|op_1~0_combout\,
	datad => \ALU|Mux7~3_combout\,
	combout => \ALU|Mux13~0_combout\);

-- Location: LCCOMB_X22_Y11_N2
\ALU|Div0|auto_generated|divider|divider|StageOut[396]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[396]~78_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[396]~49_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[363]~66_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[396]~49_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[363]~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[396]~49_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[363]~66_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[396]~78_combout\);

-- Location: LCCOMB_X23_Y13_N16
\ALU|Div0|auto_generated|divider|divider|StageOut[395]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[395]~79_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[396]~49_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[362]~67_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[396]~49_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[362]~67_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[362]~67_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[396]~49_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[395]~79_combout\);

-- Location: LCCOMB_X23_Y13_N18
\ALU|Div0|auto_generated|divider|divider|StageOut[394]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[394]~80_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[396]~49_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[361]~68_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[396]~49_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[361]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[396]~49_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[361]~68_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[394]~80_combout\);

-- Location: LCCOMB_X26_Y11_N8
\ALU|Div0|auto_generated|divider|divider|StageOut[393]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[393]~81_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[396]~49_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[360]~69_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[396]~49_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[360]~69_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[396]~49_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[360]~69_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[393]~81_combout\);

-- Location: LCCOMB_X26_Y11_N18
\ALU|Div0|auto_generated|divider|divider|StageOut[392]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[392]~82_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[396]~49_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[359]~70_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[396]~49_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[359]~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[396]~49_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[359]~70_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[392]~82_combout\);

-- Location: LCCOMB_X16_Y11_N10
\ALU|Div0|auto_generated|divider|divider|StageOut[391]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[391]~83_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[396]~49_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[358]~71_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[396]~49_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[358]~71_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[396]~49_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[358]~71_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[391]~83_combout\);

-- Location: LCCOMB_X21_Y11_N20
\ALU|Div0|auto_generated|divider|divider|StageOut[390]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[390]~84_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[396]~49_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[357]~72_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[396]~49_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[357]~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[396]~49_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[357]~72_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[390]~84_combout\);

-- Location: LCCOMB_X21_Y11_N26
\ALU|Div0|auto_generated|divider|divider|StageOut[389]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[389]~85_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[396]~49_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[356]~73_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[396]~49_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[356]~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[396]~49_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|StageOut[356]~73_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[389]~85_combout\);

-- Location: LCCOMB_X24_Y12_N0
\ALU|Div0|auto_generated|divider|divider|StageOut[388]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[388]~86_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[396]~49_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[355]~74_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[396]~49_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[355]~74_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[355]~74_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[396]~49_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[388]~86_combout\);

-- Location: LCCOMB_X24_Y12_N10
\ALU|Div0|auto_generated|divider|divider|StageOut[387]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[387]~87_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[396]~49_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[354]~75_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[396]~49_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[354]~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[354]~75_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[396]~49_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[387]~87_combout\);

-- Location: LCCOMB_X23_Y13_N0
\ALU|Div0|auto_generated|divider|divider|StageOut[386]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[386]~88_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[396]~49_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[353]~76_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[396]~49_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[353]~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[396]~49_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[353]~76_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[386]~88_combout\);

-- Location: LCCOMB_X24_Y13_N28
\ALU|Div0|auto_generated|divider|divider|StageOut[385]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[385]~89_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[396]~49_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[352]~77_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[396]~49_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[352]~77_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[396]~49_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[352]~77_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[385]~89_combout\);

-- Location: LCCOMB_X23_Y13_N26
\ALU|Div0|auto_generated|divider|divider|StageOut[384]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[384]~90_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[396]~49_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\regFile|Mux12~4_combout\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\))))) # (!\ALU|Div0|auto_generated|divider|divider|selnose[396]~49_combout\ & 
-- (\regFile|Mux12~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[396]~49_combout\,
	datab => \regFile|Mux12~4_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[384]~90_combout\);

-- Location: LCCOMB_X25_Y13_N0
\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ = (\regFile|Mux13~4_combout\ & ((GND) # (!\aluOp2[0]~14_combout\))) # (!\regFile|Mux13~4_combout\ & (\aluOp2[0]~14_combout\ $ (GND)))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\ = CARRY((\regFile|Mux13~4_combout\) # (!\aluOp2[0]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux13~4_combout\,
	datab => \aluOp2[0]~14_combout\,
	datad => VCC,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\);

-- Location: LCCOMB_X25_Y13_N2
\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[384]~90_combout\ & ((\aluOp2[1]~10_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\)) # 
-- (!\aluOp2[1]~10_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[384]~90_combout\ & ((\aluOp2[1]~10_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\) # (GND))) # (!\aluOp2[1]~10_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[384]~90_combout\ & (\aluOp2[1]~10_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[384]~90_combout\ & ((\aluOp2[1]~10_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[384]~90_combout\,
	datab => \aluOp2[1]~10_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\);

-- Location: LCCOMB_X25_Y13_N4
\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ = ((\regFile|Mux61~4_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[385]~89_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ = CARRY((\regFile|Mux61~4_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[385]~89_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\)) # 
-- (!\regFile|Mux61~4_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[385]~89_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux61~4_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[385]~89_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\);

-- Location: LCCOMB_X25_Y13_N6
\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[386]~88_combout\ & ((\aluOp2[3]~187_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\)) # 
-- (!\aluOp2[3]~187_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[386]~88_combout\ & ((\aluOp2[3]~187_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\) # (GND))) # (!\aluOp2[3]~187_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[386]~88_combout\ & (\aluOp2[3]~187_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[386]~88_combout\ & ((\aluOp2[3]~187_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[386]~88_combout\,
	datab => \aluOp2[3]~187_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\);

-- Location: LCCOMB_X25_Y13_N8
\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[387]~87_combout\ $ (\aluOp2[4]~155_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[387]~87_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\) # (!\aluOp2[4]~155_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[387]~87_combout\ & (!\aluOp2[4]~155_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[387]~87_combout\,
	datab => \aluOp2[4]~155_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\);

-- Location: LCCOMB_X25_Y13_N10
\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ = (\aluOp2[5]~186_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[388]~86_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[388]~86_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\) # (GND))))) # (!\aluOp2[5]~186_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[388]~86_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[388]~86_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\ = CARRY((\aluOp2[5]~186_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[388]~86_combout\))) # 
-- (!\aluOp2[5]~186_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[388]~86_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[5]~186_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[388]~86_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\);

-- Location: LCCOMB_X25_Y13_N12
\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ = ((\aluOp2[6]~177_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[389]~85_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\ = CARRY((\aluOp2[6]~177_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[389]~85_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\)) # 
-- (!\aluOp2[6]~177_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[389]~85_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[6]~177_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[389]~85_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\);

-- Location: LCCOMB_X25_Y13_N14
\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[390]~84_combout\ & ((\aluOp2[7]~149_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\)) # 
-- (!\aluOp2[7]~149_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[390]~84_combout\ & ((\aluOp2[7]~149_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\) # (GND))) # (!\aluOp2[7]~149_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[390]~84_combout\ & (\aluOp2[7]~149_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[390]~84_combout\ & ((\aluOp2[7]~149_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[390]~84_combout\,
	datab => \aluOp2[7]~149_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\);

-- Location: LCCOMB_X25_Y13_N16
\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\ = ((\aluOp2[8]~143_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[391]~83_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\ = CARRY((\aluOp2[8]~143_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[391]~83_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\)) # 
-- (!\aluOp2[8]~143_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[391]~83_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[8]~143_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[391]~83_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\);

-- Location: LCCOMB_X25_Y13_N18
\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\ = (\aluOp2[9]~137_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[392]~82_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[392]~82_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\) # (GND))))) # (!\aluOp2[9]~137_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[392]~82_combout\ 
-- & (\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[392]~82_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\ = CARRY((\aluOp2[9]~137_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[392]~82_combout\))) # 
-- (!\aluOp2[9]~137_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[392]~82_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[9]~137_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[392]~82_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\);

-- Location: LCCOMB_X25_Y13_N20
\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\ = ((\aluOp2[10]~19_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[393]~81_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\ = CARRY((\aluOp2[10]~19_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[393]~81_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\)) # 
-- (!\aluOp2[10]~19_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[393]~81_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[10]~19_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[393]~81_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\);

-- Location: LCCOMB_X25_Y13_N22
\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[394]~80_combout\ & ((\aluOp2[11]~24_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\)) # 
-- (!\aluOp2[11]~24_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[394]~80_combout\ & ((\aluOp2[11]~24_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\) # (GND))) # (!\aluOp2[11]~24_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[394]~80_combout\ & (\aluOp2[11]~24_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[394]~80_combout\ & ((\aluOp2[11]~24_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[394]~80_combout\,
	datab => \aluOp2[11]~24_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\);

-- Location: LCCOMB_X25_Y13_N24
\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[395]~79_combout\ $ (\aluOp2[12]~29_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[395]~79_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\) # (!\aluOp2[12]~29_combout\))) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[395]~79_combout\ & (!\aluOp2[12]~29_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[395]~79_combout\,
	datab => \aluOp2[12]~29_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\);

-- Location: LCCOMB_X25_Y13_N26
\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[396]~78_combout\ & ((\aluOp2[13]~119_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\)) 
-- # (!\aluOp2[13]~119_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[396]~78_combout\ & ((\aluOp2[13]~119_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\) # (GND))) # (!\aluOp2[13]~119_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~27\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[396]~78_combout\ & (\aluOp2[13]~119_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[396]~78_combout\ & ((\aluOp2[13]~119_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[396]~78_combout\,
	datab => \aluOp2[13]~119_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~27\);

-- Location: LCCOMB_X25_Y13_N28
\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ = \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~27\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\);

-- Location: LCCOMB_X26_Y13_N18
\ALU|Div0|auto_generated|divider|divider|selnose[429]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose\(429) = (\aluOp2[14]~124_combout\) # (((\aluOp2[15]~129_combout\) # (\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[14]~124_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\,
	datac => \aluOp2[15]~129_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|selnose\(429));

-- Location: LCCOMB_X25_Y14_N28
\ALU|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux13~1_combout\ = (\ALU|Mux13~0_combout\ & (((\aluOp2[18]~109_combout\) # (!\ALU|Mux7~4_combout\)))) # (!\ALU|Mux13~0_combout\ & (!\ALU|Div0|auto_generated|divider|divider|selnose\(429) & (\ALU|Mux7~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux13~0_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose\(429),
	datac => \ALU|Mux7~4_combout\,
	datad => \aluOp2[18]~109_combout\,
	combout => \ALU|Mux13~1_combout\);

-- Location: LCCOMB_X25_Y14_N4
\ALU|Mux13~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux13~6_combout\ = (\ALU|Mux13~5_combout\ & ((\ALU|uFS|Add0~91_combout\) # ((!\ALU|Mux7~5_combout\)))) # (!\ALU|Mux13~5_combout\ & (((\ALU|Mux7~5_combout\ & \ALU|Mux13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|uFS|Add0~91_combout\,
	datab => \ALU|Mux13~5_combout\,
	datac => \ALU|Mux7~5_combout\,
	datad => \ALU|Mux13~1_combout\,
	combout => \ALU|Mux13~6_combout\);

-- Location: LCCOMB_X18_Y14_N4
\ALU|Mux13~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux13~7_combout\ = (\ALU|SH|out[31]~0_combout\ & ((\regFile|Mux14~4_combout\))) # (!\ALU|SH|out[31]~0_combout\ & (\ALU|Mux13~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|SH|out[31]~0_combout\,
	datab => \ALU|Mux13~6_combout\,
	datad => \regFile|Mux14~4_combout\,
	combout => \ALU|Mux13~7_combout\);

-- Location: M9K_X15_Y11_N0
\ram|ram_rtl_0|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram:ram|altsyncram:ram_rtl_0|altsyncram_7i41:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ctrl|Selector13~8_combout\,
	portare => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \ram|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \ram|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: LCCOMB_X12_Y15_N12
\regFile|regFile[3][17]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][17]~15_combout\ = (\ctrl|ld~2_combout\ & (\ram|ram_rtl_0|auto_generated|ram_block1a17\)) # (!\ctrl|ld~2_combout\ & ((\ALU|Mux14~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|ram_rtl_0|auto_generated|ram_block1a17\,
	datab => \ctrl|ld~2_combout\,
	datad => \ALU|Mux14~7_combout\,
	combout => \regFile|regFile[3][17]~15_combout\);

-- Location: LCCOMB_X10_Y14_N16
\regFile|regFile[3][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][17]~feeder_combout\ = \regFile|regFile[3][17]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regFile|regFile[3][17]~15_combout\,
	combout => \regFile|regFile[3][17]~feeder_combout\);

-- Location: FF_X10_Y14_N17
\regFile|regFile[3][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[3][17]~feeder_combout\,
	asdata => \ALU|Mult0|auto_generated|op_1~62_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sclr => \regFile|regFile[3][5]~52_combout\,
	sload => \ctrl|Decoder0~1_combout\,
	ena => \regFile|regFile[3][0]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[3][17]~q\);

-- Location: LCCOMB_X14_Y14_N30
\regFile|Mux14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux14~2_combout\ = (\ctrl|Selector1~2_combout\ & (((\ctrl|Selector2~7_combout\)))) # (!\ctrl|Selector1~2_combout\ & ((\ctrl|Selector2~7_combout\ & ((\regFile|regFile[1][17]~q\))) # (!\ctrl|Selector2~7_combout\ & (\regFile|regFile[0][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector1~2_combout\,
	datab => \regFile|regFile[0][17]~q\,
	datac => \regFile|regFile[1][17]~q\,
	datad => \ctrl|Selector2~7_combout\,
	combout => \regFile|Mux14~2_combout\);

-- Location: LCCOMB_X13_Y14_N16
\regFile|Mux14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux14~3_combout\ = (\ctrl|Selector1~2_combout\ & ((\regFile|Mux14~2_combout\ & (\regFile|regFile[3][17]~q\)) # (!\regFile|Mux14~2_combout\ & ((\regFile|regFile[2][17]~q\))))) # (!\ctrl|Selector1~2_combout\ & (((\regFile|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector1~2_combout\,
	datab => \regFile|regFile[3][17]~q\,
	datac => \regFile|regFile[2][17]~q\,
	datad => \regFile|Mux14~2_combout\,
	combout => \regFile|Mux14~3_combout\);

-- Location: LCCOMB_X11_Y14_N20
\regFile|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux14~0_combout\ = (\ctrl|Selector1~2_combout\ & ((\regFile|regFile[6][17]~q\) # ((\ctrl|Selector2~7_combout\)))) # (!\ctrl|Selector1~2_combout\ & (((\regFile|regFile[4][17]~q\ & !\ctrl|Selector2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector1~2_combout\,
	datab => \regFile|regFile[6][17]~q\,
	datac => \regFile|regFile[4][17]~q\,
	datad => \ctrl|Selector2~7_combout\,
	combout => \regFile|Mux14~0_combout\);

-- Location: LCCOMB_X14_Y13_N8
\regFile|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux14~1_combout\ = (\ctrl|Selector2~7_combout\ & ((\regFile|Mux14~0_combout\ & (\regFile|regFile[7][17]~q\)) # (!\regFile|Mux14~0_combout\ & ((\regFile|regFile[5][17]~q\))))) # (!\ctrl|Selector2~7_combout\ & (((\regFile|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector2~7_combout\,
	datab => \regFile|regFile[7][17]~q\,
	datac => \regFile|regFile[5][17]~q\,
	datad => \regFile|Mux14~0_combout\,
	combout => \regFile|Mux14~1_combout\);

-- Location: LCCOMB_X14_Y13_N12
\regFile|Mux14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux14~4_combout\ = (\ctrl|Selector0~6_combout\ & ((\regFile|Mux14~1_combout\))) # (!\ctrl|Selector0~6_combout\ & (\regFile|Mux14~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux14~3_combout\,
	datab => \regFile|Mux14~1_combout\,
	datad => \ctrl|Selector0~6_combout\,
	combout => \regFile|Mux14~4_combout\);

-- Location: LCCOMB_X24_Y13_N10
\ALU|Div0|auto_generated|divider|divider|selnose[429]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose[429]~61_combout\ = (!\aluOp2[14]~124_combout\ & (!\aluOp2[15]~129_combout\ & \ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[14]~124_combout\,
	datac => \aluOp2[15]~129_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|selnose[429]~61_combout\);

-- Location: LCCOMB_X25_Y13_N30
\ALU|Div0|auto_generated|divider|divider|StageOut[429]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[429]~91_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[429]~61_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[396]~78_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[429]~61_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[396]~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[396]~78_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[429]~61_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[429]~91_combout\);

-- Location: LCCOMB_X24_Y13_N4
\ALU|Div0|auto_generated|divider|divider|StageOut[428]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[428]~92_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[429]~61_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[395]~79_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[429]~61_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[395]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[429]~61_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[395]~79_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[428]~92_combout\);

-- Location: LCCOMB_X23_Y13_N4
\ALU|Div0|auto_generated|divider|divider|StageOut[427]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[427]~93_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[429]~61_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[394]~80_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[429]~61_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[394]~80_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[429]~61_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[394]~80_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[427]~93_combout\);

-- Location: LCCOMB_X26_Y11_N4
\ALU|Div0|auto_generated|divider|divider|StageOut[426]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[426]~94_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[429]~61_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[393]~81_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[429]~61_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[393]~81_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[429]~61_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[393]~81_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[426]~94_combout\);

-- Location: LCCOMB_X26_Y11_N14
\ALU|Div0|auto_generated|divider|divider|StageOut[425]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[425]~95_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[429]~61_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[392]~82_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[429]~61_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[392]~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[429]~61_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|StageOut[392]~82_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[425]~95_combout\);

-- Location: LCCOMB_X16_Y11_N16
\ALU|Div0|auto_generated|divider|divider|StageOut[424]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[424]~96_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[429]~61_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[391]~83_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[429]~61_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[391]~83_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[391]~83_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[429]~61_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[424]~96_combout\);

-- Location: LCCOMB_X21_Y11_N0
\ALU|Div0|auto_generated|divider|divider|StageOut[423]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[423]~97_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[429]~61_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[390]~84_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[429]~61_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[390]~84_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[429]~61_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[390]~84_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[423]~97_combout\);

-- Location: LCCOMB_X24_Y13_N22
\ALU|Div0|auto_generated|divider|divider|StageOut[422]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[422]~98_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[429]~61_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[389]~85_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[429]~61_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[389]~85_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[389]~85_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[429]~61_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[422]~98_combout\);

-- Location: LCCOMB_X24_Y12_N8
\ALU|Div0|auto_generated|divider|divider|StageOut[421]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[421]~99_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[429]~61_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[388]~86_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[429]~61_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[388]~86_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[429]~61_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[388]~86_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[421]~99_combout\);

-- Location: LCCOMB_X24_Y12_N14
\ALU|Div0|auto_generated|divider|divider|StageOut[420]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[420]~100_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[429]~61_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[387]~87_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[429]~61_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[387]~87_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[387]~87_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[429]~61_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[420]~100_combout\);

-- Location: LCCOMB_X23_Y13_N10
\ALU|Div0|auto_generated|divider|divider|StageOut[419]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[419]~101_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[429]~61_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[386]~88_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[429]~61_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[386]~88_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[429]~61_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[386]~88_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[419]~101_combout\);

-- Location: LCCOMB_X24_Y13_N24
\ALU|Div0|auto_generated|divider|divider|StageOut[418]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[418]~102_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[429]~61_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[385]~89_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[429]~61_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[385]~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[385]~89_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|selnose[429]~61_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[418]~102_combout\);

-- Location: LCCOMB_X23_Y13_N12
\ALU|Div0|auto_generated|divider|divider|StageOut[417]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[417]~103_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[429]~61_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[384]~90_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[429]~61_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[384]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[429]~61_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[384]~90_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[417]~103_combout\);

-- Location: LCCOMB_X24_Y13_N6
\ALU|Div0|auto_generated|divider|divider|StageOut[416]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[416]~104_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[429]~61_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\regFile|Mux13~4_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\)))) # (!\ALU|Div0|auto_generated|divider|divider|selnose[429]~61_combout\ & 
-- (((\regFile|Mux13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[429]~61_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\,
	datac => \regFile|Mux13~4_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[416]~104_combout\);

-- Location: LCCOMB_X25_Y11_N0
\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\ = (\aluOp2[0]~14_combout\ & (\regFile|Mux14~4_combout\ $ (VCC))) # (!\aluOp2[0]~14_combout\ & ((\regFile|Mux14~4_combout\) # (GND)))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\ = CARRY((\regFile|Mux14~4_combout\) # (!\aluOp2[0]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[0]~14_combout\,
	datab => \regFile|Mux14~4_combout\,
	datad => VCC,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\);

-- Location: LCCOMB_X25_Y11_N2
\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[416]~104_combout\ & ((\aluOp2[1]~10_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\)) # 
-- (!\aluOp2[1]~10_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[416]~104_combout\ & ((\aluOp2[1]~10_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\) # (GND))) # (!\aluOp2[1]~10_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[416]~104_combout\ & (\aluOp2[1]~10_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[416]~104_combout\ & ((\aluOp2[1]~10_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[416]~104_combout\,
	datab => \aluOp2[1]~10_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\);

-- Location: LCCOMB_X25_Y11_N4
\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[417]~103_combout\ $ (\regFile|Mux61~4_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[417]~103_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\) # (!\regFile|Mux61~4_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[417]~103_combout\ & (!\regFile|Mux61~4_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[417]~103_combout\,
	datab => \regFile|Mux61~4_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\);

-- Location: LCCOMB_X25_Y11_N6
\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[418]~102_combout\ & ((\aluOp2[3]~187_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\)) # 
-- (!\aluOp2[3]~187_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[418]~102_combout\ & ((\aluOp2[3]~187_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\) # (GND))) # (!\aluOp2[3]~187_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[418]~102_combout\ & (\aluOp2[3]~187_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[418]~102_combout\ & ((\aluOp2[3]~187_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[418]~102_combout\,
	datab => \aluOp2[3]~187_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\);

-- Location: LCCOMB_X25_Y11_N8
\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[419]~101_combout\ $ (\aluOp2[4]~155_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[419]~101_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\) # (!\aluOp2[4]~155_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[419]~101_combout\ & (!\aluOp2[4]~155_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[419]~101_combout\,
	datab => \aluOp2[4]~155_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\);

-- Location: LCCOMB_X25_Y11_N10
\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[420]~100_combout\ & ((\aluOp2[5]~186_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\)) # 
-- (!\aluOp2[5]~186_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[420]~100_combout\ & ((\aluOp2[5]~186_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\) # (GND))) # (!\aluOp2[5]~186_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[420]~100_combout\ & (\aluOp2[5]~186_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[420]~100_combout\ & ((\aluOp2[5]~186_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[420]~100_combout\,
	datab => \aluOp2[5]~186_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\);

-- Location: LCCOMB_X25_Y11_N12
\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[421]~99_combout\ $ (\aluOp2[6]~177_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[421]~99_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\) # (!\aluOp2[6]~177_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[421]~99_combout\ & (!\aluOp2[6]~177_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[421]~99_combout\,
	datab => \aluOp2[6]~177_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\);

-- Location: LCCOMB_X25_Y11_N14
\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[422]~98_combout\ & ((\aluOp2[7]~149_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\)) # 
-- (!\aluOp2[7]~149_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[422]~98_combout\ & ((\aluOp2[7]~149_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\) # (GND))) # (!\aluOp2[7]~149_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[422]~98_combout\ & (\aluOp2[7]~149_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[422]~98_combout\ & ((\aluOp2[7]~149_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[422]~98_combout\,
	datab => \aluOp2[7]~149_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\);

-- Location: LCCOMB_X25_Y11_N16
\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\ = ((\aluOp2[8]~143_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[423]~97_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\ = CARRY((\aluOp2[8]~143_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[423]~97_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\)) # 
-- (!\aluOp2[8]~143_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[423]~97_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[8]~143_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[423]~97_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\);

-- Location: LCCOMB_X25_Y11_N18
\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\ = (\aluOp2[9]~137_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[424]~96_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[424]~96_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\) # (GND))))) # (!\aluOp2[9]~137_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[424]~96_combout\ 
-- & (\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[424]~96_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\ = CARRY((\aluOp2[9]~137_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[424]~96_combout\))) # 
-- (!\aluOp2[9]~137_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[424]~96_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[9]~137_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[424]~96_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\);

-- Location: LCCOMB_X25_Y11_N20
\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\ = ((\aluOp2[10]~19_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[425]~95_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\ = CARRY((\aluOp2[10]~19_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[425]~95_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\)) # 
-- (!\aluOp2[10]~19_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[425]~95_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[10]~19_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[425]~95_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\);

-- Location: LCCOMB_X25_Y11_N22
\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[426]~94_combout\ & ((\aluOp2[11]~24_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\)) # 
-- (!\aluOp2[11]~24_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[426]~94_combout\ & ((\aluOp2[11]~24_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\) # (GND))) # (!\aluOp2[11]~24_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[426]~94_combout\ & (\aluOp2[11]~24_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[426]~94_combout\ & ((\aluOp2[11]~24_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[426]~94_combout\,
	datab => \aluOp2[11]~24_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\);

-- Location: LCCOMB_X25_Y11_N24
\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[427]~93_combout\ $ (\aluOp2[12]~29_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[427]~93_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\) # (!\aluOp2[12]~29_combout\))) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[427]~93_combout\ & (!\aluOp2[12]~29_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[427]~93_combout\,
	datab => \aluOp2[12]~29_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\);

-- Location: LCCOMB_X25_Y11_N26
\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\ = (\aluOp2[13]~119_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[428]~92_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[428]~92_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\) # (GND))))) # (!\aluOp2[13]~119_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[428]~92_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[428]~92_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\ = CARRY((\aluOp2[13]~119_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[428]~92_combout\))) 
-- # (!\aluOp2[13]~119_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[428]~92_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[13]~119_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[428]~92_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\);

-- Location: LCCOMB_X25_Y11_N28
\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\ = ((\aluOp2[14]~124_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[429]~91_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~29\ = CARRY((\aluOp2[14]~124_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[429]~91_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\)) # 
-- (!\aluOp2[14]~124_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[429]~91_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[14]~124_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[429]~91_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~29\);

-- Location: LCCOMB_X25_Y11_N30
\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ = !\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~29\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~29\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\);

-- Location: LCCOMB_X16_Y13_N26
\ALU|Div0|auto_generated|divider|divider|selnose[462]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose\(462) = (\aluOp2[15]~129_combout\) # ((\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\) # (!\ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aluOp2[15]~129_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|selnose\(462));

-- Location: LCCOMB_X16_Y13_N28
\ALU|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux14~0_combout\ = (\ALU|Mux7~3_combout\ & (((\ALU|Mux7~4_combout\)))) # (!\ALU|Mux7~3_combout\ & ((\ALU|Mux7~4_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|selnose\(462)))) # (!\ALU|Mux7~4_combout\ & 
-- (\ALU|Mult0|auto_generated|w513w\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~3_combout\,
	datab => \ALU|Mult0|auto_generated|w513w\(17),
	datac => \ALU|Div0|auto_generated|divider|divider|selnose\(462),
	datad => \ALU|Mux7~4_combout\,
	combout => \ALU|Mux14~0_combout\);

-- Location: LCCOMB_X14_Y13_N20
\ALU|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux14~1_combout\ = (\ALU|Mux14~0_combout\ & ((\aluOp2[17]~104_combout\) # ((!\ALU|Mux7~3_combout\)))) # (!\ALU|Mux14~0_combout\ & (((\ALU|Mux7~3_combout\ & \regFile|Mux14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[17]~104_combout\,
	datab => \ALU|Mux14~0_combout\,
	datac => \ALU|Mux7~3_combout\,
	datad => \regFile|Mux14~4_combout\,
	combout => \ALU|Mux14~1_combout\);

-- Location: LCCOMB_X14_Y13_N14
\ALU|Mux14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux14~2_combout\ = (\regFile|Mux14~4_combout\ & (\ctrl|WideOr6~4_combout\ $ (((\aluOp2[17]~104_combout\ & !\ctrl|WideOr7~2_combout\))))) # (!\regFile|Mux14~4_combout\ & ((\ctrl|WideOr6~4_combout\ & (\aluOp2[17]~104_combout\)) # 
-- (!\ctrl|WideOr6~4_combout\ & ((\ctrl|WideOr7~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[17]~104_combout\,
	datab => \ctrl|WideOr6~4_combout\,
	datac => \ctrl|WideOr7~2_combout\,
	datad => \regFile|Mux14~4_combout\,
	combout => \ALU|Mux14~2_combout\);

-- Location: LCCOMB_X14_Y13_N28
\ALU|aluOut~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|aluOut~23_combout\ = \aluOp2[17]~104_combout\ $ (((\ctrl|Selector0~6_combout\ & (\regFile|Mux14~1_combout\)) # (!\ctrl|Selector0~6_combout\ & ((\regFile|Mux14~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[17]~104_combout\,
	datab => \regFile|Mux14~1_combout\,
	datac => \regFile|Mux14~3_combout\,
	datad => \ctrl|Selector0~6_combout\,
	combout => \ALU|aluOut~23_combout\);

-- Location: LCCOMB_X14_Y13_N26
\ALU|Mux14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux14~3_combout\ = (\ALU|Mux7~14_combout\ & ((\ALU|Mux7~3_combout\) # ((\ALU|Mux14~2_combout\)))) # (!\ALU|Mux7~14_combout\ & (!\ALU|Mux7~3_combout\ & ((!\ALU|aluOut~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~14_combout\,
	datab => \ALU|Mux7~3_combout\,
	datac => \ALU|Mux14~2_combout\,
	datad => \ALU|aluOut~23_combout\,
	combout => \ALU|Mux14~3_combout\);

-- Location: LCCOMB_X14_Y13_N4
\ALU|Mux14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux14~4_combout\ = (\ALU|Mux14~3_combout\ & (((!\regFile|Mux14~4_combout\) # (!\aluOp2[17]~104_combout\)) # (!\ALU|Mux7~3_combout\))) # (!\ALU|Mux14~3_combout\ & (\ALU|Mux7~3_combout\ & (!\aluOp2[17]~104_combout\ & !\regFile|Mux14~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux14~3_combout\,
	datab => \ALU|Mux7~3_combout\,
	datac => \aluOp2[17]~104_combout\,
	datad => \regFile|Mux14~4_combout\,
	combout => \ALU|Mux14~4_combout\);

-- Location: LCCOMB_X17_Y16_N28
\ALU|Mux14~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux14~5_combout\ = (\ALU|Mux7~5_combout\ & ((\ALU|Mux14~1_combout\) # ((\ALU|Mux7~2_combout\)))) # (!\ALU|Mux7~5_combout\ & (((\ALU|Mux14~4_combout\ & !\ALU|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~5_combout\,
	datab => \ALU|Mux14~1_combout\,
	datac => \ALU|Mux14~4_combout\,
	datad => \ALU|Mux7~2_combout\,
	combout => \ALU|Mux14~5_combout\);

-- Location: LCCOMB_X17_Y16_N10
\ALU|Mux14~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux14~6_combout\ = (\ALU|Mux7~2_combout\ & ((\ALU|Mux14~5_combout\ & ((\ALU|uFS|Add0~89_combout\))) # (!\ALU|Mux14~5_combout\ & (\regFile|Mux13~4_combout\)))) # (!\ALU|Mux7~2_combout\ & (((\ALU|Mux14~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~2_combout\,
	datab => \regFile|Mux13~4_combout\,
	datac => \ALU|uFS|Add0~89_combout\,
	datad => \ALU|Mux14~5_combout\,
	combout => \ALU|Mux14~6_combout\);

-- Location: LCCOMB_X17_Y16_N8
\ALU|Mux14~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux14~7_combout\ = (\ALU|SH|out[31]~0_combout\ & ((\regFile|Mux15~4_combout\))) # (!\ALU|SH|out[31]~0_combout\ & (\ALU|Mux14~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux14~6_combout\,
	datab => \regFile|Mux15~4_combout\,
	datad => \ALU|SH|out[31]~0_combout\,
	combout => \ALU|Mux14~7_combout\);

-- Location: LCCOMB_X19_Y12_N28
\regFile|regFile[3][16]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][16]~16_combout\ = (\ctrl|ld~2_combout\ & (\ram|ram_rtl_0|auto_generated|ram_block1a16\)) # (!\ctrl|ld~2_combout\ & ((\ALU|Mux15~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|ld~2_combout\,
	datac => \ram|ram_rtl_0|auto_generated|ram_block1a16\,
	datad => \ALU|Mux15~7_combout\,
	combout => \regFile|regFile[3][16]~16_combout\);

-- Location: FF_X16_Y14_N31
\regFile|regFile[4][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][16]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[4][0]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[4][16]~q\);

-- Location: LCCOMB_X16_Y13_N30
\regFile|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux15~0_combout\ = (\ctrl|Selector2~7_combout\ & (((\ctrl|Selector1~2_combout\)))) # (!\ctrl|Selector2~7_combout\ & ((\ctrl|Selector1~2_combout\ & ((\regFile|regFile[6][16]~q\))) # (!\ctrl|Selector1~2_combout\ & (\regFile|regFile[4][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[4][16]~q\,
	datab => \ctrl|Selector2~7_combout\,
	datac => \regFile|regFile[6][16]~q\,
	datad => \ctrl|Selector1~2_combout\,
	combout => \regFile|Mux15~0_combout\);

-- Location: LCCOMB_X16_Y13_N2
\regFile|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux15~1_combout\ = (\regFile|Mux15~0_combout\ & ((\regFile|regFile[7][16]~q\) # ((!\ctrl|Selector2~7_combout\)))) # (!\regFile|Mux15~0_combout\ & (((\ctrl|Selector2~7_combout\ & \regFile|regFile[5][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux15~0_combout\,
	datab => \regFile|regFile[7][16]~q\,
	datac => \ctrl|Selector2~7_combout\,
	datad => \regFile|regFile[5][16]~q\,
	combout => \regFile|Mux15~1_combout\);

-- Location: LCCOMB_X16_Y13_N20
\regFile|Mux15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux15~2_combout\ = (\ctrl|Selector2~7_combout\ & (((\regFile|regFile[1][16]~q\) # (\ctrl|Selector1~2_combout\)))) # (!\ctrl|Selector2~7_combout\ & (\regFile|regFile[0][16]~q\ & ((!\ctrl|Selector1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[0][16]~q\,
	datab => \ctrl|Selector2~7_combout\,
	datac => \regFile|regFile[1][16]~q\,
	datad => \ctrl|Selector1~2_combout\,
	combout => \regFile|Mux15~2_combout\);

-- Location: LCCOMB_X17_Y13_N8
\regFile|Mux15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux15~3_combout\ = (\regFile|Mux15~2_combout\ & ((\regFile|regFile[3][16]~q\) # ((!\ctrl|Selector1~2_combout\)))) # (!\regFile|Mux15~2_combout\ & (((\regFile|regFile[2][16]~q\ & \ctrl|Selector1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[3][16]~q\,
	datab => \regFile|regFile[2][16]~q\,
	datac => \regFile|Mux15~2_combout\,
	datad => \ctrl|Selector1~2_combout\,
	combout => \regFile|Mux15~3_combout\);

-- Location: LCCOMB_X17_Y13_N30
\regFile|Mux15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux15~4_combout\ = (\ctrl|Selector0~6_combout\ & (\regFile|Mux15~1_combout\)) # (!\ctrl|Selector0~6_combout\ & ((\regFile|Mux15~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux15~1_combout\,
	datac => \regFile|Mux15~3_combout\,
	datad => \ctrl|Selector0~6_combout\,
	combout => \regFile|Mux15~4_combout\);

-- Location: FF_X21_Y9_N15
\regFile|regFile[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[3][14]~feeder_combout\,
	asdata => \ALU|Mult0|auto_generated|op_1~56_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sclr => \regFile|regFile[3][5]~52_combout\,
	sload => \ctrl|Decoder0~1_combout\,
	ena => \regFile|regFile[3][0]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[3][14]~q\);

-- Location: LCCOMB_X11_Y8_N26
\regFile|Mux17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux17~2_combout\ = (\ctrl|Selector2~7_combout\ & ((\regFile|regFile[1][14]~q\) # ((\ctrl|Selector1~2_combout\)))) # (!\ctrl|Selector2~7_combout\ & (((!\ctrl|Selector1~2_combout\ & \regFile|regFile[0][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector2~7_combout\,
	datab => \regFile|regFile[1][14]~q\,
	datac => \ctrl|Selector1~2_combout\,
	datad => \regFile|regFile[0][14]~q\,
	combout => \regFile|Mux17~2_combout\);

-- Location: LCCOMB_X19_Y10_N26
\regFile|Mux17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux17~3_combout\ = (\ctrl|Selector1~2_combout\ & ((\regFile|Mux17~2_combout\ & (\regFile|regFile[3][14]~q\)) # (!\regFile|Mux17~2_combout\ & ((\regFile|regFile[2][14]~q\))))) # (!\ctrl|Selector1~2_combout\ & (((\regFile|Mux17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector1~2_combout\,
	datab => \regFile|regFile[3][14]~q\,
	datac => \regFile|regFile[2][14]~q\,
	datad => \regFile|Mux17~2_combout\,
	combout => \regFile|Mux17~3_combout\);

-- Location: LCCOMB_X18_Y13_N14
\regFile|Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux17~0_combout\ = (\ctrl|Selector1~2_combout\ & (((\regFile|regFile[6][14]~q\) # (\ctrl|Selector2~7_combout\)))) # (!\ctrl|Selector1~2_combout\ & (\regFile|regFile[4][14]~q\ & ((!\ctrl|Selector2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[4][14]~q\,
	datab => \ctrl|Selector1~2_combout\,
	datac => \regFile|regFile[6][14]~q\,
	datad => \ctrl|Selector2~7_combout\,
	combout => \regFile|Mux17~0_combout\);

-- Location: LCCOMB_X19_Y10_N10
\regFile|Mux17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux17~1_combout\ = (\regFile|Mux17~0_combout\ & ((\regFile|regFile[7][14]~q\) # ((!\ctrl|Selector2~7_combout\)))) # (!\regFile|Mux17~0_combout\ & (((\ctrl|Selector2~7_combout\ & \regFile|regFile[5][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux17~0_combout\,
	datab => \regFile|regFile[7][14]~q\,
	datac => \ctrl|Selector2~7_combout\,
	datad => \regFile|regFile[5][14]~q\,
	combout => \regFile|Mux17~1_combout\);

-- Location: LCCOMB_X19_Y10_N22
\regFile|Mux17~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux17~4_combout\ = (\ctrl|Selector0~6_combout\ & ((\regFile|Mux17~1_combout\))) # (!\ctrl|Selector0~6_combout\ & (\regFile|Mux17~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux17~3_combout\,
	datab => \ctrl|Selector0~6_combout\,
	datad => \regFile|Mux17~1_combout\,
	combout => \regFile|Mux17~4_combout\);

-- Location: LCCOMB_X16_Y13_N16
\regFile|Mux16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux16~2_combout\ = (\ctrl|Selector2~7_combout\ & (((\regFile|regFile[1][15]~q\) # (\ctrl|Selector1~2_combout\)))) # (!\ctrl|Selector2~7_combout\ & (\regFile|regFile[0][15]~q\ & ((!\ctrl|Selector1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[0][15]~q\,
	datab => \ctrl|Selector2~7_combout\,
	datac => \regFile|regFile[1][15]~q\,
	datad => \ctrl|Selector1~2_combout\,
	combout => \regFile|Mux16~2_combout\);

-- Location: LCCOMB_X17_Y13_N14
\regFile|Mux16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux16~3_combout\ = (\ctrl|Selector1~2_combout\ & ((\regFile|Mux16~2_combout\ & (\regFile|regFile[3][15]~q\)) # (!\regFile|Mux16~2_combout\ & ((\regFile|regFile[2][15]~q\))))) # (!\ctrl|Selector1~2_combout\ & (((\regFile|Mux16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[3][15]~q\,
	datab => \ctrl|Selector1~2_combout\,
	datac => \regFile|regFile[2][15]~q\,
	datad => \regFile|Mux16~2_combout\,
	combout => \regFile|Mux16~3_combout\);

-- Location: LCCOMB_X17_Y13_N16
\ALU|aluOut~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|aluOut~15_combout\ = \aluOp2[15]~129_combout\ $ (((\ctrl|Selector0~6_combout\ & (\regFile|Mux16~1_combout\)) # (!\ctrl|Selector0~6_combout\ & ((\regFile|Mux16~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux16~1_combout\,
	datab => \aluOp2[15]~129_combout\,
	datac => \regFile|Mux16~3_combout\,
	datad => \ctrl|Selector0~6_combout\,
	combout => \ALU|aluOut~15_combout\);

-- Location: LCCOMB_X22_Y12_N30
\ALU|Mux16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux16~2_combout\ = (\regFile|Mux16~4_combout\ & (\ctrl|WideOr6~4_combout\ $ (((!\ctrl|WideOr7~2_combout\ & \aluOp2[15]~129_combout\))))) # (!\regFile|Mux16~4_combout\ & ((\ctrl|WideOr6~4_combout\ & ((\aluOp2[15]~129_combout\))) # 
-- (!\ctrl|WideOr6~4_combout\ & (\ctrl|WideOr7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr7~2_combout\,
	datab => \ctrl|WideOr6~4_combout\,
	datac => \aluOp2[15]~129_combout\,
	datad => \regFile|Mux16~4_combout\,
	combout => \ALU|Mux16~2_combout\);

-- Location: LCCOMB_X22_Y12_N4
\ALU|Mux16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux16~3_combout\ = (\ALU|Mux7~3_combout\ & (((\ALU|Mux7~14_combout\)))) # (!\ALU|Mux7~3_combout\ & ((\ALU|Mux7~14_combout\ & ((\ALU|Mux16~2_combout\))) # (!\ALU|Mux7~14_combout\ & (!\ALU|aluOut~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|aluOut~15_combout\,
	datab => \ALU|Mux7~3_combout\,
	datac => \ALU|Mux16~2_combout\,
	datad => \ALU|Mux7~14_combout\,
	combout => \ALU|Mux16~3_combout\);

-- Location: LCCOMB_X22_Y12_N2
\ALU|Mux16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux16~4_combout\ = (\ALU|Mux16~3_combout\ & (((!\regFile|Mux16~4_combout\) # (!\aluOp2[15]~129_combout\)) # (!\ALU|Mux7~3_combout\))) # (!\ALU|Mux16~3_combout\ & (\ALU|Mux7~3_combout\ & (!\aluOp2[15]~129_combout\ & !\regFile|Mux16~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux16~3_combout\,
	datab => \ALU|Mux7~3_combout\,
	datac => \aluOp2[15]~129_combout\,
	datad => \regFile|Mux16~4_combout\,
	combout => \ALU|Mux16~4_combout\);

-- Location: LCCOMB_X23_Y13_N22
\ALU|Div0|auto_generated|divider|divider|selnose[462]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose[462]~62_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\ & !\aluOp2[15]~129_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\,
	datad => \aluOp2[15]~129_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|selnose[462]~62_combout\);

-- Location: LCCOMB_X24_Y11_N26
\ALU|Div0|auto_generated|divider|divider|StageOut[462]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[462]~105_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[462]~62_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[429]~91_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[462]~62_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[429]~91_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[462]~62_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[429]~91_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[462]~105_combout\);

-- Location: LCCOMB_X24_Y11_N24
\ALU|Div0|auto_generated|divider|divider|StageOut[461]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[461]~106_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[462]~62_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[428]~92_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[462]~62_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[428]~92_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[428]~92_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[462]~62_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[461]~106_combout\);

-- Location: LCCOMB_X24_Y11_N22
\ALU|Div0|auto_generated|divider|divider|StageOut[460]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[460]~107_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[462]~62_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[427]~93_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[462]~62_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[427]~93_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[427]~93_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[462]~62_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[460]~107_combout\);

-- Location: LCCOMB_X24_Y11_N20
\ALU|Div0|auto_generated|divider|divider|StageOut[459]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[459]~108_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[462]~62_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[426]~94_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[462]~62_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[426]~94_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[462]~62_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[426]~94_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[459]~108_combout\);

-- Location: LCCOMB_X26_Y11_N28
\ALU|Div0|auto_generated|divider|divider|StageOut[458]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[458]~109_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[462]~62_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[425]~95_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[462]~62_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[425]~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[462]~62_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[425]~95_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[458]~109_combout\);

-- Location: LCCOMB_X16_Y11_N26
\ALU|Div0|auto_generated|divider|divider|StageOut[457]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[457]~110_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[462]~62_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[424]~96_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[462]~62_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[424]~96_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[462]~62_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[424]~96_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[457]~110_combout\);

-- Location: LCCOMB_X21_Y11_N2
\ALU|Div0|auto_generated|divider|divider|StageOut[456]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[456]~111_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[462]~62_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[423]~97_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[462]~62_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[423]~97_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[462]~62_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[423]~97_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[456]~111_combout\);

-- Location: LCCOMB_X24_Y13_N16
\ALU|Div0|auto_generated|divider|divider|StageOut[455]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[455]~112_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[462]~62_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[422]~98_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[462]~62_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[422]~98_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[422]~98_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[462]~62_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[455]~112_combout\);

-- Location: LCCOMB_X24_Y12_N4
\ALU|Div0|auto_generated|divider|divider|StageOut[454]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[454]~113_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[462]~62_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[421]~99_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[462]~62_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[421]~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[462]~62_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[421]~99_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[454]~113_combout\);

-- Location: LCCOMB_X24_Y12_N6
\ALU|Div0|auto_generated|divider|divider|StageOut[453]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[453]~114_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[462]~62_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[420]~100_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[462]~62_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[420]~100_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[462]~62_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[420]~100_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[453]~114_combout\);

-- Location: LCCOMB_X24_Y12_N12
\ALU|Div0|auto_generated|divider|divider|StageOut[452]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[452]~115_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[462]~62_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[419]~101_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[462]~62_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[419]~101_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[462]~62_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[419]~101_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[452]~115_combout\);

-- Location: LCCOMB_X24_Y13_N30
\ALU|Div0|auto_generated|divider|divider|StageOut[451]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[451]~116_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[462]~62_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[418]~102_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[462]~62_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[418]~102_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[462]~62_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[418]~102_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[451]~116_combout\);

-- Location: LCCOMB_X23_Y13_N8
\ALU|Div0|auto_generated|divider|divider|StageOut[450]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[450]~117_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[462]~62_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[417]~103_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[462]~62_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[417]~103_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[417]~103_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|selnose[462]~62_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[450]~117_combout\);

-- Location: LCCOMB_X23_Y13_N2
\ALU|Div0|auto_generated|divider|divider|StageOut[449]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[449]~118_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[462]~62_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[416]~104_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[462]~62_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[416]~104_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[416]~104_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|selnose[462]~62_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[449]~118_combout\);

-- Location: LCCOMB_X24_Y13_N8
\ALU|Div0|auto_generated|divider|divider|StageOut[448]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[448]~119_combout\ = (\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\regFile|Mux14~4_combout\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\ALU|Div0|auto_generated|divider|divider|selnose[462]~62_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[462]~62_combout\ & (\regFile|Mux14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux14~4_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|selnose[462]~62_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[448]~119_combout\);

-- Location: LCCOMB_X24_Y12_N16
\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout\ = (\regFile|Mux15~4_combout\ & ((GND) # (!\aluOp2[0]~14_combout\))) # (!\regFile|Mux15~4_combout\ & (\aluOp2[0]~14_combout\ $ (GND)))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\ = CARRY((\regFile|Mux15~4_combout\) # (!\aluOp2[0]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux15~4_combout\,
	datab => \aluOp2[0]~14_combout\,
	datad => VCC,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\);

-- Location: LCCOMB_X24_Y12_N18
\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout\ = (\aluOp2[1]~10_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[448]~119_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[448]~119_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\) # (GND))))) # (!\aluOp2[1]~10_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[448]~119_combout\ 
-- & (\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[448]~119_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3\ = CARRY((\aluOp2[1]~10_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[448]~119_combout\))) # 
-- (!\aluOp2[1]~10_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[448]~119_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[1]~10_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[448]~119_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3\);

-- Location: LCCOMB_X24_Y12_N20
\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout\ = ((\regFile|Mux61~4_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[449]~118_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\ = CARRY((\regFile|Mux61~4_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[449]~118_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3\)) # 
-- (!\regFile|Mux61~4_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[449]~118_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux61~4_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[449]~118_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\);

-- Location: LCCOMB_X24_Y12_N22
\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[450]~117_combout\ & ((\aluOp2[3]~187_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\)) # 
-- (!\aluOp2[3]~187_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[450]~117_combout\ & ((\aluOp2[3]~187_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\) # (GND))) # (!\aluOp2[3]~187_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[450]~117_combout\ & (\aluOp2[3]~187_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[450]~117_combout\ & ((\aluOp2[3]~187_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[450]~117_combout\,
	datab => \aluOp2[3]~187_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7\);

-- Location: LCCOMB_X24_Y12_N24
\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[451]~116_combout\ $ (\aluOp2[4]~155_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[451]~116_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7\) # (!\aluOp2[4]~155_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[451]~116_combout\ & (!\aluOp2[4]~155_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[451]~116_combout\,
	datab => \aluOp2[4]~155_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9\);

-- Location: LCCOMB_X24_Y12_N26
\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[452]~115_combout\ & ((\aluOp2[5]~186_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9\)) # 
-- (!\aluOp2[5]~186_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[452]~115_combout\ & ((\aluOp2[5]~186_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9\) # (GND))) # (!\aluOp2[5]~186_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[452]~115_combout\ & (\aluOp2[5]~186_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[452]~115_combout\ & ((\aluOp2[5]~186_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[452]~115_combout\,
	datab => \aluOp2[5]~186_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11\);

-- Location: LCCOMB_X24_Y12_N28
\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[453]~114_combout\ $ (\aluOp2[6]~177_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[453]~114_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11\) # (!\aluOp2[6]~177_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[453]~114_combout\ & (!\aluOp2[6]~177_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[453]~114_combout\,
	datab => \aluOp2[6]~177_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13\);

-- Location: LCCOMB_X24_Y12_N30
\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~14_combout\ = (\aluOp2[7]~149_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[454]~113_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[454]~113_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13\) # (GND))))) # (!\aluOp2[7]~149_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[454]~113_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[454]~113_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15\ = CARRY((\aluOp2[7]~149_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[454]~113_combout\))) # 
-- (!\aluOp2[7]~149_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[454]~113_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[7]~149_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[454]~113_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~14_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15\);

-- Location: LCCOMB_X24_Y11_N0
\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~16_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[455]~112_combout\ $ (\aluOp2[8]~143_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[455]~112_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15\) # (!\aluOp2[8]~143_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[455]~112_combout\ & (!\aluOp2[8]~143_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[455]~112_combout\,
	datab => \aluOp2[8]~143_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~16_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17\);

-- Location: LCCOMB_X24_Y11_N2
\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~18_combout\ = (\aluOp2[9]~137_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[456]~111_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[456]~111_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17\) # (GND))))) # (!\aluOp2[9]~137_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[456]~111_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[456]~111_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19\ = CARRY((\aluOp2[9]~137_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[456]~111_combout\))) # 
-- (!\aluOp2[9]~137_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[456]~111_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[9]~137_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[456]~111_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~18_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19\);

-- Location: LCCOMB_X24_Y11_N4
\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~20_combout\ = ((\aluOp2[10]~19_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[457]~110_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21\ = CARRY((\aluOp2[10]~19_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[457]~110_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19\)) # 
-- (!\aluOp2[10]~19_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[457]~110_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[10]~19_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[457]~110_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~20_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21\);

-- Location: LCCOMB_X24_Y11_N6
\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[458]~109_combout\ & ((\aluOp2[11]~24_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21\)) 
-- # (!\aluOp2[11]~24_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[458]~109_combout\ & ((\aluOp2[11]~24_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21\) # (GND))) # (!\aluOp2[11]~24_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[458]~109_combout\ & (\aluOp2[11]~24_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[458]~109_combout\ & ((\aluOp2[11]~24_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[458]~109_combout\,
	datab => \aluOp2[11]~24_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23\);

-- Location: LCCOMB_X24_Y11_N8
\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~24_combout\ = ((\aluOp2[12]~29_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[459]~108_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25\ = CARRY((\aluOp2[12]~29_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[459]~108_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23\)) # 
-- (!\aluOp2[12]~29_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[459]~108_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[12]~29_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[459]~108_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~24_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25\);

-- Location: LCCOMB_X24_Y11_N10
\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~26_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[460]~107_combout\ & ((\aluOp2[13]~119_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25\)) 
-- # (!\aluOp2[13]~119_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[460]~107_combout\ & ((\aluOp2[13]~119_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25\) # (GND))) # (!\aluOp2[13]~119_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[460]~107_combout\ & (\aluOp2[13]~119_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[460]~107_combout\ & ((\aluOp2[13]~119_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[460]~107_combout\,
	datab => \aluOp2[13]~119_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~26_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27\);

-- Location: LCCOMB_X24_Y11_N12
\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~28_combout\ = ((\aluOp2[14]~124_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[461]~106_combout\ $ 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27\)))) # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29\ = CARRY((\aluOp2[14]~124_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[461]~106_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27\)) # 
-- (!\aluOp2[14]~124_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[461]~106_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[14]~124_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[461]~106_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~28_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29\);

-- Location: LCCOMB_X24_Y11_N14
\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~30_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[462]~105_combout\ & ((\aluOp2[15]~129_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29\)) 
-- # (!\aluOp2[15]~129_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[462]~105_combout\ & ((\aluOp2[15]~129_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29\) # (GND))) # (!\aluOp2[15]~129_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[462]~105_combout\ & (\aluOp2[15]~129_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[462]~105_combout\ & ((\aluOp2[15]~129_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[462]~105_combout\,
	datab => \aluOp2[15]~129_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~30_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31\);

-- Location: LCCOMB_X24_Y11_N16
\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ = \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\);

-- Location: LCCOMB_X24_Y11_N18
\ALU|Div0|auto_generated|divider|divider|StageOut[495]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[495]~120_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[462]~105_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~30_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[462]~105_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[462]~105_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~30_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[495]~120_combout\);

-- Location: LCCOMB_X24_Y11_N28
\ALU|Div0|auto_generated|divider|divider|StageOut[494]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[494]~121_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[461]~106_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~28_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[461]~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~28_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[461]~106_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[494]~121_combout\);

-- Location: LCCOMB_X24_Y11_N30
\ALU|Div0|auto_generated|divider|divider|StageOut[493]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[493]~122_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[460]~107_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~26_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[460]~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~26_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[460]~107_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[493]~122_combout\);

-- Location: LCCOMB_X22_Y9_N24
\ALU|Div0|auto_generated|divider|divider|StageOut[492]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[492]~123_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[459]~108_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~24_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[459]~108_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[459]~108_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~24_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[492]~123_combout\);

-- Location: LCCOMB_X23_Y11_N26
\ALU|Div0|auto_generated|divider|divider|StageOut[491]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[491]~124_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[458]~109_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[458]~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[458]~109_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[491]~124_combout\);

-- Location: LCCOMB_X23_Y11_N24
\ALU|Div0|auto_generated|divider|divider|StageOut[490]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[490]~125_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[457]~110_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~20_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[457]~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~20_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[457]~110_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[490]~125_combout\);

-- Location: LCCOMB_X23_Y11_N22
\ALU|Div0|auto_generated|divider|divider|StageOut[489]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[489]~126_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[456]~111_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~18_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[456]~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~18_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[456]~111_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[489]~126_combout\);

-- Location: LCCOMB_X24_Y13_N2
\ALU|Div0|auto_generated|divider|divider|StageOut[488]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[488]~127_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[455]~112_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~16_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[455]~112_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[455]~112_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~16_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[488]~127_combout\);

-- Location: LCCOMB_X23_Y12_N4
\ALU|Div0|auto_generated|divider|divider|StageOut[487]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[487]~128_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[454]~113_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~14_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[454]~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~14_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|StageOut[454]~113_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[487]~128_combout\);

-- Location: LCCOMB_X23_Y12_N10
\ALU|Div0|auto_generated|divider|divider|StageOut[486]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[486]~129_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[453]~114_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[453]~114_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[453]~114_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[486]~129_combout\);

-- Location: LCCOMB_X24_Y12_N2
\ALU|Div0|auto_generated|divider|divider|StageOut[485]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[485]~130_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[452]~115_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[452]~115_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[452]~115_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[485]~130_combout\);

-- Location: LCCOMB_X24_Y13_N12
\ALU|Div0|auto_generated|divider|divider|StageOut[484]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[484]~131_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[451]~116_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[451]~116_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[451]~116_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[484]~131_combout\);

-- Location: LCCOMB_X23_Y13_N28
\ALU|Div0|auto_generated|divider|divider|StageOut[483]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[483]~132_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[450]~117_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[450]~117_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[450]~117_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[483]~132_combout\);

-- Location: LCCOMB_X23_Y13_N30
\ALU|Div0|auto_generated|divider|divider|StageOut[482]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[482]~133_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[449]~118_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[449]~118_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[449]~118_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[482]~133_combout\);

-- Location: LCCOMB_X24_Y13_N14
\ALU|Div0|auto_generated|divider|divider|StageOut[481]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[481]~134_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[448]~119_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[448]~119_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[448]~119_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[481]~134_combout\);

-- Location: LCCOMB_X23_Y12_N8
\ALU|Div0|auto_generated|divider|divider|StageOut[480]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[480]~135_combout\ = (\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & (((\regFile|Mux15~4_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & ((\ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\ & ((\regFile|Mux15~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout\,
	datab => \regFile|Mux15~4_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[480]~135_combout\);

-- Location: LCCOMB_X23_Y12_N14
\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~0_combout\ = (\aluOp2[0]~14_combout\ & (\regFile|Mux16~4_combout\ $ (VCC))) # (!\aluOp2[0]~14_combout\ & ((\regFile|Mux16~4_combout\) # (GND)))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~1\ = CARRY((\regFile|Mux16~4_combout\) # (!\aluOp2[0]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[0]~14_combout\,
	datab => \regFile|Mux16~4_combout\,
	datad => VCC,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~0_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~1\);

-- Location: LCCOMB_X23_Y12_N16
\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~2_combout\ = (\aluOp2[1]~10_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[480]~135_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~1\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[480]~135_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~1\) # (GND))))) # (!\aluOp2[1]~10_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[480]~135_combout\ 
-- & (\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~1\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[480]~135_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~1\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~3\ = CARRY((\aluOp2[1]~10_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~1\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[480]~135_combout\))) # 
-- (!\aluOp2[1]~10_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[480]~135_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[1]~10_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[480]~135_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~1\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~2_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~3\);

-- Location: LCCOMB_X23_Y12_N18
\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~4_combout\ = ((\regFile|Mux61~4_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[481]~134_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~3\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~5\ = CARRY((\regFile|Mux61~4_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[481]~134_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~3\)) # 
-- (!\regFile|Mux61~4_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[481]~134_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux61~4_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[481]~134_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~3\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~4_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~5\);

-- Location: LCCOMB_X23_Y12_N20
\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~6_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[482]~133_combout\ & ((\aluOp2[3]~187_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~5\)) # 
-- (!\aluOp2[3]~187_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~5\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[482]~133_combout\ & ((\aluOp2[3]~187_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~5\) # (GND))) # (!\aluOp2[3]~187_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~5\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~7\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[482]~133_combout\ & (\aluOp2[3]~187_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~5\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[482]~133_combout\ & ((\aluOp2[3]~187_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[482]~133_combout\,
	datab => \aluOp2[3]~187_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~5\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~6_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~7\);

-- Location: LCCOMB_X23_Y12_N22
\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~8_combout\ = ((\aluOp2[4]~155_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[483]~132_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~7\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~9\ = CARRY((\aluOp2[4]~155_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[483]~132_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~7\)) # 
-- (!\aluOp2[4]~155_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[483]~132_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[4]~155_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[483]~132_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~7\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~8_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~9\);

-- Location: LCCOMB_X23_Y12_N24
\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10_combout\ = (\aluOp2[5]~186_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[484]~131_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~9\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[484]~131_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~9\) # (GND))))) # (!\aluOp2[5]~186_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[484]~131_combout\ 
-- & (\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~9\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[484]~131_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~9\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~11\ = CARRY((\aluOp2[5]~186_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~9\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[484]~131_combout\))) # 
-- (!\aluOp2[5]~186_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[484]~131_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[5]~186_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[484]~131_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~9\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~11\);

-- Location: LCCOMB_X23_Y12_N26
\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[485]~130_combout\ $ (\aluOp2[6]~177_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~11\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~13\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[485]~130_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~11\) # (!\aluOp2[6]~177_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[485]~130_combout\ & (!\aluOp2[6]~177_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[485]~130_combout\,
	datab => \aluOp2[6]~177_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~11\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~13\);

-- Location: LCCOMB_X23_Y12_N28
\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~14_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[486]~129_combout\ & ((\aluOp2[7]~149_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~13\)) # 
-- (!\aluOp2[7]~149_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~13\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[486]~129_combout\ & ((\aluOp2[7]~149_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~13\) # (GND))) # (!\aluOp2[7]~149_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~13\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~15\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[486]~129_combout\ & (\aluOp2[7]~149_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~13\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[486]~129_combout\ & ((\aluOp2[7]~149_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[486]~129_combout\,
	datab => \aluOp2[7]~149_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~13\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~14_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~15\);

-- Location: LCCOMB_X23_Y12_N30
\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~16_combout\ = ((\aluOp2[8]~143_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[487]~128_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~15\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~17\ = CARRY((\aluOp2[8]~143_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[487]~128_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~15\)) # 
-- (!\aluOp2[8]~143_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[487]~128_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[8]~143_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[487]~128_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~15\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~16_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~17\);

-- Location: LCCOMB_X23_Y11_N0
\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~18_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[488]~127_combout\ & ((\aluOp2[9]~137_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~17\)) # 
-- (!\aluOp2[9]~137_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~17\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[488]~127_combout\ & ((\aluOp2[9]~137_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~17\) # (GND))) # (!\aluOp2[9]~137_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~17\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~19\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[488]~127_combout\ & (\aluOp2[9]~137_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~17\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[488]~127_combout\ & ((\aluOp2[9]~137_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[488]~127_combout\,
	datab => \aluOp2[9]~137_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~17\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~18_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~19\);

-- Location: LCCOMB_X23_Y11_N2
\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~20_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[489]~126_combout\ $ (\aluOp2[10]~19_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~19\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~21\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[489]~126_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~19\) # (!\aluOp2[10]~19_combout\))) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[489]~126_combout\ & (!\aluOp2[10]~19_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[489]~126_combout\,
	datab => \aluOp2[10]~19_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~19\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~20_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~21\);

-- Location: LCCOMB_X23_Y11_N4
\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22_combout\ = (\aluOp2[11]~24_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[490]~125_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~21\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[490]~125_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~21\) # (GND))))) # (!\aluOp2[11]~24_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[490]~125_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~21\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[490]~125_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~21\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~23\ = CARRY((\aluOp2[11]~24_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~21\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[490]~125_combout\))) 
-- # (!\aluOp2[11]~24_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[490]~125_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[11]~24_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[490]~125_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~21\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~23\);

-- Location: LCCOMB_X23_Y11_N6
\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~24_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[491]~124_combout\ $ (\aluOp2[12]~29_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~23\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~25\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[491]~124_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~23\) # (!\aluOp2[12]~29_combout\))) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[491]~124_combout\ & (!\aluOp2[12]~29_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[491]~124_combout\,
	datab => \aluOp2[12]~29_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~23\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~24_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~25\);

-- Location: LCCOMB_X23_Y11_N8
\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~26_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[492]~123_combout\ & ((\aluOp2[13]~119_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~25\)) 
-- # (!\aluOp2[13]~119_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~25\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[492]~123_combout\ & ((\aluOp2[13]~119_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~25\) # (GND))) # (!\aluOp2[13]~119_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~25\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~27\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[492]~123_combout\ & (\aluOp2[13]~119_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~25\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[492]~123_combout\ & ((\aluOp2[13]~119_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[492]~123_combout\,
	datab => \aluOp2[13]~119_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~25\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~26_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~27\);

-- Location: LCCOMB_X23_Y11_N10
\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~28_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[493]~122_combout\ $ (\aluOp2[14]~124_combout\ $ 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~27\)))) # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~29\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[493]~122_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~27\) # 
-- (!\aluOp2[14]~124_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[493]~122_combout\ & (!\aluOp2[14]~124_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[493]~122_combout\,
	datab => \aluOp2[14]~124_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~27\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~28_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~29\);

-- Location: LCCOMB_X23_Y11_N12
\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~30_combout\ = (\aluOp2[15]~129_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[494]~121_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~29\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[494]~121_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~29\) # (GND))))) # (!\aluOp2[15]~129_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[494]~121_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~29\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[494]~121_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~29\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~31\ = CARRY((\aluOp2[15]~129_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~29\) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[494]~121_combout\))) # (!\aluOp2[15]~129_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[494]~121_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[15]~129_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[494]~121_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~29\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~30_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~31\);

-- Location: LCCOMB_X23_Y11_N14
\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~32_combout\ = ((\aluOp2[16]~114_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[495]~120_combout\ $ 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~31\)))) # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~33\ = CARRY((\aluOp2[16]~114_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[495]~120_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~31\)) # 
-- (!\aluOp2[16]~114_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[495]~120_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[16]~114_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[495]~120_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~31\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~32_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~33\);

-- Location: LCCOMB_X23_Y11_N16
\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\ = !\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~33\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~33\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\);

-- Location: LCCOMB_X23_Y6_N12
\ALU|Div0|auto_generated|divider|divider|selnose[528]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose\(528) = (\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\) # (((\aluOp2[18]~109_combout\) # (\aluOp2[17]~104_combout\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\,
	datac => \aluOp2[18]~109_combout\,
	datad => \aluOp2[17]~104_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|selnose\(528));

-- Location: LCCOMB_X22_Y12_N6
\ALU|Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux16~0_combout\ = (\ALU|Mux7~4_combout\ & ((\ALU|Mux7~3_combout\) # ((!\ALU|Div0|auto_generated|divider|divider|selnose\(528))))) # (!\ALU|Mux7~4_combout\ & (!\ALU|Mux7~3_combout\ & (\ALU|Mult0|auto_generated|w513w\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~4_combout\,
	datab => \ALU|Mux7~3_combout\,
	datac => \ALU|Mult0|auto_generated|w513w\(15),
	datad => \ALU|Div0|auto_generated|divider|divider|selnose\(528),
	combout => \ALU|Mux16~0_combout\);

-- Location: LCCOMB_X22_Y12_N12
\ALU|Mux16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux16~1_combout\ = (\ALU|Mux16~0_combout\ & (((\aluOp2[15]~129_combout\)) # (!\ALU|Mux7~3_combout\))) # (!\ALU|Mux16~0_combout\ & (\ALU|Mux7~3_combout\ & ((\regFile|Mux16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux16~0_combout\,
	datab => \ALU|Mux7~3_combout\,
	datac => \aluOp2[15]~129_combout\,
	datad => \regFile|Mux16~4_combout\,
	combout => \ALU|Mux16~1_combout\);

-- Location: LCCOMB_X22_Y12_N24
\ALU|Mux16~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux16~5_combout\ = (\ALU|Mux7~2_combout\ & (((\ALU|Mux7~5_combout\)))) # (!\ALU|Mux7~2_combout\ & ((\ALU|Mux7~5_combout\ & ((\ALU|Mux16~1_combout\))) # (!\ALU|Mux7~5_combout\ & (\ALU|Mux16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~2_combout\,
	datab => \ALU|Mux16~4_combout\,
	datac => \ALU|Mux7~5_combout\,
	datad => \ALU|Mux16~1_combout\,
	combout => \ALU|Mux16~5_combout\);

-- Location: LCCOMB_X22_Y12_N14
\ALU|Mux16~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux16~6_combout\ = (\ALU|Mux7~2_combout\ & ((\ALU|Mux16~5_combout\ & (\ALU|uFS|Add0~85_combout\)) # (!\ALU|Mux16~5_combout\ & ((\regFile|Mux15~4_combout\))))) # (!\ALU|Mux7~2_combout\ & (((\ALU|Mux16~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|uFS|Add0~85_combout\,
	datab => \regFile|Mux15~4_combout\,
	datac => \ALU|Mux7~2_combout\,
	datad => \ALU|Mux16~5_combout\,
	combout => \ALU|Mux16~6_combout\);

-- Location: LCCOMB_X19_Y12_N0
\ALU|Mux16~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux16~7_combout\ = (\ALU|SH|out[31]~0_combout\ & (\regFile|Mux17~4_combout\)) # (!\ALU|SH|out[31]~0_combout\ & ((\ALU|Mux16~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU|SH|out[31]~0_combout\,
	datac => \regFile|Mux17~4_combout\,
	datad => \ALU|Mux16~6_combout\,
	combout => \ALU|Mux16~7_combout\);

-- Location: LCCOMB_X19_Y12_N22
\regFile|regFile[3][15]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][15]~17_combout\ = (\ctrl|ld~2_combout\ & (\ram|ram_rtl_0|auto_generated|ram_block1a15\)) # (!\ctrl|ld~2_combout\ & ((\ALU|Mux16~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|ld~2_combout\,
	datac => \ram|ram_rtl_0|auto_generated|ram_block1a15\,
	datad => \ALU|Mux16~7_combout\,
	combout => \regFile|regFile[3][15]~17_combout\);

-- Location: FF_X19_Y12_N23
\regFile|regFile[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[3][15]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[6][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[6][15]~q\);

-- Location: LCCOMB_X19_Y12_N26
\regFile|Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux16~0_combout\ = (\ctrl|Selector1~2_combout\ & ((\regFile|regFile[6][15]~q\) # ((\ctrl|Selector2~7_combout\)))) # (!\ctrl|Selector1~2_combout\ & (((!\ctrl|Selector2~7_combout\ & \regFile|regFile[4][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector1~2_combout\,
	datab => \regFile|regFile[6][15]~q\,
	datac => \ctrl|Selector2~7_combout\,
	datad => \regFile|regFile[4][15]~q\,
	combout => \regFile|Mux16~0_combout\);

-- Location: LCCOMB_X19_Y12_N8
\regFile|Mux16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux16~1_combout\ = (\regFile|Mux16~0_combout\ & (((\regFile|regFile[7][15]~q\)) # (!\ctrl|Selector2~7_combout\))) # (!\regFile|Mux16~0_combout\ & (\ctrl|Selector2~7_combout\ & (\regFile|regFile[5][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux16~0_combout\,
	datab => \ctrl|Selector2~7_combout\,
	datac => \regFile|regFile[5][15]~q\,
	datad => \regFile|regFile[7][15]~q\,
	combout => \regFile|Mux16~1_combout\);

-- Location: LCCOMB_X17_Y13_N22
\regFile|Mux16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux16~4_combout\ = (\ctrl|Selector0~6_combout\ & (\regFile|Mux16~1_combout\)) # (!\ctrl|Selector0~6_combout\ & ((\regFile|Mux16~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux16~1_combout\,
	datab => \regFile|Mux16~3_combout\,
	datad => \ctrl|Selector0~6_combout\,
	combout => \regFile|Mux16~4_combout\);

-- Location: LCCOMB_X22_Y12_N0
\ALU|Mux15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux15~3_combout\ = (\ALU|Mux7~14_combout\ & (\ALU|Mux7~3_combout\)) # (!\ALU|Mux7~14_combout\ & ((\regFile|Mux15~4_combout\ & (!\ALU|Mux7~3_combout\ & \aluOp2[16]~114_combout\)) # (!\regFile|Mux15~4_combout\ & ((!\aluOp2[16]~114_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~14_combout\,
	datab => \ALU|Mux7~3_combout\,
	datac => \regFile|Mux15~4_combout\,
	datad => \aluOp2[16]~114_combout\,
	combout => \ALU|Mux15~3_combout\);

-- Location: LCCOMB_X17_Y13_N26
\ALU|aluOut~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|aluOut~16_combout\ = (\aluOp2[16]~114_combout\ & ((\ctrl|Selector0~6_combout\ & (\regFile|Mux15~1_combout\)) # (!\ctrl|Selector0~6_combout\ & ((\regFile|Mux15~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux15~1_combout\,
	datab => \aluOp2[16]~114_combout\,
	datac => \regFile|Mux15~3_combout\,
	datad => \ctrl|Selector0~6_combout\,
	combout => \ALU|aluOut~16_combout\);

-- Location: LCCOMB_X22_Y12_N18
\ALU|Mux15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux15~2_combout\ = (\regFile|Mux15~4_combout\ & (\ctrl|WideOr6~4_combout\ $ (((!\ctrl|WideOr7~2_combout\ & \aluOp2[16]~114_combout\))))) # (!\regFile|Mux15~4_combout\ & ((\ctrl|WideOr6~4_combout\ & ((\aluOp2[16]~114_combout\))) # 
-- (!\ctrl|WideOr6~4_combout\ & (\ctrl|WideOr7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr7~2_combout\,
	datab => \ctrl|WideOr6~4_combout\,
	datac => \regFile|Mux15~4_combout\,
	datad => \aluOp2[16]~114_combout\,
	combout => \ALU|Mux15~2_combout\);

-- Location: LCCOMB_X22_Y12_N10
\ALU|Mux15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux15~4_combout\ = (\ALU|Mux7~14_combout\ & ((\ALU|Mux15~3_combout\ & (!\ALU|aluOut~16_combout\)) # (!\ALU|Mux15~3_combout\ & ((\ALU|Mux15~2_combout\))))) # (!\ALU|Mux7~14_combout\ & (\ALU|Mux15~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~14_combout\,
	datab => \ALU|Mux15~3_combout\,
	datac => \ALU|aluOut~16_combout\,
	datad => \ALU|Mux15~2_combout\,
	combout => \ALU|Mux15~4_combout\);

-- Location: LCCOMB_X22_Y12_N16
\ALU|Mux15~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux15~5_combout\ = (\ALU|Mux7~5_combout\ & (((\ALU|Mux7~2_combout\)))) # (!\ALU|Mux7~5_combout\ & ((\ALU|Mux7~2_combout\ & ((\regFile|Mux14~4_combout\))) # (!\ALU|Mux7~2_combout\ & (\ALU|Mux15~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux15~4_combout\,
	datab => \ALU|Mux7~5_combout\,
	datac => \ALU|Mux7~2_combout\,
	datad => \regFile|Mux14~4_combout\,
	combout => \ALU|Mux15~5_combout\);

-- Location: LCCOMB_X22_Y12_N26
\ALU|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux15~0_combout\ = (\ALU|Mux7~4_combout\ & (((\ALU|Mux7~3_combout\)))) # (!\ALU|Mux7~4_combout\ & ((\ALU|Mux7~3_combout\ & (\regFile|Mux15~4_combout\)) # (!\ALU|Mux7~3_combout\ & ((\ALU|Mult0|auto_generated|w513w\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~4_combout\,
	datab => \regFile|Mux15~4_combout\,
	datac => \ALU|Mux7~3_combout\,
	datad => \ALU|Mult0|auto_generated|w513w\(16),
	combout => \ALU|Mux15~0_combout\);

-- Location: LCCOMB_X22_Y12_N28
\ALU|Div0|auto_generated|divider|divider|selnose[495]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose\(495) = (\ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\) # (!\ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[495]~48_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|selnose\(495));

-- Location: LCCOMB_X22_Y12_N8
\ALU|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux15~1_combout\ = (\ALU|Mux7~4_combout\ & ((\ALU|Mux15~0_combout\ & (\aluOp2[16]~114_combout\)) # (!\ALU|Mux15~0_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|selnose\(495)))))) # (!\ALU|Mux7~4_combout\ & (((\ALU|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~4_combout\,
	datab => \aluOp2[16]~114_combout\,
	datac => \ALU|Mux15~0_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|selnose\(495),
	combout => \ALU|Mux15~1_combout\);

-- Location: LCCOMB_X22_Y12_N22
\ALU|Mux15~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux15~6_combout\ = (\ALU|Mux15~5_combout\ & ((\ALU|uFS|Add0~87_combout\) # ((!\ALU|Mux7~5_combout\)))) # (!\ALU|Mux15~5_combout\ & (((\ALU|Mux15~1_combout\ & \ALU|Mux7~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|uFS|Add0~87_combout\,
	datab => \ALU|Mux15~5_combout\,
	datac => \ALU|Mux15~1_combout\,
	datad => \ALU|Mux7~5_combout\,
	combout => \ALU|Mux15~6_combout\);

-- Location: LCCOMB_X19_Y12_N6
\ALU|Mux15~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux15~7_combout\ = (\ALU|SH|out[31]~0_combout\ & (\regFile|Mux16~4_combout\)) # (!\ALU|SH|out[31]~0_combout\ & ((\ALU|Mux15~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU|SH|out[31]~0_combout\,
	datac => \regFile|Mux16~4_combout\,
	datad => \ALU|Mux15~6_combout\,
	combout => \ALU|Mux15~7_combout\);

-- Location: LCCOMB_X16_Y14_N4
\regFile|regFile[3][18]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][18]~14_combout\ = (\ctrl|ld~2_combout\ & (\ram|ram_rtl_0|auto_generated|ram_block1a18\)) # (!\ctrl|ld~2_combout\ & ((\ALU|Mux13~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|ram_rtl_0|auto_generated|ram_block1a18\,
	datab => \ALU|Mux13~7_combout\,
	datad => \ctrl|ld~2_combout\,
	combout => \regFile|regFile[3][18]~14_combout\);

-- Location: LCCOMB_X16_Y6_N8
\regFile|regFile[3][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][18]~feeder_combout\ = \regFile|regFile[3][18]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][18]~14_combout\,
	combout => \regFile|regFile[3][18]~feeder_combout\);

-- Location: FF_X16_Y6_N9
\regFile|regFile[3][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[3][18]~feeder_combout\,
	asdata => \ALU|Mult0|auto_generated|op_1~64_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sclr => \regFile|regFile[3][5]~52_combout\,
	sload => \ctrl|Decoder0~1_combout\,
	ena => \regFile|regFile[3][0]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[3][18]~q\);

-- Location: LCCOMB_X14_Y14_N26
\regFile|Mux13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux13~2_combout\ = (\ctrl|Selector1~2_combout\ & (((\ctrl|Selector2~7_combout\)))) # (!\ctrl|Selector1~2_combout\ & ((\ctrl|Selector2~7_combout\ & (\regFile|regFile[1][18]~q\)) # (!\ctrl|Selector2~7_combout\ & ((\regFile|regFile[0][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[1][18]~q\,
	datab => \regFile|regFile[0][18]~q\,
	datac => \ctrl|Selector1~2_combout\,
	datad => \ctrl|Selector2~7_combout\,
	combout => \regFile|Mux13~2_combout\);

-- Location: LCCOMB_X13_Y14_N14
\regFile|Mux13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux13~3_combout\ = (\ctrl|Selector1~2_combout\ & ((\regFile|Mux13~2_combout\ & (\regFile|regFile[3][18]~q\)) # (!\regFile|Mux13~2_combout\ & ((\regFile|regFile[2][18]~q\))))) # (!\ctrl|Selector1~2_combout\ & (((\regFile|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[3][18]~q\,
	datab => \ctrl|Selector1~2_combout\,
	datac => \regFile|regFile[2][18]~q\,
	datad => \regFile|Mux13~2_combout\,
	combout => \regFile|Mux13~3_combout\);

-- Location: LCCOMB_X13_Y14_N0
\regFile|Mux13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux13~4_combout\ = (\ctrl|Selector0~6_combout\ & ((\regFile|Mux13~1_combout\))) # (!\ctrl|Selector0~6_combout\ & (\regFile|Mux13~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux13~3_combout\,
	datab => \ctrl|Selector0~6_combout\,
	datad => \regFile|Mux13~1_combout\,
	combout => \regFile|Mux13~4_combout\);

-- Location: FF_X16_Y6_N21
\regFile|regFile[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[3][12]~feeder_combout\,
	asdata => \ALU|Mult0|auto_generated|op_1~52_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sclr => \regFile|regFile[3][5]~52_combout\,
	sload => \ctrl|Decoder0~1_combout\,
	ena => \regFile|regFile[3][0]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[3][12]~q\);

-- Location: FF_X16_Y12_N25
\regFile|regFile[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][12]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[2][0]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[2][12]~q\);

-- Location: FF_X12_Y15_N15
\regFile|regFile[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][12]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[1][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[1][12]~q\);

-- Location: LCCOMB_X13_Y12_N26
\aluOp2[12]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[12]~25_combout\ = (\ctrl|raddr2[1]~0_combout\ & (((\ctrl|raddr2[0]~1_combout\)))) # (!\ctrl|raddr2[1]~0_combout\ & ((\ctrl|raddr2[0]~1_combout\ & (\regFile|regFile[1][12]~q\)) # (!\ctrl|raddr2[0]~1_combout\ & ((\regFile|regFile[0][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[1][12]~q\,
	datab => \ctrl|raddr2[1]~0_combout\,
	datac => \regFile|regFile[0][12]~q\,
	datad => \ctrl|raddr2[0]~1_combout\,
	combout => \aluOp2[12]~25_combout\);

-- Location: LCCOMB_X16_Y12_N6
\aluOp2[12]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[12]~26_combout\ = (\ctrl|raddr2[1]~0_combout\ & ((\aluOp2[12]~25_combout\ & (\regFile|regFile[3][12]~q\)) # (!\aluOp2[12]~25_combout\ & ((\regFile|regFile[2][12]~q\))))) # (!\ctrl|raddr2[1]~0_combout\ & (((\aluOp2[12]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[3][12]~q\,
	datab => \regFile|regFile[2][12]~q\,
	datac => \ctrl|raddr2[1]~0_combout\,
	datad => \aluOp2[12]~25_combout\,
	combout => \aluOp2[12]~26_combout\);

-- Location: LCCOMB_X16_Y12_N20
\aluOp2[12]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[12]~29_combout\ = (\aluOp2[0]~9_combout\ & ((\aluOp2[12]~28_combout\) # ((\aluOp2[0]~5_combout\ & \aluOp2[12]~26_combout\)))) # (!\aluOp2[0]~9_combout\ & (\aluOp2[0]~5_combout\ & ((\aluOp2[12]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[0]~9_combout\,
	datab => \aluOp2[0]~5_combout\,
	datac => \aluOp2[12]~28_combout\,
	datad => \aluOp2[12]~26_combout\,
	combout => \aluOp2[12]~29_combout\);

-- Location: LCCOMB_X18_Y14_N28
\ALU|uFS|Add0~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~135_combout\ = \aluOp2[12]~29_combout\ $ (\ctrl|WideOr6~3_combout\ $ (((\ctrl|Selector7~4_combout\ & !\ctrl|WideOr6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[12]~29_combout\,
	datab => \ctrl|Selector7~4_combout\,
	datac => \ctrl|WideOr6~3_combout\,
	datad => \ctrl|WideOr6~2_combout\,
	combout => \ALU|uFS|Add0~135_combout\);

-- Location: LCCOMB_X12_Y12_N8
\regFile|Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux19~0_combout\ = (\ctrl|Selector1~2_combout\ & ((\regFile|regFile[6][12]~q\) # ((\ctrl|Selector2~7_combout\)))) # (!\ctrl|Selector1~2_combout\ & (((\regFile|regFile[4][12]~q\ & !\ctrl|Selector2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[6][12]~q\,
	datab => \regFile|regFile[4][12]~q\,
	datac => \ctrl|Selector1~2_combout\,
	datad => \ctrl|Selector2~7_combout\,
	combout => \regFile|Mux19~0_combout\);

-- Location: LCCOMB_X12_Y8_N22
\regFile|Mux19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux19~1_combout\ = (\ctrl|Selector2~7_combout\ & ((\regFile|Mux19~0_combout\ & ((\regFile|regFile[7][12]~q\))) # (!\regFile|Mux19~0_combout\ & (\regFile|regFile[5][12]~q\)))) # (!\ctrl|Selector2~7_combout\ & (((\regFile|Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector2~7_combout\,
	datab => \regFile|regFile[5][12]~q\,
	datac => \regFile|regFile[7][12]~q\,
	datad => \regFile|Mux19~0_combout\,
	combout => \regFile|Mux19~1_combout\);

-- Location: LCCOMB_X12_Y8_N20
\ALU|aluOut~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|aluOut~12_combout\ = (\aluOp2[12]~29_combout\ & ((\ctrl|Selector0~6_combout\ & (\regFile|Mux19~1_combout\)) # (!\ctrl|Selector0~6_combout\ & ((\regFile|Mux19~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux19~1_combout\,
	datab => \aluOp2[12]~29_combout\,
	datac => \ctrl|Selector0~6_combout\,
	datad => \regFile|Mux19~3_combout\,
	combout => \ALU|aluOut~12_combout\);

-- Location: LCCOMB_X12_Y8_N30
\ALU|Mux19~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux19~3_combout\ = (\ALU|Mux7~14_combout\ & (\ALU|Mux7~3_combout\)) # (!\ALU|Mux7~14_combout\ & ((\aluOp2[12]~29_combout\ & (!\ALU|Mux7~3_combout\ & \regFile|Mux19~4_combout\)) # (!\aluOp2[12]~29_combout\ & ((!\regFile|Mux19~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~3_combout\,
	datab => \aluOp2[12]~29_combout\,
	datac => \regFile|Mux19~4_combout\,
	datad => \ALU|Mux7~14_combout\,
	combout => \ALU|Mux19~3_combout\);

-- Location: LCCOMB_X12_Y8_N24
\ALU|Mux19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux19~2_combout\ = (\regFile|Mux19~4_combout\ & (\ctrl|WideOr6~4_combout\ $ (((!\ctrl|WideOr7~2_combout\ & \aluOp2[12]~29_combout\))))) # (!\regFile|Mux19~4_combout\ & ((\ctrl|WideOr6~4_combout\ & ((\aluOp2[12]~29_combout\))) # 
-- (!\ctrl|WideOr6~4_combout\ & (\ctrl|WideOr7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr6~4_combout\,
	datab => \ctrl|WideOr7~2_combout\,
	datac => \regFile|Mux19~4_combout\,
	datad => \aluOp2[12]~29_combout\,
	combout => \ALU|Mux19~2_combout\);

-- Location: LCCOMB_X12_Y8_N2
\ALU|Mux19~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux19~4_combout\ = (\ALU|Mux7~14_combout\ & ((\ALU|Mux19~3_combout\ & (!\ALU|aluOut~12_combout\)) # (!\ALU|Mux19~3_combout\ & ((\ALU|Mux19~2_combout\))))) # (!\ALU|Mux7~14_combout\ & (((\ALU|Mux19~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~14_combout\,
	datab => \ALU|aluOut~12_combout\,
	datac => \ALU|Mux19~3_combout\,
	datad => \ALU|Mux19~2_combout\,
	combout => \ALU|Mux19~4_combout\);

-- Location: LCCOMB_X22_Y14_N4
\ALU|Mux19~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux19~5_combout\ = (\ALU|Mux7~5_combout\ & (((\ALU|Mux7~2_combout\)))) # (!\ALU|Mux7~5_combout\ & ((\ALU|Mux7~2_combout\ & (\regFile|Mux18~4_combout\)) # (!\ALU|Mux7~2_combout\ & ((\ALU|Mux19~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux18~4_combout\,
	datab => \ALU|Mux19~4_combout\,
	datac => \ALU|Mux7~5_combout\,
	datad => \ALU|Mux7~2_combout\,
	combout => \ALU|Mux19~5_combout\);

-- Location: LCCOMB_X22_Y14_N20
\ALU|Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux19~0_combout\ = (\ALU|Mux7~4_combout\ & (\ALU|Mux7~3_combout\)) # (!\ALU|Mux7~4_combout\ & ((\ALU|Mux7~3_combout\ & (\regFile|Mux19~4_combout\)) # (!\ALU|Mux7~3_combout\ & ((\ALU|Mult0|auto_generated|w513w\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~4_combout\,
	datab => \ALU|Mux7~3_combout\,
	datac => \regFile|Mux19~4_combout\,
	datad => \ALU|Mult0|auto_generated|w513w\(12),
	combout => \ALU|Mux19~0_combout\);

-- Location: LCCOMB_X23_Y6_N4
\ALU|Div0|auto_generated|divider|divider|sel[528]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|sel\(528) = ((\aluOp2[18]~109_combout\) # (\aluOp2[17]~104_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\,
	datac => \aluOp2[18]~109_combout\,
	datad => \aluOp2[17]~104_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|sel\(528));

-- Location: LCCOMB_X23_Y11_N28
\ALU|Div0|auto_generated|divider|divider|StageOut[528]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[528]~136_combout\ = (\ALU|Div0|auto_generated|divider|divider|sel\(528) & (\ALU|Div0|auto_generated|divider|divider|StageOut[495]~120_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|sel\(528) & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[495]~120_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|sel\(528),
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[495]~120_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~32_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[528]~136_combout\);

-- Location: LCCOMB_X22_Y9_N26
\ALU|Div0|auto_generated|divider|divider|StageOut[527]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[527]~137_combout\ = (\ALU|Div0|auto_generated|divider|divider|sel\(528) & (\ALU|Div0|auto_generated|divider|divider|StageOut[494]~121_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|sel\(528) & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[494]~121_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[494]~121_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|sel\(528),
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~30_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[527]~137_combout\);

-- Location: LCCOMB_X22_Y9_N20
\ALU|Div0|auto_generated|divider|divider|StageOut[526]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[526]~138_combout\ = (\ALU|Div0|auto_generated|divider|divider|sel\(528) & (\ALU|Div0|auto_generated|divider|divider|StageOut[493]~122_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|sel\(528) & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[493]~122_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[493]~122_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|sel\(528),
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~28_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[526]~138_combout\);

-- Location: LCCOMB_X22_Y9_N30
\ALU|Div0|auto_generated|divider|divider|StageOut[525]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[525]~139_combout\ = (\ALU|Div0|auto_generated|divider|divider|sel\(528) & (\ALU|Div0|auto_generated|divider|divider|StageOut[492]~123_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|sel\(528) & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[492]~123_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|sel\(528),
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[492]~123_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~26_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[525]~139_combout\);

-- Location: LCCOMB_X23_Y11_N30
\ALU|Div0|auto_generated|divider|divider|StageOut[524]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[524]~140_combout\ = (\ALU|Div0|auto_generated|divider|divider|sel\(528) & (((\ALU|Div0|auto_generated|divider|divider|StageOut[491]~124_combout\)))) # (!\ALU|Div0|auto_generated|divider|divider|sel\(528) & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[491]~124_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~24_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|sel\(528),
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[491]~124_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[524]~140_combout\);

-- Location: LCCOMB_X23_Y11_N20
\ALU|Div0|auto_generated|divider|divider|StageOut[523]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[523]~141_combout\ = (\ALU|Div0|auto_generated|divider|divider|sel\(528) & (\ALU|Div0|auto_generated|divider|divider|StageOut[490]~125_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|sel\(528) & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[490]~125_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|sel\(528),
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[490]~125_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[523]~141_combout\);

-- Location: LCCOMB_X23_Y11_N18
\ALU|Div0|auto_generated|divider|divider|StageOut[522]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[522]~142_combout\ = (\ALU|Div0|auto_generated|divider|divider|sel\(528) & (((\ALU|Div0|auto_generated|divider|divider|StageOut[489]~126_combout\)))) # (!\ALU|Div0|auto_generated|divider|divider|sel\(528) & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[489]~126_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|sel\(528),
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~20_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[489]~126_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[522]~142_combout\);

-- Location: LCCOMB_X24_Y13_N0
\ALU|Div0|auto_generated|divider|divider|StageOut[521]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[521]~143_combout\ = (\ALU|Div0|auto_generated|divider|divider|sel\(528) & (\ALU|Div0|auto_generated|divider|divider|StageOut[488]~127_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|sel\(528) & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[488]~127_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|sel\(528),
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[488]~127_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~18_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[521]~143_combout\);

-- Location: LCCOMB_X23_Y12_N2
\ALU|Div0|auto_generated|divider|divider|StageOut[520]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[520]~144_combout\ = (\ALU|Div0|auto_generated|divider|divider|sel\(528) & (\ALU|Div0|auto_generated|divider|divider|StageOut[487]~128_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|sel\(528) & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[487]~128_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|sel\(528),
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[487]~128_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~16_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[520]~144_combout\);

-- Location: LCCOMB_X23_Y12_N0
\ALU|Div0|auto_generated|divider|divider|StageOut[519]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[519]~145_combout\ = (\ALU|Div0|auto_generated|divider|divider|sel\(528) & (((\ALU|Div0|auto_generated|divider|divider|StageOut[486]~129_combout\)))) # (!\ALU|Div0|auto_generated|divider|divider|sel\(528) & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[486]~129_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|sel\(528),
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~14_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[486]~129_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[519]~145_combout\);

-- Location: LCCOMB_X22_Y10_N4
\ALU|Div0|auto_generated|divider|divider|StageOut[518]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[518]~146_combout\ = (\ALU|Div0|auto_generated|divider|divider|sel\(528) & (\ALU|Div0|auto_generated|divider|divider|StageOut[485]~130_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|sel\(528) & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[485]~130_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[485]~130_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|sel\(528),
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[518]~146_combout\);

-- Location: LCCOMB_X22_Y10_N6
\ALU|Div0|auto_generated|divider|divider|StageOut[517]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[517]~147_combout\ = (\ALU|Div0|auto_generated|divider|divider|sel\(528) & (\ALU|Div0|auto_generated|divider|divider|StageOut[484]~131_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|sel\(528) & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[484]~131_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|sel\(528),
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[484]~131_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[517]~147_combout\);

-- Location: LCCOMB_X22_Y10_N12
\ALU|Div0|auto_generated|divider|divider|StageOut[516]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[516]~148_combout\ = (\ALU|Div0|auto_generated|divider|divider|sel\(528) & (\ALU|Div0|auto_generated|divider|divider|StageOut[483]~132_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|sel\(528) & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[483]~132_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|sel\(528),
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[483]~132_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~8_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[516]~148_combout\);

-- Location: LCCOMB_X22_Y10_N2
\ALU|Div0|auto_generated|divider|divider|StageOut[515]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[515]~149_combout\ = (\ALU|Div0|auto_generated|divider|divider|sel\(528) & (\ALU|Div0|auto_generated|divider|divider|StageOut[482]~133_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|sel\(528) & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[482]~133_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[482]~133_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|sel\(528),
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~6_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[515]~149_combout\);

-- Location: LCCOMB_X24_Y13_N26
\ALU|Div0|auto_generated|divider|divider|StageOut[514]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[514]~150_combout\ = (\ALU|Div0|auto_generated|divider|divider|sel\(528) & (((\ALU|Div0|auto_generated|divider|divider|StageOut[481]~134_combout\)))) # (!\ALU|Div0|auto_generated|divider|divider|sel\(528) & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[481]~134_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~4_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|sel\(528),
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[481]~134_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[514]~150_combout\);

-- Location: LCCOMB_X23_Y12_N6
\ALU|Div0|auto_generated|divider|divider|StageOut[513]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[513]~151_combout\ = (\ALU|Div0|auto_generated|divider|divider|sel\(528) & (((\ALU|Div0|auto_generated|divider|divider|StageOut[480]~135_combout\)))) # (!\ALU|Div0|auto_generated|divider|divider|sel\(528) & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[480]~135_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|sel\(528),
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~2_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[480]~135_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[513]~151_combout\);

-- Location: LCCOMB_X23_Y6_N26
\ALU|Div0|auto_generated|divider|divider|StageOut[512]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[512]~152_combout\ = (\ALU|Div0|auto_generated|divider|divider|sel\(528) & (\regFile|Mux16~4_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|sel\(528) & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\ & (\regFile|Mux16~4_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux16~4_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|sel\(528),
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~0_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[512]~152_combout\);

-- Location: LCCOMB_X22_Y10_N14
\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~0_combout\ = (\aluOp2[0]~14_combout\ & (\regFile|Mux17~4_combout\ $ (VCC))) # (!\aluOp2[0]~14_combout\ & ((\regFile|Mux17~4_combout\) # (GND)))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1\ = CARRY((\regFile|Mux17~4_combout\) # (!\aluOp2[0]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[0]~14_combout\,
	datab => \regFile|Mux17~4_combout\,
	datad => VCC,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~0_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1\);

-- Location: LCCOMB_X22_Y10_N16
\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~2_combout\ = (\aluOp2[1]~10_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[512]~152_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[512]~152_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1\) # (GND))))) # (!\aluOp2[1]~10_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[512]~152_combout\ 
-- & (\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[512]~152_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~3\ = CARRY((\aluOp2[1]~10_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[512]~152_combout\))) # 
-- (!\aluOp2[1]~10_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[512]~152_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[1]~10_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[512]~152_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~2_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~3\);

-- Location: LCCOMB_X22_Y10_N18
\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~4_combout\ = ((\regFile|Mux61~4_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[513]~151_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~3\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5\ = CARRY((\regFile|Mux61~4_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[513]~151_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~3\)) # 
-- (!\regFile|Mux61~4_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[513]~151_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux61~4_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[513]~151_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~3\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~4_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5\);

-- Location: LCCOMB_X22_Y10_N20
\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~6_combout\ = (\aluOp2[3]~187_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[514]~150_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[514]~150_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5\) # (GND))))) # (!\aluOp2[3]~187_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[514]~150_combout\ 
-- & (\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[514]~150_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~7\ = CARRY((\aluOp2[3]~187_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[514]~150_combout\))) # 
-- (!\aluOp2[3]~187_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[514]~150_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[3]~187_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[514]~150_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~6_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~7\);

-- Location: LCCOMB_X22_Y10_N22
\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~8_combout\ = ((\aluOp2[4]~155_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[515]~149_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~7\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9\ = CARRY((\aluOp2[4]~155_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[515]~149_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~7\)) # 
-- (!\aluOp2[4]~155_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[515]~149_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[4]~155_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[515]~149_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~7\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~8_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9\);

-- Location: LCCOMB_X22_Y10_N24
\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~10_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[516]~148_combout\ & ((\aluOp2[5]~186_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9\)) # 
-- (!\aluOp2[5]~186_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[516]~148_combout\ & ((\aluOp2[5]~186_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9\) # (GND))) # (!\aluOp2[5]~186_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~11\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[516]~148_combout\ & (\aluOp2[5]~186_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[516]~148_combout\ & ((\aluOp2[5]~186_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[516]~148_combout\,
	datab => \aluOp2[5]~186_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~10_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~11\);

-- Location: LCCOMB_X22_Y10_N26
\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~12_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[517]~147_combout\ $ (\aluOp2[6]~177_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~11\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~13\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[517]~147_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~11\) # (!\aluOp2[6]~177_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[517]~147_combout\ & (!\aluOp2[6]~177_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[517]~147_combout\,
	datab => \aluOp2[6]~177_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~11\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~12_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~13\);

-- Location: LCCOMB_X22_Y10_N28
\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~14_combout\ = (\aluOp2[7]~149_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[518]~146_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~13\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[518]~146_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~13\) # (GND))))) # (!\aluOp2[7]~149_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[518]~146_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~13\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[518]~146_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~13\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~15\ = CARRY((\aluOp2[7]~149_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~13\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[518]~146_combout\))) # 
-- (!\aluOp2[7]~149_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[518]~146_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[7]~149_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[518]~146_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~13\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~14_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~15\);

-- Location: LCCOMB_X22_Y10_N30
\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~16_combout\ = ((\aluOp2[8]~143_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[519]~145_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~15\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~17\ = CARRY((\aluOp2[8]~143_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[519]~145_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~15\)) # 
-- (!\aluOp2[8]~143_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[519]~145_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[8]~143_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[519]~145_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~15\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~16_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~17\);

-- Location: LCCOMB_X22_Y9_N0
\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~18_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[520]~144_combout\ & ((\aluOp2[9]~137_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~17\)) # 
-- (!\aluOp2[9]~137_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~17\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[520]~144_combout\ & ((\aluOp2[9]~137_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~17\) # (GND))) # (!\aluOp2[9]~137_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~17\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~19\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[520]~144_combout\ & (\aluOp2[9]~137_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~17\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[520]~144_combout\ & ((\aluOp2[9]~137_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[520]~144_combout\,
	datab => \aluOp2[9]~137_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~17\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~18_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~19\);

-- Location: LCCOMB_X22_Y9_N2
\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~20_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[521]~143_combout\ $ (\aluOp2[10]~19_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~19\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~21\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[521]~143_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~19\) # (!\aluOp2[10]~19_combout\))) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[521]~143_combout\ & (!\aluOp2[10]~19_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[521]~143_combout\,
	datab => \aluOp2[10]~19_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~19\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~20_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~21\);

-- Location: LCCOMB_X22_Y9_N4
\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~22_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[522]~142_combout\ & ((\aluOp2[11]~24_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~21\)) 
-- # (!\aluOp2[11]~24_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~21\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[522]~142_combout\ & ((\aluOp2[11]~24_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~21\) # (GND))) # (!\aluOp2[11]~24_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~21\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~23\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[522]~142_combout\ & (\aluOp2[11]~24_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~21\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[522]~142_combout\ & ((\aluOp2[11]~24_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[522]~142_combout\,
	datab => \aluOp2[11]~24_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~21\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~22_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~23\);

-- Location: LCCOMB_X22_Y9_N6
\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~24_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[523]~141_combout\ $ (\aluOp2[12]~29_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~23\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~25\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[523]~141_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~23\) # (!\aluOp2[12]~29_combout\))) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[523]~141_combout\ & (!\aluOp2[12]~29_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[523]~141_combout\,
	datab => \aluOp2[12]~29_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~23\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~24_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~25\);

-- Location: LCCOMB_X22_Y9_N8
\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~26_combout\ = (\aluOp2[13]~119_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[524]~140_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~25\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[524]~140_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~25\) # (GND))))) # (!\aluOp2[13]~119_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[524]~140_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~25\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[524]~140_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~25\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~27\ = CARRY((\aluOp2[13]~119_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~25\) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[524]~140_combout\))) # (!\aluOp2[13]~119_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[524]~140_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[13]~119_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[524]~140_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~25\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~26_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~27\);

-- Location: LCCOMB_X22_Y9_N10
\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~28_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[525]~139_combout\ $ (\aluOp2[14]~124_combout\ $ 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~27\)))) # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~29\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[525]~139_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~27\) # 
-- (!\aluOp2[14]~124_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[525]~139_combout\ & (!\aluOp2[14]~124_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[525]~139_combout\,
	datab => \aluOp2[14]~124_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~27\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~28_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~29\);

-- Location: LCCOMB_X22_Y9_N12
\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~30_combout\ = (\aluOp2[15]~129_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[526]~138_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~29\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[526]~138_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~29\) # (GND))))) # (!\aluOp2[15]~129_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[526]~138_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~29\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[526]~138_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~29\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~31\ = CARRY((\aluOp2[15]~129_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~29\) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[526]~138_combout\))) # (!\aluOp2[15]~129_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[526]~138_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[15]~129_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[526]~138_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~29\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~30_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~31\);

-- Location: LCCOMB_X22_Y9_N14
\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~32_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[527]~137_combout\ $ (\aluOp2[16]~114_combout\ $ 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~31\)))) # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~33\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[527]~137_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~31\) # 
-- (!\aluOp2[16]~114_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[527]~137_combout\ & (!\aluOp2[16]~114_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[527]~137_combout\,
	datab => \aluOp2[16]~114_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~31\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~32_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~33\);

-- Location: LCCOMB_X22_Y9_N16
\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~34_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[528]~136_combout\ & ((\aluOp2[17]~104_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~33\)) 
-- # (!\aluOp2[17]~104_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~33\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[528]~136_combout\ & ((\aluOp2[17]~104_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~33\) # (GND))) # (!\aluOp2[17]~104_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~33\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~35\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[528]~136_combout\ & (\aluOp2[17]~104_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~33\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[528]~136_combout\ & ((\aluOp2[17]~104_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[528]~136_combout\,
	datab => \aluOp2[17]~104_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~33\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~34_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~35\);

-- Location: LCCOMB_X23_Y6_N28
\ALU|Div0|auto_generated|divider|divider|selnose[561]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\ & !\aluOp2[18]~109_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\,
	datac => \aluOp2[18]~109_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\);

-- Location: LCCOMB_X22_Y9_N18
\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\ = \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~35\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~35\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\);

-- Location: LCCOMB_X22_Y9_N28
\ALU|Div0|auto_generated|divider|divider|StageOut[561]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[561]~153_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[528]~136_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~34_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[528]~136_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[528]~136_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~34_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[561]~153_combout\);

-- Location: LCCOMB_X23_Y9_N28
\ALU|Div0|auto_generated|divider|divider|StageOut[560]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[560]~154_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[527]~137_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~32_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[527]~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~32_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[527]~137_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[560]~154_combout\);

-- Location: LCCOMB_X22_Y9_N22
\ALU|Div0|auto_generated|divider|divider|StageOut[559]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[559]~155_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[526]~138_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~30_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[526]~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~30_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[526]~138_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[559]~155_combout\);

-- Location: LCCOMB_X23_Y9_N26
\ALU|Div0|auto_generated|divider|divider|StageOut[558]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[558]~156_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[525]~139_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~28_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[525]~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~28_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[525]~139_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[558]~156_combout\);

-- Location: LCCOMB_X23_Y9_N24
\ALU|Div0|auto_generated|divider|divider|StageOut[557]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[557]~157_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[524]~140_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~26_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[524]~140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~26_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[524]~140_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[557]~157_combout\);

-- Location: LCCOMB_X23_Y8_N0
\ALU|Div0|auto_generated|divider|divider|StageOut[556]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[556]~158_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[523]~141_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~24_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[523]~141_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[523]~141_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~24_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[556]~158_combout\);

-- Location: LCCOMB_X24_Y8_N24
\ALU|Div0|auto_generated|divider|divider|StageOut[555]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[555]~159_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[522]~142_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~22_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[522]~142_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[522]~142_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~22_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[555]~159_combout\);

-- Location: LCCOMB_X24_Y13_N20
\ALU|Div0|auto_generated|divider|divider|StageOut[554]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[554]~160_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[521]~143_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~20_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[521]~143_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[521]~143_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~20_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[554]~160_combout\);

-- Location: LCCOMB_X23_Y12_N12
\ALU|Div0|auto_generated|divider|divider|StageOut[553]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[553]~161_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[520]~144_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~18_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[520]~144_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[520]~144_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~18_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[553]~161_combout\);

-- Location: LCCOMB_X23_Y10_N0
\ALU|Div0|auto_generated|divider|divider|StageOut[552]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[552]~162_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[519]~145_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~16_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[519]~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~16_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[519]~145_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[552]~162_combout\);

-- Location: LCCOMB_X23_Y10_N10
\ALU|Div0|auto_generated|divider|divider|StageOut[551]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[551]~163_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[518]~146_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~14_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[518]~146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~14_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[518]~146_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[551]~163_combout\);

-- Location: LCCOMB_X23_Y10_N4
\ALU|Div0|auto_generated|divider|divider|StageOut[550]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[550]~164_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[517]~147_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~12_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[517]~147_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[517]~147_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~12_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[550]~164_combout\);

-- Location: LCCOMB_X24_Y10_N0
\ALU|Div0|auto_generated|divider|divider|StageOut[549]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[549]~165_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[516]~148_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~10_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[516]~148_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~10_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[516]~148_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[549]~165_combout\);

-- Location: LCCOMB_X22_Y10_N8
\ALU|Div0|auto_generated|divider|divider|StageOut[548]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[548]~166_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[515]~149_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~8_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[515]~149_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[515]~149_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~8_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[548]~166_combout\);

-- Location: LCCOMB_X24_Y13_N18
\ALU|Div0|auto_generated|divider|divider|StageOut[547]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[547]~167_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[514]~150_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~6_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[514]~150_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[514]~150_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~6_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[547]~167_combout\);

-- Location: LCCOMB_X24_Y8_N10
\ALU|Div0|auto_generated|divider|divider|StageOut[546]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[546]~168_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[513]~151_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~4_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[513]~151_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[513]~151_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~4_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[546]~168_combout\);

-- Location: LCCOMB_X23_Y6_N18
\ALU|Div0|auto_generated|divider|divider|StageOut[545]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[545]~169_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[512]~152_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~2_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[512]~152_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[512]~152_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~2_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[545]~169_combout\);

-- Location: LCCOMB_X23_Y8_N2
\ALU|Div0|auto_generated|divider|divider|StageOut[544]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[544]~170_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\ & ((\regFile|Mux17~4_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~0_combout\)))) # (!\ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\ & 
-- (((\regFile|Mux17~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[561]~63_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~0_combout\,
	datac => \regFile|Mux17~4_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[544]~170_combout\);

-- Location: LCCOMB_X23_Y10_N12
\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~0_combout\ = (\aluOp2[0]~14_combout\ & (\regFile|Mux18~4_combout\ $ (VCC))) # (!\aluOp2[0]~14_combout\ & ((\regFile|Mux18~4_combout\) # (GND)))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~1\ = CARRY((\regFile|Mux18~4_combout\) # (!\aluOp2[0]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[0]~14_combout\,
	datab => \regFile|Mux18~4_combout\,
	datad => VCC,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~0_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~1\);

-- Location: LCCOMB_X23_Y10_N14
\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~2_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[544]~170_combout\ & ((\aluOp2[1]~10_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~1\)) # 
-- (!\aluOp2[1]~10_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~1\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[544]~170_combout\ & ((\aluOp2[1]~10_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~1\) # (GND))) # (!\aluOp2[1]~10_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~1\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~3\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[544]~170_combout\ & (\aluOp2[1]~10_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~1\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[544]~170_combout\ & ((\aluOp2[1]~10_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[544]~170_combout\,
	datab => \aluOp2[1]~10_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~1\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~2_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~3\);

-- Location: LCCOMB_X23_Y10_N16
\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~4_combout\ = ((\regFile|Mux61~4_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[545]~169_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~3\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~5\ = CARRY((\regFile|Mux61~4_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[545]~169_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~3\)) # 
-- (!\regFile|Mux61~4_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[545]~169_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux61~4_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[545]~169_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~3\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~4_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~5\);

-- Location: LCCOMB_X23_Y10_N18
\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~6_combout\ = (\aluOp2[3]~187_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[546]~168_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~5\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[546]~168_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~5\) # (GND))))) # (!\aluOp2[3]~187_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[546]~168_combout\ 
-- & (\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~5\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[546]~168_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~5\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~7\ = CARRY((\aluOp2[3]~187_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~5\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[546]~168_combout\))) # 
-- (!\aluOp2[3]~187_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[546]~168_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[3]~187_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[546]~168_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~5\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~6_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~7\);

-- Location: LCCOMB_X23_Y10_N20
\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~8_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[547]~167_combout\ $ (\aluOp2[4]~155_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~7\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~9\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[547]~167_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~7\) # (!\aluOp2[4]~155_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[547]~167_combout\ & (!\aluOp2[4]~155_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[547]~167_combout\,
	datab => \aluOp2[4]~155_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~7\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~8_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~9\);

-- Location: LCCOMB_X23_Y10_N22
\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~10_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[548]~166_combout\ & ((\aluOp2[5]~186_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~9\)) # 
-- (!\aluOp2[5]~186_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~9\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[548]~166_combout\ & ((\aluOp2[5]~186_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~9\) # (GND))) # (!\aluOp2[5]~186_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~9\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~11\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[548]~166_combout\ & (\aluOp2[5]~186_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~9\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[548]~166_combout\ & ((\aluOp2[5]~186_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[548]~166_combout\,
	datab => \aluOp2[5]~186_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~9\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~10_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~11\);

-- Location: LCCOMB_X23_Y10_N24
\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~12_combout\ = ((\aluOp2[6]~177_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[549]~165_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~11\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~13\ = CARRY((\aluOp2[6]~177_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[549]~165_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~11\)) # 
-- (!\aluOp2[6]~177_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[549]~165_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[6]~177_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[549]~165_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~11\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~12_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~13\);

-- Location: LCCOMB_X23_Y10_N26
\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~14_combout\ = (\aluOp2[7]~149_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[550]~164_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~13\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[550]~164_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~13\) # (GND))))) # (!\aluOp2[7]~149_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[550]~164_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~13\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[550]~164_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~13\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~15\ = CARRY((\aluOp2[7]~149_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~13\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[550]~164_combout\))) # 
-- (!\aluOp2[7]~149_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[550]~164_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[7]~149_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[550]~164_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~13\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~14_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~15\);

-- Location: LCCOMB_X23_Y10_N28
\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~16_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[551]~163_combout\ $ (\aluOp2[8]~143_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~15\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~17\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[551]~163_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~15\) # (!\aluOp2[8]~143_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[551]~163_combout\ & (!\aluOp2[8]~143_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[551]~163_combout\,
	datab => \aluOp2[8]~143_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~15\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~16_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~17\);

-- Location: LCCOMB_X23_Y10_N30
\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~18_combout\ = (\aluOp2[9]~137_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[552]~162_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~17\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[552]~162_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~17\) # (GND))))) # (!\aluOp2[9]~137_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[552]~162_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~17\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[552]~162_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~17\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~19\ = CARRY((\aluOp2[9]~137_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~17\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[552]~162_combout\))) # 
-- (!\aluOp2[9]~137_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[552]~162_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[9]~137_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[552]~162_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~17\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~18_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~19\);

-- Location: LCCOMB_X23_Y9_N0
\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~20_combout\ = ((\aluOp2[10]~19_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[553]~161_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~19\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~21\ = CARRY((\aluOp2[10]~19_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[553]~161_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~19\)) # 
-- (!\aluOp2[10]~19_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[553]~161_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[10]~19_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[553]~161_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~19\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~20_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~21\);

-- Location: LCCOMB_X23_Y9_N2
\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~22_combout\ = (\aluOp2[11]~24_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[554]~160_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~21\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[554]~160_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~21\) # (GND))))) # (!\aluOp2[11]~24_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[554]~160_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~21\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[554]~160_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~21\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~23\ = CARRY((\aluOp2[11]~24_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~21\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[554]~160_combout\))) 
-- # (!\aluOp2[11]~24_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[554]~160_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[11]~24_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[554]~160_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~21\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~22_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~23\);

-- Location: LCCOMB_X23_Y9_N4
\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~24_combout\ = ((\aluOp2[12]~29_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[555]~159_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~23\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~25\ = CARRY((\aluOp2[12]~29_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[555]~159_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~23\)) # 
-- (!\aluOp2[12]~29_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[555]~159_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[12]~29_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[555]~159_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~23\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~24_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~25\);

-- Location: LCCOMB_X23_Y9_N6
\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~26_combout\ = (\aluOp2[13]~119_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[556]~158_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~25\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[556]~158_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~25\) # (GND))))) # (!\aluOp2[13]~119_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[556]~158_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~25\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[556]~158_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~25\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~27\ = CARRY((\aluOp2[13]~119_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~25\) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[556]~158_combout\))) # (!\aluOp2[13]~119_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[556]~158_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[13]~119_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[556]~158_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~25\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~26_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~27\);

-- Location: LCCOMB_X23_Y9_N8
\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~28_combout\ = ((\aluOp2[14]~124_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[557]~157_combout\ $ 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~27\)))) # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~29\ = CARRY((\aluOp2[14]~124_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[557]~157_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~27\)) # 
-- (!\aluOp2[14]~124_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[557]~157_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[14]~124_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[557]~157_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~27\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~28_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~29\);

-- Location: LCCOMB_X23_Y9_N10
\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~30_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[558]~156_combout\ & ((\aluOp2[15]~129_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~29\)) 
-- # (!\aluOp2[15]~129_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~29\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[558]~156_combout\ & ((\aluOp2[15]~129_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~29\) # (GND))) # (!\aluOp2[15]~129_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~29\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~31\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[558]~156_combout\ & (\aluOp2[15]~129_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~29\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[558]~156_combout\ & ((\aluOp2[15]~129_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[558]~156_combout\,
	datab => \aluOp2[15]~129_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~29\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~30_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~31\);

-- Location: LCCOMB_X23_Y9_N12
\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~32_combout\ = ((\aluOp2[16]~114_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[559]~155_combout\ $ 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~31\)))) # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~33\ = CARRY((\aluOp2[16]~114_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[559]~155_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~31\)) # 
-- (!\aluOp2[16]~114_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[559]~155_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[16]~114_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[559]~155_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~31\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~32_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~33\);

-- Location: LCCOMB_X23_Y9_N14
\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~34_combout\ = (\aluOp2[17]~104_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[560]~154_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~33\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[560]~154_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~33\) # (GND))))) # (!\aluOp2[17]~104_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[560]~154_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~33\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[560]~154_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~33\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~35\ = CARRY((\aluOp2[17]~104_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~33\) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[560]~154_combout\))) # (!\aluOp2[17]~104_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[560]~154_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[17]~104_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[560]~154_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~33\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~34_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~35\);

-- Location: LCCOMB_X23_Y9_N16
\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~36_combout\ = ((\aluOp2[18]~109_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[561]~153_combout\ $ 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~35\)))) # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~37\ = CARRY((\aluOp2[18]~109_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[561]~153_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~35\)) # 
-- (!\aluOp2[18]~109_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[561]~153_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[18]~109_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[561]~153_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~35\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~36_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~37\);

-- Location: LCCOMB_X23_Y9_N18
\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\ = !\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~37\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~37\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\);

-- Location: LCCOMB_X24_Y9_N26
\ALU|Div0|auto_generated|divider|divider|StageOut[594]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[594]~171_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[561]~153_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~36_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[561]~153_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[561]~153_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~36_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[594]~171_combout\);

-- Location: LCCOMB_X24_Y9_N24
\ALU|Div0|auto_generated|divider|divider|StageOut[593]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[593]~172_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[560]~154_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~34_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[560]~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~34_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[560]~154_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[593]~172_combout\);

-- Location: LCCOMB_X24_Y9_N30
\ALU|Div0|auto_generated|divider|divider|StageOut[592]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[592]~173_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[559]~155_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~32_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[559]~155_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~32_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[559]~155_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[592]~173_combout\);

-- Location: LCCOMB_X23_Y9_N30
\ALU|Div0|auto_generated|divider|divider|StageOut[591]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[591]~174_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[558]~156_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~30_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[558]~156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~30_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[558]~156_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[591]~174_combout\);

-- Location: LCCOMB_X23_Y9_N20
\ALU|Div0|auto_generated|divider|divider|StageOut[590]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[590]~175_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[557]~157_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~28_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[557]~157_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[557]~157_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~28_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[590]~175_combout\);

-- Location: LCCOMB_X24_Y8_N0
\ALU|Div0|auto_generated|divider|divider|StageOut[589]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[589]~176_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[556]~158_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~26_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[556]~158_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[556]~158_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~26_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[589]~176_combout\);

-- Location: LCCOMB_X24_Y8_N14
\ALU|Div0|auto_generated|divider|divider|StageOut[588]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[588]~177_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[555]~159_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~24_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[555]~159_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[555]~159_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~24_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[588]~177_combout\);

-- Location: LCCOMB_X26_Y9_N24
\ALU|Div0|auto_generated|divider|divider|StageOut[587]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[587]~178_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[554]~160_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~22_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[554]~160_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[554]~160_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~22_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[587]~178_combout\);

-- Location: LCCOMB_X23_Y9_N22
\ALU|Div0|auto_generated|divider|divider|StageOut[586]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[586]~179_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[553]~161_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~20_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[553]~161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~20_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[553]~161_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[586]~179_combout\);

-- Location: LCCOMB_X23_Y10_N6
\ALU|Div0|auto_generated|divider|divider|StageOut[585]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[585]~180_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[552]~162_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~18_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[552]~162_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[552]~162_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~18_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[585]~180_combout\);

-- Location: LCCOMB_X23_Y10_N8
\ALU|Div0|auto_generated|divider|divider|StageOut[584]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[584]~181_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[551]~163_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~16_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[551]~163_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[551]~163_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~16_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[584]~181_combout\);

-- Location: LCCOMB_X23_Y10_N2
\ALU|Div0|auto_generated|divider|divider|StageOut[583]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[583]~182_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[550]~164_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~14_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[550]~164_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[550]~164_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~14_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[583]~182_combout\);

-- Location: LCCOMB_X24_Y10_N2
\ALU|Div0|auto_generated|divider|divider|StageOut[582]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[582]~183_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[549]~165_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~12_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[549]~165_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[549]~165_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~12_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[582]~183_combout\);

-- Location: LCCOMB_X24_Y10_N4
\ALU|Div0|auto_generated|divider|divider|StageOut[581]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[581]~184_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[548]~166_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~10_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[548]~166_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[548]~166_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~10_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[581]~184_combout\);

-- Location: LCCOMB_X24_Y10_N6
\ALU|Div0|auto_generated|divider|divider|StageOut[580]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[580]~185_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[547]~167_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~8_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[547]~167_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[547]~167_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~8_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[580]~185_combout\);

-- Location: LCCOMB_X24_Y8_N8
\ALU|Div0|auto_generated|divider|divider|StageOut[579]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[579]~186_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[546]~168_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~6_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[546]~168_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[546]~168_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~6_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[579]~186_combout\);

-- Location: LCCOMB_X23_Y6_N24
\ALU|Div0|auto_generated|divider|divider|StageOut[578]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[578]~187_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[545]~169_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~4_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[545]~169_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[545]~169_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~4_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[578]~187_combout\);

-- Location: LCCOMB_X23_Y8_N8
\ALU|Div0|auto_generated|divider|divider|StageOut[577]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[577]~188_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[544]~170_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~2_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[544]~170_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[544]~170_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~2_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[577]~188_combout\);

-- Location: LCCOMB_X24_Y8_N2
\ALU|Div0|auto_generated|divider|divider|StageOut[576]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[576]~189_combout\ = (\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\ & (\regFile|Mux18~4_combout\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\ & ((\ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~0_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\ & (\regFile|Mux18~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux18~4_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~0_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[576]~189_combout\);

-- Location: LCCOMB_X24_Y10_N12
\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~0_combout\ = (\aluOp2[0]~14_combout\ & (\regFile|Mux19~4_combout\ $ (VCC))) # (!\aluOp2[0]~14_combout\ & ((\regFile|Mux19~4_combout\) # (GND)))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~1\ = CARRY((\regFile|Mux19~4_combout\) # (!\aluOp2[0]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[0]~14_combout\,
	datab => \regFile|Mux19~4_combout\,
	datad => VCC,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~0_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~1\);

-- Location: LCCOMB_X24_Y10_N14
\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~2_combout\ = (\aluOp2[1]~10_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[576]~189_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~1\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[576]~189_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~1\) # (GND))))) # (!\aluOp2[1]~10_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[576]~189_combout\ 
-- & (\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~1\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[576]~189_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~1\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~3\ = CARRY((\aluOp2[1]~10_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~1\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[576]~189_combout\))) # 
-- (!\aluOp2[1]~10_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[576]~189_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[1]~10_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[576]~189_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~1\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~2_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~3\);

-- Location: LCCOMB_X24_Y10_N16
\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~4_combout\ = ((\regFile|Mux61~4_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[577]~188_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~3\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~5\ = CARRY((\regFile|Mux61~4_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[577]~188_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~3\)) # 
-- (!\regFile|Mux61~4_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[577]~188_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux61~4_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[577]~188_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~3\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~4_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~5\);

-- Location: LCCOMB_X24_Y10_N18
\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~6_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[578]~187_combout\ & ((\aluOp2[3]~187_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~5\)) # 
-- (!\aluOp2[3]~187_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~5\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[578]~187_combout\ & ((\aluOp2[3]~187_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~5\) # (GND))) # (!\aluOp2[3]~187_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~5\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~7\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[578]~187_combout\ & (\aluOp2[3]~187_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~5\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[578]~187_combout\ & ((\aluOp2[3]~187_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[578]~187_combout\,
	datab => \aluOp2[3]~187_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~5\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~6_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~7\);

-- Location: LCCOMB_X24_Y10_N20
\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~8_combout\ = ((\aluOp2[4]~155_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[579]~186_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~7\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~9\ = CARRY((\aluOp2[4]~155_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[579]~186_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~7\)) # 
-- (!\aluOp2[4]~155_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[579]~186_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[4]~155_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[579]~186_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~7\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~8_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~9\);

-- Location: LCCOMB_X24_Y10_N22
\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~10_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[580]~185_combout\ & ((\aluOp2[5]~186_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~9\)) # 
-- (!\aluOp2[5]~186_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~9\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[580]~185_combout\ & ((\aluOp2[5]~186_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~9\) # (GND))) # (!\aluOp2[5]~186_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~9\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~11\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[580]~185_combout\ & (\aluOp2[5]~186_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~9\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[580]~185_combout\ & ((\aluOp2[5]~186_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[580]~185_combout\,
	datab => \aluOp2[5]~186_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~9\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~10_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~11\);

-- Location: LCCOMB_X24_Y10_N24
\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~12_combout\ = ((\aluOp2[6]~177_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[581]~184_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~11\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~13\ = CARRY((\aluOp2[6]~177_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[581]~184_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~11\)) # 
-- (!\aluOp2[6]~177_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[581]~184_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[6]~177_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[581]~184_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~11\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~12_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~13\);

-- Location: LCCOMB_X24_Y10_N26
\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~14_combout\ = (\aluOp2[7]~149_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[582]~183_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~13\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[582]~183_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~13\) # (GND))))) # (!\aluOp2[7]~149_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[582]~183_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~13\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[582]~183_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~13\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~15\ = CARRY((\aluOp2[7]~149_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~13\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[582]~183_combout\))) # 
-- (!\aluOp2[7]~149_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[582]~183_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[7]~149_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[582]~183_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~13\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~14_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~15\);

-- Location: LCCOMB_X24_Y10_N28
\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~16_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[583]~182_combout\ $ (\aluOp2[8]~143_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~15\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~17\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[583]~182_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~15\) # (!\aluOp2[8]~143_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[583]~182_combout\ & (!\aluOp2[8]~143_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[583]~182_combout\,
	datab => \aluOp2[8]~143_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~15\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~16_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~17\);

-- Location: LCCOMB_X24_Y10_N30
\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~18_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[584]~181_combout\ & ((\aluOp2[9]~137_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~17\)) # 
-- (!\aluOp2[9]~137_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~17\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[584]~181_combout\ & ((\aluOp2[9]~137_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~17\) # (GND))) # (!\aluOp2[9]~137_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~17\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~19\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[584]~181_combout\ & (\aluOp2[9]~137_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~17\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[584]~181_combout\ & ((\aluOp2[9]~137_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[584]~181_combout\,
	datab => \aluOp2[9]~137_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~17\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~18_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~19\);

-- Location: LCCOMB_X24_Y9_N0
\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~20_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[585]~180_combout\ $ (\aluOp2[10]~19_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~19\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~21\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[585]~180_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~19\) # (!\aluOp2[10]~19_combout\))) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[585]~180_combout\ & (!\aluOp2[10]~19_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[585]~180_combout\,
	datab => \aluOp2[10]~19_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~19\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~20_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~21\);

-- Location: LCCOMB_X24_Y9_N2
\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~22_combout\ = (\aluOp2[11]~24_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[586]~179_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~21\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[586]~179_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~21\) # (GND))))) # (!\aluOp2[11]~24_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[586]~179_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~21\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[586]~179_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~21\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~23\ = CARRY((\aluOp2[11]~24_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~21\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[586]~179_combout\))) 
-- # (!\aluOp2[11]~24_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[586]~179_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[11]~24_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[586]~179_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~21\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~22_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~23\);

-- Location: LCCOMB_X24_Y9_N4
\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~24_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[587]~178_combout\ $ (\aluOp2[12]~29_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~23\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~25\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[587]~178_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~23\) # (!\aluOp2[12]~29_combout\))) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[587]~178_combout\ & (!\aluOp2[12]~29_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[587]~178_combout\,
	datab => \aluOp2[12]~29_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~23\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~24_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~25\);

-- Location: LCCOMB_X24_Y9_N6
\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~26_combout\ = (\aluOp2[13]~119_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[588]~177_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~25\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[588]~177_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~25\) # (GND))))) # (!\aluOp2[13]~119_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[588]~177_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~25\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[588]~177_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~25\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~27\ = CARRY((\aluOp2[13]~119_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~25\) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[588]~177_combout\))) # (!\aluOp2[13]~119_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[588]~177_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[13]~119_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[588]~177_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~25\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~26_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~27\);

-- Location: LCCOMB_X24_Y9_N8
\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~28_combout\ = ((\aluOp2[14]~124_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[589]~176_combout\ $ 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~27\)))) # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~29\ = CARRY((\aluOp2[14]~124_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[589]~176_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~27\)) # 
-- (!\aluOp2[14]~124_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[589]~176_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[14]~124_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[589]~176_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~27\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~28_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~29\);

-- Location: LCCOMB_X24_Y9_N10
\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~30_combout\ = (\aluOp2[15]~129_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[590]~175_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~29\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[590]~175_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~29\) # (GND))))) # (!\aluOp2[15]~129_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[590]~175_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~29\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[590]~175_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~29\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~31\ = CARRY((\aluOp2[15]~129_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~29\) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[590]~175_combout\))) # (!\aluOp2[15]~129_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[590]~175_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[15]~129_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[590]~175_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~29\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~30_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~31\);

-- Location: LCCOMB_X24_Y9_N12
\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~32_combout\ = ((\aluOp2[16]~114_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[591]~174_combout\ $ 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~31\)))) # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~33\ = CARRY((\aluOp2[16]~114_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[591]~174_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~31\)) # 
-- (!\aluOp2[16]~114_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[591]~174_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[16]~114_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[591]~174_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~31\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~32_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~33\);

-- Location: LCCOMB_X24_Y9_N14
\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~34_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[592]~173_combout\ & ((\aluOp2[17]~104_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~33\)) 
-- # (!\aluOp2[17]~104_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~33\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[592]~173_combout\ & ((\aluOp2[17]~104_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~33\) # (GND))) # (!\aluOp2[17]~104_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~33\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~35\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[592]~173_combout\ & (\aluOp2[17]~104_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~33\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[592]~173_combout\ & ((\aluOp2[17]~104_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[592]~173_combout\,
	datab => \aluOp2[17]~104_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~33\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~34_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~35\);

-- Location: LCCOMB_X24_Y9_N16
\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~36_combout\ = ((\aluOp2[18]~109_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[593]~172_combout\ $ 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~35\)))) # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~37\ = CARRY((\aluOp2[18]~109_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[593]~172_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~35\)) # 
-- (!\aluOp2[18]~109_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[593]~172_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[18]~109_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[593]~172_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~35\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~36_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~37\);

-- Location: LCCOMB_X24_Y9_N18
\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[19]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[19]~38_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[594]~171_combout\ & ((\aluOp2[19]~89_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~37\)) 
-- # (!\aluOp2[19]~89_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~37\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[594]~171_combout\ & ((\aluOp2[19]~89_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~37\) # (GND))) # (!\aluOp2[19]~89_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~37\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[19]~39\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[594]~171_combout\ & (\aluOp2[19]~89_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~37\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[594]~171_combout\ & ((\aluOp2[19]~89_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[594]~171_combout\,
	datab => \aluOp2[19]~89_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~37\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[19]~38_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[19]~39\);

-- Location: LCCOMB_X24_Y9_N20
\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\ = \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[19]~39\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[19]~39\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\);

-- Location: LCCOMB_X21_Y6_N22
\ALU|Div0|auto_generated|divider|divider|selnose[627]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose\(627) = (\aluOp2[21]~99_combout\) # ((\aluOp2[20]~94_combout\) # ((\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[21]~99_combout\,
	datab => \aluOp2[20]~94_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|selnose\(627));

-- Location: LCCOMB_X22_Y14_N18
\ALU|Mux19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux19~1_combout\ = (\ALU|Mux19~0_combout\ & ((\aluOp2[12]~29_combout\) # ((!\ALU|Mux7~4_combout\)))) # (!\ALU|Mux19~0_combout\ & (((\ALU|Mux7~4_combout\ & !\ALU|Div0|auto_generated|divider|divider|selnose\(627)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[12]~29_combout\,
	datab => \ALU|Mux19~0_combout\,
	datac => \ALU|Mux7~4_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|selnose\(627),
	combout => \ALU|Mux19~1_combout\);

-- Location: LCCOMB_X22_Y14_N10
\ALU|Mux19~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux19~6_combout\ = (\ALU|Mux7~5_combout\ & ((\ALU|Mux19~5_combout\ & (\ALU|uFS|Add0~79_combout\)) # (!\ALU|Mux19~5_combout\ & ((\ALU|Mux19~1_combout\))))) # (!\ALU|Mux7~5_combout\ & (((\ALU|Mux19~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|uFS|Add0~79_combout\,
	datab => \ALU|Mux7~5_combout\,
	datac => \ALU|Mux19~5_combout\,
	datad => \ALU|Mux19~1_combout\,
	combout => \ALU|Mux19~6_combout\);

-- Location: LCCOMB_X19_Y12_N14
\ALU|Mux19~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux19~7_combout\ = (\ALU|SH|out[31]~0_combout\ & (\regFile|Mux20~4_combout\)) # (!\ALU|SH|out[31]~0_combout\ & ((\ALU|Mux19~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regFile|Mux20~4_combout\,
	datac => \ALU|Mux19~6_combout\,
	datad => \ALU|SH|out[31]~0_combout\,
	combout => \ALU|Mux19~7_combout\);

-- Location: LCCOMB_X10_Y10_N16
\regFile|regFile[3][11]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][11]~21_combout\ = (\ctrl|ld~2_combout\ & (\ram|ram_rtl_0|auto_generated|ram_block1a11\)) # (!\ctrl|ld~2_combout\ & ((\ALU|Mux20~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|ld~2_combout\,
	datac => \ram|ram_rtl_0|auto_generated|ram_block1a11\,
	datad => \ALU|Mux20~7_combout\,
	combout => \regFile|regFile[3][11]~21_combout\);

-- Location: FF_X13_Y12_N31
\regFile|regFile[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][11]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[0][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[0][11]~q\);

-- Location: LCCOMB_X14_Y14_N18
\regFile|Mux20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux20~2_combout\ = (\ctrl|Selector1~2_combout\ & (((\ctrl|Selector2~7_combout\)))) # (!\ctrl|Selector1~2_combout\ & ((\ctrl|Selector2~7_combout\ & ((\regFile|regFile[1][11]~q\))) # (!\ctrl|Selector2~7_combout\ & (\regFile|regFile[0][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector1~2_combout\,
	datab => \regFile|regFile[0][11]~q\,
	datac => \regFile|regFile[1][11]~q\,
	datad => \ctrl|Selector2~7_combout\,
	combout => \regFile|Mux20~2_combout\);

-- Location: LCCOMB_X14_Y12_N14
\regFile|Mux20~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux20~3_combout\ = (\regFile|Mux20~2_combout\ & (((\regFile|regFile[3][11]~q\)) # (!\ctrl|Selector1~2_combout\))) # (!\regFile|Mux20~2_combout\ & (\ctrl|Selector1~2_combout\ & (\regFile|regFile[2][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux20~2_combout\,
	datab => \ctrl|Selector1~2_combout\,
	datac => \regFile|regFile[2][11]~q\,
	datad => \regFile|regFile[3][11]~q\,
	combout => \regFile|Mux20~3_combout\);

-- Location: LCCOMB_X10_Y10_N14
\regFile|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux20~0_combout\ = (\ctrl|Selector2~7_combout\ & (\ctrl|Selector1~2_combout\)) # (!\ctrl|Selector2~7_combout\ & ((\ctrl|Selector1~2_combout\ & (\regFile|regFile[6][11]~q\)) # (!\ctrl|Selector1~2_combout\ & ((\regFile|regFile[4][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector2~7_combout\,
	datab => \ctrl|Selector1~2_combout\,
	datac => \regFile|regFile[6][11]~q\,
	datad => \regFile|regFile[4][11]~q\,
	combout => \regFile|Mux20~0_combout\);

-- Location: LCCOMB_X14_Y12_N18
\regFile|Mux20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux20~1_combout\ = (\ctrl|Selector2~7_combout\ & ((\regFile|Mux20~0_combout\ & ((\regFile|regFile[7][11]~q\))) # (!\regFile|Mux20~0_combout\ & (\regFile|regFile[5][11]~q\)))) # (!\ctrl|Selector2~7_combout\ & (\regFile|Mux20~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector2~7_combout\,
	datab => \regFile|Mux20~0_combout\,
	datac => \regFile|regFile[5][11]~q\,
	datad => \regFile|regFile[7][11]~q\,
	combout => \regFile|Mux20~1_combout\);

-- Location: LCCOMB_X25_Y12_N24
\regFile|Mux20~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux20~4_combout\ = (\ctrl|Selector0~6_combout\ & ((\regFile|Mux20~1_combout\))) # (!\ctrl|Selector0~6_combout\ & (\regFile|Mux20~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux20~3_combout\,
	datab => \regFile|Mux20~1_combout\,
	datad => \ctrl|Selector0~6_combout\,
	combout => \regFile|Mux20~4_combout\);

-- Location: FF_X16_Y6_N31
\regFile|regFile[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[3][10]~feeder_combout\,
	asdata => \ALU|Mult0|auto_generated|op_1~48_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sclr => \regFile|regFile[3][5]~52_combout\,
	sload => \ctrl|Decoder0~1_combout\,
	ena => \regFile|regFile[3][0]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[3][10]~q\);

-- Location: FF_X14_Y12_N13
\regFile|regFile[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][10]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[2][0]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[2][10]~q\);

-- Location: FF_X13_Y12_N7
\regFile|regFile[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][10]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[0][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[0][10]~q\);

-- Location: FF_X14_Y14_N9
\regFile|regFile[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][10]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[1][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[1][10]~q\);

-- Location: LCCOMB_X14_Y14_N8
\regFile|Mux21~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux21~2_combout\ = (\ctrl|Selector1~2_combout\ & (((\ctrl|Selector2~7_combout\)))) # (!\ctrl|Selector1~2_combout\ & ((\ctrl|Selector2~7_combout\ & ((\regFile|regFile[1][10]~q\))) # (!\ctrl|Selector2~7_combout\ & (\regFile|regFile[0][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector1~2_combout\,
	datab => \regFile|regFile[0][10]~q\,
	datac => \regFile|regFile[1][10]~q\,
	datad => \ctrl|Selector2~7_combout\,
	combout => \regFile|Mux21~2_combout\);

-- Location: LCCOMB_X14_Y12_N12
\regFile|Mux21~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux21~3_combout\ = (\ctrl|Selector1~2_combout\ & ((\regFile|Mux21~2_combout\ & (\regFile|regFile[3][10]~q\)) # (!\regFile|Mux21~2_combout\ & ((\regFile|regFile[2][10]~q\))))) # (!\ctrl|Selector1~2_combout\ & (((\regFile|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[3][10]~q\,
	datab => \ctrl|Selector1~2_combout\,
	datac => \regFile|regFile[2][10]~q\,
	datad => \regFile|Mux21~2_combout\,
	combout => \regFile|Mux21~3_combout\);

-- Location: LCCOMB_X11_Y12_N22
\regFile|Mux21~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux21~4_combout\ = (\ctrl|Selector0~6_combout\ & (\regFile|Mux21~1_combout\)) # (!\ctrl|Selector0~6_combout\ & ((\regFile|Mux21~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux21~1_combout\,
	datab => \ctrl|Selector0~6_combout\,
	datad => \regFile|Mux21~3_combout\,
	combout => \regFile|Mux21~4_combout\);

-- Location: LCCOMB_X25_Y12_N30
\ALU|aluOut~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|aluOut~11_combout\ = \aluOp2[11]~24_combout\ $ (((\ctrl|Selector0~6_combout\ & (\regFile|Mux20~1_combout\)) # (!\ctrl|Selector0~6_combout\ & ((\regFile|Mux20~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[11]~24_combout\,
	datab => \regFile|Mux20~1_combout\,
	datac => \regFile|Mux20~3_combout\,
	datad => \ctrl|Selector0~6_combout\,
	combout => \ALU|aluOut~11_combout\);

-- Location: LCCOMB_X25_Y12_N16
\ALU|Mux20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux20~2_combout\ = (\regFile|Mux20~4_combout\ & (\ctrl|WideOr6~4_combout\ $ (((\aluOp2[11]~24_combout\ & !\ctrl|WideOr7~2_combout\))))) # (!\regFile|Mux20~4_combout\ & ((\ctrl|WideOr6~4_combout\ & (\aluOp2[11]~24_combout\)) # 
-- (!\ctrl|WideOr6~4_combout\ & ((\ctrl|WideOr7~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001101101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[11]~24_combout\,
	datab => \regFile|Mux20~4_combout\,
	datac => \ctrl|WideOr6~4_combout\,
	datad => \ctrl|WideOr7~2_combout\,
	combout => \ALU|Mux20~2_combout\);

-- Location: LCCOMB_X25_Y12_N28
\ALU|Mux20~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux20~3_combout\ = (\ALU|Mux7~14_combout\ & ((\ALU|Mux7~3_combout\) # ((\ALU|Mux20~2_combout\)))) # (!\ALU|Mux7~14_combout\ & (!\ALU|Mux7~3_combout\ & (!\ALU|aluOut~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~14_combout\,
	datab => \ALU|Mux7~3_combout\,
	datac => \ALU|aluOut~11_combout\,
	datad => \ALU|Mux20~2_combout\,
	combout => \ALU|Mux20~3_combout\);

-- Location: LCCOMB_X25_Y12_N26
\ALU|Mux20~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux20~4_combout\ = (\aluOp2[11]~24_combout\ & (\ALU|Mux20~3_combout\ & ((!\regFile|Mux20~4_combout\) # (!\ALU|Mux7~3_combout\)))) # (!\aluOp2[11]~24_combout\ & ((\ALU|Mux20~3_combout\) # ((\ALU|Mux7~3_combout\ & !\regFile|Mux20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[11]~24_combout\,
	datab => \ALU|Mux20~3_combout\,
	datac => \ALU|Mux7~3_combout\,
	datad => \regFile|Mux20~4_combout\,
	combout => \ALU|Mux20~4_combout\);

-- Location: LCCOMB_X21_Y6_N20
\ALU|Div0|auto_generated|divider|divider|selnose[627]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\ = (!\aluOp2[21]~99_combout\ & (\ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\ & !\aluOp2[20]~94_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[21]~99_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\,
	datad => \aluOp2[20]~94_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\);

-- Location: LCCOMB_X25_Y9_N22
\ALU|Div0|auto_generated|divider|divider|StageOut[627]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[627]~190_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[594]~171_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[19]~38_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[594]~171_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[19]~38_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[594]~171_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[627]~190_combout\);

-- Location: LCCOMB_X24_Y9_N28
\ALU|Div0|auto_generated|divider|divider|StageOut[626]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[626]~191_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[593]~172_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~36_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[593]~172_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[593]~172_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~36_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[626]~191_combout\);

-- Location: LCCOMB_X24_Y9_N22
\ALU|Div0|auto_generated|divider|divider|StageOut[625]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[625]~192_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[592]~173_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~34_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[592]~173_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[592]~173_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~34_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[625]~192_combout\);

-- Location: LCCOMB_X25_Y9_N24
\ALU|Div0|auto_generated|divider|divider|StageOut[624]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[624]~193_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[591]~174_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~32_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[591]~174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~32_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[591]~174_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[624]~193_combout\);

-- Location: LCCOMB_X25_Y9_N26
\ALU|Div0|auto_generated|divider|divider|StageOut[623]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[623]~194_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[590]~175_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~30_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[590]~175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~30_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[590]~175_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[623]~194_combout\);

-- Location: LCCOMB_X24_Y8_N28
\ALU|Div0|auto_generated|divider|divider|StageOut[622]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[622]~195_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[589]~176_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~28_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[589]~176_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~28_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[589]~176_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[622]~195_combout\);

-- Location: LCCOMB_X24_Y8_N26
\ALU|Div0|auto_generated|divider|divider|StageOut[621]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[621]~196_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[588]~177_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~26_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[588]~177_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[588]~177_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~26_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[621]~196_combout\);

-- Location: LCCOMB_X26_Y9_N26
\ALU|Div0|auto_generated|divider|divider|StageOut[620]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[620]~197_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[587]~178_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~24_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[587]~178_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[587]~178_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~24_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[620]~197_combout\);

-- Location: LCCOMB_X26_Y9_N8
\ALU|Div0|auto_generated|divider|divider|StageOut[619]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[619]~198_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[586]~179_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~22_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[586]~179_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[586]~179_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~22_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[619]~198_combout\);

-- Location: LCCOMB_X26_Y9_N18
\ALU|Div0|auto_generated|divider|divider|StageOut[618]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[618]~199_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[585]~180_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~20_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[585]~180_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[585]~180_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~20_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[618]~199_combout\);

-- Location: LCCOMB_X25_Y10_N8
\ALU|Div0|auto_generated|divider|divider|StageOut[617]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[617]~200_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[584]~181_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~18_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[584]~181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~18_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[584]~181_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[617]~200_combout\);

-- Location: LCCOMB_X25_Y10_N2
\ALU|Div0|auto_generated|divider|divider|StageOut[616]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[616]~201_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[583]~182_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~16_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[583]~182_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~16_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[583]~182_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[616]~201_combout\);

-- Location: LCCOMB_X24_Y10_N8
\ALU|Div0|auto_generated|divider|divider|StageOut[615]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[615]~202_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[582]~183_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~14_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[582]~183_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~14_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|StageOut[582]~183_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[615]~202_combout\);

-- Location: LCCOMB_X25_Y10_N4
\ALU|Div0|auto_generated|divider|divider|StageOut[614]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[614]~203_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[581]~184_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~12_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[581]~184_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[581]~184_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~12_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[614]~203_combout\);

-- Location: LCCOMB_X24_Y10_N10
\ALU|Div0|auto_generated|divider|divider|StageOut[613]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[613]~204_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[580]~185_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~10_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[580]~185_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~10_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|StageOut[580]~185_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[613]~204_combout\);

-- Location: LCCOMB_X24_Y8_N16
\ALU|Div0|auto_generated|divider|divider|StageOut[612]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[612]~205_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[579]~186_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~8_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[579]~186_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~8_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[579]~186_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[612]~205_combout\);

-- Location: LCCOMB_X23_Y6_N14
\ALU|Div0|auto_generated|divider|divider|StageOut[611]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[611]~206_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[578]~187_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~6_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[578]~187_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[578]~187_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~6_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[611]~206_combout\);

-- Location: LCCOMB_X23_Y8_N10
\ALU|Div0|auto_generated|divider|divider|StageOut[610]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[610]~207_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[577]~188_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~4_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[577]~188_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[577]~188_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~4_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[610]~207_combout\);

-- Location: LCCOMB_X24_Y8_N6
\ALU|Div0|auto_generated|divider|divider|StageOut[609]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[609]~208_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[576]~189_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~2_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[576]~189_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~2_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[576]~189_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[609]~208_combout\);

-- Location: LCCOMB_X21_Y6_N30
\ALU|Div0|auto_generated|divider|divider|StageOut[608]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[608]~209_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\ & ((\regFile|Mux19~4_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~0_combout\)))) # (!\ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\ & 
-- (((\regFile|Mux19~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~0_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[627]~64_combout\,
	datac => \regFile|Mux19~4_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[608]~209_combout\);

-- Location: LCCOMB_X25_Y10_N10
\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~0_combout\ = (\regFile|Mux20~4_combout\ & ((GND) # (!\aluOp2[0]~14_combout\))) # (!\regFile|Mux20~4_combout\ & (\aluOp2[0]~14_combout\ $ (GND)))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~1\ = CARRY((\regFile|Mux20~4_combout\) # (!\aluOp2[0]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux20~4_combout\,
	datab => \aluOp2[0]~14_combout\,
	datad => VCC,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~0_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~1\);

-- Location: LCCOMB_X25_Y10_N12
\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~2_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[608]~209_combout\ & ((\aluOp2[1]~10_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~1\)) # 
-- (!\aluOp2[1]~10_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~1\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[608]~209_combout\ & ((\aluOp2[1]~10_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~1\) # (GND))) # (!\aluOp2[1]~10_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~1\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~3\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[608]~209_combout\ & (\aluOp2[1]~10_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~1\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[608]~209_combout\ & ((\aluOp2[1]~10_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[608]~209_combout\,
	datab => \aluOp2[1]~10_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~1\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~2_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~3\);

-- Location: LCCOMB_X25_Y10_N14
\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~4_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[609]~208_combout\ $ (\regFile|Mux61~4_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~3\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~5\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[609]~208_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~3\) # (!\regFile|Mux61~4_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[609]~208_combout\ & (!\regFile|Mux61~4_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[609]~208_combout\,
	datab => \regFile|Mux61~4_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~3\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~4_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~5\);

-- Location: LCCOMB_X25_Y10_N16
\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~6_combout\ = (\aluOp2[3]~187_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[610]~207_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~5\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[610]~207_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~5\) # (GND))))) # (!\aluOp2[3]~187_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[610]~207_combout\ 
-- & (\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~5\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[610]~207_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~5\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~7\ = CARRY((\aluOp2[3]~187_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~5\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[610]~207_combout\))) # 
-- (!\aluOp2[3]~187_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[610]~207_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[3]~187_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[610]~207_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~5\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~6_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~7\);

-- Location: LCCOMB_X25_Y10_N18
\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~8_combout\ = ((\aluOp2[4]~155_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[611]~206_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~7\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~9\ = CARRY((\aluOp2[4]~155_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[611]~206_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~7\)) # 
-- (!\aluOp2[4]~155_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[611]~206_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[4]~155_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[611]~206_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~7\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~8_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~9\);

-- Location: LCCOMB_X25_Y10_N20
\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~10_combout\ = (\aluOp2[5]~186_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[612]~205_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~9\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[612]~205_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~9\) # (GND))))) # (!\aluOp2[5]~186_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[612]~205_combout\ 
-- & (\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~9\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[612]~205_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~9\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~11\ = CARRY((\aluOp2[5]~186_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~9\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[612]~205_combout\))) # 
-- (!\aluOp2[5]~186_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[612]~205_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[5]~186_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[612]~205_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~9\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~10_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~11\);

-- Location: LCCOMB_X25_Y10_N22
\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~12_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[613]~204_combout\ $ (\aluOp2[6]~177_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~11\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~13\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[613]~204_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~11\) # (!\aluOp2[6]~177_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[613]~204_combout\ & (!\aluOp2[6]~177_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[613]~204_combout\,
	datab => \aluOp2[6]~177_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~11\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~12_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~13\);

-- Location: LCCOMB_X25_Y10_N24
\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~14_combout\ = (\aluOp2[7]~149_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[614]~203_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~13\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[614]~203_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~13\) # (GND))))) # (!\aluOp2[7]~149_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[614]~203_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~13\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[614]~203_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~13\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~15\ = CARRY((\aluOp2[7]~149_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~13\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[614]~203_combout\))) # 
-- (!\aluOp2[7]~149_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[614]~203_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[7]~149_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[614]~203_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~13\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~14_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~15\);

-- Location: LCCOMB_X25_Y10_N26
\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~16_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[615]~202_combout\ $ (\aluOp2[8]~143_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~15\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~17\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[615]~202_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~15\) # (!\aluOp2[8]~143_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[615]~202_combout\ & (!\aluOp2[8]~143_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[615]~202_combout\,
	datab => \aluOp2[8]~143_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~15\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~16_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~17\);

-- Location: LCCOMB_X25_Y10_N28
\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~18_combout\ = (\aluOp2[9]~137_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[616]~201_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~17\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[616]~201_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~17\) # (GND))))) # (!\aluOp2[9]~137_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[616]~201_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~17\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[616]~201_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~17\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~19\ = CARRY((\aluOp2[9]~137_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~17\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[616]~201_combout\))) # 
-- (!\aluOp2[9]~137_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[616]~201_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[9]~137_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[616]~201_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~17\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~18_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~19\);

-- Location: LCCOMB_X25_Y10_N30
\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~20_combout\ = ((\aluOp2[10]~19_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[617]~200_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~19\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~21\ = CARRY((\aluOp2[10]~19_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[617]~200_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~19\)) # 
-- (!\aluOp2[10]~19_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[617]~200_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[10]~19_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[617]~200_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~19\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~20_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~21\);

-- Location: LCCOMB_X25_Y9_N0
\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~22_combout\ = (\aluOp2[11]~24_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[618]~199_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~21\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[618]~199_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~21\) # (GND))))) # (!\aluOp2[11]~24_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[618]~199_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~21\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[618]~199_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~21\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~23\ = CARRY((\aluOp2[11]~24_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~21\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[618]~199_combout\))) 
-- # (!\aluOp2[11]~24_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[618]~199_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[11]~24_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[618]~199_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~21\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~22_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~23\);

-- Location: LCCOMB_X25_Y9_N2
\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~24_combout\ = ((\aluOp2[12]~29_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[619]~198_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~23\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~25\ = CARRY((\aluOp2[12]~29_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[619]~198_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~23\)) # 
-- (!\aluOp2[12]~29_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[619]~198_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[12]~29_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[619]~198_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~23\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~24_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~25\);

-- Location: LCCOMB_X25_Y9_N4
\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~26_combout\ = (\aluOp2[13]~119_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[620]~197_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~25\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[620]~197_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~25\) # (GND))))) # (!\aluOp2[13]~119_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[620]~197_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~25\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[620]~197_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~25\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~27\ = CARRY((\aluOp2[13]~119_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~25\) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[620]~197_combout\))) # (!\aluOp2[13]~119_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[620]~197_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[13]~119_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[620]~197_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~25\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~26_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~27\);

-- Location: LCCOMB_X25_Y9_N6
\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~28_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[621]~196_combout\ $ (\aluOp2[14]~124_combout\ $ 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~27\)))) # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~29\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[621]~196_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~27\) # 
-- (!\aluOp2[14]~124_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[621]~196_combout\ & (!\aluOp2[14]~124_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[621]~196_combout\,
	datab => \aluOp2[14]~124_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~27\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~28_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~29\);

-- Location: LCCOMB_X25_Y9_N8
\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~30_combout\ = (\aluOp2[15]~129_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[622]~195_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~29\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[622]~195_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~29\) # (GND))))) # (!\aluOp2[15]~129_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[622]~195_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~29\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[622]~195_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~29\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~31\ = CARRY((\aluOp2[15]~129_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~29\) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[622]~195_combout\))) # (!\aluOp2[15]~129_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[622]~195_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[15]~129_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[622]~195_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~29\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~30_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~31\);

-- Location: LCCOMB_X25_Y9_N10
\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~32_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[623]~194_combout\ $ (\aluOp2[16]~114_combout\ $ 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~31\)))) # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~33\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[623]~194_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~31\) # 
-- (!\aluOp2[16]~114_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[623]~194_combout\ & (!\aluOp2[16]~114_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[623]~194_combout\,
	datab => \aluOp2[16]~114_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~31\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~32_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~33\);

-- Location: LCCOMB_X25_Y9_N12
\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[17]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[17]~34_combout\ = (\aluOp2[17]~104_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[624]~193_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~33\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[624]~193_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~33\) # (GND))))) # (!\aluOp2[17]~104_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[624]~193_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~33\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[624]~193_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~33\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[17]~35\ = CARRY((\aluOp2[17]~104_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~33\) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[624]~193_combout\))) # (!\aluOp2[17]~104_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[624]~193_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[17]~104_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[624]~193_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~33\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[17]~34_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[17]~35\);

-- Location: LCCOMB_X25_Y9_N14
\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~36_combout\ = ((\aluOp2[18]~109_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[625]~192_combout\ $ 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[17]~35\)))) # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~37\ = CARRY((\aluOp2[18]~109_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[625]~192_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[17]~35\)) # 
-- (!\aluOp2[18]~109_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[625]~192_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[17]~35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[18]~109_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[625]~192_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[17]~35\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~36_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~37\);

-- Location: LCCOMB_X25_Y9_N16
\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[19]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[19]~38_combout\ = (\aluOp2[19]~89_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[626]~191_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~37\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[626]~191_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~37\) # (GND))))) # (!\aluOp2[19]~89_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[626]~191_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~37\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[626]~191_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~37\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[19]~39\ = CARRY((\aluOp2[19]~89_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~37\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[626]~191_combout\))) 
-- # (!\aluOp2[19]~89_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[626]~191_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[19]~89_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[626]~191_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~37\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[19]~38_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[19]~39\);

-- Location: LCCOMB_X25_Y9_N18
\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[20]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[20]~40_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[627]~190_combout\ $ (\aluOp2[20]~94_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[19]~39\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[20]~41\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[627]~190_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[19]~39\) # (!\aluOp2[20]~94_combout\))) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[627]~190_combout\ & (!\aluOp2[20]~94_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[19]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[627]~190_combout\,
	datab => \aluOp2[20]~94_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[19]~39\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[20]~40_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[20]~41\);

-- Location: LCCOMB_X25_Y9_N20
\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\ = !\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[20]~41\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[20]~41\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\);

-- Location: LCCOMB_X26_Y9_N28
\ALU|Div0|auto_generated|divider|divider|selnose[660]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose\(660) = ((\aluOp2[21]~99_combout\) # (\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\,
	datac => \aluOp2[21]~99_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|selnose\(660));

-- Location: LCCOMB_X25_Y12_N8
\ALU|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux20~0_combout\ = (\ALU|Mux7~4_combout\ & ((\ALU|Mux7~3_combout\) # ((!\ALU|Div0|auto_generated|divider|divider|selnose\(660))))) # (!\ALU|Mux7~4_combout\ & (!\ALU|Mux7~3_combout\ & (\ALU|Mult0|auto_generated|w513w\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~4_combout\,
	datab => \ALU|Mux7~3_combout\,
	datac => \ALU|Mult0|auto_generated|w513w\(11),
	datad => \ALU|Div0|auto_generated|divider|divider|selnose\(660),
	combout => \ALU|Mux20~0_combout\);

-- Location: LCCOMB_X25_Y12_N18
\ALU|Mux20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux20~1_combout\ = (\ALU|Mux7~3_combout\ & ((\ALU|Mux20~0_combout\ & (\aluOp2[11]~24_combout\)) # (!\ALU|Mux20~0_combout\ & ((\regFile|Mux20~4_combout\))))) # (!\ALU|Mux7~3_combout\ & (((\ALU|Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[11]~24_combout\,
	datab => \ALU|Mux7~3_combout\,
	datac => \ALU|Mux20~0_combout\,
	datad => \regFile|Mux20~4_combout\,
	combout => \ALU|Mux20~1_combout\);

-- Location: LCCOMB_X25_Y12_N20
\ALU|Mux20~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux20~5_combout\ = (\ALU|Mux7~2_combout\ & (((\ALU|Mux7~5_combout\)))) # (!\ALU|Mux7~2_combout\ & ((\ALU|Mux7~5_combout\ & ((\ALU|Mux20~1_combout\))) # (!\ALU|Mux7~5_combout\ & (\ALU|Mux20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux20~4_combout\,
	datab => \ALU|Mux7~2_combout\,
	datac => \ALU|Mux7~5_combout\,
	datad => \ALU|Mux20~1_combout\,
	combout => \ALU|Mux20~5_combout\);

-- Location: LCCOMB_X22_Y12_N20
\ALU|Mux20~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux20~6_combout\ = (\ALU|Mux7~2_combout\ & ((\ALU|Mux20~5_combout\ & (\ALU|uFS|Add0~77_combout\)) # (!\ALU|Mux20~5_combout\ & ((\regFile|Mux19~4_combout\))))) # (!\ALU|Mux7~2_combout\ & (((\ALU|Mux20~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|uFS|Add0~77_combout\,
	datab => \regFile|Mux19~4_combout\,
	datac => \ALU|Mux7~2_combout\,
	datad => \ALU|Mux20~5_combout\,
	combout => \ALU|Mux20~6_combout\);

-- Location: LCCOMB_X10_Y10_N4
\ALU|Mux20~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux20~7_combout\ = (\ALU|SH|out[31]~0_combout\ & (\regFile|Mux21~4_combout\)) # (!\ALU|SH|out[31]~0_combout\ & ((\ALU|Mux20~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux21~4_combout\,
	datab => \ALU|SH|out[31]~0_combout\,
	datad => \ALU|Mux20~6_combout\,
	combout => \ALU|Mux20~7_combout\);

-- Location: LCCOMB_X11_Y12_N4
\regFile|regFile[3][10]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][10]~22_combout\ = (\ctrl|ld~2_combout\ & (\ram|ram_rtl_0|auto_generated|ram_block1a10~portadataout\)) # (!\ctrl|ld~2_combout\ & ((\ALU|Mux21~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram|ram_rtl_0|auto_generated|ram_block1a10~portadataout\,
	datac => \ctrl|ld~2_combout\,
	datad => \ALU|Mux21~7_combout\,
	combout => \regFile|regFile[3][10]~22_combout\);

-- Location: LCCOMB_X14_Y12_N20
\regFile|regFile[5][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[5][10]~feeder_combout\ = \regFile|regFile[3][10]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regFile|regFile[3][10]~22_combout\,
	combout => \regFile|regFile[5][10]~feeder_combout\);

-- Location: FF_X14_Y12_N21
\regFile|regFile[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[5][10]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[5][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[5][10]~q\);

-- Location: LCCOMB_X13_Y12_N20
\aluOp2[10]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[10]~17_combout\ = (\ctrl|raddr2[1]~0_combout\ & ((\regFile|regFile[6][10]~q\) # ((\ctrl|raddr2[0]~1_combout\)))) # (!\ctrl|raddr2[1]~0_combout\ & (((\regFile|regFile[4][10]~q\ & !\ctrl|raddr2[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[6][10]~q\,
	datab => \ctrl|raddr2[1]~0_combout\,
	datac => \regFile|regFile[4][10]~q\,
	datad => \ctrl|raddr2[0]~1_combout\,
	combout => \aluOp2[10]~17_combout\);

-- Location: LCCOMB_X14_Y12_N26
\aluOp2[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[10]~18_combout\ = (\ctrl|raddr2[0]~1_combout\ & ((\aluOp2[10]~17_combout\ & ((\regFile|regFile[7][10]~q\))) # (!\aluOp2[10]~17_combout\ & (\regFile|regFile[5][10]~q\)))) # (!\ctrl|raddr2[0]~1_combout\ & (((\aluOp2[10]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|raddr2[0]~1_combout\,
	datab => \regFile|regFile[5][10]~q\,
	datac => \regFile|regFile[7][10]~q\,
	datad => \aluOp2[10]~17_combout\,
	combout => \aluOp2[10]~18_combout\);

-- Location: LCCOMB_X13_Y12_N6
\aluOp2[10]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[10]~15_combout\ = (\ctrl|raddr2[1]~0_combout\ & (((\ctrl|raddr2[0]~1_combout\)))) # (!\ctrl|raddr2[1]~0_combout\ & ((\ctrl|raddr2[0]~1_combout\ & (\regFile|regFile[1][10]~q\)) # (!\ctrl|raddr2[0]~1_combout\ & ((\regFile|regFile[0][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[1][10]~q\,
	datab => \ctrl|raddr2[1]~0_combout\,
	datac => \regFile|regFile[0][10]~q\,
	datad => \ctrl|raddr2[0]~1_combout\,
	combout => \aluOp2[10]~15_combout\);

-- Location: LCCOMB_X14_Y12_N6
\aluOp2[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[10]~16_combout\ = (\ctrl|raddr2[1]~0_combout\ & ((\aluOp2[10]~15_combout\ & (\regFile|regFile[3][10]~q\)) # (!\aluOp2[10]~15_combout\ & ((\regFile|regFile[2][10]~q\))))) # (!\ctrl|raddr2[1]~0_combout\ & (((\aluOp2[10]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[3][10]~q\,
	datab => \ctrl|raddr2[1]~0_combout\,
	datac => \aluOp2[10]~15_combout\,
	datad => \regFile|regFile[2][10]~q\,
	combout => \aluOp2[10]~16_combout\);

-- Location: LCCOMB_X14_Y12_N16
\aluOp2[10]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[10]~19_combout\ = (\aluOp2[10]~18_combout\ & ((\aluOp2[0]~9_combout\) # ((\aluOp2[0]~5_combout\ & \aluOp2[10]~16_combout\)))) # (!\aluOp2[10]~18_combout\ & (\aluOp2[0]~5_combout\ & ((\aluOp2[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[10]~18_combout\,
	datab => \aluOp2[0]~5_combout\,
	datac => \aluOp2[0]~9_combout\,
	datad => \aluOp2[10]~16_combout\,
	combout => \aluOp2[10]~19_combout\);

-- Location: LCCOMB_X17_Y13_N2
\ALU|uFS|Add0~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~137_combout\ = \ctrl|WideOr6~3_combout\ $ (\aluOp2[10]~19_combout\ $ (((!\ctrl|WideOr6~2_combout\ & \ctrl|Selector7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr6~3_combout\,
	datab => \ctrl|WideOr6~2_combout\,
	datac => \aluOp2[10]~19_combout\,
	datad => \ctrl|Selector7~4_combout\,
	combout => \ALU|uFS|Add0~137_combout\);

-- Location: LCCOMB_X11_Y12_N30
\ALU|Mux21~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux21~3_combout\ = (\ALU|Mux7~14_combout\ & (((\ALU|Mux7~3_combout\)))) # (!\ALU|Mux7~14_combout\ & ((\aluOp2[10]~19_combout\ & (!\ALU|Mux7~3_combout\ & \regFile|Mux21~4_combout\)) # (!\aluOp2[10]~19_combout\ & ((!\regFile|Mux21~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[10]~19_combout\,
	datab => \ALU|Mux7~14_combout\,
	datac => \ALU|Mux7~3_combout\,
	datad => \regFile|Mux21~4_combout\,
	combout => \ALU|Mux21~3_combout\);

-- Location: LCCOMB_X11_Y12_N16
\ALU|aluOut~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|aluOut~10_combout\ = (\aluOp2[10]~19_combout\ & ((\ctrl|Selector0~6_combout\ & (\regFile|Mux21~1_combout\)) # (!\ctrl|Selector0~6_combout\ & ((\regFile|Mux21~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[10]~19_combout\,
	datab => \ctrl|Selector0~6_combout\,
	datac => \regFile|Mux21~1_combout\,
	datad => \regFile|Mux21~3_combout\,
	combout => \ALU|aluOut~10_combout\);

-- Location: LCCOMB_X11_Y12_N0
\ALU|Mux21~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux21~2_combout\ = (\regFile|Mux21~4_combout\ & (\ctrl|WideOr6~4_combout\ $ (((\aluOp2[10]~19_combout\ & !\ctrl|WideOr7~2_combout\))))) # (!\regFile|Mux21~4_combout\ & ((\ctrl|WideOr6~4_combout\ & (\aluOp2[10]~19_combout\)) # 
-- (!\ctrl|WideOr6~4_combout\ & ((\ctrl|WideOr7~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[10]~19_combout\,
	datab => \ctrl|WideOr7~2_combout\,
	datac => \regFile|Mux21~4_combout\,
	datad => \ctrl|WideOr6~4_combout\,
	combout => \ALU|Mux21~2_combout\);

-- Location: LCCOMB_X11_Y12_N18
\ALU|Mux21~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux21~4_combout\ = (\ALU|Mux21~3_combout\ & (((!\ALU|Mux7~14_combout\)) # (!\ALU|aluOut~10_combout\))) # (!\ALU|Mux21~3_combout\ & (((\ALU|Mux7~14_combout\ & \ALU|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux21~3_combout\,
	datab => \ALU|aluOut~10_combout\,
	datac => \ALU|Mux7~14_combout\,
	datad => \ALU|Mux21~2_combout\,
	combout => \ALU|Mux21~4_combout\);

-- Location: LCCOMB_X11_Y12_N20
\ALU|Mux21~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux21~5_combout\ = (\ALU|Mux7~5_combout\ & (\ALU|Mux7~2_combout\)) # (!\ALU|Mux7~5_combout\ & ((\ALU|Mux7~2_combout\ & (\regFile|Mux20~4_combout\)) # (!\ALU|Mux7~2_combout\ & ((\ALU|Mux21~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~5_combout\,
	datab => \ALU|Mux7~2_combout\,
	datac => \regFile|Mux20~4_combout\,
	datad => \ALU|Mux21~4_combout\,
	combout => \ALU|Mux21~5_combout\);

-- Location: LCCOMB_X21_Y6_N24
\ALU|Div0|auto_generated|divider|divider|selnose[660]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\ = (!\aluOp2[21]~99_combout\ & \ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[21]~99_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\);

-- Location: LCCOMB_X25_Y7_N28
\ALU|Div0|auto_generated|divider|divider|StageOut[660]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[660]~210_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[627]~190_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[20]~40_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[627]~190_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[627]~190_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[20]~40_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[660]~210_combout\);

-- Location: LCCOMB_X25_Y7_N26
\ALU|Div0|auto_generated|divider|divider|StageOut[659]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[659]~211_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[626]~191_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[19]~38_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[626]~191_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[626]~191_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[19]~38_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[659]~211_combout\);

-- Location: LCCOMB_X25_Y9_N28
\ALU|Div0|auto_generated|divider|divider|StageOut[658]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[658]~212_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[625]~192_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~36_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[625]~192_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[625]~192_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~36_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[658]~212_combout\);

-- Location: LCCOMB_X25_Y9_N30
\ALU|Div0|auto_generated|divider|divider|StageOut[657]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[657]~213_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[624]~193_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[17]~34_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[624]~193_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[17]~34_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[624]~193_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[657]~213_combout\);

-- Location: LCCOMB_X26_Y9_N12
\ALU|Div0|auto_generated|divider|divider|StageOut[656]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[656]~214_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[623]~194_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~32_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[623]~194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~32_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[623]~194_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[656]~214_combout\);

-- Location: LCCOMB_X24_Y7_N20
\ALU|Div0|auto_generated|divider|divider|StageOut[655]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[655]~215_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[622]~195_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~30_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[622]~195_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~30_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[622]~195_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[655]~215_combout\);

-- Location: LCCOMB_X24_Y8_N20
\ALU|Div0|auto_generated|divider|divider|StageOut[654]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[654]~216_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[621]~196_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~28_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[621]~196_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[621]~196_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~28_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[654]~216_combout\);

-- Location: LCCOMB_X26_Y9_N14
\ALU|Div0|auto_generated|divider|divider|StageOut[653]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[653]~217_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[620]~197_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~26_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[620]~197_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[620]~197_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~26_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[653]~217_combout\);

-- Location: LCCOMB_X26_Y9_N0
\ALU|Div0|auto_generated|divider|divider|StageOut[652]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[652]~218_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[619]~198_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~24_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[619]~198_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~24_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[619]~198_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[652]~218_combout\);

-- Location: LCCOMB_X26_Y9_N6
\ALU|Div0|auto_generated|divider|divider|StageOut[651]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[651]~219_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[618]~199_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~22_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[618]~199_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[618]~199_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~22_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[651]~219_combout\);

-- Location: LCCOMB_X25_Y10_N6
\ALU|Div0|auto_generated|divider|divider|StageOut[650]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[650]~220_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[617]~200_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~20_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[617]~200_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[617]~200_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~20_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[650]~220_combout\);

-- Location: LCCOMB_X25_Y8_N8
\ALU|Div0|auto_generated|divider|divider|StageOut[649]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[649]~221_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[616]~201_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~18_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[616]~201_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[616]~201_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~18_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[649]~221_combout\);

-- Location: LCCOMB_X25_Y8_N2
\ALU|Div0|auto_generated|divider|divider|StageOut[648]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[648]~222_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[615]~202_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~16_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[615]~202_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~16_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|StageOut[615]~202_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[648]~222_combout\);

-- Location: LCCOMB_X26_Y8_N0
\ALU|Div0|auto_generated|divider|divider|StageOut[647]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[647]~223_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[614]~203_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~14_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[614]~203_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[614]~203_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~14_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[647]~223_combout\);

-- Location: LCCOMB_X25_Y8_N0
\ALU|Div0|auto_generated|divider|divider|StageOut[646]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[646]~224_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[613]~204_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~12_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[613]~204_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[613]~204_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~12_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[646]~224_combout\);

-- Location: LCCOMB_X21_Y8_N12
\ALU|Div0|auto_generated|divider|divider|StageOut[645]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[645]~225_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[612]~205_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~10_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[612]~205_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[612]~205_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~10_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[645]~225_combout\);

-- Location: LCCOMB_X23_Y6_N0
\ALU|Div0|auto_generated|divider|divider|StageOut[644]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[644]~226_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[611]~206_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~8_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[611]~206_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[611]~206_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~8_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[644]~226_combout\);

-- Location: LCCOMB_X23_Y8_N24
\ALU|Div0|auto_generated|divider|divider|StageOut[643]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[643]~227_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[610]~207_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~6_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[610]~207_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[610]~207_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~6_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[643]~227_combout\);

-- Location: LCCOMB_X21_Y8_N26
\ALU|Div0|auto_generated|divider|divider|StageOut[642]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[642]~228_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[609]~208_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~4_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[609]~208_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~4_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[609]~208_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[642]~228_combout\);

-- Location: LCCOMB_X21_Y6_N2
\ALU|Div0|auto_generated|divider|divider|StageOut[641]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[641]~229_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[608]~209_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~2_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[608]~209_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[608]~209_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~2_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[641]~229_combout\);

-- Location: LCCOMB_X26_Y6_N12
\ALU|Div0|auto_generated|divider|divider|StageOut[640]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[640]~230_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\ & (\regFile|Mux20~4_combout\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~0_combout\))))) # (!\ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\ & 
-- (\regFile|Mux20~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux20~4_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[660]~65_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~0_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[640]~230_combout\);

-- Location: LCCOMB_X25_Y8_N10
\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~0_combout\ = (\regFile|Mux21~4_combout\ & ((GND) # (!\aluOp2[0]~14_combout\))) # (!\regFile|Mux21~4_combout\ & (\aluOp2[0]~14_combout\ $ (GND)))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~1\ = CARRY((\regFile|Mux21~4_combout\) # (!\aluOp2[0]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux21~4_combout\,
	datab => \aluOp2[0]~14_combout\,
	datad => VCC,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~0_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~1\);

-- Location: LCCOMB_X25_Y8_N12
\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~2_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[640]~230_combout\ & ((\aluOp2[1]~10_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~1\)) # 
-- (!\aluOp2[1]~10_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~1\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[640]~230_combout\ & ((\aluOp2[1]~10_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~1\) # (GND))) # (!\aluOp2[1]~10_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~1\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~3\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[640]~230_combout\ & (\aluOp2[1]~10_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~1\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[640]~230_combout\ & ((\aluOp2[1]~10_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[640]~230_combout\,
	datab => \aluOp2[1]~10_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~1\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~2_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~3\);

-- Location: LCCOMB_X25_Y8_N14
\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~4_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[641]~229_combout\ $ (\regFile|Mux61~4_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~3\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~5\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[641]~229_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~3\) # (!\regFile|Mux61~4_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[641]~229_combout\ & (!\regFile|Mux61~4_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[641]~229_combout\,
	datab => \regFile|Mux61~4_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~3\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~4_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~5\);

-- Location: LCCOMB_X25_Y8_N16
\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~6_combout\ = (\aluOp2[3]~187_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[642]~228_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~5\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[642]~228_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~5\) # (GND))))) # (!\aluOp2[3]~187_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[642]~228_combout\ 
-- & (\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~5\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[642]~228_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~5\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~7\ = CARRY((\aluOp2[3]~187_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~5\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[642]~228_combout\))) # 
-- (!\aluOp2[3]~187_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[642]~228_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[3]~187_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[642]~228_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~5\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~6_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~7\);

-- Location: LCCOMB_X25_Y8_N18
\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~8_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[643]~227_combout\ $ (\aluOp2[4]~155_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~7\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~9\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[643]~227_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~7\) # (!\aluOp2[4]~155_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[643]~227_combout\ & (!\aluOp2[4]~155_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[643]~227_combout\,
	datab => \aluOp2[4]~155_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~7\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~8_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~9\);

-- Location: LCCOMB_X25_Y8_N20
\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~10_combout\ = (\aluOp2[5]~186_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[644]~226_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~9\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[644]~226_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~9\) # (GND))))) # (!\aluOp2[5]~186_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[644]~226_combout\ 
-- & (\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~9\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[644]~226_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~9\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~11\ = CARRY((\aluOp2[5]~186_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~9\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[644]~226_combout\))) # 
-- (!\aluOp2[5]~186_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[644]~226_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[5]~186_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[644]~226_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~9\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~10_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~11\);

-- Location: LCCOMB_X25_Y8_N22
\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~12_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[645]~225_combout\ $ (\aluOp2[6]~177_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~11\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~13\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[645]~225_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~11\) # (!\aluOp2[6]~177_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[645]~225_combout\ & (!\aluOp2[6]~177_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[645]~225_combout\,
	datab => \aluOp2[6]~177_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~11\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~12_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~13\);

-- Location: LCCOMB_X25_Y8_N24
\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~14_combout\ = (\aluOp2[7]~149_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[646]~224_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~13\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[646]~224_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~13\) # (GND))))) # (!\aluOp2[7]~149_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[646]~224_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~13\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[646]~224_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~13\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~15\ = CARRY((\aluOp2[7]~149_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~13\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[646]~224_combout\))) # 
-- (!\aluOp2[7]~149_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[646]~224_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[7]~149_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[646]~224_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~13\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~14_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~15\);

-- Location: LCCOMB_X25_Y8_N26
\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~16_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[647]~223_combout\ $ (\aluOp2[8]~143_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~15\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~17\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[647]~223_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~15\) # (!\aluOp2[8]~143_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[647]~223_combout\ & (!\aluOp2[8]~143_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[647]~223_combout\,
	datab => \aluOp2[8]~143_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~15\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~16_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~17\);

-- Location: LCCOMB_X25_Y8_N28
\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~18_combout\ = (\aluOp2[9]~137_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[648]~222_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~17\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[648]~222_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~17\) # (GND))))) # (!\aluOp2[9]~137_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[648]~222_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~17\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[648]~222_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~17\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~19\ = CARRY((\aluOp2[9]~137_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~17\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[648]~222_combout\))) # 
-- (!\aluOp2[9]~137_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[648]~222_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[9]~137_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[648]~222_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~17\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~18_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~19\);

-- Location: LCCOMB_X25_Y8_N30
\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~20_combout\ = ((\aluOp2[10]~19_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[649]~221_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~19\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~21\ = CARRY((\aluOp2[10]~19_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[649]~221_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~19\)) # 
-- (!\aluOp2[10]~19_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[649]~221_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[10]~19_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[649]~221_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~19\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~20_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~21\);

-- Location: LCCOMB_X25_Y7_N0
\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~22_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[650]~220_combout\ & ((\aluOp2[11]~24_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~21\)) 
-- # (!\aluOp2[11]~24_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~21\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[650]~220_combout\ & ((\aluOp2[11]~24_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~21\) # (GND))) # (!\aluOp2[11]~24_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~21\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~23\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[650]~220_combout\ & (\aluOp2[11]~24_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~21\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[650]~220_combout\ & ((\aluOp2[11]~24_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[650]~220_combout\,
	datab => \aluOp2[11]~24_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~21\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~22_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~23\);

-- Location: LCCOMB_X25_Y7_N2
\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~24_combout\ = ((\aluOp2[12]~29_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[651]~219_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~23\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~25\ = CARRY((\aluOp2[12]~29_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[651]~219_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~23\)) # 
-- (!\aluOp2[12]~29_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[651]~219_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[12]~29_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[651]~219_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~23\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~24_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~25\);

-- Location: LCCOMB_X25_Y7_N4
\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~26_combout\ = (\aluOp2[13]~119_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[652]~218_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~25\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[652]~218_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~25\) # (GND))))) # (!\aluOp2[13]~119_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[652]~218_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~25\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[652]~218_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~25\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~27\ = CARRY((\aluOp2[13]~119_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~25\) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[652]~218_combout\))) # (!\aluOp2[13]~119_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[652]~218_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[13]~119_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[652]~218_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~25\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~26_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~27\);

-- Location: LCCOMB_X25_Y7_N6
\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~28_combout\ = ((\aluOp2[14]~124_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[653]~217_combout\ $ 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~27\)))) # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~29\ = CARRY((\aluOp2[14]~124_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[653]~217_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~27\)) # 
-- (!\aluOp2[14]~124_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[653]~217_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[14]~124_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[653]~217_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~27\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~28_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~29\);

-- Location: LCCOMB_X25_Y7_N8
\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~30_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[654]~216_combout\ & ((\aluOp2[15]~129_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~29\)) 
-- # (!\aluOp2[15]~129_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~29\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[654]~216_combout\ & ((\aluOp2[15]~129_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~29\) # (GND))) # (!\aluOp2[15]~129_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~29\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~31\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[654]~216_combout\ & (\aluOp2[15]~129_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~29\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[654]~216_combout\ & ((\aluOp2[15]~129_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[654]~216_combout\,
	datab => \aluOp2[15]~129_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~29\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~30_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~31\);

-- Location: LCCOMB_X25_Y7_N10
\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~32_combout\ = ((\aluOp2[16]~114_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[655]~215_combout\ $ 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~31\)))) # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~33\ = CARRY((\aluOp2[16]~114_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[655]~215_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~31\)) # 
-- (!\aluOp2[16]~114_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[655]~215_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[16]~114_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[655]~215_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~31\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~32_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~33\);

-- Location: LCCOMB_X25_Y7_N12
\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[17]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[17]~34_combout\ = (\aluOp2[17]~104_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[656]~214_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~33\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[656]~214_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~33\) # (GND))))) # (!\aluOp2[17]~104_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[656]~214_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~33\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[656]~214_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~33\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[17]~35\ = CARRY((\aluOp2[17]~104_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~33\) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[656]~214_combout\))) # (!\aluOp2[17]~104_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[656]~214_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[17]~104_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[656]~214_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~33\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[17]~34_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[17]~35\);

-- Location: LCCOMB_X25_Y7_N14
\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~36_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[657]~213_combout\ $ (\aluOp2[18]~109_combout\ $ 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[17]~35\)))) # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~37\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[657]~213_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[17]~35\) # 
-- (!\aluOp2[18]~109_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[657]~213_combout\ & (!\aluOp2[18]~109_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[17]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[657]~213_combout\,
	datab => \aluOp2[18]~109_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[17]~35\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~36_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~37\);

-- Location: LCCOMB_X25_Y7_N16
\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[19]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[19]~38_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[658]~212_combout\ & ((\aluOp2[19]~89_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~37\)) 
-- # (!\aluOp2[19]~89_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~37\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[658]~212_combout\ & ((\aluOp2[19]~89_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~37\) # (GND))) # (!\aluOp2[19]~89_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~37\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[19]~39\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[658]~212_combout\ & (\aluOp2[19]~89_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~37\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[658]~212_combout\ & ((\aluOp2[19]~89_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[658]~212_combout\,
	datab => \aluOp2[19]~89_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~37\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[19]~38_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[19]~39\);

-- Location: LCCOMB_X25_Y7_N18
\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~40_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[659]~211_combout\ $ (\aluOp2[20]~94_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[19]~39\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~41\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[659]~211_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[19]~39\) # (!\aluOp2[20]~94_combout\))) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[659]~211_combout\ & (!\aluOp2[20]~94_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[19]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[659]~211_combout\,
	datab => \aluOp2[20]~94_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[19]~39\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~40_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~41\);

-- Location: LCCOMB_X25_Y7_N20
\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[21]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[21]~42_combout\ = (\aluOp2[21]~99_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[660]~210_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~41\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[660]~210_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~41\) # (GND))))) # (!\aluOp2[21]~99_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[660]~210_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~41\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[660]~210_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~41\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[21]~43\ = CARRY((\aluOp2[21]~99_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~41\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[660]~210_combout\))) 
-- # (!\aluOp2[21]~99_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[660]~210_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[21]~99_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[660]~210_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~41\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[21]~42_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[21]~43\);

-- Location: LCCOMB_X25_Y7_N22
\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\ = \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[21]~43\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[21]~43\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\);

-- Location: LCCOMB_X21_Y8_N10
\ALU|Div0|auto_generated|divider|divider|selnose[693]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose\(693) = (\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\) # (!\ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|selnose\(693));

-- Location: LCCOMB_X11_Y12_N12
\ALU|Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux21~0_combout\ = (\ALU|Mux7~3_combout\ & (((\regFile|Mux21~4_combout\) # (\ALU|Mux7~4_combout\)))) # (!\ALU|Mux7~3_combout\ & (\ALU|Mult0|auto_generated|w513w\(10) & ((!\ALU|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|w513w\(10),
	datab => \regFile|Mux21~4_combout\,
	datac => \ALU|Mux7~3_combout\,
	datad => \ALU|Mux7~4_combout\,
	combout => \ALU|Mux21~0_combout\);

-- Location: LCCOMB_X11_Y12_N2
\ALU|Mux21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux21~1_combout\ = (\ALU|Mux7~4_combout\ & ((\ALU|Mux21~0_combout\ & (\aluOp2[10]~19_combout\)) # (!\ALU|Mux21~0_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|selnose\(693)))))) # (!\ALU|Mux7~4_combout\ & (((\ALU|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[10]~19_combout\,
	datab => \ALU|Mux7~4_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|selnose\(693),
	datad => \ALU|Mux21~0_combout\,
	combout => \ALU|Mux21~1_combout\);

-- Location: LCCOMB_X11_Y12_N6
\ALU|Mux21~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux21~6_combout\ = (\ALU|Mux21~5_combout\ & ((\ALU|uFS|Add0~75_combout\) # ((!\ALU|Mux7~5_combout\)))) # (!\ALU|Mux21~5_combout\ & (((\ALU|Mux7~5_combout\ & \ALU|Mux21~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|uFS|Add0~75_combout\,
	datab => \ALU|Mux21~5_combout\,
	datac => \ALU|Mux7~5_combout\,
	datad => \ALU|Mux21~1_combout\,
	combout => \ALU|Mux21~6_combout\);

-- Location: LCCOMB_X11_Y12_N24
\ALU|Mux21~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux21~7_combout\ = (\ALU|SH|out[31]~0_combout\ & (\regFile|Mux22~4_combout\)) # (!\ALU|SH|out[31]~0_combout\ & ((\ALU|Mux21~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regFile|Mux22~4_combout\,
	datac => \ALU|SH|out[31]~0_combout\,
	datad => \ALU|Mux21~6_combout\,
	combout => \ALU|Mux21~7_combout\);

-- Location: LCCOMB_X12_Y8_N4
\regFile|regFile[3][12]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][12]~20_combout\ = (\ctrl|ld~2_combout\ & (\ram|ram_rtl_0|auto_generated|ram_block1a12\)) # (!\ctrl|ld~2_combout\ & ((\ALU|Mux19~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|ram_rtl_0|auto_generated|ram_block1a12\,
	datac => \ctrl|ld~2_combout\,
	datad => \ALU|Mux19~7_combout\,
	combout => \regFile|regFile[3][12]~20_combout\);

-- Location: FF_X13_Y12_N27
\regFile|regFile[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][12]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[0][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[0][12]~q\);

-- Location: LCCOMB_X12_Y15_N14
\regFile|Mux19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux19~2_combout\ = (\ctrl|Selector1~2_combout\ & (((\ctrl|Selector2~7_combout\)))) # (!\ctrl|Selector1~2_combout\ & ((\ctrl|Selector2~7_combout\ & ((\regFile|regFile[1][12]~q\))) # (!\ctrl|Selector2~7_combout\ & (\regFile|regFile[0][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector1~2_combout\,
	datab => \regFile|regFile[0][12]~q\,
	datac => \regFile|regFile[1][12]~q\,
	datad => \ctrl|Selector2~7_combout\,
	combout => \regFile|Mux19~2_combout\);

-- Location: LCCOMB_X12_Y8_N28
\regFile|Mux19~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux19~3_combout\ = (\regFile|Mux19~2_combout\ & (((\regFile|regFile[3][12]~q\) # (!\ctrl|Selector1~2_combout\)))) # (!\regFile|Mux19~2_combout\ & (\regFile|regFile[2][12]~q\ & ((\ctrl|Selector1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux19~2_combout\,
	datab => \regFile|regFile[2][12]~q\,
	datac => \regFile|regFile[3][12]~q\,
	datad => \ctrl|Selector1~2_combout\,
	combout => \regFile|Mux19~3_combout\);

-- Location: LCCOMB_X12_Y8_N6
\regFile|Mux19~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux19~4_combout\ = (\ctrl|Selector0~6_combout\ & ((\regFile|Mux19~1_combout\))) # (!\ctrl|Selector0~6_combout\ & (\regFile|Mux19~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector0~6_combout\,
	datab => \regFile|Mux19~3_combout\,
	datad => \regFile|Mux19~1_combout\,
	combout => \regFile|Mux19~4_combout\);

-- Location: LCCOMB_X11_Y14_N0
\regFile|Mux18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux18~2_combout\ = (\ctrl|Selector1~2_combout\ & (((\ctrl|Selector2~7_combout\)))) # (!\ctrl|Selector1~2_combout\ & ((\ctrl|Selector2~7_combout\ & (\regFile|regFile[1][13]~q\)) # (!\ctrl|Selector2~7_combout\ & ((\regFile|regFile[0][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector1~2_combout\,
	datab => \regFile|regFile[1][13]~q\,
	datac => \regFile|regFile[0][13]~q\,
	datad => \ctrl|Selector2~7_combout\,
	combout => \regFile|Mux18~2_combout\);

-- Location: LCCOMB_X16_Y14_N2
\regFile|Mux18~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux18~3_combout\ = (\regFile|Mux18~2_combout\ & (((\regFile|regFile[3][13]~q\) # (!\ctrl|Selector1~2_combout\)))) # (!\regFile|Mux18~2_combout\ & (\regFile|regFile[2][13]~q\ & (\ctrl|Selector1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[2][13]~q\,
	datab => \regFile|Mux18~2_combout\,
	datac => \ctrl|Selector1~2_combout\,
	datad => \regFile|regFile[3][13]~q\,
	combout => \regFile|Mux18~3_combout\);

-- Location: LCCOMB_X16_Y14_N26
\ALU|aluOut~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|aluOut~13_combout\ = \aluOp2[13]~119_combout\ $ (((\ctrl|Selector0~6_combout\ & (\regFile|Mux18~1_combout\)) # (!\ctrl|Selector0~6_combout\ & ((\regFile|Mux18~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux18~1_combout\,
	datab => \regFile|Mux18~3_combout\,
	datac => \aluOp2[13]~119_combout\,
	datad => \ctrl|Selector0~6_combout\,
	combout => \ALU|aluOut~13_combout\);

-- Location: LCCOMB_X22_Y14_N22
\ALU|Mux18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux18~2_combout\ = (\regFile|Mux18~4_combout\ & (\ctrl|WideOr6~4_combout\ $ (((\aluOp2[13]~119_combout\ & !\ctrl|WideOr7~2_combout\))))) # (!\regFile|Mux18~4_combout\ & ((\ctrl|WideOr6~4_combout\ & (\aluOp2[13]~119_combout\)) # 
-- (!\ctrl|WideOr6~4_combout\ & ((\ctrl|WideOr7~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[13]~119_combout\,
	datab => \ctrl|WideOr6~4_combout\,
	datac => \ctrl|WideOr7~2_combout\,
	datad => \regFile|Mux18~4_combout\,
	combout => \ALU|Mux18~2_combout\);

-- Location: LCCOMB_X22_Y14_N8
\ALU|Mux18~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux18~3_combout\ = (\ALU|Mux7~14_combout\ & (((\ALU|Mux18~2_combout\) # (\ALU|Mux7~3_combout\)))) # (!\ALU|Mux7~14_combout\ & (!\ALU|aluOut~13_combout\ & ((!\ALU|Mux7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|aluOut~13_combout\,
	datab => \ALU|Mux7~14_combout\,
	datac => \ALU|Mux18~2_combout\,
	datad => \ALU|Mux7~3_combout\,
	combout => \ALU|Mux18~3_combout\);

-- Location: LCCOMB_X22_Y14_N26
\ALU|Mux18~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux18~4_combout\ = (\regFile|Mux18~4_combout\ & (\ALU|Mux18~3_combout\ & ((!\aluOp2[13]~119_combout\) # (!\ALU|Mux7~3_combout\)))) # (!\regFile|Mux18~4_combout\ & ((\ALU|Mux18~3_combout\) # ((\ALU|Mux7~3_combout\ & !\aluOp2[13]~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux18~4_combout\,
	datab => \ALU|Mux7~3_combout\,
	datac => \ALU|Mux18~3_combout\,
	datad => \aluOp2[13]~119_combout\,
	combout => \ALU|Mux18~4_combout\);

-- Location: LCCOMB_X24_Y8_N12
\ALU|Div0|auto_generated|divider|divider|selnose[594]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose\(594) = (\ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\) # (!\ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|selnose\(594));

-- Location: LCCOMB_X25_Y12_N22
\ALU|Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux18~0_combout\ = (\ALU|Mux7~4_combout\ & (((\ALU|Mux7~3_combout\) # (!\ALU|Div0|auto_generated|divider|divider|selnose\(594))))) # (!\ALU|Mux7~4_combout\ & (\ALU|Mult0|auto_generated|w513w\(13) & (!\ALU|Mux7~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~4_combout\,
	datab => \ALU|Mult0|auto_generated|w513w\(13),
	datac => \ALU|Mux7~3_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|selnose\(594),
	combout => \ALU|Mux18~0_combout\);

-- Location: LCCOMB_X22_Y14_N28
\ALU|Mux18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux18~1_combout\ = (\ALU|Mux7~3_combout\ & ((\ALU|Mux18~0_combout\ & (\aluOp2[13]~119_combout\)) # (!\ALU|Mux18~0_combout\ & ((\regFile|Mux18~4_combout\))))) # (!\ALU|Mux7~3_combout\ & (((\ALU|Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[13]~119_combout\,
	datab => \ALU|Mux7~3_combout\,
	datac => \regFile|Mux18~4_combout\,
	datad => \ALU|Mux18~0_combout\,
	combout => \ALU|Mux18~1_combout\);

-- Location: LCCOMB_X22_Y14_N12
\ALU|Mux18~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux18~5_combout\ = (\ALU|Mux7~5_combout\ & (((\ALU|Mux18~1_combout\) # (\ALU|Mux7~2_combout\)))) # (!\ALU|Mux7~5_combout\ & (\ALU|Mux18~4_combout\ & ((!\ALU|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux18~4_combout\,
	datab => \ALU|Mux18~1_combout\,
	datac => \ALU|Mux7~5_combout\,
	datad => \ALU|Mux7~2_combout\,
	combout => \ALU|Mux18~5_combout\);

-- Location: LCCOMB_X22_Y14_N30
\ALU|Mux18~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux18~6_combout\ = (\ALU|Mux7~2_combout\ & ((\ALU|Mux18~5_combout\ & ((\ALU|uFS|Add0~81_combout\))) # (!\ALU|Mux18~5_combout\ & (\regFile|Mux17~4_combout\)))) # (!\ALU|Mux7~2_combout\ & (((\ALU|Mux18~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~2_combout\,
	datab => \regFile|Mux17~4_combout\,
	datac => \ALU|uFS|Add0~81_combout\,
	datad => \ALU|Mux18~5_combout\,
	combout => \ALU|Mux18~6_combout\);

-- Location: LCCOMB_X17_Y12_N18
\ALU|Mux18~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux18~7_combout\ = (\ALU|SH|out[31]~0_combout\ & (\regFile|Mux19~4_combout\)) # (!\ALU|SH|out[31]~0_combout\ & ((\ALU|Mux18~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU|SH|out[31]~0_combout\,
	datac => \regFile|Mux19~4_combout\,
	datad => \ALU|Mux18~6_combout\,
	combout => \ALU|Mux18~7_combout\);

-- Location: LCCOMB_X17_Y12_N8
\regFile|regFile[3][13]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][13]~19_combout\ = (\ctrl|ld~2_combout\ & (\ram|ram_rtl_0|auto_generated|ram_block1a13~portadataout\)) # (!\ctrl|ld~2_combout\ & ((\ALU|Mux18~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram|ram_rtl_0|auto_generated|ram_block1a13~portadataout\,
	datac => \ctrl|ld~2_combout\,
	datad => \ALU|Mux18~7_combout\,
	combout => \regFile|regFile[3][13]~19_combout\);

-- Location: FF_X17_Y12_N9
\regFile|regFile[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[3][13]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[7][0]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[7][13]~q\);

-- Location: LCCOMB_X11_Y14_N22
\regFile|Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux18~0_combout\ = (\ctrl|Selector2~7_combout\ & (((\ctrl|Selector1~2_combout\)))) # (!\ctrl|Selector2~7_combout\ & ((\ctrl|Selector1~2_combout\ & ((\regFile|regFile[6][13]~q\))) # (!\ctrl|Selector1~2_combout\ & (\regFile|regFile[4][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector2~7_combout\,
	datab => \regFile|regFile[4][13]~q\,
	datac => \ctrl|Selector1~2_combout\,
	datad => \regFile|regFile[6][13]~q\,
	combout => \regFile|Mux18~0_combout\);

-- Location: LCCOMB_X16_Y14_N8
\regFile|Mux18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux18~1_combout\ = (\ctrl|Selector2~7_combout\ & ((\regFile|Mux18~0_combout\ & (\regFile|regFile[7][13]~q\)) # (!\regFile|Mux18~0_combout\ & ((\regFile|regFile[5][13]~q\))))) # (!\ctrl|Selector2~7_combout\ & (((\regFile|Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[7][13]~q\,
	datab => \ctrl|Selector2~7_combout\,
	datac => \regFile|regFile[5][13]~q\,
	datad => \regFile|Mux18~0_combout\,
	combout => \regFile|Mux18~1_combout\);

-- Location: LCCOMB_X16_Y14_N16
\regFile|Mux18~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux18~4_combout\ = (\ctrl|Selector0~6_combout\ & (\regFile|Mux18~1_combout\)) # (!\ctrl|Selector0~6_combout\ & ((\regFile|Mux18~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux18~1_combout\,
	datab => \regFile|Mux18~3_combout\,
	datad => \ctrl|Selector0~6_combout\,
	combout => \regFile|Mux18~4_combout\);

-- Location: LCCOMB_X19_Y10_N6
\ALU|Mux17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux17~3_combout\ = (\ALU|Mux7~14_combout\ & (\ALU|Mux7~3_combout\)) # (!\ALU|Mux7~14_combout\ & ((\aluOp2[14]~124_combout\ & (!\ALU|Mux7~3_combout\ & \regFile|Mux17~4_combout\)) # (!\aluOp2[14]~124_combout\ & ((!\regFile|Mux17~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~14_combout\,
	datab => \ALU|Mux7~3_combout\,
	datac => \aluOp2[14]~124_combout\,
	datad => \regFile|Mux17~4_combout\,
	combout => \ALU|Mux17~3_combout\);

-- Location: LCCOMB_X19_Y10_N16
\ALU|Mux17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux17~2_combout\ = (\regFile|Mux17~4_combout\ & (\ctrl|WideOr6~4_combout\ $ (((\aluOp2[14]~124_combout\ & !\ctrl|WideOr7~2_combout\))))) # (!\regFile|Mux17~4_combout\ & ((\ctrl|WideOr6~4_combout\ & (\aluOp2[14]~124_combout\)) # 
-- (!\ctrl|WideOr6~4_combout\ & ((\ctrl|WideOr7~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr6~4_combout\,
	datab => \aluOp2[14]~124_combout\,
	datac => \ctrl|WideOr7~2_combout\,
	datad => \regFile|Mux17~4_combout\,
	combout => \ALU|Mux17~2_combout\);

-- Location: LCCOMB_X19_Y10_N8
\ALU|aluOut~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|aluOut~14_combout\ = (\aluOp2[14]~124_combout\ & ((\ctrl|Selector0~6_combout\ & ((\regFile|Mux17~1_combout\))) # (!\ctrl|Selector0~6_combout\ & (\regFile|Mux17~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[14]~124_combout\,
	datab => \ctrl|Selector0~6_combout\,
	datac => \regFile|Mux17~3_combout\,
	datad => \regFile|Mux17~1_combout\,
	combout => \ALU|aluOut~14_combout\);

-- Location: LCCOMB_X19_Y10_N30
\ALU|Mux17~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux17~4_combout\ = (\ALU|Mux17~3_combout\ & (((!\ALU|Mux7~14_combout\) # (!\ALU|aluOut~14_combout\)))) # (!\ALU|Mux17~3_combout\ & (\ALU|Mux17~2_combout\ & ((\ALU|Mux7~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux17~3_combout\,
	datab => \ALU|Mux17~2_combout\,
	datac => \ALU|aluOut~14_combout\,
	datad => \ALU|Mux7~14_combout\,
	combout => \ALU|Mux17~4_combout\);

-- Location: LCCOMB_X18_Y10_N22
\ALU|Mux17~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux17~5_combout\ = (\ALU|Mux7~2_combout\ & ((\ALU|Mux7~5_combout\) # ((\regFile|Mux16~4_combout\)))) # (!\ALU|Mux7~2_combout\ & (!\ALU|Mux7~5_combout\ & (\ALU|Mux17~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~2_combout\,
	datab => \ALU|Mux7~5_combout\,
	datac => \ALU|Mux17~4_combout\,
	datad => \regFile|Mux16~4_combout\,
	combout => \ALU|Mux17~5_combout\);

-- Location: LCCOMB_X19_Y10_N20
\ALU|Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux17~0_combout\ = (\ALU|Mux7~4_combout\ & (\ALU|Mux7~3_combout\)) # (!\ALU|Mux7~4_combout\ & ((\ALU|Mux7~3_combout\ & ((\regFile|Mux17~4_combout\))) # (!\ALU|Mux7~3_combout\ & (\ALU|Mult0|auto_generated|w513w\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~4_combout\,
	datab => \ALU|Mux7~3_combout\,
	datac => \ALU|Mult0|auto_generated|w513w\(14),
	datad => \regFile|Mux17~4_combout\,
	combout => \ALU|Mux17~0_combout\);

-- Location: LCCOMB_X23_Y6_N22
\ALU|Div0|auto_generated|divider|divider|selnose[561]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose\(561) = ((\aluOp2[18]~109_combout\) # (\ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[594]~47_combout\,
	datac => \aluOp2[18]~109_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|selnose\(561));

-- Location: LCCOMB_X19_Y10_N14
\ALU|Mux17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux17~1_combout\ = (\ALU|Mux7~4_combout\ & ((\ALU|Mux17~0_combout\ & (\aluOp2[14]~124_combout\)) # (!\ALU|Mux17~0_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|selnose\(561)))))) # (!\ALU|Mux7~4_combout\ & (\ALU|Mux17~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~4_combout\,
	datab => \ALU|Mux17~0_combout\,
	datac => \aluOp2[14]~124_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|selnose\(561),
	combout => \ALU|Mux17~1_combout\);

-- Location: LCCOMB_X19_Y12_N4
\ALU|Mux17~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux17~6_combout\ = (\ALU|Mux7~5_combout\ & ((\ALU|Mux17~5_combout\ & (\ALU|uFS|Add0~83_combout\)) # (!\ALU|Mux17~5_combout\ & ((\ALU|Mux17~1_combout\))))) # (!\ALU|Mux7~5_combout\ & (\ALU|Mux17~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~5_combout\,
	datab => \ALU|Mux17~5_combout\,
	datac => \ALU|uFS|Add0~83_combout\,
	datad => \ALU|Mux17~1_combout\,
	combout => \ALU|Mux17~6_combout\);

-- Location: LCCOMB_X19_Y12_N10
\ALU|Mux17~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux17~7_combout\ = (\ALU|SH|out[31]~0_combout\ & (\regFile|Mux18~4_combout\)) # (!\ALU|SH|out[31]~0_combout\ & ((\ALU|Mux17~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regFile|Mux18~4_combout\,
	datac => \ALU|Mux17~6_combout\,
	datad => \ALU|SH|out[31]~0_combout\,
	combout => \ALU|Mux17~7_combout\);

-- Location: LCCOMB_X18_Y12_N18
\regFile|regFile[3][9]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][9]~23_combout\ = (\ctrl|ld~2_combout\ & (\ram|ram_rtl_0|auto_generated|ram_block1a9\)) # (!\ctrl|ld~2_combout\ & ((\ALU|Mux22~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|ld~2_combout\,
	datab => \ram|ram_rtl_0|auto_generated|ram_block1a9\,
	datad => \ALU|Mux22~7_combout\,
	combout => \regFile|regFile[3][9]~23_combout\);

-- Location: LCCOMB_X16_Y6_N10
\regFile|regFile[3][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][9]~feeder_combout\ = \regFile|regFile[3][9]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][9]~23_combout\,
	combout => \regFile|regFile[3][9]~feeder_combout\);

-- Location: FF_X16_Y6_N11
\regFile|regFile[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[3][9]~feeder_combout\,
	asdata => \ALU|Mult0|auto_generated|op_1~46_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sclr => \regFile|regFile[3][5]~52_combout\,
	sload => \ctrl|Decoder0~1_combout\,
	ena => \regFile|regFile[3][0]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[3][9]~q\);

-- Location: LCCOMB_X18_Y8_N4
\regFile|Mux22~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux22~2_combout\ = (\ctrl|Selector1~2_combout\ & (((\ctrl|Selector2~7_combout\)))) # (!\ctrl|Selector1~2_combout\ & ((\ctrl|Selector2~7_combout\ & ((\regFile|regFile[1][9]~q\))) # (!\ctrl|Selector2~7_combout\ & (\regFile|regFile[0][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[0][9]~q\,
	datab => \ctrl|Selector1~2_combout\,
	datac => \regFile|regFile[1][9]~q\,
	datad => \ctrl|Selector2~7_combout\,
	combout => \regFile|Mux22~2_combout\);

-- Location: LCCOMB_X17_Y10_N8
\regFile|Mux22~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux22~3_combout\ = (\regFile|Mux22~2_combout\ & ((\regFile|regFile[3][9]~q\) # ((!\ctrl|Selector1~2_combout\)))) # (!\regFile|Mux22~2_combout\ & (((\regFile|regFile[2][9]~q\ & \ctrl|Selector1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[3][9]~q\,
	datab => \regFile|Mux22~2_combout\,
	datac => \regFile|regFile[2][9]~q\,
	datad => \ctrl|Selector1~2_combout\,
	combout => \regFile|Mux22~3_combout\);

-- Location: LCCOMB_X16_Y12_N18
\regFile|Mux22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux22~0_combout\ = (\ctrl|Selector2~7_combout\ & (((\ctrl|Selector1~2_combout\)))) # (!\ctrl|Selector2~7_combout\ & ((\ctrl|Selector1~2_combout\ & ((\regFile|regFile[6][9]~q\))) # (!\ctrl|Selector1~2_combout\ & (\regFile|regFile[4][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector2~7_combout\,
	datab => \regFile|regFile[4][9]~q\,
	datac => \regFile|regFile[6][9]~q\,
	datad => \ctrl|Selector1~2_combout\,
	combout => \regFile|Mux22~0_combout\);

-- Location: LCCOMB_X16_Y12_N30
\regFile|Mux22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux22~1_combout\ = (\regFile|Mux22~0_combout\ & ((\regFile|regFile[7][9]~q\) # ((!\ctrl|Selector2~7_combout\)))) # (!\regFile|Mux22~0_combout\ & (((\regFile|regFile[5][9]~q\ & \ctrl|Selector2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[7][9]~q\,
	datab => \regFile|Mux22~0_combout\,
	datac => \regFile|regFile[5][9]~q\,
	datad => \ctrl|Selector2~7_combout\,
	combout => \regFile|Mux22~1_combout\);

-- Location: LCCOMB_X17_Y10_N20
\regFile|Mux22~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux22~4_combout\ = (\ctrl|Selector0~6_combout\ & ((\regFile|Mux22~1_combout\))) # (!\ctrl|Selector0~6_combout\ & (\regFile|Mux22~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux22~3_combout\,
	datab => \ctrl|Selector0~6_combout\,
	datad => \regFile|Mux22~1_combout\,
	combout => \regFile|Mux22~4_combout\);

-- Location: LCCOMB_X18_Y12_N12
\ALU|Mux23~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux23~5_combout\ = (\ALU|Mux7~5_combout\ & (((\ALU|Mux7~2_combout\)))) # (!\ALU|Mux7~5_combout\ & ((\ALU|Mux7~2_combout\ & ((\regFile|Mux22~4_combout\))) # (!\ALU|Mux7~2_combout\ & (\ALU|Mux23~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux23~4_combout\,
	datab => \regFile|Mux22~4_combout\,
	datac => \ALU|Mux7~5_combout\,
	datad => \ALU|Mux7~2_combout\,
	combout => \ALU|Mux23~5_combout\);

-- Location: LCCOMB_X21_Y4_N2
\ALU|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux23~0_combout\ = (\ALU|Mux7~3_combout\ & ((\ALU|Mux7~4_combout\) # ((\regFile|Mux23~4_combout\)))) # (!\ALU|Mux7~3_combout\ & (!\ALU|Mux7~4_combout\ & ((\ALU|Mult0|auto_generated|w513w\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~3_combout\,
	datab => \ALU|Mux7~4_combout\,
	datac => \regFile|Mux23~4_combout\,
	datad => \ALU|Mult0|auto_generated|w513w\(8),
	combout => \ALU|Mux23~0_combout\);

-- Location: LCCOMB_X26_Y6_N20
\ALU|Div0|auto_generated|divider|divider|selnose[726]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\ = (!\aluOp2[23]~84_combout\ & (!\aluOp2[24]~74_combout\ & \ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[23]~84_combout\,
	datab => \aluOp2[24]~74_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\);

-- Location: LCCOMB_X25_Y7_N24
\ALU|Div0|auto_generated|divider|divider|StageOut[693]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[693]~231_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[660]~210_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[21]~42_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[660]~210_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[660]~210_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[21]~42_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[693]~231_combout\);

-- Location: LCCOMB_X25_Y7_N30
\ALU|Div0|auto_generated|divider|divider|StageOut[692]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[692]~232_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[659]~211_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~40_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[659]~211_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[659]~211_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~40_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[692]~232_combout\);

-- Location: LCCOMB_X26_Y7_N24
\ALU|Div0|auto_generated|divider|divider|StageOut[691]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[691]~233_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[658]~212_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[19]~38_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[658]~212_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[658]~212_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[19]~38_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[691]~233_combout\);

-- Location: LCCOMB_X26_Y7_N30
\ALU|Div0|auto_generated|divider|divider|StageOut[690]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[690]~234_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[657]~213_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~36_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[657]~213_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~36_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[657]~213_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[690]~234_combout\);

-- Location: LCCOMB_X26_Y5_N16
\ALU|Div0|auto_generated|divider|divider|StageOut[689]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[689]~235_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[656]~214_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[17]~34_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[656]~214_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[656]~214_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[17]~34_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[689]~235_combout\);

-- Location: LCCOMB_X24_Y7_N18
\ALU|Div0|auto_generated|divider|divider|StageOut[688]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[688]~236_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[655]~215_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~32_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[655]~215_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[655]~215_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~32_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[688]~236_combout\);

-- Location: LCCOMB_X24_Y8_N30
\ALU|Div0|auto_generated|divider|divider|StageOut[687]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[687]~237_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[654]~216_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~30_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[654]~216_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[654]~216_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~30_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[687]~237_combout\);

-- Location: LCCOMB_X21_Y7_N20
\ALU|Div0|auto_generated|divider|divider|StageOut[686]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[686]~238_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[653]~217_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~28_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[653]~217_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[653]~217_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~28_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[686]~238_combout\);

-- Location: LCCOMB_X26_Y9_N16
\ALU|Div0|auto_generated|divider|divider|StageOut[685]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[685]~239_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[652]~218_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~26_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[652]~218_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[652]~218_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~26_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[685]~239_combout\);

-- Location: LCCOMB_X26_Y9_N22
\ALU|Div0|auto_generated|divider|divider|StageOut[684]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[684]~240_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[651]~219_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~24_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[651]~219_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[651]~219_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~24_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[684]~240_combout\);

-- Location: LCCOMB_X25_Y10_N0
\ALU|Div0|auto_generated|divider|divider|StageOut[683]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[683]~241_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[650]~220_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~22_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[650]~220_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[650]~220_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~22_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[683]~241_combout\);

-- Location: LCCOMB_X26_Y8_N2
\ALU|Div0|auto_generated|divider|divider|StageOut[682]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[682]~242_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[649]~221_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~20_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[649]~221_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[649]~221_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~20_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[682]~242_combout\);

-- Location: LCCOMB_X25_Y8_N6
\ALU|Div0|auto_generated|divider|divider|StageOut[681]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[681]~243_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[648]~222_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~18_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[648]~222_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[648]~222_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~18_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[681]~243_combout\);

-- Location: LCCOMB_X26_Y8_N4
\ALU|Div0|auto_generated|divider|divider|StageOut[680]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[680]~244_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[647]~223_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~16_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[647]~223_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~16_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|StageOut[647]~223_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[680]~244_combout\);

-- Location: LCCOMB_X25_Y8_N4
\ALU|Div0|auto_generated|divider|divider|StageOut[679]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[679]~245_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[646]~224_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~14_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[646]~224_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[646]~224_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~14_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[679]~245_combout\);

-- Location: LCCOMB_X21_Y8_N20
\ALU|Div0|auto_generated|divider|divider|StageOut[678]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[678]~246_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[645]~225_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~12_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[645]~225_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[645]~225_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~12_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[678]~246_combout\);

-- Location: LCCOMB_X23_Y6_N30
\ALU|Div0|auto_generated|divider|divider|StageOut[677]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[677]~247_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[644]~226_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~10_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[644]~226_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[644]~226_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~10_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[677]~247_combout\);

-- Location: LCCOMB_X23_Y8_N22
\ALU|Div0|auto_generated|divider|divider|StageOut[676]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[676]~248_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[643]~227_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~8_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[643]~227_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[643]~227_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~8_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[676]~248_combout\);

-- Location: LCCOMB_X21_Y8_N18
\ALU|Div0|auto_generated|divider|divider|StageOut[675]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[675]~249_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[642]~228_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~6_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[642]~228_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[642]~228_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~6_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[675]~249_combout\);

-- Location: LCCOMB_X21_Y6_N8
\ALU|Div0|auto_generated|divider|divider|StageOut[674]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[674]~250_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[641]~229_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~4_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[641]~229_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[641]~229_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~4_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[674]~250_combout\);

-- Location: LCCOMB_X26_Y6_N30
\ALU|Div0|auto_generated|divider|divider|StageOut[673]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[673]~251_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[640]~230_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~2_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[640]~230_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[640]~230_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~2_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[673]~251_combout\);

-- Location: LCCOMB_X24_Y7_N12
\ALU|Div0|auto_generated|divider|divider|StageOut[672]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[672]~252_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\ & (\regFile|Mux21~4_combout\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~0_combout\))))) # (!\ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\ & 
-- (\regFile|Mux21~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[693]~46_combout\,
	datab => \regFile|Mux21~4_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~0_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[672]~252_combout\);

-- Location: LCCOMB_X26_Y8_N8
\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~0_combout\ = (\aluOp2[0]~14_combout\ & (\regFile|Mux22~4_combout\ $ (VCC))) # (!\aluOp2[0]~14_combout\ & ((\regFile|Mux22~4_combout\) # (GND)))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~1\ = CARRY((\regFile|Mux22~4_combout\) # (!\aluOp2[0]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[0]~14_combout\,
	datab => \regFile|Mux22~4_combout\,
	datad => VCC,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~0_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~1\);

-- Location: LCCOMB_X26_Y8_N10
\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~2_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[672]~252_combout\ & ((\aluOp2[1]~10_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~1\)) # 
-- (!\aluOp2[1]~10_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~1\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[672]~252_combout\ & ((\aluOp2[1]~10_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~1\) # (GND))) # (!\aluOp2[1]~10_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~1\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~3\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[672]~252_combout\ & (\aluOp2[1]~10_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~1\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[672]~252_combout\ & ((\aluOp2[1]~10_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[672]~252_combout\,
	datab => \aluOp2[1]~10_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~1\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~2_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~3\);

-- Location: LCCOMB_X26_Y8_N12
\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~4_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[673]~251_combout\ $ (\regFile|Mux61~4_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~3\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~5\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[673]~251_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~3\) # (!\regFile|Mux61~4_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[673]~251_combout\ & (!\regFile|Mux61~4_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[673]~251_combout\,
	datab => \regFile|Mux61~4_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~3\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~4_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~5\);

-- Location: LCCOMB_X26_Y8_N14
\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~6_combout\ = (\aluOp2[3]~187_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[674]~250_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~5\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[674]~250_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~5\) # (GND))))) # (!\aluOp2[3]~187_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[674]~250_combout\ 
-- & (\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~5\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[674]~250_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~5\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~7\ = CARRY((\aluOp2[3]~187_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~5\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[674]~250_combout\))) # 
-- (!\aluOp2[3]~187_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[674]~250_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[3]~187_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[674]~250_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~5\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~6_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~7\);

-- Location: LCCOMB_X26_Y8_N16
\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~8_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[675]~249_combout\ $ (\aluOp2[4]~155_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~7\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~9\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[675]~249_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~7\) # (!\aluOp2[4]~155_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[675]~249_combout\ & (!\aluOp2[4]~155_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[675]~249_combout\,
	datab => \aluOp2[4]~155_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~7\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~8_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~9\);

-- Location: LCCOMB_X26_Y8_N18
\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~10_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[676]~248_combout\ & ((\aluOp2[5]~186_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~9\)) # 
-- (!\aluOp2[5]~186_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~9\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[676]~248_combout\ & ((\aluOp2[5]~186_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~9\) # (GND))) # (!\aluOp2[5]~186_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~9\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~11\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[676]~248_combout\ & (\aluOp2[5]~186_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~9\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[676]~248_combout\ & ((\aluOp2[5]~186_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[676]~248_combout\,
	datab => \aluOp2[5]~186_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~9\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~10_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~11\);

-- Location: LCCOMB_X26_Y8_N20
\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~12_combout\ = ((\aluOp2[6]~177_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[677]~247_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~11\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~13\ = CARRY((\aluOp2[6]~177_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[677]~247_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~11\)) # 
-- (!\aluOp2[6]~177_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[677]~247_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[6]~177_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[677]~247_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~11\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~12_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~13\);

-- Location: LCCOMB_X26_Y8_N22
\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~14_combout\ = (\aluOp2[7]~149_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[678]~246_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~13\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[678]~246_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~13\) # (GND))))) # (!\aluOp2[7]~149_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[678]~246_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~13\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[678]~246_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~13\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~15\ = CARRY((\aluOp2[7]~149_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~13\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[678]~246_combout\))) # 
-- (!\aluOp2[7]~149_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[678]~246_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[7]~149_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[678]~246_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~13\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~14_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~15\);

-- Location: LCCOMB_X26_Y8_N24
\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~16_combout\ = ((\aluOp2[8]~143_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[679]~245_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~15\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~17\ = CARRY((\aluOp2[8]~143_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[679]~245_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~15\)) # 
-- (!\aluOp2[8]~143_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[679]~245_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[8]~143_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[679]~245_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~15\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~16_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~17\);

-- Location: LCCOMB_X26_Y8_N26
\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~18_combout\ = (\aluOp2[9]~137_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[680]~244_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~17\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[680]~244_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~17\) # (GND))))) # (!\aluOp2[9]~137_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[680]~244_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~17\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[680]~244_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~17\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~19\ = CARRY((\aluOp2[9]~137_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~17\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[680]~244_combout\))) # 
-- (!\aluOp2[9]~137_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[680]~244_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[9]~137_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[680]~244_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~17\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~18_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~19\);

-- Location: LCCOMB_X26_Y8_N28
\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~20_combout\ = ((\aluOp2[10]~19_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[681]~243_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~19\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~21\ = CARRY((\aluOp2[10]~19_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[681]~243_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~19\)) # 
-- (!\aluOp2[10]~19_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[681]~243_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[10]~19_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[681]~243_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~19\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~20_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~21\);

-- Location: LCCOMB_X26_Y8_N30
\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~22_combout\ = (\aluOp2[11]~24_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[682]~242_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~21\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[682]~242_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~21\) # (GND))))) # (!\aluOp2[11]~24_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[682]~242_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~21\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[682]~242_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~21\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~23\ = CARRY((\aluOp2[11]~24_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~21\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[682]~242_combout\))) 
-- # (!\aluOp2[11]~24_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[682]~242_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[11]~24_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[682]~242_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~21\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~22_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~23\);

-- Location: LCCOMB_X26_Y7_N0
\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~24_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[683]~241_combout\ $ (\aluOp2[12]~29_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~23\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~25\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[683]~241_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~23\) # (!\aluOp2[12]~29_combout\))) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[683]~241_combout\ & (!\aluOp2[12]~29_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[683]~241_combout\,
	datab => \aluOp2[12]~29_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~23\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~24_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~25\);

-- Location: LCCOMB_X26_Y7_N2
\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~26_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[684]~240_combout\ & ((\aluOp2[13]~119_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~25\)) 
-- # (!\aluOp2[13]~119_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~25\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[684]~240_combout\ & ((\aluOp2[13]~119_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~25\) # (GND))) # (!\aluOp2[13]~119_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~25\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~27\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[684]~240_combout\ & (\aluOp2[13]~119_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~25\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[684]~240_combout\ & ((\aluOp2[13]~119_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[684]~240_combout\,
	datab => \aluOp2[13]~119_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~25\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~26_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~27\);

-- Location: LCCOMB_X26_Y7_N4
\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~28_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[685]~239_combout\ $ (\aluOp2[14]~124_combout\ $ 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~27\)))) # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~29\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[685]~239_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~27\) # 
-- (!\aluOp2[14]~124_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[685]~239_combout\ & (!\aluOp2[14]~124_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[685]~239_combout\,
	datab => \aluOp2[14]~124_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~27\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~28_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~29\);

-- Location: LCCOMB_X26_Y7_N6
\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~30_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[686]~238_combout\ & ((\aluOp2[15]~129_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~29\)) 
-- # (!\aluOp2[15]~129_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~29\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[686]~238_combout\ & ((\aluOp2[15]~129_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~29\) # (GND))) # (!\aluOp2[15]~129_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~29\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~31\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[686]~238_combout\ & (\aluOp2[15]~129_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~29\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[686]~238_combout\ & ((\aluOp2[15]~129_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[686]~238_combout\,
	datab => \aluOp2[15]~129_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~29\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~30_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~31\);

-- Location: LCCOMB_X26_Y7_N8
\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~32_combout\ = ((\aluOp2[16]~114_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[687]~237_combout\ $ 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~31\)))) # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~33\ = CARRY((\aluOp2[16]~114_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[687]~237_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~31\)) # 
-- (!\aluOp2[16]~114_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[687]~237_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[16]~114_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[687]~237_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~31\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~32_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~33\);

-- Location: LCCOMB_X26_Y7_N10
\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[17]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[17]~34_combout\ = (\aluOp2[17]~104_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[688]~236_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~33\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[688]~236_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~33\) # (GND))))) # (!\aluOp2[17]~104_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[688]~236_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~33\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[688]~236_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~33\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[17]~35\ = CARRY((\aluOp2[17]~104_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~33\) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[688]~236_combout\))) # (!\aluOp2[17]~104_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[688]~236_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[17]~104_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[688]~236_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~33\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[17]~34_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[17]~35\);

-- Location: LCCOMB_X26_Y7_N12
\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~36_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[689]~235_combout\ $ (\aluOp2[18]~109_combout\ $ 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[17]~35\)))) # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~37\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[689]~235_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[17]~35\) # 
-- (!\aluOp2[18]~109_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[689]~235_combout\ & (!\aluOp2[18]~109_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[17]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[689]~235_combout\,
	datab => \aluOp2[18]~109_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[17]~35\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~36_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~37\);

-- Location: LCCOMB_X26_Y7_N14
\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[19]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[19]~38_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[690]~234_combout\ & ((\aluOp2[19]~89_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~37\)) 
-- # (!\aluOp2[19]~89_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~37\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[690]~234_combout\ & ((\aluOp2[19]~89_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~37\) # (GND))) # (!\aluOp2[19]~89_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~37\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[19]~39\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[690]~234_combout\ & (\aluOp2[19]~89_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~37\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[690]~234_combout\ & ((\aluOp2[19]~89_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[690]~234_combout\,
	datab => \aluOp2[19]~89_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~37\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[19]~38_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[19]~39\);

-- Location: LCCOMB_X26_Y7_N16
\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~40_combout\ = ((\aluOp2[20]~94_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[691]~233_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[19]~39\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~41\ = CARRY((\aluOp2[20]~94_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[691]~233_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[19]~39\)) # 
-- (!\aluOp2[20]~94_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[691]~233_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[19]~39\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[20]~94_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[691]~233_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[19]~39\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~40_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~41\);

-- Location: LCCOMB_X26_Y7_N18
\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[21]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[21]~42_combout\ = (\aluOp2[21]~99_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[692]~232_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~41\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[692]~232_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~41\) # (GND))))) # (!\aluOp2[21]~99_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[692]~232_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~41\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[692]~232_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~41\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[21]~43\ = CARRY((\aluOp2[21]~99_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~41\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[692]~232_combout\))) 
-- # (!\aluOp2[21]~99_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[692]~232_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[21]~99_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[692]~232_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~41\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[21]~42_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[21]~43\);

-- Location: LCCOMB_X26_Y7_N20
\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[22]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[22]~44_combout\ = ((\aluOp2[22]~79_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[693]~231_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[21]~43\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[22]~45\ = CARRY((\aluOp2[22]~79_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[693]~231_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[21]~43\)) # 
-- (!\aluOp2[22]~79_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[693]~231_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[21]~43\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[22]~79_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[693]~231_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[21]~43\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[22]~44_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[22]~45\);

-- Location: LCCOMB_X26_Y7_N22
\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\ = !\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[22]~45\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[22]~45\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\);

-- Location: LCCOMB_X25_Y5_N26
\ALU|Div0|auto_generated|divider|divider|StageOut[726]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[726]~253_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[693]~231_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[22]~44_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[693]~231_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[693]~231_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[22]~44_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[726]~253_combout\);

-- Location: LCCOMB_X25_Y5_N28
\ALU|Div0|auto_generated|divider|divider|StageOut[725]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[725]~254_combout\ = (\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[692]~232_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\ & ((\ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[21]~42_combout\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[692]~232_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[21]~42_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|StageOut[692]~232_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[725]~254_combout\);

-- Location: LCCOMB_X26_Y7_N28
\ALU|Div0|auto_generated|divider|divider|StageOut[724]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[724]~255_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[691]~233_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~40_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[691]~233_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[691]~233_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~40_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[724]~255_combout\);

-- Location: LCCOMB_X26_Y7_N26
\ALU|Div0|auto_generated|divider|divider|StageOut[723]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[723]~256_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[690]~234_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[19]~38_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[690]~234_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[690]~234_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[19]~38_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[723]~256_combout\);

-- Location: LCCOMB_X26_Y5_N10
\ALU|Div0|auto_generated|divider|divider|StageOut[722]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[722]~257_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[689]~235_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~36_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[689]~235_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[689]~235_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~36_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[722]~257_combout\);

-- Location: LCCOMB_X23_Y7_N0
\ALU|Div0|auto_generated|divider|divider|StageOut[721]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[721]~258_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[688]~236_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[17]~34_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[688]~236_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[688]~236_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[17]~34_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[721]~258_combout\);

-- Location: LCCOMB_X24_Y8_N4
\ALU|Div0|auto_generated|divider|divider|StageOut[720]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[720]~259_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[687]~237_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~32_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[687]~237_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[687]~237_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~32_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[720]~259_combout\);

-- Location: LCCOMB_X21_Y7_N6
\ALU|Div0|auto_generated|divider|divider|StageOut[719]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[719]~260_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[686]~238_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~30_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[686]~238_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[686]~238_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~30_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[719]~260_combout\);

-- Location: LCCOMB_X26_Y9_N4
\ALU|Div0|auto_generated|divider|divider|StageOut[718]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[718]~261_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[685]~239_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~28_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[685]~239_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[685]~239_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~28_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[718]~261_combout\);

-- Location: LCCOMB_X18_Y5_N4
\ALU|Div0|auto_generated|divider|divider|StageOut[717]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[717]~262_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[684]~240_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~26_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[684]~240_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~26_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[684]~240_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[717]~262_combout\);

-- Location: LCCOMB_X18_Y7_N28
\ALU|Div0|auto_generated|divider|divider|StageOut[716]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[716]~263_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[683]~241_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~24_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[683]~241_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[683]~241_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~24_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[716]~263_combout\);

-- Location: LCCOMB_X26_Y8_N6
\ALU|Div0|auto_generated|divider|divider|StageOut[715]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[715]~264_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[682]~242_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~22_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[682]~242_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[682]~242_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~22_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[715]~264_combout\);

-- Location: LCCOMB_X24_Y6_N0
\ALU|Div0|auto_generated|divider|divider|StageOut[714]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[714]~265_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[681]~243_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~20_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[681]~243_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[681]~243_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~20_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[714]~265_combout\);

-- Location: LCCOMB_X25_Y6_N4
\ALU|Div0|auto_generated|divider|divider|StageOut[713]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[713]~266_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[680]~244_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~18_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[680]~244_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~18_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|StageOut[680]~244_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[713]~266_combout\);

-- Location: LCCOMB_X25_Y6_N6
\ALU|Div0|auto_generated|divider|divider|StageOut[712]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[712]~267_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[679]~245_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~16_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[679]~245_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[679]~245_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~16_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[712]~267_combout\);

-- Location: LCCOMB_X21_Y8_N24
\ALU|Div0|auto_generated|divider|divider|StageOut[711]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[711]~268_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[678]~246_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~14_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[678]~246_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[678]~246_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~14_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[711]~268_combout\);

-- Location: LCCOMB_X23_Y6_N16
\ALU|Div0|auto_generated|divider|divider|StageOut[710]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[710]~269_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[677]~247_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~12_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[677]~247_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[677]~247_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~12_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[710]~269_combout\);

-- Location: LCCOMB_X23_Y8_N28
\ALU|Div0|auto_generated|divider|divider|StageOut[709]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[709]~270_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[676]~248_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~10_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[676]~248_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[676]~248_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~10_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[709]~270_combout\);

-- Location: LCCOMB_X21_Y8_N30
\ALU|Div0|auto_generated|divider|divider|StageOut[708]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[708]~271_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[675]~249_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~8_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[675]~249_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[675]~249_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~8_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[708]~271_combout\);

-- Location: LCCOMB_X21_Y6_N18
\ALU|Div0|auto_generated|divider|divider|StageOut[707]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[707]~272_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[674]~250_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~6_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[674]~250_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[674]~250_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~6_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[707]~272_combout\);

-- Location: LCCOMB_X26_Y6_N26
\ALU|Div0|auto_generated|divider|divider|StageOut[706]~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[706]~273_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[673]~251_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~4_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[673]~251_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[673]~251_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~4_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[706]~273_combout\);

-- Location: LCCOMB_X24_Y7_N26
\ALU|Div0|auto_generated|divider|divider|StageOut[705]~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[705]~274_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[672]~252_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~2_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[672]~252_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[672]~252_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~2_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[705]~274_combout\);

-- Location: LCCOMB_X26_Y5_N12
\ALU|Div0|auto_generated|divider|divider|StageOut[704]~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[704]~275_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\ & (\regFile|Mux22~4_combout\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~0_combout\))))) # (!\ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\ & 
-- (\regFile|Mux22~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[726]~66_combout\,
	datab => \regFile|Mux22~4_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~0_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[704]~275_combout\);

-- Location: LCCOMB_X25_Y6_N8
\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~0_combout\ = (\regFile|Mux23~4_combout\ & ((GND) # (!\aluOp2[0]~14_combout\))) # (!\regFile|Mux23~4_combout\ & (\aluOp2[0]~14_combout\ $ (GND)))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~1\ = CARRY((\regFile|Mux23~4_combout\) # (!\aluOp2[0]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux23~4_combout\,
	datab => \aluOp2[0]~14_combout\,
	datad => VCC,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~0_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~1\);

-- Location: LCCOMB_X25_Y6_N10
\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~2_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[704]~275_combout\ & ((\aluOp2[1]~10_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~1\)) # 
-- (!\aluOp2[1]~10_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~1\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[704]~275_combout\ & ((\aluOp2[1]~10_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~1\) # (GND))) # (!\aluOp2[1]~10_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~1\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~3\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[704]~275_combout\ & (\aluOp2[1]~10_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~1\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[704]~275_combout\ & ((\aluOp2[1]~10_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[704]~275_combout\,
	datab => \aluOp2[1]~10_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~1\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~2_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~3\);

-- Location: LCCOMB_X25_Y6_N12
\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~4_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[705]~274_combout\ $ (\regFile|Mux61~4_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~3\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~5\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[705]~274_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~3\) # (!\regFile|Mux61~4_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[705]~274_combout\ & (!\regFile|Mux61~4_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[705]~274_combout\,
	datab => \regFile|Mux61~4_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~3\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~4_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~5\);

-- Location: LCCOMB_X25_Y6_N14
\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~6_combout\ = (\aluOp2[3]~187_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[706]~273_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~5\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[706]~273_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~5\) # (GND))))) # (!\aluOp2[3]~187_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[706]~273_combout\ 
-- & (\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~5\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[706]~273_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~5\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~7\ = CARRY((\aluOp2[3]~187_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~5\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[706]~273_combout\))) # 
-- (!\aluOp2[3]~187_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[706]~273_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[3]~187_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[706]~273_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~5\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~6_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~7\);

-- Location: LCCOMB_X25_Y6_N16
\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~8_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[707]~272_combout\ $ (\aluOp2[4]~155_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~7\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~9\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[707]~272_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~7\) # (!\aluOp2[4]~155_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[707]~272_combout\ & (!\aluOp2[4]~155_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[707]~272_combout\,
	datab => \aluOp2[4]~155_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~7\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~8_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~9\);

-- Location: LCCOMB_X25_Y6_N18
\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~10_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[708]~271_combout\ & ((\aluOp2[5]~186_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~9\)) # 
-- (!\aluOp2[5]~186_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~9\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[708]~271_combout\ & ((\aluOp2[5]~186_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~9\) # (GND))) # (!\aluOp2[5]~186_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~9\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~11\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[708]~271_combout\ & (\aluOp2[5]~186_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~9\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[708]~271_combout\ & ((\aluOp2[5]~186_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[708]~271_combout\,
	datab => \aluOp2[5]~186_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~9\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~10_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~11\);

-- Location: LCCOMB_X25_Y6_N20
\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~12_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[709]~270_combout\ $ (\aluOp2[6]~177_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~11\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~13\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[709]~270_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~11\) # (!\aluOp2[6]~177_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[709]~270_combout\ & (!\aluOp2[6]~177_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[709]~270_combout\,
	datab => \aluOp2[6]~177_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~11\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~12_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~13\);

-- Location: LCCOMB_X25_Y6_N22
\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~14_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[710]~269_combout\ & ((\aluOp2[7]~149_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~13\)) # 
-- (!\aluOp2[7]~149_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~13\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[710]~269_combout\ & ((\aluOp2[7]~149_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~13\) # (GND))) # (!\aluOp2[7]~149_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~13\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~15\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[710]~269_combout\ & (\aluOp2[7]~149_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~13\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[710]~269_combout\ & ((\aluOp2[7]~149_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[710]~269_combout\,
	datab => \aluOp2[7]~149_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~13\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~14_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~15\);

-- Location: LCCOMB_X25_Y6_N24
\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~16_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[711]~268_combout\ $ (\aluOp2[8]~143_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~15\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~17\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[711]~268_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~15\) # (!\aluOp2[8]~143_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[711]~268_combout\ & (!\aluOp2[8]~143_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[711]~268_combout\,
	datab => \aluOp2[8]~143_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~15\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~16_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~17\);

-- Location: LCCOMB_X25_Y6_N26
\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~18_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[712]~267_combout\ & ((\aluOp2[9]~137_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~17\)) # 
-- (!\aluOp2[9]~137_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~17\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[712]~267_combout\ & ((\aluOp2[9]~137_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~17\) # (GND))) # (!\aluOp2[9]~137_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~17\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~19\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[712]~267_combout\ & (\aluOp2[9]~137_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~17\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[712]~267_combout\ & ((\aluOp2[9]~137_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[712]~267_combout\,
	datab => \aluOp2[9]~137_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~17\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~18_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~19\);

-- Location: LCCOMB_X25_Y6_N28
\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~20_combout\ = ((\aluOp2[10]~19_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[713]~266_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~19\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~21\ = CARRY((\aluOp2[10]~19_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[713]~266_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~19\)) # 
-- (!\aluOp2[10]~19_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[713]~266_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[10]~19_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[713]~266_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~19\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~20_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~21\);

-- Location: LCCOMB_X25_Y6_N30
\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~22_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[714]~265_combout\ & ((\aluOp2[11]~24_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~21\)) 
-- # (!\aluOp2[11]~24_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~21\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[714]~265_combout\ & ((\aluOp2[11]~24_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~21\) # (GND))) # (!\aluOp2[11]~24_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~21\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~23\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[714]~265_combout\ & (\aluOp2[11]~24_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~21\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[714]~265_combout\ & ((\aluOp2[11]~24_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[714]~265_combout\,
	datab => \aluOp2[11]~24_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~21\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~22_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~23\);

-- Location: LCCOMB_X25_Y5_N0
\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~24_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[715]~264_combout\ $ (\aluOp2[12]~29_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~23\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~25\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[715]~264_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~23\) # (!\aluOp2[12]~29_combout\))) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[715]~264_combout\ & (!\aluOp2[12]~29_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[715]~264_combout\,
	datab => \aluOp2[12]~29_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~23\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~24_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~25\);

-- Location: LCCOMB_X25_Y5_N2
\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~26_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[716]~263_combout\ & ((\aluOp2[13]~119_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~25\)) 
-- # (!\aluOp2[13]~119_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~25\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[716]~263_combout\ & ((\aluOp2[13]~119_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~25\) # (GND))) # (!\aluOp2[13]~119_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~25\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~27\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[716]~263_combout\ & (\aluOp2[13]~119_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~25\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[716]~263_combout\ & ((\aluOp2[13]~119_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[716]~263_combout\,
	datab => \aluOp2[13]~119_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~25\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~26_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~27\);

-- Location: LCCOMB_X25_Y5_N4
\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~28_combout\ = ((\aluOp2[14]~124_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[717]~262_combout\ $ 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~27\)))) # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~29\ = CARRY((\aluOp2[14]~124_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[717]~262_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~27\)) # 
-- (!\aluOp2[14]~124_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[717]~262_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[14]~124_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[717]~262_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~27\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~28_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~29\);

-- Location: LCCOMB_X25_Y5_N6
\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~30_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[718]~261_combout\ & ((\aluOp2[15]~129_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~29\)) 
-- # (!\aluOp2[15]~129_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~29\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[718]~261_combout\ & ((\aluOp2[15]~129_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~29\) # (GND))) # (!\aluOp2[15]~129_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~29\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~31\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[718]~261_combout\ & (\aluOp2[15]~129_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~29\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[718]~261_combout\ & ((\aluOp2[15]~129_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[718]~261_combout\,
	datab => \aluOp2[15]~129_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~29\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~30_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~31\);

-- Location: LCCOMB_X25_Y5_N8
\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~32_combout\ = ((\aluOp2[16]~114_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[719]~260_combout\ $ 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~31\)))) # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~33\ = CARRY((\aluOp2[16]~114_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[719]~260_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~31\)) # 
-- (!\aluOp2[16]~114_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[719]~260_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[16]~114_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[719]~260_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~31\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~32_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~33\);

-- Location: LCCOMB_X25_Y5_N10
\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[17]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[17]~34_combout\ = (\aluOp2[17]~104_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[720]~259_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~33\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[720]~259_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~33\) # (GND))))) # (!\aluOp2[17]~104_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[720]~259_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~33\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[720]~259_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~33\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[17]~35\ = CARRY((\aluOp2[17]~104_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~33\) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[720]~259_combout\))) # (!\aluOp2[17]~104_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[720]~259_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[17]~104_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[720]~259_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~33\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[17]~34_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[17]~35\);

-- Location: LCCOMB_X25_Y5_N12
\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~36_combout\ = ((\aluOp2[18]~109_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[721]~258_combout\ $ 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[17]~35\)))) # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~37\ = CARRY((\aluOp2[18]~109_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[721]~258_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[17]~35\)) # 
-- (!\aluOp2[18]~109_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[721]~258_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[17]~35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[18]~109_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[721]~258_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[17]~35\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~36_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~37\);

-- Location: LCCOMB_X25_Y5_N14
\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[19]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[19]~38_combout\ = (\aluOp2[19]~89_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[722]~257_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~37\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[722]~257_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~37\) # (GND))))) # (!\aluOp2[19]~89_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[722]~257_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~37\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[722]~257_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~37\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[19]~39\ = CARRY((\aluOp2[19]~89_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~37\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[722]~257_combout\))) 
-- # (!\aluOp2[19]~89_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[722]~257_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[19]~89_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[722]~257_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~37\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[19]~38_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[19]~39\);

-- Location: LCCOMB_X25_Y5_N16
\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~40_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[723]~256_combout\ $ (\aluOp2[20]~94_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[19]~39\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~41\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[723]~256_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[19]~39\) # (!\aluOp2[20]~94_combout\))) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[723]~256_combout\ & (!\aluOp2[20]~94_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[19]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[723]~256_combout\,
	datab => \aluOp2[20]~94_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[19]~39\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~40_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~41\);

-- Location: LCCOMB_X25_Y5_N18
\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[21]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[21]~42_combout\ = (\aluOp2[21]~99_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[724]~255_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~41\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[724]~255_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~41\) # (GND))))) # (!\aluOp2[21]~99_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[724]~255_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~41\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[724]~255_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~41\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[21]~43\ = CARRY((\aluOp2[21]~99_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~41\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[724]~255_combout\))) 
-- # (!\aluOp2[21]~99_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[724]~255_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[21]~99_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[724]~255_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~41\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[21]~42_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[21]~43\);

-- Location: LCCOMB_X25_Y5_N20
\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~44_combout\ = ((\aluOp2[22]~79_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[725]~254_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[21]~43\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~45\ = CARRY((\aluOp2[22]~79_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[725]~254_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[21]~43\)) # 
-- (!\aluOp2[22]~79_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[725]~254_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[21]~43\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[22]~79_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[725]~254_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[21]~43\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~44_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~45\);

-- Location: LCCOMB_X25_Y5_N22
\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[23]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[23]~46_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[726]~253_combout\ & ((\aluOp2[23]~84_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~45\)) 
-- # (!\aluOp2[23]~84_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~45\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[726]~253_combout\ & ((\aluOp2[23]~84_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~45\) # (GND))) # (!\aluOp2[23]~84_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~45\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[23]~47\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[726]~253_combout\ & (\aluOp2[23]~84_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~45\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[726]~253_combout\ & ((\aluOp2[23]~84_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~45\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[726]~253_combout\,
	datab => \aluOp2[23]~84_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~45\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[23]~46_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[23]~47\);

-- Location: LCCOMB_X25_Y5_N24
\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\ = \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[23]~47\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[23]~47\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\);

-- Location: LCCOMB_X23_Y4_N28
\ALU|Div0|auto_generated|divider|divider|selnose[759]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose\(759) = (\aluOp2[24]~74_combout\) # ((\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\) # (!\ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aluOp2[24]~74_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|selnose\(759));

-- Location: LCCOMB_X23_Y4_N8
\ALU|Mux23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux23~1_combout\ = (\ALU|Mux23~0_combout\ & ((\aluOp2[8]~143_combout\) # ((!\ALU|Mux7~4_combout\)))) # (!\ALU|Mux23~0_combout\ & (((\ALU|Mux7~4_combout\ & !\ALU|Div0|auto_generated|divider|divider|selnose\(759)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux23~0_combout\,
	datab => \aluOp2[8]~143_combout\,
	datac => \ALU|Mux7~4_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|selnose\(759),
	combout => \ALU|Mux23~1_combout\);

-- Location: LCCOMB_X18_Y12_N10
\ALU|Mux23~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux23~6_combout\ = (\ALU|Mux23~5_combout\ & ((\ALU|uFS|Add0~71_combout\) # ((!\ALU|Mux7~5_combout\)))) # (!\ALU|Mux23~5_combout\ & (((\ALU|Mux7~5_combout\ & \ALU|Mux23~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux23~5_combout\,
	datab => \ALU|uFS|Add0~71_combout\,
	datac => \ALU|Mux7~5_combout\,
	datad => \ALU|Mux23~1_combout\,
	combout => \ALU|Mux23~6_combout\);

-- Location: LCCOMB_X18_Y12_N24
\ALU|Mux23~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux23~7_combout\ = (\ALU|SH|out[31]~0_combout\ & (\regFile|Mux24~4_combout\)) # (!\ALU|SH|out[31]~0_combout\ & ((\ALU|Mux23~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|SH|out[31]~0_combout\,
	datac => \regFile|Mux24~4_combout\,
	datad => \ALU|Mux23~6_combout\,
	combout => \ALU|Mux23~7_combout\);

-- Location: LCCOMB_X18_Y12_N4
\regFile|regFile[3][8]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][8]~24_combout\ = (\ctrl|ld~2_combout\ & ((\ram|ram_rtl_0|auto_generated|ram_block1a8~portadataout\))) # (!\ctrl|ld~2_combout\ & (\ALU|Mux23~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|ld~2_combout\,
	datab => \ALU|Mux23~7_combout\,
	datad => \ram|ram_rtl_0|auto_generated|ram_block1a8~portadataout\,
	combout => \regFile|regFile[3][8]~24_combout\);

-- Location: LCCOMB_X16_Y6_N16
\regFile|regFile[3][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][8]~feeder_combout\ = \regFile|regFile[3][8]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regFile|regFile[3][8]~24_combout\,
	combout => \regFile|regFile[3][8]~feeder_combout\);

-- Location: FF_X16_Y6_N17
\regFile|regFile[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[3][8]~feeder_combout\,
	asdata => \ALU|Mult0|auto_generated|op_1~44_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sclr => \regFile|regFile[3][5]~52_combout\,
	sload => \ctrl|Decoder0~1_combout\,
	ena => \regFile|regFile[3][0]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[3][8]~q\);

-- Location: LCCOMB_X18_Y8_N18
\regFile|Mux23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux23~2_combout\ = (\ctrl|Selector2~7_combout\ & ((\ctrl|Selector1~2_combout\) # ((\regFile|regFile[1][8]~q\)))) # (!\ctrl|Selector2~7_combout\ & (!\ctrl|Selector1~2_combout\ & ((\regFile|regFile[0][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector2~7_combout\,
	datab => \ctrl|Selector1~2_combout\,
	datac => \regFile|regFile[1][8]~q\,
	datad => \regFile|regFile[0][8]~q\,
	combout => \regFile|Mux23~2_combout\);

-- Location: LCCOMB_X16_Y8_N12
\regFile|Mux23~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux23~3_combout\ = (\ctrl|Selector1~2_combout\ & ((\regFile|Mux23~2_combout\ & (\regFile|regFile[3][8]~q\)) # (!\regFile|Mux23~2_combout\ & ((\regFile|regFile[2][8]~q\))))) # (!\ctrl|Selector1~2_combout\ & (((\regFile|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[3][8]~q\,
	datab => \regFile|regFile[2][8]~q\,
	datac => \ctrl|Selector1~2_combout\,
	datad => \regFile|Mux23~2_combout\,
	combout => \regFile|Mux23~3_combout\);

-- Location: LCCOMB_X10_Y11_N8
\regFile|Mux23~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux23~4_combout\ = (\ctrl|Selector0~6_combout\ & ((\regFile|Mux23~1_combout\))) # (!\ctrl|Selector0~6_combout\ & (\regFile|Mux23~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux23~3_combout\,
	datab => \ctrl|Selector0~6_combout\,
	datad => \regFile|Mux23~1_combout\,
	combout => \regFile|Mux23~4_combout\);

-- Location: FF_X9_Y8_N15
\regFile|regFile[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[3][7]~feeder_combout\,
	asdata => \ALU|Mult0|auto_generated|op_1~42_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sclr => \regFile|regFile[3][5]~52_combout\,
	sload => \ctrl|Decoder0~1_combout\,
	ena => \regFile|regFile[3][0]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[3][7]~q\);

-- Location: LCCOMB_X10_Y12_N18
\regFile|Mux24~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux24~2_combout\ = (\ctrl|Selector2~7_combout\ & (((\regFile|regFile[1][7]~q\) # (\ctrl|Selector1~2_combout\)))) # (!\ctrl|Selector2~7_combout\ & (\regFile|regFile[0][7]~q\ & ((!\ctrl|Selector1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[0][7]~q\,
	datab => \ctrl|Selector2~7_combout\,
	datac => \regFile|regFile[1][7]~q\,
	datad => \ctrl|Selector1~2_combout\,
	combout => \regFile|Mux24~2_combout\);

-- Location: LCCOMB_X10_Y12_N12
\regFile|Mux24~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux24~3_combout\ = (\ctrl|Selector1~2_combout\ & ((\regFile|Mux24~2_combout\ & ((\regFile|regFile[3][7]~q\))) # (!\regFile|Mux24~2_combout\ & (\regFile|regFile[2][7]~q\)))) # (!\ctrl|Selector1~2_combout\ & (((\regFile|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector1~2_combout\,
	datab => \regFile|regFile[2][7]~q\,
	datac => \regFile|regFile[3][7]~q\,
	datad => \regFile|Mux24~2_combout\,
	combout => \regFile|Mux24~3_combout\);

-- Location: LCCOMB_X10_Y10_N18
\regFile|Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux24~0_combout\ = (\ctrl|Selector2~7_combout\ & (((\ctrl|Selector1~2_combout\)))) # (!\ctrl|Selector2~7_combout\ & ((\ctrl|Selector1~2_combout\ & ((\regFile|regFile[6][7]~q\))) # (!\ctrl|Selector1~2_combout\ & (\regFile|regFile[4][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector2~7_combout\,
	datab => \regFile|regFile[4][7]~q\,
	datac => \regFile|regFile[6][7]~q\,
	datad => \ctrl|Selector1~2_combout\,
	combout => \regFile|Mux24~0_combout\);

-- Location: LCCOMB_X12_Y8_N12
\regFile|Mux24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux24~1_combout\ = (\ctrl|Selector2~7_combout\ & ((\regFile|Mux24~0_combout\ & (\regFile|regFile[7][7]~q\)) # (!\regFile|Mux24~0_combout\ & ((\regFile|regFile[5][7]~q\))))) # (!\ctrl|Selector2~7_combout\ & (((\regFile|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector2~7_combout\,
	datab => \regFile|regFile[7][7]~q\,
	datac => \regFile|regFile[5][7]~q\,
	datad => \regFile|Mux24~0_combout\,
	combout => \regFile|Mux24~1_combout\);

-- Location: LCCOMB_X14_Y8_N20
\regFile|Mux24~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux24~4_combout\ = (\ctrl|Selector0~6_combout\ & ((\regFile|Mux24~1_combout\))) # (!\ctrl|Selector0~6_combout\ & (\regFile|Mux24~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|Selector0~6_combout\,
	datac => \regFile|Mux24~3_combout\,
	datad => \regFile|Mux24~1_combout\,
	combout => \regFile|Mux24~4_combout\);

-- Location: FF_X11_Y15_N31
\regFile|regFile[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[3][6]~feeder_combout\,
	asdata => \ALU|Mult0|auto_generated|op_1~40_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sclr => \regFile|regFile[3][5]~52_combout\,
	sload => \ctrl|Decoder0~1_combout\,
	ena => \regFile|regFile[3][0]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[3][6]~q\);

-- Location: LCCOMB_X12_Y14_N20
\regFile|Mux25~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux25~3_combout\ = (\regFile|Mux25~2_combout\ & (((\regFile|regFile[3][6]~q\) # (!\ctrl|Selector1~2_combout\)))) # (!\regFile|Mux25~2_combout\ & (\regFile|regFile[2][6]~q\ & ((\ctrl|Selector1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[2][6]~q\,
	datab => \regFile|Mux25~2_combout\,
	datac => \regFile|regFile[3][6]~q\,
	datad => \ctrl|Selector1~2_combout\,
	combout => \regFile|Mux25~3_combout\);

-- Location: FF_X10_Y10_N1
\regFile|regFile[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][6]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[7][0]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[7][6]~q\);

-- Location: FF_X9_Y10_N15
\regFile|regFile[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][6]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[5][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[5][6]~q\);

-- Location: FF_X10_Y10_N27
\regFile|regFile[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][6]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[6][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[6][6]~q\);

-- Location: LCCOMB_X11_Y15_N14
\regFile|regFile[4][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[4][6]~feeder_combout\ = \regFile|regFile[3][6]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][6]~26_combout\,
	combout => \regFile|regFile[4][6]~feeder_combout\);

-- Location: FF_X11_Y15_N15
\regFile|regFile[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[4][6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[4][0]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[4][6]~q\);

-- Location: LCCOMB_X10_Y10_N26
\regFile|Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux25~0_combout\ = (\ctrl|Selector2~7_combout\ & (\ctrl|Selector1~2_combout\)) # (!\ctrl|Selector2~7_combout\ & ((\ctrl|Selector1~2_combout\ & (\regFile|regFile[6][6]~q\)) # (!\ctrl|Selector1~2_combout\ & ((\regFile|regFile[4][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector2~7_combout\,
	datab => \ctrl|Selector1~2_combout\,
	datac => \regFile|regFile[6][6]~q\,
	datad => \regFile|regFile[4][6]~q\,
	combout => \regFile|Mux25~0_combout\);

-- Location: LCCOMB_X9_Y10_N14
\regFile|Mux25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux25~1_combout\ = (\ctrl|Selector2~7_combout\ & ((\regFile|Mux25~0_combout\ & (\regFile|regFile[7][6]~q\)) # (!\regFile|Mux25~0_combout\ & ((\regFile|regFile[5][6]~q\))))) # (!\ctrl|Selector2~7_combout\ & (((\regFile|Mux25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[7][6]~q\,
	datab => \ctrl|Selector2~7_combout\,
	datac => \regFile|regFile[5][6]~q\,
	datad => \regFile|Mux25~0_combout\,
	combout => \regFile|Mux25~1_combout\);

-- Location: LCCOMB_X14_Y8_N26
\regFile|Mux25~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux25~4_combout\ = (\ctrl|Selector0~6_combout\ & ((\regFile|Mux25~1_combout\))) # (!\ctrl|Selector0~6_combout\ & (\regFile|Mux25~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux25~3_combout\,
	datac => \regFile|Mux25~1_combout\,
	datad => \ctrl|Selector0~6_combout\,
	combout => \regFile|Mux25~4_combout\);

-- Location: LCCOMB_X14_Y8_N24
\ALU|aluOut~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|aluOut~6_combout\ = \aluOp2[7]~149_combout\ $ (((\ctrl|Selector0~6_combout\ & ((\regFile|Mux24~1_combout\))) # (!\ctrl|Selector0~6_combout\ & (\regFile|Mux24~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux24~3_combout\,
	datab => \ctrl|Selector0~6_combout\,
	datac => \aluOp2[7]~149_combout\,
	datad => \regFile|Mux24~1_combout\,
	combout => \ALU|aluOut~6_combout\);

-- Location: LCCOMB_X14_Y8_N18
\ALU|Mux24~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux24~2_combout\ = (\regFile|Mux24~4_combout\ & (\ctrl|WideOr6~4_combout\ $ (((!\ctrl|WideOr7~2_combout\ & \aluOp2[7]~149_combout\))))) # (!\regFile|Mux24~4_combout\ & ((\ctrl|WideOr6~4_combout\ & ((\aluOp2[7]~149_combout\))) # 
-- (!\ctrl|WideOr6~4_combout\ & (\ctrl|WideOr7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr7~2_combout\,
	datab => \regFile|Mux24~4_combout\,
	datac => \ctrl|WideOr6~4_combout\,
	datad => \aluOp2[7]~149_combout\,
	combout => \ALU|Mux24~2_combout\);

-- Location: LCCOMB_X14_Y8_N30
\ALU|Mux24~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux24~3_combout\ = (\ALU|Mux7~3_combout\ & (((\ALU|Mux7~14_combout\)))) # (!\ALU|Mux7~3_combout\ & ((\ALU|Mux7~14_combout\ & ((\ALU|Mux24~2_combout\))) # (!\ALU|Mux7~14_combout\ & (!\ALU|aluOut~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~3_combout\,
	datab => \ALU|aluOut~6_combout\,
	datac => \ALU|Mux7~14_combout\,
	datad => \ALU|Mux24~2_combout\,
	combout => \ALU|Mux24~3_combout\);

-- Location: LCCOMB_X14_Y8_N4
\ALU|Mux24~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux24~4_combout\ = (\ALU|Mux7~3_combout\ & ((\regFile|Mux24~4_combout\ & (\ALU|Mux24~3_combout\ & !\aluOp2[7]~149_combout\)) # (!\regFile|Mux24~4_combout\ & ((\ALU|Mux24~3_combout\) # (!\aluOp2[7]~149_combout\))))) # (!\ALU|Mux7~3_combout\ & 
-- (((\ALU|Mux24~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~3_combout\,
	datab => \regFile|Mux24~4_combout\,
	datac => \ALU|Mux24~3_combout\,
	datad => \aluOp2[7]~149_combout\,
	combout => \ALU|Mux24~4_combout\);

-- Location: LCCOMB_X26_Y6_N16
\ALU|Div0|auto_generated|divider|divider|sel[759]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|sel\(759) = (\aluOp2[24]~74_combout\) # (!\ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aluOp2[24]~74_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|sel\(759));

-- Location: LCCOMB_X24_Y5_N26
\ALU|Div0|auto_generated|divider|divider|StageOut[759]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[759]~276_combout\ = (\ALU|Div0|auto_generated|divider|divider|sel\(759) & (\ALU|Div0|auto_generated|divider|divider|StageOut[726]~253_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|sel\(759) & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[726]~253_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[23]~46_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|sel\(759),
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[726]~253_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[23]~46_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[759]~276_combout\);

-- Location: LCCOMB_X24_Y5_N28
\ALU|Div0|auto_generated|divider|divider|StageOut[758]~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[758]~277_combout\ = (\ALU|Div0|auto_generated|divider|divider|sel\(759) & (\ALU|Div0|auto_generated|divider|divider|StageOut[725]~254_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|sel\(759) & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[725]~254_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~44_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|sel\(759),
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[725]~254_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~44_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[758]~277_combout\);

-- Location: LCCOMB_X25_Y5_N30
\ALU|Div0|auto_generated|divider|divider|StageOut[757]~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[757]~278_combout\ = (\ALU|Div0|auto_generated|divider|divider|sel\(759) & (((\ALU|Div0|auto_generated|divider|divider|StageOut[724]~255_combout\)))) # (!\ALU|Div0|auto_generated|divider|divider|sel\(759) & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[724]~255_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[21]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|sel\(759),
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[21]~42_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[724]~255_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[757]~278_combout\);

-- Location: LCCOMB_X23_Y5_N16
\ALU|Div0|auto_generated|divider|divider|StageOut[756]~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[756]~279_combout\ = (\ALU|Div0|auto_generated|divider|divider|sel\(759) & (\ALU|Div0|auto_generated|divider|divider|StageOut[723]~256_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|sel\(759) & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[723]~256_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~40_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|sel\(759),
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[723]~256_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~40_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[756]~279_combout\);

-- Location: LCCOMB_X26_Y5_N26
\ALU|Div0|auto_generated|divider|divider|StageOut[755]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[755]~280_combout\ = (\ALU|Div0|auto_generated|divider|divider|sel\(759) & (\ALU|Div0|auto_generated|divider|divider|StageOut[722]~257_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|sel\(759) & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[722]~257_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[19]~38_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[722]~257_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|sel\(759),
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[19]~38_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[755]~280_combout\);

-- Location: LCCOMB_X23_Y7_N2
\ALU|Div0|auto_generated|divider|divider|StageOut[754]~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[754]~281_combout\ = (\ALU|Div0|auto_generated|divider|divider|sel\(759) & (\ALU|Div0|auto_generated|divider|divider|StageOut[721]~258_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|sel\(759) & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[721]~258_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|sel\(759),
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[721]~258_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~36_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[754]~281_combout\);

-- Location: LCCOMB_X24_Y8_N18
\ALU|Div0|auto_generated|divider|divider|StageOut[753]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[753]~282_combout\ = (\ALU|Div0|auto_generated|divider|divider|sel\(759) & (\ALU|Div0|auto_generated|divider|divider|StageOut[720]~259_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|sel\(759) & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[720]~259_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[17]~34_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|sel\(759),
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[720]~259_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[17]~34_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[753]~282_combout\);

-- Location: LCCOMB_X21_Y7_N24
\ALU|Div0|auto_generated|divider|divider|StageOut[752]~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[752]~283_combout\ = (\ALU|Div0|auto_generated|divider|divider|sel\(759) & (\ALU|Div0|auto_generated|divider|divider|StageOut[719]~260_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|sel\(759) & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[719]~260_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[719]~260_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|sel\(759),
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~32_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[752]~283_combout\);

-- Location: LCCOMB_X26_Y9_N30
\ALU|Div0|auto_generated|divider|divider|StageOut[751]~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[751]~284_combout\ = (\ALU|Div0|auto_generated|divider|divider|sel\(759) & (\ALU|Div0|auto_generated|divider|divider|StageOut[718]~261_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|sel\(759) & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[718]~261_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|sel\(759),
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[718]~261_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~30_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[751]~284_combout\);

-- Location: LCCOMB_X18_Y5_N30
\ALU|Div0|auto_generated|divider|divider|StageOut[750]~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[750]~285_combout\ = (\ALU|Div0|auto_generated|divider|divider|sel\(759) & (((\ALU|Div0|auto_generated|divider|divider|StageOut[717]~262_combout\)))) # (!\ALU|Div0|auto_generated|divider|divider|sel\(759) & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[717]~262_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|sel\(759),
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~28_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[717]~262_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[750]~285_combout\);

-- Location: LCCOMB_X18_Y7_N26
\ALU|Div0|auto_generated|divider|divider|StageOut[749]~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[749]~286_combout\ = (\ALU|Div0|auto_generated|divider|divider|sel\(759) & (\ALU|Div0|auto_generated|divider|divider|StageOut[716]~263_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|sel\(759) & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[716]~263_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|sel\(759),
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[716]~263_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~26_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[749]~286_combout\);

-- Location: LCCOMB_X23_Y5_N14
\ALU|Div0|auto_generated|divider|divider|StageOut[748]~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[748]~287_combout\ = (\ALU|Div0|auto_generated|divider|divider|sel\(759) & (\ALU|Div0|auto_generated|divider|divider|StageOut[715]~264_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|sel\(759) & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[715]~264_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|sel\(759),
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[715]~264_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~24_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[748]~287_combout\);

-- Location: LCCOMB_X24_Y6_N2
\ALU|Div0|auto_generated|divider|divider|StageOut[747]~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[747]~288_combout\ = (\ALU|Div0|auto_generated|divider|divider|sel\(759) & (\ALU|Div0|auto_generated|divider|divider|StageOut[714]~265_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|sel\(759) & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[714]~265_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|sel\(759),
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[714]~265_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~22_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[747]~288_combout\);

-- Location: LCCOMB_X25_Y6_N0
\ALU|Div0|auto_generated|divider|divider|StageOut[746]~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[746]~289_combout\ = (\ALU|Div0|auto_generated|divider|divider|sel\(759) & (\ALU|Div0|auto_generated|divider|divider|StageOut[713]~266_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|sel\(759) & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[713]~266_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|sel\(759),
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[713]~266_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~20_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[746]~289_combout\);

-- Location: LCCOMB_X25_Y6_N2
\ALU|Div0|auto_generated|divider|divider|StageOut[745]~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[745]~290_combout\ = (\ALU|Div0|auto_generated|divider|divider|sel\(759) & (((\ALU|Div0|auto_generated|divider|divider|StageOut[712]~267_combout\)))) # (!\ALU|Div0|auto_generated|divider|divider|sel\(759) & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[712]~267_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~18_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|sel\(759),
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|StageOut[712]~267_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[745]~290_combout\);

-- Location: LCCOMB_X21_Y8_N28
\ALU|Div0|auto_generated|divider|divider|StageOut[744]~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[744]~291_combout\ = (\ALU|Div0|auto_generated|divider|divider|sel\(759) & (\ALU|Div0|auto_generated|divider|divider|StageOut[711]~268_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|sel\(759) & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[711]~268_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|sel\(759),
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[711]~268_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~16_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[744]~291_combout\);

-- Location: LCCOMB_X23_Y6_N6
\ALU|Div0|auto_generated|divider|divider|StageOut[743]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[743]~292_combout\ = (\ALU|Div0|auto_generated|divider|divider|sel\(759) & (\ALU|Div0|auto_generated|divider|divider|StageOut[710]~269_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|sel\(759) & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[710]~269_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|sel\(759),
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[710]~269_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~14_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[743]~292_combout\);

-- Location: LCCOMB_X23_Y8_N14
\ALU|Div0|auto_generated|divider|divider|StageOut[742]~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[742]~293_combout\ = (\ALU|Div0|auto_generated|divider|divider|sel\(759) & (\ALU|Div0|auto_generated|divider|divider|StageOut[709]~270_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|sel\(759) & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[709]~270_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|sel\(759),
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[709]~270_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~12_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[742]~293_combout\);

-- Location: LCCOMB_X21_Y8_N2
\ALU|Div0|auto_generated|divider|divider|StageOut[741]~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[741]~294_combout\ = (\ALU|Div0|auto_generated|divider|divider|sel\(759) & (\ALU|Div0|auto_generated|divider|divider|StageOut[708]~271_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|sel\(759) & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[708]~271_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[708]~271_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|sel\(759),
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~10_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[741]~294_combout\);

-- Location: LCCOMB_X21_Y6_N0
\ALU|Div0|auto_generated|divider|divider|StageOut[740]~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[740]~295_combout\ = (\ALU|Div0|auto_generated|divider|divider|sel\(759) & (((\ALU|Div0|auto_generated|divider|divider|StageOut[707]~272_combout\)))) # (!\ALU|Div0|auto_generated|divider|divider|sel\(759) & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[707]~272_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~8_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|sel\(759),
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|StageOut[707]~272_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[740]~295_combout\);

-- Location: LCCOMB_X26_Y6_N18
\ALU|Div0|auto_generated|divider|divider|StageOut[739]~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[739]~296_combout\ = (\ALU|Div0|auto_generated|divider|divider|sel\(759) & (((\ALU|Div0|auto_generated|divider|divider|StageOut[706]~273_combout\)))) # (!\ALU|Div0|auto_generated|divider|divider|sel\(759) & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[706]~273_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~6_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|sel\(759),
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[706]~273_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[739]~296_combout\);

-- Location: LCCOMB_X24_Y7_N28
\ALU|Div0|auto_generated|divider|divider|StageOut[738]~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[738]~297_combout\ = (\ALU|Div0|auto_generated|divider|divider|sel\(759) & (((\ALU|Div0|auto_generated|divider|divider|StageOut[705]~274_combout\)))) # (!\ALU|Div0|auto_generated|divider|divider|sel\(759) & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[705]~274_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|sel\(759),
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~4_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[705]~274_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[738]~297_combout\);

-- Location: LCCOMB_X26_Y5_N24
\ALU|Div0|auto_generated|divider|divider|StageOut[737]~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[737]~298_combout\ = (\ALU|Div0|auto_generated|divider|divider|sel\(759) & (\ALU|Div0|auto_generated|divider|divider|StageOut[704]~275_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|sel\(759) & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[704]~275_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[704]~275_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|sel\(759),
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~2_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[737]~298_combout\);

-- Location: LCCOMB_X21_Y4_N24
\ALU|Div0|auto_generated|divider|divider|StageOut[736]~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[736]~299_combout\ = (\ALU|Div0|auto_generated|divider|divider|sel\(759) & (((\regFile|Mux23~4_combout\)))) # (!\ALU|Div0|auto_generated|divider|divider|sel\(759) & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\ & ((\regFile|Mux23~4_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~0_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|sel\(759),
	datac => \regFile|Mux23~4_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[736]~299_combout\);

-- Location: LCCOMB_X24_Y6_N6
\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~0_combout\ = (\regFile|Mux24~4_combout\ & ((GND) # (!\aluOp2[0]~14_combout\))) # (!\regFile|Mux24~4_combout\ & (\aluOp2[0]~14_combout\ $ (GND)))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~1\ = CARRY((\regFile|Mux24~4_combout\) # (!\aluOp2[0]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux24~4_combout\,
	datab => \aluOp2[0]~14_combout\,
	datad => VCC,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~0_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~1\);

-- Location: LCCOMB_X24_Y6_N8
\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~2_combout\ = (\aluOp2[1]~10_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[736]~299_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~1\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[736]~299_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~1\) # (GND))))) # (!\aluOp2[1]~10_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[736]~299_combout\ 
-- & (\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~1\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[736]~299_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~1\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~3\ = CARRY((\aluOp2[1]~10_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~1\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[736]~299_combout\))) # 
-- (!\aluOp2[1]~10_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[736]~299_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[1]~10_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[736]~299_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~1\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~2_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~3\);

-- Location: LCCOMB_X24_Y6_N10
\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~4_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[737]~298_combout\ $ (\regFile|Mux61~4_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~3\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~5\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[737]~298_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~3\) # (!\regFile|Mux61~4_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[737]~298_combout\ & (!\regFile|Mux61~4_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[737]~298_combout\,
	datab => \regFile|Mux61~4_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~3\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~4_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~5\);

-- Location: LCCOMB_X24_Y6_N12
\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~6_combout\ = (\aluOp2[3]~187_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[738]~297_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~5\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[738]~297_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~5\) # (GND))))) # (!\aluOp2[3]~187_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[738]~297_combout\ 
-- & (\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~5\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[738]~297_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~5\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~7\ = CARRY((\aluOp2[3]~187_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~5\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[738]~297_combout\))) # 
-- (!\aluOp2[3]~187_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[738]~297_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[3]~187_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[738]~297_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~5\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~6_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~7\);

-- Location: LCCOMB_X24_Y6_N14
\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~8_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[739]~296_combout\ $ (\aluOp2[4]~155_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~7\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~9\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[739]~296_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~7\) # (!\aluOp2[4]~155_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[739]~296_combout\ & (!\aluOp2[4]~155_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[739]~296_combout\,
	datab => \aluOp2[4]~155_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~7\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~8_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~9\);

-- Location: LCCOMB_X24_Y6_N16
\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~10_combout\ = (\aluOp2[5]~186_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[740]~295_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~9\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[740]~295_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~9\) # (GND))))) # (!\aluOp2[5]~186_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[740]~295_combout\ 
-- & (\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~9\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[740]~295_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~9\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~11\ = CARRY((\aluOp2[5]~186_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~9\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[740]~295_combout\))) # 
-- (!\aluOp2[5]~186_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[740]~295_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[5]~186_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[740]~295_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~9\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~10_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~11\);

-- Location: LCCOMB_X24_Y6_N18
\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~12_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[741]~294_combout\ $ (\aluOp2[6]~177_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~11\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~13\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[741]~294_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~11\) # (!\aluOp2[6]~177_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[741]~294_combout\ & (!\aluOp2[6]~177_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[741]~294_combout\,
	datab => \aluOp2[6]~177_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~11\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~12_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~13\);

-- Location: LCCOMB_X24_Y6_N20
\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~14_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[742]~293_combout\ & ((\aluOp2[7]~149_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~13\)) # 
-- (!\aluOp2[7]~149_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~13\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[742]~293_combout\ & ((\aluOp2[7]~149_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~13\) # (GND))) # (!\aluOp2[7]~149_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~13\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~15\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[742]~293_combout\ & (\aluOp2[7]~149_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~13\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[742]~293_combout\ & ((\aluOp2[7]~149_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[742]~293_combout\,
	datab => \aluOp2[7]~149_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~13\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~14_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~15\);

-- Location: LCCOMB_X24_Y6_N22
\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~16_combout\ = ((\aluOp2[8]~143_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[743]~292_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~15\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~17\ = CARRY((\aluOp2[8]~143_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[743]~292_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~15\)) # 
-- (!\aluOp2[8]~143_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[743]~292_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[8]~143_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[743]~292_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~15\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~16_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~17\);

-- Location: LCCOMB_X24_Y6_N24
\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~18_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[744]~291_combout\ & ((\aluOp2[9]~137_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~17\)) # 
-- (!\aluOp2[9]~137_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~17\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[744]~291_combout\ & ((\aluOp2[9]~137_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~17\) # (GND))) # (!\aluOp2[9]~137_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~17\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~19\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[744]~291_combout\ & (\aluOp2[9]~137_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~17\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[744]~291_combout\ & ((\aluOp2[9]~137_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[744]~291_combout\,
	datab => \aluOp2[9]~137_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~17\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~18_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~19\);

-- Location: LCCOMB_X24_Y6_N26
\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~20_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[745]~290_combout\ $ (\aluOp2[10]~19_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~19\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~21\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[745]~290_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~19\) # (!\aluOp2[10]~19_combout\))) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[745]~290_combout\ & (!\aluOp2[10]~19_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[745]~290_combout\,
	datab => \aluOp2[10]~19_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~19\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~20_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~21\);

-- Location: LCCOMB_X24_Y6_N28
\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~22_combout\ = (\aluOp2[11]~24_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[746]~289_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~21\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[746]~289_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~21\) # (GND))))) # (!\aluOp2[11]~24_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[746]~289_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~21\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[746]~289_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~21\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~23\ = CARRY((\aluOp2[11]~24_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~21\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[746]~289_combout\))) 
-- # (!\aluOp2[11]~24_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[746]~289_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[11]~24_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[746]~289_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~21\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~22_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~23\);

-- Location: LCCOMB_X24_Y6_N30
\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~24_combout\ = ((\aluOp2[12]~29_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[747]~288_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~23\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~25\ = CARRY((\aluOp2[12]~29_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[747]~288_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~23\)) # 
-- (!\aluOp2[12]~29_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[747]~288_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[12]~29_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[747]~288_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~23\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~24_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~25\);

-- Location: LCCOMB_X24_Y5_N0
\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~26_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[748]~287_combout\ & ((\aluOp2[13]~119_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~25\)) 
-- # (!\aluOp2[13]~119_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~25\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[748]~287_combout\ & ((\aluOp2[13]~119_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~25\) # (GND))) # (!\aluOp2[13]~119_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~25\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~27\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[748]~287_combout\ & (\aluOp2[13]~119_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~25\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[748]~287_combout\ & ((\aluOp2[13]~119_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[748]~287_combout\,
	datab => \aluOp2[13]~119_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~25\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~26_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~27\);

-- Location: LCCOMB_X24_Y5_N2
\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~28_combout\ = ((\aluOp2[14]~124_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[749]~286_combout\ $ 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~27\)))) # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~29\ = CARRY((\aluOp2[14]~124_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[749]~286_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~27\)) # 
-- (!\aluOp2[14]~124_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[749]~286_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[14]~124_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[749]~286_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~27\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~28_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~29\);

-- Location: LCCOMB_X24_Y5_N4
\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~30_combout\ = (\aluOp2[15]~129_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[750]~285_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~29\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[750]~285_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~29\) # (GND))))) # (!\aluOp2[15]~129_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[750]~285_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~29\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[750]~285_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~29\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~31\ = CARRY((\aluOp2[15]~129_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~29\) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[750]~285_combout\))) # (!\aluOp2[15]~129_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[750]~285_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[15]~129_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[750]~285_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~29\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~30_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~31\);

-- Location: LCCOMB_X24_Y5_N6
\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~32_combout\ = ((\aluOp2[16]~114_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[751]~284_combout\ $ 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~31\)))) # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~33\ = CARRY((\aluOp2[16]~114_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[751]~284_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~31\)) # 
-- (!\aluOp2[16]~114_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[751]~284_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[16]~114_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[751]~284_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~31\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~32_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~33\);

-- Location: LCCOMB_X24_Y5_N8
\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~34_combout\ = (\aluOp2[17]~104_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[752]~283_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~33\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[752]~283_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~33\) # (GND))))) # (!\aluOp2[17]~104_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[752]~283_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~33\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[752]~283_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~33\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~35\ = CARRY((\aluOp2[17]~104_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~33\) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[752]~283_combout\))) # (!\aluOp2[17]~104_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[752]~283_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[17]~104_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[752]~283_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~33\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~34_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~35\);

-- Location: LCCOMB_X24_Y5_N10
\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~36_combout\ = ((\aluOp2[18]~109_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[753]~282_combout\ $ 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~35\)))) # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~37\ = CARRY((\aluOp2[18]~109_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[753]~282_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~35\)) # 
-- (!\aluOp2[18]~109_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[753]~282_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[18]~109_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[753]~282_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~35\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~36_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~37\);

-- Location: LCCOMB_X24_Y5_N12
\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~38_combout\ = (\aluOp2[19]~89_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[754]~281_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~37\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[754]~281_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~37\) # (GND))))) # (!\aluOp2[19]~89_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[754]~281_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~37\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[754]~281_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~37\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~39\ = CARRY((\aluOp2[19]~89_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~37\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[754]~281_combout\))) 
-- # (!\aluOp2[19]~89_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[754]~281_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[19]~89_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[754]~281_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~37\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~38_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~39\);

-- Location: LCCOMB_X24_Y5_N14
\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~40_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[755]~280_combout\ $ (\aluOp2[20]~94_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~39\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~41\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[755]~280_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~39\) # (!\aluOp2[20]~94_combout\))) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[755]~280_combout\ & (!\aluOp2[20]~94_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[755]~280_combout\,
	datab => \aluOp2[20]~94_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~39\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~40_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~41\);

-- Location: LCCOMB_X24_Y5_N16
\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~42_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[756]~279_combout\ & ((\aluOp2[21]~99_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~41\)) 
-- # (!\aluOp2[21]~99_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~41\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[756]~279_combout\ & ((\aluOp2[21]~99_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~41\) # (GND))) # (!\aluOp2[21]~99_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~41\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~43\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[756]~279_combout\ & (\aluOp2[21]~99_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~41\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[756]~279_combout\ & ((\aluOp2[21]~99_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~41\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[756]~279_combout\,
	datab => \aluOp2[21]~99_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~41\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~42_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~43\);

-- Location: LCCOMB_X24_Y5_N18
\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~44_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[757]~278_combout\ $ (\aluOp2[22]~79_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~43\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~45\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[757]~278_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~43\) # (!\aluOp2[22]~79_combout\))) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[757]~278_combout\ & (!\aluOp2[22]~79_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[757]~278_combout\,
	datab => \aluOp2[22]~79_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~43\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~44_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~45\);

-- Location: LCCOMB_X24_Y5_N20
\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~46_combout\ = (\aluOp2[23]~84_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[758]~277_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~45\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[758]~277_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~45\) # (GND))))) # (!\aluOp2[23]~84_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[758]~277_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~45\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[758]~277_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~45\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~47\ = CARRY((\aluOp2[23]~84_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~45\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[758]~277_combout\))) 
-- # (!\aluOp2[23]~84_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[758]~277_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[23]~84_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[758]~277_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~45\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~46_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~47\);

-- Location: LCCOMB_X24_Y5_N22
\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[24]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[24]~48_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[759]~276_combout\ $ (\aluOp2[24]~74_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~47\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[24]~49\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[759]~276_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~47\) # (!\aluOp2[24]~74_combout\))) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[759]~276_combout\ & (!\aluOp2[24]~74_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[759]~276_combout\,
	datab => \aluOp2[24]~74_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~47\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[24]~48_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[24]~49\);

-- Location: LCCOMB_X24_Y5_N24
\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\ = !\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[24]~49\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[24]~49\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\);

-- Location: LCCOMB_X18_Y8_N14
\ALU|Div0|auto_generated|divider|divider|selnose[792]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose\(792) = (\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\) # (!\ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|selnose\(792));

-- Location: LCCOMB_X18_Y8_N10
\ALU|Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux24~0_combout\ = (\ALU|Mux7~4_combout\ & (((\ALU|Mux7~3_combout\) # (!\ALU|Div0|auto_generated|divider|divider|selnose\(792))))) # (!\ALU|Mux7~4_combout\ & (\ALU|Mult0|auto_generated|w513w\(7) & ((!\ALU|Mux7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~4_combout\,
	datab => \ALU|Mult0|auto_generated|w513w\(7),
	datac => \ALU|Div0|auto_generated|divider|divider|selnose\(792),
	datad => \ALU|Mux7~3_combout\,
	combout => \ALU|Mux24~0_combout\);

-- Location: LCCOMB_X14_Y8_N28
\ALU|Mux24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux24~1_combout\ = (\ALU|Mux7~3_combout\ & ((\ALU|Mux24~0_combout\ & ((\aluOp2[7]~149_combout\))) # (!\ALU|Mux24~0_combout\ & (\regFile|Mux24~4_combout\)))) # (!\ALU|Mux7~3_combout\ & (((\ALU|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~3_combout\,
	datab => \regFile|Mux24~4_combout\,
	datac => \aluOp2[7]~149_combout\,
	datad => \ALU|Mux24~0_combout\,
	combout => \ALU|Mux24~1_combout\);

-- Location: LCCOMB_X14_Y8_N6
\ALU|Mux24~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux24~5_combout\ = (\ALU|Mux7~2_combout\ & (\ALU|Mux7~5_combout\)) # (!\ALU|Mux7~2_combout\ & ((\ALU|Mux7~5_combout\ & ((\ALU|Mux24~1_combout\))) # (!\ALU|Mux7~5_combout\ & (\ALU|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~2_combout\,
	datab => \ALU|Mux7~5_combout\,
	datac => \ALU|Mux24~4_combout\,
	datad => \ALU|Mux24~1_combout\,
	combout => \ALU|Mux24~5_combout\);

-- Location: LCCOMB_X14_Y8_N16
\ALU|Mux24~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux24~6_combout\ = (\ALU|Mux7~2_combout\ & ((\ALU|Mux24~5_combout\ & ((\ALU|uFS|Add0~64_combout\))) # (!\ALU|Mux24~5_combout\ & (\regFile|Mux23~4_combout\)))) # (!\ALU|Mux7~2_combout\ & (((\ALU|Mux24~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~2_combout\,
	datab => \regFile|Mux23~4_combout\,
	datac => \ALU|uFS|Add0~64_combout\,
	datad => \ALU|Mux24~5_combout\,
	combout => \ALU|Mux24~6_combout\);

-- Location: LCCOMB_X14_Y8_N22
\ALU|Mux24~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux24~7_combout\ = (\ALU|SH|out[31]~0_combout\ & (\regFile|Mux25~4_combout\)) # (!\ALU|SH|out[31]~0_combout\ & ((\ALU|Mux24~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux25~4_combout\,
	datac => \ALU|SH|out[31]~0_combout\,
	datad => \ALU|Mux24~6_combout\,
	combout => \ALU|Mux24~7_combout\);

-- Location: LCCOMB_X11_Y15_N20
\regFile|regFile[3][6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][6]~26_combout\ = (\ctrl|ld~2_combout\ & (\ram|ram_rtl_0|auto_generated|ram_block1a6\)) # (!\ctrl|ld~2_combout\ & ((\ALU|Mux25~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|ram_rtl_0|auto_generated|ram_block1a6\,
	datab => \ctrl|ld~2_combout\,
	datad => \ALU|Mux25~7_combout\,
	combout => \regFile|regFile[3][6]~26_combout\);

-- Location: LCCOMB_X12_Y14_N8
\regFile|regFile[2][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[2][6]~feeder_combout\ = \regFile|regFile[3][6]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][6]~26_combout\,
	combout => \regFile|regFile[2][6]~feeder_combout\);

-- Location: FF_X12_Y14_N9
\regFile|regFile[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[2][6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[2][0]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[2][6]~q\);

-- Location: LCCOMB_X12_Y14_N12
\aluOp2[6]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[6]~172_combout\ = (\ctrl|raddr2[1]~0_combout\ & (((\ctrl|raddr2[0]~1_combout\)))) # (!\ctrl|raddr2[1]~0_combout\ & ((\ctrl|raddr2[0]~1_combout\ & (\regFile|regFile[1][6]~q\)) # (!\ctrl|raddr2[0]~1_combout\ & ((\regFile|regFile[0][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[1][6]~q\,
	datab => \regFile|regFile[0][6]~q\,
	datac => \ctrl|raddr2[1]~0_combout\,
	datad => \ctrl|raddr2[0]~1_combout\,
	combout => \aluOp2[6]~172_combout\);

-- Location: LCCOMB_X12_Y14_N6
\aluOp2[6]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[6]~173_combout\ = (\ctrl|raddr2[1]~0_combout\ & ((\aluOp2[6]~172_combout\ & ((\regFile|regFile[3][6]~q\))) # (!\aluOp2[6]~172_combout\ & (\regFile|regFile[2][6]~q\)))) # (!\ctrl|raddr2[1]~0_combout\ & (((\aluOp2[6]~172_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|raddr2[1]~0_combout\,
	datab => \regFile|regFile[2][6]~q\,
	datac => \regFile|regFile[3][6]~q\,
	datad => \aluOp2[6]~172_combout\,
	combout => \aluOp2[6]~173_combout\);

-- Location: LCCOMB_X10_Y10_N28
\aluOp2[6]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[6]~174_combout\ = (\ctrl|raddr2[1]~0_combout\ & (((\regFile|regFile[6][6]~q\) # (\ctrl|raddr2[0]~1_combout\)))) # (!\ctrl|raddr2[1]~0_combout\ & (\regFile|regFile[4][6]~q\ & ((!\ctrl|raddr2[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|raddr2[1]~0_combout\,
	datab => \regFile|regFile[4][6]~q\,
	datac => \regFile|regFile[6][6]~q\,
	datad => \ctrl|raddr2[0]~1_combout\,
	combout => \aluOp2[6]~174_combout\);

-- Location: LCCOMB_X10_Y10_N0
\aluOp2[6]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[6]~175_combout\ = (\ctrl|raddr2[0]~1_combout\ & ((\aluOp2[6]~174_combout\ & ((\regFile|regFile[7][6]~q\))) # (!\aluOp2[6]~174_combout\ & (\regFile|regFile[5][6]~q\)))) # (!\ctrl|raddr2[0]~1_combout\ & (((\aluOp2[6]~174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[5][6]~q\,
	datab => \ctrl|raddr2[0]~1_combout\,
	datac => \regFile|regFile[7][6]~q\,
	datad => \aluOp2[6]~174_combout\,
	combout => \aluOp2[6]~175_combout\);

-- Location: LCCOMB_X13_Y7_N10
\aluOp2[6]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluOp2[6]~176_combout\ = (\aluOp2[0]~5_combout\ & ((\aluOp2[6]~173_combout\) # ((\aluOp2[6]~175_combout\ & \aluOp2[0]~9_combout\)))) # (!\aluOp2[0]~5_combout\ & (((\aluOp2[6]~175_combout\ & \aluOp2[0]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[0]~5_combout\,
	datab => \aluOp2[6]~173_combout\,
	datac => \aluOp2[6]~175_combout\,
	datad => \aluOp2[0]~9_combout\,
	combout => \aluOp2[6]~176_combout\);

-- Location: LCCOMB_X13_Y7_N26
\ALU|uFS|Add0~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~61_combout\ = \ctrl|WideOr6~4_combout\ $ (((\aluOp2[6]~176_combout\) # ((\aluOp2[4]~136_combout\ & \instRom|rom~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[6]~176_combout\,
	datab => \ctrl|WideOr6~4_combout\,
	datac => \aluOp2[4]~136_combout\,
	datad => \instRom|rom~46_combout\,
	combout => \ALU|uFS|Add0~61_combout\);

-- Location: LCCOMB_X14_Y8_N10
\ALU|Mux25~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux25~3_combout\ = (\ALU|Mux7~14_combout\ & (\ALU|Mux7~3_combout\)) # (!\ALU|Mux7~14_combout\ & ((\regFile|Mux25~4_combout\ & (!\ALU|Mux7~3_combout\ & \aluOp2[6]~177_combout\)) # (!\regFile|Mux25~4_combout\ & ((!\aluOp2[6]~177_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~3_combout\,
	datab => \ALU|Mux7~14_combout\,
	datac => \regFile|Mux25~4_combout\,
	datad => \aluOp2[6]~177_combout\,
	combout => \ALU|Mux25~3_combout\);

-- Location: LCCOMB_X14_Y8_N8
\ALU|Mux25~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux25~2_combout\ = (\regFile|Mux25~4_combout\ & (\ctrl|WideOr6~4_combout\ $ (((!\ctrl|WideOr7~2_combout\ & \aluOp2[6]~177_combout\))))) # (!\regFile|Mux25~4_combout\ & ((\ctrl|WideOr6~4_combout\ & ((\aluOp2[6]~177_combout\))) # 
-- (!\ctrl|WideOr6~4_combout\ & (\ctrl|WideOr7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux25~4_combout\,
	datab => \ctrl|WideOr6~4_combout\,
	datac => \ctrl|WideOr7~2_combout\,
	datad => \aluOp2[6]~177_combout\,
	combout => \ALU|Mux25~2_combout\);

-- Location: LCCOMB_X14_Y8_N0
\ALU|aluOut~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|aluOut~5_combout\ = (\aluOp2[6]~177_combout\ & ((\ctrl|Selector0~6_combout\ & (\regFile|Mux25~1_combout\)) # (!\ctrl|Selector0~6_combout\ & ((\regFile|Mux25~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[6]~177_combout\,
	datab => \regFile|Mux25~1_combout\,
	datac => \regFile|Mux25~3_combout\,
	datad => \ctrl|Selector0~6_combout\,
	combout => \ALU|aluOut~5_combout\);

-- Location: LCCOMB_X14_Y8_N14
\ALU|Mux25~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux25~4_combout\ = (\ALU|Mux25~3_combout\ & (((!\ALU|aluOut~5_combout\)) # (!\ALU|Mux7~14_combout\))) # (!\ALU|Mux25~3_combout\ & (\ALU|Mux7~14_combout\ & (\ALU|Mux25~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux25~3_combout\,
	datab => \ALU|Mux7~14_combout\,
	datac => \ALU|Mux25~2_combout\,
	datad => \ALU|aluOut~5_combout\,
	combout => \ALU|Mux25~4_combout\);

-- Location: LCCOMB_X18_Y12_N22
\ALU|Mux25~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux25~5_combout\ = (\ALU|Mux7~5_combout\ & (((\ALU|Mux7~2_combout\)))) # (!\ALU|Mux7~5_combout\ & ((\ALU|Mux7~2_combout\ & ((\regFile|Mux24~4_combout\))) # (!\ALU|Mux7~2_combout\ & (\ALU|Mux25~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux25~4_combout\,
	datab => \ALU|Mux7~5_combout\,
	datac => \regFile|Mux24~4_combout\,
	datad => \ALU|Mux7~2_combout\,
	combout => \ALU|Mux25~5_combout\);

-- Location: LCCOMB_X23_Y4_N16
\ALU|Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux25~0_combout\ = (\ALU|Mux7~4_combout\ & (((\ALU|Mux7~3_combout\)))) # (!\ALU|Mux7~4_combout\ & ((\ALU|Mux7~3_combout\ & (\regFile|Mux25~4_combout\)) # (!\ALU|Mux7~3_combout\ & ((\ALU|Mult0|auto_generated|w513w\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux25~4_combout\,
	datab => \ALU|Mux7~4_combout\,
	datac => \ALU|Mux7~3_combout\,
	datad => \ALU|Mult0|auto_generated|w513w\(6),
	combout => \ALU|Mux25~0_combout\);

-- Location: LCCOMB_X24_Y5_N30
\ALU|Div0|auto_generated|divider|divider|StageOut[792]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[792]~300_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[759]~276_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[24]~48_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[759]~276_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[759]~276_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[24]~48_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[792]~300_combout\);

-- Location: LCCOMB_X22_Y5_N28
\ALU|Div0|auto_generated|divider|divider|StageOut[791]~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[791]~301_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[758]~277_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~46_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[758]~277_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[758]~277_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~46_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[791]~301_combout\);

-- Location: LCCOMB_X21_Y5_N16
\ALU|Div0|auto_generated|divider|divider|StageOut[790]~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[790]~302_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[757]~278_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~44_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[757]~278_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[757]~278_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~44_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[790]~302_combout\);

-- Location: LCCOMB_X23_Y5_N4
\ALU|Div0|auto_generated|divider|divider|StageOut[789]~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[789]~303_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[756]~279_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~42_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[756]~279_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~42_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[756]~279_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[789]~303_combout\);

-- Location: LCCOMB_X26_Y5_N22
\ALU|Div0|auto_generated|divider|divider|StageOut[788]~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[788]~304_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[755]~280_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~40_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[755]~280_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[755]~280_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~40_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[788]~304_combout\);

-- Location: LCCOMB_X23_Y7_N12
\ALU|Div0|auto_generated|divider|divider|StageOut[787]~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[787]~305_combout\ = (\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[754]~281_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\ & ((\ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~38_combout\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[754]~281_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~38_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|StageOut[754]~281_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[787]~305_combout\);

-- Location: LCCOMB_X21_Y5_N6
\ALU|Div0|auto_generated|divider|divider|StageOut[786]~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[786]~306_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[753]~282_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~36_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[753]~282_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[753]~282_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~36_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[786]~306_combout\);

-- Location: LCCOMB_X21_Y7_N2
\ALU|Div0|auto_generated|divider|divider|StageOut[785]~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[785]~307_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[752]~283_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~34_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[752]~283_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~34_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|StageOut[752]~283_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[785]~307_combout\);

-- Location: LCCOMB_X23_Y5_N30
\ALU|Div0|auto_generated|divider|divider|StageOut[784]~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[784]~308_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[751]~284_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~32_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[751]~284_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[751]~284_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~32_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[784]~308_combout\);

-- Location: LCCOMB_X18_Y5_N20
\ALU|Div0|auto_generated|divider|divider|StageOut[783]~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[783]~309_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[750]~285_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~30_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[750]~285_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[750]~285_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~30_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[783]~309_combout\);

-- Location: LCCOMB_X18_Y7_N4
\ALU|Div0|auto_generated|divider|divider|StageOut[782]~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[782]~310_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[749]~286_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~28_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[749]~286_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[749]~286_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~28_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[782]~310_combout\);

-- Location: LCCOMB_X23_Y5_N24
\ALU|Div0|auto_generated|divider|divider|StageOut[781]~311\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[781]~311_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[748]~287_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~26_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[748]~287_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[748]~287_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~26_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[781]~311_combout\);

-- Location: LCCOMB_X24_Y6_N4
\ALU|Div0|auto_generated|divider|divider|StageOut[780]~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[780]~312_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[747]~288_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~24_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[747]~288_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[747]~288_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~24_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[780]~312_combout\);

-- Location: LCCOMB_X22_Y6_N0
\ALU|Div0|auto_generated|divider|divider|StageOut[779]~313\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[779]~313_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[746]~289_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~22_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[746]~289_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[746]~289_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~22_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[779]~313_combout\);

-- Location: LCCOMB_X22_Y6_N2
\ALU|Div0|auto_generated|divider|divider|StageOut[778]~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[778]~314_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[745]~290_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~20_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[745]~290_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[745]~290_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~20_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[778]~314_combout\);

-- Location: LCCOMB_X21_Y8_N4
\ALU|Div0|auto_generated|divider|divider|StageOut[777]~315\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[777]~315_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[744]~291_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~18_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[744]~291_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[744]~291_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~18_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[777]~315_combout\);

-- Location: LCCOMB_X23_Y6_N20
\ALU|Div0|auto_generated|divider|divider|StageOut[776]~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[776]~316_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[743]~292_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~16_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[743]~292_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[743]~292_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~16_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[776]~316_combout\);

-- Location: LCCOMB_X23_Y8_N4
\ALU|Div0|auto_generated|divider|divider|StageOut[775]~317\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[775]~317_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[742]~293_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~14_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[742]~293_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[742]~293_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~14_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[775]~317_combout\);

-- Location: LCCOMB_X21_Y8_N14
\ALU|Div0|auto_generated|divider|divider|StageOut[774]~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[774]~318_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[741]~294_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~12_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[741]~294_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[741]~294_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~12_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[774]~318_combout\);

-- Location: LCCOMB_X21_Y6_N14
\ALU|Div0|auto_generated|divider|divider|StageOut[773]~319\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[773]~319_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[740]~295_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~10_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[740]~295_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[740]~295_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~10_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[773]~319_combout\);

-- Location: LCCOMB_X26_Y6_N8
\ALU|Div0|auto_generated|divider|divider|StageOut[772]~320\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[772]~320_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[739]~296_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~8_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[739]~296_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[739]~296_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~8_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[772]~320_combout\);

-- Location: LCCOMB_X24_Y7_N30
\ALU|Div0|auto_generated|divider|divider|StageOut[771]~321\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[771]~321_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[738]~297_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~6_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[738]~297_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[738]~297_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~6_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[771]~321_combout\);

-- Location: LCCOMB_X26_Y5_N8
\ALU|Div0|auto_generated|divider|divider|StageOut[770]~322\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[770]~322_combout\ = (\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[737]~298_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\ & ((\ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~4_combout\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[737]~298_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~4_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[737]~298_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[770]~322_combout\);

-- Location: LCCOMB_X21_Y4_N30
\ALU|Div0|auto_generated|divider|divider|StageOut[769]~323\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[769]~323_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[736]~299_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~2_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[736]~299_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[736]~299_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~2_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[769]~323_combout\);

-- Location: LCCOMB_X23_Y5_N10
\ALU|Div0|auto_generated|divider|divider|StageOut[768]~324\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[768]~324_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\ & ((\regFile|Mux24~4_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~0_combout\)))) # (!\ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\ & 
-- (((\regFile|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~0_combout\,
	datac => \regFile|Mux24~4_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[768]~324_combout\);

-- Location: LCCOMB_X22_Y6_N6
\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~0_combout\ = (\aluOp2[0]~14_combout\ & (\regFile|Mux25~4_combout\ $ (VCC))) # (!\aluOp2[0]~14_combout\ & ((\regFile|Mux25~4_combout\) # (GND)))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~1\ = CARRY((\regFile|Mux25~4_combout\) # (!\aluOp2[0]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[0]~14_combout\,
	datab => \regFile|Mux25~4_combout\,
	datad => VCC,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~0_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~1\);

-- Location: LCCOMB_X22_Y6_N8
\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~2_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[768]~324_combout\ & ((\aluOp2[1]~10_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~1\)) # 
-- (!\aluOp2[1]~10_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~1\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[768]~324_combout\ & ((\aluOp2[1]~10_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~1\) # (GND))) # (!\aluOp2[1]~10_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~1\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~3\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[768]~324_combout\ & (\aluOp2[1]~10_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~1\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[768]~324_combout\ & ((\aluOp2[1]~10_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[768]~324_combout\,
	datab => \aluOp2[1]~10_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~1\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~2_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~3\);

-- Location: LCCOMB_X22_Y6_N10
\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~4_combout\ = ((\regFile|Mux61~4_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[769]~323_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~3\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~5\ = CARRY((\regFile|Mux61~4_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[769]~323_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~3\)) # 
-- (!\regFile|Mux61~4_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[769]~323_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux61~4_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[769]~323_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~3\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~4_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~5\);

-- Location: LCCOMB_X22_Y6_N12
\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~6_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[770]~322_combout\ & ((\aluOp2[3]~187_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~5\)) # 
-- (!\aluOp2[3]~187_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~5\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[770]~322_combout\ & ((\aluOp2[3]~187_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~5\) # (GND))) # (!\aluOp2[3]~187_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~5\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~7\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[770]~322_combout\ & (\aluOp2[3]~187_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~5\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[770]~322_combout\ & ((\aluOp2[3]~187_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[770]~322_combout\,
	datab => \aluOp2[3]~187_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~5\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~6_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~7\);

-- Location: LCCOMB_X22_Y6_N14
\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~8_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[771]~321_combout\ $ (\aluOp2[4]~155_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~7\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~9\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[771]~321_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~7\) # (!\aluOp2[4]~155_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[771]~321_combout\ & (!\aluOp2[4]~155_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[771]~321_combout\,
	datab => \aluOp2[4]~155_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~7\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~8_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~9\);

-- Location: LCCOMB_X22_Y6_N16
\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~10_combout\ = (\aluOp2[5]~186_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[772]~320_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~9\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[772]~320_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~9\) # (GND))))) # (!\aluOp2[5]~186_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[772]~320_combout\ 
-- & (\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~9\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[772]~320_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~9\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~11\ = CARRY((\aluOp2[5]~186_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~9\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[772]~320_combout\))) # 
-- (!\aluOp2[5]~186_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[772]~320_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[5]~186_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[772]~320_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~9\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~10_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~11\);

-- Location: LCCOMB_X22_Y6_N18
\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~12_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[773]~319_combout\ $ (\aluOp2[6]~177_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~11\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~13\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[773]~319_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~11\) # (!\aluOp2[6]~177_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[773]~319_combout\ & (!\aluOp2[6]~177_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[773]~319_combout\,
	datab => \aluOp2[6]~177_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~11\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~12_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~13\);

-- Location: LCCOMB_X22_Y6_N20
\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~14_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[774]~318_combout\ & ((\aluOp2[7]~149_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~13\)) # 
-- (!\aluOp2[7]~149_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~13\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[774]~318_combout\ & ((\aluOp2[7]~149_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~13\) # (GND))) # (!\aluOp2[7]~149_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~13\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~15\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[774]~318_combout\ & (\aluOp2[7]~149_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~13\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[774]~318_combout\ & ((\aluOp2[7]~149_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[774]~318_combout\,
	datab => \aluOp2[7]~149_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~13\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~14_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~15\);

-- Location: LCCOMB_X22_Y6_N22
\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~16_combout\ = ((\aluOp2[8]~143_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[775]~317_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~15\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~17\ = CARRY((\aluOp2[8]~143_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[775]~317_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~15\)) # 
-- (!\aluOp2[8]~143_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[775]~317_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[8]~143_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[775]~317_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~15\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~16_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~17\);

-- Location: LCCOMB_X22_Y6_N24
\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~18_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[776]~316_combout\ & ((\aluOp2[9]~137_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~17\)) # 
-- (!\aluOp2[9]~137_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~17\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[776]~316_combout\ & ((\aluOp2[9]~137_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~17\) # (GND))) # (!\aluOp2[9]~137_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~17\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~19\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[776]~316_combout\ & (\aluOp2[9]~137_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~17\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[776]~316_combout\ & ((\aluOp2[9]~137_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[776]~316_combout\,
	datab => \aluOp2[9]~137_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~17\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~18_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~19\);

-- Location: LCCOMB_X22_Y6_N26
\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~20_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[777]~315_combout\ $ (\aluOp2[10]~19_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~19\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~21\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[777]~315_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~19\) # (!\aluOp2[10]~19_combout\))) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[777]~315_combout\ & (!\aluOp2[10]~19_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[777]~315_combout\,
	datab => \aluOp2[10]~19_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~19\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~20_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~21\);

-- Location: LCCOMB_X22_Y6_N28
\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~22_combout\ = (\aluOp2[11]~24_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[778]~314_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~21\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[778]~314_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~21\) # (GND))))) # (!\aluOp2[11]~24_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[778]~314_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~21\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[778]~314_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~21\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~23\ = CARRY((\aluOp2[11]~24_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~21\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[778]~314_combout\))) 
-- # (!\aluOp2[11]~24_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[778]~314_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[11]~24_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[778]~314_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~21\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~22_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~23\);

-- Location: LCCOMB_X22_Y6_N30
\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~24_combout\ = ((\aluOp2[12]~29_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[779]~313_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~23\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~25\ = CARRY((\aluOp2[12]~29_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[779]~313_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~23\)) # 
-- (!\aluOp2[12]~29_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[779]~313_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[12]~29_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[779]~313_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~23\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~24_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~25\);

-- Location: LCCOMB_X22_Y5_N0
\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~26_combout\ = (\aluOp2[13]~119_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[780]~312_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~25\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[780]~312_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~25\) # (GND))))) # (!\aluOp2[13]~119_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[780]~312_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~25\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[780]~312_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~25\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~27\ = CARRY((\aluOp2[13]~119_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~25\) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[780]~312_combout\))) # (!\aluOp2[13]~119_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[780]~312_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[13]~119_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[780]~312_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~25\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~26_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~27\);

-- Location: LCCOMB_X22_Y5_N2
\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~28_combout\ = ((\aluOp2[14]~124_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[781]~311_combout\ $ 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~27\)))) # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~29\ = CARRY((\aluOp2[14]~124_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[781]~311_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~27\)) # 
-- (!\aluOp2[14]~124_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[781]~311_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[14]~124_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[781]~311_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~27\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~28_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~29\);

-- Location: LCCOMB_X22_Y5_N4
\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~30_combout\ = (\aluOp2[15]~129_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[782]~310_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~29\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[782]~310_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~29\) # (GND))))) # (!\aluOp2[15]~129_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[782]~310_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~29\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[782]~310_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~29\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~31\ = CARRY((\aluOp2[15]~129_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~29\) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[782]~310_combout\))) # (!\aluOp2[15]~129_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[782]~310_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[15]~129_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[782]~310_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~29\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~30_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~31\);

-- Location: LCCOMB_X22_Y5_N6
\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~32_combout\ = ((\aluOp2[16]~114_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[783]~309_combout\ $ 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~31\)))) # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~33\ = CARRY((\aluOp2[16]~114_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[783]~309_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~31\)) # 
-- (!\aluOp2[16]~114_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[783]~309_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[16]~114_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[783]~309_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~31\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~32_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~33\);

-- Location: LCCOMB_X22_Y5_N8
\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~34_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[784]~308_combout\ & ((\aluOp2[17]~104_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~33\)) 
-- # (!\aluOp2[17]~104_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~33\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[784]~308_combout\ & ((\aluOp2[17]~104_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~33\) # (GND))) # (!\aluOp2[17]~104_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~33\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~35\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[784]~308_combout\ & (\aluOp2[17]~104_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~33\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[784]~308_combout\ & ((\aluOp2[17]~104_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[784]~308_combout\,
	datab => \aluOp2[17]~104_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~33\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~34_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~35\);

-- Location: LCCOMB_X22_Y5_N10
\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~36_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[785]~307_combout\ $ (\aluOp2[18]~109_combout\ $ 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~35\)))) # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~37\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[785]~307_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~35\) # 
-- (!\aluOp2[18]~109_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[785]~307_combout\ & (!\aluOp2[18]~109_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[785]~307_combout\,
	datab => \aluOp2[18]~109_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~35\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~36_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~37\);

-- Location: LCCOMB_X22_Y5_N12
\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~38_combout\ = (\aluOp2[19]~89_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[786]~306_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~37\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[786]~306_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~37\) # (GND))))) # (!\aluOp2[19]~89_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[786]~306_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~37\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[786]~306_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~37\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~39\ = CARRY((\aluOp2[19]~89_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~37\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[786]~306_combout\))) 
-- # (!\aluOp2[19]~89_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[786]~306_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[19]~89_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[786]~306_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~37\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~38_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~39\);

-- Location: LCCOMB_X22_Y5_N14
\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~40_combout\ = ((\aluOp2[20]~94_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[787]~305_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~39\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~41\ = CARRY((\aluOp2[20]~94_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[787]~305_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~39\)) # 
-- (!\aluOp2[20]~94_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[787]~305_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~39\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[20]~94_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[787]~305_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~39\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~40_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~41\);

-- Location: LCCOMB_X22_Y5_N16
\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~42_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[788]~304_combout\ & ((\aluOp2[21]~99_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~41\)) 
-- # (!\aluOp2[21]~99_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~41\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[788]~304_combout\ & ((\aluOp2[21]~99_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~41\) # (GND))) # (!\aluOp2[21]~99_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~41\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~43\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[788]~304_combout\ & (\aluOp2[21]~99_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~41\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[788]~304_combout\ & ((\aluOp2[21]~99_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~41\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[788]~304_combout\,
	datab => \aluOp2[21]~99_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~41\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~42_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~43\);

-- Location: LCCOMB_X22_Y5_N18
\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~44_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[789]~303_combout\ $ (\aluOp2[22]~79_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~43\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~45\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[789]~303_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~43\) # (!\aluOp2[22]~79_combout\))) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[789]~303_combout\ & (!\aluOp2[22]~79_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[789]~303_combout\,
	datab => \aluOp2[22]~79_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~43\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~44_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~45\);

-- Location: LCCOMB_X22_Y5_N20
\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~46_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[790]~302_combout\ & ((\aluOp2[23]~84_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~45\)) 
-- # (!\aluOp2[23]~84_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~45\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[790]~302_combout\ & ((\aluOp2[23]~84_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~45\) # (GND))) # (!\aluOp2[23]~84_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~45\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~47\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[790]~302_combout\ & (\aluOp2[23]~84_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~45\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[790]~302_combout\ & ((\aluOp2[23]~84_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~45\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[790]~302_combout\,
	datab => \aluOp2[23]~84_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~45\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~46_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~47\);

-- Location: LCCOMB_X22_Y5_N22
\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~48_combout\ = ((\aluOp2[24]~74_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[791]~301_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~47\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~49\ = CARRY((\aluOp2[24]~74_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[791]~301_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~47\)) # 
-- (!\aluOp2[24]~74_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[791]~301_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~47\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[24]~74_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[791]~301_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~47\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~48_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~49\);

-- Location: LCCOMB_X22_Y5_N24
\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~50_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[792]~300_combout\ & ((\aluOp2[25]~69_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~49\)) 
-- # (!\aluOp2[25]~69_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~49\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[792]~300_combout\ & ((\aluOp2[25]~69_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~49\) # (GND))) # (!\aluOp2[25]~69_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~49\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~51\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[792]~300_combout\ & (\aluOp2[25]~69_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~49\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[792]~300_combout\ & ((\aluOp2[25]~69_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~49\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[792]~300_combout\,
	datab => \aluOp2[25]~69_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~49\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~50_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~51\);

-- Location: LCCOMB_X22_Y5_N26
\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\ = \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~51\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~51\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\);

-- Location: LCCOMB_X23_Y4_N18
\ALU|Div0|auto_generated|divider|divider|selnose[825]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose\(825) = ((\aluOp2[27]~63_combout\) # ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\) # (\aluOp2[26]~58_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\,
	datab => \aluOp2[27]~63_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\,
	datad => \aluOp2[26]~58_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|selnose\(825));

-- Location: LCCOMB_X23_Y4_N26
\ALU|Mux25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux25~1_combout\ = (\ALU|Mux25~0_combout\ & ((\aluOp2[6]~177_combout\) # ((!\ALU|Mux7~4_combout\)))) # (!\ALU|Mux25~0_combout\ & (((\ALU|Mux7~4_combout\ & !\ALU|Div0|auto_generated|divider|divider|selnose\(825)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[6]~177_combout\,
	datab => \ALU|Mux25~0_combout\,
	datac => \ALU|Mux7~4_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|selnose\(825),
	combout => \ALU|Mux25~1_combout\);

-- Location: LCCOMB_X19_Y12_N12
\ALU|Mux25~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux25~6_combout\ = (\ALU|Mux7~5_combout\ & ((\ALU|Mux25~5_combout\ & (\ALU|uFS|Add0~62_combout\)) # (!\ALU|Mux25~5_combout\ & ((\ALU|Mux25~1_combout\))))) # (!\ALU|Mux7~5_combout\ & (((\ALU|Mux25~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~5_combout\,
	datab => \ALU|uFS|Add0~62_combout\,
	datac => \ALU|Mux25~5_combout\,
	datad => \ALU|Mux25~1_combout\,
	combout => \ALU|Mux25~6_combout\);

-- Location: LCCOMB_X19_Y12_N30
\ALU|Mux25~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux25~7_combout\ = (\ALU|SH|out[31]~0_combout\ & (\regFile|Mux26~4_combout\)) # (!\ALU|SH|out[31]~0_combout\ & ((\ALU|Mux25~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU|SH|out[31]~0_combout\,
	datac => \regFile|Mux26~4_combout\,
	datad => \ALU|Mux25~6_combout\,
	combout => \ALU|Mux25~7_combout\);

-- Location: LCCOMB_X16_Y8_N8
\regFile|regFile[3][5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][5]~27_combout\ = (\ctrl|ld~2_combout\ & (\ram|ram_rtl_0|auto_generated|ram_block1a5\)) # (!\ctrl|ld~2_combout\ & ((\ALU|Mux26~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|ram_rtl_0|auto_generated|ram_block1a5\,
	datac => \ctrl|ld~2_combout\,
	datad => \ALU|Mux26~7_combout\,
	combout => \regFile|regFile[3][5]~27_combout\);

-- Location: LCCOMB_X16_Y6_N6
\regFile|regFile[3][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][5]~feeder_combout\ = \regFile|regFile[3][5]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][5]~27_combout\,
	combout => \regFile|regFile[3][5]~feeder_combout\);

-- Location: FF_X16_Y6_N7
\regFile|regFile[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[3][5]~feeder_combout\,
	asdata => \ALU|Mult0|auto_generated|op_1~38_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sclr => \regFile|regFile[3][5]~52_combout\,
	sload => \ctrl|Decoder0~1_combout\,
	ena => \regFile|regFile[3][0]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[3][5]~q\);

-- Location: LCCOMB_X16_Y7_N28
\regFile|Mux26~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux26~2_combout\ = (\ctrl|Selector1~2_combout\ & (\ctrl|Selector2~7_combout\)) # (!\ctrl|Selector1~2_combout\ & ((\ctrl|Selector2~7_combout\ & ((\regFile|regFile[1][5]~q\))) # (!\ctrl|Selector2~7_combout\ & (\regFile|regFile[0][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector1~2_combout\,
	datab => \ctrl|Selector2~7_combout\,
	datac => \regFile|regFile[0][5]~q\,
	datad => \regFile|regFile[1][5]~q\,
	combout => \regFile|Mux26~2_combout\);

-- Location: LCCOMB_X16_Y7_N30
\regFile|Mux26~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux26~3_combout\ = (\ctrl|Selector1~2_combout\ & ((\regFile|Mux26~2_combout\ & (\regFile|regFile[3][5]~q\)) # (!\regFile|Mux26~2_combout\ & ((\regFile|regFile[2][5]~q\))))) # (!\ctrl|Selector1~2_combout\ & (((\regFile|Mux26~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[3][5]~q\,
	datab => \ctrl|Selector1~2_combout\,
	datac => \regFile|regFile[2][5]~q\,
	datad => \regFile|Mux26~2_combout\,
	combout => \regFile|Mux26~3_combout\);

-- Location: LCCOMB_X16_Y8_N16
\regFile|Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux26~0_combout\ = (\ctrl|Selector1~2_combout\ & ((\regFile|regFile[6][5]~q\) # ((\ctrl|Selector2~7_combout\)))) # (!\ctrl|Selector1~2_combout\ & (((\regFile|regFile[4][5]~q\ & !\ctrl|Selector2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector1~2_combout\,
	datab => \regFile|regFile[6][5]~q\,
	datac => \regFile|regFile[4][5]~q\,
	datad => \ctrl|Selector2~7_combout\,
	combout => \regFile|Mux26~0_combout\);

-- Location: LCCOMB_X12_Y8_N0
\regFile|Mux26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux26~1_combout\ = (\ctrl|Selector2~7_combout\ & ((\regFile|Mux26~0_combout\ & ((\regFile|regFile[7][5]~q\))) # (!\regFile|Mux26~0_combout\ & (\regFile|regFile[5][5]~q\)))) # (!\ctrl|Selector2~7_combout\ & (\regFile|Mux26~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector2~7_combout\,
	datab => \regFile|Mux26~0_combout\,
	datac => \regFile|regFile[5][5]~q\,
	datad => \regFile|regFile[7][5]~q\,
	combout => \regFile|Mux26~1_combout\);

-- Location: LCCOMB_X12_Y14_N10
\regFile|Mux26~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux26~4_combout\ = (\ctrl|Selector0~6_combout\ & ((\regFile|Mux26~1_combout\))) # (!\ctrl|Selector0~6_combout\ & (\regFile|Mux26~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux26~3_combout\,
	datab => \ctrl|Selector0~6_combout\,
	datad => \regFile|Mux26~1_combout\,
	combout => \regFile|Mux26~4_combout\);

-- Location: FF_X10_Y14_N23
\regFile|regFile[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[3][2]~feeder_combout\,
	asdata => \ALU|Mult0|auto_generated|op_1~32_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sclr => \regFile|regFile[3][5]~52_combout\,
	sload => \ctrl|Decoder0~1_combout\,
	ena => \regFile|regFile[3][0]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[3][2]~q\);

-- Location: LCCOMB_X11_Y14_N26
\regFile|Mux29~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux29~3_combout\ = (\regFile|Mux29~2_combout\ & (((\regFile|regFile[3][2]~q\) # (!\ctrl|Selector1~2_combout\)))) # (!\regFile|Mux29~2_combout\ & (\regFile|regFile[2][2]~q\ & (\ctrl|Selector1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux29~2_combout\,
	datab => \regFile|regFile[2][2]~q\,
	datac => \ctrl|Selector1~2_combout\,
	datad => \regFile|regFile[3][2]~q\,
	combout => \regFile|Mux29~3_combout\);

-- Location: LCCOMB_X10_Y10_N2
\regFile|Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux29~0_combout\ = (\ctrl|Selector1~2_combout\ & (((\regFile|regFile[6][2]~q\) # (\ctrl|Selector2~7_combout\)))) # (!\ctrl|Selector1~2_combout\ & (\regFile|regFile[4][2]~q\ & ((!\ctrl|Selector2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[4][2]~q\,
	datab => \ctrl|Selector1~2_combout\,
	datac => \regFile|regFile[6][2]~q\,
	datad => \ctrl|Selector2~7_combout\,
	combout => \regFile|Mux29~0_combout\);

-- Location: LCCOMB_X11_Y9_N12
\regFile|Mux29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux29~1_combout\ = (\ctrl|Selector2~7_combout\ & ((\regFile|Mux29~0_combout\ & ((\regFile|regFile[7][2]~q\))) # (!\regFile|Mux29~0_combout\ & (\regFile|regFile[5][2]~q\)))) # (!\ctrl|Selector2~7_combout\ & (\regFile|Mux29~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector2~7_combout\,
	datab => \regFile|Mux29~0_combout\,
	datac => \regFile|regFile[5][2]~q\,
	datad => \regFile|regFile[7][2]~q\,
	combout => \regFile|Mux29~1_combout\);

-- Location: LCCOMB_X11_Y7_N24
\regFile|Mux29~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux29~4_combout\ = (\ctrl|Selector0~6_combout\ & ((\regFile|Mux29~1_combout\))) # (!\ctrl|Selector0~6_combout\ & (\regFile|Mux29~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|Selector0~6_combout\,
	datac => \regFile|Mux29~3_combout\,
	datad => \regFile|Mux29~1_combout\,
	combout => \regFile|Mux29~4_combout\);

-- Location: LCCOMB_X18_Y14_N22
\regFile|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux28~0_combout\ = (\ctrl|Selector1~2_combout\ & ((\ctrl|Selector2~7_combout\) # ((\regFile|regFile[6][3]~q\)))) # (!\ctrl|Selector1~2_combout\ & (!\ctrl|Selector2~7_combout\ & ((\regFile|regFile[4][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector1~2_combout\,
	datab => \ctrl|Selector2~7_combout\,
	datac => \regFile|regFile[6][3]~q\,
	datad => \regFile|regFile[4][3]~q\,
	combout => \regFile|Mux28~0_combout\);

-- Location: LCCOMB_X12_Y8_N26
\regFile|Mux28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux28~1_combout\ = (\ctrl|Selector2~7_combout\ & ((\regFile|Mux28~0_combout\ & ((\regFile|regFile[7][3]~q\))) # (!\regFile|Mux28~0_combout\ & (\regFile|regFile[5][3]~q\)))) # (!\ctrl|Selector2~7_combout\ & (\regFile|Mux28~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector2~7_combout\,
	datab => \regFile|Mux28~0_combout\,
	datac => \regFile|regFile[5][3]~q\,
	datad => \regFile|regFile[7][3]~q\,
	combout => \regFile|Mux28~1_combout\);

-- Location: LCCOMB_X13_Y8_N24
\ALU|aluOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|aluOut~2_combout\ = \aluOp2[3]~187_combout\ $ (((\ctrl|Selector0~6_combout\ & ((\regFile|Mux28~1_combout\))) # (!\ctrl|Selector0~6_combout\ & (\regFile|Mux28~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[3]~187_combout\,
	datab => \regFile|Mux28~3_combout\,
	datac => \ctrl|Selector0~6_combout\,
	datad => \regFile|Mux28~1_combout\,
	combout => \ALU|aluOut~2_combout\);

-- Location: LCCOMB_X18_Y17_N10
\ALU|Mux28~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux28~2_combout\ = (\regFile|Mux28~4_combout\ & (\ctrl|WideOr6~4_combout\ $ (((!\ctrl|WideOr7~2_combout\ & \aluOp2[3]~187_combout\))))) # (!\regFile|Mux28~4_combout\ & ((\ctrl|WideOr6~4_combout\ & ((\aluOp2[3]~187_combout\))) # 
-- (!\ctrl|WideOr6~4_combout\ & (\ctrl|WideOr7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr7~2_combout\,
	datab => \regFile|Mux28~4_combout\,
	datac => \aluOp2[3]~187_combout\,
	datad => \ctrl|WideOr6~4_combout\,
	combout => \ALU|Mux28~2_combout\);

-- Location: LCCOMB_X14_Y16_N0
\ALU|Mux28~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux28~3_combout\ = (\ALU|Mux7~14_combout\ & (((\ALU|Mux28~2_combout\) # (\ALU|Mux7~3_combout\)))) # (!\ALU|Mux7~14_combout\ & (!\ALU|aluOut~2_combout\ & ((!\ALU|Mux7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|aluOut~2_combout\,
	datab => \ALU|Mux28~2_combout\,
	datac => \ALU|Mux7~14_combout\,
	datad => \ALU|Mux7~3_combout\,
	combout => \ALU|Mux28~3_combout\);

-- Location: LCCOMB_X18_Y17_N8
\ALU|Mux28~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux28~4_combout\ = (\ALU|Mux28~3_combout\ & (((!\ALU|Mux7~3_combout\) # (!\aluOp2[3]~187_combout\)) # (!\regFile|Mux28~4_combout\))) # (!\ALU|Mux28~3_combout\ & (!\regFile|Mux28~4_combout\ & (!\aluOp2[3]~187_combout\ & \ALU|Mux7~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux28~3_combout\,
	datab => \regFile|Mux28~4_combout\,
	datac => \aluOp2[3]~187_combout\,
	datad => \ALU|Mux7~3_combout\,
	combout => \ALU|Mux28~4_combout\);

-- Location: LCCOMB_X23_Y4_N22
\ALU|Div0|auto_generated|divider|divider|selnose[858]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ = (!\aluOp2[27]~63_combout\ & \ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aluOp2[27]~63_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\);

-- Location: LCCOMB_X23_Y4_N24
\ALU|Div0|auto_generated|divider|divider|selnose[825]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & (!\aluOp2[26]~58_combout\ & !\aluOp2[27]~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\,
	datab => \aluOp2[26]~58_combout\,
	datac => \aluOp2[27]~63_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\);

-- Location: LCCOMB_X22_Y7_N28
\ALU|Div0|auto_generated|divider|divider|StageOut[825]~325\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[825]~325_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[792]~300_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~50_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[792]~300_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[792]~300_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~50_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[825]~325_combout\);

-- Location: LCCOMB_X22_Y5_N30
\ALU|Div0|auto_generated|divider|divider|StageOut[824]~326\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[824]~326_combout\ = (\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[791]~301_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\ & ((\ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~48_combout\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[791]~301_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~48_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|StageOut[791]~301_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[824]~326_combout\);

-- Location: LCCOMB_X21_Y5_N12
\ALU|Div0|auto_generated|divider|divider|StageOut[823]~327\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[823]~327_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[790]~302_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~46_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[790]~302_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[790]~302_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~46_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[823]~327_combout\);

-- Location: LCCOMB_X23_Y5_N20
\ALU|Div0|auto_generated|divider|divider|StageOut[822]~328\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[822]~328_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[789]~303_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~44_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[789]~303_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[789]~303_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~44_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[822]~328_combout\);

-- Location: LCCOMB_X26_Y5_N6
\ALU|Div0|auto_generated|divider|divider|StageOut[821]~329\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[821]~329_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[788]~304_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~42_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[788]~304_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[788]~304_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~42_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[821]~329_combout\);

-- Location: LCCOMB_X23_Y7_N26
\ALU|Div0|auto_generated|divider|divider|StageOut[820]~330\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[820]~330_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[787]~305_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~40_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[787]~305_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[787]~305_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~40_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[820]~330_combout\);

-- Location: LCCOMB_X21_Y5_N22
\ALU|Div0|auto_generated|divider|divider|StageOut[819]~331\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[819]~331_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[786]~306_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~38_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[786]~306_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[786]~306_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~38_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[819]~331_combout\);

-- Location: LCCOMB_X21_Y7_N16
\ALU|Div0|auto_generated|divider|divider|StageOut[818]~332\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[818]~332_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[785]~307_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~36_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[785]~307_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~36_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|StageOut[785]~307_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[818]~332_combout\);

-- Location: LCCOMB_X23_Y5_N6
\ALU|Div0|auto_generated|divider|divider|StageOut[817]~333\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[817]~333_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[784]~308_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~34_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[784]~308_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[784]~308_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~34_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[817]~333_combout\);

-- Location: LCCOMB_X18_Y5_N22
\ALU|Div0|auto_generated|divider|divider|StageOut[816]~334\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[816]~334_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[783]~309_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~32_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[783]~309_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[783]~309_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~32_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[816]~334_combout\);

-- Location: LCCOMB_X18_Y7_N2
\ALU|Div0|auto_generated|divider|divider|StageOut[815]~335\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[815]~335_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[782]~310_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~30_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[782]~310_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[782]~310_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~30_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[815]~335_combout\);

-- Location: LCCOMB_X23_Y5_N12
\ALU|Div0|auto_generated|divider|divider|StageOut[814]~336\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[814]~336_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[781]~311_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~28_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[781]~311_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[781]~311_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~28_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[814]~336_combout\);

-- Location: LCCOMB_X18_Y6_N0
\ALU|Div0|auto_generated|divider|divider|StageOut[813]~337\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[813]~337_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[780]~312_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~26_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[780]~312_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[780]~312_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~26_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[813]~337_combout\);

-- Location: LCCOMB_X22_Y8_N0
\ALU|Div0|auto_generated|divider|divider|StageOut[812]~338\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[812]~338_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[779]~313_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~24_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[779]~313_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[779]~313_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~24_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[812]~338_combout\);

-- Location: LCCOMB_X22_Y6_N4
\ALU|Div0|auto_generated|divider|divider|StageOut[811]~339\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[811]~339_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[778]~314_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~22_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[778]~314_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[778]~314_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~22_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[811]~339_combout\);

-- Location: LCCOMB_X21_Y8_N16
\ALU|Div0|auto_generated|divider|divider|StageOut[810]~340\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[810]~340_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[777]~315_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~20_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[777]~315_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[777]~315_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~20_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[810]~340_combout\);

-- Location: LCCOMB_X23_Y6_N10
\ALU|Div0|auto_generated|divider|divider|StageOut[809]~341\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[809]~341_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[776]~316_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~18_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[776]~316_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[776]~316_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~18_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[809]~341_combout\);

-- Location: LCCOMB_X23_Y8_N30
\ALU|Div0|auto_generated|divider|divider|StageOut[808]~342\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[808]~342_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[775]~317_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~16_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[775]~317_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[775]~317_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~16_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[808]~342_combout\);

-- Location: LCCOMB_X21_Y8_N6
\ALU|Div0|auto_generated|divider|divider|StageOut[807]~343\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[807]~343_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[774]~318_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~14_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[774]~318_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[774]~318_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~14_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[807]~343_combout\);

-- Location: LCCOMB_X21_Y6_N4
\ALU|Div0|auto_generated|divider|divider|StageOut[806]~344\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[806]~344_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[773]~319_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~12_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[773]~319_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[773]~319_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~12_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[806]~344_combout\);

-- Location: LCCOMB_X26_Y6_N14
\ALU|Div0|auto_generated|divider|divider|StageOut[805]~345\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[805]~345_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[772]~320_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~10_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[772]~320_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~10_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[772]~320_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[805]~345_combout\);

-- Location: LCCOMB_X24_Y7_N0
\ALU|Div0|auto_generated|divider|divider|StageOut[804]~346\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[804]~346_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[771]~321_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~8_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[771]~321_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[771]~321_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~8_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[804]~346_combout\);

-- Location: LCCOMB_X26_Y5_N20
\ALU|Div0|auto_generated|divider|divider|StageOut[803]~347\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[803]~347_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[770]~322_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~6_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[770]~322_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[770]~322_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~6_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[803]~347_combout\);

-- Location: LCCOMB_X21_Y4_N0
\ALU|Div0|auto_generated|divider|divider|StageOut[802]~348\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[802]~348_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[769]~323_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~4_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[769]~323_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[769]~323_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~4_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[802]~348_combout\);

-- Location: LCCOMB_X23_Y5_N2
\ALU|Div0|auto_generated|divider|divider|StageOut[801]~349\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[801]~349_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[768]~324_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~2_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[768]~324_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~2_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|StageOut[768]~324_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[801]~349_combout\);

-- Location: LCCOMB_X21_Y5_N24
\ALU|Div0|auto_generated|divider|divider|StageOut[800]~350\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[800]~350_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\ & ((\regFile|Mux25~4_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~0_combout\)))) # (!\ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\ & 
-- (((\regFile|Mux25~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~0_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[825]~67_combout\,
	datac => \regFile|Mux25~4_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[800]~350_combout\);

-- Location: LCCOMB_X22_Y8_N4
\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~0_combout\ = (\aluOp2[0]~14_combout\ & (\regFile|Mux26~4_combout\ $ (VCC))) # (!\aluOp2[0]~14_combout\ & ((\regFile|Mux26~4_combout\) # (GND)))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~1\ = CARRY((\regFile|Mux26~4_combout\) # (!\aluOp2[0]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[0]~14_combout\,
	datab => \regFile|Mux26~4_combout\,
	datad => VCC,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~0_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~1\);

-- Location: LCCOMB_X22_Y8_N6
\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~2_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[800]~350_combout\ & ((\aluOp2[1]~10_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~1\)) # 
-- (!\aluOp2[1]~10_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~1\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[800]~350_combout\ & ((\aluOp2[1]~10_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~1\) # (GND))) # (!\aluOp2[1]~10_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~1\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~3\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[800]~350_combout\ & (\aluOp2[1]~10_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~1\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[800]~350_combout\ & ((\aluOp2[1]~10_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[800]~350_combout\,
	datab => \aluOp2[1]~10_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~1\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~2_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~3\);

-- Location: LCCOMB_X22_Y8_N8
\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~4_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[801]~349_combout\ $ (\regFile|Mux61~4_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~3\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~5\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[801]~349_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~3\) # (!\regFile|Mux61~4_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[801]~349_combout\ & (!\regFile|Mux61~4_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[801]~349_combout\,
	datab => \regFile|Mux61~4_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~3\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~4_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~5\);

-- Location: LCCOMB_X22_Y8_N10
\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~6_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[802]~348_combout\ & ((\aluOp2[3]~187_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~5\)) # 
-- (!\aluOp2[3]~187_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~5\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[802]~348_combout\ & ((\aluOp2[3]~187_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~5\) # (GND))) # (!\aluOp2[3]~187_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~5\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~7\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[802]~348_combout\ & (\aluOp2[3]~187_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~5\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[802]~348_combout\ & ((\aluOp2[3]~187_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[802]~348_combout\,
	datab => \aluOp2[3]~187_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~5\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~6_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~7\);

-- Location: LCCOMB_X22_Y8_N12
\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~8_combout\ = ((\aluOp2[4]~155_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[803]~347_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~7\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~9\ = CARRY((\aluOp2[4]~155_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[803]~347_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~7\)) # 
-- (!\aluOp2[4]~155_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[803]~347_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[4]~155_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[803]~347_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~7\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~8_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~9\);

-- Location: LCCOMB_X22_Y8_N14
\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~10_combout\ = (\aluOp2[5]~186_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[804]~346_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~9\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[804]~346_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~9\) # (GND))))) # (!\aluOp2[5]~186_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[804]~346_combout\ 
-- & (\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~9\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[804]~346_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~9\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~11\ = CARRY((\aluOp2[5]~186_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~9\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[804]~346_combout\))) # 
-- (!\aluOp2[5]~186_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[804]~346_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[5]~186_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[804]~346_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~9\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~10_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~11\);

-- Location: LCCOMB_X22_Y8_N16
\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~12_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[805]~345_combout\ $ (\aluOp2[6]~177_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~11\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~13\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[805]~345_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~11\) # (!\aluOp2[6]~177_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[805]~345_combout\ & (!\aluOp2[6]~177_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[805]~345_combout\,
	datab => \aluOp2[6]~177_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~11\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~12_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~13\);

-- Location: LCCOMB_X22_Y8_N18
\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[7]~14_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[806]~344_combout\ & ((\aluOp2[7]~149_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~13\)) # 
-- (!\aluOp2[7]~149_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~13\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[806]~344_combout\ & ((\aluOp2[7]~149_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~13\) # (GND))) # (!\aluOp2[7]~149_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~13\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[7]~15\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[806]~344_combout\ & (\aluOp2[7]~149_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~13\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[806]~344_combout\ & ((\aluOp2[7]~149_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[806]~344_combout\,
	datab => \aluOp2[7]~149_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~13\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[7]~14_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[7]~15\);

-- Location: LCCOMB_X22_Y8_N20
\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~16_combout\ = ((\aluOp2[8]~143_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[807]~343_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[7]~15\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~17\ = CARRY((\aluOp2[8]~143_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[807]~343_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[7]~15\)) # 
-- (!\aluOp2[8]~143_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[807]~343_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[8]~143_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[807]~343_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[7]~15\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~16_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~17\);

-- Location: LCCOMB_X22_Y8_N22
\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[9]~18_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[808]~342_combout\ & ((\aluOp2[9]~137_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~17\)) # 
-- (!\aluOp2[9]~137_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~17\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[808]~342_combout\ & ((\aluOp2[9]~137_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~17\) # (GND))) # (!\aluOp2[9]~137_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~17\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[9]~19\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[808]~342_combout\ & (\aluOp2[9]~137_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~17\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[808]~342_combout\ & ((\aluOp2[9]~137_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[808]~342_combout\,
	datab => \aluOp2[9]~137_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~17\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[9]~18_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[9]~19\);

-- Location: LCCOMB_X22_Y8_N24
\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~20_combout\ = ((\aluOp2[10]~19_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[809]~341_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[9]~19\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~21\ = CARRY((\aluOp2[10]~19_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[809]~341_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[9]~19\)) # 
-- (!\aluOp2[10]~19_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[809]~341_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[10]~19_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[809]~341_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[9]~19\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~20_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~21\);

-- Location: LCCOMB_X22_Y8_N26
\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[11]~22_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[810]~340_combout\ & ((\aluOp2[11]~24_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~21\)) 
-- # (!\aluOp2[11]~24_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~21\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[810]~340_combout\ & ((\aluOp2[11]~24_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~21\) # (GND))) # (!\aluOp2[11]~24_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~21\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[11]~23\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[810]~340_combout\ & (\aluOp2[11]~24_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~21\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[810]~340_combout\ & ((\aluOp2[11]~24_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[810]~340_combout\,
	datab => \aluOp2[11]~24_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~21\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[11]~22_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[11]~23\);

-- Location: LCCOMB_X22_Y8_N28
\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~24_combout\ = ((\aluOp2[12]~29_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[811]~339_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[11]~23\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~25\ = CARRY((\aluOp2[12]~29_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[811]~339_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[11]~23\)) # 
-- (!\aluOp2[12]~29_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[811]~339_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[11]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[12]~29_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[811]~339_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[11]~23\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~24_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~25\);

-- Location: LCCOMB_X22_Y8_N30
\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[13]~26_combout\ = (\aluOp2[13]~119_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[812]~338_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~25\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[812]~338_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~25\) # (GND))))) # (!\aluOp2[13]~119_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[812]~338_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~25\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[812]~338_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~25\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[13]~27\ = CARRY((\aluOp2[13]~119_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~25\) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[812]~338_combout\))) # (!\aluOp2[13]~119_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[812]~338_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[13]~119_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[812]~338_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~25\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[13]~26_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[13]~27\);

-- Location: LCCOMB_X22_Y7_N0
\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~28_combout\ = ((\aluOp2[14]~124_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[813]~337_combout\ $ 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[13]~27\)))) # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~29\ = CARRY((\aluOp2[14]~124_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[813]~337_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[13]~27\)) # 
-- (!\aluOp2[14]~124_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[813]~337_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[13]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[14]~124_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[813]~337_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[13]~27\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~28_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~29\);

-- Location: LCCOMB_X22_Y7_N2
\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[15]~30_combout\ = (\aluOp2[15]~129_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[814]~336_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~29\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[814]~336_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~29\) # (GND))))) # (!\aluOp2[15]~129_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[814]~336_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~29\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[814]~336_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~29\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[15]~31\ = CARRY((\aluOp2[15]~129_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~29\) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[814]~336_combout\))) # (!\aluOp2[15]~129_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[814]~336_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[15]~129_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[814]~336_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~29\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[15]~30_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[15]~31\);

-- Location: LCCOMB_X22_Y7_N4
\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~32_combout\ = ((\aluOp2[16]~114_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[815]~335_combout\ $ 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[15]~31\)))) # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~33\ = CARRY((\aluOp2[16]~114_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[815]~335_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[15]~31\)) # 
-- (!\aluOp2[16]~114_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[815]~335_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[15]~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[16]~114_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[815]~335_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[15]~31\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~32_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~33\);

-- Location: LCCOMB_X22_Y7_N6
\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[17]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[17]~34_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[816]~334_combout\ & ((\aluOp2[17]~104_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~33\)) 
-- # (!\aluOp2[17]~104_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~33\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[816]~334_combout\ & ((\aluOp2[17]~104_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~33\) # (GND))) # (!\aluOp2[17]~104_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~33\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[17]~35\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[816]~334_combout\ & (\aluOp2[17]~104_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~33\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[816]~334_combout\ & ((\aluOp2[17]~104_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[816]~334_combout\,
	datab => \aluOp2[17]~104_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~33\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[17]~34_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[17]~35\);

-- Location: LCCOMB_X22_Y7_N8
\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~36_combout\ = ((\aluOp2[18]~109_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[817]~333_combout\ $ 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[17]~35\)))) # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~37\ = CARRY((\aluOp2[18]~109_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[817]~333_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[17]~35\)) # 
-- (!\aluOp2[18]~109_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[817]~333_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[17]~35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[18]~109_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[817]~333_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[17]~35\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~36_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~37\);

-- Location: LCCOMB_X22_Y7_N10
\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[19]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[19]~38_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[818]~332_combout\ & ((\aluOp2[19]~89_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~37\)) 
-- # (!\aluOp2[19]~89_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~37\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[818]~332_combout\ & ((\aluOp2[19]~89_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~37\) # (GND))) # (!\aluOp2[19]~89_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~37\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[19]~39\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[818]~332_combout\ & (\aluOp2[19]~89_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~37\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[818]~332_combout\ & ((\aluOp2[19]~89_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[818]~332_combout\,
	datab => \aluOp2[19]~89_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~37\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[19]~38_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[19]~39\);

-- Location: LCCOMB_X22_Y7_N12
\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~40_combout\ = ((\aluOp2[20]~94_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[819]~331_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[19]~39\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~41\ = CARRY((\aluOp2[20]~94_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[819]~331_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[19]~39\)) # 
-- (!\aluOp2[20]~94_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[819]~331_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[19]~39\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[20]~94_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[819]~331_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[19]~39\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~40_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~41\);

-- Location: LCCOMB_X22_Y7_N14
\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[21]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[21]~42_combout\ = (\aluOp2[21]~99_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[820]~330_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~41\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[820]~330_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~41\) # (GND))))) # (!\aluOp2[21]~99_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[820]~330_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~41\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[820]~330_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~41\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[21]~43\ = CARRY((\aluOp2[21]~99_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~41\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[820]~330_combout\))) 
-- # (!\aluOp2[21]~99_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[820]~330_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[21]~99_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[820]~330_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~41\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[21]~42_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[21]~43\);

-- Location: LCCOMB_X22_Y7_N16
\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~44_combout\ = ((\aluOp2[22]~79_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[821]~329_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[21]~43\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~45\ = CARRY((\aluOp2[22]~79_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[821]~329_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[21]~43\)) # 
-- (!\aluOp2[22]~79_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[821]~329_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[21]~43\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[22]~79_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[821]~329_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[21]~43\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~44_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~45\);

-- Location: LCCOMB_X22_Y7_N18
\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[23]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[23]~46_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[822]~328_combout\ & ((\aluOp2[23]~84_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~45\)) 
-- # (!\aluOp2[23]~84_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~45\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[822]~328_combout\ & ((\aluOp2[23]~84_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~45\) # (GND))) # (!\aluOp2[23]~84_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~45\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[23]~47\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[822]~328_combout\ & (\aluOp2[23]~84_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~45\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[822]~328_combout\ & ((\aluOp2[23]~84_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~45\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[822]~328_combout\,
	datab => \aluOp2[23]~84_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~45\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[23]~46_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[23]~47\);

-- Location: LCCOMB_X22_Y7_N20
\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~48_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[823]~327_combout\ $ (\aluOp2[24]~74_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[23]~47\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~49\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[823]~327_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[23]~47\) # (!\aluOp2[24]~74_combout\))) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[823]~327_combout\ & (!\aluOp2[24]~74_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[23]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[823]~327_combout\,
	datab => \aluOp2[24]~74_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[23]~47\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~48_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~49\);

-- Location: LCCOMB_X22_Y7_N22
\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[25]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[25]~50_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[824]~326_combout\ & ((\aluOp2[25]~69_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~49\)) 
-- # (!\aluOp2[25]~69_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~49\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[824]~326_combout\ & ((\aluOp2[25]~69_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~49\) # (GND))) # (!\aluOp2[25]~69_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~49\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[25]~51\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[824]~326_combout\ & (\aluOp2[25]~69_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~49\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[824]~326_combout\ & ((\aluOp2[25]~69_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~49\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[824]~326_combout\,
	datab => \aluOp2[25]~69_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~49\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[25]~50_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[25]~51\);

-- Location: LCCOMB_X22_Y7_N24
\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[26]~52_combout\ = ((\aluOp2[26]~58_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[825]~325_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[25]~51\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[26]~53\ = CARRY((\aluOp2[26]~58_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[825]~325_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[25]~51\)) # 
-- (!\aluOp2[26]~58_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[825]~325_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[25]~51\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[26]~58_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[825]~325_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[25]~51\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[26]~52_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[26]~53\);

-- Location: LCCOMB_X22_Y7_N26
\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ = !\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[26]~53\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[26]~53\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\);

-- Location: LCCOMB_X22_Y7_N30
\ALU|Div0|auto_generated|divider|divider|StageOut[858]~351\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[858]~351_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[825]~325_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[26]~52_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[825]~325_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[825]~325_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[26]~52_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[858]~351_combout\);

-- Location: LCCOMB_X22_Y3_N30
\ALU|Div0|auto_generated|divider|divider|StageOut[857]~352\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[857]~352_combout\ = (\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[824]~326_combout\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ & ((\ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[25]~50_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[824]~326_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[824]~326_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[25]~50_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[857]~352_combout\);

-- Location: LCCOMB_X21_Y5_N2
\ALU|Div0|auto_generated|divider|divider|StageOut[856]~353\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[856]~353_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[823]~327_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~48_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[823]~327_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[823]~327_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~48_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[856]~353_combout\);

-- Location: LCCOMB_X23_Y5_N28
\ALU|Div0|auto_generated|divider|divider|StageOut[855]~354\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[855]~354_combout\ = (\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[822]~328_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ & ((\ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[23]~46_combout\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[822]~328_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[23]~46_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|StageOut[822]~328_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[855]~354_combout\);

-- Location: LCCOMB_X23_Y7_N20
\ALU|Div0|auto_generated|divider|divider|StageOut[854]~355\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[854]~355_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[821]~329_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~44_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[821]~329_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[821]~329_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~44_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[854]~355_combout\);

-- Location: LCCOMB_X23_Y7_N14
\ALU|Div0|auto_generated|divider|divider|StageOut[853]~356\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[853]~356_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[820]~330_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[21]~42_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[820]~330_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[820]~330_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[21]~42_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[853]~356_combout\);

-- Location: LCCOMB_X21_Y5_N4
\ALU|Div0|auto_generated|divider|divider|StageOut[852]~357\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[852]~357_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[819]~331_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~40_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[819]~331_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[819]~331_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~40_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[852]~357_combout\);

-- Location: LCCOMB_X21_Y7_N14
\ALU|Div0|auto_generated|divider|divider|StageOut[851]~358\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[851]~358_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[818]~332_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[19]~38_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[818]~332_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[818]~332_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[19]~38_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[851]~358_combout\);

-- Location: LCCOMB_X23_Y5_N22
\ALU|Div0|auto_generated|divider|divider|StageOut[850]~359\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[850]~359_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[817]~333_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~36_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[817]~333_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[817]~333_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~36_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[850]~359_combout\);

-- Location: LCCOMB_X18_Y5_N12
\ALU|Div0|auto_generated|divider|divider|StageOut[849]~360\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[849]~360_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[816]~334_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[17]~34_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[816]~334_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[816]~334_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[17]~34_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[849]~360_combout\);

-- Location: LCCOMB_X18_Y7_N8
\ALU|Div0|auto_generated|divider|divider|StageOut[848]~361\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[848]~361_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[815]~335_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~32_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[815]~335_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~32_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|StageOut[815]~335_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[848]~361_combout\);

-- Location: LCCOMB_X18_Y7_N10
\ALU|Div0|auto_generated|divider|divider|StageOut[847]~362\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[847]~362_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[814]~336_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[15]~30_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[814]~336_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[814]~336_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[15]~30_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[847]~362_combout\);

-- Location: LCCOMB_X18_Y6_N22
\ALU|Div0|auto_generated|divider|divider|StageOut[846]~363\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[846]~363_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[813]~337_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~28_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[813]~337_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[813]~337_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~28_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[846]~363_combout\);

-- Location: LCCOMB_X22_Y8_N2
\ALU|Div0|auto_generated|divider|divider|StageOut[845]~364\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[845]~364_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[812]~338_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[13]~26_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[812]~338_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[812]~338_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[13]~26_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[845]~364_combout\);

-- Location: LCCOMB_X22_Y4_N0
\ALU|Div0|auto_generated|divider|divider|StageOut[844]~365\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[844]~365_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[811]~339_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~24_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[811]~339_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~24_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[811]~339_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[844]~365_combout\);

-- Location: LCCOMB_X22_Y4_N2
\ALU|Div0|auto_generated|divider|divider|StageOut[843]~366\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[843]~366_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[810]~340_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[11]~22_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[810]~340_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[810]~340_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[11]~22_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[843]~366_combout\);

-- Location: LCCOMB_X23_Y6_N8
\ALU|Div0|auto_generated|divider|divider|StageOut[842]~367\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[842]~367_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[809]~341_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~20_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[809]~341_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~20_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|StageOut[809]~341_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[842]~367_combout\);

-- Location: LCCOMB_X23_Y8_N20
\ALU|Div0|auto_generated|divider|divider|StageOut[841]~368\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[841]~368_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[808]~342_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[9]~18_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[808]~342_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[9]~18_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[808]~342_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[841]~368_combout\);

-- Location: LCCOMB_X21_Y8_N8
\ALU|Div0|auto_generated|divider|divider|StageOut[840]~369\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[840]~369_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[807]~343_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~16_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[807]~343_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[807]~343_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~16_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[840]~369_combout\);

-- Location: LCCOMB_X21_Y6_N6
\ALU|Div0|auto_generated|divider|divider|StageOut[839]~370\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[839]~370_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[806]~344_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[7]~14_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[806]~344_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[806]~344_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[7]~14_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[839]~370_combout\);

-- Location: LCCOMB_X26_Y6_N4
\ALU|Div0|auto_generated|divider|divider|StageOut[838]~371\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[838]~371_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[805]~345_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~12_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[805]~345_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[805]~345_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~12_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[838]~371_combout\);

-- Location: LCCOMB_X24_Y7_N10
\ALU|Div0|auto_generated|divider|divider|StageOut[837]~372\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[837]~372_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[804]~346_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~10_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[804]~346_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[804]~346_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~10_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[837]~372_combout\);

-- Location: LCCOMB_X26_Y5_N2
\ALU|Div0|auto_generated|divider|divider|StageOut[836]~373\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[836]~373_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[803]~347_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~8_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[803]~347_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[803]~347_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~8_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[836]~373_combout\);

-- Location: LCCOMB_X21_Y4_N6
\ALU|Div0|auto_generated|divider|divider|StageOut[835]~374\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[835]~374_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[802]~348_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~6_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[802]~348_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[802]~348_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~6_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[835]~374_combout\);

-- Location: LCCOMB_X23_Y5_N8
\ALU|Div0|auto_generated|divider|divider|StageOut[834]~375\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[834]~375_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[801]~349_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~4_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[801]~349_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~4_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|StageOut[801]~349_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[834]~375_combout\);

-- Location: LCCOMB_X21_Y5_N30
\ALU|Div0|auto_generated|divider|divider|StageOut[833]~376\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[833]~376_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[800]~350_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~2_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[800]~350_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[800]~350_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~2_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[833]~376_combout\);

-- Location: LCCOMB_X23_Y7_N4
\ALU|Div0|auto_generated|divider|divider|StageOut[832]~377\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[832]~377_combout\ = (\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ & (\regFile|Mux26~4_combout\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\ & ((\ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~0_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\ & (\regFile|Mux26~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux26~4_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~0_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|selnose[858]~68_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[832]~377_combout\);

-- Location: LCCOMB_X22_Y4_N4
\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~0_combout\ = (\regFile|Mux27~4_combout\ & ((GND) # (!\aluOp2[0]~14_combout\))) # (!\regFile|Mux27~4_combout\ & (\aluOp2[0]~14_combout\ $ (GND)))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~1\ = CARRY((\regFile|Mux27~4_combout\) # (!\aluOp2[0]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux27~4_combout\,
	datab => \aluOp2[0]~14_combout\,
	datad => VCC,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~0_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~1\);

-- Location: LCCOMB_X22_Y4_N6
\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~2_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[832]~377_combout\ & ((\aluOp2[1]~10_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~1\)) # 
-- (!\aluOp2[1]~10_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~1\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[832]~377_combout\ & ((\aluOp2[1]~10_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~1\) # (GND))) # (!\aluOp2[1]~10_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~1\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~3\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[832]~377_combout\ & (\aluOp2[1]~10_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~1\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[832]~377_combout\ & ((\aluOp2[1]~10_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[832]~377_combout\,
	datab => \aluOp2[1]~10_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~1\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~2_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~3\);

-- Location: LCCOMB_X22_Y4_N8
\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~4_combout\ = ((\regFile|Mux61~4_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[833]~376_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~3\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~5\ = CARRY((\regFile|Mux61~4_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[833]~376_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~3\)) # 
-- (!\regFile|Mux61~4_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[833]~376_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux61~4_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[833]~376_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~3\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~4_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~5\);

-- Location: LCCOMB_X22_Y4_N10
\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~6_combout\ = (\aluOp2[3]~187_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[834]~375_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~5\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[834]~375_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~5\) # (GND))))) # (!\aluOp2[3]~187_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[834]~375_combout\ 
-- & (\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~5\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[834]~375_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~5\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~7\ = CARRY((\aluOp2[3]~187_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~5\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[834]~375_combout\))) # 
-- (!\aluOp2[3]~187_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[834]~375_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[3]~187_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[834]~375_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~5\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~6_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~7\);

-- Location: LCCOMB_X22_Y4_N12
\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~8_combout\ = ((\aluOp2[4]~155_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[835]~374_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~7\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~9\ = CARRY((\aluOp2[4]~155_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[835]~374_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~7\)) # 
-- (!\aluOp2[4]~155_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[835]~374_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[4]~155_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[835]~374_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~7\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~8_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~9\);

-- Location: LCCOMB_X22_Y4_N14
\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~10_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[836]~373_combout\ & ((\aluOp2[5]~186_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~9\)) # 
-- (!\aluOp2[5]~186_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~9\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[836]~373_combout\ & ((\aluOp2[5]~186_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~9\) # (GND))) # (!\aluOp2[5]~186_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~9\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~11\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[836]~373_combout\ & (\aluOp2[5]~186_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~9\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[836]~373_combout\ & ((\aluOp2[5]~186_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[836]~373_combout\,
	datab => \aluOp2[5]~186_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~9\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~10_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~11\);

-- Location: LCCOMB_X22_Y4_N16
\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~12_combout\ = ((\aluOp2[6]~177_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[837]~372_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~11\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~13\ = CARRY((\aluOp2[6]~177_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[837]~372_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~11\)) # 
-- (!\aluOp2[6]~177_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[837]~372_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[6]~177_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[837]~372_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~11\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~12_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~13\);

-- Location: LCCOMB_X22_Y4_N18
\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[7]~14_combout\ = (\aluOp2[7]~149_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[838]~371_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~13\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[838]~371_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~13\) # (GND))))) # (!\aluOp2[7]~149_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[838]~371_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~13\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[838]~371_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~13\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[7]~15\ = CARRY((\aluOp2[7]~149_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~13\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[838]~371_combout\))) # 
-- (!\aluOp2[7]~149_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[838]~371_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[7]~149_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[838]~371_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~13\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[7]~14_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[7]~15\);

-- Location: LCCOMB_X22_Y4_N20
\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~16_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[839]~370_combout\ $ (\aluOp2[8]~143_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[7]~15\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~17\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[839]~370_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[7]~15\) # (!\aluOp2[8]~143_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[839]~370_combout\ & (!\aluOp2[8]~143_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[839]~370_combout\,
	datab => \aluOp2[8]~143_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[7]~15\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~16_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~17\);

-- Location: LCCOMB_X22_Y4_N22
\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[9]~18_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[840]~369_combout\ & ((\aluOp2[9]~137_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~17\)) # 
-- (!\aluOp2[9]~137_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~17\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[840]~369_combout\ & ((\aluOp2[9]~137_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~17\) # (GND))) # (!\aluOp2[9]~137_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~17\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[9]~19\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[840]~369_combout\ & (\aluOp2[9]~137_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~17\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[840]~369_combout\ & ((\aluOp2[9]~137_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[840]~369_combout\,
	datab => \aluOp2[9]~137_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~17\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[9]~18_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[9]~19\);

-- Location: LCCOMB_X22_Y4_N24
\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~20_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[841]~368_combout\ $ (\aluOp2[10]~19_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[9]~19\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~21\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[841]~368_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[9]~19\) # (!\aluOp2[10]~19_combout\))) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[841]~368_combout\ & (!\aluOp2[10]~19_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[841]~368_combout\,
	datab => \aluOp2[10]~19_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[9]~19\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~20_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~21\);

-- Location: LCCOMB_X22_Y4_N26
\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[11]~22_combout\ = (\aluOp2[11]~24_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[842]~367_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~21\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[842]~367_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~21\) # (GND))))) # (!\aluOp2[11]~24_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[842]~367_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~21\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[842]~367_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~21\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[11]~23\ = CARRY((\aluOp2[11]~24_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~21\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[842]~367_combout\))) 
-- # (!\aluOp2[11]~24_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[842]~367_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[11]~24_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[842]~367_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~21\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[11]~22_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[11]~23\);

-- Location: LCCOMB_X22_Y4_N28
\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~24_combout\ = ((\aluOp2[12]~29_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[843]~366_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[11]~23\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~25\ = CARRY((\aluOp2[12]~29_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[843]~366_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[11]~23\)) # 
-- (!\aluOp2[12]~29_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[843]~366_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[11]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[12]~29_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[843]~366_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[11]~23\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~24_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~25\);

-- Location: LCCOMB_X22_Y4_N30
\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[13]~26_combout\ = (\aluOp2[13]~119_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[844]~365_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~25\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[844]~365_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~25\) # (GND))))) # (!\aluOp2[13]~119_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[844]~365_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~25\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[844]~365_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~25\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[13]~27\ = CARRY((\aluOp2[13]~119_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~25\) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[844]~365_combout\))) # (!\aluOp2[13]~119_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[844]~365_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[13]~119_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[844]~365_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~25\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[13]~26_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[13]~27\);

-- Location: LCCOMB_X22_Y3_N0
\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~28_combout\ = ((\aluOp2[14]~124_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[845]~364_combout\ $ 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[13]~27\)))) # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~29\ = CARRY((\aluOp2[14]~124_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[845]~364_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[13]~27\)) # 
-- (!\aluOp2[14]~124_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[845]~364_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[13]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[14]~124_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[845]~364_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[13]~27\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~28_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~29\);

-- Location: LCCOMB_X22_Y3_N2
\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[15]~30_combout\ = (\aluOp2[15]~129_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[846]~363_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~29\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[846]~363_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~29\) # (GND))))) # (!\aluOp2[15]~129_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[846]~363_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~29\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[846]~363_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~29\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[15]~31\ = CARRY((\aluOp2[15]~129_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~29\) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[846]~363_combout\))) # (!\aluOp2[15]~129_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[846]~363_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[15]~129_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[846]~363_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~29\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[15]~30_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[15]~31\);

-- Location: LCCOMB_X22_Y3_N4
\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~32_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[847]~362_combout\ $ (\aluOp2[16]~114_combout\ $ 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[15]~31\)))) # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~33\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[847]~362_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[15]~31\) # 
-- (!\aluOp2[16]~114_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[847]~362_combout\ & (!\aluOp2[16]~114_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[15]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[847]~362_combout\,
	datab => \aluOp2[16]~114_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[15]~31\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~32_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~33\);

-- Location: LCCOMB_X22_Y3_N6
\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[17]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[17]~34_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[848]~361_combout\ & ((\aluOp2[17]~104_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~33\)) 
-- # (!\aluOp2[17]~104_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~33\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[848]~361_combout\ & ((\aluOp2[17]~104_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~33\) # (GND))) # (!\aluOp2[17]~104_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~33\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[17]~35\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[848]~361_combout\ & (\aluOp2[17]~104_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~33\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[848]~361_combout\ & ((\aluOp2[17]~104_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[848]~361_combout\,
	datab => \aluOp2[17]~104_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~33\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[17]~34_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[17]~35\);

-- Location: LCCOMB_X22_Y3_N8
\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~36_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[849]~360_combout\ $ (\aluOp2[18]~109_combout\ $ 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[17]~35\)))) # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~37\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[849]~360_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[17]~35\) # 
-- (!\aluOp2[18]~109_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[849]~360_combout\ & (!\aluOp2[18]~109_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[17]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[849]~360_combout\,
	datab => \aluOp2[18]~109_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[17]~35\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~36_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~37\);

-- Location: LCCOMB_X22_Y3_N10
\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[19]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[19]~38_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[850]~359_combout\ & ((\aluOp2[19]~89_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~37\)) 
-- # (!\aluOp2[19]~89_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~37\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[850]~359_combout\ & ((\aluOp2[19]~89_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~37\) # (GND))) # (!\aluOp2[19]~89_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~37\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[19]~39\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[850]~359_combout\ & (\aluOp2[19]~89_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~37\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[850]~359_combout\ & ((\aluOp2[19]~89_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[850]~359_combout\,
	datab => \aluOp2[19]~89_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~37\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[19]~38_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[19]~39\);

-- Location: LCCOMB_X22_Y3_N12
\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~40_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[851]~358_combout\ $ (\aluOp2[20]~94_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[19]~39\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~41\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[851]~358_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[19]~39\) # (!\aluOp2[20]~94_combout\))) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[851]~358_combout\ & (!\aluOp2[20]~94_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[19]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[851]~358_combout\,
	datab => \aluOp2[20]~94_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[19]~39\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~40_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~41\);

-- Location: LCCOMB_X22_Y3_N14
\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[21]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[21]~42_combout\ = (\aluOp2[21]~99_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[852]~357_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~41\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[852]~357_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~41\) # (GND))))) # (!\aluOp2[21]~99_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[852]~357_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~41\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[852]~357_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~41\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[21]~43\ = CARRY((\aluOp2[21]~99_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~41\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[852]~357_combout\))) 
-- # (!\aluOp2[21]~99_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[852]~357_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[21]~99_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[852]~357_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~41\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[21]~42_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[21]~43\);

-- Location: LCCOMB_X22_Y3_N16
\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~44_combout\ = ((\aluOp2[22]~79_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[853]~356_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[21]~43\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~45\ = CARRY((\aluOp2[22]~79_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[853]~356_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[21]~43\)) # 
-- (!\aluOp2[22]~79_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[853]~356_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[21]~43\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[22]~79_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[853]~356_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[21]~43\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~44_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~45\);

-- Location: LCCOMB_X22_Y3_N18
\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[23]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[23]~46_combout\ = (\aluOp2[23]~84_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[854]~355_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~45\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[854]~355_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~45\) # (GND))))) # (!\aluOp2[23]~84_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[854]~355_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~45\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[854]~355_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~45\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[23]~47\ = CARRY((\aluOp2[23]~84_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~45\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[854]~355_combout\))) 
-- # (!\aluOp2[23]~84_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[854]~355_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[23]~84_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[854]~355_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~45\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[23]~46_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[23]~47\);

-- Location: LCCOMB_X22_Y3_N20
\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~48_combout\ = ((\aluOp2[24]~74_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[855]~354_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[23]~47\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~49\ = CARRY((\aluOp2[24]~74_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[855]~354_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[23]~47\)) # 
-- (!\aluOp2[24]~74_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[855]~354_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[23]~47\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[24]~74_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[855]~354_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[23]~47\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~48_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~49\);

-- Location: LCCOMB_X22_Y3_N22
\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[25]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[25]~50_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[856]~353_combout\ & ((\aluOp2[25]~69_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~49\)) 
-- # (!\aluOp2[25]~69_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~49\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[856]~353_combout\ & ((\aluOp2[25]~69_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~49\) # (GND))) # (!\aluOp2[25]~69_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~49\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[25]~51\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[856]~353_combout\ & (\aluOp2[25]~69_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~49\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[856]~353_combout\ & ((\aluOp2[25]~69_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~49\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[856]~353_combout\,
	datab => \aluOp2[25]~69_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~49\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[25]~50_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[25]~51\);

-- Location: LCCOMB_X22_Y3_N24
\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~52_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[857]~352_combout\ $ (\aluOp2[26]~58_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[25]~51\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~53\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[857]~352_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[25]~51\) # (!\aluOp2[26]~58_combout\))) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[857]~352_combout\ & (!\aluOp2[26]~58_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[25]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[857]~352_combout\,
	datab => \aluOp2[26]~58_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[25]~51\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~52_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~53\);

-- Location: LCCOMB_X22_Y3_N26
\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[27]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[27]~54_combout\ = (\aluOp2[27]~63_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[858]~351_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~53\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[858]~351_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~53\) # (GND))))) # (!\aluOp2[27]~63_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[858]~351_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~53\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[858]~351_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~53\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[27]~55\ = CARRY((\aluOp2[27]~63_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~53\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[858]~351_combout\))) 
-- # (!\aluOp2[27]~63_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[858]~351_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[27]~63_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[858]~351_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~53\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[27]~54_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[27]~55\);

-- Location: LCCOMB_X22_Y3_N28
\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ = \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[27]~55\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[27]~55\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\);

-- Location: LCCOMB_X18_Y3_N12
\ALU|Div0|auto_generated|divider|divider|StageOut[891]~378\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[891]~378_combout\ = (\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[858]~351_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & ((\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[27]~54_combout\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[858]~351_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[27]~54_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[858]~351_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[891]~378_combout\);

-- Location: LCCOMB_X18_Y3_N2
\ALU|Div0|auto_generated|divider|divider|StageOut[890]~379\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[890]~379_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[857]~352_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~52_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[857]~352_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~52_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|StageOut[857]~352_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[890]~379_combout\);

-- Location: LCCOMB_X21_Y5_N28
\ALU|Div0|auto_generated|divider|divider|StageOut[889]~380\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[889]~380_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[856]~353_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[25]~50_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[856]~353_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[856]~353_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[25]~50_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[889]~380_combout\);

-- Location: LCCOMB_X23_Y5_N18
\ALU|Div0|auto_generated|divider|divider|StageOut[888]~381\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[888]~381_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[855]~354_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~48_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[855]~354_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~48_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[855]~354_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[888]~381_combout\);

-- Location: LCCOMB_X23_Y7_N6
\ALU|Div0|auto_generated|divider|divider|StageOut[887]~382\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[887]~382_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[854]~355_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[23]~46_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[854]~355_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[854]~355_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[23]~46_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[887]~382_combout\);

-- Location: LCCOMB_X23_Y7_N24
\ALU|Div0|auto_generated|divider|divider|StageOut[886]~383\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[886]~383_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[853]~356_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~44_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[853]~356_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[853]~356_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~44_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[886]~383_combout\);

-- Location: LCCOMB_X21_Y5_N18
\ALU|Div0|auto_generated|divider|divider|StageOut[885]~384\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[885]~384_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[852]~357_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[21]~42_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[852]~357_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[21]~42_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[852]~357_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[885]~384_combout\);

-- Location: LCCOMB_X21_Y7_N12
\ALU|Div0|auto_generated|divider|divider|StageOut[884]~385\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[884]~385_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[851]~358_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~40_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[851]~358_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[851]~358_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~40_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[884]~385_combout\);

-- Location: LCCOMB_X18_Y5_N6
\ALU|Div0|auto_generated|divider|divider|StageOut[883]~386\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[883]~386_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[850]~359_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[19]~38_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[850]~359_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[19]~38_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[850]~359_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[883]~386_combout\);

-- Location: LCCOMB_X18_Y5_N8
\ALU|Div0|auto_generated|divider|divider|StageOut[882]~387\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[882]~387_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[849]~360_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~36_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[849]~360_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[849]~360_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~36_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[882]~387_combout\);

-- Location: LCCOMB_X18_Y7_N16
\ALU|Div0|auto_generated|divider|divider|StageOut[881]~388\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[881]~388_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[848]~361_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[17]~34_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[848]~361_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[17]~34_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[848]~361_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[881]~388_combout\);

-- Location: LCCOMB_X18_Y7_N22
\ALU|Div0|auto_generated|divider|divider|StageOut[880]~389\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[880]~389_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[847]~362_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~32_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[847]~362_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[847]~362_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~32_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[880]~389_combout\);

-- Location: LCCOMB_X18_Y6_N20
\ALU|Div0|auto_generated|divider|divider|StageOut[879]~390\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[879]~390_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[846]~363_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[15]~30_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[846]~363_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[846]~363_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[15]~30_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[879]~390_combout\);

-- Location: LCCOMB_X18_Y6_N30
\ALU|Div0|auto_generated|divider|divider|StageOut[878]~391\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[878]~391_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[845]~364_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~28_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[845]~364_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[845]~364_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~28_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[878]~391_combout\);

-- Location: LCCOMB_X18_Y6_N24
\ALU|Div0|auto_generated|divider|divider|StageOut[877]~392\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[877]~392_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[844]~365_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[13]~26_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[844]~365_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[844]~365_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[13]~26_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[877]~392_combout\);

-- Location: LCCOMB_X19_Y6_N0
\ALU|Div0|auto_generated|divider|divider|StageOut[876]~393\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[876]~393_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[843]~366_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~24_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[843]~366_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[843]~366_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~24_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[876]~393_combout\);

-- Location: LCCOMB_X18_Y6_N14
\ALU|Div0|auto_generated|divider|divider|StageOut[875]~394\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[875]~394_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[842]~367_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[11]~22_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[842]~367_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[842]~367_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[11]~22_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[875]~394_combout\);

-- Location: LCCOMB_X23_Y8_N18
\ALU|Div0|auto_generated|divider|divider|StageOut[874]~395\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[874]~395_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[841]~368_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~20_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[841]~368_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~20_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|StageOut[841]~368_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[874]~395_combout\);

-- Location: LCCOMB_X21_Y8_N22
\ALU|Div0|auto_generated|divider|divider|StageOut[873]~396\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[873]~396_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[840]~369_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[9]~18_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[840]~369_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[9]~18_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[840]~369_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[873]~396_combout\);

-- Location: LCCOMB_X21_Y6_N28
\ALU|Div0|auto_generated|divider|divider|StageOut[872]~397\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[872]~397_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[839]~370_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~16_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[839]~370_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[839]~370_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~16_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[872]~397_combout\);

-- Location: LCCOMB_X26_Y6_N2
\ALU|Div0|auto_generated|divider|divider|StageOut[871]~398\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[871]~398_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[838]~371_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[7]~14_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[838]~371_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[838]~371_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[7]~14_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[871]~398_combout\);

-- Location: LCCOMB_X24_Y7_N4
\ALU|Div0|auto_generated|divider|divider|StageOut[870]~399\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[870]~399_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[837]~372_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~12_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[837]~372_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[837]~372_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~12_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[870]~399_combout\);

-- Location: LCCOMB_X26_Y5_N0
\ALU|Div0|auto_generated|divider|divider|StageOut[869]~400\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[869]~400_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[836]~373_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~10_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[836]~373_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[836]~373_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~10_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[869]~400_combout\);

-- Location: LCCOMB_X21_Y4_N12
\ALU|Div0|auto_generated|divider|divider|StageOut[868]~401\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[868]~401_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[835]~374_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~8_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[835]~374_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[835]~374_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~8_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[868]~401_combout\);

-- Location: LCCOMB_X23_Y5_N0
\ALU|Div0|auto_generated|divider|divider|StageOut[867]~402\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[867]~402_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[834]~375_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~6_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[834]~375_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[834]~375_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~6_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[867]~402_combout\);

-- Location: LCCOMB_X21_Y5_N0
\ALU|Div0|auto_generated|divider|divider|StageOut[866]~403\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[866]~403_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[833]~376_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~4_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[833]~376_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[833]~376_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~4_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[866]~403_combout\);

-- Location: LCCOMB_X23_Y7_N30
\ALU|Div0|auto_generated|divider|divider|StageOut[865]~404\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[865]~404_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[832]~377_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~2_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[832]~377_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[832]~377_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~2_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[865]~404_combout\);

-- Location: LCCOMB_X18_Y5_N2
\ALU|Div0|auto_generated|divider|divider|StageOut[864]~405\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[864]~405_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & (\regFile|Mux27~4_combout\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~0_combout\))))) # (!\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\ & 
-- (\regFile|Mux27~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux27~4_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~0_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[864]~405_combout\);

-- Location: LCCOMB_X19_Y6_N2
\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[0]~0_combout\ = (\aluOp2[0]~14_combout\ & (\regFile|Mux28~4_combout\ $ (VCC))) # (!\aluOp2[0]~14_combout\ & ((\regFile|Mux28~4_combout\) # (GND)))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[0]~1\ = CARRY((\regFile|Mux28~4_combout\) # (!\aluOp2[0]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[0]~14_combout\,
	datab => \regFile|Mux28~4_combout\,
	datad => VCC,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[0]~0_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[0]~1\);

-- Location: LCCOMB_X19_Y6_N4
\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~2_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[864]~405_combout\ & ((\aluOp2[1]~10_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[0]~1\)) # 
-- (!\aluOp2[1]~10_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[0]~1\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[864]~405_combout\ & ((\aluOp2[1]~10_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[0]~1\) # (GND))) # (!\aluOp2[1]~10_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[0]~1\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~3\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[864]~405_combout\ & (\aluOp2[1]~10_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[0]~1\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[864]~405_combout\ & ((\aluOp2[1]~10_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[864]~405_combout\,
	datab => \aluOp2[1]~10_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[0]~1\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~2_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~3\);

-- Location: LCCOMB_X19_Y6_N6
\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~4_combout\ = ((\regFile|Mux61~4_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[865]~404_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~3\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~5\ = CARRY((\regFile|Mux61~4_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[865]~404_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~3\)) # 
-- (!\regFile|Mux61~4_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[865]~404_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux61~4_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[865]~404_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~3\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~4_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~5\);

-- Location: LCCOMB_X19_Y6_N8
\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~6_combout\ = (\aluOp2[3]~187_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[866]~403_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~5\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[866]~403_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~5\) # (GND))))) # (!\aluOp2[3]~187_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[866]~403_combout\ 
-- & (\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~5\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[866]~403_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~5\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~7\ = CARRY((\aluOp2[3]~187_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~5\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[866]~403_combout\))) # 
-- (!\aluOp2[3]~187_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[866]~403_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[3]~187_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[866]~403_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~5\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~6_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~7\);

-- Location: LCCOMB_X19_Y6_N10
\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~8_combout\ = ((\aluOp2[4]~155_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[867]~402_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~7\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~9\ = CARRY((\aluOp2[4]~155_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[867]~402_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~7\)) # 
-- (!\aluOp2[4]~155_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[867]~402_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[4]~155_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[867]~402_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~7\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~8_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~9\);

-- Location: LCCOMB_X19_Y6_N12
\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~10_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[868]~401_combout\ & ((\aluOp2[5]~186_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~9\)) # 
-- (!\aluOp2[5]~186_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~9\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[868]~401_combout\ & ((\aluOp2[5]~186_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~9\) # (GND))) # (!\aluOp2[5]~186_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~9\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~11\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[868]~401_combout\ & (\aluOp2[5]~186_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~9\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[868]~401_combout\ & ((\aluOp2[5]~186_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[868]~401_combout\,
	datab => \aluOp2[5]~186_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~9\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~10_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~11\);

-- Location: LCCOMB_X19_Y6_N14
\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~12_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[869]~400_combout\ $ (\aluOp2[6]~177_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~11\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~13\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[869]~400_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~11\) # (!\aluOp2[6]~177_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[869]~400_combout\ & (!\aluOp2[6]~177_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[869]~400_combout\,
	datab => \aluOp2[6]~177_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~11\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~12_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~13\);

-- Location: LCCOMB_X19_Y6_N16
\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[7]~14_combout\ = (\aluOp2[7]~149_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[870]~399_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~13\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[870]~399_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~13\) # (GND))))) # (!\aluOp2[7]~149_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[870]~399_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~13\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[870]~399_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~13\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[7]~15\ = CARRY((\aluOp2[7]~149_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~13\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[870]~399_combout\))) # 
-- (!\aluOp2[7]~149_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[870]~399_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[7]~149_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[870]~399_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~13\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[7]~14_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[7]~15\);

-- Location: LCCOMB_X19_Y6_N18
\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~16_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[871]~398_combout\ $ (\aluOp2[8]~143_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[7]~15\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~17\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[871]~398_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[7]~15\) # (!\aluOp2[8]~143_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[871]~398_combout\ & (!\aluOp2[8]~143_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[871]~398_combout\,
	datab => \aluOp2[8]~143_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[7]~15\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~16_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~17\);

-- Location: LCCOMB_X19_Y6_N20
\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[9]~18_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[872]~397_combout\ & ((\aluOp2[9]~137_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~17\)) # 
-- (!\aluOp2[9]~137_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~17\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[872]~397_combout\ & ((\aluOp2[9]~137_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~17\) # (GND))) # (!\aluOp2[9]~137_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~17\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[9]~19\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[872]~397_combout\ & (\aluOp2[9]~137_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~17\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[872]~397_combout\ & ((\aluOp2[9]~137_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[872]~397_combout\,
	datab => \aluOp2[9]~137_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~17\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[9]~18_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[9]~19\);

-- Location: LCCOMB_X19_Y6_N22
\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~20_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[873]~396_combout\ $ (\aluOp2[10]~19_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[9]~19\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~21\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[873]~396_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[9]~19\) # (!\aluOp2[10]~19_combout\))) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[873]~396_combout\ & (!\aluOp2[10]~19_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[873]~396_combout\,
	datab => \aluOp2[10]~19_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[9]~19\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~20_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~21\);

-- Location: LCCOMB_X19_Y6_N24
\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[11]~22_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[874]~395_combout\ & ((\aluOp2[11]~24_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~21\)) 
-- # (!\aluOp2[11]~24_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~21\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[874]~395_combout\ & ((\aluOp2[11]~24_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~21\) # (GND))) # (!\aluOp2[11]~24_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~21\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[11]~23\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[874]~395_combout\ & (\aluOp2[11]~24_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~21\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[874]~395_combout\ & ((\aluOp2[11]~24_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[874]~395_combout\,
	datab => \aluOp2[11]~24_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~21\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[11]~22_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[11]~23\);

-- Location: LCCOMB_X19_Y6_N26
\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~24_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[875]~394_combout\ $ (\aluOp2[12]~29_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[11]~23\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~25\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[875]~394_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[11]~23\) # (!\aluOp2[12]~29_combout\))) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[875]~394_combout\ & (!\aluOp2[12]~29_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[875]~394_combout\,
	datab => \aluOp2[12]~29_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[11]~23\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~24_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~25\);

-- Location: LCCOMB_X19_Y6_N28
\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[13]~26_combout\ = (\aluOp2[13]~119_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[876]~393_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~25\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[876]~393_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~25\) # (GND))))) # (!\aluOp2[13]~119_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[876]~393_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~25\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[876]~393_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~25\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[13]~27\ = CARRY((\aluOp2[13]~119_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~25\) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[876]~393_combout\))) # (!\aluOp2[13]~119_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[876]~393_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[13]~119_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[876]~393_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~25\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[13]~26_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[13]~27\);

-- Location: LCCOMB_X19_Y6_N30
\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~28_combout\ = ((\aluOp2[14]~124_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[877]~392_combout\ $ 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[13]~27\)))) # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~29\ = CARRY((\aluOp2[14]~124_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[877]~392_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[13]~27\)) # 
-- (!\aluOp2[14]~124_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[877]~392_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[13]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[14]~124_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[877]~392_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[13]~27\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~28_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~29\);

-- Location: LCCOMB_X19_Y5_N0
\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[15]~30_combout\ = (\aluOp2[15]~129_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[878]~391_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~29\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[878]~391_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~29\) # (GND))))) # (!\aluOp2[15]~129_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[878]~391_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~29\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[878]~391_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~29\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[15]~31\ = CARRY((\aluOp2[15]~129_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~29\) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[878]~391_combout\))) # (!\aluOp2[15]~129_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[878]~391_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[15]~129_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[878]~391_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~29\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[15]~30_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[15]~31\);

-- Location: LCCOMB_X19_Y5_N2
\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~32_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[879]~390_combout\ $ (\aluOp2[16]~114_combout\ $ 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[15]~31\)))) # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~33\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[879]~390_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[15]~31\) # 
-- (!\aluOp2[16]~114_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[879]~390_combout\ & (!\aluOp2[16]~114_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[15]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[879]~390_combout\,
	datab => \aluOp2[16]~114_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[15]~31\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~32_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~33\);

-- Location: LCCOMB_X19_Y5_N4
\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[17]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[17]~34_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[880]~389_combout\ & ((\aluOp2[17]~104_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~33\)) 
-- # (!\aluOp2[17]~104_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~33\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[880]~389_combout\ & ((\aluOp2[17]~104_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~33\) # (GND))) # (!\aluOp2[17]~104_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~33\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[17]~35\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[880]~389_combout\ & (\aluOp2[17]~104_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~33\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[880]~389_combout\ & ((\aluOp2[17]~104_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[880]~389_combout\,
	datab => \aluOp2[17]~104_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~33\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[17]~34_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[17]~35\);

-- Location: LCCOMB_X19_Y5_N6
\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~36_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[881]~388_combout\ $ (\aluOp2[18]~109_combout\ $ 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[17]~35\)))) # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~37\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[881]~388_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[17]~35\) # 
-- (!\aluOp2[18]~109_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[881]~388_combout\ & (!\aluOp2[18]~109_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[17]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[881]~388_combout\,
	datab => \aluOp2[18]~109_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[17]~35\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~36_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~37\);

-- Location: LCCOMB_X19_Y5_N8
\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[19]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[19]~38_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[882]~387_combout\ & ((\aluOp2[19]~89_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~37\)) 
-- # (!\aluOp2[19]~89_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~37\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[882]~387_combout\ & ((\aluOp2[19]~89_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~37\) # (GND))) # (!\aluOp2[19]~89_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~37\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[19]~39\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[882]~387_combout\ & (\aluOp2[19]~89_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~37\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[882]~387_combout\ & ((\aluOp2[19]~89_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[882]~387_combout\,
	datab => \aluOp2[19]~89_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~37\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[19]~38_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[19]~39\);

-- Location: LCCOMB_X19_Y5_N10
\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~40_combout\ = ((\aluOp2[20]~94_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[883]~386_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[19]~39\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~41\ = CARRY((\aluOp2[20]~94_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[883]~386_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[19]~39\)) # 
-- (!\aluOp2[20]~94_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[883]~386_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[19]~39\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[20]~94_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[883]~386_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[19]~39\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~40_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~41\);

-- Location: LCCOMB_X19_Y5_N12
\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[21]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[21]~42_combout\ = (\aluOp2[21]~99_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[884]~385_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~41\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[884]~385_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~41\) # (GND))))) # (!\aluOp2[21]~99_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[884]~385_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~41\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[884]~385_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~41\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[21]~43\ = CARRY((\aluOp2[21]~99_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~41\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[884]~385_combout\))) 
-- # (!\aluOp2[21]~99_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[884]~385_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[21]~99_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[884]~385_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~41\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[21]~42_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[21]~43\);

-- Location: LCCOMB_X19_Y5_N14
\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~44_combout\ = ((\aluOp2[22]~79_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[885]~384_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[21]~43\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~45\ = CARRY((\aluOp2[22]~79_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[885]~384_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[21]~43\)) # 
-- (!\aluOp2[22]~79_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[885]~384_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[21]~43\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[22]~79_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[885]~384_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[21]~43\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~44_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~45\);

-- Location: LCCOMB_X19_Y5_N16
\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[23]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[23]~46_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[886]~383_combout\ & ((\aluOp2[23]~84_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~45\)) 
-- # (!\aluOp2[23]~84_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~45\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[886]~383_combout\ & ((\aluOp2[23]~84_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~45\) # (GND))) # (!\aluOp2[23]~84_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~45\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[23]~47\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[886]~383_combout\ & (\aluOp2[23]~84_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~45\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[886]~383_combout\ & ((\aluOp2[23]~84_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~45\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[886]~383_combout\,
	datab => \aluOp2[23]~84_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~45\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[23]~46_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[23]~47\);

-- Location: LCCOMB_X19_Y5_N18
\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~48_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[887]~382_combout\ $ (\aluOp2[24]~74_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[23]~47\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~49\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[887]~382_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[23]~47\) # (!\aluOp2[24]~74_combout\))) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[887]~382_combout\ & (!\aluOp2[24]~74_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[23]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[887]~382_combout\,
	datab => \aluOp2[24]~74_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[23]~47\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~48_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~49\);

-- Location: LCCOMB_X19_Y5_N20
\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[25]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[25]~50_combout\ = (\aluOp2[25]~69_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[888]~381_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~49\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[888]~381_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~49\) # (GND))))) # (!\aluOp2[25]~69_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[888]~381_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~49\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[888]~381_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~49\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[25]~51\ = CARRY((\aluOp2[25]~69_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~49\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[888]~381_combout\))) 
-- # (!\aluOp2[25]~69_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[888]~381_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[25]~69_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[888]~381_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~49\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[25]~50_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[25]~51\);

-- Location: LCCOMB_X19_Y5_N22
\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~52_combout\ = ((\aluOp2[26]~58_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[889]~380_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[25]~51\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~53\ = CARRY((\aluOp2[26]~58_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[889]~380_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[25]~51\)) # 
-- (!\aluOp2[26]~58_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[889]~380_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[25]~51\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[26]~58_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[889]~380_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[25]~51\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~52_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~53\);

-- Location: LCCOMB_X19_Y5_N24
\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[27]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[27]~54_combout\ = (\aluOp2[27]~63_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[890]~379_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~53\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[890]~379_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~53\) # (GND))))) # (!\aluOp2[27]~63_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[890]~379_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~53\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[890]~379_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~53\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[27]~55\ = CARRY((\aluOp2[27]~63_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~53\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[890]~379_combout\))) 
-- # (!\aluOp2[27]~63_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[890]~379_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[27]~63_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[890]~379_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~53\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[27]~54_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[27]~55\);

-- Location: LCCOMB_X19_Y5_N26
\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[28]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[28]~56_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[891]~378_combout\ $ (\aluOp2[28]~53_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[27]~55\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[28]~57\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[891]~378_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[27]~55\) # (!\aluOp2[28]~53_combout\))) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[891]~378_combout\ & (!\aluOp2[28]~53_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[27]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[891]~378_combout\,
	datab => \aluOp2[28]~53_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[27]~55\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[28]~56_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[28]~57\);

-- Location: LCCOMB_X19_Y5_N28
\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ = !\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[28]~57\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[28]~57\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\);

-- Location: LCCOMB_X18_Y4_N18
\ALU|Div0|auto_generated|divider|divider|selnose[924]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose\(924) = (\aluOp2[30]~41_combout\) # ((\aluOp2[31]~35_combout\) # ((\aluOp2[29]~47_combout\) # (\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[30]~41_combout\,
	datab => \aluOp2[31]~35_combout\,
	datac => \aluOp2[29]~47_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|selnose\(924));

-- Location: LCCOMB_X18_Y4_N16
\ALU|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux28~0_combout\ = (\ALU|Mux7~3_combout\ & (\ALU|Mux7~4_combout\)) # (!\ALU|Mux7~3_combout\ & ((\ALU|Mux7~4_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|selnose\(924)))) # (!\ALU|Mux7~4_combout\ & (\ALU|Mult0|auto_generated|w513w\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~3_combout\,
	datab => \ALU|Mux7~4_combout\,
	datac => \ALU|Mult0|auto_generated|w513w\(3),
	datad => \ALU|Div0|auto_generated|divider|divider|selnose\(924),
	combout => \ALU|Mux28~0_combout\);

-- Location: LCCOMB_X18_Y17_N12
\ALU|Mux28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux28~1_combout\ = (\ALU|Mux7~3_combout\ & ((\ALU|Mux28~0_combout\ & (\aluOp2[3]~187_combout\)) # (!\ALU|Mux28~0_combout\ & ((\regFile|Mux28~4_combout\))))) # (!\ALU|Mux7~3_combout\ & (((\ALU|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[3]~187_combout\,
	datab => \ALU|Mux7~3_combout\,
	datac => \regFile|Mux28~4_combout\,
	datad => \ALU|Mux28~0_combout\,
	combout => \ALU|Mux28~1_combout\);

-- Location: LCCOMB_X18_Y17_N2
\ALU|Mux28~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux28~5_combout\ = (\ALU|Mux7~2_combout\ & (((\ALU|Mux7~5_combout\)))) # (!\ALU|Mux7~2_combout\ & ((\ALU|Mux7~5_combout\ & ((\ALU|Mux28~1_combout\))) # (!\ALU|Mux7~5_combout\ & (\ALU|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~2_combout\,
	datab => \ALU|Mux28~4_combout\,
	datac => \ALU|Mux7~5_combout\,
	datad => \ALU|Mux28~1_combout\,
	combout => \ALU|Mux28~5_combout\);

-- Location: LCCOMB_X18_Y17_N0
\ALU|Mux28~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux28~6_combout\ = (\ALU|Mux7~2_combout\ & ((\ALU|Mux28~5_combout\ & (\ALU|uFS|Add0~53_combout\)) # (!\ALU|Mux28~5_combout\ & ((\regFile|Mux27~4_combout\))))) # (!\ALU|Mux7~2_combout\ & (((\ALU|Mux28~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~2_combout\,
	datab => \ALU|uFS|Add0~53_combout\,
	datac => \regFile|Mux27~4_combout\,
	datad => \ALU|Mux28~5_combout\,
	combout => \ALU|Mux28~6_combout\);

-- Location: LCCOMB_X18_Y17_N6
\ALU|Mux28~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux28~7_combout\ = (\ALU|SH|out[31]~0_combout\ & (\regFile|Mux29~4_combout\)) # (!\ALU|SH|out[31]~0_combout\ & ((\ALU|Mux28~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regFile|Mux29~4_combout\,
	datac => \ALU|SH|out[31]~0_combout\,
	datad => \ALU|Mux28~6_combout\,
	combout => \ALU|Mux28~7_combout\);

-- Location: LCCOMB_X17_Y6_N24
\regFile|regFile[3][0]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][0]~31_combout\ = (\ctrl|ld~2_combout\ & (\ram|ram_rtl_0|auto_generated|ram_block1a0~portadataout\)) # (!\ctrl|ld~2_combout\ & ((\ALU|Mux31~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|ram_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datac => \ctrl|ld~2_combout\,
	datad => \ALU|Mux31~12_combout\,
	combout => \regFile|regFile[3][0]~31_combout\);

-- Location: LCCOMB_X16_Y6_N12
\regFile|regFile[3][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][0]~feeder_combout\ = \regFile|regFile[3][0]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regFile|regFile[3][0]~31_combout\,
	combout => \regFile|regFile[3][0]~feeder_combout\);

-- Location: FF_X16_Y6_N13
\regFile|regFile[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[3][0]~feeder_combout\,
	asdata => \ALU|Mult0|auto_generated|op_1~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sclr => \regFile|regFile[3][5]~52_combout\,
	sload => \ctrl|Decoder0~1_combout\,
	ena => \regFile|regFile[3][0]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[3][0]~q\);

-- Location: LCCOMB_X12_Y6_N22
\regFile|Mux31~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux31~2_combout\ = (\ctrl|Selector2~7_combout\ & ((\ctrl|Selector1~2_combout\) # ((\regFile|regFile[1][0]~q\)))) # (!\ctrl|Selector2~7_combout\ & (!\ctrl|Selector1~2_combout\ & ((\regFile|regFile[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector2~7_combout\,
	datab => \ctrl|Selector1~2_combout\,
	datac => \regFile|regFile[1][0]~q\,
	datad => \regFile|regFile[0][0]~q\,
	combout => \regFile|Mux31~2_combout\);

-- Location: LCCOMB_X12_Y6_N28
\regFile|Mux31~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux31~3_combout\ = (\ctrl|Selector1~2_combout\ & ((\regFile|Mux31~2_combout\ & (\regFile|regFile[3][0]~q\)) # (!\regFile|Mux31~2_combout\ & ((\regFile|regFile[2][0]~q\))))) # (!\ctrl|Selector1~2_combout\ & (((\regFile|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[3][0]~q\,
	datab => \ctrl|Selector1~2_combout\,
	datac => \regFile|Mux31~2_combout\,
	datad => \regFile|regFile[2][0]~q\,
	combout => \regFile|Mux31~3_combout\);

-- Location: LCCOMB_X12_Y6_N16
\regFile|Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux31~0_combout\ = (\ctrl|Selector2~7_combout\ & (((\ctrl|Selector1~2_combout\)))) # (!\ctrl|Selector2~7_combout\ & ((\ctrl|Selector1~2_combout\ & (\regFile|regFile[6][0]~q\)) # (!\ctrl|Selector1~2_combout\ & ((\regFile|regFile[4][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector2~7_combout\,
	datab => \regFile|regFile[6][0]~q\,
	datac => \regFile|regFile[4][0]~q\,
	datad => \ctrl|Selector1~2_combout\,
	combout => \regFile|Mux31~0_combout\);

-- Location: LCCOMB_X12_Y6_N18
\regFile|Mux31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux31~1_combout\ = (\ctrl|Selector2~7_combout\ & ((\regFile|Mux31~0_combout\ & (\regFile|regFile[7][0]~q\)) # (!\regFile|Mux31~0_combout\ & ((\regFile|regFile[5][0]~q\))))) # (!\ctrl|Selector2~7_combout\ & (((\regFile|Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector2~7_combout\,
	datab => \regFile|regFile[7][0]~q\,
	datac => \regFile|regFile[5][0]~q\,
	datad => \regFile|Mux31~0_combout\,
	combout => \regFile|Mux31~1_combout\);

-- Location: LCCOMB_X12_Y6_N2
\regFile|Mux31~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux31~4_combout\ = (\ctrl|Selector0~6_combout\ & ((\regFile|Mux31~1_combout\))) # (!\ctrl|Selector0~6_combout\ & (\regFile|Mux31~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regFile|Mux31~3_combout\,
	datac => \ctrl|Selector0~6_combout\,
	datad => \regFile|Mux31~1_combout\,
	combout => \regFile|Mux31~4_combout\);

-- Location: LCCOMB_X19_Y9_N28
\regFile|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux30~0_combout\ = (\ctrl|Selector2~7_combout\ & (\ctrl|Selector1~2_combout\)) # (!\ctrl|Selector2~7_combout\ & ((\ctrl|Selector1~2_combout\ & ((\regFile|regFile[6][1]~q\))) # (!\ctrl|Selector1~2_combout\ & (\regFile|regFile[4][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector2~7_combout\,
	datab => \ctrl|Selector1~2_combout\,
	datac => \regFile|regFile[4][1]~q\,
	datad => \regFile|regFile[6][1]~q\,
	combout => \regFile|Mux30~0_combout\);

-- Location: LCCOMB_X10_Y9_N28
\regFile|Mux30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux30~1_combout\ = (\ctrl|Selector2~7_combout\ & ((\regFile|Mux30~0_combout\ & (\regFile|regFile[7][1]~q\)) # (!\regFile|Mux30~0_combout\ & ((\regFile|regFile[5][1]~q\))))) # (!\ctrl|Selector2~7_combout\ & (((\regFile|Mux30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector2~7_combout\,
	datab => \regFile|regFile[7][1]~q\,
	datac => \regFile|regFile[5][1]~q\,
	datad => \regFile|Mux30~0_combout\,
	combout => \regFile|Mux30~1_combout\);

-- Location: LCCOMB_X10_Y9_N10
\ALU|aluOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|aluOut~0_combout\ = \aluOp2[1]~10_combout\ $ (((\ctrl|Selector0~6_combout\ & ((\regFile|Mux30~1_combout\))) # (!\ctrl|Selector0~6_combout\ & (\regFile|Mux30~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux30~3_combout\,
	datab => \regFile|Mux30~1_combout\,
	datac => \aluOp2[1]~10_combout\,
	datad => \ctrl|Selector0~6_combout\,
	combout => \ALU|aluOut~0_combout\);

-- Location: LCCOMB_X10_Y9_N16
\ALU|Mux30~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux30~2_combout\ = (\regFile|Mux30~4_combout\ & (\ctrl|WideOr6~4_combout\ $ (((!\ctrl|WideOr7~2_combout\ & \aluOp2[1]~10_combout\))))) # (!\regFile|Mux30~4_combout\ & ((\ctrl|WideOr6~4_combout\ & ((\aluOp2[1]~10_combout\))) # 
-- (!\ctrl|WideOr6~4_combout\ & (\ctrl|WideOr7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux30~4_combout\,
	datab => \ctrl|WideOr7~2_combout\,
	datac => \aluOp2[1]~10_combout\,
	datad => \ctrl|WideOr6~4_combout\,
	combout => \ALU|Mux30~2_combout\);

-- Location: LCCOMB_X10_Y9_N24
\ALU|Mux30~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux30~3_combout\ = (\ALU|Mux7~14_combout\ & (((\ALU|Mux7~3_combout\) # (\ALU|Mux30~2_combout\)))) # (!\ALU|Mux7~14_combout\ & (!\ALU|aluOut~0_combout\ & (!\ALU|Mux7~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|aluOut~0_combout\,
	datab => \ALU|Mux7~14_combout\,
	datac => \ALU|Mux7~3_combout\,
	datad => \ALU|Mux30~2_combout\,
	combout => \ALU|Mux30~3_combout\);

-- Location: LCCOMB_X10_Y9_N6
\ALU|Mux30~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux30~4_combout\ = (\regFile|Mux30~4_combout\ & (\ALU|Mux30~3_combout\ & ((!\aluOp2[1]~10_combout\) # (!\ALU|Mux7~3_combout\)))) # (!\regFile|Mux30~4_combout\ & ((\ALU|Mux30~3_combout\) # ((\ALU|Mux7~3_combout\ & !\aluOp2[1]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux30~4_combout\,
	datab => \ALU|Mux7~3_combout\,
	datac => \aluOp2[1]~10_combout\,
	datad => \ALU|Mux30~3_combout\,
	combout => \ALU|Mux30~4_combout\);

-- Location: LCCOMB_X19_Y9_N8
\ALU|Div0|auto_generated|divider|divider|selnose[957]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ = (!\aluOp2[30]~41_combout\ & (!\aluOp2[31]~32_combout\ & ((!\aluOp2[0]~9_combout\) # (!\aluOp2[31]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[31]~34_combout\,
	datab => \aluOp2[30]~41_combout\,
	datac => \aluOp2[31]~32_combout\,
	datad => \aluOp2[0]~9_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\);

-- Location: LCCOMB_X18_Y4_N28
\ALU|Div0|auto_generated|divider|divider|selnose[924]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ = (!\aluOp2[30]~41_combout\ & (!\aluOp2[29]~47_combout\ & !\aluOp2[31]~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[30]~41_combout\,
	datac => \aluOp2[29]~47_combout\,
	datad => \aluOp2[31]~35_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\);

-- Location: LCCOMB_X18_Y3_N4
\ALU|Div0|auto_generated|divider|divider|StageOut[924]~406\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[924]~406_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[891]~378_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[28]~56_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[891]~378_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[28]~56_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|StageOut[891]~378_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[924]~406_combout\);

-- Location: LCCOMB_X18_Y3_N6
\ALU|Div0|auto_generated|divider|divider|StageOut[923]~407\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[923]~407_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[890]~379_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[27]~54_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[890]~379_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[27]~54_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|StageOut[890]~379_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[923]~407_combout\);

-- Location: LCCOMB_X21_Y5_N10
\ALU|Div0|auto_generated|divider|divider|StageOut[922]~408\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[922]~408_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[889]~380_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~52_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[889]~380_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[889]~380_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~52_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[922]~408_combout\);

-- Location: LCCOMB_X18_Y3_N0
\ALU|Div0|auto_generated|divider|divider|StageOut[921]~409\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[921]~409_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[888]~381_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[25]~50_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[888]~381_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[888]~381_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[25]~50_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[921]~409_combout\);

-- Location: LCCOMB_X23_Y7_N28
\ALU|Div0|auto_generated|divider|divider|StageOut[920]~410\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[920]~410_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[887]~382_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~48_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[887]~382_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[887]~382_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~48_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[920]~410_combout\);

-- Location: LCCOMB_X18_Y3_N10
\ALU|Div0|auto_generated|divider|divider|StageOut[919]~411\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[919]~411_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[886]~383_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[23]~46_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[886]~383_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[886]~383_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[23]~46_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[919]~411_combout\);

-- Location: LCCOMB_X19_Y5_N30
\ALU|Div0|auto_generated|divider|divider|StageOut[918]~412\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[918]~412_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[885]~384_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~44_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[885]~384_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[885]~384_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~44_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[918]~412_combout\);

-- Location: LCCOMB_X21_Y7_N22
\ALU|Div0|auto_generated|divider|divider|StageOut[917]~413\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[917]~413_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[884]~385_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[21]~42_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[884]~385_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[884]~385_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[21]~42_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[917]~413_combout\);

-- Location: LCCOMB_X18_Y5_N28
\ALU|Div0|auto_generated|divider|divider|StageOut[916]~414\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[916]~414_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[883]~386_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~40_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[883]~386_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[883]~386_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~40_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[916]~414_combout\);

-- Location: LCCOMB_X18_Y5_N10
\ALU|Div0|auto_generated|divider|divider|StageOut[915]~415\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[915]~415_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[882]~387_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[19]~38_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[882]~387_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[19]~38_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[882]~387_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[915]~415_combout\);

-- Location: LCCOMB_X18_Y7_N20
\ALU|Div0|auto_generated|divider|divider|StageOut[914]~416\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[914]~416_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[881]~388_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~36_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[881]~388_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[881]~388_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~36_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[914]~416_combout\);

-- Location: LCCOMB_X18_Y7_N14
\ALU|Div0|auto_generated|divider|divider|StageOut[913]~417\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[913]~417_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[880]~389_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[17]~34_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[880]~389_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[880]~389_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[17]~34_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[913]~417_combout\);

-- Location: LCCOMB_X18_Y6_N28
\ALU|Div0|auto_generated|divider|divider|StageOut[912]~418\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[912]~418_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[879]~390_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~32_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[879]~390_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~32_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|StageOut[879]~390_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[912]~418_combout\);

-- Location: LCCOMB_X18_Y6_N10
\ALU|Div0|auto_generated|divider|divider|StageOut[911]~419\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[911]~419_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[878]~391_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[15]~30_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[878]~391_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[878]~391_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[15]~30_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[911]~419_combout\);

-- Location: LCCOMB_X18_Y6_N12
\ALU|Div0|auto_generated|divider|divider|StageOut[910]~420\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[910]~420_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[877]~392_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~28_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[877]~392_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~28_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|StageOut[877]~392_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[910]~420_combout\);

-- Location: LCCOMB_X19_Y4_N0
\ALU|Div0|auto_generated|divider|divider|StageOut[909]~421\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[909]~421_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[876]~393_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[13]~26_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[876]~393_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[876]~393_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[13]~26_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[909]~421_combout\);

-- Location: LCCOMB_X18_Y6_N6
\ALU|Div0|auto_generated|divider|divider|StageOut[908]~422\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[908]~422_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[875]~394_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~24_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[875]~394_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[875]~394_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~24_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[908]~422_combout\);

-- Location: LCCOMB_X18_Y4_N6
\ALU|Div0|auto_generated|divider|divider|StageOut[907]~423\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[907]~423_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[874]~395_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[11]~22_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[874]~395_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[874]~395_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[11]~22_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[907]~423_combout\);

-- Location: LCCOMB_X21_Y8_N0
\ALU|Div0|auto_generated|divider|divider|StageOut[906]~424\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[906]~424_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[873]~396_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~20_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[873]~396_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[873]~396_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~20_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[906]~424_combout\);

-- Location: LCCOMB_X21_Y6_N10
\ALU|Div0|auto_generated|divider|divider|StageOut[905]~425\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[905]~425_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[872]~397_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[9]~18_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[872]~397_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[872]~397_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[9]~18_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[905]~425_combout\);

-- Location: LCCOMB_X26_Y6_N24
\ALU|Div0|auto_generated|divider|divider|StageOut[904]~426\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[904]~426_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[871]~398_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~16_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[871]~398_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[871]~398_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~16_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[904]~426_combout\);

-- Location: LCCOMB_X24_Y7_N14
\ALU|Div0|auto_generated|divider|divider|StageOut[903]~427\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[903]~427_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[870]~399_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[7]~14_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[870]~399_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[870]~399_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[7]~14_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[903]~427_combout\);

-- Location: LCCOMB_X26_Y5_N30
\ALU|Div0|auto_generated|divider|divider|StageOut[902]~428\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[902]~428_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[869]~400_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~12_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[869]~400_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[869]~400_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~12_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[902]~428_combout\);

-- Location: LCCOMB_X21_Y4_N26
\ALU|Div0|auto_generated|divider|divider|StageOut[901]~429\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[901]~429_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[868]~401_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~10_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[868]~401_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[868]~401_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~10_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[901]~429_combout\);

-- Location: LCCOMB_X17_Y8_N4
\ALU|Div0|auto_generated|divider|divider|StageOut[900]~430\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[900]~430_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[867]~402_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~8_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[867]~402_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~8_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[867]~402_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[900]~430_combout\);

-- Location: LCCOMB_X21_Y5_N8
\ALU|Div0|auto_generated|divider|divider|StageOut[899]~431\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[899]~431_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[866]~403_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~6_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[866]~403_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[866]~403_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~6_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[899]~431_combout\);

-- Location: LCCOMB_X23_Y7_N10
\ALU|Div0|auto_generated|divider|divider|StageOut[898]~432\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[898]~432_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[865]~404_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~4_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[865]~404_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[865]~404_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~4_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[898]~432_combout\);

-- Location: LCCOMB_X18_Y5_N0
\ALU|Div0|auto_generated|divider|divider|StageOut[897]~433\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[897]~433_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[864]~405_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~2_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[864]~405_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[864]~405_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~2_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[897]~433_combout\);

-- Location: LCCOMB_X18_Y3_N8
\ALU|Div0|auto_generated|divider|divider|StageOut[896]~434\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[896]~434_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & ((\regFile|Mux28~4_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[0]~0_combout\)))) # (!\ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\ & 
-- (((\regFile|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[0]~0_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[924]~69_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout\,
	datad => \regFile|Mux28~4_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[896]~434_combout\);

-- Location: LCCOMB_X19_Y4_N2
\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[0]~0_combout\ = (\aluOp2[0]~14_combout\ & (\regFile|Mux29~4_combout\ $ (VCC))) # (!\aluOp2[0]~14_combout\ & ((\regFile|Mux29~4_combout\) # (GND)))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[0]~1\ = CARRY((\regFile|Mux29~4_combout\) # (!\aluOp2[0]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[0]~14_combout\,
	datab => \regFile|Mux29~4_combout\,
	datad => VCC,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[0]~0_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[0]~1\);

-- Location: LCCOMB_X19_Y4_N4
\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~2_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[896]~434_combout\ & ((\aluOp2[1]~10_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[0]~1\)) # 
-- (!\aluOp2[1]~10_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[0]~1\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[896]~434_combout\ & ((\aluOp2[1]~10_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[0]~1\) # (GND))) # (!\aluOp2[1]~10_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[0]~1\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~3\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[896]~434_combout\ & (\aluOp2[1]~10_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[0]~1\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[896]~434_combout\ & ((\aluOp2[1]~10_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[896]~434_combout\,
	datab => \aluOp2[1]~10_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[0]~1\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~2_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~3\);

-- Location: LCCOMB_X19_Y4_N6
\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~4_combout\ = ((\regFile|Mux61~4_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[897]~433_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~3\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~5\ = CARRY((\regFile|Mux61~4_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[897]~433_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~3\)) # 
-- (!\regFile|Mux61~4_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[897]~433_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux61~4_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[897]~433_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~3\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~4_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~5\);

-- Location: LCCOMB_X19_Y4_N8
\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~6_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[898]~432_combout\ & ((\aluOp2[3]~187_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~5\)) # 
-- (!\aluOp2[3]~187_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~5\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[898]~432_combout\ & ((\aluOp2[3]~187_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~5\) # (GND))) # (!\aluOp2[3]~187_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~5\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~7\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[898]~432_combout\ & (\aluOp2[3]~187_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~5\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[898]~432_combout\ & ((\aluOp2[3]~187_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[898]~432_combout\,
	datab => \aluOp2[3]~187_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~5\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~6_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~7\);

-- Location: LCCOMB_X19_Y4_N10
\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~8_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[899]~431_combout\ $ (\aluOp2[4]~155_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~7\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~9\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[899]~431_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~7\) # (!\aluOp2[4]~155_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[899]~431_combout\ & (!\aluOp2[4]~155_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[899]~431_combout\,
	datab => \aluOp2[4]~155_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~7\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~8_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~9\);

-- Location: LCCOMB_X19_Y4_N12
\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~10_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[900]~430_combout\ & ((\aluOp2[5]~186_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~9\)) # 
-- (!\aluOp2[5]~186_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~9\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[900]~430_combout\ & ((\aluOp2[5]~186_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~9\) # (GND))) # (!\aluOp2[5]~186_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~9\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~11\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[900]~430_combout\ & (\aluOp2[5]~186_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~9\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[900]~430_combout\ & ((\aluOp2[5]~186_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[900]~430_combout\,
	datab => \aluOp2[5]~186_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~9\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~10_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~11\);

-- Location: LCCOMB_X19_Y4_N14
\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~12_combout\ = ((\aluOp2[6]~177_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[901]~429_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~11\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~13\ = CARRY((\aluOp2[6]~177_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[901]~429_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~11\)) # 
-- (!\aluOp2[6]~177_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[901]~429_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[6]~177_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[901]~429_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~11\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~12_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~13\);

-- Location: LCCOMB_X19_Y4_N16
\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[7]~14_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[902]~428_combout\ & ((\aluOp2[7]~149_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~13\)) # 
-- (!\aluOp2[7]~149_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~13\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[902]~428_combout\ & ((\aluOp2[7]~149_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~13\) # (GND))) # (!\aluOp2[7]~149_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~13\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[7]~15\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[902]~428_combout\ & (\aluOp2[7]~149_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~13\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[902]~428_combout\ & ((\aluOp2[7]~149_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[902]~428_combout\,
	datab => \aluOp2[7]~149_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~13\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[7]~14_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[7]~15\);

-- Location: LCCOMB_X19_Y4_N18
\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~16_combout\ = ((\aluOp2[8]~143_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[903]~427_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[7]~15\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~17\ = CARRY((\aluOp2[8]~143_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[903]~427_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[7]~15\)) # 
-- (!\aluOp2[8]~143_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[903]~427_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[8]~143_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[903]~427_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[7]~15\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~16_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~17\);

-- Location: LCCOMB_X19_Y4_N20
\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[9]~18_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[904]~426_combout\ & ((\aluOp2[9]~137_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~17\)) # 
-- (!\aluOp2[9]~137_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~17\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[904]~426_combout\ & ((\aluOp2[9]~137_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~17\) # (GND))) # (!\aluOp2[9]~137_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~17\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[9]~19\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[904]~426_combout\ & (\aluOp2[9]~137_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~17\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[904]~426_combout\ & ((\aluOp2[9]~137_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[904]~426_combout\,
	datab => \aluOp2[9]~137_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~17\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[9]~18_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[9]~19\);

-- Location: LCCOMB_X19_Y4_N22
\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~20_combout\ = ((\aluOp2[10]~19_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[905]~425_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[9]~19\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~21\ = CARRY((\aluOp2[10]~19_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[905]~425_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[9]~19\)) # 
-- (!\aluOp2[10]~19_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[905]~425_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[10]~19_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[905]~425_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[9]~19\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~20_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~21\);

-- Location: LCCOMB_X19_Y4_N24
\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[11]~22_combout\ = (\aluOp2[11]~24_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[906]~424_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~21\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[906]~424_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~21\) # (GND))))) # (!\aluOp2[11]~24_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[906]~424_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~21\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[906]~424_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~21\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[11]~23\ = CARRY((\aluOp2[11]~24_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~21\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[906]~424_combout\))) 
-- # (!\aluOp2[11]~24_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[906]~424_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[11]~24_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[906]~424_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~21\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[11]~22_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[11]~23\);

-- Location: LCCOMB_X19_Y4_N26
\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~24_combout\ = ((\aluOp2[12]~29_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[907]~423_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[11]~23\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~25\ = CARRY((\aluOp2[12]~29_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[907]~423_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[11]~23\)) # 
-- (!\aluOp2[12]~29_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[907]~423_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[11]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[12]~29_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[907]~423_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[11]~23\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~24_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~25\);

-- Location: LCCOMB_X19_Y4_N28
\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[13]~26_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[908]~422_combout\ & ((\aluOp2[13]~119_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~25\)) 
-- # (!\aluOp2[13]~119_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~25\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[908]~422_combout\ & ((\aluOp2[13]~119_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~25\) # (GND))) # (!\aluOp2[13]~119_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~25\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[13]~27\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[908]~422_combout\ & (\aluOp2[13]~119_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~25\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[908]~422_combout\ & ((\aluOp2[13]~119_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[908]~422_combout\,
	datab => \aluOp2[13]~119_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~25\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[13]~26_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[13]~27\);

-- Location: LCCOMB_X19_Y4_N30
\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~28_combout\ = ((\aluOp2[14]~124_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[909]~421_combout\ $ 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[13]~27\)))) # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~29\ = CARRY((\aluOp2[14]~124_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[909]~421_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[13]~27\)) # 
-- (!\aluOp2[14]~124_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[909]~421_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[13]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[14]~124_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[909]~421_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[13]~27\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~28_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~29\);

-- Location: LCCOMB_X19_Y3_N0
\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[15]~30_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[910]~420_combout\ & ((\aluOp2[15]~129_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~29\)) 
-- # (!\aluOp2[15]~129_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~29\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[910]~420_combout\ & ((\aluOp2[15]~129_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~29\) # (GND))) # (!\aluOp2[15]~129_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~29\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[15]~31\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[910]~420_combout\ & (\aluOp2[15]~129_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~29\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[910]~420_combout\ & ((\aluOp2[15]~129_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[910]~420_combout\,
	datab => \aluOp2[15]~129_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~29\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[15]~30_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[15]~31\);

-- Location: LCCOMB_X19_Y3_N2
\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~32_combout\ = ((\aluOp2[16]~114_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[911]~419_combout\ $ 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[15]~31\)))) # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~33\ = CARRY((\aluOp2[16]~114_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[911]~419_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[15]~31\)) # 
-- (!\aluOp2[16]~114_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[911]~419_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[15]~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[16]~114_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[911]~419_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[15]~31\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~32_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~33\);

-- Location: LCCOMB_X19_Y3_N4
\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[17]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[17]~34_combout\ = (\aluOp2[17]~104_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[912]~418_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~33\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[912]~418_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~33\) # (GND))))) # (!\aluOp2[17]~104_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[912]~418_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~33\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[912]~418_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~33\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[17]~35\ = CARRY((\aluOp2[17]~104_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~33\) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[912]~418_combout\))) # (!\aluOp2[17]~104_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[912]~418_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[17]~104_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[912]~418_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~33\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[17]~34_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[17]~35\);

-- Location: LCCOMB_X19_Y3_N6
\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~36_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[913]~417_combout\ $ (\aluOp2[18]~109_combout\ $ 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[17]~35\)))) # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~37\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[913]~417_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[17]~35\) # 
-- (!\aluOp2[18]~109_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[913]~417_combout\ & (!\aluOp2[18]~109_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[17]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[913]~417_combout\,
	datab => \aluOp2[18]~109_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[17]~35\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~36_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~37\);

-- Location: LCCOMB_X19_Y3_N8
\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[19]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[19]~38_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[914]~416_combout\ & ((\aluOp2[19]~89_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~37\)) 
-- # (!\aluOp2[19]~89_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~37\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[914]~416_combout\ & ((\aluOp2[19]~89_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~37\) # (GND))) # (!\aluOp2[19]~89_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~37\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[19]~39\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[914]~416_combout\ & (\aluOp2[19]~89_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~37\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[914]~416_combout\ & ((\aluOp2[19]~89_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[914]~416_combout\,
	datab => \aluOp2[19]~89_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~37\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[19]~38_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[19]~39\);

-- Location: LCCOMB_X19_Y3_N10
\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~40_combout\ = ((\aluOp2[20]~94_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[915]~415_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[19]~39\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~41\ = CARRY((\aluOp2[20]~94_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[915]~415_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[19]~39\)) # 
-- (!\aluOp2[20]~94_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[915]~415_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[19]~39\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[20]~94_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[915]~415_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[19]~39\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~40_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~41\);

-- Location: LCCOMB_X19_Y3_N12
\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[21]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[21]~42_combout\ = (\aluOp2[21]~99_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[916]~414_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~41\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[916]~414_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~41\) # (GND))))) # (!\aluOp2[21]~99_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[916]~414_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~41\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[916]~414_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~41\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[21]~43\ = CARRY((\aluOp2[21]~99_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~41\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[916]~414_combout\))) 
-- # (!\aluOp2[21]~99_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[916]~414_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[21]~99_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[916]~414_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~41\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[21]~42_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[21]~43\);

-- Location: LCCOMB_X19_Y3_N14
\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~44_combout\ = ((\aluOp2[22]~79_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[917]~413_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[21]~43\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~45\ = CARRY((\aluOp2[22]~79_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[917]~413_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[21]~43\)) # 
-- (!\aluOp2[22]~79_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[917]~413_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[21]~43\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[22]~79_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[917]~413_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[21]~43\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~44_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~45\);

-- Location: LCCOMB_X19_Y3_N16
\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[23]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[23]~46_combout\ = (\aluOp2[23]~84_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[918]~412_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~45\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[918]~412_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~45\) # (GND))))) # (!\aluOp2[23]~84_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[918]~412_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~45\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[918]~412_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~45\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[23]~47\ = CARRY((\aluOp2[23]~84_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~45\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[918]~412_combout\))) 
-- # (!\aluOp2[23]~84_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[918]~412_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[23]~84_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[918]~412_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~45\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[23]~46_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[23]~47\);

-- Location: LCCOMB_X19_Y3_N18
\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~48_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[919]~411_combout\ $ (\aluOp2[24]~74_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[23]~47\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~49\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[919]~411_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[23]~47\) # (!\aluOp2[24]~74_combout\))) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[919]~411_combout\ & (!\aluOp2[24]~74_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[23]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[919]~411_combout\,
	datab => \aluOp2[24]~74_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[23]~47\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~48_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~49\);

-- Location: LCCOMB_X19_Y3_N20
\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[25]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[25]~50_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[920]~410_combout\ & ((\aluOp2[25]~69_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~49\)) 
-- # (!\aluOp2[25]~69_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~49\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[920]~410_combout\ & ((\aluOp2[25]~69_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~49\) # (GND))) # (!\aluOp2[25]~69_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~49\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[25]~51\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[920]~410_combout\ & (\aluOp2[25]~69_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~49\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[920]~410_combout\ & ((\aluOp2[25]~69_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~49\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[920]~410_combout\,
	datab => \aluOp2[25]~69_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~49\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[25]~50_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[25]~51\);

-- Location: LCCOMB_X19_Y3_N22
\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~52_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[921]~409_combout\ $ (\aluOp2[26]~58_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[25]~51\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~53\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[921]~409_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[25]~51\) # (!\aluOp2[26]~58_combout\))) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[921]~409_combout\ & (!\aluOp2[26]~58_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[25]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[921]~409_combout\,
	datab => \aluOp2[26]~58_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[25]~51\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~52_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~53\);

-- Location: LCCOMB_X19_Y3_N24
\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[27]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[27]~54_combout\ = (\aluOp2[27]~63_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[922]~408_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~53\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[922]~408_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~53\) # (GND))))) # (!\aluOp2[27]~63_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[922]~408_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~53\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[922]~408_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~53\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[27]~55\ = CARRY((\aluOp2[27]~63_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~53\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[922]~408_combout\))) 
-- # (!\aluOp2[27]~63_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[922]~408_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[27]~63_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[922]~408_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~53\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[27]~54_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[27]~55\);

-- Location: LCCOMB_X19_Y3_N26
\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~56_combout\ = ((\aluOp2[28]~53_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[923]~407_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[27]~55\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~57\ = CARRY((\aluOp2[28]~53_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[923]~407_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[27]~55\)) # 
-- (!\aluOp2[28]~53_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[923]~407_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[27]~55\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[28]~53_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[923]~407_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[27]~55\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~56_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~57\);

-- Location: LCCOMB_X19_Y3_N28
\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[29]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[29]~58_combout\ = (\aluOp2[29]~47_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[924]~406_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~57\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[924]~406_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~57\) # (GND))))) # (!\aluOp2[29]~47_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[924]~406_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~57\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[924]~406_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~57\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[29]~59\ = CARRY((\aluOp2[29]~47_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~57\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[924]~406_combout\))) 
-- # (!\aluOp2[29]~47_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[924]~406_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[29]~47_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[924]~406_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~57\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[29]~58_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[29]~59\);

-- Location: LCCOMB_X19_Y3_N30
\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ = \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[29]~59\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[29]~59\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\);

-- Location: LCCOMB_X18_Y3_N26
\ALU|Div0|auto_generated|divider|divider|StageOut[957]~435\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[957]~435_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[924]~406_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[29]~58_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[924]~406_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[924]~406_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[29]~58_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[957]~435_combout\);

-- Location: LCCOMB_X18_Y3_N24
\ALU|Div0|auto_generated|divider|divider|StageOut[956]~436\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[956]~436_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[923]~407_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~56_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[923]~407_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[923]~407_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~56_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[956]~436_combout\);

-- Location: LCCOMB_X21_Y5_N14
\ALU|Div0|auto_generated|divider|divider|StageOut[955]~437\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[955]~437_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[922]~408_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[27]~54_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[922]~408_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[922]~408_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[27]~54_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[955]~437_combout\);

-- Location: LCCOMB_X18_Y3_N22
\ALU|Div0|auto_generated|divider|divider|StageOut[954]~438\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[954]~438_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[921]~409_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~52_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[921]~409_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[921]~409_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~52_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[954]~438_combout\);

-- Location: LCCOMB_X23_Y7_N8
\ALU|Div0|auto_generated|divider|divider|StageOut[953]~439\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[953]~439_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[920]~410_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[25]~50_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[920]~410_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[25]~50_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[920]~410_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[953]~439_combout\);

-- Location: LCCOMB_X18_Y3_N16
\ALU|Div0|auto_generated|divider|divider|StageOut[952]~440\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[952]~440_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[919]~411_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~48_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[919]~411_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[919]~411_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~48_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[952]~440_combout\);

-- Location: LCCOMB_X21_Y7_N28
\ALU|Div0|auto_generated|divider|divider|StageOut[951]~441\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[951]~441_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[918]~412_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[23]~46_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[918]~412_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[918]~412_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[23]~46_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[951]~441_combout\);

-- Location: LCCOMB_X21_Y7_N18
\ALU|Div0|auto_generated|divider|divider|StageOut[950]~442\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[950]~442_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[917]~413_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~44_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[917]~413_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[917]~413_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~44_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[950]~442_combout\);

-- Location: LCCOMB_X18_Y5_N14
\ALU|Div0|auto_generated|divider|divider|StageOut[949]~443\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[949]~443_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[916]~414_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[21]~42_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[916]~414_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[21]~42_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|StageOut[916]~414_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[949]~443_combout\);

-- Location: LCCOMB_X18_Y5_N24
\ALU|Div0|auto_generated|divider|divider|StageOut[948]~444\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[948]~444_combout\ = (\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[915]~415_combout\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & ((\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~40_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[915]~415_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[915]~415_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~40_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[948]~444_combout\);

-- Location: LCCOMB_X18_Y7_N12
\ALU|Div0|auto_generated|divider|divider|StageOut[947]~445\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[947]~445_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[914]~416_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[19]~38_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[914]~416_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[914]~416_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[19]~38_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[947]~445_combout\);

-- Location: LCCOMB_X18_Y7_N6
\ALU|Div0|auto_generated|divider|divider|StageOut[946]~446\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[946]~446_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[913]~417_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~36_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[913]~417_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[913]~417_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~36_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[946]~446_combout\);

-- Location: LCCOMB_X18_Y6_N8
\ALU|Div0|auto_generated|divider|divider|StageOut[945]~447\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[945]~447_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[912]~418_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[17]~34_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[912]~418_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[912]~418_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[17]~34_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[945]~447_combout\);

-- Location: LCCOMB_X18_Y6_N26
\ALU|Div0|auto_generated|divider|divider|StageOut[944]~448\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[944]~448_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[911]~419_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~32_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[911]~419_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[911]~419_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~32_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[944]~448_combout\);

-- Location: LCCOMB_X18_Y4_N24
\ALU|Div0|auto_generated|divider|divider|StageOut[943]~449\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[943]~449_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[910]~420_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[15]~30_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[910]~420_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[15]~30_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[910]~420_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[943]~449_combout\);

-- Location: LCCOMB_X18_Y4_N22
\ALU|Div0|auto_generated|divider|divider|StageOut[942]~450\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[942]~450_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[909]~421_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~28_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[909]~421_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[909]~421_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~28_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[942]~450_combout\);

-- Location: LCCOMB_X18_Y6_N4
\ALU|Div0|auto_generated|divider|divider|StageOut[941]~451\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[941]~451_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[908]~422_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[13]~26_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[908]~422_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[908]~422_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[13]~26_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[941]~451_combout\);

-- Location: LCCOMB_X18_Y4_N4
\ALU|Div0|auto_generated|divider|divider|StageOut[940]~452\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[940]~452_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[907]~423_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~24_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[907]~423_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[907]~423_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~24_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[940]~452_combout\);

-- Location: LCCOMB_X18_Y4_N26
\ALU|Div0|auto_generated|divider|divider|StageOut[939]~453\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[939]~453_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[906]~424_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[11]~22_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[906]~424_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[906]~424_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[11]~22_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[939]~453_combout\);

-- Location: LCCOMB_X21_Y6_N12
\ALU|Div0|auto_generated|divider|divider|StageOut[938]~454\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[938]~454_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[905]~425_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~20_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[905]~425_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[905]~425_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~20_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[938]~454_combout\);

-- Location: LCCOMB_X26_Y6_N22
\ALU|Div0|auto_generated|divider|divider|StageOut[937]~455\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[937]~455_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[904]~426_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[9]~18_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[904]~426_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[904]~426_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[9]~18_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[937]~455_combout\);

-- Location: LCCOMB_X24_Y7_N16
\ALU|Div0|auto_generated|divider|divider|StageOut[936]~456\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[936]~456_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[903]~427_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~16_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[903]~427_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[903]~427_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~16_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[936]~456_combout\);

-- Location: LCCOMB_X26_Y5_N28
\ALU|Div0|auto_generated|divider|divider|StageOut[935]~457\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[935]~457_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[902]~428_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[7]~14_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[902]~428_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[902]~428_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[7]~14_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[935]~457_combout\);

-- Location: LCCOMB_X21_Y4_N20
\ALU|Div0|auto_generated|divider|divider|StageOut[934]~458\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[934]~458_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[901]~429_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~12_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[901]~429_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[901]~429_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~12_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[934]~458_combout\);

-- Location: LCCOMB_X17_Y8_N14
\ALU|Div0|auto_generated|divider|divider|StageOut[933]~459\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[933]~459_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[900]~430_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~10_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[900]~430_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[900]~430_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~10_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[933]~459_combout\);

-- Location: LCCOMB_X21_Y5_N20
\ALU|Div0|auto_generated|divider|divider|StageOut[932]~460\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[932]~460_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[899]~431_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~8_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[899]~431_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[899]~431_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~8_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[932]~460_combout\);

-- Location: LCCOMB_X23_Y7_N22
\ALU|Div0|auto_generated|divider|divider|StageOut[931]~461\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[931]~461_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[898]~432_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~6_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[898]~432_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[898]~432_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~6_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[931]~461_combout\);

-- Location: LCCOMB_X18_Y5_N18
\ALU|Div0|auto_generated|divider|divider|StageOut[930]~462\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[930]~462_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[897]~433_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~4_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[897]~433_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[897]~433_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~4_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[930]~462_combout\);

-- Location: LCCOMB_X18_Y3_N18
\ALU|Div0|auto_generated|divider|divider|StageOut[929]~463\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[929]~463_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|StageOut[896]~434_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~2_combout\))))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[896]~434_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[896]~434_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~2_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[929]~463_combout\);

-- Location: LCCOMB_X18_Y8_N16
\ALU|Div0|auto_generated|divider|divider|StageOut[928]~464\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[928]~464_combout\ = (\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & ((\regFile|Mux29~4_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[0]~0_combout\)))) # (!\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\ & 
-- (((\regFile|Mux29~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[0]~0_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\,
	datac => \regFile|Mux29~4_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[928]~464_combout\);

-- Location: LCCOMB_X19_Y8_N0
\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[0]~0_combout\ = (\aluOp2[0]~14_combout\ & (\regFile|Mux30~4_combout\ $ (VCC))) # (!\aluOp2[0]~14_combout\ & ((\regFile|Mux30~4_combout\) # (GND)))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[0]~1\ = CARRY((\regFile|Mux30~4_combout\) # (!\aluOp2[0]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[0]~14_combout\,
	datab => \regFile|Mux30~4_combout\,
	datad => VCC,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[0]~0_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[0]~1\);

-- Location: LCCOMB_X19_Y8_N2
\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~2_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[928]~464_combout\ & ((\aluOp2[1]~10_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[0]~1\)) # 
-- (!\aluOp2[1]~10_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[0]~1\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[928]~464_combout\ & ((\aluOp2[1]~10_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[0]~1\) # (GND))) # (!\aluOp2[1]~10_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[0]~1\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~3\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[928]~464_combout\ & (\aluOp2[1]~10_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[0]~1\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[928]~464_combout\ & ((\aluOp2[1]~10_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[928]~464_combout\,
	datab => \aluOp2[1]~10_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[0]~1\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~2_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~3\);

-- Location: LCCOMB_X19_Y8_N4
\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~4_combout\ = ((\regFile|Mux61~4_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[929]~463_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~3\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~5\ = CARRY((\regFile|Mux61~4_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[929]~463_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~3\)) # 
-- (!\regFile|Mux61~4_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[929]~463_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux61~4_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[929]~463_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~3\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~4_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~5\);

-- Location: LCCOMB_X19_Y8_N6
\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~6_combout\ = (\aluOp2[3]~187_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[930]~462_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~5\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[930]~462_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~5\) # (GND))))) # (!\aluOp2[3]~187_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[930]~462_combout\ 
-- & (\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~5\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[930]~462_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~5\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~7\ = CARRY((\aluOp2[3]~187_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~5\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[930]~462_combout\))) # 
-- (!\aluOp2[3]~187_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[930]~462_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[3]~187_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[930]~462_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~5\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~6_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~7\);

-- Location: LCCOMB_X19_Y8_N8
\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~8_combout\ = ((\aluOp2[4]~155_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[931]~461_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~7\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~9\ = CARRY((\aluOp2[4]~155_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[931]~461_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~7\)) # 
-- (!\aluOp2[4]~155_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[931]~461_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[4]~155_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[931]~461_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~7\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~8_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~9\);

-- Location: LCCOMB_X19_Y8_N10
\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~10_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[932]~460_combout\ & ((\aluOp2[5]~186_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~9\)) # 
-- (!\aluOp2[5]~186_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~9\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[932]~460_combout\ & ((\aluOp2[5]~186_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~9\) # (GND))) # (!\aluOp2[5]~186_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~9\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~11\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[932]~460_combout\ & (\aluOp2[5]~186_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~9\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[932]~460_combout\ & ((\aluOp2[5]~186_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[932]~460_combout\,
	datab => \aluOp2[5]~186_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~9\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~10_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~11\);

-- Location: LCCOMB_X19_Y8_N12
\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~12_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[933]~459_combout\ $ (\aluOp2[6]~177_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~11\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~13\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[933]~459_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~11\) # (!\aluOp2[6]~177_combout\))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[933]~459_combout\ & (!\aluOp2[6]~177_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[933]~459_combout\,
	datab => \aluOp2[6]~177_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~11\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~12_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~13\);

-- Location: LCCOMB_X19_Y8_N14
\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[7]~14_combout\ = (\aluOp2[7]~149_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[934]~458_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~13\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[934]~458_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~13\) # (GND))))) # (!\aluOp2[7]~149_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[934]~458_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~13\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[934]~458_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~13\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[7]~15\ = CARRY((\aluOp2[7]~149_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~13\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[934]~458_combout\))) # 
-- (!\aluOp2[7]~149_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[934]~458_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[7]~149_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[934]~458_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~13\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[7]~14_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[7]~15\);

-- Location: LCCOMB_X19_Y8_N16
\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~16_combout\ = ((\aluOp2[8]~143_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[935]~457_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[7]~15\)))) # 
-- (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~17\ = CARRY((\aluOp2[8]~143_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[935]~457_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[7]~15\)) # 
-- (!\aluOp2[8]~143_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[935]~457_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[8]~143_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[935]~457_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[7]~15\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~16_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~17\);

-- Location: LCCOMB_X19_Y8_N18
\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[9]~18_combout\ = (\aluOp2[9]~137_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[936]~456_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~17\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[936]~456_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~17\) # (GND))))) # (!\aluOp2[9]~137_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[936]~456_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~17\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[936]~456_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~17\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[9]~19\ = CARRY((\aluOp2[9]~137_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~17\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[936]~456_combout\))) # 
-- (!\aluOp2[9]~137_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[936]~456_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[9]~137_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[936]~456_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~17\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[9]~18_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[9]~19\);

-- Location: LCCOMB_X19_Y8_N20
\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[10]~20_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[937]~455_combout\ $ (\aluOp2[10]~19_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[9]~19\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[10]~21\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[937]~455_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[9]~19\) # (!\aluOp2[10]~19_combout\))) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[937]~455_combout\ & (!\aluOp2[10]~19_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[937]~455_combout\,
	datab => \aluOp2[10]~19_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[9]~19\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[10]~20_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[10]~21\);

-- Location: LCCOMB_X19_Y8_N22
\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[11]~22_combout\ = (\aluOp2[11]~24_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[938]~454_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[10]~21\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[938]~454_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[10]~21\) # (GND))))) # (!\aluOp2[11]~24_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[938]~454_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[10]~21\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[938]~454_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[10]~21\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[11]~23\ = CARRY((\aluOp2[11]~24_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[10]~21\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[938]~454_combout\))) 
-- # (!\aluOp2[11]~24_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[938]~454_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[10]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[11]~24_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[938]~454_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[10]~21\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[11]~22_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[11]~23\);

-- Location: LCCOMB_X19_Y8_N24
\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[12]~24_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[939]~453_combout\ $ (\aluOp2[12]~29_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[11]~23\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[12]~25\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[939]~453_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[11]~23\) # (!\aluOp2[12]~29_combout\))) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[939]~453_combout\ & (!\aluOp2[12]~29_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[939]~453_combout\,
	datab => \aluOp2[12]~29_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[11]~23\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[12]~24_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[12]~25\);

-- Location: LCCOMB_X19_Y8_N26
\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[13]~26_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[940]~452_combout\ & ((\aluOp2[13]~119_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[12]~25\)) 
-- # (!\aluOp2[13]~119_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[12]~25\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[940]~452_combout\ & ((\aluOp2[13]~119_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[12]~25\) # (GND))) # (!\aluOp2[13]~119_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[12]~25\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[13]~27\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[940]~452_combout\ & (\aluOp2[13]~119_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[12]~25\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[940]~452_combout\ & ((\aluOp2[13]~119_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[12]~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[940]~452_combout\,
	datab => \aluOp2[13]~119_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[12]~25\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[13]~26_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[13]~27\);

-- Location: LCCOMB_X19_Y8_N28
\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[14]~28_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[941]~451_combout\ $ (\aluOp2[14]~124_combout\ $ 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[13]~27\)))) # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[14]~29\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[941]~451_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[13]~27\) # 
-- (!\aluOp2[14]~124_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[941]~451_combout\ & (!\aluOp2[14]~124_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[13]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[941]~451_combout\,
	datab => \aluOp2[14]~124_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[13]~27\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[14]~28_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[14]~29\);

-- Location: LCCOMB_X19_Y8_N30
\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[15]~30_combout\ = (\aluOp2[15]~129_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[942]~450_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[14]~29\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[942]~450_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[14]~29\) # (GND))))) # (!\aluOp2[15]~129_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[942]~450_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[14]~29\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[942]~450_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[14]~29\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[15]~31\ = CARRY((\aluOp2[15]~129_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[14]~29\) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[942]~450_combout\))) # (!\aluOp2[15]~129_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[942]~450_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[14]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[15]~129_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[942]~450_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[14]~29\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[15]~30_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[15]~31\);

-- Location: LCCOMB_X19_Y7_N0
\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[16]~32_combout\ = ((\aluOp2[16]~114_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[943]~449_combout\ $ 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[15]~31\)))) # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[16]~33\ = CARRY((\aluOp2[16]~114_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[943]~449_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[15]~31\)) # 
-- (!\aluOp2[16]~114_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[943]~449_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[15]~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[16]~114_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[943]~449_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[15]~31\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[16]~32_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[16]~33\);

-- Location: LCCOMB_X19_Y7_N2
\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[17]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[17]~34_combout\ = (\aluOp2[17]~104_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[944]~448_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[16]~33\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[944]~448_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[16]~33\) # (GND))))) # (!\aluOp2[17]~104_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[944]~448_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[16]~33\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[944]~448_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[16]~33\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[17]~35\ = CARRY((\aluOp2[17]~104_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[16]~33\) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[944]~448_combout\))) # (!\aluOp2[17]~104_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[944]~448_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[16]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[17]~104_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[944]~448_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[16]~33\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[17]~34_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[17]~35\);

-- Location: LCCOMB_X19_Y7_N4
\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[18]~36_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[945]~447_combout\ $ (\aluOp2[18]~109_combout\ $ 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[17]~35\)))) # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[18]~37\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[945]~447_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[17]~35\) # 
-- (!\aluOp2[18]~109_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[945]~447_combout\ & (!\aluOp2[18]~109_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[17]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[945]~447_combout\,
	datab => \aluOp2[18]~109_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[17]~35\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[18]~36_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[18]~37\);

-- Location: LCCOMB_X19_Y7_N6
\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[19]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[19]~38_combout\ = (\aluOp2[19]~89_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[946]~446_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[18]~37\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[946]~446_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[18]~37\) # (GND))))) # (!\aluOp2[19]~89_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[946]~446_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[18]~37\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[946]~446_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[18]~37\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[19]~39\ = CARRY((\aluOp2[19]~89_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[18]~37\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[946]~446_combout\))) 
-- # (!\aluOp2[19]~89_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[946]~446_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[18]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[19]~89_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[946]~446_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[18]~37\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[19]~38_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[19]~39\);

-- Location: LCCOMB_X19_Y7_N8
\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[20]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[20]~40_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[947]~445_combout\ $ (\aluOp2[20]~94_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[19]~39\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[20]~41\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[947]~445_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[19]~39\) # (!\aluOp2[20]~94_combout\))) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[947]~445_combout\ & (!\aluOp2[20]~94_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[19]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[947]~445_combout\,
	datab => \aluOp2[20]~94_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[19]~39\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[20]~40_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[20]~41\);

-- Location: LCCOMB_X19_Y7_N10
\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[21]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[21]~42_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[948]~444_combout\ & ((\aluOp2[21]~99_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[20]~41\)) 
-- # (!\aluOp2[21]~99_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[20]~41\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[948]~444_combout\ & ((\aluOp2[21]~99_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[20]~41\) # (GND))) # (!\aluOp2[21]~99_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[20]~41\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[21]~43\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[948]~444_combout\ & (\aluOp2[21]~99_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[20]~41\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[948]~444_combout\ & ((\aluOp2[21]~99_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[20]~41\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[948]~444_combout\,
	datab => \aluOp2[21]~99_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[20]~41\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[21]~42_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[21]~43\);

-- Location: LCCOMB_X19_Y7_N12
\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[22]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[22]~44_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[949]~443_combout\ $ (\aluOp2[22]~79_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[21]~43\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[22]~45\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[949]~443_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[21]~43\) # (!\aluOp2[22]~79_combout\))) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[949]~443_combout\ & (!\aluOp2[22]~79_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[21]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[949]~443_combout\,
	datab => \aluOp2[22]~79_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[21]~43\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[22]~44_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[22]~45\);

-- Location: LCCOMB_X19_Y7_N14
\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[23]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[23]~46_combout\ = (\aluOp2[23]~84_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[950]~442_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[22]~45\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[950]~442_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[22]~45\) # (GND))))) # (!\aluOp2[23]~84_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[950]~442_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[22]~45\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[950]~442_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[22]~45\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[23]~47\ = CARRY((\aluOp2[23]~84_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[22]~45\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[950]~442_combout\))) 
-- # (!\aluOp2[23]~84_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[950]~442_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[22]~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[23]~84_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[950]~442_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[22]~45\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[23]~46_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[23]~47\);

-- Location: LCCOMB_X19_Y7_N16
\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[24]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[24]~48_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[951]~441_combout\ $ (\aluOp2[24]~74_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[23]~47\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[24]~49\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[951]~441_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[23]~47\) # (!\aluOp2[24]~74_combout\))) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[951]~441_combout\ & (!\aluOp2[24]~74_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[23]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[951]~441_combout\,
	datab => \aluOp2[24]~74_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[23]~47\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[24]~48_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[24]~49\);

-- Location: LCCOMB_X19_Y7_N18
\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[25]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[25]~50_combout\ = (\ALU|Div0|auto_generated|divider|divider|StageOut[952]~440_combout\ & ((\aluOp2[25]~69_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[24]~49\)) 
-- # (!\aluOp2[25]~69_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[24]~49\ & VCC)))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[952]~440_combout\ & ((\aluOp2[25]~69_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[24]~49\) # (GND))) # (!\aluOp2[25]~69_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[24]~49\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[25]~51\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[952]~440_combout\ & (\aluOp2[25]~69_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[24]~49\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[952]~440_combout\ & ((\aluOp2[25]~69_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[24]~49\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[952]~440_combout\,
	datab => \aluOp2[25]~69_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[24]~49\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[25]~50_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[25]~51\);

-- Location: LCCOMB_X19_Y7_N20
\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[26]~52_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[953]~439_combout\ $ (\aluOp2[26]~58_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[25]~51\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[26]~53\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[953]~439_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[25]~51\) # (!\aluOp2[26]~58_combout\))) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[953]~439_combout\ & (!\aluOp2[26]~58_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[25]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[953]~439_combout\,
	datab => \aluOp2[26]~58_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[25]~51\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[26]~52_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[26]~53\);

-- Location: LCCOMB_X19_Y7_N22
\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[27]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[27]~54_combout\ = (\aluOp2[27]~63_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[954]~438_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[26]~53\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[954]~438_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[26]~53\) # (GND))))) # (!\aluOp2[27]~63_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[954]~438_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[26]~53\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[954]~438_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[26]~53\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[27]~55\ = CARRY((\aluOp2[27]~63_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[26]~53\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[954]~438_combout\))) 
-- # (!\aluOp2[27]~63_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[954]~438_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[26]~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[27]~63_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[954]~438_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[26]~53\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[27]~54_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[27]~55\);

-- Location: LCCOMB_X19_Y7_N24
\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[28]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[28]~56_combout\ = ((\aluOp2[28]~53_combout\ $ (\ALU|Div0|auto_generated|divider|divider|StageOut[955]~437_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[27]~55\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[28]~57\ = CARRY((\aluOp2[28]~53_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[955]~437_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[27]~55\)) # 
-- (!\aluOp2[28]~53_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[955]~437_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[27]~55\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[28]~53_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[955]~437_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[27]~55\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[28]~56_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[28]~57\);

-- Location: LCCOMB_X19_Y7_N26
\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[29]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[29]~58_combout\ = (\aluOp2[29]~47_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[956]~436_combout\ & (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[28]~57\)) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[956]~436_combout\ & ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[28]~57\) # (GND))))) # (!\aluOp2[29]~47_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|StageOut[956]~436_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[28]~57\ & VCC)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[956]~436_combout\ & 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[28]~57\))))
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[29]~59\ = CARRY((\aluOp2[29]~47_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[28]~57\) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[956]~436_combout\))) 
-- # (!\aluOp2[29]~47_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[956]~436_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[28]~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[29]~47_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[956]~436_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[28]~57\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[29]~58_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[29]~59\);

-- Location: LCCOMB_X19_Y7_N28
\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[30]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[30]~60_combout\ = ((\ALU|Div0|auto_generated|divider|divider|StageOut[957]~435_combout\ $ (\aluOp2[30]~41_combout\ $ (\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[29]~59\)))) 
-- # (GND)
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[30]~61\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[957]~435_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[29]~59\) # (!\aluOp2[30]~41_combout\))) 
-- # (!\ALU|Div0|auto_generated|divider|divider|StageOut[957]~435_combout\ & (!\aluOp2[30]~41_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[29]~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[957]~435_combout\,
	datab => \aluOp2[30]~41_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[29]~59\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[30]~60_combout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[30]~61\);

-- Location: LCCOMB_X19_Y7_N30
\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ = !\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[30]~61\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[30]~61\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\);

-- Location: LCCOMB_X19_Y9_N2
\ALU|Div0|auto_generated|divider|divider|selnose[990]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose\(990) = (\aluOp2[31]~32_combout\) # ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\) # ((\aluOp2[0]~9_combout\ & \aluOp2[31]~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[0]~9_combout\,
	datab => \aluOp2[31]~32_combout\,
	datac => \aluOp2[31]~34_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|selnose\(990));

-- Location: LCCOMB_X19_Y9_N16
\ALU|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux30~0_combout\ = (\ALU|Mux7~3_combout\ & (((\ALU|Mux7~4_combout\)))) # (!\ALU|Mux7~3_combout\ & ((\ALU|Mux7~4_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|selnose\(990)))) # (!\ALU|Mux7~4_combout\ & 
-- (\ALU|Mult0|auto_generated|w513w\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|w513w\(1),
	datab => \ALU|Mux7~3_combout\,
	datac => \ALU|Mux7~4_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|selnose\(990),
	combout => \ALU|Mux30~0_combout\);

-- Location: LCCOMB_X19_Y9_N10
\ALU|Mux30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux30~1_combout\ = (\ALU|Mux7~3_combout\ & ((\ALU|Mux30~0_combout\ & ((\aluOp2[1]~10_combout\))) # (!\ALU|Mux30~0_combout\ & (\regFile|Mux30~4_combout\)))) # (!\ALU|Mux7~3_combout\ & (((\ALU|Mux30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux30~4_combout\,
	datab => \ALU|Mux7~3_combout\,
	datac => \aluOp2[1]~10_combout\,
	datad => \ALU|Mux30~0_combout\,
	combout => \ALU|Mux30~1_combout\);

-- Location: LCCOMB_X19_Y9_N24
\ALU|Mux30~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux30~5_combout\ = (\ALU|Mux7~2_combout\ & (\ALU|Mux7~5_combout\)) # (!\ALU|Mux7~2_combout\ & ((\ALU|Mux7~5_combout\ & ((\ALU|Mux30~1_combout\))) # (!\ALU|Mux7~5_combout\ & (\ALU|Mux30~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~2_combout\,
	datab => \ALU|Mux7~5_combout\,
	datac => \ALU|Mux30~4_combout\,
	datad => \ALU|Mux30~1_combout\,
	combout => \ALU|Mux30~5_combout\);

-- Location: LCCOMB_X19_Y9_N6
\ALU|Mux30~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux30~6_combout\ = (\ALU|Mux7~2_combout\ & ((\ALU|Mux30~5_combout\ & (\ALU|uFS|Add0~48_combout\)) # (!\ALU|Mux30~5_combout\ & ((\regFile|Mux29~4_combout\))))) # (!\ALU|Mux7~2_combout\ & (((\ALU|Mux30~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|uFS|Add0~48_combout\,
	datab => \regFile|Mux29~4_combout\,
	datac => \ALU|Mux7~2_combout\,
	datad => \ALU|Mux30~5_combout\,
	combout => \ALU|Mux30~6_combout\);

-- Location: LCCOMB_X19_Y9_N0
\ALU|Mux30~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux30~7_combout\ = (\ALU|SH|out[31]~0_combout\ & (\regFile|Mux31~4_combout\)) # (!\ALU|SH|out[31]~0_combout\ & ((\ALU|Mux30~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU|SH|out[31]~0_combout\,
	datac => \regFile|Mux31~4_combout\,
	datad => \ALU|Mux30~6_combout\,
	combout => \ALU|Mux30~7_combout\);

-- Location: LCCOMB_X18_Y14_N16
\regFile|regFile[3][3]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[3][3]~29_combout\ = (\ctrl|ld~2_combout\ & (\ram|ram_rtl_0|auto_generated|ram_block1a3\)) # (!\ctrl|ld~2_combout\ & ((\ALU|Mux28~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|ram_rtl_0|auto_generated|ram_block1a3\,
	datab => \ctrl|ld~2_combout\,
	datad => \ALU|Mux28~7_combout\,
	combout => \regFile|regFile[3][3]~29_combout\);

-- Location: LCCOMB_X10_Y8_N8
\regFile|regFile[0][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|regFile[0][3]~feeder_combout\ = \regFile|regFile[3][3]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regFile|regFile[3][3]~29_combout\,
	combout => \regFile|regFile[0][3]~feeder_combout\);

-- Location: FF_X10_Y8_N9
\regFile|regFile[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	d => \regFile|regFile[0][3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regFile|regFile[0][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[0][3]~q\);

-- Location: LCCOMB_X11_Y14_N4
\regFile|Mux28~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux28~2_combout\ = (\ctrl|Selector1~2_combout\ & (((\ctrl|Selector2~7_combout\)))) # (!\ctrl|Selector1~2_combout\ & ((\ctrl|Selector2~7_combout\ & ((\regFile|regFile[1][3]~q\))) # (!\ctrl|Selector2~7_combout\ & (\regFile|regFile[0][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector1~2_combout\,
	datab => \regFile|regFile[0][3]~q\,
	datac => \regFile|regFile[1][3]~q\,
	datad => \ctrl|Selector2~7_combout\,
	combout => \regFile|Mux28~2_combout\);

-- Location: LCCOMB_X12_Y8_N14
\regFile|Mux28~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux28~3_combout\ = (\regFile|Mux28~2_combout\ & ((\regFile|regFile[3][3]~q\) # ((!\ctrl|Selector1~2_combout\)))) # (!\regFile|Mux28~2_combout\ & (((\regFile|regFile[2][3]~q\ & \ctrl|Selector1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux28~2_combout\,
	datab => \regFile|regFile[3][3]~q\,
	datac => \regFile|regFile[2][3]~q\,
	datad => \ctrl|Selector1~2_combout\,
	combout => \regFile|Mux28~3_combout\);

-- Location: LCCOMB_X13_Y8_N8
\regFile|Mux28~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux28~4_combout\ = (\ctrl|Selector0~6_combout\ & ((\regFile|Mux28~1_combout\))) # (!\ctrl|Selector0~6_combout\ & (\regFile|Mux28~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector0~6_combout\,
	datab => \regFile|Mux28~3_combout\,
	datad => \regFile|Mux28~1_combout\,
	combout => \regFile|Mux28~4_combout\);

-- Location: LCCOMB_X18_Y8_N22
\ALU|Mux27~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux27~3_combout\ = (\ALU|Mux7~14_combout\ & (((\ALU|Mux7~3_combout\)))) # (!\ALU|Mux7~14_combout\ & ((\aluOp2[4]~155_combout\ & (\regFile|Mux27~4_combout\ & !\ALU|Mux7~3_combout\)) # (!\aluOp2[4]~155_combout\ & (!\regFile|Mux27~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101101000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~14_combout\,
	datab => \aluOp2[4]~155_combout\,
	datac => \regFile|Mux27~4_combout\,
	datad => \ALU|Mux7~3_combout\,
	combout => \ALU|Mux27~3_combout\);

-- Location: LCCOMB_X18_Y8_N0
\ALU|Mux27~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux27~2_combout\ = (\regFile|Mux27~4_combout\ & (\ctrl|WideOr6~4_combout\ $ (((!\ctrl|WideOr7~2_combout\ & \aluOp2[4]~155_combout\))))) # (!\regFile|Mux27~4_combout\ & ((\ctrl|WideOr6~4_combout\ & ((\aluOp2[4]~155_combout\))) # 
-- (!\ctrl|WideOr6~4_combout\ & (\ctrl|WideOr7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr7~2_combout\,
	datab => \regFile|Mux27~4_combout\,
	datac => \aluOp2[4]~155_combout\,
	datad => \ctrl|WideOr6~4_combout\,
	combout => \ALU|Mux27~2_combout\);

-- Location: LCCOMB_X10_Y10_N22
\regFile|Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux27~0_combout\ = (\ctrl|Selector1~2_combout\ & (((\regFile|regFile[6][4]~q\) # (\ctrl|Selector2~7_combout\)))) # (!\ctrl|Selector1~2_combout\ & (\regFile|regFile[4][4]~q\ & ((!\ctrl|Selector2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector1~2_combout\,
	datab => \regFile|regFile[4][4]~q\,
	datac => \regFile|regFile[6][4]~q\,
	datad => \ctrl|Selector2~7_combout\,
	combout => \regFile|Mux27~0_combout\);

-- Location: LCCOMB_X9_Y10_N8
\regFile|Mux27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux27~1_combout\ = (\ctrl|Selector2~7_combout\ & ((\regFile|Mux27~0_combout\ & (\regFile|regFile[7][4]~q\)) # (!\regFile|Mux27~0_combout\ & ((\regFile|regFile[5][4]~q\))))) # (!\ctrl|Selector2~7_combout\ & (((\regFile|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[7][4]~q\,
	datab => \ctrl|Selector2~7_combout\,
	datac => \regFile|regFile[5][4]~q\,
	datad => \regFile|Mux27~0_combout\,
	combout => \regFile|Mux27~1_combout\);

-- Location: LCCOMB_X18_Y8_N20
\regFile|Mux27~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux27~2_combout\ = (\ctrl|Selector1~2_combout\ & (((\ctrl|Selector2~7_combout\)))) # (!\ctrl|Selector1~2_combout\ & ((\ctrl|Selector2~7_combout\ & ((\regFile|regFile[1][4]~q\))) # (!\ctrl|Selector2~7_combout\ & (\regFile|regFile[0][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[0][4]~q\,
	datab => \ctrl|Selector1~2_combout\,
	datac => \regFile|regFile[1][4]~q\,
	datad => \ctrl|Selector2~7_combout\,
	combout => \regFile|Mux27~2_combout\);

-- Location: LCCOMB_X18_Y8_N26
\regFile|Mux27~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux27~3_combout\ = (\ctrl|Selector1~2_combout\ & ((\regFile|Mux27~2_combout\ & (\regFile|regFile[3][4]~q\)) # (!\regFile|Mux27~2_combout\ & ((\regFile|regFile[2][4]~q\))))) # (!\ctrl|Selector1~2_combout\ & (((\regFile|Mux27~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|regFile[3][4]~q\,
	datab => \ctrl|Selector1~2_combout\,
	datac => \regFile|regFile[2][4]~q\,
	datad => \regFile|Mux27~2_combout\,
	combout => \regFile|Mux27~3_combout\);

-- Location: LCCOMB_X18_Y8_N24
\ALU|aluOut~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|aluOut~3_combout\ = (\aluOp2[4]~155_combout\ & ((\ctrl|Selector0~6_combout\ & (\regFile|Mux27~1_combout\)) # (!\ctrl|Selector0~6_combout\ & ((\regFile|Mux27~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux27~1_combout\,
	datab => \regFile|Mux27~3_combout\,
	datac => \aluOp2[4]~155_combout\,
	datad => \ctrl|Selector0~6_combout\,
	combout => \ALU|aluOut~3_combout\);

-- Location: LCCOMB_X16_Y8_N30
\ALU|Mux27~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux27~4_combout\ = (\ALU|Mux27~3_combout\ & (((!\ALU|Mux7~14_combout\) # (!\ALU|aluOut~3_combout\)))) # (!\ALU|Mux27~3_combout\ & (\ALU|Mux27~2_combout\ & ((\ALU|Mux7~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux27~3_combout\,
	datab => \ALU|Mux27~2_combout\,
	datac => \ALU|aluOut~3_combout\,
	datad => \ALU|Mux7~14_combout\,
	combout => \ALU|Mux27~4_combout\);

-- Location: LCCOMB_X16_Y8_N4
\ALU|Mux27~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux27~5_combout\ = (\ALU|Mux7~2_combout\ & (((\regFile|Mux26~4_combout\) # (\ALU|Mux7~5_combout\)))) # (!\ALU|Mux7~2_combout\ & (\ALU|Mux27~4_combout\ & ((!\ALU|Mux7~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux27~4_combout\,
	datab => \ALU|Mux7~2_combout\,
	datac => \regFile|Mux26~4_combout\,
	datad => \ALU|Mux7~5_combout\,
	combout => \ALU|Mux27~5_combout\);

-- Location: LCCOMB_X19_Y12_N18
\ALU|Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux27~0_combout\ = (\ALU|Mux7~3_combout\ & (((\ALU|Mux7~4_combout\) # (\regFile|Mux27~4_combout\)))) # (!\ALU|Mux7~3_combout\ & (\ALU|Mult0|auto_generated|w513w\(4) & (!\ALU|Mux7~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mult0|auto_generated|w513w\(4),
	datab => \ALU|Mux7~3_combout\,
	datac => \ALU|Mux7~4_combout\,
	datad => \regFile|Mux27~4_combout\,
	combout => \ALU|Mux27~0_combout\);

-- Location: LCCOMB_X18_Y10_N30
\ALU|Div0|auto_generated|divider|divider|selnose[891]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose\(891) = (\ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\) # (!\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|selnose\(891));

-- Location: LCCOMB_X18_Y10_N24
\ALU|Mux27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux27~1_combout\ = (\ALU|Mux27~0_combout\ & (((\aluOp2[4]~155_combout\)) # (!\ALU|Mux7~4_combout\))) # (!\ALU|Mux27~0_combout\ & (\ALU|Mux7~4_combout\ & (!\ALU|Div0|auto_generated|divider|divider|selnose\(891))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux27~0_combout\,
	datab => \ALU|Mux7~4_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|selnose\(891),
	datad => \aluOp2[4]~155_combout\,
	combout => \ALU|Mux27~1_combout\);

-- Location: LCCOMB_X18_Y10_N26
\ALU|Mux27~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux27~6_combout\ = (\ALU|Mux7~5_combout\ & ((\ALU|Mux27~5_combout\ & (\ALU|uFS|Add0~56_combout\)) # (!\ALU|Mux27~5_combout\ & ((\ALU|Mux27~1_combout\))))) # (!\ALU|Mux7~5_combout\ & (((\ALU|Mux27~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|uFS|Add0~56_combout\,
	datab => \ALU|Mux7~5_combout\,
	datac => \ALU|Mux27~5_combout\,
	datad => \ALU|Mux27~1_combout\,
	combout => \ALU|Mux27~6_combout\);

-- Location: LCCOMB_X18_Y10_N8
\ALU|Mux27~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux27~7_combout\ = (\ALU|SH|out[31]~0_combout\ & (\regFile|Mux28~4_combout\)) # (!\ALU|SH|out[31]~0_combout\ & ((\ALU|Mux27~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regFile|Mux28~4_combout\,
	datac => \ALU|Mux27~6_combout\,
	datad => \ALU|SH|out[31]~0_combout\,
	combout => \ALU|Mux27~7_combout\);

-- Location: LCCOMB_X18_Y13_N16
\ctrl|WideOr11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|WideOr11~0_combout\ = (\instRom|rom~24_combout\ & ((\instRom|rom~32_combout\) # ((\instRom|rom~17_combout\ & \instRom|rom~29_combout\)))) # (!\instRom|rom~24_combout\ & ((\instRom|rom~32_combout\ $ (\instRom|rom~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~17_combout\,
	datab => \instRom|rom~24_combout\,
	datac => \instRom|rom~32_combout\,
	datad => \instRom|rom~29_combout\,
	combout => \ctrl|WideOr11~0_combout\);

-- Location: LCCOMB_X18_Y13_N30
\ctrl|WideOr18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|WideOr18~0_combout\ = (\instRom|rom~32_combout\ & (!\ctrl|Selector7~4_combout\ & (\instRom|rom~29_combout\ $ (!\instRom|rom~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~29_combout\,
	datab => \instRom|rom~32_combout\,
	datac => \instRom|rom~24_combout\,
	datad => \ctrl|Selector7~4_combout\,
	combout => \ctrl|WideOr18~0_combout\);

-- Location: LCCOMB_X18_Y13_N12
\jmpCtrl|jmp~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \jmpCtrl|jmp~2_combout\ = (\ctrl|WideOr11~0_combout\ & (!\ctrl|WideOr18~0_combout\ & \ctrl|Selector7~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|WideOr11~0_combout\,
	datac => \ctrl|WideOr18~0_combout\,
	datad => \ctrl|Selector7~7_combout\,
	combout => \jmpCtrl|jmp~2_combout\);

-- Location: LCCOMB_X18_Y13_N10
\jmpCtrl|jmp~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \jmpCtrl|jmp~3_combout\ = (!\ctrl|Selector7~4_combout\ & (\instRom|rom~32_combout\ & \ctrl|Selector7~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector7~4_combout\,
	datac => \instRom|rom~32_combout\,
	datad => \ctrl|Selector7~7_combout\,
	combout => \jmpCtrl|jmp~3_combout\);

-- Location: LCCOMB_X16_Y13_N0
\jmpCtrl|jmp~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \jmpCtrl|jmp~4_combout\ = (\jmpCtrl|jmp~3_combout\ & (\instRom|rom~24_combout\ $ (!\instRom|rom~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~24_combout\,
	datab => \jmpCtrl|jmp~3_combout\,
	datad => \instRom|rom~29_combout\,
	combout => \jmpCtrl|jmp~4_combout\);

-- Location: LCCOMB_X12_Y7_N22
\ctrl|WideOr20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|WideOr20~0_combout\ = (\instRom|rom~17_combout\ & (\instRom|rom~32_combout\ $ (((!\instRom|rom~24_combout\ & \instRom|rom~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~24_combout\,
	datab => \instRom|rom~29_combout\,
	datac => \instRom|rom~32_combout\,
	datad => \instRom|rom~17_combout\,
	combout => \ctrl|WideOr20~0_combout\);

-- Location: LCCOMB_X13_Y8_N6
\ctrl|WideOr19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|WideOr19~0_combout\ = (!\ctrl|Selector7~4_combout\ & (!\instRom|rom~24_combout\ & (\instRom|rom~32_combout\ $ (\instRom|rom~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~32_combout\,
	datab => \instRom|rom~29_combout\,
	datac => \ctrl|Selector7~4_combout\,
	datad => \instRom|rom~24_combout\,
	combout => \ctrl|WideOr19~0_combout\);

-- Location: LCCOMB_X17_Y12_N28
\ALU|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Equal0~4_combout\ = (!\ALU|Mux16~7_combout\ & (!\ALU|Mux18~7_combout\ & (!\ALU|Mux15~7_combout\ & !\ALU|Mux17~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux16~7_combout\,
	datab => \ALU|Mux18~7_combout\,
	datac => \ALU|Mux15~7_combout\,
	datad => \ALU|Mux17~7_combout\,
	combout => \ALU|Equal0~4_combout\);

-- Location: LCCOMB_X12_Y13_N18
\ALU|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Equal0~8_combout\ = (!\ALU|Mux5~7_combout\ & (!\ALU|Mux6~7_combout\ & (!\ALU|Mux4~7_combout\ & !\ALU|Mux3~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux5~7_combout\,
	datab => \ALU|Mux6~7_combout\,
	datac => \ALU|Mux4~7_combout\,
	datad => \ALU|Mux3~7_combout\,
	combout => \ALU|Equal0~8_combout\);

-- Location: LCCOMB_X17_Y16_N30
\ALU|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Equal0~6_combout\ = (!\ALU|Mux7~13_combout\ & (!\ALU|Mux10~7_combout\ & (!\ALU|Mux8~7_combout\ & !\ALU|Mux9~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~13_combout\,
	datab => \ALU|Mux10~7_combout\,
	datac => \ALU|Mux8~7_combout\,
	datad => \ALU|Mux9~7_combout\,
	combout => \ALU|Equal0~6_combout\);

-- Location: LCCOMB_X17_Y16_N26
\ALU|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Equal0~5_combout\ = (!\ALU|Mux11~7_combout\ & ((\ALU|SH|out[31]~0_combout\ & ((!\regFile|Mux13~4_combout\))) # (!\ALU|SH|out[31]~0_combout\ & (!\ALU|Mux12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|SH|out[31]~0_combout\,
	datab => \ALU|Mux12~6_combout\,
	datac => \ALU|Mux11~7_combout\,
	datad => \regFile|Mux13~4_combout\,
	combout => \ALU|Equal0~5_combout\);

-- Location: LCCOMB_X17_Y16_N22
\ALU|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Equal0~7_combout\ = (\ALU|Equal0~6_combout\ & (!\ALU|Mux14~7_combout\ & (!\ALU|Mux13~7_combout\ & \ALU|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Equal0~6_combout\,
	datab => \ALU|Mux14~7_combout\,
	datac => \ALU|Mux13~7_combout\,
	datad => \ALU|Equal0~5_combout\,
	combout => \ALU|Equal0~7_combout\);

-- Location: LCCOMB_X11_Y9_N2
\ALU|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Equal0~9_combout\ = (\ALU|Equal0~8_combout\ & (!\ALU|Mux2~7_combout\ & (\ALU|Equal0~7_combout\ & !\ALU|Mux1~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Equal0~8_combout\,
	datab => \ALU|Mux2~7_combout\,
	datac => \ALU|Equal0~7_combout\,
	datad => \ALU|Mux1~7_combout\,
	combout => \ALU|Equal0~9_combout\);

-- Location: LCCOMB_X18_Y12_N26
\ALU|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Equal0~1_combout\ = (!\ALU|Mux24~7_combout\ & (!\ALU|Mux25~7_combout\ & (!\ALU|Mux26~7_combout\ & !\ALU|Mux23~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux24~7_combout\,
	datab => \ALU|Mux25~7_combout\,
	datac => \ALU|Mux26~7_combout\,
	datad => \ALU|Mux23~7_combout\,
	combout => \ALU|Equal0~1_combout\);

-- Location: LCCOMB_X17_Y6_N20
\ALU|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Equal0~0_combout\ = (!\ALU|Mux29~7_combout\ & (!\ALU|Mux0~7_combout\ & (!\ALU|Mux30~7_combout\ & !\ALU|Mux31~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux29~7_combout\,
	datab => \ALU|Mux0~7_combout\,
	datac => \ALU|Mux30~7_combout\,
	datad => \ALU|Mux31~12_combout\,
	combout => \ALU|Equal0~0_combout\);

-- Location: LCCOMB_X17_Y6_N30
\ALU|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Equal0~2_combout\ = (!\ALU|Mux27~7_combout\ & (\ALU|Equal0~1_combout\ & (!\ALU|Mux28~7_combout\ & \ALU|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux27~7_combout\,
	datab => \ALU|Equal0~1_combout\,
	datac => \ALU|Mux28~7_combout\,
	datad => \ALU|Equal0~0_combout\,
	combout => \ALU|Equal0~2_combout\);

-- Location: LCCOMB_X16_Y12_N16
\ALU|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Equal0~3_combout\ = (!\ALU|Mux21~7_combout\ & (!\ALU|Mux20~7_combout\ & (!\ALU|Mux22~7_combout\ & !\ALU|Mux19~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux21~7_combout\,
	datab => \ALU|Mux20~7_combout\,
	datac => \ALU|Mux22~7_combout\,
	datad => \ALU|Mux19~7_combout\,
	combout => \ALU|Equal0~3_combout\);

-- Location: LCCOMB_X17_Y6_N28
\ALU|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Equal0~10_combout\ = (\ALU|Equal0~4_combout\ & (\ALU|Equal0~9_combout\ & (\ALU|Equal0~2_combout\ & \ALU|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Equal0~4_combout\,
	datab => \ALU|Equal0~9_combout\,
	datac => \ALU|Equal0~2_combout\,
	datad => \ALU|Equal0~3_combout\,
	combout => \ALU|Equal0~10_combout\);

-- Location: LCCOMB_X17_Y6_N22
\jmpCtrl|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jmpCtrl|Mux0~0_combout\ = (\ALU|Mux0~7_combout\ & (\ctrl|WideOr20~0_combout\)) # (!\ALU|Mux0~7_combout\ & ((\ALU|Equal0~10_combout\ & ((!\ctrl|WideOr19~0_combout\))) # (!\ALU|Equal0~10_combout\ & (!\ctrl|WideOr20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux0~7_combout\,
	datab => \ctrl|WideOr20~0_combout\,
	datac => \ctrl|WideOr19~0_combout\,
	datad => \ALU|Equal0~10_combout\,
	combout => \jmpCtrl|Mux0~0_combout\);

-- Location: LCCOMB_X18_Y13_N22
\jmpCtrl|jmp~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jmpCtrl|jmp~0_combout\ = \instRom|rom~32_combout\ $ (((!\instRom|rom~24_combout\ & \instRom|rom~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instRom|rom~32_combout\,
	datac => \instRom|rom~24_combout\,
	datad => \instRom|rom~29_combout\,
	combout => \jmpCtrl|jmp~0_combout\);

-- Location: LCCOMB_X13_Y10_N20
\jmpCtrl|jmp~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \jmpCtrl|jmp~1_combout\ = (\instRom|rom~17_combout\ $ (((\ALU|Equal0~10_combout\) # (\ctrl|Selector7~4_combout\)))) # (!\jmpCtrl|jmp~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jmpCtrl|jmp~0_combout\,
	datab => \instRom|rom~17_combout\,
	datac => \ALU|Equal0~10_combout\,
	datad => \ctrl|Selector7~4_combout\,
	combout => \jmpCtrl|jmp~1_combout\);

-- Location: LCCOMB_X13_Y10_N10
\jmpCtrl|jmp~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \jmpCtrl|jmp~5_combout\ = (\jmpCtrl|jmp~2_combout\ & ((\jmpCtrl|jmp~1_combout\) # ((\jmpCtrl|jmp~4_combout\ & \jmpCtrl|Mux0~0_combout\)))) # (!\jmpCtrl|jmp~2_combout\ & (\jmpCtrl|jmp~4_combout\ & (\jmpCtrl|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jmpCtrl|jmp~2_combout\,
	datab => \jmpCtrl|jmp~4_combout\,
	datac => \jmpCtrl|Mux0~0_combout\,
	datad => \jmpCtrl|jmp~1_combout\,
	combout => \jmpCtrl|jmp~5_combout\);

-- Location: LCCOMB_X13_Y10_N24
\ProgCtr|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ProgCtr|Add0~26_combout\ = (\jmpCtrl|jmp~5_combout\ & ((\ALU|Mux27~7_combout\))) # (!\jmpCtrl|jmp~5_combout\ & (\ProgCtr|Add0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgCtr|Add0~8_combout\,
	datab => \ALU|Mux27~7_combout\,
	datad => \jmpCtrl|jmp~5_combout\,
	combout => \ProgCtr|Add0~26_combout\);

-- Location: FF_X13_Y10_N25
\ProgCtr|ctrOutAux[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	d => \ProgCtr|Add0~26_combout\,
	asdata => VCC,
	sload => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ProgCtr|ctrOutAux\(4));

-- Location: LCCOMB_X13_Y10_N2
\instRom|rom~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \instRom|rom~25_combout\ = (\ProgCtr|ctrOutAux\(1) & (\ProgCtr|ctrOutAux\(0) & \ProgCtr|ctrOutAux\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ProgCtr|ctrOutAux\(1),
	datac => \ProgCtr|ctrOutAux\(0),
	datad => \ProgCtr|ctrOutAux\(2),
	combout => \instRom|rom~25_combout\);

-- Location: LCCOMB_X12_Y10_N22
\instRom|rom~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \instRom|rom~26_combout\ = (\ProgCtr|ctrOutAux\(3) & ((!\instRom|rom~25_combout\))) # (!\ProgCtr|ctrOutAux\(3) & (!\instRom|rom~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instRom|rom~11_combout\,
	datac => \ProgCtr|ctrOutAux\(3),
	datad => \instRom|rom~25_combout\,
	combout => \instRom|rom~26_combout\);

-- Location: LCCOMB_X12_Y10_N24
\instRom|rom~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \instRom|rom~27_combout\ = (!\ProgCtr|ctrOutAux\(3) & (!\ProgCtr|ctrOutAux\(2) & ((!\ProgCtr|ctrOutAux\(1)) # (!\ProgCtr|ctrOutAux\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgCtr|ctrOutAux\(3),
	datab => \ProgCtr|ctrOutAux\(2),
	datac => \ProgCtr|ctrOutAux\(0),
	datad => \ProgCtr|ctrOutAux\(1),
	combout => \instRom|rom~27_combout\);

-- Location: LCCOMB_X12_Y10_N26
\instRom|rom~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \instRom|rom~28_combout\ = (\ProgCtr|ctrOutAux\(4) & ((\instRom|rom~27_combout\))) # (!\ProgCtr|ctrOutAux\(4) & (!\instRom|rom~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ProgCtr|ctrOutAux\(4),
	datac => \instRom|rom~26_combout\,
	datad => \instRom|rom~27_combout\,
	combout => \instRom|rom~28_combout\);

-- Location: LCCOMB_X12_Y10_N4
\instRom|rom~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \instRom|rom~29_combout\ = (!\ProgCtr|ctrOutAux\(9) & (\instRom|rom~28_combout\ & \instRom|rom~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ProgCtr|ctrOutAux\(9),
	datac => \instRom|rom~28_combout\,
	datad => \instRom|rom~6_combout\,
	combout => \instRom|rom~29_combout\);

-- Location: LCCOMB_X18_Y13_N26
\ctrl|WideOr6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|WideOr6~3_combout\ = (\instRom|rom~29_combout\ & ((\ctrl|WideOr6~0_combout\ & ((\ctrl|WideOr6~1_combout\))) # (!\ctrl|WideOr6~0_combout\ & (\instRom|rom~38_combout\)))) # (!\instRom|rom~29_combout\ & ((\ctrl|WideOr6~1_combout\ & 
-- (\instRom|rom~38_combout\)) # (!\ctrl|WideOr6~1_combout\ & ((\ctrl|WideOr6~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~29_combout\,
	datab => \instRom|rom~38_combout\,
	datac => \ctrl|WideOr6~0_combout\,
	datad => \ctrl|WideOr6~1_combout\,
	combout => \ctrl|WideOr6~3_combout\);

-- Location: LCCOMB_X17_Y13_N24
\ALU|uFS|Add0~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|uFS|Add0~119_combout\ = \ctrl|WideOr6~3_combout\ $ (\regFile|Mux61~4_combout\ $ (((!\ctrl|WideOr6~2_combout\ & \ctrl|Selector7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr6~3_combout\,
	datab => \ctrl|WideOr6~2_combout\,
	datac => \regFile|Mux61~4_combout\,
	datad => \ctrl|Selector7~4_combout\,
	combout => \ALU|uFS|Add0~119_combout\);

-- Location: LCCOMB_X21_Y4_N4
\ALU|Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux29~0_combout\ = (\ALU|Mux7~3_combout\ & (((\ALU|Mux7~4_combout\) # (\regFile|Mux29~4_combout\)))) # (!\ALU|Mux7~3_combout\ & (\ALU|Mult0|auto_generated|w513w\(2) & (!\ALU|Mux7~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~3_combout\,
	datab => \ALU|Mult0|auto_generated|w513w\(2),
	datac => \ALU|Mux7~4_combout\,
	datad => \regFile|Mux29~4_combout\,
	combout => \ALU|Mux29~0_combout\);

-- Location: LCCOMB_X18_Y4_N20
\ALU|Div0|auto_generated|divider|divider|selnose[957]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose\(957) = (\ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\) # (!\ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Div0|auto_generated|divider|divider|selnose[957]~72_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|selnose\(957));

-- Location: LCCOMB_X18_Y4_N2
\ALU|Mux29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux29~1_combout\ = (\ALU|Mux7~4_combout\ & ((\ALU|Mux29~0_combout\ & (\regFile|Mux61~4_combout\)) # (!\ALU|Mux29~0_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|selnose\(957)))))) # (!\ALU|Mux7~4_combout\ & (((\ALU|Mux29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux61~4_combout\,
	datab => \ALU|Mux7~4_combout\,
	datac => \ALU|Mux29~0_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|selnose\(957),
	combout => \ALU|Mux29~1_combout\);

-- Location: LCCOMB_X11_Y7_N12
\ALU|aluOut~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|aluOut~1_combout\ = (\regFile|Mux61~4_combout\ & ((\ctrl|Selector0~6_combout\ & ((\regFile|Mux29~1_combout\))) # (!\ctrl|Selector0~6_combout\ & (\regFile|Mux29~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux29~3_combout\,
	datab => \regFile|Mux61~4_combout\,
	datac => \ctrl|Selector0~6_combout\,
	datad => \regFile|Mux29~1_combout\,
	combout => \ALU|aluOut~1_combout\);

-- Location: LCCOMB_X19_Y10_N24
\ALU|Mux29~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux29~3_combout\ = (\ALU|Mux7~14_combout\ & (((\ALU|Mux7~3_combout\)))) # (!\ALU|Mux7~14_combout\ & ((\regFile|Mux29~4_combout\ & (\regFile|Mux61~4_combout\ & !\ALU|Mux7~3_combout\)) # (!\regFile|Mux29~4_combout\ & (!\regFile|Mux61~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101101000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~14_combout\,
	datab => \regFile|Mux29~4_combout\,
	datac => \regFile|Mux61~4_combout\,
	datad => \ALU|Mux7~3_combout\,
	combout => \ALU|Mux29~3_combout\);

-- Location: LCCOMB_X11_Y7_N18
\ALU|Mux29~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux29~2_combout\ = (\regFile|Mux29~4_combout\ & (\ctrl|WideOr6~4_combout\ $ (((!\ctrl|WideOr7~2_combout\ & \regFile|Mux61~4_combout\))))) # (!\regFile|Mux29~4_combout\ & ((\ctrl|WideOr6~4_combout\ & ((\regFile|Mux61~4_combout\))) # 
-- (!\ctrl|WideOr6~4_combout\ & (\ctrl|WideOr7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr6~4_combout\,
	datab => \ctrl|WideOr7~2_combout\,
	datac => \regFile|Mux61~4_combout\,
	datad => \regFile|Mux29~4_combout\,
	combout => \ALU|Mux29~2_combout\);

-- Location: LCCOMB_X11_Y7_N10
\ALU|Mux29~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux29~4_combout\ = (\ALU|Mux7~14_combout\ & ((\ALU|Mux29~3_combout\ & (!\ALU|aluOut~1_combout\)) # (!\ALU|Mux29~3_combout\ & ((\ALU|Mux29~2_combout\))))) # (!\ALU|Mux7~14_combout\ & (((\ALU|Mux29~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|aluOut~1_combout\,
	datab => \ALU|Mux7~14_combout\,
	datac => \ALU|Mux29~3_combout\,
	datad => \ALU|Mux29~2_combout\,
	combout => \ALU|Mux29~4_combout\);

-- Location: LCCOMB_X18_Y10_N4
\ALU|Mux29~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux29~5_combout\ = (\ALU|Mux7~2_combout\ & ((\ALU|Mux7~5_combout\) # ((\regFile|Mux28~4_combout\)))) # (!\ALU|Mux7~2_combout\ & (!\ALU|Mux7~5_combout\ & ((\ALU|Mux29~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~2_combout\,
	datab => \ALU|Mux7~5_combout\,
	datac => \regFile|Mux28~4_combout\,
	datad => \ALU|Mux29~4_combout\,
	combout => \ALU|Mux29~5_combout\);

-- Location: LCCOMB_X18_Y10_N2
\ALU|Mux29~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux29~6_combout\ = (\ALU|Mux7~5_combout\ & ((\ALU|Mux29~5_combout\ & (\ALU|uFS|Add0~50_combout\)) # (!\ALU|Mux29~5_combout\ & ((\ALU|Mux29~1_combout\))))) # (!\ALU|Mux7~5_combout\ & (((\ALU|Mux29~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|uFS|Add0~50_combout\,
	datab => \ALU|Mux7~5_combout\,
	datac => \ALU|Mux29~1_combout\,
	datad => \ALU|Mux29~5_combout\,
	combout => \ALU|Mux29~6_combout\);

-- Location: LCCOMB_X18_Y10_N20
\ALU|Mux29~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux29~7_combout\ = (\ALU|SH|out[31]~0_combout\ & (\regFile|Mux30~4_combout\)) # (!\ALU|SH|out[31]~0_combout\ & ((\ALU|Mux29~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|SH|out[31]~0_combout\,
	datac => \regFile|Mux30~4_combout\,
	datad => \ALU|Mux29~6_combout\,
	combout => \ALU|Mux29~7_combout\);

-- Location: LCCOMB_X14_Y6_N12
\ProgCtr|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ProgCtr|Add0~2_combout\ = (\ProgCtr|ctrOutAux\(1) & (!\ProgCtr|Add0~1\)) # (!\ProgCtr|ctrOutAux\(1) & ((\ProgCtr|Add0~1\) # (GND)))
-- \ProgCtr|Add0~3\ = CARRY((!\ProgCtr|Add0~1\) # (!\ProgCtr|ctrOutAux\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ProgCtr|ctrOutAux\(1),
	datad => VCC,
	cin => \ProgCtr|Add0~1\,
	combout => \ProgCtr|Add0~2_combout\,
	cout => \ProgCtr|Add0~3\);

-- Location: LCCOMB_X14_Y6_N14
\ProgCtr|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ProgCtr|Add0~4_combout\ = (\ProgCtr|ctrOutAux\(2) & (\ProgCtr|Add0~3\ $ (GND))) # (!\ProgCtr|ctrOutAux\(2) & (!\ProgCtr|Add0~3\ & VCC))
-- \ProgCtr|Add0~5\ = CARRY((\ProgCtr|ctrOutAux\(2) & !\ProgCtr|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ProgCtr|ctrOutAux\(2),
	datad => VCC,
	cin => \ProgCtr|Add0~3\,
	combout => \ProgCtr|Add0~4_combout\,
	cout => \ProgCtr|Add0~5\);

-- Location: LCCOMB_X13_Y10_N0
\ProgCtr|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ProgCtr|Add0~28_combout\ = (\jmpCtrl|jmp~5_combout\ & (\ALU|Mux29~7_combout\)) # (!\jmpCtrl|jmp~5_combout\ & ((\ProgCtr|Add0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux29~7_combout\,
	datab => \ProgCtr|Add0~4_combout\,
	datad => \jmpCtrl|jmp~5_combout\,
	combout => \ProgCtr|Add0~28_combout\);

-- Location: FF_X13_Y10_N1
\ProgCtr|ctrOutAux[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	d => \ProgCtr|Add0~28_combout\,
	asdata => VCC,
	sload => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ProgCtr|ctrOutAux\(2));

-- Location: LCCOMB_X13_Y10_N14
\ProgCtr|Add0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \ProgCtr|Add0~29_combout\ = (\jmpCtrl|jmp~5_combout\ & ((\ALU|Mux28~7_combout\))) # (!\jmpCtrl|jmp~5_combout\ & (\ProgCtr|Add0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgCtr|Add0~6_combout\,
	datab => \ALU|Mux28~7_combout\,
	datad => \jmpCtrl|jmp~5_combout\,
	combout => \ProgCtr|Add0~29_combout\);

-- Location: FF_X13_Y10_N15
\ProgCtr|ctrOutAux[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	d => \ProgCtr|Add0~29_combout\,
	asdata => VCC,
	sload => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ProgCtr|ctrOutAux\(3));

-- Location: LCCOMB_X14_Y6_N30
\instRom|rom~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \instRom|rom~42_combout\ = (\ProgCtr|ctrOutAux\(3) & ((\ProgCtr|ctrOutAux\(0) & (!\ProgCtr|ctrOutAux\(1) & \ProgCtr|ctrOutAux\(2))) # (!\ProgCtr|ctrOutAux\(0) & ((!\ProgCtr|ctrOutAux\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgCtr|ctrOutAux\(3),
	datab => \ProgCtr|ctrOutAux\(0),
	datac => \ProgCtr|ctrOutAux\(1),
	datad => \ProgCtr|ctrOutAux\(2),
	combout => \instRom|rom~42_combout\);

-- Location: LCCOMB_X16_Y10_N12
\ctrl|Selector1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|Selector1~1_combout\ = (\ctrl|Selector0~4_combout\ & (\instRom|rom~42_combout\)) # (!\ctrl|Selector0~4_combout\ & ((\instRom|rom~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~42_combout\,
	datac => \instRom|rom~40_combout\,
	datad => \ctrl|Selector0~4_combout\,
	combout => \ctrl|Selector1~1_combout\);

-- Location: LCCOMB_X11_Y10_N26
\ctrl|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|Selector1~0_combout\ = (\instRom|rom~40_combout\ & (!\ProgCtr|ctrOutAux\(4) & (\instRom|rom~7_combout\ & \ctrl|Selector0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~40_combout\,
	datab => \ProgCtr|ctrOutAux\(4),
	datac => \instRom|rom~7_combout\,
	datad => \ctrl|Selector0~3_combout\,
	combout => \ctrl|Selector1~0_combout\);

-- Location: LCCOMB_X11_Y10_N28
\ctrl|Selector1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|Selector1~2_combout\ = (\ctrl|Selector1~0_combout\) # ((\ctrl|Selector1~1_combout\ & (\instRom|rom~41_combout\ & \ctrl|Selector2~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector1~1_combout\,
	datab => \instRom|rom~41_combout\,
	datac => \ctrl|Selector1~0_combout\,
	datad => \ctrl|Selector2~5_combout\,
	combout => \ctrl|Selector1~2_combout\);

-- Location: LCCOMB_X16_Y9_N4
\regFile|Mux30~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux30~2_combout\ = (\ctrl|Selector1~2_combout\ & (\ctrl|Selector2~7_combout\)) # (!\ctrl|Selector1~2_combout\ & ((\ctrl|Selector2~7_combout\ & (\regFile|regFile[1][1]~q\)) # (!\ctrl|Selector2~7_combout\ & ((\regFile|regFile[0][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector1~2_combout\,
	datab => \ctrl|Selector2~7_combout\,
	datac => \regFile|regFile[1][1]~q\,
	datad => \regFile|regFile[0][1]~q\,
	combout => \regFile|Mux30~2_combout\);

-- Location: LCCOMB_X16_Y9_N2
\regFile|Mux30~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux30~3_combout\ = (\ctrl|Selector1~2_combout\ & ((\regFile|Mux30~2_combout\ & (\regFile|regFile[3][1]~q\)) # (!\regFile|Mux30~2_combout\ & ((\regFile|regFile[2][1]~q\))))) # (!\ctrl|Selector1~2_combout\ & (((\regFile|Mux30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector1~2_combout\,
	datab => \regFile|regFile[3][1]~q\,
	datac => \regFile|Mux30~2_combout\,
	datad => \regFile|regFile[2][1]~q\,
	combout => \regFile|Mux30~3_combout\);

-- Location: LCCOMB_X10_Y9_N12
\regFile|Mux30~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux30~4_combout\ = (\ctrl|Selector0~6_combout\ & ((\regFile|Mux30~1_combout\))) # (!\ctrl|Selector0~6_combout\ & (\regFile|Mux30~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux30~3_combout\,
	datab => \regFile|Mux30~1_combout\,
	datad => \ctrl|Selector0~6_combout\,
	combout => \regFile|Mux30~4_combout\);

-- Location: LCCOMB_X12_Y6_N24
\ALU|Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux31~0_combout\ = (\ctrl|WideOr7~2_combout\ & (\ALU|uFS|Add0~45_combout\)) # (!\ctrl|WideOr7~2_combout\ & ((\ALU|Mult0|auto_generated|w513w\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr7~2_combout\,
	datac => \ALU|uFS|Add0~45_combout\,
	datad => \ALU|Mult0|auto_generated|w513w\(0),
	combout => \ALU|Mux31~0_combout\);

-- Location: LCCOMB_X12_Y6_N6
\ALU|Mux31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux31~1_combout\ = (\ctrl|WideOr6~4_combout\ & (((\ALU|Mux31~0_combout\ & !\ctrl|WideOr5~6_combout\)))) # (!\ctrl|WideOr6~4_combout\ & ((\regFile|Mux30~4_combout\) # ((\ctrl|WideOr5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux30~4_combout\,
	datab => \ALU|Mux31~0_combout\,
	datac => \ctrl|WideOr6~4_combout\,
	datad => \ctrl|WideOr5~6_combout\,
	combout => \ALU|Mux31~1_combout\);

-- Location: LCCOMB_X12_Y6_N14
\ALU|Mux31~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux31~9_combout\ = (\ctrl|WideOr7~2_combout\ & (\ctrl|WideOr6~4_combout\ $ (((\aluOp2[0]~14_combout\ & \ctrl|WideOr5~6_combout\))))) # (!\ctrl|WideOr7~2_combout\ & (!\ctrl|WideOr5~6_combout\ & (\ctrl|WideOr6~4_combout\ $ (\aluOp2[0]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr7~2_combout\,
	datab => \ctrl|WideOr6~4_combout\,
	datac => \aluOp2[0]~14_combout\,
	datad => \ctrl|WideOr5~6_combout\,
	combout => \ALU|Mux31~9_combout\);

-- Location: LCCOMB_X12_Y6_N20
\ALU|Mux31~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux31~10_combout\ = (\ctrl|WideOr6~4_combout\ & ((\ctrl|WideOr5~6_combout\ & (\ctrl|WideOr7~2_combout\)) # (!\ctrl|WideOr5~6_combout\ & ((\aluOp2[0]~14_combout\))))) # (!\ctrl|WideOr6~4_combout\ & ((\ctrl|WideOr5~6_combout\ & 
-- ((!\aluOp2[0]~14_combout\))) # (!\ctrl|WideOr5~6_combout\ & (\ctrl|WideOr7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr7~2_combout\,
	datab => \ctrl|WideOr6~4_combout\,
	datac => \aluOp2[0]~14_combout\,
	datad => \ctrl|WideOr5~6_combout\,
	combout => \ALU|Mux31~10_combout\);

-- Location: LCCOMB_X12_Y6_N30
\ALU|Mux31~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux31~5_combout\ = (\ctrl|WideOr6~4_combout\ & ((\ALU|Mult0|auto_generated|w513w\(0)))) # (!\ctrl|WideOr6~4_combout\ & (\ALU|uFS|Add0~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|WideOr6~4_combout\,
	datac => \ALU|uFS|Add0~45_combout\,
	datad => \ALU|Mult0|auto_generated|w513w\(0),
	combout => \ALU|Mux31~5_combout\);

-- Location: LCCOMB_X12_Y6_N0
\ALU|Mux31~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux31~4_combout\ = (\ctrl|Selector0~6_combout\ & ((\regFile|Mux31~1_combout\))) # (!\ctrl|Selector0~6_combout\ & (\regFile|Mux31~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regFile|Mux31~3_combout\,
	datac => \ctrl|Selector0~6_combout\,
	datad => \regFile|Mux31~1_combout\,
	combout => \ALU|Mux31~4_combout\);

-- Location: LCCOMB_X12_Y6_N4
\ALU|Mux31~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux31~6_combout\ = (\ctrl|WideOr7~2_combout\ & (\ctrl|WideOr5~6_combout\)) # (!\ctrl|WideOr7~2_combout\ & ((\ctrl|WideOr5~6_combout\ & ((\ALU|Mux31~4_combout\))) # (!\ctrl|WideOr5~6_combout\ & (\ALU|Mux31~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr7~2_combout\,
	datab => \ctrl|WideOr5~6_combout\,
	datac => \ALU|Mux31~5_combout\,
	datad => \ALU|Mux31~4_combout\,
	combout => \ALU|Mux31~6_combout\);

-- Location: LCCOMB_X12_Y6_N10
\ALU|Mux31~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux31~7_combout\ = (\ctrl|WideOr7~2_combout\ & ((\ALU|Mux31~1_combout\) # ((\ALU|Mux31~6_combout\ & \aluOp2[0]~14_combout\)))) # (!\ctrl|WideOr7~2_combout\ & (((\ALU|Mux31~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux31~1_combout\,
	datab => \ALU|Mux31~6_combout\,
	datac => \aluOp2[0]~14_combout\,
	datad => \ctrl|WideOr7~2_combout\,
	combout => \ALU|Mux31~7_combout\);

-- Location: LCCOMB_X12_Y6_N12
\ALU|Mux31~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux31~8_combout\ = (\ctrl|WideOr4~5_combout\ & (\ALU|Mux31~7_combout\)) # (!\ctrl|WideOr4~5_combout\ & ((\regFile|Mux31~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux31~7_combout\,
	datab => \regFile|Mux31~4_combout\,
	datad => \ctrl|WideOr4~5_combout\,
	combout => \ALU|Mux31~8_combout\);

-- Location: LCCOMB_X12_Y6_N26
\ALU|Mux31~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux31~11_combout\ = (\ctrl|WideOr4~5_combout\ & (((\ALU|Mux31~8_combout\)))) # (!\ctrl|WideOr4~5_combout\ & ((\ALU|Mux31~8_combout\ & (\ALU|Mux31~9_combout\)) # (!\ALU|Mux31~8_combout\ & ((\ALU|Mux31~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux31~9_combout\,
	datab => \ctrl|WideOr4~5_combout\,
	datac => \ALU|Mux31~10_combout\,
	datad => \ALU|Mux31~8_combout\,
	combout => \ALU|Mux31~11_combout\);

-- Location: LCCOMB_X8_Y10_N4
\ALU|Mux31~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux31~2_combout\ = (\ctrl|WideOr7~2_combout\) # (\aluOp2[0]~14_combout\ $ (((\regFile|Mux31~4_combout\ & \ctrl|WideOr6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr7~2_combout\,
	datab => \regFile|Mux31~4_combout\,
	datac => \ctrl|WideOr6~4_combout\,
	datad => \aluOp2[0]~14_combout\,
	combout => \ALU|Mux31~2_combout\);

-- Location: LCCOMB_X8_Y10_N14
\ALU|Mux31~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux31~3_combout\ = (\ctrl|WideOr7~2_combout\ & (((!\ctrl|WideOr5~6_combout\)) # (!\ctrl|WideOr4~5_combout\))) # (!\ctrl|WideOr7~2_combout\ & ((\ctrl|WideOr4~5_combout\) # (\ALU|Mux31~2_combout\ $ (\ctrl|WideOr5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr7~2_combout\,
	datab => \ctrl|WideOr4~5_combout\,
	datac => \ALU|Mux31~2_combout\,
	datad => \ctrl|WideOr5~6_combout\,
	combout => \ALU|Mux31~3_combout\);

-- Location: LCCOMB_X18_Y3_N28
\ALU|Div0|auto_generated|divider|divider|StageOut[990]~465\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[990]~465_combout\ = (\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[957]~435_combout\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & ((\aluOp2[31]~35_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[957]~435_combout\)) # (!\aluOp2[31]~35_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[30]~60_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[957]~435_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\,
	datac => \aluOp2[31]~35_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[30]~60_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[990]~465_combout\);

-- Location: LCCOMB_X18_Y3_N30
\ALU|Div0|auto_generated|divider|divider|StageOut[989]~466\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[989]~466_combout\ = (\aluOp2[31]~35_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[956]~436_combout\)))) # (!\aluOp2[31]~35_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[956]~436_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[29]~58_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[31]~35_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[956]~436_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[29]~58_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[989]~466_combout\);

-- Location: LCCOMB_X21_Y5_N26
\ALU|Div0|auto_generated|divider|divider|StageOut[988]~467\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[988]~467_combout\ = (\aluOp2[31]~35_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[955]~437_combout\)) # (!\aluOp2[31]~35_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[955]~437_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[28]~56_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[31]~35_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[955]~437_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[28]~56_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[988]~467_combout\);

-- Location: LCCOMB_X18_Y3_N20
\ALU|Div0|auto_generated|divider|divider|StageOut[987]~468\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[987]~468_combout\ = (\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[954]~438_combout\)) # 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & ((\aluOp2[31]~35_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[954]~438_combout\)) # (!\aluOp2[31]~35_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[27]~54_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[954]~438_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\,
	datac => \aluOp2[31]~35_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[27]~54_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[987]~468_combout\);

-- Location: LCCOMB_X23_Y7_N16
\ALU|Div0|auto_generated|divider|divider|StageOut[986]~469\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[986]~469_combout\ = (\aluOp2[31]~35_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[953]~439_combout\)) # (!\aluOp2[31]~35_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[953]~439_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[26]~52_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[953]~439_combout\,
	datab => \aluOp2[31]~35_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[26]~52_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[986]~469_combout\);

-- Location: LCCOMB_X18_Y3_N14
\ALU|Div0|auto_generated|divider|divider|StageOut[985]~470\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[985]~470_combout\ = (\aluOp2[31]~35_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[952]~440_combout\)) # (!\aluOp2[31]~35_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[952]~440_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[25]~50_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[31]~35_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[952]~440_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[25]~50_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[985]~470_combout\);

-- Location: LCCOMB_X21_Y7_N4
\ALU|Div0|auto_generated|divider|divider|StageOut[984]~471\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[984]~471_combout\ = (\aluOp2[31]~35_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[951]~441_combout\)) # (!\aluOp2[31]~35_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[951]~441_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[24]~48_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[31]~35_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[951]~441_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[24]~48_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[984]~471_combout\);

-- Location: LCCOMB_X21_Y7_N30
\ALU|Div0|auto_generated|divider|divider|StageOut[983]~472\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[983]~472_combout\ = (\aluOp2[31]~35_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[950]~442_combout\)) # (!\aluOp2[31]~35_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[950]~442_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[23]~46_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[31]~35_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[950]~442_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[23]~46_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[983]~472_combout\);

-- Location: LCCOMB_X18_Y5_N16
\ALU|Div0|auto_generated|divider|divider|StageOut[982]~473\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[982]~473_combout\ = (\aluOp2[31]~35_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[949]~443_combout\)) # (!\aluOp2[31]~35_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[949]~443_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[22]~44_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[31]~35_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[949]~443_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[22]~44_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[982]~473_combout\);

-- Location: LCCOMB_X16_Y7_N16
\ALU|Div0|auto_generated|divider|divider|StageOut[981]~474\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[981]~474_combout\ = (\aluOp2[31]~35_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[948]~444_combout\)) # (!\aluOp2[31]~35_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[948]~444_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[21]~42_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[948]~444_combout\,
	datab => \aluOp2[31]~35_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[21]~42_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[981]~474_combout\);

-- Location: LCCOMB_X18_Y7_N24
\ALU|Div0|auto_generated|divider|divider|StageOut[980]~475\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[980]~475_combout\ = (\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[947]~445_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & ((\aluOp2[31]~35_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[947]~445_combout\))) # (!\aluOp2[31]~35_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[20]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\,
	datab => \aluOp2[31]~35_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[20]~40_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|StageOut[947]~445_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[980]~475_combout\);

-- Location: LCCOMB_X18_Y7_N18
\ALU|Div0|auto_generated|divider|divider|StageOut[979]~476\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[979]~476_combout\ = (\aluOp2[31]~35_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[946]~446_combout\)) # (!\aluOp2[31]~35_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[946]~446_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[19]~38_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[946]~446_combout\,
	datab => \aluOp2[31]~35_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[19]~38_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[979]~476_combout\);

-- Location: LCCOMB_X18_Y6_N2
\ALU|Div0|auto_generated|divider|divider|StageOut[978]~477\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[978]~477_combout\ = (\aluOp2[31]~35_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[945]~447_combout\)) # (!\aluOp2[31]~35_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[945]~447_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[18]~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[31]~35_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[945]~447_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[18]~36_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[978]~477_combout\);

-- Location: LCCOMB_X18_Y6_N16
\ALU|Div0|auto_generated|divider|divider|StageOut[977]~478\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[977]~478_combout\ = (\aluOp2[31]~35_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[944]~448_combout\)) # (!\aluOp2[31]~35_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[944]~448_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[17]~34_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[944]~448_combout\,
	datab => \aluOp2[31]~35_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[17]~34_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[977]~478_combout\);

-- Location: LCCOMB_X18_Y4_N0
\ALU|Div0|auto_generated|divider|divider|StageOut[976]~479\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[976]~479_combout\ = (\aluOp2[31]~35_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[943]~449_combout\)) # (!\aluOp2[31]~35_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[943]~449_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[16]~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[31]~35_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[943]~449_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[16]~32_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[976]~479_combout\);

-- Location: LCCOMB_X18_Y4_N30
\ALU|Div0|auto_generated|divider|divider|StageOut[975]~480\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[975]~480_combout\ = (\aluOp2[31]~35_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[942]~450_combout\)) # (!\aluOp2[31]~35_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[942]~450_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[15]~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[942]~450_combout\,
	datab => \aluOp2[31]~35_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[15]~30_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[975]~480_combout\);

-- Location: LCCOMB_X18_Y6_N18
\ALU|Div0|auto_generated|divider|divider|StageOut[974]~481\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[974]~481_combout\ = (\aluOp2[31]~35_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[941]~451_combout\)) # (!\aluOp2[31]~35_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[941]~451_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[14]~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[31]~35_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[941]~451_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[14]~28_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[974]~481_combout\);

-- Location: LCCOMB_X18_Y4_N8
\ALU|Div0|auto_generated|divider|divider|StageOut[973]~482\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[973]~482_combout\ = (\aluOp2[31]~35_combout\ & (((\ALU|Div0|auto_generated|divider|divider|StageOut[940]~452_combout\)))) # (!\aluOp2[31]~35_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[940]~452_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & 
-- (\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[13]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[31]~35_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[13]~26_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|StageOut[940]~452_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[973]~482_combout\);

-- Location: LCCOMB_X18_Y4_N10
\ALU|Div0|auto_generated|divider|divider|StageOut[972]~483\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[972]~483_combout\ = (\aluOp2[31]~35_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[939]~453_combout\)) # (!\aluOp2[31]~35_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[939]~453_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[12]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[939]~453_combout\,
	datab => \aluOp2[31]~35_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[12]~24_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[972]~483_combout\);

-- Location: LCCOMB_X18_Y8_N30
\ALU|Div0|auto_generated|divider|divider|StageOut[971]~484\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[971]~484_combout\ = (\aluOp2[31]~35_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[938]~454_combout\)) # (!\aluOp2[31]~35_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[938]~454_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[11]~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[938]~454_combout\,
	datab => \aluOp2[31]~35_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[11]~22_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[971]~484_combout\);

-- Location: LCCOMB_X26_Y6_N0
\ALU|Div0|auto_generated|divider|divider|StageOut[970]~485\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[970]~485_combout\ = (\aluOp2[31]~35_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[937]~455_combout\)) # (!\aluOp2[31]~35_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[937]~455_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[10]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[937]~455_combout\,
	datab => \aluOp2[31]~35_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[10]~20_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[970]~485_combout\);

-- Location: LCCOMB_X16_Y7_N6
\ALU|Div0|auto_generated|divider|divider|StageOut[969]~486\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[969]~486_combout\ = (\aluOp2[31]~35_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[936]~456_combout\)) # (!\aluOp2[31]~35_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[936]~456_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[9]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[936]~456_combout\,
	datab => \aluOp2[31]~35_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[9]~18_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[969]~486_combout\);

-- Location: LCCOMB_X26_Y5_N18
\ALU|Div0|auto_generated|divider|divider|StageOut[968]~487\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[968]~487_combout\ = (\aluOp2[31]~35_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[935]~457_combout\)) # (!\aluOp2[31]~35_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[935]~457_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[31]~35_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[935]~457_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~16_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[968]~487_combout\);

-- Location: LCCOMB_X21_Y4_N10
\ALU|Div0|auto_generated|divider|divider|StageOut[967]~488\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[967]~488_combout\ = (\aluOp2[31]~35_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[934]~458_combout\)) # (!\aluOp2[31]~35_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[934]~458_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[7]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[31]~35_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[934]~458_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[7]~14_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[967]~488_combout\);

-- Location: LCCOMB_X17_Y8_N12
\ALU|Div0|auto_generated|divider|divider|StageOut[966]~489\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[966]~489_combout\ = (\aluOp2[31]~35_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[933]~459_combout\)) # (!\aluOp2[31]~35_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[933]~459_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[31]~35_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[933]~459_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~12_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[966]~489_combout\);

-- Location: LCCOMB_X17_Y8_N2
\ALU|Div0|auto_generated|divider|divider|StageOut[965]~490\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[965]~490_combout\ = (\aluOp2[31]~35_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[932]~460_combout\)) # (!\aluOp2[31]~35_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[932]~460_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[932]~460_combout\,
	datab => \aluOp2[31]~35_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~10_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[965]~490_combout\);

-- Location: LCCOMB_X17_Y8_N8
\ALU|Div0|auto_generated|divider|divider|StageOut[964]~491\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[964]~491_combout\ = (\aluOp2[31]~35_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[931]~461_combout\)) # (!\aluOp2[31]~35_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[931]~461_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[931]~461_combout\,
	datab => \aluOp2[31]~35_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~8_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[964]~491_combout\);

-- Location: LCCOMB_X17_Y8_N10
\ALU|Div0|auto_generated|divider|divider|StageOut[963]~492\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[963]~492_combout\ = (\aluOp2[31]~35_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[930]~462_combout\)) # (!\aluOp2[31]~35_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[930]~462_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[31]~35_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[930]~462_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~6_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[963]~492_combout\);

-- Location: LCCOMB_X17_Y8_N0
\ALU|Div0|auto_generated|divider|divider|StageOut[962]~493\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[962]~493_combout\ = (\aluOp2[31]~35_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[929]~463_combout\)) # (!\aluOp2[31]~35_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[929]~463_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[31]~35_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[929]~463_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~4_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[962]~493_combout\);

-- Location: LCCOMB_X17_Y8_N6
\ALU|Div0|auto_generated|divider|divider|StageOut[961]~494\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[961]~494_combout\ = (\aluOp2[31]~35_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[928]~464_combout\)) # (!\aluOp2[31]~35_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[928]~464_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & 
-- ((\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[31]~35_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[928]~464_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~2_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[961]~494_combout\);

-- Location: LCCOMB_X18_Y7_N0
\ALU|Div0|auto_generated|divider|divider|StageOut[960]~495\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|StageOut[960]~495_combout\ = (\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & (((\regFile|Mux30~4_combout\)))) # 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\ & ((\aluOp2[31]~35_combout\ & ((\regFile|Mux30~4_combout\))) # (!\aluOp2[31]~35_combout\ & (\ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[0]~0_combout\,
	datac => \aluOp2[31]~35_combout\,
	datad => \regFile|Mux30~4_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|StageOut[960]~495_combout\);

-- Location: LCCOMB_X17_Y8_N16
\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[0]~1_cout\ = CARRY((\regFile|Mux31~4_combout\) # (!\aluOp2[0]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[0]~14_combout\,
	datab => \regFile|Mux31~4_combout\,
	datad => VCC,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[0]~1_cout\);

-- Location: LCCOMB_X17_Y8_N18
\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~3_cout\ = CARRY((\aluOp2[1]~10_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[0]~1_cout\) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[960]~495_combout\))) # (!\aluOp2[1]~10_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[960]~495_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[0]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[1]~10_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[960]~495_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[0]~1_cout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~3_cout\);

-- Location: LCCOMB_X17_Y8_N20
\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~5_cout\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[961]~494_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~3_cout\) # 
-- (!\regFile|Mux61~4_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[961]~494_combout\ & (!\regFile|Mux61~4_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[961]~494_combout\,
	datab => \regFile|Mux61~4_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~3_cout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~5_cout\);

-- Location: LCCOMB_X17_Y8_N22
\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~7_cout\ = CARRY((\aluOp2[3]~187_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~5_cout\) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[962]~493_combout\))) # (!\aluOp2[3]~187_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[962]~493_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[3]~187_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[962]~493_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~5_cout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~7_cout\);

-- Location: LCCOMB_X17_Y8_N24
\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~9_cout\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[963]~492_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~7_cout\) # 
-- (!\aluOp2[4]~155_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[963]~492_combout\ & (!\aluOp2[4]~155_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[963]~492_combout\,
	datab => \aluOp2[4]~155_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~7_cout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~9_cout\);

-- Location: LCCOMB_X17_Y8_N26
\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~11_cout\ = CARRY((\aluOp2[5]~186_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~9_cout\) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[964]~491_combout\))) # (!\aluOp2[5]~186_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[964]~491_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[5]~186_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[964]~491_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~9_cout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~11_cout\);

-- Location: LCCOMB_X17_Y8_N28
\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~13_cout\ = CARRY((\aluOp2[6]~177_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[965]~490_combout\ & 
-- !\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~11_cout\)) # (!\aluOp2[6]~177_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[965]~490_combout\) # 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[6]~177_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[965]~490_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~11_cout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~13_cout\);

-- Location: LCCOMB_X17_Y8_N30
\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[7]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[7]~15_cout\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[966]~489_combout\ & (\aluOp2[7]~149_combout\ & 
-- !\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~13_cout\)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[966]~489_combout\ & ((\aluOp2[7]~149_combout\) # 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[966]~489_combout\,
	datab => \aluOp2[7]~149_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~13_cout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[7]~15_cout\);

-- Location: LCCOMB_X17_Y7_N0
\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[8]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[8]~17_cout\ = CARRY((\aluOp2[8]~143_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[967]~488_combout\ & 
-- !\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[7]~15_cout\)) # (!\aluOp2[8]~143_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[967]~488_combout\) # 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[7]~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[8]~143_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[967]~488_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[7]~15_cout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[8]~17_cout\);

-- Location: LCCOMB_X17_Y7_N2
\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[9]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[9]~19_cout\ = CARRY((\aluOp2[9]~137_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[8]~17_cout\) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[968]~487_combout\))) # (!\aluOp2[9]~137_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[968]~487_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[8]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[9]~137_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[968]~487_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[8]~17_cout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[9]~19_cout\);

-- Location: LCCOMB_X17_Y7_N4
\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[10]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[10]~21_cout\ = CARRY((\aluOp2[10]~19_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[969]~486_combout\ & 
-- !\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[9]~19_cout\)) # (!\aluOp2[10]~19_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[969]~486_combout\) # 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[9]~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[10]~19_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[969]~486_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[9]~19_cout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[10]~21_cout\);

-- Location: LCCOMB_X17_Y7_N6
\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[11]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[11]~23_cout\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[970]~485_combout\ & (\aluOp2[11]~24_combout\ & 
-- !\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[10]~21_cout\)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[970]~485_combout\ & ((\aluOp2[11]~24_combout\) # 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[10]~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[970]~485_combout\,
	datab => \aluOp2[11]~24_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[10]~21_cout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[11]~23_cout\);

-- Location: LCCOMB_X17_Y7_N8
\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[12]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[12]~25_cout\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[971]~484_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[11]~23_cout\) # 
-- (!\aluOp2[12]~29_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[971]~484_combout\ & (!\aluOp2[12]~29_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[11]~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[971]~484_combout\,
	datab => \aluOp2[12]~29_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[11]~23_cout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[12]~25_cout\);

-- Location: LCCOMB_X17_Y7_N10
\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[13]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[13]~27_cout\ = CARRY((\aluOp2[13]~119_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[12]~25_cout\) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[972]~483_combout\))) # (!\aluOp2[13]~119_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[972]~483_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[12]~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[13]~119_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[972]~483_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[12]~25_cout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[13]~27_cout\);

-- Location: LCCOMB_X17_Y7_N12
\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[14]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[14]~29_cout\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[973]~482_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[13]~27_cout\) # 
-- (!\aluOp2[14]~124_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[973]~482_combout\ & (!\aluOp2[14]~124_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[13]~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[973]~482_combout\,
	datab => \aluOp2[14]~124_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[13]~27_cout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[14]~29_cout\);

-- Location: LCCOMB_X17_Y7_N14
\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[15]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[15]~31_cout\ = CARRY((\aluOp2[15]~129_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[14]~29_cout\) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[974]~481_combout\))) # (!\aluOp2[15]~129_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[974]~481_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[14]~29_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[15]~129_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[974]~481_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[14]~29_cout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[15]~31_cout\);

-- Location: LCCOMB_X17_Y7_N16
\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[16]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[16]~33_cout\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[975]~480_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[15]~31_cout\) # 
-- (!\aluOp2[16]~114_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[975]~480_combout\ & (!\aluOp2[16]~114_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[15]~31_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[975]~480_combout\,
	datab => \aluOp2[16]~114_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[15]~31_cout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[16]~33_cout\);

-- Location: LCCOMB_X17_Y7_N18
\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[17]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[17]~35_cout\ = CARRY((\aluOp2[17]~104_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[16]~33_cout\) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[976]~479_combout\))) # (!\aluOp2[17]~104_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[976]~479_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[16]~33_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[17]~104_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[976]~479_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[16]~33_cout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[17]~35_cout\);

-- Location: LCCOMB_X17_Y7_N20
\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[18]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[18]~37_cout\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[977]~478_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[17]~35_cout\) # 
-- (!\aluOp2[18]~109_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[977]~478_combout\ & (!\aluOp2[18]~109_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[17]~35_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[977]~478_combout\,
	datab => \aluOp2[18]~109_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[17]~35_cout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[18]~37_cout\);

-- Location: LCCOMB_X17_Y7_N22
\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[19]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[19]~39_cout\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[978]~477_combout\ & (\aluOp2[19]~89_combout\ & 
-- !\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[18]~37_cout\)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[978]~477_combout\ & ((\aluOp2[19]~89_combout\) # 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[18]~37_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[978]~477_combout\,
	datab => \aluOp2[19]~89_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[18]~37_cout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[19]~39_cout\);

-- Location: LCCOMB_X17_Y7_N24
\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[20]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[20]~41_cout\ = CARRY((\aluOp2[20]~94_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[979]~476_combout\ & 
-- !\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[19]~39_cout\)) # (!\aluOp2[20]~94_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[979]~476_combout\) # 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[19]~39_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[20]~94_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[979]~476_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[19]~39_cout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[20]~41_cout\);

-- Location: LCCOMB_X17_Y7_N26
\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[21]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[21]~43_cout\ = CARRY((\aluOp2[21]~99_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[20]~41_cout\) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[980]~475_combout\))) # (!\aluOp2[21]~99_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[980]~475_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[20]~41_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[21]~99_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[980]~475_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[20]~41_cout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[21]~43_cout\);

-- Location: LCCOMB_X17_Y7_N28
\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[22]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[22]~45_cout\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[981]~474_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[21]~43_cout\) # 
-- (!\aluOp2[22]~79_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[981]~474_combout\ & (!\aluOp2[22]~79_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[21]~43_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[981]~474_combout\,
	datab => \aluOp2[22]~79_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[21]~43_cout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[22]~45_cout\);

-- Location: LCCOMB_X17_Y7_N30
\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[23]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[23]~47_cout\ = CARRY((\aluOp2[23]~84_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[22]~45_cout\) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[982]~473_combout\))) # (!\aluOp2[23]~84_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[982]~473_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[22]~45_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[23]~84_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[982]~473_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[22]~45_cout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[23]~47_cout\);

-- Location: LCCOMB_X17_Y6_N0
\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[24]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[24]~49_cout\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[983]~472_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[23]~47_cout\) # 
-- (!\aluOp2[24]~74_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[983]~472_combout\ & (!\aluOp2[24]~74_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[23]~47_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[983]~472_combout\,
	datab => \aluOp2[24]~74_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[23]~47_cout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[24]~49_cout\);

-- Location: LCCOMB_X17_Y6_N2
\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[25]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[25]~51_cout\ = CARRY((\aluOp2[25]~69_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[24]~49_cout\) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[984]~471_combout\))) # (!\aluOp2[25]~69_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[984]~471_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[24]~49_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[25]~69_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[984]~471_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[24]~49_cout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[25]~51_cout\);

-- Location: LCCOMB_X17_Y6_N4
\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[26]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[26]~53_cout\ = CARRY((\aluOp2[26]~58_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[985]~470_combout\ & 
-- !\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[25]~51_cout\)) # (!\aluOp2[26]~58_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[985]~470_combout\) # 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[25]~51_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[26]~58_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[985]~470_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[25]~51_cout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[26]~53_cout\);

-- Location: LCCOMB_X17_Y6_N6
\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[27]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[27]~55_cout\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[986]~469_combout\ & (\aluOp2[27]~63_combout\ & 
-- !\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[26]~53_cout\)) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[986]~469_combout\ & ((\aluOp2[27]~63_combout\) # 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[26]~53_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[986]~469_combout\,
	datab => \aluOp2[27]~63_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[26]~53_cout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[27]~55_cout\);

-- Location: LCCOMB_X17_Y6_N8
\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[28]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[28]~57_cout\ = CARRY((\aluOp2[28]~53_combout\ & (\ALU|Div0|auto_generated|divider|divider|StageOut[987]~468_combout\ & 
-- !\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[27]~55_cout\)) # (!\aluOp2[28]~53_combout\ & ((\ALU|Div0|auto_generated|divider|divider|StageOut[987]~468_combout\) # 
-- (!\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[27]~55_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[28]~53_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[987]~468_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[27]~55_cout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[28]~57_cout\);

-- Location: LCCOMB_X17_Y6_N10
\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[29]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[29]~59_cout\ = CARRY((\aluOp2[29]~47_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[28]~57_cout\) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[988]~467_combout\))) # (!\aluOp2[29]~47_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[988]~467_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[28]~57_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[29]~47_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[988]~467_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[28]~57_cout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[29]~59_cout\);

-- Location: LCCOMB_X17_Y6_N12
\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[30]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[30]~61_cout\ = CARRY((\ALU|Div0|auto_generated|divider|divider|StageOut[989]~466_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[29]~59_cout\) # 
-- (!\aluOp2[30]~41_combout\))) # (!\ALU|Div0|auto_generated|divider|divider|StageOut[989]~466_combout\ & (!\aluOp2[30]~41_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[29]~59_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|StageOut[989]~466_combout\,
	datab => \aluOp2[30]~41_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[29]~59_cout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[30]~61_cout\);

-- Location: LCCOMB_X17_Y6_N14
\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[31]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[31]~63_cout\ = CARRY((\aluOp2[31]~35_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[30]~61_cout\) # 
-- (!\ALU|Div0|auto_generated|divider|divider|StageOut[990]~465_combout\))) # (!\aluOp2[31]~35_combout\ & (!\ALU|Div0|auto_generated|divider|divider|StageOut[990]~465_combout\ & !\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[30]~61_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[31]~35_combout\,
	datab => \ALU|Div0|auto_generated|divider|divider|StageOut[990]~465_combout\,
	datad => VCC,
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[30]~61_cout\,
	cout => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[31]~63_cout\);

-- Location: LCCOMB_X17_Y6_N16
\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[32]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[32]~64_combout\ = \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[31]~63_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[31]~63_cout\,
	combout => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[32]~64_combout\);

-- Location: LCCOMB_X17_Y6_N18
\ALU|Mux31~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux31~12_combout\ = (\ALU|Mux31~11_combout\ & (((\ALU|Mux31~3_combout\) # (!\ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[32]~64_combout\)) # (!\ALU|Mux31~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux31~1_combout\,
	datab => \ALU|Mux31~11_combout\,
	datac => \ALU|Mux31~3_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[32]~64_combout\,
	combout => \ALU|Mux31~12_combout\);

-- Location: LCCOMB_X17_Y6_N26
\ProgCtr|Add0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \ProgCtr|Add0~25_combout\ = (\jmpCtrl|jmp~5_combout\ & ((\ALU|Mux31~12_combout\))) # (!\jmpCtrl|jmp~5_combout\ & (\ProgCtr|Add0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgCtr|Add0~0_combout\,
	datab => \ALU|Mux31~12_combout\,
	datad => \jmpCtrl|jmp~5_combout\,
	combout => \ProgCtr|Add0~25_combout\);

-- Location: FF_X17_Y6_N27
\ProgCtr|ctrOutAux[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	d => \ProgCtr|Add0~25_combout\,
	asdata => VCC,
	sload => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ProgCtr|ctrOutAux\(0));

-- Location: LCCOMB_X13_Y10_N18
\ProgCtr|Add0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \ProgCtr|Add0~27_combout\ = (\jmpCtrl|jmp~5_combout\ & ((\ALU|Mux30~7_combout\))) # (!\jmpCtrl|jmp~5_combout\ & (\ProgCtr|Add0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgCtr|Add0~2_combout\,
	datab => \ALU|Mux30~7_combout\,
	datad => \jmpCtrl|jmp~5_combout\,
	combout => \ProgCtr|Add0~27_combout\);

-- Location: FF_X13_Y10_N19
\ProgCtr|ctrOutAux[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	d => \ProgCtr|Add0~27_combout\,
	asdata => VCC,
	sload => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ProgCtr|ctrOutAux\(1));

-- Location: LCCOMB_X17_Y10_N2
\instRom|rom~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \instRom|rom~43_combout\ = (\ProgCtr|ctrOutAux\(2) & (\ProgCtr|ctrOutAux\(1) $ (((\ProgCtr|ctrOutAux\(3) & \ProgCtr|ctrOutAux\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgCtr|ctrOutAux\(1),
	datab => \ProgCtr|ctrOutAux\(2),
	datac => \ProgCtr|ctrOutAux\(3),
	datad => \ProgCtr|ctrOutAux\(0),
	combout => \instRom|rom~43_combout\);

-- Location: LCCOMB_X11_Y10_N8
\ctrl|Selector0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|Selector0~5_combout\ = (\ctrl|Selector2~5_combout\ & ((\ctrl|Selector0~4_combout\ & ((\instRom|rom~44_combout\))) # (!\ctrl|Selector0~4_combout\ & (\instRom|rom~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~43_combout\,
	datab => \instRom|rom~44_combout\,
	datac => \ctrl|Selector0~4_combout\,
	datad => \ctrl|Selector2~5_combout\,
	combout => \ctrl|Selector0~5_combout\);

-- Location: LCCOMB_X11_Y10_N30
\ctrl|Selector0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|Selector0~6_combout\ = (\instRom|rom~41_combout\ & ((\ctrl|Selector0~5_combout\) # ((\instRom|rom~43_combout\ & \ctrl|Selector0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~43_combout\,
	datab => \instRom|rom~41_combout\,
	datac => \ctrl|Selector0~5_combout\,
	datad => \ctrl|Selector0~3_combout\,
	combout => \ctrl|Selector0~6_combout\);

-- Location: LCCOMB_X18_Y8_N12
\regFile|Mux27~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|Mux27~4_combout\ = (\ctrl|Selector0~6_combout\ & ((\regFile|Mux27~1_combout\))) # (!\ctrl|Selector0~6_combout\ & (\regFile|Mux27~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Selector0~6_combout\,
	datab => \regFile|Mux27~3_combout\,
	datad => \regFile|Mux27~1_combout\,
	combout => \regFile|Mux27~4_combout\);

-- Location: LCCOMB_X12_Y14_N22
\ALU|Mux26~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux26~2_combout\ = (\regFile|Mux26~4_combout\ & (\ctrl|WideOr6~4_combout\ $ (((\aluOp2[5]~186_combout\ & !\ctrl|WideOr7~2_combout\))))) # (!\regFile|Mux26~4_combout\ & ((\ctrl|WideOr6~4_combout\ & (\aluOp2[5]~186_combout\)) # 
-- (!\ctrl|WideOr6~4_combout\ & ((\ctrl|WideOr7~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux26~4_combout\,
	datab => \ctrl|WideOr6~4_combout\,
	datac => \aluOp2[5]~186_combout\,
	datad => \ctrl|WideOr7~2_combout\,
	combout => \ALU|Mux26~2_combout\);

-- Location: LCCOMB_X12_Y14_N4
\ALU|aluOut~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|aluOut~4_combout\ = \aluOp2[5]~186_combout\ $ (((\ctrl|Selector0~6_combout\ & ((\regFile|Mux26~1_combout\))) # (!\ctrl|Selector0~6_combout\ & (\regFile|Mux26~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux26~3_combout\,
	datab => \ctrl|Selector0~6_combout\,
	datac => \aluOp2[5]~186_combout\,
	datad => \regFile|Mux26~1_combout\,
	combout => \ALU|aluOut~4_combout\);

-- Location: LCCOMB_X12_Y14_N26
\ALU|Mux26~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux26~3_combout\ = (\ALU|Mux7~14_combout\ & ((\ALU|Mux26~2_combout\) # ((\ALU|Mux7~3_combout\)))) # (!\ALU|Mux7~14_combout\ & (((!\ALU|aluOut~4_combout\ & !\ALU|Mux7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux26~2_combout\,
	datab => \ALU|aluOut~4_combout\,
	datac => \ALU|Mux7~14_combout\,
	datad => \ALU|Mux7~3_combout\,
	combout => \ALU|Mux26~3_combout\);

-- Location: LCCOMB_X12_Y14_N28
\ALU|Mux26~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux26~4_combout\ = (\ALU|Mux26~3_combout\ & (((!\regFile|Mux26~4_combout\) # (!\aluOp2[5]~186_combout\)) # (!\ALU|Mux7~3_combout\))) # (!\ALU|Mux26~3_combout\ & (\ALU|Mux7~3_combout\ & (!\aluOp2[5]~186_combout\ & !\regFile|Mux26~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux26~3_combout\,
	datab => \ALU|Mux7~3_combout\,
	datac => \aluOp2[5]~186_combout\,
	datad => \regFile|Mux26~4_combout\,
	combout => \ALU|Mux26~4_combout\);

-- Location: LCCOMB_X16_Y8_N20
\ALU|Div0|auto_generated|divider|divider|selnose[858]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose\(858) = ((\aluOp2[27]~63_combout\) # (\ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\)) # (!\ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Div0|auto_generated|divider|divider|selnose[891]~44_combout\,
	datac => \aluOp2[27]~63_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|selnose\(858));

-- Location: LCCOMB_X16_Y8_N18
\ALU|Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux26~0_combout\ = (\ALU|Mux7~3_combout\ & (\ALU|Mux7~4_combout\)) # (!\ALU|Mux7~3_combout\ & ((\ALU|Mux7~4_combout\ & ((!\ALU|Div0|auto_generated|divider|divider|selnose\(858)))) # (!\ALU|Mux7~4_combout\ & (\ALU|Mult0|auto_generated|w513w\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~3_combout\,
	datab => \ALU|Mux7~4_combout\,
	datac => \ALU|Mult0|auto_generated|w513w\(5),
	datad => \ALU|Div0|auto_generated|divider|divider|selnose\(858),
	combout => \ALU|Mux26~0_combout\);

-- Location: LCCOMB_X16_Y8_N28
\ALU|Mux26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux26~1_combout\ = (\ALU|Mux7~3_combout\ & ((\ALU|Mux26~0_combout\ & (\aluOp2[5]~186_combout\)) # (!\ALU|Mux26~0_combout\ & ((\regFile|Mux26~4_combout\))))) # (!\ALU|Mux7~3_combout\ & (((\ALU|Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~3_combout\,
	datab => \aluOp2[5]~186_combout\,
	datac => \regFile|Mux26~4_combout\,
	datad => \ALU|Mux26~0_combout\,
	combout => \ALU|Mux26~1_combout\);

-- Location: LCCOMB_X16_Y8_N6
\ALU|Mux26~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux26~5_combout\ = (\ALU|Mux7~5_combout\ & ((\ALU|Mux7~2_combout\) # ((\ALU|Mux26~1_combout\)))) # (!\ALU|Mux7~5_combout\ & (!\ALU|Mux7~2_combout\ & (\ALU|Mux26~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~5_combout\,
	datab => \ALU|Mux7~2_combout\,
	datac => \ALU|Mux26~4_combout\,
	datad => \ALU|Mux26~1_combout\,
	combout => \ALU|Mux26~5_combout\);

-- Location: LCCOMB_X16_Y8_N24
\ALU|Mux26~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux26~6_combout\ = (\ALU|Mux7~2_combout\ & ((\ALU|Mux26~5_combout\ & (\ALU|uFS|Add0~59_combout\)) # (!\ALU|Mux26~5_combout\ & ((\regFile|Mux25~4_combout\))))) # (!\ALU|Mux7~2_combout\ & (((\ALU|Mux26~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|uFS|Add0~59_combout\,
	datab => \ALU|Mux7~2_combout\,
	datac => \regFile|Mux25~4_combout\,
	datad => \ALU|Mux26~5_combout\,
	combout => \ALU|Mux26~6_combout\);

-- Location: LCCOMB_X16_Y8_N2
\ALU|Mux26~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux26~7_combout\ = (\ALU|SH|out[31]~0_combout\ & (\regFile|Mux27~4_combout\)) # (!\ALU|SH|out[31]~0_combout\ & ((\ALU|Mux26~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regFile|Mux27~4_combout\,
	datac => \ALU|SH|out[31]~0_combout\,
	datad => \ALU|Mux26~6_combout\,
	combout => \ALU|Mux26~7_combout\);

-- Location: LCCOMB_X14_Y6_N20
\ProgCtr|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ProgCtr|Add0~10_combout\ = (\ProgCtr|ctrOutAux\(5) & (!\ProgCtr|Add0~9\)) # (!\ProgCtr|ctrOutAux\(5) & ((\ProgCtr|Add0~9\) # (GND)))
-- \ProgCtr|Add0~11\ = CARRY((!\ProgCtr|Add0~9\) # (!\ProgCtr|ctrOutAux\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ProgCtr|ctrOutAux\(5),
	datad => VCC,
	cin => \ProgCtr|Add0~9\,
	combout => \ProgCtr|Add0~10_combout\,
	cout => \ProgCtr|Add0~11\);

-- Location: LCCOMB_X13_Y10_N12
\ProgCtr|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ProgCtr|Add0~12_combout\ = (\jmpCtrl|jmp~5_combout\ & (\ALU|Mux26~7_combout\)) # (!\jmpCtrl|jmp~5_combout\ & ((\ProgCtr|Add0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux26~7_combout\,
	datab => \ProgCtr|Add0~10_combout\,
	datad => \jmpCtrl|jmp~5_combout\,
	combout => \ProgCtr|Add0~12_combout\);

-- Location: FF_X13_Y10_N13
\ProgCtr|ctrOutAux[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	d => \ProgCtr|Add0~12_combout\,
	asdata => VCC,
	sload => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ProgCtr|ctrOutAux\(5));

-- Location: LCCOMB_X14_Y6_N22
\ProgCtr|Add0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ProgCtr|Add0~13_combout\ = (\ProgCtr|ctrOutAux\(6) & (\ProgCtr|Add0~11\ $ (GND))) # (!\ProgCtr|ctrOutAux\(6) & (!\ProgCtr|Add0~11\ & VCC))
-- \ProgCtr|Add0~14\ = CARRY((\ProgCtr|ctrOutAux\(6) & !\ProgCtr|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ProgCtr|ctrOutAux\(6),
	datad => VCC,
	cin => \ProgCtr|Add0~11\,
	combout => \ProgCtr|Add0~13_combout\,
	cout => \ProgCtr|Add0~14\);

-- Location: LCCOMB_X13_Y10_N26
\ProgCtr|Add0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ProgCtr|Add0~15_combout\ = (\jmpCtrl|jmp~5_combout\ & (\ALU|Mux25~7_combout\)) # (!\jmpCtrl|jmp~5_combout\ & ((\ProgCtr|Add0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux25~7_combout\,
	datab => \ProgCtr|Add0~13_combout\,
	datad => \jmpCtrl|jmp~5_combout\,
	combout => \ProgCtr|Add0~15_combout\);

-- Location: FF_X13_Y10_N27
\ProgCtr|ctrOutAux[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	d => \ProgCtr|Add0~15_combout\,
	asdata => VCC,
	sload => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ProgCtr|ctrOutAux\(6));

-- Location: LCCOMB_X14_Y6_N24
\ProgCtr|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ProgCtr|Add0~16_combout\ = (\ProgCtr|ctrOutAux\(7) & (!\ProgCtr|Add0~14\)) # (!\ProgCtr|ctrOutAux\(7) & ((\ProgCtr|Add0~14\) # (GND)))
-- \ProgCtr|Add0~17\ = CARRY((!\ProgCtr|Add0~14\) # (!\ProgCtr|ctrOutAux\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ProgCtr|ctrOutAux\(7),
	datad => VCC,
	cin => \ProgCtr|Add0~14\,
	combout => \ProgCtr|Add0~16_combout\,
	cout => \ProgCtr|Add0~17\);

-- Location: LCCOMB_X14_Y8_N12
\ProgCtr|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ProgCtr|Add0~18_combout\ = (\jmpCtrl|jmp~5_combout\ & (\ALU|Mux24~7_combout\)) # (!\jmpCtrl|jmp~5_combout\ & ((\ProgCtr|Add0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux24~7_combout\,
	datab => \ProgCtr|Add0~16_combout\,
	datad => \jmpCtrl|jmp~5_combout\,
	combout => \ProgCtr|Add0~18_combout\);

-- Location: FF_X14_Y8_N13
\ProgCtr|ctrOutAux[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	d => \ProgCtr|Add0~18_combout\,
	asdata => VCC,
	sload => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ProgCtr|ctrOutAux\(7));

-- Location: LCCOMB_X14_Y6_N26
\ProgCtr|Add0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ProgCtr|Add0~19_combout\ = (\ProgCtr|ctrOutAux\(8) & (\ProgCtr|Add0~17\ $ (GND))) # (!\ProgCtr|ctrOutAux\(8) & (!\ProgCtr|Add0~17\ & VCC))
-- \ProgCtr|Add0~20\ = CARRY((\ProgCtr|ctrOutAux\(8) & !\ProgCtr|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ProgCtr|ctrOutAux\(8),
	datad => VCC,
	cin => \ProgCtr|Add0~17\,
	combout => \ProgCtr|Add0~19_combout\,
	cout => \ProgCtr|Add0~20\);

-- Location: LCCOMB_X13_Y10_N4
\ProgCtr|Add0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \ProgCtr|Add0~21_combout\ = (\jmpCtrl|jmp~5_combout\ & ((\ALU|Mux23~7_combout\))) # (!\jmpCtrl|jmp~5_combout\ & (\ProgCtr|Add0~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgCtr|Add0~19_combout\,
	datab => \ALU|Mux23~7_combout\,
	datad => \jmpCtrl|jmp~5_combout\,
	combout => \ProgCtr|Add0~21_combout\);

-- Location: FF_X13_Y10_N5
\ProgCtr|ctrOutAux[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	d => \ProgCtr|Add0~21_combout\,
	asdata => VCC,
	sload => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ProgCtr|ctrOutAux\(8));

-- Location: LCCOMB_X13_Y10_N28
\instRom|rom~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \instRom|rom~6_combout\ = (!\ProgCtr|ctrOutAux\(5) & (!\ProgCtr|ctrOutAux\(8) & (!\ProgCtr|ctrOutAux\(6) & !\ProgCtr|ctrOutAux\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgCtr|ctrOutAux\(5),
	datab => \ProgCtr|ctrOutAux\(8),
	datac => \ProgCtr|ctrOutAux\(6),
	datad => \ProgCtr|ctrOutAux\(7),
	combout => \instRom|rom~6_combout\);

-- Location: LCCOMB_X14_Y10_N12
\instRom|rom~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \instRom|rom~17_combout\ = (!\ProgCtr|ctrOutAux\(9) & (\instRom|rom~6_combout\ & \instRom|rom~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ProgCtr|ctrOutAux\(9),
	datac => \instRom|rom~6_combout\,
	datad => \instRom|rom~16_combout\,
	combout => \instRom|rom~17_combout\);

-- Location: LCCOMB_X26_Y13_N2
\ctrl|WideOr7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|WideOr7~1_combout\ = (\instRom|rom~29_combout\ & (\ctrl|Selector7~4_combout\ & (\instRom|rom~24_combout\ & !\instRom|rom~32_combout\))) # (!\instRom|rom~29_combout\ & (\ctrl|Selector7~4_combout\ $ (((\instRom|rom~24_combout\) # 
-- (!\instRom|rom~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010010010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~29_combout\,
	datab => \ctrl|Selector7~4_combout\,
	datac => \instRom|rom~24_combout\,
	datad => \instRom|rom~32_combout\,
	combout => \ctrl|WideOr7~1_combout\);

-- Location: LCCOMB_X26_Y13_N8
\ctrl|WideOr7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|WideOr7~3_combout\ = (\instRom|rom~29_combout\ & ((\ctrl|Selector7~4_combout\) # ((\instRom|rom~24_combout\) # (\instRom|rom~32_combout\)))) # (!\instRom|rom~29_combout\ & ((\ctrl|Selector7~4_combout\ $ (!\instRom|rom~32_combout\)) # 
-- (!\instRom|rom~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~29_combout\,
	datab => \ctrl|Selector7~4_combout\,
	datac => \instRom|rom~24_combout\,
	datad => \instRom|rom~32_combout\,
	combout => \ctrl|WideOr7~3_combout\);

-- Location: LCCOMB_X26_Y13_N30
\ctrl|WideOr7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|WideOr7~4_combout\ = (\instRom|rom~17_combout\ & (\instRom|rom~38_combout\)) # (!\instRom|rom~17_combout\ & ((\ctrl|WideOr7~3_combout\) # (\instRom|rom~38_combout\ $ (\ctrl|Selector7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~17_combout\,
	datab => \instRom|rom~38_combout\,
	datac => \ctrl|WideOr7~3_combout\,
	datad => \ctrl|Selector7~4_combout\,
	combout => \ctrl|WideOr7~4_combout\);

-- Location: LCCOMB_X26_Y13_N4
\ctrl|WideOr7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ctrl|WideOr7~2_combout\ = (\instRom|rom~17_combout\ & ((\ctrl|WideOr7~4_combout\ & ((!\ctrl|WideOr7~0_combout\))) # (!\ctrl|WideOr7~4_combout\ & (\ctrl|WideOr7~1_combout\)))) # (!\instRom|rom~17_combout\ & (((\ctrl|WideOr7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~17_combout\,
	datab => \ctrl|WideOr7~1_combout\,
	datac => \ctrl|WideOr7~4_combout\,
	datad => \ctrl|WideOr7~0_combout\,
	combout => \ctrl|WideOr7~2_combout\);

-- Location: LCCOMB_X8_Y10_N28
\ALU|SH|out[31]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|SH|out[31]~0_combout\ = (!\ctrl|WideOr7~2_combout\ & (\ctrl|WideOr5~6_combout\ & (\ctrl|WideOr6~4_combout\ & !\ctrl|WideOr4~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr7~2_combout\,
	datab => \ctrl|WideOr5~6_combout\,
	datac => \ctrl|WideOr6~4_combout\,
	datad => \ctrl|WideOr4~5_combout\,
	combout => \ALU|SH|out[31]~0_combout\);

-- Location: LCCOMB_X17_Y10_N14
\ALU|aluOut~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|aluOut~9_combout\ = \aluOp2[9]~137_combout\ $ (((\ctrl|Selector0~6_combout\ & (\regFile|Mux22~1_combout\)) # (!\ctrl|Selector0~6_combout\ & ((\regFile|Mux22~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux22~1_combout\,
	datab => \aluOp2[9]~137_combout\,
	datac => \ctrl|Selector0~6_combout\,
	datad => \regFile|Mux22~3_combout\,
	combout => \ALU|aluOut~9_combout\);

-- Location: LCCOMB_X26_Y12_N26
\ALU|Mux22~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux22~2_combout\ = (\regFile|Mux22~4_combout\ & (\ctrl|WideOr6~4_combout\ $ (((!\ctrl|WideOr7~2_combout\ & \aluOp2[9]~137_combout\))))) # (!\regFile|Mux22~4_combout\ & ((\ctrl|WideOr6~4_combout\ & ((\aluOp2[9]~137_combout\))) # 
-- (!\ctrl|WideOr6~4_combout\ & (\ctrl|WideOr7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|WideOr7~2_combout\,
	datab => \regFile|Mux22~4_combout\,
	datac => \ctrl|WideOr6~4_combout\,
	datad => \aluOp2[9]~137_combout\,
	combout => \ALU|Mux22~2_combout\);

-- Location: LCCOMB_X25_Y12_N14
\ALU|Mux22~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux22~3_combout\ = (\ALU|Mux7~14_combout\ & ((\ALU|Mux7~3_combout\) # ((\ALU|Mux22~2_combout\)))) # (!\ALU|Mux7~14_combout\ & (!\ALU|Mux7~3_combout\ & (!\ALU|aluOut~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~14_combout\,
	datab => \ALU|Mux7~3_combout\,
	datac => \ALU|aluOut~9_combout\,
	datad => \ALU|Mux22~2_combout\,
	combout => \ALU|Mux22~3_combout\);

-- Location: LCCOMB_X26_Y12_N12
\ALU|Mux22~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux22~4_combout\ = (\aluOp2[9]~137_combout\ & (\ALU|Mux22~3_combout\ & ((!\ALU|Mux7~3_combout\) # (!\regFile|Mux22~4_combout\)))) # (!\aluOp2[9]~137_combout\ & ((\ALU|Mux22~3_combout\) # ((!\regFile|Mux22~4_combout\ & \ALU|Mux7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[9]~137_combout\,
	datab => \regFile|Mux22~4_combout\,
	datac => \ALU|Mux7~3_combout\,
	datad => \ALU|Mux22~3_combout\,
	combout => \ALU|Mux22~4_combout\);

-- Location: LCCOMB_X26_Y6_N6
\ALU|Div0|auto_generated|divider|divider|selnose[726]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Div0|auto_generated|divider|divider|selnose\(726) = (\aluOp2[23]~84_combout\) # ((\aluOp2[24]~74_combout\) # ((\ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\) # 
-- (!\ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[23]~84_combout\,
	datab => \aluOp2[24]~74_combout\,
	datac => \ALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|selnose[792]~45_combout\,
	combout => \ALU|Div0|auto_generated|divider|divider|selnose\(726));

-- Location: LCCOMB_X26_Y12_N18
\ALU|Mux22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux22~0_combout\ = (\ALU|Mux7~4_combout\ & (((\ALU|Mux7~3_combout\) # (!\ALU|Div0|auto_generated|divider|divider|selnose\(726))))) # (!\ALU|Mux7~4_combout\ & (\ALU|Mult0|auto_generated|w513w\(9) & (!\ALU|Mux7~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux7~4_combout\,
	datab => \ALU|Mult0|auto_generated|w513w\(9),
	datac => \ALU|Mux7~3_combout\,
	datad => \ALU|Div0|auto_generated|divider|divider|selnose\(726),
	combout => \ALU|Mux22~0_combout\);

-- Location: LCCOMB_X26_Y12_N0
\ALU|Mux22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux22~1_combout\ = (\ALU|Mux7~3_combout\ & ((\ALU|Mux22~0_combout\ & (\aluOp2[9]~137_combout\)) # (!\ALU|Mux22~0_combout\ & ((\regFile|Mux22~4_combout\))))) # (!\ALU|Mux7~3_combout\ & (((\ALU|Mux22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluOp2[9]~137_combout\,
	datab => \regFile|Mux22~4_combout\,
	datac => \ALU|Mux7~3_combout\,
	datad => \ALU|Mux22~0_combout\,
	combout => \ALU|Mux22~1_combout\);

-- Location: LCCOMB_X26_Y12_N10
\ALU|Mux22~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux22~5_combout\ = (\ALU|Mux7~2_combout\ & (((\ALU|Mux7~5_combout\)))) # (!\ALU|Mux7~2_combout\ & ((\ALU|Mux7~5_combout\ & ((\ALU|Mux22~1_combout\))) # (!\ALU|Mux7~5_combout\ & (\ALU|Mux22~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux22~4_combout\,
	datab => \ALU|Mux7~2_combout\,
	datac => \ALU|Mux7~5_combout\,
	datad => \ALU|Mux22~1_combout\,
	combout => \ALU|Mux22~5_combout\);

-- Location: LCCOMB_X26_Y12_N28
\ALU|Mux22~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux22~6_combout\ = (\ALU|Mux7~2_combout\ & ((\ALU|Mux22~5_combout\ & ((\ALU|uFS|Add0~73_combout\))) # (!\ALU|Mux22~5_combout\ & (\regFile|Mux21~4_combout\)))) # (!\ALU|Mux7~2_combout\ & (((\ALU|Mux22~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|Mux21~4_combout\,
	datab => \ALU|Mux7~2_combout\,
	datac => \ALU|uFS|Add0~73_combout\,
	datad => \ALU|Mux22~5_combout\,
	combout => \ALU|Mux22~6_combout\);

-- Location: LCCOMB_X19_Y12_N16
\ALU|Mux22~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux22~7_combout\ = (\ALU|SH|out[31]~0_combout\ & (\regFile|Mux23~4_combout\)) # (!\ALU|SH|out[31]~0_combout\ & ((\ALU|Mux22~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU|SH|out[31]~0_combout\,
	datac => \regFile|Mux23~4_combout\,
	datad => \ALU|Mux22~6_combout\,
	combout => \ALU|Mux22~7_combout\);

-- Location: LCCOMB_X14_Y6_N28
\ProgCtr|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ProgCtr|Add0~22_combout\ = \ProgCtr|Add0~20\ $ (\ProgCtr|ctrOutAux\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \ProgCtr|ctrOutAux\(9),
	cin => \ProgCtr|Add0~20\,
	combout => \ProgCtr|Add0~22_combout\);

-- Location: LCCOMB_X13_Y10_N22
\ProgCtr|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ProgCtr|Add0~24_combout\ = (\jmpCtrl|jmp~5_combout\ & (\ALU|Mux22~7_combout\)) # (!\jmpCtrl|jmp~5_combout\ & ((\ProgCtr|Add0~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux22~7_combout\,
	datab => \ProgCtr|Add0~22_combout\,
	datad => \jmpCtrl|jmp~5_combout\,
	combout => \ProgCtr|Add0~24_combout\);

-- Location: FF_X13_Y10_N23
\ProgCtr|ctrOutAux[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	d => \ProgCtr|Add0~24_combout\,
	asdata => VCC,
	sload => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ProgCtr|ctrOutAux\(9));

-- Location: LCCOMB_X14_Y10_N20
\instRom|rom~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \instRom|rom~38_combout\ = (!\ProgCtr|ctrOutAux\(9) & (\instRom|rom~37_combout\ & \instRom|rom~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ProgCtr|ctrOutAux\(9),
	datac => \instRom|rom~37_combout\,
	datad => \instRom|rom~6_combout\,
	combout => \instRom|rom~38_combout\);

-- Location: IOIBUF_X13_Y0_N1
\extClk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_extClk,
	o => \extClk~input_o\);

-- Location: LCCOMB_X1_Y8_N14
clk : cycloneive_lcell_comb
-- Equation(s):
-- \clk~combout\ = LCELL((\extClk~input_o\ & (((!\ctrl|Selector7~4_combout\) # (!\ctrl|Selector13~4_combout\)) # (!\instRom|rom~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instRom|rom~38_combout\,
	datab => \ctrl|Selector13~4_combout\,
	datac => \ctrl|Selector7~4_combout\,
	datad => \extClk~input_o\,
	combout => \clk~combout\);

-- Location: CLKCTRL_G0
\clk~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~clkctrl_outclk\);

-- Location: FF_X14_Y10_N9
\regFile|regFile[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	asdata => \regFile|regFile[3][0]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regFile|regFile[7][0]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|regFile[7][0]~q\);

\ww_port\(0) <= \port[0]~output_o\;

\ww_port\(1) <= \port[1]~output_o\;

\ww_port\(2) <= \port[2]~output_o\;

\ww_port\(3) <= \port[3]~output_o\;

\ww_port\(4) <= \port[4]~output_o\;

\ww_port\(5) <= \port[5]~output_o\;

\ww_port\(6) <= \port[6]~output_o\;

\ww_port\(7) <= \port[7]~output_o\;
END structure;


