/*
 * Copyright (C) 2020 LNLS (www.lnls.br)
 * Author: Lucas Russo <lucas.russo@lnls.br>
 *
 * Released according to the GNU GPL, version 3 or any later version.
 */

#include "halcs_server.h"
/* Private headers */
#include "sm_io_fmc100m_4ch_defaults.h"
#include "sm_io_fmc100m_4ch_core.h"
#include "hw/wb_fmc100m_4ch_regs.h"

/* Undef ASSERT_ALLOC to avoid conflicting with other ASSERT_ALLOC */
#ifdef ASSERT_TEST
#undef ASSERT_TEST
#endif
#define ASSERT_TEST(test_boolean, err_str, err_goto_label, /* err_core */ ...)  \
    ASSERT_HAL_TEST(test_boolean, SM_IO, "[sm_io_fmc100m_4ch_core]",            \
            err_str, err_goto_label, /* err_core */ __VA_ARGS__)

#ifdef ASSERT_ALLOC
#undef ASSERT_ALLOC
#endif
#define ASSERT_ALLOC(ptr, err_goto_label, /* err_core */ ...)                   \
    ASSERT_HAL_ALLOC(ptr, SM_IO, "[sm_io_fmc100m_4ch_core]",                    \
            smio_err_str(SMIO_ERR_ALLOC),                                       \
            err_goto_label, /* err_core */ __VA_ARGS__)

#ifdef CHECK_ERR
#undef CHECK_ERR
#endif
#define CHECK_ERR(err, err_type)                                                \
    CHECK_HAL_ERR(err, SM_IO, "[sm_io_fmc100m_4ch_core]",                       \
            smio_err_str (err_type))

/* FMC 100M chip addresses */
const uint32_t fmc100m_4ch_si571_addr = 0x55;
const uint32_t fmc100m_4ch_ltc2174_addr = 0x01;

/* Creates a new instance of Device Information */
smio_fmc100m_4ch_t * smio_fmc100m_4ch_new (smio_t *parent)
{
    assert (parent);
    smio_fmc100m_4ch_t *self = (smio_fmc100m_4ch_t *) zmalloc (sizeof *self);
    ASSERT_ALLOC(self, err_self_alloc);
    uint32_t inst_id = smio_get_inst_id (parent);

    DBE_DEBUG (DBG_SM_IO | DBG_LVL_TRACE, "[sm_io:fmc100m_4ch_core] LTC2174 initializing, "
            "addr: 0x%08X, Inst ID: %u\n", fmc100m_4ch_ltc2174_addr,
            inst_id);

    /* Create SPI protocol for LTC2174 chips */
    spi_proto_args_t spi_args = {
        .sys_freq = 125000000,
        .spi_freq = 625000,
        .init_config = SM_PR_SPI_DFLT_SPI_CONFIG,
        .bidir = SM_PR_SPI_DFLT_BIDIR
    };

    self->smpr_spi_ltc2174 = smpr_spi_new (fmc100m_4ch_ltc2174_addr, 1 /* addr_msb */);
    ASSERT_ALLOC(self->smpr_spi_ltc2174, err_smpr_spi_ltc2174_alloc);

    self->smch_ltc2174 = smch_ltc2174_new (parent, FMC_100M_4CH_LTC2174_SPI_OFFS,
            smpr_spi_get_ops (self->smpr_spi_ltc2174), 0, &spi_args);
    ASSERT_ALLOC(self->smch_ltc2174, err_smch_ltc2174_alloc);

    DBE_DEBUG (DBG_SM_IO | DBG_LVL_TRACE, "[sm_io:fmc100m_4ch_core] SI571 initializing, "
            "addr: 0x%08X, Inst ID: %u\n", fmc100m_4ch_si571_addr,
            inst_id);

    /* Create I2C protocol for Si571 chips */
    self->smpr_i2c_si571 = smpr_i2c_new (0, fmc100m_4ch_si571_addr);
    ASSERT_ALLOC(self->smpr_i2c_si571, err_smpr_i2c_si571_alloc);

    self->smch_si571 = smch_si57x_new (parent, FMC_100M_4CH_SI571_I2C_OFFS,
            smpr_i2c_get_ops (self->smpr_i2c_si571), 0);
    ASSERT_ALLOC(self->smch_si571, err_smch_si571_alloc);

    return self;

err_smch_si571_alloc:
    smpr_i2c_destroy (&self->smpr_i2c_si571);
err_smpr_i2c_si571_alloc:
    smch_ltc2174_destroy (&self->smch_ltc2174);
err_smch_ltc2174_alloc:
    smpr_spi_destroy (&self->smpr_spi_ltc2174);
err_smpr_spi_ltc2174_alloc:
    free (self);
err_self_alloc:
    return NULL;
}

/* Destroy an instance of the Device Information */
smio_err_e smio_fmc100m_4ch_destroy (smio_fmc100m_4ch_t **self_p)
{
    assert (self_p);

    if (*self_p) {
        smio_fmc100m_4ch_t *self = *self_p;

        smch_si57x_destroy (&self->smch_si571);
        smpr_i2c_destroy (&self->smpr_i2c_si571);

        free (self);
        *self_p = NULL;
    }

    return SMIO_SUCCESS;
}

