// Seed: 3617786118
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    input id_1,
    input id_2,
    input logic id_3
);
  assign id_0 = 1'b0;
endmodule
