/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [10:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [4:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [27:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_11z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [10:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = ~((celloutsig_0_2z[2] | celloutsig_0_4z) & celloutsig_0_3z);
  assign celloutsig_0_14z = ~((in_data[61] | celloutsig_0_3z) & celloutsig_0_3z);
  assign celloutsig_0_20z = ~((celloutsig_0_15z[7] | celloutsig_0_8z) & celloutsig_0_3z);
  assign celloutsig_0_0z = ~((in_data[86] | in_data[92]) & (in_data[69] | in_data[84]));
  assign celloutsig_0_3z = ~((in_data[28] | in_data[94]) & (celloutsig_0_1z | in_data[54]));
  assign celloutsig_1_19z = ~((celloutsig_1_1z | celloutsig_1_4z[3]) & (celloutsig_1_4z[3] | celloutsig_1_9z[8]));
  assign celloutsig_0_4z = ~((celloutsig_0_3z | in_data[12]) & (in_data[87] | in_data[33]));
  assign celloutsig_0_5z = ~((celloutsig_0_4z | celloutsig_0_3z) & (celloutsig_0_3z | celloutsig_0_1z));
  assign celloutsig_0_13z = ~((celloutsig_0_2z[2] | celloutsig_0_0z) & (celloutsig_0_2z[0] | celloutsig_0_8z));
  assign celloutsig_0_1z = ~((in_data[59] | in_data[57]) & (in_data[51] | celloutsig_0_0z));
  assign celloutsig_0_18z = ~((celloutsig_0_5z | celloutsig_0_6z) & (celloutsig_0_8z | celloutsig_0_15z[4]));
  assign celloutsig_0_8z = celloutsig_0_7z[10] | ~(celloutsig_0_5z);
  reg [12:0] _12_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _12_ <= 13'h0000;
    else _12_ <= { celloutsig_0_10z[2:1], celloutsig_0_18z, celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_8z };
  assign out_data[44:32] = _12_;
  assign celloutsig_0_2z = in_data[51:49] & { in_data[34], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_6z = celloutsig_1_3z[5:1] & in_data[122:118];
  assign celloutsig_1_7z = { celloutsig_1_0z[6:4], celloutsig_1_1z } & celloutsig_1_0z[6:3];
  assign celloutsig_1_9z = { celloutsig_1_3z[5:1], celloutsig_1_4z } & { in_data[168:165], celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_0_7z = { in_data[73:48], celloutsig_0_4z, celloutsig_0_5z } & { in_data[87:64], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_15z = { celloutsig_0_9z[4:0], celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_5z } & { celloutsig_0_12z[3:2], celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_2z };
  assign celloutsig_0_26z = { in_data[95:94], celloutsig_0_2z } / { 1'h1, celloutsig_0_9z[3], celloutsig_0_18z, celloutsig_0_21z, celloutsig_0_13z };
  assign celloutsig_1_0z = in_data[124:118] / { 1'h1, in_data[158:153] };
  assign celloutsig_1_3z = in_data[167:162] / { 1'h1, in_data[148:145], celloutsig_1_2z };
  assign celloutsig_1_4z = { celloutsig_1_3z[4:0], celloutsig_1_2z } / { 1'h1, celloutsig_1_3z[4:0] };
  assign celloutsig_1_11z = celloutsig_1_7z[2:0] / { 1'h1, celloutsig_1_4z[2:1] };
  assign celloutsig_1_18z = { in_data[166], celloutsig_1_11z } / { 1'h1, celloutsig_1_3z[2:0] };
  assign celloutsig_0_9z = { in_data[83], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_5z } / { 1'h1, in_data[53], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_0_10z = celloutsig_0_7z[17:14] / { 1'h1, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_0_12z = { celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_2z } / { 1'h1, celloutsig_0_6z, celloutsig_0_2z[2:1], in_data[0] };
  assign celloutsig_0_28z = { celloutsig_0_7z[10:9], celloutsig_0_13z, celloutsig_0_26z, celloutsig_0_14z } > { celloutsig_0_7z[9:6], celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_1z = in_data[137:128] > { celloutsig_1_0z[5:3], celloutsig_1_0z };
  assign celloutsig_1_2z = { in_data[156:151], celloutsig_1_0z } > in_data[151:139];
  assign celloutsig_1_8z = celloutsig_1_7z > { celloutsig_1_6z[2:0], celloutsig_1_2z };
  assign celloutsig_0_11z = { celloutsig_0_9z[4:1], celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_2z } > { celloutsig_0_9z[0], celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_0_21z = { celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_8z } > { celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_20z };
  assign celloutsig_0_17z = celloutsig_0_15z[4:2] >>> in_data[12:10];
  assign { out_data[131:128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z };
endmodule
