connect_debug_port u_ila_0/probe0 [get_nets [list {dma3_i/processing_system7_0_axi_periph_m00_axi_WSTRB[0]} {dma3_i/processing_system7_0_axi_periph_m00_axi_WSTRB[1]} {dma3_i/processing_system7_0_axi_periph_m00_axi_WSTRB[2]} {dma3_i/processing_system7_0_axi_periph_m00_axi_WSTRB[3]}]]
connect_debug_port u_ila_0/probe7 [get_nets [list {dma3_i/simple_top_0_m_axi_inptr_WDATA[0]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[1]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[2]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[3]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[4]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[5]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[6]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[7]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[8]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[9]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[10]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[11]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[12]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[13]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[14]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[15]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[16]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[17]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[18]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[19]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[20]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[21]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[22]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[23]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[24]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[25]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[26]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[27]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[28]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[29]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[30]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[31]}]]
connect_debug_port u_ila_0/probe8 [get_nets [list {dma3_i/simple_top_0_m_axi_inptr_RRESP[0]} {dma3_i/simple_top_0_m_axi_inptr_RRESP[1]}]]
connect_debug_port u_ila_0/probe9 [get_nets [list {dma3_i/simple_top_0_m_axi_inptr_BRESP[0]} {dma3_i/simple_top_0_m_axi_inptr_BRESP[1]}]]
connect_debug_port u_ila_0/probe10 [get_nets [list {dma3_i/simple_top_0_m_axi_inptr_RDATA[0]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[1]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[2]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[3]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[4]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[5]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[6]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[7]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[8]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[9]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[10]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[11]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[12]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[13]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[14]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[15]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[16]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[17]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[18]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[19]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[20]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[21]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[22]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[23]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[24]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[25]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[26]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[27]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[28]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[29]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[30]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[31]}]]
connect_debug_port u_ila_0/probe11 [get_nets [list {dma3_i/simple_top_0_m_axi_inptr_AWSIZE[0]} {dma3_i/simple_top_0_m_axi_inptr_AWSIZE[1]} {dma3_i/simple_top_0_m_axi_inptr_AWSIZE[2]}]]
connect_debug_port u_ila_0/probe12 [get_nets [list {dma3_i/simple_top_0_m_axi_inptr_AWLEN[0]} {dma3_i/simple_top_0_m_axi_inptr_AWLEN[1]} {dma3_i/simple_top_0_m_axi_inptr_AWLEN[2]} {dma3_i/simple_top_0_m_axi_inptr_AWLEN[3]} {dma3_i/simple_top_0_m_axi_inptr_AWLEN[4]} {dma3_i/simple_top_0_m_axi_inptr_AWLEN[5]} {dma3_i/simple_top_0_m_axi_inptr_AWLEN[6]} {dma3_i/simple_top_0_m_axi_inptr_AWLEN[7]}]]
connect_debug_port u_ila_0/probe13 [get_nets [list {dma3_i/simple_top_0_m_axi_inptr_AWADDR[0]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[1]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[2]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[3]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[4]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[5]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[6]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[7]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[8]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[9]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[10]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[11]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[12]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[13]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[14]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[15]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[16]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[17]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[18]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[19]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[20]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[21]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[22]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[23]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[24]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[25]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[26]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[27]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[28]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[29]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[30]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[31]}]]
connect_debug_port u_ila_0/probe14 [get_nets [list {dma3_i/simple_top_0_m_axi_inptr_AWBURST[0]} {dma3_i/simple_top_0_m_axi_inptr_AWBURST[1]}]]
connect_debug_port u_ila_0/probe15 [get_nets [list {dma3_i/simple_top_0_m_axi_inptr_ARSIZE[0]} {dma3_i/simple_top_0_m_axi_inptr_ARSIZE[1]} {dma3_i/simple_top_0_m_axi_inptr_ARSIZE[2]}]]
connect_debug_port u_ila_0/probe16 [get_nets [list {dma3_i/simple_top_0_m_axi_inptr_ARLEN[0]} {dma3_i/simple_top_0_m_axi_inptr_ARLEN[1]} {dma3_i/simple_top_0_m_axi_inptr_ARLEN[2]} {dma3_i/simple_top_0_m_axi_inptr_ARLEN[3]} {dma3_i/simple_top_0_m_axi_inptr_ARLEN[4]} {dma3_i/simple_top_0_m_axi_inptr_ARLEN[5]} {dma3_i/simple_top_0_m_axi_inptr_ARLEN[6]} {dma3_i/simple_top_0_m_axi_inptr_ARLEN[7]}]]
connect_debug_port u_ila_0/probe17 [get_nets [list {dma3_i/simple_top_0_m_axi_inptr_ARCACHE[0]} {dma3_i/simple_top_0_m_axi_inptr_ARCACHE[1]} {dma3_i/simple_top_0_m_axi_inptr_ARCACHE[2]} {dma3_i/simple_top_0_m_axi_inptr_ARCACHE[3]}]]
connect_debug_port u_ila_0/probe18 [get_nets [list {dma3_i/simple_top_0_m_axi_inptr_ARBURST[0]} {dma3_i/simple_top_0_m_axi_inptr_ARBURST[1]}]]
connect_debug_port u_ila_0/probe19 [get_nets [list {dma3_i/simple_top_0_m_axi_inptr_ARADDR[0]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[1]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[2]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[3]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[4]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[5]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[6]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[7]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[8]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[9]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[10]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[11]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[12]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[13]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[14]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[15]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[16]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[17]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[18]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[19]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[20]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[21]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[22]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[23]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[24]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[25]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[26]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[27]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[28]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[29]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[30]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[31]}]]
connect_debug_port u_ila_0/probe30 [get_nets [list dma3_i/simple_top_0_m_axi_inptr_ARREADY]]
connect_debug_port u_ila_0/probe31 [get_nets [list dma3_i/simple_top_0_m_axi_inptr_ARVALID]]
connect_debug_port u_ila_0/probe32 [get_nets [list dma3_i/simple_top_0_m_axi_inptr_AWREADY]]
connect_debug_port u_ila_0/probe33 [get_nets [list dma3_i/simple_top_0_m_axi_inptr_AWVALID]]
connect_debug_port u_ila_0/probe34 [get_nets [list dma3_i/simple_top_0_m_axi_inptr_BID]]
connect_debug_port u_ila_0/probe35 [get_nets [list dma3_i/simple_top_0_m_axi_inptr_BVALID]]
connect_debug_port u_ila_0/probe36 [get_nets [list dma3_i/simple_top_0_m_axi_inptr_RID]]
connect_debug_port u_ila_0/probe37 [get_nets [list dma3_i/simple_top_0_m_axi_inptr_RLAST]]
connect_debug_port u_ila_0/probe38 [get_nets [list dma3_i/simple_top_0_m_axi_inptr_RREADY]]
connect_debug_port u_ila_0/probe39 [get_nets [list dma3_i/simple_top_0_m_axi_inptr_RVALID]]
connect_debug_port u_ila_0/probe40 [get_nets [list dma3_i/simple_top_0_m_axi_inptr_WLAST]]
connect_debug_port u_ila_0/probe41 [get_nets [list dma3_i/simple_top_0_m_axi_inptr_WREADY]]
connect_debug_port u_ila_0/probe42 [get_nets [list dma3_i/simple_top_0_m_axi_inptr_WVALID]]

