<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4487" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4487{left:788px;bottom:68px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2_4487{left:834px;bottom:68px;letter-spacing:0.1px;}
#t3_4487{left:625px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_4487{left:70px;bottom:1084px;}
#t5_4487{left:96px;bottom:1088px;letter-spacing:-0.13px;word-spacing:-0.43px;}
#t6_4487{left:96px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t7_4487{left:70px;bottom:1045px;}
#t8_4487{left:96px;bottom:1048px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#t9_4487{left:70px;bottom:1022px;}
#ta_4487{left:96px;bottom:1025px;letter-spacing:-0.13px;word-spacing:-0.39px;}
#tb_4487{left:70px;bottom:957px;letter-spacing:0.14px;}
#tc_4487{left:151px;bottom:957px;letter-spacing:0.18px;word-spacing:0.03px;}
#td_4487{left:70px;bottom:932px;letter-spacing:-0.16px;word-spacing:-0.61px;}
#te_4487{left:70px;bottom:915px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#tf_4487{left:70px;bottom:898px;letter-spacing:-0.15px;word-spacing:-0.57px;}
#tg_4487{left:70px;bottom:881px;letter-spacing:-0.24px;word-spacing:-1.16px;}
#th_4487{left:142px;bottom:881px;letter-spacing:-0.14px;word-spacing:-1.31px;}
#ti_4487{left:70px;bottom:865px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tj_4487{left:70px;bottom:848px;letter-spacing:-0.14px;word-spacing:-0.73px;}
#tk_4487{left:70px;bottom:831px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tl_4487{left:70px;bottom:814px;letter-spacing:-0.17px;}
#tm_4487{left:70px;bottom:746px;letter-spacing:0.14px;}
#tn_4487{left:151px;bottom:746px;letter-spacing:0.18px;word-spacing:0.03px;}
#to_4487{left:70px;bottom:721px;letter-spacing:-0.16px;word-spacing:-0.61px;}
#tp_4487{left:70px;bottom:704px;letter-spacing:-0.16px;word-spacing:-1.02px;}
#tq_4487{left:70px;bottom:687px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tr_4487{left:70px;bottom:671px;letter-spacing:-0.15px;word-spacing:-0.7px;}
#ts_4487{left:70px;bottom:654px;letter-spacing:-0.14px;word-spacing:-0.75px;}
#tt_4487{left:70px;bottom:637px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tu_4487{left:70px;bottom:620px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tv_4487{left:70px;bottom:603px;letter-spacing:-0.16px;}
#tw_4487{left:70px;bottom:535px;letter-spacing:0.15px;}
#tx_4487{left:151px;bottom:535px;letter-spacing:0.23px;word-spacing:0.06px;}
#ty_4487{left:70px;bottom:510px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tz_4487{left:70px;bottom:493px;letter-spacing:-0.17px;word-spacing:-0.5px;}
#t10_4487{left:70px;bottom:469px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t11_4487{left:70px;bottom:452px;letter-spacing:-0.14px;}
#t12_4487{left:70px;bottom:426px;}
#t13_4487{left:96px;bottom:429px;letter-spacing:-0.14px;word-spacing:-0.37px;}
#t14_4487{left:70px;bottom:403px;}
#t15_4487{left:96px;bottom:406px;letter-spacing:-0.13px;word-spacing:-0.41px;}
#t16_4487{left:70px;bottom:380px;}
#t17_4487{left:96px;bottom:383px;letter-spacing:-0.14px;word-spacing:-0.37px;}
#t18_4487{left:70px;bottom:357px;}
#t19_4487{left:96px;bottom:360px;letter-spacing:-0.13px;word-spacing:-0.41px;}
#t1a_4487{left:70px;bottom:334px;}
#t1b_4487{left:96px;bottom:338px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#t1c_4487{left:70px;bottom:311px;}
#t1d_4487{left:96px;bottom:315px;letter-spacing:-0.14px;word-spacing:-0.35px;}
#t1e_4487{left:70px;bottom:290px;letter-spacing:-0.15px;word-spacing:-0.67px;}
#t1f_4487{left:70px;bottom:273px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t1g_4487{left:70px;bottom:247px;}
#t1h_4487{left:96px;bottom:250px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t1i_4487{left:70px;bottom:224px;}
#t1j_4487{left:96px;bottom:228px;letter-spacing:-0.14px;word-spacing:-0.39px;}

.s1_4487{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4487{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4487{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_4487{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4487{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4487" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4487Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4487" style="-webkit-user-select: none;"><object width="935" height="1210" data="4487/4487.svg" type="image/svg+xml" id="pdf4487" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4487" class="t s1_4487">Vol. 3D </span><span id="t2_4487" class="t s1_4487">A-7 </span>
<span id="t3_4487" class="t s2_4487">VMX CAPABILITY REPORTING FACILITY </span>
<span id="t4_4487" class="t s3_4487">• </span><span id="t5_4487" class="t s4_4487">If bit 30 is read as 1, VM entry allows injection of a software interrupt, software exception, or privileged </span>
<span id="t6_4487" class="t s4_4487">software exception with an instruction length of 0. </span>
<span id="t7_4487" class="t s3_4487">• </span><span id="t8_4487" class="t s4_4487">Bits 63:32 report the 32-bit MSEG revision identifier used by the processor. </span>
<span id="t9_4487" class="t s3_4487">• </span><span id="ta_4487" class="t s4_4487">Bits 13:9 and bit 31 are reserved and are read as 0. </span>
<span id="tb_4487" class="t s5_4487">A.7 </span><span id="tc_4487" class="t s5_4487">VMX-FIXED BITS IN CR0 </span>
<span id="td_4487" class="t s4_4487">The IA32_VMX_CR0_FIXED0 MSR (index 486H) and IA32_VMX_CR0_FIXED1 MSR (index 487H) indicate how bits </span>
<span id="te_4487" class="t s4_4487">in CR0 may be set in VMX operation. They report on bits in CR0 that are allowed to be 0 and to be 1, respectively, </span>
<span id="tf_4487" class="t s4_4487">in VMX operation. If bit X is 1 in IA32_VMX_CR0_FIXED0, then that bit of CR0 is fixed to 1 in VMX operation. Simi- </span>
<span id="tg_4487" class="t s4_4487">larly, if bit </span><span id="th_4487" class="t s4_4487">X is 0 in IA32_VMX_CR0_FIXED1, then that bit of CR0 is fixed to 0 in VMX operation. It is always the case </span>
<span id="ti_4487" class="t s4_4487">that, if bit X is 1 in IA32_VMX_CR0_FIXED0, then that bit is also 1 in IA32_VMX_CR0_FIXED1; if bit X is 0 in </span>
<span id="tj_4487" class="t s4_4487">IA32_VMX_CR0_FIXED1, then that bit is also 0 in IA32_VMX_CR0_FIXED0. Thus, each bit in CR0 is either fixed to </span>
<span id="tk_4487" class="t s4_4487">0 (with value 0 in both MSRs), fixed to 1 (1 in both MSRs), or flexible (0 in IA32_VMX_CR0_FIXED0 and 1 in </span>
<span id="tl_4487" class="t s4_4487">IA32_VMX_CR0_FIXED1). </span>
<span id="tm_4487" class="t s5_4487">A.8 </span><span id="tn_4487" class="t s5_4487">VMX-FIXED BITS IN CR4 </span>
<span id="to_4487" class="t s4_4487">The IA32_VMX_CR4_FIXED0 MSR (index 488H) and IA32_VMX_CR4_FIXED1 MSR (index 489H) indicate how bits </span>
<span id="tp_4487" class="t s4_4487">in CR4 may be set in VMX operation. They report on bits in CR4 that are allowed to be 0 and 1, respectively, in VMX </span>
<span id="tq_4487" class="t s4_4487">operation. If bit X is 1 in IA32_VMX_CR4_FIXED0, then that bit of CR4 is fixed to 1 in VMX operation. Similarly, if </span>
<span id="tr_4487" class="t s4_4487">bit X is 0 in IA32_VMX_CR4_FIXED1, then that bit of CR4 is fixed to 0 in VMX operation. It is always the case that, </span>
<span id="ts_4487" class="t s4_4487">if bit X is 1 in IA32_VMX_CR4_FIXED0, then that bit is also 1 in IA32_VMX_CR4_FIXED1; if bit X is 0 in IA32_VMX- </span>
<span id="tt_4487" class="t s4_4487">_CR4_FIXED1, then that bit is also 0 in IA32_VMX_CR4_FIXED0. Thus, each bit in CR4 is either fixed to 0 (with </span>
<span id="tu_4487" class="t s4_4487">value 0 in both MSRs), fixed to 1 (1 in both MSRs), or flexible (0 in IA32_VMX_CR4_FIXED0 and 1 in IA32_VMX- </span>
<span id="tv_4487" class="t s4_4487">_CR4_FIXED1). </span>
<span id="tw_4487" class="t s5_4487">A.9 </span><span id="tx_4487" class="t s5_4487">VMCS ENUMERATION </span>
<span id="ty_4487" class="t s4_4487">The IA32_VMX_VMCS_ENUM MSR (index 48AH) provides information to assist software in enumerating fields in </span>
<span id="tz_4487" class="t s4_4487">the VMCS. </span>
<span id="t10_4487" class="t s4_4487">As noted in Section 25.11.2, each field in the VMCS is associated with a 32-bit encoding which is structured as </span>
<span id="t11_4487" class="t s4_4487">follows: </span>
<span id="t12_4487" class="t s3_4487">• </span><span id="t13_4487" class="t s4_4487">Bits 31:15 are reserved (must be 0). </span>
<span id="t14_4487" class="t s3_4487">• </span><span id="t15_4487" class="t s4_4487">Bits 14:13 indicate the field’s width. </span>
<span id="t16_4487" class="t s3_4487">• </span><span id="t17_4487" class="t s4_4487">Bit 12 is reserved (must be 0). </span>
<span id="t18_4487" class="t s3_4487">• </span><span id="t19_4487" class="t s4_4487">Bits 11:10 indicate the field’s type. </span>
<span id="t1a_4487" class="t s3_4487">• </span><span id="t1b_4487" class="t s4_4487">Bits 9:1 is an index field that distinguishes different fields with the same width and type. </span>
<span id="t1c_4487" class="t s3_4487">• </span><span id="t1d_4487" class="t s4_4487">Bit 0 indicates access type. </span>
<span id="t1e_4487" class="t s4_4487">IA32_VMX_VMCS_ENUM indicates to software the highest index value used in the encoding of any field supported </span>
<span id="t1f_4487" class="t s4_4487">by the processor: </span>
<span id="t1g_4487" class="t s3_4487">• </span><span id="t1h_4487" class="t s4_4487">Bits 9:1 contain the highest index value used for any VMCS encoding. </span>
<span id="t1i_4487" class="t s3_4487">• </span><span id="t1j_4487" class="t s4_4487">Bit 0 and bits 63:10 are reserved and are read as 0. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
