heat_3d_refsrc_2_Isrc_11_11_16_1_refsnk_2.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else Isrc1)
heat_3d_refsrc_2_Isrc_11_11_16_1_refsnk_2.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else Isrc1)
heat_3d_refsrc_6_Isrc_9_16_6_16_refsnk_7.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc0)
heat_3d_refsrc_6_Isrc_9_16_6_16_refsnk_7.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc0)
heat_3d_refsrc_2_Isrc_15_17_17_10_refsnk_2.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
heat_3d_refsrc_2_Isrc_15_17_17_10_refsnk_2.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
heat_3d_refsrc_14_Isrc_4_11_18_8_refsnk_14.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < Isrc2) then 0 else 4)
heat_3d_refsrc_14_Isrc_4_11_18_8_refsnk_14.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < Isrc2) then 0 else 4)
heat_3d_refsrc_3_Isrc_11_5_16_16_refsnk_3.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
heat_3d_refsrc_3_Isrc_11_5_16_16_refsnk_3.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
heat_3d_refsrc_18_Isrc_9_9_4_8_refsnk_20.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else Isrc1)
heat_3d_refsrc_18_Isrc_9_9_4_8_refsnk_20.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else Isrc1)
heat_3d_refsrc_1_Isrc_2_17_14_15_refsnk_4.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < Isrc1) then 0 else 2)
heat_3d_refsrc_1_Isrc_2_17_14_15_refsnk_4.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < Isrc1) then 0 else 2)
heat_3d_refsrc_10_Isrc_5_15_16_4_refsnk_10.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 5)
heat_3d_refsrc_10_Isrc_5_15_16_4_refsnk_10.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 5)
heat_3d_refsrc_13_Isrc_16_18_2_7_refsnk_10.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (B1 - 3))
heat_3d_refsrc_13_Isrc_16_18_2_7_refsnk_10.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (B1 - 3))
heat_3d_refsrc_21_Isrc_18_8_2_15_refsnk_0.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (B1 - 1))
heat_3d_refsrc_21_Isrc_18_8_2_15_refsnk_0.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (B1 - 1))
heat_3d_refsrc_1_Isrc_13_8_13_17_refsnk_4.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else Isrc2)
heat_3d_refsrc_1_Isrc_13_8_13_17_refsnk_4.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else Isrc2)
heat_3d_refsrc_12_Isrc_11_7_16_6_refsnk_15.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
heat_3d_refsrc_12_Isrc_11_7_16_6_refsnk_15.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
heat_3d_refsrc_16_Isrc_18_16_6_18_refsnk_13.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else Isrc3)
heat_3d_refsrc_16_Isrc_18_16_6_18_refsnk_13.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else Isrc3)
heat_3d_refsrc_14_Isrc_17_9_9_4_refsnk_14.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
heat_3d_refsrc_14_Isrc_17_9_9_4_refsnk_14.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
heat_3d_refsrc_12_Isrc_20_17_7_2_refsnk_15.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else B1)
heat_3d_refsrc_12_Isrc_20_17_7_2_refsnk_15.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else B1)
heat_3d_refsrc_21_Isrc_9_2_1_18_refsnk_0.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (2 * 5))
heat_3d_refsrc_21_Isrc_9_2_1_18_refsnk_0.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (2 * 5))
heat_3d_refsrc_18_Isrc_5_14_7_6_refsnk_19.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 5)
heat_3d_refsrc_18_Isrc_5_14_7_6_refsnk_19.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 5)
heat_3d_refsrc_13_Isrc_18_12_13_7_refsnk_10.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (B1 - 1))
heat_3d_refsrc_13_Isrc_18_12_13_7_refsnk_10.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (B1 - 1))
heat_3d_refsrc_2_Isrc_17_5_15_13_refsnk_2.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc0)
heat_3d_refsrc_2_Isrc_17_5_15_13_refsnk_2.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc0)
heat_3d_refsrc_17_Isrc_9_5_9_14_refsnk_18.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else Isrc2)
heat_3d_refsrc_17_Isrc_9_5_9_14_refsnk_18.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else Isrc2)
heat_3d_refsrc_1_Isrc_13_1_6_14_refsnk_4.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc0)
heat_3d_refsrc_1_Isrc_13_1_6_14_refsnk_4.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc0)
heat_3d_refsrc_19_Isrc_5_1_1_6_refsnk_20.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 5)
heat_3d_refsrc_19_Isrc_5_1_1_6_refsnk_20.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 5)
heat_3d_refsrc_13_Isrc_1_9_7_7_refsnk_10.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < Isrc1) then 0 else 2)
heat_3d_refsrc_13_Isrc_1_9_7_7_refsnk_10.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < Isrc1) then 0 else 2)
heat_3d_refsrc_18_Isrc_2_12_4_5_refsnk_19.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 2)
heat_3d_refsrc_18_Isrc_2_12_4_5_refsnk_19.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 2)
heat_3d_refsrc_16_Isrc_1_8_17_15_refsnk_13.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_16_Isrc_1_8_17_15_refsnk_13.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_15_Isrc_15_15_18_3_refsnk_18.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else Isrc1)
heat_3d_refsrc_15_Isrc_15_15_18_3_refsnk_18.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else Isrc1)
heat_3d_refsrc_2_Isrc_2_16_18_4_refsnk_2.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < Isrc2) then 0 else 2)
heat_3d_refsrc_2_Isrc_2_16_18_4_refsnk_2.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < Isrc2) then 0 else 2)
heat_3d_refsrc_20_Isrc_10_3_14_9_refsnk_12.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
heat_3d_refsrc_20_Isrc_10_3_14_9_refsnk_12.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
heat_3d_refsrc_0_Isrc_19_10_18_11_refsnk_3.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc0)
heat_3d_refsrc_0_Isrc_19_10_18_11_refsnk_3.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc0)
heat_3d_refsrc_7_Isrc_13_17_11_17_refsnk_8.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc0)
heat_3d_refsrc_7_Isrc_13_17_11_17_refsnk_8.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc0)
