0.7
2020.2
Oct 14 2022
05:07:14
/home/vishal/Desktop/HLS/lab_1/matrixmul/non_pipelined/sim/verilog/AESL_automem_a.v,1674555328,systemVerilog,,,,AESL_automem_a,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/vishal/Desktop/HLS/lab_1/matrixmul/non_pipelined/sim/verilog/AESL_automem_b.v,1674555328,systemVerilog,,,,AESL_automem_b,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/vishal/Desktop/HLS/lab_1/matrixmul/non_pipelined/sim/verilog/AESL_automem_res.v,1674555328,systemVerilog,,,,AESL_automem_res,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/vishal/Desktop/HLS/lab_1/matrixmul/non_pipelined/sim/verilog/csv_file_dump.svh,1674555329,verilog,,,,,,,,,,,,
/home/vishal/Desktop/HLS/lab_1/matrixmul/non_pipelined/sim/verilog/dataflow_monitor.sv,1674555329,systemVerilog,/home/vishal/Desktop/HLS/lab_1/matrixmul/non_pipelined/sim/verilog/nodf_module_interface.svh;/home/vishal/Desktop/HLS/lab_1/matrixmul/non_pipelined/sim/verilog/upc_loop_interface.svh,,/home/vishal/Desktop/HLS/lab_1/matrixmul/non_pipelined/sim/verilog/dump_file_agent.svh;/home/vishal/Desktop/HLS/lab_1/matrixmul/non_pipelined/sim/verilog/csv_file_dump.svh;/home/vishal/Desktop/HLS/lab_1/matrixmul/non_pipelined/sim/verilog/sample_agent.svh;/home/vishal/Desktop/HLS/lab_1/matrixmul/non_pipelined/sim/verilog/loop_sample_agent.svh;/home/vishal/Desktop/HLS/lab_1/matrixmul/non_pipelined/sim/verilog/sample_manager.svh;/home/vishal/Desktop/HLS/lab_1/matrixmul/non_pipelined/sim/verilog/nodf_module_interface.svh;/home/vishal/Desktop/HLS/lab_1/matrixmul/non_pipelined/sim/verilog/nodf_module_monitor.svh;/home/vishal/Desktop/HLS/lab_1/matrixmul/non_pipelined/sim/verilog/upc_loop_interface.svh;/home/vishal/Desktop/HLS/lab_1/matrixmul/non_pipelined/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/vishal/Desktop/HLS/lab_1/matrixmul/non_pipelined/sim/verilog/dump_file_agent.svh,1674555328,verilog,,,,,,,,,,,,
/home/vishal/Desktop/HLS/lab_1/matrixmul/non_pipelined/sim/verilog/fifo_para.vh,1674555329,verilog,,,,,,,,,,,,
/home/vishal/Desktop/HLS/lab_1/matrixmul/non_pipelined/sim/verilog/loop_sample_agent.svh,1674555329,verilog,,,,,,,,,,,,
/home/vishal/Desktop/HLS/lab_1/matrixmul/non_pipelined/sim/verilog/matrixmul.autotb.v,1674555329,systemVerilog,,,/home/vishal/Desktop/HLS/lab_1/matrixmul/non_pipelined/sim/verilog/fifo_para.vh,apatb_matrixmul_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/vishal/Desktop/HLS/lab_1/matrixmul/non_pipelined/sim/verilog/matrixmul.v,1674555095,systemVerilog,,,,matrixmul,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/vishal/Desktop/HLS/lab_1/matrixmul/non_pipelined/sim/verilog/matrixmul_flow_control_loop_pipe.v,1674555095,systemVerilog,,,,matrixmul_flow_control_loop_pipe,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/vishal/Desktop/HLS/lab_1/matrixmul/non_pipelined/sim/verilog/matrixmul_mac_muladd_8s_8s_16ns_16_4_1.v,1674555095,systemVerilog,,,,matrixmul_mac_muladd_8s_8s_16ns_16_4_1;matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/vishal/Desktop/HLS/lab_1/matrixmul/non_pipelined/sim/verilog/matrixmul_mac_muladd_8s_8s_16s_16_4_1.v,1674555095,systemVerilog,,,,matrixmul_mac_muladd_8s_8s_16s_16_4_1;matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/vishal/Desktop/HLS/lab_1/matrixmul/non_pipelined/sim/verilog/matrixmul_mul_8s_8s_16_1_1.v,1674555095,systemVerilog,,,,matrixmul_mul_8s_8s_16_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/vishal/Desktop/HLS/lab_1/matrixmul/non_pipelined/sim/verilog/nodf_module_interface.svh,1674555328,verilog,,,,nodf_module_intf,,,,,,,,
/home/vishal/Desktop/HLS/lab_1/matrixmul/non_pipelined/sim/verilog/nodf_module_monitor.svh,1674555328,verilog,,,,,,,,,,,,
/home/vishal/Desktop/HLS/lab_1/matrixmul/non_pipelined/sim/verilog/sample_agent.svh,1674555329,verilog,,,,,,,,,,,,
/home/vishal/Desktop/HLS/lab_1/matrixmul/non_pipelined/sim/verilog/sample_manager.svh,1674555329,verilog,,,,,,,,,,,,
/home/vishal/Desktop/HLS/lab_1/matrixmul/non_pipelined/sim/verilog/upc_loop_interface.svh,1674555328,verilog,,,,upc_loop_intf,,,,,,,,
/home/vishal/Desktop/HLS/lab_1/matrixmul/non_pipelined/sim/verilog/upc_loop_monitor.svh,1674555328,verilog,,,,,,,,,,,,
