/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_xpt_fe.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 9/14/09 5:07p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Sep 11 19:44:59 2009
 *                 MD5 Checksum         957f01e03a68c1766fd2e8ad6484f5f9
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7468/rdb/a0/bchp_xpt_fe.h $
 * 
 * Hydra_Software_Devel/1   9/14/09 5:07p albertl
 * SW7468-3: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_XPT_FE_H__
#define BCHP_XPT_FE_H__

/***************************************************************************
 *XPT_FE - XPT FRONTEND Control Registers
 ***************************************************************************/
#define BCHP_XPT_FE_FE_CTRL                      0x00284000 /* Data Transport Front-End Control Register */
#define BCHP_XPT_FE_INTR_STATUS_REG              0x00284010 /* Interrupt Status Register */
#define BCHP_XPT_FE_INTR_STATUS_REG_EN           0x00284014 /* Interrupt Status Enable Register */
#define BCHP_XPT_FE_MAX_PID_CHANNEL              0x0028401c /* Maximum Pid Channel number register */
#define BCHP_XPT_FE_PWR_CTRL                     0x00284020 /* Data Transport Front-End Power Control Register */
#define BCHP_XPT_FE_IB0_CTRL                     0x00284100 /* Data Transport Input Band 0 Control Register */
#define BCHP_XPT_FE_IB0_SYNC_COUNT               0x00284104 /* Data Transport Input Band 0 Sync counter Register */
#define BCHP_XPT_FE_IB1_CTRL                     0x00284108 /* Data Transport Input Band 1 Control Register */
#define BCHP_XPT_FE_IB1_SYNC_COUNT               0x0028410c /* Data Transport Input Band 1 Sync counter Register */
#define BCHP_XPT_FE_IB_SYNC_DETECT_CTRL          0x00284138 /* Data Transport Input Band Sync detect control */
#define BCHP_XPT_FE_PARSER0_CTRL1                0x00284140 /* Data Transport Parser Band 0 Control Register */
#define BCHP_XPT_FE_PARSER0_CTRL2                0x00284144 /* Data Transport Parser Band 0 Control Register 2 */
#define BCHP_XPT_FE_PARSER0_TIMESTAMP            0x00284148 /* Data Transport Parser Band 0 Local Timestamp */
#define BCHP_XPT_FE_PARSER1_CTRL1                0x00284150 /* Data Transport Parser Band 1 Control Register */
#define BCHP_XPT_FE_PARSER1_CTRL2                0x00284154 /* Data Transport Parser Band 1 Control Register 2 */
#define BCHP_XPT_FE_PARSER1_TIMESTAMP            0x00284158 /* Data Transport Parser Band 1 Local Timestamp */
#define BCHP_XPT_FE_PSG_CFG                      0x00284300 /* Passage Config Register */
#define BCHP_XPT_FE_PSG_RESET0                   0x0028431c /* Passage Per PID Reset for Secondary PID Channels 0-31 Register */
#define BCHP_XPT_FE_PSG_RESET1                   0x00284320 /* Passage Per PID Reset for Secondary PID Channels 32-63 Register */
#define BCHP_XPT_FE_PSG_RESET2                   0x0028435c /* Passage Per PID Reset for Secondary PID Channels 64-95 Register */
#define BCHP_XPT_FE_PSG_RESET3                   0x00284360 /* Passage Per PID Reset for Secondary PID Channels 96-127 Register */
#define BCHP_XPT_FE_PSG_PR_ERR0                  0x00284374 /* Passage Per PID Protocol Error for PID Channels 0-31 Register */
#define BCHP_XPT_FE_PSG_PR_ERR1                  0x00284378 /* Passage Per PID Protocol Error for PID Channels 32-63 Register */
#define BCHP_XPT_FE_PSG_PR_ERR2                  0x0028437c /* Passage Per PID Protocol Error for PID Channels 95-64 Register */
#define BCHP_XPT_FE_PSG_PR_ERR3                  0x00284380 /* Passage Per PID Protocol Error for PID Channels 127-96 Register */
#define BCHP_XPT_FE_PSG_PR_ERR_EN0               0x00284394 /* Passage Per PID Protocol Error Enable for PID Channels 0-31 Register */
#define BCHP_XPT_FE_PSG_PR_ERR_EN1               0x00284398 /* Passage Per PID Protocol Error Enable for PID Channels 32-63 Register */
#define BCHP_XPT_FE_PSG_PR_ERR_EN2               0x0028439c /* Passage Per PID Protocol Error Enable for PID Channels 64-95 Register */
#define BCHP_XPT_FE_PSG_PR_ERR_EN3               0x002843a0 /* Passage Per PID Protocol Error Enable for PID Channels 96-127 Register */
#define BCHP_XPT_FE_SCC_ERROR0                   0x002843b4 /* Per PID Secondary CC Error for PID Channels 0-31 Register */
#define BCHP_XPT_FE_SCC_ERROR1                   0x002843b8 /* Per PID Secondary CC Error for PID Channels 32-63 Register */
#define BCHP_XPT_FE_SCC_ERROR2                   0x002843bc /* Per PID Secondary CC Error for PID Channels 64-95 Register */
#define BCHP_XPT_FE_SCC_ERROR3                   0x002843c0 /* Per PID Secondary CC Error for PID Channels 96-127 Register */
#define BCHP_XPT_FE_PCC_ERROR0                   0x002843d4 /* Per PID Primary CC Error for PID Channels 0-31 Register */
#define BCHP_XPT_FE_PCC_ERROR1                   0x002843d8 /* Per PID Primary CC Error for PID Channels 32-63 Register */
#define BCHP_XPT_FE_PCC_ERROR2                   0x002843dc /* Per PID Primary CC Error for PID Channels 64-95 Register */
#define BCHP_XPT_FE_PCC_ERROR3                   0x002843e0 /* Per PID Primary CC Error for PID Channels 96-127 Register */
#define BCHP_XPT_FE_PID_ERR_SNIFFER              0x002843f4 /* PID Error Sniffer Register */
#define BCHP_XPT_FE_TSMF0_CTRL                   0x00284400 /* Data Transport TSMF Demultiplexer -- Control Register */
#define BCHP_XPT_FE_TSMF0_SLOT_MAP_LO            0x00284404 /* Data Transport TSMF Demultiplexer -- Slot Map Vector LSBs Register */
#define BCHP_XPT_FE_TSMF0_SLOT_MAP_HI            0x00284408 /* Data Transport TSMF Demultiplexer -- Slot Map Vector MSBs Register */
#define BCHP_XPT_FE_TSMF0_STATUS                 0x0028440c /* Data Transport TSMF Demultiplexer -- Status Register */
#define BCHP_XPT_FE_TSMF1_CTRL                   0x00284410 /* Data Transport TSMF Demultiplexer -- Control Register */
#define BCHP_XPT_FE_TSMF1_SLOT_MAP_LO            0x00284414 /* Data Transport TSMF Demultiplexer -- Slot Map Vector LSBs Register */
#define BCHP_XPT_FE_TSMF1_SLOT_MAP_HI            0x00284418 /* Data Transport TSMF Demultiplexer -- Slot Map Vector MSBs Register */
#define BCHP_XPT_FE_TSMF1_STATUS                 0x0028441c /* Data Transport TSMF Demultiplexer -- Status Register */
#define BCHP_XPT_FE_TV_STATUS_0                  0x00284504 /* TV Status_0 */
#define BCHP_XPT_FE_TV_STATUS_1                  0x00284508 /* TV Status_1 */

/***************************************************************************
 *FE_CTRL - Data Transport Front-End Control Register
 ***************************************************************************/
/* XPT_FE :: FE_CTRL :: reserved0 [31:01] */
#define BCHP_XPT_FE_FE_CTRL_reserved0_MASK                         0xfffffffe
#define BCHP_XPT_FE_FE_CTRL_reserved0_SHIFT                        1

/* XPT_FE :: FE_CTRL :: ERROR_INT_TEST_MODE [00:00] */
#define BCHP_XPT_FE_FE_CTRL_ERROR_INT_TEST_MODE_MASK               0x00000001
#define BCHP_XPT_FE_FE_CTRL_ERROR_INT_TEST_MODE_SHIFT              0

/***************************************************************************
 *INTR_STATUS_REG - Interrupt Status Register
 ***************************************************************************/
/* XPT_FE :: INTR_STATUS_REG :: reserved0 [31:31] */
#define BCHP_XPT_FE_INTR_STATUS_REG_reserved0_MASK                 0x80000000
#define BCHP_XPT_FE_INTR_STATUS_REG_reserved0_SHIFT                31

/* XPT_FE :: INTR_STATUS_REG :: MPOD_BUFFER_OVFL_ERR [30:30] */
#define BCHP_XPT_FE_INTR_STATUS_REG_MPOD_BUFFER_OVFL_ERR_MASK      0x40000000
#define BCHP_XPT_FE_INTR_STATUS_REG_MPOD_BUFFER_OVFL_ERR_SHIFT     30

/* XPT_FE :: INTR_STATUS_REG :: PSG_PROTOCOL_ERROR [29:29] */
#define BCHP_XPT_FE_INTR_STATUS_REG_PSG_PROTOCOL_ERROR_MASK        0x20000000
#define BCHP_XPT_FE_INTR_STATUS_REG_PSG_PROTOCOL_ERROR_SHIFT       29

/* XPT_FE :: INTR_STATUS_REG :: INPUT_BUFFER_OVFL_ERR [28:28] */
#define BCHP_XPT_FE_INTR_STATUS_REG_INPUT_BUFFER_OVFL_ERR_MASK     0x10000000
#define BCHP_XPT_FE_INTR_STATUS_REG_INPUT_BUFFER_OVFL_ERR_SHIFT    28

/* XPT_FE :: INTR_STATUS_REG :: reserved1 [27:27] */
#define BCHP_XPT_FE_INTR_STATUS_REG_reserved1_MASK                 0x08000000
#define BCHP_XPT_FE_INTR_STATUS_REG_reserved1_SHIFT                27

/* XPT_FE :: INTR_STATUS_REG :: PARSER5_SEC_CC_ERROR [26:26] */
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER5_SEC_CC_ERROR_MASK      0x04000000
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER5_SEC_CC_ERROR_SHIFT     26

/* XPT_FE :: INTR_STATUS_REG :: PARSER4_SEC_CC_ERROR [25:25] */
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER4_SEC_CC_ERROR_MASK      0x02000000
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER4_SEC_CC_ERROR_SHIFT     25

/* XPT_FE :: INTR_STATUS_REG :: PARSER3_SEC_CC_ERROR [24:24] */
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER3_SEC_CC_ERROR_MASK      0x01000000
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER3_SEC_CC_ERROR_SHIFT     24

/* XPT_FE :: INTR_STATUS_REG :: PARSER2_SEC_CC_ERROR [23:23] */
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER2_SEC_CC_ERROR_MASK      0x00800000
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER2_SEC_CC_ERROR_SHIFT     23

/* XPT_FE :: INTR_STATUS_REG :: PARSER1_SEC_CC_ERROR [22:22] */
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER1_SEC_CC_ERROR_MASK      0x00400000
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER1_SEC_CC_ERROR_SHIFT     22

/* XPT_FE :: INTR_STATUS_REG :: PARSER0_SEC_CC_ERROR [21:21] */
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER0_SEC_CC_ERROR_MASK      0x00200000
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER0_SEC_CC_ERROR_SHIFT     21

/* XPT_FE :: INTR_STATUS_REG :: reserved2 [20:20] */
#define BCHP_XPT_FE_INTR_STATUS_REG_reserved2_MASK                 0x00100000
#define BCHP_XPT_FE_INTR_STATUS_REG_reserved2_SHIFT                20

/* XPT_FE :: INTR_STATUS_REG :: PARSER5_CONTINUITY_ERROR [19:19] */
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER5_CONTINUITY_ERROR_MASK  0x00080000
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER5_CONTINUITY_ERROR_SHIFT 19

/* XPT_FE :: INTR_STATUS_REG :: PARSER4_CONTINUITY_ERROR [18:18] */
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER4_CONTINUITY_ERROR_MASK  0x00040000
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER4_CONTINUITY_ERROR_SHIFT 18

/* XPT_FE :: INTR_STATUS_REG :: PARSER3_CONTINUITY_ERROR [17:17] */
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER3_CONTINUITY_ERROR_MASK  0x00020000
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER3_CONTINUITY_ERROR_SHIFT 17

/* XPT_FE :: INTR_STATUS_REG :: PARSER2_CONTINUITY_ERROR [16:16] */
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER2_CONTINUITY_ERROR_MASK  0x00010000
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER2_CONTINUITY_ERROR_SHIFT 16

/* XPT_FE :: INTR_STATUS_REG :: PARSER1_CONTINUITY_ERROR [15:15] */
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER1_CONTINUITY_ERROR_MASK  0x00008000
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER1_CONTINUITY_ERROR_SHIFT 15

/* XPT_FE :: INTR_STATUS_REG :: PARSER0_CONTINUITY_ERROR [14:14] */
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER0_CONTINUITY_ERROR_MASK  0x00004000
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER0_CONTINUITY_ERROR_SHIFT 14

/* XPT_FE :: INTR_STATUS_REG :: reserved3 [13:13] */
#define BCHP_XPT_FE_INTR_STATUS_REG_reserved3_MASK                 0x00002000
#define BCHP_XPT_FE_INTR_STATUS_REG_reserved3_SHIFT                13

/* XPT_FE :: INTR_STATUS_REG :: PARSER5_TRANSPORT_ERROR [12:12] */
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER5_TRANSPORT_ERROR_MASK   0x00001000
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER5_TRANSPORT_ERROR_SHIFT  12

/* XPT_FE :: INTR_STATUS_REG :: PARSER4_TRANSPORT_ERROR [11:11] */
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER4_TRANSPORT_ERROR_MASK   0x00000800
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER4_TRANSPORT_ERROR_SHIFT  11

/* XPT_FE :: INTR_STATUS_REG :: PARSER3_TRANSPORT_ERROR [10:10] */
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER3_TRANSPORT_ERROR_MASK   0x00000400
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER3_TRANSPORT_ERROR_SHIFT  10

/* XPT_FE :: INTR_STATUS_REG :: PARSER2_TRANSPORT_ERROR [09:09] */
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER2_TRANSPORT_ERROR_MASK   0x00000200
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER2_TRANSPORT_ERROR_SHIFT  9

/* XPT_FE :: INTR_STATUS_REG :: PARSER1_TRANSPORT_ERROR [08:08] */
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER1_TRANSPORT_ERROR_MASK   0x00000100
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER1_TRANSPORT_ERROR_SHIFT  8

/* XPT_FE :: INTR_STATUS_REG :: PARSER0_TRANSPORT_ERROR [07:07] */
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER0_TRANSPORT_ERROR_MASK   0x00000080
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER0_TRANSPORT_ERROR_SHIFT  7

/* XPT_FE :: INTR_STATUS_REG :: reserved4 [06:06] */
#define BCHP_XPT_FE_INTR_STATUS_REG_reserved4_MASK                 0x00000040
#define BCHP_XPT_FE_INTR_STATUS_REG_reserved4_SHIFT                6

/* XPT_FE :: INTR_STATUS_REG :: PARSER5_LENGTH_ERROR [05:05] */
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER5_LENGTH_ERROR_MASK      0x00000020
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER5_LENGTH_ERROR_SHIFT     5

/* XPT_FE :: INTR_STATUS_REG :: PARSER4_LENGTH_ERROR [04:04] */
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER4_LENGTH_ERROR_MASK      0x00000010
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER4_LENGTH_ERROR_SHIFT     4

/* XPT_FE :: INTR_STATUS_REG :: PARSER3_LENGTH_ERROR [03:03] */
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER3_LENGTH_ERROR_MASK      0x00000008
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER3_LENGTH_ERROR_SHIFT     3

/* XPT_FE :: INTR_STATUS_REG :: PARSER2_LENGTH_ERROR [02:02] */
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER2_LENGTH_ERROR_MASK      0x00000004
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER2_LENGTH_ERROR_SHIFT     2

/* XPT_FE :: INTR_STATUS_REG :: PARSER1_LENGTH_ERROR [01:01] */
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER1_LENGTH_ERROR_MASK      0x00000002
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER1_LENGTH_ERROR_SHIFT     1

/* XPT_FE :: INTR_STATUS_REG :: PARSER0_LENGTH_ERROR [00:00] */
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER0_LENGTH_ERROR_MASK      0x00000001
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER0_LENGTH_ERROR_SHIFT     0

/***************************************************************************
 *INTR_STATUS_REG_EN - Interrupt Status Enable Register
 ***************************************************************************/
/* XPT_FE :: INTR_STATUS_REG_EN :: reserved0 [31:31] */
#define BCHP_XPT_FE_INTR_STATUS_REG_EN_reserved0_MASK              0x80000000
#define BCHP_XPT_FE_INTR_STATUS_REG_EN_reserved0_SHIFT             31

/* XPT_FE :: INTR_STATUS_REG_EN :: INTR_STATUS_REG_EN [30:00] */
#define BCHP_XPT_FE_INTR_STATUS_REG_EN_INTR_STATUS_REG_EN_MASK     0x7fffffff
#define BCHP_XPT_FE_INTR_STATUS_REG_EN_INTR_STATUS_REG_EN_SHIFT    0

/***************************************************************************
 *MAX_PID_CHANNEL - Maximum Pid Channel number register
 ***************************************************************************/
/* XPT_FE :: MAX_PID_CHANNEL :: reserved0 [31:08] */
#define BCHP_XPT_FE_MAX_PID_CHANNEL_reserved0_MASK                 0xffffff00
#define BCHP_XPT_FE_MAX_PID_CHANNEL_reserved0_SHIFT                8

/* XPT_FE :: MAX_PID_CHANNEL :: MAX_PID_CHANNEL [07:00] */
#define BCHP_XPT_FE_MAX_PID_CHANNEL_MAX_PID_CHANNEL_MASK           0x000000ff
#define BCHP_XPT_FE_MAX_PID_CHANNEL_MAX_PID_CHANNEL_SHIFT          0

/***************************************************************************
 *PWR_CTRL - Data Transport Front-End Power Control Register
 ***************************************************************************/
/* XPT_FE :: PWR_CTRL :: reserved0 [31:06] */
#define BCHP_XPT_FE_PWR_CTRL_reserved0_MASK                        0xffffffc0
#define BCHP_XPT_FE_PWR_CTRL_reserved0_SHIFT                       6

/* XPT_FE :: PWR_CTRL :: FE_PARSER5_TIMESTAMP_DIS [05:05] */
#define BCHP_XPT_FE_PWR_CTRL_FE_PARSER5_TIMESTAMP_DIS_MASK         0x00000020
#define BCHP_XPT_FE_PWR_CTRL_FE_PARSER5_TIMESTAMP_DIS_SHIFT        5

/* XPT_FE :: PWR_CTRL :: FE_PARSER4_TIMESTAMP_DIS [04:04] */
#define BCHP_XPT_FE_PWR_CTRL_FE_PARSER4_TIMESTAMP_DIS_MASK         0x00000010
#define BCHP_XPT_FE_PWR_CTRL_FE_PARSER4_TIMESTAMP_DIS_SHIFT        4

/* XPT_FE :: PWR_CTRL :: FE_PARSER3_TIMESTAMP_DIS [03:03] */
#define BCHP_XPT_FE_PWR_CTRL_FE_PARSER3_TIMESTAMP_DIS_MASK         0x00000008
#define BCHP_XPT_FE_PWR_CTRL_FE_PARSER3_TIMESTAMP_DIS_SHIFT        3

/* XPT_FE :: PWR_CTRL :: FE_PARSER2_TIMESTAMP_DIS [02:02] */
#define BCHP_XPT_FE_PWR_CTRL_FE_PARSER2_TIMESTAMP_DIS_MASK         0x00000004
#define BCHP_XPT_FE_PWR_CTRL_FE_PARSER2_TIMESTAMP_DIS_SHIFT        2

/* XPT_FE :: PWR_CTRL :: FE_PARSER1_TIMESTAMP_DIS [01:01] */
#define BCHP_XPT_FE_PWR_CTRL_FE_PARSER1_TIMESTAMP_DIS_MASK         0x00000002
#define BCHP_XPT_FE_PWR_CTRL_FE_PARSER1_TIMESTAMP_DIS_SHIFT        1

/* XPT_FE :: PWR_CTRL :: FE_PARSER0_TIMESTAMP_DIS [00:00] */
#define BCHP_XPT_FE_PWR_CTRL_FE_PARSER0_TIMESTAMP_DIS_MASK         0x00000001
#define BCHP_XPT_FE_PWR_CTRL_FE_PARSER0_TIMESTAMP_DIS_SHIFT        0

/***************************************************************************
 *IB0_CTRL - Data Transport Input Band 0 Control Register
 ***************************************************************************/
/* XPT_FE :: IB0_CTRL :: reserved0 [31:25] */
#define BCHP_XPT_FE_IB0_CTRL_reserved0_MASK                        0xfe000000
#define BCHP_XPT_FE_IB0_CTRL_reserved0_SHIFT                       25

/* XPT_FE :: IB0_CTRL :: IB_DTV_MERGE_STREAM_EN [24:24] */
#define BCHP_XPT_FE_IB0_CTRL_IB_DTV_MERGE_STREAM_EN_MASK           0x01000000
#define BCHP_XPT_FE_IB0_CTRL_IB_DTV_MERGE_STREAM_EN_SHIFT          24

/* XPT_FE :: IB0_CTRL :: IB_PKT_LENGTH [23:16] */
#define BCHP_XPT_FE_IB0_CTRL_IB_PKT_LENGTH_MASK                    0x00ff0000
#define BCHP_XPT_FE_IB0_CTRL_IB_PKT_LENGTH_SHIFT                   16

/* XPT_FE :: IB0_CTRL :: reserved1 [15:11] */
#define BCHP_XPT_FE_IB0_CTRL_reserved1_MASK                        0x0000f800
#define BCHP_XPT_FE_IB0_CTRL_reserved1_SHIFT                       11

/* XPT_FE :: IB0_CTRL :: IB_PARALLEL_INPUT_SEL [10:10] */
#define BCHP_XPT_FE_IB0_CTRL_IB_PARALLEL_INPUT_SEL_MASK            0x00000400
#define BCHP_XPT_FE_IB0_CTRL_IB_PARALLEL_INPUT_SEL_SHIFT           10

/* XPT_FE :: IB0_CTRL :: IB_LSB_FIRST [09:09] */
#define BCHP_XPT_FE_IB0_CTRL_IB_LSB_FIRST_MASK                     0x00000200
#define BCHP_XPT_FE_IB0_CTRL_IB_LSB_FIRST_SHIFT                    9

/* XPT_FE :: IB0_CTRL :: IB_FORCE_VALID [08:08] */
#define BCHP_XPT_FE_IB0_CTRL_IB_FORCE_VALID_MASK                   0x00000100
#define BCHP_XPT_FE_IB0_CTRL_IB_FORCE_VALID_SHIFT                  8

/* XPT_FE :: IB0_CTRL :: IB_USE_SYNC_AS_VALID [07:07] */
#define BCHP_XPT_FE_IB0_CTRL_IB_USE_SYNC_AS_VALID_MASK             0x00000080
#define BCHP_XPT_FE_IB0_CTRL_IB_USE_SYNC_AS_VALID_SHIFT            7

/* XPT_FE :: IB0_CTRL :: IB_SYNC_DETECT_EN [06:06] */
#define BCHP_XPT_FE_IB0_CTRL_IB_SYNC_DETECT_EN_MASK                0x00000040
#define BCHP_XPT_FE_IB0_CTRL_IB_SYNC_DETECT_EN_SHIFT               6

/* XPT_FE :: IB0_CTRL :: IB_ERROR_INPUT_EN [05:05] */
#define BCHP_XPT_FE_IB0_CTRL_IB_ERROR_INPUT_EN_MASK                0x00000020
#define BCHP_XPT_FE_IB0_CTRL_IB_ERROR_INPUT_EN_SHIFT               5

/* XPT_FE :: IB0_CTRL :: IB_ERROR_POL_SEL [04:04] */
#define BCHP_XPT_FE_IB0_CTRL_IB_ERROR_POL_SEL_MASK                 0x00000010
#define BCHP_XPT_FE_IB0_CTRL_IB_ERROR_POL_SEL_SHIFT                4

/* XPT_FE :: IB0_CTRL :: IB_VALID_POL_SEL [03:03] */
#define BCHP_XPT_FE_IB0_CTRL_IB_VALID_POL_SEL_MASK                 0x00000008
#define BCHP_XPT_FE_IB0_CTRL_IB_VALID_POL_SEL_SHIFT                3

/* XPT_FE :: IB0_CTRL :: IB_DATA_POL_SEL [02:02] */
#define BCHP_XPT_FE_IB0_CTRL_IB_DATA_POL_SEL_MASK                  0x00000004
#define BCHP_XPT_FE_IB0_CTRL_IB_DATA_POL_SEL_SHIFT                 2

/* XPT_FE :: IB0_CTRL :: IB_SYNC_POL_SEL [01:01] */
#define BCHP_XPT_FE_IB0_CTRL_IB_SYNC_POL_SEL_MASK                  0x00000002
#define BCHP_XPT_FE_IB0_CTRL_IB_SYNC_POL_SEL_SHIFT                 1

/* XPT_FE :: IB0_CTRL :: IB_CLOCK_POL_SEL [00:00] */
#define BCHP_XPT_FE_IB0_CTRL_IB_CLOCK_POL_SEL_MASK                 0x00000001
#define BCHP_XPT_FE_IB0_CTRL_IB_CLOCK_POL_SEL_SHIFT                0

/***************************************************************************
 *IB0_SYNC_COUNT - Data Transport Input Band 0 Sync counter Register
 ***************************************************************************/
/* XPT_FE :: IB0_SYNC_COUNT :: reserved0 [31:08] */
#define BCHP_XPT_FE_IB0_SYNC_COUNT_reserved0_MASK                  0xffffff00
#define BCHP_XPT_FE_IB0_SYNC_COUNT_reserved0_SHIFT                 8

/* XPT_FE :: IB0_SYNC_COUNT :: SYNC_COUNT [07:00] */
#define BCHP_XPT_FE_IB0_SYNC_COUNT_SYNC_COUNT_MASK                 0x000000ff
#define BCHP_XPT_FE_IB0_SYNC_COUNT_SYNC_COUNT_SHIFT                0

/***************************************************************************
 *IB1_CTRL - Data Transport Input Band 1 Control Register
 ***************************************************************************/
/* XPT_FE :: IB1_CTRL :: reserved0 [31:25] */
#define BCHP_XPT_FE_IB1_CTRL_reserved0_MASK                        0xfe000000
#define BCHP_XPT_FE_IB1_CTRL_reserved0_SHIFT                       25

/* XPT_FE :: IB1_CTRL :: IB_DTV_MERGE_STREAM_EN [24:24] */
#define BCHP_XPT_FE_IB1_CTRL_IB_DTV_MERGE_STREAM_EN_MASK           0x01000000
#define BCHP_XPT_FE_IB1_CTRL_IB_DTV_MERGE_STREAM_EN_SHIFT          24

/* XPT_FE :: IB1_CTRL :: IB_PKT_LENGTH [23:16] */
#define BCHP_XPT_FE_IB1_CTRL_IB_PKT_LENGTH_MASK                    0x00ff0000
#define BCHP_XPT_FE_IB1_CTRL_IB_PKT_LENGTH_SHIFT                   16

/* XPT_FE :: IB1_CTRL :: reserved1 [15:11] */
#define BCHP_XPT_FE_IB1_CTRL_reserved1_MASK                        0x0000f800
#define BCHP_XPT_FE_IB1_CTRL_reserved1_SHIFT                       11

/* XPT_FE :: IB1_CTRL :: IB_PARALLEL_INPUT_SEL [10:10] */
#define BCHP_XPT_FE_IB1_CTRL_IB_PARALLEL_INPUT_SEL_MASK            0x00000400
#define BCHP_XPT_FE_IB1_CTRL_IB_PARALLEL_INPUT_SEL_SHIFT           10

/* XPT_FE :: IB1_CTRL :: IB_LSB_FIRST [09:09] */
#define BCHP_XPT_FE_IB1_CTRL_IB_LSB_FIRST_MASK                     0x00000200
#define BCHP_XPT_FE_IB1_CTRL_IB_LSB_FIRST_SHIFT                    9

/* XPT_FE :: IB1_CTRL :: IB_FORCE_VALID [08:08] */
#define BCHP_XPT_FE_IB1_CTRL_IB_FORCE_VALID_MASK                   0x00000100
#define BCHP_XPT_FE_IB1_CTRL_IB_FORCE_VALID_SHIFT                  8

/* XPT_FE :: IB1_CTRL :: IB_USE_SYNC_AS_VALID [07:07] */
#define BCHP_XPT_FE_IB1_CTRL_IB_USE_SYNC_AS_VALID_MASK             0x00000080
#define BCHP_XPT_FE_IB1_CTRL_IB_USE_SYNC_AS_VALID_SHIFT            7

/* XPT_FE :: IB1_CTRL :: IB_SYNC_DETECT_EN [06:06] */
#define BCHP_XPT_FE_IB1_CTRL_IB_SYNC_DETECT_EN_MASK                0x00000040
#define BCHP_XPT_FE_IB1_CTRL_IB_SYNC_DETECT_EN_SHIFT               6

/* XPT_FE :: IB1_CTRL :: IB_ERROR_INPUT_EN [05:05] */
#define BCHP_XPT_FE_IB1_CTRL_IB_ERROR_INPUT_EN_MASK                0x00000020
#define BCHP_XPT_FE_IB1_CTRL_IB_ERROR_INPUT_EN_SHIFT               5

/* XPT_FE :: IB1_CTRL :: IB_ERROR_POL_SEL [04:04] */
#define BCHP_XPT_FE_IB1_CTRL_IB_ERROR_POL_SEL_MASK                 0x00000010
#define BCHP_XPT_FE_IB1_CTRL_IB_ERROR_POL_SEL_SHIFT                4

/* XPT_FE :: IB1_CTRL :: IB_VALID_POL_SEL [03:03] */
#define BCHP_XPT_FE_IB1_CTRL_IB_VALID_POL_SEL_MASK                 0x00000008
#define BCHP_XPT_FE_IB1_CTRL_IB_VALID_POL_SEL_SHIFT                3

/* XPT_FE :: IB1_CTRL :: IB_DATA_POL_SEL [02:02] */
#define BCHP_XPT_FE_IB1_CTRL_IB_DATA_POL_SEL_MASK                  0x00000004
#define BCHP_XPT_FE_IB1_CTRL_IB_DATA_POL_SEL_SHIFT                 2

/* XPT_FE :: IB1_CTRL :: IB_SYNC_POL_SEL [01:01] */
#define BCHP_XPT_FE_IB1_CTRL_IB_SYNC_POL_SEL_MASK                  0x00000002
#define BCHP_XPT_FE_IB1_CTRL_IB_SYNC_POL_SEL_SHIFT                 1

/* XPT_FE :: IB1_CTRL :: IB_CLOCK_POL_SEL [00:00] */
#define BCHP_XPT_FE_IB1_CTRL_IB_CLOCK_POL_SEL_MASK                 0x00000001
#define BCHP_XPT_FE_IB1_CTRL_IB_CLOCK_POL_SEL_SHIFT                0

/***************************************************************************
 *IB1_SYNC_COUNT - Data Transport Input Band 1 Sync counter Register
 ***************************************************************************/
/* XPT_FE :: IB1_SYNC_COUNT :: reserved0 [31:08] */
#define BCHP_XPT_FE_IB1_SYNC_COUNT_reserved0_MASK                  0xffffff00
#define BCHP_XPT_FE_IB1_SYNC_COUNT_reserved0_SHIFT                 8

/* XPT_FE :: IB1_SYNC_COUNT :: SYNC_COUNT [07:00] */
#define BCHP_XPT_FE_IB1_SYNC_COUNT_SYNC_COUNT_MASK                 0x000000ff
#define BCHP_XPT_FE_IB1_SYNC_COUNT_SYNC_COUNT_SHIFT                0

/***************************************************************************
 *IB_SYNC_DETECT_CTRL - Data Transport Input Band Sync detect control
 ***************************************************************************/
/* XPT_FE :: IB_SYNC_DETECT_CTRL :: reserved0 [31:06] */
#define BCHP_XPT_FE_IB_SYNC_DETECT_CTRL_reserved0_MASK             0xffffffc0
#define BCHP_XPT_FE_IB_SYNC_DETECT_CTRL_reserved0_SHIFT            6

/* XPT_FE :: IB_SYNC_DETECT_CTRL :: IB_SYNC_OUT_CNT [05:03] */
#define BCHP_XPT_FE_IB_SYNC_DETECT_CTRL_IB_SYNC_OUT_CNT_MASK       0x00000038
#define BCHP_XPT_FE_IB_SYNC_DETECT_CTRL_IB_SYNC_OUT_CNT_SHIFT      3

/* XPT_FE :: IB_SYNC_DETECT_CTRL :: IB_SYNC_IN_CNT [02:00] */
#define BCHP_XPT_FE_IB_SYNC_DETECT_CTRL_IB_SYNC_IN_CNT_MASK        0x00000007
#define BCHP_XPT_FE_IB_SYNC_DETECT_CTRL_IB_SYNC_IN_CNT_SHIFT       0

/***************************************************************************
 *PARSER0_CTRL1 - Data Transport Parser Band 0 Control Register
 ***************************************************************************/
/* XPT_FE :: PARSER0_CTRL1 :: reserved0 [31:29] */
#define BCHP_XPT_FE_PARSER0_CTRL1_reserved0_MASK                   0xe0000000
#define BCHP_XPT_FE_PARSER0_CTRL1_reserved0_SHIFT                  29

/* XPT_FE :: PARSER0_CTRL1 :: PARSER_TIMESTAMP_MODE [28:27] */
#define BCHP_XPT_FE_PARSER0_CTRL1_PARSER_TIMESTAMP_MODE_MASK       0x18000000
#define BCHP_XPT_FE_PARSER0_CTRL1_PARSER_TIMESTAMP_MODE_SHIFT      27

/* XPT_FE :: PARSER0_CTRL1 :: PARSER_TSMF_SEL [26:26] */
#define BCHP_XPT_FE_PARSER0_CTRL1_PARSER_TSMF_SEL_MASK             0x04000000
#define BCHP_XPT_FE_PARSER0_CTRL1_PARSER_TSMF_SEL_SHIFT            26

/* XPT_FE :: PARSER0_CTRL1 :: PARSER_TSMF_EN [25:25] */
#define BCHP_XPT_FE_PARSER0_CTRL1_PARSER_TSMF_EN_MASK              0x02000000
#define BCHP_XPT_FE_PARSER0_CTRL1_PARSER_TSMF_EN_SHIFT             25

/* XPT_FE :: PARSER0_CTRL1 :: PARSER_TIMEBASE_SEL [24:21] */
#define BCHP_XPT_FE_PARSER0_CTRL1_PARSER_TIMEBASE_SEL_MASK         0x01e00000
#define BCHP_XPT_FE_PARSER0_CTRL1_PARSER_TIMEBASE_SEL_SHIFT        21

/* XPT_FE :: PARSER0_CTRL1 :: PARSER_ACCEPT_ADAPT_00 [20:20] */
#define BCHP_XPT_FE_PARSER0_CTRL1_PARSER_ACCEPT_ADAPT_00_MASK      0x00100000
#define BCHP_XPT_FE_PARSER0_CTRL1_PARSER_ACCEPT_ADAPT_00_SHIFT     20

/* XPT_FE :: PARSER0_CTRL1 :: PARSER_PKT_LENGTH [19:12] */
#define BCHP_XPT_FE_PARSER0_CTRL1_PARSER_PKT_LENGTH_MASK           0x000ff000
#define BCHP_XPT_FE_PARSER0_CTRL1_PARSER_PKT_LENGTH_SHIFT          12

/* XPT_FE :: PARSER0_CTRL1 :: PARSER_INPUT_SEL [11:08] */
#define BCHP_XPT_FE_PARSER0_CTRL1_PARSER_INPUT_SEL_MASK            0x00000f00
#define BCHP_XPT_FE_PARSER0_CTRL1_PARSER_INPUT_SEL_SHIFT           8

/* XPT_FE :: PARSER0_CTRL1 :: PARSER_PACKET_TYPE [07:05] */
#define BCHP_XPT_FE_PARSER0_CTRL1_PARSER_PACKET_TYPE_MASK          0x000000e0
#define BCHP_XPT_FE_PARSER0_CTRL1_PARSER_PACKET_TYPE_SHIFT         5

/* XPT_FE :: PARSER0_CTRL1 :: PARSER_ACCEPT_NULL_PKT [04:04] */
#define BCHP_XPT_FE_PARSER0_CTRL1_PARSER_ACCEPT_NULL_PKT_MASK      0x00000010
#define BCHP_XPT_FE_PARSER0_CTRL1_PARSER_ACCEPT_NULL_PKT_SHIFT     4

/* XPT_FE :: PARSER0_CTRL1 :: PARSER_CONT_COUNT_IGNORE [03:03] */
#define BCHP_XPT_FE_PARSER0_CTRL1_PARSER_CONT_COUNT_IGNORE_MASK    0x00000008
#define BCHP_XPT_FE_PARSER0_CTRL1_PARSER_CONT_COUNT_IGNORE_SHIFT   3

/* XPT_FE :: PARSER0_CTRL1 :: PARSER_ERROR_INPUT_TEI_IGNORE [02:02] */
#define BCHP_XPT_FE_PARSER0_CTRL1_PARSER_ERROR_INPUT_TEI_IGNORE_MASK 0x00000004
#define BCHP_XPT_FE_PARSER0_CTRL1_PARSER_ERROR_INPUT_TEI_IGNORE_SHIFT 2

/* XPT_FE :: PARSER0_CTRL1 :: PARSER_ALL_PASS_CTRL [01:01] */
#define BCHP_XPT_FE_PARSER0_CTRL1_PARSER_ALL_PASS_CTRL_MASK        0x00000002
#define BCHP_XPT_FE_PARSER0_CTRL1_PARSER_ALL_PASS_CTRL_SHIFT       1

/* XPT_FE :: PARSER0_CTRL1 :: PARSER_ENABLE [00:00] */
#define BCHP_XPT_FE_PARSER0_CTRL1_PARSER_ENABLE_MASK               0x00000001
#define BCHP_XPT_FE_PARSER0_CTRL1_PARSER_ENABLE_SHIFT              0

/***************************************************************************
 *PARSER0_CTRL2 - Data Transport Parser Band 0 Control Register 2
 ***************************************************************************/
/* XPT_FE :: PARSER0_CTRL2 :: reserved0 [31:14] */
#define BCHP_XPT_FE_PARSER0_CTRL2_reserved0_MASK                   0xffffc000
#define BCHP_XPT_FE_PARSER0_CTRL2_reserved0_SHIFT                  14

/* XPT_FE :: PARSER0_CTRL2 :: PARSER_STREAM_TIMESTAMP_EN [13:13] */
#define BCHP_XPT_FE_PARSER0_CTRL2_PARSER_STREAM_TIMESTAMP_EN_MASK  0x00002000
#define BCHP_XPT_FE_PARSER0_CTRL2_PARSER_STREAM_TIMESTAMP_EN_SHIFT 13

/* XPT_FE :: PARSER0_CTRL2 :: PARSER_TIMESTREAM_BF_SYNC [12:12] */
#define BCHP_XPT_FE_PARSER0_CTRL2_PARSER_TIMESTREAM_BF_SYNC_MASK   0x00001000
#define BCHP_XPT_FE_PARSER0_CTRL2_PARSER_TIMESTREAM_BF_SYNC_SHIFT  12

/* XPT_FE :: PARSER0_CTRL2 :: PARSER_TIMESTAMP_REARM [11:11] */
#define BCHP_XPT_FE_PARSER0_CTRL2_PARSER_TIMESTAMP_REARM_MASK      0x00000800
#define BCHP_XPT_FE_PARSER0_CTRL2_PARSER_TIMESTAMP_REARM_SHIFT     11

/* XPT_FE :: PARSER0_CTRL2 :: PARSER_TIMESTAMP_RESTAMP [10:10] */
#define BCHP_XPT_FE_PARSER0_CTRL2_PARSER_TIMESTAMP_RESTAMP_MASK    0x00000400
#define BCHP_XPT_FE_PARSER0_CTRL2_PARSER_TIMESTAMP_RESTAMP_SHIFT   10

/* XPT_FE :: PARSER0_CTRL2 :: PARSER_TIMESTAMP_BIT_REORDER [09:09] */
#define BCHP_XPT_FE_PARSER0_CTRL2_PARSER_TIMESTAMP_BIT_REORDER_MASK 0x00000200
#define BCHP_XPT_FE_PARSER0_CTRL2_PARSER_TIMESTAMP_BIT_REORDER_SHIFT 9

/* XPT_FE :: PARSER0_CTRL2 :: PARSER_TIMESTAMP_BYTE_REORDER [08:08] */
#define BCHP_XPT_FE_PARSER0_CTRL2_PARSER_TIMESTAMP_BYTE_REORDER_MASK 0x00000100
#define BCHP_XPT_FE_PARSER0_CTRL2_PARSER_TIMESTAMP_BYTE_REORDER_SHIFT 8

/* XPT_FE :: PARSER0_CTRL2 :: RAVE_CX_MODE [07:06] */
#define BCHP_XPT_FE_PARSER0_CTRL2_RAVE_CX_MODE_MASK                0x000000c0
#define BCHP_XPT_FE_PARSER0_CTRL2_RAVE_CX_MODE_SHIFT               6

/* XPT_FE :: PARSER0_CTRL2 :: PARSER_SEC_CC_IGNORE [05:05] */
#define BCHP_XPT_FE_PARSER0_CTRL2_PARSER_SEC_CC_IGNORE_MASK        0x00000020
#define BCHP_XPT_FE_PARSER0_CTRL2_PARSER_SEC_CC_IGNORE_SHIFT       5

/* XPT_FE :: PARSER0_CTRL2 :: PARSER_MPOD_SEC_CC_IGNORE [04:04] */
#define BCHP_XPT_FE_PARSER0_CTRL2_PARSER_MPOD_SEC_CC_IGNORE_MASK   0x00000010
#define BCHP_XPT_FE_PARSER0_CTRL2_PARSER_MPOD_SEC_CC_IGNORE_SHIFT  4

/* XPT_FE :: PARSER0_CTRL2 :: PARSER_MPOD_CONT_COUNT_IGNORE [03:03] */
#define BCHP_XPT_FE_PARSER0_CTRL2_PARSER_MPOD_CONT_COUNT_IGNORE_MASK 0x00000008
#define BCHP_XPT_FE_PARSER0_CTRL2_PARSER_MPOD_CONT_COUNT_IGNORE_SHIFT 3

/* XPT_FE :: PARSER0_CTRL2 :: DTV_MERGE_STREAM_EN [02:02] */
#define BCHP_XPT_FE_PARSER0_CTRL2_DTV_MERGE_STREAM_EN_MASK         0x00000004
#define BCHP_XPT_FE_PARSER0_CTRL2_DTV_MERGE_STREAM_EN_SHIFT        2

/* XPT_FE :: PARSER0_CTRL2 :: PARSER_MPOD_ALL_PASS_CTRL [01:01] */
#define BCHP_XPT_FE_PARSER0_CTRL2_PARSER_MPOD_ALL_PASS_CTRL_MASK   0x00000002
#define BCHP_XPT_FE_PARSER0_CTRL2_PARSER_MPOD_ALL_PASS_CTRL_SHIFT  1

/* XPT_FE :: PARSER0_CTRL2 :: MPOD_EN [00:00] */
#define BCHP_XPT_FE_PARSER0_CTRL2_MPOD_EN_MASK                     0x00000001
#define BCHP_XPT_FE_PARSER0_CTRL2_MPOD_EN_SHIFT                    0

/***************************************************************************
 *PARSER0_TIMESTAMP - Data Transport Parser Band 0 Local Timestamp
 ***************************************************************************/
/* XPT_FE :: PARSER0_TIMESTAMP :: TIMESTAMP [31:00] */
#define BCHP_XPT_FE_PARSER0_TIMESTAMP_TIMESTAMP_MASK               0xffffffff
#define BCHP_XPT_FE_PARSER0_TIMESTAMP_TIMESTAMP_SHIFT              0

/***************************************************************************
 *PARSER1_CTRL1 - Data Transport Parser Band 1 Control Register
 ***************************************************************************/
/* XPT_FE :: PARSER1_CTRL1 :: reserved0 [31:29] */
#define BCHP_XPT_FE_PARSER1_CTRL1_reserved0_MASK                   0xe0000000
#define BCHP_XPT_FE_PARSER1_CTRL1_reserved0_SHIFT                  29

/* XPT_FE :: PARSER1_CTRL1 :: PARSER_TIMESTAMP_MODE [28:27] */
#define BCHP_XPT_FE_PARSER1_CTRL1_PARSER_TIMESTAMP_MODE_MASK       0x18000000
#define BCHP_XPT_FE_PARSER1_CTRL1_PARSER_TIMESTAMP_MODE_SHIFT      27

/* XPT_FE :: PARSER1_CTRL1 :: PARSER_TSMF_SEL [26:26] */
#define BCHP_XPT_FE_PARSER1_CTRL1_PARSER_TSMF_SEL_MASK             0x04000000
#define BCHP_XPT_FE_PARSER1_CTRL1_PARSER_TSMF_SEL_SHIFT            26

/* XPT_FE :: PARSER1_CTRL1 :: PARSER_TSMF_EN [25:25] */
#define BCHP_XPT_FE_PARSER1_CTRL1_PARSER_TSMF_EN_MASK              0x02000000
#define BCHP_XPT_FE_PARSER1_CTRL1_PARSER_TSMF_EN_SHIFT             25

/* XPT_FE :: PARSER1_CTRL1 :: PARSER_TIMEBASE_SEL [24:21] */
#define BCHP_XPT_FE_PARSER1_CTRL1_PARSER_TIMEBASE_SEL_MASK         0x01e00000
#define BCHP_XPT_FE_PARSER1_CTRL1_PARSER_TIMEBASE_SEL_SHIFT        21

/* XPT_FE :: PARSER1_CTRL1 :: PARSER_ACCEPT_ADAPT_00 [20:20] */
#define BCHP_XPT_FE_PARSER1_CTRL1_PARSER_ACCEPT_ADAPT_00_MASK      0x00100000
#define BCHP_XPT_FE_PARSER1_CTRL1_PARSER_ACCEPT_ADAPT_00_SHIFT     20

/* XPT_FE :: PARSER1_CTRL1 :: PARSER_PKT_LENGTH [19:12] */
#define BCHP_XPT_FE_PARSER1_CTRL1_PARSER_PKT_LENGTH_MASK           0x000ff000
#define BCHP_XPT_FE_PARSER1_CTRL1_PARSER_PKT_LENGTH_SHIFT          12

/* XPT_FE :: PARSER1_CTRL1 :: PARSER_INPUT_SEL [11:08] */
#define BCHP_XPT_FE_PARSER1_CTRL1_PARSER_INPUT_SEL_MASK            0x00000f00
#define BCHP_XPT_FE_PARSER1_CTRL1_PARSER_INPUT_SEL_SHIFT           8

/* XPT_FE :: PARSER1_CTRL1 :: PARSER_PACKET_TYPE [07:05] */
#define BCHP_XPT_FE_PARSER1_CTRL1_PARSER_PACKET_TYPE_MASK          0x000000e0
#define BCHP_XPT_FE_PARSER1_CTRL1_PARSER_PACKET_TYPE_SHIFT         5

/* XPT_FE :: PARSER1_CTRL1 :: PARSER_ACCEPT_NULL_PKT [04:04] */
#define BCHP_XPT_FE_PARSER1_CTRL1_PARSER_ACCEPT_NULL_PKT_MASK      0x00000010
#define BCHP_XPT_FE_PARSER1_CTRL1_PARSER_ACCEPT_NULL_PKT_SHIFT     4

/* XPT_FE :: PARSER1_CTRL1 :: PARSER_CONT_COUNT_IGNORE [03:03] */
#define BCHP_XPT_FE_PARSER1_CTRL1_PARSER_CONT_COUNT_IGNORE_MASK    0x00000008
#define BCHP_XPT_FE_PARSER1_CTRL1_PARSER_CONT_COUNT_IGNORE_SHIFT   3

/* XPT_FE :: PARSER1_CTRL1 :: PARSER_ERROR_INPUT_TEI_IGNORE [02:02] */
#define BCHP_XPT_FE_PARSER1_CTRL1_PARSER_ERROR_INPUT_TEI_IGNORE_MASK 0x00000004
#define BCHP_XPT_FE_PARSER1_CTRL1_PARSER_ERROR_INPUT_TEI_IGNORE_SHIFT 2

/* XPT_FE :: PARSER1_CTRL1 :: PARSER_ALL_PASS_CTRL [01:01] */
#define BCHP_XPT_FE_PARSER1_CTRL1_PARSER_ALL_PASS_CTRL_MASK        0x00000002
#define BCHP_XPT_FE_PARSER1_CTRL1_PARSER_ALL_PASS_CTRL_SHIFT       1

/* XPT_FE :: PARSER1_CTRL1 :: PARSER_ENABLE [00:00] */
#define BCHP_XPT_FE_PARSER1_CTRL1_PARSER_ENABLE_MASK               0x00000001
#define BCHP_XPT_FE_PARSER1_CTRL1_PARSER_ENABLE_SHIFT              0

/***************************************************************************
 *PARSER1_CTRL2 - Data Transport Parser Band 1 Control Register 2
 ***************************************************************************/
/* XPT_FE :: PARSER1_CTRL2 :: reserved0 [31:14] */
#define BCHP_XPT_FE_PARSER1_CTRL2_reserved0_MASK                   0xffffc000
#define BCHP_XPT_FE_PARSER1_CTRL2_reserved0_SHIFT                  14

/* XPT_FE :: PARSER1_CTRL2 :: PARSER_STREAM_TIMESTAMP_EN [13:13] */
#define BCHP_XPT_FE_PARSER1_CTRL2_PARSER_STREAM_TIMESTAMP_EN_MASK  0x00002000
#define BCHP_XPT_FE_PARSER1_CTRL2_PARSER_STREAM_TIMESTAMP_EN_SHIFT 13

/* XPT_FE :: PARSER1_CTRL2 :: PARSER_TIMESTREAM_BF_SYNC [12:12] */
#define BCHP_XPT_FE_PARSER1_CTRL2_PARSER_TIMESTREAM_BF_SYNC_MASK   0x00001000
#define BCHP_XPT_FE_PARSER1_CTRL2_PARSER_TIMESTREAM_BF_SYNC_SHIFT  12

/* XPT_FE :: PARSER1_CTRL2 :: PARSER_TIMESTAMP_REARM [11:11] */
#define BCHP_XPT_FE_PARSER1_CTRL2_PARSER_TIMESTAMP_REARM_MASK      0x00000800
#define BCHP_XPT_FE_PARSER1_CTRL2_PARSER_TIMESTAMP_REARM_SHIFT     11

/* XPT_FE :: PARSER1_CTRL2 :: PARSER_TIMESTAMP_RESTAMP [10:10] */
#define BCHP_XPT_FE_PARSER1_CTRL2_PARSER_TIMESTAMP_RESTAMP_MASK    0x00000400
#define BCHP_XPT_FE_PARSER1_CTRL2_PARSER_TIMESTAMP_RESTAMP_SHIFT   10

/* XPT_FE :: PARSER1_CTRL2 :: PARSER_TIMESTAMP_BIT_REORDER [09:09] */
#define BCHP_XPT_FE_PARSER1_CTRL2_PARSER_TIMESTAMP_BIT_REORDER_MASK 0x00000200
#define BCHP_XPT_FE_PARSER1_CTRL2_PARSER_TIMESTAMP_BIT_REORDER_SHIFT 9

/* XPT_FE :: PARSER1_CTRL2 :: PARSER_TIMESTAMP_BYTE_REORDER [08:08] */
#define BCHP_XPT_FE_PARSER1_CTRL2_PARSER_TIMESTAMP_BYTE_REORDER_MASK 0x00000100
#define BCHP_XPT_FE_PARSER1_CTRL2_PARSER_TIMESTAMP_BYTE_REORDER_SHIFT 8

/* XPT_FE :: PARSER1_CTRL2 :: RAVE_CX_MODE [07:06] */
#define BCHP_XPT_FE_PARSER1_CTRL2_RAVE_CX_MODE_MASK                0x000000c0
#define BCHP_XPT_FE_PARSER1_CTRL2_RAVE_CX_MODE_SHIFT               6

/* XPT_FE :: PARSER1_CTRL2 :: PARSER_SEC_CC_IGNORE [05:05] */
#define BCHP_XPT_FE_PARSER1_CTRL2_PARSER_SEC_CC_IGNORE_MASK        0x00000020
#define BCHP_XPT_FE_PARSER1_CTRL2_PARSER_SEC_CC_IGNORE_SHIFT       5

/* XPT_FE :: PARSER1_CTRL2 :: PARSER_MPOD_SEC_CC_IGNORE [04:04] */
#define BCHP_XPT_FE_PARSER1_CTRL2_PARSER_MPOD_SEC_CC_IGNORE_MASK   0x00000010
#define BCHP_XPT_FE_PARSER1_CTRL2_PARSER_MPOD_SEC_CC_IGNORE_SHIFT  4

/* XPT_FE :: PARSER1_CTRL2 :: PARSER_MPOD_CONT_COUNT_IGNORE [03:03] */
#define BCHP_XPT_FE_PARSER1_CTRL2_PARSER_MPOD_CONT_COUNT_IGNORE_MASK 0x00000008
#define BCHP_XPT_FE_PARSER1_CTRL2_PARSER_MPOD_CONT_COUNT_IGNORE_SHIFT 3

/* XPT_FE :: PARSER1_CTRL2 :: DTV_MERGE_STREAM_EN [02:02] */
#define BCHP_XPT_FE_PARSER1_CTRL2_DTV_MERGE_STREAM_EN_MASK         0x00000004
#define BCHP_XPT_FE_PARSER1_CTRL2_DTV_MERGE_STREAM_EN_SHIFT        2

/* XPT_FE :: PARSER1_CTRL2 :: PARSER_MPOD_ALL_PASS_CTRL [01:01] */
#define BCHP_XPT_FE_PARSER1_CTRL2_PARSER_MPOD_ALL_PASS_CTRL_MASK   0x00000002
#define BCHP_XPT_FE_PARSER1_CTRL2_PARSER_MPOD_ALL_PASS_CTRL_SHIFT  1

/* XPT_FE :: PARSER1_CTRL2 :: MPOD_EN [00:00] */
#define BCHP_XPT_FE_PARSER1_CTRL2_MPOD_EN_MASK                     0x00000001
#define BCHP_XPT_FE_PARSER1_CTRL2_MPOD_EN_SHIFT                    0

/***************************************************************************
 *PARSER1_TIMESTAMP - Data Transport Parser Band 1 Local Timestamp
 ***************************************************************************/
/* XPT_FE :: PARSER1_TIMESTAMP :: TIMESTAMP [31:00] */
#define BCHP_XPT_FE_PARSER1_TIMESTAMP_TIMESTAMP_MASK               0xffffffff
#define BCHP_XPT_FE_PARSER1_TIMESTAMP_TIMESTAMP_SHIFT              0

/***************************************************************************
 *PSG_CFG - Passage Config Register
 ***************************************************************************/
/* XPT_FE :: PSG_CFG :: reserved0 [31:17] */
#define BCHP_XPT_FE_PSG_CFG_reserved0_MASK                         0xfffe0000
#define BCHP_XPT_FE_PSG_CFG_reserved0_SHIFT                        17

/* XPT_FE :: PSG_CFG :: PSG_PBP7_DROP_ON_SCC_ERR [16:16] */
#define BCHP_XPT_FE_PSG_CFG_PSG_PBP7_DROP_ON_SCC_ERR_MASK          0x00010000
#define BCHP_XPT_FE_PSG_CFG_PSG_PBP7_DROP_ON_SCC_ERR_SHIFT         16

/* XPT_FE :: PSG_CFG :: PSG_PBP6_DROP_ON_SCC_ERR [15:15] */
#define BCHP_XPT_FE_PSG_CFG_PSG_PBP6_DROP_ON_SCC_ERR_MASK          0x00008000
#define BCHP_XPT_FE_PSG_CFG_PSG_PBP6_DROP_ON_SCC_ERR_SHIFT         15

/* XPT_FE :: PSG_CFG :: PSG_PBP5_DROP_ON_SCC_ERR [14:14] */
#define BCHP_XPT_FE_PSG_CFG_PSG_PBP5_DROP_ON_SCC_ERR_MASK          0x00004000
#define BCHP_XPT_FE_PSG_CFG_PSG_PBP5_DROP_ON_SCC_ERR_SHIFT         14

/* XPT_FE :: PSG_CFG :: PSG_PBP4_DROP_ON_SCC_ERR [13:13] */
#define BCHP_XPT_FE_PSG_CFG_PSG_PBP4_DROP_ON_SCC_ERR_MASK          0x00002000
#define BCHP_XPT_FE_PSG_CFG_PSG_PBP4_DROP_ON_SCC_ERR_SHIFT         13

/* XPT_FE :: PSG_CFG :: PSG_PBP3_DROP_ON_SCC_ERR [12:12] */
#define BCHP_XPT_FE_PSG_CFG_PSG_PBP3_DROP_ON_SCC_ERR_MASK          0x00001000
#define BCHP_XPT_FE_PSG_CFG_PSG_PBP3_DROP_ON_SCC_ERR_SHIFT         12

/* XPT_FE :: PSG_CFG :: PSG_PBP2_DROP_ON_SCC_ERR [11:11] */
#define BCHP_XPT_FE_PSG_CFG_PSG_PBP2_DROP_ON_SCC_ERR_MASK          0x00000800
#define BCHP_XPT_FE_PSG_CFG_PSG_PBP2_DROP_ON_SCC_ERR_SHIFT         11

/* XPT_FE :: PSG_CFG :: PSG_PBP1_DROP_ON_SCC_ERR [10:10] */
#define BCHP_XPT_FE_PSG_CFG_PSG_PBP1_DROP_ON_SCC_ERR_MASK          0x00000400
#define BCHP_XPT_FE_PSG_CFG_PSG_PBP1_DROP_ON_SCC_ERR_SHIFT         10

/* XPT_FE :: PSG_CFG :: PSG_PBP0_DROP_ON_SCC_ERR [09:09] */
#define BCHP_XPT_FE_PSG_CFG_PSG_PBP0_DROP_ON_SCC_ERR_MASK          0x00000200
#define BCHP_XPT_FE_PSG_CFG_PSG_PBP0_DROP_ON_SCC_ERR_SHIFT         9

/* XPT_FE :: PSG_CFG :: reserved1 [08:08] */
#define BCHP_XPT_FE_PSG_CFG_reserved1_MASK                         0x00000100
#define BCHP_XPT_FE_PSG_CFG_reserved1_SHIFT                        8

/* XPT_FE :: PSG_CFG :: PSG_IBP5_DROP_ON_SCC_ERR [07:07] */
#define BCHP_XPT_FE_PSG_CFG_PSG_IBP5_DROP_ON_SCC_ERR_MASK          0x00000080
#define BCHP_XPT_FE_PSG_CFG_PSG_IBP5_DROP_ON_SCC_ERR_SHIFT         7

/* XPT_FE :: PSG_CFG :: PSG_IBP4_DROP_ON_SCC_ERR [06:06] */
#define BCHP_XPT_FE_PSG_CFG_PSG_IBP4_DROP_ON_SCC_ERR_MASK          0x00000040
#define BCHP_XPT_FE_PSG_CFG_PSG_IBP4_DROP_ON_SCC_ERR_SHIFT         6

/* XPT_FE :: PSG_CFG :: PSG_IBP3_DROP_ON_SCC_ERR [05:05] */
#define BCHP_XPT_FE_PSG_CFG_PSG_IBP3_DROP_ON_SCC_ERR_MASK          0x00000020
#define BCHP_XPT_FE_PSG_CFG_PSG_IBP3_DROP_ON_SCC_ERR_SHIFT         5

/* XPT_FE :: PSG_CFG :: PSG_IBP2_DROP_ON_SCC_ERR [04:04] */
#define BCHP_XPT_FE_PSG_CFG_PSG_IBP2_DROP_ON_SCC_ERR_MASK          0x00000010
#define BCHP_XPT_FE_PSG_CFG_PSG_IBP2_DROP_ON_SCC_ERR_SHIFT         4

/* XPT_FE :: PSG_CFG :: PSG_IBP1_DROP_ON_SCC_ERR [03:03] */
#define BCHP_XPT_FE_PSG_CFG_PSG_IBP1_DROP_ON_SCC_ERR_MASK          0x00000008
#define BCHP_XPT_FE_PSG_CFG_PSG_IBP1_DROP_ON_SCC_ERR_SHIFT         3

/* XPT_FE :: PSG_CFG :: PSG_IBP0_DROP_ON_SCC_ERR [02:02] */
#define BCHP_XPT_FE_PSG_CFG_PSG_IBP0_DROP_ON_SCC_ERR_MASK          0x00000004
#define BCHP_XPT_FE_PSG_CFG_PSG_IBP0_DROP_ON_SCC_ERR_SHIFT         2

/* XPT_FE :: PSG_CFG :: PSG_START_IMMEDIATE [01:01] */
#define BCHP_XPT_FE_PSG_CFG_PSG_START_IMMEDIATE_MASK               0x00000002
#define BCHP_XPT_FE_PSG_CFG_PSG_START_IMMEDIATE_SHIFT              1

/* XPT_FE :: PSG_CFG :: PSG_MASTER_EN [00:00] */
#define BCHP_XPT_FE_PSG_CFG_PSG_MASTER_EN_MASK                     0x00000001
#define BCHP_XPT_FE_PSG_CFG_PSG_MASTER_EN_SHIFT                    0

/***************************************************************************
 *PSG_RESET0 - Passage Per PID Reset for Secondary PID Channels 0-31 Register
 ***************************************************************************/
/* XPT_FE :: PSG_RESET0 :: PSG_RST [31:00] */
#define BCHP_XPT_FE_PSG_RESET0_PSG_RST_MASK                        0xffffffff
#define BCHP_XPT_FE_PSG_RESET0_PSG_RST_SHIFT                       0

/***************************************************************************
 *PSG_RESET1 - Passage Per PID Reset for Secondary PID Channels 32-63 Register
 ***************************************************************************/
/* XPT_FE :: PSG_RESET1 :: PSG_RST [31:00] */
#define BCHP_XPT_FE_PSG_RESET1_PSG_RST_MASK                        0xffffffff
#define BCHP_XPT_FE_PSG_RESET1_PSG_RST_SHIFT                       0

/***************************************************************************
 *PSG_RESET2 - Passage Per PID Reset for Secondary PID Channels 64-95 Register
 ***************************************************************************/
/* XPT_FE :: PSG_RESET2 :: PSG_RST [31:00] */
#define BCHP_XPT_FE_PSG_RESET2_PSG_RST_MASK                        0xffffffff
#define BCHP_XPT_FE_PSG_RESET2_PSG_RST_SHIFT                       0

/***************************************************************************
 *PSG_RESET3 - Passage Per PID Reset for Secondary PID Channels 96-127 Register
 ***************************************************************************/
/* XPT_FE :: PSG_RESET3 :: PSG_RST [31:00] */
#define BCHP_XPT_FE_PSG_RESET3_PSG_RST_MASK                        0xffffffff
#define BCHP_XPT_FE_PSG_RESET3_PSG_RST_SHIFT                       0

/***************************************************************************
 *PSG_PR_ERR0 - Passage Per PID Protocol Error for PID Channels 0-31 Register
 ***************************************************************************/
/* XPT_FE :: PSG_PR_ERR0 :: PSG_PR_ERROR [31:00] */
#define BCHP_XPT_FE_PSG_PR_ERR0_PSG_PR_ERROR_MASK                  0xffffffff
#define BCHP_XPT_FE_PSG_PR_ERR0_PSG_PR_ERROR_SHIFT                 0

/***************************************************************************
 *PSG_PR_ERR1 - Passage Per PID Protocol Error for PID Channels 32-63 Register
 ***************************************************************************/
/* XPT_FE :: PSG_PR_ERR1 :: PSG_PR_ERROR [31:00] */
#define BCHP_XPT_FE_PSG_PR_ERR1_PSG_PR_ERROR_MASK                  0xffffffff
#define BCHP_XPT_FE_PSG_PR_ERR1_PSG_PR_ERROR_SHIFT                 0

/***************************************************************************
 *PSG_PR_ERR2 - Passage Per PID Protocol Error for PID Channels 95-64 Register
 ***************************************************************************/
/* XPT_FE :: PSG_PR_ERR2 :: PSG_PR_ERROR [31:00] */
#define BCHP_XPT_FE_PSG_PR_ERR2_PSG_PR_ERROR_MASK                  0xffffffff
#define BCHP_XPT_FE_PSG_PR_ERR2_PSG_PR_ERROR_SHIFT                 0

/***************************************************************************
 *PSG_PR_ERR3 - Passage Per PID Protocol Error for PID Channels 127-96 Register
 ***************************************************************************/
/* XPT_FE :: PSG_PR_ERR3 :: PSG_PR_ERROR [31:00] */
#define BCHP_XPT_FE_PSG_PR_ERR3_PSG_PR_ERROR_MASK                  0xffffffff
#define BCHP_XPT_FE_PSG_PR_ERR3_PSG_PR_ERROR_SHIFT                 0

/***************************************************************************
 *PSG_PR_ERR_EN0 - Passage Per PID Protocol Error Enable for PID Channels 0-31 Register
 ***************************************************************************/
/* XPT_FE :: PSG_PR_ERR_EN0 :: PSG_PR_ERROR_EN [31:00] */
#define BCHP_XPT_FE_PSG_PR_ERR_EN0_PSG_PR_ERROR_EN_MASK            0xffffffff
#define BCHP_XPT_FE_PSG_PR_ERR_EN0_PSG_PR_ERROR_EN_SHIFT           0

/***************************************************************************
 *PSG_PR_ERR_EN1 - Passage Per PID Protocol Error Enable for PID Channels 32-63 Register
 ***************************************************************************/
/* XPT_FE :: PSG_PR_ERR_EN1 :: PSG_PR_ERROR_EN [31:00] */
#define BCHP_XPT_FE_PSG_PR_ERR_EN1_PSG_PR_ERROR_EN_MASK            0xffffffff
#define BCHP_XPT_FE_PSG_PR_ERR_EN1_PSG_PR_ERROR_EN_SHIFT           0

/***************************************************************************
 *PSG_PR_ERR_EN2 - Passage Per PID Protocol Error Enable for PID Channels 64-95 Register
 ***************************************************************************/
/* XPT_FE :: PSG_PR_ERR_EN2 :: PSG_PR_ERROR_EN [31:00] */
#define BCHP_XPT_FE_PSG_PR_ERR_EN2_PSG_PR_ERROR_EN_MASK            0xffffffff
#define BCHP_XPT_FE_PSG_PR_ERR_EN2_PSG_PR_ERROR_EN_SHIFT           0

/***************************************************************************
 *PSG_PR_ERR_EN3 - Passage Per PID Protocol Error Enable for PID Channels 96-127 Register
 ***************************************************************************/
/* XPT_FE :: PSG_PR_ERR_EN3 :: PSG_PR_ERROR_EN [31:00] */
#define BCHP_XPT_FE_PSG_PR_ERR_EN3_PSG_PR_ERROR_EN_MASK            0xffffffff
#define BCHP_XPT_FE_PSG_PR_ERR_EN3_PSG_PR_ERROR_EN_SHIFT           0

/***************************************************************************
 *SCC_ERROR0 - Per PID Secondary CC Error for PID Channels 0-31 Register
 ***************************************************************************/
/* XPT_FE :: SCC_ERROR0 :: SCC_ERROR [31:00] */
#define BCHP_XPT_FE_SCC_ERROR0_SCC_ERROR_MASK                      0xffffffff
#define BCHP_XPT_FE_SCC_ERROR0_SCC_ERROR_SHIFT                     0

/***************************************************************************
 *SCC_ERROR1 - Per PID Secondary CC Error for PID Channels 32-63 Register
 ***************************************************************************/
/* XPT_FE :: SCC_ERROR1 :: SCC_ERROR [31:00] */
#define BCHP_XPT_FE_SCC_ERROR1_SCC_ERROR_MASK                      0xffffffff
#define BCHP_XPT_FE_SCC_ERROR1_SCC_ERROR_SHIFT                     0

/***************************************************************************
 *SCC_ERROR2 - Per PID Secondary CC Error for PID Channels 64-95 Register
 ***************************************************************************/
/* XPT_FE :: SCC_ERROR2 :: SCC_ERROR [31:00] */
#define BCHP_XPT_FE_SCC_ERROR2_SCC_ERROR_MASK                      0xffffffff
#define BCHP_XPT_FE_SCC_ERROR2_SCC_ERROR_SHIFT                     0

/***************************************************************************
 *SCC_ERROR3 - Per PID Secondary CC Error for PID Channels 96-127 Register
 ***************************************************************************/
/* XPT_FE :: SCC_ERROR3 :: SCC_ERROR [31:00] */
#define BCHP_XPT_FE_SCC_ERROR3_SCC_ERROR_MASK                      0xffffffff
#define BCHP_XPT_FE_SCC_ERROR3_SCC_ERROR_SHIFT                     0

/***************************************************************************
 *PCC_ERROR0 - Per PID Primary CC Error for PID Channels 0-31 Register
 ***************************************************************************/
/* XPT_FE :: PCC_ERROR0 :: PCC_ERROR [31:00] */
#define BCHP_XPT_FE_PCC_ERROR0_PCC_ERROR_MASK                      0xffffffff
#define BCHP_XPT_FE_PCC_ERROR0_PCC_ERROR_SHIFT                     0

/***************************************************************************
 *PCC_ERROR1 - Per PID Primary CC Error for PID Channels 32-63 Register
 ***************************************************************************/
/* XPT_FE :: PCC_ERROR1 :: PCC_ERROR [31:00] */
#define BCHP_XPT_FE_PCC_ERROR1_PCC_ERROR_MASK                      0xffffffff
#define BCHP_XPT_FE_PCC_ERROR1_PCC_ERROR_SHIFT                     0

/***************************************************************************
 *PCC_ERROR2 - Per PID Primary CC Error for PID Channels 64-95 Register
 ***************************************************************************/
/* XPT_FE :: PCC_ERROR2 :: PCC_ERROR [31:00] */
#define BCHP_XPT_FE_PCC_ERROR2_PCC_ERROR_MASK                      0xffffffff
#define BCHP_XPT_FE_PCC_ERROR2_PCC_ERROR_SHIFT                     0

/***************************************************************************
 *PCC_ERROR3 - Per PID Primary CC Error for PID Channels 96-127 Register
 ***************************************************************************/
/* XPT_FE :: PCC_ERROR3 :: PCC_ERROR [31:00] */
#define BCHP_XPT_FE_PCC_ERROR3_PCC_ERROR_MASK                      0xffffffff
#define BCHP_XPT_FE_PCC_ERROR3_PCC_ERROR_SHIFT                     0

/***************************************************************************
 *PID_ERR_SNIFFER - PID Error Sniffer Register
 ***************************************************************************/
/* XPT_FE :: PID_ERR_SNIFFER :: SNIF_ERROR_COUNT [31:16] */
#define BCHP_XPT_FE_PID_ERR_SNIFFER_SNIF_ERROR_COUNT_MASK          0xffff0000
#define BCHP_XPT_FE_PID_ERR_SNIFFER_SNIF_ERROR_COUNT_SHIFT         16

/* XPT_FE :: PID_ERR_SNIFFER :: reserved0 [15:08] */
#define BCHP_XPT_FE_PID_ERR_SNIFFER_reserved0_MASK                 0x0000ff00
#define BCHP_XPT_FE_PID_ERR_SNIFFER_reserved0_SHIFT                8

/* XPT_FE :: PID_ERR_SNIFFER :: SNIF_PID_CHANNEL_NUMBER [07:00] */
#define BCHP_XPT_FE_PID_ERR_SNIFFER_SNIF_PID_CHANNEL_NUMBER_MASK   0x000000ff
#define BCHP_XPT_FE_PID_ERR_SNIFFER_SNIF_PID_CHANNEL_NUMBER_SHIFT  0

/***************************************************************************
 *TSMF0_CTRL - Data Transport TSMF Demultiplexer -- Control Register
 ***************************************************************************/
/* XPT_FE :: TSMF0_CTRL :: reserved0 [31:27] */
#define BCHP_XPT_FE_TSMF0_CTRL_reserved0_MASK                      0xf8000000
#define BCHP_XPT_FE_TSMF0_CTRL_reserved0_SHIFT                     27

/* XPT_FE :: TSMF0_CTRL :: TSMF_CRC_CK_DIS [26:26] */
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_CRC_CK_DIS_MASK                0x04000000
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_CRC_CK_DIS_SHIFT               26

/* XPT_FE :: TSMF0_CTRL :: TSMF_REL_TS_STATUS_CK_DIS [25:25] */
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_REL_TS_STATUS_CK_DIS_MASK      0x02000000
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_REL_TS_STATUS_CK_DIS_SHIFT     25

/* XPT_FE :: TSMF0_CTRL :: TSMF_FRAME_TYPE_CK_DIS [24:24] */
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_FRAME_TYPE_CK_DIS_MASK         0x01000000
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_FRAME_TYPE_CK_DIS_SHIFT        24

/* XPT_FE :: TSMF0_CTRL :: TSMF_REL_TS_MODE_CK_DIS [23:23] */
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_REL_TS_MODE_CK_DIS_MASK        0x00800000
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_REL_TS_MODE_CK_DIS_SHIFT       23

/* XPT_FE :: TSMF0_CTRL :: TSMF_SYNC_CK_DIS [22:22] */
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_SYNC_CK_DIS_MASK               0x00400000
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_SYNC_CK_DIS_SHIFT              22

/* XPT_FE :: TSMF0_CTRL :: TSMF_CC_CK_DIS [21:21] */
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_CC_CK_DIS_MASK                 0x00200000
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_CC_CK_DIS_SHIFT                21

/* XPT_FE :: TSMF0_CTRL :: TSMF_ADAP_CK_DIS [20:20] */
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_ADAP_CK_DIS_MASK               0x00100000
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_ADAP_CK_DIS_SHIFT              20

/* XPT_FE :: TSMF0_CTRL :: TSMF_SC_CK_DIS [19:19] */
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_SC_CK_DIS_MASK                 0x00080000
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_SC_CK_DIS_SHIFT                19

/* XPT_FE :: TSMF0_CTRL :: TSMF_TS_PRIOR_CK_DIS [18:18] */
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_TS_PRIOR_CK_DIS_MASK           0x00040000
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_TS_PRIOR_CK_DIS_SHIFT          18

/* XPT_FE :: TSMF0_CTRL :: TSMF_PUSI_CK_DIS [17:17] */
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_PUSI_CK_DIS_MASK               0x00020000
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_PUSI_CK_DIS_SHIFT              17

/* XPT_FE :: TSMF0_CTRL :: TSMF_TEI_CK_DIS [16:16] */
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_TEI_CK_DIS_MASK                0x00010000
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_TEI_CK_DIS_SHIFT               16

/* XPT_FE :: TSMF0_CTRL :: TSMF_REL_TS_NO [15:12] */
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_REL_TS_NO_MASK                 0x0000f000
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_REL_TS_NO_SHIFT                12

/* XPT_FE :: TSMF0_CTRL :: TSMF_INPUT_SEL [11:08] */
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_INPUT_SEL_MASK                 0x00000f00
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_INPUT_SEL_SHIFT                8

/* XPT_FE :: TSMF0_CTRL :: reserved1 [07:03] */
#define BCHP_XPT_FE_TSMF0_CTRL_reserved1_MASK                      0x000000f8
#define BCHP_XPT_FE_TSMF0_CTRL_reserved1_SHIFT                     3

/* XPT_FE :: TSMF0_CTRL :: TSMF_VER_CHANGE_MODE [02:02] */
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_VER_CHANGE_MODE_MASK           0x00000004
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_VER_CHANGE_MODE_SHIFT          2

/* XPT_FE :: TSMF0_CTRL :: TSMF_AUTO_EN [01:01] */
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_AUTO_EN_MASK                   0x00000002
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_AUTO_EN_SHIFT                  1

/* XPT_FE :: TSMF0_CTRL :: TSMF_ENABLE [00:00] */
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_ENABLE_MASK                    0x00000001
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_ENABLE_SHIFT                   0

/***************************************************************************
 *TSMF0_SLOT_MAP_LO - Data Transport TSMF Demultiplexer -- Slot Map Vector LSBs Register
 ***************************************************************************/
/* XPT_FE :: TSMF0_SLOT_MAP_LO :: SLOT_MAP_LO [31:00] */
#define BCHP_XPT_FE_TSMF0_SLOT_MAP_LO_SLOT_MAP_LO_MASK             0xffffffff
#define BCHP_XPT_FE_TSMF0_SLOT_MAP_LO_SLOT_MAP_LO_SHIFT            0

/***************************************************************************
 *TSMF0_SLOT_MAP_HI - Data Transport TSMF Demultiplexer -- Slot Map Vector MSBs Register
 ***************************************************************************/
/* XPT_FE :: TSMF0_SLOT_MAP_HI :: reserved0 [31:20] */
#define BCHP_XPT_FE_TSMF0_SLOT_MAP_HI_reserved0_MASK               0xfff00000
#define BCHP_XPT_FE_TSMF0_SLOT_MAP_HI_reserved0_SHIFT              20

/* XPT_FE :: TSMF0_SLOT_MAP_HI :: SLOT_MAP_HI [19:00] */
#define BCHP_XPT_FE_TSMF0_SLOT_MAP_HI_SLOT_MAP_HI_MASK             0x000fffff
#define BCHP_XPT_FE_TSMF0_SLOT_MAP_HI_SLOT_MAP_HI_SHIFT            0

/***************************************************************************
 *TSMF0_STATUS - Data Transport TSMF Demultiplexer -- Status Register
 ***************************************************************************/
/* XPT_FE :: TSMF0_STATUS :: reserved0 [31:10] */
#define BCHP_XPT_FE_TSMF0_STATUS_reserved0_MASK                    0xfffffc00
#define BCHP_XPT_FE_TSMF0_STATUS_reserved0_SHIFT                   10

/* XPT_FE :: TSMF0_STATUS :: TSMF_TEST [09:01] */
#define BCHP_XPT_FE_TSMF0_STATUS_TSMF_TEST_MASK                    0x000003fe
#define BCHP_XPT_FE_TSMF0_STATUS_TSMF_TEST_SHIFT                   1

/* XPT_FE :: TSMF0_STATUS :: TSMF_OOS_STATUS [00:00] */
#define BCHP_XPT_FE_TSMF0_STATUS_TSMF_OOS_STATUS_MASK              0x00000001
#define BCHP_XPT_FE_TSMF0_STATUS_TSMF_OOS_STATUS_SHIFT             0

/***************************************************************************
 *TSMF1_CTRL - Data Transport TSMF Demultiplexer -- Control Register
 ***************************************************************************/
/* XPT_FE :: TSMF1_CTRL :: reserved0 [31:27] */
#define BCHP_XPT_FE_TSMF1_CTRL_reserved0_MASK                      0xf8000000
#define BCHP_XPT_FE_TSMF1_CTRL_reserved0_SHIFT                     27

/* XPT_FE :: TSMF1_CTRL :: TSMF_CRC_CK_DIS [26:26] */
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_CRC_CK_DIS_MASK                0x04000000
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_CRC_CK_DIS_SHIFT               26

/* XPT_FE :: TSMF1_CTRL :: TSMF_REL_TS_STATUS_CK_DIS [25:25] */
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_REL_TS_STATUS_CK_DIS_MASK      0x02000000
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_REL_TS_STATUS_CK_DIS_SHIFT     25

/* XPT_FE :: TSMF1_CTRL :: TSMF_FRAME_TYPE_CK_DIS [24:24] */
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_FRAME_TYPE_CK_DIS_MASK         0x01000000
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_FRAME_TYPE_CK_DIS_SHIFT        24

/* XPT_FE :: TSMF1_CTRL :: TSMF_REL_TS_MODE_CK_DIS [23:23] */
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_REL_TS_MODE_CK_DIS_MASK        0x00800000
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_REL_TS_MODE_CK_DIS_SHIFT       23

/* XPT_FE :: TSMF1_CTRL :: TSMF_SYNC_CK_DIS [22:22] */
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_SYNC_CK_DIS_MASK               0x00400000
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_SYNC_CK_DIS_SHIFT              22

/* XPT_FE :: TSMF1_CTRL :: TSMF_CC_CK_DIS [21:21] */
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_CC_CK_DIS_MASK                 0x00200000
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_CC_CK_DIS_SHIFT                21

/* XPT_FE :: TSMF1_CTRL :: TSMF_ADAP_CK_DIS [20:20] */
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_ADAP_CK_DIS_MASK               0x00100000
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_ADAP_CK_DIS_SHIFT              20

/* XPT_FE :: TSMF1_CTRL :: TSMF_SC_CK_DIS [19:19] */
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_SC_CK_DIS_MASK                 0x00080000
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_SC_CK_DIS_SHIFT                19

/* XPT_FE :: TSMF1_CTRL :: TSMF_TS_PRIOR_CK_DIS [18:18] */
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_TS_PRIOR_CK_DIS_MASK           0x00040000
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_TS_PRIOR_CK_DIS_SHIFT          18

/* XPT_FE :: TSMF1_CTRL :: TSMF_PUSI_CK_DIS [17:17] */
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_PUSI_CK_DIS_MASK               0x00020000
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_PUSI_CK_DIS_SHIFT              17

/* XPT_FE :: TSMF1_CTRL :: TSMF_TEI_CK_DIS [16:16] */
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_TEI_CK_DIS_MASK                0x00010000
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_TEI_CK_DIS_SHIFT               16

/* XPT_FE :: TSMF1_CTRL :: TSMF_REL_TS_NO [15:12] */
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_REL_TS_NO_MASK                 0x0000f000
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_REL_TS_NO_SHIFT                12

/* XPT_FE :: TSMF1_CTRL :: TSMF_INPUT_SEL [11:08] */
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_INPUT_SEL_MASK                 0x00000f00
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_INPUT_SEL_SHIFT                8

/* XPT_FE :: TSMF1_CTRL :: reserved1 [07:03] */
#define BCHP_XPT_FE_TSMF1_CTRL_reserved1_MASK                      0x000000f8
#define BCHP_XPT_FE_TSMF1_CTRL_reserved1_SHIFT                     3

/* XPT_FE :: TSMF1_CTRL :: TSMF_VER_CHANGE_MODE [02:02] */
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_VER_CHANGE_MODE_MASK           0x00000004
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_VER_CHANGE_MODE_SHIFT          2

/* XPT_FE :: TSMF1_CTRL :: TSMF_AUTO_EN [01:01] */
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_AUTO_EN_MASK                   0x00000002
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_AUTO_EN_SHIFT                  1

/* XPT_FE :: TSMF1_CTRL :: TSMF_ENABLE [00:00] */
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_ENABLE_MASK                    0x00000001
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_ENABLE_SHIFT                   0

/***************************************************************************
 *TSMF1_SLOT_MAP_LO - Data Transport TSMF Demultiplexer -- Slot Map Vector LSBs Register
 ***************************************************************************/
/* XPT_FE :: TSMF1_SLOT_MAP_LO :: SLOT_MAP_LO [31:00] */
#define BCHP_XPT_FE_TSMF1_SLOT_MAP_LO_SLOT_MAP_LO_MASK             0xffffffff
#define BCHP_XPT_FE_TSMF1_SLOT_MAP_LO_SLOT_MAP_LO_SHIFT            0

/***************************************************************************
 *TSMF1_SLOT_MAP_HI - Data Transport TSMF Demultiplexer -- Slot Map Vector MSBs Register
 ***************************************************************************/
/* XPT_FE :: TSMF1_SLOT_MAP_HI :: reserved0 [31:20] */
#define BCHP_XPT_FE_TSMF1_SLOT_MAP_HI_reserved0_MASK               0xfff00000
#define BCHP_XPT_FE_TSMF1_SLOT_MAP_HI_reserved0_SHIFT              20

/* XPT_FE :: TSMF1_SLOT_MAP_HI :: SLOT_MAP_HI [19:00] */
#define BCHP_XPT_FE_TSMF1_SLOT_MAP_HI_SLOT_MAP_HI_MASK             0x000fffff
#define BCHP_XPT_FE_TSMF1_SLOT_MAP_HI_SLOT_MAP_HI_SHIFT            0

/***************************************************************************
 *TSMF1_STATUS - Data Transport TSMF Demultiplexer -- Status Register
 ***************************************************************************/
/* XPT_FE :: TSMF1_STATUS :: reserved0 [31:10] */
#define BCHP_XPT_FE_TSMF1_STATUS_reserved0_MASK                    0xfffffc00
#define BCHP_XPT_FE_TSMF1_STATUS_reserved0_SHIFT                   10

/* XPT_FE :: TSMF1_STATUS :: TSMF_TEST [09:01] */
#define BCHP_XPT_FE_TSMF1_STATUS_TSMF_TEST_MASK                    0x000003fe
#define BCHP_XPT_FE_TSMF1_STATUS_TSMF_TEST_SHIFT                   1

/* XPT_FE :: TSMF1_STATUS :: TSMF_OOS_STATUS [00:00] */
#define BCHP_XPT_FE_TSMF1_STATUS_TSMF_OOS_STATUS_MASK              0x00000001
#define BCHP_XPT_FE_TSMF1_STATUS_TSMF_OOS_STATUS_SHIFT             0

/***************************************************************************
 *TV_STATUS_0 - TV Status_0
 ***************************************************************************/
/* XPT_FE :: TV_STATUS_0 :: INPUT3_CRC [31:24] */
#define BCHP_XPT_FE_TV_STATUS_0_INPUT3_CRC_MASK                    0xff000000
#define BCHP_XPT_FE_TV_STATUS_0_INPUT3_CRC_SHIFT                   24

/* XPT_FE :: TV_STATUS_0 :: INPUT2_CRC [23:16] */
#define BCHP_XPT_FE_TV_STATUS_0_INPUT2_CRC_MASK                    0x00ff0000
#define BCHP_XPT_FE_TV_STATUS_0_INPUT2_CRC_SHIFT                   16

/* XPT_FE :: TV_STATUS_0 :: INPUT1_CRC [15:08] */
#define BCHP_XPT_FE_TV_STATUS_0_INPUT1_CRC_MASK                    0x0000ff00
#define BCHP_XPT_FE_TV_STATUS_0_INPUT1_CRC_SHIFT                   8

/* XPT_FE :: TV_STATUS_0 :: INPUT0_CRC [07:00] */
#define BCHP_XPT_FE_TV_STATUS_0_INPUT0_CRC_MASK                    0x000000ff
#define BCHP_XPT_FE_TV_STATUS_0_INPUT0_CRC_SHIFT                   0

/***************************************************************************
 *TV_STATUS_1 - TV Status_1
 ***************************************************************************/
/* XPT_FE :: TV_STATUS_1 :: INPUT7_CRC [31:24] */
#define BCHP_XPT_FE_TV_STATUS_1_INPUT7_CRC_MASK                    0xff000000
#define BCHP_XPT_FE_TV_STATUS_1_INPUT7_CRC_SHIFT                   24

/* XPT_FE :: TV_STATUS_1 :: INPUT6_CRC [23:16] */
#define BCHP_XPT_FE_TV_STATUS_1_INPUT6_CRC_MASK                    0x00ff0000
#define BCHP_XPT_FE_TV_STATUS_1_INPUT6_CRC_SHIFT                   16

/* XPT_FE :: TV_STATUS_1 :: INPUT5_CRC [15:08] */
#define BCHP_XPT_FE_TV_STATUS_1_INPUT5_CRC_MASK                    0x0000ff00
#define BCHP_XPT_FE_TV_STATUS_1_INPUT5_CRC_SHIFT                   8

/* XPT_FE :: TV_STATUS_1 :: INPUT4_CRC [07:00] */
#define BCHP_XPT_FE_TV_STATUS_1_INPUT4_CRC_MASK                    0x000000ff
#define BCHP_XPT_FE_TV_STATUS_1_INPUT4_CRC_SHIFT                   0

/***************************************************************************
 *PID_TABLE_%i - Data Transport Primary PID Table
 ***************************************************************************/
#define BCHP_XPT_FE_PID_TABLE_i_ARRAY_BASE                         0x00284800
#define BCHP_XPT_FE_PID_TABLE_i_ARRAY_START                        0
#define BCHP_XPT_FE_PID_TABLE_i_ARRAY_END                          127
#define BCHP_XPT_FE_PID_TABLE_i_ARRAY_ELEMENT_SIZE                 32

/***************************************************************************
 *PID_TABLE_%i - Data Transport Primary PID Table
 ***************************************************************************/
/* XPT_FE :: PID_TABLE_i :: reserved0 [31:29] */
#define BCHP_XPT_FE_PID_TABLE_i_reserved0_MASK                     0xe0000000
#define BCHP_XPT_FE_PID_TABLE_i_reserved0_SHIFT                    29

/* XPT_FE :: PID_TABLE_i :: IGNORE_PID_VERSION [28:28] */
#define BCHP_XPT_FE_PID_TABLE_i_IGNORE_PID_VERSION_MASK            0x10000000
#define BCHP_XPT_FE_PID_TABLE_i_IGNORE_PID_VERSION_SHIFT           28

/* XPT_FE :: PID_TABLE_i :: PLAYBACK_FE_SEL [27:27] */
#define BCHP_XPT_FE_PID_TABLE_i_PLAYBACK_FE_SEL_MASK               0x08000000
#define BCHP_XPT_FE_PID_TABLE_i_PLAYBACK_FE_SEL_SHIFT              27

/* XPT_FE :: PID_TABLE_i :: PID_VERSION [26:24] */
#define BCHP_XPT_FE_PID_TABLE_i_PID_VERSION_MASK                   0x07000000
#define BCHP_XPT_FE_PID_TABLE_i_PID_VERSION_SHIFT                  24

/* XPT_FE :: PID_TABLE_i :: reserved1 [23:21] */
#define BCHP_XPT_FE_PID_TABLE_i_reserved1_MASK                     0x00e00000
#define BCHP_XPT_FE_PID_TABLE_i_reserved1_SHIFT                    21

/* XPT_FE :: PID_TABLE_i :: PID_CHANNEL_ENABLE [20:20] */
#define BCHP_XPT_FE_PID_TABLE_i_PID_CHANNEL_ENABLE_MASK            0x00100000
#define BCHP_XPT_FE_PID_TABLE_i_PID_CHANNEL_ENABLE_SHIFT           20

/* union - case INPUT_BAND_PARSER [19:16] */
/* XPT_FE :: PID_TABLE_i :: INPUT_BAND_PARSER :: PID_CHANNEL_INPUT_SELECT [19:16] */
#define BCHP_XPT_FE_PID_TABLE_i_INPUT_BAND_PARSER_PID_CHANNEL_INPUT_SELECT_MASK 0x000f0000
#define BCHP_XPT_FE_PID_TABLE_i_INPUT_BAND_PARSER_PID_CHANNEL_INPUT_SELECT_SHIFT 16

/* union - case PLAYBACK_BAND_PARSER [19:16] */
/* XPT_FE :: PID_TABLE_i :: PLAYBACK_BAND_PARSER :: PID_CHANNEL_INPUT_SELECT [19:16] */
#define BCHP_XPT_FE_PID_TABLE_i_PLAYBACK_BAND_PARSER_PID_CHANNEL_INPUT_SELECT_MASK 0x000f0000
#define BCHP_XPT_FE_PID_TABLE_i_PLAYBACK_BAND_PARSER_PID_CHANNEL_INPUT_SELECT_SHIFT 16

/* XPT_FE :: PID_TABLE_i :: reserved2 [15:14] */
#define BCHP_XPT_FE_PID_TABLE_i_reserved2_MASK                     0x0000c000
#define BCHP_XPT_FE_PID_TABLE_i_reserved2_SHIFT                    14

/* XPT_FE :: PID_TABLE_i :: ENABLE_HD_FILTER [13:13] */
#define BCHP_XPT_FE_PID_TABLE_i_ENABLE_HD_FILTER_MASK              0x00002000
#define BCHP_XPT_FE_PID_TABLE_i_ENABLE_HD_FILTER_SHIFT             13

/* union - case HD_FILT_EN [12:00] */
/* XPT_FE :: PID_TABLE_i :: HD_FILT_EN :: HD_FILTER_TYPE [12:12] */
#define BCHP_XPT_FE_PID_TABLE_i_HD_FILT_EN_HD_FILTER_TYPE_MASK     0x00001000
#define BCHP_XPT_FE_PID_TABLE_i_HD_FILT_EN_HD_FILTER_TYPE_SHIFT    12

/* XPT_FE :: PID_TABLE_i :: HD_FILT_EN :: PID_CHANNEL_SCID [11:00] */
#define BCHP_XPT_FE_PID_TABLE_i_HD_FILT_EN_PID_CHANNEL_SCID_MASK   0x00000fff
#define BCHP_XPT_FE_PID_TABLE_i_HD_FILT_EN_PID_CHANNEL_SCID_SHIFT  0

/* union - case HD_FILT_DIS [12:00] */
/* XPT_FE :: PID_TABLE_i :: HD_FILT_DIS :: PID_CHANNEL_PID [12:00] */
#define BCHP_XPT_FE_PID_TABLE_i_HD_FILT_DIS_PID_CHANNEL_PID_MASK   0x00001fff
#define BCHP_XPT_FE_PID_TABLE_i_HD_FILT_DIS_PID_CHANNEL_PID_SHIFT  0


/***************************************************************************
 *SPID_TABLE_%i - Data Transport Secondary PID Table
 ***************************************************************************/
#define BCHP_XPT_FE_SPID_TABLE_i_ARRAY_BASE                        0x00284c00
#define BCHP_XPT_FE_SPID_TABLE_i_ARRAY_START                       0
#define BCHP_XPT_FE_SPID_TABLE_i_ARRAY_END                         127
#define BCHP_XPT_FE_SPID_TABLE_i_ARRAY_ELEMENT_SIZE                32

/***************************************************************************
 *SPID_TABLE_%i - Data Transport Secondary PID Table
 ***************************************************************************/
/* XPT_FE :: SPID_TABLE_i :: PID_DESTINATION [31:24] */
#define BCHP_XPT_FE_SPID_TABLE_i_PID_DESTINATION_MASK              0xff000000
#define BCHP_XPT_FE_SPID_TABLE_i_PID_DESTINATION_SHIFT             24

/* XPT_FE :: SPID_TABLE_i :: reserved0 [23:20] */
#define BCHP_XPT_FE_SPID_TABLE_i_reserved0_MASK                    0x00f00000
#define BCHP_XPT_FE_SPID_TABLE_i_reserved0_SHIFT                   20

/* XPT_FE :: SPID_TABLE_i :: SPID_MODE [19:16] */
#define BCHP_XPT_FE_SPID_TABLE_i_SPID_MODE_MASK                    0x000f0000
#define BCHP_XPT_FE_SPID_TABLE_i_SPID_MODE_SHIFT                   16
#define BCHP_XPT_FE_SPID_TABLE_i_SPID_MODE_DISABLE_SPID            0
#define BCHP_XPT_FE_SPID_TABLE_i_SPID_MODE_PID_INSERTION           5
#define BCHP_XPT_FE_SPID_TABLE_i_SPID_MODE_PID_MERGE               6
#define BCHP_XPT_FE_SPID_TABLE_i_SPID_MODE_PID_REMAP               7
#define BCHP_XPT_FE_SPID_TABLE_i_SPID_MODE_STREAM_ID_FILTER        8
#define BCHP_XPT_FE_SPID_TABLE_i_SPID_MODE_STREAM_ID_RANGE         10
#define BCHP_XPT_FE_SPID_TABLE_i_SPID_MODE_STREAM_ID_EXTENSION_FILTER 12
#define BCHP_XPT_FE_SPID_TABLE_i_SPID_MODE_SUBSTREAM_ID_FILTER     14

/* union - case STREAM_ID_FILTER [15:00] */
/* XPT_FE :: SPID_TABLE_i :: STREAM_ID_FILTER :: STREAM_ID [15:08] */
#define BCHP_XPT_FE_SPID_TABLE_i_STREAM_ID_FILTER_STREAM_ID_MASK   0x0000ff00
#define BCHP_XPT_FE_SPID_TABLE_i_STREAM_ID_FILTER_STREAM_ID_SHIFT  8

/* XPT_FE :: SPID_TABLE_i :: STREAM_ID_FILTER :: reserved0 [07:00] */
#define BCHP_XPT_FE_SPID_TABLE_i_STREAM_ID_FILTER_reserved0_MASK   0x000000ff
#define BCHP_XPT_FE_SPID_TABLE_i_STREAM_ID_FILTER_reserved0_SHIFT  0

/* union - case STREAM_ID_RANGE [15:00] */
/* XPT_FE :: SPID_TABLE_i :: STREAM_ID_RANGE :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_FE_SPID_TABLE_i_STREAM_ID_RANGE_STREAM_ID_HI_MASK 0x0000ff00
#define BCHP_XPT_FE_SPID_TABLE_i_STREAM_ID_RANGE_STREAM_ID_HI_SHIFT 8

/* XPT_FE :: SPID_TABLE_i :: STREAM_ID_RANGE :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_FE_SPID_TABLE_i_STREAM_ID_RANGE_STREAM_ID_LO_MASK 0x000000ff
#define BCHP_XPT_FE_SPID_TABLE_i_STREAM_ID_RANGE_STREAM_ID_LO_SHIFT 0

/* union - case STREAM_ID_EXTENSION_FILTER [15:00] */
/* XPT_FE :: SPID_TABLE_i :: STREAM_ID_EXTENSION_FILTER :: STREAM_ID [15:08] */
#define BCHP_XPT_FE_SPID_TABLE_i_STREAM_ID_EXTENSION_FILTER_STREAM_ID_MASK 0x0000ff00
#define BCHP_XPT_FE_SPID_TABLE_i_STREAM_ID_EXTENSION_FILTER_STREAM_ID_SHIFT 8

/* XPT_FE :: SPID_TABLE_i :: STREAM_ID_EXTENSION_FILTER :: STREAM_ID_EXTENSION [07:00] */
#define BCHP_XPT_FE_SPID_TABLE_i_STREAM_ID_EXTENSION_FILTER_STREAM_ID_EXTENSION_MASK 0x000000ff
#define BCHP_XPT_FE_SPID_TABLE_i_STREAM_ID_EXTENSION_FILTER_STREAM_ID_EXTENSION_SHIFT 0

/* union - case SUBSTREAM_ID_FILTER [15:00] */
/* XPT_FE :: SPID_TABLE_i :: SUBSTREAM_ID_FILTER :: STREAM_ID [15:08] */
#define BCHP_XPT_FE_SPID_TABLE_i_SUBSTREAM_ID_FILTER_STREAM_ID_MASK 0x0000ff00
#define BCHP_XPT_FE_SPID_TABLE_i_SUBSTREAM_ID_FILTER_STREAM_ID_SHIFT 8

/* XPT_FE :: SPID_TABLE_i :: SUBSTREAM_ID_FILTER :: SUBSTREAM_ID [07:00] */
#define BCHP_XPT_FE_SPID_TABLE_i_SUBSTREAM_ID_FILTER_SUBSTREAM_ID_MASK 0x000000ff
#define BCHP_XPT_FE_SPID_TABLE_i_SUBSTREAM_ID_FILTER_SUBSTREAM_ID_SHIFT 0

/* union - case PID_FUNCTIONS [15:00] */
/* XPT_FE :: SPID_TABLE_i :: PID_FUNCTIONS :: reserved0 [15:13] */
#define BCHP_XPT_FE_SPID_TABLE_i_PID_FUNCTIONS_reserved0_MASK      0x0000e000
#define BCHP_XPT_FE_SPID_TABLE_i_PID_FUNCTIONS_reserved0_SHIFT     13

/* XPT_FE :: SPID_TABLE_i :: PID_FUNCTIONS :: SPID_CHANNEL_PID [12:00] */
#define BCHP_XPT_FE_SPID_TABLE_i_PID_FUNCTIONS_SPID_CHANNEL_PID_MASK 0x00001fff
#define BCHP_XPT_FE_SPID_TABLE_i_PID_FUNCTIONS_SPID_CHANNEL_PID_SHIFT 0


#endif /* #ifndef BCHP_XPT_FE_H__ */

/* End of File */
