
deposit fullchip_tb.fullchip_instance.core_instance_1.kmem_instance.Q_reg_31_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.kmem_instance.Q_reg_30_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.kmem_instance.Q_reg_29_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.kmem_instance.Q_reg_28_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.kmem_instance.Q_reg_27_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.kmem_instance.Q_reg_26_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.kmem_instance.Q_reg_25_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.kmem_instance.Q_reg_24_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.kmem_instance.Q_reg_23_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.kmem_instance.Q_reg_22_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.kmem_instance.Q_reg_21_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.kmem_instance.Q_reg_20_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.kmem_instance.Q_reg_19_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.kmem_instance.Q_reg_18_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.kmem_instance.Q_reg_17_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.kmem_instance.Q_reg_16_.Q = 1'b0;

deposit fullchip_tb.fullchip_instance.core_instance_1.kmem_instance.Q_reg_15_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.kmem_instance.Q_reg_14_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.kmem_instance.Q_reg_13_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.kmem_instance.Q_reg_12_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.kmem_instance.Q_reg_11_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.kmem_instance.Q_reg_10_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.kmem_instance.Q_reg_9_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.kmem_instance.Q_reg_8_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.kmem_instance.Q_reg_7_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.kmem_instance.Q_reg_6_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.kmem_instance.Q_reg_5_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.kmem_instance.Q_reg_4_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.kmem_instance.Q_reg_3_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.kmem_instance.Q_reg_2_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.kmem_instance.Q_reg_1_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.kmem_instance.Q_reg_0_.Q = 1'b0;



deposit fullchip_tb.fullchip_instance.core_instance_1.qmem_instance.Q_reg_31_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.qmem_instance.Q_reg_30_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.qmem_instance.Q_reg_29_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.qmem_instance.Q_reg_28_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.qmem_instance.Q_reg_27_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.qmem_instance.Q_reg_26_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.qmem_instance.Q_reg_25_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.qmem_instance.Q_reg_24_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.qmem_instance.Q_reg_23_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.qmem_instance.Q_reg_22_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.qmem_instance.Q_reg_21_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.qmem_instance.Q_reg_20_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.qmem_instance.Q_reg_19_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.qmem_instance.Q_reg_18_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.qmem_instance.Q_reg_17_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.qmem_instance.Q_reg_16_.Q = 1'b0;

deposit fullchip_tb.fullchip_instance.core_instance_1.qmem_instance.Q_reg_15_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.qmem_instance.Q_reg_14_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.qmem_instance.Q_reg_13_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.qmem_instance.Q_reg_12_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.qmem_instance.Q_reg_11_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.qmem_instance.Q_reg_10_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.qmem_instance.Q_reg_9_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.qmem_instance.Q_reg_8_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.qmem_instance.Q_reg_7_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.qmem_instance.Q_reg_6_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.qmem_instance.Q_reg_5_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.qmem_instance.Q_reg_4_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.qmem_instance.Q_reg_3_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.qmem_instance.Q_reg_2_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.qmem_instance.Q_reg_1_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1.qmem_instance.Q_reg_0_.Q = 1'b0;
