// Seed: 2868189801
`define pp_7 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output id_7;
  input id_6;
  input id_5;
  inout id_4;
  input id_3;
  inout id_2;
  output id_1;
  logic id_7;
  type_10(
      1, id_2
  );
  logic id_8;
  type_12(
      id_1, id_5, 1, id_6
  );
  always @(negedge 1) id_1 = id_3;
endmodule
