<profile>

<section name = "Vitis HLS Report for 'trisolv_Pipeline_VITIS_LOOP_12_2'" level="0">
<item name = "Date">Tue May  6 11:33:25 2025
</item>
<item name = "Version">2022.2.2 (Build 3779808 on Feb 17 2023)</item>
<item name = "Project">trisolv</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu55c-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.330 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 509, 10.000 ns, 2.545 us, 2, 509, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_12_2">0, 507, 13, 13, 1, 0 ~ 39, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 43, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 11, 769, 807, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 142, -</column>
<column name="Register">-, -, 354, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="dmul_64ns_64ns_64_5_max_dsp_1_U2">dmul_64ns_64ns_64_5_max_dsp_1, 0, 8, 312, 109, 0</column>
<column name="dsub_64ns_64ns_64_5_full_dsp_1_U1">dsub_64ns_64ns_64_5_full_dsp_1, 0, 3, 457, 698, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln12_fu_178_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln13_1_fu_188_p2">+, 0, 0, 18, 11, 11</column>
<column name="icmp_ln12_fu_173_p2">icmp, 0, 0, 10, 6, 6</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">65, 14, 1, 14</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="empty_fu_56">9, 2, 64, 128</column>
<column name="j_fu_60">9, 2, 6, 12</column>
<column name="storemerge_fu_64">9, 2, 64, 128</column>
<column name="x_address0">14, 3, 6, 18</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="L_load_reg_287">64, 0, 64, 0</column>
<column name="ap_CS_fsm">13, 0, 13, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="empty_fu_56">64, 0, 64, 0</column>
<column name="j_1_reg_274">6, 0, 6, 0</column>
<column name="j_fu_60">6, 0, 6, 0</column>
<column name="mul_reg_312">64, 0, 64, 0</column>
<column name="storemerge_fu_64">64, 0, 64, 0</column>
<column name="x_load_reg_297">64, 0, 64, 0</column>
<column name="zext_ln10_cast_reg_269">6, 0, 64, 58</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, trisolv_Pipeline_VITIS_LOOP_12_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, trisolv_Pipeline_VITIS_LOOP_12_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, trisolv_Pipeline_VITIS_LOOP_12_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, trisolv_Pipeline_VITIS_LOOP_12_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, trisolv_Pipeline_VITIS_LOOP_12_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, trisolv_Pipeline_VITIS_LOOP_12_2, return value</column>
<column name="b_load">in, 64, ap_none, b_load, scalar</column>
<column name="bitcast_ln11">in, 64, ap_none, bitcast_ln11, scalar</column>
<column name="x_address0">out, 6, ap_memory, x, array</column>
<column name="x_ce0">out, 1, ap_memory, x, array</column>
<column name="x_we0">out, 1, ap_memory, x, array</column>
<column name="x_d0">out, 64, ap_memory, x, array</column>
<column name="x_q0">in, 64, ap_memory, x, array</column>
<column name="zext_ln10">in, 6, ap_none, zext_ln10, scalar</column>
<column name="i">in, 6, ap_none, i, scalar</column>
<column name="add_ln13">in, 11, ap_none, add_ln13, scalar</column>
<column name="L_address0">out, 11, ap_memory, L, array</column>
<column name="L_ce0">out, 1, ap_memory, L, array</column>
<column name="L_q0">in, 64, ap_memory, L, array</column>
<column name="p_out">out, 64, ap_vld, p_out, pointer</column>
<column name="p_out_ap_vld">out, 1, ap_vld, p_out, pointer</column>
</table>
</item>
</section>
</profile>
