Analysis & Synthesis report for ov7670
Fri Aug 09 12:15:02 2019
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Added for RAM Pass-Through Logic
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for Top-level Entity: |camera_demo
 17. Source assignments for camera_base_module:U1
 18. Source assignments for graphic_module:U2|vga_base_module:U2|vga_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_h4f1:auto_generated
 19. Source assignments for camera_base_module:U1|camera_save_module:U4|altsyncram:RAM_rtl_0|altsyncram_nki1:auto_generated
 20. Parameter Settings for User Entity Instance: pll_module:U0|altpll:altpll_component
 21. Parameter Settings for User Entity Instance: camera_base_module:U1|sccb_func_module:U2
 22. Parameter Settings for User Entity Instance: camera_base_module:U1|camera_save_module:U4
 23. Parameter Settings for User Entity Instance: graphic_module:U2|sdram_top_mdule:U1|sdram_control_module:u1
 24. Parameter Settings for User Entity Instance: graphic_module:U2|sdram_top_mdule:U1|sdram_func_module:u2
 25. Parameter Settings for User Entity Instance: graphic_module:U2|vga_base_module:U2|vga_ram_module:U1
 26. Parameter Settings for User Entity Instance: graphic_module:U2|vga_base_module:U2|vga_func_module:U2
 27. Parameter Settings for Inferred Entity Instance: graphic_module:U2|vga_base_module:U2|vga_ram_module:U1|altsyncram:RAM_rtl_0
 28. Parameter Settings for Inferred Entity Instance: camera_base_module:U1|camera_save_module:U4|altsyncram:RAM_rtl_0
 29. altpll Parameter Settings by Entity Instance
 30. altsyncram Parameter Settings by Entity Instance
 31. Port Connectivity Checks: "graphic_module:U2"
 32. Port Connectivity Checks: "camera_base_module:U1"
 33. Port Connectivity Checks: "pll_module:U0"
 34. Elapsed Time Per Partition
 35. Analysis & Synthesis Messages
 36. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Aug 09 12:15:02 2019       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; ov7670                                      ;
; Top-level Entity Name              ; camera_demo                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,381                                       ;
;     Total combinational functions  ; 1,178                                       ;
;     Dedicated logic registers      ; 616                                         ;
; Total registers                    ; 616                                         ;
; Total pins                         ; 75                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 52,224                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6F17C8        ;                    ;
; Top-level entity name                                                      ; camera_demo        ; ov7670             ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                              ;
+--------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                             ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                              ; Library ;
+--------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+
; ../module/sccb_func_module.v                                 ; yes             ; User Verilog HDL File        ; E:/ax301/ov7670/module/sccb_func_module.v                                 ;         ;
; ../module/camera_save_module.v                               ; yes             ; User Verilog HDL File        ; E:/ax301/ov7670/module/camera_save_module.v                               ;         ;
; ../module/camera_func_module.v                               ; yes             ; User Verilog HDL File        ; E:/ax301/ov7670/module/camera_func_module.v                               ;         ;
; ../module/camera_control_module.v                            ; yes             ; User Verilog HDL File        ; E:/ax301/ov7670/module/camera_control_module.v                            ;         ;
; ../module/camera_base_module.v                               ; yes             ; User Verilog HDL File        ; E:/ax301/ov7670/module/camera_base_module.v                               ;         ;
; ../module/graphic_module/sdram_module/sdram_top_mdule.v      ; yes             ; User Verilog HDL File        ; E:/ax301/ov7670/module/graphic_module/sdram_module/sdram_top_mdule.v      ;         ;
; ../module/graphic_module/sdram_module/sdram_func_module.v    ; yes             ; User Verilog HDL File        ; E:/ax301/ov7670/module/graphic_module/sdram_module/sdram_func_module.v    ;         ;
; ../module/graphic_module/sdram_module/sdram_control_module.v ; yes             ; User Verilog HDL File        ; E:/ax301/ov7670/module/graphic_module/sdram_module/sdram_control_module.v ;         ;
; ../module/graphic_module/vga_base_module/vga_ram_module.v    ; yes             ; User Verilog HDL File        ; E:/ax301/ov7670/module/graphic_module/vga_base_module/vga_ram_module.v    ;         ;
; ../module/graphic_module/vga_base_module/vga_func_module.v   ; yes             ; User Verilog HDL File        ; E:/ax301/ov7670/module/graphic_module/vga_base_module/vga_func_module.v   ;         ;
; ../module/graphic_module/vga_base_module/vga_base_module.v   ; yes             ; User Verilog HDL File        ; E:/ax301/ov7670/module/graphic_module/vga_base_module/vga_base_module.v   ;         ;
; ../module/graphic_module/graphic_module.v                    ; yes             ; User Verilog HDL File        ; E:/ax301/ov7670/module/graphic_module/graphic_module.v                    ;         ;
; ipcore/pll_module.v                                          ; yes             ; User Wizard-Generated File   ; E:/ax301/ov7670/project/ipcore/pll_module.v                               ;         ;
; ../module/camera_demo.v                                      ; yes             ; User Verilog HDL File        ; E:/ax301/ov7670/module/camera_demo.v                                      ;         ;
; altpll.tdf                                                   ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf                 ;         ;
; aglobal131.inc                                               ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc             ;         ;
; stratix_pll.inc                                              ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc            ;         ;
; stratixii_pll.inc                                            ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc          ;         ;
; cycloneii_pll.inc                                            ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc          ;         ;
; db/pll_module_altpll1.v                                      ; yes             ; Auto-Generated Megafunction  ; E:/ax301/ov7670/project/db/pll_module_altpll1.v                           ;         ;
; altsyncram.tdf                                               ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf             ;         ;
; stratix_ram_block.inc                                        ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc      ;         ;
; lpm_mux.inc                                                  ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                ;         ;
; lpm_decode.inc                                               ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc             ;         ;
; a_rdenreg.inc                                                ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc              ;         ;
; altrom.inc                                                   ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                 ;         ;
; altram.inc                                                   ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altram.inc                 ;         ;
; altdpram.inc                                                 ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc               ;         ;
; db/altsyncram_h4f1.tdf                                       ; yes             ; Auto-Generated Megafunction  ; E:/ax301/ov7670/project/db/altsyncram_h4f1.tdf                            ;         ;
; db/altsyncram_nki1.tdf                                       ; yes             ; Auto-Generated Megafunction  ; E:/ax301/ov7670/project/db/altsyncram_nki1.tdf                            ;         ;
+--------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                            ;
+---------------------------------------------+------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                    ;
+---------------------------------------------+------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,381                                                                                    ;
;                                             ;                                                                                          ;
; Total combinational functions               ; 1178                                                                                     ;
; Logic element usage by number of LUT inputs ;                                                                                          ;
;     -- 4 input functions                    ; 634                                                                                      ;
;     -- 3 input functions                    ; 213                                                                                      ;
;     -- <=2 input functions                  ; 331                                                                                      ;
;                                             ;                                                                                          ;
; Logic elements by mode                      ;                                                                                          ;
;     -- normal mode                          ; 1025                                                                                     ;
;     -- arithmetic mode                      ; 153                                                                                      ;
;                                             ;                                                                                          ;
; Total registers                             ; 616                                                                                      ;
;     -- Dedicated logic registers            ; 616                                                                                      ;
;     -- I/O registers                        ; 0                                                                                        ;
;                                             ;                                                                                          ;
; I/O pins                                    ; 75                                                                                       ;
; Total memory bits                           ; 52224                                                                                    ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                        ;
; Total PLLs                                  ; 1                                                                                        ;
;     -- PLLs                                 ; 1                                                                                        ;
;                                             ;                                                                                          ;
; Maximum fan-out node                        ; pll_module:U0|altpll:altpll_component|pll_module_altpll1:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 669                                                                                      ;
; Total fan-out                               ; 7423                                                                                     ;
; Average fan-out                             ; 3.69                                                                                     ;
+---------------------------------------------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                  ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                     ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+--------------+
; |camera_demo                                    ; 1178 (40)         ; 616 (38)     ; 52224       ; 0            ; 0       ; 0         ; 75   ; 0            ; |camera_demo                                                                                                            ; work         ;
;    |camera_base_module:U1|                      ; 678 (20)          ; 314 (1)      ; 35840       ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_demo|camera_base_module:U1                                                                                      ; work         ;
;       |camera_control_module:U1|                ; 419 (419)         ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_demo|camera_base_module:U1|camera_control_module:U1                                                             ; work         ;
;       |camera_func_module:U3|                   ; 60 (60)           ; 93 (93)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_demo|camera_base_module:U1|camera_func_module:U3                                                                ; work         ;
;       |camera_save_module:U4|                   ; 76 (76)           ; 147 (147)    ; 35840       ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_demo|camera_base_module:U1|camera_save_module:U4                                                                ; work         ;
;          |altsyncram:RAM_rtl_0|                 ; 0 (0)             ; 0 (0)        ; 35840       ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_demo|camera_base_module:U1|camera_save_module:U4|altsyncram:RAM_rtl_0                                           ; work         ;
;             |altsyncram_nki1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 35840       ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_demo|camera_base_module:U1|camera_save_module:U4|altsyncram:RAM_rtl_0|altsyncram_nki1:auto_generated            ; work         ;
;       |sccb_func_module:U2|                     ; 103 (103)         ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_demo|camera_base_module:U1|sccb_func_module:U2                                                                  ; work         ;
;    |graphic_module:U2|                          ; 460 (6)           ; 264 (46)     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_demo|graphic_module:U2                                                                                          ; work         ;
;       |sdram_top_mdule:U1|                      ; 293 (0)           ; 106 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_demo|graphic_module:U2|sdram_top_mdule:U1                                                                       ; work         ;
;          |sdram_control_module:u1|              ; 46 (46)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_demo|graphic_module:U2|sdram_top_mdule:U1|sdram_control_module:u1                                               ; work         ;
;          |sdram_func_module:u2|                 ; 247 (247)         ; 84 (84)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_demo|graphic_module:U2|sdram_top_mdule:U1|sdram_func_module:u2                                                  ; work         ;
;       |vga_base_module:U2|                      ; 161 (0)           ; 112 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_demo|graphic_module:U2|vga_base_module:U2                                                                       ; work         ;
;          |vga_func_module:U2|                   ; 106 (106)         ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_demo|graphic_module:U2|vga_base_module:U2|vga_func_module:U2                                                    ; work         ;
;          |vga_ram_module:U1|                    ; 55 (55)           ; 53 (53)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_demo|graphic_module:U2|vga_base_module:U2|vga_ram_module:U1                                                     ; work         ;
;             |altsyncram:RAM_rtl_0|              ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_demo|graphic_module:U2|vga_base_module:U2|vga_ram_module:U1|altsyncram:RAM_rtl_0                                ; work         ;
;                |altsyncram_h4f1:auto_generated| ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_demo|graphic_module:U2|vga_base_module:U2|vga_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_h4f1:auto_generated ; work         ;
;    |pll_module:U0|                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_demo|pll_module:U0                                                                                              ; work         ;
;       |altpll:altpll_component|                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_demo|pll_module:U0|altpll:altpll_component                                                                      ; work         ;
;          |pll_module_altpll1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_demo|pll_module:U0|altpll:altpll_component|pll_module_altpll1:auto_generated                                    ; work         ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; camera_base_module:U1|camera_save_module:U4|altsyncram:RAM_rtl_0|altsyncram_nki1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; 1024         ; 35           ; 1024         ; 35           ; 35840 ; None ;
; graphic_module:U2|vga_base_module:U2|vga_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_h4f1:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
+-----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                    ;
+--------+--------------+---------+--------------+--------------+----------------------------+---------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance            ; IP Include File                             ;
+--------+--------------+---------+--------------+--------------+----------------------------+---------------------------------------------+
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |camera_demo|pll_module:U0 ; E:/ax301/ov7670/project/ipcore/pll_module.v ;
+--------+--------------+---------+--------------+--------------+----------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                               ;
+-------------------------------------------------------------------+------------------------------------------------------------------------------+
; Register name                                                     ; Reason for Removal                                                           ;
+-------------------------------------------------------------------+------------------------------------------------------------------------------+
; camera_base_module:U1|camera_func_module:U3|D2[35]                ; Lost fanout                                                                  ;
; D1[19..23]                                                        ; Stuck at GND due to stuck port data_in                                       ;
; graphic_module:U2|D1[0..8,19..21]                                 ; Stuck at GND due to stuck port data_in                                       ;
; camera_base_module:U1|sccb_func_module:U2|Go[3,4]                 ; Stuck at GND due to stuck port data_in                                       ;
; graphic_module:U2|sdram_top_mdule:U1|sdram_func_module:u2|rBA[0]  ; Merged with graphic_module:U2|sdram_top_mdule:U1|sdram_func_module:u2|rBA[1] ;
; graphic_module:U2|sdram_top_mdule:U1|sdram_func_module:u2|rA[12]  ; Merged with graphic_module:U2|sdram_top_mdule:U1|sdram_func_module:u2|rA[11] ;
; i[2..7]                                                           ; Merged with i[1]                                                             ;
; graphic_module:U2|i[2,3]                                          ; Merged with graphic_module:U2|i[1]                                           ;
; camera_base_module:U1|camera_control_module:U1|i[3]               ; Merged with camera_base_module:U1|camera_control_module:U1|i[2]              ;
; i[1]                                                              ; Stuck at GND due to stuck port clock_enable                                  ;
; graphic_module:U2|i[1]                                            ; Stuck at GND due to stuck port clock_enable                                  ;
; camera_base_module:U1|camera_control_module:U1|i[2]               ; Stuck at GND due to stuck port clock_enable                                  ;
; graphic_module:U2|sdram_top_mdule:U1|sdram_func_module:u2|i[4]    ; Stuck at GND due to stuck port data_in                                       ;
; graphic_module:U2|sdram_top_mdule:U1|sdram_func_module:u2|rCMD[4] ; Stuck at VCC due to stuck port data_in                                       ;
; camera_base_module:U1|camera_func_module:U3|CH[11]                ; Lost fanout                                                                  ;
; camera_base_module:U1|camera_func_module:U3|CV[9]                 ; Lost fanout                                                                  ;
; Total Number of Removed Registers = 38                            ;                                                                              ;
+-------------------------------------------------------------------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                 ;
+----------------------------------------------------+--------------------+---------------------------------------------------+
; Register name                                      ; Reason for Removal ; Registers Removed due to This Register            ;
+----------------------------------------------------+--------------------+---------------------------------------------------+
; camera_base_module:U1|camera_func_module:U3|D2[35] ; Lost Fanouts       ; camera_base_module:U1|camera_func_module:U3|CV[9] ;
+----------------------------------------------------+--------------------+---------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 616   ;
; Number of registers using Synchronous Clear  ; 66    ;
; Number of registers using Synchronous Load   ; 60    ;
; Number of registers using Asynchronous Clear ; 518   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 350   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------+
; Inverted Register Statistics                                                ;
+-------------------------------------------------------------------+---------+
; Inverted Register                                                 ; Fan out ;
+-------------------------------------------------------------------+---------+
; graphic_module:U2|sdram_top_mdule:U1|sdram_func_module:u2|rCMD[2] ; 6       ;
; graphic_module:U2|sdram_top_mdule:U1|sdram_func_module:u2|rCMD[1] ; 3       ;
; graphic_module:U2|sdram_top_mdule:U1|sdram_func_module:u2|rCMD[0] ; 8       ;
; graphic_module:U2|sdram_top_mdule:U1|sdram_func_module:u2|rA[0]   ; 1       ;
; graphic_module:U2|sdram_top_mdule:U1|sdram_func_module:u2|rA[1]   ; 1       ;
; graphic_module:U2|sdram_top_mdule:U1|sdram_func_module:u2|rA[2]   ; 1       ;
; graphic_module:U2|sdram_top_mdule:U1|sdram_func_module:u2|rA[3]   ; 1       ;
; graphic_module:U2|sdram_top_mdule:U1|sdram_func_module:u2|rA[4]   ; 1       ;
; graphic_module:U2|sdram_top_mdule:U1|sdram_func_module:u2|rA[5]   ; 1       ;
; graphic_module:U2|sdram_top_mdule:U1|sdram_func_module:u2|rA[6]   ; 1       ;
; graphic_module:U2|sdram_top_mdule:U1|sdram_func_module:u2|rA[7]   ; 1       ;
; graphic_module:U2|sdram_top_mdule:U1|sdram_func_module:u2|rA[8]   ; 1       ;
; graphic_module:U2|sdram_top_mdule:U1|sdram_func_module:u2|rA[9]   ; 3       ;
; graphic_module:U2|sdram_top_mdule:U1|sdram_func_module:u2|rA[10]  ; 3       ;
; graphic_module:U2|sdram_top_mdule:U1|sdram_func_module:u2|rA[11]  ; 4       ;
; graphic_module:U2|sdram_top_mdule:U1|sdram_func_module:u2|rBA[1]  ; 3       ;
; camera_base_module:U1|sccb_func_module:U2|rSCL                    ; 5       ;
; graphic_module:U2|sdram_top_mdule:U1|sdram_control_module:u1|i[0] ; 12      ;
; graphic_module:U2|sdram_top_mdule:U1|sdram_control_module:u1|i[1] ; 15      ;
; graphic_module:U2|sdram_top_mdule:U1|sdram_control_module:u1|i[3] ; 13      ;
; camera_base_module:U1|sccb_func_module:U2|isAck                   ; 3       ;
; camera_base_module:U1|sccb_func_module:U2|rSDA                    ; 5       ;
; camera_base_module:U1|sccb_func_module:U2|isQ                     ; 2       ;
; graphic_module:U2|sdram_top_mdule:U1|sdram_func_module:u2|isOut   ; 17      ;
; Total number of inverted registers = 24                           ;         ;
+-------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                               ;
+------------------------------------------------------------------+-------------------------------------------------------+
; Register Name                                                    ; RAM Name                                              ;
+------------------------------------------------------------------+-------------------------------------------------------+
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[0]  ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[1]  ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[2]  ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[3]  ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[4]  ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[5]  ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[6]  ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[7]  ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[8]  ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[9]  ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[10] ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[11] ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[12] ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[13] ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[14] ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[15] ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[16] ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[17] ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[18] ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[19] ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[20] ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[21] ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[22] ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[23] ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[24] ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[25] ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[26] ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[27] ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[28] ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[29] ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[30] ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[31] ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[32] ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[33] ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[34] ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[35] ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[36] ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[37] ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[38] ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[39] ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[40] ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[41] ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[42] ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[43] ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[44] ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[45] ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[46] ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[47] ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[48] ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[49] ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[50] ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[51] ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[52] ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[53] ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[54] ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0_bypass[55] ; camera_base_module:U1|camera_save_module:U4|RAM_rtl_0 ;
+------------------------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |camera_demo|graphic_module:U2|vga_base_module:U2|vga_func_module:U2|CV[5]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |camera_demo|graphic_module:U2|vga_base_module:U2|vga_func_module:U2|CF[2]      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |camera_demo|graphic_module:U2|vga_base_module:U2|vga_ram_module:U1|D1[8]       ;
; 3:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; Yes        ; |camera_demo|camera_base_module:U1|camera_save_module:U4|D1[27]                 ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |camera_demo|camera_base_module:U1|camera_func_module:U3|CH[0]                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |camera_demo|camera_base_module:U1|camera_func_module:U3|CV[9]                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |camera_demo|graphic_module:U2|sdram_top_mdule:U1|sdram_func_module:u2|D2[11]   ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |camera_demo|camera_base_module:U1|camera_control_module:U1|i[2]                ;
; 32:1               ; 3 bits    ; 63 LEs        ; 6 LEs                ; 57 LEs                 ; Yes        ; |camera_demo|camera_base_module:U1|sccb_func_module:U2|Go[2]                    ;
; 11:1               ; 8 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; Yes        ; |camera_demo|camera_base_module:U1|sccb_func_module:U2|D[0]                     ;
; 18:1               ; 11 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; Yes        ; |camera_demo|graphic_module:U2|sdram_top_mdule:U1|sdram_control_module:u1|C1[1] ;
; 25:1               ; 16 bits   ; 256 LEs       ; 16 LEs               ; 240 LEs                ; Yes        ; |camera_demo|camera_base_module:U1|sccb_func_module:U2|C1[14]                   ;
; 28:1               ; 2 bits    ; 36 LEs        ; 14 LEs               ; 22 LEs                 ; Yes        ; |camera_demo|camera_base_module:U1|sccb_func_module:U2|i[2]                     ;
; 23:1               ; 14 bits   ; 210 LEs       ; 14 LEs               ; 196 LEs                ; Yes        ; |camera_demo|graphic_module:U2|sdram_top_mdule:U1|sdram_func_module:u2|C1[10]   ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |camera_demo|graphic_module:U2|sdram_top_mdule:U1|sdram_func_module:u2|D1[14]   ;
; 17:1               ; 5 bits    ; 55 LEs        ; 15 LEs               ; 40 LEs                 ; Yes        ; |camera_demo|graphic_module:U2|sdram_top_mdule:U1|sdram_func_module:u2|rA[5]    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; Yes        ; |camera_demo|graphic_module:U2|sdram_top_mdule:U1|sdram_func_module:u2|rA[6]    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Source assignments for Top-level Entity: |camera_demo    ;
+------------------------------+-------+------+------------+
; Assignment                   ; Value ; From ; To         ;
+------------------------------+-------+------+------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataU1[34] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataU1[34] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataU1[33] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataU1[33] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataU1[32] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataU1[32] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataU1[31] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataU1[31] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataU1[30] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataU1[30] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataU1[29] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataU1[29] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataU1[28] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataU1[28] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataU1[27] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataU1[27] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataU1[26] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataU1[26] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataU1[25] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataU1[25] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataU1[24] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataU1[24] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataU1[23] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataU1[23] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataU1[22] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataU1[22] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataU1[21] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataU1[21] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataU1[20] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataU1[20] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataU1[19] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataU1[19] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataU1[18] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataU1[18] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataU1[17] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataU1[17] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataU1[16] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataU1[16] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataU1[15] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataU1[15] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataU1[14] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataU1[14] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataU1[13] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataU1[13] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataU1[12] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataU1[12] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataU1[11] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataU1[11] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataU1[10] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataU1[10] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataU1[9]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataU1[9]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataU1[8]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataU1[8]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataU1[7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataU1[7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataU1[6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataU1[6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataU1[5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataU1[5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataU1[4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataU1[4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataU1[3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataU1[3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataU1[2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataU1[2]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataU1[1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataU1[1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataU1[0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataU1[0]  ;
+------------------------------+-------+------+------------+


+----------------------------------------------------------+
; Source assignments for camera_base_module:U1             ;
+------------------------------+-------+------+------------+
; Assignment                   ; Value ; From ; To         ;
+------------------------------+-------+------+------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataU1[15] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataU1[15] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataU1[14] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataU1[14] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataU1[13] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataU1[13] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataU1[12] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataU1[12] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataU1[11] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataU1[11] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataU1[10] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataU1[10] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataU1[9]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataU1[9]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataU1[8]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataU1[8]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataU1[7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataU1[7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataU1[6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataU1[6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataU1[5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataU1[5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataU1[4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataU1[4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataU1[3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataU1[3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataU1[2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataU1[2]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataU1[1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataU1[1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataU1[0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataU1[0]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; CallU1     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; CallU1     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; EnU1       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; EnU1       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DoneU2     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DoneU2     ;
+------------------------------+-------+------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for graphic_module:U2|vga_base_module:U2|vga_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_h4f1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera_base_module:U1|camera_save_module:U4|altsyncram:RAM_rtl_0|altsyncram_nki1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_module:U0|altpll:altpll_component ;
+-------------------------------+------------------------------+---------------------+
; Parameter Name                ; Value                        ; Type                ;
+-------------------------------+------------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped             ;
; PLL_TYPE                      ; AUTO                         ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_module ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped             ;
; SCAN_CHAIN                    ; LONG                         ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                        ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped             ;
; LOCK_HIGH                     ; 1                            ; Untyped             ;
; LOCK_LOW                      ; 1                            ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped             ;
; SKIP_VCO                      ; OFF                          ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped             ;
; BANDWIDTH                     ; 0                            ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped             ;
; DOWN_SPREAD                   ; 0                            ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                            ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                            ; Signed Integer      ;
; CLK1_MULTIPLY_BY              ; 2                            ; Signed Integer      ;
; CLK0_MULTIPLY_BY              ; 2                            ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                            ; Untyped             ;
; CLK2_DIVIDE_BY                ; 2                            ; Signed Integer      ;
; CLK1_DIVIDE_BY                ; 1                            ; Signed Integer      ;
; CLK0_DIVIDE_BY                ; 1                            ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 5000                         ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                           ; Signed Integer      ;
; CLK1_DUTY_CYCLE               ; 50                           ; Signed Integer      ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped             ;
; DPA_DIVIDER                   ; 0                            ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped             ;
; VCO_MIN                       ; 0                            ; Untyped             ;
; VCO_MAX                       ; 0                            ; Untyped             ;
; VCO_CENTER                    ; 0                            ; Untyped             ;
; PFD_MIN                       ; 0                            ; Untyped             ;
; PFD_MAX                       ; 0                            ; Untyped             ;
; M_INITIAL                     ; 0                            ; Untyped             ;
; M                             ; 0                            ; Untyped             ;
; N                             ; 1                            ; Untyped             ;
; M2                            ; 1                            ; Untyped             ;
; N2                            ; 1                            ; Untyped             ;
; SS                            ; 1                            ; Untyped             ;
; C0_HIGH                       ; 0                            ; Untyped             ;
; C1_HIGH                       ; 0                            ; Untyped             ;
; C2_HIGH                       ; 0                            ; Untyped             ;
; C3_HIGH                       ; 0                            ; Untyped             ;
; C4_HIGH                       ; 0                            ; Untyped             ;
; C5_HIGH                       ; 0                            ; Untyped             ;
; C6_HIGH                       ; 0                            ; Untyped             ;
; C7_HIGH                       ; 0                            ; Untyped             ;
; C8_HIGH                       ; 0                            ; Untyped             ;
; C9_HIGH                       ; 0                            ; Untyped             ;
; C0_LOW                        ; 0                            ; Untyped             ;
; C1_LOW                        ; 0                            ; Untyped             ;
; C2_LOW                        ; 0                            ; Untyped             ;
; C3_LOW                        ; 0                            ; Untyped             ;
; C4_LOW                        ; 0                            ; Untyped             ;
; C5_LOW                        ; 0                            ; Untyped             ;
; C6_LOW                        ; 0                            ; Untyped             ;
; C7_LOW                        ; 0                            ; Untyped             ;
; C8_LOW                        ; 0                            ; Untyped             ;
; C9_LOW                        ; 0                            ; Untyped             ;
; C0_INITIAL                    ; 0                            ; Untyped             ;
; C1_INITIAL                    ; 0                            ; Untyped             ;
; C2_INITIAL                    ; 0                            ; Untyped             ;
; C3_INITIAL                    ; 0                            ; Untyped             ;
; C4_INITIAL                    ; 0                            ; Untyped             ;
; C5_INITIAL                    ; 0                            ; Untyped             ;
; C6_INITIAL                    ; 0                            ; Untyped             ;
; C7_INITIAL                    ; 0                            ; Untyped             ;
; C8_INITIAL                    ; 0                            ; Untyped             ;
; C9_INITIAL                    ; 0                            ; Untyped             ;
; C0_MODE                       ; BYPASS                       ; Untyped             ;
; C1_MODE                       ; BYPASS                       ; Untyped             ;
; C2_MODE                       ; BYPASS                       ; Untyped             ;
; C3_MODE                       ; BYPASS                       ; Untyped             ;
; C4_MODE                       ; BYPASS                       ; Untyped             ;
; C5_MODE                       ; BYPASS                       ; Untyped             ;
; C6_MODE                       ; BYPASS                       ; Untyped             ;
; C7_MODE                       ; BYPASS                       ; Untyped             ;
; C8_MODE                       ; BYPASS                       ; Untyped             ;
; C9_MODE                       ; BYPASS                       ; Untyped             ;
; C0_PH                         ; 0                            ; Untyped             ;
; C1_PH                         ; 0                            ; Untyped             ;
; C2_PH                         ; 0                            ; Untyped             ;
; C3_PH                         ; 0                            ; Untyped             ;
; C4_PH                         ; 0                            ; Untyped             ;
; C5_PH                         ; 0                            ; Untyped             ;
; C6_PH                         ; 0                            ; Untyped             ;
; C7_PH                         ; 0                            ; Untyped             ;
; C8_PH                         ; 0                            ; Untyped             ;
; C9_PH                         ; 0                            ; Untyped             ;
; L0_HIGH                       ; 1                            ; Untyped             ;
; L1_HIGH                       ; 1                            ; Untyped             ;
; G0_HIGH                       ; 1                            ; Untyped             ;
; G1_HIGH                       ; 1                            ; Untyped             ;
; G2_HIGH                       ; 1                            ; Untyped             ;
; G3_HIGH                       ; 1                            ; Untyped             ;
; E0_HIGH                       ; 1                            ; Untyped             ;
; E1_HIGH                       ; 1                            ; Untyped             ;
; E2_HIGH                       ; 1                            ; Untyped             ;
; E3_HIGH                       ; 1                            ; Untyped             ;
; L0_LOW                        ; 1                            ; Untyped             ;
; L1_LOW                        ; 1                            ; Untyped             ;
; G0_LOW                        ; 1                            ; Untyped             ;
; G1_LOW                        ; 1                            ; Untyped             ;
; G2_LOW                        ; 1                            ; Untyped             ;
; G3_LOW                        ; 1                            ; Untyped             ;
; E0_LOW                        ; 1                            ; Untyped             ;
; E1_LOW                        ; 1                            ; Untyped             ;
; E2_LOW                        ; 1                            ; Untyped             ;
; E3_LOW                        ; 1                            ; Untyped             ;
; L0_INITIAL                    ; 1                            ; Untyped             ;
; L1_INITIAL                    ; 1                            ; Untyped             ;
; G0_INITIAL                    ; 1                            ; Untyped             ;
; G1_INITIAL                    ; 1                            ; Untyped             ;
; G2_INITIAL                    ; 1                            ; Untyped             ;
; G3_INITIAL                    ; 1                            ; Untyped             ;
; E0_INITIAL                    ; 1                            ; Untyped             ;
; E1_INITIAL                    ; 1                            ; Untyped             ;
; E2_INITIAL                    ; 1                            ; Untyped             ;
; E3_INITIAL                    ; 1                            ; Untyped             ;
; L0_MODE                       ; BYPASS                       ; Untyped             ;
; L1_MODE                       ; BYPASS                       ; Untyped             ;
; G0_MODE                       ; BYPASS                       ; Untyped             ;
; G1_MODE                       ; BYPASS                       ; Untyped             ;
; G2_MODE                       ; BYPASS                       ; Untyped             ;
; G3_MODE                       ; BYPASS                       ; Untyped             ;
; E0_MODE                       ; BYPASS                       ; Untyped             ;
; E1_MODE                       ; BYPASS                       ; Untyped             ;
; E2_MODE                       ; BYPASS                       ; Untyped             ;
; E3_MODE                       ; BYPASS                       ; Untyped             ;
; L0_PH                         ; 0                            ; Untyped             ;
; L1_PH                         ; 0                            ; Untyped             ;
; G0_PH                         ; 0                            ; Untyped             ;
; G1_PH                         ; 0                            ; Untyped             ;
; G2_PH                         ; 0                            ; Untyped             ;
; G3_PH                         ; 0                            ; Untyped             ;
; E0_PH                         ; 0                            ; Untyped             ;
; E1_PH                         ; 0                            ; Untyped             ;
; E2_PH                         ; 0                            ; Untyped             ;
; E3_PH                         ; 0                            ; Untyped             ;
; M_PH                          ; 0                            ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped             ;
; CLK0_COUNTER                  ; G0                           ; Untyped             ;
; CLK1_COUNTER                  ; G0                           ; Untyped             ;
; CLK2_COUNTER                  ; G0                           ; Untyped             ;
; CLK3_COUNTER                  ; G0                           ; Untyped             ;
; CLK4_COUNTER                  ; G0                           ; Untyped             ;
; CLK5_COUNTER                  ; G0                           ; Untyped             ;
; CLK6_COUNTER                  ; E0                           ; Untyped             ;
; CLK7_COUNTER                  ; E1                           ; Untyped             ;
; CLK8_COUNTER                  ; E2                           ; Untyped             ;
; CLK9_COUNTER                  ; E3                           ; Untyped             ;
; L0_TIME_DELAY                 ; 0                            ; Untyped             ;
; L1_TIME_DELAY                 ; 0                            ; Untyped             ;
; G0_TIME_DELAY                 ; 0                            ; Untyped             ;
; G1_TIME_DELAY                 ; 0                            ; Untyped             ;
; G2_TIME_DELAY                 ; 0                            ; Untyped             ;
; G3_TIME_DELAY                 ; 0                            ; Untyped             ;
; E0_TIME_DELAY                 ; 0                            ; Untyped             ;
; E1_TIME_DELAY                 ; 0                            ; Untyped             ;
; E2_TIME_DELAY                 ; 0                            ; Untyped             ;
; E3_TIME_DELAY                 ; 0                            ; Untyped             ;
; M_TIME_DELAY                  ; 0                            ; Untyped             ;
; N_TIME_DELAY                  ; 0                            ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped             ;
; ENABLE0_COUNTER               ; L0                           ; Untyped             ;
; ENABLE1_COUNTER               ; L0                           ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped             ;
; LOOP_FILTER_C                 ; 5                            ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped             ;
; VCO_POST_SCALE                ; 0                            ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                 ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped             ;
; PORT_CLK1                     ; PORT_USED                    ; Untyped             ;
; PORT_CLK2                     ; PORT_USED                    ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped             ;
; PORT_ARESET                   ; PORT_USED                    ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_LOCKED                   ; PORT_USED                    ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped             ;
; M_TEST_SOURCE                 ; 5                            ; Untyped             ;
; C0_TEST_SOURCE                ; 5                            ; Untyped             ;
; C1_TEST_SOURCE                ; 5                            ; Untyped             ;
; C2_TEST_SOURCE                ; 5                            ; Untyped             ;
; C3_TEST_SOURCE                ; 5                            ; Untyped             ;
; C4_TEST_SOURCE                ; 5                            ; Untyped             ;
; C5_TEST_SOURCE                ; 5                            ; Untyped             ;
; C6_TEST_SOURCE                ; 5                            ; Untyped             ;
; C7_TEST_SOURCE                ; 5                            ; Untyped             ;
; C8_TEST_SOURCE                ; 5                            ; Untyped             ;
; C9_TEST_SOURCE                ; 5                            ; Untyped             ;
; CBXI_PARAMETER                ; pll_module_altpll1           ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped             ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone IV E                 ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE      ;
+-------------------------------+------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_base_module:U1|sccb_func_module:U2 ;
+----------------+------------------+----------------------------------------------------+
; Parameter Name ; Value            ; Type                                               ;
+----------------+------------------+----------------------------------------------------+
; FCLK           ; 0010011100010000 ; Unsigned Binary                                    ;
; FHALF          ; 0001001110001000 ; Unsigned Binary                                    ;
; FQUARTER       ; 0000100111000100 ; Unsigned Binary                                    ;
; FF_WR          ; 00111            ; Unsigned Binary                                    ;
+----------------+------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_base_module:U1|camera_save_module:U4 ;
+----------------+------------+------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                       ;
+----------------+------------+------------------------------------------------------------+
; XSIZE          ; 0010100000 ; Unsigned Binary                                            ;
+----------------+------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: graphic_module:U2|sdram_top_mdule:U1|sdram_control_module:u1 ;
+----------------+-------------+----------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                       ;
+----------------+-------------+----------------------------------------------------------------------------+
; IDLE           ; 0000        ; Unsigned Binary                                                            ;
; GREAD          ; 0001        ; Unsigned Binary                                                            ;
; WRITE          ; 0100        ; Unsigned Binary                                                            ;
; READ           ; 0111        ; Unsigned Binary                                                            ;
; REFRESH        ; 1010        ; Unsigned Binary                                                            ;
; INITIAL        ; 1011        ; Unsigned Binary                                                            ;
; TREF           ; 01011101110 ; Unsigned Binary                                                            ;
+----------------+-------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: graphic_module:U2|sdram_top_mdule:U1|sdram_func_module:u2 ;
+----------------+----------------+----------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                 ;
+----------------+----------------+----------------------------------------------------------------------+
; T100US         ; 10011100010000 ; Unsigned Binary                                                      ;
; PAGE           ; 00001000000000 ; Unsigned Binary                                                      ;
; TRP            ; 00000000000011 ; Unsigned Binary                                                      ;
; TRRC           ; 00000000001010 ; Unsigned Binary                                                      ;
; TMRD           ; 00000000000010 ; Unsigned Binary                                                      ;
; TRCD           ; 00000000000011 ; Unsigned Binary                                                      ;
; TWR            ; 00000000000010 ; Unsigned Binary                                                      ;
; CL             ; 00000000000011 ; Unsigned Binary                                                      ;
; _INIT          ; 01111          ; Unsigned Binary                                                      ;
; _NOP           ; 10111          ; Unsigned Binary                                                      ;
; _ACT           ; 10011          ; Unsigned Binary                                                      ;
; _RD            ; 10101          ; Unsigned Binary                                                      ;
; _WR            ; 10100          ; Unsigned Binary                                                      ;
; _BSTP          ; 10110          ; Unsigned Binary                                                      ;
; _PR            ; 10010          ; Unsigned Binary                                                      ;
; _AR            ; 10001          ; Unsigned Binary                                                      ;
; _LMR           ; 10000          ; Unsigned Binary                                                      ;
+----------------+----------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: graphic_module:U2|vga_base_module:U2|vga_ram_module:U1 ;
+----------------+------------+-----------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                  ;
+----------------+------------+-----------------------------------------------------------------------+
; XSIZE          ; 1000000000 ; Unsigned Binary                                                       ;
+----------------+------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: graphic_module:U2|vga_base_module:U2|vga_func_module:U2 ;
+----------------+------------+------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                   ;
+----------------+------------+------------------------------------------------------------------------+
; FRAME_DELAY    ; 00111100   ; Unsigned Binary                                                        ;
; SA             ; 0001100000 ; Unsigned Binary                                                        ;
; SB             ; 0000110000 ; Unsigned Binary                                                        ;
; SC             ; 1010000000 ; Unsigned Binary                                                        ;
; SD             ; 0000010000 ; Unsigned Binary                                                        ;
; SE             ; 1100100000 ; Unsigned Binary                                                        ;
; SO             ; 0000000010 ; Unsigned Binary                                                        ;
; SP             ; 0000100001 ; Unsigned Binary                                                        ;
; SQ             ; 0111100000 ; Unsigned Binary                                                        ;
; SR             ; 0000001010 ; Unsigned Binary                                                        ;
; SS             ; 1000001101 ; Unsigned Binary                                                        ;
; XSIZE          ; 0101000000 ; Unsigned Binary                                                        ;
; YSIZE          ; 0011110000 ; Unsigned Binary                                                        ;
; XOFF           ; 0000000000 ; Unsigned Binary                                                        ;
; YOFF           ; 0000000000 ; Unsigned Binary                                                        ;
+----------------+------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: graphic_module:U2|vga_base_module:U2|vga_ram_module:U1|altsyncram:RAM_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                          ;
; WIDTH_A                            ; 16                   ; Untyped                                                          ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                          ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 16                   ; Untyped                                                          ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                          ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_h4f1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: camera_base_module:U1|camera_save_module:U4|altsyncram:RAM_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                               ;
; WIDTH_A                            ; 35                   ; Untyped                                               ;
; WIDTHAD_A                          ; 10                   ; Untyped                                               ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 35                   ; Untyped                                               ;
; WIDTHAD_B                          ; 10                   ; Untyped                                               ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_nki1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                          ;
+-------------------------------+---------------------------------------+
; Name                          ; Value                                 ;
+-------------------------------+---------------------------------------+
; Number of entity instances    ; 1                                     ;
; Entity Instance               ; pll_module:U0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
+-------------------------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                        ;
+-------------------------------------------+-----------------------------------------------------------------------------+
; Name                                      ; Value                                                                       ;
+-------------------------------------------+-----------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                           ;
; Entity Instance                           ; graphic_module:U2|vga_base_module:U2|vga_ram_module:U1|altsyncram:RAM_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                   ;
;     -- WIDTH_A                            ; 16                                                                          ;
;     -- NUMWORDS_A                         ; 1024                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 16                                                                          ;
;     -- NUMWORDS_B                         ; 1024                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
; Entity Instance                           ; camera_base_module:U1|camera_save_module:U4|altsyncram:RAM_rtl_0            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                   ;
;     -- WIDTH_A                            ; 35                                                                          ;
;     -- NUMWORDS_A                         ; 1024                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 35                                                                          ;
;     -- NUMWORDS_B                         ; 1024                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                    ;
+-------------------------------------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "graphic_module:U2"                                                                      ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; iCall[0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; oDone[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oData    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_base_module:U1"                                                                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; oData[35] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_module:U0"                                                                                                                                 ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; areset ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Fri Aug 09 12:14:53 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ov7670 -c ov7670
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /ax301/ov7670/module/sccb_func_module.v
    Info (12023): Found entity 1: sccb_func_module
Info (12021): Found 1 design units, including 1 entities, in source file /ax301/ov7670/module/camera_save_module.v
    Info (12023): Found entity 1: camera_save_module
Info (12021): Found 1 design units, including 1 entities, in source file /ax301/ov7670/module/camera_func_module.v
    Info (12023): Found entity 1: camera_func_module
Info (12021): Found 1 design units, including 1 entities, in source file /ax301/ov7670/module/camera_control_module.v
    Info (12023): Found entity 1: camera_control_module
Info (12021): Found 1 design units, including 1 entities, in source file /ax301/ov7670/module/camera_base_module.v
    Info (12023): Found entity 1: camera_base_module
Info (12021): Found 1 design units, including 1 entities, in source file /ax301/ov7670/module/graphic_module/sdram_module/sdram_top_mdule.v
    Info (12023): Found entity 1: sdram_top_mdule
Info (12021): Found 1 design units, including 1 entities, in source file /ax301/ov7670/module/graphic_module/sdram_module/sdram_func_module.v
    Info (12023): Found entity 1: sdram_func_module
Info (12021): Found 1 design units, including 1 entities, in source file /ax301/ov7670/module/graphic_module/sdram_module/sdram_demo.v
    Info (12023): Found entity 1: sdram_demo
Info (12021): Found 1 design units, including 1 entities, in source file /ax301/ov7670/module/graphic_module/sdram_module/sdram_control_module.v
    Info (12023): Found entity 1: sdram_control_module
Info (12021): Found 1 design units, including 1 entities, in source file /ax301/ov7670/module/graphic_module/vga_base_module/vga_ram_module.v
    Info (12023): Found entity 1: vga_ram_module
Info (12021): Found 1 design units, including 1 entities, in source file /ax301/ov7670/module/graphic_module/vga_base_module/vga_func_module.v
    Info (12023): Found entity 1: vga_func_module
Info (12021): Found 1 design units, including 1 entities, in source file /ax301/ov7670/module/graphic_module/vga_base_module/vga_base_module.v
    Info (12023): Found entity 1: vga_base_module
Info (12021): Found 1 design units, including 1 entities, in source file /ax301/ov7670/module/graphic_module/graphic_module.v
    Info (12023): Found entity 1: graphic_module
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/pll_module.v
    Info (12023): Found entity 1: pll_module
Warning (10275): Verilog HDL Module Instantiation warning at camera_demo.v(38): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file /ax301/ov7670/module/camera_demo.v
    Info (12023): Found entity 1: camera_demo
Info (12127): Elaborating entity "camera_demo" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at camera_demo.v(105): object "CX" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at camera_demo.v(106): object "CY" assigned a value but never read
Warning (10240): Verilog HDL Always Construct warning at camera_demo.v(109): inferring latch(es) for variable "isCall", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "isCall[0]" at camera_demo.v(109)
Info (12128): Elaborating entity "pll_module" for hierarchy "pll_module:U0"
Info (12128): Elaborating entity "altpll" for hierarchy "pll_module:U0|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll_module:U0|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll_module:U0|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "5000"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_module"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_module_altpll1.v
    Info (12023): Found entity 1: pll_module_altpll1
Info (12128): Elaborating entity "pll_module_altpll1" for hierarchy "pll_module:U0|altpll:altpll_component|pll_module_altpll1:auto_generated"
Info (12128): Elaborating entity "camera_base_module" for hierarchy "camera_base_module:U1"
Info (12128): Elaborating entity "camera_control_module" for hierarchy "camera_base_module:U1|camera_control_module:U1"
Info (12128): Elaborating entity "sccb_func_module" for hierarchy "camera_base_module:U1|sccb_func_module:U2"
Info (12128): Elaborating entity "camera_func_module" for hierarchy "camera_base_module:U1|camera_func_module:U3"
Warning (10230): Verilog HDL assignment warning at camera_func_module.v(85): truncated value with size 12 to match size of target (10)
Info (12128): Elaborating entity "camera_save_module" for hierarchy "camera_base_module:U1|camera_save_module:U4"
Info (12128): Elaborating entity "graphic_module" for hierarchy "graphic_module:U2"
Info (12128): Elaborating entity "sdram_top_mdule" for hierarchy "graphic_module:U2|sdram_top_mdule:U1"
Info (12128): Elaborating entity "sdram_control_module" for hierarchy "graphic_module:U2|sdram_top_mdule:U1|sdram_control_module:u1"
Info (12128): Elaborating entity "sdram_func_module" for hierarchy "graphic_module:U2|sdram_top_mdule:U1|sdram_func_module:u2"
Warning (10240): Verilog HDL Always Construct warning at sdram_func_module.v(42): inferring latch(es) for variable "rDQM", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "rDQM[0]" at sdram_func_module.v(42)
Info (10041): Inferred latch for "rDQM[1]" at sdram_func_module.v(42)
Info (12128): Elaborating entity "vga_base_module" for hierarchy "graphic_module:U2|vga_base_module:U2"
Info (12128): Elaborating entity "vga_ram_module" for hierarchy "graphic_module:U2|vga_base_module:U2|vga_ram_module:U1"
Info (12128): Elaborating entity "vga_func_module" for hierarchy "graphic_module:U2|vga_base_module:U2|vga_func_module:U2"
Warning (10230): Verilog HDL assignment warning at vga_func_module.v(129): truncated value with size 32 to match size of target (10)
Warning (276027): Inferred dual-clock RAM node "graphic_module:U2|vga_base_module:U2|vga_ram_module:U1|RAM_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276020): Inferred RAM node "camera_base_module:U1|camera_save_module:U4|RAM_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "graphic_module:U2|vga_base_module:U2|vga_ram_module:U1|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M9K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "camera_base_module:U1|camera_save_module:U4|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 35
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 35
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "graphic_module:U2|vga_base_module:U2|vga_ram_module:U1|altsyncram:RAM_rtl_0"
Info (12133): Instantiated megafunction "graphic_module:U2|vga_base_module:U2|vga_ram_module:U1|altsyncram:RAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "M9K"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h4f1.tdf
    Info (12023): Found entity 1: altsyncram_h4f1
Info (12130): Elaborated megafunction instantiation "camera_base_module:U1|camera_save_module:U4|altsyncram:RAM_rtl_0"
Info (12133): Instantiated megafunction "camera_base_module:U1|camera_save_module:U4|altsyncram:RAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "35"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "35"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nki1.tdf
    Info (12023): Found entity 1: altsyncram_nki1
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "S_CKE" is stuck at VCC
    Warning (13410): Pin "S_DQM[0]" is stuck at GND
    Warning (13410): Pin "S_DQM[1]" is stuck at GND
Warning (18029): Output pin "test_CMOS_SDA" driven by bidirectional pin "CMOS_SDA" cannot be tri-stated
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "camera_base_module:U1|CallU1"
    Info (17048): Logic cell "DataU1[26]"
    Info (17048): Logic cell "DataU1[16]"
    Info (17048): Logic cell "DataU1[27]"
    Info (17048): Logic cell "DataU1[17]"
    Info (17048): Logic cell "DataU1[28]"
    Info (17048): Logic cell "DataU1[18]"
    Info (17048): Logic cell "DataU1[29]"
    Info (17048): Logic cell "DataU1[19]"
    Info (17048): Logic cell "DataU1[30]"
    Info (17048): Logic cell "DataU1[20]"
    Info (17048): Logic cell "DataU1[31]"
    Info (17048): Logic cell "DataU1[21]"
    Info (17048): Logic cell "DataU1[32]"
    Info (17048): Logic cell "DataU1[22]"
    Info (17048): Logic cell "DataU1[33]"
    Info (17048): Logic cell "DataU1[23]"
    Info (17048): Logic cell "DataU1[34]"
    Info (17048): Logic cell "DataU1[24]"
    Info (17048): Logic cell "DataU1[25]"
    Info (17048): Logic cell "camera_base_module:U1|DoneU2"
    Info (17048): Logic cell "camera_base_module:U1|DataU1[7]"
    Info (17048): Logic cell "camera_base_module:U1|DataU1[15]"
    Info (17048): Logic cell "camera_base_module:U1|DataU1[6]"
    Info (17048): Logic cell "camera_base_module:U1|DataU1[14]"
    Info (17048): Logic cell "camera_base_module:U1|DataU1[1]"
    Info (17048): Logic cell "camera_base_module:U1|DataU1[9]"
    Info (17048): Logic cell "camera_base_module:U1|DataU1[0]"
    Info (17048): Logic cell "camera_base_module:U1|DataU1[8]"
    Info (17048): Logic cell "camera_base_module:U1|DataU1[3]"
    Info (17048): Logic cell "camera_base_module:U1|DataU1[11]"
    Info (17048): Logic cell "camera_base_module:U1|DataU1[2]"
    Info (17048): Logic cell "camera_base_module:U1|DataU1[10]"
    Info (17048): Logic cell "camera_base_module:U1|DataU1[5]"
    Info (17048): Logic cell "camera_base_module:U1|DataU1[13]"
    Info (17048): Logic cell "camera_base_module:U1|DataU1[4]"
    Info (17048): Logic cell "camera_base_module:U1|DataU1[12]"
    Info (17048): Logic cell "DataU1[0]"
    Info (17048): Logic cell "DataU1[1]"
    Info (17048): Logic cell "DataU1[2]"
    Info (17048): Logic cell "DataU1[3]"
    Info (17048): Logic cell "DataU1[4]"
    Info (17048): Logic cell "DataU1[5]"
    Info (17048): Logic cell "DataU1[6]"
    Info (17048): Logic cell "DataU1[7]"
    Info (17048): Logic cell "DataU1[8]"
    Info (17048): Logic cell "DataU1[9]"
    Info (17048): Logic cell "DataU1[10]"
    Info (17048): Logic cell "DataU1[11]"
    Info (17048): Logic cell "DataU1[12]"
    Info (17048): Logic cell "DataU1[13]"
    Info (17048): Logic cell "DataU1[14]"
    Info (17048): Logic cell "DataU1[15]"
    Info (17048): Logic cell "camera_base_module:U1|EnU1"
Info (144001): Generated suppressed messages file E:/ax301/ov7670/project/output_files/ov7670.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "pll_module:U0|altpll:altpll_component|pll_module_altpll1:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected
Info (21057): Implemented 1532 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 45 output pins
    Info (21060): Implemented 17 bidirectional pins
    Info (21061): Implemented 1405 logic cells
    Info (21064): Implemented 51 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 4704 megabytes
    Info: Processing ended: Fri Aug 09 12:15:02 2019
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:09


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/ax301/ov7670/project/output_files/ov7670.map.smsg.


