verilog xil_defaultlib  \
"../../../../FPGA_CNN_IP.srcs/sources_1/ip/conv1_bias5/sim/conv1_bias5.v" \

verilog xil_defaultlib "glbl.v"

nosort
