;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; ADC
ADC_cy_psoc4_sar__CLOCK_DIV_ID EQU 0x00000044
ADC_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
ADC_cy_psoc4_sar__SAR_AVG_STAT EQU CYREG_SAR_AVG_STAT
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_cy_psoc4_sar__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_cy_psoc4_sar__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_cy_psoc4_sar__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_cy_psoc4_sar__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_cy_psoc4_sar__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_cy_psoc4_sar__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_cy_psoc4_sar__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_cy_psoc4_sar__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_cy_psoc4_sar__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_cy_psoc4_sar__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_cy_psoc4_sar__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_cy_psoc4_sar__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_cy_psoc4_sar__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_cy_psoc4_sar__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_cy_psoc4_sar__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_cy_psoc4_sar__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
ADC_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0 EQU CYREG_SAR_MUX_SWITCH_CLEAR0
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1 EQU CYREG_SAR_MUX_SWITCH_CLEAR1
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS EQU CYREG_SAR_MUX_SWITCH_STATUS
ADC_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_cy_psoc4_sar__SAR_MUX_SWITCH1 EQU CYREG_SAR_MUX_SWITCH1
ADC_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
ADC_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
ADC_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING
ADC_intClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL6
ADC_intClock__DIV_ID EQU 0x00000044
ADC_intClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL4
ADC_intClock__PA_DIV_ID EQU 0x000000FF
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_IRQ__INTC_MASK EQU 0x8000
ADC_IRQ__INTC_NUMBER EQU 15
ADC_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
ADC_IRQ__INTC_PRIOR_NUM EQU 3
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; PWM
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL0
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL0
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL0
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL0
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK0
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK0
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK0
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK0
PWM_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL
PWM_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL
PWM_PWMUDB_genblk1_ctrlreg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL
PWM_PWMUDB_genblk1_ctrlreg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK
PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL0
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST0
PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL0
PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST0
PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK0
PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A3
PWM_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A03
PWM_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A13
PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D3
PWM_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D03
PWM_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D13
PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F3
PWM_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F03
PWM_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F13

; SW2
SW2__0__DR EQU CYREG_GPIO_PRT2_DR
SW2__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SW2__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SW2__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SW2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
SW2__0__HSIOM_MASK EQU 0xF0000000
SW2__0__HSIOM_SHIFT EQU 28
SW2__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SW2__0__INTR EQU CYREG_GPIO_PRT2_INTR
SW2__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SW2__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SW2__0__MASK EQU 0x80
SW2__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SW2__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SW2__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SW2__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SW2__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SW2__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SW2__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SW2__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SW2__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SW2__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SW2__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SW2__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SW2__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SW2__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SW2__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SW2__0__PC EQU CYREG_GPIO_PRT2_PC
SW2__0__PC2 EQU CYREG_GPIO_PRT2_PC2
SW2__0__PORT EQU 2
SW2__0__PS EQU CYREG_GPIO_PRT2_PS
SW2__0__SHIFT EQU 7
SW2__DR EQU CYREG_GPIO_PRT2_DR
SW2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SW2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SW2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SW2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SW2__INTR EQU CYREG_GPIO_PRT2_INTR
SW2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SW2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SW2__MASK EQU 0x80
SW2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SW2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SW2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SW2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SW2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SW2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SW2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SW2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SW2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SW2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SW2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SW2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SW2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SW2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SW2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SW2__PC EQU CYREG_GPIO_PRT2_PC
SW2__PC2 EQU CYREG_GPIO_PRT2_PC2
SW2__PORT EQU 2
SW2__PS EQU CYREG_GPIO_PRT2_PS
SW2__SHIFT EQU 7
SW2__SNAP EQU CYREG_GPIO_PRT2_INTR
SW2_Interrupt__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
SW2_Interrupt__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
SW2_Interrupt__INTC_MASK EQU 0x02
SW2_Interrupt__INTC_NUMBER EQU 1
SW2_Interrupt__INTC_PRIOR_MASK EQU 0xC000
SW2_Interrupt__INTC_PRIOR_NUM EQU 2
SW2_Interrupt__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
SW2_Interrupt__INTC_SET_EN_REG EQU CYREG_CM0_ISER
SW2_Interrupt__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; SPIM
SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL1
SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL1
SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL1
SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL1
SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK1
SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK1
SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK1
SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK1
SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
SPIM_BSPIM_BitCounter__CONTROL_REG EQU CYREG_UDB_W8_CTL1
SPIM_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST1
SPIM_BSPIM_BitCounter__COUNT_REG EQU CYREG_UDB_W8_CTL1
SPIM_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST1
SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
SPIM_BSPIM_BitCounter__PERIOD_REG EQU CYREG_UDB_W8_MSK1
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST1
SPIM_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_UDB_W8_MSK1
SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST1
SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST1
SPIM_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_UDB_W8_ST1
SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST2
SPIM_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_RxStsReg__4__POS EQU 4
SPIM_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_BSPIM_RxStsReg__5__POS EQU 5
SPIM_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_BSPIM_RxStsReg__6__POS EQU 6
SPIM_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_BSPIM_RxStsReg__MASK_REG EQU CYREG_UDB_W8_MSK2
SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
SPIM_BSPIM_RxStsReg__STATUS_REG EQU CYREG_UDB_W8_ST2
SPIM_BSPIM_sR16_Dp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A00
SPIM_BSPIM_sR16_Dp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A10
SPIM_BSPIM_sR16_Dp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D00
SPIM_BSPIM_sR16_Dp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D10
SPIM_BSPIM_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
SPIM_BSPIM_sR16_Dp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F00
SPIM_BSPIM_sR16_Dp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F10
SPIM_BSPIM_sR16_Dp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0
SPIM_BSPIM_sR16_Dp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1
SPIM_BSPIM_sR16_Dp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0
SPIM_BSPIM_sR16_Dp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1
SPIM_BSPIM_sR16_Dp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL
SPIM_BSPIM_sR16_Dp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0
SPIM_BSPIM_sR16_Dp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1
SPIM_BSPIM_sR16_Dp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A0
SPIM_BSPIM_sR16_Dp_u0__A0_REG EQU CYREG_UDB_W8_A00
SPIM_BSPIM_sR16_Dp_u0__A1_REG EQU CYREG_UDB_W8_A10
SPIM_BSPIM_sR16_Dp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D0
SPIM_BSPIM_sR16_Dp_u0__D0_REG EQU CYREG_UDB_W8_D00
SPIM_BSPIM_sR16_Dp_u0__D1_REG EQU CYREG_UDB_W8_D10
SPIM_BSPIM_sR16_Dp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
SPIM_BSPIM_sR16_Dp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F0
SPIM_BSPIM_sR16_Dp_u0__F0_REG EQU CYREG_UDB_W8_F00
SPIM_BSPIM_sR16_Dp_u0__F1_REG EQU CYREG_UDB_W8_F10
SPIM_BSPIM_sR16_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
SPIM_BSPIM_sR16_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
SPIM_BSPIM_sR16_Dp_u1__16BIT_A0_REG EQU CYREG_UDB_W16_A01
SPIM_BSPIM_sR16_Dp_u1__16BIT_A1_REG EQU CYREG_UDB_W16_A11
SPIM_BSPIM_sR16_Dp_u1__16BIT_D0_REG EQU CYREG_UDB_W16_D01
SPIM_BSPIM_sR16_Dp_u1__16BIT_D1_REG EQU CYREG_UDB_W16_D11
SPIM_BSPIM_sR16_Dp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
SPIM_BSPIM_sR16_Dp_u1__16BIT_F0_REG EQU CYREG_UDB_W16_F01
SPIM_BSPIM_sR16_Dp_u1__16BIT_F1_REG EQU CYREG_UDB_W16_F11
SPIM_BSPIM_sR16_Dp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A1
SPIM_BSPIM_sR16_Dp_u1__A0_REG EQU CYREG_UDB_W8_A01
SPIM_BSPIM_sR16_Dp_u1__A1_REG EQU CYREG_UDB_W8_A11
SPIM_BSPIM_sR16_Dp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D1
SPIM_BSPIM_sR16_Dp_u1__D0_REG EQU CYREG_UDB_W8_D01
SPIM_BSPIM_sR16_Dp_u1__D1_REG EQU CYREG_UDB_W8_D11
SPIM_BSPIM_sR16_Dp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
SPIM_BSPIM_sR16_Dp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F1
SPIM_BSPIM_sR16_Dp_u1__F0_REG EQU CYREG_UDB_W8_F01
SPIM_BSPIM_sR16_Dp_u1__F1_REG EQU CYREG_UDB_W8_F11
SPIM_BSPIM_sR16_Dp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
SPIM_BSPIM_sR16_Dp_u1__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
SPIM_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_BSPIM_TxStsReg__0__POS EQU 0
SPIM_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_BSPIM_TxStsReg__1__POS EQU 1
SPIM_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_BSPIM_TxStsReg__2__POS EQU 2
SPIM_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_BSPIM_TxStsReg__3__POS EQU 3
SPIM_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_TxStsReg__4__POS EQU 4
SPIM_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_BSPIM_TxStsReg__MASK_REG EQU CYREG_UDB_W8_MSK3
SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
SPIM_BSPIM_TxStsReg__STATUS_REG EQU CYREG_UDB_W8_ST3
SPIM_IntClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL12
SPIM_IntClock__DIV_ID EQU 0x00000042
SPIM_IntClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
SPIM_IntClock__PA_DIV_ID EQU 0x000000FF

; BLE_1
BLE_1_bless_isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
BLE_1_bless_isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
BLE_1_bless_isr__INTC_MASK EQU 0x1000
BLE_1_bless_isr__INTC_NUMBER EQU 12
BLE_1_bless_isr__INTC_PRIOR_MASK EQU 0xC0
BLE_1_bless_isr__INTC_PRIOR_NUM EQU 2
BLE_1_bless_isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
BLE_1_bless_isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
BLE_1_bless_isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
BLE_1_cy_m0s8_ble__ADC_BUMP1 EQU CYREG_BLE_BLERD_ADC_BUMP1
BLE_1_cy_m0s8_ble__ADC_BUMP2 EQU CYREG_BLE_BLERD_ADC_BUMP2
BLE_1_cy_m0s8_ble__ADV_CH_TX_POWER EQU CYREG_BLE_BLELL_ADV_CH_TX_POWER
BLE_1_cy_m0s8_ble__ADV_CONFIG EQU CYREG_BLE_BLELL_ADV_CONFIG
BLE_1_cy_m0s8_ble__ADV_INTERVAL_TIMEOUT EQU CYREG_BLE_BLELL_ADV_INTERVAL_TIMEOUT
BLE_1_cy_m0s8_ble__ADV_INTR EQU CYREG_BLE_BLELL_ADV_INTR
BLE_1_cy_m0s8_ble__ADV_NEXT_INSTANT EQU CYREG_BLE_BLELL_ADV_NEXT_INSTANT
BLE_1_cy_m0s8_ble__ADV_PARAMS EQU CYREG_BLE_BLELL_ADV_PARAMS
BLE_1_cy_m0s8_ble__ADV_SCN_RSP_TX_FIFO EQU CYREG_BLE_BLELL_ADV_SCN_RSP_TX_FIFO
BLE_1_cy_m0s8_ble__ADV_TX_DATA_FIFO EQU CYREG_BLE_BLELL_ADV_TX_DATA_FIFO
BLE_1_cy_m0s8_ble__AGC EQU CYREG_BLE_BLERD_AGC
BLE_1_cy_m0s8_ble__AGC_GAIN_COMP_1 EQU CYREG_BLE_BLERD_AGC_GAIN_COMP_1
BLE_1_cy_m0s8_ble__AGC_GAIN_COMP_2 EQU CYREG_BLE_BLERD_AGC_GAIN_COMP_2
BLE_1_cy_m0s8_ble__BALUN EQU CYREG_BLE_BLERD_BALUN
BLE_1_cy_m0s8_ble__BB_BUMP1 EQU CYREG_BLE_BLERD_BB_BUMP1
BLE_1_cy_m0s8_ble__BB_BUMP2 EQU CYREG_BLE_BLERD_BB_BUMP2
BLE_1_cy_m0s8_ble__BB_XO EQU CYREG_BLE_BLERD_BB_XO
BLE_1_cy_m0s8_ble__BB_XO_CAPTRIM EQU CYREG_BLE_BLERD_BB_XO_CAPTRIM
BLE_1_cy_m0s8_ble__CE_CNFG_STS_REGISTER EQU CYREG_BLE_BLELL_CE_CNFG_STS_REGISTER
BLE_1_cy_m0s8_ble__CE_LENGTH EQU CYREG_BLE_BLELL_CE_LENGTH
BLE_1_cy_m0s8_ble__CFG_1_FCAL EQU CYREG_BLE_BLERD_CFG_1_FCAL
BLE_1_cy_m0s8_ble__CFG_2_FCAL EQU CYREG_BLE_BLERD_CFG_2_FCAL
BLE_1_cy_m0s8_ble__CFG_3_FCAL EQU CYREG_BLE_BLERD_CFG_3_FCAL
BLE_1_cy_m0s8_ble__CFG_4_FCAL EQU CYREG_BLE_BLERD_CFG_4_FCAL
BLE_1_cy_m0s8_ble__CFG_5_FCAL EQU CYREG_BLE_BLERD_CFG_5_FCAL
BLE_1_cy_m0s8_ble__CFG_6_FCAL EQU CYREG_BLE_BLERD_CFG_6_FCAL
BLE_1_cy_m0s8_ble__CFG1 EQU CYREG_BLE_BLERD_CFG1
BLE_1_cy_m0s8_ble__CFG2 EQU CYREG_BLE_BLERD_CFG2
BLE_1_cy_m0s8_ble__CFGCTRL EQU CYREG_BLE_BLERD_CFGCTRL
BLE_1_cy_m0s8_ble__CLOCK_CONFIG EQU CYREG_BLE_BLELL_CLOCK_CONFIG
BLE_1_cy_m0s8_ble__COMMAND_REGISTER EQU CYREG_BLE_BLELL_COMMAND_REGISTER
BLE_1_cy_m0s8_ble__CONN_CE_COUNTER EQU CYREG_BLE_BLELL_CONN_CE_COUNTER
BLE_1_cy_m0s8_ble__CONN_CE_INSTANT EQU CYREG_BLE_BLELL_CONN_CE_INSTANT
BLE_1_cy_m0s8_ble__CONN_CH_TX_POWER EQU CYREG_BLE_BLELL_CONN_CH_TX_POWER
BLE_1_cy_m0s8_ble__CONN_CONFIG EQU CYREG_BLE_BLELL_CONN_CONFIG
BLE_1_cy_m0s8_ble__CONN_INDEX EQU CYREG_BLE_BLELL_CONN_INDEX
BLE_1_cy_m0s8_ble__CONN_INTERVAL EQU CYREG_BLE_BLELL_CONN_INTERVAL
BLE_1_cy_m0s8_ble__CONN_INTR EQU CYREG_BLE_BLELL_CONN_INTR
BLE_1_cy_m0s8_ble__CONN_INTR_MASK EQU CYREG_BLE_BLELL_CONN_INTR_MASK
BLE_1_cy_m0s8_ble__CONN_PARAM1 EQU CYREG_BLE_BLELL_CONN_PARAM1
BLE_1_cy_m0s8_ble__CONN_PARAM2 EQU CYREG_BLE_BLELL_CONN_PARAM2
BLE_1_cy_m0s8_ble__CONN_REQ_WORD0 EQU CYREG_BLE_BLELL_CONN_REQ_WORD0
BLE_1_cy_m0s8_ble__CONN_REQ_WORD1 EQU CYREG_BLE_BLELL_CONN_REQ_WORD1
BLE_1_cy_m0s8_ble__CONN_REQ_WORD10 EQU CYREG_BLE_BLELL_CONN_REQ_WORD10
BLE_1_cy_m0s8_ble__CONN_REQ_WORD11 EQU CYREG_BLE_BLELL_CONN_REQ_WORD11
BLE_1_cy_m0s8_ble__CONN_REQ_WORD2 EQU CYREG_BLE_BLELL_CONN_REQ_WORD2
BLE_1_cy_m0s8_ble__CONN_REQ_WORD3 EQU CYREG_BLE_BLELL_CONN_REQ_WORD3
BLE_1_cy_m0s8_ble__CONN_REQ_WORD4 EQU CYREG_BLE_BLELL_CONN_REQ_WORD4
BLE_1_cy_m0s8_ble__CONN_REQ_WORD5 EQU CYREG_BLE_BLELL_CONN_REQ_WORD5
BLE_1_cy_m0s8_ble__CONN_REQ_WORD6 EQU CYREG_BLE_BLELL_CONN_REQ_WORD6
BLE_1_cy_m0s8_ble__CONN_REQ_WORD7 EQU CYREG_BLE_BLELL_CONN_REQ_WORD7
BLE_1_cy_m0s8_ble__CONN_REQ_WORD8 EQU CYREG_BLE_BLELL_CONN_REQ_WORD8
BLE_1_cy_m0s8_ble__CONN_REQ_WORD9 EQU CYREG_BLE_BLELL_CONN_REQ_WORD9
BLE_1_cy_m0s8_ble__CONN_RXMEM_BASE_ADDR EQU CYREG_BLE_BLELL_CONN_RXMEM_BASE_ADDR
BLE_1_cy_m0s8_ble__CONN_RXMEM_BASE_ADDR_DLE EQU CYREG_BLE_BLELL_CONN_RXMEM_BASE_ADDR_DLE
BLE_1_cy_m0s8_ble__CONN_STATUS EQU CYREG_BLE_BLELL_CONN_STATUS
BLE_1_cy_m0s8_ble__CONN_TXMEM_BASE_ADDR EQU CYREG_BLE_BLELL_CONN_TXMEM_BASE_ADDR
BLE_1_cy_m0s8_ble__CONN_TXMEM_BASE_ADDR_DLE EQU CYREG_BLE_BLELL_CONN_TXMEM_BASE_ADDR_DLE
BLE_1_cy_m0s8_ble__CONN_UPDATE_NEW_INTERVAL EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_INTERVAL
BLE_1_cy_m0s8_ble__CONN_UPDATE_NEW_LATENCY EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_LATENCY
BLE_1_cy_m0s8_ble__CONN_UPDATE_NEW_SL_INTERVAL EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_SL_INTERVAL
BLE_1_cy_m0s8_ble__CONN_UPDATE_NEW_SUP_TO EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_SUP_TO
BLE_1_cy_m0s8_ble__CTR1 EQU CYREG_BLE_BLERD_CTR1
BLE_1_cy_m0s8_ble__DATA_CHANNELS_H0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_H0
BLE_1_cy_m0s8_ble__DATA_CHANNELS_H1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_H1
BLE_1_cy_m0s8_ble__DATA_CHANNELS_L0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_L0
BLE_1_cy_m0s8_ble__DATA_CHANNELS_L1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_L1
BLE_1_cy_m0s8_ble__DATA_CHANNELS_M0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_M0
BLE_1_cy_m0s8_ble__DATA_CHANNELS_M1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_M1
BLE_1_cy_m0s8_ble__DATA_LIST_ACK_UPDATE__STATUS EQU CYREG_BLE_BLELL_DATA_LIST_ACK_UPDATE__STATUS
BLE_1_cy_m0s8_ble__DATA_LIST_SENT_UPDATE__STATUS EQU CYREG_BLE_BLELL_DATA_LIST_SENT_UPDATE__STATUS
BLE_1_cy_m0s8_ble__DATA_MEM_DESCRIPTOR0 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR0
BLE_1_cy_m0s8_ble__DATA_MEM_DESCRIPTOR1 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR1
BLE_1_cy_m0s8_ble__DATA_MEM_DESCRIPTOR2 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR2
BLE_1_cy_m0s8_ble__DATA_MEM_DESCRIPTOR3 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR3
BLE_1_cy_m0s8_ble__DATA_MEM_DESCRIPTOR4 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR4
BLE_1_cy_m0s8_ble__DATA0 EQU CYREG_BLE_BLELL_DATA0
BLE_1_cy_m0s8_ble__DATA1 EQU CYREG_BLE_BLELL_DATA1
BLE_1_cy_m0s8_ble__DATA10 EQU CYREG_BLE_BLELL_DATA10
BLE_1_cy_m0s8_ble__DATA11 EQU CYREG_BLE_BLELL_DATA11
BLE_1_cy_m0s8_ble__DATA12 EQU CYREG_BLE_BLELL_DATA12
BLE_1_cy_m0s8_ble__DATA13 EQU CYREG_BLE_BLELL_DATA13
BLE_1_cy_m0s8_ble__DATA2 EQU CYREG_BLE_BLELL_DATA2
BLE_1_cy_m0s8_ble__DATA3 EQU CYREG_BLE_BLELL_DATA3
BLE_1_cy_m0s8_ble__DATA4 EQU CYREG_BLE_BLELL_DATA4
BLE_1_cy_m0s8_ble__DATA5 EQU CYREG_BLE_BLELL_DATA5
BLE_1_cy_m0s8_ble__DATA6 EQU CYREG_BLE_BLELL_DATA6
BLE_1_cy_m0s8_ble__DATA7 EQU CYREG_BLE_BLELL_DATA7
BLE_1_cy_m0s8_ble__DATA8 EQU CYREG_BLE_BLELL_DATA8
BLE_1_cy_m0s8_ble__DATA9 EQU CYREG_BLE_BLELL_DATA9
BLE_1_cy_m0s8_ble__DBG_1 EQU CYREG_BLE_BLERD_DBG_1
BLE_1_cy_m0s8_ble__DBG_2 EQU CYREG_BLE_BLERD_DBG_2
BLE_1_cy_m0s8_ble__DBG_3 EQU CYREG_BLE_BLERD_DBG_3
BLE_1_cy_m0s8_ble__DBG_BB EQU CYREG_BLE_BLERD_DBG_BB
BLE_1_cy_m0s8_ble__DBUS EQU CYREG_BLE_BLERD_DBUS
BLE_1_cy_m0s8_ble__DC EQU CYREG_BLE_BLERD_DC
BLE_1_cy_m0s8_ble__DCCAL EQU CYREG_BLE_BLERD_DCCAL
BLE_1_cy_m0s8_ble__DEV_PA_ADDR_H EQU CYREG_BLE_BLELL_DEV_PA_ADDR_H
BLE_1_cy_m0s8_ble__DEV_PA_ADDR_L EQU CYREG_BLE_BLELL_DEV_PA_ADDR_L
BLE_1_cy_m0s8_ble__DEV_PA_ADDR_M EQU CYREG_BLE_BLELL_DEV_PA_ADDR_M
BLE_1_cy_m0s8_ble__DEV_PUB_ADDR_H EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_H
BLE_1_cy_m0s8_ble__DEV_PUB_ADDR_L EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_L
BLE_1_cy_m0s8_ble__DEV_PUB_ADDR_M EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_M
BLE_1_cy_m0s8_ble__DEVICE_RAND_ADDR_H EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_H
BLE_1_cy_m0s8_ble__DEVICE_RAND_ADDR_L EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_L
BLE_1_cy_m0s8_ble__DEVICE_RAND_ADDR_M EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_M
BLE_1_cy_m0s8_ble__DIAG1 EQU CYREG_BLE_BLERD_DIAG1
BLE_1_cy_m0s8_ble__DPLL_CONFIG EQU CYREG_BLE_BLELL_DPLL_CONFIG
BLE_1_cy_m0s8_ble__DSM1 EQU CYREG_BLE_BLERD_DSM1
BLE_1_cy_m0s8_ble__DSM2 EQU CYREG_BLE_BLERD_DSM2
BLE_1_cy_m0s8_ble__DSM3 EQU CYREG_BLE_BLERD_DSM3
BLE_1_cy_m0s8_ble__DSM4 EQU CYREG_BLE_BLERD_DSM4
BLE_1_cy_m0s8_ble__DSM5 EQU CYREG_BLE_BLERD_DSM5
BLE_1_cy_m0s8_ble__DSM6 EQU CYREG_BLE_BLERD_DSM6
BLE_1_cy_m0s8_ble__DTM_RX_PKT_COUNT EQU CYREG_BLE_BLELL_DTM_RX_PKT_COUNT
BLE_1_cy_m0s8_ble__ENC_CONFIG EQU CYREG_BLE_BLELL_ENC_CONFIG
BLE_1_cy_m0s8_ble__ENC_INTR EQU CYREG_BLE_BLELL_ENC_INTR
BLE_1_cy_m0s8_ble__ENC_INTR_EN EQU CYREG_BLE_BLELL_ENC_INTR_EN
BLE_1_cy_m0s8_ble__ENC_KEY0 EQU CYREG_BLE_BLELL_ENC_KEY0
BLE_1_cy_m0s8_ble__ENC_KEY1 EQU CYREG_BLE_BLELL_ENC_KEY1
BLE_1_cy_m0s8_ble__ENC_KEY2 EQU CYREG_BLE_BLELL_ENC_KEY2
BLE_1_cy_m0s8_ble__ENC_KEY3 EQU CYREG_BLE_BLELL_ENC_KEY3
BLE_1_cy_m0s8_ble__ENC_KEY4 EQU CYREG_BLE_BLELL_ENC_KEY4
BLE_1_cy_m0s8_ble__ENC_KEY5 EQU CYREG_BLE_BLELL_ENC_KEY5
BLE_1_cy_m0s8_ble__ENC_KEY6 EQU CYREG_BLE_BLELL_ENC_KEY6
BLE_1_cy_m0s8_ble__ENC_KEY7 EQU CYREG_BLE_BLELL_ENC_KEY7
BLE_1_cy_m0s8_ble__ENC_MEM_BASE_ADDR EQU CYREG_BLE_BLELL_ENC_MEM_BASE_ADDR
BLE_1_cy_m0s8_ble__ENC_PARAMS EQU CYREG_BLE_BLELL_ENC_PARAMS
BLE_1_cy_m0s8_ble__EVENT_ENABLE EQU CYREG_BLE_BLELL_EVENT_ENABLE
BLE_1_cy_m0s8_ble__EVENT_INTR EQU CYREG_BLE_BLELL_EVENT_INTR
BLE_1_cy_m0s8_ble__FCAL_TEST EQU CYREG_BLE_BLERD_FCAL_TEST
BLE_1_cy_m0s8_ble__FPD_TEST EQU CYREG_BLE_BLERD_FPD_TEST
BLE_1_cy_m0s8_ble__FSM EQU CYREG_BLE_BLERD_FSM
BLE_1_cy_m0s8_ble__IM EQU CYREG_BLE_BLERD_IM
BLE_1_cy_m0s8_ble__INIT_CONFIG EQU CYREG_BLE_BLELL_INIT_CONFIG
BLE_1_cy_m0s8_ble__INIT_INTERVAL EQU CYREG_BLE_BLELL_INIT_INTERVAL
BLE_1_cy_m0s8_ble__INIT_INTR EQU CYREG_BLE_BLELL_INIT_INTR
BLE_1_cy_m0s8_ble__INIT_NEXT_INSTANT EQU CYREG_BLE_BLELL_INIT_NEXT_INSTANT
BLE_1_cy_m0s8_ble__INIT_PARAM EQU CYREG_BLE_BLELL_INIT_PARAM
BLE_1_cy_m0s8_ble__INIT_SCN_ADV_RX_FIFO EQU CYREG_BLE_BLELL_INIT_SCN_ADV_RX_FIFO
BLE_1_cy_m0s8_ble__INIT_WINDOW EQU CYREG_BLE_BLELL_INIT_WINDOW
BLE_1_cy_m0s8_ble__IQMIS EQU CYREG_BLE_BLERD_IQMIS
BLE_1_cy_m0s8_ble__IV_MASTER0 EQU CYREG_BLE_BLELL_IV_MASTER0
BLE_1_cy_m0s8_ble__IV_MASTER1 EQU CYREG_BLE_BLELL_IV_MASTER1
BLE_1_cy_m0s8_ble__IV_SLAVE0 EQU CYREG_BLE_BLELL_IV_SLAVE0
BLE_1_cy_m0s8_ble__IV_SLAVE1 EQU CYREG_BLE_BLELL_IV_SLAVE1
BLE_1_cy_m0s8_ble__KVCAL EQU CYREG_BLE_BLERD_KVCAL
BLE_1_cy_m0s8_ble__LDO EQU CYREG_BLE_BLERD_LDO
BLE_1_cy_m0s8_ble__LDO_BYPASS EQU CYREG_BLE_BLERD_LDO_BYPASS
BLE_1_cy_m0s8_ble__LE_PING_TIMER_ADDR EQU CYREG_BLE_BLELL_LE_PING_TIMER_ADDR
BLE_1_cy_m0s8_ble__LE_PING_TIMER_NEXT_EXP EQU CYREG_BLE_BLELL_LE_PING_TIMER_NEXT_EXP
BLE_1_cy_m0s8_ble__LE_PING_TIMER_OFFSET EQU CYREG_BLE_BLELL_LE_PING_TIMER_OFFSET
BLE_1_cy_m0s8_ble__LE_PING_TIMER_WRAP_COUNT EQU CYREG_BLE_BLELL_LE_PING_TIMER_WRAP_COUNT
BLE_1_cy_m0s8_ble__LE_RF_TEST_MODE EQU CYREG_BLE_BLELL_LE_RF_TEST_MODE
BLE_1_cy_m0s8_ble__LE_RF_TEST_MODE_EXT EQU CYREG_BLE_BLELL_LE_RF_TEST_MODE_EXT
BLE_1_cy_m0s8_ble__LF_CLK_CTRL EQU CYREG_BLE_BLESS_LF_CLK_CTRL
BLE_1_cy_m0s8_ble__LL_CLK_EN EQU CYREG_BLE_BLESS_LL_CLK_EN
BLE_1_cy_m0s8_ble__LL_CONTROL EQU CYREG_BLE_BLELL_LL_CONTROL
BLE_1_cy_m0s8_ble__LL_DSM_CTRL EQU CYREG_BLE_BLESS_LL_DSM_CTRL
BLE_1_cy_m0s8_ble__LL_DSM_INTR_STAT EQU CYREG_BLE_BLESS_LL_DSM_INTR_STAT
BLE_1_cy_m0s8_ble__LLH_FEATURE_CONFIG EQU CYREG_BLE_BLELL_LLH_FEATURE_CONFIG
BLE_1_cy_m0s8_ble__MIC_IN0 EQU CYREG_BLE_BLELL_MIC_IN0
BLE_1_cy_m0s8_ble__MIC_IN1 EQU CYREG_BLE_BLELL_MIC_IN1
BLE_1_cy_m0s8_ble__MIC_OUT0 EQU CYREG_BLE_BLELL_MIC_OUT0
BLE_1_cy_m0s8_ble__MIC_OUT1 EQU CYREG_BLE_BLELL_MIC_OUT1
BLE_1_cy_m0s8_ble__MODEM EQU CYREG_BLE_BLERD_MODEM
BLE_1_cy_m0s8_ble__MONI EQU CYREG_BLE_BLERD_MONI
BLE_1_cy_m0s8_ble__NEXT_CE_INSTANT EQU CYREG_BLE_BLELL_NEXT_CE_INSTANT
BLE_1_cy_m0s8_ble__NEXT_RESP_TIMER_EXP EQU CYREG_BLE_BLELL_NEXT_RESP_TIMER_EXP
BLE_1_cy_m0s8_ble__NEXT_SUP_TO EQU CYREG_BLE_BLELL_NEXT_SUP_TO
BLE_1_cy_m0s8_ble__OFFSET_TO_FIRST_INSTANT EQU CYREG_BLE_BLELL_OFFSET_TO_FIRST_INSTANT
BLE_1_cy_m0s8_ble__PA_RSSI_NEW EQU CYREG_BLE_BLERD_PA_RSSI_NEW
BLE_1_cy_m0s8_ble__PACKET_COUNTER0 EQU CYREG_BLE_BLELL_PACKET_COUNTER0
BLE_1_cy_m0s8_ble__PACKET_COUNTER1 EQU CYREG_BLE_BLELL_PACKET_COUNTER1
BLE_1_cy_m0s8_ble__PACKET_COUNTER2 EQU CYREG_BLE_BLELL_PACKET_COUNTER2
BLE_1_cy_m0s8_ble__PDU_ACCESS_ADDR_H_REGISTER EQU CYREG_BLE_BLELL_PDU_ACCESS_ADDR_H_REGISTER
BLE_1_cy_m0s8_ble__PDU_ACCESS_ADDR_L_REGISTER EQU CYREG_BLE_BLELL_PDU_ACCESS_ADDR_L_REGISTER
BLE_1_cy_m0s8_ble__PDU_RESP_TIMER EQU CYREG_BLE_BLELL_PDU_RESP_TIMER
BLE_1_cy_m0s8_ble__PEER_ADDR_H EQU CYREG_BLE_BLELL_PEER_ADDR_H
BLE_1_cy_m0s8_ble__PEER_ADDR_L EQU CYREG_BLE_BLELL_PEER_ADDR_L
BLE_1_cy_m0s8_ble__PEER_ADDR_M EQU CYREG_BLE_BLELL_PEER_ADDR_M
BLE_1_cy_m0s8_ble__POC_REG__TIM_CONTROL EQU CYREG_BLE_BLELL_POC_REG__TIM_CONTROL
BLE_1_cy_m0s8_ble__RCCAL EQU CYREG_BLE_BLERD_RCCAL
BLE_1_cy_m0s8_ble__READ_IQ_1 EQU CYREG_BLE_BLERD_READ_IQ_1
BLE_1_cy_m0s8_ble__READ_IQ_2 EQU CYREG_BLE_BLERD_READ_IQ_2
BLE_1_cy_m0s8_ble__READ_IQ_3 EQU CYREG_BLE_BLERD_READ_IQ_3
BLE_1_cy_m0s8_ble__READ_IQ_4 EQU CYREG_BLE_BLERD_READ_IQ_4
BLE_1_cy_m0s8_ble__RECEIVE_TRIG_CTRL EQU CYREG_BLE_BLELL_RECEIVE_TRIG_CTRL
BLE_1_cy_m0s8_ble__RF_CONFIG EQU CYREG_BLE_BLESS_RF_CONFIG
BLE_1_cy_m0s8_ble__RMAP EQU CYREG_BLE_BLERD_RMAP
BLE_1_cy_m0s8_ble__RSLV_LIST_ENABLE0 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE0
BLE_1_cy_m0s8_ble__RSLV_LIST_ENABLE1 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE1
BLE_1_cy_m0s8_ble__RSLV_LIST_ENABLE2 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE2
BLE_1_cy_m0s8_ble__RSLV_LIST_ENABLE3 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE3
BLE_1_cy_m0s8_ble__RSLV_LIST_ENABLE4 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE4
BLE_1_cy_m0s8_ble__RSLV_LIST_ENABLE5 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE5
BLE_1_cy_m0s8_ble__RSLV_LIST_ENABLE6 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE6
BLE_1_cy_m0s8_ble__RSLV_LIST_ENABLE7 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE7
BLE_1_cy_m0s8_ble__RSLV_LIST_PEER_IDNTT_BASE_ADDR EQU CYREG_BLE_BLELL_RSLV_LIST_PEER_IDNTT_BASE_ADDR
BLE_1_cy_m0s8_ble__RSLV_LIST_PEER_RPA_BASE_ADDR EQU CYREG_BLE_BLELL_RSLV_LIST_PEER_RPA_BASE_ADDR
BLE_1_cy_m0s8_ble__RSLV_LIST_RCVD_INIT_RPA_BASE_ADDR EQU CYREG_BLE_BLELL_RSLV_LIST_RCVD_INIT_RPA_BASE_ADDR
BLE_1_cy_m0s8_ble__RSLV_LIST_TX_INIT_RPA_BASE_ADDR EQU CYREG_BLE_BLELL_RSLV_LIST_TX_INIT_RPA_BASE_ADDR
BLE_1_cy_m0s8_ble__RSSI EQU CYREG_BLE_BLERD_RSSI
BLE_1_cy_m0s8_ble__RX EQU CYREG_BLE_BLERD_RX
BLE_1_cy_m0s8_ble__RX_BUMP1 EQU CYREG_BLE_BLERD_RX_BUMP1
BLE_1_cy_m0s8_ble__RX_BUMP2 EQU CYREG_BLE_BLERD_RX_BUMP2
BLE_1_cy_m0s8_ble__SCAN_CONFIG EQU CYREG_BLE_BLELL_SCAN_CONFIG
BLE_1_cy_m0s8_ble__SCAN_INTERVAL EQU CYREG_BLE_BLELL_SCAN_INTERVAL
BLE_1_cy_m0s8_ble__SCAN_INTR EQU CYREG_BLE_BLELL_SCAN_INTR
BLE_1_cy_m0s8_ble__SCAN_NEXT_INSTANT EQU CYREG_BLE_BLELL_SCAN_NEXT_INSTANT
BLE_1_cy_m0s8_ble__SCAN_PARAM EQU CYREG_BLE_BLELL_SCAN_PARAM
BLE_1_cy_m0s8_ble__SCAN_WINDOW EQU CYREG_BLE_BLELL_SCAN_WINDOW
BLE_1_cy_m0s8_ble__SL_CONN_INTERVAL EQU CYREG_BLE_BLELL_SL_CONN_INTERVAL
BLE_1_cy_m0s8_ble__SLAVE_LATENCY EQU CYREG_BLE_BLELL_SLAVE_LATENCY
BLE_1_cy_m0s8_ble__SLAVE_TIMING_CONTROL EQU CYREG_BLE_BLELL_SLAVE_TIMING_CONTROL
BLE_1_cy_m0s8_ble__SLV_WIN_ADJ EQU CYREG_BLE_BLELL_SLV_WIN_ADJ
BLE_1_cy_m0s8_ble__SUP_TIMEOUT EQU CYREG_BLE_BLELL_SUP_TIMEOUT
BLE_1_cy_m0s8_ble__SY EQU CYREG_BLE_BLERD_SY
BLE_1_cy_m0s8_ble__SY_BUMP1 EQU CYREG_BLE_BLERD_SY_BUMP1
BLE_1_cy_m0s8_ble__SY_BUMP2 EQU CYREG_BLE_BLERD_SY_BUMP2
BLE_1_cy_m0s8_ble__TEST EQU CYREG_BLE_BLERD_TEST
BLE_1_cy_m0s8_ble__TEST2_SY EQU CYREG_BLE_BLERD_TEST2_SY
BLE_1_cy_m0s8_ble__THRSHD1 EQU CYREG_BLE_BLERD_THRSHD1
BLE_1_cy_m0s8_ble__THRSHD2 EQU CYREG_BLE_BLERD_THRSHD2
BLE_1_cy_m0s8_ble__THRSHD3 EQU CYREG_BLE_BLERD_THRSHD3
BLE_1_cy_m0s8_ble__THRSHD4 EQU CYREG_BLE_BLERD_THRSHD4
BLE_1_cy_m0s8_ble__THRSHD5 EQU CYREG_BLE_BLERD_THRSHD5
BLE_1_cy_m0s8_ble__TIM_COUNTER_L EQU CYREG_BLE_BLELL_TIM_COUNTER_L
BLE_1_cy_m0s8_ble__TRANSMIT_WINDOW_OFFSET EQU CYREG_BLE_BLELL_TRANSMIT_WINDOW_OFFSET
BLE_1_cy_m0s8_ble__TRANSMIT_WINDOW_SIZE EQU CYREG_BLE_BLELL_TRANSMIT_WINDOW_SIZE
BLE_1_cy_m0s8_ble__TX EQU CYREG_BLE_BLERD_TX
BLE_1_cy_m0s8_ble__TX_BUMP1 EQU CYREG_BLE_BLERD_TX_BUMP1
BLE_1_cy_m0s8_ble__TX_BUMP2 EQU CYREG_BLE_BLERD_TX_BUMP2
BLE_1_cy_m0s8_ble__TX_EN_EXT_DELAY EQU CYREG_BLE_BLELL_TX_EN_EXT_DELAY
BLE_1_cy_m0s8_ble__TX_RX_ON_DELAY EQU CYREG_BLE_BLELL_TX_RX_ON_DELAY
BLE_1_cy_m0s8_ble__TX_RX_SYNTH_DELAY EQU CYREG_BLE_BLELL_TX_RX_SYNTH_DELAY
BLE_1_cy_m0s8_ble__TXRX_HOP EQU CYREG_BLE_BLELL_TXRX_HOP
BLE_1_cy_m0s8_ble__WAKEUP_CONFIG EQU CYREG_BLE_BLELL_WAKEUP_CONFIG
BLE_1_cy_m0s8_ble__WAKEUP_CONTROL EQU CYREG_BLE_BLELL_WAKEUP_CONTROL
BLE_1_cy_m0s8_ble__WCO_CONFIG EQU CYREG_BLE_BLESS_WCO_CONFIG
BLE_1_cy_m0s8_ble__WCO_STATUS EQU CYREG_BLE_BLESS_WCO_STATUS
BLE_1_cy_m0s8_ble__WCO_TRIM EQU CYREG_BLE_BLESS_WCO_TRIM
BLE_1_cy_m0s8_ble__WHITELIST_BASE_ADDR EQU CYREG_BLE_BLELL_WHITELIST_BASE_ADDR
BLE_1_cy_m0s8_ble__WIN_MIN_STEP_SIZE EQU CYREG_BLE_BLELL_WIN_MIN_STEP_SIZE
BLE_1_cy_m0s8_ble__WINDOW_WIDEN_INTVL EQU CYREG_BLE_BLELL_WINDOW_WIDEN_INTVL
BLE_1_cy_m0s8_ble__WINDOW_WIDEN_WINOFF EQU CYREG_BLE_BLELL_WINDOW_WIDEN_WINOFF
BLE_1_cy_m0s8_ble__WL_ADDR_TYPE EQU CYREG_BLE_BLELL_WL_ADDR_TYPE
BLE_1_cy_m0s8_ble__WL_ENABLE EQU CYREG_BLE_BLELL_WL_ENABLE
BLE_1_cy_m0s8_ble__XTAL_CLK_DIV_CONFIG EQU CYREG_BLE_BLESS_XTAL_CLK_DIV_CONFIG

; LED_D
LED_D__0__DR EQU CYREG_GPIO_PRT0_DR
LED_D__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED_D__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED_D__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED_D__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED_D__0__HSIOM_MASK EQU 0x0000000F
LED_D__0__HSIOM_SHIFT EQU 0
LED_D__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED_D__0__INTR EQU CYREG_GPIO_PRT0_INTR
LED_D__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED_D__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED_D__0__MASK EQU 0x01
LED_D__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_D__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_D__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_D__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_D__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_D__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_D__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_D__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_D__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_D__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_D__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_D__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_D__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_D__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_D__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_D__0__PC EQU CYREG_GPIO_PRT0_PC
LED_D__0__PC2 EQU CYREG_GPIO_PRT0_PC2
LED_D__0__PORT EQU 0
LED_D__0__PS EQU CYREG_GPIO_PRT0_PS
LED_D__0__SHIFT EQU 0
LED_D__1__DR EQU CYREG_GPIO_PRT0_DR
LED_D__1__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED_D__1__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED_D__1__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED_D__1__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED_D__1__HSIOM_MASK EQU 0x000000F0
LED_D__1__HSIOM_SHIFT EQU 4
LED_D__1__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED_D__1__INTR EQU CYREG_GPIO_PRT0_INTR
LED_D__1__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED_D__1__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED_D__1__MASK EQU 0x02
LED_D__1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_D__1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_D__1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_D__1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_D__1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_D__1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_D__1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_D__1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_D__1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_D__1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_D__1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_D__1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_D__1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_D__1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_D__1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_D__1__PC EQU CYREG_GPIO_PRT0_PC
LED_D__1__PC2 EQU CYREG_GPIO_PRT0_PC2
LED_D__1__PORT EQU 0
LED_D__1__PS EQU CYREG_GPIO_PRT0_PS
LED_D__1__SHIFT EQU 1
LED_D__2__DR EQU CYREG_GPIO_PRT0_DR
LED_D__2__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED_D__2__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED_D__2__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED_D__2__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED_D__2__HSIOM_MASK EQU 0x00000F00
LED_D__2__HSIOM_SHIFT EQU 8
LED_D__2__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED_D__2__INTR EQU CYREG_GPIO_PRT0_INTR
LED_D__2__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED_D__2__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED_D__2__MASK EQU 0x04
LED_D__2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_D__2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_D__2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_D__2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_D__2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_D__2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_D__2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_D__2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_D__2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_D__2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_D__2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_D__2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_D__2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_D__2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_D__2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_D__2__PC EQU CYREG_GPIO_PRT0_PC
LED_D__2__PC2 EQU CYREG_GPIO_PRT0_PC2
LED_D__2__PORT EQU 0
LED_D__2__PS EQU CYREG_GPIO_PRT0_PS
LED_D__2__SHIFT EQU 2
LED_D__3__DR EQU CYREG_GPIO_PRT0_DR
LED_D__3__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED_D__3__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED_D__3__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED_D__3__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED_D__3__HSIOM_MASK EQU 0x0000F000
LED_D__3__HSIOM_SHIFT EQU 12
LED_D__3__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED_D__3__INTR EQU CYREG_GPIO_PRT0_INTR
LED_D__3__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED_D__3__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED_D__3__MASK EQU 0x08
LED_D__3__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_D__3__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_D__3__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_D__3__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_D__3__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_D__3__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_D__3__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_D__3__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_D__3__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_D__3__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_D__3__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_D__3__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_D__3__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_D__3__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_D__3__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_D__3__PC EQU CYREG_GPIO_PRT0_PC
LED_D__3__PC2 EQU CYREG_GPIO_PRT0_PC2
LED_D__3__PORT EQU 0
LED_D__3__PS EQU CYREG_GPIO_PRT0_PS
LED_D__3__SHIFT EQU 3
LED_D__DR EQU CYREG_GPIO_PRT0_DR
LED_D__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED_D__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED_D__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED_D__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED_D__INTR EQU CYREG_GPIO_PRT0_INTR
LED_D__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED_D__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED_D__MASK EQU 0x0F
LED_D__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_D__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_D__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_D__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_D__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_D__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_D__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_D__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_D__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_D__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_D__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_D__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_D__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_D__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_D__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_D__PC EQU CYREG_GPIO_PRT0_PC
LED_D__PC2 EQU CYREG_GPIO_PRT0_PC2
LED_D__PORT EQU 0
LED_D__PS EQU CYREG_GPIO_PRT0_PS
LED_D__SHIFT EQU 0

; Pin_A0
Pin_A0__0__DR EQU CYREG_GPIO_PRT3_DR
Pin_A0__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_A0__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_A0__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_A0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_A0__0__HSIOM_MASK EQU 0x0000000F
Pin_A0__0__HSIOM_SHIFT EQU 0
Pin_A0__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_A0__0__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_A0__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_A0__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_A0__0__MASK EQU 0x01
Pin_A0__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_A0__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_A0__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_A0__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_A0__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_A0__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_A0__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_A0__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_A0__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_A0__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_A0__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_A0__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_A0__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_A0__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_A0__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_A0__0__PC EQU CYREG_GPIO_PRT3_PC
Pin_A0__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_A0__0__PORT EQU 3
Pin_A0__0__PS EQU CYREG_GPIO_PRT3_PS
Pin_A0__0__SHIFT EQU 0
Pin_A0__DR EQU CYREG_GPIO_PRT3_DR
Pin_A0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_A0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_A0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_A0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_A0__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_A0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_A0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_A0__MASK EQU 0x01
Pin_A0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_A0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_A0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_A0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_A0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_A0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_A0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_A0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_A0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_A0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_A0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_A0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_A0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_A0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_A0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_A0__PC EQU CYREG_GPIO_PRT3_PC
Pin_A0__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_A0__PORT EQU 3
Pin_A0__PS EQU CYREG_GPIO_PRT3_PS
Pin_A0__SHIFT EQU 0

; Clock_1
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL14
Clock_1__DIV_ID EQU 0x00000045
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL5
Clock_1__PA_DIV_ID EQU 0x000000FF

; CapSense
CapSense_Cmod__0__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Cmod__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Cmod__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Cmod__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Cmod__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_Cmod__0__HSIOM_MASK EQU 0x0000000F
CapSense_Cmod__0__HSIOM_SHIFT EQU 0
CapSense_Cmod__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__0__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__0__MASK EQU 0x01
CapSense_Cmod__0__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Cmod__0__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Cmod__0__PORT EQU 4
CapSense_Cmod__0__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Cmod__0__SHIFT EQU 0
CapSense_Cmod__Cmod__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Cmod__Cmod__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Cmod__Cmod__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Cmod__Cmod__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Cmod__Cmod__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__Cmod__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__Cmod__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__Cmod__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__Cmod__MASK EQU 0x01
CapSense_Cmod__Cmod__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Cmod__Cmod__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Cmod__Cmod__PORT EQU 4
CapSense_Cmod__Cmod__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Cmod__Cmod__SHIFT EQU 0
CapSense_Cmod__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Cmod__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Cmod__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Cmod__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Cmod__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__MASK EQU 0x01
CapSense_Cmod__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Cmod__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Cmod__PORT EQU 4
CapSense_Cmod__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Cmod__SHIFT EQU 0
CapSense_CSD__CSD_CONFIG EQU CYREG_CSD_CONFIG
CapSense_CSD__CSD_COUNTER EQU CYREG_CSD_COUNTER
CapSense_CSD__CSD_ID EQU CYREG_CSD_ID
CapSense_CSD__CSD_INTR EQU CYREG_CSD_INTR
CapSense_CSD__CSD_INTR_SET EQU CYREG_CSD_INTR_SET
CapSense_CSD__CSD_NUMBER EQU 0
CapSense_CSD__CSD_PWM EQU CYREG_CSD_PWM
CapSense_CSD__CSD_STATUS EQU CYREG_CSD_STATUS
CapSense_IDACMod_cy_psoc4_idac__CONTROL EQU CYREG_CSD_CONFIG
CapSense_IDACMod_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD_IDAC
CapSense_IDACMod_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 0
CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD_TRIM1
CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 0
CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD_TRIM2
CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 0
CapSense_IDACMod_cy_psoc4_idac__IDAC_NUMBER EQU 1
CapSense_IDACMod_cy_psoc4_idac__POLARITY EQU CYREG_CSD_CONFIG
CapSense_IDACMod_cy_psoc4_idac__POLARITY_SHIFT EQU 16
CapSense_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
CapSense_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
CapSense_ISR__INTC_MASK EQU 0x10000
CapSense_ISR__INTC_NUMBER EQU 16
CapSense_ISR__INTC_PRIOR_MASK EQU 0xC0
CapSense_ISR__INTC_PRIOR_NUM EQU 2
CapSense_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
CapSense_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
CapSense_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
CapSense_ModClk__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL5
CapSense_ModClk__DIV_ID EQU 0x00000040
CapSense_ModClk__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
CapSense_ModClk__PA_DIV_ID EQU 0x000000FF
CapSense_Sns__0__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_Sns__0__HSIOM_MASK EQU 0x000000F0
CapSense_Sns__0__HSIOM_SHIFT EQU 4
CapSense_Sns__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__0__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__0__MASK EQU 0x02
CapSense_Sns__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__0__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__0__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__0__PORT EQU 2
CapSense_Sns__0__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__0__SHIFT EQU 1
CapSense_Sns__1__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__1__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_Sns__1__HSIOM_MASK EQU 0x00000F00
CapSense_Sns__1__HSIOM_SHIFT EQU 8
CapSense_Sns__1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__1__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__1__MASK EQU 0x04
CapSense_Sns__1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__1__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__1__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__1__PORT EQU 2
CapSense_Sns__1__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__1__SHIFT EQU 2
CapSense_Sns__2__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__2__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_Sns__2__HSIOM_MASK EQU 0x0000F000
CapSense_Sns__2__HSIOM_SHIFT EQU 12
CapSense_Sns__2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__2__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__2__MASK EQU 0x08
CapSense_Sns__2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__2__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__2__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__2__PORT EQU 2
CapSense_Sns__2__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__2__SHIFT EQU 3
CapSense_Sns__3__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__3__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__3__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__3__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__3__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_Sns__3__HSIOM_MASK EQU 0x000F0000
CapSense_Sns__3__HSIOM_SHIFT EQU 16
CapSense_Sns__3__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__3__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__3__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__3__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__3__MASK EQU 0x10
CapSense_Sns__3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__3__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__3__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__3__PORT EQU 2
CapSense_Sns__3__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__3__SHIFT EQU 4
CapSense_Sns__4__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__4__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__4__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__4__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__4__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_Sns__4__HSIOM_MASK EQU 0x00F00000
CapSense_Sns__4__HSIOM_SHIFT EQU 20
CapSense_Sns__4__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__4__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__4__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__4__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__4__MASK EQU 0x20
CapSense_Sns__4__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__4__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__4__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__4__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__4__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__4__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__4__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__4__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__4__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__4__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__4__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__4__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__4__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__4__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__4__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__4__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__4__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__4__PORT EQU 2
CapSense_Sns__4__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__4__SHIFT EQU 5
CapSense_Sns__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__LinearSlider0_Sns0__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__LinearSlider0_Sns0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__LinearSlider0_Sns0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__LinearSlider0_Sns0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__LinearSlider0_Sns0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__LinearSlider0_Sns0__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__LinearSlider0_Sns0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__LinearSlider0_Sns0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__LinearSlider0_Sns0__MASK EQU 0x02
CapSense_Sns__LinearSlider0_Sns0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__LinearSlider0_Sns0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__LinearSlider0_Sns0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__LinearSlider0_Sns0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__LinearSlider0_Sns0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__LinearSlider0_Sns0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__LinearSlider0_Sns0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__LinearSlider0_Sns0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__LinearSlider0_Sns0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__LinearSlider0_Sns0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__LinearSlider0_Sns0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__LinearSlider0_Sns0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__LinearSlider0_Sns0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__LinearSlider0_Sns0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__LinearSlider0_Sns0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__LinearSlider0_Sns0__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__LinearSlider0_Sns0__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__LinearSlider0_Sns0__PORT EQU 2
CapSense_Sns__LinearSlider0_Sns0__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__LinearSlider0_Sns0__SHIFT EQU 1
CapSense_Sns__LinearSlider0_Sns1__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__LinearSlider0_Sns1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__LinearSlider0_Sns1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__LinearSlider0_Sns1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__LinearSlider0_Sns1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__LinearSlider0_Sns1__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__LinearSlider0_Sns1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__LinearSlider0_Sns1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__LinearSlider0_Sns1__MASK EQU 0x04
CapSense_Sns__LinearSlider0_Sns1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__LinearSlider0_Sns1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__LinearSlider0_Sns1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__LinearSlider0_Sns1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__LinearSlider0_Sns1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__LinearSlider0_Sns1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__LinearSlider0_Sns1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__LinearSlider0_Sns1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__LinearSlider0_Sns1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__LinearSlider0_Sns1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__LinearSlider0_Sns1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__LinearSlider0_Sns1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__LinearSlider0_Sns1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__LinearSlider0_Sns1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__LinearSlider0_Sns1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__LinearSlider0_Sns1__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__LinearSlider0_Sns1__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__LinearSlider0_Sns1__PORT EQU 2
CapSense_Sns__LinearSlider0_Sns1__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__LinearSlider0_Sns1__SHIFT EQU 2
CapSense_Sns__LinearSlider0_Sns2__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__LinearSlider0_Sns2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__LinearSlider0_Sns2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__LinearSlider0_Sns2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__LinearSlider0_Sns2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__LinearSlider0_Sns2__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__LinearSlider0_Sns2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__LinearSlider0_Sns2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__LinearSlider0_Sns2__MASK EQU 0x08
CapSense_Sns__LinearSlider0_Sns2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__LinearSlider0_Sns2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__LinearSlider0_Sns2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__LinearSlider0_Sns2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__LinearSlider0_Sns2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__LinearSlider0_Sns2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__LinearSlider0_Sns2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__LinearSlider0_Sns2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__LinearSlider0_Sns2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__LinearSlider0_Sns2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__LinearSlider0_Sns2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__LinearSlider0_Sns2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__LinearSlider0_Sns2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__LinearSlider0_Sns2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__LinearSlider0_Sns2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__LinearSlider0_Sns2__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__LinearSlider0_Sns2__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__LinearSlider0_Sns2__PORT EQU 2
CapSense_Sns__LinearSlider0_Sns2__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__LinearSlider0_Sns2__SHIFT EQU 3
CapSense_Sns__LinearSlider0_Sns3__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__LinearSlider0_Sns3__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__LinearSlider0_Sns3__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__LinearSlider0_Sns3__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__LinearSlider0_Sns3__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__LinearSlider0_Sns3__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__LinearSlider0_Sns3__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__LinearSlider0_Sns3__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__LinearSlider0_Sns3__MASK EQU 0x10
CapSense_Sns__LinearSlider0_Sns3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__LinearSlider0_Sns3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__LinearSlider0_Sns3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__LinearSlider0_Sns3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__LinearSlider0_Sns3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__LinearSlider0_Sns3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__LinearSlider0_Sns3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__LinearSlider0_Sns3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__LinearSlider0_Sns3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__LinearSlider0_Sns3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__LinearSlider0_Sns3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__LinearSlider0_Sns3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__LinearSlider0_Sns3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__LinearSlider0_Sns3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__LinearSlider0_Sns3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__LinearSlider0_Sns3__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__LinearSlider0_Sns3__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__LinearSlider0_Sns3__PORT EQU 2
CapSense_Sns__LinearSlider0_Sns3__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__LinearSlider0_Sns3__SHIFT EQU 4
CapSense_Sns__LinearSlider0_Sns4__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__LinearSlider0_Sns4__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__LinearSlider0_Sns4__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__LinearSlider0_Sns4__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__LinearSlider0_Sns4__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__LinearSlider0_Sns4__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__LinearSlider0_Sns4__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__LinearSlider0_Sns4__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__LinearSlider0_Sns4__MASK EQU 0x20
CapSense_Sns__LinearSlider0_Sns4__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__LinearSlider0_Sns4__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__LinearSlider0_Sns4__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__LinearSlider0_Sns4__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__LinearSlider0_Sns4__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__LinearSlider0_Sns4__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__LinearSlider0_Sns4__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__LinearSlider0_Sns4__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__LinearSlider0_Sns4__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__LinearSlider0_Sns4__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__LinearSlider0_Sns4__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__LinearSlider0_Sns4__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__LinearSlider0_Sns4__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__LinearSlider0_Sns4__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__LinearSlider0_Sns4__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__LinearSlider0_Sns4__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__LinearSlider0_Sns4__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__LinearSlider0_Sns4__PORT EQU 2
CapSense_Sns__LinearSlider0_Sns4__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__LinearSlider0_Sns4__SHIFT EQU 5
CapSense_Sns__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__PORT EQU 2
CapSense_Sns__PS EQU CYREG_GPIO_PRT2_PS
CapSense_SnsClk__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL4
CapSense_SnsClk__DIV_ID EQU 0x00000041
CapSense_SnsClk__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
CapSense_SnsClk__PA_DIV_ID EQU 0x000000FF

; UART_DEB
UART_DEB_rx__0__DR EQU CYREG_GPIO_PRT1_DR
UART_DEB_rx__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_DEB_rx__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_DEB_rx__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_DEB_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
UART_DEB_rx__0__HSIOM_GPIO EQU 0
UART_DEB_rx__0__HSIOM_I2C EQU 14
UART_DEB_rx__0__HSIOM_I2C_SDA EQU 14
UART_DEB_rx__0__HSIOM_MASK EQU 0x000F0000
UART_DEB_rx__0__HSIOM_SHIFT EQU 16
UART_DEB_rx__0__HSIOM_SPI EQU 15
UART_DEB_rx__0__HSIOM_SPI_MOSI EQU 15
UART_DEB_rx__0__HSIOM_UART EQU 9
UART_DEB_rx__0__HSIOM_UART_RX EQU 9
UART_DEB_rx__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_DEB_rx__0__INTR EQU CYREG_GPIO_PRT1_INTR
UART_DEB_rx__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_DEB_rx__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_DEB_rx__0__MASK EQU 0x10
UART_DEB_rx__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_DEB_rx__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_DEB_rx__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_DEB_rx__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_DEB_rx__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_DEB_rx__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_DEB_rx__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_DEB_rx__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_DEB_rx__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_DEB_rx__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_DEB_rx__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_DEB_rx__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_DEB_rx__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_DEB_rx__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_DEB_rx__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_DEB_rx__0__PC EQU CYREG_GPIO_PRT1_PC
UART_DEB_rx__0__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_DEB_rx__0__PORT EQU 1
UART_DEB_rx__0__PS EQU CYREG_GPIO_PRT1_PS
UART_DEB_rx__0__SHIFT EQU 4
UART_DEB_rx__DR EQU CYREG_GPIO_PRT1_DR
UART_DEB_rx__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_DEB_rx__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_DEB_rx__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_DEB_rx__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_DEB_rx__INTR EQU CYREG_GPIO_PRT1_INTR
UART_DEB_rx__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_DEB_rx__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_DEB_rx__MASK EQU 0x10
UART_DEB_rx__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_DEB_rx__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_DEB_rx__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_DEB_rx__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_DEB_rx__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_DEB_rx__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_DEB_rx__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_DEB_rx__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_DEB_rx__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_DEB_rx__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_DEB_rx__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_DEB_rx__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_DEB_rx__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_DEB_rx__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_DEB_rx__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_DEB_rx__PC EQU CYREG_GPIO_PRT1_PC
UART_DEB_rx__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_DEB_rx__PORT EQU 1
UART_DEB_rx__PS EQU CYREG_GPIO_PRT1_PS
UART_DEB_rx__SHIFT EQU 4
UART_DEB_SCB__CTRL EQU CYREG_SCB0_CTRL
UART_DEB_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
UART_DEB_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
UART_DEB_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
UART_DEB_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
UART_DEB_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
UART_DEB_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
UART_DEB_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
UART_DEB_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
UART_DEB_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
UART_DEB_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
UART_DEB_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
UART_DEB_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
UART_DEB_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
UART_DEB_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
UART_DEB_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
UART_DEB_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
UART_DEB_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
UART_DEB_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
UART_DEB_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
UART_DEB_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
UART_DEB_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
UART_DEB_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
UART_DEB_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
UART_DEB_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
UART_DEB_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
UART_DEB_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
UART_DEB_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
UART_DEB_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
UART_DEB_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
UART_DEB_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
UART_DEB_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
UART_DEB_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
UART_DEB_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
UART_DEB_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
UART_DEB_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
UART_DEB_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
UART_DEB_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
UART_DEB_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
UART_DEB_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
UART_DEB_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
UART_DEB_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
UART_DEB_SCB__INTR_M EQU CYREG_SCB0_INTR_M
UART_DEB_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
UART_DEB_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
UART_DEB_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
UART_DEB_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
UART_DEB_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
UART_DEB_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
UART_DEB_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
UART_DEB_SCB__INTR_S EQU CYREG_SCB0_INTR_S
UART_DEB_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
UART_DEB_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
UART_DEB_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
UART_DEB_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
UART_DEB_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
UART_DEB_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
UART_DEB_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
UART_DEB_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
UART_DEB_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
UART_DEB_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
UART_DEB_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
UART_DEB_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
UART_DEB_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
UART_DEB_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
UART_DEB_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
UART_DEB_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
UART_DEB_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
UART_DEB_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
UART_DEB_SCB__SS0_POSISTION EQU 0
UART_DEB_SCB__SS1_POSISTION EQU 1
UART_DEB_SCB__SS2_POSISTION EQU 2
UART_DEB_SCB__SS3_POSISTION EQU 3
UART_DEB_SCB__STATUS EQU CYREG_SCB0_STATUS
UART_DEB_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
UART_DEB_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
UART_DEB_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
UART_DEB_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
UART_DEB_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
UART_DEB_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
UART_DEB_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
UART_DEB_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
UART_DEB_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL
UART_DEB_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL1
UART_DEB_SCBCLK__DIV_ID EQU 0x00000043
UART_DEB_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
UART_DEB_SCBCLK__PA_DIV_ID EQU 0x000000FF
UART_DEB_tx__0__DR EQU CYREG_GPIO_PRT1_DR
UART_DEB_tx__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_DEB_tx__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_DEB_tx__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_DEB_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
UART_DEB_tx__0__HSIOM_GPIO EQU 0
UART_DEB_tx__0__HSIOM_I2C EQU 14
UART_DEB_tx__0__HSIOM_I2C_SCL EQU 14
UART_DEB_tx__0__HSIOM_MASK EQU 0x00F00000
UART_DEB_tx__0__HSIOM_SHIFT EQU 20
UART_DEB_tx__0__HSIOM_SPI EQU 15
UART_DEB_tx__0__HSIOM_SPI_MISO EQU 15
UART_DEB_tx__0__HSIOM_UART EQU 9
UART_DEB_tx__0__HSIOM_UART_TX EQU 9
UART_DEB_tx__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_DEB_tx__0__INTR EQU CYREG_GPIO_PRT1_INTR
UART_DEB_tx__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_DEB_tx__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_DEB_tx__0__MASK EQU 0x20
UART_DEB_tx__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
UART_DEB_tx__0__OUT_SEL_SHIFT EQU 10
UART_DEB_tx__0__OUT_SEL_VAL EQU -1
UART_DEB_tx__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_DEB_tx__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_DEB_tx__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_DEB_tx__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_DEB_tx__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_DEB_tx__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_DEB_tx__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_DEB_tx__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_DEB_tx__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_DEB_tx__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_DEB_tx__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_DEB_tx__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_DEB_tx__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_DEB_tx__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_DEB_tx__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_DEB_tx__0__PC EQU CYREG_GPIO_PRT1_PC
UART_DEB_tx__0__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_DEB_tx__0__PORT EQU 1
UART_DEB_tx__0__PS EQU CYREG_GPIO_PRT1_PS
UART_DEB_tx__0__SHIFT EQU 5
UART_DEB_tx__DR EQU CYREG_GPIO_PRT1_DR
UART_DEB_tx__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_DEB_tx__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_DEB_tx__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_DEB_tx__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_DEB_tx__INTR EQU CYREG_GPIO_PRT1_INTR
UART_DEB_tx__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_DEB_tx__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_DEB_tx__MASK EQU 0x20
UART_DEB_tx__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_DEB_tx__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_DEB_tx__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_DEB_tx__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_DEB_tx__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_DEB_tx__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_DEB_tx__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_DEB_tx__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_DEB_tx__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_DEB_tx__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_DEB_tx__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_DEB_tx__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_DEB_tx__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_DEB_tx__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_DEB_tx__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_DEB_tx__PC EQU CYREG_GPIO_PRT1_PC
UART_DEB_tx__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_DEB_tx__PORT EQU 1
UART_DEB_tx__PS EQU CYREG_GPIO_PRT1_PS
UART_DEB_tx__SHIFT EQU 5

; Pin_SPI_SS
Pin_SPI_SS__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_SPI_SS__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_SPI_SS__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_SPI_SS__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_SPI_SS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_SPI_SS__0__HSIOM_MASK EQU 0x0000F000
Pin_SPI_SS__0__HSIOM_SHIFT EQU 12
Pin_SPI_SS__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_SPI_SS__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_SPI_SS__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_SPI_SS__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_SPI_SS__0__MASK EQU 0x08
Pin_SPI_SS__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Pin_SPI_SS__0__OUT_SEL_SHIFT EQU 6
Pin_SPI_SS__0__OUT_SEL_VAL EQU 1
Pin_SPI_SS__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_SPI_SS__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_SPI_SS__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_SPI_SS__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_SPI_SS__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_SPI_SS__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_SPI_SS__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_SPI_SS__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_SPI_SS__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_SPI_SS__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_SPI_SS__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_SPI_SS__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_SPI_SS__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_SPI_SS__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_SPI_SS__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_SPI_SS__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_SPI_SS__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_SPI_SS__0__PORT EQU 1
Pin_SPI_SS__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_SPI_SS__0__SHIFT EQU 3
Pin_SPI_SS__DR EQU CYREG_GPIO_PRT1_DR
Pin_SPI_SS__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_SPI_SS__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_SPI_SS__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_SPI_SS__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_SPI_SS__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_SPI_SS__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_SPI_SS__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_SPI_SS__MASK EQU 0x08
Pin_SPI_SS__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_SPI_SS__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_SPI_SS__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_SPI_SS__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_SPI_SS__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_SPI_SS__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_SPI_SS__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_SPI_SS__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_SPI_SS__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_SPI_SS__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_SPI_SS__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_SPI_SS__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_SPI_SS__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_SPI_SS__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_SPI_SS__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_SPI_SS__PC EQU CYREG_GPIO_PRT1_PC
Pin_SPI_SS__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_SPI_SS__PORT EQU 1
Pin_SPI_SS__PS EQU CYREG_GPIO_PRT1_PS
Pin_SPI_SS__SHIFT EQU 3

; Pin_Buttons
Pin_Buttons__0__DR EQU CYREG_GPIO_PRT3_DR
Pin_Buttons__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_Buttons__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_Buttons__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_Buttons__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_Buttons__0__HSIOM_MASK EQU 0x000000F0
Pin_Buttons__0__HSIOM_SHIFT EQU 4
Pin_Buttons__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Buttons__0__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_Buttons__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Buttons__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_Buttons__0__MASK EQU 0x02
Pin_Buttons__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_Buttons__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_Buttons__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_Buttons__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_Buttons__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_Buttons__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_Buttons__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_Buttons__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_Buttons__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_Buttons__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_Buttons__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_Buttons__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_Buttons__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_Buttons__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_Buttons__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_Buttons__0__PC EQU CYREG_GPIO_PRT3_PC
Pin_Buttons__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_Buttons__0__PORT EQU 3
Pin_Buttons__0__PS EQU CYREG_GPIO_PRT3_PS
Pin_Buttons__0__SHIFT EQU 1
Pin_Buttons__1__DR EQU CYREG_GPIO_PRT3_DR
Pin_Buttons__1__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_Buttons__1__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_Buttons__1__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_Buttons__1__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_Buttons__1__HSIOM_MASK EQU 0x00000F00
Pin_Buttons__1__HSIOM_SHIFT EQU 8
Pin_Buttons__1__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Buttons__1__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_Buttons__1__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Buttons__1__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_Buttons__1__MASK EQU 0x04
Pin_Buttons__1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_Buttons__1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_Buttons__1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_Buttons__1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_Buttons__1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_Buttons__1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_Buttons__1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_Buttons__1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_Buttons__1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_Buttons__1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_Buttons__1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_Buttons__1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_Buttons__1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_Buttons__1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_Buttons__1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_Buttons__1__PC EQU CYREG_GPIO_PRT3_PC
Pin_Buttons__1__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_Buttons__1__PORT EQU 3
Pin_Buttons__1__PS EQU CYREG_GPIO_PRT3_PS
Pin_Buttons__1__SHIFT EQU 2
Pin_Buttons__2__DR EQU CYREG_GPIO_PRT3_DR
Pin_Buttons__2__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_Buttons__2__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_Buttons__2__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_Buttons__2__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_Buttons__2__HSIOM_MASK EQU 0x0000F000
Pin_Buttons__2__HSIOM_SHIFT EQU 12
Pin_Buttons__2__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Buttons__2__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_Buttons__2__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Buttons__2__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_Buttons__2__MASK EQU 0x08
Pin_Buttons__2__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_Buttons__2__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_Buttons__2__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_Buttons__2__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_Buttons__2__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_Buttons__2__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_Buttons__2__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_Buttons__2__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_Buttons__2__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_Buttons__2__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_Buttons__2__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_Buttons__2__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_Buttons__2__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_Buttons__2__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_Buttons__2__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_Buttons__2__PC EQU CYREG_GPIO_PRT3_PC
Pin_Buttons__2__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_Buttons__2__PORT EQU 3
Pin_Buttons__2__PS EQU CYREG_GPIO_PRT3_PS
Pin_Buttons__2__SHIFT EQU 3
Pin_Buttons__DR EQU CYREG_GPIO_PRT3_DR
Pin_Buttons__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_Buttons__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_Buttons__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_Buttons__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Buttons__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_Buttons__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Buttons__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_Buttons__MASK EQU 0x0E
Pin_Buttons__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_Buttons__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_Buttons__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_Buttons__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_Buttons__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_Buttons__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_Buttons__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_Buttons__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_Buttons__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_Buttons__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_Buttons__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_Buttons__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_Buttons__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_Buttons__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_Buttons__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_Buttons__PC EQU CYREG_GPIO_PRT3_PC
Pin_Buttons__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_Buttons__PORT EQU 3
Pin_Buttons__PS EQU CYREG_GPIO_PRT3_PS
Pin_Buttons__SHIFT EQU 1
Pin_Buttons__SNAP EQU CYREG_GPIO_PRT3_INTR

; Pin_SPI_MOSI
Pin_SPI_MOSI__0__DR EQU CYREG_GPIO_PRT0_DR
Pin_SPI_MOSI__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Pin_SPI_MOSI__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Pin_SPI_MOSI__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Pin_SPI_MOSI__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_SPI_MOSI__0__HSIOM_MASK EQU 0x00F00000
Pin_SPI_MOSI__0__HSIOM_SHIFT EQU 20
Pin_SPI_MOSI__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_SPI_MOSI__0__INTR EQU CYREG_GPIO_PRT0_INTR
Pin_SPI_MOSI__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_SPI_MOSI__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Pin_SPI_MOSI__0__MASK EQU 0x20
Pin_SPI_MOSI__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
Pin_SPI_MOSI__0__OUT_SEL_SHIFT EQU 10
Pin_SPI_MOSI__0__OUT_SEL_VAL EQU 0
Pin_SPI_MOSI__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_SPI_MOSI__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_SPI_MOSI__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_SPI_MOSI__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_SPI_MOSI__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_SPI_MOSI__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_SPI_MOSI__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_SPI_MOSI__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_SPI_MOSI__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_SPI_MOSI__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_SPI_MOSI__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_SPI_MOSI__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_SPI_MOSI__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_SPI_MOSI__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_SPI_MOSI__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_SPI_MOSI__0__PC EQU CYREG_GPIO_PRT0_PC
Pin_SPI_MOSI__0__PC2 EQU CYREG_GPIO_PRT0_PC2
Pin_SPI_MOSI__0__PORT EQU 0
Pin_SPI_MOSI__0__PS EQU CYREG_GPIO_PRT0_PS
Pin_SPI_MOSI__0__SHIFT EQU 5
Pin_SPI_MOSI__DR EQU CYREG_GPIO_PRT0_DR
Pin_SPI_MOSI__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Pin_SPI_MOSI__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Pin_SPI_MOSI__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Pin_SPI_MOSI__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_SPI_MOSI__INTR EQU CYREG_GPIO_PRT0_INTR
Pin_SPI_MOSI__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_SPI_MOSI__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Pin_SPI_MOSI__MASK EQU 0x20
Pin_SPI_MOSI__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_SPI_MOSI__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_SPI_MOSI__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_SPI_MOSI__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_SPI_MOSI__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_SPI_MOSI__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_SPI_MOSI__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_SPI_MOSI__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_SPI_MOSI__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_SPI_MOSI__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_SPI_MOSI__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_SPI_MOSI__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_SPI_MOSI__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_SPI_MOSI__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_SPI_MOSI__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_SPI_MOSI__PC EQU CYREG_GPIO_PRT0_PC
Pin_SPI_MOSI__PC2 EQU CYREG_GPIO_PRT0_PC2
Pin_SPI_MOSI__PORT EQU 0
Pin_SPI_MOSI__PS EQU CYREG_GPIO_PRT0_PS
Pin_SPI_MOSI__SHIFT EQU 5

; Pin_SPI_SCLK
Pin_SPI_SCLK__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_SPI_SCLK__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_SPI_SCLK__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_SPI_SCLK__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_SPI_SCLK__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_SPI_SCLK__0__HSIOM_MASK EQU 0x0000000F
Pin_SPI_SCLK__0__HSIOM_SHIFT EQU 0
Pin_SPI_SCLK__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_SPI_SCLK__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_SPI_SCLK__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_SPI_SCLK__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_SPI_SCLK__0__MASK EQU 0x01
Pin_SPI_SCLK__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Pin_SPI_SCLK__0__OUT_SEL_SHIFT EQU 0
Pin_SPI_SCLK__0__OUT_SEL_VAL EQU 2
Pin_SPI_SCLK__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_SPI_SCLK__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_SPI_SCLK__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_SPI_SCLK__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_SPI_SCLK__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_SPI_SCLK__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_SPI_SCLK__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_SPI_SCLK__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_SPI_SCLK__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_SPI_SCLK__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_SPI_SCLK__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_SPI_SCLK__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_SPI_SCLK__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_SPI_SCLK__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_SPI_SCLK__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_SPI_SCLK__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_SPI_SCLK__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_SPI_SCLK__0__PORT EQU 1
Pin_SPI_SCLK__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_SPI_SCLK__0__SHIFT EQU 0
Pin_SPI_SCLK__DR EQU CYREG_GPIO_PRT1_DR
Pin_SPI_SCLK__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_SPI_SCLK__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_SPI_SCLK__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_SPI_SCLK__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_SPI_SCLK__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_SPI_SCLK__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_SPI_SCLK__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_SPI_SCLK__MASK EQU 0x01
Pin_SPI_SCLK__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_SPI_SCLK__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_SPI_SCLK__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_SPI_SCLK__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_SPI_SCLK__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_SPI_SCLK__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_SPI_SCLK__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_SPI_SCLK__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_SPI_SCLK__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_SPI_SCLK__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_SPI_SCLK__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_SPI_SCLK__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_SPI_SCLK__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_SPI_SCLK__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_SPI_SCLK__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_SPI_SCLK__PC EQU CYREG_GPIO_PRT1_PC
Pin_SPI_SCLK__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_SPI_SCLK__PORT EQU 1
Pin_SPI_SCLK__PS EQU CYREG_GPIO_PRT1_PS
Pin_SPI_SCLK__SHIFT EQU 0

; Advertising_LED
Advertising_LED__0__DR EQU CYREG_GPIO_PRT3_DR
Advertising_LED__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Advertising_LED__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Advertising_LED__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Advertising_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Advertising_LED__0__HSIOM_MASK EQU 0x0F000000
Advertising_LED__0__HSIOM_SHIFT EQU 24
Advertising_LED__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Advertising_LED__0__INTR EQU CYREG_GPIO_PRT3_INTR
Advertising_LED__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Advertising_LED__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Advertising_LED__0__MASK EQU 0x40
Advertising_LED__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Advertising_LED__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Advertising_LED__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Advertising_LED__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Advertising_LED__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Advertising_LED__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Advertising_LED__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Advertising_LED__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Advertising_LED__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Advertising_LED__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Advertising_LED__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Advertising_LED__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Advertising_LED__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Advertising_LED__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Advertising_LED__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Advertising_LED__0__PC EQU CYREG_GPIO_PRT3_PC
Advertising_LED__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Advertising_LED__0__PORT EQU 3
Advertising_LED__0__PS EQU CYREG_GPIO_PRT3_PS
Advertising_LED__0__SHIFT EQU 6
Advertising_LED__DR EQU CYREG_GPIO_PRT3_DR
Advertising_LED__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Advertising_LED__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Advertising_LED__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Advertising_LED__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Advertising_LED__INTR EQU CYREG_GPIO_PRT3_INTR
Advertising_LED__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Advertising_LED__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Advertising_LED__MASK EQU 0x40
Advertising_LED__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Advertising_LED__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Advertising_LED__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Advertising_LED__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Advertising_LED__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Advertising_LED__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Advertising_LED__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Advertising_LED__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Advertising_LED__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Advertising_LED__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Advertising_LED__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Advertising_LED__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Advertising_LED__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Advertising_LED__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Advertising_LED__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Advertising_LED__PC EQU CYREG_GPIO_PRT3_PC
Advertising_LED__PC2 EQU CYREG_GPIO_PRT3_PC2
Advertising_LED__PORT EQU 3
Advertising_LED__PS EQU CYREG_GPIO_PRT3_PS
Advertising_LED__SHIFT EQU 6

; Digtal_Output_LED
Digtal_Output_LED__0__DR EQU CYREG_GPIO_PRT3_DR
Digtal_Output_LED__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Digtal_Output_LED__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Digtal_Output_LED__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Digtal_Output_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Digtal_Output_LED__0__HSIOM_MASK EQU 0xF0000000
Digtal_Output_LED__0__HSIOM_SHIFT EQU 28
Digtal_Output_LED__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Digtal_Output_LED__0__INTR EQU CYREG_GPIO_PRT3_INTR
Digtal_Output_LED__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Digtal_Output_LED__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Digtal_Output_LED__0__MASK EQU 0x80
Digtal_Output_LED__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
Digtal_Output_LED__0__OUT_SEL_SHIFT EQU 14
Digtal_Output_LED__0__OUT_SEL_VAL EQU 2
Digtal_Output_LED__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Digtal_Output_LED__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Digtal_Output_LED__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Digtal_Output_LED__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Digtal_Output_LED__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Digtal_Output_LED__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Digtal_Output_LED__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Digtal_Output_LED__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Digtal_Output_LED__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Digtal_Output_LED__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Digtal_Output_LED__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Digtal_Output_LED__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Digtal_Output_LED__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Digtal_Output_LED__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Digtal_Output_LED__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Digtal_Output_LED__0__PC EQU CYREG_GPIO_PRT3_PC
Digtal_Output_LED__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Digtal_Output_LED__0__PORT EQU 3
Digtal_Output_LED__0__PS EQU CYREG_GPIO_PRT3_PS
Digtal_Output_LED__0__SHIFT EQU 7
Digtal_Output_LED__DR EQU CYREG_GPIO_PRT3_DR
Digtal_Output_LED__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Digtal_Output_LED__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Digtal_Output_LED__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Digtal_Output_LED__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Digtal_Output_LED__INTR EQU CYREG_GPIO_PRT3_INTR
Digtal_Output_LED__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Digtal_Output_LED__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Digtal_Output_LED__MASK EQU 0x80
Digtal_Output_LED__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Digtal_Output_LED__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Digtal_Output_LED__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Digtal_Output_LED__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Digtal_Output_LED__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Digtal_Output_LED__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Digtal_Output_LED__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Digtal_Output_LED__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Digtal_Output_LED__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Digtal_Output_LED__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Digtal_Output_LED__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Digtal_Output_LED__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Digtal_Output_LED__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Digtal_Output_LED__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Digtal_Output_LED__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Digtal_Output_LED__PC EQU CYREG_GPIO_PRT3_PC
Digtal_Output_LED__PC2 EQU CYREG_GPIO_PRT3_PC2
Digtal_Output_LED__PORT EQU 3
Digtal_Output_LED__PS EQU CYREG_GPIO_PRT3_PS
Digtal_Output_LED__SHIFT EQU 7

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x1A1711AA
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x0800
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 21
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDR_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYDEV_WDT2_DIV EQU 128
CYIPBLOCK_m0s8bless_VERSION EQU 2
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
