// Seed: 2804535157
macromodule module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  supply0 id_3;
  module_2(
      id_3, id_3, id_3, id_3, id_3, id_2, id_3, id_3, id_3, id_3, id_3, id_3, id_3, id_3, id_2, id_1
  );
  wire id_4, id_5;
  assign id_3 = 1;
  assign id_4 = id_5;
  wire id_6, id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5, id_6;
  module_0(
      id_3, id_6
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_17;
endmodule
