
Projet_RTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b014  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000260  0800b1e4  0800b1e4  0000c1e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b444  0800b444  0000d06c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b444  0800b444  0000c444  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b44c  0800b44c  0000d06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b44c  0800b44c  0000c44c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b450  0800b450  0000c450  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  0800b454  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005650  2000006c  0800b4c0  0000d06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200056bc  0800b4c0  0000d6bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f866  00000000  00000000  0000d09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000447e  00000000  00000000  0002c902  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b10  00000000  00000000  00030d80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000151f  00000000  00000000  00032890  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00005dbc  00000000  00000000  00033daf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f0bc  00000000  00000000  00039b6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e3a0c  00000000  00000000  00058c27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013c633  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007af4  00000000  00000000  0013c678  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  0014416c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800b1cc 	.word	0x0800b1cc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000070 	.word	0x20000070
 800020c:	0800b1cc 	.word	0x0800b1cc

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <EncoderSteps>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static inline uint32_t EncoderSteps(void)
{
 80005ec:	b480      	push	{r7}
 80005ee:	af00      	add	r7, sp, #0
    return __HAL_TIM_GET_COUNTER(&htim1) >> 1;
 80005f0:	4b04      	ldr	r3, [pc, #16]	@ (8000604 <EncoderSteps+0x18>)
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80005f6:	085b      	lsrs	r3, r3, #1
}
 80005f8:	4618      	mov	r0, r3
 80005fa:	46bd      	mov	sp, r7
 80005fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop
 8000604:	2000022c 	.word	0x2000022c

08000608 <ApplyGain>:

static inline void ApplyGain(const int16_t *src, int16_t *dst, uint32_t length, int32_t gain)
{
 8000608:	b480      	push	{r7}
 800060a:	b087      	sub	sp, #28
 800060c:	af00      	add	r7, sp, #0
 800060e:	60f8      	str	r0, [r7, #12]
 8000610:	60b9      	str	r1, [r7, #8]
 8000612:	607a      	str	r2, [r7, #4]
 8000614:	603b      	str	r3, [r7, #0]
	for (uint32_t i = 0; i < length; i++) {
 8000616:	2300      	movs	r3, #0
 8000618:	617b      	str	r3, [r7, #20]
 800061a:	e02d      	b.n	8000678 <ApplyGain+0x70>
		int32_t Sample = src[i];
 800061c:	697b      	ldr	r3, [r7, #20]
 800061e:	005b      	lsls	r3, r3, #1
 8000620:	68fa      	ldr	r2, [r7, #12]
 8000622:	4413      	add	r3, r2
 8000624:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000628:	613b      	str	r3, [r7, #16]
		if (gain >= 0) {
 800062a:	683b      	ldr	r3, [r7, #0]
 800062c:	2b00      	cmp	r3, #0
 800062e:	db05      	blt.n	800063c <ApplyGain+0x34>
			Sample <<= gain;
 8000630:	693a      	ldr	r2, [r7, #16]
 8000632:	683b      	ldr	r3, [r7, #0]
 8000634:	fa02 f303 	lsl.w	r3, r2, r3
 8000638:	613b      	str	r3, [r7, #16]
 800063a:	e005      	b.n	8000648 <ApplyGain+0x40>
		} else {
			Sample >>= (-gain);
 800063c:	683b      	ldr	r3, [r7, #0]
 800063e:	425b      	negs	r3, r3
 8000640:	693a      	ldr	r2, [r7, #16]
 8000642:	fa42 f303 	asr.w	r3, r2, r3
 8000646:	613b      	str	r3, [r7, #16]
		}

		if (Sample > INT16_MAX){
 8000648:	693b      	ldr	r3, [r7, #16]
 800064a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800064e:	db03      	blt.n	8000658 <ApplyGain+0x50>
			Sample = INT16_MAX;
 8000650:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8000654:	613b      	str	r3, [r7, #16]
 8000656:	e005      	b.n	8000664 <ApplyGain+0x5c>
		}
		else if (Sample < INT16_MIN){
 8000658:	693b      	ldr	r3, [r7, #16]
 800065a:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 800065e:	da01      	bge.n	8000664 <ApplyGain+0x5c>
			Sample = INT16_MIN;
 8000660:	4b0b      	ldr	r3, [pc, #44]	@ (8000690 <ApplyGain+0x88>)
 8000662:	613b      	str	r3, [r7, #16]
		}
		dst[i] = (int16_t)Sample;
 8000664:	697b      	ldr	r3, [r7, #20]
 8000666:	005b      	lsls	r3, r3, #1
 8000668:	68ba      	ldr	r2, [r7, #8]
 800066a:	4413      	add	r3, r2
 800066c:	693a      	ldr	r2, [r7, #16]
 800066e:	b212      	sxth	r2, r2
 8000670:	801a      	strh	r2, [r3, #0]
	for (uint32_t i = 0; i < length; i++) {
 8000672:	697b      	ldr	r3, [r7, #20]
 8000674:	3301      	adds	r3, #1
 8000676:	617b      	str	r3, [r7, #20]
 8000678:	697a      	ldr	r2, [r7, #20]
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	429a      	cmp	r2, r3
 800067e:	d3cd      	bcc.n	800061c <ApplyGain+0x14>
	}
}
 8000680:	bf00      	nop
 8000682:	bf00      	nop
 8000684:	371c      	adds	r7, #28
 8000686:	46bd      	mov	sp, r7
 8000688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068c:	4770      	bx	lr
 800068e:	bf00      	nop
 8000690:	ffff8000 	.word	0xffff8000

08000694 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000694:	b590      	push	{r4, r7, lr}
 8000696:	b093      	sub	sp, #76	@ 0x4c
 8000698:	af12      	add	r7, sp, #72	@ 0x48
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800069a:	f001 fadd 	bl	8001c58 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800069e:	f000 f89d 	bl	80007dc <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80006a2:	f000 f909 	bl	80008b8 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006a6:	f000 fa61 	bl	8000b6c <MX_GPIO_Init>
  MX_DMA_Init();
 80006aa:	f000 fa37 	bl	8000b1c <MX_DMA_Init>
  MX_USART2_UART_Init();
 80006ae:	f000 fa0b 	bl	8000ac8 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80006b2:	f000 f927 	bl	8000904 <MX_I2C1_Init>
  MX_TIM1_Init();
 80006b6:	f000 f9af 	bl	8000a18 <MX_TIM1_Init>
  MX_I2S2_Init();
 80006ba:	f000 f951 	bl	8000960 <MX_I2S2_Init>
  MX_I2S3_Init();
 80006be:	f000 f97d 	bl	80009bc <MX_I2S3_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80006c2:	2120      	movs	r1, #32
 80006c4:	482e      	ldr	r0, [pc, #184]	@ (8000780 <main+0xec>)
 80006c6:	f002 f92c 	bl	8002922 <HAL_GPIO_TogglePin>
  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 80006ca:	213c      	movs	r1, #60	@ 0x3c
 80006cc:	482d      	ldr	r0, [pc, #180]	@ (8000784 <main+0xf0>)
 80006ce:	f004 fed5 	bl	800547c <HAL_TIM_Encoder_Start>
  lcd_init(hi2c1);
 80006d2:	4c2d      	ldr	r4, [pc, #180]	@ (8000788 <main+0xf4>)
 80006d4:	4668      	mov	r0, sp
 80006d6:	f104 0310 	add.w	r3, r4, #16
 80006da:	2244      	movs	r2, #68	@ 0x44
 80006dc:	4619      	mov	r1, r3
 80006de:	f009 fffa 	bl	800a6d6 <memcpy>
 80006e2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80006e6:	f001 f91b 	bl	8001920 <lcd_init>
  lcd_write("HELLO");
 80006ea:	4828      	ldr	r0, [pc, #160]	@ (800078c <main+0xf8>)
 80006ec:	f001 f9ba 	bl	8001a64 <lcd_write>
  lcd_put_cursor(1,0);
 80006f0:	2100      	movs	r1, #0
 80006f2:	2001      	movs	r0, #1
 80006f4:	f001 f99c 	bl	8001a30 <lcd_put_cursor>
  lcd_write("Neko no Tsuki");
 80006f8:	4825      	ldr	r0, [pc, #148]	@ (8000790 <main+0xfc>)
 80006fa:	f001 f9b3 	bl	8001a64 <lcd_write>
  printf("Neko no Projet\r\n");
 80006fe:	4825      	ldr	r0, [pc, #148]	@ (8000794 <main+0x100>)
 8000700:	f009 fdfa 	bl	800a2f8 <puts>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000704:	f005 fe0c 	bl	8006320 <osKernelInitialize>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of AudioSem */
  AudioSemHandle = osSemaphoreNew(1, 1, &AudioSem_attributes);
 8000708:	4a23      	ldr	r2, [pc, #140]	@ (8000798 <main+0x104>)
 800070a:	2101      	movs	r1, #1
 800070c:	2001      	movs	r0, #1
 800070e:	f006 f804 	bl	800671a <osSemaphoreNew>
 8000712:	4603      	mov	r3, r0
 8000714:	4a21      	ldr	r2, [pc, #132]	@ (800079c <main+0x108>)
 8000716:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000718:	4a21      	ldr	r2, [pc, #132]	@ (80007a0 <main+0x10c>)
 800071a:	2100      	movs	r1, #0
 800071c:	4821      	ldr	r0, [pc, #132]	@ (80007a4 <main+0x110>)
 800071e:	f005 fe49 	bl	80063b4 <osThreadNew>
 8000722:	4603      	mov	r3, r0
 8000724:	4a20      	ldr	r2, [pc, #128]	@ (80007a8 <main+0x114>)
 8000726:	6013      	str	r3, [r2, #0]

  /* creation of ReadEncTask */
  ReadEncTaskHandle = osThreadNew(StartReadEncTask, NULL, &ReadEncTask_attributes);
 8000728:	4a20      	ldr	r2, [pc, #128]	@ (80007ac <main+0x118>)
 800072a:	2100      	movs	r1, #0
 800072c:	4820      	ldr	r0, [pc, #128]	@ (80007b0 <main+0x11c>)
 800072e:	f005 fe41 	bl	80063b4 <osThreadNew>
 8000732:	4603      	mov	r3, r0
 8000734:	4a1f      	ldr	r2, [pc, #124]	@ (80007b4 <main+0x120>)
 8000736:	6013      	str	r3, [r2, #0]

  /* creation of AudioTask */
  AudioTaskHandle = osThreadNew(StartAudioTask, NULL, &AudioTask_attributes);
 8000738:	4a1f      	ldr	r2, [pc, #124]	@ (80007b8 <main+0x124>)
 800073a:	2100      	movs	r1, #0
 800073c:	481f      	ldr	r0, [pc, #124]	@ (80007bc <main+0x128>)
 800073e:	f005 fe39 	bl	80063b4 <osThreadNew>
 8000742:	4603      	mov	r3, r0
 8000744:	4a1e      	ldr	r2, [pc, #120]	@ (80007c0 <main+0x12c>)
 8000746:	6013      	str	r3, [r2, #0]

  /* creation of DisplayTask */
  DisplayTaskHandle = osThreadNew(StartDisplayTask, NULL, &DisplayTask_attributes);
 8000748:	4a1e      	ldr	r2, [pc, #120]	@ (80007c4 <main+0x130>)
 800074a:	2100      	movs	r1, #0
 800074c:	481e      	ldr	r0, [pc, #120]	@ (80007c8 <main+0x134>)
 800074e:	f005 fe31 	bl	80063b4 <osThreadNew>
 8000752:	4603      	mov	r3, r0
 8000754:	4a1d      	ldr	r2, [pc, #116]	@ (80007cc <main+0x138>)
 8000756:	6013      	str	r3, [r2, #0]
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Create the event(s) */
  /* creation of WaitNewVal */
  WaitNewValHandle = osEventFlagsNew(&WaitNewVal_attributes);
 8000758:	481d      	ldr	r0, [pc, #116]	@ (80007d0 <main+0x13c>)
 800075a:	f005 fef8 	bl	800654e <osEventFlagsNew>
 800075e:	4603      	mov	r3, r0
 8000760:	4a1c      	ldr	r2, [pc, #112]	@ (80007d4 <main+0x140>)
 8000762:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  if (WaitNewValHandle == NULL)
 8000764:	4b1b      	ldr	r3, [pc, #108]	@ (80007d4 <main+0x140>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	2b00      	cmp	r3, #0
 800076a:	d104      	bne.n	8000776 <main+0xe2>
  {
      printf("ERR: EventFlags create failed\r\n");
 800076c:	481a      	ldr	r0, [pc, #104]	@ (80007d8 <main+0x144>)
 800076e:	f009 fdc3 	bl	800a2f8 <puts>
      Error_Handler();
 8000772:	f000 fcc1 	bl	80010f8 <Error_Handler>

  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000776:	f005 fdf7 	bl	8006368 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800077a:	bf00      	nop
 800077c:	e7fd      	b.n	800077a <main+0xe6>
 800077e:	bf00      	nop
 8000780:	40020000 	.word	0x40020000
 8000784:	2000022c 	.word	0x2000022c
 8000788:	20000088 	.word	0x20000088
 800078c:	0800b22c 	.word	0x0800b22c
 8000790:	0800b234 	.word	0x0800b234
 8000794:	0800b244 	.word	0x0800b244
 8000798:	0800b3b0 	.word	0x0800b3b0
 800079c:	200002cc 	.word	0x200002cc
 80007a0:	0800b320 	.word	0x0800b320
 80007a4:	08000d89 	.word	0x08000d89
 80007a8:	200002bc 	.word	0x200002bc
 80007ac:	0800b344 	.word	0x0800b344
 80007b0:	08000d99 	.word	0x08000d99
 80007b4:	200002c0 	.word	0x200002c0
 80007b8:	0800b368 	.word	0x0800b368
 80007bc:	08000e5d 	.word	0x08000e5d
 80007c0:	200002c4 	.word	0x200002c4
 80007c4:	0800b38c 	.word	0x0800b38c
 80007c8:	08000f29 	.word	0x08000f29
 80007cc:	200002c8 	.word	0x200002c8
 80007d0:	0800b3c0 	.word	0x0800b3c0
 80007d4:	200002d0 	.word	0x200002d0
 80007d8:	0800b254 	.word	0x0800b254

080007dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b094      	sub	sp, #80	@ 0x50
 80007e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007e2:	f107 031c 	add.w	r3, r7, #28
 80007e6:	2234      	movs	r2, #52	@ 0x34
 80007e8:	2100      	movs	r1, #0
 80007ea:	4618      	mov	r0, r3
 80007ec:	f009 fe9a 	bl	800a524 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007f0:	f107 0308 	add.w	r3, r7, #8
 80007f4:	2200      	movs	r2, #0
 80007f6:	601a      	str	r2, [r3, #0]
 80007f8:	605a      	str	r2, [r3, #4]
 80007fa:	609a      	str	r2, [r3, #8]
 80007fc:	60da      	str	r2, [r3, #12]
 80007fe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000800:	2300      	movs	r3, #0
 8000802:	607b      	str	r3, [r7, #4]
 8000804:	4b2a      	ldr	r3, [pc, #168]	@ (80008b0 <SystemClock_Config+0xd4>)
 8000806:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000808:	4a29      	ldr	r2, [pc, #164]	@ (80008b0 <SystemClock_Config+0xd4>)
 800080a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800080e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000810:	4b27      	ldr	r3, [pc, #156]	@ (80008b0 <SystemClock_Config+0xd4>)
 8000812:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000814:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000818:	607b      	str	r3, [r7, #4]
 800081a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800081c:	2300      	movs	r3, #0
 800081e:	603b      	str	r3, [r7, #0]
 8000820:	4b24      	ldr	r3, [pc, #144]	@ (80008b4 <SystemClock_Config+0xd8>)
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000828:	4a22      	ldr	r2, [pc, #136]	@ (80008b4 <SystemClock_Config+0xd8>)
 800082a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800082e:	6013      	str	r3, [r2, #0]
 8000830:	4b20      	ldr	r3, [pc, #128]	@ (80008b4 <SystemClock_Config+0xd8>)
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000838:	603b      	str	r3, [r7, #0]
 800083a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800083c:	2302      	movs	r3, #2
 800083e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000840:	2301      	movs	r3, #1
 8000842:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000844:	2310      	movs	r3, #16
 8000846:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000848:	2302      	movs	r3, #2
 800084a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800084c:	2300      	movs	r3, #0
 800084e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000850:	2310      	movs	r3, #16
 8000852:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000854:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000858:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800085a:	2304      	movs	r3, #4
 800085c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800085e:	2302      	movs	r3, #2
 8000860:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000862:	2302      	movs	r3, #2
 8000864:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000866:	f107 031c 	add.w	r3, r7, #28
 800086a:	4618      	mov	r0, r3
 800086c:	f004 f9f8 	bl	8004c60 <HAL_RCC_OscConfig>
 8000870:	4603      	mov	r3, r0
 8000872:	2b00      	cmp	r3, #0
 8000874:	d001      	beq.n	800087a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000876:	f000 fc3f 	bl	80010f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800087a:	230f      	movs	r3, #15
 800087c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800087e:	2302      	movs	r3, #2
 8000880:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000882:	2300      	movs	r3, #0
 8000884:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000886:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800088a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800088c:	2300      	movs	r3, #0
 800088e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000890:	f107 0308 	add.w	r3, r7, #8
 8000894:	2102      	movs	r1, #2
 8000896:	4618      	mov	r0, r3
 8000898:	f003 f8f2 	bl	8003a80 <HAL_RCC_ClockConfig>
 800089c:	4603      	mov	r3, r0
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d001      	beq.n	80008a6 <SystemClock_Config+0xca>
  {
    Error_Handler();
 80008a2:	f000 fc29 	bl	80010f8 <Error_Handler>
  }
}
 80008a6:	bf00      	nop
 80008a8:	3750      	adds	r7, #80	@ 0x50
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bd80      	pop	{r7, pc}
 80008ae:	bf00      	nop
 80008b0:	40023800 	.word	0x40023800
 80008b4:	40007000 	.word	0x40007000

080008b8 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b098      	sub	sp, #96	@ 0x60
 80008bc:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80008be:	1d3b      	adds	r3, r7, #4
 80008c0:	225c      	movs	r2, #92	@ 0x5c
 80008c2:	2100      	movs	r1, #0
 80008c4:	4618      	mov	r0, r3
 80008c6:	f009 fe2d 	bl	800a524 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S_APB1;
 80008ca:	2301      	movs	r3, #1
 80008cc:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 80008ce:	23c0      	movs	r3, #192	@ 0xc0
 80008d0:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SP = RCC_PLLI2SP_DIV2;
 80008d2:	2302      	movs	r3, #2
 80008d4:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SM = 16;
 80008d6:	2310      	movs	r3, #16
 80008d8:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80008da:	2302      	movs	r3, #2
 80008dc:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 80008de:	2302      	movs	r3, #2
 80008e0:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLLI2SDivQ = 1;
 80008e2:	2301      	movs	r3, #1
 80008e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInitStruct.I2sApb1ClockSelection = RCC_I2SAPB1CLKSOURCE_PLLI2S;
 80008e6:	2300      	movs	r3, #0
 80008e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80008ea:	1d3b      	adds	r3, r7, #4
 80008ec:	4618      	mov	r0, r3
 80008ee:	f003 fa13 	bl	8003d18 <HAL_RCCEx_PeriphCLKConfig>
 80008f2:	4603      	mov	r3, r0
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d001      	beq.n	80008fc <PeriphCommonClock_Config+0x44>
  {
    Error_Handler();
 80008f8:	f000 fbfe 	bl	80010f8 <Error_Handler>
  }
}
 80008fc:	bf00      	nop
 80008fe:	3760      	adds	r7, #96	@ 0x60
 8000900:	46bd      	mov	sp, r7
 8000902:	bd80      	pop	{r7, pc}

08000904 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000908:	4b12      	ldr	r3, [pc, #72]	@ (8000954 <MX_I2C1_Init+0x50>)
 800090a:	4a13      	ldr	r2, [pc, #76]	@ (8000958 <MX_I2C1_Init+0x54>)
 800090c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800090e:	4b11      	ldr	r3, [pc, #68]	@ (8000954 <MX_I2C1_Init+0x50>)
 8000910:	4a12      	ldr	r2, [pc, #72]	@ (800095c <MX_I2C1_Init+0x58>)
 8000912:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000914:	4b0f      	ldr	r3, [pc, #60]	@ (8000954 <MX_I2C1_Init+0x50>)
 8000916:	2200      	movs	r2, #0
 8000918:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800091a:	4b0e      	ldr	r3, [pc, #56]	@ (8000954 <MX_I2C1_Init+0x50>)
 800091c:	2200      	movs	r2, #0
 800091e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000920:	4b0c      	ldr	r3, [pc, #48]	@ (8000954 <MX_I2C1_Init+0x50>)
 8000922:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000926:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000928:	4b0a      	ldr	r3, [pc, #40]	@ (8000954 <MX_I2C1_Init+0x50>)
 800092a:	2200      	movs	r2, #0
 800092c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800092e:	4b09      	ldr	r3, [pc, #36]	@ (8000954 <MX_I2C1_Init+0x50>)
 8000930:	2200      	movs	r2, #0
 8000932:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000934:	4b07      	ldr	r3, [pc, #28]	@ (8000954 <MX_I2C1_Init+0x50>)
 8000936:	2200      	movs	r2, #0
 8000938:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800093a:	4b06      	ldr	r3, [pc, #24]	@ (8000954 <MX_I2C1_Init+0x50>)
 800093c:	2200      	movs	r2, #0
 800093e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000940:	4804      	ldr	r0, [pc, #16]	@ (8000954 <MX_I2C1_Init+0x50>)
 8000942:	f002 f821 	bl	8002988 <HAL_I2C_Init>
 8000946:	4603      	mov	r3, r0
 8000948:	2b00      	cmp	r3, #0
 800094a:	d001      	beq.n	8000950 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800094c:	f000 fbd4 	bl	80010f8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000950:	bf00      	nop
 8000952:	bd80      	pop	{r7, pc}
 8000954:	20000088 	.word	0x20000088
 8000958:	40005400 	.word	0x40005400
 800095c:	000186a0 	.word	0x000186a0

08000960 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8000964:	4b13      	ldr	r3, [pc, #76]	@ (80009b4 <MX_I2S2_Init+0x54>)
 8000966:	4a14      	ldr	r2, [pc, #80]	@ (80009b8 <MX_I2S2_Init+0x58>)
 8000968:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_RX;
 800096a:	4b12      	ldr	r3, [pc, #72]	@ (80009b4 <MX_I2S2_Init+0x54>)
 800096c:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000970:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8000972:	4b10      	ldr	r3, [pc, #64]	@ (80009b4 <MX_I2S2_Init+0x54>)
 8000974:	2200      	movs	r2, #0
 8000976:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000978:	4b0e      	ldr	r3, [pc, #56]	@ (80009b4 <MX_I2S2_Init+0x54>)
 800097a:	2200      	movs	r2, #0
 800097c:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800097e:	4b0d      	ldr	r3, [pc, #52]	@ (80009b4 <MX_I2S2_Init+0x54>)
 8000980:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000984:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 8000986:	4b0b      	ldr	r3, [pc, #44]	@ (80009b4 <MX_I2S2_Init+0x54>)
 8000988:	f64a 4244 	movw	r2, #44100	@ 0xac44
 800098c:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 800098e:	4b09      	ldr	r3, [pc, #36]	@ (80009b4 <MX_I2S2_Init+0x54>)
 8000990:	2200      	movs	r2, #0
 8000992:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 8000994:	4b07      	ldr	r3, [pc, #28]	@ (80009b4 <MX_I2S2_Init+0x54>)
 8000996:	2200      	movs	r2, #0
 8000998:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 800099a:	4b06      	ldr	r3, [pc, #24]	@ (80009b4 <MX_I2S2_Init+0x54>)
 800099c:	2200      	movs	r2, #0
 800099e:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 80009a0:	4804      	ldr	r0, [pc, #16]	@ (80009b4 <MX_I2S2_Init+0x54>)
 80009a2:	f002 fc8f 	bl	80032c4 <HAL_I2S_Init>
 80009a6:	4603      	mov	r3, r0
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d001      	beq.n	80009b0 <MX_I2S2_Init+0x50>
  {
    Error_Handler();
 80009ac:	f000 fba4 	bl	80010f8 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 80009b0:	bf00      	nop
 80009b2:	bd80      	pop	{r7, pc}
 80009b4:	200000dc 	.word	0x200000dc
 80009b8:	40003800 	.word	0x40003800

080009bc <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 80009c0:	4b13      	ldr	r3, [pc, #76]	@ (8000a10 <MX_I2S3_Init+0x54>)
 80009c2:	4a14      	ldr	r2, [pc, #80]	@ (8000a14 <MX_I2S3_Init+0x58>)
 80009c4:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80009c6:	4b12      	ldr	r3, [pc, #72]	@ (8000a10 <MX_I2S3_Init+0x54>)
 80009c8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80009cc:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80009ce:	4b10      	ldr	r3, [pc, #64]	@ (8000a10 <MX_I2S3_Init+0x54>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 80009d4:	4b0e      	ldr	r3, [pc, #56]	@ (8000a10 <MX_I2S3_Init+0x54>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80009da:	4b0d      	ldr	r3, [pc, #52]	@ (8000a10 <MX_I2S3_Init+0x54>)
 80009dc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80009e0:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 80009e2:	4b0b      	ldr	r3, [pc, #44]	@ (8000a10 <MX_I2S3_Init+0x54>)
 80009e4:	f64a 4244 	movw	r2, #44100	@ 0xac44
 80009e8:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80009ea:	4b09      	ldr	r3, [pc, #36]	@ (8000a10 <MX_I2S3_Init+0x54>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 80009f0:	4b07      	ldr	r3, [pc, #28]	@ (8000a10 <MX_I2S3_Init+0x54>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80009f6:	4b06      	ldr	r3, [pc, #24]	@ (8000a10 <MX_I2S3_Init+0x54>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80009fc:	4804      	ldr	r0, [pc, #16]	@ (8000a10 <MX_I2S3_Init+0x54>)
 80009fe:	f002 fc61 	bl	80032c4 <HAL_I2S_Init>
 8000a02:	4603      	mov	r3, r0
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d001      	beq.n	8000a0c <MX_I2S3_Init+0x50>
  {
    Error_Handler();
 8000a08:	f000 fb76 	bl	80010f8 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8000a0c:	bf00      	nop
 8000a0e:	bd80      	pop	{r7, pc}
 8000a10:	20000124 	.word	0x20000124
 8000a14:	40003c00 	.word	0x40003c00

08000a18 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b08c      	sub	sp, #48	@ 0x30
 8000a1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000a1e:	f107 030c 	add.w	r3, r7, #12
 8000a22:	2224      	movs	r2, #36	@ 0x24
 8000a24:	2100      	movs	r1, #0
 8000a26:	4618      	mov	r0, r3
 8000a28:	f009 fd7c 	bl	800a524 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a2c:	1d3b      	adds	r3, r7, #4
 8000a2e:	2200      	movs	r2, #0
 8000a30:	601a      	str	r2, [r3, #0]
 8000a32:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000a34:	4b22      	ldr	r3, [pc, #136]	@ (8000ac0 <MX_TIM1_Init+0xa8>)
 8000a36:	4a23      	ldr	r2, [pc, #140]	@ (8000ac4 <MX_TIM1_Init+0xac>)
 8000a38:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000a3a:	4b21      	ldr	r3, [pc, #132]	@ (8000ac0 <MX_TIM1_Init+0xa8>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a40:	4b1f      	ldr	r3, [pc, #124]	@ (8000ac0 <MX_TIM1_Init+0xa8>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xFFFF;
 8000a46:	4b1e      	ldr	r3, [pc, #120]	@ (8000ac0 <MX_TIM1_Init+0xa8>)
 8000a48:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000a4c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a4e:	4b1c      	ldr	r3, [pc, #112]	@ (8000ac0 <MX_TIM1_Init+0xa8>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000a54:	4b1a      	ldr	r3, [pc, #104]	@ (8000ac0 <MX_TIM1_Init+0xa8>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a5a:	4b19      	ldr	r3, [pc, #100]	@ (8000ac0 <MX_TIM1_Init+0xa8>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8000a60:	2301      	movs	r3, #1
 8000a62:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000a64:	2300      	movs	r3, #0
 8000a66:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000a68:	2301      	movs	r3, #1
 8000a6a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 4;
 8000a70:	2304      	movs	r3, #4
 8000a72:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000a74:	2300      	movs	r3, #0
 8000a76:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000a78:	2301      	movs	r3, #1
 8000a7a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 4;
 8000a80:	2304      	movs	r3, #4
 8000a82:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8000a84:	f107 030c 	add.w	r3, r7, #12
 8000a88:	4619      	mov	r1, r3
 8000a8a:	480d      	ldr	r0, [pc, #52]	@ (8000ac0 <MX_TIM1_Init+0xa8>)
 8000a8c:	f004 fc50 	bl	8005330 <HAL_TIM_Encoder_Init>
 8000a90:	4603      	mov	r3, r0
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d001      	beq.n	8000a9a <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8000a96:	f000 fb2f 	bl	80010f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000aa2:	1d3b      	adds	r3, r7, #4
 8000aa4:	4619      	mov	r1, r3
 8000aa6:	4806      	ldr	r0, [pc, #24]	@ (8000ac0 <MX_TIM1_Init+0xa8>)
 8000aa8:	f004 ff5a 	bl	8005960 <HAL_TIMEx_MasterConfigSynchronization>
 8000aac:	4603      	mov	r3, r0
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d001      	beq.n	8000ab6 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8000ab2:	f000 fb21 	bl	80010f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000ab6:	bf00      	nop
 8000ab8:	3730      	adds	r7, #48	@ 0x30
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	bf00      	nop
 8000ac0:	2000022c 	.word	0x2000022c
 8000ac4:	40010000 	.word	0x40010000

08000ac8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000acc:	4b11      	ldr	r3, [pc, #68]	@ (8000b14 <MX_USART2_UART_Init+0x4c>)
 8000ace:	4a12      	ldr	r2, [pc, #72]	@ (8000b18 <MX_USART2_UART_Init+0x50>)
 8000ad0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000ad2:	4b10      	ldr	r3, [pc, #64]	@ (8000b14 <MX_USART2_UART_Init+0x4c>)
 8000ad4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ad8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000ada:	4b0e      	ldr	r3, [pc, #56]	@ (8000b14 <MX_USART2_UART_Init+0x4c>)
 8000adc:	2200      	movs	r2, #0
 8000ade:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000ae0:	4b0c      	ldr	r3, [pc, #48]	@ (8000b14 <MX_USART2_UART_Init+0x4c>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000ae6:	4b0b      	ldr	r3, [pc, #44]	@ (8000b14 <MX_USART2_UART_Init+0x4c>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000aec:	4b09      	ldr	r3, [pc, #36]	@ (8000b14 <MX_USART2_UART_Init+0x4c>)
 8000aee:	220c      	movs	r2, #12
 8000af0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000af2:	4b08      	ldr	r3, [pc, #32]	@ (8000b14 <MX_USART2_UART_Init+0x4c>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000af8:	4b06      	ldr	r3, [pc, #24]	@ (8000b14 <MX_USART2_UART_Init+0x4c>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000afe:	4805      	ldr	r0, [pc, #20]	@ (8000b14 <MX_USART2_UART_Init+0x4c>)
 8000b00:	f004 ffbe 	bl	8005a80 <HAL_UART_Init>
 8000b04:	4603      	mov	r3, r0
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d001      	beq.n	8000b0e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000b0a:	f000 faf5 	bl	80010f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000b0e:	bf00      	nop
 8000b10:	bd80      	pop	{r7, pc}
 8000b12:	bf00      	nop
 8000b14:	20000274 	.word	0x20000274
 8000b18:	40004400 	.word	0x40004400

08000b1c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b082      	sub	sp, #8
 8000b20:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b22:	2300      	movs	r3, #0
 8000b24:	607b      	str	r3, [r7, #4]
 8000b26:	4b10      	ldr	r3, [pc, #64]	@ (8000b68 <MX_DMA_Init+0x4c>)
 8000b28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b2a:	4a0f      	ldr	r2, [pc, #60]	@ (8000b68 <MX_DMA_Init+0x4c>)
 8000b2c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000b30:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b32:	4b0d      	ldr	r3, [pc, #52]	@ (8000b68 <MX_DMA_Init+0x4c>)
 8000b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b36:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000b3a:	607b      	str	r3, [r7, #4]
 8000b3c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8000b3e:	2200      	movs	r2, #0
 8000b40:	2105      	movs	r1, #5
 8000b42:	200e      	movs	r0, #14
 8000b44:	f001 f9a6 	bl	8001e94 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000b48:	200e      	movs	r0, #14
 8000b4a:	f001 f9bf 	bl	8001ecc <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8000b4e:	2200      	movs	r2, #0
 8000b50:	2105      	movs	r1, #5
 8000b52:	2010      	movs	r0, #16
 8000b54:	f001 f99e 	bl	8001e94 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000b58:	2010      	movs	r0, #16
 8000b5a:	f001 f9b7 	bl	8001ecc <HAL_NVIC_EnableIRQ>

}
 8000b5e:	bf00      	nop
 8000b60:	3708      	adds	r7, #8
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	bf00      	nop
 8000b68:	40023800 	.word	0x40023800

08000b6c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b08a      	sub	sp, #40	@ 0x28
 8000b70:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b72:	f107 0314 	add.w	r3, r7, #20
 8000b76:	2200      	movs	r2, #0
 8000b78:	601a      	str	r2, [r3, #0]
 8000b7a:	605a      	str	r2, [r3, #4]
 8000b7c:	609a      	str	r2, [r3, #8]
 8000b7e:	60da      	str	r2, [r3, #12]
 8000b80:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b82:	2300      	movs	r3, #0
 8000b84:	613b      	str	r3, [r7, #16]
 8000b86:	4b3c      	ldr	r3, [pc, #240]	@ (8000c78 <MX_GPIO_Init+0x10c>)
 8000b88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b8a:	4a3b      	ldr	r2, [pc, #236]	@ (8000c78 <MX_GPIO_Init+0x10c>)
 8000b8c:	f043 0304 	orr.w	r3, r3, #4
 8000b90:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b92:	4b39      	ldr	r3, [pc, #228]	@ (8000c78 <MX_GPIO_Init+0x10c>)
 8000b94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b96:	f003 0304 	and.w	r3, r3, #4
 8000b9a:	613b      	str	r3, [r7, #16]
 8000b9c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	60fb      	str	r3, [r7, #12]
 8000ba2:	4b35      	ldr	r3, [pc, #212]	@ (8000c78 <MX_GPIO_Init+0x10c>)
 8000ba4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ba6:	4a34      	ldr	r2, [pc, #208]	@ (8000c78 <MX_GPIO_Init+0x10c>)
 8000ba8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000bac:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bae:	4b32      	ldr	r3, [pc, #200]	@ (8000c78 <MX_GPIO_Init+0x10c>)
 8000bb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000bb6:	60fb      	str	r3, [r7, #12]
 8000bb8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bba:	2300      	movs	r3, #0
 8000bbc:	60bb      	str	r3, [r7, #8]
 8000bbe:	4b2e      	ldr	r3, [pc, #184]	@ (8000c78 <MX_GPIO_Init+0x10c>)
 8000bc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bc2:	4a2d      	ldr	r2, [pc, #180]	@ (8000c78 <MX_GPIO_Init+0x10c>)
 8000bc4:	f043 0301 	orr.w	r3, r3, #1
 8000bc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bca:	4b2b      	ldr	r3, [pc, #172]	@ (8000c78 <MX_GPIO_Init+0x10c>)
 8000bcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bce:	f003 0301 	and.w	r3, r3, #1
 8000bd2:	60bb      	str	r3, [r7, #8]
 8000bd4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	607b      	str	r3, [r7, #4]
 8000bda:	4b27      	ldr	r3, [pc, #156]	@ (8000c78 <MX_GPIO_Init+0x10c>)
 8000bdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bde:	4a26      	ldr	r2, [pc, #152]	@ (8000c78 <MX_GPIO_Init+0x10c>)
 8000be0:	f043 0302 	orr.w	r3, r3, #2
 8000be4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000be6:	4b24      	ldr	r3, [pc, #144]	@ (8000c78 <MX_GPIO_Init+0x10c>)
 8000be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bea:	f003 0302 	and.w	r3, r3, #2
 8000bee:	607b      	str	r3, [r7, #4]
 8000bf0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	2120      	movs	r1, #32
 8000bf6:	4821      	ldr	r0, [pc, #132]	@ (8000c7c <MX_GPIO_Init+0x110>)
 8000bf8:	f001 fe7a 	bl	80028f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Bp_Blue_Pin */
  GPIO_InitStruct.Pin = Bp_Blue_Pin;
 8000bfc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c00:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000c02:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000c06:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Bp_Blue_GPIO_Port, &GPIO_InitStruct);
 8000c0c:	f107 0314 	add.w	r3, r7, #20
 8000c10:	4619      	mov	r1, r3
 8000c12:	481b      	ldr	r0, [pc, #108]	@ (8000c80 <MX_GPIO_Init+0x114>)
 8000c14:	f001 fcd8 	bl	80025c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000c18:	2320      	movs	r3, #32
 8000c1a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c1c:	2301      	movs	r3, #1
 8000c1e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c20:	2300      	movs	r3, #0
 8000c22:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c24:	2300      	movs	r3, #0
 8000c26:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000c28:	f107 0314 	add.w	r3, r7, #20
 8000c2c:	4619      	mov	r1, r3
 8000c2e:	4813      	ldr	r0, [pc, #76]	@ (8000c7c <MX_GPIO_Init+0x110>)
 8000c30:	f001 fcca 	bl	80025c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : enco_Bp_Pin */
  GPIO_InitStruct.Pin = enco_Bp_Pin;
 8000c34:	2320      	movs	r3, #32
 8000c36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000c38:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000c3c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c3e:	2301      	movs	r3, #1
 8000c40:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(enco_Bp_GPIO_Port, &GPIO_InitStruct);
 8000c42:	f107 0314 	add.w	r3, r7, #20
 8000c46:	4619      	mov	r1, r3
 8000c48:	480e      	ldr	r0, [pc, #56]	@ (8000c84 <MX_GPIO_Init+0x118>)
 8000c4a:	f001 fcbd 	bl	80025c8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8000c4e:	2200      	movs	r2, #0
 8000c50:	2105      	movs	r1, #5
 8000c52:	2017      	movs	r0, #23
 8000c54:	f001 f91e 	bl	8001e94 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000c58:	2017      	movs	r0, #23
 8000c5a:	f001 f937 	bl	8001ecc <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8000c5e:	2200      	movs	r2, #0
 8000c60:	2105      	movs	r1, #5
 8000c62:	2028      	movs	r0, #40	@ 0x28
 8000c64:	f001 f916 	bl	8001e94 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000c68:	2028      	movs	r0, #40	@ 0x28
 8000c6a:	f001 f92f 	bl	8001ecc <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000c6e:	bf00      	nop
 8000c70:	3728      	adds	r7, #40	@ 0x28
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	bf00      	nop
 8000c78:	40023800 	.word	0x40023800
 8000c7c:	40020000 	.word	0x40020000
 8000c80:	40020800 	.word	0x40020800
 8000c84:	40020400 	.word	0x40020400

08000c88 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b082      	sub	sp, #8
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	4603      	mov	r3, r0
 8000c90:	80fb      	strh	r3, [r7, #6]
	switch (GPIO_Pin) {
 8000c92:	88fb      	ldrh	r3, [r7, #6]
 8000c94:	2b20      	cmp	r3, #32
 8000c96:	d003      	beq.n	8000ca0 <HAL_GPIO_EXTI_Callback+0x18>
 8000c98:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000c9c:	d009      	beq.n	8000cb2 <HAL_GPIO_EXTI_Callback+0x2a>
			HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
			__HAL_TIM_SET_COUNTER(&htim1,0);//On reset le compteur lors de l'appuie sur Bp
			i2s_enco_bp_flags ^= 1U;
			break;
		default:
			break;
 8000c9e:	e017      	b.n	8000cd0 <HAL_GPIO_EXTI_Callback+0x48>
			HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000ca0:	2120      	movs	r1, #32
 8000ca2:	480d      	ldr	r0, [pc, #52]	@ (8000cd8 <HAL_GPIO_EXTI_Callback+0x50>)
 8000ca4:	f001 fe3d 	bl	8002922 <HAL_GPIO_TogglePin>
			__HAL_TIM_SET_COUNTER(&htim1,0);//On reset le compteur lors de l'appuie sur Bp
 8000ca8:	4b0c      	ldr	r3, [pc, #48]	@ (8000cdc <HAL_GPIO_EXTI_Callback+0x54>)
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	2200      	movs	r2, #0
 8000cae:	625a      	str	r2, [r3, #36]	@ 0x24
			break;
 8000cb0:	e00e      	b.n	8000cd0 <HAL_GPIO_EXTI_Callback+0x48>
			HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000cb2:	2120      	movs	r1, #32
 8000cb4:	4808      	ldr	r0, [pc, #32]	@ (8000cd8 <HAL_GPIO_EXTI_Callback+0x50>)
 8000cb6:	f001 fe34 	bl	8002922 <HAL_GPIO_TogglePin>
			__HAL_TIM_SET_COUNTER(&htim1,0);//On reset le compteur lors de l'appuie sur Bp
 8000cba:	4b08      	ldr	r3, [pc, #32]	@ (8000cdc <HAL_GPIO_EXTI_Callback+0x54>)
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	625a      	str	r2, [r3, #36]	@ 0x24
			i2s_enco_bp_flags ^= 1U;
 8000cc2:	4b07      	ldr	r3, [pc, #28]	@ (8000ce0 <HAL_GPIO_EXTI_Callback+0x58>)
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	f083 0301 	eor.w	r3, r3, #1
 8000cca:	4a05      	ldr	r2, [pc, #20]	@ (8000ce0 <HAL_GPIO_EXTI_Callback+0x58>)
 8000ccc:	6013      	str	r3, [r2, #0]
			break;
 8000cce:	bf00      	nop
	}
}
 8000cd0:	bf00      	nop
 8000cd2:	3708      	adds	r7, #8
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd80      	pop	{r7, pc}
 8000cd8:	40020000 	.word	0x40020000
 8000cdc:	2000022c 	.word	0x2000022c
 8000ce0:	20000adc 	.word	0x20000adc

08000ce4 <__io_putchar>:

int __io_putchar(int ch)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b082      	sub	sp, #8
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
/* Custom implementation of fputc here */
HAL_UART_Transmit(&huart2, (uint8_t* )&ch, 1, 0xFFFF);
 8000cec:	1d39      	adds	r1, r7, #4
 8000cee:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000cf2:	2201      	movs	r2, #1
 8000cf4:	4803      	ldr	r0, [pc, #12]	@ (8000d04 <__io_putchar+0x20>)
 8000cf6:	f004 ff13 	bl	8005b20 <HAL_UART_Transmit>
return ch;
 8000cfa:	687b      	ldr	r3, [r7, #4]
}
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	3708      	adds	r7, #8
 8000d00:	46bd      	mov	sp, r7
 8000d02:	bd80      	pop	{r7, pc}
 8000d04:	20000274 	.word	0x20000274

08000d08 <HAL_I2S_RxHalfCpltCallback>:

void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b082      	sub	sp, #8
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
    // RX moiti de buffer : 1re moiti prte
    if (hi2s->Instance == hi2s2.Instance)
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	681a      	ldr	r2, [r3, #0]
 8000d14:	4b09      	ldr	r3, [pc, #36]	@ (8000d3c <HAL_I2S_RxHalfCpltCallback+0x34>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	429a      	cmp	r2, r3
 8000d1a:	d10a      	bne.n	8000d32 <HAL_I2S_RxHalfCpltCallback+0x2a>
    {
        i2s_dma_flags |= I2S_DMA_FLAG_HALF;
 8000d1c:	4b08      	ldr	r3, [pc, #32]	@ (8000d40 <HAL_I2S_RxHalfCpltCallback+0x38>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	f043 0301 	orr.w	r3, r3, #1
 8000d24:	4a06      	ldr	r2, [pc, #24]	@ (8000d40 <HAL_I2S_RxHalfCpltCallback+0x38>)
 8000d26:	6013      	str	r3, [r2, #0]
        osSemaphoreRelease(AudioSemHandle);
 8000d28:	4b06      	ldr	r3, [pc, #24]	@ (8000d44 <HAL_I2S_RxHalfCpltCallback+0x3c>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	f005 fdcf 	bl	80068d0 <osSemaphoreRelease>
    }

}
 8000d32:	bf00      	nop
 8000d34:	3708      	adds	r7, #8
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	bf00      	nop
 8000d3c:	200000dc 	.word	0x200000dc
 8000d40:	20000ad8 	.word	0x20000ad8
 8000d44:	200002cc 	.word	0x200002cc

08000d48 <HAL_I2S_RxCpltCallback>:

void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b082      	sub	sp, #8
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
    // RX fin de buffer : 2e moiti prte
    if (hi2s->Instance == hi2s2.Instance)
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	681a      	ldr	r2, [r3, #0]
 8000d54:	4b09      	ldr	r3, [pc, #36]	@ (8000d7c <HAL_I2S_RxCpltCallback+0x34>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	429a      	cmp	r2, r3
 8000d5a:	d10a      	bne.n	8000d72 <HAL_I2S_RxCpltCallback+0x2a>
    {
		i2s_dma_flags |= I2S_DMA_FLAG_FULL;
 8000d5c:	4b08      	ldr	r3, [pc, #32]	@ (8000d80 <HAL_I2S_RxCpltCallback+0x38>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	f043 0302 	orr.w	r3, r3, #2
 8000d64:	4a06      	ldr	r2, [pc, #24]	@ (8000d80 <HAL_I2S_RxCpltCallback+0x38>)
 8000d66:	6013      	str	r3, [r2, #0]
        osSemaphoreRelease(AudioSemHandle);
 8000d68:	4b06      	ldr	r3, [pc, #24]	@ (8000d84 <HAL_I2S_RxCpltCallback+0x3c>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	f005 fdaf 	bl	80068d0 <osSemaphoreRelease>
    }
}
 8000d72:	bf00      	nop
 8000d74:	3708      	adds	r7, #8
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}
 8000d7a:	bf00      	nop
 8000d7c:	200000dc 	.word	0x200000dc
 8000d80:	20000ad8 	.word	0x20000ad8
 8000d84:	200002cc 	.word	0x200002cc

08000d88 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b082      	sub	sp, #8
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */

  /* Infinite loop */
  for(;;)
  {
	osDelay(1);
 8000d90:	2001      	movs	r0, #1
 8000d92:	f005 fbc1 	bl	8006518 <osDelay>
 8000d96:	e7fb      	b.n	8000d90 <StartDefaultTask+0x8>

08000d98 <StartReadEncTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReadEncTask */
void StartReadEncTask(void *argument)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b086      	sub	sp, #24
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartReadEncTask */
	uint32_t CMPT = 0;
 8000da0:	2300      	movs	r3, #0
 8000da2:	60fb      	str	r3, [r7, #12]
	uint32_t CMPT_OLD;
	CMPT_OLD = CMPT;
 8000da4:	68fb      	ldr	r3, [r7, #12]
 8000da6:	617b      	str	r3, [r7, #20]
	uint32_t last_mode = i2s_enco_bp_flags;
 8000da8:	4b28      	ldr	r3, [pc, #160]	@ (8000e4c <StartReadEncTask+0xb4>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	613b      	str	r3, [r7, #16]
  /* Infinite loop */
	for(;;)
	{
	  if (i2s_enco_bp_flags != last_mode) {
 8000dae:	4b27      	ldr	r3, [pc, #156]	@ (8000e4c <StartReadEncTask+0xb4>)
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	693a      	ldr	r2, [r7, #16]
 8000db4:	429a      	cmp	r2, r3
 8000db6:	d005      	beq.n	8000dc4 <StartReadEncTask+0x2c>
		  CMPT_OLD = EncoderSteps();
 8000db8:	f7ff fc18 	bl	80005ec <EncoderSteps>
 8000dbc:	6178      	str	r0, [r7, #20]
		  last_mode = i2s_enco_bp_flags;
 8000dbe:	4b23      	ldr	r3, [pc, #140]	@ (8000e4c <StartReadEncTask+0xb4>)
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	613b      	str	r3, [r7, #16]
	  }

	  CMPT = EncoderSteps();
 8000dc4:	f7ff fc12 	bl	80005ec <EncoderSteps>
 8000dc8:	60f8      	str	r0, [r7, #12]
	  int32_t delta = (int32_t)((int16_t)(CMPT - CMPT_OLD));
 8000dca:	68fb      	ldr	r3, [r7, #12]
 8000dcc:	b29a      	uxth	r2, r3
 8000dce:	697b      	ldr	r3, [r7, #20]
 8000dd0:	b29b      	uxth	r3, r3
 8000dd2:	1ad3      	subs	r3, r2, r3
 8000dd4:	b29b      	uxth	r3, r3
 8000dd6:	b21b      	sxth	r3, r3
 8000dd8:	60bb      	str	r3, [r7, #8]
	  if (delta != 0) {
 8000dda:	68bb      	ldr	r3, [r7, #8]
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d031      	beq.n	8000e44 <StartReadEncTask+0xac>
		  switch (i2s_enco_bp_flags) {
 8000de0:	4b1a      	ldr	r3, [pc, #104]	@ (8000e4c <StartReadEncTask+0xb4>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d002      	beq.n	8000dee <StartReadEncTask+0x56>
 8000de8:	2b01      	cmp	r3, #1
 8000dea:	d007      	beq.n	8000dfc <StartReadEncTask+0x64>
					}
				}
				osEventFlagsSet(WaitNewValHandle, I2S_ENCO_SUB_MENU_FLAG);
				break;
			default:
				break;
 8000dec:	e028      	b.n	8000e40 <StartReadEncTask+0xa8>
				osEventFlagsSet(WaitNewValHandle, I2S_ENCO_MENU_FLAG);
 8000dee:	4b18      	ldr	r3, [pc, #96]	@ (8000e50 <StartReadEncTask+0xb8>)
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	2102      	movs	r1, #2
 8000df4:	4618      	mov	r0, r3
 8000df6:	f005 fbe9 	bl	80065cc <osEventFlagsSet>
				break;
 8000dfa:	e021      	b.n	8000e40 <StartReadEncTask+0xa8>
				if(menu_index == 0U)
 8000dfc:	4b15      	ldr	r3, [pc, #84]	@ (8000e54 <StartReadEncTask+0xbc>)
 8000dfe:	781b      	ldrb	r3, [r3, #0]
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d116      	bne.n	8000e32 <StartReadEncTask+0x9a>
					GainValue += delta;
 8000e04:	4b14      	ldr	r3, [pc, #80]	@ (8000e58 <StartReadEncTask+0xc0>)
 8000e06:	681a      	ldr	r2, [r3, #0]
 8000e08:	68bb      	ldr	r3, [r7, #8]
 8000e0a:	4413      	add	r3, r2
 8000e0c:	4a12      	ldr	r2, [pc, #72]	@ (8000e58 <StartReadEncTask+0xc0>)
 8000e0e:	6013      	str	r3, [r2, #0]
					if (GainValue < AUDIO_GAIN_MIN) {
 8000e10:	4b11      	ldr	r3, [pc, #68]	@ (8000e58 <StartReadEncTask+0xc0>)
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	f113 0f03 	cmn.w	r3, #3
 8000e18:	da04      	bge.n	8000e24 <StartReadEncTask+0x8c>
						GainValue = AUDIO_GAIN_MIN;
 8000e1a:	4b0f      	ldr	r3, [pc, #60]	@ (8000e58 <StartReadEncTask+0xc0>)
 8000e1c:	f06f 0202 	mvn.w	r2, #2
 8000e20:	601a      	str	r2, [r3, #0]
 8000e22:	e006      	b.n	8000e32 <StartReadEncTask+0x9a>
					else if(GainValue > AUDIO_GAIN_MAX){
 8000e24:	4b0c      	ldr	r3, [pc, #48]	@ (8000e58 <StartReadEncTask+0xc0>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	2b03      	cmp	r3, #3
 8000e2a:	dd02      	ble.n	8000e32 <StartReadEncTask+0x9a>
						GainValue = AUDIO_GAIN_MAX;
 8000e2c:	4b0a      	ldr	r3, [pc, #40]	@ (8000e58 <StartReadEncTask+0xc0>)
 8000e2e:	2203      	movs	r2, #3
 8000e30:	601a      	str	r2, [r3, #0]
				osEventFlagsSet(WaitNewValHandle, I2S_ENCO_SUB_MENU_FLAG);
 8000e32:	4b07      	ldr	r3, [pc, #28]	@ (8000e50 <StartReadEncTask+0xb8>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	2101      	movs	r1, #1
 8000e38:	4618      	mov	r0, r3
 8000e3a:	f005 fbc7 	bl	80065cc <osEventFlagsSet>
				break;
 8000e3e:	bf00      	nop
		  }
		  CMPT_OLD = CMPT;
 8000e40:	68fb      	ldr	r3, [r7, #12]
 8000e42:	617b      	str	r3, [r7, #20]
	  }

	osThreadYield();
 8000e44:	f005 fb48 	bl	80064d8 <osThreadYield>
	{
 8000e48:	e7b1      	b.n	8000dae <StartReadEncTask+0x16>
 8000e4a:	bf00      	nop
 8000e4c:	20000adc 	.word	0x20000adc
 8000e50:	200002d0 	.word	0x200002d0
 8000e54:	20000ae0 	.word	0x20000ae0
 8000e58:	20000ad4 	.word	0x20000ad4

08000e5c <StartAudioTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartAudioTask */
void StartAudioTask(void *argument)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b082      	sub	sp, #8
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartAudioTask */
    if (HAL_I2S_Transmit_DMA(&hi2s3, (uint16_t*)i2s2_buffer, buffer_size) != HAL_OK)
 8000e64:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e68:	4924      	ldr	r1, [pc, #144]	@ (8000efc <StartAudioTask+0xa0>)
 8000e6a:	4825      	ldr	r0, [pc, #148]	@ (8000f00 <StartAudioTask+0xa4>)
 8000e6c:	f002 fb22 	bl	80034b4 <HAL_I2S_Transmit_DMA>
 8000e70:	4603      	mov	r3, r0
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d004      	beq.n	8000e80 <StartAudioTask+0x24>
    {
        printf("ERR: I2S3 RX DMA\n");
 8000e76:	4823      	ldr	r0, [pc, #140]	@ (8000f04 <StartAudioTask+0xa8>)
 8000e78:	f009 fa3e 	bl	800a2f8 <puts>
        Error_Handler();
 8000e7c:	f000 f93c 	bl	80010f8 <Error_Handler>
    }
    if (HAL_I2S_Receive_DMA(&hi2s2,(uint16_t*)i2s3_buffer, buffer_size) != HAL_OK)
 8000e80:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e84:	4920      	ldr	r1, [pc, #128]	@ (8000f08 <StartAudioTask+0xac>)
 8000e86:	4821      	ldr	r0, [pc, #132]	@ (8000f0c <StartAudioTask+0xb0>)
 8000e88:	f002 fbb8 	bl	80035fc <HAL_I2S_Receive_DMA>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d004      	beq.n	8000e9c <StartAudioTask+0x40>
    {
        printf("ERR: I2S2 TX DMA\n");
 8000e92:	481f      	ldr	r0, [pc, #124]	@ (8000f10 <StartAudioTask+0xb4>)
 8000e94:	f009 fa30 	bl	800a2f8 <puts>
        Error_Handler();
 8000e98:	f000 f92e 	bl	80010f8 <Error_Handler>
    }
    for (;;)
    {
		osSemaphoreAcquire(AudioSemHandle, osWaitForever);
 8000e9c:	4b1d      	ldr	r3, [pc, #116]	@ (8000f14 <StartAudioTask+0xb8>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	f005 fcc1 	bl	800682c <osSemaphoreAcquire>
		if (i2s_dma_flags & I2S_DMA_FLAG_HALF)
 8000eaa:	4b1b      	ldr	r3, [pc, #108]	@ (8000f18 <StartAudioTask+0xbc>)
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	f003 0301 	and.w	r3, r3, #1
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d00d      	beq.n	8000ed2 <StartAudioTask+0x76>
		{
			i2s_dma_flags &= ~I2S_DMA_FLAG_HALF;
 8000eb6:	4b18      	ldr	r3, [pc, #96]	@ (8000f18 <StartAudioTask+0xbc>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	f023 0301 	bic.w	r3, r3, #1
 8000ebe:	4a16      	ldr	r2, [pc, #88]	@ (8000f18 <StartAudioTask+0xbc>)
 8000ec0:	6013      	str	r3, [r2, #0]
			//memcpy(i2s2_buffer, i2s3_buffer, I2S_HALF_BUFFER_SIZE * sizeof(int16_t));
			ApplyGain(i2s3_buffer, i2s2_buffer, I2S_HALF_BUFFER_SIZE, GainValue);
 8000ec2:	4b16      	ldr	r3, [pc, #88]	@ (8000f1c <StartAudioTask+0xc0>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000eca:	490c      	ldr	r1, [pc, #48]	@ (8000efc <StartAudioTask+0xa0>)
 8000ecc:	480e      	ldr	r0, [pc, #56]	@ (8000f08 <StartAudioTask+0xac>)
 8000ece:	f7ff fb9b 	bl	8000608 <ApplyGain>

		}

		if (i2s_dma_flags & I2S_DMA_FLAG_FULL)
 8000ed2:	4b11      	ldr	r3, [pc, #68]	@ (8000f18 <StartAudioTask+0xbc>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	f003 0302 	and.w	r3, r3, #2
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d0de      	beq.n	8000e9c <StartAudioTask+0x40>
		{
			i2s_dma_flags &= ~I2S_DMA_FLAG_FULL;
 8000ede:	4b0e      	ldr	r3, [pc, #56]	@ (8000f18 <StartAudioTask+0xbc>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	f023 0302 	bic.w	r3, r3, #2
 8000ee6:	4a0c      	ldr	r2, [pc, #48]	@ (8000f18 <StartAudioTask+0xbc>)
 8000ee8:	6013      	str	r3, [r2, #0]
			//memcpy(&i2s2_buffer[I2S_HALF_BUFFER_SIZE], &i2s3_buffer[I2S_HALF_BUFFER_SIZE], I2S_HALF_BUFFER_SIZE * sizeof(int16_t));
			ApplyGain(&i2s3_buffer[I2S_HALF_BUFFER_SIZE], &i2s2_buffer[I2S_HALF_BUFFER_SIZE], I2S_HALF_BUFFER_SIZE, GainValue);
 8000eea:	4b0c      	ldr	r3, [pc, #48]	@ (8000f1c <StartAudioTask+0xc0>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000ef2:	490b      	ldr	r1, [pc, #44]	@ (8000f20 <StartAudioTask+0xc4>)
 8000ef4:	480b      	ldr	r0, [pc, #44]	@ (8000f24 <StartAudioTask+0xc8>)
 8000ef6:	f7ff fb87 	bl	8000608 <ApplyGain>
		osSemaphoreAcquire(AudioSemHandle, osWaitForever);
 8000efa:	e7cf      	b.n	8000e9c <StartAudioTask+0x40>
 8000efc:	200006d4 	.word	0x200006d4
 8000f00:	20000124 	.word	0x20000124
 8000f04:	0800b274 	.word	0x0800b274
 8000f08:	200002d4 	.word	0x200002d4
 8000f0c:	200000dc 	.word	0x200000dc
 8000f10:	0800b288 	.word	0x0800b288
 8000f14:	200002cc 	.word	0x200002cc
 8000f18:	20000ad8 	.word	0x20000ad8
 8000f1c:	20000ad4 	.word	0x20000ad4
 8000f20:	200008d4 	.word	0x200008d4
 8000f24:	200004d4 	.word	0x200004d4

08000f28 <StartDisplayTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartDisplayTask */
void StartDisplayTask(void *argument)
{
 8000f28:	b590      	push	{r4, r7, lr}
 8000f2a:	b08d      	sub	sp, #52	@ 0x34
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDisplayTask */

	__HAL_TIM_SET_COUNTER(&htim1,0);
 8000f30:	4b61      	ldr	r3, [pc, #388]	@ (80010b8 <StartDisplayTask+0x190>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	2200      	movs	r2, #0
 8000f36:	625a      	str	r2, [r3, #36]	@ 0x24

	uint32_t flags;
	char buffer[32] = " ";
 8000f38:	2320      	movs	r3, #32
 8000f3a:	60fb      	str	r3, [r7, #12]
 8000f3c:	f107 0310 	add.w	r3, r7, #16
 8000f40:	2200      	movs	r2, #0
 8000f42:	601a      	str	r2, [r3, #0]
 8000f44:	605a      	str	r2, [r3, #4]
 8000f46:	609a      	str	r2, [r3, #8]
 8000f48:	60da      	str	r2, [r3, #12]
 8000f4a:	611a      	str	r2, [r3, #16]
 8000f4c:	615a      	str	r2, [r3, #20]
 8000f4e:	619a      	str	r2, [r3, #24]
  lcd_clear();
 8000f50:	f000 fd40 	bl	80019d4 <lcd_clear>
  MenuDisplay(EncoderSteps()%MENU_COUNT, buffer, sizeof(buffer));
 8000f54:	f7ff fb4a 	bl	80005ec <EncoderSteps>
 8000f58:	4601      	mov	r1, r0
 8000f5a:	4b58      	ldr	r3, [pc, #352]	@ (80010bc <StartDisplayTask+0x194>)
 8000f5c:	fba3 2301 	umull	r2, r3, r3, r1
 8000f60:	085a      	lsrs	r2, r3, #1
 8000f62:	4613      	mov	r3, r2
 8000f64:	005b      	lsls	r3, r3, #1
 8000f66:	4413      	add	r3, r2
 8000f68:	1aca      	subs	r2, r1, r3
 8000f6a:	b2d3      	uxtb	r3, r2
 8000f6c:	f107 010c 	add.w	r1, r7, #12
 8000f70:	2220      	movs	r2, #32
 8000f72:	4618      	mov	r0, r3
 8000f74:	f000 fde6 	bl	8001b44 <MenuDisplay>
  lcd_write(buffer);
 8000f78:	f107 030c 	add.w	r3, r7, #12
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f000 fd71 	bl	8001a64 <lcd_write>
  lcd_put_cursor(1, 0);
 8000f82:	2100      	movs	r1, #0
 8000f84:	2001      	movs	r0, #1
 8000f86:	f000 fd53 	bl	8001a30 <lcd_put_cursor>
  SubMenuDisplay(menu_index, GainValue, buffer, sizeof(buffer));
 8000f8a:	4b4d      	ldr	r3, [pc, #308]	@ (80010c0 <StartDisplayTask+0x198>)
 8000f8c:	7818      	ldrb	r0, [r3, #0]
 8000f8e:	4b4d      	ldr	r3, [pc, #308]	@ (80010c4 <StartDisplayTask+0x19c>)
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	b219      	sxth	r1, r3
 8000f94:	f107 020c 	add.w	r2, r7, #12
 8000f98:	2320      	movs	r3, #32
 8000f9a:	f000 fdfd 	bl	8001b98 <SubMenuDisplay>
  lcd_write(buffer);
 8000f9e:	f107 030c 	add.w	r3, r7, #12
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	f000 fd5e 	bl	8001a64 <lcd_write>

	/* Infinite loop */
	for(;;)
	{
		flags = osEventFlagsWait(WaitNewValHandle, I2S_ENCO_SUB_MENU_FLAG | I2S_ENCO_MENU_FLAG, osFlagsWaitAny, osWaitForever);
 8000fa8:	4b47      	ldr	r3, [pc, #284]	@ (80010c8 <StartDisplayTask+0x1a0>)
 8000faa:	6818      	ldr	r0, [r3, #0]
 8000fac:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	2103      	movs	r1, #3
 8000fb4:	f005 fb4c 	bl	8006650 <osEventFlagsWait>
 8000fb8:	62f8      	str	r0, [r7, #44]	@ 0x2c
		switch (flags) {
 8000fba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fbc:	2b01      	cmp	r3, #1
 8000fbe:	d047      	beq.n	8001050 <StartDisplayTask+0x128>
 8000fc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fc2:	2b02      	cmp	r3, #2
 8000fc4:	d170      	bne.n	80010a8 <StartDisplayTask+0x180>
			case I2S_ENCO_MENU_FLAG:
				menu_index = EncoderSteps()%MENU_COUNT;
 8000fc6:	f7ff fb11 	bl	80005ec <EncoderSteps>
 8000fca:	4601      	mov	r1, r0
 8000fcc:	4b3b      	ldr	r3, [pc, #236]	@ (80010bc <StartDisplayTask+0x194>)
 8000fce:	fba3 2301 	umull	r2, r3, r3, r1
 8000fd2:	085a      	lsrs	r2, r3, #1
 8000fd4:	4613      	mov	r3, r2
 8000fd6:	005b      	lsls	r3, r3, #1
 8000fd8:	4413      	add	r3, r2
 8000fda:	1aca      	subs	r2, r1, r3
 8000fdc:	b2d2      	uxtb	r2, r2
 8000fde:	4b38      	ldr	r3, [pc, #224]	@ (80010c0 <StartDisplayTask+0x198>)
 8000fe0:	701a      	strb	r2, [r3, #0]
				lcd_clear();
 8000fe2:	f000 fcf7 	bl	80019d4 <lcd_clear>
				MenuDisplay(menu_index, buffer, sizeof(buffer));
 8000fe6:	4b36      	ldr	r3, [pc, #216]	@ (80010c0 <StartDisplayTask+0x198>)
 8000fe8:	781b      	ldrb	r3, [r3, #0]
 8000fea:	f107 010c 	add.w	r1, r7, #12
 8000fee:	2220      	movs	r2, #32
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f000 fda7 	bl	8001b44 <MenuDisplay>
				lcd_write(buffer);
 8000ff6:	f107 030c 	add.w	r3, r7, #12
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f000 fd32 	bl	8001a64 <lcd_write>
				lcd_put_cursor(1, 0);
 8001000:	2100      	movs	r1, #0
 8001002:	2001      	movs	r0, #1
 8001004:	f000 fd14 	bl	8001a30 <lcd_put_cursor>
				lcd_write(blank_line);
 8001008:	4830      	ldr	r0, [pc, #192]	@ (80010cc <StartDisplayTask+0x1a4>)
 800100a:	f000 fd2b 	bl	8001a64 <lcd_write>
				lcd_put_cursor(1, 0);
 800100e:	2100      	movs	r1, #0
 8001010:	2001      	movs	r0, #1
 8001012:	f000 fd0d 	bl	8001a30 <lcd_put_cursor>
				if (menu_index == 0U) {
 8001016:	4b2a      	ldr	r3, [pc, #168]	@ (80010c0 <StartDisplayTask+0x198>)
 8001018:	781b      	ldrb	r3, [r3, #0]
 800101a:	2b00      	cmp	r3, #0
 800101c:	d10a      	bne.n	8001034 <StartDisplayTask+0x10c>
					SubMenuDisplay(menu_index, GainValue, buffer, sizeof(buffer));
 800101e:	4b28      	ldr	r3, [pc, #160]	@ (80010c0 <StartDisplayTask+0x198>)
 8001020:	7818      	ldrb	r0, [r3, #0]
 8001022:	4b28      	ldr	r3, [pc, #160]	@ (80010c4 <StartDisplayTask+0x19c>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	b219      	sxth	r1, r3
 8001028:	f107 020c 	add.w	r2, r7, #12
 800102c:	2320      	movs	r3, #32
 800102e:	f000 fdb3 	bl	8001b98 <SubMenuDisplay>
 8001032:	e007      	b.n	8001044 <StartDisplayTask+0x11c>
				} else {
					SubMenuDisplay(menu_index, 0, buffer, sizeof(buffer));
 8001034:	4b22      	ldr	r3, [pc, #136]	@ (80010c0 <StartDisplayTask+0x198>)
 8001036:	7818      	ldrb	r0, [r3, #0]
 8001038:	f107 020c 	add.w	r2, r7, #12
 800103c:	2320      	movs	r3, #32
 800103e:	2100      	movs	r1, #0
 8001040:	f000 fdaa 	bl	8001b98 <SubMenuDisplay>
				}
				lcd_write(buffer);
 8001044:	f107 030c 	add.w	r3, r7, #12
 8001048:	4618      	mov	r0, r3
 800104a:	f000 fd0b 	bl	8001a64 <lcd_write>
				break;
 800104e:	e031      	b.n	80010b4 <StartDisplayTask+0x18c>
			case I2S_ENCO_SUB_MENU_FLAG:
				lcd_put_cursor(1, 0);
 8001050:	2100      	movs	r1, #0
 8001052:	2001      	movs	r0, #1
 8001054:	f000 fcec 	bl	8001a30 <lcd_put_cursor>
				lcd_write(blank_line);
 8001058:	481c      	ldr	r0, [pc, #112]	@ (80010cc <StartDisplayTask+0x1a4>)
 800105a:	f000 fd03 	bl	8001a64 <lcd_write>
				lcd_put_cursor(1, 0);
 800105e:	2100      	movs	r1, #0
 8001060:	2001      	movs	r0, #1
 8001062:	f000 fce5 	bl	8001a30 <lcd_put_cursor>
				if (menu_index == 0U) {
 8001066:	4b16      	ldr	r3, [pc, #88]	@ (80010c0 <StartDisplayTask+0x198>)
 8001068:	781b      	ldrb	r3, [r3, #0]
 800106a:	2b00      	cmp	r3, #0
 800106c:	d10a      	bne.n	8001084 <StartDisplayTask+0x15c>
					SubMenuDisplay(menu_index, GainValue, buffer, sizeof(buffer));
 800106e:	4b14      	ldr	r3, [pc, #80]	@ (80010c0 <StartDisplayTask+0x198>)
 8001070:	7818      	ldrb	r0, [r3, #0]
 8001072:	4b14      	ldr	r3, [pc, #80]	@ (80010c4 <StartDisplayTask+0x19c>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	b219      	sxth	r1, r3
 8001078:	f107 020c 	add.w	r2, r7, #12
 800107c:	2320      	movs	r3, #32
 800107e:	f000 fd8b 	bl	8001b98 <SubMenuDisplay>
 8001082:	e00b      	b.n	800109c <StartDisplayTask+0x174>
				} else {
					SubMenuDisplay(menu_index, EncoderSteps(), buffer, sizeof(buffer));
 8001084:	4b0e      	ldr	r3, [pc, #56]	@ (80010c0 <StartDisplayTask+0x198>)
 8001086:	781c      	ldrb	r4, [r3, #0]
 8001088:	f7ff fab0 	bl	80005ec <EncoderSteps>
 800108c:	4603      	mov	r3, r0
 800108e:	b219      	sxth	r1, r3
 8001090:	f107 020c 	add.w	r2, r7, #12
 8001094:	2320      	movs	r3, #32
 8001096:	4620      	mov	r0, r4
 8001098:	f000 fd7e 	bl	8001b98 <SubMenuDisplay>
				}
				lcd_write(buffer);
 800109c:	f107 030c 	add.w	r3, r7, #12
 80010a0:	4618      	mov	r0, r3
 80010a2:	f000 fcdf 	bl	8001a64 <lcd_write>
				break;
 80010a6:	e005      	b.n	80010b4 <StartDisplayTask+0x18c>
			default:
				lcd_clear();
 80010a8:	f000 fc94 	bl	80019d4 <lcd_clear>
				lcd_write("C kc");
 80010ac:	4808      	ldr	r0, [pc, #32]	@ (80010d0 <StartDisplayTask+0x1a8>)
 80010ae:	f000 fcd9 	bl	8001a64 <lcd_write>
				break;
 80010b2:	bf00      	nop
		flags = osEventFlagsWait(WaitNewValHandle, I2S_ENCO_SUB_MENU_FLAG | I2S_ENCO_MENU_FLAG, osFlagsWaitAny, osWaitForever);
 80010b4:	e778      	b.n	8000fa8 <StartDisplayTask+0x80>
 80010b6:	bf00      	nop
 80010b8:	2000022c 	.word	0x2000022c
 80010bc:	aaaaaaab 	.word	0xaaaaaaab
 80010c0:	20000ae0 	.word	0x20000ae0
 80010c4:	20000ad4 	.word	0x20000ad4
 80010c8:	200002d0 	.word	0x200002d0
 80010cc:	0800b3d0 	.word	0x0800b3d0
 80010d0:	0800b29c 	.word	0x0800b29c

080010d4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b082      	sub	sp, #8
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7)
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	4a04      	ldr	r2, [pc, #16]	@ (80010f4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80010e2:	4293      	cmp	r3, r2
 80010e4:	d101      	bne.n	80010ea <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80010e6:	f000 fdd9 	bl	8001c9c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80010ea:	bf00      	nop
 80010ec:	3708      	adds	r7, #8
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	40001400 	.word	0x40001400

080010f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010f8:	b480      	push	{r7}
 80010fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010fc:	b672      	cpsid	i
}
 80010fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001100:	bf00      	nop
 8001102:	e7fd      	b.n	8001100 <Error_Handler+0x8>

08001104 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b082      	sub	sp, #8
 8001108:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800110a:	2300      	movs	r3, #0
 800110c:	607b      	str	r3, [r7, #4]
 800110e:	4b12      	ldr	r3, [pc, #72]	@ (8001158 <HAL_MspInit+0x54>)
 8001110:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001112:	4a11      	ldr	r2, [pc, #68]	@ (8001158 <HAL_MspInit+0x54>)
 8001114:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001118:	6453      	str	r3, [r2, #68]	@ 0x44
 800111a:	4b0f      	ldr	r3, [pc, #60]	@ (8001158 <HAL_MspInit+0x54>)
 800111c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800111e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001122:	607b      	str	r3, [r7, #4]
 8001124:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001126:	2300      	movs	r3, #0
 8001128:	603b      	str	r3, [r7, #0]
 800112a:	4b0b      	ldr	r3, [pc, #44]	@ (8001158 <HAL_MspInit+0x54>)
 800112c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800112e:	4a0a      	ldr	r2, [pc, #40]	@ (8001158 <HAL_MspInit+0x54>)
 8001130:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001134:	6413      	str	r3, [r2, #64]	@ 0x40
 8001136:	4b08      	ldr	r3, [pc, #32]	@ (8001158 <HAL_MspInit+0x54>)
 8001138:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800113a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800113e:	603b      	str	r3, [r7, #0]
 8001140:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001142:	2200      	movs	r2, #0
 8001144:	210f      	movs	r1, #15
 8001146:	f06f 0001 	mvn.w	r0, #1
 800114a:	f000 fea3 	bl	8001e94 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800114e:	bf00      	nop
 8001150:	3708      	adds	r7, #8
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}
 8001156:	bf00      	nop
 8001158:	40023800 	.word	0x40023800

0800115c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b08a      	sub	sp, #40	@ 0x28
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001164:	f107 0314 	add.w	r3, r7, #20
 8001168:	2200      	movs	r2, #0
 800116a:	601a      	str	r2, [r3, #0]
 800116c:	605a      	str	r2, [r3, #4]
 800116e:	609a      	str	r2, [r3, #8]
 8001170:	60da      	str	r2, [r3, #12]
 8001172:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	4a19      	ldr	r2, [pc, #100]	@ (80011e0 <HAL_I2C_MspInit+0x84>)
 800117a:	4293      	cmp	r3, r2
 800117c:	d12b      	bne.n	80011d6 <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800117e:	2300      	movs	r3, #0
 8001180:	613b      	str	r3, [r7, #16]
 8001182:	4b18      	ldr	r3, [pc, #96]	@ (80011e4 <HAL_I2C_MspInit+0x88>)
 8001184:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001186:	4a17      	ldr	r2, [pc, #92]	@ (80011e4 <HAL_I2C_MspInit+0x88>)
 8001188:	f043 0302 	orr.w	r3, r3, #2
 800118c:	6313      	str	r3, [r2, #48]	@ 0x30
 800118e:	4b15      	ldr	r3, [pc, #84]	@ (80011e4 <HAL_I2C_MspInit+0x88>)
 8001190:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001192:	f003 0302 	and.w	r3, r3, #2
 8001196:	613b      	str	r3, [r7, #16]
 8001198:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800119a:	23c0      	movs	r3, #192	@ 0xc0
 800119c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800119e:	2312      	movs	r3, #18
 80011a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a2:	2300      	movs	r3, #0
 80011a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011a6:	2303      	movs	r3, #3
 80011a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80011aa:	2304      	movs	r3, #4
 80011ac:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011ae:	f107 0314 	add.w	r3, r7, #20
 80011b2:	4619      	mov	r1, r3
 80011b4:	480c      	ldr	r0, [pc, #48]	@ (80011e8 <HAL_I2C_MspInit+0x8c>)
 80011b6:	f001 fa07 	bl	80025c8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80011ba:	2300      	movs	r3, #0
 80011bc:	60fb      	str	r3, [r7, #12]
 80011be:	4b09      	ldr	r3, [pc, #36]	@ (80011e4 <HAL_I2C_MspInit+0x88>)
 80011c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011c2:	4a08      	ldr	r2, [pc, #32]	@ (80011e4 <HAL_I2C_MspInit+0x88>)
 80011c4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80011c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80011ca:	4b06      	ldr	r3, [pc, #24]	@ (80011e4 <HAL_I2C_MspInit+0x88>)
 80011cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011ce:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80011d2:	60fb      	str	r3, [r7, #12]
 80011d4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80011d6:	bf00      	nop
 80011d8:	3728      	adds	r7, #40	@ 0x28
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	40005400 	.word	0x40005400
 80011e4:	40023800 	.word	0x40023800
 80011e8:	40020400 	.word	0x40020400

080011ec <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b090      	sub	sp, #64	@ 0x40
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011f4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80011f8:	2200      	movs	r2, #0
 80011fa:	601a      	str	r2, [r3, #0]
 80011fc:	605a      	str	r2, [r3, #4]
 80011fe:	609a      	str	r2, [r3, #8]
 8001200:	60da      	str	r2, [r3, #12]
 8001202:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI2)
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	4aa0      	ldr	r2, [pc, #640]	@ (800148c <HAL_I2S_MspInit+0x2a0>)
 800120a:	4293      	cmp	r3, r2
 800120c:	f040 809a 	bne.w	8001344 <HAL_I2S_MspInit+0x158>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001210:	2300      	movs	r3, #0
 8001212:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001214:	4b9e      	ldr	r3, [pc, #632]	@ (8001490 <HAL_I2S_MspInit+0x2a4>)
 8001216:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001218:	4a9d      	ldr	r2, [pc, #628]	@ (8001490 <HAL_I2S_MspInit+0x2a4>)
 800121a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800121e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001220:	4b9b      	ldr	r3, [pc, #620]	@ (8001490 <HAL_I2S_MspInit+0x2a4>)
 8001222:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001224:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001228:	62bb      	str	r3, [r7, #40]	@ 0x28
 800122a:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800122c:	2300      	movs	r3, #0
 800122e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001230:	4b97      	ldr	r3, [pc, #604]	@ (8001490 <HAL_I2S_MspInit+0x2a4>)
 8001232:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001234:	4a96      	ldr	r2, [pc, #600]	@ (8001490 <HAL_I2S_MspInit+0x2a4>)
 8001236:	f043 0304 	orr.w	r3, r3, #4
 800123a:	6313      	str	r3, [r2, #48]	@ 0x30
 800123c:	4b94      	ldr	r3, [pc, #592]	@ (8001490 <HAL_I2S_MspInit+0x2a4>)
 800123e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001240:	f003 0304 	and.w	r3, r3, #4
 8001244:	627b      	str	r3, [r7, #36]	@ 0x24
 8001246:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001248:	2300      	movs	r3, #0
 800124a:	623b      	str	r3, [r7, #32]
 800124c:	4b90      	ldr	r3, [pc, #576]	@ (8001490 <HAL_I2S_MspInit+0x2a4>)
 800124e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001250:	4a8f      	ldr	r2, [pc, #572]	@ (8001490 <HAL_I2S_MspInit+0x2a4>)
 8001252:	f043 0301 	orr.w	r3, r3, #1
 8001256:	6313      	str	r3, [r2, #48]	@ 0x30
 8001258:	4b8d      	ldr	r3, [pc, #564]	@ (8001490 <HAL_I2S_MspInit+0x2a4>)
 800125a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800125c:	f003 0301 	and.w	r3, r3, #1
 8001260:	623b      	str	r3, [r7, #32]
 8001262:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001264:	2300      	movs	r3, #0
 8001266:	61fb      	str	r3, [r7, #28]
 8001268:	4b89      	ldr	r3, [pc, #548]	@ (8001490 <HAL_I2S_MspInit+0x2a4>)
 800126a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800126c:	4a88      	ldr	r2, [pc, #544]	@ (8001490 <HAL_I2S_MspInit+0x2a4>)
 800126e:	f043 0302 	orr.w	r3, r3, #2
 8001272:	6313      	str	r3, [r2, #48]	@ 0x30
 8001274:	4b86      	ldr	r3, [pc, #536]	@ (8001490 <HAL_I2S_MspInit+0x2a4>)
 8001276:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001278:	f003 0302 	and.w	r3, r3, #2
 800127c:	61fb      	str	r3, [r7, #28]
 800127e:	69fb      	ldr	r3, [r7, #28]
    PC1     ------> I2S2_SD
    PA6     ------> I2S2_MCK
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001280:	2302      	movs	r3, #2
 8001282:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001284:	2302      	movs	r3, #2
 8001286:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001288:	2300      	movs	r3, #0
 800128a:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800128c:	2300      	movs	r3, #0
 800128e:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 8001290:	2307      	movs	r3, #7
 8001292:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001294:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001298:	4619      	mov	r1, r3
 800129a:	487e      	ldr	r0, [pc, #504]	@ (8001494 <HAL_I2S_MspInit+0x2a8>)
 800129c:	f001 f994 	bl	80025c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80012a0:	2340      	movs	r3, #64	@ 0x40
 80012a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012a4:	2302      	movs	r3, #2
 80012a6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a8:	2300      	movs	r3, #0
 80012aa:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ac:	2300      	movs	r3, #0
 80012ae:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI2;
 80012b0:	2306      	movs	r3, #6
 80012b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012b4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80012b8:	4619      	mov	r1, r3
 80012ba:	4877      	ldr	r0, [pc, #476]	@ (8001498 <HAL_I2S_MspInit+0x2ac>)
 80012bc:	f001 f984 	bl	80025c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 80012c0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80012c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012c6:	2302      	movs	r3, #2
 80012c8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ca:	2300      	movs	r3, #0
 80012cc:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ce:	2300      	movs	r3, #0
 80012d0:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80012d2:	2305      	movs	r3, #5
 80012d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012d6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80012da:	4619      	mov	r1, r3
 80012dc:	486f      	ldr	r0, [pc, #444]	@ (800149c <HAL_I2S_MspInit+0x2b0>)
 80012de:	f001 f973 	bl	80025c8 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 80012e2:	4b6f      	ldr	r3, [pc, #444]	@ (80014a0 <HAL_I2S_MspInit+0x2b4>)
 80012e4:	4a6f      	ldr	r2, [pc, #444]	@ (80014a4 <HAL_I2S_MspInit+0x2b8>)
 80012e6:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 80012e8:	4b6d      	ldr	r3, [pc, #436]	@ (80014a0 <HAL_I2S_MspInit+0x2b4>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80012ee:	4b6c      	ldr	r3, [pc, #432]	@ (80014a0 <HAL_I2S_MspInit+0x2b4>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80012f4:	4b6a      	ldr	r3, [pc, #424]	@ (80014a0 <HAL_I2S_MspInit+0x2b4>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80012fa:	4b69      	ldr	r3, [pc, #420]	@ (80014a0 <HAL_I2S_MspInit+0x2b4>)
 80012fc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001300:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001302:	4b67      	ldr	r3, [pc, #412]	@ (80014a0 <HAL_I2S_MspInit+0x2b4>)
 8001304:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001308:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800130a:	4b65      	ldr	r3, [pc, #404]	@ (80014a0 <HAL_I2S_MspInit+0x2b4>)
 800130c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001310:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 8001312:	4b63      	ldr	r3, [pc, #396]	@ (80014a0 <HAL_I2S_MspInit+0x2b4>)
 8001314:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001318:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800131a:	4b61      	ldr	r3, [pc, #388]	@ (80014a0 <HAL_I2S_MspInit+0x2b4>)
 800131c:	2200      	movs	r2, #0
 800131e:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001320:	4b5f      	ldr	r3, [pc, #380]	@ (80014a0 <HAL_I2S_MspInit+0x2b4>)
 8001322:	2200      	movs	r2, #0
 8001324:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8001326:	485e      	ldr	r0, [pc, #376]	@ (80014a0 <HAL_I2S_MspInit+0x2b4>)
 8001328:	f000 fdde 	bl	8001ee8 <HAL_DMA_Init>
 800132c:	4603      	mov	r3, r0
 800132e:	2b00      	cmp	r3, #0
 8001330:	d001      	beq.n	8001336 <HAL_I2S_MspInit+0x14a>
    {
      Error_Handler();
 8001332:	f7ff fee1 	bl	80010f8 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmarx,hdma_spi2_rx);
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	4a59      	ldr	r2, [pc, #356]	@ (80014a0 <HAL_I2S_MspInit+0x2b4>)
 800133a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800133c:	4a58      	ldr	r2, [pc, #352]	@ (80014a0 <HAL_I2S_MspInit+0x2b4>)
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	6393      	str	r3, [r2, #56]	@ 0x38
    /* USER CODE BEGIN SPI3_MspInit 1 */

    /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001342:	e09f      	b.n	8001484 <HAL_I2S_MspInit+0x298>
  else if(hi2s->Instance==SPI3)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	4a57      	ldr	r2, [pc, #348]	@ (80014a8 <HAL_I2S_MspInit+0x2bc>)
 800134a:	4293      	cmp	r3, r2
 800134c:	f040 809a 	bne.w	8001484 <HAL_I2S_MspInit+0x298>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001350:	2300      	movs	r3, #0
 8001352:	61bb      	str	r3, [r7, #24]
 8001354:	4b4e      	ldr	r3, [pc, #312]	@ (8001490 <HAL_I2S_MspInit+0x2a4>)
 8001356:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001358:	4a4d      	ldr	r2, [pc, #308]	@ (8001490 <HAL_I2S_MspInit+0x2a4>)
 800135a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800135e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001360:	4b4b      	ldr	r3, [pc, #300]	@ (8001490 <HAL_I2S_MspInit+0x2a4>)
 8001362:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001364:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001368:	61bb      	str	r3, [r7, #24]
 800136a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800136c:	2300      	movs	r3, #0
 800136e:	617b      	str	r3, [r7, #20]
 8001370:	4b47      	ldr	r3, [pc, #284]	@ (8001490 <HAL_I2S_MspInit+0x2a4>)
 8001372:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001374:	4a46      	ldr	r2, [pc, #280]	@ (8001490 <HAL_I2S_MspInit+0x2a4>)
 8001376:	f043 0302 	orr.w	r3, r3, #2
 800137a:	6313      	str	r3, [r2, #48]	@ 0x30
 800137c:	4b44      	ldr	r3, [pc, #272]	@ (8001490 <HAL_I2S_MspInit+0x2a4>)
 800137e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001380:	f003 0302 	and.w	r3, r3, #2
 8001384:	617b      	str	r3, [r7, #20]
 8001386:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001388:	2300      	movs	r3, #0
 800138a:	613b      	str	r3, [r7, #16]
 800138c:	4b40      	ldr	r3, [pc, #256]	@ (8001490 <HAL_I2S_MspInit+0x2a4>)
 800138e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001390:	4a3f      	ldr	r2, [pc, #252]	@ (8001490 <HAL_I2S_MspInit+0x2a4>)
 8001392:	f043 0304 	orr.w	r3, r3, #4
 8001396:	6313      	str	r3, [r2, #48]	@ 0x30
 8001398:	4b3d      	ldr	r3, [pc, #244]	@ (8001490 <HAL_I2S_MspInit+0x2a4>)
 800139a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800139c:	f003 0304 	and.w	r3, r3, #4
 80013a0:	613b      	str	r3, [r7, #16]
 80013a2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013a4:	2300      	movs	r3, #0
 80013a6:	60fb      	str	r3, [r7, #12]
 80013a8:	4b39      	ldr	r3, [pc, #228]	@ (8001490 <HAL_I2S_MspInit+0x2a4>)
 80013aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ac:	4a38      	ldr	r2, [pc, #224]	@ (8001490 <HAL_I2S_MspInit+0x2a4>)
 80013ae:	f043 0301 	orr.w	r3, r3, #1
 80013b2:	6313      	str	r3, [r2, #48]	@ 0x30
 80013b4:	4b36      	ldr	r3, [pc, #216]	@ (8001490 <HAL_I2S_MspInit+0x2a4>)
 80013b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013b8:	f003 0301 	and.w	r3, r3, #1
 80013bc:	60fb      	str	r3, [r7, #12]
 80013be:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80013c0:	2301      	movs	r3, #1
 80013c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013c4:	2302      	movs	r3, #2
 80013c6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c8:	2300      	movs	r3, #0
 80013ca:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013cc:	2300      	movs	r3, #0
 80013ce:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 80013d0:	2307      	movs	r3, #7
 80013d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013d4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80013d8:	4619      	mov	r1, r3
 80013da:	4830      	ldr	r0, [pc, #192]	@ (800149c <HAL_I2S_MspInit+0x2b0>)
 80013dc:	f001 f8f4 	bl	80025c8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_10;
 80013e0:	f44f 6390 	mov.w	r3, #1152	@ 0x480
 80013e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013e6:	2302      	movs	r3, #2
 80013e8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ea:	2300      	movs	r3, #0
 80013ec:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ee:	2300      	movs	r3, #0
 80013f0:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80013f2:	2306      	movs	r3, #6
 80013f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013f6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80013fa:	4619      	mov	r1, r3
 80013fc:	4825      	ldr	r0, [pc, #148]	@ (8001494 <HAL_I2S_MspInit+0x2a8>)
 80013fe:	f001 f8e3 	bl	80025c8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001402:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001406:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001408:	2302      	movs	r3, #2
 800140a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800140c:	2300      	movs	r3, #0
 800140e:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001410:	2300      	movs	r3, #0
 8001412:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001414:	2306      	movs	r3, #6
 8001416:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001418:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800141c:	4619      	mov	r1, r3
 800141e:	481e      	ldr	r0, [pc, #120]	@ (8001498 <HAL_I2S_MspInit+0x2ac>)
 8001420:	f001 f8d2 	bl	80025c8 <HAL_GPIO_Init>
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8001424:	4b21      	ldr	r3, [pc, #132]	@ (80014ac <HAL_I2S_MspInit+0x2c0>)
 8001426:	4a22      	ldr	r2, [pc, #136]	@ (80014b0 <HAL_I2S_MspInit+0x2c4>)
 8001428:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 800142a:	4b20      	ldr	r3, [pc, #128]	@ (80014ac <HAL_I2S_MspInit+0x2c0>)
 800142c:	2200      	movs	r2, #0
 800142e:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001430:	4b1e      	ldr	r3, [pc, #120]	@ (80014ac <HAL_I2S_MspInit+0x2c0>)
 8001432:	2240      	movs	r2, #64	@ 0x40
 8001434:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001436:	4b1d      	ldr	r3, [pc, #116]	@ (80014ac <HAL_I2S_MspInit+0x2c0>)
 8001438:	2200      	movs	r2, #0
 800143a:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800143c:	4b1b      	ldr	r3, [pc, #108]	@ (80014ac <HAL_I2S_MspInit+0x2c0>)
 800143e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001442:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001444:	4b19      	ldr	r3, [pc, #100]	@ (80014ac <HAL_I2S_MspInit+0x2c0>)
 8001446:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800144a:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800144c:	4b17      	ldr	r3, [pc, #92]	@ (80014ac <HAL_I2S_MspInit+0x2c0>)
 800144e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001452:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 8001454:	4b15      	ldr	r3, [pc, #84]	@ (80014ac <HAL_I2S_MspInit+0x2c0>)
 8001456:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800145a:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 800145c:	4b13      	ldr	r3, [pc, #76]	@ (80014ac <HAL_I2S_MspInit+0x2c0>)
 800145e:	2200      	movs	r2, #0
 8001460:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001462:	4b12      	ldr	r3, [pc, #72]	@ (80014ac <HAL_I2S_MspInit+0x2c0>)
 8001464:	2200      	movs	r2, #0
 8001466:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8001468:	4810      	ldr	r0, [pc, #64]	@ (80014ac <HAL_I2S_MspInit+0x2c0>)
 800146a:	f000 fd3d 	bl	8001ee8 <HAL_DMA_Init>
 800146e:	4603      	mov	r3, r0
 8001470:	2b00      	cmp	r3, #0
 8001472:	d001      	beq.n	8001478 <HAL_I2S_MspInit+0x28c>
      Error_Handler();
 8001474:	f7ff fe40 	bl	80010f8 <Error_Handler>
    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi3_tx);
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	4a0c      	ldr	r2, [pc, #48]	@ (80014ac <HAL_I2S_MspInit+0x2c0>)
 800147c:	639a      	str	r2, [r3, #56]	@ 0x38
 800147e:	4a0b      	ldr	r2, [pc, #44]	@ (80014ac <HAL_I2S_MspInit+0x2c0>)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001484:	bf00      	nop
 8001486:	3740      	adds	r7, #64	@ 0x40
 8001488:	46bd      	mov	sp, r7
 800148a:	bd80      	pop	{r7, pc}
 800148c:	40003800 	.word	0x40003800
 8001490:	40023800 	.word	0x40023800
 8001494:	40020800 	.word	0x40020800
 8001498:	40020000 	.word	0x40020000
 800149c:	40020400 	.word	0x40020400
 80014a0:	2000016c 	.word	0x2000016c
 80014a4:	40026058 	.word	0x40026058
 80014a8:	40003c00 	.word	0x40003c00
 80014ac:	200001cc 	.word	0x200001cc
 80014b0:	40026088 	.word	0x40026088

080014b4 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b08a      	sub	sp, #40	@ 0x28
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014bc:	f107 0314 	add.w	r3, r7, #20
 80014c0:	2200      	movs	r2, #0
 80014c2:	601a      	str	r2, [r3, #0]
 80014c4:	605a      	str	r2, [r3, #4]
 80014c6:	609a      	str	r2, [r3, #8]
 80014c8:	60da      	str	r2, [r3, #12]
 80014ca:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	4a19      	ldr	r2, [pc, #100]	@ (8001538 <HAL_TIM_Encoder_MspInit+0x84>)
 80014d2:	4293      	cmp	r3, r2
 80014d4:	d12c      	bne.n	8001530 <HAL_TIM_Encoder_MspInit+0x7c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80014d6:	2300      	movs	r3, #0
 80014d8:	613b      	str	r3, [r7, #16]
 80014da:	4b18      	ldr	r3, [pc, #96]	@ (800153c <HAL_TIM_Encoder_MspInit+0x88>)
 80014dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014de:	4a17      	ldr	r2, [pc, #92]	@ (800153c <HAL_TIM_Encoder_MspInit+0x88>)
 80014e0:	f043 0301 	orr.w	r3, r3, #1
 80014e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80014e6:	4b15      	ldr	r3, [pc, #84]	@ (800153c <HAL_TIM_Encoder_MspInit+0x88>)
 80014e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014ea:	f003 0301 	and.w	r3, r3, #1
 80014ee:	613b      	str	r3, [r7, #16]
 80014f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014f2:	2300      	movs	r3, #0
 80014f4:	60fb      	str	r3, [r7, #12]
 80014f6:	4b11      	ldr	r3, [pc, #68]	@ (800153c <HAL_TIM_Encoder_MspInit+0x88>)
 80014f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014fa:	4a10      	ldr	r2, [pc, #64]	@ (800153c <HAL_TIM_Encoder_MspInit+0x88>)
 80014fc:	f043 0301 	orr.w	r3, r3, #1
 8001500:	6313      	str	r3, [r2, #48]	@ 0x30
 8001502:	4b0e      	ldr	r3, [pc, #56]	@ (800153c <HAL_TIM_Encoder_MspInit+0x88>)
 8001504:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001506:	f003 0301 	and.w	r3, r3, #1
 800150a:	60fb      	str	r3, [r7, #12]
 800150c:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800150e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001512:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001514:	2302      	movs	r3, #2
 8001516:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001518:	2301      	movs	r3, #1
 800151a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800151c:	2300      	movs	r3, #0
 800151e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001520:	2301      	movs	r3, #1
 8001522:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001524:	f107 0314 	add.w	r3, r7, #20
 8001528:	4619      	mov	r1, r3
 800152a:	4805      	ldr	r0, [pc, #20]	@ (8001540 <HAL_TIM_Encoder_MspInit+0x8c>)
 800152c:	f001 f84c 	bl	80025c8 <HAL_GPIO_Init>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8001530:	bf00      	nop
 8001532:	3728      	adds	r7, #40	@ 0x28
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}
 8001538:	40010000 	.word	0x40010000
 800153c:	40023800 	.word	0x40023800
 8001540:	40020000 	.word	0x40020000

08001544 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b08a      	sub	sp, #40	@ 0x28
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800154c:	f107 0314 	add.w	r3, r7, #20
 8001550:	2200      	movs	r2, #0
 8001552:	601a      	str	r2, [r3, #0]
 8001554:	605a      	str	r2, [r3, #4]
 8001556:	609a      	str	r2, [r3, #8]
 8001558:	60da      	str	r2, [r3, #12]
 800155a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	4a19      	ldr	r2, [pc, #100]	@ (80015c8 <HAL_UART_MspInit+0x84>)
 8001562:	4293      	cmp	r3, r2
 8001564:	d12b      	bne.n	80015be <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001566:	2300      	movs	r3, #0
 8001568:	613b      	str	r3, [r7, #16]
 800156a:	4b18      	ldr	r3, [pc, #96]	@ (80015cc <HAL_UART_MspInit+0x88>)
 800156c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800156e:	4a17      	ldr	r2, [pc, #92]	@ (80015cc <HAL_UART_MspInit+0x88>)
 8001570:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001574:	6413      	str	r3, [r2, #64]	@ 0x40
 8001576:	4b15      	ldr	r3, [pc, #84]	@ (80015cc <HAL_UART_MspInit+0x88>)
 8001578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800157a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800157e:	613b      	str	r3, [r7, #16]
 8001580:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001582:	2300      	movs	r3, #0
 8001584:	60fb      	str	r3, [r7, #12]
 8001586:	4b11      	ldr	r3, [pc, #68]	@ (80015cc <HAL_UART_MspInit+0x88>)
 8001588:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800158a:	4a10      	ldr	r2, [pc, #64]	@ (80015cc <HAL_UART_MspInit+0x88>)
 800158c:	f043 0301 	orr.w	r3, r3, #1
 8001590:	6313      	str	r3, [r2, #48]	@ 0x30
 8001592:	4b0e      	ldr	r3, [pc, #56]	@ (80015cc <HAL_UART_MspInit+0x88>)
 8001594:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001596:	f003 0301 	and.w	r3, r3, #1
 800159a:	60fb      	str	r3, [r7, #12]
 800159c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800159e:	230c      	movs	r3, #12
 80015a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015a2:	2302      	movs	r3, #2
 80015a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a6:	2300      	movs	r3, #0
 80015a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015aa:	2303      	movs	r3, #3
 80015ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80015ae:	2307      	movs	r3, #7
 80015b0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015b2:	f107 0314 	add.w	r3, r7, #20
 80015b6:	4619      	mov	r1, r3
 80015b8:	4805      	ldr	r0, [pc, #20]	@ (80015d0 <HAL_UART_MspInit+0x8c>)
 80015ba:	f001 f805 	bl	80025c8 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80015be:	bf00      	nop
 80015c0:	3728      	adds	r7, #40	@ 0x28
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	40004400 	.word	0x40004400
 80015cc:	40023800 	.word	0x40023800
 80015d0:	40020000 	.word	0x40020000

080015d4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b08e      	sub	sp, #56	@ 0x38
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80015dc:	2300      	movs	r3, #0
 80015de:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80015e0:	2300      	movs	r3, #0
 80015e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 80015e4:	2300      	movs	r3, #0
 80015e6:	60fb      	str	r3, [r7, #12]
 80015e8:	4b33      	ldr	r3, [pc, #204]	@ (80016b8 <HAL_InitTick+0xe4>)
 80015ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015ec:	4a32      	ldr	r2, [pc, #200]	@ (80016b8 <HAL_InitTick+0xe4>)
 80015ee:	f043 0320 	orr.w	r3, r3, #32
 80015f2:	6413      	str	r3, [r2, #64]	@ 0x40
 80015f4:	4b30      	ldr	r3, [pc, #192]	@ (80016b8 <HAL_InitTick+0xe4>)
 80015f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015f8:	f003 0320 	and.w	r3, r3, #32
 80015fc:	60fb      	str	r3, [r7, #12]
 80015fe:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001600:	f107 0210 	add.w	r2, r7, #16
 8001604:	f107 0314 	add.w	r3, r7, #20
 8001608:	4611      	mov	r1, r2
 800160a:	4618      	mov	r0, r3
 800160c:	f002 fb52 	bl	8003cb4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001610:	6a3b      	ldr	r3, [r7, #32]
 8001612:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001614:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001616:	2b00      	cmp	r3, #0
 8001618:	d103      	bne.n	8001622 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800161a:	f002 fb23 	bl	8003c64 <HAL_RCC_GetPCLK1Freq>
 800161e:	6378      	str	r0, [r7, #52]	@ 0x34
 8001620:	e004      	b.n	800162c <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001622:	f002 fb1f 	bl	8003c64 <HAL_RCC_GetPCLK1Freq>
 8001626:	4603      	mov	r3, r0
 8001628:	005b      	lsls	r3, r3, #1
 800162a:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800162c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800162e:	4a23      	ldr	r2, [pc, #140]	@ (80016bc <HAL_InitTick+0xe8>)
 8001630:	fba2 2303 	umull	r2, r3, r2, r3
 8001634:	0c9b      	lsrs	r3, r3, #18
 8001636:	3b01      	subs	r3, #1
 8001638:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 800163a:	4b21      	ldr	r3, [pc, #132]	@ (80016c0 <HAL_InitTick+0xec>)
 800163c:	4a21      	ldr	r2, [pc, #132]	@ (80016c4 <HAL_InitTick+0xf0>)
 800163e:	601a      	str	r2, [r3, #0]
   * Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8001640:	4b1f      	ldr	r3, [pc, #124]	@ (80016c0 <HAL_InitTick+0xec>)
 8001642:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001646:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8001648:	4a1d      	ldr	r2, [pc, #116]	@ (80016c0 <HAL_InitTick+0xec>)
 800164a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800164c:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 800164e:	4b1c      	ldr	r3, [pc, #112]	@ (80016c0 <HAL_InitTick+0xec>)
 8001650:	2200      	movs	r2, #0
 8001652:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001654:	4b1a      	ldr	r3, [pc, #104]	@ (80016c0 <HAL_InitTick+0xec>)
 8001656:	2200      	movs	r2, #0
 8001658:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800165a:	4b19      	ldr	r3, [pc, #100]	@ (80016c0 <HAL_InitTick+0xec>)
 800165c:	2200      	movs	r2, #0
 800165e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim7);
 8001660:	4817      	ldr	r0, [pc, #92]	@ (80016c0 <HAL_InitTick+0xec>)
 8001662:	f003 fd9b 	bl	800519c <HAL_TIM_Base_Init>
 8001666:	4603      	mov	r3, r0
 8001668:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800166c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001670:	2b00      	cmp	r3, #0
 8001672:	d11b      	bne.n	80016ac <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 8001674:	4812      	ldr	r0, [pc, #72]	@ (80016c0 <HAL_InitTick+0xec>)
 8001676:	f003 fdeb 	bl	8005250 <HAL_TIM_Base_Start_IT>
 800167a:	4603      	mov	r3, r0
 800167c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001680:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001684:	2b00      	cmp	r3, #0
 8001686:	d111      	bne.n	80016ac <HAL_InitTick+0xd8>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001688:	2037      	movs	r0, #55	@ 0x37
 800168a:	f000 fc1f 	bl	8001ecc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	2b0f      	cmp	r3, #15
 8001692:	d808      	bhi.n	80016a6 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 8001694:	2200      	movs	r2, #0
 8001696:	6879      	ldr	r1, [r7, #4]
 8001698:	2037      	movs	r0, #55	@ 0x37
 800169a:	f000 fbfb 	bl	8001e94 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800169e:	4a0a      	ldr	r2, [pc, #40]	@ (80016c8 <HAL_InitTick+0xf4>)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	6013      	str	r3, [r2, #0]
 80016a4:	e002      	b.n	80016ac <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80016a6:	2301      	movs	r3, #1
 80016a8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80016ac:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80016b0:	4618      	mov	r0, r3
 80016b2:	3738      	adds	r7, #56	@ 0x38
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bd80      	pop	{r7, pc}
 80016b8:	40023800 	.word	0x40023800
 80016bc:	431bde83 	.word	0x431bde83
 80016c0:	20000ae4 	.word	0x20000ae4
 80016c4:	40001400 	.word	0x40001400
 80016c8:	20000004 	.word	0x20000004

080016cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016cc:	b480      	push	{r7}
 80016ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80016d0:	bf00      	nop
 80016d2:	e7fd      	b.n	80016d0 <NMI_Handler+0x4>

080016d4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016d4:	b480      	push	{r7}
 80016d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016d8:	bf00      	nop
 80016da:	e7fd      	b.n	80016d8 <HardFault_Handler+0x4>

080016dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016dc:	b480      	push	{r7}
 80016de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016e0:	bf00      	nop
 80016e2:	e7fd      	b.n	80016e0 <MemManage_Handler+0x4>

080016e4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016e4:	b480      	push	{r7}
 80016e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016e8:	bf00      	nop
 80016ea:	e7fd      	b.n	80016e8 <BusFault_Handler+0x4>

080016ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016ec:	b480      	push	{r7}
 80016ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016f0:	bf00      	nop
 80016f2:	e7fd      	b.n	80016f0 <UsageFault_Handler+0x4>

080016f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016f4:	b480      	push	{r7}
 80016f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016f8:	bf00      	nop
 80016fa:	46bd      	mov	sp, r7
 80016fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001700:	4770      	bx	lr
	...

08001704 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8001708:	4802      	ldr	r0, [pc, #8]	@ (8001714 <DMA1_Stream3_IRQHandler+0x10>)
 800170a:	f000 fcf3 	bl	80020f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800170e:	bf00      	nop
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	2000016c 	.word	0x2000016c

08001718 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 800171c:	4802      	ldr	r0, [pc, #8]	@ (8001728 <DMA1_Stream5_IRQHandler+0x10>)
 800171e:	f000 fce9 	bl	80020f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001722:	bf00      	nop
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	200001cc 	.word	0x200001cc

0800172c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(enco_Bp_Pin);
 8001730:	2020      	movs	r0, #32
 8001732:	f001 f911 	bl	8002958 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001736:	bf00      	nop
 8001738:	bd80      	pop	{r7, pc}

0800173a <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800173a:	b580      	push	{r7, lr}
 800173c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Bp_Blue_Pin);
 800173e:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001742:	f001 f909 	bl	8002958 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001746:	bf00      	nop
 8001748:	bd80      	pop	{r7, pc}
	...

0800174c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001750:	4802      	ldr	r0, [pc, #8]	@ (800175c <TIM7_IRQHandler+0x10>)
 8001752:	f003 ff21 	bl	8005598 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001756:	bf00      	nop
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	20000ae4 	.word	0x20000ae4

08001760 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b086      	sub	sp, #24
 8001764:	af00      	add	r7, sp, #0
 8001766:	60f8      	str	r0, [r7, #12]
 8001768:	60b9      	str	r1, [r7, #8]
 800176a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800176c:	2300      	movs	r3, #0
 800176e:	617b      	str	r3, [r7, #20]
 8001770:	e00a      	b.n	8001788 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001772:	f3af 8000 	nop.w
 8001776:	4601      	mov	r1, r0
 8001778:	68bb      	ldr	r3, [r7, #8]
 800177a:	1c5a      	adds	r2, r3, #1
 800177c:	60ba      	str	r2, [r7, #8]
 800177e:	b2ca      	uxtb	r2, r1
 8001780:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001782:	697b      	ldr	r3, [r7, #20]
 8001784:	3301      	adds	r3, #1
 8001786:	617b      	str	r3, [r7, #20]
 8001788:	697a      	ldr	r2, [r7, #20]
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	429a      	cmp	r2, r3
 800178e:	dbf0      	blt.n	8001772 <_read+0x12>
  }

  return len;
 8001790:	687b      	ldr	r3, [r7, #4]
}
 8001792:	4618      	mov	r0, r3
 8001794:	3718      	adds	r7, #24
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}

0800179a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800179a:	b580      	push	{r7, lr}
 800179c:	b086      	sub	sp, #24
 800179e:	af00      	add	r7, sp, #0
 80017a0:	60f8      	str	r0, [r7, #12]
 80017a2:	60b9      	str	r1, [r7, #8]
 80017a4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017a6:	2300      	movs	r3, #0
 80017a8:	617b      	str	r3, [r7, #20]
 80017aa:	e009      	b.n	80017c0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80017ac:	68bb      	ldr	r3, [r7, #8]
 80017ae:	1c5a      	adds	r2, r3, #1
 80017b0:	60ba      	str	r2, [r7, #8]
 80017b2:	781b      	ldrb	r3, [r3, #0]
 80017b4:	4618      	mov	r0, r3
 80017b6:	f7ff fa95 	bl	8000ce4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017ba:	697b      	ldr	r3, [r7, #20]
 80017bc:	3301      	adds	r3, #1
 80017be:	617b      	str	r3, [r7, #20]
 80017c0:	697a      	ldr	r2, [r7, #20]
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	429a      	cmp	r2, r3
 80017c6:	dbf1      	blt.n	80017ac <_write+0x12>
  }
  return len;
 80017c8:	687b      	ldr	r3, [r7, #4]
}
 80017ca:	4618      	mov	r0, r3
 80017cc:	3718      	adds	r7, #24
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}

080017d2 <_close>:

int _close(int file)
{
 80017d2:	b480      	push	{r7}
 80017d4:	b083      	sub	sp, #12
 80017d6:	af00      	add	r7, sp, #0
 80017d8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80017da:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80017de:	4618      	mov	r0, r3
 80017e0:	370c      	adds	r7, #12
 80017e2:	46bd      	mov	sp, r7
 80017e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e8:	4770      	bx	lr

080017ea <_fstat>:


int _fstat(int file, struct stat *st)
{
 80017ea:	b480      	push	{r7}
 80017ec:	b083      	sub	sp, #12
 80017ee:	af00      	add	r7, sp, #0
 80017f0:	6078      	str	r0, [r7, #4]
 80017f2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80017fa:	605a      	str	r2, [r3, #4]
  return 0;
 80017fc:	2300      	movs	r3, #0
}
 80017fe:	4618      	mov	r0, r3
 8001800:	370c      	adds	r7, #12
 8001802:	46bd      	mov	sp, r7
 8001804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001808:	4770      	bx	lr

0800180a <_isatty>:

int _isatty(int file)
{
 800180a:	b480      	push	{r7}
 800180c:	b083      	sub	sp, #12
 800180e:	af00      	add	r7, sp, #0
 8001810:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001812:	2301      	movs	r3, #1
}
 8001814:	4618      	mov	r0, r3
 8001816:	370c      	adds	r7, #12
 8001818:	46bd      	mov	sp, r7
 800181a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181e:	4770      	bx	lr

08001820 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001820:	b480      	push	{r7}
 8001822:	b085      	sub	sp, #20
 8001824:	af00      	add	r7, sp, #0
 8001826:	60f8      	str	r0, [r7, #12]
 8001828:	60b9      	str	r1, [r7, #8]
 800182a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800182c:	2300      	movs	r3, #0
}
 800182e:	4618      	mov	r0, r3
 8001830:	3714      	adds	r7, #20
 8001832:	46bd      	mov	sp, r7
 8001834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001838:	4770      	bx	lr
	...

0800183c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b086      	sub	sp, #24
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001844:	4a14      	ldr	r2, [pc, #80]	@ (8001898 <_sbrk+0x5c>)
 8001846:	4b15      	ldr	r3, [pc, #84]	@ (800189c <_sbrk+0x60>)
 8001848:	1ad3      	subs	r3, r2, r3
 800184a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800184c:	697b      	ldr	r3, [r7, #20]
 800184e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001850:	4b13      	ldr	r3, [pc, #76]	@ (80018a0 <_sbrk+0x64>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d102      	bne.n	800185e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001858:	4b11      	ldr	r3, [pc, #68]	@ (80018a0 <_sbrk+0x64>)
 800185a:	4a12      	ldr	r2, [pc, #72]	@ (80018a4 <_sbrk+0x68>)
 800185c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800185e:	4b10      	ldr	r3, [pc, #64]	@ (80018a0 <_sbrk+0x64>)
 8001860:	681a      	ldr	r2, [r3, #0]
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	4413      	add	r3, r2
 8001866:	693a      	ldr	r2, [r7, #16]
 8001868:	429a      	cmp	r2, r3
 800186a:	d207      	bcs.n	800187c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800186c:	f008 ff06 	bl	800a67c <__errno>
 8001870:	4603      	mov	r3, r0
 8001872:	220c      	movs	r2, #12
 8001874:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001876:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800187a:	e009      	b.n	8001890 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800187c:	4b08      	ldr	r3, [pc, #32]	@ (80018a0 <_sbrk+0x64>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001882:	4b07      	ldr	r3, [pc, #28]	@ (80018a0 <_sbrk+0x64>)
 8001884:	681a      	ldr	r2, [r3, #0]
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	4413      	add	r3, r2
 800188a:	4a05      	ldr	r2, [pc, #20]	@ (80018a0 <_sbrk+0x64>)
 800188c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800188e:	68fb      	ldr	r3, [r7, #12]
}
 8001890:	4618      	mov	r0, r3
 8001892:	3718      	adds	r7, #24
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}
 8001898:	20020000 	.word	0x20020000
 800189c:	00000400 	.word	0x00000400
 80018a0:	20000b2c 	.word	0x20000b2c
 80018a4:	200056c0 	.word	0x200056c0

080018a8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80018a8:	b480      	push	{r7}
 80018aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80018ac:	4b06      	ldr	r3, [pc, #24]	@ (80018c8 <SystemInit+0x20>)
 80018ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80018b2:	4a05      	ldr	r2, [pc, #20]	@ (80018c8 <SystemInit+0x20>)
 80018b4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80018b8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018bc:	bf00      	nop
 80018be:	46bd      	mov	sp, r7
 80018c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c4:	4770      	bx	lr
 80018c6:	bf00      	nop
 80018c8:	e000ed00 	.word	0xe000ed00

080018cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80018cc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001904 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80018d0:	f7ff ffea 	bl	80018a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80018d4:	480c      	ldr	r0, [pc, #48]	@ (8001908 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80018d6:	490d      	ldr	r1, [pc, #52]	@ (800190c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80018d8:	4a0d      	ldr	r2, [pc, #52]	@ (8001910 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80018da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018dc:	e002      	b.n	80018e4 <LoopCopyDataInit>

080018de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018e2:	3304      	adds	r3, #4

080018e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018e8:	d3f9      	bcc.n	80018de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018ea:	4a0a      	ldr	r2, [pc, #40]	@ (8001914 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80018ec:	4c0a      	ldr	r4, [pc, #40]	@ (8001918 <LoopFillZerobss+0x22>)
  movs r3, #0
 80018ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018f0:	e001      	b.n	80018f6 <LoopFillZerobss>

080018f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018f4:	3204      	adds	r2, #4

080018f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018f8:	d3fb      	bcc.n	80018f2 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80018fa:	f008 fec5 	bl	800a688 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80018fe:	f7fe fec9 	bl	8000694 <main>
  bx  lr    
 8001902:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001904:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001908:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800190c:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001910:	0800b454 	.word	0x0800b454
  ldr r2, =_sbss
 8001914:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001918:	200056bc 	.word	0x200056bc

0800191c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800191c:	e7fe      	b.n	800191c <ADC_IRQHandler>
	...

08001920 <lcd_init>:

I2C_HandleTypeDef _I2cHandler ;


void lcd_init(I2C_HandleTypeDef i2cHandler)
{
 8001920:	b084      	sub	sp, #16
 8001922:	b580      	push	{r7, lr}
 8001924:	af00      	add	r7, sp, #0
 8001926:	f107 0c08 	add.w	ip, r7, #8
 800192a:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	_I2cHandler = i2cHandler ;
 800192e:	4b20      	ldr	r3, [pc, #128]	@ (80019b0 <lcd_init+0x90>)
 8001930:	4618      	mov	r0, r3
 8001932:	f107 0308 	add.w	r3, r7, #8
 8001936:	2254      	movs	r2, #84	@ 0x54
 8001938:	4619      	mov	r1, r3
 800193a:	f008 fecc 	bl	800a6d6 <memcpy>
	// Init sequence from manual
	lcd_instruction(FUNC_SET|DL|N) ;
 800193e:	2038      	movs	r0, #56	@ 0x38
 8001940:	f000 f866 	bl	8001a10 <lcd_instruction>
	WAIT(1) ;
 8001944:	2001      	movs	r0, #1
 8001946:	f000 f9c9 	bl	8001cdc <HAL_Delay>
	lcd_instruction(FUNC_SET|DL|N|IS) ;
 800194a:	2039      	movs	r0, #57	@ 0x39
 800194c:	f000 f860 	bl	8001a10 <lcd_instruction>
	WAIT(1) ;
 8001950:	2001      	movs	r0, #1
 8001952:	f000 f9c3 	bl	8001cdc <HAL_Delay>
	lcd_instruction(SET_FREQ|0b100) ;	// 4 is ~183Hz@3V
 8001956:	2014      	movs	r0, #20
 8001958:	f000 f85a 	bl	8001a10 <lcd_instruction>
	WAIT(1) ;
 800195c:	2001      	movs	r0, #1
 800195e:	f000 f9bd 	bl	8001cdc <HAL_Delay>
	lcd_set_contrast(0xC) ;
 8001962:	200c      	movs	r0, #12
 8001964:	f000 f826 	bl	80019b4 <lcd_set_contrast>
	WAIT(1) ;
 8001968:	2001      	movs	r0, #1
 800196a:	f000 f9b7 	bl	8001cdc <HAL_Delay>
	lcd_instruction(POW_ICON_CONTRAST|ION|BON|0b10) ; // contrast MSB do not change
 800196e:	205e      	movs	r0, #94	@ 0x5e
 8001970:	f000 f84e 	bl	8001a10 <lcd_instruction>
	WAIT(1) ;
 8001974:	2001      	movs	r0, #1
 8001976:	f000 f9b1 	bl	8001cdc <HAL_Delay>
	lcd_instruction(FOLLOWER_CTRL|FON|0b011) ;
 800197a:	206b      	movs	r0, #107	@ 0x6b
 800197c:	f000 f848 	bl	8001a10 <lcd_instruction>
	WAIT(200) ;
 8001980:	20c8      	movs	r0, #200	@ 0xc8
 8001982:	f000 f9ab 	bl	8001cdc <HAL_Delay>
	//lcd_instruction(DISPLAY_ON|D|C|B) ;
	lcd_instruction(DISPLAY_ON|D) ;
 8001986:	200c      	movs	r0, #12
 8001988:	f000 f842 	bl	8001a10 <lcd_instruction>
	WAIT(1) ;
 800198c:	2001      	movs	r0, #1
 800198e:	f000 f9a5 	bl	8001cdc <HAL_Delay>
	lcd_clear() ;
 8001992:	f000 f81f 	bl	80019d4 <lcd_clear>
	lcd_instruction(ENTRY_MODE|I_D) ;
 8001996:	2006      	movs	r0, #6
 8001998:	f000 f83a 	bl	8001a10 <lcd_instruction>
	WAIT(1) ;
 800199c:	2001      	movs	r0, #1
 800199e:	f000 f99d 	bl	8001cdc <HAL_Delay>
}
 80019a2:	bf00      	nop
 80019a4:	46bd      	mov	sp, r7
 80019a6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80019aa:	b004      	add	sp, #16
 80019ac:	4770      	bx	lr
 80019ae:	bf00      	nop
 80019b0:	20000b30 	.word	0x20000b30

080019b4 <lcd_set_contrast>:

void lcd_set_contrast(uint8_t data)
{	// LSByte sent first by HAL i2c
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b082      	sub	sp, #8
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	4603      	mov	r3, r0
 80019bc:	71fb      	strb	r3, [r7, #7]
	lcd_instruction(CONTRAST|data) ;
 80019be:	79fb      	ldrb	r3, [r7, #7]
 80019c0:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 80019c4:	b2db      	uxtb	r3, r3
 80019c6:	4618      	mov	r0, r3
 80019c8:	f000 f822 	bl	8001a10 <lcd_instruction>
}
 80019cc:	bf00      	nop
 80019ce:	3708      	adds	r7, #8
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bd80      	pop	{r7, pc}

080019d4 <lcd_clear>:
void lcd_clear(void)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	af00      	add	r7, sp, #0
	lcd_instruction(CLEAR) ;
 80019d8:	2001      	movs	r0, #1
 80019da:	f000 f819 	bl	8001a10 <lcd_instruction>
	WAIT(2) ;
 80019de:	2002      	movs	r0, #2
 80019e0:	f000 f97c 	bl	8001cdc <HAL_Delay>
}
 80019e4:	bf00      	nop
 80019e6:	bd80      	pop	{r7, pc}

080019e8 <send_lcd_command>:
	lcd_instruction(DISPLAY_ON| on_off << D_BIT | cursor_on_off << C_BIT | cursor_blink_on_off << B_BIT) ;
}


void send_lcd_command(uint16_t data)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b084      	sub	sp, #16
 80019ec:	af02      	add	r7, sp, #8
 80019ee:	4603      	mov	r3, r0
 80019f0:	80fb      	strh	r3, [r7, #6]
	HAL_I2C_Master_Transmit(&_I2cHandler, MD21605_I2C_ADDRESS, (uint8_t *)&data, sizeof(data), 1) ; //timeout in ms
 80019f2:	1dba      	adds	r2, r7, #6
 80019f4:	2301      	movs	r3, #1
 80019f6:	9300      	str	r3, [sp, #0]
 80019f8:	2302      	movs	r3, #2
 80019fa:	217c      	movs	r1, #124	@ 0x7c
 80019fc:	4803      	ldr	r0, [pc, #12]	@ (8001a0c <send_lcd_command+0x24>)
 80019fe:	f001 f907 	bl	8002c10 <HAL_I2C_Master_Transmit>
}
 8001a02:	bf00      	nop
 8001a04:	3708      	adds	r7, #8
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	20000b30 	.word	0x20000b30

08001a10 <lcd_instruction>:

void lcd_instruction(uint8_t inst)
{	// LSByte sent first by HAL i2c
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b082      	sub	sp, #8
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	4603      	mov	r3, r0
 8001a18:	71fb      	strb	r3, [r7, #7]
	send_lcd_command(inst<<8|INSTRUCTION) ;
 8001a1a:	79fb      	ldrb	r3, [r7, #7]
 8001a1c:	b29b      	uxth	r3, r3
 8001a1e:	021b      	lsls	r3, r3, #8
 8001a20:	b29b      	uxth	r3, r3
 8001a22:	4618      	mov	r0, r3
 8001a24:	f7ff ffe0 	bl	80019e8 <send_lcd_command>
}
 8001a28:	bf00      	nop
 8001a2a:	3708      	adds	r7, #8
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}

08001a30 <lcd_put_cursor>:

void lcd_reset(void)
{}

void lcd_put_cursor(uint8_t line, uint8_t col)	// BACKLIGHT 1
{	/*
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b084      	sub	sp, #16
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	4603      	mov	r3, r0
 8001a38:	460a      	mov	r2, r1
 8001a3a:	71fb      	strb	r3, [r7, #7]
 8001a3c:	4613      	mov	r3, r2
 8001a3e:	71bb      	strb	r3, [r7, #6]
	pos	  1  2  3  4  5 ... 39 40
	l1@	 00 01 02 03 04 ... 26 27 (hex)
	l2@  40 41 42 43 44 ... 66 67
	 */
	uint8_t data = line * 0x40 + col ;
 8001a40:	79fb      	ldrb	r3, [r7, #7]
 8001a42:	019b      	lsls	r3, r3, #6
 8001a44:	b2da      	uxtb	r2, r3
 8001a46:	79bb      	ldrb	r3, [r7, #6]
 8001a48:	4413      	add	r3, r2
 8001a4a:	73fb      	strb	r3, [r7, #15]
	lcd_instruction(SET_DRAM_ADDR | data) ;
 8001a4c:	7bfb      	ldrb	r3, [r7, #15]
 8001a4e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001a52:	b2db      	uxtb	r3, r3
 8001a54:	4618      	mov	r0, r3
 8001a56:	f7ff ffdb 	bl	8001a10 <lcd_instruction>
}
 8001a5a:	bf00      	nop
 8001a5c:	3710      	adds	r7, #16
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}
	...

08001a64 <lcd_write>:


void lcd_write(const char *str)
{
 8001a64:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001a68:	b08b      	sub	sp, #44	@ 0x2c
 8001a6a:	af02      	add	r7, sp, #8
 8001a6c:	6078      	str	r0, [r7, #4]
 8001a6e:	466b      	mov	r3, sp
 8001a70:	461e      	mov	r6, r3
	if (str == NULL) {
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d05d      	beq.n	8001b34 <lcd_write+0xd0>
		return;
	}

	size_t len = strlen(str);
 8001a78:	6878      	ldr	r0, [r7, #4]
 8001a7a:	f7fe fbc9 	bl	8000210 <strlen>
 8001a7e:	6178      	str	r0, [r7, #20]
	if (len == 0U) {
 8001a80:	697b      	ldr	r3, [r7, #20]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d055      	beq.n	8001b32 <lcd_write+0xce>
		return;
	}

	const size_t max_chunk = 16U;
 8001a86:	2310      	movs	r3, #16
 8001a88:	613b      	str	r3, [r7, #16]
	uint8_t buffer[max_chunk + 1];
 8001a8a:	693b      	ldr	r3, [r7, #16]
 8001a8c:	3301      	adds	r3, #1
 8001a8e:	2200      	movs	r2, #0
 8001a90:	4698      	mov	r8, r3
 8001a92:	4691      	mov	r9, r2
 8001a94:	f04f 0200 	mov.w	r2, #0
 8001a98:	f04f 0300 	mov.w	r3, #0
 8001a9c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001aa0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001aa4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001aa8:	693b      	ldr	r3, [r7, #16]
 8001aaa:	3301      	adds	r3, #1
 8001aac:	2200      	movs	r2, #0
 8001aae:	461c      	mov	r4, r3
 8001ab0:	4615      	mov	r5, r2
 8001ab2:	f04f 0200 	mov.w	r2, #0
 8001ab6:	f04f 0300 	mov.w	r3, #0
 8001aba:	00eb      	lsls	r3, r5, #3
 8001abc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001ac0:	00e2      	lsls	r2, r4, #3
 8001ac2:	693b      	ldr	r3, [r7, #16]
 8001ac4:	3301      	adds	r3, #1
 8001ac6:	3307      	adds	r3, #7
 8001ac8:	08db      	lsrs	r3, r3, #3
 8001aca:	00db      	lsls	r3, r3, #3
 8001acc:	ebad 0d03 	sub.w	sp, sp, r3
 8001ad0:	ab02      	add	r3, sp, #8
 8001ad2:	3300      	adds	r3, #0
 8001ad4:	60fb      	str	r3, [r7, #12]
	buffer[0] = DATA_TO_RAM;
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	2240      	movs	r2, #64	@ 0x40
 8001ada:	701a      	strb	r2, [r3, #0]

	size_t offset = 0;
 8001adc:	2300      	movs	r3, #0
 8001ade:	61fb      	str	r3, [r7, #28]
	while (offset < len) {
 8001ae0:	e021      	b.n	8001b26 <lcd_write+0xc2>
		size_t chunk = len - offset;
 8001ae2:	697a      	ldr	r2, [r7, #20]
 8001ae4:	69fb      	ldr	r3, [r7, #28]
 8001ae6:	1ad3      	subs	r3, r2, r3
 8001ae8:	61bb      	str	r3, [r7, #24]
		if (chunk > max_chunk) {
 8001aea:	69ba      	ldr	r2, [r7, #24]
 8001aec:	693b      	ldr	r3, [r7, #16]
 8001aee:	429a      	cmp	r2, r3
 8001af0:	d901      	bls.n	8001af6 <lcd_write+0x92>
			chunk = max_chunk;
 8001af2:	693b      	ldr	r3, [r7, #16]
 8001af4:	61bb      	str	r3, [r7, #24]
		}
		memcpy(&buffer[1], &str[offset], chunk);
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	1c58      	adds	r0, r3, #1
 8001afa:	687a      	ldr	r2, [r7, #4]
 8001afc:	69fb      	ldr	r3, [r7, #28]
 8001afe:	4413      	add	r3, r2
 8001b00:	69ba      	ldr	r2, [r7, #24]
 8001b02:	4619      	mov	r1, r3
 8001b04:	f008 fde7 	bl	800a6d6 <memcpy>
		HAL_I2C_Master_Transmit(&_I2cHandler, MD21605_I2C_ADDRESS, buffer, chunk + 1, 2);
 8001b08:	69bb      	ldr	r3, [r7, #24]
 8001b0a:	b29b      	uxth	r3, r3
 8001b0c:	3301      	adds	r3, #1
 8001b0e:	b29b      	uxth	r3, r3
 8001b10:	2202      	movs	r2, #2
 8001b12:	9200      	str	r2, [sp, #0]
 8001b14:	68fa      	ldr	r2, [r7, #12]
 8001b16:	217c      	movs	r1, #124	@ 0x7c
 8001b18:	4809      	ldr	r0, [pc, #36]	@ (8001b40 <lcd_write+0xdc>)
 8001b1a:	f001 f879 	bl	8002c10 <HAL_I2C_Master_Transmit>
		offset += chunk;
 8001b1e:	69fa      	ldr	r2, [r7, #28]
 8001b20:	69bb      	ldr	r3, [r7, #24]
 8001b22:	4413      	add	r3, r2
 8001b24:	61fb      	str	r3, [r7, #28]
	while (offset < len) {
 8001b26:	69fa      	ldr	r2, [r7, #28]
 8001b28:	697b      	ldr	r3, [r7, #20]
 8001b2a:	429a      	cmp	r2, r3
 8001b2c:	d3d9      	bcc.n	8001ae2 <lcd_write+0x7e>
 8001b2e:	46b5      	mov	sp, r6
 8001b30:	e001      	b.n	8001b36 <lcd_write+0xd2>
		return;
 8001b32:	bf00      	nop
		return;
 8001b34:	46b5      	mov	sp, r6
	}
}
 8001b36:	3724      	adds	r7, #36	@ 0x24
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001b3e:	bf00      	nop
 8001b40:	20000b30 	.word	0x20000b30

08001b44 <MenuDisplay>:
  * @brief  Return current menu to be display
  * @param  _Id 	Set the curent line of the menu to be return
  * 		_Buf	Buffer where the text going to be saved to be display
  * @retval Return current id or -1 in case of issue
  */
size_t MenuDisplay(uint8_t _Id, char* _Buf, size_t _lenghtBuf){
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b086      	sub	sp, #24
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	60b9      	str	r1, [r7, #8]
 8001b4e:	607a      	str	r2, [r7, #4]
 8001b50:	73fb      	strb	r3, [r7, #15]

	if ((_Buf == NULL) || (_lenghtBuf == 0U)) {
 8001b52:	68bb      	ldr	r3, [r7, #8]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d002      	beq.n	8001b5e <MenuDisplay+0x1a>
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d102      	bne.n	8001b64 <MenuDisplay+0x20>
		return (size_t)-1;
 8001b5e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001b62:	e011      	b.n	8001b88 <MenuDisplay+0x44>
	}

	size_t Rtv = (size_t)-1;
 8001b64:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001b68:	617b      	str	r3, [r7, #20]

	if (_Id < MENU_COUNT) {
 8001b6a:	7bfb      	ldrb	r3, [r7, #15]
 8001b6c:	2b02      	cmp	r3, #2
 8001b6e:	d80a      	bhi.n	8001b86 <MenuDisplay+0x42>
		Rtv = _Id;
 8001b70:	7bfb      	ldrb	r3, [r7, #15]
 8001b72:	617b      	str	r3, [r7, #20]
		snprintf(_Buf, _lenghtBuf, "%s", kMenuTexts[_Id]);
 8001b74:	7bfb      	ldrb	r3, [r7, #15]
 8001b76:	4a06      	ldr	r2, [pc, #24]	@ (8001b90 <MenuDisplay+0x4c>)
 8001b78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b7c:	4a05      	ldr	r2, [pc, #20]	@ (8001b94 <MenuDisplay+0x50>)
 8001b7e:	6879      	ldr	r1, [r7, #4]
 8001b80:	68b8      	ldr	r0, [r7, #8]
 8001b82:	f008 fbc1 	bl	800a308 <sniprintf>
	}
	return Rtv;
 8001b86:	697b      	ldr	r3, [r7, #20]
}
 8001b88:	4618      	mov	r0, r3
 8001b8a:	3718      	adds	r7, #24
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bd80      	pop	{r7, pc}
 8001b90:	0800b3fc 	.word	0x0800b3fc
 8001b94:	0800b2d4 	.word	0x0800b2d4

08001b98 <SubMenuDisplay>:
  * @param  _Id_ROW   Set the current row of the submenu to be returned
  * 		_Value    Value to display (can be signed)
  * 		_Buf	  Buffer where the text is saved for display
  * @retval Return current id or -1 in case of issue
  */
size_t SubMenuDisplay(uint8_t _Id_ROW, int16_t _Value, char* _Buf, size_t _lenghtBuf){
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b086      	sub	sp, #24
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	60ba      	str	r2, [r7, #8]
 8001ba0:	607b      	str	r3, [r7, #4]
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	73fb      	strb	r3, [r7, #15]
 8001ba6:	460b      	mov	r3, r1
 8001ba8:	81bb      	strh	r3, [r7, #12]

	if ((_Buf == NULL) || (_lenghtBuf == 0U)) {
 8001baa:	68bb      	ldr	r3, [r7, #8]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d002      	beq.n	8001bb6 <SubMenuDisplay+0x1e>
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d102      	bne.n	8001bbc <SubMenuDisplay+0x24>
		return (size_t)-1;
 8001bb6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001bba:	e042      	b.n	8001c42 <SubMenuDisplay+0xaa>
	}

	size_t Rtv = (size_t)-1;
 8001bbc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001bc0:	617b      	str	r3, [r7, #20]

	switch (_Id_ROW) {
 8001bc2:	7bfb      	ldrb	r3, [r7, #15]
 8001bc4:	2b02      	cmp	r3, #2
 8001bc6:	d02d      	beq.n	8001c24 <SubMenuDisplay+0x8c>
 8001bc8:	2b02      	cmp	r3, #2
 8001bca:	dc35      	bgt.n	8001c38 <SubMenuDisplay+0xa0>
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d002      	beq.n	8001bd6 <SubMenuDisplay+0x3e>
 8001bd0:	2b01      	cmp	r3, #1
 8001bd2:	d01d      	beq.n	8001c10 <SubMenuDisplay+0x78>
 8001bd4:	e030      	b.n	8001c38 <SubMenuDisplay+0xa0>
		case 0: {
			Rtv = 0;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	617b      	str	r3, [r7, #20]
			int16_t clamped = _Value;
 8001bda:	89bb      	ldrh	r3, [r7, #12]
 8001bdc:	827b      	strh	r3, [r7, #18]
			if (clamped > 256) {
 8001bde:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001be2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001be6:	dd03      	ble.n	8001bf0 <SubMenuDisplay+0x58>
				clamped = 256;
 8001be8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001bec:	827b      	strh	r3, [r7, #18]
 8001bee:	e007      	b.n	8001c00 <SubMenuDisplay+0x68>
			}
			else if (clamped < -256) {
 8001bf0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001bf4:	f513 7f80 	cmn.w	r3, #256	@ 0x100
 8001bf8:	da02      	bge.n	8001c00 <SubMenuDisplay+0x68>
				clamped = -256;
 8001bfa:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 8001bfe:	827b      	strh	r3, [r7, #18]
			}
			snprintf(_Buf,_lenghtBuf,"Volume : %+d", (int)clamped);
 8001c00:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001c04:	4a11      	ldr	r2, [pc, #68]	@ (8001c4c <SubMenuDisplay+0xb4>)
 8001c06:	6879      	ldr	r1, [r7, #4]
 8001c08:	68b8      	ldr	r0, [r7, #8]
 8001c0a:	f008 fb7d 	bl	800a308 <sniprintf>
			break;
 8001c0e:	e017      	b.n	8001c40 <SubMenuDisplay+0xa8>
		}
		case 1: {
			Rtv = 1;
 8001c10:	2301      	movs	r3, #1
 8001c12:	617b      	str	r3, [r7, #20]
			snprintf(_Buf,_lenghtBuf,"Submenu : %i", (int)_Value);
 8001c14:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001c18:	4a0d      	ldr	r2, [pc, #52]	@ (8001c50 <SubMenuDisplay+0xb8>)
 8001c1a:	6879      	ldr	r1, [r7, #4]
 8001c1c:	68b8      	ldr	r0, [r7, #8]
 8001c1e:	f008 fb73 	bl	800a308 <sniprintf>
			break;
 8001c22:	e00d      	b.n	8001c40 <SubMenuDisplay+0xa8>
		}
		case 2:
			Rtv = 2;
 8001c24:	2302      	movs	r3, #2
 8001c26:	617b      	str	r3, [r7, #20]
			snprintf(_Buf,_lenghtBuf,"Info    : %d", (int)_Value);
 8001c28:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001c2c:	4a09      	ldr	r2, [pc, #36]	@ (8001c54 <SubMenuDisplay+0xbc>)
 8001c2e:	6879      	ldr	r1, [r7, #4]
 8001c30:	68b8      	ldr	r0, [r7, #8]
 8001c32:	f008 fb69 	bl	800a308 <sniprintf>
			break;
 8001c36:	e003      	b.n	8001c40 <SubMenuDisplay+0xa8>
		default:
			Rtv = (size_t)-1;
 8001c38:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001c3c:	617b      	str	r3, [r7, #20]
			break;
 8001c3e:	bf00      	nop
	}
	return Rtv;
 8001c40:	697b      	ldr	r3, [r7, #20]
}
 8001c42:	4618      	mov	r0, r3
 8001c44:	3718      	adds	r7, #24
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	0800b2d8 	.word	0x0800b2d8
 8001c50:	0800b2e8 	.word	0x0800b2e8
 8001c54:	0800b2f8 	.word	0x0800b2f8

08001c58 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001c5c:	4b0e      	ldr	r3, [pc, #56]	@ (8001c98 <HAL_Init+0x40>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	4a0d      	ldr	r2, [pc, #52]	@ (8001c98 <HAL_Init+0x40>)
 8001c62:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001c66:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001c68:	4b0b      	ldr	r3, [pc, #44]	@ (8001c98 <HAL_Init+0x40>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4a0a      	ldr	r2, [pc, #40]	@ (8001c98 <HAL_Init+0x40>)
 8001c6e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001c72:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c74:	4b08      	ldr	r3, [pc, #32]	@ (8001c98 <HAL_Init+0x40>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4a07      	ldr	r2, [pc, #28]	@ (8001c98 <HAL_Init+0x40>)
 8001c7a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c7e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c80:	2003      	movs	r0, #3
 8001c82:	f000 f8fc 	bl	8001e7e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c86:	200f      	movs	r0, #15
 8001c88:	f7ff fca4 	bl	80015d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c8c:	f7ff fa3a 	bl	8001104 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c90:	2300      	movs	r3, #0
}
 8001c92:	4618      	mov	r0, r3
 8001c94:	bd80      	pop	{r7, pc}
 8001c96:	bf00      	nop
 8001c98:	40023c00 	.word	0x40023c00

08001c9c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ca0:	4b06      	ldr	r3, [pc, #24]	@ (8001cbc <HAL_IncTick+0x20>)
 8001ca2:	781b      	ldrb	r3, [r3, #0]
 8001ca4:	461a      	mov	r2, r3
 8001ca6:	4b06      	ldr	r3, [pc, #24]	@ (8001cc0 <HAL_IncTick+0x24>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	4413      	add	r3, r2
 8001cac:	4a04      	ldr	r2, [pc, #16]	@ (8001cc0 <HAL_IncTick+0x24>)
 8001cae:	6013      	str	r3, [r2, #0]
}
 8001cb0:	bf00      	nop
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb8:	4770      	bx	lr
 8001cba:	bf00      	nop
 8001cbc:	20000008 	.word	0x20000008
 8001cc0:	20000b84 	.word	0x20000b84

08001cc4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	af00      	add	r7, sp, #0
  return uwTick;
 8001cc8:	4b03      	ldr	r3, [pc, #12]	@ (8001cd8 <HAL_GetTick+0x14>)
 8001cca:	681b      	ldr	r3, [r3, #0]
}
 8001ccc:	4618      	mov	r0, r3
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd4:	4770      	bx	lr
 8001cd6:	bf00      	nop
 8001cd8:	20000b84 	.word	0x20000b84

08001cdc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b084      	sub	sp, #16
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ce4:	f7ff ffee 	bl	8001cc4 <HAL_GetTick>
 8001ce8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001cf4:	d005      	beq.n	8001d02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001cf6:	4b0a      	ldr	r3, [pc, #40]	@ (8001d20 <HAL_Delay+0x44>)
 8001cf8:	781b      	ldrb	r3, [r3, #0]
 8001cfa:	461a      	mov	r2, r3
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	4413      	add	r3, r2
 8001d00:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001d02:	bf00      	nop
 8001d04:	f7ff ffde 	bl	8001cc4 <HAL_GetTick>
 8001d08:	4602      	mov	r2, r0
 8001d0a:	68bb      	ldr	r3, [r7, #8]
 8001d0c:	1ad3      	subs	r3, r2, r3
 8001d0e:	68fa      	ldr	r2, [r7, #12]
 8001d10:	429a      	cmp	r2, r3
 8001d12:	d8f7      	bhi.n	8001d04 <HAL_Delay+0x28>
  {
  }
}
 8001d14:	bf00      	nop
 8001d16:	bf00      	nop
 8001d18:	3710      	adds	r7, #16
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	20000008 	.word	0x20000008

08001d24 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d24:	b480      	push	{r7}
 8001d26:	b085      	sub	sp, #20
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	f003 0307 	and.w	r3, r3, #7
 8001d32:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d34:	4b0c      	ldr	r3, [pc, #48]	@ (8001d68 <__NVIC_SetPriorityGrouping+0x44>)
 8001d36:	68db      	ldr	r3, [r3, #12]
 8001d38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d3a:	68ba      	ldr	r2, [r7, #8]
 8001d3c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001d40:	4013      	ands	r3, r2
 8001d42:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d48:	68bb      	ldr	r3, [r7, #8]
 8001d4a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d4c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001d50:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d56:	4a04      	ldr	r2, [pc, #16]	@ (8001d68 <__NVIC_SetPriorityGrouping+0x44>)
 8001d58:	68bb      	ldr	r3, [r7, #8]
 8001d5a:	60d3      	str	r3, [r2, #12]
}
 8001d5c:	bf00      	nop
 8001d5e:	3714      	adds	r7, #20
 8001d60:	46bd      	mov	sp, r7
 8001d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d66:	4770      	bx	lr
 8001d68:	e000ed00 	.word	0xe000ed00

08001d6c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d70:	4b04      	ldr	r3, [pc, #16]	@ (8001d84 <__NVIC_GetPriorityGrouping+0x18>)
 8001d72:	68db      	ldr	r3, [r3, #12]
 8001d74:	0a1b      	lsrs	r3, r3, #8
 8001d76:	f003 0307 	and.w	r3, r3, #7
}
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d82:	4770      	bx	lr
 8001d84:	e000ed00 	.word	0xe000ed00

08001d88 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	b083      	sub	sp, #12
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	4603      	mov	r3, r0
 8001d90:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	db0b      	blt.n	8001db2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d9a:	79fb      	ldrb	r3, [r7, #7]
 8001d9c:	f003 021f 	and.w	r2, r3, #31
 8001da0:	4907      	ldr	r1, [pc, #28]	@ (8001dc0 <__NVIC_EnableIRQ+0x38>)
 8001da2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001da6:	095b      	lsrs	r3, r3, #5
 8001da8:	2001      	movs	r0, #1
 8001daa:	fa00 f202 	lsl.w	r2, r0, r2
 8001dae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001db2:	bf00      	nop
 8001db4:	370c      	adds	r7, #12
 8001db6:	46bd      	mov	sp, r7
 8001db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbc:	4770      	bx	lr
 8001dbe:	bf00      	nop
 8001dc0:	e000e100 	.word	0xe000e100

08001dc4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	b083      	sub	sp, #12
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	4603      	mov	r3, r0
 8001dcc:	6039      	str	r1, [r7, #0]
 8001dce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	db0a      	blt.n	8001dee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	b2da      	uxtb	r2, r3
 8001ddc:	490c      	ldr	r1, [pc, #48]	@ (8001e10 <__NVIC_SetPriority+0x4c>)
 8001dde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001de2:	0112      	lsls	r2, r2, #4
 8001de4:	b2d2      	uxtb	r2, r2
 8001de6:	440b      	add	r3, r1
 8001de8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001dec:	e00a      	b.n	8001e04 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	b2da      	uxtb	r2, r3
 8001df2:	4908      	ldr	r1, [pc, #32]	@ (8001e14 <__NVIC_SetPriority+0x50>)
 8001df4:	79fb      	ldrb	r3, [r7, #7]
 8001df6:	f003 030f 	and.w	r3, r3, #15
 8001dfa:	3b04      	subs	r3, #4
 8001dfc:	0112      	lsls	r2, r2, #4
 8001dfe:	b2d2      	uxtb	r2, r2
 8001e00:	440b      	add	r3, r1
 8001e02:	761a      	strb	r2, [r3, #24]
}
 8001e04:	bf00      	nop
 8001e06:	370c      	adds	r7, #12
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0e:	4770      	bx	lr
 8001e10:	e000e100 	.word	0xe000e100
 8001e14:	e000ed00 	.word	0xe000ed00

08001e18 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	b089      	sub	sp, #36	@ 0x24
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	60f8      	str	r0, [r7, #12]
 8001e20:	60b9      	str	r1, [r7, #8]
 8001e22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	f003 0307 	and.w	r3, r3, #7
 8001e2a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e2c:	69fb      	ldr	r3, [r7, #28]
 8001e2e:	f1c3 0307 	rsb	r3, r3, #7
 8001e32:	2b04      	cmp	r3, #4
 8001e34:	bf28      	it	cs
 8001e36:	2304      	movcs	r3, #4
 8001e38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e3a:	69fb      	ldr	r3, [r7, #28]
 8001e3c:	3304      	adds	r3, #4
 8001e3e:	2b06      	cmp	r3, #6
 8001e40:	d902      	bls.n	8001e48 <NVIC_EncodePriority+0x30>
 8001e42:	69fb      	ldr	r3, [r7, #28]
 8001e44:	3b03      	subs	r3, #3
 8001e46:	e000      	b.n	8001e4a <NVIC_EncodePriority+0x32>
 8001e48:	2300      	movs	r3, #0
 8001e4a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e4c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001e50:	69bb      	ldr	r3, [r7, #24]
 8001e52:	fa02 f303 	lsl.w	r3, r2, r3
 8001e56:	43da      	mvns	r2, r3
 8001e58:	68bb      	ldr	r3, [r7, #8]
 8001e5a:	401a      	ands	r2, r3
 8001e5c:	697b      	ldr	r3, [r7, #20]
 8001e5e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e60:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001e64:	697b      	ldr	r3, [r7, #20]
 8001e66:	fa01 f303 	lsl.w	r3, r1, r3
 8001e6a:	43d9      	mvns	r1, r3
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e70:	4313      	orrs	r3, r2
         );
}
 8001e72:	4618      	mov	r0, r3
 8001e74:	3724      	adds	r7, #36	@ 0x24
 8001e76:	46bd      	mov	sp, r7
 8001e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7c:	4770      	bx	lr

08001e7e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e7e:	b580      	push	{r7, lr}
 8001e80:	b082      	sub	sp, #8
 8001e82:	af00      	add	r7, sp, #0
 8001e84:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e86:	6878      	ldr	r0, [r7, #4]
 8001e88:	f7ff ff4c 	bl	8001d24 <__NVIC_SetPriorityGrouping>
}
 8001e8c:	bf00      	nop
 8001e8e:	3708      	adds	r7, #8
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}

08001e94 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b086      	sub	sp, #24
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	60b9      	str	r1, [r7, #8]
 8001e9e:	607a      	str	r2, [r7, #4]
 8001ea0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ea6:	f7ff ff61 	bl	8001d6c <__NVIC_GetPriorityGrouping>
 8001eaa:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001eac:	687a      	ldr	r2, [r7, #4]
 8001eae:	68b9      	ldr	r1, [r7, #8]
 8001eb0:	6978      	ldr	r0, [r7, #20]
 8001eb2:	f7ff ffb1 	bl	8001e18 <NVIC_EncodePriority>
 8001eb6:	4602      	mov	r2, r0
 8001eb8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ebc:	4611      	mov	r1, r2
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f7ff ff80 	bl	8001dc4 <__NVIC_SetPriority>
}
 8001ec4:	bf00      	nop
 8001ec6:	3718      	adds	r7, #24
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}

08001ecc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b082      	sub	sp, #8
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ed6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eda:	4618      	mov	r0, r3
 8001edc:	f7ff ff54 	bl	8001d88 <__NVIC_EnableIRQ>
}
 8001ee0:	bf00      	nop
 8001ee2:	3708      	adds	r7, #8
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bd80      	pop	{r7, pc}

08001ee8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b086      	sub	sp, #24
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001ef4:	f7ff fee6 	bl	8001cc4 <HAL_GetTick>
 8001ef8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d101      	bne.n	8001f04 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001f00:	2301      	movs	r3, #1
 8001f02:	e099      	b.n	8002038 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2202      	movs	r2, #2
 8001f08:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	2200      	movs	r2, #0
 8001f10:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	681a      	ldr	r2, [r3, #0]
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f022 0201 	bic.w	r2, r2, #1
 8001f22:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001f24:	e00f      	b.n	8001f46 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001f26:	f7ff fecd 	bl	8001cc4 <HAL_GetTick>
 8001f2a:	4602      	mov	r2, r0
 8001f2c:	693b      	ldr	r3, [r7, #16]
 8001f2e:	1ad3      	subs	r3, r2, r3
 8001f30:	2b05      	cmp	r3, #5
 8001f32:	d908      	bls.n	8001f46 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2220      	movs	r2, #32
 8001f38:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	2203      	movs	r2, #3
 8001f3e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001f42:	2303      	movs	r3, #3
 8001f44:	e078      	b.n	8002038 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f003 0301 	and.w	r3, r3, #1
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d1e8      	bne.n	8001f26 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001f5c:	697a      	ldr	r2, [r7, #20]
 8001f5e:	4b38      	ldr	r3, [pc, #224]	@ (8002040 <HAL_DMA_Init+0x158>)
 8001f60:	4013      	ands	r3, r2
 8001f62:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	685a      	ldr	r2, [r3, #4]
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	689b      	ldr	r3, [r3, #8]
 8001f6c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f72:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	691b      	ldr	r3, [r3, #16]
 8001f78:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f7e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	699b      	ldr	r3, [r3, #24]
 8001f84:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f8a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6a1b      	ldr	r3, [r3, #32]
 8001f90:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f92:	697a      	ldr	r2, [r7, #20]
 8001f94:	4313      	orrs	r3, r2
 8001f96:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f9c:	2b04      	cmp	r3, #4
 8001f9e:	d107      	bne.n	8001fb0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fa8:	4313      	orrs	r3, r2
 8001faa:	697a      	ldr	r2, [r7, #20]
 8001fac:	4313      	orrs	r3, r2
 8001fae:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	697a      	ldr	r2, [r7, #20]
 8001fb6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	695b      	ldr	r3, [r3, #20]
 8001fbe:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	f023 0307 	bic.w	r3, r3, #7
 8001fc6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fcc:	697a      	ldr	r2, [r7, #20]
 8001fce:	4313      	orrs	r3, r2
 8001fd0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fd6:	2b04      	cmp	r3, #4
 8001fd8:	d117      	bne.n	800200a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fde:	697a      	ldr	r2, [r7, #20]
 8001fe0:	4313      	orrs	r3, r2
 8001fe2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d00e      	beq.n	800200a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001fec:	6878      	ldr	r0, [r7, #4]
 8001fee:	f000 fa6f 	bl	80024d0 <DMA_CheckFifoParam>
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d008      	beq.n	800200a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2240      	movs	r2, #64	@ 0x40
 8001ffc:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	2201      	movs	r2, #1
 8002002:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002006:	2301      	movs	r3, #1
 8002008:	e016      	b.n	8002038 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	697a      	ldr	r2, [r7, #20]
 8002010:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002012:	6878      	ldr	r0, [r7, #4]
 8002014:	f000 fa26 	bl	8002464 <DMA_CalcBaseAndBitshift>
 8002018:	4603      	mov	r3, r0
 800201a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002020:	223f      	movs	r2, #63	@ 0x3f
 8002022:	409a      	lsls	r2, r3
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	2200      	movs	r2, #0
 800202c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	2201      	movs	r2, #1
 8002032:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002036:	2300      	movs	r3, #0
}
 8002038:	4618      	mov	r0, r3
 800203a:	3718      	adds	r7, #24
 800203c:	46bd      	mov	sp, r7
 800203e:	bd80      	pop	{r7, pc}
 8002040:	f010803f 	.word	0xf010803f

08002044 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b086      	sub	sp, #24
 8002048:	af00      	add	r7, sp, #0
 800204a:	60f8      	str	r0, [r7, #12]
 800204c:	60b9      	str	r1, [r7, #8]
 800204e:	607a      	str	r2, [r7, #4]
 8002050:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002052:	2300      	movs	r3, #0
 8002054:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800205a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002062:	2b01      	cmp	r3, #1
 8002064:	d101      	bne.n	800206a <HAL_DMA_Start_IT+0x26>
 8002066:	2302      	movs	r3, #2
 8002068:	e040      	b.n	80020ec <HAL_DMA_Start_IT+0xa8>
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	2201      	movs	r2, #1
 800206e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002078:	b2db      	uxtb	r3, r3
 800207a:	2b01      	cmp	r3, #1
 800207c:	d12f      	bne.n	80020de <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	2202      	movs	r2, #2
 8002082:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	2200      	movs	r2, #0
 800208a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	687a      	ldr	r2, [r7, #4]
 8002090:	68b9      	ldr	r1, [r7, #8]
 8002092:	68f8      	ldr	r0, [r7, #12]
 8002094:	f000 f9b8 	bl	8002408 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800209c:	223f      	movs	r2, #63	@ 0x3f
 800209e:	409a      	lsls	r2, r3
 80020a0:	693b      	ldr	r3, [r7, #16]
 80020a2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	681a      	ldr	r2, [r3, #0]
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f042 0216 	orr.w	r2, r2, #22
 80020b2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d007      	beq.n	80020cc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	681a      	ldr	r2, [r3, #0]
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f042 0208 	orr.w	r2, r2, #8
 80020ca:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	681a      	ldr	r2, [r3, #0]
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f042 0201 	orr.w	r2, r2, #1
 80020da:	601a      	str	r2, [r3, #0]
 80020dc:	e005      	b.n	80020ea <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	2200      	movs	r2, #0
 80020e2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80020e6:	2302      	movs	r3, #2
 80020e8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80020ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	3718      	adds	r7, #24
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}

080020f4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b086      	sub	sp, #24
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80020fc:	2300      	movs	r3, #0
 80020fe:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002100:	4b8e      	ldr	r3, [pc, #568]	@ (800233c <HAL_DMA_IRQHandler+0x248>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	4a8e      	ldr	r2, [pc, #568]	@ (8002340 <HAL_DMA_IRQHandler+0x24c>)
 8002106:	fba2 2303 	umull	r2, r3, r2, r3
 800210a:	0a9b      	lsrs	r3, r3, #10
 800210c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002112:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002114:	693b      	ldr	r3, [r7, #16]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800211e:	2208      	movs	r2, #8
 8002120:	409a      	lsls	r2, r3
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	4013      	ands	r3, r2
 8002126:	2b00      	cmp	r3, #0
 8002128:	d01a      	beq.n	8002160 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f003 0304 	and.w	r3, r3, #4
 8002134:	2b00      	cmp	r3, #0
 8002136:	d013      	beq.n	8002160 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	681a      	ldr	r2, [r3, #0]
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f022 0204 	bic.w	r2, r2, #4
 8002146:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800214c:	2208      	movs	r2, #8
 800214e:	409a      	lsls	r2, r3
 8002150:	693b      	ldr	r3, [r7, #16]
 8002152:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002158:	f043 0201 	orr.w	r2, r3, #1
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002164:	2201      	movs	r2, #1
 8002166:	409a      	lsls	r2, r3
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	4013      	ands	r3, r2
 800216c:	2b00      	cmp	r3, #0
 800216e:	d012      	beq.n	8002196 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	695b      	ldr	r3, [r3, #20]
 8002176:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800217a:	2b00      	cmp	r3, #0
 800217c:	d00b      	beq.n	8002196 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002182:	2201      	movs	r2, #1
 8002184:	409a      	lsls	r2, r3
 8002186:	693b      	ldr	r3, [r7, #16]
 8002188:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800218e:	f043 0202 	orr.w	r2, r3, #2
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800219a:	2204      	movs	r2, #4
 800219c:	409a      	lsls	r2, r3
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	4013      	ands	r3, r2
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d012      	beq.n	80021cc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f003 0302 	and.w	r3, r3, #2
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d00b      	beq.n	80021cc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021b8:	2204      	movs	r2, #4
 80021ba:	409a      	lsls	r2, r3
 80021bc:	693b      	ldr	r3, [r7, #16]
 80021be:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021c4:	f043 0204 	orr.w	r2, r3, #4
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021d0:	2210      	movs	r2, #16
 80021d2:	409a      	lsls	r2, r3
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	4013      	ands	r3, r2
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d043      	beq.n	8002264 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f003 0308 	and.w	r3, r3, #8
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d03c      	beq.n	8002264 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021ee:	2210      	movs	r2, #16
 80021f0:	409a      	lsls	r2, r3
 80021f2:	693b      	ldr	r3, [r7, #16]
 80021f4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002200:	2b00      	cmp	r3, #0
 8002202:	d018      	beq.n	8002236 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800220e:	2b00      	cmp	r3, #0
 8002210:	d108      	bne.n	8002224 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002216:	2b00      	cmp	r3, #0
 8002218:	d024      	beq.n	8002264 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800221e:	6878      	ldr	r0, [r7, #4]
 8002220:	4798      	blx	r3
 8002222:	e01f      	b.n	8002264 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002228:	2b00      	cmp	r3, #0
 800222a:	d01b      	beq.n	8002264 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002230:	6878      	ldr	r0, [r7, #4]
 8002232:	4798      	blx	r3
 8002234:	e016      	b.n	8002264 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002240:	2b00      	cmp	r3, #0
 8002242:	d107      	bne.n	8002254 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	681a      	ldr	r2, [r3, #0]
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f022 0208 	bic.w	r2, r2, #8
 8002252:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002258:	2b00      	cmp	r3, #0
 800225a:	d003      	beq.n	8002264 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002260:	6878      	ldr	r0, [r7, #4]
 8002262:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002268:	2220      	movs	r2, #32
 800226a:	409a      	lsls	r2, r3
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	4013      	ands	r3, r2
 8002270:	2b00      	cmp	r3, #0
 8002272:	f000 808f 	beq.w	8002394 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f003 0310 	and.w	r3, r3, #16
 8002280:	2b00      	cmp	r3, #0
 8002282:	f000 8087 	beq.w	8002394 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800228a:	2220      	movs	r2, #32
 800228c:	409a      	lsls	r2, r3
 800228e:	693b      	ldr	r3, [r7, #16]
 8002290:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002298:	b2db      	uxtb	r3, r3
 800229a:	2b05      	cmp	r3, #5
 800229c:	d136      	bne.n	800230c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	681a      	ldr	r2, [r3, #0]
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f022 0216 	bic.w	r2, r2, #22
 80022ac:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	695a      	ldr	r2, [r3, #20]
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80022bc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d103      	bne.n	80022ce <HAL_DMA_IRQHandler+0x1da>
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d007      	beq.n	80022de <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	681a      	ldr	r2, [r3, #0]
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f022 0208 	bic.w	r2, r2, #8
 80022dc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022e2:	223f      	movs	r2, #63	@ 0x3f
 80022e4:	409a      	lsls	r2, r3
 80022e6:	693b      	ldr	r3, [r7, #16]
 80022e8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	2201      	movs	r2, #1
 80022ee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	2200      	movs	r2, #0
 80022f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d07e      	beq.n	8002400 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002306:	6878      	ldr	r0, [r7, #4]
 8002308:	4798      	blx	r3
        }
        return;
 800230a:	e079      	b.n	8002400 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002316:	2b00      	cmp	r3, #0
 8002318:	d01d      	beq.n	8002356 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002324:	2b00      	cmp	r3, #0
 8002326:	d10d      	bne.n	8002344 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800232c:	2b00      	cmp	r3, #0
 800232e:	d031      	beq.n	8002394 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002334:	6878      	ldr	r0, [r7, #4]
 8002336:	4798      	blx	r3
 8002338:	e02c      	b.n	8002394 <HAL_DMA_IRQHandler+0x2a0>
 800233a:	bf00      	nop
 800233c:	20000000 	.word	0x20000000
 8002340:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002348:	2b00      	cmp	r3, #0
 800234a:	d023      	beq.n	8002394 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002350:	6878      	ldr	r0, [r7, #4]
 8002352:	4798      	blx	r3
 8002354:	e01e      	b.n	8002394 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002360:	2b00      	cmp	r3, #0
 8002362:	d10f      	bne.n	8002384 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	681a      	ldr	r2, [r3, #0]
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f022 0210 	bic.w	r2, r2, #16
 8002372:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2201      	movs	r2, #1
 8002378:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2200      	movs	r2, #0
 8002380:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002388:	2b00      	cmp	r3, #0
 800238a:	d003      	beq.n	8002394 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002390:	6878      	ldr	r0, [r7, #4]
 8002392:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002398:	2b00      	cmp	r3, #0
 800239a:	d032      	beq.n	8002402 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023a0:	f003 0301 	and.w	r3, r3, #1
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d022      	beq.n	80023ee <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2205      	movs	r2, #5
 80023ac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	681a      	ldr	r2, [r3, #0]
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f022 0201 	bic.w	r2, r2, #1
 80023be:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80023c0:	68bb      	ldr	r3, [r7, #8]
 80023c2:	3301      	adds	r3, #1
 80023c4:	60bb      	str	r3, [r7, #8]
 80023c6:	697a      	ldr	r2, [r7, #20]
 80023c8:	429a      	cmp	r2, r3
 80023ca:	d307      	bcc.n	80023dc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f003 0301 	and.w	r3, r3, #1
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d1f2      	bne.n	80023c0 <HAL_DMA_IRQHandler+0x2cc>
 80023da:	e000      	b.n	80023de <HAL_DMA_IRQHandler+0x2ea>
          break;
 80023dc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2201      	movs	r2, #1
 80023e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	2200      	movs	r2, #0
 80023ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d005      	beq.n	8002402 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023fa:	6878      	ldr	r0, [r7, #4]
 80023fc:	4798      	blx	r3
 80023fe:	e000      	b.n	8002402 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002400:	bf00      	nop
    }
  }
}
 8002402:	3718      	adds	r7, #24
 8002404:	46bd      	mov	sp, r7
 8002406:	bd80      	pop	{r7, pc}

08002408 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002408:	b480      	push	{r7}
 800240a:	b085      	sub	sp, #20
 800240c:	af00      	add	r7, sp, #0
 800240e:	60f8      	str	r0, [r7, #12]
 8002410:	60b9      	str	r1, [r7, #8]
 8002412:	607a      	str	r2, [r7, #4]
 8002414:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	681a      	ldr	r2, [r3, #0]
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002424:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	683a      	ldr	r2, [r7, #0]
 800242c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	689b      	ldr	r3, [r3, #8]
 8002432:	2b40      	cmp	r3, #64	@ 0x40
 8002434:	d108      	bne.n	8002448 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	687a      	ldr	r2, [r7, #4]
 800243c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	68ba      	ldr	r2, [r7, #8]
 8002444:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002446:	e007      	b.n	8002458 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	68ba      	ldr	r2, [r7, #8]
 800244e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	687a      	ldr	r2, [r7, #4]
 8002456:	60da      	str	r2, [r3, #12]
}
 8002458:	bf00      	nop
 800245a:	3714      	adds	r7, #20
 800245c:	46bd      	mov	sp, r7
 800245e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002462:	4770      	bx	lr

08002464 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002464:	b480      	push	{r7}
 8002466:	b085      	sub	sp, #20
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	b2db      	uxtb	r3, r3
 8002472:	3b10      	subs	r3, #16
 8002474:	4a14      	ldr	r2, [pc, #80]	@ (80024c8 <DMA_CalcBaseAndBitshift+0x64>)
 8002476:	fba2 2303 	umull	r2, r3, r2, r3
 800247a:	091b      	lsrs	r3, r3, #4
 800247c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800247e:	4a13      	ldr	r2, [pc, #76]	@ (80024cc <DMA_CalcBaseAndBitshift+0x68>)
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	4413      	add	r3, r2
 8002484:	781b      	ldrb	r3, [r3, #0]
 8002486:	461a      	mov	r2, r3
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	2b03      	cmp	r3, #3
 8002490:	d909      	bls.n	80024a6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800249a:	f023 0303 	bic.w	r3, r3, #3
 800249e:	1d1a      	adds	r2, r3, #4
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	659a      	str	r2, [r3, #88]	@ 0x58
 80024a4:	e007      	b.n	80024b6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80024ae:	f023 0303 	bic.w	r3, r3, #3
 80024b2:	687a      	ldr	r2, [r7, #4]
 80024b4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80024ba:	4618      	mov	r0, r3
 80024bc:	3714      	adds	r7, #20
 80024be:	46bd      	mov	sp, r7
 80024c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c4:	4770      	bx	lr
 80024c6:	bf00      	nop
 80024c8:	aaaaaaab 	.word	0xaaaaaaab
 80024cc:	0800b408 	.word	0x0800b408

080024d0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80024d0:	b480      	push	{r7}
 80024d2:	b085      	sub	sp, #20
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80024d8:	2300      	movs	r3, #0
 80024da:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024e0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	699b      	ldr	r3, [r3, #24]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d11f      	bne.n	800252a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80024ea:	68bb      	ldr	r3, [r7, #8]
 80024ec:	2b03      	cmp	r3, #3
 80024ee:	d856      	bhi.n	800259e <DMA_CheckFifoParam+0xce>
 80024f0:	a201      	add	r2, pc, #4	@ (adr r2, 80024f8 <DMA_CheckFifoParam+0x28>)
 80024f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024f6:	bf00      	nop
 80024f8:	08002509 	.word	0x08002509
 80024fc:	0800251b 	.word	0x0800251b
 8002500:	08002509 	.word	0x08002509
 8002504:	0800259f 	.word	0x0800259f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800250c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002510:	2b00      	cmp	r3, #0
 8002512:	d046      	beq.n	80025a2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002514:	2301      	movs	r3, #1
 8002516:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002518:	e043      	b.n	80025a2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800251e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002522:	d140      	bne.n	80025a6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002524:	2301      	movs	r3, #1
 8002526:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002528:	e03d      	b.n	80025a6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	699b      	ldr	r3, [r3, #24]
 800252e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002532:	d121      	bne.n	8002578 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002534:	68bb      	ldr	r3, [r7, #8]
 8002536:	2b03      	cmp	r3, #3
 8002538:	d837      	bhi.n	80025aa <DMA_CheckFifoParam+0xda>
 800253a:	a201      	add	r2, pc, #4	@ (adr r2, 8002540 <DMA_CheckFifoParam+0x70>)
 800253c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002540:	08002551 	.word	0x08002551
 8002544:	08002557 	.word	0x08002557
 8002548:	08002551 	.word	0x08002551
 800254c:	08002569 	.word	0x08002569
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002550:	2301      	movs	r3, #1
 8002552:	73fb      	strb	r3, [r7, #15]
      break;
 8002554:	e030      	b.n	80025b8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800255a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800255e:	2b00      	cmp	r3, #0
 8002560:	d025      	beq.n	80025ae <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002562:	2301      	movs	r3, #1
 8002564:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002566:	e022      	b.n	80025ae <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800256c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002570:	d11f      	bne.n	80025b2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002572:	2301      	movs	r3, #1
 8002574:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002576:	e01c      	b.n	80025b2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002578:	68bb      	ldr	r3, [r7, #8]
 800257a:	2b02      	cmp	r3, #2
 800257c:	d903      	bls.n	8002586 <DMA_CheckFifoParam+0xb6>
 800257e:	68bb      	ldr	r3, [r7, #8]
 8002580:	2b03      	cmp	r3, #3
 8002582:	d003      	beq.n	800258c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002584:	e018      	b.n	80025b8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002586:	2301      	movs	r3, #1
 8002588:	73fb      	strb	r3, [r7, #15]
      break;
 800258a:	e015      	b.n	80025b8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002590:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002594:	2b00      	cmp	r3, #0
 8002596:	d00e      	beq.n	80025b6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002598:	2301      	movs	r3, #1
 800259a:	73fb      	strb	r3, [r7, #15]
      break;
 800259c:	e00b      	b.n	80025b6 <DMA_CheckFifoParam+0xe6>
      break;
 800259e:	bf00      	nop
 80025a0:	e00a      	b.n	80025b8 <DMA_CheckFifoParam+0xe8>
      break;
 80025a2:	bf00      	nop
 80025a4:	e008      	b.n	80025b8 <DMA_CheckFifoParam+0xe8>
      break;
 80025a6:	bf00      	nop
 80025a8:	e006      	b.n	80025b8 <DMA_CheckFifoParam+0xe8>
      break;
 80025aa:	bf00      	nop
 80025ac:	e004      	b.n	80025b8 <DMA_CheckFifoParam+0xe8>
      break;
 80025ae:	bf00      	nop
 80025b0:	e002      	b.n	80025b8 <DMA_CheckFifoParam+0xe8>
      break;   
 80025b2:	bf00      	nop
 80025b4:	e000      	b.n	80025b8 <DMA_CheckFifoParam+0xe8>
      break;
 80025b6:	bf00      	nop
    }
  } 
  
  return status; 
 80025b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80025ba:	4618      	mov	r0, r3
 80025bc:	3714      	adds	r7, #20
 80025be:	46bd      	mov	sp, r7
 80025c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c4:	4770      	bx	lr
 80025c6:	bf00      	nop

080025c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80025c8:	b480      	push	{r7}
 80025ca:	b089      	sub	sp, #36	@ 0x24
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
 80025d0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80025d2:	2300      	movs	r3, #0
 80025d4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80025d6:	2300      	movs	r3, #0
 80025d8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80025da:	2300      	movs	r3, #0
 80025dc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80025de:	2300      	movs	r3, #0
 80025e0:	61fb      	str	r3, [r7, #28]
 80025e2:	e165      	b.n	80028b0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80025e4:	2201      	movs	r2, #1
 80025e6:	69fb      	ldr	r3, [r7, #28]
 80025e8:	fa02 f303 	lsl.w	r3, r2, r3
 80025ec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	697a      	ldr	r2, [r7, #20]
 80025f4:	4013      	ands	r3, r2
 80025f6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80025f8:	693a      	ldr	r2, [r7, #16]
 80025fa:	697b      	ldr	r3, [r7, #20]
 80025fc:	429a      	cmp	r2, r3
 80025fe:	f040 8154 	bne.w	80028aa <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	f003 0303 	and.w	r3, r3, #3
 800260a:	2b01      	cmp	r3, #1
 800260c:	d005      	beq.n	800261a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002616:	2b02      	cmp	r3, #2
 8002618:	d130      	bne.n	800267c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	689b      	ldr	r3, [r3, #8]
 800261e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002620:	69fb      	ldr	r3, [r7, #28]
 8002622:	005b      	lsls	r3, r3, #1
 8002624:	2203      	movs	r2, #3
 8002626:	fa02 f303 	lsl.w	r3, r2, r3
 800262a:	43db      	mvns	r3, r3
 800262c:	69ba      	ldr	r2, [r7, #24]
 800262e:	4013      	ands	r3, r2
 8002630:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	68da      	ldr	r2, [r3, #12]
 8002636:	69fb      	ldr	r3, [r7, #28]
 8002638:	005b      	lsls	r3, r3, #1
 800263a:	fa02 f303 	lsl.w	r3, r2, r3
 800263e:	69ba      	ldr	r2, [r7, #24]
 8002640:	4313      	orrs	r3, r2
 8002642:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	69ba      	ldr	r2, [r7, #24]
 8002648:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	685b      	ldr	r3, [r3, #4]
 800264e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002650:	2201      	movs	r2, #1
 8002652:	69fb      	ldr	r3, [r7, #28]
 8002654:	fa02 f303 	lsl.w	r3, r2, r3
 8002658:	43db      	mvns	r3, r3
 800265a:	69ba      	ldr	r2, [r7, #24]
 800265c:	4013      	ands	r3, r2
 800265e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	091b      	lsrs	r3, r3, #4
 8002666:	f003 0201 	and.w	r2, r3, #1
 800266a:	69fb      	ldr	r3, [r7, #28]
 800266c:	fa02 f303 	lsl.w	r3, r2, r3
 8002670:	69ba      	ldr	r2, [r7, #24]
 8002672:	4313      	orrs	r3, r2
 8002674:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	69ba      	ldr	r2, [r7, #24]
 800267a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	f003 0303 	and.w	r3, r3, #3
 8002684:	2b03      	cmp	r3, #3
 8002686:	d017      	beq.n	80026b8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	68db      	ldr	r3, [r3, #12]
 800268c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800268e:	69fb      	ldr	r3, [r7, #28]
 8002690:	005b      	lsls	r3, r3, #1
 8002692:	2203      	movs	r2, #3
 8002694:	fa02 f303 	lsl.w	r3, r2, r3
 8002698:	43db      	mvns	r3, r3
 800269a:	69ba      	ldr	r2, [r7, #24]
 800269c:	4013      	ands	r3, r2
 800269e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	689a      	ldr	r2, [r3, #8]
 80026a4:	69fb      	ldr	r3, [r7, #28]
 80026a6:	005b      	lsls	r3, r3, #1
 80026a8:	fa02 f303 	lsl.w	r3, r2, r3
 80026ac:	69ba      	ldr	r2, [r7, #24]
 80026ae:	4313      	orrs	r3, r2
 80026b0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	69ba      	ldr	r2, [r7, #24]
 80026b6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	f003 0303 	and.w	r3, r3, #3
 80026c0:	2b02      	cmp	r3, #2
 80026c2:	d123      	bne.n	800270c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80026c4:	69fb      	ldr	r3, [r7, #28]
 80026c6:	08da      	lsrs	r2, r3, #3
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	3208      	adds	r2, #8
 80026cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80026d2:	69fb      	ldr	r3, [r7, #28]
 80026d4:	f003 0307 	and.w	r3, r3, #7
 80026d8:	009b      	lsls	r3, r3, #2
 80026da:	220f      	movs	r2, #15
 80026dc:	fa02 f303 	lsl.w	r3, r2, r3
 80026e0:	43db      	mvns	r3, r3
 80026e2:	69ba      	ldr	r2, [r7, #24]
 80026e4:	4013      	ands	r3, r2
 80026e6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	691a      	ldr	r2, [r3, #16]
 80026ec:	69fb      	ldr	r3, [r7, #28]
 80026ee:	f003 0307 	and.w	r3, r3, #7
 80026f2:	009b      	lsls	r3, r3, #2
 80026f4:	fa02 f303 	lsl.w	r3, r2, r3
 80026f8:	69ba      	ldr	r2, [r7, #24]
 80026fa:	4313      	orrs	r3, r2
 80026fc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80026fe:	69fb      	ldr	r3, [r7, #28]
 8002700:	08da      	lsrs	r2, r3, #3
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	3208      	adds	r2, #8
 8002706:	69b9      	ldr	r1, [r7, #24]
 8002708:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002712:	69fb      	ldr	r3, [r7, #28]
 8002714:	005b      	lsls	r3, r3, #1
 8002716:	2203      	movs	r2, #3
 8002718:	fa02 f303 	lsl.w	r3, r2, r3
 800271c:	43db      	mvns	r3, r3
 800271e:	69ba      	ldr	r2, [r7, #24]
 8002720:	4013      	ands	r3, r2
 8002722:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	f003 0203 	and.w	r2, r3, #3
 800272c:	69fb      	ldr	r3, [r7, #28]
 800272e:	005b      	lsls	r3, r3, #1
 8002730:	fa02 f303 	lsl.w	r3, r2, r3
 8002734:	69ba      	ldr	r2, [r7, #24]
 8002736:	4313      	orrs	r3, r2
 8002738:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	69ba      	ldr	r2, [r7, #24]
 800273e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002748:	2b00      	cmp	r3, #0
 800274a:	f000 80ae 	beq.w	80028aa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800274e:	2300      	movs	r3, #0
 8002750:	60fb      	str	r3, [r7, #12]
 8002752:	4b5d      	ldr	r3, [pc, #372]	@ (80028c8 <HAL_GPIO_Init+0x300>)
 8002754:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002756:	4a5c      	ldr	r2, [pc, #368]	@ (80028c8 <HAL_GPIO_Init+0x300>)
 8002758:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800275c:	6453      	str	r3, [r2, #68]	@ 0x44
 800275e:	4b5a      	ldr	r3, [pc, #360]	@ (80028c8 <HAL_GPIO_Init+0x300>)
 8002760:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002762:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002766:	60fb      	str	r3, [r7, #12]
 8002768:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800276a:	4a58      	ldr	r2, [pc, #352]	@ (80028cc <HAL_GPIO_Init+0x304>)
 800276c:	69fb      	ldr	r3, [r7, #28]
 800276e:	089b      	lsrs	r3, r3, #2
 8002770:	3302      	adds	r3, #2
 8002772:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002776:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002778:	69fb      	ldr	r3, [r7, #28]
 800277a:	f003 0303 	and.w	r3, r3, #3
 800277e:	009b      	lsls	r3, r3, #2
 8002780:	220f      	movs	r2, #15
 8002782:	fa02 f303 	lsl.w	r3, r2, r3
 8002786:	43db      	mvns	r3, r3
 8002788:	69ba      	ldr	r2, [r7, #24]
 800278a:	4013      	ands	r3, r2
 800278c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	4a4f      	ldr	r2, [pc, #316]	@ (80028d0 <HAL_GPIO_Init+0x308>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d025      	beq.n	80027e2 <HAL_GPIO_Init+0x21a>
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	4a4e      	ldr	r2, [pc, #312]	@ (80028d4 <HAL_GPIO_Init+0x30c>)
 800279a:	4293      	cmp	r3, r2
 800279c:	d01f      	beq.n	80027de <HAL_GPIO_Init+0x216>
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	4a4d      	ldr	r2, [pc, #308]	@ (80028d8 <HAL_GPIO_Init+0x310>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d019      	beq.n	80027da <HAL_GPIO_Init+0x212>
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	4a4c      	ldr	r2, [pc, #304]	@ (80028dc <HAL_GPIO_Init+0x314>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d013      	beq.n	80027d6 <HAL_GPIO_Init+0x20e>
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	4a4b      	ldr	r2, [pc, #300]	@ (80028e0 <HAL_GPIO_Init+0x318>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d00d      	beq.n	80027d2 <HAL_GPIO_Init+0x20a>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	4a4a      	ldr	r2, [pc, #296]	@ (80028e4 <HAL_GPIO_Init+0x31c>)
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d007      	beq.n	80027ce <HAL_GPIO_Init+0x206>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	4a49      	ldr	r2, [pc, #292]	@ (80028e8 <HAL_GPIO_Init+0x320>)
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d101      	bne.n	80027ca <HAL_GPIO_Init+0x202>
 80027c6:	2306      	movs	r3, #6
 80027c8:	e00c      	b.n	80027e4 <HAL_GPIO_Init+0x21c>
 80027ca:	2307      	movs	r3, #7
 80027cc:	e00a      	b.n	80027e4 <HAL_GPIO_Init+0x21c>
 80027ce:	2305      	movs	r3, #5
 80027d0:	e008      	b.n	80027e4 <HAL_GPIO_Init+0x21c>
 80027d2:	2304      	movs	r3, #4
 80027d4:	e006      	b.n	80027e4 <HAL_GPIO_Init+0x21c>
 80027d6:	2303      	movs	r3, #3
 80027d8:	e004      	b.n	80027e4 <HAL_GPIO_Init+0x21c>
 80027da:	2302      	movs	r3, #2
 80027dc:	e002      	b.n	80027e4 <HAL_GPIO_Init+0x21c>
 80027de:	2301      	movs	r3, #1
 80027e0:	e000      	b.n	80027e4 <HAL_GPIO_Init+0x21c>
 80027e2:	2300      	movs	r3, #0
 80027e4:	69fa      	ldr	r2, [r7, #28]
 80027e6:	f002 0203 	and.w	r2, r2, #3
 80027ea:	0092      	lsls	r2, r2, #2
 80027ec:	4093      	lsls	r3, r2
 80027ee:	69ba      	ldr	r2, [r7, #24]
 80027f0:	4313      	orrs	r3, r2
 80027f2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80027f4:	4935      	ldr	r1, [pc, #212]	@ (80028cc <HAL_GPIO_Init+0x304>)
 80027f6:	69fb      	ldr	r3, [r7, #28]
 80027f8:	089b      	lsrs	r3, r3, #2
 80027fa:	3302      	adds	r3, #2
 80027fc:	69ba      	ldr	r2, [r7, #24]
 80027fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002802:	4b3a      	ldr	r3, [pc, #232]	@ (80028ec <HAL_GPIO_Init+0x324>)
 8002804:	689b      	ldr	r3, [r3, #8]
 8002806:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002808:	693b      	ldr	r3, [r7, #16]
 800280a:	43db      	mvns	r3, r3
 800280c:	69ba      	ldr	r2, [r7, #24]
 800280e:	4013      	ands	r3, r2
 8002810:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	685b      	ldr	r3, [r3, #4]
 8002816:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800281a:	2b00      	cmp	r3, #0
 800281c:	d003      	beq.n	8002826 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800281e:	69ba      	ldr	r2, [r7, #24]
 8002820:	693b      	ldr	r3, [r7, #16]
 8002822:	4313      	orrs	r3, r2
 8002824:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002826:	4a31      	ldr	r2, [pc, #196]	@ (80028ec <HAL_GPIO_Init+0x324>)
 8002828:	69bb      	ldr	r3, [r7, #24]
 800282a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800282c:	4b2f      	ldr	r3, [pc, #188]	@ (80028ec <HAL_GPIO_Init+0x324>)
 800282e:	68db      	ldr	r3, [r3, #12]
 8002830:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002832:	693b      	ldr	r3, [r7, #16]
 8002834:	43db      	mvns	r3, r3
 8002836:	69ba      	ldr	r2, [r7, #24]
 8002838:	4013      	ands	r3, r2
 800283a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002844:	2b00      	cmp	r3, #0
 8002846:	d003      	beq.n	8002850 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002848:	69ba      	ldr	r2, [r7, #24]
 800284a:	693b      	ldr	r3, [r7, #16]
 800284c:	4313      	orrs	r3, r2
 800284e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002850:	4a26      	ldr	r2, [pc, #152]	@ (80028ec <HAL_GPIO_Init+0x324>)
 8002852:	69bb      	ldr	r3, [r7, #24]
 8002854:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002856:	4b25      	ldr	r3, [pc, #148]	@ (80028ec <HAL_GPIO_Init+0x324>)
 8002858:	685b      	ldr	r3, [r3, #4]
 800285a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800285c:	693b      	ldr	r3, [r7, #16]
 800285e:	43db      	mvns	r3, r3
 8002860:	69ba      	ldr	r2, [r7, #24]
 8002862:	4013      	ands	r3, r2
 8002864:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800286e:	2b00      	cmp	r3, #0
 8002870:	d003      	beq.n	800287a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002872:	69ba      	ldr	r2, [r7, #24]
 8002874:	693b      	ldr	r3, [r7, #16]
 8002876:	4313      	orrs	r3, r2
 8002878:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800287a:	4a1c      	ldr	r2, [pc, #112]	@ (80028ec <HAL_GPIO_Init+0x324>)
 800287c:	69bb      	ldr	r3, [r7, #24]
 800287e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002880:	4b1a      	ldr	r3, [pc, #104]	@ (80028ec <HAL_GPIO_Init+0x324>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002886:	693b      	ldr	r3, [r7, #16]
 8002888:	43db      	mvns	r3, r3
 800288a:	69ba      	ldr	r2, [r7, #24]
 800288c:	4013      	ands	r3, r2
 800288e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	685b      	ldr	r3, [r3, #4]
 8002894:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002898:	2b00      	cmp	r3, #0
 800289a:	d003      	beq.n	80028a4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800289c:	69ba      	ldr	r2, [r7, #24]
 800289e:	693b      	ldr	r3, [r7, #16]
 80028a0:	4313      	orrs	r3, r2
 80028a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80028a4:	4a11      	ldr	r2, [pc, #68]	@ (80028ec <HAL_GPIO_Init+0x324>)
 80028a6:	69bb      	ldr	r3, [r7, #24]
 80028a8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80028aa:	69fb      	ldr	r3, [r7, #28]
 80028ac:	3301      	adds	r3, #1
 80028ae:	61fb      	str	r3, [r7, #28]
 80028b0:	69fb      	ldr	r3, [r7, #28]
 80028b2:	2b0f      	cmp	r3, #15
 80028b4:	f67f ae96 	bls.w	80025e4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80028b8:	bf00      	nop
 80028ba:	bf00      	nop
 80028bc:	3724      	adds	r7, #36	@ 0x24
 80028be:	46bd      	mov	sp, r7
 80028c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c4:	4770      	bx	lr
 80028c6:	bf00      	nop
 80028c8:	40023800 	.word	0x40023800
 80028cc:	40013800 	.word	0x40013800
 80028d0:	40020000 	.word	0x40020000
 80028d4:	40020400 	.word	0x40020400
 80028d8:	40020800 	.word	0x40020800
 80028dc:	40020c00 	.word	0x40020c00
 80028e0:	40021000 	.word	0x40021000
 80028e4:	40021400 	.word	0x40021400
 80028e8:	40021800 	.word	0x40021800
 80028ec:	40013c00 	.word	0x40013c00

080028f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80028f0:	b480      	push	{r7}
 80028f2:	b083      	sub	sp, #12
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
 80028f8:	460b      	mov	r3, r1
 80028fa:	807b      	strh	r3, [r7, #2]
 80028fc:	4613      	mov	r3, r2
 80028fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002900:	787b      	ldrb	r3, [r7, #1]
 8002902:	2b00      	cmp	r3, #0
 8002904:	d003      	beq.n	800290e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002906:	887a      	ldrh	r2, [r7, #2]
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800290c:	e003      	b.n	8002916 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800290e:	887b      	ldrh	r3, [r7, #2]
 8002910:	041a      	lsls	r2, r3, #16
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	619a      	str	r2, [r3, #24]
}
 8002916:	bf00      	nop
 8002918:	370c      	adds	r7, #12
 800291a:	46bd      	mov	sp, r7
 800291c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002920:	4770      	bx	lr

08002922 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002922:	b480      	push	{r7}
 8002924:	b085      	sub	sp, #20
 8002926:	af00      	add	r7, sp, #0
 8002928:	6078      	str	r0, [r7, #4]
 800292a:	460b      	mov	r3, r1
 800292c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	695b      	ldr	r3, [r3, #20]
 8002932:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002934:	887a      	ldrh	r2, [r7, #2]
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	4013      	ands	r3, r2
 800293a:	041a      	lsls	r2, r3, #16
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	43d9      	mvns	r1, r3
 8002940:	887b      	ldrh	r3, [r7, #2]
 8002942:	400b      	ands	r3, r1
 8002944:	431a      	orrs	r2, r3
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	619a      	str	r2, [r3, #24]
}
 800294a:	bf00      	nop
 800294c:	3714      	adds	r7, #20
 800294e:	46bd      	mov	sp, r7
 8002950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002954:	4770      	bx	lr
	...

08002958 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	b082      	sub	sp, #8
 800295c:	af00      	add	r7, sp, #0
 800295e:	4603      	mov	r3, r0
 8002960:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002962:	4b08      	ldr	r3, [pc, #32]	@ (8002984 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002964:	695a      	ldr	r2, [r3, #20]
 8002966:	88fb      	ldrh	r3, [r7, #6]
 8002968:	4013      	ands	r3, r2
 800296a:	2b00      	cmp	r3, #0
 800296c:	d006      	beq.n	800297c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800296e:	4a05      	ldr	r2, [pc, #20]	@ (8002984 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002970:	88fb      	ldrh	r3, [r7, #6]
 8002972:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002974:	88fb      	ldrh	r3, [r7, #6]
 8002976:	4618      	mov	r0, r3
 8002978:	f7fe f986 	bl	8000c88 <HAL_GPIO_EXTI_Callback>
  }
}
 800297c:	bf00      	nop
 800297e:	3708      	adds	r7, #8
 8002980:	46bd      	mov	sp, r7
 8002982:	bd80      	pop	{r7, pc}
 8002984:	40013c00 	.word	0x40013c00

08002988 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b084      	sub	sp, #16
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d101      	bne.n	800299a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002996:	2301      	movs	r3, #1
 8002998:	e12b      	b.n	8002bf2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d106      	bne.n	80029b4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2200      	movs	r2, #0
 80029aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80029ae:	6878      	ldr	r0, [r7, #4]
 80029b0:	f7fe fbd4 	bl	800115c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2224      	movs	r2, #36	@ 0x24
 80029b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	681a      	ldr	r2, [r3, #0]
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f022 0201 	bic.w	r2, r2, #1
 80029ca:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	681a      	ldr	r2, [r3, #0]
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80029da:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	681a      	ldr	r2, [r3, #0]
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80029ea:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80029ec:	f001 f93a 	bl	8003c64 <HAL_RCC_GetPCLK1Freq>
 80029f0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	4a81      	ldr	r2, [pc, #516]	@ (8002bfc <HAL_I2C_Init+0x274>)
 80029f8:	4293      	cmp	r3, r2
 80029fa:	d807      	bhi.n	8002a0c <HAL_I2C_Init+0x84>
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	4a80      	ldr	r2, [pc, #512]	@ (8002c00 <HAL_I2C_Init+0x278>)
 8002a00:	4293      	cmp	r3, r2
 8002a02:	bf94      	ite	ls
 8002a04:	2301      	movls	r3, #1
 8002a06:	2300      	movhi	r3, #0
 8002a08:	b2db      	uxtb	r3, r3
 8002a0a:	e006      	b.n	8002a1a <HAL_I2C_Init+0x92>
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	4a7d      	ldr	r2, [pc, #500]	@ (8002c04 <HAL_I2C_Init+0x27c>)
 8002a10:	4293      	cmp	r3, r2
 8002a12:	bf94      	ite	ls
 8002a14:	2301      	movls	r3, #1
 8002a16:	2300      	movhi	r3, #0
 8002a18:	b2db      	uxtb	r3, r3
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d001      	beq.n	8002a22 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002a1e:	2301      	movs	r3, #1
 8002a20:	e0e7      	b.n	8002bf2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	4a78      	ldr	r2, [pc, #480]	@ (8002c08 <HAL_I2C_Init+0x280>)
 8002a26:	fba2 2303 	umull	r2, r3, r2, r3
 8002a2a:	0c9b      	lsrs	r3, r3, #18
 8002a2c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	685b      	ldr	r3, [r3, #4]
 8002a34:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	68ba      	ldr	r2, [r7, #8]
 8002a3e:	430a      	orrs	r2, r1
 8002a40:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	6a1b      	ldr	r3, [r3, #32]
 8002a48:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	685b      	ldr	r3, [r3, #4]
 8002a50:	4a6a      	ldr	r2, [pc, #424]	@ (8002bfc <HAL_I2C_Init+0x274>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d802      	bhi.n	8002a5c <HAL_I2C_Init+0xd4>
 8002a56:	68bb      	ldr	r3, [r7, #8]
 8002a58:	3301      	adds	r3, #1
 8002a5a:	e009      	b.n	8002a70 <HAL_I2C_Init+0xe8>
 8002a5c:	68bb      	ldr	r3, [r7, #8]
 8002a5e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002a62:	fb02 f303 	mul.w	r3, r2, r3
 8002a66:	4a69      	ldr	r2, [pc, #420]	@ (8002c0c <HAL_I2C_Init+0x284>)
 8002a68:	fba2 2303 	umull	r2, r3, r2, r3
 8002a6c:	099b      	lsrs	r3, r3, #6
 8002a6e:	3301      	adds	r3, #1
 8002a70:	687a      	ldr	r2, [r7, #4]
 8002a72:	6812      	ldr	r2, [r2, #0]
 8002a74:	430b      	orrs	r3, r1
 8002a76:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	69db      	ldr	r3, [r3, #28]
 8002a7e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002a82:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	685b      	ldr	r3, [r3, #4]
 8002a8a:	495c      	ldr	r1, [pc, #368]	@ (8002bfc <HAL_I2C_Init+0x274>)
 8002a8c:	428b      	cmp	r3, r1
 8002a8e:	d819      	bhi.n	8002ac4 <HAL_I2C_Init+0x13c>
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	1e59      	subs	r1, r3, #1
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	685b      	ldr	r3, [r3, #4]
 8002a98:	005b      	lsls	r3, r3, #1
 8002a9a:	fbb1 f3f3 	udiv	r3, r1, r3
 8002a9e:	1c59      	adds	r1, r3, #1
 8002aa0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002aa4:	400b      	ands	r3, r1
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d00a      	beq.n	8002ac0 <HAL_I2C_Init+0x138>
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	1e59      	subs	r1, r3, #1
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	005b      	lsls	r3, r3, #1
 8002ab4:	fbb1 f3f3 	udiv	r3, r1, r3
 8002ab8:	3301      	adds	r3, #1
 8002aba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002abe:	e051      	b.n	8002b64 <HAL_I2C_Init+0x1dc>
 8002ac0:	2304      	movs	r3, #4
 8002ac2:	e04f      	b.n	8002b64 <HAL_I2C_Init+0x1dc>
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	689b      	ldr	r3, [r3, #8]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d111      	bne.n	8002af0 <HAL_I2C_Init+0x168>
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	1e58      	subs	r0, r3, #1
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6859      	ldr	r1, [r3, #4]
 8002ad4:	460b      	mov	r3, r1
 8002ad6:	005b      	lsls	r3, r3, #1
 8002ad8:	440b      	add	r3, r1
 8002ada:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ade:	3301      	adds	r3, #1
 8002ae0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	bf0c      	ite	eq
 8002ae8:	2301      	moveq	r3, #1
 8002aea:	2300      	movne	r3, #0
 8002aec:	b2db      	uxtb	r3, r3
 8002aee:	e012      	b.n	8002b16 <HAL_I2C_Init+0x18e>
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	1e58      	subs	r0, r3, #1
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6859      	ldr	r1, [r3, #4]
 8002af8:	460b      	mov	r3, r1
 8002afa:	009b      	lsls	r3, r3, #2
 8002afc:	440b      	add	r3, r1
 8002afe:	0099      	lsls	r1, r3, #2
 8002b00:	440b      	add	r3, r1
 8002b02:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b06:	3301      	adds	r3, #1
 8002b08:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	bf0c      	ite	eq
 8002b10:	2301      	moveq	r3, #1
 8002b12:	2300      	movne	r3, #0
 8002b14:	b2db      	uxtb	r3, r3
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d001      	beq.n	8002b1e <HAL_I2C_Init+0x196>
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	e022      	b.n	8002b64 <HAL_I2C_Init+0x1dc>
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	689b      	ldr	r3, [r3, #8]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d10e      	bne.n	8002b44 <HAL_I2C_Init+0x1bc>
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	1e58      	subs	r0, r3, #1
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6859      	ldr	r1, [r3, #4]
 8002b2e:	460b      	mov	r3, r1
 8002b30:	005b      	lsls	r3, r3, #1
 8002b32:	440b      	add	r3, r1
 8002b34:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b38:	3301      	adds	r3, #1
 8002b3a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b3e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002b42:	e00f      	b.n	8002b64 <HAL_I2C_Init+0x1dc>
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	1e58      	subs	r0, r3, #1
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6859      	ldr	r1, [r3, #4]
 8002b4c:	460b      	mov	r3, r1
 8002b4e:	009b      	lsls	r3, r3, #2
 8002b50:	440b      	add	r3, r1
 8002b52:	0099      	lsls	r1, r3, #2
 8002b54:	440b      	add	r3, r1
 8002b56:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b5a:	3301      	adds	r3, #1
 8002b5c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b60:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002b64:	6879      	ldr	r1, [r7, #4]
 8002b66:	6809      	ldr	r1, [r1, #0]
 8002b68:	4313      	orrs	r3, r2
 8002b6a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	69da      	ldr	r2, [r3, #28]
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6a1b      	ldr	r3, [r3, #32]
 8002b7e:	431a      	orrs	r2, r3
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	430a      	orrs	r2, r1
 8002b86:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	689b      	ldr	r3, [r3, #8]
 8002b8e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002b92:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002b96:	687a      	ldr	r2, [r7, #4]
 8002b98:	6911      	ldr	r1, [r2, #16]
 8002b9a:	687a      	ldr	r2, [r7, #4]
 8002b9c:	68d2      	ldr	r2, [r2, #12]
 8002b9e:	4311      	orrs	r1, r2
 8002ba0:	687a      	ldr	r2, [r7, #4]
 8002ba2:	6812      	ldr	r2, [r2, #0]
 8002ba4:	430b      	orrs	r3, r1
 8002ba6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	68db      	ldr	r3, [r3, #12]
 8002bae:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	695a      	ldr	r2, [r3, #20]
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	699b      	ldr	r3, [r3, #24]
 8002bba:	431a      	orrs	r2, r3
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	430a      	orrs	r2, r1
 8002bc2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	681a      	ldr	r2, [r3, #0]
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f042 0201 	orr.w	r2, r2, #1
 8002bd2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2220      	movs	r2, #32
 8002bde:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	2200      	movs	r2, #0
 8002be6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2200      	movs	r2, #0
 8002bec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002bf0:	2300      	movs	r3, #0
}
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	3710      	adds	r7, #16
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}
 8002bfa:	bf00      	nop
 8002bfc:	000186a0 	.word	0x000186a0
 8002c00:	001e847f 	.word	0x001e847f
 8002c04:	003d08ff 	.word	0x003d08ff
 8002c08:	431bde83 	.word	0x431bde83
 8002c0c:	10624dd3 	.word	0x10624dd3

08002c10 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b088      	sub	sp, #32
 8002c14:	af02      	add	r7, sp, #8
 8002c16:	60f8      	str	r0, [r7, #12]
 8002c18:	607a      	str	r2, [r7, #4]
 8002c1a:	461a      	mov	r2, r3
 8002c1c:	460b      	mov	r3, r1
 8002c1e:	817b      	strh	r3, [r7, #10]
 8002c20:	4613      	mov	r3, r2
 8002c22:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002c24:	f7ff f84e 	bl	8001cc4 <HAL_GetTick>
 8002c28:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c30:	b2db      	uxtb	r3, r3
 8002c32:	2b20      	cmp	r3, #32
 8002c34:	f040 80e0 	bne.w	8002df8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002c38:	697b      	ldr	r3, [r7, #20]
 8002c3a:	9300      	str	r3, [sp, #0]
 8002c3c:	2319      	movs	r3, #25
 8002c3e:	2201      	movs	r2, #1
 8002c40:	4970      	ldr	r1, [pc, #448]	@ (8002e04 <HAL_I2C_Master_Transmit+0x1f4>)
 8002c42:	68f8      	ldr	r0, [r7, #12]
 8002c44:	f000 f964 	bl	8002f10 <I2C_WaitOnFlagUntilTimeout>
 8002c48:	4603      	mov	r3, r0
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d001      	beq.n	8002c52 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002c4e:	2302      	movs	r3, #2
 8002c50:	e0d3      	b.n	8002dfa <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002c58:	2b01      	cmp	r3, #1
 8002c5a:	d101      	bne.n	8002c60 <HAL_I2C_Master_Transmit+0x50>
 8002c5c:	2302      	movs	r3, #2
 8002c5e:	e0cc      	b.n	8002dfa <HAL_I2C_Master_Transmit+0x1ea>
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	2201      	movs	r2, #1
 8002c64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f003 0301 	and.w	r3, r3, #1
 8002c72:	2b01      	cmp	r3, #1
 8002c74:	d007      	beq.n	8002c86 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	681a      	ldr	r2, [r3, #0]
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f042 0201 	orr.w	r2, r2, #1
 8002c84:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	681a      	ldr	r2, [r3, #0]
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002c94:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	2221      	movs	r2, #33	@ 0x21
 8002c9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	2210      	movs	r2, #16
 8002ca2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	2200      	movs	r2, #0
 8002caa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	687a      	ldr	r2, [r7, #4]
 8002cb0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	893a      	ldrh	r2, [r7, #8]
 8002cb6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cbc:	b29a      	uxth	r2, r3
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	4a50      	ldr	r2, [pc, #320]	@ (8002e08 <HAL_I2C_Master_Transmit+0x1f8>)
 8002cc6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002cc8:	8979      	ldrh	r1, [r7, #10]
 8002cca:	697b      	ldr	r3, [r7, #20]
 8002ccc:	6a3a      	ldr	r2, [r7, #32]
 8002cce:	68f8      	ldr	r0, [r7, #12]
 8002cd0:	f000 f89c 	bl	8002e0c <I2C_MasterRequestWrite>
 8002cd4:	4603      	mov	r3, r0
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d001      	beq.n	8002cde <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002cda:	2301      	movs	r3, #1
 8002cdc:	e08d      	b.n	8002dfa <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002cde:	2300      	movs	r3, #0
 8002ce0:	613b      	str	r3, [r7, #16]
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	695b      	ldr	r3, [r3, #20]
 8002ce8:	613b      	str	r3, [r7, #16]
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	699b      	ldr	r3, [r3, #24]
 8002cf0:	613b      	str	r3, [r7, #16]
 8002cf2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002cf4:	e066      	b.n	8002dc4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002cf6:	697a      	ldr	r2, [r7, #20]
 8002cf8:	6a39      	ldr	r1, [r7, #32]
 8002cfa:	68f8      	ldr	r0, [r7, #12]
 8002cfc:	f000 fa22 	bl	8003144 <I2C_WaitOnTXEFlagUntilTimeout>
 8002d00:	4603      	mov	r3, r0
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d00d      	beq.n	8002d22 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d0a:	2b04      	cmp	r3, #4
 8002d0c:	d107      	bne.n	8002d1e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	681a      	ldr	r2, [r3, #0]
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d1c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002d1e:	2301      	movs	r3, #1
 8002d20:	e06b      	b.n	8002dfa <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d26:	781a      	ldrb	r2, [r3, #0]
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d32:	1c5a      	adds	r2, r3, #1
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d3c:	b29b      	uxth	r3, r3
 8002d3e:	3b01      	subs	r3, #1
 8002d40:	b29a      	uxth	r2, r3
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d4a:	3b01      	subs	r3, #1
 8002d4c:	b29a      	uxth	r2, r3
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	695b      	ldr	r3, [r3, #20]
 8002d58:	f003 0304 	and.w	r3, r3, #4
 8002d5c:	2b04      	cmp	r3, #4
 8002d5e:	d11b      	bne.n	8002d98 <HAL_I2C_Master_Transmit+0x188>
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d017      	beq.n	8002d98 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d6c:	781a      	ldrb	r2, [r3, #0]
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d78:	1c5a      	adds	r2, r3, #1
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d82:	b29b      	uxth	r3, r3
 8002d84:	3b01      	subs	r3, #1
 8002d86:	b29a      	uxth	r2, r3
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d90:	3b01      	subs	r3, #1
 8002d92:	b29a      	uxth	r2, r3
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d98:	697a      	ldr	r2, [r7, #20]
 8002d9a:	6a39      	ldr	r1, [r7, #32]
 8002d9c:	68f8      	ldr	r0, [r7, #12]
 8002d9e:	f000 fa19 	bl	80031d4 <I2C_WaitOnBTFFlagUntilTimeout>
 8002da2:	4603      	mov	r3, r0
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d00d      	beq.n	8002dc4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dac:	2b04      	cmp	r3, #4
 8002dae:	d107      	bne.n	8002dc0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	681a      	ldr	r2, [r3, #0]
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002dbe:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	e01a      	b.n	8002dfa <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d194      	bne.n	8002cf6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	681a      	ldr	r2, [r3, #0]
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002dda:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	2220      	movs	r2, #32
 8002de0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	2200      	movs	r2, #0
 8002de8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	2200      	movs	r2, #0
 8002df0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002df4:	2300      	movs	r3, #0
 8002df6:	e000      	b.n	8002dfa <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002df8:	2302      	movs	r3, #2
  }
}
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	3718      	adds	r7, #24
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bd80      	pop	{r7, pc}
 8002e02:	bf00      	nop
 8002e04:	00100002 	.word	0x00100002
 8002e08:	ffff0000 	.word	0xffff0000

08002e0c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b088      	sub	sp, #32
 8002e10:	af02      	add	r7, sp, #8
 8002e12:	60f8      	str	r0, [r7, #12]
 8002e14:	607a      	str	r2, [r7, #4]
 8002e16:	603b      	str	r3, [r7, #0]
 8002e18:	460b      	mov	r3, r1
 8002e1a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e20:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002e22:	697b      	ldr	r3, [r7, #20]
 8002e24:	2b08      	cmp	r3, #8
 8002e26:	d006      	beq.n	8002e36 <I2C_MasterRequestWrite+0x2a>
 8002e28:	697b      	ldr	r3, [r7, #20]
 8002e2a:	2b01      	cmp	r3, #1
 8002e2c:	d003      	beq.n	8002e36 <I2C_MasterRequestWrite+0x2a>
 8002e2e:	697b      	ldr	r3, [r7, #20]
 8002e30:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002e34:	d108      	bne.n	8002e48 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	681a      	ldr	r2, [r3, #0]
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002e44:	601a      	str	r2, [r3, #0]
 8002e46:	e00b      	b.n	8002e60 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e4c:	2b12      	cmp	r3, #18
 8002e4e:	d107      	bne.n	8002e60 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	681a      	ldr	r2, [r3, #0]
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002e5e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	9300      	str	r3, [sp, #0]
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2200      	movs	r2, #0
 8002e68:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002e6c:	68f8      	ldr	r0, [r7, #12]
 8002e6e:	f000 f84f 	bl	8002f10 <I2C_WaitOnFlagUntilTimeout>
 8002e72:	4603      	mov	r3, r0
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d00d      	beq.n	8002e94 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e82:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002e86:	d103      	bne.n	8002e90 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002e8e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002e90:	2303      	movs	r3, #3
 8002e92:	e035      	b.n	8002f00 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	691b      	ldr	r3, [r3, #16]
 8002e98:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002e9c:	d108      	bne.n	8002eb0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002e9e:	897b      	ldrh	r3, [r7, #10]
 8002ea0:	b2db      	uxtb	r3, r3
 8002ea2:	461a      	mov	r2, r3
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002eac:	611a      	str	r2, [r3, #16]
 8002eae:	e01b      	b.n	8002ee8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002eb0:	897b      	ldrh	r3, [r7, #10]
 8002eb2:	11db      	asrs	r3, r3, #7
 8002eb4:	b2db      	uxtb	r3, r3
 8002eb6:	f003 0306 	and.w	r3, r3, #6
 8002eba:	b2db      	uxtb	r3, r3
 8002ebc:	f063 030f 	orn	r3, r3, #15
 8002ec0:	b2da      	uxtb	r2, r3
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	687a      	ldr	r2, [r7, #4]
 8002ecc:	490e      	ldr	r1, [pc, #56]	@ (8002f08 <I2C_MasterRequestWrite+0xfc>)
 8002ece:	68f8      	ldr	r0, [r7, #12]
 8002ed0:	f000 f898 	bl	8003004 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002ed4:	4603      	mov	r3, r0
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d001      	beq.n	8002ede <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002eda:	2301      	movs	r3, #1
 8002edc:	e010      	b.n	8002f00 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002ede:	897b      	ldrh	r3, [r7, #10]
 8002ee0:	b2da      	uxtb	r2, r3
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	687a      	ldr	r2, [r7, #4]
 8002eec:	4907      	ldr	r1, [pc, #28]	@ (8002f0c <I2C_MasterRequestWrite+0x100>)
 8002eee:	68f8      	ldr	r0, [r7, #12]
 8002ef0:	f000 f888 	bl	8003004 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d001      	beq.n	8002efe <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002efa:	2301      	movs	r3, #1
 8002efc:	e000      	b.n	8002f00 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002efe:	2300      	movs	r3, #0
}
 8002f00:	4618      	mov	r0, r3
 8002f02:	3718      	adds	r7, #24
 8002f04:	46bd      	mov	sp, r7
 8002f06:	bd80      	pop	{r7, pc}
 8002f08:	00010008 	.word	0x00010008
 8002f0c:	00010002 	.word	0x00010002

08002f10 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b084      	sub	sp, #16
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	60f8      	str	r0, [r7, #12]
 8002f18:	60b9      	str	r1, [r7, #8]
 8002f1a:	603b      	str	r3, [r7, #0]
 8002f1c:	4613      	mov	r3, r2
 8002f1e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002f20:	e048      	b.n	8002fb4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f22:	683b      	ldr	r3, [r7, #0]
 8002f24:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002f28:	d044      	beq.n	8002fb4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f2a:	f7fe fecb 	bl	8001cc4 <HAL_GetTick>
 8002f2e:	4602      	mov	r2, r0
 8002f30:	69bb      	ldr	r3, [r7, #24]
 8002f32:	1ad3      	subs	r3, r2, r3
 8002f34:	683a      	ldr	r2, [r7, #0]
 8002f36:	429a      	cmp	r2, r3
 8002f38:	d302      	bcc.n	8002f40 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d139      	bne.n	8002fb4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002f40:	68bb      	ldr	r3, [r7, #8]
 8002f42:	0c1b      	lsrs	r3, r3, #16
 8002f44:	b2db      	uxtb	r3, r3
 8002f46:	2b01      	cmp	r3, #1
 8002f48:	d10d      	bne.n	8002f66 <I2C_WaitOnFlagUntilTimeout+0x56>
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	695b      	ldr	r3, [r3, #20]
 8002f50:	43da      	mvns	r2, r3
 8002f52:	68bb      	ldr	r3, [r7, #8]
 8002f54:	4013      	ands	r3, r2
 8002f56:	b29b      	uxth	r3, r3
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	bf0c      	ite	eq
 8002f5c:	2301      	moveq	r3, #1
 8002f5e:	2300      	movne	r3, #0
 8002f60:	b2db      	uxtb	r3, r3
 8002f62:	461a      	mov	r2, r3
 8002f64:	e00c      	b.n	8002f80 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	699b      	ldr	r3, [r3, #24]
 8002f6c:	43da      	mvns	r2, r3
 8002f6e:	68bb      	ldr	r3, [r7, #8]
 8002f70:	4013      	ands	r3, r2
 8002f72:	b29b      	uxth	r3, r3
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	bf0c      	ite	eq
 8002f78:	2301      	moveq	r3, #1
 8002f7a:	2300      	movne	r3, #0
 8002f7c:	b2db      	uxtb	r3, r3
 8002f7e:	461a      	mov	r2, r3
 8002f80:	79fb      	ldrb	r3, [r7, #7]
 8002f82:	429a      	cmp	r2, r3
 8002f84:	d116      	bne.n	8002fb4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	2200      	movs	r2, #0
 8002f8a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	2220      	movs	r2, #32
 8002f90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	2200      	movs	r2, #0
 8002f98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fa0:	f043 0220 	orr.w	r2, r3, #32
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	2200      	movs	r2, #0
 8002fac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002fb0:	2301      	movs	r3, #1
 8002fb2:	e023      	b.n	8002ffc <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002fb4:	68bb      	ldr	r3, [r7, #8]
 8002fb6:	0c1b      	lsrs	r3, r3, #16
 8002fb8:	b2db      	uxtb	r3, r3
 8002fba:	2b01      	cmp	r3, #1
 8002fbc:	d10d      	bne.n	8002fda <I2C_WaitOnFlagUntilTimeout+0xca>
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	695b      	ldr	r3, [r3, #20]
 8002fc4:	43da      	mvns	r2, r3
 8002fc6:	68bb      	ldr	r3, [r7, #8]
 8002fc8:	4013      	ands	r3, r2
 8002fca:	b29b      	uxth	r3, r3
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	bf0c      	ite	eq
 8002fd0:	2301      	moveq	r3, #1
 8002fd2:	2300      	movne	r3, #0
 8002fd4:	b2db      	uxtb	r3, r3
 8002fd6:	461a      	mov	r2, r3
 8002fd8:	e00c      	b.n	8002ff4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	699b      	ldr	r3, [r3, #24]
 8002fe0:	43da      	mvns	r2, r3
 8002fe2:	68bb      	ldr	r3, [r7, #8]
 8002fe4:	4013      	ands	r3, r2
 8002fe6:	b29b      	uxth	r3, r3
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	bf0c      	ite	eq
 8002fec:	2301      	moveq	r3, #1
 8002fee:	2300      	movne	r3, #0
 8002ff0:	b2db      	uxtb	r3, r3
 8002ff2:	461a      	mov	r2, r3
 8002ff4:	79fb      	ldrb	r3, [r7, #7]
 8002ff6:	429a      	cmp	r2, r3
 8002ff8:	d093      	beq.n	8002f22 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002ffa:	2300      	movs	r3, #0
}
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	3710      	adds	r7, #16
 8003000:	46bd      	mov	sp, r7
 8003002:	bd80      	pop	{r7, pc}

08003004 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b084      	sub	sp, #16
 8003008:	af00      	add	r7, sp, #0
 800300a:	60f8      	str	r0, [r7, #12]
 800300c:	60b9      	str	r1, [r7, #8]
 800300e:	607a      	str	r2, [r7, #4]
 8003010:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003012:	e071      	b.n	80030f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	695b      	ldr	r3, [r3, #20]
 800301a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800301e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003022:	d123      	bne.n	800306c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	681a      	ldr	r2, [r3, #0]
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003032:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800303c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	2200      	movs	r2, #0
 8003042:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	2220      	movs	r2, #32
 8003048:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	2200      	movs	r2, #0
 8003050:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003058:	f043 0204 	orr.w	r2, r3, #4
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	2200      	movs	r2, #0
 8003064:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003068:	2301      	movs	r3, #1
 800306a:	e067      	b.n	800313c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003072:	d041      	beq.n	80030f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003074:	f7fe fe26 	bl	8001cc4 <HAL_GetTick>
 8003078:	4602      	mov	r2, r0
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	1ad3      	subs	r3, r2, r3
 800307e:	687a      	ldr	r2, [r7, #4]
 8003080:	429a      	cmp	r2, r3
 8003082:	d302      	bcc.n	800308a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d136      	bne.n	80030f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800308a:	68bb      	ldr	r3, [r7, #8]
 800308c:	0c1b      	lsrs	r3, r3, #16
 800308e:	b2db      	uxtb	r3, r3
 8003090:	2b01      	cmp	r3, #1
 8003092:	d10c      	bne.n	80030ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	695b      	ldr	r3, [r3, #20]
 800309a:	43da      	mvns	r2, r3
 800309c:	68bb      	ldr	r3, [r7, #8]
 800309e:	4013      	ands	r3, r2
 80030a0:	b29b      	uxth	r3, r3
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	bf14      	ite	ne
 80030a6:	2301      	movne	r3, #1
 80030a8:	2300      	moveq	r3, #0
 80030aa:	b2db      	uxtb	r3, r3
 80030ac:	e00b      	b.n	80030c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	699b      	ldr	r3, [r3, #24]
 80030b4:	43da      	mvns	r2, r3
 80030b6:	68bb      	ldr	r3, [r7, #8]
 80030b8:	4013      	ands	r3, r2
 80030ba:	b29b      	uxth	r3, r3
 80030bc:	2b00      	cmp	r3, #0
 80030be:	bf14      	ite	ne
 80030c0:	2301      	movne	r3, #1
 80030c2:	2300      	moveq	r3, #0
 80030c4:	b2db      	uxtb	r3, r3
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d016      	beq.n	80030f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	2200      	movs	r2, #0
 80030ce:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	2220      	movs	r2, #32
 80030d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	2200      	movs	r2, #0
 80030dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030e4:	f043 0220 	orr.w	r2, r3, #32
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	2200      	movs	r2, #0
 80030f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80030f4:	2301      	movs	r3, #1
 80030f6:	e021      	b.n	800313c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80030f8:	68bb      	ldr	r3, [r7, #8]
 80030fa:	0c1b      	lsrs	r3, r3, #16
 80030fc:	b2db      	uxtb	r3, r3
 80030fe:	2b01      	cmp	r3, #1
 8003100:	d10c      	bne.n	800311c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	695b      	ldr	r3, [r3, #20]
 8003108:	43da      	mvns	r2, r3
 800310a:	68bb      	ldr	r3, [r7, #8]
 800310c:	4013      	ands	r3, r2
 800310e:	b29b      	uxth	r3, r3
 8003110:	2b00      	cmp	r3, #0
 8003112:	bf14      	ite	ne
 8003114:	2301      	movne	r3, #1
 8003116:	2300      	moveq	r3, #0
 8003118:	b2db      	uxtb	r3, r3
 800311a:	e00b      	b.n	8003134 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	699b      	ldr	r3, [r3, #24]
 8003122:	43da      	mvns	r2, r3
 8003124:	68bb      	ldr	r3, [r7, #8]
 8003126:	4013      	ands	r3, r2
 8003128:	b29b      	uxth	r3, r3
 800312a:	2b00      	cmp	r3, #0
 800312c:	bf14      	ite	ne
 800312e:	2301      	movne	r3, #1
 8003130:	2300      	moveq	r3, #0
 8003132:	b2db      	uxtb	r3, r3
 8003134:	2b00      	cmp	r3, #0
 8003136:	f47f af6d 	bne.w	8003014 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800313a:	2300      	movs	r3, #0
}
 800313c:	4618      	mov	r0, r3
 800313e:	3710      	adds	r7, #16
 8003140:	46bd      	mov	sp, r7
 8003142:	bd80      	pop	{r7, pc}

08003144 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b084      	sub	sp, #16
 8003148:	af00      	add	r7, sp, #0
 800314a:	60f8      	str	r0, [r7, #12]
 800314c:	60b9      	str	r1, [r7, #8]
 800314e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003150:	e034      	b.n	80031bc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003152:	68f8      	ldr	r0, [r7, #12]
 8003154:	f000 f886 	bl	8003264 <I2C_IsAcknowledgeFailed>
 8003158:	4603      	mov	r3, r0
 800315a:	2b00      	cmp	r3, #0
 800315c:	d001      	beq.n	8003162 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800315e:	2301      	movs	r3, #1
 8003160:	e034      	b.n	80031cc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003162:	68bb      	ldr	r3, [r7, #8]
 8003164:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003168:	d028      	beq.n	80031bc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800316a:	f7fe fdab 	bl	8001cc4 <HAL_GetTick>
 800316e:	4602      	mov	r2, r0
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	1ad3      	subs	r3, r2, r3
 8003174:	68ba      	ldr	r2, [r7, #8]
 8003176:	429a      	cmp	r2, r3
 8003178:	d302      	bcc.n	8003180 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800317a:	68bb      	ldr	r3, [r7, #8]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d11d      	bne.n	80031bc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	695b      	ldr	r3, [r3, #20]
 8003186:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800318a:	2b80      	cmp	r3, #128	@ 0x80
 800318c:	d016      	beq.n	80031bc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	2200      	movs	r2, #0
 8003192:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	2220      	movs	r2, #32
 8003198:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	2200      	movs	r2, #0
 80031a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031a8:	f043 0220 	orr.w	r2, r3, #32
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	2200      	movs	r2, #0
 80031b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80031b8:	2301      	movs	r3, #1
 80031ba:	e007      	b.n	80031cc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	695b      	ldr	r3, [r3, #20]
 80031c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031c6:	2b80      	cmp	r3, #128	@ 0x80
 80031c8:	d1c3      	bne.n	8003152 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80031ca:	2300      	movs	r3, #0
}
 80031cc:	4618      	mov	r0, r3
 80031ce:	3710      	adds	r7, #16
 80031d0:	46bd      	mov	sp, r7
 80031d2:	bd80      	pop	{r7, pc}

080031d4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b084      	sub	sp, #16
 80031d8:	af00      	add	r7, sp, #0
 80031da:	60f8      	str	r0, [r7, #12]
 80031dc:	60b9      	str	r1, [r7, #8]
 80031de:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80031e0:	e034      	b.n	800324c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80031e2:	68f8      	ldr	r0, [r7, #12]
 80031e4:	f000 f83e 	bl	8003264 <I2C_IsAcknowledgeFailed>
 80031e8:	4603      	mov	r3, r0
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d001      	beq.n	80031f2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80031ee:	2301      	movs	r3, #1
 80031f0:	e034      	b.n	800325c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031f2:	68bb      	ldr	r3, [r7, #8]
 80031f4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80031f8:	d028      	beq.n	800324c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031fa:	f7fe fd63 	bl	8001cc4 <HAL_GetTick>
 80031fe:	4602      	mov	r2, r0
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	1ad3      	subs	r3, r2, r3
 8003204:	68ba      	ldr	r2, [r7, #8]
 8003206:	429a      	cmp	r2, r3
 8003208:	d302      	bcc.n	8003210 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800320a:	68bb      	ldr	r3, [r7, #8]
 800320c:	2b00      	cmp	r3, #0
 800320e:	d11d      	bne.n	800324c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	695b      	ldr	r3, [r3, #20]
 8003216:	f003 0304 	and.w	r3, r3, #4
 800321a:	2b04      	cmp	r3, #4
 800321c:	d016      	beq.n	800324c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	2200      	movs	r2, #0
 8003222:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	2220      	movs	r2, #32
 8003228:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	2200      	movs	r2, #0
 8003230:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003238:	f043 0220 	orr.w	r2, r3, #32
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	2200      	movs	r2, #0
 8003244:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003248:	2301      	movs	r3, #1
 800324a:	e007      	b.n	800325c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	695b      	ldr	r3, [r3, #20]
 8003252:	f003 0304 	and.w	r3, r3, #4
 8003256:	2b04      	cmp	r3, #4
 8003258:	d1c3      	bne.n	80031e2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800325a:	2300      	movs	r3, #0
}
 800325c:	4618      	mov	r0, r3
 800325e:	3710      	adds	r7, #16
 8003260:	46bd      	mov	sp, r7
 8003262:	bd80      	pop	{r7, pc}

08003264 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003264:	b480      	push	{r7}
 8003266:	b083      	sub	sp, #12
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	695b      	ldr	r3, [r3, #20]
 8003272:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003276:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800327a:	d11b      	bne.n	80032b4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003284:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2200      	movs	r2, #0
 800328a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2220      	movs	r2, #32
 8003290:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2200      	movs	r2, #0
 8003298:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032a0:	f043 0204 	orr.w	r2, r3, #4
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2200      	movs	r2, #0
 80032ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80032b0:	2301      	movs	r3, #1
 80032b2:	e000      	b.n	80032b6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80032b4:	2300      	movs	r3, #0
}
 80032b6:	4618      	mov	r0, r3
 80032b8:	370c      	adds	r7, #12
 80032ba:	46bd      	mov	sp, r7
 80032bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c0:	4770      	bx	lr
	...

080032c4 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b088      	sub	sp, #32
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d101      	bne.n	80032d6 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80032d2:	2301      	movs	r3, #1
 80032d4:	e0e1      	b.n	800349a <HAL_I2S_Init+0x1d6>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80032dc:	b2db      	uxtb	r3, r3
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d109      	bne.n	80032f6 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	2200      	movs	r2, #0
 80032e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	4a6d      	ldr	r2, [pc, #436]	@ (80034a4 <HAL_I2S_Init+0x1e0>)
 80032ee:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80032f0:	6878      	ldr	r0, [r7, #4]
 80032f2:	f7fd ff7b 	bl	80011ec <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2202      	movs	r2, #2
 80032fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	69db      	ldr	r3, [r3, #28]
 8003304:	687a      	ldr	r2, [r7, #4]
 8003306:	6812      	ldr	r2, [r2, #0]
 8003308:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 800330c:	f023 030f 	bic.w	r3, r3, #15
 8003310:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	2202      	movs	r2, #2
 8003318:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	695b      	ldr	r3, [r3, #20]
 800331e:	2b02      	cmp	r3, #2
 8003320:	d06f      	beq.n	8003402 <HAL_I2S_Init+0x13e>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	68db      	ldr	r3, [r3, #12]
 8003326:	2b00      	cmp	r3, #0
 8003328:	d102      	bne.n	8003330 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800332a:	2310      	movs	r3, #16
 800332c:	617b      	str	r3, [r7, #20]
 800332e:	e001      	b.n	8003334 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003330:	2320      	movs	r3, #32
 8003332:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	689b      	ldr	r3, [r3, #8]
 8003338:	2b20      	cmp	r3, #32
 800333a:	d802      	bhi.n	8003342 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 800333c:	697b      	ldr	r3, [r7, #20]
 800333e:	005b      	lsls	r3, r3, #1
 8003340:	617b      	str	r3, [r7, #20]
    }

    /* Get the source clock value **********************************************/
#if defined(I2S_APB1_APB2_FEATURE)
    if (IS_I2S_APB1_INSTANCE(hi2s->Instance))
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	4a58      	ldr	r2, [pc, #352]	@ (80034a8 <HAL_I2S_Init+0x1e4>)
 8003348:	4293      	cmp	r3, r2
 800334a:	d004      	beq.n	8003356 <HAL_I2S_Init+0x92>
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	4a56      	ldr	r2, [pc, #344]	@ (80034ac <HAL_I2S_Init+0x1e8>)
 8003352:	4293      	cmp	r3, r2
 8003354:	d104      	bne.n	8003360 <HAL_I2S_Init+0x9c>
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB1);
 8003356:	2001      	movs	r0, #1
 8003358:	f001 f808 	bl	800436c <HAL_RCCEx_GetPeriphCLKFreq>
 800335c:	60f8      	str	r0, [r7, #12]
 800335e:	e003      	b.n	8003368 <HAL_I2S_Init+0xa4>
    }
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
 8003360:	2002      	movs	r0, #2
 8003362:	f001 f803 	bl	800436c <HAL_RCCEx_GetPeriphCLKFreq>
 8003366:	60f8      	str	r0, [r7, #12]
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	691b      	ldr	r3, [r3, #16]
 800336c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003370:	d125      	bne.n	80033be <HAL_I2S_Init+0xfa>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	68db      	ldr	r3, [r3, #12]
 8003376:	2b00      	cmp	r3, #0
 8003378:	d010      	beq.n	800339c <HAL_I2S_Init+0xd8>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800337a:	697b      	ldr	r3, [r7, #20]
 800337c:	009b      	lsls	r3, r3, #2
 800337e:	68fa      	ldr	r2, [r7, #12]
 8003380:	fbb2 f2f3 	udiv	r2, r2, r3
 8003384:	4613      	mov	r3, r2
 8003386:	009b      	lsls	r3, r3, #2
 8003388:	4413      	add	r3, r2
 800338a:	005b      	lsls	r3, r3, #1
 800338c:	461a      	mov	r2, r3
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	695b      	ldr	r3, [r3, #20]
 8003392:	fbb2 f3f3 	udiv	r3, r2, r3
 8003396:	3305      	adds	r3, #5
 8003398:	613b      	str	r3, [r7, #16]
 800339a:	e01f      	b.n	80033dc <HAL_I2S_Init+0x118>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800339c:	697b      	ldr	r3, [r7, #20]
 800339e:	00db      	lsls	r3, r3, #3
 80033a0:	68fa      	ldr	r2, [r7, #12]
 80033a2:	fbb2 f2f3 	udiv	r2, r2, r3
 80033a6:	4613      	mov	r3, r2
 80033a8:	009b      	lsls	r3, r3, #2
 80033aa:	4413      	add	r3, r2
 80033ac:	005b      	lsls	r3, r3, #1
 80033ae:	461a      	mov	r2, r3
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	695b      	ldr	r3, [r3, #20]
 80033b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80033b8:	3305      	adds	r3, #5
 80033ba:	613b      	str	r3, [r7, #16]
 80033bc:	e00e      	b.n	80033dc <HAL_I2S_Init+0x118>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80033be:	68fa      	ldr	r2, [r7, #12]
 80033c0:	697b      	ldr	r3, [r7, #20]
 80033c2:	fbb2 f2f3 	udiv	r2, r2, r3
 80033c6:	4613      	mov	r3, r2
 80033c8:	009b      	lsls	r3, r3, #2
 80033ca:	4413      	add	r3, r2
 80033cc:	005b      	lsls	r3, r3, #1
 80033ce:	461a      	mov	r2, r3
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	695b      	ldr	r3, [r3, #20]
 80033d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80033d8:	3305      	adds	r3, #5
 80033da:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80033dc:	693b      	ldr	r3, [r7, #16]
 80033de:	4a34      	ldr	r2, [pc, #208]	@ (80034b0 <HAL_I2S_Init+0x1ec>)
 80033e0:	fba2 2303 	umull	r2, r3, r2, r3
 80033e4:	08db      	lsrs	r3, r3, #3
 80033e6:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80033e8:	693b      	ldr	r3, [r7, #16]
 80033ea:	f003 0301 	and.w	r3, r3, #1
 80033ee:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80033f0:	693a      	ldr	r2, [r7, #16]
 80033f2:	69bb      	ldr	r3, [r7, #24]
 80033f4:	1ad3      	subs	r3, r2, r3
 80033f6:	085b      	lsrs	r3, r3, #1
 80033f8:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80033fa:	69bb      	ldr	r3, [r7, #24]
 80033fc:	021b      	lsls	r3, r3, #8
 80033fe:	61bb      	str	r3, [r7, #24]
 8003400:	e003      	b.n	800340a <HAL_I2S_Init+0x146>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8003402:	2302      	movs	r3, #2
 8003404:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003406:	2300      	movs	r3, #0
 8003408:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 800340a:	69fb      	ldr	r3, [r7, #28]
 800340c:	2b01      	cmp	r3, #1
 800340e:	d902      	bls.n	8003416 <HAL_I2S_Init+0x152>
 8003410:	69fb      	ldr	r3, [r7, #28]
 8003412:	2bff      	cmp	r3, #255	@ 0xff
 8003414:	d907      	bls.n	8003426 <HAL_I2S_Init+0x162>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800341a:	f043 0210 	orr.w	r2, r3, #16
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8003422:	2301      	movs	r3, #1
 8003424:	e039      	b.n	800349a <HAL_I2S_Init+0x1d6>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	691a      	ldr	r2, [r3, #16]
 800342a:	69bb      	ldr	r3, [r7, #24]
 800342c:	ea42 0103 	orr.w	r1, r2, r3
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	69fa      	ldr	r2, [r7, #28]
 8003436:	430a      	orrs	r2, r1
 8003438:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	69db      	ldr	r3, [r3, #28]
 8003440:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003444:	f023 030f 	bic.w	r3, r3, #15
 8003448:	687a      	ldr	r2, [r7, #4]
 800344a:	6851      	ldr	r1, [r2, #4]
 800344c:	687a      	ldr	r2, [r7, #4]
 800344e:	6892      	ldr	r2, [r2, #8]
 8003450:	4311      	orrs	r1, r2
 8003452:	687a      	ldr	r2, [r7, #4]
 8003454:	68d2      	ldr	r2, [r2, #12]
 8003456:	4311      	orrs	r1, r2
 8003458:	687a      	ldr	r2, [r7, #4]
 800345a:	6992      	ldr	r2, [r2, #24]
 800345c:	430a      	orrs	r2, r1
 800345e:	431a      	orrs	r2, r3
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003468:	61da      	str	r2, [r3, #28]
             (SPI_I2SCFGR_I2SMOD | hi2s->Init.Mode | \
              hi2s->Init.Standard | hi2s->Init.DataFormat | \
              hi2s->Init.CPOL));

#if defined(SPI_I2SCFGR_ASTRTEN)
  if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) || ((hi2s->Init.Standard == I2S_STANDARD_PCM_LONG)))
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	689b      	ldr	r3, [r3, #8]
 800346e:	2b30      	cmp	r3, #48	@ 0x30
 8003470:	d003      	beq.n	800347a <HAL_I2S_Init+0x1b6>
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	689b      	ldr	r3, [r3, #8]
 8003476:	2bb0      	cmp	r3, #176	@ 0xb0
 8003478:	d107      	bne.n	800348a <HAL_I2S_Init+0x1c6>
  {
    /* Write to SPIx I2SCFGR */
    SET_BIT(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	69da      	ldr	r2, [r3, #28]
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003488:	61da      	str	r2, [r3, #28]
    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2200      	movs	r2, #0
 800348e:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2201      	movs	r2, #1
 8003494:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8003498:	2300      	movs	r3, #0
}
 800349a:	4618      	mov	r0, r3
 800349c:	3720      	adds	r7, #32
 800349e:	46bd      	mov	sp, r7
 80034a0:	bd80      	pop	{r7, pc}
 80034a2:	bf00      	nop
 80034a4:	0800396b 	.word	0x0800396b
 80034a8:	40003800 	.word	0x40003800
 80034ac:	40003c00 	.word	0x40003c00
 80034b0:	cccccccd 	.word	0xcccccccd

080034b4 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b086      	sub	sp, #24
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	60f8      	str	r0, [r7, #12]
 80034bc:	60b9      	str	r1, [r7, #8]
 80034be:	4613      	mov	r3, r2
 80034c0:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 80034c2:	68bb      	ldr	r3, [r7, #8]
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d002      	beq.n	80034ce <HAL_I2S_Transmit_DMA+0x1a>
 80034c8:	88fb      	ldrh	r3, [r7, #6]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d101      	bne.n	80034d2 <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 80034ce:	2301      	movs	r3, #1
 80034d0:	e08a      	b.n	80035e8 <HAL_I2S_Transmit_DMA+0x134>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80034d8:	b2db      	uxtb	r3, r3
 80034da:	2b01      	cmp	r3, #1
 80034dc:	d001      	beq.n	80034e2 <HAL_I2S_Transmit_DMA+0x2e>
  {
    return HAL_BUSY;
 80034de:	2302      	movs	r3, #2
 80034e0:	e082      	b.n	80035e8 <HAL_I2S_Transmit_DMA+0x134>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80034e8:	b2db      	uxtb	r3, r3
 80034ea:	2b01      	cmp	r3, #1
 80034ec:	d101      	bne.n	80034f2 <HAL_I2S_Transmit_DMA+0x3e>
 80034ee:	2302      	movs	r3, #2
 80034f0:	e07a      	b.n	80035e8 <HAL_I2S_Transmit_DMA+0x134>
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	2201      	movs	r2, #1
 80034f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	2203      	movs	r2, #3
 80034fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	2200      	movs	r2, #0
 8003506:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pTxBuffPtr = pData;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	68ba      	ldr	r2, [r7, #8]
 800350c:	625a      	str	r2, [r3, #36]	@ 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	69db      	ldr	r3, [r3, #28]
 8003514:	f003 0307 	and.w	r3, r3, #7
 8003518:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 800351a:	697b      	ldr	r3, [r7, #20]
 800351c:	2b03      	cmp	r3, #3
 800351e:	d002      	beq.n	8003526 <HAL_I2S_Transmit_DMA+0x72>
 8003520:	697b      	ldr	r3, [r7, #20]
 8003522:	2b05      	cmp	r3, #5
 8003524:	d10a      	bne.n	800353c <HAL_I2S_Transmit_DMA+0x88>
  {
    hi2s->TxXferSize = (Size << 1U);
 8003526:	88fb      	ldrh	r3, [r7, #6]
 8003528:	005b      	lsls	r3, r3, #1
 800352a:	b29a      	uxth	r2, r3
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = (Size << 1U);
 8003530:	88fb      	ldrh	r3, [r7, #6]
 8003532:	005b      	lsls	r3, r3, #1
 8003534:	b29a      	uxth	r2, r3
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800353a:	e005      	b.n	8003548 <HAL_I2S_Transmit_DMA+0x94>
  }
  else
  {
    hi2s->TxXferSize = Size;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	88fa      	ldrh	r2, [r7, #6]
 8003540:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = Size;
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	88fa      	ldrh	r2, [r7, #6]
 8003546:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800354c:	4a28      	ldr	r2, [pc, #160]	@ (80035f0 <HAL_I2S_Transmit_DMA+0x13c>)
 800354e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003554:	4a27      	ldr	r2, [pc, #156]	@ (80035f4 <HAL_I2S_Transmit_DMA+0x140>)
 8003556:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800355c:	4a26      	ldr	r2, [pc, #152]	@ (80035f8 <HAL_I2S_Transmit_DMA+0x144>)
 800355e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	6b98      	ldr	r0, [r3, #56]	@ 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8003568:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8003570:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003576:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8003578:	f7fe fd64 	bl	8002044 <HAL_DMA_Start_IT>
 800357c:	4603      	mov	r3, r0
 800357e:	2b00      	cmp	r3, #0
 8003580:	d00f      	beq.n	80035a2 <HAL_I2S_Transmit_DMA+0xee>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003586:	f043 0208 	orr.w	r2, r3, #8
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	2201      	movs	r2, #1
 8003592:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	2200      	movs	r2, #0
 800359a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 800359e:	2301      	movs	r3, #1
 80035a0:	e022      	b.n	80035e8 <HAL_I2S_Transmit_DMA+0x134>
  }

  __HAL_UNLOCK(hi2s);
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	2200      	movs	r2, #0
 80035a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	685b      	ldr	r3, [r3, #4]
 80035b0:	f003 0302 	and.w	r3, r3, #2
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d107      	bne.n	80035c8 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	685a      	ldr	r2, [r3, #4]
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f042 0202 	orr.w	r2, r2, #2
 80035c6:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	69db      	ldr	r3, [r3, #28]
 80035ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d107      	bne.n	80035e6 <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	69da      	ldr	r2, [r3, #28]
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80035e4:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 80035e6:	2300      	movs	r3, #0
}
 80035e8:	4618      	mov	r0, r3
 80035ea:	3718      	adds	r7, #24
 80035ec:	46bd      	mov	sp, r7
 80035ee:	bd80      	pop	{r7, pc}
 80035f0:	080037eb 	.word	0x080037eb
 80035f4:	080037a9 	.word	0x080037a9
 80035f8:	08003865 	.word	0x08003865

080035fc <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b086      	sub	sp, #24
 8003600:	af00      	add	r7, sp, #0
 8003602:	60f8      	str	r0, [r7, #12]
 8003604:	60b9      	str	r1, [r7, #8]
 8003606:	4613      	mov	r3, r2
 8003608:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 800360a:	68bb      	ldr	r3, [r7, #8]
 800360c:	2b00      	cmp	r3, #0
 800360e:	d002      	beq.n	8003616 <HAL_I2S_Receive_DMA+0x1a>
 8003610:	88fb      	ldrh	r3, [r7, #6]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d101      	bne.n	800361a <HAL_I2S_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 8003616:	2301      	movs	r3, #1
 8003618:	e09d      	b.n	8003756 <HAL_I2S_Receive_DMA+0x15a>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003620:	b2db      	uxtb	r3, r3
 8003622:	2b01      	cmp	r3, #1
 8003624:	d001      	beq.n	800362a <HAL_I2S_Receive_DMA+0x2e>
  {
    return HAL_BUSY;
 8003626:	2302      	movs	r3, #2
 8003628:	e095      	b.n	8003756 <HAL_I2S_Receive_DMA+0x15a>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003630:	b2db      	uxtb	r3, r3
 8003632:	2b01      	cmp	r3, #1
 8003634:	d101      	bne.n	800363a <HAL_I2S_Receive_DMA+0x3e>
 8003636:	2302      	movs	r3, #2
 8003638:	e08d      	b.n	8003756 <HAL_I2S_Receive_DMA+0x15a>
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	2201      	movs	r2, #1
 800363e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	2204      	movs	r2, #4
 8003646:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	2200      	movs	r2, #0
 800364e:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pRxBuffPtr = pData;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	68ba      	ldr	r2, [r7, #8]
 8003654:	62da      	str	r2, [r3, #44]	@ 0x2c

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	69db      	ldr	r3, [r3, #28]
 800365c:	f003 0307 	and.w	r3, r3, #7
 8003660:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8003662:	697b      	ldr	r3, [r7, #20]
 8003664:	2b03      	cmp	r3, #3
 8003666:	d002      	beq.n	800366e <HAL_I2S_Receive_DMA+0x72>
 8003668:	697b      	ldr	r3, [r7, #20]
 800366a:	2b05      	cmp	r3, #5
 800366c:	d10a      	bne.n	8003684 <HAL_I2S_Receive_DMA+0x88>
  {
    hi2s->RxXferSize = (Size << 1U);
 800366e:	88fb      	ldrh	r3, [r7, #6]
 8003670:	005b      	lsls	r3, r3, #1
 8003672:	b29a      	uxth	r2, r3
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = (Size << 1U);
 8003678:	88fb      	ldrh	r3, [r7, #6]
 800367a:	005b      	lsls	r3, r3, #1
 800367c:	b29a      	uxth	r2, r3
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	865a      	strh	r2, [r3, #50]	@ 0x32
 8003682:	e005      	b.n	8003690 <HAL_I2S_Receive_DMA+0x94>
  }
  else
  {
    hi2s->RxXferSize = Size;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	88fa      	ldrh	r2, [r7, #6]
 8003688:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = Size;
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	88fa      	ldrh	r2, [r7, #6]
 800368e:	865a      	strh	r2, [r3, #50]	@ 0x32
  }

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003694:	4a32      	ldr	r2, [pc, #200]	@ (8003760 <HAL_I2S_Receive_DMA+0x164>)
 8003696:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800369c:	4a31      	ldr	r2, [pc, #196]	@ (8003764 <HAL_I2S_Receive_DMA+0x168>)
 800369e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036a4:	4a30      	ldr	r2, [pc, #192]	@ (8003768 <HAL_I2S_Receive_DMA+0x16c>)
 80036a6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Check if Master Receiver mode is selected */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	69db      	ldr	r3, [r3, #28]
 80036ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80036b2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80036b6:	d10a      	bne.n	80036ce <HAL_I2S_Receive_DMA+0xd2>
  {
    /* Clear the Overrun Flag by a read operation to the SPI_DR register followed by a read
    access to the SPI_SR register. */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80036b8:	2300      	movs	r3, #0
 80036ba:	613b      	str	r3, [r7, #16]
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	68db      	ldr	r3, [r3, #12]
 80036c2:	613b      	str	r3, [r7, #16]
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	689b      	ldr	r3, [r3, #8]
 80036ca:	613b      	str	r3, [r7, #16]
 80036cc:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	330c      	adds	r3, #12
 80036d8:	4619      	mov	r1, r3
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036de:	461a      	mov	r2, r3
                                 hi2s->RxXferSize))
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 80036e4:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 80036e6:	f7fe fcad 	bl	8002044 <HAL_DMA_Start_IT>
 80036ea:	4603      	mov	r3, r0
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d00f      	beq.n	8003710 <HAL_I2S_Receive_DMA+0x114>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036f4:	f043 0208 	orr.w	r2, r3, #8
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	2201      	movs	r2, #1
 8003700:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	2200      	movs	r2, #0
 8003708:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 800370c:	2301      	movs	r3, #1
 800370e:	e022      	b.n	8003756 <HAL_I2S_Receive_DMA+0x15a>
  }

  __HAL_UNLOCK(hi2s);
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	2200      	movs	r2, #0
 8003714:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_RXDMAEN))
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	f003 0301 	and.w	r3, r3, #1
 8003722:	2b00      	cmp	r3, #0
 8003724:	d107      	bne.n	8003736 <HAL_I2S_Receive_DMA+0x13a>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	685a      	ldr	r2, [r3, #4]
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f042 0201 	orr.w	r2, r2, #1
 8003734:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	69db      	ldr	r3, [r3, #28]
 800373c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003740:	2b00      	cmp	r3, #0
 8003742:	d107      	bne.n	8003754 <HAL_I2S_Receive_DMA+0x158>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	69da      	ldr	r2, [r3, #28]
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003752:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 8003754:	2300      	movs	r3, #0
}
 8003756:	4618      	mov	r0, r3
 8003758:	3718      	adds	r7, #24
 800375a:	46bd      	mov	sp, r7
 800375c:	bd80      	pop	{r7, pc}
 800375e:	bf00      	nop
 8003760:	08003849 	.word	0x08003849
 8003764:	08003807 	.word	0x08003807
 8003768:	08003865 	.word	0x08003865

0800376c <HAL_I2S_TxHalfCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800376c:	b480      	push	{r7}
 800376e:	b083      	sub	sp, #12
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxHalfCpltCallback could be implemented in the user file
   */
}
 8003774:	bf00      	nop
 8003776:	370c      	adds	r7, #12
 8003778:	46bd      	mov	sp, r7
 800377a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377e:	4770      	bx	lr

08003780 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003780:	b480      	push	{r7}
 8003782:	b083      	sub	sp, #12
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8003788:	bf00      	nop
 800378a:	370c      	adds	r7, #12
 800378c:	46bd      	mov	sp, r7
 800378e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003792:	4770      	bx	lr

08003794 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003794:	b480      	push	{r7}
 8003796:	b083      	sub	sp, #12
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 800379c:	bf00      	nop
 800379e:	370c      	adds	r7, #12
 80037a0:	46bd      	mov	sp, r7
 80037a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a6:	4770      	bx	lr

080037a8 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b084      	sub	sp, #16
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037b4:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	69db      	ldr	r3, [r3, #28]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d10e      	bne.n	80037dc <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	685a      	ldr	r2, [r3, #4]
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f022 0202 	bic.w	r2, r2, #2
 80037cc:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	2200      	movs	r2, #0
 80037d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	2201      	movs	r2, #1
 80037d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 80037dc:	68f8      	ldr	r0, [r7, #12]
 80037de:	f7ff ffcf 	bl	8003780 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80037e2:	bf00      	nop
 80037e4:	3710      	adds	r7, #16
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd80      	pop	{r7, pc}

080037ea <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80037ea:	b580      	push	{r7, lr}
 80037ec:	b084      	sub	sp, #16
 80037ee:	af00      	add	r7, sp, #0
 80037f0:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037f6:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 80037f8:	68f8      	ldr	r0, [r7, #12]
 80037fa:	f7ff ffb7 	bl	800376c <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80037fe:	bf00      	nop
 8003800:	3710      	adds	r7, #16
 8003802:	46bd      	mov	sp, r7
 8003804:	bd80      	pop	{r7, pc}

08003806 <I2S_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8003806:	b580      	push	{r7, lr}
 8003808:	b084      	sub	sp, #16
 800380a:	af00      	add	r7, sp, #0
 800380c:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003812:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	69db      	ldr	r3, [r3, #28]
 8003818:	2b00      	cmp	r3, #0
 800381a:	d10e      	bne.n	800383a <I2S_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	685a      	ldr	r2, [r3, #4]
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f022 0201 	bic.w	r2, r2, #1
 800382a:	605a      	str	r2, [r3, #4]
    hi2s->RxXferCount = 0U;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	2200      	movs	r2, #0
 8003830:	865a      	strh	r2, [r3, #50]	@ 0x32
    hi2s->State = HAL_I2S_STATE_READY;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	2201      	movs	r2, #1
 8003836:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxCpltCallback(hi2s);
#else
  HAL_I2S_RxCpltCallback(hi2s);
 800383a:	68f8      	ldr	r0, [r7, #12]
 800383c:	f7fd fa84 	bl	8000d48 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8003840:	bf00      	nop
 8003842:	3710      	adds	r7, #16
 8003844:	46bd      	mov	sp, r7
 8003846:	bd80      	pop	{r7, pc}

08003848 <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	b084      	sub	sp, #16
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003854:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 8003856:	68f8      	ldr	r0, [r7, #12]
 8003858:	f7fd fa56 	bl	8000d08 <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800385c:	bf00      	nop
 800385e:	3710      	adds	r7, #16
 8003860:	46bd      	mov	sp, r7
 8003862:	bd80      	pop	{r7, pc}

08003864 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b084      	sub	sp, #16
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003870:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	685a      	ldr	r2, [r3, #4]
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f022 0203 	bic.w	r2, r2, #3
 8003880:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	2200      	movs	r2, #0
 8003886:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	2200      	movs	r2, #0
 800388c:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	2201      	movs	r2, #1
 8003892:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800389a:	f043 0208 	orr.w	r2, r3, #8
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 80038a2:	68f8      	ldr	r0, [r7, #12]
 80038a4:	f7ff ff76 	bl	8003794 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80038a8:	bf00      	nop
 80038aa:	3710      	adds	r7, #16
 80038ac:	46bd      	mov	sp, r7
 80038ae:	bd80      	pop	{r7, pc}

080038b0 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b082      	sub	sp, #8
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038bc:	881a      	ldrh	r2, [r3, #0]
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038c8:	1c9a      	adds	r2, r3, #2
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038d2:	b29b      	uxth	r3, r3
 80038d4:	3b01      	subs	r3, #1
 80038d6:	b29a      	uxth	r2, r3
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038e0:	b29b      	uxth	r3, r3
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d10e      	bne.n	8003904 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	685a      	ldr	r2, [r3, #4]
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80038f4:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2201      	movs	r2, #1
 80038fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 80038fe:	6878      	ldr	r0, [r7, #4]
 8003900:	f7ff ff3e 	bl	8003780 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003904:	bf00      	nop
 8003906:	3708      	adds	r7, #8
 8003908:	46bd      	mov	sp, r7
 800390a:	bd80      	pop	{r7, pc}

0800390c <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	b082      	sub	sp, #8
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	68da      	ldr	r2, [r3, #12]
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800391e:	b292      	uxth	r2, r2
 8003920:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003926:	1c9a      	adds	r2, r3, #2
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003930:	b29b      	uxth	r3, r3
 8003932:	3b01      	subs	r3, #1
 8003934:	b29a      	uxth	r2, r3
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800393e:	b29b      	uxth	r3, r3
 8003940:	2b00      	cmp	r3, #0
 8003942:	d10e      	bne.n	8003962 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	685a      	ldr	r2, [r3, #4]
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003952:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2201      	movs	r2, #1
 8003958:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 800395c:	6878      	ldr	r0, [r7, #4]
 800395e:	f7fd f9f3 	bl	8000d48 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003962:	bf00      	nop
 8003964:	3708      	adds	r7, #8
 8003966:	46bd      	mov	sp, r7
 8003968:	bd80      	pop	{r7, pc}

0800396a <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800396a:	b580      	push	{r7, lr}
 800396c:	b086      	sub	sp, #24
 800396e:	af00      	add	r7, sp, #0
 8003970:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	689b      	ldr	r3, [r3, #8]
 8003978:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003980:	b2db      	uxtb	r3, r3
 8003982:	2b04      	cmp	r3, #4
 8003984:	d13a      	bne.n	80039fc <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8003986:	697b      	ldr	r3, [r7, #20]
 8003988:	f003 0301 	and.w	r3, r3, #1
 800398c:	2b01      	cmp	r3, #1
 800398e:	d109      	bne.n	80039a4 <I2S_IRQHandler+0x3a>
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	685b      	ldr	r3, [r3, #4]
 8003996:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800399a:	2b40      	cmp	r3, #64	@ 0x40
 800399c:	d102      	bne.n	80039a4 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 800399e:	6878      	ldr	r0, [r7, #4]
 80039a0:	f7ff ffb4 	bl	800390c <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80039a4:	697b      	ldr	r3, [r7, #20]
 80039a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039aa:	2b40      	cmp	r3, #64	@ 0x40
 80039ac:	d126      	bne.n	80039fc <I2S_IRQHandler+0x92>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	685b      	ldr	r3, [r3, #4]
 80039b4:	f003 0320 	and.w	r3, r3, #32
 80039b8:	2b20      	cmp	r3, #32
 80039ba:	d11f      	bne.n	80039fc <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	685a      	ldr	r2, [r3, #4]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80039ca:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80039cc:	2300      	movs	r3, #0
 80039ce:	613b      	str	r3, [r7, #16]
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	68db      	ldr	r3, [r3, #12]
 80039d6:	613b      	str	r3, [r7, #16]
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	689b      	ldr	r3, [r3, #8]
 80039de:	613b      	str	r3, [r7, #16]
 80039e0:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2201      	movs	r2, #1
 80039e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039ee:	f043 0202 	orr.w	r2, r3, #2
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80039f6:	6878      	ldr	r0, [r7, #4]
 80039f8:	f7ff fecc 	bl	8003794 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a02:	b2db      	uxtb	r3, r3
 8003a04:	2b03      	cmp	r3, #3
 8003a06:	d136      	bne.n	8003a76 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8003a08:	697b      	ldr	r3, [r7, #20]
 8003a0a:	f003 0302 	and.w	r3, r3, #2
 8003a0e:	2b02      	cmp	r3, #2
 8003a10:	d109      	bne.n	8003a26 <I2S_IRQHandler+0xbc>
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a1c:	2b80      	cmp	r3, #128	@ 0x80
 8003a1e:	d102      	bne.n	8003a26 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003a20:	6878      	ldr	r0, [r7, #4]
 8003a22:	f7ff ff45 	bl	80038b0 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003a26:	697b      	ldr	r3, [r7, #20]
 8003a28:	f003 0308 	and.w	r3, r3, #8
 8003a2c:	2b08      	cmp	r3, #8
 8003a2e:	d122      	bne.n	8003a76 <I2S_IRQHandler+0x10c>
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	685b      	ldr	r3, [r3, #4]
 8003a36:	f003 0320 	and.w	r3, r3, #32
 8003a3a:	2b20      	cmp	r3, #32
 8003a3c:	d11b      	bne.n	8003a76 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	685a      	ldr	r2, [r3, #4]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003a4c:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003a4e:	2300      	movs	r3, #0
 8003a50:	60fb      	str	r3, [r7, #12]
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	689b      	ldr	r3, [r3, #8]
 8003a58:	60fb      	str	r3, [r7, #12]
 8003a5a:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2201      	movs	r2, #1
 8003a60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a68:	f043 0204 	orr.w	r2, r3, #4
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003a70:	6878      	ldr	r0, [r7, #4]
 8003a72:	f7ff fe8f 	bl	8003794 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003a76:	bf00      	nop
 8003a78:	3718      	adds	r7, #24
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bd80      	pop	{r7, pc}
	...

08003a80 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b084      	sub	sp, #16
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
 8003a88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d101      	bne.n	8003a94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a90:	2301      	movs	r3, #1
 8003a92:	e0cc      	b.n	8003c2e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003a94:	4b68      	ldr	r3, [pc, #416]	@ (8003c38 <HAL_RCC_ClockConfig+0x1b8>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f003 030f 	and.w	r3, r3, #15
 8003a9c:	683a      	ldr	r2, [r7, #0]
 8003a9e:	429a      	cmp	r2, r3
 8003aa0:	d90c      	bls.n	8003abc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003aa2:	4b65      	ldr	r3, [pc, #404]	@ (8003c38 <HAL_RCC_ClockConfig+0x1b8>)
 8003aa4:	683a      	ldr	r2, [r7, #0]
 8003aa6:	b2d2      	uxtb	r2, r2
 8003aa8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003aaa:	4b63      	ldr	r3, [pc, #396]	@ (8003c38 <HAL_RCC_ClockConfig+0x1b8>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f003 030f 	and.w	r3, r3, #15
 8003ab2:	683a      	ldr	r2, [r7, #0]
 8003ab4:	429a      	cmp	r2, r3
 8003ab6:	d001      	beq.n	8003abc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003ab8:	2301      	movs	r3, #1
 8003aba:	e0b8      	b.n	8003c2e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f003 0302 	and.w	r3, r3, #2
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d020      	beq.n	8003b0a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f003 0304 	and.w	r3, r3, #4
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d005      	beq.n	8003ae0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ad4:	4b59      	ldr	r3, [pc, #356]	@ (8003c3c <HAL_RCC_ClockConfig+0x1bc>)
 8003ad6:	689b      	ldr	r3, [r3, #8]
 8003ad8:	4a58      	ldr	r2, [pc, #352]	@ (8003c3c <HAL_RCC_ClockConfig+0x1bc>)
 8003ada:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003ade:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f003 0308 	and.w	r3, r3, #8
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d005      	beq.n	8003af8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003aec:	4b53      	ldr	r3, [pc, #332]	@ (8003c3c <HAL_RCC_ClockConfig+0x1bc>)
 8003aee:	689b      	ldr	r3, [r3, #8]
 8003af0:	4a52      	ldr	r2, [pc, #328]	@ (8003c3c <HAL_RCC_ClockConfig+0x1bc>)
 8003af2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003af6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003af8:	4b50      	ldr	r3, [pc, #320]	@ (8003c3c <HAL_RCC_ClockConfig+0x1bc>)
 8003afa:	689b      	ldr	r3, [r3, #8]
 8003afc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	689b      	ldr	r3, [r3, #8]
 8003b04:	494d      	ldr	r1, [pc, #308]	@ (8003c3c <HAL_RCC_ClockConfig+0x1bc>)
 8003b06:	4313      	orrs	r3, r2
 8003b08:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f003 0301 	and.w	r3, r3, #1
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d044      	beq.n	8003ba0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	685b      	ldr	r3, [r3, #4]
 8003b1a:	2b01      	cmp	r3, #1
 8003b1c:	d107      	bne.n	8003b2e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b1e:	4b47      	ldr	r3, [pc, #284]	@ (8003c3c <HAL_RCC_ClockConfig+0x1bc>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d119      	bne.n	8003b5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	e07f      	b.n	8003c2e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	685b      	ldr	r3, [r3, #4]
 8003b32:	2b02      	cmp	r3, #2
 8003b34:	d003      	beq.n	8003b3e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003b3a:	2b03      	cmp	r3, #3
 8003b3c:	d107      	bne.n	8003b4e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b3e:	4b3f      	ldr	r3, [pc, #252]	@ (8003c3c <HAL_RCC_ClockConfig+0x1bc>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d109      	bne.n	8003b5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b4a:	2301      	movs	r3, #1
 8003b4c:	e06f      	b.n	8003c2e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b4e:	4b3b      	ldr	r3, [pc, #236]	@ (8003c3c <HAL_RCC_ClockConfig+0x1bc>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f003 0302 	and.w	r3, r3, #2
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d101      	bne.n	8003b5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	e067      	b.n	8003c2e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003b5e:	4b37      	ldr	r3, [pc, #220]	@ (8003c3c <HAL_RCC_ClockConfig+0x1bc>)
 8003b60:	689b      	ldr	r3, [r3, #8]
 8003b62:	f023 0203 	bic.w	r2, r3, #3
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	685b      	ldr	r3, [r3, #4]
 8003b6a:	4934      	ldr	r1, [pc, #208]	@ (8003c3c <HAL_RCC_ClockConfig+0x1bc>)
 8003b6c:	4313      	orrs	r3, r2
 8003b6e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003b70:	f7fe f8a8 	bl	8001cc4 <HAL_GetTick>
 8003b74:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b76:	e00a      	b.n	8003b8e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b78:	f7fe f8a4 	bl	8001cc4 <HAL_GetTick>
 8003b7c:	4602      	mov	r2, r0
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	1ad3      	subs	r3, r2, r3
 8003b82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b86:	4293      	cmp	r3, r2
 8003b88:	d901      	bls.n	8003b8e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003b8a:	2303      	movs	r3, #3
 8003b8c:	e04f      	b.n	8003c2e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b8e:	4b2b      	ldr	r3, [pc, #172]	@ (8003c3c <HAL_RCC_ClockConfig+0x1bc>)
 8003b90:	689b      	ldr	r3, [r3, #8]
 8003b92:	f003 020c 	and.w	r2, r3, #12
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	685b      	ldr	r3, [r3, #4]
 8003b9a:	009b      	lsls	r3, r3, #2
 8003b9c:	429a      	cmp	r2, r3
 8003b9e:	d1eb      	bne.n	8003b78 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003ba0:	4b25      	ldr	r3, [pc, #148]	@ (8003c38 <HAL_RCC_ClockConfig+0x1b8>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f003 030f 	and.w	r3, r3, #15
 8003ba8:	683a      	ldr	r2, [r7, #0]
 8003baa:	429a      	cmp	r2, r3
 8003bac:	d20c      	bcs.n	8003bc8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bae:	4b22      	ldr	r3, [pc, #136]	@ (8003c38 <HAL_RCC_ClockConfig+0x1b8>)
 8003bb0:	683a      	ldr	r2, [r7, #0]
 8003bb2:	b2d2      	uxtb	r2, r2
 8003bb4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bb6:	4b20      	ldr	r3, [pc, #128]	@ (8003c38 <HAL_RCC_ClockConfig+0x1b8>)
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f003 030f 	and.w	r3, r3, #15
 8003bbe:	683a      	ldr	r2, [r7, #0]
 8003bc0:	429a      	cmp	r2, r3
 8003bc2:	d001      	beq.n	8003bc8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	e032      	b.n	8003c2e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f003 0304 	and.w	r3, r3, #4
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d008      	beq.n	8003be6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003bd4:	4b19      	ldr	r3, [pc, #100]	@ (8003c3c <HAL_RCC_ClockConfig+0x1bc>)
 8003bd6:	689b      	ldr	r3, [r3, #8]
 8003bd8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	68db      	ldr	r3, [r3, #12]
 8003be0:	4916      	ldr	r1, [pc, #88]	@ (8003c3c <HAL_RCC_ClockConfig+0x1bc>)
 8003be2:	4313      	orrs	r3, r2
 8003be4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f003 0308 	and.w	r3, r3, #8
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d009      	beq.n	8003c06 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003bf2:	4b12      	ldr	r3, [pc, #72]	@ (8003c3c <HAL_RCC_ClockConfig+0x1bc>)
 8003bf4:	689b      	ldr	r3, [r3, #8]
 8003bf6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	691b      	ldr	r3, [r3, #16]
 8003bfe:	00db      	lsls	r3, r3, #3
 8003c00:	490e      	ldr	r1, [pc, #56]	@ (8003c3c <HAL_RCC_ClockConfig+0x1bc>)
 8003c02:	4313      	orrs	r3, r2
 8003c04:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003c06:	f000 fdfb 	bl	8004800 <HAL_RCC_GetSysClockFreq>
 8003c0a:	4602      	mov	r2, r0
 8003c0c:	4b0b      	ldr	r3, [pc, #44]	@ (8003c3c <HAL_RCC_ClockConfig+0x1bc>)
 8003c0e:	689b      	ldr	r3, [r3, #8]
 8003c10:	091b      	lsrs	r3, r3, #4
 8003c12:	f003 030f 	and.w	r3, r3, #15
 8003c16:	490a      	ldr	r1, [pc, #40]	@ (8003c40 <HAL_RCC_ClockConfig+0x1c0>)
 8003c18:	5ccb      	ldrb	r3, [r1, r3]
 8003c1a:	fa22 f303 	lsr.w	r3, r2, r3
 8003c1e:	4a09      	ldr	r2, [pc, #36]	@ (8003c44 <HAL_RCC_ClockConfig+0x1c4>)
 8003c20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003c22:	4b09      	ldr	r3, [pc, #36]	@ (8003c48 <HAL_RCC_ClockConfig+0x1c8>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	4618      	mov	r0, r3
 8003c28:	f7fd fcd4 	bl	80015d4 <HAL_InitTick>

  return HAL_OK;
 8003c2c:	2300      	movs	r3, #0
}
 8003c2e:	4618      	mov	r0, r3
 8003c30:	3710      	adds	r7, #16
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bd80      	pop	{r7, pc}
 8003c36:	bf00      	nop
 8003c38:	40023c00 	.word	0x40023c00
 8003c3c:	40023800 	.word	0x40023800
 8003c40:	0800b3e4 	.word	0x0800b3e4
 8003c44:	20000000 	.word	0x20000000
 8003c48:	20000004 	.word	0x20000004

08003c4c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c4c:	b480      	push	{r7}
 8003c4e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c50:	4b03      	ldr	r3, [pc, #12]	@ (8003c60 <HAL_RCC_GetHCLKFreq+0x14>)
 8003c52:	681b      	ldr	r3, [r3, #0]
}
 8003c54:	4618      	mov	r0, r3
 8003c56:	46bd      	mov	sp, r7
 8003c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5c:	4770      	bx	lr
 8003c5e:	bf00      	nop
 8003c60:	20000000 	.word	0x20000000

08003c64 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003c68:	f7ff fff0 	bl	8003c4c <HAL_RCC_GetHCLKFreq>
 8003c6c:	4602      	mov	r2, r0
 8003c6e:	4b05      	ldr	r3, [pc, #20]	@ (8003c84 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003c70:	689b      	ldr	r3, [r3, #8]
 8003c72:	0a9b      	lsrs	r3, r3, #10
 8003c74:	f003 0307 	and.w	r3, r3, #7
 8003c78:	4903      	ldr	r1, [pc, #12]	@ (8003c88 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003c7a:	5ccb      	ldrb	r3, [r1, r3]
 8003c7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c80:	4618      	mov	r0, r3
 8003c82:	bd80      	pop	{r7, pc}
 8003c84:	40023800 	.word	0x40023800
 8003c88:	0800b3f4 	.word	0x0800b3f4

08003c8c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003c90:	f7ff ffdc 	bl	8003c4c <HAL_RCC_GetHCLKFreq>
 8003c94:	4602      	mov	r2, r0
 8003c96:	4b05      	ldr	r3, [pc, #20]	@ (8003cac <HAL_RCC_GetPCLK2Freq+0x20>)
 8003c98:	689b      	ldr	r3, [r3, #8]
 8003c9a:	0b5b      	lsrs	r3, r3, #13
 8003c9c:	f003 0307 	and.w	r3, r3, #7
 8003ca0:	4903      	ldr	r1, [pc, #12]	@ (8003cb0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003ca2:	5ccb      	ldrb	r3, [r1, r3]
 8003ca4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ca8:	4618      	mov	r0, r3
 8003caa:	bd80      	pop	{r7, pc}
 8003cac:	40023800 	.word	0x40023800
 8003cb0:	0800b3f4 	.word	0x0800b3f4

08003cb4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003cb4:	b480      	push	{r7}
 8003cb6:	b083      	sub	sp, #12
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
 8003cbc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	220f      	movs	r2, #15
 8003cc2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003cc4:	4b12      	ldr	r3, [pc, #72]	@ (8003d10 <HAL_RCC_GetClockConfig+0x5c>)
 8003cc6:	689b      	ldr	r3, [r3, #8]
 8003cc8:	f003 0203 	and.w	r2, r3, #3
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003cd0:	4b0f      	ldr	r3, [pc, #60]	@ (8003d10 <HAL_RCC_GetClockConfig+0x5c>)
 8003cd2:	689b      	ldr	r3, [r3, #8]
 8003cd4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003cdc:	4b0c      	ldr	r3, [pc, #48]	@ (8003d10 <HAL_RCC_GetClockConfig+0x5c>)
 8003cde:	689b      	ldr	r3, [r3, #8]
 8003ce0:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003ce8:	4b09      	ldr	r3, [pc, #36]	@ (8003d10 <HAL_RCC_GetClockConfig+0x5c>)
 8003cea:	689b      	ldr	r3, [r3, #8]
 8003cec:	08db      	lsrs	r3, r3, #3
 8003cee:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003cf6:	4b07      	ldr	r3, [pc, #28]	@ (8003d14 <HAL_RCC_GetClockConfig+0x60>)
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f003 020f 	and.w	r2, r3, #15
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	601a      	str	r2, [r3, #0]
}
 8003d02:	bf00      	nop
 8003d04:	370c      	adds	r7, #12
 8003d06:	46bd      	mov	sp, r7
 8003d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0c:	4770      	bx	lr
 8003d0e:	bf00      	nop
 8003d10:	40023800 	.word	0x40023800
 8003d14:	40023c00 	.word	0x40023c00

08003d18 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b08c      	sub	sp, #48	@ 0x30
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003d20:	2300      	movs	r3, #0
 8003d22:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmpreg1 = 0U;
 8003d24:	2300      	movs	r3, #0
 8003d26:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8003d28:	2300      	movs	r3, #0
 8003d2a:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8003d2c:	2300      	movs	r3, #0
 8003d2e:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8003d30:	2300      	movs	r3, #0
 8003d32:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8003d34:	2300      	movs	r3, #0
 8003d36:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8003d38:	2300      	movs	r3, #0
 8003d3a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8003d3c:	2300      	movs	r3, #0
 8003d3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t pllsaiused = 0U;
 8003d40:	2300      	movs	r3, #0
 8003d42:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f003 0301 	and.w	r3, r3, #1
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d010      	beq.n	8003d72 <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8003d50:	4b6f      	ldr	r3, [pc, #444]	@ (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003d52:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003d56:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d5e:	496c      	ldr	r1, [pc, #432]	@ (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003d60:	4313      	orrs	r3, r2
 8003d62:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d101      	bne.n	8003d72 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f003 0302 	and.w	r3, r3, #2
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d010      	beq.n	8003da0 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8003d7e:	4b64      	ldr	r3, [pc, #400]	@ (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003d80:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003d84:	f023 52c0 	bic.w	r2, r3, #402653184	@ 0x18000000
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d8c:	4960      	ldr	r1, [pc, #384]	@ (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003d8e:	4313      	orrs	r3, r2
 8003d90:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d101      	bne.n	8003da0 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f003 0304 	and.w	r3, r3, #4
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d017      	beq.n	8003ddc <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003dac:	4b58      	ldr	r3, [pc, #352]	@ (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003dae:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003db2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dba:	4955      	ldr	r1, [pc, #340]	@ (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003dbc:	4313      	orrs	r3, r2
 8003dbe:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dc6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003dca:	d101      	bne.n	8003dd0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8003dcc:	2301      	movs	r3, #1
 8003dce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d101      	bne.n	8003ddc <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8003dd8:	2301      	movs	r3, #1
 8003dda:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f003 0308 	and.w	r3, r3, #8
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d017      	beq.n	8003e18 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003de8:	4b49      	ldr	r3, [pc, #292]	@ (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003dea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003dee:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003df6:	4946      	ldr	r1, [pc, #280]	@ (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003df8:	4313      	orrs	r3, r2
 8003dfa:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e02:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003e06:	d101      	bne.n	8003e0c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8003e08:	2301      	movs	r3, #1
 8003e0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d101      	bne.n	8003e18 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8003e14:	2301      	movs	r3, #1
 8003e16:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f003 0320 	and.w	r3, r3, #32
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	f000 808a 	beq.w	8003f3a <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003e26:	2300      	movs	r3, #0
 8003e28:	60bb      	str	r3, [r7, #8]
 8003e2a:	4b39      	ldr	r3, [pc, #228]	@ (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003e2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e2e:	4a38      	ldr	r2, [pc, #224]	@ (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003e30:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e34:	6413      	str	r3, [r2, #64]	@ 0x40
 8003e36:	4b36      	ldr	r3, [pc, #216]	@ (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003e38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e3e:	60bb      	str	r3, [r7, #8]
 8003e40:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003e42:	4b34      	ldr	r3, [pc, #208]	@ (8003f14 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	4a33      	ldr	r2, [pc, #204]	@ (8003f14 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8003e48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e4c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003e4e:	f7fd ff39 	bl	8001cc4 <HAL_GetTick>
 8003e52:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8003e54:	e008      	b.n	8003e68 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e56:	f7fd ff35 	bl	8001cc4 <HAL_GetTick>
 8003e5a:	4602      	mov	r2, r0
 8003e5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e5e:	1ad3      	subs	r3, r2, r3
 8003e60:	2b02      	cmp	r3, #2
 8003e62:	d901      	bls.n	8003e68 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8003e64:	2303      	movs	r3, #3
 8003e66:	e278      	b.n	800435a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8003e68:	4b2a      	ldr	r3, [pc, #168]	@ (8003f14 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d0f0      	beq.n	8003e56 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003e74:	4b26      	ldr	r3, [pc, #152]	@ (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003e76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e78:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e7c:	623b      	str	r3, [r7, #32]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003e7e:	6a3b      	ldr	r3, [r7, #32]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d02f      	beq.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e88:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e8c:	6a3a      	ldr	r2, [r7, #32]
 8003e8e:	429a      	cmp	r2, r3
 8003e90:	d028      	beq.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003e92:	4b1f      	ldr	r3, [pc, #124]	@ (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003e94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e96:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e9a:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003e9c:	4b1e      	ldr	r3, [pc, #120]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8003e9e:	2201      	movs	r2, #1
 8003ea0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003ea2:	4b1d      	ldr	r3, [pc, #116]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003ea8:	4a19      	ldr	r2, [pc, #100]	@ (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003eaa:	6a3b      	ldr	r3, [r7, #32]
 8003eac:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003eae:	4b18      	ldr	r3, [pc, #96]	@ (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003eb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003eb2:	f003 0301 	and.w	r3, r3, #1
 8003eb6:	2b01      	cmp	r3, #1
 8003eb8:	d114      	bne.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8003eba:	f7fd ff03 	bl	8001cc4 <HAL_GetTick>
 8003ebe:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ec0:	e00a      	b.n	8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ec2:	f7fd feff 	bl	8001cc4 <HAL_GetTick>
 8003ec6:	4602      	mov	r2, r0
 8003ec8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eca:	1ad3      	subs	r3, r2, r3
 8003ecc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ed0:	4293      	cmp	r3, r2
 8003ed2:	d901      	bls.n	8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8003ed4:	2303      	movs	r3, #3
 8003ed6:	e240      	b.n	800435a <HAL_RCCEx_PeriphCLKConfig+0x642>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ed8:	4b0d      	ldr	r3, [pc, #52]	@ (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003eda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003edc:	f003 0302 	and.w	r3, r3, #2
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d0ee      	beq.n	8003ec2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ee8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003eec:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003ef0:	d114      	bne.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x204>
 8003ef2:	4b07      	ldr	r3, [pc, #28]	@ (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003ef4:	689b      	ldr	r3, [r3, #8]
 8003ef6:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003efe:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8003f02:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f06:	4902      	ldr	r1, [pc, #8]	@ (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	608b      	str	r3, [r1, #8]
 8003f0c:	e00c      	b.n	8003f28 <HAL_RCCEx_PeriphCLKConfig+0x210>
 8003f0e:	bf00      	nop
 8003f10:	40023800 	.word	0x40023800
 8003f14:	40007000 	.word	0x40007000
 8003f18:	42470e40 	.word	0x42470e40
 8003f1c:	4b4a      	ldr	r3, [pc, #296]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003f1e:	689b      	ldr	r3, [r3, #8]
 8003f20:	4a49      	ldr	r2, [pc, #292]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003f22:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003f26:	6093      	str	r3, [r2, #8]
 8003f28:	4b47      	ldr	r3, [pc, #284]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003f2a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f34:	4944      	ldr	r1, [pc, #272]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003f36:	4313      	orrs	r3, r2
 8003f38:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f003 0310 	and.w	r3, r3, #16
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d004      	beq.n	8003f50 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	f893 2058 	ldrb.w	r2, [r3, #88]	@ 0x58
 8003f4c:	4b3f      	ldr	r3, [pc, #252]	@ (800404c <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8003f4e:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d00a      	beq.n	8003f72 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8003f5c:	4b3a      	ldr	r3, [pc, #232]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003f5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003f62:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f6a:	4937      	ldr	r1, [pc, #220]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003f6c:	4313      	orrs	r3, r2
 8003f6e:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d00a      	beq.n	8003f94 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003f7e:	4b32      	ldr	r3, [pc, #200]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003f80:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003f84:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f8c:	492e      	ldr	r1, [pc, #184]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003f8e:	4313      	orrs	r3, r2
 8003f90:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d011      	beq.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003fa0:	4b29      	ldr	r3, [pc, #164]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003fa2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003fa6:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fae:	4926      	ldr	r1, [pc, #152]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003fb0:	4313      	orrs	r3, r2
 8003fb2:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003fbe:	d101      	bne.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d00a      	beq.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8003fd0:	4b1d      	ldr	r3, [pc, #116]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003fd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003fd6:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fde:	491a      	ldr	r1, [pc, #104]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003fe0:	4313      	orrs	r3, r2
 8003fe2:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d011      	beq.n	8004016 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8003ff2:	4b15      	ldr	r3, [pc, #84]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003ff4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ff8:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004000:	4911      	ldr	r1, [pc, #68]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004002:	4313      	orrs	r3, r2
 8004004:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800400c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004010:	d101      	bne.n	8004016 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 8004012:	2301      	movs	r3, #1
 8004014:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if ((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8004016:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004018:	2b01      	cmp	r3, #1
 800401a:	d005      	beq.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0x310>
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004024:	f040 80ff 	bne.w	8004226 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004028:	4b09      	ldr	r3, [pc, #36]	@ (8004050 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800402a:	2200      	movs	r2, #0
 800402c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800402e:	f7fd fe49 	bl	8001cc4 <HAL_GetTick>
 8004032:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004034:	e00e      	b.n	8004054 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004036:	f7fd fe45 	bl	8001cc4 <HAL_GetTick>
 800403a:	4602      	mov	r2, r0
 800403c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800403e:	1ad3      	subs	r3, r2, r3
 8004040:	2b02      	cmp	r3, #2
 8004042:	d907      	bls.n	8004054 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004044:	2303      	movs	r3, #3
 8004046:	e188      	b.n	800435a <HAL_RCCEx_PeriphCLKConfig+0x642>
 8004048:	40023800 	.word	0x40023800
 800404c:	424711e0 	.word	0x424711e0
 8004050:	42470068 	.word	0x42470068
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004054:	4b7e      	ldr	r3, [pc, #504]	@ (8004250 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800405c:	2b00      	cmp	r3, #0
 800405e:	d1ea      	bne.n	8004036 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f003 0301 	and.w	r3, r3, #1
 8004068:	2b00      	cmp	r3, #0
 800406a:	d003      	beq.n	8004074 <HAL_RCCEx_PeriphCLKConfig+0x35c>
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004070:	2b00      	cmp	r3, #0
 8004072:	d009      	beq.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0x370>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f003 0302 	and.w	r3, r3, #2
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 800407c:	2b00      	cmp	r3, #0
 800407e:	d028      	beq.n	80040d2 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004084:	2b00      	cmp	r3, #0
 8004086:	d124      	bne.n	80040d2 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8004088:	4b71      	ldr	r3, [pc, #452]	@ (8004250 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800408a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800408e:	0c1b      	lsrs	r3, r3, #16
 8004090:	f003 0303 	and.w	r3, r3, #3
 8004094:	3301      	adds	r3, #1
 8004096:	005b      	lsls	r3, r3, #1
 8004098:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800409a:	4b6d      	ldr	r3, [pc, #436]	@ (8004250 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800409c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80040a0:	0e1b      	lsrs	r3, r3, #24
 80040a2:	f003 030f 	and.w	r3, r3, #15
 80040a6:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp, plli2sq,
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	685a      	ldr	r2, [r3, #4]
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	689b      	ldr	r3, [r3, #8]
 80040b0:	019b      	lsls	r3, r3, #6
 80040b2:	431a      	orrs	r2, r3
 80040b4:	69fb      	ldr	r3, [r7, #28]
 80040b6:	085b      	lsrs	r3, r3, #1
 80040b8:	3b01      	subs	r3, #1
 80040ba:	041b      	lsls	r3, r3, #16
 80040bc:	431a      	orrs	r2, r3
 80040be:	69bb      	ldr	r3, [r7, #24]
 80040c0:	061b      	lsls	r3, r3, #24
 80040c2:	431a      	orrs	r2, r3
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	695b      	ldr	r3, [r3, #20]
 80040c8:	071b      	lsls	r3, r3, #28
 80040ca:	4961      	ldr	r1, [pc, #388]	@ (8004250 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80040cc:	4313      	orrs	r3, r2
 80040ce:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f003 0304 	and.w	r3, r3, #4
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d004      	beq.n	80040e8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80040e6:	d00a      	beq.n	80040fe <HAL_RCCEx_PeriphCLKConfig+0x3e6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d035      	beq.n	8004160 <HAL_RCCEx_PeriphCLKConfig+0x448>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040f8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80040fc:	d130      	bne.n	8004160 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80040fe:	4b54      	ldr	r3, [pc, #336]	@ (8004250 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004100:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004104:	0c1b      	lsrs	r3, r3, #16
 8004106:	f003 0303 	and.w	r3, r3, #3
 800410a:	3301      	adds	r3, #1
 800410c:	005b      	lsls	r3, r3, #1
 800410e:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004110:	4b4f      	ldr	r3, [pc, #316]	@ (8004250 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004112:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004116:	0f1b      	lsrs	r3, r3, #28
 8004118:	f003 0307 	and.w	r3, r3, #7
 800411c:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp,
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	685a      	ldr	r2, [r3, #4]
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	689b      	ldr	r3, [r3, #8]
 8004126:	019b      	lsls	r3, r3, #6
 8004128:	431a      	orrs	r2, r3
 800412a:	69fb      	ldr	r3, [r7, #28]
 800412c:	085b      	lsrs	r3, r3, #1
 800412e:	3b01      	subs	r3, #1
 8004130:	041b      	lsls	r3, r3, #16
 8004132:	431a      	orrs	r2, r3
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	691b      	ldr	r3, [r3, #16]
 8004138:	061b      	lsls	r3, r3, #24
 800413a:	431a      	orrs	r2, r3
 800413c:	697b      	ldr	r3, [r7, #20]
 800413e:	071b      	lsls	r3, r3, #28
 8004140:	4943      	ldr	r1, [pc, #268]	@ (8004250 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004142:	4313      	orrs	r3, r2
 8004144:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004148:	4b41      	ldr	r3, [pc, #260]	@ (8004250 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800414a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800414e:	f023 021f 	bic.w	r2, r3, #31
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004156:	3b01      	subs	r3, #1
 8004158:	493d      	ldr	r1, [pc, #244]	@ (8004250 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800415a:	4313      	orrs	r3, r2
 800415c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004168:	2b00      	cmp	r3, #0
 800416a:	d029      	beq.n	80041c0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
        && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004170:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004174:	d124      	bne.n	80041c0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8004176:	4b36      	ldr	r3, [pc, #216]	@ (8004250 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004178:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800417c:	0c1b      	lsrs	r3, r3, #16
 800417e:	f003 0303 	and.w	r3, r3, #3
 8004182:	3301      	adds	r3, #1
 8004184:	005b      	lsls	r3, r3, #1
 8004186:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004188:	4b31      	ldr	r3, [pc, #196]	@ (8004250 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800418a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800418e:	0f1b      	lsrs	r3, r3, #28
 8004190:	f003 0307 	and.w	r3, r3, #7
 8004194:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	685a      	ldr	r2, [r3, #4]
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	689b      	ldr	r3, [r3, #8]
 800419e:	019b      	lsls	r3, r3, #6
 80041a0:	431a      	orrs	r2, r3
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	68db      	ldr	r3, [r3, #12]
 80041a6:	085b      	lsrs	r3, r3, #1
 80041a8:	3b01      	subs	r3, #1
 80041aa:	041b      	lsls	r3, r3, #16
 80041ac:	431a      	orrs	r2, r3
 80041ae:	69bb      	ldr	r3, [r7, #24]
 80041b0:	061b      	lsls	r3, r3, #24
 80041b2:	431a      	orrs	r2, r3
 80041b4:	697b      	ldr	r3, [r7, #20]
 80041b6:	071b      	lsls	r3, r3, #28
 80041b8:	4925      	ldr	r1, [pc, #148]	@ (8004250 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80041ba:	4313      	orrs	r3, r2
 80041bc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              plli2sq, plli2sr);
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d016      	beq.n	80041fa <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	685a      	ldr	r2, [r3, #4]
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	689b      	ldr	r3, [r3, #8]
 80041d4:	019b      	lsls	r3, r3, #6
 80041d6:	431a      	orrs	r2, r3
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	68db      	ldr	r3, [r3, #12]
 80041dc:	085b      	lsrs	r3, r3, #1
 80041de:	3b01      	subs	r3, #1
 80041e0:	041b      	lsls	r3, r3, #16
 80041e2:	431a      	orrs	r2, r3
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	691b      	ldr	r3, [r3, #16]
 80041e8:	061b      	lsls	r3, r3, #24
 80041ea:	431a      	orrs	r2, r3
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	695b      	ldr	r3, [r3, #20]
 80041f0:	071b      	lsls	r3, r3, #28
 80041f2:	4917      	ldr	r1, [pc, #92]	@ (8004250 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80041f4:	4313      	orrs	r3, r2
 80041f6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80041fa:	4b16      	ldr	r3, [pc, #88]	@ (8004254 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 80041fc:	2201      	movs	r2, #1
 80041fe:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004200:	f7fd fd60 	bl	8001cc4 <HAL_GetTick>
 8004204:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004206:	e008      	b.n	800421a <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004208:	f7fd fd5c 	bl	8001cc4 <HAL_GetTick>
 800420c:	4602      	mov	r2, r0
 800420e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004210:	1ad3      	subs	r3, r2, r3
 8004212:	2b02      	cmp	r3, #2
 8004214:	d901      	bls.n	800421a <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004216:	2303      	movs	r3, #3
 8004218:	e09f      	b.n	800435a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800421a:	4b0d      	ldr	r3, [pc, #52]	@ (8004250 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004222:	2b00      	cmp	r3, #0
 8004224:	d0f0      	beq.n	8004208 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if (pllsaiused == 1U)
 8004226:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004228:	2b01      	cmp	r3, #1
 800422a:	f040 8095 	bne.w	8004358 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800422e:	4b0a      	ldr	r3, [pc, #40]	@ (8004258 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8004230:	2200      	movs	r2, #0
 8004232:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004234:	f7fd fd46 	bl	8001cc4 <HAL_GetTick>
 8004238:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800423a:	e00f      	b.n	800425c <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800423c:	f7fd fd42 	bl	8001cc4 <HAL_GetTick>
 8004240:	4602      	mov	r2, r0
 8004242:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004244:	1ad3      	subs	r3, r2, r3
 8004246:	2b02      	cmp	r3, #2
 8004248:	d908      	bls.n	800425c <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800424a:	2303      	movs	r3, #3
 800424c:	e085      	b.n	800435a <HAL_RCCEx_PeriphCLKConfig+0x642>
 800424e:	bf00      	nop
 8004250:	40023800 	.word	0x40023800
 8004254:	42470068 	.word	0x42470068
 8004258:	42470070 	.word	0x42470070
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800425c:	4b41      	ldr	r3, [pc, #260]	@ (8004364 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004264:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004268:	d0e8      	beq.n	800423c <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f003 0304 	and.w	r3, r3, #4
 8004272:	2b00      	cmp	r3, #0
 8004274:	d003      	beq.n	800427e <HAL_RCCEx_PeriphCLKConfig+0x566>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800427a:	2b00      	cmp	r3, #0
 800427c:	d009      	beq.n	8004292 <HAL_RCCEx_PeriphCLKConfig+0x57a>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8004286:	2b00      	cmp	r3, #0
 8004288:	d02b      	beq.n	80042e2 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800428e:	2b00      	cmp	r3, #0
 8004290:	d127      	bne.n	80042e2 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8004292:	4b34      	ldr	r3, [pc, #208]	@ (8004364 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004294:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004298:	0c1b      	lsrs	r3, r3, #16
 800429a:	f003 0303 	and.w	r3, r3, #3
 800429e:	3301      	adds	r3, #1
 80042a0:	005b      	lsls	r3, r3, #1
 80042a2:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, pllsaip,
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	699a      	ldr	r2, [r3, #24]
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	69db      	ldr	r3, [r3, #28]
 80042ac:	019b      	lsls	r3, r3, #6
 80042ae:	431a      	orrs	r2, r3
 80042b0:	693b      	ldr	r3, [r7, #16]
 80042b2:	085b      	lsrs	r3, r3, #1
 80042b4:	3b01      	subs	r3, #1
 80042b6:	041b      	lsls	r3, r3, #16
 80042b8:	431a      	orrs	r2, r3
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042be:	061b      	lsls	r3, r3, #24
 80042c0:	4928      	ldr	r1, [pc, #160]	@ (8004364 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80042c2:	4313      	orrs	r3, r2
 80042c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              PeriphClkInit->PLLSAI.PLLSAIQ, 0U);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80042c8:	4b26      	ldr	r3, [pc, #152]	@ (8004364 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80042ca:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80042ce:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042d6:	3b01      	subs	r3, #1
 80042d8:	021b      	lsls	r3, r3, #8
 80042da:	4922      	ldr	r1, [pc, #136]	@ (8004364 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80042dc:	4313      	orrs	r3, r2
 80042de:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d01d      	beq.n	800432a <HAL_RCCEx_PeriphCLKConfig+0x612>
        && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80042f6:	d118      	bne.n	800432a <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80042f8:	4b1a      	ldr	r3, [pc, #104]	@ (8004364 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80042fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042fe:	0e1b      	lsrs	r3, r3, #24
 8004300:	f003 030f 	and.w	r3, r3, #15
 8004304:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP,
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	699a      	ldr	r2, [r3, #24]
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	69db      	ldr	r3, [r3, #28]
 800430e:	019b      	lsls	r3, r3, #6
 8004310:	431a      	orrs	r2, r3
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6a1b      	ldr	r3, [r3, #32]
 8004316:	085b      	lsrs	r3, r3, #1
 8004318:	3b01      	subs	r3, #1
 800431a:	041b      	lsls	r3, r3, #16
 800431c:	431a      	orrs	r2, r3
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	061b      	lsls	r3, r3, #24
 8004322:	4910      	ldr	r1, [pc, #64]	@ (8004364 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004324:	4313      	orrs	r3, r2
 8004326:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              pllsaiq, 0U);
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800432a:	4b0f      	ldr	r3, [pc, #60]	@ (8004368 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 800432c:	2201      	movs	r2, #1
 800432e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004330:	f7fd fcc8 	bl	8001cc4 <HAL_GetTick>
 8004334:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004336:	e008      	b.n	800434a <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004338:	f7fd fcc4 	bl	8001cc4 <HAL_GetTick>
 800433c:	4602      	mov	r2, r0
 800433e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004340:	1ad3      	subs	r3, r2, r3
 8004342:	2b02      	cmp	r3, #2
 8004344:	d901      	bls.n	800434a <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004346:	2303      	movs	r3, #3
 8004348:	e007      	b.n	800435a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800434a:	4b06      	ldr	r3, [pc, #24]	@ (8004364 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004352:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004356:	d1ef      	bne.n	8004338 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8004358:	2300      	movs	r3, #0
}
 800435a:	4618      	mov	r0, r3
 800435c:	3730      	adds	r7, #48	@ 0x30
 800435e:	46bd      	mov	sp, r7
 8004360:	bd80      	pop	{r7, pc}
 8004362:	bf00      	nop
 8004364:	40023800 	.word	0x40023800
 8004368:	42470070 	.word	0x42470070

0800436c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_I2S_APB1: I2S APB1 peripheral clock
  *            @arg RCC_PERIPHCLK_I2S_APB2: I2S APB2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800436c:	b480      	push	{r7}
 800436e:	b089      	sub	sp, #36	@ 0x24
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U;
 8004374:	2300      	movs	r3, #0
 8004376:	617b      	str	r3, [r7, #20]
  /* This variable used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004378:	2300      	movs	r3, #0
 800437a:	61fb      	str	r3, [r7, #28]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 800437c:	2300      	movs	r3, #0
 800437e:	61bb      	str	r3, [r7, #24]
  /* This variable used to store the SAI clock source */
  uint32_t saiclocksource = 0U;
 8004380:	2300      	movs	r3, #0
 8004382:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004384:	2300      	movs	r3, #0
 8004386:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004388:	2300      	movs	r3, #0
 800438a:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	3b01      	subs	r3, #1
 8004390:	2b07      	cmp	r3, #7
 8004392:	f200 8224 	bhi.w	80047de <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8004396:	a201      	add	r2, pc, #4	@ (adr r2, 800439c <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8004398:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800439c:	0800459f 	.word	0x0800459f
 80043a0:	080046c9 	.word	0x080046c9
 80043a4:	080047df 	.word	0x080047df
 80043a8:	080043bd 	.word	0x080043bd
 80043ac:	080047df 	.word	0x080047df
 80043b0:	080047df 	.word	0x080047df
 80043b4:	080047df 	.word	0x080047df
 80043b8:	080043bd 	.word	0x080043bd
  {
    case RCC_PERIPHCLK_SAI1:
    case RCC_PERIPHCLK_SAI2:
    {
      saiclocksource = RCC->DCKCFGR;
 80043bc:	4ba8      	ldr	r3, [pc, #672]	@ (8004660 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80043be:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80043c2:	613b      	str	r3, [r7, #16]
      saiclocksource &= (RCC_DCKCFGR_SAI1SRC | RCC_DCKCFGR_SAI2SRC);
 80043c4:	693b      	ldr	r3, [r7, #16]
 80043c6:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
 80043ca:	613b      	str	r3, [r7, #16]
      switch (saiclocksource)
 80043cc:	693b      	ldr	r3, [r7, #16]
 80043ce:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80043d2:	f000 80d6 	beq.w	8004582 <HAL_RCCEx_GetPeriphCLKFreq+0x216>
 80043d6:	693b      	ldr	r3, [r7, #16]
 80043d8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80043dc:	f200 80dd 	bhi.w	800459a <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 80043e0:	693b      	ldr	r3, [r7, #16]
 80043e2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80043e6:	f000 809f 	beq.w	8004528 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 80043ea:	693b      	ldr	r3, [r7, #16]
 80043ec:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80043f0:	f200 80d3 	bhi.w	800459a <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 80043f4:	693b      	ldr	r3, [r7, #16]
 80043f6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80043fa:	d05b      	beq.n	80044b4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
 80043fc:	693b      	ldr	r3, [r7, #16]
 80043fe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004402:	f200 80ca 	bhi.w	800459a <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 8004406:	693b      	ldr	r3, [r7, #16]
 8004408:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800440c:	f000 80b6 	beq.w	800457c <HAL_RCCEx_GetPeriphCLKFreq+0x210>
 8004410:	693b      	ldr	r3, [r7, #16]
 8004412:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004416:	f200 80c0 	bhi.w	800459a <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 800441a:	693b      	ldr	r3, [r7, #16]
 800441c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004420:	f000 8082 	beq.w	8004528 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 8004424:	693b      	ldr	r3, [r7, #16]
 8004426:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800442a:	f200 80b6 	bhi.w	800459a <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 800442e:	693b      	ldr	r3, [r7, #16]
 8004430:	2b00      	cmp	r3, #0
 8004432:	d004      	beq.n	800443e <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
 8004434:	693b      	ldr	r3, [r7, #16]
 8004436:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800443a:	d03b      	beq.n	80044b4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
          }
          break;
        }
        default :
        {
          break;
 800443c:	e0ad      	b.n	800459a <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800443e:	4b88      	ldr	r3, [pc, #544]	@ (8004660 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004440:	685b      	ldr	r3, [r3, #4]
 8004442:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004446:	2b00      	cmp	r3, #0
 8004448:	d109      	bne.n	800445e <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIM));
 800444a:	4b85      	ldr	r3, [pc, #532]	@ (8004660 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800444c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004450:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004454:	4a83      	ldr	r2, [pc, #524]	@ (8004664 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8004456:	fbb2 f3f3 	udiv	r3, r2, r3
 800445a:	61bb      	str	r3, [r7, #24]
 800445c:	e008      	b.n	8004470 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIM)));
 800445e:	4b80      	ldr	r3, [pc, #512]	@ (8004660 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004460:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004464:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004468:	4a7f      	ldr	r2, [pc, #508]	@ (8004668 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 800446a:	fbb2 f3f3 	udiv	r3, r2, r3
 800446e:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24U;
 8004470:	4b7b      	ldr	r3, [pc, #492]	@ (8004660 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004472:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004476:	0e1b      	lsrs	r3, r3, #24
 8004478:	f003 030f 	and.w	r3, r3, #15
 800447c:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6U)) / (tmpreg1);
 800447e:	4b78      	ldr	r3, [pc, #480]	@ (8004660 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004480:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004484:	099b      	lsrs	r3, r3, #6
 8004486:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800448a:	69ba      	ldr	r2, [r7, #24]
 800448c:	fb03 f202 	mul.w	r2, r3, r2
 8004490:	697b      	ldr	r3, [r7, #20]
 8004492:	fbb2 f3f3 	udiv	r3, r2, r3
 8004496:	61fb      	str	r3, [r7, #28]
          tmpreg1 = (((RCC->DCKCFGR & RCC_DCKCFGR_PLLSAIDIVQ) >> 8U) + 1U);
 8004498:	4b71      	ldr	r3, [pc, #452]	@ (8004660 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800449a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800449e:	0a1b      	lsrs	r3, r3, #8
 80044a0:	f003 031f 	and.w	r3, r3, #31
 80044a4:	3301      	adds	r3, #1
 80044a6:	617b      	str	r3, [r7, #20]
          frequency = frequency / (tmpreg1);
 80044a8:	69fa      	ldr	r2, [r7, #28]
 80044aa:	697b      	ldr	r3, [r7, #20]
 80044ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80044b0:	61fb      	str	r3, [r7, #28]
          break;
 80044b2:	e073      	b.n	800459c <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 80044b4:	4b6a      	ldr	r3, [pc, #424]	@ (8004660 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80044b6:	685b      	ldr	r3, [r3, #4]
 80044b8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d109      	bne.n	80044d4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80044c0:	4b67      	ldr	r3, [pc, #412]	@ (8004660 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80044c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80044c6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80044ca:	4a66      	ldr	r2, [pc, #408]	@ (8004664 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80044cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80044d0:	61bb      	str	r3, [r7, #24]
 80044d2:	e008      	b.n	80044e6 <HAL_RCCEx_GetPeriphCLKFreq+0x17a>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM)));
 80044d4:	4b62      	ldr	r3, [pc, #392]	@ (8004660 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80044d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80044da:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80044de:	4a62      	ldr	r2, [pc, #392]	@ (8004668 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 80044e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80044e4:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24U;
 80044e6:	4b5e      	ldr	r3, [pc, #376]	@ (8004660 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80044e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80044ec:	0e1b      	lsrs	r3, r3, #24
 80044ee:	f003 030f 	and.w	r3, r3, #15
 80044f2:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U)) / (tmpreg1);
 80044f4:	4b5a      	ldr	r3, [pc, #360]	@ (8004660 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80044f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80044fa:	099b      	lsrs	r3, r3, #6
 80044fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004500:	69ba      	ldr	r2, [r7, #24]
 8004502:	fb03 f202 	mul.w	r2, r3, r2
 8004506:	697b      	ldr	r3, [r7, #20]
 8004508:	fbb2 f3f3 	udiv	r3, r2, r3
 800450c:	61fb      	str	r3, [r7, #28]
          tmpreg1 = ((RCC->DCKCFGR & RCC_DCKCFGR_PLLI2SDIVQ) + 1U);
 800450e:	4b54      	ldr	r3, [pc, #336]	@ (8004660 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004510:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004514:	f003 031f 	and.w	r3, r3, #31
 8004518:	3301      	adds	r3, #1
 800451a:	617b      	str	r3, [r7, #20]
          frequency = frequency / (tmpreg1);
 800451c:	69fa      	ldr	r2, [r7, #28]
 800451e:	697b      	ldr	r3, [r7, #20]
 8004520:	fbb2 f3f3 	udiv	r3, r2, r3
 8004524:	61fb      	str	r3, [r7, #28]
          break;
 8004526:	e039      	b.n	800459c <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8004528:	4b4d      	ldr	r3, [pc, #308]	@ (8004660 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800452a:	685b      	ldr	r3, [r3, #4]
 800452c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004530:	2b00      	cmp	r3, #0
 8004532:	d108      	bne.n	8004546 <HAL_RCCEx_GetPeriphCLKFreq+0x1da>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004534:	4b4a      	ldr	r3, [pc, #296]	@ (8004660 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004536:	685b      	ldr	r3, [r3, #4]
 8004538:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800453c:	4a49      	ldr	r2, [pc, #292]	@ (8004664 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800453e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004542:	61bb      	str	r3, [r7, #24]
 8004544:	e007      	b.n	8004556 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8004546:	4b46      	ldr	r3, [pc, #280]	@ (8004660 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004548:	685b      	ldr	r3, [r3, #4]
 800454a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800454e:	4a46      	ldr	r2, [pc, #280]	@ (8004668 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8004550:	fbb2 f3f3 	udiv	r3, r2, r3
 8004554:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U;
 8004556:	4b42      	ldr	r3, [pc, #264]	@ (8004660 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004558:	685b      	ldr	r3, [r3, #4]
 800455a:	0f1b      	lsrs	r3, r3, #28
 800455c:	f003 0307 	and.w	r3, r3, #7
 8004560:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U)) / (tmpreg1);
 8004562:	4b3f      	ldr	r3, [pc, #252]	@ (8004660 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	099b      	lsrs	r3, r3, #6
 8004568:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800456c:	69ba      	ldr	r2, [r7, #24]
 800456e:	fb03 f202 	mul.w	r2, r3, r2
 8004572:	697b      	ldr	r3, [r7, #20]
 8004574:	fbb2 f3f3 	udiv	r3, r2, r3
 8004578:	61fb      	str	r3, [r7, #28]
          break;
 800457a:	e00f      	b.n	800459c <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          frequency = EXTERNAL_CLOCK_VALUE;
 800457c:	4b3b      	ldr	r3, [pc, #236]	@ (800466c <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 800457e:	61fb      	str	r3, [r7, #28]
          break;
 8004580:	e00c      	b.n	800459c <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8004582:	4b37      	ldr	r3, [pc, #220]	@ (8004660 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004584:	685b      	ldr	r3, [r3, #4]
 8004586:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800458a:	2b00      	cmp	r3, #0
 800458c:	d102      	bne.n	8004594 <HAL_RCCEx_GetPeriphCLKFreq+0x228>
            frequency = (uint32_t)(HSI_VALUE);
 800458e:	4b35      	ldr	r3, [pc, #212]	@ (8004664 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8004590:	61fb      	str	r3, [r7, #28]
          break;
 8004592:	e003      	b.n	800459c <HAL_RCCEx_GetPeriphCLKFreq+0x230>
            frequency = (uint32_t)(HSE_VALUE);
 8004594:	4b34      	ldr	r3, [pc, #208]	@ (8004668 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8004596:	61fb      	str	r3, [r7, #28]
          break;
 8004598:	e000      	b.n	800459c <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          break;
 800459a:	bf00      	nop
        }
      }
      break;
 800459c:	e120      	b.n	80047e0 <HAL_RCCEx_GetPeriphCLKFreq+0x474>
    }
    case RCC_PERIPHCLK_I2S_APB1:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB1_SOURCE();
 800459e:	4b30      	ldr	r3, [pc, #192]	@ (8004660 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80045a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80045a4:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 80045a8:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
 80045b0:	d079      	beq.n	80046a6 <HAL_RCCEx_GetPeriphCLKFreq+0x33a>
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
 80045b8:	f200 8082 	bhi.w	80046c0 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80045c2:	d03c      	beq.n	800463e <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80045ca:	d879      	bhi.n	80046c0 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d006      	beq.n	80045e0 <HAL_RCCEx_GetPeriphCLKFreq+0x274>
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80045d8:	d172      	bne.n	80046c0 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SAPB1CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80045da:	4b24      	ldr	r3, [pc, #144]	@ (800466c <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 80045dc:	61fb      	str	r3, [r7, #28]
          break;
 80045de:	e072      	b.n	80046c6 <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
        case RCC_I2SAPB1CLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80045e0:	4b1f      	ldr	r3, [pc, #124]	@ (8004660 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80045e2:	685b      	ldr	r3, [r3, #4]
 80045e4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80045e8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80045ec:	d109      	bne.n	8004602 <HAL_RCCEx_GetPeriphCLKFreq+0x296>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80045ee:	4b1c      	ldr	r3, [pc, #112]	@ (8004660 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80045f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80045f4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80045f8:	4a1b      	ldr	r2, [pc, #108]	@ (8004668 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 80045fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80045fe:	61bb      	str	r3, [r7, #24]
 8004600:	e008      	b.n	8004614 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8004602:	4b17      	ldr	r3, [pc, #92]	@ (8004660 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004604:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004608:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800460c:	4a15      	ldr	r2, [pc, #84]	@ (8004664 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800460e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004612:	61bb      	str	r3, [r7, #24]
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8004614:	4b12      	ldr	r3, [pc, #72]	@ (8004660 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004616:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800461a:	099b      	lsrs	r3, r3, #6
 800461c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004620:	69bb      	ldr	r3, [r7, #24]
 8004622:	fb02 f303 	mul.w	r3, r2, r3
 8004626:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8004628:	4b0d      	ldr	r3, [pc, #52]	@ (8004660 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800462a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800462e:	0f1b      	lsrs	r3, r3, #28
 8004630:	f003 0307 	and.w	r3, r3, #7
 8004634:	68ba      	ldr	r2, [r7, #8]
 8004636:	fbb2 f3f3 	udiv	r3, r2, r3
 800463a:	61fb      	str	r3, [r7, #28]
          break;
 800463c:	e043      	b.n	80046c6 <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
        /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
        case RCC_I2SAPB1CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800463e:	4b08      	ldr	r3, [pc, #32]	@ (8004660 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004640:	685b      	ldr	r3, [r3, #4]
 8004642:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004646:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800464a:	d111      	bne.n	8004670 <HAL_RCCEx_GetPeriphCLKFreq+0x304>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800464c:	4b04      	ldr	r3, [pc, #16]	@ (8004660 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800464e:	685b      	ldr	r3, [r3, #4]
 8004650:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004654:	4a04      	ldr	r2, [pc, #16]	@ (8004668 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8004656:	fbb2 f3f3 	udiv	r3, r2, r3
 800465a:	61bb      	str	r3, [r7, #24]
 800465c:	e010      	b.n	8004680 <HAL_RCCEx_GetPeriphCLKFreq+0x314>
 800465e:	bf00      	nop
 8004660:	40023800 	.word	0x40023800
 8004664:	00f42400 	.word	0x00f42400
 8004668:	007a1200 	.word	0x007a1200
 800466c:	00bb8000 	.word	0x00bb8000
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004670:	4b5f      	ldr	r3, [pc, #380]	@ (80047f0 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8004672:	685b      	ldr	r3, [r3, #4]
 8004674:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004678:	4a5e      	ldr	r2, [pc, #376]	@ (80047f4 <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 800467a:	fbb2 f3f3 	udiv	r3, r2, r3
 800467e:	61bb      	str	r3, [r7, #24]
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
 8004680:	4b5b      	ldr	r3, [pc, #364]	@ (80047f0 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8004682:	685b      	ldr	r3, [r3, #4]
 8004684:	099b      	lsrs	r3, r3, #6
 8004686:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800468a:	69bb      	ldr	r3, [r7, #24]
 800468c:	fb02 f303 	mul.w	r3, r2, r3
 8004690:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
 8004692:	4b57      	ldr	r3, [pc, #348]	@ (80047f0 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8004694:	685b      	ldr	r3, [r3, #4]
 8004696:	0f1b      	lsrs	r3, r3, #28
 8004698:	f003 0307 	and.w	r3, r3, #7
 800469c:	68ba      	ldr	r2, [r7, #8]
 800469e:	fbb2 f3f3 	udiv	r3, r2, r3
 80046a2:	61fb      	str	r3, [r7, #28]
          break;
 80046a4:	e00f      	b.n	80046c6 <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
        }
        /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
        case RCC_I2SAPB1CLKSOURCE_PLLSRC:
        {
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80046a6:	4b52      	ldr	r3, [pc, #328]	@ (80047f0 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 80046a8:	685b      	ldr	r3, [r3, #4]
 80046aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80046ae:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80046b2:	d102      	bne.n	80046ba <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
          {
            frequency = HSE_VALUE;
 80046b4:	4b50      	ldr	r3, [pc, #320]	@ (80047f8 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>)
 80046b6:	61fb      	str	r3, [r7, #28]
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
 80046b8:	e005      	b.n	80046c6 <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
            frequency = HSI_VALUE;
 80046ba:	4b4e      	ldr	r3, [pc, #312]	@ (80047f4 <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 80046bc:	61fb      	str	r3, [r7, #28]
          break;
 80046be:	e002      	b.n	80046c6 <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 80046c0:	2300      	movs	r3, #0
 80046c2:	61fb      	str	r3, [r7, #28]
          break;
 80046c4:	bf00      	nop
        }
      }
      break;
 80046c6:	e08b      	b.n	80047e0 <HAL_RCCEx_GetPeriphCLKFreq+0x474>
    }
    case RCC_PERIPHCLK_I2S_APB2:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB2_SOURCE();
 80046c8:	4b49      	ldr	r3, [pc, #292]	@ (80047f0 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 80046ca:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80046ce:	f003 53c0 	and.w	r3, r3, #402653184	@ 0x18000000
 80046d2:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 80046da:	d06f      	beq.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x450>
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 80046e2:	d878      	bhi.n	80047d6 <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80046ea:	d03c      	beq.n	8004766 <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80046f2:	d870      	bhi.n	80047d6 <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d006      	beq.n	8004708 <HAL_RCCEx_GetPeriphCLKFreq+0x39c>
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004700:	d169      	bne.n	80047d6 <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SAPB2CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004702:	4b3e      	ldr	r3, [pc, #248]	@ (80047fc <HAL_RCCEx_GetPeriphCLKFreq+0x490>)
 8004704:	61fb      	str	r3, [r7, #28]
          break;
 8004706:	e069      	b.n	80047dc <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
        case RCC_I2SAPB2CLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004708:	4b39      	ldr	r3, [pc, #228]	@ (80047f0 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 800470a:	685b      	ldr	r3, [r3, #4]
 800470c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004710:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004714:	d109      	bne.n	800472a <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8004716:	4b36      	ldr	r3, [pc, #216]	@ (80047f0 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8004718:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800471c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004720:	4a35      	ldr	r2, [pc, #212]	@ (80047f8 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>)
 8004722:	fbb2 f3f3 	udiv	r3, r2, r3
 8004726:	61bb      	str	r3, [r7, #24]
 8004728:	e008      	b.n	800473c <HAL_RCCEx_GetPeriphCLKFreq+0x3d0>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 800472a:	4b31      	ldr	r3, [pc, #196]	@ (80047f0 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 800472c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004730:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004734:	4a2f      	ldr	r2, [pc, #188]	@ (80047f4 <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 8004736:	fbb2 f3f3 	udiv	r3, r2, r3
 800473a:	61bb      	str	r3, [r7, #24]
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800473c:	4b2c      	ldr	r3, [pc, #176]	@ (80047f0 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 800473e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004742:	099b      	lsrs	r3, r3, #6
 8004744:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004748:	69bb      	ldr	r3, [r7, #24]
 800474a:	fb02 f303 	mul.w	r3, r2, r3
 800474e:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8004750:	4b27      	ldr	r3, [pc, #156]	@ (80047f0 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8004752:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004756:	0f1b      	lsrs	r3, r3, #28
 8004758:	f003 0307 	and.w	r3, r3, #7
 800475c:	68ba      	ldr	r2, [r7, #8]
 800475e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004762:	61fb      	str	r3, [r7, #28]
          break;
 8004764:	e03a      	b.n	80047dc <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
        case RCC_I2SAPB2CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004766:	4b22      	ldr	r3, [pc, #136]	@ (80047f0 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8004768:	685b      	ldr	r3, [r3, #4]
 800476a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800476e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004772:	d108      	bne.n	8004786 <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004774:	4b1e      	ldr	r3, [pc, #120]	@ (80047f0 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8004776:	685b      	ldr	r3, [r3, #4]
 8004778:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800477c:	4a1e      	ldr	r2, [pc, #120]	@ (80047f8 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>)
 800477e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004782:	61bb      	str	r3, [r7, #24]
 8004784:	e007      	b.n	8004796 <HAL_RCCEx_GetPeriphCLKFreq+0x42a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004786:	4b1a      	ldr	r3, [pc, #104]	@ (80047f0 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8004788:	685b      	ldr	r3, [r3, #4]
 800478a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800478e:	4a19      	ldr	r2, [pc, #100]	@ (80047f4 <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 8004790:	fbb2 f3f3 	udiv	r3, r2, r3
 8004794:	61bb      	str	r3, [r7, #24]
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
 8004796:	4b16      	ldr	r3, [pc, #88]	@ (80047f0 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8004798:	685b      	ldr	r3, [r3, #4]
 800479a:	099b      	lsrs	r3, r3, #6
 800479c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80047a0:	69bb      	ldr	r3, [r7, #24]
 80047a2:	fb02 f303 	mul.w	r3, r2, r3
 80047a6:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
 80047a8:	4b11      	ldr	r3, [pc, #68]	@ (80047f0 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 80047aa:	685b      	ldr	r3, [r3, #4]
 80047ac:	0f1b      	lsrs	r3, r3, #28
 80047ae:	f003 0307 	and.w	r3, r3, #7
 80047b2:	68ba      	ldr	r2, [r7, #8]
 80047b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80047b8:	61fb      	str	r3, [r7, #28]
          break;
 80047ba:	e00f      	b.n	80047dc <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        }
        /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
        case RCC_I2SAPB2CLKSOURCE_PLLSRC:
        {
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80047bc:	4b0c      	ldr	r3, [pc, #48]	@ (80047f0 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 80047be:	685b      	ldr	r3, [r3, #4]
 80047c0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80047c4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80047c8:	d102      	bne.n	80047d0 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
          {
            frequency = HSE_VALUE;
 80047ca:	4b0b      	ldr	r3, [pc, #44]	@ (80047f8 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>)
 80047cc:	61fb      	str	r3, [r7, #28]
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
 80047ce:	e005      	b.n	80047dc <HAL_RCCEx_GetPeriphCLKFreq+0x470>
            frequency = HSI_VALUE;
 80047d0:	4b08      	ldr	r3, [pc, #32]	@ (80047f4 <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 80047d2:	61fb      	str	r3, [r7, #28]
          break;
 80047d4:	e002      	b.n	80047dc <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 80047d6:	2300      	movs	r3, #0
 80047d8:	61fb      	str	r3, [r7, #28]
          break;
 80047da:	bf00      	nop
        }
      }
      break;
 80047dc:	e000      	b.n	80047e0 <HAL_RCCEx_GetPeriphCLKFreq+0x474>
    }
    default:
    {
      break;
 80047de:	bf00      	nop
    }
  }
  return frequency;
 80047e0:	69fb      	ldr	r3, [r7, #28]
}
 80047e2:	4618      	mov	r0, r3
 80047e4:	3724      	adds	r7, #36	@ 0x24
 80047e6:	46bd      	mov	sp, r7
 80047e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ec:	4770      	bx	lr
 80047ee:	bf00      	nop
 80047f0:	40023800 	.word	0x40023800
 80047f4:	00f42400 	.word	0x00f42400
 80047f8:	007a1200 	.word	0x007a1200
 80047fc:	00bb8000 	.word	0x00bb8000

08004800 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004800:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004804:	b0ae      	sub	sp, #184	@ 0xb8
 8004806:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004808:	2300      	movs	r3, #0
 800480a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800480e:	2300      	movs	r3, #0
 8004810:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8004814:	2300      	movs	r3, #0
 8004816:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800481a:	2300      	movs	r3, #0
 800481c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8004820:	2300      	movs	r3, #0
 8004822:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004826:	4bcb      	ldr	r3, [pc, #812]	@ (8004b54 <HAL_RCC_GetSysClockFreq+0x354>)
 8004828:	689b      	ldr	r3, [r3, #8]
 800482a:	f003 030c 	and.w	r3, r3, #12
 800482e:	2b0c      	cmp	r3, #12
 8004830:	f200 8206 	bhi.w	8004c40 <HAL_RCC_GetSysClockFreq+0x440>
 8004834:	a201      	add	r2, pc, #4	@ (adr r2, 800483c <HAL_RCC_GetSysClockFreq+0x3c>)
 8004836:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800483a:	bf00      	nop
 800483c:	08004871 	.word	0x08004871
 8004840:	08004c41 	.word	0x08004c41
 8004844:	08004c41 	.word	0x08004c41
 8004848:	08004c41 	.word	0x08004c41
 800484c:	08004879 	.word	0x08004879
 8004850:	08004c41 	.word	0x08004c41
 8004854:	08004c41 	.word	0x08004c41
 8004858:	08004c41 	.word	0x08004c41
 800485c:	08004881 	.word	0x08004881
 8004860:	08004c41 	.word	0x08004c41
 8004864:	08004c41 	.word	0x08004c41
 8004868:	08004c41 	.word	0x08004c41
 800486c:	08004a71 	.word	0x08004a71
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004870:	4bb9      	ldr	r3, [pc, #740]	@ (8004b58 <HAL_RCC_GetSysClockFreq+0x358>)
 8004872:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004876:	e1e7      	b.n	8004c48 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004878:	4bb8      	ldr	r3, [pc, #736]	@ (8004b5c <HAL_RCC_GetSysClockFreq+0x35c>)
 800487a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800487e:	e1e3      	b.n	8004c48 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004880:	4bb4      	ldr	r3, [pc, #720]	@ (8004b54 <HAL_RCC_GetSysClockFreq+0x354>)
 8004882:	685b      	ldr	r3, [r3, #4]
 8004884:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004888:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800488c:	4bb1      	ldr	r3, [pc, #708]	@ (8004b54 <HAL_RCC_GetSysClockFreq+0x354>)
 800488e:	685b      	ldr	r3, [r3, #4]
 8004890:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004894:	2b00      	cmp	r3, #0
 8004896:	d071      	beq.n	800497c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004898:	4bae      	ldr	r3, [pc, #696]	@ (8004b54 <HAL_RCC_GetSysClockFreq+0x354>)
 800489a:	685b      	ldr	r3, [r3, #4]
 800489c:	099b      	lsrs	r3, r3, #6
 800489e:	2200      	movs	r2, #0
 80048a0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80048a4:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80048a8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80048ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048b0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80048b4:	2300      	movs	r3, #0
 80048b6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80048ba:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80048be:	4622      	mov	r2, r4
 80048c0:	462b      	mov	r3, r5
 80048c2:	f04f 0000 	mov.w	r0, #0
 80048c6:	f04f 0100 	mov.w	r1, #0
 80048ca:	0159      	lsls	r1, r3, #5
 80048cc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80048d0:	0150      	lsls	r0, r2, #5
 80048d2:	4602      	mov	r2, r0
 80048d4:	460b      	mov	r3, r1
 80048d6:	4621      	mov	r1, r4
 80048d8:	1a51      	subs	r1, r2, r1
 80048da:	6439      	str	r1, [r7, #64]	@ 0x40
 80048dc:	4629      	mov	r1, r5
 80048de:	eb63 0301 	sbc.w	r3, r3, r1
 80048e2:	647b      	str	r3, [r7, #68]	@ 0x44
 80048e4:	f04f 0200 	mov.w	r2, #0
 80048e8:	f04f 0300 	mov.w	r3, #0
 80048ec:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80048f0:	4649      	mov	r1, r9
 80048f2:	018b      	lsls	r3, r1, #6
 80048f4:	4641      	mov	r1, r8
 80048f6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80048fa:	4641      	mov	r1, r8
 80048fc:	018a      	lsls	r2, r1, #6
 80048fe:	4641      	mov	r1, r8
 8004900:	1a51      	subs	r1, r2, r1
 8004902:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004904:	4649      	mov	r1, r9
 8004906:	eb63 0301 	sbc.w	r3, r3, r1
 800490a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800490c:	f04f 0200 	mov.w	r2, #0
 8004910:	f04f 0300 	mov.w	r3, #0
 8004914:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8004918:	4649      	mov	r1, r9
 800491a:	00cb      	lsls	r3, r1, #3
 800491c:	4641      	mov	r1, r8
 800491e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004922:	4641      	mov	r1, r8
 8004924:	00ca      	lsls	r2, r1, #3
 8004926:	4610      	mov	r0, r2
 8004928:	4619      	mov	r1, r3
 800492a:	4603      	mov	r3, r0
 800492c:	4622      	mov	r2, r4
 800492e:	189b      	adds	r3, r3, r2
 8004930:	633b      	str	r3, [r7, #48]	@ 0x30
 8004932:	462b      	mov	r3, r5
 8004934:	460a      	mov	r2, r1
 8004936:	eb42 0303 	adc.w	r3, r2, r3
 800493a:	637b      	str	r3, [r7, #52]	@ 0x34
 800493c:	f04f 0200 	mov.w	r2, #0
 8004940:	f04f 0300 	mov.w	r3, #0
 8004944:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004948:	4629      	mov	r1, r5
 800494a:	024b      	lsls	r3, r1, #9
 800494c:	4621      	mov	r1, r4
 800494e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004952:	4621      	mov	r1, r4
 8004954:	024a      	lsls	r2, r1, #9
 8004956:	4610      	mov	r0, r2
 8004958:	4619      	mov	r1, r3
 800495a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800495e:	2200      	movs	r2, #0
 8004960:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004964:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004968:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800496c:	f7fb fca8 	bl	80002c0 <__aeabi_uldivmod>
 8004970:	4602      	mov	r2, r0
 8004972:	460b      	mov	r3, r1
 8004974:	4613      	mov	r3, r2
 8004976:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800497a:	e067      	b.n	8004a4c <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800497c:	4b75      	ldr	r3, [pc, #468]	@ (8004b54 <HAL_RCC_GetSysClockFreq+0x354>)
 800497e:	685b      	ldr	r3, [r3, #4]
 8004980:	099b      	lsrs	r3, r3, #6
 8004982:	2200      	movs	r2, #0
 8004984:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004988:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 800498c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004990:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004994:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004996:	2300      	movs	r3, #0
 8004998:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800499a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 800499e:	4622      	mov	r2, r4
 80049a0:	462b      	mov	r3, r5
 80049a2:	f04f 0000 	mov.w	r0, #0
 80049a6:	f04f 0100 	mov.w	r1, #0
 80049aa:	0159      	lsls	r1, r3, #5
 80049ac:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80049b0:	0150      	lsls	r0, r2, #5
 80049b2:	4602      	mov	r2, r0
 80049b4:	460b      	mov	r3, r1
 80049b6:	4621      	mov	r1, r4
 80049b8:	1a51      	subs	r1, r2, r1
 80049ba:	62b9      	str	r1, [r7, #40]	@ 0x28
 80049bc:	4629      	mov	r1, r5
 80049be:	eb63 0301 	sbc.w	r3, r3, r1
 80049c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80049c4:	f04f 0200 	mov.w	r2, #0
 80049c8:	f04f 0300 	mov.w	r3, #0
 80049cc:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80049d0:	4649      	mov	r1, r9
 80049d2:	018b      	lsls	r3, r1, #6
 80049d4:	4641      	mov	r1, r8
 80049d6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80049da:	4641      	mov	r1, r8
 80049dc:	018a      	lsls	r2, r1, #6
 80049de:	4641      	mov	r1, r8
 80049e0:	ebb2 0a01 	subs.w	sl, r2, r1
 80049e4:	4649      	mov	r1, r9
 80049e6:	eb63 0b01 	sbc.w	fp, r3, r1
 80049ea:	f04f 0200 	mov.w	r2, #0
 80049ee:	f04f 0300 	mov.w	r3, #0
 80049f2:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80049f6:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80049fa:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80049fe:	4692      	mov	sl, r2
 8004a00:	469b      	mov	fp, r3
 8004a02:	4623      	mov	r3, r4
 8004a04:	eb1a 0303 	adds.w	r3, sl, r3
 8004a08:	623b      	str	r3, [r7, #32]
 8004a0a:	462b      	mov	r3, r5
 8004a0c:	eb4b 0303 	adc.w	r3, fp, r3
 8004a10:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a12:	f04f 0200 	mov.w	r2, #0
 8004a16:	f04f 0300 	mov.w	r3, #0
 8004a1a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8004a1e:	4629      	mov	r1, r5
 8004a20:	028b      	lsls	r3, r1, #10
 8004a22:	4621      	mov	r1, r4
 8004a24:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004a28:	4621      	mov	r1, r4
 8004a2a:	028a      	lsls	r2, r1, #10
 8004a2c:	4610      	mov	r0, r2
 8004a2e:	4619      	mov	r1, r3
 8004a30:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004a34:	2200      	movs	r2, #0
 8004a36:	673b      	str	r3, [r7, #112]	@ 0x70
 8004a38:	677a      	str	r2, [r7, #116]	@ 0x74
 8004a3a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8004a3e:	f7fb fc3f 	bl	80002c0 <__aeabi_uldivmod>
 8004a42:	4602      	mov	r2, r0
 8004a44:	460b      	mov	r3, r1
 8004a46:	4613      	mov	r3, r2
 8004a48:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004a4c:	4b41      	ldr	r3, [pc, #260]	@ (8004b54 <HAL_RCC_GetSysClockFreq+0x354>)
 8004a4e:	685b      	ldr	r3, [r3, #4]
 8004a50:	0c1b      	lsrs	r3, r3, #16
 8004a52:	f003 0303 	and.w	r3, r3, #3
 8004a56:	3301      	adds	r3, #1
 8004a58:	005b      	lsls	r3, r3, #1
 8004a5a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8004a5e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004a62:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004a66:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a6a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004a6e:	e0eb      	b.n	8004c48 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004a70:	4b38      	ldr	r3, [pc, #224]	@ (8004b54 <HAL_RCC_GetSysClockFreq+0x354>)
 8004a72:	685b      	ldr	r3, [r3, #4]
 8004a74:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004a78:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004a7c:	4b35      	ldr	r3, [pc, #212]	@ (8004b54 <HAL_RCC_GetSysClockFreq+0x354>)
 8004a7e:	685b      	ldr	r3, [r3, #4]
 8004a80:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d06b      	beq.n	8004b60 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a88:	4b32      	ldr	r3, [pc, #200]	@ (8004b54 <HAL_RCC_GetSysClockFreq+0x354>)
 8004a8a:	685b      	ldr	r3, [r3, #4]
 8004a8c:	099b      	lsrs	r3, r3, #6
 8004a8e:	2200      	movs	r2, #0
 8004a90:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004a92:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004a94:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004a96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a9a:	663b      	str	r3, [r7, #96]	@ 0x60
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	667b      	str	r3, [r7, #100]	@ 0x64
 8004aa0:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8004aa4:	4622      	mov	r2, r4
 8004aa6:	462b      	mov	r3, r5
 8004aa8:	f04f 0000 	mov.w	r0, #0
 8004aac:	f04f 0100 	mov.w	r1, #0
 8004ab0:	0159      	lsls	r1, r3, #5
 8004ab2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004ab6:	0150      	lsls	r0, r2, #5
 8004ab8:	4602      	mov	r2, r0
 8004aba:	460b      	mov	r3, r1
 8004abc:	4621      	mov	r1, r4
 8004abe:	1a51      	subs	r1, r2, r1
 8004ac0:	61b9      	str	r1, [r7, #24]
 8004ac2:	4629      	mov	r1, r5
 8004ac4:	eb63 0301 	sbc.w	r3, r3, r1
 8004ac8:	61fb      	str	r3, [r7, #28]
 8004aca:	f04f 0200 	mov.w	r2, #0
 8004ace:	f04f 0300 	mov.w	r3, #0
 8004ad2:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8004ad6:	4659      	mov	r1, fp
 8004ad8:	018b      	lsls	r3, r1, #6
 8004ada:	4651      	mov	r1, sl
 8004adc:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004ae0:	4651      	mov	r1, sl
 8004ae2:	018a      	lsls	r2, r1, #6
 8004ae4:	4651      	mov	r1, sl
 8004ae6:	ebb2 0801 	subs.w	r8, r2, r1
 8004aea:	4659      	mov	r1, fp
 8004aec:	eb63 0901 	sbc.w	r9, r3, r1
 8004af0:	f04f 0200 	mov.w	r2, #0
 8004af4:	f04f 0300 	mov.w	r3, #0
 8004af8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004afc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004b00:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004b04:	4690      	mov	r8, r2
 8004b06:	4699      	mov	r9, r3
 8004b08:	4623      	mov	r3, r4
 8004b0a:	eb18 0303 	adds.w	r3, r8, r3
 8004b0e:	613b      	str	r3, [r7, #16]
 8004b10:	462b      	mov	r3, r5
 8004b12:	eb49 0303 	adc.w	r3, r9, r3
 8004b16:	617b      	str	r3, [r7, #20]
 8004b18:	f04f 0200 	mov.w	r2, #0
 8004b1c:	f04f 0300 	mov.w	r3, #0
 8004b20:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8004b24:	4629      	mov	r1, r5
 8004b26:	024b      	lsls	r3, r1, #9
 8004b28:	4621      	mov	r1, r4
 8004b2a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004b2e:	4621      	mov	r1, r4
 8004b30:	024a      	lsls	r2, r1, #9
 8004b32:	4610      	mov	r0, r2
 8004b34:	4619      	mov	r1, r3
 8004b36:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004b3e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8004b40:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004b44:	f7fb fbbc 	bl	80002c0 <__aeabi_uldivmod>
 8004b48:	4602      	mov	r2, r0
 8004b4a:	460b      	mov	r3, r1
 8004b4c:	4613      	mov	r3, r2
 8004b4e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004b52:	e065      	b.n	8004c20 <HAL_RCC_GetSysClockFreq+0x420>
 8004b54:	40023800 	.word	0x40023800
 8004b58:	00f42400 	.word	0x00f42400
 8004b5c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b60:	4b3d      	ldr	r3, [pc, #244]	@ (8004c58 <HAL_RCC_GetSysClockFreq+0x458>)
 8004b62:	685b      	ldr	r3, [r3, #4]
 8004b64:	099b      	lsrs	r3, r3, #6
 8004b66:	2200      	movs	r2, #0
 8004b68:	4618      	mov	r0, r3
 8004b6a:	4611      	mov	r1, r2
 8004b6c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004b70:	653b      	str	r3, [r7, #80]	@ 0x50
 8004b72:	2300      	movs	r3, #0
 8004b74:	657b      	str	r3, [r7, #84]	@ 0x54
 8004b76:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8004b7a:	4642      	mov	r2, r8
 8004b7c:	464b      	mov	r3, r9
 8004b7e:	f04f 0000 	mov.w	r0, #0
 8004b82:	f04f 0100 	mov.w	r1, #0
 8004b86:	0159      	lsls	r1, r3, #5
 8004b88:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b8c:	0150      	lsls	r0, r2, #5
 8004b8e:	4602      	mov	r2, r0
 8004b90:	460b      	mov	r3, r1
 8004b92:	4641      	mov	r1, r8
 8004b94:	1a51      	subs	r1, r2, r1
 8004b96:	60b9      	str	r1, [r7, #8]
 8004b98:	4649      	mov	r1, r9
 8004b9a:	eb63 0301 	sbc.w	r3, r3, r1
 8004b9e:	60fb      	str	r3, [r7, #12]
 8004ba0:	f04f 0200 	mov.w	r2, #0
 8004ba4:	f04f 0300 	mov.w	r3, #0
 8004ba8:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8004bac:	4659      	mov	r1, fp
 8004bae:	018b      	lsls	r3, r1, #6
 8004bb0:	4651      	mov	r1, sl
 8004bb2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004bb6:	4651      	mov	r1, sl
 8004bb8:	018a      	lsls	r2, r1, #6
 8004bba:	4651      	mov	r1, sl
 8004bbc:	1a54      	subs	r4, r2, r1
 8004bbe:	4659      	mov	r1, fp
 8004bc0:	eb63 0501 	sbc.w	r5, r3, r1
 8004bc4:	f04f 0200 	mov.w	r2, #0
 8004bc8:	f04f 0300 	mov.w	r3, #0
 8004bcc:	00eb      	lsls	r3, r5, #3
 8004bce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004bd2:	00e2      	lsls	r2, r4, #3
 8004bd4:	4614      	mov	r4, r2
 8004bd6:	461d      	mov	r5, r3
 8004bd8:	4643      	mov	r3, r8
 8004bda:	18e3      	adds	r3, r4, r3
 8004bdc:	603b      	str	r3, [r7, #0]
 8004bde:	464b      	mov	r3, r9
 8004be0:	eb45 0303 	adc.w	r3, r5, r3
 8004be4:	607b      	str	r3, [r7, #4]
 8004be6:	f04f 0200 	mov.w	r2, #0
 8004bea:	f04f 0300 	mov.w	r3, #0
 8004bee:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004bf2:	4629      	mov	r1, r5
 8004bf4:	028b      	lsls	r3, r1, #10
 8004bf6:	4621      	mov	r1, r4
 8004bf8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004bfc:	4621      	mov	r1, r4
 8004bfe:	028a      	lsls	r2, r1, #10
 8004c00:	4610      	mov	r0, r2
 8004c02:	4619      	mov	r1, r3
 8004c04:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004c08:	2200      	movs	r2, #0
 8004c0a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004c0c:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8004c0e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004c12:	f7fb fb55 	bl	80002c0 <__aeabi_uldivmod>
 8004c16:	4602      	mov	r2, r0
 8004c18:	460b      	mov	r3, r1
 8004c1a:	4613      	mov	r3, r2
 8004c1c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004c20:	4b0d      	ldr	r3, [pc, #52]	@ (8004c58 <HAL_RCC_GetSysClockFreq+0x458>)
 8004c22:	685b      	ldr	r3, [r3, #4]
 8004c24:	0f1b      	lsrs	r3, r3, #28
 8004c26:	f003 0307 	and.w	r3, r3, #7
 8004c2a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8004c2e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004c32:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004c36:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c3a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004c3e:	e003      	b.n	8004c48 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004c40:	4b06      	ldr	r3, [pc, #24]	@ (8004c5c <HAL_RCC_GetSysClockFreq+0x45c>)
 8004c42:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004c46:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004c48:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	37b8      	adds	r7, #184	@ 0xb8
 8004c50:	46bd      	mov	sp, r7
 8004c52:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004c56:	bf00      	nop
 8004c58:	40023800 	.word	0x40023800
 8004c5c:	00f42400 	.word	0x00f42400

08004c60 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b086      	sub	sp, #24
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d101      	bne.n	8004c72 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004c6e:	2301      	movs	r3, #1
 8004c70:	e28d      	b.n	800518e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f003 0301 	and.w	r3, r3, #1
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	f000 8083 	beq.w	8004d86 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004c80:	4b94      	ldr	r3, [pc, #592]	@ (8004ed4 <HAL_RCC_OscConfig+0x274>)
 8004c82:	689b      	ldr	r3, [r3, #8]
 8004c84:	f003 030c 	and.w	r3, r3, #12
 8004c88:	2b04      	cmp	r3, #4
 8004c8a:	d019      	beq.n	8004cc0 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004c8c:	4b91      	ldr	r3, [pc, #580]	@ (8004ed4 <HAL_RCC_OscConfig+0x274>)
 8004c8e:	689b      	ldr	r3, [r3, #8]
 8004c90:	f003 030c 	and.w	r3, r3, #12
        || \
 8004c94:	2b08      	cmp	r3, #8
 8004c96:	d106      	bne.n	8004ca6 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004c98:	4b8e      	ldr	r3, [pc, #568]	@ (8004ed4 <HAL_RCC_OscConfig+0x274>)
 8004c9a:	685b      	ldr	r3, [r3, #4]
 8004c9c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004ca0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004ca4:	d00c      	beq.n	8004cc0 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004ca6:	4b8b      	ldr	r3, [pc, #556]	@ (8004ed4 <HAL_RCC_OscConfig+0x274>)
 8004ca8:	689b      	ldr	r3, [r3, #8]
 8004caa:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004cae:	2b0c      	cmp	r3, #12
 8004cb0:	d112      	bne.n	8004cd8 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004cb2:	4b88      	ldr	r3, [pc, #544]	@ (8004ed4 <HAL_RCC_OscConfig+0x274>)
 8004cb4:	685b      	ldr	r3, [r3, #4]
 8004cb6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004cba:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004cbe:	d10b      	bne.n	8004cd8 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004cc0:	4b84      	ldr	r3, [pc, #528]	@ (8004ed4 <HAL_RCC_OscConfig+0x274>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d05b      	beq.n	8004d84 <HAL_RCC_OscConfig+0x124>
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	685b      	ldr	r3, [r3, #4]
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d157      	bne.n	8004d84 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004cd4:	2301      	movs	r3, #1
 8004cd6:	e25a      	b.n	800518e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	685b      	ldr	r3, [r3, #4]
 8004cdc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ce0:	d106      	bne.n	8004cf0 <HAL_RCC_OscConfig+0x90>
 8004ce2:	4b7c      	ldr	r3, [pc, #496]	@ (8004ed4 <HAL_RCC_OscConfig+0x274>)
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	4a7b      	ldr	r2, [pc, #492]	@ (8004ed4 <HAL_RCC_OscConfig+0x274>)
 8004ce8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004cec:	6013      	str	r3, [r2, #0]
 8004cee:	e01d      	b.n	8004d2c <HAL_RCC_OscConfig+0xcc>
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	685b      	ldr	r3, [r3, #4]
 8004cf4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004cf8:	d10c      	bne.n	8004d14 <HAL_RCC_OscConfig+0xb4>
 8004cfa:	4b76      	ldr	r3, [pc, #472]	@ (8004ed4 <HAL_RCC_OscConfig+0x274>)
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	4a75      	ldr	r2, [pc, #468]	@ (8004ed4 <HAL_RCC_OscConfig+0x274>)
 8004d00:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004d04:	6013      	str	r3, [r2, #0]
 8004d06:	4b73      	ldr	r3, [pc, #460]	@ (8004ed4 <HAL_RCC_OscConfig+0x274>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	4a72      	ldr	r2, [pc, #456]	@ (8004ed4 <HAL_RCC_OscConfig+0x274>)
 8004d0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d10:	6013      	str	r3, [r2, #0]
 8004d12:	e00b      	b.n	8004d2c <HAL_RCC_OscConfig+0xcc>
 8004d14:	4b6f      	ldr	r3, [pc, #444]	@ (8004ed4 <HAL_RCC_OscConfig+0x274>)
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4a6e      	ldr	r2, [pc, #440]	@ (8004ed4 <HAL_RCC_OscConfig+0x274>)
 8004d1a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d1e:	6013      	str	r3, [r2, #0]
 8004d20:	4b6c      	ldr	r3, [pc, #432]	@ (8004ed4 <HAL_RCC_OscConfig+0x274>)
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	4a6b      	ldr	r2, [pc, #428]	@ (8004ed4 <HAL_RCC_OscConfig+0x274>)
 8004d26:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004d2a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	685b      	ldr	r3, [r3, #4]
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d013      	beq.n	8004d5c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d34:	f7fc ffc6 	bl	8001cc4 <HAL_GetTick>
 8004d38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d3a:	e008      	b.n	8004d4e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d3c:	f7fc ffc2 	bl	8001cc4 <HAL_GetTick>
 8004d40:	4602      	mov	r2, r0
 8004d42:	693b      	ldr	r3, [r7, #16]
 8004d44:	1ad3      	subs	r3, r2, r3
 8004d46:	2b64      	cmp	r3, #100	@ 0x64
 8004d48:	d901      	bls.n	8004d4e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8004d4a:	2303      	movs	r3, #3
 8004d4c:	e21f      	b.n	800518e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d4e:	4b61      	ldr	r3, [pc, #388]	@ (8004ed4 <HAL_RCC_OscConfig+0x274>)
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d0f0      	beq.n	8004d3c <HAL_RCC_OscConfig+0xdc>
 8004d5a:	e014      	b.n	8004d86 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d5c:	f7fc ffb2 	bl	8001cc4 <HAL_GetTick>
 8004d60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d62:	e008      	b.n	8004d76 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d64:	f7fc ffae 	bl	8001cc4 <HAL_GetTick>
 8004d68:	4602      	mov	r2, r0
 8004d6a:	693b      	ldr	r3, [r7, #16]
 8004d6c:	1ad3      	subs	r3, r2, r3
 8004d6e:	2b64      	cmp	r3, #100	@ 0x64
 8004d70:	d901      	bls.n	8004d76 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8004d72:	2303      	movs	r3, #3
 8004d74:	e20b      	b.n	800518e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d76:	4b57      	ldr	r3, [pc, #348]	@ (8004ed4 <HAL_RCC_OscConfig+0x274>)
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d1f0      	bne.n	8004d64 <HAL_RCC_OscConfig+0x104>
 8004d82:	e000      	b.n	8004d86 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d84:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f003 0302 	and.w	r3, r3, #2
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d06f      	beq.n	8004e72 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004d92:	4b50      	ldr	r3, [pc, #320]	@ (8004ed4 <HAL_RCC_OscConfig+0x274>)
 8004d94:	689b      	ldr	r3, [r3, #8]
 8004d96:	f003 030c 	and.w	r3, r3, #12
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d017      	beq.n	8004dce <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004d9e:	4b4d      	ldr	r3, [pc, #308]	@ (8004ed4 <HAL_RCC_OscConfig+0x274>)
 8004da0:	689b      	ldr	r3, [r3, #8]
 8004da2:	f003 030c 	and.w	r3, r3, #12
        || \
 8004da6:	2b08      	cmp	r3, #8
 8004da8:	d105      	bne.n	8004db6 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004daa:	4b4a      	ldr	r3, [pc, #296]	@ (8004ed4 <HAL_RCC_OscConfig+0x274>)
 8004dac:	685b      	ldr	r3, [r3, #4]
 8004dae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d00b      	beq.n	8004dce <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004db6:	4b47      	ldr	r3, [pc, #284]	@ (8004ed4 <HAL_RCC_OscConfig+0x274>)
 8004db8:	689b      	ldr	r3, [r3, #8]
 8004dba:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004dbe:	2b0c      	cmp	r3, #12
 8004dc0:	d11c      	bne.n	8004dfc <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004dc2:	4b44      	ldr	r3, [pc, #272]	@ (8004ed4 <HAL_RCC_OscConfig+0x274>)
 8004dc4:	685b      	ldr	r3, [r3, #4]
 8004dc6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d116      	bne.n	8004dfc <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004dce:	4b41      	ldr	r3, [pc, #260]	@ (8004ed4 <HAL_RCC_OscConfig+0x274>)
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f003 0302 	and.w	r3, r3, #2
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d005      	beq.n	8004de6 <HAL_RCC_OscConfig+0x186>
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	68db      	ldr	r3, [r3, #12]
 8004dde:	2b01      	cmp	r3, #1
 8004de0:	d001      	beq.n	8004de6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004de2:	2301      	movs	r3, #1
 8004de4:	e1d3      	b.n	800518e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004de6:	4b3b      	ldr	r3, [pc, #236]	@ (8004ed4 <HAL_RCC_OscConfig+0x274>)
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	691b      	ldr	r3, [r3, #16]
 8004df2:	00db      	lsls	r3, r3, #3
 8004df4:	4937      	ldr	r1, [pc, #220]	@ (8004ed4 <HAL_RCC_OscConfig+0x274>)
 8004df6:	4313      	orrs	r3, r2
 8004df8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004dfa:	e03a      	b.n	8004e72 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	68db      	ldr	r3, [r3, #12]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d020      	beq.n	8004e46 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004e04:	4b34      	ldr	r3, [pc, #208]	@ (8004ed8 <HAL_RCC_OscConfig+0x278>)
 8004e06:	2201      	movs	r2, #1
 8004e08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e0a:	f7fc ff5b 	bl	8001cc4 <HAL_GetTick>
 8004e0e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e10:	e008      	b.n	8004e24 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e12:	f7fc ff57 	bl	8001cc4 <HAL_GetTick>
 8004e16:	4602      	mov	r2, r0
 8004e18:	693b      	ldr	r3, [r7, #16]
 8004e1a:	1ad3      	subs	r3, r2, r3
 8004e1c:	2b02      	cmp	r3, #2
 8004e1e:	d901      	bls.n	8004e24 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004e20:	2303      	movs	r3, #3
 8004e22:	e1b4      	b.n	800518e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e24:	4b2b      	ldr	r3, [pc, #172]	@ (8004ed4 <HAL_RCC_OscConfig+0x274>)
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f003 0302 	and.w	r3, r3, #2
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d0f0      	beq.n	8004e12 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e30:	4b28      	ldr	r3, [pc, #160]	@ (8004ed4 <HAL_RCC_OscConfig+0x274>)
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	691b      	ldr	r3, [r3, #16]
 8004e3c:	00db      	lsls	r3, r3, #3
 8004e3e:	4925      	ldr	r1, [pc, #148]	@ (8004ed4 <HAL_RCC_OscConfig+0x274>)
 8004e40:	4313      	orrs	r3, r2
 8004e42:	600b      	str	r3, [r1, #0]
 8004e44:	e015      	b.n	8004e72 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004e46:	4b24      	ldr	r3, [pc, #144]	@ (8004ed8 <HAL_RCC_OscConfig+0x278>)
 8004e48:	2200      	movs	r2, #0
 8004e4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e4c:	f7fc ff3a 	bl	8001cc4 <HAL_GetTick>
 8004e50:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e52:	e008      	b.n	8004e66 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e54:	f7fc ff36 	bl	8001cc4 <HAL_GetTick>
 8004e58:	4602      	mov	r2, r0
 8004e5a:	693b      	ldr	r3, [r7, #16]
 8004e5c:	1ad3      	subs	r3, r2, r3
 8004e5e:	2b02      	cmp	r3, #2
 8004e60:	d901      	bls.n	8004e66 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004e62:	2303      	movs	r3, #3
 8004e64:	e193      	b.n	800518e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e66:	4b1b      	ldr	r3, [pc, #108]	@ (8004ed4 <HAL_RCC_OscConfig+0x274>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f003 0302 	and.w	r3, r3, #2
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d1f0      	bne.n	8004e54 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f003 0308 	and.w	r3, r3, #8
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d036      	beq.n	8004eec <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	695b      	ldr	r3, [r3, #20]
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d016      	beq.n	8004eb4 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004e86:	4b15      	ldr	r3, [pc, #84]	@ (8004edc <HAL_RCC_OscConfig+0x27c>)
 8004e88:	2201      	movs	r2, #1
 8004e8a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e8c:	f7fc ff1a 	bl	8001cc4 <HAL_GetTick>
 8004e90:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e92:	e008      	b.n	8004ea6 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e94:	f7fc ff16 	bl	8001cc4 <HAL_GetTick>
 8004e98:	4602      	mov	r2, r0
 8004e9a:	693b      	ldr	r3, [r7, #16]
 8004e9c:	1ad3      	subs	r3, r2, r3
 8004e9e:	2b02      	cmp	r3, #2
 8004ea0:	d901      	bls.n	8004ea6 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8004ea2:	2303      	movs	r3, #3
 8004ea4:	e173      	b.n	800518e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ea6:	4b0b      	ldr	r3, [pc, #44]	@ (8004ed4 <HAL_RCC_OscConfig+0x274>)
 8004ea8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004eaa:	f003 0302 	and.w	r3, r3, #2
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d0f0      	beq.n	8004e94 <HAL_RCC_OscConfig+0x234>
 8004eb2:	e01b      	b.n	8004eec <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004eb4:	4b09      	ldr	r3, [pc, #36]	@ (8004edc <HAL_RCC_OscConfig+0x27c>)
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004eba:	f7fc ff03 	bl	8001cc4 <HAL_GetTick>
 8004ebe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ec0:	e00e      	b.n	8004ee0 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ec2:	f7fc feff 	bl	8001cc4 <HAL_GetTick>
 8004ec6:	4602      	mov	r2, r0
 8004ec8:	693b      	ldr	r3, [r7, #16]
 8004eca:	1ad3      	subs	r3, r2, r3
 8004ecc:	2b02      	cmp	r3, #2
 8004ece:	d907      	bls.n	8004ee0 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004ed0:	2303      	movs	r3, #3
 8004ed2:	e15c      	b.n	800518e <HAL_RCC_OscConfig+0x52e>
 8004ed4:	40023800 	.word	0x40023800
 8004ed8:	42470000 	.word	0x42470000
 8004edc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ee0:	4b8a      	ldr	r3, [pc, #552]	@ (800510c <HAL_RCC_OscConfig+0x4ac>)
 8004ee2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ee4:	f003 0302 	and.w	r3, r3, #2
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d1ea      	bne.n	8004ec2 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f003 0304 	and.w	r3, r3, #4
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	f000 8097 	beq.w	8005028 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004efa:	2300      	movs	r3, #0
 8004efc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004efe:	4b83      	ldr	r3, [pc, #524]	@ (800510c <HAL_RCC_OscConfig+0x4ac>)
 8004f00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d10f      	bne.n	8004f2a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	60bb      	str	r3, [r7, #8]
 8004f0e:	4b7f      	ldr	r3, [pc, #508]	@ (800510c <HAL_RCC_OscConfig+0x4ac>)
 8004f10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f12:	4a7e      	ldr	r2, [pc, #504]	@ (800510c <HAL_RCC_OscConfig+0x4ac>)
 8004f14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f18:	6413      	str	r3, [r2, #64]	@ 0x40
 8004f1a:	4b7c      	ldr	r3, [pc, #496]	@ (800510c <HAL_RCC_OscConfig+0x4ac>)
 8004f1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f22:	60bb      	str	r3, [r7, #8]
 8004f24:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f26:	2301      	movs	r3, #1
 8004f28:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f2a:	4b79      	ldr	r3, [pc, #484]	@ (8005110 <HAL_RCC_OscConfig+0x4b0>)
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d118      	bne.n	8004f68 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004f36:	4b76      	ldr	r3, [pc, #472]	@ (8005110 <HAL_RCC_OscConfig+0x4b0>)
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	4a75      	ldr	r2, [pc, #468]	@ (8005110 <HAL_RCC_OscConfig+0x4b0>)
 8004f3c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f40:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f42:	f7fc febf 	bl	8001cc4 <HAL_GetTick>
 8004f46:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f48:	e008      	b.n	8004f5c <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f4a:	f7fc febb 	bl	8001cc4 <HAL_GetTick>
 8004f4e:	4602      	mov	r2, r0
 8004f50:	693b      	ldr	r3, [r7, #16]
 8004f52:	1ad3      	subs	r3, r2, r3
 8004f54:	2b02      	cmp	r3, #2
 8004f56:	d901      	bls.n	8004f5c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004f58:	2303      	movs	r3, #3
 8004f5a:	e118      	b.n	800518e <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f5c:	4b6c      	ldr	r3, [pc, #432]	@ (8005110 <HAL_RCC_OscConfig+0x4b0>)
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d0f0      	beq.n	8004f4a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	689b      	ldr	r3, [r3, #8]
 8004f6c:	2b01      	cmp	r3, #1
 8004f6e:	d106      	bne.n	8004f7e <HAL_RCC_OscConfig+0x31e>
 8004f70:	4b66      	ldr	r3, [pc, #408]	@ (800510c <HAL_RCC_OscConfig+0x4ac>)
 8004f72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f74:	4a65      	ldr	r2, [pc, #404]	@ (800510c <HAL_RCC_OscConfig+0x4ac>)
 8004f76:	f043 0301 	orr.w	r3, r3, #1
 8004f7a:	6713      	str	r3, [r2, #112]	@ 0x70
 8004f7c:	e01c      	b.n	8004fb8 <HAL_RCC_OscConfig+0x358>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	689b      	ldr	r3, [r3, #8]
 8004f82:	2b05      	cmp	r3, #5
 8004f84:	d10c      	bne.n	8004fa0 <HAL_RCC_OscConfig+0x340>
 8004f86:	4b61      	ldr	r3, [pc, #388]	@ (800510c <HAL_RCC_OscConfig+0x4ac>)
 8004f88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f8a:	4a60      	ldr	r2, [pc, #384]	@ (800510c <HAL_RCC_OscConfig+0x4ac>)
 8004f8c:	f043 0304 	orr.w	r3, r3, #4
 8004f90:	6713      	str	r3, [r2, #112]	@ 0x70
 8004f92:	4b5e      	ldr	r3, [pc, #376]	@ (800510c <HAL_RCC_OscConfig+0x4ac>)
 8004f94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f96:	4a5d      	ldr	r2, [pc, #372]	@ (800510c <HAL_RCC_OscConfig+0x4ac>)
 8004f98:	f043 0301 	orr.w	r3, r3, #1
 8004f9c:	6713      	str	r3, [r2, #112]	@ 0x70
 8004f9e:	e00b      	b.n	8004fb8 <HAL_RCC_OscConfig+0x358>
 8004fa0:	4b5a      	ldr	r3, [pc, #360]	@ (800510c <HAL_RCC_OscConfig+0x4ac>)
 8004fa2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fa4:	4a59      	ldr	r2, [pc, #356]	@ (800510c <HAL_RCC_OscConfig+0x4ac>)
 8004fa6:	f023 0301 	bic.w	r3, r3, #1
 8004faa:	6713      	str	r3, [r2, #112]	@ 0x70
 8004fac:	4b57      	ldr	r3, [pc, #348]	@ (800510c <HAL_RCC_OscConfig+0x4ac>)
 8004fae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fb0:	4a56      	ldr	r2, [pc, #344]	@ (800510c <HAL_RCC_OscConfig+0x4ac>)
 8004fb2:	f023 0304 	bic.w	r3, r3, #4
 8004fb6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	689b      	ldr	r3, [r3, #8]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d015      	beq.n	8004fec <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fc0:	f7fc fe80 	bl	8001cc4 <HAL_GetTick>
 8004fc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004fc6:	e00a      	b.n	8004fde <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004fc8:	f7fc fe7c 	bl	8001cc4 <HAL_GetTick>
 8004fcc:	4602      	mov	r2, r0
 8004fce:	693b      	ldr	r3, [r7, #16]
 8004fd0:	1ad3      	subs	r3, r2, r3
 8004fd2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d901      	bls.n	8004fde <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8004fda:	2303      	movs	r3, #3
 8004fdc:	e0d7      	b.n	800518e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004fde:	4b4b      	ldr	r3, [pc, #300]	@ (800510c <HAL_RCC_OscConfig+0x4ac>)
 8004fe0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fe2:	f003 0302 	and.w	r3, r3, #2
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d0ee      	beq.n	8004fc8 <HAL_RCC_OscConfig+0x368>
 8004fea:	e014      	b.n	8005016 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fec:	f7fc fe6a 	bl	8001cc4 <HAL_GetTick>
 8004ff0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ff2:	e00a      	b.n	800500a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ff4:	f7fc fe66 	bl	8001cc4 <HAL_GetTick>
 8004ff8:	4602      	mov	r2, r0
 8004ffa:	693b      	ldr	r3, [r7, #16]
 8004ffc:	1ad3      	subs	r3, r2, r3
 8004ffe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005002:	4293      	cmp	r3, r2
 8005004:	d901      	bls.n	800500a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8005006:	2303      	movs	r3, #3
 8005008:	e0c1      	b.n	800518e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800500a:	4b40      	ldr	r3, [pc, #256]	@ (800510c <HAL_RCC_OscConfig+0x4ac>)
 800500c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800500e:	f003 0302 	and.w	r3, r3, #2
 8005012:	2b00      	cmp	r3, #0
 8005014:	d1ee      	bne.n	8004ff4 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005016:	7dfb      	ldrb	r3, [r7, #23]
 8005018:	2b01      	cmp	r3, #1
 800501a:	d105      	bne.n	8005028 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800501c:	4b3b      	ldr	r3, [pc, #236]	@ (800510c <HAL_RCC_OscConfig+0x4ac>)
 800501e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005020:	4a3a      	ldr	r2, [pc, #232]	@ (800510c <HAL_RCC_OscConfig+0x4ac>)
 8005022:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005026:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	699b      	ldr	r3, [r3, #24]
 800502c:	2b00      	cmp	r3, #0
 800502e:	f000 80ad 	beq.w	800518c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005032:	4b36      	ldr	r3, [pc, #216]	@ (800510c <HAL_RCC_OscConfig+0x4ac>)
 8005034:	689b      	ldr	r3, [r3, #8]
 8005036:	f003 030c 	and.w	r3, r3, #12
 800503a:	2b08      	cmp	r3, #8
 800503c:	d060      	beq.n	8005100 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	699b      	ldr	r3, [r3, #24]
 8005042:	2b02      	cmp	r3, #2
 8005044:	d145      	bne.n	80050d2 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005046:	4b33      	ldr	r3, [pc, #204]	@ (8005114 <HAL_RCC_OscConfig+0x4b4>)
 8005048:	2200      	movs	r2, #0
 800504a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800504c:	f7fc fe3a 	bl	8001cc4 <HAL_GetTick>
 8005050:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005052:	e008      	b.n	8005066 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005054:	f7fc fe36 	bl	8001cc4 <HAL_GetTick>
 8005058:	4602      	mov	r2, r0
 800505a:	693b      	ldr	r3, [r7, #16]
 800505c:	1ad3      	subs	r3, r2, r3
 800505e:	2b02      	cmp	r3, #2
 8005060:	d901      	bls.n	8005066 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8005062:	2303      	movs	r3, #3
 8005064:	e093      	b.n	800518e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005066:	4b29      	ldr	r3, [pc, #164]	@ (800510c <HAL_RCC_OscConfig+0x4ac>)
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800506e:	2b00      	cmp	r3, #0
 8005070:	d1f0      	bne.n	8005054 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	69da      	ldr	r2, [r3, #28]
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	6a1b      	ldr	r3, [r3, #32]
 800507a:	431a      	orrs	r2, r3
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005080:	019b      	lsls	r3, r3, #6
 8005082:	431a      	orrs	r2, r3
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005088:	085b      	lsrs	r3, r3, #1
 800508a:	3b01      	subs	r3, #1
 800508c:	041b      	lsls	r3, r3, #16
 800508e:	431a      	orrs	r2, r3
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005094:	061b      	lsls	r3, r3, #24
 8005096:	431a      	orrs	r2, r3
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800509c:	071b      	lsls	r3, r3, #28
 800509e:	491b      	ldr	r1, [pc, #108]	@ (800510c <HAL_RCC_OscConfig+0x4ac>)
 80050a0:	4313      	orrs	r3, r2
 80050a2:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80050a4:	4b1b      	ldr	r3, [pc, #108]	@ (8005114 <HAL_RCC_OscConfig+0x4b4>)
 80050a6:	2201      	movs	r2, #1
 80050a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050aa:	f7fc fe0b 	bl	8001cc4 <HAL_GetTick>
 80050ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80050b0:	e008      	b.n	80050c4 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050b2:	f7fc fe07 	bl	8001cc4 <HAL_GetTick>
 80050b6:	4602      	mov	r2, r0
 80050b8:	693b      	ldr	r3, [r7, #16]
 80050ba:	1ad3      	subs	r3, r2, r3
 80050bc:	2b02      	cmp	r3, #2
 80050be:	d901      	bls.n	80050c4 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80050c0:	2303      	movs	r3, #3
 80050c2:	e064      	b.n	800518e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80050c4:	4b11      	ldr	r3, [pc, #68]	@ (800510c <HAL_RCC_OscConfig+0x4ac>)
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d0f0      	beq.n	80050b2 <HAL_RCC_OscConfig+0x452>
 80050d0:	e05c      	b.n	800518c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80050d2:	4b10      	ldr	r3, [pc, #64]	@ (8005114 <HAL_RCC_OscConfig+0x4b4>)
 80050d4:	2200      	movs	r2, #0
 80050d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050d8:	f7fc fdf4 	bl	8001cc4 <HAL_GetTick>
 80050dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80050de:	e008      	b.n	80050f2 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050e0:	f7fc fdf0 	bl	8001cc4 <HAL_GetTick>
 80050e4:	4602      	mov	r2, r0
 80050e6:	693b      	ldr	r3, [r7, #16]
 80050e8:	1ad3      	subs	r3, r2, r3
 80050ea:	2b02      	cmp	r3, #2
 80050ec:	d901      	bls.n	80050f2 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80050ee:	2303      	movs	r3, #3
 80050f0:	e04d      	b.n	800518e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80050f2:	4b06      	ldr	r3, [pc, #24]	@ (800510c <HAL_RCC_OscConfig+0x4ac>)
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d1f0      	bne.n	80050e0 <HAL_RCC_OscConfig+0x480>
 80050fe:	e045      	b.n	800518c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	699b      	ldr	r3, [r3, #24]
 8005104:	2b01      	cmp	r3, #1
 8005106:	d107      	bne.n	8005118 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8005108:	2301      	movs	r3, #1
 800510a:	e040      	b.n	800518e <HAL_RCC_OscConfig+0x52e>
 800510c:	40023800 	.word	0x40023800
 8005110:	40007000 	.word	0x40007000
 8005114:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005118:	4b1f      	ldr	r3, [pc, #124]	@ (8005198 <HAL_RCC_OscConfig+0x538>)
 800511a:	685b      	ldr	r3, [r3, #4]
 800511c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	699b      	ldr	r3, [r3, #24]
 8005122:	2b01      	cmp	r3, #1
 8005124:	d030      	beq.n	8005188 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005130:	429a      	cmp	r2, r3
 8005132:	d129      	bne.n	8005188 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800513e:	429a      	cmp	r2, r3
 8005140:	d122      	bne.n	8005188 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005142:	68fa      	ldr	r2, [r7, #12]
 8005144:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005148:	4013      	ands	r3, r2
 800514a:	687a      	ldr	r2, [r7, #4]
 800514c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800514e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005150:	4293      	cmp	r3, r2
 8005152:	d119      	bne.n	8005188 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800515e:	085b      	lsrs	r3, r3, #1
 8005160:	3b01      	subs	r3, #1
 8005162:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005164:	429a      	cmp	r2, r3
 8005166:	d10f      	bne.n	8005188 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005172:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005174:	429a      	cmp	r2, r3
 8005176:	d107      	bne.n	8005188 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005182:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005184:	429a      	cmp	r2, r3
 8005186:	d001      	beq.n	800518c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005188:	2301      	movs	r3, #1
 800518a:	e000      	b.n	800518e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800518c:	2300      	movs	r3, #0
}
 800518e:	4618      	mov	r0, r3
 8005190:	3718      	adds	r7, #24
 8005192:	46bd      	mov	sp, r7
 8005194:	bd80      	pop	{r7, pc}
 8005196:	bf00      	nop
 8005198:	40023800 	.word	0x40023800

0800519c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b082      	sub	sp, #8
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d101      	bne.n	80051ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80051aa:	2301      	movs	r3, #1
 80051ac:	e041      	b.n	8005232 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051b4:	b2db      	uxtb	r3, r3
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d106      	bne.n	80051c8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	2200      	movs	r2, #0
 80051be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80051c2:	6878      	ldr	r0, [r7, #4]
 80051c4:	f000 f839 	bl	800523a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2202      	movs	r2, #2
 80051cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681a      	ldr	r2, [r3, #0]
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	3304      	adds	r3, #4
 80051d8:	4619      	mov	r1, r3
 80051da:	4610      	mov	r0, r2
 80051dc:	f000 faf4 	bl	80057c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2201      	movs	r2, #1
 80051e4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2201      	movs	r2, #1
 80051ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2201      	movs	r2, #1
 80051f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2201      	movs	r2, #1
 80051fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2201      	movs	r2, #1
 8005204:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2201      	movs	r2, #1
 800520c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2201      	movs	r2, #1
 8005214:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2201      	movs	r2, #1
 800521c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2201      	movs	r2, #1
 8005224:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2201      	movs	r2, #1
 800522c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005230:	2300      	movs	r3, #0
}
 8005232:	4618      	mov	r0, r3
 8005234:	3708      	adds	r7, #8
 8005236:	46bd      	mov	sp, r7
 8005238:	bd80      	pop	{r7, pc}

0800523a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800523a:	b480      	push	{r7}
 800523c:	b083      	sub	sp, #12
 800523e:	af00      	add	r7, sp, #0
 8005240:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005242:	bf00      	nop
 8005244:	370c      	adds	r7, #12
 8005246:	46bd      	mov	sp, r7
 8005248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524c:	4770      	bx	lr
	...

08005250 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005250:	b480      	push	{r7}
 8005252:	b085      	sub	sp, #20
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800525e:	b2db      	uxtb	r3, r3
 8005260:	2b01      	cmp	r3, #1
 8005262:	d001      	beq.n	8005268 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005264:	2301      	movs	r3, #1
 8005266:	e04e      	b.n	8005306 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2202      	movs	r2, #2
 800526c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	68da      	ldr	r2, [r3, #12]
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f042 0201 	orr.w	r2, r2, #1
 800527e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	4a23      	ldr	r2, [pc, #140]	@ (8005314 <HAL_TIM_Base_Start_IT+0xc4>)
 8005286:	4293      	cmp	r3, r2
 8005288:	d022      	beq.n	80052d0 <HAL_TIM_Base_Start_IT+0x80>
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005292:	d01d      	beq.n	80052d0 <HAL_TIM_Base_Start_IT+0x80>
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	4a1f      	ldr	r2, [pc, #124]	@ (8005318 <HAL_TIM_Base_Start_IT+0xc8>)
 800529a:	4293      	cmp	r3, r2
 800529c:	d018      	beq.n	80052d0 <HAL_TIM_Base_Start_IT+0x80>
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	4a1e      	ldr	r2, [pc, #120]	@ (800531c <HAL_TIM_Base_Start_IT+0xcc>)
 80052a4:	4293      	cmp	r3, r2
 80052a6:	d013      	beq.n	80052d0 <HAL_TIM_Base_Start_IT+0x80>
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	4a1c      	ldr	r2, [pc, #112]	@ (8005320 <HAL_TIM_Base_Start_IT+0xd0>)
 80052ae:	4293      	cmp	r3, r2
 80052b0:	d00e      	beq.n	80052d0 <HAL_TIM_Base_Start_IT+0x80>
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	4a1b      	ldr	r2, [pc, #108]	@ (8005324 <HAL_TIM_Base_Start_IT+0xd4>)
 80052b8:	4293      	cmp	r3, r2
 80052ba:	d009      	beq.n	80052d0 <HAL_TIM_Base_Start_IT+0x80>
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	4a19      	ldr	r2, [pc, #100]	@ (8005328 <HAL_TIM_Base_Start_IT+0xd8>)
 80052c2:	4293      	cmp	r3, r2
 80052c4:	d004      	beq.n	80052d0 <HAL_TIM_Base_Start_IT+0x80>
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	4a18      	ldr	r2, [pc, #96]	@ (800532c <HAL_TIM_Base_Start_IT+0xdc>)
 80052cc:	4293      	cmp	r3, r2
 80052ce:	d111      	bne.n	80052f4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	689b      	ldr	r3, [r3, #8]
 80052d6:	f003 0307 	and.w	r3, r3, #7
 80052da:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	2b06      	cmp	r3, #6
 80052e0:	d010      	beq.n	8005304 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	681a      	ldr	r2, [r3, #0]
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f042 0201 	orr.w	r2, r2, #1
 80052f0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052f2:	e007      	b.n	8005304 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	681a      	ldr	r2, [r3, #0]
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f042 0201 	orr.w	r2, r2, #1
 8005302:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005304:	2300      	movs	r3, #0
}
 8005306:	4618      	mov	r0, r3
 8005308:	3714      	adds	r7, #20
 800530a:	46bd      	mov	sp, r7
 800530c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005310:	4770      	bx	lr
 8005312:	bf00      	nop
 8005314:	40010000 	.word	0x40010000
 8005318:	40000400 	.word	0x40000400
 800531c:	40000800 	.word	0x40000800
 8005320:	40000c00 	.word	0x40000c00
 8005324:	40010400 	.word	0x40010400
 8005328:	40014000 	.word	0x40014000
 800532c:	40001800 	.word	0x40001800

08005330 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005330:	b580      	push	{r7, lr}
 8005332:	b086      	sub	sp, #24
 8005334:	af00      	add	r7, sp, #0
 8005336:	6078      	str	r0, [r7, #4]
 8005338:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	2b00      	cmp	r3, #0
 800533e:	d101      	bne.n	8005344 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005340:	2301      	movs	r3, #1
 8005342:	e097      	b.n	8005474 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800534a:	b2db      	uxtb	r3, r3
 800534c:	2b00      	cmp	r3, #0
 800534e:	d106      	bne.n	800535e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2200      	movs	r2, #0
 8005354:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005358:	6878      	ldr	r0, [r7, #4]
 800535a:	f7fc f8ab 	bl	80014b4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2202      	movs	r2, #2
 8005362:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	689b      	ldr	r3, [r3, #8]
 800536c:	687a      	ldr	r2, [r7, #4]
 800536e:	6812      	ldr	r2, [r2, #0]
 8005370:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005374:	f023 0307 	bic.w	r3, r3, #7
 8005378:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681a      	ldr	r2, [r3, #0]
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	3304      	adds	r3, #4
 8005382:	4619      	mov	r1, r3
 8005384:	4610      	mov	r0, r2
 8005386:	f000 fa1f 	bl	80057c8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	689b      	ldr	r3, [r3, #8]
 8005390:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	699b      	ldr	r3, [r3, #24]
 8005398:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	6a1b      	ldr	r3, [r3, #32]
 80053a0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80053a2:	683b      	ldr	r3, [r7, #0]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	697a      	ldr	r2, [r7, #20]
 80053a8:	4313      	orrs	r3, r2
 80053aa:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80053ac:	693b      	ldr	r3, [r7, #16]
 80053ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80053b2:	f023 0303 	bic.w	r3, r3, #3
 80053b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80053b8:	683b      	ldr	r3, [r7, #0]
 80053ba:	689a      	ldr	r2, [r3, #8]
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	699b      	ldr	r3, [r3, #24]
 80053c0:	021b      	lsls	r3, r3, #8
 80053c2:	4313      	orrs	r3, r2
 80053c4:	693a      	ldr	r2, [r7, #16]
 80053c6:	4313      	orrs	r3, r2
 80053c8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80053ca:	693b      	ldr	r3, [r7, #16]
 80053cc:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80053d0:	f023 030c 	bic.w	r3, r3, #12
 80053d4:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80053d6:	693b      	ldr	r3, [r7, #16]
 80053d8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80053dc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80053e0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80053e2:	683b      	ldr	r3, [r7, #0]
 80053e4:	68da      	ldr	r2, [r3, #12]
 80053e6:	683b      	ldr	r3, [r7, #0]
 80053e8:	69db      	ldr	r3, [r3, #28]
 80053ea:	021b      	lsls	r3, r3, #8
 80053ec:	4313      	orrs	r3, r2
 80053ee:	693a      	ldr	r2, [r7, #16]
 80053f0:	4313      	orrs	r3, r2
 80053f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80053f4:	683b      	ldr	r3, [r7, #0]
 80053f6:	691b      	ldr	r3, [r3, #16]
 80053f8:	011a      	lsls	r2, r3, #4
 80053fa:	683b      	ldr	r3, [r7, #0]
 80053fc:	6a1b      	ldr	r3, [r3, #32]
 80053fe:	031b      	lsls	r3, r3, #12
 8005400:	4313      	orrs	r3, r2
 8005402:	693a      	ldr	r2, [r7, #16]
 8005404:	4313      	orrs	r3, r2
 8005406:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800540e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8005416:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	685a      	ldr	r2, [r3, #4]
 800541c:	683b      	ldr	r3, [r7, #0]
 800541e:	695b      	ldr	r3, [r3, #20]
 8005420:	011b      	lsls	r3, r3, #4
 8005422:	4313      	orrs	r3, r2
 8005424:	68fa      	ldr	r2, [r7, #12]
 8005426:	4313      	orrs	r3, r2
 8005428:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	697a      	ldr	r2, [r7, #20]
 8005430:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	693a      	ldr	r2, [r7, #16]
 8005438:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	68fa      	ldr	r2, [r7, #12]
 8005440:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	2201      	movs	r2, #1
 8005446:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	2201      	movs	r2, #1
 800544e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2201      	movs	r2, #1
 8005456:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	2201      	movs	r2, #1
 800545e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	2201      	movs	r2, #1
 8005466:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	2201      	movs	r2, #1
 800546e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005472:	2300      	movs	r3, #0
}
 8005474:	4618      	mov	r0, r3
 8005476:	3718      	adds	r7, #24
 8005478:	46bd      	mov	sp, r7
 800547a:	bd80      	pop	{r7, pc}

0800547c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800547c:	b580      	push	{r7, lr}
 800547e:	b084      	sub	sp, #16
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
 8005484:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800548c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005494:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800549c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80054a4:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80054a6:	683b      	ldr	r3, [r7, #0]
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d110      	bne.n	80054ce <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80054ac:	7bfb      	ldrb	r3, [r7, #15]
 80054ae:	2b01      	cmp	r3, #1
 80054b0:	d102      	bne.n	80054b8 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80054b2:	7b7b      	ldrb	r3, [r7, #13]
 80054b4:	2b01      	cmp	r3, #1
 80054b6:	d001      	beq.n	80054bc <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80054b8:	2301      	movs	r3, #1
 80054ba:	e069      	b.n	8005590 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2202      	movs	r2, #2
 80054c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	2202      	movs	r2, #2
 80054c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80054cc:	e031      	b.n	8005532 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	2b04      	cmp	r3, #4
 80054d2:	d110      	bne.n	80054f6 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80054d4:	7bbb      	ldrb	r3, [r7, #14]
 80054d6:	2b01      	cmp	r3, #1
 80054d8:	d102      	bne.n	80054e0 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80054da:	7b3b      	ldrb	r3, [r7, #12]
 80054dc:	2b01      	cmp	r3, #1
 80054de:	d001      	beq.n	80054e4 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80054e0:	2301      	movs	r3, #1
 80054e2:	e055      	b.n	8005590 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2202      	movs	r2, #2
 80054e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2202      	movs	r2, #2
 80054f0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80054f4:	e01d      	b.n	8005532 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80054f6:	7bfb      	ldrb	r3, [r7, #15]
 80054f8:	2b01      	cmp	r3, #1
 80054fa:	d108      	bne.n	800550e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80054fc:	7bbb      	ldrb	r3, [r7, #14]
 80054fe:	2b01      	cmp	r3, #1
 8005500:	d105      	bne.n	800550e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005502:	7b7b      	ldrb	r3, [r7, #13]
 8005504:	2b01      	cmp	r3, #1
 8005506:	d102      	bne.n	800550e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005508:	7b3b      	ldrb	r3, [r7, #12]
 800550a:	2b01      	cmp	r3, #1
 800550c:	d001      	beq.n	8005512 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800550e:	2301      	movs	r3, #1
 8005510:	e03e      	b.n	8005590 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	2202      	movs	r2, #2
 8005516:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	2202      	movs	r2, #2
 800551e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	2202      	movs	r2, #2
 8005526:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2202      	movs	r2, #2
 800552e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8005532:	683b      	ldr	r3, [r7, #0]
 8005534:	2b00      	cmp	r3, #0
 8005536:	d003      	beq.n	8005540 <HAL_TIM_Encoder_Start+0xc4>
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	2b04      	cmp	r3, #4
 800553c:	d008      	beq.n	8005550 <HAL_TIM_Encoder_Start+0xd4>
 800553e:	e00f      	b.n	8005560 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	2201      	movs	r2, #1
 8005546:	2100      	movs	r1, #0
 8005548:	4618      	mov	r0, r3
 800554a:	f000 f9e3 	bl	8005914 <TIM_CCxChannelCmd>
      break;
 800554e:	e016      	b.n	800557e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	2201      	movs	r2, #1
 8005556:	2104      	movs	r1, #4
 8005558:	4618      	mov	r0, r3
 800555a:	f000 f9db 	bl	8005914 <TIM_CCxChannelCmd>
      break;
 800555e:	e00e      	b.n	800557e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	2201      	movs	r2, #1
 8005566:	2100      	movs	r1, #0
 8005568:	4618      	mov	r0, r3
 800556a:	f000 f9d3 	bl	8005914 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	2201      	movs	r2, #1
 8005574:	2104      	movs	r1, #4
 8005576:	4618      	mov	r0, r3
 8005578:	f000 f9cc 	bl	8005914 <TIM_CCxChannelCmd>
      break;
 800557c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	681a      	ldr	r2, [r3, #0]
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f042 0201 	orr.w	r2, r2, #1
 800558c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800558e:	2300      	movs	r3, #0
}
 8005590:	4618      	mov	r0, r3
 8005592:	3710      	adds	r7, #16
 8005594:	46bd      	mov	sp, r7
 8005596:	bd80      	pop	{r7, pc}

08005598 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005598:	b580      	push	{r7, lr}
 800559a:	b084      	sub	sp, #16
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	68db      	ldr	r3, [r3, #12]
 80055a6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	691b      	ldr	r3, [r3, #16]
 80055ae:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80055b0:	68bb      	ldr	r3, [r7, #8]
 80055b2:	f003 0302 	and.w	r3, r3, #2
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d020      	beq.n	80055fc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	f003 0302 	and.w	r3, r3, #2
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d01b      	beq.n	80055fc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f06f 0202 	mvn.w	r2, #2
 80055cc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2201      	movs	r2, #1
 80055d2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	699b      	ldr	r3, [r3, #24]
 80055da:	f003 0303 	and.w	r3, r3, #3
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d003      	beq.n	80055ea <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80055e2:	6878      	ldr	r0, [r7, #4]
 80055e4:	f000 f8d2 	bl	800578c <HAL_TIM_IC_CaptureCallback>
 80055e8:	e005      	b.n	80055f6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80055ea:	6878      	ldr	r0, [r7, #4]
 80055ec:	f000 f8c4 	bl	8005778 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055f0:	6878      	ldr	r0, [r7, #4]
 80055f2:	f000 f8d5 	bl	80057a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	2200      	movs	r2, #0
 80055fa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80055fc:	68bb      	ldr	r3, [r7, #8]
 80055fe:	f003 0304 	and.w	r3, r3, #4
 8005602:	2b00      	cmp	r3, #0
 8005604:	d020      	beq.n	8005648 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	f003 0304 	and.w	r3, r3, #4
 800560c:	2b00      	cmp	r3, #0
 800560e:	d01b      	beq.n	8005648 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f06f 0204 	mvn.w	r2, #4
 8005618:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	2202      	movs	r2, #2
 800561e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	699b      	ldr	r3, [r3, #24]
 8005626:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800562a:	2b00      	cmp	r3, #0
 800562c:	d003      	beq.n	8005636 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800562e:	6878      	ldr	r0, [r7, #4]
 8005630:	f000 f8ac 	bl	800578c <HAL_TIM_IC_CaptureCallback>
 8005634:	e005      	b.n	8005642 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005636:	6878      	ldr	r0, [r7, #4]
 8005638:	f000 f89e 	bl	8005778 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800563c:	6878      	ldr	r0, [r7, #4]
 800563e:	f000 f8af 	bl	80057a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	2200      	movs	r2, #0
 8005646:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005648:	68bb      	ldr	r3, [r7, #8]
 800564a:	f003 0308 	and.w	r3, r3, #8
 800564e:	2b00      	cmp	r3, #0
 8005650:	d020      	beq.n	8005694 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	f003 0308 	and.w	r3, r3, #8
 8005658:	2b00      	cmp	r3, #0
 800565a:	d01b      	beq.n	8005694 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f06f 0208 	mvn.w	r2, #8
 8005664:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	2204      	movs	r2, #4
 800566a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	69db      	ldr	r3, [r3, #28]
 8005672:	f003 0303 	and.w	r3, r3, #3
 8005676:	2b00      	cmp	r3, #0
 8005678:	d003      	beq.n	8005682 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800567a:	6878      	ldr	r0, [r7, #4]
 800567c:	f000 f886 	bl	800578c <HAL_TIM_IC_CaptureCallback>
 8005680:	e005      	b.n	800568e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005682:	6878      	ldr	r0, [r7, #4]
 8005684:	f000 f878 	bl	8005778 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005688:	6878      	ldr	r0, [r7, #4]
 800568a:	f000 f889 	bl	80057a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	2200      	movs	r2, #0
 8005692:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005694:	68bb      	ldr	r3, [r7, #8]
 8005696:	f003 0310 	and.w	r3, r3, #16
 800569a:	2b00      	cmp	r3, #0
 800569c:	d020      	beq.n	80056e0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	f003 0310 	and.w	r3, r3, #16
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d01b      	beq.n	80056e0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f06f 0210 	mvn.w	r2, #16
 80056b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	2208      	movs	r2, #8
 80056b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	69db      	ldr	r3, [r3, #28]
 80056be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d003      	beq.n	80056ce <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80056c6:	6878      	ldr	r0, [r7, #4]
 80056c8:	f000 f860 	bl	800578c <HAL_TIM_IC_CaptureCallback>
 80056cc:	e005      	b.n	80056da <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80056ce:	6878      	ldr	r0, [r7, #4]
 80056d0:	f000 f852 	bl	8005778 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056d4:	6878      	ldr	r0, [r7, #4]
 80056d6:	f000 f863 	bl	80057a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	2200      	movs	r2, #0
 80056de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80056e0:	68bb      	ldr	r3, [r7, #8]
 80056e2:	f003 0301 	and.w	r3, r3, #1
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d00c      	beq.n	8005704 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	f003 0301 	and.w	r3, r3, #1
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d007      	beq.n	8005704 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f06f 0201 	mvn.w	r2, #1
 80056fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80056fe:	6878      	ldr	r0, [r7, #4]
 8005700:	f7fb fce8 	bl	80010d4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005704:	68bb      	ldr	r3, [r7, #8]
 8005706:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800570a:	2b00      	cmp	r3, #0
 800570c:	d00c      	beq.n	8005728 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005714:	2b00      	cmp	r3, #0
 8005716:	d007      	beq.n	8005728 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005720:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005722:	6878      	ldr	r0, [r7, #4]
 8005724:	f000 f9a2 	bl	8005a6c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005728:	68bb      	ldr	r3, [r7, #8]
 800572a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800572e:	2b00      	cmp	r3, #0
 8005730:	d00c      	beq.n	800574c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005738:	2b00      	cmp	r3, #0
 800573a:	d007      	beq.n	800574c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005744:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005746:	6878      	ldr	r0, [r7, #4]
 8005748:	f000 f834 	bl	80057b4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800574c:	68bb      	ldr	r3, [r7, #8]
 800574e:	f003 0320 	and.w	r3, r3, #32
 8005752:	2b00      	cmp	r3, #0
 8005754:	d00c      	beq.n	8005770 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	f003 0320 	and.w	r3, r3, #32
 800575c:	2b00      	cmp	r3, #0
 800575e:	d007      	beq.n	8005770 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f06f 0220 	mvn.w	r2, #32
 8005768:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800576a:	6878      	ldr	r0, [r7, #4]
 800576c:	f000 f974 	bl	8005a58 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005770:	bf00      	nop
 8005772:	3710      	adds	r7, #16
 8005774:	46bd      	mov	sp, r7
 8005776:	bd80      	pop	{r7, pc}

08005778 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005778:	b480      	push	{r7}
 800577a:	b083      	sub	sp, #12
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005780:	bf00      	nop
 8005782:	370c      	adds	r7, #12
 8005784:	46bd      	mov	sp, r7
 8005786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800578a:	4770      	bx	lr

0800578c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800578c:	b480      	push	{r7}
 800578e:	b083      	sub	sp, #12
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005794:	bf00      	nop
 8005796:	370c      	adds	r7, #12
 8005798:	46bd      	mov	sp, r7
 800579a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579e:	4770      	bx	lr

080057a0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80057a0:	b480      	push	{r7}
 80057a2:	b083      	sub	sp, #12
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80057a8:	bf00      	nop
 80057aa:	370c      	adds	r7, #12
 80057ac:	46bd      	mov	sp, r7
 80057ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b2:	4770      	bx	lr

080057b4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80057b4:	b480      	push	{r7}
 80057b6:	b083      	sub	sp, #12
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80057bc:	bf00      	nop
 80057be:	370c      	adds	r7, #12
 80057c0:	46bd      	mov	sp, r7
 80057c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c6:	4770      	bx	lr

080057c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80057c8:	b480      	push	{r7}
 80057ca:	b085      	sub	sp, #20
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]
 80057d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	4a43      	ldr	r2, [pc, #268]	@ (80058e8 <TIM_Base_SetConfig+0x120>)
 80057dc:	4293      	cmp	r3, r2
 80057de:	d013      	beq.n	8005808 <TIM_Base_SetConfig+0x40>
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057e6:	d00f      	beq.n	8005808 <TIM_Base_SetConfig+0x40>
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	4a40      	ldr	r2, [pc, #256]	@ (80058ec <TIM_Base_SetConfig+0x124>)
 80057ec:	4293      	cmp	r3, r2
 80057ee:	d00b      	beq.n	8005808 <TIM_Base_SetConfig+0x40>
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	4a3f      	ldr	r2, [pc, #252]	@ (80058f0 <TIM_Base_SetConfig+0x128>)
 80057f4:	4293      	cmp	r3, r2
 80057f6:	d007      	beq.n	8005808 <TIM_Base_SetConfig+0x40>
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	4a3e      	ldr	r2, [pc, #248]	@ (80058f4 <TIM_Base_SetConfig+0x12c>)
 80057fc:	4293      	cmp	r3, r2
 80057fe:	d003      	beq.n	8005808 <TIM_Base_SetConfig+0x40>
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	4a3d      	ldr	r2, [pc, #244]	@ (80058f8 <TIM_Base_SetConfig+0x130>)
 8005804:	4293      	cmp	r3, r2
 8005806:	d108      	bne.n	800581a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800580e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	685b      	ldr	r3, [r3, #4]
 8005814:	68fa      	ldr	r2, [r7, #12]
 8005816:	4313      	orrs	r3, r2
 8005818:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	4a32      	ldr	r2, [pc, #200]	@ (80058e8 <TIM_Base_SetConfig+0x120>)
 800581e:	4293      	cmp	r3, r2
 8005820:	d02b      	beq.n	800587a <TIM_Base_SetConfig+0xb2>
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005828:	d027      	beq.n	800587a <TIM_Base_SetConfig+0xb2>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	4a2f      	ldr	r2, [pc, #188]	@ (80058ec <TIM_Base_SetConfig+0x124>)
 800582e:	4293      	cmp	r3, r2
 8005830:	d023      	beq.n	800587a <TIM_Base_SetConfig+0xb2>
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	4a2e      	ldr	r2, [pc, #184]	@ (80058f0 <TIM_Base_SetConfig+0x128>)
 8005836:	4293      	cmp	r3, r2
 8005838:	d01f      	beq.n	800587a <TIM_Base_SetConfig+0xb2>
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	4a2d      	ldr	r2, [pc, #180]	@ (80058f4 <TIM_Base_SetConfig+0x12c>)
 800583e:	4293      	cmp	r3, r2
 8005840:	d01b      	beq.n	800587a <TIM_Base_SetConfig+0xb2>
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	4a2c      	ldr	r2, [pc, #176]	@ (80058f8 <TIM_Base_SetConfig+0x130>)
 8005846:	4293      	cmp	r3, r2
 8005848:	d017      	beq.n	800587a <TIM_Base_SetConfig+0xb2>
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	4a2b      	ldr	r2, [pc, #172]	@ (80058fc <TIM_Base_SetConfig+0x134>)
 800584e:	4293      	cmp	r3, r2
 8005850:	d013      	beq.n	800587a <TIM_Base_SetConfig+0xb2>
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	4a2a      	ldr	r2, [pc, #168]	@ (8005900 <TIM_Base_SetConfig+0x138>)
 8005856:	4293      	cmp	r3, r2
 8005858:	d00f      	beq.n	800587a <TIM_Base_SetConfig+0xb2>
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	4a29      	ldr	r2, [pc, #164]	@ (8005904 <TIM_Base_SetConfig+0x13c>)
 800585e:	4293      	cmp	r3, r2
 8005860:	d00b      	beq.n	800587a <TIM_Base_SetConfig+0xb2>
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	4a28      	ldr	r2, [pc, #160]	@ (8005908 <TIM_Base_SetConfig+0x140>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d007      	beq.n	800587a <TIM_Base_SetConfig+0xb2>
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	4a27      	ldr	r2, [pc, #156]	@ (800590c <TIM_Base_SetConfig+0x144>)
 800586e:	4293      	cmp	r3, r2
 8005870:	d003      	beq.n	800587a <TIM_Base_SetConfig+0xb2>
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	4a26      	ldr	r2, [pc, #152]	@ (8005910 <TIM_Base_SetConfig+0x148>)
 8005876:	4293      	cmp	r3, r2
 8005878:	d108      	bne.n	800588c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005880:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	68db      	ldr	r3, [r3, #12]
 8005886:	68fa      	ldr	r2, [r7, #12]
 8005888:	4313      	orrs	r3, r2
 800588a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	695b      	ldr	r3, [r3, #20]
 8005896:	4313      	orrs	r3, r2
 8005898:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800589a:	683b      	ldr	r3, [r7, #0]
 800589c:	689a      	ldr	r2, [r3, #8]
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	681a      	ldr	r2, [r3, #0]
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	4a0e      	ldr	r2, [pc, #56]	@ (80058e8 <TIM_Base_SetConfig+0x120>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d003      	beq.n	80058ba <TIM_Base_SetConfig+0xf2>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	4a10      	ldr	r2, [pc, #64]	@ (80058f8 <TIM_Base_SetConfig+0x130>)
 80058b6:	4293      	cmp	r3, r2
 80058b8:	d103      	bne.n	80058c2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	691a      	ldr	r2, [r3, #16]
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	f043 0204 	orr.w	r2, r3, #4
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	2201      	movs	r2, #1
 80058d2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	68fa      	ldr	r2, [r7, #12]
 80058d8:	601a      	str	r2, [r3, #0]
}
 80058da:	bf00      	nop
 80058dc:	3714      	adds	r7, #20
 80058de:	46bd      	mov	sp, r7
 80058e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e4:	4770      	bx	lr
 80058e6:	bf00      	nop
 80058e8:	40010000 	.word	0x40010000
 80058ec:	40000400 	.word	0x40000400
 80058f0:	40000800 	.word	0x40000800
 80058f4:	40000c00 	.word	0x40000c00
 80058f8:	40010400 	.word	0x40010400
 80058fc:	40014000 	.word	0x40014000
 8005900:	40014400 	.word	0x40014400
 8005904:	40014800 	.word	0x40014800
 8005908:	40001800 	.word	0x40001800
 800590c:	40001c00 	.word	0x40001c00
 8005910:	40002000 	.word	0x40002000

08005914 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005914:	b480      	push	{r7}
 8005916:	b087      	sub	sp, #28
 8005918:	af00      	add	r7, sp, #0
 800591a:	60f8      	str	r0, [r7, #12]
 800591c:	60b9      	str	r1, [r7, #8]
 800591e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005920:	68bb      	ldr	r3, [r7, #8]
 8005922:	f003 031f 	and.w	r3, r3, #31
 8005926:	2201      	movs	r2, #1
 8005928:	fa02 f303 	lsl.w	r3, r2, r3
 800592c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	6a1a      	ldr	r2, [r3, #32]
 8005932:	697b      	ldr	r3, [r7, #20]
 8005934:	43db      	mvns	r3, r3
 8005936:	401a      	ands	r2, r3
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	6a1a      	ldr	r2, [r3, #32]
 8005940:	68bb      	ldr	r3, [r7, #8]
 8005942:	f003 031f 	and.w	r3, r3, #31
 8005946:	6879      	ldr	r1, [r7, #4]
 8005948:	fa01 f303 	lsl.w	r3, r1, r3
 800594c:	431a      	orrs	r2, r3
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	621a      	str	r2, [r3, #32]
}
 8005952:	bf00      	nop
 8005954:	371c      	adds	r7, #28
 8005956:	46bd      	mov	sp, r7
 8005958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595c:	4770      	bx	lr
	...

08005960 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005960:	b480      	push	{r7}
 8005962:	b085      	sub	sp, #20
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
 8005968:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005970:	2b01      	cmp	r3, #1
 8005972:	d101      	bne.n	8005978 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005974:	2302      	movs	r3, #2
 8005976:	e05a      	b.n	8005a2e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2201      	movs	r2, #1
 800597c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2202      	movs	r2, #2
 8005984:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	685b      	ldr	r3, [r3, #4]
 800598e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	689b      	ldr	r3, [r3, #8]
 8005996:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800599e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80059a0:	683b      	ldr	r3, [r7, #0]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	68fa      	ldr	r2, [r7, #12]
 80059a6:	4313      	orrs	r3, r2
 80059a8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	68fa      	ldr	r2, [r7, #12]
 80059b0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	4a21      	ldr	r2, [pc, #132]	@ (8005a3c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80059b8:	4293      	cmp	r3, r2
 80059ba:	d022      	beq.n	8005a02 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059c4:	d01d      	beq.n	8005a02 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	4a1d      	ldr	r2, [pc, #116]	@ (8005a40 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80059cc:	4293      	cmp	r3, r2
 80059ce:	d018      	beq.n	8005a02 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	4a1b      	ldr	r2, [pc, #108]	@ (8005a44 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d013      	beq.n	8005a02 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	4a1a      	ldr	r2, [pc, #104]	@ (8005a48 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80059e0:	4293      	cmp	r3, r2
 80059e2:	d00e      	beq.n	8005a02 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	4a18      	ldr	r2, [pc, #96]	@ (8005a4c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80059ea:	4293      	cmp	r3, r2
 80059ec:	d009      	beq.n	8005a02 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	4a17      	ldr	r2, [pc, #92]	@ (8005a50 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80059f4:	4293      	cmp	r3, r2
 80059f6:	d004      	beq.n	8005a02 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	4a15      	ldr	r2, [pc, #84]	@ (8005a54 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80059fe:	4293      	cmp	r3, r2
 8005a00:	d10c      	bne.n	8005a1c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005a02:	68bb      	ldr	r3, [r7, #8]
 8005a04:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005a08:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005a0a:	683b      	ldr	r3, [r7, #0]
 8005a0c:	685b      	ldr	r3, [r3, #4]
 8005a0e:	68ba      	ldr	r2, [r7, #8]
 8005a10:	4313      	orrs	r3, r2
 8005a12:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	68ba      	ldr	r2, [r7, #8]
 8005a1a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2201      	movs	r2, #1
 8005a20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2200      	movs	r2, #0
 8005a28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005a2c:	2300      	movs	r3, #0
}
 8005a2e:	4618      	mov	r0, r3
 8005a30:	3714      	adds	r7, #20
 8005a32:	46bd      	mov	sp, r7
 8005a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a38:	4770      	bx	lr
 8005a3a:	bf00      	nop
 8005a3c:	40010000 	.word	0x40010000
 8005a40:	40000400 	.word	0x40000400
 8005a44:	40000800 	.word	0x40000800
 8005a48:	40000c00 	.word	0x40000c00
 8005a4c:	40010400 	.word	0x40010400
 8005a50:	40014000 	.word	0x40014000
 8005a54:	40001800 	.word	0x40001800

08005a58 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005a58:	b480      	push	{r7}
 8005a5a:	b083      	sub	sp, #12
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005a60:	bf00      	nop
 8005a62:	370c      	adds	r7, #12
 8005a64:	46bd      	mov	sp, r7
 8005a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6a:	4770      	bx	lr

08005a6c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005a6c:	b480      	push	{r7}
 8005a6e:	b083      	sub	sp, #12
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005a74:	bf00      	nop
 8005a76:	370c      	adds	r7, #12
 8005a78:	46bd      	mov	sp, r7
 8005a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7e:	4770      	bx	lr

08005a80 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005a80:	b580      	push	{r7, lr}
 8005a82:	b082      	sub	sp, #8
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d101      	bne.n	8005a92 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005a8e:	2301      	movs	r3, #1
 8005a90:	e042      	b.n	8005b18 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005a98:	b2db      	uxtb	r3, r3
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d106      	bne.n	8005aac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005aa6:	6878      	ldr	r0, [r7, #4]
 8005aa8:	f7fb fd4c 	bl	8001544 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2224      	movs	r2, #36	@ 0x24
 8005ab0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	68da      	ldr	r2, [r3, #12]
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005ac2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005ac4:	6878      	ldr	r0, [r7, #4]
 8005ac6:	f000 f973 	bl	8005db0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	691a      	ldr	r2, [r3, #16]
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005ad8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	695a      	ldr	r2, [r3, #20]
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005ae8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	68da      	ldr	r2, [r3, #12]
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005af8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	2200      	movs	r2, #0
 8005afe:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2220      	movs	r2, #32
 8005b04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2220      	movs	r2, #32
 8005b0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2200      	movs	r2, #0
 8005b14:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005b16:	2300      	movs	r3, #0
}
 8005b18:	4618      	mov	r0, r3
 8005b1a:	3708      	adds	r7, #8
 8005b1c:	46bd      	mov	sp, r7
 8005b1e:	bd80      	pop	{r7, pc}

08005b20 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b20:	b580      	push	{r7, lr}
 8005b22:	b08a      	sub	sp, #40	@ 0x28
 8005b24:	af02      	add	r7, sp, #8
 8005b26:	60f8      	str	r0, [r7, #12]
 8005b28:	60b9      	str	r1, [r7, #8]
 8005b2a:	603b      	str	r3, [r7, #0]
 8005b2c:	4613      	mov	r3, r2
 8005b2e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005b30:	2300      	movs	r3, #0
 8005b32:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b3a:	b2db      	uxtb	r3, r3
 8005b3c:	2b20      	cmp	r3, #32
 8005b3e:	d175      	bne.n	8005c2c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b40:	68bb      	ldr	r3, [r7, #8]
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d002      	beq.n	8005b4c <HAL_UART_Transmit+0x2c>
 8005b46:	88fb      	ldrh	r3, [r7, #6]
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d101      	bne.n	8005b50 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005b4c:	2301      	movs	r3, #1
 8005b4e:	e06e      	b.n	8005c2e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	2200      	movs	r2, #0
 8005b54:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	2221      	movs	r2, #33	@ 0x21
 8005b5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005b5e:	f7fc f8b1 	bl	8001cc4 <HAL_GetTick>
 8005b62:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	88fa      	ldrh	r2, [r7, #6]
 8005b68:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	88fa      	ldrh	r2, [r7, #6]
 8005b6e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	689b      	ldr	r3, [r3, #8]
 8005b74:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b78:	d108      	bne.n	8005b8c <HAL_UART_Transmit+0x6c>
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	691b      	ldr	r3, [r3, #16]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d104      	bne.n	8005b8c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005b82:	2300      	movs	r3, #0
 8005b84:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005b86:	68bb      	ldr	r3, [r7, #8]
 8005b88:	61bb      	str	r3, [r7, #24]
 8005b8a:	e003      	b.n	8005b94 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005b8c:	68bb      	ldr	r3, [r7, #8]
 8005b8e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005b90:	2300      	movs	r3, #0
 8005b92:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005b94:	e02e      	b.n	8005bf4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	9300      	str	r3, [sp, #0]
 8005b9a:	697b      	ldr	r3, [r7, #20]
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	2180      	movs	r1, #128	@ 0x80
 8005ba0:	68f8      	ldr	r0, [r7, #12]
 8005ba2:	f000 f848 	bl	8005c36 <UART_WaitOnFlagUntilTimeout>
 8005ba6:	4603      	mov	r3, r0
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d005      	beq.n	8005bb8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	2220      	movs	r2, #32
 8005bb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005bb4:	2303      	movs	r3, #3
 8005bb6:	e03a      	b.n	8005c2e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005bb8:	69fb      	ldr	r3, [r7, #28]
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d10b      	bne.n	8005bd6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005bbe:	69bb      	ldr	r3, [r7, #24]
 8005bc0:	881b      	ldrh	r3, [r3, #0]
 8005bc2:	461a      	mov	r2, r3
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005bcc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005bce:	69bb      	ldr	r3, [r7, #24]
 8005bd0:	3302      	adds	r3, #2
 8005bd2:	61bb      	str	r3, [r7, #24]
 8005bd4:	e007      	b.n	8005be6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005bd6:	69fb      	ldr	r3, [r7, #28]
 8005bd8:	781a      	ldrb	r2, [r3, #0]
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005be0:	69fb      	ldr	r3, [r7, #28]
 8005be2:	3301      	adds	r3, #1
 8005be4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005bea:	b29b      	uxth	r3, r3
 8005bec:	3b01      	subs	r3, #1
 8005bee:	b29a      	uxth	r2, r3
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005bf8:	b29b      	uxth	r3, r3
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d1cb      	bne.n	8005b96 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005bfe:	683b      	ldr	r3, [r7, #0]
 8005c00:	9300      	str	r3, [sp, #0]
 8005c02:	697b      	ldr	r3, [r7, #20]
 8005c04:	2200      	movs	r2, #0
 8005c06:	2140      	movs	r1, #64	@ 0x40
 8005c08:	68f8      	ldr	r0, [r7, #12]
 8005c0a:	f000 f814 	bl	8005c36 <UART_WaitOnFlagUntilTimeout>
 8005c0e:	4603      	mov	r3, r0
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d005      	beq.n	8005c20 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	2220      	movs	r2, #32
 8005c18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005c1c:	2303      	movs	r3, #3
 8005c1e:	e006      	b.n	8005c2e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	2220      	movs	r2, #32
 8005c24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005c28:	2300      	movs	r3, #0
 8005c2a:	e000      	b.n	8005c2e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005c2c:	2302      	movs	r3, #2
  }
}
 8005c2e:	4618      	mov	r0, r3
 8005c30:	3720      	adds	r7, #32
 8005c32:	46bd      	mov	sp, r7
 8005c34:	bd80      	pop	{r7, pc}

08005c36 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005c36:	b580      	push	{r7, lr}
 8005c38:	b086      	sub	sp, #24
 8005c3a:	af00      	add	r7, sp, #0
 8005c3c:	60f8      	str	r0, [r7, #12]
 8005c3e:	60b9      	str	r1, [r7, #8]
 8005c40:	603b      	str	r3, [r7, #0]
 8005c42:	4613      	mov	r3, r2
 8005c44:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c46:	e03b      	b.n	8005cc0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c48:	6a3b      	ldr	r3, [r7, #32]
 8005c4a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005c4e:	d037      	beq.n	8005cc0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c50:	f7fc f838 	bl	8001cc4 <HAL_GetTick>
 8005c54:	4602      	mov	r2, r0
 8005c56:	683b      	ldr	r3, [r7, #0]
 8005c58:	1ad3      	subs	r3, r2, r3
 8005c5a:	6a3a      	ldr	r2, [r7, #32]
 8005c5c:	429a      	cmp	r2, r3
 8005c5e:	d302      	bcc.n	8005c66 <UART_WaitOnFlagUntilTimeout+0x30>
 8005c60:	6a3b      	ldr	r3, [r7, #32]
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d101      	bne.n	8005c6a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005c66:	2303      	movs	r3, #3
 8005c68:	e03a      	b.n	8005ce0 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	68db      	ldr	r3, [r3, #12]
 8005c70:	f003 0304 	and.w	r3, r3, #4
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d023      	beq.n	8005cc0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005c78:	68bb      	ldr	r3, [r7, #8]
 8005c7a:	2b80      	cmp	r3, #128	@ 0x80
 8005c7c:	d020      	beq.n	8005cc0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005c7e:	68bb      	ldr	r3, [r7, #8]
 8005c80:	2b40      	cmp	r3, #64	@ 0x40
 8005c82:	d01d      	beq.n	8005cc0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f003 0308 	and.w	r3, r3, #8
 8005c8e:	2b08      	cmp	r3, #8
 8005c90:	d116      	bne.n	8005cc0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005c92:	2300      	movs	r3, #0
 8005c94:	617b      	str	r3, [r7, #20]
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	617b      	str	r3, [r7, #20]
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	685b      	ldr	r3, [r3, #4]
 8005ca4:	617b      	str	r3, [r7, #20]
 8005ca6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005ca8:	68f8      	ldr	r0, [r7, #12]
 8005caa:	f000 f81d 	bl	8005ce8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	2208      	movs	r2, #8
 8005cb2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	2200      	movs	r2, #0
 8005cb8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005cbc:	2301      	movs	r3, #1
 8005cbe:	e00f      	b.n	8005ce0 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	681a      	ldr	r2, [r3, #0]
 8005cc6:	68bb      	ldr	r3, [r7, #8]
 8005cc8:	4013      	ands	r3, r2
 8005cca:	68ba      	ldr	r2, [r7, #8]
 8005ccc:	429a      	cmp	r2, r3
 8005cce:	bf0c      	ite	eq
 8005cd0:	2301      	moveq	r3, #1
 8005cd2:	2300      	movne	r3, #0
 8005cd4:	b2db      	uxtb	r3, r3
 8005cd6:	461a      	mov	r2, r3
 8005cd8:	79fb      	ldrb	r3, [r7, #7]
 8005cda:	429a      	cmp	r2, r3
 8005cdc:	d0b4      	beq.n	8005c48 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005cde:	2300      	movs	r3, #0
}
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	3718      	adds	r7, #24
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	bd80      	pop	{r7, pc}

08005ce8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005ce8:	b480      	push	{r7}
 8005cea:	b095      	sub	sp, #84	@ 0x54
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	330c      	adds	r3, #12
 8005cf6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cf8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005cfa:	e853 3f00 	ldrex	r3, [r3]
 8005cfe:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005d00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d02:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005d06:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	330c      	adds	r3, #12
 8005d0e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005d10:	643a      	str	r2, [r7, #64]	@ 0x40
 8005d12:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d14:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005d16:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005d18:	e841 2300 	strex	r3, r2, [r1]
 8005d1c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005d1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d1e5      	bne.n	8005cf0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	3314      	adds	r3, #20
 8005d2a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d2c:	6a3b      	ldr	r3, [r7, #32]
 8005d2e:	e853 3f00 	ldrex	r3, [r3]
 8005d32:	61fb      	str	r3, [r7, #28]
   return(result);
 8005d34:	69fb      	ldr	r3, [r7, #28]
 8005d36:	f023 0301 	bic.w	r3, r3, #1
 8005d3a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	3314      	adds	r3, #20
 8005d42:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005d44:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005d46:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d48:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005d4a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005d4c:	e841 2300 	strex	r3, r2, [r1]
 8005d50:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005d52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d1e5      	bne.n	8005d24 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d5c:	2b01      	cmp	r3, #1
 8005d5e:	d119      	bne.n	8005d94 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	330c      	adds	r3, #12
 8005d66:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	e853 3f00 	ldrex	r3, [r3]
 8005d6e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005d70:	68bb      	ldr	r3, [r7, #8]
 8005d72:	f023 0310 	bic.w	r3, r3, #16
 8005d76:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	330c      	adds	r3, #12
 8005d7e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005d80:	61ba      	str	r2, [r7, #24]
 8005d82:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d84:	6979      	ldr	r1, [r7, #20]
 8005d86:	69ba      	ldr	r2, [r7, #24]
 8005d88:	e841 2300 	strex	r3, r2, [r1]
 8005d8c:	613b      	str	r3, [r7, #16]
   return(result);
 8005d8e:	693b      	ldr	r3, [r7, #16]
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d1e5      	bne.n	8005d60 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	2220      	movs	r2, #32
 8005d98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2200      	movs	r2, #0
 8005da0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005da2:	bf00      	nop
 8005da4:	3754      	adds	r7, #84	@ 0x54
 8005da6:	46bd      	mov	sp, r7
 8005da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dac:	4770      	bx	lr
	...

08005db0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005db0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005db4:	b0c0      	sub	sp, #256	@ 0x100
 8005db6:	af00      	add	r7, sp, #0
 8005db8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005dbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	691b      	ldr	r3, [r3, #16]
 8005dc4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005dc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dcc:	68d9      	ldr	r1, [r3, #12]
 8005dce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dd2:	681a      	ldr	r2, [r3, #0]
 8005dd4:	ea40 0301 	orr.w	r3, r0, r1
 8005dd8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005dda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dde:	689a      	ldr	r2, [r3, #8]
 8005de0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005de4:	691b      	ldr	r3, [r3, #16]
 8005de6:	431a      	orrs	r2, r3
 8005de8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dec:	695b      	ldr	r3, [r3, #20]
 8005dee:	431a      	orrs	r2, r3
 8005df0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005df4:	69db      	ldr	r3, [r3, #28]
 8005df6:	4313      	orrs	r3, r2
 8005df8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005dfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	68db      	ldr	r3, [r3, #12]
 8005e04:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005e08:	f021 010c 	bic.w	r1, r1, #12
 8005e0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e10:	681a      	ldr	r2, [r3, #0]
 8005e12:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005e16:	430b      	orrs	r3, r1
 8005e18:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005e1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	695b      	ldr	r3, [r3, #20]
 8005e22:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005e26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e2a:	6999      	ldr	r1, [r3, #24]
 8005e2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e30:	681a      	ldr	r2, [r3, #0]
 8005e32:	ea40 0301 	orr.w	r3, r0, r1
 8005e36:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005e38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e3c:	681a      	ldr	r2, [r3, #0]
 8005e3e:	4b8f      	ldr	r3, [pc, #572]	@ (800607c <UART_SetConfig+0x2cc>)
 8005e40:	429a      	cmp	r2, r3
 8005e42:	d005      	beq.n	8005e50 <UART_SetConfig+0xa0>
 8005e44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e48:	681a      	ldr	r2, [r3, #0]
 8005e4a:	4b8d      	ldr	r3, [pc, #564]	@ (8006080 <UART_SetConfig+0x2d0>)
 8005e4c:	429a      	cmp	r2, r3
 8005e4e:	d104      	bne.n	8005e5a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005e50:	f7fd ff1c 	bl	8003c8c <HAL_RCC_GetPCLK2Freq>
 8005e54:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005e58:	e003      	b.n	8005e62 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005e5a:	f7fd ff03 	bl	8003c64 <HAL_RCC_GetPCLK1Freq>
 8005e5e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005e62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e66:	69db      	ldr	r3, [r3, #28]
 8005e68:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005e6c:	f040 810c 	bne.w	8006088 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005e70:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e74:	2200      	movs	r2, #0
 8005e76:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005e7a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005e7e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005e82:	4622      	mov	r2, r4
 8005e84:	462b      	mov	r3, r5
 8005e86:	1891      	adds	r1, r2, r2
 8005e88:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005e8a:	415b      	adcs	r3, r3
 8005e8c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005e8e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005e92:	4621      	mov	r1, r4
 8005e94:	eb12 0801 	adds.w	r8, r2, r1
 8005e98:	4629      	mov	r1, r5
 8005e9a:	eb43 0901 	adc.w	r9, r3, r1
 8005e9e:	f04f 0200 	mov.w	r2, #0
 8005ea2:	f04f 0300 	mov.w	r3, #0
 8005ea6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005eaa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005eae:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005eb2:	4690      	mov	r8, r2
 8005eb4:	4699      	mov	r9, r3
 8005eb6:	4623      	mov	r3, r4
 8005eb8:	eb18 0303 	adds.w	r3, r8, r3
 8005ebc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005ec0:	462b      	mov	r3, r5
 8005ec2:	eb49 0303 	adc.w	r3, r9, r3
 8005ec6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005eca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ece:	685b      	ldr	r3, [r3, #4]
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005ed6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005eda:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005ede:	460b      	mov	r3, r1
 8005ee0:	18db      	adds	r3, r3, r3
 8005ee2:	653b      	str	r3, [r7, #80]	@ 0x50
 8005ee4:	4613      	mov	r3, r2
 8005ee6:	eb42 0303 	adc.w	r3, r2, r3
 8005eea:	657b      	str	r3, [r7, #84]	@ 0x54
 8005eec:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005ef0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005ef4:	f7fa f9e4 	bl	80002c0 <__aeabi_uldivmod>
 8005ef8:	4602      	mov	r2, r0
 8005efa:	460b      	mov	r3, r1
 8005efc:	4b61      	ldr	r3, [pc, #388]	@ (8006084 <UART_SetConfig+0x2d4>)
 8005efe:	fba3 2302 	umull	r2, r3, r3, r2
 8005f02:	095b      	lsrs	r3, r3, #5
 8005f04:	011c      	lsls	r4, r3, #4
 8005f06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005f10:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005f14:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005f18:	4642      	mov	r2, r8
 8005f1a:	464b      	mov	r3, r9
 8005f1c:	1891      	adds	r1, r2, r2
 8005f1e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005f20:	415b      	adcs	r3, r3
 8005f22:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005f24:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005f28:	4641      	mov	r1, r8
 8005f2a:	eb12 0a01 	adds.w	sl, r2, r1
 8005f2e:	4649      	mov	r1, r9
 8005f30:	eb43 0b01 	adc.w	fp, r3, r1
 8005f34:	f04f 0200 	mov.w	r2, #0
 8005f38:	f04f 0300 	mov.w	r3, #0
 8005f3c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005f40:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005f44:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005f48:	4692      	mov	sl, r2
 8005f4a:	469b      	mov	fp, r3
 8005f4c:	4643      	mov	r3, r8
 8005f4e:	eb1a 0303 	adds.w	r3, sl, r3
 8005f52:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005f56:	464b      	mov	r3, r9
 8005f58:	eb4b 0303 	adc.w	r3, fp, r3
 8005f5c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005f60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f64:	685b      	ldr	r3, [r3, #4]
 8005f66:	2200      	movs	r2, #0
 8005f68:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005f6c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005f70:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005f74:	460b      	mov	r3, r1
 8005f76:	18db      	adds	r3, r3, r3
 8005f78:	643b      	str	r3, [r7, #64]	@ 0x40
 8005f7a:	4613      	mov	r3, r2
 8005f7c:	eb42 0303 	adc.w	r3, r2, r3
 8005f80:	647b      	str	r3, [r7, #68]	@ 0x44
 8005f82:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005f86:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005f8a:	f7fa f999 	bl	80002c0 <__aeabi_uldivmod>
 8005f8e:	4602      	mov	r2, r0
 8005f90:	460b      	mov	r3, r1
 8005f92:	4611      	mov	r1, r2
 8005f94:	4b3b      	ldr	r3, [pc, #236]	@ (8006084 <UART_SetConfig+0x2d4>)
 8005f96:	fba3 2301 	umull	r2, r3, r3, r1
 8005f9a:	095b      	lsrs	r3, r3, #5
 8005f9c:	2264      	movs	r2, #100	@ 0x64
 8005f9e:	fb02 f303 	mul.w	r3, r2, r3
 8005fa2:	1acb      	subs	r3, r1, r3
 8005fa4:	00db      	lsls	r3, r3, #3
 8005fa6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005faa:	4b36      	ldr	r3, [pc, #216]	@ (8006084 <UART_SetConfig+0x2d4>)
 8005fac:	fba3 2302 	umull	r2, r3, r3, r2
 8005fb0:	095b      	lsrs	r3, r3, #5
 8005fb2:	005b      	lsls	r3, r3, #1
 8005fb4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005fb8:	441c      	add	r4, r3
 8005fba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005fc4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005fc8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005fcc:	4642      	mov	r2, r8
 8005fce:	464b      	mov	r3, r9
 8005fd0:	1891      	adds	r1, r2, r2
 8005fd2:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005fd4:	415b      	adcs	r3, r3
 8005fd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005fd8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005fdc:	4641      	mov	r1, r8
 8005fde:	1851      	adds	r1, r2, r1
 8005fe0:	6339      	str	r1, [r7, #48]	@ 0x30
 8005fe2:	4649      	mov	r1, r9
 8005fe4:	414b      	adcs	r3, r1
 8005fe6:	637b      	str	r3, [r7, #52]	@ 0x34
 8005fe8:	f04f 0200 	mov.w	r2, #0
 8005fec:	f04f 0300 	mov.w	r3, #0
 8005ff0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005ff4:	4659      	mov	r1, fp
 8005ff6:	00cb      	lsls	r3, r1, #3
 8005ff8:	4651      	mov	r1, sl
 8005ffa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005ffe:	4651      	mov	r1, sl
 8006000:	00ca      	lsls	r2, r1, #3
 8006002:	4610      	mov	r0, r2
 8006004:	4619      	mov	r1, r3
 8006006:	4603      	mov	r3, r0
 8006008:	4642      	mov	r2, r8
 800600a:	189b      	adds	r3, r3, r2
 800600c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006010:	464b      	mov	r3, r9
 8006012:	460a      	mov	r2, r1
 8006014:	eb42 0303 	adc.w	r3, r2, r3
 8006018:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800601c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006020:	685b      	ldr	r3, [r3, #4]
 8006022:	2200      	movs	r2, #0
 8006024:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006028:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800602c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006030:	460b      	mov	r3, r1
 8006032:	18db      	adds	r3, r3, r3
 8006034:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006036:	4613      	mov	r3, r2
 8006038:	eb42 0303 	adc.w	r3, r2, r3
 800603c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800603e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006042:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006046:	f7fa f93b 	bl	80002c0 <__aeabi_uldivmod>
 800604a:	4602      	mov	r2, r0
 800604c:	460b      	mov	r3, r1
 800604e:	4b0d      	ldr	r3, [pc, #52]	@ (8006084 <UART_SetConfig+0x2d4>)
 8006050:	fba3 1302 	umull	r1, r3, r3, r2
 8006054:	095b      	lsrs	r3, r3, #5
 8006056:	2164      	movs	r1, #100	@ 0x64
 8006058:	fb01 f303 	mul.w	r3, r1, r3
 800605c:	1ad3      	subs	r3, r2, r3
 800605e:	00db      	lsls	r3, r3, #3
 8006060:	3332      	adds	r3, #50	@ 0x32
 8006062:	4a08      	ldr	r2, [pc, #32]	@ (8006084 <UART_SetConfig+0x2d4>)
 8006064:	fba2 2303 	umull	r2, r3, r2, r3
 8006068:	095b      	lsrs	r3, r3, #5
 800606a:	f003 0207 	and.w	r2, r3, #7
 800606e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	4422      	add	r2, r4
 8006076:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006078:	e106      	b.n	8006288 <UART_SetConfig+0x4d8>
 800607a:	bf00      	nop
 800607c:	40011000 	.word	0x40011000
 8006080:	40011400 	.word	0x40011400
 8006084:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006088:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800608c:	2200      	movs	r2, #0
 800608e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006092:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006096:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800609a:	4642      	mov	r2, r8
 800609c:	464b      	mov	r3, r9
 800609e:	1891      	adds	r1, r2, r2
 80060a0:	6239      	str	r1, [r7, #32]
 80060a2:	415b      	adcs	r3, r3
 80060a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80060a6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80060aa:	4641      	mov	r1, r8
 80060ac:	1854      	adds	r4, r2, r1
 80060ae:	4649      	mov	r1, r9
 80060b0:	eb43 0501 	adc.w	r5, r3, r1
 80060b4:	f04f 0200 	mov.w	r2, #0
 80060b8:	f04f 0300 	mov.w	r3, #0
 80060bc:	00eb      	lsls	r3, r5, #3
 80060be:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80060c2:	00e2      	lsls	r2, r4, #3
 80060c4:	4614      	mov	r4, r2
 80060c6:	461d      	mov	r5, r3
 80060c8:	4643      	mov	r3, r8
 80060ca:	18e3      	adds	r3, r4, r3
 80060cc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80060d0:	464b      	mov	r3, r9
 80060d2:	eb45 0303 	adc.w	r3, r5, r3
 80060d6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80060da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060de:	685b      	ldr	r3, [r3, #4]
 80060e0:	2200      	movs	r2, #0
 80060e2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80060e6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80060ea:	f04f 0200 	mov.w	r2, #0
 80060ee:	f04f 0300 	mov.w	r3, #0
 80060f2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80060f6:	4629      	mov	r1, r5
 80060f8:	008b      	lsls	r3, r1, #2
 80060fa:	4621      	mov	r1, r4
 80060fc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006100:	4621      	mov	r1, r4
 8006102:	008a      	lsls	r2, r1, #2
 8006104:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006108:	f7fa f8da 	bl	80002c0 <__aeabi_uldivmod>
 800610c:	4602      	mov	r2, r0
 800610e:	460b      	mov	r3, r1
 8006110:	4b60      	ldr	r3, [pc, #384]	@ (8006294 <UART_SetConfig+0x4e4>)
 8006112:	fba3 2302 	umull	r2, r3, r3, r2
 8006116:	095b      	lsrs	r3, r3, #5
 8006118:	011c      	lsls	r4, r3, #4
 800611a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800611e:	2200      	movs	r2, #0
 8006120:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006124:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006128:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800612c:	4642      	mov	r2, r8
 800612e:	464b      	mov	r3, r9
 8006130:	1891      	adds	r1, r2, r2
 8006132:	61b9      	str	r1, [r7, #24]
 8006134:	415b      	adcs	r3, r3
 8006136:	61fb      	str	r3, [r7, #28]
 8006138:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800613c:	4641      	mov	r1, r8
 800613e:	1851      	adds	r1, r2, r1
 8006140:	6139      	str	r1, [r7, #16]
 8006142:	4649      	mov	r1, r9
 8006144:	414b      	adcs	r3, r1
 8006146:	617b      	str	r3, [r7, #20]
 8006148:	f04f 0200 	mov.w	r2, #0
 800614c:	f04f 0300 	mov.w	r3, #0
 8006150:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006154:	4659      	mov	r1, fp
 8006156:	00cb      	lsls	r3, r1, #3
 8006158:	4651      	mov	r1, sl
 800615a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800615e:	4651      	mov	r1, sl
 8006160:	00ca      	lsls	r2, r1, #3
 8006162:	4610      	mov	r0, r2
 8006164:	4619      	mov	r1, r3
 8006166:	4603      	mov	r3, r0
 8006168:	4642      	mov	r2, r8
 800616a:	189b      	adds	r3, r3, r2
 800616c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006170:	464b      	mov	r3, r9
 8006172:	460a      	mov	r2, r1
 8006174:	eb42 0303 	adc.w	r3, r2, r3
 8006178:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800617c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006180:	685b      	ldr	r3, [r3, #4]
 8006182:	2200      	movs	r2, #0
 8006184:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006186:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006188:	f04f 0200 	mov.w	r2, #0
 800618c:	f04f 0300 	mov.w	r3, #0
 8006190:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006194:	4649      	mov	r1, r9
 8006196:	008b      	lsls	r3, r1, #2
 8006198:	4641      	mov	r1, r8
 800619a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800619e:	4641      	mov	r1, r8
 80061a0:	008a      	lsls	r2, r1, #2
 80061a2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80061a6:	f7fa f88b 	bl	80002c0 <__aeabi_uldivmod>
 80061aa:	4602      	mov	r2, r0
 80061ac:	460b      	mov	r3, r1
 80061ae:	4611      	mov	r1, r2
 80061b0:	4b38      	ldr	r3, [pc, #224]	@ (8006294 <UART_SetConfig+0x4e4>)
 80061b2:	fba3 2301 	umull	r2, r3, r3, r1
 80061b6:	095b      	lsrs	r3, r3, #5
 80061b8:	2264      	movs	r2, #100	@ 0x64
 80061ba:	fb02 f303 	mul.w	r3, r2, r3
 80061be:	1acb      	subs	r3, r1, r3
 80061c0:	011b      	lsls	r3, r3, #4
 80061c2:	3332      	adds	r3, #50	@ 0x32
 80061c4:	4a33      	ldr	r2, [pc, #204]	@ (8006294 <UART_SetConfig+0x4e4>)
 80061c6:	fba2 2303 	umull	r2, r3, r2, r3
 80061ca:	095b      	lsrs	r3, r3, #5
 80061cc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80061d0:	441c      	add	r4, r3
 80061d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80061d6:	2200      	movs	r2, #0
 80061d8:	673b      	str	r3, [r7, #112]	@ 0x70
 80061da:	677a      	str	r2, [r7, #116]	@ 0x74
 80061dc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80061e0:	4642      	mov	r2, r8
 80061e2:	464b      	mov	r3, r9
 80061e4:	1891      	adds	r1, r2, r2
 80061e6:	60b9      	str	r1, [r7, #8]
 80061e8:	415b      	adcs	r3, r3
 80061ea:	60fb      	str	r3, [r7, #12]
 80061ec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80061f0:	4641      	mov	r1, r8
 80061f2:	1851      	adds	r1, r2, r1
 80061f4:	6039      	str	r1, [r7, #0]
 80061f6:	4649      	mov	r1, r9
 80061f8:	414b      	adcs	r3, r1
 80061fa:	607b      	str	r3, [r7, #4]
 80061fc:	f04f 0200 	mov.w	r2, #0
 8006200:	f04f 0300 	mov.w	r3, #0
 8006204:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006208:	4659      	mov	r1, fp
 800620a:	00cb      	lsls	r3, r1, #3
 800620c:	4651      	mov	r1, sl
 800620e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006212:	4651      	mov	r1, sl
 8006214:	00ca      	lsls	r2, r1, #3
 8006216:	4610      	mov	r0, r2
 8006218:	4619      	mov	r1, r3
 800621a:	4603      	mov	r3, r0
 800621c:	4642      	mov	r2, r8
 800621e:	189b      	adds	r3, r3, r2
 8006220:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006222:	464b      	mov	r3, r9
 8006224:	460a      	mov	r2, r1
 8006226:	eb42 0303 	adc.w	r3, r2, r3
 800622a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800622c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006230:	685b      	ldr	r3, [r3, #4]
 8006232:	2200      	movs	r2, #0
 8006234:	663b      	str	r3, [r7, #96]	@ 0x60
 8006236:	667a      	str	r2, [r7, #100]	@ 0x64
 8006238:	f04f 0200 	mov.w	r2, #0
 800623c:	f04f 0300 	mov.w	r3, #0
 8006240:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006244:	4649      	mov	r1, r9
 8006246:	008b      	lsls	r3, r1, #2
 8006248:	4641      	mov	r1, r8
 800624a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800624e:	4641      	mov	r1, r8
 8006250:	008a      	lsls	r2, r1, #2
 8006252:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006256:	f7fa f833 	bl	80002c0 <__aeabi_uldivmod>
 800625a:	4602      	mov	r2, r0
 800625c:	460b      	mov	r3, r1
 800625e:	4b0d      	ldr	r3, [pc, #52]	@ (8006294 <UART_SetConfig+0x4e4>)
 8006260:	fba3 1302 	umull	r1, r3, r3, r2
 8006264:	095b      	lsrs	r3, r3, #5
 8006266:	2164      	movs	r1, #100	@ 0x64
 8006268:	fb01 f303 	mul.w	r3, r1, r3
 800626c:	1ad3      	subs	r3, r2, r3
 800626e:	011b      	lsls	r3, r3, #4
 8006270:	3332      	adds	r3, #50	@ 0x32
 8006272:	4a08      	ldr	r2, [pc, #32]	@ (8006294 <UART_SetConfig+0x4e4>)
 8006274:	fba2 2303 	umull	r2, r3, r2, r3
 8006278:	095b      	lsrs	r3, r3, #5
 800627a:	f003 020f 	and.w	r2, r3, #15
 800627e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	4422      	add	r2, r4
 8006286:	609a      	str	r2, [r3, #8]
}
 8006288:	bf00      	nop
 800628a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800628e:	46bd      	mov	sp, r7
 8006290:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006294:	51eb851f 	.word	0x51eb851f

08006298 <__NVIC_SetPriority>:
{
 8006298:	b480      	push	{r7}
 800629a:	b083      	sub	sp, #12
 800629c:	af00      	add	r7, sp, #0
 800629e:	4603      	mov	r3, r0
 80062a0:	6039      	str	r1, [r7, #0]
 80062a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80062a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	db0a      	blt.n	80062c2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80062ac:	683b      	ldr	r3, [r7, #0]
 80062ae:	b2da      	uxtb	r2, r3
 80062b0:	490c      	ldr	r1, [pc, #48]	@ (80062e4 <__NVIC_SetPriority+0x4c>)
 80062b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80062b6:	0112      	lsls	r2, r2, #4
 80062b8:	b2d2      	uxtb	r2, r2
 80062ba:	440b      	add	r3, r1
 80062bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80062c0:	e00a      	b.n	80062d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	b2da      	uxtb	r2, r3
 80062c6:	4908      	ldr	r1, [pc, #32]	@ (80062e8 <__NVIC_SetPriority+0x50>)
 80062c8:	79fb      	ldrb	r3, [r7, #7]
 80062ca:	f003 030f 	and.w	r3, r3, #15
 80062ce:	3b04      	subs	r3, #4
 80062d0:	0112      	lsls	r2, r2, #4
 80062d2:	b2d2      	uxtb	r2, r2
 80062d4:	440b      	add	r3, r1
 80062d6:	761a      	strb	r2, [r3, #24]
}
 80062d8:	bf00      	nop
 80062da:	370c      	adds	r7, #12
 80062dc:	46bd      	mov	sp, r7
 80062de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e2:	4770      	bx	lr
 80062e4:	e000e100 	.word	0xe000e100
 80062e8:	e000ed00 	.word	0xe000ed00

080062ec <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80062ec:	b580      	push	{r7, lr}
 80062ee:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80062f0:	4b05      	ldr	r3, [pc, #20]	@ (8006308 <SysTick_Handler+0x1c>)
 80062f2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80062f4:	f002 fd34 	bl	8008d60 <xTaskGetSchedulerState>
 80062f8:	4603      	mov	r3, r0
 80062fa:	2b01      	cmp	r3, #1
 80062fc:	d001      	beq.n	8006302 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80062fe:	f003 fc63 	bl	8009bc8 <xPortSysTickHandler>
  }
}
 8006302:	bf00      	nop
 8006304:	bd80      	pop	{r7, pc}
 8006306:	bf00      	nop
 8006308:	e000e010 	.word	0xe000e010

0800630c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800630c:	b580      	push	{r7, lr}
 800630e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006310:	2100      	movs	r1, #0
 8006312:	f06f 0004 	mvn.w	r0, #4
 8006316:	f7ff ffbf 	bl	8006298 <__NVIC_SetPriority>
#endif
}
 800631a:	bf00      	nop
 800631c:	bd80      	pop	{r7, pc}
	...

08006320 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006320:	b480      	push	{r7}
 8006322:	b083      	sub	sp, #12
 8006324:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006326:	f3ef 8305 	mrs	r3, IPSR
 800632a:	603b      	str	r3, [r7, #0]
  return(result);
 800632c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800632e:	2b00      	cmp	r3, #0
 8006330:	d003      	beq.n	800633a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006332:	f06f 0305 	mvn.w	r3, #5
 8006336:	607b      	str	r3, [r7, #4]
 8006338:	e00c      	b.n	8006354 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800633a:	4b0a      	ldr	r3, [pc, #40]	@ (8006364 <osKernelInitialize+0x44>)
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	2b00      	cmp	r3, #0
 8006340:	d105      	bne.n	800634e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006342:	4b08      	ldr	r3, [pc, #32]	@ (8006364 <osKernelInitialize+0x44>)
 8006344:	2201      	movs	r2, #1
 8006346:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006348:	2300      	movs	r3, #0
 800634a:	607b      	str	r3, [r7, #4]
 800634c:	e002      	b.n	8006354 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800634e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006352:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006354:	687b      	ldr	r3, [r7, #4]
}
 8006356:	4618      	mov	r0, r3
 8006358:	370c      	adds	r7, #12
 800635a:	46bd      	mov	sp, r7
 800635c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006360:	4770      	bx	lr
 8006362:	bf00      	nop
 8006364:	20000b88 	.word	0x20000b88

08006368 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006368:	b580      	push	{r7, lr}
 800636a:	b082      	sub	sp, #8
 800636c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800636e:	f3ef 8305 	mrs	r3, IPSR
 8006372:	603b      	str	r3, [r7, #0]
  return(result);
 8006374:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006376:	2b00      	cmp	r3, #0
 8006378:	d003      	beq.n	8006382 <osKernelStart+0x1a>
    stat = osErrorISR;
 800637a:	f06f 0305 	mvn.w	r3, #5
 800637e:	607b      	str	r3, [r7, #4]
 8006380:	e010      	b.n	80063a4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006382:	4b0b      	ldr	r3, [pc, #44]	@ (80063b0 <osKernelStart+0x48>)
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	2b01      	cmp	r3, #1
 8006388:	d109      	bne.n	800639e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800638a:	f7ff ffbf 	bl	800630c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800638e:	4b08      	ldr	r3, [pc, #32]	@ (80063b0 <osKernelStart+0x48>)
 8006390:	2202      	movs	r2, #2
 8006392:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006394:	f001 ffde 	bl	8008354 <vTaskStartScheduler>
      stat = osOK;
 8006398:	2300      	movs	r3, #0
 800639a:	607b      	str	r3, [r7, #4]
 800639c:	e002      	b.n	80063a4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800639e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80063a2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80063a4:	687b      	ldr	r3, [r7, #4]
}
 80063a6:	4618      	mov	r0, r3
 80063a8:	3708      	adds	r7, #8
 80063aa:	46bd      	mov	sp, r7
 80063ac:	bd80      	pop	{r7, pc}
 80063ae:	bf00      	nop
 80063b0:	20000b88 	.word	0x20000b88

080063b4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b08e      	sub	sp, #56	@ 0x38
 80063b8:	af04      	add	r7, sp, #16
 80063ba:	60f8      	str	r0, [r7, #12]
 80063bc:	60b9      	str	r1, [r7, #8]
 80063be:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80063c0:	2300      	movs	r3, #0
 80063c2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80063c4:	f3ef 8305 	mrs	r3, IPSR
 80063c8:	617b      	str	r3, [r7, #20]
  return(result);
 80063ca:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d17e      	bne.n	80064ce <osThreadNew+0x11a>
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d07b      	beq.n	80064ce <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80063d6:	2380      	movs	r3, #128	@ 0x80
 80063d8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80063da:	2318      	movs	r3, #24
 80063dc:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80063de:	2300      	movs	r3, #0
 80063e0:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80063e2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80063e6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d045      	beq.n	800647a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d002      	beq.n	80063fc <osThreadNew+0x48>
        name = attr->name;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	699b      	ldr	r3, [r3, #24]
 8006400:	2b00      	cmp	r3, #0
 8006402:	d002      	beq.n	800640a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	699b      	ldr	r3, [r3, #24]
 8006408:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800640a:	69fb      	ldr	r3, [r7, #28]
 800640c:	2b00      	cmp	r3, #0
 800640e:	d008      	beq.n	8006422 <osThreadNew+0x6e>
 8006410:	69fb      	ldr	r3, [r7, #28]
 8006412:	2b38      	cmp	r3, #56	@ 0x38
 8006414:	d805      	bhi.n	8006422 <osThreadNew+0x6e>
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	685b      	ldr	r3, [r3, #4]
 800641a:	f003 0301 	and.w	r3, r3, #1
 800641e:	2b00      	cmp	r3, #0
 8006420:	d001      	beq.n	8006426 <osThreadNew+0x72>
        return (NULL);
 8006422:	2300      	movs	r3, #0
 8006424:	e054      	b.n	80064d0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	695b      	ldr	r3, [r3, #20]
 800642a:	2b00      	cmp	r3, #0
 800642c:	d003      	beq.n	8006436 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	695b      	ldr	r3, [r3, #20]
 8006432:	089b      	lsrs	r3, r3, #2
 8006434:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	689b      	ldr	r3, [r3, #8]
 800643a:	2b00      	cmp	r3, #0
 800643c:	d00e      	beq.n	800645c <osThreadNew+0xa8>
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	68db      	ldr	r3, [r3, #12]
 8006442:	2ba7      	cmp	r3, #167	@ 0xa7
 8006444:	d90a      	bls.n	800645c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800644a:	2b00      	cmp	r3, #0
 800644c:	d006      	beq.n	800645c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	695b      	ldr	r3, [r3, #20]
 8006452:	2b00      	cmp	r3, #0
 8006454:	d002      	beq.n	800645c <osThreadNew+0xa8>
        mem = 1;
 8006456:	2301      	movs	r3, #1
 8006458:	61bb      	str	r3, [r7, #24]
 800645a:	e010      	b.n	800647e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	689b      	ldr	r3, [r3, #8]
 8006460:	2b00      	cmp	r3, #0
 8006462:	d10c      	bne.n	800647e <osThreadNew+0xca>
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	68db      	ldr	r3, [r3, #12]
 8006468:	2b00      	cmp	r3, #0
 800646a:	d108      	bne.n	800647e <osThreadNew+0xca>
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	691b      	ldr	r3, [r3, #16]
 8006470:	2b00      	cmp	r3, #0
 8006472:	d104      	bne.n	800647e <osThreadNew+0xca>
          mem = 0;
 8006474:	2300      	movs	r3, #0
 8006476:	61bb      	str	r3, [r7, #24]
 8006478:	e001      	b.n	800647e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800647a:	2300      	movs	r3, #0
 800647c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800647e:	69bb      	ldr	r3, [r7, #24]
 8006480:	2b01      	cmp	r3, #1
 8006482:	d110      	bne.n	80064a6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006488:	687a      	ldr	r2, [r7, #4]
 800648a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800648c:	9202      	str	r2, [sp, #8]
 800648e:	9301      	str	r3, [sp, #4]
 8006490:	69fb      	ldr	r3, [r7, #28]
 8006492:	9300      	str	r3, [sp, #0]
 8006494:	68bb      	ldr	r3, [r7, #8]
 8006496:	6a3a      	ldr	r2, [r7, #32]
 8006498:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800649a:	68f8      	ldr	r0, [r7, #12]
 800649c:	f001 fd66 	bl	8007f6c <xTaskCreateStatic>
 80064a0:	4603      	mov	r3, r0
 80064a2:	613b      	str	r3, [r7, #16]
 80064a4:	e013      	b.n	80064ce <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80064a6:	69bb      	ldr	r3, [r7, #24]
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d110      	bne.n	80064ce <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80064ac:	6a3b      	ldr	r3, [r7, #32]
 80064ae:	b29a      	uxth	r2, r3
 80064b0:	f107 0310 	add.w	r3, r7, #16
 80064b4:	9301      	str	r3, [sp, #4]
 80064b6:	69fb      	ldr	r3, [r7, #28]
 80064b8:	9300      	str	r3, [sp, #0]
 80064ba:	68bb      	ldr	r3, [r7, #8]
 80064bc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80064be:	68f8      	ldr	r0, [r7, #12]
 80064c0:	f001 fdb4 	bl	800802c <xTaskCreate>
 80064c4:	4603      	mov	r3, r0
 80064c6:	2b01      	cmp	r3, #1
 80064c8:	d001      	beq.n	80064ce <osThreadNew+0x11a>
            hTask = NULL;
 80064ca:	2300      	movs	r3, #0
 80064cc:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80064ce:	693b      	ldr	r3, [r7, #16]
}
 80064d0:	4618      	mov	r0, r3
 80064d2:	3728      	adds	r7, #40	@ 0x28
 80064d4:	46bd      	mov	sp, r7
 80064d6:	bd80      	pop	{r7, pc}

080064d8 <osThreadYield>:
  }

  return (prio);
}

osStatus_t osThreadYield (void) {
 80064d8:	b480      	push	{r7}
 80064da:	b083      	sub	sp, #12
 80064dc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80064de:	f3ef 8305 	mrs	r3, IPSR
 80064e2:	603b      	str	r3, [r7, #0]
  return(result);
 80064e4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d003      	beq.n	80064f2 <osThreadYield+0x1a>
    stat = osErrorISR;
 80064ea:	f06f 0305 	mvn.w	r3, #5
 80064ee:	607b      	str	r3, [r7, #4]
 80064f0:	e009      	b.n	8006506 <osThreadYield+0x2e>
  } else {
    stat = osOK;
 80064f2:	2300      	movs	r3, #0
 80064f4:	607b      	str	r3, [r7, #4]
    taskYIELD();
 80064f6:	4b07      	ldr	r3, [pc, #28]	@ (8006514 <osThreadYield+0x3c>)
 80064f8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80064fc:	601a      	str	r2, [r3, #0]
 80064fe:	f3bf 8f4f 	dsb	sy
 8006502:	f3bf 8f6f 	isb	sy
  }

  return (stat);
 8006506:	687b      	ldr	r3, [r7, #4]
}
 8006508:	4618      	mov	r0, r3
 800650a:	370c      	adds	r7, #12
 800650c:	46bd      	mov	sp, r7
 800650e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006512:	4770      	bx	lr
 8006514:	e000ed04 	.word	0xe000ed04

08006518 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8006518:	b580      	push	{r7, lr}
 800651a:	b084      	sub	sp, #16
 800651c:	af00      	add	r7, sp, #0
 800651e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006520:	f3ef 8305 	mrs	r3, IPSR
 8006524:	60bb      	str	r3, [r7, #8]
  return(result);
 8006526:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006528:	2b00      	cmp	r3, #0
 800652a:	d003      	beq.n	8006534 <osDelay+0x1c>
    stat = osErrorISR;
 800652c:	f06f 0305 	mvn.w	r3, #5
 8006530:	60fb      	str	r3, [r7, #12]
 8006532:	e007      	b.n	8006544 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8006534:	2300      	movs	r3, #0
 8006536:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2b00      	cmp	r3, #0
 800653c:	d002      	beq.n	8006544 <osDelay+0x2c>
      vTaskDelay(ticks);
 800653e:	6878      	ldr	r0, [r7, #4]
 8006540:	f001 fed2 	bl	80082e8 <vTaskDelay>
    }
  }

  return (stat);
 8006544:	68fb      	ldr	r3, [r7, #12]
}
 8006546:	4618      	mov	r0, r3
 8006548:	3710      	adds	r7, #16
 800654a:	46bd      	mov	sp, r7
 800654c:	bd80      	pop	{r7, pc}

0800654e <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 800654e:	b580      	push	{r7, lr}
 8006550:	b086      	sub	sp, #24
 8006552:	af00      	add	r7, sp, #0
 8006554:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 8006556:	2300      	movs	r3, #0
 8006558:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800655a:	f3ef 8305 	mrs	r3, IPSR
 800655e:	60fb      	str	r3, [r7, #12]
  return(result);
 8006560:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 8006562:	2b00      	cmp	r3, #0
 8006564:	d12d      	bne.n	80065c2 <osEventFlagsNew+0x74>
    mem = -1;
 8006566:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800656a:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	2b00      	cmp	r3, #0
 8006570:	d015      	beq.n	800659e <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	689b      	ldr	r3, [r3, #8]
 8006576:	2b00      	cmp	r3, #0
 8006578:	d006      	beq.n	8006588 <osEventFlagsNew+0x3a>
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	68db      	ldr	r3, [r3, #12]
 800657e:	2b1f      	cmp	r3, #31
 8006580:	d902      	bls.n	8006588 <osEventFlagsNew+0x3a>
        mem = 1;
 8006582:	2301      	movs	r3, #1
 8006584:	613b      	str	r3, [r7, #16]
 8006586:	e00c      	b.n	80065a2 <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	689b      	ldr	r3, [r3, #8]
 800658c:	2b00      	cmp	r3, #0
 800658e:	d108      	bne.n	80065a2 <osEventFlagsNew+0x54>
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	68db      	ldr	r3, [r3, #12]
 8006594:	2b00      	cmp	r3, #0
 8006596:	d104      	bne.n	80065a2 <osEventFlagsNew+0x54>
          mem = 0;
 8006598:	2300      	movs	r3, #0
 800659a:	613b      	str	r3, [r7, #16]
 800659c:	e001      	b.n	80065a2 <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 800659e:	2300      	movs	r3, #0
 80065a0:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 80065a2:	693b      	ldr	r3, [r7, #16]
 80065a4:	2b01      	cmp	r3, #1
 80065a6:	d106      	bne.n	80065b6 <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	689b      	ldr	r3, [r3, #8]
 80065ac:	4618      	mov	r0, r3
 80065ae:	f000 fa07 	bl	80069c0 <xEventGroupCreateStatic>
 80065b2:	6178      	str	r0, [r7, #20]
 80065b4:	e005      	b.n	80065c2 <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 80065b6:	693b      	ldr	r3, [r7, #16]
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d102      	bne.n	80065c2 <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 80065bc:	f000 fa39 	bl	8006a32 <xEventGroupCreate>
 80065c0:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 80065c2:	697b      	ldr	r3, [r7, #20]
}
 80065c4:	4618      	mov	r0, r3
 80065c6:	3718      	adds	r7, #24
 80065c8:	46bd      	mov	sp, r7
 80065ca:	bd80      	pop	{r7, pc}

080065cc <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 80065cc:	b580      	push	{r7, lr}
 80065ce:	b086      	sub	sp, #24
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	6078      	str	r0, [r7, #4]
 80065d4:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 80065da:	693b      	ldr	r3, [r7, #16]
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d003      	beq.n	80065e8 <osEventFlagsSet+0x1c>
 80065e0:	683b      	ldr	r3, [r7, #0]
 80065e2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80065e6:	d303      	bcc.n	80065f0 <osEventFlagsSet+0x24>
    rflags = (uint32_t)osErrorParameter;
 80065e8:	f06f 0303 	mvn.w	r3, #3
 80065ec:	617b      	str	r3, [r7, #20]
 80065ee:	e028      	b.n	8006642 <osEventFlagsSet+0x76>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80065f0:	f3ef 8305 	mrs	r3, IPSR
 80065f4:	60fb      	str	r3, [r7, #12]
  return(result);
 80065f6:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d01d      	beq.n	8006638 <osEventFlagsSet+0x6c>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 80065fc:	2300      	movs	r3, #0
 80065fe:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8006600:	f107 0308 	add.w	r3, r7, #8
 8006604:	461a      	mov	r2, r3
 8006606:	6839      	ldr	r1, [r7, #0]
 8006608:	6938      	ldr	r0, [r7, #16]
 800660a:	f000 fbbb 	bl	8006d84 <xEventGroupSetBitsFromISR>
 800660e:	4603      	mov	r3, r0
 8006610:	2b00      	cmp	r3, #0
 8006612:	d103      	bne.n	800661c <osEventFlagsSet+0x50>
      rflags = (uint32_t)osErrorResource;
 8006614:	f06f 0302 	mvn.w	r3, #2
 8006618:	617b      	str	r3, [r7, #20]
 800661a:	e012      	b.n	8006642 <osEventFlagsSet+0x76>
    } else {
      rflags = flags;
 800661c:	683b      	ldr	r3, [r7, #0]
 800661e:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 8006620:	68bb      	ldr	r3, [r7, #8]
 8006622:	2b00      	cmp	r3, #0
 8006624:	d00d      	beq.n	8006642 <osEventFlagsSet+0x76>
 8006626:	4b09      	ldr	r3, [pc, #36]	@ (800664c <osEventFlagsSet+0x80>)
 8006628:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800662c:	601a      	str	r2, [r3, #0]
 800662e:	f3bf 8f4f 	dsb	sy
 8006632:	f3bf 8f6f 	isb	sy
 8006636:	e004      	b.n	8006642 <osEventFlagsSet+0x76>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 8006638:	6839      	ldr	r1, [r7, #0]
 800663a:	6938      	ldr	r0, [r7, #16]
 800663c:	f000 fae6 	bl	8006c0c <xEventGroupSetBits>
 8006640:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8006642:	697b      	ldr	r3, [r7, #20]
}
 8006644:	4618      	mov	r0, r3
 8006646:	3718      	adds	r7, #24
 8006648:	46bd      	mov	sp, r7
 800664a:	bd80      	pop	{r7, pc}
 800664c:	e000ed04 	.word	0xe000ed04

08006650 <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 8006650:	b580      	push	{r7, lr}
 8006652:	b08c      	sub	sp, #48	@ 0x30
 8006654:	af02      	add	r7, sp, #8
 8006656:	60f8      	str	r0, [r7, #12]
 8006658:	60b9      	str	r1, [r7, #8]
 800665a:	607a      	str	r2, [r7, #4]
 800665c:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8006662:	69bb      	ldr	r3, [r7, #24]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d003      	beq.n	8006670 <osEventFlagsWait+0x20>
 8006668:	68bb      	ldr	r3, [r7, #8]
 800666a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800666e:	d303      	bcc.n	8006678 <osEventFlagsWait+0x28>
    rflags = (uint32_t)osErrorParameter;
 8006670:	f06f 0303 	mvn.w	r3, #3
 8006674:	61fb      	str	r3, [r7, #28]
 8006676:	e04b      	b.n	8006710 <osEventFlagsWait+0xc0>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006678:	f3ef 8305 	mrs	r3, IPSR
 800667c:	617b      	str	r3, [r7, #20]
  return(result);
 800667e:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8006680:	2b00      	cmp	r3, #0
 8006682:	d003      	beq.n	800668c <osEventFlagsWait+0x3c>
    rflags = (uint32_t)osErrorISR;
 8006684:	f06f 0305 	mvn.w	r3, #5
 8006688:	61fb      	str	r3, [r7, #28]
 800668a:	e041      	b.n	8006710 <osEventFlagsWait+0xc0>
  }
  else {
    if (options & osFlagsWaitAll) {
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	f003 0301 	and.w	r3, r3, #1
 8006692:	2b00      	cmp	r3, #0
 8006694:	d002      	beq.n	800669c <osEventFlagsWait+0x4c>
      wait_all = pdTRUE;
 8006696:	2301      	movs	r3, #1
 8006698:	627b      	str	r3, [r7, #36]	@ 0x24
 800669a:	e001      	b.n	80066a0 <osEventFlagsWait+0x50>
    } else {
      wait_all = pdFAIL;
 800669c:	2300      	movs	r3, #0
 800669e:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    if (options & osFlagsNoClear) {
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	f003 0302 	and.w	r3, r3, #2
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d002      	beq.n	80066b0 <osEventFlagsWait+0x60>
      exit_clr = pdFAIL;
 80066aa:	2300      	movs	r3, #0
 80066ac:	623b      	str	r3, [r7, #32]
 80066ae:	e001      	b.n	80066b4 <osEventFlagsWait+0x64>
    } else {
      exit_clr = pdTRUE;
 80066b0:	2301      	movs	r3, #1
 80066b2:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 80066b4:	683b      	ldr	r3, [r7, #0]
 80066b6:	9300      	str	r3, [sp, #0]
 80066b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066ba:	6a3a      	ldr	r2, [r7, #32]
 80066bc:	68b9      	ldr	r1, [r7, #8]
 80066be:	69b8      	ldr	r0, [r7, #24]
 80066c0:	f000 f9d2 	bl	8006a68 <xEventGroupWaitBits>
 80066c4:	61f8      	str	r0, [r7, #28]

    if (options & osFlagsWaitAll) {
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	f003 0301 	and.w	r3, r3, #1
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d010      	beq.n	80066f2 <osEventFlagsWait+0xa2>
      if ((flags & rflags) != flags) {
 80066d0:	68ba      	ldr	r2, [r7, #8]
 80066d2:	69fb      	ldr	r3, [r7, #28]
 80066d4:	4013      	ands	r3, r2
 80066d6:	68ba      	ldr	r2, [r7, #8]
 80066d8:	429a      	cmp	r2, r3
 80066da:	d019      	beq.n	8006710 <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 80066dc:	683b      	ldr	r3, [r7, #0]
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d003      	beq.n	80066ea <osEventFlagsWait+0x9a>
          rflags = (uint32_t)osErrorTimeout;
 80066e2:	f06f 0301 	mvn.w	r3, #1
 80066e6:	61fb      	str	r3, [r7, #28]
 80066e8:	e012      	b.n	8006710 <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 80066ea:	f06f 0302 	mvn.w	r3, #2
 80066ee:	61fb      	str	r3, [r7, #28]
 80066f0:	e00e      	b.n	8006710 <osEventFlagsWait+0xc0>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 80066f2:	68ba      	ldr	r2, [r7, #8]
 80066f4:	69fb      	ldr	r3, [r7, #28]
 80066f6:	4013      	ands	r3, r2
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d109      	bne.n	8006710 <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 80066fc:	683b      	ldr	r3, [r7, #0]
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d003      	beq.n	800670a <osEventFlagsWait+0xba>
          rflags = (uint32_t)osErrorTimeout;
 8006702:	f06f 0301 	mvn.w	r3, #1
 8006706:	61fb      	str	r3, [r7, #28]
 8006708:	e002      	b.n	8006710 <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 800670a:	f06f 0302 	mvn.w	r3, #2
 800670e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 8006710:	69fb      	ldr	r3, [r7, #28]
}
 8006712:	4618      	mov	r0, r3
 8006714:	3728      	adds	r7, #40	@ 0x28
 8006716:	46bd      	mov	sp, r7
 8006718:	bd80      	pop	{r7, pc}

0800671a <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800671a:	b580      	push	{r7, lr}
 800671c:	b08a      	sub	sp, #40	@ 0x28
 800671e:	af02      	add	r7, sp, #8
 8006720:	60f8      	str	r0, [r7, #12]
 8006722:	60b9      	str	r1, [r7, #8]
 8006724:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8006726:	2300      	movs	r3, #0
 8006728:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800672a:	f3ef 8305 	mrs	r3, IPSR
 800672e:	613b      	str	r3, [r7, #16]
  return(result);
 8006730:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8006732:	2b00      	cmp	r3, #0
 8006734:	d175      	bne.n	8006822 <osSemaphoreNew+0x108>
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	2b00      	cmp	r3, #0
 800673a:	d072      	beq.n	8006822 <osSemaphoreNew+0x108>
 800673c:	68ba      	ldr	r2, [r7, #8]
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	429a      	cmp	r2, r3
 8006742:	d86e      	bhi.n	8006822 <osSemaphoreNew+0x108>
    mem = -1;
 8006744:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006748:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	2b00      	cmp	r3, #0
 800674e:	d015      	beq.n	800677c <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	689b      	ldr	r3, [r3, #8]
 8006754:	2b00      	cmp	r3, #0
 8006756:	d006      	beq.n	8006766 <osSemaphoreNew+0x4c>
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	68db      	ldr	r3, [r3, #12]
 800675c:	2b4f      	cmp	r3, #79	@ 0x4f
 800675e:	d902      	bls.n	8006766 <osSemaphoreNew+0x4c>
        mem = 1;
 8006760:	2301      	movs	r3, #1
 8006762:	61bb      	str	r3, [r7, #24]
 8006764:	e00c      	b.n	8006780 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	689b      	ldr	r3, [r3, #8]
 800676a:	2b00      	cmp	r3, #0
 800676c:	d108      	bne.n	8006780 <osSemaphoreNew+0x66>
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	68db      	ldr	r3, [r3, #12]
 8006772:	2b00      	cmp	r3, #0
 8006774:	d104      	bne.n	8006780 <osSemaphoreNew+0x66>
          mem = 0;
 8006776:	2300      	movs	r3, #0
 8006778:	61bb      	str	r3, [r7, #24]
 800677a:	e001      	b.n	8006780 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800677c:	2300      	movs	r3, #0
 800677e:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8006780:	69bb      	ldr	r3, [r7, #24]
 8006782:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006786:	d04c      	beq.n	8006822 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	2b01      	cmp	r3, #1
 800678c:	d128      	bne.n	80067e0 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800678e:	69bb      	ldr	r3, [r7, #24]
 8006790:	2b01      	cmp	r3, #1
 8006792:	d10a      	bne.n	80067aa <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	689b      	ldr	r3, [r3, #8]
 8006798:	2203      	movs	r2, #3
 800679a:	9200      	str	r2, [sp, #0]
 800679c:	2200      	movs	r2, #0
 800679e:	2100      	movs	r1, #0
 80067a0:	2001      	movs	r0, #1
 80067a2:	f000 fc21 	bl	8006fe8 <xQueueGenericCreateStatic>
 80067a6:	61f8      	str	r0, [r7, #28]
 80067a8:	e005      	b.n	80067b6 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 80067aa:	2203      	movs	r2, #3
 80067ac:	2100      	movs	r1, #0
 80067ae:	2001      	movs	r0, #1
 80067b0:	f000 fc97 	bl	80070e2 <xQueueGenericCreate>
 80067b4:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 80067b6:	69fb      	ldr	r3, [r7, #28]
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d022      	beq.n	8006802 <osSemaphoreNew+0xe8>
 80067bc:	68bb      	ldr	r3, [r7, #8]
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d01f      	beq.n	8006802 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80067c2:	2300      	movs	r3, #0
 80067c4:	2200      	movs	r2, #0
 80067c6:	2100      	movs	r1, #0
 80067c8:	69f8      	ldr	r0, [r7, #28]
 80067ca:	f000 fd57 	bl	800727c <xQueueGenericSend>
 80067ce:	4603      	mov	r3, r0
 80067d0:	2b01      	cmp	r3, #1
 80067d2:	d016      	beq.n	8006802 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 80067d4:	69f8      	ldr	r0, [r7, #28]
 80067d6:	f001 f9f5 	bl	8007bc4 <vQueueDelete>
            hSemaphore = NULL;
 80067da:	2300      	movs	r3, #0
 80067dc:	61fb      	str	r3, [r7, #28]
 80067de:	e010      	b.n	8006802 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 80067e0:	69bb      	ldr	r3, [r7, #24]
 80067e2:	2b01      	cmp	r3, #1
 80067e4:	d108      	bne.n	80067f8 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	689b      	ldr	r3, [r3, #8]
 80067ea:	461a      	mov	r2, r3
 80067ec:	68b9      	ldr	r1, [r7, #8]
 80067ee:	68f8      	ldr	r0, [r7, #12]
 80067f0:	f000 fcd5 	bl	800719e <xQueueCreateCountingSemaphoreStatic>
 80067f4:	61f8      	str	r0, [r7, #28]
 80067f6:	e004      	b.n	8006802 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80067f8:	68b9      	ldr	r1, [r7, #8]
 80067fa:	68f8      	ldr	r0, [r7, #12]
 80067fc:	f000 fd08 	bl	8007210 <xQueueCreateCountingSemaphore>
 8006800:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8006802:	69fb      	ldr	r3, [r7, #28]
 8006804:	2b00      	cmp	r3, #0
 8006806:	d00c      	beq.n	8006822 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	2b00      	cmp	r3, #0
 800680c:	d003      	beq.n	8006816 <osSemaphoreNew+0xfc>
          name = attr->name;
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	617b      	str	r3, [r7, #20]
 8006814:	e001      	b.n	800681a <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8006816:	2300      	movs	r3, #0
 8006818:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800681a:	6979      	ldr	r1, [r7, #20]
 800681c:	69f8      	ldr	r0, [r7, #28]
 800681e:	f001 fb1d 	bl	8007e5c <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8006822:	69fb      	ldr	r3, [r7, #28]
}
 8006824:	4618      	mov	r0, r3
 8006826:	3720      	adds	r7, #32
 8006828:	46bd      	mov	sp, r7
 800682a:	bd80      	pop	{r7, pc}

0800682c <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800682c:	b580      	push	{r7, lr}
 800682e:	b086      	sub	sp, #24
 8006830:	af00      	add	r7, sp, #0
 8006832:	6078      	str	r0, [r7, #4]
 8006834:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800683a:	2300      	movs	r3, #0
 800683c:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800683e:	693b      	ldr	r3, [r7, #16]
 8006840:	2b00      	cmp	r3, #0
 8006842:	d103      	bne.n	800684c <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8006844:	f06f 0303 	mvn.w	r3, #3
 8006848:	617b      	str	r3, [r7, #20]
 800684a:	e039      	b.n	80068c0 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800684c:	f3ef 8305 	mrs	r3, IPSR
 8006850:	60fb      	str	r3, [r7, #12]
  return(result);
 8006852:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8006854:	2b00      	cmp	r3, #0
 8006856:	d022      	beq.n	800689e <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8006858:	683b      	ldr	r3, [r7, #0]
 800685a:	2b00      	cmp	r3, #0
 800685c:	d003      	beq.n	8006866 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800685e:	f06f 0303 	mvn.w	r3, #3
 8006862:	617b      	str	r3, [r7, #20]
 8006864:	e02c      	b.n	80068c0 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8006866:	2300      	movs	r3, #0
 8006868:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800686a:	f107 0308 	add.w	r3, r7, #8
 800686e:	461a      	mov	r2, r3
 8006870:	2100      	movs	r1, #0
 8006872:	6938      	ldr	r0, [r7, #16]
 8006874:	f001 f924 	bl	8007ac0 <xQueueReceiveFromISR>
 8006878:	4603      	mov	r3, r0
 800687a:	2b01      	cmp	r3, #1
 800687c:	d003      	beq.n	8006886 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800687e:	f06f 0302 	mvn.w	r3, #2
 8006882:	617b      	str	r3, [r7, #20]
 8006884:	e01c      	b.n	80068c0 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8006886:	68bb      	ldr	r3, [r7, #8]
 8006888:	2b00      	cmp	r3, #0
 800688a:	d019      	beq.n	80068c0 <osSemaphoreAcquire+0x94>
 800688c:	4b0f      	ldr	r3, [pc, #60]	@ (80068cc <osSemaphoreAcquire+0xa0>)
 800688e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006892:	601a      	str	r2, [r3, #0]
 8006894:	f3bf 8f4f 	dsb	sy
 8006898:	f3bf 8f6f 	isb	sy
 800689c:	e010      	b.n	80068c0 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800689e:	6839      	ldr	r1, [r7, #0]
 80068a0:	6938      	ldr	r0, [r7, #16]
 80068a2:	f000 fffd 	bl	80078a0 <xQueueSemaphoreTake>
 80068a6:	4603      	mov	r3, r0
 80068a8:	2b01      	cmp	r3, #1
 80068aa:	d009      	beq.n	80068c0 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 80068ac:	683b      	ldr	r3, [r7, #0]
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d003      	beq.n	80068ba <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 80068b2:	f06f 0301 	mvn.w	r3, #1
 80068b6:	617b      	str	r3, [r7, #20]
 80068b8:	e002      	b.n	80068c0 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 80068ba:	f06f 0302 	mvn.w	r3, #2
 80068be:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80068c0:	697b      	ldr	r3, [r7, #20]
}
 80068c2:	4618      	mov	r0, r3
 80068c4:	3718      	adds	r7, #24
 80068c6:	46bd      	mov	sp, r7
 80068c8:	bd80      	pop	{r7, pc}
 80068ca:	bf00      	nop
 80068cc:	e000ed04 	.word	0xe000ed04

080068d0 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 80068d0:	b580      	push	{r7, lr}
 80068d2:	b086      	sub	sp, #24
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80068dc:	2300      	movs	r3, #0
 80068de:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80068e0:	693b      	ldr	r3, [r7, #16]
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d103      	bne.n	80068ee <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 80068e6:	f06f 0303 	mvn.w	r3, #3
 80068ea:	617b      	str	r3, [r7, #20]
 80068ec:	e02c      	b.n	8006948 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80068ee:	f3ef 8305 	mrs	r3, IPSR
 80068f2:	60fb      	str	r3, [r7, #12]
  return(result);
 80068f4:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d01a      	beq.n	8006930 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 80068fa:	2300      	movs	r3, #0
 80068fc:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80068fe:	f107 0308 	add.w	r3, r7, #8
 8006902:	4619      	mov	r1, r3
 8006904:	6938      	ldr	r0, [r7, #16]
 8006906:	f000 fe59 	bl	80075bc <xQueueGiveFromISR>
 800690a:	4603      	mov	r3, r0
 800690c:	2b01      	cmp	r3, #1
 800690e:	d003      	beq.n	8006918 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8006910:	f06f 0302 	mvn.w	r3, #2
 8006914:	617b      	str	r3, [r7, #20]
 8006916:	e017      	b.n	8006948 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8006918:	68bb      	ldr	r3, [r7, #8]
 800691a:	2b00      	cmp	r3, #0
 800691c:	d014      	beq.n	8006948 <osSemaphoreRelease+0x78>
 800691e:	4b0d      	ldr	r3, [pc, #52]	@ (8006954 <osSemaphoreRelease+0x84>)
 8006920:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006924:	601a      	str	r2, [r3, #0]
 8006926:	f3bf 8f4f 	dsb	sy
 800692a:	f3bf 8f6f 	isb	sy
 800692e:	e00b      	b.n	8006948 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8006930:	2300      	movs	r3, #0
 8006932:	2200      	movs	r2, #0
 8006934:	2100      	movs	r1, #0
 8006936:	6938      	ldr	r0, [r7, #16]
 8006938:	f000 fca0 	bl	800727c <xQueueGenericSend>
 800693c:	4603      	mov	r3, r0
 800693e:	2b01      	cmp	r3, #1
 8006940:	d002      	beq.n	8006948 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8006942:	f06f 0302 	mvn.w	r3, #2
 8006946:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8006948:	697b      	ldr	r3, [r7, #20]
}
 800694a:	4618      	mov	r0, r3
 800694c:	3718      	adds	r7, #24
 800694e:	46bd      	mov	sp, r7
 8006950:	bd80      	pop	{r7, pc}
 8006952:	bf00      	nop
 8006954:	e000ed04 	.word	0xe000ed04

08006958 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006958:	b480      	push	{r7}
 800695a:	b085      	sub	sp, #20
 800695c:	af00      	add	r7, sp, #0
 800695e:	60f8      	str	r0, [r7, #12]
 8006960:	60b9      	str	r1, [r7, #8]
 8006962:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	4a07      	ldr	r2, [pc, #28]	@ (8006984 <vApplicationGetIdleTaskMemory+0x2c>)
 8006968:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800696a:	68bb      	ldr	r3, [r7, #8]
 800696c:	4a06      	ldr	r2, [pc, #24]	@ (8006988 <vApplicationGetIdleTaskMemory+0x30>)
 800696e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	2280      	movs	r2, #128	@ 0x80
 8006974:	601a      	str	r2, [r3, #0]
}
 8006976:	bf00      	nop
 8006978:	3714      	adds	r7, #20
 800697a:	46bd      	mov	sp, r7
 800697c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006980:	4770      	bx	lr
 8006982:	bf00      	nop
 8006984:	20000b8c 	.word	0x20000b8c
 8006988:	20000c34 	.word	0x20000c34

0800698c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800698c:	b480      	push	{r7}
 800698e:	b085      	sub	sp, #20
 8006990:	af00      	add	r7, sp, #0
 8006992:	60f8      	str	r0, [r7, #12]
 8006994:	60b9      	str	r1, [r7, #8]
 8006996:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	4a07      	ldr	r2, [pc, #28]	@ (80069b8 <vApplicationGetTimerTaskMemory+0x2c>)
 800699c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800699e:	68bb      	ldr	r3, [r7, #8]
 80069a0:	4a06      	ldr	r2, [pc, #24]	@ (80069bc <vApplicationGetTimerTaskMemory+0x30>)
 80069a2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80069aa:	601a      	str	r2, [r3, #0]
}
 80069ac:	bf00      	nop
 80069ae:	3714      	adds	r7, #20
 80069b0:	46bd      	mov	sp, r7
 80069b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b6:	4770      	bx	lr
 80069b8:	20000e34 	.word	0x20000e34
 80069bc:	20000edc 	.word	0x20000edc

080069c0 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 80069c0:	b580      	push	{r7, lr}
 80069c2:	b086      	sub	sp, #24
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d10b      	bne.n	80069e6 <xEventGroupCreateStatic+0x26>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80069ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069d2:	f383 8811 	msr	BASEPRI, r3
 80069d6:	f3bf 8f6f 	isb	sy
 80069da:	f3bf 8f4f 	dsb	sy
 80069de:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80069e0:	bf00      	nop
 80069e2:	bf00      	nop
 80069e4:	e7fd      	b.n	80069e2 <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 80069e6:	2320      	movs	r3, #32
 80069e8:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 80069ea:	68bb      	ldr	r3, [r7, #8]
 80069ec:	2b20      	cmp	r3, #32
 80069ee:	d00b      	beq.n	8006a08 <xEventGroupCreateStatic+0x48>
	__asm volatile
 80069f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069f4:	f383 8811 	msr	BASEPRI, r3
 80069f8:	f3bf 8f6f 	isb	sy
 80069fc:	f3bf 8f4f 	dsb	sy
 8006a00:	60fb      	str	r3, [r7, #12]
}
 8006a02:	bf00      	nop
 8006a04:	bf00      	nop
 8006a06:	e7fd      	b.n	8006a04 <xEventGroupCreateStatic+0x44>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 8006a0c:	697b      	ldr	r3, [r7, #20]
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d00a      	beq.n	8006a28 <xEventGroupCreateStatic+0x68>
		{
			pxEventBits->uxEventBits = 0;
 8006a12:	697b      	ldr	r3, [r7, #20]
 8006a14:	2200      	movs	r2, #0
 8006a16:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8006a18:	697b      	ldr	r3, [r7, #20]
 8006a1a:	3304      	adds	r3, #4
 8006a1c:	4618      	mov	r0, r3
 8006a1e:	f000 f9c5 	bl	8006dac <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 8006a22:	697b      	ldr	r3, [r7, #20]
 8006a24:	2201      	movs	r2, #1
 8006a26:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 8006a28:	697b      	ldr	r3, [r7, #20]
	}
 8006a2a:	4618      	mov	r0, r3
 8006a2c:	3718      	adds	r7, #24
 8006a2e:	46bd      	mov	sp, r7
 8006a30:	bd80      	pop	{r7, pc}

08006a32 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 8006a32:	b580      	push	{r7, lr}
 8006a34:	b082      	sub	sp, #8
 8006a36:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8006a38:	2020      	movs	r0, #32
 8006a3a:	f003 f957 	bl	8009cec <pvPortMalloc>
 8006a3e:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d00a      	beq.n	8006a5c <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	2200      	movs	r2, #0
 8006a4a:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	3304      	adds	r3, #4
 8006a50:	4618      	mov	r0, r3
 8006a52:	f000 f9ab 	bl	8006dac <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	2200      	movs	r2, #0
 8006a5a:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 8006a5c:	687b      	ldr	r3, [r7, #4]
	}
 8006a5e:	4618      	mov	r0, r3
 8006a60:	3708      	adds	r7, #8
 8006a62:	46bd      	mov	sp, r7
 8006a64:	bd80      	pop	{r7, pc}
	...

08006a68 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 8006a68:	b580      	push	{r7, lr}
 8006a6a:	b090      	sub	sp, #64	@ 0x40
 8006a6c:	af00      	add	r7, sp, #0
 8006a6e:	60f8      	str	r0, [r7, #12]
 8006a70:	60b9      	str	r1, [r7, #8]
 8006a72:	607a      	str	r2, [r7, #4]
 8006a74:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	637b      	str	r3, [r7, #52]	@ 0x34
EventBits_t uxReturn, uxControlBits = 0;
 8006a7a:	2300      	movs	r3, #0
 8006a7c:	63bb      	str	r3, [r7, #56]	@ 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 8006a7e:	2300      	movs	r3, #0
 8006a80:	633b      	str	r3, [r7, #48]	@ 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d10b      	bne.n	8006aa0 <xEventGroupWaitBits+0x38>
	__asm volatile
 8006a88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a8c:	f383 8811 	msr	BASEPRI, r3
 8006a90:	f3bf 8f6f 	isb	sy
 8006a94:	f3bf 8f4f 	dsb	sy
 8006a98:	623b      	str	r3, [r7, #32]
}
 8006a9a:	bf00      	nop
 8006a9c:	bf00      	nop
 8006a9e:	e7fd      	b.n	8006a9c <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8006aa0:	68bb      	ldr	r3, [r7, #8]
 8006aa2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006aa6:	d30b      	bcc.n	8006ac0 <xEventGroupWaitBits+0x58>
	__asm volatile
 8006aa8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006aac:	f383 8811 	msr	BASEPRI, r3
 8006ab0:	f3bf 8f6f 	isb	sy
 8006ab4:	f3bf 8f4f 	dsb	sy
 8006ab8:	61fb      	str	r3, [r7, #28]
}
 8006aba:	bf00      	nop
 8006abc:	bf00      	nop
 8006abe:	e7fd      	b.n	8006abc <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 8006ac0:	68bb      	ldr	r3, [r7, #8]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d10b      	bne.n	8006ade <xEventGroupWaitBits+0x76>
	__asm volatile
 8006ac6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006aca:	f383 8811 	msr	BASEPRI, r3
 8006ace:	f3bf 8f6f 	isb	sy
 8006ad2:	f3bf 8f4f 	dsb	sy
 8006ad6:	61bb      	str	r3, [r7, #24]
}
 8006ad8:	bf00      	nop
 8006ada:	bf00      	nop
 8006adc:	e7fd      	b.n	8006ada <xEventGroupWaitBits+0x72>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006ade:	f002 f93f 	bl	8008d60 <xTaskGetSchedulerState>
 8006ae2:	4603      	mov	r3, r0
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d102      	bne.n	8006aee <xEventGroupWaitBits+0x86>
 8006ae8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d101      	bne.n	8006af2 <xEventGroupWaitBits+0x8a>
 8006aee:	2301      	movs	r3, #1
 8006af0:	e000      	b.n	8006af4 <xEventGroupWaitBits+0x8c>
 8006af2:	2300      	movs	r3, #0
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d10b      	bne.n	8006b10 <xEventGroupWaitBits+0xa8>
	__asm volatile
 8006af8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006afc:	f383 8811 	msr	BASEPRI, r3
 8006b00:	f3bf 8f6f 	isb	sy
 8006b04:	f3bf 8f4f 	dsb	sy
 8006b08:	617b      	str	r3, [r7, #20]
}
 8006b0a:	bf00      	nop
 8006b0c:	bf00      	nop
 8006b0e:	e7fd      	b.n	8006b0c <xEventGroupWaitBits+0xa4>
	}
	#endif

	vTaskSuspendAll();
 8006b10:	f001 fc90 	bl	8008434 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 8006b14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 8006b1a:	683a      	ldr	r2, [r7, #0]
 8006b1c:	68b9      	ldr	r1, [r7, #8]
 8006b1e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006b20:	f000 f90d 	bl	8006d3e <prvTestWaitCondition>
 8006b24:	62b8      	str	r0, [r7, #40]	@ 0x28

		if( xWaitConditionMet != pdFALSE )
 8006b26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d00e      	beq.n	8006b4a <xEventGroupWaitBits+0xe2>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 8006b2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTicksToWait = ( TickType_t ) 0;
 8006b30:	2300      	movs	r3, #0
 8006b32:	64bb      	str	r3, [r7, #72]	@ 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d028      	beq.n	8006b8c <xEventGroupWaitBits+0x124>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8006b3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b3c:	681a      	ldr	r2, [r3, #0]
 8006b3e:	68bb      	ldr	r3, [r7, #8]
 8006b40:	43db      	mvns	r3, r3
 8006b42:	401a      	ands	r2, r3
 8006b44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b46:	601a      	str	r2, [r3, #0]
 8006b48:	e020      	b.n	8006b8c <xEventGroupWaitBits+0x124>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 8006b4a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d104      	bne.n	8006b5a <xEventGroupWaitBits+0xf2>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 8006b50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b52:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTimeoutOccurred = pdTRUE;
 8006b54:	2301      	movs	r3, #1
 8006b56:	633b      	str	r3, [r7, #48]	@ 0x30
 8006b58:	e018      	b.n	8006b8c <xEventGroupWaitBits+0x124>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d003      	beq.n	8006b68 <xEventGroupWaitBits+0x100>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8006b60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b62:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006b66:	63bb      	str	r3, [r7, #56]	@ 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 8006b68:	683b      	ldr	r3, [r7, #0]
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d003      	beq.n	8006b76 <xEventGroupWaitBits+0x10e>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 8006b6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b70:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006b74:	63bb      	str	r3, [r7, #56]	@ 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 8006b76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b78:	1d18      	adds	r0, r3, #4
 8006b7a:	68ba      	ldr	r2, [r7, #8]
 8006b7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b7e:	4313      	orrs	r3, r2
 8006b80:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006b82:	4619      	mov	r1, r3
 8006b84:	f001 fe58 	bl	8008838 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 8006b88:	2300      	movs	r3, #0
 8006b8a:	63fb      	str	r3, [r7, #60]	@ 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 8006b8c:	f001 fc60 	bl	8008450 <xTaskResumeAll>
 8006b90:	6278      	str	r0, [r7, #36]	@ 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 8006b92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d031      	beq.n	8006bfc <xEventGroupWaitBits+0x194>
	{
		if( xAlreadyYielded == pdFALSE )
 8006b98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d107      	bne.n	8006bae <xEventGroupWaitBits+0x146>
		{
			portYIELD_WITHIN_API();
 8006b9e:	4b1a      	ldr	r3, [pc, #104]	@ (8006c08 <xEventGroupWaitBits+0x1a0>)
 8006ba0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006ba4:	601a      	str	r2, [r3, #0]
 8006ba6:	f3bf 8f4f 	dsb	sy
 8006baa:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 8006bae:	f002 fa51 	bl	8009054 <uxTaskResetEventItemValue>
 8006bb2:	63f8      	str	r0, [r7, #60]	@ 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8006bb4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006bb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d11a      	bne.n	8006bf4 <xEventGroupWaitBits+0x18c>
		{
			taskENTER_CRITICAL();
 8006bbe:	f002 ff73 	bl	8009aa8 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 8006bc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	63fb      	str	r3, [r7, #60]	@ 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8006bc8:	683a      	ldr	r2, [r7, #0]
 8006bca:	68b9      	ldr	r1, [r7, #8]
 8006bcc:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8006bce:	f000 f8b6 	bl	8006d3e <prvTestWaitCondition>
 8006bd2:	4603      	mov	r3, r0
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d009      	beq.n	8006bec <xEventGroupWaitBits+0x184>
				{
					if( xClearOnExit != pdFALSE )
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d006      	beq.n	8006bec <xEventGroupWaitBits+0x184>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8006bde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006be0:	681a      	ldr	r2, [r3, #0]
 8006be2:	68bb      	ldr	r3, [r7, #8]
 8006be4:	43db      	mvns	r3, r3
 8006be6:	401a      	ands	r2, r3
 8006be8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006bea:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 8006bec:	2301      	movs	r3, #1
 8006bee:	633b      	str	r3, [r7, #48]	@ 0x30
			}
			taskEXIT_CRITICAL();
 8006bf0:	f002 ff8c 	bl	8009b0c <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8006bf4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006bf6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8006bfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 8006bfc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006bfe:	4618      	mov	r0, r3
 8006c00:	3740      	adds	r7, #64	@ 0x40
 8006c02:	46bd      	mov	sp, r7
 8006c04:	bd80      	pop	{r7, pc}
 8006c06:	bf00      	nop
 8006c08:	e000ed04 	.word	0xe000ed04

08006c0c <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8006c0c:	b580      	push	{r7, lr}
 8006c0e:	b08e      	sub	sp, #56	@ 0x38
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	6078      	str	r0, [r7, #4]
 8006c14:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8006c16:	2300      	movs	r3, #0
 8006c18:	633b      	str	r3, [r7, #48]	@ 0x30
EventGroup_t *pxEventBits = xEventGroup;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	62bb      	str	r3, [r7, #40]	@ 0x28
BaseType_t xMatchFound = pdFALSE;
 8006c1e:	2300      	movs	r3, #0
 8006c20:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d10b      	bne.n	8006c40 <xEventGroupSetBits+0x34>
	__asm volatile
 8006c28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c2c:	f383 8811 	msr	BASEPRI, r3
 8006c30:	f3bf 8f6f 	isb	sy
 8006c34:	f3bf 8f4f 	dsb	sy
 8006c38:	613b      	str	r3, [r7, #16]
}
 8006c3a:	bf00      	nop
 8006c3c:	bf00      	nop
 8006c3e:	e7fd      	b.n	8006c3c <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8006c40:	683b      	ldr	r3, [r7, #0]
 8006c42:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006c46:	d30b      	bcc.n	8006c60 <xEventGroupSetBits+0x54>
	__asm volatile
 8006c48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c4c:	f383 8811 	msr	BASEPRI, r3
 8006c50:	f3bf 8f6f 	isb	sy
 8006c54:	f3bf 8f4f 	dsb	sy
 8006c58:	60fb      	str	r3, [r7, #12]
}
 8006c5a:	bf00      	nop
 8006c5c:	bf00      	nop
 8006c5e:	e7fd      	b.n	8006c5c <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 8006c60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c62:	3304      	adds	r3, #4
 8006c64:	627b      	str	r3, [r7, #36]	@ 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006c66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c68:	3308      	adds	r3, #8
 8006c6a:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 8006c6c:	f001 fbe2 	bl	8008434 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 8006c70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c72:	68db      	ldr	r3, [r3, #12]
 8006c74:	637b      	str	r3, [r7, #52]	@ 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 8006c76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c78:	681a      	ldr	r2, [r3, #0]
 8006c7a:	683b      	ldr	r3, [r7, #0]
 8006c7c:	431a      	orrs	r2, r3
 8006c7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c80:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 8006c82:	e03c      	b.n	8006cfe <xEventGroupSetBits+0xf2>
		{
			pxNext = listGET_NEXT( pxListItem );
 8006c84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c86:	685b      	ldr	r3, [r3, #4]
 8006c88:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 8006c8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 8006c90:	2300      	movs	r3, #0
 8006c92:	62fb      	str	r3, [r7, #44]	@ 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 8006c94:	69bb      	ldr	r3, [r7, #24]
 8006c96:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8006c9a:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 8006c9c:	69bb      	ldr	r3, [r7, #24]
 8006c9e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8006ca2:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 8006ca4:	697b      	ldr	r3, [r7, #20]
 8006ca6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d108      	bne.n	8006cc0 <xEventGroupSetBits+0xb4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8006cae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cb0:	681a      	ldr	r2, [r3, #0]
 8006cb2:	69bb      	ldr	r3, [r7, #24]
 8006cb4:	4013      	ands	r3, r2
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d00b      	beq.n	8006cd2 <xEventGroupSetBits+0xc6>
				{
					xMatchFound = pdTRUE;
 8006cba:	2301      	movs	r3, #1
 8006cbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006cbe:	e008      	b.n	8006cd2 <xEventGroupSetBits+0xc6>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 8006cc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cc2:	681a      	ldr	r2, [r3, #0]
 8006cc4:	69bb      	ldr	r3, [r7, #24]
 8006cc6:	4013      	ands	r3, r2
 8006cc8:	69ba      	ldr	r2, [r7, #24]
 8006cca:	429a      	cmp	r2, r3
 8006ccc:	d101      	bne.n	8006cd2 <xEventGroupSetBits+0xc6>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 8006cce:	2301      	movs	r3, #1
 8006cd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8006cd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d010      	beq.n	8006cfa <xEventGroupSetBits+0xee>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8006cd8:	697b      	ldr	r3, [r7, #20]
 8006cda:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d003      	beq.n	8006cea <xEventGroupSetBits+0xde>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8006ce2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006ce4:	69bb      	ldr	r3, [r7, #24]
 8006ce6:	4313      	orrs	r3, r2
 8006ce8:	633b      	str	r3, [r7, #48]	@ 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8006cea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006cf2:	4619      	mov	r1, r3
 8006cf4:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8006cf6:	f001 fe6d 	bl	80089d4 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8006cfa:	69fb      	ldr	r3, [r7, #28]
 8006cfc:	637b      	str	r3, [r7, #52]	@ 0x34
		while( pxListItem != pxListEnd )
 8006cfe:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006d00:	6a3b      	ldr	r3, [r7, #32]
 8006d02:	429a      	cmp	r2, r3
 8006d04:	d1be      	bne.n	8006c84 <xEventGroupSetBits+0x78>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8006d06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d08:	681a      	ldr	r2, [r3, #0]
 8006d0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d0c:	43db      	mvns	r3, r3
 8006d0e:	401a      	ands	r2, r3
 8006d10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d12:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 8006d14:	f001 fb9c 	bl	8008450 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8006d18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d1a:	681b      	ldr	r3, [r3, #0]
}
 8006d1c:	4618      	mov	r0, r3
 8006d1e:	3738      	adds	r7, #56	@ 0x38
 8006d20:	46bd      	mov	sp, r7
 8006d22:	bd80      	pop	{r7, pc}

08006d24 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 8006d24:	b580      	push	{r7, lr}
 8006d26:	b082      	sub	sp, #8
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	6078      	str	r0, [r7, #4]
 8006d2c:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 8006d2e:	6839      	ldr	r1, [r7, #0]
 8006d30:	6878      	ldr	r0, [r7, #4]
 8006d32:	f7ff ff6b 	bl	8006c0c <xEventGroupSetBits>
}
 8006d36:	bf00      	nop
 8006d38:	3708      	adds	r7, #8
 8006d3a:	46bd      	mov	sp, r7
 8006d3c:	bd80      	pop	{r7, pc}

08006d3e <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 8006d3e:	b480      	push	{r7}
 8006d40:	b087      	sub	sp, #28
 8006d42:	af00      	add	r7, sp, #0
 8006d44:	60f8      	str	r0, [r7, #12]
 8006d46:	60b9      	str	r1, [r7, #8]
 8006d48:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 8006d4a:	2300      	movs	r3, #0
 8006d4c:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d107      	bne.n	8006d64 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8006d54:	68fa      	ldr	r2, [r7, #12]
 8006d56:	68bb      	ldr	r3, [r7, #8]
 8006d58:	4013      	ands	r3, r2
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d00a      	beq.n	8006d74 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8006d5e:	2301      	movs	r3, #1
 8006d60:	617b      	str	r3, [r7, #20]
 8006d62:	e007      	b.n	8006d74 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8006d64:	68fa      	ldr	r2, [r7, #12]
 8006d66:	68bb      	ldr	r3, [r7, #8]
 8006d68:	4013      	ands	r3, r2
 8006d6a:	68ba      	ldr	r2, [r7, #8]
 8006d6c:	429a      	cmp	r2, r3
 8006d6e:	d101      	bne.n	8006d74 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8006d70:	2301      	movs	r3, #1
 8006d72:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 8006d74:	697b      	ldr	r3, [r7, #20]
}
 8006d76:	4618      	mov	r0, r3
 8006d78:	371c      	adds	r7, #28
 8006d7a:	46bd      	mov	sp, r7
 8006d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d80:	4770      	bx	lr
	...

08006d84 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8006d84:	b580      	push	{r7, lr}
 8006d86:	b086      	sub	sp, #24
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	60f8      	str	r0, [r7, #12]
 8006d8c:	60b9      	str	r1, [r7, #8]
 8006d8e:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	68ba      	ldr	r2, [r7, #8]
 8006d94:	68f9      	ldr	r1, [r7, #12]
 8006d96:	4804      	ldr	r0, [pc, #16]	@ (8006da8 <xEventGroupSetBitsFromISR+0x24>)
 8006d98:	f002 fd36 	bl	8009808 <xTimerPendFunctionCallFromISR>
 8006d9c:	6178      	str	r0, [r7, #20]

		return xReturn;
 8006d9e:	697b      	ldr	r3, [r7, #20]
	}
 8006da0:	4618      	mov	r0, r3
 8006da2:	3718      	adds	r7, #24
 8006da4:	46bd      	mov	sp, r7
 8006da6:	bd80      	pop	{r7, pc}
 8006da8:	08006d25 	.word	0x08006d25

08006dac <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006dac:	b480      	push	{r7}
 8006dae:	b083      	sub	sp, #12
 8006db0:	af00      	add	r7, sp, #0
 8006db2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	f103 0208 	add.w	r2, r3, #8
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006dc4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	f103 0208 	add.w	r2, r3, #8
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	f103 0208 	add.w	r2, r3, #8
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	2200      	movs	r2, #0
 8006dde:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006de0:	bf00      	nop
 8006de2:	370c      	adds	r7, #12
 8006de4:	46bd      	mov	sp, r7
 8006de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dea:	4770      	bx	lr

08006dec <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006dec:	b480      	push	{r7}
 8006dee:	b083      	sub	sp, #12
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	2200      	movs	r2, #0
 8006df8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006dfa:	bf00      	nop
 8006dfc:	370c      	adds	r7, #12
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e04:	4770      	bx	lr

08006e06 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006e06:	b480      	push	{r7}
 8006e08:	b085      	sub	sp, #20
 8006e0a:	af00      	add	r7, sp, #0
 8006e0c:	6078      	str	r0, [r7, #4]
 8006e0e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	685b      	ldr	r3, [r3, #4]
 8006e14:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006e16:	683b      	ldr	r3, [r7, #0]
 8006e18:	68fa      	ldr	r2, [r7, #12]
 8006e1a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	689a      	ldr	r2, [r3, #8]
 8006e20:	683b      	ldr	r3, [r7, #0]
 8006e22:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	689b      	ldr	r3, [r3, #8]
 8006e28:	683a      	ldr	r2, [r7, #0]
 8006e2a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	683a      	ldr	r2, [r7, #0]
 8006e30:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006e32:	683b      	ldr	r3, [r7, #0]
 8006e34:	687a      	ldr	r2, [r7, #4]
 8006e36:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	1c5a      	adds	r2, r3, #1
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	601a      	str	r2, [r3, #0]
}
 8006e42:	bf00      	nop
 8006e44:	3714      	adds	r7, #20
 8006e46:	46bd      	mov	sp, r7
 8006e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4c:	4770      	bx	lr

08006e4e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006e4e:	b480      	push	{r7}
 8006e50:	b085      	sub	sp, #20
 8006e52:	af00      	add	r7, sp, #0
 8006e54:	6078      	str	r0, [r7, #4]
 8006e56:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006e58:	683b      	ldr	r3, [r7, #0]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006e5e:	68bb      	ldr	r3, [r7, #8]
 8006e60:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006e64:	d103      	bne.n	8006e6e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	691b      	ldr	r3, [r3, #16]
 8006e6a:	60fb      	str	r3, [r7, #12]
 8006e6c:	e00c      	b.n	8006e88 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	3308      	adds	r3, #8
 8006e72:	60fb      	str	r3, [r7, #12]
 8006e74:	e002      	b.n	8006e7c <vListInsert+0x2e>
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	685b      	ldr	r3, [r3, #4]
 8006e7a:	60fb      	str	r3, [r7, #12]
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	685b      	ldr	r3, [r3, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	68ba      	ldr	r2, [r7, #8]
 8006e84:	429a      	cmp	r2, r3
 8006e86:	d2f6      	bcs.n	8006e76 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	685a      	ldr	r2, [r3, #4]
 8006e8c:	683b      	ldr	r3, [r7, #0]
 8006e8e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006e90:	683b      	ldr	r3, [r7, #0]
 8006e92:	685b      	ldr	r3, [r3, #4]
 8006e94:	683a      	ldr	r2, [r7, #0]
 8006e96:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006e98:	683b      	ldr	r3, [r7, #0]
 8006e9a:	68fa      	ldr	r2, [r7, #12]
 8006e9c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	683a      	ldr	r2, [r7, #0]
 8006ea2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006ea4:	683b      	ldr	r3, [r7, #0]
 8006ea6:	687a      	ldr	r2, [r7, #4]
 8006ea8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	1c5a      	adds	r2, r3, #1
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	601a      	str	r2, [r3, #0]
}
 8006eb4:	bf00      	nop
 8006eb6:	3714      	adds	r7, #20
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ebe:	4770      	bx	lr

08006ec0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006ec0:	b480      	push	{r7}
 8006ec2:	b085      	sub	sp, #20
 8006ec4:	af00      	add	r7, sp, #0
 8006ec6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	691b      	ldr	r3, [r3, #16]
 8006ecc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	685b      	ldr	r3, [r3, #4]
 8006ed2:	687a      	ldr	r2, [r7, #4]
 8006ed4:	6892      	ldr	r2, [r2, #8]
 8006ed6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	689b      	ldr	r3, [r3, #8]
 8006edc:	687a      	ldr	r2, [r7, #4]
 8006ede:	6852      	ldr	r2, [r2, #4]
 8006ee0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	685b      	ldr	r3, [r3, #4]
 8006ee6:	687a      	ldr	r2, [r7, #4]
 8006ee8:	429a      	cmp	r2, r3
 8006eea:	d103      	bne.n	8006ef4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	689a      	ldr	r2, [r3, #8]
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	2200      	movs	r2, #0
 8006ef8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	1e5a      	subs	r2, r3, #1
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	681b      	ldr	r3, [r3, #0]
}
 8006f08:	4618      	mov	r0, r3
 8006f0a:	3714      	adds	r7, #20
 8006f0c:	46bd      	mov	sp, r7
 8006f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f12:	4770      	bx	lr

08006f14 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006f14:	b580      	push	{r7, lr}
 8006f16:	b084      	sub	sp, #16
 8006f18:	af00      	add	r7, sp, #0
 8006f1a:	6078      	str	r0, [r7, #4]
 8006f1c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d10b      	bne.n	8006f40 <xQueueGenericReset+0x2c>
	__asm volatile
 8006f28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f2c:	f383 8811 	msr	BASEPRI, r3
 8006f30:	f3bf 8f6f 	isb	sy
 8006f34:	f3bf 8f4f 	dsb	sy
 8006f38:	60bb      	str	r3, [r7, #8]
}
 8006f3a:	bf00      	nop
 8006f3c:	bf00      	nop
 8006f3e:	e7fd      	b.n	8006f3c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006f40:	f002 fdb2 	bl	8009aa8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	681a      	ldr	r2, [r3, #0]
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f4c:	68f9      	ldr	r1, [r7, #12]
 8006f4e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006f50:	fb01 f303 	mul.w	r3, r1, r3
 8006f54:	441a      	add	r2, r3
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	681a      	ldr	r2, [r3, #0]
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	681a      	ldr	r2, [r3, #0]
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f70:	3b01      	subs	r3, #1
 8006f72:	68f9      	ldr	r1, [r7, #12]
 8006f74:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006f76:	fb01 f303 	mul.w	r3, r1, r3
 8006f7a:	441a      	add	r2, r3
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	22ff      	movs	r2, #255	@ 0xff
 8006f84:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	22ff      	movs	r2, #255	@ 0xff
 8006f8c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8006f90:	683b      	ldr	r3, [r7, #0]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d114      	bne.n	8006fc0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	691b      	ldr	r3, [r3, #16]
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d01a      	beq.n	8006fd4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	3310      	adds	r3, #16
 8006fa2:	4618      	mov	r0, r3
 8006fa4:	f001 fcb2 	bl	800890c <xTaskRemoveFromEventList>
 8006fa8:	4603      	mov	r3, r0
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d012      	beq.n	8006fd4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006fae:	4b0d      	ldr	r3, [pc, #52]	@ (8006fe4 <xQueueGenericReset+0xd0>)
 8006fb0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006fb4:	601a      	str	r2, [r3, #0]
 8006fb6:	f3bf 8f4f 	dsb	sy
 8006fba:	f3bf 8f6f 	isb	sy
 8006fbe:	e009      	b.n	8006fd4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	3310      	adds	r3, #16
 8006fc4:	4618      	mov	r0, r3
 8006fc6:	f7ff fef1 	bl	8006dac <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	3324      	adds	r3, #36	@ 0x24
 8006fce:	4618      	mov	r0, r3
 8006fd0:	f7ff feec 	bl	8006dac <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006fd4:	f002 fd9a 	bl	8009b0c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006fd8:	2301      	movs	r3, #1
}
 8006fda:	4618      	mov	r0, r3
 8006fdc:	3710      	adds	r7, #16
 8006fde:	46bd      	mov	sp, r7
 8006fe0:	bd80      	pop	{r7, pc}
 8006fe2:	bf00      	nop
 8006fe4:	e000ed04 	.word	0xe000ed04

08006fe8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006fe8:	b580      	push	{r7, lr}
 8006fea:	b08e      	sub	sp, #56	@ 0x38
 8006fec:	af02      	add	r7, sp, #8
 8006fee:	60f8      	str	r0, [r7, #12]
 8006ff0:	60b9      	str	r1, [r7, #8]
 8006ff2:	607a      	str	r2, [r7, #4]
 8006ff4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d10b      	bne.n	8007014 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8006ffc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007000:	f383 8811 	msr	BASEPRI, r3
 8007004:	f3bf 8f6f 	isb	sy
 8007008:	f3bf 8f4f 	dsb	sy
 800700c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800700e:	bf00      	nop
 8007010:	bf00      	nop
 8007012:	e7fd      	b.n	8007010 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007014:	683b      	ldr	r3, [r7, #0]
 8007016:	2b00      	cmp	r3, #0
 8007018:	d10b      	bne.n	8007032 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800701a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800701e:	f383 8811 	msr	BASEPRI, r3
 8007022:	f3bf 8f6f 	isb	sy
 8007026:	f3bf 8f4f 	dsb	sy
 800702a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800702c:	bf00      	nop
 800702e:	bf00      	nop
 8007030:	e7fd      	b.n	800702e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	2b00      	cmp	r3, #0
 8007036:	d002      	beq.n	800703e <xQueueGenericCreateStatic+0x56>
 8007038:	68bb      	ldr	r3, [r7, #8]
 800703a:	2b00      	cmp	r3, #0
 800703c:	d001      	beq.n	8007042 <xQueueGenericCreateStatic+0x5a>
 800703e:	2301      	movs	r3, #1
 8007040:	e000      	b.n	8007044 <xQueueGenericCreateStatic+0x5c>
 8007042:	2300      	movs	r3, #0
 8007044:	2b00      	cmp	r3, #0
 8007046:	d10b      	bne.n	8007060 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8007048:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800704c:	f383 8811 	msr	BASEPRI, r3
 8007050:	f3bf 8f6f 	isb	sy
 8007054:	f3bf 8f4f 	dsb	sy
 8007058:	623b      	str	r3, [r7, #32]
}
 800705a:	bf00      	nop
 800705c:	bf00      	nop
 800705e:	e7fd      	b.n	800705c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2b00      	cmp	r3, #0
 8007064:	d102      	bne.n	800706c <xQueueGenericCreateStatic+0x84>
 8007066:	68bb      	ldr	r3, [r7, #8]
 8007068:	2b00      	cmp	r3, #0
 800706a:	d101      	bne.n	8007070 <xQueueGenericCreateStatic+0x88>
 800706c:	2301      	movs	r3, #1
 800706e:	e000      	b.n	8007072 <xQueueGenericCreateStatic+0x8a>
 8007070:	2300      	movs	r3, #0
 8007072:	2b00      	cmp	r3, #0
 8007074:	d10b      	bne.n	800708e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8007076:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800707a:	f383 8811 	msr	BASEPRI, r3
 800707e:	f3bf 8f6f 	isb	sy
 8007082:	f3bf 8f4f 	dsb	sy
 8007086:	61fb      	str	r3, [r7, #28]
}
 8007088:	bf00      	nop
 800708a:	bf00      	nop
 800708c:	e7fd      	b.n	800708a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800708e:	2350      	movs	r3, #80	@ 0x50
 8007090:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007092:	697b      	ldr	r3, [r7, #20]
 8007094:	2b50      	cmp	r3, #80	@ 0x50
 8007096:	d00b      	beq.n	80070b0 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8007098:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800709c:	f383 8811 	msr	BASEPRI, r3
 80070a0:	f3bf 8f6f 	isb	sy
 80070a4:	f3bf 8f4f 	dsb	sy
 80070a8:	61bb      	str	r3, [r7, #24]
}
 80070aa:	bf00      	nop
 80070ac:	bf00      	nop
 80070ae:	e7fd      	b.n	80070ac <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80070b0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80070b2:	683b      	ldr	r3, [r7, #0]
 80070b4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80070b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d00d      	beq.n	80070d8 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80070bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070be:	2201      	movs	r2, #1
 80070c0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80070c4:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80070c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070ca:	9300      	str	r3, [sp, #0]
 80070cc:	4613      	mov	r3, r2
 80070ce:	687a      	ldr	r2, [r7, #4]
 80070d0:	68b9      	ldr	r1, [r7, #8]
 80070d2:	68f8      	ldr	r0, [r7, #12]
 80070d4:	f000 f840 	bl	8007158 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80070d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80070da:	4618      	mov	r0, r3
 80070dc:	3730      	adds	r7, #48	@ 0x30
 80070de:	46bd      	mov	sp, r7
 80070e0:	bd80      	pop	{r7, pc}

080070e2 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80070e2:	b580      	push	{r7, lr}
 80070e4:	b08a      	sub	sp, #40	@ 0x28
 80070e6:	af02      	add	r7, sp, #8
 80070e8:	60f8      	str	r0, [r7, #12]
 80070ea:	60b9      	str	r1, [r7, #8]
 80070ec:	4613      	mov	r3, r2
 80070ee:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d10b      	bne.n	800710e <xQueueGenericCreate+0x2c>
	__asm volatile
 80070f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070fa:	f383 8811 	msr	BASEPRI, r3
 80070fe:	f3bf 8f6f 	isb	sy
 8007102:	f3bf 8f4f 	dsb	sy
 8007106:	613b      	str	r3, [r7, #16]
}
 8007108:	bf00      	nop
 800710a:	bf00      	nop
 800710c:	e7fd      	b.n	800710a <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	68ba      	ldr	r2, [r7, #8]
 8007112:	fb02 f303 	mul.w	r3, r2, r3
 8007116:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007118:	69fb      	ldr	r3, [r7, #28]
 800711a:	3350      	adds	r3, #80	@ 0x50
 800711c:	4618      	mov	r0, r3
 800711e:	f002 fde5 	bl	8009cec <pvPortMalloc>
 8007122:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007124:	69bb      	ldr	r3, [r7, #24]
 8007126:	2b00      	cmp	r3, #0
 8007128:	d011      	beq.n	800714e <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800712a:	69bb      	ldr	r3, [r7, #24]
 800712c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800712e:	697b      	ldr	r3, [r7, #20]
 8007130:	3350      	adds	r3, #80	@ 0x50
 8007132:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007134:	69bb      	ldr	r3, [r7, #24]
 8007136:	2200      	movs	r2, #0
 8007138:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800713c:	79fa      	ldrb	r2, [r7, #7]
 800713e:	69bb      	ldr	r3, [r7, #24]
 8007140:	9300      	str	r3, [sp, #0]
 8007142:	4613      	mov	r3, r2
 8007144:	697a      	ldr	r2, [r7, #20]
 8007146:	68b9      	ldr	r1, [r7, #8]
 8007148:	68f8      	ldr	r0, [r7, #12]
 800714a:	f000 f805 	bl	8007158 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800714e:	69bb      	ldr	r3, [r7, #24]
	}
 8007150:	4618      	mov	r0, r3
 8007152:	3720      	adds	r7, #32
 8007154:	46bd      	mov	sp, r7
 8007156:	bd80      	pop	{r7, pc}

08007158 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007158:	b580      	push	{r7, lr}
 800715a:	b084      	sub	sp, #16
 800715c:	af00      	add	r7, sp, #0
 800715e:	60f8      	str	r0, [r7, #12]
 8007160:	60b9      	str	r1, [r7, #8]
 8007162:	607a      	str	r2, [r7, #4]
 8007164:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007166:	68bb      	ldr	r3, [r7, #8]
 8007168:	2b00      	cmp	r3, #0
 800716a:	d103      	bne.n	8007174 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800716c:	69bb      	ldr	r3, [r7, #24]
 800716e:	69ba      	ldr	r2, [r7, #24]
 8007170:	601a      	str	r2, [r3, #0]
 8007172:	e002      	b.n	800717a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007174:	69bb      	ldr	r3, [r7, #24]
 8007176:	687a      	ldr	r2, [r7, #4]
 8007178:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800717a:	69bb      	ldr	r3, [r7, #24]
 800717c:	68fa      	ldr	r2, [r7, #12]
 800717e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007180:	69bb      	ldr	r3, [r7, #24]
 8007182:	68ba      	ldr	r2, [r7, #8]
 8007184:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007186:	2101      	movs	r1, #1
 8007188:	69b8      	ldr	r0, [r7, #24]
 800718a:	f7ff fec3 	bl	8006f14 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800718e:	69bb      	ldr	r3, [r7, #24]
 8007190:	78fa      	ldrb	r2, [r7, #3]
 8007192:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007196:	bf00      	nop
 8007198:	3710      	adds	r7, #16
 800719a:	46bd      	mov	sp, r7
 800719c:	bd80      	pop	{r7, pc}

0800719e <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800719e:	b580      	push	{r7, lr}
 80071a0:	b08a      	sub	sp, #40	@ 0x28
 80071a2:	af02      	add	r7, sp, #8
 80071a4:	60f8      	str	r0, [r7, #12]
 80071a6:	60b9      	str	r1, [r7, #8]
 80071a8:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d10b      	bne.n	80071c8 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 80071b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071b4:	f383 8811 	msr	BASEPRI, r3
 80071b8:	f3bf 8f6f 	isb	sy
 80071bc:	f3bf 8f4f 	dsb	sy
 80071c0:	61bb      	str	r3, [r7, #24]
}
 80071c2:	bf00      	nop
 80071c4:	bf00      	nop
 80071c6:	e7fd      	b.n	80071c4 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 80071c8:	68ba      	ldr	r2, [r7, #8]
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	429a      	cmp	r2, r3
 80071ce:	d90b      	bls.n	80071e8 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 80071d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071d4:	f383 8811 	msr	BASEPRI, r3
 80071d8:	f3bf 8f6f 	isb	sy
 80071dc:	f3bf 8f4f 	dsb	sy
 80071e0:	617b      	str	r3, [r7, #20]
}
 80071e2:	bf00      	nop
 80071e4:	bf00      	nop
 80071e6:	e7fd      	b.n	80071e4 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80071e8:	2302      	movs	r3, #2
 80071ea:	9300      	str	r3, [sp, #0]
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	2200      	movs	r2, #0
 80071f0:	2100      	movs	r1, #0
 80071f2:	68f8      	ldr	r0, [r7, #12]
 80071f4:	f7ff fef8 	bl	8006fe8 <xQueueGenericCreateStatic>
 80071f8:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 80071fa:	69fb      	ldr	r3, [r7, #28]
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d002      	beq.n	8007206 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8007200:	69fb      	ldr	r3, [r7, #28]
 8007202:	68ba      	ldr	r2, [r7, #8]
 8007204:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8007206:	69fb      	ldr	r3, [r7, #28]
	}
 8007208:	4618      	mov	r0, r3
 800720a:	3720      	adds	r7, #32
 800720c:	46bd      	mov	sp, r7
 800720e:	bd80      	pop	{r7, pc}

08007210 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8007210:	b580      	push	{r7, lr}
 8007212:	b086      	sub	sp, #24
 8007214:	af00      	add	r7, sp, #0
 8007216:	6078      	str	r0, [r7, #4]
 8007218:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	2b00      	cmp	r3, #0
 800721e:	d10b      	bne.n	8007238 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 8007220:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007224:	f383 8811 	msr	BASEPRI, r3
 8007228:	f3bf 8f6f 	isb	sy
 800722c:	f3bf 8f4f 	dsb	sy
 8007230:	613b      	str	r3, [r7, #16]
}
 8007232:	bf00      	nop
 8007234:	bf00      	nop
 8007236:	e7fd      	b.n	8007234 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8007238:	683a      	ldr	r2, [r7, #0]
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	429a      	cmp	r2, r3
 800723e:	d90b      	bls.n	8007258 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8007240:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007244:	f383 8811 	msr	BASEPRI, r3
 8007248:	f3bf 8f6f 	isb	sy
 800724c:	f3bf 8f4f 	dsb	sy
 8007250:	60fb      	str	r3, [r7, #12]
}
 8007252:	bf00      	nop
 8007254:	bf00      	nop
 8007256:	e7fd      	b.n	8007254 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8007258:	2202      	movs	r2, #2
 800725a:	2100      	movs	r1, #0
 800725c:	6878      	ldr	r0, [r7, #4]
 800725e:	f7ff ff40 	bl	80070e2 <xQueueGenericCreate>
 8007262:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8007264:	697b      	ldr	r3, [r7, #20]
 8007266:	2b00      	cmp	r3, #0
 8007268:	d002      	beq.n	8007270 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800726a:	697b      	ldr	r3, [r7, #20]
 800726c:	683a      	ldr	r2, [r7, #0]
 800726e:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8007270:	697b      	ldr	r3, [r7, #20]
	}
 8007272:	4618      	mov	r0, r3
 8007274:	3718      	adds	r7, #24
 8007276:	46bd      	mov	sp, r7
 8007278:	bd80      	pop	{r7, pc}
	...

0800727c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800727c:	b580      	push	{r7, lr}
 800727e:	b08e      	sub	sp, #56	@ 0x38
 8007280:	af00      	add	r7, sp, #0
 8007282:	60f8      	str	r0, [r7, #12]
 8007284:	60b9      	str	r1, [r7, #8]
 8007286:	607a      	str	r2, [r7, #4]
 8007288:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800728a:	2300      	movs	r3, #0
 800728c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007292:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007294:	2b00      	cmp	r3, #0
 8007296:	d10b      	bne.n	80072b0 <xQueueGenericSend+0x34>
	__asm volatile
 8007298:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800729c:	f383 8811 	msr	BASEPRI, r3
 80072a0:	f3bf 8f6f 	isb	sy
 80072a4:	f3bf 8f4f 	dsb	sy
 80072a8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80072aa:	bf00      	nop
 80072ac:	bf00      	nop
 80072ae:	e7fd      	b.n	80072ac <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80072b0:	68bb      	ldr	r3, [r7, #8]
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d103      	bne.n	80072be <xQueueGenericSend+0x42>
 80072b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d101      	bne.n	80072c2 <xQueueGenericSend+0x46>
 80072be:	2301      	movs	r3, #1
 80072c0:	e000      	b.n	80072c4 <xQueueGenericSend+0x48>
 80072c2:	2300      	movs	r3, #0
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d10b      	bne.n	80072e0 <xQueueGenericSend+0x64>
	__asm volatile
 80072c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072cc:	f383 8811 	msr	BASEPRI, r3
 80072d0:	f3bf 8f6f 	isb	sy
 80072d4:	f3bf 8f4f 	dsb	sy
 80072d8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80072da:	bf00      	nop
 80072dc:	bf00      	nop
 80072de:	e7fd      	b.n	80072dc <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80072e0:	683b      	ldr	r3, [r7, #0]
 80072e2:	2b02      	cmp	r3, #2
 80072e4:	d103      	bne.n	80072ee <xQueueGenericSend+0x72>
 80072e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80072ea:	2b01      	cmp	r3, #1
 80072ec:	d101      	bne.n	80072f2 <xQueueGenericSend+0x76>
 80072ee:	2301      	movs	r3, #1
 80072f0:	e000      	b.n	80072f4 <xQueueGenericSend+0x78>
 80072f2:	2300      	movs	r3, #0
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d10b      	bne.n	8007310 <xQueueGenericSend+0x94>
	__asm volatile
 80072f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072fc:	f383 8811 	msr	BASEPRI, r3
 8007300:	f3bf 8f6f 	isb	sy
 8007304:	f3bf 8f4f 	dsb	sy
 8007308:	623b      	str	r3, [r7, #32]
}
 800730a:	bf00      	nop
 800730c:	bf00      	nop
 800730e:	e7fd      	b.n	800730c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007310:	f001 fd26 	bl	8008d60 <xTaskGetSchedulerState>
 8007314:	4603      	mov	r3, r0
 8007316:	2b00      	cmp	r3, #0
 8007318:	d102      	bne.n	8007320 <xQueueGenericSend+0xa4>
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	2b00      	cmp	r3, #0
 800731e:	d101      	bne.n	8007324 <xQueueGenericSend+0xa8>
 8007320:	2301      	movs	r3, #1
 8007322:	e000      	b.n	8007326 <xQueueGenericSend+0xaa>
 8007324:	2300      	movs	r3, #0
 8007326:	2b00      	cmp	r3, #0
 8007328:	d10b      	bne.n	8007342 <xQueueGenericSend+0xc6>
	__asm volatile
 800732a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800732e:	f383 8811 	msr	BASEPRI, r3
 8007332:	f3bf 8f6f 	isb	sy
 8007336:	f3bf 8f4f 	dsb	sy
 800733a:	61fb      	str	r3, [r7, #28]
}
 800733c:	bf00      	nop
 800733e:	bf00      	nop
 8007340:	e7fd      	b.n	800733e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007342:	f002 fbb1 	bl	8009aa8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007346:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007348:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800734a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800734c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800734e:	429a      	cmp	r2, r3
 8007350:	d302      	bcc.n	8007358 <xQueueGenericSend+0xdc>
 8007352:	683b      	ldr	r3, [r7, #0]
 8007354:	2b02      	cmp	r3, #2
 8007356:	d129      	bne.n	80073ac <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007358:	683a      	ldr	r2, [r7, #0]
 800735a:	68b9      	ldr	r1, [r7, #8]
 800735c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800735e:	f000 fc6d 	bl	8007c3c <prvCopyDataToQueue>
 8007362:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007364:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007368:	2b00      	cmp	r3, #0
 800736a:	d010      	beq.n	800738e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800736c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800736e:	3324      	adds	r3, #36	@ 0x24
 8007370:	4618      	mov	r0, r3
 8007372:	f001 facb 	bl	800890c <xTaskRemoveFromEventList>
 8007376:	4603      	mov	r3, r0
 8007378:	2b00      	cmp	r3, #0
 800737a:	d013      	beq.n	80073a4 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800737c:	4b3f      	ldr	r3, [pc, #252]	@ (800747c <xQueueGenericSend+0x200>)
 800737e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007382:	601a      	str	r2, [r3, #0]
 8007384:	f3bf 8f4f 	dsb	sy
 8007388:	f3bf 8f6f 	isb	sy
 800738c:	e00a      	b.n	80073a4 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800738e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007390:	2b00      	cmp	r3, #0
 8007392:	d007      	beq.n	80073a4 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007394:	4b39      	ldr	r3, [pc, #228]	@ (800747c <xQueueGenericSend+0x200>)
 8007396:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800739a:	601a      	str	r2, [r3, #0]
 800739c:	f3bf 8f4f 	dsb	sy
 80073a0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80073a4:	f002 fbb2 	bl	8009b0c <vPortExitCritical>
				return pdPASS;
 80073a8:	2301      	movs	r3, #1
 80073aa:	e063      	b.n	8007474 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d103      	bne.n	80073ba <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80073b2:	f002 fbab 	bl	8009b0c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80073b6:	2300      	movs	r3, #0
 80073b8:	e05c      	b.n	8007474 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80073ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d106      	bne.n	80073ce <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80073c0:	f107 0314 	add.w	r3, r7, #20
 80073c4:	4618      	mov	r0, r3
 80073c6:	f001 fb69 	bl	8008a9c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80073ca:	2301      	movs	r3, #1
 80073cc:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80073ce:	f002 fb9d 	bl	8009b0c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80073d2:	f001 f82f 	bl	8008434 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80073d6:	f002 fb67 	bl	8009aa8 <vPortEnterCritical>
 80073da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073dc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80073e0:	b25b      	sxtb	r3, r3
 80073e2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80073e6:	d103      	bne.n	80073f0 <xQueueGenericSend+0x174>
 80073e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073ea:	2200      	movs	r2, #0
 80073ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80073f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073f2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80073f6:	b25b      	sxtb	r3, r3
 80073f8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80073fc:	d103      	bne.n	8007406 <xQueueGenericSend+0x18a>
 80073fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007400:	2200      	movs	r2, #0
 8007402:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007406:	f002 fb81 	bl	8009b0c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800740a:	1d3a      	adds	r2, r7, #4
 800740c:	f107 0314 	add.w	r3, r7, #20
 8007410:	4611      	mov	r1, r2
 8007412:	4618      	mov	r0, r3
 8007414:	f001 fb58 	bl	8008ac8 <xTaskCheckForTimeOut>
 8007418:	4603      	mov	r3, r0
 800741a:	2b00      	cmp	r3, #0
 800741c:	d124      	bne.n	8007468 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800741e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007420:	f000 fd04 	bl	8007e2c <prvIsQueueFull>
 8007424:	4603      	mov	r3, r0
 8007426:	2b00      	cmp	r3, #0
 8007428:	d018      	beq.n	800745c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800742a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800742c:	3310      	adds	r3, #16
 800742e:	687a      	ldr	r2, [r7, #4]
 8007430:	4611      	mov	r1, r2
 8007432:	4618      	mov	r0, r3
 8007434:	f001 f9da 	bl	80087ec <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007438:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800743a:	f000 fc8f 	bl	8007d5c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800743e:	f001 f807 	bl	8008450 <xTaskResumeAll>
 8007442:	4603      	mov	r3, r0
 8007444:	2b00      	cmp	r3, #0
 8007446:	f47f af7c 	bne.w	8007342 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800744a:	4b0c      	ldr	r3, [pc, #48]	@ (800747c <xQueueGenericSend+0x200>)
 800744c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007450:	601a      	str	r2, [r3, #0]
 8007452:	f3bf 8f4f 	dsb	sy
 8007456:	f3bf 8f6f 	isb	sy
 800745a:	e772      	b.n	8007342 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800745c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800745e:	f000 fc7d 	bl	8007d5c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007462:	f000 fff5 	bl	8008450 <xTaskResumeAll>
 8007466:	e76c      	b.n	8007342 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007468:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800746a:	f000 fc77 	bl	8007d5c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800746e:	f000 ffef 	bl	8008450 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007472:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007474:	4618      	mov	r0, r3
 8007476:	3738      	adds	r7, #56	@ 0x38
 8007478:	46bd      	mov	sp, r7
 800747a:	bd80      	pop	{r7, pc}
 800747c:	e000ed04 	.word	0xe000ed04

08007480 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007480:	b580      	push	{r7, lr}
 8007482:	b090      	sub	sp, #64	@ 0x40
 8007484:	af00      	add	r7, sp, #0
 8007486:	60f8      	str	r0, [r7, #12]
 8007488:	60b9      	str	r1, [r7, #8]
 800748a:	607a      	str	r2, [r7, #4]
 800748c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8007492:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007494:	2b00      	cmp	r3, #0
 8007496:	d10b      	bne.n	80074b0 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8007498:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800749c:	f383 8811 	msr	BASEPRI, r3
 80074a0:	f3bf 8f6f 	isb	sy
 80074a4:	f3bf 8f4f 	dsb	sy
 80074a8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80074aa:	bf00      	nop
 80074ac:	bf00      	nop
 80074ae:	e7fd      	b.n	80074ac <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80074b0:	68bb      	ldr	r3, [r7, #8]
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d103      	bne.n	80074be <xQueueGenericSendFromISR+0x3e>
 80074b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d101      	bne.n	80074c2 <xQueueGenericSendFromISR+0x42>
 80074be:	2301      	movs	r3, #1
 80074c0:	e000      	b.n	80074c4 <xQueueGenericSendFromISR+0x44>
 80074c2:	2300      	movs	r3, #0
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d10b      	bne.n	80074e0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80074c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074cc:	f383 8811 	msr	BASEPRI, r3
 80074d0:	f3bf 8f6f 	isb	sy
 80074d4:	f3bf 8f4f 	dsb	sy
 80074d8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80074da:	bf00      	nop
 80074dc:	bf00      	nop
 80074de:	e7fd      	b.n	80074dc <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80074e0:	683b      	ldr	r3, [r7, #0]
 80074e2:	2b02      	cmp	r3, #2
 80074e4:	d103      	bne.n	80074ee <xQueueGenericSendFromISR+0x6e>
 80074e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074ea:	2b01      	cmp	r3, #1
 80074ec:	d101      	bne.n	80074f2 <xQueueGenericSendFromISR+0x72>
 80074ee:	2301      	movs	r3, #1
 80074f0:	e000      	b.n	80074f4 <xQueueGenericSendFromISR+0x74>
 80074f2:	2300      	movs	r3, #0
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d10b      	bne.n	8007510 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80074f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074fc:	f383 8811 	msr	BASEPRI, r3
 8007500:	f3bf 8f6f 	isb	sy
 8007504:	f3bf 8f4f 	dsb	sy
 8007508:	623b      	str	r3, [r7, #32]
}
 800750a:	bf00      	nop
 800750c:	bf00      	nop
 800750e:	e7fd      	b.n	800750c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007510:	f002 fbaa 	bl	8009c68 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007514:	f3ef 8211 	mrs	r2, BASEPRI
 8007518:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800751c:	f383 8811 	msr	BASEPRI, r3
 8007520:	f3bf 8f6f 	isb	sy
 8007524:	f3bf 8f4f 	dsb	sy
 8007528:	61fa      	str	r2, [r7, #28]
 800752a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800752c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800752e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007530:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007532:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007534:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007536:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007538:	429a      	cmp	r2, r3
 800753a:	d302      	bcc.n	8007542 <xQueueGenericSendFromISR+0xc2>
 800753c:	683b      	ldr	r3, [r7, #0]
 800753e:	2b02      	cmp	r3, #2
 8007540:	d12f      	bne.n	80075a2 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007542:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007544:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007548:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800754c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800754e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007550:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007552:	683a      	ldr	r2, [r7, #0]
 8007554:	68b9      	ldr	r1, [r7, #8]
 8007556:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007558:	f000 fb70 	bl	8007c3c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800755c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8007560:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007564:	d112      	bne.n	800758c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007566:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007568:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800756a:	2b00      	cmp	r3, #0
 800756c:	d016      	beq.n	800759c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800756e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007570:	3324      	adds	r3, #36	@ 0x24
 8007572:	4618      	mov	r0, r3
 8007574:	f001 f9ca 	bl	800890c <xTaskRemoveFromEventList>
 8007578:	4603      	mov	r3, r0
 800757a:	2b00      	cmp	r3, #0
 800757c:	d00e      	beq.n	800759c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	2b00      	cmp	r3, #0
 8007582:	d00b      	beq.n	800759c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	2201      	movs	r2, #1
 8007588:	601a      	str	r2, [r3, #0]
 800758a:	e007      	b.n	800759c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800758c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007590:	3301      	adds	r3, #1
 8007592:	b2db      	uxtb	r3, r3
 8007594:	b25a      	sxtb	r2, r3
 8007596:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007598:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800759c:	2301      	movs	r3, #1
 800759e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80075a0:	e001      	b.n	80075a6 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80075a2:	2300      	movs	r3, #0
 80075a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80075a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80075a8:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80075aa:	697b      	ldr	r3, [r7, #20]
 80075ac:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80075b0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80075b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80075b4:	4618      	mov	r0, r3
 80075b6:	3740      	adds	r7, #64	@ 0x40
 80075b8:	46bd      	mov	sp, r7
 80075ba:	bd80      	pop	{r7, pc}

080075bc <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80075bc:	b580      	push	{r7, lr}
 80075be:	b08e      	sub	sp, #56	@ 0x38
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	6078      	str	r0, [r7, #4]
 80075c4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80075ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d10b      	bne.n	80075e8 <xQueueGiveFromISR+0x2c>
	__asm volatile
 80075d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075d4:	f383 8811 	msr	BASEPRI, r3
 80075d8:	f3bf 8f6f 	isb	sy
 80075dc:	f3bf 8f4f 	dsb	sy
 80075e0:	623b      	str	r3, [r7, #32]
}
 80075e2:	bf00      	nop
 80075e4:	bf00      	nop
 80075e6:	e7fd      	b.n	80075e4 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80075e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d00b      	beq.n	8007608 <xQueueGiveFromISR+0x4c>
	__asm volatile
 80075f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075f4:	f383 8811 	msr	BASEPRI, r3
 80075f8:	f3bf 8f6f 	isb	sy
 80075fc:	f3bf 8f4f 	dsb	sy
 8007600:	61fb      	str	r3, [r7, #28]
}
 8007602:	bf00      	nop
 8007604:	bf00      	nop
 8007606:	e7fd      	b.n	8007604 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8007608:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	2b00      	cmp	r3, #0
 800760e:	d103      	bne.n	8007618 <xQueueGiveFromISR+0x5c>
 8007610:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007612:	689b      	ldr	r3, [r3, #8]
 8007614:	2b00      	cmp	r3, #0
 8007616:	d101      	bne.n	800761c <xQueueGiveFromISR+0x60>
 8007618:	2301      	movs	r3, #1
 800761a:	e000      	b.n	800761e <xQueueGiveFromISR+0x62>
 800761c:	2300      	movs	r3, #0
 800761e:	2b00      	cmp	r3, #0
 8007620:	d10b      	bne.n	800763a <xQueueGiveFromISR+0x7e>
	__asm volatile
 8007622:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007626:	f383 8811 	msr	BASEPRI, r3
 800762a:	f3bf 8f6f 	isb	sy
 800762e:	f3bf 8f4f 	dsb	sy
 8007632:	61bb      	str	r3, [r7, #24]
}
 8007634:	bf00      	nop
 8007636:	bf00      	nop
 8007638:	e7fd      	b.n	8007636 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800763a:	f002 fb15 	bl	8009c68 <vPortValidateInterruptPriority>
	__asm volatile
 800763e:	f3ef 8211 	mrs	r2, BASEPRI
 8007642:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007646:	f383 8811 	msr	BASEPRI, r3
 800764a:	f3bf 8f6f 	isb	sy
 800764e:	f3bf 8f4f 	dsb	sy
 8007652:	617a      	str	r2, [r7, #20]
 8007654:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8007656:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007658:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800765a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800765c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800765e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8007660:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007662:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007664:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007666:	429a      	cmp	r2, r3
 8007668:	d22b      	bcs.n	80076c2 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800766a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800766c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007670:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007674:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007676:	1c5a      	adds	r2, r3, #1
 8007678:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800767a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800767c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007680:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007684:	d112      	bne.n	80076ac <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007686:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007688:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800768a:	2b00      	cmp	r3, #0
 800768c:	d016      	beq.n	80076bc <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800768e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007690:	3324      	adds	r3, #36	@ 0x24
 8007692:	4618      	mov	r0, r3
 8007694:	f001 f93a 	bl	800890c <xTaskRemoveFromEventList>
 8007698:	4603      	mov	r3, r0
 800769a:	2b00      	cmp	r3, #0
 800769c:	d00e      	beq.n	80076bc <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800769e:	683b      	ldr	r3, [r7, #0]
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d00b      	beq.n	80076bc <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80076a4:	683b      	ldr	r3, [r7, #0]
 80076a6:	2201      	movs	r2, #1
 80076a8:	601a      	str	r2, [r3, #0]
 80076aa:	e007      	b.n	80076bc <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80076ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80076b0:	3301      	adds	r3, #1
 80076b2:	b2db      	uxtb	r3, r3
 80076b4:	b25a      	sxtb	r2, r3
 80076b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80076bc:	2301      	movs	r3, #1
 80076be:	637b      	str	r3, [r7, #52]	@ 0x34
 80076c0:	e001      	b.n	80076c6 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80076c2:	2300      	movs	r3, #0
 80076c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80076c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076c8:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	f383 8811 	msr	BASEPRI, r3
}
 80076d0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80076d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80076d4:	4618      	mov	r0, r3
 80076d6:	3738      	adds	r7, #56	@ 0x38
 80076d8:	46bd      	mov	sp, r7
 80076da:	bd80      	pop	{r7, pc}

080076dc <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80076dc:	b580      	push	{r7, lr}
 80076de:	b08c      	sub	sp, #48	@ 0x30
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	60f8      	str	r0, [r7, #12]
 80076e4:	60b9      	str	r1, [r7, #8]
 80076e6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80076e8:	2300      	movs	r3, #0
 80076ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80076f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d10b      	bne.n	800770e <xQueueReceive+0x32>
	__asm volatile
 80076f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076fa:	f383 8811 	msr	BASEPRI, r3
 80076fe:	f3bf 8f6f 	isb	sy
 8007702:	f3bf 8f4f 	dsb	sy
 8007706:	623b      	str	r3, [r7, #32]
}
 8007708:	bf00      	nop
 800770a:	bf00      	nop
 800770c:	e7fd      	b.n	800770a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800770e:	68bb      	ldr	r3, [r7, #8]
 8007710:	2b00      	cmp	r3, #0
 8007712:	d103      	bne.n	800771c <xQueueReceive+0x40>
 8007714:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007716:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007718:	2b00      	cmp	r3, #0
 800771a:	d101      	bne.n	8007720 <xQueueReceive+0x44>
 800771c:	2301      	movs	r3, #1
 800771e:	e000      	b.n	8007722 <xQueueReceive+0x46>
 8007720:	2300      	movs	r3, #0
 8007722:	2b00      	cmp	r3, #0
 8007724:	d10b      	bne.n	800773e <xQueueReceive+0x62>
	__asm volatile
 8007726:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800772a:	f383 8811 	msr	BASEPRI, r3
 800772e:	f3bf 8f6f 	isb	sy
 8007732:	f3bf 8f4f 	dsb	sy
 8007736:	61fb      	str	r3, [r7, #28]
}
 8007738:	bf00      	nop
 800773a:	bf00      	nop
 800773c:	e7fd      	b.n	800773a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800773e:	f001 fb0f 	bl	8008d60 <xTaskGetSchedulerState>
 8007742:	4603      	mov	r3, r0
 8007744:	2b00      	cmp	r3, #0
 8007746:	d102      	bne.n	800774e <xQueueReceive+0x72>
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	2b00      	cmp	r3, #0
 800774c:	d101      	bne.n	8007752 <xQueueReceive+0x76>
 800774e:	2301      	movs	r3, #1
 8007750:	e000      	b.n	8007754 <xQueueReceive+0x78>
 8007752:	2300      	movs	r3, #0
 8007754:	2b00      	cmp	r3, #0
 8007756:	d10b      	bne.n	8007770 <xQueueReceive+0x94>
	__asm volatile
 8007758:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800775c:	f383 8811 	msr	BASEPRI, r3
 8007760:	f3bf 8f6f 	isb	sy
 8007764:	f3bf 8f4f 	dsb	sy
 8007768:	61bb      	str	r3, [r7, #24]
}
 800776a:	bf00      	nop
 800776c:	bf00      	nop
 800776e:	e7fd      	b.n	800776c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007770:	f002 f99a 	bl	8009aa8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007774:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007776:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007778:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800777a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800777c:	2b00      	cmp	r3, #0
 800777e:	d01f      	beq.n	80077c0 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007780:	68b9      	ldr	r1, [r7, #8]
 8007782:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007784:	f000 fac4 	bl	8007d10 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007788:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800778a:	1e5a      	subs	r2, r3, #1
 800778c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800778e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007790:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007792:	691b      	ldr	r3, [r3, #16]
 8007794:	2b00      	cmp	r3, #0
 8007796:	d00f      	beq.n	80077b8 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007798:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800779a:	3310      	adds	r3, #16
 800779c:	4618      	mov	r0, r3
 800779e:	f001 f8b5 	bl	800890c <xTaskRemoveFromEventList>
 80077a2:	4603      	mov	r3, r0
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d007      	beq.n	80077b8 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80077a8:	4b3c      	ldr	r3, [pc, #240]	@ (800789c <xQueueReceive+0x1c0>)
 80077aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80077ae:	601a      	str	r2, [r3, #0]
 80077b0:	f3bf 8f4f 	dsb	sy
 80077b4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80077b8:	f002 f9a8 	bl	8009b0c <vPortExitCritical>
				return pdPASS;
 80077bc:	2301      	movs	r3, #1
 80077be:	e069      	b.n	8007894 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d103      	bne.n	80077ce <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80077c6:	f002 f9a1 	bl	8009b0c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80077ca:	2300      	movs	r3, #0
 80077cc:	e062      	b.n	8007894 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80077ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d106      	bne.n	80077e2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80077d4:	f107 0310 	add.w	r3, r7, #16
 80077d8:	4618      	mov	r0, r3
 80077da:	f001 f95f 	bl	8008a9c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80077de:	2301      	movs	r3, #1
 80077e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80077e2:	f002 f993 	bl	8009b0c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80077e6:	f000 fe25 	bl	8008434 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80077ea:	f002 f95d 	bl	8009aa8 <vPortEnterCritical>
 80077ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077f0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80077f4:	b25b      	sxtb	r3, r3
 80077f6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80077fa:	d103      	bne.n	8007804 <xQueueReceive+0x128>
 80077fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077fe:	2200      	movs	r2, #0
 8007800:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007804:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007806:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800780a:	b25b      	sxtb	r3, r3
 800780c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007810:	d103      	bne.n	800781a <xQueueReceive+0x13e>
 8007812:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007814:	2200      	movs	r2, #0
 8007816:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800781a:	f002 f977 	bl	8009b0c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800781e:	1d3a      	adds	r2, r7, #4
 8007820:	f107 0310 	add.w	r3, r7, #16
 8007824:	4611      	mov	r1, r2
 8007826:	4618      	mov	r0, r3
 8007828:	f001 f94e 	bl	8008ac8 <xTaskCheckForTimeOut>
 800782c:	4603      	mov	r3, r0
 800782e:	2b00      	cmp	r3, #0
 8007830:	d123      	bne.n	800787a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007832:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007834:	f000 fae4 	bl	8007e00 <prvIsQueueEmpty>
 8007838:	4603      	mov	r3, r0
 800783a:	2b00      	cmp	r3, #0
 800783c:	d017      	beq.n	800786e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800783e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007840:	3324      	adds	r3, #36	@ 0x24
 8007842:	687a      	ldr	r2, [r7, #4]
 8007844:	4611      	mov	r1, r2
 8007846:	4618      	mov	r0, r3
 8007848:	f000 ffd0 	bl	80087ec <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800784c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800784e:	f000 fa85 	bl	8007d5c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007852:	f000 fdfd 	bl	8008450 <xTaskResumeAll>
 8007856:	4603      	mov	r3, r0
 8007858:	2b00      	cmp	r3, #0
 800785a:	d189      	bne.n	8007770 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800785c:	4b0f      	ldr	r3, [pc, #60]	@ (800789c <xQueueReceive+0x1c0>)
 800785e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007862:	601a      	str	r2, [r3, #0]
 8007864:	f3bf 8f4f 	dsb	sy
 8007868:	f3bf 8f6f 	isb	sy
 800786c:	e780      	b.n	8007770 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800786e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007870:	f000 fa74 	bl	8007d5c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007874:	f000 fdec 	bl	8008450 <xTaskResumeAll>
 8007878:	e77a      	b.n	8007770 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800787a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800787c:	f000 fa6e 	bl	8007d5c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007880:	f000 fde6 	bl	8008450 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007884:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007886:	f000 fabb 	bl	8007e00 <prvIsQueueEmpty>
 800788a:	4603      	mov	r3, r0
 800788c:	2b00      	cmp	r3, #0
 800788e:	f43f af6f 	beq.w	8007770 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007892:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007894:	4618      	mov	r0, r3
 8007896:	3730      	adds	r7, #48	@ 0x30
 8007898:	46bd      	mov	sp, r7
 800789a:	bd80      	pop	{r7, pc}
 800789c:	e000ed04 	.word	0xe000ed04

080078a0 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80078a0:	b580      	push	{r7, lr}
 80078a2:	b08e      	sub	sp, #56	@ 0x38
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	6078      	str	r0, [r7, #4]
 80078a8:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80078aa:	2300      	movs	r3, #0
 80078ac:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80078b2:	2300      	movs	r3, #0
 80078b4:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80078b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d10b      	bne.n	80078d4 <xQueueSemaphoreTake+0x34>
	__asm volatile
 80078bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078c0:	f383 8811 	msr	BASEPRI, r3
 80078c4:	f3bf 8f6f 	isb	sy
 80078c8:	f3bf 8f4f 	dsb	sy
 80078cc:	623b      	str	r3, [r7, #32]
}
 80078ce:	bf00      	nop
 80078d0:	bf00      	nop
 80078d2:	e7fd      	b.n	80078d0 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80078d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d00b      	beq.n	80078f4 <xQueueSemaphoreTake+0x54>
	__asm volatile
 80078dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078e0:	f383 8811 	msr	BASEPRI, r3
 80078e4:	f3bf 8f6f 	isb	sy
 80078e8:	f3bf 8f4f 	dsb	sy
 80078ec:	61fb      	str	r3, [r7, #28]
}
 80078ee:	bf00      	nop
 80078f0:	bf00      	nop
 80078f2:	e7fd      	b.n	80078f0 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80078f4:	f001 fa34 	bl	8008d60 <xTaskGetSchedulerState>
 80078f8:	4603      	mov	r3, r0
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d102      	bne.n	8007904 <xQueueSemaphoreTake+0x64>
 80078fe:	683b      	ldr	r3, [r7, #0]
 8007900:	2b00      	cmp	r3, #0
 8007902:	d101      	bne.n	8007908 <xQueueSemaphoreTake+0x68>
 8007904:	2301      	movs	r3, #1
 8007906:	e000      	b.n	800790a <xQueueSemaphoreTake+0x6a>
 8007908:	2300      	movs	r3, #0
 800790a:	2b00      	cmp	r3, #0
 800790c:	d10b      	bne.n	8007926 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800790e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007912:	f383 8811 	msr	BASEPRI, r3
 8007916:	f3bf 8f6f 	isb	sy
 800791a:	f3bf 8f4f 	dsb	sy
 800791e:	61bb      	str	r3, [r7, #24]
}
 8007920:	bf00      	nop
 8007922:	bf00      	nop
 8007924:	e7fd      	b.n	8007922 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007926:	f002 f8bf 	bl	8009aa8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800792a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800792c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800792e:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8007930:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007932:	2b00      	cmp	r3, #0
 8007934:	d024      	beq.n	8007980 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8007936:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007938:	1e5a      	subs	r2, r3, #1
 800793a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800793c:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800793e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	2b00      	cmp	r3, #0
 8007944:	d104      	bne.n	8007950 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8007946:	f001 fb9d 	bl	8009084 <pvTaskIncrementMutexHeldCount>
 800794a:	4602      	mov	r2, r0
 800794c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800794e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007950:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007952:	691b      	ldr	r3, [r3, #16]
 8007954:	2b00      	cmp	r3, #0
 8007956:	d00f      	beq.n	8007978 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007958:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800795a:	3310      	adds	r3, #16
 800795c:	4618      	mov	r0, r3
 800795e:	f000 ffd5 	bl	800890c <xTaskRemoveFromEventList>
 8007962:	4603      	mov	r3, r0
 8007964:	2b00      	cmp	r3, #0
 8007966:	d007      	beq.n	8007978 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007968:	4b54      	ldr	r3, [pc, #336]	@ (8007abc <xQueueSemaphoreTake+0x21c>)
 800796a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800796e:	601a      	str	r2, [r3, #0]
 8007970:	f3bf 8f4f 	dsb	sy
 8007974:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007978:	f002 f8c8 	bl	8009b0c <vPortExitCritical>
				return pdPASS;
 800797c:	2301      	movs	r3, #1
 800797e:	e098      	b.n	8007ab2 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007980:	683b      	ldr	r3, [r7, #0]
 8007982:	2b00      	cmp	r3, #0
 8007984:	d112      	bne.n	80079ac <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8007986:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007988:	2b00      	cmp	r3, #0
 800798a:	d00b      	beq.n	80079a4 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800798c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007990:	f383 8811 	msr	BASEPRI, r3
 8007994:	f3bf 8f6f 	isb	sy
 8007998:	f3bf 8f4f 	dsb	sy
 800799c:	617b      	str	r3, [r7, #20]
}
 800799e:	bf00      	nop
 80079a0:	bf00      	nop
 80079a2:	e7fd      	b.n	80079a0 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80079a4:	f002 f8b2 	bl	8009b0c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80079a8:	2300      	movs	r3, #0
 80079aa:	e082      	b.n	8007ab2 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80079ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d106      	bne.n	80079c0 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80079b2:	f107 030c 	add.w	r3, r7, #12
 80079b6:	4618      	mov	r0, r3
 80079b8:	f001 f870 	bl	8008a9c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80079bc:	2301      	movs	r3, #1
 80079be:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80079c0:	f002 f8a4 	bl	8009b0c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80079c4:	f000 fd36 	bl	8008434 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80079c8:	f002 f86e 	bl	8009aa8 <vPortEnterCritical>
 80079cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079ce:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80079d2:	b25b      	sxtb	r3, r3
 80079d4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80079d8:	d103      	bne.n	80079e2 <xQueueSemaphoreTake+0x142>
 80079da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079dc:	2200      	movs	r2, #0
 80079de:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80079e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079e4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80079e8:	b25b      	sxtb	r3, r3
 80079ea:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80079ee:	d103      	bne.n	80079f8 <xQueueSemaphoreTake+0x158>
 80079f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079f2:	2200      	movs	r2, #0
 80079f4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80079f8:	f002 f888 	bl	8009b0c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80079fc:	463a      	mov	r2, r7
 80079fe:	f107 030c 	add.w	r3, r7, #12
 8007a02:	4611      	mov	r1, r2
 8007a04:	4618      	mov	r0, r3
 8007a06:	f001 f85f 	bl	8008ac8 <xTaskCheckForTimeOut>
 8007a0a:	4603      	mov	r3, r0
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d132      	bne.n	8007a76 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007a10:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007a12:	f000 f9f5 	bl	8007e00 <prvIsQueueEmpty>
 8007a16:	4603      	mov	r3, r0
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d026      	beq.n	8007a6a <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007a1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d109      	bne.n	8007a38 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8007a24:	f002 f840 	bl	8009aa8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007a28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a2a:	689b      	ldr	r3, [r3, #8]
 8007a2c:	4618      	mov	r0, r3
 8007a2e:	f001 f9b5 	bl	8008d9c <xTaskPriorityInherit>
 8007a32:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8007a34:	f002 f86a 	bl	8009b0c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007a38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a3a:	3324      	adds	r3, #36	@ 0x24
 8007a3c:	683a      	ldr	r2, [r7, #0]
 8007a3e:	4611      	mov	r1, r2
 8007a40:	4618      	mov	r0, r3
 8007a42:	f000 fed3 	bl	80087ec <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007a46:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007a48:	f000 f988 	bl	8007d5c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007a4c:	f000 fd00 	bl	8008450 <xTaskResumeAll>
 8007a50:	4603      	mov	r3, r0
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	f47f af67 	bne.w	8007926 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8007a58:	4b18      	ldr	r3, [pc, #96]	@ (8007abc <xQueueSemaphoreTake+0x21c>)
 8007a5a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007a5e:	601a      	str	r2, [r3, #0]
 8007a60:	f3bf 8f4f 	dsb	sy
 8007a64:	f3bf 8f6f 	isb	sy
 8007a68:	e75d      	b.n	8007926 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8007a6a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007a6c:	f000 f976 	bl	8007d5c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007a70:	f000 fcee 	bl	8008450 <xTaskResumeAll>
 8007a74:	e757      	b.n	8007926 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8007a76:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007a78:	f000 f970 	bl	8007d5c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007a7c:	f000 fce8 	bl	8008450 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007a80:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007a82:	f000 f9bd 	bl	8007e00 <prvIsQueueEmpty>
 8007a86:	4603      	mov	r3, r0
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	f43f af4c 	beq.w	8007926 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8007a8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d00d      	beq.n	8007ab0 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8007a94:	f002 f808 	bl	8009aa8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8007a98:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007a9a:	f000 f8b7 	bl	8007c0c <prvGetDisinheritPriorityAfterTimeout>
 8007a9e:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8007aa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007aa2:	689b      	ldr	r3, [r3, #8]
 8007aa4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007aa6:	4618      	mov	r0, r3
 8007aa8:	f001 fa50 	bl	8008f4c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8007aac:	f002 f82e 	bl	8009b0c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007ab0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007ab2:	4618      	mov	r0, r3
 8007ab4:	3738      	adds	r7, #56	@ 0x38
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	bd80      	pop	{r7, pc}
 8007aba:	bf00      	nop
 8007abc:	e000ed04 	.word	0xe000ed04

08007ac0 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007ac0:	b580      	push	{r7, lr}
 8007ac2:	b08e      	sub	sp, #56	@ 0x38
 8007ac4:	af00      	add	r7, sp, #0
 8007ac6:	60f8      	str	r0, [r7, #12]
 8007ac8:	60b9      	str	r1, [r7, #8]
 8007aca:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007ad0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d10b      	bne.n	8007aee <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8007ad6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ada:	f383 8811 	msr	BASEPRI, r3
 8007ade:	f3bf 8f6f 	isb	sy
 8007ae2:	f3bf 8f4f 	dsb	sy
 8007ae6:	623b      	str	r3, [r7, #32]
}
 8007ae8:	bf00      	nop
 8007aea:	bf00      	nop
 8007aec:	e7fd      	b.n	8007aea <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007aee:	68bb      	ldr	r3, [r7, #8]
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d103      	bne.n	8007afc <xQueueReceiveFromISR+0x3c>
 8007af4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007af6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d101      	bne.n	8007b00 <xQueueReceiveFromISR+0x40>
 8007afc:	2301      	movs	r3, #1
 8007afe:	e000      	b.n	8007b02 <xQueueReceiveFromISR+0x42>
 8007b00:	2300      	movs	r3, #0
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d10b      	bne.n	8007b1e <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8007b06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b0a:	f383 8811 	msr	BASEPRI, r3
 8007b0e:	f3bf 8f6f 	isb	sy
 8007b12:	f3bf 8f4f 	dsb	sy
 8007b16:	61fb      	str	r3, [r7, #28]
}
 8007b18:	bf00      	nop
 8007b1a:	bf00      	nop
 8007b1c:	e7fd      	b.n	8007b1a <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007b1e:	f002 f8a3 	bl	8009c68 <vPortValidateInterruptPriority>
	__asm volatile
 8007b22:	f3ef 8211 	mrs	r2, BASEPRI
 8007b26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b2a:	f383 8811 	msr	BASEPRI, r3
 8007b2e:	f3bf 8f6f 	isb	sy
 8007b32:	f3bf 8f4f 	dsb	sy
 8007b36:	61ba      	str	r2, [r7, #24]
 8007b38:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8007b3a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007b3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007b3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b42:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007b44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d02f      	beq.n	8007baa <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8007b4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b4c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007b50:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007b54:	68b9      	ldr	r1, [r7, #8]
 8007b56:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007b58:	f000 f8da 	bl	8007d10 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007b5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b5e:	1e5a      	subs	r2, r3, #1
 8007b60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b62:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8007b64:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007b68:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007b6c:	d112      	bne.n	8007b94 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007b6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b70:	691b      	ldr	r3, [r3, #16]
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d016      	beq.n	8007ba4 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007b76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b78:	3310      	adds	r3, #16
 8007b7a:	4618      	mov	r0, r3
 8007b7c:	f000 fec6 	bl	800890c <xTaskRemoveFromEventList>
 8007b80:	4603      	mov	r3, r0
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d00e      	beq.n	8007ba4 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d00b      	beq.n	8007ba4 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	2201      	movs	r2, #1
 8007b90:	601a      	str	r2, [r3, #0]
 8007b92:	e007      	b.n	8007ba4 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8007b94:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007b98:	3301      	adds	r3, #1
 8007b9a:	b2db      	uxtb	r3, r3
 8007b9c:	b25a      	sxtb	r2, r3
 8007b9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ba0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8007ba4:	2301      	movs	r3, #1
 8007ba6:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ba8:	e001      	b.n	8007bae <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8007baa:	2300      	movs	r3, #0
 8007bac:	637b      	str	r3, [r7, #52]	@ 0x34
 8007bae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bb0:	613b      	str	r3, [r7, #16]
	__asm volatile
 8007bb2:	693b      	ldr	r3, [r7, #16]
 8007bb4:	f383 8811 	msr	BASEPRI, r3
}
 8007bb8:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007bba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007bbc:	4618      	mov	r0, r3
 8007bbe:	3738      	adds	r7, #56	@ 0x38
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	bd80      	pop	{r7, pc}

08007bc4 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8007bc4:	b580      	push	{r7, lr}
 8007bc6:	b084      	sub	sp, #16
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d10b      	bne.n	8007bee <vQueueDelete+0x2a>
	__asm volatile
 8007bd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bda:	f383 8811 	msr	BASEPRI, r3
 8007bde:	f3bf 8f6f 	isb	sy
 8007be2:	f3bf 8f4f 	dsb	sy
 8007be6:	60bb      	str	r3, [r7, #8]
}
 8007be8:	bf00      	nop
 8007bea:	bf00      	nop
 8007bec:	e7fd      	b.n	8007bea <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8007bee:	68f8      	ldr	r0, [r7, #12]
 8007bf0:	f000 f95e 	bl	8007eb0 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d102      	bne.n	8007c04 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8007bfe:	68f8      	ldr	r0, [r7, #12]
 8007c00:	f002 f942 	bl	8009e88 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8007c04:	bf00      	nop
 8007c06:	3710      	adds	r7, #16
 8007c08:	46bd      	mov	sp, r7
 8007c0a:	bd80      	pop	{r7, pc}

08007c0c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8007c0c:	b480      	push	{r7}
 8007c0e:	b085      	sub	sp, #20
 8007c10:	af00      	add	r7, sp, #0
 8007c12:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d006      	beq.n	8007c2a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8007c26:	60fb      	str	r3, [r7, #12]
 8007c28:	e001      	b.n	8007c2e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8007c2a:	2300      	movs	r3, #0
 8007c2c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8007c2e:	68fb      	ldr	r3, [r7, #12]
	}
 8007c30:	4618      	mov	r0, r3
 8007c32:	3714      	adds	r7, #20
 8007c34:	46bd      	mov	sp, r7
 8007c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c3a:	4770      	bx	lr

08007c3c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007c3c:	b580      	push	{r7, lr}
 8007c3e:	b086      	sub	sp, #24
 8007c40:	af00      	add	r7, sp, #0
 8007c42:	60f8      	str	r0, [r7, #12]
 8007c44:	60b9      	str	r1, [r7, #8]
 8007c46:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007c48:	2300      	movs	r3, #0
 8007c4a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c50:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d10d      	bne.n	8007c76 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d14d      	bne.n	8007cfe <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	689b      	ldr	r3, [r3, #8]
 8007c66:	4618      	mov	r0, r3
 8007c68:	f001 f900 	bl	8008e6c <xTaskPriorityDisinherit>
 8007c6c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	2200      	movs	r2, #0
 8007c72:	609a      	str	r2, [r3, #8]
 8007c74:	e043      	b.n	8007cfe <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d119      	bne.n	8007cb0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	6858      	ldr	r0, [r3, #4]
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c84:	461a      	mov	r2, r3
 8007c86:	68b9      	ldr	r1, [r7, #8]
 8007c88:	f002 fd25 	bl	800a6d6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	685a      	ldr	r2, [r3, #4]
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c94:	441a      	add	r2, r3
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	685a      	ldr	r2, [r3, #4]
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	689b      	ldr	r3, [r3, #8]
 8007ca2:	429a      	cmp	r2, r3
 8007ca4:	d32b      	bcc.n	8007cfe <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	681a      	ldr	r2, [r3, #0]
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	605a      	str	r2, [r3, #4]
 8007cae:	e026      	b.n	8007cfe <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	68d8      	ldr	r0, [r3, #12]
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cb8:	461a      	mov	r2, r3
 8007cba:	68b9      	ldr	r1, [r7, #8]
 8007cbc:	f002 fd0b 	bl	800a6d6 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	68da      	ldr	r2, [r3, #12]
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cc8:	425b      	negs	r3, r3
 8007cca:	441a      	add	r2, r3
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	68da      	ldr	r2, [r3, #12]
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	429a      	cmp	r2, r3
 8007cda:	d207      	bcs.n	8007cec <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	689a      	ldr	r2, [r3, #8]
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ce4:	425b      	negs	r3, r3
 8007ce6:	441a      	add	r2, r3
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	2b02      	cmp	r3, #2
 8007cf0:	d105      	bne.n	8007cfe <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007cf2:	693b      	ldr	r3, [r7, #16]
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d002      	beq.n	8007cfe <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007cf8:	693b      	ldr	r3, [r7, #16]
 8007cfa:	3b01      	subs	r3, #1
 8007cfc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007cfe:	693b      	ldr	r3, [r7, #16]
 8007d00:	1c5a      	adds	r2, r3, #1
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8007d06:	697b      	ldr	r3, [r7, #20]
}
 8007d08:	4618      	mov	r0, r3
 8007d0a:	3718      	adds	r7, #24
 8007d0c:	46bd      	mov	sp, r7
 8007d0e:	bd80      	pop	{r7, pc}

08007d10 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007d10:	b580      	push	{r7, lr}
 8007d12:	b082      	sub	sp, #8
 8007d14:	af00      	add	r7, sp, #0
 8007d16:	6078      	str	r0, [r7, #4]
 8007d18:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d018      	beq.n	8007d54 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	68da      	ldr	r2, [r3, #12]
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d2a:	441a      	add	r2, r3
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	68da      	ldr	r2, [r3, #12]
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	689b      	ldr	r3, [r3, #8]
 8007d38:	429a      	cmp	r2, r3
 8007d3a:	d303      	bcc.n	8007d44 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681a      	ldr	r2, [r3, #0]
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	68d9      	ldr	r1, [r3, #12]
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d4c:	461a      	mov	r2, r3
 8007d4e:	6838      	ldr	r0, [r7, #0]
 8007d50:	f002 fcc1 	bl	800a6d6 <memcpy>
	}
}
 8007d54:	bf00      	nop
 8007d56:	3708      	adds	r7, #8
 8007d58:	46bd      	mov	sp, r7
 8007d5a:	bd80      	pop	{r7, pc}

08007d5c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007d5c:	b580      	push	{r7, lr}
 8007d5e:	b084      	sub	sp, #16
 8007d60:	af00      	add	r7, sp, #0
 8007d62:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007d64:	f001 fea0 	bl	8009aa8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007d6e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007d70:	e011      	b.n	8007d96 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d012      	beq.n	8007da0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	3324      	adds	r3, #36	@ 0x24
 8007d7e:	4618      	mov	r0, r3
 8007d80:	f000 fdc4 	bl	800890c <xTaskRemoveFromEventList>
 8007d84:	4603      	mov	r3, r0
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d001      	beq.n	8007d8e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007d8a:	f000 ff01 	bl	8008b90 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007d8e:	7bfb      	ldrb	r3, [r7, #15]
 8007d90:	3b01      	subs	r3, #1
 8007d92:	b2db      	uxtb	r3, r3
 8007d94:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007d96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	dce9      	bgt.n	8007d72 <prvUnlockQueue+0x16>
 8007d9e:	e000      	b.n	8007da2 <prvUnlockQueue+0x46>
					break;
 8007da0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	22ff      	movs	r2, #255	@ 0xff
 8007da6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8007daa:	f001 feaf 	bl	8009b0c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007dae:	f001 fe7b 	bl	8009aa8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007db8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007dba:	e011      	b.n	8007de0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	691b      	ldr	r3, [r3, #16]
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d012      	beq.n	8007dea <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	3310      	adds	r3, #16
 8007dc8:	4618      	mov	r0, r3
 8007dca:	f000 fd9f 	bl	800890c <xTaskRemoveFromEventList>
 8007dce:	4603      	mov	r3, r0
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d001      	beq.n	8007dd8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007dd4:	f000 fedc 	bl	8008b90 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007dd8:	7bbb      	ldrb	r3, [r7, #14]
 8007dda:	3b01      	subs	r3, #1
 8007ddc:	b2db      	uxtb	r3, r3
 8007dde:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007de0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	dce9      	bgt.n	8007dbc <prvUnlockQueue+0x60>
 8007de8:	e000      	b.n	8007dec <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007dea:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	22ff      	movs	r2, #255	@ 0xff
 8007df0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8007df4:	f001 fe8a 	bl	8009b0c <vPortExitCritical>
}
 8007df8:	bf00      	nop
 8007dfa:	3710      	adds	r7, #16
 8007dfc:	46bd      	mov	sp, r7
 8007dfe:	bd80      	pop	{r7, pc}

08007e00 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007e00:	b580      	push	{r7, lr}
 8007e02:	b084      	sub	sp, #16
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007e08:	f001 fe4e 	bl	8009aa8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d102      	bne.n	8007e1a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007e14:	2301      	movs	r3, #1
 8007e16:	60fb      	str	r3, [r7, #12]
 8007e18:	e001      	b.n	8007e1e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007e1e:	f001 fe75 	bl	8009b0c <vPortExitCritical>

	return xReturn;
 8007e22:	68fb      	ldr	r3, [r7, #12]
}
 8007e24:	4618      	mov	r0, r3
 8007e26:	3710      	adds	r7, #16
 8007e28:	46bd      	mov	sp, r7
 8007e2a:	bd80      	pop	{r7, pc}

08007e2c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007e2c:	b580      	push	{r7, lr}
 8007e2e:	b084      	sub	sp, #16
 8007e30:	af00      	add	r7, sp, #0
 8007e32:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007e34:	f001 fe38 	bl	8009aa8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e40:	429a      	cmp	r2, r3
 8007e42:	d102      	bne.n	8007e4a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007e44:	2301      	movs	r3, #1
 8007e46:	60fb      	str	r3, [r7, #12]
 8007e48:	e001      	b.n	8007e4e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007e4a:	2300      	movs	r3, #0
 8007e4c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007e4e:	f001 fe5d 	bl	8009b0c <vPortExitCritical>

	return xReturn;
 8007e52:	68fb      	ldr	r3, [r7, #12]
}
 8007e54:	4618      	mov	r0, r3
 8007e56:	3710      	adds	r7, #16
 8007e58:	46bd      	mov	sp, r7
 8007e5a:	bd80      	pop	{r7, pc}

08007e5c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007e5c:	b480      	push	{r7}
 8007e5e:	b085      	sub	sp, #20
 8007e60:	af00      	add	r7, sp, #0
 8007e62:	6078      	str	r0, [r7, #4]
 8007e64:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007e66:	2300      	movs	r3, #0
 8007e68:	60fb      	str	r3, [r7, #12]
 8007e6a:	e014      	b.n	8007e96 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007e6c:	4a0f      	ldr	r2, [pc, #60]	@ (8007eac <vQueueAddToRegistry+0x50>)
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d10b      	bne.n	8007e90 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007e78:	490c      	ldr	r1, [pc, #48]	@ (8007eac <vQueueAddToRegistry+0x50>)
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	683a      	ldr	r2, [r7, #0]
 8007e7e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007e82:	4a0a      	ldr	r2, [pc, #40]	@ (8007eac <vQueueAddToRegistry+0x50>)
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	00db      	lsls	r3, r3, #3
 8007e88:	4413      	add	r3, r2
 8007e8a:	687a      	ldr	r2, [r7, #4]
 8007e8c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007e8e:	e006      	b.n	8007e9e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	3301      	adds	r3, #1
 8007e94:	60fb      	str	r3, [r7, #12]
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	2b07      	cmp	r3, #7
 8007e9a:	d9e7      	bls.n	8007e6c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007e9c:	bf00      	nop
 8007e9e:	bf00      	nop
 8007ea0:	3714      	adds	r7, #20
 8007ea2:	46bd      	mov	sp, r7
 8007ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea8:	4770      	bx	lr
 8007eaa:	bf00      	nop
 8007eac:	200012dc 	.word	0x200012dc

08007eb0 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8007eb0:	b480      	push	{r7}
 8007eb2:	b085      	sub	sp, #20
 8007eb4:	af00      	add	r7, sp, #0
 8007eb6:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007eb8:	2300      	movs	r3, #0
 8007eba:	60fb      	str	r3, [r7, #12]
 8007ebc:	e016      	b.n	8007eec <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8007ebe:	4a10      	ldr	r2, [pc, #64]	@ (8007f00 <vQueueUnregisterQueue+0x50>)
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	00db      	lsls	r3, r3, #3
 8007ec4:	4413      	add	r3, r2
 8007ec6:	685b      	ldr	r3, [r3, #4]
 8007ec8:	687a      	ldr	r2, [r7, #4]
 8007eca:	429a      	cmp	r2, r3
 8007ecc:	d10b      	bne.n	8007ee6 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8007ece:	4a0c      	ldr	r2, [pc, #48]	@ (8007f00 <vQueueUnregisterQueue+0x50>)
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	2100      	movs	r1, #0
 8007ed4:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8007ed8:	4a09      	ldr	r2, [pc, #36]	@ (8007f00 <vQueueUnregisterQueue+0x50>)
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	00db      	lsls	r3, r3, #3
 8007ede:	4413      	add	r3, r2
 8007ee0:	2200      	movs	r2, #0
 8007ee2:	605a      	str	r2, [r3, #4]
				break;
 8007ee4:	e006      	b.n	8007ef4 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	3301      	adds	r3, #1
 8007eea:	60fb      	str	r3, [r7, #12]
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	2b07      	cmp	r3, #7
 8007ef0:	d9e5      	bls.n	8007ebe <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8007ef2:	bf00      	nop
 8007ef4:	bf00      	nop
 8007ef6:	3714      	adds	r7, #20
 8007ef8:	46bd      	mov	sp, r7
 8007efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efe:	4770      	bx	lr
 8007f00:	200012dc 	.word	0x200012dc

08007f04 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007f04:	b580      	push	{r7, lr}
 8007f06:	b086      	sub	sp, #24
 8007f08:	af00      	add	r7, sp, #0
 8007f0a:	60f8      	str	r0, [r7, #12]
 8007f0c:	60b9      	str	r1, [r7, #8]
 8007f0e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007f14:	f001 fdc8 	bl	8009aa8 <vPortEnterCritical>
 8007f18:	697b      	ldr	r3, [r7, #20]
 8007f1a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007f1e:	b25b      	sxtb	r3, r3
 8007f20:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007f24:	d103      	bne.n	8007f2e <vQueueWaitForMessageRestricted+0x2a>
 8007f26:	697b      	ldr	r3, [r7, #20]
 8007f28:	2200      	movs	r2, #0
 8007f2a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007f2e:	697b      	ldr	r3, [r7, #20]
 8007f30:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007f34:	b25b      	sxtb	r3, r3
 8007f36:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007f3a:	d103      	bne.n	8007f44 <vQueueWaitForMessageRestricted+0x40>
 8007f3c:	697b      	ldr	r3, [r7, #20]
 8007f3e:	2200      	movs	r2, #0
 8007f40:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007f44:	f001 fde2 	bl	8009b0c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007f48:	697b      	ldr	r3, [r7, #20]
 8007f4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d106      	bne.n	8007f5e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007f50:	697b      	ldr	r3, [r7, #20]
 8007f52:	3324      	adds	r3, #36	@ 0x24
 8007f54:	687a      	ldr	r2, [r7, #4]
 8007f56:	68b9      	ldr	r1, [r7, #8]
 8007f58:	4618      	mov	r0, r3
 8007f5a:	f000 fcab 	bl	80088b4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007f5e:	6978      	ldr	r0, [r7, #20]
 8007f60:	f7ff fefc 	bl	8007d5c <prvUnlockQueue>
	}
 8007f64:	bf00      	nop
 8007f66:	3718      	adds	r7, #24
 8007f68:	46bd      	mov	sp, r7
 8007f6a:	bd80      	pop	{r7, pc}

08007f6c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007f6c:	b580      	push	{r7, lr}
 8007f6e:	b08e      	sub	sp, #56	@ 0x38
 8007f70:	af04      	add	r7, sp, #16
 8007f72:	60f8      	str	r0, [r7, #12]
 8007f74:	60b9      	str	r1, [r7, #8]
 8007f76:	607a      	str	r2, [r7, #4]
 8007f78:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007f7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d10b      	bne.n	8007f98 <xTaskCreateStatic+0x2c>
	__asm volatile
 8007f80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f84:	f383 8811 	msr	BASEPRI, r3
 8007f88:	f3bf 8f6f 	isb	sy
 8007f8c:	f3bf 8f4f 	dsb	sy
 8007f90:	623b      	str	r3, [r7, #32]
}
 8007f92:	bf00      	nop
 8007f94:	bf00      	nop
 8007f96:	e7fd      	b.n	8007f94 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007f98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d10b      	bne.n	8007fb6 <xTaskCreateStatic+0x4a>
	__asm volatile
 8007f9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fa2:	f383 8811 	msr	BASEPRI, r3
 8007fa6:	f3bf 8f6f 	isb	sy
 8007faa:	f3bf 8f4f 	dsb	sy
 8007fae:	61fb      	str	r3, [r7, #28]
}
 8007fb0:	bf00      	nop
 8007fb2:	bf00      	nop
 8007fb4:	e7fd      	b.n	8007fb2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007fb6:	23a8      	movs	r3, #168	@ 0xa8
 8007fb8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007fba:	693b      	ldr	r3, [r7, #16]
 8007fbc:	2ba8      	cmp	r3, #168	@ 0xa8
 8007fbe:	d00b      	beq.n	8007fd8 <xTaskCreateStatic+0x6c>
	__asm volatile
 8007fc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fc4:	f383 8811 	msr	BASEPRI, r3
 8007fc8:	f3bf 8f6f 	isb	sy
 8007fcc:	f3bf 8f4f 	dsb	sy
 8007fd0:	61bb      	str	r3, [r7, #24]
}
 8007fd2:	bf00      	nop
 8007fd4:	bf00      	nop
 8007fd6:	e7fd      	b.n	8007fd4 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007fd8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007fda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d01e      	beq.n	800801e <xTaskCreateStatic+0xb2>
 8007fe0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d01b      	beq.n	800801e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007fe6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007fe8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007fea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fec:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007fee:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007ff0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ff2:	2202      	movs	r2, #2
 8007ff4:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007ff8:	2300      	movs	r3, #0
 8007ffa:	9303      	str	r3, [sp, #12]
 8007ffc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ffe:	9302      	str	r3, [sp, #8]
 8008000:	f107 0314 	add.w	r3, r7, #20
 8008004:	9301      	str	r3, [sp, #4]
 8008006:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008008:	9300      	str	r3, [sp, #0]
 800800a:	683b      	ldr	r3, [r7, #0]
 800800c:	687a      	ldr	r2, [r7, #4]
 800800e:	68b9      	ldr	r1, [r7, #8]
 8008010:	68f8      	ldr	r0, [r7, #12]
 8008012:	f000 f851 	bl	80080b8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008016:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008018:	f000 f8f6 	bl	8008208 <prvAddNewTaskToReadyList>
 800801c:	e001      	b.n	8008022 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800801e:	2300      	movs	r3, #0
 8008020:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008022:	697b      	ldr	r3, [r7, #20]
	}
 8008024:	4618      	mov	r0, r3
 8008026:	3728      	adds	r7, #40	@ 0x28
 8008028:	46bd      	mov	sp, r7
 800802a:	bd80      	pop	{r7, pc}

0800802c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800802c:	b580      	push	{r7, lr}
 800802e:	b08c      	sub	sp, #48	@ 0x30
 8008030:	af04      	add	r7, sp, #16
 8008032:	60f8      	str	r0, [r7, #12]
 8008034:	60b9      	str	r1, [r7, #8]
 8008036:	603b      	str	r3, [r7, #0]
 8008038:	4613      	mov	r3, r2
 800803a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800803c:	88fb      	ldrh	r3, [r7, #6]
 800803e:	009b      	lsls	r3, r3, #2
 8008040:	4618      	mov	r0, r3
 8008042:	f001 fe53 	bl	8009cec <pvPortMalloc>
 8008046:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008048:	697b      	ldr	r3, [r7, #20]
 800804a:	2b00      	cmp	r3, #0
 800804c:	d00e      	beq.n	800806c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800804e:	20a8      	movs	r0, #168	@ 0xa8
 8008050:	f001 fe4c 	bl	8009cec <pvPortMalloc>
 8008054:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008056:	69fb      	ldr	r3, [r7, #28]
 8008058:	2b00      	cmp	r3, #0
 800805a:	d003      	beq.n	8008064 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800805c:	69fb      	ldr	r3, [r7, #28]
 800805e:	697a      	ldr	r2, [r7, #20]
 8008060:	631a      	str	r2, [r3, #48]	@ 0x30
 8008062:	e005      	b.n	8008070 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008064:	6978      	ldr	r0, [r7, #20]
 8008066:	f001 ff0f 	bl	8009e88 <vPortFree>
 800806a:	e001      	b.n	8008070 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800806c:	2300      	movs	r3, #0
 800806e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008070:	69fb      	ldr	r3, [r7, #28]
 8008072:	2b00      	cmp	r3, #0
 8008074:	d017      	beq.n	80080a6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008076:	69fb      	ldr	r3, [r7, #28]
 8008078:	2200      	movs	r2, #0
 800807a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800807e:	88fa      	ldrh	r2, [r7, #6]
 8008080:	2300      	movs	r3, #0
 8008082:	9303      	str	r3, [sp, #12]
 8008084:	69fb      	ldr	r3, [r7, #28]
 8008086:	9302      	str	r3, [sp, #8]
 8008088:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800808a:	9301      	str	r3, [sp, #4]
 800808c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800808e:	9300      	str	r3, [sp, #0]
 8008090:	683b      	ldr	r3, [r7, #0]
 8008092:	68b9      	ldr	r1, [r7, #8]
 8008094:	68f8      	ldr	r0, [r7, #12]
 8008096:	f000 f80f 	bl	80080b8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800809a:	69f8      	ldr	r0, [r7, #28]
 800809c:	f000 f8b4 	bl	8008208 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80080a0:	2301      	movs	r3, #1
 80080a2:	61bb      	str	r3, [r7, #24]
 80080a4:	e002      	b.n	80080ac <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80080a6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80080aa:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80080ac:	69bb      	ldr	r3, [r7, #24]
	}
 80080ae:	4618      	mov	r0, r3
 80080b0:	3720      	adds	r7, #32
 80080b2:	46bd      	mov	sp, r7
 80080b4:	bd80      	pop	{r7, pc}
	...

080080b8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80080b8:	b580      	push	{r7, lr}
 80080ba:	b088      	sub	sp, #32
 80080bc:	af00      	add	r7, sp, #0
 80080be:	60f8      	str	r0, [r7, #12]
 80080c0:	60b9      	str	r1, [r7, #8]
 80080c2:	607a      	str	r2, [r7, #4]
 80080c4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80080c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080c8:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	009b      	lsls	r3, r3, #2
 80080ce:	461a      	mov	r2, r3
 80080d0:	21a5      	movs	r1, #165	@ 0xa5
 80080d2:	f002 fa27 	bl	800a524 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80080d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080d8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80080e0:	3b01      	subs	r3, #1
 80080e2:	009b      	lsls	r3, r3, #2
 80080e4:	4413      	add	r3, r2
 80080e6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80080e8:	69bb      	ldr	r3, [r7, #24]
 80080ea:	f023 0307 	bic.w	r3, r3, #7
 80080ee:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80080f0:	69bb      	ldr	r3, [r7, #24]
 80080f2:	f003 0307 	and.w	r3, r3, #7
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d00b      	beq.n	8008112 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80080fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080fe:	f383 8811 	msr	BASEPRI, r3
 8008102:	f3bf 8f6f 	isb	sy
 8008106:	f3bf 8f4f 	dsb	sy
 800810a:	617b      	str	r3, [r7, #20]
}
 800810c:	bf00      	nop
 800810e:	bf00      	nop
 8008110:	e7fd      	b.n	800810e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008112:	68bb      	ldr	r3, [r7, #8]
 8008114:	2b00      	cmp	r3, #0
 8008116:	d01f      	beq.n	8008158 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008118:	2300      	movs	r3, #0
 800811a:	61fb      	str	r3, [r7, #28]
 800811c:	e012      	b.n	8008144 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800811e:	68ba      	ldr	r2, [r7, #8]
 8008120:	69fb      	ldr	r3, [r7, #28]
 8008122:	4413      	add	r3, r2
 8008124:	7819      	ldrb	r1, [r3, #0]
 8008126:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008128:	69fb      	ldr	r3, [r7, #28]
 800812a:	4413      	add	r3, r2
 800812c:	3334      	adds	r3, #52	@ 0x34
 800812e:	460a      	mov	r2, r1
 8008130:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008132:	68ba      	ldr	r2, [r7, #8]
 8008134:	69fb      	ldr	r3, [r7, #28]
 8008136:	4413      	add	r3, r2
 8008138:	781b      	ldrb	r3, [r3, #0]
 800813a:	2b00      	cmp	r3, #0
 800813c:	d006      	beq.n	800814c <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800813e:	69fb      	ldr	r3, [r7, #28]
 8008140:	3301      	adds	r3, #1
 8008142:	61fb      	str	r3, [r7, #28]
 8008144:	69fb      	ldr	r3, [r7, #28]
 8008146:	2b0f      	cmp	r3, #15
 8008148:	d9e9      	bls.n	800811e <prvInitialiseNewTask+0x66>
 800814a:	e000      	b.n	800814e <prvInitialiseNewTask+0x96>
			{
				break;
 800814c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800814e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008150:	2200      	movs	r2, #0
 8008152:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008156:	e003      	b.n	8008160 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008158:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800815a:	2200      	movs	r2, #0
 800815c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008160:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008162:	2b37      	cmp	r3, #55	@ 0x37
 8008164:	d901      	bls.n	800816a <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008166:	2337      	movs	r3, #55	@ 0x37
 8008168:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800816a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800816c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800816e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008170:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008172:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008174:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008176:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008178:	2200      	movs	r2, #0
 800817a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800817c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800817e:	3304      	adds	r3, #4
 8008180:	4618      	mov	r0, r3
 8008182:	f7fe fe33 	bl	8006dec <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008186:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008188:	3318      	adds	r3, #24
 800818a:	4618      	mov	r0, r3
 800818c:	f7fe fe2e 	bl	8006dec <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008190:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008192:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008194:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008196:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008198:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800819c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800819e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80081a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80081a4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80081a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081a8:	2200      	movs	r2, #0
 80081aa:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80081ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081b0:	2200      	movs	r2, #0
 80081b2:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80081b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081b8:	3354      	adds	r3, #84	@ 0x54
 80081ba:	224c      	movs	r2, #76	@ 0x4c
 80081bc:	2100      	movs	r1, #0
 80081be:	4618      	mov	r0, r3
 80081c0:	f002 f9b0 	bl	800a524 <memset>
 80081c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081c6:	4a0d      	ldr	r2, [pc, #52]	@ (80081fc <prvInitialiseNewTask+0x144>)
 80081c8:	659a      	str	r2, [r3, #88]	@ 0x58
 80081ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081cc:	4a0c      	ldr	r2, [pc, #48]	@ (8008200 <prvInitialiseNewTask+0x148>)
 80081ce:	65da      	str	r2, [r3, #92]	@ 0x5c
 80081d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081d2:	4a0c      	ldr	r2, [pc, #48]	@ (8008204 <prvInitialiseNewTask+0x14c>)
 80081d4:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80081d6:	683a      	ldr	r2, [r7, #0]
 80081d8:	68f9      	ldr	r1, [r7, #12]
 80081da:	69b8      	ldr	r0, [r7, #24]
 80081dc:	f001 fb34 	bl	8009848 <pxPortInitialiseStack>
 80081e0:	4602      	mov	r2, r0
 80081e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081e4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80081e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d002      	beq.n	80081f2 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80081ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80081f0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80081f2:	bf00      	nop
 80081f4:	3720      	adds	r7, #32
 80081f6:	46bd      	mov	sp, r7
 80081f8:	bd80      	pop	{r7, pc}
 80081fa:	bf00      	nop
 80081fc:	20005570 	.word	0x20005570
 8008200:	200055d8 	.word	0x200055d8
 8008204:	20005640 	.word	0x20005640

08008208 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008208:	b580      	push	{r7, lr}
 800820a:	b082      	sub	sp, #8
 800820c:	af00      	add	r7, sp, #0
 800820e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008210:	f001 fc4a 	bl	8009aa8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008214:	4b2d      	ldr	r3, [pc, #180]	@ (80082cc <prvAddNewTaskToReadyList+0xc4>)
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	3301      	adds	r3, #1
 800821a:	4a2c      	ldr	r2, [pc, #176]	@ (80082cc <prvAddNewTaskToReadyList+0xc4>)
 800821c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800821e:	4b2c      	ldr	r3, [pc, #176]	@ (80082d0 <prvAddNewTaskToReadyList+0xc8>)
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	2b00      	cmp	r3, #0
 8008224:	d109      	bne.n	800823a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008226:	4a2a      	ldr	r2, [pc, #168]	@ (80082d0 <prvAddNewTaskToReadyList+0xc8>)
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800822c:	4b27      	ldr	r3, [pc, #156]	@ (80082cc <prvAddNewTaskToReadyList+0xc4>)
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	2b01      	cmp	r3, #1
 8008232:	d110      	bne.n	8008256 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008234:	f000 fcd0 	bl	8008bd8 <prvInitialiseTaskLists>
 8008238:	e00d      	b.n	8008256 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800823a:	4b26      	ldr	r3, [pc, #152]	@ (80082d4 <prvAddNewTaskToReadyList+0xcc>)
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	2b00      	cmp	r3, #0
 8008240:	d109      	bne.n	8008256 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008242:	4b23      	ldr	r3, [pc, #140]	@ (80082d0 <prvAddNewTaskToReadyList+0xc8>)
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800824c:	429a      	cmp	r2, r3
 800824e:	d802      	bhi.n	8008256 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008250:	4a1f      	ldr	r2, [pc, #124]	@ (80082d0 <prvAddNewTaskToReadyList+0xc8>)
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008256:	4b20      	ldr	r3, [pc, #128]	@ (80082d8 <prvAddNewTaskToReadyList+0xd0>)
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	3301      	adds	r3, #1
 800825c:	4a1e      	ldr	r2, [pc, #120]	@ (80082d8 <prvAddNewTaskToReadyList+0xd0>)
 800825e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008260:	4b1d      	ldr	r3, [pc, #116]	@ (80082d8 <prvAddNewTaskToReadyList+0xd0>)
 8008262:	681a      	ldr	r2, [r3, #0]
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800826c:	4b1b      	ldr	r3, [pc, #108]	@ (80082dc <prvAddNewTaskToReadyList+0xd4>)
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	429a      	cmp	r2, r3
 8008272:	d903      	bls.n	800827c <prvAddNewTaskToReadyList+0x74>
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008278:	4a18      	ldr	r2, [pc, #96]	@ (80082dc <prvAddNewTaskToReadyList+0xd4>)
 800827a:	6013      	str	r3, [r2, #0]
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008280:	4613      	mov	r3, r2
 8008282:	009b      	lsls	r3, r3, #2
 8008284:	4413      	add	r3, r2
 8008286:	009b      	lsls	r3, r3, #2
 8008288:	4a15      	ldr	r2, [pc, #84]	@ (80082e0 <prvAddNewTaskToReadyList+0xd8>)
 800828a:	441a      	add	r2, r3
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	3304      	adds	r3, #4
 8008290:	4619      	mov	r1, r3
 8008292:	4610      	mov	r0, r2
 8008294:	f7fe fdb7 	bl	8006e06 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008298:	f001 fc38 	bl	8009b0c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800829c:	4b0d      	ldr	r3, [pc, #52]	@ (80082d4 <prvAddNewTaskToReadyList+0xcc>)
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d00e      	beq.n	80082c2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80082a4:	4b0a      	ldr	r3, [pc, #40]	@ (80082d0 <prvAddNewTaskToReadyList+0xc8>)
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082ae:	429a      	cmp	r2, r3
 80082b0:	d207      	bcs.n	80082c2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80082b2:	4b0c      	ldr	r3, [pc, #48]	@ (80082e4 <prvAddNewTaskToReadyList+0xdc>)
 80082b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80082b8:	601a      	str	r2, [r3, #0]
 80082ba:	f3bf 8f4f 	dsb	sy
 80082be:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80082c2:	bf00      	nop
 80082c4:	3708      	adds	r7, #8
 80082c6:	46bd      	mov	sp, r7
 80082c8:	bd80      	pop	{r7, pc}
 80082ca:	bf00      	nop
 80082cc:	200017f0 	.word	0x200017f0
 80082d0:	2000131c 	.word	0x2000131c
 80082d4:	200017fc 	.word	0x200017fc
 80082d8:	2000180c 	.word	0x2000180c
 80082dc:	200017f8 	.word	0x200017f8
 80082e0:	20001320 	.word	0x20001320
 80082e4:	e000ed04 	.word	0xe000ed04

080082e8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80082e8:	b580      	push	{r7, lr}
 80082ea:	b084      	sub	sp, #16
 80082ec:	af00      	add	r7, sp, #0
 80082ee:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80082f0:	2300      	movs	r3, #0
 80082f2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d018      	beq.n	800832c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80082fa:	4b14      	ldr	r3, [pc, #80]	@ (800834c <vTaskDelay+0x64>)
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d00b      	beq.n	800831a <vTaskDelay+0x32>
	__asm volatile
 8008302:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008306:	f383 8811 	msr	BASEPRI, r3
 800830a:	f3bf 8f6f 	isb	sy
 800830e:	f3bf 8f4f 	dsb	sy
 8008312:	60bb      	str	r3, [r7, #8]
}
 8008314:	bf00      	nop
 8008316:	bf00      	nop
 8008318:	e7fd      	b.n	8008316 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800831a:	f000 f88b 	bl	8008434 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800831e:	2100      	movs	r1, #0
 8008320:	6878      	ldr	r0, [r7, #4]
 8008322:	f000 fec3 	bl	80090ac <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008326:	f000 f893 	bl	8008450 <xTaskResumeAll>
 800832a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	2b00      	cmp	r3, #0
 8008330:	d107      	bne.n	8008342 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8008332:	4b07      	ldr	r3, [pc, #28]	@ (8008350 <vTaskDelay+0x68>)
 8008334:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008338:	601a      	str	r2, [r3, #0]
 800833a:	f3bf 8f4f 	dsb	sy
 800833e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008342:	bf00      	nop
 8008344:	3710      	adds	r7, #16
 8008346:	46bd      	mov	sp, r7
 8008348:	bd80      	pop	{r7, pc}
 800834a:	bf00      	nop
 800834c:	20001818 	.word	0x20001818
 8008350:	e000ed04 	.word	0xe000ed04

08008354 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008354:	b580      	push	{r7, lr}
 8008356:	b08a      	sub	sp, #40	@ 0x28
 8008358:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800835a:	2300      	movs	r3, #0
 800835c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800835e:	2300      	movs	r3, #0
 8008360:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008362:	463a      	mov	r2, r7
 8008364:	1d39      	adds	r1, r7, #4
 8008366:	f107 0308 	add.w	r3, r7, #8
 800836a:	4618      	mov	r0, r3
 800836c:	f7fe faf4 	bl	8006958 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008370:	6839      	ldr	r1, [r7, #0]
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	68ba      	ldr	r2, [r7, #8]
 8008376:	9202      	str	r2, [sp, #8]
 8008378:	9301      	str	r3, [sp, #4]
 800837a:	2300      	movs	r3, #0
 800837c:	9300      	str	r3, [sp, #0]
 800837e:	2300      	movs	r3, #0
 8008380:	460a      	mov	r2, r1
 8008382:	4924      	ldr	r1, [pc, #144]	@ (8008414 <vTaskStartScheduler+0xc0>)
 8008384:	4824      	ldr	r0, [pc, #144]	@ (8008418 <vTaskStartScheduler+0xc4>)
 8008386:	f7ff fdf1 	bl	8007f6c <xTaskCreateStatic>
 800838a:	4603      	mov	r3, r0
 800838c:	4a23      	ldr	r2, [pc, #140]	@ (800841c <vTaskStartScheduler+0xc8>)
 800838e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008390:	4b22      	ldr	r3, [pc, #136]	@ (800841c <vTaskStartScheduler+0xc8>)
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	2b00      	cmp	r3, #0
 8008396:	d002      	beq.n	800839e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008398:	2301      	movs	r3, #1
 800839a:	617b      	str	r3, [r7, #20]
 800839c:	e001      	b.n	80083a2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800839e:	2300      	movs	r3, #0
 80083a0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80083a2:	697b      	ldr	r3, [r7, #20]
 80083a4:	2b01      	cmp	r3, #1
 80083a6:	d102      	bne.n	80083ae <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80083a8:	f000 fed4 	bl	8009154 <xTimerCreateTimerTask>
 80083ac:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80083ae:	697b      	ldr	r3, [r7, #20]
 80083b0:	2b01      	cmp	r3, #1
 80083b2:	d11b      	bne.n	80083ec <vTaskStartScheduler+0x98>
	__asm volatile
 80083b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083b8:	f383 8811 	msr	BASEPRI, r3
 80083bc:	f3bf 8f6f 	isb	sy
 80083c0:	f3bf 8f4f 	dsb	sy
 80083c4:	613b      	str	r3, [r7, #16]
}
 80083c6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80083c8:	4b15      	ldr	r3, [pc, #84]	@ (8008420 <vTaskStartScheduler+0xcc>)
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	3354      	adds	r3, #84	@ 0x54
 80083ce:	4a15      	ldr	r2, [pc, #84]	@ (8008424 <vTaskStartScheduler+0xd0>)
 80083d0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80083d2:	4b15      	ldr	r3, [pc, #84]	@ (8008428 <vTaskStartScheduler+0xd4>)
 80083d4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80083d8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80083da:	4b14      	ldr	r3, [pc, #80]	@ (800842c <vTaskStartScheduler+0xd8>)
 80083dc:	2201      	movs	r2, #1
 80083de:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80083e0:	4b13      	ldr	r3, [pc, #76]	@ (8008430 <vTaskStartScheduler+0xdc>)
 80083e2:	2200      	movs	r2, #0
 80083e4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80083e6:	f001 fabb 	bl	8009960 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80083ea:	e00f      	b.n	800840c <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80083ec:	697b      	ldr	r3, [r7, #20]
 80083ee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80083f2:	d10b      	bne.n	800840c <vTaskStartScheduler+0xb8>
	__asm volatile
 80083f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083f8:	f383 8811 	msr	BASEPRI, r3
 80083fc:	f3bf 8f6f 	isb	sy
 8008400:	f3bf 8f4f 	dsb	sy
 8008404:	60fb      	str	r3, [r7, #12]
}
 8008406:	bf00      	nop
 8008408:	bf00      	nop
 800840a:	e7fd      	b.n	8008408 <vTaskStartScheduler+0xb4>
}
 800840c:	bf00      	nop
 800840e:	3718      	adds	r7, #24
 8008410:	46bd      	mov	sp, r7
 8008412:	bd80      	pop	{r7, pc}
 8008414:	0800b308 	.word	0x0800b308
 8008418:	08008ba9 	.word	0x08008ba9
 800841c:	20001814 	.word	0x20001814
 8008420:	2000131c 	.word	0x2000131c
 8008424:	2000001c 	.word	0x2000001c
 8008428:	20001810 	.word	0x20001810
 800842c:	200017fc 	.word	0x200017fc
 8008430:	200017f4 	.word	0x200017f4

08008434 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008434:	b480      	push	{r7}
 8008436:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008438:	4b04      	ldr	r3, [pc, #16]	@ (800844c <vTaskSuspendAll+0x18>)
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	3301      	adds	r3, #1
 800843e:	4a03      	ldr	r2, [pc, #12]	@ (800844c <vTaskSuspendAll+0x18>)
 8008440:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008442:	bf00      	nop
 8008444:	46bd      	mov	sp, r7
 8008446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800844a:	4770      	bx	lr
 800844c:	20001818 	.word	0x20001818

08008450 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008450:	b580      	push	{r7, lr}
 8008452:	b084      	sub	sp, #16
 8008454:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008456:	2300      	movs	r3, #0
 8008458:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800845a:	2300      	movs	r3, #0
 800845c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800845e:	4b42      	ldr	r3, [pc, #264]	@ (8008568 <xTaskResumeAll+0x118>)
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	2b00      	cmp	r3, #0
 8008464:	d10b      	bne.n	800847e <xTaskResumeAll+0x2e>
	__asm volatile
 8008466:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800846a:	f383 8811 	msr	BASEPRI, r3
 800846e:	f3bf 8f6f 	isb	sy
 8008472:	f3bf 8f4f 	dsb	sy
 8008476:	603b      	str	r3, [r7, #0]
}
 8008478:	bf00      	nop
 800847a:	bf00      	nop
 800847c:	e7fd      	b.n	800847a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800847e:	f001 fb13 	bl	8009aa8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008482:	4b39      	ldr	r3, [pc, #228]	@ (8008568 <xTaskResumeAll+0x118>)
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	3b01      	subs	r3, #1
 8008488:	4a37      	ldr	r2, [pc, #220]	@ (8008568 <xTaskResumeAll+0x118>)
 800848a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800848c:	4b36      	ldr	r3, [pc, #216]	@ (8008568 <xTaskResumeAll+0x118>)
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	2b00      	cmp	r3, #0
 8008492:	d162      	bne.n	800855a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008494:	4b35      	ldr	r3, [pc, #212]	@ (800856c <xTaskResumeAll+0x11c>)
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	2b00      	cmp	r3, #0
 800849a:	d05e      	beq.n	800855a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800849c:	e02f      	b.n	80084fe <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800849e:	4b34      	ldr	r3, [pc, #208]	@ (8008570 <xTaskResumeAll+0x120>)
 80084a0:	68db      	ldr	r3, [r3, #12]
 80084a2:	68db      	ldr	r3, [r3, #12]
 80084a4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	3318      	adds	r3, #24
 80084aa:	4618      	mov	r0, r3
 80084ac:	f7fe fd08 	bl	8006ec0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	3304      	adds	r3, #4
 80084b4:	4618      	mov	r0, r3
 80084b6:	f7fe fd03 	bl	8006ec0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084be:	4b2d      	ldr	r3, [pc, #180]	@ (8008574 <xTaskResumeAll+0x124>)
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	429a      	cmp	r2, r3
 80084c4:	d903      	bls.n	80084ce <xTaskResumeAll+0x7e>
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084ca:	4a2a      	ldr	r2, [pc, #168]	@ (8008574 <xTaskResumeAll+0x124>)
 80084cc:	6013      	str	r3, [r2, #0]
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084d2:	4613      	mov	r3, r2
 80084d4:	009b      	lsls	r3, r3, #2
 80084d6:	4413      	add	r3, r2
 80084d8:	009b      	lsls	r3, r3, #2
 80084da:	4a27      	ldr	r2, [pc, #156]	@ (8008578 <xTaskResumeAll+0x128>)
 80084dc:	441a      	add	r2, r3
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	3304      	adds	r3, #4
 80084e2:	4619      	mov	r1, r3
 80084e4:	4610      	mov	r0, r2
 80084e6:	f7fe fc8e 	bl	8006e06 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084ee:	4b23      	ldr	r3, [pc, #140]	@ (800857c <xTaskResumeAll+0x12c>)
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084f4:	429a      	cmp	r2, r3
 80084f6:	d302      	bcc.n	80084fe <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80084f8:	4b21      	ldr	r3, [pc, #132]	@ (8008580 <xTaskResumeAll+0x130>)
 80084fa:	2201      	movs	r2, #1
 80084fc:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80084fe:	4b1c      	ldr	r3, [pc, #112]	@ (8008570 <xTaskResumeAll+0x120>)
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	2b00      	cmp	r3, #0
 8008504:	d1cb      	bne.n	800849e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	2b00      	cmp	r3, #0
 800850a:	d001      	beq.n	8008510 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800850c:	f000 fc08 	bl	8008d20 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008510:	4b1c      	ldr	r3, [pc, #112]	@ (8008584 <xTaskResumeAll+0x134>)
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	2b00      	cmp	r3, #0
 800851a:	d010      	beq.n	800853e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800851c:	f000 f846 	bl	80085ac <xTaskIncrementTick>
 8008520:	4603      	mov	r3, r0
 8008522:	2b00      	cmp	r3, #0
 8008524:	d002      	beq.n	800852c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8008526:	4b16      	ldr	r3, [pc, #88]	@ (8008580 <xTaskResumeAll+0x130>)
 8008528:	2201      	movs	r2, #1
 800852a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	3b01      	subs	r3, #1
 8008530:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	2b00      	cmp	r3, #0
 8008536:	d1f1      	bne.n	800851c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8008538:	4b12      	ldr	r3, [pc, #72]	@ (8008584 <xTaskResumeAll+0x134>)
 800853a:	2200      	movs	r2, #0
 800853c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800853e:	4b10      	ldr	r3, [pc, #64]	@ (8008580 <xTaskResumeAll+0x130>)
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	2b00      	cmp	r3, #0
 8008544:	d009      	beq.n	800855a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008546:	2301      	movs	r3, #1
 8008548:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800854a:	4b0f      	ldr	r3, [pc, #60]	@ (8008588 <xTaskResumeAll+0x138>)
 800854c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008550:	601a      	str	r2, [r3, #0]
 8008552:	f3bf 8f4f 	dsb	sy
 8008556:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800855a:	f001 fad7 	bl	8009b0c <vPortExitCritical>

	return xAlreadyYielded;
 800855e:	68bb      	ldr	r3, [r7, #8]
}
 8008560:	4618      	mov	r0, r3
 8008562:	3710      	adds	r7, #16
 8008564:	46bd      	mov	sp, r7
 8008566:	bd80      	pop	{r7, pc}
 8008568:	20001818 	.word	0x20001818
 800856c:	200017f0 	.word	0x200017f0
 8008570:	200017b0 	.word	0x200017b0
 8008574:	200017f8 	.word	0x200017f8
 8008578:	20001320 	.word	0x20001320
 800857c:	2000131c 	.word	0x2000131c
 8008580:	20001804 	.word	0x20001804
 8008584:	20001800 	.word	0x20001800
 8008588:	e000ed04 	.word	0xe000ed04

0800858c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800858c:	b480      	push	{r7}
 800858e:	b083      	sub	sp, #12
 8008590:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008592:	4b05      	ldr	r3, [pc, #20]	@ (80085a8 <xTaskGetTickCount+0x1c>)
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008598:	687b      	ldr	r3, [r7, #4]
}
 800859a:	4618      	mov	r0, r3
 800859c:	370c      	adds	r7, #12
 800859e:	46bd      	mov	sp, r7
 80085a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085a4:	4770      	bx	lr
 80085a6:	bf00      	nop
 80085a8:	200017f4 	.word	0x200017f4

080085ac <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80085ac:	b580      	push	{r7, lr}
 80085ae:	b086      	sub	sp, #24
 80085b0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80085b2:	2300      	movs	r3, #0
 80085b4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80085b6:	4b4f      	ldr	r3, [pc, #316]	@ (80086f4 <xTaskIncrementTick+0x148>)
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	f040 8090 	bne.w	80086e0 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80085c0:	4b4d      	ldr	r3, [pc, #308]	@ (80086f8 <xTaskIncrementTick+0x14c>)
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	3301      	adds	r3, #1
 80085c6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80085c8:	4a4b      	ldr	r2, [pc, #300]	@ (80086f8 <xTaskIncrementTick+0x14c>)
 80085ca:	693b      	ldr	r3, [r7, #16]
 80085cc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80085ce:	693b      	ldr	r3, [r7, #16]
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d121      	bne.n	8008618 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80085d4:	4b49      	ldr	r3, [pc, #292]	@ (80086fc <xTaskIncrementTick+0x150>)
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d00b      	beq.n	80085f6 <xTaskIncrementTick+0x4a>
	__asm volatile
 80085de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085e2:	f383 8811 	msr	BASEPRI, r3
 80085e6:	f3bf 8f6f 	isb	sy
 80085ea:	f3bf 8f4f 	dsb	sy
 80085ee:	603b      	str	r3, [r7, #0]
}
 80085f0:	bf00      	nop
 80085f2:	bf00      	nop
 80085f4:	e7fd      	b.n	80085f2 <xTaskIncrementTick+0x46>
 80085f6:	4b41      	ldr	r3, [pc, #260]	@ (80086fc <xTaskIncrementTick+0x150>)
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	60fb      	str	r3, [r7, #12]
 80085fc:	4b40      	ldr	r3, [pc, #256]	@ (8008700 <xTaskIncrementTick+0x154>)
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	4a3e      	ldr	r2, [pc, #248]	@ (80086fc <xTaskIncrementTick+0x150>)
 8008602:	6013      	str	r3, [r2, #0]
 8008604:	4a3e      	ldr	r2, [pc, #248]	@ (8008700 <xTaskIncrementTick+0x154>)
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	6013      	str	r3, [r2, #0]
 800860a:	4b3e      	ldr	r3, [pc, #248]	@ (8008704 <xTaskIncrementTick+0x158>)
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	3301      	adds	r3, #1
 8008610:	4a3c      	ldr	r2, [pc, #240]	@ (8008704 <xTaskIncrementTick+0x158>)
 8008612:	6013      	str	r3, [r2, #0]
 8008614:	f000 fb84 	bl	8008d20 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008618:	4b3b      	ldr	r3, [pc, #236]	@ (8008708 <xTaskIncrementTick+0x15c>)
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	693a      	ldr	r2, [r7, #16]
 800861e:	429a      	cmp	r2, r3
 8008620:	d349      	bcc.n	80086b6 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008622:	4b36      	ldr	r3, [pc, #216]	@ (80086fc <xTaskIncrementTick+0x150>)
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	2b00      	cmp	r3, #0
 800862a:	d104      	bne.n	8008636 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800862c:	4b36      	ldr	r3, [pc, #216]	@ (8008708 <xTaskIncrementTick+0x15c>)
 800862e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008632:	601a      	str	r2, [r3, #0]
					break;
 8008634:	e03f      	b.n	80086b6 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008636:	4b31      	ldr	r3, [pc, #196]	@ (80086fc <xTaskIncrementTick+0x150>)
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	68db      	ldr	r3, [r3, #12]
 800863c:	68db      	ldr	r3, [r3, #12]
 800863e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008640:	68bb      	ldr	r3, [r7, #8]
 8008642:	685b      	ldr	r3, [r3, #4]
 8008644:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008646:	693a      	ldr	r2, [r7, #16]
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	429a      	cmp	r2, r3
 800864c:	d203      	bcs.n	8008656 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800864e:	4a2e      	ldr	r2, [pc, #184]	@ (8008708 <xTaskIncrementTick+0x15c>)
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008654:	e02f      	b.n	80086b6 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008656:	68bb      	ldr	r3, [r7, #8]
 8008658:	3304      	adds	r3, #4
 800865a:	4618      	mov	r0, r3
 800865c:	f7fe fc30 	bl	8006ec0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008660:	68bb      	ldr	r3, [r7, #8]
 8008662:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008664:	2b00      	cmp	r3, #0
 8008666:	d004      	beq.n	8008672 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008668:	68bb      	ldr	r3, [r7, #8]
 800866a:	3318      	adds	r3, #24
 800866c:	4618      	mov	r0, r3
 800866e:	f7fe fc27 	bl	8006ec0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008672:	68bb      	ldr	r3, [r7, #8]
 8008674:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008676:	4b25      	ldr	r3, [pc, #148]	@ (800870c <xTaskIncrementTick+0x160>)
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	429a      	cmp	r2, r3
 800867c:	d903      	bls.n	8008686 <xTaskIncrementTick+0xda>
 800867e:	68bb      	ldr	r3, [r7, #8]
 8008680:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008682:	4a22      	ldr	r2, [pc, #136]	@ (800870c <xTaskIncrementTick+0x160>)
 8008684:	6013      	str	r3, [r2, #0]
 8008686:	68bb      	ldr	r3, [r7, #8]
 8008688:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800868a:	4613      	mov	r3, r2
 800868c:	009b      	lsls	r3, r3, #2
 800868e:	4413      	add	r3, r2
 8008690:	009b      	lsls	r3, r3, #2
 8008692:	4a1f      	ldr	r2, [pc, #124]	@ (8008710 <xTaskIncrementTick+0x164>)
 8008694:	441a      	add	r2, r3
 8008696:	68bb      	ldr	r3, [r7, #8]
 8008698:	3304      	adds	r3, #4
 800869a:	4619      	mov	r1, r3
 800869c:	4610      	mov	r0, r2
 800869e:	f7fe fbb2 	bl	8006e06 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80086a2:	68bb      	ldr	r3, [r7, #8]
 80086a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80086a6:	4b1b      	ldr	r3, [pc, #108]	@ (8008714 <xTaskIncrementTick+0x168>)
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086ac:	429a      	cmp	r2, r3
 80086ae:	d3b8      	bcc.n	8008622 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80086b0:	2301      	movs	r3, #1
 80086b2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80086b4:	e7b5      	b.n	8008622 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80086b6:	4b17      	ldr	r3, [pc, #92]	@ (8008714 <xTaskIncrementTick+0x168>)
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80086bc:	4914      	ldr	r1, [pc, #80]	@ (8008710 <xTaskIncrementTick+0x164>)
 80086be:	4613      	mov	r3, r2
 80086c0:	009b      	lsls	r3, r3, #2
 80086c2:	4413      	add	r3, r2
 80086c4:	009b      	lsls	r3, r3, #2
 80086c6:	440b      	add	r3, r1
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	2b01      	cmp	r3, #1
 80086cc:	d901      	bls.n	80086d2 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80086ce:	2301      	movs	r3, #1
 80086d0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80086d2:	4b11      	ldr	r3, [pc, #68]	@ (8008718 <xTaskIncrementTick+0x16c>)
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d007      	beq.n	80086ea <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80086da:	2301      	movs	r3, #1
 80086dc:	617b      	str	r3, [r7, #20]
 80086de:	e004      	b.n	80086ea <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80086e0:	4b0e      	ldr	r3, [pc, #56]	@ (800871c <xTaskIncrementTick+0x170>)
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	3301      	adds	r3, #1
 80086e6:	4a0d      	ldr	r2, [pc, #52]	@ (800871c <xTaskIncrementTick+0x170>)
 80086e8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80086ea:	697b      	ldr	r3, [r7, #20]
}
 80086ec:	4618      	mov	r0, r3
 80086ee:	3718      	adds	r7, #24
 80086f0:	46bd      	mov	sp, r7
 80086f2:	bd80      	pop	{r7, pc}
 80086f4:	20001818 	.word	0x20001818
 80086f8:	200017f4 	.word	0x200017f4
 80086fc:	200017a8 	.word	0x200017a8
 8008700:	200017ac 	.word	0x200017ac
 8008704:	20001808 	.word	0x20001808
 8008708:	20001810 	.word	0x20001810
 800870c:	200017f8 	.word	0x200017f8
 8008710:	20001320 	.word	0x20001320
 8008714:	2000131c 	.word	0x2000131c
 8008718:	20001804 	.word	0x20001804
 800871c:	20001800 	.word	0x20001800

08008720 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008720:	b480      	push	{r7}
 8008722:	b085      	sub	sp, #20
 8008724:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008726:	4b2b      	ldr	r3, [pc, #172]	@ (80087d4 <vTaskSwitchContext+0xb4>)
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	2b00      	cmp	r3, #0
 800872c:	d003      	beq.n	8008736 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800872e:	4b2a      	ldr	r3, [pc, #168]	@ (80087d8 <vTaskSwitchContext+0xb8>)
 8008730:	2201      	movs	r2, #1
 8008732:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008734:	e047      	b.n	80087c6 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8008736:	4b28      	ldr	r3, [pc, #160]	@ (80087d8 <vTaskSwitchContext+0xb8>)
 8008738:	2200      	movs	r2, #0
 800873a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800873c:	4b27      	ldr	r3, [pc, #156]	@ (80087dc <vTaskSwitchContext+0xbc>)
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	60fb      	str	r3, [r7, #12]
 8008742:	e011      	b.n	8008768 <vTaskSwitchContext+0x48>
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	2b00      	cmp	r3, #0
 8008748:	d10b      	bne.n	8008762 <vTaskSwitchContext+0x42>
	__asm volatile
 800874a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800874e:	f383 8811 	msr	BASEPRI, r3
 8008752:	f3bf 8f6f 	isb	sy
 8008756:	f3bf 8f4f 	dsb	sy
 800875a:	607b      	str	r3, [r7, #4]
}
 800875c:	bf00      	nop
 800875e:	bf00      	nop
 8008760:	e7fd      	b.n	800875e <vTaskSwitchContext+0x3e>
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	3b01      	subs	r3, #1
 8008766:	60fb      	str	r3, [r7, #12]
 8008768:	491d      	ldr	r1, [pc, #116]	@ (80087e0 <vTaskSwitchContext+0xc0>)
 800876a:	68fa      	ldr	r2, [r7, #12]
 800876c:	4613      	mov	r3, r2
 800876e:	009b      	lsls	r3, r3, #2
 8008770:	4413      	add	r3, r2
 8008772:	009b      	lsls	r3, r3, #2
 8008774:	440b      	add	r3, r1
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	2b00      	cmp	r3, #0
 800877a:	d0e3      	beq.n	8008744 <vTaskSwitchContext+0x24>
 800877c:	68fa      	ldr	r2, [r7, #12]
 800877e:	4613      	mov	r3, r2
 8008780:	009b      	lsls	r3, r3, #2
 8008782:	4413      	add	r3, r2
 8008784:	009b      	lsls	r3, r3, #2
 8008786:	4a16      	ldr	r2, [pc, #88]	@ (80087e0 <vTaskSwitchContext+0xc0>)
 8008788:	4413      	add	r3, r2
 800878a:	60bb      	str	r3, [r7, #8]
 800878c:	68bb      	ldr	r3, [r7, #8]
 800878e:	685b      	ldr	r3, [r3, #4]
 8008790:	685a      	ldr	r2, [r3, #4]
 8008792:	68bb      	ldr	r3, [r7, #8]
 8008794:	605a      	str	r2, [r3, #4]
 8008796:	68bb      	ldr	r3, [r7, #8]
 8008798:	685a      	ldr	r2, [r3, #4]
 800879a:	68bb      	ldr	r3, [r7, #8]
 800879c:	3308      	adds	r3, #8
 800879e:	429a      	cmp	r2, r3
 80087a0:	d104      	bne.n	80087ac <vTaskSwitchContext+0x8c>
 80087a2:	68bb      	ldr	r3, [r7, #8]
 80087a4:	685b      	ldr	r3, [r3, #4]
 80087a6:	685a      	ldr	r2, [r3, #4]
 80087a8:	68bb      	ldr	r3, [r7, #8]
 80087aa:	605a      	str	r2, [r3, #4]
 80087ac:	68bb      	ldr	r3, [r7, #8]
 80087ae:	685b      	ldr	r3, [r3, #4]
 80087b0:	68db      	ldr	r3, [r3, #12]
 80087b2:	4a0c      	ldr	r2, [pc, #48]	@ (80087e4 <vTaskSwitchContext+0xc4>)
 80087b4:	6013      	str	r3, [r2, #0]
 80087b6:	4a09      	ldr	r2, [pc, #36]	@ (80087dc <vTaskSwitchContext+0xbc>)
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80087bc:	4b09      	ldr	r3, [pc, #36]	@ (80087e4 <vTaskSwitchContext+0xc4>)
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	3354      	adds	r3, #84	@ 0x54
 80087c2:	4a09      	ldr	r2, [pc, #36]	@ (80087e8 <vTaskSwitchContext+0xc8>)
 80087c4:	6013      	str	r3, [r2, #0]
}
 80087c6:	bf00      	nop
 80087c8:	3714      	adds	r7, #20
 80087ca:	46bd      	mov	sp, r7
 80087cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087d0:	4770      	bx	lr
 80087d2:	bf00      	nop
 80087d4:	20001818 	.word	0x20001818
 80087d8:	20001804 	.word	0x20001804
 80087dc:	200017f8 	.word	0x200017f8
 80087e0:	20001320 	.word	0x20001320
 80087e4:	2000131c 	.word	0x2000131c
 80087e8:	2000001c 	.word	0x2000001c

080087ec <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80087ec:	b580      	push	{r7, lr}
 80087ee:	b084      	sub	sp, #16
 80087f0:	af00      	add	r7, sp, #0
 80087f2:	6078      	str	r0, [r7, #4]
 80087f4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d10b      	bne.n	8008814 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80087fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008800:	f383 8811 	msr	BASEPRI, r3
 8008804:	f3bf 8f6f 	isb	sy
 8008808:	f3bf 8f4f 	dsb	sy
 800880c:	60fb      	str	r3, [r7, #12]
}
 800880e:	bf00      	nop
 8008810:	bf00      	nop
 8008812:	e7fd      	b.n	8008810 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008814:	4b07      	ldr	r3, [pc, #28]	@ (8008834 <vTaskPlaceOnEventList+0x48>)
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	3318      	adds	r3, #24
 800881a:	4619      	mov	r1, r3
 800881c:	6878      	ldr	r0, [r7, #4]
 800881e:	f7fe fb16 	bl	8006e4e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008822:	2101      	movs	r1, #1
 8008824:	6838      	ldr	r0, [r7, #0]
 8008826:	f000 fc41 	bl	80090ac <prvAddCurrentTaskToDelayedList>
}
 800882a:	bf00      	nop
 800882c:	3710      	adds	r7, #16
 800882e:	46bd      	mov	sp, r7
 8008830:	bd80      	pop	{r7, pc}
 8008832:	bf00      	nop
 8008834:	2000131c 	.word	0x2000131c

08008838 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8008838:	b580      	push	{r7, lr}
 800883a:	b086      	sub	sp, #24
 800883c:	af00      	add	r7, sp, #0
 800883e:	60f8      	str	r0, [r7, #12]
 8008840:	60b9      	str	r1, [r7, #8]
 8008842:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	2b00      	cmp	r3, #0
 8008848:	d10b      	bne.n	8008862 <vTaskPlaceOnUnorderedEventList+0x2a>
	__asm volatile
 800884a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800884e:	f383 8811 	msr	BASEPRI, r3
 8008852:	f3bf 8f6f 	isb	sy
 8008856:	f3bf 8f4f 	dsb	sy
 800885a:	617b      	str	r3, [r7, #20]
}
 800885c:	bf00      	nop
 800885e:	bf00      	nop
 8008860:	e7fd      	b.n	800885e <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 8008862:	4b12      	ldr	r3, [pc, #72]	@ (80088ac <vTaskPlaceOnUnorderedEventList+0x74>)
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	2b00      	cmp	r3, #0
 8008868:	d10b      	bne.n	8008882 <vTaskPlaceOnUnorderedEventList+0x4a>
	__asm volatile
 800886a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800886e:	f383 8811 	msr	BASEPRI, r3
 8008872:	f3bf 8f6f 	isb	sy
 8008876:	f3bf 8f4f 	dsb	sy
 800887a:	613b      	str	r3, [r7, #16]
}
 800887c:	bf00      	nop
 800887e:	bf00      	nop
 8008880:	e7fd      	b.n	800887e <vTaskPlaceOnUnorderedEventList+0x46>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8008882:	4b0b      	ldr	r3, [pc, #44]	@ (80088b0 <vTaskPlaceOnUnorderedEventList+0x78>)
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	68ba      	ldr	r2, [r7, #8]
 8008888:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800888c:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800888e:	4b08      	ldr	r3, [pc, #32]	@ (80088b0 <vTaskPlaceOnUnorderedEventList+0x78>)
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	3318      	adds	r3, #24
 8008894:	4619      	mov	r1, r3
 8008896:	68f8      	ldr	r0, [r7, #12]
 8008898:	f7fe fab5 	bl	8006e06 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800889c:	2101      	movs	r1, #1
 800889e:	6878      	ldr	r0, [r7, #4]
 80088a0:	f000 fc04 	bl	80090ac <prvAddCurrentTaskToDelayedList>
}
 80088a4:	bf00      	nop
 80088a6:	3718      	adds	r7, #24
 80088a8:	46bd      	mov	sp, r7
 80088aa:	bd80      	pop	{r7, pc}
 80088ac:	20001818 	.word	0x20001818
 80088b0:	2000131c 	.word	0x2000131c

080088b4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80088b4:	b580      	push	{r7, lr}
 80088b6:	b086      	sub	sp, #24
 80088b8:	af00      	add	r7, sp, #0
 80088ba:	60f8      	str	r0, [r7, #12]
 80088bc:	60b9      	str	r1, [r7, #8]
 80088be:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d10b      	bne.n	80088de <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80088c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088ca:	f383 8811 	msr	BASEPRI, r3
 80088ce:	f3bf 8f6f 	isb	sy
 80088d2:	f3bf 8f4f 	dsb	sy
 80088d6:	617b      	str	r3, [r7, #20]
}
 80088d8:	bf00      	nop
 80088da:	bf00      	nop
 80088dc:	e7fd      	b.n	80088da <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80088de:	4b0a      	ldr	r3, [pc, #40]	@ (8008908 <vTaskPlaceOnEventListRestricted+0x54>)
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	3318      	adds	r3, #24
 80088e4:	4619      	mov	r1, r3
 80088e6:	68f8      	ldr	r0, [r7, #12]
 80088e8:	f7fe fa8d 	bl	8006e06 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d002      	beq.n	80088f8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80088f2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80088f6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80088f8:	6879      	ldr	r1, [r7, #4]
 80088fa:	68b8      	ldr	r0, [r7, #8]
 80088fc:	f000 fbd6 	bl	80090ac <prvAddCurrentTaskToDelayedList>
	}
 8008900:	bf00      	nop
 8008902:	3718      	adds	r7, #24
 8008904:	46bd      	mov	sp, r7
 8008906:	bd80      	pop	{r7, pc}
 8008908:	2000131c 	.word	0x2000131c

0800890c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800890c:	b580      	push	{r7, lr}
 800890e:	b086      	sub	sp, #24
 8008910:	af00      	add	r7, sp, #0
 8008912:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	68db      	ldr	r3, [r3, #12]
 8008918:	68db      	ldr	r3, [r3, #12]
 800891a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800891c:	693b      	ldr	r3, [r7, #16]
 800891e:	2b00      	cmp	r3, #0
 8008920:	d10b      	bne.n	800893a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8008922:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008926:	f383 8811 	msr	BASEPRI, r3
 800892a:	f3bf 8f6f 	isb	sy
 800892e:	f3bf 8f4f 	dsb	sy
 8008932:	60fb      	str	r3, [r7, #12]
}
 8008934:	bf00      	nop
 8008936:	bf00      	nop
 8008938:	e7fd      	b.n	8008936 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800893a:	693b      	ldr	r3, [r7, #16]
 800893c:	3318      	adds	r3, #24
 800893e:	4618      	mov	r0, r3
 8008940:	f7fe fabe 	bl	8006ec0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008944:	4b1d      	ldr	r3, [pc, #116]	@ (80089bc <xTaskRemoveFromEventList+0xb0>)
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	2b00      	cmp	r3, #0
 800894a:	d11d      	bne.n	8008988 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800894c:	693b      	ldr	r3, [r7, #16]
 800894e:	3304      	adds	r3, #4
 8008950:	4618      	mov	r0, r3
 8008952:	f7fe fab5 	bl	8006ec0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008956:	693b      	ldr	r3, [r7, #16]
 8008958:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800895a:	4b19      	ldr	r3, [pc, #100]	@ (80089c0 <xTaskRemoveFromEventList+0xb4>)
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	429a      	cmp	r2, r3
 8008960:	d903      	bls.n	800896a <xTaskRemoveFromEventList+0x5e>
 8008962:	693b      	ldr	r3, [r7, #16]
 8008964:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008966:	4a16      	ldr	r2, [pc, #88]	@ (80089c0 <xTaskRemoveFromEventList+0xb4>)
 8008968:	6013      	str	r3, [r2, #0]
 800896a:	693b      	ldr	r3, [r7, #16]
 800896c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800896e:	4613      	mov	r3, r2
 8008970:	009b      	lsls	r3, r3, #2
 8008972:	4413      	add	r3, r2
 8008974:	009b      	lsls	r3, r3, #2
 8008976:	4a13      	ldr	r2, [pc, #76]	@ (80089c4 <xTaskRemoveFromEventList+0xb8>)
 8008978:	441a      	add	r2, r3
 800897a:	693b      	ldr	r3, [r7, #16]
 800897c:	3304      	adds	r3, #4
 800897e:	4619      	mov	r1, r3
 8008980:	4610      	mov	r0, r2
 8008982:	f7fe fa40 	bl	8006e06 <vListInsertEnd>
 8008986:	e005      	b.n	8008994 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008988:	693b      	ldr	r3, [r7, #16]
 800898a:	3318      	adds	r3, #24
 800898c:	4619      	mov	r1, r3
 800898e:	480e      	ldr	r0, [pc, #56]	@ (80089c8 <xTaskRemoveFromEventList+0xbc>)
 8008990:	f7fe fa39 	bl	8006e06 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008994:	693b      	ldr	r3, [r7, #16]
 8008996:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008998:	4b0c      	ldr	r3, [pc, #48]	@ (80089cc <xTaskRemoveFromEventList+0xc0>)
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800899e:	429a      	cmp	r2, r3
 80089a0:	d905      	bls.n	80089ae <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80089a2:	2301      	movs	r3, #1
 80089a4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80089a6:	4b0a      	ldr	r3, [pc, #40]	@ (80089d0 <xTaskRemoveFromEventList+0xc4>)
 80089a8:	2201      	movs	r2, #1
 80089aa:	601a      	str	r2, [r3, #0]
 80089ac:	e001      	b.n	80089b2 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80089ae:	2300      	movs	r3, #0
 80089b0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80089b2:	697b      	ldr	r3, [r7, #20]
}
 80089b4:	4618      	mov	r0, r3
 80089b6:	3718      	adds	r7, #24
 80089b8:	46bd      	mov	sp, r7
 80089ba:	bd80      	pop	{r7, pc}
 80089bc:	20001818 	.word	0x20001818
 80089c0:	200017f8 	.word	0x200017f8
 80089c4:	20001320 	.word	0x20001320
 80089c8:	200017b0 	.word	0x200017b0
 80089cc:	2000131c 	.word	0x2000131c
 80089d0:	20001804 	.word	0x20001804

080089d4 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 80089d4:	b580      	push	{r7, lr}
 80089d6:	b086      	sub	sp, #24
 80089d8:	af00      	add	r7, sp, #0
 80089da:	6078      	str	r0, [r7, #4]
 80089dc:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 80089de:	4b2a      	ldr	r3, [pc, #168]	@ (8008a88 <vTaskRemoveFromUnorderedEventList+0xb4>)
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d10b      	bne.n	80089fe <vTaskRemoveFromUnorderedEventList+0x2a>
	__asm volatile
 80089e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089ea:	f383 8811 	msr	BASEPRI, r3
 80089ee:	f3bf 8f6f 	isb	sy
 80089f2:	f3bf 8f4f 	dsb	sy
 80089f6:	613b      	str	r3, [r7, #16]
}
 80089f8:	bf00      	nop
 80089fa:	bf00      	nop
 80089fc:	e7fd      	b.n	80089fa <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 80089fe:	683b      	ldr	r3, [r7, #0]
 8008a00:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	68db      	ldr	r3, [r3, #12]
 8008a0c:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8008a0e:	697b      	ldr	r3, [r7, #20]
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d10b      	bne.n	8008a2c <vTaskRemoveFromUnorderedEventList+0x58>
	__asm volatile
 8008a14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a18:	f383 8811 	msr	BASEPRI, r3
 8008a1c:	f3bf 8f6f 	isb	sy
 8008a20:	f3bf 8f4f 	dsb	sy
 8008a24:	60fb      	str	r3, [r7, #12]
}
 8008a26:	bf00      	nop
 8008a28:	bf00      	nop
 8008a2a:	e7fd      	b.n	8008a28 <vTaskRemoveFromUnorderedEventList+0x54>
	( void ) uxListRemove( pxEventListItem );
 8008a2c:	6878      	ldr	r0, [r7, #4]
 8008a2e:	f7fe fa47 	bl	8006ec0 <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008a32:	697b      	ldr	r3, [r7, #20]
 8008a34:	3304      	adds	r3, #4
 8008a36:	4618      	mov	r0, r3
 8008a38:	f7fe fa42 	bl	8006ec0 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8008a3c:	697b      	ldr	r3, [r7, #20]
 8008a3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a40:	4b12      	ldr	r3, [pc, #72]	@ (8008a8c <vTaskRemoveFromUnorderedEventList+0xb8>)
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	429a      	cmp	r2, r3
 8008a46:	d903      	bls.n	8008a50 <vTaskRemoveFromUnorderedEventList+0x7c>
 8008a48:	697b      	ldr	r3, [r7, #20]
 8008a4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a4c:	4a0f      	ldr	r2, [pc, #60]	@ (8008a8c <vTaskRemoveFromUnorderedEventList+0xb8>)
 8008a4e:	6013      	str	r3, [r2, #0]
 8008a50:	697b      	ldr	r3, [r7, #20]
 8008a52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a54:	4613      	mov	r3, r2
 8008a56:	009b      	lsls	r3, r3, #2
 8008a58:	4413      	add	r3, r2
 8008a5a:	009b      	lsls	r3, r3, #2
 8008a5c:	4a0c      	ldr	r2, [pc, #48]	@ (8008a90 <vTaskRemoveFromUnorderedEventList+0xbc>)
 8008a5e:	441a      	add	r2, r3
 8008a60:	697b      	ldr	r3, [r7, #20]
 8008a62:	3304      	adds	r3, #4
 8008a64:	4619      	mov	r1, r3
 8008a66:	4610      	mov	r0, r2
 8008a68:	f7fe f9cd 	bl	8006e06 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008a6c:	697b      	ldr	r3, [r7, #20]
 8008a6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a70:	4b08      	ldr	r3, [pc, #32]	@ (8008a94 <vTaskRemoveFromUnorderedEventList+0xc0>)
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a76:	429a      	cmp	r2, r3
 8008a78:	d902      	bls.n	8008a80 <vTaskRemoveFromUnorderedEventList+0xac>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 8008a7a:	4b07      	ldr	r3, [pc, #28]	@ (8008a98 <vTaskRemoveFromUnorderedEventList+0xc4>)
 8008a7c:	2201      	movs	r2, #1
 8008a7e:	601a      	str	r2, [r3, #0]
	}
}
 8008a80:	bf00      	nop
 8008a82:	3718      	adds	r7, #24
 8008a84:	46bd      	mov	sp, r7
 8008a86:	bd80      	pop	{r7, pc}
 8008a88:	20001818 	.word	0x20001818
 8008a8c:	200017f8 	.word	0x200017f8
 8008a90:	20001320 	.word	0x20001320
 8008a94:	2000131c 	.word	0x2000131c
 8008a98:	20001804 	.word	0x20001804

08008a9c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008a9c:	b480      	push	{r7}
 8008a9e:	b083      	sub	sp, #12
 8008aa0:	af00      	add	r7, sp, #0
 8008aa2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008aa4:	4b06      	ldr	r3, [pc, #24]	@ (8008ac0 <vTaskInternalSetTimeOutState+0x24>)
 8008aa6:	681a      	ldr	r2, [r3, #0]
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008aac:	4b05      	ldr	r3, [pc, #20]	@ (8008ac4 <vTaskInternalSetTimeOutState+0x28>)
 8008aae:	681a      	ldr	r2, [r3, #0]
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	605a      	str	r2, [r3, #4]
}
 8008ab4:	bf00      	nop
 8008ab6:	370c      	adds	r7, #12
 8008ab8:	46bd      	mov	sp, r7
 8008aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008abe:	4770      	bx	lr
 8008ac0:	20001808 	.word	0x20001808
 8008ac4:	200017f4 	.word	0x200017f4

08008ac8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008ac8:	b580      	push	{r7, lr}
 8008aca:	b088      	sub	sp, #32
 8008acc:	af00      	add	r7, sp, #0
 8008ace:	6078      	str	r0, [r7, #4]
 8008ad0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d10b      	bne.n	8008af0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8008ad8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008adc:	f383 8811 	msr	BASEPRI, r3
 8008ae0:	f3bf 8f6f 	isb	sy
 8008ae4:	f3bf 8f4f 	dsb	sy
 8008ae8:	613b      	str	r3, [r7, #16]
}
 8008aea:	bf00      	nop
 8008aec:	bf00      	nop
 8008aee:	e7fd      	b.n	8008aec <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008af0:	683b      	ldr	r3, [r7, #0]
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d10b      	bne.n	8008b0e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8008af6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008afa:	f383 8811 	msr	BASEPRI, r3
 8008afe:	f3bf 8f6f 	isb	sy
 8008b02:	f3bf 8f4f 	dsb	sy
 8008b06:	60fb      	str	r3, [r7, #12]
}
 8008b08:	bf00      	nop
 8008b0a:	bf00      	nop
 8008b0c:	e7fd      	b.n	8008b0a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8008b0e:	f000 ffcb 	bl	8009aa8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008b12:	4b1d      	ldr	r3, [pc, #116]	@ (8008b88 <xTaskCheckForTimeOut+0xc0>)
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	685b      	ldr	r3, [r3, #4]
 8008b1c:	69ba      	ldr	r2, [r7, #24]
 8008b1e:	1ad3      	subs	r3, r2, r3
 8008b20:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008b22:	683b      	ldr	r3, [r7, #0]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008b2a:	d102      	bne.n	8008b32 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008b2c:	2300      	movs	r3, #0
 8008b2e:	61fb      	str	r3, [r7, #28]
 8008b30:	e023      	b.n	8008b7a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	681a      	ldr	r2, [r3, #0]
 8008b36:	4b15      	ldr	r3, [pc, #84]	@ (8008b8c <xTaskCheckForTimeOut+0xc4>)
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	429a      	cmp	r2, r3
 8008b3c:	d007      	beq.n	8008b4e <xTaskCheckForTimeOut+0x86>
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	685b      	ldr	r3, [r3, #4]
 8008b42:	69ba      	ldr	r2, [r7, #24]
 8008b44:	429a      	cmp	r2, r3
 8008b46:	d302      	bcc.n	8008b4e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008b48:	2301      	movs	r3, #1
 8008b4a:	61fb      	str	r3, [r7, #28]
 8008b4c:	e015      	b.n	8008b7a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008b4e:	683b      	ldr	r3, [r7, #0]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	697a      	ldr	r2, [r7, #20]
 8008b54:	429a      	cmp	r2, r3
 8008b56:	d20b      	bcs.n	8008b70 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008b58:	683b      	ldr	r3, [r7, #0]
 8008b5a:	681a      	ldr	r2, [r3, #0]
 8008b5c:	697b      	ldr	r3, [r7, #20]
 8008b5e:	1ad2      	subs	r2, r2, r3
 8008b60:	683b      	ldr	r3, [r7, #0]
 8008b62:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008b64:	6878      	ldr	r0, [r7, #4]
 8008b66:	f7ff ff99 	bl	8008a9c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008b6a:	2300      	movs	r3, #0
 8008b6c:	61fb      	str	r3, [r7, #28]
 8008b6e:	e004      	b.n	8008b7a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8008b70:	683b      	ldr	r3, [r7, #0]
 8008b72:	2200      	movs	r2, #0
 8008b74:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008b76:	2301      	movs	r3, #1
 8008b78:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008b7a:	f000 ffc7 	bl	8009b0c <vPortExitCritical>

	return xReturn;
 8008b7e:	69fb      	ldr	r3, [r7, #28]
}
 8008b80:	4618      	mov	r0, r3
 8008b82:	3720      	adds	r7, #32
 8008b84:	46bd      	mov	sp, r7
 8008b86:	bd80      	pop	{r7, pc}
 8008b88:	200017f4 	.word	0x200017f4
 8008b8c:	20001808 	.word	0x20001808

08008b90 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008b90:	b480      	push	{r7}
 8008b92:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008b94:	4b03      	ldr	r3, [pc, #12]	@ (8008ba4 <vTaskMissedYield+0x14>)
 8008b96:	2201      	movs	r2, #1
 8008b98:	601a      	str	r2, [r3, #0]
}
 8008b9a:	bf00      	nop
 8008b9c:	46bd      	mov	sp, r7
 8008b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba2:	4770      	bx	lr
 8008ba4:	20001804 	.word	0x20001804

08008ba8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008ba8:	b580      	push	{r7, lr}
 8008baa:	b082      	sub	sp, #8
 8008bac:	af00      	add	r7, sp, #0
 8008bae:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008bb0:	f000 f852 	bl	8008c58 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008bb4:	4b06      	ldr	r3, [pc, #24]	@ (8008bd0 <prvIdleTask+0x28>)
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	2b01      	cmp	r3, #1
 8008bba:	d9f9      	bls.n	8008bb0 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008bbc:	4b05      	ldr	r3, [pc, #20]	@ (8008bd4 <prvIdleTask+0x2c>)
 8008bbe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008bc2:	601a      	str	r2, [r3, #0]
 8008bc4:	f3bf 8f4f 	dsb	sy
 8008bc8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008bcc:	e7f0      	b.n	8008bb0 <prvIdleTask+0x8>
 8008bce:	bf00      	nop
 8008bd0:	20001320 	.word	0x20001320
 8008bd4:	e000ed04 	.word	0xe000ed04

08008bd8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008bd8:	b580      	push	{r7, lr}
 8008bda:	b082      	sub	sp, #8
 8008bdc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008bde:	2300      	movs	r3, #0
 8008be0:	607b      	str	r3, [r7, #4]
 8008be2:	e00c      	b.n	8008bfe <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008be4:	687a      	ldr	r2, [r7, #4]
 8008be6:	4613      	mov	r3, r2
 8008be8:	009b      	lsls	r3, r3, #2
 8008bea:	4413      	add	r3, r2
 8008bec:	009b      	lsls	r3, r3, #2
 8008bee:	4a12      	ldr	r2, [pc, #72]	@ (8008c38 <prvInitialiseTaskLists+0x60>)
 8008bf0:	4413      	add	r3, r2
 8008bf2:	4618      	mov	r0, r3
 8008bf4:	f7fe f8da 	bl	8006dac <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	3301      	adds	r3, #1
 8008bfc:	607b      	str	r3, [r7, #4]
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	2b37      	cmp	r3, #55	@ 0x37
 8008c02:	d9ef      	bls.n	8008be4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008c04:	480d      	ldr	r0, [pc, #52]	@ (8008c3c <prvInitialiseTaskLists+0x64>)
 8008c06:	f7fe f8d1 	bl	8006dac <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008c0a:	480d      	ldr	r0, [pc, #52]	@ (8008c40 <prvInitialiseTaskLists+0x68>)
 8008c0c:	f7fe f8ce 	bl	8006dac <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008c10:	480c      	ldr	r0, [pc, #48]	@ (8008c44 <prvInitialiseTaskLists+0x6c>)
 8008c12:	f7fe f8cb 	bl	8006dac <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008c16:	480c      	ldr	r0, [pc, #48]	@ (8008c48 <prvInitialiseTaskLists+0x70>)
 8008c18:	f7fe f8c8 	bl	8006dac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008c1c:	480b      	ldr	r0, [pc, #44]	@ (8008c4c <prvInitialiseTaskLists+0x74>)
 8008c1e:	f7fe f8c5 	bl	8006dac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008c22:	4b0b      	ldr	r3, [pc, #44]	@ (8008c50 <prvInitialiseTaskLists+0x78>)
 8008c24:	4a05      	ldr	r2, [pc, #20]	@ (8008c3c <prvInitialiseTaskLists+0x64>)
 8008c26:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008c28:	4b0a      	ldr	r3, [pc, #40]	@ (8008c54 <prvInitialiseTaskLists+0x7c>)
 8008c2a:	4a05      	ldr	r2, [pc, #20]	@ (8008c40 <prvInitialiseTaskLists+0x68>)
 8008c2c:	601a      	str	r2, [r3, #0]
}
 8008c2e:	bf00      	nop
 8008c30:	3708      	adds	r7, #8
 8008c32:	46bd      	mov	sp, r7
 8008c34:	bd80      	pop	{r7, pc}
 8008c36:	bf00      	nop
 8008c38:	20001320 	.word	0x20001320
 8008c3c:	20001780 	.word	0x20001780
 8008c40:	20001794 	.word	0x20001794
 8008c44:	200017b0 	.word	0x200017b0
 8008c48:	200017c4 	.word	0x200017c4
 8008c4c:	200017dc 	.word	0x200017dc
 8008c50:	200017a8 	.word	0x200017a8
 8008c54:	200017ac 	.word	0x200017ac

08008c58 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008c58:	b580      	push	{r7, lr}
 8008c5a:	b082      	sub	sp, #8
 8008c5c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008c5e:	e019      	b.n	8008c94 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008c60:	f000 ff22 	bl	8009aa8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008c64:	4b10      	ldr	r3, [pc, #64]	@ (8008ca8 <prvCheckTasksWaitingTermination+0x50>)
 8008c66:	68db      	ldr	r3, [r3, #12]
 8008c68:	68db      	ldr	r3, [r3, #12]
 8008c6a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	3304      	adds	r3, #4
 8008c70:	4618      	mov	r0, r3
 8008c72:	f7fe f925 	bl	8006ec0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008c76:	4b0d      	ldr	r3, [pc, #52]	@ (8008cac <prvCheckTasksWaitingTermination+0x54>)
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	3b01      	subs	r3, #1
 8008c7c:	4a0b      	ldr	r2, [pc, #44]	@ (8008cac <prvCheckTasksWaitingTermination+0x54>)
 8008c7e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008c80:	4b0b      	ldr	r3, [pc, #44]	@ (8008cb0 <prvCheckTasksWaitingTermination+0x58>)
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	3b01      	subs	r3, #1
 8008c86:	4a0a      	ldr	r2, [pc, #40]	@ (8008cb0 <prvCheckTasksWaitingTermination+0x58>)
 8008c88:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008c8a:	f000 ff3f 	bl	8009b0c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008c8e:	6878      	ldr	r0, [r7, #4]
 8008c90:	f000 f810 	bl	8008cb4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008c94:	4b06      	ldr	r3, [pc, #24]	@ (8008cb0 <prvCheckTasksWaitingTermination+0x58>)
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d1e1      	bne.n	8008c60 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008c9c:	bf00      	nop
 8008c9e:	bf00      	nop
 8008ca0:	3708      	adds	r7, #8
 8008ca2:	46bd      	mov	sp, r7
 8008ca4:	bd80      	pop	{r7, pc}
 8008ca6:	bf00      	nop
 8008ca8:	200017c4 	.word	0x200017c4
 8008cac:	200017f0 	.word	0x200017f0
 8008cb0:	200017d8 	.word	0x200017d8

08008cb4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008cb4:	b580      	push	{r7, lr}
 8008cb6:	b084      	sub	sp, #16
 8008cb8:	af00      	add	r7, sp, #0
 8008cba:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	3354      	adds	r3, #84	@ 0x54
 8008cc0:	4618      	mov	r0, r3
 8008cc2:	f001 fc47 	bl	800a554 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d108      	bne.n	8008ce2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008cd4:	4618      	mov	r0, r3
 8008cd6:	f001 f8d7 	bl	8009e88 <vPortFree>
				vPortFree( pxTCB );
 8008cda:	6878      	ldr	r0, [r7, #4]
 8008cdc:	f001 f8d4 	bl	8009e88 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008ce0:	e019      	b.n	8008d16 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008ce8:	2b01      	cmp	r3, #1
 8008cea:	d103      	bne.n	8008cf4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8008cec:	6878      	ldr	r0, [r7, #4]
 8008cee:	f001 f8cb 	bl	8009e88 <vPortFree>
	}
 8008cf2:	e010      	b.n	8008d16 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008cfa:	2b02      	cmp	r3, #2
 8008cfc:	d00b      	beq.n	8008d16 <prvDeleteTCB+0x62>
	__asm volatile
 8008cfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d02:	f383 8811 	msr	BASEPRI, r3
 8008d06:	f3bf 8f6f 	isb	sy
 8008d0a:	f3bf 8f4f 	dsb	sy
 8008d0e:	60fb      	str	r3, [r7, #12]
}
 8008d10:	bf00      	nop
 8008d12:	bf00      	nop
 8008d14:	e7fd      	b.n	8008d12 <prvDeleteTCB+0x5e>
	}
 8008d16:	bf00      	nop
 8008d18:	3710      	adds	r7, #16
 8008d1a:	46bd      	mov	sp, r7
 8008d1c:	bd80      	pop	{r7, pc}
	...

08008d20 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008d20:	b480      	push	{r7}
 8008d22:	b083      	sub	sp, #12
 8008d24:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008d26:	4b0c      	ldr	r3, [pc, #48]	@ (8008d58 <prvResetNextTaskUnblockTime+0x38>)
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d104      	bne.n	8008d3a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008d30:	4b0a      	ldr	r3, [pc, #40]	@ (8008d5c <prvResetNextTaskUnblockTime+0x3c>)
 8008d32:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008d36:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008d38:	e008      	b.n	8008d4c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008d3a:	4b07      	ldr	r3, [pc, #28]	@ (8008d58 <prvResetNextTaskUnblockTime+0x38>)
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	68db      	ldr	r3, [r3, #12]
 8008d40:	68db      	ldr	r3, [r3, #12]
 8008d42:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	685b      	ldr	r3, [r3, #4]
 8008d48:	4a04      	ldr	r2, [pc, #16]	@ (8008d5c <prvResetNextTaskUnblockTime+0x3c>)
 8008d4a:	6013      	str	r3, [r2, #0]
}
 8008d4c:	bf00      	nop
 8008d4e:	370c      	adds	r7, #12
 8008d50:	46bd      	mov	sp, r7
 8008d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d56:	4770      	bx	lr
 8008d58:	200017a8 	.word	0x200017a8
 8008d5c:	20001810 	.word	0x20001810

08008d60 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008d60:	b480      	push	{r7}
 8008d62:	b083      	sub	sp, #12
 8008d64:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008d66:	4b0b      	ldr	r3, [pc, #44]	@ (8008d94 <xTaskGetSchedulerState+0x34>)
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d102      	bne.n	8008d74 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008d6e:	2301      	movs	r3, #1
 8008d70:	607b      	str	r3, [r7, #4]
 8008d72:	e008      	b.n	8008d86 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008d74:	4b08      	ldr	r3, [pc, #32]	@ (8008d98 <xTaskGetSchedulerState+0x38>)
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d102      	bne.n	8008d82 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008d7c:	2302      	movs	r3, #2
 8008d7e:	607b      	str	r3, [r7, #4]
 8008d80:	e001      	b.n	8008d86 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008d82:	2300      	movs	r3, #0
 8008d84:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008d86:	687b      	ldr	r3, [r7, #4]
	}
 8008d88:	4618      	mov	r0, r3
 8008d8a:	370c      	adds	r7, #12
 8008d8c:	46bd      	mov	sp, r7
 8008d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d92:	4770      	bx	lr
 8008d94:	200017fc 	.word	0x200017fc
 8008d98:	20001818 	.word	0x20001818

08008d9c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8008d9c:	b580      	push	{r7, lr}
 8008d9e:	b084      	sub	sp, #16
 8008da0:	af00      	add	r7, sp, #0
 8008da2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8008da8:	2300      	movs	r3, #0
 8008daa:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d051      	beq.n	8008e56 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8008db2:	68bb      	ldr	r3, [r7, #8]
 8008db4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008db6:	4b2a      	ldr	r3, [pc, #168]	@ (8008e60 <xTaskPriorityInherit+0xc4>)
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dbc:	429a      	cmp	r2, r3
 8008dbe:	d241      	bcs.n	8008e44 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008dc0:	68bb      	ldr	r3, [r7, #8]
 8008dc2:	699b      	ldr	r3, [r3, #24]
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	db06      	blt.n	8008dd6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008dc8:	4b25      	ldr	r3, [pc, #148]	@ (8008e60 <xTaskPriorityInherit+0xc4>)
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dce:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008dd2:	68bb      	ldr	r3, [r7, #8]
 8008dd4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8008dd6:	68bb      	ldr	r3, [r7, #8]
 8008dd8:	6959      	ldr	r1, [r3, #20]
 8008dda:	68bb      	ldr	r3, [r7, #8]
 8008ddc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008dde:	4613      	mov	r3, r2
 8008de0:	009b      	lsls	r3, r3, #2
 8008de2:	4413      	add	r3, r2
 8008de4:	009b      	lsls	r3, r3, #2
 8008de6:	4a1f      	ldr	r2, [pc, #124]	@ (8008e64 <xTaskPriorityInherit+0xc8>)
 8008de8:	4413      	add	r3, r2
 8008dea:	4299      	cmp	r1, r3
 8008dec:	d122      	bne.n	8008e34 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008dee:	68bb      	ldr	r3, [r7, #8]
 8008df0:	3304      	adds	r3, #4
 8008df2:	4618      	mov	r0, r3
 8008df4:	f7fe f864 	bl	8006ec0 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008df8:	4b19      	ldr	r3, [pc, #100]	@ (8008e60 <xTaskPriorityInherit+0xc4>)
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008dfe:	68bb      	ldr	r3, [r7, #8]
 8008e00:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8008e02:	68bb      	ldr	r3, [r7, #8]
 8008e04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e06:	4b18      	ldr	r3, [pc, #96]	@ (8008e68 <xTaskPriorityInherit+0xcc>)
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	429a      	cmp	r2, r3
 8008e0c:	d903      	bls.n	8008e16 <xTaskPriorityInherit+0x7a>
 8008e0e:	68bb      	ldr	r3, [r7, #8]
 8008e10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e12:	4a15      	ldr	r2, [pc, #84]	@ (8008e68 <xTaskPriorityInherit+0xcc>)
 8008e14:	6013      	str	r3, [r2, #0]
 8008e16:	68bb      	ldr	r3, [r7, #8]
 8008e18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e1a:	4613      	mov	r3, r2
 8008e1c:	009b      	lsls	r3, r3, #2
 8008e1e:	4413      	add	r3, r2
 8008e20:	009b      	lsls	r3, r3, #2
 8008e22:	4a10      	ldr	r2, [pc, #64]	@ (8008e64 <xTaskPriorityInherit+0xc8>)
 8008e24:	441a      	add	r2, r3
 8008e26:	68bb      	ldr	r3, [r7, #8]
 8008e28:	3304      	adds	r3, #4
 8008e2a:	4619      	mov	r1, r3
 8008e2c:	4610      	mov	r0, r2
 8008e2e:	f7fd ffea 	bl	8006e06 <vListInsertEnd>
 8008e32:	e004      	b.n	8008e3e <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008e34:	4b0a      	ldr	r3, [pc, #40]	@ (8008e60 <xTaskPriorityInherit+0xc4>)
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e3a:	68bb      	ldr	r3, [r7, #8]
 8008e3c:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8008e3e:	2301      	movs	r3, #1
 8008e40:	60fb      	str	r3, [r7, #12]
 8008e42:	e008      	b.n	8008e56 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8008e44:	68bb      	ldr	r3, [r7, #8]
 8008e46:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008e48:	4b05      	ldr	r3, [pc, #20]	@ (8008e60 <xTaskPriorityInherit+0xc4>)
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e4e:	429a      	cmp	r2, r3
 8008e50:	d201      	bcs.n	8008e56 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8008e52:	2301      	movs	r3, #1
 8008e54:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008e56:	68fb      	ldr	r3, [r7, #12]
	}
 8008e58:	4618      	mov	r0, r3
 8008e5a:	3710      	adds	r7, #16
 8008e5c:	46bd      	mov	sp, r7
 8008e5e:	bd80      	pop	{r7, pc}
 8008e60:	2000131c 	.word	0x2000131c
 8008e64:	20001320 	.word	0x20001320
 8008e68:	200017f8 	.word	0x200017f8

08008e6c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008e6c:	b580      	push	{r7, lr}
 8008e6e:	b086      	sub	sp, #24
 8008e70:	af00      	add	r7, sp, #0
 8008e72:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008e78:	2300      	movs	r3, #0
 8008e7a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d058      	beq.n	8008f34 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008e82:	4b2f      	ldr	r3, [pc, #188]	@ (8008f40 <xTaskPriorityDisinherit+0xd4>)
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	693a      	ldr	r2, [r7, #16]
 8008e88:	429a      	cmp	r2, r3
 8008e8a:	d00b      	beq.n	8008ea4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8008e8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e90:	f383 8811 	msr	BASEPRI, r3
 8008e94:	f3bf 8f6f 	isb	sy
 8008e98:	f3bf 8f4f 	dsb	sy
 8008e9c:	60fb      	str	r3, [r7, #12]
}
 8008e9e:	bf00      	nop
 8008ea0:	bf00      	nop
 8008ea2:	e7fd      	b.n	8008ea0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008ea4:	693b      	ldr	r3, [r7, #16]
 8008ea6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d10b      	bne.n	8008ec4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8008eac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008eb0:	f383 8811 	msr	BASEPRI, r3
 8008eb4:	f3bf 8f6f 	isb	sy
 8008eb8:	f3bf 8f4f 	dsb	sy
 8008ebc:	60bb      	str	r3, [r7, #8]
}
 8008ebe:	bf00      	nop
 8008ec0:	bf00      	nop
 8008ec2:	e7fd      	b.n	8008ec0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8008ec4:	693b      	ldr	r3, [r7, #16]
 8008ec6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008ec8:	1e5a      	subs	r2, r3, #1
 8008eca:	693b      	ldr	r3, [r7, #16]
 8008ecc:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008ece:	693b      	ldr	r3, [r7, #16]
 8008ed0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ed2:	693b      	ldr	r3, [r7, #16]
 8008ed4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008ed6:	429a      	cmp	r2, r3
 8008ed8:	d02c      	beq.n	8008f34 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008eda:	693b      	ldr	r3, [r7, #16]
 8008edc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d128      	bne.n	8008f34 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008ee2:	693b      	ldr	r3, [r7, #16]
 8008ee4:	3304      	adds	r3, #4
 8008ee6:	4618      	mov	r0, r3
 8008ee8:	f7fd ffea 	bl	8006ec0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008eec:	693b      	ldr	r3, [r7, #16]
 8008eee:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008ef0:	693b      	ldr	r3, [r7, #16]
 8008ef2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008ef4:	693b      	ldr	r3, [r7, #16]
 8008ef6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ef8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008efc:	693b      	ldr	r3, [r7, #16]
 8008efe:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008f00:	693b      	ldr	r3, [r7, #16]
 8008f02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f04:	4b0f      	ldr	r3, [pc, #60]	@ (8008f44 <xTaskPriorityDisinherit+0xd8>)
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	429a      	cmp	r2, r3
 8008f0a:	d903      	bls.n	8008f14 <xTaskPriorityDisinherit+0xa8>
 8008f0c:	693b      	ldr	r3, [r7, #16]
 8008f0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f10:	4a0c      	ldr	r2, [pc, #48]	@ (8008f44 <xTaskPriorityDisinherit+0xd8>)
 8008f12:	6013      	str	r3, [r2, #0]
 8008f14:	693b      	ldr	r3, [r7, #16]
 8008f16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f18:	4613      	mov	r3, r2
 8008f1a:	009b      	lsls	r3, r3, #2
 8008f1c:	4413      	add	r3, r2
 8008f1e:	009b      	lsls	r3, r3, #2
 8008f20:	4a09      	ldr	r2, [pc, #36]	@ (8008f48 <xTaskPriorityDisinherit+0xdc>)
 8008f22:	441a      	add	r2, r3
 8008f24:	693b      	ldr	r3, [r7, #16]
 8008f26:	3304      	adds	r3, #4
 8008f28:	4619      	mov	r1, r3
 8008f2a:	4610      	mov	r0, r2
 8008f2c:	f7fd ff6b 	bl	8006e06 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008f30:	2301      	movs	r3, #1
 8008f32:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008f34:	697b      	ldr	r3, [r7, #20]
	}
 8008f36:	4618      	mov	r0, r3
 8008f38:	3718      	adds	r7, #24
 8008f3a:	46bd      	mov	sp, r7
 8008f3c:	bd80      	pop	{r7, pc}
 8008f3e:	bf00      	nop
 8008f40:	2000131c 	.word	0x2000131c
 8008f44:	200017f8 	.word	0x200017f8
 8008f48:	20001320 	.word	0x20001320

08008f4c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8008f4c:	b580      	push	{r7, lr}
 8008f4e:	b088      	sub	sp, #32
 8008f50:	af00      	add	r7, sp, #0
 8008f52:	6078      	str	r0, [r7, #4]
 8008f54:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8008f5a:	2301      	movs	r3, #1
 8008f5c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d06c      	beq.n	800903e <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8008f64:	69bb      	ldr	r3, [r7, #24]
 8008f66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d10b      	bne.n	8008f84 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8008f6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f70:	f383 8811 	msr	BASEPRI, r3
 8008f74:	f3bf 8f6f 	isb	sy
 8008f78:	f3bf 8f4f 	dsb	sy
 8008f7c:	60fb      	str	r3, [r7, #12]
}
 8008f7e:	bf00      	nop
 8008f80:	bf00      	nop
 8008f82:	e7fd      	b.n	8008f80 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8008f84:	69bb      	ldr	r3, [r7, #24]
 8008f86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008f88:	683a      	ldr	r2, [r7, #0]
 8008f8a:	429a      	cmp	r2, r3
 8008f8c:	d902      	bls.n	8008f94 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8008f8e:	683b      	ldr	r3, [r7, #0]
 8008f90:	61fb      	str	r3, [r7, #28]
 8008f92:	e002      	b.n	8008f9a <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8008f94:	69bb      	ldr	r3, [r7, #24]
 8008f96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008f98:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8008f9a:	69bb      	ldr	r3, [r7, #24]
 8008f9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f9e:	69fa      	ldr	r2, [r7, #28]
 8008fa0:	429a      	cmp	r2, r3
 8008fa2:	d04c      	beq.n	800903e <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8008fa4:	69bb      	ldr	r3, [r7, #24]
 8008fa6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008fa8:	697a      	ldr	r2, [r7, #20]
 8008faa:	429a      	cmp	r2, r3
 8008fac:	d147      	bne.n	800903e <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8008fae:	4b26      	ldr	r3, [pc, #152]	@ (8009048 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	69ba      	ldr	r2, [r7, #24]
 8008fb4:	429a      	cmp	r2, r3
 8008fb6:	d10b      	bne.n	8008fd0 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8008fb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fbc:	f383 8811 	msr	BASEPRI, r3
 8008fc0:	f3bf 8f6f 	isb	sy
 8008fc4:	f3bf 8f4f 	dsb	sy
 8008fc8:	60bb      	str	r3, [r7, #8]
}
 8008fca:	bf00      	nop
 8008fcc:	bf00      	nop
 8008fce:	e7fd      	b.n	8008fcc <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8008fd0:	69bb      	ldr	r3, [r7, #24]
 8008fd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fd4:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8008fd6:	69bb      	ldr	r3, [r7, #24]
 8008fd8:	69fa      	ldr	r2, [r7, #28]
 8008fda:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008fdc:	69bb      	ldr	r3, [r7, #24]
 8008fde:	699b      	ldr	r3, [r3, #24]
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	db04      	blt.n	8008fee <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008fe4:	69fb      	ldr	r3, [r7, #28]
 8008fe6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008fea:	69bb      	ldr	r3, [r7, #24]
 8008fec:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8008fee:	69bb      	ldr	r3, [r7, #24]
 8008ff0:	6959      	ldr	r1, [r3, #20]
 8008ff2:	693a      	ldr	r2, [r7, #16]
 8008ff4:	4613      	mov	r3, r2
 8008ff6:	009b      	lsls	r3, r3, #2
 8008ff8:	4413      	add	r3, r2
 8008ffa:	009b      	lsls	r3, r3, #2
 8008ffc:	4a13      	ldr	r2, [pc, #76]	@ (800904c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8008ffe:	4413      	add	r3, r2
 8009000:	4299      	cmp	r1, r3
 8009002:	d11c      	bne.n	800903e <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009004:	69bb      	ldr	r3, [r7, #24]
 8009006:	3304      	adds	r3, #4
 8009008:	4618      	mov	r0, r3
 800900a:	f7fd ff59 	bl	8006ec0 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800900e:	69bb      	ldr	r3, [r7, #24]
 8009010:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009012:	4b0f      	ldr	r3, [pc, #60]	@ (8009050 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	429a      	cmp	r2, r3
 8009018:	d903      	bls.n	8009022 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800901a:	69bb      	ldr	r3, [r7, #24]
 800901c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800901e:	4a0c      	ldr	r2, [pc, #48]	@ (8009050 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8009020:	6013      	str	r3, [r2, #0]
 8009022:	69bb      	ldr	r3, [r7, #24]
 8009024:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009026:	4613      	mov	r3, r2
 8009028:	009b      	lsls	r3, r3, #2
 800902a:	4413      	add	r3, r2
 800902c:	009b      	lsls	r3, r3, #2
 800902e:	4a07      	ldr	r2, [pc, #28]	@ (800904c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009030:	441a      	add	r2, r3
 8009032:	69bb      	ldr	r3, [r7, #24]
 8009034:	3304      	adds	r3, #4
 8009036:	4619      	mov	r1, r3
 8009038:	4610      	mov	r0, r2
 800903a:	f7fd fee4 	bl	8006e06 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800903e:	bf00      	nop
 8009040:	3720      	adds	r7, #32
 8009042:	46bd      	mov	sp, r7
 8009044:	bd80      	pop	{r7, pc}
 8009046:	bf00      	nop
 8009048:	2000131c 	.word	0x2000131c
 800904c:	20001320 	.word	0x20001320
 8009050:	200017f8 	.word	0x200017f8

08009054 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 8009054:	b480      	push	{r7}
 8009056:	b083      	sub	sp, #12
 8009058:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 800905a:	4b09      	ldr	r3, [pc, #36]	@ (8009080 <uxTaskResetEventItemValue+0x2c>)
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	699b      	ldr	r3, [r3, #24]
 8009060:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009062:	4b07      	ldr	r3, [pc, #28]	@ (8009080 <uxTaskResetEventItemValue+0x2c>)
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009068:	4b05      	ldr	r3, [pc, #20]	@ (8009080 <uxTaskResetEventItemValue+0x2c>)
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	f1c2 0238 	rsb	r2, r2, #56	@ 0x38
 8009070:	619a      	str	r2, [r3, #24]

	return uxReturn;
 8009072:	687b      	ldr	r3, [r7, #4]
}
 8009074:	4618      	mov	r0, r3
 8009076:	370c      	adds	r7, #12
 8009078:	46bd      	mov	sp, r7
 800907a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800907e:	4770      	bx	lr
 8009080:	2000131c 	.word	0x2000131c

08009084 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8009084:	b480      	push	{r7}
 8009086:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8009088:	4b07      	ldr	r3, [pc, #28]	@ (80090a8 <pvTaskIncrementMutexHeldCount+0x24>)
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	2b00      	cmp	r3, #0
 800908e:	d004      	beq.n	800909a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8009090:	4b05      	ldr	r3, [pc, #20]	@ (80090a8 <pvTaskIncrementMutexHeldCount+0x24>)
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009096:	3201      	adds	r2, #1
 8009098:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800909a:	4b03      	ldr	r3, [pc, #12]	@ (80090a8 <pvTaskIncrementMutexHeldCount+0x24>)
 800909c:	681b      	ldr	r3, [r3, #0]
	}
 800909e:	4618      	mov	r0, r3
 80090a0:	46bd      	mov	sp, r7
 80090a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a6:	4770      	bx	lr
 80090a8:	2000131c 	.word	0x2000131c

080090ac <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80090ac:	b580      	push	{r7, lr}
 80090ae:	b084      	sub	sp, #16
 80090b0:	af00      	add	r7, sp, #0
 80090b2:	6078      	str	r0, [r7, #4]
 80090b4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80090b6:	4b21      	ldr	r3, [pc, #132]	@ (800913c <prvAddCurrentTaskToDelayedList+0x90>)
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80090bc:	4b20      	ldr	r3, [pc, #128]	@ (8009140 <prvAddCurrentTaskToDelayedList+0x94>)
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	3304      	adds	r3, #4
 80090c2:	4618      	mov	r0, r3
 80090c4:	f7fd fefc 	bl	8006ec0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80090ce:	d10a      	bne.n	80090e6 <prvAddCurrentTaskToDelayedList+0x3a>
 80090d0:	683b      	ldr	r3, [r7, #0]
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d007      	beq.n	80090e6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80090d6:	4b1a      	ldr	r3, [pc, #104]	@ (8009140 <prvAddCurrentTaskToDelayedList+0x94>)
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	3304      	adds	r3, #4
 80090dc:	4619      	mov	r1, r3
 80090de:	4819      	ldr	r0, [pc, #100]	@ (8009144 <prvAddCurrentTaskToDelayedList+0x98>)
 80090e0:	f7fd fe91 	bl	8006e06 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80090e4:	e026      	b.n	8009134 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80090e6:	68fa      	ldr	r2, [r7, #12]
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	4413      	add	r3, r2
 80090ec:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80090ee:	4b14      	ldr	r3, [pc, #80]	@ (8009140 <prvAddCurrentTaskToDelayedList+0x94>)
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	68ba      	ldr	r2, [r7, #8]
 80090f4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80090f6:	68ba      	ldr	r2, [r7, #8]
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	429a      	cmp	r2, r3
 80090fc:	d209      	bcs.n	8009112 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80090fe:	4b12      	ldr	r3, [pc, #72]	@ (8009148 <prvAddCurrentTaskToDelayedList+0x9c>)
 8009100:	681a      	ldr	r2, [r3, #0]
 8009102:	4b0f      	ldr	r3, [pc, #60]	@ (8009140 <prvAddCurrentTaskToDelayedList+0x94>)
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	3304      	adds	r3, #4
 8009108:	4619      	mov	r1, r3
 800910a:	4610      	mov	r0, r2
 800910c:	f7fd fe9f 	bl	8006e4e <vListInsert>
}
 8009110:	e010      	b.n	8009134 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009112:	4b0e      	ldr	r3, [pc, #56]	@ (800914c <prvAddCurrentTaskToDelayedList+0xa0>)
 8009114:	681a      	ldr	r2, [r3, #0]
 8009116:	4b0a      	ldr	r3, [pc, #40]	@ (8009140 <prvAddCurrentTaskToDelayedList+0x94>)
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	3304      	adds	r3, #4
 800911c:	4619      	mov	r1, r3
 800911e:	4610      	mov	r0, r2
 8009120:	f7fd fe95 	bl	8006e4e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009124:	4b0a      	ldr	r3, [pc, #40]	@ (8009150 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	68ba      	ldr	r2, [r7, #8]
 800912a:	429a      	cmp	r2, r3
 800912c:	d202      	bcs.n	8009134 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800912e:	4a08      	ldr	r2, [pc, #32]	@ (8009150 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009130:	68bb      	ldr	r3, [r7, #8]
 8009132:	6013      	str	r3, [r2, #0]
}
 8009134:	bf00      	nop
 8009136:	3710      	adds	r7, #16
 8009138:	46bd      	mov	sp, r7
 800913a:	bd80      	pop	{r7, pc}
 800913c:	200017f4 	.word	0x200017f4
 8009140:	2000131c 	.word	0x2000131c
 8009144:	200017dc 	.word	0x200017dc
 8009148:	200017ac 	.word	0x200017ac
 800914c:	200017a8 	.word	0x200017a8
 8009150:	20001810 	.word	0x20001810

08009154 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009154:	b580      	push	{r7, lr}
 8009156:	b08a      	sub	sp, #40	@ 0x28
 8009158:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800915a:	2300      	movs	r3, #0
 800915c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800915e:	f000 fb13 	bl	8009788 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009162:	4b1d      	ldr	r3, [pc, #116]	@ (80091d8 <xTimerCreateTimerTask+0x84>)
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	2b00      	cmp	r3, #0
 8009168:	d021      	beq.n	80091ae <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800916a:	2300      	movs	r3, #0
 800916c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800916e:	2300      	movs	r3, #0
 8009170:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009172:	1d3a      	adds	r2, r7, #4
 8009174:	f107 0108 	add.w	r1, r7, #8
 8009178:	f107 030c 	add.w	r3, r7, #12
 800917c:	4618      	mov	r0, r3
 800917e:	f7fd fc05 	bl	800698c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009182:	6879      	ldr	r1, [r7, #4]
 8009184:	68bb      	ldr	r3, [r7, #8]
 8009186:	68fa      	ldr	r2, [r7, #12]
 8009188:	9202      	str	r2, [sp, #8]
 800918a:	9301      	str	r3, [sp, #4]
 800918c:	2302      	movs	r3, #2
 800918e:	9300      	str	r3, [sp, #0]
 8009190:	2300      	movs	r3, #0
 8009192:	460a      	mov	r2, r1
 8009194:	4911      	ldr	r1, [pc, #68]	@ (80091dc <xTimerCreateTimerTask+0x88>)
 8009196:	4812      	ldr	r0, [pc, #72]	@ (80091e0 <xTimerCreateTimerTask+0x8c>)
 8009198:	f7fe fee8 	bl	8007f6c <xTaskCreateStatic>
 800919c:	4603      	mov	r3, r0
 800919e:	4a11      	ldr	r2, [pc, #68]	@ (80091e4 <xTimerCreateTimerTask+0x90>)
 80091a0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80091a2:	4b10      	ldr	r3, [pc, #64]	@ (80091e4 <xTimerCreateTimerTask+0x90>)
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d001      	beq.n	80091ae <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80091aa:	2301      	movs	r3, #1
 80091ac:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80091ae:	697b      	ldr	r3, [r7, #20]
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d10b      	bne.n	80091cc <xTimerCreateTimerTask+0x78>
	__asm volatile
 80091b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091b8:	f383 8811 	msr	BASEPRI, r3
 80091bc:	f3bf 8f6f 	isb	sy
 80091c0:	f3bf 8f4f 	dsb	sy
 80091c4:	613b      	str	r3, [r7, #16]
}
 80091c6:	bf00      	nop
 80091c8:	bf00      	nop
 80091ca:	e7fd      	b.n	80091c8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80091cc:	697b      	ldr	r3, [r7, #20]
}
 80091ce:	4618      	mov	r0, r3
 80091d0:	3718      	adds	r7, #24
 80091d2:	46bd      	mov	sp, r7
 80091d4:	bd80      	pop	{r7, pc}
 80091d6:	bf00      	nop
 80091d8:	2000184c 	.word	0x2000184c
 80091dc:	0800b310 	.word	0x0800b310
 80091e0:	08009321 	.word	0x08009321
 80091e4:	20001850 	.word	0x20001850

080091e8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80091e8:	b580      	push	{r7, lr}
 80091ea:	b08a      	sub	sp, #40	@ 0x28
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	60f8      	str	r0, [r7, #12]
 80091f0:	60b9      	str	r1, [r7, #8]
 80091f2:	607a      	str	r2, [r7, #4]
 80091f4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80091f6:	2300      	movs	r3, #0
 80091f8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d10b      	bne.n	8009218 <xTimerGenericCommand+0x30>
	__asm volatile
 8009200:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009204:	f383 8811 	msr	BASEPRI, r3
 8009208:	f3bf 8f6f 	isb	sy
 800920c:	f3bf 8f4f 	dsb	sy
 8009210:	623b      	str	r3, [r7, #32]
}
 8009212:	bf00      	nop
 8009214:	bf00      	nop
 8009216:	e7fd      	b.n	8009214 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009218:	4b19      	ldr	r3, [pc, #100]	@ (8009280 <xTimerGenericCommand+0x98>)
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	2b00      	cmp	r3, #0
 800921e:	d02a      	beq.n	8009276 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009220:	68bb      	ldr	r3, [r7, #8]
 8009222:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800922c:	68bb      	ldr	r3, [r7, #8]
 800922e:	2b05      	cmp	r3, #5
 8009230:	dc18      	bgt.n	8009264 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009232:	f7ff fd95 	bl	8008d60 <xTaskGetSchedulerState>
 8009236:	4603      	mov	r3, r0
 8009238:	2b02      	cmp	r3, #2
 800923a:	d109      	bne.n	8009250 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800923c:	4b10      	ldr	r3, [pc, #64]	@ (8009280 <xTimerGenericCommand+0x98>)
 800923e:	6818      	ldr	r0, [r3, #0]
 8009240:	f107 0110 	add.w	r1, r7, #16
 8009244:	2300      	movs	r3, #0
 8009246:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009248:	f7fe f818 	bl	800727c <xQueueGenericSend>
 800924c:	6278      	str	r0, [r7, #36]	@ 0x24
 800924e:	e012      	b.n	8009276 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009250:	4b0b      	ldr	r3, [pc, #44]	@ (8009280 <xTimerGenericCommand+0x98>)
 8009252:	6818      	ldr	r0, [r3, #0]
 8009254:	f107 0110 	add.w	r1, r7, #16
 8009258:	2300      	movs	r3, #0
 800925a:	2200      	movs	r2, #0
 800925c:	f7fe f80e 	bl	800727c <xQueueGenericSend>
 8009260:	6278      	str	r0, [r7, #36]	@ 0x24
 8009262:	e008      	b.n	8009276 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009264:	4b06      	ldr	r3, [pc, #24]	@ (8009280 <xTimerGenericCommand+0x98>)
 8009266:	6818      	ldr	r0, [r3, #0]
 8009268:	f107 0110 	add.w	r1, r7, #16
 800926c:	2300      	movs	r3, #0
 800926e:	683a      	ldr	r2, [r7, #0]
 8009270:	f7fe f906 	bl	8007480 <xQueueGenericSendFromISR>
 8009274:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009278:	4618      	mov	r0, r3
 800927a:	3728      	adds	r7, #40	@ 0x28
 800927c:	46bd      	mov	sp, r7
 800927e:	bd80      	pop	{r7, pc}
 8009280:	2000184c 	.word	0x2000184c

08009284 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009284:	b580      	push	{r7, lr}
 8009286:	b088      	sub	sp, #32
 8009288:	af02      	add	r7, sp, #8
 800928a:	6078      	str	r0, [r7, #4]
 800928c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800928e:	4b23      	ldr	r3, [pc, #140]	@ (800931c <prvProcessExpiredTimer+0x98>)
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	68db      	ldr	r3, [r3, #12]
 8009294:	68db      	ldr	r3, [r3, #12]
 8009296:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009298:	697b      	ldr	r3, [r7, #20]
 800929a:	3304      	adds	r3, #4
 800929c:	4618      	mov	r0, r3
 800929e:	f7fd fe0f 	bl	8006ec0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80092a2:	697b      	ldr	r3, [r7, #20]
 80092a4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80092a8:	f003 0304 	and.w	r3, r3, #4
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d023      	beq.n	80092f8 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80092b0:	697b      	ldr	r3, [r7, #20]
 80092b2:	699a      	ldr	r2, [r3, #24]
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	18d1      	adds	r1, r2, r3
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	683a      	ldr	r2, [r7, #0]
 80092bc:	6978      	ldr	r0, [r7, #20]
 80092be:	f000 f8d5 	bl	800946c <prvInsertTimerInActiveList>
 80092c2:	4603      	mov	r3, r0
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d020      	beq.n	800930a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80092c8:	2300      	movs	r3, #0
 80092ca:	9300      	str	r3, [sp, #0]
 80092cc:	2300      	movs	r3, #0
 80092ce:	687a      	ldr	r2, [r7, #4]
 80092d0:	2100      	movs	r1, #0
 80092d2:	6978      	ldr	r0, [r7, #20]
 80092d4:	f7ff ff88 	bl	80091e8 <xTimerGenericCommand>
 80092d8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80092da:	693b      	ldr	r3, [r7, #16]
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d114      	bne.n	800930a <prvProcessExpiredTimer+0x86>
	__asm volatile
 80092e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092e4:	f383 8811 	msr	BASEPRI, r3
 80092e8:	f3bf 8f6f 	isb	sy
 80092ec:	f3bf 8f4f 	dsb	sy
 80092f0:	60fb      	str	r3, [r7, #12]
}
 80092f2:	bf00      	nop
 80092f4:	bf00      	nop
 80092f6:	e7fd      	b.n	80092f4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80092f8:	697b      	ldr	r3, [r7, #20]
 80092fa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80092fe:	f023 0301 	bic.w	r3, r3, #1
 8009302:	b2da      	uxtb	r2, r3
 8009304:	697b      	ldr	r3, [r7, #20]
 8009306:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800930a:	697b      	ldr	r3, [r7, #20]
 800930c:	6a1b      	ldr	r3, [r3, #32]
 800930e:	6978      	ldr	r0, [r7, #20]
 8009310:	4798      	blx	r3
}
 8009312:	bf00      	nop
 8009314:	3718      	adds	r7, #24
 8009316:	46bd      	mov	sp, r7
 8009318:	bd80      	pop	{r7, pc}
 800931a:	bf00      	nop
 800931c:	20001844 	.word	0x20001844

08009320 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009320:	b580      	push	{r7, lr}
 8009322:	b084      	sub	sp, #16
 8009324:	af00      	add	r7, sp, #0
 8009326:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009328:	f107 0308 	add.w	r3, r7, #8
 800932c:	4618      	mov	r0, r3
 800932e:	f000 f859 	bl	80093e4 <prvGetNextExpireTime>
 8009332:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009334:	68bb      	ldr	r3, [r7, #8]
 8009336:	4619      	mov	r1, r3
 8009338:	68f8      	ldr	r0, [r7, #12]
 800933a:	f000 f805 	bl	8009348 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800933e:	f000 f8d7 	bl	80094f0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009342:	bf00      	nop
 8009344:	e7f0      	b.n	8009328 <prvTimerTask+0x8>
	...

08009348 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009348:	b580      	push	{r7, lr}
 800934a:	b084      	sub	sp, #16
 800934c:	af00      	add	r7, sp, #0
 800934e:	6078      	str	r0, [r7, #4]
 8009350:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009352:	f7ff f86f 	bl	8008434 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009356:	f107 0308 	add.w	r3, r7, #8
 800935a:	4618      	mov	r0, r3
 800935c:	f000 f866 	bl	800942c <prvSampleTimeNow>
 8009360:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009362:	68bb      	ldr	r3, [r7, #8]
 8009364:	2b00      	cmp	r3, #0
 8009366:	d130      	bne.n	80093ca <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009368:	683b      	ldr	r3, [r7, #0]
 800936a:	2b00      	cmp	r3, #0
 800936c:	d10a      	bne.n	8009384 <prvProcessTimerOrBlockTask+0x3c>
 800936e:	687a      	ldr	r2, [r7, #4]
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	429a      	cmp	r2, r3
 8009374:	d806      	bhi.n	8009384 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009376:	f7ff f86b 	bl	8008450 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800937a:	68f9      	ldr	r1, [r7, #12]
 800937c:	6878      	ldr	r0, [r7, #4]
 800937e:	f7ff ff81 	bl	8009284 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009382:	e024      	b.n	80093ce <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009384:	683b      	ldr	r3, [r7, #0]
 8009386:	2b00      	cmp	r3, #0
 8009388:	d008      	beq.n	800939c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800938a:	4b13      	ldr	r3, [pc, #76]	@ (80093d8 <prvProcessTimerOrBlockTask+0x90>)
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	2b00      	cmp	r3, #0
 8009392:	d101      	bne.n	8009398 <prvProcessTimerOrBlockTask+0x50>
 8009394:	2301      	movs	r3, #1
 8009396:	e000      	b.n	800939a <prvProcessTimerOrBlockTask+0x52>
 8009398:	2300      	movs	r3, #0
 800939a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800939c:	4b0f      	ldr	r3, [pc, #60]	@ (80093dc <prvProcessTimerOrBlockTask+0x94>)
 800939e:	6818      	ldr	r0, [r3, #0]
 80093a0:	687a      	ldr	r2, [r7, #4]
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	1ad3      	subs	r3, r2, r3
 80093a6:	683a      	ldr	r2, [r7, #0]
 80093a8:	4619      	mov	r1, r3
 80093aa:	f7fe fdab 	bl	8007f04 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80093ae:	f7ff f84f 	bl	8008450 <xTaskResumeAll>
 80093b2:	4603      	mov	r3, r0
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d10a      	bne.n	80093ce <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80093b8:	4b09      	ldr	r3, [pc, #36]	@ (80093e0 <prvProcessTimerOrBlockTask+0x98>)
 80093ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80093be:	601a      	str	r2, [r3, #0]
 80093c0:	f3bf 8f4f 	dsb	sy
 80093c4:	f3bf 8f6f 	isb	sy
}
 80093c8:	e001      	b.n	80093ce <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80093ca:	f7ff f841 	bl	8008450 <xTaskResumeAll>
}
 80093ce:	bf00      	nop
 80093d0:	3710      	adds	r7, #16
 80093d2:	46bd      	mov	sp, r7
 80093d4:	bd80      	pop	{r7, pc}
 80093d6:	bf00      	nop
 80093d8:	20001848 	.word	0x20001848
 80093dc:	2000184c 	.word	0x2000184c
 80093e0:	e000ed04 	.word	0xe000ed04

080093e4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80093e4:	b480      	push	{r7}
 80093e6:	b085      	sub	sp, #20
 80093e8:	af00      	add	r7, sp, #0
 80093ea:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80093ec:	4b0e      	ldr	r3, [pc, #56]	@ (8009428 <prvGetNextExpireTime+0x44>)
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d101      	bne.n	80093fa <prvGetNextExpireTime+0x16>
 80093f6:	2201      	movs	r2, #1
 80093f8:	e000      	b.n	80093fc <prvGetNextExpireTime+0x18>
 80093fa:	2200      	movs	r2, #0
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	2b00      	cmp	r3, #0
 8009406:	d105      	bne.n	8009414 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009408:	4b07      	ldr	r3, [pc, #28]	@ (8009428 <prvGetNextExpireTime+0x44>)
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	68db      	ldr	r3, [r3, #12]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	60fb      	str	r3, [r7, #12]
 8009412:	e001      	b.n	8009418 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009414:	2300      	movs	r3, #0
 8009416:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009418:	68fb      	ldr	r3, [r7, #12]
}
 800941a:	4618      	mov	r0, r3
 800941c:	3714      	adds	r7, #20
 800941e:	46bd      	mov	sp, r7
 8009420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009424:	4770      	bx	lr
 8009426:	bf00      	nop
 8009428:	20001844 	.word	0x20001844

0800942c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800942c:	b580      	push	{r7, lr}
 800942e:	b084      	sub	sp, #16
 8009430:	af00      	add	r7, sp, #0
 8009432:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009434:	f7ff f8aa 	bl	800858c <xTaskGetTickCount>
 8009438:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800943a:	4b0b      	ldr	r3, [pc, #44]	@ (8009468 <prvSampleTimeNow+0x3c>)
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	68fa      	ldr	r2, [r7, #12]
 8009440:	429a      	cmp	r2, r3
 8009442:	d205      	bcs.n	8009450 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009444:	f000 f93a 	bl	80096bc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	2201      	movs	r2, #1
 800944c:	601a      	str	r2, [r3, #0]
 800944e:	e002      	b.n	8009456 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	2200      	movs	r2, #0
 8009454:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009456:	4a04      	ldr	r2, [pc, #16]	@ (8009468 <prvSampleTimeNow+0x3c>)
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800945c:	68fb      	ldr	r3, [r7, #12]
}
 800945e:	4618      	mov	r0, r3
 8009460:	3710      	adds	r7, #16
 8009462:	46bd      	mov	sp, r7
 8009464:	bd80      	pop	{r7, pc}
 8009466:	bf00      	nop
 8009468:	20001854 	.word	0x20001854

0800946c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800946c:	b580      	push	{r7, lr}
 800946e:	b086      	sub	sp, #24
 8009470:	af00      	add	r7, sp, #0
 8009472:	60f8      	str	r0, [r7, #12]
 8009474:	60b9      	str	r1, [r7, #8]
 8009476:	607a      	str	r2, [r7, #4]
 8009478:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800947a:	2300      	movs	r3, #0
 800947c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	68ba      	ldr	r2, [r7, #8]
 8009482:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	68fa      	ldr	r2, [r7, #12]
 8009488:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800948a:	68ba      	ldr	r2, [r7, #8]
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	429a      	cmp	r2, r3
 8009490:	d812      	bhi.n	80094b8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009492:	687a      	ldr	r2, [r7, #4]
 8009494:	683b      	ldr	r3, [r7, #0]
 8009496:	1ad2      	subs	r2, r2, r3
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	699b      	ldr	r3, [r3, #24]
 800949c:	429a      	cmp	r2, r3
 800949e:	d302      	bcc.n	80094a6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80094a0:	2301      	movs	r3, #1
 80094a2:	617b      	str	r3, [r7, #20]
 80094a4:	e01b      	b.n	80094de <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80094a6:	4b10      	ldr	r3, [pc, #64]	@ (80094e8 <prvInsertTimerInActiveList+0x7c>)
 80094a8:	681a      	ldr	r2, [r3, #0]
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	3304      	adds	r3, #4
 80094ae:	4619      	mov	r1, r3
 80094b0:	4610      	mov	r0, r2
 80094b2:	f7fd fccc 	bl	8006e4e <vListInsert>
 80094b6:	e012      	b.n	80094de <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80094b8:	687a      	ldr	r2, [r7, #4]
 80094ba:	683b      	ldr	r3, [r7, #0]
 80094bc:	429a      	cmp	r2, r3
 80094be:	d206      	bcs.n	80094ce <prvInsertTimerInActiveList+0x62>
 80094c0:	68ba      	ldr	r2, [r7, #8]
 80094c2:	683b      	ldr	r3, [r7, #0]
 80094c4:	429a      	cmp	r2, r3
 80094c6:	d302      	bcc.n	80094ce <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80094c8:	2301      	movs	r3, #1
 80094ca:	617b      	str	r3, [r7, #20]
 80094cc:	e007      	b.n	80094de <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80094ce:	4b07      	ldr	r3, [pc, #28]	@ (80094ec <prvInsertTimerInActiveList+0x80>)
 80094d0:	681a      	ldr	r2, [r3, #0]
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	3304      	adds	r3, #4
 80094d6:	4619      	mov	r1, r3
 80094d8:	4610      	mov	r0, r2
 80094da:	f7fd fcb8 	bl	8006e4e <vListInsert>
		}
	}

	return xProcessTimerNow;
 80094de:	697b      	ldr	r3, [r7, #20]
}
 80094e0:	4618      	mov	r0, r3
 80094e2:	3718      	adds	r7, #24
 80094e4:	46bd      	mov	sp, r7
 80094e6:	bd80      	pop	{r7, pc}
 80094e8:	20001848 	.word	0x20001848
 80094ec:	20001844 	.word	0x20001844

080094f0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80094f0:	b580      	push	{r7, lr}
 80094f2:	b08e      	sub	sp, #56	@ 0x38
 80094f4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80094f6:	e0ce      	b.n	8009696 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	da19      	bge.n	8009532 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80094fe:	1d3b      	adds	r3, r7, #4
 8009500:	3304      	adds	r3, #4
 8009502:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009504:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009506:	2b00      	cmp	r3, #0
 8009508:	d10b      	bne.n	8009522 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800950a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800950e:	f383 8811 	msr	BASEPRI, r3
 8009512:	f3bf 8f6f 	isb	sy
 8009516:	f3bf 8f4f 	dsb	sy
 800951a:	61fb      	str	r3, [r7, #28]
}
 800951c:	bf00      	nop
 800951e:	bf00      	nop
 8009520:	e7fd      	b.n	800951e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009522:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009528:	6850      	ldr	r0, [r2, #4]
 800952a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800952c:	6892      	ldr	r2, [r2, #8]
 800952e:	4611      	mov	r1, r2
 8009530:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	2b00      	cmp	r3, #0
 8009536:	f2c0 80ae 	blt.w	8009696 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800953e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009540:	695b      	ldr	r3, [r3, #20]
 8009542:	2b00      	cmp	r3, #0
 8009544:	d004      	beq.n	8009550 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009546:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009548:	3304      	adds	r3, #4
 800954a:	4618      	mov	r0, r3
 800954c:	f7fd fcb8 	bl	8006ec0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009550:	463b      	mov	r3, r7
 8009552:	4618      	mov	r0, r3
 8009554:	f7ff ff6a 	bl	800942c <prvSampleTimeNow>
 8009558:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	2b09      	cmp	r3, #9
 800955e:	f200 8097 	bhi.w	8009690 <prvProcessReceivedCommands+0x1a0>
 8009562:	a201      	add	r2, pc, #4	@ (adr r2, 8009568 <prvProcessReceivedCommands+0x78>)
 8009564:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009568:	08009591 	.word	0x08009591
 800956c:	08009591 	.word	0x08009591
 8009570:	08009591 	.word	0x08009591
 8009574:	08009607 	.word	0x08009607
 8009578:	0800961b 	.word	0x0800961b
 800957c:	08009667 	.word	0x08009667
 8009580:	08009591 	.word	0x08009591
 8009584:	08009591 	.word	0x08009591
 8009588:	08009607 	.word	0x08009607
 800958c:	0800961b 	.word	0x0800961b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009590:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009592:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009596:	f043 0301 	orr.w	r3, r3, #1
 800959a:	b2da      	uxtb	r2, r3
 800959c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800959e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80095a2:	68ba      	ldr	r2, [r7, #8]
 80095a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095a6:	699b      	ldr	r3, [r3, #24]
 80095a8:	18d1      	adds	r1, r2, r3
 80095aa:	68bb      	ldr	r3, [r7, #8]
 80095ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80095ae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80095b0:	f7ff ff5c 	bl	800946c <prvInsertTimerInActiveList>
 80095b4:	4603      	mov	r3, r0
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d06c      	beq.n	8009694 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80095ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095bc:	6a1b      	ldr	r3, [r3, #32]
 80095be:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80095c0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80095c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095c4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80095c8:	f003 0304 	and.w	r3, r3, #4
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d061      	beq.n	8009694 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80095d0:	68ba      	ldr	r2, [r7, #8]
 80095d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095d4:	699b      	ldr	r3, [r3, #24]
 80095d6:	441a      	add	r2, r3
 80095d8:	2300      	movs	r3, #0
 80095da:	9300      	str	r3, [sp, #0]
 80095dc:	2300      	movs	r3, #0
 80095de:	2100      	movs	r1, #0
 80095e0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80095e2:	f7ff fe01 	bl	80091e8 <xTimerGenericCommand>
 80095e6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80095e8:	6a3b      	ldr	r3, [r7, #32]
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d152      	bne.n	8009694 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80095ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095f2:	f383 8811 	msr	BASEPRI, r3
 80095f6:	f3bf 8f6f 	isb	sy
 80095fa:	f3bf 8f4f 	dsb	sy
 80095fe:	61bb      	str	r3, [r7, #24]
}
 8009600:	bf00      	nop
 8009602:	bf00      	nop
 8009604:	e7fd      	b.n	8009602 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009606:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009608:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800960c:	f023 0301 	bic.w	r3, r3, #1
 8009610:	b2da      	uxtb	r2, r3
 8009612:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009614:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009618:	e03d      	b.n	8009696 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800961a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800961c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009620:	f043 0301 	orr.w	r3, r3, #1
 8009624:	b2da      	uxtb	r2, r3
 8009626:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009628:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800962c:	68ba      	ldr	r2, [r7, #8]
 800962e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009630:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009632:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009634:	699b      	ldr	r3, [r3, #24]
 8009636:	2b00      	cmp	r3, #0
 8009638:	d10b      	bne.n	8009652 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800963a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800963e:	f383 8811 	msr	BASEPRI, r3
 8009642:	f3bf 8f6f 	isb	sy
 8009646:	f3bf 8f4f 	dsb	sy
 800964a:	617b      	str	r3, [r7, #20]
}
 800964c:	bf00      	nop
 800964e:	bf00      	nop
 8009650:	e7fd      	b.n	800964e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009652:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009654:	699a      	ldr	r2, [r3, #24]
 8009656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009658:	18d1      	adds	r1, r2, r3
 800965a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800965c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800965e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009660:	f7ff ff04 	bl	800946c <prvInsertTimerInActiveList>
					break;
 8009664:	e017      	b.n	8009696 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009666:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009668:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800966c:	f003 0302 	and.w	r3, r3, #2
 8009670:	2b00      	cmp	r3, #0
 8009672:	d103      	bne.n	800967c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8009674:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009676:	f000 fc07 	bl	8009e88 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800967a:	e00c      	b.n	8009696 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800967c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800967e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009682:	f023 0301 	bic.w	r3, r3, #1
 8009686:	b2da      	uxtb	r2, r3
 8009688:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800968a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800968e:	e002      	b.n	8009696 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8009690:	bf00      	nop
 8009692:	e000      	b.n	8009696 <prvProcessReceivedCommands+0x1a6>
					break;
 8009694:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009696:	4b08      	ldr	r3, [pc, #32]	@ (80096b8 <prvProcessReceivedCommands+0x1c8>)
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	1d39      	adds	r1, r7, #4
 800969c:	2200      	movs	r2, #0
 800969e:	4618      	mov	r0, r3
 80096a0:	f7fe f81c 	bl	80076dc <xQueueReceive>
 80096a4:	4603      	mov	r3, r0
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	f47f af26 	bne.w	80094f8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80096ac:	bf00      	nop
 80096ae:	bf00      	nop
 80096b0:	3730      	adds	r7, #48	@ 0x30
 80096b2:	46bd      	mov	sp, r7
 80096b4:	bd80      	pop	{r7, pc}
 80096b6:	bf00      	nop
 80096b8:	2000184c 	.word	0x2000184c

080096bc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80096bc:	b580      	push	{r7, lr}
 80096be:	b088      	sub	sp, #32
 80096c0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80096c2:	e049      	b.n	8009758 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80096c4:	4b2e      	ldr	r3, [pc, #184]	@ (8009780 <prvSwitchTimerLists+0xc4>)
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	68db      	ldr	r3, [r3, #12]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80096ce:	4b2c      	ldr	r3, [pc, #176]	@ (8009780 <prvSwitchTimerLists+0xc4>)
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	68db      	ldr	r3, [r3, #12]
 80096d4:	68db      	ldr	r3, [r3, #12]
 80096d6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	3304      	adds	r3, #4
 80096dc:	4618      	mov	r0, r3
 80096de:	f7fd fbef 	bl	8006ec0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	6a1b      	ldr	r3, [r3, #32]
 80096e6:	68f8      	ldr	r0, [r7, #12]
 80096e8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80096f0:	f003 0304 	and.w	r3, r3, #4
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d02f      	beq.n	8009758 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	699b      	ldr	r3, [r3, #24]
 80096fc:	693a      	ldr	r2, [r7, #16]
 80096fe:	4413      	add	r3, r2
 8009700:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009702:	68ba      	ldr	r2, [r7, #8]
 8009704:	693b      	ldr	r3, [r7, #16]
 8009706:	429a      	cmp	r2, r3
 8009708:	d90e      	bls.n	8009728 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	68ba      	ldr	r2, [r7, #8]
 800970e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	68fa      	ldr	r2, [r7, #12]
 8009714:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009716:	4b1a      	ldr	r3, [pc, #104]	@ (8009780 <prvSwitchTimerLists+0xc4>)
 8009718:	681a      	ldr	r2, [r3, #0]
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	3304      	adds	r3, #4
 800971e:	4619      	mov	r1, r3
 8009720:	4610      	mov	r0, r2
 8009722:	f7fd fb94 	bl	8006e4e <vListInsert>
 8009726:	e017      	b.n	8009758 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009728:	2300      	movs	r3, #0
 800972a:	9300      	str	r3, [sp, #0]
 800972c:	2300      	movs	r3, #0
 800972e:	693a      	ldr	r2, [r7, #16]
 8009730:	2100      	movs	r1, #0
 8009732:	68f8      	ldr	r0, [r7, #12]
 8009734:	f7ff fd58 	bl	80091e8 <xTimerGenericCommand>
 8009738:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	2b00      	cmp	r3, #0
 800973e:	d10b      	bne.n	8009758 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8009740:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009744:	f383 8811 	msr	BASEPRI, r3
 8009748:	f3bf 8f6f 	isb	sy
 800974c:	f3bf 8f4f 	dsb	sy
 8009750:	603b      	str	r3, [r7, #0]
}
 8009752:	bf00      	nop
 8009754:	bf00      	nop
 8009756:	e7fd      	b.n	8009754 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009758:	4b09      	ldr	r3, [pc, #36]	@ (8009780 <prvSwitchTimerLists+0xc4>)
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	2b00      	cmp	r3, #0
 8009760:	d1b0      	bne.n	80096c4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009762:	4b07      	ldr	r3, [pc, #28]	@ (8009780 <prvSwitchTimerLists+0xc4>)
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009768:	4b06      	ldr	r3, [pc, #24]	@ (8009784 <prvSwitchTimerLists+0xc8>)
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	4a04      	ldr	r2, [pc, #16]	@ (8009780 <prvSwitchTimerLists+0xc4>)
 800976e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009770:	4a04      	ldr	r2, [pc, #16]	@ (8009784 <prvSwitchTimerLists+0xc8>)
 8009772:	697b      	ldr	r3, [r7, #20]
 8009774:	6013      	str	r3, [r2, #0]
}
 8009776:	bf00      	nop
 8009778:	3718      	adds	r7, #24
 800977a:	46bd      	mov	sp, r7
 800977c:	bd80      	pop	{r7, pc}
 800977e:	bf00      	nop
 8009780:	20001844 	.word	0x20001844
 8009784:	20001848 	.word	0x20001848

08009788 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009788:	b580      	push	{r7, lr}
 800978a:	b082      	sub	sp, #8
 800978c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800978e:	f000 f98b 	bl	8009aa8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009792:	4b15      	ldr	r3, [pc, #84]	@ (80097e8 <prvCheckForValidListAndQueue+0x60>)
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	2b00      	cmp	r3, #0
 8009798:	d120      	bne.n	80097dc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800979a:	4814      	ldr	r0, [pc, #80]	@ (80097ec <prvCheckForValidListAndQueue+0x64>)
 800979c:	f7fd fb06 	bl	8006dac <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80097a0:	4813      	ldr	r0, [pc, #76]	@ (80097f0 <prvCheckForValidListAndQueue+0x68>)
 80097a2:	f7fd fb03 	bl	8006dac <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80097a6:	4b13      	ldr	r3, [pc, #76]	@ (80097f4 <prvCheckForValidListAndQueue+0x6c>)
 80097a8:	4a10      	ldr	r2, [pc, #64]	@ (80097ec <prvCheckForValidListAndQueue+0x64>)
 80097aa:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80097ac:	4b12      	ldr	r3, [pc, #72]	@ (80097f8 <prvCheckForValidListAndQueue+0x70>)
 80097ae:	4a10      	ldr	r2, [pc, #64]	@ (80097f0 <prvCheckForValidListAndQueue+0x68>)
 80097b0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80097b2:	2300      	movs	r3, #0
 80097b4:	9300      	str	r3, [sp, #0]
 80097b6:	4b11      	ldr	r3, [pc, #68]	@ (80097fc <prvCheckForValidListAndQueue+0x74>)
 80097b8:	4a11      	ldr	r2, [pc, #68]	@ (8009800 <prvCheckForValidListAndQueue+0x78>)
 80097ba:	2110      	movs	r1, #16
 80097bc:	200a      	movs	r0, #10
 80097be:	f7fd fc13 	bl	8006fe8 <xQueueGenericCreateStatic>
 80097c2:	4603      	mov	r3, r0
 80097c4:	4a08      	ldr	r2, [pc, #32]	@ (80097e8 <prvCheckForValidListAndQueue+0x60>)
 80097c6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80097c8:	4b07      	ldr	r3, [pc, #28]	@ (80097e8 <prvCheckForValidListAndQueue+0x60>)
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d005      	beq.n	80097dc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80097d0:	4b05      	ldr	r3, [pc, #20]	@ (80097e8 <prvCheckForValidListAndQueue+0x60>)
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	490b      	ldr	r1, [pc, #44]	@ (8009804 <prvCheckForValidListAndQueue+0x7c>)
 80097d6:	4618      	mov	r0, r3
 80097d8:	f7fe fb40 	bl	8007e5c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80097dc:	f000 f996 	bl	8009b0c <vPortExitCritical>
}
 80097e0:	bf00      	nop
 80097e2:	46bd      	mov	sp, r7
 80097e4:	bd80      	pop	{r7, pc}
 80097e6:	bf00      	nop
 80097e8:	2000184c 	.word	0x2000184c
 80097ec:	2000181c 	.word	0x2000181c
 80097f0:	20001830 	.word	0x20001830
 80097f4:	20001844 	.word	0x20001844
 80097f8:	20001848 	.word	0x20001848
 80097fc:	200018f8 	.word	0x200018f8
 8009800:	20001858 	.word	0x20001858
 8009804:	0800b318 	.word	0x0800b318

08009808 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8009808:	b580      	push	{r7, lr}
 800980a:	b08a      	sub	sp, #40	@ 0x28
 800980c:	af00      	add	r7, sp, #0
 800980e:	60f8      	str	r0, [r7, #12]
 8009810:	60b9      	str	r1, [r7, #8]
 8009812:	607a      	str	r2, [r7, #4]
 8009814:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 8009816:	f06f 0301 	mvn.w	r3, #1
 800981a:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 8009820:	68bb      	ldr	r3, [r7, #8]
 8009822:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009828:	4b06      	ldr	r3, [pc, #24]	@ (8009844 <xTimerPendFunctionCallFromISR+0x3c>)
 800982a:	6818      	ldr	r0, [r3, #0]
 800982c:	f107 0114 	add.w	r1, r7, #20
 8009830:	2300      	movs	r3, #0
 8009832:	683a      	ldr	r2, [r7, #0]
 8009834:	f7fd fe24 	bl	8007480 <xQueueGenericSendFromISR>
 8009838:	6278      	str	r0, [r7, #36]	@ 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 800983a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 800983c:	4618      	mov	r0, r3
 800983e:	3728      	adds	r7, #40	@ 0x28
 8009840:	46bd      	mov	sp, r7
 8009842:	bd80      	pop	{r7, pc}
 8009844:	2000184c 	.word	0x2000184c

08009848 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009848:	b480      	push	{r7}
 800984a:	b085      	sub	sp, #20
 800984c:	af00      	add	r7, sp, #0
 800984e:	60f8      	str	r0, [r7, #12]
 8009850:	60b9      	str	r1, [r7, #8]
 8009852:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	3b04      	subs	r3, #4
 8009858:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009860:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	3b04      	subs	r3, #4
 8009866:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009868:	68bb      	ldr	r3, [r7, #8]
 800986a:	f023 0201 	bic.w	r2, r3, #1
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	3b04      	subs	r3, #4
 8009876:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009878:	4a0c      	ldr	r2, [pc, #48]	@ (80098ac <pxPortInitialiseStack+0x64>)
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	3b14      	subs	r3, #20
 8009882:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009884:	687a      	ldr	r2, [r7, #4]
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	3b04      	subs	r3, #4
 800988e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	f06f 0202 	mvn.w	r2, #2
 8009896:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	3b20      	subs	r3, #32
 800989c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800989e:	68fb      	ldr	r3, [r7, #12]
}
 80098a0:	4618      	mov	r0, r3
 80098a2:	3714      	adds	r7, #20
 80098a4:	46bd      	mov	sp, r7
 80098a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098aa:	4770      	bx	lr
 80098ac:	080098b1 	.word	0x080098b1

080098b0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80098b0:	b480      	push	{r7}
 80098b2:	b085      	sub	sp, #20
 80098b4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80098b6:	2300      	movs	r3, #0
 80098b8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80098ba:	4b13      	ldr	r3, [pc, #76]	@ (8009908 <prvTaskExitError+0x58>)
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80098c2:	d00b      	beq.n	80098dc <prvTaskExitError+0x2c>
	__asm volatile
 80098c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098c8:	f383 8811 	msr	BASEPRI, r3
 80098cc:	f3bf 8f6f 	isb	sy
 80098d0:	f3bf 8f4f 	dsb	sy
 80098d4:	60fb      	str	r3, [r7, #12]
}
 80098d6:	bf00      	nop
 80098d8:	bf00      	nop
 80098da:	e7fd      	b.n	80098d8 <prvTaskExitError+0x28>
	__asm volatile
 80098dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098e0:	f383 8811 	msr	BASEPRI, r3
 80098e4:	f3bf 8f6f 	isb	sy
 80098e8:	f3bf 8f4f 	dsb	sy
 80098ec:	60bb      	str	r3, [r7, #8]
}
 80098ee:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80098f0:	bf00      	nop
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d0fc      	beq.n	80098f2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80098f8:	bf00      	nop
 80098fa:	bf00      	nop
 80098fc:	3714      	adds	r7, #20
 80098fe:	46bd      	mov	sp, r7
 8009900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009904:	4770      	bx	lr
 8009906:	bf00      	nop
 8009908:	2000000c 	.word	0x2000000c
 800990c:	00000000 	.word	0x00000000

08009910 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009910:	4b07      	ldr	r3, [pc, #28]	@ (8009930 <pxCurrentTCBConst2>)
 8009912:	6819      	ldr	r1, [r3, #0]
 8009914:	6808      	ldr	r0, [r1, #0]
 8009916:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800991a:	f380 8809 	msr	PSP, r0
 800991e:	f3bf 8f6f 	isb	sy
 8009922:	f04f 0000 	mov.w	r0, #0
 8009926:	f380 8811 	msr	BASEPRI, r0
 800992a:	4770      	bx	lr
 800992c:	f3af 8000 	nop.w

08009930 <pxCurrentTCBConst2>:
 8009930:	2000131c 	.word	0x2000131c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009934:	bf00      	nop
 8009936:	bf00      	nop

08009938 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009938:	4808      	ldr	r0, [pc, #32]	@ (800995c <prvPortStartFirstTask+0x24>)
 800993a:	6800      	ldr	r0, [r0, #0]
 800993c:	6800      	ldr	r0, [r0, #0]
 800993e:	f380 8808 	msr	MSP, r0
 8009942:	f04f 0000 	mov.w	r0, #0
 8009946:	f380 8814 	msr	CONTROL, r0
 800994a:	b662      	cpsie	i
 800994c:	b661      	cpsie	f
 800994e:	f3bf 8f4f 	dsb	sy
 8009952:	f3bf 8f6f 	isb	sy
 8009956:	df00      	svc	0
 8009958:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800995a:	bf00      	nop
 800995c:	e000ed08 	.word	0xe000ed08

08009960 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009960:	b580      	push	{r7, lr}
 8009962:	b086      	sub	sp, #24
 8009964:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009966:	4b47      	ldr	r3, [pc, #284]	@ (8009a84 <xPortStartScheduler+0x124>)
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	4a47      	ldr	r2, [pc, #284]	@ (8009a88 <xPortStartScheduler+0x128>)
 800996c:	4293      	cmp	r3, r2
 800996e:	d10b      	bne.n	8009988 <xPortStartScheduler+0x28>
	__asm volatile
 8009970:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009974:	f383 8811 	msr	BASEPRI, r3
 8009978:	f3bf 8f6f 	isb	sy
 800997c:	f3bf 8f4f 	dsb	sy
 8009980:	60fb      	str	r3, [r7, #12]
}
 8009982:	bf00      	nop
 8009984:	bf00      	nop
 8009986:	e7fd      	b.n	8009984 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009988:	4b3e      	ldr	r3, [pc, #248]	@ (8009a84 <xPortStartScheduler+0x124>)
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	4a3f      	ldr	r2, [pc, #252]	@ (8009a8c <xPortStartScheduler+0x12c>)
 800998e:	4293      	cmp	r3, r2
 8009990:	d10b      	bne.n	80099aa <xPortStartScheduler+0x4a>
	__asm volatile
 8009992:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009996:	f383 8811 	msr	BASEPRI, r3
 800999a:	f3bf 8f6f 	isb	sy
 800999e:	f3bf 8f4f 	dsb	sy
 80099a2:	613b      	str	r3, [r7, #16]
}
 80099a4:	bf00      	nop
 80099a6:	bf00      	nop
 80099a8:	e7fd      	b.n	80099a6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80099aa:	4b39      	ldr	r3, [pc, #228]	@ (8009a90 <xPortStartScheduler+0x130>)
 80099ac:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80099ae:	697b      	ldr	r3, [r7, #20]
 80099b0:	781b      	ldrb	r3, [r3, #0]
 80099b2:	b2db      	uxtb	r3, r3
 80099b4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80099b6:	697b      	ldr	r3, [r7, #20]
 80099b8:	22ff      	movs	r2, #255	@ 0xff
 80099ba:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80099bc:	697b      	ldr	r3, [r7, #20]
 80099be:	781b      	ldrb	r3, [r3, #0]
 80099c0:	b2db      	uxtb	r3, r3
 80099c2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80099c4:	78fb      	ldrb	r3, [r7, #3]
 80099c6:	b2db      	uxtb	r3, r3
 80099c8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80099cc:	b2da      	uxtb	r2, r3
 80099ce:	4b31      	ldr	r3, [pc, #196]	@ (8009a94 <xPortStartScheduler+0x134>)
 80099d0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80099d2:	4b31      	ldr	r3, [pc, #196]	@ (8009a98 <xPortStartScheduler+0x138>)
 80099d4:	2207      	movs	r2, #7
 80099d6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80099d8:	e009      	b.n	80099ee <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80099da:	4b2f      	ldr	r3, [pc, #188]	@ (8009a98 <xPortStartScheduler+0x138>)
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	3b01      	subs	r3, #1
 80099e0:	4a2d      	ldr	r2, [pc, #180]	@ (8009a98 <xPortStartScheduler+0x138>)
 80099e2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80099e4:	78fb      	ldrb	r3, [r7, #3]
 80099e6:	b2db      	uxtb	r3, r3
 80099e8:	005b      	lsls	r3, r3, #1
 80099ea:	b2db      	uxtb	r3, r3
 80099ec:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80099ee:	78fb      	ldrb	r3, [r7, #3]
 80099f0:	b2db      	uxtb	r3, r3
 80099f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80099f6:	2b80      	cmp	r3, #128	@ 0x80
 80099f8:	d0ef      	beq.n	80099da <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80099fa:	4b27      	ldr	r3, [pc, #156]	@ (8009a98 <xPortStartScheduler+0x138>)
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	f1c3 0307 	rsb	r3, r3, #7
 8009a02:	2b04      	cmp	r3, #4
 8009a04:	d00b      	beq.n	8009a1e <xPortStartScheduler+0xbe>
	__asm volatile
 8009a06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a0a:	f383 8811 	msr	BASEPRI, r3
 8009a0e:	f3bf 8f6f 	isb	sy
 8009a12:	f3bf 8f4f 	dsb	sy
 8009a16:	60bb      	str	r3, [r7, #8]
}
 8009a18:	bf00      	nop
 8009a1a:	bf00      	nop
 8009a1c:	e7fd      	b.n	8009a1a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009a1e:	4b1e      	ldr	r3, [pc, #120]	@ (8009a98 <xPortStartScheduler+0x138>)
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	021b      	lsls	r3, r3, #8
 8009a24:	4a1c      	ldr	r2, [pc, #112]	@ (8009a98 <xPortStartScheduler+0x138>)
 8009a26:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009a28:	4b1b      	ldr	r3, [pc, #108]	@ (8009a98 <xPortStartScheduler+0x138>)
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009a30:	4a19      	ldr	r2, [pc, #100]	@ (8009a98 <xPortStartScheduler+0x138>)
 8009a32:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	b2da      	uxtb	r2, r3
 8009a38:	697b      	ldr	r3, [r7, #20]
 8009a3a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009a3c:	4b17      	ldr	r3, [pc, #92]	@ (8009a9c <xPortStartScheduler+0x13c>)
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	4a16      	ldr	r2, [pc, #88]	@ (8009a9c <xPortStartScheduler+0x13c>)
 8009a42:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009a46:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009a48:	4b14      	ldr	r3, [pc, #80]	@ (8009a9c <xPortStartScheduler+0x13c>)
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	4a13      	ldr	r2, [pc, #76]	@ (8009a9c <xPortStartScheduler+0x13c>)
 8009a4e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009a52:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009a54:	f000 f8da 	bl	8009c0c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009a58:	4b11      	ldr	r3, [pc, #68]	@ (8009aa0 <xPortStartScheduler+0x140>)
 8009a5a:	2200      	movs	r2, #0
 8009a5c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009a5e:	f000 f8f9 	bl	8009c54 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009a62:	4b10      	ldr	r3, [pc, #64]	@ (8009aa4 <xPortStartScheduler+0x144>)
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	4a0f      	ldr	r2, [pc, #60]	@ (8009aa4 <xPortStartScheduler+0x144>)
 8009a68:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8009a6c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009a6e:	f7ff ff63 	bl	8009938 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009a72:	f7fe fe55 	bl	8008720 <vTaskSwitchContext>
	prvTaskExitError();
 8009a76:	f7ff ff1b 	bl	80098b0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009a7a:	2300      	movs	r3, #0
}
 8009a7c:	4618      	mov	r0, r3
 8009a7e:	3718      	adds	r7, #24
 8009a80:	46bd      	mov	sp, r7
 8009a82:	bd80      	pop	{r7, pc}
 8009a84:	e000ed00 	.word	0xe000ed00
 8009a88:	410fc271 	.word	0x410fc271
 8009a8c:	410fc270 	.word	0x410fc270
 8009a90:	e000e400 	.word	0xe000e400
 8009a94:	20001948 	.word	0x20001948
 8009a98:	2000194c 	.word	0x2000194c
 8009a9c:	e000ed20 	.word	0xe000ed20
 8009aa0:	2000000c 	.word	0x2000000c
 8009aa4:	e000ef34 	.word	0xe000ef34

08009aa8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009aa8:	b480      	push	{r7}
 8009aaa:	b083      	sub	sp, #12
 8009aac:	af00      	add	r7, sp, #0
	__asm volatile
 8009aae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ab2:	f383 8811 	msr	BASEPRI, r3
 8009ab6:	f3bf 8f6f 	isb	sy
 8009aba:	f3bf 8f4f 	dsb	sy
 8009abe:	607b      	str	r3, [r7, #4]
}
 8009ac0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009ac2:	4b10      	ldr	r3, [pc, #64]	@ (8009b04 <vPortEnterCritical+0x5c>)
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	3301      	adds	r3, #1
 8009ac8:	4a0e      	ldr	r2, [pc, #56]	@ (8009b04 <vPortEnterCritical+0x5c>)
 8009aca:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009acc:	4b0d      	ldr	r3, [pc, #52]	@ (8009b04 <vPortEnterCritical+0x5c>)
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	2b01      	cmp	r3, #1
 8009ad2:	d110      	bne.n	8009af6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009ad4:	4b0c      	ldr	r3, [pc, #48]	@ (8009b08 <vPortEnterCritical+0x60>)
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	b2db      	uxtb	r3, r3
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d00b      	beq.n	8009af6 <vPortEnterCritical+0x4e>
	__asm volatile
 8009ade:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ae2:	f383 8811 	msr	BASEPRI, r3
 8009ae6:	f3bf 8f6f 	isb	sy
 8009aea:	f3bf 8f4f 	dsb	sy
 8009aee:	603b      	str	r3, [r7, #0]
}
 8009af0:	bf00      	nop
 8009af2:	bf00      	nop
 8009af4:	e7fd      	b.n	8009af2 <vPortEnterCritical+0x4a>
	}
}
 8009af6:	bf00      	nop
 8009af8:	370c      	adds	r7, #12
 8009afa:	46bd      	mov	sp, r7
 8009afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b00:	4770      	bx	lr
 8009b02:	bf00      	nop
 8009b04:	2000000c 	.word	0x2000000c
 8009b08:	e000ed04 	.word	0xe000ed04

08009b0c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009b0c:	b480      	push	{r7}
 8009b0e:	b083      	sub	sp, #12
 8009b10:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009b12:	4b12      	ldr	r3, [pc, #72]	@ (8009b5c <vPortExitCritical+0x50>)
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d10b      	bne.n	8009b32 <vPortExitCritical+0x26>
	__asm volatile
 8009b1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b1e:	f383 8811 	msr	BASEPRI, r3
 8009b22:	f3bf 8f6f 	isb	sy
 8009b26:	f3bf 8f4f 	dsb	sy
 8009b2a:	607b      	str	r3, [r7, #4]
}
 8009b2c:	bf00      	nop
 8009b2e:	bf00      	nop
 8009b30:	e7fd      	b.n	8009b2e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009b32:	4b0a      	ldr	r3, [pc, #40]	@ (8009b5c <vPortExitCritical+0x50>)
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	3b01      	subs	r3, #1
 8009b38:	4a08      	ldr	r2, [pc, #32]	@ (8009b5c <vPortExitCritical+0x50>)
 8009b3a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009b3c:	4b07      	ldr	r3, [pc, #28]	@ (8009b5c <vPortExitCritical+0x50>)
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d105      	bne.n	8009b50 <vPortExitCritical+0x44>
 8009b44:	2300      	movs	r3, #0
 8009b46:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009b48:	683b      	ldr	r3, [r7, #0]
 8009b4a:	f383 8811 	msr	BASEPRI, r3
}
 8009b4e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009b50:	bf00      	nop
 8009b52:	370c      	adds	r7, #12
 8009b54:	46bd      	mov	sp, r7
 8009b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b5a:	4770      	bx	lr
 8009b5c:	2000000c 	.word	0x2000000c

08009b60 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009b60:	f3ef 8009 	mrs	r0, PSP
 8009b64:	f3bf 8f6f 	isb	sy
 8009b68:	4b15      	ldr	r3, [pc, #84]	@ (8009bc0 <pxCurrentTCBConst>)
 8009b6a:	681a      	ldr	r2, [r3, #0]
 8009b6c:	f01e 0f10 	tst.w	lr, #16
 8009b70:	bf08      	it	eq
 8009b72:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009b76:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b7a:	6010      	str	r0, [r2, #0]
 8009b7c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009b80:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009b84:	f380 8811 	msr	BASEPRI, r0
 8009b88:	f3bf 8f4f 	dsb	sy
 8009b8c:	f3bf 8f6f 	isb	sy
 8009b90:	f7fe fdc6 	bl	8008720 <vTaskSwitchContext>
 8009b94:	f04f 0000 	mov.w	r0, #0
 8009b98:	f380 8811 	msr	BASEPRI, r0
 8009b9c:	bc09      	pop	{r0, r3}
 8009b9e:	6819      	ldr	r1, [r3, #0]
 8009ba0:	6808      	ldr	r0, [r1, #0]
 8009ba2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ba6:	f01e 0f10 	tst.w	lr, #16
 8009baa:	bf08      	it	eq
 8009bac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009bb0:	f380 8809 	msr	PSP, r0
 8009bb4:	f3bf 8f6f 	isb	sy
 8009bb8:	4770      	bx	lr
 8009bba:	bf00      	nop
 8009bbc:	f3af 8000 	nop.w

08009bc0 <pxCurrentTCBConst>:
 8009bc0:	2000131c 	.word	0x2000131c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009bc4:	bf00      	nop
 8009bc6:	bf00      	nop

08009bc8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009bc8:	b580      	push	{r7, lr}
 8009bca:	b082      	sub	sp, #8
 8009bcc:	af00      	add	r7, sp, #0
	__asm volatile
 8009bce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bd2:	f383 8811 	msr	BASEPRI, r3
 8009bd6:	f3bf 8f6f 	isb	sy
 8009bda:	f3bf 8f4f 	dsb	sy
 8009bde:	607b      	str	r3, [r7, #4]
}
 8009be0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009be2:	f7fe fce3 	bl	80085ac <xTaskIncrementTick>
 8009be6:	4603      	mov	r3, r0
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	d003      	beq.n	8009bf4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009bec:	4b06      	ldr	r3, [pc, #24]	@ (8009c08 <xPortSysTickHandler+0x40>)
 8009bee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009bf2:	601a      	str	r2, [r3, #0]
 8009bf4:	2300      	movs	r3, #0
 8009bf6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009bf8:	683b      	ldr	r3, [r7, #0]
 8009bfa:	f383 8811 	msr	BASEPRI, r3
}
 8009bfe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009c00:	bf00      	nop
 8009c02:	3708      	adds	r7, #8
 8009c04:	46bd      	mov	sp, r7
 8009c06:	bd80      	pop	{r7, pc}
 8009c08:	e000ed04 	.word	0xe000ed04

08009c0c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009c0c:	b480      	push	{r7}
 8009c0e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009c10:	4b0b      	ldr	r3, [pc, #44]	@ (8009c40 <vPortSetupTimerInterrupt+0x34>)
 8009c12:	2200      	movs	r2, #0
 8009c14:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009c16:	4b0b      	ldr	r3, [pc, #44]	@ (8009c44 <vPortSetupTimerInterrupt+0x38>)
 8009c18:	2200      	movs	r2, #0
 8009c1a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009c1c:	4b0a      	ldr	r3, [pc, #40]	@ (8009c48 <vPortSetupTimerInterrupt+0x3c>)
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	4a0a      	ldr	r2, [pc, #40]	@ (8009c4c <vPortSetupTimerInterrupt+0x40>)
 8009c22:	fba2 2303 	umull	r2, r3, r2, r3
 8009c26:	099b      	lsrs	r3, r3, #6
 8009c28:	4a09      	ldr	r2, [pc, #36]	@ (8009c50 <vPortSetupTimerInterrupt+0x44>)
 8009c2a:	3b01      	subs	r3, #1
 8009c2c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009c2e:	4b04      	ldr	r3, [pc, #16]	@ (8009c40 <vPortSetupTimerInterrupt+0x34>)
 8009c30:	2207      	movs	r2, #7
 8009c32:	601a      	str	r2, [r3, #0]
}
 8009c34:	bf00      	nop
 8009c36:	46bd      	mov	sp, r7
 8009c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c3c:	4770      	bx	lr
 8009c3e:	bf00      	nop
 8009c40:	e000e010 	.word	0xe000e010
 8009c44:	e000e018 	.word	0xe000e018
 8009c48:	20000000 	.word	0x20000000
 8009c4c:	10624dd3 	.word	0x10624dd3
 8009c50:	e000e014 	.word	0xe000e014

08009c54 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009c54:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009c64 <vPortEnableVFP+0x10>
 8009c58:	6801      	ldr	r1, [r0, #0]
 8009c5a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8009c5e:	6001      	str	r1, [r0, #0]
 8009c60:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009c62:	bf00      	nop
 8009c64:	e000ed88 	.word	0xe000ed88

08009c68 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009c68:	b480      	push	{r7}
 8009c6a:	b085      	sub	sp, #20
 8009c6c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8009c6e:	f3ef 8305 	mrs	r3, IPSR
 8009c72:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	2b0f      	cmp	r3, #15
 8009c78:	d915      	bls.n	8009ca6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009c7a:	4a18      	ldr	r2, [pc, #96]	@ (8009cdc <vPortValidateInterruptPriority+0x74>)
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	4413      	add	r3, r2
 8009c80:	781b      	ldrb	r3, [r3, #0]
 8009c82:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009c84:	4b16      	ldr	r3, [pc, #88]	@ (8009ce0 <vPortValidateInterruptPriority+0x78>)
 8009c86:	781b      	ldrb	r3, [r3, #0]
 8009c88:	7afa      	ldrb	r2, [r7, #11]
 8009c8a:	429a      	cmp	r2, r3
 8009c8c:	d20b      	bcs.n	8009ca6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8009c8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c92:	f383 8811 	msr	BASEPRI, r3
 8009c96:	f3bf 8f6f 	isb	sy
 8009c9a:	f3bf 8f4f 	dsb	sy
 8009c9e:	607b      	str	r3, [r7, #4]
}
 8009ca0:	bf00      	nop
 8009ca2:	bf00      	nop
 8009ca4:	e7fd      	b.n	8009ca2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009ca6:	4b0f      	ldr	r3, [pc, #60]	@ (8009ce4 <vPortValidateInterruptPriority+0x7c>)
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8009cae:	4b0e      	ldr	r3, [pc, #56]	@ (8009ce8 <vPortValidateInterruptPriority+0x80>)
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	429a      	cmp	r2, r3
 8009cb4:	d90b      	bls.n	8009cce <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8009cb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cba:	f383 8811 	msr	BASEPRI, r3
 8009cbe:	f3bf 8f6f 	isb	sy
 8009cc2:	f3bf 8f4f 	dsb	sy
 8009cc6:	603b      	str	r3, [r7, #0]
}
 8009cc8:	bf00      	nop
 8009cca:	bf00      	nop
 8009ccc:	e7fd      	b.n	8009cca <vPortValidateInterruptPriority+0x62>
	}
 8009cce:	bf00      	nop
 8009cd0:	3714      	adds	r7, #20
 8009cd2:	46bd      	mov	sp, r7
 8009cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cd8:	4770      	bx	lr
 8009cda:	bf00      	nop
 8009cdc:	e000e3f0 	.word	0xe000e3f0
 8009ce0:	20001948 	.word	0x20001948
 8009ce4:	e000ed0c 	.word	0xe000ed0c
 8009ce8:	2000194c 	.word	0x2000194c

08009cec <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009cec:	b580      	push	{r7, lr}
 8009cee:	b08a      	sub	sp, #40	@ 0x28
 8009cf0:	af00      	add	r7, sp, #0
 8009cf2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009cf4:	2300      	movs	r3, #0
 8009cf6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009cf8:	f7fe fb9c 	bl	8008434 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009cfc:	4b5c      	ldr	r3, [pc, #368]	@ (8009e70 <pvPortMalloc+0x184>)
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d101      	bne.n	8009d08 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009d04:	f000 f924 	bl	8009f50 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009d08:	4b5a      	ldr	r3, [pc, #360]	@ (8009e74 <pvPortMalloc+0x188>)
 8009d0a:	681a      	ldr	r2, [r3, #0]
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	4013      	ands	r3, r2
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	f040 8095 	bne.w	8009e40 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d01e      	beq.n	8009d5a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8009d1c:	2208      	movs	r2, #8
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	4413      	add	r3, r2
 8009d22:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	f003 0307 	and.w	r3, r3, #7
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d015      	beq.n	8009d5a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	f023 0307 	bic.w	r3, r3, #7
 8009d34:	3308      	adds	r3, #8
 8009d36:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	f003 0307 	and.w	r3, r3, #7
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	d00b      	beq.n	8009d5a <pvPortMalloc+0x6e>
	__asm volatile
 8009d42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d46:	f383 8811 	msr	BASEPRI, r3
 8009d4a:	f3bf 8f6f 	isb	sy
 8009d4e:	f3bf 8f4f 	dsb	sy
 8009d52:	617b      	str	r3, [r7, #20]
}
 8009d54:	bf00      	nop
 8009d56:	bf00      	nop
 8009d58:	e7fd      	b.n	8009d56 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d06f      	beq.n	8009e40 <pvPortMalloc+0x154>
 8009d60:	4b45      	ldr	r3, [pc, #276]	@ (8009e78 <pvPortMalloc+0x18c>)
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	687a      	ldr	r2, [r7, #4]
 8009d66:	429a      	cmp	r2, r3
 8009d68:	d86a      	bhi.n	8009e40 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009d6a:	4b44      	ldr	r3, [pc, #272]	@ (8009e7c <pvPortMalloc+0x190>)
 8009d6c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009d6e:	4b43      	ldr	r3, [pc, #268]	@ (8009e7c <pvPortMalloc+0x190>)
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009d74:	e004      	b.n	8009d80 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8009d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d78:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009d7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009d80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d82:	685b      	ldr	r3, [r3, #4]
 8009d84:	687a      	ldr	r2, [r7, #4]
 8009d86:	429a      	cmp	r2, r3
 8009d88:	d903      	bls.n	8009d92 <pvPortMalloc+0xa6>
 8009d8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d1f1      	bne.n	8009d76 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009d92:	4b37      	ldr	r3, [pc, #220]	@ (8009e70 <pvPortMalloc+0x184>)
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009d98:	429a      	cmp	r2, r3
 8009d9a:	d051      	beq.n	8009e40 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009d9c:	6a3b      	ldr	r3, [r7, #32]
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	2208      	movs	r2, #8
 8009da2:	4413      	add	r3, r2
 8009da4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009da8:	681a      	ldr	r2, [r3, #0]
 8009daa:	6a3b      	ldr	r3, [r7, #32]
 8009dac:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009dae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009db0:	685a      	ldr	r2, [r3, #4]
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	1ad2      	subs	r2, r2, r3
 8009db6:	2308      	movs	r3, #8
 8009db8:	005b      	lsls	r3, r3, #1
 8009dba:	429a      	cmp	r2, r3
 8009dbc:	d920      	bls.n	8009e00 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009dbe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	4413      	add	r3, r2
 8009dc4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009dc6:	69bb      	ldr	r3, [r7, #24]
 8009dc8:	f003 0307 	and.w	r3, r3, #7
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d00b      	beq.n	8009de8 <pvPortMalloc+0xfc>
	__asm volatile
 8009dd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dd4:	f383 8811 	msr	BASEPRI, r3
 8009dd8:	f3bf 8f6f 	isb	sy
 8009ddc:	f3bf 8f4f 	dsb	sy
 8009de0:	613b      	str	r3, [r7, #16]
}
 8009de2:	bf00      	nop
 8009de4:	bf00      	nop
 8009de6:	e7fd      	b.n	8009de4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009de8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dea:	685a      	ldr	r2, [r3, #4]
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	1ad2      	subs	r2, r2, r3
 8009df0:	69bb      	ldr	r3, [r7, #24]
 8009df2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009df4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009df6:	687a      	ldr	r2, [r7, #4]
 8009df8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009dfa:	69b8      	ldr	r0, [r7, #24]
 8009dfc:	f000 f90a 	bl	800a014 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009e00:	4b1d      	ldr	r3, [pc, #116]	@ (8009e78 <pvPortMalloc+0x18c>)
 8009e02:	681a      	ldr	r2, [r3, #0]
 8009e04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e06:	685b      	ldr	r3, [r3, #4]
 8009e08:	1ad3      	subs	r3, r2, r3
 8009e0a:	4a1b      	ldr	r2, [pc, #108]	@ (8009e78 <pvPortMalloc+0x18c>)
 8009e0c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009e0e:	4b1a      	ldr	r3, [pc, #104]	@ (8009e78 <pvPortMalloc+0x18c>)
 8009e10:	681a      	ldr	r2, [r3, #0]
 8009e12:	4b1b      	ldr	r3, [pc, #108]	@ (8009e80 <pvPortMalloc+0x194>)
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	429a      	cmp	r2, r3
 8009e18:	d203      	bcs.n	8009e22 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009e1a:	4b17      	ldr	r3, [pc, #92]	@ (8009e78 <pvPortMalloc+0x18c>)
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	4a18      	ldr	r2, [pc, #96]	@ (8009e80 <pvPortMalloc+0x194>)
 8009e20:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e24:	685a      	ldr	r2, [r3, #4]
 8009e26:	4b13      	ldr	r3, [pc, #76]	@ (8009e74 <pvPortMalloc+0x188>)
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	431a      	orrs	r2, r3
 8009e2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e2e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009e30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e32:	2200      	movs	r2, #0
 8009e34:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009e36:	4b13      	ldr	r3, [pc, #76]	@ (8009e84 <pvPortMalloc+0x198>)
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	3301      	adds	r3, #1
 8009e3c:	4a11      	ldr	r2, [pc, #68]	@ (8009e84 <pvPortMalloc+0x198>)
 8009e3e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009e40:	f7fe fb06 	bl	8008450 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009e44:	69fb      	ldr	r3, [r7, #28]
 8009e46:	f003 0307 	and.w	r3, r3, #7
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d00b      	beq.n	8009e66 <pvPortMalloc+0x17a>
	__asm volatile
 8009e4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e52:	f383 8811 	msr	BASEPRI, r3
 8009e56:	f3bf 8f6f 	isb	sy
 8009e5a:	f3bf 8f4f 	dsb	sy
 8009e5e:	60fb      	str	r3, [r7, #12]
}
 8009e60:	bf00      	nop
 8009e62:	bf00      	nop
 8009e64:	e7fd      	b.n	8009e62 <pvPortMalloc+0x176>
	return pvReturn;
 8009e66:	69fb      	ldr	r3, [r7, #28]
}
 8009e68:	4618      	mov	r0, r3
 8009e6a:	3728      	adds	r7, #40	@ 0x28
 8009e6c:	46bd      	mov	sp, r7
 8009e6e:	bd80      	pop	{r7, pc}
 8009e70:	20005558 	.word	0x20005558
 8009e74:	2000556c 	.word	0x2000556c
 8009e78:	2000555c 	.word	0x2000555c
 8009e7c:	20005550 	.word	0x20005550
 8009e80:	20005560 	.word	0x20005560
 8009e84:	20005564 	.word	0x20005564

08009e88 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009e88:	b580      	push	{r7, lr}
 8009e8a:	b086      	sub	sp, #24
 8009e8c:	af00      	add	r7, sp, #0
 8009e8e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d04f      	beq.n	8009f3a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009e9a:	2308      	movs	r3, #8
 8009e9c:	425b      	negs	r3, r3
 8009e9e:	697a      	ldr	r2, [r7, #20]
 8009ea0:	4413      	add	r3, r2
 8009ea2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009ea4:	697b      	ldr	r3, [r7, #20]
 8009ea6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009ea8:	693b      	ldr	r3, [r7, #16]
 8009eaa:	685a      	ldr	r2, [r3, #4]
 8009eac:	4b25      	ldr	r3, [pc, #148]	@ (8009f44 <vPortFree+0xbc>)
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	4013      	ands	r3, r2
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d10b      	bne.n	8009ece <vPortFree+0x46>
	__asm volatile
 8009eb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009eba:	f383 8811 	msr	BASEPRI, r3
 8009ebe:	f3bf 8f6f 	isb	sy
 8009ec2:	f3bf 8f4f 	dsb	sy
 8009ec6:	60fb      	str	r3, [r7, #12]
}
 8009ec8:	bf00      	nop
 8009eca:	bf00      	nop
 8009ecc:	e7fd      	b.n	8009eca <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009ece:	693b      	ldr	r3, [r7, #16]
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d00b      	beq.n	8009eee <vPortFree+0x66>
	__asm volatile
 8009ed6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009eda:	f383 8811 	msr	BASEPRI, r3
 8009ede:	f3bf 8f6f 	isb	sy
 8009ee2:	f3bf 8f4f 	dsb	sy
 8009ee6:	60bb      	str	r3, [r7, #8]
}
 8009ee8:	bf00      	nop
 8009eea:	bf00      	nop
 8009eec:	e7fd      	b.n	8009eea <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009eee:	693b      	ldr	r3, [r7, #16]
 8009ef0:	685a      	ldr	r2, [r3, #4]
 8009ef2:	4b14      	ldr	r3, [pc, #80]	@ (8009f44 <vPortFree+0xbc>)
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	4013      	ands	r3, r2
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d01e      	beq.n	8009f3a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009efc:	693b      	ldr	r3, [r7, #16]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d11a      	bne.n	8009f3a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009f04:	693b      	ldr	r3, [r7, #16]
 8009f06:	685a      	ldr	r2, [r3, #4]
 8009f08:	4b0e      	ldr	r3, [pc, #56]	@ (8009f44 <vPortFree+0xbc>)
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	43db      	mvns	r3, r3
 8009f0e:	401a      	ands	r2, r3
 8009f10:	693b      	ldr	r3, [r7, #16]
 8009f12:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009f14:	f7fe fa8e 	bl	8008434 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009f18:	693b      	ldr	r3, [r7, #16]
 8009f1a:	685a      	ldr	r2, [r3, #4]
 8009f1c:	4b0a      	ldr	r3, [pc, #40]	@ (8009f48 <vPortFree+0xc0>)
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	4413      	add	r3, r2
 8009f22:	4a09      	ldr	r2, [pc, #36]	@ (8009f48 <vPortFree+0xc0>)
 8009f24:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009f26:	6938      	ldr	r0, [r7, #16]
 8009f28:	f000 f874 	bl	800a014 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009f2c:	4b07      	ldr	r3, [pc, #28]	@ (8009f4c <vPortFree+0xc4>)
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	3301      	adds	r3, #1
 8009f32:	4a06      	ldr	r2, [pc, #24]	@ (8009f4c <vPortFree+0xc4>)
 8009f34:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009f36:	f7fe fa8b 	bl	8008450 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009f3a:	bf00      	nop
 8009f3c:	3718      	adds	r7, #24
 8009f3e:	46bd      	mov	sp, r7
 8009f40:	bd80      	pop	{r7, pc}
 8009f42:	bf00      	nop
 8009f44:	2000556c 	.word	0x2000556c
 8009f48:	2000555c 	.word	0x2000555c
 8009f4c:	20005568 	.word	0x20005568

08009f50 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009f50:	b480      	push	{r7}
 8009f52:	b085      	sub	sp, #20
 8009f54:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009f56:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8009f5a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009f5c:	4b27      	ldr	r3, [pc, #156]	@ (8009ffc <prvHeapInit+0xac>)
 8009f5e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	f003 0307 	and.w	r3, r3, #7
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d00c      	beq.n	8009f84 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	3307      	adds	r3, #7
 8009f6e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	f023 0307 	bic.w	r3, r3, #7
 8009f76:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009f78:	68ba      	ldr	r2, [r7, #8]
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	1ad3      	subs	r3, r2, r3
 8009f7e:	4a1f      	ldr	r2, [pc, #124]	@ (8009ffc <prvHeapInit+0xac>)
 8009f80:	4413      	add	r3, r2
 8009f82:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009f88:	4a1d      	ldr	r2, [pc, #116]	@ (800a000 <prvHeapInit+0xb0>)
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009f8e:	4b1c      	ldr	r3, [pc, #112]	@ (800a000 <prvHeapInit+0xb0>)
 8009f90:	2200      	movs	r2, #0
 8009f92:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	68ba      	ldr	r2, [r7, #8]
 8009f98:	4413      	add	r3, r2
 8009f9a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009f9c:	2208      	movs	r2, #8
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	1a9b      	subs	r3, r3, r2
 8009fa2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	f023 0307 	bic.w	r3, r3, #7
 8009faa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	4a15      	ldr	r2, [pc, #84]	@ (800a004 <prvHeapInit+0xb4>)
 8009fb0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009fb2:	4b14      	ldr	r3, [pc, #80]	@ (800a004 <prvHeapInit+0xb4>)
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	2200      	movs	r2, #0
 8009fb8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009fba:	4b12      	ldr	r3, [pc, #72]	@ (800a004 <prvHeapInit+0xb4>)
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	2200      	movs	r2, #0
 8009fc0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009fc6:	683b      	ldr	r3, [r7, #0]
 8009fc8:	68fa      	ldr	r2, [r7, #12]
 8009fca:	1ad2      	subs	r2, r2, r3
 8009fcc:	683b      	ldr	r3, [r7, #0]
 8009fce:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009fd0:	4b0c      	ldr	r3, [pc, #48]	@ (800a004 <prvHeapInit+0xb4>)
 8009fd2:	681a      	ldr	r2, [r3, #0]
 8009fd4:	683b      	ldr	r3, [r7, #0]
 8009fd6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009fd8:	683b      	ldr	r3, [r7, #0]
 8009fda:	685b      	ldr	r3, [r3, #4]
 8009fdc:	4a0a      	ldr	r2, [pc, #40]	@ (800a008 <prvHeapInit+0xb8>)
 8009fde:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009fe0:	683b      	ldr	r3, [r7, #0]
 8009fe2:	685b      	ldr	r3, [r3, #4]
 8009fe4:	4a09      	ldr	r2, [pc, #36]	@ (800a00c <prvHeapInit+0xbc>)
 8009fe6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009fe8:	4b09      	ldr	r3, [pc, #36]	@ (800a010 <prvHeapInit+0xc0>)
 8009fea:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8009fee:	601a      	str	r2, [r3, #0]
}
 8009ff0:	bf00      	nop
 8009ff2:	3714      	adds	r7, #20
 8009ff4:	46bd      	mov	sp, r7
 8009ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ffa:	4770      	bx	lr
 8009ffc:	20001950 	.word	0x20001950
 800a000:	20005550 	.word	0x20005550
 800a004:	20005558 	.word	0x20005558
 800a008:	20005560 	.word	0x20005560
 800a00c:	2000555c 	.word	0x2000555c
 800a010:	2000556c 	.word	0x2000556c

0800a014 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a014:	b480      	push	{r7}
 800a016:	b085      	sub	sp, #20
 800a018:	af00      	add	r7, sp, #0
 800a01a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a01c:	4b28      	ldr	r3, [pc, #160]	@ (800a0c0 <prvInsertBlockIntoFreeList+0xac>)
 800a01e:	60fb      	str	r3, [r7, #12]
 800a020:	e002      	b.n	800a028 <prvInsertBlockIntoFreeList+0x14>
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	60fb      	str	r3, [r7, #12]
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	687a      	ldr	r2, [r7, #4]
 800a02e:	429a      	cmp	r2, r3
 800a030:	d8f7      	bhi.n	800a022 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a036:	68fb      	ldr	r3, [r7, #12]
 800a038:	685b      	ldr	r3, [r3, #4]
 800a03a:	68ba      	ldr	r2, [r7, #8]
 800a03c:	4413      	add	r3, r2
 800a03e:	687a      	ldr	r2, [r7, #4]
 800a040:	429a      	cmp	r2, r3
 800a042:	d108      	bne.n	800a056 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	685a      	ldr	r2, [r3, #4]
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	685b      	ldr	r3, [r3, #4]
 800a04c:	441a      	add	r2, r3
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	685b      	ldr	r3, [r3, #4]
 800a05e:	68ba      	ldr	r2, [r7, #8]
 800a060:	441a      	add	r2, r3
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	429a      	cmp	r2, r3
 800a068:	d118      	bne.n	800a09c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	681a      	ldr	r2, [r3, #0]
 800a06e:	4b15      	ldr	r3, [pc, #84]	@ (800a0c4 <prvInsertBlockIntoFreeList+0xb0>)
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	429a      	cmp	r2, r3
 800a074:	d00d      	beq.n	800a092 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	685a      	ldr	r2, [r3, #4]
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	685b      	ldr	r3, [r3, #4]
 800a080:	441a      	add	r2, r3
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	681a      	ldr	r2, [r3, #0]
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	601a      	str	r2, [r3, #0]
 800a090:	e008      	b.n	800a0a4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a092:	4b0c      	ldr	r3, [pc, #48]	@ (800a0c4 <prvInsertBlockIntoFreeList+0xb0>)
 800a094:	681a      	ldr	r2, [r3, #0]
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	601a      	str	r2, [r3, #0]
 800a09a:	e003      	b.n	800a0a4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	681a      	ldr	r2, [r3, #0]
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a0a4:	68fa      	ldr	r2, [r7, #12]
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	429a      	cmp	r2, r3
 800a0aa:	d002      	beq.n	800a0b2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	687a      	ldr	r2, [r7, #4]
 800a0b0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a0b2:	bf00      	nop
 800a0b4:	3714      	adds	r7, #20
 800a0b6:	46bd      	mov	sp, r7
 800a0b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0bc:	4770      	bx	lr
 800a0be:	bf00      	nop
 800a0c0:	20005550 	.word	0x20005550
 800a0c4:	20005558 	.word	0x20005558

0800a0c8 <std>:
 800a0c8:	2300      	movs	r3, #0
 800a0ca:	b510      	push	{r4, lr}
 800a0cc:	4604      	mov	r4, r0
 800a0ce:	e9c0 3300 	strd	r3, r3, [r0]
 800a0d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a0d6:	6083      	str	r3, [r0, #8]
 800a0d8:	8181      	strh	r1, [r0, #12]
 800a0da:	6643      	str	r3, [r0, #100]	@ 0x64
 800a0dc:	81c2      	strh	r2, [r0, #14]
 800a0de:	6183      	str	r3, [r0, #24]
 800a0e0:	4619      	mov	r1, r3
 800a0e2:	2208      	movs	r2, #8
 800a0e4:	305c      	adds	r0, #92	@ 0x5c
 800a0e6:	f000 fa1d 	bl	800a524 <memset>
 800a0ea:	4b0d      	ldr	r3, [pc, #52]	@ (800a120 <std+0x58>)
 800a0ec:	6263      	str	r3, [r4, #36]	@ 0x24
 800a0ee:	4b0d      	ldr	r3, [pc, #52]	@ (800a124 <std+0x5c>)
 800a0f0:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a0f2:	4b0d      	ldr	r3, [pc, #52]	@ (800a128 <std+0x60>)
 800a0f4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a0f6:	4b0d      	ldr	r3, [pc, #52]	@ (800a12c <std+0x64>)
 800a0f8:	6323      	str	r3, [r4, #48]	@ 0x30
 800a0fa:	4b0d      	ldr	r3, [pc, #52]	@ (800a130 <std+0x68>)
 800a0fc:	6224      	str	r4, [r4, #32]
 800a0fe:	429c      	cmp	r4, r3
 800a100:	d006      	beq.n	800a110 <std+0x48>
 800a102:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a106:	4294      	cmp	r4, r2
 800a108:	d002      	beq.n	800a110 <std+0x48>
 800a10a:	33d0      	adds	r3, #208	@ 0xd0
 800a10c:	429c      	cmp	r4, r3
 800a10e:	d105      	bne.n	800a11c <std+0x54>
 800a110:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a118:	f000 bada 	b.w	800a6d0 <__retarget_lock_init_recursive>
 800a11c:	bd10      	pop	{r4, pc}
 800a11e:	bf00      	nop
 800a120:	0800a375 	.word	0x0800a375
 800a124:	0800a397 	.word	0x0800a397
 800a128:	0800a3cf 	.word	0x0800a3cf
 800a12c:	0800a3f3 	.word	0x0800a3f3
 800a130:	20005570 	.word	0x20005570

0800a134 <stdio_exit_handler>:
 800a134:	4a02      	ldr	r2, [pc, #8]	@ (800a140 <stdio_exit_handler+0xc>)
 800a136:	4903      	ldr	r1, [pc, #12]	@ (800a144 <stdio_exit_handler+0x10>)
 800a138:	4803      	ldr	r0, [pc, #12]	@ (800a148 <stdio_exit_handler+0x14>)
 800a13a:	f000 b869 	b.w	800a210 <_fwalk_sglue>
 800a13e:	bf00      	nop
 800a140:	20000010 	.word	0x20000010
 800a144:	0800afb5 	.word	0x0800afb5
 800a148:	20000020 	.word	0x20000020

0800a14c <cleanup_stdio>:
 800a14c:	6841      	ldr	r1, [r0, #4]
 800a14e:	4b0c      	ldr	r3, [pc, #48]	@ (800a180 <cleanup_stdio+0x34>)
 800a150:	4299      	cmp	r1, r3
 800a152:	b510      	push	{r4, lr}
 800a154:	4604      	mov	r4, r0
 800a156:	d001      	beq.n	800a15c <cleanup_stdio+0x10>
 800a158:	f000 ff2c 	bl	800afb4 <_fflush_r>
 800a15c:	68a1      	ldr	r1, [r4, #8]
 800a15e:	4b09      	ldr	r3, [pc, #36]	@ (800a184 <cleanup_stdio+0x38>)
 800a160:	4299      	cmp	r1, r3
 800a162:	d002      	beq.n	800a16a <cleanup_stdio+0x1e>
 800a164:	4620      	mov	r0, r4
 800a166:	f000 ff25 	bl	800afb4 <_fflush_r>
 800a16a:	68e1      	ldr	r1, [r4, #12]
 800a16c:	4b06      	ldr	r3, [pc, #24]	@ (800a188 <cleanup_stdio+0x3c>)
 800a16e:	4299      	cmp	r1, r3
 800a170:	d004      	beq.n	800a17c <cleanup_stdio+0x30>
 800a172:	4620      	mov	r0, r4
 800a174:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a178:	f000 bf1c 	b.w	800afb4 <_fflush_r>
 800a17c:	bd10      	pop	{r4, pc}
 800a17e:	bf00      	nop
 800a180:	20005570 	.word	0x20005570
 800a184:	200055d8 	.word	0x200055d8
 800a188:	20005640 	.word	0x20005640

0800a18c <global_stdio_init.part.0>:
 800a18c:	b510      	push	{r4, lr}
 800a18e:	4b0b      	ldr	r3, [pc, #44]	@ (800a1bc <global_stdio_init.part.0+0x30>)
 800a190:	4c0b      	ldr	r4, [pc, #44]	@ (800a1c0 <global_stdio_init.part.0+0x34>)
 800a192:	4a0c      	ldr	r2, [pc, #48]	@ (800a1c4 <global_stdio_init.part.0+0x38>)
 800a194:	601a      	str	r2, [r3, #0]
 800a196:	4620      	mov	r0, r4
 800a198:	2200      	movs	r2, #0
 800a19a:	2104      	movs	r1, #4
 800a19c:	f7ff ff94 	bl	800a0c8 <std>
 800a1a0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a1a4:	2201      	movs	r2, #1
 800a1a6:	2109      	movs	r1, #9
 800a1a8:	f7ff ff8e 	bl	800a0c8 <std>
 800a1ac:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a1b0:	2202      	movs	r2, #2
 800a1b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a1b6:	2112      	movs	r1, #18
 800a1b8:	f7ff bf86 	b.w	800a0c8 <std>
 800a1bc:	200056a8 	.word	0x200056a8
 800a1c0:	20005570 	.word	0x20005570
 800a1c4:	0800a135 	.word	0x0800a135

0800a1c8 <__sfp_lock_acquire>:
 800a1c8:	4801      	ldr	r0, [pc, #4]	@ (800a1d0 <__sfp_lock_acquire+0x8>)
 800a1ca:	f000 ba82 	b.w	800a6d2 <__retarget_lock_acquire_recursive>
 800a1ce:	bf00      	nop
 800a1d0:	200056b1 	.word	0x200056b1

0800a1d4 <__sfp_lock_release>:
 800a1d4:	4801      	ldr	r0, [pc, #4]	@ (800a1dc <__sfp_lock_release+0x8>)
 800a1d6:	f000 ba7d 	b.w	800a6d4 <__retarget_lock_release_recursive>
 800a1da:	bf00      	nop
 800a1dc:	200056b1 	.word	0x200056b1

0800a1e0 <__sinit>:
 800a1e0:	b510      	push	{r4, lr}
 800a1e2:	4604      	mov	r4, r0
 800a1e4:	f7ff fff0 	bl	800a1c8 <__sfp_lock_acquire>
 800a1e8:	6a23      	ldr	r3, [r4, #32]
 800a1ea:	b11b      	cbz	r3, 800a1f4 <__sinit+0x14>
 800a1ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a1f0:	f7ff bff0 	b.w	800a1d4 <__sfp_lock_release>
 800a1f4:	4b04      	ldr	r3, [pc, #16]	@ (800a208 <__sinit+0x28>)
 800a1f6:	6223      	str	r3, [r4, #32]
 800a1f8:	4b04      	ldr	r3, [pc, #16]	@ (800a20c <__sinit+0x2c>)
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d1f5      	bne.n	800a1ec <__sinit+0xc>
 800a200:	f7ff ffc4 	bl	800a18c <global_stdio_init.part.0>
 800a204:	e7f2      	b.n	800a1ec <__sinit+0xc>
 800a206:	bf00      	nop
 800a208:	0800a14d 	.word	0x0800a14d
 800a20c:	200056a8 	.word	0x200056a8

0800a210 <_fwalk_sglue>:
 800a210:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a214:	4607      	mov	r7, r0
 800a216:	4688      	mov	r8, r1
 800a218:	4614      	mov	r4, r2
 800a21a:	2600      	movs	r6, #0
 800a21c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a220:	f1b9 0901 	subs.w	r9, r9, #1
 800a224:	d505      	bpl.n	800a232 <_fwalk_sglue+0x22>
 800a226:	6824      	ldr	r4, [r4, #0]
 800a228:	2c00      	cmp	r4, #0
 800a22a:	d1f7      	bne.n	800a21c <_fwalk_sglue+0xc>
 800a22c:	4630      	mov	r0, r6
 800a22e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a232:	89ab      	ldrh	r3, [r5, #12]
 800a234:	2b01      	cmp	r3, #1
 800a236:	d907      	bls.n	800a248 <_fwalk_sglue+0x38>
 800a238:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a23c:	3301      	adds	r3, #1
 800a23e:	d003      	beq.n	800a248 <_fwalk_sglue+0x38>
 800a240:	4629      	mov	r1, r5
 800a242:	4638      	mov	r0, r7
 800a244:	47c0      	blx	r8
 800a246:	4306      	orrs	r6, r0
 800a248:	3568      	adds	r5, #104	@ 0x68
 800a24a:	e7e9      	b.n	800a220 <_fwalk_sglue+0x10>

0800a24c <_puts_r>:
 800a24c:	6a03      	ldr	r3, [r0, #32]
 800a24e:	b570      	push	{r4, r5, r6, lr}
 800a250:	6884      	ldr	r4, [r0, #8]
 800a252:	4605      	mov	r5, r0
 800a254:	460e      	mov	r6, r1
 800a256:	b90b      	cbnz	r3, 800a25c <_puts_r+0x10>
 800a258:	f7ff ffc2 	bl	800a1e0 <__sinit>
 800a25c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a25e:	07db      	lsls	r3, r3, #31
 800a260:	d405      	bmi.n	800a26e <_puts_r+0x22>
 800a262:	89a3      	ldrh	r3, [r4, #12]
 800a264:	0598      	lsls	r0, r3, #22
 800a266:	d402      	bmi.n	800a26e <_puts_r+0x22>
 800a268:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a26a:	f000 fa32 	bl	800a6d2 <__retarget_lock_acquire_recursive>
 800a26e:	89a3      	ldrh	r3, [r4, #12]
 800a270:	0719      	lsls	r1, r3, #28
 800a272:	d502      	bpl.n	800a27a <_puts_r+0x2e>
 800a274:	6923      	ldr	r3, [r4, #16]
 800a276:	2b00      	cmp	r3, #0
 800a278:	d135      	bne.n	800a2e6 <_puts_r+0x9a>
 800a27a:	4621      	mov	r1, r4
 800a27c:	4628      	mov	r0, r5
 800a27e:	f000 f8fb 	bl	800a478 <__swsetup_r>
 800a282:	b380      	cbz	r0, 800a2e6 <_puts_r+0x9a>
 800a284:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800a288:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a28a:	07da      	lsls	r2, r3, #31
 800a28c:	d405      	bmi.n	800a29a <_puts_r+0x4e>
 800a28e:	89a3      	ldrh	r3, [r4, #12]
 800a290:	059b      	lsls	r3, r3, #22
 800a292:	d402      	bmi.n	800a29a <_puts_r+0x4e>
 800a294:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a296:	f000 fa1d 	bl	800a6d4 <__retarget_lock_release_recursive>
 800a29a:	4628      	mov	r0, r5
 800a29c:	bd70      	pop	{r4, r5, r6, pc}
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	da04      	bge.n	800a2ac <_puts_r+0x60>
 800a2a2:	69a2      	ldr	r2, [r4, #24]
 800a2a4:	429a      	cmp	r2, r3
 800a2a6:	dc17      	bgt.n	800a2d8 <_puts_r+0x8c>
 800a2a8:	290a      	cmp	r1, #10
 800a2aa:	d015      	beq.n	800a2d8 <_puts_r+0x8c>
 800a2ac:	6823      	ldr	r3, [r4, #0]
 800a2ae:	1c5a      	adds	r2, r3, #1
 800a2b0:	6022      	str	r2, [r4, #0]
 800a2b2:	7019      	strb	r1, [r3, #0]
 800a2b4:	68a3      	ldr	r3, [r4, #8]
 800a2b6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a2ba:	3b01      	subs	r3, #1
 800a2bc:	60a3      	str	r3, [r4, #8]
 800a2be:	2900      	cmp	r1, #0
 800a2c0:	d1ed      	bne.n	800a29e <_puts_r+0x52>
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	da11      	bge.n	800a2ea <_puts_r+0x9e>
 800a2c6:	4622      	mov	r2, r4
 800a2c8:	210a      	movs	r1, #10
 800a2ca:	4628      	mov	r0, r5
 800a2cc:	f000 f895 	bl	800a3fa <__swbuf_r>
 800a2d0:	3001      	adds	r0, #1
 800a2d2:	d0d7      	beq.n	800a284 <_puts_r+0x38>
 800a2d4:	250a      	movs	r5, #10
 800a2d6:	e7d7      	b.n	800a288 <_puts_r+0x3c>
 800a2d8:	4622      	mov	r2, r4
 800a2da:	4628      	mov	r0, r5
 800a2dc:	f000 f88d 	bl	800a3fa <__swbuf_r>
 800a2e0:	3001      	adds	r0, #1
 800a2e2:	d1e7      	bne.n	800a2b4 <_puts_r+0x68>
 800a2e4:	e7ce      	b.n	800a284 <_puts_r+0x38>
 800a2e6:	3e01      	subs	r6, #1
 800a2e8:	e7e4      	b.n	800a2b4 <_puts_r+0x68>
 800a2ea:	6823      	ldr	r3, [r4, #0]
 800a2ec:	1c5a      	adds	r2, r3, #1
 800a2ee:	6022      	str	r2, [r4, #0]
 800a2f0:	220a      	movs	r2, #10
 800a2f2:	701a      	strb	r2, [r3, #0]
 800a2f4:	e7ee      	b.n	800a2d4 <_puts_r+0x88>
	...

0800a2f8 <puts>:
 800a2f8:	4b02      	ldr	r3, [pc, #8]	@ (800a304 <puts+0xc>)
 800a2fa:	4601      	mov	r1, r0
 800a2fc:	6818      	ldr	r0, [r3, #0]
 800a2fe:	f7ff bfa5 	b.w	800a24c <_puts_r>
 800a302:	bf00      	nop
 800a304:	2000001c 	.word	0x2000001c

0800a308 <sniprintf>:
 800a308:	b40c      	push	{r2, r3}
 800a30a:	b530      	push	{r4, r5, lr}
 800a30c:	4b18      	ldr	r3, [pc, #96]	@ (800a370 <sniprintf+0x68>)
 800a30e:	1e0c      	subs	r4, r1, #0
 800a310:	681d      	ldr	r5, [r3, #0]
 800a312:	b09d      	sub	sp, #116	@ 0x74
 800a314:	da08      	bge.n	800a328 <sniprintf+0x20>
 800a316:	238b      	movs	r3, #139	@ 0x8b
 800a318:	602b      	str	r3, [r5, #0]
 800a31a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a31e:	b01d      	add	sp, #116	@ 0x74
 800a320:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a324:	b002      	add	sp, #8
 800a326:	4770      	bx	lr
 800a328:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a32c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a330:	f04f 0300 	mov.w	r3, #0
 800a334:	931b      	str	r3, [sp, #108]	@ 0x6c
 800a336:	bf14      	ite	ne
 800a338:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800a33c:	4623      	moveq	r3, r4
 800a33e:	9304      	str	r3, [sp, #16]
 800a340:	9307      	str	r3, [sp, #28]
 800a342:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a346:	9002      	str	r0, [sp, #8]
 800a348:	9006      	str	r0, [sp, #24]
 800a34a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a34e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a350:	ab21      	add	r3, sp, #132	@ 0x84
 800a352:	a902      	add	r1, sp, #8
 800a354:	4628      	mov	r0, r5
 800a356:	9301      	str	r3, [sp, #4]
 800a358:	f000 fb20 	bl	800a99c <_svfiprintf_r>
 800a35c:	1c43      	adds	r3, r0, #1
 800a35e:	bfbc      	itt	lt
 800a360:	238b      	movlt	r3, #139	@ 0x8b
 800a362:	602b      	strlt	r3, [r5, #0]
 800a364:	2c00      	cmp	r4, #0
 800a366:	d0da      	beq.n	800a31e <sniprintf+0x16>
 800a368:	9b02      	ldr	r3, [sp, #8]
 800a36a:	2200      	movs	r2, #0
 800a36c:	701a      	strb	r2, [r3, #0]
 800a36e:	e7d6      	b.n	800a31e <sniprintf+0x16>
 800a370:	2000001c 	.word	0x2000001c

0800a374 <__sread>:
 800a374:	b510      	push	{r4, lr}
 800a376:	460c      	mov	r4, r1
 800a378:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a37c:	f000 f95a 	bl	800a634 <_read_r>
 800a380:	2800      	cmp	r0, #0
 800a382:	bfab      	itete	ge
 800a384:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a386:	89a3      	ldrhlt	r3, [r4, #12]
 800a388:	181b      	addge	r3, r3, r0
 800a38a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a38e:	bfac      	ite	ge
 800a390:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a392:	81a3      	strhlt	r3, [r4, #12]
 800a394:	bd10      	pop	{r4, pc}

0800a396 <__swrite>:
 800a396:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a39a:	461f      	mov	r7, r3
 800a39c:	898b      	ldrh	r3, [r1, #12]
 800a39e:	05db      	lsls	r3, r3, #23
 800a3a0:	4605      	mov	r5, r0
 800a3a2:	460c      	mov	r4, r1
 800a3a4:	4616      	mov	r6, r2
 800a3a6:	d505      	bpl.n	800a3b4 <__swrite+0x1e>
 800a3a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a3ac:	2302      	movs	r3, #2
 800a3ae:	2200      	movs	r2, #0
 800a3b0:	f000 f92e 	bl	800a610 <_lseek_r>
 800a3b4:	89a3      	ldrh	r3, [r4, #12]
 800a3b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a3ba:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a3be:	81a3      	strh	r3, [r4, #12]
 800a3c0:	4632      	mov	r2, r6
 800a3c2:	463b      	mov	r3, r7
 800a3c4:	4628      	mov	r0, r5
 800a3c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a3ca:	f000 b945 	b.w	800a658 <_write_r>

0800a3ce <__sseek>:
 800a3ce:	b510      	push	{r4, lr}
 800a3d0:	460c      	mov	r4, r1
 800a3d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a3d6:	f000 f91b 	bl	800a610 <_lseek_r>
 800a3da:	1c43      	adds	r3, r0, #1
 800a3dc:	89a3      	ldrh	r3, [r4, #12]
 800a3de:	bf15      	itete	ne
 800a3e0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a3e2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a3e6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a3ea:	81a3      	strheq	r3, [r4, #12]
 800a3ec:	bf18      	it	ne
 800a3ee:	81a3      	strhne	r3, [r4, #12]
 800a3f0:	bd10      	pop	{r4, pc}

0800a3f2 <__sclose>:
 800a3f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a3f6:	f000 b89d 	b.w	800a534 <_close_r>

0800a3fa <__swbuf_r>:
 800a3fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3fc:	460e      	mov	r6, r1
 800a3fe:	4614      	mov	r4, r2
 800a400:	4605      	mov	r5, r0
 800a402:	b118      	cbz	r0, 800a40c <__swbuf_r+0x12>
 800a404:	6a03      	ldr	r3, [r0, #32]
 800a406:	b90b      	cbnz	r3, 800a40c <__swbuf_r+0x12>
 800a408:	f7ff feea 	bl	800a1e0 <__sinit>
 800a40c:	69a3      	ldr	r3, [r4, #24]
 800a40e:	60a3      	str	r3, [r4, #8]
 800a410:	89a3      	ldrh	r3, [r4, #12]
 800a412:	071a      	lsls	r2, r3, #28
 800a414:	d501      	bpl.n	800a41a <__swbuf_r+0x20>
 800a416:	6923      	ldr	r3, [r4, #16]
 800a418:	b943      	cbnz	r3, 800a42c <__swbuf_r+0x32>
 800a41a:	4621      	mov	r1, r4
 800a41c:	4628      	mov	r0, r5
 800a41e:	f000 f82b 	bl	800a478 <__swsetup_r>
 800a422:	b118      	cbz	r0, 800a42c <__swbuf_r+0x32>
 800a424:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800a428:	4638      	mov	r0, r7
 800a42a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a42c:	6823      	ldr	r3, [r4, #0]
 800a42e:	6922      	ldr	r2, [r4, #16]
 800a430:	1a98      	subs	r0, r3, r2
 800a432:	6963      	ldr	r3, [r4, #20]
 800a434:	b2f6      	uxtb	r6, r6
 800a436:	4283      	cmp	r3, r0
 800a438:	4637      	mov	r7, r6
 800a43a:	dc05      	bgt.n	800a448 <__swbuf_r+0x4e>
 800a43c:	4621      	mov	r1, r4
 800a43e:	4628      	mov	r0, r5
 800a440:	f000 fdb8 	bl	800afb4 <_fflush_r>
 800a444:	2800      	cmp	r0, #0
 800a446:	d1ed      	bne.n	800a424 <__swbuf_r+0x2a>
 800a448:	68a3      	ldr	r3, [r4, #8]
 800a44a:	3b01      	subs	r3, #1
 800a44c:	60a3      	str	r3, [r4, #8]
 800a44e:	6823      	ldr	r3, [r4, #0]
 800a450:	1c5a      	adds	r2, r3, #1
 800a452:	6022      	str	r2, [r4, #0]
 800a454:	701e      	strb	r6, [r3, #0]
 800a456:	6962      	ldr	r2, [r4, #20]
 800a458:	1c43      	adds	r3, r0, #1
 800a45a:	429a      	cmp	r2, r3
 800a45c:	d004      	beq.n	800a468 <__swbuf_r+0x6e>
 800a45e:	89a3      	ldrh	r3, [r4, #12]
 800a460:	07db      	lsls	r3, r3, #31
 800a462:	d5e1      	bpl.n	800a428 <__swbuf_r+0x2e>
 800a464:	2e0a      	cmp	r6, #10
 800a466:	d1df      	bne.n	800a428 <__swbuf_r+0x2e>
 800a468:	4621      	mov	r1, r4
 800a46a:	4628      	mov	r0, r5
 800a46c:	f000 fda2 	bl	800afb4 <_fflush_r>
 800a470:	2800      	cmp	r0, #0
 800a472:	d0d9      	beq.n	800a428 <__swbuf_r+0x2e>
 800a474:	e7d6      	b.n	800a424 <__swbuf_r+0x2a>
	...

0800a478 <__swsetup_r>:
 800a478:	b538      	push	{r3, r4, r5, lr}
 800a47a:	4b29      	ldr	r3, [pc, #164]	@ (800a520 <__swsetup_r+0xa8>)
 800a47c:	4605      	mov	r5, r0
 800a47e:	6818      	ldr	r0, [r3, #0]
 800a480:	460c      	mov	r4, r1
 800a482:	b118      	cbz	r0, 800a48c <__swsetup_r+0x14>
 800a484:	6a03      	ldr	r3, [r0, #32]
 800a486:	b90b      	cbnz	r3, 800a48c <__swsetup_r+0x14>
 800a488:	f7ff feaa 	bl	800a1e0 <__sinit>
 800a48c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a490:	0719      	lsls	r1, r3, #28
 800a492:	d422      	bmi.n	800a4da <__swsetup_r+0x62>
 800a494:	06da      	lsls	r2, r3, #27
 800a496:	d407      	bmi.n	800a4a8 <__swsetup_r+0x30>
 800a498:	2209      	movs	r2, #9
 800a49a:	602a      	str	r2, [r5, #0]
 800a49c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a4a0:	81a3      	strh	r3, [r4, #12]
 800a4a2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a4a6:	e033      	b.n	800a510 <__swsetup_r+0x98>
 800a4a8:	0758      	lsls	r0, r3, #29
 800a4aa:	d512      	bpl.n	800a4d2 <__swsetup_r+0x5a>
 800a4ac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a4ae:	b141      	cbz	r1, 800a4c2 <__swsetup_r+0x4a>
 800a4b0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a4b4:	4299      	cmp	r1, r3
 800a4b6:	d002      	beq.n	800a4be <__swsetup_r+0x46>
 800a4b8:	4628      	mov	r0, r5
 800a4ba:	f000 f91b 	bl	800a6f4 <_free_r>
 800a4be:	2300      	movs	r3, #0
 800a4c0:	6363      	str	r3, [r4, #52]	@ 0x34
 800a4c2:	89a3      	ldrh	r3, [r4, #12]
 800a4c4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a4c8:	81a3      	strh	r3, [r4, #12]
 800a4ca:	2300      	movs	r3, #0
 800a4cc:	6063      	str	r3, [r4, #4]
 800a4ce:	6923      	ldr	r3, [r4, #16]
 800a4d0:	6023      	str	r3, [r4, #0]
 800a4d2:	89a3      	ldrh	r3, [r4, #12]
 800a4d4:	f043 0308 	orr.w	r3, r3, #8
 800a4d8:	81a3      	strh	r3, [r4, #12]
 800a4da:	6923      	ldr	r3, [r4, #16]
 800a4dc:	b94b      	cbnz	r3, 800a4f2 <__swsetup_r+0x7a>
 800a4de:	89a3      	ldrh	r3, [r4, #12]
 800a4e0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a4e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a4e8:	d003      	beq.n	800a4f2 <__swsetup_r+0x7a>
 800a4ea:	4621      	mov	r1, r4
 800a4ec:	4628      	mov	r0, r5
 800a4ee:	f000 fdaf 	bl	800b050 <__smakebuf_r>
 800a4f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a4f6:	f013 0201 	ands.w	r2, r3, #1
 800a4fa:	d00a      	beq.n	800a512 <__swsetup_r+0x9a>
 800a4fc:	2200      	movs	r2, #0
 800a4fe:	60a2      	str	r2, [r4, #8]
 800a500:	6962      	ldr	r2, [r4, #20]
 800a502:	4252      	negs	r2, r2
 800a504:	61a2      	str	r2, [r4, #24]
 800a506:	6922      	ldr	r2, [r4, #16]
 800a508:	b942      	cbnz	r2, 800a51c <__swsetup_r+0xa4>
 800a50a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a50e:	d1c5      	bne.n	800a49c <__swsetup_r+0x24>
 800a510:	bd38      	pop	{r3, r4, r5, pc}
 800a512:	0799      	lsls	r1, r3, #30
 800a514:	bf58      	it	pl
 800a516:	6962      	ldrpl	r2, [r4, #20]
 800a518:	60a2      	str	r2, [r4, #8]
 800a51a:	e7f4      	b.n	800a506 <__swsetup_r+0x8e>
 800a51c:	2000      	movs	r0, #0
 800a51e:	e7f7      	b.n	800a510 <__swsetup_r+0x98>
 800a520:	2000001c 	.word	0x2000001c

0800a524 <memset>:
 800a524:	4402      	add	r2, r0
 800a526:	4603      	mov	r3, r0
 800a528:	4293      	cmp	r3, r2
 800a52a:	d100      	bne.n	800a52e <memset+0xa>
 800a52c:	4770      	bx	lr
 800a52e:	f803 1b01 	strb.w	r1, [r3], #1
 800a532:	e7f9      	b.n	800a528 <memset+0x4>

0800a534 <_close_r>:
 800a534:	b538      	push	{r3, r4, r5, lr}
 800a536:	4d06      	ldr	r5, [pc, #24]	@ (800a550 <_close_r+0x1c>)
 800a538:	2300      	movs	r3, #0
 800a53a:	4604      	mov	r4, r0
 800a53c:	4608      	mov	r0, r1
 800a53e:	602b      	str	r3, [r5, #0]
 800a540:	f7f7 f947 	bl	80017d2 <_close>
 800a544:	1c43      	adds	r3, r0, #1
 800a546:	d102      	bne.n	800a54e <_close_r+0x1a>
 800a548:	682b      	ldr	r3, [r5, #0]
 800a54a:	b103      	cbz	r3, 800a54e <_close_r+0x1a>
 800a54c:	6023      	str	r3, [r4, #0]
 800a54e:	bd38      	pop	{r3, r4, r5, pc}
 800a550:	200056ac 	.word	0x200056ac

0800a554 <_reclaim_reent>:
 800a554:	4b2d      	ldr	r3, [pc, #180]	@ (800a60c <_reclaim_reent+0xb8>)
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	4283      	cmp	r3, r0
 800a55a:	b570      	push	{r4, r5, r6, lr}
 800a55c:	4604      	mov	r4, r0
 800a55e:	d053      	beq.n	800a608 <_reclaim_reent+0xb4>
 800a560:	69c3      	ldr	r3, [r0, #28]
 800a562:	b31b      	cbz	r3, 800a5ac <_reclaim_reent+0x58>
 800a564:	68db      	ldr	r3, [r3, #12]
 800a566:	b163      	cbz	r3, 800a582 <_reclaim_reent+0x2e>
 800a568:	2500      	movs	r5, #0
 800a56a:	69e3      	ldr	r3, [r4, #28]
 800a56c:	68db      	ldr	r3, [r3, #12]
 800a56e:	5959      	ldr	r1, [r3, r5]
 800a570:	b9b1      	cbnz	r1, 800a5a0 <_reclaim_reent+0x4c>
 800a572:	3504      	adds	r5, #4
 800a574:	2d80      	cmp	r5, #128	@ 0x80
 800a576:	d1f8      	bne.n	800a56a <_reclaim_reent+0x16>
 800a578:	69e3      	ldr	r3, [r4, #28]
 800a57a:	4620      	mov	r0, r4
 800a57c:	68d9      	ldr	r1, [r3, #12]
 800a57e:	f000 f8b9 	bl	800a6f4 <_free_r>
 800a582:	69e3      	ldr	r3, [r4, #28]
 800a584:	6819      	ldr	r1, [r3, #0]
 800a586:	b111      	cbz	r1, 800a58e <_reclaim_reent+0x3a>
 800a588:	4620      	mov	r0, r4
 800a58a:	f000 f8b3 	bl	800a6f4 <_free_r>
 800a58e:	69e3      	ldr	r3, [r4, #28]
 800a590:	689d      	ldr	r5, [r3, #8]
 800a592:	b15d      	cbz	r5, 800a5ac <_reclaim_reent+0x58>
 800a594:	4629      	mov	r1, r5
 800a596:	4620      	mov	r0, r4
 800a598:	682d      	ldr	r5, [r5, #0]
 800a59a:	f000 f8ab 	bl	800a6f4 <_free_r>
 800a59e:	e7f8      	b.n	800a592 <_reclaim_reent+0x3e>
 800a5a0:	680e      	ldr	r6, [r1, #0]
 800a5a2:	4620      	mov	r0, r4
 800a5a4:	f000 f8a6 	bl	800a6f4 <_free_r>
 800a5a8:	4631      	mov	r1, r6
 800a5aa:	e7e1      	b.n	800a570 <_reclaim_reent+0x1c>
 800a5ac:	6961      	ldr	r1, [r4, #20]
 800a5ae:	b111      	cbz	r1, 800a5b6 <_reclaim_reent+0x62>
 800a5b0:	4620      	mov	r0, r4
 800a5b2:	f000 f89f 	bl	800a6f4 <_free_r>
 800a5b6:	69e1      	ldr	r1, [r4, #28]
 800a5b8:	b111      	cbz	r1, 800a5c0 <_reclaim_reent+0x6c>
 800a5ba:	4620      	mov	r0, r4
 800a5bc:	f000 f89a 	bl	800a6f4 <_free_r>
 800a5c0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800a5c2:	b111      	cbz	r1, 800a5ca <_reclaim_reent+0x76>
 800a5c4:	4620      	mov	r0, r4
 800a5c6:	f000 f895 	bl	800a6f4 <_free_r>
 800a5ca:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a5cc:	b111      	cbz	r1, 800a5d4 <_reclaim_reent+0x80>
 800a5ce:	4620      	mov	r0, r4
 800a5d0:	f000 f890 	bl	800a6f4 <_free_r>
 800a5d4:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800a5d6:	b111      	cbz	r1, 800a5de <_reclaim_reent+0x8a>
 800a5d8:	4620      	mov	r0, r4
 800a5da:	f000 f88b 	bl	800a6f4 <_free_r>
 800a5de:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800a5e0:	b111      	cbz	r1, 800a5e8 <_reclaim_reent+0x94>
 800a5e2:	4620      	mov	r0, r4
 800a5e4:	f000 f886 	bl	800a6f4 <_free_r>
 800a5e8:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800a5ea:	b111      	cbz	r1, 800a5f2 <_reclaim_reent+0x9e>
 800a5ec:	4620      	mov	r0, r4
 800a5ee:	f000 f881 	bl	800a6f4 <_free_r>
 800a5f2:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800a5f4:	b111      	cbz	r1, 800a5fc <_reclaim_reent+0xa8>
 800a5f6:	4620      	mov	r0, r4
 800a5f8:	f000 f87c 	bl	800a6f4 <_free_r>
 800a5fc:	6a23      	ldr	r3, [r4, #32]
 800a5fe:	b11b      	cbz	r3, 800a608 <_reclaim_reent+0xb4>
 800a600:	4620      	mov	r0, r4
 800a602:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a606:	4718      	bx	r3
 800a608:	bd70      	pop	{r4, r5, r6, pc}
 800a60a:	bf00      	nop
 800a60c:	2000001c 	.word	0x2000001c

0800a610 <_lseek_r>:
 800a610:	b538      	push	{r3, r4, r5, lr}
 800a612:	4d07      	ldr	r5, [pc, #28]	@ (800a630 <_lseek_r+0x20>)
 800a614:	4604      	mov	r4, r0
 800a616:	4608      	mov	r0, r1
 800a618:	4611      	mov	r1, r2
 800a61a:	2200      	movs	r2, #0
 800a61c:	602a      	str	r2, [r5, #0]
 800a61e:	461a      	mov	r2, r3
 800a620:	f7f7 f8fe 	bl	8001820 <_lseek>
 800a624:	1c43      	adds	r3, r0, #1
 800a626:	d102      	bne.n	800a62e <_lseek_r+0x1e>
 800a628:	682b      	ldr	r3, [r5, #0]
 800a62a:	b103      	cbz	r3, 800a62e <_lseek_r+0x1e>
 800a62c:	6023      	str	r3, [r4, #0]
 800a62e:	bd38      	pop	{r3, r4, r5, pc}
 800a630:	200056ac 	.word	0x200056ac

0800a634 <_read_r>:
 800a634:	b538      	push	{r3, r4, r5, lr}
 800a636:	4d07      	ldr	r5, [pc, #28]	@ (800a654 <_read_r+0x20>)
 800a638:	4604      	mov	r4, r0
 800a63a:	4608      	mov	r0, r1
 800a63c:	4611      	mov	r1, r2
 800a63e:	2200      	movs	r2, #0
 800a640:	602a      	str	r2, [r5, #0]
 800a642:	461a      	mov	r2, r3
 800a644:	f7f7 f88c 	bl	8001760 <_read>
 800a648:	1c43      	adds	r3, r0, #1
 800a64a:	d102      	bne.n	800a652 <_read_r+0x1e>
 800a64c:	682b      	ldr	r3, [r5, #0]
 800a64e:	b103      	cbz	r3, 800a652 <_read_r+0x1e>
 800a650:	6023      	str	r3, [r4, #0]
 800a652:	bd38      	pop	{r3, r4, r5, pc}
 800a654:	200056ac 	.word	0x200056ac

0800a658 <_write_r>:
 800a658:	b538      	push	{r3, r4, r5, lr}
 800a65a:	4d07      	ldr	r5, [pc, #28]	@ (800a678 <_write_r+0x20>)
 800a65c:	4604      	mov	r4, r0
 800a65e:	4608      	mov	r0, r1
 800a660:	4611      	mov	r1, r2
 800a662:	2200      	movs	r2, #0
 800a664:	602a      	str	r2, [r5, #0]
 800a666:	461a      	mov	r2, r3
 800a668:	f7f7 f897 	bl	800179a <_write>
 800a66c:	1c43      	adds	r3, r0, #1
 800a66e:	d102      	bne.n	800a676 <_write_r+0x1e>
 800a670:	682b      	ldr	r3, [r5, #0]
 800a672:	b103      	cbz	r3, 800a676 <_write_r+0x1e>
 800a674:	6023      	str	r3, [r4, #0]
 800a676:	bd38      	pop	{r3, r4, r5, pc}
 800a678:	200056ac 	.word	0x200056ac

0800a67c <__errno>:
 800a67c:	4b01      	ldr	r3, [pc, #4]	@ (800a684 <__errno+0x8>)
 800a67e:	6818      	ldr	r0, [r3, #0]
 800a680:	4770      	bx	lr
 800a682:	bf00      	nop
 800a684:	2000001c 	.word	0x2000001c

0800a688 <__libc_init_array>:
 800a688:	b570      	push	{r4, r5, r6, lr}
 800a68a:	4d0d      	ldr	r5, [pc, #52]	@ (800a6c0 <__libc_init_array+0x38>)
 800a68c:	4c0d      	ldr	r4, [pc, #52]	@ (800a6c4 <__libc_init_array+0x3c>)
 800a68e:	1b64      	subs	r4, r4, r5
 800a690:	10a4      	asrs	r4, r4, #2
 800a692:	2600      	movs	r6, #0
 800a694:	42a6      	cmp	r6, r4
 800a696:	d109      	bne.n	800a6ac <__libc_init_array+0x24>
 800a698:	4d0b      	ldr	r5, [pc, #44]	@ (800a6c8 <__libc_init_array+0x40>)
 800a69a:	4c0c      	ldr	r4, [pc, #48]	@ (800a6cc <__libc_init_array+0x44>)
 800a69c:	f000 fd96 	bl	800b1cc <_init>
 800a6a0:	1b64      	subs	r4, r4, r5
 800a6a2:	10a4      	asrs	r4, r4, #2
 800a6a4:	2600      	movs	r6, #0
 800a6a6:	42a6      	cmp	r6, r4
 800a6a8:	d105      	bne.n	800a6b6 <__libc_init_array+0x2e>
 800a6aa:	bd70      	pop	{r4, r5, r6, pc}
 800a6ac:	f855 3b04 	ldr.w	r3, [r5], #4
 800a6b0:	4798      	blx	r3
 800a6b2:	3601      	adds	r6, #1
 800a6b4:	e7ee      	b.n	800a694 <__libc_init_array+0xc>
 800a6b6:	f855 3b04 	ldr.w	r3, [r5], #4
 800a6ba:	4798      	blx	r3
 800a6bc:	3601      	adds	r6, #1
 800a6be:	e7f2      	b.n	800a6a6 <__libc_init_array+0x1e>
 800a6c0:	0800b44c 	.word	0x0800b44c
 800a6c4:	0800b44c 	.word	0x0800b44c
 800a6c8:	0800b44c 	.word	0x0800b44c
 800a6cc:	0800b450 	.word	0x0800b450

0800a6d0 <__retarget_lock_init_recursive>:
 800a6d0:	4770      	bx	lr

0800a6d2 <__retarget_lock_acquire_recursive>:
 800a6d2:	4770      	bx	lr

0800a6d4 <__retarget_lock_release_recursive>:
 800a6d4:	4770      	bx	lr

0800a6d6 <memcpy>:
 800a6d6:	440a      	add	r2, r1
 800a6d8:	4291      	cmp	r1, r2
 800a6da:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800a6de:	d100      	bne.n	800a6e2 <memcpy+0xc>
 800a6e0:	4770      	bx	lr
 800a6e2:	b510      	push	{r4, lr}
 800a6e4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a6e8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a6ec:	4291      	cmp	r1, r2
 800a6ee:	d1f9      	bne.n	800a6e4 <memcpy+0xe>
 800a6f0:	bd10      	pop	{r4, pc}
	...

0800a6f4 <_free_r>:
 800a6f4:	b538      	push	{r3, r4, r5, lr}
 800a6f6:	4605      	mov	r5, r0
 800a6f8:	2900      	cmp	r1, #0
 800a6fa:	d041      	beq.n	800a780 <_free_r+0x8c>
 800a6fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a700:	1f0c      	subs	r4, r1, #4
 800a702:	2b00      	cmp	r3, #0
 800a704:	bfb8      	it	lt
 800a706:	18e4      	addlt	r4, r4, r3
 800a708:	f000 f8e0 	bl	800a8cc <__malloc_lock>
 800a70c:	4a1d      	ldr	r2, [pc, #116]	@ (800a784 <_free_r+0x90>)
 800a70e:	6813      	ldr	r3, [r2, #0]
 800a710:	b933      	cbnz	r3, 800a720 <_free_r+0x2c>
 800a712:	6063      	str	r3, [r4, #4]
 800a714:	6014      	str	r4, [r2, #0]
 800a716:	4628      	mov	r0, r5
 800a718:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a71c:	f000 b8dc 	b.w	800a8d8 <__malloc_unlock>
 800a720:	42a3      	cmp	r3, r4
 800a722:	d908      	bls.n	800a736 <_free_r+0x42>
 800a724:	6820      	ldr	r0, [r4, #0]
 800a726:	1821      	adds	r1, r4, r0
 800a728:	428b      	cmp	r3, r1
 800a72a:	bf01      	itttt	eq
 800a72c:	6819      	ldreq	r1, [r3, #0]
 800a72e:	685b      	ldreq	r3, [r3, #4]
 800a730:	1809      	addeq	r1, r1, r0
 800a732:	6021      	streq	r1, [r4, #0]
 800a734:	e7ed      	b.n	800a712 <_free_r+0x1e>
 800a736:	461a      	mov	r2, r3
 800a738:	685b      	ldr	r3, [r3, #4]
 800a73a:	b10b      	cbz	r3, 800a740 <_free_r+0x4c>
 800a73c:	42a3      	cmp	r3, r4
 800a73e:	d9fa      	bls.n	800a736 <_free_r+0x42>
 800a740:	6811      	ldr	r1, [r2, #0]
 800a742:	1850      	adds	r0, r2, r1
 800a744:	42a0      	cmp	r0, r4
 800a746:	d10b      	bne.n	800a760 <_free_r+0x6c>
 800a748:	6820      	ldr	r0, [r4, #0]
 800a74a:	4401      	add	r1, r0
 800a74c:	1850      	adds	r0, r2, r1
 800a74e:	4283      	cmp	r3, r0
 800a750:	6011      	str	r1, [r2, #0]
 800a752:	d1e0      	bne.n	800a716 <_free_r+0x22>
 800a754:	6818      	ldr	r0, [r3, #0]
 800a756:	685b      	ldr	r3, [r3, #4]
 800a758:	6053      	str	r3, [r2, #4]
 800a75a:	4408      	add	r0, r1
 800a75c:	6010      	str	r0, [r2, #0]
 800a75e:	e7da      	b.n	800a716 <_free_r+0x22>
 800a760:	d902      	bls.n	800a768 <_free_r+0x74>
 800a762:	230c      	movs	r3, #12
 800a764:	602b      	str	r3, [r5, #0]
 800a766:	e7d6      	b.n	800a716 <_free_r+0x22>
 800a768:	6820      	ldr	r0, [r4, #0]
 800a76a:	1821      	adds	r1, r4, r0
 800a76c:	428b      	cmp	r3, r1
 800a76e:	bf04      	itt	eq
 800a770:	6819      	ldreq	r1, [r3, #0]
 800a772:	685b      	ldreq	r3, [r3, #4]
 800a774:	6063      	str	r3, [r4, #4]
 800a776:	bf04      	itt	eq
 800a778:	1809      	addeq	r1, r1, r0
 800a77a:	6021      	streq	r1, [r4, #0]
 800a77c:	6054      	str	r4, [r2, #4]
 800a77e:	e7ca      	b.n	800a716 <_free_r+0x22>
 800a780:	bd38      	pop	{r3, r4, r5, pc}
 800a782:	bf00      	nop
 800a784:	200056b8 	.word	0x200056b8

0800a788 <sbrk_aligned>:
 800a788:	b570      	push	{r4, r5, r6, lr}
 800a78a:	4e0f      	ldr	r6, [pc, #60]	@ (800a7c8 <sbrk_aligned+0x40>)
 800a78c:	460c      	mov	r4, r1
 800a78e:	6831      	ldr	r1, [r6, #0]
 800a790:	4605      	mov	r5, r0
 800a792:	b911      	cbnz	r1, 800a79a <sbrk_aligned+0x12>
 800a794:	f000 fcd4 	bl	800b140 <_sbrk_r>
 800a798:	6030      	str	r0, [r6, #0]
 800a79a:	4621      	mov	r1, r4
 800a79c:	4628      	mov	r0, r5
 800a79e:	f000 fccf 	bl	800b140 <_sbrk_r>
 800a7a2:	1c43      	adds	r3, r0, #1
 800a7a4:	d103      	bne.n	800a7ae <sbrk_aligned+0x26>
 800a7a6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800a7aa:	4620      	mov	r0, r4
 800a7ac:	bd70      	pop	{r4, r5, r6, pc}
 800a7ae:	1cc4      	adds	r4, r0, #3
 800a7b0:	f024 0403 	bic.w	r4, r4, #3
 800a7b4:	42a0      	cmp	r0, r4
 800a7b6:	d0f8      	beq.n	800a7aa <sbrk_aligned+0x22>
 800a7b8:	1a21      	subs	r1, r4, r0
 800a7ba:	4628      	mov	r0, r5
 800a7bc:	f000 fcc0 	bl	800b140 <_sbrk_r>
 800a7c0:	3001      	adds	r0, #1
 800a7c2:	d1f2      	bne.n	800a7aa <sbrk_aligned+0x22>
 800a7c4:	e7ef      	b.n	800a7a6 <sbrk_aligned+0x1e>
 800a7c6:	bf00      	nop
 800a7c8:	200056b4 	.word	0x200056b4

0800a7cc <_malloc_r>:
 800a7cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a7d0:	1ccd      	adds	r5, r1, #3
 800a7d2:	f025 0503 	bic.w	r5, r5, #3
 800a7d6:	3508      	adds	r5, #8
 800a7d8:	2d0c      	cmp	r5, #12
 800a7da:	bf38      	it	cc
 800a7dc:	250c      	movcc	r5, #12
 800a7de:	2d00      	cmp	r5, #0
 800a7e0:	4606      	mov	r6, r0
 800a7e2:	db01      	blt.n	800a7e8 <_malloc_r+0x1c>
 800a7e4:	42a9      	cmp	r1, r5
 800a7e6:	d904      	bls.n	800a7f2 <_malloc_r+0x26>
 800a7e8:	230c      	movs	r3, #12
 800a7ea:	6033      	str	r3, [r6, #0]
 800a7ec:	2000      	movs	r0, #0
 800a7ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a7f2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a8c8 <_malloc_r+0xfc>
 800a7f6:	f000 f869 	bl	800a8cc <__malloc_lock>
 800a7fa:	f8d8 3000 	ldr.w	r3, [r8]
 800a7fe:	461c      	mov	r4, r3
 800a800:	bb44      	cbnz	r4, 800a854 <_malloc_r+0x88>
 800a802:	4629      	mov	r1, r5
 800a804:	4630      	mov	r0, r6
 800a806:	f7ff ffbf 	bl	800a788 <sbrk_aligned>
 800a80a:	1c43      	adds	r3, r0, #1
 800a80c:	4604      	mov	r4, r0
 800a80e:	d158      	bne.n	800a8c2 <_malloc_r+0xf6>
 800a810:	f8d8 4000 	ldr.w	r4, [r8]
 800a814:	4627      	mov	r7, r4
 800a816:	2f00      	cmp	r7, #0
 800a818:	d143      	bne.n	800a8a2 <_malloc_r+0xd6>
 800a81a:	2c00      	cmp	r4, #0
 800a81c:	d04b      	beq.n	800a8b6 <_malloc_r+0xea>
 800a81e:	6823      	ldr	r3, [r4, #0]
 800a820:	4639      	mov	r1, r7
 800a822:	4630      	mov	r0, r6
 800a824:	eb04 0903 	add.w	r9, r4, r3
 800a828:	f000 fc8a 	bl	800b140 <_sbrk_r>
 800a82c:	4581      	cmp	r9, r0
 800a82e:	d142      	bne.n	800a8b6 <_malloc_r+0xea>
 800a830:	6821      	ldr	r1, [r4, #0]
 800a832:	1a6d      	subs	r5, r5, r1
 800a834:	4629      	mov	r1, r5
 800a836:	4630      	mov	r0, r6
 800a838:	f7ff ffa6 	bl	800a788 <sbrk_aligned>
 800a83c:	3001      	adds	r0, #1
 800a83e:	d03a      	beq.n	800a8b6 <_malloc_r+0xea>
 800a840:	6823      	ldr	r3, [r4, #0]
 800a842:	442b      	add	r3, r5
 800a844:	6023      	str	r3, [r4, #0]
 800a846:	f8d8 3000 	ldr.w	r3, [r8]
 800a84a:	685a      	ldr	r2, [r3, #4]
 800a84c:	bb62      	cbnz	r2, 800a8a8 <_malloc_r+0xdc>
 800a84e:	f8c8 7000 	str.w	r7, [r8]
 800a852:	e00f      	b.n	800a874 <_malloc_r+0xa8>
 800a854:	6822      	ldr	r2, [r4, #0]
 800a856:	1b52      	subs	r2, r2, r5
 800a858:	d420      	bmi.n	800a89c <_malloc_r+0xd0>
 800a85a:	2a0b      	cmp	r2, #11
 800a85c:	d917      	bls.n	800a88e <_malloc_r+0xc2>
 800a85e:	1961      	adds	r1, r4, r5
 800a860:	42a3      	cmp	r3, r4
 800a862:	6025      	str	r5, [r4, #0]
 800a864:	bf18      	it	ne
 800a866:	6059      	strne	r1, [r3, #4]
 800a868:	6863      	ldr	r3, [r4, #4]
 800a86a:	bf08      	it	eq
 800a86c:	f8c8 1000 	streq.w	r1, [r8]
 800a870:	5162      	str	r2, [r4, r5]
 800a872:	604b      	str	r3, [r1, #4]
 800a874:	4630      	mov	r0, r6
 800a876:	f000 f82f 	bl	800a8d8 <__malloc_unlock>
 800a87a:	f104 000b 	add.w	r0, r4, #11
 800a87e:	1d23      	adds	r3, r4, #4
 800a880:	f020 0007 	bic.w	r0, r0, #7
 800a884:	1ac2      	subs	r2, r0, r3
 800a886:	bf1c      	itt	ne
 800a888:	1a1b      	subne	r3, r3, r0
 800a88a:	50a3      	strne	r3, [r4, r2]
 800a88c:	e7af      	b.n	800a7ee <_malloc_r+0x22>
 800a88e:	6862      	ldr	r2, [r4, #4]
 800a890:	42a3      	cmp	r3, r4
 800a892:	bf0c      	ite	eq
 800a894:	f8c8 2000 	streq.w	r2, [r8]
 800a898:	605a      	strne	r2, [r3, #4]
 800a89a:	e7eb      	b.n	800a874 <_malloc_r+0xa8>
 800a89c:	4623      	mov	r3, r4
 800a89e:	6864      	ldr	r4, [r4, #4]
 800a8a0:	e7ae      	b.n	800a800 <_malloc_r+0x34>
 800a8a2:	463c      	mov	r4, r7
 800a8a4:	687f      	ldr	r7, [r7, #4]
 800a8a6:	e7b6      	b.n	800a816 <_malloc_r+0x4a>
 800a8a8:	461a      	mov	r2, r3
 800a8aa:	685b      	ldr	r3, [r3, #4]
 800a8ac:	42a3      	cmp	r3, r4
 800a8ae:	d1fb      	bne.n	800a8a8 <_malloc_r+0xdc>
 800a8b0:	2300      	movs	r3, #0
 800a8b2:	6053      	str	r3, [r2, #4]
 800a8b4:	e7de      	b.n	800a874 <_malloc_r+0xa8>
 800a8b6:	230c      	movs	r3, #12
 800a8b8:	6033      	str	r3, [r6, #0]
 800a8ba:	4630      	mov	r0, r6
 800a8bc:	f000 f80c 	bl	800a8d8 <__malloc_unlock>
 800a8c0:	e794      	b.n	800a7ec <_malloc_r+0x20>
 800a8c2:	6005      	str	r5, [r0, #0]
 800a8c4:	e7d6      	b.n	800a874 <_malloc_r+0xa8>
 800a8c6:	bf00      	nop
 800a8c8:	200056b8 	.word	0x200056b8

0800a8cc <__malloc_lock>:
 800a8cc:	4801      	ldr	r0, [pc, #4]	@ (800a8d4 <__malloc_lock+0x8>)
 800a8ce:	f7ff bf00 	b.w	800a6d2 <__retarget_lock_acquire_recursive>
 800a8d2:	bf00      	nop
 800a8d4:	200056b0 	.word	0x200056b0

0800a8d8 <__malloc_unlock>:
 800a8d8:	4801      	ldr	r0, [pc, #4]	@ (800a8e0 <__malloc_unlock+0x8>)
 800a8da:	f7ff befb 	b.w	800a6d4 <__retarget_lock_release_recursive>
 800a8de:	bf00      	nop
 800a8e0:	200056b0 	.word	0x200056b0

0800a8e4 <__ssputs_r>:
 800a8e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a8e8:	688e      	ldr	r6, [r1, #8]
 800a8ea:	461f      	mov	r7, r3
 800a8ec:	42be      	cmp	r6, r7
 800a8ee:	680b      	ldr	r3, [r1, #0]
 800a8f0:	4682      	mov	sl, r0
 800a8f2:	460c      	mov	r4, r1
 800a8f4:	4690      	mov	r8, r2
 800a8f6:	d82d      	bhi.n	800a954 <__ssputs_r+0x70>
 800a8f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a8fc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a900:	d026      	beq.n	800a950 <__ssputs_r+0x6c>
 800a902:	6965      	ldr	r5, [r4, #20]
 800a904:	6909      	ldr	r1, [r1, #16]
 800a906:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a90a:	eba3 0901 	sub.w	r9, r3, r1
 800a90e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a912:	1c7b      	adds	r3, r7, #1
 800a914:	444b      	add	r3, r9
 800a916:	106d      	asrs	r5, r5, #1
 800a918:	429d      	cmp	r5, r3
 800a91a:	bf38      	it	cc
 800a91c:	461d      	movcc	r5, r3
 800a91e:	0553      	lsls	r3, r2, #21
 800a920:	d527      	bpl.n	800a972 <__ssputs_r+0x8e>
 800a922:	4629      	mov	r1, r5
 800a924:	f7ff ff52 	bl	800a7cc <_malloc_r>
 800a928:	4606      	mov	r6, r0
 800a92a:	b360      	cbz	r0, 800a986 <__ssputs_r+0xa2>
 800a92c:	6921      	ldr	r1, [r4, #16]
 800a92e:	464a      	mov	r2, r9
 800a930:	f7ff fed1 	bl	800a6d6 <memcpy>
 800a934:	89a3      	ldrh	r3, [r4, #12]
 800a936:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a93a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a93e:	81a3      	strh	r3, [r4, #12]
 800a940:	6126      	str	r6, [r4, #16]
 800a942:	6165      	str	r5, [r4, #20]
 800a944:	444e      	add	r6, r9
 800a946:	eba5 0509 	sub.w	r5, r5, r9
 800a94a:	6026      	str	r6, [r4, #0]
 800a94c:	60a5      	str	r5, [r4, #8]
 800a94e:	463e      	mov	r6, r7
 800a950:	42be      	cmp	r6, r7
 800a952:	d900      	bls.n	800a956 <__ssputs_r+0x72>
 800a954:	463e      	mov	r6, r7
 800a956:	6820      	ldr	r0, [r4, #0]
 800a958:	4632      	mov	r2, r6
 800a95a:	4641      	mov	r1, r8
 800a95c:	f000 fbb4 	bl	800b0c8 <memmove>
 800a960:	68a3      	ldr	r3, [r4, #8]
 800a962:	1b9b      	subs	r3, r3, r6
 800a964:	60a3      	str	r3, [r4, #8]
 800a966:	6823      	ldr	r3, [r4, #0]
 800a968:	4433      	add	r3, r6
 800a96a:	6023      	str	r3, [r4, #0]
 800a96c:	2000      	movs	r0, #0
 800a96e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a972:	462a      	mov	r2, r5
 800a974:	f000 fbf4 	bl	800b160 <_realloc_r>
 800a978:	4606      	mov	r6, r0
 800a97a:	2800      	cmp	r0, #0
 800a97c:	d1e0      	bne.n	800a940 <__ssputs_r+0x5c>
 800a97e:	6921      	ldr	r1, [r4, #16]
 800a980:	4650      	mov	r0, sl
 800a982:	f7ff feb7 	bl	800a6f4 <_free_r>
 800a986:	230c      	movs	r3, #12
 800a988:	f8ca 3000 	str.w	r3, [sl]
 800a98c:	89a3      	ldrh	r3, [r4, #12]
 800a98e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a992:	81a3      	strh	r3, [r4, #12]
 800a994:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a998:	e7e9      	b.n	800a96e <__ssputs_r+0x8a>
	...

0800a99c <_svfiprintf_r>:
 800a99c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9a0:	4698      	mov	r8, r3
 800a9a2:	898b      	ldrh	r3, [r1, #12]
 800a9a4:	061b      	lsls	r3, r3, #24
 800a9a6:	b09d      	sub	sp, #116	@ 0x74
 800a9a8:	4607      	mov	r7, r0
 800a9aa:	460d      	mov	r5, r1
 800a9ac:	4614      	mov	r4, r2
 800a9ae:	d510      	bpl.n	800a9d2 <_svfiprintf_r+0x36>
 800a9b0:	690b      	ldr	r3, [r1, #16]
 800a9b2:	b973      	cbnz	r3, 800a9d2 <_svfiprintf_r+0x36>
 800a9b4:	2140      	movs	r1, #64	@ 0x40
 800a9b6:	f7ff ff09 	bl	800a7cc <_malloc_r>
 800a9ba:	6028      	str	r0, [r5, #0]
 800a9bc:	6128      	str	r0, [r5, #16]
 800a9be:	b930      	cbnz	r0, 800a9ce <_svfiprintf_r+0x32>
 800a9c0:	230c      	movs	r3, #12
 800a9c2:	603b      	str	r3, [r7, #0]
 800a9c4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a9c8:	b01d      	add	sp, #116	@ 0x74
 800a9ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9ce:	2340      	movs	r3, #64	@ 0x40
 800a9d0:	616b      	str	r3, [r5, #20]
 800a9d2:	2300      	movs	r3, #0
 800a9d4:	9309      	str	r3, [sp, #36]	@ 0x24
 800a9d6:	2320      	movs	r3, #32
 800a9d8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a9dc:	f8cd 800c 	str.w	r8, [sp, #12]
 800a9e0:	2330      	movs	r3, #48	@ 0x30
 800a9e2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800ab80 <_svfiprintf_r+0x1e4>
 800a9e6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a9ea:	f04f 0901 	mov.w	r9, #1
 800a9ee:	4623      	mov	r3, r4
 800a9f0:	469a      	mov	sl, r3
 800a9f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a9f6:	b10a      	cbz	r2, 800a9fc <_svfiprintf_r+0x60>
 800a9f8:	2a25      	cmp	r2, #37	@ 0x25
 800a9fa:	d1f9      	bne.n	800a9f0 <_svfiprintf_r+0x54>
 800a9fc:	ebba 0b04 	subs.w	fp, sl, r4
 800aa00:	d00b      	beq.n	800aa1a <_svfiprintf_r+0x7e>
 800aa02:	465b      	mov	r3, fp
 800aa04:	4622      	mov	r2, r4
 800aa06:	4629      	mov	r1, r5
 800aa08:	4638      	mov	r0, r7
 800aa0a:	f7ff ff6b 	bl	800a8e4 <__ssputs_r>
 800aa0e:	3001      	adds	r0, #1
 800aa10:	f000 80a7 	beq.w	800ab62 <_svfiprintf_r+0x1c6>
 800aa14:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aa16:	445a      	add	r2, fp
 800aa18:	9209      	str	r2, [sp, #36]	@ 0x24
 800aa1a:	f89a 3000 	ldrb.w	r3, [sl]
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	f000 809f 	beq.w	800ab62 <_svfiprintf_r+0x1c6>
 800aa24:	2300      	movs	r3, #0
 800aa26:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800aa2a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aa2e:	f10a 0a01 	add.w	sl, sl, #1
 800aa32:	9304      	str	r3, [sp, #16]
 800aa34:	9307      	str	r3, [sp, #28]
 800aa36:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800aa3a:	931a      	str	r3, [sp, #104]	@ 0x68
 800aa3c:	4654      	mov	r4, sl
 800aa3e:	2205      	movs	r2, #5
 800aa40:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa44:	484e      	ldr	r0, [pc, #312]	@ (800ab80 <_svfiprintf_r+0x1e4>)
 800aa46:	f7f5 fbeb 	bl	8000220 <memchr>
 800aa4a:	9a04      	ldr	r2, [sp, #16]
 800aa4c:	b9d8      	cbnz	r0, 800aa86 <_svfiprintf_r+0xea>
 800aa4e:	06d0      	lsls	r0, r2, #27
 800aa50:	bf44      	itt	mi
 800aa52:	2320      	movmi	r3, #32
 800aa54:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800aa58:	0711      	lsls	r1, r2, #28
 800aa5a:	bf44      	itt	mi
 800aa5c:	232b      	movmi	r3, #43	@ 0x2b
 800aa5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800aa62:	f89a 3000 	ldrb.w	r3, [sl]
 800aa66:	2b2a      	cmp	r3, #42	@ 0x2a
 800aa68:	d015      	beq.n	800aa96 <_svfiprintf_r+0xfa>
 800aa6a:	9a07      	ldr	r2, [sp, #28]
 800aa6c:	4654      	mov	r4, sl
 800aa6e:	2000      	movs	r0, #0
 800aa70:	f04f 0c0a 	mov.w	ip, #10
 800aa74:	4621      	mov	r1, r4
 800aa76:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aa7a:	3b30      	subs	r3, #48	@ 0x30
 800aa7c:	2b09      	cmp	r3, #9
 800aa7e:	d94b      	bls.n	800ab18 <_svfiprintf_r+0x17c>
 800aa80:	b1b0      	cbz	r0, 800aab0 <_svfiprintf_r+0x114>
 800aa82:	9207      	str	r2, [sp, #28]
 800aa84:	e014      	b.n	800aab0 <_svfiprintf_r+0x114>
 800aa86:	eba0 0308 	sub.w	r3, r0, r8
 800aa8a:	fa09 f303 	lsl.w	r3, r9, r3
 800aa8e:	4313      	orrs	r3, r2
 800aa90:	9304      	str	r3, [sp, #16]
 800aa92:	46a2      	mov	sl, r4
 800aa94:	e7d2      	b.n	800aa3c <_svfiprintf_r+0xa0>
 800aa96:	9b03      	ldr	r3, [sp, #12]
 800aa98:	1d19      	adds	r1, r3, #4
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	9103      	str	r1, [sp, #12]
 800aa9e:	2b00      	cmp	r3, #0
 800aaa0:	bfbb      	ittet	lt
 800aaa2:	425b      	neglt	r3, r3
 800aaa4:	f042 0202 	orrlt.w	r2, r2, #2
 800aaa8:	9307      	strge	r3, [sp, #28]
 800aaaa:	9307      	strlt	r3, [sp, #28]
 800aaac:	bfb8      	it	lt
 800aaae:	9204      	strlt	r2, [sp, #16]
 800aab0:	7823      	ldrb	r3, [r4, #0]
 800aab2:	2b2e      	cmp	r3, #46	@ 0x2e
 800aab4:	d10a      	bne.n	800aacc <_svfiprintf_r+0x130>
 800aab6:	7863      	ldrb	r3, [r4, #1]
 800aab8:	2b2a      	cmp	r3, #42	@ 0x2a
 800aaba:	d132      	bne.n	800ab22 <_svfiprintf_r+0x186>
 800aabc:	9b03      	ldr	r3, [sp, #12]
 800aabe:	1d1a      	adds	r2, r3, #4
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	9203      	str	r2, [sp, #12]
 800aac4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800aac8:	3402      	adds	r4, #2
 800aaca:	9305      	str	r3, [sp, #20]
 800aacc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ab90 <_svfiprintf_r+0x1f4>
 800aad0:	7821      	ldrb	r1, [r4, #0]
 800aad2:	2203      	movs	r2, #3
 800aad4:	4650      	mov	r0, sl
 800aad6:	f7f5 fba3 	bl	8000220 <memchr>
 800aada:	b138      	cbz	r0, 800aaec <_svfiprintf_r+0x150>
 800aadc:	9b04      	ldr	r3, [sp, #16]
 800aade:	eba0 000a 	sub.w	r0, r0, sl
 800aae2:	2240      	movs	r2, #64	@ 0x40
 800aae4:	4082      	lsls	r2, r0
 800aae6:	4313      	orrs	r3, r2
 800aae8:	3401      	adds	r4, #1
 800aaea:	9304      	str	r3, [sp, #16]
 800aaec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aaf0:	4824      	ldr	r0, [pc, #144]	@ (800ab84 <_svfiprintf_r+0x1e8>)
 800aaf2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800aaf6:	2206      	movs	r2, #6
 800aaf8:	f7f5 fb92 	bl	8000220 <memchr>
 800aafc:	2800      	cmp	r0, #0
 800aafe:	d036      	beq.n	800ab6e <_svfiprintf_r+0x1d2>
 800ab00:	4b21      	ldr	r3, [pc, #132]	@ (800ab88 <_svfiprintf_r+0x1ec>)
 800ab02:	bb1b      	cbnz	r3, 800ab4c <_svfiprintf_r+0x1b0>
 800ab04:	9b03      	ldr	r3, [sp, #12]
 800ab06:	3307      	adds	r3, #7
 800ab08:	f023 0307 	bic.w	r3, r3, #7
 800ab0c:	3308      	adds	r3, #8
 800ab0e:	9303      	str	r3, [sp, #12]
 800ab10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab12:	4433      	add	r3, r6
 800ab14:	9309      	str	r3, [sp, #36]	@ 0x24
 800ab16:	e76a      	b.n	800a9ee <_svfiprintf_r+0x52>
 800ab18:	fb0c 3202 	mla	r2, ip, r2, r3
 800ab1c:	460c      	mov	r4, r1
 800ab1e:	2001      	movs	r0, #1
 800ab20:	e7a8      	b.n	800aa74 <_svfiprintf_r+0xd8>
 800ab22:	2300      	movs	r3, #0
 800ab24:	3401      	adds	r4, #1
 800ab26:	9305      	str	r3, [sp, #20]
 800ab28:	4619      	mov	r1, r3
 800ab2a:	f04f 0c0a 	mov.w	ip, #10
 800ab2e:	4620      	mov	r0, r4
 800ab30:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ab34:	3a30      	subs	r2, #48	@ 0x30
 800ab36:	2a09      	cmp	r2, #9
 800ab38:	d903      	bls.n	800ab42 <_svfiprintf_r+0x1a6>
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d0c6      	beq.n	800aacc <_svfiprintf_r+0x130>
 800ab3e:	9105      	str	r1, [sp, #20]
 800ab40:	e7c4      	b.n	800aacc <_svfiprintf_r+0x130>
 800ab42:	fb0c 2101 	mla	r1, ip, r1, r2
 800ab46:	4604      	mov	r4, r0
 800ab48:	2301      	movs	r3, #1
 800ab4a:	e7f0      	b.n	800ab2e <_svfiprintf_r+0x192>
 800ab4c:	ab03      	add	r3, sp, #12
 800ab4e:	9300      	str	r3, [sp, #0]
 800ab50:	462a      	mov	r2, r5
 800ab52:	4b0e      	ldr	r3, [pc, #56]	@ (800ab8c <_svfiprintf_r+0x1f0>)
 800ab54:	a904      	add	r1, sp, #16
 800ab56:	4638      	mov	r0, r7
 800ab58:	f3af 8000 	nop.w
 800ab5c:	1c42      	adds	r2, r0, #1
 800ab5e:	4606      	mov	r6, r0
 800ab60:	d1d6      	bne.n	800ab10 <_svfiprintf_r+0x174>
 800ab62:	89ab      	ldrh	r3, [r5, #12]
 800ab64:	065b      	lsls	r3, r3, #25
 800ab66:	f53f af2d 	bmi.w	800a9c4 <_svfiprintf_r+0x28>
 800ab6a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ab6c:	e72c      	b.n	800a9c8 <_svfiprintf_r+0x2c>
 800ab6e:	ab03      	add	r3, sp, #12
 800ab70:	9300      	str	r3, [sp, #0]
 800ab72:	462a      	mov	r2, r5
 800ab74:	4b05      	ldr	r3, [pc, #20]	@ (800ab8c <_svfiprintf_r+0x1f0>)
 800ab76:	a904      	add	r1, sp, #16
 800ab78:	4638      	mov	r0, r7
 800ab7a:	f000 f879 	bl	800ac70 <_printf_i>
 800ab7e:	e7ed      	b.n	800ab5c <_svfiprintf_r+0x1c0>
 800ab80:	0800b410 	.word	0x0800b410
 800ab84:	0800b41a 	.word	0x0800b41a
 800ab88:	00000000 	.word	0x00000000
 800ab8c:	0800a8e5 	.word	0x0800a8e5
 800ab90:	0800b416 	.word	0x0800b416

0800ab94 <_printf_common>:
 800ab94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ab98:	4616      	mov	r6, r2
 800ab9a:	4698      	mov	r8, r3
 800ab9c:	688a      	ldr	r2, [r1, #8]
 800ab9e:	690b      	ldr	r3, [r1, #16]
 800aba0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800aba4:	4293      	cmp	r3, r2
 800aba6:	bfb8      	it	lt
 800aba8:	4613      	movlt	r3, r2
 800abaa:	6033      	str	r3, [r6, #0]
 800abac:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800abb0:	4607      	mov	r7, r0
 800abb2:	460c      	mov	r4, r1
 800abb4:	b10a      	cbz	r2, 800abba <_printf_common+0x26>
 800abb6:	3301      	adds	r3, #1
 800abb8:	6033      	str	r3, [r6, #0]
 800abba:	6823      	ldr	r3, [r4, #0]
 800abbc:	0699      	lsls	r1, r3, #26
 800abbe:	bf42      	ittt	mi
 800abc0:	6833      	ldrmi	r3, [r6, #0]
 800abc2:	3302      	addmi	r3, #2
 800abc4:	6033      	strmi	r3, [r6, #0]
 800abc6:	6825      	ldr	r5, [r4, #0]
 800abc8:	f015 0506 	ands.w	r5, r5, #6
 800abcc:	d106      	bne.n	800abdc <_printf_common+0x48>
 800abce:	f104 0a19 	add.w	sl, r4, #25
 800abd2:	68e3      	ldr	r3, [r4, #12]
 800abd4:	6832      	ldr	r2, [r6, #0]
 800abd6:	1a9b      	subs	r3, r3, r2
 800abd8:	42ab      	cmp	r3, r5
 800abda:	dc26      	bgt.n	800ac2a <_printf_common+0x96>
 800abdc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800abe0:	6822      	ldr	r2, [r4, #0]
 800abe2:	3b00      	subs	r3, #0
 800abe4:	bf18      	it	ne
 800abe6:	2301      	movne	r3, #1
 800abe8:	0692      	lsls	r2, r2, #26
 800abea:	d42b      	bmi.n	800ac44 <_printf_common+0xb0>
 800abec:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800abf0:	4641      	mov	r1, r8
 800abf2:	4638      	mov	r0, r7
 800abf4:	47c8      	blx	r9
 800abf6:	3001      	adds	r0, #1
 800abf8:	d01e      	beq.n	800ac38 <_printf_common+0xa4>
 800abfa:	6823      	ldr	r3, [r4, #0]
 800abfc:	6922      	ldr	r2, [r4, #16]
 800abfe:	f003 0306 	and.w	r3, r3, #6
 800ac02:	2b04      	cmp	r3, #4
 800ac04:	bf02      	ittt	eq
 800ac06:	68e5      	ldreq	r5, [r4, #12]
 800ac08:	6833      	ldreq	r3, [r6, #0]
 800ac0a:	1aed      	subeq	r5, r5, r3
 800ac0c:	68a3      	ldr	r3, [r4, #8]
 800ac0e:	bf0c      	ite	eq
 800ac10:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ac14:	2500      	movne	r5, #0
 800ac16:	4293      	cmp	r3, r2
 800ac18:	bfc4      	itt	gt
 800ac1a:	1a9b      	subgt	r3, r3, r2
 800ac1c:	18ed      	addgt	r5, r5, r3
 800ac1e:	2600      	movs	r6, #0
 800ac20:	341a      	adds	r4, #26
 800ac22:	42b5      	cmp	r5, r6
 800ac24:	d11a      	bne.n	800ac5c <_printf_common+0xc8>
 800ac26:	2000      	movs	r0, #0
 800ac28:	e008      	b.n	800ac3c <_printf_common+0xa8>
 800ac2a:	2301      	movs	r3, #1
 800ac2c:	4652      	mov	r2, sl
 800ac2e:	4641      	mov	r1, r8
 800ac30:	4638      	mov	r0, r7
 800ac32:	47c8      	blx	r9
 800ac34:	3001      	adds	r0, #1
 800ac36:	d103      	bne.n	800ac40 <_printf_common+0xac>
 800ac38:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ac3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac40:	3501      	adds	r5, #1
 800ac42:	e7c6      	b.n	800abd2 <_printf_common+0x3e>
 800ac44:	18e1      	adds	r1, r4, r3
 800ac46:	1c5a      	adds	r2, r3, #1
 800ac48:	2030      	movs	r0, #48	@ 0x30
 800ac4a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ac4e:	4422      	add	r2, r4
 800ac50:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ac54:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ac58:	3302      	adds	r3, #2
 800ac5a:	e7c7      	b.n	800abec <_printf_common+0x58>
 800ac5c:	2301      	movs	r3, #1
 800ac5e:	4622      	mov	r2, r4
 800ac60:	4641      	mov	r1, r8
 800ac62:	4638      	mov	r0, r7
 800ac64:	47c8      	blx	r9
 800ac66:	3001      	adds	r0, #1
 800ac68:	d0e6      	beq.n	800ac38 <_printf_common+0xa4>
 800ac6a:	3601      	adds	r6, #1
 800ac6c:	e7d9      	b.n	800ac22 <_printf_common+0x8e>
	...

0800ac70 <_printf_i>:
 800ac70:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ac74:	7e0f      	ldrb	r7, [r1, #24]
 800ac76:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ac78:	2f78      	cmp	r7, #120	@ 0x78
 800ac7a:	4691      	mov	r9, r2
 800ac7c:	4680      	mov	r8, r0
 800ac7e:	460c      	mov	r4, r1
 800ac80:	469a      	mov	sl, r3
 800ac82:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ac86:	d807      	bhi.n	800ac98 <_printf_i+0x28>
 800ac88:	2f62      	cmp	r7, #98	@ 0x62
 800ac8a:	d80a      	bhi.n	800aca2 <_printf_i+0x32>
 800ac8c:	2f00      	cmp	r7, #0
 800ac8e:	f000 80d1 	beq.w	800ae34 <_printf_i+0x1c4>
 800ac92:	2f58      	cmp	r7, #88	@ 0x58
 800ac94:	f000 80b8 	beq.w	800ae08 <_printf_i+0x198>
 800ac98:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ac9c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800aca0:	e03a      	b.n	800ad18 <_printf_i+0xa8>
 800aca2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800aca6:	2b15      	cmp	r3, #21
 800aca8:	d8f6      	bhi.n	800ac98 <_printf_i+0x28>
 800acaa:	a101      	add	r1, pc, #4	@ (adr r1, 800acb0 <_printf_i+0x40>)
 800acac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800acb0:	0800ad09 	.word	0x0800ad09
 800acb4:	0800ad1d 	.word	0x0800ad1d
 800acb8:	0800ac99 	.word	0x0800ac99
 800acbc:	0800ac99 	.word	0x0800ac99
 800acc0:	0800ac99 	.word	0x0800ac99
 800acc4:	0800ac99 	.word	0x0800ac99
 800acc8:	0800ad1d 	.word	0x0800ad1d
 800accc:	0800ac99 	.word	0x0800ac99
 800acd0:	0800ac99 	.word	0x0800ac99
 800acd4:	0800ac99 	.word	0x0800ac99
 800acd8:	0800ac99 	.word	0x0800ac99
 800acdc:	0800ae1b 	.word	0x0800ae1b
 800ace0:	0800ad47 	.word	0x0800ad47
 800ace4:	0800add5 	.word	0x0800add5
 800ace8:	0800ac99 	.word	0x0800ac99
 800acec:	0800ac99 	.word	0x0800ac99
 800acf0:	0800ae3d 	.word	0x0800ae3d
 800acf4:	0800ac99 	.word	0x0800ac99
 800acf8:	0800ad47 	.word	0x0800ad47
 800acfc:	0800ac99 	.word	0x0800ac99
 800ad00:	0800ac99 	.word	0x0800ac99
 800ad04:	0800addd 	.word	0x0800addd
 800ad08:	6833      	ldr	r3, [r6, #0]
 800ad0a:	1d1a      	adds	r2, r3, #4
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	6032      	str	r2, [r6, #0]
 800ad10:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ad14:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ad18:	2301      	movs	r3, #1
 800ad1a:	e09c      	b.n	800ae56 <_printf_i+0x1e6>
 800ad1c:	6833      	ldr	r3, [r6, #0]
 800ad1e:	6820      	ldr	r0, [r4, #0]
 800ad20:	1d19      	adds	r1, r3, #4
 800ad22:	6031      	str	r1, [r6, #0]
 800ad24:	0606      	lsls	r6, r0, #24
 800ad26:	d501      	bpl.n	800ad2c <_printf_i+0xbc>
 800ad28:	681d      	ldr	r5, [r3, #0]
 800ad2a:	e003      	b.n	800ad34 <_printf_i+0xc4>
 800ad2c:	0645      	lsls	r5, r0, #25
 800ad2e:	d5fb      	bpl.n	800ad28 <_printf_i+0xb8>
 800ad30:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ad34:	2d00      	cmp	r5, #0
 800ad36:	da03      	bge.n	800ad40 <_printf_i+0xd0>
 800ad38:	232d      	movs	r3, #45	@ 0x2d
 800ad3a:	426d      	negs	r5, r5
 800ad3c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ad40:	4858      	ldr	r0, [pc, #352]	@ (800aea4 <_printf_i+0x234>)
 800ad42:	230a      	movs	r3, #10
 800ad44:	e011      	b.n	800ad6a <_printf_i+0xfa>
 800ad46:	6821      	ldr	r1, [r4, #0]
 800ad48:	6833      	ldr	r3, [r6, #0]
 800ad4a:	0608      	lsls	r0, r1, #24
 800ad4c:	f853 5b04 	ldr.w	r5, [r3], #4
 800ad50:	d402      	bmi.n	800ad58 <_printf_i+0xe8>
 800ad52:	0649      	lsls	r1, r1, #25
 800ad54:	bf48      	it	mi
 800ad56:	b2ad      	uxthmi	r5, r5
 800ad58:	2f6f      	cmp	r7, #111	@ 0x6f
 800ad5a:	4852      	ldr	r0, [pc, #328]	@ (800aea4 <_printf_i+0x234>)
 800ad5c:	6033      	str	r3, [r6, #0]
 800ad5e:	bf14      	ite	ne
 800ad60:	230a      	movne	r3, #10
 800ad62:	2308      	moveq	r3, #8
 800ad64:	2100      	movs	r1, #0
 800ad66:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ad6a:	6866      	ldr	r6, [r4, #4]
 800ad6c:	60a6      	str	r6, [r4, #8]
 800ad6e:	2e00      	cmp	r6, #0
 800ad70:	db05      	blt.n	800ad7e <_printf_i+0x10e>
 800ad72:	6821      	ldr	r1, [r4, #0]
 800ad74:	432e      	orrs	r6, r5
 800ad76:	f021 0104 	bic.w	r1, r1, #4
 800ad7a:	6021      	str	r1, [r4, #0]
 800ad7c:	d04b      	beq.n	800ae16 <_printf_i+0x1a6>
 800ad7e:	4616      	mov	r6, r2
 800ad80:	fbb5 f1f3 	udiv	r1, r5, r3
 800ad84:	fb03 5711 	mls	r7, r3, r1, r5
 800ad88:	5dc7      	ldrb	r7, [r0, r7]
 800ad8a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ad8e:	462f      	mov	r7, r5
 800ad90:	42bb      	cmp	r3, r7
 800ad92:	460d      	mov	r5, r1
 800ad94:	d9f4      	bls.n	800ad80 <_printf_i+0x110>
 800ad96:	2b08      	cmp	r3, #8
 800ad98:	d10b      	bne.n	800adb2 <_printf_i+0x142>
 800ad9a:	6823      	ldr	r3, [r4, #0]
 800ad9c:	07df      	lsls	r7, r3, #31
 800ad9e:	d508      	bpl.n	800adb2 <_printf_i+0x142>
 800ada0:	6923      	ldr	r3, [r4, #16]
 800ada2:	6861      	ldr	r1, [r4, #4]
 800ada4:	4299      	cmp	r1, r3
 800ada6:	bfde      	ittt	le
 800ada8:	2330      	movle	r3, #48	@ 0x30
 800adaa:	f806 3c01 	strble.w	r3, [r6, #-1]
 800adae:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800adb2:	1b92      	subs	r2, r2, r6
 800adb4:	6122      	str	r2, [r4, #16]
 800adb6:	f8cd a000 	str.w	sl, [sp]
 800adba:	464b      	mov	r3, r9
 800adbc:	aa03      	add	r2, sp, #12
 800adbe:	4621      	mov	r1, r4
 800adc0:	4640      	mov	r0, r8
 800adc2:	f7ff fee7 	bl	800ab94 <_printf_common>
 800adc6:	3001      	adds	r0, #1
 800adc8:	d14a      	bne.n	800ae60 <_printf_i+0x1f0>
 800adca:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800adce:	b004      	add	sp, #16
 800add0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800add4:	6823      	ldr	r3, [r4, #0]
 800add6:	f043 0320 	orr.w	r3, r3, #32
 800adda:	6023      	str	r3, [r4, #0]
 800addc:	4832      	ldr	r0, [pc, #200]	@ (800aea8 <_printf_i+0x238>)
 800adde:	2778      	movs	r7, #120	@ 0x78
 800ade0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ade4:	6823      	ldr	r3, [r4, #0]
 800ade6:	6831      	ldr	r1, [r6, #0]
 800ade8:	061f      	lsls	r7, r3, #24
 800adea:	f851 5b04 	ldr.w	r5, [r1], #4
 800adee:	d402      	bmi.n	800adf6 <_printf_i+0x186>
 800adf0:	065f      	lsls	r7, r3, #25
 800adf2:	bf48      	it	mi
 800adf4:	b2ad      	uxthmi	r5, r5
 800adf6:	6031      	str	r1, [r6, #0]
 800adf8:	07d9      	lsls	r1, r3, #31
 800adfa:	bf44      	itt	mi
 800adfc:	f043 0320 	orrmi.w	r3, r3, #32
 800ae00:	6023      	strmi	r3, [r4, #0]
 800ae02:	b11d      	cbz	r5, 800ae0c <_printf_i+0x19c>
 800ae04:	2310      	movs	r3, #16
 800ae06:	e7ad      	b.n	800ad64 <_printf_i+0xf4>
 800ae08:	4826      	ldr	r0, [pc, #152]	@ (800aea4 <_printf_i+0x234>)
 800ae0a:	e7e9      	b.n	800ade0 <_printf_i+0x170>
 800ae0c:	6823      	ldr	r3, [r4, #0]
 800ae0e:	f023 0320 	bic.w	r3, r3, #32
 800ae12:	6023      	str	r3, [r4, #0]
 800ae14:	e7f6      	b.n	800ae04 <_printf_i+0x194>
 800ae16:	4616      	mov	r6, r2
 800ae18:	e7bd      	b.n	800ad96 <_printf_i+0x126>
 800ae1a:	6833      	ldr	r3, [r6, #0]
 800ae1c:	6825      	ldr	r5, [r4, #0]
 800ae1e:	6961      	ldr	r1, [r4, #20]
 800ae20:	1d18      	adds	r0, r3, #4
 800ae22:	6030      	str	r0, [r6, #0]
 800ae24:	062e      	lsls	r6, r5, #24
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	d501      	bpl.n	800ae2e <_printf_i+0x1be>
 800ae2a:	6019      	str	r1, [r3, #0]
 800ae2c:	e002      	b.n	800ae34 <_printf_i+0x1c4>
 800ae2e:	0668      	lsls	r0, r5, #25
 800ae30:	d5fb      	bpl.n	800ae2a <_printf_i+0x1ba>
 800ae32:	8019      	strh	r1, [r3, #0]
 800ae34:	2300      	movs	r3, #0
 800ae36:	6123      	str	r3, [r4, #16]
 800ae38:	4616      	mov	r6, r2
 800ae3a:	e7bc      	b.n	800adb6 <_printf_i+0x146>
 800ae3c:	6833      	ldr	r3, [r6, #0]
 800ae3e:	1d1a      	adds	r2, r3, #4
 800ae40:	6032      	str	r2, [r6, #0]
 800ae42:	681e      	ldr	r6, [r3, #0]
 800ae44:	6862      	ldr	r2, [r4, #4]
 800ae46:	2100      	movs	r1, #0
 800ae48:	4630      	mov	r0, r6
 800ae4a:	f7f5 f9e9 	bl	8000220 <memchr>
 800ae4e:	b108      	cbz	r0, 800ae54 <_printf_i+0x1e4>
 800ae50:	1b80      	subs	r0, r0, r6
 800ae52:	6060      	str	r0, [r4, #4]
 800ae54:	6863      	ldr	r3, [r4, #4]
 800ae56:	6123      	str	r3, [r4, #16]
 800ae58:	2300      	movs	r3, #0
 800ae5a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ae5e:	e7aa      	b.n	800adb6 <_printf_i+0x146>
 800ae60:	6923      	ldr	r3, [r4, #16]
 800ae62:	4632      	mov	r2, r6
 800ae64:	4649      	mov	r1, r9
 800ae66:	4640      	mov	r0, r8
 800ae68:	47d0      	blx	sl
 800ae6a:	3001      	adds	r0, #1
 800ae6c:	d0ad      	beq.n	800adca <_printf_i+0x15a>
 800ae6e:	6823      	ldr	r3, [r4, #0]
 800ae70:	079b      	lsls	r3, r3, #30
 800ae72:	d413      	bmi.n	800ae9c <_printf_i+0x22c>
 800ae74:	68e0      	ldr	r0, [r4, #12]
 800ae76:	9b03      	ldr	r3, [sp, #12]
 800ae78:	4298      	cmp	r0, r3
 800ae7a:	bfb8      	it	lt
 800ae7c:	4618      	movlt	r0, r3
 800ae7e:	e7a6      	b.n	800adce <_printf_i+0x15e>
 800ae80:	2301      	movs	r3, #1
 800ae82:	4632      	mov	r2, r6
 800ae84:	4649      	mov	r1, r9
 800ae86:	4640      	mov	r0, r8
 800ae88:	47d0      	blx	sl
 800ae8a:	3001      	adds	r0, #1
 800ae8c:	d09d      	beq.n	800adca <_printf_i+0x15a>
 800ae8e:	3501      	adds	r5, #1
 800ae90:	68e3      	ldr	r3, [r4, #12]
 800ae92:	9903      	ldr	r1, [sp, #12]
 800ae94:	1a5b      	subs	r3, r3, r1
 800ae96:	42ab      	cmp	r3, r5
 800ae98:	dcf2      	bgt.n	800ae80 <_printf_i+0x210>
 800ae9a:	e7eb      	b.n	800ae74 <_printf_i+0x204>
 800ae9c:	2500      	movs	r5, #0
 800ae9e:	f104 0619 	add.w	r6, r4, #25
 800aea2:	e7f5      	b.n	800ae90 <_printf_i+0x220>
 800aea4:	0800b421 	.word	0x0800b421
 800aea8:	0800b432 	.word	0x0800b432

0800aeac <__sflush_r>:
 800aeac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800aeb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aeb4:	0716      	lsls	r6, r2, #28
 800aeb6:	4605      	mov	r5, r0
 800aeb8:	460c      	mov	r4, r1
 800aeba:	d454      	bmi.n	800af66 <__sflush_r+0xba>
 800aebc:	684b      	ldr	r3, [r1, #4]
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	dc02      	bgt.n	800aec8 <__sflush_r+0x1c>
 800aec2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800aec4:	2b00      	cmp	r3, #0
 800aec6:	dd48      	ble.n	800af5a <__sflush_r+0xae>
 800aec8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800aeca:	2e00      	cmp	r6, #0
 800aecc:	d045      	beq.n	800af5a <__sflush_r+0xae>
 800aece:	2300      	movs	r3, #0
 800aed0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800aed4:	682f      	ldr	r7, [r5, #0]
 800aed6:	6a21      	ldr	r1, [r4, #32]
 800aed8:	602b      	str	r3, [r5, #0]
 800aeda:	d030      	beq.n	800af3e <__sflush_r+0x92>
 800aedc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800aede:	89a3      	ldrh	r3, [r4, #12]
 800aee0:	0759      	lsls	r1, r3, #29
 800aee2:	d505      	bpl.n	800aef0 <__sflush_r+0x44>
 800aee4:	6863      	ldr	r3, [r4, #4]
 800aee6:	1ad2      	subs	r2, r2, r3
 800aee8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800aeea:	b10b      	cbz	r3, 800aef0 <__sflush_r+0x44>
 800aeec:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800aeee:	1ad2      	subs	r2, r2, r3
 800aef0:	2300      	movs	r3, #0
 800aef2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800aef4:	6a21      	ldr	r1, [r4, #32]
 800aef6:	4628      	mov	r0, r5
 800aef8:	47b0      	blx	r6
 800aefa:	1c43      	adds	r3, r0, #1
 800aefc:	89a3      	ldrh	r3, [r4, #12]
 800aefe:	d106      	bne.n	800af0e <__sflush_r+0x62>
 800af00:	6829      	ldr	r1, [r5, #0]
 800af02:	291d      	cmp	r1, #29
 800af04:	d82b      	bhi.n	800af5e <__sflush_r+0xb2>
 800af06:	4a2a      	ldr	r2, [pc, #168]	@ (800afb0 <__sflush_r+0x104>)
 800af08:	40ca      	lsrs	r2, r1
 800af0a:	07d6      	lsls	r6, r2, #31
 800af0c:	d527      	bpl.n	800af5e <__sflush_r+0xb2>
 800af0e:	2200      	movs	r2, #0
 800af10:	6062      	str	r2, [r4, #4]
 800af12:	04d9      	lsls	r1, r3, #19
 800af14:	6922      	ldr	r2, [r4, #16]
 800af16:	6022      	str	r2, [r4, #0]
 800af18:	d504      	bpl.n	800af24 <__sflush_r+0x78>
 800af1a:	1c42      	adds	r2, r0, #1
 800af1c:	d101      	bne.n	800af22 <__sflush_r+0x76>
 800af1e:	682b      	ldr	r3, [r5, #0]
 800af20:	b903      	cbnz	r3, 800af24 <__sflush_r+0x78>
 800af22:	6560      	str	r0, [r4, #84]	@ 0x54
 800af24:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800af26:	602f      	str	r7, [r5, #0]
 800af28:	b1b9      	cbz	r1, 800af5a <__sflush_r+0xae>
 800af2a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800af2e:	4299      	cmp	r1, r3
 800af30:	d002      	beq.n	800af38 <__sflush_r+0x8c>
 800af32:	4628      	mov	r0, r5
 800af34:	f7ff fbde 	bl	800a6f4 <_free_r>
 800af38:	2300      	movs	r3, #0
 800af3a:	6363      	str	r3, [r4, #52]	@ 0x34
 800af3c:	e00d      	b.n	800af5a <__sflush_r+0xae>
 800af3e:	2301      	movs	r3, #1
 800af40:	4628      	mov	r0, r5
 800af42:	47b0      	blx	r6
 800af44:	4602      	mov	r2, r0
 800af46:	1c50      	adds	r0, r2, #1
 800af48:	d1c9      	bne.n	800aede <__sflush_r+0x32>
 800af4a:	682b      	ldr	r3, [r5, #0]
 800af4c:	2b00      	cmp	r3, #0
 800af4e:	d0c6      	beq.n	800aede <__sflush_r+0x32>
 800af50:	2b1d      	cmp	r3, #29
 800af52:	d001      	beq.n	800af58 <__sflush_r+0xac>
 800af54:	2b16      	cmp	r3, #22
 800af56:	d11e      	bne.n	800af96 <__sflush_r+0xea>
 800af58:	602f      	str	r7, [r5, #0]
 800af5a:	2000      	movs	r0, #0
 800af5c:	e022      	b.n	800afa4 <__sflush_r+0xf8>
 800af5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800af62:	b21b      	sxth	r3, r3
 800af64:	e01b      	b.n	800af9e <__sflush_r+0xf2>
 800af66:	690f      	ldr	r7, [r1, #16]
 800af68:	2f00      	cmp	r7, #0
 800af6a:	d0f6      	beq.n	800af5a <__sflush_r+0xae>
 800af6c:	0793      	lsls	r3, r2, #30
 800af6e:	680e      	ldr	r6, [r1, #0]
 800af70:	bf08      	it	eq
 800af72:	694b      	ldreq	r3, [r1, #20]
 800af74:	600f      	str	r7, [r1, #0]
 800af76:	bf18      	it	ne
 800af78:	2300      	movne	r3, #0
 800af7a:	eba6 0807 	sub.w	r8, r6, r7
 800af7e:	608b      	str	r3, [r1, #8]
 800af80:	f1b8 0f00 	cmp.w	r8, #0
 800af84:	dde9      	ble.n	800af5a <__sflush_r+0xae>
 800af86:	6a21      	ldr	r1, [r4, #32]
 800af88:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800af8a:	4643      	mov	r3, r8
 800af8c:	463a      	mov	r2, r7
 800af8e:	4628      	mov	r0, r5
 800af90:	47b0      	blx	r6
 800af92:	2800      	cmp	r0, #0
 800af94:	dc08      	bgt.n	800afa8 <__sflush_r+0xfc>
 800af96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800af9a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800af9e:	81a3      	strh	r3, [r4, #12]
 800afa0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800afa4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800afa8:	4407      	add	r7, r0
 800afaa:	eba8 0800 	sub.w	r8, r8, r0
 800afae:	e7e7      	b.n	800af80 <__sflush_r+0xd4>
 800afb0:	20400001 	.word	0x20400001

0800afb4 <_fflush_r>:
 800afb4:	b538      	push	{r3, r4, r5, lr}
 800afb6:	690b      	ldr	r3, [r1, #16]
 800afb8:	4605      	mov	r5, r0
 800afba:	460c      	mov	r4, r1
 800afbc:	b913      	cbnz	r3, 800afc4 <_fflush_r+0x10>
 800afbe:	2500      	movs	r5, #0
 800afc0:	4628      	mov	r0, r5
 800afc2:	bd38      	pop	{r3, r4, r5, pc}
 800afc4:	b118      	cbz	r0, 800afce <_fflush_r+0x1a>
 800afc6:	6a03      	ldr	r3, [r0, #32]
 800afc8:	b90b      	cbnz	r3, 800afce <_fflush_r+0x1a>
 800afca:	f7ff f909 	bl	800a1e0 <__sinit>
 800afce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	d0f3      	beq.n	800afbe <_fflush_r+0xa>
 800afd6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800afd8:	07d0      	lsls	r0, r2, #31
 800afda:	d404      	bmi.n	800afe6 <_fflush_r+0x32>
 800afdc:	0599      	lsls	r1, r3, #22
 800afde:	d402      	bmi.n	800afe6 <_fflush_r+0x32>
 800afe0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800afe2:	f7ff fb76 	bl	800a6d2 <__retarget_lock_acquire_recursive>
 800afe6:	4628      	mov	r0, r5
 800afe8:	4621      	mov	r1, r4
 800afea:	f7ff ff5f 	bl	800aeac <__sflush_r>
 800afee:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800aff0:	07da      	lsls	r2, r3, #31
 800aff2:	4605      	mov	r5, r0
 800aff4:	d4e4      	bmi.n	800afc0 <_fflush_r+0xc>
 800aff6:	89a3      	ldrh	r3, [r4, #12]
 800aff8:	059b      	lsls	r3, r3, #22
 800affa:	d4e1      	bmi.n	800afc0 <_fflush_r+0xc>
 800affc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800affe:	f7ff fb69 	bl	800a6d4 <__retarget_lock_release_recursive>
 800b002:	e7dd      	b.n	800afc0 <_fflush_r+0xc>

0800b004 <__swhatbuf_r>:
 800b004:	b570      	push	{r4, r5, r6, lr}
 800b006:	460c      	mov	r4, r1
 800b008:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b00c:	2900      	cmp	r1, #0
 800b00e:	b096      	sub	sp, #88	@ 0x58
 800b010:	4615      	mov	r5, r2
 800b012:	461e      	mov	r6, r3
 800b014:	da0d      	bge.n	800b032 <__swhatbuf_r+0x2e>
 800b016:	89a3      	ldrh	r3, [r4, #12]
 800b018:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b01c:	f04f 0100 	mov.w	r1, #0
 800b020:	bf14      	ite	ne
 800b022:	2340      	movne	r3, #64	@ 0x40
 800b024:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b028:	2000      	movs	r0, #0
 800b02a:	6031      	str	r1, [r6, #0]
 800b02c:	602b      	str	r3, [r5, #0]
 800b02e:	b016      	add	sp, #88	@ 0x58
 800b030:	bd70      	pop	{r4, r5, r6, pc}
 800b032:	466a      	mov	r2, sp
 800b034:	f000 f862 	bl	800b0fc <_fstat_r>
 800b038:	2800      	cmp	r0, #0
 800b03a:	dbec      	blt.n	800b016 <__swhatbuf_r+0x12>
 800b03c:	9901      	ldr	r1, [sp, #4]
 800b03e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b042:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b046:	4259      	negs	r1, r3
 800b048:	4159      	adcs	r1, r3
 800b04a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b04e:	e7eb      	b.n	800b028 <__swhatbuf_r+0x24>

0800b050 <__smakebuf_r>:
 800b050:	898b      	ldrh	r3, [r1, #12]
 800b052:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b054:	079d      	lsls	r5, r3, #30
 800b056:	4606      	mov	r6, r0
 800b058:	460c      	mov	r4, r1
 800b05a:	d507      	bpl.n	800b06c <__smakebuf_r+0x1c>
 800b05c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b060:	6023      	str	r3, [r4, #0]
 800b062:	6123      	str	r3, [r4, #16]
 800b064:	2301      	movs	r3, #1
 800b066:	6163      	str	r3, [r4, #20]
 800b068:	b003      	add	sp, #12
 800b06a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b06c:	ab01      	add	r3, sp, #4
 800b06e:	466a      	mov	r2, sp
 800b070:	f7ff ffc8 	bl	800b004 <__swhatbuf_r>
 800b074:	9f00      	ldr	r7, [sp, #0]
 800b076:	4605      	mov	r5, r0
 800b078:	4639      	mov	r1, r7
 800b07a:	4630      	mov	r0, r6
 800b07c:	f7ff fba6 	bl	800a7cc <_malloc_r>
 800b080:	b948      	cbnz	r0, 800b096 <__smakebuf_r+0x46>
 800b082:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b086:	059a      	lsls	r2, r3, #22
 800b088:	d4ee      	bmi.n	800b068 <__smakebuf_r+0x18>
 800b08a:	f023 0303 	bic.w	r3, r3, #3
 800b08e:	f043 0302 	orr.w	r3, r3, #2
 800b092:	81a3      	strh	r3, [r4, #12]
 800b094:	e7e2      	b.n	800b05c <__smakebuf_r+0xc>
 800b096:	89a3      	ldrh	r3, [r4, #12]
 800b098:	6020      	str	r0, [r4, #0]
 800b09a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b09e:	81a3      	strh	r3, [r4, #12]
 800b0a0:	9b01      	ldr	r3, [sp, #4]
 800b0a2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b0a6:	b15b      	cbz	r3, 800b0c0 <__smakebuf_r+0x70>
 800b0a8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b0ac:	4630      	mov	r0, r6
 800b0ae:	f000 f837 	bl	800b120 <_isatty_r>
 800b0b2:	b128      	cbz	r0, 800b0c0 <__smakebuf_r+0x70>
 800b0b4:	89a3      	ldrh	r3, [r4, #12]
 800b0b6:	f023 0303 	bic.w	r3, r3, #3
 800b0ba:	f043 0301 	orr.w	r3, r3, #1
 800b0be:	81a3      	strh	r3, [r4, #12]
 800b0c0:	89a3      	ldrh	r3, [r4, #12]
 800b0c2:	431d      	orrs	r5, r3
 800b0c4:	81a5      	strh	r5, [r4, #12]
 800b0c6:	e7cf      	b.n	800b068 <__smakebuf_r+0x18>

0800b0c8 <memmove>:
 800b0c8:	4288      	cmp	r0, r1
 800b0ca:	b510      	push	{r4, lr}
 800b0cc:	eb01 0402 	add.w	r4, r1, r2
 800b0d0:	d902      	bls.n	800b0d8 <memmove+0x10>
 800b0d2:	4284      	cmp	r4, r0
 800b0d4:	4623      	mov	r3, r4
 800b0d6:	d807      	bhi.n	800b0e8 <memmove+0x20>
 800b0d8:	1e43      	subs	r3, r0, #1
 800b0da:	42a1      	cmp	r1, r4
 800b0dc:	d008      	beq.n	800b0f0 <memmove+0x28>
 800b0de:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b0e2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b0e6:	e7f8      	b.n	800b0da <memmove+0x12>
 800b0e8:	4402      	add	r2, r0
 800b0ea:	4601      	mov	r1, r0
 800b0ec:	428a      	cmp	r2, r1
 800b0ee:	d100      	bne.n	800b0f2 <memmove+0x2a>
 800b0f0:	bd10      	pop	{r4, pc}
 800b0f2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b0f6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b0fa:	e7f7      	b.n	800b0ec <memmove+0x24>

0800b0fc <_fstat_r>:
 800b0fc:	b538      	push	{r3, r4, r5, lr}
 800b0fe:	4d07      	ldr	r5, [pc, #28]	@ (800b11c <_fstat_r+0x20>)
 800b100:	2300      	movs	r3, #0
 800b102:	4604      	mov	r4, r0
 800b104:	4608      	mov	r0, r1
 800b106:	4611      	mov	r1, r2
 800b108:	602b      	str	r3, [r5, #0]
 800b10a:	f7f6 fb6e 	bl	80017ea <_fstat>
 800b10e:	1c43      	adds	r3, r0, #1
 800b110:	d102      	bne.n	800b118 <_fstat_r+0x1c>
 800b112:	682b      	ldr	r3, [r5, #0]
 800b114:	b103      	cbz	r3, 800b118 <_fstat_r+0x1c>
 800b116:	6023      	str	r3, [r4, #0]
 800b118:	bd38      	pop	{r3, r4, r5, pc}
 800b11a:	bf00      	nop
 800b11c:	200056ac 	.word	0x200056ac

0800b120 <_isatty_r>:
 800b120:	b538      	push	{r3, r4, r5, lr}
 800b122:	4d06      	ldr	r5, [pc, #24]	@ (800b13c <_isatty_r+0x1c>)
 800b124:	2300      	movs	r3, #0
 800b126:	4604      	mov	r4, r0
 800b128:	4608      	mov	r0, r1
 800b12a:	602b      	str	r3, [r5, #0]
 800b12c:	f7f6 fb6d 	bl	800180a <_isatty>
 800b130:	1c43      	adds	r3, r0, #1
 800b132:	d102      	bne.n	800b13a <_isatty_r+0x1a>
 800b134:	682b      	ldr	r3, [r5, #0]
 800b136:	b103      	cbz	r3, 800b13a <_isatty_r+0x1a>
 800b138:	6023      	str	r3, [r4, #0]
 800b13a:	bd38      	pop	{r3, r4, r5, pc}
 800b13c:	200056ac 	.word	0x200056ac

0800b140 <_sbrk_r>:
 800b140:	b538      	push	{r3, r4, r5, lr}
 800b142:	4d06      	ldr	r5, [pc, #24]	@ (800b15c <_sbrk_r+0x1c>)
 800b144:	2300      	movs	r3, #0
 800b146:	4604      	mov	r4, r0
 800b148:	4608      	mov	r0, r1
 800b14a:	602b      	str	r3, [r5, #0]
 800b14c:	f7f6 fb76 	bl	800183c <_sbrk>
 800b150:	1c43      	adds	r3, r0, #1
 800b152:	d102      	bne.n	800b15a <_sbrk_r+0x1a>
 800b154:	682b      	ldr	r3, [r5, #0]
 800b156:	b103      	cbz	r3, 800b15a <_sbrk_r+0x1a>
 800b158:	6023      	str	r3, [r4, #0]
 800b15a:	bd38      	pop	{r3, r4, r5, pc}
 800b15c:	200056ac 	.word	0x200056ac

0800b160 <_realloc_r>:
 800b160:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b164:	4607      	mov	r7, r0
 800b166:	4614      	mov	r4, r2
 800b168:	460d      	mov	r5, r1
 800b16a:	b921      	cbnz	r1, 800b176 <_realloc_r+0x16>
 800b16c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b170:	4611      	mov	r1, r2
 800b172:	f7ff bb2b 	b.w	800a7cc <_malloc_r>
 800b176:	b92a      	cbnz	r2, 800b184 <_realloc_r+0x24>
 800b178:	f7ff fabc 	bl	800a6f4 <_free_r>
 800b17c:	4625      	mov	r5, r4
 800b17e:	4628      	mov	r0, r5
 800b180:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b184:	f000 f81a 	bl	800b1bc <_malloc_usable_size_r>
 800b188:	4284      	cmp	r4, r0
 800b18a:	4606      	mov	r6, r0
 800b18c:	d802      	bhi.n	800b194 <_realloc_r+0x34>
 800b18e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b192:	d8f4      	bhi.n	800b17e <_realloc_r+0x1e>
 800b194:	4621      	mov	r1, r4
 800b196:	4638      	mov	r0, r7
 800b198:	f7ff fb18 	bl	800a7cc <_malloc_r>
 800b19c:	4680      	mov	r8, r0
 800b19e:	b908      	cbnz	r0, 800b1a4 <_realloc_r+0x44>
 800b1a0:	4645      	mov	r5, r8
 800b1a2:	e7ec      	b.n	800b17e <_realloc_r+0x1e>
 800b1a4:	42b4      	cmp	r4, r6
 800b1a6:	4622      	mov	r2, r4
 800b1a8:	4629      	mov	r1, r5
 800b1aa:	bf28      	it	cs
 800b1ac:	4632      	movcs	r2, r6
 800b1ae:	f7ff fa92 	bl	800a6d6 <memcpy>
 800b1b2:	4629      	mov	r1, r5
 800b1b4:	4638      	mov	r0, r7
 800b1b6:	f7ff fa9d 	bl	800a6f4 <_free_r>
 800b1ba:	e7f1      	b.n	800b1a0 <_realloc_r+0x40>

0800b1bc <_malloc_usable_size_r>:
 800b1bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b1c0:	1f18      	subs	r0, r3, #4
 800b1c2:	2b00      	cmp	r3, #0
 800b1c4:	bfbc      	itt	lt
 800b1c6:	580b      	ldrlt	r3, [r1, r0]
 800b1c8:	18c0      	addlt	r0, r0, r3
 800b1ca:	4770      	bx	lr

0800b1cc <_init>:
 800b1cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1ce:	bf00      	nop
 800b1d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b1d2:	bc08      	pop	{r3}
 800b1d4:	469e      	mov	lr, r3
 800b1d6:	4770      	bx	lr

0800b1d8 <_fini>:
 800b1d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1da:	bf00      	nop
 800b1dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b1de:	bc08      	pop	{r3}
 800b1e0:	469e      	mov	lr, r3
 800b1e2:	4770      	bx	lr
