0.7
2020.2
Nov 18 2020
09:47:47
H:/FPGA/souce/21_iic/iic/iic.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
H:/FPGA/souce/21_iic/iic/iic.srcs/sim_1/new/iic_ctrl_tb.v,1689212133,verilog,,,,iic_ctrl_tb,,,,,,,,
H:/FPGA/souce/21_iic/iic/iic.srcs/sim_1/new/tb_iic_bit_shit.v,1689158868,verilog,,,,tb_iic_bit_shit,,,,,,,,
H:/FPGA/souce/21_iic/iic/iic.srcs/sources_1/new/iic_bit_shift.v,1689132694,verilog,,H:/FPGA/souce/21_iic/iic/iic.srcs/sources_1/new/iic_ctrl.v,,iic_bit_shift,,,,,,,,
H:/FPGA/souce/21_iic/iic/iic.srcs/sources_1/new/iic_ctrl.v,1689212911,verilog,,H:/FPGA/souce/21_iic/iic/iic.srcs/sim_1/new/iic_ctrl_tb.v,,iic_ctrl,,,,,,,,
