// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.2
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xdateport.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XDateport_CfgInitialize(XDateport *InstancePtr, XDateport_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Axilites_BaseAddress = ConfigPtr->Axilites_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XDateport_Start(XDateport *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XDateport_ReadReg(InstancePtr->Axilites_BaseAddress, XDATEPORT_AXILITES_ADDR_AP_CTRL) & 0x80;
    XDateport_WriteReg(InstancePtr->Axilites_BaseAddress, XDATEPORT_AXILITES_ADDR_AP_CTRL, Data | 0x01);
}

u32 XDateport_IsDone(XDateport *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XDateport_ReadReg(InstancePtr->Axilites_BaseAddress, XDATEPORT_AXILITES_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XDateport_IsIdle(XDateport *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XDateport_ReadReg(InstancePtr->Axilites_BaseAddress, XDATEPORT_AXILITES_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XDateport_IsReady(XDateport *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XDateport_ReadReg(InstancePtr->Axilites_BaseAddress, XDATEPORT_AXILITES_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XDateport_EnableAutoRestart(XDateport *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XDateport_WriteReg(InstancePtr->Axilites_BaseAddress, XDATEPORT_AXILITES_ADDR_AP_CTRL, 0x80);
}

void XDateport_DisableAutoRestart(XDateport *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XDateport_WriteReg(InstancePtr->Axilites_BaseAddress, XDATEPORT_AXILITES_ADDR_AP_CTRL, 0);
}

void XDateport_Set_date(XDateport *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XDateport_WriteReg(InstancePtr->Axilites_BaseAddress, XDATEPORT_AXILITES_ADDR_DATE_DATA, Data);
}

u32 XDateport_Get_date(XDateport *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XDateport_ReadReg(InstancePtr->Axilites_BaseAddress, XDATEPORT_AXILITES_ADDR_DATE_DATA);
    return Data;
}

void XDateport_Set_signal_r(XDateport *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XDateport_WriteReg(InstancePtr->Axilites_BaseAddress, XDATEPORT_AXILITES_ADDR_SIGNAL_R_DATA, Data);
}

u32 XDateport_Get_signal_r(XDateport *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XDateport_ReadReg(InstancePtr->Axilites_BaseAddress, XDATEPORT_AXILITES_ADDR_SIGNAL_R_DATA);
    return Data;
}

u32 XDateport_Get_led(XDateport *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XDateport_ReadReg(InstancePtr->Axilites_BaseAddress, XDATEPORT_AXILITES_ADDR_LED_DATA);
    return Data;
}

u32 XDateport_Get_led_vld(XDateport *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XDateport_ReadReg(InstancePtr->Axilites_BaseAddress, XDATEPORT_AXILITES_ADDR_LED_CTRL);
    return Data & 0x1;
}

u32 XDateport_Get_signal_out(XDateport *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XDateport_ReadReg(InstancePtr->Axilites_BaseAddress, XDATEPORT_AXILITES_ADDR_SIGNAL_OUT_DATA);
    return Data;
}

u32 XDateport_Get_signal_out_vld(XDateport *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XDateport_ReadReg(InstancePtr->Axilites_BaseAddress, XDATEPORT_AXILITES_ADDR_SIGNAL_OUT_CTRL);
    return Data & 0x1;
}

void XDateport_InterruptGlobalEnable(XDateport *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XDateport_WriteReg(InstancePtr->Axilites_BaseAddress, XDATEPORT_AXILITES_ADDR_GIE, 1);
}

void XDateport_InterruptGlobalDisable(XDateport *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XDateport_WriteReg(InstancePtr->Axilites_BaseAddress, XDATEPORT_AXILITES_ADDR_GIE, 0);
}

void XDateport_InterruptEnable(XDateport *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XDateport_ReadReg(InstancePtr->Axilites_BaseAddress, XDATEPORT_AXILITES_ADDR_IER);
    XDateport_WriteReg(InstancePtr->Axilites_BaseAddress, XDATEPORT_AXILITES_ADDR_IER, Register | Mask);
}

void XDateport_InterruptDisable(XDateport *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XDateport_ReadReg(InstancePtr->Axilites_BaseAddress, XDATEPORT_AXILITES_ADDR_IER);
    XDateport_WriteReg(InstancePtr->Axilites_BaseAddress, XDATEPORT_AXILITES_ADDR_IER, Register & (~Mask));
}

void XDateport_InterruptClear(XDateport *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XDateport_WriteReg(InstancePtr->Axilites_BaseAddress, XDATEPORT_AXILITES_ADDR_ISR, Mask);
}

u32 XDateport_InterruptGetEnabled(XDateport *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XDateport_ReadReg(InstancePtr->Axilites_BaseAddress, XDATEPORT_AXILITES_ADDR_IER);
}

u32 XDateport_InterruptGetStatus(XDateport *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XDateport_ReadReg(InstancePtr->Axilites_BaseAddress, XDATEPORT_AXILITES_ADDR_ISR);
}

