#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Mar 30 13:15:58 2018
# Process ID: 1108
# Current directory: D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent976 D:\Documents\ANU\ENGN3213\Assignment\reaction_timer_kai\reaction_timer_kai.xpr
# Log file: D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/vivado.log
# Journal file: D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.xpr
INFO: [Project 1-313] Project file moved from 'C:/ass1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programs/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 762.074 ; gain = 57.504
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/randMt19937.v] -no_script -reset -force -quiet
remove_files  D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/randMt19937.v
file delete -force D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/randMt19937.v
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Mar 30 21:58:21 2018] Launched synth_1...
Run output will be captured here: D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.runs/synth_1/runme.log
[Fri Mar 30 21:58:21 2018] Launched impl_1...
Run output will be captured here: D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.runs/impl_1/runme.log
close_project
create_project mt D:/Documents/ANU/ENGN3213/Assignment/mt -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programs/Xilinx/Vivado/2017.4/data/ip'.
import_files -norecurse D:/Documents/ANU/ENGN3213/mt/axis_mt19937.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse D:/Documents/ANU/ENGN3213/mt/test_axis_mt19937.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 8
[Sat Mar 31 00:56:15 2018] Launched synth_1...
Run output will be captured here: D:/Documents/ANU/ENGN3213/Assignment/mt/mt.runs/synth_1/runme.log
set_property -name {xsim.simulate.runtime} -value {90us} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Documents/ANU/ENGN3213/Assignment/mt/mt.srcs/sim_1/imports/mt/test_axis_mt19937.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Documents/ANU/ENGN3213/Assignment/mt/mt.srcs/sources_1/imports/mt/axis_mt19937.v:]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/ANU/ENGN3213/Assignment/mt/mt.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_axis_mt19937' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/ANU/ENGN3213/Assignment/mt/mt.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_axis_mt19937_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/ANU/ENGN3213/Assignment/mt/mt.srcs/sources_1/imports/mt/axis_mt19937.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_mt19937
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/ANU/ENGN3213/Assignment/mt/mt.srcs/sim_1/imports/mt/test_axis_mt19937.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_axis_mt19937
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/ANU/ENGN3213/Assignment/mt/mt.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/ANU/ENGN3213/Assignment/mt/mt.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 4e31ab9a382b42e7ab493a1534b24df4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_axis_mt19937_behav xil_defaultlib.test_axis_mt19937 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axis_mt19937
Compiling module xil_defaultlib.test_axis_mt19937
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_axis_mt19937_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/Documents/ANU/ENGN3213/Assignment/mt/mt.sim/sim_1/behav/xsim/xsim.dir/test_axis_mt19937_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Documents/ANU/ENGN3213/Assignment/mt/mt.sim/sim_1/behav/xsim/xsim.dir/test_axis_mt19937_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Mar 31 01:11:38 2018. For additional details about this file, please refer to the WebTalk help file at D:/Programs/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 52.152 ; gain = 0.430
INFO: [Common 17-206] Exiting Webtalk at Sat Mar 31 01:11:38 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 998.492 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/ANU/ENGN3213/Assignment/mt/mt.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_axis_mt19937_behav -key {Behavioral:sim_1:Functional:test_axis_mt19937} -tclbatch {test_axis_mt19937.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_axis_mt19937.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 90us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_axis_mt19937_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 90us
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1012.520 ; gain = 14.027
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1013.020 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/ANU/ENGN3213/Assignment/mt/mt.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_axis_mt19937' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/ANU/ENGN3213/Assignment/mt/mt.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_axis_mt19937_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/ANU/ENGN3213/Assignment/mt/mt.srcs/sources_1/imports/mt/axis_mt19937.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_mt19937
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/ANU/ENGN3213/Assignment/mt/mt.srcs/sim_1/imports/mt/test_axis_mt19937.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_axis_mt19937
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/ANU/ENGN3213/Assignment/mt/mt.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 4e31ab9a382b42e7ab493a1534b24df4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_axis_mt19937_behav xil_defaultlib.test_axis_mt19937 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axis_mt19937
Compiling module xil_defaultlib.test_axis_mt19937
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_axis_mt19937_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/ANU/ENGN3213/Assignment/mt/mt.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_axis_mt19937_behav -key {Behavioral:sim_1:Functional:test_axis_mt19937} -tclbatch {test_axis_mt19937.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_axis_mt19937.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 90us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_axis_mt19937_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 90us
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1013.656 ; gain = 0.637
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/ANU/ENGN3213/Assignment/mt/mt.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_axis_mt19937' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/ANU/ENGN3213/Assignment/mt/mt.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_axis_mt19937_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/ANU/ENGN3213/Assignment/mt/mt.srcs/sources_1/imports/mt/axis_mt19937.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_mt19937
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/ANU/ENGN3213/Assignment/mt/mt.srcs/sim_1/imports/mt/test_axis_mt19937.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_axis_mt19937
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/ANU/ENGN3213/Assignment/mt/mt.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 4e31ab9a382b42e7ab493a1534b24df4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_axis_mt19937_behav xil_defaultlib.test_axis_mt19937 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axis_mt19937
Compiling module xil_defaultlib.test_axis_mt19937
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_axis_mt19937_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/ANU/ENGN3213/Assignment/mt/mt.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_axis_mt19937_behav -key {Behavioral:sim_1:Functional:test_axis_mt19937} -tclbatch {test_axis_mt19937.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_axis_mt19937.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 90us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_axis_mt19937_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 90us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1013.770 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/ANU/ENGN3213/Assignment/mt/mt.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_axis_mt19937' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/ANU/ENGN3213/Assignment/mt/mt.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_axis_mt19937_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/ANU/ENGN3213/Assignment/mt/mt.srcs/sources_1/imports/mt/axis_mt19937.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_mt19937
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/ANU/ENGN3213/Assignment/mt/mt.srcs/sim_1/imports/mt/test_axis_mt19937.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_axis_mt19937
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/ANU/ENGN3213/Assignment/mt/mt.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 4e31ab9a382b42e7ab493a1534b24df4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_axis_mt19937_behav xil_defaultlib.test_axis_mt19937 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axis_mt19937
Compiling module xil_defaultlib.test_axis_mt19937
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_axis_mt19937_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/ANU/ENGN3213/Assignment/mt/mt.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_axis_mt19937_behav -key {Behavioral:sim_1:Functional:test_axis_mt19937} -tclbatch {test_axis_mt19937.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_axis_mt19937.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 90us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_axis_mt19937_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 90us
close_sim
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/vivado_pid1108.debug)
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/ANU/ENGN3213/Assignment/mt/mt.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_axis_mt19937' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/ANU/ENGN3213/Assignment/mt/mt.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_axis_mt19937_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/ANU/ENGN3213/Assignment/mt/mt.srcs/sources_1/imports/mt/axis_mt19937.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_mt19937
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/ANU/ENGN3213/Assignment/mt/mt.srcs/sim_1/imports/mt/test_axis_mt19937.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_axis_mt19937
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/ANU/ENGN3213/Assignment/mt/mt.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 4e31ab9a382b42e7ab493a1534b24df4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_axis_mt19937_behav xil_defaultlib.test_axis_mt19937 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axis_mt19937
Compiling module xil_defaultlib.test_axis_mt19937
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_axis_mt19937_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/ANU/ENGN3213/Assignment/mt/mt.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_axis_mt19937_behav -key {Behavioral:sim_1:Functional:test_axis_mt19937} -tclbatch {test_axis_mt19937.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_axis_mt19937.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 90us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_axis_mt19937_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 90us
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.016 ; gain = 7.738
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/ANU/ENGN3213/Assignment/mt/mt.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_axis_mt19937' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/ANU/ENGN3213/Assignment/mt/mt.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_axis_mt19937_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/ANU/ENGN3213/Assignment/mt/mt.srcs/sources_1/imports/mt/axis_mt19937.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_mt19937
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/ANU/ENGN3213/Assignment/mt/mt.srcs/sim_1/imports/mt/test_axis_mt19937.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_axis_mt19937
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/ANU/ENGN3213/Assignment/mt/mt.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 4e31ab9a382b42e7ab493a1534b24df4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_axis_mt19937_behav xil_defaultlib.test_axis_mt19937 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axis_mt19937
Compiling module xil_defaultlib.test_axis_mt19937
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_axis_mt19937_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/ANU/ENGN3213/Assignment/mt/mt.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_axis_mt19937_behav -key {Behavioral:sim_1:Functional:test_axis_mt19937} -tclbatch {test_axis_mt19937.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_axis_mt19937.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 90us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_axis_mt19937_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 90us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/ANU/ENGN3213/Assignment/mt/mt.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_axis_mt19937' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/ANU/ENGN3213/Assignment/mt/mt.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_axis_mt19937_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/ANU/ENGN3213/Assignment/mt/mt.srcs/sources_1/imports/mt/axis_mt19937.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_mt19937
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/ANU/ENGN3213/Assignment/mt/mt.srcs/sim_1/imports/mt/test_axis_mt19937.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_axis_mt19937
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/ANU/ENGN3213/Assignment/mt/mt.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 4e31ab9a382b42e7ab493a1534b24df4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_axis_mt19937_behav xil_defaultlib.test_axis_mt19937 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axis_mt19937
Compiling module xil_defaultlib.test_axis_mt19937
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_axis_mt19937_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/ANU/ENGN3213/Assignment/mt/mt.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_axis_mt19937_behav -key {Behavioral:sim_1:Functional:test_axis_mt19937} -tclbatch {test_axis_mt19937.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_axis_mt19937.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 90us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_axis_mt19937_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 90us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1030.492 ; gain = 5.785
close_sim
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/vivado_pid1108.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/vivado_pid1108.debug)
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/ANU/ENGN3213/Assignment/mt/mt.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_axis_mt19937' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/ANU/ENGN3213/Assignment/mt/mt.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_axis_mt19937_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/ANU/ENGN3213/Assignment/mt/mt.srcs/sources_1/imports/mt/axis_mt19937.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_mt19937
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/ANU/ENGN3213/Assignment/mt/mt.srcs/sim_1/imports/mt/test_axis_mt19937.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_axis_mt19937
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/ANU/ENGN3213/Assignment/mt/mt.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 4e31ab9a382b42e7ab493a1534b24df4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_axis_mt19937_behav xil_defaultlib.test_axis_mt19937 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axis_mt19937
Compiling module xil_defaultlib.test_axis_mt19937
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_axis_mt19937_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/ANU/ENGN3213/Assignment/mt/mt.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_axis_mt19937_behav -key {Behavioral:sim_1:Functional:test_axis_mt19937} -tclbatch {test_axis_mt19937.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_axis_mt19937.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 90us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_axis_mt19937_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 90us
add_wave {{/test_axis_mt19937/UUT/output_axis_tvalid_reg}} 
set_property -name {xsim.simulate.log_all_signals} -value {true} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/ANU/ENGN3213/Assignment/mt/mt.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_axis_mt19937' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/ANU/ENGN3213/Assignment/mt/mt.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_axis_mt19937_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/ANU/ENGN3213/Assignment/mt/mt.srcs/sources_1/imports/mt/axis_mt19937.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_mt19937
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/ANU/ENGN3213/Assignment/mt/mt.srcs/sim_1/imports/mt/test_axis_mt19937.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_axis_mt19937
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/ANU/ENGN3213/Assignment/mt/mt.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 4e31ab9a382b42e7ab493a1534b24df4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_axis_mt19937_behav xil_defaultlib.test_axis_mt19937 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axis_mt19937
Compiling module xil_defaultlib.test_axis_mt19937
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_axis_mt19937_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/ANU/ENGN3213/Assignment/mt/mt.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_axis_mt19937_behav -key {Behavioral:sim_1:Functional:test_axis_mt19937} -tclbatch {test_axis_mt19937.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_axis_mt19937.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 90us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_axis_mt19937_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 90us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1086.848 ; gain = 0.523
add_wave {{/test_axis_mt19937/UUT/output_axis_tvalid_reg}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/ANU/ENGN3213/Assignment/mt/mt.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_axis_mt19937' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/ANU/ENGN3213/Assignment/mt/mt.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_axis_mt19937_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/ANU/ENGN3213/Assignment/mt/mt.srcs/sources_1/imports/mt/axis_mt19937.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_mt19937
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/ANU/ENGN3213/Assignment/mt/mt.srcs/sim_1/imports/mt/test_axis_mt19937.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_axis_mt19937
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/ANU/ENGN3213/Assignment/mt/mt.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 4e31ab9a382b42e7ab493a1534b24df4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_axis_mt19937_behav xil_defaultlib.test_axis_mt19937 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axis_mt19937
Compiling module xil_defaultlib.test_axis_mt19937
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_axis_mt19937_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/ANU/ENGN3213/Assignment/mt/mt.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_axis_mt19937_behav -key {Behavioral:sim_1:Functional:test_axis_mt19937} -tclbatch {test_axis_mt19937.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_axis_mt19937.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 90us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_axis_mt19937_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 90us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1107.742 ; gain = 8.430
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/ANU/ENGN3213/Assignment/mt/mt.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_axis_mt19937' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/ANU/ENGN3213/Assignment/mt/mt.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_axis_mt19937_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/ANU/ENGN3213/Assignment/mt/mt.srcs/sources_1/imports/mt/axis_mt19937.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_mt19937
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/ANU/ENGN3213/Assignment/mt/mt.srcs/sim_1/imports/mt/test_axis_mt19937.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_axis_mt19937
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/ANU/ENGN3213/Assignment/mt/mt.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 4e31ab9a382b42e7ab493a1534b24df4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_axis_mt19937_behav xil_defaultlib.test_axis_mt19937 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axis_mt19937
Compiling module xil_defaultlib.test_axis_mt19937
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_axis_mt19937_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/ANU/ENGN3213/Assignment/mt/mt.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_axis_mt19937_behav -key {Behavioral:sim_1:Functional:test_axis_mt19937} -tclbatch {test_axis_mt19937.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_axis_mt19937.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 90us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_axis_mt19937_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 90us
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1114.266 ; gain = 2.836
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar 31 02:41:07 2018...
