<def f='llvm/llvm/lib/Target/X86/X86Subtarget.h' l='721' ll='723' type='bool llvm::X86Subtarget::useAVX512Regs() const'/>
<use f='llvm/llvm/lib/Target/X86/X86Subtarget.h' l='726' u='c' c='_ZNK4llvm12X86Subtarget10useBWIRegsEv'/>
<doc f='llvm/llvm/lib/Target/X86/X86Subtarget.h' l='719'>// If there are no 512-bit vectors and we prefer not to use 512-bit registers,
  // disable them in the legalizer.</doc>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='1378' u='c' c='_ZN4llvm17X86TargetLoweringC1ERKNS_16X86TargetMachineERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='5466' u='c' c='_Z16SplitOpsAndApplyRN4llvm12SelectionDAGERKNS_12X86SubtargetERKNS_5SDLocENS_3EVTENS_8ArrayRefINS_7SDValueEEET_b'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='19603' u='c' c='_ZNK4llvm17X86TargetLowering15getSqrtEstimateENS_7SDValueERNS_12SelectionDAGEiRiRbb'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='19632' u='c' c='_ZNK4llvm17X86TargetLowering16getRecipEstimateENS_7SDValueERNS_12SelectionDAGEiRi'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='41216' u='c' c='_ZL26combineToExtendVectorInRegPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='41250' u='c' c='_ZL26combineToExtendVectorInRegPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='41571' u='c' c='_ZL31combineVectorSizedSetCCEqualityPN4llvm6SDNodeERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetTransformInfo.cpp' l='3255' u='c' c='_ZNK4llvm10X86TTIImpl28areFunctionArgsABICompatibleEPKNS_8FunctionES3_RNS_15SmallPtrSetImplIPNS_8ArgumentEEE'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetTransformInfo.cpp' l='3256' u='c' c='_ZNK4llvm10X86TTIImpl28areFunctionArgsABICompatibleEPKNS_8FunctionES3_RNS_15SmallPtrSetImplIPNS_8ArgumentEEE'/>
