`timescale 1ns / 1ps
module Adder(input logic x,y,
             output logic out);
             
             assign out = x | y;
endmodule