# EPS Lab 07 â€“ Digital Phase-Shifted Clock Generator (VHDL)

This project contains the VHDL designs developed for **LAB07** of the course  
**Electronics Programmable Systems (EPS)**.  
The objective is to design a synchronous digital circuit that generates:

- `CLK_L`  â†’ a clock signal with frequency **CLK Ã· 16**  
- `CLK_SF` â†’ a **phase-shifted version** of `CLK_L`, where the shift is programmable over **0â€“360Â°** using a 4-bit input `DIG_DELAY`

Both designs are written for synthesis on a  
**Xilinx Spartan-3 XC3S200 (VQ100, â€“4)** FPGA device.

---

## ğŸ“ Repository Structure

```text
fpga-phase-shifted-clock/
â”œâ”€â”€ README.md
â”œâ”€â”€ docs/
â”‚   â””â”€â”€ EPS_LAB07_20220510.pdf
â””â”€â”€ src/
    â”œâ”€â”€ EPS07a.vhd     -- Part A implementation
    â””â”€â”€ LAB07B.vhd     -- Part B implementation
```

---

## ğŸ“˜ Documentation

The full lab specification is included in:

```text
docs/EPS_LAB07_20220510.pdf
```

It describes the assignment requirements, input/output behavior, timing, and FPGA target device.

---

## ğŸ§© Part A â€“ EPS07a.vhd

### Functional Description

`EPS07a` implements:

- A **clock divider** generating `CLK_L = CLK Ã· 16` from the system clock `CLK`
- A **programmable phase shifter** generating `CLK_SF`
- A `LOAD` mechanism that latches a new delay value (`DIG_DELAY`)  
  and keeps the phase constant until the next load pulse

Typical ports (names may differ slightly depending on your version):

- `CLK` â€” system clock  
- `RESET` â€” reset input  
- `DIG_DELAY(3 downto 0)` â€” 4-bit phase shift control  
- `LOAD` â€” strobe to update delay  
- `CLK_L` â€” divided clock output  
- `CLK_SF` â€” phase-shifted clock output  

### Internal Architecture (Conceptual)

- A synchronous counter divides `CLK` by 16 to generate `CLK_L`.  
- A delay/offset register defines the phase shift of `CLK_SF` relative to `CLK_L`.  
- The delay register is updated only when `LOAD` is asserted, so the phase relationship stays constant between load events.  
- All logic is synchronous to `CLK`, fully synthesizable and suitable for static timing analysis.

---

## ğŸ§© Part B â€“ LAB07B.vhd

### Purpose

`LAB07B.vhd` implements the **same external behavior** as Part A but using a **different internal design approach**.

It is used to:

- Demonstrate an alternative synchronous architecture for the same problem  
- Compare resource usage (LUTs, FFs, etc.)  
- Compare maximum clock frequency and timing margins between two valid solutions  

### Entity Behavior

Part B:

- Generates `CLK_L = CLK Ã· 16`  
- Generates `CLK_SF` with the same frequency and programmable phase shift  
- Uses the same `DIG_DELAY` and `LOAD` interface to control phase shift  
- Keeps the phase fixed until the next `LOAD`

---

## â± Waveform Diagrams (Conceptual)

The following ASCII timing diagrams illustrate the expected behavior of the design.

### 1. Clock Division: `CLK` â†’ `CLK_L = CLK Ã· 16`

```text
CLK      : â”Œâ”€â”   â”Œâ”€â”   â”Œâ”€â”   â”Œâ”€â”   â”Œâ”€â”   â”Œâ”€â”   â”Œâ”€â”   â”Œâ”€â”   â”Œâ”€â”   â”Œâ”€â”   ...
          â”‚ â”‚   â”‚ â”‚   â”‚ â”‚   â”‚ â”‚   â”‚ â”‚   â”‚ â”‚   â”‚ â”‚   â”‚ â”‚   â”‚ â”‚   â”‚ â”‚
        â”€â”€â”˜ â””â”€â”€â”€â”˜ â””â”€â”€â”€â”˜ â””â”€â”€â”€â”˜ â””â”€â”€â”€â”˜ â””â”€â”€â”€â”˜ â””â”€â”€â”€â”˜ â””â”€â”€â”€â”˜ â””â”€â”€â”€â”˜ â””â”€â”€â”€â”˜ â””â”€â”€â”€â”€

CLK_L    : â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”
          â”‚         â”‚           â”‚         â”‚
        â”€â”€â”˜         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€  (period = 16 Ã— T_CLK)
```

`CLK_L` toggles every 8 cycles of `CLK`, giving a full period of 16 `CLK` cycles.

---

### 2. Phase Shift with `DIG_DELAY`

Assume:

- `DIG_DELAY = 0` â†’ `CLK_SF` is in phase with `CLK_L`  
- `DIG_DELAY = 4` â†’ `CLK_SF` lags `CLK_L` by 4 counts (90Â° for a 16â€‘step delay)  

```text
DIG_DELAY = "0000" (0)
LOAD      : ____â”Œâ”€â”_______________________________________________
              ^  value "0000" is loaded here

CLK_L     :     â”Œâ”€â”€â”€â”€â”€â”€â”€â”       â”Œâ”€â”€â”€â”€â”€â”€â”€â”       â”Œâ”€â”€â”€â”€â”€â”€â”€â”
               â”‚       â”‚       â”‚       â”‚       â”‚       â”‚
        _______â”˜       â””_______â”˜       â””_______â”˜       â””____

CLK_SF    :     â”Œâ”€â”€â”€â”€â”€â”€â”€â”       â”Œâ”€â”€â”€â”€â”€â”€â”€â”       â”Œâ”€â”€â”€â”€â”€â”€â”€â”
               â”‚       â”‚       â”‚       â”‚       â”‚       â”‚
        _______â”˜       â””_______â”˜       â””_______â”˜       â””____
             (in phase with CLK_L when DIG_DELAY = 0)
```

Now with a nonâ€‘zero delay:

```text
DIG_DELAY = "0100" (4)
LOAD      : _____________â”Œâ”€â”_______________________________________
                          ^  value "0100" is loaded here

CLK_L     :         â”Œâ”€â”€â”€â”€â”€â”€â”€â”       â”Œâ”€â”€â”€â”€â”€â”€â”€â”       â”Œâ”€â”€â”€â”€â”€â”€â”€â”
                   â”‚       â”‚       â”‚       â”‚       â”‚       â”‚
        ___________â”˜       â””_______â”˜       â””_______â”˜       â””____

CLK_SF    :             â”Œâ”€â”€â”€â”€â”€â”€â”€â”       â”Œâ”€â”€â”€â”€â”€â”€â”€â”       â”Œâ”€â”€â”€â”€â”€â”€â”€â”
                       â”‚       â”‚       â”‚       â”‚       â”‚       â”‚
        _______________â”˜       â””_______â”˜       â””_______â”˜       â””
              <---- 4 internal delay steps ---->
                       (phase shift relative to CLK_L)
```

After `LOAD` is asserted, `CLK_SF` transitions are shifted by a number of internal counter steps proportional to `DIG_DELAY`.  
The phase relationship remains constant until the next `LOAD` pulse.

---

## â–¶ï¸ How to Use

1. Create a new FPGA project (Xilinx ISE/Vivado) targeting  
   **Spartan-3 XC3S200, VQ100, â€“4**.
2. Add into the project:
   - `src/EPS07a.vhd` for the Part A implementation, or  
   - `src/LAB07B.vhd` for the Part B implementation.
3. Set the topâ€‘level entity accordingly (`EPS07a` or `LAB07B`, depending on your code).  
4. Create a VHDL testbench to drive:
   - `CLK` (system clock)
   - `RESET`
   - `DIG_DELAY`
   - `LOAD`
5. Run behavioral simulation:
   - Verify division by 16 on `CLK_L`
   - Verify phase shift of `CLK_SF` when `DIG_DELAY` and `LOAD` change
6. Run synthesis, implementation, and timing analysis:
   - Check maximum clock frequency
   - Compare area and timing between Part A and Part B

---

## ğŸ¯ Learning Outcomes

- Synchronous digital design in VHDL  
- Clock division and clockâ€‘like signal generation  
- Programmable digital phase shifting using counters and delay logic  
- FPGA synthesis and timing analysis on a Spartanâ€‘3 device  
- Comparison of different architectures implementing the same specification

---

## ğŸ‘¤ Author

**Hamed Nahvi**
