  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer'.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-3-e'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src_files/Main_Code.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/Programming_Files/VGGHLS-TX/src_files/Main_Code.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/Auxiliary_Calculations.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/Auxiliary_Calculations.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/main_tb.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/main_tb.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_Buf2Pe.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/tb_Buf2Pe.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_Dfl_ControlLogic.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(12)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/tb_Dfl_ControlLogic.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_fcLayer.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(13)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/tb_fcLayer.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_gap.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(14)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/tb_gap.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_loadbin.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(15)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/tb_loadbin.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_maxPool.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(16)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/tb_maxPool.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_Mem2Buf.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(17)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/tb_Mem2Buf.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_parameters.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(18)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/tb_parameters.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_Top.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(19)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/tb_Top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=ConvLayer' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xcvu9p-flga2104-3-e' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/vitis-comp.json
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/2025.1/Vitis/win64/tools/vcxx/libexec/clang++"
   Compiling tb_loadbin.cpp_pre.cpp.tb.cpp
   Compiling apatb_ConvLayer.cpp
   Compiling tb_Mem2Buf.cpp_pre.cpp.tb.cpp
   Compiling tb_gap.cpp_pre.cpp.tb.cpp
   Compiling Main_Code.cpp_pre.cpp.tb.cpp
   Compiling tb_parameters.cpp_pre.cpp.tb.cpp
   Compiling Auxiliary_Calculations.cpp_pre.cpp.tb.cpp
   Compiling tb_fcLayer.cpp_pre.cpp.tb.cpp
   Compiling tb_Buf2Pe.cpp_pre.cpp.tb.cpp
   Compiling main_tb.cpp_pre.cpp.tb.cpp
   Compiling tb_maxPool.cpp_pre.cpp.tb.cpp
   Compiling tb_Top.cpp_pre.cpp.tb.cpp
   Compiling tb_Dfl_ControlLogic.cpp_pre.cpp.tb.cpp
   Compiling apatb_ConvLayer_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
*********************************************************************************  Starting Verification. ************************************************************************************
*****  Layer 1  *****
Loaded parameters in mem2Buf, layer:0
Loaded parameters in loadBiasTile, layer:0
Loaded parameters in tileClc, layer:0
Loaded parameters, layer:0
Finished mem2Buf tile:0
Finished loadBiasTile tile:0
For this tile, bit shift is 0
Finished tileClc tile:0
Finished tile:0
Finished mem2Buf tile:1
Finished loadBiasTile tile:1
For this tile, bit shift is 0
Finished tileClc tile:1
Finished tile:1

Number of out of range synth values are:854

Positions of out of range values (first 20) for synth module are:
12   14   16   18   20   22   23   25   26   27   28   29   30   31   34   35   37   39   43   44   
Values out of range (first 20) for synth module are:
17627   2259   2607   8391   19116   3964   17409   16664   1196   33548   27274   735   8542   12786   5759   30996   17028   2402   35290   18074   Number of out of range tb values are:854

Positions of out of range values (first 20) for TB are:
12   14   16   18   20   22   23   25   26   27   28   29   30   31   34   35   37   39   43   44   
Values out of range (first 20) for TB are:
17627   2259   2607   8391   19116   3964   17409   16664   1196   33548   27274   735   8542   12786   5759   30996   17028   2402   35290   18074   
*****  Layer 2  *****
Loaded parameters in mem2Buf, layer:1
Loaded parameters in loadBiasTile, layer:1
Loaded parameters in tileClc, layer:1
Loaded parameters, layer:1
Finished mem2Buf tile:0
Finished loadBiasTile tile:0
For this tile, bit shift is 0
Finished tileClc tile:0
Finished tile:0
Finished mem2Buf tile:1
Finished loadBiasTile tile:1
For this tile, bit shift is 0
Finished tileClc tile:1
Finished tile:1

Number of out of range synth values are:858

Positions of out of range values (first 20) for synth module are:
0   9   11   12   13   14   15   18   19   20   21   22   23   24   25   27   28   29   30   31   
Values out of range (first 20) for synth module are:
21707   6321   17883   28666   36670   36232   40200   56876   6222   55463   18145   24016   25188   54021   26746   61800   45285   64236   10800   9753   Number of out of range tb values are:858

Positions of out of range values (first 20) for TB are:
0   9   11   12   13   14   15   18   19   20   21   22   23   24   25   27   28   29   30   31   
Values out of range (first 20) for TB are:
21707   6321   17883   28666   36670   36232   40200   56876   6222   55463   18145   24016   25188   54021   26746   61800   45285   64236   10800   9753   
Printing first 20 elements of last output layer
   21707       0       0       0       0       0       0       0       0    6321       0   17883   28666   36670   36232   40200       0       0   56876    6222
*****  ConvLayer Test with bias + ReLu Passed!  ******

*********************************************************************************  Verification Complete. ************************************************************************************
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 3
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\Programming_Files\VGGHLS-TX\TL_Base\ConvLayer\hls\sim\verilog>set PATH= 

C:\Programming_Files\VGGHLS-TX\TL_Base\ConvLayer\hls\sim\verilog>call C:/Xilinx/2025.1/Vivado/bin/xelab xil_defaultlib.apatb_ConvLayer_top xil_defaultlib.glbl -Oenable_linking_all_libraries -prj ConvLayer.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_1_20 -L floating_point_v7_0_25 --lib "ieee_proposed=./ieee_proposed" -L uvm -relax -i ./svr -i ./axivip -i ./svtb -i ./file_agent -i ./ConvLayer_subsystem  -s ConvLayer  
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_ConvLayer_top xil_defaultlib.glbl -Oenable_linking_all_libraries -prj ConvLayer.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_20 -L floating_point_v7_0_25 --lib ieee_proposed=./ieee_proposed -L uvm -relax -i ./svr -i ./axivip -i ./svtb -i ./file_agent -i ./ConvLayer_subsystem -s ConvLayer 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_ConvLayer_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_ConvLayer_int_const_int_const_int_WtBuf_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_ConvLayer_int_const_int_const_int_WtBuf_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_dataflow_in_loop_Region2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_dataflow_in_loop_Region2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_dataflow_parent_loop_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_dataflow_parent_loop_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_entry_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_entry_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_fifo_w2_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_fifo_w2_d3_S
INFO: [VRFC 10-311] analyzing module ConvLayer_fifo_w2_d3_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_fifo_w32_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_fifo_w32_d2_S
INFO: [VRFC 10-311] analyzing module ConvLayer_fifo_w32_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_fifo_w32_d4_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_fifo_w32_d4_S
INFO: [VRFC 10-311] analyzing module ConvLayer_fifo_w32_d4_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_fifo_w3_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_fifo_w3_d2_S
INFO: [VRFC 10-311] analyzing module ConvLayer_fifo_w3_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_fifo_w3_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_fifo_w3_d3_S
INFO: [VRFC 10-311] analyzing module ConvLayer_fifo_w3_d3_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_fifo_w4_d4_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_fifo_w4_d4_S
INFO: [VRFC 10-311] analyzing module ConvLayer_fifo_w4_d4_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_fifo_w6_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_fifo_w6_d3_S
INFO: [VRFC 10-311] analyzing module ConvLayer_fifo_w6_d3_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_fifo_w7_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_fifo_w7_d3_S
INFO: [VRFC 10-311] analyzing module ConvLayer_fifo_w7_d3_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_fifo_w7_d4_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_fifo_w7_d4_S
INFO: [VRFC 10-311] analyzing module ConvLayer_fifo_w7_d4_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_fifo_w8_d4_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_fifo_w8_d4_S
INFO: [VRFC 10-311] analyzing module ConvLayer_fifo_w8_d4_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_gmem_m_axi
INFO: [VRFC 10-311] analyzing module ConvLayer_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module ConvLayer_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module ConvLayer_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module ConvLayer_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module ConvLayer_gmem_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module ConvLayer_gmem_m_axi_burst_interleave
INFO: [VRFC 10-311] analyzing module ConvLayer_gmem_m_axi_burst_sequential
INFO: [VRFC 10-311] analyzing module ConvLayer_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module ConvLayer_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module ConvLayer_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module ConvLayer_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module ConvLayer_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_loadBiasTile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_loadBiasTile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_loadBiasTile_Nof_step_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_loadBiasTile_Nof_step_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_loadBiasTile_Pipeline_BiasLoop_Tof.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_loadBiasTile_Pipeline_BiasLoop_Tof
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_loadBiasTile_Pipeline_BiasLoop_Tof_bias_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_loadBiasTile_Pipeline_BiasLoop_Tof_bias_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_loadIfMap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_loadIfMap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_loadIfMap_Pipeline_EastPad_Line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_loadIfMap_Pipeline_EastPad_Line
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_loadIfMap_Pipeline_If_Nif_If_Tiy_If_Nix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_loadIfMap_Pipeline_If_Nif_If_Tiy_If_Nix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_loadIfMap_Pipeline_NorthPad_Nif_NorthPad_wrd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_loadIfMap_Pipeline_NorthPad_Nif_NorthPad_wrd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_loadIfMap_Pipeline_SouthPad_Nif_SouthPad_wrd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_loadIfMap_Pipeline_SouthPad_Nif_SouthPad_wrd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_loadIfMap_Pipeline_WestPad_Line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_loadIfMap_Pipeline_WestPad_Line
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_loadIfMap_row_1map_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_loadIfMap_row_1map_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_loadIfMap_tiy_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_loadIfMap_tiy_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_loadWtMap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_loadWtMap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_loadWtMap_Nif_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_loadWtMap_Nif_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_loadWtMap_Pipeline_WtLoop_Tof_WtLoop_Nif_WtLoop_Nky_WtLoop_Nkx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_loadWtMap_Pipeline_WtLoop_Tof_WtLoop_Nif_WtLoop_Nky_WtLoop_Nkx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_loadWtMap_Tof_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_loadWtMap_Tof_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_mac_muladd_3ns_2ns_8ns_8_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_mac_muladd_3ns_2ns_8ns_8_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module ConvLayer_mac_muladd_3ns_2ns_8ns_8_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_mac_muladd_4ns_4ns_32s_33_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_mac_muladd_4ns_4ns_32s_33_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module ConvLayer_mac_muladd_4ns_4ns_32s_33_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_mac_muladd_6ns_4ns_3ns_9_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_mac_muladd_6ns_4ns_3ns_9_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module ConvLayer_mac_muladd_6ns_4ns_3ns_9_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_mac_muladd_6ns_4ns_7s_9_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_mac_muladd_6ns_4ns_7s_9_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module ConvLayer_mac_muladd_6ns_4ns_7s_9_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_mem2Buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_mem2Buf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_mem2Buf_noy_step_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_mem2Buf_noy_step_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_mul_32ns_32ns_36_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_mul_32ns_32ns_36_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_mul_32s_10ns_42_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_mul_32s_10ns_42_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_mul_32s_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_mul_32s_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_mul_32s_3ns_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_mul_32s_3ns_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_mul_32s_4ns_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_mul_32s_4ns_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_mul_32s_5s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_mul_32s_5s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_mul_33s_32ns_62_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_mul_33s_32ns_62_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_mul_33s_4ns_37_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_mul_33s_4ns_37_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_mul_37s_4ns_41_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_mul_37s_4ns_41_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_mul_3ns_3ns_5_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_mul_3ns_3ns_5_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_mul_3ns_3ns_6_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_mul_3ns_3ns_6_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_mul_4ns_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_mul_4ns_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_mul_4ns_3ns_6_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_mul_4ns_3ns_6_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_mul_4ns_3ns_7_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_mul_4ns_3ns_7_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_mul_4ns_4ns_8_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_mul_4ns_4ns_8_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_mul_4ns_8ns_11_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_mul_4ns_8ns_11_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_mul_4ns_8ns_12_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_mul_4ns_8ns_12_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_mul_5ns_2ns_6_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_mul_5ns_2ns_6_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_mul_5s_4ns_5_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_mul_5s_4ns_5_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_mul_8ns_4ns_11_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_mul_8ns_4ns_11_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_nofFirst_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_nofFirst_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_nofy_step_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_nofy_step_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_Pe2Buf4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_Pe2Buf4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_Pe2Buf4_Pipeline_loop_Pe2Buf_PofBankStep_loop_Pe2Buf_Poy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_Pe2Buf4_Pipeline_loop_Pe2Buf_PofBankStep_loop_Pe2Buf_Poy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_p_ZZ9ConvLayerPKiS0_PiE5InBuf_0_0_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_p_ZZ9ConvLayerPKiS0_PiE5InBuf_0_0_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_p_ZZ9ConvLayerPKiS0_PiE6OutBuf_0_0_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_p_ZZ9ConvLayerPKiS0_PiE6OutBuf_0_0_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_sparsemux_13_4_8_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_sparsemux_13_4_8_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_sparsemux_7_2_31_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_sparsemux_7_2_31_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_sparsemux_7_2_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_sparsemux_7_2_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_sparsemux_9_3_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_sparsemux_9_3_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_storeMap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_storeMap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_storeMap_Pipeline_Loop_Tof_Loop_Toy_Loop_Tox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_storeMap_Pipeline_Loop_Tof_Loop_Toy_Loop_Tox
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_tileClc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_tileClc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_tileClc_pe2buf_addr_offset1_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_tileClc_pe2buf_addr_offset1_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_tileClc_pe2buf_addr_offset2_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_tileClc_pe2buf_addr_offset2_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_tileClc_pe2buf_addr_offset3_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_tileClc_pe2buf_addr_offset3_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_tileClc_toy_step_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_tileClc_toy_step_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_tileClc_wndclc_loop_limit_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_tileClc_wndclc_loop_limit_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_tileClc_wtbuf2pe_loop_limit_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_tileClc_wtbuf2pe_loop_limit_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_Toy_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_Toy_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_urem_4ns_3ns_2_8_seq_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_urem_4ns_3ns_2_8_seq_1_divseq
INFO: [VRFC 10-311] analyzing module ConvLayer_urem_4ns_3ns_2_8_seq_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_wndClc_ctrl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_wndClc_ctrl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_wndClc_Dfl3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_wndClc_Dfl3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_wndClc_Dfl3_Pipeline_Region1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_wndClc_Dfl3_Pipeline_Region1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/file_agent/file_agent_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/axivip/axi_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/axivip/axi_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_subsystem/ConvLayer_subsystem_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/svtb/misc_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/svtb/sv_module_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sv_module_top
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_sv_module_top_sv
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling package xil_defaultlib.axi_pkg
Compiling package xil_defaultlib.ConvLayer_subsystem_pkg
Compiling package xil_defaultlib.file_agent_pkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.ConvLayer_nofFirst_ROM_AUTO_1R
Compiling module xil_defaultlib.ConvLayer_loadWtMap_Nif_rom_ROM_...
Compiling module xil_defaultlib.ConvLayer_loadIfMap_row_1map_rom...
Compiling module xil_defaultlib.ConvLayer_p_ZZ9ConvLayerPKiS0_Pi...
Compiling module xil_defaultlib.ConvLayer_ConvLayer_int_const_in...
Compiling module xil_defaultlib.ConvLayer_mem2Buf_noy_step_rom_R...
Compiling module xil_defaultlib.ConvLayer_Toy_rom_ROM_AUTO_1R
Compiling module xil_defaultlib.ConvLayer_p_ZZ9ConvLayerPKiS0_Pi...
Compiling module xil_defaultlib.ConvLayer_nofy_step_rom_ROM_AUTO...
Compiling module xil_defaultlib.ConvLayer_loadIfMap_tiy_rom_ROM_...
Compiling module xil_defaultlib.ConvLayer_mul_33s_32ns_62_1_1(NU...
Compiling module xil_defaultlib.ConvLayer_mac_muladd_4ns_4ns_32s...
Compiling module xil_defaultlib.ConvLayer_mac_muladd_4ns_4ns_32s...
Compiling module xil_defaultlib.ConvLayer_flow_control_loop_pipe...
Compiling module xil_defaultlib.ConvLayer_loadIfMap_Pipeline_If_...
Compiling module xil_defaultlib.ConvLayer_mac_muladd_6ns_4ns_3ns...
Compiling module xil_defaultlib.ConvLayer_mac_muladd_6ns_4ns_3ns...
Compiling module xil_defaultlib.ConvLayer_loadIfMap_Pipeline_Nor...
Compiling module xil_defaultlib.ConvLayer_mac_muladd_6ns_4ns_7s_...
Compiling module xil_defaultlib.ConvLayer_mac_muladd_6ns_4ns_7s_...
Compiling module xil_defaultlib.ConvLayer_loadIfMap_Pipeline_Sou...
Compiling module xil_defaultlib.ConvLayer_loadIfMap_Pipeline_Wes...
Compiling module xil_defaultlib.ConvLayer_loadIfMap_Pipeline_Eas...
Compiling module xil_defaultlib.ConvLayer_mul_32ns_32ns_36_1_1(N...
Compiling module xil_defaultlib.ConvLayer_mul_3ns_3ns_6_1_1(NUM_...
Compiling module xil_defaultlib.ConvLayer_mul_4ns_4ns_8_1_1(NUM_...
Compiling module xil_defaultlib.ConvLayer_mul_4ns_8ns_12_1_1(NUM...
Compiling module xil_defaultlib.ConvLayer_mul_4ns_3ns_7_1_1(NUM_...
Compiling module xil_defaultlib.ConvLayer_urem_4ns_3ns_2_8_seq_1...
Compiling module xil_defaultlib.ConvLayer_urem_4ns_3ns_2_8_seq_1...
Compiling module xil_defaultlib.ConvLayer_loadIfMap
Compiling module xil_defaultlib.ConvLayer_loadWtMap_Tof_rom_ROM_...
Compiling module xil_defaultlib.ConvLayer_loadWtMap_Pipeline_WtL...
Compiling module xil_defaultlib.ConvLayer_mul_32s_10ns_42_1_1(NU...
Compiling module xil_defaultlib.ConvLayer_mul_4ns_32s_32_1_1(NUM...
Compiling module xil_defaultlib.ConvLayer_mul_8ns_4ns_11_1_1(NUM...
Compiling module xil_defaultlib.ConvLayer_mul_4ns_8ns_11_1_1(NUM...
Compiling module xil_defaultlib.ConvLayer_loadWtMap
Compiling module xil_defaultlib.ConvLayer_mul_32s_5s_32_1_1(NUM_...
Compiling module xil_defaultlib.ConvLayer_mem2Buf
Compiling module xil_defaultlib.ConvLayer_loadBiasTile_Nof_step_...
Compiling module xil_defaultlib.ConvLayer_loadBiasTile_Pipeline_...
Compiling module xil_defaultlib.ConvLayer_loadBiasTile_Pipeline_...
Compiling module xil_defaultlib.ConvLayer_mul_5s_4ns_5_1_1(NUM_S...
Compiling module xil_defaultlib.ConvLayer_mul_5ns_2ns_6_1_1(NUM_...
Compiling module xil_defaultlib.ConvLayer_loadBiasTile
Compiling module xil_defaultlib.ConvLayer_tileClc_wndclc_loop_li...
Compiling module xil_defaultlib.ConvLayer_tileClc_wtbuf2pe_loop_...
Compiling module xil_defaultlib.ConvLayer_tileClc_toy_step_rom_R...
Compiling module xil_defaultlib.ConvLayer_tileClc_pe2buf_addr_of...
Compiling module xil_defaultlib.ConvLayer_tileClc_pe2buf_addr_of...
Compiling module xil_defaultlib.ConvLayer_tileClc_pe2buf_addr_of...
Compiling module xil_defaultlib.ConvLayer_entry_proc
Compiling module xil_defaultlib.ConvLayer_mul_32s_3ns_32_1_1(NUM...
Compiling module xil_defaultlib.ConvLayer_wndClc_ctrl2
Compiling module xil_defaultlib.ConvLayer_mul_32s_32s_32_1_1(NUM...
Compiling module xil_defaultlib.ConvLayer_sparsemux_9_3_32_1_1(d...
Compiling module xil_defaultlib.ConvLayer_sparsemux_7_2_32_1_1(d...
Compiling module xil_defaultlib.ConvLayer_wndClc_Dfl3_Pipeline_R...
Compiling module xil_defaultlib.ConvLayer_mul_3ns_3ns_5_1_1(NUM_...
Compiling module xil_defaultlib.ConvLayer_fifo_w32_d4_S_ShiftReg
Compiling module xil_defaultlib.ConvLayer_fifo_w32_d4_S_default
Compiling module xil_defaultlib.ConvLayer_wndClc_Dfl3
Compiling module xil_defaultlib.ConvLayer_sparsemux_13_4_8_1_1(d...
Compiling module xil_defaultlib.ConvLayer_mac_muladd_3ns_2ns_8ns...
Compiling module xil_defaultlib.ConvLayer_mac_muladd_3ns_2ns_8ns...
Compiling module xil_defaultlib.ConvLayer_Pe2Buf4_Pipeline_loop_...
Compiling module xil_defaultlib.ConvLayer_mul_4ns_3ns_6_1_1(NUM_...
Compiling module xil_defaultlib.ConvLayer_Pe2Buf4
Compiling module xil_defaultlib.ConvLayer_fifo_w3_d3_S_ShiftReg
Compiling module xil_defaultlib.ConvLayer_fifo_w3_d3_S_default
Compiling module xil_defaultlib.ConvLayer_fifo_w6_d3_S_ShiftReg
Compiling module xil_defaultlib.ConvLayer_fifo_w6_d3_S_default
Compiling module xil_defaultlib.ConvLayer_fifo_w7_d3_S_ShiftReg
Compiling module xil_defaultlib.ConvLayer_fifo_w7_d3_S_default
Compiling module xil_defaultlib.ConvLayer_fifo_w4_d4_S_ShiftReg
Compiling module xil_defaultlib.ConvLayer_fifo_w4_d4_S_default
Compiling module xil_defaultlib.ConvLayer_fifo_w7_d4_S_ShiftReg
Compiling module xil_defaultlib.ConvLayer_fifo_w7_d4_S_default
Compiling module xil_defaultlib.ConvLayer_fifo_w8_d4_S_ShiftReg
Compiling module xil_defaultlib.ConvLayer_fifo_w8_d4_S_default
Compiling module xil_defaultlib.ConvLayer_fifo_w2_d3_S_ShiftReg
Compiling module xil_defaultlib.ConvLayer_fifo_w2_d3_S_default
Compiling module xil_defaultlib.ConvLayer_fifo_w3_d2_S_ShiftReg
Compiling module xil_defaultlib.ConvLayer_fifo_w3_d2_S_default
Compiling module xil_defaultlib.ConvLayer_fifo_w32_d2_S_ShiftReg
Compiling module xil_defaultlib.ConvLayer_fifo_w32_d2_S_default
Compiling module xil_defaultlib.ConvLayer_dataflow_in_loop_Regio...
Compiling module xil_defaultlib.ConvLayer_dataflow_parent_loop_p...
Compiling module xil_defaultlib.ConvLayer_tileClc
Compiling module xil_defaultlib.ConvLayer_mul_33s_4ns_37_1_1(NUM...
Compiling module xil_defaultlib.ConvLayer_mul_37s_4ns_41_1_1(NUM...
Compiling module xil_defaultlib.ConvLayer_sparsemux_7_2_31_1_1(d...
Compiling module xil_defaultlib.ConvLayer_storeMap_Pipeline_Loop...
Compiling module xil_defaultlib.ConvLayer_mul_32s_4ns_32_1_1(NUM...
Compiling module xil_defaultlib.ConvLayer_storeMap
Compiling module xil_defaultlib.ConvLayer_control_s_axi
Compiling module xil_defaultlib.ConvLayer_gmem_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.ConvLayer_gmem_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.ConvLayer_gmem_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.ConvLayer_gmem_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.ConvLayer_gmem_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.ConvLayer_gmem_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.ConvLayer_gmem_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.ConvLayer_gmem_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.ConvLayer_gmem_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.ConvLayer_gmem_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.ConvLayer_gmem_m_axi_store(CONSE...
Compiling module xil_defaultlib.ConvLayer_gmem_m_axi_mem(MEM_STY...
Compiling module xil_defaultlib.ConvLayer_gmem_m_axi_fifo(MEM_ST...
Compiling module xil_defaultlib.ConvLayer_gmem_m_axi_load(NUM_RE...
Compiling module xil_defaultlib.ConvLayer_gmem_m_axi_reg_slice(D...
Compiling module xil_defaultlib.ConvLayer_gmem_m_axi_burst_seque...
Compiling module xil_defaultlib.ConvLayer_gmem_m_axi_reg_slice(D...
Compiling module xil_defaultlib.ConvLayer_gmem_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.ConvLayer_gmem_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.ConvLayer_gmem_m_axi_reg_slice(D...
Compiling module xil_defaultlib.ConvLayer_gmem_m_axi_throttle(CO...
Compiling module xil_defaultlib.ConvLayer_gmem_m_axi_reg_slice(D...
Compiling module xil_defaultlib.ConvLayer_gmem_m_axi_write(CONSE...
Compiling module xil_defaultlib.ConvLayer_gmem_m_axi_reg_slice(D...
Compiling module xil_defaultlib.ConvLayer_gmem_m_axi_read(C_USER...
Compiling module xil_defaultlib.ConvLayer_gmem_m_axi(C_M_AXI_ADD...
Compiling module xil_defaultlib.ConvLayer
Compiling module xil_defaultlib.misc_interface_default
Compiling module xil_defaultlib.axi_if(ADDR_WIDTH=64,STRB_WIDTH=...
Compiling module xil_defaultlib.axi_if(ADDR_WIDTH=6,STRB_WIDTH=4...
Compiling module xil_defaultlib.sv_module_top
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(IN_CHA...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...
Compiling module xil_defaultlib.AESL_deadlock_report_unit_defaul...
Compiling module xil_defaultlib.AESL_deadlock_detector_2
Compiling module xil_defaultlib.df_fifo_intf_default
Compiling module xil_defaultlib.df_process_intf_default
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.df_loop_intf_default
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=13)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_ConvLayer_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot ConvLayer

****** xsim v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sun Aug 10 13:08:59 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/ConvLayer/xsim_script.tcl
# xsim {ConvLayer} -testplusarg UVM_VERBOSITY=UVM_NONE -testplusarg UVM_TESTNAME=ConvLayer_test_lib -testplusarg UVM_TIMEOUT=20000000000000 -autoloadwcfg -tclbatch {ConvLayer.tcl}
Time resolution is 1 ps
source ConvLayer.tcl
## run all
UVM_INFO C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18648) @ 0: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
UVM_INFO C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18752) @ 0: reporter [UVMTOP] UVM testbench topology:
--------------------------------------------------------------------------------------
Name                         Type                              Size  Value            
--------------------------------------------------------------------------------------
uvm_test_top                 ConvLayer_test_lib                -     @368             
  top_env                    ConvLayer_env                     -     @379             
    ConvLayer_virtual_sqr    ConvLayer_virtual_sequencer       -     @523             
      rsp_export             uvm_analysis_export               -     @532             
      seq_item_export        uvm_seq_item_pull_imp             -     @650             
      arbitration_queue      array                             0     -                
      lock_queue             array                             0     -                
      num_last_reqs          integral                          32    'd1              
      num_last_rsps          integral                          32    'd1              
    axi_lite_control         uvm_env                           -     @432             
      item_rtr_port          uvm_analysis_port                 -     @451             
      item_wtr_port          uvm_analysis_port                 -     @441             
      master                 uvm_agent                         -     @849             
        ardrv                uvm_driver #(REQ,RSP)             -     @1524            
          item_read_imp      uvm_analysis_port                 -     @1553            
          rsp_port           uvm_analysis_port                 -     @1543            
          seq_item_port      uvm_seq_item_pull_port            -     @1533            
          m_num_sent         integral                          32    'h0              
        arsqr                axi_sequencer                     -     @1563            
          rsp_export         uvm_analysis_export               -     @1572            
          seq_item_export    uvm_seq_item_pull_imp             -     @1690            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        awdrv                uvm_driver #(REQ,RSP)             -     @996             
          item_read_imp      uvm_analysis_port                 -     @1025            
          rsp_port           uvm_analysis_port                 -     @1015            
          seq_item_port      uvm_seq_item_pull_port            -     @1005            
          m_num_sent         integral                          32    'h0              
        awsqr                axi_sequencer                     -     @1035            
          rsp_export         uvm_analysis_export               -     @1044            
          seq_item_export    uvm_seq_item_pull_imp             -     @1162            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        bdrv                 uvm_driver #(REQ,RSP)             -     @1348            
          item_read_imp      uvm_analysis_port                 -     @1377            
          rsp_port           uvm_analysis_port                 -     @1367            
          seq_item_port      uvm_seq_item_pull_port            -     @1357            
          m_num_sent         integral                          32    'h0              
        bsqr                 axi_sequencer                     -     @1387            
          rsp_export         uvm_analysis_export               -     @1396            
          seq_item_export    uvm_seq_item_pull_imp             -     @1514            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        rdrv                 uvm_driver #(REQ,RSP)             -     @1700            
          item_read_imp      uvm_analysis_port                 -     @1729            
          rsp_port           uvm_analysis_port                 -     @1719            
          seq_item_port      uvm_seq_item_pull_port            -     @1709            
          m_num_sent         integral                          32    'h0              
        rsqr                 axi_sequencer                     -     @1739            
          rsp_export         uvm_analysis_export               -     @1748            
          seq_item_export    uvm_seq_item_pull_imp             -     @1866            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        wdrv                 uvm_driver #(REQ,RSP)             -     @1172            
          item_read_imp      uvm_analysis_port                 -     @1201            
          rsp_port           uvm_analysis_port                 -     @1191            
          seq_item_port      uvm_seq_item_pull_port            -     @1181            
          m_num_sent         integral                          32    'h0              
        wsqr                 axi_sequencer                     -     @1211            
          rsp_export         uvm_analysis_export               -     @1220            
          seq_item_export    uvm_seq_item_pull_imp             -     @1338            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
      monitor                uvm_monitor                       -     @671             
        item_ar2r_port       uvm_analysis_port                 -     @740             
        item_ar_port         uvm_analysis_port                 -     @710             
        item_aw2b_port       uvm_analysis_port                 -     @730             
        item_aw_port         uvm_analysis_port                 -     @680             
        item_b_port          uvm_analysis_port                 -     @700             
        item_r_port          uvm_analysis_port                 -     @720             
        item_w_port          uvm_analysis_port                 -     @690             
        checks_enable        integral                          1     'h1              
        coverage_enable      integral                          1     'h1              
      state                  axi_state                         -     @750             
        ar2r_imp             uvm_analysis_imp_ar2r             -     @819             
        ar_imp               uvm_analysis_imp_ar               -     @789             
        aw2b_imp             uvm_analysis_imp_aw2b             -     @809             
        aw_imp               uvm_analysis_imp_aw               -     @759             
        b_imp                uvm_analysis_imp_b                -     @779             
        item_rtr_port        uvm_analysis_port                 -     @839             
        item_wtr_port        uvm_analysis_port                 -     @829             
        r_imp                uvm_analysis_imp_r                -     @799             
        w_imp                uvm_analysis_imp_w                -     @769             
        avg_rate             integral                          32    'h0              
        exp_rate             integral                          32    'h0              
        win_size             integral                          32    'h0              
        bqnum_for_slaseq     integral                          32    'h0              
        rq_from_model_num    integral                          32    'h0              
      vsqr                   axi_virtual_sequencer             -     @858             
        rsp_export           uvm_analysis_export               -     @867             
        seq_item_export      uvm_seq_item_pull_imp             -     @985             
        arbitration_queue    array                             0     -                
        lock_queue           array                             0     -                
        num_last_reqs        integral                          32    'd1              
        num_last_rsps        integral                          32    'd1              
      cfg                    axi_cfg                           -     @395             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    MASTER           
        write_latency_mode   latency_mode_enum                 32    CHANNEL_FIRST    
        read_latency_mode    latency_mode_enum                 32    CHANNEL_FIRST    
        clatency             axi_latency                       -     @430             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
    axi_master_gmem          uvm_env                           -     @401             
      item_rtr_port          uvm_analysis_port                 -     @420             
      item_wtr_port          uvm_analysis_port                 -     @410             
      monitor                uvm_monitor                       -     @1949            
        item_ar2r_port       uvm_analysis_port                 -     @2018            
        item_ar_port         uvm_analysis_port                 -     @1988            
        item_aw2b_port       uvm_analysis_port                 -     @2008            
        item_aw_port         uvm_analysis_port                 -     @1958            
        item_b_port          uvm_analysis_port                 -     @1978            
        item_r_port          uvm_analysis_port                 -     @1998            
        item_w_port          uvm_analysis_port                 -     @1968            
        checks_enable        integral                          1     'h1              
        coverage_enable      integral                          1     'h1              
      slave                  uvm_agent                         -     @2127            
        ardrv                uvm_driver #(REQ,RSP)             -     @2804            
          item_read_imp      uvm_analysis_port                 -     @2833            
          rsp_port           uvm_analysis_port                 -     @2823            
          seq_item_port      uvm_seq_item_pull_port            -     @2813            
          m_num_sent         integral                          32    'h0              
        arsqr                axi_sequencer                     -     @2843            
          rsp_export         uvm_analysis_export               -     @2852            
          seq_item_export    uvm_seq_item_pull_imp             -     @2970            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        awdrv                uvm_driver #(REQ,RSP)             -     @2276            
          item_read_imp      uvm_analysis_port                 -     @2305            
          rsp_port           uvm_analysis_port                 -     @2295            
          seq_item_port      uvm_seq_item_pull_port            -     @2285            
          m_num_sent         integral                          32    'h0              
        awsqr                axi_sequencer                     -     @2315            
          rsp_export         uvm_analysis_export               -     @2324            
          seq_item_export    uvm_seq_item_pull_imp             -     @2442            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        bdrv                 uvm_driver #(REQ,RSP)             -     @2628            
          item_read_imp      uvm_analysis_port                 -     @2657            
          rsp_port           uvm_analysis_port                 -     @2647            
          seq_item_port      uvm_seq_item_pull_port            -     @2637            
          m_num_sent         integral                          32    'h0              
        bsqr                 axi_sequencer                     -     @2667            
          rsp_export         uvm_analysis_export               -     @2676            
          seq_item_export    uvm_seq_item_pull_imp             -     @2794            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        rdrv                 uvm_driver #(REQ,RSP)             -     @2980            
          item_read_imp      uvm_analysis_port                 -     @3009            
          rsp_port           uvm_analysis_port                 -     @2999            
          seq_item_port      uvm_seq_item_pull_port            -     @2989            
          m_num_sent         integral                          32    'h0              
        rsqr                 axi_sequencer                     -     @3019            
          rsp_export         uvm_analysis_export               -     @3028            
          seq_item_export    uvm_seq_item_pull_imp             -     @3146            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        wdrv                 uvm_driver #(REQ,RSP)             -     @2452            
          item_read_imp      uvm_analysis_port                 -     @2481            
          rsp_port           uvm_analysis_port                 -     @2471            
          seq_item_port      uvm_seq_item_pull_port            -     @2461            
          m_num_sent         integral                          32    'h0              
        wsqr                 axi_sequencer                     -     @2491            
          rsp_export         uvm_analysis_export               -     @2500            
          seq_item_export    uvm_seq_item_pull_imp             -     @2618            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
      state                  axi_state                         -     @2028            
        ar2r_imp             uvm_analysis_imp_ar2r             -     @2097            
        ar_imp               uvm_analysis_imp_ar               -     @2067            
        aw2b_imp             uvm_analysis_imp_aw2b             -     @2087            
        aw_imp               uvm_analysis_imp_aw               -     @2037            
        b_imp                uvm_analysis_imp_b                -     @2057            
        item_rtr_port        uvm_analysis_port                 -     @2117            
        item_wtr_port        uvm_analysis_port                 -     @2107            
        r_imp                uvm_analysis_imp_r                -     @2077            
        w_imp                uvm_analysis_imp_w                -     @2047            
        avg_rate             integral                          32    'h0              
        exp_rate             integral                          32    'h0              
        win_size             integral                          32    'h0              
        bqnum_for_slaseq     integral                          32    'h0              
        rq_from_model_num    integral                          32    'h0              
      vsqr                   axi_virtual_sequencer             -     @2136            
        rsp_export           uvm_analysis_export               -     @2145            
        seq_item_export      uvm_seq_item_pull_imp             -     @2263            
        arbitration_queue    array                             0     -                
        lock_queue           array                             0     -                
        num_last_reqs        integral                          32    'd1              
        num_last_rsps        integral                          32    'd1              
      cfg                    axi_cfg                           -     @394             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    SLAVE            
        write_latency_mode   latency_mode_enum                 32    TRANSACTION_FIRST
        read_latency_mode    latency_mode_enum                 32    TRANSACTION_FIRST
        clatency             axi_latency                       -     @396             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
    refm                     ConvLayer_reference_model         -     @461             
      trans_num_idx          integral                          32    'h0              
    subsys_mon               ConvLayer_subsystem_monitor       -     @474             
      control_rtr_imp        uvm_analysis_imp_axi_rtr_control  -     @513             
      control_wtr_imp        uvm_analysis_imp_axi_wtr_control  -     @503             
      gmem_rtr_imp           uvm_analysis_imp_axi_rtr_gmem     -     @493             
      gmem_wtr_imp           uvm_analysis_imp_axi_wtr_gmem     -     @483             
      scbd                   ConvLayer_scoreboard              -     @3227            
        refm                 ConvLayer_reference_model         -     @461             
          trans_num_idx      integral                          32    'h0              
    refm                     ConvLayer_reference_model         -     @461             
    ConvLayer_virtual_sqr    ConvLayer_virtual_sequencer       -     @523             
    ConvLayer_cfg            ConvLayer_config                  -     @393             
      gmem_cfg               axi_cfg                           -     @394             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    SLAVE            
        write_latency_mode   latency_mode_enum                 32    TRANSACTION_FIRST
        read_latency_mode    latency_mode_enum                 32    TRANSACTION_FIRST
        clatency             axi_latency                       -     @396             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
      control_cfg            axi_cfg                           -     @395             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    MASTER           
        write_latency_mode   latency_mode_enum                 32    CHANNEL_FIRST    
        read_latency_mode    latency_mode_enum                 32    CHANNEL_FIRST    
        clatency             axi_latency                       -     @430             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
      check_ena              integral                          32    'h0              
      cover_ena              integral                          32    'h0              
--------------------------------------------------------------------------------------

UVM_INFO C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 2 [0.00%] @ "125000"
// RTL Simulation : 1 / 2 [100.00%] @ "44155000"
// RTL Simulation : 2 / 2 [100.00%] @ "135555000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 135605 ns : File "C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 18699
## quit
INFO: [Common 17-206] Exiting xsim at Sun Aug 10 13:09:09 2025...
INFO: [COSIM 212-316] Starting C post checking ...
*********************************************************************************  Starting Verification. ************************************************************************************
*****  Layer 1  *****

Number of out of range synth values are:854

Positions of out of range values (first 20) for synth module are:
12   14   16   18   20   22   23   25   26   27   28   29   30   31   34   35   37   39   43   44   
Values out of range (first 20) for synth module are:
17627   2259   2607   8391   19116   3964   17409   16664   1196   33548   27274   735   8542   12786   5759   30996   17028   2402   35290   18074   Number of out of range tb values are:854

Positions of out of range values (first 20) for TB are:
12   14   16   18   20   22   23   25   26   27   28   29   30   31   34   35   37   39   43   44   
Values out of range (first 20) for TB are:
17627   2259   2607   8391   19116   3964   17409   16664   1196   33548   27274   735   8542   12786   5759   30996   17028   2402   35290   18074   
*****  Layer 2  *****

Number of out of range synth values are:858

Positions of out of range values (first 20) for synth module are:
0   9   11   12   13   14   15   18   19   20   21   22   23   24   25   27   28   29   30   31   
Values out of range (first 20) for synth module are:
21707   6321   17883   28666   36670   36232   40200   56876   6222   55463   18145   24016   25188   54021   26746   61800   45285   64236   10800   9753   Number of out of range tb values are:858

Positions of out of range values (first 20) for TB are:
0   9   11   12   13   14   15   18   19   20   21   22   23   24   25   27   28   29   30   31   
Values out of range (first 20) for TB are:
21707   6321   17883   28666   36670   36232   40200   56876   6222   55463   18145   24016   25188   54021   26746   61800   45285   64236   10800   9753   
Printing first 20 elements of last output layer
   21707       0       0       0       0       0       0       0       0    6321       0   17883   28666   36670   36232   40200       0       0   56876    6222
*****  ConvLayer Test with bias + ReLu Passed!  ******

*********************************************************************************  Verification Complete. ************************************************************************************
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-112] Total CPU user time: 10 seconds. Total CPU system time: 3 seconds. Total elapsed time: 155.729 seconds; peak allocated memory: 226.234 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 2m 40s
