	component lab5CPU is
		port (
			character_recieved_input_external_connection_export : in  std_logic                     := 'X';             -- export
			character_sent_input_external_connection_export     : in  std_logic                     := 'X';             -- export
			clk_clk                                             : in  std_logic                     := 'X';             -- clk
			led_output_external_connection_export               : out std_logic_vector(7 downto 0);                     -- export
			load_output_external_connection_export              : out std_logic;                                        -- export
			parallel_input_external_connection_export           : in  std_logic_vector(9 downto 0)  := (others => 'X'); -- export
			parallel_output_external_connection_export          : out std_logic_vector(9 downto 0);                     -- export
			reset_reset_n                                       : in  std_logic                     := 'X';             -- reset_n
			sram_address_external_connection_export             : out std_logic_vector(10 downto 0);                    -- export
			sram_data_external_connection_in_port               : in  std_logic_vector(7 downto 0)  := (others => 'X'); -- in_port
			sram_data_external_connection_out_port              : out std_logic_vector(7 downto 0);                     -- out_port
			sram_enable_read_external_connection_export         : out std_logic;                                        -- export
			sram_enable_write_external_connection_export        : out std_logic;                                        -- export
			transmit_enable_output_external_connection_export   : out std_logic                                         -- export
		);
	end component lab5CPU;

