

================================================================
== Vivado HLS Report for 'split_2_hw'
================================================================
* Date:           Mon Jul  3 14:35:02 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Test_Folder_Special
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.680|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    5|   68|    5|   68|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+--------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name| min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+--------+----------+
        |- Loop 1  |    3|   66|         3|          1|          1| 1 ~ 64 |    yes   |
        +----------+-----+-----+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%mode_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %mode)"   --->   Operation 6 'read' 'mode_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%start_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %start)"   --->   Operation 7 'read' 'start_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty = trunc i12 %start_read to i11"   --->   Operation 8 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %.preheader" [Chacha/chacha.cpp:54]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.16>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten17 = phi i7 [ 0, %0 ], [ %add_ln54, %hls_label_4_end ]" [Chacha/chacha.cpp:54]   --->   Operation 10 'phi' 'indvar_flatten17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %select_ln59_2, %hls_label_4_end ]" [Chacha/chacha.cpp:59]   --->   Operation 11 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i6 [ 0, %0 ], [ %select_ln55, %hls_label_4_end ]" [Chacha/chacha.cpp:55]   --->   Operation 12 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ 0, %0 ], [ %select_ln59_4, %hls_label_4_end ]" [Chacha/chacha.cpp:59]   --->   Operation 13 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%count1_2 = phi i11 [ %empty, %0 ], [ %count1, %hls_label_4_end ]"   --->   Operation 14 'phi' 'count1_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%count2 = phi i8 [ 2, %0 ], [ %add_ln56, %hls_label_4_end ]" [Chacha/chacha.cpp:56]   --->   Operation 15 'phi' 'count2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%k_0 = phi i4 [ 6, %0 ], [ %k, %hls_label_4_end ]"   --->   Operation 16 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.48ns)   --->   "%icmp_ln54 = icmp eq i7 %indvar_flatten17, -64" [Chacha/chacha.cpp:54]   --->   Operation 17 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.87ns)   --->   "%add_ln54 = add i7 %indvar_flatten17, 1" [Chacha/chacha.cpp:54]   --->   Operation 18 'add' 'add_ln54' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54, label %.loopexit, label %hls_label_4_begin" [Chacha/chacha.cpp:54]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.65ns)   --->   "%i = add i3 1, %i_0" [Chacha/chacha.cpp:54]   --->   Operation 20 'add' 'i' <Predicate = (!icmp_ln54)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.42ns)   --->   "%icmp_ln55 = icmp eq i6 %indvar_flatten, 16" [Chacha/chacha.cpp:55]   --->   Operation 21 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln54)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.98ns)   --->   "%select_ln59 = select i1 %icmp_ln55, i3 0, i3 %j_0" [Chacha/chacha.cpp:59]   --->   Operation 22 'select' 'select_ln59' <Predicate = (!icmp_ln54)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node select_ln59_3)   --->   "%select_ln59_1 = select i1 %icmp_ln55, i4 6, i4 %k_0" [Chacha/chacha.cpp:59]   --->   Operation 23 'select' 'select_ln59_1' <Predicate = (!icmp_ln54)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.98ns)   --->   "%select_ln59_2 = select i1 %icmp_ln55, i3 %i, i3 %i_0" [Chacha/chacha.cpp:59]   --->   Operation 24 'select' 'select_ln59_2' <Predicate = (!icmp_ln54)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node or_ln59)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %k_0, i32 3)" [Chacha/chacha.cpp:56]   --->   Operation 25 'bitselect' 'tmp_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node or_ln59)   --->   "%xor_ln56 = xor i1 %tmp_1, true" [Chacha/chacha.cpp:56]   --->   Operation 26 'xor' 'xor_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln59 = or i1 %icmp_ln55, %xor_ln56" [Chacha/chacha.cpp:59]   --->   Operation 27 'or' 'or_ln59' <Predicate = (!icmp_ln54)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.65ns)   --->   "%j = add i3 1, %select_ln59" [Chacha/chacha.cpp:55]   --->   Operation 28 'add' 'j' <Predicate = (!icmp_ln54)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln59_3 = select i1 %or_ln59, i4 %select_ln59_1, i4 6" [Chacha/chacha.cpp:59]   --->   Operation 29 'select' 'select_ln59_3' <Predicate = (!icmp_ln54)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.98ns)   --->   "%select_ln59_4 = select i1 %or_ln59, i3 %select_ln59, i3 %j" [Chacha/chacha.cpp:59]   --->   Operation 30 'select' 'select_ln59_4' <Predicate = (!icmp_ln54)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.55ns)   --->   "%icmp_ln62 = icmp eq i8 %count2, 110" [Chacha/chacha.cpp:62]   --->   Operation 31 'icmp' 'icmp_ln62' <Predicate = (!icmp_ln54)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.97ns)   --->   "%and_ln62 = and i1 %icmp_ln62, %mode_read" [Chacha/chacha.cpp:62]   --->   Operation 32 'and' 'and_ln62' <Predicate = (!icmp_ln54)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.73ns)   --->   "%k = add i4 %select_ln59_3, -2" [Chacha/chacha.cpp:56]   --->   Operation 33 'add' 'k' <Predicate = (!icmp_ln54 & !and_ln62)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.82ns)   --->   "%add_ln55_1 = add i6 %indvar_flatten, 1" [Chacha/chacha.cpp:55]   --->   Operation 34 'add' 'add_ln55_1' <Predicate = (!icmp_ln54 & !and_ln62)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.18ns)   --->   "%select_ln55 = select i1 %icmp_ln55, i6 1, i6 %add_ln55_1" [Chacha/chacha.cpp:55]   --->   Operation 35 'select' 'select_ln55' <Predicate = (!icmp_ln54 & !and_ln62)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.91ns)   --->   "%add_ln56 = add i8 %count2, 2" [Chacha/chacha.cpp:56]   --->   Operation 36 'add' 'add_ln56' <Predicate = (!icmp_ln54 & !and_ln62)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.68>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %select_ln59_2, i2 0)" [Chacha/chacha.cpp:59]   --->   Operation 37 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i5 %tmp_s to i6" [Chacha/chacha.cpp:59]   --->   Operation 38 'zext' 'zext_ln59' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln59_1 = zext i3 %select_ln59_4 to i6" [Chacha/chacha.cpp:59]   --->   Operation 39 'zext' 'zext_ln59_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.78ns)   --->   "%add_ln59 = add i6 %zext_ln59_1, %zext_ln59" [Chacha/chacha.cpp:59]   --->   Operation 40 'add' 'add_ln59' <Predicate = (!icmp_ln54)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln59_2 = zext i6 %add_ln59 to i9" [Chacha/chacha.cpp:59]   --->   Operation 41 'zext' 'zext_ln59_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%p_shl_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln59, i3 0)" [Chacha/chacha.cpp:59]   --->   Operation 42 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.82ns)   --->   "%add_ln59_1 = add i9 %p_shl_cast, %zext_ln59_2" [Chacha/chacha.cpp:59]   --->   Operation 43 'add' 'add_ln59_1' <Predicate = (!icmp_ln54)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln60_1)   --->   "%trunc_ln56 = trunc i4 %select_ln59_3 to i3" [Chacha/chacha.cpp:56]   --->   Operation 44 'trunc' 'trunc_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln59 = sext i4 %select_ln59_3 to i9" [Chacha/chacha.cpp:59]   --->   Operation 45 'sext' 'sext_ln59' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.82ns)   --->   "%add_ln59_2 = add i9 %sext_ln59, %add_ln59_1" [Chacha/chacha.cpp:59]   --->   Operation 46 'add' 'add_ln59_2' <Predicate = (!icmp_ln54)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln59_3 = zext i9 %add_ln59_2 to i64" [Chacha/chacha.cpp:59]   --->   Operation 47 'zext' 'zext_ln59_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%state_matrix_addr = getelementptr [144 x i8]* %state_matrix, i64 0, i64 %zext_ln59_3" [Chacha/chacha.cpp:59]   --->   Operation 48 'getelementptr' 'state_matrix_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (3.25ns)   --->   "%state_matrix_load = load i8* %state_matrix_addr, align 1" [Chacha/chacha.cpp:59]   --->   Operation 49 'load' 'state_matrix_load' <Predicate = (!icmp_ln54)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 750> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln60_1)   --->   "%or_ln60 = or i3 %trunc_ln56, 1" [Chacha/chacha.cpp:60]   --->   Operation 50 'or' 'or_ln60' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node add_ln60_1)   --->   "%zext_ln60 = zext i3 %or_ln60 to i9" [Chacha/chacha.cpp:60]   --->   Operation 51 'zext' 'zext_ln60' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln60_1 = add i9 %zext_ln60, %add_ln59_1" [Chacha/chacha.cpp:60]   --->   Operation 52 'add' 'add_ln60_1' <Predicate = (!icmp_ln54)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i9 %add_ln60_1 to i64" [Chacha/chacha.cpp:60]   --->   Operation 53 'zext' 'zext_ln60_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%state_matrix_addr_3 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 %zext_ln60_2" [Chacha/chacha.cpp:60]   --->   Operation 54 'getelementptr' 'state_matrix_addr_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 55 [2/2] (3.25ns)   --->   "%state_matrix_load_2 = load i8* %state_matrix_addr_3, align 1" [Chacha/chacha.cpp:60]   --->   Operation 55 'load' 'state_matrix_load_2' <Predicate = (!icmp_ln54)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 750> <RAM>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 64, i64 8)"   --->   Operation 56 'speclooptripcount' 'empty_55' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [Chacha/chacha.cpp:56]   --->   Operation 57 'specregionbegin' 'tmp' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Chacha/chacha.cpp:57]   --->   Operation 58 'specpipeline' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 59 [1/2] (3.25ns)   --->   "%state_matrix_load = load i8* %state_matrix_addr, align 1" [Chacha/chacha.cpp:59]   --->   Operation 59 'load' 'state_matrix_load' <Predicate = (!icmp_ln54)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 750> <RAM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln59_4 = zext i11 %count1_2 to i64" [Chacha/chacha.cpp:59]   --->   Operation 60 'zext' 'zext_ln59_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%key_stream_addr = getelementptr [750 x i8]* %key_stream, i64 0, i64 %zext_ln59_4" [Chacha/chacha.cpp:59]   --->   Operation 61 'getelementptr' 'key_stream_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (3.25ns)   --->   "store i8 %state_matrix_load, i8* %key_stream_addr, align 1" [Chacha/chacha.cpp:59]   --->   Operation 62 'store' <Predicate = (!icmp_ln54)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 750> <RAM>
ST_4 : Operation 63 [1/2] (3.25ns)   --->   "%state_matrix_load_2 = load i8* %state_matrix_addr_3, align 1" [Chacha/chacha.cpp:60]   --->   Operation 63 'load' 'state_matrix_load_2' <Predicate = (!icmp_ln54)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 750> <RAM>
ST_4 : Operation 64 [1/1] (1.63ns)   --->   "%add_ln60 = add i11 1, %count1_2" [Chacha/chacha.cpp:60]   --->   Operation 64 'add' 'add_ln60' <Predicate = (!icmp_ln54)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i11 %add_ln60 to i64" [Chacha/chacha.cpp:60]   --->   Operation 65 'zext' 'zext_ln60_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%key_stream_addr_1 = getelementptr [750 x i8]* %key_stream, i64 0, i64 %zext_ln60_1" [Chacha/chacha.cpp:60]   --->   Operation 66 'getelementptr' 'key_stream_addr_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (3.25ns)   --->   "store i8 %state_matrix_load_2, i8* %key_stream_addr_1, align 1" [Chacha/chacha.cpp:60]   --->   Operation 67 'store' <Predicate = (!icmp_ln54)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 750> <RAM>
ST_4 : Operation 68 [1/1] (1.63ns)   --->   "%count1 = add i11 2, %count1_2" [Chacha/chacha.cpp:61]   --->   Operation 68 'add' 'count1' <Predicate = (!icmp_ln54)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %and_ln62, label %.loopexit, label %hls_label_4_end" [Chacha/chacha.cpp:62]   --->   Operation 69 'br' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp)" [Chacha/chacha.cpp:65]   --->   Operation 70 'specregionend' 'empty_54' <Predicate = (!icmp_ln54 & !and_ln62)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "br label %.preheader" [Chacha/chacha.cpp:56]   --->   Operation 71 'br' <Predicate = (!icmp_ln54 & !and_ln62)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "ret void" [Chacha/chacha.cpp:68]   --->   Operation 72 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state_matrix]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ key_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ start]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mode]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
mode_read           (read             ) [ 001110]
start_read          (read             ) [ 000000]
empty               (trunc            ) [ 011110]
br_ln54             (br               ) [ 011110]
indvar_flatten17    (phi              ) [ 001000]
i_0                 (phi              ) [ 001000]
indvar_flatten      (phi              ) [ 001000]
j_0                 (phi              ) [ 001000]
count1_2            (phi              ) [ 001110]
count2              (phi              ) [ 001000]
k_0                 (phi              ) [ 001000]
icmp_ln54           (icmp             ) [ 001110]
add_ln54            (add              ) [ 011110]
br_ln54             (br               ) [ 000000]
i                   (add              ) [ 000000]
icmp_ln55           (icmp             ) [ 000000]
select_ln59         (select           ) [ 000000]
select_ln59_1       (select           ) [ 000000]
select_ln59_2       (select           ) [ 011110]
tmp_1               (bitselect        ) [ 000000]
xor_ln56            (xor              ) [ 000000]
or_ln59             (or               ) [ 000000]
j                   (add              ) [ 000000]
select_ln59_3       (select           ) [ 001100]
select_ln59_4       (select           ) [ 011110]
icmp_ln62           (icmp             ) [ 000000]
and_ln62            (and              ) [ 001110]
k                   (add              ) [ 011110]
add_ln55_1          (add              ) [ 000000]
select_ln55         (select           ) [ 011110]
add_ln56            (add              ) [ 011110]
tmp_s               (bitconcatenate   ) [ 000000]
zext_ln59           (zext             ) [ 000000]
zext_ln59_1         (zext             ) [ 000000]
add_ln59            (add              ) [ 000000]
zext_ln59_2         (zext             ) [ 000000]
p_shl_cast          (bitconcatenate   ) [ 000000]
add_ln59_1          (add              ) [ 000000]
trunc_ln56          (trunc            ) [ 000000]
sext_ln59           (sext             ) [ 000000]
add_ln59_2          (add              ) [ 000000]
zext_ln59_3         (zext             ) [ 000000]
state_matrix_addr   (getelementptr    ) [ 001010]
or_ln60             (or               ) [ 000000]
zext_ln60           (zext             ) [ 000000]
add_ln60_1          (add              ) [ 000000]
zext_ln60_2         (zext             ) [ 000000]
state_matrix_addr_3 (getelementptr    ) [ 001010]
empty_55            (speclooptripcount) [ 000000]
tmp                 (specregionbegin  ) [ 000000]
specpipeline_ln57   (specpipeline     ) [ 000000]
state_matrix_load   (load             ) [ 000000]
zext_ln59_4         (zext             ) [ 000000]
key_stream_addr     (getelementptr    ) [ 000000]
store_ln59          (store            ) [ 000000]
state_matrix_load_2 (load             ) [ 000000]
add_ln60            (add              ) [ 000000]
zext_ln60_1         (zext             ) [ 000000]
key_stream_addr_1   (getelementptr    ) [ 000000]
store_ln60          (store            ) [ 000000]
count1              (add              ) [ 011110]
br_ln62             (br               ) [ 000000]
empty_54            (specregionend    ) [ 000000]
br_ln56             (br               ) [ 011110]
ret_ln68            (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state_matrix">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_matrix"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="key_stream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key_stream"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="start">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mode">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="mode_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mode_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="start_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="12" slack="0"/>
<pin id="86" dir="0" index="1" bw="12" slack="0"/>
<pin id="87" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="start_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="state_matrix_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="9" slack="0"/>
<pin id="94" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_matrix_addr/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="8" slack="0"/>
<pin id="99" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="0" slack="0"/>
<pin id="110" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="111" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="112" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="8" slack="0"/>
<pin id="113" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_matrix_load/3 state_matrix_load_2/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="state_matrix_addr_3_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="8" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="9" slack="0"/>
<pin id="107" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_matrix_addr_3/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="key_stream_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="8" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="11" slack="0"/>
<pin id="119" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="key_stream_addr/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="10" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="0"/>
<pin id="125" dir="0" index="2" bw="0" slack="0"/>
<pin id="136" dir="0" index="4" bw="10" slack="0"/>
<pin id="137" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="138" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="139" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/4 store_ln60/4 "/>
</bind>
</comp>

<comp id="129" class="1004" name="key_stream_addr_1_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="11" slack="0"/>
<pin id="133" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="key_stream_addr_1/4 "/>
</bind>
</comp>

<comp id="142" class="1005" name="indvar_flatten17_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="7" slack="1"/>
<pin id="144" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten17 (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="indvar_flatten17_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="1"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="7" slack="0"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten17/2 "/>
</bind>
</comp>

<comp id="153" class="1005" name="i_0_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="3" slack="1"/>
<pin id="155" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="i_0_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="3" slack="0"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="164" class="1005" name="indvar_flatten_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="6" slack="1"/>
<pin id="166" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="indvar_flatten_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="6" slack="0"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="175" class="1005" name="j_0_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="3" slack="1"/>
<pin id="177" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="j_0_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="1"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="3" slack="0"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="186" class="1005" name="count1_2_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="11" slack="2"/>
<pin id="188" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="count1_2 (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="count1_2_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="11" slack="1"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="11" slack="1"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="count1_2/2 "/>
</bind>
</comp>

<comp id="196" class="1005" name="count2_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="1"/>
<pin id="198" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="count2 (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="count2_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="3" slack="1"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="8" slack="0"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="count2/2 "/>
</bind>
</comp>

<comp id="207" class="1005" name="k_0_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="4" slack="1"/>
<pin id="209" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="k_0_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="4" slack="1"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="4" slack="0"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="empty_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="12" slack="0"/>
<pin id="220" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="icmp_ln54_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="7" slack="0"/>
<pin id="224" dir="0" index="1" bw="7" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="add_ln54_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="7" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="i_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="3" slack="0"/>
<pin id="237" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="icmp_ln55_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="6" slack="0"/>
<pin id="242" dir="0" index="1" bw="6" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="select_ln59_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="3" slack="0"/>
<pin id="250" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="select_ln59_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="4" slack="0"/>
<pin id="257" dir="0" index="2" bw="4" slack="0"/>
<pin id="258" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59_1/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="select_ln59_2_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="3" slack="0"/>
<pin id="265" dir="0" index="2" bw="3" slack="0"/>
<pin id="266" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59_2/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="4" slack="0"/>
<pin id="273" dir="0" index="2" bw="3" slack="0"/>
<pin id="274" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="xor_ln56_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln56/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="or_ln59_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln59/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="j_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="3" slack="0"/>
<pin id="293" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="select_ln59_3_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="4" slack="0"/>
<pin id="299" dir="0" index="2" bw="4" slack="0"/>
<pin id="300" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59_3/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="select_ln59_4_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="3" slack="0"/>
<pin id="307" dir="0" index="2" bw="3" slack="0"/>
<pin id="308" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59_4/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="icmp_ln62_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="0" index="1" bw="8" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="and_ln62_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="1"/>
<pin id="321" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln62/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="k_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="4" slack="0"/>
<pin id="325" dir="0" index="1" bw="2" slack="0"/>
<pin id="326" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="add_ln55_1_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="6" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_1/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="select_ln55_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="6" slack="0"/>
<pin id="339" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="add_ln56_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="0"/>
<pin id="345" dir="0" index="1" bw="3" slack="0"/>
<pin id="346" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_s_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="5" slack="0"/>
<pin id="351" dir="0" index="1" bw="3" slack="1"/>
<pin id="352" dir="0" index="2" bw="1" slack="0"/>
<pin id="353" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="zext_ln59_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="5" slack="0"/>
<pin id="358" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln59_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="3" slack="1"/>
<pin id="362" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59_1/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="add_ln59_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="3" slack="0"/>
<pin id="365" dir="0" index="1" bw="5" slack="0"/>
<pin id="366" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="zext_ln59_2_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="6" slack="0"/>
<pin id="371" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59_2/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="p_shl_cast_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="9" slack="0"/>
<pin id="375" dir="0" index="1" bw="6" slack="0"/>
<pin id="376" dir="0" index="2" bw="1" slack="0"/>
<pin id="377" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="add_ln59_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="9" slack="0"/>
<pin id="383" dir="0" index="1" bw="6" slack="0"/>
<pin id="384" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59_1/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="trunc_ln56_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="4" slack="1"/>
<pin id="389" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln56/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="sext_ln59_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="4" slack="1"/>
<pin id="392" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln59/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="add_ln59_2_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="4" slack="0"/>
<pin id="395" dir="0" index="1" bw="9" slack="0"/>
<pin id="396" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59_2/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="zext_ln59_3_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="9" slack="0"/>
<pin id="401" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59_3/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="or_ln60_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="3" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln60/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="zext_ln60_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="3" slack="0"/>
<pin id="412" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="add_ln60_1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="3" slack="0"/>
<pin id="416" dir="0" index="1" bw="9" slack="0"/>
<pin id="417" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_1/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="zext_ln60_2_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="9" slack="0"/>
<pin id="422" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_2/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="zext_ln59_4_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="11" slack="2"/>
<pin id="427" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59_4/4 "/>
</bind>
</comp>

<comp id="430" class="1004" name="add_ln60_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="11" slack="2"/>
<pin id="433" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/4 "/>
</bind>
</comp>

<comp id="436" class="1004" name="zext_ln60_1_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="11" slack="0"/>
<pin id="438" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_1/4 "/>
</bind>
</comp>

<comp id="441" class="1004" name="count1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="3" slack="0"/>
<pin id="443" dir="0" index="1" bw="11" slack="2"/>
<pin id="444" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count1/4 "/>
</bind>
</comp>

<comp id="447" class="1005" name="mode_read_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="1"/>
<pin id="449" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="mode_read "/>
</bind>
</comp>

<comp id="452" class="1005" name="empty_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="11" slack="1"/>
<pin id="454" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="457" class="1005" name="icmp_ln54_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="1"/>
<pin id="459" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln54 "/>
</bind>
</comp>

<comp id="461" class="1005" name="add_ln54_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="7" slack="0"/>
<pin id="463" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln54 "/>
</bind>
</comp>

<comp id="466" class="1005" name="select_ln59_2_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="3" slack="0"/>
<pin id="468" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln59_2 "/>
</bind>
</comp>

<comp id="472" class="1005" name="select_ln59_3_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="4" slack="1"/>
<pin id="474" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln59_3 "/>
</bind>
</comp>

<comp id="478" class="1005" name="select_ln59_4_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="3" slack="0"/>
<pin id="480" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln59_4 "/>
</bind>
</comp>

<comp id="484" class="1005" name="and_ln62_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="2"/>
<pin id="486" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln62 "/>
</bind>
</comp>

<comp id="488" class="1005" name="k_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="4" slack="0"/>
<pin id="490" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="493" class="1005" name="select_ln55_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="6" slack="0"/>
<pin id="495" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln55 "/>
</bind>
</comp>

<comp id="498" class="1005" name="add_ln56_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="8" slack="0"/>
<pin id="500" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln56 "/>
</bind>
</comp>

<comp id="503" class="1005" name="state_matrix_addr_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="8" slack="1"/>
<pin id="505" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="state_matrix_addr "/>
</bind>
</comp>

<comp id="508" class="1005" name="state_matrix_addr_3_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="8" slack="1"/>
<pin id="510" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="state_matrix_addr_3 "/>
</bind>
</comp>

<comp id="513" class="1005" name="count1_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="11" slack="1"/>
<pin id="515" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="count1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="48" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="48" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="114"><net_src comp="103" pin="3"/><net_sink comp="97" pin=2"/></net>

<net id="120"><net_src comp="2" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="48" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="97" pin="3"/><net_sink comp="122" pin=1"/></net>

<net id="128"><net_src comp="115" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="134"><net_src comp="2" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="48" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="140"><net_src comp="97" pin="7"/><net_sink comp="122" pin=4"/></net>

<net id="141"><net_src comp="129" pin="3"/><net_sink comp="122" pin=2"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="14" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="14" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="195"><net_src comp="189" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="199"><net_src comp="18" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="20" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="84" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="146" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="22" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="146" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="24" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="26" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="157" pin="4"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="168" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="28" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="251"><net_src comp="240" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="14" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="179" pin="4"/><net_sink comp="246" pin=2"/></net>

<net id="259"><net_src comp="240" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="20" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="211" pin="4"/><net_sink comp="254" pin=2"/></net>

<net id="267"><net_src comp="240" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="234" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="157" pin="4"/><net_sink comp="262" pin=2"/></net>

<net id="275"><net_src comp="30" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="211" pin="4"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="32" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="282"><net_src comp="270" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="34" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="240" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="278" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="26" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="246" pin="3"/><net_sink comp="290" pin=1"/></net>

<net id="301"><net_src comp="284" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="254" pin="3"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="20" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="309"><net_src comp="284" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="246" pin="3"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="290" pin="2"/><net_sink comp="304" pin=2"/></net>

<net id="316"><net_src comp="200" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="36" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="312" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="296" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="38" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="168" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="40" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="340"><net_src comp="240" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="40" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="329" pin="2"/><net_sink comp="335" pin=2"/></net>

<net id="347"><net_src comp="200" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="18" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="354"><net_src comp="42" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="44" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="359"><net_src comp="349" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="367"><net_src comp="360" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="356" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="372"><net_src comp="363" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="378"><net_src comp="46" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="363" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="14" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="385"><net_src comp="373" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="369" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="397"><net_src comp="390" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="381" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="402"><net_src comp="393" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="408"><net_src comp="387" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="26" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="413"><net_src comp="404" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="418"><net_src comp="410" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="381" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="423"><net_src comp="414" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="428"><net_src comp="186" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="434"><net_src comp="72" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="186" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="439"><net_src comp="430" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="445"><net_src comp="74" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="186" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="450"><net_src comp="78" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="455"><net_src comp="218" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="460"><net_src comp="222" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="228" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="469"><net_src comp="262" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="471"><net_src comp="466" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="475"><net_src comp="296" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="477"><net_src comp="472" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="481"><net_src comp="304" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="483"><net_src comp="478" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="487"><net_src comp="318" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="491"><net_src comp="323" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="496"><net_src comp="335" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="501"><net_src comp="343" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="506"><net_src comp="90" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="511"><net_src comp="103" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="516"><net_src comp="441" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="189" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: key_stream | {4 }
 - Input state : 
	Port: split_2_hw : state_matrix | {3 4 }
	Port: split_2_hw : start | {1 }
	Port: split_2_hw : mode | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln54 : 1
		add_ln54 : 1
		br_ln54 : 2
		i : 1
		icmp_ln55 : 1
		select_ln59 : 2
		select_ln59_1 : 2
		select_ln59_2 : 2
		tmp_1 : 1
		xor_ln56 : 2
		or_ln59 : 2
		j : 3
		select_ln59_3 : 2
		select_ln59_4 : 2
		icmp_ln62 : 1
		and_ln62 : 2
		k : 3
		add_ln55_1 : 1
		select_ln55 : 2
		add_ln56 : 1
	State 3
		zext_ln59 : 1
		add_ln59 : 2
		zext_ln59_2 : 3
		p_shl_cast : 3
		add_ln59_1 : 4
		add_ln59_2 : 5
		zext_ln59_3 : 6
		state_matrix_addr : 7
		state_matrix_load : 8
		or_ln60 : 1
		zext_ln60 : 1
		add_ln60_1 : 5
		zext_ln60_2 : 6
		state_matrix_addr_3 : 7
		state_matrix_load_2 : 8
	State 4
		key_stream_addr : 1
		store_ln59 : 2
		zext_ln60_1 : 1
		key_stream_addr_1 : 2
		store_ln60 : 3
		empty_54 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    add_ln54_fu_228    |    0    |    15   |
|          |        i_fu_234       |    0    |    12   |
|          |        j_fu_290       |    0    |    12   |
|          |        k_fu_323       |    0    |    13   |
|          |   add_ln55_1_fu_329   |    0    |    15   |
|    add   |    add_ln56_fu_343    |    0    |    15   |
|          |    add_ln59_fu_363    |    0    |    15   |
|          |   add_ln59_1_fu_381   |    0    |    15   |
|          |   add_ln59_2_fu_393   |    0    |    15   |
|          |   add_ln60_1_fu_414   |    0    |    15   |
|          |    add_ln60_fu_430    |    0    |    13   |
|          |     count1_fu_441     |    0    |    13   |
|----------|-----------------------|---------|---------|
|          |    icmp_ln54_fu_222   |    0    |    11   |
|   icmp   |    icmp_ln55_fu_240   |    0    |    11   |
|          |    icmp_ln62_fu_312   |    0    |    11   |
|----------|-----------------------|---------|---------|
|          |   select_ln59_fu_246  |    0    |    3    |
|          |  select_ln59_1_fu_254 |    0    |    4    |
|  select  |  select_ln59_2_fu_262 |    0    |    3    |
|          |  select_ln59_3_fu_296 |    0    |    4    |
|          |  select_ln59_4_fu_304 |    0    |    3    |
|          |   select_ln55_fu_335  |    0    |    6    |
|----------|-----------------------|---------|---------|
|    xor   |    xor_ln56_fu_278    |    0    |    2    |
|----------|-----------------------|---------|---------|
|    or    |     or_ln59_fu_284    |    0    |    2    |
|          |     or_ln60_fu_404    |    0    |    0    |
|----------|-----------------------|---------|---------|
|    and   |    and_ln62_fu_318    |    0    |    2    |
|----------|-----------------------|---------|---------|
|   read   |  mode_read_read_fu_78 |    0    |    0    |
|          | start_read_read_fu_84 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |      empty_fu_218     |    0    |    0    |
|          |   trunc_ln56_fu_387   |    0    |    0    |
|----------|-----------------------|---------|---------|
| bitselect|      tmp_1_fu_270     |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|      tmp_s_fu_349     |    0    |    0    |
|          |   p_shl_cast_fu_373   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    zext_ln59_fu_356   |    0    |    0    |
|          |   zext_ln59_1_fu_360  |    0    |    0    |
|          |   zext_ln59_2_fu_369  |    0    |    0    |
|   zext   |   zext_ln59_3_fu_399  |    0    |    0    |
|          |    zext_ln60_fu_410   |    0    |    0    |
|          |   zext_ln60_2_fu_420  |    0    |    0    |
|          |   zext_ln59_4_fu_425  |    0    |    0    |
|          |   zext_ln60_1_fu_436  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   sext   |    sext_ln59_fu_390   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   230   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      add_ln54_reg_461     |    7   |
|      add_ln56_reg_498     |    8   |
|      and_ln62_reg_484     |    1   |
|      count1_2_reg_186     |   11   |
|       count1_reg_513      |   11   |
|       count2_reg_196      |    8   |
|       empty_reg_452       |   11   |
|        i_0_reg_153        |    3   |
|     icmp_ln54_reg_457     |    1   |
|  indvar_flatten17_reg_142 |    7   |
|   indvar_flatten_reg_164  |    6   |
|        j_0_reg_175        |    3   |
|        k_0_reg_207        |    4   |
|         k_reg_488         |    4   |
|     mode_read_reg_447     |    1   |
|    select_ln55_reg_493    |    6   |
|   select_ln59_2_reg_466   |    3   |
|   select_ln59_3_reg_472   |    4   |
|   select_ln59_4_reg_478   |    3   |
|state_matrix_addr_3_reg_508|    8   |
| state_matrix_addr_reg_503 |    8   |
+---------------------------+--------+
|           Total           |   118  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_97 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_97 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   ||  3.538  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   230  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   118  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   118  |   248  |
+-----------+--------+--------+--------+
