transcript on
if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

vlog -vlog01compat -work work +incdir+D:/intelFPGA_lite/ECE385/final_project_1/rtl {D:/intelFPGA_lite/ECE385/final_project_1/rtl/vga_clk.v}
vlog -vlog01compat -work work +incdir+D:/intelFPGA_lite/ECE385/final_project_1/prj/db {D:/intelFPGA_lite/ECE385/final_project_1/prj/db/vga_clk_altpll.v}
vlib final_project_1_soc
vmap final_project_1_soc final_project_1_soc
vlog -vlog01compat -work final_project_1_soc +incdir+D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis {D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/final_project_1_soc.v}
vlog -vlog01compat -work final_project_1_soc +incdir+D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules {D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_reset_controller.v}
vlog -vlog01compat -work final_project_1_soc +incdir+D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules {D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_reset_synchronizer.v}
vlog -vlog01compat -work final_project_1_soc +incdir+D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules {D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v}
vlog -vlog01compat -work final_project_1_soc +incdir+D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules {D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_avalon_st_adapter_013.v}
vlog -vlog01compat -work final_project_1_soc +incdir+D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules {D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_avalon_st_adapter.v}
vlog -vlog01compat -work final_project_1_soc +incdir+D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules {D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_avalon_sc_fifo.v}
vlog -vlog01compat -work final_project_1_soc +incdir+D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules {D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sysid_qsys_0.v}
vlog -vlog01compat -work final_project_1_soc +incdir+D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules {D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram_pll.v}
vlog -vlog01compat -work final_project_1_soc +incdir+D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules {D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v}
vlog -vlog01compat -work final_project_1_soc +incdir+D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules {D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_otg_hpi_data.v}
vlog -vlog01compat -work final_project_1_soc +incdir+D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules {D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_otg_hpi_cs.v}
vlog -vlog01compat -work final_project_1_soc +incdir+D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules {D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_otg_hpi_address.v}
vlog -vlog01compat -work final_project_1_soc +incdir+D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules {D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_onchip_memory2_0.v}
vlog -vlog01compat -work final_project_1_soc +incdir+D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules {D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0.v}
vlog -vlog01compat -work final_project_1_soc +incdir+D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules {D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v}
vlog -vlog01compat -work final_project_1_soc +incdir+D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules {D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_debug_slave_sysclk.v}
vlog -vlog01compat -work final_project_1_soc +incdir+D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules {D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_debug_slave_tck.v}
vlog -vlog01compat -work final_project_1_soc +incdir+D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules {D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v}
vlog -vlog01compat -work final_project_1_soc +incdir+D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules {D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_test_bench.v}
vlog -vlog01compat -work final_project_1_soc +incdir+D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules {D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_keycode.v}
vlog -vlog01compat -work final_project_1_soc +incdir+D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules {D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v}
vlog -sv -work work +incdir+D:/intelFPGA_lite/ECE385/final_project_1/rtl {D:/intelFPGA_lite/ECE385/final_project_1/rtl/spriteRam_avl_interface.sv}
vlog -sv -work work +incdir+D:/intelFPGA_lite/ECE385/final_project_1/rtl {D:/intelFPGA_lite/ECE385/final_project_1/rtl/VGA_controller.sv}
vlog -sv -work work +incdir+D:/intelFPGA_lite/ECE385/final_project_1/rtl {D:/intelFPGA_lite/ECE385/final_project_1/rtl/tristate.sv}
vlog -sv -work work +incdir+D:/intelFPGA_lite/ECE385/final_project_1/rtl {D:/intelFPGA_lite/ECE385/final_project_1/rtl/Mem2IO.sv}
vlog -sv -work work +incdir+D:/intelFPGA_lite/ECE385/final_project_1/rtl {D:/intelFPGA_lite/ECE385/final_project_1/rtl/hpi_io_intf.sv}
vlog -sv -work work +incdir+D:/intelFPGA_lite/ECE385/final_project_1/rtl {D:/intelFPGA_lite/ECE385/final_project_1/rtl/HexDriver.sv}
vlog -sv -work work +incdir+D:/intelFPGA_lite/ECE385/final_project_1/rtl {D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv}
vlog -sv -work work +incdir+D:/intelFPGA_lite/ECE385/final_project_1/rtl {D:/intelFPGA_lite/ECE385/final_project_1/rtl/sprite_rom.sv}
vlog -sv -work work +incdir+D:/intelFPGA_lite/ECE385/final_project_1/rtl {D:/intelFPGA_lite/ECE385/final_project_1/rtl/palette_rom.sv}
vlog -sv -work final_project_1_soc +incdir+D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules {D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_irq_mapper.sv}
vlog -sv -work final_project_1_soc +incdir+D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules {D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_avalon_st_adapter_013_error_adapter_0.sv}
vlog -sv -work final_project_1_soc +incdir+D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules {D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
vlog -vlog01compat -work final_project_1_soc +incdir+D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules {D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v}
vlog -vlog01compat -work final_project_1_soc +incdir+D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules {D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v}
vlog -vlog01compat -work final_project_1_soc +incdir+D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules {D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_std_synchronizer_nocut.v}
vlog -sv -work final_project_1_soc +incdir+D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules {D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_width_adapter.sv}
vlog -sv -work final_project_1_soc +incdir+D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules {D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
vlog -sv -work final_project_1_soc +incdir+D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules {D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_rsp_mux_001.sv}
vlog -sv -work final_project_1_soc +incdir+D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules {D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_arbitrator.sv}
vlog -sv -work final_project_1_soc +incdir+D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules {D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_rsp_mux.sv}
vlog -sv -work final_project_1_soc +incdir+D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules {D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_rsp_demux_002.sv}
vlog -sv -work final_project_1_soc +incdir+D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules {D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_rsp_demux.sv}
vlog -sv -work final_project_1_soc +incdir+D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules {D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_cmd_mux_002.sv}
vlog -sv -work final_project_1_soc +incdir+D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules {D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_cmd_mux.sv}
vlog -sv -work final_project_1_soc +incdir+D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules {D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_cmd_demux_001.sv}
vlog -sv -work final_project_1_soc +incdir+D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules {D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_cmd_demux.sv}
vlog -sv -work final_project_1_soc +incdir+D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules {D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter.sv}
vlog -sv -work final_project_1_soc +incdir+D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules {D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv}
vlog -sv -work final_project_1_soc +incdir+D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules {D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_015.sv}
vlog -sv -work final_project_1_soc +incdir+D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules {D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_004.sv}
vlog -sv -work final_project_1_soc +incdir+D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules {D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_002.sv}
vlog -sv -work final_project_1_soc +incdir+D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules {D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_001.sv}
vlog -sv -work final_project_1_soc +incdir+D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules {D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router.sv}
vlog -sv -work final_project_1_soc +incdir+D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules {D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_slave_agent.sv}
vlog -sv -work final_project_1_soc +incdir+D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules {D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_master_agent.sv}
vlog -sv -work final_project_1_soc +incdir+D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules {D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_slave_translator.sv}
vlog -sv -work final_project_1_soc +incdir+D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules {D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_master_translator.sv}
vlog -sv -work final_project_1_soc +incdir+D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules {D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv}

vlog -sv -work work +incdir+D:/intelFPGA_lite/ECE385/final_project_1/prj/../sim {D:/intelFPGA_lite/ECE385/final_project_1/prj/../sim/tb_spriteRam_avl_interface.sv}

vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L final_project_1_soc -voptargs="+acc"  tb_spriteRam_avl_interface

add wave *
view structure
view signals
run -all
