// Seed: 2646202085
module module_0;
  id_1(
      .id_0(id_2 & 1'b0), .id_1(1), .id_2(id_2 < 1), .id_3({1{1 < id_2}}), .id_4(1), .id_5(1)
  );
  wire id_3;
endmodule
module module_1 (
    output wire id_0,
    input  wand id_1
);
  always @(1) begin : LABEL_0
    while (id_1) begin : LABEL_0
      id_0 = 1;
    end
  end
  module_0 modCall_1 ();
endmodule
