GPGPU-Sim version 4.2.0 (build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a-modified_590.0) configured with AccelWattch.

----------------------------------------------------------------------------
INFO - If you only care about PTX execution, ignore this message. GPGPU-Sim supports PTX execution in modern CUDA.
If you want to run PTXPLUS (sm_1x SASS) with a modern card configuration - set the envronment variable
$PTXAS_CUDA_INSTALL_PATH to point a CUDA version compabible with your card configurations (i.e. 8+ for PASCAL, 9+ for VOLTA etc..)
For example: "export $PTXAS_CUDA_INSTALL_PATH=/usr/local/cuda-9.1"

The following text describes why:
If you are using PTXPLUS, only sm_1x is supported and it requires that the app and simulator binaries are compiled in CUDA 4.2 or less.
The simulator requires it since CUDA headers desribe struct sizes in the exec which change from gen to gen.
The apps require 4.2 because new versions of CUDA tools have dropped parsing support for generating sm_1x
When running using modern config (i.e. volta) and PTXPLUS with CUDA 4.2, the $PTXAS_CUDA_INSTALL_PATH env variable is required to get proper register usage
(and hence occupancy) using a version of CUDA that knows the register usage on the real card.

----------------------------------------------------------------------------
setup_environment succeeded


        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   60 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   60 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                    0 # L1D write ratio
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                       1 # L1 Hit Latency
-gpgpu_smem_latency                     3 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      20 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                     0 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                    0 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,0,1,1,4,0,0,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     N:64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            8 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    0 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        32 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1607.0:1607.0:1607.0:2500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 16
addr_dec_mask[CHIP]  = 0000000000000700 	high:11 low:8
addr_dec_mask[BK]    = 0000000000038080 	high:18 low:7
addr_dec_mask[ROW]   = 000000007ffc0000 	high:31 low:18
addr_dec_mask[COL]   = 000000000000787f 	high:15 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1607000000.000000:1607000000.000000:1607000000.000000:2500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000062227753578:0.00000000062227753578:0.00000000062227753578:0.00000000040000000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
e90e1593f550adeda12807e5bb92529b  /benchrun/accelsim-ptx/sm6_gtx1080/babelstream/input-arraysize-1024-numtimes-2/CUDAStream
Extracting PTX file and ptxas options    1: CUDAStream.1.sm_30.ptx -arch=sm_30
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /benchrun/accelsim-ptx/sm6_gtx1080/babelstream/input-arraysize-1024-numtimes-2/CUDAStream
self exe links to: /benchrun/accelsim-ptx/sm6_gtx1080/babelstream/input-arraysize-1024-numtimes-2/CUDAStream
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /benchrun/accelsim-ptx/sm6_gtx1080/babelstream/input-arraysize-1024-numtimes-2/CUDAStream
Running md5sum using "md5sum /benchrun/accelsim-ptx/sm6_gtx1080/babelstream/input-arraysize-1024-numtimes-2/CUDAStream "
self exe links to: /benchrun/accelsim-ptx/sm6_gtx1080/babelstream/input-arraysize-1024-numtimes-2/CUDAStream
Extracting specific PTX file named CUDAStream.1.sm_30.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_ : hostFun 0x0x563eb4c104f1, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing CUDAStream.1.sm_30.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z11copy_kernelIfEvPKT_PS0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z10add_kernelIfEvPKT_S2_PS0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z10mul_kernelIfEvPT_PKS0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z12triad_kernelIfEvPT_PKS0_S3_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z14nstream_kernelIfEvPT_PKS0_S3_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ10dot_kernelIfEvPKT_S2_PS0_iE6tb_sum" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10dot_kernelIfEvPKT_S2_PS0_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11init_kernelIfEvPT_S1_S1_S0_S0_S0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11copy_kernelIdEvPKT_PS0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z10add_kernelIdEvPKT_S2_PS0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z10mul_kernelIdEvPT_PKS0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z12triad_kernelIdEvPT_PKS0_S3_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z14nstream_kernelIdEvPT_PKS0_S3_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ10dot_kernelIdEvPKT_S2_PS0_iE6tb_sum" from 0x0 to 0x2000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10dot_kernelIdEvPKT_S2_PS0_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file CUDAStream.1.sm_30.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from CUDAStream.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_' : regs=14, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z10dot_kernelIdEvPKT_S2_PS0_i' : regs=12, lmem=0, smem=8192, cmem=348
GPGPU-Sim PTX: Kernel '_Z14nstream_kernelIdEvPT_PKS0_S3_' : regs=12, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z12triad_kernelIdEvPT_PKS0_S3_' : regs=10, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z10mul_kernelIdEvPT_PKS0_' : regs=8, lmem=0, smem=0, cmem=344
GPGPU-Sim PTX: Kernel '_Z10add_kernelIdEvPKT_S2_PS0_' : regs=10, lmem=0, smem=0, cmem=344
GPGPU-Sim PTX: Kernel '_Z11copy_kernelIdEvPKT_PS0_' : regs=6, lmem=0, smem=0, cmem=336
GPGPU-Sim PTX: Kernel '_Z11init_kernelIfEvPT_S1_S1_S0_S0_S0_' : regs=10, lmem=0, smem=0, cmem=356
GPGPU-Sim PTX: Kernel '_Z10dot_kernelIfEvPKT_S2_PS0_i' : regs=12, lmem=0, smem=4096, cmem=348
GPGPU-Sim PTX: Kernel '_Z14nstream_kernelIfEvPT_PKS0_S3_' : regs=10, lmem=0, smem=0, cmem=348
GPGPU-Sim PTX: Kernel '_Z12triad_kernelIfEvPT_PKS0_S3_' : regs=8, lmem=0, smem=0, cmem=348
GPGPU-Sim PTX: Kernel '_Z10mul_kernelIfEvPT_PKS0_' : regs=6, lmem=0, smem=0, cmem=336
GPGPU-Sim PTX: Kernel '_Z10add_kernelIfEvPKT_S2_PS0_' : regs=8, lmem=0, smem=0, cmem=344
GPGPU-Sim PTX: Kernel '_Z11copy_kernelIfEvPKT_PS0_' : regs=6, lmem=0, smem=0, cmem=336
GPGPU-Sim PTX: __cudaRegisterFunction _Z10dot_kernelIdEvPKT_S2_PS0_i : hostFun 0x0x563eb4c104bf, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z14nstream_kernelIdEvPT_PKS0_S3_ : hostFun 0x0x563eb4c10491, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z12triad_kernelIdEvPT_PKS0_S3_ : hostFun 0x0x563eb4c10463, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10mul_kernelIdEvPT_PKS0_ : hostFun 0x0x563eb4c1043d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10add_kernelIdEvPKT_S2_PS0_ : hostFun 0x0x563eb4c1040f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11copy_kernelIdEvPKT_PS0_ : hostFun 0x0x563eb4c103e9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11init_kernelIfEvPT_S1_S1_S0_S0_S0_ : hostFun 0x0x563eb4c1039d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10dot_kernelIfEvPKT_S2_PS0_i : hostFun 0x0x563eb4c1036b, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z14nstream_kernelIfEvPT_PKS0_S3_ : hostFun 0x0x563eb4c1033d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z12triad_kernelIfEvPT_PKS0_S3_ : hostFun 0x0x563eb4c1030f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10mul_kernelIfEvPT_PKS0_ : hostFun 0x0x563eb4c102e9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10add_kernelIfEvPKT_S2_PS0_ : hostFun 0x0x563eb4c102bb, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11copy_kernelIfEvPKT_PS0_ : hostFun 0x0x563eb4c10295, fat_cubin_handle = 1
BabelStream
Version: 4.0
Implementation: CUDA
Running kernels 2 times
Precision: double
Array size: 0.0 MB (=0.0 GB)
Total size: 0.0 MB (=0.0 GB)
Using CUDA device GPGPU-Sim_vGPGPU-Sim Simulator Version 4.2.0 
Driver: 10010
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdfdafea98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdfdafea90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdfdafea88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdfdafea80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdfdafea78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdfdafea70..

GPGPU-Sim PTX: cudaLaunch for 0x0x563eb4c104f1 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'.
GPGPU-Sim PTX: pushing kernel '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_' to stream 0, gridDim= (1,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
Destroy streams for kernel 1: size 0
kernel_name = _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 2141
gpu_sim_insn = 21504
gpu_ipc =      10.0439
gpu_tot_sim_cycle = 2141
gpu_tot_sim_insn = 21504
gpu_tot_ipc =      10.0439
gpu_tot_issued_cta = 1
gpu_occupancy = 37.8178% 
gpu_tot_occupancy = 37.8178% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0915
partiton_level_parallism_total  =       0.0915
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       4.7077 GB/Sec
L2_BW_total  =       4.7077 GB/Sec
gpu_total_sim_rate=21504

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 352
	L1I_total_cache_misses = 72
	L1I_total_cache_miss_rate = 0.2045
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 192
	L1C_total_cache_misses = 64
	L1C_total_cache_miss_rate = 0.3333
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 200
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 128
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 64
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 200
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 63
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 280
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 72
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 69
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 192
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 352

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 200
ctas_completed 1, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 
gpgpu_n_tot_thrd_icount = 21504
gpgpu_n_tot_w_icount = 672
gpgpu_n_stall_shd_mem = 1217
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 192
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 1
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 3072
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6144
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 200
gpgpu_stall_shd_mem[c_mem][resource_stall] = 200
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 96
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1895	W0_Idle:1569	W0_Scoreboard:144	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:672
single_issue_nums: WS0:336	WS1:336	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26112 {136:192,}
traffic_breakdown_coretomem[INST_ACC_R] = 24 {8:3,}
traffic_breakdown_memtocore[CONST_ACC_R] = 72 {72:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1536 {8:192,}
traffic_breakdown_memtocore[INST_ACC_R] = 408 {136:3,}
maxmflatency = 327 
max_icnt2mem_latency = 24 
maxmrqlatency = 69 
max_icnt2sh_latency = 12 
averagemflatency = 270 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 9 
mrq_lat_table:138 	7 	122 	42 	54 	24 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	193 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	4 	192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	193 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       940       934         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       952       714         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       546       958         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       976       970         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1003       996         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1062      1057         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1014      1008         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       988       983         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 25.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.500000  8.333333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 388/20 = 19.400000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        52        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        48        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 784
min_bank_accesses = 0!
chip skew: 104/96 = 1.08
number of total write accesses:
dram[0]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 768
min_bank_accesses = 0!
chip skew: 96/96 = 1.00
average mf latency per bank:
dram[0]:         35        34    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         33        32    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         32        33    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         33        33    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         34        35    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         33        33    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         34        34    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         33        33    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        299       309         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        277       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        287       297         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        283       283         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        318       327         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        277       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        298       311         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        298       309         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3330 n_nop=3130 n_act=3 n_pre=1 n_ref_event=0 n_req=49 n_rd=4 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.1177
n_activity=689 dram_eff=0.5689
bk0: 52a 2902i bk1: 48a 2823i bk2: 0a 3329i bk3: 0a 3330i bk4: 0a 3330i bk5: 0a 3330i bk6: 0a 3330i bk7: 0a 3330i bk8: 0a 3330i bk9: 0a 3330i bk10: 0a 3330i bk11: 0a 3330i bk12: 0a 3330i bk13: 0a 3330i bk14: 0a 3330i bk15: 0a 3331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959184
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.682051
Bank_Level_Parallism_Col = 1.662093
Bank_Level_Parallism_Ready = 1.324873
write_to_read_ratio_blp_rw_average = 0.380789
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.117718 
total_CMD = 3330 
util_bw = 392 
Wasted_Col = 202 
Wasted_Row = 0 
Idle = 2736 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 11 
WTRc_limit = 226 
RTWc_limit = 95 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 226 
RTWc_limit_alone = 95 

Commands details: 
total_CMD = 3330 
n_nop = 3130 
Read = 4 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 49 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.001201 
CoL_Bus_Util = 0.058859 
Either_Row_CoL_Bus_Util = 0.060060 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.208709 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.208709
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3330 n_nop=3130 n_act=3 n_pre=1 n_ref_event=0 n_req=49 n_rd=4 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.1177
n_activity=680 dram_eff=0.5765
bk0: 48a 2983i bk1: 52a 2795i bk2: 0a 3326i bk3: 0a 3330i bk4: 0a 3330i bk5: 0a 3330i bk6: 0a 3330i bk7: 0a 3330i bk8: 0a 3330i bk9: 0a 3330i bk10: 0a 3330i bk11: 0a 3330i bk12: 0a 3330i bk13: 0a 3330i bk14: 0a 3330i bk15: 0a 3331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938776
Row_Buffer_Locality_read = 0.960000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.662500
Bank_Level_Parallism_Col = 1.663024
Bank_Level_Parallism_Ready = 1.311224
write_to_read_ratio_blp_rw_average = 0.318761
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.117718 
total_CMD = 3330 
util_bw = 392 
Wasted_Col = 169 
Wasted_Row = 9 
Idle = 2760 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 8 
WTRc_limit = 228 
RTWc_limit = 56 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 228 
RTWc_limit_alone = 56 

Commands details: 
total_CMD = 3330 
n_nop = 3130 
Read = 4 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 49 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.001201 
CoL_Bus_Util = 0.058859 
Either_Row_CoL_Bus_Util = 0.060060 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.110210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.11021
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3330 n_nop=3122 n_act=5 n_pre=3 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.1201
n_activity=720 dram_eff=0.5556
bk0: 52a 2862i bk1: 52a 2770i bk2: 0a 3326i bk3: 0a 3330i bk4: 0a 3330i bk5: 0a 3330i bk6: 0a 3330i bk7: 0a 3330i bk8: 0a 3330i bk9: 0a 3330i bk10: 0a 3330i bk11: 0a 3330i bk12: 0a 3330i bk13: 0a 3330i bk14: 0a 3330i bk15: 0a 3331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = 0.875000
Bank_Level_Parallism = 1.730337
Bank_Level_Parallism_Col = 1.694444
Bank_Level_Parallism_Ready = 1.340000
write_to_read_ratio_blp_rw_average = 0.390523
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.120120 
total_CMD = 3330 
util_bw = 400 
Wasted_Col = 221 
Wasted_Row = 9 
Idle = 2700 

BW Util Bottlenecks: 
RCDc_limit = 19 
RCDWRc_limit = 11 
WTRc_limit = 224 
RTWc_limit = 125 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 224 
RTWc_limit_alone = 125 

Commands details: 
total_CMD = 3330 
n_nop = 3122 
Read = 8 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 50 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 200 
Row_Bus_Util =  0.002402 
CoL_Bus_Util = 0.060060 
Either_Row_CoL_Bus_Util = 0.062462 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.214114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.214114
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3330 n_nop=3136 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.1153
n_activity=634 dram_eff=0.6057
bk0: 48a 3018i bk1: 48a 2830i bk2: 0a 3328i bk3: 0a 3330i bk4: 0a 3330i bk5: 0a 3330i bk6: 0a 3330i bk7: 0a 3330i bk8: 0a 3330i bk9: 0a 3330i bk10: 0a 3330i bk11: 0a 3330i bk12: 0a 3330i bk13: 0a 3330i bk14: 0a 3330i bk15: 0a 3331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.641221
Bank_Level_Parallism_Col = 1.640535
Bank_Level_Parallism_Ready = 1.290155
write_to_read_ratio_blp_rw_average = 0.306883
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.115315 
total_CMD = 3330 
util_bw = 384 
Wasted_Col = 150 
Wasted_Row = 0 
Idle = 2796 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 230 
RTWc_limit = 36 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 230 
RTWc_limit_alone = 36 

Commands details: 
total_CMD = 3330 
n_nop = 3136 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000601 
CoL_Bus_Util = 0.057658 
Either_Row_CoL_Bus_Util = 0.058258 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.082883 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0828829
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3330 n_nop=3136 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.1153
n_activity=625 dram_eff=0.6144
bk0: 48a 2857i bk1: 48a 2773i bk2: 0a 3328i bk3: 0a 3330i bk4: 0a 3330i bk5: 0a 3330i bk6: 0a 3330i bk7: 0a 3330i bk8: 0a 3330i bk9: 0a 3330i bk10: 0a 3330i bk11: 0a 3330i bk12: 0a 3330i bk13: 0a 3330i bk14: 0a 3330i bk15: 0a 3331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.855422
Bank_Level_Parallism_Col = 1.855172
Bank_Level_Parallism_Ready = 1.416667
write_to_read_ratio_blp_rw_average = 0.437069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.115315 
total_CMD = 3330 
util_bw = 384 
Wasted_Col = 201 
Wasted_Row = 0 
Idle = 2745 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 9 
WTRc_limit = 222 
RTWc_limit = 155 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 222 
RTWc_limit_alone = 155 

Commands details: 
total_CMD = 3330 
n_nop = 3136 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000601 
CoL_Bus_Util = 0.057658 
Either_Row_CoL_Bus_Util = 0.058258 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.402703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.402703
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3330 n_nop=3136 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.1153
n_activity=629 dram_eff=0.6105
bk0: 48a 2995i bk1: 48a 2814i bk2: 0a 3328i bk3: 0a 3330i bk4: 0a 3330i bk5: 0a 3330i bk6: 0a 3330i bk7: 0a 3330i bk8: 0a 3330i bk9: 0a 3330i bk10: 0a 3330i bk11: 0a 3330i bk12: 0a 3330i bk13: 0a 3330i bk14: 0a 3330i bk15: 0a 3331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.664815
Bank_Level_Parallism_Col = 1.664193
Bank_Level_Parallism_Ready = 1.331606
write_to_read_ratio_blp_rw_average = 0.338590
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.115315 
total_CMD = 3330 
util_bw = 384 
Wasted_Col = 165 
Wasted_Row = 0 
Idle = 2781 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 225 
RTWc_limit = 63 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 225 
RTWc_limit_alone = 63 

Commands details: 
total_CMD = 3330 
n_nop = 3136 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000601 
CoL_Bus_Util = 0.057658 
Either_Row_CoL_Bus_Util = 0.058258 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.098799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0987988
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3330 n_nop=3136 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.1153
n_activity=628 dram_eff=0.6115
bk0: 48a 2924i bk1: 48a 2803i bk2: 0a 3328i bk3: 0a 3330i bk4: 0a 3330i bk5: 0a 3330i bk6: 0a 3330i bk7: 0a 3330i bk8: 0a 3330i bk9: 0a 3330i bk10: 0a 3330i bk11: 0a 3330i bk12: 0a 3330i bk13: 0a 3330i bk14: 0a 3330i bk15: 0a 3331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.780399
Bank_Level_Parallism_Col = 1.780000
Bank_Level_Parallism_Ready = 1.352332
write_to_read_ratio_blp_rw_average = 0.383636
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.115315 
total_CMD = 3330 
util_bw = 384 
Wasted_Col = 174 
Wasted_Row = 0 
Idle = 2772 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 224 
RTWc_limit = 100 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 224 
RTWc_limit_alone = 100 

Commands details: 
total_CMD = 3330 
n_nop = 3136 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000601 
CoL_Bus_Util = 0.057658 
Either_Row_CoL_Bus_Util = 0.058258 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.262763 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.262763
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents
MSHR: tag=0xc0005f00, atomic=0 1 entries : 0x7f8170251080 :  mf: uid=  1128, sid00:w31, part=7, addr=0xc0005f00, load , size=128, unknown  status = IN_PARTITION_DRAM (2139), 

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc0005f80, atomic=0 1 entries : 0x7f8170271870 :  mf: uid=  1127, sid00:w31, part=7, addr=0xc0005f80, load , size=128, unknown  status = IN_PARTITION_DRAM (2140), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3330 n_nop=3139 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=93 n_write=96 n_wr_bk=0 bw_util=0.1135
n_activity=616 dram_eff=0.6136
bk0: 48a 2991i bk1: 45a 2825i bk2: 0a 3328i bk3: 0a 3330i bk4: 0a 3330i bk5: 0a 3330i bk6: 0a 3330i bk7: 0a 3330i bk8: 0a 3330i bk9: 0a 3330i bk10: 0a 3330i bk11: 0a 3330i bk12: 0a 3330i bk13: 0a 3330i bk14: 0a 3330i bk15: 0a 3331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.687500
Bank_Level_Parallism_Col = 1.686907
Bank_Level_Parallism_Ready = 1.315789
write_to_read_ratio_blp_rw_average = 0.333966
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.113514 
total_CMD = 3330 
util_bw = 377 
Wasted_Col = 159 
Wasted_Row = 0 
Idle = 2794 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 229 
RTWc_limit = 56 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 229 
RTWc_limit_alone = 56 

Commands details: 
total_CMD = 3330 
n_nop = 3139 
Read = 0 
Write = 96 
L2_Alloc = 93 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 189 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 189 
Row_Bus_Util =  0.000601 
CoL_Bus_Util = 0.056757 
Either_Row_CoL_Bus_Util = 0.057357 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.150751 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.150751

========= L2 cache stats =========
L2_cache_bank[0]: Access = 13, Miss = 13, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 13, Miss = 13, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 13, Miss = 13, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 13, Miss = 13, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 196
L2_total_cache_misses = 196
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 192
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=210
icnt_total_pkts_simt_to_mem=964
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.969388
	minimum = 6.000000
	maximum = 21.000000
Network latency average = 10.517857
	minimum = 6.000000
	maximum = 16.000000
Slowest packet = 7
Flit latency average = 9.747019
	minimum = 6.000000
	maximum = 12.000000
Slowest flit = 67
Fragmentation average = 0.000000
	minimum = 0.000000
	maximum = 0.000000
Injected packet rate average = 0.003662
	minimum = 0.000000 (at node 1)
	maximum = 0.091546 (at node 0)
Accepted packet rate average = 0.003662
	minimum = 0.000000 (at node 1)
	maximum = 0.091546 (at node 0)
Injected flit rate average = 0.010967
	minimum = 0.000000 (at node 1)
	maximum = 0.450257 (at node 0)
Accepted flit rate average= 0.010967
	minimum = 0.000000 (at node 1)
	maximum = 0.098085 (at node 0)
Injected packet length average = 2.994898
Accepted packet length average = 2.994898
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.969388 (1 samples)
	minimum = 6.000000 (1 samples)
	maximum = 21.000000 (1 samples)
Network latency average = 10.517857 (1 samples)
	minimum = 6.000000 (1 samples)
	maximum = 16.000000 (1 samples)
Flit latency average = 9.747019 (1 samples)
	minimum = 6.000000 (1 samples)
	maximum = 12.000000 (1 samples)
Fragmentation average = 0.000000 (1 samples)
	minimum = 0.000000 (1 samples)
	maximum = 0.000000 (1 samples)
Injected packet rate average = 0.003662 (1 samples)
	minimum = 0.000000 (1 samples)
	maximum = 0.091546 (1 samples)
Accepted packet rate average = 0.003662 (1 samples)
	minimum = 0.000000 (1 samples)
	maximum = 0.091546 (1 samples)
Injected flit rate average = 0.010967 (1 samples)
	minimum = 0.000000 (1 samples)
	maximum = 0.450257 (1 samples)
Accepted flit rate average = 0.010967 (1 samples)
	minimum = 0.000000 (1 samples)
	maximum = 0.098085 (1 samples)
Injected packet size average = 2.994898 (1 samples)
Accepted packet size average = 2.994898 (1 samples)
Hops average = 1.000000 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 21504 (inst/sec)
gpgpu_simulation_rate = 2141 (cycle/sec)
gpgpu_silicon_slowdown = 750583x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdfdafeaa8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdfdafeaa0..

GPGPU-Sim PTX: cudaLaunch for 0x0x563eb4c103e9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z11copy_kernelIdEvPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11copy_kernelIdEvPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11copy_kernelIdEvPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11copy_kernelIdEvPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11copy_kernelIdEvPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11copy_kernelIdEvPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z11copy_kernelIdEvPKT_PS0_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z11copy_kernelIdEvPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11copy_kernelIdEvPKT_PS0_'.
GPGPU-Sim PTX: pushing kernel '_Z11copy_kernelIdEvPKT_PS0_' to stream 0, gridDim= (1,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
Destroy streams for kernel 2: size 0
kernel_name = _Z11copy_kernelIdEvPKT_PS0_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 1432
gpu_sim_insn = 14336
gpu_ipc =      10.0112
gpu_tot_sim_cycle = 3573
gpu_tot_sim_insn = 35840
gpu_tot_ipc =      10.0308
gpu_tot_issued_cta = 2
gpu_occupancy = 46.8171% 
gpu_tot_occupancy = 41.4235% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 16
partiton_level_parallism =       0.0915
partiton_level_parallism_total  =       0.0915
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       4.7043 GB/Sec
L2_BW_total  =       4.7063 GB/Sec
gpu_total_sim_rate=35840

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 576
	L1I_total_cache_misses = 136
	L1I_total_cache_miss_rate = 0.2361
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 256
	L1C_total_cache_misses = 128
	L1C_total_cache_miss_rate = 0.5000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 200
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 128
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 200
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 126
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 440
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 136
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 131
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 256
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 576

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 200
ctas_completed 2, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 
gpgpu_n_tot_thrd_icount = 35840
gpgpu_n_tot_w_icount = 1120
gpgpu_n_stall_shd_mem = 1332
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 64
gpgpu_n_mem_write_global = 256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 2
gpgpu_n_load_insn  = 1024
gpgpu_n_store_insn = 4096
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8192
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 200
gpgpu_stall_shd_mem[c_mem][resource_stall] = 200
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 160
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1992	W0_Idle:2829	W0_Scoreboard:1265	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1120
single_issue_nums: WS0:496	WS1:496	
dual_issue_nums: WS0:32	WS1:32	
traffic_breakdown_coretomem[CONST_ACC_R] = 16 {8:2,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 512 {8:64,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 34816 {136:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 40 {8:5,}
traffic_breakdown_memtocore[CONST_ACC_R] = 144 {72:2,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8704 {136:64,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2048 {8:256,}
traffic_breakdown_memtocore[INST_ACC_R] = 680 {136:5,}
maxmflatency = 466 
max_icnt2mem_latency = 36 
maxmrqlatency = 69 
max_icnt2sh_latency = 292 
averagemflatency = 262 
avg_icnt2mem_latency = 33 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 80 
mrq_lat_table:140 	7 	122 	42 	54 	24 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	60 	262 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	43 	244 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	208 	9 	14 	32 	54 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       940       934         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       952       714         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       546       958         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       976       970         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1003       996         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1062      1057         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1014      1008         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       988       983         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 25.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.500000  8.333333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/22 = 17.727272
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        52        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        48        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 792
min_bank_accesses = 0!
chip skew: 104/96 = 1.08
number of total write accesses:
dram[0]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 768
min_bank_accesses = 0!
chip skew: 96/96 = 1.00
average mf latency per bank:
dram[0]:         59        53    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         54        53    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         53        54    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         54        55    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         57        58    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         52        53    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         56        57    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         55        56    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        466       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        362       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        390       398         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        370       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        410       418         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        390       398         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        430       438         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        410       418         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5557 n_nop=5357 n_act=3 n_pre=1 n_ref_event=0 n_req=49 n_rd=4 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.07054
n_activity=689 dram_eff=0.5689
bk0: 52a 5129i bk1: 48a 5050i bk2: 0a 5556i bk3: 0a 5557i bk4: 0a 5557i bk5: 0a 5557i bk6: 0a 5557i bk7: 0a 5557i bk8: 0a 5557i bk9: 0a 5557i bk10: 0a 5557i bk11: 0a 5557i bk12: 0a 5557i bk13: 0a 5557i bk14: 0a 5557i bk15: 0a 5558i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959184
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.682051
Bank_Level_Parallism_Col = 1.662093
Bank_Level_Parallism_Ready = 1.324873
write_to_read_ratio_blp_rw_average = 0.380789
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.070542 
total_CMD = 5557 
util_bw = 392 
Wasted_Col = 202 
Wasted_Row = 0 
Idle = 4963 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 11 
WTRc_limit = 226 
RTWc_limit = 95 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 226 
RTWc_limit_alone = 95 

Commands details: 
total_CMD = 5557 
n_nop = 5357 
Read = 4 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 49 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000720 
CoL_Bus_Util = 0.035271 
Either_Row_CoL_Bus_Util = 0.035991 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.125067 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.125067
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5557 n_nop=5357 n_act=3 n_pre=1 n_ref_event=0 n_req=49 n_rd=4 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.07054
n_activity=680 dram_eff=0.5765
bk0: 48a 5210i bk1: 52a 5022i bk2: 0a 5553i bk3: 0a 5557i bk4: 0a 5557i bk5: 0a 5557i bk6: 0a 5557i bk7: 0a 5557i bk8: 0a 5557i bk9: 0a 5557i bk10: 0a 5557i bk11: 0a 5557i bk12: 0a 5557i bk13: 0a 5557i bk14: 0a 5557i bk15: 0a 5558i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938776
Row_Buffer_Locality_read = 0.960000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.662500
Bank_Level_Parallism_Col = 1.663024
Bank_Level_Parallism_Ready = 1.311224
write_to_read_ratio_blp_rw_average = 0.318761
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.070542 
total_CMD = 5557 
util_bw = 392 
Wasted_Col = 169 
Wasted_Row = 9 
Idle = 4987 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 8 
WTRc_limit = 228 
RTWc_limit = 56 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 228 
RTWc_limit_alone = 56 

Commands details: 
total_CMD = 5557 
n_nop = 5357 
Read = 4 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 49 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000720 
CoL_Bus_Util = 0.035271 
Either_Row_CoL_Bus_Util = 0.035991 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.066043 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0660428
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5557 n_nop=5349 n_act=5 n_pre=3 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.07198
n_activity=720 dram_eff=0.5556
bk0: 52a 5089i bk1: 52a 4997i bk2: 0a 5553i bk3: 0a 5557i bk4: 0a 5557i bk5: 0a 5557i bk6: 0a 5557i bk7: 0a 5557i bk8: 0a 5557i bk9: 0a 5557i bk10: 0a 5557i bk11: 0a 5557i bk12: 0a 5557i bk13: 0a 5557i bk14: 0a 5557i bk15: 0a 5558i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = 0.875000
Bank_Level_Parallism = 1.730337
Bank_Level_Parallism_Col = 1.694444
Bank_Level_Parallism_Ready = 1.340000
write_to_read_ratio_blp_rw_average = 0.390523
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.071981 
total_CMD = 5557 
util_bw = 400 
Wasted_Col = 221 
Wasted_Row = 9 
Idle = 4927 

BW Util Bottlenecks: 
RCDc_limit = 19 
RCDWRc_limit = 11 
WTRc_limit = 224 
RTWc_limit = 125 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 224 
RTWc_limit_alone = 125 

Commands details: 
total_CMD = 5557 
n_nop = 5349 
Read = 8 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 50 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 200 
Row_Bus_Util =  0.001440 
CoL_Bus_Util = 0.035991 
Either_Row_CoL_Bus_Util = 0.037430 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.128307 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.128307
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5557 n_nop=5363 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.0691
n_activity=634 dram_eff=0.6057
bk0: 48a 5245i bk1: 48a 5057i bk2: 0a 5555i bk3: 0a 5557i bk4: 0a 5557i bk5: 0a 5557i bk6: 0a 5557i bk7: 0a 5557i bk8: 0a 5557i bk9: 0a 5557i bk10: 0a 5557i bk11: 0a 5557i bk12: 0a 5557i bk13: 0a 5557i bk14: 0a 5557i bk15: 0a 5558i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.641221
Bank_Level_Parallism_Col = 1.640535
Bank_Level_Parallism_Ready = 1.290155
write_to_read_ratio_blp_rw_average = 0.306883
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.069102 
total_CMD = 5557 
util_bw = 384 
Wasted_Col = 150 
Wasted_Row = 0 
Idle = 5023 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 230 
RTWc_limit = 36 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 230 
RTWc_limit_alone = 36 

Commands details: 
total_CMD = 5557 
n_nop = 5363 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000360 
CoL_Bus_Util = 0.034551 
Either_Row_CoL_Bus_Util = 0.034911 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.049667 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0496671
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5557 n_nop=5363 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.0691
n_activity=625 dram_eff=0.6144
bk0: 48a 5084i bk1: 48a 5000i bk2: 0a 5555i bk3: 0a 5557i bk4: 0a 5557i bk5: 0a 5557i bk6: 0a 5557i bk7: 0a 5557i bk8: 0a 5557i bk9: 0a 5557i bk10: 0a 5557i bk11: 0a 5557i bk12: 0a 5557i bk13: 0a 5557i bk14: 0a 5557i bk15: 0a 5558i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.855422
Bank_Level_Parallism_Col = 1.855172
Bank_Level_Parallism_Ready = 1.416667
write_to_read_ratio_blp_rw_average = 0.437069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.069102 
total_CMD = 5557 
util_bw = 384 
Wasted_Col = 201 
Wasted_Row = 0 
Idle = 4972 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 9 
WTRc_limit = 222 
RTWc_limit = 155 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 222 
RTWc_limit_alone = 155 

Commands details: 
total_CMD = 5557 
n_nop = 5363 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000360 
CoL_Bus_Util = 0.034551 
Either_Row_CoL_Bus_Util = 0.034911 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.241317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.241317
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5557 n_nop=5351 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.07198
n_activity=733 dram_eff=0.5457
bk0: 52a 5192i bk1: 52a 5010i bk2: 0a 5555i bk3: 0a 5557i bk4: 0a 5557i bk5: 0a 5557i bk6: 0a 5557i bk7: 0a 5557i bk8: 0a 5557i bk9: 0a 5557i bk10: 0a 5557i bk11: 0a 5557i bk12: 0a 5557i bk13: 0a 5557i bk14: 0a 5557i bk15: 0a 5558i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.596346
Bank_Level_Parallism_Col = 1.622609
Bank_Level_Parallism_Ready = 1.318408
write_to_read_ratio_blp_rw_average = 0.317391
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.071981 
total_CMD = 5557 
util_bw = 400 
Wasted_Col = 189 
Wasted_Row = 24 
Idle = 4944 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 8 
WTRc_limit = 225 
RTWc_limit = 63 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 225 
RTWc_limit_alone = 63 

Commands details: 
total_CMD = 5557 
n_nop = 5351 
Read = 8 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.001080 
CoL_Bus_Util = 0.035991 
Either_Row_CoL_Bus_Util = 0.037070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.059205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0592046
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5557 n_nop=5363 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.0691
n_activity=628 dram_eff=0.6115
bk0: 48a 5151i bk1: 48a 5030i bk2: 0a 5555i bk3: 0a 5557i bk4: 0a 5557i bk5: 0a 5557i bk6: 0a 5557i bk7: 0a 5557i bk8: 0a 5557i bk9: 0a 5557i bk10: 0a 5557i bk11: 0a 5557i bk12: 0a 5557i bk13: 0a 5557i bk14: 0a 5557i bk15: 0a 5558i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.780399
Bank_Level_Parallism_Col = 1.780000
Bank_Level_Parallism_Ready = 1.352332
write_to_read_ratio_blp_rw_average = 0.383636
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.069102 
total_CMD = 5557 
util_bw = 384 
Wasted_Col = 174 
Wasted_Row = 0 
Idle = 4999 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 224 
RTWc_limit = 100 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 224 
RTWc_limit_alone = 100 

Commands details: 
total_CMD = 5557 
n_nop = 5363 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000360 
CoL_Bus_Util = 0.034551 
Either_Row_CoL_Bus_Util = 0.034911 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.157459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.157459
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5557 n_nop=5363 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.0691
n_activity=633 dram_eff=0.6066
bk0: 48a 5218i bk1: 48a 5047i bk2: 0a 5555i bk3: 0a 5557i bk4: 0a 5557i bk5: 0a 5557i bk6: 0a 5557i bk7: 0a 5557i bk8: 0a 5557i bk9: 0a 5557i bk10: 0a 5557i bk11: 0a 5557i bk12: 0a 5557i bk13: 0a 5557i bk14: 0a 5557i bk15: 0a 5558i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.679775
Bank_Level_Parallism_Col = 1.679175
Bank_Level_Parallism_Ready = 1.310881
write_to_read_ratio_blp_rw_average = 0.330206
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.069102 
total_CMD = 5557 
util_bw = 384 
Wasted_Col = 159 
Wasted_Row = 0 
Idle = 5014 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 229 
RTWc_limit = 56 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 229 
RTWc_limit_alone = 56 

Commands details: 
total_CMD = 5557 
n_nop = 5363 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000360 
CoL_Bus_Util = 0.034551 
Either_Row_CoL_Bus_Util = 0.034911 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.090337 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0903365

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22, Miss = 13, Miss_rate = 0.591, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 20, Miss = 12, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 20, Miss = 12, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 21, Miss = 13, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 21, Miss = 13, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 21, Miss = 13, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 20, Miss = 12, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 20, Miss = 12, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 20, Miss = 12, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 20, Miss = 12, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 21, Miss = 13, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 21, Miss = 13, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 20, Miss = 12, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 20, Miss = 12, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 20, Miss = 12, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 20, Miss = 12, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 327
L2_total_cache_misses = 198
L2_total_cache_miss_rate = 0.6055
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 256
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=607
icnt_total_pkts_simt_to_mem=1351
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 68.034351
	minimum = 6.000000
	maximum = 290.000000
Network latency average = 59.526718
	minimum = 6.000000
	maximum = 195.000000
Slowest packet = 508
Flit latency average = 54.295918
	minimum = 6.000000
	maximum = 191.000000
Slowest flit = 1484
Fragmentation average = 0.000000
	minimum = 0.000000
	maximum = 0.000000
Injected packet rate average = 0.003659
	minimum = 0.000000 (at node 0)
	maximum = 0.091480 (at node 1)
Accepted packet rate average = 0.003659
	minimum = 0.000000 (at node 0)
	maximum = 0.091480 (at node 1)
Injected flit rate average = 0.010950
	minimum = 0.000000 (at node 0)
	maximum = 0.270251 (at node 1)
Accepted flit rate average= 0.010950
	minimum = 0.000000 (at node 0)
	maximum = 0.277235 (at node 1)
Injected packet length average = 2.992366
Accepted packet length average = 2.992366
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 40.501869 (2 samples)
	minimum = 6.000000 (2 samples)
	maximum = 155.500000 (2 samples)
Network latency average = 35.022287 (2 samples)
	minimum = 6.000000 (2 samples)
	maximum = 105.500000 (2 samples)
Flit latency average = 32.021469 (2 samples)
	minimum = 6.000000 (2 samples)
	maximum = 101.500000 (2 samples)
Fragmentation average = 0.000000 (2 samples)
	minimum = 0.000000 (2 samples)
	maximum = 0.000000 (2 samples)
Injected packet rate average = 0.003661 (2 samples)
	minimum = 0.000000 (2 samples)
	maximum = 0.091513 (2 samples)
Accepted packet rate average = 0.003661 (2 samples)
	minimum = 0.000000 (2 samples)
	maximum = 0.091513 (2 samples)
Injected flit rate average = 0.010958 (2 samples)
	minimum = 0.000000 (2 samples)
	maximum = 0.360254 (2 samples)
Accepted flit rate average = 0.010958 (2 samples)
	minimum = 0.000000 (2 samples)
	maximum = 0.187660 (2 samples)
Injected packet size average = 2.993633 (2 samples)
Accepted packet size average = 2.993633 (2 samples)
Hops average = 1.000000 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 35840 (inst/sec)
gpgpu_simulation_rate = 3573 (cycle/sec)
gpgpu_silicon_slowdown = 449762x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdfdafeaa8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdfdafeaa0..

GPGPU-Sim PTX: cudaLaunch for 0x0x563eb4c1043d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z10mul_kernelIdEvPT_PKS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z10mul_kernelIdEvPT_PKS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10mul_kernelIdEvPT_PKS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10mul_kernelIdEvPT_PKS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10mul_kernelIdEvPT_PKS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10mul_kernelIdEvPT_PKS0_'...
GPGPU-Sim PTX: reconvergence points for _Z10mul_kernelIdEvPT_PKS0_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z10mul_kernelIdEvPT_PKS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10mul_kernelIdEvPT_PKS0_'.
GPGPU-Sim PTX: pushing kernel '_Z10mul_kernelIdEvPT_PKS0_' to stream 0, gridDim= (1,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
Destroy streams for kernel 3: size 0
kernel_name = _Z10mul_kernelIdEvPT_PKS0_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 1469
gpu_sim_insn = 15360
gpu_ipc =      10.4561
gpu_tot_sim_cycle = 5042
gpu_tot_sim_insn = 51200
gpu_tot_ipc =      10.1547
gpu_tot_issued_cta = 3
gpu_occupancy = 46.4607% 
gpu_tot_occupancy = 42.8909% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 32
partiton_level_parallism =       0.0892
partiton_level_parallism_total  =       0.0908
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       4.5858 GB/Sec
L2_BW_total  =       4.6712 GB/Sec
gpu_total_sim_rate=51200

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 832
	L1I_total_cache_misses = 200
	L1I_total_cache_miss_rate = 0.2404
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 320
	L1C_total_cache_misses = 192
	L1C_total_cache_miss_rate = 0.6000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 200
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 128
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 192
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 200
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 189
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 632
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 200
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 193
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 320
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 832

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 200
ctas_completed 3, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 
gpgpu_n_tot_thrd_icount = 51200
gpgpu_n_tot_w_icount = 1600
gpgpu_n_stall_shd_mem = 1447
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 128
gpgpu_n_mem_write_global = 320
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 3
gpgpu_n_load_insn  = 2048
gpgpu_n_store_insn = 5120
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 10240
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 200
gpgpu_stall_shd_mem[c_mem][resource_stall] = 200
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 224
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2089	W0_Idle:4125	W0_Scoreboard:2328	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1600
single_issue_nums: WS0:736	WS1:736	
dual_issue_nums: WS0:32	WS1:32	
traffic_breakdown_coretomem[CONST_ACC_R] = 24 {8:3,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1024 {8:128,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 43520 {136:320,}
traffic_breakdown_coretomem[INST_ACC_R] = 56 {8:7,}
traffic_breakdown_memtocore[CONST_ACC_R] = 216 {72:3,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 17408 {136:128,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2560 {8:320,}
traffic_breakdown_memtocore[INST_ACC_R] = 952 {136:7,}
maxmflatency = 466 
max_icnt2mem_latency = 36 
maxmrqlatency = 69 
max_icnt2sh_latency = 292 
averagemflatency = 263 
avg_icnt2mem_latency = 29 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 93 
mrq_lat_table:142 	7 	122 	42 	54 	24 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	124 	327 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	82 	296 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	226 	18 	29 	62 	106 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       940       934         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       952       714         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       546       958         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       976       970         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1003       996         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1062      1057         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1014      1008         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       988       983         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 25.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.500000  8.333333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 392/24 = 16.333334
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        52        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        48        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 800
min_bank_accesses = 0!
chip skew: 104/96 = 1.08
number of total write accesses:
dram[0]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 768
min_bank_accesses = 0!
chip skew: 96/96 = 1.00
average mf latency per bank:
dram[0]:         83        72    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         75        73    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         74        75    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         75        76    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         79        80    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         72        73    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         75        77    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         77        77    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        466       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        362       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        390       398         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        370       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        410       418         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        390       398         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        430       438         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        410       418         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7841 n_nop=7641 n_act=3 n_pre=1 n_ref_event=0 n_req=49 n_rd=4 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.04999
n_activity=689 dram_eff=0.5689
bk0: 52a 7413i bk1: 48a 7334i bk2: 0a 7840i bk3: 0a 7841i bk4: 0a 7841i bk5: 0a 7841i bk6: 0a 7841i bk7: 0a 7841i bk8: 0a 7841i bk9: 0a 7841i bk10: 0a 7841i bk11: 0a 7841i bk12: 0a 7841i bk13: 0a 7841i bk14: 0a 7841i bk15: 0a 7842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959184
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.682051
Bank_Level_Parallism_Col = 1.662093
Bank_Level_Parallism_Ready = 1.324873
write_to_read_ratio_blp_rw_average = 0.380789
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.049994 
total_CMD = 7841 
util_bw = 392 
Wasted_Col = 202 
Wasted_Row = 0 
Idle = 7247 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 11 
WTRc_limit = 226 
RTWc_limit = 95 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 226 
RTWc_limit_alone = 95 

Commands details: 
total_CMD = 7841 
n_nop = 7641 
Read = 4 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 49 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000510 
CoL_Bus_Util = 0.024997 
Either_Row_CoL_Bus_Util = 0.025507 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.088637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0886367
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7841 n_nop=7641 n_act=3 n_pre=1 n_ref_event=0 n_req=49 n_rd=4 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.04999
n_activity=680 dram_eff=0.5765
bk0: 48a 7494i bk1: 52a 7306i bk2: 0a 7837i bk3: 0a 7841i bk4: 0a 7841i bk5: 0a 7841i bk6: 0a 7841i bk7: 0a 7841i bk8: 0a 7841i bk9: 0a 7841i bk10: 0a 7841i bk11: 0a 7841i bk12: 0a 7841i bk13: 0a 7841i bk14: 0a 7841i bk15: 0a 7842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938776
Row_Buffer_Locality_read = 0.960000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.662500
Bank_Level_Parallism_Col = 1.663024
Bank_Level_Parallism_Ready = 1.311224
write_to_read_ratio_blp_rw_average = 0.318761
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.049994 
total_CMD = 7841 
util_bw = 392 
Wasted_Col = 169 
Wasted_Row = 9 
Idle = 7271 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 8 
WTRc_limit = 228 
RTWc_limit = 56 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 228 
RTWc_limit_alone = 56 

Commands details: 
total_CMD = 7841 
n_nop = 7641 
Read = 4 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 49 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000510 
CoL_Bus_Util = 0.024997 
Either_Row_CoL_Bus_Util = 0.025507 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.046805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0468053
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7841 n_nop=7633 n_act=5 n_pre=3 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.05101
n_activity=720 dram_eff=0.5556
bk0: 52a 7373i bk1: 52a 7281i bk2: 0a 7837i bk3: 0a 7841i bk4: 0a 7841i bk5: 0a 7841i bk6: 0a 7841i bk7: 0a 7841i bk8: 0a 7841i bk9: 0a 7841i bk10: 0a 7841i bk11: 0a 7841i bk12: 0a 7841i bk13: 0a 7841i bk14: 0a 7841i bk15: 0a 7842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = 0.875000
Bank_Level_Parallism = 1.730337
Bank_Level_Parallism_Col = 1.694444
Bank_Level_Parallism_Ready = 1.340000
write_to_read_ratio_blp_rw_average = 0.390523
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.051014 
total_CMD = 7841 
util_bw = 400 
Wasted_Col = 221 
Wasted_Row = 9 
Idle = 7211 

BW Util Bottlenecks: 
RCDc_limit = 19 
RCDWRc_limit = 11 
WTRc_limit = 224 
RTWc_limit = 125 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 224 
RTWc_limit_alone = 125 

Commands details: 
total_CMD = 7841 
n_nop = 7633 
Read = 8 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 50 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 200 
Row_Bus_Util =  0.001020 
CoL_Bus_Util = 0.025507 
Either_Row_CoL_Bus_Util = 0.026527 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.090932 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0909323
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7841 n_nop=7647 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.04897
n_activity=634 dram_eff=0.6057
bk0: 48a 7529i bk1: 48a 7341i bk2: 0a 7839i bk3: 0a 7841i bk4: 0a 7841i bk5: 0a 7841i bk6: 0a 7841i bk7: 0a 7841i bk8: 0a 7841i bk9: 0a 7841i bk10: 0a 7841i bk11: 0a 7841i bk12: 0a 7841i bk13: 0a 7841i bk14: 0a 7841i bk15: 0a 7842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.641221
Bank_Level_Parallism_Col = 1.640535
Bank_Level_Parallism_Ready = 1.290155
write_to_read_ratio_blp_rw_average = 0.306883
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.048973 
total_CMD = 7841 
util_bw = 384 
Wasted_Col = 150 
Wasted_Row = 0 
Idle = 7307 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 230 
RTWc_limit = 36 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 230 
RTWc_limit_alone = 36 

Commands details: 
total_CMD = 7841 
n_nop = 7647 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000255 
CoL_Bus_Util = 0.024487 
Either_Row_CoL_Bus_Util = 0.024742 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.035200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0351996
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7841 n_nop=7647 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.04897
n_activity=625 dram_eff=0.6144
bk0: 48a 7368i bk1: 48a 7284i bk2: 0a 7839i bk3: 0a 7841i bk4: 0a 7841i bk5: 0a 7841i bk6: 0a 7841i bk7: 0a 7841i bk8: 0a 7841i bk9: 0a 7841i bk10: 0a 7841i bk11: 0a 7841i bk12: 0a 7841i bk13: 0a 7841i bk14: 0a 7841i bk15: 0a 7842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.855422
Bank_Level_Parallism_Col = 1.855172
Bank_Level_Parallism_Ready = 1.416667
write_to_read_ratio_blp_rw_average = 0.437069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.048973 
total_CMD = 7841 
util_bw = 384 
Wasted_Col = 201 
Wasted_Row = 0 
Idle = 7256 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 9 
WTRc_limit = 222 
RTWc_limit = 155 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 222 
RTWc_limit_alone = 155 

Commands details: 
total_CMD = 7841 
n_nop = 7647 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000255 
CoL_Bus_Util = 0.024487 
Either_Row_CoL_Bus_Util = 0.024742 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.171024 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.171024
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7841 n_nop=7635 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.05101
n_activity=733 dram_eff=0.5457
bk0: 52a 7476i bk1: 52a 7294i bk2: 0a 7839i bk3: 0a 7841i bk4: 0a 7841i bk5: 0a 7841i bk6: 0a 7841i bk7: 0a 7841i bk8: 0a 7841i bk9: 0a 7841i bk10: 0a 7841i bk11: 0a 7841i bk12: 0a 7841i bk13: 0a 7841i bk14: 0a 7841i bk15: 0a 7842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.596346
Bank_Level_Parallism_Col = 1.622609
Bank_Level_Parallism_Ready = 1.318408
write_to_read_ratio_blp_rw_average = 0.317391
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.051014 
total_CMD = 7841 
util_bw = 400 
Wasted_Col = 189 
Wasted_Row = 24 
Idle = 7228 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 8 
WTRc_limit = 225 
RTWc_limit = 63 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 225 
RTWc_limit_alone = 63 

Commands details: 
total_CMD = 7841 
n_nop = 7635 
Read = 8 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000765 
CoL_Bus_Util = 0.025507 
Either_Row_CoL_Bus_Util = 0.026272 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.041959 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0419589
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7841 n_nop=7635 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.05101
n_activity=732 dram_eff=0.5464
bk0: 52a 7405i bk1: 52a 7283i bk2: 0a 7839i bk3: 0a 7841i bk4: 0a 7841i bk5: 0a 7841i bk6: 0a 7841i bk7: 0a 7841i bk8: 0a 7841i bk9: 0a 7841i bk10: 0a 7841i bk11: 0a 7841i bk12: 0a 7841i bk13: 0a 7841i bk14: 0a 7841i bk15: 0a 7842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.701468
Bank_Level_Parallism_Col = 1.732082
Bank_Level_Parallism_Ready = 1.338308
write_to_read_ratio_blp_rw_average = 0.360068
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.051014 
total_CMD = 7841 
util_bw = 400 
Wasted_Col = 198 
Wasted_Row = 24 
Idle = 7219 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 8 
WTRc_limit = 224 
RTWc_limit = 100 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 224 
RTWc_limit_alone = 100 

Commands details: 
total_CMD = 7841 
n_nop = 7635 
Read = 8 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000765 
CoL_Bus_Util = 0.025507 
Either_Row_CoL_Bus_Util = 0.026272 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111593 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.111593
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7841 n_nop=7647 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.04897
n_activity=633 dram_eff=0.6066
bk0: 48a 7502i bk1: 48a 7331i bk2: 0a 7839i bk3: 0a 7841i bk4: 0a 7841i bk5: 0a 7841i bk6: 0a 7841i bk7: 0a 7841i bk8: 0a 7841i bk9: 0a 7841i bk10: 0a 7841i bk11: 0a 7841i bk12: 0a 7841i bk13: 0a 7841i bk14: 0a 7841i bk15: 0a 7842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.679775
Bank_Level_Parallism_Col = 1.679175
Bank_Level_Parallism_Ready = 1.310881
write_to_read_ratio_blp_rw_average = 0.330206
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.048973 
total_CMD = 7841 
util_bw = 384 
Wasted_Col = 159 
Wasted_Row = 0 
Idle = 7298 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 229 
RTWc_limit = 56 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 229 
RTWc_limit_alone = 56 

Commands details: 
total_CMD = 7841 
n_nop = 7647 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000255 
CoL_Bus_Util = 0.024487 
Either_Row_CoL_Bus_Util = 0.024742 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.064022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0640224

========= L2 cache stats =========
L2_cache_bank[0]: Access = 31, Miss = 13, Miss_rate = 0.419, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 28, Miss = 12, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 28, Miss = 12, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 29, Miss = 13, Miss_rate = 0.448, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 29, Miss = 13, Miss_rate = 0.448, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 29, Miss = 13, Miss_rate = 0.448, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 28, Miss = 12, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 28, Miss = 12, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 28, Miss = 12, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 28, Miss = 12, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 29, Miss = 13, Miss_rate = 0.448, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 29, Miss = 13, Miss_rate = 0.448, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 29, Miss = 13, Miss_rate = 0.448, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 29, Miss = 13, Miss_rate = 0.448, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 28, Miss = 12, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 28, Miss = 12, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 458
L2_total_cache_misses = 200
L2_total_cache_miss_rate = 0.4367
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 128
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 320
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 7
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=1004
icnt_total_pkts_simt_to_mem=1738
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 65.129771
	minimum = 6.000000
	maximum = 290.000000
Network latency average = 57.473282
	minimum = 6.000000
	maximum = 195.000000
Slowest packet = 768
Flit latency average = 53.803571
	minimum = 6.000000
	maximum = 191.000000
Slowest flit = 2258
Fragmentation average = 0.000000
	minimum = 0.000000
	maximum = 0.000000
Injected packet rate average = 0.003567
	minimum = 0.000000 (at node 0)
	maximum = 0.089176 (at node 2)
Accepted packet rate average = 0.003567
	minimum = 0.000000 (at node 0)
	maximum = 0.089176 (at node 2)
Injected flit rate average = 0.010674
	minimum = 0.000000 (at node 0)
	maximum = 0.263445 (at node 2)
Accepted flit rate average= 0.010674
	minimum = 0.000000 (at node 0)
	maximum = 0.270252 (at node 2)
Injected packet length average = 2.992366
Accepted packet length average = 2.992366
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 48.711170 (3 samples)
	minimum = 6.000000 (3 samples)
	maximum = 200.333333 (3 samples)
Network latency average = 42.505952 (3 samples)
	minimum = 6.000000 (3 samples)
	maximum = 135.333333 (3 samples)
Flit latency average = 39.282170 (3 samples)
	minimum = 6.000000 (3 samples)
	maximum = 131.333333 (3 samples)
Fragmentation average = 0.000000 (3 samples)
	minimum = 0.000000 (3 samples)
	maximum = 0.000000 (3 samples)
Injected packet rate average = 0.003629 (3 samples)
	minimum = 0.000000 (3 samples)
	maximum = 0.090734 (3 samples)
Accepted packet rate average = 0.003629 (3 samples)
	minimum = 0.000000 (3 samples)
	maximum = 0.090734 (3 samples)
Injected flit rate average = 0.010863 (3 samples)
	minimum = 0.000000 (3 samples)
	maximum = 0.327984 (3 samples)
Accepted flit rate average = 0.010863 (3 samples)
	minimum = 0.000000 (3 samples)
	maximum = 0.215191 (3 samples)
Injected packet size average = 2.993218 (3 samples)
Accepted packet size average = 2.993218 (3 samples)
Hops average = 1.000000 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 51200 (inst/sec)
gpgpu_simulation_rate = 5042 (cycle/sec)
gpgpu_silicon_slowdown = 318722x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdfdafea88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdfdafea80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdfdafea78..

GPGPU-Sim PTX: cudaLaunch for 0x0x563eb4c1040f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z10add_kernelIdEvPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z10add_kernelIdEvPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10add_kernelIdEvPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10add_kernelIdEvPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10add_kernelIdEvPKT_S2_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10add_kernelIdEvPKT_S2_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z10add_kernelIdEvPKT_S2_PS0_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z10add_kernelIdEvPKT_S2_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10add_kernelIdEvPKT_S2_PS0_'.
GPGPU-Sim PTX: pushing kernel '_Z10add_kernelIdEvPKT_S2_PS0_' to stream 0, gridDim= (1,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
Destroy streams for kernel 4: size 0
kernel_name = _Z10add_kernelIdEvPKT_S2_PS0_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 1575
gpu_sim_insn = 19456
gpu_ipc =      12.3530
gpu_tot_sim_cycle = 6617
gpu_tot_sim_insn = 70656
gpu_tot_ipc =      10.6780
gpu_tot_issued_cta = 4
gpu_occupancy = 46.7121% 
gpu_tot_occupancy = 43.8004% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 4298
partiton_level_parallism =       0.1238
partiton_level_parallism_total  =       0.0987
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       6.3668 GB/Sec
L2_BW_total  =       5.0748 GB/Sec
gpu_total_sim_rate=70656

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1152
	L1I_total_cache_misses = 264
	L1I_total_cache_miss_rate = 0.2292
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 416
	L1C_total_cache_misses = 256
	L1C_total_cache_miss_rate = 0.6154
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 277
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 160
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 256
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 277
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 252
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 888
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 264
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 255
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 416
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1152

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 277
ctas_completed 4, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 
gpgpu_n_tot_thrd_icount = 70656
gpgpu_n_tot_w_icount = 2208
gpgpu_n_stall_shd_mem = 1731
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 256
gpgpu_n_mem_write_global = 384
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 4
gpgpu_n_load_insn  = 4096
gpgpu_n_store_insn = 6144
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 13312
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 277
gpgpu_stall_shd_mem[c_mem][resource_stall] = 277
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 320
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2537	W0_Idle:4801	W0_Scoreboard:3776	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2208
single_issue_nums: WS0:1008	WS1:1008	
dual_issue_nums: WS0:48	WS1:48	
traffic_breakdown_coretomem[CONST_ACC_R] = 32 {8:4,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2048 {8:256,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 52224 {136:384,}
traffic_breakdown_coretomem[INST_ACC_R] = 72 {8:9,}
traffic_breakdown_memtocore[CONST_ACC_R] = 288 {72:4,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 34816 {136:256,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3072 {8:384,}
traffic_breakdown_memtocore[INST_ACC_R] = 1224 {136:9,}
maxmflatency = 758 
max_icnt2mem_latency = 36 
maxmrqlatency = 69 
max_icnt2sh_latency = 371 
averagemflatency = 301 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 108 
mrq_lat_table:142 	7 	122 	42 	54 	24 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	173 	422 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	122 	347 	184 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	245 	24 	37 	86 	167 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       940       934         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       952       714         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       546       958         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       976       970         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1003       996         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1062      1057         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1014      1008         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       988       983         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 25.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.500000  8.333333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 392/24 = 16.333334
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        52        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        48        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 800
min_bank_accesses = 0!
chip skew: 104/96 = 1.08
number of total write accesses:
dram[0]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 768
min_bank_accesses = 0!
chip skew: 96/96 = 1.00
average mf latency per bank:
dram[0]:        129       120    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        127       116    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        114       116    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        124       126    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        121       124    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        120       122    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        119       121    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        127       129    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        682       690         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        758       670         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        606       614         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        682       690         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        626       634         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        702       710         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        642       650         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        710       718         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10290 n_nop=10090 n_act=3 n_pre=1 n_ref_event=0 n_req=49 n_rd=4 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.0381
n_activity=689 dram_eff=0.5689
bk0: 52a 9862i bk1: 48a 9783i bk2: 0a 10289i bk3: 0a 10290i bk4: 0a 10290i bk5: 0a 10290i bk6: 0a 10290i bk7: 0a 10290i bk8: 0a 10290i bk9: 0a 10290i bk10: 0a 10290i bk11: 0a 10290i bk12: 0a 10290i bk13: 0a 10290i bk14: 0a 10290i bk15: 0a 10291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959184
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.682051
Bank_Level_Parallism_Col = 1.662093
Bank_Level_Parallism_Ready = 1.324873
write_to_read_ratio_blp_rw_average = 0.380789
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.038095 
total_CMD = 10290 
util_bw = 392 
Wasted_Col = 202 
Wasted_Row = 0 
Idle = 9696 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 11 
WTRc_limit = 226 
RTWc_limit = 95 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 226 
RTWc_limit_alone = 95 

Commands details: 
total_CMD = 10290 
n_nop = 10090 
Read = 4 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 49 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000389 
CoL_Bus_Util = 0.019048 
Either_Row_CoL_Bus_Util = 0.019436 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.067541 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0675413
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10290 n_nop=10090 n_act=3 n_pre=1 n_ref_event=0 n_req=49 n_rd=4 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.0381
n_activity=680 dram_eff=0.5765
bk0: 48a 9943i bk1: 52a 9755i bk2: 0a 10286i bk3: 0a 10290i bk4: 0a 10290i bk5: 0a 10290i bk6: 0a 10290i bk7: 0a 10290i bk8: 0a 10290i bk9: 0a 10290i bk10: 0a 10290i bk11: 0a 10290i bk12: 0a 10290i bk13: 0a 10290i bk14: 0a 10290i bk15: 0a 10291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938776
Row_Buffer_Locality_read = 0.960000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.662500
Bank_Level_Parallism_Col = 1.663024
Bank_Level_Parallism_Ready = 1.311224
write_to_read_ratio_blp_rw_average = 0.318761
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.038095 
total_CMD = 10290 
util_bw = 392 
Wasted_Col = 169 
Wasted_Row = 9 
Idle = 9720 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 8 
WTRc_limit = 228 
RTWc_limit = 56 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 228 
RTWc_limit_alone = 56 

Commands details: 
total_CMD = 10290 
n_nop = 10090 
Read = 4 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 49 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000389 
CoL_Bus_Util = 0.019048 
Either_Row_CoL_Bus_Util = 0.019436 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.035666 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0356657
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10290 n_nop=10082 n_act=5 n_pre=3 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.03887
n_activity=720 dram_eff=0.5556
bk0: 52a 9822i bk1: 52a 9730i bk2: 0a 10286i bk3: 0a 10290i bk4: 0a 10290i bk5: 0a 10290i bk6: 0a 10290i bk7: 0a 10290i bk8: 0a 10290i bk9: 0a 10290i bk10: 0a 10290i bk11: 0a 10290i bk12: 0a 10290i bk13: 0a 10290i bk14: 0a 10290i bk15: 0a 10291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = 0.875000
Bank_Level_Parallism = 1.730337
Bank_Level_Parallism_Col = 1.694444
Bank_Level_Parallism_Ready = 1.340000
write_to_read_ratio_blp_rw_average = 0.390523
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.038873 
total_CMD = 10290 
util_bw = 400 
Wasted_Col = 221 
Wasted_Row = 9 
Idle = 9660 

BW Util Bottlenecks: 
RCDc_limit = 19 
RCDWRc_limit = 11 
WTRc_limit = 224 
RTWc_limit = 125 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 224 
RTWc_limit_alone = 125 

Commands details: 
total_CMD = 10290 
n_nop = 10082 
Read = 8 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 50 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 200 
Row_Bus_Util =  0.000777 
CoL_Bus_Util = 0.019436 
Either_Row_CoL_Bus_Util = 0.020214 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.069291 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0692906
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10290 n_nop=10096 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.03732
n_activity=634 dram_eff=0.6057
bk0: 48a 9978i bk1: 48a 9790i bk2: 0a 10288i bk3: 0a 10290i bk4: 0a 10290i bk5: 0a 10290i bk6: 0a 10290i bk7: 0a 10290i bk8: 0a 10290i bk9: 0a 10290i bk10: 0a 10290i bk11: 0a 10290i bk12: 0a 10290i bk13: 0a 10290i bk14: 0a 10290i bk15: 0a 10291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.641221
Bank_Level_Parallism_Col = 1.640535
Bank_Level_Parallism_Ready = 1.290155
write_to_read_ratio_blp_rw_average = 0.306883
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.037318 
total_CMD = 10290 
util_bw = 384 
Wasted_Col = 150 
Wasted_Row = 0 
Idle = 9756 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 230 
RTWc_limit = 36 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 230 
RTWc_limit_alone = 36 

Commands details: 
total_CMD = 10290 
n_nop = 10096 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000194 
CoL_Bus_Util = 0.018659 
Either_Row_CoL_Bus_Util = 0.018853 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026822 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0268222
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10290 n_nop=10096 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.03732
n_activity=625 dram_eff=0.6144
bk0: 48a 9817i bk1: 48a 9733i bk2: 0a 10288i bk3: 0a 10290i bk4: 0a 10290i bk5: 0a 10290i bk6: 0a 10290i bk7: 0a 10290i bk8: 0a 10290i bk9: 0a 10290i bk10: 0a 10290i bk11: 0a 10290i bk12: 0a 10290i bk13: 0a 10290i bk14: 0a 10290i bk15: 0a 10291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.855422
Bank_Level_Parallism_Col = 1.855172
Bank_Level_Parallism_Ready = 1.416667
write_to_read_ratio_blp_rw_average = 0.437069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.037318 
total_CMD = 10290 
util_bw = 384 
Wasted_Col = 201 
Wasted_Row = 0 
Idle = 9705 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 9 
WTRc_limit = 222 
RTWc_limit = 155 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 222 
RTWc_limit_alone = 155 

Commands details: 
total_CMD = 10290 
n_nop = 10096 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000194 
CoL_Bus_Util = 0.018659 
Either_Row_CoL_Bus_Util = 0.018853 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.130321 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.130321
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10290 n_nop=10084 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.03887
n_activity=733 dram_eff=0.5457
bk0: 52a 9925i bk1: 52a 9743i bk2: 0a 10288i bk3: 0a 10290i bk4: 0a 10290i bk5: 0a 10290i bk6: 0a 10290i bk7: 0a 10290i bk8: 0a 10290i bk9: 0a 10290i bk10: 0a 10290i bk11: 0a 10290i bk12: 0a 10290i bk13: 0a 10290i bk14: 0a 10290i bk15: 0a 10291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.596346
Bank_Level_Parallism_Col = 1.622609
Bank_Level_Parallism_Ready = 1.318408
write_to_read_ratio_blp_rw_average = 0.317391
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.038873 
total_CMD = 10290 
util_bw = 400 
Wasted_Col = 189 
Wasted_Row = 24 
Idle = 9677 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 8 
WTRc_limit = 225 
RTWc_limit = 63 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 225 
RTWc_limit_alone = 63 

Commands details: 
total_CMD = 10290 
n_nop = 10084 
Read = 8 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000583 
CoL_Bus_Util = 0.019436 
Either_Row_CoL_Bus_Util = 0.020019 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031973 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0319728
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10290 n_nop=10084 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.03887
n_activity=732 dram_eff=0.5464
bk0: 52a 9854i bk1: 52a 9732i bk2: 0a 10288i bk3: 0a 10290i bk4: 0a 10290i bk5: 0a 10290i bk6: 0a 10290i bk7: 0a 10290i bk8: 0a 10290i bk9: 0a 10290i bk10: 0a 10290i bk11: 0a 10290i bk12: 0a 10290i bk13: 0a 10290i bk14: 0a 10290i bk15: 0a 10291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.701468
Bank_Level_Parallism_Col = 1.732082
Bank_Level_Parallism_Ready = 1.338308
write_to_read_ratio_blp_rw_average = 0.360068
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.038873 
total_CMD = 10290 
util_bw = 400 
Wasted_Col = 198 
Wasted_Row = 24 
Idle = 9668 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 8 
WTRc_limit = 224 
RTWc_limit = 100 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 224 
RTWc_limit_alone = 100 

Commands details: 
total_CMD = 10290 
n_nop = 10084 
Read = 8 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000583 
CoL_Bus_Util = 0.019436 
Either_Row_CoL_Bus_Util = 0.020019 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.085034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.085034
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10290 n_nop=10096 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.03732
n_activity=633 dram_eff=0.6066
bk0: 48a 9951i bk1: 48a 9780i bk2: 0a 10288i bk3: 0a 10290i bk4: 0a 10290i bk5: 0a 10290i bk6: 0a 10290i bk7: 0a 10290i bk8: 0a 10290i bk9: 0a 10290i bk10: 0a 10290i bk11: 0a 10290i bk12: 0a 10290i bk13: 0a 10290i bk14: 0a 10290i bk15: 0a 10291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.679775
Bank_Level_Parallism_Col = 1.679175
Bank_Level_Parallism_Ready = 1.310881
write_to_read_ratio_blp_rw_average = 0.330206
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.037318 
total_CMD = 10290 
util_bw = 384 
Wasted_Col = 159 
Wasted_Row = 0 
Idle = 9747 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 229 
RTWc_limit = 56 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 229 
RTWc_limit_alone = 56 

Commands details: 
total_CMD = 10290 
n_nop = 10096 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000194 
CoL_Bus_Util = 0.018659 
Either_Row_CoL_Bus_Util = 0.018853 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.048785 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0487852

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44, Miss = 13, Miss_rate = 0.295, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 40, Miss = 12, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 40, Miss = 12, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 41, Miss = 13, Miss_rate = 0.317, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 41, Miss = 13, Miss_rate = 0.317, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 41, Miss = 13, Miss_rate = 0.317, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 40, Miss = 12, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 40, Miss = 12, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 40, Miss = 12, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 40, Miss = 12, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 41, Miss = 13, Miss_rate = 0.317, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 42, Miss = 13, Miss_rate = 0.310, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 42, Miss = 13, Miss_rate = 0.310, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 41, Miss = 13, Miss_rate = 0.317, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 40, Miss = 12, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 40, Miss = 12, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 653
L2_total_cache_misses = 200
L2_total_cache_miss_rate = 0.3063
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 256
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 384
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=1721
icnt_total_pkts_simt_to_mem=2189
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 105.241026
	minimum = 6.000000
	maximum = 369.000000
Network latency average = 77.607692
	minimum = 6.000000
	maximum = 210.000000
Slowest packet = 1071
Flit latency average = 80.511130
	minimum = 6.000000
	maximum = 210.000000
Slowest flit = 3643
Fragmentation average = 0.000000
	minimum = 0.000000
	maximum = 0.000000
Injected packet rate average = 0.004952
	minimum = 0.000000 (at node 0)
	maximum = 0.123810 (at node 3)
Accepted packet rate average = 0.004952
	minimum = 0.000000 (at node 0)
	maximum = 0.123810 (at node 3)
Injected flit rate average = 0.014832
	minimum = 0.000000 (at node 0)
	maximum = 0.286349 (at node 3)
Accepted flit rate average= 0.014832
	minimum = 0.000000 (at node 0)
	maximum = 0.455238 (at node 3)
Injected packet length average = 2.994872
Accepted packet length average = 2.994872
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 62.843634 (4 samples)
	minimum = 6.000000 (4 samples)
	maximum = 242.500000 (4 samples)
Network latency average = 51.281387 (4 samples)
	minimum = 6.000000 (4 samples)
	maximum = 154.000000 (4 samples)
Flit latency average = 49.589410 (4 samples)
	minimum = 6.000000 (4 samples)
	maximum = 151.000000 (4 samples)
Fragmentation average = 0.000000 (4 samples)
	minimum = 0.000000 (4 samples)
	maximum = 0.000000 (4 samples)
Injected packet rate average = 0.003960 (4 samples)
	minimum = 0.000000 (4 samples)
	maximum = 0.099003 (4 samples)
Accepted packet rate average = 0.003960 (4 samples)
	minimum = 0.000000 (4 samples)
	maximum = 0.099003 (4 samples)
Injected flit rate average = 0.011856 (4 samples)
	minimum = 0.000000 (4 samples)
	maximum = 0.317576 (4 samples)
Accepted flit rate average = 0.011856 (4 samples)
	minimum = 0.000000 (4 samples)
	maximum = 0.275202 (4 samples)
Injected packet size average = 2.993735 (4 samples)
Accepted packet size average = 2.993735 (4 samples)
Hops average = 1.000000 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 70656 (inst/sec)
gpgpu_simulation_rate = 6617 (cycle/sec)
gpgpu_silicon_slowdown = 242859x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdfdafea88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdfdafea80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdfdafea78..

GPGPU-Sim PTX: cudaLaunch for 0x0x563eb4c10463 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z12triad_kernelIdEvPT_PKS0_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z12triad_kernelIdEvPT_PKS0_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12triad_kernelIdEvPT_PKS0_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12triad_kernelIdEvPT_PKS0_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12triad_kernelIdEvPT_PKS0_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12triad_kernelIdEvPT_PKS0_S3_'...
GPGPU-Sim PTX: reconvergence points for _Z12triad_kernelIdEvPT_PKS0_S3_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12triad_kernelIdEvPT_PKS0_S3_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12triad_kernelIdEvPT_PKS0_S3_'.
GPGPU-Sim PTX: pushing kernel '_Z12triad_kernelIdEvPT_PKS0_S3_' to stream 0, gridDim= (1,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
Destroy streams for kernel 5: size 0
kernel_name = _Z12triad_kernelIdEvPT_PKS0_S3_ 
kernel_launch_uid = 5 
gpu_sim_cycle = 1731
gpu_sim_insn = 19456
gpu_ipc =      11.2397
gpu_tot_sim_cycle = 8348
gpu_tot_sim_insn = 90112
gpu_tot_ipc =      10.7944
gpu_tot_issued_cta = 5
gpu_occupancy = 46.9970% 
gpu_tot_occupancy = 44.4632% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 8444
partiton_level_parallism =       0.1127
partiton_level_parallism_total  =       0.1016
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       5.7930 GB/Sec
L2_BW_total  =       5.2237 GB/Sec
gpu_total_sim_rate=90112

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1472
	L1I_total_cache_misses = 328
	L1I_total_cache_miss_rate = 0.2228
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 512
	L1C_total_cache_misses = 320
	L1C_total_cache_miss_rate = 0.6250
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 354
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 192
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 320
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 354
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 315
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1144
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 328
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 317
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 512
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1472

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 354
ctas_completed 5, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 
gpgpu_n_tot_thrd_icount = 90112
gpgpu_n_tot_w_icount = 2816
gpgpu_n_stall_shd_mem = 2011
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 384
gpgpu_n_mem_write_global = 448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 5
gpgpu_n_load_insn  = 6144
gpgpu_n_store_insn = 7168
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 16384
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 354
gpgpu_stall_shd_mem[c_mem][resource_stall] = 354
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 416
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2978	W0_Idle:5822	W0_Scoreboard:5202	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2816
single_issue_nums: WS0:1276	WS1:1276	
dual_issue_nums: WS0:66	WS1:66	
traffic_breakdown_coretomem[CONST_ACC_R] = 40 {8:5,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3072 {8:384,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 60928 {136:448,}
traffic_breakdown_coretomem[INST_ACC_R] = 88 {8:11,}
traffic_breakdown_memtocore[CONST_ACC_R] = 360 {72:5,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52224 {136:384,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3584 {8:448,}
traffic_breakdown_memtocore[INST_ACC_R] = 1496 {136:11,}
maxmflatency = 758 
max_icnt2mem_latency = 36 
maxmrqlatency = 69 
max_icnt2sh_latency = 379 
averagemflatency = 313 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 137 
mrq_lat_table:143 	7 	122 	42 	54 	24 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	225 	518 	94 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	163 	397 	288 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	263 	31 	49 	110 	218 	166 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       940       934         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       952       714         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       546       958         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       976       970         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1003       996         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1062      1057         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1014      1008         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       988       983         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 25.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.500000  8.333333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.500000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 393/25 = 15.720000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        52        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        48        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        52        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 804
min_bank_accesses = 0!
chip skew: 104/96 = 1.08
number of total write accesses:
dram[0]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 768
min_bank_accesses = 0!
chip skew: 96/96 = 1.00
average mf latency per bank:
dram[0]:        177       160    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        176       163    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        154       157    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        174       176    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        165       168    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        169       171    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        162       164    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        172       181    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        690       690         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        758       682         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        614       622         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        694       702         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        634       642         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        702       710         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        654       662         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        722       730         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12982 n_nop=12782 n_act=3 n_pre=1 n_ref_event=0 n_req=49 n_rd=4 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.0302
n_activity=689 dram_eff=0.5689
bk0: 52a 12554i bk1: 48a 12475i bk2: 0a 12981i bk3: 0a 12982i bk4: 0a 12982i bk5: 0a 12982i bk6: 0a 12982i bk7: 0a 12982i bk8: 0a 12982i bk9: 0a 12982i bk10: 0a 12982i bk11: 0a 12982i bk12: 0a 12982i bk13: 0a 12982i bk14: 0a 12982i bk15: 0a 12983i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959184
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.682051
Bank_Level_Parallism_Col = 1.662093
Bank_Level_Parallism_Ready = 1.324873
write_to_read_ratio_blp_rw_average = 0.380789
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.030196 
total_CMD = 12982 
util_bw = 392 
Wasted_Col = 202 
Wasted_Row = 0 
Idle = 12388 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 11 
WTRc_limit = 226 
RTWc_limit = 95 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 226 
RTWc_limit_alone = 95 

Commands details: 
total_CMD = 12982 
n_nop = 12782 
Read = 4 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 49 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000308 
CoL_Bus_Util = 0.015098 
Either_Row_CoL_Bus_Util = 0.015406 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.053536 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0535357
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12982 n_nop=12782 n_act=3 n_pre=1 n_ref_event=0 n_req=49 n_rd=4 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.0302
n_activity=680 dram_eff=0.5765
bk0: 48a 12635i bk1: 52a 12447i bk2: 0a 12978i bk3: 0a 12982i bk4: 0a 12982i bk5: 0a 12982i bk6: 0a 12982i bk7: 0a 12982i bk8: 0a 12982i bk9: 0a 12982i bk10: 0a 12982i bk11: 0a 12982i bk12: 0a 12982i bk13: 0a 12982i bk14: 0a 12982i bk15: 0a 12983i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938776
Row_Buffer_Locality_read = 0.960000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.662500
Bank_Level_Parallism_Col = 1.663024
Bank_Level_Parallism_Ready = 1.311224
write_to_read_ratio_blp_rw_average = 0.318761
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.030196 
total_CMD = 12982 
util_bw = 392 
Wasted_Col = 169 
Wasted_Row = 9 
Idle = 12412 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 8 
WTRc_limit = 228 
RTWc_limit = 56 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 228 
RTWc_limit_alone = 56 

Commands details: 
total_CMD = 12982 
n_nop = 12782 
Read = 4 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 49 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000308 
CoL_Bus_Util = 0.015098 
Either_Row_CoL_Bus_Util = 0.015406 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.028270 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0282699
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12982 n_nop=12774 n_act=5 n_pre=3 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.03081
n_activity=720 dram_eff=0.5556
bk0: 52a 12514i bk1: 52a 12422i bk2: 0a 12978i bk3: 0a 12982i bk4: 0a 12982i bk5: 0a 12982i bk6: 0a 12982i bk7: 0a 12982i bk8: 0a 12982i bk9: 0a 12982i bk10: 0a 12982i bk11: 0a 12982i bk12: 0a 12982i bk13: 0a 12982i bk14: 0a 12982i bk15: 0a 12983i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = 0.875000
Bank_Level_Parallism = 1.730337
Bank_Level_Parallism_Col = 1.694444
Bank_Level_Parallism_Ready = 1.340000
write_to_read_ratio_blp_rw_average = 0.390523
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.030812 
total_CMD = 12982 
util_bw = 400 
Wasted_Col = 221 
Wasted_Row = 9 
Idle = 12352 

BW Util Bottlenecks: 
RCDc_limit = 19 
RCDWRc_limit = 11 
WTRc_limit = 224 
RTWc_limit = 125 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 224 
RTWc_limit_alone = 125 

Commands details: 
total_CMD = 12982 
n_nop = 12774 
Read = 8 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 50 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 200 
Row_Bus_Util =  0.000616 
CoL_Bus_Util = 0.015406 
Either_Row_CoL_Bus_Util = 0.016022 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.054922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0549222
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12982 n_nop=12788 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.02958
n_activity=634 dram_eff=0.6057
bk0: 48a 12670i bk1: 48a 12482i bk2: 0a 12980i bk3: 0a 12982i bk4: 0a 12982i bk5: 0a 12982i bk6: 0a 12982i bk7: 0a 12982i bk8: 0a 12982i bk9: 0a 12982i bk10: 0a 12982i bk11: 0a 12982i bk12: 0a 12982i bk13: 0a 12982i bk14: 0a 12982i bk15: 0a 12983i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.641221
Bank_Level_Parallism_Col = 1.640535
Bank_Level_Parallism_Ready = 1.290155
write_to_read_ratio_blp_rw_average = 0.306883
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.029579 
total_CMD = 12982 
util_bw = 384 
Wasted_Col = 150 
Wasted_Row = 0 
Idle = 12448 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 230 
RTWc_limit = 36 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 230 
RTWc_limit_alone = 36 

Commands details: 
total_CMD = 12982 
n_nop = 12788 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000154 
CoL_Bus_Util = 0.014790 
Either_Row_CoL_Bus_Util = 0.014944 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0212602
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12982 n_nop=12788 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.02958
n_activity=625 dram_eff=0.6144
bk0: 48a 12509i bk1: 48a 12425i bk2: 0a 12980i bk3: 0a 12982i bk4: 0a 12982i bk5: 0a 12982i bk6: 0a 12982i bk7: 0a 12982i bk8: 0a 12982i bk9: 0a 12982i bk10: 0a 12982i bk11: 0a 12982i bk12: 0a 12982i bk13: 0a 12982i bk14: 0a 12982i bk15: 0a 12983i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.855422
Bank_Level_Parallism_Col = 1.855172
Bank_Level_Parallism_Ready = 1.416667
write_to_read_ratio_blp_rw_average = 0.437069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.029579 
total_CMD = 12982 
util_bw = 384 
Wasted_Col = 201 
Wasted_Row = 0 
Idle = 12397 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 9 
WTRc_limit = 222 
RTWc_limit = 155 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 222 
RTWc_limit_alone = 155 

Commands details: 
total_CMD = 12982 
n_nop = 12788 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000154 
CoL_Bus_Util = 0.014790 
Either_Row_CoL_Bus_Util = 0.014944 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.103297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.103297
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12982 n_nop=12776 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.03081
n_activity=733 dram_eff=0.5457
bk0: 52a 12617i bk1: 52a 12435i bk2: 0a 12980i bk3: 0a 12982i bk4: 0a 12982i bk5: 0a 12982i bk6: 0a 12982i bk7: 0a 12982i bk8: 0a 12982i bk9: 0a 12982i bk10: 0a 12982i bk11: 0a 12982i bk12: 0a 12982i bk13: 0a 12982i bk14: 0a 12982i bk15: 0a 12983i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.596346
Bank_Level_Parallism_Col = 1.622609
Bank_Level_Parallism_Ready = 1.318408
write_to_read_ratio_blp_rw_average = 0.317391
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.030812 
total_CMD = 12982 
util_bw = 400 
Wasted_Col = 189 
Wasted_Row = 24 
Idle = 12369 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 8 
WTRc_limit = 225 
RTWc_limit = 63 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 225 
RTWc_limit_alone = 63 

Commands details: 
total_CMD = 12982 
n_nop = 12776 
Read = 8 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000462 
CoL_Bus_Util = 0.015406 
Either_Row_CoL_Bus_Util = 0.015868 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025343 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0253428
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12982 n_nop=12776 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.03081
n_activity=732 dram_eff=0.5464
bk0: 52a 12546i bk1: 52a 12424i bk2: 0a 12980i bk3: 0a 12982i bk4: 0a 12982i bk5: 0a 12982i bk6: 0a 12982i bk7: 0a 12982i bk8: 0a 12982i bk9: 0a 12982i bk10: 0a 12982i bk11: 0a 12982i bk12: 0a 12982i bk13: 0a 12982i bk14: 0a 12982i bk15: 0a 12983i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.701468
Bank_Level_Parallism_Col = 1.732082
Bank_Level_Parallism_Ready = 1.338308
write_to_read_ratio_blp_rw_average = 0.360068
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.030812 
total_CMD = 12982 
util_bw = 400 
Wasted_Col = 198 
Wasted_Row = 24 
Idle = 12360 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 8 
WTRc_limit = 224 
RTWc_limit = 100 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 224 
RTWc_limit_alone = 100 

Commands details: 
total_CMD = 12982 
n_nop = 12776 
Read = 8 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000462 
CoL_Bus_Util = 0.015406 
Either_Row_CoL_Bus_Util = 0.015868 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.067401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.067401
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12982 n_nop=12782 n_act=3 n_pre=1 n_ref_event=0 n_req=49 n_rd=4 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.0302
n_activity=685 dram_eff=0.5723
bk0: 52a 12613i bk1: 48a 12471i bk2: 0a 12980i bk3: 0a 12982i bk4: 0a 12982i bk5: 0a 12982i bk6: 0a 12982i bk7: 0a 12982i bk8: 0a 12982i bk9: 0a 12982i bk10: 0a 12982i bk11: 0a 12982i bk12: 0a 12982i bk13: 0a 12982i bk14: 0a 12982i bk15: 0a 12983i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938776
Row_Buffer_Locality_read = 0.960000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.642478
Bank_Level_Parallism_Col = 1.656987
Bank_Level_Parallism_Ready = 1.304569
write_to_read_ratio_blp_rw_average = 0.319419
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.030196 
total_CMD = 12982 
util_bw = 392 
Wasted_Col = 171 
Wasted_Row = 12 
Idle = 12407 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 8 
WTRc_limit = 229 
RTWc_limit = 56 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 229 
RTWc_limit_alone = 56 

Commands details: 
total_CMD = 12982 
n_nop = 12782 
Read = 4 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 49 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000308 
CoL_Bus_Util = 0.015098 
Either_Row_CoL_Bus_Util = 0.015406 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.038669 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0386689

========= L2 cache stats =========
L2_cache_bank[0]: Access = 57, Miss = 13, Miss_rate = 0.228, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 52, Miss = 12, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 52, Miss = 12, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 53, Miss = 13, Miss_rate = 0.245, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 53, Miss = 13, Miss_rate = 0.245, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 53, Miss = 13, Miss_rate = 0.245, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 52, Miss = 12, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 52, Miss = 12, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
L2_cache_bank[8]: Access = 52, Miss = 12, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 52, Miss = 12, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 53, Miss = 13, Miss_rate = 0.245, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 54, Miss = 13, Miss_rate = 0.241, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 54, Miss = 13, Miss_rate = 0.241, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 54, Miss = 13, Miss_rate = 0.241, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 53, Miss = 13, Miss_rate = 0.245, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 52, Miss = 12, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 848
L2_total_cache_misses = 201
L2_total_cache_miss_rate = 0.2370
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 384
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 448
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=2438
icnt_total_pkts_simt_to_mem=2640
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 105.205128
	minimum = 6.000000
	maximum = 377.000000
Network latency average = 76.728205
	minimum = 6.000000
	maximum = 218.000000
Slowest packet = 1467
Flit latency average = 80.320205
	minimum = 6.000000
	maximum = 218.000000
Slowest flit = 4792
Fragmentation average = 0.000000
	minimum = 0.000000
	maximum = 0.000000
Injected packet rate average = 0.004506
	minimum = 0.000000 (at node 0)
	maximum = 0.112652 (at node 4)
Accepted packet rate average = 0.004506
	minimum = 0.000000 (at node 0)
	maximum = 0.112652 (at node 4)
Injected flit rate average = 0.013495
	minimum = 0.000000 (at node 0)
	maximum = 0.260543 (at node 4)
Accepted flit rate average= 0.013495
	minimum = 0.000000 (at node 0)
	maximum = 0.414211 (at node 4)
Injected packet length average = 2.994872
Accepted packet length average = 2.994872
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 71.315933 (5 samples)
	minimum = 6.000000 (5 samples)
	maximum = 269.400000 (5 samples)
Network latency average = 56.370751 (5 samples)
	minimum = 6.000000 (5 samples)
	maximum = 166.800000 (5 samples)
Flit latency average = 55.735569 (5 samples)
	minimum = 6.000000 (5 samples)
	maximum = 164.400000 (5 samples)
Fragmentation average = 0.000000 (5 samples)
	minimum = 0.000000 (5 samples)
	maximum = 0.000000 (5 samples)
Injected packet rate average = 0.004069 (5 samples)
	minimum = 0.000000 (5 samples)
	maximum = 0.101733 (5 samples)
Accepted packet rate average = 0.004069 (5 samples)
	minimum = 0.000000 (5 samples)
	maximum = 0.101733 (5 samples)
Injected flit rate average = 0.012183 (5 samples)
	minimum = 0.000000 (5 samples)
	maximum = 0.306169 (5 samples)
Accepted flit rate average = 0.012183 (5 samples)
	minimum = 0.000000 (5 samples)
	maximum = 0.303004 (5 samples)
Injected packet size average = 2.993987 (5 samples)
Accepted packet size average = 2.993987 (5 samples)
Hops average = 1.000000 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 90112 (inst/sec)
gpgpu_simulation_rate = 8348 (cycle/sec)
gpgpu_silicon_slowdown = 192501x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdfdafea68..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdfdafea60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdfdafea58..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdfdafea54..

GPGPU-Sim PTX: cudaLaunch for 0x0x563eb4c104bf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z10dot_kernelIdEvPKT_S2_PS0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z10dot_kernelIdEvPKT_S2_PS0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10dot_kernelIdEvPKT_S2_PS0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z10dot_kernelIdEvPKT_S2_PS0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10dot_kernelIdEvPKT_S2_PS0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10dot_kernelIdEvPKT_S2_PS0_i'...
GPGPU-Sim PTX: reconvergence points for _Z10dot_kernelIdEvPKT_S2_PS0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x880 (CUDAStream.1.sm_30.ptx:489) @%p1 bra BB12_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x900 (CUDAStream.1.sm_30.ptx:511) shr.u32 %r24, %r2, 1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8f0 (CUDAStream.1.sm_30.ptx:506) @%p2 bra BB12_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f8 (CUDAStream.1.sm_30.ptx:508) st.shared.f64 [%r5], %fd10;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x910 (CUDAStream.1.sm_30.ptx:513) @%p3 bra BB12_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a8 (CUDAStream.1.sm_30.ptx:539) setp.ne.s32%p6, %r3, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x938 (CUDAStream.1.sm_30.ptx:520) @%p4 bra BB12_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x980 (CUDAStream.1.sm_30.ptx:532) shr.u32 %r21, %r10, 31;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x9a0 (CUDAStream.1.sm_30.ptx:536) @%p5 bra BB12_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a8 (CUDAStream.1.sm_30.ptx:539) setp.ne.s32%p6, %r3, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x9b0 (CUDAStream.1.sm_30.ptx:540) @%p6 bra BB12_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9e0 (CUDAStream.1.sm_30.ptx:549) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z10dot_kernelIdEvPKT_S2_PS0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10dot_kernelIdEvPKT_S2_PS0_i'.
GPGPU-Sim PTX: pushing kernel '_Z10dot_kernelIdEvPKT_S2_PS0_i' to stream 0, gridDim= (256,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads shmem
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z10dot_kernelIdEvPKT_S2_PS0_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 33357
gpu_sim_insn = 33304832
gpu_ipc =     998.4361
gpu_tot_sim_cycle = 41705
gpu_tot_sim_insn = 33394944
gpu_tot_ipc =     800.7419
gpu_tot_issued_cta = 261
gpu_occupancy = 92.3662% 
gpu_tot_occupancy = 91.7648% 
max_total_param_size = 0
gpu_stall_dramfull = 225
gpu_stall_icnt2sh    = 13295
partiton_level_parallism =       0.0143
partiton_level_parallism_total  =       0.0318
partiton_level_parallism_util =       1.0021
partiton_level_parallism_util_total  =       1.0008
L2_BW  =       0.7369 GB/Sec
L2_BW_total  =       1.6350 GB/Sec
gpu_total_sim_rate=654802

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 632720
	L1I_total_cache_misses = 3907
	L1I_total_cache_miss_rate = 0.0062
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11930
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 33280
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.0385
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1509
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 32000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1509
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 628813
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3907
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11930
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 3817
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 33280
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 632720

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1509
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11930
ctas_completed 261, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1608, 1136, 1069, 1068, 998, 999, 998, 999, 931, 931, 931, 931, 931, 931, 931, 931, 875, 875, 875, 875, 875, 875, 875, 875, 875, 875, 875, 875, 875, 875, 875, 875, 1362, 960, 899, 899, 840, 840, 839, 838, 780, 780, 780, 780, 780, 780, 780, 780, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 
gpgpu_n_tot_thrd_icount = 34487296
gpgpu_n_tot_w_icount = 1077728
gpgpu_n_stall_shd_mem = 35353
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 512
gpgpu_n_mem_write_global = 704
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 8192
gpgpu_n_store_insn = 7424
gpgpu_n_shmem_insn = 1049088
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1064960
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1509
gpgpu_stall_shd_mem[c_mem][resource_stall] = 1509
gpgpu_stall_shd_mem[s_mem][bk_conf] = 32032
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 480
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:27706	W0_Idle:163453	W0_Scoreboard:70144	W1:3328	W2:2048	W3:0	W4:2048	W5:0	W6:0	W7:0	W8:2048	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:2048	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1066208
single_issue_nums: WS0:531550	WS1:525080	
dual_issue_nums: WS0:7049	WS1:3500	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4096 {8:512,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 71168 {40:256,136:448,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 69632 {136:512,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5632 {8:704,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmflatency = 758 
max_icnt2mem_latency = 46 
maxmrqlatency = 69 
max_icnt2sh_latency = 379 
averagemflatency = 294 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 109 
mrq_lat_table:193 	7 	124 	50 	58 	25 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	503 	597 	136 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	505 	421 	400 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	535 	39 	58 	122 	249 	233 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	34 	12 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5209      4859         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      4808       714         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       546       958         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       976       970         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1003       996         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:     24375     23945         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:     26329     28874         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:     30292       983         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  9.666667  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  9.000000 13.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.500000  9.666667      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 28.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 11.333333  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  9.000000  9.666667      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  9.333333 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 458/36 = 12.722222
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        60        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        56        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 880
min_bank_accesses = 0!
chip skew: 116/104 = 1.12
number of total write accesses:
dram[0]:        50        49         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        49        49         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        55        51         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        51        54         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        51        51         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        56        49         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        49        51         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        50        49         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 814
min_bank_accesses = 0!
chip skew: 106/98 = 1.08
average mf latency per bank:
dram[0]:        232       194    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        220       208    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        195       202    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        218       217    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        211       215    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        209       218    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        210       211    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        217       230    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        690       690         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        758       682         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        674       682         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        694       702         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        690       698         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        702       710         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        706       714         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        722       730         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64874 n_nop=64647 n_act=7 n_pre=5 n_ref_event=0 n_req=56 n_rd=12 n_rd_L2_A=104 n_write=99 n_wr_bk=0 bw_util=0.006628
n_activity=902 dram_eff=0.4767
bk0: 60a 64381i bk1: 56a 64291i bk2: 0a 64870i bk3: 0a 64874i bk4: 0a 64874i bk5: 0a 64874i bk6: 0a 64874i bk7: 0a 64874i bk8: 0a 64874i bk9: 0a 64874i bk10: 0a 64874i bk11: 0a 64874i bk12: 0a 64874i bk13: 0a 64874i bk14: 0a 64874i bk15: 0a 64877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.931035
Row_Buffer_Locality_write = 0.851852
Bank_Level_Parallism = 1.547945
Bank_Level_Parallism_Col = 1.572485
Bank_Level_Parallism_Ready = 1.296296
write_to_read_ratio_blp_rw_average = 0.349852
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006628 
total_CMD = 64874 
util_bw = 430 
Wasted_Col = 265 
Wasted_Row = 48 
Idle = 64131 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 25 
WTRc_limit = 251 
RTWc_limit = 95 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 251 
RTWc_limit_alone = 95 

Commands details: 
total_CMD = 64874 
n_nop = 64647 
Read = 12 
Write = 99 
L2_Alloc = 104 
L2_WB = 0 
n_act = 7 
n_pre = 5 
n_ref = 0 
n_req = 56 
total_req = 215 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 215 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.003314 
Either_Row_CoL_Bus_Util = 0.003499 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011283 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0112834
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64874 n_nop=64656 n_act=5 n_pre=3 n_ref_event=0 n_req=54 n_rd=8 n_rd_L2_A=104 n_write=98 n_wr_bk=0 bw_util=0.006474
n_activity=813 dram_eff=0.5166
bk0: 56a 64462i bk1: 56a 64322i bk2: 0a 64870i bk3: 0a 64874i bk4: 0a 64874i bk5: 0a 64874i bk6: 0a 64874i bk7: 0a 64874i bk8: 0a 64874i bk9: 0a 64874i bk10: 0a 64874i bk11: 0a 64874i bk12: 0a 64874i bk13: 0a 64874i bk14: 0a 64874i bk15: 0a 64875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907407
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.884615
Bank_Level_Parallism = 1.574303
Bank_Level_Parallism_Col = 1.597701
Bank_Level_Parallism_Ready = 1.290476
write_to_read_ratio_blp_rw_average = 0.300493
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006474 
total_CMD = 64874 
util_bw = 420 
Wasted_Col = 206 
Wasted_Row = 33 
Idle = 64215 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 15 
WTRc_limit = 246 
RTWc_limit = 56 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 246 
RTWc_limit_alone = 56 

Commands details: 
total_CMD = 64874 
n_nop = 64656 
Read = 8 
Write = 98 
L2_Alloc = 104 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 54 
total_req = 210 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 210 
Row_Bus_Util =  0.000123 
CoL_Bus_Util = 0.003237 
Either_Row_CoL_Bus_Util = 0.003360 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005950 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00595
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64874 n_nop=64648 n_act=5 n_pre=3 n_ref_event=0 n_req=62 n_rd=8 n_rd_L2_A=104 n_write=106 n_wr_bk=0 bw_util=0.006721
n_activity=844 dram_eff=0.5166
bk0: 56a 64391i bk1: 56a 64298i bk2: 0a 64870i bk3: 0a 64874i bk4: 0a 64874i bk5: 0a 64874i bk6: 0a 64874i bk7: 0a 64874i bk8: 0a 64874i bk9: 0a 64874i bk10: 0a 64874i bk11: 0a 64874i bk12: 0a 64874i bk13: 0a 64874i bk14: 0a 64874i bk15: 0a 64875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.919355
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.911765
Bank_Level_Parallism = 1.683183
Bank_Level_Parallism_Col = 1.648855
Bank_Level_Parallism_Ready = 1.311927
write_to_read_ratio_blp_rw_average = 0.380153
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006721 
total_CMD = 64874 
util_bw = 436 
Wasted_Col = 239 
Wasted_Row = 9 
Idle = 64190 

BW Util Bottlenecks: 
RCDc_limit = 19 
RCDWRc_limit = 11 
WTRc_limit = 242 
RTWc_limit = 125 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 242 
RTWc_limit_alone = 125 

Commands details: 
total_CMD = 64874 
n_nop = 64648 
Read = 8 
Write = 106 
L2_Alloc = 104 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 62 
total_req = 218 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 218 
Row_Bus_Util =  0.000123 
CoL_Bus_Util = 0.003360 
Either_Row_CoL_Bus_Util = 0.003484 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010991 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0109905
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64874 n_nop=64663 n_act=2 n_pre=0 n_ref_event=0 n_req=59 n_rd=0 n_rd_L2_A=104 n_write=105 n_wr_bk=0 bw_util=0.006443
n_activity=760 dram_eff=0.55
bk0: 52a 64536i bk1: 52a 64358i bk2: 0a 64872i bk3: 0a 64874i bk4: 0a 64874i bk5: 0a 64874i bk6: 0a 64874i bk7: 0a 64874i bk8: 0a 64874i bk9: 0a 64874i bk10: 0a 64874i bk11: 0a 64874i bk12: 0a 64874i bk13: 0a 64874i bk14: 0a 64874i bk15: 0a 64875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.939394
Bank_Level_Parallism = 1.582322
Bank_Level_Parallism_Col = 1.581597
Bank_Level_Parallism_Ready = 1.266667
write_to_read_ratio_blp_rw_average = 0.313368
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006443 
total_CMD = 64874 
util_bw = 418 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 64278 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 248 
RTWc_limit = 46 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 248 
RTWc_limit_alone = 46 

Commands details: 
total_CMD = 64874 
n_nop = 64663 
Read = 0 
Write = 105 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 209 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 209 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.003222 
Either_Row_CoL_Bus_Util = 0.003252 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00437772
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64874 n_nop=64666 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=0 n_rd_L2_A=104 n_write=102 n_wr_bk=0 bw_util=0.006351
n_activity=725 dram_eff=0.5683
bk0: 52a 64386i bk1: 52a 64302i bk2: 0a 64872i bk3: 0a 64874i bk4: 0a 64874i bk5: 0a 64874i bk6: 0a 64874i bk7: 0a 64874i bk8: 0a 64874i bk9: 0a 64874i bk10: 0a 64874i bk11: 0a 64874i bk12: 0a 64874i bk13: 0a 64874i bk14: 0a 64874i bk15: 0a 64875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 1.802908
Bank_Level_Parallism_Col = 1.802589
Bank_Level_Parallism_Ready = 1.388350
write_to_read_ratio_blp_rw_average = 0.419903
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006351 
total_CMD = 64874 
util_bw = 412 
Wasted_Col = 219 
Wasted_Row = 0 
Idle = 64243 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 9 
WTRc_limit = 240 
RTWc_limit = 155 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 240 
RTWc_limit_alone = 155 

Commands details: 
total_CMD = 64874 
n_nop = 64666 
Read = 0 
Write = 102 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 206 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 206 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.003175 
Either_Row_CoL_Bus_Util = 0.003206 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020671 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0206708
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64874 n_nop=64647 n_act=6 n_pre=4 n_ref_event=0 n_req=61 n_rd=8 n_rd_L2_A=104 n_write=105 n_wr_bk=0 bw_util=0.00669
n_activity=833 dram_eff=0.521
bk0: 56a 64458i bk1: 56a 64261i bk2: 0a 64871i bk3: 0a 64874i bk4: 0a 64874i bk5: 0a 64874i bk6: 0a 64874i bk7: 0a 64874i bk8: 0a 64874i bk9: 0a 64874i bk10: 0a 64874i bk11: 0a 64874i bk12: 0a 64874i bk13: 0a 64874i bk14: 0a 64874i bk15: 0a 64876i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901639
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.878788
Bank_Level_Parallism = 1.597651
Bank_Level_Parallism_Col = 1.613105
Bank_Level_Parallism_Ready = 1.325688
write_to_read_ratio_blp_rw_average = 0.344774
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006690 
total_CMD = 64874 
util_bw = 434 
Wasted_Col = 224 
Wasted_Row = 36 
Idle = 64180 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 22 
WTRc_limit = 243 
RTWc_limit = 83 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 243 
RTWc_limit_alone = 83 

Commands details: 
total_CMD = 64874 
n_nop = 64647 
Read = 8 
Write = 105 
L2_Alloc = 104 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 61 
total_req = 217 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 217 
Row_Bus_Util =  0.000154 
CoL_Bus_Util = 0.003345 
Either_Row_CoL_Bus_Util = 0.003499 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00821593
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64874 n_nop=64652 n_act=6 n_pre=4 n_ref_event=0 n_req=56 n_rd=8 n_rd_L2_A=104 n_write=100 n_wr_bk=0 bw_util=0.006536
n_activity=858 dram_eff=0.4942
bk0: 56a 64403i bk1: 56a 64280i bk2: 0a 64870i bk3: 0a 64874i bk4: 0a 64874i bk5: 0a 64874i bk6: 0a 64874i bk7: 0a 64874i bk8: 0a 64874i bk9: 0a 64874i bk10: 0a 64874i bk11: 0a 64874i bk12: 0a 64874i bk13: 0a 64874i bk14: 0a 64874i bk15: 0a 64876i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.857143
Bank_Level_Parallism = 1.624093
Bank_Level_Parallism_Col = 1.674528
Bank_Level_Parallism_Ready = 1.319249
write_to_read_ratio_blp_rw_average = 0.356918
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006536 
total_CMD = 64874 
util_bw = 424 
Wasted_Col = 230 
Wasted_Row = 48 
Idle = 64172 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 22 
WTRc_limit = 242 
RTWc_limit = 100 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 242 
RTWc_limit_alone = 100 

Commands details: 
total_CMD = 64874 
n_nop = 64652 
Read = 8 
Write = 100 
L2_Alloc = 104 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 56 
total_req = 212 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 212 
Row_Bus_Util =  0.000154 
CoL_Bus_Util = 0.003268 
Either_Row_CoL_Bus_Util = 0.003422 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.014058
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64874 n_nop=64661 n_act=4 n_pre=2 n_ref_event=0 n_req=54 n_rd=4 n_rd_L2_A=104 n_write=99 n_wr_bk=0 bw_util=0.006382
n_activity=777 dram_eff=0.5328
bk0: 56a 64470i bk1: 52a 64346i bk2: 0a 64872i bk3: 0a 64874i bk4: 0a 64874i bk5: 0a 64874i bk6: 0a 64874i bk7: 0a 64874i bk8: 0a 64874i bk9: 0a 64874i bk10: 0a 64874i bk11: 0a 64874i bk12: 0a 64874i bk13: 0a 64874i bk14: 0a 64874i bk15: 0a 64875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925926
Row_Buffer_Locality_read = 0.962963
Row_Buffer_Locality_write = 0.888889
Bank_Level_Parallism = 1.584541
Bank_Level_Parallism_Col = 1.609428
Bank_Level_Parallism_Ready = 1.288462
write_to_read_ratio_blp_rw_average = 0.311448
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006382 
total_CMD = 64874 
util_bw = 414 
Wasted_Col = 196 
Wasted_Row = 24 
Idle = 64240 

BW Util Bottlenecks: 
RCDc_limit = 15 
RCDWRc_limit = 15 
WTRc_limit = 247 
RTWc_limit = 56 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 247 
RTWc_limit_alone = 56 

Commands details: 
total_CMD = 64874 
n_nop = 64661 
Read = 4 
Write = 99 
L2_Alloc = 104 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 54 
total_req = 207 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 207 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.003191 
Either_Row_CoL_Bus_Util = 0.003283 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00801554

========= L2 cache stats =========
L2_cache_bank[0]: Access = 116, Miss = 15, Miss_rate = 0.129, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[1]: Access = 96, Miss = 14, Miss_rate = 0.146, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[2]: Access = 96, Miss = 14, Miss_rate = 0.146, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[3]: Access = 96, Miss = 14, Miss_rate = 0.146, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 77, Miss = 14, Miss_rate = 0.182, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 77, Miss = 14, Miss_rate = 0.182, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 76, Miss = 13, Miss_rate = 0.171, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 76, Miss = 13, Miss_rate = 0.171, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 76, Miss = 13, Miss_rate = 0.171, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 76, Miss = 13, Miss_rate = 0.171, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 77, Miss = 14, Miss_rate = 0.182, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 78, Miss = 14, Miss_rate = 0.179, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 78, Miss = 14, Miss_rate = 0.179, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 78, Miss = 14, Miss_rate = 0.179, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 77, Miss = 14, Miss_rate = 0.182, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 76, Miss = 13, Miss_rate = 0.171, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1326
L2_total_cache_misses = 220
L2_total_cache_miss_rate = 0.1659
L2_total_cache_pending_hits = 83
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 466
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 208
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 26
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 53
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 512
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 704
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 90
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=3774
icnt_total_pkts_simt_to_mem=3374
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 38.652720
	minimum = 6.000000
	maximum = 290.000000
Network latency average = 29.245816
	minimum = 6.000000
	maximum = 195.000000
Slowest packet = 2019
Flit latency average = 45.421256
	minimum = 6.000000
	maximum = 191.000000
Slowest flit = 5855
Fragmentation average = 0.000000
	minimum = 0.000000
	maximum = 0.000000
Injected packet rate average = 0.000573
	minimum = 0.000000 (at node 36)
	maximum = 0.004377 (at node 5)
Accepted packet rate average = 0.000573
	minimum = 0.000000 (at node 36)
	maximum = 0.004377 (at node 5)
Injected flit rate average = 0.001241
	minimum = 0.000000 (at node 36)
	maximum = 0.006026 (at node 20)
Accepted flit rate average= 0.001241
	minimum = 0.000000 (at node 36)
	maximum = 0.020266 (at node 5)
Injected packet length average = 2.165272
Accepted packet length average = 2.165272
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 65.872064 (6 samples)
	minimum = 6.000000 (6 samples)
	maximum = 272.833333 (6 samples)
Network latency average = 51.849928 (6 samples)
	minimum = 6.000000 (6 samples)
	maximum = 171.500000 (6 samples)
Flit latency average = 54.016517 (6 samples)
	minimum = 6.000000 (6 samples)
	maximum = 168.833333 (6 samples)
Fragmentation average = 0.000000 (6 samples)
	minimum = 0.000000 (6 samples)
	maximum = 0.000000 (6 samples)
Injected packet rate average = 0.003487 (6 samples)
	minimum = 0.000000 (6 samples)
	maximum = 0.085507 (6 samples)
Accepted packet rate average = 0.003487 (6 samples)
	minimum = 0.000000 (6 samples)
	maximum = 0.085507 (6 samples)
Injected flit rate average = 0.010360 (6 samples)
	minimum = 0.000000 (6 samples)
	maximum = 0.256145 (6 samples)
Accepted flit rate average = 0.010360 (6 samples)
	minimum = 0.000000 (6 samples)
	maximum = 0.255881 (6 samples)
Injected packet size average = 2.971280 (6 samples)
Accepted packet size average = 2.971280 (6 samples)
Hops average = 1.000000 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 51 sec (51 sec)
gpgpu_simulation_rate = 654802 (inst/sec)
gpgpu_simulation_rate = 817 (cycle/sec)
gpgpu_silicon_slowdown = 1966952x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdfdafeaa8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdfdafeaa0..

GPGPU-Sim PTX: cudaLaunch for 0x0x563eb4c103e9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z11copy_kernelIdEvPKT_PS0_ 
GPGPU-Sim PTX: pushing kernel '_Z11copy_kernelIdEvPKT_PS0_' to stream 0, gridDim= (1,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
Destroy streams for kernel 7: size 0
kernel_name = _Z11copy_kernelIdEvPKT_PS0_ 
kernel_launch_uid = 7 
gpu_sim_cycle = 1101
gpu_sim_insn = 14336
gpu_ipc =      13.0209
gpu_tot_sim_cycle = 42806
gpu_tot_sim_insn = 33409280
gpu_tot_ipc =     780.4813
gpu_tot_issued_cta = 262
gpu_occupancy = 45.4206% 
gpu_tot_occupancy = 91.6883% 
max_total_param_size = 0
gpu_stall_dramfull = 225
gpu_stall_icnt2sh    = 13319
partiton_level_parallism =       0.1181
partiton_level_parallism_total  =       0.0340
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0007
L2_BW  =       6.0719 GB/Sec
L2_BW_total  =       1.7491 GB/Sec
gpu_total_sim_rate=642486

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 632944
	L1I_total_cache_misses = 3971
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11930
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 33344
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.0384
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1509
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 32064
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1509
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 628973
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3971
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11930
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 3879
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 33344
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 632944

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1509
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11930
ctas_completed 262, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1608, 1136, 1069, 1068, 998, 999, 998, 999, 931, 931, 931, 931, 931, 931, 931, 931, 875, 875, 875, 875, 875, 875, 875, 875, 875, 875, 875, 875, 875, 875, 875, 875, 1362, 960, 899, 899, 840, 840, 839, 838, 780, 780, 780, 780, 780, 780, 780, 780, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 
gpgpu_n_tot_thrd_icount = 34501632
gpgpu_n_tot_w_icount = 1078176
gpgpu_n_stall_shd_mem = 35468
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 576
gpgpu_n_mem_write_global = 768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 9216
gpgpu_n_store_insn = 8448
gpgpu_n_shmem_insn = 1049088
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1067008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1509
gpgpu_stall_shd_mem[c_mem][resource_stall] = 1509
gpgpu_stall_shd_mem[s_mem][bk_conf] = 32032
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 544
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:27786	W0_Idle:164239	W0_Scoreboard:71094	W1:3328	W2:2048	W3:0	W4:2048	W5:0	W6:0	W7:0	W8:2048	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:2048	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1066656
single_issue_nums: WS0:531710	WS1:525240	
dual_issue_nums: WS0:7081	WS1:3532	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4608 {8:576,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 79872 {40:256,136:512,}
traffic_breakdown_coretomem[INST_ACC_R] = 736 {8:92,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 78336 {136:576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6144 {8:768,}
traffic_breakdown_memtocore[INST_ACC_R] = 12512 {136:92,}
maxmflatency = 758 
max_icnt2mem_latency = 46 
maxmrqlatency = 69 
max_icnt2sh_latency = 379 
averagemflatency = 292 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 111 
mrq_lat_table:193 	7 	124 	50 	58 	25 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	565 	663 	136 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	543 	473 	440 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	548 	48 	73 	154 	302 	239 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	35 	13 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5209      4859         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      4808       714         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       546       958         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       976       970         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1003       996         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:     24375     23945         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:     26329     28874         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:     30292       983         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  9.666667  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  9.000000 13.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.500000  9.666667      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 28.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 11.333333  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  9.000000  9.666667      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  9.333333 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 458/36 = 12.722222
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        60        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        56        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 880
min_bank_accesses = 0!
chip skew: 116/104 = 1.12
number of total write accesses:
dram[0]:        50        49         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        49        49         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        55        51         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        51        54         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        51        51         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        56        49         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        49        51         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        50        49         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 814
min_bank_accesses = 0!
chip skew: 106/98 = 1.08
average mf latency per bank:
dram[0]:        251       214    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        241       225    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        213       221    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        238       237    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        232       236    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        228       238    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        231       232    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        238       251    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        690       690         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        758       682         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        674       682         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        694       702         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        690       698         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        702       710         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        706       714         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        722       730         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=66586 n_nop=66359 n_act=7 n_pre=5 n_ref_event=0 n_req=56 n_rd=12 n_rd_L2_A=104 n_write=99 n_wr_bk=0 bw_util=0.006458
n_activity=902 dram_eff=0.4767
bk0: 60a 66093i bk1: 56a 66003i bk2: 0a 66582i bk3: 0a 66586i bk4: 0a 66586i bk5: 0a 66586i bk6: 0a 66586i bk7: 0a 66586i bk8: 0a 66586i bk9: 0a 66586i bk10: 0a 66586i bk11: 0a 66586i bk12: 0a 66586i bk13: 0a 66586i bk14: 0a 66586i bk15: 0a 66589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.931035
Row_Buffer_Locality_write = 0.851852
Bank_Level_Parallism = 1.547945
Bank_Level_Parallism_Col = 1.572485
Bank_Level_Parallism_Ready = 1.296296
write_to_read_ratio_blp_rw_average = 0.349852
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006458 
total_CMD = 66586 
util_bw = 430 
Wasted_Col = 265 
Wasted_Row = 48 
Idle = 65843 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 25 
WTRc_limit = 251 
RTWc_limit = 95 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 251 
RTWc_limit_alone = 95 

Commands details: 
total_CMD = 66586 
n_nop = 66359 
Read = 12 
Write = 99 
L2_Alloc = 104 
L2_WB = 0 
n_act = 7 
n_pre = 5 
n_ref = 0 
n_req = 56 
total_req = 215 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 215 
Row_Bus_Util =  0.000180 
CoL_Bus_Util = 0.003229 
Either_Row_CoL_Bus_Util = 0.003409 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010993 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0109933
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=66586 n_nop=66368 n_act=5 n_pre=3 n_ref_event=0 n_req=54 n_rd=8 n_rd_L2_A=104 n_write=98 n_wr_bk=0 bw_util=0.006308
n_activity=813 dram_eff=0.5166
bk0: 56a 66174i bk1: 56a 66034i bk2: 0a 66582i bk3: 0a 66586i bk4: 0a 66586i bk5: 0a 66586i bk6: 0a 66586i bk7: 0a 66586i bk8: 0a 66586i bk9: 0a 66586i bk10: 0a 66586i bk11: 0a 66586i bk12: 0a 66586i bk13: 0a 66586i bk14: 0a 66586i bk15: 0a 66587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907407
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.884615
Bank_Level_Parallism = 1.574303
Bank_Level_Parallism_Col = 1.597701
Bank_Level_Parallism_Ready = 1.290476
write_to_read_ratio_blp_rw_average = 0.300493
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006308 
total_CMD = 66586 
util_bw = 420 
Wasted_Col = 206 
Wasted_Row = 33 
Idle = 65927 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 15 
WTRc_limit = 246 
RTWc_limit = 56 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 246 
RTWc_limit_alone = 56 

Commands details: 
total_CMD = 66586 
n_nop = 66368 
Read = 8 
Write = 98 
L2_Alloc = 104 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 54 
total_req = 210 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 210 
Row_Bus_Util =  0.000120 
CoL_Bus_Util = 0.003154 
Either_Row_CoL_Bus_Util = 0.003274 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00579701
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=66586 n_nop=66360 n_act=5 n_pre=3 n_ref_event=0 n_req=62 n_rd=8 n_rd_L2_A=104 n_write=106 n_wr_bk=0 bw_util=0.006548
n_activity=844 dram_eff=0.5166
bk0: 56a 66103i bk1: 56a 66010i bk2: 0a 66582i bk3: 0a 66586i bk4: 0a 66586i bk5: 0a 66586i bk6: 0a 66586i bk7: 0a 66586i bk8: 0a 66586i bk9: 0a 66586i bk10: 0a 66586i bk11: 0a 66586i bk12: 0a 66586i bk13: 0a 66586i bk14: 0a 66586i bk15: 0a 66587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.919355
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.911765
Bank_Level_Parallism = 1.683183
Bank_Level_Parallism_Col = 1.648855
Bank_Level_Parallism_Ready = 1.311927
write_to_read_ratio_blp_rw_average = 0.380153
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006548 
total_CMD = 66586 
util_bw = 436 
Wasted_Col = 239 
Wasted_Row = 9 
Idle = 65902 

BW Util Bottlenecks: 
RCDc_limit = 19 
RCDWRc_limit = 11 
WTRc_limit = 242 
RTWc_limit = 125 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 242 
RTWc_limit_alone = 125 

Commands details: 
total_CMD = 66586 
n_nop = 66360 
Read = 8 
Write = 106 
L2_Alloc = 104 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 62 
total_req = 218 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 218 
Row_Bus_Util =  0.000120 
CoL_Bus_Util = 0.003274 
Either_Row_CoL_Bus_Util = 0.003394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.010708
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=66586 n_nop=66375 n_act=2 n_pre=0 n_ref_event=0 n_req=59 n_rd=0 n_rd_L2_A=104 n_write=105 n_wr_bk=0 bw_util=0.006278
n_activity=760 dram_eff=0.55
bk0: 52a 66248i bk1: 52a 66070i bk2: 0a 66584i bk3: 0a 66586i bk4: 0a 66586i bk5: 0a 66586i bk6: 0a 66586i bk7: 0a 66586i bk8: 0a 66586i bk9: 0a 66586i bk10: 0a 66586i bk11: 0a 66586i bk12: 0a 66586i bk13: 0a 66586i bk14: 0a 66586i bk15: 0a 66587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.939394
Bank_Level_Parallism = 1.582322
Bank_Level_Parallism_Col = 1.581597
Bank_Level_Parallism_Ready = 1.266667
write_to_read_ratio_blp_rw_average = 0.313368
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006278 
total_CMD = 66586 
util_bw = 418 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 65990 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 248 
RTWc_limit = 46 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 248 
RTWc_limit_alone = 46 

Commands details: 
total_CMD = 66586 
n_nop = 66375 
Read = 0 
Write = 105 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 209 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 209 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.003139 
Either_Row_CoL_Bus_Util = 0.003169 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004265 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00426516
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=66586 n_nop=66378 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=0 n_rd_L2_A=104 n_write=102 n_wr_bk=0 bw_util=0.006187
n_activity=725 dram_eff=0.5683
bk0: 52a 66098i bk1: 52a 66014i bk2: 0a 66584i bk3: 0a 66586i bk4: 0a 66586i bk5: 0a 66586i bk6: 0a 66586i bk7: 0a 66586i bk8: 0a 66586i bk9: 0a 66586i bk10: 0a 66586i bk11: 0a 66586i bk12: 0a 66586i bk13: 0a 66586i bk14: 0a 66586i bk15: 0a 66587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 1.802908
Bank_Level_Parallism_Col = 1.802589
Bank_Level_Parallism_Ready = 1.388350
write_to_read_ratio_blp_rw_average = 0.419903
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006187 
total_CMD = 66586 
util_bw = 412 
Wasted_Col = 219 
Wasted_Row = 0 
Idle = 65955 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 9 
WTRc_limit = 240 
RTWc_limit = 155 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 240 
RTWc_limit_alone = 155 

Commands details: 
total_CMD = 66586 
n_nop = 66378 
Read = 0 
Write = 102 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 206 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 206 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.003094 
Either_Row_CoL_Bus_Util = 0.003124 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0201394
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=66586 n_nop=66359 n_act=6 n_pre=4 n_ref_event=0 n_req=61 n_rd=8 n_rd_L2_A=104 n_write=105 n_wr_bk=0 bw_util=0.006518
n_activity=833 dram_eff=0.521
bk0: 56a 66170i bk1: 56a 65973i bk2: 0a 66583i bk3: 0a 66586i bk4: 0a 66586i bk5: 0a 66586i bk6: 0a 66586i bk7: 0a 66586i bk8: 0a 66586i bk9: 0a 66586i bk10: 0a 66586i bk11: 0a 66586i bk12: 0a 66586i bk13: 0a 66586i bk14: 0a 66586i bk15: 0a 66588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901639
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.878788
Bank_Level_Parallism = 1.597651
Bank_Level_Parallism_Col = 1.613105
Bank_Level_Parallism_Ready = 1.325688
write_to_read_ratio_blp_rw_average = 0.344774
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006518 
total_CMD = 66586 
util_bw = 434 
Wasted_Col = 224 
Wasted_Row = 36 
Idle = 65892 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 22 
WTRc_limit = 243 
RTWc_limit = 83 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 243 
RTWc_limit_alone = 83 

Commands details: 
total_CMD = 66586 
n_nop = 66359 
Read = 8 
Write = 105 
L2_Alloc = 104 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 61 
total_req = 217 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 217 
Row_Bus_Util =  0.000150 
CoL_Bus_Util = 0.003259 
Either_Row_CoL_Bus_Util = 0.003409 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008005 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00800469
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=66586 n_nop=66364 n_act=6 n_pre=4 n_ref_event=0 n_req=56 n_rd=8 n_rd_L2_A=104 n_write=100 n_wr_bk=0 bw_util=0.006368
n_activity=858 dram_eff=0.4942
bk0: 56a 66115i bk1: 56a 65992i bk2: 0a 66582i bk3: 0a 66586i bk4: 0a 66586i bk5: 0a 66586i bk6: 0a 66586i bk7: 0a 66586i bk8: 0a 66586i bk9: 0a 66586i bk10: 0a 66586i bk11: 0a 66586i bk12: 0a 66586i bk13: 0a 66586i bk14: 0a 66586i bk15: 0a 66588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.857143
Bank_Level_Parallism = 1.624093
Bank_Level_Parallism_Col = 1.674528
Bank_Level_Parallism_Ready = 1.319249
write_to_read_ratio_blp_rw_average = 0.356918
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006368 
total_CMD = 66586 
util_bw = 424 
Wasted_Col = 230 
Wasted_Row = 48 
Idle = 65884 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 22 
WTRc_limit = 242 
RTWc_limit = 100 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 242 
RTWc_limit_alone = 100 

Commands details: 
total_CMD = 66586 
n_nop = 66364 
Read = 8 
Write = 100 
L2_Alloc = 104 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 56 
total_req = 212 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 212 
Row_Bus_Util =  0.000150 
CoL_Bus_Util = 0.003184 
Either_Row_CoL_Bus_Util = 0.003334 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013697 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0136966
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=66586 n_nop=66373 n_act=4 n_pre=2 n_ref_event=0 n_req=54 n_rd=4 n_rd_L2_A=104 n_write=99 n_wr_bk=0 bw_util=0.006218
n_activity=777 dram_eff=0.5328
bk0: 56a 66182i bk1: 52a 66058i bk2: 0a 66584i bk3: 0a 66586i bk4: 0a 66586i bk5: 0a 66586i bk6: 0a 66586i bk7: 0a 66586i bk8: 0a 66586i bk9: 0a 66586i bk10: 0a 66586i bk11: 0a 66586i bk12: 0a 66586i bk13: 0a 66586i bk14: 0a 66586i bk15: 0a 66587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925926
Row_Buffer_Locality_read = 0.962963
Row_Buffer_Locality_write = 0.888889
Bank_Level_Parallism = 1.584541
Bank_Level_Parallism_Col = 1.609428
Bank_Level_Parallism_Ready = 1.288462
write_to_read_ratio_blp_rw_average = 0.311448
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006218 
total_CMD = 66586 
util_bw = 414 
Wasted_Col = 196 
Wasted_Row = 24 
Idle = 65952 

BW Util Bottlenecks: 
RCDc_limit = 15 
RCDWRc_limit = 15 
WTRc_limit = 247 
RTWc_limit = 56 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 247 
RTWc_limit_alone = 56 

Commands details: 
total_CMD = 66586 
n_nop = 66373 
Read = 4 
Write = 99 
L2_Alloc = 104 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 54 
total_req = 207 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 207 
Row_Bus_Util =  0.000090 
CoL_Bus_Util = 0.003109 
Either_Row_CoL_Bus_Util = 0.003199 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007809 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00780945

========= L2 cache stats =========
L2_cache_bank[0]: Access = 124, Miss = 15, Miss_rate = 0.121, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[1]: Access = 104, Miss = 14, Miss_rate = 0.135, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[2]: Access = 104, Miss = 14, Miss_rate = 0.135, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[3]: Access = 104, Miss = 14, Miss_rate = 0.135, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 85, Miss = 14, Miss_rate = 0.165, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 85, Miss = 14, Miss_rate = 0.165, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 84, Miss = 13, Miss_rate = 0.155, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 84, Miss = 13, Miss_rate = 0.155, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 84, Miss = 13, Miss_rate = 0.155, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 84, Miss = 13, Miss_rate = 0.155, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 86, Miss = 14, Miss_rate = 0.163, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 87, Miss = 14, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 86, Miss = 14, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 86, Miss = 14, Miss_rate = 0.163, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 85, Miss = 14, Miss_rate = 0.165, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 84, Miss = 13, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1456
L2_total_cache_misses = 220
L2_total_cache_miss_rate = 0.1511
L2_total_cache_pending_hits = 83
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 576
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 530
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 208
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 53
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 576
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 768
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 92
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=4168
icnt_total_pkts_simt_to_mem=3760
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 68.103846
	minimum = 6.000000
	maximum = 282.000000
Network latency average = 59.657692
	minimum = 6.000000
	maximum = 195.000000
Slowest packet = 2759
Flit latency average = 54.065385
	minimum = 6.000000
	maximum = 191.000000
Slowest flit = 7419
Fragmentation average = GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
0.000000
	minimum = 0.000000
	maximum = 0.000000
Injected packet rate average = 0.004723
	minimum = 0.000000 (at node 0)
	maximum = 0.118074 (at node 7)
Accepted packet rate average = 0.004723
	minimum = 0.000000 (at node 0)
	maximum = 0.118074 (at node 7)
Injected flit rate average = 0.014169
	minimum = 0.000000 (at node 0)
	maximum = 0.350590 (at node 7)
Accepted flit rate average= 0.014169
	minimum = 0.000000 (at node 0)
	maximum = 0.357856 (at node 7)
Injected packet length average = 3.000000
Accepted packet length average = 3.000000
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 66.190890 (7 samples)
	minimum = 6.000000 (7 samples)
	maximum = 274.142857 (7 samples)
Network latency average = 52.965323 (7 samples)
	minimum = 6.000000 (7 samples)
	maximum = 174.857143 (7 samples)
Flit latency average = 54.023498 (7 samples)
	minimum = 6.000000 (7 samples)
	maximum = 172.000000 (7 samples)
Fragmentation average = 0.000000 (7 samples)
	minimum = 0.000000 (7 samples)
	maximum = 0.000000 (7 samples)
Injected packet rate average = 0.003663 (7 samples)
	minimum = 0.000000 (7 samples)
	maximum = 0.090159 (7 samples)
Accepted packet rate average = 0.003663 (7 samples)
	minimum = 0.000000 (7 samples)
	maximum = 0.090159 (7 samples)
Injected flit rate average = 0.010904 (7 samples)
	minimum = 0.000000 (7 samples)
	maximum = 0.269637 (7 samples)
Accepted flit rate average = 0.010904 (7 samples)
	minimum = 0.000000 (7 samples)
	maximum = 0.270449 (7 samples)
Injected packet size average = 2.976570 (7 samples)
Accepted packet size average = 2.976570 (7 samples)
Hops average = 1.000000 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 52 sec (52 sec)
gpgpu_simulation_rate = 642486 (inst/sec)
gpgpu_simulation_rate = 823 (cycle/sec)
gpgpu_silicon_slowdown = 1952612x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdfdafeaa8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdfdafeaa0..

GPGPU-Sim PTX: cudaLaunch for 0x0x563eb4c1043d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10mul_kernelIdEvPT_PKS0_ 
GPGPU-Sim PTX: pushing kernel '_Z10mul_kernelIdEvPT_PKS0_' to stream 0, gridDim= (1,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
Destroy streams for kernel 8: size 0
kernel_name = _Z10mul_kernelIdEvPT_PKS0_ 
kernel_launch_uid = 8 
gpu_sim_cycle = 1117
gpu_sim_insn = 15360
gpu_ipc =      13.7511
gpu_tot_sim_cycle = 43923
gpu_tot_sim_insn = 33424640
gpu_tot_ipc =     760.9826
gpu_tot_issued_cta = 263
gpu_occupancy = 45.3433% 
gpu_tot_occupancy = 91.6107% 
max_total_param_size = 0
gpu_stall_dramfull = 225
gpu_stall_icnt2sh    = 13335
partiton_level_parallism =       0.1164
partiton_level_parallism_total  =       0.0361
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0006
L2_BW  =       5.9849 GB/Sec
L2_BW_total  =       1.8569 GB/Sec
gpu_total_sim_rate=642781

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 633200
	L1I_total_cache_misses = 4035
	L1I_total_cache_miss_rate = 0.0064
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11930
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 33408
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.0383
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1509
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 32128
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1509
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 629165
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4035
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11930
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 3941
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 33408
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 633200

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1509
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11930
ctas_completed 263, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1608, 1136, 1069, 1068, 998, 999, 998, 999, 931, 931, 931, 931, 931, 931, 931, 931, 875, 875, 875, 875, 875, 875, 875, 875, 875, 875, 875, 875, 875, 875, 875, 875, 1362, 960, 899, 899, 840, 840, 839, 838, 780, 780, 780, 780, 780, 780, 780, 780, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 
gpgpu_n_tot_thrd_icount = 34516992
gpgpu_n_tot_w_icount = 1078656
gpgpu_n_stall_shd_mem = 35583
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 640
gpgpu_n_mem_write_global = 832
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 10240
gpgpu_n_store_insn = 9472
gpgpu_n_shmem_insn = 1049088
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1069056
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1509
gpgpu_stall_shd_mem[c_mem][resource_stall] = 1509
gpgpu_stall_shd_mem[s_mem][bk_conf] = 32032
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 608
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:27870	W0_Idle:165032	W0_Scoreboard:71969	W1:3328	W2:2048	W3:0	W4:2048	W5:0	W6:0	W7:0	W8:2048	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:2048	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1067136
single_issue_nums: WS0:531950	WS1:525480	
dual_issue_nums: WS0:7081	WS1:3532	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5120 {8:640,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 88576 {40:256,136:576,}
traffic_breakdown_coretomem[INST_ACC_R] = 752 {8:94,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 87040 {136:640,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6656 {8:832,}
traffic_breakdown_memtocore[INST_ACC_R] = 12784 {136:94,}
maxmflatency = 758 
max_icnt2mem_latency = 46 
maxmrqlatency = 69 
max_icnt2sh_latency = 379 
averagemflatency = 289 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 112 
mrq_lat_table:193 	7 	124 	50 	58 	25 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	628 	728 	136 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	581 	525 	480 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	565 	57 	88 	184 	355 	243 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	36 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5209      4859         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      4808       714         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       546       958         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       976       970         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1003       996         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:     24375     23945         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:     26329     28874         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:     30292       983         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  9.666667  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  9.000000 13.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.500000  9.666667      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 28.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 11.333333  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  9.000000  9.666667      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  9.333333 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 458/36 = 12.722222
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        60        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        56        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 880
min_bank_accesses = 0!
chip skew: 116/104 = 1.12
number of total write accesses:
dram[0]:        50        49         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        49        49         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        55        51         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        51        54         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        51        51         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        56        49         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        49        51         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        50        49         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 814
min_bank_accesses = 0!
chip skew: 106/98 = 1.08
average mf latency per bank:
dram[0]:        271       232    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        260       245    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        232       241    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        258       257    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        253       257    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        246       258    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        251       252    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        257       272    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        690       690         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        758       682         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        674       682         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        694       702         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        690       698         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        702       710         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        706       714         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        722       730         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68323 n_nop=68096 n_act=7 n_pre=5 n_ref_event=0 n_req=56 n_rd=12 n_rd_L2_A=104 n_write=99 n_wr_bk=0 bw_util=0.006294
n_activity=902 dram_eff=0.4767
bk0: 60a 67830i bk1: 56a 67740i bk2: 0a 68319i bk3: 0a 68323i bk4: 0a 68323i bk5: 0a 68323i bk6: 0a 68323i bk7: 0a 68323i bk8: 0a 68323i bk9: 0a 68323i bk10: 0a 68323i bk11: 0a 68323i bk12: 0a 68323i bk13: 0a 68323i bk14: 0a 68323i bk15: 0a 68326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.931035
Row_Buffer_Locality_write = 0.851852
Bank_Level_Parallism = 1.547945
Bank_Level_Parallism_Col = 1.572485
Bank_Level_Parallism_Ready = 1.296296
write_to_read_ratio_blp_rw_average = 0.349852
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006294 
total_CMD = 68323 
util_bw = 430 
Wasted_Col = 265 
Wasted_Row = 48 
Idle = 67580 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 25 
WTRc_limit = 251 
RTWc_limit = 95 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 251 
RTWc_limit_alone = 95 

Commands details: 
total_CMD = 68323 
n_nop = 68096 
Read = 12 
Write = 99 
L2_Alloc = 104 
L2_WB = 0 
n_act = 7 
n_pre = 5 
n_ref = 0 
n_req = 56 
total_req = 215 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 215 
Row_Bus_Util =  0.000176 
CoL_Bus_Util = 0.003147 
Either_Row_CoL_Bus_Util = 0.003322 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0107138
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68323 n_nop=68105 n_act=5 n_pre=3 n_ref_event=0 n_req=54 n_rd=8 n_rd_L2_A=104 n_write=98 n_wr_bk=0 bw_util=0.006147
n_activity=813 dram_eff=0.5166
bk0: 56a 67911i bk1: 56a 67771i bk2: 0a 68319i bk3: 0a 68323i bk4: 0a 68323i bk5: 0a 68323i bk6: 0a 68323i bk7: 0a 68323i bk8: 0a 68323i bk9: 0a 68323i bk10: 0a 68323i bk11: 0a 68323i bk12: 0a 68323i bk13: 0a 68323i bk14: 0a 68323i bk15: 0a 68324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907407
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.884615
Bank_Level_Parallism = 1.574303
Bank_Level_Parallism_Col = 1.597701
Bank_Level_Parallism_Ready = 1.290476
write_to_read_ratio_blp_rw_average = 0.300493
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006147 
total_CMD = 68323 
util_bw = 420 
Wasted_Col = 206 
Wasted_Row = 33 
Idle = 67664 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 15 
WTRc_limit = 246 
RTWc_limit = 56 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 246 
RTWc_limit_alone = 56 

Commands details: 
total_CMD = 68323 
n_nop = 68105 
Read = 8 
Write = 98 
L2_Alloc = 104 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 54 
total_req = 210 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 210 
Row_Bus_Util =  0.000117 
CoL_Bus_Util = 0.003074 
Either_Row_CoL_Bus_Util = 0.003191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005650 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00564963
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68323 n_nop=68097 n_act=5 n_pre=3 n_ref_event=0 n_req=62 n_rd=8 n_rd_L2_A=104 n_write=106 n_wr_bk=0 bw_util=0.006381
n_activity=844 dram_eff=0.5166
bk0: 56a 67840i bk1: 56a 67747i bk2: 0a 68319i bk3: 0a 68323i bk4: 0a 68323i bk5: 0a 68323i bk6: 0a 68323i bk7: 0a 68323i bk8: 0a 68323i bk9: 0a 68323i bk10: 0a 68323i bk11: 0a 68323i bk12: 0a 68323i bk13: 0a 68323i bk14: 0a 68323i bk15: 0a 68324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.919355
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.911765
Bank_Level_Parallism = 1.683183
Bank_Level_Parallism_Col = 1.648855
Bank_Level_Parallism_Ready = 1.311927
write_to_read_ratio_blp_rw_average = 0.380153
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006381 
total_CMD = 68323 
util_bw = 436 
Wasted_Col = 239 
Wasted_Row = 9 
Idle = 67639 

BW Util Bottlenecks: 
RCDc_limit = 19 
RCDWRc_limit = 11 
WTRc_limit = 242 
RTWc_limit = 125 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 242 
RTWc_limit_alone = 125 

Commands details: 
total_CMD = 68323 
n_nop = 68097 
Read = 8 
Write = 106 
L2_Alloc = 104 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 62 
total_req = 218 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 218 
Row_Bus_Util =  0.000117 
CoL_Bus_Util = 0.003191 
Either_Row_CoL_Bus_Util = 0.003308 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010436 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0104357
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68323 n_nop=68112 n_act=2 n_pre=0 n_ref_event=0 n_req=59 n_rd=0 n_rd_L2_A=104 n_write=105 n_wr_bk=0 bw_util=0.006118
n_activity=760 dram_eff=0.55
bk0: 52a 67985i bk1: 52a 67807i bk2: 0a 68321i bk3: 0a 68323i bk4: 0a 68323i bk5: 0a 68323i bk6: 0a 68323i bk7: 0a 68323i bk8: 0a 68323i bk9: 0a 68323i bk10: 0a 68323i bk11: 0a 68323i bk12: 0a 68323i bk13: 0a 68323i bk14: 0a 68323i bk15: 0a 68324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.939394
Bank_Level_Parallism = 1.582322
Bank_Level_Parallism_Col = 1.581597
Bank_Level_Parallism_Ready = 1.266667
write_to_read_ratio_blp_rw_average = 0.313368
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006118 
total_CMD = 68323 
util_bw = 418 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 67727 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 248 
RTWc_limit = 46 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 248 
RTWc_limit_alone = 46 

Commands details: 
total_CMD = 68323 
n_nop = 68112 
Read = 0 
Write = 105 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 209 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 209 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.003059 
Either_Row_CoL_Bus_Util = 0.003088 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004157 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00415673
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68323 n_nop=68115 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=0 n_rd_L2_A=104 n_write=102 n_wr_bk=0 bw_util=0.00603
n_activity=725 dram_eff=0.5683
bk0: 52a 67835i bk1: 52a 67751i bk2: 0a 68321i bk3: 0a 68323i bk4: 0a 68323i bk5: 0a 68323i bk6: 0a 68323i bk7: 0a 68323i bk8: 0a 68323i bk9: 0a 68323i bk10: 0a 68323i bk11: 0a 68323i bk12: 0a 68323i bk13: 0a 68323i bk14: 0a 68323i bk15: 0a 68324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 1.802908
Bank_Level_Parallism_Col = 1.802589
Bank_Level_Parallism_Ready = 1.388350
write_to_read_ratio_blp_rw_average = 0.419903
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006030 
total_CMD = 68323 
util_bw = 412 
Wasted_Col = 219 
Wasted_Row = 0 
Idle = 67692 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 9 
WTRc_limit = 240 
RTWc_limit = 155 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 240 
RTWc_limit_alone = 155 

Commands details: 
total_CMD = 68323 
n_nop = 68115 
Read = 0 
Write = 102 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 206 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 206 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.003015 
Either_Row_CoL_Bus_Util = 0.003044 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019627 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0196274
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68323 n_nop=68096 n_act=6 n_pre=4 n_ref_event=0 n_req=61 n_rd=8 n_rd_L2_A=104 n_write=105 n_wr_bk=0 bw_util=0.006352
n_activity=833 dram_eff=0.521
bk0: 56a 67907i bk1: 56a 67710i bk2: 0a 68320i bk3: 0a 68323i bk4: 0a 68323i bk5: 0a 68323i bk6: 0a 68323i bk7: 0a 68323i bk8: 0a 68323i bk9: 0a 68323i bk10: 0a 68323i bk11: 0a 68323i bk12: 0a 68323i bk13: 0a 68323i bk14: 0a 68323i bk15: 0a 68325i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901639
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.878788
Bank_Level_Parallism = 1.597651
Bank_Level_Parallism_Col = 1.613105
Bank_Level_Parallism_Ready = 1.325688
write_to_read_ratio_blp_rw_average = 0.344774
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006352 
total_CMD = 68323 
util_bw = 434 
Wasted_Col = 224 
Wasted_Row = 36 
Idle = 67629 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 22 
WTRc_limit = 243 
RTWc_limit = 83 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 243 
RTWc_limit_alone = 83 

Commands details: 
total_CMD = 68323 
n_nop = 68096 
Read = 8 
Write = 105 
L2_Alloc = 104 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 61 
total_req = 217 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 217 
Row_Bus_Util =  0.000146 
CoL_Bus_Util = 0.003176 
Either_Row_CoL_Bus_Util = 0.003322 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00780118
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68323 n_nop=68101 n_act=6 n_pre=4 n_ref_event=0 n_req=56 n_rd=8 n_rd_L2_A=104 n_write=100 n_wr_bk=0 bw_util=0.006206
n_activity=858 dram_eff=0.4942
bk0: 56a 67852i bk1: 56a 67729i bk2: 0a 68319i bk3: 0a 68323i bk4: 0a 68323i bk5: 0a 68323i bk6: 0a 68323i bk7: 0a 68323i bk8: 0a 68323i bk9: 0a 68323i bk10: 0a 68323i bk11: 0a 68323i bk12: 0a 68323i bk13: 0a 68323i bk14: 0a 68323i bk15: 0a 68325i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.857143
Bank_Level_Parallism = 1.624093
Bank_Level_Parallism_Col = 1.674528
Bank_Level_Parallism_Ready = 1.319249
write_to_read_ratio_blp_rw_average = 0.356918
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006206 
total_CMD = 68323 
util_bw = 424 
Wasted_Col = 230 
Wasted_Row = 48 
Idle = 67621 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 22 
WTRc_limit = 242 
RTWc_limit = 100 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 242 
RTWc_limit_alone = 100 

Commands details: 
total_CMD = 68323 
n_nop = 68101 
Read = 8 
Write = 100 
L2_Alloc = 104 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 56 
total_req = 212 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 212 
Row_Bus_Util =  0.000146 
CoL_Bus_Util = 0.003103 
Either_Row_CoL_Bus_Util = 0.003249 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0133484
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68323 n_nop=68110 n_act=4 n_pre=2 n_ref_event=0 n_req=54 n_rd=4 n_rd_L2_A=104 n_write=99 n_wr_bk=0 bw_util=0.006059
n_activity=777 dram_eff=0.5328
bk0: 56a 67919i bk1: 52a 67795i bk2: 0a 68321i bk3: 0a 68323i bk4: 0a 68323i bk5: 0a 68323i bk6: 0a 68323i bk7: 0a 68323i bk8: 0a 68323i bk9: 0a 68323i bk10: 0a 68323i bk11: 0a 68323i bk12: 0a 68323i bk13: 0a 68323i bk14: 0a 68323i bk15: 0a 68324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925926
Row_Buffer_Locality_read = 0.962963
Row_Buffer_Locality_write = 0.888889
Bank_Level_Parallism = 1.584541
Bank_Level_Parallism_Col = 1.609428
Bank_Level_Parallism_Ready = 1.288462
write_to_read_ratio_blp_rw_average = 0.311448
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006059 
total_CMD = 68323 
util_bw = 414 
Wasted_Col = 196 
Wasted_Row = 24 
Idle = 67689 

BW Util Bottlenecks: 
RCDc_limit = 15 
RCDWRc_limit = 15 
WTRc_limit = 247 
RTWc_limit = 56 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 247 
RTWc_limit_alone = 56 

Commands details: 
total_CMD = 68323 
n_nop = 68110 
Read = 4 
Write = 99 
L2_Alloc = 104 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 54 
total_req = 207 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 207 
Row_Bus_Util =  0.000088 
CoL_Bus_Util = 0.003030 
Either_Row_CoL_Bus_Util = 0.003118 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007611 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00761091

========= L2 cache stats =========
L2_cache_bank[0]: Access = 132, Miss = 15, Miss_rate = 0.114, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[1]: Access = 112, Miss = 14, Miss_rate = 0.125, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[2]: Access = 112, Miss = 14, Miss_rate = 0.125, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[3]: Access = 112, Miss = 14, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 93, Miss = 14, Miss_rate = 0.151, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 93, Miss = 14, Miss_rate = 0.151, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 92, Miss = 13, Miss_rate = 0.141, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 92, Miss = 13, Miss_rate = 0.141, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 92, Miss = 13, Miss_rate = 0.141, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 92, Miss = 13, Miss_rate = 0.141, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 94, Miss = 14, Miss_rate = 0.149, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 95, Miss = 14, Miss_rate = 0.147, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 95, Miss = 14, Miss_rate = 0.147, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 95, Miss = 14, Miss_rate = 0.147, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 93, Miss = 14, Miss_rate = 0.151, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 92, Miss = 13, Miss_rate = 0.141, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1586
L2_total_cache_misses = 220
L2_total_cache_miss_rate = 0.1387
L2_total_cache_pending_hits = 83
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 640
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 594
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 208
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 30
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 53
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 640
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 832
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 94
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=4562
icnt_total_pkts_simt_to_mem=4146
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 65.576923
	minimum = 6.000000
	maximum = 290.000000
Network latency average = 58.000000
	minimum = 6.000000
	maximum = 195.000000
Slowest packet = 3024
Flit latency average = 54.187179
	minimum = 6.000000
	maximum = 191.000000
Slowest flit = 8224
Fragmentation average = 0.000000
	minimum = 0.000000
	maximum = 0.000000
Injected packet rate average = 0.004655
	minimum = 0.000000 (at node 0)
	maximum = 0.116383 (at node 8)
Accepted packet rate average = 0.004655
	minimum = 0.000000 (at node 0)
	maximum = 0.116383 (at node 8)
Injected flit rate average = 0.013966
	minimum = 0.000000 (at node 0)
	maximum = 0.345568 (at node 8)
Accepted flit rate average= 0.013966
	minimum = 0.000000 (at node 0)
	maximum = 0.352731 (at node 8)
Injected packet length average = 3.000000
Accepted packet length average = 3.000000
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 66.114144 (8 samples)
	minimum = 6.000000 (8 samples)
	maximum = 276.125000 (8 samples)
Network latency average = 53.594658 (8 samples)
	minimum = 6.000000 (8 samples)
	maximum = 177.375000 (8 samples)
Flit latency average = 54.043958 (8 samples)
	minimum = 6.000000 (8 samples)
	maximum = 174.375000 (8 samples)
Fragmentation average = 0.000000 (8 samples)
	minimum = 0.000000 (8 samples)
	maximum = 0.000000 (8 samples)
Injected packet rate average = 0.003787 (8 samples)
	minimum = 0.000000 (8 samples)
	maximum = 0.093437 (8 samples)
Accepted packet rate average = 0.003787 (8 samples)
	minimum = 0.000000 (8 samples)
	maximum = 0.093437 (8 samples)
Injected flit rate average = 0.011287 (8 samples)
	minimum = 0.000000 (8 samples)
	maximum = 0.279129 (8 samples)
Accepted flit rate average = 0.011287 (8 samples)
	minimum = 0.000000 (8 samples)
	maximum = 0.280734 (8 samples)
Injected packet size average = 2.980170 (8 samples)
Accepted packet size average = 2.980170 (8 samples)
Hops average = 1.000000 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 52 sec (52 sec)
gpgpu_simulation_rate = 642781 (inst/sec)
gpgpu_simulation_rate = 844 (cycle/sec)
gpgpu_silicon_slowdown = 1904028x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdfdafea88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdfdafea80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdfdafea78..

GPGPU-Sim PTX: cudaLaunch for 0x0x563eb4c1040f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10add_kernelIdEvPKT_S2_PS0_ 
GPGPU-Sim PTX: pushing kernel '_Z10add_kernelIdEvPKT_S2_PS0_' to stream 0, gridDim= (1,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
Destroy streams for kernel 9: size 0
kernel_name = _Z10add_kernelIdEvPKT_S2_PS0_ 
kernel_launch_uid = 9 
gpu_sim_cycle = 1489
gpu_sim_insn = 19456
gpu_ipc =      13.0665
gpu_tot_sim_cycle = 45412
gpu_tot_sim_insn = 33444096
gpu_tot_ipc =     736.4594
gpu_tot_issued_cta = 264
gpu_occupancy = 46.5083% 
gpu_tot_occupancy = 91.5103% 
max_total_param_size = 0
gpu_stall_dramfull = 225
gpu_stall_icnt2sh    = 17481
partiton_level_parallism =       0.1303
partiton_level_parallism_total  =       0.0392
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0006
L2_BW  =       6.7000 GB/Sec
L2_BW_total  =       2.0157 GB/Sec
gpu_total_sim_rate=643155

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 633520
	L1I_total_cache_misses = 4099
	L1I_total_cache_miss_rate = 0.0065
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11930
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 33504
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.0382
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1509
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 32224
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1509
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 629421
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4099
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11930
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 4003
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 33504
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 633520

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1509
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11930
ctas_completed 264, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1608, 1136, 1069, 1068, 998, 999, 998, 999, 931, 931, 931, 931, 931, 931, 931, 931, 875, 875, 875, 875, 875, 875, 875, 875, 875, 875, 875, 875, 875, 875, 875, 875, 1362, 960, 899, 899, 840, 840, 839, 838, 780, 780, 780, 780, 780, 780, 780, 780, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 
gpgpu_n_tot_thrd_icount = 34536448
gpgpu_n_tot_w_icount = 1079264
gpgpu_n_stall_shd_mem = 35786
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 768
gpgpu_n_mem_write_global = 896
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 12288
gpgpu_n_store_insn = 10496
gpgpu_n_shmem_insn = 1049088
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1072128
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1509
gpgpu_stall_shd_mem[c_mem][resource_stall] = 1509
gpgpu_stall_shd_mem[s_mem][bk_conf] = 32032
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 704
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:28152	W0_Idle:165721	W0_Scoreboard:73398	W1:3328	W2:2048	W3:0	W4:2048	W5:0	W6:0	W7:0	W8:2048	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:2048	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1067744
single_issue_nums: WS0:532222	WS1:525752	
dual_issue_nums: WS0:7097	WS1:3548	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6144 {8:768,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 97280 {40:256,136:640,}
traffic_breakdown_coretomem[INST_ACC_R] = 768 {8:96,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 104448 {136:768,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7168 {8:896,}
traffic_breakdown_memtocore[INST_ACC_R] = 13056 {136:96,}
maxmflatency = 758 
max_icnt2mem_latency = 46 
maxmrqlatency = 69 
max_icnt2sh_latency = 379 
averagemflatency = 288 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 128 
mrq_lat_table:193 	7 	124 	50 	58 	25 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	679 	824 	181 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	621 	575 	584 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	582 	64 	100 	208 	406 	324 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	37 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5209      4859         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      4808       714         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       546       958         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       976       970         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1003       996         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:     24375     23945         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:     26329     28874         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:     30292       983         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  9.666667  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  9.000000 13.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.500000  9.666667      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 28.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 11.333333  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  9.000000  9.666667      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  9.333333 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 458/36 = 12.722222
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        60        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        56        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 880
min_bank_accesses = 0!
chip skew: 116/104 = 1.12
number of total write accesses:
dram[0]:        50        49         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        49        49         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        55        51         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        51        54         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        51        51         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        56        49         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        49        51         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        50        49         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 814
min_bank_accesses = 0!
chip skew: 106/98 = 1.08
average mf latency per bank:
dram[0]:        313       269    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        305       290    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        268       279    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        304       302    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        293       298    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        289       305    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        291       292    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        304       322    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        690       690         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        758       682         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        674       682         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        694       702         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        690       698         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        702       710         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        706       714         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        722       730         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70638 n_nop=70411 n_act=7 n_pre=5 n_ref_event=0 n_req=56 n_rd=12 n_rd_L2_A=104 n_write=99 n_wr_bk=0 bw_util=0.006087
n_activity=902 dram_eff=0.4767
bk0: 60a 70145i bk1: 56a 70055i bk2: 0a 70634i bk3: 0a 70638i bk4: 0a 70638i bk5: 0a 70638i bk6: 0a 70638i bk7: 0a 70638i bk8: 0a 70638i bk9: 0a 70638i bk10: 0a 70638i bk11: 0a 70638i bk12: 0a 70638i bk13: 0a 70638i bk14: 0a 70638i bk15: 0a 70641i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.931035
Row_Buffer_Locality_write = 0.851852
Bank_Level_Parallism = 1.547945
Bank_Level_Parallism_Col = 1.572485
Bank_Level_Parallism_Ready = 1.296296
write_to_read_ratio_blp_rw_average = 0.349852
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006087 
total_CMD = 70638 
util_bw = 430 
Wasted_Col = 265 
Wasted_Row = 48 
Idle = 69895 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 25 
WTRc_limit = 251 
RTWc_limit = 95 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 251 
RTWc_limit_alone = 95 

Commands details: 
total_CMD = 70638 
n_nop = 70411 
Read = 12 
Write = 99 
L2_Alloc = 104 
L2_WB = 0 
n_act = 7 
n_pre = 5 
n_ref = 0 
n_req = 56 
total_req = 215 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 215 
Row_Bus_Util =  0.000170 
CoL_Bus_Util = 0.003044 
Either_Row_CoL_Bus_Util = 0.003214 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010363 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0103627
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70638 n_nop=70420 n_act=5 n_pre=3 n_ref_event=0 n_req=54 n_rd=8 n_rd_L2_A=104 n_write=98 n_wr_bk=0 bw_util=0.005946
n_activity=813 dram_eff=0.5166
bk0: 56a 70226i bk1: 56a 70086i bk2: 0a 70634i bk3: 0a 70638i bk4: 0a 70638i bk5: 0a 70638i bk6: 0a 70638i bk7: 0a 70638i bk8: 0a 70638i bk9: 0a 70638i bk10: 0a 70638i bk11: 0a 70638i bk12: 0a 70638i bk13: 0a 70638i bk14: 0a 70638i bk15: 0a 70639i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907407
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.884615
Bank_Level_Parallism = 1.574303
Bank_Level_Parallism_Col = 1.597701
Bank_Level_Parallism_Ready = 1.290476
write_to_read_ratio_blp_rw_average = 0.300493
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005946 
total_CMD = 70638 
util_bw = 420 
Wasted_Col = 206 
Wasted_Row = 33 
Idle = 69979 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 15 
WTRc_limit = 246 
RTWc_limit = 56 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 246 
RTWc_limit_alone = 56 

Commands details: 
total_CMD = 70638 
n_nop = 70420 
Read = 8 
Write = 98 
L2_Alloc = 104 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 54 
total_req = 210 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 210 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.002973 
Either_Row_CoL_Bus_Util = 0.003086 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005464 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00546448
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70638 n_nop=70412 n_act=5 n_pre=3 n_ref_event=0 n_req=62 n_rd=8 n_rd_L2_A=104 n_write=106 n_wr_bk=0 bw_util=0.006172
n_activity=844 dram_eff=0.5166
bk0: 56a 70155i bk1: 56a 70062i bk2: 0a 70634i bk3: 0a 70638i bk4: 0a 70638i bk5: 0a 70638i bk6: 0a 70638i bk7: 0a 70638i bk8: 0a 70638i bk9: 0a 70638i bk10: 0a 70638i bk11: 0a 70638i bk12: 0a 70638i bk13: 0a 70638i bk14: 0a 70638i bk15: 0a 70639i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.919355
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.911765
Bank_Level_Parallism = 1.683183
Bank_Level_Parallism_Col = 1.648855
Bank_Level_Parallism_Ready = 1.311927
write_to_read_ratio_blp_rw_average = 0.380153
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006172 
total_CMD = 70638 
util_bw = 436 
Wasted_Col = 239 
Wasted_Row = 9 
Idle = 69954 

BW Util Bottlenecks: 
RCDc_limit = 19 
RCDWRc_limit = 11 
WTRc_limit = 242 
RTWc_limit = 125 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 242 
RTWc_limit_alone = 125 

Commands details: 
total_CMD = 70638 
n_nop = 70412 
Read = 8 
Write = 106 
L2_Alloc = 104 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 62 
total_req = 218 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 218 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.003086 
Either_Row_CoL_Bus_Util = 0.003199 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0100937
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70638 n_nop=70427 n_act=2 n_pre=0 n_ref_event=0 n_req=59 n_rd=0 n_rd_L2_A=104 n_write=105 n_wr_bk=0 bw_util=0.005917
n_activity=760 dram_eff=0.55
bk0: 52a 70300i bk1: 52a 70122i bk2: 0a 70636i bk3: 0a 70638i bk4: 0a 70638i bk5: 0a 70638i bk6: 0a 70638i bk7: 0a 70638i bk8: 0a 70638i bk9: 0a 70638i bk10: 0a 70638i bk11: 0a 70638i bk12: 0a 70638i bk13: 0a 70638i bk14: 0a 70638i bk15: 0a 70639i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.939394
Bank_Level_Parallism = 1.582322
Bank_Level_Parallism_Col = 1.581597
Bank_Level_Parallism_Ready = 1.266667
write_to_read_ratio_blp_rw_average = 0.313368
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005917 
total_CMD = 70638 
util_bw = 418 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 70042 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 248 
RTWc_limit = 46 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 248 
RTWc_limit_alone = 46 

Commands details: 
total_CMD = 70638 
n_nop = 70427 
Read = 0 
Write = 105 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 209 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 209 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.002959 
Either_Row_CoL_Bus_Util = 0.002987 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0040205
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70638 n_nop=70430 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=0 n_rd_L2_A=104 n_write=102 n_wr_bk=0 bw_util=0.005833
n_activity=725 dram_eff=0.5683
bk0: 52a 70150i bk1: 52a 70066i bk2: 0a 70636i bk3: 0a 70638i bk4: 0a 70638i bk5: 0a 70638i bk6: 0a 70638i bk7: 0a 70638i bk8: 0a 70638i bk9: 0a 70638i bk10: 0a 70638i bk11: 0a 70638i bk12: 0a 70638i bk13: 0a 70638i bk14: 0a 70638i bk15: 0a 70639i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 1.802908
Bank_Level_Parallism_Col = 1.802589
Bank_Level_Parallism_Ready = 1.388350
write_to_read_ratio_blp_rw_average = 0.419903
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005833 
total_CMD = 70638 
util_bw = 412 
Wasted_Col = 219 
Wasted_Row = 0 
Idle = 70007 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 9 
WTRc_limit = 240 
RTWc_limit = 155 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 240 
RTWc_limit_alone = 155 

Commands details: 
total_CMD = 70638 
n_nop = 70430 
Read = 0 
Write = 102 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 206 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 206 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.002916 
Either_Row_CoL_Bus_Util = 0.002945 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018984 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0189841
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70638 n_nop=70411 n_act=6 n_pre=4 n_ref_event=0 n_req=61 n_rd=8 n_rd_L2_A=104 n_write=105 n_wr_bk=0 bw_util=0.006144
n_activity=833 dram_eff=0.521
bk0: 56a 70222i bk1: 56a 70025i bk2: 0a 70635i bk3: 0a 70638i bk4: 0a 70638i bk5: 0a 70638i bk6: 0a 70638i bk7: 0a 70638i bk8: 0a 70638i bk9: 0a 70638i bk10: 0a 70638i bk11: 0a 70638i bk12: 0a 70638i bk13: 0a 70638i bk14: 0a 70638i bk15: 0a 70640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901639
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.878788
Bank_Level_Parallism = 1.597651
Bank_Level_Parallism_Col = 1.613105
Bank_Level_Parallism_Ready = 1.325688
write_to_read_ratio_blp_rw_average = 0.344774
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006144 
total_CMD = 70638 
util_bw = 434 
Wasted_Col = 224 
Wasted_Row = 36 
Idle = 69944 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 22 
WTRc_limit = 243 
RTWc_limit = 83 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 243 
RTWc_limit_alone = 83 

Commands details: 
total_CMD = 70638 
n_nop = 70411 
Read = 8 
Write = 105 
L2_Alloc = 104 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 61 
total_req = 217 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 217 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.003072 
Either_Row_CoL_Bus_Util = 0.003214 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007546 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00754551
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70638 n_nop=70416 n_act=6 n_pre=4 n_ref_event=0 n_req=56 n_rd=8 n_rd_L2_A=104 n_write=100 n_wr_bk=0 bw_util=0.006002
n_activity=858 dram_eff=0.4942
bk0: 56a 70167i bk1: 56a 70044i bk2: 0a 70634i bk3: 0a 70638i bk4: 0a 70638i bk5: 0a 70638i bk6: 0a 70638i bk7: 0a 70638i bk8: 0a 70638i bk9: 0a 70638i bk10: 0a 70638i bk11: 0a 70638i bk12: 0a 70638i bk13: 0a 70638i bk14: 0a 70638i bk15: 0a 70640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.857143
Bank_Level_Parallism = 1.624093
Bank_Level_Parallism_Col = 1.674528
Bank_Level_Parallism_Ready = 1.319249
write_to_read_ratio_blp_rw_average = 0.356918
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006002 
total_CMD = 70638 
util_bw = 424 
Wasted_Col = 230 
Wasted_Row = 48 
Idle = 69936 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 22 
WTRc_limit = 242 
RTWc_limit = 100 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 242 
RTWc_limit_alone = 100 

Commands details: 
total_CMD = 70638 
n_nop = 70416 
Read = 8 
Write = 100 
L2_Alloc = 104 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 56 
total_req = 212 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 212 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.003001 
Either_Row_CoL_Bus_Util = 0.003143 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0129109
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70638 n_nop=70425 n_act=4 n_pre=2 n_ref_event=0 n_req=54 n_rd=4 n_rd_L2_A=104 n_write=99 n_wr_bk=0 bw_util=0.005861
n_activity=777 dram_eff=0.5328
bk0: 56a 70234i bk1: 52a 70110i bk2: 0a 70636i bk3: 0a 70638i bk4: 0a 70638i bk5: 0a 70638i bk6: 0a 70638i bk7: 0a 70638i bk8: 0a 70638i bk9: 0a 70638i bk10: 0a 70638i bk11: 0a 70638i bk12: 0a 70638i bk13: 0a 70638i bk14: 0a 70638i bk15: 0a 70639i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925926
Row_Buffer_Locality_read = 0.962963
Row_Buffer_Locality_write = 0.888889
Bank_Level_Parallism = 1.584541
Bank_Level_Parallism_Col = 1.609428
Bank_Level_Parallism_Ready = 1.288462
write_to_read_ratio_blp_rw_average = 0.311448
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005861 
total_CMD = 70638 
util_bw = 414 
Wasted_Col = 196 
Wasted_Row = 24 
Idle = 70004 

BW Util Bottlenecks: 
RCDc_limit = 15 
RCDWRc_limit = 15 
WTRc_limit = 247 
RTWc_limit = 56 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 247 
RTWc_limit_alone = 56 

Commands details: 
total_CMD = 70638 
n_nop = 70425 
Read = 4 
Write = 99 
L2_Alloc = 104 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 54 
total_req = 207 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 207 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.002930 
Either_Row_CoL_Bus_Util = 0.003015 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007361 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00736148

========= L2 cache stats =========
L2_cache_bank[0]: Access = 144, Miss = 15, Miss_rate = 0.104, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[1]: Access = 124, Miss = 14, Miss_rate = 0.113, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[2]: Access = 124, Miss = 14, Miss_rate = 0.113, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[3]: Access = 124, Miss = 14, Miss_rate = 0.113, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 105, Miss = 14, Miss_rate = 0.133, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 105, Miss = 14, Miss_rate = 0.133, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 104, Miss = 13, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 104, Miss = 13, Miss_rate = 0.125, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 104, Miss = 13, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 104, Miss = 13, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 106, Miss = 14, Miss_rate = 0.132, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 108, Miss = 14, Miss_rate = 0.130, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 108, Miss = 14, Miss_rate = 0.130, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 107, Miss = 14, Miss_rate = 0.131, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 105, Miss = 14, Miss_rate = 0.133, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 104, Miss = 13, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1780
L2_total_cache_misses = 220
L2_total_cache_miss_rate = 0.1236
L2_total_cache_pending_hits = 83
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 768
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 658
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 208
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 32
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 53
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 768
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 896
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 96
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=5276
icnt_total_pkts_simt_to_mem=4596
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 105.711340
	minimum = 6.000000
	maximum = 377.000000
Network latency average = 77.087629
	minimum = 6.000000
	maximum = 218.000000
Slowest packet = 3331
Flit latency average = 80.575601
	minimum = 6.000000
	maximum = 218.000000
Slowest flit = 9586
Fragmentation average = 0.000000
	minimum = 0.000000
	maximum = 0.000000
Injected packet rate average = 0.005212
	minimum = 0.000000 (at node 0)
	maximum = 0.130289 (at node 9)
Accepted packet rate average = 0.005212
	minimum = 0.000000 (at node 0)
	maximum = 0.130289 (at node 9)
Injected flit rate average = 0.015635
	minimum = 0.000000 (at node 0)
	maximum = 0.302216 (at node 9)
Accepted flit rate average= 0.015635
	minimum = 0.000000 (at node 0)
	maximum = 0.479516 (at node 9)
Injected packet length average = 3.000000
Accepted packet length average = 3.000000
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 70.513833 (9 samples)
	minimum = 6.000000 (9 samples)
	maximum = 287.333333 (9 samples)
Network latency average = 56.204988 (9 samples)
	minimum = 6.000000 (9 samples)
	maximum = 181.888889 (9 samples)
Flit latency average = 56.991918 (9 samples)
	minimum = 6.000000 (9 samples)
	maximum = 179.222222 (9 samples)
Fragmentation average = 0.000000 (9 samples)
	minimum = 0.000000 (9 samples)
	maximum = 0.000000 (9 samples)
Injected packet rate average = 0.003946 (9 samples)
	minimum = 0.000000 (9 samples)
	maximum = 0.097532 (9 samples)
Accepted packet rate average = 0.003946 (9 samples)
	minimum = 0.000000 (9 samples)
	maximum = 0.097532 (9 samples)
Injected flit rate average = 0.011770 (9 samples)
	minimum = 0.000000 (9 samples)
	maximum = 0.281694 (9 samples)
Accepted flit rate average = 0.011770 (9 samples)
	minimum = 0.000000 (9 samples)
	maximum = 0.302821 (9 samples)
Injected packet size average = 2.983080 (9 samples)
Accepted packet size average = 2.983080 (9 samples)
Hops average = 1.000000 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 52 sec (52 sec)
gpgpu_simulation_rate = 643155 (inst/sec)
gpgpu_simulation_rate = 873 (cycle/sec)
gpgpu_silicon_slowdown = 1840778x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdfdafea88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdfdafea80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdfdafea78..

GPGPU-Sim PTX: cudaLaunch for 0x0x563eb4c10463 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12triad_kernelIdEvPT_PKS0_S3_ 
GPGPU-Sim PTX: pushing kernel '_Z12triad_kernelIdEvPT_PKS0_S3_' to stream 0, gridDim= (1,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
Destroy streams for kernel 10: size 0
kernel_name = _Z12triad_kernelIdEvPT_PKS0_S3_ 
kernel_launch_uid = 10 
gpu_sim_cycle = 1519
gpu_sim_insn = 19456
gpu_ipc =      12.8084
gpu_tot_sim_cycle = 46931
gpu_tot_sim_insn = 33463552
gpu_tot_ipc =     713.0373
gpu_tot_issued_cta = 265
gpu_occupancy = 46.5773% 
gpu_tot_occupancy = 91.4085% 
max_total_param_size = 0
gpu_stall_dramfull = 225
gpu_stall_icnt2sh    = 21627
partiton_level_parallism =       0.1277
partiton_level_parallism_total  =       0.0421
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0005
L2_BW  =       6.5676 GB/Sec
L2_BW_total  =       2.1630 GB/Sec
gpu_total_sim_rate=643529

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 633840
	L1I_total_cache_misses = 4163
	L1I_total_cache_miss_rate = 0.0066
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11930
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 33600
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.0381
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1509
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 32320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1509
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 629677
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4163
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11930
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 4065
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 33600
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 633840

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1509
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11930
ctas_completed 265, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1608, 1136, 1069, 1068, 998, 999, 998, 999, 931, 931, 931, 931, 931, 931, 931, 931, 875, 875, 875, 875, 875, 875, 875, 875, 875, 875, 875, 875, 875, 875, 875, 875, 1362, 960, 899, 899, 840, 840, 839, 838, 780, 780, 780, 780, 780, 780, 780, 780, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 
gpgpu_n_tot_thrd_icount = 34555904
gpgpu_n_tot_w_icount = 1079872
gpgpu_n_stall_shd_mem = 35989
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 896
gpgpu_n_mem_write_global = 960
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 14336
gpgpu_n_store_insn = 11520
gpgpu_n_shmem_insn = 1049088
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1075200
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1509
gpgpu_stall_shd_mem[c_mem][resource_stall] = 1509
gpgpu_stall_shd_mem[s_mem][bk_conf] = 32032
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 800
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:28455	W0_Idle:166495	W0_Scoreboard:74813	W1:3328	W2:2048	W3:0	W4:2048	W5:0	W6:0	W7:0	W8:2048	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:2048	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1068352
single_issue_nums: WS0:532462	WS1:525992	
dual_issue_nums: WS0:7129	WS1:3580	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7168 {8:896,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 105984 {40:256,136:704,}
traffic_breakdown_coretomem[INST_ACC_R] = 784 {8:98,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 121856 {136:896,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7680 {8:960,}
traffic_breakdown_memtocore[INST_ACC_R] = 13328 {136:98,}
maxmflatency = 758 
max_icnt2mem_latency = 46 
maxmrqlatency = 69 
max_icnt2sh_latency = 379 
averagemflatency = 305 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 126 
mrq_lat_table:193 	7 	124 	50 	58 	25 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	730 	920 	226 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	661 	625 	688 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	599 	71 	112 	232 	457 	405 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	37 	18 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5209      4859         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      4808       714         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       546       958         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       976       970         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1003       996         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:     24375     23945         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:     26329     28874         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:     30292       983         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  9.666667  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  9.000000 13.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.500000  9.666667      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 28.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 11.333333  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  9.000000  9.666667      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  9.333333 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 458/36 = 12.722222
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        60        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        56        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 880
min_bank_accesses = 0!
chip skew: 116/104 = 1.12
number of total write accesses:
dram[0]:        50        49         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        49        49         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        55        51         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        51        54         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        51        51         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        56        49         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        49        51         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        50        49         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 814
min_bank_accesses = 0!
chip skew: 106/98 = 1.08
average mf latency per bank:
dram[0]:        355       305    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        349       335    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        305       318    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        350       348    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        333       339    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        333       352    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        332       333    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        350       371    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        690       690         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        758       682         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        674       682         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        694       702         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        690       698         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        702       710         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        706       714         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        722       730         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73000 n_nop=72773 n_act=7 n_pre=5 n_ref_event=0 n_req=56 n_rd=12 n_rd_L2_A=104 n_write=99 n_wr_bk=0 bw_util=0.00589
n_activity=902 dram_eff=0.4767
bk0: 60a 72507i bk1: 56a 72417i bk2: 0a 72996i bk3: 0a 73000i bk4: 0a 73000i bk5: 0a 73000i bk6: 0a 73000i bk7: 0a 73000i bk8: 0a 73000i bk9: 0a 73000i bk10: 0a 73000i bk11: 0a 73000i bk12: 0a 73000i bk13: 0a 73000i bk14: 0a 73000i bk15: 0a 73003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.931035
Row_Buffer_Locality_write = 0.851852
Bank_Level_Parallism = 1.547945
Bank_Level_Parallism_Col = 1.572485
Bank_Level_Parallism_Ready = 1.296296
write_to_read_ratio_blp_rw_average = 0.349852
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005890 
total_CMD = 73000 
util_bw = 430 
Wasted_Col = 265 
Wasted_Row = 48 
Idle = 72257 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 25 
WTRc_limit = 251 
RTWc_limit = 95 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 251 
RTWc_limit_alone = 95 

Commands details: 
total_CMD = 73000 
n_nop = 72773 
Read = 12 
Write = 99 
L2_Alloc = 104 
L2_WB = 0 
n_act = 7 
n_pre = 5 
n_ref = 0 
n_req = 56 
total_req = 215 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 215 
Row_Bus_Util =  0.000164 
CoL_Bus_Util = 0.002945 
Either_Row_CoL_Bus_Util = 0.003110 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0100274
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73000 n_nop=72782 n_act=5 n_pre=3 n_ref_event=0 n_req=54 n_rd=8 n_rd_L2_A=104 n_write=98 n_wr_bk=0 bw_util=0.005753
n_activity=813 dram_eff=0.5166
bk0: 56a 72588i bk1: 56a 72448i bk2: 0a 72996i bk3: 0a 73000i bk4: 0a 73000i bk5: 0a 73000i bk6: 0a 73000i bk7: 0a 73000i bk8: 0a 73000i bk9: 0a 73000i bk10: 0a 73000i bk11: 0a 73000i bk12: 0a 73000i bk13: 0a 73000i bk14: 0a 73000i bk15: 0a 73001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907407
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.884615
Bank_Level_Parallism = 1.574303
Bank_Level_Parallism_Col = 1.597701
Bank_Level_Parallism_Ready = 1.290476
write_to_read_ratio_blp_rw_average = 0.300493
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005753 
total_CMD = 73000 
util_bw = 420 
Wasted_Col = 206 
Wasted_Row = 33 
Idle = 72341 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 15 
WTRc_limit = 246 
RTWc_limit = 56 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 246 
RTWc_limit_alone = 56 

Commands details: 
total_CMD = 73000 
n_nop = 72782 
Read = 8 
Write = 98 
L2_Alloc = 104 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 54 
total_req = 210 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 210 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.002877 
Either_Row_CoL_Bus_Util = 0.002986 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00528767
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73000 n_nop=72774 n_act=5 n_pre=3 n_ref_event=0 n_req=62 n_rd=8 n_rd_L2_A=104 n_write=106 n_wr_bk=0 bw_util=0.005973
n_activity=844 dram_eff=0.5166
bk0: 56a 72517i bk1: 56a 72424i bk2: 0a 72996i bk3: 0a 73000i bk4: 0a 73000i bk5: 0a 73000i bk6: 0a 73000i bk7: 0a 73000i bk8: 0a 73000i bk9: 0a 73000i bk10: 0a 73000i bk11: 0a 73000i bk12: 0a 73000i bk13: 0a 73000i bk14: 0a 73000i bk15: 0a 73001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.919355
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.911765
Bank_Level_Parallism = 1.683183
Bank_Level_Parallism_Col = 1.648855
Bank_Level_Parallism_Ready = 1.311927
write_to_read_ratio_blp_rw_average = 0.380153
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005973 
total_CMD = 73000 
util_bw = 436 
Wasted_Col = 239 
Wasted_Row = 9 
Idle = 72316 

BW Util Bottlenecks: 
RCDc_limit = 19 
RCDWRc_limit = 11 
WTRc_limit = 242 
RTWc_limit = 125 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 242 
RTWc_limit_alone = 125 

Commands details: 
total_CMD = 73000 
n_nop = 72774 
Read = 8 
Write = 106 
L2_Alloc = 104 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 62 
total_req = 218 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 218 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.002986 
Either_Row_CoL_Bus_Util = 0.003096 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009767 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00976712
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73000 n_nop=72789 n_act=2 n_pre=0 n_ref_event=0 n_req=59 n_rd=0 n_rd_L2_A=104 n_write=105 n_wr_bk=0 bw_util=0.005726
n_activity=760 dram_eff=0.55
bk0: 52a 72662i bk1: 52a 72484i bk2: 0a 72998i bk3: 0a 73000i bk4: 0a 73000i bk5: 0a 73000i bk6: 0a 73000i bk7: 0a 73000i bk8: 0a 73000i bk9: 0a 73000i bk10: 0a 73000i bk11: 0a 73000i bk12: 0a 73000i bk13: 0a 73000i bk14: 0a 73000i bk15: 0a 73001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.939394
Bank_Level_Parallism = 1.582322
Bank_Level_Parallism_Col = 1.581597
Bank_Level_Parallism_Ready = 1.266667
write_to_read_ratio_blp_rw_average = 0.313368
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005726 
total_CMD = 73000 
util_bw = 418 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 72404 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 248 
RTWc_limit = 46 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 248 
RTWc_limit_alone = 46 

Commands details: 
total_CMD = 73000 
n_nop = 72789 
Read = 0 
Write = 105 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 209 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 209 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.002863 
Either_Row_CoL_Bus_Util = 0.002890 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003890 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00389041
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73000 n_nop=72792 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=0 n_rd_L2_A=104 n_write=102 n_wr_bk=0 bw_util=0.005644
n_activity=725 dram_eff=0.5683
bk0: 52a 72512i bk1: 52a 72428i bk2: 0a 72998i bk3: 0a 73000i bk4: 0a 73000i bk5: 0a 73000i bk6: 0a 73000i bk7: 0a 73000i bk8: 0a 73000i bk9: 0a 73000i bk10: 0a 73000i bk11: 0a 73000i bk12: 0a 73000i bk13: 0a 73000i bk14: 0a 73000i bk15: 0a 73001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 1.802908
Bank_Level_Parallism_Col = 1.802589
Bank_Level_Parallism_Ready = 1.388350
write_to_read_ratio_blp_rw_average = 0.419903
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005644 
total_CMD = 73000 
util_bw = 412 
Wasted_Col = 219 
Wasted_Row = 0 
Idle = 72369 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 9 
WTRc_limit = 240 
RTWc_limit = 155 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 240 
RTWc_limit_alone = 155 

Commands details: 
total_CMD = 73000 
n_nop = 72792 
Read = 0 
Write = 102 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 206 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 206 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.002822 
Either_Row_CoL_Bus_Util = 0.002849 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0183699
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73000 n_nop=72773 n_act=6 n_pre=4 n_ref_event=0 n_req=61 n_rd=8 n_rd_L2_A=104 n_write=105 n_wr_bk=0 bw_util=0.005945
n_activity=833 dram_eff=0.521
bk0: 56a 72584i bk1: 56a 72387i bk2: 0a 72997i bk3: 0a 73000i bk4: 0a 73000i bk5: 0a 73000i bk6: 0a 73000i bk7: 0a 73000i bk8: 0a 73000i bk9: 0a 73000i bk10: 0a 73000i bk11: 0a 73000i bk12: 0a 73000i bk13: 0a 73000i bk14: 0a 73000i bk15: 0a 73002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901639
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.878788
Bank_Level_Parallism = 1.597651
Bank_Level_Parallism_Col = 1.613105
Bank_Level_Parallism_Ready = 1.325688
write_to_read_ratio_blp_rw_average = 0.344774
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005945 
total_CMD = 73000 
util_bw = 434 
Wasted_Col = 224 
Wasted_Row = 36 
Idle = 72306 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 22 
WTRc_limit = 243 
RTWc_limit = 83 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 243 
RTWc_limit_alone = 83 

Commands details: 
total_CMD = 73000 
n_nop = 72773 
Read = 8 
Write = 105 
L2_Alloc = 104 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 61 
total_req = 217 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 217 
Row_Bus_Util =  0.000137 
CoL_Bus_Util = 0.002973 
Either_Row_CoL_Bus_Util = 0.003110 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007301 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00730137
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73000 n_nop=72778 n_act=6 n_pre=4 n_ref_event=0 n_req=56 n_rd=8 n_rd_L2_A=104 n_write=100 n_wr_bk=0 bw_util=0.005808
n_activity=858 dram_eff=0.4942
bk0: 56a 72529i bk1: 56a 72406i bk2: 0a 72996i bk3: 0a 73000i bk4: 0a 73000i bk5: 0a 73000i bk6: 0a 73000i bk7: 0a 73000i bk8: 0a 73000i bk9: 0a 73000i bk10: 0a 73000i bk11: 0a 73000i bk12: 0a 73000i bk13: 0a 73000i bk14: 0a 73000i bk15: 0a 73002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.857143
Bank_Level_Parallism = 1.624093
Bank_Level_Parallism_Col = 1.674528
Bank_Level_Parallism_Ready = 1.319249
write_to_read_ratio_blp_rw_average = 0.356918
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005808 
total_CMD = 73000 
util_bw = 424 
Wasted_Col = 230 
Wasted_Row = 48 
Idle = 72298 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 22 
WTRc_limit = 242 
RTWc_limit = 100 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 242 
RTWc_limit_alone = 100 

Commands details: 
total_CMD = 73000 
n_nop = 72778 
Read = 8 
Write = 100 
L2_Alloc = 104 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 56 
total_req = 212 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 212 
Row_Bus_Util =  0.000137 
CoL_Bus_Util = 0.002904 
Either_Row_CoL_Bus_Util = 0.003041 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0124932
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73000 n_nop=72787 n_act=4 n_pre=2 n_ref_event=0 n_req=54 n_rd=4 n_rd_L2_A=104 n_write=99 n_wr_bk=0 bw_util=0.005671
n_activity=777 dram_eff=0.5328
bk0: 56a 72596i bk1: 52a 72472i bk2: 0a 72998i bk3: 0a 73000i bk4: 0a 73000i bk5: 0a 73000i bk6: 0a 73000i bk7: 0a 73000i bk8: 0a 73000i bk9: 0a 73000i bk10: 0a 73000i bk11: 0a 73000i bk12: 0a 73000i bk13: 0a 73000i bk14: 0a 73000i bk15: 0a 73001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925926
Row_Buffer_Locality_read = 0.962963
Row_Buffer_Locality_write = 0.888889
Bank_Level_Parallism = 1.584541
Bank_Level_Parallism_Col = 1.609428
Bank_Level_Parallism_Ready = 1.288462
write_to_read_ratio_blp_rw_average = 0.311448
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005671 
total_CMD = 73000 
util_bw = 414 
Wasted_Col = 196 
Wasted_Row = 24 
Idle = 72366 

BW Util Bottlenecks: 
RCDc_limit = 15 
RCDWRc_limit = 15 
WTRc_limit = 247 
RTWc_limit = 56 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 247 
RTWc_limit_alone = 56 

Commands details: 
total_CMD = 73000 
n_nop = 72787 
Read = 4 
Write = 99 
L2_Alloc = 104 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 54 
total_req = 207 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 207 
Row_Bus_Util =  0.000082 
CoL_Bus_Util = 0.002836 
Either_Row_CoL_Bus_Util = 0.002918 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00712329

========= L2 cache stats =========
L2_cache_bank[0]: Access = 156, Miss = 15, Miss_rate = 0.096, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[1]: Access = 136, Miss = 14, Miss_rate = 0.103, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[2]: Access = 136, Miss = 14, Miss_rate = 0.103, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[3]: Access = 136, Miss = 14, Miss_rate = 0.103, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 117, Miss = 14, Miss_rate = 0.120, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 117, Miss = 14, Miss_rate = 0.120, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 116, Miss = 13, Miss_rate = 0.112, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 116, Miss = 13, Miss_rate = 0.112, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 116, Miss = 13, Miss_rate = 0.112, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 116, Miss = 13, Miss_rate = 0.112, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 118, Miss = 14, Miss_rate = 0.119, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 120, Miss = 14, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 120, Miss = 14, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 120, Miss = 14, Miss_rate = 0.117, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 118, Miss = 14, Miss_rate = 0.119, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 116, Miss = 13, Miss_rate = 0.112, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1974
L2_total_cache_misses = 220
L2_total_cache_miss_rate = 0.1114
L2_total_cache_pending_hits = 83
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 896
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 722
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 208
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 34
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 53
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 896
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 960
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 98
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=5990
icnt_total_pkts_simt_to_mem=5046
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 105.711340
	minimum = 6.000000
	maximum = 377.000000
Network latency average = 77.087629
	minimum = 6.000000
	maximum = 218.000000
Slowest packet = 3719
Flit latency average = 80.575601
	minimum = 6.000000
	maximum = 218.000000
Slowest flit = 10750
Fragmentation average = 0.000000
	minimum = 0.000000
	maximum = 0.000000
Injected packet rate average = 0.005109
	minimum = 0.000000 (at node 0)
	maximum = 0.127716 (at node 10)
Accepted packet rate average = 0.005109
	minimum = 0.000000 (at node 0)
	maximum = 0.127716 (at node 10)
Injected flit rate average = 0.015326
	minimum = 0.000000 (at node 0)
	maximum = 0.296248 (at node 10)
Accepted flit rate average= 0.015326
	minimum = 0.000000 (at node 0)
	maximum = 0.470046 (at node 10)
Injected packet length average = 3.000000
Accepted packet length average = 3.000000
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 74.033583 (10 samples)
	minimum = 6.000000 (10 samples)
	maximum = 296.300000 (10 samples)
Network latency average = 58.293252 (10 samples)
	minimum = 6.000000 (10 samples)
	maximum = 185.500000 (10 samples)
Flit latency average = 59.350287 (10 samples)
	minimum = 6.000000 (10 samples)
	maximum = 183.100000 (10 samples)
Fragmentation average = 0.000000 (10 samples)
	minimum = 0.000000 (10 samples)
	maximum = 0.000000 (10 samples)
Injected packet rate average = 0.004062 (10 samples)
	minimum = 0.000000 (10 samples)
	maximum = 0.100550 (10 samples)
Accepted packet rate average = 0.004062 (10 samples)
	minimum = 0.000000 (10 samples)
	maximum = 0.100550 (10 samples)
Injected flit rate average = 0.012125 (10 samples)
	minimum = 0.000000 (10 samples)
	maximum = 0.283149 (10 samples)
Accepted flit rate average = 0.012125 (10 samples)
	minimum = 0.000000 (10 samples)
	maximum = 0.319544 (10 samples)
Injected packet size average = 2.985208 (10 samples)
Accepted packet size average = 2.985208 (10 samples)
Hops average = 1.000000 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 52 sec (52 sec)
gpgpu_simulation_rate = 643529 (inst/sec)
gpgpu_simulation_rate = 902 (cycle/sec)
gpgpu_silicon_slowdown = 1781596x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdfdafea68..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdfdafea60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdfdafea58..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdfdafea54..

GPGPU-Sim PTX: cudaLaunch for 0x0x563eb4c104bf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10dot_kernelIdEvPKT_S2_PS0_i 
GPGPU-Sim PTX: pushing kernel '_Z10dot_kernelIdEvPKT_S2_PS0_i' to stream 0, gridDim= (256,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads shmem
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z10dot_kernelIdEvPKT_S2_PS0_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 32655
gpu_sim_insn = 33304832
gpu_ipc =    1019.8999
gpu_tot_sim_cycle = 79586
gpu_tot_sim_insn = 66768384
gpu_tot_ipc =     838.9464
gpu_tot_issued_cta = 521
gpu_occupancy = 92.5917% 
gpu_tot_occupancy = 91.9865% 
max_total_param_size = 0
gpu_stall_dramfull = 225
gpu_stall_icnt2sh    = 25691
partiton_level_parallism =       0.0118
partiton_level_parallism_total  =       0.0296
partiton_level_parallism_util =       1.0435
partiton_level_parallism_util_total  =       1.0073
L2_BW  =       0.6047 GB/Sec
L2_BW_total  =       1.5236 GB/Sec
gpu_total_sim_rate=642003

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1265088
	L1I_total_cache_misses = 4163
	L1I_total_cache_miss_rate = 0.0033
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11930
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 66368
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.0193
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1509
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 65088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1509
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1260925
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4163
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11930
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 4065
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 66368
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1265088

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1509
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11930
ctas_completed 521, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2965, 2089, 1963, 1962, 1836, 1836, 1836, 1836, 1711, 1711, 1711, 1711, 1711, 1711, 1711, 1711, 1607, 1607, 1607, 1607, 1607, 1607, 1607, 1607, 1607, 1607, 1607, 1607, 1607, 1607, 1607, 1607, 2724, 1920, 1799, 1799, 1680, 1680, 1679, 1678, 1560, 1560, 1560, 1560, 1560, 1560, 1560, 1560, 1464, 1464, 1464, 1464, 1464, 1464, 1464, 1464, 1464, 1464, 1464, 1464, 1464, 1464, 1464, 1464, 
gpgpu_n_tot_thrd_icount = 68953088
gpgpu_n_tot_w_icount = 2154784
gpgpu_n_stall_shd_mem = 68121
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1024
gpgpu_n_mem_write_global = 1216
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 16384
gpgpu_n_store_insn = 11776
gpgpu_n_shmem_insn = 2098176
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2123776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1509
gpgpu_stall_shd_mem[c_mem][resource_stall] = 1509
gpgpu_stall_shd_mem[s_mem][bk_conf] = 64064
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 864
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:50188	W0_Idle:296583	W0_Scoreboard:137102	W1:6656	W2:4096	W3:0	W4:4096	W5:0	W6:0	W7:0	W8:4096	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:4096	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2131744
single_issue_nums: WS0:1062838	WS1:1049992	
dual_issue_nums: WS0:14061	WS1:6916	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8192 {8:1024,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 116224 {40:512,136:704,}
traffic_breakdown_coretomem[INST_ACC_R] = 784 {8:98,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 139264 {136:1024,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9728 {8:1216,}
traffic_breakdown_memtocore[INST_ACC_R] = 13328 {136:98,}
maxmflatency = 758 
max_icnt2mem_latency = 46 
maxmrqlatency = 69 
max_icnt2sh_latency = 379 
averagemflatency = 292 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 117 
mrq_lat_table:193 	7 	124 	50 	58 	25 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1011 	985 	264 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	930 	681 	747 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	857 	75 	122 	243 	489 	474 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	65 	19 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5209      4859         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      4808       714         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       546       958         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       976       970         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1003       996         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:     24375     23945         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:     26329     28874         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:     30292       983         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  9.666667  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  9.000000 13.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.500000  9.666667      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 28.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 11.333333  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  9.000000  9.666667      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  9.333333 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 458/36 = 12.722222
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        60        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        56        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 880
min_bank_accesses = 0!
chip skew: 116/104 = 1.12
number of total write accesses:
dram[0]:        50        49         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        49        49         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        55        51         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        51        54         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        51        51         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        56        49         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        49        51         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        50        49         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 814
min_bank_accesses = 0!
chip skew: 106/98 = 1.08
average mf latency per bank:
dram[0]:        407       352    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        397       383    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        356       371    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        399       396    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        389       394    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        383       406    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        385       386    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        404       429    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        690       690         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        758       682         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        674       682         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        694       702         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        690       698         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        702       710         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        706       714         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        722       730         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=123800 n_nop=123573 n_act=7 n_pre=5 n_ref_event=0 n_req=56 n_rd=12 n_rd_L2_A=104 n_write=99 n_wr_bk=0 bw_util=0.003473
n_activity=902 dram_eff=0.4767
bk0: 60a 123307i bk1: 56a 123217i bk2: 0a 123796i bk3: 0a 123800i bk4: 0a 123800i bk5: 0a 123800i bk6: 0a 123800i bk7: 0a 123800i bk8: 0a 123800i bk9: 0a 123800i bk10: 0a 123800i bk11: 0a 123800i bk12: 0a 123800i bk13: 0a 123800i bk14: 0a 123800i bk15: 0a 123803i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.931035
Row_Buffer_Locality_write = 0.851852
Bank_Level_Parallism = 1.547945
Bank_Level_Parallism_Col = 1.572485
Bank_Level_Parallism_Ready = 1.296296
write_to_read_ratio_blp_rw_average = 0.349852
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003473 
total_CMD = 123800 
util_bw = 430 
Wasted_Col = 265 
Wasted_Row = 48 
Idle = 123057 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 25 
WTRc_limit = 251 
RTWc_limit = 95 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 251 
RTWc_limit_alone = 95 

Commands details: 
total_CMD = 123800 
n_nop = 123573 
Read = 12 
Write = 99 
L2_Alloc = 104 
L2_WB = 0 
n_act = 7 
n_pre = 5 
n_ref = 0 
n_req = 56 
total_req = 215 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 215 
Row_Bus_Util =  0.000097 
CoL_Bus_Util = 0.001737 
Either_Row_CoL_Bus_Util = 0.001834 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00591276
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=123800 n_nop=123582 n_act=5 n_pre=3 n_ref_event=0 n_req=54 n_rd=8 n_rd_L2_A=104 n_write=98 n_wr_bk=0 bw_util=0.003393
n_activity=813 dram_eff=0.5166
bk0: 56a 123388i bk1: 56a 123248i bk2: 0a 123796i bk3: 0a 123800i bk4: 0a 123800i bk5: 0a 123800i bk6: 0a 123800i bk7: 0a 123800i bk8: 0a 123800i bk9: 0a 123800i bk10: 0a 123800i bk11: 0a 123800i bk12: 0a 123800i bk13: 0a 123800i bk14: 0a 123800i bk15: 0a 123801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907407
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.884615
Bank_Level_Parallism = 1.574303
Bank_Level_Parallism_Col = 1.597701
Bank_Level_Parallism_Ready = 1.290476
write_to_read_ratio_blp_rw_average = 0.300493
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003393 
total_CMD = 123800 
util_bw = 420 
Wasted_Col = 206 
Wasted_Row = 33 
Idle = 123141 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 15 
WTRc_limit = 246 
RTWc_limit = 56 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 246 
RTWc_limit_alone = 56 

Commands details: 
total_CMD = 123800 
n_nop = 123582 
Read = 8 
Write = 98 
L2_Alloc = 104 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 54 
total_req = 210 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 210 
Row_Bus_Util =  0.000065 
CoL_Bus_Util = 0.001696 
Either_Row_CoL_Bus_Util = 0.001761 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00311793
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=123800 n_nop=123574 n_act=5 n_pre=3 n_ref_event=0 n_req=62 n_rd=8 n_rd_L2_A=104 n_write=106 n_wr_bk=0 bw_util=0.003522
n_activity=844 dram_eff=0.5166
bk0: 56a 123317i bk1: 56a 123224i bk2: 0a 123796i bk3: 0a 123800i bk4: 0a 123800i bk5: 0a 123800i bk6: 0a 123800i bk7: 0a 123800i bk8: 0a 123800i bk9: 0a 123800i bk10: 0a 123800i bk11: 0a 123800i bk12: 0a 123800i bk13: 0a 123800i bk14: 0a 123800i bk15: 0a 123801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.919355
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.911765
Bank_Level_Parallism = 1.683183
Bank_Level_Parallism_Col = 1.648855
Bank_Level_Parallism_Ready = 1.311927
write_to_read_ratio_blp_rw_average = 0.380153
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003522 
total_CMD = 123800 
util_bw = 436 
Wasted_Col = 239 
Wasted_Row = 9 
Idle = 123116 

BW Util Bottlenecks: 
RCDc_limit = 19 
RCDWRc_limit = 11 
WTRc_limit = 242 
RTWc_limit = 125 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 242 
RTWc_limit_alone = 125 

Commands details: 
total_CMD = 123800 
n_nop = 123574 
Read = 8 
Write = 106 
L2_Alloc = 104 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 62 
total_req = 218 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 218 
Row_Bus_Util =  0.000065 
CoL_Bus_Util = 0.001761 
Either_Row_CoL_Bus_Util = 0.001826 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00575929
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=123800 n_nop=123589 n_act=2 n_pre=0 n_ref_event=0 n_req=59 n_rd=0 n_rd_L2_A=104 n_write=105 n_wr_bk=0 bw_util=0.003376
n_activity=760 dram_eff=0.55
bk0: 52a 123462i bk1: 52a 123284i bk2: 0a 123798i bk3: 0a 123800i bk4: 0a 123800i bk5: 0a 123800i bk6: 0a 123800i bk7: 0a 123800i bk8: 0a 123800i bk9: 0a 123800i bk10: 0a 123800i bk11: 0a 123800i bk12: 0a 123800i bk13: 0a 123800i bk14: 0a 123800i bk15: 0a 123801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.939394
Bank_Level_Parallism = 1.582322
Bank_Level_Parallism_Col = 1.581597
Bank_Level_Parallism_Ready = 1.266667
write_to_read_ratio_blp_rw_average = 0.313368
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003376 
total_CMD = 123800 
util_bw = 418 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 123204 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 248 
RTWc_limit = 46 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 248 
RTWc_limit_alone = 46 

Commands details: 
total_CMD = 123800 
n_nop = 123589 
Read = 0 
Write = 105 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 209 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 209 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.001688 
Either_Row_CoL_Bus_Util = 0.001704 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00229402
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=123800 n_nop=123592 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=0 n_rd_L2_A=104 n_write=102 n_wr_bk=0 bw_util=0.003328
n_activity=725 dram_eff=0.5683
bk0: 52a 123312i bk1: 52a 123228i bk2: 0a 123798i bk3: 0a 123800i bk4: 0a 123800i bk5: 0a 123800i bk6: 0a 123800i bk7: 0a 123800i bk8: 0a 123800i bk9: 0a 123800i bk10: 0a 123800i bk11: 0a 123800i bk12: 0a 123800i bk13: 0a 123800i bk14: 0a 123800i bk15: 0a 123801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 1.802908
Bank_Level_Parallism_Col = 1.802589
Bank_Level_Parallism_Ready = 1.388350
write_to_read_ratio_blp_rw_average = 0.419903
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003328 
total_CMD = 123800 
util_bw = 412 
Wasted_Col = 219 
Wasted_Row = 0 
Idle = 123169 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 9 
WTRc_limit = 240 
RTWc_limit = 155 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 240 
RTWc_limit_alone = 155 

Commands details: 
total_CMD = 123800 
n_nop = 123592 
Read = 0 
Write = 102 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 206 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 206 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.001664 
Either_Row_CoL_Bus_Util = 0.001680 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010832 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.010832
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=123800 n_nop=123573 n_act=6 n_pre=4 n_ref_event=0 n_req=61 n_rd=8 n_rd_L2_A=104 n_write=105 n_wr_bk=0 bw_util=0.003506
n_activity=833 dram_eff=0.521
bk0: 56a 123384i bk1: 56a 123187i bk2: 0a 123797i bk3: 0a 123800i bk4: 0a 123800i bk5: 0a 123800i bk6: 0a 123800i bk7: 0a 123800i bk8: 0a 123800i bk9: 0a 123800i bk10: 0a 123800i bk11: 0a 123800i bk12: 0a 123800i bk13: 0a 123800i bk14: 0a 123800i bk15: 0a 123802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901639
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.878788
Bank_Level_Parallism = 1.597651
Bank_Level_Parallism_Col = 1.613105
Bank_Level_Parallism_Ready = 1.325688
write_to_read_ratio_blp_rw_average = 0.344774
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003506 
total_CMD = 123800 
util_bw = 434 
Wasted_Col = 224 
Wasted_Row = 36 
Idle = 123106 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 22 
WTRc_limit = 243 
RTWc_limit = 83 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 243 
RTWc_limit_alone = 83 

Commands details: 
total_CMD = 123800 
n_nop = 123573 
Read = 8 
Write = 105 
L2_Alloc = 104 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 61 
total_req = 217 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 217 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.001753 
Either_Row_CoL_Bus_Util = 0.001834 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00430533
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=123800 n_nop=123578 n_act=6 n_pre=4 n_ref_event=0 n_req=56 n_rd=8 n_rd_L2_A=104 n_write=100 n_wr_bk=0 bw_util=0.003425
n_activity=858 dram_eff=0.4942
bk0: 56a 123329i bk1: 56a 123206i bk2: 0a 123796i bk3: 0a 123800i bk4: 0a 123800i bk5: 0a 123800i bk6: 0a 123800i bk7: 0a 123800i bk8: 0a 123800i bk9: 0a 123800i bk10: 0a 123800i bk11: 0a 123800i bk12: 0a 123800i bk13: 0a 123800i bk14: 0a 123800i bk15: 0a 123802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.857143
Bank_Level_Parallism = 1.624093
Bank_Level_Parallism_Col = 1.674528
Bank_Level_Parallism_Ready = 1.319249
write_to_read_ratio_blp_rw_average = 0.356918
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003425 
total_CMD = 123800 
util_bw = 424 
Wasted_Col = 230 
Wasted_Row = 48 
Idle = 123098 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 22 
WTRc_limit = 242 
RTWc_limit = 100 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 242 
RTWc_limit_alone = 100 

Commands details: 
total_CMD = 123800 
n_nop = 123578 
Read = 8 
Write = 100 
L2_Alloc = 104 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 56 
total_req = 212 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 212 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.001712 
Either_Row_CoL_Bus_Util = 0.001793 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007367 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00736672
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=123800 n_nop=123587 n_act=4 n_pre=2 n_ref_event=0 n_req=54 n_rd=4 n_rd_L2_A=104 n_write=99 n_wr_bk=0 bw_util=0.003344
n_activity=777 dram_eff=0.5328
bk0: 56a 123396i bk1: 52a 123272i bk2: 0a 123798i bk3: 0a 123800i bk4: 0a 123800i bk5: 0a 123800i bk6: 0a 123800i bk7: 0a 123800i bk8: 0a 123800i bk9: 0a 123800i bk10: 0a 123800i bk11: 0a 123800i bk12: 0a 123800i bk13: 0a 123800i bk14: 0a 123800i bk15: 0a 123801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925926
Row_Buffer_Locality_read = 0.962963
Row_Buffer_Locality_write = 0.888889
Bank_Level_Parallism = 1.584541
Bank_Level_Parallism_Col = 1.609428
Bank_Level_Parallism_Ready = 1.288462
write_to_read_ratio_blp_rw_average = 0.311448
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003344 
total_CMD = 123800 
util_bw = 414 
Wasted_Col = 196 
Wasted_Row = 24 
Idle = 123166 

BW Util Bottlenecks: 
RCDc_limit = 15 
RCDWRc_limit = 15 
WTRc_limit = 247 
RTWc_limit = 56 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 247 
RTWc_limit_alone = 56 

Commands details: 
total_CMD = 123800 
n_nop = 123587 
Read = 4 
Write = 99 
L2_Alloc = 104 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 54 
total_req = 207 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 207 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.001672 
Either_Row_CoL_Bus_Util = 0.001721 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00420032

========= L2 cache stats =========
L2_cache_bank[0]: Access = 180, Miss = 15, Miss_rate = 0.083, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[1]: Access = 160, Miss = 14, Miss_rate = 0.087, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[2]: Access = 160, Miss = 14, Miss_rate = 0.087, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[3]: Access = 160, Miss = 14, Miss_rate = 0.087, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 141, Miss = 14, Miss_rate = 0.099, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 141, Miss = 14, Miss_rate = 0.099, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 140, Miss = 13, Miss_rate = 0.093, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 140, Miss = 13, Miss_rate = 0.093, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 140, Miss = 13, Miss_rate = 0.093, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 140, Miss = 13, Miss_rate = 0.093, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 142, Miss = 14, Miss_rate = 0.099, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 144, Miss = 14, Miss_rate = 0.097, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 144, Miss = 14, Miss_rate = 0.097, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 144, Miss = 14, Miss_rate = 0.097, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 142, Miss = 14, Miss_rate = 0.099, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 140, Miss = 13, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2358
L2_total_cache_misses = 220
L2_total_cache_miss_rate = 0.0933
L2_total_cache_pending_hits = 83
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 978
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 208
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 34
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 53
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1024
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1216
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 98
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=6886
icnt_total_pkts_simt_to_mem=5686
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 43.980469
	minimum = 6.000000
	maximum = 290.000000
Network latency average = 33.971354
	minimum = 6.000000
	maximum = 195.000000
Slowest packet = 4094
Flit latency average = 58.171875
	minimum = 6.000000
	maximum = 191.000000
Slowest flit = 11358
Fragmentation average = 0.000000
	minimum = 0.000000
	maximum = 0.000000
Injected packet rate average = 0.000470
	minimum = 0.000000 (at node 36)
	maximum = 0.004318 (at node 11)
Accepted packet rate average = 0.000470
	minimum = 0.000000 (at node 36)
	maximum = 0.004318 (at node 11)
Injected flit rate average = 0.000941
	minimum = 0.000000 (at node 36)
	maximum = 0.004716 (at node 11)
Accepted flit rate average= 0.000941
	minimum = 0.000000 (at node 36)
	maximum = 0.019997 (at node 11)
Injected packet length average = 2.000000
Accepted packet length average = 2.000000
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 71.301482 (11 samples)
	minimum = 6.000000 (11 samples)
	maximum = 295.727273 (11 samples)
Network latency average = 56.082170 (11 samples)
	minimum = 6.000000 (11 samples)
	maximum = 186.363636 (11 samples)
Flit latency average = 59.243158 (11 samples)
	minimum = 6.000000 (11 samples)
	maximum = 183.818182 (11 samples)
Fragmentation average = 0.000000 (11 samples)
	minimum = 0.000000 (11 samples)
	maximum = 0.000000 (11 samples)
Injected packet rate average = 0.003735 (11 samples)
	minimum = 0.000000 (11 samples)
	maximum = 0.091802 (11 samples)
Accepted packet rate average = 0.003735 (11 samples)
	minimum = 0.000000 (11 samples)
	maximum = 0.091802 (11 samples)
Injected flit rate average = 0.011109 (11 samples)
	minimum = 0.000000 (11 samples)
	maximum = 0.257837 (11 samples)
Accepted flit rate average = 0.011109 (11 samples)
	minimum = 0.000000 (11 samples)
	maximum = 0.292312 (11 samples)
Injected packet size average = 2.973930 (11 samples)
Accepted packet size average = 2.973930 (11 samples)
Hops average = 1.000000 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 44 sec (104 sec)
gpgpu_simulation_rate = 642003 (inst/sec)
gpgpu_simulation_rate = 765 (cycle/sec)
gpgpu_silicon_slowdown = 2100653x
Function    MBytes/sec  Min (sec)   Max         Average     
Copy        0.081       0.20328     0.20328     0.20328     
Mul         0.054       0.30333     0.30333     0.30333     
Add         0.081       0.30335     0.30335     0.30335     
Triad       0.121       0.20342     0.20342     0.20342     
Dot         0.000       51.45464    51.45464    51.45464    
GPGPU-Sim: *** exit detected ***
