

Implementation tool: Xilinx Vivado v.2018.3
Project:             SHA
Solution:            NDT_b_mod
Device target:       xc7a75tlftg256-2l
Report date:         Mon Apr 19 05:19:18 EDT 2021

#=== Post-Implementation Resource usage ===
SLICE:         3537
LUT:          12379
FF:            7285
DSP:              0
BRAM:             6
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    7.487
CP achieved post-implementation:    11.295
Timing not met
