#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat Dec 11 15:32:23 2021
# Process ID: 9044
# Current directory: F:/Vivado/LAB/Mod_exp/Mod_exp.runs/synth_1
# Command line: vivado.exe -log Mod_exp.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Mod_exp.tcl
# Log file: F:/Vivado/LAB/Mod_exp/Mod_exp.runs/synth_1/Mod_exp.vds
# Journal file: F:/Vivado/LAB/Mod_exp/Mod_exp.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Mod_exp.tcl -notrace
Command: synth_design -top Mod_exp -part xc7a200tfbg676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7852
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1145.207 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Mod_exp' [F:/Vivado/LAB/Mod_exp/Mod_exp.srcs/sources_1/new/Mod_exp.v:3]
INFO: [Synth 8-6157] synthesizing module 'Mux2' [F:/Vivado/LAB/Mod_exp/Mod_exp.srcs/sources_1/new/Mux2.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Mux2' (1#1) [F:/Vivado/LAB/Mod_exp/Mod_exp.srcs/sources_1/new/Mux2.v:3]
INFO: [Synth 8-6157] synthesizing module 'Mux4' [F:/Vivado/LAB/Mod_exp/Mod_exp.srcs/sources_1/new/Mux4.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Mux4' (2#1) [F:/Vivado/LAB/Mod_exp/Mod_exp.srcs/sources_1/new/Mux4.v:3]
INFO: [Synth 8-6157] synthesizing module 'Mont3' [F:/Vivado/LAB/Mod_exp/Mod_exp.srcs/sources_1/new/Mont3.v:3]
INFO: [Synth 8-6157] synthesizing module 'MC_clk' [F:/Vivado/LAB/Mod_exp/Mod_exp.srcs/sources_1/new/MC_clk.v:22]
INFO: [Synth 8-6155] done synthesizing module 'MC_clk' (3#1) [F:/Vivado/LAB/Mod_exp/Mod_exp.srcs/sources_1/new/MC_clk.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Mont3' (4#1) [F:/Vivado/LAB/Mod_exp/Mod_exp.srcs/sources_1/new/Mont3.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Mod_exp' (5#1) [F:/Vivado/LAB/Mod_exp/Mod_exp.srcs/sources_1/new/Mod_exp.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1145.207 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1145.207 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1145.207 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.381 . Memory (MB): peak = 1145.207 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/Vivado/LAB/Mod_exp/Mod_exp.srcs/constrs_1/new/exp.xdc]
Finished Parsing XDC File [F:/Vivado/LAB/Mod_exp/Mod_exp.srcs/constrs_1/new/exp.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1257.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.375 . Memory (MB): peak = 1257.840 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1257.840 ; gain = 112.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1257.840 ; gain = 112.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1257.840 ; gain = 112.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1257.840 ; gain = 112.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input 1025 Bit       Adders := 4     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	             1024 Bit    Registers := 13    
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 3     
+---Muxes : 
	   2 Input 1024 Bit        Muxes := 11    
	   4 Input 1024 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'counter_reg[15:0]' into 'counter_reg[15:0]' [F:/Vivado/LAB/Mod_exp/Mod_exp.srcs/sources_1/new/Mod_exp.v:29]
INFO: [Synth 8-4471] merging register 'counter_reg[15:0]' into 'counter_reg[15:0]' [F:/Vivado/LAB/Mod_exp/Mod_exp.srcs/sources_1/new/Mod_exp.v:29]
WARNING: [Synth 8-3917] design Mod_exp__GCB2 has port P[22] driven by constant 0
WARNING: [Synth 8-3917] design Mod_exp__GCB2 has port P[5] driven by constant 0
WARNING: [Synth 8-3917] design Mod_exp__GCB2 has port P[4] driven by constant 0
WARNING: [Synth 8-3917] design Mod_exp__GCB2 has port P[3] driven by constant 0
WARNING: [Synth 8-3917] design Mod_exp__GCB2 has port P[2] driven by constant 0
WARNING: [Synth 8-3917] design Mod_exp__GCB2 has port P[1] driven by constant 0
WARNING: [Synth 8-3917] design Mod_exp__GCB2 has port P[0] driven by constant 0
WARNING: [Synth 8-3917] design Mod_exp__GCB2 has port O6[5] driven by constant 0
WARNING: [Synth 8-3917] design Mod_exp__GCB2 has port O6[4] driven by constant 0
WARNING: [Synth 8-3917] design Mod_exp__GCB2 has port O6[3] driven by constant 0
WARNING: [Synth 8-3917] design Mod_exp__GCB2 has port O6[2] driven by constant 0
WARNING: [Synth 8-3917] design Mod_exp__GCB2 has port O6[1] driven by constant 0
WARNING: [Synth 8-3917] design Mod_exp__GCB2 has port O6[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:37 . Memory (MB): peak = 1257.840 ; gain = 112.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:45 . Memory (MB): peak = 1257.840 ; gain = 112.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:25 ; elapsed = 00:02:08 . Memory (MB): peak = 1485.547 ; gain = 340.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:28 ; elapsed = 00:02:25 . Memory (MB): peak = 1485.547 ; gain = 340.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:41 ; elapsed = 00:02:39 . Memory (MB): peak = 1485.547 ; gain = 340.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:41 ; elapsed = 00:02:39 . Memory (MB): peak = 1485.547 ; gain = 340.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:46 ; elapsed = 00:02:45 . Memory (MB): peak = 1485.547 ; gain = 340.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:46 ; elapsed = 00:02:45 . Memory (MB): peak = 1485.547 ; gain = 340.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:54 ; elapsed = 00:02:52 . Memory (MB): peak = 1485.547 ; gain = 340.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:54 ; elapsed = 00:02:52 . Memory (MB): peak = 1485.547 ; gain = 340.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |  1928|
|3     |LUT1   |    33|
|4     |LUT2   |  9048|
|5     |LUT3   |  2377|
|6     |LUT4   |  1813|
|7     |LUT5   |  3188|
|8     |LUT6   |  8968|
|9     |MUXF7  |   408|
|10    |MUXF8  |   202|
|11    |FDRE   | 14448|
|12    |IBUF   |   258|
|13    |OBUF   |     1|
|14    |OBUFT  |    64|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:54 ; elapsed = 00:02:53 . Memory (MB): peak = 1485.547 ; gain = 340.340
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:40 ; elapsed = 00:02:55 . Memory (MB): peak = 1485.547 ; gain = 227.707
Synthesis Optimization Complete : Time (s): cpu = 00:01:54 ; elapsed = 00:03:03 . Memory (MB): peak = 1485.547 ; gain = 340.340
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.634 . Memory (MB): peak = 1485.547 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2538 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1485.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 4279e14f
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:09 ; elapsed = 00:03:31 . Memory (MB): peak = 1485.547 ; gain = 340.340
INFO: [Common 17-1381] The checkpoint 'F:/Vivado/LAB/Mod_exp/Mod_exp.runs/synth_1/Mod_exp.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1485.547 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Mod_exp_utilization_synth.rpt -pb Mod_exp_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 11 15:36:10 2021...
