/home/Mentor/tessent/bin/tessent -shell -dofile simulations.do -log tshell.log_simulations -replace
//  Warning: Tessent user documentation not found
//  Tessent Shell  2022.4    Tue Nov 29 21:19:37 GMT 2022
//                Unpublished work. Copyright 2022 Siemens
//
//      This material contains trade secrets or otherwise confidential 
//  information owned by Siemens Industry Software Inc. or its affiliates 
//   (collectively, "SISW"), or its licensors. Access to and use of this 
//     information is strictly limited as set forth in the Customer's 
//                   applicable agreements with SISW. 
//
//  Siemens software executing under x86-64 Linux on Mon Apr 28 10:59:11 IST 2025.
//  64 bit version
//  Host: APL2.kletech.ac.in (31644 MB RAM, 61034 MB Swap)
//
//  command: #-----------------------------------------------------------
//  command: # This file created by : memlibCertify
//  command: #     Software version : 2022.4
//  command: #           Created on : 04/28/25 10:58:46
//  command: #-----------------------------------------------------------
//  command: # --
//  command: # -- Simulation 
//  command: # --
//  command: set_context patterns -ijtag
//  command: set design_name memlibc_memory_bist_assembly
//  command: set_simulation_library_sources -y ../../../../Memory/memory/spram/6M1L/SPRAM_1024x36/ -extension {vb v vg} -f VerilogOptions 
//  command: # Add the following run_testbench_simulations option(s) to capture
//  command: # the simulation waveforms:
//  command: #  -store_simulation_waveforms on
//  command: # If using the Questa simulator, the debug database can be
//  command: # generated using the following option:
//  command: #  -simulator_options -debugDB
//  command: set sim_options ""
//  command: if { [file exists SimOptions] } {
//             if { [file readable SimOptions] } {
//               set f [open SimOptions r]
//               set sim_options [read $f]
//               close $f
//             }
//           }
//  command: run_testbench_simulations -design_name ${design_name} -design_id rtl {*}$sim_options
Starting 3 simulations for ./simulation_outdir/memlibc_memory_bist_assembly_rtl.simulation_signoff
//  Waiting for the simulation(s) to complete

unscheduled 0 queued 0 running 0 pass 3 fail 0
//  command: check_testbench_simulations -report -design_name ${design_name} -design_id rtl 

// Simulation status for ./simulation_outdir/memlibc_memory_bist_assembly_rtl.simulation_signoff
// =============================================================================================
// -----------------------------------  ------  -----------  -----------  ----------------------------
// Pattern Name                         Status  Unexpected   Missing      Date
//                                              Miscompares  Miscompares
// -----------------------------------  ------  -----------  -----------  ----------------------------
// ICLNetwork                           pass           0            0     Mon Apr 28 10:53:22 IST 2025
// MemoryBist_P1                        pass           0            0     Mon Apr 28 10:53:24 IST 2025
// MemoryBist_ParallelRetentionTest_P1  pass           0            0     Mon Apr 28 10:53:27 IST 2025
//
//  command: exit 
