# Copyright 2020 Xilinx Inc.
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.


//////////////// VERSION 0.1.2 ////////////////
NEW FEATURES:
    - /
BUG FIXES:
    - Small fix for Relay batch norm to XGraph translation when no scale or beta found
UNFIXED ISSUES:
    - /

//////////////// VERSION 0.1.1 ////////////////
NEW FEATURES:
    - Support for edge DPUCZDX8G/DPUv2 in C++ Vitis-AI runtime
    - Support for NHWC networks in Vitis-AI runtime
    - Enable cross-compilation for all accelerator targets
    - Add DPUCZDX8G Ultra96 target
BUG FIXES:
    - Keep track of XGraph meta attributes during serialization
UNFIXED ISSUES:
    - /

//////////////// VERSION 0.1.0 ////////////////
NEW FEATURES:
    - Support for DPUv1 and DPUv2 Vitis-AI accelerator targets
    - Experimental ONNXRuntime integration
    - Experimental TVM integration
    - Tools for generic partitioning, graph optimization and simulation at the IR level
BUG FIXES:
    - /
UNFIXED ISSUES:
    - /
