<div><span>Q1</span> - Consider two caches. Both have 16 cache lines, with each cache line being 16 bytes in size. Both caches initially have all lines marked as invalid. The only difference between them is that one is two-way associative, and the other is direct-mapped. Assume that the Main Memory uses 16-bit addresses.

What is the length of the shortest access pattern where the two-way associative cache would get a hit, and the direct-mapped cache would get no hits?

If you find A, B, C, D as the shortest access pattern, mark 4 as the answer, as the length is 4, where A, B, C, D are 16-bit addresses, and these addresses could be different, or any of them could be the same as any other.<hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q2</span> - <p>Given a single-level, direct-mapped cache with a 256  B block size starting in a 'cold' state, i.e., all entries are initially invalid. We store the array 'arr' of integers in main memory with an int-aligned address (i.e. base address divisible by the size of int). The array can be stored anywhere in the main memory block with an integer-aligned address. If we perform sequential accesses to arr[0], arr[1], and arr[2], then what is the probability of getting cache hits for arr[1] and arr[2] after the cache miss on arr[0]? Assume the size of int is 4   nbsp;Bytes.</p>

<ol style="list-style-type:upper-alpha">
	<li>63 / 64</li>
	<li>3 / 4</li>
	<li>31 / 32</li>
	<li>1 / 2</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q3</span> - Suppose that the level 1 data cache has a hit rate of 40 % on your application, an access time of a single cycle, and a miss penalty to the memory of forty cycles. What is the average memory access time (cycles)?<hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q4</span> - <p>A processor has an 8-line level 1 directly mapped data cache as shown below. Suppose that cache lines are   nbsp;32   nbsp;bytes (256  bits) and memory addresses are 16 bits, with byte-addressable memory.</p>

<p style="text-align:center"><img src="https://gateoverflow.in/?qa=blob&qa_blobid=17304989916340755828"></p>

<p>How many bits in total are needed to implement the level 1 data cache is __________.</p><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q5</span> - You have a set-associative cache and want to decrease the tag size without changing the size of the address. You should - <br /><ol style="list-style-type:upper-alpha"><li> put fewer lines in each set </li><li> put fewer bytes in each block </li> <li>put more bytes in each block </li>  <li>put more lines in each set</li></ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q6</span> - <p>Consider how the following two C loops would be accessed by a memory system with 32 words and a cache with 4 sets, 2 lines per set, and a block size of 4 words.</p>

<pre class="prettyprint linenums lang-c_cpp" data-pbcklang="c_cpp" data-pbcktabsize="4">
for (i = 0; i    lt; 32; i++)
    a[i] = i;
sum = 0;
for (i = 0; i    lt; 32; i++)
    sum += a[i];</pre>

<p>Assume the array is an array of words, only the array is in the memory system, and the first word of the array is at address zero. If the cache is initially empty, how many cache hits would there be for writes and how many cache hits would there be for reads?</p>

<ol style="list-style-type:upper-alpha">
	<li>32 read hits and 24 write hits.</li>
	<li>0 read hits and 0 write hits.</li>
	<li>24 read hits and 24 write hits.</li>
	<li>0 read hits and 24 write hits.</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q7</span> - A fully-associative cache is like a  <br /><ol style="list-style-type:upper-alpha"><li> direct-mapped cache with only one set </li><li> direct-mapped cache with only one line per set </li> <li>set-associative cache with only one line per set </li>  <li>set-associative cache with only one set</li></ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q8</span> - <p>Consider a direct mapped cache having log _2 P bits as tag and block size of M bytes. Suppose the main memory comprises C blocks. What should the cache size be ? (Assume that P, M, and C are powers of 2.)</p>

<ol style="list-style-type:upper-alpha">
	<li>C / P</li>
	<li>M C / P</li>
	<li>M P</li>
	<li>Mlog _2 P</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q9</span> - <p>We are given the following details for a byte-addressable memory:</p>

<ul>
	<li>Memory address =16 bits</li>
	<li>Cache memory size =256 bytes</li>
	<li>Number of cache lines =8</li>
</ul>

<p>Suppose the processor accesses the following data addresses starting with an empty cache:</p>

<ul>
	<li></li>
	<li></li>
	<li></li>
	<li></li>
	<li></li>
	<li></li>
	<li></li>
	<li></li>
	<li></li>
</ul>

<p>How many hits would there be in the level 1,   nbsp;direct mapped data cache?</p>

<ol style="list-style-type:upper-alpha">
	<li>2</li>
	<li>1</li>
	<li>4</li>
	<li>3</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q10</span> - Consider a 32-bit microprocessor that has an on-chip 16-KByte four-way set-associative cache. Assume that the cache has a line size of four 32-bit words. To which set number is the word from memory location  mapped __________ (Answer in decimal)<hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q11</span> - <p style="text-align:center"><img src="https://gateoverflow.in/?qa=blob&qa_blobid=16475919329482989767"></p>

<p>What is the sum of the local miss rate for L2$, L1$, and the global miss rate of L2$?(Round off each to 2 decimal places ) ________.</p><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q12</span> - Assume a set-associative and a direct-mapped cache both have the same address size, same data capacity, and same number of index bits. This means <br /><ol style="list-style-type:upper-alpha"><li> The direct-mapped cache has more tag bits </li><li> The direct-mapped cache has fewer tag bits </li> <li>The direct-mapped cache has more block offset bits </li>  <li>The direct-mapped cache has fewer block offset bits</li></ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q13</span> - <p>A computer memory system has a 64  KB byte-addressable main memory with 16-bit addresses. This same system has a one-level cache memory that can hold 16 blocks of data, where each block contains 16 bytes. Assuming this is a direct-mapped cache, to which cache line number will the main memory address 39553_10 map?</p>

<ol style="list-style-type:upper-alpha">
	<li>0</li>
	<li>1</li>
	<li>8</li>
	<li>9</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q14</span> - <p>Consider a direct mapped cache of size 64K with block size of 16 bytes. You will calculate the miss rate for the following code using this cache. Assume that . Also assume that the cache starts empty and that the local variables  and computations involving them take place completely within the registers. Now consider the following code to copy one matrix to another. Assume that the src matrix starts at address  is mapped to the first element of the first cache block) and that the dest matrix immediately follows it.</p>

<pre class="prettyprint linenums lang-c_cpp" data-pbcklang="c_cpp" data-pbcktabsize="4">
void copymatrix(int dest[ROWS][COLS], int src[ROWS][COLS])
   nbsp;
   nbsp;   nbsp;int i, j;
   nbsp;   nbsp;for (i = 0; i    lt; ROWS; i++)
   nbsp;   nbsp;   nbsp;   nbsp;for (j = 0; j    lt; COLS; j++) dest[i][j] = src[i][j];

</pre>

<p>The cache miss rate (Rounded off) if  and .</p>

<ol style="list-style-type:upper-alpha">
	<li>50%    nbsp;   nbsp;   nbsp;   nbsp;   nbsp;    nbsp;</li>
	<li>20%   nbsp;    nbsp;    nbsp;    nbsp;</li>
	<li>100%   nbsp;    nbsp;</li>
	<li>25%</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q15</span> - <p>Given the following series of address references given as word addresses: 2, 3, 11, 16, 21, 13, 64, 48, 19, 11, 3, 22, 4, 27, 6, and 11. Assuming a direct-mapped cache with 16 one-word blocks that are initially empty, which of the following is/are NOT the final contents of the cache:</p>

<ol style="list-style-type:upper-alpha">
	<li>6</li>
	<li>19</li>
	<li>27</li>
	<li>11</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q16</span> - <p>Suppose a computer's address size is k   nbsp;bits (using byte addressing), the cache size is S bytes, the block size is B bytes, and the cache is A-way set associative. Assume B is a power of two, so B=2^b. Find the number of Tag bits needed to implement this cache -</p>

<ol style="list-style-type:upper-alpha">
	<li>k-log _2(S / A)</li>
	<li>k-log _2(S / A B)</li>
	<li>k-log _2(S / B)</li>
	<li>log _2(S / A B)</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div>
      <script>
      let data={'name': 'GO Classes 2024 | Weekly Quiz 34 | Cache Memory', 'duration': '50', 'total_qs': '16', 'total_qs_one': 7, 'total_qs_two': 9, 'apti_num_qs': 0, 'technical_num_qs': 16, 'apti_marks': 0, 'technical_marks': 25, 'total_marks': 25, 'num_options': '4', 'section': [{'name': 'Technical', 'num_qs': 16, 'marks': 25, 'question': [{'contents': '', 'post_id': '416485', 'text': 'Consider two caches. Both have $16$ cache lines, with each cache line being $16$ bytes in size. Both caches initially have all lines marked as invalid. The only difference between them is that one is two-way associative, and the other is direct-mapped. Assume that the Main Memory uses $16$-bit addresses.\n\nWhat is the length of the shortest access pattern where the two-way associative cache would get a hit, and the direct-mapped cache would get no hits?\n\nIf you find $\\text{A, B, C, D}$ as the shortest access pattern, mark $4$ as the answer, as the length is $4,$ where $\\text{A, B, C, D}$ are $16$-bit addresses, and these addresses could be different, or any of them could be the same as any other.', 'type': 'Numerical', 'answer': '3', 'award': 2, 'penalty': '0.0000', 'tags': 'goclasses2024_wq34,numerical-answers,goclasses,co-and-architecture,cache-memory,2-marks', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '416487', 'text': '<p>Given a single-level, direct-mapped cache with a $256 \\text{ B}$ block size starting in a \'cold\' state, i.e., all entries are initially invalid. We store the array \'$\\operatorname{arr}$\' of integers in main memory with an int-aligned address (i.e. base address divisible by the size of int). The array can be stored anywhere in the main memory block with an integer-aligned address. If we perform sequential accesses to $\\operatorname{arr}[0], \\operatorname{arr}[1],$ and $\\operatorname{arr}[2],$ then what is the probability of getting cache hits for $\\operatorname{arr}[1]$ and $\\operatorname{arr}[2]$ after the cache miss on $\\operatorname{arr}[0]?$ Assume the size of int is $4$&nbsp;Bytes.</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$63 / 64$</li>\n\t<li>$3 / 4$</li>\n\t<li>$31 / 32$</li>\n\t<li>$1 / 2$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'c', 'award': 2, 'penalty': '0.6666', 'tags': 'goclasses2024_wq34,goclasses,co-and-architecture,cache-memory,hit-ratio,2-marks', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '416497', 'text': 'Suppose that the level $1$ data cache has a hit rate of $40 \\%$ on your application, an access time of a single cycle, and a miss penalty to the memory of forty cycles. What is the average memory access time (cycles)?', 'type': 'Numerical', 'answer': '25', 'award': 1, 'penalty': '0.0000', 'tags': 'goclasses2024_wq34,numerical-answers,goclasses,co-and-architecture,cache-memory,hit-ratio,1-mark', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '416496', 'text': '<p>A processor has an $8$-line level $1$ directly mapped data cache as shown below. Suppose that cache lines are&nbsp;$32$&nbsp;bytes $(256 \\;\\text{bits})$ and memory addresses are $16$ bits, with byte-addressable memory.</p>\n\n<p style="text-align:center"><img alt="" height="248" src="https://gateoverflow.in/?qa=blob&amp;qa_blobid=17304989916340755828" width="413"></p>\n\n<p>How many bits in total are needed to implement the level $1$ data cache is __________.</p>', 'type': 'Numerical', 'answer': '2112', 'award': 1, 'penalty': '0.0000', 'tags': 'goclasses2024_wq34,numerical-answers,goclasses,co-and-architecture,cache-memory,1-mark', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '416491', 'text': 'You have a set-associative cache and want to decrease the tag size without changing the size of the address. You should - <br /><ol style="list-style-type:upper-alpha"><li> put fewer lines in each set </li><li> put fewer bytes in each block </li> <li>put more bytes in each block </li>  <li>put more lines in each set</li></ol>', 'type': 'Multiple Choice', 'answer': 'A', 'award': 1, 'penalty': '0.3333', 'tags': 'goclasses2024_wq34,goclasses,co-and-architecture,cache-memory,1-mark', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '416484', 'text': '<p>Consider how the following two $\\mathrm{C}$ loops would be accessed by a memory system with $32$ words and a cache with $4$ sets, $2$ lines per set, and a block size of $4$ words.</p>\n\n<pre class="prettyprint linenums lang-c_cpp" data-pbcklang="c_cpp" data-pbcktabsize="4">\nfor (i = 0; i &lt; 32; i++)\n    a[i] = i;\nsum = 0;\nfor (i = 0; i &lt; 32; i++)\n    sum += a[i];</pre>\n\n<p>Assume the array is an array of words, only the array is in the memory system, and the first word of the array is at address zero. If the cache is initially empty, how many cache hits would there be for writes and how many cache hits would there be for reads?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$32$ read hits and $24$ write hits.</li>\n\t<li>$0$ read hits and $0$ write hits.</li>\n\t<li>$24$ read hits and $24$ write hits.</li>\n\t<li>$0$ read hits and $24$ write hits.</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'a', 'award': 2, 'penalty': '0.6666', 'tags': 'goclasses2024_wq34,goclasses,co-and-architecture,cache-memory,2-marks', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '416492', 'text': 'A fully-associative cache is like a \xa0<br /><ol style="list-style-type:upper-alpha"><li> direct-mapped cache with only one set </li><li> direct-mapped cache with only one line per set </li> <li>set-associative cache with only one line per set </li>  <li>set-associative cache with only one set</li></ol>', 'type': 'Multiple Choice', 'answer': 'd', 'award': 1, 'penalty': '0.3333', 'tags': 'goclasses2024_wq34,goclasses,co-and-architecture,cache-memory,1-mark', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '416482', 'text': '<p>Consider a direct mapped cache having $\\log _2 \\mathrm{P}$ bits as tag and block size of $\\mathrm{M}$ bytes. Suppose the main memory comprises $\\mathrm{C}$ blocks. What should the cache size be $? ($Assume that $\\text{P, M,}$ and $\\text{C}$ are powers of $2.)$</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$\\text{C / P}$</li>\n\t<li>$\\text{M C / P}$</li>\n\t<li>$\\text{M P}$</li>\n\t<li>$\\mathrm{M} \\log _2 \\mathrm{P}$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'b', 'award': 2, 'penalty': '0.6666', 'tags': 'goclasses2024_wq34,goclasses,co-and-architecture,cache-memory,2-marks', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '416495', 'text': '<p>We are given the following details for a byte-addressable memory:</p>\n\n<ul>\n\t<li>Memory address $=16$ bits</li>\n\t<li>Cache memory size $=256$ bytes</li>\n\t<li>Number of cache lines $=8$</li>\n</ul>\n\n<p>Suppose the processor accesses the following data addresses starting with an empty cache:</p>\n\n<ul>\n\t<li>$\\textsf{0x0028: 0000 0000 0010 1000}$</li>\n\t<li>$\\textsf{0x102A: 0001 0000 0010 1010}$</li>\n\t<li>$\\textsf{0x9435: 1001 0100 0011 0101}$</li>\n\t<li>$\\textsf{0xEFF4: 1110 1111 1111 0100}$</li>\n\t<li>$\\textsf{0xBEEF: 1011 1110 1110 1111}$</li>\n\t<li>$\\textsf{0x4359: 0100 0011 0101 1001}$</li>\n\t<li>$\\textsf{0x01DE: 0000 0001 1101 1110}$</li>\n\t<li>$\\textsf{0x8075: 1000 0000 0111 0101}$</li>\n\t<li>$\\textsf{0x9427: 1001 0100 0010 0111}$</li>\n</ul>\n\n<p>How many hits would there be in the level $1,$&nbsp;direct mapped data cache?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$2$</li>\n\t<li>$1$</li>\n\t<li>$4$</li>\n\t<li>$3$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'b', 'award': 1, 'penalty': '0.3333', 'tags': 'goclasses2024_wq34,goclasses,co-and-architecture,cache-memory,1-mark', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '416493', 'text': 'Consider a $32$-bit microprocessor that has an on-chip $16$-KByte four-way set-associative cache. Assume that the cache has a line size of four $32$-bit words. To which set number is the word from memory location $\\textsf{ABCDE8F8}$ mapped __________ (Answer in decimal)', 'type': 'Numerical', 'answer': '143', 'award': 1, 'penalty': '0.0000', 'tags': 'goclasses2024_wq34,numerical-answers,goclasses,co-and-architecture,cache-memory,1-mark', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '416481', 'text': '<p style="text-align:center"><img alt="" height="142" src="https://gateoverflow.in/?qa=blob&amp;qa_blobid=16475919329482989767" width="590"></p>\n\n<p>What is the sum of the local miss rate for $\\text{L2}\\$, \\text{L1}\\$,$ and the global miss rate of $\\text{L2}\\$?($Round off each to $2$ decimal places $)$ ________.</p>', 'type': 'Numerical', 'answer': '0.56', 'award': 2, 'penalty': '0.0000', 'tags': 'goclasses2024_wq34,numerical-answers,goclasses,co-and-architecture,cache-memory,2-marks', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '416480', 'text': 'Assume a set-associative and a direct-mapped cache both have the same address size, same data capacity, and same number of index bits. This means <br /><ol style="list-style-type:upper-alpha"><li> The direct-mapped cache has more tag bits </li><li> The direct-mapped cache has fewer tag bits </li> <li>The direct-mapped cache has more block offset bits </li>  <li>The direct-mapped cache has fewer block offset bits</li></ol>', 'type': 'Multiple Select', 'answer': 'b;c', 'award': 2, 'penalty': '0.0000', 'tags': 'goclasses2024_wq34,goclasses,co-and-architecture,cache-memory,multiple-selects,2-marks', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '416498', 'text': '<p>A computer memory system has a $64 \\mathrm{~KB}$ byte-addressable main memory with $16$-bit addresses. This same system has a one-level cache memory that can hold $16$ blocks of data, where each block contains $16$ bytes. Assuming this is a direct-mapped cache, to which cache line number will the main memory address $39553_{10}$ map?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$0$</li>\n\t<li>$1$</li>\n\t<li>$8$</li>\n\t<li>$9$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'c', 'award': 1, 'penalty': '0.3333', 'tags': 'goclasses2024_wq34,goclasses,co-and-architecture,cache-memory,1-mark', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '416483', 'text': '<p>Consider a direct mapped cache of size $64\\text{K}$ with block size of $16$ bytes. You will calculate the miss rate for the following code using this cache. Assume that $\\textsf{sizeof(int) == 4}.$ Also assume that the cache starts empty and that the local variables $\\textsf{i, j}$ and computations involving them take place completely within the registers. Now consider the following code to copy one matrix to another. Assume that the src matrix starts at address $\\textsf{0 (i.e., src[0][0]}$ is mapped to the first element of the first cache block) and that the dest matrix immediately follows it.</p>\n\n<pre class="prettyprint linenums lang-c_cpp" data-pbcklang="c_cpp" data-pbcktabsize="4">\nvoid copymatrix(int dest[ROWS][COLS], int src[ROWS][COLS])\n&nbsp;{\n&nbsp;&nbsp;int i, j;\n&nbsp;&nbsp;for (i = 0; i &lt; ROWS; i++)\n&nbsp;&nbsp;&nbsp;&nbsp;for (j = 0; j &lt; COLS; j++) dest[i][j] = src[i][j];\n}\n</pre>\n\n<p>The cache miss rate (Rounded off) if $\\textsf{ROWS = 128}$ and $\\textsf{COLS = 192}.$</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$50\\%$ &nbsp;&nbsp;&nbsp;&nbsp;&nbsp; &nbsp;</li>\n\t<li>$20\\%$&nbsp; &nbsp; &nbsp; &nbsp;</li>\n\t<li>$100\\%$&nbsp; &nbsp;</li>\n\t<li>$25\\%$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'd', 'award': 2, 'penalty': '0.6666', 'tags': 'goclasses2024_wq34,goclasses,co-and-architecture,cache-memory,2-marks', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '416479', 'text': '<p>Given the following series of address references given as word addresses$: 2, 3, 11, 16, 21, 13, 64, 48, 19, 11, 3, 22, 4, 27, 6,$ and $11.$ Assuming a direct-mapped cache with 16 one-word blocks that are initially empty, which of the following is/are NOT the final contents of the cache:</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$6$</li>\n\t<li>$19$</li>\n\t<li>$27$</li>\n\t<li>$11$</li>\n</ol>', 'type': 'Multiple Select', 'answer': 'b;c', 'award': 2, 'penalty': '0.0000', 'tags': 'goclasses2024_wq34,goclasses,co-and-architecture,cache-memory,multiple-selects,2-marks', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '416489', 'text': '<p>Suppose a computer\'s address size is $k$&nbsp;bits (using byte addressing), the cache size is $\\mathrm{S}$ bytes, the block size is $\\text{B}$ bytes, and the cache is $\\text{A}$-way set associative. Assume $\\text{B}$ is a power of two, so $\\text{B}=2^b$. Find the number of Tag bits needed to implement this cache -</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$k-\\log _2(\\text{S / A})$</li>\n\t<li>$k-\\log _2(\\text{S / A B})$</li>\n\t<li>$k-\\log _2(\\text{S / B})$</li>\n\t<li>$\\log _2(\\text{S / A B})$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'a', 'award': 2, 'penalty': '0.6666', 'tags': 'goclasses2024_wq34,goclasses,co-and-architecture,cache-memory,2-marks', 'category': 'CO and Architecture'}]}]}
      </script>
      