// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
// Date        : Sun Jun 16 23:50:02 2024
// Host        : Tey running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/design_1_v_demosaic_0_0_sim_netlist.v
// Design      : design_1_v_demosaic_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xck26-sfvc784-2LV-c
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_v_demosaic_0_0,design_1_v_demosaic_0_0_v_demosaic,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "design_1_v_demosaic_0_0_v_demosaic,Vivado 2024.1" *) 
(* hls_module = "yes" *) 
(* NotValidForBitStream *)
module design_1_v_demosaic_0_0
   (s_axi_CTRL_AWADDR,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_BRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    s_axis_video_TVALID,
    s_axis_video_TREADY,
    s_axis_video_TDATA,
    s_axis_video_TKEEP,
    s_axis_video_TSTRB,
    s_axis_video_TUSER,
    s_axis_video_TLAST,
    s_axis_video_TID,
    s_axis_video_TDEST,
    m_axis_video_TVALID,
    m_axis_video_TREADY,
    m_axis_video_TDATA,
    m_axis_video_TKEEP,
    m_axis_video_TSTRB,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    m_axis_video_TID,
    m_axis_video_TDEST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWADDR" *) input [5:0]s_axi_CTRL_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWVALID" *) input s_axi_CTRL_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWREADY" *) output s_axi_CTRL_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WDATA" *) input [31:0]s_axi_CTRL_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WSTRB" *) input [3:0]s_axi_CTRL_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WVALID" *) input s_axi_CTRL_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WREADY" *) output s_axi_CTRL_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BRESP" *) output [1:0]s_axi_CTRL_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BVALID" *) output s_axi_CTRL_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BREADY" *) input s_axi_CTRL_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARADDR" *) input [5:0]s_axi_CTRL_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARVALID" *) input s_axi_CTRL_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARREADY" *) output s_axi_CTRL_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RDATA" *) output [31:0]s_axi_CTRL_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RRESP" *) output [1:0]s_axi_CTRL_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RVALID" *) output s_axi_CTRL_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_CTRL, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 148501963, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_0_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_CTRL_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL:s_axis_video:m_axis_video, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 148501963, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_0_0_clk_out1, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TVALID" *) input s_axis_video_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TREADY" *) output s_axis_video_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TDATA" *) input [15:0]s_axis_video_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TKEEP" *) input [1:0]s_axis_video_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TSTRB" *) input [1:0]s_axis_video_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TUSER" *) input [0:0]s_axis_video_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TLAST" *) input [0:0]s_axis_video_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TID" *) input [0:0]s_axis_video_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis_video, TDATA_NUM_BYTES 2, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 148501963, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_0_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0" *) input [0:0]s_axis_video_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TVALID" *) output m_axis_video_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TREADY" *) input m_axis_video_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TDATA" *) output [31:0]m_axis_video_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TKEEP" *) output [3:0]m_axis_video_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TSTRB" *) output [3:0]m_axis_video_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TUSER" *) output [0:0]m_axis_video_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TLAST" *) output [0:0]m_axis_video_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TID" *) output [0:0]m_axis_video_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axis_video, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 148501963, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_0_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0" *) output [0:0]m_axis_video_TDEST;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [29:0]\^m_axis_video_TDATA ;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;
  wire m_axis_video_TVALID;
  wire [5:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [5:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [15:0]\^s_axi_CTRL_RDATA ;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [15:0]s_axis_video_TDATA;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TREADY;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire [31:30]NLW_inst_m_axis_video_TDATA_UNCONNECTED;
  wire [0:0]NLW_inst_m_axis_video_TDEST_UNCONNECTED;
  wire [0:0]NLW_inst_m_axis_video_TID_UNCONNECTED;
  wire [3:0]NLW_inst_m_axis_video_TKEEP_UNCONNECTED;
  wire [3:0]NLW_inst_m_axis_video_TSTRB_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED;
  wire [31:16]NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED;

  assign m_axis_video_TDATA[31] = \<const0> ;
  assign m_axis_video_TDATA[30] = \<const0> ;
  assign m_axis_video_TDATA[29:0] = \^m_axis_video_TDATA [29:0];
  assign m_axis_video_TDEST[0] = \<const0> ;
  assign m_axis_video_TID[0] = \<const0> ;
  assign m_axis_video_TKEEP[3] = \<const1> ;
  assign m_axis_video_TKEEP[2] = \<const1> ;
  assign m_axis_video_TKEEP[1] = \<const1> ;
  assign m_axis_video_TKEEP[0] = \<const1> ;
  assign m_axis_video_TSTRB[3] = \<const0> ;
  assign m_axis_video_TSTRB[2] = \<const0> ;
  assign m_axis_video_TSTRB[1] = \<const0> ;
  assign m_axis_video_TSTRB[0] = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RDATA[31] = \<const0> ;
  assign s_axi_CTRL_RDATA[30] = \<const0> ;
  assign s_axi_CTRL_RDATA[29] = \<const0> ;
  assign s_axi_CTRL_RDATA[28] = \<const0> ;
  assign s_axi_CTRL_RDATA[27] = \<const0> ;
  assign s_axi_CTRL_RDATA[26] = \<const0> ;
  assign s_axi_CTRL_RDATA[25] = \<const0> ;
  assign s_axi_CTRL_RDATA[24] = \<const0> ;
  assign s_axi_CTRL_RDATA[23] = \<const0> ;
  assign s_axi_CTRL_RDATA[22] = \<const0> ;
  assign s_axi_CTRL_RDATA[21] = \<const0> ;
  assign s_axi_CTRL_RDATA[20] = \<const0> ;
  assign s_axi_CTRL_RDATA[19] = \<const0> ;
  assign s_axi_CTRL_RDATA[18] = \<const0> ;
  assign s_axi_CTRL_RDATA[17] = \<const0> ;
  assign s_axi_CTRL_RDATA[16] = \<const0> ;
  assign s_axi_CTRL_RDATA[15:0] = \^s_axi_CTRL_RDATA [15:0];
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_S_AXI_CTRL_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  design_1_v_demosaic_0_0_v_demosaic inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axis_video_TDATA({NLW_inst_m_axis_video_TDATA_UNCONNECTED[31:30],\^m_axis_video_TDATA }),
        .m_axis_video_TDEST(NLW_inst_m_axis_video_TDEST_UNCONNECTED[0]),
        .m_axis_video_TID(NLW_inst_m_axis_video_TID_UNCONNECTED[0]),
        .m_axis_video_TKEEP(NLW_inst_m_axis_video_TKEEP_UNCONNECTED[3:0]),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TSTRB(NLW_inst_m_axis_video_TSTRB_UNCONNECTED[3:0]),
        .m_axis_video_TUSER(m_axis_video_TUSER),
        .m_axis_video_TVALID(m_axis_video_TVALID),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARREADY(s_axi_CTRL_ARREADY),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR({s_axi_CTRL_AWADDR[5:2],1'b0,1'b0}),
        .s_axi_CTRL_AWREADY(s_axi_CTRL_AWREADY),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BRESP(NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA({NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED[31:16],\^s_axi_CTRL_RDATA }),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RRESP(NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_CTRL_WDATA[15:0]}),
        .s_axi_CTRL_WREADY(s_axi_CTRL_WREADY),
        .s_axi_CTRL_WSTRB({1'b0,1'b0,s_axi_CTRL_WSTRB[1:0]}),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .s_axis_video_TDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_video_TDATA[9:0]}),
        .s_axis_video_TDEST(1'b0),
        .s_axis_video_TID(1'b0),
        .s_axis_video_TKEEP({1'b0,1'b0}),
        .s_axis_video_TLAST(s_axis_video_TLAST),
        .s_axis_video_TREADY(s_axis_video_TREADY),
        .s_axis_video_TSTRB({1'b0,1'b0}),
        .s_axis_video_TUSER(s_axis_video_TUSER),
        .s_axis_video_TVALID(s_axis_video_TVALID));
endmodule

module design_1_v_demosaic_0_0_AXIvideo2MultiBayer
   (ack_in_t_reg,
    E,
    push,
    Q,
    int_ap_start_reg,
    ap_sync_ready,
    ap_sync_AXIvideo2MultiBayer_U0_ap_ready,
    \axi_data_fu_84_reg[9] ,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    \mOutPtr_reg[2] ,
    ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready,
    ap_start,
    s_axis_video_TVALID,
    imgBayer_full_n,
    s_axis_video_TUSER,
    s_axis_video_TLAST,
    s_axis_video_TDATA,
    ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready_reg,
    ap_done_reg,
    \trunc_ln146_reg_335_reg[10]_0 ,
    \trunc_ln145_reg_330_reg[10]_0 );
  output ack_in_t_reg;
  output [0:0]E;
  output push;
  output [0:0]Q;
  output int_ap_start_reg;
  output ap_sync_ready;
  output ap_sync_AXIvideo2MultiBayer_U0_ap_ready;
  output [9:0]\axi_data_fu_84_reg[9] ;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input \mOutPtr_reg[2] ;
  input ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready;
  input ap_start;
  input s_axis_video_TVALID;
  input imgBayer_full_n;
  input [0:0]s_axis_video_TUSER;
  input [0:0]s_axis_video_TLAST;
  input [9:0]s_axis_video_TDATA;
  input ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready_reg;
  input ap_done_reg;
  input [10:0]\trunc_ln146_reg_335_reg[10]_0 ;
  input [10:0]\trunc_ln145_reg_330_reg[10]_0 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire ack_in_t_reg;
  wire and_ln188_reg_369;
  wire \and_ln188_reg_369[0]_i_1_n_5 ;
  wire \ap_CS_fsm[5]_i_2_n_5 ;
  wire \ap_CS_fsm[5]_i_3_n_5 ;
  wire \ap_CS_fsm[5]_i_4_n_5 ;
  wire \ap_CS_fsm[5]_i_5_n_5 ;
  wire \ap_CS_fsm[5]_i_6_n_5 ;
  wire \ap_CS_fsm_reg_n_5_[6] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [2:2]ap_NS_fsm;
  wire [9:0]ap_NS_fsm__0;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_AXIvideo2MultiBayer_U0_ap_ready;
  wire ap_sync_ready;
  wire ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready;
  wire ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready_reg;
  wire [9:0]axi_data_2_fu_78;
  wire [9:0]\axi_data_fu_84_reg[9] ;
  wire axi_last_2_reg_126;
  wire axi_last_4_loc_fu_86;
  wire cmp10251_fu_233_p2;
  wire cmp10251_reg_353;
  wire [10:0]cols_reg_345;
  wire [10:0]d_read_reg_22;
  wire \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_10;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_11;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_6;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_10;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_11;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_6;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_10;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_12;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_8;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_9;
  wire grp_reg_unsigned_short_s_fu_220_ap_ce;
  wire grp_reg_unsigned_short_s_fu_225_n_10;
  wire grp_reg_unsigned_short_s_fu_225_n_11;
  wire grp_reg_unsigned_short_s_fu_225_n_12;
  wire grp_reg_unsigned_short_s_fu_225_n_13;
  wire grp_reg_unsigned_short_s_fu_225_n_14;
  wire grp_reg_unsigned_short_s_fu_225_n_15;
  wire grp_reg_unsigned_short_s_fu_225_n_5;
  wire grp_reg_unsigned_short_s_fu_225_n_6;
  wire grp_reg_unsigned_short_s_fu_225_n_7;
  wire grp_reg_unsigned_short_s_fu_225_n_8;
  wire grp_reg_unsigned_short_s_fu_225_n_9;
  wire [10:0]i_4_fu_253_p2;
  wire \i_fu_82[10]_i_3_n_5 ;
  wire [10:0]i_fu_82_reg;
  wire imgBayer_full_n;
  wire int_ap_start_reg;
  wire \mOutPtr_reg[2] ;
  wire [9:0]p_1_in;
  wire push;
  wire regslice_both_s_axis_video_V_data_V_U_n_10;
  wire regslice_both_s_axis_video_V_data_V_U_n_11;
  wire regslice_both_s_axis_video_V_data_V_U_n_12;
  wire regslice_both_s_axis_video_V_data_V_U_n_13;
  wire regslice_both_s_axis_video_V_data_V_U_n_14;
  wire regslice_both_s_axis_video_V_data_V_U_n_15;
  wire regslice_both_s_axis_video_V_data_V_U_n_16;
  wire regslice_both_s_axis_video_V_data_V_U_n_7;
  wire regslice_both_s_axis_video_V_data_V_U_n_8;
  wire regslice_both_s_axis_video_V_data_V_U_n_9;
  wire regslice_both_s_axis_video_V_user_V_U_n_5;
  wire [10:0]rows_reg_340;
  wire [9:0]s_axis_video_TDATA;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TLAST_int_regslice;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire s_axis_video_TVALID_int_regslice;
  wire select_ln188_reg_380;
  wire \sof_reg_114[0]_i_1_n_5 ;
  wire \sof_reg_114_reg_n_5_[0] ;
  wire [10:0]trunc_ln145_reg_330;
  wire [10:0]\trunc_ln145_reg_330_reg[10]_0 ;
  wire [10:0]trunc_ln146_reg_335;
  wire [10:0]\trunc_ln146_reg_335_reg[10]_0 ;
  wire xor_ln188_fu_239_p2;
  wire xor_ln188_reg_358;

  LUT4 #(
    .INIT(16'h8F80)) 
    \and_ln188_reg_369[0]_i_1 
       (.I0(\sof_reg_114_reg_n_5_[0] ),
        .I1(xor_ln188_reg_358),
        .I2(ap_CS_fsm_state5),
        .I3(and_ln188_reg_369),
        .O(\and_ln188_reg_369[0]_i_1_n_5 ));
  FDRE \and_ln188_reg_369_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln188_reg_369[0]_i_1_n_5 ),
        .Q(and_ln188_reg_369),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hFF2F2222)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(ap_CS_fsm_state5),
        .I1(\ap_CS_fsm[5]_i_2_n_5 ),
        .I2(ap_start),
        .I3(ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready),
        .I4(Q),
        .O(ap_NS_fsm__0[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(Q),
        .I1(ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready),
        .I2(ap_start),
        .O(ap_NS_fsm__0[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_CS_fsm_state10),
        .I1(ap_CS_fsm_state4),
        .O(ap_NS_fsm__0[4]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(\ap_CS_fsm[5]_i_3_n_5 ),
        .I1(\ap_CS_fsm[5]_i_4_n_5 ),
        .I2(\ap_CS_fsm[5]_i_5_n_5 ),
        .I3(\ap_CS_fsm[5]_i_6_n_5 ),
        .O(\ap_CS_fsm[5]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ap_CS_fsm[5]_i_3 
       (.I0(rows_reg_340[9]),
        .I1(i_fu_82_reg[9]),
        .I2(rows_reg_340[10]),
        .I3(i_fu_82_reg[10]),
        .O(\ap_CS_fsm[5]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[5]_i_4 
       (.I0(rows_reg_340[4]),
        .I1(i_fu_82_reg[4]),
        .I2(i_fu_82_reg[5]),
        .I3(rows_reg_340[5]),
        .I4(i_fu_82_reg[3]),
        .I5(rows_reg_340[3]),
        .O(\ap_CS_fsm[5]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[5]_i_5 
       (.I0(rows_reg_340[0]),
        .I1(i_fu_82_reg[0]),
        .I2(i_fu_82_reg[1]),
        .I3(rows_reg_340[1]),
        .I4(i_fu_82_reg[2]),
        .I5(rows_reg_340[2]),
        .O(\ap_CS_fsm[5]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[5]_i_6 
       (.I0(rows_reg_340[6]),
        .I1(i_fu_82_reg[6]),
        .I2(i_fu_82_reg[7]),
        .I3(rows_reg_340[7]),
        .I4(i_fu_82_reg[8]),
        .I5(rows_reg_340[8]),
        .O(\ap_CS_fsm[5]_i_6_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_10),
        .Q(\ap_CS_fsm_reg_n_5_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[6] ),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h8F)) 
    ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready_i_1
       (.I0(ap_sync_ready),
        .I1(ap_start),
        .I2(ap_rst_n),
        .O(int_ap_start_reg));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready_i_2
       (.I0(ap_CS_fsm_state5),
        .I1(\ap_CS_fsm[5]_i_2_n_5 ),
        .I2(ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready),
        .O(ap_sync_AXIvideo2MultiBayer_U0_ap_ready));
  FDRE \axi_data_2_fu_78_reg[0] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_6),
        .D(p_1_in[0]),
        .Q(axi_data_2_fu_78[0]),
        .R(1'b0));
  FDRE \axi_data_2_fu_78_reg[1] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_6),
        .D(p_1_in[1]),
        .Q(axi_data_2_fu_78[1]),
        .R(1'b0));
  FDRE \axi_data_2_fu_78_reg[2] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_6),
        .D(p_1_in[2]),
        .Q(axi_data_2_fu_78[2]),
        .R(1'b0));
  FDRE \axi_data_2_fu_78_reg[3] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_6),
        .D(p_1_in[3]),
        .Q(axi_data_2_fu_78[3]),
        .R(1'b0));
  FDRE \axi_data_2_fu_78_reg[4] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_6),
        .D(p_1_in[4]),
        .Q(axi_data_2_fu_78[4]),
        .R(1'b0));
  FDRE \axi_data_2_fu_78_reg[5] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_6),
        .D(p_1_in[5]),
        .Q(axi_data_2_fu_78[5]),
        .R(1'b0));
  FDRE \axi_data_2_fu_78_reg[6] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_6),
        .D(p_1_in[6]),
        .Q(axi_data_2_fu_78[6]),
        .R(1'b0));
  FDRE \axi_data_2_fu_78_reg[7] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_6),
        .D(p_1_in[7]),
        .Q(axi_data_2_fu_78[7]),
        .R(1'b0));
  FDRE \axi_data_2_fu_78_reg[8] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_6),
        .D(p_1_in[8]),
        .Q(axi_data_2_fu_78[8]),
        .R(1'b0));
  FDRE \axi_data_2_fu_78_reg[9] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_6),
        .D(p_1_in[9]),
        .Q(axi_data_2_fu_78[9]),
        .R(1'b0));
  FDRE \axi_last_2_reg_126_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_11),
        .Q(axi_last_2_reg_126),
        .R(1'b0));
  FDRE \axi_last_4_loc_fu_86_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_11),
        .Q(axi_last_4_loc_fu_86),
        .R(1'b0));
  FDRE \cmp10251_reg_353_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(cmp10251_fu_233_p2),
        .Q(cmp10251_reg_353),
        .R(1'b0));
  FDRE \cols_reg_345_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_225_n_15),
        .Q(cols_reg_345[0]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_225_n_5),
        .Q(cols_reg_345[10]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_225_n_14),
        .Q(cols_reg_345[1]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_225_n_13),
        .Q(cols_reg_345[2]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_225_n_12),
        .Q(cols_reg_345[3]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_225_n_11),
        .Q(cols_reg_345[4]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_225_n_10),
        .Q(cols_reg_345[5]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_225_n_9),
        .Q(cols_reg_345[6]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_225_n_8),
        .Q(cols_reg_345[7]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_225_n_7),
        .Q(cols_reg_345[8]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_225_n_6),
        .Q(cols_reg_345[9]),
        .R(1'b0));
  design_1_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184
       (.D(ap_NS_fsm__0[9:8]),
        .E(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_6),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state3}),
        .\ap_CS_fsm_reg[7] (grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_10),
        .ap_clk(ap_clk),
        .ap_loop_init_int(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_loop_init_int_reg(s_axis_video_TVALID_int_regslice),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_4_loc_fu_86(axi_last_4_loc_fu_86),
        .\axi_last_4_reg_99_reg[0]_0 (grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_11),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .select_ln188_reg_380(select_ln188_reg_380));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_10),
        .Q(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136
       (.D({ap_NS_fsm__0[3],ap_NS_fsm}),
        .E(grp_reg_unsigned_short_s_fu_220_ap_ce),
        .Q(s_axis_video_TVALID_int_regslice),
        .\ap_CS_fsm_reg[1] (grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_10),
        .\ap_CS_fsm_reg[2] (grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_6),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_2_reg_126(axi_last_2_reg_126),
        .\axi_last_2_reg_126_reg[0] ({ap_CS_fsm_state10,ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .axi_last_4_loc_fu_86(axi_last_4_loc_fu_86),
        .\axi_last_4_loc_fu_86_reg[0] (grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_11),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .\sof_reg_79_reg[0]_0 (regslice_both_s_axis_video_V_user_V_U_n_5));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_10),
        .Q(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_width grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156
       (.D({grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_10,ap_NS_fsm__0[5]}),
        .E(E),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state6,ap_CS_fsm_state5}),
        .\ap_CS_fsm_reg[4] (grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_12),
        .\ap_CS_fsm_reg[5] (grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_8),
        .\ap_CS_fsm_reg[8] (p_1_in),
        .ap_clk(ap_clk),
        .ap_loop_init_int(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\axi_data_fu_84_reg[9]_0 (\axi_data_fu_84_reg[9] ),
        .\axi_data_fu_84_reg[9]_1 (axi_data_2_fu_78),
        .\axi_data_fu_84_reg[9]_2 ({regslice_both_s_axis_video_V_data_V_U_n_7,regslice_both_s_axis_video_V_data_V_U_n_8,regslice_both_s_axis_video_V_data_V_U_n_9,regslice_both_s_axis_video_V_data_V_U_n_10,regslice_both_s_axis_video_V_data_V_U_n_11,regslice_both_s_axis_video_V_data_V_U_n_12,regslice_both_s_axis_video_V_data_V_U_n_13,regslice_both_s_axis_video_V_data_V_U_n_14,regslice_both_s_axis_video_V_data_V_U_n_15,regslice_both_s_axis_video_V_data_V_U_n_16}),
        .axi_last_2_reg_126(axi_last_2_reg_126),
        .cmp10251_reg_353(cmp10251_reg_353),
        .\data_p1_reg[0] (grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_6),
        .\eol_reg_155[0]_i_2 (\sof_reg_114_reg_n_5_[0] ),
        .\eol_reg_155_reg[0]_0 (grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_9),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg(\ap_CS_fsm[5]_i_2_n_5 ),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .\icmp_ln166_reg_273_reg[0]_0 (s_axis_video_TVALID_int_regslice),
        .imgBayer_full_n(imgBayer_full_n),
        .\j_fu_80[10]_i_4 (cols_reg_345),
        .\mOutPtr_reg[2] (\mOutPtr_reg[2] ),
        .push(push),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .select_ln188_reg_380(select_ln188_reg_380));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_12),
        .Q(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_v_demosaic_0_0_reg_unsigned_short_s grp_reg_unsigned_short_s_fu_220
       (.E(grp_reg_unsigned_short_s_fu_220_ap_ce),
        .Q(d_read_reg_22),
        .ap_clk(ap_clk),
        .\d_read_reg_22_reg[10]_0 (trunc_ln145_reg_330));
  design_1_v_demosaic_0_0_reg_unsigned_short_s_21 grp_reg_unsigned_short_s_fu_225
       (.E(grp_reg_unsigned_short_s_fu_220_ap_ce),
        .Q({grp_reg_unsigned_short_s_fu_225_n_5,grp_reg_unsigned_short_s_fu_225_n_6,grp_reg_unsigned_short_s_fu_225_n_7,grp_reg_unsigned_short_s_fu_225_n_8,grp_reg_unsigned_short_s_fu_225_n_9,grp_reg_unsigned_short_s_fu_225_n_10,grp_reg_unsigned_short_s_fu_225_n_11,grp_reg_unsigned_short_s_fu_225_n_12,grp_reg_unsigned_short_s_fu_225_n_13,grp_reg_unsigned_short_s_fu_225_n_14,grp_reg_unsigned_short_s_fu_225_n_15}),
        .ap_clk(ap_clk),
        .cmp10251_fu_233_p2(cmp10251_fu_233_p2),
        .\d_read_reg_22_reg[10]_0 (trunc_ln146_reg_335),
        .xor_ln188_fu_239_p2(xor_ln188_fu_239_p2));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_82[0]_i_1 
       (.I0(i_fu_82_reg[0]),
        .O(i_4_fu_253_p2[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_82[10]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(\ap_CS_fsm[5]_i_2_n_5 ),
        .O(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_fu_82[10]_i_2 
       (.I0(i_fu_82_reg[10]),
        .I1(i_fu_82_reg[8]),
        .I2(i_fu_82_reg[6]),
        .I3(\i_fu_82[10]_i_3_n_5 ),
        .I4(i_fu_82_reg[7]),
        .I5(i_fu_82_reg[9]),
        .O(i_4_fu_253_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_fu_82[10]_i_3 
       (.I0(i_fu_82_reg[5]),
        .I1(i_fu_82_reg[3]),
        .I2(i_fu_82_reg[0]),
        .I3(i_fu_82_reg[1]),
        .I4(i_fu_82_reg[2]),
        .I5(i_fu_82_reg[4]),
        .O(\i_fu_82[10]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_82[1]_i_1 
       (.I0(i_fu_82_reg[0]),
        .I1(i_fu_82_reg[1]),
        .O(i_4_fu_253_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_fu_82[2]_i_1 
       (.I0(i_fu_82_reg[2]),
        .I1(i_fu_82_reg[1]),
        .I2(i_fu_82_reg[0]),
        .O(i_4_fu_253_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_fu_82[3]_i_1 
       (.I0(i_fu_82_reg[3]),
        .I1(i_fu_82_reg[0]),
        .I2(i_fu_82_reg[1]),
        .I3(i_fu_82_reg[2]),
        .O(i_4_fu_253_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_fu_82[4]_i_1 
       (.I0(i_fu_82_reg[4]),
        .I1(i_fu_82_reg[2]),
        .I2(i_fu_82_reg[1]),
        .I3(i_fu_82_reg[0]),
        .I4(i_fu_82_reg[3]),
        .O(i_4_fu_253_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_fu_82[5]_i_1 
       (.I0(i_fu_82_reg[5]),
        .I1(i_fu_82_reg[3]),
        .I2(i_fu_82_reg[0]),
        .I3(i_fu_82_reg[1]),
        .I4(i_fu_82_reg[2]),
        .I5(i_fu_82_reg[4]),
        .O(i_4_fu_253_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_82[6]_i_1 
       (.I0(i_fu_82_reg[6]),
        .I1(\i_fu_82[10]_i_3_n_5 ),
        .O(i_4_fu_253_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_fu_82[7]_i_1 
       (.I0(i_fu_82_reg[7]),
        .I1(\i_fu_82[10]_i_3_n_5 ),
        .I2(i_fu_82_reg[6]),
        .O(i_4_fu_253_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_fu_82[8]_i_1 
       (.I0(i_fu_82_reg[8]),
        .I1(i_fu_82_reg[6]),
        .I2(\i_fu_82[10]_i_3_n_5 ),
        .I3(i_fu_82_reg[7]),
        .O(i_4_fu_253_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_fu_82[9]_i_1 
       (.I0(i_fu_82_reg[9]),
        .I1(i_fu_82_reg[7]),
        .I2(\i_fu_82[10]_i_3_n_5 ),
        .I3(i_fu_82_reg[6]),
        .I4(i_fu_82_reg[8]),
        .O(i_4_fu_253_p2[9]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_82_reg[0] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0),
        .D(i_4_fu_253_p2[0]),
        .Q(i_fu_82_reg[0]),
        .R(ap_NS_fsm__0[1]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_82_reg[10] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0),
        .D(i_4_fu_253_p2[10]),
        .Q(i_fu_82_reg[10]),
        .R(ap_NS_fsm__0[1]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_82_reg[1] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0),
        .D(i_4_fu_253_p2[1]),
        .Q(i_fu_82_reg[1]),
        .R(ap_NS_fsm__0[1]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_82_reg[2] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0),
        .D(i_4_fu_253_p2[2]),
        .Q(i_fu_82_reg[2]),
        .R(ap_NS_fsm__0[1]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_82_reg[3] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0),
        .D(i_4_fu_253_p2[3]),
        .Q(i_fu_82_reg[3]),
        .R(ap_NS_fsm__0[1]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_82_reg[4] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0),
        .D(i_4_fu_253_p2[4]),
        .Q(i_fu_82_reg[4]),
        .R(ap_NS_fsm__0[1]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_82_reg[5] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0),
        .D(i_4_fu_253_p2[5]),
        .Q(i_fu_82_reg[5]),
        .R(ap_NS_fsm__0[1]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_82_reg[6] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0),
        .D(i_4_fu_253_p2[6]),
        .Q(i_fu_82_reg[6]),
        .R(ap_NS_fsm__0[1]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_82_reg[7] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0),
        .D(i_4_fu_253_p2[7]),
        .Q(i_fu_82_reg[7]),
        .R(ap_NS_fsm__0[1]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_82_reg[8] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0),
        .D(i_4_fu_253_p2[8]),
        .Q(i_fu_82_reg[8]),
        .R(ap_NS_fsm__0[1]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_82_reg[9] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0),
        .D(i_4_fu_253_p2[9]),
        .Q(i_fu_82_reg[9]),
        .R(ap_NS_fsm__0[1]));
  LUT6 #(
    .INIT(64'hF200F200F2F2F200)) 
    int_ap_start_i_2
       (.I0(ap_CS_fsm_state5),
        .I1(\ap_CS_fsm[5]_i_2_n_5 ),
        .I2(ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready),
        .I3(ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready_reg),
        .I4(ap_start),
        .I5(ap_done_reg),
        .O(ap_sync_ready));
  design_1_v_demosaic_0_0_regslice_both regslice_both_s_axis_video_V_data_V_U
       (.Q(s_axis_video_TVALID_int_regslice),
        .ack_in_t_reg_0(ack_in_t_reg),
        .ack_in_t_reg_1(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_8),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[9]_0 ({regslice_both_s_axis_video_V_data_V_U_n_7,regslice_both_s_axis_video_V_data_V_U_n_8,regslice_both_s_axis_video_V_data_V_U_n_9,regslice_both_s_axis_video_V_data_V_U_n_10,regslice_both_s_axis_video_V_data_V_U_n_11,regslice_both_s_axis_video_V_data_V_U_n_12,regslice_both_s_axis_video_V_data_V_U_n_13,regslice_both_s_axis_video_V_data_V_U_n_14,regslice_both_s_axis_video_V_data_V_U_n_15,regslice_both_s_axis_video_V_data_V_U_n_16}),
        .s_axis_video_TDATA(s_axis_video_TDATA),
        .s_axis_video_TVALID(s_axis_video_TVALID));
  design_1_v_demosaic_0_0_regslice_both__parameterized1_22 regslice_both_s_axis_video_V_last_V_U
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[0]_0 (grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_8),
        .s_axis_video_TLAST(s_axis_video_TLAST),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .s_axis_video_TVALID(s_axis_video_TVALID));
  design_1_v_demosaic_0_0_regslice_both__parameterized1_23 regslice_both_s_axis_video_V_user_V_U
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[0]_0 (regslice_both_s_axis_video_V_user_V_U_n_5),
        .\data_p1_reg[0]_1 (grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_8),
        .s_axis_video_TUSER(s_axis_video_TUSER),
        .s_axis_video_TVALID(s_axis_video_TVALID));
  FDRE \rows_reg_340_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[0]),
        .Q(rows_reg_340[0]),
        .R(1'b0));
  FDRE \rows_reg_340_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[10]),
        .Q(rows_reg_340[10]),
        .R(1'b0));
  FDRE \rows_reg_340_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[1]),
        .Q(rows_reg_340[1]),
        .R(1'b0));
  FDRE \rows_reg_340_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[2]),
        .Q(rows_reg_340[2]),
        .R(1'b0));
  FDRE \rows_reg_340_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[3]),
        .Q(rows_reg_340[3]),
        .R(1'b0));
  FDRE \rows_reg_340_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[4]),
        .Q(rows_reg_340[4]),
        .R(1'b0));
  FDRE \rows_reg_340_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[5]),
        .Q(rows_reg_340[5]),
        .R(1'b0));
  FDRE \rows_reg_340_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[6]),
        .Q(rows_reg_340[6]),
        .R(1'b0));
  FDRE \rows_reg_340_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[7]),
        .Q(rows_reg_340[7]),
        .R(1'b0));
  FDRE \rows_reg_340_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[8]),
        .Q(rows_reg_340[8]),
        .R(1'b0));
  FDRE \rows_reg_340_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[9]),
        .Q(rows_reg_340[9]),
        .R(1'b0));
  FDRE \select_ln188_reg_380_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_9),
        .Q(select_ln188_reg_380),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCFCA)) 
    \sof_reg_114[0]_i_1 
       (.I0(\sof_reg_114_reg_n_5_[0] ),
        .I1(and_ln188_reg_369),
        .I2(ap_CS_fsm_state10),
        .I3(ap_CS_fsm_state4),
        .O(\sof_reg_114[0]_i_1_n_5 ));
  FDRE \sof_reg_114_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_reg_114[0]_i_1_n_5 ),
        .Q(\sof_reg_114_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \trunc_ln145_reg_330_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[1]),
        .D(\trunc_ln145_reg_330_reg[10]_0 [0]),
        .Q(trunc_ln145_reg_330[0]),
        .R(1'b0));
  FDRE \trunc_ln145_reg_330_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[1]),
        .D(\trunc_ln145_reg_330_reg[10]_0 [10]),
        .Q(trunc_ln145_reg_330[10]),
        .R(1'b0));
  FDRE \trunc_ln145_reg_330_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[1]),
        .D(\trunc_ln145_reg_330_reg[10]_0 [1]),
        .Q(trunc_ln145_reg_330[1]),
        .R(1'b0));
  FDRE \trunc_ln145_reg_330_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[1]),
        .D(\trunc_ln145_reg_330_reg[10]_0 [2]),
        .Q(trunc_ln145_reg_330[2]),
        .R(1'b0));
  FDRE \trunc_ln145_reg_330_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[1]),
        .D(\trunc_ln145_reg_330_reg[10]_0 [3]),
        .Q(trunc_ln145_reg_330[3]),
        .R(1'b0));
  FDRE \trunc_ln145_reg_330_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[1]),
        .D(\trunc_ln145_reg_330_reg[10]_0 [4]),
        .Q(trunc_ln145_reg_330[4]),
        .R(1'b0));
  FDRE \trunc_ln145_reg_330_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[1]),
        .D(\trunc_ln145_reg_330_reg[10]_0 [5]),
        .Q(trunc_ln145_reg_330[5]),
        .R(1'b0));
  FDRE \trunc_ln145_reg_330_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[1]),
        .D(\trunc_ln145_reg_330_reg[10]_0 [6]),
        .Q(trunc_ln145_reg_330[6]),
        .R(1'b0));
  FDRE \trunc_ln145_reg_330_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[1]),
        .D(\trunc_ln145_reg_330_reg[10]_0 [7]),
        .Q(trunc_ln145_reg_330[7]),
        .R(1'b0));
  FDRE \trunc_ln145_reg_330_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[1]),
        .D(\trunc_ln145_reg_330_reg[10]_0 [8]),
        .Q(trunc_ln145_reg_330[8]),
        .R(1'b0));
  FDRE \trunc_ln145_reg_330_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[1]),
        .D(\trunc_ln145_reg_330_reg[10]_0 [9]),
        .Q(trunc_ln145_reg_330[9]),
        .R(1'b0));
  FDRE \trunc_ln146_reg_335_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[1]),
        .D(\trunc_ln146_reg_335_reg[10]_0 [0]),
        .Q(trunc_ln146_reg_335[0]),
        .R(1'b0));
  FDRE \trunc_ln146_reg_335_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[1]),
        .D(\trunc_ln146_reg_335_reg[10]_0 [10]),
        .Q(trunc_ln146_reg_335[10]),
        .R(1'b0));
  FDRE \trunc_ln146_reg_335_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[1]),
        .D(\trunc_ln146_reg_335_reg[10]_0 [1]),
        .Q(trunc_ln146_reg_335[1]),
        .R(1'b0));
  FDRE \trunc_ln146_reg_335_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[1]),
        .D(\trunc_ln146_reg_335_reg[10]_0 [2]),
        .Q(trunc_ln146_reg_335[2]),
        .R(1'b0));
  FDRE \trunc_ln146_reg_335_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[1]),
        .D(\trunc_ln146_reg_335_reg[10]_0 [3]),
        .Q(trunc_ln146_reg_335[3]),
        .R(1'b0));
  FDRE \trunc_ln146_reg_335_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[1]),
        .D(\trunc_ln146_reg_335_reg[10]_0 [4]),
        .Q(trunc_ln146_reg_335[4]),
        .R(1'b0));
  FDRE \trunc_ln146_reg_335_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[1]),
        .D(\trunc_ln146_reg_335_reg[10]_0 [5]),
        .Q(trunc_ln146_reg_335[5]),
        .R(1'b0));
  FDRE \trunc_ln146_reg_335_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[1]),
        .D(\trunc_ln146_reg_335_reg[10]_0 [6]),
        .Q(trunc_ln146_reg_335[6]),
        .R(1'b0));
  FDRE \trunc_ln146_reg_335_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[1]),
        .D(\trunc_ln146_reg_335_reg[10]_0 [7]),
        .Q(trunc_ln146_reg_335[7]),
        .R(1'b0));
  FDRE \trunc_ln146_reg_335_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[1]),
        .D(\trunc_ln146_reg_335_reg[10]_0 [8]),
        .Q(trunc_ln146_reg_335[8]),
        .R(1'b0));
  FDRE \trunc_ln146_reg_335_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[1]),
        .D(\trunc_ln146_reg_335_reg[10]_0 [9]),
        .Q(trunc_ln146_reg_335[9]),
        .R(1'b0));
  FDRE \xor_ln188_reg_358_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(xor_ln188_fu_239_p2),
        .Q(xor_ln188_reg_358),
        .R(1'b0));
endmodule

module design_1_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol
   (ap_loop_init_int,
    E,
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY,
    D,
    \ap_CS_fsm_reg[7] ,
    \axi_last_4_reg_99_reg[0]_0 ,
    ap_rst_n_inv,
    ap_clk,
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY,
    Q,
    ap_rst_n,
    ap_loop_init_int_reg,
    grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out,
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
    s_axis_video_TLAST_int_regslice,
    select_ln188_reg_380,
    axi_last_4_loc_fu_86);
  output ap_loop_init_int;
  output [0:0]E;
  output grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY;
  output [1:0]D;
  output \ap_CS_fsm_reg[7] ;
  output \axi_last_4_reg_99_reg[0]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY;
  input [2:0]Q;
  input ap_rst_n;
  input [0:0]ap_loop_init_int_reg;
  input grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out;
  input grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg;
  input s_axis_video_TLAST_int_regslice;
  input select_ln188_reg_380;
  input axi_last_4_loc_fu_86;

  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire ap_loop_init_int;
  wire [0:0]ap_loop_init_int_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_4_loc_fu_86;
  wire \axi_last_4_reg_99_reg[0]_0 ;
  wire eol_1_reg_110;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out;
  wire s_axis_video_TLAST_int_regslice;
  wire select_ln188_reg_380;

  FDRE \axi_last_4_reg_99_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_11),
        .Q(eol_1_reg_110),
        .R(1'b0));
  design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_26 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .ap_loop_init_int_reg_0(ap_loop_init_int),
        .ap_loop_init_int_reg_1(ap_loop_init_int_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_4_loc_fu_86(axi_last_4_loc_fu_86),
        .\axi_last_4_reg_99_reg[0] (\axi_last_4_reg_99_reg[0]_0 ),
        .\data_p1_reg[0] (flow_control_loop_pipe_sequential_init_U_n_11),
        .eol_1_reg_110(eol_1_reg_110),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .select_ln188_reg_380(select_ln188_reg_380));
endmodule

module design_1_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start
   (grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY,
    \ap_CS_fsm_reg[2] ,
    D,
    E,
    \ap_CS_fsm_reg[1] ,
    \axi_last_4_loc_fu_86_reg[0] ,
    \sof_reg_79_reg[0]_0 ,
    ap_clk,
    s_axis_video_TLAST_int_regslice,
    ap_rst_n_inv,
    ap_rst_n,
    Q,
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg,
    \axi_last_2_reg_126_reg[0] ,
    axi_last_4_loc_fu_86,
    axi_last_2_reg_126);
  output grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY;
  output \ap_CS_fsm_reg[2] ;
  output [1:0]D;
  output [0:0]E;
  output \ap_CS_fsm_reg[1] ;
  output \axi_last_4_loc_fu_86_reg[0] ;
  input \sof_reg_79_reg[0]_0 ;
  input ap_clk;
  input s_axis_video_TLAST_int_regslice;
  input ap_rst_n_inv;
  input ap_rst_n;
  input [0:0]Q;
  input grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg;
  input [3:0]\axi_last_2_reg_126_reg[0] ;
  input axi_last_4_loc_fu_86;
  input axi_last_2_reg_126;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_2_reg_126;
  wire [3:0]\axi_last_2_reg_126_reg[0] ;
  wire axi_last_4_loc_fu_86;
  wire \axi_last_4_loc_fu_86_reg[0] ;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_axi_last_out;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY;
  wire s_axis_video_TLAST_int_regslice;
  wire sof_reg_79;
  wire \sof_reg_79_reg[0]_0 ;

  LUT5 #(
    .INIT(32'hACAFACA0)) 
    \axi_last_2_reg_126[0]_i_1 
       (.I0(axi_last_4_loc_fu_86),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_axi_last_out),
        .I2(\axi_last_2_reg_126_reg[0] [3]),
        .I3(\axi_last_2_reg_126_reg[0] [2]),
        .I4(axi_last_2_reg_126),
        .O(\axi_last_4_loc_fu_86_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_last_fu_50_reg[0] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY),
        .D(s_axis_video_TLAST_int_regslice),
        .Q(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_axi_last_out),
        .R(1'b0));
  design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_25 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\d_read_reg_22_reg[0] (\axi_last_2_reg_126_reg[0] [2:0]),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY),
        .sof_reg_79(sof_reg_79));
  FDRE \sof_reg_79_reg[0] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY),
        .D(\sof_reg_79_reg[0]_0 ),
        .Q(sof_reg_79),
        .R(1'b0));
endmodule

module design_1_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_width
   (grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out,
    E,
    push,
    \ap_CS_fsm_reg[5] ,
    \eol_reg_155_reg[0]_0 ,
    D,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[8] ,
    \axi_data_fu_84_reg[9]_0 ,
    ap_clk,
    ap_rst_n_inv,
    grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
    ap_rst_n,
    \mOutPtr_reg[2] ,
    Q,
    \data_p1_reg[0] ,
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY,
    \icmp_ln166_reg_273_reg[0]_0 ,
    imgBayer_full_n,
    \axi_data_fu_84_reg[9]_1 ,
    \axi_data_fu_84_reg[9]_2 ,
    axi_last_2_reg_126,
    s_axis_video_TLAST_int_regslice,
    \eol_reg_155[0]_i_2 ,
    \j_fu_80[10]_i_4 ,
    cmp10251_reg_353,
    select_ln188_reg_380,
    grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg,
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
    ap_loop_init_int);
  output grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out;
  output [0:0]E;
  output push;
  output \ap_CS_fsm_reg[5] ;
  output \eol_reg_155_reg[0]_0 ;
  output [1:0]D;
  output \ap_CS_fsm_reg[4] ;
  output [9:0]\ap_CS_fsm_reg[8] ;
  output [9:0]\axi_data_fu_84_reg[9]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg;
  input ap_rst_n;
  input \mOutPtr_reg[2] ;
  input [3:0]Q;
  input \data_p1_reg[0] ;
  input grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY;
  input [0:0]\icmp_ln166_reg_273_reg[0]_0 ;
  input imgBayer_full_n;
  input [9:0]\axi_data_fu_84_reg[9]_1 ;
  input [9:0]\axi_data_fu_84_reg[9]_2 ;
  input axi_last_2_reg_126;
  input s_axis_video_TLAST_int_regslice;
  input \eol_reg_155[0]_i_2 ;
  input [10:0]\j_fu_80[10]_i_4 ;
  input cmp10251_reg_353;
  input select_ln188_reg_380;
  input grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg;
  input grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg;
  input ap_loop_init_int;

  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[5] ;
  wire [9:0]\ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [9:0]\axi_data_fu_84_reg[9]_0 ;
  wire [9:0]\axi_data_fu_84_reg[9]_1 ;
  wire [9:0]\axi_data_fu_84_reg[9]_2 ;
  wire axi_last_2_reg_126;
  wire axi_last_fu_883_out;
  wire \axi_last_fu_88_reg_n_5_[0] ;
  wire cmp10251_reg_353;
  wire \data_p1_reg[0] ;
  wire \eol_reg_155[0]_i_2 ;
  wire \eol_reg_155_reg[0]_0 ;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out;
  wire [0:0]\icmp_ln166_reg_273_reg[0]_0 ;
  wire \icmp_ln166_reg_273_reg_n_5_[0] ;
  wire imgBayer_full_n;
  wire [10:0]j_4_fu_201_p2;
  wire j_fu_80;
  wire [10:0]\j_fu_80[10]_i_4 ;
  wire \j_fu_80_reg_n_5_[0] ;
  wire \j_fu_80_reg_n_5_[10] ;
  wire \j_fu_80_reg_n_5_[1] ;
  wire \j_fu_80_reg_n_5_[2] ;
  wire \j_fu_80_reg_n_5_[3] ;
  wire \j_fu_80_reg_n_5_[4] ;
  wire \j_fu_80_reg_n_5_[5] ;
  wire \j_fu_80_reg_n_5_[6] ;
  wire \j_fu_80_reg_n_5_[7] ;
  wire \j_fu_80_reg_n_5_[8] ;
  wire \j_fu_80_reg_n_5_[9] ;
  wire \mOutPtr_reg[2] ;
  wire [9:0]p_0_in;
  wire push;
  wire s_axis_video_TLAST_int_regslice;
  wire select_ln188_reg_380;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_6),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_2_fu_78[0]_i_1 
       (.I0(Q[3]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .I4(\axi_data_fu_84_reg[9]_2 [0]),
        .I5(\axi_data_fu_84_reg[9]_0 [0]),
        .O(\ap_CS_fsm_reg[8] [0]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_2_fu_78[1]_i_1 
       (.I0(Q[3]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .I4(\axi_data_fu_84_reg[9]_2 [1]),
        .I5(\axi_data_fu_84_reg[9]_0 [1]),
        .O(\ap_CS_fsm_reg[8] [1]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_2_fu_78[2]_i_1 
       (.I0(Q[3]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .I4(\axi_data_fu_84_reg[9]_2 [2]),
        .I5(\axi_data_fu_84_reg[9]_0 [2]),
        .O(\ap_CS_fsm_reg[8] [2]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_2_fu_78[3]_i_1 
       (.I0(Q[3]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .I4(\axi_data_fu_84_reg[9]_2 [3]),
        .I5(\axi_data_fu_84_reg[9]_0 [3]),
        .O(\ap_CS_fsm_reg[8] [3]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_2_fu_78[4]_i_1 
       (.I0(Q[3]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .I4(\axi_data_fu_84_reg[9]_2 [4]),
        .I5(\axi_data_fu_84_reg[9]_0 [4]),
        .O(\ap_CS_fsm_reg[8] [4]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_2_fu_78[5]_i_1 
       (.I0(Q[3]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .I4(\axi_data_fu_84_reg[9]_2 [5]),
        .I5(\axi_data_fu_84_reg[9]_0 [5]),
        .O(\ap_CS_fsm_reg[8] [5]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_2_fu_78[6]_i_1 
       (.I0(Q[3]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .I4(\axi_data_fu_84_reg[9]_2 [6]),
        .I5(\axi_data_fu_84_reg[9]_0 [6]),
        .O(\ap_CS_fsm_reg[8] [6]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_2_fu_78[7]_i_1 
       (.I0(Q[3]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .I4(\axi_data_fu_84_reg[9]_2 [7]),
        .I5(\axi_data_fu_84_reg[9]_0 [7]),
        .O(\ap_CS_fsm_reg[8] [7]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_2_fu_78[8]_i_1 
       (.I0(Q[3]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .I4(\axi_data_fu_84_reg[9]_2 [8]),
        .I5(\axi_data_fu_84_reg[9]_0 [8]),
        .O(\ap_CS_fsm_reg[8] [8]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_2_fu_78[9]_i_2 
       (.I0(Q[3]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .I4(\axi_data_fu_84_reg[9]_2 [9]),
        .I5(\axi_data_fu_84_reg[9]_0 [9]),
        .O(\ap_CS_fsm_reg[8] [9]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_84_reg[0] 
       (.C(ap_clk),
        .CE(axi_last_fu_883_out),
        .D(p_0_in[0]),
        .Q(\axi_data_fu_84_reg[9]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_84_reg[1] 
       (.C(ap_clk),
        .CE(axi_last_fu_883_out),
        .D(p_0_in[1]),
        .Q(\axi_data_fu_84_reg[9]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_84_reg[2] 
       (.C(ap_clk),
        .CE(axi_last_fu_883_out),
        .D(p_0_in[2]),
        .Q(\axi_data_fu_84_reg[9]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_84_reg[3] 
       (.C(ap_clk),
        .CE(axi_last_fu_883_out),
        .D(p_0_in[3]),
        .Q(\axi_data_fu_84_reg[9]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_84_reg[4] 
       (.C(ap_clk),
        .CE(axi_last_fu_883_out),
        .D(p_0_in[4]),
        .Q(\axi_data_fu_84_reg[9]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_84_reg[5] 
       (.C(ap_clk),
        .CE(axi_last_fu_883_out),
        .D(p_0_in[5]),
        .Q(\axi_data_fu_84_reg[9]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_84_reg[6] 
       (.C(ap_clk),
        .CE(axi_last_fu_883_out),
        .D(p_0_in[6]),
        .Q(\axi_data_fu_84_reg[9]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_84_reg[7] 
       (.C(ap_clk),
        .CE(axi_last_fu_883_out),
        .D(p_0_in[7]),
        .Q(\axi_data_fu_84_reg[9]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_84_reg[8] 
       (.C(ap_clk),
        .CE(axi_last_fu_883_out),
        .D(p_0_in[8]),
        .Q(\axi_data_fu_84_reg[9]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_84_reg[9] 
       (.C(ap_clk),
        .CE(axi_last_fu_883_out),
        .D(p_0_in[9]),
        .Q(\axi_data_fu_84_reg[9]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_last_fu_88_reg[0] 
       (.C(ap_clk),
        .CE(axi_last_fu_883_out),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(\axi_last_fu_88_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \eol_reg_155_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_5),
        .Q(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .R(1'b0));
  design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_24 flow_control_loop_pipe_sequential_init_U
       (.D(p_0_in),
        .E(E),
        .Q({Q[3],Q[1:0]}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_10),
        .\SRL_SIG_reg[1][0] (\icmp_ln166_reg_273_reg_n_5_[0] ),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(D),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\axi_data_fu_84_reg[9] (\axi_data_fu_84_reg[9]_1 ),
        .\axi_data_fu_84_reg[9]_0 (\axi_data_fu_84_reg[9]_2 ),
        .axi_last_2_reg_126(axi_last_2_reg_126),
        .\axi_last_2_reg_126_reg[0] (flow_control_loop_pipe_sequential_init_U_n_23),
        .\axi_last_fu_88_reg[0] (flow_control_loop_pipe_sequential_init_U_n_5),
        .\data_p1_reg[0] (\data_p1_reg[0] ),
        .\eol_reg_155[0]_i_2_0 (\eol_reg_155[0]_i_2 ),
        .\eol_reg_155_reg[0] (\axi_last_fu_88_reg_n_5_[0] ),
        .\eol_reg_155_reg[0]_0 (grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .full_n_reg(axi_last_fu_883_out),
        .full_n_reg_0(flow_control_loop_pipe_sequential_init_U_n_37),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_6),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg_0(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg),
        .\icmp_ln166_reg_273_reg[0] (\icmp_ln166_reg_273_reg[0]_0 ),
        .imgBayer_full_n(imgBayer_full_n),
        .\j_fu_80[10]_i_4_0 (\j_fu_80[10]_i_4 ),
        .\j_fu_80_reg[10] (j_4_fu_201_p2),
        .\j_fu_80_reg[10]_0 ({\j_fu_80_reg_n_5_[10] ,\j_fu_80_reg_n_5_[9] ,\j_fu_80_reg_n_5_[8] ,\j_fu_80_reg_n_5_[7] ,\j_fu_80_reg_n_5_[6] ,\j_fu_80_reg_n_5_[5] ,\j_fu_80_reg_n_5_[4] ,\j_fu_80_reg_n_5_[3] ,\j_fu_80_reg_n_5_[2] ,\j_fu_80_reg_n_5_[1] ,\j_fu_80_reg_n_5_[0] }),
        .\j_fu_80_reg[3] (j_fu_80),
        .\mOutPtr_reg[2] (\mOutPtr_reg[2] ),
        .push(push),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice));
  FDRE \icmp_ln166_reg_273_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_37),
        .Q(\icmp_ln166_reg_273_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_80_reg[0] 
       (.C(ap_clk),
        .CE(j_fu_80),
        .D(j_4_fu_201_p2[0]),
        .Q(\j_fu_80_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_80_reg[10] 
       (.C(ap_clk),
        .CE(j_fu_80),
        .D(j_4_fu_201_p2[10]),
        .Q(\j_fu_80_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_80_reg[1] 
       (.C(ap_clk),
        .CE(j_fu_80),
        .D(j_4_fu_201_p2[1]),
        .Q(\j_fu_80_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_80_reg[2] 
       (.C(ap_clk),
        .CE(j_fu_80),
        .D(j_4_fu_201_p2[2]),
        .Q(\j_fu_80_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_80_reg[3] 
       (.C(ap_clk),
        .CE(j_fu_80),
        .D(j_4_fu_201_p2[3]),
        .Q(\j_fu_80_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_80_reg[4] 
       (.C(ap_clk),
        .CE(j_fu_80),
        .D(j_4_fu_201_p2[4]),
        .Q(\j_fu_80_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_80_reg[5] 
       (.C(ap_clk),
        .CE(j_fu_80),
        .D(j_4_fu_201_p2[5]),
        .Q(\j_fu_80_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_80_reg[6] 
       (.C(ap_clk),
        .CE(j_fu_80),
        .D(j_4_fu_201_p2[6]),
        .Q(\j_fu_80_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_80_reg[7] 
       (.C(ap_clk),
        .CE(j_fu_80),
        .D(j_4_fu_201_p2[7]),
        .Q(\j_fu_80_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_80_reg[8] 
       (.C(ap_clk),
        .CE(j_fu_80),
        .D(j_4_fu_201_p2[8]),
        .Q(\j_fu_80_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_80_reg[9] 
       (.C(ap_clk),
        .CE(j_fu_80),
        .D(j_4_fu_201_p2[9]),
        .Q(\j_fu_80_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln188_reg_380[0]_i_1 
       (.I0(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .I1(cmp10251_reg_353),
        .I2(axi_last_2_reg_126),
        .I3(Q[2]),
        .I4(select_ln188_reg_380),
        .O(\eol_reg_155_reg[0]_0 ));
endmodule

module design_1_v_demosaic_0_0_Block_entry_split_proc
   (ap_done_reg,
    ap_return_preg,
    ap_done_reg_reg_0,
    ap_clk,
    ap_rst_n_inv,
    \ap_return_preg_reg[15]_0 ,
    Q);
  output ap_done_reg;
  output [15:0]ap_return_preg;
  input ap_done_reg_reg_0;
  input ap_clk;
  input ap_rst_n_inv;
  input \ap_return_preg_reg[15]_0 ;
  input [15:0]Q;

  wire [15:0]Q;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg_0;
  wire [15:0]ap_return_preg;
  wire \ap_return_preg_reg[15]_0 ;
  wire ap_rst_n_inv;

  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0),
        .Q(ap_done_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[15]_0 ),
        .D(Q[0]),
        .Q(ap_return_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[10] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[15]_0 ),
        .D(Q[10]),
        .Q(ap_return_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[11] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[15]_0 ),
        .D(Q[11]),
        .Q(ap_return_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[12] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[15]_0 ),
        .D(Q[12]),
        .Q(ap_return_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[13] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[15]_0 ),
        .D(Q[13]),
        .Q(ap_return_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[14] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[15]_0 ),
        .D(Q[14]),
        .Q(ap_return_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[15] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[15]_0 ),
        .D(Q[15]),
        .Q(ap_return_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[15]_0 ),
        .D(Q[1]),
        .Q(ap_return_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[15]_0 ),
        .D(Q[2]),
        .Q(ap_return_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[15]_0 ),
        .D(Q[3]),
        .Q(ap_return_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[15]_0 ),
        .D(Q[4]),
        .Q(ap_return_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[15]_0 ),
        .D(Q[5]),
        .Q(ap_return_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[15]_0 ),
        .D(Q[6]),
        .Q(ap_return_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[15]_0 ),
        .D(Q[7]),
        .Q(ap_return_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[8] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[15]_0 ),
        .D(Q[8]),
        .Q(ap_return_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[9] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[15]_0 ),
        .D(Q[9]),
        .Q(ap_return_preg[9]),
        .R(ap_rst_n_inv));
endmodule

module design_1_v_demosaic_0_0_CTRL_s_axi
   (interrupt,
    S,
    Q,
    \int_width_reg[11]_0 ,
    \int_height_reg[15]_0 ,
    D,
    \int_width_reg[10]_0 ,
    CO,
    \int_width_reg[1]_0 ,
    \int_height_reg[1]_0 ,
    \int_height_reg[8]_0 ,
    \int_height_reg[10]_0 ,
    \int_height_reg[8]_1 ,
    \int_height_reg[15]_1 ,
    \int_width_reg[15]_0 ,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_CTRL_RVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    s_axi_CTRL_BVALID,
    int_ap_start_reg_0,
    ap_start,
    \int_bayer_phase_reg[15]_0 ,
    \int_bayer_phase_reg[15]_1 ,
    ap_sync_Block_entry_split_proc_U0_ap_ready,
    ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg,
    \int_height_reg[0]_0 ,
    \int_height_reg[15]_2 ,
    \ap_CS_fsm_reg[0] ,
    \FSM_onehot_wstate_reg[1]_0 ,
    \int_width_reg[15]_1 ,
    s_axi_CTRL_RDATA,
    \int_width_reg[8]_0 ,
    ap_rst_n_inv,
    ap_clk,
    ap_idle,
    \cmp59_i_reg_545_reg[0] ,
    DI,
    \cmp59_i_reg_545_reg[0]_0 ,
    \cmp59_i_reg_465_reg[0] ,
    \loopHeight_reg_536_reg[16] ,
    \loopWidth_reg_541_reg[16] ,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_BREADY,
    ap_done_reg_reg,
    ap_done_reg,
    ap_rst_n,
    Block_entry_split_proc_U0_ap_continue,
    ap_return_preg,
    \ap_CS_fsm[2]_i_2__1 ,
    \icmp_ln228_reg_199_reg[0] ,
    MultiPixStream2AXIvideo_U0_ap_start,
    \icmp_ln228_reg_199_reg[0]_0 ,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_WDATA,
    ap_sync_ready,
    \int_isr_reg[0]_0 ,
    s_axi_CTRL_AWADDR);
  output interrupt;
  output [7:0]S;
  output [15:0]Q;
  output [2:0]\int_width_reg[11]_0 ;
  output [15:0]\int_height_reg[15]_0 ;
  output [10:0]D;
  output [10:0]\int_width_reg[10]_0 ;
  output [0:0]CO;
  output [0:0]\int_width_reg[1]_0 ;
  output [0:0]\int_height_reg[1]_0 ;
  output [4:0]\int_height_reg[8]_0 ;
  output [5:0]\int_height_reg[10]_0 ;
  output [8:0]\int_height_reg[8]_1 ;
  output [0:0]\int_height_reg[15]_1 ;
  output [0:0]\int_width_reg[15]_0 ;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output s_axi_CTRL_RVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output s_axi_CTRL_BVALID;
  output int_ap_start_reg_0;
  output ap_start;
  output [15:0]\int_bayer_phase_reg[15]_0 ;
  output [15:0]\int_bayer_phase_reg[15]_1 ;
  output ap_sync_Block_entry_split_proc_U0_ap_ready;
  output ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg;
  output \int_height_reg[0]_0 ;
  output \int_height_reg[15]_2 ;
  output \ap_CS_fsm_reg[0] ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output [15:0]\int_width_reg[15]_1 ;
  output [15:0]s_axi_CTRL_RDATA;
  output [8:0]\int_width_reg[8]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_idle;
  input [10:0]\cmp59_i_reg_545_reg[0] ;
  input [4:0]DI;
  input [0:0]\cmp59_i_reg_545_reg[0]_0 ;
  input [10:0]\cmp59_i_reg_465_reg[0] ;
  input [0:0]\loopHeight_reg_536_reg[16] ;
  input [0:0]\loopWidth_reg_541_reg[16] ;
  input [5:0]s_axi_CTRL_ARADDR;
  input s_axi_CTRL_ARVALID;
  input s_axi_CTRL_RREADY;
  input [1:0]s_axi_CTRL_WSTRB;
  input s_axi_CTRL_WVALID;
  input s_axi_CTRL_BREADY;
  input ap_done_reg_reg;
  input ap_done_reg;
  input ap_rst_n;
  input Block_entry_split_proc_U0_ap_continue;
  input [15:0]ap_return_preg;
  input [3:0]\ap_CS_fsm[2]_i_2__1 ;
  input [0:0]\icmp_ln228_reg_199_reg[0] ;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input \icmp_ln228_reg_199_reg[0]_0 ;
  input s_axi_CTRL_AWVALID;
  input [15:0]s_axi_CTRL_WDATA;
  input ap_sync_ready;
  input \int_isr_reg[0]_0 ;
  input [3:0]s_axi_CTRL_AWADDR;

  wire Block_entry_split_proc_U0_ap_continue;
  wire [0:0]CO;
  wire [10:0]D;
  wire [4:0]DI;
  wire \FSM_onehot_rstate[1]_i_1_n_5 ;
  wire \FSM_onehot_rstate[2]_i_1_n_5 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_2_n_5 ;
  wire \FSM_onehot_wstate[2]_i_1_n_5 ;
  wire \FSM_onehot_wstate[3]_i_1_n_5 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [15:0]Q;
  wire [7:0]S;
  wire [3:0]\ap_CS_fsm[2]_i_2__1 ;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg;
  wire ap_idle;
  wire [15:0]ap_return_preg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_Block_entry_split_proc_U0_ap_ready;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg;
  wire ar_hs;
  wire auto_restart_status_i_1_n_5;
  wire auto_restart_status_reg_n_5;
  wire [10:0]\cmp59_i_reg_465_reg[0] ;
  wire \cmp59_i_reg_545[0]_i_10_n_5 ;
  wire \cmp59_i_reg_545[0]_i_11_n_5 ;
  wire \cmp59_i_reg_545[0]_i_12_n_5 ;
  wire \cmp59_i_reg_545[0]_i_13_n_5 ;
  wire \cmp59_i_reg_545[0]_i_2_n_5 ;
  wire \cmp59_i_reg_545[0]_i_9_n_5 ;
  wire [10:0]\cmp59_i_reg_545_reg[0] ;
  wire [0:0]\cmp59_i_reg_545_reg[0]_0 ;
  wire \cmp59_i_reg_545_reg[0]_i_1_n_10 ;
  wire \cmp59_i_reg_545_reg[0]_i_1_n_11 ;
  wire \cmp59_i_reg_545_reg[0]_i_1_n_12 ;
  wire \cmp59_i_reg_545_reg[0]_i_1_n_8 ;
  wire \cmp59_i_reg_545_reg[0]_i_1_n_9 ;
  wire \icmp_ln228_reg_199[0]_i_2_n_5 ;
  wire \icmp_ln228_reg_199[0]_i_3_n_5 ;
  wire \icmp_ln228_reg_199[0]_i_4_n_5 ;
  wire [0:0]\icmp_ln228_reg_199_reg[0] ;
  wire \icmp_ln228_reg_199_reg[0]_0 ;
  wire int_ap_ready__0;
  wire int_ap_ready_i_1_n_5;
  wire int_ap_start1;
  wire int_ap_start_i_1_n_5;
  wire int_ap_start_reg_0;
  wire int_auto_restart_i_1_n_5;
  wire int_auto_restart_i_2_n_5;
  wire [15:0]int_bayer_phase0;
  wire \int_bayer_phase[15]_i_1_n_5 ;
  wire [15:0]\int_bayer_phase_reg[15]_0 ;
  wire [15:0]\int_bayer_phase_reg[15]_1 ;
  wire int_gie_i_1_n_5;
  wire int_gie_reg_n_5;
  wire [15:0]int_height0;
  wire \int_height[15]_i_1_n_5 ;
  wire \int_height_reg[0]_0 ;
  wire [5:0]\int_height_reg[10]_0 ;
  wire [15:0]\int_height_reg[15]_0 ;
  wire [0:0]\int_height_reg[15]_1 ;
  wire \int_height_reg[15]_2 ;
  wire [0:0]\int_height_reg[1]_0 ;
  wire [4:0]\int_height_reg[8]_0 ;
  wire [8:0]\int_height_reg[8]_1 ;
  wire int_ier10_out;
  wire \int_ier[1]_i_2_n_5 ;
  wire \int_ier_reg_n_5_[0] ;
  wire int_interrupt0;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_5 ;
  wire \int_isr[1]_i_1_n_5 ;
  wire \int_isr_reg[0]_0 ;
  wire \int_isr_reg_n_5_[0] ;
  wire \int_isr_reg_n_5_[1] ;
  wire int_task_ap_done__0;
  wire int_task_ap_done_i_1_n_5;
  wire int_task_ap_done_i_2_n_5;
  wire int_task_ap_done_i_3_n_5;
  wire [15:0]int_width0;
  wire \int_width[15]_i_1_n_5 ;
  wire [10:0]\int_width_reg[10]_0 ;
  wire [2:0]\int_width_reg[11]_0 ;
  wire [0:0]\int_width_reg[15]_0 ;
  wire [15:0]\int_width_reg[15]_1 ;
  wire [0:0]\int_width_reg[1]_0 ;
  wire [8:0]\int_width_reg[8]_0 ;
  wire interrupt;
  wire \loopHeight_reg_377[10]_i_3_n_5 ;
  wire \loopHeight_reg_377[6]_i_2_n_5 ;
  wire \loopHeight_reg_441[10]_i_3_n_5 ;
  wire [0:0]\loopHeight_reg_536_reg[16] ;
  wire \loopWidth_reg_281_reg[16]_i_2_n_10 ;
  wire \loopWidth_reg_281_reg[16]_i_2_n_11 ;
  wire \loopWidth_reg_281_reg[16]_i_2_n_12 ;
  wire \loopWidth_reg_281_reg[16]_i_2_n_7 ;
  wire \loopWidth_reg_281_reg[16]_i_2_n_8 ;
  wire \loopWidth_reg_281_reg[16]_i_2_n_9 ;
  wire \loopWidth_reg_281_reg[8]_i_1_n_10 ;
  wire \loopWidth_reg_281_reg[8]_i_1_n_11 ;
  wire \loopWidth_reg_281_reg[8]_i_1_n_12 ;
  wire \loopWidth_reg_281_reg[8]_i_1_n_5 ;
  wire \loopWidth_reg_281_reg[8]_i_1_n_6 ;
  wire \loopWidth_reg_281_reg[8]_i_1_n_7 ;
  wire \loopWidth_reg_281_reg[8]_i_1_n_8 ;
  wire \loopWidth_reg_281_reg[8]_i_1_n_9 ;
  wire \loopWidth_reg_382[10]_i_2_n_5 ;
  wire \loopWidth_reg_382[6]_i_2_n_5 ;
  wire \loopWidth_reg_446[10]_i_2_n_5 ;
  wire \loopWidth_reg_446[9]_i_2_n_5 ;
  wire [0:0]\loopWidth_reg_541_reg[16] ;
  wire p_0_in;
  wire [7:2]p_3_in;
  wire [9:0]rdata;
  wire \rdata[0]_i_2_n_5 ;
  wire \rdata[0]_i_3_n_5 ;
  wire \rdata[10]_i_1_n_5 ;
  wire \rdata[11]_i_1_n_5 ;
  wire \rdata[12]_i_1_n_5 ;
  wire \rdata[13]_i_1_n_5 ;
  wire \rdata[14]_i_1_n_5 ;
  wire \rdata[15]_i_1_n_5 ;
  wire \rdata[15]_i_3_n_5 ;
  wire \rdata[15]_i_4_n_5 ;
  wire \rdata[15]_i_5_n_5 ;
  wire \rdata[1]_i_2_n_5 ;
  wire \rdata[1]_i_3_n_5 ;
  wire \rdata[2]_i_2_n_5 ;
  wire \rdata[3]_i_2_n_5 ;
  wire \rdata[4]_i_1_n_5 ;
  wire \rdata[5]_i_1_n_5 ;
  wire \rdata[6]_i_1_n_5 ;
  wire \rdata[7]_i_2_n_5 ;
  wire \rdata[8]_i_1_n_5 ;
  wire \rdata[9]_i_2_n_5 ;
  wire \rdata[9]_i_3_n_5 ;
  wire [5:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARVALID;
  wire [3:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [15:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [15:0]s_axi_CTRL_WDATA;
  wire [1:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire waddr;
  wire \waddr_reg_n_5_[2] ;
  wire \waddr_reg_n_5_[3] ;
  wire \waddr_reg_n_5_[4] ;
  wire \waddr_reg_n_5_[5] ;
  wire [7:6]\NLW_cmp59_i_reg_545_reg[0]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_cmp59_i_reg_545_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:1]\NLW_loopHeight_reg_536_reg[16]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_loopHeight_reg_536_reg[16]_i_2_O_UNCONNECTED ;
  wire [6:6]\NLW_loopWidth_reg_281_reg[16]_i_2_CO_UNCONNECTED ;
  wire [7:7]\NLW_loopWidth_reg_281_reg[16]_i_2_O_UNCONNECTED ;
  wire [7:1]\NLW_loopWidth_reg_541_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_loopWidth_reg_541_reg[16]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h8BFB)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_CTRL_RREADY),
        .I1(s_axi_CTRL_RVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_CTRL_ARVALID),
        .O(\FSM_onehot_rstate[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_CTRL_RREADY),
        .I3(s_axi_CTRL_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_5 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_5 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_5 ),
        .Q(s_axi_CTRL_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hBA30BA3F)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(s_axi_CTRL_BREADY),
        .I1(s_axi_CTRL_AWVALID),
        .I2(\FSM_onehot_wstate_reg[1]_0 ),
        .I3(s_axi_CTRL_BVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[1]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_CTRL_AWVALID),
        .I2(s_axi_CTRL_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_CTRL_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_CTRL_BREADY),
        .I3(s_axi_CTRL_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_5 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_5 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_5 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_5 ),
        .Q(s_axi_CTRL_BVALID),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(\int_bayer_phase_reg[15]_1 [0]),
        .I1(ap_done_reg_reg),
        .I2(ap_start),
        .I3(ap_done_reg),
        .I4(ap_return_preg[0]),
        .O(\int_bayer_phase_reg[15]_0 [0]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG[0][10]_i_1 
       (.I0(\int_bayer_phase_reg[15]_1 [10]),
        .I1(ap_done_reg_reg),
        .I2(ap_start),
        .I3(ap_done_reg),
        .I4(ap_return_preg[10]),
        .O(\int_bayer_phase_reg[15]_0 [10]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG[0][11]_i_1 
       (.I0(\int_bayer_phase_reg[15]_1 [11]),
        .I1(ap_done_reg_reg),
        .I2(ap_start),
        .I3(ap_done_reg),
        .I4(ap_return_preg[11]),
        .O(\int_bayer_phase_reg[15]_0 [11]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG[0][12]_i_1 
       (.I0(\int_bayer_phase_reg[15]_1 [12]),
        .I1(ap_done_reg_reg),
        .I2(ap_start),
        .I3(ap_done_reg),
        .I4(ap_return_preg[12]),
        .O(\int_bayer_phase_reg[15]_0 [12]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG[0][13]_i_1 
       (.I0(\int_bayer_phase_reg[15]_1 [13]),
        .I1(ap_done_reg_reg),
        .I2(ap_start),
        .I3(ap_done_reg),
        .I4(ap_return_preg[13]),
        .O(\int_bayer_phase_reg[15]_0 [13]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG[0][14]_i_1 
       (.I0(\int_bayer_phase_reg[15]_1 [14]),
        .I1(ap_done_reg_reg),
        .I2(ap_start),
        .I3(ap_done_reg),
        .I4(ap_return_preg[14]),
        .O(\int_bayer_phase_reg[15]_0 [14]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG[0][15]_i_2 
       (.I0(\int_bayer_phase_reg[15]_1 [15]),
        .I1(ap_done_reg_reg),
        .I2(ap_start),
        .I3(ap_done_reg),
        .I4(ap_return_preg[15]),
        .O(\int_bayer_phase_reg[15]_0 [15]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(\int_bayer_phase_reg[15]_1 [1]),
        .I1(ap_done_reg_reg),
        .I2(ap_start),
        .I3(ap_done_reg),
        .I4(ap_return_preg[1]),
        .O(\int_bayer_phase_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(\int_bayer_phase_reg[15]_1 [2]),
        .I1(ap_done_reg_reg),
        .I2(ap_start),
        .I3(ap_done_reg),
        .I4(ap_return_preg[2]),
        .O(\int_bayer_phase_reg[15]_0 [2]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(\int_bayer_phase_reg[15]_1 [3]),
        .I1(ap_done_reg_reg),
        .I2(ap_start),
        .I3(ap_done_reg),
        .I4(ap_return_preg[3]),
        .O(\int_bayer_phase_reg[15]_0 [3]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(\int_bayer_phase_reg[15]_1 [4]),
        .I1(ap_done_reg_reg),
        .I2(ap_start),
        .I3(ap_done_reg),
        .I4(ap_return_preg[4]),
        .O(\int_bayer_phase_reg[15]_0 [4]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(\int_bayer_phase_reg[15]_1 [5]),
        .I1(ap_done_reg_reg),
        .I2(ap_start),
        .I3(ap_done_reg),
        .I4(ap_return_preg[5]),
        .O(\int_bayer_phase_reg[15]_0 [5]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(\int_bayer_phase_reg[15]_1 [6]),
        .I1(ap_done_reg_reg),
        .I2(ap_start),
        .I3(ap_done_reg),
        .I4(ap_return_preg[6]),
        .O(\int_bayer_phase_reg[15]_0 [6]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(\int_bayer_phase_reg[15]_1 [7]),
        .I1(ap_done_reg_reg),
        .I2(ap_start),
        .I3(ap_done_reg),
        .I4(ap_return_preg[7]),
        .O(\int_bayer_phase_reg[15]_0 [7]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG[0][8]_i_1__0 
       (.I0(\int_bayer_phase_reg[15]_1 [8]),
        .I1(ap_done_reg_reg),
        .I2(ap_start),
        .I3(ap_done_reg),
        .I4(ap_return_preg[8]),
        .O(\int_bayer_phase_reg[15]_0 [8]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG[0][9]_i_1__0 
       (.I0(\int_bayer_phase_reg[15]_1 [9]),
        .I1(ap_done_reg_reg),
        .I2(ap_start),
        .I3(ap_done_reg),
        .I4(ap_return_preg[9]),
        .O(\int_bayer_phase_reg[15]_0 [9]));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[2]_i_5__1 
       (.I0(\int_height_reg[15]_0 [0]),
        .I1(\ap_CS_fsm[2]_i_2__1 [0]),
        .I2(\int_height_reg[15]_0 [1]),
        .I3(\ap_CS_fsm[2]_i_2__1 [1]),
        .I4(\int_height_reg[15]_0 [2]),
        .I5(\ap_CS_fsm[2]_i_2__1 [2]),
        .O(\int_height_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ap_CS_fsm[2]_i_7 
       (.I0(\int_height_reg[15]_0 [15]),
        .I1(\ap_CS_fsm[2]_i_2__1 [3]),
        .O(\int_height_reg[15]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h0000F200)) 
    ap_done_reg_i_1
       (.I0(ap_start),
        .I1(ap_done_reg_reg),
        .I2(ap_done_reg),
        .I3(ap_rst_n),
        .I4(Block_entry_split_proc_U0_ap_continue),
        .O(int_ap_start_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ap_return_preg[15]_i_1 
       (.I0(ap_done_reg_reg),
        .I1(ap_start),
        .I2(ap_done_reg),
        .O(ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    ap_sync_reg_Block_entry_split_proc_U0_ap_ready_i_1
       (.I0(ap_done_reg_reg),
        .I1(ap_start),
        .I2(ap_done_reg),
        .O(ap_sync_Block_entry_split_proc_U0_ap_ready));
  LUT3 #(
    .INIT(8'hBA)) 
    auto_restart_status_i_1
       (.I0(p_3_in[7]),
        .I1(ap_idle),
        .I2(auto_restart_status_reg_n_5),
        .O(auto_restart_status_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_5),
        .Q(auto_restart_status_reg_n_5),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    cmp59_i_fu_272_p2_carry_i_1
       (.I0(\int_height_reg[15]_0 [10]),
        .I1(\cmp59_i_reg_465_reg[0] [10]),
        .O(\int_height_reg[10]_0 [5]));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp59_i_fu_272_p2_carry_i_10
       (.I0(\int_height_reg[15]_0 [4]),
        .I1(\cmp59_i_reg_465_reg[0] [4]),
        .I2(\int_height_reg[15]_0 [5]),
        .I3(\cmp59_i_reg_465_reg[0] [5]),
        .O(\int_height_reg[8]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp59_i_fu_272_p2_carry_i_11
       (.I0(\int_height_reg[15]_0 [2]),
        .I1(\cmp59_i_reg_465_reg[0] [2]),
        .I2(\int_height_reg[15]_0 [3]),
        .I3(\cmp59_i_reg_465_reg[0] [3]),
        .O(\int_height_reg[8]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp59_i_fu_272_p2_carry_i_12
       (.I0(\int_height_reg[15]_0 [0]),
        .I1(\cmp59_i_reg_465_reg[0] [0]),
        .I2(\int_height_reg[15]_0 [1]),
        .I3(\cmp59_i_reg_465_reg[0] [1]),
        .O(\int_height_reg[8]_0 [0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp59_i_fu_272_p2_carry_i_2
       (.I0(\int_height_reg[15]_0 [8]),
        .I1(\cmp59_i_reg_465_reg[0] [8]),
        .I2(\cmp59_i_reg_465_reg[0] [9]),
        .I3(\int_height_reg[15]_0 [9]),
        .O(\int_height_reg[10]_0 [4]));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp59_i_fu_272_p2_carry_i_3
       (.I0(\int_height_reg[15]_0 [6]),
        .I1(\cmp59_i_reg_465_reg[0] [6]),
        .I2(\cmp59_i_reg_465_reg[0] [7]),
        .I3(\int_height_reg[15]_0 [7]),
        .O(\int_height_reg[10]_0 [3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp59_i_fu_272_p2_carry_i_4
       (.I0(\int_height_reg[15]_0 [4]),
        .I1(\cmp59_i_reg_465_reg[0] [4]),
        .I2(\cmp59_i_reg_465_reg[0] [5]),
        .I3(\int_height_reg[15]_0 [5]),
        .O(\int_height_reg[10]_0 [2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp59_i_fu_272_p2_carry_i_5
       (.I0(\int_height_reg[15]_0 [2]),
        .I1(\cmp59_i_reg_465_reg[0] [2]),
        .I2(\cmp59_i_reg_465_reg[0] [3]),
        .I3(\int_height_reg[15]_0 [3]),
        .O(\int_height_reg[10]_0 [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp59_i_fu_272_p2_carry_i_6
       (.I0(\int_height_reg[15]_0 [0]),
        .I1(\cmp59_i_reg_465_reg[0] [0]),
        .I2(\cmp59_i_reg_465_reg[0] [1]),
        .I3(\int_height_reg[15]_0 [1]),
        .O(\int_height_reg[10]_0 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp59_i_fu_272_p2_carry_i_8
       (.I0(\int_height_reg[15]_0 [8]),
        .I1(\cmp59_i_reg_465_reg[0] [8]),
        .I2(\int_height_reg[15]_0 [9]),
        .I3(\cmp59_i_reg_465_reg[0] [9]),
        .O(\int_height_reg[8]_0 [4]));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp59_i_fu_272_p2_carry_i_9
       (.I0(\int_height_reg[15]_0 [6]),
        .I1(\cmp59_i_reg_465_reg[0] [6]),
        .I2(\int_height_reg[15]_0 [7]),
        .I3(\cmp59_i_reg_465_reg[0] [7]),
        .O(\int_height_reg[8]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp59_i_reg_545[0]_i_10 
       (.I0(\int_height_reg[15]_0 [7]),
        .I1(\cmp59_i_reg_545_reg[0] [7]),
        .I2(\int_height_reg[15]_0 [6]),
        .I3(\cmp59_i_reg_545_reg[0] [6]),
        .O(\cmp59_i_reg_545[0]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp59_i_reg_545[0]_i_11 
       (.I0(\int_height_reg[15]_0 [5]),
        .I1(\cmp59_i_reg_545_reg[0] [5]),
        .I2(\int_height_reg[15]_0 [4]),
        .I3(\cmp59_i_reg_545_reg[0] [4]),
        .O(\cmp59_i_reg_545[0]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp59_i_reg_545[0]_i_12 
       (.I0(\int_height_reg[15]_0 [3]),
        .I1(\cmp59_i_reg_545_reg[0] [3]),
        .I2(\int_height_reg[15]_0 [2]),
        .I3(\cmp59_i_reg_545_reg[0] [2]),
        .O(\cmp59_i_reg_545[0]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp59_i_reg_545[0]_i_13 
       (.I0(\int_height_reg[15]_0 [1]),
        .I1(\cmp59_i_reg_545_reg[0] [1]),
        .I2(\int_height_reg[15]_0 [0]),
        .I3(\cmp59_i_reg_545_reg[0] [0]),
        .O(\cmp59_i_reg_545[0]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cmp59_i_reg_545[0]_i_2 
       (.I0(\int_height_reg[15]_0 [10]),
        .I1(\cmp59_i_reg_545_reg[0] [10]),
        .O(\cmp59_i_reg_545[0]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp59_i_reg_545[0]_i_9 
       (.I0(\int_height_reg[15]_0 [9]),
        .I1(\cmp59_i_reg_545_reg[0] [9]),
        .I2(\int_height_reg[15]_0 [8]),
        .I3(\cmp59_i_reg_545_reg[0] [8]),
        .O(\cmp59_i_reg_545[0]_i_9_n_5 ));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 \cmp59_i_reg_545_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_cmp59_i_reg_545_reg[0]_i_1_CO_UNCONNECTED [7:6],CO,\cmp59_i_reg_545_reg[0]_i_1_n_8 ,\cmp59_i_reg_545_reg[0]_i_1_n_9 ,\cmp59_i_reg_545_reg[0]_i_1_n_10 ,\cmp59_i_reg_545_reg[0]_i_1_n_11 ,\cmp59_i_reg_545_reg[0]_i_1_n_12 }),
        .DI({1'b0,1'b0,\cmp59_i_reg_545[0]_i_2_n_5 ,DI}),
        .O(\NLW_cmp59_i_reg_545_reg[0]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,\cmp59_i_reg_545_reg[0]_0 ,\cmp59_i_reg_545[0]_i_9_n_5 ,\cmp59_i_reg_545[0]_i_10_n_5 ,\cmp59_i_reg_545[0]_i_11_n_5 ,\cmp59_i_reg_545[0]_i_12_n_5 ,\cmp59_i_reg_545[0]_i_13_n_5 }));
  LUT6 #(
    .INIT(64'h707070FF70707070)) 
    \icmp_ln228_reg_199[0]_i_1 
       (.I0(\icmp_ln228_reg_199_reg[0] ),
        .I1(MultiPixStream2AXIvideo_U0_ap_start),
        .I2(\icmp_ln228_reg_199_reg[0]_0 ),
        .I3(\icmp_ln228_reg_199[0]_i_2_n_5 ),
        .I4(\icmp_ln228_reg_199[0]_i_3_n_5 ),
        .I5(\icmp_ln228_reg_199[0]_i_4_n_5 ),
        .O(\ap_CS_fsm_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \icmp_ln228_reg_199[0]_i_2 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(Q[3]),
        .O(\icmp_ln228_reg_199[0]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln228_reg_199[0]_i_3 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[10]),
        .I3(Q[7]),
        .O(\icmp_ln228_reg_199[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \icmp_ln228_reg_199[0]_i_4 
       (.I0(MultiPixStream2AXIvideo_U0_ap_start),
        .I1(\icmp_ln228_reg_199_reg[0] ),
        .I2(Q[0]),
        .I3(Q[9]),
        .I4(Q[1]),
        .I5(Q[5]),
        .O(\icmp_ln228_reg_199[0]_i_4_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_3_in[2]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h7530)) 
    int_ap_ready_i_1
       (.I0(int_task_ap_done_i_2_n_5),
        .I1(p_3_in[7]),
        .I2(ap_sync_ready),
        .I3(int_ap_ready__0),
        .O(int_ap_ready_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_5),
        .Q(int_ap_ready__0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBBBF888)) 
    int_ap_start_i_1
       (.I0(p_3_in[7]),
        .I1(ap_sync_ready),
        .I2(int_ap_start1),
        .I3(s_axi_CTRL_WDATA[0]),
        .I4(ap_start),
        .O(int_ap_start_i_1_n_5));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    int_ap_start_i_3
       (.I0(\waddr_reg_n_5_[5] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\int_ier[1]_i_2_n_5 ),
        .I3(\waddr_reg_n_5_[3] ),
        .I4(\waddr_reg_n_5_[2] ),
        .I5(s_axi_CTRL_WSTRB[0]),
        .O(int_ap_start1));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_5),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    int_auto_restart_i_1
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(int_auto_restart_i_2_n_5),
        .I2(\waddr_reg_n_5_[2] ),
        .I3(s_axi_CTRL_WSTRB[0]),
        .I4(p_3_in[7]),
        .O(int_auto_restart_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    int_auto_restart_i_2
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(s_axi_CTRL_WVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\waddr_reg_n_5_[4] ),
        .I4(\waddr_reg_n_5_[5] ),
        .O(int_auto_restart_i_2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_5),
        .Q(p_3_in[7]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bayer_phase[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bayer_phase_reg[15]_1 [0]),
        .O(int_bayer_phase0[0]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bayer_phase[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bayer_phase_reg[15]_1 [10]),
        .O(int_bayer_phase0[10]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bayer_phase[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bayer_phase_reg[15]_1 [11]),
        .O(int_bayer_phase0[11]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bayer_phase[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bayer_phase_reg[15]_1 [12]),
        .O(int_bayer_phase0[12]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bayer_phase[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bayer_phase_reg[15]_1 [13]),
        .O(int_bayer_phase0[13]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bayer_phase[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bayer_phase_reg[15]_1 [14]),
        .O(int_bayer_phase0[14]));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \int_bayer_phase[15]_i_1 
       (.I0(\waddr_reg_n_5_[4] ),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_CTRL_WVALID),
        .I3(\waddr_reg_n_5_[3] ),
        .I4(\waddr_reg_n_5_[2] ),
        .I5(\waddr_reg_n_5_[5] ),
        .O(\int_bayer_phase[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bayer_phase[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bayer_phase_reg[15]_1 [15]),
        .O(int_bayer_phase0[15]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bayer_phase[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bayer_phase_reg[15]_1 [1]),
        .O(int_bayer_phase0[1]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bayer_phase[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bayer_phase_reg[15]_1 [2]),
        .O(int_bayer_phase0[2]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bayer_phase[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bayer_phase_reg[15]_1 [3]),
        .O(int_bayer_phase0[3]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bayer_phase[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bayer_phase_reg[15]_1 [4]),
        .O(int_bayer_phase0[4]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bayer_phase[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bayer_phase_reg[15]_1 [5]),
        .O(int_bayer_phase0[5]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bayer_phase[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bayer_phase_reg[15]_1 [6]),
        .O(int_bayer_phase0[6]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bayer_phase[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bayer_phase_reg[15]_1 [7]),
        .O(int_bayer_phase0[7]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bayer_phase[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bayer_phase_reg[15]_1 [8]),
        .O(int_bayer_phase0[8]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bayer_phase[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bayer_phase_reg[15]_1 [9]),
        .O(int_bayer_phase0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_bayer_phase_reg[0] 
       (.C(ap_clk),
        .CE(\int_bayer_phase[15]_i_1_n_5 ),
        .D(int_bayer_phase0[0]),
        .Q(\int_bayer_phase_reg[15]_1 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bayer_phase_reg[10] 
       (.C(ap_clk),
        .CE(\int_bayer_phase[15]_i_1_n_5 ),
        .D(int_bayer_phase0[10]),
        .Q(\int_bayer_phase_reg[15]_1 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bayer_phase_reg[11] 
       (.C(ap_clk),
        .CE(\int_bayer_phase[15]_i_1_n_5 ),
        .D(int_bayer_phase0[11]),
        .Q(\int_bayer_phase_reg[15]_1 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bayer_phase_reg[12] 
       (.C(ap_clk),
        .CE(\int_bayer_phase[15]_i_1_n_5 ),
        .D(int_bayer_phase0[12]),
        .Q(\int_bayer_phase_reg[15]_1 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bayer_phase_reg[13] 
       (.C(ap_clk),
        .CE(\int_bayer_phase[15]_i_1_n_5 ),
        .D(int_bayer_phase0[13]),
        .Q(\int_bayer_phase_reg[15]_1 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bayer_phase_reg[14] 
       (.C(ap_clk),
        .CE(\int_bayer_phase[15]_i_1_n_5 ),
        .D(int_bayer_phase0[14]),
        .Q(\int_bayer_phase_reg[15]_1 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bayer_phase_reg[15] 
       (.C(ap_clk),
        .CE(\int_bayer_phase[15]_i_1_n_5 ),
        .D(int_bayer_phase0[15]),
        .Q(\int_bayer_phase_reg[15]_1 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bayer_phase_reg[1] 
       (.C(ap_clk),
        .CE(\int_bayer_phase[15]_i_1_n_5 ),
        .D(int_bayer_phase0[1]),
        .Q(\int_bayer_phase_reg[15]_1 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bayer_phase_reg[2] 
       (.C(ap_clk),
        .CE(\int_bayer_phase[15]_i_1_n_5 ),
        .D(int_bayer_phase0[2]),
        .Q(\int_bayer_phase_reg[15]_1 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bayer_phase_reg[3] 
       (.C(ap_clk),
        .CE(\int_bayer_phase[15]_i_1_n_5 ),
        .D(int_bayer_phase0[3]),
        .Q(\int_bayer_phase_reg[15]_1 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bayer_phase_reg[4] 
       (.C(ap_clk),
        .CE(\int_bayer_phase[15]_i_1_n_5 ),
        .D(int_bayer_phase0[4]),
        .Q(\int_bayer_phase_reg[15]_1 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bayer_phase_reg[5] 
       (.C(ap_clk),
        .CE(\int_bayer_phase[15]_i_1_n_5 ),
        .D(int_bayer_phase0[5]),
        .Q(\int_bayer_phase_reg[15]_1 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bayer_phase_reg[6] 
       (.C(ap_clk),
        .CE(\int_bayer_phase[15]_i_1_n_5 ),
        .D(int_bayer_phase0[6]),
        .Q(\int_bayer_phase_reg[15]_1 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bayer_phase_reg[7] 
       (.C(ap_clk),
        .CE(\int_bayer_phase[15]_i_1_n_5 ),
        .D(int_bayer_phase0[7]),
        .Q(\int_bayer_phase_reg[15]_1 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bayer_phase_reg[8] 
       (.C(ap_clk),
        .CE(\int_bayer_phase[15]_i_1_n_5 ),
        .D(int_bayer_phase0[8]),
        .Q(\int_bayer_phase_reg[15]_1 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bayer_phase_reg[9] 
       (.C(ap_clk),
        .CE(\int_bayer_phase[15]_i_1_n_5 ),
        .D(int_bayer_phase0[9]),
        .Q(\int_bayer_phase_reg[15]_1 [9]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    int_gie_i_1
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(int_auto_restart_i_2_n_5),
        .I2(\waddr_reg_n_5_[2] ),
        .I3(s_axi_CTRL_WSTRB[0]),
        .I4(int_gie_reg_n_5),
        .O(int_gie_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_5),
        .Q(int_gie_reg_n_5),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_0 [0]),
        .O(int_height0[0]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_0 [10]),
        .O(int_height0[10]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_0 [11]),
        .O(int_height0[11]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_0 [12]),
        .O(int_height0[12]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_0 [13]),
        .O(int_height0[13]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_0 [14]),
        .O(int_height0[14]));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \int_height[15]_i_1 
       (.I0(\waddr_reg_n_5_[2] ),
        .I1(\waddr_reg_n_5_[3] ),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\waddr_reg_n_5_[4] ),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .I5(s_axi_CTRL_WVALID),
        .O(\int_height[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_0 [15]),
        .O(int_height0[15]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_0 [1]),
        .O(int_height0[1]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_0 [2]),
        .O(int_height0[2]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_0 [3]),
        .O(int_height0[3]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_0 [4]),
        .O(int_height0[4]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_0 [5]),
        .O(int_height0[5]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_0 [6]),
        .O(int_height0[6]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_0 [7]),
        .O(int_height0[7]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_0 [8]),
        .O(int_height0[8]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_0 [9]),
        .O(int_height0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[0] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[0]),
        .Q(\int_height_reg[15]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[10] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[10]),
        .Q(\int_height_reg[15]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[11] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[11]),
        .Q(\int_height_reg[15]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[12] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[12]),
        .Q(\int_height_reg[15]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[13] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[13]),
        .Q(\int_height_reg[15]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[14] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[14]),
        .Q(\int_height_reg[15]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[15] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[15]),
        .Q(\int_height_reg[15]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[1] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[1]),
        .Q(\int_height_reg[15]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[2] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[2]),
        .Q(\int_height_reg[15]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[3] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[3]),
        .Q(\int_height_reg[15]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[4] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[4]),
        .Q(\int_height_reg[15]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[5] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[5]),
        .Q(\int_height_reg[15]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[6] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[6]),
        .Q(\int_height_reg[15]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[7] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[7]),
        .Q(\int_height_reg[15]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[8] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[8]),
        .Q(\int_height_reg[15]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[9] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[9]),
        .Q(\int_height_reg[15]_0 [9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \int_ier[1]_i_1 
       (.I0(\waddr_reg_n_5_[2] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\waddr_reg_n_5_[4] ),
        .I4(\int_ier[1]_i_2_n_5 ),
        .I5(\waddr_reg_n_5_[3] ),
        .O(int_ier10_out));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \int_ier[1]_i_2 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_CTRL_WVALID),
        .O(\int_ier[1]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(int_ier10_out),
        .D(s_axi_CTRL_WDATA[0]),
        .Q(\int_ier_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(int_ier10_out),
        .D(s_axi_CTRL_WDATA[1]),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hA8)) 
    int_interrupt_i_1
       (.I0(int_gie_reg_n_5),
        .I1(\int_isr_reg_n_5_[1] ),
        .I2(\int_isr_reg_n_5_[0] ),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(int_isr7_out),
        .I2(\int_isr_reg[0]_0 ),
        .I3(\int_ier_reg_n_5_[0] ),
        .I4(\int_isr_reg_n_5_[0] ),
        .O(\int_isr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \int_isr[0]_i_2 
       (.I0(\waddr_reg_n_5_[5] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\int_ier[1]_i_2_n_5 ),
        .I3(\waddr_reg_n_5_[3] ),
        .I4(\waddr_reg_n_5_[2] ),
        .I5(s_axi_CTRL_WSTRB[0]),
        .O(int_isr7_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(int_isr7_out),
        .I2(ap_sync_ready),
        .I3(p_0_in),
        .I4(\int_isr_reg_n_5_[1] ),
        .O(\int_isr[1]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_5 ),
        .Q(\int_isr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_5 ),
        .Q(\int_isr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h3A0AFFFF3A0A3A0A)) 
    int_task_ap_done_i_1
       (.I0(\int_isr_reg[0]_0 ),
        .I1(p_3_in[2]),
        .I2(auto_restart_status_reg_n_5),
        .I3(ap_idle),
        .I4(int_task_ap_done_i_2_n_5),
        .I5(int_task_ap_done__0),
        .O(int_task_ap_done_i_1_n_5));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    int_task_ap_done_i_2
       (.I0(int_task_ap_done_i_3_n_5),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(ar_hs),
        .O(int_task_ap_done_i_2_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    int_task_ap_done_i_3
       (.I0(s_axi_CTRL_ARADDR[0]),
        .I1(s_axi_CTRL_ARADDR[1]),
        .O(int_task_ap_done_i_3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_5),
        .Q(int_task_ap_done__0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[0]),
        .O(int_width0[0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Q[10]),
        .O(int_width0[10]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Q[11]),
        .O(int_width0[11]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Q[12]),
        .O(int_width0[12]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Q[13]),
        .O(int_width0[13]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Q[14]),
        .O(int_width0[14]));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \int_width[15]_i_1 
       (.I0(\waddr_reg_n_5_[5] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_CTRL_WVALID),
        .I4(\waddr_reg_n_5_[2] ),
        .I5(\waddr_reg_n_5_[3] ),
        .O(\int_width[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Q[15]),
        .O(int_width0[15]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[1]),
        .O(int_width0[1]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[2]),
        .O(int_width0[2]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[3]),
        .O(int_width0[3]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[4]),
        .O(int_width0[4]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[5]),
        .O(int_width0[5]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[6]),
        .O(int_width0[6]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[7]),
        .O(int_width0[7]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Q[8]),
        .O(int_width0[8]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Q[9]),
        .O(int_width0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[0] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[0]),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[10] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[10]),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[11] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[11]),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[12] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[12]),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[13] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[13]),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[14] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[14]),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[15] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[15]),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[1] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[2] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[2]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[3] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[3]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[4] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[4]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[5] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[5]),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[6] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[6]),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[7] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[7]),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[8] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[8]),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[9] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[9]),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    loopHeight_fu_248_p2_carry_i_1
       (.I0(\int_height_reg[15]_0 [1]),
        .O(\int_height_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \loopHeight_reg_377[10]_i_2 
       (.I0(\int_height_reg[15]_0 [8]),
        .I1(\int_height_reg[15]_0 [6]),
        .I2(\loopHeight_reg_377[10]_i_3_n_5 ),
        .I3(\int_height_reg[15]_0 [7]),
        .I4(\int_height_reg[15]_0 [9]),
        .I5(\int_height_reg[15]_0 [10]),
        .O(\int_height_reg[8]_1 [8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \loopHeight_reg_377[10]_i_3 
       (.I0(\int_height_reg[15]_0 [5]),
        .I1(\int_height_reg[15]_0 [3]),
        .I2(\int_height_reg[15]_0 [1]),
        .I3(\int_height_reg[15]_0 [0]),
        .I4(\int_height_reg[15]_0 [2]),
        .I5(\int_height_reg[15]_0 [4]),
        .O(\loopHeight_reg_377[10]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \loopHeight_reg_377[2]_i_1 
       (.I0(\int_height_reg[15]_0 [0]),
        .I1(\int_height_reg[15]_0 [1]),
        .I2(\int_height_reg[15]_0 [2]),
        .O(\int_height_reg[8]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \loopHeight_reg_377[3]_i_1 
       (.I0(\int_height_reg[15]_0 [1]),
        .I1(\int_height_reg[15]_0 [0]),
        .I2(\int_height_reg[15]_0 [2]),
        .I3(\int_height_reg[15]_0 [3]),
        .O(\int_height_reg[8]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \loopHeight_reg_377[4]_i_1 
       (.I0(\int_height_reg[15]_0 [2]),
        .I1(\int_height_reg[15]_0 [0]),
        .I2(\int_height_reg[15]_0 [1]),
        .I3(\int_height_reg[15]_0 [3]),
        .I4(\int_height_reg[15]_0 [4]),
        .O(\int_height_reg[8]_1 [2]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \loopHeight_reg_377[5]_i_1 
       (.I0(\int_height_reg[15]_0 [3]),
        .I1(\int_height_reg[15]_0 [1]),
        .I2(\int_height_reg[15]_0 [0]),
        .I3(\int_height_reg[15]_0 [2]),
        .I4(\int_height_reg[15]_0 [4]),
        .I5(\int_height_reg[15]_0 [5]),
        .O(\int_height_reg[8]_1 [3]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \loopHeight_reg_377[6]_i_1 
       (.I0(\int_height_reg[15]_0 [4]),
        .I1(\int_height_reg[15]_0 [2]),
        .I2(\loopHeight_reg_377[6]_i_2_n_5 ),
        .I3(\int_height_reg[15]_0 [3]),
        .I4(\int_height_reg[15]_0 [5]),
        .I5(\int_height_reg[15]_0 [6]),
        .O(\int_height_reg[8]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \loopHeight_reg_377[6]_i_2 
       (.I0(\int_height_reg[15]_0 [1]),
        .I1(\int_height_reg[15]_0 [0]),
        .O(\loopHeight_reg_377[6]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \loopHeight_reg_377[7]_i_1 
       (.I0(\loopHeight_reg_377[10]_i_3_n_5 ),
        .I1(\int_height_reg[15]_0 [6]),
        .I2(\int_height_reg[15]_0 [7]),
        .O(\int_height_reg[8]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \loopHeight_reg_377[8]_i_1 
       (.I0(\int_height_reg[15]_0 [6]),
        .I1(\loopHeight_reg_377[10]_i_3_n_5 ),
        .I2(\int_height_reg[15]_0 [7]),
        .I3(\int_height_reg[15]_0 [8]),
        .O(\int_height_reg[8]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \loopHeight_reg_377[9]_i_1 
       (.I0(\int_height_reg[15]_0 [7]),
        .I1(\loopHeight_reg_377[10]_i_3_n_5 ),
        .I2(\int_height_reg[15]_0 [6]),
        .I3(\int_height_reg[15]_0 [8]),
        .I4(\int_height_reg[15]_0 [9]),
        .O(\int_height_reg[8]_1 [7]));
  LUT1 #(
    .INIT(2'h1)) 
    \loopHeight_reg_441[0]_i_1 
       (.I0(\int_height_reg[15]_0 [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \loopHeight_reg_441[10]_i_2 
       (.I0(\int_height_reg[15]_0 [10]),
        .I1(\int_height_reg[15]_0 [8]),
        .I2(\int_height_reg[15]_0 [7]),
        .I3(\loopHeight_reg_441[10]_i_3_n_5 ),
        .I4(\int_height_reg[15]_0 [6]),
        .I5(\int_height_reg[15]_0 [9]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \loopHeight_reg_441[10]_i_3 
       (.I0(\int_height_reg[15]_0 [4]),
        .I1(\int_height_reg[15]_0 [2]),
        .I2(\int_height_reg[15]_0 [0]),
        .I3(\int_height_reg[15]_0 [1]),
        .I4(\int_height_reg[15]_0 [3]),
        .I5(\int_height_reg[15]_0 [5]),
        .O(\loopHeight_reg_441[10]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \loopHeight_reg_441[1]_i_1 
       (.I0(\int_height_reg[15]_0 [0]),
        .I1(\int_height_reg[15]_0 [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \loopHeight_reg_441[2]_i_1 
       (.I0(\int_height_reg[15]_0 [2]),
        .I1(\int_height_reg[15]_0 [0]),
        .I2(\int_height_reg[15]_0 [1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \loopHeight_reg_441[3]_i_1 
       (.I0(\int_height_reg[15]_0 [3]),
        .I1(\int_height_reg[15]_0 [1]),
        .I2(\int_height_reg[15]_0 [0]),
        .I3(\int_height_reg[15]_0 [2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \loopHeight_reg_441[4]_i_1 
       (.I0(\int_height_reg[15]_0 [4]),
        .I1(\int_height_reg[15]_0 [2]),
        .I2(\int_height_reg[15]_0 [0]),
        .I3(\int_height_reg[15]_0 [1]),
        .I4(\int_height_reg[15]_0 [3]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \loopHeight_reg_441[5]_i_1 
       (.I0(\int_height_reg[15]_0 [5]),
        .I1(\int_height_reg[15]_0 [3]),
        .I2(\int_height_reg[15]_0 [1]),
        .I3(\int_height_reg[15]_0 [0]),
        .I4(\int_height_reg[15]_0 [2]),
        .I5(\int_height_reg[15]_0 [4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \loopHeight_reg_441[6]_i_1 
       (.I0(\int_height_reg[15]_0 [6]),
        .I1(\loopHeight_reg_441[10]_i_3_n_5 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \loopHeight_reg_441[7]_i_1 
       (.I0(\int_height_reg[15]_0 [7]),
        .I1(\loopHeight_reg_441[10]_i_3_n_5 ),
        .I2(\int_height_reg[15]_0 [6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \loopHeight_reg_441[8]_i_1 
       (.I0(\int_height_reg[15]_0 [6]),
        .I1(\loopHeight_reg_441[10]_i_3_n_5 ),
        .I2(\int_height_reg[15]_0 [7]),
        .I3(\int_height_reg[15]_0 [8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \loopHeight_reg_441[9]_i_1 
       (.I0(\int_height_reg[15]_0 [9]),
        .I1(\int_height_reg[15]_0 [6]),
        .I2(\loopHeight_reg_441[10]_i_3_n_5 ),
        .I3(\int_height_reg[15]_0 [7]),
        .I4(\int_height_reg[15]_0 [8]),
        .O(D[9]));
  CARRY8 \loopHeight_reg_536_reg[16]_i_2 
       (.CI(\loopHeight_reg_536_reg[16] ),
        .CI_TOP(1'b0),
        .CO({\NLW_loopHeight_reg_536_reg[16]_i_2_CO_UNCONNECTED [7:1],\int_height_reg[15]_1 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_loopHeight_reg_536_reg[16]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT1 #(
    .INIT(2'h1)) 
    loopWidth_fu_258_p2_carry_i_1
       (.I0(Q[1]),
        .O(\int_width_reg[1]_0 ));
  CARRY8 \loopWidth_reg_281_reg[16]_i_2 
       (.CI(\loopWidth_reg_281_reg[8]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\int_width_reg[15]_1 [15],\NLW_loopWidth_reg_281_reg[16]_i_2_CO_UNCONNECTED [6],\loopWidth_reg_281_reg[16]_i_2_n_7 ,\loopWidth_reg_281_reg[16]_i_2_n_8 ,\loopWidth_reg_281_reg[16]_i_2_n_9 ,\loopWidth_reg_281_reg[16]_i_2_n_10 ,\loopWidth_reg_281_reg[16]_i_2_n_11 ,\loopWidth_reg_281_reg[16]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_loopWidth_reg_281_reg[16]_i_2_O_UNCONNECTED [7],\int_width_reg[15]_1 [14:8]}),
        .S({1'b1,Q[15:9]}));
  CARRY8 \loopWidth_reg_281_reg[8]_i_1 
       (.CI(Q[0]),
        .CI_TOP(1'b0),
        .CO({\loopWidth_reg_281_reg[8]_i_1_n_5 ,\loopWidth_reg_281_reg[8]_i_1_n_6 ,\loopWidth_reg_281_reg[8]_i_1_n_7 ,\loopWidth_reg_281_reg[8]_i_1_n_8 ,\loopWidth_reg_281_reg[8]_i_1_n_9 ,\loopWidth_reg_281_reg[8]_i_1_n_10 ,\loopWidth_reg_281_reg[8]_i_1_n_11 ,\loopWidth_reg_281_reg[8]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\int_width_reg[15]_1 [7:0]),
        .S(Q[8:1]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \loopWidth_reg_382[10]_i_1 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(\loopWidth_reg_382[10]_i_2_n_5 ),
        .I3(Q[7]),
        .I4(Q[9]),
        .I5(Q[10]),
        .O(\int_width_reg[8]_0 [8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \loopWidth_reg_382[10]_i_2 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\loopWidth_reg_382[10]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \loopWidth_reg_382[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\int_width_reg[8]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \loopWidth_reg_382[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\int_width_reg[8]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \loopWidth_reg_382[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\int_width_reg[8]_0 [2]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \loopWidth_reg_382[5]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\int_width_reg[8]_0 [3]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \loopWidth_reg_382[6]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\loopWidth_reg_382[6]_i_2_n_5 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\int_width_reg[8]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \loopWidth_reg_382[6]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\loopWidth_reg_382[6]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \loopWidth_reg_382[7]_i_1 
       (.I0(\loopWidth_reg_382[10]_i_2_n_5 ),
        .I1(Q[6]),
        .I2(Q[7]),
        .O(\int_width_reg[8]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \loopWidth_reg_382[8]_i_1 
       (.I0(Q[6]),
        .I1(\loopWidth_reg_382[10]_i_2_n_5 ),
        .I2(Q[7]),
        .I3(Q[8]),
        .O(\int_width_reg[8]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \loopWidth_reg_382[9]_i_1 
       (.I0(Q[7]),
        .I1(\loopWidth_reg_382[10]_i_2_n_5 ),
        .I2(Q[6]),
        .I3(Q[8]),
        .I4(Q[9]),
        .O(\int_width_reg[8]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \loopWidth_reg_446[0]_i_1 
       (.I0(Q[0]),
        .O(\int_width_reg[10]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \loopWidth_reg_446[10]_i_1 
       (.I0(Q[10]),
        .I1(Q[9]),
        .I2(\loopWidth_reg_446[10]_i_2_n_5 ),
        .O(\int_width_reg[10]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \loopWidth_reg_446[10]_i_2 
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(\loopWidth_reg_446[9]_i_2_n_5 ),
        .I4(Q[6]),
        .O(\loopWidth_reg_446[10]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \loopWidth_reg_446[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\int_width_reg[10]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \loopWidth_reg_446[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\int_width_reg[10]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \loopWidth_reg_446[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\int_width_reg[10]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \loopWidth_reg_446[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\int_width_reg[10]_0 [4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \loopWidth_reg_446[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\int_width_reg[10]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \loopWidth_reg_446[6]_i_1 
       (.I0(Q[6]),
        .I1(\loopWidth_reg_446[9]_i_2_n_5 ),
        .I2(Q[5]),
        .O(\int_width_reg[10]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \loopWidth_reg_446[7]_i_1 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\loopWidth_reg_446[9]_i_2_n_5 ),
        .I3(Q[5]),
        .O(\int_width_reg[10]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \loopWidth_reg_446[8]_i_1 
       (.I0(Q[6]),
        .I1(\loopWidth_reg_446[9]_i_2_n_5 ),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[8]),
        .O(\int_width_reg[10]_0 [8]));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \loopWidth_reg_446[9]_i_1 
       (.I0(Q[9]),
        .I1(Q[6]),
        .I2(\loopWidth_reg_446[9]_i_2_n_5 ),
        .I3(Q[5]),
        .I4(Q[7]),
        .I5(Q[8]),
        .O(\int_width_reg[10]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \loopWidth_reg_446[9]_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\loopWidth_reg_446[9]_i_2_n_5 ));
  CARRY8 \loopWidth_reg_541_reg[16]_i_1 
       (.CI(\loopWidth_reg_541_reg[16] ),
        .CI_TOP(1'b0),
        .CO({\NLW_loopWidth_reg_541_reg[16]_i_1_CO_UNCONNECTED [7:1],\int_width_reg[15]_0 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_loopWidth_reg_541_reg[16]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[0]_i_2 
       (.I0(Q[0]),
        .I1(\int_height_reg[15]_0 [0]),
        .I2(\rdata[15]_i_5_n_5 ),
        .I3(\int_bayer_phase_reg[15]_1 [0]),
        .I4(\rdata[15]_i_4_n_5 ),
        .O(\rdata[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_3 
       (.I0(ap_start),
        .I1(int_gie_reg_n_5),
        .I2(\rdata[15]_i_5_n_5 ),
        .I3(\int_ier_reg_n_5_[0] ),
        .I4(\rdata[15]_i_4_n_5 ),
        .I5(\int_isr_reg_n_5_[0] ),
        .O(\rdata[0]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[10]_i_1 
       (.I0(\rdata[15]_i_4_n_5 ),
        .I1(\int_bayer_phase_reg[15]_1 [10]),
        .I2(\rdata[15]_i_5_n_5 ),
        .I3(\int_height_reg[15]_0 [10]),
        .I4(Q[10]),
        .O(\rdata[10]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[11]_i_1 
       (.I0(\rdata[15]_i_4_n_5 ),
        .I1(\int_bayer_phase_reg[15]_1 [11]),
        .I2(\rdata[15]_i_5_n_5 ),
        .I3(\int_height_reg[15]_0 [11]),
        .I4(Q[11]),
        .O(\rdata[11]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[12]_i_1 
       (.I0(\rdata[15]_i_4_n_5 ),
        .I1(\int_bayer_phase_reg[15]_1 [12]),
        .I2(\rdata[15]_i_5_n_5 ),
        .I3(\int_height_reg[15]_0 [12]),
        .I4(Q[12]),
        .O(\rdata[12]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[13]_i_1 
       (.I0(\rdata[15]_i_4_n_5 ),
        .I1(\int_bayer_phase_reg[15]_1 [13]),
        .I2(\rdata[15]_i_5_n_5 ),
        .I3(\int_height_reg[15]_0 [13]),
        .I4(Q[13]),
        .O(\rdata[13]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[14]_i_1 
       (.I0(\rdata[15]_i_4_n_5 ),
        .I1(\int_bayer_phase_reg[15]_1 [14]),
        .I2(\rdata[15]_i_5_n_5 ),
        .I3(\int_height_reg[15]_0 [14]),
        .I4(Q[14]),
        .O(\rdata[14]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \rdata[15]_i_1 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(s_axi_CTRL_ARVALID),
        .I5(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\rdata[15]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[15]_i_2 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_CTRL_ARVALID),
        .O(ar_hs));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[15]_i_3 
       (.I0(\rdata[15]_i_4_n_5 ),
        .I1(\int_bayer_phase_reg[15]_1 [15]),
        .I2(\rdata[15]_i_5_n_5 ),
        .I3(\int_height_reg[15]_0 [15]),
        .I4(Q[15]),
        .O(\rdata[15]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000010000010101)) 
    \rdata[15]_i_4 
       (.I0(s_axi_CTRL_ARADDR[0]),
        .I1(s_axi_CTRL_ARADDR[1]),
        .I2(s_axi_CTRL_ARADDR[2]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[15]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000131)) 
    \rdata[15]_i_5 
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(s_axi_CTRL_ARADDR[0]),
        .I5(s_axi_CTRL_ARADDR[1]),
        .O(\rdata[15]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[1]_i_2 
       (.I0(Q[1]),
        .I1(\int_height_reg[15]_0 [1]),
        .I2(\rdata[15]_i_5_n_5 ),
        .I3(\int_bayer_phase_reg[15]_1 [1]),
        .I4(\rdata[15]_i_4_n_5 ),
        .O(\rdata[1]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \rdata[1]_i_3 
       (.I0(int_task_ap_done__0),
        .I1(\rdata[15]_i_5_n_5 ),
        .I2(p_0_in),
        .I3(\rdata[15]_i_4_n_5 ),
        .I4(\int_isr_reg_n_5_[1] ),
        .O(\rdata[1]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hB833B80030003000)) 
    \rdata[2]_i_1 
       (.I0(p_3_in[2]),
        .I1(\rdata[9]_i_2_n_5 ),
        .I2(\rdata[2]_i_2_n_5 ),
        .I3(\rdata[15]_i_5_n_5 ),
        .I4(\int_bayer_phase_reg[15]_1 [2]),
        .I5(\rdata[15]_i_4_n_5 ),
        .O(rdata[2]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[2]_i_2 
       (.I0(Q[2]),
        .I1(\rdata[15]_i_4_n_5 ),
        .I2(\int_height_reg[15]_0 [2]),
        .O(\rdata[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hB833B80030003000)) 
    \rdata[3]_i_1 
       (.I0(int_ap_ready__0),
        .I1(\rdata[9]_i_2_n_5 ),
        .I2(\rdata[3]_i_2_n_5 ),
        .I3(\rdata[15]_i_5_n_5 ),
        .I4(\int_bayer_phase_reg[15]_1 [3]),
        .I5(\rdata[15]_i_4_n_5 ),
        .O(rdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[3]_i_2 
       (.I0(Q[3]),
        .I1(\rdata[15]_i_4_n_5 ),
        .I2(\int_height_reg[15]_0 [3]),
        .O(\rdata[3]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[4]_i_1 
       (.I0(\rdata[15]_i_4_n_5 ),
        .I1(\int_bayer_phase_reg[15]_1 [4]),
        .I2(\rdata[15]_i_5_n_5 ),
        .I3(\int_height_reg[15]_0 [4]),
        .I4(Q[4]),
        .O(\rdata[4]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[5]_i_1 
       (.I0(\rdata[15]_i_4_n_5 ),
        .I1(\int_bayer_phase_reg[15]_1 [5]),
        .I2(\rdata[15]_i_5_n_5 ),
        .I3(\int_height_reg[15]_0 [5]),
        .I4(Q[5]),
        .O(\rdata[5]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[6]_i_1 
       (.I0(\rdata[15]_i_4_n_5 ),
        .I1(\int_bayer_phase_reg[15]_1 [6]),
        .I2(\rdata[15]_i_5_n_5 ),
        .I3(\int_height_reg[15]_0 [6]),
        .I4(Q[6]),
        .O(\rdata[6]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hB833B80030003000)) 
    \rdata[7]_i_1 
       (.I0(p_3_in[7]),
        .I1(\rdata[9]_i_2_n_5 ),
        .I2(\rdata[7]_i_2_n_5 ),
        .I3(\rdata[15]_i_5_n_5 ),
        .I4(\int_bayer_phase_reg[15]_1 [7]),
        .I5(\rdata[15]_i_4_n_5 ),
        .O(rdata[7]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[7]_i_2 
       (.I0(Q[7]),
        .I1(\rdata[15]_i_4_n_5 ),
        .I2(\int_height_reg[15]_0 [7]),
        .O(\rdata[7]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[8]_i_1 
       (.I0(\rdata[15]_i_4_n_5 ),
        .I1(\int_bayer_phase_reg[15]_1 [8]),
        .I2(\rdata[15]_i_5_n_5 ),
        .I3(\int_height_reg[15]_0 [8]),
        .I4(Q[8]),
        .O(\rdata[8]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hB833B80030003000)) 
    \rdata[9]_i_1 
       (.I0(interrupt),
        .I1(\rdata[9]_i_2_n_5 ),
        .I2(\rdata[9]_i_3_n_5 ),
        .I3(\rdata[15]_i_5_n_5 ),
        .I4(\int_bayer_phase_reg[15]_1 [9]),
        .I5(\rdata[15]_i_4_n_5 ),
        .O(rdata[9]));
  LUT4 #(
    .INIT(16'h0001)) 
    \rdata[9]_i_2 
       (.I0(s_axi_CTRL_ARADDR[1]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[9]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[9]_i_3 
       (.I0(Q[9]),
        .I1(\rdata[15]_i_4_n_5 ),
        .I2(\int_height_reg[15]_0 [9]),
        .O(\rdata[9]_i_3_n_5 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_CTRL_RDATA[0]),
        .R(1'b0));
  MUXF7 \rdata_reg[0]_i_1 
       (.I0(\rdata[0]_i_2_n_5 ),
        .I1(\rdata[0]_i_3_n_5 ),
        .O(rdata[0]),
        .S(\rdata[9]_i_2_n_5 ));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[10]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[11]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[12]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[13]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[14]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_3_n_5 ),
        .Q(s_axi_CTRL_RDATA[15]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_CTRL_RDATA[1]),
        .R(1'b0));
  MUXF7 \rdata_reg[1]_i_1 
       (.I0(\rdata[1]_i_2_n_5 ),
        .I1(\rdata[1]_i_3_n_5 ),
        .O(rdata[1]),
        .S(\rdata[9]_i_2_n_5 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_CTRL_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_CTRL_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[4]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[5]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[6]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_CTRL_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[8]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[9]),
        .Q(s_axi_CTRL_RDATA[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_i_fu_136_p2_carry__0_i_1
       (.I0(Q[11]),
        .O(\int_width_reg[11]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_i_fu_136_p2_carry__0_i_2
       (.I0(Q[10]),
        .O(\int_width_reg[11]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_i_fu_136_p2_carry__0_i_3
       (.I0(Q[9]),
        .O(\int_width_reg[11]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_i_fu_136_p2_carry_i_1
       (.I0(Q[8]),
        .O(S[7]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_i_fu_136_p2_carry_i_2
       (.I0(Q[7]),
        .O(S[6]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_i_fu_136_p2_carry_i_3
       (.I0(Q[6]),
        .O(S[5]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_i_fu_136_p2_carry_i_4
       (.I0(Q[5]),
        .O(S[4]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_i_fu_136_p2_carry_i_5
       (.I0(Q[4]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_i_fu_136_p2_carry_i_6
       (.I0(Q[3]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_i_fu_136_p2_carry_i_7
       (.I0(Q[2]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_i_fu_136_p2_carry_i_8
       (.I0(Q[1]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1 
       (.I0(s_axi_CTRL_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[0]),
        .Q(\waddr_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[1]),
        .Q(\waddr_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[2]),
        .Q(\waddr_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[3]),
        .Q(\waddr_reg_n_5_[5] ),
        .R(1'b0));
endmodule

module design_1_v_demosaic_0_0_Debayer
   (DOUTBDOUT,
    ap_rst_n_inv,
    Q,
    cmp84_reg_666,
    \ap_CS_fsm_reg[1] ,
    \int_height_reg[15] ,
    \y_fu_74_reg[15] ,
    \int_width_reg[15] ,
    start_once_reg_reg_0,
    DI,
    \y_fu_68_reg[10] ,
    Debayer_U0_ap_idle,
    Debayer_U0_ap_ready,
    \y_fu_64_reg[10] ,
    \cmp84_reg_666_reg[0] ,
    push,
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0 ,
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_0 ,
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_1 ,
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_2 ,
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_3 ,
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_4 ,
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_5 ,
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_6 ,
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_7 ,
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_8 ,
    \pix_reg_419_pp0_iter2_reg_reg[9] ,
    ap_clk,
    imgBayer_dout,
    CO,
    D,
    \loopHeight_reg_536_reg[16] ,
    \zext_ln274_reg_531_reg[15] ,
    \loopHeight_reg_536_reg[7] ,
    \cmp59_i_reg_465_reg[0] ,
    \cmp59_i_reg_465_reg[0]_0 ,
    \loopWidth_reg_541_reg[16] ,
    \loopWidth_reg_541_reg[15] ,
    \loopWidth_reg_541_reg[7] ,
    ap_rst_n,
    imgBayer_empty_n,
    \empty_146_fu_312_reg[0] ,
    \empty_146_fu_312_reg[1] ,
    \empty_146_fu_312_reg[2] ,
    \empty_146_fu_312_reg[3] ,
    \empty_146_fu_312_reg[4] ,
    \empty_146_fu_312_reg[5] ,
    \empty_146_fu_312_reg[6] ,
    \empty_146_fu_312_reg[7] ,
    \empty_146_fu_312_reg[8] ,
    \empty_146_fu_312_reg[9] ,
    ram_reg_bram_0,
    ram_reg_bram_0_0,
    addr,
    imgRgb_full_n,
    Debayer_U0_ap_start,
    start_for_ZipperRemoval_U0_full_n,
    \loopHeight_reg_441_reg[10] ,
    \loopWidth_reg_446_reg[10] ,
    \loopHeight_reg_377_reg[10] ,
    \loopWidth_reg_382_reg[10] );
  output [9:0]DOUTBDOUT;
  output ap_rst_n_inv;
  output [10:0]Q;
  output cmp84_reg_666;
  output [0:0]\ap_CS_fsm_reg[1] ;
  output [0:0]\int_height_reg[15] ;
  output [0:0]\y_fu_74_reg[15] ;
  output [0:0]\int_width_reg[15] ;
  output start_once_reg_reg_0;
  output [4:0]DI;
  output [0:0]\y_fu_68_reg[10] ;
  output Debayer_U0_ap_idle;
  output Debayer_U0_ap_ready;
  output [10:0]\y_fu_64_reg[10] ;
  output \cmp84_reg_666_reg[0] ;
  output push;
  output \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0 ;
  output \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_0 ;
  output \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_1 ;
  output \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_2 ;
  output \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_3 ;
  output \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_4 ;
  output \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_5 ;
  output \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_6 ;
  output \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_7 ;
  output \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_8 ;
  output [19:0]\pix_reg_419_pp0_iter2_reg_reg[9] ;
  input ap_clk;
  input [9:0]imgBayer_dout;
  input [0:0]CO;
  input [15:0]D;
  input [0:0]\loopHeight_reg_536_reg[16] ;
  input [15:0]\zext_ln274_reg_531_reg[15] ;
  input [0:0]\loopHeight_reg_536_reg[7] ;
  input [5:0]\cmp59_i_reg_465_reg[0] ;
  input [4:0]\cmp59_i_reg_465_reg[0]_0 ;
  input [0:0]\loopWidth_reg_541_reg[16] ;
  input [15:0]\loopWidth_reg_541_reg[15] ;
  input [0:0]\loopWidth_reg_541_reg[7] ;
  input ap_rst_n;
  input imgBayer_empty_n;
  input \empty_146_fu_312_reg[0] ;
  input \empty_146_fu_312_reg[1] ;
  input \empty_146_fu_312_reg[2] ;
  input \empty_146_fu_312_reg[3] ;
  input \empty_146_fu_312_reg[4] ;
  input \empty_146_fu_312_reg[5] ;
  input \empty_146_fu_312_reg[6] ;
  input \empty_146_fu_312_reg[7] ;
  input \empty_146_fu_312_reg[8] ;
  input \empty_146_fu_312_reg[9] ;
  input [9:0]ram_reg_bram_0;
  input [9:0]ram_reg_bram_0_0;
  input [0:0]addr;
  input imgRgb_full_n;
  input Debayer_U0_ap_start;
  input start_for_ZipperRemoval_U0_full_n;
  input [10:0]\loopHeight_reg_441_reg[10] ;
  input [10:0]\loopWidth_reg_446_reg[10] ;
  input [8:0]\loopHeight_reg_377_reg[10] ;
  input [8:0]\loopWidth_reg_382_reg[10] ;

  wire [0:0]CO;
  wire [15:0]D;
  wire [4:0]DI;
  wire [9:0]DOUTBDOUT;
  wire [19:10]DebayerG_U0_imgG_din;
  wire DebayerG_U0_n_16;
  wire DebayerG_U0_n_19;
  wire DebayerG_U0_n_26;
  wire DebayerG_U0_n_38;
  wire DebayerG_U0_n_39;
  wire DebayerG_U0_n_40;
  wire DebayerG_U0_n_41;
  wire DebayerG_U0_n_42;
  wire DebayerG_U0_n_43;
  wire DebayerG_U0_n_44;
  wire DebayerG_U0_n_45;
  wire DebayerG_U0_n_46;
  wire DebayerG_U0_n_47;
  wire DebayerG_U0_n_48;
  wire DebayerG_U0_n_49;
  wire DebayerG_U0_n_50;
  wire DebayerG_U0_n_51;
  wire DebayerG_U0_n_52;
  wire DebayerG_U0_n_53;
  wire DebayerG_U0_n_54;
  wire DebayerG_U0_n_55;
  wire DebayerG_U0_n_56;
  wire DebayerG_U0_n_57;
  wire DebayerRandBatG_U0_ap_start;
  wire DebayerRandBatG_U0_n_38;
  wire DebayerRandBatG_U0_n_40;
  wire DebayerRandBatG_U0_n_43;
  wire DebayerRandBatG_U0_n_5;
  wire DebayerRatBorBatR_U0_ap_start;
  wire DebayerRatBorBatR_U0_bayerPhase_c_write;
  wire [29:0]DebayerRatBorBatR_U0_imgRB_din;
  wire DebayerRatBorBatR_U0_n_49;
  wire DebayerRatBorBatR_U0_n_86;
  wire Debayer_U0_ap_idle;
  wire Debayer_U0_ap_ready;
  wire Debayer_U0_ap_start;
  wire [10:0]Q;
  wire [29:0]\SRL_SIG_reg[0]_0 ;
  wire [29:0]\SRL_SIG_reg[1]_1 ;
  wire [0:0]addr;
  wire [0:0]\ap_CS_fsm_reg[1] ;
  wire ap_CS_fsm_state4;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [15:0]bayerPhase_c1_dout;
  wire bayerPhase_c1_empty_n;
  wire bayerPhase_c1_full_n;
  wire bayerPhase_c_U_n_7;
  wire bayerPhase_c_empty_n;
  wire bayerPhase_c_full_n;
  wire cmp59_i_reg_465;
  wire [5:0]\cmp59_i_reg_465_reg[0] ;
  wire [4:0]\cmp59_i_reg_465_reg[0]_0 ;
  wire cmp59_i_reg_545;
  wire cmp84_reg_666;
  wire \cmp84_reg_666_reg[0] ;
  wire \empty_146_fu_312_reg[0] ;
  wire \empty_146_fu_312_reg[1] ;
  wire \empty_146_fu_312_reg[2] ;
  wire \empty_146_fu_312_reg[3] ;
  wire \empty_146_fu_312_reg[4] ;
  wire \empty_146_fu_312_reg[5] ;
  wire \empty_146_fu_312_reg[6] ;
  wire \empty_146_fu_312_reg[7] ;
  wire \empty_146_fu_312_reg[8] ;
  wire \empty_146_fu_312_reg[9] ;
  wire [29:0]\grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/lineBuffer_q1 ;
  wire grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_imgRB_read;
  wire [29:0]\grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/lineBuffer_q1 ;
  wire \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0 ;
  wire \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_0 ;
  wire \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_1 ;
  wire \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_2 ;
  wire \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_3 ;
  wire \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_4 ;
  wire \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_5 ;
  wire \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_6 ;
  wire \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_7 ;
  wire \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_8 ;
  wire [9:0]imgBayer_dout;
  wire imgBayer_empty_n;
  wire imgG_U_n_68;
  wire imgG_U_n_69;
  wire imgG_U_n_7;
  wire imgG_U_n_70;
  wire imgG_U_n_71;
  wire imgG_U_n_72;
  wire imgG_U_n_73;
  wire imgG_U_n_74;
  wire imgG_U_n_75;
  wire imgG_U_n_76;
  wire imgG_U_n_77;
  wire imgG_U_n_78;
  wire imgG_U_n_79;
  wire imgG_U_n_80;
  wire imgG_U_n_81;
  wire imgG_U_n_82;
  wire imgG_U_n_83;
  wire imgG_U_n_84;
  wire imgG_U_n_85;
  wire imgG_U_n_86;
  wire imgG_U_n_87;
  wire imgG_U_n_88;
  wire imgG_U_n_89;
  wire imgG_U_n_90;
  wire imgG_U_n_91;
  wire imgG_U_n_92;
  wire imgG_U_n_93;
  wire imgG_U_n_94;
  wire imgG_U_n_95;
  wire imgG_U_n_96;
  wire imgG_U_n_97;
  wire [29:0]imgG_dout;
  wire imgG_empty_n;
  wire imgG_full_n;
  wire imgRB_U_n_10;
  wire imgRB_U_n_11;
  wire imgRB_U_n_12;
  wire imgRB_U_n_13;
  wire imgRB_U_n_14;
  wire imgRB_U_n_15;
  wire imgRB_U_n_16;
  wire imgRB_U_n_17;
  wire imgRB_U_n_18;
  wire imgRB_U_n_19;
  wire imgRB_U_n_20;
  wire imgRB_U_n_21;
  wire imgRB_U_n_22;
  wire imgRB_U_n_23;
  wire imgRB_U_n_24;
  wire imgRB_U_n_25;
  wire imgRB_U_n_26;
  wire imgRB_U_n_27;
  wire imgRB_U_n_28;
  wire imgRB_U_n_29;
  wire imgRB_U_n_30;
  wire imgRB_U_n_31;
  wire imgRB_U_n_32;
  wire imgRB_U_n_33;
  wire imgRB_U_n_34;
  wire imgRB_U_n_35;
  wire imgRB_U_n_36;
  wire imgRB_U_n_37;
  wire imgRB_U_n_38;
  wire imgRB_U_n_39;
  wire imgRB_U_n_40;
  wire imgRB_U_n_41;
  wire imgRB_U_n_42;
  wire imgRB_U_n_43;
  wire imgRB_U_n_44;
  wire imgRB_U_n_45;
  wire imgRB_U_n_46;
  wire imgRB_U_n_47;
  wire imgRB_U_n_48;
  wire imgRB_U_n_49;
  wire imgRB_U_n_50;
  wire imgRB_U_n_51;
  wire imgRB_U_n_52;
  wire imgRB_U_n_53;
  wire imgRB_U_n_54;
  wire imgRB_U_n_55;
  wire imgRB_U_n_56;
  wire imgRB_U_n_57;
  wire imgRB_U_n_58;
  wire imgRB_U_n_59;
  wire imgRB_U_n_60;
  wire imgRB_U_n_61;
  wire imgRB_U_n_62;
  wire imgRB_U_n_63;
  wire imgRB_U_n_64;
  wire imgRB_U_n_65;
  wire imgRB_U_n_66;
  wire imgRB_U_n_67;
  wire imgRB_U_n_68;
  wire imgRB_U_n_69;
  wire imgRB_U_n_7;
  wire imgRB_U_n_70;
  wire imgRB_U_n_71;
  wire imgRB_U_n_72;
  wire imgRB_U_n_73;
  wire imgRB_U_n_74;
  wire imgRB_U_n_75;
  wire imgRB_U_n_76;
  wire imgRB_U_n_77;
  wire imgRB_U_n_78;
  wire imgRB_U_n_79;
  wire imgRB_U_n_8;
  wire imgRB_U_n_80;
  wire imgRB_U_n_81;
  wire imgRB_U_n_82;
  wire imgRB_U_n_83;
  wire imgRB_U_n_84;
  wire imgRB_U_n_85;
  wire imgRB_U_n_86;
  wire imgRB_U_n_87;
  wire imgRB_U_n_88;
  wire imgRB_U_n_89;
  wire imgRB_U_n_9;
  wire imgRB_U_n_90;
  wire imgRB_U_n_91;
  wire imgRB_U_n_92;
  wire imgRB_U_n_93;
  wire imgRB_U_n_94;
  wire imgRB_U_n_95;
  wire imgRB_U_n_96;
  wire imgRB_U_n_97;
  wire [29:0]imgRB_dout;
  wire imgRB_empty_n;
  wire imgRB_full_n;
  wire imgRgb_full_n;
  wire [0:0]\int_height_reg[15] ;
  wire [0:0]\int_width_reg[15] ;
  wire [8:0]\loopHeight_reg_377_reg[10] ;
  wire [10:0]\loopHeight_reg_441_reg[10] ;
  wire [0:0]\loopHeight_reg_536_reg[16] ;
  wire [0:0]\loopHeight_reg_536_reg[7] ;
  wire [8:0]\loopWidth_reg_382_reg[10] ;
  wire [10:0]\loopWidth_reg_446_reg[10] ;
  wire [15:0]\loopWidth_reg_541_reg[15] ;
  wire [0:0]\loopWidth_reg_541_reg[16] ;
  wire [0:0]\loopWidth_reg_541_reg[7] ;
  wire [14:0]p_0_in;
  wire p_6_in;
  wire p_6_in_1;
  wire p_6_in_4;
  wire p_6_in_6;
  wire p_9_in;
  wire p_9_in_2;
  wire p_9_in_7;
  wire [19:0]\pix_reg_419_pp0_iter2_reg_reg[9] ;
  wire pop__0;
  wire push;
  wire push_0;
  wire push_3;
  wire push_5;
  wire [9:0]ram_reg_bram_0;
  wire [9:0]ram_reg_bram_0_0;
  wire start_for_DebayerRandBatG_U0_full_n;
  wire start_for_DebayerRatBorBatR_U0_U_n_8;
  wire start_for_DebayerRatBorBatR_U0_full_n;
  wire start_for_ZipperRemoval_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_8;
  wire start_once_reg_reg_0;
  wire [10:0]\y_fu_64_reg[10] ;
  wire [0:0]\y_fu_68_reg[10] ;
  wire [0:0]\y_fu_74_reg[15] ;
  wire [15:0]\zext_ln274_reg_531_reg[15] ;

  design_1_v_demosaic_0_0_DebayerG DebayerG_U0
       (.CO(\y_fu_74_reg[15] ),
        .D(D),
        .DOUTBDOUT(DOUTBDOUT),
        .Debayer_U0_ap_ready(Debayer_U0_ap_ready),
        .Debayer_U0_ap_start(Debayer_U0_ap_start),
        .Q({\ap_CS_fsm_reg[1] ,DebayerG_U0_n_19}),
        .addr(addr),
        .\ap_CS_fsm_reg[0]_0 (DebayerG_U0_n_16),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_inv),
        .bayerPhase_c1_full_n(bayerPhase_c1_full_n),
        .\cmp84_reg_666_reg[0]_0 (cmp84_reg_666),
        .\cmp84_reg_666_reg[0]_1 (\cmp84_reg_666_reg[0] ),
        .\empty_146_fu_312_reg[0] (\empty_146_fu_312_reg[0] ),
        .\empty_146_fu_312_reg[1] (\empty_146_fu_312_reg[1] ),
        .\empty_146_fu_312_reg[2] (\empty_146_fu_312_reg[2] ),
        .\empty_146_fu_312_reg[3] (\empty_146_fu_312_reg[3] ),
        .\empty_146_fu_312_reg[4] (\empty_146_fu_312_reg[4] ),
        .\empty_146_fu_312_reg[5] (\empty_146_fu_312_reg[5] ),
        .\empty_146_fu_312_reg[6] (\empty_146_fu_312_reg[6] ),
        .\empty_146_fu_312_reg[7] (\empty_146_fu_312_reg[7] ),
        .\empty_146_fu_312_reg[8] (\empty_146_fu_312_reg[8] ),
        .\empty_146_fu_312_reg[9] (\empty_146_fu_312_reg[9] ),
        .empty_n_reg(DebayerG_U0_n_26),
        .\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0 (DebayerG_U0_imgG_din),
        .\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_0 (DebayerG_U0_n_38),
        .\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_1 (DebayerG_U0_n_39),
        .\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_10 (DebayerG_U0_n_48),
        .\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_11 (DebayerG_U0_n_49),
        .\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_12 (DebayerG_U0_n_50),
        .\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_13 (DebayerG_U0_n_51),
        .\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_14 (DebayerG_U0_n_52),
        .\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_15 (DebayerG_U0_n_53),
        .\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_16 (DebayerG_U0_n_54),
        .\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_17 (DebayerG_U0_n_55),
        .\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_18 (DebayerG_U0_n_56),
        .\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_19 (DebayerG_U0_n_57),
        .\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_2 (DebayerG_U0_n_40),
        .\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_3 (DebayerG_U0_n_41),
        .\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_4 (DebayerG_U0_n_42),
        .\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_5 (DebayerG_U0_n_43),
        .\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_6 (DebayerG_U0_n_44),
        .\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_7 (DebayerG_U0_n_45),
        .\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_8 (DebayerG_U0_n_46),
        .\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_9 (DebayerG_U0_n_47),
        .imgBayer_dout(imgBayer_dout),
        .imgBayer_empty_n(imgBayer_empty_n),
        .imgG_full_n(imgG_full_n),
        .\int_height_reg[15] (\int_height_reg[15] ),
        .\int_width_reg[15] (\int_width_reg[15] ),
        .\loopHeight_reg_536_reg[16]_0 (\loopHeight_reg_536_reg[16] ),
        .\loopHeight_reg_536_reg[7]_0 (\loopHeight_reg_536_reg[7] ),
        .\loopWidth_reg_541_reg[15]_0 (\loopWidth_reg_541_reg[15] ),
        .\loopWidth_reg_541_reg[16]_0 (\loopWidth_reg_541_reg[16] ),
        .\loopWidth_reg_541_reg[7]_0 (\loopWidth_reg_541_reg[7] ),
        .push(push_0),
        .ram_reg_bram_0(ram_reg_bram_0),
        .ram_reg_bram_0_0(ram_reg_bram_0_0),
        .start_for_DebayerRatBorBatR_U0_full_n(start_for_DebayerRatBorBatR_U0_full_n),
        .start_for_ZipperRemoval_U0_full_n(start_for_ZipperRemoval_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(start_once_reg_reg_0),
        .\y_fu_74_reg[16]_0 (start_for_DebayerRatBorBatR_U0_U_n_8),
        .\zext_ln274_reg_531_reg[15]_0 (\zext_ln274_reg_531_reg[15] ));
  design_1_v_demosaic_0_0_DebayerRandBatG DebayerRandBatG_U0
       (.D({\loopHeight_reg_377_reg[10] ,\loopHeight_reg_441_reg[10] [1:0]}),
        .DebayerRandBatG_U0_ap_start(DebayerRandBatG_U0_ap_start),
        .DebayerRatBorBatR_U0_ap_start(DebayerRatBorBatR_U0_ap_start),
        .E(DebayerRandBatG_U0_n_38),
        .Q({imgRB_U_n_8,imgRB_U_n_9,imgRB_U_n_10,imgRB_U_n_11,imgRB_U_n_12,imgRB_U_n_13,imgRB_U_n_14,imgRB_U_n_15,imgRB_U_n_16,imgRB_U_n_17,imgRB_U_n_18,imgRB_U_n_19,imgRB_U_n_20,imgRB_U_n_21,imgRB_U_n_22,imgRB_U_n_23,imgRB_U_n_24,imgRB_U_n_25,imgRB_U_n_26,imgRB_U_n_27,imgRB_U_n_28,imgRB_U_n_29,imgRB_U_n_30,imgRB_U_n_31,imgRB_U_n_32,imgRB_U_n_33,imgRB_U_n_34,imgRB_U_n_35,imgRB_U_n_36,imgRB_U_n_37}),
        .\ap_CS_fsm_reg[0]_0 (DebayerRandBatG_U0_n_5),
        .\ap_CS_fsm_reg[1]_0 (DebayerRandBatG_U0_n_43),
        .\ap_CS_fsm_reg[3]_0 ({ap_CS_fsm_state4,DebayerRandBatG_U0_n_40}),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_rst_n_inv),
        .ap_rst_n(ap_rst_n),
        .bayerPhase_c_empty_n(bayerPhase_c_empty_n),
        .cmp59_i_reg_465(cmp59_i_reg_465),
        .\cmp59_i_reg_465_reg[0]_0 (\cmp59_i_reg_465_reg[0] ),
        .\cmp59_i_reg_465_reg[0]_1 (\cmp59_i_reg_465_reg[0]_0 ),
        .\cmp59_i_reg_465_reg[0]_2 (\zext_ln274_reg_531_reg[15] [10]),
        .d0(imgRB_dout),
        .grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_imgRB_read(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_imgRB_read),
        .\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0 (\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0 ),
        .\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_0 (\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_0 ),
        .\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_1 (\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_1 ),
        .\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_2 (\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_2 ),
        .\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_3 (\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_3 ),
        .\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_4 (\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_4 ),
        .\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_5 (\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_5 ),
        .\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_6 (\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_6 ),
        .\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_7 (\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_7 ),
        .\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_8 (\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_8 ),
        .\icmp_ln891_reg_1968_reg[0] (\loopWidth_reg_541_reg[15] [10:0]),
        .imgRB_empty_n(imgRB_empty_n),
        .imgRgb_full_n(imgRgb_full_n),
        .\loopWidth_reg_382_reg[10]_0 ({\loopWidth_reg_382_reg[10] ,\loopWidth_reg_446_reg[10] [1:0]}),
        .\p_0_0_01183_217801809_i_fu_192_reg[0] (imgRB_U_n_77),
        .\p_0_0_01183_217801809_i_fu_192_reg[1] (imgRB_U_n_76),
        .\p_0_0_01183_217801809_i_fu_192_reg[2] (imgRB_U_n_75),
        .\p_0_0_01183_217801809_i_fu_192_reg[3] (imgRB_U_n_74),
        .\p_0_0_01183_217801809_i_fu_192_reg[4] (imgRB_U_n_73),
        .\p_0_0_01183_217801809_i_fu_192_reg[5] (imgRB_U_n_72),
        .\p_0_0_01183_217801809_i_fu_192_reg[6] (imgRB_U_n_71),
        .\p_0_0_01183_217801809_i_fu_192_reg[7] (imgRB_U_n_70),
        .\p_0_0_01183_217801809_i_fu_192_reg[8] (imgRB_U_n_69),
        .\p_0_0_01183_217801809_i_fu_192_reg[9] (imgRB_U_n_7),
        .\p_0_0_01184_217781807_i_fu_188_reg[0] (imgRB_U_n_87),
        .\p_0_0_01184_217781807_i_fu_188_reg[1] (imgRB_U_n_86),
        .\p_0_0_01184_217781807_i_fu_188_reg[2] (imgRB_U_n_85),
        .\p_0_0_01184_217781807_i_fu_188_reg[3] (imgRB_U_n_84),
        .\p_0_0_01184_217781807_i_fu_188_reg[4] (imgRB_U_n_83),
        .\p_0_0_01184_217781807_i_fu_188_reg[5] (imgRB_U_n_82),
        .\p_0_0_01184_217781807_i_fu_188_reg[6] (imgRB_U_n_81),
        .\p_0_0_01184_217781807_i_fu_188_reg[7] (imgRB_U_n_80),
        .\p_0_0_01184_217781807_i_fu_188_reg[8] (imgRB_U_n_79),
        .\p_0_0_01184_217781807_i_fu_188_reg[9] (imgRB_U_n_78),
        .\p_0_0_01185_217761805_i_fu_184_reg[0] (imgRB_U_n_97),
        .\p_0_0_01185_217761805_i_fu_184_reg[1] (imgRB_U_n_96),
        .\p_0_0_01185_217761805_i_fu_184_reg[2] (imgRB_U_n_95),
        .\p_0_0_01185_217761805_i_fu_184_reg[3] (imgRB_U_n_94),
        .\p_0_0_01185_217761805_i_fu_184_reg[4] (imgRB_U_n_93),
        .\p_0_0_01185_217761805_i_fu_184_reg[5] (imgRB_U_n_92),
        .\p_0_0_01185_217761805_i_fu_184_reg[6] (imgRB_U_n_91),
        .\p_0_0_01185_217761805_i_fu_184_reg[7] (imgRB_U_n_90),
        .\p_0_0_01185_217761805_i_fu_184_reg[8] (imgRB_U_n_89),
        .\p_0_0_01185_217761805_i_fu_184_reg[9] (imgRB_U_n_88),
        .p_6_in(p_6_in_1),
        .p_6_in_1(p_6_in),
        .p_9_in(p_9_in_2),
        .p_9_in_0(p_9_in),
        .\pix_reg_419_pp0_iter2_reg_reg[9] (\pix_reg_419_pp0_iter2_reg_reg[9] ),
        .push(push),
        .push_2(push_5),
        .q1(\grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/lineBuffer_q1 ),
        .ram_reg_bram_1({imgRB_U_n_38,imgRB_U_n_39,imgRB_U_n_40,imgRB_U_n_41,imgRB_U_n_42,imgRB_U_n_43,imgRB_U_n_44,imgRB_U_n_45,imgRB_U_n_46,imgRB_U_n_47,imgRB_U_n_48,imgRB_U_n_49,imgRB_U_n_50,imgRB_U_n_51,imgRB_U_n_52,imgRB_U_n_53,imgRB_U_n_54,imgRB_U_n_55,imgRB_U_n_56,imgRB_U_n_57,imgRB_U_n_58,imgRB_U_n_59,imgRB_U_n_60,imgRB_U_n_61,imgRB_U_n_62,imgRB_U_n_63,imgRB_U_n_64,imgRB_U_n_65,imgRB_U_n_66,imgRB_U_n_67}),
        .ram_reg_bram_1_0(imgRB_U_n_68),
        .start_for_DebayerRandBatG_U0_full_n(start_for_DebayerRandBatG_U0_full_n),
        .start_once_reg(start_once_reg_8),
        .\trunc_ln870_1_i_reg_392_reg[14]_0 (p_0_in),
        .\x_phase_reg_387_reg[0]_0 (bayerPhase_c_U_n_7),
        .\y_fu_64_reg[10]_0 (\y_fu_64_reg[10] ));
  design_1_v_demosaic_0_0_DebayerRatBorBatR DebayerRatBorBatR_U0
       (.CO(CO),
        .D(bayerPhase_c1_dout),
        .DI(DI),
        .DebayerRatBorBatR_U0_ap_start(DebayerRatBorBatR_U0_ap_start),
        .DebayerRatBorBatR_U0_bayerPhase_c_write(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .Debayer_U0_ap_start(Debayer_U0_ap_start),
        .E(DebayerRatBorBatR_U0_n_86),
        .Q(Q),
        .\SRL_SIG_reg[0]_0 (\SRL_SIG_reg[0]_0 ),
        .\ap_CS_fsm_reg[0]_0 (DebayerRatBorBatR_U0_n_49),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_rst_n_inv),
        .ap_rst_n(ap_rst_n),
        .bayerPhase_c1_empty_n(bayerPhase_c1_empty_n),
        .bayerPhase_c_full_n(bayerPhase_c_full_n),
        .cmp59_i_reg_545(cmp59_i_reg_545),
        .\cmp59_i_reg_545_reg[0]_0 (\zext_ln274_reg_531_reg[15] [10:0]),
        .d0(imgG_dout),
        .full_n_reg(push_5),
        .\icmp_ln633_reg_2150_pp0_iter3_reg_reg[0] (DebayerRatBorBatR_U0_imgRB_din),
        .\icmp_ln643_reg_2154_reg[0] (\loopWidth_reg_541_reg[15] [10:0]),
        .imgG_empty_n(imgG_empty_n),
        .imgRB_full_n(imgRB_full_n),
        .\loopHeight_reg_441_reg[10]_0 (\loopHeight_reg_441_reg[10] ),
        .\loopWidth_reg_446_reg[10]_0 (\loopWidth_reg_446_reg[10] ),
        .\mOutPtr_reg[0] (start_once_reg_reg_0),
        .\p_0_0_0948_21437_i_fu_280_reg[0] (imgG_U_n_97),
        .\p_0_0_0948_21437_i_fu_280_reg[1] (imgG_U_n_96),
        .\p_0_0_0948_21437_i_fu_280_reg[2] (imgG_U_n_95),
        .\p_0_0_0948_21437_i_fu_280_reg[3] (imgG_U_n_94),
        .\p_0_0_0948_21437_i_fu_280_reg[4] (imgG_U_n_93),
        .\p_0_0_0948_21437_i_fu_280_reg[5] (imgG_U_n_92),
        .\p_0_0_0948_21437_i_fu_280_reg[6] (imgG_U_n_91),
        .\p_0_0_0948_21437_i_fu_280_reg[7] (imgG_U_n_90),
        .\p_0_0_0948_21437_i_fu_280_reg[8] (imgG_U_n_89),
        .\p_0_0_0948_21437_i_fu_280_reg[9] (imgG_U_n_88),
        .\p_0_0_0949_21434_i_fu_276_reg[0] (imgG_U_n_77),
        .\p_0_0_0949_21434_i_fu_276_reg[1] (imgG_U_n_76),
        .\p_0_0_0949_21434_i_fu_276_reg[2] (imgG_U_n_75),
        .\p_0_0_0949_21434_i_fu_276_reg[3] (imgG_U_n_74),
        .\p_0_0_0949_21434_i_fu_276_reg[4] (imgG_U_n_73),
        .\p_0_0_0949_21434_i_fu_276_reg[5] (imgG_U_n_72),
        .\p_0_0_0949_21434_i_fu_276_reg[6] (imgG_U_n_71),
        .\p_0_0_0949_21434_i_fu_276_reg[7] (imgG_U_n_70),
        .\p_0_0_0949_21434_i_fu_276_reg[8] (imgG_U_n_69),
        .\p_0_0_0949_21434_i_fu_276_reg[9] (imgG_U_n_7),
        .\p_0_0_0950_21431_i_fu_272_reg[0] (imgG_U_n_87),
        .\p_0_0_0950_21431_i_fu_272_reg[1] (imgG_U_n_86),
        .\p_0_0_0950_21431_i_fu_272_reg[2] (imgG_U_n_85),
        .\p_0_0_0950_21431_i_fu_272_reg[3] (imgG_U_n_84),
        .\p_0_0_0950_21431_i_fu_272_reg[4] (imgG_U_n_83),
        .\p_0_0_0950_21431_i_fu_272_reg[5] (imgG_U_n_82),
        .\p_0_0_0950_21431_i_fu_272_reg[6] (imgG_U_n_81),
        .\p_0_0_0950_21431_i_fu_272_reg[7] (imgG_U_n_80),
        .\p_0_0_0950_21431_i_fu_272_reg[8] (imgG_U_n_79),
        .\p_0_0_0950_21431_i_fu_272_reg[9] (imgG_U_n_78),
        .p_6_in(p_6_in_6),
        .p_6_in_1(p_6_in_4),
        .p_9_in(p_9_in_7),
        .pop__0(pop__0),
        .push(push_3),
        .push_2(push_0),
        .q1(\grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/lineBuffer_q1 ),
        .ram_reg_bram_1(\SRL_SIG_reg[1]_1 ),
        .ram_reg_bram_1_0(imgG_U_n_68),
        .start_for_DebayerRandBatG_U0_full_n(start_for_DebayerRandBatG_U0_full_n),
        .start_for_DebayerRatBorBatR_U0_full_n(start_for_DebayerRatBorBatR_U0_full_n),
        .start_for_ZipperRemoval_U0_full_n(start_for_ZipperRemoval_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_0(start_once_reg_8),
        .\y_fu_68_reg[10]_0 (\y_fu_68_reg[10] ));
  design_1_v_demosaic_0_0_fifo_w16_d2_S bayerPhase_c1_U
       (.D(D),
        .DebayerRatBorBatR_U0_bayerPhase_c_write(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .\SRL_SIG_reg[0][15] (DebayerG_U0_n_16),
        .\SRL_SIG_reg[1][15] (bayerPhase_c1_dout),
        .\addr_reg[0]_0 (ap_rst_n_inv),
        .ap_clk(ap_clk),
        .bayerPhase_c1_empty_n(bayerPhase_c1_empty_n),
        .bayerPhase_c1_full_n(bayerPhase_c1_full_n));
  design_1_v_demosaic_0_0_fifo_w16_d2_S_4 bayerPhase_c_U
       (.D(bayerPhase_c1_dout),
        .DebayerRandBatG_U0_ap_start(DebayerRandBatG_U0_ap_start),
        .DebayerRatBorBatR_U0_bayerPhase_c_write(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .\SRL_SIG_reg[1][0] (bayerPhase_c_U_n_7),
        .\SRL_SIG_reg[1][15] (p_0_in),
        .ap_clk(ap_clk),
        .bayerPhase_c_empty_n(bayerPhase_c_empty_n),
        .bayerPhase_c_full_n(bayerPhase_c_full_n),
        .full_n_reg_0(ap_rst_n_inv),
        .\mOutPtr_reg[1]_0 (DebayerRandBatG_U0_n_40),
        .\mOutPtr_reg[2]_0 (DebayerRandBatG_U0_n_5),
        .push(push_3));
  design_1_v_demosaic_0_0_fifo_w30_d2_S imgG_U
       (.D(DebayerG_U0_imgG_din),
        .E(DebayerRatBorBatR_U0_n_86),
        .Q(\SRL_SIG_reg[1]_1 ),
        .\SRL_SIG_reg[0][0] (DebayerG_U0_n_57),
        .\SRL_SIG_reg[0][1] (DebayerG_U0_n_56),
        .\SRL_SIG_reg[0][20] (DebayerG_U0_n_47),
        .\SRL_SIG_reg[0][21] (DebayerG_U0_n_46),
        .\SRL_SIG_reg[0][22] (DebayerG_U0_n_45),
        .\SRL_SIG_reg[0][23] (DebayerG_U0_n_44),
        .\SRL_SIG_reg[0][24] (DebayerG_U0_n_43),
        .\SRL_SIG_reg[0][25] (DebayerG_U0_n_42),
        .\SRL_SIG_reg[0][26] (DebayerG_U0_n_41),
        .\SRL_SIG_reg[0][27] (DebayerG_U0_n_40),
        .\SRL_SIG_reg[0][28] (DebayerG_U0_n_39),
        .\SRL_SIG_reg[0][29] (DebayerG_U0_n_38),
        .\SRL_SIG_reg[0][2] (DebayerG_U0_n_55),
        .\SRL_SIG_reg[0][3] (DebayerG_U0_n_54),
        .\SRL_SIG_reg[0][4] (DebayerG_U0_n_53),
        .\SRL_SIG_reg[0][5] (DebayerG_U0_n_52),
        .\SRL_SIG_reg[0][6] (DebayerG_U0_n_51),
        .\SRL_SIG_reg[0][7] (DebayerG_U0_n_50),
        .\SRL_SIG_reg[0][8] (DebayerG_U0_n_49),
        .\SRL_SIG_reg[0][9] (DebayerG_U0_n_48),
        .\SRL_SIG_reg[0]_0 (\SRL_SIG_reg[0]_0 ),
        .\SRL_SIG_reg[1][0] (imgG_U_n_87),
        .\SRL_SIG_reg[1][10] (imgG_U_n_77),
        .\SRL_SIG_reg[1][11] (imgG_U_n_76),
        .\SRL_SIG_reg[1][12] (imgG_U_n_75),
        .\SRL_SIG_reg[1][13] (imgG_U_n_74),
        .\SRL_SIG_reg[1][14] (imgG_U_n_73),
        .\SRL_SIG_reg[1][15] (imgG_U_n_72),
        .\SRL_SIG_reg[1][16] (imgG_U_n_71),
        .\SRL_SIG_reg[1][17] (imgG_U_n_70),
        .\SRL_SIG_reg[1][18] (imgG_U_n_69),
        .\SRL_SIG_reg[1][19] (imgG_U_n_7),
        .\SRL_SIG_reg[1][1] (imgG_U_n_86),
        .\SRL_SIG_reg[1][20] (imgG_U_n_97),
        .\SRL_SIG_reg[1][21] (imgG_U_n_96),
        .\SRL_SIG_reg[1][22] (imgG_U_n_95),
        .\SRL_SIG_reg[1][23] (imgG_U_n_94),
        .\SRL_SIG_reg[1][24] (imgG_U_n_93),
        .\SRL_SIG_reg[1][25] (imgG_U_n_92),
        .\SRL_SIG_reg[1][26] (imgG_U_n_91),
        .\SRL_SIG_reg[1][27] (imgG_U_n_90),
        .\SRL_SIG_reg[1][28] (imgG_U_n_89),
        .\SRL_SIG_reg[1][29] (imgG_U_n_88),
        .\SRL_SIG_reg[1][2] (imgG_U_n_85),
        .\SRL_SIG_reg[1][3] (imgG_U_n_84),
        .\SRL_SIG_reg[1][4] (imgG_U_n_83),
        .\SRL_SIG_reg[1][5] (imgG_U_n_82),
        .\SRL_SIG_reg[1][6] (imgG_U_n_81),
        .\SRL_SIG_reg[1][7] (imgG_U_n_80),
        .\SRL_SIG_reg[1][8] (imgG_U_n_79),
        .\SRL_SIG_reg[1][9] (imgG_U_n_78),
        .\addr_reg[0]_0 (imgG_U_n_68),
        .ap_clk(ap_clk),
        .cmp59_i_reg_545(cmp59_i_reg_545),
        .d0(imgG_dout),
        .imgG_empty_n(imgG_empty_n),
        .imgG_full_n(imgG_full_n),
        .\mOutPtr_reg[0]_0 (ap_rst_n_inv),
        .p_6_in(p_6_in_6),
        .p_9_in(p_9_in_7),
        .push(push_0),
        .q1(\grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/lineBuffer_q1 ));
  design_1_v_demosaic_0_0_fifo_w30_d2_S_5 imgRB_U
       (.D(DebayerRatBorBatR_U0_imgRB_din),
        .E(DebayerRandBatG_U0_n_38),
        .Q({imgRB_U_n_8,imgRB_U_n_9,imgRB_U_n_10,imgRB_U_n_11,imgRB_U_n_12,imgRB_U_n_13,imgRB_U_n_14,imgRB_U_n_15,imgRB_U_n_16,imgRB_U_n_17,imgRB_U_n_18,imgRB_U_n_19,imgRB_U_n_20,imgRB_U_n_21,imgRB_U_n_22,imgRB_U_n_23,imgRB_U_n_24,imgRB_U_n_25,imgRB_U_n_26,imgRB_U_n_27,imgRB_U_n_28,imgRB_U_n_29,imgRB_U_n_30,imgRB_U_n_31,imgRB_U_n_32,imgRB_U_n_33,imgRB_U_n_34,imgRB_U_n_35,imgRB_U_n_36,imgRB_U_n_37}),
        .\SRL_SIG_reg[0][29] ({imgRB_U_n_38,imgRB_U_n_39,imgRB_U_n_40,imgRB_U_n_41,imgRB_U_n_42,imgRB_U_n_43,imgRB_U_n_44,imgRB_U_n_45,imgRB_U_n_46,imgRB_U_n_47,imgRB_U_n_48,imgRB_U_n_49,imgRB_U_n_50,imgRB_U_n_51,imgRB_U_n_52,imgRB_U_n_53,imgRB_U_n_54,imgRB_U_n_55,imgRB_U_n_56,imgRB_U_n_57,imgRB_U_n_58,imgRB_U_n_59,imgRB_U_n_60,imgRB_U_n_61,imgRB_U_n_62,imgRB_U_n_63,imgRB_U_n_64,imgRB_U_n_65,imgRB_U_n_66,imgRB_U_n_67}),
        .\SRL_SIG_reg[1][0] (imgRB_U_n_97),
        .\SRL_SIG_reg[1][0]_0 (push_5),
        .\SRL_SIG_reg[1][10] (imgRB_U_n_87),
        .\SRL_SIG_reg[1][11] (imgRB_U_n_86),
        .\SRL_SIG_reg[1][12] (imgRB_U_n_85),
        .\SRL_SIG_reg[1][13] (imgRB_U_n_84),
        .\SRL_SIG_reg[1][14] (imgRB_U_n_83),
        .\SRL_SIG_reg[1][15] (imgRB_U_n_82),
        .\SRL_SIG_reg[1][16] (imgRB_U_n_81),
        .\SRL_SIG_reg[1][17] (imgRB_U_n_80),
        .\SRL_SIG_reg[1][18] (imgRB_U_n_79),
        .\SRL_SIG_reg[1][19] (imgRB_U_n_78),
        .\SRL_SIG_reg[1][1] (imgRB_U_n_96),
        .\SRL_SIG_reg[1][20] (imgRB_U_n_77),
        .\SRL_SIG_reg[1][21] (imgRB_U_n_76),
        .\SRL_SIG_reg[1][22] (imgRB_U_n_75),
        .\SRL_SIG_reg[1][23] (imgRB_U_n_74),
        .\SRL_SIG_reg[1][24] (imgRB_U_n_73),
        .\SRL_SIG_reg[1][25] (imgRB_U_n_72),
        .\SRL_SIG_reg[1][26] (imgRB_U_n_71),
        .\SRL_SIG_reg[1][27] (imgRB_U_n_70),
        .\SRL_SIG_reg[1][28] (imgRB_U_n_69),
        .\SRL_SIG_reg[1][29] (imgRB_U_n_7),
        .\SRL_SIG_reg[1][2] (imgRB_U_n_95),
        .\SRL_SIG_reg[1][3] (imgRB_U_n_94),
        .\SRL_SIG_reg[1][4] (imgRB_U_n_93),
        .\SRL_SIG_reg[1][5] (imgRB_U_n_92),
        .\SRL_SIG_reg[1][6] (imgRB_U_n_91),
        .\SRL_SIG_reg[1][7] (imgRB_U_n_90),
        .\SRL_SIG_reg[1][8] (imgRB_U_n_89),
        .\SRL_SIG_reg[1][9] (imgRB_U_n_88),
        .\addr_reg[0]_0 (imgRB_U_n_68),
        .\addr_reg[0]_1 (ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .cmp59_i_reg_465(cmp59_i_reg_465),
        .d0(imgRB_dout),
        .grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_imgRB_read(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_imgRB_read),
        .imgRB_empty_n(imgRB_empty_n),
        .imgRB_full_n(imgRB_full_n),
        .\mOutPtr_reg[0]_0 (ap_rst_n_inv),
        .p_6_in(p_6_in_1),
        .p_9_in(p_9_in_2),
        .q1(\grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/lineBuffer_q1 ));
  design_1_v_demosaic_0_0_start_for_DebayerRandBatG_U0 start_for_DebayerRandBatG_U0_U
       (.DebayerRandBatG_U0_ap_start(DebayerRandBatG_U0_ap_start),
        .E(DebayerRandBatG_U0_n_43),
        .ap_clk(ap_clk),
        .full_n_reg_0(ap_rst_n_inv),
        .p_6_in(p_6_in),
        .p_9_in(p_9_in),
        .start_for_DebayerRandBatG_U0_full_n(start_for_DebayerRandBatG_U0_full_n));
  design_1_v_demosaic_0_0_start_for_DebayerRatBorBatR_U0 start_for_DebayerRatBorBatR_U0_U
       (.DebayerRandBatG_U0_ap_start(DebayerRandBatG_U0_ap_start),
        .DebayerRatBorBatR_U0_ap_start(DebayerRatBorBatR_U0_ap_start),
        .Debayer_U0_ap_idle(Debayer_U0_ap_idle),
        .Debayer_U0_ap_start(Debayer_U0_ap_start),
        .Q(DebayerG_U0_n_19),
        .ap_clk(ap_clk),
        .int_ap_idle_i_3(DebayerRatBorBatR_U0_n_49),
        .int_ap_idle_i_3_0(DebayerRandBatG_U0_n_40),
        .\mOutPtr_reg[0]_0 (ap_rst_n_inv),
        .p_6_in(p_6_in_4),
        .pop__0(pop__0),
        .start_for_DebayerRandBatG_U0_full_n(start_for_DebayerRandBatG_U0_full_n),
        .start_for_DebayerRatBorBatR_U0_full_n(start_for_DebayerRatBorBatR_U0_full_n),
        .start_for_ZipperRemoval_U0_full_n(start_for_ZipperRemoval_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_0(start_once_reg_8),
        .start_once_reg_reg(start_for_DebayerRatBorBatR_U0_U_n_8),
        .\y_fu_74_reg[16] (start_once_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(DebayerG_U0_n_26),
        .Q(start_once_reg_reg_0),
        .R(ap_rst_n_inv));
endmodule

module design_1_v_demosaic_0_0_DebayerG
   (DOUTBDOUT,
    ap_rst_n_0,
    \ap_CS_fsm_reg[0]_0 ,
    \cmp84_reg_666_reg[0]_0 ,
    Q,
    \int_height_reg[15] ,
    CO,
    \int_width_reg[15] ,
    start_once_reg,
    push,
    Debayer_U0_ap_ready,
    empty_n_reg,
    \cmp84_reg_666_reg[0]_1 ,
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0 ,
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_0 ,
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_1 ,
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_2 ,
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_3 ,
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_4 ,
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_5 ,
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_6 ,
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_7 ,
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_8 ,
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_9 ,
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_10 ,
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_11 ,
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_12 ,
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_13 ,
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_14 ,
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_15 ,
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_16 ,
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_17 ,
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_18 ,
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_19 ,
    ap_clk,
    imgBayer_dout,
    D,
    \zext_ln274_reg_531_reg[15]_0 ,
    \loopHeight_reg_536_reg[7]_0 ,
    \loopWidth_reg_541_reg[15]_0 ,
    \loopWidth_reg_541_reg[7]_0 ,
    ap_rst_n,
    imgBayer_empty_n,
    imgG_full_n,
    \empty_146_fu_312_reg[0] ,
    \empty_146_fu_312_reg[1] ,
    \empty_146_fu_312_reg[2] ,
    \empty_146_fu_312_reg[3] ,
    \empty_146_fu_312_reg[4] ,
    \empty_146_fu_312_reg[5] ,
    \empty_146_fu_312_reg[6] ,
    \empty_146_fu_312_reg[7] ,
    \empty_146_fu_312_reg[8] ,
    \empty_146_fu_312_reg[9] ,
    ram_reg_bram_0,
    ram_reg_bram_0_0,
    addr,
    start_once_reg_reg_0,
    start_for_ZipperRemoval_U0_full_n,
    Debayer_U0_ap_start,
    start_for_DebayerRatBorBatR_U0_full_n,
    \y_fu_74_reg[16]_0 ,
    bayerPhase_c1_full_n,
    \loopHeight_reg_536_reg[16]_0 ,
    \loopWidth_reg_541_reg[16]_0 );
  output [9:0]DOUTBDOUT;
  output ap_rst_n_0;
  output \ap_CS_fsm_reg[0]_0 ;
  output \cmp84_reg_666_reg[0]_0 ;
  output [1:0]Q;
  output [0:0]\int_height_reg[15] ;
  output [0:0]CO;
  output [0:0]\int_width_reg[15] ;
  output start_once_reg;
  output push;
  output Debayer_U0_ap_ready;
  output empty_n_reg;
  output \cmp84_reg_666_reg[0]_1 ;
  output [9:0]\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0 ;
  output \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_0 ;
  output \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_1 ;
  output \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_2 ;
  output \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_3 ;
  output \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_4 ;
  output \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_5 ;
  output \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_6 ;
  output \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_7 ;
  output \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_8 ;
  output \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_9 ;
  output \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_10 ;
  output \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_11 ;
  output \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_12 ;
  output \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_13 ;
  output \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_14 ;
  output \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_15 ;
  output \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_16 ;
  output \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_17 ;
  output \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_18 ;
  output \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_19 ;
  input ap_clk;
  input [9:0]imgBayer_dout;
  input [15:0]D;
  input [15:0]\zext_ln274_reg_531_reg[15]_0 ;
  input [0:0]\loopHeight_reg_536_reg[7]_0 ;
  input [15:0]\loopWidth_reg_541_reg[15]_0 ;
  input [0:0]\loopWidth_reg_541_reg[7]_0 ;
  input ap_rst_n;
  input imgBayer_empty_n;
  input imgG_full_n;
  input \empty_146_fu_312_reg[0] ;
  input \empty_146_fu_312_reg[1] ;
  input \empty_146_fu_312_reg[2] ;
  input \empty_146_fu_312_reg[3] ;
  input \empty_146_fu_312_reg[4] ;
  input \empty_146_fu_312_reg[5] ;
  input \empty_146_fu_312_reg[6] ;
  input \empty_146_fu_312_reg[7] ;
  input \empty_146_fu_312_reg[8] ;
  input \empty_146_fu_312_reg[9] ;
  input [9:0]ram_reg_bram_0;
  input [9:0]ram_reg_bram_0_0;
  input [0:0]addr;
  input start_once_reg_reg_0;
  input start_for_ZipperRemoval_U0_full_n;
  input Debayer_U0_ap_start;
  input start_for_DebayerRatBorBatR_U0_full_n;
  input \y_fu_74_reg[16]_0 ;
  input bayerPhase_c1_full_n;
  input [0:0]\loopHeight_reg_536_reg[16]_0 ;
  input [0:0]\loopWidth_reg_541_reg[16]_0 ;

  wire [0:0]CO;
  wire [15:0]D;
  wire [9:0]DOUTBDOUT;
  wire Debayer_U0_ap_ready;
  wire Debayer_U0_ap_start;
  wire [1:0]Q;
  wire \SRL_SIG[0][19]_i_3_n_5 ;
  wire [0:0]addr;
  wire and226_cast_fu_377_p1;
  wire \ap_CS_fsm[2]_i_1__3_n_5 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_cache_i_1_n_5;
  wire ap_loop_exit_ready_pp0_iter9_reg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire bayerPhase_c1_full_n;
  wire cmp170_fu_393_p2;
  wire cmp170_reg_686;
  wire \cmp170_reg_686[0]_i_2_n_5 ;
  wire \cmp170_reg_686[0]_i_3_n_5 ;
  wire \cmp170_reg_686[0]_i_4_n_5 ;
  wire cmp689_fu_387_p2;
  wire cmp689_reg_681;
  wire \cmp689_reg_681[0]_i_2_n_5 ;
  wire \cmp689_reg_681[0]_i_3_n_5 ;
  wire cmp84_fu_357_p2;
  wire cmp84_fu_357_p2_carry__0_i_1_n_5;
  wire cmp84_fu_357_p2_carry_i_10_n_5;
  wire cmp84_fu_357_p2_carry_i_11_n_5;
  wire cmp84_fu_357_p2_carry_i_12_n_5;
  wire cmp84_fu_357_p2_carry_i_13_n_5;
  wire cmp84_fu_357_p2_carry_i_14_n_5;
  wire cmp84_fu_357_p2_carry_i_15_n_5;
  wire cmp84_fu_357_p2_carry_i_16_n_5;
  wire cmp84_fu_357_p2_carry_i_1_n_5;
  wire cmp84_fu_357_p2_carry_i_2_n_5;
  wire cmp84_fu_357_p2_carry_i_3_n_5;
  wire cmp84_fu_357_p2_carry_i_4_n_5;
  wire cmp84_fu_357_p2_carry_i_5_n_5;
  wire cmp84_fu_357_p2_carry_i_6_n_5;
  wire cmp84_fu_357_p2_carry_i_7_n_5;
  wire cmp84_fu_357_p2_carry_i_8_n_5;
  wire cmp84_fu_357_p2_carry_i_9_n_5;
  wire cmp84_fu_357_p2_carry_n_10;
  wire cmp84_fu_357_p2_carry_n_11;
  wire cmp84_fu_357_p2_carry_n_12;
  wire cmp84_fu_357_p2_carry_n_5;
  wire cmp84_fu_357_p2_carry_n_6;
  wire cmp84_fu_357_p2_carry_n_7;
  wire cmp84_fu_357_p2_carry_n_8;
  wire cmp84_fu_357_p2_carry_n_9;
  wire \cmp84_reg_666_reg[0]_0 ;
  wire \cmp84_reg_666_reg[0]_1 ;
  wire \empty_146_fu_312_reg[0] ;
  wire \empty_146_fu_312_reg[1] ;
  wire \empty_146_fu_312_reg[2] ;
  wire \empty_146_fu_312_reg[3] ;
  wire \empty_146_fu_312_reg[4] ;
  wire \empty_146_fu_312_reg[5] ;
  wire \empty_146_fu_312_reg[6] ;
  wire \empty_146_fu_312_reg[7] ;
  wire \empty_146_fu_312_reg[8] ;
  wire \empty_146_fu_312_reg[9] ;
  wire empty_n_reg;
  wire \flow_control_loop_pipe_sequential_init_U/ap_done_cache ;
  wire [14:10]g_reg_4263;
  wire grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg;
  wire grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_n_219;
  wire grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_n_220;
  wire grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_n_226;
  wire [9:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out;
  wire [9:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1;
  wire [9:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10;
  wire [9:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11;
  wire [9:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12;
  wire [9:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13;
  wire [9:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14;
  wire [9:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15;
  wire [9:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16;
  wire [9:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17;
  wire [9:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18;
  wire [9:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19;
  wire [9:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2;
  wire [9:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3;
  wire [9:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4;
  wire [9:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5;
  wire [9:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6;
  wire [9:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7;
  wire [9:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8;
  wire [9:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9;
  wire icmp_ln315_fu_286_p2_carry_i_1_n_5;
  wire icmp_ln315_fu_286_p2_carry_i_2_n_5;
  wire icmp_ln315_fu_286_p2_carry_i_3_n_5;
  wire icmp_ln315_fu_286_p2_carry_i_4_n_5;
  wire icmp_ln315_fu_286_p2_carry_i_5_n_5;
  wire icmp_ln315_fu_286_p2_carry_i_6_n_5;
  wire icmp_ln315_fu_286_p2_carry_n_10;
  wire icmp_ln315_fu_286_p2_carry_n_11;
  wire icmp_ln315_fu_286_p2_carry_n_12;
  wire icmp_ln315_fu_286_p2_carry_n_8;
  wire icmp_ln315_fu_286_p2_carry_n_9;
  wire icmp_ln439_reg_3865_pp0_iter9_reg;
  wire [9:0]\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0 ;
  wire \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_0 ;
  wire \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_1 ;
  wire \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_10 ;
  wire \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_11 ;
  wire \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_12 ;
  wire \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_13 ;
  wire \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_14 ;
  wire \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_15 ;
  wire \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_16 ;
  wire \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_17 ;
  wire \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_18 ;
  wire \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_19 ;
  wire \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_2 ;
  wire \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_3 ;
  wire \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_4 ;
  wire \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_5 ;
  wire \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_6 ;
  wire \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_7 ;
  wire \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_8 ;
  wire \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_9 ;
  wire [9:0]imgBayer_dout;
  wire imgBayer_empty_n;
  wire imgG_full_n;
  wire [0:0]\int_height_reg[15] ;
  wire [0:0]\int_width_reg[15] ;
  wire [15:0]loopHeight_fu_248_p2;
  wire loopHeight_fu_248_p2_carry__0_n_10;
  wire loopHeight_fu_248_p2_carry__0_n_11;
  wire loopHeight_fu_248_p2_carry__0_n_12;
  wire loopHeight_fu_248_p2_carry__0_n_6;
  wire loopHeight_fu_248_p2_carry__0_n_7;
  wire loopHeight_fu_248_p2_carry__0_n_8;
  wire loopHeight_fu_248_p2_carry__0_n_9;
  wire loopHeight_fu_248_p2_carry_n_10;
  wire loopHeight_fu_248_p2_carry_n_11;
  wire loopHeight_fu_248_p2_carry_n_12;
  wire loopHeight_fu_248_p2_carry_n_5;
  wire loopHeight_fu_248_p2_carry_n_6;
  wire loopHeight_fu_248_p2_carry_n_7;
  wire loopHeight_fu_248_p2_carry_n_8;
  wire loopHeight_fu_248_p2_carry_n_9;
  wire [16:0]loopHeight_reg_536;
  wire [0:0]\loopHeight_reg_536_reg[16]_0 ;
  wire [0:0]\loopHeight_reg_536_reg[7]_0 ;
  wire [15:0]loopWidth_fu_258_p2;
  wire loopWidth_fu_258_p2_carry__0_n_10;
  wire loopWidth_fu_258_p2_carry__0_n_11;
  wire loopWidth_fu_258_p2_carry__0_n_12;
  wire loopWidth_fu_258_p2_carry__0_n_6;
  wire loopWidth_fu_258_p2_carry__0_n_7;
  wire loopWidth_fu_258_p2_carry__0_n_8;
  wire loopWidth_fu_258_p2_carry__0_n_9;
  wire loopWidth_fu_258_p2_carry_n_10;
  wire loopWidth_fu_258_p2_carry_n_11;
  wire loopWidth_fu_258_p2_carry_n_12;
  wire loopWidth_fu_258_p2_carry_n_5;
  wire loopWidth_fu_258_p2_carry_n_6;
  wire loopWidth_fu_258_p2_carry_n_7;
  wire loopWidth_fu_258_p2_carry_n_8;
  wire loopWidth_fu_258_p2_carry_n_9;
  wire [16:0]loopWidth_reg_541;
  wire [15:0]\loopWidth_reg_541_reg[15]_0 ;
  wire [0:0]\loopWidth_reg_541_reg[16]_0 ;
  wire [0:0]\loopWidth_reg_541_reg[7]_0 ;
  wire [16:16]out_y_fu_367_p2;
  wire out_y_fu_367_p2_carry__0_i_1_n_5;
  wire out_y_fu_367_p2_carry__0_i_2_n_5;
  wire out_y_fu_367_p2_carry__0_i_3_n_5;
  wire out_y_fu_367_p2_carry__0_i_4_n_5;
  wire out_y_fu_367_p2_carry__0_i_5_n_5;
  wire out_y_fu_367_p2_carry__0_i_6_n_5;
  wire out_y_fu_367_p2_carry__0_i_7_n_5;
  wire out_y_fu_367_p2_carry__0_i_8_n_5;
  wire out_y_fu_367_p2_carry__0_n_10;
  wire out_y_fu_367_p2_carry__0_n_11;
  wire out_y_fu_367_p2_carry__0_n_12;
  wire out_y_fu_367_p2_carry__0_n_5;
  wire out_y_fu_367_p2_carry__0_n_6;
  wire out_y_fu_367_p2_carry__0_n_7;
  wire out_y_fu_367_p2_carry__0_n_8;
  wire out_y_fu_367_p2_carry__0_n_9;
  wire out_y_fu_367_p2_carry__1_i_1_n_5;
  wire out_y_fu_367_p2_carry_i_1_n_5;
  wire out_y_fu_367_p2_carry_i_2_n_5;
  wire out_y_fu_367_p2_carry_i_3_n_5;
  wire out_y_fu_367_p2_carry_i_4_n_5;
  wire out_y_fu_367_p2_carry_i_5_n_5;
  wire out_y_fu_367_p2_carry_i_6_n_5;
  wire out_y_fu_367_p2_carry_i_7_n_5;
  wire out_y_fu_367_p2_carry_n_10;
  wire out_y_fu_367_p2_carry_n_11;
  wire out_y_fu_367_p2_carry_n_12;
  wire out_y_fu_367_p2_carry_n_5;
  wire out_y_fu_367_p2_carry_n_6;
  wire out_y_fu_367_p2_carry_n_7;
  wire out_y_fu_367_p2_carry_n_8;
  wire out_y_fu_367_p2_carry_n_9;
  wire [16:16]out_y_reg_671;
  wire [9:0]p_lcssa50195052_fu_78;
  wire [9:0]p_lcssa50195052_load_reg_566;
  wire [9:0]p_lcssa50215054_fu_82;
  wire [9:0]p_lcssa50215054_load_reg_571;
  wire [9:0]p_lcssa50225056_fu_86;
  wire [9:0]p_lcssa50225056_load_reg_576;
  wire [9:0]p_lcssa50235058_fu_90;
  wire [9:0]p_lcssa50235058_load_reg_581;
  wire [9:0]p_lcssa50255060_fu_94;
  wire [9:0]p_lcssa50255060_load_reg_586;
  wire [9:0]p_lcssa50265062_fu_98;
  wire [9:0]p_lcssa50265062_load_reg_591;
  wire [9:0]p_lcssa50275064_fu_102;
  wire [9:0]p_lcssa50275064_load_reg_596;
  wire [9:0]p_lcssa50295066_fu_106;
  wire [9:0]p_lcssa50295066_load_reg_601;
  wire [9:0]p_lcssa50305068_fu_110;
  wire [9:0]p_lcssa50305068_load_reg_606;
  wire [9:0]p_lcssa50315070_fu_114;
  wire [9:0]p_lcssa50315070_load_reg_611;
  wire [9:0]p_lcssa50335072_fu_118;
  wire [9:0]p_lcssa50335072_load_reg_616;
  wire [9:0]p_lcssa50345074_fu_122;
  wire [9:0]p_lcssa50345074_load_reg_621;
  wire [9:0]p_lcssa50355076_fu_126;
  wire [9:0]p_lcssa50355076_load_reg_626;
  wire [9:0]p_lcssa50375078_fu_130;
  wire [9:0]p_lcssa50375078_load_reg_631;
  wire [9:0]p_lcssa50385080_fu_134;
  wire [9:0]p_lcssa50385080_load_reg_636;
  wire [9:0]p_lcssa51955201_fu_138;
  wire p_lcssa51955201_fu_1380;
  wire [9:0]p_lcssa51955201_load_reg_641;
  wire [9:0]p_lcssa51965203_fu_142;
  wire p_lcssa51965203_fu_1420;
  wire [9:0]p_lcssa51965203_load_reg_646;
  wire [9:0]p_lcssa51975205_fu_146;
  wire [9:0]p_lcssa51975205_load_reg_651;
  wire [9:0]p_lcssa51985207_fu_150;
  wire [9:0]p_lcssa51985207_load_reg_656;
  wire [9:0]p_lcssa51995209_fu_154;
  wire [9:0]p_lcssa51995209_load_reg_661;
  wire push;
  wire [9:0]ram_reg_bram_0;
  wire [9:0]ram_reg_bram_0_0;
  wire start_for_DebayerRatBorBatR_U0_full_n;
  wire start_for_ZipperRemoval_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1_n_5;
  wire start_once_reg_reg_0;
  wire [14:0]trunc_ln293_1_reg_551;
  wire x_phase_reg_546;
  wire [0:0]xor_fu_381_p2;
  wire [14:0]xor_reg_676;
  wire \y_7_reg_557_reg_n_5_[10] ;
  wire \y_7_reg_557_reg_n_5_[11] ;
  wire \y_7_reg_557_reg_n_5_[12] ;
  wire \y_7_reg_557_reg_n_5_[13] ;
  wire \y_7_reg_557_reg_n_5_[14] ;
  wire \y_7_reg_557_reg_n_5_[15] ;
  wire \y_7_reg_557_reg_n_5_[16] ;
  wire \y_7_reg_557_reg_n_5_[1] ;
  wire \y_7_reg_557_reg_n_5_[2] ;
  wire \y_7_reg_557_reg_n_5_[3] ;
  wire \y_7_reg_557_reg_n_5_[4] ;
  wire \y_7_reg_557_reg_n_5_[5] ;
  wire \y_7_reg_557_reg_n_5_[6] ;
  wire \y_7_reg_557_reg_n_5_[7] ;
  wire \y_7_reg_557_reg_n_5_[8] ;
  wire \y_7_reg_557_reg_n_5_[9] ;
  wire \y_fu_74[0]_i_2_n_5 ;
  wire [16:0]y_fu_74_reg;
  wire \y_fu_74_reg[0]_i_1_n_10 ;
  wire \y_fu_74_reg[0]_i_1_n_11 ;
  wire \y_fu_74_reg[0]_i_1_n_12 ;
  wire \y_fu_74_reg[0]_i_1_n_13 ;
  wire \y_fu_74_reg[0]_i_1_n_14 ;
  wire \y_fu_74_reg[0]_i_1_n_15 ;
  wire \y_fu_74_reg[0]_i_1_n_16 ;
  wire \y_fu_74_reg[0]_i_1_n_17 ;
  wire \y_fu_74_reg[0]_i_1_n_18 ;
  wire \y_fu_74_reg[0]_i_1_n_19 ;
  wire \y_fu_74_reg[0]_i_1_n_20 ;
  wire \y_fu_74_reg[0]_i_1_n_5 ;
  wire \y_fu_74_reg[0]_i_1_n_6 ;
  wire \y_fu_74_reg[0]_i_1_n_7 ;
  wire \y_fu_74_reg[0]_i_1_n_8 ;
  wire \y_fu_74_reg[0]_i_1_n_9 ;
  wire \y_fu_74_reg[16]_0 ;
  wire \y_fu_74_reg[16]_i_1_n_20 ;
  wire \y_fu_74_reg[8]_i_1_n_10 ;
  wire \y_fu_74_reg[8]_i_1_n_11 ;
  wire \y_fu_74_reg[8]_i_1_n_12 ;
  wire \y_fu_74_reg[8]_i_1_n_13 ;
  wire \y_fu_74_reg[8]_i_1_n_14 ;
  wire \y_fu_74_reg[8]_i_1_n_15 ;
  wire \y_fu_74_reg[8]_i_1_n_16 ;
  wire \y_fu_74_reg[8]_i_1_n_17 ;
  wire \y_fu_74_reg[8]_i_1_n_18 ;
  wire \y_fu_74_reg[8]_i_1_n_19 ;
  wire \y_fu_74_reg[8]_i_1_n_20 ;
  wire \y_fu_74_reg[8]_i_1_n_5 ;
  wire \y_fu_74_reg[8]_i_1_n_6 ;
  wire \y_fu_74_reg[8]_i_1_n_7 ;
  wire \y_fu_74_reg[8]_i_1_n_8 ;
  wire \y_fu_74_reg[8]_i_1_n_9 ;
  wire [15:0]zext_ln274_reg_531;
  wire [15:0]\zext_ln274_reg_531_reg[15]_0 ;
  wire [7:0]NLW_cmp84_fu_357_p2_carry_O_UNCONNECTED;
  wire [7:1]NLW_cmp84_fu_357_p2_carry__0_CO_UNCONNECTED;
  wire [7:0]NLW_cmp84_fu_357_p2_carry__0_O_UNCONNECTED;
  wire [7:6]NLW_icmp_ln315_fu_286_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln315_fu_286_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_out_y_fu_367_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_out_y_fu_367_p2_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_out_y_fu_367_p2_carry__1_CO_UNCONNECTED;
  wire [7:1]NLW_out_y_fu_367_p2_carry__1_O_UNCONNECTED;
  wire [7:0]\NLW_y_fu_74_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_y_fu_74_reg[16]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \SRL_SIG[0][19]_i_3 
       (.I0(g_reg_4263[10]),
        .I1(g_reg_4263[11]),
        .I2(g_reg_4263[12]),
        .I3(g_reg_4263[13]),
        .I4(g_reg_4263[14]),
        .I5(icmp_ln439_reg_3865_pp0_iter9_reg),
        .O(\SRL_SIG[0][19]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(Q[0]),
        .I2(CO),
        .I3(Q[1]),
        .O(ap_NS_fsm[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(Q[1]),
        .I1(CO),
        .O(\ap_CS_fsm[2]_i_1__3_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_i_1__3_n_5 ),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_0));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    ap_done_cache_i_1
       (.I0(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_n_220),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_n_219),
        .I2(ap_loop_exit_ready_pp0_iter9_reg),
        .I3(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I4(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .O(ap_done_cache_i_1_n_5));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cmp170_reg_686[0]_i_1 
       (.I0(\cmp170_reg_686[0]_i_2_n_5 ),
        .I1(\y_7_reg_557_reg_n_5_[2] ),
        .I2(\y_7_reg_557_reg_n_5_[1] ),
        .I3(\cmp170_reg_686[0]_i_3_n_5 ),
        .I4(\cmp170_reg_686[0]_i_4_n_5 ),
        .O(cmp170_fu_393_p2));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \cmp170_reg_686[0]_i_2 
       (.I0(\y_7_reg_557_reg_n_5_[4] ),
        .I1(\y_7_reg_557_reg_n_5_[3] ),
        .I2(and226_cast_fu_377_p1),
        .O(\cmp170_reg_686[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cmp170_reg_686[0]_i_3 
       (.I0(\y_7_reg_557_reg_n_5_[15] ),
        .I1(\y_7_reg_557_reg_n_5_[16] ),
        .I2(\y_7_reg_557_reg_n_5_[13] ),
        .I3(\y_7_reg_557_reg_n_5_[14] ),
        .I4(\y_7_reg_557_reg_n_5_[12] ),
        .I5(\y_7_reg_557_reg_n_5_[11] ),
        .O(\cmp170_reg_686[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cmp170_reg_686[0]_i_4 
       (.I0(\y_7_reg_557_reg_n_5_[9] ),
        .I1(\y_7_reg_557_reg_n_5_[10] ),
        .I2(\y_7_reg_557_reg_n_5_[7] ),
        .I3(\y_7_reg_557_reg_n_5_[8] ),
        .I4(\y_7_reg_557_reg_n_5_[6] ),
        .I5(\y_7_reg_557_reg_n_5_[5] ),
        .O(\cmp170_reg_686[0]_i_4_n_5 ));
  FDRE \cmp170_reg_686_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(cmp170_fu_393_p2),
        .Q(cmp170_reg_686),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0200000200000000)) 
    \cmp689_reg_681[0]_i_1 
       (.I0(\cmp689_reg_681[0]_i_2_n_5 ),
        .I1(trunc_ln293_1_reg_551[2]),
        .I2(trunc_ln293_1_reg_551[1]),
        .I3(and226_cast_fu_377_p1),
        .I4(trunc_ln293_1_reg_551[0]),
        .I5(\cmp689_reg_681[0]_i_3_n_5 ),
        .O(cmp689_fu_387_p2));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \cmp689_reg_681[0]_i_2 
       (.I0(trunc_ln293_1_reg_551[11]),
        .I1(trunc_ln293_1_reg_551[12]),
        .I2(trunc_ln293_1_reg_551[9]),
        .I3(trunc_ln293_1_reg_551[10]),
        .I4(trunc_ln293_1_reg_551[14]),
        .I5(trunc_ln293_1_reg_551[13]),
        .O(\cmp689_reg_681[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \cmp689_reg_681[0]_i_3 
       (.I0(trunc_ln293_1_reg_551[5]),
        .I1(trunc_ln293_1_reg_551[6]),
        .I2(trunc_ln293_1_reg_551[3]),
        .I3(trunc_ln293_1_reg_551[4]),
        .I4(trunc_ln293_1_reg_551[8]),
        .I5(trunc_ln293_1_reg_551[7]),
        .O(\cmp689_reg_681[0]_i_3_n_5 ));
  FDRE \cmp689_reg_681_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(cmp689_fu_387_p2),
        .Q(cmp689_reg_681),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 cmp84_fu_357_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({cmp84_fu_357_p2_carry_n_5,cmp84_fu_357_p2_carry_n_6,cmp84_fu_357_p2_carry_n_7,cmp84_fu_357_p2_carry_n_8,cmp84_fu_357_p2_carry_n_9,cmp84_fu_357_p2_carry_n_10,cmp84_fu_357_p2_carry_n_11,cmp84_fu_357_p2_carry_n_12}),
        .DI({cmp84_fu_357_p2_carry_i_1_n_5,cmp84_fu_357_p2_carry_i_2_n_5,cmp84_fu_357_p2_carry_i_3_n_5,cmp84_fu_357_p2_carry_i_4_n_5,cmp84_fu_357_p2_carry_i_5_n_5,cmp84_fu_357_p2_carry_i_6_n_5,cmp84_fu_357_p2_carry_i_7_n_5,cmp84_fu_357_p2_carry_i_8_n_5}),
        .O(NLW_cmp84_fu_357_p2_carry_O_UNCONNECTED[7:0]),
        .S({cmp84_fu_357_p2_carry_i_9_n_5,cmp84_fu_357_p2_carry_i_10_n_5,cmp84_fu_357_p2_carry_i_11_n_5,cmp84_fu_357_p2_carry_i_12_n_5,cmp84_fu_357_p2_carry_i_13_n_5,cmp84_fu_357_p2_carry_i_14_n_5,cmp84_fu_357_p2_carry_i_15_n_5,cmp84_fu_357_p2_carry_i_16_n_5}));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 cmp84_fu_357_p2_carry__0
       (.CI(cmp84_fu_357_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_cmp84_fu_357_p2_carry__0_CO_UNCONNECTED[7:1],cmp84_fu_357_p2}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_cmp84_fu_357_p2_carry__0_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,cmp84_fu_357_p2_carry__0_i_1_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    cmp84_fu_357_p2_carry__0_i_1
       (.I0(y_fu_74_reg[16]),
        .O(cmp84_fu_357_p2_carry__0_i_1_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp84_fu_357_p2_carry_i_1
       (.I0(zext_ln274_reg_531[14]),
        .I1(y_fu_74_reg[14]),
        .I2(y_fu_74_reg[15]),
        .I3(zext_ln274_reg_531[15]),
        .O(cmp84_fu_357_p2_carry_i_1_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp84_fu_357_p2_carry_i_10
       (.I0(zext_ln274_reg_531[12]),
        .I1(y_fu_74_reg[12]),
        .I2(zext_ln274_reg_531[13]),
        .I3(y_fu_74_reg[13]),
        .O(cmp84_fu_357_p2_carry_i_10_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp84_fu_357_p2_carry_i_11
       (.I0(zext_ln274_reg_531[10]),
        .I1(y_fu_74_reg[10]),
        .I2(zext_ln274_reg_531[11]),
        .I3(y_fu_74_reg[11]),
        .O(cmp84_fu_357_p2_carry_i_11_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp84_fu_357_p2_carry_i_12
       (.I0(zext_ln274_reg_531[8]),
        .I1(y_fu_74_reg[8]),
        .I2(zext_ln274_reg_531[9]),
        .I3(y_fu_74_reg[9]),
        .O(cmp84_fu_357_p2_carry_i_12_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp84_fu_357_p2_carry_i_13
       (.I0(zext_ln274_reg_531[6]),
        .I1(y_fu_74_reg[6]),
        .I2(zext_ln274_reg_531[7]),
        .I3(y_fu_74_reg[7]),
        .O(cmp84_fu_357_p2_carry_i_13_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp84_fu_357_p2_carry_i_14
       (.I0(zext_ln274_reg_531[4]),
        .I1(y_fu_74_reg[4]),
        .I2(zext_ln274_reg_531[5]),
        .I3(y_fu_74_reg[5]),
        .O(cmp84_fu_357_p2_carry_i_14_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp84_fu_357_p2_carry_i_15
       (.I0(zext_ln274_reg_531[2]),
        .I1(y_fu_74_reg[2]),
        .I2(zext_ln274_reg_531[3]),
        .I3(y_fu_74_reg[3]),
        .O(cmp84_fu_357_p2_carry_i_15_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp84_fu_357_p2_carry_i_16
       (.I0(zext_ln274_reg_531[0]),
        .I1(y_fu_74_reg[0]),
        .I2(zext_ln274_reg_531[1]),
        .I3(y_fu_74_reg[1]),
        .O(cmp84_fu_357_p2_carry_i_16_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp84_fu_357_p2_carry_i_2
       (.I0(zext_ln274_reg_531[12]),
        .I1(y_fu_74_reg[12]),
        .I2(y_fu_74_reg[13]),
        .I3(zext_ln274_reg_531[13]),
        .O(cmp84_fu_357_p2_carry_i_2_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp84_fu_357_p2_carry_i_3
       (.I0(zext_ln274_reg_531[10]),
        .I1(y_fu_74_reg[10]),
        .I2(y_fu_74_reg[11]),
        .I3(zext_ln274_reg_531[11]),
        .O(cmp84_fu_357_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp84_fu_357_p2_carry_i_4
       (.I0(zext_ln274_reg_531[8]),
        .I1(y_fu_74_reg[8]),
        .I2(y_fu_74_reg[9]),
        .I3(zext_ln274_reg_531[9]),
        .O(cmp84_fu_357_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp84_fu_357_p2_carry_i_5
       (.I0(zext_ln274_reg_531[6]),
        .I1(y_fu_74_reg[6]),
        .I2(y_fu_74_reg[7]),
        .I3(zext_ln274_reg_531[7]),
        .O(cmp84_fu_357_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp84_fu_357_p2_carry_i_6
       (.I0(zext_ln274_reg_531[4]),
        .I1(y_fu_74_reg[4]),
        .I2(y_fu_74_reg[5]),
        .I3(zext_ln274_reg_531[5]),
        .O(cmp84_fu_357_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp84_fu_357_p2_carry_i_7
       (.I0(zext_ln274_reg_531[2]),
        .I1(y_fu_74_reg[2]),
        .I2(y_fu_74_reg[3]),
        .I3(zext_ln274_reg_531[3]),
        .O(cmp84_fu_357_p2_carry_i_7_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp84_fu_357_p2_carry_i_8
       (.I0(zext_ln274_reg_531[0]),
        .I1(y_fu_74_reg[0]),
        .I2(y_fu_74_reg[1]),
        .I3(zext_ln274_reg_531[1]),
        .O(cmp84_fu_357_p2_carry_i_8_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp84_fu_357_p2_carry_i_9
       (.I0(zext_ln274_reg_531[14]),
        .I1(y_fu_74_reg[14]),
        .I2(zext_ln274_reg_531[15]),
        .I3(y_fu_74_reg[15]),
        .O(cmp84_fu_357_p2_carry_i_9_n_5));
  FDRE \cmp84_reg_666_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(cmp84_fu_357_p2),
        .Q(\cmp84_reg_666_reg[0]_0 ),
        .R(1'b0));
  design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4 grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184
       (.D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out),
        .DOUTBDOUT(DOUTBDOUT),
        .E(p_lcssa51965203_fu_1420),
        .Q(p_lcssa50235058_load_reg_581),
        .\SRL_SIG_reg[0][19] (\SRL_SIG[0][19]_i_3_n_5 ),
        .addr(addr),
        .\ap_CS_fsm_reg[1] ({ap_CS_fsm_state4,ap_CS_fsm_state3,Q[0]}),
        .\ap_CS_fsm_reg[2] ({ap_NS_fsm[3],ap_NS_fsm[1]}),
        .\ap_CS_fsm_reg[2]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_n_226),
        .ap_clk(ap_clk),
        .ap_done_cache(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_done_cache_reg(ap_done_cache_i_1_n_5),
        .ap_enable_reg_pp0_iter10_reg_0(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_n_219),
        .ap_loop_exit_ready_pp0_iter9_reg(ap_loop_exit_ready_pp0_iter9_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .clear(\ap_CS_fsm_reg[0]_0 ),
        .cmp170_reg_686(cmp170_reg_686),
        .cmp689_reg_681(cmp689_reg_681),
        .\cmp84_reg_666_reg[0] (\cmp84_reg_666_reg[0]_1 ),
        .\empty_127_fu_236_reg[9]_0 (p_lcssa51955201_load_reg_641),
        .\empty_128_fu_240_reg[9]_0 (p_lcssa51965203_load_reg_646),
        .\empty_129_fu_244_reg[9]_0 (p_lcssa51975205_load_reg_651),
        .\empty_130_fu_248_reg[9]_0 (p_lcssa51985207_load_reg_656),
        .\empty_131_fu_252_reg[9]_0 (p_lcssa51995209_load_reg_661),
        .\empty_132_fu_256_reg[9]_0 (p_lcssa50195052_load_reg_566),
        .\empty_133_fu_260_reg[9]_0 (p_lcssa50215054_load_reg_571),
        .\empty_134_fu_264_reg[9]_0 (p_lcssa50225056_load_reg_576),
        .\empty_136_fu_272_reg[9]_0 (p_lcssa50255060_load_reg_586),
        .\empty_137_fu_276_reg[9]_0 (p_lcssa50265062_load_reg_591),
        .\empty_138_fu_280_reg[9]_0 (p_lcssa50275064_load_reg_596),
        .\empty_139_fu_284_reg[9]_0 (p_lcssa50295066_load_reg_601),
        .\empty_140_fu_288_reg[9]_0 (p_lcssa50305068_load_reg_606),
        .\empty_141_fu_292_reg[9]_0 (p_lcssa50315070_load_reg_611),
        .\empty_142_fu_296_reg[9]_0 (p_lcssa50335072_load_reg_616),
        .\empty_143_fu_300_reg[9]_0 (p_lcssa50345074_load_reg_621),
        .\empty_144_fu_304_reg[9]_0 (p_lcssa50355076_load_reg_626),
        .\empty_145_fu_308_reg[9]_0 (p_lcssa50375078_load_reg_631),
        .\empty_146_fu_312_reg[0]_0 (\empty_146_fu_312_reg[0] ),
        .\empty_146_fu_312_reg[1]_0 (\empty_146_fu_312_reg[1] ),
        .\empty_146_fu_312_reg[2]_0 (\empty_146_fu_312_reg[2] ),
        .\empty_146_fu_312_reg[3]_0 (\empty_146_fu_312_reg[3] ),
        .\empty_146_fu_312_reg[4]_0 (\empty_146_fu_312_reg[4] ),
        .\empty_146_fu_312_reg[5]_0 (\empty_146_fu_312_reg[5] ),
        .\empty_146_fu_312_reg[6]_0 (\empty_146_fu_312_reg[6] ),
        .\empty_146_fu_312_reg[7]_0 (\empty_146_fu_312_reg[7] ),
        .\empty_146_fu_312_reg[8]_0 (\empty_146_fu_312_reg[8] ),
        .\empty_146_fu_312_reg[9]_0 (\empty_146_fu_312_reg[9] ),
        .\empty_146_fu_312_reg[9]_1 (p_lcssa50385080_load_reg_636),
        .\g_reg_4263_reg[14]_0 (g_reg_4263),
        .grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .\icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_0 (p_lcssa51955201_fu_1380),
        .\icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_1 (\cmp84_reg_666_reg[0]_0 ),
        .\icmp_ln318_reg_3809_reg[0]_0 (loopWidth_reg_541),
        .\icmp_ln328_reg_3813_reg[0]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_n_220),
        .\icmp_ln328_reg_3813_reg[0]_i_2 (\loopWidth_reg_541_reg[15]_0 ),
        .\icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_1 (xor_reg_676),
        .icmp_ln439_reg_3865_pp0_iter9_reg(icmp_ln439_reg_3865_pp0_iter9_reg),
        .\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_0 (\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0 ),
        .\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_1 (\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_0 ),
        .\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_10 (\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_9 ),
        .\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_11 (\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_10 ),
        .\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_12 (\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_11 ),
        .\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_13 (\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_12 ),
        .\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_14 (\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_13 ),
        .\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_15 (\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_14 ),
        .\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_16 (\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_15 ),
        .\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_17 (\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_16 ),
        .\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_18 (\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_17 ),
        .\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_19 (\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_18 ),
        .\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_2 (\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_1 ),
        .\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_20 (\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_19 ),
        .\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_3 (\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_2 ),
        .\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_4 (\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_3 ),
        .\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_5 (\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_4 ),
        .\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_6 (\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_5 ),
        .\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_7 (\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_6 ),
        .\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_8 (\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_7 ),
        .\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_9 (\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_8 ),
        .imgBayer_dout(imgBayer_dout),
        .imgBayer_empty_n(imgBayer_empty_n),
        .imgG_full_n(imgG_full_n),
        .out_y_reg_671(out_y_reg_671),
        .\p_load51_reg_3971_reg[9]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6),
        .\p_load52_reg_3965_reg[9]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7),
        .\p_load53_reg_3960_reg[9]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8),
        .\p_load54_reg_3955_reg[9]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9),
        .\p_load55_reg_3949_reg[9]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10),
        .\p_load56_reg_3944_reg[9]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11),
        .\p_load57_reg_3939_reg[9]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12),
        .\p_load58_reg_3933_reg[9]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13),
        .\p_load59_reg_3928_reg[9]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14),
        .\p_load60_reg_3923_reg[9]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15),
        .\p_load61_reg_3917_reg[9]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16),
        .\p_load62_reg_3912_reg[9]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17),
        .\p_load63_reg_3907_reg[9]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18),
        .\p_load64_reg_3901_reg[9]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19),
        .\p_load67_reg_3891_reg[9]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1),
        .\p_load69_reg_3886_reg[9]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2),
        .\p_load71_reg_3881_reg[9]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3),
        .\p_load73_reg_3876_reg[9]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4),
        .\p_load_reg_3976_reg[9]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5),
        .push(push),
        .ram_reg_bram_0(ram_reg_bram_0),
        .ram_reg_bram_0_0(ram_reg_bram_0_0),
        .x_phase_reg_546(x_phase_reg_546));
  FDRE #(
    .INIT(1'b0)) 
    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_n_226),
        .Q(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .R(ap_rst_n_0));
  CARRY8 icmp_ln315_fu_286_p2_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln315_fu_286_p2_carry_CO_UNCONNECTED[7:6],CO,icmp_ln315_fu_286_p2_carry_n_8,icmp_ln315_fu_286_p2_carry_n_9,icmp_ln315_fu_286_p2_carry_n_10,icmp_ln315_fu_286_p2_carry_n_11,icmp_ln315_fu_286_p2_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln315_fu_286_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,icmp_ln315_fu_286_p2_carry_i_1_n_5,icmp_ln315_fu_286_p2_carry_i_2_n_5,icmp_ln315_fu_286_p2_carry_i_3_n_5,icmp_ln315_fu_286_p2_carry_i_4_n_5,icmp_ln315_fu_286_p2_carry_i_5_n_5,icmp_ln315_fu_286_p2_carry_i_6_n_5}));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln315_fu_286_p2_carry_i_1
       (.I0(y_fu_74_reg[15]),
        .I1(loopHeight_reg_536[15]),
        .I2(y_fu_74_reg[16]),
        .I3(loopHeight_reg_536[16]),
        .O(icmp_ln315_fu_286_p2_carry_i_1_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln315_fu_286_p2_carry_i_2
       (.I0(y_fu_74_reg[12]),
        .I1(loopHeight_reg_536[12]),
        .I2(loopHeight_reg_536[14]),
        .I3(y_fu_74_reg[14]),
        .I4(loopHeight_reg_536[13]),
        .I5(y_fu_74_reg[13]),
        .O(icmp_ln315_fu_286_p2_carry_i_2_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln315_fu_286_p2_carry_i_3
       (.I0(y_fu_74_reg[9]),
        .I1(loopHeight_reg_536[9]),
        .I2(loopHeight_reg_536[11]),
        .I3(y_fu_74_reg[11]),
        .I4(loopHeight_reg_536[10]),
        .I5(y_fu_74_reg[10]),
        .O(icmp_ln315_fu_286_p2_carry_i_3_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln315_fu_286_p2_carry_i_4
       (.I0(y_fu_74_reg[6]),
        .I1(loopHeight_reg_536[6]),
        .I2(loopHeight_reg_536[8]),
        .I3(y_fu_74_reg[8]),
        .I4(loopHeight_reg_536[7]),
        .I5(y_fu_74_reg[7]),
        .O(icmp_ln315_fu_286_p2_carry_i_4_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln315_fu_286_p2_carry_i_5
       (.I0(y_fu_74_reg[3]),
        .I1(loopHeight_reg_536[3]),
        .I2(loopHeight_reg_536[5]),
        .I3(y_fu_74_reg[5]),
        .I4(loopHeight_reg_536[4]),
        .I5(y_fu_74_reg[4]),
        .O(icmp_ln315_fu_286_p2_carry_i_5_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln315_fu_286_p2_carry_i_6
       (.I0(y_fu_74_reg[0]),
        .I1(loopHeight_reg_536[0]),
        .I2(loopHeight_reg_536[2]),
        .I3(y_fu_74_reg[2]),
        .I4(loopHeight_reg_536[1]),
        .I5(y_fu_74_reg[1]),
        .O(icmp_ln315_fu_286_p2_carry_i_6_n_5));
  CARRY8 loopHeight_fu_248_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({loopHeight_fu_248_p2_carry_n_5,loopHeight_fu_248_p2_carry_n_6,loopHeight_fu_248_p2_carry_n_7,loopHeight_fu_248_p2_carry_n_8,loopHeight_fu_248_p2_carry_n_9,loopHeight_fu_248_p2_carry_n_10,loopHeight_fu_248_p2_carry_n_11,loopHeight_fu_248_p2_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\zext_ln274_reg_531_reg[15]_0 [1],1'b0}),
        .O(loopHeight_fu_248_p2[7:0]),
        .S({\zext_ln274_reg_531_reg[15]_0 [7:2],\loopHeight_reg_536_reg[7]_0 ,\zext_ln274_reg_531_reg[15]_0 [0]}));
  CARRY8 loopHeight_fu_248_p2_carry__0
       (.CI(loopHeight_fu_248_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({\int_height_reg[15] ,loopHeight_fu_248_p2_carry__0_n_6,loopHeight_fu_248_p2_carry__0_n_7,loopHeight_fu_248_p2_carry__0_n_8,loopHeight_fu_248_p2_carry__0_n_9,loopHeight_fu_248_p2_carry__0_n_10,loopHeight_fu_248_p2_carry__0_n_11,loopHeight_fu_248_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(loopHeight_fu_248_p2[15:8]),
        .S(\zext_ln274_reg_531_reg[15]_0 [15:8]));
  LUT3 #(
    .INIT(8'h80)) 
    \loopHeight_reg_536[16]_i_1 
       (.I0(Q[0]),
        .I1(\y_fu_74_reg[16]_0 ),
        .I2(bayerPhase_c1_full_n),
        .O(\ap_CS_fsm_reg[0]_0 ));
  FDRE \loopHeight_reg_536_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(loopHeight_fu_248_p2[0]),
        .Q(loopHeight_reg_536[0]),
        .R(1'b0));
  FDRE \loopHeight_reg_536_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(loopHeight_fu_248_p2[10]),
        .Q(loopHeight_reg_536[10]),
        .R(1'b0));
  FDRE \loopHeight_reg_536_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(loopHeight_fu_248_p2[11]),
        .Q(loopHeight_reg_536[11]),
        .R(1'b0));
  FDRE \loopHeight_reg_536_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(loopHeight_fu_248_p2[12]),
        .Q(loopHeight_reg_536[12]),
        .R(1'b0));
  FDRE \loopHeight_reg_536_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(loopHeight_fu_248_p2[13]),
        .Q(loopHeight_reg_536[13]),
        .R(1'b0));
  FDRE \loopHeight_reg_536_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(loopHeight_fu_248_p2[14]),
        .Q(loopHeight_reg_536[14]),
        .R(1'b0));
  FDRE \loopHeight_reg_536_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(loopHeight_fu_248_p2[15]),
        .Q(loopHeight_reg_536[15]),
        .R(1'b0));
  FDRE \loopHeight_reg_536_reg[16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\loopHeight_reg_536_reg[16]_0 ),
        .Q(loopHeight_reg_536[16]),
        .R(1'b0));
  FDRE \loopHeight_reg_536_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(loopHeight_fu_248_p2[1]),
        .Q(loopHeight_reg_536[1]),
        .R(1'b0));
  FDRE \loopHeight_reg_536_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(loopHeight_fu_248_p2[2]),
        .Q(loopHeight_reg_536[2]),
        .R(1'b0));
  FDRE \loopHeight_reg_536_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(loopHeight_fu_248_p2[3]),
        .Q(loopHeight_reg_536[3]),
        .R(1'b0));
  FDRE \loopHeight_reg_536_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(loopHeight_fu_248_p2[4]),
        .Q(loopHeight_reg_536[4]),
        .R(1'b0));
  FDRE \loopHeight_reg_536_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(loopHeight_fu_248_p2[5]),
        .Q(loopHeight_reg_536[5]),
        .R(1'b0));
  FDRE \loopHeight_reg_536_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(loopHeight_fu_248_p2[6]),
        .Q(loopHeight_reg_536[6]),
        .R(1'b0));
  FDRE \loopHeight_reg_536_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(loopHeight_fu_248_p2[7]),
        .Q(loopHeight_reg_536[7]),
        .R(1'b0));
  FDRE \loopHeight_reg_536_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(loopHeight_fu_248_p2[8]),
        .Q(loopHeight_reg_536[8]),
        .R(1'b0));
  FDRE \loopHeight_reg_536_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(loopHeight_fu_248_p2[9]),
        .Q(loopHeight_reg_536[9]),
        .R(1'b0));
  CARRY8 loopWidth_fu_258_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({loopWidth_fu_258_p2_carry_n_5,loopWidth_fu_258_p2_carry_n_6,loopWidth_fu_258_p2_carry_n_7,loopWidth_fu_258_p2_carry_n_8,loopWidth_fu_258_p2_carry_n_9,loopWidth_fu_258_p2_carry_n_10,loopWidth_fu_258_p2_carry_n_11,loopWidth_fu_258_p2_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\loopWidth_reg_541_reg[15]_0 [1],1'b0}),
        .O(loopWidth_fu_258_p2[7:0]),
        .S({\loopWidth_reg_541_reg[15]_0 [7:2],\loopWidth_reg_541_reg[7]_0 ,\loopWidth_reg_541_reg[15]_0 [0]}));
  CARRY8 loopWidth_fu_258_p2_carry__0
       (.CI(loopWidth_fu_258_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({\int_width_reg[15] ,loopWidth_fu_258_p2_carry__0_n_6,loopWidth_fu_258_p2_carry__0_n_7,loopWidth_fu_258_p2_carry__0_n_8,loopWidth_fu_258_p2_carry__0_n_9,loopWidth_fu_258_p2_carry__0_n_10,loopWidth_fu_258_p2_carry__0_n_11,loopWidth_fu_258_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(loopWidth_fu_258_p2[15:8]),
        .S(\loopWidth_reg_541_reg[15]_0 [15:8]));
  FDRE \loopWidth_reg_541_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(loopWidth_fu_258_p2[0]),
        .Q(loopWidth_reg_541[0]),
        .R(1'b0));
  FDRE \loopWidth_reg_541_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(loopWidth_fu_258_p2[10]),
        .Q(loopWidth_reg_541[10]),
        .R(1'b0));
  FDRE \loopWidth_reg_541_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(loopWidth_fu_258_p2[11]),
        .Q(loopWidth_reg_541[11]),
        .R(1'b0));
  FDRE \loopWidth_reg_541_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(loopWidth_fu_258_p2[12]),
        .Q(loopWidth_reg_541[12]),
        .R(1'b0));
  FDRE \loopWidth_reg_541_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(loopWidth_fu_258_p2[13]),
        .Q(loopWidth_reg_541[13]),
        .R(1'b0));
  FDRE \loopWidth_reg_541_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(loopWidth_fu_258_p2[14]),
        .Q(loopWidth_reg_541[14]),
        .R(1'b0));
  FDRE \loopWidth_reg_541_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(loopWidth_fu_258_p2[15]),
        .Q(loopWidth_reg_541[15]),
        .R(1'b0));
  FDRE \loopWidth_reg_541_reg[16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\loopWidth_reg_541_reg[16]_0 ),
        .Q(loopWidth_reg_541[16]),
        .R(1'b0));
  FDRE \loopWidth_reg_541_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(loopWidth_fu_258_p2[1]),
        .Q(loopWidth_reg_541[1]),
        .R(1'b0));
  FDRE \loopWidth_reg_541_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(loopWidth_fu_258_p2[2]),
        .Q(loopWidth_reg_541[2]),
        .R(1'b0));
  FDRE \loopWidth_reg_541_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(loopWidth_fu_258_p2[3]),
        .Q(loopWidth_reg_541[3]),
        .R(1'b0));
  FDRE \loopWidth_reg_541_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(loopWidth_fu_258_p2[4]),
        .Q(loopWidth_reg_541[4]),
        .R(1'b0));
  FDRE \loopWidth_reg_541_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(loopWidth_fu_258_p2[5]),
        .Q(loopWidth_reg_541[5]),
        .R(1'b0));
  FDRE \loopWidth_reg_541_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(loopWidth_fu_258_p2[6]),
        .Q(loopWidth_reg_541[6]),
        .R(1'b0));
  FDRE \loopWidth_reg_541_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(loopWidth_fu_258_p2[7]),
        .Q(loopWidth_reg_541[7]),
        .R(1'b0));
  FDRE \loopWidth_reg_541_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(loopWidth_fu_258_p2[8]),
        .Q(loopWidth_reg_541[8]),
        .R(1'b0));
  FDRE \loopWidth_reg_541_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(loopWidth_fu_258_p2[9]),
        .Q(loopWidth_reg_541[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 out_y_fu_367_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({out_y_fu_367_p2_carry_n_5,out_y_fu_367_p2_carry_n_6,out_y_fu_367_p2_carry_n_7,out_y_fu_367_p2_carry_n_8,out_y_fu_367_p2_carry_n_9,out_y_fu_367_p2_carry_n_10,out_y_fu_367_p2_carry_n_11,out_y_fu_367_p2_carry_n_12}),
        .DI({\y_7_reg_557_reg_n_5_[7] ,\y_7_reg_557_reg_n_5_[6] ,\y_7_reg_557_reg_n_5_[5] ,\y_7_reg_557_reg_n_5_[4] ,\y_7_reg_557_reg_n_5_[3] ,\y_7_reg_557_reg_n_5_[2] ,\y_7_reg_557_reg_n_5_[1] ,1'b0}),
        .O(NLW_out_y_fu_367_p2_carry_O_UNCONNECTED[7:0]),
        .S({out_y_fu_367_p2_carry_i_1_n_5,out_y_fu_367_p2_carry_i_2_n_5,out_y_fu_367_p2_carry_i_3_n_5,out_y_fu_367_p2_carry_i_4_n_5,out_y_fu_367_p2_carry_i_5_n_5,out_y_fu_367_p2_carry_i_6_n_5,out_y_fu_367_p2_carry_i_7_n_5,and226_cast_fu_377_p1}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 out_y_fu_367_p2_carry__0
       (.CI(out_y_fu_367_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({out_y_fu_367_p2_carry__0_n_5,out_y_fu_367_p2_carry__0_n_6,out_y_fu_367_p2_carry__0_n_7,out_y_fu_367_p2_carry__0_n_8,out_y_fu_367_p2_carry__0_n_9,out_y_fu_367_p2_carry__0_n_10,out_y_fu_367_p2_carry__0_n_11,out_y_fu_367_p2_carry__0_n_12}),
        .DI({\y_7_reg_557_reg_n_5_[15] ,\y_7_reg_557_reg_n_5_[14] ,\y_7_reg_557_reg_n_5_[13] ,\y_7_reg_557_reg_n_5_[12] ,\y_7_reg_557_reg_n_5_[11] ,\y_7_reg_557_reg_n_5_[10] ,\y_7_reg_557_reg_n_5_[9] ,\y_7_reg_557_reg_n_5_[8] }),
        .O(NLW_out_y_fu_367_p2_carry__0_O_UNCONNECTED[7:0]),
        .S({out_y_fu_367_p2_carry__0_i_1_n_5,out_y_fu_367_p2_carry__0_i_2_n_5,out_y_fu_367_p2_carry__0_i_3_n_5,out_y_fu_367_p2_carry__0_i_4_n_5,out_y_fu_367_p2_carry__0_i_5_n_5,out_y_fu_367_p2_carry__0_i_6_n_5,out_y_fu_367_p2_carry__0_i_7_n_5,out_y_fu_367_p2_carry__0_i_8_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    out_y_fu_367_p2_carry__0_i_1
       (.I0(\y_7_reg_557_reg_n_5_[15] ),
        .O(out_y_fu_367_p2_carry__0_i_1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    out_y_fu_367_p2_carry__0_i_2
       (.I0(\y_7_reg_557_reg_n_5_[14] ),
        .O(out_y_fu_367_p2_carry__0_i_2_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    out_y_fu_367_p2_carry__0_i_3
       (.I0(\y_7_reg_557_reg_n_5_[13] ),
        .O(out_y_fu_367_p2_carry__0_i_3_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    out_y_fu_367_p2_carry__0_i_4
       (.I0(\y_7_reg_557_reg_n_5_[12] ),
        .O(out_y_fu_367_p2_carry__0_i_4_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    out_y_fu_367_p2_carry__0_i_5
       (.I0(\y_7_reg_557_reg_n_5_[11] ),
        .O(out_y_fu_367_p2_carry__0_i_5_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    out_y_fu_367_p2_carry__0_i_6
       (.I0(\y_7_reg_557_reg_n_5_[10] ),
        .O(out_y_fu_367_p2_carry__0_i_6_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    out_y_fu_367_p2_carry__0_i_7
       (.I0(\y_7_reg_557_reg_n_5_[9] ),
        .O(out_y_fu_367_p2_carry__0_i_7_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    out_y_fu_367_p2_carry__0_i_8
       (.I0(\y_7_reg_557_reg_n_5_[8] ),
        .O(out_y_fu_367_p2_carry__0_i_8_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 out_y_fu_367_p2_carry__1
       (.CI(out_y_fu_367_p2_carry__0_n_5),
        .CI_TOP(1'b0),
        .CO(NLW_out_y_fu_367_p2_carry__1_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_out_y_fu_367_p2_carry__1_O_UNCONNECTED[7:1],out_y_fu_367_p2}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out_y_fu_367_p2_carry__1_i_1_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    out_y_fu_367_p2_carry__1_i_1
       (.I0(\y_7_reg_557_reg_n_5_[16] ),
        .O(out_y_fu_367_p2_carry__1_i_1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    out_y_fu_367_p2_carry_i_1
       (.I0(\y_7_reg_557_reg_n_5_[7] ),
        .O(out_y_fu_367_p2_carry_i_1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    out_y_fu_367_p2_carry_i_2
       (.I0(\y_7_reg_557_reg_n_5_[6] ),
        .O(out_y_fu_367_p2_carry_i_2_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    out_y_fu_367_p2_carry_i_3
       (.I0(\y_7_reg_557_reg_n_5_[5] ),
        .O(out_y_fu_367_p2_carry_i_3_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    out_y_fu_367_p2_carry_i_4
       (.I0(\y_7_reg_557_reg_n_5_[4] ),
        .O(out_y_fu_367_p2_carry_i_4_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    out_y_fu_367_p2_carry_i_5
       (.I0(\y_7_reg_557_reg_n_5_[3] ),
        .O(out_y_fu_367_p2_carry_i_5_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    out_y_fu_367_p2_carry_i_6
       (.I0(\y_7_reg_557_reg_n_5_[2] ),
        .O(out_y_fu_367_p2_carry_i_6_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    out_y_fu_367_p2_carry_i_7
       (.I0(\y_7_reg_557_reg_n_5_[1] ),
        .O(out_y_fu_367_p2_carry_i_7_n_5));
  FDRE \out_y_reg_671_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_y_fu_367_p2),
        .Q(out_y_reg_671),
        .R(1'b0));
  FDRE \p_lcssa50195052_fu_78_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19[0]),
        .Q(p_lcssa50195052_fu_78[0]),
        .R(1'b0));
  FDRE \p_lcssa50195052_fu_78_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19[1]),
        .Q(p_lcssa50195052_fu_78[1]),
        .R(1'b0));
  FDRE \p_lcssa50195052_fu_78_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19[2]),
        .Q(p_lcssa50195052_fu_78[2]),
        .R(1'b0));
  FDRE \p_lcssa50195052_fu_78_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19[3]),
        .Q(p_lcssa50195052_fu_78[3]),
        .R(1'b0));
  FDRE \p_lcssa50195052_fu_78_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19[4]),
        .Q(p_lcssa50195052_fu_78[4]),
        .R(1'b0));
  FDRE \p_lcssa50195052_fu_78_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19[5]),
        .Q(p_lcssa50195052_fu_78[5]),
        .R(1'b0));
  FDRE \p_lcssa50195052_fu_78_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19[6]),
        .Q(p_lcssa50195052_fu_78[6]),
        .R(1'b0));
  FDRE \p_lcssa50195052_fu_78_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19[7]),
        .Q(p_lcssa50195052_fu_78[7]),
        .R(1'b0));
  FDRE \p_lcssa50195052_fu_78_reg[8] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19[8]),
        .Q(p_lcssa50195052_fu_78[8]),
        .R(1'b0));
  FDRE \p_lcssa50195052_fu_78_reg[9] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19[9]),
        .Q(p_lcssa50195052_fu_78[9]),
        .R(1'b0));
  FDRE \p_lcssa50195052_load_reg_566_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50195052_fu_78[0]),
        .Q(p_lcssa50195052_load_reg_566[0]),
        .R(1'b0));
  FDRE \p_lcssa50195052_load_reg_566_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50195052_fu_78[1]),
        .Q(p_lcssa50195052_load_reg_566[1]),
        .R(1'b0));
  FDRE \p_lcssa50195052_load_reg_566_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50195052_fu_78[2]),
        .Q(p_lcssa50195052_load_reg_566[2]),
        .R(1'b0));
  FDRE \p_lcssa50195052_load_reg_566_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50195052_fu_78[3]),
        .Q(p_lcssa50195052_load_reg_566[3]),
        .R(1'b0));
  FDRE \p_lcssa50195052_load_reg_566_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50195052_fu_78[4]),
        .Q(p_lcssa50195052_load_reg_566[4]),
        .R(1'b0));
  FDRE \p_lcssa50195052_load_reg_566_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50195052_fu_78[5]),
        .Q(p_lcssa50195052_load_reg_566[5]),
        .R(1'b0));
  FDRE \p_lcssa50195052_load_reg_566_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50195052_fu_78[6]),
        .Q(p_lcssa50195052_load_reg_566[6]),
        .R(1'b0));
  FDRE \p_lcssa50195052_load_reg_566_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50195052_fu_78[7]),
        .Q(p_lcssa50195052_load_reg_566[7]),
        .R(1'b0));
  FDRE \p_lcssa50195052_load_reg_566_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50195052_fu_78[8]),
        .Q(p_lcssa50195052_load_reg_566[8]),
        .R(1'b0));
  FDRE \p_lcssa50195052_load_reg_566_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50195052_fu_78[9]),
        .Q(p_lcssa50195052_load_reg_566[9]),
        .R(1'b0));
  FDRE \p_lcssa50215054_fu_82_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18[0]),
        .Q(p_lcssa50215054_fu_82[0]),
        .R(1'b0));
  FDRE \p_lcssa50215054_fu_82_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18[1]),
        .Q(p_lcssa50215054_fu_82[1]),
        .R(1'b0));
  FDRE \p_lcssa50215054_fu_82_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18[2]),
        .Q(p_lcssa50215054_fu_82[2]),
        .R(1'b0));
  FDRE \p_lcssa50215054_fu_82_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18[3]),
        .Q(p_lcssa50215054_fu_82[3]),
        .R(1'b0));
  FDRE \p_lcssa50215054_fu_82_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18[4]),
        .Q(p_lcssa50215054_fu_82[4]),
        .R(1'b0));
  FDRE \p_lcssa50215054_fu_82_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18[5]),
        .Q(p_lcssa50215054_fu_82[5]),
        .R(1'b0));
  FDRE \p_lcssa50215054_fu_82_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18[6]),
        .Q(p_lcssa50215054_fu_82[6]),
        .R(1'b0));
  FDRE \p_lcssa50215054_fu_82_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18[7]),
        .Q(p_lcssa50215054_fu_82[7]),
        .R(1'b0));
  FDRE \p_lcssa50215054_fu_82_reg[8] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18[8]),
        .Q(p_lcssa50215054_fu_82[8]),
        .R(1'b0));
  FDRE \p_lcssa50215054_fu_82_reg[9] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18[9]),
        .Q(p_lcssa50215054_fu_82[9]),
        .R(1'b0));
  FDRE \p_lcssa50215054_load_reg_571_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50215054_fu_82[0]),
        .Q(p_lcssa50215054_load_reg_571[0]),
        .R(1'b0));
  FDRE \p_lcssa50215054_load_reg_571_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50215054_fu_82[1]),
        .Q(p_lcssa50215054_load_reg_571[1]),
        .R(1'b0));
  FDRE \p_lcssa50215054_load_reg_571_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50215054_fu_82[2]),
        .Q(p_lcssa50215054_load_reg_571[2]),
        .R(1'b0));
  FDRE \p_lcssa50215054_load_reg_571_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50215054_fu_82[3]),
        .Q(p_lcssa50215054_load_reg_571[3]),
        .R(1'b0));
  FDRE \p_lcssa50215054_load_reg_571_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50215054_fu_82[4]),
        .Q(p_lcssa50215054_load_reg_571[4]),
        .R(1'b0));
  FDRE \p_lcssa50215054_load_reg_571_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50215054_fu_82[5]),
        .Q(p_lcssa50215054_load_reg_571[5]),
        .R(1'b0));
  FDRE \p_lcssa50215054_load_reg_571_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50215054_fu_82[6]),
        .Q(p_lcssa50215054_load_reg_571[6]),
        .R(1'b0));
  FDRE \p_lcssa50215054_load_reg_571_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50215054_fu_82[7]),
        .Q(p_lcssa50215054_load_reg_571[7]),
        .R(1'b0));
  FDRE \p_lcssa50215054_load_reg_571_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50215054_fu_82[8]),
        .Q(p_lcssa50215054_load_reg_571[8]),
        .R(1'b0));
  FDRE \p_lcssa50215054_load_reg_571_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50215054_fu_82[9]),
        .Q(p_lcssa50215054_load_reg_571[9]),
        .R(1'b0));
  FDRE \p_lcssa50225056_fu_86_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17[0]),
        .Q(p_lcssa50225056_fu_86[0]),
        .R(1'b0));
  FDRE \p_lcssa50225056_fu_86_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17[1]),
        .Q(p_lcssa50225056_fu_86[1]),
        .R(1'b0));
  FDRE \p_lcssa50225056_fu_86_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17[2]),
        .Q(p_lcssa50225056_fu_86[2]),
        .R(1'b0));
  FDRE \p_lcssa50225056_fu_86_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17[3]),
        .Q(p_lcssa50225056_fu_86[3]),
        .R(1'b0));
  FDRE \p_lcssa50225056_fu_86_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17[4]),
        .Q(p_lcssa50225056_fu_86[4]),
        .R(1'b0));
  FDRE \p_lcssa50225056_fu_86_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17[5]),
        .Q(p_lcssa50225056_fu_86[5]),
        .R(1'b0));
  FDRE \p_lcssa50225056_fu_86_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17[6]),
        .Q(p_lcssa50225056_fu_86[6]),
        .R(1'b0));
  FDRE \p_lcssa50225056_fu_86_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17[7]),
        .Q(p_lcssa50225056_fu_86[7]),
        .R(1'b0));
  FDRE \p_lcssa50225056_fu_86_reg[8] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17[8]),
        .Q(p_lcssa50225056_fu_86[8]),
        .R(1'b0));
  FDRE \p_lcssa50225056_fu_86_reg[9] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17[9]),
        .Q(p_lcssa50225056_fu_86[9]),
        .R(1'b0));
  FDRE \p_lcssa50225056_load_reg_576_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50225056_fu_86[0]),
        .Q(p_lcssa50225056_load_reg_576[0]),
        .R(1'b0));
  FDRE \p_lcssa50225056_load_reg_576_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50225056_fu_86[1]),
        .Q(p_lcssa50225056_load_reg_576[1]),
        .R(1'b0));
  FDRE \p_lcssa50225056_load_reg_576_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50225056_fu_86[2]),
        .Q(p_lcssa50225056_load_reg_576[2]),
        .R(1'b0));
  FDRE \p_lcssa50225056_load_reg_576_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50225056_fu_86[3]),
        .Q(p_lcssa50225056_load_reg_576[3]),
        .R(1'b0));
  FDRE \p_lcssa50225056_load_reg_576_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50225056_fu_86[4]),
        .Q(p_lcssa50225056_load_reg_576[4]),
        .R(1'b0));
  FDRE \p_lcssa50225056_load_reg_576_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50225056_fu_86[5]),
        .Q(p_lcssa50225056_load_reg_576[5]),
        .R(1'b0));
  FDRE \p_lcssa50225056_load_reg_576_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50225056_fu_86[6]),
        .Q(p_lcssa50225056_load_reg_576[6]),
        .R(1'b0));
  FDRE \p_lcssa50225056_load_reg_576_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50225056_fu_86[7]),
        .Q(p_lcssa50225056_load_reg_576[7]),
        .R(1'b0));
  FDRE \p_lcssa50225056_load_reg_576_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50225056_fu_86[8]),
        .Q(p_lcssa50225056_load_reg_576[8]),
        .R(1'b0));
  FDRE \p_lcssa50225056_load_reg_576_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50225056_fu_86[9]),
        .Q(p_lcssa50225056_load_reg_576[9]),
        .R(1'b0));
  FDRE \p_lcssa50235058_fu_90_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16[0]),
        .Q(p_lcssa50235058_fu_90[0]),
        .R(1'b0));
  FDRE \p_lcssa50235058_fu_90_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16[1]),
        .Q(p_lcssa50235058_fu_90[1]),
        .R(1'b0));
  FDRE \p_lcssa50235058_fu_90_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16[2]),
        .Q(p_lcssa50235058_fu_90[2]),
        .R(1'b0));
  FDRE \p_lcssa50235058_fu_90_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16[3]),
        .Q(p_lcssa50235058_fu_90[3]),
        .R(1'b0));
  FDRE \p_lcssa50235058_fu_90_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16[4]),
        .Q(p_lcssa50235058_fu_90[4]),
        .R(1'b0));
  FDRE \p_lcssa50235058_fu_90_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16[5]),
        .Q(p_lcssa50235058_fu_90[5]),
        .R(1'b0));
  FDRE \p_lcssa50235058_fu_90_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16[6]),
        .Q(p_lcssa50235058_fu_90[6]),
        .R(1'b0));
  FDRE \p_lcssa50235058_fu_90_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16[7]),
        .Q(p_lcssa50235058_fu_90[7]),
        .R(1'b0));
  FDRE \p_lcssa50235058_fu_90_reg[8] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16[8]),
        .Q(p_lcssa50235058_fu_90[8]),
        .R(1'b0));
  FDRE \p_lcssa50235058_fu_90_reg[9] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16[9]),
        .Q(p_lcssa50235058_fu_90[9]),
        .R(1'b0));
  FDRE \p_lcssa50235058_load_reg_581_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50235058_fu_90[0]),
        .Q(p_lcssa50235058_load_reg_581[0]),
        .R(1'b0));
  FDRE \p_lcssa50235058_load_reg_581_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50235058_fu_90[1]),
        .Q(p_lcssa50235058_load_reg_581[1]),
        .R(1'b0));
  FDRE \p_lcssa50235058_load_reg_581_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50235058_fu_90[2]),
        .Q(p_lcssa50235058_load_reg_581[2]),
        .R(1'b0));
  FDRE \p_lcssa50235058_load_reg_581_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50235058_fu_90[3]),
        .Q(p_lcssa50235058_load_reg_581[3]),
        .R(1'b0));
  FDRE \p_lcssa50235058_load_reg_581_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50235058_fu_90[4]),
        .Q(p_lcssa50235058_load_reg_581[4]),
        .R(1'b0));
  FDRE \p_lcssa50235058_load_reg_581_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50235058_fu_90[5]),
        .Q(p_lcssa50235058_load_reg_581[5]),
        .R(1'b0));
  FDRE \p_lcssa50235058_load_reg_581_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50235058_fu_90[6]),
        .Q(p_lcssa50235058_load_reg_581[6]),
        .R(1'b0));
  FDRE \p_lcssa50235058_load_reg_581_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50235058_fu_90[7]),
        .Q(p_lcssa50235058_load_reg_581[7]),
        .R(1'b0));
  FDRE \p_lcssa50235058_load_reg_581_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50235058_fu_90[8]),
        .Q(p_lcssa50235058_load_reg_581[8]),
        .R(1'b0));
  FDRE \p_lcssa50235058_load_reg_581_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50235058_fu_90[9]),
        .Q(p_lcssa50235058_load_reg_581[9]),
        .R(1'b0));
  FDRE \p_lcssa50255060_fu_94_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15[0]),
        .Q(p_lcssa50255060_fu_94[0]),
        .R(1'b0));
  FDRE \p_lcssa50255060_fu_94_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15[1]),
        .Q(p_lcssa50255060_fu_94[1]),
        .R(1'b0));
  FDRE \p_lcssa50255060_fu_94_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15[2]),
        .Q(p_lcssa50255060_fu_94[2]),
        .R(1'b0));
  FDRE \p_lcssa50255060_fu_94_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15[3]),
        .Q(p_lcssa50255060_fu_94[3]),
        .R(1'b0));
  FDRE \p_lcssa50255060_fu_94_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15[4]),
        .Q(p_lcssa50255060_fu_94[4]),
        .R(1'b0));
  FDRE \p_lcssa50255060_fu_94_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15[5]),
        .Q(p_lcssa50255060_fu_94[5]),
        .R(1'b0));
  FDRE \p_lcssa50255060_fu_94_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15[6]),
        .Q(p_lcssa50255060_fu_94[6]),
        .R(1'b0));
  FDRE \p_lcssa50255060_fu_94_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15[7]),
        .Q(p_lcssa50255060_fu_94[7]),
        .R(1'b0));
  FDRE \p_lcssa50255060_fu_94_reg[8] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15[8]),
        .Q(p_lcssa50255060_fu_94[8]),
        .R(1'b0));
  FDRE \p_lcssa50255060_fu_94_reg[9] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15[9]),
        .Q(p_lcssa50255060_fu_94[9]),
        .R(1'b0));
  FDRE \p_lcssa50255060_load_reg_586_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50255060_fu_94[0]),
        .Q(p_lcssa50255060_load_reg_586[0]),
        .R(1'b0));
  FDRE \p_lcssa50255060_load_reg_586_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50255060_fu_94[1]),
        .Q(p_lcssa50255060_load_reg_586[1]),
        .R(1'b0));
  FDRE \p_lcssa50255060_load_reg_586_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50255060_fu_94[2]),
        .Q(p_lcssa50255060_load_reg_586[2]),
        .R(1'b0));
  FDRE \p_lcssa50255060_load_reg_586_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50255060_fu_94[3]),
        .Q(p_lcssa50255060_load_reg_586[3]),
        .R(1'b0));
  FDRE \p_lcssa50255060_load_reg_586_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50255060_fu_94[4]),
        .Q(p_lcssa50255060_load_reg_586[4]),
        .R(1'b0));
  FDRE \p_lcssa50255060_load_reg_586_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50255060_fu_94[5]),
        .Q(p_lcssa50255060_load_reg_586[5]),
        .R(1'b0));
  FDRE \p_lcssa50255060_load_reg_586_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50255060_fu_94[6]),
        .Q(p_lcssa50255060_load_reg_586[6]),
        .R(1'b0));
  FDRE \p_lcssa50255060_load_reg_586_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50255060_fu_94[7]),
        .Q(p_lcssa50255060_load_reg_586[7]),
        .R(1'b0));
  FDRE \p_lcssa50255060_load_reg_586_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50255060_fu_94[8]),
        .Q(p_lcssa50255060_load_reg_586[8]),
        .R(1'b0));
  FDRE \p_lcssa50255060_load_reg_586_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50255060_fu_94[9]),
        .Q(p_lcssa50255060_load_reg_586[9]),
        .R(1'b0));
  FDRE \p_lcssa50265062_fu_98_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14[0]),
        .Q(p_lcssa50265062_fu_98[0]),
        .R(1'b0));
  FDRE \p_lcssa50265062_fu_98_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14[1]),
        .Q(p_lcssa50265062_fu_98[1]),
        .R(1'b0));
  FDRE \p_lcssa50265062_fu_98_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14[2]),
        .Q(p_lcssa50265062_fu_98[2]),
        .R(1'b0));
  FDRE \p_lcssa50265062_fu_98_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14[3]),
        .Q(p_lcssa50265062_fu_98[3]),
        .R(1'b0));
  FDRE \p_lcssa50265062_fu_98_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14[4]),
        .Q(p_lcssa50265062_fu_98[4]),
        .R(1'b0));
  FDRE \p_lcssa50265062_fu_98_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14[5]),
        .Q(p_lcssa50265062_fu_98[5]),
        .R(1'b0));
  FDRE \p_lcssa50265062_fu_98_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14[6]),
        .Q(p_lcssa50265062_fu_98[6]),
        .R(1'b0));
  FDRE \p_lcssa50265062_fu_98_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14[7]),
        .Q(p_lcssa50265062_fu_98[7]),
        .R(1'b0));
  FDRE \p_lcssa50265062_fu_98_reg[8] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14[8]),
        .Q(p_lcssa50265062_fu_98[8]),
        .R(1'b0));
  FDRE \p_lcssa50265062_fu_98_reg[9] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14[9]),
        .Q(p_lcssa50265062_fu_98[9]),
        .R(1'b0));
  FDRE \p_lcssa50265062_load_reg_591_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50265062_fu_98[0]),
        .Q(p_lcssa50265062_load_reg_591[0]),
        .R(1'b0));
  FDRE \p_lcssa50265062_load_reg_591_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50265062_fu_98[1]),
        .Q(p_lcssa50265062_load_reg_591[1]),
        .R(1'b0));
  FDRE \p_lcssa50265062_load_reg_591_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50265062_fu_98[2]),
        .Q(p_lcssa50265062_load_reg_591[2]),
        .R(1'b0));
  FDRE \p_lcssa50265062_load_reg_591_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50265062_fu_98[3]),
        .Q(p_lcssa50265062_load_reg_591[3]),
        .R(1'b0));
  FDRE \p_lcssa50265062_load_reg_591_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50265062_fu_98[4]),
        .Q(p_lcssa50265062_load_reg_591[4]),
        .R(1'b0));
  FDRE \p_lcssa50265062_load_reg_591_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50265062_fu_98[5]),
        .Q(p_lcssa50265062_load_reg_591[5]),
        .R(1'b0));
  FDRE \p_lcssa50265062_load_reg_591_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50265062_fu_98[6]),
        .Q(p_lcssa50265062_load_reg_591[6]),
        .R(1'b0));
  FDRE \p_lcssa50265062_load_reg_591_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50265062_fu_98[7]),
        .Q(p_lcssa50265062_load_reg_591[7]),
        .R(1'b0));
  FDRE \p_lcssa50265062_load_reg_591_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50265062_fu_98[8]),
        .Q(p_lcssa50265062_load_reg_591[8]),
        .R(1'b0));
  FDRE \p_lcssa50265062_load_reg_591_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50265062_fu_98[9]),
        .Q(p_lcssa50265062_load_reg_591[9]),
        .R(1'b0));
  FDRE \p_lcssa50275064_fu_102_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13[0]),
        .Q(p_lcssa50275064_fu_102[0]),
        .R(1'b0));
  FDRE \p_lcssa50275064_fu_102_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13[1]),
        .Q(p_lcssa50275064_fu_102[1]),
        .R(1'b0));
  FDRE \p_lcssa50275064_fu_102_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13[2]),
        .Q(p_lcssa50275064_fu_102[2]),
        .R(1'b0));
  FDRE \p_lcssa50275064_fu_102_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13[3]),
        .Q(p_lcssa50275064_fu_102[3]),
        .R(1'b0));
  FDRE \p_lcssa50275064_fu_102_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13[4]),
        .Q(p_lcssa50275064_fu_102[4]),
        .R(1'b0));
  FDRE \p_lcssa50275064_fu_102_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13[5]),
        .Q(p_lcssa50275064_fu_102[5]),
        .R(1'b0));
  FDRE \p_lcssa50275064_fu_102_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13[6]),
        .Q(p_lcssa50275064_fu_102[6]),
        .R(1'b0));
  FDRE \p_lcssa50275064_fu_102_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13[7]),
        .Q(p_lcssa50275064_fu_102[7]),
        .R(1'b0));
  FDRE \p_lcssa50275064_fu_102_reg[8] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13[8]),
        .Q(p_lcssa50275064_fu_102[8]),
        .R(1'b0));
  FDRE \p_lcssa50275064_fu_102_reg[9] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13[9]),
        .Q(p_lcssa50275064_fu_102[9]),
        .R(1'b0));
  FDRE \p_lcssa50275064_load_reg_596_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50275064_fu_102[0]),
        .Q(p_lcssa50275064_load_reg_596[0]),
        .R(1'b0));
  FDRE \p_lcssa50275064_load_reg_596_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50275064_fu_102[1]),
        .Q(p_lcssa50275064_load_reg_596[1]),
        .R(1'b0));
  FDRE \p_lcssa50275064_load_reg_596_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50275064_fu_102[2]),
        .Q(p_lcssa50275064_load_reg_596[2]),
        .R(1'b0));
  FDRE \p_lcssa50275064_load_reg_596_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50275064_fu_102[3]),
        .Q(p_lcssa50275064_load_reg_596[3]),
        .R(1'b0));
  FDRE \p_lcssa50275064_load_reg_596_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50275064_fu_102[4]),
        .Q(p_lcssa50275064_load_reg_596[4]),
        .R(1'b0));
  FDRE \p_lcssa50275064_load_reg_596_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50275064_fu_102[5]),
        .Q(p_lcssa50275064_load_reg_596[5]),
        .R(1'b0));
  FDRE \p_lcssa50275064_load_reg_596_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50275064_fu_102[6]),
        .Q(p_lcssa50275064_load_reg_596[6]),
        .R(1'b0));
  FDRE \p_lcssa50275064_load_reg_596_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50275064_fu_102[7]),
        .Q(p_lcssa50275064_load_reg_596[7]),
        .R(1'b0));
  FDRE \p_lcssa50275064_load_reg_596_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50275064_fu_102[8]),
        .Q(p_lcssa50275064_load_reg_596[8]),
        .R(1'b0));
  FDRE \p_lcssa50275064_load_reg_596_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50275064_fu_102[9]),
        .Q(p_lcssa50275064_load_reg_596[9]),
        .R(1'b0));
  FDRE \p_lcssa50295066_fu_106_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12[0]),
        .Q(p_lcssa50295066_fu_106[0]),
        .R(1'b0));
  FDRE \p_lcssa50295066_fu_106_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12[1]),
        .Q(p_lcssa50295066_fu_106[1]),
        .R(1'b0));
  FDRE \p_lcssa50295066_fu_106_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12[2]),
        .Q(p_lcssa50295066_fu_106[2]),
        .R(1'b0));
  FDRE \p_lcssa50295066_fu_106_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12[3]),
        .Q(p_lcssa50295066_fu_106[3]),
        .R(1'b0));
  FDRE \p_lcssa50295066_fu_106_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12[4]),
        .Q(p_lcssa50295066_fu_106[4]),
        .R(1'b0));
  FDRE \p_lcssa50295066_fu_106_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12[5]),
        .Q(p_lcssa50295066_fu_106[5]),
        .R(1'b0));
  FDRE \p_lcssa50295066_fu_106_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12[6]),
        .Q(p_lcssa50295066_fu_106[6]),
        .R(1'b0));
  FDRE \p_lcssa50295066_fu_106_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12[7]),
        .Q(p_lcssa50295066_fu_106[7]),
        .R(1'b0));
  FDRE \p_lcssa50295066_fu_106_reg[8] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12[8]),
        .Q(p_lcssa50295066_fu_106[8]),
        .R(1'b0));
  FDRE \p_lcssa50295066_fu_106_reg[9] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12[9]),
        .Q(p_lcssa50295066_fu_106[9]),
        .R(1'b0));
  FDRE \p_lcssa50295066_load_reg_601_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50295066_fu_106[0]),
        .Q(p_lcssa50295066_load_reg_601[0]),
        .R(1'b0));
  FDRE \p_lcssa50295066_load_reg_601_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50295066_fu_106[1]),
        .Q(p_lcssa50295066_load_reg_601[1]),
        .R(1'b0));
  FDRE \p_lcssa50295066_load_reg_601_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50295066_fu_106[2]),
        .Q(p_lcssa50295066_load_reg_601[2]),
        .R(1'b0));
  FDRE \p_lcssa50295066_load_reg_601_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50295066_fu_106[3]),
        .Q(p_lcssa50295066_load_reg_601[3]),
        .R(1'b0));
  FDRE \p_lcssa50295066_load_reg_601_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50295066_fu_106[4]),
        .Q(p_lcssa50295066_load_reg_601[4]),
        .R(1'b0));
  FDRE \p_lcssa50295066_load_reg_601_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50295066_fu_106[5]),
        .Q(p_lcssa50295066_load_reg_601[5]),
        .R(1'b0));
  FDRE \p_lcssa50295066_load_reg_601_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50295066_fu_106[6]),
        .Q(p_lcssa50295066_load_reg_601[6]),
        .R(1'b0));
  FDRE \p_lcssa50295066_load_reg_601_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50295066_fu_106[7]),
        .Q(p_lcssa50295066_load_reg_601[7]),
        .R(1'b0));
  FDRE \p_lcssa50295066_load_reg_601_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50295066_fu_106[8]),
        .Q(p_lcssa50295066_load_reg_601[8]),
        .R(1'b0));
  FDRE \p_lcssa50295066_load_reg_601_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50295066_fu_106[9]),
        .Q(p_lcssa50295066_load_reg_601[9]),
        .R(1'b0));
  FDRE \p_lcssa50305068_fu_110_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11[0]),
        .Q(p_lcssa50305068_fu_110[0]),
        .R(1'b0));
  FDRE \p_lcssa50305068_fu_110_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11[1]),
        .Q(p_lcssa50305068_fu_110[1]),
        .R(1'b0));
  FDRE \p_lcssa50305068_fu_110_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11[2]),
        .Q(p_lcssa50305068_fu_110[2]),
        .R(1'b0));
  FDRE \p_lcssa50305068_fu_110_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11[3]),
        .Q(p_lcssa50305068_fu_110[3]),
        .R(1'b0));
  FDRE \p_lcssa50305068_fu_110_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11[4]),
        .Q(p_lcssa50305068_fu_110[4]),
        .R(1'b0));
  FDRE \p_lcssa50305068_fu_110_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11[5]),
        .Q(p_lcssa50305068_fu_110[5]),
        .R(1'b0));
  FDRE \p_lcssa50305068_fu_110_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11[6]),
        .Q(p_lcssa50305068_fu_110[6]),
        .R(1'b0));
  FDRE \p_lcssa50305068_fu_110_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11[7]),
        .Q(p_lcssa50305068_fu_110[7]),
        .R(1'b0));
  FDRE \p_lcssa50305068_fu_110_reg[8] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11[8]),
        .Q(p_lcssa50305068_fu_110[8]),
        .R(1'b0));
  FDRE \p_lcssa50305068_fu_110_reg[9] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11[9]),
        .Q(p_lcssa50305068_fu_110[9]),
        .R(1'b0));
  FDRE \p_lcssa50305068_load_reg_606_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50305068_fu_110[0]),
        .Q(p_lcssa50305068_load_reg_606[0]),
        .R(1'b0));
  FDRE \p_lcssa50305068_load_reg_606_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50305068_fu_110[1]),
        .Q(p_lcssa50305068_load_reg_606[1]),
        .R(1'b0));
  FDRE \p_lcssa50305068_load_reg_606_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50305068_fu_110[2]),
        .Q(p_lcssa50305068_load_reg_606[2]),
        .R(1'b0));
  FDRE \p_lcssa50305068_load_reg_606_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50305068_fu_110[3]),
        .Q(p_lcssa50305068_load_reg_606[3]),
        .R(1'b0));
  FDRE \p_lcssa50305068_load_reg_606_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50305068_fu_110[4]),
        .Q(p_lcssa50305068_load_reg_606[4]),
        .R(1'b0));
  FDRE \p_lcssa50305068_load_reg_606_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50305068_fu_110[5]),
        .Q(p_lcssa50305068_load_reg_606[5]),
        .R(1'b0));
  FDRE \p_lcssa50305068_load_reg_606_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50305068_fu_110[6]),
        .Q(p_lcssa50305068_load_reg_606[6]),
        .R(1'b0));
  FDRE \p_lcssa50305068_load_reg_606_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50305068_fu_110[7]),
        .Q(p_lcssa50305068_load_reg_606[7]),
        .R(1'b0));
  FDRE \p_lcssa50305068_load_reg_606_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50305068_fu_110[8]),
        .Q(p_lcssa50305068_load_reg_606[8]),
        .R(1'b0));
  FDRE \p_lcssa50305068_load_reg_606_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50305068_fu_110[9]),
        .Q(p_lcssa50305068_load_reg_606[9]),
        .R(1'b0));
  FDRE \p_lcssa50315070_fu_114_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10[0]),
        .Q(p_lcssa50315070_fu_114[0]),
        .R(1'b0));
  FDRE \p_lcssa50315070_fu_114_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10[1]),
        .Q(p_lcssa50315070_fu_114[1]),
        .R(1'b0));
  FDRE \p_lcssa50315070_fu_114_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10[2]),
        .Q(p_lcssa50315070_fu_114[2]),
        .R(1'b0));
  FDRE \p_lcssa50315070_fu_114_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10[3]),
        .Q(p_lcssa50315070_fu_114[3]),
        .R(1'b0));
  FDRE \p_lcssa50315070_fu_114_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10[4]),
        .Q(p_lcssa50315070_fu_114[4]),
        .R(1'b0));
  FDRE \p_lcssa50315070_fu_114_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10[5]),
        .Q(p_lcssa50315070_fu_114[5]),
        .R(1'b0));
  FDRE \p_lcssa50315070_fu_114_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10[6]),
        .Q(p_lcssa50315070_fu_114[6]),
        .R(1'b0));
  FDRE \p_lcssa50315070_fu_114_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10[7]),
        .Q(p_lcssa50315070_fu_114[7]),
        .R(1'b0));
  FDRE \p_lcssa50315070_fu_114_reg[8] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10[8]),
        .Q(p_lcssa50315070_fu_114[8]),
        .R(1'b0));
  FDRE \p_lcssa50315070_fu_114_reg[9] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10[9]),
        .Q(p_lcssa50315070_fu_114[9]),
        .R(1'b0));
  FDRE \p_lcssa50315070_load_reg_611_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50315070_fu_114[0]),
        .Q(p_lcssa50315070_load_reg_611[0]),
        .R(1'b0));
  FDRE \p_lcssa50315070_load_reg_611_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50315070_fu_114[1]),
        .Q(p_lcssa50315070_load_reg_611[1]),
        .R(1'b0));
  FDRE \p_lcssa50315070_load_reg_611_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50315070_fu_114[2]),
        .Q(p_lcssa50315070_load_reg_611[2]),
        .R(1'b0));
  FDRE \p_lcssa50315070_load_reg_611_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50315070_fu_114[3]),
        .Q(p_lcssa50315070_load_reg_611[3]),
        .R(1'b0));
  FDRE \p_lcssa50315070_load_reg_611_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50315070_fu_114[4]),
        .Q(p_lcssa50315070_load_reg_611[4]),
        .R(1'b0));
  FDRE \p_lcssa50315070_load_reg_611_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50315070_fu_114[5]),
        .Q(p_lcssa50315070_load_reg_611[5]),
        .R(1'b0));
  FDRE \p_lcssa50315070_load_reg_611_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50315070_fu_114[6]),
        .Q(p_lcssa50315070_load_reg_611[6]),
        .R(1'b0));
  FDRE \p_lcssa50315070_load_reg_611_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50315070_fu_114[7]),
        .Q(p_lcssa50315070_load_reg_611[7]),
        .R(1'b0));
  FDRE \p_lcssa50315070_load_reg_611_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50315070_fu_114[8]),
        .Q(p_lcssa50315070_load_reg_611[8]),
        .R(1'b0));
  FDRE \p_lcssa50315070_load_reg_611_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50315070_fu_114[9]),
        .Q(p_lcssa50315070_load_reg_611[9]),
        .R(1'b0));
  FDRE \p_lcssa50335072_fu_118_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9[0]),
        .Q(p_lcssa50335072_fu_118[0]),
        .R(1'b0));
  FDRE \p_lcssa50335072_fu_118_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9[1]),
        .Q(p_lcssa50335072_fu_118[1]),
        .R(1'b0));
  FDRE \p_lcssa50335072_fu_118_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9[2]),
        .Q(p_lcssa50335072_fu_118[2]),
        .R(1'b0));
  FDRE \p_lcssa50335072_fu_118_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9[3]),
        .Q(p_lcssa50335072_fu_118[3]),
        .R(1'b0));
  FDRE \p_lcssa50335072_fu_118_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9[4]),
        .Q(p_lcssa50335072_fu_118[4]),
        .R(1'b0));
  FDRE \p_lcssa50335072_fu_118_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9[5]),
        .Q(p_lcssa50335072_fu_118[5]),
        .R(1'b0));
  FDRE \p_lcssa50335072_fu_118_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9[6]),
        .Q(p_lcssa50335072_fu_118[6]),
        .R(1'b0));
  FDRE \p_lcssa50335072_fu_118_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9[7]),
        .Q(p_lcssa50335072_fu_118[7]),
        .R(1'b0));
  FDRE \p_lcssa50335072_fu_118_reg[8] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9[8]),
        .Q(p_lcssa50335072_fu_118[8]),
        .R(1'b0));
  FDRE \p_lcssa50335072_fu_118_reg[9] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9[9]),
        .Q(p_lcssa50335072_fu_118[9]),
        .R(1'b0));
  FDRE \p_lcssa50335072_load_reg_616_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50335072_fu_118[0]),
        .Q(p_lcssa50335072_load_reg_616[0]),
        .R(1'b0));
  FDRE \p_lcssa50335072_load_reg_616_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50335072_fu_118[1]),
        .Q(p_lcssa50335072_load_reg_616[1]),
        .R(1'b0));
  FDRE \p_lcssa50335072_load_reg_616_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50335072_fu_118[2]),
        .Q(p_lcssa50335072_load_reg_616[2]),
        .R(1'b0));
  FDRE \p_lcssa50335072_load_reg_616_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50335072_fu_118[3]),
        .Q(p_lcssa50335072_load_reg_616[3]),
        .R(1'b0));
  FDRE \p_lcssa50335072_load_reg_616_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50335072_fu_118[4]),
        .Q(p_lcssa50335072_load_reg_616[4]),
        .R(1'b0));
  FDRE \p_lcssa50335072_load_reg_616_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50335072_fu_118[5]),
        .Q(p_lcssa50335072_load_reg_616[5]),
        .R(1'b0));
  FDRE \p_lcssa50335072_load_reg_616_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50335072_fu_118[6]),
        .Q(p_lcssa50335072_load_reg_616[6]),
        .R(1'b0));
  FDRE \p_lcssa50335072_load_reg_616_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50335072_fu_118[7]),
        .Q(p_lcssa50335072_load_reg_616[7]),
        .R(1'b0));
  FDRE \p_lcssa50335072_load_reg_616_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50335072_fu_118[8]),
        .Q(p_lcssa50335072_load_reg_616[8]),
        .R(1'b0));
  FDRE \p_lcssa50335072_load_reg_616_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50335072_fu_118[9]),
        .Q(p_lcssa50335072_load_reg_616[9]),
        .R(1'b0));
  FDRE \p_lcssa50345074_fu_122_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8[0]),
        .Q(p_lcssa50345074_fu_122[0]),
        .R(1'b0));
  FDRE \p_lcssa50345074_fu_122_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8[1]),
        .Q(p_lcssa50345074_fu_122[1]),
        .R(1'b0));
  FDRE \p_lcssa50345074_fu_122_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8[2]),
        .Q(p_lcssa50345074_fu_122[2]),
        .R(1'b0));
  FDRE \p_lcssa50345074_fu_122_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8[3]),
        .Q(p_lcssa50345074_fu_122[3]),
        .R(1'b0));
  FDRE \p_lcssa50345074_fu_122_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8[4]),
        .Q(p_lcssa50345074_fu_122[4]),
        .R(1'b0));
  FDRE \p_lcssa50345074_fu_122_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8[5]),
        .Q(p_lcssa50345074_fu_122[5]),
        .R(1'b0));
  FDRE \p_lcssa50345074_fu_122_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8[6]),
        .Q(p_lcssa50345074_fu_122[6]),
        .R(1'b0));
  FDRE \p_lcssa50345074_fu_122_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8[7]),
        .Q(p_lcssa50345074_fu_122[7]),
        .R(1'b0));
  FDRE \p_lcssa50345074_fu_122_reg[8] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8[8]),
        .Q(p_lcssa50345074_fu_122[8]),
        .R(1'b0));
  FDRE \p_lcssa50345074_fu_122_reg[9] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8[9]),
        .Q(p_lcssa50345074_fu_122[9]),
        .R(1'b0));
  FDRE \p_lcssa50345074_load_reg_621_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50345074_fu_122[0]),
        .Q(p_lcssa50345074_load_reg_621[0]),
        .R(1'b0));
  FDRE \p_lcssa50345074_load_reg_621_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50345074_fu_122[1]),
        .Q(p_lcssa50345074_load_reg_621[1]),
        .R(1'b0));
  FDRE \p_lcssa50345074_load_reg_621_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50345074_fu_122[2]),
        .Q(p_lcssa50345074_load_reg_621[2]),
        .R(1'b0));
  FDRE \p_lcssa50345074_load_reg_621_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50345074_fu_122[3]),
        .Q(p_lcssa50345074_load_reg_621[3]),
        .R(1'b0));
  FDRE \p_lcssa50345074_load_reg_621_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50345074_fu_122[4]),
        .Q(p_lcssa50345074_load_reg_621[4]),
        .R(1'b0));
  FDRE \p_lcssa50345074_load_reg_621_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50345074_fu_122[5]),
        .Q(p_lcssa50345074_load_reg_621[5]),
        .R(1'b0));
  FDRE \p_lcssa50345074_load_reg_621_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50345074_fu_122[6]),
        .Q(p_lcssa50345074_load_reg_621[6]),
        .R(1'b0));
  FDRE \p_lcssa50345074_load_reg_621_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50345074_fu_122[7]),
        .Q(p_lcssa50345074_load_reg_621[7]),
        .R(1'b0));
  FDRE \p_lcssa50345074_load_reg_621_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50345074_fu_122[8]),
        .Q(p_lcssa50345074_load_reg_621[8]),
        .R(1'b0));
  FDRE \p_lcssa50345074_load_reg_621_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50345074_fu_122[9]),
        .Q(p_lcssa50345074_load_reg_621[9]),
        .R(1'b0));
  FDRE \p_lcssa50355076_fu_126_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7[0]),
        .Q(p_lcssa50355076_fu_126[0]),
        .R(1'b0));
  FDRE \p_lcssa50355076_fu_126_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7[1]),
        .Q(p_lcssa50355076_fu_126[1]),
        .R(1'b0));
  FDRE \p_lcssa50355076_fu_126_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7[2]),
        .Q(p_lcssa50355076_fu_126[2]),
        .R(1'b0));
  FDRE \p_lcssa50355076_fu_126_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7[3]),
        .Q(p_lcssa50355076_fu_126[3]),
        .R(1'b0));
  FDRE \p_lcssa50355076_fu_126_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7[4]),
        .Q(p_lcssa50355076_fu_126[4]),
        .R(1'b0));
  FDRE \p_lcssa50355076_fu_126_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7[5]),
        .Q(p_lcssa50355076_fu_126[5]),
        .R(1'b0));
  FDRE \p_lcssa50355076_fu_126_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7[6]),
        .Q(p_lcssa50355076_fu_126[6]),
        .R(1'b0));
  FDRE \p_lcssa50355076_fu_126_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7[7]),
        .Q(p_lcssa50355076_fu_126[7]),
        .R(1'b0));
  FDRE \p_lcssa50355076_fu_126_reg[8] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7[8]),
        .Q(p_lcssa50355076_fu_126[8]),
        .R(1'b0));
  FDRE \p_lcssa50355076_fu_126_reg[9] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7[9]),
        .Q(p_lcssa50355076_fu_126[9]),
        .R(1'b0));
  FDRE \p_lcssa50355076_load_reg_626_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50355076_fu_126[0]),
        .Q(p_lcssa50355076_load_reg_626[0]),
        .R(1'b0));
  FDRE \p_lcssa50355076_load_reg_626_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50355076_fu_126[1]),
        .Q(p_lcssa50355076_load_reg_626[1]),
        .R(1'b0));
  FDRE \p_lcssa50355076_load_reg_626_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50355076_fu_126[2]),
        .Q(p_lcssa50355076_load_reg_626[2]),
        .R(1'b0));
  FDRE \p_lcssa50355076_load_reg_626_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50355076_fu_126[3]),
        .Q(p_lcssa50355076_load_reg_626[3]),
        .R(1'b0));
  FDRE \p_lcssa50355076_load_reg_626_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50355076_fu_126[4]),
        .Q(p_lcssa50355076_load_reg_626[4]),
        .R(1'b0));
  FDRE \p_lcssa50355076_load_reg_626_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50355076_fu_126[5]),
        .Q(p_lcssa50355076_load_reg_626[5]),
        .R(1'b0));
  FDRE \p_lcssa50355076_load_reg_626_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50355076_fu_126[6]),
        .Q(p_lcssa50355076_load_reg_626[6]),
        .R(1'b0));
  FDRE \p_lcssa50355076_load_reg_626_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50355076_fu_126[7]),
        .Q(p_lcssa50355076_load_reg_626[7]),
        .R(1'b0));
  FDRE \p_lcssa50355076_load_reg_626_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50355076_fu_126[8]),
        .Q(p_lcssa50355076_load_reg_626[8]),
        .R(1'b0));
  FDRE \p_lcssa50355076_load_reg_626_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50355076_fu_126[9]),
        .Q(p_lcssa50355076_load_reg_626[9]),
        .R(1'b0));
  FDRE \p_lcssa50375078_fu_130_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6[0]),
        .Q(p_lcssa50375078_fu_130[0]),
        .R(1'b0));
  FDRE \p_lcssa50375078_fu_130_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6[1]),
        .Q(p_lcssa50375078_fu_130[1]),
        .R(1'b0));
  FDRE \p_lcssa50375078_fu_130_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6[2]),
        .Q(p_lcssa50375078_fu_130[2]),
        .R(1'b0));
  FDRE \p_lcssa50375078_fu_130_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6[3]),
        .Q(p_lcssa50375078_fu_130[3]),
        .R(1'b0));
  FDRE \p_lcssa50375078_fu_130_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6[4]),
        .Q(p_lcssa50375078_fu_130[4]),
        .R(1'b0));
  FDRE \p_lcssa50375078_fu_130_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6[5]),
        .Q(p_lcssa50375078_fu_130[5]),
        .R(1'b0));
  FDRE \p_lcssa50375078_fu_130_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6[6]),
        .Q(p_lcssa50375078_fu_130[6]),
        .R(1'b0));
  FDRE \p_lcssa50375078_fu_130_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6[7]),
        .Q(p_lcssa50375078_fu_130[7]),
        .R(1'b0));
  FDRE \p_lcssa50375078_fu_130_reg[8] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6[8]),
        .Q(p_lcssa50375078_fu_130[8]),
        .R(1'b0));
  FDRE \p_lcssa50375078_fu_130_reg[9] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6[9]),
        .Q(p_lcssa50375078_fu_130[9]),
        .R(1'b0));
  FDRE \p_lcssa50375078_load_reg_631_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50375078_fu_130[0]),
        .Q(p_lcssa50375078_load_reg_631[0]),
        .R(1'b0));
  FDRE \p_lcssa50375078_load_reg_631_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50375078_fu_130[1]),
        .Q(p_lcssa50375078_load_reg_631[1]),
        .R(1'b0));
  FDRE \p_lcssa50375078_load_reg_631_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50375078_fu_130[2]),
        .Q(p_lcssa50375078_load_reg_631[2]),
        .R(1'b0));
  FDRE \p_lcssa50375078_load_reg_631_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50375078_fu_130[3]),
        .Q(p_lcssa50375078_load_reg_631[3]),
        .R(1'b0));
  FDRE \p_lcssa50375078_load_reg_631_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50375078_fu_130[4]),
        .Q(p_lcssa50375078_load_reg_631[4]),
        .R(1'b0));
  FDRE \p_lcssa50375078_load_reg_631_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50375078_fu_130[5]),
        .Q(p_lcssa50375078_load_reg_631[5]),
        .R(1'b0));
  FDRE \p_lcssa50375078_load_reg_631_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50375078_fu_130[6]),
        .Q(p_lcssa50375078_load_reg_631[6]),
        .R(1'b0));
  FDRE \p_lcssa50375078_load_reg_631_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50375078_fu_130[7]),
        .Q(p_lcssa50375078_load_reg_631[7]),
        .R(1'b0));
  FDRE \p_lcssa50375078_load_reg_631_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50375078_fu_130[8]),
        .Q(p_lcssa50375078_load_reg_631[8]),
        .R(1'b0));
  FDRE \p_lcssa50375078_load_reg_631_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50375078_fu_130[9]),
        .Q(p_lcssa50375078_load_reg_631[9]),
        .R(1'b0));
  FDRE \p_lcssa50385080_fu_134_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5[0]),
        .Q(p_lcssa50385080_fu_134[0]),
        .R(1'b0));
  FDRE \p_lcssa50385080_fu_134_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5[1]),
        .Q(p_lcssa50385080_fu_134[1]),
        .R(1'b0));
  FDRE \p_lcssa50385080_fu_134_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5[2]),
        .Q(p_lcssa50385080_fu_134[2]),
        .R(1'b0));
  FDRE \p_lcssa50385080_fu_134_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5[3]),
        .Q(p_lcssa50385080_fu_134[3]),
        .R(1'b0));
  FDRE \p_lcssa50385080_fu_134_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5[4]),
        .Q(p_lcssa50385080_fu_134[4]),
        .R(1'b0));
  FDRE \p_lcssa50385080_fu_134_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5[5]),
        .Q(p_lcssa50385080_fu_134[5]),
        .R(1'b0));
  FDRE \p_lcssa50385080_fu_134_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5[6]),
        .Q(p_lcssa50385080_fu_134[6]),
        .R(1'b0));
  FDRE \p_lcssa50385080_fu_134_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5[7]),
        .Q(p_lcssa50385080_fu_134[7]),
        .R(1'b0));
  FDRE \p_lcssa50385080_fu_134_reg[8] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5[8]),
        .Q(p_lcssa50385080_fu_134[8]),
        .R(1'b0));
  FDRE \p_lcssa50385080_fu_134_reg[9] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5[9]),
        .Q(p_lcssa50385080_fu_134[9]),
        .R(1'b0));
  FDRE \p_lcssa50385080_load_reg_636_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50385080_fu_134[0]),
        .Q(p_lcssa50385080_load_reg_636[0]),
        .R(1'b0));
  FDRE \p_lcssa50385080_load_reg_636_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50385080_fu_134[1]),
        .Q(p_lcssa50385080_load_reg_636[1]),
        .R(1'b0));
  FDRE \p_lcssa50385080_load_reg_636_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50385080_fu_134[2]),
        .Q(p_lcssa50385080_load_reg_636[2]),
        .R(1'b0));
  FDRE \p_lcssa50385080_load_reg_636_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50385080_fu_134[3]),
        .Q(p_lcssa50385080_load_reg_636[3]),
        .R(1'b0));
  FDRE \p_lcssa50385080_load_reg_636_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50385080_fu_134[4]),
        .Q(p_lcssa50385080_load_reg_636[4]),
        .R(1'b0));
  FDRE \p_lcssa50385080_load_reg_636_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50385080_fu_134[5]),
        .Q(p_lcssa50385080_load_reg_636[5]),
        .R(1'b0));
  FDRE \p_lcssa50385080_load_reg_636_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50385080_fu_134[6]),
        .Q(p_lcssa50385080_load_reg_636[6]),
        .R(1'b0));
  FDRE \p_lcssa50385080_load_reg_636_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50385080_fu_134[7]),
        .Q(p_lcssa50385080_load_reg_636[7]),
        .R(1'b0));
  FDRE \p_lcssa50385080_load_reg_636_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50385080_fu_134[8]),
        .Q(p_lcssa50385080_load_reg_636[8]),
        .R(1'b0));
  FDRE \p_lcssa50385080_load_reg_636_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa50385080_fu_134[9]),
        .Q(p_lcssa50385080_load_reg_636[9]),
        .R(1'b0));
  FDRE \p_lcssa51955201_fu_138_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4[0]),
        .Q(p_lcssa51955201_fu_138[0]),
        .R(1'b0));
  FDRE \p_lcssa51955201_fu_138_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4[1]),
        .Q(p_lcssa51955201_fu_138[1]),
        .R(1'b0));
  FDRE \p_lcssa51955201_fu_138_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4[2]),
        .Q(p_lcssa51955201_fu_138[2]),
        .R(1'b0));
  FDRE \p_lcssa51955201_fu_138_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4[3]),
        .Q(p_lcssa51955201_fu_138[3]),
        .R(1'b0));
  FDRE \p_lcssa51955201_fu_138_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4[4]),
        .Q(p_lcssa51955201_fu_138[4]),
        .R(1'b0));
  FDRE \p_lcssa51955201_fu_138_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4[5]),
        .Q(p_lcssa51955201_fu_138[5]),
        .R(1'b0));
  FDRE \p_lcssa51955201_fu_138_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4[6]),
        .Q(p_lcssa51955201_fu_138[6]),
        .R(1'b0));
  FDRE \p_lcssa51955201_fu_138_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4[7]),
        .Q(p_lcssa51955201_fu_138[7]),
        .R(1'b0));
  FDRE \p_lcssa51955201_fu_138_reg[8] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4[8]),
        .Q(p_lcssa51955201_fu_138[8]),
        .R(1'b0));
  FDRE \p_lcssa51955201_fu_138_reg[9] 
       (.C(ap_clk),
        .CE(p_lcssa51955201_fu_1380),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4[9]),
        .Q(p_lcssa51955201_fu_138[9]),
        .R(1'b0));
  FDRE \p_lcssa51955201_load_reg_641_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa51955201_fu_138[0]),
        .Q(p_lcssa51955201_load_reg_641[0]),
        .R(1'b0));
  FDRE \p_lcssa51955201_load_reg_641_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa51955201_fu_138[1]),
        .Q(p_lcssa51955201_load_reg_641[1]),
        .R(1'b0));
  FDRE \p_lcssa51955201_load_reg_641_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa51955201_fu_138[2]),
        .Q(p_lcssa51955201_load_reg_641[2]),
        .R(1'b0));
  FDRE \p_lcssa51955201_load_reg_641_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa51955201_fu_138[3]),
        .Q(p_lcssa51955201_load_reg_641[3]),
        .R(1'b0));
  FDRE \p_lcssa51955201_load_reg_641_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa51955201_fu_138[4]),
        .Q(p_lcssa51955201_load_reg_641[4]),
        .R(1'b0));
  FDRE \p_lcssa51955201_load_reg_641_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa51955201_fu_138[5]),
        .Q(p_lcssa51955201_load_reg_641[5]),
        .R(1'b0));
  FDRE \p_lcssa51955201_load_reg_641_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa51955201_fu_138[6]),
        .Q(p_lcssa51955201_load_reg_641[6]),
        .R(1'b0));
  FDRE \p_lcssa51955201_load_reg_641_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa51955201_fu_138[7]),
        .Q(p_lcssa51955201_load_reg_641[7]),
        .R(1'b0));
  FDRE \p_lcssa51955201_load_reg_641_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa51955201_fu_138[8]),
        .Q(p_lcssa51955201_load_reg_641[8]),
        .R(1'b0));
  FDRE \p_lcssa51955201_load_reg_641_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa51955201_fu_138[9]),
        .Q(p_lcssa51955201_load_reg_641[9]),
        .R(1'b0));
  FDRE \p_lcssa51965203_fu_142_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3[0]),
        .Q(p_lcssa51965203_fu_142[0]),
        .R(1'b0));
  FDRE \p_lcssa51965203_fu_142_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3[1]),
        .Q(p_lcssa51965203_fu_142[1]),
        .R(1'b0));
  FDRE \p_lcssa51965203_fu_142_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3[2]),
        .Q(p_lcssa51965203_fu_142[2]),
        .R(1'b0));
  FDRE \p_lcssa51965203_fu_142_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3[3]),
        .Q(p_lcssa51965203_fu_142[3]),
        .R(1'b0));
  FDRE \p_lcssa51965203_fu_142_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3[4]),
        .Q(p_lcssa51965203_fu_142[4]),
        .R(1'b0));
  FDRE \p_lcssa51965203_fu_142_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3[5]),
        .Q(p_lcssa51965203_fu_142[5]),
        .R(1'b0));
  FDRE \p_lcssa51965203_fu_142_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3[6]),
        .Q(p_lcssa51965203_fu_142[6]),
        .R(1'b0));
  FDRE \p_lcssa51965203_fu_142_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3[7]),
        .Q(p_lcssa51965203_fu_142[7]),
        .R(1'b0));
  FDRE \p_lcssa51965203_fu_142_reg[8] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3[8]),
        .Q(p_lcssa51965203_fu_142[8]),
        .R(1'b0));
  FDRE \p_lcssa51965203_fu_142_reg[9] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3[9]),
        .Q(p_lcssa51965203_fu_142[9]),
        .R(1'b0));
  FDRE \p_lcssa51965203_load_reg_646_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa51965203_fu_142[0]),
        .Q(p_lcssa51965203_load_reg_646[0]),
        .R(1'b0));
  FDRE \p_lcssa51965203_load_reg_646_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa51965203_fu_142[1]),
        .Q(p_lcssa51965203_load_reg_646[1]),
        .R(1'b0));
  FDRE \p_lcssa51965203_load_reg_646_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa51965203_fu_142[2]),
        .Q(p_lcssa51965203_load_reg_646[2]),
        .R(1'b0));
  FDRE \p_lcssa51965203_load_reg_646_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa51965203_fu_142[3]),
        .Q(p_lcssa51965203_load_reg_646[3]),
        .R(1'b0));
  FDRE \p_lcssa51965203_load_reg_646_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa51965203_fu_142[4]),
        .Q(p_lcssa51965203_load_reg_646[4]),
        .R(1'b0));
  FDRE \p_lcssa51965203_load_reg_646_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa51965203_fu_142[5]),
        .Q(p_lcssa51965203_load_reg_646[5]),
        .R(1'b0));
  FDRE \p_lcssa51965203_load_reg_646_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa51965203_fu_142[6]),
        .Q(p_lcssa51965203_load_reg_646[6]),
        .R(1'b0));
  FDRE \p_lcssa51965203_load_reg_646_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa51965203_fu_142[7]),
        .Q(p_lcssa51965203_load_reg_646[7]),
        .R(1'b0));
  FDRE \p_lcssa51965203_load_reg_646_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa51965203_fu_142[8]),
        .Q(p_lcssa51965203_load_reg_646[8]),
        .R(1'b0));
  FDRE \p_lcssa51965203_load_reg_646_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa51965203_fu_142[9]),
        .Q(p_lcssa51965203_load_reg_646[9]),
        .R(1'b0));
  FDRE \p_lcssa51975205_fu_146_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2[0]),
        .Q(p_lcssa51975205_fu_146[0]),
        .R(1'b0));
  FDRE \p_lcssa51975205_fu_146_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2[1]),
        .Q(p_lcssa51975205_fu_146[1]),
        .R(1'b0));
  FDRE \p_lcssa51975205_fu_146_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2[2]),
        .Q(p_lcssa51975205_fu_146[2]),
        .R(1'b0));
  FDRE \p_lcssa51975205_fu_146_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2[3]),
        .Q(p_lcssa51975205_fu_146[3]),
        .R(1'b0));
  FDRE \p_lcssa51975205_fu_146_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2[4]),
        .Q(p_lcssa51975205_fu_146[4]),
        .R(1'b0));
  FDRE \p_lcssa51975205_fu_146_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2[5]),
        .Q(p_lcssa51975205_fu_146[5]),
        .R(1'b0));
  FDRE \p_lcssa51975205_fu_146_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2[6]),
        .Q(p_lcssa51975205_fu_146[6]),
        .R(1'b0));
  FDRE \p_lcssa51975205_fu_146_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2[7]),
        .Q(p_lcssa51975205_fu_146[7]),
        .R(1'b0));
  FDRE \p_lcssa51975205_fu_146_reg[8] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2[8]),
        .Q(p_lcssa51975205_fu_146[8]),
        .R(1'b0));
  FDRE \p_lcssa51975205_fu_146_reg[9] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2[9]),
        .Q(p_lcssa51975205_fu_146[9]),
        .R(1'b0));
  FDRE \p_lcssa51975205_load_reg_651_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa51975205_fu_146[0]),
        .Q(p_lcssa51975205_load_reg_651[0]),
        .R(1'b0));
  FDRE \p_lcssa51975205_load_reg_651_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa51975205_fu_146[1]),
        .Q(p_lcssa51975205_load_reg_651[1]),
        .R(1'b0));
  FDRE \p_lcssa51975205_load_reg_651_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa51975205_fu_146[2]),
        .Q(p_lcssa51975205_load_reg_651[2]),
        .R(1'b0));
  FDRE \p_lcssa51975205_load_reg_651_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa51975205_fu_146[3]),
        .Q(p_lcssa51975205_load_reg_651[3]),
        .R(1'b0));
  FDRE \p_lcssa51975205_load_reg_651_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa51975205_fu_146[4]),
        .Q(p_lcssa51975205_load_reg_651[4]),
        .R(1'b0));
  FDRE \p_lcssa51975205_load_reg_651_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa51975205_fu_146[5]),
        .Q(p_lcssa51975205_load_reg_651[5]),
        .R(1'b0));
  FDRE \p_lcssa51975205_load_reg_651_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa51975205_fu_146[6]),
        .Q(p_lcssa51975205_load_reg_651[6]),
        .R(1'b0));
  FDRE \p_lcssa51975205_load_reg_651_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa51975205_fu_146[7]),
        .Q(p_lcssa51975205_load_reg_651[7]),
        .R(1'b0));
  FDRE \p_lcssa51975205_load_reg_651_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa51975205_fu_146[8]),
        .Q(p_lcssa51975205_load_reg_651[8]),
        .R(1'b0));
  FDRE \p_lcssa51975205_load_reg_651_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa51975205_fu_146[9]),
        .Q(p_lcssa51975205_load_reg_651[9]),
        .R(1'b0));
  FDRE \p_lcssa51985207_fu_150_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1[0]),
        .Q(p_lcssa51985207_fu_150[0]),
        .R(1'b0));
  FDRE \p_lcssa51985207_fu_150_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1[1]),
        .Q(p_lcssa51985207_fu_150[1]),
        .R(1'b0));
  FDRE \p_lcssa51985207_fu_150_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1[2]),
        .Q(p_lcssa51985207_fu_150[2]),
        .R(1'b0));
  FDRE \p_lcssa51985207_fu_150_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1[3]),
        .Q(p_lcssa51985207_fu_150[3]),
        .R(1'b0));
  FDRE \p_lcssa51985207_fu_150_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1[4]),
        .Q(p_lcssa51985207_fu_150[4]),
        .R(1'b0));
  FDRE \p_lcssa51985207_fu_150_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1[5]),
        .Q(p_lcssa51985207_fu_150[5]),
        .R(1'b0));
  FDRE \p_lcssa51985207_fu_150_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1[6]),
        .Q(p_lcssa51985207_fu_150[6]),
        .R(1'b0));
  FDRE \p_lcssa51985207_fu_150_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1[7]),
        .Q(p_lcssa51985207_fu_150[7]),
        .R(1'b0));
  FDRE \p_lcssa51985207_fu_150_reg[8] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1[8]),
        .Q(p_lcssa51985207_fu_150[8]),
        .R(1'b0));
  FDRE \p_lcssa51985207_fu_150_reg[9] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1[9]),
        .Q(p_lcssa51985207_fu_150[9]),
        .R(1'b0));
  FDRE \p_lcssa51985207_load_reg_656_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa51985207_fu_150[0]),
        .Q(p_lcssa51985207_load_reg_656[0]),
        .R(1'b0));
  FDRE \p_lcssa51985207_load_reg_656_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa51985207_fu_150[1]),
        .Q(p_lcssa51985207_load_reg_656[1]),
        .R(1'b0));
  FDRE \p_lcssa51985207_load_reg_656_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa51985207_fu_150[2]),
        .Q(p_lcssa51985207_load_reg_656[2]),
        .R(1'b0));
  FDRE \p_lcssa51985207_load_reg_656_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa51985207_fu_150[3]),
        .Q(p_lcssa51985207_load_reg_656[3]),
        .R(1'b0));
  FDRE \p_lcssa51985207_load_reg_656_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa51985207_fu_150[4]),
        .Q(p_lcssa51985207_load_reg_656[4]),
        .R(1'b0));
  FDRE \p_lcssa51985207_load_reg_656_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa51985207_fu_150[5]),
        .Q(p_lcssa51985207_load_reg_656[5]),
        .R(1'b0));
  FDRE \p_lcssa51985207_load_reg_656_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa51985207_fu_150[6]),
        .Q(p_lcssa51985207_load_reg_656[6]),
        .R(1'b0));
  FDRE \p_lcssa51985207_load_reg_656_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa51985207_fu_150[7]),
        .Q(p_lcssa51985207_load_reg_656[7]),
        .R(1'b0));
  FDRE \p_lcssa51985207_load_reg_656_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa51985207_fu_150[8]),
        .Q(p_lcssa51985207_load_reg_656[8]),
        .R(1'b0));
  FDRE \p_lcssa51985207_load_reg_656_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa51985207_fu_150[9]),
        .Q(p_lcssa51985207_load_reg_656[9]),
        .R(1'b0));
  FDRE \p_lcssa51995209_fu_154_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out[0]),
        .Q(p_lcssa51995209_fu_154[0]),
        .R(1'b0));
  FDRE \p_lcssa51995209_fu_154_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out[1]),
        .Q(p_lcssa51995209_fu_154[1]),
        .R(1'b0));
  FDRE \p_lcssa51995209_fu_154_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out[2]),
        .Q(p_lcssa51995209_fu_154[2]),
        .R(1'b0));
  FDRE \p_lcssa51995209_fu_154_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out[3]),
        .Q(p_lcssa51995209_fu_154[3]),
        .R(1'b0));
  FDRE \p_lcssa51995209_fu_154_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out[4]),
        .Q(p_lcssa51995209_fu_154[4]),
        .R(1'b0));
  FDRE \p_lcssa51995209_fu_154_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out[5]),
        .Q(p_lcssa51995209_fu_154[5]),
        .R(1'b0));
  FDRE \p_lcssa51995209_fu_154_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out[6]),
        .Q(p_lcssa51995209_fu_154[6]),
        .R(1'b0));
  FDRE \p_lcssa51995209_fu_154_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out[7]),
        .Q(p_lcssa51995209_fu_154[7]),
        .R(1'b0));
  FDRE \p_lcssa51995209_fu_154_reg[8] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out[8]),
        .Q(p_lcssa51995209_fu_154[8]),
        .R(1'b0));
  FDRE \p_lcssa51995209_fu_154_reg[9] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out[9]),
        .Q(p_lcssa51995209_fu_154[9]),
        .R(1'b0));
  FDRE \p_lcssa51995209_load_reg_661_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa51995209_fu_154[0]),
        .Q(p_lcssa51995209_load_reg_661[0]),
        .R(1'b0));
  FDRE \p_lcssa51995209_load_reg_661_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa51995209_fu_154[1]),
        .Q(p_lcssa51995209_load_reg_661[1]),
        .R(1'b0));
  FDRE \p_lcssa51995209_load_reg_661_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa51995209_fu_154[2]),
        .Q(p_lcssa51995209_load_reg_661[2]),
        .R(1'b0));
  FDRE \p_lcssa51995209_load_reg_661_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa51995209_fu_154[3]),
        .Q(p_lcssa51995209_load_reg_661[3]),
        .R(1'b0));
  FDRE \p_lcssa51995209_load_reg_661_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa51995209_fu_154[4]),
        .Q(p_lcssa51995209_load_reg_661[4]),
        .R(1'b0));
  FDRE \p_lcssa51995209_load_reg_661_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa51995209_fu_154[5]),
        .Q(p_lcssa51995209_load_reg_661[5]),
        .R(1'b0));
  FDRE \p_lcssa51995209_load_reg_661_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa51995209_fu_154[6]),
        .Q(p_lcssa51995209_load_reg_661[6]),
        .R(1'b0));
  FDRE \p_lcssa51995209_load_reg_661_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa51995209_fu_154[7]),
        .Q(p_lcssa51995209_load_reg_661[7]),
        .R(1'b0));
  FDRE \p_lcssa51995209_load_reg_661_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa51995209_fu_154[8]),
        .Q(p_lcssa51995209_load_reg_661[8]),
        .R(1'b0));
  FDRE \p_lcssa51995209_load_reg_661_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_lcssa51995209_fu_154[9]),
        .Q(p_lcssa51995209_load_reg_661[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFFE000)) 
    start_once_reg_i_1
       (.I0(start_once_reg_reg_0),
        .I1(start_for_ZipperRemoval_U0_full_n),
        .I2(Debayer_U0_ap_start),
        .I3(start_for_DebayerRatBorBatR_U0_full_n),
        .I4(start_once_reg),
        .I5(Debayer_U0_ap_ready),
        .O(start_once_reg_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'h00F8F8F8)) 
    start_once_reg_i_1__0
       (.I0(Debayer_U0_ap_start),
        .I1(start_for_ZipperRemoval_U0_full_n),
        .I2(start_once_reg_reg_0),
        .I3(Q[1]),
        .I4(CO),
        .O(empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h8)) 
    start_once_reg_i_2
       (.I0(CO),
        .I1(Q[1]),
        .O(Debayer_U0_ap_ready));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1_n_5),
        .Q(start_once_reg),
        .R(ap_rst_n_0));
  FDRE \trunc_ln293_1_reg_551_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[1]),
        .Q(trunc_ln293_1_reg_551[0]),
        .R(1'b0));
  FDRE \trunc_ln293_1_reg_551_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[11]),
        .Q(trunc_ln293_1_reg_551[10]),
        .R(1'b0));
  FDRE \trunc_ln293_1_reg_551_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[12]),
        .Q(trunc_ln293_1_reg_551[11]),
        .R(1'b0));
  FDRE \trunc_ln293_1_reg_551_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[13]),
        .Q(trunc_ln293_1_reg_551[12]),
        .R(1'b0));
  FDRE \trunc_ln293_1_reg_551_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[14]),
        .Q(trunc_ln293_1_reg_551[13]),
        .R(1'b0));
  FDRE \trunc_ln293_1_reg_551_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[15]),
        .Q(trunc_ln293_1_reg_551[14]),
        .R(1'b0));
  FDRE \trunc_ln293_1_reg_551_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[2]),
        .Q(trunc_ln293_1_reg_551[1]),
        .R(1'b0));
  FDRE \trunc_ln293_1_reg_551_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[3]),
        .Q(trunc_ln293_1_reg_551[2]),
        .R(1'b0));
  FDRE \trunc_ln293_1_reg_551_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[4]),
        .Q(trunc_ln293_1_reg_551[3]),
        .R(1'b0));
  FDRE \trunc_ln293_1_reg_551_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[5]),
        .Q(trunc_ln293_1_reg_551[4]),
        .R(1'b0));
  FDRE \trunc_ln293_1_reg_551_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[6]),
        .Q(trunc_ln293_1_reg_551[5]),
        .R(1'b0));
  FDRE \trunc_ln293_1_reg_551_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[7]),
        .Q(trunc_ln293_1_reg_551[6]),
        .R(1'b0));
  FDRE \trunc_ln293_1_reg_551_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[8]),
        .Q(trunc_ln293_1_reg_551[7]),
        .R(1'b0));
  FDRE \trunc_ln293_1_reg_551_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[9]),
        .Q(trunc_ln293_1_reg_551[8]),
        .R(1'b0));
  FDRE \trunc_ln293_1_reg_551_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[10]),
        .Q(trunc_ln293_1_reg_551[9]),
        .R(1'b0));
  FDRE \x_phase_reg_546_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[0]),
        .Q(x_phase_reg_546),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_reg_676[0]_i_1 
       (.I0(trunc_ln293_1_reg_551[0]),
        .I1(and226_cast_fu_377_p1),
        .O(xor_fu_381_p2));
  FDRE \xor_reg_676_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(xor_fu_381_p2),
        .Q(xor_reg_676[0]),
        .R(1'b0));
  FDRE \xor_reg_676_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln293_1_reg_551[10]),
        .Q(xor_reg_676[10]),
        .R(1'b0));
  FDRE \xor_reg_676_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln293_1_reg_551[11]),
        .Q(xor_reg_676[11]),
        .R(1'b0));
  FDRE \xor_reg_676_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln293_1_reg_551[12]),
        .Q(xor_reg_676[12]),
        .R(1'b0));
  FDRE \xor_reg_676_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln293_1_reg_551[13]),
        .Q(xor_reg_676[13]),
        .R(1'b0));
  FDRE \xor_reg_676_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln293_1_reg_551[14]),
        .Q(xor_reg_676[14]),
        .R(1'b0));
  FDRE \xor_reg_676_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln293_1_reg_551[1]),
        .Q(xor_reg_676[1]),
        .R(1'b0));
  FDRE \xor_reg_676_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln293_1_reg_551[2]),
        .Q(xor_reg_676[2]),
        .R(1'b0));
  FDRE \xor_reg_676_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln293_1_reg_551[3]),
        .Q(xor_reg_676[3]),
        .R(1'b0));
  FDRE \xor_reg_676_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln293_1_reg_551[4]),
        .Q(xor_reg_676[4]),
        .R(1'b0));
  FDRE \xor_reg_676_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln293_1_reg_551[5]),
        .Q(xor_reg_676[5]),
        .R(1'b0));
  FDRE \xor_reg_676_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln293_1_reg_551[6]),
        .Q(xor_reg_676[6]),
        .R(1'b0));
  FDRE \xor_reg_676_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln293_1_reg_551[7]),
        .Q(xor_reg_676[7]),
        .R(1'b0));
  FDRE \xor_reg_676_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln293_1_reg_551[8]),
        .Q(xor_reg_676[8]),
        .R(1'b0));
  FDRE \xor_reg_676_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln293_1_reg_551[9]),
        .Q(xor_reg_676[9]),
        .R(1'b0));
  FDRE \y_7_reg_557_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_fu_74_reg[0]),
        .Q(and226_cast_fu_377_p1),
        .R(1'b0));
  FDRE \y_7_reg_557_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_fu_74_reg[10]),
        .Q(\y_7_reg_557_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \y_7_reg_557_reg[11] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_fu_74_reg[11]),
        .Q(\y_7_reg_557_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \y_7_reg_557_reg[12] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_fu_74_reg[12]),
        .Q(\y_7_reg_557_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \y_7_reg_557_reg[13] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_fu_74_reg[13]),
        .Q(\y_7_reg_557_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \y_7_reg_557_reg[14] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_fu_74_reg[14]),
        .Q(\y_7_reg_557_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \y_7_reg_557_reg[15] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_fu_74_reg[15]),
        .Q(\y_7_reg_557_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \y_7_reg_557_reg[16] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_fu_74_reg[16]),
        .Q(\y_7_reg_557_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \y_7_reg_557_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_fu_74_reg[1]),
        .Q(\y_7_reg_557_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \y_7_reg_557_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_fu_74_reg[2]),
        .Q(\y_7_reg_557_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \y_7_reg_557_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_fu_74_reg[3]),
        .Q(\y_7_reg_557_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \y_7_reg_557_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_fu_74_reg[4]),
        .Q(\y_7_reg_557_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \y_7_reg_557_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_fu_74_reg[5]),
        .Q(\y_7_reg_557_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \y_7_reg_557_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_fu_74_reg[6]),
        .Q(\y_7_reg_557_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \y_7_reg_557_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_fu_74_reg[7]),
        .Q(\y_7_reg_557_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \y_7_reg_557_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_fu_74_reg[8]),
        .Q(\y_7_reg_557_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \y_7_reg_557_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_fu_74_reg[9]),
        .Q(\y_7_reg_557_reg_n_5_[9] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_74[0]_i_2 
       (.I0(y_fu_74_reg[0]),
        .O(\y_fu_74[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_74_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__3_n_5 ),
        .D(\y_fu_74_reg[0]_i_1_n_20 ),
        .Q(y_fu_74_reg[0]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \y_fu_74_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\y_fu_74_reg[0]_i_1_n_5 ,\y_fu_74_reg[0]_i_1_n_6 ,\y_fu_74_reg[0]_i_1_n_7 ,\y_fu_74_reg[0]_i_1_n_8 ,\y_fu_74_reg[0]_i_1_n_9 ,\y_fu_74_reg[0]_i_1_n_10 ,\y_fu_74_reg[0]_i_1_n_11 ,\y_fu_74_reg[0]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\y_fu_74_reg[0]_i_1_n_13 ,\y_fu_74_reg[0]_i_1_n_14 ,\y_fu_74_reg[0]_i_1_n_15 ,\y_fu_74_reg[0]_i_1_n_16 ,\y_fu_74_reg[0]_i_1_n_17 ,\y_fu_74_reg[0]_i_1_n_18 ,\y_fu_74_reg[0]_i_1_n_19 ,\y_fu_74_reg[0]_i_1_n_20 }),
        .S({y_fu_74_reg[7:1],\y_fu_74[0]_i_2_n_5 }));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_74_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__3_n_5 ),
        .D(\y_fu_74_reg[8]_i_1_n_18 ),
        .Q(y_fu_74_reg[10]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_74_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__3_n_5 ),
        .D(\y_fu_74_reg[8]_i_1_n_17 ),
        .Q(y_fu_74_reg[11]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_74_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__3_n_5 ),
        .D(\y_fu_74_reg[8]_i_1_n_16 ),
        .Q(y_fu_74_reg[12]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_74_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__3_n_5 ),
        .D(\y_fu_74_reg[8]_i_1_n_15 ),
        .Q(y_fu_74_reg[13]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_74_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__3_n_5 ),
        .D(\y_fu_74_reg[8]_i_1_n_14 ),
        .Q(y_fu_74_reg[14]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_74_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__3_n_5 ),
        .D(\y_fu_74_reg[8]_i_1_n_13 ),
        .Q(y_fu_74_reg[15]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_74_reg[16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__3_n_5 ),
        .D(\y_fu_74_reg[16]_i_1_n_20 ),
        .Q(y_fu_74_reg[16]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \y_fu_74_reg[16]_i_1 
       (.CI(\y_fu_74_reg[8]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO(\NLW_y_fu_74_reg[16]_i_1_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y_fu_74_reg[16]_i_1_O_UNCONNECTED [7:1],\y_fu_74_reg[16]_i_1_n_20 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,y_fu_74_reg[16]}));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_74_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__3_n_5 ),
        .D(\y_fu_74_reg[0]_i_1_n_19 ),
        .Q(y_fu_74_reg[1]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_74_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__3_n_5 ),
        .D(\y_fu_74_reg[0]_i_1_n_18 ),
        .Q(y_fu_74_reg[2]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_74_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__3_n_5 ),
        .D(\y_fu_74_reg[0]_i_1_n_17 ),
        .Q(y_fu_74_reg[3]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_74_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__3_n_5 ),
        .D(\y_fu_74_reg[0]_i_1_n_16 ),
        .Q(y_fu_74_reg[4]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_74_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__3_n_5 ),
        .D(\y_fu_74_reg[0]_i_1_n_15 ),
        .Q(y_fu_74_reg[5]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_74_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__3_n_5 ),
        .D(\y_fu_74_reg[0]_i_1_n_14 ),
        .Q(y_fu_74_reg[6]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_74_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__3_n_5 ),
        .D(\y_fu_74_reg[0]_i_1_n_13 ),
        .Q(y_fu_74_reg[7]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_74_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__3_n_5 ),
        .D(\y_fu_74_reg[8]_i_1_n_20 ),
        .Q(y_fu_74_reg[8]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \y_fu_74_reg[8]_i_1 
       (.CI(\y_fu_74_reg[0]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\y_fu_74_reg[8]_i_1_n_5 ,\y_fu_74_reg[8]_i_1_n_6 ,\y_fu_74_reg[8]_i_1_n_7 ,\y_fu_74_reg[8]_i_1_n_8 ,\y_fu_74_reg[8]_i_1_n_9 ,\y_fu_74_reg[8]_i_1_n_10 ,\y_fu_74_reg[8]_i_1_n_11 ,\y_fu_74_reg[8]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_74_reg[8]_i_1_n_13 ,\y_fu_74_reg[8]_i_1_n_14 ,\y_fu_74_reg[8]_i_1_n_15 ,\y_fu_74_reg[8]_i_1_n_16 ,\y_fu_74_reg[8]_i_1_n_17 ,\y_fu_74_reg[8]_i_1_n_18 ,\y_fu_74_reg[8]_i_1_n_19 ,\y_fu_74_reg[8]_i_1_n_20 }),
        .S(y_fu_74_reg[15:8]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_74_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__3_n_5 ),
        .D(\y_fu_74_reg[8]_i_1_n_19 ),
        .Q(y_fu_74_reg[9]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE \zext_ln274_reg_531_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\zext_ln274_reg_531_reg[15]_0 [0]),
        .Q(zext_ln274_reg_531[0]),
        .R(1'b0));
  FDRE \zext_ln274_reg_531_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\zext_ln274_reg_531_reg[15]_0 [10]),
        .Q(zext_ln274_reg_531[10]),
        .R(1'b0));
  FDRE \zext_ln274_reg_531_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\zext_ln274_reg_531_reg[15]_0 [11]),
        .Q(zext_ln274_reg_531[11]),
        .R(1'b0));
  FDRE \zext_ln274_reg_531_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\zext_ln274_reg_531_reg[15]_0 [12]),
        .Q(zext_ln274_reg_531[12]),
        .R(1'b0));
  FDRE \zext_ln274_reg_531_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\zext_ln274_reg_531_reg[15]_0 [13]),
        .Q(zext_ln274_reg_531[13]),
        .R(1'b0));
  FDRE \zext_ln274_reg_531_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\zext_ln274_reg_531_reg[15]_0 [14]),
        .Q(zext_ln274_reg_531[14]),
        .R(1'b0));
  FDRE \zext_ln274_reg_531_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\zext_ln274_reg_531_reg[15]_0 [15]),
        .Q(zext_ln274_reg_531[15]),
        .R(1'b0));
  FDRE \zext_ln274_reg_531_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\zext_ln274_reg_531_reg[15]_0 [1]),
        .Q(zext_ln274_reg_531[1]),
        .R(1'b0));
  FDRE \zext_ln274_reg_531_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\zext_ln274_reg_531_reg[15]_0 [2]),
        .Q(zext_ln274_reg_531[2]),
        .R(1'b0));
  FDRE \zext_ln274_reg_531_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\zext_ln274_reg_531_reg[15]_0 [3]),
        .Q(zext_ln274_reg_531[3]),
        .R(1'b0));
  FDRE \zext_ln274_reg_531_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\zext_ln274_reg_531_reg[15]_0 [4]),
        .Q(zext_ln274_reg_531[4]),
        .R(1'b0));
  FDRE \zext_ln274_reg_531_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\zext_ln274_reg_531_reg[15]_0 [5]),
        .Q(zext_ln274_reg_531[5]),
        .R(1'b0));
  FDRE \zext_ln274_reg_531_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\zext_ln274_reg_531_reg[15]_0 [6]),
        .Q(zext_ln274_reg_531[6]),
        .R(1'b0));
  FDRE \zext_ln274_reg_531_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\zext_ln274_reg_531_reg[15]_0 [7]),
        .Q(zext_ln274_reg_531[7]),
        .R(1'b0));
  FDRE \zext_ln274_reg_531_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\zext_ln274_reg_531_reg[15]_0 [8]),
        .Q(zext_ln274_reg_531[8]),
        .R(1'b0));
  FDRE \zext_ln274_reg_531_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\zext_ln274_reg_531_reg[15]_0 [9]),
        .Q(zext_ln274_reg_531[9]),
        .R(1'b0));
endmodule

module design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4
   (DOUTBDOUT,
    ap_rst_n_0,
    ap_done_cache,
    icmp_ln439_reg_3865_pp0_iter9_reg,
    D,
    ap_loop_exit_ready_pp0_iter9_reg,
    \p_load67_reg_3891_reg[9]_0 ,
    \p_load69_reg_3886_reg[9]_0 ,
    \p_load71_reg_3881_reg[9]_0 ,
    \p_load73_reg_3876_reg[9]_0 ,
    \p_load_reg_3976_reg[9]_0 ,
    \p_load51_reg_3971_reg[9]_0 ,
    \p_load52_reg_3965_reg[9]_0 ,
    \p_load53_reg_3960_reg[9]_0 ,
    \p_load54_reg_3955_reg[9]_0 ,
    \p_load55_reg_3949_reg[9]_0 ,
    \p_load56_reg_3944_reg[9]_0 ,
    \p_load57_reg_3939_reg[9]_0 ,
    \p_load58_reg_3933_reg[9]_0 ,
    \p_load59_reg_3928_reg[9]_0 ,
    \p_load60_reg_3923_reg[9]_0 ,
    \p_load61_reg_3917_reg[9]_0 ,
    \p_load62_reg_3912_reg[9]_0 ,
    \p_load63_reg_3907_reg[9]_0 ,
    \p_load64_reg_3901_reg[9]_0 ,
    ap_enable_reg_pp0_iter10_reg_0,
    \icmp_ln328_reg_3813_reg[0]_0 ,
    push,
    \ap_CS_fsm_reg[2] ,
    E,
    \icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_0 ,
    \ap_CS_fsm_reg[2]_0 ,
    \cmp84_reg_666_reg[0] ,
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_0 ,
    \g_reg_4263_reg[14]_0 ,
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_1 ,
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_2 ,
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_3 ,
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_4 ,
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_5 ,
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_6 ,
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_7 ,
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_8 ,
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_9 ,
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_10 ,
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_11 ,
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_12 ,
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_13 ,
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_14 ,
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_15 ,
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_16 ,
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_17 ,
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_18 ,
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_19 ,
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_20 ,
    ap_clk,
    imgBayer_dout,
    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
    ap_done_cache_reg,
    ap_rst_n,
    \icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_1 ,
    imgBayer_empty_n,
    imgG_full_n,
    out_y_reg_671,
    Q,
    \empty_136_fu_272_reg[9]_0 ,
    \empty_137_fu_276_reg[9]_0 ,
    \empty_128_fu_240_reg[9]_0 ,
    \empty_141_fu_292_reg[9]_0 ,
    \empty_142_fu_296_reg[9]_0 ,
    \empty_143_fu_300_reg[9]_0 ,
    \empty_130_fu_248_reg[9]_0 ,
    \empty_146_fu_312_reg[0]_0 ,
    \empty_144_fu_304_reg[9]_0 ,
    \empty_146_fu_312_reg[1]_0 ,
    \empty_146_fu_312_reg[2]_0 ,
    \empty_146_fu_312_reg[3]_0 ,
    \empty_146_fu_312_reg[4]_0 ,
    \empty_146_fu_312_reg[5]_0 ,
    \empty_146_fu_312_reg[6]_0 ,
    \empty_146_fu_312_reg[7]_0 ,
    \empty_146_fu_312_reg[8]_0 ,
    \empty_146_fu_312_reg[9]_0 ,
    \empty_145_fu_308_reg[9]_0 ,
    \empty_146_fu_312_reg[9]_1 ,
    \empty_131_fu_252_reg[9]_0 ,
    \empty_138_fu_280_reg[9]_0 ,
    \empty_139_fu_284_reg[9]_0 ,
    \empty_132_fu_256_reg[9]_0 ,
    \empty_133_fu_260_reg[9]_0 ,
    \empty_134_fu_264_reg[9]_0 ,
    \empty_127_fu_236_reg[9]_0 ,
    \empty_140_fu_288_reg[9]_0 ,
    \empty_129_fu_244_reg[9]_0 ,
    \icmp_ln318_reg_3809_reg[0]_0 ,
    \icmp_ln328_reg_3813_reg[0]_i_2 ,
    \icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_1 ,
    x_phase_reg_546,
    cmp170_reg_686,
    ram_reg_bram_0,
    ram_reg_bram_0_0,
    addr,
    \ap_CS_fsm_reg[1] ,
    clear,
    \SRL_SIG_reg[0][19] ,
    cmp689_reg_681);
  output [9:0]DOUTBDOUT;
  output ap_rst_n_0;
  output ap_done_cache;
  output icmp_ln439_reg_3865_pp0_iter9_reg;
  output [9:0]D;
  output ap_loop_exit_ready_pp0_iter9_reg;
  output [9:0]\p_load67_reg_3891_reg[9]_0 ;
  output [9:0]\p_load69_reg_3886_reg[9]_0 ;
  output [9:0]\p_load71_reg_3881_reg[9]_0 ;
  output [9:0]\p_load73_reg_3876_reg[9]_0 ;
  output [9:0]\p_load_reg_3976_reg[9]_0 ;
  output [9:0]\p_load51_reg_3971_reg[9]_0 ;
  output [9:0]\p_load52_reg_3965_reg[9]_0 ;
  output [9:0]\p_load53_reg_3960_reg[9]_0 ;
  output [9:0]\p_load54_reg_3955_reg[9]_0 ;
  output [9:0]\p_load55_reg_3949_reg[9]_0 ;
  output [9:0]\p_load56_reg_3944_reg[9]_0 ;
  output [9:0]\p_load57_reg_3939_reg[9]_0 ;
  output [9:0]\p_load58_reg_3933_reg[9]_0 ;
  output [9:0]\p_load59_reg_3928_reg[9]_0 ;
  output [9:0]\p_load60_reg_3923_reg[9]_0 ;
  output [9:0]\p_load61_reg_3917_reg[9]_0 ;
  output [9:0]\p_load62_reg_3912_reg[9]_0 ;
  output [9:0]\p_load63_reg_3907_reg[9]_0 ;
  output [9:0]\p_load64_reg_3901_reg[9]_0 ;
  output ap_enable_reg_pp0_iter10_reg_0;
  output \icmp_ln328_reg_3813_reg[0]_0 ;
  output push;
  output [1:0]\ap_CS_fsm_reg[2] ;
  output [0:0]E;
  output [0:0]\icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_0 ;
  output \ap_CS_fsm_reg[2]_0 ;
  output \cmp84_reg_666_reg[0] ;
  output [9:0]\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_0 ;
  output [4:0]\g_reg_4263_reg[14]_0 ;
  output \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_1 ;
  output \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_2 ;
  output \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_3 ;
  output \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_4 ;
  output \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_5 ;
  output \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_6 ;
  output \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_7 ;
  output \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_8 ;
  output \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_9 ;
  output \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_10 ;
  output \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_11 ;
  output \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_12 ;
  output \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_13 ;
  output \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_14 ;
  output \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_15 ;
  output \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_16 ;
  output \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_17 ;
  output \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_18 ;
  output \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_19 ;
  output \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_20 ;
  input ap_clk;
  input [9:0]imgBayer_dout;
  input grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg;
  input ap_done_cache_reg;
  input ap_rst_n;
  input \icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_1 ;
  input imgBayer_empty_n;
  input imgG_full_n;
  input [0:0]out_y_reg_671;
  input [9:0]Q;
  input [9:0]\empty_136_fu_272_reg[9]_0 ;
  input [9:0]\empty_137_fu_276_reg[9]_0 ;
  input [9:0]\empty_128_fu_240_reg[9]_0 ;
  input [9:0]\empty_141_fu_292_reg[9]_0 ;
  input [9:0]\empty_142_fu_296_reg[9]_0 ;
  input [9:0]\empty_143_fu_300_reg[9]_0 ;
  input [9:0]\empty_130_fu_248_reg[9]_0 ;
  input \empty_146_fu_312_reg[0]_0 ;
  input [9:0]\empty_144_fu_304_reg[9]_0 ;
  input \empty_146_fu_312_reg[1]_0 ;
  input \empty_146_fu_312_reg[2]_0 ;
  input \empty_146_fu_312_reg[3]_0 ;
  input \empty_146_fu_312_reg[4]_0 ;
  input \empty_146_fu_312_reg[5]_0 ;
  input \empty_146_fu_312_reg[6]_0 ;
  input \empty_146_fu_312_reg[7]_0 ;
  input \empty_146_fu_312_reg[8]_0 ;
  input \empty_146_fu_312_reg[9]_0 ;
  input [9:0]\empty_145_fu_308_reg[9]_0 ;
  input [9:0]\empty_146_fu_312_reg[9]_1 ;
  input [9:0]\empty_131_fu_252_reg[9]_0 ;
  input [9:0]\empty_138_fu_280_reg[9]_0 ;
  input [9:0]\empty_139_fu_284_reg[9]_0 ;
  input [9:0]\empty_132_fu_256_reg[9]_0 ;
  input [9:0]\empty_133_fu_260_reg[9]_0 ;
  input [9:0]\empty_134_fu_264_reg[9]_0 ;
  input [9:0]\empty_127_fu_236_reg[9]_0 ;
  input [9:0]\empty_140_fu_288_reg[9]_0 ;
  input [9:0]\empty_129_fu_244_reg[9]_0 ;
  input [16:0]\icmp_ln318_reg_3809_reg[0]_0 ;
  input [15:0]\icmp_ln328_reg_3813_reg[0]_i_2 ;
  input [14:0]\icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_1 ;
  input x_phase_reg_546;
  input cmp170_reg_686;
  input [9:0]ram_reg_bram_0;
  input [9:0]ram_reg_bram_0_0;
  input [0:0]addr;
  input [2:0]\ap_CS_fsm_reg[1] ;
  input clear;
  input \SRL_SIG_reg[0][19] ;
  input cmp689_reg_681;

  wire [9:0]D;
  wire DIV1_TABLE_U_n_39;
  wire DIV1_TABLE_U_n_40;
  wire DIV1_TABLE_U_n_41;
  wire DIV1_TABLE_U_n_42;
  wire DIV1_TABLE_U_n_43;
  wire DIV1_TABLE_U_n_44;
  wire DIV1_TABLE_U_n_45;
  wire DIV1_TABLE_U_n_46;
  wire DIV1_TABLE_U_n_47;
  wire DIV1_TABLE_U_n_48;
  wire DIV1_TABLE_U_n_57;
  wire DIV1_TABLE_U_n_58;
  wire DIV1_TABLE_U_n_59;
  wire DIV1_TABLE_U_n_60;
  wire DIV1_TABLE_U_n_61;
  wire DIV1_TABLE_U_n_62;
  wire DIV1_TABLE_U_n_63;
  wire DIV1_TABLE_U_n_64;
  wire DIV1_TABLE_U_n_65;
  wire DIV1_TABLE_U_n_66;
  wire DIV1_TABLE_U_n_67;
  wire DIV1_TABLE_U_n_68;
  wire DIV1_TABLE_U_n_69;
  wire DIV2_TABLE_ce0_local;
  wire [9:0]DOUTBDOUT;
  wire [0:0]E;
  wire [11:0]K_10_fu_1750_p2;
  wire [11:0]K_11_fu_1778_p2;
  wire [11:0]K_1_fu_1474_p2;
  wire [11:0]K_2_fu_1506_p2;
  wire [11:0]K_3_fu_1534_p2;
  wire [11:0]K_4_fu_1566_p2;
  wire [11:0]K_5_fu_1602_p2;
  wire [11:0]K_6_fu_1626_p2;
  wire [11:0]K_7_fu_1658_p2;
  wire [11:0]K_8_fu_1690_p2;
  wire [11:0]K_9_fu_1718_p2;
  wire [11:0]K_fu_1438_p2;
  wire [9:0]PixBufVal_fu_1265_p3;
  wire [9:0]Q;
  wire [9:0]SD_1_reg_4148;
  wire \SD_1_reg_4148[6]_i_10_n_5 ;
  wire \SD_1_reg_4148[6]_i_11_n_5 ;
  wire \SD_1_reg_4148[6]_i_12_n_5 ;
  wire \SD_1_reg_4148[6]_i_13_n_5 ;
  wire \SD_1_reg_4148[6]_i_14_n_5 ;
  wire \SD_1_reg_4148[6]_i_15_n_5 ;
  wire \SD_1_reg_4148[6]_i_16_n_5 ;
  wire \SD_1_reg_4148[6]_i_17_n_5 ;
  wire \SD_1_reg_4148[6]_i_18_n_5 ;
  wire \SD_1_reg_4148[6]_i_19_n_5 ;
  wire \SD_1_reg_4148[6]_i_20_n_5 ;
  wire \SD_1_reg_4148[6]_i_21_n_5 ;
  wire \SD_1_reg_4148[6]_i_22_n_5 ;
  wire \SD_1_reg_4148[6]_i_23_n_5 ;
  wire \SD_1_reg_4148[6]_i_24_n_5 ;
  wire \SD_1_reg_4148[6]_i_25_n_5 ;
  wire \SD_1_reg_4148[6]_i_26_n_5 ;
  wire \SD_1_reg_4148[6]_i_27_n_5 ;
  wire \SD_1_reg_4148[6]_i_28_n_5 ;
  wire \SD_1_reg_4148[9]_i_11_n_5 ;
  wire \SD_1_reg_4148[9]_i_12_n_5 ;
  wire \SD_1_reg_4148[9]_i_13_n_5 ;
  wire \SD_1_reg_4148[9]_i_14_n_5 ;
  wire \SD_1_reg_4148[9]_i_15_n_5 ;
  wire \SD_1_reg_4148[9]_i_16_n_5 ;
  wire \SD_1_reg_4148[9]_i_17_n_5 ;
  wire \SD_1_reg_4148[9]_i_18_n_5 ;
  wire \SD_1_reg_4148[9]_i_19_n_5 ;
  wire \SD_1_reg_4148[9]_i_20_n_5 ;
  wire \SD_1_reg_4148[9]_i_21_n_5 ;
  wire \SD_1_reg_4148[9]_i_22_n_5 ;
  wire \SD_1_reg_4148[9]_i_23_n_5 ;
  wire \SD_1_reg_4148[9]_i_4_n_5 ;
  wire \SD_1_reg_4148[9]_i_5_n_5 ;
  wire \SD_1_reg_4148[9]_i_7_n_5 ;
  wire \SD_1_reg_4148_reg[6]_i_1_n_10 ;
  wire \SD_1_reg_4148_reg[6]_i_1_n_11 ;
  wire \SD_1_reg_4148_reg[6]_i_1_n_12 ;
  wire \SD_1_reg_4148_reg[6]_i_1_n_5 ;
  wire \SD_1_reg_4148_reg[6]_i_1_n_6 ;
  wire \SD_1_reg_4148_reg[6]_i_1_n_7 ;
  wire \SD_1_reg_4148_reg[6]_i_1_n_8 ;
  wire \SD_1_reg_4148_reg[6]_i_1_n_9 ;
  wire \SD_1_reg_4148_reg[6]_i_9_n_10 ;
  wire \SD_1_reg_4148_reg[6]_i_9_n_11 ;
  wire \SD_1_reg_4148_reg[6]_i_9_n_12 ;
  wire \SD_1_reg_4148_reg[6]_i_9_n_5 ;
  wire \SD_1_reg_4148_reg[6]_i_9_n_6 ;
  wire \SD_1_reg_4148_reg[6]_i_9_n_7 ;
  wire \SD_1_reg_4148_reg[6]_i_9_n_8 ;
  wire \SD_1_reg_4148_reg[6]_i_9_n_9 ;
  wire \SD_1_reg_4148_reg[9]_i_10_n_10 ;
  wire \SD_1_reg_4148_reg[9]_i_10_n_11 ;
  wire \SD_1_reg_4148_reg[9]_i_10_n_12 ;
  wire \SD_1_reg_4148_reg[9]_i_10_n_5 ;
  wire \SD_1_reg_4148_reg[9]_i_10_n_6 ;
  wire \SD_1_reg_4148_reg[9]_i_10_n_7 ;
  wire \SD_1_reg_4148_reg[9]_i_10_n_8 ;
  wire \SD_1_reg_4148_reg[9]_i_10_n_9 ;
  wire \SD_1_reg_4148_reg[9]_i_1_n_12 ;
  wire \SD_1_reg_4148_reg[9]_i_6_n_10 ;
  wire \SD_1_reg_4148_reg[9]_i_6_n_12 ;
  wire \SD_1_reg_4148_reg[9]_i_9_n_10 ;
  wire \SD_1_reg_4148_reg[9]_i_9_n_12 ;
  wire [9:0]SD_reg_4143;
  wire \SD_reg_4143[6]_i_10_n_5 ;
  wire \SD_reg_4143[6]_i_11_n_5 ;
  wire \SD_reg_4143[6]_i_12_n_5 ;
  wire \SD_reg_4143[6]_i_13_n_5 ;
  wire \SD_reg_4143[6]_i_14_n_5 ;
  wire \SD_reg_4143[6]_i_15_n_5 ;
  wire \SD_reg_4143[6]_i_16_n_5 ;
  wire \SD_reg_4143[6]_i_17_n_5 ;
  wire \SD_reg_4143[6]_i_18_n_5 ;
  wire \SD_reg_4143[6]_i_19_n_5 ;
  wire \SD_reg_4143[6]_i_20_n_5 ;
  wire \SD_reg_4143[6]_i_21_n_5 ;
  wire \SD_reg_4143[6]_i_22_n_5 ;
  wire \SD_reg_4143[6]_i_23_n_5 ;
  wire \SD_reg_4143[6]_i_24_n_5 ;
  wire \SD_reg_4143[6]_i_25_n_5 ;
  wire \SD_reg_4143[6]_i_26_n_5 ;
  wire \SD_reg_4143[6]_i_27_n_5 ;
  wire \SD_reg_4143[6]_i_28_n_5 ;
  wire \SD_reg_4143[9]_i_11_n_5 ;
  wire \SD_reg_4143[9]_i_12_n_5 ;
  wire \SD_reg_4143[9]_i_13_n_5 ;
  wire \SD_reg_4143[9]_i_14_n_5 ;
  wire \SD_reg_4143[9]_i_15_n_5 ;
  wire \SD_reg_4143[9]_i_16_n_5 ;
  wire \SD_reg_4143[9]_i_17_n_5 ;
  wire \SD_reg_4143[9]_i_18_n_5 ;
  wire \SD_reg_4143[9]_i_19_n_5 ;
  wire \SD_reg_4143[9]_i_20_n_5 ;
  wire \SD_reg_4143[9]_i_21_n_5 ;
  wire \SD_reg_4143[9]_i_22_n_5 ;
  wire \SD_reg_4143[9]_i_23_n_5 ;
  wire \SD_reg_4143[9]_i_4_n_5 ;
  wire \SD_reg_4143[9]_i_5_n_5 ;
  wire \SD_reg_4143[9]_i_7_n_5 ;
  wire \SD_reg_4143_reg[6]_i_1_n_10 ;
  wire \SD_reg_4143_reg[6]_i_1_n_11 ;
  wire \SD_reg_4143_reg[6]_i_1_n_12 ;
  wire \SD_reg_4143_reg[6]_i_1_n_5 ;
  wire \SD_reg_4143_reg[6]_i_1_n_6 ;
  wire \SD_reg_4143_reg[6]_i_1_n_7 ;
  wire \SD_reg_4143_reg[6]_i_1_n_8 ;
  wire \SD_reg_4143_reg[6]_i_1_n_9 ;
  wire \SD_reg_4143_reg[6]_i_9_n_10 ;
  wire \SD_reg_4143_reg[6]_i_9_n_11 ;
  wire \SD_reg_4143_reg[6]_i_9_n_12 ;
  wire \SD_reg_4143_reg[6]_i_9_n_5 ;
  wire \SD_reg_4143_reg[6]_i_9_n_6 ;
  wire \SD_reg_4143_reg[6]_i_9_n_7 ;
  wire \SD_reg_4143_reg[6]_i_9_n_8 ;
  wire \SD_reg_4143_reg[6]_i_9_n_9 ;
  wire \SD_reg_4143_reg[9]_i_10_n_10 ;
  wire \SD_reg_4143_reg[9]_i_10_n_11 ;
  wire \SD_reg_4143_reg[9]_i_10_n_12 ;
  wire \SD_reg_4143_reg[9]_i_10_n_5 ;
  wire \SD_reg_4143_reg[9]_i_10_n_6 ;
  wire \SD_reg_4143_reg[9]_i_10_n_7 ;
  wire \SD_reg_4143_reg[9]_i_10_n_8 ;
  wire \SD_reg_4143_reg[9]_i_10_n_9 ;
  wire \SD_reg_4143_reg[9]_i_1_n_12 ;
  wire \SD_reg_4143_reg[9]_i_6_n_10 ;
  wire \SD_reg_4143_reg[9]_i_6_n_12 ;
  wire \SD_reg_4143_reg[9]_i_9_n_10 ;
  wire \SD_reg_4143_reg[9]_i_9_n_12 ;
  wire \SRL_SIG_reg[0][19] ;
  wire [10:1]add_ln483_fu_2186_p2;
  wire [10:1]add_ln484_fu_2274_p2;
  wire [12:3]add_ln492_1_fu_3033_p2;
  wire [12:3]add_ln492_3_fu_3059_p2;
  wire [12:3]add_ln492_4_fu_3075_p2;
  wire [12:3]add_ln492_5_fu_3091_p2;
  wire [0:0]addr;
  wire [2:0]\ap_CS_fsm_reg[1] ;
  wire [1:0]\ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_condition_366;
  wire ap_done_cache;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter10_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_5;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire ap_loop_exit_ready_pp0_iter8_reg_reg_srl8_n_5;
  wire ap_loop_exit_ready_pp0_iter9_reg;
  wire [9:0]ap_phi_reg_pp0_iter2_empty_149_reg_801;
  wire \ap_phi_reg_pp0_iter2_empty_149_reg_801[0]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_empty_149_reg_801[1]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_empty_149_reg_801[2]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_empty_149_reg_801[3]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_empty_149_reg_801[4]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_empty_149_reg_801[5]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_empty_149_reg_801[6]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_empty_149_reg_801[7]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_empty_149_reg_801[8]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_empty_149_reg_801[9]_i_1_n_5 ;
  wire [9:0]ap_phi_reg_pp0_iter2_empty_156_reg_819;
  wire [9:0]ap_phi_reg_pp0_iter2_empty_164_reg_837;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [13:0]ave_1_fu_1862_p2;
  wire \ave_1_reg_4055_pp0_iter4_reg_reg[0]_srl3_n_5 ;
  wire \ave_1_reg_4055_pp0_iter4_reg_reg[10]_srl2_n_5 ;
  wire \ave_1_reg_4055_pp0_iter4_reg_reg[11]_srl2_n_5 ;
  wire \ave_1_reg_4055_pp0_iter4_reg_reg[12]_srl2_n_5 ;
  wire \ave_1_reg_4055_pp0_iter4_reg_reg[13]_srl2_n_5 ;
  wire \ave_1_reg_4055_pp0_iter4_reg_reg[1]_srl3_n_5 ;
  wire \ave_1_reg_4055_pp0_iter4_reg_reg[2]_srl2_n_5 ;
  wire \ave_1_reg_4055_pp0_iter4_reg_reg[3]_srl2_n_5 ;
  wire \ave_1_reg_4055_pp0_iter4_reg_reg[4]_srl2_n_5 ;
  wire \ave_1_reg_4055_pp0_iter4_reg_reg[5]_srl2_n_5 ;
  wire \ave_1_reg_4055_pp0_iter4_reg_reg[6]_srl2_n_5 ;
  wire \ave_1_reg_4055_pp0_iter4_reg_reg[7]_srl2_n_5 ;
  wire \ave_1_reg_4055_pp0_iter4_reg_reg[8]_srl2_n_5 ;
  wire \ave_1_reg_4055_pp0_iter4_reg_reg[9]_srl2_n_5 ;
  wire [13:0]ave_1_reg_4055_pp0_iter5_reg;
  wire [13:0]ave_2_fu_1886_p2;
  wire \ave_2_reg_4070_pp0_iter4_reg_reg[0]_srl3_n_5 ;
  wire \ave_2_reg_4070_pp0_iter4_reg_reg[10]_srl2_n_5 ;
  wire \ave_2_reg_4070_pp0_iter4_reg_reg[11]_srl2_n_5 ;
  wire \ave_2_reg_4070_pp0_iter4_reg_reg[12]_srl2_n_5 ;
  wire \ave_2_reg_4070_pp0_iter4_reg_reg[13]_srl2_n_5 ;
  wire \ave_2_reg_4070_pp0_iter4_reg_reg[1]_srl3_n_5 ;
  wire \ave_2_reg_4070_pp0_iter4_reg_reg[2]_srl2_n_5 ;
  wire \ave_2_reg_4070_pp0_iter4_reg_reg[3]_srl2_n_5 ;
  wire \ave_2_reg_4070_pp0_iter4_reg_reg[4]_srl2_n_5 ;
  wire \ave_2_reg_4070_pp0_iter4_reg_reg[5]_srl2_n_5 ;
  wire \ave_2_reg_4070_pp0_iter4_reg_reg[6]_srl2_n_5 ;
  wire \ave_2_reg_4070_pp0_iter4_reg_reg[7]_srl2_n_5 ;
  wire \ave_2_reg_4070_pp0_iter4_reg_reg[8]_srl2_n_5 ;
  wire \ave_2_reg_4070_pp0_iter4_reg_reg[9]_srl2_n_5 ;
  wire [13:0]ave_2_reg_4070_pp0_iter5_reg;
  wire [13:0]ave_3_fu_1920_p2;
  wire [13:2]ave_3_reg_4085;
  wire \ave_3_reg_4085[2]_i_10_n_5 ;
  wire \ave_3_reg_4085[2]_i_11_n_5 ;
  wire \ave_3_reg_4085[2]_i_12_n_5 ;
  wire \ave_3_reg_4085[2]_i_13_n_5 ;
  wire \ave_3_reg_4085[2]_i_14_n_5 ;
  wire \ave_3_reg_4085[2]_i_15_n_5 ;
  wire \ave_3_reg_4085[2]_i_16_n_5 ;
  wire \ave_3_reg_4085[2]_i_17_n_5 ;
  wire \ave_3_reg_4085[2]_i_18_n_5 ;
  wire \ave_3_reg_4085[2]_i_20_n_5 ;
  wire \ave_3_reg_4085[2]_i_21_n_5 ;
  wire \ave_3_reg_4085[2]_i_22_n_5 ;
  wire \ave_3_reg_4085[2]_i_23_n_5 ;
  wire \ave_3_reg_4085[2]_i_24_n_5 ;
  wire \ave_3_reg_4085[2]_i_25_n_5 ;
  wire \ave_3_reg_4085[2]_i_26_n_5 ;
  wire \ave_3_reg_4085[2]_i_27_n_5 ;
  wire \ave_3_reg_4085[2]_i_3_n_5 ;
  wire \ave_3_reg_4085[2]_i_4_n_5 ;
  wire \ave_3_reg_4085[2]_i_5_n_5 ;
  wire \ave_3_reg_4085[2]_i_6_n_5 ;
  wire \ave_3_reg_4085[2]_i_7_n_5 ;
  wire \ave_3_reg_4085[2]_i_8_n_5 ;
  wire \ave_3_reg_4085[2]_i_9_n_5 ;
  wire \ave_3_reg_4085[8]_i_10_n_5 ;
  wire \ave_3_reg_4085[8]_i_11_n_5 ;
  wire \ave_3_reg_4085[8]_i_13_n_5 ;
  wire \ave_3_reg_4085[8]_i_14_n_5 ;
  wire \ave_3_reg_4085[8]_i_15_n_5 ;
  wire \ave_3_reg_4085[8]_i_16_n_5 ;
  wire \ave_3_reg_4085[8]_i_3_n_5 ;
  wire \ave_3_reg_4085[8]_i_4_n_5 ;
  wire \ave_3_reg_4085[8]_i_5_n_5 ;
  wire \ave_3_reg_4085[8]_i_6_n_5 ;
  wire \ave_3_reg_4085[8]_i_7_n_5 ;
  wire \ave_3_reg_4085[8]_i_8_n_5 ;
  wire \ave_3_reg_4085[8]_i_9_n_5 ;
  wire [13:2]ave_3_reg_4085_pp0_iter3_reg;
  wire \ave_3_reg_4085_pp0_iter3_reg_reg[0]_srl2_n_5 ;
  wire \ave_3_reg_4085_pp0_iter3_reg_reg[1]_srl2_n_5 ;
  wire [13:0]ave_3_reg_4085_pp0_iter4_reg;
  wire \ave_3_reg_4085_reg[2]_i_19_n_10 ;
  wire \ave_3_reg_4085_reg[2]_i_19_n_11 ;
  wire \ave_3_reg_4085_reg[2]_i_19_n_12 ;
  wire \ave_3_reg_4085_reg[2]_i_19_n_5 ;
  wire \ave_3_reg_4085_reg[2]_i_19_n_6 ;
  wire \ave_3_reg_4085_reg[2]_i_19_n_7 ;
  wire \ave_3_reg_4085_reg[2]_i_19_n_8 ;
  wire \ave_3_reg_4085_reg[2]_i_19_n_9 ;
  wire \ave_3_reg_4085_reg[2]_i_1_n_10 ;
  wire \ave_3_reg_4085_reg[2]_i_1_n_11 ;
  wire \ave_3_reg_4085_reg[2]_i_1_n_12 ;
  wire \ave_3_reg_4085_reg[2]_i_1_n_5 ;
  wire \ave_3_reg_4085_reg[2]_i_1_n_6 ;
  wire \ave_3_reg_4085_reg[2]_i_1_n_7 ;
  wire \ave_3_reg_4085_reg[2]_i_1_n_8 ;
  wire \ave_3_reg_4085_reg[2]_i_1_n_9 ;
  wire \ave_3_reg_4085_reg[2]_i_2_n_10 ;
  wire \ave_3_reg_4085_reg[2]_i_2_n_11 ;
  wire \ave_3_reg_4085_reg[2]_i_2_n_12 ;
  wire \ave_3_reg_4085_reg[2]_i_2_n_5 ;
  wire \ave_3_reg_4085_reg[2]_i_2_n_6 ;
  wire \ave_3_reg_4085_reg[2]_i_2_n_7 ;
  wire \ave_3_reg_4085_reg[2]_i_2_n_8 ;
  wire \ave_3_reg_4085_reg[2]_i_2_n_9 ;
  wire \ave_3_reg_4085_reg[8]_i_12_n_10 ;
  wire \ave_3_reg_4085_reg[8]_i_12_n_11 ;
  wire \ave_3_reg_4085_reg[8]_i_12_n_12 ;
  wire \ave_3_reg_4085_reg[8]_i_12_n_8 ;
  wire \ave_3_reg_4085_reg[8]_i_1_n_10 ;
  wire \ave_3_reg_4085_reg[8]_i_1_n_11 ;
  wire \ave_3_reg_4085_reg[8]_i_1_n_12 ;
  wire \ave_3_reg_4085_reg[8]_i_1_n_8 ;
  wire \ave_3_reg_4085_reg[8]_i_1_n_9 ;
  wire \ave_3_reg_4085_reg[8]_i_2_n_10 ;
  wire \ave_3_reg_4085_reg[8]_i_2_n_11 ;
  wire \ave_3_reg_4085_reg[8]_i_2_n_12 ;
  wire \ave_3_reg_4085_reg[8]_i_2_n_8 ;
  wire [13:0]ave_fu_1820_p2;
  wire \ave_reg_4028_pp0_iter3_reg_reg[0]_srl2_n_5 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[10]_srl2_n_5 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[11]_srl2_n_5 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_10_n_5 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_11_n_5 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_12_n_10 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_12_n_11 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_12_n_12 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_12_n_8 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_13_n_5 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_14_n_5 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_15_n_5 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_16_n_5 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_n_10 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_n_11 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_n_12 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_n_7 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_n_9 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_2_n_10 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_2_n_11 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_2_n_12 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_2_n_8 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_3_n_5 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_4_n_5 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_5_n_5 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_6_n_5 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_7_n_5 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_8_n_5 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_9_n_5 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_n_5 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[13]_srl2_n_5 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[1]_srl2_n_5 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[2]_srl2_n_5 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[3]_srl2_n_5 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[4]_srl2_n_5 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[5]_srl2_n_5 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[6]_srl2_n_5 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_10_n_5 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_11_n_5 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_12_n_5 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_13_n_5 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_14_n_5 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_15_n_5 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_16_n_5 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_17_n_5 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_18_n_5 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_19_n_10 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_19_n_11 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_19_n_12 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_19_n_5 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_19_n_6 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_19_n_7 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_19_n_8 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_19_n_9 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_1_n_10 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_1_n_11 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_1_n_12 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_1_n_5 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_1_n_6 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_1_n_7 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_1_n_8 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_1_n_9 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_20_n_5 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_21_n_5 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_22_n_5 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_23_n_5 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_24_n_5 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_25_n_5 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_26_n_5 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_27_n_5 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_2_n_10 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_2_n_11 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_2_n_12 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_2_n_5 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_2_n_6 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_2_n_7 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_2_n_8 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_2_n_9 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_3_n_5 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_4_n_5 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_5_n_5 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_6_n_5 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_7_n_5 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_8_n_5 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_9_n_5 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_n_5 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[8]_srl2_n_5 ;
  wire \ave_reg_4028_pp0_iter3_reg_reg[9]_srl2_n_5 ;
  wire [13:0]ave_reg_4028_pp0_iter4_reg;
  wire clear;
  wire \cmp147_reg_3841[0]_i_2_n_5 ;
  wire \cmp147_reg_3841[0]_i_3_n_5 ;
  wire \cmp147_reg_3841[0]_i_4_n_5 ;
  wire \cmp147_reg_3841_reg_n_5_[0] ;
  wire cmp170_reg_686;
  wire cmp689_reg_681;
  wire \cmp84_reg_666_reg[0] ;
  wire empty_127_fu_236;
  wire [9:0]\empty_127_fu_236_reg[9]_0 ;
  wire \empty_127_fu_236_reg_n_5_[0] ;
  wire \empty_127_fu_236_reg_n_5_[1] ;
  wire \empty_127_fu_236_reg_n_5_[2] ;
  wire \empty_127_fu_236_reg_n_5_[3] ;
  wire \empty_127_fu_236_reg_n_5_[4] ;
  wire \empty_127_fu_236_reg_n_5_[5] ;
  wire \empty_127_fu_236_reg_n_5_[6] ;
  wire \empty_127_fu_236_reg_n_5_[7] ;
  wire \empty_127_fu_236_reg_n_5_[8] ;
  wire \empty_127_fu_236_reg_n_5_[9] ;
  wire [9:0]\empty_128_fu_240_reg[9]_0 ;
  wire [9:0]empty_129_fu_244;
  wire \empty_129_fu_244[9]_i_3_n_5 ;
  wire [9:0]\empty_129_fu_244_reg[9]_0 ;
  wire [9:0]\empty_130_fu_248_reg[9]_0 ;
  wire [9:0]empty_131_fu_252__0;
  wire [9:0]\empty_131_fu_252_reg[9]_0 ;
  wire empty_132_fu_256;
  wire [9:0]\empty_132_fu_256_reg[9]_0 ;
  wire \empty_132_fu_256_reg_n_5_[0] ;
  wire \empty_132_fu_256_reg_n_5_[1] ;
  wire \empty_132_fu_256_reg_n_5_[2] ;
  wire \empty_132_fu_256_reg_n_5_[3] ;
  wire \empty_132_fu_256_reg_n_5_[4] ;
  wire \empty_132_fu_256_reg_n_5_[5] ;
  wire \empty_132_fu_256_reg_n_5_[6] ;
  wire \empty_132_fu_256_reg_n_5_[7] ;
  wire \empty_132_fu_256_reg_n_5_[8] ;
  wire \empty_132_fu_256_reg_n_5_[9] ;
  wire [9:0]empty_133_fu_260;
  wire [9:0]\empty_133_fu_260_reg[9]_0 ;
  wire [9:0]empty_134_fu_264;
  wire [9:0]\empty_134_fu_264_reg[9]_0 ;
  wire [9:0]empty_135_fu_268;
  wire [9:0]empty_136_fu_272;
  wire [9:0]\empty_136_fu_272_reg[9]_0 ;
  wire [9:0]empty_137_fu_276;
  wire [9:0]\empty_137_fu_276_reg[9]_0 ;
  wire [9:0]empty_138_fu_280;
  wire [9:0]\empty_138_fu_280_reg[9]_0 ;
  wire [9:0]empty_139_fu_284;
  wire [9:0]\empty_139_fu_284_reg[9]_0 ;
  wire [9:0]empty_140_fu_288;
  wire [9:0]\empty_140_fu_288_reg[9]_0 ;
  wire [9:0]empty_141_fu_292;
  wire [9:0]\empty_141_fu_292_reg[9]_0 ;
  wire [9:0]empty_142_fu_296;
  wire [9:0]\empty_142_fu_296_reg[9]_0 ;
  wire [9:0]empty_143_fu_300;
  wire [9:0]\empty_143_fu_300_reg[9]_0 ;
  wire [9:0]empty_144_fu_304;
  wire [9:0]\empty_144_fu_304_reg[9]_0 ;
  wire [9:0]empty_145_fu_308;
  wire [9:0]\empty_145_fu_308_reg[9]_0 ;
  wire [9:0]empty_146_fu_312__0;
  wire \empty_146_fu_312_reg[0]_0 ;
  wire \empty_146_fu_312_reg[1]_0 ;
  wire \empty_146_fu_312_reg[2]_0 ;
  wire \empty_146_fu_312_reg[3]_0 ;
  wire \empty_146_fu_312_reg[4]_0 ;
  wire \empty_146_fu_312_reg[5]_0 ;
  wire \empty_146_fu_312_reg[6]_0 ;
  wire \empty_146_fu_312_reg[7]_0 ;
  wire \empty_146_fu_312_reg[8]_0 ;
  wire \empty_146_fu_312_reg[9]_0 ;
  wire [9:0]\empty_146_fu_312_reg[9]_1 ;
  wire empty_147_reg_655;
  wire \empty_147_reg_655[0]_i_1_n_5 ;
  wire \empty_147_reg_655[1]_i_1_n_5 ;
  wire \empty_147_reg_655[2]_i_1_n_5 ;
  wire \empty_147_reg_655[3]_i_1_n_5 ;
  wire \empty_147_reg_655[4]_i_1_n_5 ;
  wire \empty_147_reg_655[5]_i_1_n_5 ;
  wire \empty_147_reg_655[6]_i_1_n_5 ;
  wire \empty_147_reg_655[7]_i_1_n_5 ;
  wire \empty_147_reg_655[8]_i_1_n_5 ;
  wire \empty_147_reg_655[9]_i_1_n_5 ;
  wire [9:0]empty_148_reg_665;
  wire \empty_148_reg_665[0]_i_1_n_5 ;
  wire \empty_148_reg_665[1]_i_1_n_5 ;
  wire \empty_148_reg_665[2]_i_1_n_5 ;
  wire \empty_148_reg_665[3]_i_1_n_5 ;
  wire \empty_148_reg_665[4]_i_1_n_5 ;
  wire \empty_148_reg_665[5]_i_1_n_5 ;
  wire \empty_148_reg_665[6]_i_1_n_5 ;
  wire \empty_148_reg_665[7]_i_1_n_5 ;
  wire \empty_148_reg_665[8]_i_1_n_5 ;
  wire \empty_148_reg_665[9]_i_1_n_5 ;
  wire \empty_150_reg_675[0]_i_1_n_5 ;
  wire \empty_150_reg_675[1]_i_1_n_5 ;
  wire \empty_150_reg_675[2]_i_1_n_5 ;
  wire \empty_150_reg_675[3]_i_1_n_5 ;
  wire \empty_150_reg_675[4]_i_1_n_5 ;
  wire \empty_150_reg_675[5]_i_1_n_5 ;
  wire \empty_150_reg_675[6]_i_1_n_5 ;
  wire \empty_150_reg_675[7]_i_1_n_5 ;
  wire \empty_150_reg_675[8]_i_1_n_5 ;
  wire \empty_150_reg_675[9]_i_1_n_5 ;
  wire [9:0]empty_163_reg_781;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_100;
  wire flow_control_loop_pipe_sequential_init_U_n_101;
  wire flow_control_loop_pipe_sequential_init_U_n_102;
  wire flow_control_loop_pipe_sequential_init_U_n_103;
  wire flow_control_loop_pipe_sequential_init_U_n_104;
  wire flow_control_loop_pipe_sequential_init_U_n_105;
  wire flow_control_loop_pipe_sequential_init_U_n_106;
  wire flow_control_loop_pipe_sequential_init_U_n_107;
  wire flow_control_loop_pipe_sequential_init_U_n_108;
  wire flow_control_loop_pipe_sequential_init_U_n_109;
  wire flow_control_loop_pipe_sequential_init_U_n_110;
  wire flow_control_loop_pipe_sequential_init_U_n_111;
  wire flow_control_loop_pipe_sequential_init_U_n_112;
  wire flow_control_loop_pipe_sequential_init_U_n_113;
  wire flow_control_loop_pipe_sequential_init_U_n_114;
  wire flow_control_loop_pipe_sequential_init_U_n_115;
  wire flow_control_loop_pipe_sequential_init_U_n_116;
  wire flow_control_loop_pipe_sequential_init_U_n_117;
  wire flow_control_loop_pipe_sequential_init_U_n_118;
  wire flow_control_loop_pipe_sequential_init_U_n_119;
  wire flow_control_loop_pipe_sequential_init_U_n_120;
  wire flow_control_loop_pipe_sequential_init_U_n_121;
  wire flow_control_loop_pipe_sequential_init_U_n_122;
  wire flow_control_loop_pipe_sequential_init_U_n_123;
  wire flow_control_loop_pipe_sequential_init_U_n_124;
  wire flow_control_loop_pipe_sequential_init_U_n_125;
  wire flow_control_loop_pipe_sequential_init_U_n_126;
  wire flow_control_loop_pipe_sequential_init_U_n_127;
  wire flow_control_loop_pipe_sequential_init_U_n_128;
  wire flow_control_loop_pipe_sequential_init_U_n_129;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_130;
  wire flow_control_loop_pipe_sequential_init_U_n_131;
  wire flow_control_loop_pipe_sequential_init_U_n_132;
  wire flow_control_loop_pipe_sequential_init_U_n_133;
  wire flow_control_loop_pipe_sequential_init_U_n_134;
  wire flow_control_loop_pipe_sequential_init_U_n_135;
  wire flow_control_loop_pipe_sequential_init_U_n_136;
  wire flow_control_loop_pipe_sequential_init_U_n_137;
  wire flow_control_loop_pipe_sequential_init_U_n_138;
  wire flow_control_loop_pipe_sequential_init_U_n_139;
  wire flow_control_loop_pipe_sequential_init_U_n_140;
  wire flow_control_loop_pipe_sequential_init_U_n_141;
  wire flow_control_loop_pipe_sequential_init_U_n_142;
  wire flow_control_loop_pipe_sequential_init_U_n_143;
  wire flow_control_loop_pipe_sequential_init_U_n_144;
  wire flow_control_loop_pipe_sequential_init_U_n_145;
  wire flow_control_loop_pipe_sequential_init_U_n_146;
  wire flow_control_loop_pipe_sequential_init_U_n_147;
  wire flow_control_loop_pipe_sequential_init_U_n_148;
  wire flow_control_loop_pipe_sequential_init_U_n_149;
  wire flow_control_loop_pipe_sequential_init_U_n_150;
  wire flow_control_loop_pipe_sequential_init_U_n_151;
  wire flow_control_loop_pipe_sequential_init_U_n_152;
  wire flow_control_loop_pipe_sequential_init_U_n_153;
  wire flow_control_loop_pipe_sequential_init_U_n_154;
  wire flow_control_loop_pipe_sequential_init_U_n_155;
  wire flow_control_loop_pipe_sequential_init_U_n_156;
  wire flow_control_loop_pipe_sequential_init_U_n_157;
  wire flow_control_loop_pipe_sequential_init_U_n_158;
  wire flow_control_loop_pipe_sequential_init_U_n_159;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_160;
  wire flow_control_loop_pipe_sequential_init_U_n_161;
  wire flow_control_loop_pipe_sequential_init_U_n_162;
  wire flow_control_loop_pipe_sequential_init_U_n_163;
  wire flow_control_loop_pipe_sequential_init_U_n_164;
  wire flow_control_loop_pipe_sequential_init_U_n_165;
  wire flow_control_loop_pipe_sequential_init_U_n_166;
  wire flow_control_loop_pipe_sequential_init_U_n_167;
  wire flow_control_loop_pipe_sequential_init_U_n_168;
  wire flow_control_loop_pipe_sequential_init_U_n_169;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_170;
  wire flow_control_loop_pipe_sequential_init_U_n_171;
  wire flow_control_loop_pipe_sequential_init_U_n_172;
  wire flow_control_loop_pipe_sequential_init_U_n_173;
  wire flow_control_loop_pipe_sequential_init_U_n_174;
  wire flow_control_loop_pipe_sequential_init_U_n_175;
  wire flow_control_loop_pipe_sequential_init_U_n_176;
  wire flow_control_loop_pipe_sequential_init_U_n_179;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_180;
  wire flow_control_loop_pipe_sequential_init_U_n_181;
  wire flow_control_loop_pipe_sequential_init_U_n_182;
  wire flow_control_loop_pipe_sequential_init_U_n_183;
  wire flow_control_loop_pipe_sequential_init_U_n_184;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_47;
  wire flow_control_loop_pipe_sequential_init_U_n_48;
  wire flow_control_loop_pipe_sequential_init_U_n_49;
  wire flow_control_loop_pipe_sequential_init_U_n_50;
  wire flow_control_loop_pipe_sequential_init_U_n_51;
  wire flow_control_loop_pipe_sequential_init_U_n_52;
  wire flow_control_loop_pipe_sequential_init_U_n_53;
  wire flow_control_loop_pipe_sequential_init_U_n_54;
  wire flow_control_loop_pipe_sequential_init_U_n_55;
  wire flow_control_loop_pipe_sequential_init_U_n_56;
  wire flow_control_loop_pipe_sequential_init_U_n_57;
  wire flow_control_loop_pipe_sequential_init_U_n_58;
  wire flow_control_loop_pipe_sequential_init_U_n_59;
  wire flow_control_loop_pipe_sequential_init_U_n_60;
  wire flow_control_loop_pipe_sequential_init_U_n_61;
  wire flow_control_loop_pipe_sequential_init_U_n_62;
  wire flow_control_loop_pipe_sequential_init_U_n_63;
  wire flow_control_loop_pipe_sequential_init_U_n_64;
  wire flow_control_loop_pipe_sequential_init_U_n_65;
  wire flow_control_loop_pipe_sequential_init_U_n_66;
  wire flow_control_loop_pipe_sequential_init_U_n_67;
  wire flow_control_loop_pipe_sequential_init_U_n_68;
  wire flow_control_loop_pipe_sequential_init_U_n_69;
  wire flow_control_loop_pipe_sequential_init_U_n_70;
  wire flow_control_loop_pipe_sequential_init_U_n_71;
  wire flow_control_loop_pipe_sequential_init_U_n_72;
  wire flow_control_loop_pipe_sequential_init_U_n_73;
  wire flow_control_loop_pipe_sequential_init_U_n_74;
  wire flow_control_loop_pipe_sequential_init_U_n_75;
  wire flow_control_loop_pipe_sequential_init_U_n_76;
  wire flow_control_loop_pipe_sequential_init_U_n_77;
  wire flow_control_loop_pipe_sequential_init_U_n_78;
  wire flow_control_loop_pipe_sequential_init_U_n_79;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_80;
  wire flow_control_loop_pipe_sequential_init_U_n_81;
  wire flow_control_loop_pipe_sequential_init_U_n_82;
  wire flow_control_loop_pipe_sequential_init_U_n_83;
  wire flow_control_loop_pipe_sequential_init_U_n_84;
  wire flow_control_loop_pipe_sequential_init_U_n_85;
  wire flow_control_loop_pipe_sequential_init_U_n_86;
  wire flow_control_loop_pipe_sequential_init_U_n_87;
  wire flow_control_loop_pipe_sequential_init_U_n_88;
  wire flow_control_loop_pipe_sequential_init_U_n_89;
  wire flow_control_loop_pipe_sequential_init_U_n_90;
  wire flow_control_loop_pipe_sequential_init_U_n_91;
  wire flow_control_loop_pipe_sequential_init_U_n_92;
  wire flow_control_loop_pipe_sequential_init_U_n_93;
  wire flow_control_loop_pipe_sequential_init_U_n_94;
  wire flow_control_loop_pipe_sequential_init_U_n_95;
  wire flow_control_loop_pipe_sequential_init_U_n_96;
  wire flow_control_loop_pipe_sequential_init_U_n_97;
  wire flow_control_loop_pipe_sequential_init_U_n_98;
  wire flow_control_loop_pipe_sequential_init_U_n_99;
  wire g0_b0_i_10_n_5;
  wire g0_b0_i_11_n_5;
  wire g0_b0_i_12_n_5;
  wire g0_b0_i_13_n_5;
  wire g0_b0_i_14_n_5;
  wire g0_b0_i_15_n_5;
  wire g0_b0_i_16_n_5;
  wire g0_b0_i_1_n_10;
  wire g0_b0_i_1_n_11;
  wire g0_b0_i_1_n_12;
  wire g0_b0_i_1_n_13;
  wire g0_b0_i_1_n_14;
  wire g0_b0_i_1_n_15;
  wire g0_b0_i_1_n_16;
  wire g0_b0_i_1_n_17;
  wire g0_b0_i_1_n_18;
  wire g0_b0_i_1_n_19;
  wire g0_b0_i_1_n_20;
  wire g0_b0_i_1_n_5;
  wire g0_b0_i_1_n_6;
  wire g0_b0_i_1_n_7;
  wire g0_b0_i_1_n_8;
  wire g0_b0_i_1_n_9;
  wire g0_b0_i_7_n_5;
  wire g0_b0_i_8_n_5;
  wire g0_b0_i_9_n_5;
  wire [9:0]g_2_reg_723__0;
  wire \g_2_reg_723_pp0_iter7_reg_reg[0]_srl6_n_5 ;
  wire \g_2_reg_723_pp0_iter7_reg_reg[1]_srl6_n_5 ;
  wire \g_2_reg_723_pp0_iter7_reg_reg[2]_srl6_n_5 ;
  wire \g_2_reg_723_pp0_iter7_reg_reg[3]_srl6_n_5 ;
  wire \g_2_reg_723_pp0_iter7_reg_reg[4]_srl6_n_5 ;
  wire \g_2_reg_723_pp0_iter7_reg_reg[5]_srl6_n_5 ;
  wire \g_2_reg_723_pp0_iter7_reg_reg[6]_srl6_n_5 ;
  wire \g_2_reg_723_pp0_iter7_reg_reg[7]_srl6_n_5 ;
  wire \g_2_reg_723_pp0_iter7_reg_reg[8]_srl6_n_5 ;
  wire \g_2_reg_723_pp0_iter7_reg_reg[9]_srl6_n_5 ;
  wire [9:0]g_2_reg_723_pp0_iter8_reg;
  wire [15:0]g_fu_3416_p2;
  wire [15:0]g_reg_4263;
  wire [4:0]\g_reg_4263_reg[14]_0 ;
  wire grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_ready;
  wire grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg;
  wire icmp_ln318_fu_958_p2;
  wire \icmp_ln318_reg_3809_pp0_iter7_reg_reg[0]_srl7_n_5 ;
  wire icmp_ln318_reg_3809_pp0_iter8_reg;
  wire [0:0]\icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_0 ;
  wire \icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_1 ;
  wire [16:0]\icmp_ln318_reg_3809_reg[0]_0 ;
  wire \icmp_ln318_reg_3809_reg_n_5_[0] ;
  wire icmp_ln328_fu_988_p2;
  wire icmp_ln328_reg_3813;
  wire \icmp_ln328_reg_3813_reg[0]_0 ;
  wire [15:0]\icmp_ln328_reg_3813_reg[0]_i_2 ;
  wire icmp_ln439_fu_1010_p2;
  wire [14:0]\icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_1 ;
  wire \icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_2_n_5 ;
  wire \icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_4_n_5 ;
  wire \icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_n_5 ;
  wire icmp_ln439_reg_3865_pp0_iter9_reg;
  wire [9:0]\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_0 ;
  wire \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_1 ;
  wire \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_10 ;
  wire \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_11 ;
  wire \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_12 ;
  wire \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_13 ;
  wire \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_14 ;
  wire \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_15 ;
  wire \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_16 ;
  wire \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_17 ;
  wire \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_18 ;
  wire \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_19 ;
  wire \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_2 ;
  wire \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_20 ;
  wire \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_3 ;
  wire \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_4 ;
  wire \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_5 ;
  wire \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_6 ;
  wire \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_7 ;
  wire \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_8 ;
  wire \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_9 ;
  wire [9:0]imgBayer_dout;
  wire imgBayer_empty_n;
  wire imgG_full_n;
  wire linebuf_yuv_1_U_n_16;
  wire linebuf_yuv_1_U_n_17;
  wire linebuf_yuv_1_U_n_18;
  wire linebuf_yuv_1_U_n_19;
  wire linebuf_yuv_1_U_n_20;
  wire linebuf_yuv_1_U_n_21;
  wire linebuf_yuv_1_U_n_22;
  wire linebuf_yuv_1_U_n_23;
  wire linebuf_yuv_1_U_n_24;
  wire linebuf_yuv_1_U_n_25;
  wire linebuf_yuv_1_U_n_26;
  wire linebuf_yuv_1_U_n_27;
  wire linebuf_yuv_1_U_n_28;
  wire linebuf_yuv_1_U_n_29;
  wire linebuf_yuv_1_U_n_30;
  wire linebuf_yuv_1_U_n_31;
  wire linebuf_yuv_1_U_n_32;
  wire linebuf_yuv_1_U_n_33;
  wire linebuf_yuv_1_U_n_34;
  wire linebuf_yuv_1_U_n_35;
  wire linebuf_yuv_1_U_n_46;
  wire linebuf_yuv_1_U_n_47;
  wire linebuf_yuv_1_U_n_48;
  wire linebuf_yuv_1_U_n_49;
  wire linebuf_yuv_1_U_n_50;
  wire linebuf_yuv_1_U_n_51;
  wire linebuf_yuv_1_U_n_52;
  wire linebuf_yuv_1_U_n_53;
  wire linebuf_yuv_1_U_n_54;
  wire linebuf_yuv_1_U_n_55;
  wire linebuf_yuv_1_U_n_56;
  wire linebuf_yuv_1_U_n_57;
  wire linebuf_yuv_1_U_n_58;
  wire linebuf_yuv_1_U_n_59;
  wire linebuf_yuv_1_U_n_60;
  wire linebuf_yuv_1_U_n_61;
  wire linebuf_yuv_1_U_n_62;
  wire linebuf_yuv_1_U_n_63;
  wire linebuf_yuv_1_U_n_64;
  wire linebuf_yuv_1_U_n_65;
  wire linebuf_yuv_1_U_n_66;
  wire linebuf_yuv_1_U_n_67;
  wire linebuf_yuv_1_U_n_68;
  wire linebuf_yuv_1_U_n_69;
  wire linebuf_yuv_1_U_n_70;
  wire linebuf_yuv_1_U_n_71;
  wire linebuf_yuv_1_U_n_72;
  wire linebuf_yuv_1_U_n_73;
  wire linebuf_yuv_1_U_n_74;
  wire linebuf_yuv_1_U_n_75;
  wire linebuf_yuv_1_ce1_local;
  wire [9:0]linebuf_yuv_1_q1;
  wire linebuf_yuv_1_we0_local;
  wire linebuf_yuv_2_U_n_15;
  wire linebuf_yuv_2_U_n_16;
  wire linebuf_yuv_2_U_n_17;
  wire linebuf_yuv_2_U_n_18;
  wire linebuf_yuv_2_U_n_19;
  wire linebuf_yuv_2_U_n_20;
  wire linebuf_yuv_2_U_n_21;
  wire linebuf_yuv_2_U_n_22;
  wire linebuf_yuv_2_U_n_23;
  wire linebuf_yuv_2_U_n_24;
  wire linebuf_yuv_2_U_n_25;
  wire linebuf_yuv_2_U_n_26;
  wire linebuf_yuv_2_U_n_27;
  wire linebuf_yuv_2_U_n_28;
  wire linebuf_yuv_2_U_n_29;
  wire linebuf_yuv_2_U_n_30;
  wire linebuf_yuv_2_U_n_31;
  wire linebuf_yuv_2_U_n_32;
  wire linebuf_yuv_2_U_n_33;
  wire linebuf_yuv_2_U_n_34;
  wire linebuf_yuv_2_U_n_45;
  wire linebuf_yuv_2_U_n_46;
  wire linebuf_yuv_2_U_n_47;
  wire linebuf_yuv_2_U_n_48;
  wire linebuf_yuv_2_U_n_49;
  wire linebuf_yuv_2_U_n_50;
  wire linebuf_yuv_2_U_n_51;
  wire linebuf_yuv_2_U_n_52;
  wire linebuf_yuv_2_U_n_53;
  wire linebuf_yuv_2_U_n_54;
  wire [9:0]linebuf_yuv_2_q1;
  wire linebuf_yuv_3_U_n_15;
  wire linebuf_yuv_3_U_n_16;
  wire linebuf_yuv_3_U_n_17;
  wire linebuf_yuv_3_U_n_18;
  wire linebuf_yuv_3_U_n_19;
  wire linebuf_yuv_3_U_n_20;
  wire linebuf_yuv_3_U_n_21;
  wire linebuf_yuv_3_U_n_22;
  wire linebuf_yuv_3_U_n_23;
  wire linebuf_yuv_3_U_n_24;
  wire linebuf_yuv_3_U_n_25;
  wire linebuf_yuv_3_U_n_26;
  wire linebuf_yuv_3_U_n_27;
  wire linebuf_yuv_3_U_n_28;
  wire linebuf_yuv_3_U_n_29;
  wire linebuf_yuv_3_U_n_30;
  wire linebuf_yuv_3_U_n_31;
  wire linebuf_yuv_3_U_n_32;
  wire linebuf_yuv_3_U_n_33;
  wire linebuf_yuv_3_U_n_34;
  wire linebuf_yuv_3_U_n_35;
  wire linebuf_yuv_3_U_n_36;
  wire linebuf_yuv_3_U_n_37;
  wire linebuf_yuv_3_U_n_38;
  wire linebuf_yuv_3_U_n_39;
  wire linebuf_yuv_3_U_n_40;
  wire linebuf_yuv_3_U_n_41;
  wire linebuf_yuv_3_U_n_42;
  wire linebuf_yuv_3_U_n_43;
  wire linebuf_yuv_3_U_n_44;
  wire linebuf_yuv_3_U_n_45;
  wire linebuf_yuv_3_U_n_46;
  wire linebuf_yuv_3_U_n_47;
  wire linebuf_yuv_3_U_n_48;
  wire linebuf_yuv_3_U_n_49;
  wire linebuf_yuv_3_U_n_50;
  wire linebuf_yuv_3_U_n_51;
  wire linebuf_yuv_3_U_n_52;
  wire linebuf_yuv_3_U_n_53;
  wire linebuf_yuv_3_U_n_54;
  wire linebuf_yuv_3_U_n_55;
  wire linebuf_yuv_3_U_n_56;
  wire linebuf_yuv_3_U_n_57;
  wire linebuf_yuv_3_U_n_58;
  wire linebuf_yuv_3_U_n_59;
  wire linebuf_yuv_3_U_n_60;
  wire linebuf_yuv_3_U_n_61;
  wire linebuf_yuv_3_U_n_62;
  wire linebuf_yuv_3_U_n_63;
  wire linebuf_yuv_3_U_n_64;
  wire [9:0]linebuf_yuv_3_q1;
  wire linebuf_yuv_U_n_18;
  wire linebuf_yuv_U_n_19;
  wire linebuf_yuv_U_n_20;
  wire linebuf_yuv_U_n_21;
  wire linebuf_yuv_U_n_22;
  wire linebuf_yuv_U_n_23;
  wire linebuf_yuv_U_n_24;
  wire linebuf_yuv_U_n_25;
  wire linebuf_yuv_U_n_26;
  wire linebuf_yuv_U_n_27;
  wire linebuf_yuv_U_n_28;
  wire linebuf_yuv_U_n_29;
  wire linebuf_yuv_U_n_30;
  wire linebuf_yuv_U_n_31;
  wire linebuf_yuv_U_n_32;
  wire linebuf_yuv_U_n_33;
  wire linebuf_yuv_U_n_34;
  wire linebuf_yuv_U_n_35;
  wire linebuf_yuv_U_n_36;
  wire linebuf_yuv_U_n_37;
  wire linebuf_yuv_U_n_38;
  wire linebuf_yuv_U_n_39;
  wire linebuf_yuv_U_n_40;
  wire linebuf_yuv_U_n_41;
  wire linebuf_yuv_U_n_42;
  wire linebuf_yuv_U_n_43;
  wire linebuf_yuv_U_n_44;
  wire linebuf_yuv_U_n_45;
  wire linebuf_yuv_U_n_46;
  wire linebuf_yuv_U_n_47;
  wire linebuf_yuv_U_n_58;
  wire linebuf_yuv_U_n_59;
  wire linebuf_yuv_U_n_60;
  wire linebuf_yuv_U_n_61;
  wire linebuf_yuv_U_n_62;
  wire linebuf_yuv_U_n_63;
  wire linebuf_yuv_U_n_64;
  wire linebuf_yuv_U_n_65;
  wire linebuf_yuv_U_n_66;
  wire linebuf_yuv_U_n_67;
  wire [10:0]linebuf_yuv_addr_reg_3817;
  wire [9:0]lshr_ln501_1_reg_4228_reg__0;
  wire lshr_ln501_1_reg_4228_reg_i_20_n_10;
  wire lshr_ln501_1_reg_4228_reg_i_20_n_12;
  wire lshr_ln501_1_reg_4228_reg_i_20_n_19;
  wire lshr_ln501_1_reg_4228_reg_i_20_n_20;
  wire lshr_ln501_1_reg_4228_reg_i_47_n_5;
  wire lshr_ln501_1_reg_4228_reg_n_103;
  wire lshr_ln501_1_reg_4228_reg_n_104;
  wire lshr_ln501_1_reg_4228_reg_n_105;
  wire lshr_ln501_1_reg_4228_reg_n_106;
  wire lshr_ln501_1_reg_4228_reg_n_107;
  wire lshr_ln501_1_reg_4228_reg_n_108;
  wire lshr_ln501_1_reg_4228_reg_n_109;
  wire lshr_ln501_1_reg_4228_reg_n_110;
  wire [9:0]lshr_ln501_2_reg_4233_reg__0;
  wire lshr_ln501_2_reg_4233_reg_n_103;
  wire lshr_ln501_2_reg_4233_reg_n_104;
  wire lshr_ln501_2_reg_4233_reg_n_105;
  wire lshr_ln501_2_reg_4233_reg_n_106;
  wire lshr_ln501_2_reg_4233_reg_n_107;
  wire lshr_ln501_2_reg_4233_reg_n_108;
  wire lshr_ln501_2_reg_4233_reg_n_109;
  wire lshr_ln501_2_reg_4233_reg_n_110;
  wire mac_muladd_14s_10ns_24s_25_4_1_U62_n_10;
  wire mac_muladd_14s_10ns_24s_25_4_1_U62_n_11;
  wire mac_muladd_14s_10ns_24s_25_4_1_U62_n_12;
  wire mac_muladd_14s_10ns_24s_25_4_1_U62_n_13;
  wire mac_muladd_14s_10ns_24s_25_4_1_U62_n_14;
  wire mac_muladd_14s_10ns_24s_25_4_1_U62_n_15;
  wire mac_muladd_14s_10ns_24s_25_4_1_U62_n_16;
  wire mac_muladd_14s_10ns_24s_25_4_1_U62_n_17;
  wire mac_muladd_14s_10ns_24s_25_4_1_U62_n_18;
  wire mac_muladd_14s_10ns_24s_25_4_1_U62_n_19;
  wire mac_muladd_14s_10ns_24s_25_4_1_U62_n_20;
  wire mac_muladd_14s_10ns_24s_25_4_1_U62_n_21;
  wire mac_muladd_14s_10ns_24s_25_4_1_U62_n_22;
  wire mac_muladd_14s_10ns_24s_25_4_1_U62_n_23;
  wire mac_muladd_14s_10ns_24s_25_4_1_U62_n_24;
  wire mac_muladd_14s_10ns_24s_25_4_1_U62_n_25;
  wire mac_muladd_14s_10ns_24s_25_4_1_U62_n_26;
  wire mac_muladd_14s_10ns_24s_25_4_1_U62_n_27;
  wire mac_muladd_14s_10ns_24s_25_4_1_U62_n_28;
  wire mac_muladd_14s_10ns_24s_25_4_1_U62_n_29;
  wire mac_muladd_14s_10ns_24s_25_4_1_U62_n_5;
  wire mac_muladd_14s_10ns_24s_25_4_1_U62_n_6;
  wire mac_muladd_14s_10ns_24s_25_4_1_U62_n_7;
  wire mac_muladd_14s_10ns_24s_25_4_1_U62_n_8;
  wire mac_muladd_14s_10ns_24s_25_4_1_U62_n_9;
  wire [11:11]mean_1_fu_2293_p3;
  wire [11:11]mean_2_fu_2302_p3;
  wire [11:11]mean_3_fu_2311_p3;
  wire [12:0]mean_fu_1974_p3;
  wire [12:0]mean_reg_4090;
  wire \mean_reg_4090[11]_i_1_n_5 ;
  wire \mean_reg_4090[12]_i_2_n_5 ;
  wire \mean_reg_4090[12]_i_3_n_5 ;
  wire \mean_reg_4090[3]_i_2_n_5 ;
  wire \mean_reg_4090[6]_i_2_n_5 ;
  wire \mean_reg_4090[6]_i_3_n_5 ;
  wire \mean_reg_4090[7]_i_2_n_5 ;
  wire \mean_reg_4090[7]_i_3_n_5 ;
  wire mul_14s_10ns_24_1_1_U59_n_10;
  wire mul_14s_10ns_24_1_1_U59_n_11;
  wire mul_14s_10ns_24_1_1_U59_n_12;
  wire mul_14s_10ns_24_1_1_U59_n_13;
  wire mul_14s_10ns_24_1_1_U59_n_14;
  wire mul_14s_10ns_24_1_1_U59_n_15;
  wire mul_14s_10ns_24_1_1_U59_n_16;
  wire mul_14s_10ns_24_1_1_U59_n_17;
  wire mul_14s_10ns_24_1_1_U59_n_18;
  wire mul_14s_10ns_24_1_1_U59_n_19;
  wire mul_14s_10ns_24_1_1_U59_n_20;
  wire mul_14s_10ns_24_1_1_U59_n_21;
  wire mul_14s_10ns_24_1_1_U59_n_22;
  wire mul_14s_10ns_24_1_1_U59_n_23;
  wire mul_14s_10ns_24_1_1_U59_n_24;
  wire mul_14s_10ns_24_1_1_U59_n_25;
  wire mul_14s_10ns_24_1_1_U59_n_26;
  wire mul_14s_10ns_24_1_1_U59_n_27;
  wire mul_14s_10ns_24_1_1_U59_n_28;
  wire mul_14s_10ns_24_1_1_U59_n_5;
  wire mul_14s_10ns_24_1_1_U59_n_6;
  wire mul_14s_10ns_24_1_1_U59_n_7;
  wire mul_14s_10ns_24_1_1_U59_n_8;
  wire mul_14s_10ns_24_1_1_U59_n_9;
  wire mul_14s_10ns_24_1_1_U60_n_10;
  wire mul_14s_10ns_24_1_1_U60_n_11;
  wire mul_14s_10ns_24_1_1_U60_n_12;
  wire mul_14s_10ns_24_1_1_U60_n_13;
  wire mul_14s_10ns_24_1_1_U60_n_14;
  wire mul_14s_10ns_24_1_1_U60_n_15;
  wire mul_14s_10ns_24_1_1_U60_n_16;
  wire mul_14s_10ns_24_1_1_U60_n_17;
  wire mul_14s_10ns_24_1_1_U60_n_18;
  wire mul_14s_10ns_24_1_1_U60_n_19;
  wire mul_14s_10ns_24_1_1_U60_n_20;
  wire mul_14s_10ns_24_1_1_U60_n_21;
  wire mul_14s_10ns_24_1_1_U60_n_22;
  wire mul_14s_10ns_24_1_1_U60_n_23;
  wire mul_14s_10ns_24_1_1_U60_n_24;
  wire mul_14s_10ns_24_1_1_U60_n_25;
  wire mul_14s_10ns_24_1_1_U60_n_26;
  wire mul_14s_10ns_24_1_1_U60_n_27;
  wire mul_14s_10ns_24_1_1_U60_n_28;
  wire mul_14s_10ns_24_1_1_U60_n_5;
  wire mul_14s_10ns_24_1_1_U60_n_6;
  wire mul_14s_10ns_24_1_1_U60_n_7;
  wire mul_14s_10ns_24_1_1_U60_n_8;
  wire mul_14s_10ns_24_1_1_U60_n_9;
  wire mul_18s_9ns_18_1_1_U55_n_10;
  wire mul_18s_9ns_18_1_1_U55_n_11;
  wire mul_18s_9ns_18_1_1_U55_n_12;
  wire mul_18s_9ns_18_1_1_U55_n_13;
  wire mul_18s_9ns_18_1_1_U55_n_14;
  wire mul_18s_9ns_18_1_1_U55_n_15;
  wire mul_18s_9ns_18_1_1_U55_n_16;
  wire mul_18s_9ns_18_1_1_U55_n_17;
  wire mul_18s_9ns_18_1_1_U55_n_18;
  wire mul_18s_9ns_18_1_1_U55_n_19;
  wire mul_18s_9ns_18_1_1_U55_n_20;
  wire mul_18s_9ns_18_1_1_U55_n_21;
  wire mul_18s_9ns_18_1_1_U55_n_22;
  wire mul_18s_9ns_18_1_1_U55_n_23;
  wire mul_18s_9ns_18_1_1_U55_n_24;
  wire mul_18s_9ns_18_1_1_U55_n_25;
  wire mul_18s_9ns_18_1_1_U55_n_26;
  wire mul_18s_9ns_18_1_1_U55_n_27;
  wire mul_18s_9ns_18_1_1_U55_n_28;
  wire mul_18s_9ns_18_1_1_U55_n_5;
  wire mul_18s_9ns_18_1_1_U55_n_6;
  wire mul_18s_9ns_18_1_1_U55_n_7;
  wire mul_18s_9ns_18_1_1_U55_n_8;
  wire mul_18s_9ns_18_1_1_U55_n_9;
  wire mul_18s_9ns_18_1_1_U58_n_10;
  wire mul_18s_9ns_18_1_1_U58_n_11;
  wire mul_18s_9ns_18_1_1_U58_n_12;
  wire mul_18s_9ns_18_1_1_U58_n_13;
  wire mul_18s_9ns_18_1_1_U58_n_14;
  wire mul_18s_9ns_18_1_1_U58_n_16;
  wire mul_18s_9ns_18_1_1_U58_n_17;
  wire mul_18s_9ns_18_1_1_U58_n_18;
  wire mul_18s_9ns_18_1_1_U58_n_19;
  wire mul_18s_9ns_18_1_1_U58_n_20;
  wire mul_18s_9ns_18_1_1_U58_n_21;
  wire mul_18s_9ns_18_1_1_U58_n_22;
  wire mul_18s_9ns_18_1_1_U58_n_23;
  wire mul_18s_9ns_18_1_1_U58_n_24;
  wire mul_18s_9ns_18_1_1_U58_n_25;
  wire mul_18s_9ns_18_1_1_U58_n_26;
  wire mul_18s_9ns_18_1_1_U58_n_27;
  wire mul_18s_9ns_18_1_1_U58_n_28;
  wire mul_18s_9ns_18_1_1_U58_n_29;
  wire mul_18s_9ns_18_1_1_U58_n_30;
  wire mul_18s_9ns_18_1_1_U58_n_31;
  wire mul_18s_9ns_18_1_1_U58_n_32;
  wire mul_18s_9ns_18_1_1_U58_n_33;
  wire mul_18s_9ns_18_1_1_U58_n_34;
  wire mul_18s_9ns_18_1_1_U58_n_35;
  wire mul_18s_9ns_18_1_1_U58_n_36;
  wire mul_18s_9ns_18_1_1_U58_n_37;
  wire mul_18s_9ns_18_1_1_U58_n_38;
  wire mul_18s_9ns_18_1_1_U58_n_39;
  wire mul_18s_9ns_18_1_1_U58_n_40;
  wire mul_18s_9ns_18_1_1_U58_n_41;
  wire mul_18s_9ns_18_1_1_U58_n_42;
  wire mul_18s_9ns_18_1_1_U58_n_43;
  wire mul_18s_9ns_18_1_1_U58_n_44;
  wire mul_18s_9ns_18_1_1_U58_n_45;
  wire mul_18s_9ns_18_1_1_U58_n_46;
  wire mul_18s_9ns_18_1_1_U58_n_47;
  wire mul_18s_9ns_18_1_1_U58_n_48;
  wire mul_18s_9ns_18_1_1_U58_n_49;
  wire mul_18s_9ns_18_1_1_U58_n_5;
  wire mul_18s_9ns_18_1_1_U58_n_50;
  wire mul_18s_9ns_18_1_1_U58_n_51;
  wire mul_18s_9ns_18_1_1_U58_n_52;
  wire mul_18s_9ns_18_1_1_U58_n_53;
  wire mul_18s_9ns_18_1_1_U58_n_54;
  wire mul_18s_9ns_18_1_1_U58_n_55;
  wire mul_18s_9ns_18_1_1_U58_n_56;
  wire mul_18s_9ns_18_1_1_U58_n_57;
  wire mul_18s_9ns_18_1_1_U58_n_58;
  wire mul_18s_9ns_18_1_1_U58_n_59;
  wire mul_18s_9ns_18_1_1_U58_n_6;
  wire mul_18s_9ns_18_1_1_U58_n_60;
  wire mul_18s_9ns_18_1_1_U58_n_61;
  wire mul_18s_9ns_18_1_1_U58_n_62;
  wire mul_18s_9ns_18_1_1_U58_n_63;
  wire mul_18s_9ns_18_1_1_U58_n_64;
  wire mul_18s_9ns_18_1_1_U58_n_65;
  wire mul_18s_9ns_18_1_1_U58_n_66;
  wire mul_18s_9ns_18_1_1_U58_n_67;
  wire mul_18s_9ns_18_1_1_U58_n_68;
  wire mul_18s_9ns_18_1_1_U58_n_69;
  wire mul_18s_9ns_18_1_1_U58_n_7;
  wire mul_18s_9ns_18_1_1_U58_n_70;
  wire mul_18s_9ns_18_1_1_U58_n_71;
  wire mul_18s_9ns_18_1_1_U58_n_72;
  wire mul_18s_9ns_18_1_1_U58_n_8;
  wire mul_18s_9ns_18_1_1_U58_n_9;
  wire [16:16]or_ln585_fu_1016_p2;
  wire [0:0]out_y_reg_671;
  wire [0:0]p_0_in;
  wire [7:0]p_0_out;
  wire [0:0]p_1_in;
  wire [0:0]p_1_out;
  wire [9:0]p_load51_reg_3971;
  wire [9:0]\p_load51_reg_3971_reg[9]_0 ;
  wire [9:0]p_load52_reg_3965;
  wire [9:0]\p_load52_reg_3965_reg[9]_0 ;
  wire [9:0]p_load53_reg_3960;
  wire [9:0]\p_load53_reg_3960_reg[9]_0 ;
  wire [9:0]p_load54_reg_3955;
  wire [9:0]\p_load54_reg_3955_reg[9]_0 ;
  wire [9:0]p_load55_reg_3949;
  wire [9:0]\p_load55_reg_3949_reg[9]_0 ;
  wire [9:0]p_load56_reg_3944;
  wire [9:0]\p_load56_reg_3944_reg[9]_0 ;
  wire [9:0]p_load57_reg_3939;
  wire [9:0]\p_load57_reg_3939_reg[9]_0 ;
  wire [9:0]p_load58_reg_3933;
  wire [9:0]\p_load58_reg_3933_reg[9]_0 ;
  wire [9:0]p_load59_reg_3928;
  wire [9:0]\p_load59_reg_3928_reg[9]_0 ;
  wire [9:0]p_load60_reg_3923;
  wire [9:0]\p_load60_reg_3923_reg[9]_0 ;
  wire [9:0]p_load61_reg_3917;
  wire [9:0]\p_load61_reg_3917_reg[9]_0 ;
  wire [9:0]p_load62_reg_3912;
  wire [9:0]\p_load62_reg_3912_reg[9]_0 ;
  wire [9:0]p_load63_reg_3907;
  wire [9:0]\p_load63_reg_3907_reg[9]_0 ;
  wire [9:0]p_load64_reg_3901;
  wire [9:0]\p_load64_reg_3901_reg[9]_0 ;
  wire [9:0]p_load65_reg_3896;
  wire [9:0]p_load67_reg_3891;
  wire [9:0]\p_load67_reg_3891_reg[9]_0 ;
  wire [9:0]p_load69_reg_3886;
  wire [9:0]\p_load69_reg_3886_reg[9]_0 ;
  wire [9:0]p_load71_reg_3881;
  wire [9:0]\p_load71_reg_3881_reg[9]_0 ;
  wire [9:0]p_load73_reg_3876;
  wire [9:0]\p_load73_reg_3876_reg[9]_0 ;
  wire [9:0]p_load_reg_3976;
  wire [9:0]\p_load_reg_3976_reg[9]_0 ;
  wire push;
  wire [9:0]ram_reg_bram_0;
  wire [9:0]ram_reg_bram_0_0;
  wire [9:0]select_ln403_1_fu_1273_p3;
  wire [9:0]select_ln403_2_fu_1281_p3;
  wire [11:0]sext_ln465_1_reg_4012;
  wire \sext_ln465_1_reg_4012[10]_i_2_n_5 ;
  wire \sext_ln465_1_reg_4012[10]_i_3_n_5 ;
  wire \sext_ln465_1_reg_4012[10]_i_4_n_5 ;
  wire \sext_ln465_1_reg_4012[10]_i_5_n_5 ;
  wire \sext_ln465_1_reg_4012[10]_i_6_n_5 ;
  wire \sext_ln465_1_reg_4012[7]_i_10_n_5 ;
  wire \sext_ln465_1_reg_4012[7]_i_11_n_5 ;
  wire \sext_ln465_1_reg_4012[7]_i_12_n_5 ;
  wire \sext_ln465_1_reg_4012[7]_i_13_n_5 ;
  wire \sext_ln465_1_reg_4012[7]_i_14_n_5 ;
  wire \sext_ln465_1_reg_4012[7]_i_15_n_5 ;
  wire \sext_ln465_1_reg_4012[7]_i_16_n_5 ;
  wire \sext_ln465_1_reg_4012[7]_i_2_n_5 ;
  wire \sext_ln465_1_reg_4012[7]_i_3_n_5 ;
  wire \sext_ln465_1_reg_4012[7]_i_4_n_5 ;
  wire \sext_ln465_1_reg_4012[7]_i_5_n_5 ;
  wire \sext_ln465_1_reg_4012[7]_i_6_n_5 ;
  wire \sext_ln465_1_reg_4012[7]_i_7_n_5 ;
  wire \sext_ln465_1_reg_4012[7]_i_8_n_5 ;
  wire \sext_ln465_1_reg_4012[7]_i_9_n_5 ;
  wire \sext_ln465_1_reg_4012_reg[10]_i_1_n_11 ;
  wire \sext_ln465_1_reg_4012_reg[10]_i_1_n_12 ;
  wire \sext_ln465_1_reg_4012_reg[10]_i_1_n_9 ;
  wire \sext_ln465_1_reg_4012_reg[7]_i_1_n_10 ;
  wire \sext_ln465_1_reg_4012_reg[7]_i_1_n_11 ;
  wire \sext_ln465_1_reg_4012_reg[7]_i_1_n_12 ;
  wire \sext_ln465_1_reg_4012_reg[7]_i_1_n_5 ;
  wire \sext_ln465_1_reg_4012_reg[7]_i_1_n_6 ;
  wire \sext_ln465_1_reg_4012_reg[7]_i_1_n_7 ;
  wire \sext_ln465_1_reg_4012_reg[7]_i_1_n_8 ;
  wire \sext_ln465_1_reg_4012_reg[7]_i_1_n_9 ;
  wire [11:0]sext_ln465_2_reg_4017;
  wire \sext_ln465_2_reg_4017[10]_i_2_n_5 ;
  wire \sext_ln465_2_reg_4017[10]_i_3_n_5 ;
  wire \sext_ln465_2_reg_4017[10]_i_4_n_5 ;
  wire \sext_ln465_2_reg_4017[10]_i_5_n_5 ;
  wire \sext_ln465_2_reg_4017[10]_i_6_n_5 ;
  wire \sext_ln465_2_reg_4017[7]_i_10_n_5 ;
  wire \sext_ln465_2_reg_4017[7]_i_11_n_5 ;
  wire \sext_ln465_2_reg_4017[7]_i_12_n_5 ;
  wire \sext_ln465_2_reg_4017[7]_i_13_n_5 ;
  wire \sext_ln465_2_reg_4017[7]_i_14_n_5 ;
  wire \sext_ln465_2_reg_4017[7]_i_15_n_5 ;
  wire \sext_ln465_2_reg_4017[7]_i_16_n_5 ;
  wire \sext_ln465_2_reg_4017[7]_i_2_n_5 ;
  wire \sext_ln465_2_reg_4017[7]_i_3_n_5 ;
  wire \sext_ln465_2_reg_4017[7]_i_4_n_5 ;
  wire \sext_ln465_2_reg_4017[7]_i_5_n_5 ;
  wire \sext_ln465_2_reg_4017[7]_i_6_n_5 ;
  wire \sext_ln465_2_reg_4017[7]_i_7_n_5 ;
  wire \sext_ln465_2_reg_4017[7]_i_8_n_5 ;
  wire \sext_ln465_2_reg_4017[7]_i_9_n_5 ;
  wire \sext_ln465_2_reg_4017_reg[10]_i_1_n_11 ;
  wire \sext_ln465_2_reg_4017_reg[10]_i_1_n_12 ;
  wire \sext_ln465_2_reg_4017_reg[10]_i_1_n_9 ;
  wire \sext_ln465_2_reg_4017_reg[7]_i_1_n_10 ;
  wire \sext_ln465_2_reg_4017_reg[7]_i_1_n_11 ;
  wire \sext_ln465_2_reg_4017_reg[7]_i_1_n_12 ;
  wire \sext_ln465_2_reg_4017_reg[7]_i_1_n_5 ;
  wire \sext_ln465_2_reg_4017_reg[7]_i_1_n_6 ;
  wire \sext_ln465_2_reg_4017_reg[7]_i_1_n_7 ;
  wire \sext_ln465_2_reg_4017_reg[7]_i_1_n_8 ;
  wire \sext_ln465_2_reg_4017_reg[7]_i_1_n_9 ;
  wire [11:0]sext_ln465_3_reg_4022;
  wire \sext_ln465_3_reg_4022[10]_i_2_n_5 ;
  wire \sext_ln465_3_reg_4022[10]_i_3_n_5 ;
  wire \sext_ln465_3_reg_4022[10]_i_4_n_5 ;
  wire \sext_ln465_3_reg_4022[10]_i_5_n_5 ;
  wire \sext_ln465_3_reg_4022[10]_i_6_n_5 ;
  wire \sext_ln465_3_reg_4022[7]_i_10_n_5 ;
  wire \sext_ln465_3_reg_4022[7]_i_11_n_5 ;
  wire \sext_ln465_3_reg_4022[7]_i_12_n_5 ;
  wire \sext_ln465_3_reg_4022[7]_i_13_n_5 ;
  wire \sext_ln465_3_reg_4022[7]_i_14_n_5 ;
  wire \sext_ln465_3_reg_4022[7]_i_15_n_5 ;
  wire \sext_ln465_3_reg_4022[7]_i_16_n_5 ;
  wire \sext_ln465_3_reg_4022[7]_i_2_n_5 ;
  wire \sext_ln465_3_reg_4022[7]_i_3_n_5 ;
  wire \sext_ln465_3_reg_4022[7]_i_4_n_5 ;
  wire \sext_ln465_3_reg_4022[7]_i_5_n_5 ;
  wire \sext_ln465_3_reg_4022[7]_i_6_n_5 ;
  wire \sext_ln465_3_reg_4022[7]_i_7_n_5 ;
  wire \sext_ln465_3_reg_4022[7]_i_8_n_5 ;
  wire \sext_ln465_3_reg_4022[7]_i_9_n_5 ;
  wire \sext_ln465_3_reg_4022_reg[10]_i_1_n_11 ;
  wire \sext_ln465_3_reg_4022_reg[10]_i_1_n_12 ;
  wire \sext_ln465_3_reg_4022_reg[10]_i_1_n_9 ;
  wire \sext_ln465_3_reg_4022_reg[7]_i_1_n_10 ;
  wire \sext_ln465_3_reg_4022_reg[7]_i_1_n_11 ;
  wire \sext_ln465_3_reg_4022_reg[7]_i_1_n_12 ;
  wire \sext_ln465_3_reg_4022_reg[7]_i_1_n_5 ;
  wire \sext_ln465_3_reg_4022_reg[7]_i_1_n_6 ;
  wire \sext_ln465_3_reg_4022_reg[7]_i_1_n_7 ;
  wire \sext_ln465_3_reg_4022_reg[7]_i_1_n_8 ;
  wire \sext_ln465_3_reg_4022_reg[7]_i_1_n_9 ;
  wire [11:0]sext_ln465_4_fu_1806_p1;
  wire [11:0]sext_ln465_5_fu_1816_p1;
  wire [11:0]sext_ln465_reg_4006;
  wire \sext_ln465_reg_4006[10]_i_2_n_5 ;
  wire \sext_ln465_reg_4006[10]_i_3_n_5 ;
  wire \sext_ln465_reg_4006[10]_i_4_n_5 ;
  wire \sext_ln465_reg_4006[10]_i_5_n_5 ;
  wire \sext_ln465_reg_4006[10]_i_6_n_5 ;
  wire \sext_ln465_reg_4006[7]_i_10_n_5 ;
  wire \sext_ln465_reg_4006[7]_i_11_n_5 ;
  wire \sext_ln465_reg_4006[7]_i_12_n_5 ;
  wire \sext_ln465_reg_4006[7]_i_13_n_5 ;
  wire \sext_ln465_reg_4006[7]_i_14_n_5 ;
  wire \sext_ln465_reg_4006[7]_i_15_n_5 ;
  wire \sext_ln465_reg_4006[7]_i_16_n_5 ;
  wire \sext_ln465_reg_4006[7]_i_2_n_5 ;
  wire \sext_ln465_reg_4006[7]_i_3_n_5 ;
  wire \sext_ln465_reg_4006[7]_i_4_n_5 ;
  wire \sext_ln465_reg_4006[7]_i_5_n_5 ;
  wire \sext_ln465_reg_4006[7]_i_6_n_5 ;
  wire \sext_ln465_reg_4006[7]_i_7_n_5 ;
  wire \sext_ln465_reg_4006[7]_i_9_n_5 ;
  wire \sext_ln465_reg_4006_reg[10]_i_1_n_11 ;
  wire \sext_ln465_reg_4006_reg[10]_i_1_n_12 ;
  wire \sext_ln465_reg_4006_reg[10]_i_1_n_9 ;
  wire \sext_ln465_reg_4006_reg[7]_i_1_n_10 ;
  wire \sext_ln465_reg_4006_reg[7]_i_1_n_11 ;
  wire \sext_ln465_reg_4006_reg[7]_i_1_n_12 ;
  wire \sext_ln465_reg_4006_reg[7]_i_1_n_5 ;
  wire \sext_ln465_reg_4006_reg[7]_i_1_n_6 ;
  wire \sext_ln465_reg_4006_reg[7]_i_1_n_7 ;
  wire \sext_ln465_reg_4006_reg[7]_i_1_n_8 ;
  wire \sext_ln465_reg_4006_reg[7]_i_1_n_9 ;
  wire [11:0]sext_ln466_1_reg_4038;
  wire \sext_ln466_1_reg_4038[10]_i_2_n_5 ;
  wire \sext_ln466_1_reg_4038[10]_i_3_n_5 ;
  wire \sext_ln466_1_reg_4038[10]_i_4_n_5 ;
  wire \sext_ln466_1_reg_4038[10]_i_5_n_5 ;
  wire \sext_ln466_1_reg_4038[10]_i_6_n_5 ;
  wire \sext_ln466_1_reg_4038[7]_i_10_n_5 ;
  wire \sext_ln466_1_reg_4038[7]_i_11_n_5 ;
  wire \sext_ln466_1_reg_4038[7]_i_12_n_5 ;
  wire \sext_ln466_1_reg_4038[7]_i_13_n_5 ;
  wire \sext_ln466_1_reg_4038[7]_i_14_n_5 ;
  wire \sext_ln466_1_reg_4038[7]_i_15_n_5 ;
  wire \sext_ln466_1_reg_4038[7]_i_16_n_5 ;
  wire \sext_ln466_1_reg_4038[7]_i_2_n_5 ;
  wire \sext_ln466_1_reg_4038[7]_i_3_n_5 ;
  wire \sext_ln466_1_reg_4038[7]_i_4_n_5 ;
  wire \sext_ln466_1_reg_4038[7]_i_5_n_5 ;
  wire \sext_ln466_1_reg_4038[7]_i_6_n_5 ;
  wire \sext_ln466_1_reg_4038[7]_i_7_n_5 ;
  wire \sext_ln466_1_reg_4038[7]_i_8_n_5 ;
  wire \sext_ln466_1_reg_4038[7]_i_9_n_5 ;
  wire \sext_ln466_1_reg_4038_reg[10]_i_1_n_11 ;
  wire \sext_ln466_1_reg_4038_reg[10]_i_1_n_12 ;
  wire \sext_ln466_1_reg_4038_reg[10]_i_1_n_9 ;
  wire \sext_ln466_1_reg_4038_reg[7]_i_1_n_10 ;
  wire \sext_ln466_1_reg_4038_reg[7]_i_1_n_11 ;
  wire \sext_ln466_1_reg_4038_reg[7]_i_1_n_12 ;
  wire \sext_ln466_1_reg_4038_reg[7]_i_1_n_5 ;
  wire \sext_ln466_1_reg_4038_reg[7]_i_1_n_6 ;
  wire \sext_ln466_1_reg_4038_reg[7]_i_1_n_7 ;
  wire \sext_ln466_1_reg_4038_reg[7]_i_1_n_8 ;
  wire \sext_ln466_1_reg_4038_reg[7]_i_1_n_9 ;
  wire [11:0]sext_ln466_2_reg_4044;
  wire \sext_ln466_2_reg_4044[10]_i_2_n_5 ;
  wire \sext_ln466_2_reg_4044[10]_i_3_n_5 ;
  wire \sext_ln466_2_reg_4044[10]_i_4_n_5 ;
  wire \sext_ln466_2_reg_4044[10]_i_5_n_5 ;
  wire \sext_ln466_2_reg_4044[10]_i_6_n_5 ;
  wire \sext_ln466_2_reg_4044[7]_i_10_n_5 ;
  wire \sext_ln466_2_reg_4044[7]_i_11_n_5 ;
  wire \sext_ln466_2_reg_4044[7]_i_12_n_5 ;
  wire \sext_ln466_2_reg_4044[7]_i_13_n_5 ;
  wire \sext_ln466_2_reg_4044[7]_i_14_n_5 ;
  wire \sext_ln466_2_reg_4044[7]_i_15_n_5 ;
  wire \sext_ln466_2_reg_4044[7]_i_16_n_5 ;
  wire \sext_ln466_2_reg_4044[7]_i_2_n_5 ;
  wire \sext_ln466_2_reg_4044[7]_i_3_n_5 ;
  wire \sext_ln466_2_reg_4044[7]_i_4_n_5 ;
  wire \sext_ln466_2_reg_4044[7]_i_5_n_5 ;
  wire \sext_ln466_2_reg_4044[7]_i_6_n_5 ;
  wire \sext_ln466_2_reg_4044[7]_i_7_n_5 ;
  wire \sext_ln466_2_reg_4044[7]_i_8_n_5 ;
  wire \sext_ln466_2_reg_4044[7]_i_9_n_5 ;
  wire \sext_ln466_2_reg_4044_reg[10]_i_1_n_11 ;
  wire \sext_ln466_2_reg_4044_reg[10]_i_1_n_12 ;
  wire \sext_ln466_2_reg_4044_reg[10]_i_1_n_9 ;
  wire \sext_ln466_2_reg_4044_reg[7]_i_1_n_10 ;
  wire \sext_ln466_2_reg_4044_reg[7]_i_1_n_11 ;
  wire \sext_ln466_2_reg_4044_reg[7]_i_1_n_12 ;
  wire \sext_ln466_2_reg_4044_reg[7]_i_1_n_5 ;
  wire \sext_ln466_2_reg_4044_reg[7]_i_1_n_6 ;
  wire \sext_ln466_2_reg_4044_reg[7]_i_1_n_7 ;
  wire \sext_ln466_2_reg_4044_reg[7]_i_1_n_8 ;
  wire \sext_ln466_2_reg_4044_reg[7]_i_1_n_9 ;
  wire [11:0]sext_ln466_3_reg_4050;
  wire \sext_ln466_3_reg_4050[10]_i_2_n_5 ;
  wire \sext_ln466_3_reg_4050[10]_i_3_n_5 ;
  wire \sext_ln466_3_reg_4050[10]_i_4_n_5 ;
  wire \sext_ln466_3_reg_4050[10]_i_5_n_5 ;
  wire \sext_ln466_3_reg_4050[10]_i_6_n_5 ;
  wire \sext_ln466_3_reg_4050[7]_i_10_n_5 ;
  wire \sext_ln466_3_reg_4050[7]_i_11_n_5 ;
  wire \sext_ln466_3_reg_4050[7]_i_12_n_5 ;
  wire \sext_ln466_3_reg_4050[7]_i_13_n_5 ;
  wire \sext_ln466_3_reg_4050[7]_i_14_n_5 ;
  wire \sext_ln466_3_reg_4050[7]_i_15_n_5 ;
  wire \sext_ln466_3_reg_4050[7]_i_16_n_5 ;
  wire \sext_ln466_3_reg_4050[7]_i_2_n_5 ;
  wire \sext_ln466_3_reg_4050[7]_i_3_n_5 ;
  wire \sext_ln466_3_reg_4050[7]_i_4_n_5 ;
  wire \sext_ln466_3_reg_4050[7]_i_5_n_5 ;
  wire \sext_ln466_3_reg_4050[7]_i_6_n_5 ;
  wire \sext_ln466_3_reg_4050[7]_i_7_n_5 ;
  wire \sext_ln466_3_reg_4050[7]_i_8_n_5 ;
  wire \sext_ln466_3_reg_4050[7]_i_9_n_5 ;
  wire \sext_ln466_3_reg_4050_reg[10]_i_1_n_11 ;
  wire \sext_ln466_3_reg_4050_reg[10]_i_1_n_12 ;
  wire \sext_ln466_3_reg_4050_reg[10]_i_1_n_9 ;
  wire \sext_ln466_3_reg_4050_reg[7]_i_1_n_10 ;
  wire \sext_ln466_3_reg_4050_reg[7]_i_1_n_11 ;
  wire \sext_ln466_3_reg_4050_reg[7]_i_1_n_12 ;
  wire \sext_ln466_3_reg_4050_reg[7]_i_1_n_5 ;
  wire \sext_ln466_3_reg_4050_reg[7]_i_1_n_6 ;
  wire \sext_ln466_3_reg_4050_reg[7]_i_1_n_7 ;
  wire \sext_ln466_3_reg_4050_reg[7]_i_1_n_8 ;
  wire \sext_ln466_3_reg_4050_reg[7]_i_1_n_9 ;
  wire [11:0]sext_ln466_4_fu_1848_p1;
  wire [11:0]sext_ln466_5_fu_1858_p1;
  wire [11:0]sext_ln466_reg_4033;
  wire \sext_ln466_reg_4033[10]_i_2_n_5 ;
  wire \sext_ln466_reg_4033[10]_i_3_n_5 ;
  wire \sext_ln466_reg_4033[10]_i_4_n_5 ;
  wire \sext_ln466_reg_4033[10]_i_5_n_5 ;
  wire \sext_ln466_reg_4033[10]_i_6_n_5 ;
  wire \sext_ln466_reg_4033[7]_i_10_n_5 ;
  wire \sext_ln466_reg_4033[7]_i_11_n_5 ;
  wire \sext_ln466_reg_4033[7]_i_12_n_5 ;
  wire \sext_ln466_reg_4033[7]_i_13_n_5 ;
  wire \sext_ln466_reg_4033[7]_i_14_n_5 ;
  wire \sext_ln466_reg_4033[7]_i_15_n_5 ;
  wire \sext_ln466_reg_4033[7]_i_16_n_5 ;
  wire \sext_ln466_reg_4033[7]_i_2_n_5 ;
  wire \sext_ln466_reg_4033[7]_i_3_n_5 ;
  wire \sext_ln466_reg_4033[7]_i_4_n_5 ;
  wire \sext_ln466_reg_4033[7]_i_5_n_5 ;
  wire \sext_ln466_reg_4033[7]_i_6_n_5 ;
  wire \sext_ln466_reg_4033[7]_i_7_n_5 ;
  wire \sext_ln466_reg_4033[7]_i_8_n_5 ;
  wire \sext_ln466_reg_4033[7]_i_9_n_5 ;
  wire \sext_ln466_reg_4033_reg[10]_i_1_n_11 ;
  wire \sext_ln466_reg_4033_reg[10]_i_1_n_12 ;
  wire \sext_ln466_reg_4033_reg[10]_i_1_n_9 ;
  wire \sext_ln466_reg_4033_reg[7]_i_1_n_10 ;
  wire \sext_ln466_reg_4033_reg[7]_i_1_n_11 ;
  wire \sext_ln466_reg_4033_reg[7]_i_1_n_12 ;
  wire \sext_ln466_reg_4033_reg[7]_i_1_n_5 ;
  wire \sext_ln466_reg_4033_reg[7]_i_1_n_6 ;
  wire \sext_ln466_reg_4033_reg[7]_i_1_n_7 ;
  wire \sext_ln466_reg_4033_reg[7]_i_1_n_8 ;
  wire \sext_ln466_reg_4033_reg[7]_i_1_n_9 ;
  wire [11:0]sext_ln467_1_reg_4065;
  wire \sext_ln467_1_reg_4065[10]_i_2_n_5 ;
  wire \sext_ln467_1_reg_4065[10]_i_3_n_5 ;
  wire \sext_ln467_1_reg_4065[10]_i_4_n_5 ;
  wire \sext_ln467_1_reg_4065[10]_i_5_n_5 ;
  wire \sext_ln467_1_reg_4065[10]_i_6_n_5 ;
  wire \sext_ln467_1_reg_4065[7]_i_10_n_5 ;
  wire \sext_ln467_1_reg_4065[7]_i_11_n_5 ;
  wire \sext_ln467_1_reg_4065[7]_i_12_n_5 ;
  wire \sext_ln467_1_reg_4065[7]_i_13_n_5 ;
  wire \sext_ln467_1_reg_4065[7]_i_14_n_5 ;
  wire \sext_ln467_1_reg_4065[7]_i_15_n_5 ;
  wire \sext_ln467_1_reg_4065[7]_i_16_n_5 ;
  wire \sext_ln467_1_reg_4065[7]_i_2_n_5 ;
  wire \sext_ln467_1_reg_4065[7]_i_3_n_5 ;
  wire \sext_ln467_1_reg_4065[7]_i_4_n_5 ;
  wire \sext_ln467_1_reg_4065[7]_i_5_n_5 ;
  wire \sext_ln467_1_reg_4065[7]_i_6_n_5 ;
  wire \sext_ln467_1_reg_4065[7]_i_7_n_5 ;
  wire \sext_ln467_1_reg_4065[7]_i_9_n_5 ;
  wire \sext_ln467_1_reg_4065_reg[10]_i_1_n_11 ;
  wire \sext_ln467_1_reg_4065_reg[10]_i_1_n_12 ;
  wire \sext_ln467_1_reg_4065_reg[10]_i_1_n_9 ;
  wire \sext_ln467_1_reg_4065_reg[7]_i_1_n_10 ;
  wire \sext_ln467_1_reg_4065_reg[7]_i_1_n_11 ;
  wire \sext_ln467_1_reg_4065_reg[7]_i_1_n_12 ;
  wire \sext_ln467_1_reg_4065_reg[7]_i_1_n_5 ;
  wire \sext_ln467_1_reg_4065_reg[7]_i_1_n_6 ;
  wire \sext_ln467_1_reg_4065_reg[7]_i_1_n_7 ;
  wire \sext_ln467_1_reg_4065_reg[7]_i_1_n_8 ;
  wire \sext_ln467_1_reg_4065_reg[7]_i_1_n_9 ;
  wire [11:0]sext_ln467_2_fu_1882_p1;
  wire [11:0]sext_ln467_reg_4060;
  wire \sext_ln467_reg_4060[10]_i_2_n_5 ;
  wire \sext_ln467_reg_4060[10]_i_3_n_5 ;
  wire \sext_ln467_reg_4060[10]_i_4_n_5 ;
  wire \sext_ln467_reg_4060[10]_i_5_n_5 ;
  wire \sext_ln467_reg_4060[10]_i_6_n_5 ;
  wire \sext_ln467_reg_4060[7]_i_10_n_5 ;
  wire \sext_ln467_reg_4060[7]_i_11_n_5 ;
  wire \sext_ln467_reg_4060[7]_i_12_n_5 ;
  wire \sext_ln467_reg_4060[7]_i_13_n_5 ;
  wire \sext_ln467_reg_4060[7]_i_14_n_5 ;
  wire \sext_ln467_reg_4060[7]_i_15_n_5 ;
  wire \sext_ln467_reg_4060[7]_i_16_n_5 ;
  wire \sext_ln467_reg_4060[7]_i_2_n_5 ;
  wire \sext_ln467_reg_4060[7]_i_3_n_5 ;
  wire \sext_ln467_reg_4060[7]_i_4_n_5 ;
  wire \sext_ln467_reg_4060[7]_i_5_n_5 ;
  wire \sext_ln467_reg_4060[7]_i_6_n_5 ;
  wire \sext_ln467_reg_4060[7]_i_7_n_5 ;
  wire \sext_ln467_reg_4060[7]_i_9_n_5 ;
  wire \sext_ln467_reg_4060_reg[10]_i_1_n_11 ;
  wire \sext_ln467_reg_4060_reg[10]_i_1_n_12 ;
  wire \sext_ln467_reg_4060_reg[10]_i_1_n_9 ;
  wire \sext_ln467_reg_4060_reg[7]_i_1_n_10 ;
  wire \sext_ln467_reg_4060_reg[7]_i_1_n_11 ;
  wire \sext_ln467_reg_4060_reg[7]_i_1_n_12 ;
  wire \sext_ln467_reg_4060_reg[7]_i_1_n_5 ;
  wire \sext_ln467_reg_4060_reg[7]_i_1_n_6 ;
  wire \sext_ln467_reg_4060_reg[7]_i_1_n_7 ;
  wire \sext_ln467_reg_4060_reg[7]_i_1_n_8 ;
  wire \sext_ln467_reg_4060_reg[7]_i_1_n_9 ;
  wire [11:0]sext_ln468_1_reg_4080;
  wire \sext_ln468_1_reg_4080[10]_i_2_n_5 ;
  wire \sext_ln468_1_reg_4080[10]_i_3_n_5 ;
  wire \sext_ln468_1_reg_4080[10]_i_4_n_5 ;
  wire \sext_ln468_1_reg_4080[10]_i_5_n_5 ;
  wire \sext_ln468_1_reg_4080[10]_i_6_n_5 ;
  wire \sext_ln468_1_reg_4080[7]_i_10_n_5 ;
  wire \sext_ln468_1_reg_4080[7]_i_11_n_5 ;
  wire \sext_ln468_1_reg_4080[7]_i_12_n_5 ;
  wire \sext_ln468_1_reg_4080[7]_i_13_n_5 ;
  wire \sext_ln468_1_reg_4080[7]_i_14_n_5 ;
  wire \sext_ln468_1_reg_4080[7]_i_15_n_5 ;
  wire \sext_ln468_1_reg_4080[7]_i_16_n_5 ;
  wire \sext_ln468_1_reg_4080[7]_i_2_n_5 ;
  wire \sext_ln468_1_reg_4080[7]_i_3_n_5 ;
  wire \sext_ln468_1_reg_4080[7]_i_4_n_5 ;
  wire \sext_ln468_1_reg_4080[7]_i_5_n_5 ;
  wire \sext_ln468_1_reg_4080[7]_i_6_n_5 ;
  wire \sext_ln468_1_reg_4080[7]_i_7_n_5 ;
  wire \sext_ln468_1_reg_4080[7]_i_8_n_5 ;
  wire \sext_ln468_1_reg_4080[7]_i_9_n_5 ;
  wire \sext_ln468_1_reg_4080_reg[10]_i_1_n_11 ;
  wire \sext_ln468_1_reg_4080_reg[10]_i_1_n_12 ;
  wire \sext_ln468_1_reg_4080_reg[10]_i_1_n_9 ;
  wire \sext_ln468_1_reg_4080_reg[7]_i_1_n_10 ;
  wire \sext_ln468_1_reg_4080_reg[7]_i_1_n_11 ;
  wire \sext_ln468_1_reg_4080_reg[7]_i_1_n_12 ;
  wire \sext_ln468_1_reg_4080_reg[7]_i_1_n_5 ;
  wire \sext_ln468_1_reg_4080_reg[7]_i_1_n_6 ;
  wire \sext_ln468_1_reg_4080_reg[7]_i_1_n_7 ;
  wire \sext_ln468_1_reg_4080_reg[7]_i_1_n_8 ;
  wire \sext_ln468_1_reg_4080_reg[7]_i_1_n_9 ;
  wire [11:0]sext_ln468_2_fu_1906_p1;
  wire [11:0]sext_ln468_3_fu_1916_p1;
  wire [11:0]sext_ln468_reg_4075;
  wire \sext_ln468_reg_4075[10]_i_2_n_5 ;
  wire \sext_ln468_reg_4075[10]_i_3_n_5 ;
  wire \sext_ln468_reg_4075[10]_i_4_n_5 ;
  wire \sext_ln468_reg_4075[10]_i_5_n_5 ;
  wire \sext_ln468_reg_4075[10]_i_6_n_5 ;
  wire \sext_ln468_reg_4075[7]_i_10_n_5 ;
  wire \sext_ln468_reg_4075[7]_i_11_n_5 ;
  wire \sext_ln468_reg_4075[7]_i_12_n_5 ;
  wire \sext_ln468_reg_4075[7]_i_13_n_5 ;
  wire \sext_ln468_reg_4075[7]_i_14_n_5 ;
  wire \sext_ln468_reg_4075[7]_i_15_n_5 ;
  wire \sext_ln468_reg_4075[7]_i_16_n_5 ;
  wire \sext_ln468_reg_4075[7]_i_2_n_5 ;
  wire \sext_ln468_reg_4075[7]_i_3_n_5 ;
  wire \sext_ln468_reg_4075[7]_i_4_n_5 ;
  wire \sext_ln468_reg_4075[7]_i_5_n_5 ;
  wire \sext_ln468_reg_4075[7]_i_6_n_5 ;
  wire \sext_ln468_reg_4075[7]_i_7_n_5 ;
  wire \sext_ln468_reg_4075[7]_i_8_n_5 ;
  wire \sext_ln468_reg_4075[7]_i_9_n_5 ;
  wire \sext_ln468_reg_4075_reg[10]_i_1_n_11 ;
  wire \sext_ln468_reg_4075_reg[10]_i_1_n_12 ;
  wire \sext_ln468_reg_4075_reg[10]_i_1_n_9 ;
  wire \sext_ln468_reg_4075_reg[7]_i_1_n_10 ;
  wire \sext_ln468_reg_4075_reg[7]_i_1_n_11 ;
  wire \sext_ln468_reg_4075_reg[7]_i_1_n_12 ;
  wire \sext_ln468_reg_4075_reg[7]_i_1_n_5 ;
  wire \sext_ln468_reg_4075_reg[7]_i_1_n_6 ;
  wire \sext_ln468_reg_4075_reg[7]_i_1_n_7 ;
  wire \sext_ln468_reg_4075_reg[7]_i_1_n_8 ;
  wire \sext_ln468_reg_4075_reg[7]_i_1_n_9 ;
  wire [0:0]sext_ln472_10_fu_2094_p1;
  wire [0:0]sext_ln472_5_fu_2006_p1;
  wire [0:0]sext_ln472_8_fu_2050_p1;
  wire [12:12]sub_ln472_3_fu_2020_p2;
  wire [12:0]sub_ln472_3_reg_4108;
  wire \sub_ln472_3_reg_4108[10]_i_1_n_5 ;
  wire \sub_ln472_3_reg_4108[11]_i_1_n_5 ;
  wire \sub_ln472_3_reg_4108[12]_i_2_n_5 ;
  wire \sub_ln472_3_reg_4108[12]_i_3_n_5 ;
  wire \sub_ln472_3_reg_4108[1]_i_1_n_5 ;
  wire \sub_ln472_3_reg_4108[2]_i_1_n_5 ;
  wire \sub_ln472_3_reg_4108[3]_i_1_n_5 ;
  wire \sub_ln472_3_reg_4108[4]_i_1_n_5 ;
  wire \sub_ln472_3_reg_4108[4]_i_2_n_5 ;
  wire \sub_ln472_3_reg_4108[5]_i_1_n_5 ;
  wire \sub_ln472_3_reg_4108[6]_i_1_n_5 ;
  wire \sub_ln472_3_reg_4108[7]_i_1_n_5 ;
  wire \sub_ln472_3_reg_4108[7]_i_2_n_5 ;
  wire \sub_ln472_3_reg_4108[7]_i_3_n_5 ;
  wire \sub_ln472_3_reg_4108[8]_i_1_n_5 ;
  wire \sub_ln472_3_reg_4108[9]_i_1_n_5 ;
  wire [12:12]sub_ln472_5_fu_2064_p2;
  wire [12:0]sub_ln472_5_reg_4123;
  wire \sub_ln472_5_reg_4123[10]_i_1_n_5 ;
  wire \sub_ln472_5_reg_4123[11]_i_1_n_5 ;
  wire \sub_ln472_5_reg_4123[12]_i_2_n_5 ;
  wire \sub_ln472_5_reg_4123[12]_i_3_n_5 ;
  wire \sub_ln472_5_reg_4123[1]_i_1_n_5 ;
  wire \sub_ln472_5_reg_4123[2]_i_1_n_5 ;
  wire \sub_ln472_5_reg_4123[3]_i_1_n_5 ;
  wire \sub_ln472_5_reg_4123[4]_i_1_n_5 ;
  wire \sub_ln472_5_reg_4123[4]_i_2_n_5 ;
  wire \sub_ln472_5_reg_4123[5]_i_1_n_5 ;
  wire \sub_ln472_5_reg_4123[6]_i_1_n_5 ;
  wire \sub_ln472_5_reg_4123[7]_i_1_n_5 ;
  wire \sub_ln472_5_reg_4123[7]_i_2_n_5 ;
  wire \sub_ln472_5_reg_4123[7]_i_3_n_5 ;
  wire \sub_ln472_5_reg_4123[8]_i_1_n_5 ;
  wire \sub_ln472_5_reg_4123[9]_i_1_n_5 ;
  wire [12:12]sub_ln472_7_fu_2108_p2;
  wire [12:0]sub_ln472_7_reg_4138;
  wire \sub_ln472_7_reg_4138[10]_i_1_n_5 ;
  wire \sub_ln472_7_reg_4138[11]_i_1_n_5 ;
  wire \sub_ln472_7_reg_4138[12]_i_2_n_5 ;
  wire \sub_ln472_7_reg_4138[12]_i_3_n_5 ;
  wire \sub_ln472_7_reg_4138[1]_i_1_n_5 ;
  wire \sub_ln472_7_reg_4138[2]_i_1_n_5 ;
  wire \sub_ln472_7_reg_4138[3]_i_1_n_5 ;
  wire \sub_ln472_7_reg_4138[4]_i_1_n_5 ;
  wire \sub_ln472_7_reg_4138[4]_i_2_n_5 ;
  wire \sub_ln472_7_reg_4138[5]_i_1_n_5 ;
  wire \sub_ln472_7_reg_4138[6]_i_1_n_5 ;
  wire \sub_ln472_7_reg_4138[7]_i_1_n_5 ;
  wire \sub_ln472_7_reg_4138[7]_i_2_n_5 ;
  wire \sub_ln472_7_reg_4138[7]_i_3_n_5 ;
  wire \sub_ln472_7_reg_4138[8]_i_1_n_5 ;
  wire \sub_ln472_7_reg_4138[9]_i_1_n_5 ;
  wire [12:0]sub_ln476_1_fu_2351_p2;
  wire [12:0]sub_ln476_2_fu_2385_p2;
  wire [12:0]sub_ln476_3_fu_2419_p2;
  wire [12:0]sub_ln476_fu_2317_p2;
  wire [12:0]sub_ln477_1_fu_2524_p2;
  wire [12:0]sub_ln477_2_fu_2559_p2;
  wire [12:0]sub_ln477_3_fu_2594_p2;
  wire [12:0]sub_ln477_fu_2489_p2;
  wire [12:0]sub_ln478_1_fu_2700_p2;
  wire [12:0]sub_ln478_2_fu_2735_p2;
  wire [12:0]sub_ln478_3_fu_2770_p2;
  wire [12:0]sub_ln478_fu_2665_p2;
  wire [12:0]sub_ln479_1_fu_2876_p2;
  wire [12:0]sub_ln479_2_fu_2911_p2;
  wire [12:0]sub_ln479_3_fu_2946_p2;
  wire [12:0]sub_ln479_fu_2841_p2;
  wire [9:0]sub_ln483_1_fu_2150_p2;
  wire [9:0]sub_ln483_fu_2114_p2;
  wire [9:0]sub_ln484_1_fu_2238_p2;
  wire [9:0]sub_ln484_fu_2202_p2;
  wire tmp_27_reg_4098;
  wire \tmp_27_reg_4098[0]_i_10_n_5 ;
  wire \tmp_27_reg_4098[0]_i_11_n_5 ;
  wire \tmp_27_reg_4098[0]_i_3_n_5 ;
  wire \tmp_27_reg_4098[0]_i_4_n_5 ;
  wire \tmp_27_reg_4098[0]_i_5_n_5 ;
  wire \tmp_27_reg_4098[0]_i_6_n_5 ;
  wire \tmp_27_reg_4098[0]_i_7_n_5 ;
  wire \tmp_27_reg_4098[0]_i_8_n_5 ;
  wire \tmp_27_reg_4098[0]_i_9_n_5 ;
  wire \tmp_27_reg_4098_reg[0]_i_1_n_10 ;
  wire \tmp_27_reg_4098_reg[0]_i_1_n_11 ;
  wire \tmp_27_reg_4098_reg[0]_i_1_n_12 ;
  wire \tmp_27_reg_4098_reg[0]_i_1_n_8 ;
  wire \tmp_27_reg_4098_reg[0]_i_1_n_9 ;
  wire \tmp_27_reg_4098_reg[0]_i_2_n_10 ;
  wire \tmp_27_reg_4098_reg[0]_i_2_n_11 ;
  wire \tmp_27_reg_4098_reg[0]_i_2_n_12 ;
  wire \tmp_27_reg_4098_reg[0]_i_2_n_8 ;
  wire tmp_28_reg_4113;
  wire \tmp_28_reg_4113[0]_i_10_n_5 ;
  wire \tmp_28_reg_4113[0]_i_11_n_5 ;
  wire \tmp_28_reg_4113[0]_i_13_n_5 ;
  wire \tmp_28_reg_4113[0]_i_14_n_5 ;
  wire \tmp_28_reg_4113[0]_i_15_n_5 ;
  wire \tmp_28_reg_4113[0]_i_16_n_5 ;
  wire \tmp_28_reg_4113[0]_i_3_n_5 ;
  wire \tmp_28_reg_4113[0]_i_4_n_5 ;
  wire \tmp_28_reg_4113[0]_i_5_n_5 ;
  wire \tmp_28_reg_4113[0]_i_6_n_5 ;
  wire \tmp_28_reg_4113[0]_i_7_n_5 ;
  wire \tmp_28_reg_4113[0]_i_8_n_5 ;
  wire \tmp_28_reg_4113[0]_i_9_n_5 ;
  wire \tmp_28_reg_4113_reg[0]_i_12_n_10 ;
  wire \tmp_28_reg_4113_reg[0]_i_12_n_11 ;
  wire \tmp_28_reg_4113_reg[0]_i_12_n_12 ;
  wire \tmp_28_reg_4113_reg[0]_i_12_n_8 ;
  wire \tmp_28_reg_4113_reg[0]_i_1_n_10 ;
  wire \tmp_28_reg_4113_reg[0]_i_1_n_11 ;
  wire \tmp_28_reg_4113_reg[0]_i_1_n_12 ;
  wire \tmp_28_reg_4113_reg[0]_i_1_n_8 ;
  wire \tmp_28_reg_4113_reg[0]_i_1_n_9 ;
  wire \tmp_28_reg_4113_reg[0]_i_2_n_10 ;
  wire \tmp_28_reg_4113_reg[0]_i_2_n_11 ;
  wire \tmp_28_reg_4113_reg[0]_i_2_n_12 ;
  wire \tmp_28_reg_4113_reg[0]_i_2_n_8 ;
  wire \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_n_5 ;
  wire tmp_53_reg_3872_pp0_iter9_reg;
  wire [10:0]trunc_ln472_5_reg_4103;
  wire \trunc_ln472_5_reg_4103[0]_i_10_n_5 ;
  wire \trunc_ln472_5_reg_4103[0]_i_11_n_5 ;
  wire \trunc_ln472_5_reg_4103[0]_i_12_n_5 ;
  wire \trunc_ln472_5_reg_4103[0]_i_13_n_5 ;
  wire \trunc_ln472_5_reg_4103[0]_i_14_n_5 ;
  wire \trunc_ln472_5_reg_4103[0]_i_15_n_5 ;
  wire \trunc_ln472_5_reg_4103[0]_i_16_n_5 ;
  wire \trunc_ln472_5_reg_4103[0]_i_17_n_5 ;
  wire \trunc_ln472_5_reg_4103[0]_i_18_n_5 ;
  wire \trunc_ln472_5_reg_4103[0]_i_3_n_5 ;
  wire \trunc_ln472_5_reg_4103[0]_i_4_n_5 ;
  wire \trunc_ln472_5_reg_4103[0]_i_5_n_5 ;
  wire \trunc_ln472_5_reg_4103[0]_i_6_n_5 ;
  wire \trunc_ln472_5_reg_4103[0]_i_7_n_5 ;
  wire \trunc_ln472_5_reg_4103[0]_i_8_n_5 ;
  wire \trunc_ln472_5_reg_4103[0]_i_9_n_5 ;
  wire \trunc_ln472_5_reg_4103_reg[0]_i_1_n_10 ;
  wire \trunc_ln472_5_reg_4103_reg[0]_i_1_n_11 ;
  wire \trunc_ln472_5_reg_4103_reg[0]_i_1_n_12 ;
  wire \trunc_ln472_5_reg_4103_reg[0]_i_1_n_5 ;
  wire \trunc_ln472_5_reg_4103_reg[0]_i_1_n_6 ;
  wire \trunc_ln472_5_reg_4103_reg[0]_i_1_n_7 ;
  wire \trunc_ln472_5_reg_4103_reg[0]_i_1_n_8 ;
  wire \trunc_ln472_5_reg_4103_reg[0]_i_1_n_9 ;
  wire \trunc_ln472_5_reg_4103_reg[0]_i_2_n_10 ;
  wire \trunc_ln472_5_reg_4103_reg[0]_i_2_n_11 ;
  wire \trunc_ln472_5_reg_4103_reg[0]_i_2_n_12 ;
  wire \trunc_ln472_5_reg_4103_reg[0]_i_2_n_5 ;
  wire \trunc_ln472_5_reg_4103_reg[0]_i_2_n_6 ;
  wire \trunc_ln472_5_reg_4103_reg[0]_i_2_n_7 ;
  wire \trunc_ln472_5_reg_4103_reg[0]_i_2_n_8 ;
  wire \trunc_ln472_5_reg_4103_reg[0]_i_2_n_9 ;
  wire [10:0]trunc_ln472_8_reg_4118;
  wire \trunc_ln472_8_reg_4118[0]_i_10_n_5 ;
  wire \trunc_ln472_8_reg_4118[0]_i_11_n_5 ;
  wire \trunc_ln472_8_reg_4118[0]_i_12_n_5 ;
  wire \trunc_ln472_8_reg_4118[0]_i_13_n_5 ;
  wire \trunc_ln472_8_reg_4118[0]_i_14_n_5 ;
  wire \trunc_ln472_8_reg_4118[0]_i_15_n_5 ;
  wire \trunc_ln472_8_reg_4118[0]_i_16_n_5 ;
  wire \trunc_ln472_8_reg_4118[0]_i_17_n_5 ;
  wire \trunc_ln472_8_reg_4118[0]_i_18_n_5 ;
  wire \trunc_ln472_8_reg_4118[0]_i_20_n_5 ;
  wire \trunc_ln472_8_reg_4118[0]_i_21_n_5 ;
  wire \trunc_ln472_8_reg_4118[0]_i_22_n_5 ;
  wire \trunc_ln472_8_reg_4118[0]_i_23_n_5 ;
  wire \trunc_ln472_8_reg_4118[0]_i_24_n_5 ;
  wire \trunc_ln472_8_reg_4118[0]_i_25_n_5 ;
  wire \trunc_ln472_8_reg_4118[0]_i_26_n_5 ;
  wire \trunc_ln472_8_reg_4118[0]_i_27_n_5 ;
  wire \trunc_ln472_8_reg_4118[0]_i_3_n_5 ;
  wire \trunc_ln472_8_reg_4118[0]_i_4_n_5 ;
  wire \trunc_ln472_8_reg_4118[0]_i_5_n_5 ;
  wire \trunc_ln472_8_reg_4118[0]_i_6_n_5 ;
  wire \trunc_ln472_8_reg_4118[0]_i_7_n_5 ;
  wire \trunc_ln472_8_reg_4118[0]_i_8_n_5 ;
  wire \trunc_ln472_8_reg_4118[0]_i_9_n_5 ;
  wire \trunc_ln472_8_reg_4118_reg[0]_i_19_n_10 ;
  wire \trunc_ln472_8_reg_4118_reg[0]_i_19_n_11 ;
  wire \trunc_ln472_8_reg_4118_reg[0]_i_19_n_12 ;
  wire \trunc_ln472_8_reg_4118_reg[0]_i_19_n_5 ;
  wire \trunc_ln472_8_reg_4118_reg[0]_i_19_n_6 ;
  wire \trunc_ln472_8_reg_4118_reg[0]_i_19_n_7 ;
  wire \trunc_ln472_8_reg_4118_reg[0]_i_19_n_8 ;
  wire \trunc_ln472_8_reg_4118_reg[0]_i_19_n_9 ;
  wire \trunc_ln472_8_reg_4118_reg[0]_i_1_n_10 ;
  wire \trunc_ln472_8_reg_4118_reg[0]_i_1_n_11 ;
  wire \trunc_ln472_8_reg_4118_reg[0]_i_1_n_12 ;
  wire \trunc_ln472_8_reg_4118_reg[0]_i_1_n_5 ;
  wire \trunc_ln472_8_reg_4118_reg[0]_i_1_n_6 ;
  wire \trunc_ln472_8_reg_4118_reg[0]_i_1_n_7 ;
  wire \trunc_ln472_8_reg_4118_reg[0]_i_1_n_8 ;
  wire \trunc_ln472_8_reg_4118_reg[0]_i_1_n_9 ;
  wire \trunc_ln472_8_reg_4118_reg[0]_i_2_n_10 ;
  wire \trunc_ln472_8_reg_4118_reg[0]_i_2_n_11 ;
  wire \trunc_ln472_8_reg_4118_reg[0]_i_2_n_12 ;
  wire \trunc_ln472_8_reg_4118_reg[0]_i_2_n_5 ;
  wire \trunc_ln472_8_reg_4118_reg[0]_i_2_n_6 ;
  wire \trunc_ln472_8_reg_4118_reg[0]_i_2_n_7 ;
  wire \trunc_ln472_8_reg_4118_reg[0]_i_2_n_8 ;
  wire \trunc_ln472_8_reg_4118_reg[0]_i_2_n_9 ;
  wire [12:0]var_1_fu_2655_p4;
  wire [12:0]var_2_fu_2831_p4;
  wire [12:0]var_3_fu_3007_p4;
  wire [12:0]var_fu_2479_p4;
  wire [9:0]var_quant_1_reg_4158;
  wire \var_quant_1_reg_4158[4]_i_2_n_5 ;
  wire \var_quant_1_reg_4158[4]_i_3_n_5 ;
  wire \var_quant_1_reg_4158[4]_i_4_n_5 ;
  wire \var_quant_1_reg_4158[4]_i_5_n_5 ;
  wire \var_quant_1_reg_4158[4]_i_6_n_5 ;
  wire \var_quant_1_reg_4158[4]_i_7_n_5 ;
  wire \var_quant_1_reg_4158[4]_i_8_n_5 ;
  wire \var_quant_1_reg_4158[4]_i_9_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_100_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_101_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_102_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_103_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_104_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_105_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_106_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_107_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_108_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_109_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_10_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_110_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_111_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_112_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_113_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_114_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_115_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_116_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_117_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_118_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_119_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_11_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_120_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_121_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_122_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_123_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_124_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_125_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_126_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_127_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_128_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_129_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_12_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_130_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_131_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_132_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_133_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_134_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_135_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_136_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_137_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_138_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_139_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_13_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_140_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_141_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_142_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_143_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_144_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_145_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_146_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_147_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_148_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_149_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_14_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_150_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_151_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_152_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_153_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_154_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_155_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_156_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_157_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_158_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_159_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_15_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_160_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_161_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_162_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_16_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_17_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_18_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_19_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_20_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_21_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_22_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_24_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_25_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_26_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_27_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_28_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_29_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_30_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_31_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_32_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_33_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_34_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_35_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_36_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_37_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_38_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_3_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_40_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_41_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_42_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_43_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_44_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_45_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_46_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_47_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_48_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_49_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_4_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_50_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_51_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_52_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_53_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_54_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_55_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_56_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_57_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_58_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_59_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_60_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_61_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_62_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_63_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_64_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_65_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_66_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_67_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_68_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_69_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_6_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_70_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_71_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_72_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_73_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_74_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_75_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_76_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_77_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_78_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_79_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_7_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_80_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_81_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_82_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_83_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_84_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_89_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_8_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_91_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_93_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_95_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_96_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_97_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_98_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_99_n_5 ;
  wire \var_quant_1_reg_4158[9]_i_9_n_5 ;
  wire \var_quant_1_reg_4158_reg[4]_i_1_n_10 ;
  wire \var_quant_1_reg_4158_reg[4]_i_1_n_11 ;
  wire \var_quant_1_reg_4158_reg[4]_i_1_n_12 ;
  wire \var_quant_1_reg_4158_reg[4]_i_1_n_5 ;
  wire \var_quant_1_reg_4158_reg[4]_i_1_n_6 ;
  wire \var_quant_1_reg_4158_reg[4]_i_1_n_7 ;
  wire \var_quant_1_reg_4158_reg[4]_i_1_n_8 ;
  wire \var_quant_1_reg_4158_reg[4]_i_1_n_9 ;
  wire \var_quant_1_reg_4158_reg[9]_i_1_n_10 ;
  wire \var_quant_1_reg_4158_reg[9]_i_1_n_11 ;
  wire \var_quant_1_reg_4158_reg[9]_i_1_n_12 ;
  wire \var_quant_1_reg_4158_reg[9]_i_1_n_9 ;
  wire \var_quant_1_reg_4158_reg[9]_i_23_n_10 ;
  wire \var_quant_1_reg_4158_reg[9]_i_23_n_11 ;
  wire \var_quant_1_reg_4158_reg[9]_i_23_n_12 ;
  wire \var_quant_1_reg_4158_reg[9]_i_23_n_5 ;
  wire \var_quant_1_reg_4158_reg[9]_i_23_n_6 ;
  wire \var_quant_1_reg_4158_reg[9]_i_23_n_7 ;
  wire \var_quant_1_reg_4158_reg[9]_i_23_n_8 ;
  wire \var_quant_1_reg_4158_reg[9]_i_23_n_9 ;
  wire \var_quant_1_reg_4158_reg[9]_i_2_n_10 ;
  wire \var_quant_1_reg_4158_reg[9]_i_2_n_11 ;
  wire \var_quant_1_reg_4158_reg[9]_i_2_n_12 ;
  wire \var_quant_1_reg_4158_reg[9]_i_2_n_9 ;
  wire \var_quant_1_reg_4158_reg[9]_i_39_n_10 ;
  wire \var_quant_1_reg_4158_reg[9]_i_39_n_11 ;
  wire \var_quant_1_reg_4158_reg[9]_i_39_n_12 ;
  wire \var_quant_1_reg_4158_reg[9]_i_39_n_9 ;
  wire \var_quant_1_reg_4158_reg[9]_i_5_n_10 ;
  wire \var_quant_1_reg_4158_reg[9]_i_5_n_11 ;
  wire \var_quant_1_reg_4158_reg[9]_i_5_n_12 ;
  wire \var_quant_1_reg_4158_reg[9]_i_5_n_5 ;
  wire \var_quant_1_reg_4158_reg[9]_i_5_n_6 ;
  wire \var_quant_1_reg_4158_reg[9]_i_5_n_7 ;
  wire \var_quant_1_reg_4158_reg[9]_i_5_n_8 ;
  wire \var_quant_1_reg_4158_reg[9]_i_5_n_9 ;
  wire \var_quant_1_reg_4158_reg[9]_i_85_n_10 ;
  wire \var_quant_1_reg_4158_reg[9]_i_85_n_11 ;
  wire \var_quant_1_reg_4158_reg[9]_i_85_n_12 ;
  wire \var_quant_1_reg_4158_reg[9]_i_85_n_5 ;
  wire \var_quant_1_reg_4158_reg[9]_i_85_n_6 ;
  wire \var_quant_1_reg_4158_reg[9]_i_85_n_7 ;
  wire \var_quant_1_reg_4158_reg[9]_i_85_n_8 ;
  wire \var_quant_1_reg_4158_reg[9]_i_85_n_9 ;
  wire \var_quant_1_reg_4158_reg[9]_i_86_n_10 ;
  wire \var_quant_1_reg_4158_reg[9]_i_86_n_11 ;
  wire \var_quant_1_reg_4158_reg[9]_i_86_n_12 ;
  wire \var_quant_1_reg_4158_reg[9]_i_86_n_5 ;
  wire \var_quant_1_reg_4158_reg[9]_i_86_n_6 ;
  wire \var_quant_1_reg_4158_reg[9]_i_86_n_7 ;
  wire \var_quant_1_reg_4158_reg[9]_i_86_n_8 ;
  wire \var_quant_1_reg_4158_reg[9]_i_86_n_9 ;
  wire \var_quant_1_reg_4158_reg[9]_i_87_n_10 ;
  wire \var_quant_1_reg_4158_reg[9]_i_87_n_11 ;
  wire \var_quant_1_reg_4158_reg[9]_i_87_n_12 ;
  wire \var_quant_1_reg_4158_reg[9]_i_87_n_5 ;
  wire \var_quant_1_reg_4158_reg[9]_i_87_n_6 ;
  wire \var_quant_1_reg_4158_reg[9]_i_87_n_7 ;
  wire \var_quant_1_reg_4158_reg[9]_i_87_n_8 ;
  wire \var_quant_1_reg_4158_reg[9]_i_87_n_9 ;
  wire \var_quant_1_reg_4158_reg[9]_i_88_n_10 ;
  wire \var_quant_1_reg_4158_reg[9]_i_88_n_11 ;
  wire \var_quant_1_reg_4158_reg[9]_i_88_n_12 ;
  wire \var_quant_1_reg_4158_reg[9]_i_88_n_9 ;
  wire \var_quant_1_reg_4158_reg[9]_i_90_n_10 ;
  wire \var_quant_1_reg_4158_reg[9]_i_90_n_11 ;
  wire \var_quant_1_reg_4158_reg[9]_i_90_n_12 ;
  wire \var_quant_1_reg_4158_reg[9]_i_90_n_9 ;
  wire \var_quant_1_reg_4158_reg[9]_i_92_n_10 ;
  wire \var_quant_1_reg_4158_reg[9]_i_92_n_11 ;
  wire \var_quant_1_reg_4158_reg[9]_i_92_n_12 ;
  wire \var_quant_1_reg_4158_reg[9]_i_92_n_9 ;
  wire [9:0]var_quant_2_reg_4163;
  wire \var_quant_2_reg_4163[4]_i_2_n_5 ;
  wire \var_quant_2_reg_4163[4]_i_3_n_5 ;
  wire \var_quant_2_reg_4163[4]_i_4_n_5 ;
  wire \var_quant_2_reg_4163[4]_i_5_n_5 ;
  wire \var_quant_2_reg_4163[4]_i_6_n_5 ;
  wire \var_quant_2_reg_4163[4]_i_7_n_5 ;
  wire \var_quant_2_reg_4163[4]_i_8_n_5 ;
  wire \var_quant_2_reg_4163[4]_i_9_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_100_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_101_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_102_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_103_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_104_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_105_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_106_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_107_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_108_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_109_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_10_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_110_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_111_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_112_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_113_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_114_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_115_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_116_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_117_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_118_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_119_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_11_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_120_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_121_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_122_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_123_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_124_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_125_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_126_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_127_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_128_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_129_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_12_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_130_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_131_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_132_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_133_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_134_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_135_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_136_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_137_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_138_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_139_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_13_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_140_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_141_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_142_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_143_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_144_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_145_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_146_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_147_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_148_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_149_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_14_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_150_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_151_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_152_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_153_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_154_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_155_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_156_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_157_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_158_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_159_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_15_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_160_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_161_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_162_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_16_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_17_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_18_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_19_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_20_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_21_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_22_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_24_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_25_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_26_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_27_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_28_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_29_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_30_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_31_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_32_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_33_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_34_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_35_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_36_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_37_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_38_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_3_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_40_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_41_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_42_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_43_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_44_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_45_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_46_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_47_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_48_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_49_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_4_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_50_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_51_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_52_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_53_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_54_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_55_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_56_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_57_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_58_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_59_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_60_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_61_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_62_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_63_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_64_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_65_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_66_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_67_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_68_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_69_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_6_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_70_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_71_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_72_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_73_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_74_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_75_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_76_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_77_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_78_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_79_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_7_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_80_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_81_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_82_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_83_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_84_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_89_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_8_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_91_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_93_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_95_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_96_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_97_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_98_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_99_n_5 ;
  wire \var_quant_2_reg_4163[9]_i_9_n_5 ;
  wire \var_quant_2_reg_4163_reg[4]_i_1_n_10 ;
  wire \var_quant_2_reg_4163_reg[4]_i_1_n_11 ;
  wire \var_quant_2_reg_4163_reg[4]_i_1_n_12 ;
  wire \var_quant_2_reg_4163_reg[4]_i_1_n_5 ;
  wire \var_quant_2_reg_4163_reg[4]_i_1_n_6 ;
  wire \var_quant_2_reg_4163_reg[4]_i_1_n_7 ;
  wire \var_quant_2_reg_4163_reg[4]_i_1_n_8 ;
  wire \var_quant_2_reg_4163_reg[4]_i_1_n_9 ;
  wire \var_quant_2_reg_4163_reg[9]_i_1_n_10 ;
  wire \var_quant_2_reg_4163_reg[9]_i_1_n_11 ;
  wire \var_quant_2_reg_4163_reg[9]_i_1_n_12 ;
  wire \var_quant_2_reg_4163_reg[9]_i_1_n_9 ;
  wire \var_quant_2_reg_4163_reg[9]_i_23_n_10 ;
  wire \var_quant_2_reg_4163_reg[9]_i_23_n_11 ;
  wire \var_quant_2_reg_4163_reg[9]_i_23_n_12 ;
  wire \var_quant_2_reg_4163_reg[9]_i_23_n_5 ;
  wire \var_quant_2_reg_4163_reg[9]_i_23_n_6 ;
  wire \var_quant_2_reg_4163_reg[9]_i_23_n_7 ;
  wire \var_quant_2_reg_4163_reg[9]_i_23_n_8 ;
  wire \var_quant_2_reg_4163_reg[9]_i_23_n_9 ;
  wire \var_quant_2_reg_4163_reg[9]_i_2_n_10 ;
  wire \var_quant_2_reg_4163_reg[9]_i_2_n_11 ;
  wire \var_quant_2_reg_4163_reg[9]_i_2_n_12 ;
  wire \var_quant_2_reg_4163_reg[9]_i_2_n_9 ;
  wire \var_quant_2_reg_4163_reg[9]_i_39_n_10 ;
  wire \var_quant_2_reg_4163_reg[9]_i_39_n_11 ;
  wire \var_quant_2_reg_4163_reg[9]_i_39_n_12 ;
  wire \var_quant_2_reg_4163_reg[9]_i_39_n_9 ;
  wire \var_quant_2_reg_4163_reg[9]_i_5_n_10 ;
  wire \var_quant_2_reg_4163_reg[9]_i_5_n_11 ;
  wire \var_quant_2_reg_4163_reg[9]_i_5_n_12 ;
  wire \var_quant_2_reg_4163_reg[9]_i_5_n_5 ;
  wire \var_quant_2_reg_4163_reg[9]_i_5_n_6 ;
  wire \var_quant_2_reg_4163_reg[9]_i_5_n_7 ;
  wire \var_quant_2_reg_4163_reg[9]_i_5_n_8 ;
  wire \var_quant_2_reg_4163_reg[9]_i_5_n_9 ;
  wire \var_quant_2_reg_4163_reg[9]_i_85_n_10 ;
  wire \var_quant_2_reg_4163_reg[9]_i_85_n_11 ;
  wire \var_quant_2_reg_4163_reg[9]_i_85_n_12 ;
  wire \var_quant_2_reg_4163_reg[9]_i_85_n_5 ;
  wire \var_quant_2_reg_4163_reg[9]_i_85_n_6 ;
  wire \var_quant_2_reg_4163_reg[9]_i_85_n_7 ;
  wire \var_quant_2_reg_4163_reg[9]_i_85_n_8 ;
  wire \var_quant_2_reg_4163_reg[9]_i_85_n_9 ;
  wire \var_quant_2_reg_4163_reg[9]_i_86_n_10 ;
  wire \var_quant_2_reg_4163_reg[9]_i_86_n_11 ;
  wire \var_quant_2_reg_4163_reg[9]_i_86_n_12 ;
  wire \var_quant_2_reg_4163_reg[9]_i_86_n_5 ;
  wire \var_quant_2_reg_4163_reg[9]_i_86_n_6 ;
  wire \var_quant_2_reg_4163_reg[9]_i_86_n_7 ;
  wire \var_quant_2_reg_4163_reg[9]_i_86_n_8 ;
  wire \var_quant_2_reg_4163_reg[9]_i_86_n_9 ;
  wire \var_quant_2_reg_4163_reg[9]_i_87_n_10 ;
  wire \var_quant_2_reg_4163_reg[9]_i_87_n_11 ;
  wire \var_quant_2_reg_4163_reg[9]_i_87_n_12 ;
  wire \var_quant_2_reg_4163_reg[9]_i_87_n_5 ;
  wire \var_quant_2_reg_4163_reg[9]_i_87_n_6 ;
  wire \var_quant_2_reg_4163_reg[9]_i_87_n_7 ;
  wire \var_quant_2_reg_4163_reg[9]_i_87_n_8 ;
  wire \var_quant_2_reg_4163_reg[9]_i_87_n_9 ;
  wire \var_quant_2_reg_4163_reg[9]_i_88_n_10 ;
  wire \var_quant_2_reg_4163_reg[9]_i_88_n_11 ;
  wire \var_quant_2_reg_4163_reg[9]_i_88_n_12 ;
  wire \var_quant_2_reg_4163_reg[9]_i_88_n_9 ;
  wire \var_quant_2_reg_4163_reg[9]_i_90_n_10 ;
  wire \var_quant_2_reg_4163_reg[9]_i_90_n_11 ;
  wire \var_quant_2_reg_4163_reg[9]_i_90_n_12 ;
  wire \var_quant_2_reg_4163_reg[9]_i_90_n_9 ;
  wire \var_quant_2_reg_4163_reg[9]_i_92_n_10 ;
  wire \var_quant_2_reg_4163_reg[9]_i_92_n_11 ;
  wire \var_quant_2_reg_4163_reg[9]_i_92_n_12 ;
  wire \var_quant_2_reg_4163_reg[9]_i_92_n_9 ;
  wire [9:0]var_quant_3_reg_4168;
  wire \var_quant_3_reg_4168[4]_i_2_n_5 ;
  wire \var_quant_3_reg_4168[4]_i_3_n_5 ;
  wire \var_quant_3_reg_4168[4]_i_4_n_5 ;
  wire \var_quant_3_reg_4168[4]_i_5_n_5 ;
  wire \var_quant_3_reg_4168[4]_i_6_n_5 ;
  wire \var_quant_3_reg_4168[4]_i_7_n_5 ;
  wire \var_quant_3_reg_4168[4]_i_8_n_5 ;
  wire \var_quant_3_reg_4168[4]_i_9_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_100_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_101_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_102_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_103_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_104_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_105_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_106_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_107_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_108_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_109_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_10_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_110_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_111_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_112_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_113_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_114_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_115_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_116_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_117_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_118_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_119_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_11_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_120_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_121_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_122_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_123_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_124_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_125_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_126_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_127_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_128_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_129_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_12_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_130_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_131_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_132_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_133_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_134_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_135_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_136_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_137_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_138_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_139_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_13_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_140_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_141_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_142_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_143_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_144_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_145_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_146_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_147_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_148_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_149_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_14_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_150_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_151_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_152_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_153_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_154_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_155_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_156_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_15_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_16_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_17_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_18_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_19_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_20_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_21_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_22_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_24_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_25_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_26_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_27_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_28_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_29_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_30_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_31_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_32_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_33_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_34_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_35_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_36_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_37_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_38_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_3_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_40_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_41_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_42_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_43_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_44_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_45_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_46_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_47_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_48_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_49_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_4_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_50_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_51_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_52_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_53_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_54_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_55_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_56_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_57_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_58_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_59_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_60_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_61_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_62_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_63_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_64_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_65_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_66_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_67_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_68_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_69_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_6_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_70_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_71_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_72_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_73_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_74_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_75_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_76_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_77_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_7_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_82_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_83_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_85_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_88_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_89_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_8_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_90_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_91_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_92_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_93_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_94_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_95_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_96_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_97_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_98_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_99_n_5 ;
  wire \var_quant_3_reg_4168[9]_i_9_n_5 ;
  wire \var_quant_3_reg_4168_reg[4]_i_1_n_10 ;
  wire \var_quant_3_reg_4168_reg[4]_i_1_n_11 ;
  wire \var_quant_3_reg_4168_reg[4]_i_1_n_12 ;
  wire \var_quant_3_reg_4168_reg[4]_i_1_n_5 ;
  wire \var_quant_3_reg_4168_reg[4]_i_1_n_6 ;
  wire \var_quant_3_reg_4168_reg[4]_i_1_n_7 ;
  wire \var_quant_3_reg_4168_reg[4]_i_1_n_8 ;
  wire \var_quant_3_reg_4168_reg[4]_i_1_n_9 ;
  wire \var_quant_3_reg_4168_reg[9]_i_1_n_10 ;
  wire \var_quant_3_reg_4168_reg[9]_i_1_n_11 ;
  wire \var_quant_3_reg_4168_reg[9]_i_1_n_12 ;
  wire \var_quant_3_reg_4168_reg[9]_i_1_n_9 ;
  wire \var_quant_3_reg_4168_reg[9]_i_23_n_10 ;
  wire \var_quant_3_reg_4168_reg[9]_i_23_n_11 ;
  wire \var_quant_3_reg_4168_reg[9]_i_23_n_12 ;
  wire \var_quant_3_reg_4168_reg[9]_i_23_n_5 ;
  wire \var_quant_3_reg_4168_reg[9]_i_23_n_6 ;
  wire \var_quant_3_reg_4168_reg[9]_i_23_n_7 ;
  wire \var_quant_3_reg_4168_reg[9]_i_23_n_8 ;
  wire \var_quant_3_reg_4168_reg[9]_i_23_n_9 ;
  wire \var_quant_3_reg_4168_reg[9]_i_2_n_10 ;
  wire \var_quant_3_reg_4168_reg[9]_i_2_n_11 ;
  wire \var_quant_3_reg_4168_reg[9]_i_2_n_12 ;
  wire \var_quant_3_reg_4168_reg[9]_i_2_n_9 ;
  wire \var_quant_3_reg_4168_reg[9]_i_39_n_10 ;
  wire \var_quant_3_reg_4168_reg[9]_i_39_n_11 ;
  wire \var_quant_3_reg_4168_reg[9]_i_39_n_12 ;
  wire \var_quant_3_reg_4168_reg[9]_i_39_n_9 ;
  wire \var_quant_3_reg_4168_reg[9]_i_5_n_10 ;
  wire \var_quant_3_reg_4168_reg[9]_i_5_n_11 ;
  wire \var_quant_3_reg_4168_reg[9]_i_5_n_12 ;
  wire \var_quant_3_reg_4168_reg[9]_i_5_n_5 ;
  wire \var_quant_3_reg_4168_reg[9]_i_5_n_6 ;
  wire \var_quant_3_reg_4168_reg[9]_i_5_n_7 ;
  wire \var_quant_3_reg_4168_reg[9]_i_5_n_8 ;
  wire \var_quant_3_reg_4168_reg[9]_i_5_n_9 ;
  wire \var_quant_3_reg_4168_reg[9]_i_78_n_10 ;
  wire \var_quant_3_reg_4168_reg[9]_i_78_n_11 ;
  wire \var_quant_3_reg_4168_reg[9]_i_78_n_12 ;
  wire \var_quant_3_reg_4168_reg[9]_i_78_n_5 ;
  wire \var_quant_3_reg_4168_reg[9]_i_78_n_6 ;
  wire \var_quant_3_reg_4168_reg[9]_i_78_n_7 ;
  wire \var_quant_3_reg_4168_reg[9]_i_78_n_8 ;
  wire \var_quant_3_reg_4168_reg[9]_i_78_n_9 ;
  wire \var_quant_3_reg_4168_reg[9]_i_79_n_10 ;
  wire \var_quant_3_reg_4168_reg[9]_i_79_n_11 ;
  wire \var_quant_3_reg_4168_reg[9]_i_79_n_12 ;
  wire \var_quant_3_reg_4168_reg[9]_i_79_n_5 ;
  wire \var_quant_3_reg_4168_reg[9]_i_79_n_6 ;
  wire \var_quant_3_reg_4168_reg[9]_i_79_n_7 ;
  wire \var_quant_3_reg_4168_reg[9]_i_79_n_8 ;
  wire \var_quant_3_reg_4168_reg[9]_i_79_n_9 ;
  wire \var_quant_3_reg_4168_reg[9]_i_80_n_10 ;
  wire \var_quant_3_reg_4168_reg[9]_i_80_n_11 ;
  wire \var_quant_3_reg_4168_reg[9]_i_80_n_12 ;
  wire \var_quant_3_reg_4168_reg[9]_i_80_n_5 ;
  wire \var_quant_3_reg_4168_reg[9]_i_80_n_6 ;
  wire \var_quant_3_reg_4168_reg[9]_i_80_n_7 ;
  wire \var_quant_3_reg_4168_reg[9]_i_80_n_8 ;
  wire \var_quant_3_reg_4168_reg[9]_i_80_n_9 ;
  wire \var_quant_3_reg_4168_reg[9]_i_81_n_10 ;
  wire \var_quant_3_reg_4168_reg[9]_i_81_n_11 ;
  wire \var_quant_3_reg_4168_reg[9]_i_81_n_12 ;
  wire \var_quant_3_reg_4168_reg[9]_i_81_n_9 ;
  wire \var_quant_3_reg_4168_reg[9]_i_84_n_10 ;
  wire \var_quant_3_reg_4168_reg[9]_i_84_n_11 ;
  wire \var_quant_3_reg_4168_reg[9]_i_84_n_12 ;
  wire \var_quant_3_reg_4168_reg[9]_i_84_n_9 ;
  wire \var_quant_3_reg_4168_reg[9]_i_86_n_10 ;
  wire \var_quant_3_reg_4168_reg[9]_i_86_n_11 ;
  wire \var_quant_3_reg_4168_reg[9]_i_86_n_12 ;
  wire \var_quant_3_reg_4168_reg[9]_i_86_n_9 ;
  wire [9:0]var_quant_reg_4153;
  wire \var_quant_reg_4153[4]_i_2_n_5 ;
  wire \var_quant_reg_4153[4]_i_3_n_5 ;
  wire \var_quant_reg_4153[4]_i_4_n_5 ;
  wire \var_quant_reg_4153[4]_i_5_n_5 ;
  wire \var_quant_reg_4153[4]_i_6_n_5 ;
  wire \var_quant_reg_4153[4]_i_7_n_5 ;
  wire \var_quant_reg_4153[4]_i_8_n_5 ;
  wire \var_quant_reg_4153[4]_i_9_n_5 ;
  wire \var_quant_reg_4153[9]_i_100_n_5 ;
  wire \var_quant_reg_4153[9]_i_101_n_5 ;
  wire \var_quant_reg_4153[9]_i_102_n_5 ;
  wire \var_quant_reg_4153[9]_i_103_n_5 ;
  wire \var_quant_reg_4153[9]_i_104_n_5 ;
  wire \var_quant_reg_4153[9]_i_105_n_5 ;
  wire \var_quant_reg_4153[9]_i_106_n_5 ;
  wire \var_quant_reg_4153[9]_i_107_n_5 ;
  wire \var_quant_reg_4153[9]_i_108_n_5 ;
  wire \var_quant_reg_4153[9]_i_109_n_5 ;
  wire \var_quant_reg_4153[9]_i_10_n_5 ;
  wire \var_quant_reg_4153[9]_i_110_n_5 ;
  wire \var_quant_reg_4153[9]_i_111_n_5 ;
  wire \var_quant_reg_4153[9]_i_112_n_5 ;
  wire \var_quant_reg_4153[9]_i_113_n_5 ;
  wire \var_quant_reg_4153[9]_i_114_n_5 ;
  wire \var_quant_reg_4153[9]_i_115_n_5 ;
  wire \var_quant_reg_4153[9]_i_116_n_5 ;
  wire \var_quant_reg_4153[9]_i_117_n_5 ;
  wire \var_quant_reg_4153[9]_i_118_n_5 ;
  wire \var_quant_reg_4153[9]_i_119_n_5 ;
  wire \var_quant_reg_4153[9]_i_11_n_5 ;
  wire \var_quant_reg_4153[9]_i_120_n_5 ;
  wire \var_quant_reg_4153[9]_i_121_n_5 ;
  wire \var_quant_reg_4153[9]_i_122_n_5 ;
  wire \var_quant_reg_4153[9]_i_123_n_5 ;
  wire \var_quant_reg_4153[9]_i_124_n_5 ;
  wire \var_quant_reg_4153[9]_i_125_n_5 ;
  wire \var_quant_reg_4153[9]_i_126_n_5 ;
  wire \var_quant_reg_4153[9]_i_127_n_5 ;
  wire \var_quant_reg_4153[9]_i_128_n_5 ;
  wire \var_quant_reg_4153[9]_i_129_n_5 ;
  wire \var_quant_reg_4153[9]_i_12_n_5 ;
  wire \var_quant_reg_4153[9]_i_130_n_5 ;
  wire \var_quant_reg_4153[9]_i_131_n_5 ;
  wire \var_quant_reg_4153[9]_i_132_n_5 ;
  wire \var_quant_reg_4153[9]_i_133_n_5 ;
  wire \var_quant_reg_4153[9]_i_134_n_5 ;
  wire \var_quant_reg_4153[9]_i_135_n_5 ;
  wire \var_quant_reg_4153[9]_i_136_n_5 ;
  wire \var_quant_reg_4153[9]_i_137_n_5 ;
  wire \var_quant_reg_4153[9]_i_138_n_5 ;
  wire \var_quant_reg_4153[9]_i_139_n_5 ;
  wire \var_quant_reg_4153[9]_i_13_n_5 ;
  wire \var_quant_reg_4153[9]_i_140_n_5 ;
  wire \var_quant_reg_4153[9]_i_141_n_5 ;
  wire \var_quant_reg_4153[9]_i_142_n_5 ;
  wire \var_quant_reg_4153[9]_i_143_n_5 ;
  wire \var_quant_reg_4153[9]_i_144_n_5 ;
  wire \var_quant_reg_4153[9]_i_145_n_5 ;
  wire \var_quant_reg_4153[9]_i_146_n_5 ;
  wire \var_quant_reg_4153[9]_i_147_n_5 ;
  wire \var_quant_reg_4153[9]_i_148_n_5 ;
  wire \var_quant_reg_4153[9]_i_149_n_5 ;
  wire \var_quant_reg_4153[9]_i_14_n_5 ;
  wire \var_quant_reg_4153[9]_i_150_n_5 ;
  wire \var_quant_reg_4153[9]_i_151_n_5 ;
  wire \var_quant_reg_4153[9]_i_152_n_5 ;
  wire \var_quant_reg_4153[9]_i_153_n_5 ;
  wire \var_quant_reg_4153[9]_i_154_n_5 ;
  wire \var_quant_reg_4153[9]_i_155_n_5 ;
  wire \var_quant_reg_4153[9]_i_15_n_5 ;
  wire \var_quant_reg_4153[9]_i_16_n_5 ;
  wire \var_quant_reg_4153[9]_i_17_n_5 ;
  wire \var_quant_reg_4153[9]_i_18_n_5 ;
  wire \var_quant_reg_4153[9]_i_19_n_5 ;
  wire \var_quant_reg_4153[9]_i_20_n_5 ;
  wire \var_quant_reg_4153[9]_i_21_n_5 ;
  wire \var_quant_reg_4153[9]_i_22_n_5 ;
  wire \var_quant_reg_4153[9]_i_24_n_5 ;
  wire \var_quant_reg_4153[9]_i_25_n_5 ;
  wire \var_quant_reg_4153[9]_i_26_n_5 ;
  wire \var_quant_reg_4153[9]_i_27_n_5 ;
  wire \var_quant_reg_4153[9]_i_28_n_5 ;
  wire \var_quant_reg_4153[9]_i_29_n_5 ;
  wire \var_quant_reg_4153[9]_i_30_n_5 ;
  wire \var_quant_reg_4153[9]_i_31_n_5 ;
  wire \var_quant_reg_4153[9]_i_32_n_5 ;
  wire \var_quant_reg_4153[9]_i_33_n_5 ;
  wire \var_quant_reg_4153[9]_i_34_n_5 ;
  wire \var_quant_reg_4153[9]_i_35_n_5 ;
  wire \var_quant_reg_4153[9]_i_36_n_5 ;
  wire \var_quant_reg_4153[9]_i_38_n_5 ;
  wire \var_quant_reg_4153[9]_i_39_n_5 ;
  wire \var_quant_reg_4153[9]_i_3_n_5 ;
  wire \var_quant_reg_4153[9]_i_40_n_5 ;
  wire \var_quant_reg_4153[9]_i_41_n_5 ;
  wire \var_quant_reg_4153[9]_i_42_n_5 ;
  wire \var_quant_reg_4153[9]_i_43_n_5 ;
  wire \var_quant_reg_4153[9]_i_44_n_5 ;
  wire \var_quant_reg_4153[9]_i_45_n_5 ;
  wire \var_quant_reg_4153[9]_i_46_n_5 ;
  wire \var_quant_reg_4153[9]_i_47_n_5 ;
  wire \var_quant_reg_4153[9]_i_48_n_5 ;
  wire \var_quant_reg_4153[9]_i_49_n_5 ;
  wire \var_quant_reg_4153[9]_i_4_n_5 ;
  wire \var_quant_reg_4153[9]_i_50_n_5 ;
  wire \var_quant_reg_4153[9]_i_51_n_5 ;
  wire \var_quant_reg_4153[9]_i_52_n_5 ;
  wire \var_quant_reg_4153[9]_i_53_n_5 ;
  wire \var_quant_reg_4153[9]_i_54_n_5 ;
  wire \var_quant_reg_4153[9]_i_55_n_5 ;
  wire \var_quant_reg_4153[9]_i_56_n_5 ;
  wire \var_quant_reg_4153[9]_i_57_n_5 ;
  wire \var_quant_reg_4153[9]_i_58_n_5 ;
  wire \var_quant_reg_4153[9]_i_59_n_5 ;
  wire \var_quant_reg_4153[9]_i_60_n_5 ;
  wire \var_quant_reg_4153[9]_i_61_n_5 ;
  wire \var_quant_reg_4153[9]_i_62_n_5 ;
  wire \var_quant_reg_4153[9]_i_63_n_5 ;
  wire \var_quant_reg_4153[9]_i_64_n_5 ;
  wire \var_quant_reg_4153[9]_i_65_n_5 ;
  wire \var_quant_reg_4153[9]_i_66_n_5 ;
  wire \var_quant_reg_4153[9]_i_67_n_5 ;
  wire \var_quant_reg_4153[9]_i_68_n_5 ;
  wire \var_quant_reg_4153[9]_i_69_n_5 ;
  wire \var_quant_reg_4153[9]_i_6_n_5 ;
  wire \var_quant_reg_4153[9]_i_70_n_5 ;
  wire \var_quant_reg_4153[9]_i_71_n_5 ;
  wire \var_quant_reg_4153[9]_i_72_n_5 ;
  wire \var_quant_reg_4153[9]_i_73_n_5 ;
  wire \var_quant_reg_4153[9]_i_74_n_5 ;
  wire \var_quant_reg_4153[9]_i_75_n_5 ;
  wire \var_quant_reg_4153[9]_i_76_n_5 ;
  wire \var_quant_reg_4153[9]_i_77_n_5 ;
  wire \var_quant_reg_4153[9]_i_78_n_5 ;
  wire \var_quant_reg_4153[9]_i_79_n_5 ;
  wire \var_quant_reg_4153[9]_i_7_n_5 ;
  wire \var_quant_reg_4153[9]_i_80_n_5 ;
  wire \var_quant_reg_4153[9]_i_81_n_5 ;
  wire \var_quant_reg_4153[9]_i_82_n_5 ;
  wire \var_quant_reg_4153[9]_i_83_n_5 ;
  wire \var_quant_reg_4153[9]_i_84_n_5 ;
  wire \var_quant_reg_4153[9]_i_85_n_5 ;
  wire \var_quant_reg_4153[9]_i_86_n_5 ;
  wire \var_quant_reg_4153[9]_i_87_n_5 ;
  wire \var_quant_reg_4153[9]_i_8_n_5 ;
  wire \var_quant_reg_4153[9]_i_92_n_5 ;
  wire \var_quant_reg_4153[9]_i_94_n_5 ;
  wire \var_quant_reg_4153[9]_i_96_n_5 ;
  wire \var_quant_reg_4153[9]_i_97_n_5 ;
  wire \var_quant_reg_4153[9]_i_98_n_5 ;
  wire \var_quant_reg_4153[9]_i_99_n_5 ;
  wire \var_quant_reg_4153[9]_i_9_n_5 ;
  wire \var_quant_reg_4153_reg[4]_i_1_n_10 ;
  wire \var_quant_reg_4153_reg[4]_i_1_n_11 ;
  wire \var_quant_reg_4153_reg[4]_i_1_n_12 ;
  wire \var_quant_reg_4153_reg[4]_i_1_n_5 ;
  wire \var_quant_reg_4153_reg[4]_i_1_n_6 ;
  wire \var_quant_reg_4153_reg[4]_i_1_n_7 ;
  wire \var_quant_reg_4153_reg[4]_i_1_n_8 ;
  wire \var_quant_reg_4153_reg[4]_i_1_n_9 ;
  wire \var_quant_reg_4153_reg[9]_i_1_n_10 ;
  wire \var_quant_reg_4153_reg[9]_i_1_n_11 ;
  wire \var_quant_reg_4153_reg[9]_i_1_n_12 ;
  wire \var_quant_reg_4153_reg[9]_i_1_n_9 ;
  wire \var_quant_reg_4153_reg[9]_i_23_n_10 ;
  wire \var_quant_reg_4153_reg[9]_i_23_n_11 ;
  wire \var_quant_reg_4153_reg[9]_i_23_n_12 ;
  wire \var_quant_reg_4153_reg[9]_i_23_n_5 ;
  wire \var_quant_reg_4153_reg[9]_i_23_n_6 ;
  wire \var_quant_reg_4153_reg[9]_i_23_n_7 ;
  wire \var_quant_reg_4153_reg[9]_i_23_n_8 ;
  wire \var_quant_reg_4153_reg[9]_i_23_n_9 ;
  wire \var_quant_reg_4153_reg[9]_i_2_n_10 ;
  wire \var_quant_reg_4153_reg[9]_i_2_n_11 ;
  wire \var_quant_reg_4153_reg[9]_i_2_n_12 ;
  wire \var_quant_reg_4153_reg[9]_i_2_n_9 ;
  wire \var_quant_reg_4153_reg[9]_i_37_n_10 ;
  wire \var_quant_reg_4153_reg[9]_i_37_n_11 ;
  wire \var_quant_reg_4153_reg[9]_i_37_n_12 ;
  wire \var_quant_reg_4153_reg[9]_i_37_n_9 ;
  wire \var_quant_reg_4153_reg[9]_i_5_n_10 ;
  wire \var_quant_reg_4153_reg[9]_i_5_n_11 ;
  wire \var_quant_reg_4153_reg[9]_i_5_n_12 ;
  wire \var_quant_reg_4153_reg[9]_i_5_n_5 ;
  wire \var_quant_reg_4153_reg[9]_i_5_n_6 ;
  wire \var_quant_reg_4153_reg[9]_i_5_n_7 ;
  wire \var_quant_reg_4153_reg[9]_i_5_n_8 ;
  wire \var_quant_reg_4153_reg[9]_i_5_n_9 ;
  wire \var_quant_reg_4153_reg[9]_i_88_n_10 ;
  wire \var_quant_reg_4153_reg[9]_i_88_n_11 ;
  wire \var_quant_reg_4153_reg[9]_i_88_n_12 ;
  wire \var_quant_reg_4153_reg[9]_i_88_n_5 ;
  wire \var_quant_reg_4153_reg[9]_i_88_n_6 ;
  wire \var_quant_reg_4153_reg[9]_i_88_n_7 ;
  wire \var_quant_reg_4153_reg[9]_i_88_n_8 ;
  wire \var_quant_reg_4153_reg[9]_i_88_n_9 ;
  wire \var_quant_reg_4153_reg[9]_i_89_n_10 ;
  wire \var_quant_reg_4153_reg[9]_i_89_n_11 ;
  wire \var_quant_reg_4153_reg[9]_i_89_n_12 ;
  wire \var_quant_reg_4153_reg[9]_i_89_n_5 ;
  wire \var_quant_reg_4153_reg[9]_i_89_n_6 ;
  wire \var_quant_reg_4153_reg[9]_i_89_n_7 ;
  wire \var_quant_reg_4153_reg[9]_i_89_n_8 ;
  wire \var_quant_reg_4153_reg[9]_i_89_n_9 ;
  wire \var_quant_reg_4153_reg[9]_i_90_n_10 ;
  wire \var_quant_reg_4153_reg[9]_i_90_n_11 ;
  wire \var_quant_reg_4153_reg[9]_i_90_n_12 ;
  wire \var_quant_reg_4153_reg[9]_i_90_n_5 ;
  wire \var_quant_reg_4153_reg[9]_i_90_n_6 ;
  wire \var_quant_reg_4153_reg[9]_i_90_n_7 ;
  wire \var_quant_reg_4153_reg[9]_i_90_n_8 ;
  wire \var_quant_reg_4153_reg[9]_i_90_n_9 ;
  wire \var_quant_reg_4153_reg[9]_i_91_n_10 ;
  wire \var_quant_reg_4153_reg[9]_i_91_n_11 ;
  wire \var_quant_reg_4153_reg[9]_i_91_n_12 ;
  wire \var_quant_reg_4153_reg[9]_i_91_n_9 ;
  wire \var_quant_reg_4153_reg[9]_i_93_n_10 ;
  wire \var_quant_reg_4153_reg[9]_i_93_n_11 ;
  wire \var_quant_reg_4153_reg[9]_i_93_n_12 ;
  wire \var_quant_reg_4153_reg[9]_i_93_n_9 ;
  wire \var_quant_reg_4153_reg[9]_i_95_n_10 ;
  wire \var_quant_reg_4153_reg[9]_i_95_n_11 ;
  wire \var_quant_reg_4153_reg[9]_i_95_n_12 ;
  wire \var_quant_reg_4153_reg[9]_i_95_n_9 ;
  wire x_fu_232;
  wire \x_fu_232_reg_n_5_[0] ;
  wire \x_fu_232_reg_n_5_[10] ;
  wire \x_fu_232_reg_n_5_[11] ;
  wire \x_fu_232_reg_n_5_[12] ;
  wire \x_fu_232_reg_n_5_[13] ;
  wire \x_fu_232_reg_n_5_[14] ;
  wire \x_fu_232_reg_n_5_[15] ;
  wire \x_fu_232_reg_n_5_[16] ;
  wire \x_fu_232_reg_n_5_[1] ;
  wire \x_fu_232_reg_n_5_[2] ;
  wire \x_fu_232_reg_n_5_[3] ;
  wire \x_fu_232_reg_n_5_[4] ;
  wire \x_fu_232_reg_n_5_[5] ;
  wire \x_fu_232_reg_n_5_[6] ;
  wire \x_fu_232_reg_n_5_[7] ;
  wire \x_fu_232_reg_n_5_[8] ;
  wire \x_fu_232_reg_n_5_[9] ;
  wire x_phase_reg_546;
  wire [10:1]zext_ln450_fu_1412_p1;
  wire [10:1]zext_ln451_fu_1452_p1;
  wire [10:1]zext_ln452_fu_1488_p1;
  wire [10:1]zext_ln453_fu_1520_p1;
  wire [10:1]zext_ln454_fu_1548_p1;
  wire [10:1]zext_ln455_fu_1580_p1;
  wire [10:1]zext_ln456_fu_1616_p1;
  wire [10:1]zext_ln457_fu_1640_p1;
  wire [10:1]zext_ln458_fu_1672_p1;
  wire [10:1]zext_ln459_fu_1704_p1;
  wire [10:1]zext_ln460_fu_1732_p1;
  wire [10:1]zext_ln461_fu_1764_p1;
  wire [9:9]zext_ln483_1_fu_2182_p1;
  wire [9:1]zext_ln483_fu_2146_p1;
  wire [9:9]zext_ln484_1_fu_2270_p1;
  wire [9:1]zext_ln484_fu_2234_p1;
  wire [7:0]zext_ln488_1_fu_3147_p1;
  wire [7:0]zext_ln488_2_fu_3161_p1;
  wire [8:0]zext_ln488_fu_3175_p1;
  wire [8:0]zext_ln494_fu_3133_p1;
  wire [9:0]zext_ln504_4_reg_4258_reg;
  wire [0:0]\NLW_SD_1_reg_4148_reg[6]_i_1_O_UNCONNECTED ;
  wire [7:1]\NLW_SD_1_reg_4148_reg[9]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_SD_1_reg_4148_reg[9]_i_1_O_UNCONNECTED ;
  wire [7:1]\NLW_SD_1_reg_4148_reg[9]_i_6_CO_UNCONNECTED ;
  wire [7:2]\NLW_SD_1_reg_4148_reg[9]_i_6_O_UNCONNECTED ;
  wire [7:1]\NLW_SD_1_reg_4148_reg[9]_i_9_CO_UNCONNECTED ;
  wire [7:2]\NLW_SD_1_reg_4148_reg[9]_i_9_O_UNCONNECTED ;
  wire [0:0]\NLW_SD_reg_4143_reg[6]_i_1_O_UNCONNECTED ;
  wire [7:1]\NLW_SD_reg_4143_reg[9]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_SD_reg_4143_reg[9]_i_1_O_UNCONNECTED ;
  wire [7:1]\NLW_SD_reg_4143_reg[9]_i_6_CO_UNCONNECTED ;
  wire [7:2]\NLW_SD_reg_4143_reg[9]_i_6_O_UNCONNECTED ;
  wire [7:1]\NLW_SD_reg_4143_reg[9]_i_9_CO_UNCONNECTED ;
  wire [7:2]\NLW_SD_reg_4143_reg[9]_i_9_O_UNCONNECTED ;
  wire [7:5]\NLW_ave_3_reg_4085_reg[8]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_ave_3_reg_4085_reg[8]_i_1_O_UNCONNECTED ;
  wire [7:3]\NLW_ave_3_reg_4085_reg[8]_i_12_CO_UNCONNECTED ;
  wire [7:4]\NLW_ave_3_reg_4085_reg[8]_i_12_O_UNCONNECTED ;
  wire [7:3]\NLW_ave_3_reg_4085_reg[8]_i_2_CO_UNCONNECTED ;
  wire [7:4]\NLW_ave_3_reg_4085_reg[8]_i_2_O_UNCONNECTED ;
  wire [7:4]\NLW_ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_CO_UNCONNECTED ;
  wire [7:5]\NLW_ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_O_UNCONNECTED ;
  wire [7:3]\NLW_ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_12_CO_UNCONNECTED ;
  wire [7:4]\NLW_ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_12_O_UNCONNECTED ;
  wire [7:3]\NLW_ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_2_CO_UNCONNECTED ;
  wire [7:4]\NLW_ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_2_O_UNCONNECTED ;
  wire NLW_lshr_ln501_1_reg_4228_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_lshr_ln501_1_reg_4228_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_lshr_ln501_1_reg_4228_reg_OVERFLOW_UNCONNECTED;
  wire NLW_lshr_ln501_1_reg_4228_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_lshr_ln501_1_reg_4228_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_lshr_ln501_1_reg_4228_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_lshr_ln501_1_reg_4228_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_lshr_ln501_1_reg_4228_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_lshr_ln501_1_reg_4228_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_lshr_ln501_1_reg_4228_reg_P_UNCONNECTED;
  wire [47:0]NLW_lshr_ln501_1_reg_4228_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_lshr_ln501_1_reg_4228_reg_XOROUT_UNCONNECTED;
  wire [7:1]NLW_lshr_ln501_1_reg_4228_reg_i_20_CO_UNCONNECTED;
  wire [7:2]NLW_lshr_ln501_1_reg_4228_reg_i_20_O_UNCONNECTED;
  wire NLW_lshr_ln501_2_reg_4233_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_lshr_ln501_2_reg_4233_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_lshr_ln501_2_reg_4233_reg_OVERFLOW_UNCONNECTED;
  wire NLW_lshr_ln501_2_reg_4233_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_lshr_ln501_2_reg_4233_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_lshr_ln501_2_reg_4233_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_lshr_ln501_2_reg_4233_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_lshr_ln501_2_reg_4233_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_lshr_ln501_2_reg_4233_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_lshr_ln501_2_reg_4233_reg_P_UNCONNECTED;
  wire [47:0]NLW_lshr_ln501_2_reg_4233_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_lshr_ln501_2_reg_4233_reg_XOROUT_UNCONNECTED;
  wire [7:2]\NLW_sext_ln465_1_reg_4012_reg[10]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_sext_ln465_1_reg_4012_reg[10]_i_1_O_UNCONNECTED ;
  wire [7:2]\NLW_sext_ln465_2_reg_4017_reg[10]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_sext_ln465_2_reg_4017_reg[10]_i_1_O_UNCONNECTED ;
  wire [7:2]\NLW_sext_ln465_3_reg_4022_reg[10]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_sext_ln465_3_reg_4022_reg[10]_i_1_O_UNCONNECTED ;
  wire [7:2]\NLW_sext_ln465_reg_4006_reg[10]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_sext_ln465_reg_4006_reg[10]_i_1_O_UNCONNECTED ;
  wire [7:2]\NLW_sext_ln466_1_reg_4038_reg[10]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_sext_ln466_1_reg_4038_reg[10]_i_1_O_UNCONNECTED ;
  wire [7:2]\NLW_sext_ln466_2_reg_4044_reg[10]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_sext_ln466_2_reg_4044_reg[10]_i_1_O_UNCONNECTED ;
  wire [7:2]\NLW_sext_ln466_3_reg_4050_reg[10]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_sext_ln466_3_reg_4050_reg[10]_i_1_O_UNCONNECTED ;
  wire [7:2]\NLW_sext_ln466_reg_4033_reg[10]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_sext_ln466_reg_4033_reg[10]_i_1_O_UNCONNECTED ;
  wire [7:2]\NLW_sext_ln467_1_reg_4065_reg[10]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_sext_ln467_1_reg_4065_reg[10]_i_1_O_UNCONNECTED ;
  wire [7:2]\NLW_sext_ln467_reg_4060_reg[10]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_sext_ln467_reg_4060_reg[10]_i_1_O_UNCONNECTED ;
  wire [7:2]\NLW_sext_ln468_1_reg_4080_reg[10]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_sext_ln468_1_reg_4080_reg[10]_i_1_O_UNCONNECTED ;
  wire [7:2]\NLW_sext_ln468_reg_4075_reg[10]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_sext_ln468_reg_4075_reg[10]_i_1_O_UNCONNECTED ;
  wire [7:5]\NLW_tmp_27_reg_4098_reg[0]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_tmp_27_reg_4098_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:3]\NLW_tmp_27_reg_4098_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:4]\NLW_tmp_27_reg_4098_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_tmp_28_reg_4113_reg[0]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_tmp_28_reg_4113_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:3]\NLW_tmp_28_reg_4113_reg[0]_i_12_CO_UNCONNECTED ;
  wire [7:4]\NLW_tmp_28_reg_4113_reg[0]_i_12_O_UNCONNECTED ;
  wire [7:3]\NLW_tmp_28_reg_4113_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:4]\NLW_tmp_28_reg_4113_reg[0]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_var_quant_1_reg_4158_reg[4]_i_1_O_UNCONNECTED ;
  wire [7:4]\NLW_var_quant_1_reg_4158_reg[9]_i_1_CO_UNCONNECTED ;
  wire [7:5]\NLW_var_quant_1_reg_4158_reg[9]_i_1_O_UNCONNECTED ;
  wire [7:4]\NLW_var_quant_1_reg_4158_reg[9]_i_2_CO_UNCONNECTED ;
  wire [7:5]\NLW_var_quant_1_reg_4158_reg[9]_i_2_O_UNCONNECTED ;
  wire [7:4]\NLW_var_quant_1_reg_4158_reg[9]_i_39_CO_UNCONNECTED ;
  wire [7:5]\NLW_var_quant_1_reg_4158_reg[9]_i_39_O_UNCONNECTED ;
  wire [0:0]\NLW_var_quant_1_reg_4158_reg[9]_i_5_O_UNCONNECTED ;
  wire [7:4]\NLW_var_quant_1_reg_4158_reg[9]_i_88_CO_UNCONNECTED ;
  wire [7:5]\NLW_var_quant_1_reg_4158_reg[9]_i_88_O_UNCONNECTED ;
  wire [7:4]\NLW_var_quant_1_reg_4158_reg[9]_i_90_CO_UNCONNECTED ;
  wire [7:5]\NLW_var_quant_1_reg_4158_reg[9]_i_90_O_UNCONNECTED ;
  wire [7:4]\NLW_var_quant_1_reg_4158_reg[9]_i_92_CO_UNCONNECTED ;
  wire [7:5]\NLW_var_quant_1_reg_4158_reg[9]_i_92_O_UNCONNECTED ;
  wire [2:0]\NLW_var_quant_2_reg_4163_reg[4]_i_1_O_UNCONNECTED ;
  wire [7:4]\NLW_var_quant_2_reg_4163_reg[9]_i_1_CO_UNCONNECTED ;
  wire [7:5]\NLW_var_quant_2_reg_4163_reg[9]_i_1_O_UNCONNECTED ;
  wire [7:4]\NLW_var_quant_2_reg_4163_reg[9]_i_2_CO_UNCONNECTED ;
  wire [7:5]\NLW_var_quant_2_reg_4163_reg[9]_i_2_O_UNCONNECTED ;
  wire [7:4]\NLW_var_quant_2_reg_4163_reg[9]_i_39_CO_UNCONNECTED ;
  wire [7:5]\NLW_var_quant_2_reg_4163_reg[9]_i_39_O_UNCONNECTED ;
  wire [0:0]\NLW_var_quant_2_reg_4163_reg[9]_i_5_O_UNCONNECTED ;
  wire [7:4]\NLW_var_quant_2_reg_4163_reg[9]_i_88_CO_UNCONNECTED ;
  wire [7:5]\NLW_var_quant_2_reg_4163_reg[9]_i_88_O_UNCONNECTED ;
  wire [7:4]\NLW_var_quant_2_reg_4163_reg[9]_i_90_CO_UNCONNECTED ;
  wire [7:5]\NLW_var_quant_2_reg_4163_reg[9]_i_90_O_UNCONNECTED ;
  wire [7:4]\NLW_var_quant_2_reg_4163_reg[9]_i_92_CO_UNCONNECTED ;
  wire [7:5]\NLW_var_quant_2_reg_4163_reg[9]_i_92_O_UNCONNECTED ;
  wire [2:0]\NLW_var_quant_3_reg_4168_reg[4]_i_1_O_UNCONNECTED ;
  wire [7:4]\NLW_var_quant_3_reg_4168_reg[9]_i_1_CO_UNCONNECTED ;
  wire [7:5]\NLW_var_quant_3_reg_4168_reg[9]_i_1_O_UNCONNECTED ;
  wire [7:4]\NLW_var_quant_3_reg_4168_reg[9]_i_2_CO_UNCONNECTED ;
  wire [7:5]\NLW_var_quant_3_reg_4168_reg[9]_i_2_O_UNCONNECTED ;
  wire [7:4]\NLW_var_quant_3_reg_4168_reg[9]_i_39_CO_UNCONNECTED ;
  wire [7:5]\NLW_var_quant_3_reg_4168_reg[9]_i_39_O_UNCONNECTED ;
  wire [0:0]\NLW_var_quant_3_reg_4168_reg[9]_i_5_O_UNCONNECTED ;
  wire [7:4]\NLW_var_quant_3_reg_4168_reg[9]_i_81_CO_UNCONNECTED ;
  wire [7:5]\NLW_var_quant_3_reg_4168_reg[9]_i_81_O_UNCONNECTED ;
  wire [7:4]\NLW_var_quant_3_reg_4168_reg[9]_i_84_CO_UNCONNECTED ;
  wire [7:5]\NLW_var_quant_3_reg_4168_reg[9]_i_84_O_UNCONNECTED ;
  wire [7:4]\NLW_var_quant_3_reg_4168_reg[9]_i_86_CO_UNCONNECTED ;
  wire [7:5]\NLW_var_quant_3_reg_4168_reg[9]_i_86_O_UNCONNECTED ;
  wire [2:0]\NLW_var_quant_reg_4153_reg[4]_i_1_O_UNCONNECTED ;
  wire [7:4]\NLW_var_quant_reg_4153_reg[9]_i_1_CO_UNCONNECTED ;
  wire [7:5]\NLW_var_quant_reg_4153_reg[9]_i_1_O_UNCONNECTED ;
  wire [7:4]\NLW_var_quant_reg_4153_reg[9]_i_2_CO_UNCONNECTED ;
  wire [7:5]\NLW_var_quant_reg_4153_reg[9]_i_2_O_UNCONNECTED ;
  wire [7:4]\NLW_var_quant_reg_4153_reg[9]_i_37_CO_UNCONNECTED ;
  wire [7:5]\NLW_var_quant_reg_4153_reg[9]_i_37_O_UNCONNECTED ;
  wire [0:0]\NLW_var_quant_reg_4153_reg[9]_i_5_O_UNCONNECTED ;
  wire [7:4]\NLW_var_quant_reg_4153_reg[9]_i_91_CO_UNCONNECTED ;
  wire [7:5]\NLW_var_quant_reg_4153_reg[9]_i_91_O_UNCONNECTED ;
  wire [7:4]\NLW_var_quant_reg_4153_reg[9]_i_93_CO_UNCONNECTED ;
  wire [7:5]\NLW_var_quant_reg_4153_reg[9]_i_93_O_UNCONNECTED ;
  wire [7:4]\NLW_var_quant_reg_4153_reg[9]_i_95_CO_UNCONNECTED ;
  wire [7:5]\NLW_var_quant_reg_4153_reg[9]_i_95_O_UNCONNECTED ;

  design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV1_TABLE_ROM_AUTO_1R DIV1_TABLE_U
       (.A({DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_40,DIV1_TABLE_U_n_41,DIV1_TABLE_U_n_42,DIV1_TABLE_U_n_43,DIV1_TABLE_U_n_44,DIV1_TABLE_U_n_45,DIV1_TABLE_U_n_46,DIV1_TABLE_U_n_47,DIV1_TABLE_U_n_48,p_0_out}),
        .B(zext_ln494_fu_3133_p1),
        .CEP(ap_block_pp0_stage0_subdone),
        .CO(lshr_ln501_1_reg_4228_reg_i_20_n_10),
        .DI({DIV1_TABLE_U_n_57,DIV1_TABLE_U_n_58,DIV1_TABLE_U_n_59,DIV1_TABLE_U_n_60,DIV1_TABLE_U_n_61}),
        .DOUTADOUT(zext_ln488_2_fu_3161_p1),
        .DSP_A_B_DATA_INST(mul_18s_9ns_18_1_1_U55_n_15),
        .DSP_A_B_DATA_INST_0(mul_18s_9ns_18_1_1_U55_n_27),
        .DSP_A_B_DATA_INST_1(mul_18s_9ns_18_1_1_U55_n_28),
        .DSP_A_B_DATA_INST_10(mul_18s_9ns_18_1_1_U55_n_24),
        .DSP_A_B_DATA_INST_11(mul_18s_9ns_18_1_1_U58_n_71),
        .DSP_A_B_DATA_INST_12(mul_18s_9ns_18_1_1_U58_n_72),
        .DSP_A_B_DATA_INST_2({g0_b0_i_1_n_13,g0_b0_i_1_n_14}),
        .DSP_A_B_DATA_INST_3(mul_18s_9ns_18_1_1_U55_n_17),
        .DSP_A_B_DATA_INST_4(mul_18s_9ns_18_1_1_U55_n_20),
        .DSP_A_B_DATA_INST_5(mul_18s_9ns_18_1_1_U55_n_21),
        .DSP_A_B_DATA_INST_6(mul_18s_9ns_18_1_1_U55_n_22),
        .DSP_A_B_DATA_INST_7(mul_18s_9ns_18_1_1_U55_n_26),
        .DSP_A_B_DATA_INST_8(mul_18s_9ns_18_1_1_U55_n_23),
        .DSP_A_B_DATA_INST_9(mul_18s_9ns_18_1_1_U55_n_25),
        .O({lshr_ln501_1_reg_4228_reg_i_20_n_19,lshr_ln501_1_reg_4228_reg_i_20_n_20}),
        .Q(var_quant_2_reg_4163),
        .S(DIV1_TABLE_U_n_69),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .lshr_ln501_1_reg_4228_reg_i_12_0(mul_18s_9ns_18_1_1_U55_n_18),
        .lshr_ln501_1_reg_4228_reg_i_13_0(mul_18s_9ns_18_1_1_U55_n_16),
        .lshr_ln501_1_reg_4228_reg_i_13_1(mul_18s_9ns_18_1_1_U58_n_70),
        .lshr_ln501_1_reg_4228_reg_i_13_2(mul_18s_9ns_18_1_1_U58_n_69),
        .lshr_ln501_1_reg_4228_reg_i_14_0(mul_18s_9ns_18_1_1_U58_n_67),
        .lshr_ln501_1_reg_4228_reg_i_14_1(mul_18s_9ns_18_1_1_U58_n_66),
        .lshr_ln501_1_reg_4228_reg_i_14_2(mul_18s_9ns_18_1_1_U58_n_65),
        .lshr_ln501_1_reg_4228_reg_i_14_3(mul_18s_9ns_18_1_1_U58_n_64),
        .lshr_ln501_1_reg_4228_reg_i_14_4(mul_18s_9ns_18_1_1_U58_n_17),
        .lshr_ln501_1_reg_4228_reg_i_14_5(mul_18s_9ns_18_1_1_U58_n_25),
        .lshr_ln501_1_reg_4228_reg_i_14_6(mul_18s_9ns_18_1_1_U58_n_68),
        .lshr_ln501_1_reg_4228_reg_i_14_7(mul_18s_9ns_18_1_1_U58_n_20),
        .lshr_ln501_1_reg_4228_reg_i_15_0(mul_18s_9ns_18_1_1_U58_n_62),
        .lshr_ln501_1_reg_4228_reg_i_15_1(mul_18s_9ns_18_1_1_U58_n_61),
        .lshr_ln501_1_reg_4228_reg_i_15_2(mul_18s_9ns_18_1_1_U58_n_60),
        .lshr_ln501_1_reg_4228_reg_i_15_3(mul_18s_9ns_18_1_1_U58_n_59),
        .lshr_ln501_1_reg_4228_reg_i_15_4(mul_18s_9ns_18_1_1_U58_n_26),
        .lshr_ln501_1_reg_4228_reg_i_15_5(mul_18s_9ns_18_1_1_U58_n_63),
        .lshr_ln501_1_reg_4228_reg_i_15_6(mul_18s_9ns_18_1_1_U58_n_21),
        .lshr_ln501_1_reg_4228_reg_i_15_7(mul_18s_9ns_18_1_1_U58_n_19),
        .lshr_ln501_1_reg_4228_reg_i_16_0(mul_18s_9ns_18_1_1_U58_n_54),
        .lshr_ln501_1_reg_4228_reg_i_16_1(mul_18s_9ns_18_1_1_U58_n_53),
        .lshr_ln501_1_reg_4228_reg_i_16_2(mul_18s_9ns_18_1_1_U58_n_52),
        .lshr_ln501_1_reg_4228_reg_i_16_3(mul_18s_9ns_18_1_1_U58_n_51),
        .lshr_ln501_1_reg_4228_reg_i_16_4(mul_18s_9ns_18_1_1_U58_n_58),
        .lshr_ln501_1_reg_4228_reg_i_16_5(mul_18s_9ns_18_1_1_U58_n_57),
        .lshr_ln501_1_reg_4228_reg_i_16_6(mul_18s_9ns_18_1_1_U58_n_56),
        .lshr_ln501_1_reg_4228_reg_i_16_7(mul_18s_9ns_18_1_1_U58_n_55),
        .lshr_ln501_1_reg_4228_reg_i_17_0(mul_18s_9ns_18_1_1_U58_n_46),
        .lshr_ln501_1_reg_4228_reg_i_17_1(mul_18s_9ns_18_1_1_U58_n_45),
        .lshr_ln501_1_reg_4228_reg_i_17_2(mul_18s_9ns_18_1_1_U58_n_44),
        .lshr_ln501_1_reg_4228_reg_i_17_3(mul_18s_9ns_18_1_1_U58_n_43),
        .lshr_ln501_1_reg_4228_reg_i_17_4(mul_18s_9ns_18_1_1_U58_n_50),
        .lshr_ln501_1_reg_4228_reg_i_17_5(mul_18s_9ns_18_1_1_U58_n_49),
        .lshr_ln501_1_reg_4228_reg_i_17_6(mul_18s_9ns_18_1_1_U58_n_48),
        .lshr_ln501_1_reg_4228_reg_i_17_7(mul_18s_9ns_18_1_1_U58_n_47),
        .lshr_ln501_1_reg_4228_reg_i_18_0(mul_18s_9ns_18_1_1_U58_n_38),
        .lshr_ln501_1_reg_4228_reg_i_18_1(mul_18s_9ns_18_1_1_U58_n_37),
        .lshr_ln501_1_reg_4228_reg_i_18_2(mul_18s_9ns_18_1_1_U58_n_36),
        .lshr_ln501_1_reg_4228_reg_i_18_3(mul_18s_9ns_18_1_1_U58_n_35),
        .lshr_ln501_1_reg_4228_reg_i_18_4(mul_18s_9ns_18_1_1_U58_n_42),
        .lshr_ln501_1_reg_4228_reg_i_18_5(mul_18s_9ns_18_1_1_U58_n_41),
        .lshr_ln501_1_reg_4228_reg_i_18_6(mul_18s_9ns_18_1_1_U58_n_40),
        .lshr_ln501_1_reg_4228_reg_i_18_7(mul_18s_9ns_18_1_1_U58_n_39),
        .lshr_ln501_1_reg_4228_reg_i_19_0(mul_18s_9ns_18_1_1_U58_n_30),
        .lshr_ln501_1_reg_4228_reg_i_19_1(mul_18s_9ns_18_1_1_U58_n_29),
        .lshr_ln501_1_reg_4228_reg_i_19_2(mul_18s_9ns_18_1_1_U58_n_28),
        .lshr_ln501_1_reg_4228_reg_i_19_3(mul_18s_9ns_18_1_1_U58_n_27),
        .lshr_ln501_1_reg_4228_reg_i_19_4(mul_18s_9ns_18_1_1_U58_n_34),
        .lshr_ln501_1_reg_4228_reg_i_19_5(mul_18s_9ns_18_1_1_U58_n_33),
        .lshr_ln501_1_reg_4228_reg_i_19_6(mul_18s_9ns_18_1_1_U58_n_32),
        .lshr_ln501_1_reg_4228_reg_i_19_7(mul_18s_9ns_18_1_1_U58_n_31),
        .lshr_ln501_1_reg_4228_reg_i_29_0(mul_18s_9ns_18_1_1_U58_n_24),
        .lshr_ln501_1_reg_4228_reg_i_29_1(mul_18s_9ns_18_1_1_U58_n_16),
        .lshr_ln501_1_reg_4228_reg_i_29_2(mul_18s_9ns_18_1_1_U58_n_23),
        .lshr_ln501_1_reg_4228_reg_i_31_0(mul_18s_9ns_18_1_1_U58_n_22),
        .lshr_ln501_1_reg_4228_reg_i_31_1(mul_18s_9ns_18_1_1_U58_n_18),
        .lshr_ln501_1_reg_4228_reg_i_9_0(mul_18s_9ns_18_1_1_U55_n_19),
        .q0_reg_0(zext_ln488_fu_3175_p1),
        .q0_reg_1(zext_ln488_1_fu_3147_p1),
        .q0_reg_10(var_quant_1_reg_4158),
        .q0_reg_2(DIV1_TABLE_U_n_62),
        .q0_reg_3(DIV1_TABLE_U_n_63),
        .q0_reg_4(DIV1_TABLE_U_n_64),
        .q0_reg_5(DIV1_TABLE_U_n_65),
        .q0_reg_6(DIV1_TABLE_U_n_66),
        .q0_reg_7(DIV1_TABLE_U_n_67),
        .q0_reg_8(DIV1_TABLE_U_n_68),
        .q0_reg_9(var_quant_3_reg_4168),
        .q1_reg_0(var_quant_reg_4153));
  LUT5 #(
    .INIT(32'h66669969)) 
    \SD_1_reg_4148[6]_i_10 
       (.I0(zext_ln484_fu_2234_p1[7]),
        .I1(sub_ln484_1_fu_2238_p2[7]),
        .I2(\SD_1_reg_4148[9]_i_11_n_5 ),
        .I3(sub_ln484_1_fu_2238_p2[6]),
        .I4(\SD_1_reg_4148_reg[9]_i_9_n_10 ),
        .O(\SD_1_reg_4148[6]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h56A956A956A9A956)) 
    \SD_1_reg_4148[6]_i_11 
       (.I0(sub_ln484_fu_2202_p2[6]),
        .I1(\SD_1_reg_4148[9]_i_7_n_5 ),
        .I2(\SD_1_reg_4148_reg[9]_i_6_n_10 ),
        .I3(sub_ln484_1_fu_2238_p2[6]),
        .I4(\SD_1_reg_4148[9]_i_11_n_5 ),
        .I5(\SD_1_reg_4148_reg[9]_i_9_n_10 ),
        .O(\SD_1_reg_4148[6]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h56A956A956A9A956)) 
    \SD_1_reg_4148[6]_i_12 
       (.I0(sub_ln484_fu_2202_p2[5]),
        .I1(\SD_1_reg_4148[6]_i_18_n_5 ),
        .I2(\SD_1_reg_4148_reg[9]_i_6_n_10 ),
        .I3(sub_ln484_1_fu_2238_p2[5]),
        .I4(\SD_1_reg_4148[6]_i_27_n_5 ),
        .I5(\SD_1_reg_4148_reg[9]_i_9_n_10 ),
        .O(\SD_1_reg_4148[6]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'h6669)) 
    \SD_1_reg_4148[6]_i_13 
       (.I0(zext_ln484_fu_2234_p1[4]),
        .I1(sub_ln484_1_fu_2238_p2[4]),
        .I2(\SD_1_reg_4148[6]_i_28_n_5 ),
        .I3(\SD_1_reg_4148_reg[9]_i_9_n_10 ),
        .O(\SD_1_reg_4148[6]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'h6666666699999996)) 
    \SD_1_reg_4148[6]_i_14 
       (.I0(zext_ln484_fu_2234_p1[3]),
        .I1(sub_ln484_1_fu_2238_p2[3]),
        .I2(sub_ln484_1_fu_2238_p2[1]),
        .I3(sub_ln484_1_fu_2238_p2[0]),
        .I4(sub_ln484_1_fu_2238_p2[2]),
        .I5(\SD_1_reg_4148_reg[9]_i_9_n_10 ),
        .O(\SD_1_reg_4148[6]_i_14_n_5 ));
  LUT5 #(
    .INIT(32'h66669996)) 
    \SD_1_reg_4148[6]_i_15 
       (.I0(zext_ln484_fu_2234_p1[2]),
        .I1(sub_ln484_1_fu_2238_p2[2]),
        .I2(sub_ln484_1_fu_2238_p2[0]),
        .I3(sub_ln484_1_fu_2238_p2[1]),
        .I4(\SD_1_reg_4148_reg[9]_i_9_n_10 ),
        .O(\SD_1_reg_4148[6]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'h59A659A6A65959A6)) 
    \SD_1_reg_4148[6]_i_16 
       (.I0(sub_ln484_fu_2202_p2[1]),
        .I1(sub_ln484_fu_2202_p2[0]),
        .I2(\SD_1_reg_4148_reg[9]_i_6_n_10 ),
        .I3(sub_ln484_1_fu_2238_p2[1]),
        .I4(sub_ln484_1_fu_2238_p2[0]),
        .I5(\SD_1_reg_4148_reg[9]_i_9_n_10 ),
        .O(\SD_1_reg_4148[6]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SD_1_reg_4148[6]_i_17 
       (.I0(sub_ln484_fu_2202_p2[0]),
        .I1(sub_ln484_1_fu_2238_p2[0]),
        .O(\SD_1_reg_4148[6]_i_17_n_5 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \SD_1_reg_4148[6]_i_18 
       (.I0(sub_ln484_fu_2202_p2[3]),
        .I1(sub_ln484_fu_2202_p2[1]),
        .I2(sub_ln484_fu_2202_p2[0]),
        .I3(sub_ln484_fu_2202_p2[2]),
        .I4(sub_ln484_fu_2202_p2[4]),
        .O(\SD_1_reg_4148[6]_i_18_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_1_reg_4148[6]_i_19 
       (.I0(ap_phi_reg_pp0_iter2_empty_156_reg_819[7]),
        .I1(g_2_reg_723__0[7]),
        .O(\SD_1_reg_4148[6]_i_19_n_5 ));
  LUT4 #(
    .INIT(16'hBA45)) 
    \SD_1_reg_4148[6]_i_2 
       (.I0(\SD_1_reg_4148_reg[9]_i_6_n_10 ),
        .I1(sub_ln484_fu_2202_p2[6]),
        .I2(\SD_1_reg_4148[9]_i_7_n_5 ),
        .I3(sub_ln484_fu_2202_p2[7]),
        .O(zext_ln484_fu_2234_p1[7]));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_1_reg_4148[6]_i_20 
       (.I0(ap_phi_reg_pp0_iter2_empty_156_reg_819[6]),
        .I1(g_2_reg_723__0[6]),
        .O(\SD_1_reg_4148[6]_i_20_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_1_reg_4148[6]_i_21 
       (.I0(ap_phi_reg_pp0_iter2_empty_156_reg_819[5]),
        .I1(g_2_reg_723__0[5]),
        .O(\SD_1_reg_4148[6]_i_21_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_1_reg_4148[6]_i_22 
       (.I0(ap_phi_reg_pp0_iter2_empty_156_reg_819[4]),
        .I1(g_2_reg_723__0[4]),
        .O(\SD_1_reg_4148[6]_i_22_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_1_reg_4148[6]_i_23 
       (.I0(ap_phi_reg_pp0_iter2_empty_156_reg_819[3]),
        .I1(g_2_reg_723__0[3]),
        .O(\SD_1_reg_4148[6]_i_23_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_1_reg_4148[6]_i_24 
       (.I0(ap_phi_reg_pp0_iter2_empty_156_reg_819[2]),
        .I1(g_2_reg_723__0[2]),
        .O(\SD_1_reg_4148[6]_i_24_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_1_reg_4148[6]_i_25 
       (.I0(ap_phi_reg_pp0_iter2_empty_156_reg_819[1]),
        .I1(g_2_reg_723__0[1]),
        .O(\SD_1_reg_4148[6]_i_25_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_1_reg_4148[6]_i_26 
       (.I0(ap_phi_reg_pp0_iter2_empty_156_reg_819[0]),
        .I1(g_2_reg_723__0[0]),
        .O(\SD_1_reg_4148[6]_i_26_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \SD_1_reg_4148[6]_i_27 
       (.I0(sub_ln484_1_fu_2238_p2[3]),
        .I1(sub_ln484_1_fu_2238_p2[1]),
        .I2(sub_ln484_1_fu_2238_p2[0]),
        .I3(sub_ln484_1_fu_2238_p2[2]),
        .I4(sub_ln484_1_fu_2238_p2[4]),
        .O(\SD_1_reg_4148[6]_i_27_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \SD_1_reg_4148[6]_i_28 
       (.I0(sub_ln484_1_fu_2238_p2[2]),
        .I1(sub_ln484_1_fu_2238_p2[0]),
        .I2(sub_ln484_1_fu_2238_p2[1]),
        .I3(sub_ln484_1_fu_2238_p2[3]),
        .O(\SD_1_reg_4148[6]_i_28_n_5 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \SD_1_reg_4148[6]_i_3 
       (.I0(\SD_1_reg_4148_reg[9]_i_6_n_10 ),
        .I1(\SD_1_reg_4148[9]_i_7_n_5 ),
        .I2(sub_ln484_fu_2202_p2[6]),
        .O(zext_ln484_fu_2234_p1[6]));
  LUT3 #(
    .INIT(8'hE1)) 
    \SD_1_reg_4148[6]_i_4 
       (.I0(\SD_1_reg_4148_reg[9]_i_6_n_10 ),
        .I1(\SD_1_reg_4148[6]_i_18_n_5 ),
        .I2(sub_ln484_fu_2202_p2[5]),
        .O(zext_ln484_fu_2234_p1[5]));
  LUT6 #(
    .INIT(64'hAAAAAAAB55555554)) 
    \SD_1_reg_4148[6]_i_5 
       (.I0(\SD_1_reg_4148_reg[9]_i_6_n_10 ),
        .I1(sub_ln484_fu_2202_p2[3]),
        .I2(sub_ln484_fu_2202_p2[1]),
        .I3(sub_ln484_fu_2202_p2[0]),
        .I4(sub_ln484_fu_2202_p2[2]),
        .I5(sub_ln484_fu_2202_p2[4]),
        .O(zext_ln484_fu_2234_p1[4]));
  LUT5 #(
    .INIT(32'hAAAB5554)) 
    \SD_1_reg_4148[6]_i_6 
       (.I0(\SD_1_reg_4148_reg[9]_i_6_n_10 ),
        .I1(sub_ln484_fu_2202_p2[2]),
        .I2(sub_ln484_fu_2202_p2[0]),
        .I3(sub_ln484_fu_2202_p2[1]),
        .I4(sub_ln484_fu_2202_p2[3]),
        .O(zext_ln484_fu_2234_p1[3]));
  LUT4 #(
    .INIT(16'hAB54)) 
    \SD_1_reg_4148[6]_i_7 
       (.I0(\SD_1_reg_4148_reg[9]_i_6_n_10 ),
        .I1(sub_ln484_fu_2202_p2[1]),
        .I2(sub_ln484_fu_2202_p2[0]),
        .I3(sub_ln484_fu_2202_p2[2]),
        .O(zext_ln484_fu_2234_p1[2]));
  LUT3 #(
    .INIT(8'hB4)) 
    \SD_1_reg_4148[6]_i_8 
       (.I0(\SD_1_reg_4148_reg[9]_i_6_n_10 ),
        .I1(sub_ln484_fu_2202_p2[0]),
        .I2(sub_ln484_fu_2202_p2[1]),
        .O(zext_ln484_fu_2234_p1[1]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \SD_1_reg_4148[9]_i_11 
       (.I0(sub_ln484_1_fu_2238_p2[4]),
        .I1(sub_ln484_1_fu_2238_p2[2]),
        .I2(sub_ln484_1_fu_2238_p2[0]),
        .I3(sub_ln484_1_fu_2238_p2[1]),
        .I4(sub_ln484_1_fu_2238_p2[3]),
        .I5(sub_ln484_1_fu_2238_p2[5]),
        .O(\SD_1_reg_4148[9]_i_11_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_1_reg_4148[9]_i_12 
       (.I0(ap_phi_reg_pp0_iter2_empty_156_reg_819[9]),
        .I1(g_2_reg_723__0[9]),
        .O(\SD_1_reg_4148[9]_i_12_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_1_reg_4148[9]_i_13 
       (.I0(ap_phi_reg_pp0_iter2_empty_156_reg_819[8]),
        .I1(g_2_reg_723__0[8]),
        .O(\SD_1_reg_4148[9]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_1_reg_4148[9]_i_14 
       (.I0(empty_129_fu_244[9]),
        .I1(g_2_reg_723__0[9]),
        .O(\SD_1_reg_4148[9]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_1_reg_4148[9]_i_15 
       (.I0(empty_129_fu_244[8]),
        .I1(g_2_reg_723__0[8]),
        .O(\SD_1_reg_4148[9]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_1_reg_4148[9]_i_16 
       (.I0(empty_129_fu_244[7]),
        .I1(g_2_reg_723__0[7]),
        .O(\SD_1_reg_4148[9]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_1_reg_4148[9]_i_17 
       (.I0(empty_129_fu_244[6]),
        .I1(g_2_reg_723__0[6]),
        .O(\SD_1_reg_4148[9]_i_17_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_1_reg_4148[9]_i_18 
       (.I0(empty_129_fu_244[5]),
        .I1(g_2_reg_723__0[5]),
        .O(\SD_1_reg_4148[9]_i_18_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_1_reg_4148[9]_i_19 
       (.I0(empty_129_fu_244[4]),
        .I1(g_2_reg_723__0[4]),
        .O(\SD_1_reg_4148[9]_i_19_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAE55555551)) 
    \SD_1_reg_4148[9]_i_2 
       (.I0(\SD_1_reg_4148_reg[9]_i_6_n_10 ),
        .I1(\SD_1_reg_4148[9]_i_7_n_5 ),
        .I2(sub_ln484_fu_2202_p2[8]),
        .I3(sub_ln484_fu_2202_p2[7]),
        .I4(sub_ln484_fu_2202_p2[6]),
        .I5(sub_ln484_fu_2202_p2[9]),
        .O(zext_ln484_fu_2234_p1[9]));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_1_reg_4148[9]_i_20 
       (.I0(empty_129_fu_244[3]),
        .I1(g_2_reg_723__0[3]),
        .O(\SD_1_reg_4148[9]_i_20_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_1_reg_4148[9]_i_21 
       (.I0(empty_129_fu_244[2]),
        .I1(g_2_reg_723__0[2]),
        .O(\SD_1_reg_4148[9]_i_21_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_1_reg_4148[9]_i_22 
       (.I0(empty_129_fu_244[1]),
        .I1(g_2_reg_723__0[1]),
        .O(\SD_1_reg_4148[9]_i_22_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_1_reg_4148[9]_i_23 
       (.I0(empty_129_fu_244[0]),
        .I1(g_2_reg_723__0[0]),
        .O(\SD_1_reg_4148[9]_i_23_n_5 ));
  LUT5 #(
    .INIT(32'hAAAE5551)) 
    \SD_1_reg_4148[9]_i_3 
       (.I0(\SD_1_reg_4148_reg[9]_i_6_n_10 ),
        .I1(\SD_1_reg_4148[9]_i_7_n_5 ),
        .I2(sub_ln484_fu_2202_p2[6]),
        .I3(sub_ln484_fu_2202_p2[7]),
        .I4(sub_ln484_fu_2202_p2[8]),
        .O(zext_ln484_fu_2234_p1[8]));
  LUT2 #(
    .INIT(4'h6)) 
    \SD_1_reg_4148[9]_i_4 
       (.I0(zext_ln484_fu_2234_p1[9]),
        .I1(zext_ln484_1_fu_2270_p1),
        .O(\SD_1_reg_4148[9]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h6666666699969999)) 
    \SD_1_reg_4148[9]_i_5 
       (.I0(zext_ln484_fu_2234_p1[8]),
        .I1(sub_ln484_1_fu_2238_p2[8]),
        .I2(sub_ln484_1_fu_2238_p2[7]),
        .I3(sub_ln484_1_fu_2238_p2[6]),
        .I4(\SD_1_reg_4148[9]_i_11_n_5 ),
        .I5(\SD_1_reg_4148_reg[9]_i_9_n_10 ),
        .O(\SD_1_reg_4148[9]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \SD_1_reg_4148[9]_i_7 
       (.I0(sub_ln484_fu_2202_p2[4]),
        .I1(sub_ln484_fu_2202_p2[2]),
        .I2(sub_ln484_fu_2202_p2[0]),
        .I3(sub_ln484_fu_2202_p2[1]),
        .I4(sub_ln484_fu_2202_p2[3]),
        .I5(sub_ln484_fu_2202_p2[5]),
        .O(\SD_1_reg_4148[9]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAE55555551)) 
    \SD_1_reg_4148[9]_i_8 
       (.I0(\SD_1_reg_4148_reg[9]_i_9_n_10 ),
        .I1(\SD_1_reg_4148[9]_i_11_n_5 ),
        .I2(sub_ln484_1_fu_2238_p2[8]),
        .I3(sub_ln484_1_fu_2238_p2[7]),
        .I4(sub_ln484_1_fu_2238_p2[6]),
        .I5(sub_ln484_1_fu_2238_p2[9]),
        .O(zext_ln484_1_fu_2270_p1));
  FDRE \SD_1_reg_4148_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln484_fu_2274_p2[1]),
        .Q(SD_1_reg_4148[0]),
        .R(1'b0));
  FDRE \SD_1_reg_4148_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln484_fu_2274_p2[2]),
        .Q(SD_1_reg_4148[1]),
        .R(1'b0));
  FDRE \SD_1_reg_4148_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln484_fu_2274_p2[3]),
        .Q(SD_1_reg_4148[2]),
        .R(1'b0));
  FDRE \SD_1_reg_4148_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln484_fu_2274_p2[4]),
        .Q(SD_1_reg_4148[3]),
        .R(1'b0));
  FDRE \SD_1_reg_4148_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln484_fu_2274_p2[5]),
        .Q(SD_1_reg_4148[4]),
        .R(1'b0));
  FDRE \SD_1_reg_4148_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln484_fu_2274_p2[6]),
        .Q(SD_1_reg_4148[5]),
        .R(1'b0));
  FDRE \SD_1_reg_4148_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln484_fu_2274_p2[7]),
        .Q(SD_1_reg_4148[6]),
        .R(1'b0));
  CARRY8 \SD_1_reg_4148_reg[6]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\SD_1_reg_4148_reg[6]_i_1_n_5 ,\SD_1_reg_4148_reg[6]_i_1_n_6 ,\SD_1_reg_4148_reg[6]_i_1_n_7 ,\SD_1_reg_4148_reg[6]_i_1_n_8 ,\SD_1_reg_4148_reg[6]_i_1_n_9 ,\SD_1_reg_4148_reg[6]_i_1_n_10 ,\SD_1_reg_4148_reg[6]_i_1_n_11 ,\SD_1_reg_4148_reg[6]_i_1_n_12 }),
        .DI({zext_ln484_fu_2234_p1[7:1],sub_ln484_fu_2202_p2[0]}),
        .O({add_ln484_fu_2274_p2[7:1],\NLW_SD_1_reg_4148_reg[6]_i_1_O_UNCONNECTED [0]}),
        .S({\SD_1_reg_4148[6]_i_10_n_5 ,\SD_1_reg_4148[6]_i_11_n_5 ,\SD_1_reg_4148[6]_i_12_n_5 ,\SD_1_reg_4148[6]_i_13_n_5 ,\SD_1_reg_4148[6]_i_14_n_5 ,\SD_1_reg_4148[6]_i_15_n_5 ,\SD_1_reg_4148[6]_i_16_n_5 ,\SD_1_reg_4148[6]_i_17_n_5 }));
  CARRY8 \SD_1_reg_4148_reg[6]_i_9 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\SD_1_reg_4148_reg[6]_i_9_n_5 ,\SD_1_reg_4148_reg[6]_i_9_n_6 ,\SD_1_reg_4148_reg[6]_i_9_n_7 ,\SD_1_reg_4148_reg[6]_i_9_n_8 ,\SD_1_reg_4148_reg[6]_i_9_n_9 ,\SD_1_reg_4148_reg[6]_i_9_n_10 ,\SD_1_reg_4148_reg[6]_i_9_n_11 ,\SD_1_reg_4148_reg[6]_i_9_n_12 }),
        .DI(ap_phi_reg_pp0_iter2_empty_156_reg_819[7:0]),
        .O(sub_ln484_fu_2202_p2[7:0]),
        .S({\SD_1_reg_4148[6]_i_19_n_5 ,\SD_1_reg_4148[6]_i_20_n_5 ,\SD_1_reg_4148[6]_i_21_n_5 ,\SD_1_reg_4148[6]_i_22_n_5 ,\SD_1_reg_4148[6]_i_23_n_5 ,\SD_1_reg_4148[6]_i_24_n_5 ,\SD_1_reg_4148[6]_i_25_n_5 ,\SD_1_reg_4148[6]_i_26_n_5 }));
  FDRE \SD_1_reg_4148_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln484_fu_2274_p2[8]),
        .Q(SD_1_reg_4148[7]),
        .R(1'b0));
  FDRE \SD_1_reg_4148_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln484_fu_2274_p2[9]),
        .Q(SD_1_reg_4148[8]),
        .R(1'b0));
  FDRE \SD_1_reg_4148_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln484_fu_2274_p2[10]),
        .Q(SD_1_reg_4148[9]),
        .R(1'b0));
  CARRY8 \SD_1_reg_4148_reg[9]_i_1 
       (.CI(\SD_1_reg_4148_reg[6]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_SD_1_reg_4148_reg[9]_i_1_CO_UNCONNECTED [7:3],add_ln484_fu_2274_p2[10],\NLW_SD_1_reg_4148_reg[9]_i_1_CO_UNCONNECTED [1],\SD_1_reg_4148_reg[9]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln484_fu_2234_p1[9:8]}),
        .O({\NLW_SD_1_reg_4148_reg[9]_i_1_O_UNCONNECTED [7:2],add_ln484_fu_2274_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\SD_1_reg_4148[9]_i_4_n_5 ,\SD_1_reg_4148[9]_i_5_n_5 }));
  CARRY8 \SD_1_reg_4148_reg[9]_i_10 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\SD_1_reg_4148_reg[9]_i_10_n_5 ,\SD_1_reg_4148_reg[9]_i_10_n_6 ,\SD_1_reg_4148_reg[9]_i_10_n_7 ,\SD_1_reg_4148_reg[9]_i_10_n_8 ,\SD_1_reg_4148_reg[9]_i_10_n_9 ,\SD_1_reg_4148_reg[9]_i_10_n_10 ,\SD_1_reg_4148_reg[9]_i_10_n_11 ,\SD_1_reg_4148_reg[9]_i_10_n_12 }),
        .DI(empty_129_fu_244[7:0]),
        .O(sub_ln484_1_fu_2238_p2[7:0]),
        .S({\SD_1_reg_4148[9]_i_16_n_5 ,\SD_1_reg_4148[9]_i_17_n_5 ,\SD_1_reg_4148[9]_i_18_n_5 ,\SD_1_reg_4148[9]_i_19_n_5 ,\SD_1_reg_4148[9]_i_20_n_5 ,\SD_1_reg_4148[9]_i_21_n_5 ,\SD_1_reg_4148[9]_i_22_n_5 ,\SD_1_reg_4148[9]_i_23_n_5 }));
  CARRY8 \SD_1_reg_4148_reg[9]_i_6 
       (.CI(\SD_1_reg_4148_reg[6]_i_9_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_SD_1_reg_4148_reg[9]_i_6_CO_UNCONNECTED [7:3],\SD_1_reg_4148_reg[9]_i_6_n_10 ,\NLW_SD_1_reg_4148_reg[9]_i_6_CO_UNCONNECTED [1],\SD_1_reg_4148_reg[9]_i_6_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_phi_reg_pp0_iter2_empty_156_reg_819[9:8]}),
        .O({\NLW_SD_1_reg_4148_reg[9]_i_6_O_UNCONNECTED [7:2],sub_ln484_fu_2202_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\SD_1_reg_4148[9]_i_12_n_5 ,\SD_1_reg_4148[9]_i_13_n_5 }));
  CARRY8 \SD_1_reg_4148_reg[9]_i_9 
       (.CI(\SD_1_reg_4148_reg[9]_i_10_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_SD_1_reg_4148_reg[9]_i_9_CO_UNCONNECTED [7:3],\SD_1_reg_4148_reg[9]_i_9_n_10 ,\NLW_SD_1_reg_4148_reg[9]_i_9_CO_UNCONNECTED [1],\SD_1_reg_4148_reg[9]_i_9_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,empty_129_fu_244[9:8]}),
        .O({\NLW_SD_1_reg_4148_reg[9]_i_9_O_UNCONNECTED [7:2],sub_ln484_1_fu_2238_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\SD_1_reg_4148[9]_i_14_n_5 ,\SD_1_reg_4148[9]_i_15_n_5 }));
  LUT5 #(
    .INIT(32'h66669969)) 
    \SD_reg_4143[6]_i_10 
       (.I0(zext_ln483_fu_2146_p1[7]),
        .I1(sub_ln483_1_fu_2150_p2[7]),
        .I2(\SD_reg_4143[9]_i_11_n_5 ),
        .I3(sub_ln483_1_fu_2150_p2[6]),
        .I4(\SD_reg_4143_reg[9]_i_9_n_10 ),
        .O(\SD_reg_4143[6]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h56A956A956A9A956)) 
    \SD_reg_4143[6]_i_11 
       (.I0(sub_ln483_fu_2114_p2[6]),
        .I1(\SD_reg_4143[9]_i_7_n_5 ),
        .I2(\SD_reg_4143_reg[9]_i_6_n_10 ),
        .I3(sub_ln483_1_fu_2150_p2[6]),
        .I4(\SD_reg_4143[9]_i_11_n_5 ),
        .I5(\SD_reg_4143_reg[9]_i_9_n_10 ),
        .O(\SD_reg_4143[6]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h56A956A956A9A956)) 
    \SD_reg_4143[6]_i_12 
       (.I0(sub_ln483_fu_2114_p2[5]),
        .I1(\SD_reg_4143[6]_i_18_n_5 ),
        .I2(\SD_reg_4143_reg[9]_i_6_n_10 ),
        .I3(sub_ln483_1_fu_2150_p2[5]),
        .I4(\SD_reg_4143[6]_i_27_n_5 ),
        .I5(\SD_reg_4143_reg[9]_i_9_n_10 ),
        .O(\SD_reg_4143[6]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'h6669)) 
    \SD_reg_4143[6]_i_13 
       (.I0(zext_ln483_fu_2146_p1[4]),
        .I1(sub_ln483_1_fu_2150_p2[4]),
        .I2(\SD_reg_4143[6]_i_28_n_5 ),
        .I3(\SD_reg_4143_reg[9]_i_9_n_10 ),
        .O(\SD_reg_4143[6]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'h6666666699999996)) 
    \SD_reg_4143[6]_i_14 
       (.I0(zext_ln483_fu_2146_p1[3]),
        .I1(sub_ln483_1_fu_2150_p2[3]),
        .I2(sub_ln483_1_fu_2150_p2[1]),
        .I3(sub_ln483_1_fu_2150_p2[0]),
        .I4(sub_ln483_1_fu_2150_p2[2]),
        .I5(\SD_reg_4143_reg[9]_i_9_n_10 ),
        .O(\SD_reg_4143[6]_i_14_n_5 ));
  LUT5 #(
    .INIT(32'h66669996)) 
    \SD_reg_4143[6]_i_15 
       (.I0(zext_ln483_fu_2146_p1[2]),
        .I1(sub_ln483_1_fu_2150_p2[2]),
        .I2(sub_ln483_1_fu_2150_p2[0]),
        .I3(sub_ln483_1_fu_2150_p2[1]),
        .I4(\SD_reg_4143_reg[9]_i_9_n_10 ),
        .O(\SD_reg_4143[6]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'h59A659A6A65959A6)) 
    \SD_reg_4143[6]_i_16 
       (.I0(sub_ln483_fu_2114_p2[1]),
        .I1(sub_ln483_fu_2114_p2[0]),
        .I2(\SD_reg_4143_reg[9]_i_6_n_10 ),
        .I3(sub_ln483_1_fu_2150_p2[1]),
        .I4(sub_ln483_1_fu_2150_p2[0]),
        .I5(\SD_reg_4143_reg[9]_i_9_n_10 ),
        .O(\SD_reg_4143[6]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SD_reg_4143[6]_i_17 
       (.I0(sub_ln483_fu_2114_p2[0]),
        .I1(sub_ln483_1_fu_2150_p2[0]),
        .O(\SD_reg_4143[6]_i_17_n_5 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \SD_reg_4143[6]_i_18 
       (.I0(sub_ln483_fu_2114_p2[3]),
        .I1(sub_ln483_fu_2114_p2[1]),
        .I2(sub_ln483_fu_2114_p2[0]),
        .I3(sub_ln483_fu_2114_p2[2]),
        .I4(sub_ln483_fu_2114_p2[4]),
        .O(\SD_reg_4143[6]_i_18_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_reg_4143[6]_i_19 
       (.I0(g_2_reg_723__0[7]),
        .I1(empty_163_reg_781[7]),
        .O(\SD_reg_4143[6]_i_19_n_5 ));
  LUT4 #(
    .INIT(16'hBA45)) 
    \SD_reg_4143[6]_i_2 
       (.I0(\SD_reg_4143_reg[9]_i_6_n_10 ),
        .I1(sub_ln483_fu_2114_p2[6]),
        .I2(\SD_reg_4143[9]_i_7_n_5 ),
        .I3(sub_ln483_fu_2114_p2[7]),
        .O(zext_ln483_fu_2146_p1[7]));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_reg_4143[6]_i_20 
       (.I0(g_2_reg_723__0[6]),
        .I1(empty_163_reg_781[6]),
        .O(\SD_reg_4143[6]_i_20_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_reg_4143[6]_i_21 
       (.I0(g_2_reg_723__0[5]),
        .I1(empty_163_reg_781[5]),
        .O(\SD_reg_4143[6]_i_21_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_reg_4143[6]_i_22 
       (.I0(g_2_reg_723__0[4]),
        .I1(empty_163_reg_781[4]),
        .O(\SD_reg_4143[6]_i_22_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_reg_4143[6]_i_23 
       (.I0(g_2_reg_723__0[3]),
        .I1(empty_163_reg_781[3]),
        .O(\SD_reg_4143[6]_i_23_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_reg_4143[6]_i_24 
       (.I0(g_2_reg_723__0[2]),
        .I1(empty_163_reg_781[2]),
        .O(\SD_reg_4143[6]_i_24_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_reg_4143[6]_i_25 
       (.I0(g_2_reg_723__0[1]),
        .I1(empty_163_reg_781[1]),
        .O(\SD_reg_4143[6]_i_25_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_reg_4143[6]_i_26 
       (.I0(g_2_reg_723__0[0]),
        .I1(empty_163_reg_781[0]),
        .O(\SD_reg_4143[6]_i_26_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \SD_reg_4143[6]_i_27 
       (.I0(sub_ln483_1_fu_2150_p2[3]),
        .I1(sub_ln483_1_fu_2150_p2[1]),
        .I2(sub_ln483_1_fu_2150_p2[0]),
        .I3(sub_ln483_1_fu_2150_p2[2]),
        .I4(sub_ln483_1_fu_2150_p2[4]),
        .O(\SD_reg_4143[6]_i_27_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \SD_reg_4143[6]_i_28 
       (.I0(sub_ln483_1_fu_2150_p2[2]),
        .I1(sub_ln483_1_fu_2150_p2[0]),
        .I2(sub_ln483_1_fu_2150_p2[1]),
        .I3(sub_ln483_1_fu_2150_p2[3]),
        .O(\SD_reg_4143[6]_i_28_n_5 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \SD_reg_4143[6]_i_3 
       (.I0(\SD_reg_4143_reg[9]_i_6_n_10 ),
        .I1(\SD_reg_4143[9]_i_7_n_5 ),
        .I2(sub_ln483_fu_2114_p2[6]),
        .O(zext_ln483_fu_2146_p1[6]));
  LUT3 #(
    .INIT(8'hE1)) 
    \SD_reg_4143[6]_i_4 
       (.I0(\SD_reg_4143_reg[9]_i_6_n_10 ),
        .I1(\SD_reg_4143[6]_i_18_n_5 ),
        .I2(sub_ln483_fu_2114_p2[5]),
        .O(zext_ln483_fu_2146_p1[5]));
  LUT6 #(
    .INIT(64'hAAAAAAAB55555554)) 
    \SD_reg_4143[6]_i_5 
       (.I0(\SD_reg_4143_reg[9]_i_6_n_10 ),
        .I1(sub_ln483_fu_2114_p2[3]),
        .I2(sub_ln483_fu_2114_p2[1]),
        .I3(sub_ln483_fu_2114_p2[0]),
        .I4(sub_ln483_fu_2114_p2[2]),
        .I5(sub_ln483_fu_2114_p2[4]),
        .O(zext_ln483_fu_2146_p1[4]));
  LUT5 #(
    .INIT(32'hAAAB5554)) 
    \SD_reg_4143[6]_i_6 
       (.I0(\SD_reg_4143_reg[9]_i_6_n_10 ),
        .I1(sub_ln483_fu_2114_p2[2]),
        .I2(sub_ln483_fu_2114_p2[0]),
        .I3(sub_ln483_fu_2114_p2[1]),
        .I4(sub_ln483_fu_2114_p2[3]),
        .O(zext_ln483_fu_2146_p1[3]));
  LUT4 #(
    .INIT(16'hAB54)) 
    \SD_reg_4143[6]_i_7 
       (.I0(\SD_reg_4143_reg[9]_i_6_n_10 ),
        .I1(sub_ln483_fu_2114_p2[1]),
        .I2(sub_ln483_fu_2114_p2[0]),
        .I3(sub_ln483_fu_2114_p2[2]),
        .O(zext_ln483_fu_2146_p1[2]));
  LUT3 #(
    .INIT(8'hB4)) 
    \SD_reg_4143[6]_i_8 
       (.I0(\SD_reg_4143_reg[9]_i_6_n_10 ),
        .I1(sub_ln483_fu_2114_p2[0]),
        .I2(sub_ln483_fu_2114_p2[1]),
        .O(zext_ln483_fu_2146_p1[1]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \SD_reg_4143[9]_i_11 
       (.I0(sub_ln483_1_fu_2150_p2[4]),
        .I1(sub_ln483_1_fu_2150_p2[2]),
        .I2(sub_ln483_1_fu_2150_p2[0]),
        .I3(sub_ln483_1_fu_2150_p2[1]),
        .I4(sub_ln483_1_fu_2150_p2[3]),
        .I5(sub_ln483_1_fu_2150_p2[5]),
        .O(\SD_reg_4143[9]_i_11_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_reg_4143[9]_i_12 
       (.I0(g_2_reg_723__0[9]),
        .I1(empty_163_reg_781[9]),
        .O(\SD_reg_4143[9]_i_12_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_reg_4143[9]_i_13 
       (.I0(g_2_reg_723__0[8]),
        .I1(empty_163_reg_781[8]),
        .O(\SD_reg_4143[9]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_reg_4143[9]_i_14 
       (.I0(empty_148_reg_665[9]),
        .I1(g_2_reg_723__0[9]),
        .O(\SD_reg_4143[9]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_reg_4143[9]_i_15 
       (.I0(empty_148_reg_665[8]),
        .I1(g_2_reg_723__0[8]),
        .O(\SD_reg_4143[9]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_reg_4143[9]_i_16 
       (.I0(empty_148_reg_665[7]),
        .I1(g_2_reg_723__0[7]),
        .O(\SD_reg_4143[9]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_reg_4143[9]_i_17 
       (.I0(empty_148_reg_665[6]),
        .I1(g_2_reg_723__0[6]),
        .O(\SD_reg_4143[9]_i_17_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_reg_4143[9]_i_18 
       (.I0(empty_148_reg_665[5]),
        .I1(g_2_reg_723__0[5]),
        .O(\SD_reg_4143[9]_i_18_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_reg_4143[9]_i_19 
       (.I0(empty_148_reg_665[4]),
        .I1(g_2_reg_723__0[4]),
        .O(\SD_reg_4143[9]_i_19_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAE55555551)) 
    \SD_reg_4143[9]_i_2 
       (.I0(\SD_reg_4143_reg[9]_i_6_n_10 ),
        .I1(\SD_reg_4143[9]_i_7_n_5 ),
        .I2(sub_ln483_fu_2114_p2[8]),
        .I3(sub_ln483_fu_2114_p2[7]),
        .I4(sub_ln483_fu_2114_p2[6]),
        .I5(sub_ln483_fu_2114_p2[9]),
        .O(zext_ln483_fu_2146_p1[9]));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_reg_4143[9]_i_20 
       (.I0(empty_148_reg_665[3]),
        .I1(g_2_reg_723__0[3]),
        .O(\SD_reg_4143[9]_i_20_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_reg_4143[9]_i_21 
       (.I0(empty_148_reg_665[2]),
        .I1(g_2_reg_723__0[2]),
        .O(\SD_reg_4143[9]_i_21_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_reg_4143[9]_i_22 
       (.I0(empty_148_reg_665[1]),
        .I1(g_2_reg_723__0[1]),
        .O(\SD_reg_4143[9]_i_22_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_reg_4143[9]_i_23 
       (.I0(empty_148_reg_665[0]),
        .I1(g_2_reg_723__0[0]),
        .O(\SD_reg_4143[9]_i_23_n_5 ));
  LUT5 #(
    .INIT(32'hAAAE5551)) 
    \SD_reg_4143[9]_i_3 
       (.I0(\SD_reg_4143_reg[9]_i_6_n_10 ),
        .I1(\SD_reg_4143[9]_i_7_n_5 ),
        .I2(sub_ln483_fu_2114_p2[6]),
        .I3(sub_ln483_fu_2114_p2[7]),
        .I4(sub_ln483_fu_2114_p2[8]),
        .O(zext_ln483_fu_2146_p1[8]));
  LUT2 #(
    .INIT(4'h6)) 
    \SD_reg_4143[9]_i_4 
       (.I0(zext_ln483_fu_2146_p1[9]),
        .I1(zext_ln483_1_fu_2182_p1),
        .O(\SD_reg_4143[9]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h6666666699969999)) 
    \SD_reg_4143[9]_i_5 
       (.I0(zext_ln483_fu_2146_p1[8]),
        .I1(sub_ln483_1_fu_2150_p2[8]),
        .I2(sub_ln483_1_fu_2150_p2[7]),
        .I3(sub_ln483_1_fu_2150_p2[6]),
        .I4(\SD_reg_4143[9]_i_11_n_5 ),
        .I5(\SD_reg_4143_reg[9]_i_9_n_10 ),
        .O(\SD_reg_4143[9]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \SD_reg_4143[9]_i_7 
       (.I0(sub_ln483_fu_2114_p2[4]),
        .I1(sub_ln483_fu_2114_p2[2]),
        .I2(sub_ln483_fu_2114_p2[0]),
        .I3(sub_ln483_fu_2114_p2[1]),
        .I4(sub_ln483_fu_2114_p2[3]),
        .I5(sub_ln483_fu_2114_p2[5]),
        .O(\SD_reg_4143[9]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAE55555551)) 
    \SD_reg_4143[9]_i_8 
       (.I0(\SD_reg_4143_reg[9]_i_9_n_10 ),
        .I1(\SD_reg_4143[9]_i_11_n_5 ),
        .I2(sub_ln483_1_fu_2150_p2[8]),
        .I3(sub_ln483_1_fu_2150_p2[7]),
        .I4(sub_ln483_1_fu_2150_p2[6]),
        .I5(sub_ln483_1_fu_2150_p2[9]),
        .O(zext_ln483_1_fu_2182_p1));
  FDRE \SD_reg_4143_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln483_fu_2186_p2[1]),
        .Q(SD_reg_4143[0]),
        .R(1'b0));
  FDRE \SD_reg_4143_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln483_fu_2186_p2[2]),
        .Q(SD_reg_4143[1]),
        .R(1'b0));
  FDRE \SD_reg_4143_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln483_fu_2186_p2[3]),
        .Q(SD_reg_4143[2]),
        .R(1'b0));
  FDRE \SD_reg_4143_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln483_fu_2186_p2[4]),
        .Q(SD_reg_4143[3]),
        .R(1'b0));
  FDRE \SD_reg_4143_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln483_fu_2186_p2[5]),
        .Q(SD_reg_4143[4]),
        .R(1'b0));
  FDRE \SD_reg_4143_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln483_fu_2186_p2[6]),
        .Q(SD_reg_4143[5]),
        .R(1'b0));
  FDRE \SD_reg_4143_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln483_fu_2186_p2[7]),
        .Q(SD_reg_4143[6]),
        .R(1'b0));
  CARRY8 \SD_reg_4143_reg[6]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\SD_reg_4143_reg[6]_i_1_n_5 ,\SD_reg_4143_reg[6]_i_1_n_6 ,\SD_reg_4143_reg[6]_i_1_n_7 ,\SD_reg_4143_reg[6]_i_1_n_8 ,\SD_reg_4143_reg[6]_i_1_n_9 ,\SD_reg_4143_reg[6]_i_1_n_10 ,\SD_reg_4143_reg[6]_i_1_n_11 ,\SD_reg_4143_reg[6]_i_1_n_12 }),
        .DI({zext_ln483_fu_2146_p1[7:1],sub_ln483_fu_2114_p2[0]}),
        .O({add_ln483_fu_2186_p2[7:1],\NLW_SD_reg_4143_reg[6]_i_1_O_UNCONNECTED [0]}),
        .S({\SD_reg_4143[6]_i_10_n_5 ,\SD_reg_4143[6]_i_11_n_5 ,\SD_reg_4143[6]_i_12_n_5 ,\SD_reg_4143[6]_i_13_n_5 ,\SD_reg_4143[6]_i_14_n_5 ,\SD_reg_4143[6]_i_15_n_5 ,\SD_reg_4143[6]_i_16_n_5 ,\SD_reg_4143[6]_i_17_n_5 }));
  CARRY8 \SD_reg_4143_reg[6]_i_9 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\SD_reg_4143_reg[6]_i_9_n_5 ,\SD_reg_4143_reg[6]_i_9_n_6 ,\SD_reg_4143_reg[6]_i_9_n_7 ,\SD_reg_4143_reg[6]_i_9_n_8 ,\SD_reg_4143_reg[6]_i_9_n_9 ,\SD_reg_4143_reg[6]_i_9_n_10 ,\SD_reg_4143_reg[6]_i_9_n_11 ,\SD_reg_4143_reg[6]_i_9_n_12 }),
        .DI(empty_163_reg_781[7:0]),
        .O(sub_ln483_fu_2114_p2[7:0]),
        .S({\SD_reg_4143[6]_i_19_n_5 ,\SD_reg_4143[6]_i_20_n_5 ,\SD_reg_4143[6]_i_21_n_5 ,\SD_reg_4143[6]_i_22_n_5 ,\SD_reg_4143[6]_i_23_n_5 ,\SD_reg_4143[6]_i_24_n_5 ,\SD_reg_4143[6]_i_25_n_5 ,\SD_reg_4143[6]_i_26_n_5 }));
  FDRE \SD_reg_4143_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln483_fu_2186_p2[8]),
        .Q(SD_reg_4143[7]),
        .R(1'b0));
  FDRE \SD_reg_4143_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln483_fu_2186_p2[9]),
        .Q(SD_reg_4143[8]),
        .R(1'b0));
  FDRE \SD_reg_4143_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln483_fu_2186_p2[10]),
        .Q(SD_reg_4143[9]),
        .R(1'b0));
  CARRY8 \SD_reg_4143_reg[9]_i_1 
       (.CI(\SD_reg_4143_reg[6]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_SD_reg_4143_reg[9]_i_1_CO_UNCONNECTED [7:3],add_ln483_fu_2186_p2[10],\NLW_SD_reg_4143_reg[9]_i_1_CO_UNCONNECTED [1],\SD_reg_4143_reg[9]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln483_fu_2146_p1[9:8]}),
        .O({\NLW_SD_reg_4143_reg[9]_i_1_O_UNCONNECTED [7:2],add_ln483_fu_2186_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\SD_reg_4143[9]_i_4_n_5 ,\SD_reg_4143[9]_i_5_n_5 }));
  CARRY8 \SD_reg_4143_reg[9]_i_10 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\SD_reg_4143_reg[9]_i_10_n_5 ,\SD_reg_4143_reg[9]_i_10_n_6 ,\SD_reg_4143_reg[9]_i_10_n_7 ,\SD_reg_4143_reg[9]_i_10_n_8 ,\SD_reg_4143_reg[9]_i_10_n_9 ,\SD_reg_4143_reg[9]_i_10_n_10 ,\SD_reg_4143_reg[9]_i_10_n_11 ,\SD_reg_4143_reg[9]_i_10_n_12 }),
        .DI(empty_148_reg_665[7:0]),
        .O(sub_ln483_1_fu_2150_p2[7:0]),
        .S({\SD_reg_4143[9]_i_16_n_5 ,\SD_reg_4143[9]_i_17_n_5 ,\SD_reg_4143[9]_i_18_n_5 ,\SD_reg_4143[9]_i_19_n_5 ,\SD_reg_4143[9]_i_20_n_5 ,\SD_reg_4143[9]_i_21_n_5 ,\SD_reg_4143[9]_i_22_n_5 ,\SD_reg_4143[9]_i_23_n_5 }));
  CARRY8 \SD_reg_4143_reg[9]_i_6 
       (.CI(\SD_reg_4143_reg[6]_i_9_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_SD_reg_4143_reg[9]_i_6_CO_UNCONNECTED [7:3],\SD_reg_4143_reg[9]_i_6_n_10 ,\NLW_SD_reg_4143_reg[9]_i_6_CO_UNCONNECTED [1],\SD_reg_4143_reg[9]_i_6_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,empty_163_reg_781[9:8]}),
        .O({\NLW_SD_reg_4143_reg[9]_i_6_O_UNCONNECTED [7:2],sub_ln483_fu_2114_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\SD_reg_4143[9]_i_12_n_5 ,\SD_reg_4143[9]_i_13_n_5 }));
  CARRY8 \SD_reg_4143_reg[9]_i_9 
       (.CI(\SD_reg_4143_reg[9]_i_10_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_SD_reg_4143_reg[9]_i_9_CO_UNCONNECTED [7:3],\SD_reg_4143_reg[9]_i_9_n_10 ,\NLW_SD_reg_4143_reg[9]_i_9_CO_UNCONNECTED [1],\SD_reg_4143_reg[9]_i_9_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,empty_148_reg_665[9:8]}),
        .O({\NLW_SD_reg_4143_reg[9]_i_9_O_UNCONNECTED [7:2],sub_ln483_1_fu_2150_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\SD_reg_4143[9]_i_14_n_5 ,\SD_reg_4143[9]_i_15_n_5 }));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \SRL_SIG[0][0]_i_1__1 
       (.I0(icmp_ln439_reg_3865_pp0_iter9_reg),
        .I1(cmp689_reg_681),
        .I2(zext_ln504_4_reg_4258_reg[0]),
        .O(\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_20 ));
  LUT5 #(
    .INIT(32'h77757270)) 
    \SRL_SIG[0][10]_i_1__0 
       (.I0(icmp_ln439_reg_3865_pp0_iter9_reg),
        .I1(g_reg_4263[15]),
        .I2(\SRL_SIG_reg[0][19] ),
        .I3(g_reg_4263[0]),
        .I4(zext_ln504_4_reg_4258_reg[0]),
        .O(\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_0 [0]));
  LUT5 #(
    .INIT(32'h77757270)) 
    \SRL_SIG[0][11]_i_1__0 
       (.I0(icmp_ln439_reg_3865_pp0_iter9_reg),
        .I1(g_reg_4263[15]),
        .I2(\SRL_SIG_reg[0][19] ),
        .I3(g_reg_4263[1]),
        .I4(zext_ln504_4_reg_4258_reg[1]),
        .O(\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_0 [1]));
  LUT5 #(
    .INIT(32'h77757270)) 
    \SRL_SIG[0][12]_i_1__0 
       (.I0(icmp_ln439_reg_3865_pp0_iter9_reg),
        .I1(g_reg_4263[15]),
        .I2(\SRL_SIG_reg[0][19] ),
        .I3(g_reg_4263[2]),
        .I4(zext_ln504_4_reg_4258_reg[2]),
        .O(\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_0 [2]));
  LUT5 #(
    .INIT(32'h77757270)) 
    \SRL_SIG[0][13]_i_1__0 
       (.I0(icmp_ln439_reg_3865_pp0_iter9_reg),
        .I1(g_reg_4263[15]),
        .I2(\SRL_SIG_reg[0][19] ),
        .I3(g_reg_4263[3]),
        .I4(zext_ln504_4_reg_4258_reg[3]),
        .O(\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_0 [3]));
  LUT5 #(
    .INIT(32'h77757270)) 
    \SRL_SIG[0][14]_i_1__0 
       (.I0(icmp_ln439_reg_3865_pp0_iter9_reg),
        .I1(g_reg_4263[15]),
        .I2(\SRL_SIG_reg[0][19] ),
        .I3(g_reg_4263[4]),
        .I4(zext_ln504_4_reg_4258_reg[4]),
        .O(\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_0 [4]));
  LUT5 #(
    .INIT(32'h77757270)) 
    \SRL_SIG[0][15]_i_1__2 
       (.I0(icmp_ln439_reg_3865_pp0_iter9_reg),
        .I1(g_reg_4263[15]),
        .I2(\SRL_SIG_reg[0][19] ),
        .I3(g_reg_4263[5]),
        .I4(zext_ln504_4_reg_4258_reg[5]),
        .O(\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_0 [5]));
  LUT5 #(
    .INIT(32'h77757270)) 
    \SRL_SIG[0][16]_i_1 
       (.I0(icmp_ln439_reg_3865_pp0_iter9_reg),
        .I1(g_reg_4263[15]),
        .I2(\SRL_SIG_reg[0][19] ),
        .I3(g_reg_4263[6]),
        .I4(zext_ln504_4_reg_4258_reg[6]),
        .O(\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_0 [6]));
  LUT5 #(
    .INIT(32'h77757270)) 
    \SRL_SIG[0][17]_i_1 
       (.I0(icmp_ln439_reg_3865_pp0_iter9_reg),
        .I1(g_reg_4263[15]),
        .I2(\SRL_SIG_reg[0][19] ),
        .I3(g_reg_4263[7]),
        .I4(zext_ln504_4_reg_4258_reg[7]),
        .O(\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_0 [7]));
  LUT5 #(
    .INIT(32'h77757270)) 
    \SRL_SIG[0][18]_i_1 
       (.I0(icmp_ln439_reg_3865_pp0_iter9_reg),
        .I1(g_reg_4263[15]),
        .I2(\SRL_SIG_reg[0][19] ),
        .I3(g_reg_4263[8]),
        .I4(zext_ln504_4_reg_4258_reg[8]),
        .O(\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_0 [8]));
  LUT5 #(
    .INIT(32'h40000000)) 
    \SRL_SIG[0][19]_i_1 
       (.I0(tmp_53_reg_3872_pp0_iter9_reg),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(imgG_full_n),
        .I3(\icmp_ln328_reg_3813_reg[0]_0 ),
        .I4(\ap_CS_fsm_reg[1] [2]),
        .O(push));
  LUT5 #(
    .INIT(32'h77757270)) 
    \SRL_SIG[0][19]_i_2__0 
       (.I0(icmp_ln439_reg_3865_pp0_iter9_reg),
        .I1(g_reg_4263[15]),
        .I2(\SRL_SIG_reg[0][19] ),
        .I3(g_reg_4263[9]),
        .I4(zext_ln504_4_reg_4258_reg[9]),
        .O(\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \SRL_SIG[0][1]_i_1__1 
       (.I0(icmp_ln439_reg_3865_pp0_iter9_reg),
        .I1(cmp689_reg_681),
        .I2(zext_ln504_4_reg_4258_reg[1]),
        .O(\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_19 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \SRL_SIG[0][20]_i_1__1 
       (.I0(icmp_ln439_reg_3865_pp0_iter9_reg),
        .I1(zext_ln504_4_reg_4258_reg[0]),
        .I2(cmp689_reg_681),
        .O(\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_10 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \SRL_SIG[0][21]_i_1__1 
       (.I0(icmp_ln439_reg_3865_pp0_iter9_reg),
        .I1(zext_ln504_4_reg_4258_reg[1]),
        .I2(cmp689_reg_681),
        .O(\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_9 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \SRL_SIG[0][22]_i_1__1 
       (.I0(icmp_ln439_reg_3865_pp0_iter9_reg),
        .I1(zext_ln504_4_reg_4258_reg[2]),
        .I2(cmp689_reg_681),
        .O(\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_8 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \SRL_SIG[0][23]_i_1__1 
       (.I0(icmp_ln439_reg_3865_pp0_iter9_reg),
        .I1(zext_ln504_4_reg_4258_reg[3]),
        .I2(cmp689_reg_681),
        .O(\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_7 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \SRL_SIG[0][24]_i_1__1 
       (.I0(icmp_ln439_reg_3865_pp0_iter9_reg),
        .I1(zext_ln504_4_reg_4258_reg[4]),
        .I2(cmp689_reg_681),
        .O(\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_6 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \SRL_SIG[0][25]_i_1__1 
       (.I0(icmp_ln439_reg_3865_pp0_iter9_reg),
        .I1(zext_ln504_4_reg_4258_reg[5]),
        .I2(cmp689_reg_681),
        .O(\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_5 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \SRL_SIG[0][26]_i_1__1 
       (.I0(icmp_ln439_reg_3865_pp0_iter9_reg),
        .I1(zext_ln504_4_reg_4258_reg[6]),
        .I2(cmp689_reg_681),
        .O(\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_4 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \SRL_SIG[0][27]_i_1__1 
       (.I0(icmp_ln439_reg_3865_pp0_iter9_reg),
        .I1(zext_ln504_4_reg_4258_reg[7]),
        .I2(cmp689_reg_681),
        .O(\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_3 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \SRL_SIG[0][28]_i_1__1 
       (.I0(icmp_ln439_reg_3865_pp0_iter9_reg),
        .I1(zext_ln504_4_reg_4258_reg[8]),
        .I2(cmp689_reg_681),
        .O(\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_2 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \SRL_SIG[0][29]_i_1__2 
       (.I0(icmp_ln439_reg_3865_pp0_iter9_reg),
        .I1(zext_ln504_4_reg_4258_reg[9]),
        .I2(cmp689_reg_681),
        .O(\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_1 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \SRL_SIG[0][2]_i_1__1 
       (.I0(icmp_ln439_reg_3865_pp0_iter9_reg),
        .I1(cmp689_reg_681),
        .I2(zext_ln504_4_reg_4258_reg[2]),
        .O(\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_18 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \SRL_SIG[0][3]_i_1__1 
       (.I0(icmp_ln439_reg_3865_pp0_iter9_reg),
        .I1(cmp689_reg_681),
        .I2(zext_ln504_4_reg_4258_reg[3]),
        .O(\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_17 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \SRL_SIG[0][4]_i_1__1 
       (.I0(icmp_ln439_reg_3865_pp0_iter9_reg),
        .I1(cmp689_reg_681),
        .I2(zext_ln504_4_reg_4258_reg[4]),
        .O(\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_16 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \SRL_SIG[0][5]_i_1__1 
       (.I0(icmp_ln439_reg_3865_pp0_iter9_reg),
        .I1(cmp689_reg_681),
        .I2(zext_ln504_4_reg_4258_reg[5]),
        .O(\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_15 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \SRL_SIG[0][6]_i_1__1 
       (.I0(icmp_ln439_reg_3865_pp0_iter9_reg),
        .I1(cmp689_reg_681),
        .I2(zext_ln504_4_reg_4258_reg[6]),
        .O(\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_14 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \SRL_SIG[0][7]_i_1__1 
       (.I0(icmp_ln439_reg_3865_pp0_iter9_reg),
        .I1(cmp689_reg_681),
        .I2(zext_ln504_4_reg_4258_reg[7]),
        .O(\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_13 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \SRL_SIG[0][8]_i_1__1 
       (.I0(icmp_ln439_reg_3865_pp0_iter9_reg),
        .I1(cmp689_reg_681),
        .I2(zext_ln504_4_reg_4258_reg[8]),
        .O(\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_12 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \SRL_SIG[0][9]_i_1__2 
       (.I0(icmp_ln439_reg_3865_pp0_iter9_reg),
        .I1(cmp689_reg_681),
        .I2(zext_ln504_4_reg_4258_reg[9]),
        .O(\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_11 ));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter10_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter9),
        .Q(ap_enable_reg_pp0_iter10),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h00A8A8A820202020)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_rst_n),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\icmp_ln318_reg_3809_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter10_reg_0),
        .I5(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter2_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_5),
        .Q(ap_enable_reg_pp0_iter2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter8),
        .Q(ap_enable_reg_pp0_iter9),
        .R(ap_rst_n_0));
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ap_loop_exit_ready_pp0_iter8_reg_reg_srl8 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter8_reg_reg_srl8
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter8_reg_reg_srl8_n_5));
  FDRE ap_loop_exit_ready_pp0_iter9_reg_reg__0
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter8_reg_reg_srl8_n_5),
        .Q(ap_loop_exit_ready_pp0_iter9_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_empty_149_reg_801[0]_i_1 
       (.I0(\empty_146_fu_312_reg[0]_0 ),
        .I1(empty_144_fu_304[0]),
        .I2(icmp_ln328_reg_3813),
        .I3(\cmp147_reg_3841_reg_n_5_[0] ),
        .I4(\icmp_ln318_reg_3809_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter2_empty_149_reg_801[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_empty_149_reg_801[1]_i_1 
       (.I0(\empty_146_fu_312_reg[1]_0 ),
        .I1(empty_144_fu_304[1]),
        .I2(icmp_ln328_reg_3813),
        .I3(\cmp147_reg_3841_reg_n_5_[0] ),
        .I4(\icmp_ln318_reg_3809_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter2_empty_149_reg_801[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_empty_149_reg_801[2]_i_1 
       (.I0(\empty_146_fu_312_reg[2]_0 ),
        .I1(empty_144_fu_304[2]),
        .I2(icmp_ln328_reg_3813),
        .I3(\cmp147_reg_3841_reg_n_5_[0] ),
        .I4(\icmp_ln318_reg_3809_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter2_empty_149_reg_801[2]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_empty_149_reg_801[3]_i_1 
       (.I0(\empty_146_fu_312_reg[3]_0 ),
        .I1(empty_144_fu_304[3]),
        .I2(icmp_ln328_reg_3813),
        .I3(\cmp147_reg_3841_reg_n_5_[0] ),
        .I4(\icmp_ln318_reg_3809_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter2_empty_149_reg_801[3]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_empty_149_reg_801[4]_i_1 
       (.I0(\empty_146_fu_312_reg[4]_0 ),
        .I1(empty_144_fu_304[4]),
        .I2(icmp_ln328_reg_3813),
        .I3(\cmp147_reg_3841_reg_n_5_[0] ),
        .I4(\icmp_ln318_reg_3809_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter2_empty_149_reg_801[4]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_empty_149_reg_801[5]_i_1 
       (.I0(\empty_146_fu_312_reg[5]_0 ),
        .I1(empty_144_fu_304[5]),
        .I2(icmp_ln328_reg_3813),
        .I3(\cmp147_reg_3841_reg_n_5_[0] ),
        .I4(\icmp_ln318_reg_3809_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter2_empty_149_reg_801[5]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_empty_149_reg_801[6]_i_1 
       (.I0(\empty_146_fu_312_reg[6]_0 ),
        .I1(empty_144_fu_304[6]),
        .I2(icmp_ln328_reg_3813),
        .I3(\cmp147_reg_3841_reg_n_5_[0] ),
        .I4(\icmp_ln318_reg_3809_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter2_empty_149_reg_801[6]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_empty_149_reg_801[7]_i_1 
       (.I0(\empty_146_fu_312_reg[7]_0 ),
        .I1(empty_144_fu_304[7]),
        .I2(icmp_ln328_reg_3813),
        .I3(\cmp147_reg_3841_reg_n_5_[0] ),
        .I4(\icmp_ln318_reg_3809_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter2_empty_149_reg_801[7]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_empty_149_reg_801[8]_i_1 
       (.I0(\empty_146_fu_312_reg[8]_0 ),
        .I1(empty_144_fu_304[8]),
        .I2(icmp_ln328_reg_3813),
        .I3(\cmp147_reg_3841_reg_n_5_[0] ),
        .I4(\icmp_ln318_reg_3809_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter2_empty_149_reg_801[8]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_empty_149_reg_801[9]_i_1 
       (.I0(\empty_146_fu_312_reg[9]_0 ),
        .I1(empty_144_fu_304[9]),
        .I2(icmp_ln328_reg_3813),
        .I3(\cmp147_reg_3841_reg_n_5_[0] ),
        .I4(\icmp_ln318_reg_3809_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter2_empty_149_reg_801[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_empty_149_reg_801_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(\ap_phi_reg_pp0_iter2_empty_149_reg_801[0]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_empty_149_reg_801[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_149_reg_801_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(\ap_phi_reg_pp0_iter2_empty_149_reg_801[1]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_empty_149_reg_801[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_149_reg_801_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(\ap_phi_reg_pp0_iter2_empty_149_reg_801[2]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_empty_149_reg_801[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_149_reg_801_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(\ap_phi_reg_pp0_iter2_empty_149_reg_801[3]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_empty_149_reg_801[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_149_reg_801_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(\ap_phi_reg_pp0_iter2_empty_149_reg_801[4]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_empty_149_reg_801[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_149_reg_801_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(\ap_phi_reg_pp0_iter2_empty_149_reg_801[5]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_empty_149_reg_801[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_149_reg_801_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(\ap_phi_reg_pp0_iter2_empty_149_reg_801[6]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_empty_149_reg_801[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_149_reg_801_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(\ap_phi_reg_pp0_iter2_empty_149_reg_801[7]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_empty_149_reg_801[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_149_reg_801_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(\ap_phi_reg_pp0_iter2_empty_149_reg_801[8]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_empty_149_reg_801[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_149_reg_801_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(\ap_phi_reg_pp0_iter2_empty_149_reg_801[9]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_empty_149_reg_801[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(linebuf_yuv_U_n_47),
        .Q(zext_ln454_fu_1548_p1[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(linebuf_yuv_U_n_46),
        .Q(zext_ln454_fu_1548_p1[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(linebuf_yuv_U_n_45),
        .Q(zext_ln454_fu_1548_p1[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(linebuf_yuv_U_n_44),
        .Q(zext_ln454_fu_1548_p1[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(linebuf_yuv_U_n_43),
        .Q(zext_ln454_fu_1548_p1[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(linebuf_yuv_U_n_42),
        .Q(zext_ln454_fu_1548_p1[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(linebuf_yuv_U_n_41),
        .Q(zext_ln454_fu_1548_p1[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(linebuf_yuv_U_n_40),
        .Q(zext_ln454_fu_1548_p1[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(linebuf_yuv_U_n_39),
        .Q(zext_ln454_fu_1548_p1[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(linebuf_yuv_U_n_38),
        .Q(zext_ln454_fu_1548_p1[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(linebuf_yuv_1_U_n_35),
        .Q(ap_phi_reg_pp0_iter2_empty_156_reg_819[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(linebuf_yuv_1_U_n_34),
        .Q(ap_phi_reg_pp0_iter2_empty_156_reg_819[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(linebuf_yuv_1_U_n_33),
        .Q(ap_phi_reg_pp0_iter2_empty_156_reg_819[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(linebuf_yuv_1_U_n_32),
        .Q(ap_phi_reg_pp0_iter2_empty_156_reg_819[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(linebuf_yuv_1_U_n_31),
        .Q(ap_phi_reg_pp0_iter2_empty_156_reg_819[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(linebuf_yuv_1_U_n_30),
        .Q(ap_phi_reg_pp0_iter2_empty_156_reg_819[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(linebuf_yuv_1_U_n_29),
        .Q(ap_phi_reg_pp0_iter2_empty_156_reg_819[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(linebuf_yuv_1_U_n_28),
        .Q(ap_phi_reg_pp0_iter2_empty_156_reg_819[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(linebuf_yuv_1_U_n_27),
        .Q(ap_phi_reg_pp0_iter2_empty_156_reg_819[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(linebuf_yuv_1_U_n_26),
        .Q(ap_phi_reg_pp0_iter2_empty_156_reg_819[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(linebuf_yuv_2_U_n_34),
        .Q(zext_ln452_fu_1488_p1[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(linebuf_yuv_2_U_n_33),
        .Q(zext_ln452_fu_1488_p1[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(linebuf_yuv_2_U_n_32),
        .Q(zext_ln452_fu_1488_p1[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(linebuf_yuv_2_U_n_31),
        .Q(zext_ln452_fu_1488_p1[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(linebuf_yuv_2_U_n_30),
        .Q(zext_ln452_fu_1488_p1[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(linebuf_yuv_2_U_n_29),
        .Q(zext_ln452_fu_1488_p1[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(linebuf_yuv_2_U_n_28),
        .Q(zext_ln452_fu_1488_p1[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(linebuf_yuv_2_U_n_27),
        .Q(zext_ln452_fu_1488_p1[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(linebuf_yuv_2_U_n_26),
        .Q(zext_ln452_fu_1488_p1[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(linebuf_yuv_2_U_n_25),
        .Q(zext_ln452_fu_1488_p1[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(linebuf_yuv_3_U_n_34),
        .Q(ap_phi_reg_pp0_iter2_empty_164_reg_837[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(linebuf_yuv_3_U_n_33),
        .Q(ap_phi_reg_pp0_iter2_empty_164_reg_837[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(linebuf_yuv_3_U_n_32),
        .Q(ap_phi_reg_pp0_iter2_empty_164_reg_837[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(linebuf_yuv_3_U_n_31),
        .Q(ap_phi_reg_pp0_iter2_empty_164_reg_837[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(linebuf_yuv_3_U_n_30),
        .Q(ap_phi_reg_pp0_iter2_empty_164_reg_837[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(linebuf_yuv_3_U_n_29),
        .Q(ap_phi_reg_pp0_iter2_empty_164_reg_837[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(linebuf_yuv_3_U_n_28),
        .Q(ap_phi_reg_pp0_iter2_empty_164_reg_837[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(linebuf_yuv_3_U_n_27),
        .Q(ap_phi_reg_pp0_iter2_empty_164_reg_837[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(linebuf_yuv_3_U_n_26),
        .Q(ap_phi_reg_pp0_iter2_empty_164_reg_837[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(linebuf_yuv_3_U_n_25),
        .Q(ap_phi_reg_pp0_iter2_empty_164_reg_837[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg[0]_srl3 " *) 
  SRL16E \ave_1_reg_4055_pp0_iter4_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ave_1_fu_1862_p2[0]),
        .Q(\ave_1_reg_4055_pp0_iter4_reg_reg[0]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg[10]_srl2 " *) 
  SRL16E \ave_1_reg_4055_pp0_iter4_reg_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln472_5_reg_4103[8]),
        .Q(\ave_1_reg_4055_pp0_iter4_reg_reg[10]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg[11]_srl2 " *) 
  SRL16E \ave_1_reg_4055_pp0_iter4_reg_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln472_5_reg_4103[9]),
        .Q(\ave_1_reg_4055_pp0_iter4_reg_reg[11]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg[12]_srl2 " *) 
  SRL16E \ave_1_reg_4055_pp0_iter4_reg_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln472_5_reg_4103[10]),
        .Q(\ave_1_reg_4055_pp0_iter4_reg_reg[12]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg[13]_srl2 " *) 
  SRL16E \ave_1_reg_4055_pp0_iter4_reg_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_27_reg_4098),
        .Q(\ave_1_reg_4055_pp0_iter4_reg_reg[13]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg[1]_srl3 " *) 
  SRL16E \ave_1_reg_4055_pp0_iter4_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ave_1_fu_1862_p2[1]),
        .Q(\ave_1_reg_4055_pp0_iter4_reg_reg[1]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg[2]_srl2 " *) 
  SRL16E \ave_1_reg_4055_pp0_iter4_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln472_5_reg_4103[0]),
        .Q(\ave_1_reg_4055_pp0_iter4_reg_reg[2]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg[3]_srl2 " *) 
  SRL16E \ave_1_reg_4055_pp0_iter4_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln472_5_reg_4103[1]),
        .Q(\ave_1_reg_4055_pp0_iter4_reg_reg[3]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg[4]_srl2 " *) 
  SRL16E \ave_1_reg_4055_pp0_iter4_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln472_5_reg_4103[2]),
        .Q(\ave_1_reg_4055_pp0_iter4_reg_reg[4]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg[5]_srl2 " *) 
  SRL16E \ave_1_reg_4055_pp0_iter4_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln472_5_reg_4103[3]),
        .Q(\ave_1_reg_4055_pp0_iter4_reg_reg[5]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg[6]_srl2 " *) 
  SRL16E \ave_1_reg_4055_pp0_iter4_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln472_5_reg_4103[4]),
        .Q(\ave_1_reg_4055_pp0_iter4_reg_reg[6]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg[7]_srl2 " *) 
  SRL16E \ave_1_reg_4055_pp0_iter4_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln472_5_reg_4103[5]),
        .Q(\ave_1_reg_4055_pp0_iter4_reg_reg[7]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg[8]_srl2 " *) 
  SRL16E \ave_1_reg_4055_pp0_iter4_reg_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln472_5_reg_4103[6]),
        .Q(\ave_1_reg_4055_pp0_iter4_reg_reg[8]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg[9]_srl2 " *) 
  SRL16E \ave_1_reg_4055_pp0_iter4_reg_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln472_5_reg_4103[7]),
        .Q(\ave_1_reg_4055_pp0_iter4_reg_reg[9]_srl2_n_5 ));
  FDRE \ave_1_reg_4055_pp0_iter5_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ave_1_reg_4055_pp0_iter4_reg_reg[0]_srl3_n_5 ),
        .Q(ave_1_reg_4055_pp0_iter5_reg[0]),
        .R(1'b0));
  FDRE \ave_1_reg_4055_pp0_iter5_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ave_1_reg_4055_pp0_iter4_reg_reg[10]_srl2_n_5 ),
        .Q(ave_1_reg_4055_pp0_iter5_reg[10]),
        .R(1'b0));
  FDRE \ave_1_reg_4055_pp0_iter5_reg_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ave_1_reg_4055_pp0_iter4_reg_reg[11]_srl2_n_5 ),
        .Q(ave_1_reg_4055_pp0_iter5_reg[11]),
        .R(1'b0));
  FDRE \ave_1_reg_4055_pp0_iter5_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ave_1_reg_4055_pp0_iter4_reg_reg[12]_srl2_n_5 ),
        .Q(ave_1_reg_4055_pp0_iter5_reg[12]),
        .R(1'b0));
  FDRE \ave_1_reg_4055_pp0_iter5_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ave_1_reg_4055_pp0_iter4_reg_reg[13]_srl2_n_5 ),
        .Q(ave_1_reg_4055_pp0_iter5_reg[13]),
        .R(1'b0));
  FDRE \ave_1_reg_4055_pp0_iter5_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ave_1_reg_4055_pp0_iter4_reg_reg[1]_srl3_n_5 ),
        .Q(ave_1_reg_4055_pp0_iter5_reg[1]),
        .R(1'b0));
  FDRE \ave_1_reg_4055_pp0_iter5_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ave_1_reg_4055_pp0_iter4_reg_reg[2]_srl2_n_5 ),
        .Q(ave_1_reg_4055_pp0_iter5_reg[2]),
        .R(1'b0));
  FDRE \ave_1_reg_4055_pp0_iter5_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ave_1_reg_4055_pp0_iter4_reg_reg[3]_srl2_n_5 ),
        .Q(ave_1_reg_4055_pp0_iter5_reg[3]),
        .R(1'b0));
  FDRE \ave_1_reg_4055_pp0_iter5_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ave_1_reg_4055_pp0_iter4_reg_reg[4]_srl2_n_5 ),
        .Q(ave_1_reg_4055_pp0_iter5_reg[4]),
        .R(1'b0));
  FDRE \ave_1_reg_4055_pp0_iter5_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ave_1_reg_4055_pp0_iter4_reg_reg[5]_srl2_n_5 ),
        .Q(ave_1_reg_4055_pp0_iter5_reg[5]),
        .R(1'b0));
  FDRE \ave_1_reg_4055_pp0_iter5_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ave_1_reg_4055_pp0_iter4_reg_reg[6]_srl2_n_5 ),
        .Q(ave_1_reg_4055_pp0_iter5_reg[6]),
        .R(1'b0));
  FDRE \ave_1_reg_4055_pp0_iter5_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ave_1_reg_4055_pp0_iter4_reg_reg[7]_srl2_n_5 ),
        .Q(ave_1_reg_4055_pp0_iter5_reg[7]),
        .R(1'b0));
  FDRE \ave_1_reg_4055_pp0_iter5_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ave_1_reg_4055_pp0_iter4_reg_reg[8]_srl2_n_5 ),
        .Q(ave_1_reg_4055_pp0_iter5_reg[8]),
        .R(1'b0));
  FDRE \ave_1_reg_4055_pp0_iter5_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ave_1_reg_4055_pp0_iter4_reg_reg[9]_srl2_n_5 ),
        .Q(ave_1_reg_4055_pp0_iter5_reg[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg[0]_srl3 " *) 
  SRL16E \ave_2_reg_4070_pp0_iter4_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ave_2_fu_1886_p2[0]),
        .Q(\ave_2_reg_4070_pp0_iter4_reg_reg[0]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg[10]_srl2 " *) 
  SRL16E \ave_2_reg_4070_pp0_iter4_reg_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln472_8_reg_4118[8]),
        .Q(\ave_2_reg_4070_pp0_iter4_reg_reg[10]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg[11]_srl2 " *) 
  SRL16E \ave_2_reg_4070_pp0_iter4_reg_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln472_8_reg_4118[9]),
        .Q(\ave_2_reg_4070_pp0_iter4_reg_reg[11]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg[12]_srl2 " *) 
  SRL16E \ave_2_reg_4070_pp0_iter4_reg_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln472_8_reg_4118[10]),
        .Q(\ave_2_reg_4070_pp0_iter4_reg_reg[12]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg[13]_srl2 " *) 
  SRL16E \ave_2_reg_4070_pp0_iter4_reg_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_28_reg_4113),
        .Q(\ave_2_reg_4070_pp0_iter4_reg_reg[13]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg[1]_srl3 " *) 
  SRL16E \ave_2_reg_4070_pp0_iter4_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ave_2_fu_1886_p2[1]),
        .Q(\ave_2_reg_4070_pp0_iter4_reg_reg[1]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg[2]_srl2 " *) 
  SRL16E \ave_2_reg_4070_pp0_iter4_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln472_8_reg_4118[0]),
        .Q(\ave_2_reg_4070_pp0_iter4_reg_reg[2]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg[3]_srl2 " *) 
  SRL16E \ave_2_reg_4070_pp0_iter4_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln472_8_reg_4118[1]),
        .Q(\ave_2_reg_4070_pp0_iter4_reg_reg[3]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg[4]_srl2 " *) 
  SRL16E \ave_2_reg_4070_pp0_iter4_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln472_8_reg_4118[2]),
        .Q(\ave_2_reg_4070_pp0_iter4_reg_reg[4]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg[5]_srl2 " *) 
  SRL16E \ave_2_reg_4070_pp0_iter4_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln472_8_reg_4118[3]),
        .Q(\ave_2_reg_4070_pp0_iter4_reg_reg[5]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg[6]_srl2 " *) 
  SRL16E \ave_2_reg_4070_pp0_iter4_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln472_8_reg_4118[4]),
        .Q(\ave_2_reg_4070_pp0_iter4_reg_reg[6]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg[7]_srl2 " *) 
  SRL16E \ave_2_reg_4070_pp0_iter4_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln472_8_reg_4118[5]),
        .Q(\ave_2_reg_4070_pp0_iter4_reg_reg[7]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg[8]_srl2 " *) 
  SRL16E \ave_2_reg_4070_pp0_iter4_reg_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln472_8_reg_4118[6]),
        .Q(\ave_2_reg_4070_pp0_iter4_reg_reg[8]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg[9]_srl2 " *) 
  SRL16E \ave_2_reg_4070_pp0_iter4_reg_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln472_8_reg_4118[7]),
        .Q(\ave_2_reg_4070_pp0_iter4_reg_reg[9]_srl2_n_5 ));
  FDRE \ave_2_reg_4070_pp0_iter5_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ave_2_reg_4070_pp0_iter4_reg_reg[0]_srl3_n_5 ),
        .Q(ave_2_reg_4070_pp0_iter5_reg[0]),
        .R(1'b0));
  FDRE \ave_2_reg_4070_pp0_iter5_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ave_2_reg_4070_pp0_iter4_reg_reg[10]_srl2_n_5 ),
        .Q(ave_2_reg_4070_pp0_iter5_reg[10]),
        .R(1'b0));
  FDRE \ave_2_reg_4070_pp0_iter5_reg_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ave_2_reg_4070_pp0_iter4_reg_reg[11]_srl2_n_5 ),
        .Q(ave_2_reg_4070_pp0_iter5_reg[11]),
        .R(1'b0));
  FDRE \ave_2_reg_4070_pp0_iter5_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ave_2_reg_4070_pp0_iter4_reg_reg[12]_srl2_n_5 ),
        .Q(ave_2_reg_4070_pp0_iter5_reg[12]),
        .R(1'b0));
  FDRE \ave_2_reg_4070_pp0_iter5_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ave_2_reg_4070_pp0_iter4_reg_reg[13]_srl2_n_5 ),
        .Q(ave_2_reg_4070_pp0_iter5_reg[13]),
        .R(1'b0));
  FDRE \ave_2_reg_4070_pp0_iter5_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ave_2_reg_4070_pp0_iter4_reg_reg[1]_srl3_n_5 ),
        .Q(ave_2_reg_4070_pp0_iter5_reg[1]),
        .R(1'b0));
  FDRE \ave_2_reg_4070_pp0_iter5_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ave_2_reg_4070_pp0_iter4_reg_reg[2]_srl2_n_5 ),
        .Q(ave_2_reg_4070_pp0_iter5_reg[2]),
        .R(1'b0));
  FDRE \ave_2_reg_4070_pp0_iter5_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ave_2_reg_4070_pp0_iter4_reg_reg[3]_srl2_n_5 ),
        .Q(ave_2_reg_4070_pp0_iter5_reg[3]),
        .R(1'b0));
  FDRE \ave_2_reg_4070_pp0_iter5_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ave_2_reg_4070_pp0_iter4_reg_reg[4]_srl2_n_5 ),
        .Q(ave_2_reg_4070_pp0_iter5_reg[4]),
        .R(1'b0));
  FDRE \ave_2_reg_4070_pp0_iter5_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ave_2_reg_4070_pp0_iter4_reg_reg[5]_srl2_n_5 ),
        .Q(ave_2_reg_4070_pp0_iter5_reg[5]),
        .R(1'b0));
  FDRE \ave_2_reg_4070_pp0_iter5_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ave_2_reg_4070_pp0_iter4_reg_reg[6]_srl2_n_5 ),
        .Q(ave_2_reg_4070_pp0_iter5_reg[6]),
        .R(1'b0));
  FDRE \ave_2_reg_4070_pp0_iter5_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ave_2_reg_4070_pp0_iter4_reg_reg[7]_srl2_n_5 ),
        .Q(ave_2_reg_4070_pp0_iter5_reg[7]),
        .R(1'b0));
  FDRE \ave_2_reg_4070_pp0_iter5_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ave_2_reg_4070_pp0_iter4_reg_reg[8]_srl2_n_5 ),
        .Q(ave_2_reg_4070_pp0_iter5_reg[8]),
        .R(1'b0));
  FDRE \ave_2_reg_4070_pp0_iter5_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ave_2_reg_4070_pp0_iter4_reg_reg[9]_srl2_n_5 ),
        .Q(ave_2_reg_4070_pp0_iter5_reg[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4085[2]_i_10 
       (.I0(sext_ln468_3_fu_1916_p1[0]),
        .I1(sext_ln468_2_fu_1906_p1[0]),
        .O(\ave_3_reg_4085[2]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4085[2]_i_11 
       (.I0(K_6_fu_1626_p2[7]),
        .I1(K_fu_1438_p2[7]),
        .O(\ave_3_reg_4085[2]_i_11_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4085[2]_i_12 
       (.I0(K_6_fu_1626_p2[6]),
        .I1(K_fu_1438_p2[6]),
        .O(\ave_3_reg_4085[2]_i_12_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4085[2]_i_13 
       (.I0(K_6_fu_1626_p2[5]),
        .I1(K_fu_1438_p2[5]),
        .O(\ave_3_reg_4085[2]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4085[2]_i_14 
       (.I0(K_6_fu_1626_p2[4]),
        .I1(K_fu_1438_p2[4]),
        .O(\ave_3_reg_4085[2]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4085[2]_i_15 
       (.I0(K_6_fu_1626_p2[3]),
        .I1(K_fu_1438_p2[3]),
        .O(\ave_3_reg_4085[2]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4085[2]_i_16 
       (.I0(K_6_fu_1626_p2[2]),
        .I1(K_fu_1438_p2[2]),
        .O(\ave_3_reg_4085[2]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4085[2]_i_17 
       (.I0(K_6_fu_1626_p2[1]),
        .I1(K_fu_1438_p2[1]),
        .O(\ave_3_reg_4085[2]_i_17_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4085[2]_i_18 
       (.I0(K_6_fu_1626_p2[0]),
        .I1(K_fu_1438_p2[0]),
        .O(\ave_3_reg_4085[2]_i_18_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4085[2]_i_20 
       (.I0(K_8_fu_1690_p2[7]),
        .I1(K_10_fu_1750_p2[7]),
        .O(\ave_3_reg_4085[2]_i_20_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4085[2]_i_21 
       (.I0(K_8_fu_1690_p2[6]),
        .I1(K_10_fu_1750_p2[6]),
        .O(\ave_3_reg_4085[2]_i_21_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4085[2]_i_22 
       (.I0(K_8_fu_1690_p2[5]),
        .I1(K_10_fu_1750_p2[5]),
        .O(\ave_3_reg_4085[2]_i_22_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4085[2]_i_23 
       (.I0(K_8_fu_1690_p2[4]),
        .I1(K_10_fu_1750_p2[4]),
        .O(\ave_3_reg_4085[2]_i_23_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4085[2]_i_24 
       (.I0(K_8_fu_1690_p2[3]),
        .I1(K_10_fu_1750_p2[3]),
        .O(\ave_3_reg_4085[2]_i_24_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4085[2]_i_25 
       (.I0(K_8_fu_1690_p2[2]),
        .I1(K_10_fu_1750_p2[2]),
        .O(\ave_3_reg_4085[2]_i_25_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4085[2]_i_26 
       (.I0(K_8_fu_1690_p2[1]),
        .I1(K_10_fu_1750_p2[1]),
        .O(\ave_3_reg_4085[2]_i_26_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4085[2]_i_27 
       (.I0(K_8_fu_1690_p2[0]),
        .I1(K_10_fu_1750_p2[0]),
        .O(\ave_3_reg_4085[2]_i_27_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4085[2]_i_3 
       (.I0(sext_ln468_3_fu_1916_p1[7]),
        .I1(sext_ln468_2_fu_1906_p1[7]),
        .O(\ave_3_reg_4085[2]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4085[2]_i_4 
       (.I0(sext_ln468_3_fu_1916_p1[6]),
        .I1(sext_ln468_2_fu_1906_p1[6]),
        .O(\ave_3_reg_4085[2]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4085[2]_i_5 
       (.I0(sext_ln468_3_fu_1916_p1[5]),
        .I1(sext_ln468_2_fu_1906_p1[5]),
        .O(\ave_3_reg_4085[2]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4085[2]_i_6 
       (.I0(sext_ln468_3_fu_1916_p1[4]),
        .I1(sext_ln468_2_fu_1906_p1[4]),
        .O(\ave_3_reg_4085[2]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4085[2]_i_7 
       (.I0(sext_ln468_3_fu_1916_p1[3]),
        .I1(sext_ln468_2_fu_1906_p1[3]),
        .O(\ave_3_reg_4085[2]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4085[2]_i_8 
       (.I0(sext_ln468_3_fu_1916_p1[2]),
        .I1(sext_ln468_2_fu_1906_p1[2]),
        .O(\ave_3_reg_4085[2]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4085[2]_i_9 
       (.I0(sext_ln468_3_fu_1916_p1[1]),
        .I1(sext_ln468_2_fu_1906_p1[1]),
        .O(\ave_3_reg_4085[2]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4085[8]_i_10 
       (.I0(K_6_fu_1626_p2[9]),
        .I1(K_fu_1438_p2[9]),
        .O(\ave_3_reg_4085[8]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4085[8]_i_11 
       (.I0(K_6_fu_1626_p2[8]),
        .I1(K_fu_1438_p2[8]),
        .O(\ave_3_reg_4085[8]_i_11_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4085[8]_i_13 
       (.I0(\sext_ln468_reg_4075_reg[10]_i_1_n_9 ),
        .I1(\sext_ln468_1_reg_4080_reg[10]_i_1_n_9 ),
        .O(\ave_3_reg_4085[8]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4085[8]_i_14 
       (.I0(K_8_fu_1690_p2[10]),
        .I1(K_10_fu_1750_p2[10]),
        .O(\ave_3_reg_4085[8]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4085[8]_i_15 
       (.I0(K_8_fu_1690_p2[9]),
        .I1(K_10_fu_1750_p2[9]),
        .O(\ave_3_reg_4085[8]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4085[8]_i_16 
       (.I0(K_8_fu_1690_p2[8]),
        .I1(K_10_fu_1750_p2[8]),
        .O(\ave_3_reg_4085[8]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4085[8]_i_3 
       (.I0(\ave_3_reg_4085_reg[8]_i_2_n_8 ),
        .I1(\ave_3_reg_4085_reg[8]_i_12_n_8 ),
        .O(\ave_3_reg_4085[8]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4085[8]_i_4 
       (.I0(sext_ln468_3_fu_1916_p1[11]),
        .I1(sext_ln468_2_fu_1906_p1[11]),
        .O(\ave_3_reg_4085[8]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4085[8]_i_5 
       (.I0(sext_ln468_3_fu_1916_p1[10]),
        .I1(sext_ln468_2_fu_1906_p1[10]),
        .O(\ave_3_reg_4085[8]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4085[8]_i_6 
       (.I0(sext_ln468_3_fu_1916_p1[9]),
        .I1(sext_ln468_2_fu_1906_p1[9]),
        .O(\ave_3_reg_4085[8]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4085[8]_i_7 
       (.I0(sext_ln468_3_fu_1916_p1[8]),
        .I1(sext_ln468_2_fu_1906_p1[8]),
        .O(\ave_3_reg_4085[8]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4085[8]_i_8 
       (.I0(\sext_ln465_3_reg_4022_reg[10]_i_1_n_9 ),
        .I1(\sext_ln465_reg_4006_reg[10]_i_1_n_9 ),
        .O(\ave_3_reg_4085[8]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4085[8]_i_9 
       (.I0(K_6_fu_1626_p2[10]),
        .I1(K_fu_1438_p2[10]),
        .O(\ave_3_reg_4085[8]_i_9_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4085_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4085_pp0_iter3_reg_reg[0]_srl2 " *) 
  SRL16E \ave_3_reg_4085_pp0_iter3_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ave_3_fu_1920_p2[0]),
        .Q(\ave_3_reg_4085_pp0_iter3_reg_reg[0]_srl2_n_5 ));
  FDRE \ave_3_reg_4085_pp0_iter3_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_reg_4085[10]),
        .Q(ave_3_reg_4085_pp0_iter3_reg[10]),
        .R(1'b0));
  FDRE \ave_3_reg_4085_pp0_iter3_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_reg_4085[11]),
        .Q(ave_3_reg_4085_pp0_iter3_reg[11]),
        .R(1'b0));
  FDRE \ave_3_reg_4085_pp0_iter3_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_reg_4085[12]),
        .Q(ave_3_reg_4085_pp0_iter3_reg[12]),
        .R(1'b0));
  FDRE \ave_3_reg_4085_pp0_iter3_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_reg_4085[13]),
        .Q(ave_3_reg_4085_pp0_iter3_reg[13]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4085_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4085_pp0_iter3_reg_reg[1]_srl2 " *) 
  SRL16E \ave_3_reg_4085_pp0_iter3_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ave_3_fu_1920_p2[1]),
        .Q(\ave_3_reg_4085_pp0_iter3_reg_reg[1]_srl2_n_5 ));
  FDRE \ave_3_reg_4085_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_reg_4085[2]),
        .Q(ave_3_reg_4085_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \ave_3_reg_4085_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_reg_4085[3]),
        .Q(ave_3_reg_4085_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \ave_3_reg_4085_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_reg_4085[4]),
        .Q(ave_3_reg_4085_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \ave_3_reg_4085_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_reg_4085[5]),
        .Q(ave_3_reg_4085_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \ave_3_reg_4085_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_reg_4085[6]),
        .Q(ave_3_reg_4085_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \ave_3_reg_4085_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_reg_4085[7]),
        .Q(ave_3_reg_4085_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \ave_3_reg_4085_pp0_iter3_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_reg_4085[8]),
        .Q(ave_3_reg_4085_pp0_iter3_reg[8]),
        .R(1'b0));
  FDRE \ave_3_reg_4085_pp0_iter3_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_reg_4085[9]),
        .Q(ave_3_reg_4085_pp0_iter3_reg[9]),
        .R(1'b0));
  FDRE \ave_3_reg_4085_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ave_3_reg_4085_pp0_iter3_reg_reg[0]_srl2_n_5 ),
        .Q(ave_3_reg_4085_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \ave_3_reg_4085_pp0_iter4_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_reg_4085_pp0_iter3_reg[10]),
        .Q(ave_3_reg_4085_pp0_iter4_reg[10]),
        .R(1'b0));
  FDRE \ave_3_reg_4085_pp0_iter4_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_reg_4085_pp0_iter3_reg[11]),
        .Q(ave_3_reg_4085_pp0_iter4_reg[11]),
        .R(1'b0));
  FDRE \ave_3_reg_4085_pp0_iter4_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_reg_4085_pp0_iter3_reg[12]),
        .Q(ave_3_reg_4085_pp0_iter4_reg[12]),
        .R(1'b0));
  FDRE \ave_3_reg_4085_pp0_iter4_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_reg_4085_pp0_iter3_reg[13]),
        .Q(ave_3_reg_4085_pp0_iter4_reg[13]),
        .R(1'b0));
  FDRE \ave_3_reg_4085_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ave_3_reg_4085_pp0_iter3_reg_reg[1]_srl2_n_5 ),
        .Q(ave_3_reg_4085_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \ave_3_reg_4085_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_reg_4085_pp0_iter3_reg[2]),
        .Q(ave_3_reg_4085_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \ave_3_reg_4085_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_reg_4085_pp0_iter3_reg[3]),
        .Q(ave_3_reg_4085_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \ave_3_reg_4085_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_reg_4085_pp0_iter3_reg[4]),
        .Q(ave_3_reg_4085_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \ave_3_reg_4085_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_reg_4085_pp0_iter3_reg[5]),
        .Q(ave_3_reg_4085_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \ave_3_reg_4085_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_reg_4085_pp0_iter3_reg[6]),
        .Q(ave_3_reg_4085_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \ave_3_reg_4085_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_reg_4085_pp0_iter3_reg[7]),
        .Q(ave_3_reg_4085_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \ave_3_reg_4085_pp0_iter4_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_reg_4085_pp0_iter3_reg[8]),
        .Q(ave_3_reg_4085_pp0_iter4_reg[8]),
        .R(1'b0));
  FDRE \ave_3_reg_4085_pp0_iter4_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_reg_4085_pp0_iter3_reg[9]),
        .Q(ave_3_reg_4085_pp0_iter4_reg[9]),
        .R(1'b0));
  FDRE \ave_3_reg_4085_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_fu_1920_p2[10]),
        .Q(ave_3_reg_4085[10]),
        .R(1'b0));
  FDRE \ave_3_reg_4085_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_fu_1920_p2[11]),
        .Q(ave_3_reg_4085[11]),
        .R(1'b0));
  FDRE \ave_3_reg_4085_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_fu_1920_p2[12]),
        .Q(ave_3_reg_4085[12]),
        .R(1'b0));
  FDRE \ave_3_reg_4085_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_fu_1920_p2[13]),
        .Q(ave_3_reg_4085[13]),
        .R(1'b0));
  FDRE \ave_3_reg_4085_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_fu_1920_p2[2]),
        .Q(ave_3_reg_4085[2]),
        .R(1'b0));
  CARRY8 \ave_3_reg_4085_reg[2]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\ave_3_reg_4085_reg[2]_i_1_n_5 ,\ave_3_reg_4085_reg[2]_i_1_n_6 ,\ave_3_reg_4085_reg[2]_i_1_n_7 ,\ave_3_reg_4085_reg[2]_i_1_n_8 ,\ave_3_reg_4085_reg[2]_i_1_n_9 ,\ave_3_reg_4085_reg[2]_i_1_n_10 ,\ave_3_reg_4085_reg[2]_i_1_n_11 ,\ave_3_reg_4085_reg[2]_i_1_n_12 }),
        .DI(sext_ln468_3_fu_1916_p1[7:0]),
        .O(ave_3_fu_1920_p2[7:0]),
        .S({\ave_3_reg_4085[2]_i_3_n_5 ,\ave_3_reg_4085[2]_i_4_n_5 ,\ave_3_reg_4085[2]_i_5_n_5 ,\ave_3_reg_4085[2]_i_6_n_5 ,\ave_3_reg_4085[2]_i_7_n_5 ,\ave_3_reg_4085[2]_i_8_n_5 ,\ave_3_reg_4085[2]_i_9_n_5 ,\ave_3_reg_4085[2]_i_10_n_5 }));
  CARRY8 \ave_3_reg_4085_reg[2]_i_19 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\ave_3_reg_4085_reg[2]_i_19_n_5 ,\ave_3_reg_4085_reg[2]_i_19_n_6 ,\ave_3_reg_4085_reg[2]_i_19_n_7 ,\ave_3_reg_4085_reg[2]_i_19_n_8 ,\ave_3_reg_4085_reg[2]_i_19_n_9 ,\ave_3_reg_4085_reg[2]_i_19_n_10 ,\ave_3_reg_4085_reg[2]_i_19_n_11 ,\ave_3_reg_4085_reg[2]_i_19_n_12 }),
        .DI(K_8_fu_1690_p2[7:0]),
        .O(sext_ln468_2_fu_1906_p1[7:0]),
        .S({\ave_3_reg_4085[2]_i_20_n_5 ,\ave_3_reg_4085[2]_i_21_n_5 ,\ave_3_reg_4085[2]_i_22_n_5 ,\ave_3_reg_4085[2]_i_23_n_5 ,\ave_3_reg_4085[2]_i_24_n_5 ,\ave_3_reg_4085[2]_i_25_n_5 ,\ave_3_reg_4085[2]_i_26_n_5 ,\ave_3_reg_4085[2]_i_27_n_5 }));
  CARRY8 \ave_3_reg_4085_reg[2]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\ave_3_reg_4085_reg[2]_i_2_n_5 ,\ave_3_reg_4085_reg[2]_i_2_n_6 ,\ave_3_reg_4085_reg[2]_i_2_n_7 ,\ave_3_reg_4085_reg[2]_i_2_n_8 ,\ave_3_reg_4085_reg[2]_i_2_n_9 ,\ave_3_reg_4085_reg[2]_i_2_n_10 ,\ave_3_reg_4085_reg[2]_i_2_n_11 ,\ave_3_reg_4085_reg[2]_i_2_n_12 }),
        .DI(K_6_fu_1626_p2[7:0]),
        .O(sext_ln468_3_fu_1916_p1[7:0]),
        .S({\ave_3_reg_4085[2]_i_11_n_5 ,\ave_3_reg_4085[2]_i_12_n_5 ,\ave_3_reg_4085[2]_i_13_n_5 ,\ave_3_reg_4085[2]_i_14_n_5 ,\ave_3_reg_4085[2]_i_15_n_5 ,\ave_3_reg_4085[2]_i_16_n_5 ,\ave_3_reg_4085[2]_i_17_n_5 ,\ave_3_reg_4085[2]_i_18_n_5 }));
  FDRE \ave_3_reg_4085_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_fu_1920_p2[3]),
        .Q(ave_3_reg_4085[3]),
        .R(1'b0));
  FDRE \ave_3_reg_4085_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_fu_1920_p2[4]),
        .Q(ave_3_reg_4085[4]),
        .R(1'b0));
  FDRE \ave_3_reg_4085_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_fu_1920_p2[5]),
        .Q(ave_3_reg_4085[5]),
        .R(1'b0));
  FDRE \ave_3_reg_4085_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_fu_1920_p2[6]),
        .Q(ave_3_reg_4085[6]),
        .R(1'b0));
  FDRE \ave_3_reg_4085_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_fu_1920_p2[7]),
        .Q(ave_3_reg_4085[7]),
        .R(1'b0));
  FDRE \ave_3_reg_4085_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_fu_1920_p2[8]),
        .Q(ave_3_reg_4085[8]),
        .R(1'b0));
  CARRY8 \ave_3_reg_4085_reg[8]_i_1 
       (.CI(\ave_3_reg_4085_reg[2]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_ave_3_reg_4085_reg[8]_i_1_CO_UNCONNECTED [7:5],\ave_3_reg_4085_reg[8]_i_1_n_8 ,\ave_3_reg_4085_reg[8]_i_1_n_9 ,\ave_3_reg_4085_reg[8]_i_1_n_10 ,\ave_3_reg_4085_reg[8]_i_1_n_11 ,\ave_3_reg_4085_reg[8]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,\ave_3_reg_4085_reg[8]_i_2_n_8 ,sext_ln468_3_fu_1916_p1[11:8]}),
        .O({\NLW_ave_3_reg_4085_reg[8]_i_1_O_UNCONNECTED [7:6],ave_3_fu_1920_p2[13:8]}),
        .S({1'b0,1'b0,1'b1,\ave_3_reg_4085[8]_i_3_n_5 ,\ave_3_reg_4085[8]_i_4_n_5 ,\ave_3_reg_4085[8]_i_5_n_5 ,\ave_3_reg_4085[8]_i_6_n_5 ,\ave_3_reg_4085[8]_i_7_n_5 }));
  CARRY8 \ave_3_reg_4085_reg[8]_i_12 
       (.CI(\ave_3_reg_4085_reg[2]_i_19_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_ave_3_reg_4085_reg[8]_i_12_CO_UNCONNECTED [7:5],\ave_3_reg_4085_reg[8]_i_12_n_8 ,\NLW_ave_3_reg_4085_reg[8]_i_12_CO_UNCONNECTED [3],\ave_3_reg_4085_reg[8]_i_12_n_10 ,\ave_3_reg_4085_reg[8]_i_12_n_11 ,\ave_3_reg_4085_reg[8]_i_12_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\sext_ln468_reg_4075_reg[10]_i_1_n_9 ,K_8_fu_1690_p2[10:8]}),
        .O({\NLW_ave_3_reg_4085_reg[8]_i_12_O_UNCONNECTED [7:4],sext_ln468_2_fu_1906_p1[11:8]}),
        .S({1'b0,1'b0,1'b0,1'b1,\ave_3_reg_4085[8]_i_13_n_5 ,\ave_3_reg_4085[8]_i_14_n_5 ,\ave_3_reg_4085[8]_i_15_n_5 ,\ave_3_reg_4085[8]_i_16_n_5 }));
  CARRY8 \ave_3_reg_4085_reg[8]_i_2 
       (.CI(\ave_3_reg_4085_reg[2]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_ave_3_reg_4085_reg[8]_i_2_CO_UNCONNECTED [7:5],\ave_3_reg_4085_reg[8]_i_2_n_8 ,\NLW_ave_3_reg_4085_reg[8]_i_2_CO_UNCONNECTED [3],\ave_3_reg_4085_reg[8]_i_2_n_10 ,\ave_3_reg_4085_reg[8]_i_2_n_11 ,\ave_3_reg_4085_reg[8]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\sext_ln465_3_reg_4022_reg[10]_i_1_n_9 ,K_6_fu_1626_p2[10:8]}),
        .O({\NLW_ave_3_reg_4085_reg[8]_i_2_O_UNCONNECTED [7:4],sext_ln468_3_fu_1916_p1[11:8]}),
        .S({1'b0,1'b0,1'b0,1'b1,\ave_3_reg_4085[8]_i_8_n_5 ,\ave_3_reg_4085[8]_i_9_n_5 ,\ave_3_reg_4085[8]_i_10_n_5 ,\ave_3_reg_4085[8]_i_11_n_5 }));
  FDRE \ave_3_reg_4085_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_fu_1920_p2[9]),
        .Q(ave_3_reg_4085[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg[0]_srl2 " *) 
  SRL16E \ave_reg_4028_pp0_iter3_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ave_fu_1820_p2[0]),
        .Q(\ave_reg_4028_pp0_iter3_reg_reg[0]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg[10]_srl2 " *) 
  SRL16E \ave_reg_4028_pp0_iter3_reg_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ave_fu_1820_p2[10]),
        .Q(\ave_reg_4028_pp0_iter3_reg_reg[10]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg[11]_srl2 " *) 
  SRL16E \ave_reg_4028_pp0_iter3_reg_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ave_fu_1820_p2[11]),
        .Q(\ave_reg_4028_pp0_iter3_reg_reg[11]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg[12]_srl2 " *) 
  SRL16E \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ave_fu_1820_p2[12]),
        .Q(\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_n_5 ));
  CARRY8 \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1 
       (.CI(\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_CO_UNCONNECTED [7:6],\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_n_7 ,\NLW_ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_CO_UNCONNECTED [4],\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_n_9 ,\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_n_10 ,\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_n_11 ,\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_2_n_8 ,sext_ln465_5_fu_1816_p1[11:8]}),
        .O({\NLW_ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_O_UNCONNECTED [7:5],ave_fu_1820_p2[12:8]}),
        .S({1'b0,1'b0,1'b1,\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_3_n_5 ,\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_4_n_5 ,\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_5_n_5 ,\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_6_n_5 ,\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_7_n_5 }));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_10 
       (.I0(K_fu_1438_p2[9]),
        .I1(K_2_fu_1506_p2[9]),
        .O(\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_11 
       (.I0(K_fu_1438_p2[8]),
        .I1(K_2_fu_1506_p2[8]),
        .O(\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_11_n_5 ));
  CARRY8 \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_12 
       (.CI(\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_19_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_12_CO_UNCONNECTED [7:5],\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_12_n_8 ,\NLW_ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_12_CO_UNCONNECTED [3],\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_12_n_10 ,\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_12_n_11 ,\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_12_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\sext_ln465_2_reg_4017_reg[10]_i_1_n_9 ,K_4_fu_1566_p2[10:8]}),
        .O({\NLW_ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_12_O_UNCONNECTED [7:4],sext_ln465_4_fu_1806_p1[11:8]}),
        .S({1'b0,1'b0,1'b0,1'b1,\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_13_n_5 ,\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_14_n_5 ,\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_15_n_5 ,\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_16_n_5 }));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_13 
       (.I0(\sext_ln465_2_reg_4017_reg[10]_i_1_n_9 ),
        .I1(\sext_ln465_3_reg_4022_reg[10]_i_1_n_9 ),
        .O(\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_13_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_14 
       (.I0(K_4_fu_1566_p2[10]),
        .I1(K_6_fu_1626_p2[10]),
        .O(\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_15 
       (.I0(K_4_fu_1566_p2[9]),
        .I1(K_6_fu_1626_p2[9]),
        .O(\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_16 
       (.I0(K_4_fu_1566_p2[8]),
        .I1(K_6_fu_1626_p2[8]),
        .O(\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_16_n_5 ));
  CARRY8 \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_2 
       (.CI(\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_2_CO_UNCONNECTED [7:5],\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_2_n_8 ,\NLW_ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_2_CO_UNCONNECTED [3],\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_2_n_10 ,\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_2_n_11 ,\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\sext_ln465_reg_4006_reg[10]_i_1_n_9 ,K_fu_1438_p2[10:8]}),
        .O({\NLW_ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_2_O_UNCONNECTED [7:4],sext_ln465_5_fu_1816_p1[11:8]}),
        .S({1'b0,1'b0,1'b0,1'b1,\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_8_n_5 ,\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_9_n_5 ,\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_10_n_5 ,\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_11_n_5 }));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_3 
       (.I0(\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_2_n_8 ),
        .I1(\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_12_n_8 ),
        .O(\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_4 
       (.I0(sext_ln465_5_fu_1816_p1[11]),
        .I1(sext_ln465_4_fu_1806_p1[11]),
        .O(\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_5 
       (.I0(sext_ln465_5_fu_1816_p1[10]),
        .I1(sext_ln465_4_fu_1806_p1[10]),
        .O(\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_6 
       (.I0(sext_ln465_5_fu_1816_p1[9]),
        .I1(sext_ln465_4_fu_1806_p1[9]),
        .O(\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_7 
       (.I0(sext_ln465_5_fu_1816_p1[8]),
        .I1(sext_ln465_4_fu_1806_p1[8]),
        .O(\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_8 
       (.I0(\sext_ln465_reg_4006_reg[10]_i_1_n_9 ),
        .I1(\sext_ln465_1_reg_4012_reg[10]_i_1_n_9 ),
        .O(\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_9 
       (.I0(K_fu_1438_p2[10]),
        .I1(K_2_fu_1506_p2[10]),
        .O(\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_9_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg[13]_srl2 " *) 
  SRL16E \ave_reg_4028_pp0_iter3_reg_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ave_fu_1820_p2[13]),
        .Q(\ave_reg_4028_pp0_iter3_reg_reg[13]_srl2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ave_reg_4028_pp0_iter3_reg_reg[13]_srl2_i_1 
       (.I0(\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_n_7 ),
        .O(ave_fu_1820_p2[13]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg[1]_srl2 " *) 
  SRL16E \ave_reg_4028_pp0_iter3_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ave_fu_1820_p2[1]),
        .Q(\ave_reg_4028_pp0_iter3_reg_reg[1]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg[2]_srl2 " *) 
  SRL16E \ave_reg_4028_pp0_iter3_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ave_fu_1820_p2[2]),
        .Q(\ave_reg_4028_pp0_iter3_reg_reg[2]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg[3]_srl2 " *) 
  SRL16E \ave_reg_4028_pp0_iter3_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ave_fu_1820_p2[3]),
        .Q(\ave_reg_4028_pp0_iter3_reg_reg[3]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg[4]_srl2 " *) 
  SRL16E \ave_reg_4028_pp0_iter3_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ave_fu_1820_p2[4]),
        .Q(\ave_reg_4028_pp0_iter3_reg_reg[4]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg[5]_srl2 " *) 
  SRL16E \ave_reg_4028_pp0_iter3_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ave_fu_1820_p2[5]),
        .Q(\ave_reg_4028_pp0_iter3_reg_reg[5]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg[6]_srl2 " *) 
  SRL16E \ave_reg_4028_pp0_iter3_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ave_fu_1820_p2[6]),
        .Q(\ave_reg_4028_pp0_iter3_reg_reg[6]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg[7]_srl2 " *) 
  SRL16E \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ave_fu_1820_p2[7]),
        .Q(\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_n_5 ));
  CARRY8 \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_1_n_5 ,\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_1_n_6 ,\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_1_n_7 ,\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_1_n_8 ,\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_1_n_9 ,\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_1_n_10 ,\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_1_n_11 ,\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_1_n_12 }),
        .DI(sext_ln465_5_fu_1816_p1[7:0]),
        .O(ave_fu_1820_p2[7:0]),
        .S({\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_3_n_5 ,\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_4_n_5 ,\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_5_n_5 ,\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_6_n_5 ,\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_7_n_5 ,\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_8_n_5 ,\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_9_n_5 ,\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_10_n_5 }));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_10 
       (.I0(sext_ln465_5_fu_1816_p1[0]),
        .I1(sext_ln465_4_fu_1806_p1[0]),
        .O(\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_11 
       (.I0(K_fu_1438_p2[7]),
        .I1(K_2_fu_1506_p2[7]),
        .O(\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_11_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_12 
       (.I0(K_fu_1438_p2[6]),
        .I1(K_2_fu_1506_p2[6]),
        .O(\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_12_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_13 
       (.I0(K_fu_1438_p2[5]),
        .I1(K_2_fu_1506_p2[5]),
        .O(\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_13_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_14 
       (.I0(K_fu_1438_p2[4]),
        .I1(K_2_fu_1506_p2[4]),
        .O(\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_15 
       (.I0(K_fu_1438_p2[3]),
        .I1(K_2_fu_1506_p2[3]),
        .O(\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_16 
       (.I0(K_fu_1438_p2[2]),
        .I1(K_2_fu_1506_p2[2]),
        .O(\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_17 
       (.I0(K_fu_1438_p2[1]),
        .I1(K_2_fu_1506_p2[1]),
        .O(\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_17_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_18 
       (.I0(K_fu_1438_p2[0]),
        .I1(K_2_fu_1506_p2[0]),
        .O(\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_18_n_5 ));
  CARRY8 \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_19 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_19_n_5 ,\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_19_n_6 ,\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_19_n_7 ,\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_19_n_8 ,\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_19_n_9 ,\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_19_n_10 ,\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_19_n_11 ,\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_19_n_12 }),
        .DI(K_4_fu_1566_p2[7:0]),
        .O(sext_ln465_4_fu_1806_p1[7:0]),
        .S({\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_20_n_5 ,\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_21_n_5 ,\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_22_n_5 ,\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_23_n_5 ,\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_24_n_5 ,\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_25_n_5 ,\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_26_n_5 ,\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_27_n_5 }));
  CARRY8 \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_2_n_5 ,\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_2_n_6 ,\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_2_n_7 ,\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_2_n_8 ,\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_2_n_9 ,\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_2_n_10 ,\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_2_n_11 ,\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_2_n_12 }),
        .DI(K_fu_1438_p2[7:0]),
        .O(sext_ln465_5_fu_1816_p1[7:0]),
        .S({\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_11_n_5 ,\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_12_n_5 ,\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_13_n_5 ,\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_14_n_5 ,\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_15_n_5 ,\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_16_n_5 ,\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_17_n_5 ,\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_18_n_5 }));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_20 
       (.I0(K_4_fu_1566_p2[7]),
        .I1(K_6_fu_1626_p2[7]),
        .O(\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_20_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_21 
       (.I0(K_4_fu_1566_p2[6]),
        .I1(K_6_fu_1626_p2[6]),
        .O(\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_21_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_22 
       (.I0(K_4_fu_1566_p2[5]),
        .I1(K_6_fu_1626_p2[5]),
        .O(\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_22_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_23 
       (.I0(K_4_fu_1566_p2[4]),
        .I1(K_6_fu_1626_p2[4]),
        .O(\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_23_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_24 
       (.I0(K_4_fu_1566_p2[3]),
        .I1(K_6_fu_1626_p2[3]),
        .O(\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_24_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_25 
       (.I0(K_4_fu_1566_p2[2]),
        .I1(K_6_fu_1626_p2[2]),
        .O(\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_25_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_26 
       (.I0(K_4_fu_1566_p2[1]),
        .I1(K_6_fu_1626_p2[1]),
        .O(\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_26_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_27 
       (.I0(K_4_fu_1566_p2[0]),
        .I1(K_6_fu_1626_p2[0]),
        .O(\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_27_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_3 
       (.I0(sext_ln465_5_fu_1816_p1[7]),
        .I1(sext_ln465_4_fu_1806_p1[7]),
        .O(\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_4 
       (.I0(sext_ln465_5_fu_1816_p1[6]),
        .I1(sext_ln465_4_fu_1806_p1[6]),
        .O(\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_5 
       (.I0(sext_ln465_5_fu_1816_p1[5]),
        .I1(sext_ln465_4_fu_1806_p1[5]),
        .O(\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_6 
       (.I0(sext_ln465_5_fu_1816_p1[4]),
        .I1(sext_ln465_4_fu_1806_p1[4]),
        .O(\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_7 
       (.I0(sext_ln465_5_fu_1816_p1[3]),
        .I1(sext_ln465_4_fu_1806_p1[3]),
        .O(\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_8 
       (.I0(sext_ln465_5_fu_1816_p1[2]),
        .I1(sext_ln465_4_fu_1806_p1[2]),
        .O(\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_9 
       (.I0(sext_ln465_5_fu_1816_p1[1]),
        .I1(sext_ln465_4_fu_1806_p1[1]),
        .O(\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_9_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg[8]_srl2 " *) 
  SRL16E \ave_reg_4028_pp0_iter3_reg_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ave_fu_1820_p2[8]),
        .Q(\ave_reg_4028_pp0_iter3_reg_reg[8]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg[9]_srl2 " *) 
  SRL16E \ave_reg_4028_pp0_iter3_reg_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ave_fu_1820_p2[9]),
        .Q(\ave_reg_4028_pp0_iter3_reg_reg[9]_srl2_n_5 ));
  FDRE \ave_reg_4028_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ave_reg_4028_pp0_iter3_reg_reg[0]_srl2_n_5 ),
        .Q(ave_reg_4028_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \ave_reg_4028_pp0_iter4_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ave_reg_4028_pp0_iter3_reg_reg[10]_srl2_n_5 ),
        .Q(ave_reg_4028_pp0_iter4_reg[10]),
        .R(1'b0));
  FDRE \ave_reg_4028_pp0_iter4_reg_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ave_reg_4028_pp0_iter3_reg_reg[11]_srl2_n_5 ),
        .Q(ave_reg_4028_pp0_iter4_reg[11]),
        .R(1'b0));
  FDRE \ave_reg_4028_pp0_iter4_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_n_5 ),
        .Q(ave_reg_4028_pp0_iter4_reg[12]),
        .R(1'b0));
  FDRE \ave_reg_4028_pp0_iter4_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ave_reg_4028_pp0_iter3_reg_reg[13]_srl2_n_5 ),
        .Q(ave_reg_4028_pp0_iter4_reg[13]),
        .R(1'b0));
  FDRE \ave_reg_4028_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ave_reg_4028_pp0_iter3_reg_reg[1]_srl2_n_5 ),
        .Q(ave_reg_4028_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \ave_reg_4028_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ave_reg_4028_pp0_iter3_reg_reg[2]_srl2_n_5 ),
        .Q(ave_reg_4028_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \ave_reg_4028_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ave_reg_4028_pp0_iter3_reg_reg[3]_srl2_n_5 ),
        .Q(ave_reg_4028_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \ave_reg_4028_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ave_reg_4028_pp0_iter3_reg_reg[4]_srl2_n_5 ),
        .Q(ave_reg_4028_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \ave_reg_4028_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ave_reg_4028_pp0_iter3_reg_reg[5]_srl2_n_5 ),
        .Q(ave_reg_4028_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \ave_reg_4028_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ave_reg_4028_pp0_iter3_reg_reg[6]_srl2_n_5 ),
        .Q(ave_reg_4028_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \ave_reg_4028_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_n_5 ),
        .Q(ave_reg_4028_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \ave_reg_4028_pp0_iter4_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ave_reg_4028_pp0_iter3_reg_reg[8]_srl2_n_5 ),
        .Q(ave_reg_4028_pp0_iter4_reg[8]),
        .R(1'b0));
  FDRE \ave_reg_4028_pp0_iter4_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ave_reg_4028_pp0_iter3_reg_reg[9]_srl2_n_5 ),
        .Q(ave_reg_4028_pp0_iter4_reg[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000001)) 
    \cmp147_reg_3841[0]_i_2 
       (.I0(\x_fu_232_reg_n_5_[0] ),
        .I1(\x_fu_232_reg_n_5_[1] ),
        .I2(\x_fu_232_reg_n_5_[2] ),
        .I3(\x_fu_232_reg_n_5_[4] ),
        .I4(\x_fu_232_reg_n_5_[3] ),
        .O(\cmp147_reg_3841[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \cmp147_reg_3841[0]_i_3 
       (.I0(\x_fu_232_reg_n_5_[13] ),
        .I1(\x_fu_232_reg_n_5_[14] ),
        .I2(\x_fu_232_reg_n_5_[11] ),
        .I3(\x_fu_232_reg_n_5_[12] ),
        .I4(\x_fu_232_reg_n_5_[16] ),
        .I5(\x_fu_232_reg_n_5_[15] ),
        .O(\cmp147_reg_3841[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \cmp147_reg_3841[0]_i_4 
       (.I0(\x_fu_232_reg_n_5_[7] ),
        .I1(\x_fu_232_reg_n_5_[8] ),
        .I2(\x_fu_232_reg_n_5_[5] ),
        .I3(\x_fu_232_reg_n_5_[6] ),
        .I4(\x_fu_232_reg_n_5_[10] ),
        .I5(\x_fu_232_reg_n_5_[9] ),
        .O(\cmp147_reg_3841[0]_i_4_n_5 ));
  FDRE \cmp147_reg_3841_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_13),
        .Q(\cmp147_reg_3841_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_127_fu_236_reg[0] 
       (.C(ap_clk),
        .CE(empty_127_fu_236),
        .D(linebuf_yuv_3_U_n_24),
        .Q(\empty_127_fu_236_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_127_fu_236_reg[1] 
       (.C(ap_clk),
        .CE(empty_127_fu_236),
        .D(linebuf_yuv_3_U_n_23),
        .Q(\empty_127_fu_236_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_127_fu_236_reg[2] 
       (.C(ap_clk),
        .CE(empty_127_fu_236),
        .D(linebuf_yuv_3_U_n_22),
        .Q(\empty_127_fu_236_reg_n_5_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_127_fu_236_reg[3] 
       (.C(ap_clk),
        .CE(empty_127_fu_236),
        .D(linebuf_yuv_3_U_n_21),
        .Q(\empty_127_fu_236_reg_n_5_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_127_fu_236_reg[4] 
       (.C(ap_clk),
        .CE(empty_127_fu_236),
        .D(linebuf_yuv_3_U_n_20),
        .Q(\empty_127_fu_236_reg_n_5_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_127_fu_236_reg[5] 
       (.C(ap_clk),
        .CE(empty_127_fu_236),
        .D(linebuf_yuv_3_U_n_19),
        .Q(\empty_127_fu_236_reg_n_5_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_127_fu_236_reg[6] 
       (.C(ap_clk),
        .CE(empty_127_fu_236),
        .D(linebuf_yuv_3_U_n_18),
        .Q(\empty_127_fu_236_reg_n_5_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_127_fu_236_reg[7] 
       (.C(ap_clk),
        .CE(empty_127_fu_236),
        .D(linebuf_yuv_3_U_n_17),
        .Q(\empty_127_fu_236_reg_n_5_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_127_fu_236_reg[8] 
       (.C(ap_clk),
        .CE(empty_127_fu_236),
        .D(linebuf_yuv_3_U_n_16),
        .Q(\empty_127_fu_236_reg_n_5_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_127_fu_236_reg[9] 
       (.C(ap_clk),
        .CE(empty_127_fu_236),
        .D(linebuf_yuv_3_U_n_15),
        .Q(\empty_127_fu_236_reg_n_5_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_128_fu_240_reg[0] 
       (.C(ap_clk),
        .CE(empty_127_fu_236),
        .D(linebuf_yuv_2_U_n_24),
        .Q(zext_ln460_fu_1732_p1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_128_fu_240_reg[1] 
       (.C(ap_clk),
        .CE(empty_127_fu_236),
        .D(linebuf_yuv_2_U_n_23),
        .Q(zext_ln460_fu_1732_p1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_128_fu_240_reg[2] 
       (.C(ap_clk),
        .CE(empty_127_fu_236),
        .D(linebuf_yuv_2_U_n_22),
        .Q(zext_ln460_fu_1732_p1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_128_fu_240_reg[3] 
       (.C(ap_clk),
        .CE(empty_127_fu_236),
        .D(linebuf_yuv_2_U_n_21),
        .Q(zext_ln460_fu_1732_p1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_128_fu_240_reg[4] 
       (.C(ap_clk),
        .CE(empty_127_fu_236),
        .D(linebuf_yuv_2_U_n_20),
        .Q(zext_ln460_fu_1732_p1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_128_fu_240_reg[5] 
       (.C(ap_clk),
        .CE(empty_127_fu_236),
        .D(linebuf_yuv_2_U_n_19),
        .Q(zext_ln460_fu_1732_p1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_128_fu_240_reg[6] 
       (.C(ap_clk),
        .CE(empty_127_fu_236),
        .D(linebuf_yuv_2_U_n_18),
        .Q(zext_ln460_fu_1732_p1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_128_fu_240_reg[7] 
       (.C(ap_clk),
        .CE(empty_127_fu_236),
        .D(linebuf_yuv_2_U_n_17),
        .Q(zext_ln460_fu_1732_p1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_128_fu_240_reg[8] 
       (.C(ap_clk),
        .CE(empty_127_fu_236),
        .D(linebuf_yuv_2_U_n_16),
        .Q(zext_ln460_fu_1732_p1[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_128_fu_240_reg[9] 
       (.C(ap_clk),
        .CE(empty_127_fu_236),
        .D(linebuf_yuv_2_U_n_15),
        .Q(zext_ln460_fu_1732_p1[10]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \empty_129_fu_244[9]_i_3 
       (.I0(\icmp_ln318_reg_3809_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .O(\empty_129_fu_244[9]_i_3_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \empty_129_fu_244_reg[0] 
       (.C(ap_clk),
        .CE(empty_127_fu_236),
        .D(linebuf_yuv_1_U_n_25),
        .Q(empty_129_fu_244[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_129_fu_244_reg[1] 
       (.C(ap_clk),
        .CE(empty_127_fu_236),
        .D(linebuf_yuv_1_U_n_24),
        .Q(empty_129_fu_244[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_129_fu_244_reg[2] 
       (.C(ap_clk),
        .CE(empty_127_fu_236),
        .D(linebuf_yuv_1_U_n_23),
        .Q(empty_129_fu_244[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_129_fu_244_reg[3] 
       (.C(ap_clk),
        .CE(empty_127_fu_236),
        .D(linebuf_yuv_1_U_n_22),
        .Q(empty_129_fu_244[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_129_fu_244_reg[4] 
       (.C(ap_clk),
        .CE(empty_127_fu_236),
        .D(linebuf_yuv_1_U_n_21),
        .Q(empty_129_fu_244[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_129_fu_244_reg[5] 
       (.C(ap_clk),
        .CE(empty_127_fu_236),
        .D(linebuf_yuv_1_U_n_20),
        .Q(empty_129_fu_244[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_129_fu_244_reg[6] 
       (.C(ap_clk),
        .CE(empty_127_fu_236),
        .D(linebuf_yuv_1_U_n_19),
        .Q(empty_129_fu_244[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_129_fu_244_reg[7] 
       (.C(ap_clk),
        .CE(empty_127_fu_236),
        .D(linebuf_yuv_1_U_n_18),
        .Q(empty_129_fu_244[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_129_fu_244_reg[8] 
       (.C(ap_clk),
        .CE(empty_127_fu_236),
        .D(linebuf_yuv_1_U_n_17),
        .Q(empty_129_fu_244[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_129_fu_244_reg[9] 
       (.C(ap_clk),
        .CE(empty_127_fu_236),
        .D(linebuf_yuv_1_U_n_16),
        .Q(empty_129_fu_244[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_130_fu_248_reg[0] 
       (.C(ap_clk),
        .CE(empty_127_fu_236),
        .D(linebuf_yuv_U_n_27),
        .Q(zext_ln458_fu_1672_p1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_130_fu_248_reg[1] 
       (.C(ap_clk),
        .CE(empty_127_fu_236),
        .D(linebuf_yuv_U_n_26),
        .Q(zext_ln458_fu_1672_p1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_130_fu_248_reg[2] 
       (.C(ap_clk),
        .CE(empty_127_fu_236),
        .D(linebuf_yuv_U_n_25),
        .Q(zext_ln458_fu_1672_p1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_130_fu_248_reg[3] 
       (.C(ap_clk),
        .CE(empty_127_fu_236),
        .D(linebuf_yuv_U_n_24),
        .Q(zext_ln458_fu_1672_p1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_130_fu_248_reg[4] 
       (.C(ap_clk),
        .CE(empty_127_fu_236),
        .D(linebuf_yuv_U_n_23),
        .Q(zext_ln458_fu_1672_p1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_130_fu_248_reg[5] 
       (.C(ap_clk),
        .CE(empty_127_fu_236),
        .D(linebuf_yuv_U_n_22),
        .Q(zext_ln458_fu_1672_p1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_130_fu_248_reg[6] 
       (.C(ap_clk),
        .CE(empty_127_fu_236),
        .D(linebuf_yuv_U_n_21),
        .Q(zext_ln458_fu_1672_p1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_130_fu_248_reg[7] 
       (.C(ap_clk),
        .CE(empty_127_fu_236),
        .D(linebuf_yuv_U_n_20),
        .Q(zext_ln458_fu_1672_p1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_130_fu_248_reg[8] 
       (.C(ap_clk),
        .CE(empty_127_fu_236),
        .D(linebuf_yuv_U_n_19),
        .Q(zext_ln458_fu_1672_p1[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_130_fu_248_reg[9] 
       (.C(ap_clk),
        .CE(empty_127_fu_236),
        .D(linebuf_yuv_U_n_18),
        .Q(zext_ln458_fu_1672_p1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_131_fu_252_reg[0] 
       (.C(ap_clk),
        .CE(empty_127_fu_236),
        .D(linebuf_yuv_U_n_37),
        .Q(empty_131_fu_252__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_131_fu_252_reg[1] 
       (.C(ap_clk),
        .CE(empty_127_fu_236),
        .D(linebuf_yuv_U_n_36),
        .Q(empty_131_fu_252__0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_131_fu_252_reg[2] 
       (.C(ap_clk),
        .CE(empty_127_fu_236),
        .D(linebuf_yuv_U_n_35),
        .Q(empty_131_fu_252__0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_131_fu_252_reg[3] 
       (.C(ap_clk),
        .CE(empty_127_fu_236),
        .D(linebuf_yuv_U_n_34),
        .Q(empty_131_fu_252__0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_131_fu_252_reg[4] 
       (.C(ap_clk),
        .CE(empty_127_fu_236),
        .D(linebuf_yuv_U_n_33),
        .Q(empty_131_fu_252__0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_131_fu_252_reg[5] 
       (.C(ap_clk),
        .CE(empty_127_fu_236),
        .D(linebuf_yuv_U_n_32),
        .Q(empty_131_fu_252__0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_131_fu_252_reg[6] 
       (.C(ap_clk),
        .CE(empty_127_fu_236),
        .D(linebuf_yuv_U_n_31),
        .Q(empty_131_fu_252__0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_131_fu_252_reg[7] 
       (.C(ap_clk),
        .CE(empty_127_fu_236),
        .D(linebuf_yuv_U_n_30),
        .Q(empty_131_fu_252__0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_131_fu_252_reg[8] 
       (.C(ap_clk),
        .CE(empty_127_fu_236),
        .D(linebuf_yuv_U_n_29),
        .Q(empty_131_fu_252__0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_131_fu_252_reg[9] 
       (.C(ap_clk),
        .CE(empty_127_fu_236),
        .D(linebuf_yuv_U_n_28),
        .Q(empty_131_fu_252__0[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_132_fu_256_reg[0] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_135),
        .Q(\empty_132_fu_256_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_132_fu_256_reg[1] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_134),
        .Q(\empty_132_fu_256_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_132_fu_256_reg[2] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_133),
        .Q(\empty_132_fu_256_reg_n_5_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_132_fu_256_reg[3] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_132),
        .Q(\empty_132_fu_256_reg_n_5_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_132_fu_256_reg[4] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_131),
        .Q(\empty_132_fu_256_reg_n_5_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_132_fu_256_reg[5] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_130),
        .Q(\empty_132_fu_256_reg_n_5_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_132_fu_256_reg[6] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_129),
        .Q(\empty_132_fu_256_reg_n_5_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_132_fu_256_reg[7] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_128),
        .Q(\empty_132_fu_256_reg_n_5_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_132_fu_256_reg[8] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_127),
        .Q(\empty_132_fu_256_reg_n_5_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_132_fu_256_reg[9] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_126),
        .Q(\empty_132_fu_256_reg_n_5_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_133_fu_260_reg[0] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_145),
        .Q(empty_133_fu_260[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_133_fu_260_reg[1] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_144),
        .Q(empty_133_fu_260[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_133_fu_260_reg[2] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_143),
        .Q(empty_133_fu_260[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_133_fu_260_reg[3] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_142),
        .Q(empty_133_fu_260[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_133_fu_260_reg[4] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_141),
        .Q(empty_133_fu_260[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_133_fu_260_reg[5] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_140),
        .Q(empty_133_fu_260[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_133_fu_260_reg[6] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_139),
        .Q(empty_133_fu_260[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_133_fu_260_reg[7] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_138),
        .Q(empty_133_fu_260[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_133_fu_260_reg[8] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_137),
        .Q(empty_133_fu_260[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_133_fu_260_reg[9] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_136),
        .Q(empty_133_fu_260[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_134_fu_264_reg[0] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_155),
        .Q(empty_134_fu_264[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_134_fu_264_reg[1] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_154),
        .Q(empty_134_fu_264[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_134_fu_264_reg[2] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_153),
        .Q(empty_134_fu_264[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_134_fu_264_reg[3] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_152),
        .Q(empty_134_fu_264[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_134_fu_264_reg[4] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_151),
        .Q(empty_134_fu_264[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_134_fu_264_reg[5] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_150),
        .Q(empty_134_fu_264[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_134_fu_264_reg[6] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_149),
        .Q(empty_134_fu_264[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_134_fu_264_reg[7] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_148),
        .Q(empty_134_fu_264[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_134_fu_264_reg[8] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_147),
        .Q(empty_134_fu_264[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_134_fu_264_reg[9] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_146),
        .Q(empty_134_fu_264[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_135_fu_268_reg[0] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_25),
        .Q(empty_135_fu_268[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_135_fu_268_reg[1] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(empty_135_fu_268[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_135_fu_268_reg[2] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(empty_135_fu_268[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_135_fu_268_reg[3] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(empty_135_fu_268[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_135_fu_268_reg[4] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(empty_135_fu_268[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_135_fu_268_reg[5] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_20),
        .Q(empty_135_fu_268[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_135_fu_268_reg[6] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_19),
        .Q(empty_135_fu_268[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_135_fu_268_reg[7] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(empty_135_fu_268[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_135_fu_268_reg[8] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_17),
        .Q(empty_135_fu_268[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_135_fu_268_reg[9] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(empty_135_fu_268[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_136_fu_272_reg[0] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_35),
        .Q(empty_136_fu_272[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_136_fu_272_reg[1] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_34),
        .Q(empty_136_fu_272[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_136_fu_272_reg[2] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_33),
        .Q(empty_136_fu_272[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_136_fu_272_reg[3] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_32),
        .Q(empty_136_fu_272[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_136_fu_272_reg[4] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_31),
        .Q(empty_136_fu_272[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_136_fu_272_reg[5] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_30),
        .Q(empty_136_fu_272[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_136_fu_272_reg[6] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(empty_136_fu_272[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_136_fu_272_reg[7] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(empty_136_fu_272[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_136_fu_272_reg[8] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_27),
        .Q(empty_136_fu_272[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_136_fu_272_reg[9] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_26),
        .Q(empty_136_fu_272[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_137_fu_276_reg[0] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_45),
        .Q(empty_137_fu_276[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_137_fu_276_reg[1] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_44),
        .Q(empty_137_fu_276[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_137_fu_276_reg[2] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_43),
        .Q(empty_137_fu_276[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_137_fu_276_reg[3] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_42),
        .Q(empty_137_fu_276[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_137_fu_276_reg[4] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_41),
        .Q(empty_137_fu_276[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_137_fu_276_reg[5] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_40),
        .Q(empty_137_fu_276[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_137_fu_276_reg[6] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_39),
        .Q(empty_137_fu_276[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_137_fu_276_reg[7] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_38),
        .Q(empty_137_fu_276[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_137_fu_276_reg[8] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_37),
        .Q(empty_137_fu_276[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_137_fu_276_reg[9] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_36),
        .Q(empty_137_fu_276[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_138_fu_280_reg[0] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_115),
        .Q(empty_138_fu_280[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_138_fu_280_reg[1] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_114),
        .Q(empty_138_fu_280[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_138_fu_280_reg[2] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_113),
        .Q(empty_138_fu_280[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_138_fu_280_reg[3] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_112),
        .Q(empty_138_fu_280[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_138_fu_280_reg[4] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_111),
        .Q(empty_138_fu_280[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_138_fu_280_reg[5] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_110),
        .Q(empty_138_fu_280[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_138_fu_280_reg[6] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_109),
        .Q(empty_138_fu_280[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_138_fu_280_reg[7] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_108),
        .Q(empty_138_fu_280[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_138_fu_280_reg[8] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_107),
        .Q(empty_138_fu_280[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_138_fu_280_reg[9] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_106),
        .Q(empty_138_fu_280[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_139_fu_284_reg[0] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_125),
        .Q(empty_139_fu_284[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_139_fu_284_reg[1] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_124),
        .Q(empty_139_fu_284[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_139_fu_284_reg[2] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_123),
        .Q(empty_139_fu_284[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_139_fu_284_reg[3] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_122),
        .Q(empty_139_fu_284[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_139_fu_284_reg[4] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_121),
        .Q(empty_139_fu_284[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_139_fu_284_reg[5] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_120),
        .Q(empty_139_fu_284[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_139_fu_284_reg[6] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_119),
        .Q(empty_139_fu_284[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_139_fu_284_reg[7] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_118),
        .Q(empty_139_fu_284[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_139_fu_284_reg[8] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_117),
        .Q(empty_139_fu_284[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_139_fu_284_reg[9] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_116),
        .Q(empty_139_fu_284[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_140_fu_288_reg[0] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_165),
        .Q(empty_140_fu_288[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_140_fu_288_reg[1] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_164),
        .Q(empty_140_fu_288[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_140_fu_288_reg[2] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_163),
        .Q(empty_140_fu_288[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_140_fu_288_reg[3] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_162),
        .Q(empty_140_fu_288[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_140_fu_288_reg[4] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_161),
        .Q(empty_140_fu_288[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_140_fu_288_reg[5] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_160),
        .Q(empty_140_fu_288[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_140_fu_288_reg[6] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_159),
        .Q(empty_140_fu_288[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_140_fu_288_reg[7] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_158),
        .Q(empty_140_fu_288[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_140_fu_288_reg[8] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_157),
        .Q(empty_140_fu_288[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_140_fu_288_reg[9] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_156),
        .Q(empty_140_fu_288[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_141_fu_292_reg[0] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_55),
        .Q(empty_141_fu_292[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_141_fu_292_reg[1] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_54),
        .Q(empty_141_fu_292[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_141_fu_292_reg[2] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_53),
        .Q(empty_141_fu_292[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_141_fu_292_reg[3] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_52),
        .Q(empty_141_fu_292[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_141_fu_292_reg[4] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_51),
        .Q(empty_141_fu_292[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_141_fu_292_reg[5] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_50),
        .Q(empty_141_fu_292[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_141_fu_292_reg[6] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_49),
        .Q(empty_141_fu_292[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_141_fu_292_reg[7] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_48),
        .Q(empty_141_fu_292[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_141_fu_292_reg[8] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_47),
        .Q(empty_141_fu_292[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_141_fu_292_reg[9] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_46),
        .Q(empty_141_fu_292[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_142_fu_296_reg[0] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_65),
        .Q(empty_142_fu_296[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_142_fu_296_reg[1] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_64),
        .Q(empty_142_fu_296[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_142_fu_296_reg[2] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_63),
        .Q(empty_142_fu_296[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_142_fu_296_reg[3] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_62),
        .Q(empty_142_fu_296[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_142_fu_296_reg[4] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_61),
        .Q(empty_142_fu_296[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_142_fu_296_reg[5] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_60),
        .Q(empty_142_fu_296[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_142_fu_296_reg[6] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_59),
        .Q(empty_142_fu_296[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_142_fu_296_reg[7] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_58),
        .Q(empty_142_fu_296[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_142_fu_296_reg[8] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_57),
        .Q(empty_142_fu_296[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_142_fu_296_reg[9] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_56),
        .Q(empty_142_fu_296[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_143_fu_300_reg[0] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_75),
        .Q(empty_143_fu_300[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_143_fu_300_reg[1] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_74),
        .Q(empty_143_fu_300[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_143_fu_300_reg[2] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_73),
        .Q(empty_143_fu_300[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_143_fu_300_reg[3] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_72),
        .Q(empty_143_fu_300[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_143_fu_300_reg[4] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_71),
        .Q(empty_143_fu_300[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_143_fu_300_reg[5] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_70),
        .Q(empty_143_fu_300[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_143_fu_300_reg[6] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_69),
        .Q(empty_143_fu_300[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_143_fu_300_reg[7] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_68),
        .Q(empty_143_fu_300[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_143_fu_300_reg[8] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_67),
        .Q(empty_143_fu_300[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_143_fu_300_reg[9] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_66),
        .Q(empty_143_fu_300[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_144_fu_304_reg[0] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_85),
        .Q(empty_144_fu_304[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_144_fu_304_reg[1] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_84),
        .Q(empty_144_fu_304[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_144_fu_304_reg[2] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_83),
        .Q(empty_144_fu_304[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_144_fu_304_reg[3] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_82),
        .Q(empty_144_fu_304[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_144_fu_304_reg[4] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_81),
        .Q(empty_144_fu_304[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_144_fu_304_reg[5] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_80),
        .Q(empty_144_fu_304[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_144_fu_304_reg[6] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_79),
        .Q(empty_144_fu_304[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_144_fu_304_reg[7] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_78),
        .Q(empty_144_fu_304[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_144_fu_304_reg[8] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_77),
        .Q(empty_144_fu_304[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_144_fu_304_reg[9] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_76),
        .Q(empty_144_fu_304[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_145_fu_308_reg[0] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_95),
        .Q(empty_145_fu_308[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_145_fu_308_reg[1] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_94),
        .Q(empty_145_fu_308[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_145_fu_308_reg[2] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_93),
        .Q(empty_145_fu_308[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_145_fu_308_reg[3] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_92),
        .Q(empty_145_fu_308[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_145_fu_308_reg[4] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_91),
        .Q(empty_145_fu_308[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_145_fu_308_reg[5] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_90),
        .Q(empty_145_fu_308[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_145_fu_308_reg[6] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_89),
        .Q(empty_145_fu_308[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_145_fu_308_reg[7] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_88),
        .Q(empty_145_fu_308[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_145_fu_308_reg[8] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_87),
        .Q(empty_145_fu_308[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_145_fu_308_reg[9] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_86),
        .Q(empty_145_fu_308[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_146_fu_312_reg[0] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_105),
        .Q(empty_146_fu_312__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_146_fu_312_reg[1] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_104),
        .Q(empty_146_fu_312__0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_146_fu_312_reg[2] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_103),
        .Q(empty_146_fu_312__0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_146_fu_312_reg[3] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_102),
        .Q(empty_146_fu_312__0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_146_fu_312_reg[4] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_101),
        .Q(empty_146_fu_312__0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_146_fu_312_reg[5] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_100),
        .Q(empty_146_fu_312__0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_146_fu_312_reg[6] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_99),
        .Q(empty_146_fu_312__0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_146_fu_312_reg[7] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_98),
        .Q(empty_146_fu_312__0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_146_fu_312_reg[8] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_97),
        .Q(empty_146_fu_312__0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_146_fu_312_reg[9] 
       (.C(ap_clk),
        .CE(empty_132_fu_256),
        .D(flow_control_loop_pipe_sequential_init_U_n_96),
        .Q(empty_146_fu_312__0[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_147_reg_655[0]_i_1 
       (.I0(\empty_146_fu_312_reg[0]_0 ),
        .I1(empty_131_fu_252__0[0]),
        .I2(icmp_ln328_reg_3813),
        .I3(\cmp147_reg_3841_reg_n_5_[0] ),
        .O(\empty_147_reg_655[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_147_reg_655[1]_i_1 
       (.I0(\empty_146_fu_312_reg[1]_0 ),
        .I1(empty_131_fu_252__0[1]),
        .I2(icmp_ln328_reg_3813),
        .I3(\cmp147_reg_3841_reg_n_5_[0] ),
        .O(\empty_147_reg_655[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_147_reg_655[2]_i_1 
       (.I0(\empty_146_fu_312_reg[2]_0 ),
        .I1(empty_131_fu_252__0[2]),
        .I2(icmp_ln328_reg_3813),
        .I3(\cmp147_reg_3841_reg_n_5_[0] ),
        .O(\empty_147_reg_655[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_147_reg_655[3]_i_1 
       (.I0(\empty_146_fu_312_reg[3]_0 ),
        .I1(empty_131_fu_252__0[3]),
        .I2(icmp_ln328_reg_3813),
        .I3(\cmp147_reg_3841_reg_n_5_[0] ),
        .O(\empty_147_reg_655[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_147_reg_655[4]_i_1 
       (.I0(\empty_146_fu_312_reg[4]_0 ),
        .I1(empty_131_fu_252__0[4]),
        .I2(icmp_ln328_reg_3813),
        .I3(\cmp147_reg_3841_reg_n_5_[0] ),
        .O(\empty_147_reg_655[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_147_reg_655[5]_i_1 
       (.I0(\empty_146_fu_312_reg[5]_0 ),
        .I1(empty_131_fu_252__0[5]),
        .I2(icmp_ln328_reg_3813),
        .I3(\cmp147_reg_3841_reg_n_5_[0] ),
        .O(\empty_147_reg_655[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_147_reg_655[6]_i_1 
       (.I0(\empty_146_fu_312_reg[6]_0 ),
        .I1(empty_131_fu_252__0[6]),
        .I2(icmp_ln328_reg_3813),
        .I3(\cmp147_reg_3841_reg_n_5_[0] ),
        .O(\empty_147_reg_655[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_147_reg_655[7]_i_1 
       (.I0(\empty_146_fu_312_reg[7]_0 ),
        .I1(empty_131_fu_252__0[7]),
        .I2(icmp_ln328_reg_3813),
        .I3(\cmp147_reg_3841_reg_n_5_[0] ),
        .O(\empty_147_reg_655[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_147_reg_655[8]_i_1 
       (.I0(\empty_146_fu_312_reg[8]_0 ),
        .I1(empty_131_fu_252__0[8]),
        .I2(icmp_ln328_reg_3813),
        .I3(\cmp147_reg_3841_reg_n_5_[0] ),
        .O(\empty_147_reg_655[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_147_reg_655[9]_i_1 
       (.I0(\empty_146_fu_312_reg[9]_0 ),
        .I1(empty_131_fu_252__0[9]),
        .I2(icmp_ln328_reg_3813),
        .I3(\cmp147_reg_3841_reg_n_5_[0] ),
        .O(\empty_147_reg_655[9]_i_1_n_5 ));
  FDRE \empty_147_reg_655_reg[0] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(\empty_147_reg_655[0]_i_1_n_5 ),
        .Q(zext_ln457_fu_1640_p1[1]),
        .R(1'b0));
  FDRE \empty_147_reg_655_reg[1] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(\empty_147_reg_655[1]_i_1_n_5 ),
        .Q(zext_ln457_fu_1640_p1[2]),
        .R(1'b0));
  FDRE \empty_147_reg_655_reg[2] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(\empty_147_reg_655[2]_i_1_n_5 ),
        .Q(zext_ln457_fu_1640_p1[3]),
        .R(1'b0));
  FDRE \empty_147_reg_655_reg[3] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(\empty_147_reg_655[3]_i_1_n_5 ),
        .Q(zext_ln457_fu_1640_p1[4]),
        .R(1'b0));
  FDRE \empty_147_reg_655_reg[4] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(\empty_147_reg_655[4]_i_1_n_5 ),
        .Q(zext_ln457_fu_1640_p1[5]),
        .R(1'b0));
  FDRE \empty_147_reg_655_reg[5] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(\empty_147_reg_655[5]_i_1_n_5 ),
        .Q(zext_ln457_fu_1640_p1[6]),
        .R(1'b0));
  FDRE \empty_147_reg_655_reg[6] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(\empty_147_reg_655[6]_i_1_n_5 ),
        .Q(zext_ln457_fu_1640_p1[7]),
        .R(1'b0));
  FDRE \empty_147_reg_655_reg[7] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(\empty_147_reg_655[7]_i_1_n_5 ),
        .Q(zext_ln457_fu_1640_p1[8]),
        .R(1'b0));
  FDRE \empty_147_reg_655_reg[8] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(\empty_147_reg_655[8]_i_1_n_5 ),
        .Q(zext_ln457_fu_1640_p1[9]),
        .R(1'b0));
  FDRE \empty_147_reg_655_reg[9] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(\empty_147_reg_655[9]_i_1_n_5 ),
        .Q(zext_ln457_fu_1640_p1[10]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_148_reg_665[0]_i_1 
       (.I0(\empty_146_fu_312_reg[0]_0 ),
        .I1(empty_146_fu_312__0[0]),
        .I2(icmp_ln328_reg_3813),
        .I3(\cmp147_reg_3841_reg_n_5_[0] ),
        .O(\empty_148_reg_665[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_148_reg_665[1]_i_1 
       (.I0(\empty_146_fu_312_reg[1]_0 ),
        .I1(empty_146_fu_312__0[1]),
        .I2(icmp_ln328_reg_3813),
        .I3(\cmp147_reg_3841_reg_n_5_[0] ),
        .O(\empty_148_reg_665[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_148_reg_665[2]_i_1 
       (.I0(\empty_146_fu_312_reg[2]_0 ),
        .I1(empty_146_fu_312__0[2]),
        .I2(icmp_ln328_reg_3813),
        .I3(\cmp147_reg_3841_reg_n_5_[0] ),
        .O(\empty_148_reg_665[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_148_reg_665[3]_i_1 
       (.I0(\empty_146_fu_312_reg[3]_0 ),
        .I1(empty_146_fu_312__0[3]),
        .I2(icmp_ln328_reg_3813),
        .I3(\cmp147_reg_3841_reg_n_5_[0] ),
        .O(\empty_148_reg_665[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_148_reg_665[4]_i_1 
       (.I0(\empty_146_fu_312_reg[4]_0 ),
        .I1(empty_146_fu_312__0[4]),
        .I2(icmp_ln328_reg_3813),
        .I3(\cmp147_reg_3841_reg_n_5_[0] ),
        .O(\empty_148_reg_665[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_148_reg_665[5]_i_1 
       (.I0(\empty_146_fu_312_reg[5]_0 ),
        .I1(empty_146_fu_312__0[5]),
        .I2(icmp_ln328_reg_3813),
        .I3(\cmp147_reg_3841_reg_n_5_[0] ),
        .O(\empty_148_reg_665[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_148_reg_665[6]_i_1 
       (.I0(\empty_146_fu_312_reg[6]_0 ),
        .I1(empty_146_fu_312__0[6]),
        .I2(icmp_ln328_reg_3813),
        .I3(\cmp147_reg_3841_reg_n_5_[0] ),
        .O(\empty_148_reg_665[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_148_reg_665[7]_i_1 
       (.I0(\empty_146_fu_312_reg[7]_0 ),
        .I1(empty_146_fu_312__0[7]),
        .I2(icmp_ln328_reg_3813),
        .I3(\cmp147_reg_3841_reg_n_5_[0] ),
        .O(\empty_148_reg_665[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_148_reg_665[8]_i_1 
       (.I0(\empty_146_fu_312_reg[8]_0 ),
        .I1(empty_146_fu_312__0[8]),
        .I2(icmp_ln328_reg_3813),
        .I3(\cmp147_reg_3841_reg_n_5_[0] ),
        .O(\empty_148_reg_665[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_148_reg_665[9]_i_1 
       (.I0(\empty_146_fu_312_reg[9]_0 ),
        .I1(empty_146_fu_312__0[9]),
        .I2(icmp_ln328_reg_3813),
        .I3(\cmp147_reg_3841_reg_n_5_[0] ),
        .O(\empty_148_reg_665[9]_i_1_n_5 ));
  FDRE \empty_148_reg_665_reg[0] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(\empty_148_reg_665[0]_i_1_n_5 ),
        .Q(empty_148_reg_665[0]),
        .R(1'b0));
  FDRE \empty_148_reg_665_reg[1] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(\empty_148_reg_665[1]_i_1_n_5 ),
        .Q(empty_148_reg_665[1]),
        .R(1'b0));
  FDRE \empty_148_reg_665_reg[2] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(\empty_148_reg_665[2]_i_1_n_5 ),
        .Q(empty_148_reg_665[2]),
        .R(1'b0));
  FDRE \empty_148_reg_665_reg[3] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(\empty_148_reg_665[3]_i_1_n_5 ),
        .Q(empty_148_reg_665[3]),
        .R(1'b0));
  FDRE \empty_148_reg_665_reg[4] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(\empty_148_reg_665[4]_i_1_n_5 ),
        .Q(empty_148_reg_665[4]),
        .R(1'b0));
  FDRE \empty_148_reg_665_reg[5] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(\empty_148_reg_665[5]_i_1_n_5 ),
        .Q(empty_148_reg_665[5]),
        .R(1'b0));
  FDRE \empty_148_reg_665_reg[6] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(\empty_148_reg_665[6]_i_1_n_5 ),
        .Q(empty_148_reg_665[6]),
        .R(1'b0));
  FDRE \empty_148_reg_665_reg[7] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(\empty_148_reg_665[7]_i_1_n_5 ),
        .Q(empty_148_reg_665[7]),
        .R(1'b0));
  FDRE \empty_148_reg_665_reg[8] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(\empty_148_reg_665[8]_i_1_n_5 ),
        .Q(empty_148_reg_665[8]),
        .R(1'b0));
  FDRE \empty_148_reg_665_reg[9] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(\empty_148_reg_665[9]_i_1_n_5 ),
        .Q(empty_148_reg_665[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_150_reg_675[0]_i_1 
       (.I0(\empty_146_fu_312_reg[0]_0 ),
        .I1(empty_145_fu_308[0]),
        .I2(icmp_ln328_reg_3813),
        .I3(\cmp147_reg_3841_reg_n_5_[0] ),
        .O(\empty_150_reg_675[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_150_reg_675[1]_i_1 
       (.I0(\empty_146_fu_312_reg[1]_0 ),
        .I1(empty_145_fu_308[1]),
        .I2(icmp_ln328_reg_3813),
        .I3(\cmp147_reg_3841_reg_n_5_[0] ),
        .O(\empty_150_reg_675[1]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_150_reg_675[2]_i_1 
       (.I0(\empty_146_fu_312_reg[2]_0 ),
        .I1(empty_145_fu_308[2]),
        .I2(icmp_ln328_reg_3813),
        .I3(\cmp147_reg_3841_reg_n_5_[0] ),
        .O(\empty_150_reg_675[2]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_150_reg_675[3]_i_1 
       (.I0(\empty_146_fu_312_reg[3]_0 ),
        .I1(empty_145_fu_308[3]),
        .I2(icmp_ln328_reg_3813),
        .I3(\cmp147_reg_3841_reg_n_5_[0] ),
        .O(\empty_150_reg_675[3]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_150_reg_675[4]_i_1 
       (.I0(\empty_146_fu_312_reg[4]_0 ),
        .I1(empty_145_fu_308[4]),
        .I2(icmp_ln328_reg_3813),
        .I3(\cmp147_reg_3841_reg_n_5_[0] ),
        .O(\empty_150_reg_675[4]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_150_reg_675[5]_i_1 
       (.I0(\empty_146_fu_312_reg[5]_0 ),
        .I1(empty_145_fu_308[5]),
        .I2(icmp_ln328_reg_3813),
        .I3(\cmp147_reg_3841_reg_n_5_[0] ),
        .O(\empty_150_reg_675[5]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_150_reg_675[6]_i_1 
       (.I0(\empty_146_fu_312_reg[6]_0 ),
        .I1(empty_145_fu_308[6]),
        .I2(icmp_ln328_reg_3813),
        .I3(\cmp147_reg_3841_reg_n_5_[0] ),
        .O(\empty_150_reg_675[6]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_150_reg_675[7]_i_1 
       (.I0(\empty_146_fu_312_reg[7]_0 ),
        .I1(empty_145_fu_308[7]),
        .I2(icmp_ln328_reg_3813),
        .I3(\cmp147_reg_3841_reg_n_5_[0] ),
        .O(\empty_150_reg_675[7]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_150_reg_675[8]_i_1 
       (.I0(\empty_146_fu_312_reg[8]_0 ),
        .I1(empty_145_fu_308[8]),
        .I2(icmp_ln328_reg_3813),
        .I3(\cmp147_reg_3841_reg_n_5_[0] ),
        .O(\empty_150_reg_675[8]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_150_reg_675[9]_i_1 
       (.I0(\empty_146_fu_312_reg[9]_0 ),
        .I1(empty_145_fu_308[9]),
        .I2(icmp_ln328_reg_3813),
        .I3(\cmp147_reg_3841_reg_n_5_[0] ),
        .O(\empty_150_reg_675[9]_i_1_n_5 ));
  FDRE \empty_150_reg_675_reg[0] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(\empty_150_reg_675[0]_i_1_n_5 ),
        .Q(zext_ln455_fu_1580_p1[1]),
        .R(1'b0));
  FDRE \empty_150_reg_675_reg[1] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(\empty_150_reg_675[1]_i_1_n_5 ),
        .Q(zext_ln455_fu_1580_p1[2]),
        .R(1'b0));
  FDRE \empty_150_reg_675_reg[2] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(\empty_150_reg_675[2]_i_1_n_5 ),
        .Q(zext_ln455_fu_1580_p1[3]),
        .R(1'b0));
  FDRE \empty_150_reg_675_reg[3] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(\empty_150_reg_675[3]_i_1_n_5 ),
        .Q(zext_ln455_fu_1580_p1[4]),
        .R(1'b0));
  FDRE \empty_150_reg_675_reg[4] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(\empty_150_reg_675[4]_i_1_n_5 ),
        .Q(zext_ln455_fu_1580_p1[5]),
        .R(1'b0));
  FDRE \empty_150_reg_675_reg[5] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(\empty_150_reg_675[5]_i_1_n_5 ),
        .Q(zext_ln455_fu_1580_p1[6]),
        .R(1'b0));
  FDRE \empty_150_reg_675_reg[6] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(\empty_150_reg_675[6]_i_1_n_5 ),
        .Q(zext_ln455_fu_1580_p1[7]),
        .R(1'b0));
  FDRE \empty_150_reg_675_reg[7] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(\empty_150_reg_675[7]_i_1_n_5 ),
        .Q(zext_ln455_fu_1580_p1[8]),
        .R(1'b0));
  FDRE \empty_150_reg_675_reg[8] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(\empty_150_reg_675[8]_i_1_n_5 ),
        .Q(zext_ln455_fu_1580_p1[9]),
        .R(1'b0));
  FDRE \empty_150_reg_675_reg[9] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(\empty_150_reg_675[9]_i_1_n_5 ),
        .Q(zext_ln455_fu_1580_p1[10]),
        .R(1'b0));
  FDRE \empty_152_reg_694_reg[0] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_U_n_67),
        .Q(zext_ln456_fu_1616_p1[1]),
        .R(1'b0));
  FDRE \empty_152_reg_694_reg[1] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_U_n_66),
        .Q(zext_ln456_fu_1616_p1[2]),
        .R(1'b0));
  FDRE \empty_152_reg_694_reg[2] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_U_n_65),
        .Q(zext_ln456_fu_1616_p1[3]),
        .R(1'b0));
  FDRE \empty_152_reg_694_reg[3] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_U_n_64),
        .Q(zext_ln456_fu_1616_p1[4]),
        .R(1'b0));
  FDRE \empty_152_reg_694_reg[4] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_U_n_63),
        .Q(zext_ln456_fu_1616_p1[5]),
        .R(1'b0));
  FDRE \empty_152_reg_694_reg[5] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_U_n_62),
        .Q(zext_ln456_fu_1616_p1[6]),
        .R(1'b0));
  FDRE \empty_152_reg_694_reg[6] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_U_n_61),
        .Q(zext_ln456_fu_1616_p1[7]),
        .R(1'b0));
  FDRE \empty_152_reg_694_reg[7] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_U_n_60),
        .Q(zext_ln456_fu_1616_p1[8]),
        .R(1'b0));
  FDRE \empty_152_reg_694_reg[8] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_U_n_59),
        .Q(zext_ln456_fu_1616_p1[9]),
        .R(1'b0));
  FDRE \empty_152_reg_694_reg[9] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_U_n_58),
        .Q(zext_ln456_fu_1616_p1[10]),
        .R(1'b0));
  FDRE \empty_155_reg_713_reg[0] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_1_U_n_65),
        .Q(zext_ln459_fu_1704_p1[1]),
        .R(1'b0));
  FDRE \empty_155_reg_713_reg[1] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_1_U_n_64),
        .Q(zext_ln459_fu_1704_p1[2]),
        .R(1'b0));
  FDRE \empty_155_reg_713_reg[2] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_1_U_n_63),
        .Q(zext_ln459_fu_1704_p1[3]),
        .R(1'b0));
  FDRE \empty_155_reg_713_reg[3] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_1_U_n_62),
        .Q(zext_ln459_fu_1704_p1[4]),
        .R(1'b0));
  FDRE \empty_155_reg_713_reg[4] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_1_U_n_61),
        .Q(zext_ln459_fu_1704_p1[5]),
        .R(1'b0));
  FDRE \empty_155_reg_713_reg[5] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_1_U_n_60),
        .Q(zext_ln459_fu_1704_p1[6]),
        .R(1'b0));
  FDRE \empty_155_reg_713_reg[6] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_1_U_n_59),
        .Q(zext_ln459_fu_1704_p1[7]),
        .R(1'b0));
  FDRE \empty_155_reg_713_reg[7] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_1_U_n_58),
        .Q(zext_ln459_fu_1704_p1[8]),
        .R(1'b0));
  FDRE \empty_155_reg_713_reg[8] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_1_U_n_57),
        .Q(zext_ln459_fu_1704_p1[9]),
        .R(1'b0));
  FDRE \empty_155_reg_713_reg[9] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_1_U_n_56),
        .Q(zext_ln459_fu_1704_p1[10]),
        .R(1'b0));
  FDRE \empty_157_reg_733_reg[0] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_1_U_n_75),
        .Q(zext_ln453_fu_1520_p1[1]),
        .R(1'b0));
  FDRE \empty_157_reg_733_reg[1] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_1_U_n_74),
        .Q(zext_ln453_fu_1520_p1[2]),
        .R(1'b0));
  FDRE \empty_157_reg_733_reg[2] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_1_U_n_73),
        .Q(zext_ln453_fu_1520_p1[3]),
        .R(1'b0));
  FDRE \empty_157_reg_733_reg[3] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_1_U_n_72),
        .Q(zext_ln453_fu_1520_p1[4]),
        .R(1'b0));
  FDRE \empty_157_reg_733_reg[4] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_1_U_n_71),
        .Q(zext_ln453_fu_1520_p1[5]),
        .R(1'b0));
  FDRE \empty_157_reg_733_reg[5] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_1_U_n_70),
        .Q(zext_ln453_fu_1520_p1[6]),
        .R(1'b0));
  FDRE \empty_157_reg_733_reg[6] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_1_U_n_69),
        .Q(zext_ln453_fu_1520_p1[7]),
        .R(1'b0));
  FDRE \empty_157_reg_733_reg[7] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_1_U_n_68),
        .Q(zext_ln453_fu_1520_p1[8]),
        .R(1'b0));
  FDRE \empty_157_reg_733_reg[8] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_1_U_n_67),
        .Q(zext_ln453_fu_1520_p1[9]),
        .R(1'b0));
  FDRE \empty_157_reg_733_reg[9] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_1_U_n_66),
        .Q(zext_ln453_fu_1520_p1[10]),
        .R(1'b0));
  FDRE \empty_159_reg_752_reg[0] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_2_U_n_54),
        .Q(zext_ln450_fu_1412_p1[1]),
        .R(1'b0));
  FDRE \empty_159_reg_752_reg[1] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_2_U_n_53),
        .Q(zext_ln450_fu_1412_p1[2]),
        .R(1'b0));
  FDRE \empty_159_reg_752_reg[2] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_2_U_n_52),
        .Q(zext_ln450_fu_1412_p1[3]),
        .R(1'b0));
  FDRE \empty_159_reg_752_reg[3] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_2_U_n_51),
        .Q(zext_ln450_fu_1412_p1[4]),
        .R(1'b0));
  FDRE \empty_159_reg_752_reg[4] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_2_U_n_50),
        .Q(zext_ln450_fu_1412_p1[5]),
        .R(1'b0));
  FDRE \empty_159_reg_752_reg[5] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_2_U_n_49),
        .Q(zext_ln450_fu_1412_p1[6]),
        .R(1'b0));
  FDRE \empty_159_reg_752_reg[6] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_2_U_n_48),
        .Q(zext_ln450_fu_1412_p1[7]),
        .R(1'b0));
  FDRE \empty_159_reg_752_reg[7] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_2_U_n_47),
        .Q(zext_ln450_fu_1412_p1[8]),
        .R(1'b0));
  FDRE \empty_159_reg_752_reg[8] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_2_U_n_46),
        .Q(zext_ln450_fu_1412_p1[9]),
        .R(1'b0));
  FDRE \empty_159_reg_752_reg[9] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_2_U_n_45),
        .Q(zext_ln450_fu_1412_p1[10]),
        .R(1'b0));
  FDRE \empty_162_reg_771_reg[0] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_3_U_n_64),
        .Q(zext_ln461_fu_1764_p1[1]),
        .R(1'b0));
  FDRE \empty_162_reg_771_reg[1] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_3_U_n_63),
        .Q(zext_ln461_fu_1764_p1[2]),
        .R(1'b0));
  FDRE \empty_162_reg_771_reg[2] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_3_U_n_62),
        .Q(zext_ln461_fu_1764_p1[3]),
        .R(1'b0));
  FDRE \empty_162_reg_771_reg[3] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_3_U_n_61),
        .Q(zext_ln461_fu_1764_p1[4]),
        .R(1'b0));
  FDRE \empty_162_reg_771_reg[4] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_3_U_n_60),
        .Q(zext_ln461_fu_1764_p1[5]),
        .R(1'b0));
  FDRE \empty_162_reg_771_reg[5] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_3_U_n_59),
        .Q(zext_ln461_fu_1764_p1[6]),
        .R(1'b0));
  FDRE \empty_162_reg_771_reg[6] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_3_U_n_58),
        .Q(zext_ln461_fu_1764_p1[7]),
        .R(1'b0));
  FDRE \empty_162_reg_771_reg[7] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_3_U_n_57),
        .Q(zext_ln461_fu_1764_p1[8]),
        .R(1'b0));
  FDRE \empty_162_reg_771_reg[8] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_3_U_n_56),
        .Q(zext_ln461_fu_1764_p1[9]),
        .R(1'b0));
  FDRE \empty_162_reg_771_reg[9] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_3_U_n_55),
        .Q(zext_ln461_fu_1764_p1[10]),
        .R(1'b0));
  FDRE \empty_163_reg_781_reg[0] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_3_U_n_44),
        .Q(empty_163_reg_781[0]),
        .R(1'b0));
  FDRE \empty_163_reg_781_reg[1] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_3_U_n_43),
        .Q(empty_163_reg_781[1]),
        .R(1'b0));
  FDRE \empty_163_reg_781_reg[2] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_3_U_n_42),
        .Q(empty_163_reg_781[2]),
        .R(1'b0));
  FDRE \empty_163_reg_781_reg[3] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_3_U_n_41),
        .Q(empty_163_reg_781[3]),
        .R(1'b0));
  FDRE \empty_163_reg_781_reg[4] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_3_U_n_40),
        .Q(empty_163_reg_781[4]),
        .R(1'b0));
  FDRE \empty_163_reg_781_reg[5] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_3_U_n_39),
        .Q(empty_163_reg_781[5]),
        .R(1'b0));
  FDRE \empty_163_reg_781_reg[6] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_3_U_n_38),
        .Q(empty_163_reg_781[6]),
        .R(1'b0));
  FDRE \empty_163_reg_781_reg[7] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_3_U_n_37),
        .Q(empty_163_reg_781[7]),
        .R(1'b0));
  FDRE \empty_163_reg_781_reg[8] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_3_U_n_36),
        .Q(empty_163_reg_781[8]),
        .R(1'b0));
  FDRE \empty_163_reg_781_reg[9] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_3_U_n_35),
        .Q(empty_163_reg_781[9]),
        .R(1'b0));
  FDRE \empty_165_reg_791_reg[0] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_3_U_n_54),
        .Q(zext_ln451_fu_1452_p1[1]),
        .R(1'b0));
  FDRE \empty_165_reg_791_reg[1] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_3_U_n_53),
        .Q(zext_ln451_fu_1452_p1[2]),
        .R(1'b0));
  FDRE \empty_165_reg_791_reg[2] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_3_U_n_52),
        .Q(zext_ln451_fu_1452_p1[3]),
        .R(1'b0));
  FDRE \empty_165_reg_791_reg[3] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_3_U_n_51),
        .Q(zext_ln451_fu_1452_p1[4]),
        .R(1'b0));
  FDRE \empty_165_reg_791_reg[4] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_3_U_n_50),
        .Q(zext_ln451_fu_1452_p1[5]),
        .R(1'b0));
  FDRE \empty_165_reg_791_reg[5] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_3_U_n_49),
        .Q(zext_ln451_fu_1452_p1[6]),
        .R(1'b0));
  FDRE \empty_165_reg_791_reg[6] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_3_U_n_48),
        .Q(zext_ln451_fu_1452_p1[7]),
        .R(1'b0));
  FDRE \empty_165_reg_791_reg[7] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_3_U_n_47),
        .Q(zext_ln451_fu_1452_p1[8]),
        .R(1'b0));
  FDRE \empty_165_reg_791_reg[8] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_3_U_n_46),
        .Q(zext_ln451_fu_1452_p1[9]),
        .R(1'b0));
  FDRE \empty_165_reg_791_reg[9] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_3_U_n_45),
        .Q(zext_ln451_fu_1452_p1[10]),
        .R(1'b0));
  design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_13 flow_control_loop_pipe_sequential_init_U
       (.ADDRBWRADDR({flow_control_loop_pipe_sequential_init_U_n_166,flow_control_loop_pipe_sequential_init_U_n_167,flow_control_loop_pipe_sequential_init_U_n_168,flow_control_loop_pipe_sequential_init_U_n_169,flow_control_loop_pipe_sequential_init_U_n_170,flow_control_loop_pipe_sequential_init_U_n_171,flow_control_loop_pipe_sequential_init_U_n_172,flow_control_loop_pipe_sequential_init_U_n_173,flow_control_loop_pipe_sequential_init_U_n_174,flow_control_loop_pipe_sequential_init_U_n_175,flow_control_loop_pipe_sequential_init_U_n_176}),
        .CEP(ap_block_pp0_stage0_subdone),
        .CO(icmp_ln318_fu_958_p2),
        .D({flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25}),
        .DOUTBDOUT(linebuf_yuv_2_q1),
        .E(empty_127_fu_236),
        .Q(empty_136_fu_272),
        .SR(flow_control_loop_pipe_sequential_init_U_n_10),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[3] (ap_loop_exit_ready_pp0_iter9_reg),
        .ap_clk(ap_clk),
        .ap_done_cache(ap_done_cache),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter10(ap_enable_reg_pp0_iter10),
        .ap_enable_reg_pp0_iter10_reg(x_fu_232),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_8),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .clear(clear),
        .\cmp147_reg_3841_reg[0] (flow_control_loop_pipe_sequential_init_U_n_13),
        .\cmp147_reg_3841_reg[0]_0 (\cmp147_reg_3841[0]_i_2_n_5 ),
        .\cmp147_reg_3841_reg[0]_1 (\cmp147_reg_3841[0]_i_3_n_5 ),
        .\cmp147_reg_3841_reg[0]_2 (\cmp147_reg_3841[0]_i_4_n_5 ),
        .\cmp147_reg_3841_reg[0]_3 (\cmp147_reg_3841_reg_n_5_[0] ),
        .\empty_128_fu_240_reg[0] (\empty_129_fu_244[9]_i_3_n_5 ),
        .\empty_131_fu_252_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_96,flow_control_loop_pipe_sequential_init_U_n_97,flow_control_loop_pipe_sequential_init_U_n_98,flow_control_loop_pipe_sequential_init_U_n_99,flow_control_loop_pipe_sequential_init_U_n_100,flow_control_loop_pipe_sequential_init_U_n_101,flow_control_loop_pipe_sequential_init_U_n_102,flow_control_loop_pipe_sequential_init_U_n_103,flow_control_loop_pipe_sequential_init_U_n_104,flow_control_loop_pipe_sequential_init_U_n_105}),
        .\empty_132_fu_256_reg[9] (linebuf_yuv_3_q1),
        .\empty_132_fu_256_reg[9]_0 (empty_133_fu_260),
        .\empty_132_fu_256_reg[9]_1 (\empty_132_fu_256_reg[9]_0 ),
        .\empty_133_fu_260_reg[9] (empty_134_fu_264),
        .\empty_133_fu_260_reg[9]_0 (\empty_133_fu_260_reg[9]_0 ),
        .\empty_134_fu_264_reg[9] ({\empty_127_fu_236_reg_n_5_[9] ,\empty_127_fu_236_reg_n_5_[8] ,\empty_127_fu_236_reg_n_5_[7] ,\empty_127_fu_236_reg_n_5_[6] ,\empty_127_fu_236_reg_n_5_[5] ,\empty_127_fu_236_reg_n_5_[4] ,\empty_127_fu_236_reg_n_5_[3] ,\empty_127_fu_236_reg_n_5_[2] ,\empty_127_fu_236_reg_n_5_[1] ,\empty_127_fu_236_reg_n_5_[0] }),
        .\empty_134_fu_264_reg[9]_0 (\empty_134_fu_264_reg[9]_0 ),
        .\empty_135_fu_268_reg[0] (\icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_1 ),
        .\empty_135_fu_268_reg[0]_0 (ap_enable_reg_pp0_iter10_reg_0),
        .\empty_135_fu_268_reg[9] (Q),
        .\empty_136_fu_272_reg[9] (empty_137_fu_276),
        .\empty_136_fu_272_reg[9]_0 (\empty_136_fu_272_reg[9]_0 ),
        .\empty_137_fu_276_reg[9] (zext_ln460_fu_1732_p1),
        .\empty_137_fu_276_reg[9]_0 (\empty_137_fu_276_reg[9]_0 ),
        .\empty_138_fu_280_reg[9] (linebuf_yuv_1_q1),
        .\empty_138_fu_280_reg[9]_0 (empty_139_fu_284),
        .\empty_138_fu_280_reg[9]_1 (\empty_138_fu_280_reg[9]_0 ),
        .\empty_139_fu_284_reg[9] (empty_140_fu_288),
        .\empty_139_fu_284_reg[9]_0 (\empty_139_fu_284_reg[9]_0 ),
        .\empty_140_fu_288_reg[9] (empty_129_fu_244),
        .\empty_140_fu_288_reg[9]_0 (\empty_140_fu_288_reg[9]_0 ),
        .\empty_141_fu_292_reg[9] (empty_142_fu_296),
        .\empty_141_fu_292_reg[9]_0 (\empty_141_fu_292_reg[9]_0 ),
        .\empty_142_fu_296_reg[9] (empty_143_fu_300),
        .\empty_142_fu_296_reg[9]_0 (\empty_142_fu_296_reg[9]_0 ),
        .\empty_143_fu_300_reg[9] (DOUTBDOUT),
        .\empty_143_fu_300_reg[9]_0 (zext_ln458_fu_1672_p1),
        .\empty_143_fu_300_reg[9]_1 (\empty_143_fu_300_reg[9]_0 ),
        .\empty_144_fu_304_reg[9] (empty_145_fu_308),
        .\empty_144_fu_304_reg[9]_0 (\empty_144_fu_304_reg[9]_0 ),
        .\empty_145_fu_308_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_76,flow_control_loop_pipe_sequential_init_U_n_77,flow_control_loop_pipe_sequential_init_U_n_78,flow_control_loop_pipe_sequential_init_U_n_79,flow_control_loop_pipe_sequential_init_U_n_80,flow_control_loop_pipe_sequential_init_U_n_81,flow_control_loop_pipe_sequential_init_U_n_82,flow_control_loop_pipe_sequential_init_U_n_83,flow_control_loop_pipe_sequential_init_U_n_84,flow_control_loop_pipe_sequential_init_U_n_85}),
        .\empty_145_fu_308_reg[9]_0 (empty_146_fu_312__0),
        .\empty_145_fu_308_reg[9]_1 (\empty_145_fu_308_reg[9]_0 ),
        .\empty_146_fu_312_reg[0] (\empty_146_fu_312_reg[0]_0 ),
        .\empty_146_fu_312_reg[1] (\empty_146_fu_312_reg[1]_0 ),
        .\empty_146_fu_312_reg[2] (\empty_146_fu_312_reg[2]_0 ),
        .\empty_146_fu_312_reg[3] (\empty_146_fu_312_reg[3]_0 ),
        .\empty_146_fu_312_reg[4] (\empty_146_fu_312_reg[4]_0 ),
        .\empty_146_fu_312_reg[5] (\empty_146_fu_312_reg[5]_0 ),
        .\empty_146_fu_312_reg[6] (\empty_146_fu_312_reg[6]_0 ),
        .\empty_146_fu_312_reg[7] (\empty_146_fu_312_reg[7]_0 ),
        .\empty_146_fu_312_reg[8] (\empty_146_fu_312_reg[8]_0 ),
        .\empty_146_fu_312_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_86,flow_control_loop_pipe_sequential_init_U_n_87,flow_control_loop_pipe_sequential_init_U_n_88,flow_control_loop_pipe_sequential_init_U_n_89,flow_control_loop_pipe_sequential_init_U_n_90,flow_control_loop_pipe_sequential_init_U_n_91,flow_control_loop_pipe_sequential_init_U_n_92,flow_control_loop_pipe_sequential_init_U_n_93,flow_control_loop_pipe_sequential_init_U_n_94,flow_control_loop_pipe_sequential_init_U_n_95}),
        .\empty_146_fu_312_reg[9]_0 (\empty_146_fu_312_reg[9]_0 ),
        .\empty_146_fu_312_reg[9]_1 (empty_131_fu_252__0),
        .\empty_146_fu_312_reg[9]_2 (\empty_146_fu_312_reg[9]_1 ),
        .grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_ready(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_ready),
        .grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .\icmp_ln318_reg_3809_reg[0] ({\x_fu_232_reg_n_5_[16] ,\x_fu_232_reg_n_5_[15] ,\x_fu_232_reg_n_5_[14] ,\x_fu_232_reg_n_5_[13] ,\x_fu_232_reg_n_5_[12] ,\x_fu_232_reg_n_5_[11] ,\x_fu_232_reg_n_5_[10] ,\x_fu_232_reg_n_5_[9] ,\x_fu_232_reg_n_5_[8] ,\x_fu_232_reg_n_5_[7] ,\x_fu_232_reg_n_5_[6] ,\x_fu_232_reg_n_5_[5] ,\x_fu_232_reg_n_5_[4] ,\x_fu_232_reg_n_5_[3] ,\x_fu_232_reg_n_5_[2] ,\x_fu_232_reg_n_5_[1] ,\x_fu_232_reg_n_5_[0] }),
        .\icmp_ln318_reg_3809_reg[0]_0 (\icmp_ln318_reg_3809_reg[0]_0 ),
        .icmp_ln328_reg_3813(icmp_ln328_reg_3813),
        .\icmp_ln328_reg_3813_reg[0] (empty_132_fu_256),
        .\icmp_ln328_reg_3813_reg[0]_0 (\icmp_ln328_reg_3813_reg[0]_0 ),
        .\icmp_ln328_reg_3813_reg[0]_i_2_0 (\icmp_ln328_reg_3813_reg[0]_i_2 ),
        .icmp_ln439_fu_1010_p2(icmp_ln439_fu_1010_p2),
        .\icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_1_0 (\icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_1 [2:0]),
        .\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0 (\icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_2_n_5 ),
        .\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_0 (\icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_4_n_5 ),
        .imgBayer_empty_n(imgBayer_empty_n),
        .imgG_full_n(imgG_full_n),
        .or_ln585_fu_1016_p2(or_ln585_fu_1016_p2),
        .out_y_reg_671(out_y_reg_671),
        .ram_reg_bram_0({flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35}),
        .ram_reg_bram_0_0({flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44,flow_control_loop_pipe_sequential_init_U_n_45}),
        .ram_reg_bram_0_1({flow_control_loop_pipe_sequential_init_U_n_46,flow_control_loop_pipe_sequential_init_U_n_47,flow_control_loop_pipe_sequential_init_U_n_48,flow_control_loop_pipe_sequential_init_U_n_49,flow_control_loop_pipe_sequential_init_U_n_50,flow_control_loop_pipe_sequential_init_U_n_51,flow_control_loop_pipe_sequential_init_U_n_52,flow_control_loop_pipe_sequential_init_U_n_53,flow_control_loop_pipe_sequential_init_U_n_54,flow_control_loop_pipe_sequential_init_U_n_55}),
        .ram_reg_bram_0_2({flow_control_loop_pipe_sequential_init_U_n_56,flow_control_loop_pipe_sequential_init_U_n_57,flow_control_loop_pipe_sequential_init_U_n_58,flow_control_loop_pipe_sequential_init_U_n_59,flow_control_loop_pipe_sequential_init_U_n_60,flow_control_loop_pipe_sequential_init_U_n_61,flow_control_loop_pipe_sequential_init_U_n_62,flow_control_loop_pipe_sequential_init_U_n_63,flow_control_loop_pipe_sequential_init_U_n_64,flow_control_loop_pipe_sequential_init_U_n_65}),
        .ram_reg_bram_0_3({flow_control_loop_pipe_sequential_init_U_n_66,flow_control_loop_pipe_sequential_init_U_n_67,flow_control_loop_pipe_sequential_init_U_n_68,flow_control_loop_pipe_sequential_init_U_n_69,flow_control_loop_pipe_sequential_init_U_n_70,flow_control_loop_pipe_sequential_init_U_n_71,flow_control_loop_pipe_sequential_init_U_n_72,flow_control_loop_pipe_sequential_init_U_n_73,flow_control_loop_pipe_sequential_init_U_n_74,flow_control_loop_pipe_sequential_init_U_n_75}),
        .ram_reg_bram_0_4({flow_control_loop_pipe_sequential_init_U_n_106,flow_control_loop_pipe_sequential_init_U_n_107,flow_control_loop_pipe_sequential_init_U_n_108,flow_control_loop_pipe_sequential_init_U_n_109,flow_control_loop_pipe_sequential_init_U_n_110,flow_control_loop_pipe_sequential_init_U_n_111,flow_control_loop_pipe_sequential_init_U_n_112,flow_control_loop_pipe_sequential_init_U_n_113,flow_control_loop_pipe_sequential_init_U_n_114,flow_control_loop_pipe_sequential_init_U_n_115}),
        .ram_reg_bram_0_5({flow_control_loop_pipe_sequential_init_U_n_116,flow_control_loop_pipe_sequential_init_U_n_117,flow_control_loop_pipe_sequential_init_U_n_118,flow_control_loop_pipe_sequential_init_U_n_119,flow_control_loop_pipe_sequential_init_U_n_120,flow_control_loop_pipe_sequential_init_U_n_121,flow_control_loop_pipe_sequential_init_U_n_122,flow_control_loop_pipe_sequential_init_U_n_123,flow_control_loop_pipe_sequential_init_U_n_124,flow_control_loop_pipe_sequential_init_U_n_125}),
        .ram_reg_bram_0_6({flow_control_loop_pipe_sequential_init_U_n_126,flow_control_loop_pipe_sequential_init_U_n_127,flow_control_loop_pipe_sequential_init_U_n_128,flow_control_loop_pipe_sequential_init_U_n_129,flow_control_loop_pipe_sequential_init_U_n_130,flow_control_loop_pipe_sequential_init_U_n_131,flow_control_loop_pipe_sequential_init_U_n_132,flow_control_loop_pipe_sequential_init_U_n_133,flow_control_loop_pipe_sequential_init_U_n_134,flow_control_loop_pipe_sequential_init_U_n_135}),
        .ram_reg_bram_0_7({flow_control_loop_pipe_sequential_init_U_n_136,flow_control_loop_pipe_sequential_init_U_n_137,flow_control_loop_pipe_sequential_init_U_n_138,flow_control_loop_pipe_sequential_init_U_n_139,flow_control_loop_pipe_sequential_init_U_n_140,flow_control_loop_pipe_sequential_init_U_n_141,flow_control_loop_pipe_sequential_init_U_n_142,flow_control_loop_pipe_sequential_init_U_n_143,flow_control_loop_pipe_sequential_init_U_n_144,flow_control_loop_pipe_sequential_init_U_n_145}),
        .ram_reg_bram_0_8({flow_control_loop_pipe_sequential_init_U_n_146,flow_control_loop_pipe_sequential_init_U_n_147,flow_control_loop_pipe_sequential_init_U_n_148,flow_control_loop_pipe_sequential_init_U_n_149,flow_control_loop_pipe_sequential_init_U_n_150,flow_control_loop_pipe_sequential_init_U_n_151,flow_control_loop_pipe_sequential_init_U_n_152,flow_control_loop_pipe_sequential_init_U_n_153,flow_control_loop_pipe_sequential_init_U_n_154,flow_control_loop_pipe_sequential_init_U_n_155}),
        .ram_reg_bram_0_9({flow_control_loop_pipe_sequential_init_U_n_156,flow_control_loop_pipe_sequential_init_U_n_157,flow_control_loop_pipe_sequential_init_U_n_158,flow_control_loop_pipe_sequential_init_U_n_159,flow_control_loop_pipe_sequential_init_U_n_160,flow_control_loop_pipe_sequential_init_U_n_161,flow_control_loop_pipe_sequential_init_U_n_162,flow_control_loop_pipe_sequential_init_U_n_163,flow_control_loop_pipe_sequential_init_U_n_164,flow_control_loop_pipe_sequential_init_U_n_165}),
        .tmp_53_reg_3872_pp0_iter9_reg(tmp_53_reg_3872_pp0_iter9_reg),
        .\x_fu_232_reg[0] (\icmp_ln318_reg_3809_reg_n_5_[0] ),
        .\x_fu_232_reg[16] ({flow_control_loop_pipe_sequential_init_U_n_179,flow_control_loop_pipe_sequential_init_U_n_180,flow_control_loop_pipe_sequential_init_U_n_181,flow_control_loop_pipe_sequential_init_U_n_182,flow_control_loop_pipe_sequential_init_U_n_183,flow_control_loop_pipe_sequential_init_U_n_184}),
        .\x_fu_232_reg[16]_0 (icmp_ln328_fu_988_p2),
        .x_phase_reg_546(x_phase_reg_546));
  CARRY8 g0_b0_i_1
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({g0_b0_i_1_n_5,g0_b0_i_1_n_6,g0_b0_i_1_n_7,g0_b0_i_1_n_8,g0_b0_i_1_n_9,g0_b0_i_1_n_10,g0_b0_i_1_n_11,g0_b0_i_1_n_12}),
        .DI({DIV1_TABLE_U_n_57,DIV1_TABLE_U_n_58,DIV1_TABLE_U_n_59,DIV1_TABLE_U_n_60,DIV1_TABLE_U_n_61,g0_b0_i_7_n_5,g0_b0_i_8_n_5,zext_ln488_1_fu_3147_p1[0]}),
        .O({g0_b0_i_1_n_13,g0_b0_i_1_n_14,g0_b0_i_1_n_15,g0_b0_i_1_n_16,g0_b0_i_1_n_17,g0_b0_i_1_n_18,g0_b0_i_1_n_19,g0_b0_i_1_n_20}),
        .S({g0_b0_i_9_n_5,g0_b0_i_10_n_5,g0_b0_i_11_n_5,g0_b0_i_12_n_5,g0_b0_i_13_n_5,g0_b0_i_14_n_5,g0_b0_i_15_n_5,g0_b0_i_16_n_5}));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    g0_b0_i_10
       (.I0(DIV1_TABLE_U_n_58),
        .I1(DIV1_TABLE_U_n_66),
        .I2(zext_ln488_1_fu_3147_p1[6]),
        .I3(zext_ln488_2_fu_3161_p1[5]),
        .I4(zext_ln494_fu_3133_p1[5]),
        .I5(zext_ln488_fu_3175_p1[5]),
        .O(g0_b0_i_10_n_5));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    g0_b0_i_11
       (.I0(DIV1_TABLE_U_n_59),
        .I1(DIV1_TABLE_U_n_65),
        .I2(zext_ln488_1_fu_3147_p1[5]),
        .I3(zext_ln488_2_fu_3161_p1[4]),
        .I4(zext_ln494_fu_3133_p1[4]),
        .I5(zext_ln488_fu_3175_p1[4]),
        .O(g0_b0_i_11_n_5));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    g0_b0_i_12
       (.I0(DIV1_TABLE_U_n_60),
        .I1(DIV1_TABLE_U_n_64),
        .I2(zext_ln488_1_fu_3147_p1[4]),
        .I3(zext_ln488_2_fu_3161_p1[3]),
        .I4(zext_ln494_fu_3133_p1[3]),
        .I5(zext_ln488_fu_3175_p1[3]),
        .O(g0_b0_i_12_n_5));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    g0_b0_i_13
       (.I0(DIV1_TABLE_U_n_61),
        .I1(DIV1_TABLE_U_n_63),
        .I2(zext_ln488_1_fu_3147_p1[3]),
        .I3(zext_ln488_2_fu_3161_p1[2]),
        .I4(zext_ln494_fu_3133_p1[2]),
        .I5(zext_ln488_fu_3175_p1[2]),
        .O(g0_b0_i_13_n_5));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    g0_b0_i_14
       (.I0(DIV1_TABLE_U_n_62),
        .I1(zext_ln488_1_fu_3147_p1[2]),
        .I2(zext_ln488_fu_3175_p1[1]),
        .I3(zext_ln488_2_fu_3161_p1[1]),
        .I4(zext_ln494_fu_3133_p1[1]),
        .I5(zext_ln488_1_fu_3147_p1[1]),
        .O(g0_b0_i_14_n_5));
  LUT4 #(
    .INIT(16'h566A)) 
    g0_b0_i_15
       (.I0(g0_b0_i_8_n_5),
        .I1(zext_ln488_fu_3175_p1[0]),
        .I2(zext_ln494_fu_3133_p1[0]),
        .I3(zext_ln488_2_fu_3161_p1[0]),
        .O(g0_b0_i_15_n_5));
  LUT4 #(
    .INIT(16'h6996)) 
    g0_b0_i_16
       (.I0(zext_ln494_fu_3133_p1[0]),
        .I1(zext_ln488_2_fu_3161_p1[0]),
        .I2(zext_ln488_fu_3175_p1[0]),
        .I3(zext_ln488_1_fu_3147_p1[0]),
        .O(g0_b0_i_16_n_5));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    g0_b0_i_7
       (.I0(zext_ln488_fu_3175_p1[1]),
        .I1(zext_ln494_fu_3133_p1[1]),
        .I2(zext_ln488_2_fu_3161_p1[1]),
        .I3(zext_ln488_1_fu_3147_p1[2]),
        .I4(DIV1_TABLE_U_n_62),
        .O(g0_b0_i_7_n_5));
  LUT4 #(
    .INIT(16'h6996)) 
    g0_b0_i_8
       (.I0(zext_ln494_fu_3133_p1[1]),
        .I1(zext_ln488_2_fu_3161_p1[1]),
        .I2(zext_ln488_fu_3175_p1[1]),
        .I3(zext_ln488_1_fu_3147_p1[1]),
        .O(g0_b0_i_8_n_5));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    g0_b0_i_9
       (.I0(DIV1_TABLE_U_n_57),
        .I1(DIV1_TABLE_U_n_68),
        .I2(zext_ln488_1_fu_3147_p1[7]),
        .I3(zext_ln488_2_fu_3161_p1[6]),
        .I4(zext_ln494_fu_3133_p1[6]),
        .I5(zext_ln488_fu_3175_p1[6]),
        .O(g0_b0_i_9_n_5));
  LUT6 #(
    .INIT(64'h4040004040404040)) 
    \g_2_reg_723[9]_i_1 
       (.I0(\icmp_ln318_reg_3809_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter10_reg_0),
        .I3(icmp_ln328_reg_3813),
        .I4(imgBayer_empty_n),
        .I5(\icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_1 ),
        .O(empty_147_reg_655));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_723_pp0_iter7_reg_reg[0]_srl6 " *) 
  SRL16E \g_2_reg_723_pp0_iter7_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(g_2_reg_723__0[0]),
        .Q(\g_2_reg_723_pp0_iter7_reg_reg[0]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_723_pp0_iter7_reg_reg[1]_srl6 " *) 
  SRL16E \g_2_reg_723_pp0_iter7_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(g_2_reg_723__0[1]),
        .Q(\g_2_reg_723_pp0_iter7_reg_reg[1]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_723_pp0_iter7_reg_reg[2]_srl6 " *) 
  SRL16E \g_2_reg_723_pp0_iter7_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(g_2_reg_723__0[2]),
        .Q(\g_2_reg_723_pp0_iter7_reg_reg[2]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_723_pp0_iter7_reg_reg[3]_srl6 " *) 
  SRL16E \g_2_reg_723_pp0_iter7_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(g_2_reg_723__0[3]),
        .Q(\g_2_reg_723_pp0_iter7_reg_reg[3]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_723_pp0_iter7_reg_reg[4]_srl6 " *) 
  SRL16E \g_2_reg_723_pp0_iter7_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(g_2_reg_723__0[4]),
        .Q(\g_2_reg_723_pp0_iter7_reg_reg[4]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_723_pp0_iter7_reg_reg[5]_srl6 " *) 
  SRL16E \g_2_reg_723_pp0_iter7_reg_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(g_2_reg_723__0[5]),
        .Q(\g_2_reg_723_pp0_iter7_reg_reg[5]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_723_pp0_iter7_reg_reg[6]_srl6 " *) 
  SRL16E \g_2_reg_723_pp0_iter7_reg_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(g_2_reg_723__0[6]),
        .Q(\g_2_reg_723_pp0_iter7_reg_reg[6]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_723_pp0_iter7_reg_reg[7]_srl6 " *) 
  SRL16E \g_2_reg_723_pp0_iter7_reg_reg[7]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(g_2_reg_723__0[7]),
        .Q(\g_2_reg_723_pp0_iter7_reg_reg[7]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_723_pp0_iter7_reg_reg[8]_srl6 " *) 
  SRL16E \g_2_reg_723_pp0_iter7_reg_reg[8]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(g_2_reg_723__0[8]),
        .Q(\g_2_reg_723_pp0_iter7_reg_reg[8]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_723_pp0_iter7_reg_reg[9]_srl6 " *) 
  SRL16E \g_2_reg_723_pp0_iter7_reg_reg[9]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(g_2_reg_723__0[9]),
        .Q(\g_2_reg_723_pp0_iter7_reg_reg[9]_srl6_n_5 ));
  FDRE \g_2_reg_723_pp0_iter8_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_2_reg_723_pp0_iter7_reg_reg[0]_srl6_n_5 ),
        .Q(g_2_reg_723_pp0_iter8_reg[0]),
        .R(1'b0));
  FDRE \g_2_reg_723_pp0_iter8_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_2_reg_723_pp0_iter7_reg_reg[1]_srl6_n_5 ),
        .Q(g_2_reg_723_pp0_iter8_reg[1]),
        .R(1'b0));
  FDRE \g_2_reg_723_pp0_iter8_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_2_reg_723_pp0_iter7_reg_reg[2]_srl6_n_5 ),
        .Q(g_2_reg_723_pp0_iter8_reg[2]),
        .R(1'b0));
  FDRE \g_2_reg_723_pp0_iter8_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_2_reg_723_pp0_iter7_reg_reg[3]_srl6_n_5 ),
        .Q(g_2_reg_723_pp0_iter8_reg[3]),
        .R(1'b0));
  FDRE \g_2_reg_723_pp0_iter8_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_2_reg_723_pp0_iter7_reg_reg[4]_srl6_n_5 ),
        .Q(g_2_reg_723_pp0_iter8_reg[4]),
        .R(1'b0));
  FDRE \g_2_reg_723_pp0_iter8_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_2_reg_723_pp0_iter7_reg_reg[5]_srl6_n_5 ),
        .Q(g_2_reg_723_pp0_iter8_reg[5]),
        .R(1'b0));
  FDRE \g_2_reg_723_pp0_iter8_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_2_reg_723_pp0_iter7_reg_reg[6]_srl6_n_5 ),
        .Q(g_2_reg_723_pp0_iter8_reg[6]),
        .R(1'b0));
  FDRE \g_2_reg_723_pp0_iter8_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_2_reg_723_pp0_iter7_reg_reg[7]_srl6_n_5 ),
        .Q(g_2_reg_723_pp0_iter8_reg[7]),
        .R(1'b0));
  FDRE \g_2_reg_723_pp0_iter8_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_2_reg_723_pp0_iter7_reg_reg[8]_srl6_n_5 ),
        .Q(g_2_reg_723_pp0_iter8_reg[8]),
        .R(1'b0));
  FDRE \g_2_reg_723_pp0_iter8_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_2_reg_723_pp0_iter7_reg_reg[9]_srl6_n_5 ),
        .Q(g_2_reg_723_pp0_iter8_reg[9]),
        .R(1'b0));
  FDRE \g_2_reg_723_reg[0] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_1_U_n_55),
        .Q(g_2_reg_723__0[0]),
        .R(1'b0));
  FDRE \g_2_reg_723_reg[1] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_1_U_n_54),
        .Q(g_2_reg_723__0[1]),
        .R(1'b0));
  FDRE \g_2_reg_723_reg[2] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_1_U_n_53),
        .Q(g_2_reg_723__0[2]),
        .R(1'b0));
  FDRE \g_2_reg_723_reg[3] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_1_U_n_52),
        .Q(g_2_reg_723__0[3]),
        .R(1'b0));
  FDRE \g_2_reg_723_reg[4] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_1_U_n_51),
        .Q(g_2_reg_723__0[4]),
        .R(1'b0));
  FDRE \g_2_reg_723_reg[5] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_1_U_n_50),
        .Q(g_2_reg_723__0[5]),
        .R(1'b0));
  FDRE \g_2_reg_723_reg[6] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_1_U_n_49),
        .Q(g_2_reg_723__0[6]),
        .R(1'b0));
  FDRE \g_2_reg_723_reg[7] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_1_U_n_48),
        .Q(g_2_reg_723__0[7]),
        .R(1'b0));
  FDRE \g_2_reg_723_reg[8] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_1_U_n_47),
        .Q(g_2_reg_723__0[8]),
        .R(1'b0));
  FDRE \g_2_reg_723_reg[9] 
       (.C(ap_clk),
        .CE(empty_147_reg_655),
        .D(linebuf_yuv_1_U_n_46),
        .Q(g_2_reg_723__0[9]),
        .R(1'b0));
  FDRE \g_reg_4263_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(g_fu_3416_p2[0]),
        .Q(g_reg_4263[0]),
        .R(1'b0));
  FDRE \g_reg_4263_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(g_fu_3416_p2[10]),
        .Q(\g_reg_4263_reg[14]_0 [0]),
        .R(1'b0));
  FDRE \g_reg_4263_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(g_fu_3416_p2[11]),
        .Q(\g_reg_4263_reg[14]_0 [1]),
        .R(1'b0));
  FDRE \g_reg_4263_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(g_fu_3416_p2[12]),
        .Q(\g_reg_4263_reg[14]_0 [2]),
        .R(1'b0));
  FDRE \g_reg_4263_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(g_fu_3416_p2[13]),
        .Q(\g_reg_4263_reg[14]_0 [3]),
        .R(1'b0));
  FDRE \g_reg_4263_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(g_fu_3416_p2[14]),
        .Q(\g_reg_4263_reg[14]_0 [4]),
        .R(1'b0));
  FDRE \g_reg_4263_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(g_fu_3416_p2[15]),
        .Q(g_reg_4263[15]),
        .R(1'b0));
  FDRE \g_reg_4263_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(g_fu_3416_p2[1]),
        .Q(g_reg_4263[1]),
        .R(1'b0));
  FDRE \g_reg_4263_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(g_fu_3416_p2[2]),
        .Q(g_reg_4263[2]),
        .R(1'b0));
  FDRE \g_reg_4263_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(g_fu_3416_p2[3]),
        .Q(g_reg_4263[3]),
        .R(1'b0));
  FDRE \g_reg_4263_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(g_fu_3416_p2[4]),
        .Q(g_reg_4263[4]),
        .R(1'b0));
  FDRE \g_reg_4263_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(g_fu_3416_p2[5]),
        .Q(g_reg_4263[5]),
        .R(1'b0));
  FDRE \g_reg_4263_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(g_fu_3416_p2[6]),
        .Q(g_reg_4263[6]),
        .R(1'b0));
  FDRE \g_reg_4263_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(g_fu_3416_p2[7]),
        .Q(g_reg_4263[7]),
        .R(1'b0));
  FDRE \g_reg_4263_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(g_fu_3416_p2[8]),
        .Q(g_reg_4263[8]),
        .R(1'b0));
  FDRE \g_reg_4263_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(g_fu_3416_p2[9]),
        .Q(g_reg_4263[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/icmp_ln318_reg_3809_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/icmp_ln318_reg_3809_pp0_iter7_reg_reg[0]_srl7 " *) 
  SRL16E \icmp_ln318_reg_3809_pp0_iter7_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\icmp_ln318_reg_3809_reg_n_5_[0] ),
        .Q(\icmp_ln318_reg_3809_pp0_iter7_reg_reg[0]_srl7_n_5 ));
  FDRE \icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln318_reg_3809_pp0_iter7_reg_reg[0]_srl7_n_5 ),
        .Q(icmp_ln318_reg_3809_pp0_iter8_reg),
        .R(1'b0));
  FDRE \icmp_ln318_reg_3809_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln318_fu_958_p2),
        .Q(\icmp_ln318_reg_3809_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln328_reg_3813_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln328_fu_988_p2),
        .Q(icmp_ln328_reg_3813),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/icmp_ln439_reg_3865_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9 " *) 
  SRL16E \icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln439_fu_1010_p2),
        .Q(\icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_2 
       (.I0(\icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_1 [11]),
        .I1(\icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_1 [12]),
        .I2(\icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_1 [9]),
        .I3(\icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_1 [10]),
        .I4(\icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_1 [14]),
        .I5(\icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_1 [13]),
        .O(\icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_4 
       (.I0(\icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_1 [5]),
        .I1(\icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_1 [6]),
        .I2(\icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_1 [3]),
        .I3(\icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_1 [4]),
        .I4(\icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_1 [8]),
        .I5(\icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_1 [7]),
        .O(\icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_4_n_5 ));
  FDRE \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_n_5 ),
        .Q(icmp_ln439_reg_3865_pp0_iter9_reg),
        .R(1'b0));
  design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W linebuf_yuv_1_U
       (.D({flow_control_loop_pipe_sequential_init_U_n_166,flow_control_loop_pipe_sequential_init_U_n_167,flow_control_loop_pipe_sequential_init_U_n_168,flow_control_loop_pipe_sequential_init_U_n_169,flow_control_loop_pipe_sequential_init_U_n_170,flow_control_loop_pipe_sequential_init_U_n_171,flow_control_loop_pipe_sequential_init_U_n_172,flow_control_loop_pipe_sequential_init_U_n_173,flow_control_loop_pipe_sequential_init_U_n_174,flow_control_loop_pipe_sequential_init_U_n_175,flow_control_loop_pipe_sequential_init_U_n_176}),
        .DINADIN(PixBufVal_fu_1265_p3),
        .Q(linebuf_yuv_addr_reg_3817),
        .WEA(ap_condition_366),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0] (\cmp147_reg_3841_reg_n_5_[0] ),
        .\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[9] (empty_138_fu_280),
        .cmp170_reg_686(cmp170_reg_686),
        .\empty_129_fu_244_reg[0] (flow_control_loop_pipe_sequential_init_U_n_8),
        .\empty_129_fu_244_reg[9] (\empty_129_fu_244_reg[9]_0 ),
        .\empty_155_reg_713_reg[9] (empty_129_fu_244),
        .\empty_157_reg_733_reg[9] (empty_139_fu_284),
        .\g_2_reg_723_reg[9] (empty_140_fu_288),
        .icmp_ln328_reg_3813(icmp_ln328_reg_3813),
        .imgBayer_dout(imgBayer_dout),
        .imgBayer_empty_n(imgBayer_empty_n),
        .linebuf_yuv_1_ce1_local(linebuf_yuv_1_ce1_local),
        .linebuf_yuv_1_we0_local(linebuf_yuv_1_we0_local),
        .ram_reg_bram_0_0(linebuf_yuv_1_q1),
        .ram_reg_bram_0_1({linebuf_yuv_1_U_n_16,linebuf_yuv_1_U_n_17,linebuf_yuv_1_U_n_18,linebuf_yuv_1_U_n_19,linebuf_yuv_1_U_n_20,linebuf_yuv_1_U_n_21,linebuf_yuv_1_U_n_22,linebuf_yuv_1_U_n_23,linebuf_yuv_1_U_n_24,linebuf_yuv_1_U_n_25}),
        .ram_reg_bram_0_10(DOUTBDOUT),
        .ram_reg_bram_0_2({linebuf_yuv_1_U_n_26,linebuf_yuv_1_U_n_27,linebuf_yuv_1_U_n_28,linebuf_yuv_1_U_n_29,linebuf_yuv_1_U_n_30,linebuf_yuv_1_U_n_31,linebuf_yuv_1_U_n_32,linebuf_yuv_1_U_n_33,linebuf_yuv_1_U_n_34,linebuf_yuv_1_U_n_35}),
        .ram_reg_bram_0_3(select_ln403_1_fu_1273_p3),
        .ram_reg_bram_0_4({linebuf_yuv_1_U_n_46,linebuf_yuv_1_U_n_47,linebuf_yuv_1_U_n_48,linebuf_yuv_1_U_n_49,linebuf_yuv_1_U_n_50,linebuf_yuv_1_U_n_51,linebuf_yuv_1_U_n_52,linebuf_yuv_1_U_n_53,linebuf_yuv_1_U_n_54,linebuf_yuv_1_U_n_55}),
        .ram_reg_bram_0_5({linebuf_yuv_1_U_n_56,linebuf_yuv_1_U_n_57,linebuf_yuv_1_U_n_58,linebuf_yuv_1_U_n_59,linebuf_yuv_1_U_n_60,linebuf_yuv_1_U_n_61,linebuf_yuv_1_U_n_62,linebuf_yuv_1_U_n_63,linebuf_yuv_1_U_n_64,linebuf_yuv_1_U_n_65}),
        .ram_reg_bram_0_6({linebuf_yuv_1_U_n_66,linebuf_yuv_1_U_n_67,linebuf_yuv_1_U_n_68,linebuf_yuv_1_U_n_69,linebuf_yuv_1_U_n_70,linebuf_yuv_1_U_n_71,linebuf_yuv_1_U_n_72,linebuf_yuv_1_U_n_73,linebuf_yuv_1_U_n_74,linebuf_yuv_1_U_n_75}),
        .ram_reg_bram_0_7(\icmp_ln318_reg_3809_reg_n_5_[0] ),
        .ram_reg_bram_0_8(ap_enable_reg_pp0_iter10_reg_0),
        .ram_reg_bram_0_9(\icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_1 ));
  FDRE \linebuf_yuv_1_addr_reg_3823_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(flow_control_loop_pipe_sequential_init_U_n_176),
        .Q(linebuf_yuv_addr_reg_3817[0]),
        .R(1'b0));
  FDRE \linebuf_yuv_1_addr_reg_3823_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(flow_control_loop_pipe_sequential_init_U_n_166),
        .Q(linebuf_yuv_addr_reg_3817[10]),
        .R(1'b0));
  FDRE \linebuf_yuv_1_addr_reg_3823_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(flow_control_loop_pipe_sequential_init_U_n_175),
        .Q(linebuf_yuv_addr_reg_3817[1]),
        .R(1'b0));
  FDRE \linebuf_yuv_1_addr_reg_3823_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(flow_control_loop_pipe_sequential_init_U_n_174),
        .Q(linebuf_yuv_addr_reg_3817[2]),
        .R(1'b0));
  FDRE \linebuf_yuv_1_addr_reg_3823_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(flow_control_loop_pipe_sequential_init_U_n_173),
        .Q(linebuf_yuv_addr_reg_3817[3]),
        .R(1'b0));
  FDRE \linebuf_yuv_1_addr_reg_3823_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(flow_control_loop_pipe_sequential_init_U_n_172),
        .Q(linebuf_yuv_addr_reg_3817[4]),
        .R(1'b0));
  FDRE \linebuf_yuv_1_addr_reg_3823_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(flow_control_loop_pipe_sequential_init_U_n_171),
        .Q(linebuf_yuv_addr_reg_3817[5]),
        .R(1'b0));
  FDRE \linebuf_yuv_1_addr_reg_3823_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(flow_control_loop_pipe_sequential_init_U_n_170),
        .Q(linebuf_yuv_addr_reg_3817[6]),
        .R(1'b0));
  FDRE \linebuf_yuv_1_addr_reg_3823_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(flow_control_loop_pipe_sequential_init_U_n_169),
        .Q(linebuf_yuv_addr_reg_3817[7]),
        .R(1'b0));
  FDRE \linebuf_yuv_1_addr_reg_3823_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(flow_control_loop_pipe_sequential_init_U_n_168),
        .Q(linebuf_yuv_addr_reg_3817[8]),
        .R(1'b0));
  FDRE \linebuf_yuv_1_addr_reg_3823_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(flow_control_loop_pipe_sequential_init_U_n_167),
        .Q(linebuf_yuv_addr_reg_3817[9]),
        .R(1'b0));
  design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_14 linebuf_yuv_2_U
       (.ADDRBWRADDR({flow_control_loop_pipe_sequential_init_U_n_166,flow_control_loop_pipe_sequential_init_U_n_167,flow_control_loop_pipe_sequential_init_U_n_168,flow_control_loop_pipe_sequential_init_U_n_169,flow_control_loop_pipe_sequential_init_U_n_170,flow_control_loop_pipe_sequential_init_U_n_171,flow_control_loop_pipe_sequential_init_U_n_172,flow_control_loop_pipe_sequential_init_U_n_173,flow_control_loop_pipe_sequential_init_U_n_174,flow_control_loop_pipe_sequential_init_U_n_175,flow_control_loop_pipe_sequential_init_U_n_176}),
        .D({linebuf_yuv_2_U_n_15,linebuf_yuv_2_U_n_16,linebuf_yuv_2_U_n_17,linebuf_yuv_2_U_n_18,linebuf_yuv_2_U_n_19,linebuf_yuv_2_U_n_20,linebuf_yuv_2_U_n_21,linebuf_yuv_2_U_n_22,linebuf_yuv_2_U_n_23,linebuf_yuv_2_U_n_24}),
        .DINADIN(select_ln403_2_fu_1281_p3),
        .DOUTBDOUT(linebuf_yuv_2_q1),
        .Q(linebuf_yuv_addr_reg_3817),
        .WEA(ap_condition_366),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0] (\cmp147_reg_3841_reg_n_5_[0] ),
        .\ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0]_0 (\icmp_ln318_reg_3809_reg_n_5_[0] ),
        .\ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[9] (empty_135_fu_268),
        .cmp170_reg_686(cmp170_reg_686),
        .\empty_128_fu_240_reg[0] (flow_control_loop_pipe_sequential_init_U_n_8),
        .\empty_128_fu_240_reg[9] (\empty_128_fu_240_reg[9]_0 ),
        .\empty_159_reg_752_reg[9] (empty_137_fu_276),
        .icmp_ln328_reg_3813(icmp_ln328_reg_3813),
        .imgBayer_dout(imgBayer_dout),
        .linebuf_yuv_1_ce1_local(linebuf_yuv_1_ce1_local),
        .linebuf_yuv_1_we0_local(linebuf_yuv_1_we0_local),
        .ram_reg_bram_0_0({linebuf_yuv_2_U_n_25,linebuf_yuv_2_U_n_26,linebuf_yuv_2_U_n_27,linebuf_yuv_2_U_n_28,linebuf_yuv_2_U_n_29,linebuf_yuv_2_U_n_30,linebuf_yuv_2_U_n_31,linebuf_yuv_2_U_n_32,linebuf_yuv_2_U_n_33,linebuf_yuv_2_U_n_34}),
        .ram_reg_bram_0_1({linebuf_yuv_2_U_n_45,linebuf_yuv_2_U_n_46,linebuf_yuv_2_U_n_47,linebuf_yuv_2_U_n_48,linebuf_yuv_2_U_n_49,linebuf_yuv_2_U_n_50,linebuf_yuv_2_U_n_51,linebuf_yuv_2_U_n_52,linebuf_yuv_2_U_n_53,linebuf_yuv_2_U_n_54}),
        .ram_reg_bram_0_2(select_ln403_1_fu_1273_p3),
        .ram_reg_bram_0_3(\icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_1 ),
        .ram_reg_bram_0_4(DOUTBDOUT));
  design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_15 linebuf_yuv_3_U
       (.ADDRBWRADDR({flow_control_loop_pipe_sequential_init_U_n_166,flow_control_loop_pipe_sequential_init_U_n_167,flow_control_loop_pipe_sequential_init_U_n_168,flow_control_loop_pipe_sequential_init_U_n_169,flow_control_loop_pipe_sequential_init_U_n_170,flow_control_loop_pipe_sequential_init_U_n_171,flow_control_loop_pipe_sequential_init_U_n_172,flow_control_loop_pipe_sequential_init_U_n_173,flow_control_loop_pipe_sequential_init_U_n_174,flow_control_loop_pipe_sequential_init_U_n_175,flow_control_loop_pipe_sequential_init_U_n_176}),
        .D({linebuf_yuv_3_U_n_15,linebuf_yuv_3_U_n_16,linebuf_yuv_3_U_n_17,linebuf_yuv_3_U_n_18,linebuf_yuv_3_U_n_19,linebuf_yuv_3_U_n_20,linebuf_yuv_3_U_n_21,linebuf_yuv_3_U_n_22,linebuf_yuv_3_U_n_23,linebuf_yuv_3_U_n_24}),
        .DINADIN(select_ln403_2_fu_1281_p3),
        .Q(linebuf_yuv_addr_reg_3817),
        .WEA(ap_condition_366),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0] (\cmp147_reg_3841_reg_n_5_[0] ),
        .\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]_0 (\icmp_ln318_reg_3809_reg_n_5_[0] ),
        .\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[9] ({\empty_132_fu_256_reg_n_5_[9] ,\empty_132_fu_256_reg_n_5_[8] ,\empty_132_fu_256_reg_n_5_[7] ,\empty_132_fu_256_reg_n_5_[6] ,\empty_132_fu_256_reg_n_5_[5] ,\empty_132_fu_256_reg_n_5_[4] ,\empty_132_fu_256_reg_n_5_[3] ,\empty_132_fu_256_reg_n_5_[2] ,\empty_132_fu_256_reg_n_5_[1] ,\empty_132_fu_256_reg_n_5_[0] }),
        .\empty_127_fu_236_reg[0] (flow_control_loop_pipe_sequential_init_U_n_8),
        .\empty_127_fu_236_reg[9] (\empty_127_fu_236_reg[9]_0 ),
        .\empty_162_reg_771_reg[9] ({\empty_127_fu_236_reg_n_5_[9] ,\empty_127_fu_236_reg_n_5_[8] ,\empty_127_fu_236_reg_n_5_[7] ,\empty_127_fu_236_reg_n_5_[6] ,\empty_127_fu_236_reg_n_5_[5] ,\empty_127_fu_236_reg_n_5_[4] ,\empty_127_fu_236_reg_n_5_[3] ,\empty_127_fu_236_reg_n_5_[2] ,\empty_127_fu_236_reg_n_5_[1] ,\empty_127_fu_236_reg_n_5_[0] }),
        .\empty_163_reg_781_reg[9] (empty_134_fu_264),
        .\empty_165_reg_791_reg[9] (empty_133_fu_260),
        .icmp_ln328_reg_3813(icmp_ln328_reg_3813),
        .linebuf_yuv_1_ce1_local(linebuf_yuv_1_ce1_local),
        .linebuf_yuv_1_we0_local(linebuf_yuv_1_we0_local),
        .ram_reg_bram_0_0(linebuf_yuv_3_q1),
        .ram_reg_bram_0_1({linebuf_yuv_3_U_n_25,linebuf_yuv_3_U_n_26,linebuf_yuv_3_U_n_27,linebuf_yuv_3_U_n_28,linebuf_yuv_3_U_n_29,linebuf_yuv_3_U_n_30,linebuf_yuv_3_U_n_31,linebuf_yuv_3_U_n_32,linebuf_yuv_3_U_n_33,linebuf_yuv_3_U_n_34}),
        .ram_reg_bram_0_2({linebuf_yuv_3_U_n_35,linebuf_yuv_3_U_n_36,linebuf_yuv_3_U_n_37,linebuf_yuv_3_U_n_38,linebuf_yuv_3_U_n_39,linebuf_yuv_3_U_n_40,linebuf_yuv_3_U_n_41,linebuf_yuv_3_U_n_42,linebuf_yuv_3_U_n_43,linebuf_yuv_3_U_n_44}),
        .ram_reg_bram_0_3({linebuf_yuv_3_U_n_45,linebuf_yuv_3_U_n_46,linebuf_yuv_3_U_n_47,linebuf_yuv_3_U_n_48,linebuf_yuv_3_U_n_49,linebuf_yuv_3_U_n_50,linebuf_yuv_3_U_n_51,linebuf_yuv_3_U_n_52,linebuf_yuv_3_U_n_53,linebuf_yuv_3_U_n_54}),
        .ram_reg_bram_0_4({linebuf_yuv_3_U_n_55,linebuf_yuv_3_U_n_56,linebuf_yuv_3_U_n_57,linebuf_yuv_3_U_n_58,linebuf_yuv_3_U_n_59,linebuf_yuv_3_U_n_60,linebuf_yuv_3_U_n_61,linebuf_yuv_3_U_n_62,linebuf_yuv_3_U_n_63,linebuf_yuv_3_U_n_64}));
  design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_16 linebuf_yuv_U
       (.ADDRBWRADDR({flow_control_loop_pipe_sequential_init_U_n_166,flow_control_loop_pipe_sequential_init_U_n_167,flow_control_loop_pipe_sequential_init_U_n_168,flow_control_loop_pipe_sequential_init_U_n_169,flow_control_loop_pipe_sequential_init_U_n_170,flow_control_loop_pipe_sequential_init_U_n_171,flow_control_loop_pipe_sequential_init_U_n_172,flow_control_loop_pipe_sequential_init_U_n_173,flow_control_loop_pipe_sequential_init_U_n_174,flow_control_loop_pipe_sequential_init_U_n_175,flow_control_loop_pipe_sequential_init_U_n_176}),
        .CEP(ap_block_pp0_stage0_subdone),
        .D({linebuf_yuv_U_n_18,linebuf_yuv_U_n_19,linebuf_yuv_U_n_20,linebuf_yuv_U_n_21,linebuf_yuv_U_n_22,linebuf_yuv_U_n_23,linebuf_yuv_U_n_24,linebuf_yuv_U_n_25,linebuf_yuv_U_n_26,linebuf_yuv_U_n_27}),
        .DINADIN(PixBufVal_fu_1265_p3),
        .Q(linebuf_yuv_addr_reg_3817),
        .WEA(ap_condition_366),
        .addr(addr),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter10(ap_enable_reg_pp0_iter10),
        .ap_enable_reg_pp0_iter10_reg(ap_enable_reg_pp0_iter10_reg_0),
        .\ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[0] (\cmp147_reg_3841_reg_n_5_[0] ),
        .\ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[9] (empty_141_fu_292),
        .cmp170_reg_686(cmp170_reg_686),
        .\cmp84_reg_666_reg[0] ({linebuf_yuv_U_n_28,linebuf_yuv_U_n_29,linebuf_yuv_U_n_30,linebuf_yuv_U_n_31,linebuf_yuv_U_n_32,linebuf_yuv_U_n_33,linebuf_yuv_U_n_34,linebuf_yuv_U_n_35,linebuf_yuv_U_n_36,linebuf_yuv_U_n_37}),
        .\empty_130_fu_248_reg[0] (flow_control_loop_pipe_sequential_init_U_n_8),
        .\empty_130_fu_248_reg[9] (\empty_130_fu_248_reg[9]_0 ),
        .\empty_131_fu_252_reg[9] (\empty_131_fu_252_reg[9]_0 ),
        .\empty_152_reg_694_reg[9] (empty_143_fu_300),
        .grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .icmp_ln328_reg_3813(icmp_ln328_reg_3813),
        .imgBayer_dout(imgBayer_dout),
        .imgBayer_empty_n(imgBayer_empty_n),
        .imgG_full_n(imgG_full_n),
        .linebuf_yuv_1_ce1_local(linebuf_yuv_1_ce1_local),
        .ram_reg_bram_0_0(DOUTBDOUT),
        .ram_reg_bram_0_1({linebuf_yuv_U_n_38,linebuf_yuv_U_n_39,linebuf_yuv_U_n_40,linebuf_yuv_U_n_41,linebuf_yuv_U_n_42,linebuf_yuv_U_n_43,linebuf_yuv_U_n_44,linebuf_yuv_U_n_45,linebuf_yuv_U_n_46,linebuf_yuv_U_n_47}),
        .ram_reg_bram_0_2({linebuf_yuv_U_n_58,linebuf_yuv_U_n_59,linebuf_yuv_U_n_60,linebuf_yuv_U_n_61,linebuf_yuv_U_n_62,linebuf_yuv_U_n_63,linebuf_yuv_U_n_64,linebuf_yuv_U_n_65,linebuf_yuv_U_n_66,linebuf_yuv_U_n_67}),
        .ram_reg_bram_0_3(\icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_1 ),
        .ram_reg_bram_0_4(\icmp_ln318_reg_3809_reg_n_5_[0] ),
        .ram_reg_bram_0_5(ram_reg_bram_0),
        .ram_reg_bram_0_6(ram_reg_bram_0_0),
        .tmp_53_reg_3872_pp0_iter9_reg(tmp_53_reg_3872_pp0_iter9_reg));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    lshr_ln501_1_reg_4228_reg
       (.A({DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_40,DIV1_TABLE_U_n_41,DIV1_TABLE_U_n_42,DIV1_TABLE_U_n_43,DIV1_TABLE_U_n_44,DIV1_TABLE_U_n_45,DIV1_TABLE_U_n_46,DIV1_TABLE_U_n_47,DIV1_TABLE_U_n_48,p_0_out}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_lshr_ln501_1_reg_4228_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln488_1_fu_3147_p1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_lshr_ln501_1_reg_4228_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_lshr_ln501_1_reg_4228_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_lshr_ln501_1_reg_4228_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DIV2_TABLE_ce0_local),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_lshr_ln501_1_reg_4228_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_lshr_ln501_1_reg_4228_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_lshr_ln501_1_reg_4228_reg_P_UNCONNECTED[47:18],lshr_ln501_1_reg_4228_reg__0,lshr_ln501_1_reg_4228_reg_n_103,lshr_ln501_1_reg_4228_reg_n_104,lshr_ln501_1_reg_4228_reg_n_105,lshr_ln501_1_reg_4228_reg_n_106,lshr_ln501_1_reg_4228_reg_n_107,lshr_ln501_1_reg_4228_reg_n_108,lshr_ln501_1_reg_4228_reg_n_109,lshr_ln501_1_reg_4228_reg_n_110}),
        .PATTERNBDETECT(NLW_lshr_ln501_1_reg_4228_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_lshr_ln501_1_reg_4228_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_lshr_ln501_1_reg_4228_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_lshr_ln501_1_reg_4228_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_lshr_ln501_1_reg_4228_reg_XOROUT_UNCONNECTED[7:0]));
  CARRY8 lshr_ln501_1_reg_4228_reg_i_20
       (.CI(g0_b0_i_1_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_lshr_ln501_1_reg_4228_reg_i_20_CO_UNCONNECTED[7:3],lshr_ln501_1_reg_4228_reg_i_20_n_10,NLW_lshr_ln501_1_reg_4228_reg_i_20_CO_UNCONNECTED[1],lshr_ln501_1_reg_4228_reg_i_20_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIV1_TABLE_U_n_67}),
        .O({NLW_lshr_ln501_1_reg_4228_reg_i_20_O_UNCONNECTED[7:2],lshr_ln501_1_reg_4228_reg_i_20_n_19,lshr_ln501_1_reg_4228_reg_i_20_n_20}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,DIV1_TABLE_U_n_69,lshr_ln501_1_reg_4228_reg_i_47_n_5}));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    lshr_ln501_1_reg_4228_reg_i_47
       (.I0(DIV1_TABLE_U_n_67),
        .I1(zext_ln488_fu_3175_p1[8]),
        .I2(zext_ln494_fu_3133_p1[8]),
        .I3(zext_ln488_2_fu_3161_p1[7]),
        .I4(zext_ln494_fu_3133_p1[7]),
        .I5(zext_ln488_fu_3175_p1[7]),
        .O(lshr_ln501_1_reg_4228_reg_i_47_n_5));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    lshr_ln501_2_reg_4233_reg
       (.A({DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_40,DIV1_TABLE_U_n_41,DIV1_TABLE_U_n_42,DIV1_TABLE_U_n_43,DIV1_TABLE_U_n_44,DIV1_TABLE_U_n_45,DIV1_TABLE_U_n_46,DIV1_TABLE_U_n_47,DIV1_TABLE_U_n_48,p_0_out}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_lshr_ln501_2_reg_4233_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln488_2_fu_3161_p1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_lshr_ln501_2_reg_4233_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_lshr_ln501_2_reg_4233_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_lshr_ln501_2_reg_4233_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DIV2_TABLE_ce0_local),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_lshr_ln501_2_reg_4233_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_lshr_ln501_2_reg_4233_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_lshr_ln501_2_reg_4233_reg_P_UNCONNECTED[47:18],lshr_ln501_2_reg_4233_reg__0,lshr_ln501_2_reg_4233_reg_n_103,lshr_ln501_2_reg_4233_reg_n_104,lshr_ln501_2_reg_4233_reg_n_105,lshr_ln501_2_reg_4233_reg_n_106,lshr_ln501_2_reg_4233_reg_n_107,lshr_ln501_2_reg_4233_reg_n_108,lshr_ln501_2_reg_4233_reg_n_109,lshr_ln501_2_reg_4233_reg_n_110}),
        .PATTERNBDETECT(NLW_lshr_ln501_2_reg_4233_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_lshr_ln501_2_reg_4233_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_lshr_ln501_2_reg_4233_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_lshr_ln501_2_reg_4233_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_lshr_ln501_2_reg_4233_reg_XOROUT_UNCONNECTED[7:0]));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \mOutPtr[2]_i_3__1 
       (.I0(\icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_1 ),
        .I1(\empty_129_fu_244[9]_i_3_n_5 ),
        .I2(icmp_ln328_reg_3813),
        .I3(ap_enable_reg_pp0_iter10_reg_0),
        .I4(\ap_CS_fsm_reg[1] [2]),
        .I5(imgBayer_empty_n),
        .O(\cmp84_reg_666_reg[0] ));
  design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1 mac_muladd_14s_10ns_24s_25_4_1_U61
       (.B(ave_3_reg_4085_pp0_iter4_reg),
        .CEP(ap_block_pp0_stage0_subdone),
        .D(g_fu_3416_p2),
        .DSP_ALU_INST({mul_14s_10ns_24_1_1_U60_n_5,mul_14s_10ns_24_1_1_U60_n_6,mul_14s_10ns_24_1_1_U60_n_7,mul_14s_10ns_24_1_1_U60_n_8,mul_14s_10ns_24_1_1_U60_n_9,mul_14s_10ns_24_1_1_U60_n_10,mul_14s_10ns_24_1_1_U60_n_11,mul_14s_10ns_24_1_1_U60_n_12,mul_14s_10ns_24_1_1_U60_n_13,mul_14s_10ns_24_1_1_U60_n_14,mul_14s_10ns_24_1_1_U60_n_15,mul_14s_10ns_24_1_1_U60_n_16,mul_14s_10ns_24_1_1_U60_n_17,mul_14s_10ns_24_1_1_U60_n_18,mul_14s_10ns_24_1_1_U60_n_19,mul_14s_10ns_24_1_1_U60_n_20,mul_14s_10ns_24_1_1_U60_n_21,mul_14s_10ns_24_1_1_U60_n_22,mul_14s_10ns_24_1_1_U60_n_23,mul_14s_10ns_24_1_1_U60_n_24,mul_14s_10ns_24_1_1_U60_n_25,mul_14s_10ns_24_1_1_U60_n_26,mul_14s_10ns_24_1_1_U60_n_27,mul_14s_10ns_24_1_1_U60_n_28}),
        .P({mul_18s_9ns_18_1_1_U58_n_5,mul_18s_9ns_18_1_1_U58_n_6,mul_18s_9ns_18_1_1_U58_n_7,mul_18s_9ns_18_1_1_U58_n_8,mul_18s_9ns_18_1_1_U58_n_9,mul_18s_9ns_18_1_1_U58_n_10,mul_18s_9ns_18_1_1_U58_n_11,mul_18s_9ns_18_1_1_U58_n_12,mul_18s_9ns_18_1_1_U58_n_13,mul_18s_9ns_18_1_1_U58_n_14}),
        .Q(g_2_reg_723_pp0_iter8_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .\g_reg_4263_reg[15]_i_11 ({mac_muladd_14s_10ns_24s_25_4_1_U62_n_5,mac_muladd_14s_10ns_24s_25_4_1_U62_n_6,mac_muladd_14s_10ns_24s_25_4_1_U62_n_7,mac_muladd_14s_10ns_24s_25_4_1_U62_n_8,mac_muladd_14s_10ns_24s_25_4_1_U62_n_9,mac_muladd_14s_10ns_24s_25_4_1_U62_n_10,mac_muladd_14s_10ns_24s_25_4_1_U62_n_11,mac_muladd_14s_10ns_24s_25_4_1_U62_n_12,mac_muladd_14s_10ns_24s_25_4_1_U62_n_13,mac_muladd_14s_10ns_24s_25_4_1_U62_n_14,mac_muladd_14s_10ns_24s_25_4_1_U62_n_15,mac_muladd_14s_10ns_24s_25_4_1_U62_n_16,mac_muladd_14s_10ns_24s_25_4_1_U62_n_17,mac_muladd_14s_10ns_24s_25_4_1_U62_n_18,mac_muladd_14s_10ns_24s_25_4_1_U62_n_19,mac_muladd_14s_10ns_24s_25_4_1_U62_n_20,mac_muladd_14s_10ns_24s_25_4_1_U62_n_21,mac_muladd_14s_10ns_24s_25_4_1_U62_n_22,mac_muladd_14s_10ns_24s_25_4_1_U62_n_23,mac_muladd_14s_10ns_24s_25_4_1_U62_n_24,mac_muladd_14s_10ns_24s_25_4_1_U62_n_25,mac_muladd_14s_10ns_24s_25_4_1_U62_n_26,mac_muladd_14s_10ns_24s_25_4_1_U62_n_27,mac_muladd_14s_10ns_24s_25_4_1_U62_n_28,mac_muladd_14s_10ns_24s_25_4_1_U62_n_29}),
        .\icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0 (\icmp_ln318_reg_3809_reg_n_5_[0] ),
        .\icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_0 (\icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_1 ),
        .\icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_1 (ap_enable_reg_pp0_iter10_reg_0),
        .icmp_ln328_reg_3813(icmp_ln328_reg_3813),
        .imgBayer_empty_n(imgBayer_empty_n));
  design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_17 mac_muladd_14s_10ns_24s_25_4_1_U62
       (.B(ave_reg_4028_pp0_iter4_reg),
        .CEP(ap_block_pp0_stage0_subdone),
        .DSP_ALU_INST({mul_18s_9ns_18_1_1_U55_n_5,mul_18s_9ns_18_1_1_U55_n_6,mul_18s_9ns_18_1_1_U55_n_7,mul_18s_9ns_18_1_1_U55_n_8,mul_18s_9ns_18_1_1_U55_n_9,mul_18s_9ns_18_1_1_U55_n_10,mul_18s_9ns_18_1_1_U55_n_11,mul_18s_9ns_18_1_1_U55_n_12,mul_18s_9ns_18_1_1_U55_n_13,mul_18s_9ns_18_1_1_U55_n_14}),
        .DSP_ALU_INST_0({mul_14s_10ns_24_1_1_U59_n_5,mul_14s_10ns_24_1_1_U59_n_6,mul_14s_10ns_24_1_1_U59_n_7,mul_14s_10ns_24_1_1_U59_n_8,mul_14s_10ns_24_1_1_U59_n_9,mul_14s_10ns_24_1_1_U59_n_10,mul_14s_10ns_24_1_1_U59_n_11,mul_14s_10ns_24_1_1_U59_n_12,mul_14s_10ns_24_1_1_U59_n_13,mul_14s_10ns_24_1_1_U59_n_14,mul_14s_10ns_24_1_1_U59_n_15,mul_14s_10ns_24_1_1_U59_n_16,mul_14s_10ns_24_1_1_U59_n_17,mul_14s_10ns_24_1_1_U59_n_18,mul_14s_10ns_24_1_1_U59_n_19,mul_14s_10ns_24_1_1_U59_n_20,mul_14s_10ns_24_1_1_U59_n_21,mul_14s_10ns_24_1_1_U59_n_22,mul_14s_10ns_24_1_1_U59_n_23,mul_14s_10ns_24_1_1_U59_n_24,mul_14s_10ns_24_1_1_U59_n_25,mul_14s_10ns_24_1_1_U59_n_26,mul_14s_10ns_24_1_1_U59_n_27,mul_14s_10ns_24_1_1_U59_n_28}),
        .P({mac_muladd_14s_10ns_24s_25_4_1_U62_n_5,mac_muladd_14s_10ns_24s_25_4_1_U62_n_6,mac_muladd_14s_10ns_24s_25_4_1_U62_n_7,mac_muladd_14s_10ns_24s_25_4_1_U62_n_8,mac_muladd_14s_10ns_24s_25_4_1_U62_n_9,mac_muladd_14s_10ns_24s_25_4_1_U62_n_10,mac_muladd_14s_10ns_24s_25_4_1_U62_n_11,mac_muladd_14s_10ns_24s_25_4_1_U62_n_12,mac_muladd_14s_10ns_24s_25_4_1_U62_n_13,mac_muladd_14s_10ns_24s_25_4_1_U62_n_14,mac_muladd_14s_10ns_24s_25_4_1_U62_n_15,mac_muladd_14s_10ns_24s_25_4_1_U62_n_16,mac_muladd_14s_10ns_24s_25_4_1_U62_n_17,mac_muladd_14s_10ns_24s_25_4_1_U62_n_18,mac_muladd_14s_10ns_24s_25_4_1_U62_n_19,mac_muladd_14s_10ns_24s_25_4_1_U62_n_20,mac_muladd_14s_10ns_24s_25_4_1_U62_n_21,mac_muladd_14s_10ns_24s_25_4_1_U62_n_22,mac_muladd_14s_10ns_24s_25_4_1_U62_n_23,mac_muladd_14s_10ns_24s_25_4_1_U62_n_24,mac_muladd_14s_10ns_24s_25_4_1_U62_n_25,mac_muladd_14s_10ns_24s_25_4_1_U62_n_26,mac_muladd_14s_10ns_24s_25_4_1_U62_n_27,mac_muladd_14s_10ns_24s_25_4_1_U62_n_28,mac_muladd_14s_10ns_24s_25_4_1_U62_n_29}),
        .ap_clk(ap_clk));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h999C)) 
    \mean_reg_4090[0]_i_1 
       (.I0(\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_n_7 ),
        .I1(ave_fu_1820_p2[2]),
        .I2(ave_fu_1820_p2[0]),
        .I3(ave_fu_1820_p2[1]),
        .O(mean_fu_1974_p3[0]));
  LUT6 #(
    .INIT(64'hF0F0F0B4E1F0F0F0)) 
    \mean_reg_4090[10]_i_1 
       (.I0(\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_n_7 ),
        .I1(\mean_reg_4090[12]_i_3_n_5 ),
        .I2(ave_fu_1820_p2[12]),
        .I3(ave_fu_1820_p2[11]),
        .I4(ave_fu_1820_p2[10]),
        .I5(\mean_reg_4090[12]_i_2_n_5 ),
        .O(mean_fu_1974_p3[10]));
  LUT6 #(
    .INIT(64'h00000000FFFDBFFF)) 
    \mean_reg_4090[11]_i_1 
       (.I0(\mean_reg_4090[12]_i_2_n_5 ),
        .I1(ave_fu_1820_p2[12]),
        .I2(ave_fu_1820_p2[11]),
        .I3(ave_fu_1820_p2[10]),
        .I4(\mean_reg_4090[12]_i_3_n_5 ),
        .I5(\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_n_7 ),
        .O(\mean_reg_4090[11]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h5555555145555551)) 
    \mean_reg_4090[12]_i_1 
       (.I0(\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_n_7 ),
        .I1(\mean_reg_4090[12]_i_2_n_5 ),
        .I2(ave_fu_1820_p2[10]),
        .I3(ave_fu_1820_p2[11]),
        .I4(ave_fu_1820_p2[12]),
        .I5(\mean_reg_4090[12]_i_3_n_5 ),
        .O(mean_fu_1974_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \mean_reg_4090[12]_i_2 
       (.I0(ave_fu_1820_p2[8]),
        .I1(ave_fu_1820_p2[6]),
        .I2(\mean_reg_4090[6]_i_3_n_5 ),
        .I3(ave_fu_1820_p2[7]),
        .I4(ave_fu_1820_p2[9]),
        .O(\mean_reg_4090[12]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFBFFFFFFFFFFEFF)) 
    \mean_reg_4090[12]_i_3 
       (.I0(\mean_reg_4090[6]_i_2_n_5 ),
        .I1(ave_fu_1820_p2[9]),
        .I2(ave_fu_1820_p2[7]),
        .I3(\mean_reg_4090[6]_i_3_n_5 ),
        .I4(ave_fu_1820_p2[6]),
        .I5(ave_fu_1820_p2[8]),
        .O(\mean_reg_4090[12]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h999CCCCC)) 
    \mean_reg_4090[1]_i_1 
       (.I0(\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_n_7 ),
        .I1(ave_fu_1820_p2[3]),
        .I2(ave_fu_1820_p2[1]),
        .I3(ave_fu_1820_p2[0]),
        .I4(ave_fu_1820_p2[2]),
        .O(mean_fu_1974_p3[1]));
  LUT6 #(
    .INIT(64'h9C9C9CCCCCCCCCCC)) 
    \mean_reg_4090[2]_i_1 
       (.I0(\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_n_7 ),
        .I1(ave_fu_1820_p2[4]),
        .I2(ave_fu_1820_p2[2]),
        .I3(ave_fu_1820_p2[0]),
        .I4(ave_fu_1820_p2[1]),
        .I5(ave_fu_1820_p2[3]),
        .O(mean_fu_1974_p3[2]));
  LUT6 #(
    .INIT(64'hCC9CCCCCCCCCCCCC)) 
    \mean_reg_4090[3]_i_1 
       (.I0(\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_n_7 ),
        .I1(ave_fu_1820_p2[5]),
        .I2(ave_fu_1820_p2[3]),
        .I3(\mean_reg_4090[3]_i_2_n_5 ),
        .I4(ave_fu_1820_p2[2]),
        .I5(ave_fu_1820_p2[4]),
        .O(mean_fu_1974_p3[3]));
  LUT2 #(
    .INIT(4'h1)) 
    \mean_reg_4090[3]_i_2 
       (.I0(ave_fu_1820_p2[0]),
        .I1(ave_fu_1820_p2[1]),
        .O(\mean_reg_4090[3]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'hB4E1)) 
    \mean_reg_4090[4]_i_1 
       (.I0(\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_n_7 ),
        .I1(\mean_reg_4090[6]_i_2_n_5 ),
        .I2(ave_fu_1820_p2[6]),
        .I3(\mean_reg_4090[6]_i_3_n_5 ),
        .O(mean_fu_1974_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'hF0E1B4F0)) 
    \mean_reg_4090[5]_i_1 
       (.I0(\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_n_7 ),
        .I1(\mean_reg_4090[6]_i_2_n_5 ),
        .I2(ave_fu_1820_p2[7]),
        .I3(\mean_reg_4090[6]_i_3_n_5 ),
        .I4(ave_fu_1820_p2[6]),
        .O(mean_fu_1974_p3[5]));
  LUT6 #(
    .INIT(64'hF0F0E1F0F0B4F0F0)) 
    \mean_reg_4090[6]_i_1 
       (.I0(\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_n_7 ),
        .I1(\mean_reg_4090[6]_i_2_n_5 ),
        .I2(ave_fu_1820_p2[8]),
        .I3(ave_fu_1820_p2[6]),
        .I4(\mean_reg_4090[6]_i_3_n_5 ),
        .I5(ave_fu_1820_p2[7]),
        .O(mean_fu_1974_p3[6]));
  LUT6 #(
    .INIT(64'h777FFFFFFFFFFFFE)) 
    \mean_reg_4090[6]_i_2 
       (.I0(ave_fu_1820_p2[5]),
        .I1(ave_fu_1820_p2[3]),
        .I2(ave_fu_1820_p2[1]),
        .I3(ave_fu_1820_p2[0]),
        .I4(ave_fu_1820_p2[2]),
        .I5(ave_fu_1820_p2[4]),
        .O(\mean_reg_4090[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \mean_reg_4090[6]_i_3 
       (.I0(ave_fu_1820_p2[4]),
        .I1(ave_fu_1820_p2[2]),
        .I2(ave_fu_1820_p2[0]),
        .I3(ave_fu_1820_p2[1]),
        .I4(ave_fu_1820_p2[3]),
        .I5(ave_fu_1820_p2[5]),
        .O(\mean_reg_4090[6]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hF0F0E1F0F0B4F0F0)) 
    \mean_reg_4090[7]_i_1 
       (.I0(\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_n_7 ),
        .I1(\mean_reg_4090[7]_i_2_n_5 ),
        .I2(ave_fu_1820_p2[9]),
        .I3(ave_fu_1820_p2[7]),
        .I4(\mean_reg_4090[7]_i_3_n_5 ),
        .I5(ave_fu_1820_p2[8]),
        .O(mean_fu_1974_p3[7]));
  LUT6 #(
    .INIT(64'hFF7FFFFFFFFFFEFF)) 
    \mean_reg_4090[7]_i_2 
       (.I0(ave_fu_1820_p2[6]),
        .I1(ave_fu_1820_p2[4]),
        .I2(ave_fu_1820_p2[2]),
        .I3(\mean_reg_4090[3]_i_2_n_5 ),
        .I4(ave_fu_1820_p2[3]),
        .I5(ave_fu_1820_p2[5]),
        .O(\mean_reg_4090[7]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mean_reg_4090[7]_i_3 
       (.I0(\mean_reg_4090[6]_i_3_n_5 ),
        .I1(ave_fu_1820_p2[6]),
        .O(\mean_reg_4090[7]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'hB4E1)) 
    \mean_reg_4090[8]_i_1 
       (.I0(\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_n_7 ),
        .I1(\mean_reg_4090[12]_i_3_n_5 ),
        .I2(ave_fu_1820_p2[10]),
        .I3(\mean_reg_4090[12]_i_2_n_5 ),
        .O(mean_fu_1974_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'hF0E1B4F0)) 
    \mean_reg_4090[9]_i_1 
       (.I0(\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_n_7 ),
        .I1(\mean_reg_4090[12]_i_3_n_5 ),
        .I2(ave_fu_1820_p2[11]),
        .I3(\mean_reg_4090[12]_i_2_n_5 ),
        .I4(ave_fu_1820_p2[10]),
        .O(mean_fu_1974_p3[9]));
  FDRE \mean_reg_4090_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mean_fu_1974_p3[0]),
        .Q(mean_reg_4090[0]),
        .R(1'b0));
  FDRE \mean_reg_4090_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mean_fu_1974_p3[10]),
        .Q(mean_reg_4090[10]),
        .R(1'b0));
  FDRE \mean_reg_4090_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mean_reg_4090[11]_i_1_n_5 ),
        .Q(mean_reg_4090[11]),
        .R(1'b0));
  FDRE \mean_reg_4090_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mean_fu_1974_p3[12]),
        .Q(mean_reg_4090[12]),
        .R(1'b0));
  FDRE \mean_reg_4090_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mean_fu_1974_p3[1]),
        .Q(mean_reg_4090[1]),
        .R(1'b0));
  FDRE \mean_reg_4090_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mean_fu_1974_p3[2]),
        .Q(mean_reg_4090[2]),
        .R(1'b0));
  FDRE \mean_reg_4090_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mean_fu_1974_p3[3]),
        .Q(mean_reg_4090[3]),
        .R(1'b0));
  FDRE \mean_reg_4090_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mean_fu_1974_p3[4]),
        .Q(mean_reg_4090[4]),
        .R(1'b0));
  FDRE \mean_reg_4090_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mean_fu_1974_p3[5]),
        .Q(mean_reg_4090[5]),
        .R(1'b0));
  FDRE \mean_reg_4090_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mean_fu_1974_p3[6]),
        .Q(mean_reg_4090[6]),
        .R(1'b0));
  FDRE \mean_reg_4090_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mean_fu_1974_p3[7]),
        .Q(mean_reg_4090[7]),
        .R(1'b0));
  FDRE \mean_reg_4090_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mean_fu_1974_p3[8]),
        .Q(mean_reg_4090[8]),
        .R(1'b0));
  FDRE \mean_reg_4090_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mean_fu_1974_p3[9]),
        .Q(mean_reg_4090[9]),
        .R(1'b0));
  design_1_v_demosaic_0_0_mul_14s_10ns_24_1_1 mul_14s_10ns_24_1_1_U59
       (.A(ave_1_reg_4055_pp0_iter5_reg),
        .CEP(ap_block_pp0_stage0_subdone),
        .DSP_ALU_INST(lshr_ln501_1_reg_4228_reg__0),
        .P({mul_14s_10ns_24_1_1_U59_n_5,mul_14s_10ns_24_1_1_U59_n_6,mul_14s_10ns_24_1_1_U59_n_7,mul_14s_10ns_24_1_1_U59_n_8,mul_14s_10ns_24_1_1_U59_n_9,mul_14s_10ns_24_1_1_U59_n_10,mul_14s_10ns_24_1_1_U59_n_11,mul_14s_10ns_24_1_1_U59_n_12,mul_14s_10ns_24_1_1_U59_n_13,mul_14s_10ns_24_1_1_U59_n_14,mul_14s_10ns_24_1_1_U59_n_15,mul_14s_10ns_24_1_1_U59_n_16,mul_14s_10ns_24_1_1_U59_n_17,mul_14s_10ns_24_1_1_U59_n_18,mul_14s_10ns_24_1_1_U59_n_19,mul_14s_10ns_24_1_1_U59_n_20,mul_14s_10ns_24_1_1_U59_n_21,mul_14s_10ns_24_1_1_U59_n_22,mul_14s_10ns_24_1_1_U59_n_23,mul_14s_10ns_24_1_1_U59_n_24,mul_14s_10ns_24_1_1_U59_n_25,mul_14s_10ns_24_1_1_U59_n_26,mul_14s_10ns_24_1_1_U59_n_27,mul_14s_10ns_24_1_1_U59_n_28}),
        .ap_clk(ap_clk));
  design_1_v_demosaic_0_0_mul_14s_10ns_24_1_1_18 mul_14s_10ns_24_1_1_U60
       (.A(ave_2_reg_4070_pp0_iter5_reg),
        .CEP(ap_block_pp0_stage0_subdone),
        .DSP_ALU_INST(lshr_ln501_2_reg_4233_reg__0),
        .P({mul_14s_10ns_24_1_1_U60_n_5,mul_14s_10ns_24_1_1_U60_n_6,mul_14s_10ns_24_1_1_U60_n_7,mul_14s_10ns_24_1_1_U60_n_8,mul_14s_10ns_24_1_1_U60_n_9,mul_14s_10ns_24_1_1_U60_n_10,mul_14s_10ns_24_1_1_U60_n_11,mul_14s_10ns_24_1_1_U60_n_12,mul_14s_10ns_24_1_1_U60_n_13,mul_14s_10ns_24_1_1_U60_n_14,mul_14s_10ns_24_1_1_U60_n_15,mul_14s_10ns_24_1_1_U60_n_16,mul_14s_10ns_24_1_1_U60_n_17,mul_14s_10ns_24_1_1_U60_n_18,mul_14s_10ns_24_1_1_U60_n_19,mul_14s_10ns_24_1_1_U60_n_20,mul_14s_10ns_24_1_1_U60_n_21,mul_14s_10ns_24_1_1_U60_n_22,mul_14s_10ns_24_1_1_U60_n_23,mul_14s_10ns_24_1_1_U60_n_24,mul_14s_10ns_24_1_1_U60_n_25,mul_14s_10ns_24_1_1_U60_n_26,mul_14s_10ns_24_1_1_U60_n_27,mul_14s_10ns_24_1_1_U60_n_28}),
        .ap_clk(ap_clk));
  design_1_v_demosaic_0_0_mul_18s_9ns_18_1_1 mul_18s_9ns_18_1_1_U55
       (.A({DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_40,DIV1_TABLE_U_n_41,DIV1_TABLE_U_n_42,DIV1_TABLE_U_n_43,DIV1_TABLE_U_n_44,DIV1_TABLE_U_n_45,DIV1_TABLE_U_n_46,DIV1_TABLE_U_n_47,DIV1_TABLE_U_n_48,p_0_out}),
        .B(zext_ln494_fu_3133_p1),
        .CEA2(DIV2_TABLE_ce0_local),
        .CEP(ap_block_pp0_stage0_subdone),
        .O({g0_b0_i_1_n_13,g0_b0_i_1_n_14,g0_b0_i_1_n_15,g0_b0_i_1_n_16,g0_b0_i_1_n_17,g0_b0_i_1_n_18,g0_b0_i_1_n_19,g0_b0_i_1_n_20}),
        .P({mul_18s_9ns_18_1_1_U55_n_5,mul_18s_9ns_18_1_1_U55_n_6,mul_18s_9ns_18_1_1_U55_n_7,mul_18s_9ns_18_1_1_U55_n_8,mul_18s_9ns_18_1_1_U55_n_9,mul_18s_9ns_18_1_1_U55_n_10,mul_18s_9ns_18_1_1_U55_n_11,mul_18s_9ns_18_1_1_U55_n_12,mul_18s_9ns_18_1_1_U55_n_13,mul_18s_9ns_18_1_1_U55_n_14}),
        .ap_clk(ap_clk),
        .q0_reg(mul_18s_9ns_18_1_1_U55_n_15),
        .q0_reg_0(mul_18s_9ns_18_1_1_U55_n_16),
        .q0_reg_1(mul_18s_9ns_18_1_1_U55_n_17),
        .q0_reg_10(mul_18s_9ns_18_1_1_U55_n_26),
        .q0_reg_11(mul_18s_9ns_18_1_1_U55_n_27),
        .q0_reg_12(mul_18s_9ns_18_1_1_U55_n_28),
        .q0_reg_2(mul_18s_9ns_18_1_1_U55_n_18),
        .q0_reg_3(mul_18s_9ns_18_1_1_U55_n_19),
        .q0_reg_4(mul_18s_9ns_18_1_1_U55_n_20),
        .q0_reg_5(mul_18s_9ns_18_1_1_U55_n_21),
        .q0_reg_6(mul_18s_9ns_18_1_1_U55_n_22),
        .q0_reg_7(mul_18s_9ns_18_1_1_U55_n_23),
        .q0_reg_8(mul_18s_9ns_18_1_1_U55_n_24),
        .q0_reg_9(mul_18s_9ns_18_1_1_U55_n_25));
  design_1_v_demosaic_0_0_mul_18s_9ns_18_1_1_19 mul_18s_9ns_18_1_1_U58
       (.A({DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_40,DIV1_TABLE_U_n_41,DIV1_TABLE_U_n_42,DIV1_TABLE_U_n_43,DIV1_TABLE_U_n_44,DIV1_TABLE_U_n_45,DIV1_TABLE_U_n_46,DIV1_TABLE_U_n_47,DIV1_TABLE_U_n_48,p_0_out}),
        .CEA2(DIV2_TABLE_ce0_local),
        .CEP(ap_block_pp0_stage0_subdone),
        .DSP_ALU_INST(zext_ln488_fu_3175_p1),
        .O({g0_b0_i_1_n_13,g0_b0_i_1_n_14,g0_b0_i_1_n_15,g0_b0_i_1_n_16,g0_b0_i_1_n_17,g0_b0_i_1_n_18,g0_b0_i_1_n_19,g0_b0_i_1_n_20}),
        .P({mul_18s_9ns_18_1_1_U58_n_5,mul_18s_9ns_18_1_1_U58_n_6,mul_18s_9ns_18_1_1_U58_n_7,mul_18s_9ns_18_1_1_U58_n_8,mul_18s_9ns_18_1_1_U58_n_9,mul_18s_9ns_18_1_1_U58_n_10,mul_18s_9ns_18_1_1_U58_n_11,mul_18s_9ns_18_1_1_U58_n_12,mul_18s_9ns_18_1_1_U58_n_13,mul_18s_9ns_18_1_1_U58_n_14}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .lshr_ln501_1_reg_4228_reg_i_36(mul_18s_9ns_18_1_1_U55_n_25),
        .lshr_ln501_1_reg_4228_reg_i_40(mul_18s_9ns_18_1_1_U55_n_24),
        .q0_reg(mul_18s_9ns_18_1_1_U58_n_16),
        .q0_reg_0(mul_18s_9ns_18_1_1_U58_n_17),
        .q0_reg_1(mul_18s_9ns_18_1_1_U58_n_18),
        .q0_reg_10(mul_18s_9ns_18_1_1_U58_n_27),
        .q0_reg_11(mul_18s_9ns_18_1_1_U58_n_28),
        .q0_reg_12(mul_18s_9ns_18_1_1_U58_n_29),
        .q0_reg_13(mul_18s_9ns_18_1_1_U58_n_30),
        .q0_reg_14(mul_18s_9ns_18_1_1_U58_n_31),
        .q0_reg_15(mul_18s_9ns_18_1_1_U58_n_32),
        .q0_reg_16(mul_18s_9ns_18_1_1_U58_n_33),
        .q0_reg_17(mul_18s_9ns_18_1_1_U58_n_34),
        .q0_reg_18(mul_18s_9ns_18_1_1_U58_n_35),
        .q0_reg_19(mul_18s_9ns_18_1_1_U58_n_36),
        .q0_reg_2(mul_18s_9ns_18_1_1_U58_n_19),
        .q0_reg_20(mul_18s_9ns_18_1_1_U58_n_37),
        .q0_reg_21(mul_18s_9ns_18_1_1_U58_n_38),
        .q0_reg_22(mul_18s_9ns_18_1_1_U58_n_39),
        .q0_reg_23(mul_18s_9ns_18_1_1_U58_n_40),
        .q0_reg_24(mul_18s_9ns_18_1_1_U58_n_41),
        .q0_reg_25(mul_18s_9ns_18_1_1_U58_n_42),
        .q0_reg_26(mul_18s_9ns_18_1_1_U58_n_43),
        .q0_reg_27(mul_18s_9ns_18_1_1_U58_n_44),
        .q0_reg_28(mul_18s_9ns_18_1_1_U58_n_45),
        .q0_reg_29(mul_18s_9ns_18_1_1_U58_n_46),
        .q0_reg_3(mul_18s_9ns_18_1_1_U58_n_20),
        .q0_reg_30(mul_18s_9ns_18_1_1_U58_n_47),
        .q0_reg_31(mul_18s_9ns_18_1_1_U58_n_48),
        .q0_reg_32(mul_18s_9ns_18_1_1_U58_n_49),
        .q0_reg_33(mul_18s_9ns_18_1_1_U58_n_50),
        .q0_reg_34(mul_18s_9ns_18_1_1_U58_n_51),
        .q0_reg_35(mul_18s_9ns_18_1_1_U58_n_52),
        .q0_reg_36(mul_18s_9ns_18_1_1_U58_n_53),
        .q0_reg_37(mul_18s_9ns_18_1_1_U58_n_54),
        .q0_reg_38(mul_18s_9ns_18_1_1_U58_n_55),
        .q0_reg_39(mul_18s_9ns_18_1_1_U58_n_56),
        .q0_reg_4(mul_18s_9ns_18_1_1_U58_n_21),
        .q0_reg_40(mul_18s_9ns_18_1_1_U58_n_57),
        .q0_reg_41(mul_18s_9ns_18_1_1_U58_n_58),
        .q0_reg_42(mul_18s_9ns_18_1_1_U58_n_59),
        .q0_reg_43(mul_18s_9ns_18_1_1_U58_n_60),
        .q0_reg_44(mul_18s_9ns_18_1_1_U58_n_61),
        .q0_reg_45(mul_18s_9ns_18_1_1_U58_n_62),
        .q0_reg_46(mul_18s_9ns_18_1_1_U58_n_63),
        .q0_reg_47(mul_18s_9ns_18_1_1_U58_n_64),
        .q0_reg_48(mul_18s_9ns_18_1_1_U58_n_65),
        .q0_reg_49(mul_18s_9ns_18_1_1_U58_n_66),
        .q0_reg_5(mul_18s_9ns_18_1_1_U58_n_22),
        .q0_reg_50(mul_18s_9ns_18_1_1_U58_n_67),
        .q0_reg_51(mul_18s_9ns_18_1_1_U58_n_68),
        .q0_reg_52(mul_18s_9ns_18_1_1_U58_n_69),
        .q0_reg_53(mul_18s_9ns_18_1_1_U58_n_70),
        .q0_reg_54(mul_18s_9ns_18_1_1_U58_n_71),
        .q0_reg_55(mul_18s_9ns_18_1_1_U58_n_72),
        .q0_reg_6(mul_18s_9ns_18_1_1_U58_n_23),
        .q0_reg_7(mul_18s_9ns_18_1_1_U58_n_24),
        .q0_reg_8(mul_18s_9ns_18_1_1_U58_n_25),
        .q0_reg_9(mul_18s_9ns_18_1_1_U58_n_26));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \p_lcssa51955201_fu_138[9]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(icmp_ln318_reg_3809_pp0_iter8_reg),
        .I2(ap_loop_exit_ready_pp0_iter9_reg),
        .I3(\ap_CS_fsm_reg[1] [2]),
        .O(\icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \p_lcssa51995209_fu_154[9]_i_1 
       (.I0(\ap_CS_fsm_reg[1] [2]),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(icmp_ln318_reg_3809_pp0_iter8_reg),
        .I3(ap_loop_exit_ready_pp0_iter9_reg),
        .O(E));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3971_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3971_pp0_iter8_reg_reg[0]_srl7 " *) 
  SRL16E \p_load51_reg_3971_pp0_iter8_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load51_reg_3971[0]),
        .Q(\p_load51_reg_3971_reg[9]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3971_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3971_pp0_iter8_reg_reg[1]_srl7 " *) 
  SRL16E \p_load51_reg_3971_pp0_iter8_reg_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load51_reg_3971[1]),
        .Q(\p_load51_reg_3971_reg[9]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3971_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3971_pp0_iter8_reg_reg[2]_srl7 " *) 
  SRL16E \p_load51_reg_3971_pp0_iter8_reg_reg[2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load51_reg_3971[2]),
        .Q(\p_load51_reg_3971_reg[9]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3971_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3971_pp0_iter8_reg_reg[3]_srl7 " *) 
  SRL16E \p_load51_reg_3971_pp0_iter8_reg_reg[3]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load51_reg_3971[3]),
        .Q(\p_load51_reg_3971_reg[9]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3971_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3971_pp0_iter8_reg_reg[4]_srl7 " *) 
  SRL16E \p_load51_reg_3971_pp0_iter8_reg_reg[4]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load51_reg_3971[4]),
        .Q(\p_load51_reg_3971_reg[9]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3971_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3971_pp0_iter8_reg_reg[5]_srl7 " *) 
  SRL16E \p_load51_reg_3971_pp0_iter8_reg_reg[5]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load51_reg_3971[5]),
        .Q(\p_load51_reg_3971_reg[9]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3971_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3971_pp0_iter8_reg_reg[6]_srl7 " *) 
  SRL16E \p_load51_reg_3971_pp0_iter8_reg_reg[6]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load51_reg_3971[6]),
        .Q(\p_load51_reg_3971_reg[9]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3971_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3971_pp0_iter8_reg_reg[7]_srl7 " *) 
  SRL16E \p_load51_reg_3971_pp0_iter8_reg_reg[7]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load51_reg_3971[7]),
        .Q(\p_load51_reg_3971_reg[9]_0 [7]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3971_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3971_pp0_iter8_reg_reg[8]_srl7 " *) 
  SRL16E \p_load51_reg_3971_pp0_iter8_reg_reg[8]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load51_reg_3971[8]),
        .Q(\p_load51_reg_3971_reg[9]_0 [8]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3971_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3971_pp0_iter8_reg_reg[9]_srl7 " *) 
  SRL16E \p_load51_reg_3971_pp0_iter8_reg_reg[9]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load51_reg_3971[9]),
        .Q(\p_load51_reg_3971_reg[9]_0 [9]));
  FDRE \p_load51_reg_3971_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_145_fu_308[0]),
        .Q(p_load51_reg_3971[0]),
        .R(1'b0));
  FDRE \p_load51_reg_3971_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_145_fu_308[1]),
        .Q(p_load51_reg_3971[1]),
        .R(1'b0));
  FDRE \p_load51_reg_3971_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_145_fu_308[2]),
        .Q(p_load51_reg_3971[2]),
        .R(1'b0));
  FDRE \p_load51_reg_3971_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_145_fu_308[3]),
        .Q(p_load51_reg_3971[3]),
        .R(1'b0));
  FDRE \p_load51_reg_3971_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_145_fu_308[4]),
        .Q(p_load51_reg_3971[4]),
        .R(1'b0));
  FDRE \p_load51_reg_3971_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_145_fu_308[5]),
        .Q(p_load51_reg_3971[5]),
        .R(1'b0));
  FDRE \p_load51_reg_3971_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_145_fu_308[6]),
        .Q(p_load51_reg_3971[6]),
        .R(1'b0));
  FDRE \p_load51_reg_3971_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_145_fu_308[7]),
        .Q(p_load51_reg_3971[7]),
        .R(1'b0));
  FDRE \p_load51_reg_3971_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_145_fu_308[8]),
        .Q(p_load51_reg_3971[8]),
        .R(1'b0));
  FDRE \p_load51_reg_3971_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_145_fu_308[9]),
        .Q(p_load51_reg_3971[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3965_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3965_pp0_iter8_reg_reg[0]_srl7 " *) 
  SRL16E \p_load52_reg_3965_pp0_iter8_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load52_reg_3965[0]),
        .Q(\p_load52_reg_3965_reg[9]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3965_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3965_pp0_iter8_reg_reg[1]_srl7 " *) 
  SRL16E \p_load52_reg_3965_pp0_iter8_reg_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load52_reg_3965[1]),
        .Q(\p_load52_reg_3965_reg[9]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3965_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3965_pp0_iter8_reg_reg[2]_srl7 " *) 
  SRL16E \p_load52_reg_3965_pp0_iter8_reg_reg[2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load52_reg_3965[2]),
        .Q(\p_load52_reg_3965_reg[9]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3965_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3965_pp0_iter8_reg_reg[3]_srl7 " *) 
  SRL16E \p_load52_reg_3965_pp0_iter8_reg_reg[3]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load52_reg_3965[3]),
        .Q(\p_load52_reg_3965_reg[9]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3965_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3965_pp0_iter8_reg_reg[4]_srl7 " *) 
  SRL16E \p_load52_reg_3965_pp0_iter8_reg_reg[4]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load52_reg_3965[4]),
        .Q(\p_load52_reg_3965_reg[9]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3965_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3965_pp0_iter8_reg_reg[5]_srl7 " *) 
  SRL16E \p_load52_reg_3965_pp0_iter8_reg_reg[5]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load52_reg_3965[5]),
        .Q(\p_load52_reg_3965_reg[9]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3965_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3965_pp0_iter8_reg_reg[6]_srl7 " *) 
  SRL16E \p_load52_reg_3965_pp0_iter8_reg_reg[6]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load52_reg_3965[6]),
        .Q(\p_load52_reg_3965_reg[9]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3965_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3965_pp0_iter8_reg_reg[7]_srl7 " *) 
  SRL16E \p_load52_reg_3965_pp0_iter8_reg_reg[7]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load52_reg_3965[7]),
        .Q(\p_load52_reg_3965_reg[9]_0 [7]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3965_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3965_pp0_iter8_reg_reg[8]_srl7 " *) 
  SRL16E \p_load52_reg_3965_pp0_iter8_reg_reg[8]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load52_reg_3965[8]),
        .Q(\p_load52_reg_3965_reg[9]_0 [8]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3965_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3965_pp0_iter8_reg_reg[9]_srl7 " *) 
  SRL16E \p_load52_reg_3965_pp0_iter8_reg_reg[9]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load52_reg_3965[9]),
        .Q(\p_load52_reg_3965_reg[9]_0 [9]));
  FDRE \p_load52_reg_3965_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_144_fu_304[0]),
        .Q(p_load52_reg_3965[0]),
        .R(1'b0));
  FDRE \p_load52_reg_3965_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_144_fu_304[1]),
        .Q(p_load52_reg_3965[1]),
        .R(1'b0));
  FDRE \p_load52_reg_3965_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_144_fu_304[2]),
        .Q(p_load52_reg_3965[2]),
        .R(1'b0));
  FDRE \p_load52_reg_3965_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_144_fu_304[3]),
        .Q(p_load52_reg_3965[3]),
        .R(1'b0));
  FDRE \p_load52_reg_3965_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_144_fu_304[4]),
        .Q(p_load52_reg_3965[4]),
        .R(1'b0));
  FDRE \p_load52_reg_3965_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_144_fu_304[5]),
        .Q(p_load52_reg_3965[5]),
        .R(1'b0));
  FDRE \p_load52_reg_3965_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_144_fu_304[6]),
        .Q(p_load52_reg_3965[6]),
        .R(1'b0));
  FDRE \p_load52_reg_3965_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_144_fu_304[7]),
        .Q(p_load52_reg_3965[7]),
        .R(1'b0));
  FDRE \p_load52_reg_3965_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_144_fu_304[8]),
        .Q(p_load52_reg_3965[8]),
        .R(1'b0));
  FDRE \p_load52_reg_3965_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_144_fu_304[9]),
        .Q(p_load52_reg_3965[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3960_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3960_pp0_iter8_reg_reg[0]_srl7 " *) 
  SRL16E \p_load53_reg_3960_pp0_iter8_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load53_reg_3960[0]),
        .Q(\p_load53_reg_3960_reg[9]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3960_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3960_pp0_iter8_reg_reg[1]_srl7 " *) 
  SRL16E \p_load53_reg_3960_pp0_iter8_reg_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load53_reg_3960[1]),
        .Q(\p_load53_reg_3960_reg[9]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3960_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3960_pp0_iter8_reg_reg[2]_srl7 " *) 
  SRL16E \p_load53_reg_3960_pp0_iter8_reg_reg[2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load53_reg_3960[2]),
        .Q(\p_load53_reg_3960_reg[9]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3960_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3960_pp0_iter8_reg_reg[3]_srl7 " *) 
  SRL16E \p_load53_reg_3960_pp0_iter8_reg_reg[3]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load53_reg_3960[3]),
        .Q(\p_load53_reg_3960_reg[9]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3960_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3960_pp0_iter8_reg_reg[4]_srl7 " *) 
  SRL16E \p_load53_reg_3960_pp0_iter8_reg_reg[4]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load53_reg_3960[4]),
        .Q(\p_load53_reg_3960_reg[9]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3960_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3960_pp0_iter8_reg_reg[5]_srl7 " *) 
  SRL16E \p_load53_reg_3960_pp0_iter8_reg_reg[5]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load53_reg_3960[5]),
        .Q(\p_load53_reg_3960_reg[9]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3960_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3960_pp0_iter8_reg_reg[6]_srl7 " *) 
  SRL16E \p_load53_reg_3960_pp0_iter8_reg_reg[6]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load53_reg_3960[6]),
        .Q(\p_load53_reg_3960_reg[9]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3960_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3960_pp0_iter8_reg_reg[7]_srl7 " *) 
  SRL16E \p_load53_reg_3960_pp0_iter8_reg_reg[7]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load53_reg_3960[7]),
        .Q(\p_load53_reg_3960_reg[9]_0 [7]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3960_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3960_pp0_iter8_reg_reg[8]_srl7 " *) 
  SRL16E \p_load53_reg_3960_pp0_iter8_reg_reg[8]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load53_reg_3960[8]),
        .Q(\p_load53_reg_3960_reg[9]_0 [8]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3960_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3960_pp0_iter8_reg_reg[9]_srl7 " *) 
  SRL16E \p_load53_reg_3960_pp0_iter8_reg_reg[9]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load53_reg_3960[9]),
        .Q(\p_load53_reg_3960_reg[9]_0 [9]));
  FDRE \p_load53_reg_3960_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_143_fu_300[0]),
        .Q(p_load53_reg_3960[0]),
        .R(1'b0));
  FDRE \p_load53_reg_3960_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_143_fu_300[1]),
        .Q(p_load53_reg_3960[1]),
        .R(1'b0));
  FDRE \p_load53_reg_3960_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_143_fu_300[2]),
        .Q(p_load53_reg_3960[2]),
        .R(1'b0));
  FDRE \p_load53_reg_3960_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_143_fu_300[3]),
        .Q(p_load53_reg_3960[3]),
        .R(1'b0));
  FDRE \p_load53_reg_3960_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_143_fu_300[4]),
        .Q(p_load53_reg_3960[4]),
        .R(1'b0));
  FDRE \p_load53_reg_3960_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_143_fu_300[5]),
        .Q(p_load53_reg_3960[5]),
        .R(1'b0));
  FDRE \p_load53_reg_3960_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_143_fu_300[6]),
        .Q(p_load53_reg_3960[6]),
        .R(1'b0));
  FDRE \p_load53_reg_3960_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_143_fu_300[7]),
        .Q(p_load53_reg_3960[7]),
        .R(1'b0));
  FDRE \p_load53_reg_3960_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_143_fu_300[8]),
        .Q(p_load53_reg_3960[8]),
        .R(1'b0));
  FDRE \p_load53_reg_3960_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_143_fu_300[9]),
        .Q(p_load53_reg_3960[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3955_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3955_pp0_iter8_reg_reg[0]_srl7 " *) 
  SRL16E \p_load54_reg_3955_pp0_iter8_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load54_reg_3955[0]),
        .Q(\p_load54_reg_3955_reg[9]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3955_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3955_pp0_iter8_reg_reg[1]_srl7 " *) 
  SRL16E \p_load54_reg_3955_pp0_iter8_reg_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load54_reg_3955[1]),
        .Q(\p_load54_reg_3955_reg[9]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3955_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3955_pp0_iter8_reg_reg[2]_srl7 " *) 
  SRL16E \p_load54_reg_3955_pp0_iter8_reg_reg[2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load54_reg_3955[2]),
        .Q(\p_load54_reg_3955_reg[9]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3955_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3955_pp0_iter8_reg_reg[3]_srl7 " *) 
  SRL16E \p_load54_reg_3955_pp0_iter8_reg_reg[3]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load54_reg_3955[3]),
        .Q(\p_load54_reg_3955_reg[9]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3955_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3955_pp0_iter8_reg_reg[4]_srl7 " *) 
  SRL16E \p_load54_reg_3955_pp0_iter8_reg_reg[4]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load54_reg_3955[4]),
        .Q(\p_load54_reg_3955_reg[9]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3955_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3955_pp0_iter8_reg_reg[5]_srl7 " *) 
  SRL16E \p_load54_reg_3955_pp0_iter8_reg_reg[5]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load54_reg_3955[5]),
        .Q(\p_load54_reg_3955_reg[9]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3955_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3955_pp0_iter8_reg_reg[6]_srl7 " *) 
  SRL16E \p_load54_reg_3955_pp0_iter8_reg_reg[6]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load54_reg_3955[6]),
        .Q(\p_load54_reg_3955_reg[9]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3955_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3955_pp0_iter8_reg_reg[7]_srl7 " *) 
  SRL16E \p_load54_reg_3955_pp0_iter8_reg_reg[7]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load54_reg_3955[7]),
        .Q(\p_load54_reg_3955_reg[9]_0 [7]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3955_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3955_pp0_iter8_reg_reg[8]_srl7 " *) 
  SRL16E \p_load54_reg_3955_pp0_iter8_reg_reg[8]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load54_reg_3955[8]),
        .Q(\p_load54_reg_3955_reg[9]_0 [8]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3955_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3955_pp0_iter8_reg_reg[9]_srl7 " *) 
  SRL16E \p_load54_reg_3955_pp0_iter8_reg_reg[9]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load54_reg_3955[9]),
        .Q(\p_load54_reg_3955_reg[9]_0 [9]));
  FDRE \p_load54_reg_3955_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_142_fu_296[0]),
        .Q(p_load54_reg_3955[0]),
        .R(1'b0));
  FDRE \p_load54_reg_3955_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_142_fu_296[1]),
        .Q(p_load54_reg_3955[1]),
        .R(1'b0));
  FDRE \p_load54_reg_3955_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_142_fu_296[2]),
        .Q(p_load54_reg_3955[2]),
        .R(1'b0));
  FDRE \p_load54_reg_3955_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_142_fu_296[3]),
        .Q(p_load54_reg_3955[3]),
        .R(1'b0));
  FDRE \p_load54_reg_3955_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_142_fu_296[4]),
        .Q(p_load54_reg_3955[4]),
        .R(1'b0));
  FDRE \p_load54_reg_3955_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_142_fu_296[5]),
        .Q(p_load54_reg_3955[5]),
        .R(1'b0));
  FDRE \p_load54_reg_3955_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_142_fu_296[6]),
        .Q(p_load54_reg_3955[6]),
        .R(1'b0));
  FDRE \p_load54_reg_3955_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_142_fu_296[7]),
        .Q(p_load54_reg_3955[7]),
        .R(1'b0));
  FDRE \p_load54_reg_3955_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_142_fu_296[8]),
        .Q(p_load54_reg_3955[8]),
        .R(1'b0));
  FDRE \p_load54_reg_3955_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_142_fu_296[9]),
        .Q(p_load54_reg_3955[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3949_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3949_pp0_iter8_reg_reg[0]_srl7 " *) 
  SRL16E \p_load55_reg_3949_pp0_iter8_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load55_reg_3949[0]),
        .Q(\p_load55_reg_3949_reg[9]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3949_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3949_pp0_iter8_reg_reg[1]_srl7 " *) 
  SRL16E \p_load55_reg_3949_pp0_iter8_reg_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load55_reg_3949[1]),
        .Q(\p_load55_reg_3949_reg[9]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3949_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3949_pp0_iter8_reg_reg[2]_srl7 " *) 
  SRL16E \p_load55_reg_3949_pp0_iter8_reg_reg[2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load55_reg_3949[2]),
        .Q(\p_load55_reg_3949_reg[9]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3949_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3949_pp0_iter8_reg_reg[3]_srl7 " *) 
  SRL16E \p_load55_reg_3949_pp0_iter8_reg_reg[3]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load55_reg_3949[3]),
        .Q(\p_load55_reg_3949_reg[9]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3949_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3949_pp0_iter8_reg_reg[4]_srl7 " *) 
  SRL16E \p_load55_reg_3949_pp0_iter8_reg_reg[4]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load55_reg_3949[4]),
        .Q(\p_load55_reg_3949_reg[9]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3949_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3949_pp0_iter8_reg_reg[5]_srl7 " *) 
  SRL16E \p_load55_reg_3949_pp0_iter8_reg_reg[5]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load55_reg_3949[5]),
        .Q(\p_load55_reg_3949_reg[9]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3949_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3949_pp0_iter8_reg_reg[6]_srl7 " *) 
  SRL16E \p_load55_reg_3949_pp0_iter8_reg_reg[6]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load55_reg_3949[6]),
        .Q(\p_load55_reg_3949_reg[9]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3949_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3949_pp0_iter8_reg_reg[7]_srl7 " *) 
  SRL16E \p_load55_reg_3949_pp0_iter8_reg_reg[7]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load55_reg_3949[7]),
        .Q(\p_load55_reg_3949_reg[9]_0 [7]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3949_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3949_pp0_iter8_reg_reg[8]_srl7 " *) 
  SRL16E \p_load55_reg_3949_pp0_iter8_reg_reg[8]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load55_reg_3949[8]),
        .Q(\p_load55_reg_3949_reg[9]_0 [8]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3949_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3949_pp0_iter8_reg_reg[9]_srl7 " *) 
  SRL16E \p_load55_reg_3949_pp0_iter8_reg_reg[9]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load55_reg_3949[9]),
        .Q(\p_load55_reg_3949_reg[9]_0 [9]));
  FDRE \p_load55_reg_3949_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_141_fu_292[0]),
        .Q(p_load55_reg_3949[0]),
        .R(1'b0));
  FDRE \p_load55_reg_3949_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_141_fu_292[1]),
        .Q(p_load55_reg_3949[1]),
        .R(1'b0));
  FDRE \p_load55_reg_3949_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_141_fu_292[2]),
        .Q(p_load55_reg_3949[2]),
        .R(1'b0));
  FDRE \p_load55_reg_3949_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_141_fu_292[3]),
        .Q(p_load55_reg_3949[3]),
        .R(1'b0));
  FDRE \p_load55_reg_3949_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_141_fu_292[4]),
        .Q(p_load55_reg_3949[4]),
        .R(1'b0));
  FDRE \p_load55_reg_3949_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_141_fu_292[5]),
        .Q(p_load55_reg_3949[5]),
        .R(1'b0));
  FDRE \p_load55_reg_3949_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_141_fu_292[6]),
        .Q(p_load55_reg_3949[6]),
        .R(1'b0));
  FDRE \p_load55_reg_3949_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_141_fu_292[7]),
        .Q(p_load55_reg_3949[7]),
        .R(1'b0));
  FDRE \p_load55_reg_3949_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_141_fu_292[8]),
        .Q(p_load55_reg_3949[8]),
        .R(1'b0));
  FDRE \p_load55_reg_3949_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_141_fu_292[9]),
        .Q(p_load55_reg_3949[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3944_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3944_pp0_iter8_reg_reg[0]_srl7 " *) 
  SRL16E \p_load56_reg_3944_pp0_iter8_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load56_reg_3944[0]),
        .Q(\p_load56_reg_3944_reg[9]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3944_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3944_pp0_iter8_reg_reg[1]_srl7 " *) 
  SRL16E \p_load56_reg_3944_pp0_iter8_reg_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load56_reg_3944[1]),
        .Q(\p_load56_reg_3944_reg[9]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3944_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3944_pp0_iter8_reg_reg[2]_srl7 " *) 
  SRL16E \p_load56_reg_3944_pp0_iter8_reg_reg[2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load56_reg_3944[2]),
        .Q(\p_load56_reg_3944_reg[9]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3944_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3944_pp0_iter8_reg_reg[3]_srl7 " *) 
  SRL16E \p_load56_reg_3944_pp0_iter8_reg_reg[3]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load56_reg_3944[3]),
        .Q(\p_load56_reg_3944_reg[9]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3944_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3944_pp0_iter8_reg_reg[4]_srl7 " *) 
  SRL16E \p_load56_reg_3944_pp0_iter8_reg_reg[4]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load56_reg_3944[4]),
        .Q(\p_load56_reg_3944_reg[9]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3944_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3944_pp0_iter8_reg_reg[5]_srl7 " *) 
  SRL16E \p_load56_reg_3944_pp0_iter8_reg_reg[5]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load56_reg_3944[5]),
        .Q(\p_load56_reg_3944_reg[9]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3944_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3944_pp0_iter8_reg_reg[6]_srl7 " *) 
  SRL16E \p_load56_reg_3944_pp0_iter8_reg_reg[6]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load56_reg_3944[6]),
        .Q(\p_load56_reg_3944_reg[9]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3944_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3944_pp0_iter8_reg_reg[7]_srl7 " *) 
  SRL16E \p_load56_reg_3944_pp0_iter8_reg_reg[7]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load56_reg_3944[7]),
        .Q(\p_load56_reg_3944_reg[9]_0 [7]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3944_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3944_pp0_iter8_reg_reg[8]_srl7 " *) 
  SRL16E \p_load56_reg_3944_pp0_iter8_reg_reg[8]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load56_reg_3944[8]),
        .Q(\p_load56_reg_3944_reg[9]_0 [8]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3944_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3944_pp0_iter8_reg_reg[9]_srl7 " *) 
  SRL16E \p_load56_reg_3944_pp0_iter8_reg_reg[9]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load56_reg_3944[9]),
        .Q(\p_load56_reg_3944_reg[9]_0 [9]));
  FDRE \p_load56_reg_3944_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_140_fu_288[0]),
        .Q(p_load56_reg_3944[0]),
        .R(1'b0));
  FDRE \p_load56_reg_3944_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_140_fu_288[1]),
        .Q(p_load56_reg_3944[1]),
        .R(1'b0));
  FDRE \p_load56_reg_3944_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_140_fu_288[2]),
        .Q(p_load56_reg_3944[2]),
        .R(1'b0));
  FDRE \p_load56_reg_3944_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_140_fu_288[3]),
        .Q(p_load56_reg_3944[3]),
        .R(1'b0));
  FDRE \p_load56_reg_3944_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_140_fu_288[4]),
        .Q(p_load56_reg_3944[4]),
        .R(1'b0));
  FDRE \p_load56_reg_3944_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_140_fu_288[5]),
        .Q(p_load56_reg_3944[5]),
        .R(1'b0));
  FDRE \p_load56_reg_3944_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_140_fu_288[6]),
        .Q(p_load56_reg_3944[6]),
        .R(1'b0));
  FDRE \p_load56_reg_3944_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_140_fu_288[7]),
        .Q(p_load56_reg_3944[7]),
        .R(1'b0));
  FDRE \p_load56_reg_3944_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_140_fu_288[8]),
        .Q(p_load56_reg_3944[8]),
        .R(1'b0));
  FDRE \p_load56_reg_3944_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_140_fu_288[9]),
        .Q(p_load56_reg_3944[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3939_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3939_pp0_iter8_reg_reg[0]_srl7 " *) 
  SRL16E \p_load57_reg_3939_pp0_iter8_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load57_reg_3939[0]),
        .Q(\p_load57_reg_3939_reg[9]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3939_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3939_pp0_iter8_reg_reg[1]_srl7 " *) 
  SRL16E \p_load57_reg_3939_pp0_iter8_reg_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load57_reg_3939[1]),
        .Q(\p_load57_reg_3939_reg[9]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3939_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3939_pp0_iter8_reg_reg[2]_srl7 " *) 
  SRL16E \p_load57_reg_3939_pp0_iter8_reg_reg[2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load57_reg_3939[2]),
        .Q(\p_load57_reg_3939_reg[9]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3939_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3939_pp0_iter8_reg_reg[3]_srl7 " *) 
  SRL16E \p_load57_reg_3939_pp0_iter8_reg_reg[3]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load57_reg_3939[3]),
        .Q(\p_load57_reg_3939_reg[9]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3939_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3939_pp0_iter8_reg_reg[4]_srl7 " *) 
  SRL16E \p_load57_reg_3939_pp0_iter8_reg_reg[4]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load57_reg_3939[4]),
        .Q(\p_load57_reg_3939_reg[9]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3939_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3939_pp0_iter8_reg_reg[5]_srl7 " *) 
  SRL16E \p_load57_reg_3939_pp0_iter8_reg_reg[5]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load57_reg_3939[5]),
        .Q(\p_load57_reg_3939_reg[9]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3939_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3939_pp0_iter8_reg_reg[6]_srl7 " *) 
  SRL16E \p_load57_reg_3939_pp0_iter8_reg_reg[6]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load57_reg_3939[6]),
        .Q(\p_load57_reg_3939_reg[9]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3939_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3939_pp0_iter8_reg_reg[7]_srl7 " *) 
  SRL16E \p_load57_reg_3939_pp0_iter8_reg_reg[7]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load57_reg_3939[7]),
        .Q(\p_load57_reg_3939_reg[9]_0 [7]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3939_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3939_pp0_iter8_reg_reg[8]_srl7 " *) 
  SRL16E \p_load57_reg_3939_pp0_iter8_reg_reg[8]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load57_reg_3939[8]),
        .Q(\p_load57_reg_3939_reg[9]_0 [8]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3939_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3939_pp0_iter8_reg_reg[9]_srl7 " *) 
  SRL16E \p_load57_reg_3939_pp0_iter8_reg_reg[9]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load57_reg_3939[9]),
        .Q(\p_load57_reg_3939_reg[9]_0 [9]));
  FDRE \p_load57_reg_3939_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_139_fu_284[0]),
        .Q(p_load57_reg_3939[0]),
        .R(1'b0));
  FDRE \p_load57_reg_3939_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_139_fu_284[1]),
        .Q(p_load57_reg_3939[1]),
        .R(1'b0));
  FDRE \p_load57_reg_3939_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_139_fu_284[2]),
        .Q(p_load57_reg_3939[2]),
        .R(1'b0));
  FDRE \p_load57_reg_3939_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_139_fu_284[3]),
        .Q(p_load57_reg_3939[3]),
        .R(1'b0));
  FDRE \p_load57_reg_3939_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_139_fu_284[4]),
        .Q(p_load57_reg_3939[4]),
        .R(1'b0));
  FDRE \p_load57_reg_3939_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_139_fu_284[5]),
        .Q(p_load57_reg_3939[5]),
        .R(1'b0));
  FDRE \p_load57_reg_3939_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_139_fu_284[6]),
        .Q(p_load57_reg_3939[6]),
        .R(1'b0));
  FDRE \p_load57_reg_3939_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_139_fu_284[7]),
        .Q(p_load57_reg_3939[7]),
        .R(1'b0));
  FDRE \p_load57_reg_3939_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_139_fu_284[8]),
        .Q(p_load57_reg_3939[8]),
        .R(1'b0));
  FDRE \p_load57_reg_3939_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_139_fu_284[9]),
        .Q(p_load57_reg_3939[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3933_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3933_pp0_iter8_reg_reg[0]_srl7 " *) 
  SRL16E \p_load58_reg_3933_pp0_iter8_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load58_reg_3933[0]),
        .Q(\p_load58_reg_3933_reg[9]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3933_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3933_pp0_iter8_reg_reg[1]_srl7 " *) 
  SRL16E \p_load58_reg_3933_pp0_iter8_reg_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load58_reg_3933[1]),
        .Q(\p_load58_reg_3933_reg[9]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3933_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3933_pp0_iter8_reg_reg[2]_srl7 " *) 
  SRL16E \p_load58_reg_3933_pp0_iter8_reg_reg[2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load58_reg_3933[2]),
        .Q(\p_load58_reg_3933_reg[9]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3933_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3933_pp0_iter8_reg_reg[3]_srl7 " *) 
  SRL16E \p_load58_reg_3933_pp0_iter8_reg_reg[3]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load58_reg_3933[3]),
        .Q(\p_load58_reg_3933_reg[9]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3933_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3933_pp0_iter8_reg_reg[4]_srl7 " *) 
  SRL16E \p_load58_reg_3933_pp0_iter8_reg_reg[4]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load58_reg_3933[4]),
        .Q(\p_load58_reg_3933_reg[9]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3933_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3933_pp0_iter8_reg_reg[5]_srl7 " *) 
  SRL16E \p_load58_reg_3933_pp0_iter8_reg_reg[5]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load58_reg_3933[5]),
        .Q(\p_load58_reg_3933_reg[9]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3933_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3933_pp0_iter8_reg_reg[6]_srl7 " *) 
  SRL16E \p_load58_reg_3933_pp0_iter8_reg_reg[6]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load58_reg_3933[6]),
        .Q(\p_load58_reg_3933_reg[9]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3933_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3933_pp0_iter8_reg_reg[7]_srl7 " *) 
  SRL16E \p_load58_reg_3933_pp0_iter8_reg_reg[7]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load58_reg_3933[7]),
        .Q(\p_load58_reg_3933_reg[9]_0 [7]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3933_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3933_pp0_iter8_reg_reg[8]_srl7 " *) 
  SRL16E \p_load58_reg_3933_pp0_iter8_reg_reg[8]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load58_reg_3933[8]),
        .Q(\p_load58_reg_3933_reg[9]_0 [8]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3933_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3933_pp0_iter8_reg_reg[9]_srl7 " *) 
  SRL16E \p_load58_reg_3933_pp0_iter8_reg_reg[9]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load58_reg_3933[9]),
        .Q(\p_load58_reg_3933_reg[9]_0 [9]));
  FDRE \p_load58_reg_3933_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_138_fu_280[0]),
        .Q(p_load58_reg_3933[0]),
        .R(1'b0));
  FDRE \p_load58_reg_3933_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_138_fu_280[1]),
        .Q(p_load58_reg_3933[1]),
        .R(1'b0));
  FDRE \p_load58_reg_3933_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_138_fu_280[2]),
        .Q(p_load58_reg_3933[2]),
        .R(1'b0));
  FDRE \p_load58_reg_3933_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_138_fu_280[3]),
        .Q(p_load58_reg_3933[3]),
        .R(1'b0));
  FDRE \p_load58_reg_3933_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_138_fu_280[4]),
        .Q(p_load58_reg_3933[4]),
        .R(1'b0));
  FDRE \p_load58_reg_3933_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_138_fu_280[5]),
        .Q(p_load58_reg_3933[5]),
        .R(1'b0));
  FDRE \p_load58_reg_3933_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_138_fu_280[6]),
        .Q(p_load58_reg_3933[6]),
        .R(1'b0));
  FDRE \p_load58_reg_3933_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_138_fu_280[7]),
        .Q(p_load58_reg_3933[7]),
        .R(1'b0));
  FDRE \p_load58_reg_3933_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_138_fu_280[8]),
        .Q(p_load58_reg_3933[8]),
        .R(1'b0));
  FDRE \p_load58_reg_3933_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_138_fu_280[9]),
        .Q(p_load58_reg_3933[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3928_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3928_pp0_iter8_reg_reg[0]_srl7 " *) 
  SRL16E \p_load59_reg_3928_pp0_iter8_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load59_reg_3928[0]),
        .Q(\p_load59_reg_3928_reg[9]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3928_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3928_pp0_iter8_reg_reg[1]_srl7 " *) 
  SRL16E \p_load59_reg_3928_pp0_iter8_reg_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load59_reg_3928[1]),
        .Q(\p_load59_reg_3928_reg[9]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3928_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3928_pp0_iter8_reg_reg[2]_srl7 " *) 
  SRL16E \p_load59_reg_3928_pp0_iter8_reg_reg[2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load59_reg_3928[2]),
        .Q(\p_load59_reg_3928_reg[9]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3928_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3928_pp0_iter8_reg_reg[3]_srl7 " *) 
  SRL16E \p_load59_reg_3928_pp0_iter8_reg_reg[3]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load59_reg_3928[3]),
        .Q(\p_load59_reg_3928_reg[9]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3928_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3928_pp0_iter8_reg_reg[4]_srl7 " *) 
  SRL16E \p_load59_reg_3928_pp0_iter8_reg_reg[4]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load59_reg_3928[4]),
        .Q(\p_load59_reg_3928_reg[9]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3928_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3928_pp0_iter8_reg_reg[5]_srl7 " *) 
  SRL16E \p_load59_reg_3928_pp0_iter8_reg_reg[5]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load59_reg_3928[5]),
        .Q(\p_load59_reg_3928_reg[9]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3928_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3928_pp0_iter8_reg_reg[6]_srl7 " *) 
  SRL16E \p_load59_reg_3928_pp0_iter8_reg_reg[6]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load59_reg_3928[6]),
        .Q(\p_load59_reg_3928_reg[9]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3928_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3928_pp0_iter8_reg_reg[7]_srl7 " *) 
  SRL16E \p_load59_reg_3928_pp0_iter8_reg_reg[7]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load59_reg_3928[7]),
        .Q(\p_load59_reg_3928_reg[9]_0 [7]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3928_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3928_pp0_iter8_reg_reg[8]_srl7 " *) 
  SRL16E \p_load59_reg_3928_pp0_iter8_reg_reg[8]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load59_reg_3928[8]),
        .Q(\p_load59_reg_3928_reg[9]_0 [8]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3928_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3928_pp0_iter8_reg_reg[9]_srl7 " *) 
  SRL16E \p_load59_reg_3928_pp0_iter8_reg_reg[9]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load59_reg_3928[9]),
        .Q(\p_load59_reg_3928_reg[9]_0 [9]));
  FDRE \p_load59_reg_3928_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_137_fu_276[0]),
        .Q(p_load59_reg_3928[0]),
        .R(1'b0));
  FDRE \p_load59_reg_3928_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_137_fu_276[1]),
        .Q(p_load59_reg_3928[1]),
        .R(1'b0));
  FDRE \p_load59_reg_3928_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_137_fu_276[2]),
        .Q(p_load59_reg_3928[2]),
        .R(1'b0));
  FDRE \p_load59_reg_3928_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_137_fu_276[3]),
        .Q(p_load59_reg_3928[3]),
        .R(1'b0));
  FDRE \p_load59_reg_3928_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_137_fu_276[4]),
        .Q(p_load59_reg_3928[4]),
        .R(1'b0));
  FDRE \p_load59_reg_3928_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_137_fu_276[5]),
        .Q(p_load59_reg_3928[5]),
        .R(1'b0));
  FDRE \p_load59_reg_3928_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_137_fu_276[6]),
        .Q(p_load59_reg_3928[6]),
        .R(1'b0));
  FDRE \p_load59_reg_3928_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_137_fu_276[7]),
        .Q(p_load59_reg_3928[7]),
        .R(1'b0));
  FDRE \p_load59_reg_3928_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_137_fu_276[8]),
        .Q(p_load59_reg_3928[8]),
        .R(1'b0));
  FDRE \p_load59_reg_3928_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_137_fu_276[9]),
        .Q(p_load59_reg_3928[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3923_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3923_pp0_iter8_reg_reg[0]_srl7 " *) 
  SRL16E \p_load60_reg_3923_pp0_iter8_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load60_reg_3923[0]),
        .Q(\p_load60_reg_3923_reg[9]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3923_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3923_pp0_iter8_reg_reg[1]_srl7 " *) 
  SRL16E \p_load60_reg_3923_pp0_iter8_reg_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load60_reg_3923[1]),
        .Q(\p_load60_reg_3923_reg[9]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3923_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3923_pp0_iter8_reg_reg[2]_srl7 " *) 
  SRL16E \p_load60_reg_3923_pp0_iter8_reg_reg[2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load60_reg_3923[2]),
        .Q(\p_load60_reg_3923_reg[9]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3923_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3923_pp0_iter8_reg_reg[3]_srl7 " *) 
  SRL16E \p_load60_reg_3923_pp0_iter8_reg_reg[3]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load60_reg_3923[3]),
        .Q(\p_load60_reg_3923_reg[9]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3923_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3923_pp0_iter8_reg_reg[4]_srl7 " *) 
  SRL16E \p_load60_reg_3923_pp0_iter8_reg_reg[4]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load60_reg_3923[4]),
        .Q(\p_load60_reg_3923_reg[9]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3923_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3923_pp0_iter8_reg_reg[5]_srl7 " *) 
  SRL16E \p_load60_reg_3923_pp0_iter8_reg_reg[5]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load60_reg_3923[5]),
        .Q(\p_load60_reg_3923_reg[9]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3923_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3923_pp0_iter8_reg_reg[6]_srl7 " *) 
  SRL16E \p_load60_reg_3923_pp0_iter8_reg_reg[6]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load60_reg_3923[6]),
        .Q(\p_load60_reg_3923_reg[9]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3923_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3923_pp0_iter8_reg_reg[7]_srl7 " *) 
  SRL16E \p_load60_reg_3923_pp0_iter8_reg_reg[7]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load60_reg_3923[7]),
        .Q(\p_load60_reg_3923_reg[9]_0 [7]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3923_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3923_pp0_iter8_reg_reg[8]_srl7 " *) 
  SRL16E \p_load60_reg_3923_pp0_iter8_reg_reg[8]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load60_reg_3923[8]),
        .Q(\p_load60_reg_3923_reg[9]_0 [8]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3923_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3923_pp0_iter8_reg_reg[9]_srl7 " *) 
  SRL16E \p_load60_reg_3923_pp0_iter8_reg_reg[9]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load60_reg_3923[9]),
        .Q(\p_load60_reg_3923_reg[9]_0 [9]));
  FDRE \p_load60_reg_3923_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_136_fu_272[0]),
        .Q(p_load60_reg_3923[0]),
        .R(1'b0));
  FDRE \p_load60_reg_3923_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_136_fu_272[1]),
        .Q(p_load60_reg_3923[1]),
        .R(1'b0));
  FDRE \p_load60_reg_3923_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_136_fu_272[2]),
        .Q(p_load60_reg_3923[2]),
        .R(1'b0));
  FDRE \p_load60_reg_3923_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_136_fu_272[3]),
        .Q(p_load60_reg_3923[3]),
        .R(1'b0));
  FDRE \p_load60_reg_3923_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_136_fu_272[4]),
        .Q(p_load60_reg_3923[4]),
        .R(1'b0));
  FDRE \p_load60_reg_3923_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_136_fu_272[5]),
        .Q(p_load60_reg_3923[5]),
        .R(1'b0));
  FDRE \p_load60_reg_3923_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_136_fu_272[6]),
        .Q(p_load60_reg_3923[6]),
        .R(1'b0));
  FDRE \p_load60_reg_3923_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_136_fu_272[7]),
        .Q(p_load60_reg_3923[7]),
        .R(1'b0));
  FDRE \p_load60_reg_3923_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_136_fu_272[8]),
        .Q(p_load60_reg_3923[8]),
        .R(1'b0));
  FDRE \p_load60_reg_3923_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_136_fu_272[9]),
        .Q(p_load60_reg_3923[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3917_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3917_pp0_iter8_reg_reg[0]_srl7 " *) 
  SRL16E \p_load61_reg_3917_pp0_iter8_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load61_reg_3917[0]),
        .Q(\p_load61_reg_3917_reg[9]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3917_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3917_pp0_iter8_reg_reg[1]_srl7 " *) 
  SRL16E \p_load61_reg_3917_pp0_iter8_reg_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load61_reg_3917[1]),
        .Q(\p_load61_reg_3917_reg[9]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3917_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3917_pp0_iter8_reg_reg[2]_srl7 " *) 
  SRL16E \p_load61_reg_3917_pp0_iter8_reg_reg[2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load61_reg_3917[2]),
        .Q(\p_load61_reg_3917_reg[9]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3917_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3917_pp0_iter8_reg_reg[3]_srl7 " *) 
  SRL16E \p_load61_reg_3917_pp0_iter8_reg_reg[3]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load61_reg_3917[3]),
        .Q(\p_load61_reg_3917_reg[9]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3917_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3917_pp0_iter8_reg_reg[4]_srl7 " *) 
  SRL16E \p_load61_reg_3917_pp0_iter8_reg_reg[4]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load61_reg_3917[4]),
        .Q(\p_load61_reg_3917_reg[9]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3917_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3917_pp0_iter8_reg_reg[5]_srl7 " *) 
  SRL16E \p_load61_reg_3917_pp0_iter8_reg_reg[5]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load61_reg_3917[5]),
        .Q(\p_load61_reg_3917_reg[9]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3917_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3917_pp0_iter8_reg_reg[6]_srl7 " *) 
  SRL16E \p_load61_reg_3917_pp0_iter8_reg_reg[6]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load61_reg_3917[6]),
        .Q(\p_load61_reg_3917_reg[9]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3917_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3917_pp0_iter8_reg_reg[7]_srl7 " *) 
  SRL16E \p_load61_reg_3917_pp0_iter8_reg_reg[7]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load61_reg_3917[7]),
        .Q(\p_load61_reg_3917_reg[9]_0 [7]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3917_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3917_pp0_iter8_reg_reg[8]_srl7 " *) 
  SRL16E \p_load61_reg_3917_pp0_iter8_reg_reg[8]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load61_reg_3917[8]),
        .Q(\p_load61_reg_3917_reg[9]_0 [8]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3917_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3917_pp0_iter8_reg_reg[9]_srl7 " *) 
  SRL16E \p_load61_reg_3917_pp0_iter8_reg_reg[9]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load61_reg_3917[9]),
        .Q(\p_load61_reg_3917_reg[9]_0 [9]));
  FDRE \p_load61_reg_3917_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_135_fu_268[0]),
        .Q(p_load61_reg_3917[0]),
        .R(1'b0));
  FDRE \p_load61_reg_3917_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_135_fu_268[1]),
        .Q(p_load61_reg_3917[1]),
        .R(1'b0));
  FDRE \p_load61_reg_3917_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_135_fu_268[2]),
        .Q(p_load61_reg_3917[2]),
        .R(1'b0));
  FDRE \p_load61_reg_3917_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_135_fu_268[3]),
        .Q(p_load61_reg_3917[3]),
        .R(1'b0));
  FDRE \p_load61_reg_3917_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_135_fu_268[4]),
        .Q(p_load61_reg_3917[4]),
        .R(1'b0));
  FDRE \p_load61_reg_3917_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_135_fu_268[5]),
        .Q(p_load61_reg_3917[5]),
        .R(1'b0));
  FDRE \p_load61_reg_3917_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_135_fu_268[6]),
        .Q(p_load61_reg_3917[6]),
        .R(1'b0));
  FDRE \p_load61_reg_3917_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_135_fu_268[7]),
        .Q(p_load61_reg_3917[7]),
        .R(1'b0));
  FDRE \p_load61_reg_3917_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_135_fu_268[8]),
        .Q(p_load61_reg_3917[8]),
        .R(1'b0));
  FDRE \p_load61_reg_3917_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_135_fu_268[9]),
        .Q(p_load61_reg_3917[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3912_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3912_pp0_iter8_reg_reg[0]_srl7 " *) 
  SRL16E \p_load62_reg_3912_pp0_iter8_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load62_reg_3912[0]),
        .Q(\p_load62_reg_3912_reg[9]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3912_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3912_pp0_iter8_reg_reg[1]_srl7 " *) 
  SRL16E \p_load62_reg_3912_pp0_iter8_reg_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load62_reg_3912[1]),
        .Q(\p_load62_reg_3912_reg[9]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3912_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3912_pp0_iter8_reg_reg[2]_srl7 " *) 
  SRL16E \p_load62_reg_3912_pp0_iter8_reg_reg[2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load62_reg_3912[2]),
        .Q(\p_load62_reg_3912_reg[9]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3912_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3912_pp0_iter8_reg_reg[3]_srl7 " *) 
  SRL16E \p_load62_reg_3912_pp0_iter8_reg_reg[3]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load62_reg_3912[3]),
        .Q(\p_load62_reg_3912_reg[9]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3912_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3912_pp0_iter8_reg_reg[4]_srl7 " *) 
  SRL16E \p_load62_reg_3912_pp0_iter8_reg_reg[4]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load62_reg_3912[4]),
        .Q(\p_load62_reg_3912_reg[9]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3912_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3912_pp0_iter8_reg_reg[5]_srl7 " *) 
  SRL16E \p_load62_reg_3912_pp0_iter8_reg_reg[5]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load62_reg_3912[5]),
        .Q(\p_load62_reg_3912_reg[9]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3912_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3912_pp0_iter8_reg_reg[6]_srl7 " *) 
  SRL16E \p_load62_reg_3912_pp0_iter8_reg_reg[6]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load62_reg_3912[6]),
        .Q(\p_load62_reg_3912_reg[9]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3912_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3912_pp0_iter8_reg_reg[7]_srl7 " *) 
  SRL16E \p_load62_reg_3912_pp0_iter8_reg_reg[7]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load62_reg_3912[7]),
        .Q(\p_load62_reg_3912_reg[9]_0 [7]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3912_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3912_pp0_iter8_reg_reg[8]_srl7 " *) 
  SRL16E \p_load62_reg_3912_pp0_iter8_reg_reg[8]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load62_reg_3912[8]),
        .Q(\p_load62_reg_3912_reg[9]_0 [8]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3912_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3912_pp0_iter8_reg_reg[9]_srl7 " *) 
  SRL16E \p_load62_reg_3912_pp0_iter8_reg_reg[9]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load62_reg_3912[9]),
        .Q(\p_load62_reg_3912_reg[9]_0 [9]));
  FDRE \p_load62_reg_3912_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_134_fu_264[0]),
        .Q(p_load62_reg_3912[0]),
        .R(1'b0));
  FDRE \p_load62_reg_3912_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_134_fu_264[1]),
        .Q(p_load62_reg_3912[1]),
        .R(1'b0));
  FDRE \p_load62_reg_3912_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_134_fu_264[2]),
        .Q(p_load62_reg_3912[2]),
        .R(1'b0));
  FDRE \p_load62_reg_3912_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_134_fu_264[3]),
        .Q(p_load62_reg_3912[3]),
        .R(1'b0));
  FDRE \p_load62_reg_3912_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_134_fu_264[4]),
        .Q(p_load62_reg_3912[4]),
        .R(1'b0));
  FDRE \p_load62_reg_3912_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_134_fu_264[5]),
        .Q(p_load62_reg_3912[5]),
        .R(1'b0));
  FDRE \p_load62_reg_3912_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_134_fu_264[6]),
        .Q(p_load62_reg_3912[6]),
        .R(1'b0));
  FDRE \p_load62_reg_3912_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_134_fu_264[7]),
        .Q(p_load62_reg_3912[7]),
        .R(1'b0));
  FDRE \p_load62_reg_3912_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_134_fu_264[8]),
        .Q(p_load62_reg_3912[8]),
        .R(1'b0));
  FDRE \p_load62_reg_3912_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_134_fu_264[9]),
        .Q(p_load62_reg_3912[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3907_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3907_pp0_iter8_reg_reg[0]_srl7 " *) 
  SRL16E \p_load63_reg_3907_pp0_iter8_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load63_reg_3907[0]),
        .Q(\p_load63_reg_3907_reg[9]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3907_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3907_pp0_iter8_reg_reg[1]_srl7 " *) 
  SRL16E \p_load63_reg_3907_pp0_iter8_reg_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load63_reg_3907[1]),
        .Q(\p_load63_reg_3907_reg[9]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3907_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3907_pp0_iter8_reg_reg[2]_srl7 " *) 
  SRL16E \p_load63_reg_3907_pp0_iter8_reg_reg[2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load63_reg_3907[2]),
        .Q(\p_load63_reg_3907_reg[9]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3907_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3907_pp0_iter8_reg_reg[3]_srl7 " *) 
  SRL16E \p_load63_reg_3907_pp0_iter8_reg_reg[3]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load63_reg_3907[3]),
        .Q(\p_load63_reg_3907_reg[9]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3907_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3907_pp0_iter8_reg_reg[4]_srl7 " *) 
  SRL16E \p_load63_reg_3907_pp0_iter8_reg_reg[4]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load63_reg_3907[4]),
        .Q(\p_load63_reg_3907_reg[9]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3907_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3907_pp0_iter8_reg_reg[5]_srl7 " *) 
  SRL16E \p_load63_reg_3907_pp0_iter8_reg_reg[5]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load63_reg_3907[5]),
        .Q(\p_load63_reg_3907_reg[9]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3907_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3907_pp0_iter8_reg_reg[6]_srl7 " *) 
  SRL16E \p_load63_reg_3907_pp0_iter8_reg_reg[6]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load63_reg_3907[6]),
        .Q(\p_load63_reg_3907_reg[9]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3907_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3907_pp0_iter8_reg_reg[7]_srl7 " *) 
  SRL16E \p_load63_reg_3907_pp0_iter8_reg_reg[7]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load63_reg_3907[7]),
        .Q(\p_load63_reg_3907_reg[9]_0 [7]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3907_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3907_pp0_iter8_reg_reg[8]_srl7 " *) 
  SRL16E \p_load63_reg_3907_pp0_iter8_reg_reg[8]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load63_reg_3907[8]),
        .Q(\p_load63_reg_3907_reg[9]_0 [8]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3907_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3907_pp0_iter8_reg_reg[9]_srl7 " *) 
  SRL16E \p_load63_reg_3907_pp0_iter8_reg_reg[9]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load63_reg_3907[9]),
        .Q(\p_load63_reg_3907_reg[9]_0 [9]));
  FDRE \p_load63_reg_3907_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_133_fu_260[0]),
        .Q(p_load63_reg_3907[0]),
        .R(1'b0));
  FDRE \p_load63_reg_3907_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_133_fu_260[1]),
        .Q(p_load63_reg_3907[1]),
        .R(1'b0));
  FDRE \p_load63_reg_3907_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_133_fu_260[2]),
        .Q(p_load63_reg_3907[2]),
        .R(1'b0));
  FDRE \p_load63_reg_3907_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_133_fu_260[3]),
        .Q(p_load63_reg_3907[3]),
        .R(1'b0));
  FDRE \p_load63_reg_3907_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_133_fu_260[4]),
        .Q(p_load63_reg_3907[4]),
        .R(1'b0));
  FDRE \p_load63_reg_3907_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_133_fu_260[5]),
        .Q(p_load63_reg_3907[5]),
        .R(1'b0));
  FDRE \p_load63_reg_3907_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_133_fu_260[6]),
        .Q(p_load63_reg_3907[6]),
        .R(1'b0));
  FDRE \p_load63_reg_3907_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_133_fu_260[7]),
        .Q(p_load63_reg_3907[7]),
        .R(1'b0));
  FDRE \p_load63_reg_3907_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_133_fu_260[8]),
        .Q(p_load63_reg_3907[8]),
        .R(1'b0));
  FDRE \p_load63_reg_3907_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_133_fu_260[9]),
        .Q(p_load63_reg_3907[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3901_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3901_pp0_iter8_reg_reg[0]_srl7 " *) 
  SRL16E \p_load64_reg_3901_pp0_iter8_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load64_reg_3901[0]),
        .Q(\p_load64_reg_3901_reg[9]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3901_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3901_pp0_iter8_reg_reg[1]_srl7 " *) 
  SRL16E \p_load64_reg_3901_pp0_iter8_reg_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load64_reg_3901[1]),
        .Q(\p_load64_reg_3901_reg[9]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3901_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3901_pp0_iter8_reg_reg[2]_srl7 " *) 
  SRL16E \p_load64_reg_3901_pp0_iter8_reg_reg[2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load64_reg_3901[2]),
        .Q(\p_load64_reg_3901_reg[9]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3901_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3901_pp0_iter8_reg_reg[3]_srl7 " *) 
  SRL16E \p_load64_reg_3901_pp0_iter8_reg_reg[3]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load64_reg_3901[3]),
        .Q(\p_load64_reg_3901_reg[9]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3901_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3901_pp0_iter8_reg_reg[4]_srl7 " *) 
  SRL16E \p_load64_reg_3901_pp0_iter8_reg_reg[4]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load64_reg_3901[4]),
        .Q(\p_load64_reg_3901_reg[9]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3901_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3901_pp0_iter8_reg_reg[5]_srl7 " *) 
  SRL16E \p_load64_reg_3901_pp0_iter8_reg_reg[5]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load64_reg_3901[5]),
        .Q(\p_load64_reg_3901_reg[9]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3901_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3901_pp0_iter8_reg_reg[6]_srl7 " *) 
  SRL16E \p_load64_reg_3901_pp0_iter8_reg_reg[6]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load64_reg_3901[6]),
        .Q(\p_load64_reg_3901_reg[9]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3901_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3901_pp0_iter8_reg_reg[7]_srl7 " *) 
  SRL16E \p_load64_reg_3901_pp0_iter8_reg_reg[7]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load64_reg_3901[7]),
        .Q(\p_load64_reg_3901_reg[9]_0 [7]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3901_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3901_pp0_iter8_reg_reg[8]_srl7 " *) 
  SRL16E \p_load64_reg_3901_pp0_iter8_reg_reg[8]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load64_reg_3901[8]),
        .Q(\p_load64_reg_3901_reg[9]_0 [8]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3901_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3901_pp0_iter8_reg_reg[9]_srl7 " *) 
  SRL16E \p_load64_reg_3901_pp0_iter8_reg_reg[9]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load64_reg_3901[9]),
        .Q(\p_load64_reg_3901_reg[9]_0 [9]));
  FDRE \p_load64_reg_3901_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(\empty_132_fu_256_reg_n_5_[0] ),
        .Q(p_load64_reg_3901[0]),
        .R(1'b0));
  FDRE \p_load64_reg_3901_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(\empty_132_fu_256_reg_n_5_[1] ),
        .Q(p_load64_reg_3901[1]),
        .R(1'b0));
  FDRE \p_load64_reg_3901_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(\empty_132_fu_256_reg_n_5_[2] ),
        .Q(p_load64_reg_3901[2]),
        .R(1'b0));
  FDRE \p_load64_reg_3901_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(\empty_132_fu_256_reg_n_5_[3] ),
        .Q(p_load64_reg_3901[3]),
        .R(1'b0));
  FDRE \p_load64_reg_3901_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(\empty_132_fu_256_reg_n_5_[4] ),
        .Q(p_load64_reg_3901[4]),
        .R(1'b0));
  FDRE \p_load64_reg_3901_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(\empty_132_fu_256_reg_n_5_[5] ),
        .Q(p_load64_reg_3901[5]),
        .R(1'b0));
  FDRE \p_load64_reg_3901_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(\empty_132_fu_256_reg_n_5_[6] ),
        .Q(p_load64_reg_3901[6]),
        .R(1'b0));
  FDRE \p_load64_reg_3901_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(\empty_132_fu_256_reg_n_5_[7] ),
        .Q(p_load64_reg_3901[7]),
        .R(1'b0));
  FDRE \p_load64_reg_3901_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(\empty_132_fu_256_reg_n_5_[8] ),
        .Q(p_load64_reg_3901[8]),
        .R(1'b0));
  FDRE \p_load64_reg_3901_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(\empty_132_fu_256_reg_n_5_[9] ),
        .Q(p_load64_reg_3901[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3896_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3896_pp0_iter8_reg_reg[0]_srl7 " *) 
  SRL16E \p_load65_reg_3896_pp0_iter8_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load65_reg_3896[0]),
        .Q(D[0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3896_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3896_pp0_iter8_reg_reg[1]_srl7 " *) 
  SRL16E \p_load65_reg_3896_pp0_iter8_reg_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load65_reg_3896[1]),
        .Q(D[1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3896_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3896_pp0_iter8_reg_reg[2]_srl7 " *) 
  SRL16E \p_load65_reg_3896_pp0_iter8_reg_reg[2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load65_reg_3896[2]),
        .Q(D[2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3896_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3896_pp0_iter8_reg_reg[3]_srl7 " *) 
  SRL16E \p_load65_reg_3896_pp0_iter8_reg_reg[3]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load65_reg_3896[3]),
        .Q(D[3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3896_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3896_pp0_iter8_reg_reg[4]_srl7 " *) 
  SRL16E \p_load65_reg_3896_pp0_iter8_reg_reg[4]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load65_reg_3896[4]),
        .Q(D[4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3896_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3896_pp0_iter8_reg_reg[5]_srl7 " *) 
  SRL16E \p_load65_reg_3896_pp0_iter8_reg_reg[5]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load65_reg_3896[5]),
        .Q(D[5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3896_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3896_pp0_iter8_reg_reg[6]_srl7 " *) 
  SRL16E \p_load65_reg_3896_pp0_iter8_reg_reg[6]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load65_reg_3896[6]),
        .Q(D[6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3896_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3896_pp0_iter8_reg_reg[7]_srl7 " *) 
  SRL16E \p_load65_reg_3896_pp0_iter8_reg_reg[7]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load65_reg_3896[7]),
        .Q(D[7]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3896_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3896_pp0_iter8_reg_reg[8]_srl7 " *) 
  SRL16E \p_load65_reg_3896_pp0_iter8_reg_reg[8]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load65_reg_3896[8]),
        .Q(D[8]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3896_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3896_pp0_iter8_reg_reg[9]_srl7 " *) 
  SRL16E \p_load65_reg_3896_pp0_iter8_reg_reg[9]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load65_reg_3896[9]),
        .Q(D[9]));
  FDRE \p_load65_reg_3896_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_131_fu_252__0[0]),
        .Q(p_load65_reg_3896[0]),
        .R(1'b0));
  FDRE \p_load65_reg_3896_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_131_fu_252__0[1]),
        .Q(p_load65_reg_3896[1]),
        .R(1'b0));
  FDRE \p_load65_reg_3896_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_131_fu_252__0[2]),
        .Q(p_load65_reg_3896[2]),
        .R(1'b0));
  FDRE \p_load65_reg_3896_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_131_fu_252__0[3]),
        .Q(p_load65_reg_3896[3]),
        .R(1'b0));
  FDRE \p_load65_reg_3896_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_131_fu_252__0[4]),
        .Q(p_load65_reg_3896[4]),
        .R(1'b0));
  FDRE \p_load65_reg_3896_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_131_fu_252__0[5]),
        .Q(p_load65_reg_3896[5]),
        .R(1'b0));
  FDRE \p_load65_reg_3896_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_131_fu_252__0[6]),
        .Q(p_load65_reg_3896[6]),
        .R(1'b0));
  FDRE \p_load65_reg_3896_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_131_fu_252__0[7]),
        .Q(p_load65_reg_3896[7]),
        .R(1'b0));
  FDRE \p_load65_reg_3896_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_131_fu_252__0[8]),
        .Q(p_load65_reg_3896[8]),
        .R(1'b0));
  FDRE \p_load65_reg_3896_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_131_fu_252__0[9]),
        .Q(p_load65_reg_3896[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3891_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3891_pp0_iter8_reg_reg[0]_srl7 " *) 
  SRL16E \p_load67_reg_3891_pp0_iter8_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load67_reg_3891[0]),
        .Q(\p_load67_reg_3891_reg[9]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3891_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3891_pp0_iter8_reg_reg[1]_srl7 " *) 
  SRL16E \p_load67_reg_3891_pp0_iter8_reg_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load67_reg_3891[1]),
        .Q(\p_load67_reg_3891_reg[9]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3891_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3891_pp0_iter8_reg_reg[2]_srl7 " *) 
  SRL16E \p_load67_reg_3891_pp0_iter8_reg_reg[2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load67_reg_3891[2]),
        .Q(\p_load67_reg_3891_reg[9]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3891_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3891_pp0_iter8_reg_reg[3]_srl7 " *) 
  SRL16E \p_load67_reg_3891_pp0_iter8_reg_reg[3]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load67_reg_3891[3]),
        .Q(\p_load67_reg_3891_reg[9]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3891_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3891_pp0_iter8_reg_reg[4]_srl7 " *) 
  SRL16E \p_load67_reg_3891_pp0_iter8_reg_reg[4]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load67_reg_3891[4]),
        .Q(\p_load67_reg_3891_reg[9]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3891_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3891_pp0_iter8_reg_reg[5]_srl7 " *) 
  SRL16E \p_load67_reg_3891_pp0_iter8_reg_reg[5]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load67_reg_3891[5]),
        .Q(\p_load67_reg_3891_reg[9]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3891_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3891_pp0_iter8_reg_reg[6]_srl7 " *) 
  SRL16E \p_load67_reg_3891_pp0_iter8_reg_reg[6]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load67_reg_3891[6]),
        .Q(\p_load67_reg_3891_reg[9]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3891_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3891_pp0_iter8_reg_reg[7]_srl7 " *) 
  SRL16E \p_load67_reg_3891_pp0_iter8_reg_reg[7]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load67_reg_3891[7]),
        .Q(\p_load67_reg_3891_reg[9]_0 [7]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3891_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3891_pp0_iter8_reg_reg[8]_srl7 " *) 
  SRL16E \p_load67_reg_3891_pp0_iter8_reg_reg[8]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load67_reg_3891[8]),
        .Q(\p_load67_reg_3891_reg[9]_0 [8]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3891_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3891_pp0_iter8_reg_reg[9]_srl7 " *) 
  SRL16E \p_load67_reg_3891_pp0_iter8_reg_reg[9]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load67_reg_3891[9]),
        .Q(\p_load67_reg_3891_reg[9]_0 [9]));
  FDRE \p_load67_reg_3891_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(zext_ln458_fu_1672_p1[1]),
        .Q(p_load67_reg_3891[0]),
        .R(1'b0));
  FDRE \p_load67_reg_3891_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(zext_ln458_fu_1672_p1[2]),
        .Q(p_load67_reg_3891[1]),
        .R(1'b0));
  FDRE \p_load67_reg_3891_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(zext_ln458_fu_1672_p1[3]),
        .Q(p_load67_reg_3891[2]),
        .R(1'b0));
  FDRE \p_load67_reg_3891_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(zext_ln458_fu_1672_p1[4]),
        .Q(p_load67_reg_3891[3]),
        .R(1'b0));
  FDRE \p_load67_reg_3891_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(zext_ln458_fu_1672_p1[5]),
        .Q(p_load67_reg_3891[4]),
        .R(1'b0));
  FDRE \p_load67_reg_3891_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(zext_ln458_fu_1672_p1[6]),
        .Q(p_load67_reg_3891[5]),
        .R(1'b0));
  FDRE \p_load67_reg_3891_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(zext_ln458_fu_1672_p1[7]),
        .Q(p_load67_reg_3891[6]),
        .R(1'b0));
  FDRE \p_load67_reg_3891_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(zext_ln458_fu_1672_p1[8]),
        .Q(p_load67_reg_3891[7]),
        .R(1'b0));
  FDRE \p_load67_reg_3891_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(zext_ln458_fu_1672_p1[9]),
        .Q(p_load67_reg_3891[8]),
        .R(1'b0));
  FDRE \p_load67_reg_3891_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(zext_ln458_fu_1672_p1[10]),
        .Q(p_load67_reg_3891[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3886_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3886_pp0_iter8_reg_reg[0]_srl7 " *) 
  SRL16E \p_load69_reg_3886_pp0_iter8_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load69_reg_3886[0]),
        .Q(\p_load69_reg_3886_reg[9]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3886_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3886_pp0_iter8_reg_reg[1]_srl7 " *) 
  SRL16E \p_load69_reg_3886_pp0_iter8_reg_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load69_reg_3886[1]),
        .Q(\p_load69_reg_3886_reg[9]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3886_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3886_pp0_iter8_reg_reg[2]_srl7 " *) 
  SRL16E \p_load69_reg_3886_pp0_iter8_reg_reg[2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load69_reg_3886[2]),
        .Q(\p_load69_reg_3886_reg[9]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3886_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3886_pp0_iter8_reg_reg[3]_srl7 " *) 
  SRL16E \p_load69_reg_3886_pp0_iter8_reg_reg[3]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load69_reg_3886[3]),
        .Q(\p_load69_reg_3886_reg[9]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3886_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3886_pp0_iter8_reg_reg[4]_srl7 " *) 
  SRL16E \p_load69_reg_3886_pp0_iter8_reg_reg[4]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load69_reg_3886[4]),
        .Q(\p_load69_reg_3886_reg[9]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3886_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3886_pp0_iter8_reg_reg[5]_srl7 " *) 
  SRL16E \p_load69_reg_3886_pp0_iter8_reg_reg[5]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load69_reg_3886[5]),
        .Q(\p_load69_reg_3886_reg[9]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3886_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3886_pp0_iter8_reg_reg[6]_srl7 " *) 
  SRL16E \p_load69_reg_3886_pp0_iter8_reg_reg[6]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load69_reg_3886[6]),
        .Q(\p_load69_reg_3886_reg[9]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3886_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3886_pp0_iter8_reg_reg[7]_srl7 " *) 
  SRL16E \p_load69_reg_3886_pp0_iter8_reg_reg[7]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load69_reg_3886[7]),
        .Q(\p_load69_reg_3886_reg[9]_0 [7]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3886_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3886_pp0_iter8_reg_reg[8]_srl7 " *) 
  SRL16E \p_load69_reg_3886_pp0_iter8_reg_reg[8]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load69_reg_3886[8]),
        .Q(\p_load69_reg_3886_reg[9]_0 [8]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3886_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3886_pp0_iter8_reg_reg[9]_srl7 " *) 
  SRL16E \p_load69_reg_3886_pp0_iter8_reg_reg[9]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load69_reg_3886[9]),
        .Q(\p_load69_reg_3886_reg[9]_0 [9]));
  FDRE \p_load69_reg_3886_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_129_fu_244[0]),
        .Q(p_load69_reg_3886[0]),
        .R(1'b0));
  FDRE \p_load69_reg_3886_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_129_fu_244[1]),
        .Q(p_load69_reg_3886[1]),
        .R(1'b0));
  FDRE \p_load69_reg_3886_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_129_fu_244[2]),
        .Q(p_load69_reg_3886[2]),
        .R(1'b0));
  FDRE \p_load69_reg_3886_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_129_fu_244[3]),
        .Q(p_load69_reg_3886[3]),
        .R(1'b0));
  FDRE \p_load69_reg_3886_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_129_fu_244[4]),
        .Q(p_load69_reg_3886[4]),
        .R(1'b0));
  FDRE \p_load69_reg_3886_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_129_fu_244[5]),
        .Q(p_load69_reg_3886[5]),
        .R(1'b0));
  FDRE \p_load69_reg_3886_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_129_fu_244[6]),
        .Q(p_load69_reg_3886[6]),
        .R(1'b0));
  FDRE \p_load69_reg_3886_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_129_fu_244[7]),
        .Q(p_load69_reg_3886[7]),
        .R(1'b0));
  FDRE \p_load69_reg_3886_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_129_fu_244[8]),
        .Q(p_load69_reg_3886[8]),
        .R(1'b0));
  FDRE \p_load69_reg_3886_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_129_fu_244[9]),
        .Q(p_load69_reg_3886[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3881_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3881_pp0_iter8_reg_reg[0]_srl7 " *) 
  SRL16E \p_load71_reg_3881_pp0_iter8_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load71_reg_3881[0]),
        .Q(\p_load71_reg_3881_reg[9]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3881_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3881_pp0_iter8_reg_reg[1]_srl7 " *) 
  SRL16E \p_load71_reg_3881_pp0_iter8_reg_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load71_reg_3881[1]),
        .Q(\p_load71_reg_3881_reg[9]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3881_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3881_pp0_iter8_reg_reg[2]_srl7 " *) 
  SRL16E \p_load71_reg_3881_pp0_iter8_reg_reg[2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load71_reg_3881[2]),
        .Q(\p_load71_reg_3881_reg[9]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3881_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3881_pp0_iter8_reg_reg[3]_srl7 " *) 
  SRL16E \p_load71_reg_3881_pp0_iter8_reg_reg[3]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load71_reg_3881[3]),
        .Q(\p_load71_reg_3881_reg[9]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3881_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3881_pp0_iter8_reg_reg[4]_srl7 " *) 
  SRL16E \p_load71_reg_3881_pp0_iter8_reg_reg[4]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load71_reg_3881[4]),
        .Q(\p_load71_reg_3881_reg[9]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3881_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3881_pp0_iter8_reg_reg[5]_srl7 " *) 
  SRL16E \p_load71_reg_3881_pp0_iter8_reg_reg[5]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load71_reg_3881[5]),
        .Q(\p_load71_reg_3881_reg[9]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3881_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3881_pp0_iter8_reg_reg[6]_srl7 " *) 
  SRL16E \p_load71_reg_3881_pp0_iter8_reg_reg[6]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load71_reg_3881[6]),
        .Q(\p_load71_reg_3881_reg[9]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3881_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3881_pp0_iter8_reg_reg[7]_srl7 " *) 
  SRL16E \p_load71_reg_3881_pp0_iter8_reg_reg[7]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load71_reg_3881[7]),
        .Q(\p_load71_reg_3881_reg[9]_0 [7]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3881_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3881_pp0_iter8_reg_reg[8]_srl7 " *) 
  SRL16E \p_load71_reg_3881_pp0_iter8_reg_reg[8]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load71_reg_3881[8]),
        .Q(\p_load71_reg_3881_reg[9]_0 [8]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3881_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3881_pp0_iter8_reg_reg[9]_srl7 " *) 
  SRL16E \p_load71_reg_3881_pp0_iter8_reg_reg[9]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load71_reg_3881[9]),
        .Q(\p_load71_reg_3881_reg[9]_0 [9]));
  FDRE \p_load71_reg_3881_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(zext_ln460_fu_1732_p1[1]),
        .Q(p_load71_reg_3881[0]),
        .R(1'b0));
  FDRE \p_load71_reg_3881_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(zext_ln460_fu_1732_p1[2]),
        .Q(p_load71_reg_3881[1]),
        .R(1'b0));
  FDRE \p_load71_reg_3881_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(zext_ln460_fu_1732_p1[3]),
        .Q(p_load71_reg_3881[2]),
        .R(1'b0));
  FDRE \p_load71_reg_3881_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(zext_ln460_fu_1732_p1[4]),
        .Q(p_load71_reg_3881[3]),
        .R(1'b0));
  FDRE \p_load71_reg_3881_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(zext_ln460_fu_1732_p1[5]),
        .Q(p_load71_reg_3881[4]),
        .R(1'b0));
  FDRE \p_load71_reg_3881_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(zext_ln460_fu_1732_p1[6]),
        .Q(p_load71_reg_3881[5]),
        .R(1'b0));
  FDRE \p_load71_reg_3881_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(zext_ln460_fu_1732_p1[7]),
        .Q(p_load71_reg_3881[6]),
        .R(1'b0));
  FDRE \p_load71_reg_3881_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(zext_ln460_fu_1732_p1[8]),
        .Q(p_load71_reg_3881[7]),
        .R(1'b0));
  FDRE \p_load71_reg_3881_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(zext_ln460_fu_1732_p1[9]),
        .Q(p_load71_reg_3881[8]),
        .R(1'b0));
  FDRE \p_load71_reg_3881_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(zext_ln460_fu_1732_p1[10]),
        .Q(p_load71_reg_3881[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3876_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3876_pp0_iter8_reg_reg[0]_srl7 " *) 
  SRL16E \p_load73_reg_3876_pp0_iter8_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load73_reg_3876[0]),
        .Q(\p_load73_reg_3876_reg[9]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3876_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3876_pp0_iter8_reg_reg[1]_srl7 " *) 
  SRL16E \p_load73_reg_3876_pp0_iter8_reg_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load73_reg_3876[1]),
        .Q(\p_load73_reg_3876_reg[9]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3876_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3876_pp0_iter8_reg_reg[2]_srl7 " *) 
  SRL16E \p_load73_reg_3876_pp0_iter8_reg_reg[2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load73_reg_3876[2]),
        .Q(\p_load73_reg_3876_reg[9]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3876_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3876_pp0_iter8_reg_reg[3]_srl7 " *) 
  SRL16E \p_load73_reg_3876_pp0_iter8_reg_reg[3]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load73_reg_3876[3]),
        .Q(\p_load73_reg_3876_reg[9]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3876_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3876_pp0_iter8_reg_reg[4]_srl7 " *) 
  SRL16E \p_load73_reg_3876_pp0_iter8_reg_reg[4]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load73_reg_3876[4]),
        .Q(\p_load73_reg_3876_reg[9]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3876_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3876_pp0_iter8_reg_reg[5]_srl7 " *) 
  SRL16E \p_load73_reg_3876_pp0_iter8_reg_reg[5]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load73_reg_3876[5]),
        .Q(\p_load73_reg_3876_reg[9]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3876_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3876_pp0_iter8_reg_reg[6]_srl7 " *) 
  SRL16E \p_load73_reg_3876_pp0_iter8_reg_reg[6]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load73_reg_3876[6]),
        .Q(\p_load73_reg_3876_reg[9]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3876_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3876_pp0_iter8_reg_reg[7]_srl7 " *) 
  SRL16E \p_load73_reg_3876_pp0_iter8_reg_reg[7]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load73_reg_3876[7]),
        .Q(\p_load73_reg_3876_reg[9]_0 [7]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3876_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3876_pp0_iter8_reg_reg[8]_srl7 " *) 
  SRL16E \p_load73_reg_3876_pp0_iter8_reg_reg[8]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load73_reg_3876[8]),
        .Q(\p_load73_reg_3876_reg[9]_0 [8]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3876_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3876_pp0_iter8_reg_reg[9]_srl7 " *) 
  SRL16E \p_load73_reg_3876_pp0_iter8_reg_reg[9]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load73_reg_3876[9]),
        .Q(\p_load73_reg_3876_reg[9]_0 [9]));
  FDRE \p_load73_reg_3876_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(\empty_127_fu_236_reg_n_5_[0] ),
        .Q(p_load73_reg_3876[0]),
        .R(1'b0));
  FDRE \p_load73_reg_3876_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(\empty_127_fu_236_reg_n_5_[1] ),
        .Q(p_load73_reg_3876[1]),
        .R(1'b0));
  FDRE \p_load73_reg_3876_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(\empty_127_fu_236_reg_n_5_[2] ),
        .Q(p_load73_reg_3876[2]),
        .R(1'b0));
  FDRE \p_load73_reg_3876_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(\empty_127_fu_236_reg_n_5_[3] ),
        .Q(p_load73_reg_3876[3]),
        .R(1'b0));
  FDRE \p_load73_reg_3876_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(\empty_127_fu_236_reg_n_5_[4] ),
        .Q(p_load73_reg_3876[4]),
        .R(1'b0));
  FDRE \p_load73_reg_3876_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(\empty_127_fu_236_reg_n_5_[5] ),
        .Q(p_load73_reg_3876[5]),
        .R(1'b0));
  FDRE \p_load73_reg_3876_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(\empty_127_fu_236_reg_n_5_[6] ),
        .Q(p_load73_reg_3876[6]),
        .R(1'b0));
  FDRE \p_load73_reg_3876_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(\empty_127_fu_236_reg_n_5_[7] ),
        .Q(p_load73_reg_3876[7]),
        .R(1'b0));
  FDRE \p_load73_reg_3876_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(\empty_127_fu_236_reg_n_5_[8] ),
        .Q(p_load73_reg_3876[8]),
        .R(1'b0));
  FDRE \p_load73_reg_3876_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(\empty_127_fu_236_reg_n_5_[9] ),
        .Q(p_load73_reg_3876[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3976_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3976_pp0_iter8_reg_reg[0]_srl7 " *) 
  SRL16E \p_load_reg_3976_pp0_iter8_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load_reg_3976[0]),
        .Q(\p_load_reg_3976_reg[9]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3976_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3976_pp0_iter8_reg_reg[1]_srl7 " *) 
  SRL16E \p_load_reg_3976_pp0_iter8_reg_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load_reg_3976[1]),
        .Q(\p_load_reg_3976_reg[9]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3976_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3976_pp0_iter8_reg_reg[2]_srl7 " *) 
  SRL16E \p_load_reg_3976_pp0_iter8_reg_reg[2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load_reg_3976[2]),
        .Q(\p_load_reg_3976_reg[9]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3976_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3976_pp0_iter8_reg_reg[3]_srl7 " *) 
  SRL16E \p_load_reg_3976_pp0_iter8_reg_reg[3]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load_reg_3976[3]),
        .Q(\p_load_reg_3976_reg[9]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3976_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3976_pp0_iter8_reg_reg[4]_srl7 " *) 
  SRL16E \p_load_reg_3976_pp0_iter8_reg_reg[4]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load_reg_3976[4]),
        .Q(\p_load_reg_3976_reg[9]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3976_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3976_pp0_iter8_reg_reg[5]_srl7 " *) 
  SRL16E \p_load_reg_3976_pp0_iter8_reg_reg[5]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load_reg_3976[5]),
        .Q(\p_load_reg_3976_reg[9]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3976_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3976_pp0_iter8_reg_reg[6]_srl7 " *) 
  SRL16E \p_load_reg_3976_pp0_iter8_reg_reg[6]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load_reg_3976[6]),
        .Q(\p_load_reg_3976_reg[9]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3976_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3976_pp0_iter8_reg_reg[7]_srl7 " *) 
  SRL16E \p_load_reg_3976_pp0_iter8_reg_reg[7]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load_reg_3976[7]),
        .Q(\p_load_reg_3976_reg[9]_0 [7]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3976_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3976_pp0_iter8_reg_reg[8]_srl7 " *) 
  SRL16E \p_load_reg_3976_pp0_iter8_reg_reg[8]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load_reg_3976[8]),
        .Q(\p_load_reg_3976_reg[9]_0 [8]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3976_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3976_pp0_iter8_reg_reg[9]_srl7 " *) 
  SRL16E \p_load_reg_3976_pp0_iter8_reg_reg[9]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load_reg_3976[9]),
        .Q(\p_load_reg_3976_reg[9]_0 [9]));
  FDRE \p_load_reg_3976_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_146_fu_312__0[0]),
        .Q(p_load_reg_3976[0]),
        .R(1'b0));
  FDRE \p_load_reg_3976_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_146_fu_312__0[1]),
        .Q(p_load_reg_3976[1]),
        .R(1'b0));
  FDRE \p_load_reg_3976_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_146_fu_312__0[2]),
        .Q(p_load_reg_3976[2]),
        .R(1'b0));
  FDRE \p_load_reg_3976_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_146_fu_312__0[3]),
        .Q(p_load_reg_3976[3]),
        .R(1'b0));
  FDRE \p_load_reg_3976_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_146_fu_312__0[4]),
        .Q(p_load_reg_3976[4]),
        .R(1'b0));
  FDRE \p_load_reg_3976_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_146_fu_312__0[5]),
        .Q(p_load_reg_3976[5]),
        .R(1'b0));
  FDRE \p_load_reg_3976_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_146_fu_312__0[6]),
        .Q(p_load_reg_3976[6]),
        .R(1'b0));
  FDRE \p_load_reg_3976_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_146_fu_312__0[7]),
        .Q(p_load_reg_3976[7]),
        .R(1'b0));
  FDRE \p_load_reg_3976_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_146_fu_312__0[8]),
        .Q(p_load_reg_3976[8]),
        .R(1'b0));
  FDRE \p_load_reg_3976_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_366),
        .D(empty_146_fu_312__0[9]),
        .Q(p_load_reg_3976[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair62" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \sext_ln465_1_reg_4012[10]_i_2 
       (.I0(zext_ln452_fu_1488_p1[8]),
        .I1(ap_phi_reg_pp0_iter2_empty_156_reg_819[8]),
        .I2(ap_phi_reg_pp0_iter2_empty_164_reg_837[8]),
        .O(\sext_ln465_1_reg_4012[10]_i_2_n_5 ));
  (* HLUTNM = "lutpair61" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \sext_ln465_1_reg_4012[10]_i_3 
       (.I0(zext_ln452_fu_1488_p1[7]),
        .I1(ap_phi_reg_pp0_iter2_empty_156_reg_819[7]),
        .I2(ap_phi_reg_pp0_iter2_empty_164_reg_837[7]),
        .O(\sext_ln465_1_reg_4012[10]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h8E71)) 
    \sext_ln465_1_reg_4012[10]_i_4 
       (.I0(ap_phi_reg_pp0_iter2_empty_164_reg_837[9]),
        .I1(ap_phi_reg_pp0_iter2_empty_156_reg_819[9]),
        .I2(zext_ln452_fu_1488_p1[9]),
        .I3(zext_ln452_fu_1488_p1[10]),
        .O(\sext_ln465_1_reg_4012[10]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln465_1_reg_4012[10]_i_5 
       (.I0(\sext_ln465_1_reg_4012[10]_i_2_n_5 ),
        .I1(ap_phi_reg_pp0_iter2_empty_164_reg_837[9]),
        .I2(ap_phi_reg_pp0_iter2_empty_156_reg_819[9]),
        .I3(zext_ln452_fu_1488_p1[9]),
        .O(\sext_ln465_1_reg_4012[10]_i_5_n_5 ));
  (* HLUTNM = "lutpair62" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln465_1_reg_4012[10]_i_6 
       (.I0(zext_ln452_fu_1488_p1[8]),
        .I1(ap_phi_reg_pp0_iter2_empty_156_reg_819[8]),
        .I2(ap_phi_reg_pp0_iter2_empty_164_reg_837[8]),
        .I3(\sext_ln465_1_reg_4012[10]_i_3_n_5 ),
        .O(\sext_ln465_1_reg_4012[10]_i_6_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln465_1_reg_4012[11]_i_1 
       (.I0(\sext_ln465_1_reg_4012_reg[10]_i_1_n_9 ),
        .O(K_2_fu_1506_p2[11]));
  (* HLUTNM = "lutpair60" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln465_1_reg_4012[7]_i_10 
       (.I0(zext_ln452_fu_1488_p1[6]),
        .I1(ap_phi_reg_pp0_iter2_empty_156_reg_819[6]),
        .I2(ap_phi_reg_pp0_iter2_empty_164_reg_837[6]),
        .I3(\sext_ln465_1_reg_4012[7]_i_3_n_5 ),
        .O(\sext_ln465_1_reg_4012[7]_i_10_n_5 ));
  (* HLUTNM = "lutpair59" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln465_1_reg_4012[7]_i_11 
       (.I0(zext_ln452_fu_1488_p1[5]),
        .I1(ap_phi_reg_pp0_iter2_empty_156_reg_819[5]),
        .I2(ap_phi_reg_pp0_iter2_empty_164_reg_837[5]),
        .I3(\sext_ln465_1_reg_4012[7]_i_4_n_5 ),
        .O(\sext_ln465_1_reg_4012[7]_i_11_n_5 ));
  (* HLUTNM = "lutpair58" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln465_1_reg_4012[7]_i_12 
       (.I0(zext_ln452_fu_1488_p1[4]),
        .I1(ap_phi_reg_pp0_iter2_empty_156_reg_819[4]),
        .I2(ap_phi_reg_pp0_iter2_empty_164_reg_837[4]),
        .I3(\sext_ln465_1_reg_4012[7]_i_5_n_5 ),
        .O(\sext_ln465_1_reg_4012[7]_i_12_n_5 ));
  (* HLUTNM = "lutpair57" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln465_1_reg_4012[7]_i_13 
       (.I0(zext_ln452_fu_1488_p1[3]),
        .I1(ap_phi_reg_pp0_iter2_empty_156_reg_819[3]),
        .I2(ap_phi_reg_pp0_iter2_empty_164_reg_837[3]),
        .I3(\sext_ln465_1_reg_4012[7]_i_6_n_5 ),
        .O(\sext_ln465_1_reg_4012[7]_i_13_n_5 ));
  (* HLUTNM = "lutpair56" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln465_1_reg_4012[7]_i_14 
       (.I0(zext_ln452_fu_1488_p1[2]),
        .I1(ap_phi_reg_pp0_iter2_empty_156_reg_819[2]),
        .I2(ap_phi_reg_pp0_iter2_empty_164_reg_837[2]),
        .I3(\sext_ln465_1_reg_4012[7]_i_7_n_5 ),
        .O(\sext_ln465_1_reg_4012[7]_i_14_n_5 ));
  (* HLUTNM = "lutpair114" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \sext_ln465_1_reg_4012[7]_i_15 
       (.I0(ap_phi_reg_pp0_iter2_empty_156_reg_819[1]),
        .I1(ap_phi_reg_pp0_iter2_empty_164_reg_837[1]),
        .I2(zext_ln452_fu_1488_p1[1]),
        .O(\sext_ln465_1_reg_4012[7]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln465_1_reg_4012[7]_i_16 
       (.I0(ap_phi_reg_pp0_iter2_empty_164_reg_837[0]),
        .I1(ap_phi_reg_pp0_iter2_empty_156_reg_819[0]),
        .O(\sext_ln465_1_reg_4012[7]_i_16_n_5 ));
  (* HLUTNM = "lutpair60" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \sext_ln465_1_reg_4012[7]_i_2 
       (.I0(zext_ln452_fu_1488_p1[6]),
        .I1(ap_phi_reg_pp0_iter2_empty_156_reg_819[6]),
        .I2(ap_phi_reg_pp0_iter2_empty_164_reg_837[6]),
        .O(\sext_ln465_1_reg_4012[7]_i_2_n_5 ));
  (* HLUTNM = "lutpair59" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \sext_ln465_1_reg_4012[7]_i_3 
       (.I0(zext_ln452_fu_1488_p1[5]),
        .I1(ap_phi_reg_pp0_iter2_empty_156_reg_819[5]),
        .I2(ap_phi_reg_pp0_iter2_empty_164_reg_837[5]),
        .O(\sext_ln465_1_reg_4012[7]_i_3_n_5 ));
  (* HLUTNM = "lutpair58" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \sext_ln465_1_reg_4012[7]_i_4 
       (.I0(zext_ln452_fu_1488_p1[4]),
        .I1(ap_phi_reg_pp0_iter2_empty_156_reg_819[4]),
        .I2(ap_phi_reg_pp0_iter2_empty_164_reg_837[4]),
        .O(\sext_ln465_1_reg_4012[7]_i_4_n_5 ));
  (* HLUTNM = "lutpair57" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \sext_ln465_1_reg_4012[7]_i_5 
       (.I0(zext_ln452_fu_1488_p1[3]),
        .I1(ap_phi_reg_pp0_iter2_empty_156_reg_819[3]),
        .I2(ap_phi_reg_pp0_iter2_empty_164_reg_837[3]),
        .O(\sext_ln465_1_reg_4012[7]_i_5_n_5 ));
  (* HLUTNM = "lutpair56" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \sext_ln465_1_reg_4012[7]_i_6 
       (.I0(zext_ln452_fu_1488_p1[2]),
        .I1(ap_phi_reg_pp0_iter2_empty_156_reg_819[2]),
        .I2(ap_phi_reg_pp0_iter2_empty_164_reg_837[2]),
        .O(\sext_ln465_1_reg_4012[7]_i_6_n_5 ));
  (* HLUTNM = "lutpair114" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sext_ln465_1_reg_4012[7]_i_7 
       (.I0(ap_phi_reg_pp0_iter2_empty_156_reg_819[1]),
        .I1(ap_phi_reg_pp0_iter2_empty_164_reg_837[1]),
        .O(\sext_ln465_1_reg_4012[7]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln465_1_reg_4012[7]_i_8 
       (.I0(ap_phi_reg_pp0_iter2_empty_164_reg_837[0]),
        .O(\sext_ln465_1_reg_4012[7]_i_8_n_5 ));
  (* HLUTNM = "lutpair61" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln465_1_reg_4012[7]_i_9 
       (.I0(zext_ln452_fu_1488_p1[7]),
        .I1(ap_phi_reg_pp0_iter2_empty_156_reg_819[7]),
        .I2(ap_phi_reg_pp0_iter2_empty_164_reg_837[7]),
        .I3(\sext_ln465_1_reg_4012[7]_i_2_n_5 ),
        .O(\sext_ln465_1_reg_4012[7]_i_9_n_5 ));
  FDRE \sext_ln465_1_reg_4012_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_2_fu_1506_p2[0]),
        .Q(sext_ln465_1_reg_4012[0]),
        .R(1'b0));
  FDRE \sext_ln465_1_reg_4012_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_2_fu_1506_p2[10]),
        .Q(sext_ln465_1_reg_4012[10]),
        .R(1'b0));
  CARRY8 \sext_ln465_1_reg_4012_reg[10]_i_1 
       (.CI(\sext_ln465_1_reg_4012_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sext_ln465_1_reg_4012_reg[10]_i_1_CO_UNCONNECTED [7:4],\sext_ln465_1_reg_4012_reg[10]_i_1_n_9 ,\NLW_sext_ln465_1_reg_4012_reg[10]_i_1_CO_UNCONNECTED [2],\sext_ln465_1_reg_4012_reg[10]_i_1_n_11 ,\sext_ln465_1_reg_4012_reg[10]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln452_fu_1488_p1[10],\sext_ln465_1_reg_4012[10]_i_2_n_5 ,\sext_ln465_1_reg_4012[10]_i_3_n_5 }),
        .O({\NLW_sext_ln465_1_reg_4012_reg[10]_i_1_O_UNCONNECTED [7:3],K_2_fu_1506_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\sext_ln465_1_reg_4012[10]_i_4_n_5 ,\sext_ln465_1_reg_4012[10]_i_5_n_5 ,\sext_ln465_1_reg_4012[10]_i_6_n_5 }));
  FDRE \sext_ln465_1_reg_4012_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_2_fu_1506_p2[11]),
        .Q(sext_ln465_1_reg_4012[11]),
        .R(1'b0));
  FDRE \sext_ln465_1_reg_4012_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_2_fu_1506_p2[1]),
        .Q(sext_ln465_1_reg_4012[1]),
        .R(1'b0));
  FDRE \sext_ln465_1_reg_4012_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_2_fu_1506_p2[2]),
        .Q(sext_ln465_1_reg_4012[2]),
        .R(1'b0));
  FDRE \sext_ln465_1_reg_4012_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_2_fu_1506_p2[3]),
        .Q(sext_ln465_1_reg_4012[3]),
        .R(1'b0));
  FDRE \sext_ln465_1_reg_4012_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_2_fu_1506_p2[4]),
        .Q(sext_ln465_1_reg_4012[4]),
        .R(1'b0));
  FDRE \sext_ln465_1_reg_4012_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_2_fu_1506_p2[5]),
        .Q(sext_ln465_1_reg_4012[5]),
        .R(1'b0));
  FDRE \sext_ln465_1_reg_4012_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_2_fu_1506_p2[6]),
        .Q(sext_ln465_1_reg_4012[6]),
        .R(1'b0));
  FDRE \sext_ln465_1_reg_4012_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_2_fu_1506_p2[7]),
        .Q(sext_ln465_1_reg_4012[7]),
        .R(1'b0));
  CARRY8 \sext_ln465_1_reg_4012_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sext_ln465_1_reg_4012_reg[7]_i_1_n_5 ,\sext_ln465_1_reg_4012_reg[7]_i_1_n_6 ,\sext_ln465_1_reg_4012_reg[7]_i_1_n_7 ,\sext_ln465_1_reg_4012_reg[7]_i_1_n_8 ,\sext_ln465_1_reg_4012_reg[7]_i_1_n_9 ,\sext_ln465_1_reg_4012_reg[7]_i_1_n_10 ,\sext_ln465_1_reg_4012_reg[7]_i_1_n_11 ,\sext_ln465_1_reg_4012_reg[7]_i_1_n_12 }),
        .DI({\sext_ln465_1_reg_4012[7]_i_2_n_5 ,\sext_ln465_1_reg_4012[7]_i_3_n_5 ,\sext_ln465_1_reg_4012[7]_i_4_n_5 ,\sext_ln465_1_reg_4012[7]_i_5_n_5 ,\sext_ln465_1_reg_4012[7]_i_6_n_5 ,\sext_ln465_1_reg_4012[7]_i_7_n_5 ,zext_ln452_fu_1488_p1[1],\sext_ln465_1_reg_4012[7]_i_8_n_5 }),
        .O(K_2_fu_1506_p2[7:0]),
        .S({\sext_ln465_1_reg_4012[7]_i_9_n_5 ,\sext_ln465_1_reg_4012[7]_i_10_n_5 ,\sext_ln465_1_reg_4012[7]_i_11_n_5 ,\sext_ln465_1_reg_4012[7]_i_12_n_5 ,\sext_ln465_1_reg_4012[7]_i_13_n_5 ,\sext_ln465_1_reg_4012[7]_i_14_n_5 ,\sext_ln465_1_reg_4012[7]_i_15_n_5 ,\sext_ln465_1_reg_4012[7]_i_16_n_5 }));
  FDRE \sext_ln465_1_reg_4012_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_2_fu_1506_p2[8]),
        .Q(sext_ln465_1_reg_4012[8]),
        .R(1'b0));
  FDRE \sext_ln465_1_reg_4012_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_2_fu_1506_p2[9]),
        .Q(sext_ln465_1_reg_4012[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair55" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \sext_ln465_2_reg_4017[10]_i_2 
       (.I0(zext_ln454_fu_1548_p1[8]),
        .I1(ap_phi_reg_pp0_iter2_empty_149_reg_801[8]),
        .I2(ap_phi_reg_pp0_iter2_empty_156_reg_819[8]),
        .O(\sext_ln465_2_reg_4017[10]_i_2_n_5 ));
  (* HLUTNM = "lutpair54" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \sext_ln465_2_reg_4017[10]_i_3 
       (.I0(zext_ln454_fu_1548_p1[7]),
        .I1(ap_phi_reg_pp0_iter2_empty_149_reg_801[7]),
        .I2(ap_phi_reg_pp0_iter2_empty_156_reg_819[7]),
        .O(\sext_ln465_2_reg_4017[10]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h8E71)) 
    \sext_ln465_2_reg_4017[10]_i_4 
       (.I0(ap_phi_reg_pp0_iter2_empty_156_reg_819[9]),
        .I1(ap_phi_reg_pp0_iter2_empty_149_reg_801[9]),
        .I2(zext_ln454_fu_1548_p1[9]),
        .I3(zext_ln454_fu_1548_p1[10]),
        .O(\sext_ln465_2_reg_4017[10]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln465_2_reg_4017[10]_i_5 
       (.I0(\sext_ln465_2_reg_4017[10]_i_2_n_5 ),
        .I1(ap_phi_reg_pp0_iter2_empty_156_reg_819[9]),
        .I2(ap_phi_reg_pp0_iter2_empty_149_reg_801[9]),
        .I3(zext_ln454_fu_1548_p1[9]),
        .O(\sext_ln465_2_reg_4017[10]_i_5_n_5 ));
  (* HLUTNM = "lutpair55" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln465_2_reg_4017[10]_i_6 
       (.I0(zext_ln454_fu_1548_p1[8]),
        .I1(ap_phi_reg_pp0_iter2_empty_149_reg_801[8]),
        .I2(ap_phi_reg_pp0_iter2_empty_156_reg_819[8]),
        .I3(\sext_ln465_2_reg_4017[10]_i_3_n_5 ),
        .O(\sext_ln465_2_reg_4017[10]_i_6_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln465_2_reg_4017[11]_i_1 
       (.I0(\sext_ln465_2_reg_4017_reg[10]_i_1_n_9 ),
        .O(K_4_fu_1566_p2[11]));
  (* HLUTNM = "lutpair53" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln465_2_reg_4017[7]_i_10 
       (.I0(zext_ln454_fu_1548_p1[6]),
        .I1(ap_phi_reg_pp0_iter2_empty_149_reg_801[6]),
        .I2(ap_phi_reg_pp0_iter2_empty_156_reg_819[6]),
        .I3(\sext_ln465_2_reg_4017[7]_i_3_n_5 ),
        .O(\sext_ln465_2_reg_4017[7]_i_10_n_5 ));
  (* HLUTNM = "lutpair52" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln465_2_reg_4017[7]_i_11 
       (.I0(zext_ln454_fu_1548_p1[5]),
        .I1(ap_phi_reg_pp0_iter2_empty_149_reg_801[5]),
        .I2(ap_phi_reg_pp0_iter2_empty_156_reg_819[5]),
        .I3(\sext_ln465_2_reg_4017[7]_i_4_n_5 ),
        .O(\sext_ln465_2_reg_4017[7]_i_11_n_5 ));
  (* HLUTNM = "lutpair51" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln465_2_reg_4017[7]_i_12 
       (.I0(zext_ln454_fu_1548_p1[4]),
        .I1(ap_phi_reg_pp0_iter2_empty_149_reg_801[4]),
        .I2(ap_phi_reg_pp0_iter2_empty_156_reg_819[4]),
        .I3(\sext_ln465_2_reg_4017[7]_i_5_n_5 ),
        .O(\sext_ln465_2_reg_4017[7]_i_12_n_5 ));
  (* HLUTNM = "lutpair50" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln465_2_reg_4017[7]_i_13 
       (.I0(zext_ln454_fu_1548_p1[3]),
        .I1(ap_phi_reg_pp0_iter2_empty_149_reg_801[3]),
        .I2(ap_phi_reg_pp0_iter2_empty_156_reg_819[3]),
        .I3(\sext_ln465_2_reg_4017[7]_i_6_n_5 ),
        .O(\sext_ln465_2_reg_4017[7]_i_13_n_5 ));
  (* HLUTNM = "lutpair49" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln465_2_reg_4017[7]_i_14 
       (.I0(zext_ln454_fu_1548_p1[2]),
        .I1(ap_phi_reg_pp0_iter2_empty_149_reg_801[2]),
        .I2(ap_phi_reg_pp0_iter2_empty_156_reg_819[2]),
        .I3(\sext_ln465_2_reg_4017[7]_i_7_n_5 ),
        .O(\sext_ln465_2_reg_4017[7]_i_14_n_5 ));
  (* HLUTNM = "lutpair113" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \sext_ln465_2_reg_4017[7]_i_15 
       (.I0(ap_phi_reg_pp0_iter2_empty_149_reg_801[1]),
        .I1(ap_phi_reg_pp0_iter2_empty_156_reg_819[1]),
        .I2(zext_ln454_fu_1548_p1[1]),
        .O(\sext_ln465_2_reg_4017[7]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln465_2_reg_4017[7]_i_16 
       (.I0(ap_phi_reg_pp0_iter2_empty_156_reg_819[0]),
        .I1(ap_phi_reg_pp0_iter2_empty_149_reg_801[0]),
        .O(\sext_ln465_2_reg_4017[7]_i_16_n_5 ));
  (* HLUTNM = "lutpair53" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \sext_ln465_2_reg_4017[7]_i_2 
       (.I0(zext_ln454_fu_1548_p1[6]),
        .I1(ap_phi_reg_pp0_iter2_empty_149_reg_801[6]),
        .I2(ap_phi_reg_pp0_iter2_empty_156_reg_819[6]),
        .O(\sext_ln465_2_reg_4017[7]_i_2_n_5 ));
  (* HLUTNM = "lutpair52" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \sext_ln465_2_reg_4017[7]_i_3 
       (.I0(zext_ln454_fu_1548_p1[5]),
        .I1(ap_phi_reg_pp0_iter2_empty_149_reg_801[5]),
        .I2(ap_phi_reg_pp0_iter2_empty_156_reg_819[5]),
        .O(\sext_ln465_2_reg_4017[7]_i_3_n_5 ));
  (* HLUTNM = "lutpair51" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \sext_ln465_2_reg_4017[7]_i_4 
       (.I0(zext_ln454_fu_1548_p1[4]),
        .I1(ap_phi_reg_pp0_iter2_empty_149_reg_801[4]),
        .I2(ap_phi_reg_pp0_iter2_empty_156_reg_819[4]),
        .O(\sext_ln465_2_reg_4017[7]_i_4_n_5 ));
  (* HLUTNM = "lutpair50" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \sext_ln465_2_reg_4017[7]_i_5 
       (.I0(zext_ln454_fu_1548_p1[3]),
        .I1(ap_phi_reg_pp0_iter2_empty_149_reg_801[3]),
        .I2(ap_phi_reg_pp0_iter2_empty_156_reg_819[3]),
        .O(\sext_ln465_2_reg_4017[7]_i_5_n_5 ));
  (* HLUTNM = "lutpair49" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \sext_ln465_2_reg_4017[7]_i_6 
       (.I0(zext_ln454_fu_1548_p1[2]),
        .I1(ap_phi_reg_pp0_iter2_empty_149_reg_801[2]),
        .I2(ap_phi_reg_pp0_iter2_empty_156_reg_819[2]),
        .O(\sext_ln465_2_reg_4017[7]_i_6_n_5 ));
  (* HLUTNM = "lutpair113" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sext_ln465_2_reg_4017[7]_i_7 
       (.I0(ap_phi_reg_pp0_iter2_empty_149_reg_801[1]),
        .I1(ap_phi_reg_pp0_iter2_empty_156_reg_819[1]),
        .O(\sext_ln465_2_reg_4017[7]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln465_2_reg_4017[7]_i_8 
       (.I0(ap_phi_reg_pp0_iter2_empty_156_reg_819[0]),
        .O(\sext_ln465_2_reg_4017[7]_i_8_n_5 ));
  (* HLUTNM = "lutpair54" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln465_2_reg_4017[7]_i_9 
       (.I0(zext_ln454_fu_1548_p1[7]),
        .I1(ap_phi_reg_pp0_iter2_empty_149_reg_801[7]),
        .I2(ap_phi_reg_pp0_iter2_empty_156_reg_819[7]),
        .I3(\sext_ln465_2_reg_4017[7]_i_2_n_5 ),
        .O(\sext_ln465_2_reg_4017[7]_i_9_n_5 ));
  FDRE \sext_ln465_2_reg_4017_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_4_fu_1566_p2[0]),
        .Q(sext_ln465_2_reg_4017[0]),
        .R(1'b0));
  FDRE \sext_ln465_2_reg_4017_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_4_fu_1566_p2[10]),
        .Q(sext_ln465_2_reg_4017[10]),
        .R(1'b0));
  CARRY8 \sext_ln465_2_reg_4017_reg[10]_i_1 
       (.CI(\sext_ln465_2_reg_4017_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sext_ln465_2_reg_4017_reg[10]_i_1_CO_UNCONNECTED [7:4],\sext_ln465_2_reg_4017_reg[10]_i_1_n_9 ,\NLW_sext_ln465_2_reg_4017_reg[10]_i_1_CO_UNCONNECTED [2],\sext_ln465_2_reg_4017_reg[10]_i_1_n_11 ,\sext_ln465_2_reg_4017_reg[10]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln454_fu_1548_p1[10],\sext_ln465_2_reg_4017[10]_i_2_n_5 ,\sext_ln465_2_reg_4017[10]_i_3_n_5 }),
        .O({\NLW_sext_ln465_2_reg_4017_reg[10]_i_1_O_UNCONNECTED [7:3],K_4_fu_1566_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\sext_ln465_2_reg_4017[10]_i_4_n_5 ,\sext_ln465_2_reg_4017[10]_i_5_n_5 ,\sext_ln465_2_reg_4017[10]_i_6_n_5 }));
  FDRE \sext_ln465_2_reg_4017_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_4_fu_1566_p2[11]),
        .Q(sext_ln465_2_reg_4017[11]),
        .R(1'b0));
  FDRE \sext_ln465_2_reg_4017_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_4_fu_1566_p2[1]),
        .Q(sext_ln465_2_reg_4017[1]),
        .R(1'b0));
  FDRE \sext_ln465_2_reg_4017_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_4_fu_1566_p2[2]),
        .Q(sext_ln465_2_reg_4017[2]),
        .R(1'b0));
  FDRE \sext_ln465_2_reg_4017_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_4_fu_1566_p2[3]),
        .Q(sext_ln465_2_reg_4017[3]),
        .R(1'b0));
  FDRE \sext_ln465_2_reg_4017_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_4_fu_1566_p2[4]),
        .Q(sext_ln465_2_reg_4017[4]),
        .R(1'b0));
  FDRE \sext_ln465_2_reg_4017_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_4_fu_1566_p2[5]),
        .Q(sext_ln465_2_reg_4017[5]),
        .R(1'b0));
  FDRE \sext_ln465_2_reg_4017_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_4_fu_1566_p2[6]),
        .Q(sext_ln465_2_reg_4017[6]),
        .R(1'b0));
  FDRE \sext_ln465_2_reg_4017_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_4_fu_1566_p2[7]),
        .Q(sext_ln465_2_reg_4017[7]),
        .R(1'b0));
  CARRY8 \sext_ln465_2_reg_4017_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sext_ln465_2_reg_4017_reg[7]_i_1_n_5 ,\sext_ln465_2_reg_4017_reg[7]_i_1_n_6 ,\sext_ln465_2_reg_4017_reg[7]_i_1_n_7 ,\sext_ln465_2_reg_4017_reg[7]_i_1_n_8 ,\sext_ln465_2_reg_4017_reg[7]_i_1_n_9 ,\sext_ln465_2_reg_4017_reg[7]_i_1_n_10 ,\sext_ln465_2_reg_4017_reg[7]_i_1_n_11 ,\sext_ln465_2_reg_4017_reg[7]_i_1_n_12 }),
        .DI({\sext_ln465_2_reg_4017[7]_i_2_n_5 ,\sext_ln465_2_reg_4017[7]_i_3_n_5 ,\sext_ln465_2_reg_4017[7]_i_4_n_5 ,\sext_ln465_2_reg_4017[7]_i_5_n_5 ,\sext_ln465_2_reg_4017[7]_i_6_n_5 ,\sext_ln465_2_reg_4017[7]_i_7_n_5 ,zext_ln454_fu_1548_p1[1],\sext_ln465_2_reg_4017[7]_i_8_n_5 }),
        .O(K_4_fu_1566_p2[7:0]),
        .S({\sext_ln465_2_reg_4017[7]_i_9_n_5 ,\sext_ln465_2_reg_4017[7]_i_10_n_5 ,\sext_ln465_2_reg_4017[7]_i_11_n_5 ,\sext_ln465_2_reg_4017[7]_i_12_n_5 ,\sext_ln465_2_reg_4017[7]_i_13_n_5 ,\sext_ln465_2_reg_4017[7]_i_14_n_5 ,\sext_ln465_2_reg_4017[7]_i_15_n_5 ,\sext_ln465_2_reg_4017[7]_i_16_n_5 }));
  FDRE \sext_ln465_2_reg_4017_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_4_fu_1566_p2[8]),
        .Q(sext_ln465_2_reg_4017[8]),
        .R(1'b0));
  FDRE \sext_ln465_2_reg_4017_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_4_fu_1566_p2[9]),
        .Q(sext_ln465_2_reg_4017[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair48" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \sext_ln465_3_reg_4022[10]_i_2 
       (.I0(zext_ln456_fu_1616_p1[8]),
        .I1(empty_148_reg_665[8]),
        .I2(g_2_reg_723__0[8]),
        .O(\sext_ln465_3_reg_4022[10]_i_2_n_5 ));
  (* HLUTNM = "lutpair47" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \sext_ln465_3_reg_4022[10]_i_3 
       (.I0(zext_ln456_fu_1616_p1[7]),
        .I1(empty_148_reg_665[7]),
        .I2(g_2_reg_723__0[7]),
        .O(\sext_ln465_3_reg_4022[10]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h8E71)) 
    \sext_ln465_3_reg_4022[10]_i_4 
       (.I0(g_2_reg_723__0[9]),
        .I1(empty_148_reg_665[9]),
        .I2(zext_ln456_fu_1616_p1[9]),
        .I3(zext_ln456_fu_1616_p1[10]),
        .O(\sext_ln465_3_reg_4022[10]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln465_3_reg_4022[10]_i_5 
       (.I0(\sext_ln465_3_reg_4022[10]_i_2_n_5 ),
        .I1(g_2_reg_723__0[9]),
        .I2(empty_148_reg_665[9]),
        .I3(zext_ln456_fu_1616_p1[9]),
        .O(\sext_ln465_3_reg_4022[10]_i_5_n_5 ));
  (* HLUTNM = "lutpair48" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln465_3_reg_4022[10]_i_6 
       (.I0(zext_ln456_fu_1616_p1[8]),
        .I1(empty_148_reg_665[8]),
        .I2(g_2_reg_723__0[8]),
        .I3(\sext_ln465_3_reg_4022[10]_i_3_n_5 ),
        .O(\sext_ln465_3_reg_4022[10]_i_6_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln465_3_reg_4022[11]_i_1 
       (.I0(\sext_ln465_3_reg_4022_reg[10]_i_1_n_9 ),
        .O(K_6_fu_1626_p2[11]));
  (* HLUTNM = "lutpair46" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln465_3_reg_4022[7]_i_10 
       (.I0(zext_ln456_fu_1616_p1[6]),
        .I1(empty_148_reg_665[6]),
        .I2(g_2_reg_723__0[6]),
        .I3(\sext_ln465_3_reg_4022[7]_i_3_n_5 ),
        .O(\sext_ln465_3_reg_4022[7]_i_10_n_5 ));
  (* HLUTNM = "lutpair45" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln465_3_reg_4022[7]_i_11 
       (.I0(zext_ln456_fu_1616_p1[5]),
        .I1(empty_148_reg_665[5]),
        .I2(g_2_reg_723__0[5]),
        .I3(\sext_ln465_3_reg_4022[7]_i_4_n_5 ),
        .O(\sext_ln465_3_reg_4022[7]_i_11_n_5 ));
  (* HLUTNM = "lutpair44" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln465_3_reg_4022[7]_i_12 
       (.I0(empty_148_reg_665[4]),
        .I1(zext_ln456_fu_1616_p1[4]),
        .I2(g_2_reg_723__0[4]),
        .I3(\sext_ln465_3_reg_4022[7]_i_5_n_5 ),
        .O(\sext_ln465_3_reg_4022[7]_i_12_n_5 ));
  (* HLUTNM = "lutpair43" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln465_3_reg_4022[7]_i_13 
       (.I0(empty_148_reg_665[3]),
        .I1(zext_ln456_fu_1616_p1[3]),
        .I2(g_2_reg_723__0[3]),
        .I3(\sext_ln465_3_reg_4022[7]_i_6_n_5 ),
        .O(\sext_ln465_3_reg_4022[7]_i_13_n_5 ));
  (* HLUTNM = "lutpair42" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln465_3_reg_4022[7]_i_14 
       (.I0(empty_148_reg_665[2]),
        .I1(zext_ln456_fu_1616_p1[2]),
        .I2(g_2_reg_723__0[2]),
        .I3(\sext_ln465_3_reg_4022[7]_i_7_n_5 ),
        .O(\sext_ln465_3_reg_4022[7]_i_14_n_5 ));
  (* HLUTNM = "lutpair112" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \sext_ln465_3_reg_4022[7]_i_15 
       (.I0(g_2_reg_723__0[1]),
        .I1(empty_148_reg_665[1]),
        .I2(zext_ln456_fu_1616_p1[1]),
        .O(\sext_ln465_3_reg_4022[7]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln465_3_reg_4022[7]_i_16 
       (.I0(g_2_reg_723__0[0]),
        .I1(empty_148_reg_665[0]),
        .O(\sext_ln465_3_reg_4022[7]_i_16_n_5 ));
  (* HLUTNM = "lutpair46" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \sext_ln465_3_reg_4022[7]_i_2 
       (.I0(zext_ln456_fu_1616_p1[6]),
        .I1(empty_148_reg_665[6]),
        .I2(g_2_reg_723__0[6]),
        .O(\sext_ln465_3_reg_4022[7]_i_2_n_5 ));
  (* HLUTNM = "lutpair45" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \sext_ln465_3_reg_4022[7]_i_3 
       (.I0(zext_ln456_fu_1616_p1[5]),
        .I1(empty_148_reg_665[5]),
        .I2(g_2_reg_723__0[5]),
        .O(\sext_ln465_3_reg_4022[7]_i_3_n_5 ));
  (* HLUTNM = "lutpair44" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \sext_ln465_3_reg_4022[7]_i_4 
       (.I0(empty_148_reg_665[4]),
        .I1(zext_ln456_fu_1616_p1[4]),
        .I2(g_2_reg_723__0[4]),
        .O(\sext_ln465_3_reg_4022[7]_i_4_n_5 ));
  (* HLUTNM = "lutpair43" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \sext_ln465_3_reg_4022[7]_i_5 
       (.I0(empty_148_reg_665[3]),
        .I1(zext_ln456_fu_1616_p1[3]),
        .I2(g_2_reg_723__0[3]),
        .O(\sext_ln465_3_reg_4022[7]_i_5_n_5 ));
  (* HLUTNM = "lutpair42" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \sext_ln465_3_reg_4022[7]_i_6 
       (.I0(empty_148_reg_665[2]),
        .I1(zext_ln456_fu_1616_p1[2]),
        .I2(g_2_reg_723__0[2]),
        .O(\sext_ln465_3_reg_4022[7]_i_6_n_5 ));
  (* HLUTNM = "lutpair112" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sext_ln465_3_reg_4022[7]_i_7 
       (.I0(g_2_reg_723__0[1]),
        .I1(empty_148_reg_665[1]),
        .O(\sext_ln465_3_reg_4022[7]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln465_3_reg_4022[7]_i_8 
       (.I0(g_2_reg_723__0[0]),
        .O(\sext_ln465_3_reg_4022[7]_i_8_n_5 ));
  (* HLUTNM = "lutpair47" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln465_3_reg_4022[7]_i_9 
       (.I0(zext_ln456_fu_1616_p1[7]),
        .I1(empty_148_reg_665[7]),
        .I2(g_2_reg_723__0[7]),
        .I3(\sext_ln465_3_reg_4022[7]_i_2_n_5 ),
        .O(\sext_ln465_3_reg_4022[7]_i_9_n_5 ));
  FDRE \sext_ln465_3_reg_4022_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_6_fu_1626_p2[0]),
        .Q(sext_ln465_3_reg_4022[0]),
        .R(1'b0));
  FDRE \sext_ln465_3_reg_4022_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_6_fu_1626_p2[10]),
        .Q(sext_ln465_3_reg_4022[10]),
        .R(1'b0));
  CARRY8 \sext_ln465_3_reg_4022_reg[10]_i_1 
       (.CI(\sext_ln465_3_reg_4022_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sext_ln465_3_reg_4022_reg[10]_i_1_CO_UNCONNECTED [7:4],\sext_ln465_3_reg_4022_reg[10]_i_1_n_9 ,\NLW_sext_ln465_3_reg_4022_reg[10]_i_1_CO_UNCONNECTED [2],\sext_ln465_3_reg_4022_reg[10]_i_1_n_11 ,\sext_ln465_3_reg_4022_reg[10]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln456_fu_1616_p1[10],\sext_ln465_3_reg_4022[10]_i_2_n_5 ,\sext_ln465_3_reg_4022[10]_i_3_n_5 }),
        .O({\NLW_sext_ln465_3_reg_4022_reg[10]_i_1_O_UNCONNECTED [7:3],K_6_fu_1626_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\sext_ln465_3_reg_4022[10]_i_4_n_5 ,\sext_ln465_3_reg_4022[10]_i_5_n_5 ,\sext_ln465_3_reg_4022[10]_i_6_n_5 }));
  FDRE \sext_ln465_3_reg_4022_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_6_fu_1626_p2[11]),
        .Q(sext_ln465_3_reg_4022[11]),
        .R(1'b0));
  FDRE \sext_ln465_3_reg_4022_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_6_fu_1626_p2[1]),
        .Q(sext_ln465_3_reg_4022[1]),
        .R(1'b0));
  FDRE \sext_ln465_3_reg_4022_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_6_fu_1626_p2[2]),
        .Q(sext_ln465_3_reg_4022[2]),
        .R(1'b0));
  FDRE \sext_ln465_3_reg_4022_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_6_fu_1626_p2[3]),
        .Q(sext_ln465_3_reg_4022[3]),
        .R(1'b0));
  FDRE \sext_ln465_3_reg_4022_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_6_fu_1626_p2[4]),
        .Q(sext_ln465_3_reg_4022[4]),
        .R(1'b0));
  FDRE \sext_ln465_3_reg_4022_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_6_fu_1626_p2[5]),
        .Q(sext_ln465_3_reg_4022[5]),
        .R(1'b0));
  FDRE \sext_ln465_3_reg_4022_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_6_fu_1626_p2[6]),
        .Q(sext_ln465_3_reg_4022[6]),
        .R(1'b0));
  FDRE \sext_ln465_3_reg_4022_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_6_fu_1626_p2[7]),
        .Q(sext_ln465_3_reg_4022[7]),
        .R(1'b0));
  CARRY8 \sext_ln465_3_reg_4022_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sext_ln465_3_reg_4022_reg[7]_i_1_n_5 ,\sext_ln465_3_reg_4022_reg[7]_i_1_n_6 ,\sext_ln465_3_reg_4022_reg[7]_i_1_n_7 ,\sext_ln465_3_reg_4022_reg[7]_i_1_n_8 ,\sext_ln465_3_reg_4022_reg[7]_i_1_n_9 ,\sext_ln465_3_reg_4022_reg[7]_i_1_n_10 ,\sext_ln465_3_reg_4022_reg[7]_i_1_n_11 ,\sext_ln465_3_reg_4022_reg[7]_i_1_n_12 }),
        .DI({\sext_ln465_3_reg_4022[7]_i_2_n_5 ,\sext_ln465_3_reg_4022[7]_i_3_n_5 ,\sext_ln465_3_reg_4022[7]_i_4_n_5 ,\sext_ln465_3_reg_4022[7]_i_5_n_5 ,\sext_ln465_3_reg_4022[7]_i_6_n_5 ,\sext_ln465_3_reg_4022[7]_i_7_n_5 ,zext_ln456_fu_1616_p1[1],\sext_ln465_3_reg_4022[7]_i_8_n_5 }),
        .O(K_6_fu_1626_p2[7:0]),
        .S({\sext_ln465_3_reg_4022[7]_i_9_n_5 ,\sext_ln465_3_reg_4022[7]_i_10_n_5 ,\sext_ln465_3_reg_4022[7]_i_11_n_5 ,\sext_ln465_3_reg_4022[7]_i_12_n_5 ,\sext_ln465_3_reg_4022[7]_i_13_n_5 ,\sext_ln465_3_reg_4022[7]_i_14_n_5 ,\sext_ln465_3_reg_4022[7]_i_15_n_5 ,\sext_ln465_3_reg_4022[7]_i_16_n_5 }));
  FDRE \sext_ln465_3_reg_4022_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_6_fu_1626_p2[8]),
        .Q(sext_ln465_3_reg_4022[8]),
        .R(1'b0));
  FDRE \sext_ln465_3_reg_4022_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_6_fu_1626_p2[9]),
        .Q(sext_ln465_3_reg_4022[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair69" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \sext_ln465_reg_4006[10]_i_2 
       (.I0(zext_ln450_fu_1412_p1[8]),
        .I1(g_2_reg_723__0[8]),
        .I2(empty_163_reg_781[8]),
        .O(\sext_ln465_reg_4006[10]_i_2_n_5 ));
  (* HLUTNM = "lutpair68" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \sext_ln465_reg_4006[10]_i_3 
       (.I0(zext_ln450_fu_1412_p1[7]),
        .I1(g_2_reg_723__0[7]),
        .I2(empty_163_reg_781[7]),
        .O(\sext_ln465_reg_4006[10]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h8E71)) 
    \sext_ln465_reg_4006[10]_i_4 
       (.I0(empty_163_reg_781[9]),
        .I1(g_2_reg_723__0[9]),
        .I2(zext_ln450_fu_1412_p1[9]),
        .I3(zext_ln450_fu_1412_p1[10]),
        .O(\sext_ln465_reg_4006[10]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln465_reg_4006[10]_i_5 
       (.I0(\sext_ln465_reg_4006[10]_i_2_n_5 ),
        .I1(empty_163_reg_781[9]),
        .I2(g_2_reg_723__0[9]),
        .I3(zext_ln450_fu_1412_p1[9]),
        .O(\sext_ln465_reg_4006[10]_i_5_n_5 ));
  (* HLUTNM = "lutpair69" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln465_reg_4006[10]_i_6 
       (.I0(zext_ln450_fu_1412_p1[8]),
        .I1(g_2_reg_723__0[8]),
        .I2(empty_163_reg_781[8]),
        .I3(\sext_ln465_reg_4006[10]_i_3_n_5 ),
        .O(\sext_ln465_reg_4006[10]_i_6_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln465_reg_4006[11]_i_1 
       (.I0(\sext_ln465_reg_4006_reg[10]_i_1_n_9 ),
        .O(K_fu_1438_p2[11]));
  (* HLUTNM = "lutpair67" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln465_reg_4006[7]_i_10 
       (.I0(zext_ln450_fu_1412_p1[6]),
        .I1(g_2_reg_723__0[6]),
        .I2(empty_163_reg_781[6]),
        .I3(\sext_ln465_reg_4006[7]_i_3_n_5 ),
        .O(\sext_ln465_reg_4006[7]_i_10_n_5 ));
  (* HLUTNM = "lutpair66" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln465_reg_4006[7]_i_11 
       (.I0(zext_ln450_fu_1412_p1[5]),
        .I1(g_2_reg_723__0[5]),
        .I2(empty_163_reg_781[5]),
        .I3(\sext_ln465_reg_4006[7]_i_4_n_5 ),
        .O(\sext_ln465_reg_4006[7]_i_11_n_5 ));
  (* HLUTNM = "lutpair65" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln465_reg_4006[7]_i_12 
       (.I0(zext_ln450_fu_1412_p1[4]),
        .I1(g_2_reg_723__0[4]),
        .I2(empty_163_reg_781[4]),
        .I3(\sext_ln465_reg_4006[7]_i_5_n_5 ),
        .O(\sext_ln465_reg_4006[7]_i_12_n_5 ));
  (* HLUTNM = "lutpair64" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln465_reg_4006[7]_i_13 
       (.I0(zext_ln450_fu_1412_p1[3]),
        .I1(g_2_reg_723__0[3]),
        .I2(empty_163_reg_781[3]),
        .I3(\sext_ln465_reg_4006[7]_i_6_n_5 ),
        .O(\sext_ln465_reg_4006[7]_i_13_n_5 ));
  (* HLUTNM = "lutpair63" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln465_reg_4006[7]_i_14 
       (.I0(zext_ln450_fu_1412_p1[2]),
        .I1(g_2_reg_723__0[2]),
        .I2(empty_163_reg_781[2]),
        .I3(\sext_ln465_reg_4006[7]_i_7_n_5 ),
        .O(\sext_ln465_reg_4006[7]_i_14_n_5 ));
  (* HLUTNM = "lutpair115" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \sext_ln465_reg_4006[7]_i_15 
       (.I0(g_2_reg_723__0[1]),
        .I1(empty_163_reg_781[1]),
        .I2(zext_ln450_fu_1412_p1[1]),
        .O(\sext_ln465_reg_4006[7]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln465_reg_4006[7]_i_16 
       (.I0(empty_163_reg_781[0]),
        .I1(g_2_reg_723__0[0]),
        .O(\sext_ln465_reg_4006[7]_i_16_n_5 ));
  (* HLUTNM = "lutpair67" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \sext_ln465_reg_4006[7]_i_2 
       (.I0(zext_ln450_fu_1412_p1[6]),
        .I1(g_2_reg_723__0[6]),
        .I2(empty_163_reg_781[6]),
        .O(\sext_ln465_reg_4006[7]_i_2_n_5 ));
  (* HLUTNM = "lutpair66" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \sext_ln465_reg_4006[7]_i_3 
       (.I0(zext_ln450_fu_1412_p1[5]),
        .I1(g_2_reg_723__0[5]),
        .I2(empty_163_reg_781[5]),
        .O(\sext_ln465_reg_4006[7]_i_3_n_5 ));
  (* HLUTNM = "lutpair65" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \sext_ln465_reg_4006[7]_i_4 
       (.I0(zext_ln450_fu_1412_p1[4]),
        .I1(g_2_reg_723__0[4]),
        .I2(empty_163_reg_781[4]),
        .O(\sext_ln465_reg_4006[7]_i_4_n_5 ));
  (* HLUTNM = "lutpair64" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \sext_ln465_reg_4006[7]_i_5 
       (.I0(zext_ln450_fu_1412_p1[3]),
        .I1(g_2_reg_723__0[3]),
        .I2(empty_163_reg_781[3]),
        .O(\sext_ln465_reg_4006[7]_i_5_n_5 ));
  (* HLUTNM = "lutpair63" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \sext_ln465_reg_4006[7]_i_6 
       (.I0(zext_ln450_fu_1412_p1[2]),
        .I1(g_2_reg_723__0[2]),
        .I2(empty_163_reg_781[2]),
        .O(\sext_ln465_reg_4006[7]_i_6_n_5 ));
  (* HLUTNM = "lutpair115" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sext_ln465_reg_4006[7]_i_7 
       (.I0(g_2_reg_723__0[1]),
        .I1(empty_163_reg_781[1]),
        .O(\sext_ln465_reg_4006[7]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln465_reg_4006[7]_i_8 
       (.I0(empty_163_reg_781[0]),
        .O(p_1_out));
  (* HLUTNM = "lutpair68" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln465_reg_4006[7]_i_9 
       (.I0(zext_ln450_fu_1412_p1[7]),
        .I1(g_2_reg_723__0[7]),
        .I2(empty_163_reg_781[7]),
        .I3(\sext_ln465_reg_4006[7]_i_2_n_5 ),
        .O(\sext_ln465_reg_4006[7]_i_9_n_5 ));
  FDRE \sext_ln465_reg_4006_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_fu_1438_p2[0]),
        .Q(sext_ln465_reg_4006[0]),
        .R(1'b0));
  FDRE \sext_ln465_reg_4006_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_fu_1438_p2[10]),
        .Q(sext_ln465_reg_4006[10]),
        .R(1'b0));
  CARRY8 \sext_ln465_reg_4006_reg[10]_i_1 
       (.CI(\sext_ln465_reg_4006_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sext_ln465_reg_4006_reg[10]_i_1_CO_UNCONNECTED [7:4],\sext_ln465_reg_4006_reg[10]_i_1_n_9 ,\NLW_sext_ln465_reg_4006_reg[10]_i_1_CO_UNCONNECTED [2],\sext_ln465_reg_4006_reg[10]_i_1_n_11 ,\sext_ln465_reg_4006_reg[10]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln450_fu_1412_p1[10],\sext_ln465_reg_4006[10]_i_2_n_5 ,\sext_ln465_reg_4006[10]_i_3_n_5 }),
        .O({\NLW_sext_ln465_reg_4006_reg[10]_i_1_O_UNCONNECTED [7:3],K_fu_1438_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\sext_ln465_reg_4006[10]_i_4_n_5 ,\sext_ln465_reg_4006[10]_i_5_n_5 ,\sext_ln465_reg_4006[10]_i_6_n_5 }));
  FDRE \sext_ln465_reg_4006_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_fu_1438_p2[11]),
        .Q(sext_ln465_reg_4006[11]),
        .R(1'b0));
  FDRE \sext_ln465_reg_4006_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_fu_1438_p2[1]),
        .Q(sext_ln465_reg_4006[1]),
        .R(1'b0));
  FDRE \sext_ln465_reg_4006_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_fu_1438_p2[2]),
        .Q(sext_ln465_reg_4006[2]),
        .R(1'b0));
  FDRE \sext_ln465_reg_4006_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_fu_1438_p2[3]),
        .Q(sext_ln465_reg_4006[3]),
        .R(1'b0));
  FDRE \sext_ln465_reg_4006_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_fu_1438_p2[4]),
        .Q(sext_ln465_reg_4006[4]),
        .R(1'b0));
  FDRE \sext_ln465_reg_4006_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_fu_1438_p2[5]),
        .Q(sext_ln465_reg_4006[5]),
        .R(1'b0));
  FDRE \sext_ln465_reg_4006_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_fu_1438_p2[6]),
        .Q(sext_ln465_reg_4006[6]),
        .R(1'b0));
  FDRE \sext_ln465_reg_4006_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_fu_1438_p2[7]),
        .Q(sext_ln465_reg_4006[7]),
        .R(1'b0));
  CARRY8 \sext_ln465_reg_4006_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sext_ln465_reg_4006_reg[7]_i_1_n_5 ,\sext_ln465_reg_4006_reg[7]_i_1_n_6 ,\sext_ln465_reg_4006_reg[7]_i_1_n_7 ,\sext_ln465_reg_4006_reg[7]_i_1_n_8 ,\sext_ln465_reg_4006_reg[7]_i_1_n_9 ,\sext_ln465_reg_4006_reg[7]_i_1_n_10 ,\sext_ln465_reg_4006_reg[7]_i_1_n_11 ,\sext_ln465_reg_4006_reg[7]_i_1_n_12 }),
        .DI({\sext_ln465_reg_4006[7]_i_2_n_5 ,\sext_ln465_reg_4006[7]_i_3_n_5 ,\sext_ln465_reg_4006[7]_i_4_n_5 ,\sext_ln465_reg_4006[7]_i_5_n_5 ,\sext_ln465_reg_4006[7]_i_6_n_5 ,\sext_ln465_reg_4006[7]_i_7_n_5 ,zext_ln450_fu_1412_p1[1],p_1_out}),
        .O(K_fu_1438_p2[7:0]),
        .S({\sext_ln465_reg_4006[7]_i_9_n_5 ,\sext_ln465_reg_4006[7]_i_10_n_5 ,\sext_ln465_reg_4006[7]_i_11_n_5 ,\sext_ln465_reg_4006[7]_i_12_n_5 ,\sext_ln465_reg_4006[7]_i_13_n_5 ,\sext_ln465_reg_4006[7]_i_14_n_5 ,\sext_ln465_reg_4006[7]_i_15_n_5 ,\sext_ln465_reg_4006[7]_i_16_n_5 }));
  FDRE \sext_ln465_reg_4006_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_fu_1438_p2[8]),
        .Q(sext_ln465_reg_4006[8]),
        .R(1'b0));
  FDRE \sext_ln465_reg_4006_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_fu_1438_p2[9]),
        .Q(sext_ln465_reg_4006[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \sext_ln466_1_reg_4038[10]_i_2 
       (.I0(zext_ln453_fu_1520_p1[8]),
        .I1(ap_phi_reg_pp0_iter2_empty_156_reg_819[8]),
        .I2(g_2_reg_723__0[8]),
        .O(\sext_ln466_1_reg_4038[10]_i_2_n_5 ));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \sext_ln466_1_reg_4038[10]_i_3 
       (.I0(zext_ln453_fu_1520_p1[7]),
        .I1(ap_phi_reg_pp0_iter2_empty_156_reg_819[7]),
        .I2(g_2_reg_723__0[7]),
        .O(\sext_ln466_1_reg_4038[10]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h8E71)) 
    \sext_ln466_1_reg_4038[10]_i_4 
       (.I0(g_2_reg_723__0[9]),
        .I1(ap_phi_reg_pp0_iter2_empty_156_reg_819[9]),
        .I2(zext_ln453_fu_1520_p1[9]),
        .I3(zext_ln453_fu_1520_p1[10]),
        .O(\sext_ln466_1_reg_4038[10]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_1_reg_4038[10]_i_5 
       (.I0(\sext_ln466_1_reg_4038[10]_i_2_n_5 ),
        .I1(g_2_reg_723__0[9]),
        .I2(ap_phi_reg_pp0_iter2_empty_156_reg_819[9]),
        .I3(zext_ln453_fu_1520_p1[9]),
        .O(\sext_ln466_1_reg_4038[10]_i_5_n_5 ));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_1_reg_4038[10]_i_6 
       (.I0(zext_ln453_fu_1520_p1[8]),
        .I1(ap_phi_reg_pp0_iter2_empty_156_reg_819[8]),
        .I2(g_2_reg_723__0[8]),
        .I3(\sext_ln466_1_reg_4038[10]_i_3_n_5 ),
        .O(\sext_ln466_1_reg_4038[10]_i_6_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln466_1_reg_4038[11]_i_1 
       (.I0(\sext_ln466_1_reg_4038_reg[10]_i_1_n_9 ),
        .O(K_3_fu_1534_p2[11]));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_1_reg_4038[7]_i_10 
       (.I0(zext_ln453_fu_1520_p1[6]),
        .I1(ap_phi_reg_pp0_iter2_empty_156_reg_819[6]),
        .I2(g_2_reg_723__0[6]),
        .I3(\sext_ln466_1_reg_4038[7]_i_3_n_5 ),
        .O(\sext_ln466_1_reg_4038[7]_i_10_n_5 ));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_1_reg_4038[7]_i_11 
       (.I0(zext_ln453_fu_1520_p1[5]),
        .I1(ap_phi_reg_pp0_iter2_empty_156_reg_819[5]),
        .I2(g_2_reg_723__0[5]),
        .I3(\sext_ln466_1_reg_4038[7]_i_4_n_5 ),
        .O(\sext_ln466_1_reg_4038[7]_i_11_n_5 ));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_1_reg_4038[7]_i_12 
       (.I0(zext_ln453_fu_1520_p1[4]),
        .I1(ap_phi_reg_pp0_iter2_empty_156_reg_819[4]),
        .I2(g_2_reg_723__0[4]),
        .I3(\sext_ln466_1_reg_4038[7]_i_5_n_5 ),
        .O(\sext_ln466_1_reg_4038[7]_i_12_n_5 ));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_1_reg_4038[7]_i_13 
       (.I0(zext_ln453_fu_1520_p1[3]),
        .I1(ap_phi_reg_pp0_iter2_empty_156_reg_819[3]),
        .I2(g_2_reg_723__0[3]),
        .I3(\sext_ln466_1_reg_4038[7]_i_6_n_5 ),
        .O(\sext_ln466_1_reg_4038[7]_i_13_n_5 ));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_1_reg_4038[7]_i_14 
       (.I0(zext_ln453_fu_1520_p1[2]),
        .I1(ap_phi_reg_pp0_iter2_empty_156_reg_819[2]),
        .I2(g_2_reg_723__0[2]),
        .I3(\sext_ln466_1_reg_4038[7]_i_7_n_5 ),
        .O(\sext_ln466_1_reg_4038[7]_i_14_n_5 ));
  (* HLUTNM = "lutpair109" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \sext_ln466_1_reg_4038[7]_i_15 
       (.I0(ap_phi_reg_pp0_iter2_empty_156_reg_819[1]),
        .I1(g_2_reg_723__0[1]),
        .I2(zext_ln453_fu_1520_p1[1]),
        .O(\sext_ln466_1_reg_4038[7]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln466_1_reg_4038[7]_i_16 
       (.I0(g_2_reg_723__0[0]),
        .I1(ap_phi_reg_pp0_iter2_empty_156_reg_819[0]),
        .O(\sext_ln466_1_reg_4038[7]_i_16_n_5 ));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \sext_ln466_1_reg_4038[7]_i_2 
       (.I0(zext_ln453_fu_1520_p1[6]),
        .I1(ap_phi_reg_pp0_iter2_empty_156_reg_819[6]),
        .I2(g_2_reg_723__0[6]),
        .O(\sext_ln466_1_reg_4038[7]_i_2_n_5 ));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \sext_ln466_1_reg_4038[7]_i_3 
       (.I0(zext_ln453_fu_1520_p1[5]),
        .I1(ap_phi_reg_pp0_iter2_empty_156_reg_819[5]),
        .I2(g_2_reg_723__0[5]),
        .O(\sext_ln466_1_reg_4038[7]_i_3_n_5 ));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \sext_ln466_1_reg_4038[7]_i_4 
       (.I0(zext_ln453_fu_1520_p1[4]),
        .I1(ap_phi_reg_pp0_iter2_empty_156_reg_819[4]),
        .I2(g_2_reg_723__0[4]),
        .O(\sext_ln466_1_reg_4038[7]_i_4_n_5 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \sext_ln466_1_reg_4038[7]_i_5 
       (.I0(zext_ln453_fu_1520_p1[3]),
        .I1(ap_phi_reg_pp0_iter2_empty_156_reg_819[3]),
        .I2(g_2_reg_723__0[3]),
        .O(\sext_ln466_1_reg_4038[7]_i_5_n_5 ));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \sext_ln466_1_reg_4038[7]_i_6 
       (.I0(zext_ln453_fu_1520_p1[2]),
        .I1(ap_phi_reg_pp0_iter2_empty_156_reg_819[2]),
        .I2(g_2_reg_723__0[2]),
        .O(\sext_ln466_1_reg_4038[7]_i_6_n_5 ));
  (* HLUTNM = "lutpair109" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sext_ln466_1_reg_4038[7]_i_7 
       (.I0(ap_phi_reg_pp0_iter2_empty_156_reg_819[1]),
        .I1(g_2_reg_723__0[1]),
        .O(\sext_ln466_1_reg_4038[7]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln466_1_reg_4038[7]_i_8 
       (.I0(ap_phi_reg_pp0_iter2_empty_156_reg_819[0]),
        .O(\sext_ln466_1_reg_4038[7]_i_8_n_5 ));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_1_reg_4038[7]_i_9 
       (.I0(zext_ln453_fu_1520_p1[7]),
        .I1(ap_phi_reg_pp0_iter2_empty_156_reg_819[7]),
        .I2(g_2_reg_723__0[7]),
        .I3(\sext_ln466_1_reg_4038[7]_i_2_n_5 ),
        .O(\sext_ln466_1_reg_4038[7]_i_9_n_5 ));
  FDRE \sext_ln466_1_reg_4038_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_3_fu_1534_p2[0]),
        .Q(sext_ln466_1_reg_4038[0]),
        .R(1'b0));
  FDRE \sext_ln466_1_reg_4038_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_3_fu_1534_p2[10]),
        .Q(sext_ln466_1_reg_4038[10]),
        .R(1'b0));
  CARRY8 \sext_ln466_1_reg_4038_reg[10]_i_1 
       (.CI(\sext_ln466_1_reg_4038_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sext_ln466_1_reg_4038_reg[10]_i_1_CO_UNCONNECTED [7:4],\sext_ln466_1_reg_4038_reg[10]_i_1_n_9 ,\NLW_sext_ln466_1_reg_4038_reg[10]_i_1_CO_UNCONNECTED [2],\sext_ln466_1_reg_4038_reg[10]_i_1_n_11 ,\sext_ln466_1_reg_4038_reg[10]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln453_fu_1520_p1[10],\sext_ln466_1_reg_4038[10]_i_2_n_5 ,\sext_ln466_1_reg_4038[10]_i_3_n_5 }),
        .O({\NLW_sext_ln466_1_reg_4038_reg[10]_i_1_O_UNCONNECTED [7:3],K_3_fu_1534_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\sext_ln466_1_reg_4038[10]_i_4_n_5 ,\sext_ln466_1_reg_4038[10]_i_5_n_5 ,\sext_ln466_1_reg_4038[10]_i_6_n_5 }));
  FDRE \sext_ln466_1_reg_4038_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_3_fu_1534_p2[11]),
        .Q(sext_ln466_1_reg_4038[11]),
        .R(1'b0));
  FDRE \sext_ln466_1_reg_4038_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_3_fu_1534_p2[1]),
        .Q(sext_ln466_1_reg_4038[1]),
        .R(1'b0));
  FDRE \sext_ln466_1_reg_4038_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_3_fu_1534_p2[2]),
        .Q(sext_ln466_1_reg_4038[2]),
        .R(1'b0));
  FDRE \sext_ln466_1_reg_4038_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_3_fu_1534_p2[3]),
        .Q(sext_ln466_1_reg_4038[3]),
        .R(1'b0));
  FDRE \sext_ln466_1_reg_4038_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_3_fu_1534_p2[4]),
        .Q(sext_ln466_1_reg_4038[4]),
        .R(1'b0));
  FDRE \sext_ln466_1_reg_4038_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_3_fu_1534_p2[5]),
        .Q(sext_ln466_1_reg_4038[5]),
        .R(1'b0));
  FDRE \sext_ln466_1_reg_4038_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_3_fu_1534_p2[6]),
        .Q(sext_ln466_1_reg_4038[6]),
        .R(1'b0));
  FDRE \sext_ln466_1_reg_4038_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_3_fu_1534_p2[7]),
        .Q(sext_ln466_1_reg_4038[7]),
        .R(1'b0));
  CARRY8 \sext_ln466_1_reg_4038_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sext_ln466_1_reg_4038_reg[7]_i_1_n_5 ,\sext_ln466_1_reg_4038_reg[7]_i_1_n_6 ,\sext_ln466_1_reg_4038_reg[7]_i_1_n_7 ,\sext_ln466_1_reg_4038_reg[7]_i_1_n_8 ,\sext_ln466_1_reg_4038_reg[7]_i_1_n_9 ,\sext_ln466_1_reg_4038_reg[7]_i_1_n_10 ,\sext_ln466_1_reg_4038_reg[7]_i_1_n_11 ,\sext_ln466_1_reg_4038_reg[7]_i_1_n_12 }),
        .DI({\sext_ln466_1_reg_4038[7]_i_2_n_5 ,\sext_ln466_1_reg_4038[7]_i_3_n_5 ,\sext_ln466_1_reg_4038[7]_i_4_n_5 ,\sext_ln466_1_reg_4038[7]_i_5_n_5 ,\sext_ln466_1_reg_4038[7]_i_6_n_5 ,\sext_ln466_1_reg_4038[7]_i_7_n_5 ,zext_ln453_fu_1520_p1[1],\sext_ln466_1_reg_4038[7]_i_8_n_5 }),
        .O(K_3_fu_1534_p2[7:0]),
        .S({\sext_ln466_1_reg_4038[7]_i_9_n_5 ,\sext_ln466_1_reg_4038[7]_i_10_n_5 ,\sext_ln466_1_reg_4038[7]_i_11_n_5 ,\sext_ln466_1_reg_4038[7]_i_12_n_5 ,\sext_ln466_1_reg_4038[7]_i_13_n_5 ,\sext_ln466_1_reg_4038[7]_i_14_n_5 ,\sext_ln466_1_reg_4038[7]_i_15_n_5 ,\sext_ln466_1_reg_4038[7]_i_16_n_5 }));
  FDRE \sext_ln466_1_reg_4038_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_3_fu_1534_p2[8]),
        .Q(sext_ln466_1_reg_4038[8]),
        .R(1'b0));
  FDRE \sext_ln466_1_reg_4038_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_3_fu_1534_p2[9]),
        .Q(sext_ln466_1_reg_4038[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \sext_ln466_2_reg_4044[10]_i_2 
       (.I0(empty_129_fu_244[8]),
        .I1(zext_ln459_fu_1704_p1[8]),
        .I2(g_2_reg_723__0[8]),
        .O(\sext_ln466_2_reg_4044[10]_i_2_n_5 ));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \sext_ln466_2_reg_4044[10]_i_3 
       (.I0(empty_129_fu_244[7]),
        .I1(zext_ln459_fu_1704_p1[7]),
        .I2(g_2_reg_723__0[7]),
        .O(\sext_ln466_2_reg_4044[10]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hB24D)) 
    \sext_ln466_2_reg_4044[10]_i_4 
       (.I0(g_2_reg_723__0[9]),
        .I1(zext_ln459_fu_1704_p1[9]),
        .I2(empty_129_fu_244[9]),
        .I3(zext_ln459_fu_1704_p1[10]),
        .O(\sext_ln466_2_reg_4044[10]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_2_reg_4044[10]_i_5 
       (.I0(\sext_ln466_2_reg_4044[10]_i_2_n_5 ),
        .I1(g_2_reg_723__0[9]),
        .I2(empty_129_fu_244[9]),
        .I3(zext_ln459_fu_1704_p1[9]),
        .O(\sext_ln466_2_reg_4044[10]_i_5_n_5 ));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_2_reg_4044[10]_i_6 
       (.I0(empty_129_fu_244[8]),
        .I1(zext_ln459_fu_1704_p1[8]),
        .I2(g_2_reg_723__0[8]),
        .I3(\sext_ln466_2_reg_4044[10]_i_3_n_5 ),
        .O(\sext_ln466_2_reg_4044[10]_i_6_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln466_2_reg_4044[11]_i_1 
       (.I0(\sext_ln466_2_reg_4044_reg[10]_i_1_n_9 ),
        .O(K_9_fu_1718_p2[11]));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_2_reg_4044[7]_i_10 
       (.I0(empty_129_fu_244[6]),
        .I1(zext_ln459_fu_1704_p1[6]),
        .I2(g_2_reg_723__0[6]),
        .I3(\sext_ln466_2_reg_4044[7]_i_3_n_5 ),
        .O(\sext_ln466_2_reg_4044[7]_i_10_n_5 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_2_reg_4044[7]_i_11 
       (.I0(empty_129_fu_244[5]),
        .I1(zext_ln459_fu_1704_p1[5]),
        .I2(g_2_reg_723__0[5]),
        .I3(\sext_ln466_2_reg_4044[7]_i_4_n_5 ),
        .O(\sext_ln466_2_reg_4044[7]_i_11_n_5 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_2_reg_4044[7]_i_12 
       (.I0(empty_129_fu_244[4]),
        .I1(zext_ln459_fu_1704_p1[4]),
        .I2(g_2_reg_723__0[4]),
        .I3(\sext_ln466_2_reg_4044[7]_i_5_n_5 ),
        .O(\sext_ln466_2_reg_4044[7]_i_12_n_5 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_2_reg_4044[7]_i_13 
       (.I0(empty_129_fu_244[3]),
        .I1(zext_ln459_fu_1704_p1[3]),
        .I2(g_2_reg_723__0[3]),
        .I3(\sext_ln466_2_reg_4044[7]_i_6_n_5 ),
        .O(\sext_ln466_2_reg_4044[7]_i_13_n_5 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_2_reg_4044[7]_i_14 
       (.I0(empty_129_fu_244[2]),
        .I1(zext_ln459_fu_1704_p1[2]),
        .I2(g_2_reg_723__0[2]),
        .I3(\sext_ln466_2_reg_4044[7]_i_7_n_5 ),
        .O(\sext_ln466_2_reg_4044[7]_i_14_n_5 ));
  (* HLUTNM = "lutpair108" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \sext_ln466_2_reg_4044[7]_i_15 
       (.I0(g_2_reg_723__0[1]),
        .I1(empty_129_fu_244[1]),
        .I2(zext_ln459_fu_1704_p1[1]),
        .O(\sext_ln466_2_reg_4044[7]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln466_2_reg_4044[7]_i_16 
       (.I0(g_2_reg_723__0[0]),
        .I1(empty_129_fu_244[0]),
        .O(\sext_ln466_2_reg_4044[7]_i_16_n_5 ));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \sext_ln466_2_reg_4044[7]_i_2 
       (.I0(empty_129_fu_244[6]),
        .I1(zext_ln459_fu_1704_p1[6]),
        .I2(g_2_reg_723__0[6]),
        .O(\sext_ln466_2_reg_4044[7]_i_2_n_5 ));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \sext_ln466_2_reg_4044[7]_i_3 
       (.I0(empty_129_fu_244[5]),
        .I1(zext_ln459_fu_1704_p1[5]),
        .I2(g_2_reg_723__0[5]),
        .O(\sext_ln466_2_reg_4044[7]_i_3_n_5 ));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \sext_ln466_2_reg_4044[7]_i_4 
       (.I0(empty_129_fu_244[4]),
        .I1(zext_ln459_fu_1704_p1[4]),
        .I2(g_2_reg_723__0[4]),
        .O(\sext_ln466_2_reg_4044[7]_i_4_n_5 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \sext_ln466_2_reg_4044[7]_i_5 
       (.I0(empty_129_fu_244[3]),
        .I1(zext_ln459_fu_1704_p1[3]),
        .I2(g_2_reg_723__0[3]),
        .O(\sext_ln466_2_reg_4044[7]_i_5_n_5 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \sext_ln466_2_reg_4044[7]_i_6 
       (.I0(empty_129_fu_244[2]),
        .I1(zext_ln459_fu_1704_p1[2]),
        .I2(g_2_reg_723__0[2]),
        .O(\sext_ln466_2_reg_4044[7]_i_6_n_5 ));
  (* HLUTNM = "lutpair108" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sext_ln466_2_reg_4044[7]_i_7 
       (.I0(g_2_reg_723__0[1]),
        .I1(empty_129_fu_244[1]),
        .O(\sext_ln466_2_reg_4044[7]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln466_2_reg_4044[7]_i_8 
       (.I0(g_2_reg_723__0[0]),
        .O(\sext_ln466_2_reg_4044[7]_i_8_n_5 ));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_2_reg_4044[7]_i_9 
       (.I0(empty_129_fu_244[7]),
        .I1(zext_ln459_fu_1704_p1[7]),
        .I2(g_2_reg_723__0[7]),
        .I3(\sext_ln466_2_reg_4044[7]_i_2_n_5 ),
        .O(\sext_ln466_2_reg_4044[7]_i_9_n_5 ));
  FDRE \sext_ln466_2_reg_4044_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_9_fu_1718_p2[0]),
        .Q(sext_ln466_2_reg_4044[0]),
        .R(1'b0));
  FDRE \sext_ln466_2_reg_4044_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_9_fu_1718_p2[10]),
        .Q(sext_ln466_2_reg_4044[10]),
        .R(1'b0));
  CARRY8 \sext_ln466_2_reg_4044_reg[10]_i_1 
       (.CI(\sext_ln466_2_reg_4044_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sext_ln466_2_reg_4044_reg[10]_i_1_CO_UNCONNECTED [7:4],\sext_ln466_2_reg_4044_reg[10]_i_1_n_9 ,\NLW_sext_ln466_2_reg_4044_reg[10]_i_1_CO_UNCONNECTED [2],\sext_ln466_2_reg_4044_reg[10]_i_1_n_11 ,\sext_ln466_2_reg_4044_reg[10]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln459_fu_1704_p1[10],\sext_ln466_2_reg_4044[10]_i_2_n_5 ,\sext_ln466_2_reg_4044[10]_i_3_n_5 }),
        .O({\NLW_sext_ln466_2_reg_4044_reg[10]_i_1_O_UNCONNECTED [7:3],K_9_fu_1718_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\sext_ln466_2_reg_4044[10]_i_4_n_5 ,\sext_ln466_2_reg_4044[10]_i_5_n_5 ,\sext_ln466_2_reg_4044[10]_i_6_n_5 }));
  FDRE \sext_ln466_2_reg_4044_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_9_fu_1718_p2[11]),
        .Q(sext_ln466_2_reg_4044[11]),
        .R(1'b0));
  FDRE \sext_ln466_2_reg_4044_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_9_fu_1718_p2[1]),
        .Q(sext_ln466_2_reg_4044[1]),
        .R(1'b0));
  FDRE \sext_ln466_2_reg_4044_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_9_fu_1718_p2[2]),
        .Q(sext_ln466_2_reg_4044[2]),
        .R(1'b0));
  FDRE \sext_ln466_2_reg_4044_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_9_fu_1718_p2[3]),
        .Q(sext_ln466_2_reg_4044[3]),
        .R(1'b0));
  FDRE \sext_ln466_2_reg_4044_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_9_fu_1718_p2[4]),
        .Q(sext_ln466_2_reg_4044[4]),
        .R(1'b0));
  FDRE \sext_ln466_2_reg_4044_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_9_fu_1718_p2[5]),
        .Q(sext_ln466_2_reg_4044[5]),
        .R(1'b0));
  FDRE \sext_ln466_2_reg_4044_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_9_fu_1718_p2[6]),
        .Q(sext_ln466_2_reg_4044[6]),
        .R(1'b0));
  FDRE \sext_ln466_2_reg_4044_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_9_fu_1718_p2[7]),
        .Q(sext_ln466_2_reg_4044[7]),
        .R(1'b0));
  CARRY8 \sext_ln466_2_reg_4044_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sext_ln466_2_reg_4044_reg[7]_i_1_n_5 ,\sext_ln466_2_reg_4044_reg[7]_i_1_n_6 ,\sext_ln466_2_reg_4044_reg[7]_i_1_n_7 ,\sext_ln466_2_reg_4044_reg[7]_i_1_n_8 ,\sext_ln466_2_reg_4044_reg[7]_i_1_n_9 ,\sext_ln466_2_reg_4044_reg[7]_i_1_n_10 ,\sext_ln466_2_reg_4044_reg[7]_i_1_n_11 ,\sext_ln466_2_reg_4044_reg[7]_i_1_n_12 }),
        .DI({\sext_ln466_2_reg_4044[7]_i_2_n_5 ,\sext_ln466_2_reg_4044[7]_i_3_n_5 ,\sext_ln466_2_reg_4044[7]_i_4_n_5 ,\sext_ln466_2_reg_4044[7]_i_5_n_5 ,\sext_ln466_2_reg_4044[7]_i_6_n_5 ,\sext_ln466_2_reg_4044[7]_i_7_n_5 ,zext_ln459_fu_1704_p1[1],\sext_ln466_2_reg_4044[7]_i_8_n_5 }),
        .O(K_9_fu_1718_p2[7:0]),
        .S({\sext_ln466_2_reg_4044[7]_i_9_n_5 ,\sext_ln466_2_reg_4044[7]_i_10_n_5 ,\sext_ln466_2_reg_4044[7]_i_11_n_5 ,\sext_ln466_2_reg_4044[7]_i_12_n_5 ,\sext_ln466_2_reg_4044[7]_i_13_n_5 ,\sext_ln466_2_reg_4044[7]_i_14_n_5 ,\sext_ln466_2_reg_4044[7]_i_15_n_5 ,\sext_ln466_2_reg_4044[7]_i_16_n_5 }));
  FDRE \sext_ln466_2_reg_4044_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_9_fu_1718_p2[8]),
        .Q(sext_ln466_2_reg_4044[8]),
        .R(1'b0));
  FDRE \sext_ln466_2_reg_4044_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_9_fu_1718_p2[9]),
        .Q(sext_ln466_2_reg_4044[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \sext_ln466_3_reg_4050[10]_i_2 
       (.I0(zext_ln461_fu_1764_p1[8]),
        .I1(\empty_127_fu_236_reg_n_5_[8] ),
        .I2(empty_163_reg_781[8]),
        .O(\sext_ln466_3_reg_4050[10]_i_2_n_5 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \sext_ln466_3_reg_4050[10]_i_3 
       (.I0(zext_ln461_fu_1764_p1[7]),
        .I1(\empty_127_fu_236_reg_n_5_[7] ),
        .I2(empty_163_reg_781[7]),
        .O(\sext_ln466_3_reg_4050[10]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h8E71)) 
    \sext_ln466_3_reg_4050[10]_i_4 
       (.I0(empty_163_reg_781[9]),
        .I1(\empty_127_fu_236_reg_n_5_[9] ),
        .I2(zext_ln461_fu_1764_p1[9]),
        .I3(zext_ln461_fu_1764_p1[10]),
        .O(\sext_ln466_3_reg_4050[10]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_3_reg_4050[10]_i_5 
       (.I0(\sext_ln466_3_reg_4050[10]_i_2_n_5 ),
        .I1(empty_163_reg_781[9]),
        .I2(\empty_127_fu_236_reg_n_5_[9] ),
        .I3(zext_ln461_fu_1764_p1[9]),
        .O(\sext_ln466_3_reg_4050[10]_i_5_n_5 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_3_reg_4050[10]_i_6 
       (.I0(zext_ln461_fu_1764_p1[8]),
        .I1(\empty_127_fu_236_reg_n_5_[8] ),
        .I2(empty_163_reg_781[8]),
        .I3(\sext_ln466_3_reg_4050[10]_i_3_n_5 ),
        .O(\sext_ln466_3_reg_4050[10]_i_6_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln466_3_reg_4050[11]_i_1 
       (.I0(\sext_ln466_3_reg_4050_reg[10]_i_1_n_9 ),
        .O(K_11_fu_1778_p2[11]));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_3_reg_4050[7]_i_10 
       (.I0(zext_ln461_fu_1764_p1[6]),
        .I1(\empty_127_fu_236_reg_n_5_[6] ),
        .I2(empty_163_reg_781[6]),
        .I3(\sext_ln466_3_reg_4050[7]_i_3_n_5 ),
        .O(\sext_ln466_3_reg_4050[7]_i_10_n_5 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_3_reg_4050[7]_i_11 
       (.I0(zext_ln461_fu_1764_p1[5]),
        .I1(\empty_127_fu_236_reg_n_5_[5] ),
        .I2(empty_163_reg_781[5]),
        .I3(\sext_ln466_3_reg_4050[7]_i_4_n_5 ),
        .O(\sext_ln466_3_reg_4050[7]_i_11_n_5 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_3_reg_4050[7]_i_12 
       (.I0(zext_ln461_fu_1764_p1[4]),
        .I1(\empty_127_fu_236_reg_n_5_[4] ),
        .I2(empty_163_reg_781[4]),
        .I3(\sext_ln466_3_reg_4050[7]_i_5_n_5 ),
        .O(\sext_ln466_3_reg_4050[7]_i_12_n_5 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_3_reg_4050[7]_i_13 
       (.I0(zext_ln461_fu_1764_p1[3]),
        .I1(\empty_127_fu_236_reg_n_5_[3] ),
        .I2(empty_163_reg_781[3]),
        .I3(\sext_ln466_3_reg_4050[7]_i_6_n_5 ),
        .O(\sext_ln466_3_reg_4050[7]_i_13_n_5 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_3_reg_4050[7]_i_14 
       (.I0(zext_ln461_fu_1764_p1[2]),
        .I1(\empty_127_fu_236_reg_n_5_[2] ),
        .I2(empty_163_reg_781[2]),
        .I3(\sext_ln466_3_reg_4050[7]_i_7_n_5 ),
        .O(\sext_ln466_3_reg_4050[7]_i_14_n_5 ));
  (* HLUTNM = "lutpair107" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \sext_ln466_3_reg_4050[7]_i_15 
       (.I0(\empty_127_fu_236_reg_n_5_[1] ),
        .I1(empty_163_reg_781[1]),
        .I2(zext_ln461_fu_1764_p1[1]),
        .O(\sext_ln466_3_reg_4050[7]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln466_3_reg_4050[7]_i_16 
       (.I0(empty_163_reg_781[0]),
        .I1(\empty_127_fu_236_reg_n_5_[0] ),
        .O(\sext_ln466_3_reg_4050[7]_i_16_n_5 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \sext_ln466_3_reg_4050[7]_i_2 
       (.I0(zext_ln461_fu_1764_p1[6]),
        .I1(\empty_127_fu_236_reg_n_5_[6] ),
        .I2(empty_163_reg_781[6]),
        .O(\sext_ln466_3_reg_4050[7]_i_2_n_5 ));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \sext_ln466_3_reg_4050[7]_i_3 
       (.I0(zext_ln461_fu_1764_p1[5]),
        .I1(\empty_127_fu_236_reg_n_5_[5] ),
        .I2(empty_163_reg_781[5]),
        .O(\sext_ln466_3_reg_4050[7]_i_3_n_5 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \sext_ln466_3_reg_4050[7]_i_4 
       (.I0(zext_ln461_fu_1764_p1[4]),
        .I1(\empty_127_fu_236_reg_n_5_[4] ),
        .I2(empty_163_reg_781[4]),
        .O(\sext_ln466_3_reg_4050[7]_i_4_n_5 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \sext_ln466_3_reg_4050[7]_i_5 
       (.I0(zext_ln461_fu_1764_p1[3]),
        .I1(\empty_127_fu_236_reg_n_5_[3] ),
        .I2(empty_163_reg_781[3]),
        .O(\sext_ln466_3_reg_4050[7]_i_5_n_5 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \sext_ln466_3_reg_4050[7]_i_6 
       (.I0(zext_ln461_fu_1764_p1[2]),
        .I1(\empty_127_fu_236_reg_n_5_[2] ),
        .I2(empty_163_reg_781[2]),
        .O(\sext_ln466_3_reg_4050[7]_i_6_n_5 ));
  (* HLUTNM = "lutpair107" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sext_ln466_3_reg_4050[7]_i_7 
       (.I0(\empty_127_fu_236_reg_n_5_[1] ),
        .I1(empty_163_reg_781[1]),
        .O(\sext_ln466_3_reg_4050[7]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln466_3_reg_4050[7]_i_8 
       (.I0(empty_163_reg_781[0]),
        .O(\sext_ln466_3_reg_4050[7]_i_8_n_5 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_3_reg_4050[7]_i_9 
       (.I0(zext_ln461_fu_1764_p1[7]),
        .I1(\empty_127_fu_236_reg_n_5_[7] ),
        .I2(empty_163_reg_781[7]),
        .I3(\sext_ln466_3_reg_4050[7]_i_2_n_5 ),
        .O(\sext_ln466_3_reg_4050[7]_i_9_n_5 ));
  FDRE \sext_ln466_3_reg_4050_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_11_fu_1778_p2[0]),
        .Q(sext_ln466_3_reg_4050[0]),
        .R(1'b0));
  FDRE \sext_ln466_3_reg_4050_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_11_fu_1778_p2[10]),
        .Q(sext_ln466_3_reg_4050[10]),
        .R(1'b0));
  CARRY8 \sext_ln466_3_reg_4050_reg[10]_i_1 
       (.CI(\sext_ln466_3_reg_4050_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sext_ln466_3_reg_4050_reg[10]_i_1_CO_UNCONNECTED [7:4],\sext_ln466_3_reg_4050_reg[10]_i_1_n_9 ,\NLW_sext_ln466_3_reg_4050_reg[10]_i_1_CO_UNCONNECTED [2],\sext_ln466_3_reg_4050_reg[10]_i_1_n_11 ,\sext_ln466_3_reg_4050_reg[10]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln461_fu_1764_p1[10],\sext_ln466_3_reg_4050[10]_i_2_n_5 ,\sext_ln466_3_reg_4050[10]_i_3_n_5 }),
        .O({\NLW_sext_ln466_3_reg_4050_reg[10]_i_1_O_UNCONNECTED [7:3],K_11_fu_1778_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\sext_ln466_3_reg_4050[10]_i_4_n_5 ,\sext_ln466_3_reg_4050[10]_i_5_n_5 ,\sext_ln466_3_reg_4050[10]_i_6_n_5 }));
  FDRE \sext_ln466_3_reg_4050_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_11_fu_1778_p2[11]),
        .Q(sext_ln466_3_reg_4050[11]),
        .R(1'b0));
  FDRE \sext_ln466_3_reg_4050_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_11_fu_1778_p2[1]),
        .Q(sext_ln466_3_reg_4050[1]),
        .R(1'b0));
  FDRE \sext_ln466_3_reg_4050_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_11_fu_1778_p2[2]),
        .Q(sext_ln466_3_reg_4050[2]),
        .R(1'b0));
  FDRE \sext_ln466_3_reg_4050_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_11_fu_1778_p2[3]),
        .Q(sext_ln466_3_reg_4050[3]),
        .R(1'b0));
  FDRE \sext_ln466_3_reg_4050_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_11_fu_1778_p2[4]),
        .Q(sext_ln466_3_reg_4050[4]),
        .R(1'b0));
  FDRE \sext_ln466_3_reg_4050_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_11_fu_1778_p2[5]),
        .Q(sext_ln466_3_reg_4050[5]),
        .R(1'b0));
  FDRE \sext_ln466_3_reg_4050_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_11_fu_1778_p2[6]),
        .Q(sext_ln466_3_reg_4050[6]),
        .R(1'b0));
  FDRE \sext_ln466_3_reg_4050_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_11_fu_1778_p2[7]),
        .Q(sext_ln466_3_reg_4050[7]),
        .R(1'b0));
  CARRY8 \sext_ln466_3_reg_4050_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sext_ln466_3_reg_4050_reg[7]_i_1_n_5 ,\sext_ln466_3_reg_4050_reg[7]_i_1_n_6 ,\sext_ln466_3_reg_4050_reg[7]_i_1_n_7 ,\sext_ln466_3_reg_4050_reg[7]_i_1_n_8 ,\sext_ln466_3_reg_4050_reg[7]_i_1_n_9 ,\sext_ln466_3_reg_4050_reg[7]_i_1_n_10 ,\sext_ln466_3_reg_4050_reg[7]_i_1_n_11 ,\sext_ln466_3_reg_4050_reg[7]_i_1_n_12 }),
        .DI({\sext_ln466_3_reg_4050[7]_i_2_n_5 ,\sext_ln466_3_reg_4050[7]_i_3_n_5 ,\sext_ln466_3_reg_4050[7]_i_4_n_5 ,\sext_ln466_3_reg_4050[7]_i_5_n_5 ,\sext_ln466_3_reg_4050[7]_i_6_n_5 ,\sext_ln466_3_reg_4050[7]_i_7_n_5 ,zext_ln461_fu_1764_p1[1],\sext_ln466_3_reg_4050[7]_i_8_n_5 }),
        .O(K_11_fu_1778_p2[7:0]),
        .S({\sext_ln466_3_reg_4050[7]_i_9_n_5 ,\sext_ln466_3_reg_4050[7]_i_10_n_5 ,\sext_ln466_3_reg_4050[7]_i_11_n_5 ,\sext_ln466_3_reg_4050[7]_i_12_n_5 ,\sext_ln466_3_reg_4050[7]_i_13_n_5 ,\sext_ln466_3_reg_4050[7]_i_14_n_5 ,\sext_ln466_3_reg_4050[7]_i_15_n_5 ,\sext_ln466_3_reg_4050[7]_i_16_n_5 }));
  FDRE \sext_ln466_3_reg_4050_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_11_fu_1778_p2[8]),
        .Q(sext_ln466_3_reg_4050[8]),
        .R(1'b0));
  FDRE \sext_ln466_3_reg_4050_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_11_fu_1778_p2[9]),
        .Q(sext_ln466_3_reg_4050[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \sext_ln466_reg_4033[10]_i_2 
       (.I0(zext_ln451_fu_1452_p1[8]),
        .I1(ap_phi_reg_pp0_iter2_empty_164_reg_837[8]),
        .I2(empty_163_reg_781[8]),
        .O(\sext_ln466_reg_4033[10]_i_2_n_5 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \sext_ln466_reg_4033[10]_i_3 
       (.I0(zext_ln451_fu_1452_p1[7]),
        .I1(ap_phi_reg_pp0_iter2_empty_164_reg_837[7]),
        .I2(empty_163_reg_781[7]),
        .O(\sext_ln466_reg_4033[10]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h8E71)) 
    \sext_ln466_reg_4033[10]_i_4 
       (.I0(empty_163_reg_781[9]),
        .I1(ap_phi_reg_pp0_iter2_empty_164_reg_837[9]),
        .I2(zext_ln451_fu_1452_p1[9]),
        .I3(zext_ln451_fu_1452_p1[10]),
        .O(\sext_ln466_reg_4033[10]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_reg_4033[10]_i_5 
       (.I0(\sext_ln466_reg_4033[10]_i_2_n_5 ),
        .I1(ap_phi_reg_pp0_iter2_empty_164_reg_837[9]),
        .I2(empty_163_reg_781[9]),
        .I3(zext_ln451_fu_1452_p1[9]),
        .O(\sext_ln466_reg_4033[10]_i_5_n_5 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_reg_4033[10]_i_6 
       (.I0(zext_ln451_fu_1452_p1[8]),
        .I1(ap_phi_reg_pp0_iter2_empty_164_reg_837[8]),
        .I2(empty_163_reg_781[8]),
        .I3(\sext_ln466_reg_4033[10]_i_3_n_5 ),
        .O(\sext_ln466_reg_4033[10]_i_6_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln466_reg_4033[11]_i_1 
       (.I0(\sext_ln466_reg_4033_reg[10]_i_1_n_9 ),
        .O(K_1_fu_1474_p2[11]));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_reg_4033[7]_i_10 
       (.I0(zext_ln451_fu_1452_p1[6]),
        .I1(ap_phi_reg_pp0_iter2_empty_164_reg_837[6]),
        .I2(empty_163_reg_781[6]),
        .I3(\sext_ln466_reg_4033[7]_i_3_n_5 ),
        .O(\sext_ln466_reg_4033[7]_i_10_n_5 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_reg_4033[7]_i_11 
       (.I0(zext_ln451_fu_1452_p1[5]),
        .I1(ap_phi_reg_pp0_iter2_empty_164_reg_837[5]),
        .I2(empty_163_reg_781[5]),
        .I3(\sext_ln466_reg_4033[7]_i_4_n_5 ),
        .O(\sext_ln466_reg_4033[7]_i_11_n_5 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_reg_4033[7]_i_12 
       (.I0(zext_ln451_fu_1452_p1[4]),
        .I1(ap_phi_reg_pp0_iter2_empty_164_reg_837[4]),
        .I2(empty_163_reg_781[4]),
        .I3(\sext_ln466_reg_4033[7]_i_5_n_5 ),
        .O(\sext_ln466_reg_4033[7]_i_12_n_5 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_reg_4033[7]_i_13 
       (.I0(zext_ln451_fu_1452_p1[3]),
        .I1(ap_phi_reg_pp0_iter2_empty_164_reg_837[3]),
        .I2(empty_163_reg_781[3]),
        .I3(\sext_ln466_reg_4033[7]_i_6_n_5 ),
        .O(\sext_ln466_reg_4033[7]_i_13_n_5 ));
  (* HLUTNM = "lutpair0" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_reg_4033[7]_i_14 
       (.I0(zext_ln451_fu_1452_p1[2]),
        .I1(ap_phi_reg_pp0_iter2_empty_164_reg_837[2]),
        .I2(empty_163_reg_781[2]),
        .I3(\sext_ln466_reg_4033[7]_i_7_n_5 ),
        .O(\sext_ln466_reg_4033[7]_i_14_n_5 ));
  (* HLUTNM = "lutpair106" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \sext_ln466_reg_4033[7]_i_15 
       (.I0(ap_phi_reg_pp0_iter2_empty_164_reg_837[1]),
        .I1(empty_163_reg_781[1]),
        .I2(zext_ln451_fu_1452_p1[1]),
        .O(\sext_ln466_reg_4033[7]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln466_reg_4033[7]_i_16 
       (.I0(ap_phi_reg_pp0_iter2_empty_164_reg_837[0]),
        .I1(empty_163_reg_781[0]),
        .O(\sext_ln466_reg_4033[7]_i_16_n_5 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \sext_ln466_reg_4033[7]_i_2 
       (.I0(zext_ln451_fu_1452_p1[6]),
        .I1(ap_phi_reg_pp0_iter2_empty_164_reg_837[6]),
        .I2(empty_163_reg_781[6]),
        .O(\sext_ln466_reg_4033[7]_i_2_n_5 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \sext_ln466_reg_4033[7]_i_3 
       (.I0(zext_ln451_fu_1452_p1[5]),
        .I1(ap_phi_reg_pp0_iter2_empty_164_reg_837[5]),
        .I2(empty_163_reg_781[5]),
        .O(\sext_ln466_reg_4033[7]_i_3_n_5 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \sext_ln466_reg_4033[7]_i_4 
       (.I0(zext_ln451_fu_1452_p1[4]),
        .I1(ap_phi_reg_pp0_iter2_empty_164_reg_837[4]),
        .I2(empty_163_reg_781[4]),
        .O(\sext_ln466_reg_4033[7]_i_4_n_5 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \sext_ln466_reg_4033[7]_i_5 
       (.I0(zext_ln451_fu_1452_p1[3]),
        .I1(ap_phi_reg_pp0_iter2_empty_164_reg_837[3]),
        .I2(empty_163_reg_781[3]),
        .O(\sext_ln466_reg_4033[7]_i_5_n_5 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \sext_ln466_reg_4033[7]_i_6 
       (.I0(zext_ln451_fu_1452_p1[2]),
        .I1(ap_phi_reg_pp0_iter2_empty_164_reg_837[2]),
        .I2(empty_163_reg_781[2]),
        .O(\sext_ln466_reg_4033[7]_i_6_n_5 ));
  (* HLUTNM = "lutpair106" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sext_ln466_reg_4033[7]_i_7 
       (.I0(ap_phi_reg_pp0_iter2_empty_164_reg_837[1]),
        .I1(empty_163_reg_781[1]),
        .O(\sext_ln466_reg_4033[7]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln466_reg_4033[7]_i_8 
       (.I0(ap_phi_reg_pp0_iter2_empty_164_reg_837[0]),
        .O(\sext_ln466_reg_4033[7]_i_8_n_5 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_reg_4033[7]_i_9 
       (.I0(zext_ln451_fu_1452_p1[7]),
        .I1(ap_phi_reg_pp0_iter2_empty_164_reg_837[7]),
        .I2(empty_163_reg_781[7]),
        .I3(\sext_ln466_reg_4033[7]_i_2_n_5 ),
        .O(\sext_ln466_reg_4033[7]_i_9_n_5 ));
  FDRE \sext_ln466_reg_4033_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_1_fu_1474_p2[0]),
        .Q(sext_ln466_reg_4033[0]),
        .R(1'b0));
  FDRE \sext_ln466_reg_4033_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_1_fu_1474_p2[10]),
        .Q(sext_ln466_reg_4033[10]),
        .R(1'b0));
  CARRY8 \sext_ln466_reg_4033_reg[10]_i_1 
       (.CI(\sext_ln466_reg_4033_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sext_ln466_reg_4033_reg[10]_i_1_CO_UNCONNECTED [7:4],\sext_ln466_reg_4033_reg[10]_i_1_n_9 ,\NLW_sext_ln466_reg_4033_reg[10]_i_1_CO_UNCONNECTED [2],\sext_ln466_reg_4033_reg[10]_i_1_n_11 ,\sext_ln466_reg_4033_reg[10]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln451_fu_1452_p1[10],\sext_ln466_reg_4033[10]_i_2_n_5 ,\sext_ln466_reg_4033[10]_i_3_n_5 }),
        .O({\NLW_sext_ln466_reg_4033_reg[10]_i_1_O_UNCONNECTED [7:3],K_1_fu_1474_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\sext_ln466_reg_4033[10]_i_4_n_5 ,\sext_ln466_reg_4033[10]_i_5_n_5 ,\sext_ln466_reg_4033[10]_i_6_n_5 }));
  FDRE \sext_ln466_reg_4033_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_1_fu_1474_p2[11]),
        .Q(sext_ln466_reg_4033[11]),
        .R(1'b0));
  FDRE \sext_ln466_reg_4033_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_1_fu_1474_p2[1]),
        .Q(sext_ln466_reg_4033[1]),
        .R(1'b0));
  FDRE \sext_ln466_reg_4033_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_1_fu_1474_p2[2]),
        .Q(sext_ln466_reg_4033[2]),
        .R(1'b0));
  FDRE \sext_ln466_reg_4033_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_1_fu_1474_p2[3]),
        .Q(sext_ln466_reg_4033[3]),
        .R(1'b0));
  FDRE \sext_ln466_reg_4033_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_1_fu_1474_p2[4]),
        .Q(sext_ln466_reg_4033[4]),
        .R(1'b0));
  FDRE \sext_ln466_reg_4033_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_1_fu_1474_p2[5]),
        .Q(sext_ln466_reg_4033[5]),
        .R(1'b0));
  FDRE \sext_ln466_reg_4033_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_1_fu_1474_p2[6]),
        .Q(sext_ln466_reg_4033[6]),
        .R(1'b0));
  FDRE \sext_ln466_reg_4033_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_1_fu_1474_p2[7]),
        .Q(sext_ln466_reg_4033[7]),
        .R(1'b0));
  CARRY8 \sext_ln466_reg_4033_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sext_ln466_reg_4033_reg[7]_i_1_n_5 ,\sext_ln466_reg_4033_reg[7]_i_1_n_6 ,\sext_ln466_reg_4033_reg[7]_i_1_n_7 ,\sext_ln466_reg_4033_reg[7]_i_1_n_8 ,\sext_ln466_reg_4033_reg[7]_i_1_n_9 ,\sext_ln466_reg_4033_reg[7]_i_1_n_10 ,\sext_ln466_reg_4033_reg[7]_i_1_n_11 ,\sext_ln466_reg_4033_reg[7]_i_1_n_12 }),
        .DI({\sext_ln466_reg_4033[7]_i_2_n_5 ,\sext_ln466_reg_4033[7]_i_3_n_5 ,\sext_ln466_reg_4033[7]_i_4_n_5 ,\sext_ln466_reg_4033[7]_i_5_n_5 ,\sext_ln466_reg_4033[7]_i_6_n_5 ,\sext_ln466_reg_4033[7]_i_7_n_5 ,zext_ln451_fu_1452_p1[1],\sext_ln466_reg_4033[7]_i_8_n_5 }),
        .O(K_1_fu_1474_p2[7:0]),
        .S({\sext_ln466_reg_4033[7]_i_9_n_5 ,\sext_ln466_reg_4033[7]_i_10_n_5 ,\sext_ln466_reg_4033[7]_i_11_n_5 ,\sext_ln466_reg_4033[7]_i_12_n_5 ,\sext_ln466_reg_4033[7]_i_13_n_5 ,\sext_ln466_reg_4033[7]_i_14_n_5 ,\sext_ln466_reg_4033[7]_i_15_n_5 ,\sext_ln466_reg_4033[7]_i_16_n_5 }));
  FDRE \sext_ln466_reg_4033_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_1_fu_1474_p2[8]),
        .Q(sext_ln466_reg_4033[8]),
        .R(1'b0));
  FDRE \sext_ln466_reg_4033_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_1_fu_1474_p2[9]),
        .Q(sext_ln466_reg_4033[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair34" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \sext_ln467_1_reg_4065[10]_i_2 
       (.I0(zext_ln457_fu_1640_p1[8]),
        .I1(empty_148_reg_665[8]),
        .I2(empty_131_fu_252__0[8]),
        .O(\sext_ln467_1_reg_4065[10]_i_2_n_5 ));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \sext_ln467_1_reg_4065[10]_i_3 
       (.I0(zext_ln457_fu_1640_p1[7]),
        .I1(empty_148_reg_665[7]),
        .I2(empty_131_fu_252__0[7]),
        .O(\sext_ln467_1_reg_4065[10]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h8E71)) 
    \sext_ln467_1_reg_4065[10]_i_4 
       (.I0(empty_131_fu_252__0[9]),
        .I1(empty_148_reg_665[9]),
        .I2(zext_ln457_fu_1640_p1[9]),
        .I3(zext_ln457_fu_1640_p1[10]),
        .O(\sext_ln467_1_reg_4065[10]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln467_1_reg_4065[10]_i_5 
       (.I0(\sext_ln467_1_reg_4065[10]_i_2_n_5 ),
        .I1(empty_148_reg_665[9]),
        .I2(empty_131_fu_252__0[9]),
        .I3(zext_ln457_fu_1640_p1[9]),
        .O(\sext_ln467_1_reg_4065[10]_i_5_n_5 ));
  (* HLUTNM = "lutpair34" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln467_1_reg_4065[10]_i_6 
       (.I0(zext_ln457_fu_1640_p1[8]),
        .I1(empty_148_reg_665[8]),
        .I2(empty_131_fu_252__0[8]),
        .I3(\sext_ln467_1_reg_4065[10]_i_3_n_5 ),
        .O(\sext_ln467_1_reg_4065[10]_i_6_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln467_1_reg_4065[11]_i_1 
       (.I0(\sext_ln467_1_reg_4065_reg[10]_i_1_n_9 ),
        .O(K_7_fu_1658_p2[11]));
  (* HLUTNM = "lutpair32" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln467_1_reg_4065[7]_i_10 
       (.I0(zext_ln457_fu_1640_p1[6]),
        .I1(empty_148_reg_665[6]),
        .I2(empty_131_fu_252__0[6]),
        .I3(\sext_ln467_1_reg_4065[7]_i_3_n_5 ),
        .O(\sext_ln467_1_reg_4065[7]_i_10_n_5 ));
  (* HLUTNM = "lutpair31" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln467_1_reg_4065[7]_i_11 
       (.I0(zext_ln457_fu_1640_p1[5]),
        .I1(empty_148_reg_665[5]),
        .I2(empty_131_fu_252__0[5]),
        .I3(\sext_ln467_1_reg_4065[7]_i_4_n_5 ),
        .O(\sext_ln467_1_reg_4065[7]_i_11_n_5 ));
  (* HLUTNM = "lutpair30" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln467_1_reg_4065[7]_i_12 
       (.I0(empty_148_reg_665[4]),
        .I1(zext_ln457_fu_1640_p1[4]),
        .I2(empty_131_fu_252__0[4]),
        .I3(\sext_ln467_1_reg_4065[7]_i_5_n_5 ),
        .O(\sext_ln467_1_reg_4065[7]_i_12_n_5 ));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln467_1_reg_4065[7]_i_13 
       (.I0(empty_148_reg_665[3]),
        .I1(zext_ln457_fu_1640_p1[3]),
        .I2(empty_131_fu_252__0[3]),
        .I3(\sext_ln467_1_reg_4065[7]_i_6_n_5 ),
        .O(\sext_ln467_1_reg_4065[7]_i_13_n_5 ));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln467_1_reg_4065[7]_i_14 
       (.I0(empty_148_reg_665[2]),
        .I1(zext_ln457_fu_1640_p1[2]),
        .I2(empty_131_fu_252__0[2]),
        .I3(\sext_ln467_1_reg_4065[7]_i_7_n_5 ),
        .O(\sext_ln467_1_reg_4065[7]_i_14_n_5 ));
  (* HLUTNM = "lutpair110" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \sext_ln467_1_reg_4065[7]_i_15 
       (.I0(empty_131_fu_252__0[1]),
        .I1(empty_148_reg_665[1]),
        .I2(zext_ln457_fu_1640_p1[1]),
        .O(\sext_ln467_1_reg_4065[7]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln467_1_reg_4065[7]_i_16 
       (.I0(empty_148_reg_665[0]),
        .I1(empty_131_fu_252__0[0]),
        .O(\sext_ln467_1_reg_4065[7]_i_16_n_5 ));
  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \sext_ln467_1_reg_4065[7]_i_2 
       (.I0(zext_ln457_fu_1640_p1[6]),
        .I1(empty_148_reg_665[6]),
        .I2(empty_131_fu_252__0[6]),
        .O(\sext_ln467_1_reg_4065[7]_i_2_n_5 ));
  (* HLUTNM = "lutpair31" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \sext_ln467_1_reg_4065[7]_i_3 
       (.I0(zext_ln457_fu_1640_p1[5]),
        .I1(empty_148_reg_665[5]),
        .I2(empty_131_fu_252__0[5]),
        .O(\sext_ln467_1_reg_4065[7]_i_3_n_5 ));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \sext_ln467_1_reg_4065[7]_i_4 
       (.I0(empty_148_reg_665[4]),
        .I1(zext_ln457_fu_1640_p1[4]),
        .I2(empty_131_fu_252__0[4]),
        .O(\sext_ln467_1_reg_4065[7]_i_4_n_5 ));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \sext_ln467_1_reg_4065[7]_i_5 
       (.I0(empty_148_reg_665[3]),
        .I1(zext_ln457_fu_1640_p1[3]),
        .I2(empty_131_fu_252__0[3]),
        .O(\sext_ln467_1_reg_4065[7]_i_5_n_5 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \sext_ln467_1_reg_4065[7]_i_6 
       (.I0(empty_148_reg_665[2]),
        .I1(zext_ln457_fu_1640_p1[2]),
        .I2(empty_131_fu_252__0[2]),
        .O(\sext_ln467_1_reg_4065[7]_i_6_n_5 ));
  (* HLUTNM = "lutpair110" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sext_ln467_1_reg_4065[7]_i_7 
       (.I0(empty_131_fu_252__0[1]),
        .I1(empty_148_reg_665[1]),
        .O(\sext_ln467_1_reg_4065[7]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln467_1_reg_4065[7]_i_8 
       (.I0(empty_148_reg_665[0]),
        .O(p_0_in));
  (* HLUTNM = "lutpair33" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln467_1_reg_4065[7]_i_9 
       (.I0(zext_ln457_fu_1640_p1[7]),
        .I1(empty_148_reg_665[7]),
        .I2(empty_131_fu_252__0[7]),
        .I3(\sext_ln467_1_reg_4065[7]_i_2_n_5 ),
        .O(\sext_ln467_1_reg_4065[7]_i_9_n_5 ));
  FDRE \sext_ln467_1_reg_4065_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_7_fu_1658_p2[0]),
        .Q(sext_ln467_1_reg_4065[0]),
        .R(1'b0));
  FDRE \sext_ln467_1_reg_4065_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_7_fu_1658_p2[10]),
        .Q(sext_ln467_1_reg_4065[10]),
        .R(1'b0));
  CARRY8 \sext_ln467_1_reg_4065_reg[10]_i_1 
       (.CI(\sext_ln467_1_reg_4065_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sext_ln467_1_reg_4065_reg[10]_i_1_CO_UNCONNECTED [7:4],\sext_ln467_1_reg_4065_reg[10]_i_1_n_9 ,\NLW_sext_ln467_1_reg_4065_reg[10]_i_1_CO_UNCONNECTED [2],\sext_ln467_1_reg_4065_reg[10]_i_1_n_11 ,\sext_ln467_1_reg_4065_reg[10]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln457_fu_1640_p1[10],\sext_ln467_1_reg_4065[10]_i_2_n_5 ,\sext_ln467_1_reg_4065[10]_i_3_n_5 }),
        .O({\NLW_sext_ln467_1_reg_4065_reg[10]_i_1_O_UNCONNECTED [7:3],K_7_fu_1658_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\sext_ln467_1_reg_4065[10]_i_4_n_5 ,\sext_ln467_1_reg_4065[10]_i_5_n_5 ,\sext_ln467_1_reg_4065[10]_i_6_n_5 }));
  FDRE \sext_ln467_1_reg_4065_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_7_fu_1658_p2[11]),
        .Q(sext_ln467_1_reg_4065[11]),
        .R(1'b0));
  FDRE \sext_ln467_1_reg_4065_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_7_fu_1658_p2[1]),
        .Q(sext_ln467_1_reg_4065[1]),
        .R(1'b0));
  FDRE \sext_ln467_1_reg_4065_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_7_fu_1658_p2[2]),
        .Q(sext_ln467_1_reg_4065[2]),
        .R(1'b0));
  FDRE \sext_ln467_1_reg_4065_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_7_fu_1658_p2[3]),
        .Q(sext_ln467_1_reg_4065[3]),
        .R(1'b0));
  FDRE \sext_ln467_1_reg_4065_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_7_fu_1658_p2[4]),
        .Q(sext_ln467_1_reg_4065[4]),
        .R(1'b0));
  FDRE \sext_ln467_1_reg_4065_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_7_fu_1658_p2[5]),
        .Q(sext_ln467_1_reg_4065[5]),
        .R(1'b0));
  FDRE \sext_ln467_1_reg_4065_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_7_fu_1658_p2[6]),
        .Q(sext_ln467_1_reg_4065[6]),
        .R(1'b0));
  FDRE \sext_ln467_1_reg_4065_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_7_fu_1658_p2[7]),
        .Q(sext_ln467_1_reg_4065[7]),
        .R(1'b0));
  CARRY8 \sext_ln467_1_reg_4065_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sext_ln467_1_reg_4065_reg[7]_i_1_n_5 ,\sext_ln467_1_reg_4065_reg[7]_i_1_n_6 ,\sext_ln467_1_reg_4065_reg[7]_i_1_n_7 ,\sext_ln467_1_reg_4065_reg[7]_i_1_n_8 ,\sext_ln467_1_reg_4065_reg[7]_i_1_n_9 ,\sext_ln467_1_reg_4065_reg[7]_i_1_n_10 ,\sext_ln467_1_reg_4065_reg[7]_i_1_n_11 ,\sext_ln467_1_reg_4065_reg[7]_i_1_n_12 }),
        .DI({\sext_ln467_1_reg_4065[7]_i_2_n_5 ,\sext_ln467_1_reg_4065[7]_i_3_n_5 ,\sext_ln467_1_reg_4065[7]_i_4_n_5 ,\sext_ln467_1_reg_4065[7]_i_5_n_5 ,\sext_ln467_1_reg_4065[7]_i_6_n_5 ,\sext_ln467_1_reg_4065[7]_i_7_n_5 ,zext_ln457_fu_1640_p1[1],p_0_in}),
        .O(K_7_fu_1658_p2[7:0]),
        .S({\sext_ln467_1_reg_4065[7]_i_9_n_5 ,\sext_ln467_1_reg_4065[7]_i_10_n_5 ,\sext_ln467_1_reg_4065[7]_i_11_n_5 ,\sext_ln467_1_reg_4065[7]_i_12_n_5 ,\sext_ln467_1_reg_4065[7]_i_13_n_5 ,\sext_ln467_1_reg_4065[7]_i_14_n_5 ,\sext_ln467_1_reg_4065[7]_i_15_n_5 ,\sext_ln467_1_reg_4065[7]_i_16_n_5 }));
  FDRE \sext_ln467_1_reg_4065_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_7_fu_1658_p2[8]),
        .Q(sext_ln467_1_reg_4065[8]),
        .R(1'b0));
  FDRE \sext_ln467_1_reg_4065_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_7_fu_1658_p2[9]),
        .Q(sext_ln467_1_reg_4065[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair41" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \sext_ln467_reg_4060[10]_i_2 
       (.I0(zext_ln455_fu_1580_p1[8]),
        .I1(ap_phi_reg_pp0_iter2_empty_149_reg_801[8]),
        .I2(empty_148_reg_665[8]),
        .O(\sext_ln467_reg_4060[10]_i_2_n_5 ));
  (* HLUTNM = "lutpair40" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \sext_ln467_reg_4060[10]_i_3 
       (.I0(zext_ln455_fu_1580_p1[7]),
        .I1(ap_phi_reg_pp0_iter2_empty_149_reg_801[7]),
        .I2(empty_148_reg_665[7]),
        .O(\sext_ln467_reg_4060[10]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h8E71)) 
    \sext_ln467_reg_4060[10]_i_4 
       (.I0(empty_148_reg_665[9]),
        .I1(ap_phi_reg_pp0_iter2_empty_149_reg_801[9]),
        .I2(zext_ln455_fu_1580_p1[9]),
        .I3(zext_ln455_fu_1580_p1[10]),
        .O(\sext_ln467_reg_4060[10]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln467_reg_4060[10]_i_5 
       (.I0(\sext_ln467_reg_4060[10]_i_2_n_5 ),
        .I1(ap_phi_reg_pp0_iter2_empty_149_reg_801[9]),
        .I2(empty_148_reg_665[9]),
        .I3(zext_ln455_fu_1580_p1[9]),
        .O(\sext_ln467_reg_4060[10]_i_5_n_5 ));
  (* HLUTNM = "lutpair41" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln467_reg_4060[10]_i_6 
       (.I0(zext_ln455_fu_1580_p1[8]),
        .I1(ap_phi_reg_pp0_iter2_empty_149_reg_801[8]),
        .I2(empty_148_reg_665[8]),
        .I3(\sext_ln467_reg_4060[10]_i_3_n_5 ),
        .O(\sext_ln467_reg_4060[10]_i_6_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln467_reg_4060[11]_i_1 
       (.I0(\sext_ln467_reg_4060_reg[10]_i_1_n_9 ),
        .O(K_5_fu_1602_p2[11]));
  (* HLUTNM = "lutpair39" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln467_reg_4060[7]_i_10 
       (.I0(zext_ln455_fu_1580_p1[6]),
        .I1(ap_phi_reg_pp0_iter2_empty_149_reg_801[6]),
        .I2(empty_148_reg_665[6]),
        .I3(\sext_ln467_reg_4060[7]_i_3_n_5 ),
        .O(\sext_ln467_reg_4060[7]_i_10_n_5 ));
  (* HLUTNM = "lutpair38" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln467_reg_4060[7]_i_11 
       (.I0(zext_ln455_fu_1580_p1[5]),
        .I1(ap_phi_reg_pp0_iter2_empty_149_reg_801[5]),
        .I2(empty_148_reg_665[5]),
        .I3(\sext_ln467_reg_4060[7]_i_4_n_5 ),
        .O(\sext_ln467_reg_4060[7]_i_11_n_5 ));
  (* HLUTNM = "lutpair37" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln467_reg_4060[7]_i_12 
       (.I0(empty_148_reg_665[4]),
        .I1(zext_ln455_fu_1580_p1[4]),
        .I2(ap_phi_reg_pp0_iter2_empty_149_reg_801[4]),
        .I3(\sext_ln467_reg_4060[7]_i_5_n_5 ),
        .O(\sext_ln467_reg_4060[7]_i_12_n_5 ));
  (* HLUTNM = "lutpair36" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln467_reg_4060[7]_i_13 
       (.I0(empty_148_reg_665[3]),
        .I1(zext_ln455_fu_1580_p1[3]),
        .I2(ap_phi_reg_pp0_iter2_empty_149_reg_801[3]),
        .I3(\sext_ln467_reg_4060[7]_i_6_n_5 ),
        .O(\sext_ln467_reg_4060[7]_i_13_n_5 ));
  (* HLUTNM = "lutpair35" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln467_reg_4060[7]_i_14 
       (.I0(empty_148_reg_665[2]),
        .I1(zext_ln455_fu_1580_p1[2]),
        .I2(ap_phi_reg_pp0_iter2_empty_149_reg_801[2]),
        .I3(\sext_ln467_reg_4060[7]_i_7_n_5 ),
        .O(\sext_ln467_reg_4060[7]_i_14_n_5 ));
  (* HLUTNM = "lutpair111" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \sext_ln467_reg_4060[7]_i_15 
       (.I0(ap_phi_reg_pp0_iter2_empty_149_reg_801[1]),
        .I1(empty_148_reg_665[1]),
        .I2(zext_ln455_fu_1580_p1[1]),
        .O(\sext_ln467_reg_4060[7]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln467_reg_4060[7]_i_16 
       (.I0(ap_phi_reg_pp0_iter2_empty_149_reg_801[0]),
        .I1(empty_148_reg_665[0]),
        .O(\sext_ln467_reg_4060[7]_i_16_n_5 ));
  (* HLUTNM = "lutpair39" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \sext_ln467_reg_4060[7]_i_2 
       (.I0(zext_ln455_fu_1580_p1[6]),
        .I1(ap_phi_reg_pp0_iter2_empty_149_reg_801[6]),
        .I2(empty_148_reg_665[6]),
        .O(\sext_ln467_reg_4060[7]_i_2_n_5 ));
  (* HLUTNM = "lutpair38" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \sext_ln467_reg_4060[7]_i_3 
       (.I0(zext_ln455_fu_1580_p1[5]),
        .I1(ap_phi_reg_pp0_iter2_empty_149_reg_801[5]),
        .I2(empty_148_reg_665[5]),
        .O(\sext_ln467_reg_4060[7]_i_3_n_5 ));
  (* HLUTNM = "lutpair37" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \sext_ln467_reg_4060[7]_i_4 
       (.I0(empty_148_reg_665[4]),
        .I1(zext_ln455_fu_1580_p1[4]),
        .I2(ap_phi_reg_pp0_iter2_empty_149_reg_801[4]),
        .O(\sext_ln467_reg_4060[7]_i_4_n_5 ));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \sext_ln467_reg_4060[7]_i_5 
       (.I0(empty_148_reg_665[3]),
        .I1(zext_ln455_fu_1580_p1[3]),
        .I2(ap_phi_reg_pp0_iter2_empty_149_reg_801[3]),
        .O(\sext_ln467_reg_4060[7]_i_5_n_5 ));
  (* HLUTNM = "lutpair35" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \sext_ln467_reg_4060[7]_i_6 
       (.I0(empty_148_reg_665[2]),
        .I1(zext_ln455_fu_1580_p1[2]),
        .I2(ap_phi_reg_pp0_iter2_empty_149_reg_801[2]),
        .O(\sext_ln467_reg_4060[7]_i_6_n_5 ));
  (* HLUTNM = "lutpair111" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sext_ln467_reg_4060[7]_i_7 
       (.I0(ap_phi_reg_pp0_iter2_empty_149_reg_801[1]),
        .I1(empty_148_reg_665[1]),
        .O(\sext_ln467_reg_4060[7]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln467_reg_4060[7]_i_8 
       (.I0(ap_phi_reg_pp0_iter2_empty_149_reg_801[0]),
        .O(p_1_in));
  (* HLUTNM = "lutpair40" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln467_reg_4060[7]_i_9 
       (.I0(zext_ln455_fu_1580_p1[7]),
        .I1(ap_phi_reg_pp0_iter2_empty_149_reg_801[7]),
        .I2(empty_148_reg_665[7]),
        .I3(\sext_ln467_reg_4060[7]_i_2_n_5 ),
        .O(\sext_ln467_reg_4060[7]_i_9_n_5 ));
  FDRE \sext_ln467_reg_4060_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_5_fu_1602_p2[0]),
        .Q(sext_ln467_reg_4060[0]),
        .R(1'b0));
  FDRE \sext_ln467_reg_4060_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_5_fu_1602_p2[10]),
        .Q(sext_ln467_reg_4060[10]),
        .R(1'b0));
  CARRY8 \sext_ln467_reg_4060_reg[10]_i_1 
       (.CI(\sext_ln467_reg_4060_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sext_ln467_reg_4060_reg[10]_i_1_CO_UNCONNECTED [7:4],\sext_ln467_reg_4060_reg[10]_i_1_n_9 ,\NLW_sext_ln467_reg_4060_reg[10]_i_1_CO_UNCONNECTED [2],\sext_ln467_reg_4060_reg[10]_i_1_n_11 ,\sext_ln467_reg_4060_reg[10]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln455_fu_1580_p1[10],\sext_ln467_reg_4060[10]_i_2_n_5 ,\sext_ln467_reg_4060[10]_i_3_n_5 }),
        .O({\NLW_sext_ln467_reg_4060_reg[10]_i_1_O_UNCONNECTED [7:3],K_5_fu_1602_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\sext_ln467_reg_4060[10]_i_4_n_5 ,\sext_ln467_reg_4060[10]_i_5_n_5 ,\sext_ln467_reg_4060[10]_i_6_n_5 }));
  FDRE \sext_ln467_reg_4060_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_5_fu_1602_p2[11]),
        .Q(sext_ln467_reg_4060[11]),
        .R(1'b0));
  FDRE \sext_ln467_reg_4060_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_5_fu_1602_p2[1]),
        .Q(sext_ln467_reg_4060[1]),
        .R(1'b0));
  FDRE \sext_ln467_reg_4060_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_5_fu_1602_p2[2]),
        .Q(sext_ln467_reg_4060[2]),
        .R(1'b0));
  FDRE \sext_ln467_reg_4060_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_5_fu_1602_p2[3]),
        .Q(sext_ln467_reg_4060[3]),
        .R(1'b0));
  FDRE \sext_ln467_reg_4060_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_5_fu_1602_p2[4]),
        .Q(sext_ln467_reg_4060[4]),
        .R(1'b0));
  FDRE \sext_ln467_reg_4060_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_5_fu_1602_p2[5]),
        .Q(sext_ln467_reg_4060[5]),
        .R(1'b0));
  FDRE \sext_ln467_reg_4060_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_5_fu_1602_p2[6]),
        .Q(sext_ln467_reg_4060[6]),
        .R(1'b0));
  FDRE \sext_ln467_reg_4060_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_5_fu_1602_p2[7]),
        .Q(sext_ln467_reg_4060[7]),
        .R(1'b0));
  CARRY8 \sext_ln467_reg_4060_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sext_ln467_reg_4060_reg[7]_i_1_n_5 ,\sext_ln467_reg_4060_reg[7]_i_1_n_6 ,\sext_ln467_reg_4060_reg[7]_i_1_n_7 ,\sext_ln467_reg_4060_reg[7]_i_1_n_8 ,\sext_ln467_reg_4060_reg[7]_i_1_n_9 ,\sext_ln467_reg_4060_reg[7]_i_1_n_10 ,\sext_ln467_reg_4060_reg[7]_i_1_n_11 ,\sext_ln467_reg_4060_reg[7]_i_1_n_12 }),
        .DI({\sext_ln467_reg_4060[7]_i_2_n_5 ,\sext_ln467_reg_4060[7]_i_3_n_5 ,\sext_ln467_reg_4060[7]_i_4_n_5 ,\sext_ln467_reg_4060[7]_i_5_n_5 ,\sext_ln467_reg_4060[7]_i_6_n_5 ,\sext_ln467_reg_4060[7]_i_7_n_5 ,zext_ln455_fu_1580_p1[1],p_1_in}),
        .O(K_5_fu_1602_p2[7:0]),
        .S({\sext_ln467_reg_4060[7]_i_9_n_5 ,\sext_ln467_reg_4060[7]_i_10_n_5 ,\sext_ln467_reg_4060[7]_i_11_n_5 ,\sext_ln467_reg_4060[7]_i_12_n_5 ,\sext_ln467_reg_4060[7]_i_13_n_5 ,\sext_ln467_reg_4060[7]_i_14_n_5 ,\sext_ln467_reg_4060[7]_i_15_n_5 ,\sext_ln467_reg_4060[7]_i_16_n_5 }));
  FDRE \sext_ln467_reg_4060_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_5_fu_1602_p2[8]),
        .Q(sext_ln467_reg_4060[8]),
        .R(1'b0));
  FDRE \sext_ln467_reg_4060_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_5_fu_1602_p2[9]),
        .Q(sext_ln467_reg_4060[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair76" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \sext_ln468_1_reg_4080[10]_i_2 
       (.I0(empty_129_fu_244[8]),
        .I1(zext_ln460_fu_1732_p1[8]),
        .I2(\empty_127_fu_236_reg_n_5_[8] ),
        .O(\sext_ln468_1_reg_4080[10]_i_2_n_5 ));
  (* HLUTNM = "lutpair75" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \sext_ln468_1_reg_4080[10]_i_3 
       (.I0(empty_129_fu_244[7]),
        .I1(zext_ln460_fu_1732_p1[7]),
        .I2(\empty_127_fu_236_reg_n_5_[7] ),
        .O(\sext_ln468_1_reg_4080[10]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hB24D)) 
    \sext_ln468_1_reg_4080[10]_i_4 
       (.I0(\empty_127_fu_236_reg_n_5_[9] ),
        .I1(zext_ln460_fu_1732_p1[9]),
        .I2(empty_129_fu_244[9]),
        .I3(zext_ln460_fu_1732_p1[10]),
        .O(\sext_ln468_1_reg_4080[10]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln468_1_reg_4080[10]_i_5 
       (.I0(\sext_ln468_1_reg_4080[10]_i_2_n_5 ),
        .I1(empty_129_fu_244[9]),
        .I2(\empty_127_fu_236_reg_n_5_[9] ),
        .I3(zext_ln460_fu_1732_p1[9]),
        .O(\sext_ln468_1_reg_4080[10]_i_5_n_5 ));
  (* HLUTNM = "lutpair76" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln468_1_reg_4080[10]_i_6 
       (.I0(empty_129_fu_244[8]),
        .I1(zext_ln460_fu_1732_p1[8]),
        .I2(\empty_127_fu_236_reg_n_5_[8] ),
        .I3(\sext_ln468_1_reg_4080[10]_i_3_n_5 ),
        .O(\sext_ln468_1_reg_4080[10]_i_6_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln468_1_reg_4080[11]_i_1 
       (.I0(\sext_ln468_1_reg_4080_reg[10]_i_1_n_9 ),
        .O(K_10_fu_1750_p2[11]));
  (* HLUTNM = "lutpair74" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln468_1_reg_4080[7]_i_10 
       (.I0(empty_129_fu_244[6]),
        .I1(zext_ln460_fu_1732_p1[6]),
        .I2(\empty_127_fu_236_reg_n_5_[6] ),
        .I3(\sext_ln468_1_reg_4080[7]_i_3_n_5 ),
        .O(\sext_ln468_1_reg_4080[7]_i_10_n_5 ));
  (* HLUTNM = "lutpair73" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln468_1_reg_4080[7]_i_11 
       (.I0(empty_129_fu_244[5]),
        .I1(zext_ln460_fu_1732_p1[5]),
        .I2(\empty_127_fu_236_reg_n_5_[5] ),
        .I3(\sext_ln468_1_reg_4080[7]_i_4_n_5 ),
        .O(\sext_ln468_1_reg_4080[7]_i_11_n_5 ));
  (* HLUTNM = "lutpair72" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln468_1_reg_4080[7]_i_12 
       (.I0(empty_129_fu_244[4]),
        .I1(zext_ln460_fu_1732_p1[4]),
        .I2(\empty_127_fu_236_reg_n_5_[4] ),
        .I3(\sext_ln468_1_reg_4080[7]_i_5_n_5 ),
        .O(\sext_ln468_1_reg_4080[7]_i_12_n_5 ));
  (* HLUTNM = "lutpair71" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln468_1_reg_4080[7]_i_13 
       (.I0(empty_129_fu_244[3]),
        .I1(zext_ln460_fu_1732_p1[3]),
        .I2(\empty_127_fu_236_reg_n_5_[3] ),
        .I3(\sext_ln468_1_reg_4080[7]_i_6_n_5 ),
        .O(\sext_ln468_1_reg_4080[7]_i_13_n_5 ));
  (* HLUTNM = "lutpair70" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln468_1_reg_4080[7]_i_14 
       (.I0(empty_129_fu_244[2]),
        .I1(zext_ln460_fu_1732_p1[2]),
        .I2(\empty_127_fu_236_reg_n_5_[2] ),
        .I3(\sext_ln468_1_reg_4080[7]_i_7_n_5 ),
        .O(\sext_ln468_1_reg_4080[7]_i_14_n_5 ));
  (* HLUTNM = "lutpair116" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \sext_ln468_1_reg_4080[7]_i_15 
       (.I0(\empty_127_fu_236_reg_n_5_[1] ),
        .I1(empty_129_fu_244[1]),
        .I2(zext_ln460_fu_1732_p1[1]),
        .O(\sext_ln468_1_reg_4080[7]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln468_1_reg_4080[7]_i_16 
       (.I0(empty_129_fu_244[0]),
        .I1(\empty_127_fu_236_reg_n_5_[0] ),
        .O(\sext_ln468_1_reg_4080[7]_i_16_n_5 ));
  (* HLUTNM = "lutpair74" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \sext_ln468_1_reg_4080[7]_i_2 
       (.I0(empty_129_fu_244[6]),
        .I1(zext_ln460_fu_1732_p1[6]),
        .I2(\empty_127_fu_236_reg_n_5_[6] ),
        .O(\sext_ln468_1_reg_4080[7]_i_2_n_5 ));
  (* HLUTNM = "lutpair73" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \sext_ln468_1_reg_4080[7]_i_3 
       (.I0(empty_129_fu_244[5]),
        .I1(zext_ln460_fu_1732_p1[5]),
        .I2(\empty_127_fu_236_reg_n_5_[5] ),
        .O(\sext_ln468_1_reg_4080[7]_i_3_n_5 ));
  (* HLUTNM = "lutpair72" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \sext_ln468_1_reg_4080[7]_i_4 
       (.I0(empty_129_fu_244[4]),
        .I1(zext_ln460_fu_1732_p1[4]),
        .I2(\empty_127_fu_236_reg_n_5_[4] ),
        .O(\sext_ln468_1_reg_4080[7]_i_4_n_5 ));
  (* HLUTNM = "lutpair71" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \sext_ln468_1_reg_4080[7]_i_5 
       (.I0(empty_129_fu_244[3]),
        .I1(zext_ln460_fu_1732_p1[3]),
        .I2(\empty_127_fu_236_reg_n_5_[3] ),
        .O(\sext_ln468_1_reg_4080[7]_i_5_n_5 ));
  (* HLUTNM = "lutpair70" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \sext_ln468_1_reg_4080[7]_i_6 
       (.I0(empty_129_fu_244[2]),
        .I1(zext_ln460_fu_1732_p1[2]),
        .I2(\empty_127_fu_236_reg_n_5_[2] ),
        .O(\sext_ln468_1_reg_4080[7]_i_6_n_5 ));
  (* HLUTNM = "lutpair116" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sext_ln468_1_reg_4080[7]_i_7 
       (.I0(\empty_127_fu_236_reg_n_5_[1] ),
        .I1(empty_129_fu_244[1]),
        .O(\sext_ln468_1_reg_4080[7]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln468_1_reg_4080[7]_i_8 
       (.I0(empty_129_fu_244[0]),
        .O(\sext_ln468_1_reg_4080[7]_i_8_n_5 ));
  (* HLUTNM = "lutpair75" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln468_1_reg_4080[7]_i_9 
       (.I0(empty_129_fu_244[7]),
        .I1(zext_ln460_fu_1732_p1[7]),
        .I2(\empty_127_fu_236_reg_n_5_[7] ),
        .I3(\sext_ln468_1_reg_4080[7]_i_2_n_5 ),
        .O(\sext_ln468_1_reg_4080[7]_i_9_n_5 ));
  FDRE \sext_ln468_1_reg_4080_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_10_fu_1750_p2[0]),
        .Q(sext_ln468_1_reg_4080[0]),
        .R(1'b0));
  FDRE \sext_ln468_1_reg_4080_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_10_fu_1750_p2[10]),
        .Q(sext_ln468_1_reg_4080[10]),
        .R(1'b0));
  CARRY8 \sext_ln468_1_reg_4080_reg[10]_i_1 
       (.CI(\sext_ln468_1_reg_4080_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sext_ln468_1_reg_4080_reg[10]_i_1_CO_UNCONNECTED [7:4],\sext_ln468_1_reg_4080_reg[10]_i_1_n_9 ,\NLW_sext_ln468_1_reg_4080_reg[10]_i_1_CO_UNCONNECTED [2],\sext_ln468_1_reg_4080_reg[10]_i_1_n_11 ,\sext_ln468_1_reg_4080_reg[10]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln460_fu_1732_p1[10],\sext_ln468_1_reg_4080[10]_i_2_n_5 ,\sext_ln468_1_reg_4080[10]_i_3_n_5 }),
        .O({\NLW_sext_ln468_1_reg_4080_reg[10]_i_1_O_UNCONNECTED [7:3],K_10_fu_1750_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\sext_ln468_1_reg_4080[10]_i_4_n_5 ,\sext_ln468_1_reg_4080[10]_i_5_n_5 ,\sext_ln468_1_reg_4080[10]_i_6_n_5 }));
  FDRE \sext_ln468_1_reg_4080_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_10_fu_1750_p2[11]),
        .Q(sext_ln468_1_reg_4080[11]),
        .R(1'b0));
  FDRE \sext_ln468_1_reg_4080_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_10_fu_1750_p2[1]),
        .Q(sext_ln468_1_reg_4080[1]),
        .R(1'b0));
  FDRE \sext_ln468_1_reg_4080_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_10_fu_1750_p2[2]),
        .Q(sext_ln468_1_reg_4080[2]),
        .R(1'b0));
  FDRE \sext_ln468_1_reg_4080_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_10_fu_1750_p2[3]),
        .Q(sext_ln468_1_reg_4080[3]),
        .R(1'b0));
  FDRE \sext_ln468_1_reg_4080_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_10_fu_1750_p2[4]),
        .Q(sext_ln468_1_reg_4080[4]),
        .R(1'b0));
  FDRE \sext_ln468_1_reg_4080_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_10_fu_1750_p2[5]),
        .Q(sext_ln468_1_reg_4080[5]),
        .R(1'b0));
  FDRE \sext_ln468_1_reg_4080_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_10_fu_1750_p2[6]),
        .Q(sext_ln468_1_reg_4080[6]),
        .R(1'b0));
  FDRE \sext_ln468_1_reg_4080_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_10_fu_1750_p2[7]),
        .Q(sext_ln468_1_reg_4080[7]),
        .R(1'b0));
  CARRY8 \sext_ln468_1_reg_4080_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sext_ln468_1_reg_4080_reg[7]_i_1_n_5 ,\sext_ln468_1_reg_4080_reg[7]_i_1_n_6 ,\sext_ln468_1_reg_4080_reg[7]_i_1_n_7 ,\sext_ln468_1_reg_4080_reg[7]_i_1_n_8 ,\sext_ln468_1_reg_4080_reg[7]_i_1_n_9 ,\sext_ln468_1_reg_4080_reg[7]_i_1_n_10 ,\sext_ln468_1_reg_4080_reg[7]_i_1_n_11 ,\sext_ln468_1_reg_4080_reg[7]_i_1_n_12 }),
        .DI({\sext_ln468_1_reg_4080[7]_i_2_n_5 ,\sext_ln468_1_reg_4080[7]_i_3_n_5 ,\sext_ln468_1_reg_4080[7]_i_4_n_5 ,\sext_ln468_1_reg_4080[7]_i_5_n_5 ,\sext_ln468_1_reg_4080[7]_i_6_n_5 ,\sext_ln468_1_reg_4080[7]_i_7_n_5 ,zext_ln460_fu_1732_p1[1],\sext_ln468_1_reg_4080[7]_i_8_n_5 }),
        .O(K_10_fu_1750_p2[7:0]),
        .S({\sext_ln468_1_reg_4080[7]_i_9_n_5 ,\sext_ln468_1_reg_4080[7]_i_10_n_5 ,\sext_ln468_1_reg_4080[7]_i_11_n_5 ,\sext_ln468_1_reg_4080[7]_i_12_n_5 ,\sext_ln468_1_reg_4080[7]_i_13_n_5 ,\sext_ln468_1_reg_4080[7]_i_14_n_5 ,\sext_ln468_1_reg_4080[7]_i_15_n_5 ,\sext_ln468_1_reg_4080[7]_i_16_n_5 }));
  FDRE \sext_ln468_1_reg_4080_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_10_fu_1750_p2[8]),
        .Q(sext_ln468_1_reg_4080[8]),
        .R(1'b0));
  FDRE \sext_ln468_1_reg_4080_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_10_fu_1750_p2[9]),
        .Q(sext_ln468_1_reg_4080[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair83" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \sext_ln468_reg_4075[10]_i_2 
       (.I0(empty_129_fu_244[8]),
        .I1(zext_ln458_fu_1672_p1[8]),
        .I2(empty_131_fu_252__0[8]),
        .O(\sext_ln468_reg_4075[10]_i_2_n_5 ));
  (* HLUTNM = "lutpair82" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \sext_ln468_reg_4075[10]_i_3 
       (.I0(empty_129_fu_244[7]),
        .I1(zext_ln458_fu_1672_p1[7]),
        .I2(empty_131_fu_252__0[7]),
        .O(\sext_ln468_reg_4075[10]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hB24D)) 
    \sext_ln468_reg_4075[10]_i_4 
       (.I0(empty_131_fu_252__0[9]),
        .I1(zext_ln458_fu_1672_p1[9]),
        .I2(empty_129_fu_244[9]),
        .I3(zext_ln458_fu_1672_p1[10]),
        .O(\sext_ln468_reg_4075[10]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln468_reg_4075[10]_i_5 
       (.I0(\sext_ln468_reg_4075[10]_i_2_n_5 ),
        .I1(empty_129_fu_244[9]),
        .I2(empty_131_fu_252__0[9]),
        .I3(zext_ln458_fu_1672_p1[9]),
        .O(\sext_ln468_reg_4075[10]_i_5_n_5 ));
  (* HLUTNM = "lutpair83" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln468_reg_4075[10]_i_6 
       (.I0(empty_129_fu_244[8]),
        .I1(zext_ln458_fu_1672_p1[8]),
        .I2(empty_131_fu_252__0[8]),
        .I3(\sext_ln468_reg_4075[10]_i_3_n_5 ),
        .O(\sext_ln468_reg_4075[10]_i_6_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln468_reg_4075[11]_i_1 
       (.I0(\sext_ln468_reg_4075_reg[10]_i_1_n_9 ),
        .O(K_8_fu_1690_p2[11]));
  (* HLUTNM = "lutpair81" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln468_reg_4075[7]_i_10 
       (.I0(empty_129_fu_244[6]),
        .I1(zext_ln458_fu_1672_p1[6]),
        .I2(empty_131_fu_252__0[6]),
        .I3(\sext_ln468_reg_4075[7]_i_3_n_5 ),
        .O(\sext_ln468_reg_4075[7]_i_10_n_5 ));
  (* HLUTNM = "lutpair80" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln468_reg_4075[7]_i_11 
       (.I0(empty_129_fu_244[5]),
        .I1(zext_ln458_fu_1672_p1[5]),
        .I2(empty_131_fu_252__0[5]),
        .I3(\sext_ln468_reg_4075[7]_i_4_n_5 ),
        .O(\sext_ln468_reg_4075[7]_i_11_n_5 ));
  (* HLUTNM = "lutpair79" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln468_reg_4075[7]_i_12 
       (.I0(empty_129_fu_244[4]),
        .I1(zext_ln458_fu_1672_p1[4]),
        .I2(empty_131_fu_252__0[4]),
        .I3(\sext_ln468_reg_4075[7]_i_5_n_5 ),
        .O(\sext_ln468_reg_4075[7]_i_12_n_5 ));
  (* HLUTNM = "lutpair78" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln468_reg_4075[7]_i_13 
       (.I0(empty_129_fu_244[3]),
        .I1(zext_ln458_fu_1672_p1[3]),
        .I2(empty_131_fu_252__0[3]),
        .I3(\sext_ln468_reg_4075[7]_i_6_n_5 ),
        .O(\sext_ln468_reg_4075[7]_i_13_n_5 ));
  (* HLUTNM = "lutpair77" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln468_reg_4075[7]_i_14 
       (.I0(empty_129_fu_244[2]),
        .I1(zext_ln458_fu_1672_p1[2]),
        .I2(empty_131_fu_252__0[2]),
        .I3(\sext_ln468_reg_4075[7]_i_7_n_5 ),
        .O(\sext_ln468_reg_4075[7]_i_14_n_5 ));
  (* HLUTNM = "lutpair117" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \sext_ln468_reg_4075[7]_i_15 
       (.I0(empty_131_fu_252__0[1]),
        .I1(empty_129_fu_244[1]),
        .I2(zext_ln458_fu_1672_p1[1]),
        .O(\sext_ln468_reg_4075[7]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln468_reg_4075[7]_i_16 
       (.I0(empty_129_fu_244[0]),
        .I1(empty_131_fu_252__0[0]),
        .O(\sext_ln468_reg_4075[7]_i_16_n_5 ));
  (* HLUTNM = "lutpair81" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \sext_ln468_reg_4075[7]_i_2 
       (.I0(empty_129_fu_244[6]),
        .I1(zext_ln458_fu_1672_p1[6]),
        .I2(empty_131_fu_252__0[6]),
        .O(\sext_ln468_reg_4075[7]_i_2_n_5 ));
  (* HLUTNM = "lutpair80" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \sext_ln468_reg_4075[7]_i_3 
       (.I0(empty_129_fu_244[5]),
        .I1(zext_ln458_fu_1672_p1[5]),
        .I2(empty_131_fu_252__0[5]),
        .O(\sext_ln468_reg_4075[7]_i_3_n_5 ));
  (* HLUTNM = "lutpair79" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \sext_ln468_reg_4075[7]_i_4 
       (.I0(empty_129_fu_244[4]),
        .I1(zext_ln458_fu_1672_p1[4]),
        .I2(empty_131_fu_252__0[4]),
        .O(\sext_ln468_reg_4075[7]_i_4_n_5 ));
  (* HLUTNM = "lutpair78" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \sext_ln468_reg_4075[7]_i_5 
       (.I0(empty_129_fu_244[3]),
        .I1(zext_ln458_fu_1672_p1[3]),
        .I2(empty_131_fu_252__0[3]),
        .O(\sext_ln468_reg_4075[7]_i_5_n_5 ));
  (* HLUTNM = "lutpair77" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \sext_ln468_reg_4075[7]_i_6 
       (.I0(empty_129_fu_244[2]),
        .I1(zext_ln458_fu_1672_p1[2]),
        .I2(empty_131_fu_252__0[2]),
        .O(\sext_ln468_reg_4075[7]_i_6_n_5 ));
  (* HLUTNM = "lutpair117" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sext_ln468_reg_4075[7]_i_7 
       (.I0(empty_131_fu_252__0[1]),
        .I1(empty_129_fu_244[1]),
        .O(\sext_ln468_reg_4075[7]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln468_reg_4075[7]_i_8 
       (.I0(empty_129_fu_244[0]),
        .O(\sext_ln468_reg_4075[7]_i_8_n_5 ));
  (* HLUTNM = "lutpair82" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln468_reg_4075[7]_i_9 
       (.I0(empty_129_fu_244[7]),
        .I1(zext_ln458_fu_1672_p1[7]),
        .I2(empty_131_fu_252__0[7]),
        .I3(\sext_ln468_reg_4075[7]_i_2_n_5 ),
        .O(\sext_ln468_reg_4075[7]_i_9_n_5 ));
  FDRE \sext_ln468_reg_4075_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_8_fu_1690_p2[0]),
        .Q(sext_ln468_reg_4075[0]),
        .R(1'b0));
  FDRE \sext_ln468_reg_4075_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_8_fu_1690_p2[10]),
        .Q(sext_ln468_reg_4075[10]),
        .R(1'b0));
  CARRY8 \sext_ln468_reg_4075_reg[10]_i_1 
       (.CI(\sext_ln468_reg_4075_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sext_ln468_reg_4075_reg[10]_i_1_CO_UNCONNECTED [7:4],\sext_ln468_reg_4075_reg[10]_i_1_n_9 ,\NLW_sext_ln468_reg_4075_reg[10]_i_1_CO_UNCONNECTED [2],\sext_ln468_reg_4075_reg[10]_i_1_n_11 ,\sext_ln468_reg_4075_reg[10]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln458_fu_1672_p1[10],\sext_ln468_reg_4075[10]_i_2_n_5 ,\sext_ln468_reg_4075[10]_i_3_n_5 }),
        .O({\NLW_sext_ln468_reg_4075_reg[10]_i_1_O_UNCONNECTED [7:3],K_8_fu_1690_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\sext_ln468_reg_4075[10]_i_4_n_5 ,\sext_ln468_reg_4075[10]_i_5_n_5 ,\sext_ln468_reg_4075[10]_i_6_n_5 }));
  FDRE \sext_ln468_reg_4075_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_8_fu_1690_p2[11]),
        .Q(sext_ln468_reg_4075[11]),
        .R(1'b0));
  FDRE \sext_ln468_reg_4075_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_8_fu_1690_p2[1]),
        .Q(sext_ln468_reg_4075[1]),
        .R(1'b0));
  FDRE \sext_ln468_reg_4075_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_8_fu_1690_p2[2]),
        .Q(sext_ln468_reg_4075[2]),
        .R(1'b0));
  FDRE \sext_ln468_reg_4075_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_8_fu_1690_p2[3]),
        .Q(sext_ln468_reg_4075[3]),
        .R(1'b0));
  FDRE \sext_ln468_reg_4075_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_8_fu_1690_p2[4]),
        .Q(sext_ln468_reg_4075[4]),
        .R(1'b0));
  FDRE \sext_ln468_reg_4075_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_8_fu_1690_p2[5]),
        .Q(sext_ln468_reg_4075[5]),
        .R(1'b0));
  FDRE \sext_ln468_reg_4075_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_8_fu_1690_p2[6]),
        .Q(sext_ln468_reg_4075[6]),
        .R(1'b0));
  FDRE \sext_ln468_reg_4075_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_8_fu_1690_p2[7]),
        .Q(sext_ln468_reg_4075[7]),
        .R(1'b0));
  CARRY8 \sext_ln468_reg_4075_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sext_ln468_reg_4075_reg[7]_i_1_n_5 ,\sext_ln468_reg_4075_reg[7]_i_1_n_6 ,\sext_ln468_reg_4075_reg[7]_i_1_n_7 ,\sext_ln468_reg_4075_reg[7]_i_1_n_8 ,\sext_ln468_reg_4075_reg[7]_i_1_n_9 ,\sext_ln468_reg_4075_reg[7]_i_1_n_10 ,\sext_ln468_reg_4075_reg[7]_i_1_n_11 ,\sext_ln468_reg_4075_reg[7]_i_1_n_12 }),
        .DI({\sext_ln468_reg_4075[7]_i_2_n_5 ,\sext_ln468_reg_4075[7]_i_3_n_5 ,\sext_ln468_reg_4075[7]_i_4_n_5 ,\sext_ln468_reg_4075[7]_i_5_n_5 ,\sext_ln468_reg_4075[7]_i_6_n_5 ,\sext_ln468_reg_4075[7]_i_7_n_5 ,zext_ln458_fu_1672_p1[1],\sext_ln468_reg_4075[7]_i_8_n_5 }),
        .O(K_8_fu_1690_p2[7:0]),
        .S({\sext_ln468_reg_4075[7]_i_9_n_5 ,\sext_ln468_reg_4075[7]_i_10_n_5 ,\sext_ln468_reg_4075[7]_i_11_n_5 ,\sext_ln468_reg_4075[7]_i_12_n_5 ,\sext_ln468_reg_4075[7]_i_13_n_5 ,\sext_ln468_reg_4075[7]_i_14_n_5 ,\sext_ln468_reg_4075[7]_i_15_n_5 ,\sext_ln468_reg_4075[7]_i_16_n_5 }));
  FDRE \sext_ln468_reg_4075_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_8_fu_1690_p2[8]),
        .Q(sext_ln468_reg_4075[8]),
        .R(1'b0));
  FDRE \sext_ln468_reg_4075_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_8_fu_1690_p2[9]),
        .Q(sext_ln468_reg_4075[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \sub_ln472_3_reg_4108[0]_i_1 
       (.I0(ave_1_fu_1862_p2[2]),
        .I1(ave_1_fu_1862_p2[0]),
        .I2(ave_1_fu_1862_p2[1]),
        .O(sext_ln472_5_fu_2006_p1));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'hCCC69CCC)) 
    \sub_ln472_3_reg_4108[10]_i_1 
       (.I0(\sub_ln472_3_reg_4108[12]_i_2_n_5 ),
        .I1(ave_1_fu_1862_p2[12]),
        .I2(ave_1_fu_1862_p2[11]),
        .I3(ave_1_fu_1862_p2[10]),
        .I4(\sub_ln472_3_reg_4108[12]_i_3_n_5 ),
        .O(\sub_ln472_3_reg_4108[10]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hCCCCCCC69CCCCCCC)) 
    \sub_ln472_3_reg_4108[11]_i_1 
       (.I0(\sub_ln472_3_reg_4108[12]_i_2_n_5 ),
        .I1(ave_1_fu_1862_p2[13]),
        .I2(ave_1_fu_1862_p2[10]),
        .I3(ave_1_fu_1862_p2[11]),
        .I4(ave_1_fu_1862_p2[12]),
        .I5(\sub_ln472_3_reg_4108[12]_i_3_n_5 ),
        .O(\sub_ln472_3_reg_4108[11]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hCCCCCCC28CCCCCCC)) 
    \sub_ln472_3_reg_4108[12]_i_1 
       (.I0(\sub_ln472_3_reg_4108[12]_i_2_n_5 ),
        .I1(ave_1_fu_1862_p2[13]),
        .I2(ave_1_fu_1862_p2[10]),
        .I3(ave_1_fu_1862_p2[11]),
        .I4(ave_1_fu_1862_p2[12]),
        .I5(\sub_ln472_3_reg_4108[12]_i_3_n_5 ),
        .O(sub_ln472_3_fu_2020_p2));
  LUT6 #(
    .INIT(64'hFFBFFFFFFFFFFEFF)) 
    \sub_ln472_3_reg_4108[12]_i_2 
       (.I0(\sub_ln472_3_reg_4108[7]_i_2_n_5 ),
        .I1(ave_1_fu_1862_p2[9]),
        .I2(ave_1_fu_1862_p2[7]),
        .I3(\sub_ln472_3_reg_4108[7]_i_3_n_5 ),
        .I4(ave_1_fu_1862_p2[6]),
        .I5(ave_1_fu_1862_p2[8]),
        .O(\sub_ln472_3_reg_4108[12]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \sub_ln472_3_reg_4108[12]_i_3 
       (.I0(ave_1_fu_1862_p2[8]),
        .I1(ave_1_fu_1862_p2[6]),
        .I2(\sub_ln472_3_reg_4108[7]_i_3_n_5 ),
        .I3(ave_1_fu_1862_p2[7]),
        .I4(ave_1_fu_1862_p2[9]),
        .O(\sub_ln472_3_reg_4108[12]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h56AA)) 
    \sub_ln472_3_reg_4108[1]_i_1 
       (.I0(ave_1_fu_1862_p2[3]),
        .I1(ave_1_fu_1862_p2[1]),
        .I2(ave_1_fu_1862_p2[0]),
        .I3(ave_1_fu_1862_p2[2]),
        .O(\sub_ln472_3_reg_4108[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'h666AAAAA)) 
    \sub_ln472_3_reg_4108[2]_i_1 
       (.I0(ave_1_fu_1862_p2[4]),
        .I1(ave_1_fu_1862_p2[2]),
        .I2(ave_1_fu_1862_p2[0]),
        .I3(ave_1_fu_1862_p2[1]),
        .I4(ave_1_fu_1862_p2[3]),
        .O(\sub_ln472_3_reg_4108[2]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h666AAAAAAAAAAAAA)) 
    \sub_ln472_3_reg_4108[3]_i_1 
       (.I0(ave_1_fu_1862_p2[5]),
        .I1(ave_1_fu_1862_p2[3]),
        .I2(ave_1_fu_1862_p2[1]),
        .I3(ave_1_fu_1862_p2[0]),
        .I4(ave_1_fu_1862_p2[2]),
        .I5(ave_1_fu_1862_p2[4]),
        .O(\sub_ln472_3_reg_4108[3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \sub_ln472_3_reg_4108[4]_i_1 
       (.I0(ave_1_fu_1862_p2[6]),
        .I1(ave_1_fu_1862_p2[4]),
        .I2(ave_1_fu_1862_p2[2]),
        .I3(\sub_ln472_3_reg_4108[4]_i_2_n_5 ),
        .I4(ave_1_fu_1862_p2[3]),
        .I5(ave_1_fu_1862_p2[5]),
        .O(\sub_ln472_3_reg_4108[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln472_3_reg_4108[4]_i_2 
       (.I0(ave_1_fu_1862_p2[0]),
        .I1(ave_1_fu_1862_p2[1]),
        .O(\sub_ln472_3_reg_4108[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'hC96C)) 
    \sub_ln472_3_reg_4108[5]_i_1 
       (.I0(\sub_ln472_3_reg_4108[7]_i_2_n_5 ),
        .I1(ave_1_fu_1862_p2[7]),
        .I2(\sub_ln472_3_reg_4108[7]_i_3_n_5 ),
        .I3(ave_1_fu_1862_p2[6]),
        .O(\sub_ln472_3_reg_4108[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'hCC9CC6CC)) 
    \sub_ln472_3_reg_4108[6]_i_1 
       (.I0(\sub_ln472_3_reg_4108[7]_i_2_n_5 ),
        .I1(ave_1_fu_1862_p2[8]),
        .I2(ave_1_fu_1862_p2[6]),
        .I3(\sub_ln472_3_reg_4108[7]_i_3_n_5 ),
        .I4(ave_1_fu_1862_p2[7]),
        .O(\sub_ln472_3_reg_4108[6]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hCC9CCCCCCCCCC6CC)) 
    \sub_ln472_3_reg_4108[7]_i_1 
       (.I0(\sub_ln472_3_reg_4108[7]_i_2_n_5 ),
        .I1(ave_1_fu_1862_p2[9]),
        .I2(ave_1_fu_1862_p2[7]),
        .I3(\sub_ln472_3_reg_4108[7]_i_3_n_5 ),
        .I4(ave_1_fu_1862_p2[6]),
        .I5(ave_1_fu_1862_p2[8]),
        .O(\sub_ln472_3_reg_4108[7]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h777FFFFFFFFFFFFE)) 
    \sub_ln472_3_reg_4108[7]_i_2 
       (.I0(ave_1_fu_1862_p2[5]),
        .I1(ave_1_fu_1862_p2[3]),
        .I2(ave_1_fu_1862_p2[1]),
        .I3(ave_1_fu_1862_p2[0]),
        .I4(ave_1_fu_1862_p2[2]),
        .I5(ave_1_fu_1862_p2[4]),
        .O(\sub_ln472_3_reg_4108[7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sub_ln472_3_reg_4108[7]_i_3 
       (.I0(ave_1_fu_1862_p2[4]),
        .I1(ave_1_fu_1862_p2[2]),
        .I2(ave_1_fu_1862_p2[0]),
        .I3(ave_1_fu_1862_p2[1]),
        .I4(ave_1_fu_1862_p2[3]),
        .I5(ave_1_fu_1862_p2[5]),
        .O(\sub_ln472_3_reg_4108[7]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \sub_ln472_3_reg_4108[8]_i_1 
       (.I0(\sub_ln472_3_reg_4108[12]_i_2_n_5 ),
        .I1(ave_1_fu_1862_p2[10]),
        .I2(\sub_ln472_3_reg_4108[12]_i_3_n_5 ),
        .O(\sub_ln472_3_reg_4108[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'hC96C)) 
    \sub_ln472_3_reg_4108[9]_i_1 
       (.I0(\sub_ln472_3_reg_4108[12]_i_2_n_5 ),
        .I1(ave_1_fu_1862_p2[11]),
        .I2(\sub_ln472_3_reg_4108[12]_i_3_n_5 ),
        .I3(ave_1_fu_1862_p2[10]),
        .O(\sub_ln472_3_reg_4108[9]_i_1_n_5 ));
  FDRE \sub_ln472_3_reg_4108_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln472_5_fu_2006_p1),
        .Q(sub_ln472_3_reg_4108[0]),
        .R(1'b0));
  FDRE \sub_ln472_3_reg_4108_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln472_3_reg_4108[10]_i_1_n_5 ),
        .Q(sub_ln472_3_reg_4108[10]),
        .R(1'b0));
  FDRE \sub_ln472_3_reg_4108_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln472_3_reg_4108[11]_i_1_n_5 ),
        .Q(sub_ln472_3_reg_4108[11]),
        .R(1'b0));
  FDRE \sub_ln472_3_reg_4108_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln472_3_fu_2020_p2),
        .Q(sub_ln472_3_reg_4108[12]),
        .R(1'b0));
  FDRE \sub_ln472_3_reg_4108_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln472_3_reg_4108[1]_i_1_n_5 ),
        .Q(sub_ln472_3_reg_4108[1]),
        .R(1'b0));
  FDRE \sub_ln472_3_reg_4108_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln472_3_reg_4108[2]_i_1_n_5 ),
        .Q(sub_ln472_3_reg_4108[2]),
        .R(1'b0));
  FDRE \sub_ln472_3_reg_4108_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln472_3_reg_4108[3]_i_1_n_5 ),
        .Q(sub_ln472_3_reg_4108[3]),
        .R(1'b0));
  FDRE \sub_ln472_3_reg_4108_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln472_3_reg_4108[4]_i_1_n_5 ),
        .Q(sub_ln472_3_reg_4108[4]),
        .R(1'b0));
  FDRE \sub_ln472_3_reg_4108_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln472_3_reg_4108[5]_i_1_n_5 ),
        .Q(sub_ln472_3_reg_4108[5]),
        .R(1'b0));
  FDRE \sub_ln472_3_reg_4108_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln472_3_reg_4108[6]_i_1_n_5 ),
        .Q(sub_ln472_3_reg_4108[6]),
        .R(1'b0));
  FDRE \sub_ln472_3_reg_4108_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln472_3_reg_4108[7]_i_1_n_5 ),
        .Q(sub_ln472_3_reg_4108[7]),
        .R(1'b0));
  FDRE \sub_ln472_3_reg_4108_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln472_3_reg_4108[8]_i_1_n_5 ),
        .Q(sub_ln472_3_reg_4108[8]),
        .R(1'b0));
  FDRE \sub_ln472_3_reg_4108_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln472_3_reg_4108[9]_i_1_n_5 ),
        .Q(sub_ln472_3_reg_4108[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \sub_ln472_5_reg_4123[0]_i_1 
       (.I0(ave_2_fu_1886_p2[2]),
        .I1(ave_2_fu_1886_p2[0]),
        .I2(ave_2_fu_1886_p2[1]),
        .O(sext_ln472_8_fu_2050_p1));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'hCCC69CCC)) 
    \sub_ln472_5_reg_4123[10]_i_1 
       (.I0(\sub_ln472_5_reg_4123[12]_i_2_n_5 ),
        .I1(ave_2_fu_1886_p2[12]),
        .I2(ave_2_fu_1886_p2[11]),
        .I3(ave_2_fu_1886_p2[10]),
        .I4(\sub_ln472_5_reg_4123[12]_i_3_n_5 ),
        .O(\sub_ln472_5_reg_4123[10]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hCCCCCCC69CCCCCCC)) 
    \sub_ln472_5_reg_4123[11]_i_1 
       (.I0(\sub_ln472_5_reg_4123[12]_i_2_n_5 ),
        .I1(ave_2_fu_1886_p2[13]),
        .I2(ave_2_fu_1886_p2[10]),
        .I3(ave_2_fu_1886_p2[11]),
        .I4(ave_2_fu_1886_p2[12]),
        .I5(\sub_ln472_5_reg_4123[12]_i_3_n_5 ),
        .O(\sub_ln472_5_reg_4123[11]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hCCCCCCC28CCCCCCC)) 
    \sub_ln472_5_reg_4123[12]_i_1 
       (.I0(\sub_ln472_5_reg_4123[12]_i_2_n_5 ),
        .I1(ave_2_fu_1886_p2[13]),
        .I2(ave_2_fu_1886_p2[10]),
        .I3(ave_2_fu_1886_p2[11]),
        .I4(ave_2_fu_1886_p2[12]),
        .I5(\sub_ln472_5_reg_4123[12]_i_3_n_5 ),
        .O(sub_ln472_5_fu_2064_p2));
  LUT6 #(
    .INIT(64'hFFBFFFFFFFFFFEFF)) 
    \sub_ln472_5_reg_4123[12]_i_2 
       (.I0(\sub_ln472_5_reg_4123[7]_i_2_n_5 ),
        .I1(ave_2_fu_1886_p2[9]),
        .I2(ave_2_fu_1886_p2[7]),
        .I3(\sub_ln472_5_reg_4123[7]_i_3_n_5 ),
        .I4(ave_2_fu_1886_p2[6]),
        .I5(ave_2_fu_1886_p2[8]),
        .O(\sub_ln472_5_reg_4123[12]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \sub_ln472_5_reg_4123[12]_i_3 
       (.I0(ave_2_fu_1886_p2[8]),
        .I1(ave_2_fu_1886_p2[6]),
        .I2(\sub_ln472_5_reg_4123[7]_i_3_n_5 ),
        .I3(ave_2_fu_1886_p2[7]),
        .I4(ave_2_fu_1886_p2[9]),
        .O(\sub_ln472_5_reg_4123[12]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h56AA)) 
    \sub_ln472_5_reg_4123[1]_i_1 
       (.I0(ave_2_fu_1886_p2[3]),
        .I1(ave_2_fu_1886_p2[1]),
        .I2(ave_2_fu_1886_p2[0]),
        .I3(ave_2_fu_1886_p2[2]),
        .O(\sub_ln472_5_reg_4123[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'h666AAAAA)) 
    \sub_ln472_5_reg_4123[2]_i_1 
       (.I0(ave_2_fu_1886_p2[4]),
        .I1(ave_2_fu_1886_p2[2]),
        .I2(ave_2_fu_1886_p2[0]),
        .I3(ave_2_fu_1886_p2[1]),
        .I4(ave_2_fu_1886_p2[3]),
        .O(\sub_ln472_5_reg_4123[2]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h666AAAAAAAAAAAAA)) 
    \sub_ln472_5_reg_4123[3]_i_1 
       (.I0(ave_2_fu_1886_p2[5]),
        .I1(ave_2_fu_1886_p2[3]),
        .I2(ave_2_fu_1886_p2[1]),
        .I3(ave_2_fu_1886_p2[0]),
        .I4(ave_2_fu_1886_p2[2]),
        .I5(ave_2_fu_1886_p2[4]),
        .O(\sub_ln472_5_reg_4123[3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \sub_ln472_5_reg_4123[4]_i_1 
       (.I0(ave_2_fu_1886_p2[6]),
        .I1(ave_2_fu_1886_p2[4]),
        .I2(ave_2_fu_1886_p2[2]),
        .I3(\sub_ln472_5_reg_4123[4]_i_2_n_5 ),
        .I4(ave_2_fu_1886_p2[3]),
        .I5(ave_2_fu_1886_p2[5]),
        .O(\sub_ln472_5_reg_4123[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln472_5_reg_4123[4]_i_2 
       (.I0(ave_2_fu_1886_p2[0]),
        .I1(ave_2_fu_1886_p2[1]),
        .O(\sub_ln472_5_reg_4123[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'hC96C)) 
    \sub_ln472_5_reg_4123[5]_i_1 
       (.I0(\sub_ln472_5_reg_4123[7]_i_2_n_5 ),
        .I1(ave_2_fu_1886_p2[7]),
        .I2(\sub_ln472_5_reg_4123[7]_i_3_n_5 ),
        .I3(ave_2_fu_1886_p2[6]),
        .O(\sub_ln472_5_reg_4123[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'hCC9CC6CC)) 
    \sub_ln472_5_reg_4123[6]_i_1 
       (.I0(\sub_ln472_5_reg_4123[7]_i_2_n_5 ),
        .I1(ave_2_fu_1886_p2[8]),
        .I2(ave_2_fu_1886_p2[6]),
        .I3(\sub_ln472_5_reg_4123[7]_i_3_n_5 ),
        .I4(ave_2_fu_1886_p2[7]),
        .O(\sub_ln472_5_reg_4123[6]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hCC9CCCCCCCCCC6CC)) 
    \sub_ln472_5_reg_4123[7]_i_1 
       (.I0(\sub_ln472_5_reg_4123[7]_i_2_n_5 ),
        .I1(ave_2_fu_1886_p2[9]),
        .I2(ave_2_fu_1886_p2[7]),
        .I3(\sub_ln472_5_reg_4123[7]_i_3_n_5 ),
        .I4(ave_2_fu_1886_p2[6]),
        .I5(ave_2_fu_1886_p2[8]),
        .O(\sub_ln472_5_reg_4123[7]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h777FFFFFFFFFFFFE)) 
    \sub_ln472_5_reg_4123[7]_i_2 
       (.I0(ave_2_fu_1886_p2[5]),
        .I1(ave_2_fu_1886_p2[3]),
        .I2(ave_2_fu_1886_p2[1]),
        .I3(ave_2_fu_1886_p2[0]),
        .I4(ave_2_fu_1886_p2[2]),
        .I5(ave_2_fu_1886_p2[4]),
        .O(\sub_ln472_5_reg_4123[7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sub_ln472_5_reg_4123[7]_i_3 
       (.I0(ave_2_fu_1886_p2[4]),
        .I1(ave_2_fu_1886_p2[2]),
        .I2(ave_2_fu_1886_p2[0]),
        .I3(ave_2_fu_1886_p2[1]),
        .I4(ave_2_fu_1886_p2[3]),
        .I5(ave_2_fu_1886_p2[5]),
        .O(\sub_ln472_5_reg_4123[7]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \sub_ln472_5_reg_4123[8]_i_1 
       (.I0(\sub_ln472_5_reg_4123[12]_i_2_n_5 ),
        .I1(ave_2_fu_1886_p2[10]),
        .I2(\sub_ln472_5_reg_4123[12]_i_3_n_5 ),
        .O(\sub_ln472_5_reg_4123[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'hC96C)) 
    \sub_ln472_5_reg_4123[9]_i_1 
       (.I0(\sub_ln472_5_reg_4123[12]_i_2_n_5 ),
        .I1(ave_2_fu_1886_p2[11]),
        .I2(\sub_ln472_5_reg_4123[12]_i_3_n_5 ),
        .I3(ave_2_fu_1886_p2[10]),
        .O(\sub_ln472_5_reg_4123[9]_i_1_n_5 ));
  FDRE \sub_ln472_5_reg_4123_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln472_8_fu_2050_p1),
        .Q(sub_ln472_5_reg_4123[0]),
        .R(1'b0));
  FDRE \sub_ln472_5_reg_4123_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln472_5_reg_4123[10]_i_1_n_5 ),
        .Q(sub_ln472_5_reg_4123[10]),
        .R(1'b0));
  FDRE \sub_ln472_5_reg_4123_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln472_5_reg_4123[11]_i_1_n_5 ),
        .Q(sub_ln472_5_reg_4123[11]),
        .R(1'b0));
  FDRE \sub_ln472_5_reg_4123_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln472_5_fu_2064_p2),
        .Q(sub_ln472_5_reg_4123[12]),
        .R(1'b0));
  FDRE \sub_ln472_5_reg_4123_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln472_5_reg_4123[1]_i_1_n_5 ),
        .Q(sub_ln472_5_reg_4123[1]),
        .R(1'b0));
  FDRE \sub_ln472_5_reg_4123_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln472_5_reg_4123[2]_i_1_n_5 ),
        .Q(sub_ln472_5_reg_4123[2]),
        .R(1'b0));
  FDRE \sub_ln472_5_reg_4123_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln472_5_reg_4123[3]_i_1_n_5 ),
        .Q(sub_ln472_5_reg_4123[3]),
        .R(1'b0));
  FDRE \sub_ln472_5_reg_4123_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln472_5_reg_4123[4]_i_1_n_5 ),
        .Q(sub_ln472_5_reg_4123[4]),
        .R(1'b0));
  FDRE \sub_ln472_5_reg_4123_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln472_5_reg_4123[5]_i_1_n_5 ),
        .Q(sub_ln472_5_reg_4123[5]),
        .R(1'b0));
  FDRE \sub_ln472_5_reg_4123_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln472_5_reg_4123[6]_i_1_n_5 ),
        .Q(sub_ln472_5_reg_4123[6]),
        .R(1'b0));
  FDRE \sub_ln472_5_reg_4123_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln472_5_reg_4123[7]_i_1_n_5 ),
        .Q(sub_ln472_5_reg_4123[7]),
        .R(1'b0));
  FDRE \sub_ln472_5_reg_4123_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln472_5_reg_4123[8]_i_1_n_5 ),
        .Q(sub_ln472_5_reg_4123[8]),
        .R(1'b0));
  FDRE \sub_ln472_5_reg_4123_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln472_5_reg_4123[9]_i_1_n_5 ),
        .Q(sub_ln472_5_reg_4123[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \sub_ln472_7_reg_4138[0]_i_1 
       (.I0(ave_3_fu_1920_p2[2]),
        .I1(ave_3_fu_1920_p2[0]),
        .I2(ave_3_fu_1920_p2[1]),
        .O(sext_ln472_10_fu_2094_p1));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'hCCC69CCC)) 
    \sub_ln472_7_reg_4138[10]_i_1 
       (.I0(\sub_ln472_7_reg_4138[12]_i_2_n_5 ),
        .I1(ave_3_fu_1920_p2[12]),
        .I2(ave_3_fu_1920_p2[11]),
        .I3(ave_3_fu_1920_p2[10]),
        .I4(\sub_ln472_7_reg_4138[12]_i_3_n_5 ),
        .O(\sub_ln472_7_reg_4138[10]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hCCCCCCC69CCCCCCC)) 
    \sub_ln472_7_reg_4138[11]_i_1 
       (.I0(\sub_ln472_7_reg_4138[12]_i_2_n_5 ),
        .I1(ave_3_fu_1920_p2[13]),
        .I2(ave_3_fu_1920_p2[10]),
        .I3(ave_3_fu_1920_p2[11]),
        .I4(ave_3_fu_1920_p2[12]),
        .I5(\sub_ln472_7_reg_4138[12]_i_3_n_5 ),
        .O(\sub_ln472_7_reg_4138[11]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hCCCCCCC28CCCCCCC)) 
    \sub_ln472_7_reg_4138[12]_i_1 
       (.I0(\sub_ln472_7_reg_4138[12]_i_2_n_5 ),
        .I1(ave_3_fu_1920_p2[13]),
        .I2(ave_3_fu_1920_p2[10]),
        .I3(ave_3_fu_1920_p2[11]),
        .I4(ave_3_fu_1920_p2[12]),
        .I5(\sub_ln472_7_reg_4138[12]_i_3_n_5 ),
        .O(sub_ln472_7_fu_2108_p2));
  LUT6 #(
    .INIT(64'hFFBFFFFFFFFFFEFF)) 
    \sub_ln472_7_reg_4138[12]_i_2 
       (.I0(\sub_ln472_7_reg_4138[7]_i_2_n_5 ),
        .I1(ave_3_fu_1920_p2[9]),
        .I2(ave_3_fu_1920_p2[7]),
        .I3(\sub_ln472_7_reg_4138[7]_i_3_n_5 ),
        .I4(ave_3_fu_1920_p2[6]),
        .I5(ave_3_fu_1920_p2[8]),
        .O(\sub_ln472_7_reg_4138[12]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \sub_ln472_7_reg_4138[12]_i_3 
       (.I0(ave_3_fu_1920_p2[8]),
        .I1(ave_3_fu_1920_p2[6]),
        .I2(\sub_ln472_7_reg_4138[7]_i_3_n_5 ),
        .I3(ave_3_fu_1920_p2[7]),
        .I4(ave_3_fu_1920_p2[9]),
        .O(\sub_ln472_7_reg_4138[12]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h56AA)) 
    \sub_ln472_7_reg_4138[1]_i_1 
       (.I0(ave_3_fu_1920_p2[3]),
        .I1(ave_3_fu_1920_p2[1]),
        .I2(ave_3_fu_1920_p2[0]),
        .I3(ave_3_fu_1920_p2[2]),
        .O(\sub_ln472_7_reg_4138[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h666AAAAA)) 
    \sub_ln472_7_reg_4138[2]_i_1 
       (.I0(ave_3_fu_1920_p2[4]),
        .I1(ave_3_fu_1920_p2[2]),
        .I2(ave_3_fu_1920_p2[0]),
        .I3(ave_3_fu_1920_p2[1]),
        .I4(ave_3_fu_1920_p2[3]),
        .O(\sub_ln472_7_reg_4138[2]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h666AAAAAAAAAAAAA)) 
    \sub_ln472_7_reg_4138[3]_i_1 
       (.I0(ave_3_fu_1920_p2[5]),
        .I1(ave_3_fu_1920_p2[3]),
        .I2(ave_3_fu_1920_p2[1]),
        .I3(ave_3_fu_1920_p2[0]),
        .I4(ave_3_fu_1920_p2[2]),
        .I5(ave_3_fu_1920_p2[4]),
        .O(\sub_ln472_7_reg_4138[3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \sub_ln472_7_reg_4138[4]_i_1 
       (.I0(ave_3_fu_1920_p2[6]),
        .I1(ave_3_fu_1920_p2[4]),
        .I2(ave_3_fu_1920_p2[2]),
        .I3(\sub_ln472_7_reg_4138[4]_i_2_n_5 ),
        .I4(ave_3_fu_1920_p2[3]),
        .I5(ave_3_fu_1920_p2[5]),
        .O(\sub_ln472_7_reg_4138[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln472_7_reg_4138[4]_i_2 
       (.I0(ave_3_fu_1920_p2[0]),
        .I1(ave_3_fu_1920_p2[1]),
        .O(\sub_ln472_7_reg_4138[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'hC96C)) 
    \sub_ln472_7_reg_4138[5]_i_1 
       (.I0(\sub_ln472_7_reg_4138[7]_i_2_n_5 ),
        .I1(ave_3_fu_1920_p2[7]),
        .I2(\sub_ln472_7_reg_4138[7]_i_3_n_5 ),
        .I3(ave_3_fu_1920_p2[6]),
        .O(\sub_ln472_7_reg_4138[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'hCC9CC6CC)) 
    \sub_ln472_7_reg_4138[6]_i_1 
       (.I0(\sub_ln472_7_reg_4138[7]_i_2_n_5 ),
        .I1(ave_3_fu_1920_p2[8]),
        .I2(ave_3_fu_1920_p2[6]),
        .I3(\sub_ln472_7_reg_4138[7]_i_3_n_5 ),
        .I4(ave_3_fu_1920_p2[7]),
        .O(\sub_ln472_7_reg_4138[6]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hCC9CCCCCCCCCC6CC)) 
    \sub_ln472_7_reg_4138[7]_i_1 
       (.I0(\sub_ln472_7_reg_4138[7]_i_2_n_5 ),
        .I1(ave_3_fu_1920_p2[9]),
        .I2(ave_3_fu_1920_p2[7]),
        .I3(\sub_ln472_7_reg_4138[7]_i_3_n_5 ),
        .I4(ave_3_fu_1920_p2[6]),
        .I5(ave_3_fu_1920_p2[8]),
        .O(\sub_ln472_7_reg_4138[7]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h777FFFFFFFFFFFFE)) 
    \sub_ln472_7_reg_4138[7]_i_2 
       (.I0(ave_3_fu_1920_p2[5]),
        .I1(ave_3_fu_1920_p2[3]),
        .I2(ave_3_fu_1920_p2[1]),
        .I3(ave_3_fu_1920_p2[0]),
        .I4(ave_3_fu_1920_p2[2]),
        .I5(ave_3_fu_1920_p2[4]),
        .O(\sub_ln472_7_reg_4138[7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sub_ln472_7_reg_4138[7]_i_3 
       (.I0(ave_3_fu_1920_p2[4]),
        .I1(ave_3_fu_1920_p2[2]),
        .I2(ave_3_fu_1920_p2[0]),
        .I3(ave_3_fu_1920_p2[1]),
        .I4(ave_3_fu_1920_p2[3]),
        .I5(ave_3_fu_1920_p2[5]),
        .O(\sub_ln472_7_reg_4138[7]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \sub_ln472_7_reg_4138[8]_i_1 
       (.I0(\sub_ln472_7_reg_4138[12]_i_2_n_5 ),
        .I1(ave_3_fu_1920_p2[10]),
        .I2(\sub_ln472_7_reg_4138[12]_i_3_n_5 ),
        .O(\sub_ln472_7_reg_4138[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hC96C)) 
    \sub_ln472_7_reg_4138[9]_i_1 
       (.I0(\sub_ln472_7_reg_4138[12]_i_2_n_5 ),
        .I1(ave_3_fu_1920_p2[11]),
        .I2(\sub_ln472_7_reg_4138[12]_i_3_n_5 ),
        .I3(ave_3_fu_1920_p2[10]),
        .O(\sub_ln472_7_reg_4138[9]_i_1_n_5 ));
  FDRE \sub_ln472_7_reg_4138_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln472_10_fu_2094_p1),
        .Q(sub_ln472_7_reg_4138[0]),
        .R(1'b0));
  FDRE \sub_ln472_7_reg_4138_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln472_7_reg_4138[10]_i_1_n_5 ),
        .Q(sub_ln472_7_reg_4138[10]),
        .R(1'b0));
  FDRE \sub_ln472_7_reg_4138_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln472_7_reg_4138[11]_i_1_n_5 ),
        .Q(sub_ln472_7_reg_4138[11]),
        .R(1'b0));
  FDRE \sub_ln472_7_reg_4138_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln472_7_fu_2108_p2),
        .Q(sub_ln472_7_reg_4138[12]),
        .R(1'b0));
  FDRE \sub_ln472_7_reg_4138_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln472_7_reg_4138[1]_i_1_n_5 ),
        .Q(sub_ln472_7_reg_4138[1]),
        .R(1'b0));
  FDRE \sub_ln472_7_reg_4138_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln472_7_reg_4138[2]_i_1_n_5 ),
        .Q(sub_ln472_7_reg_4138[2]),
        .R(1'b0));
  FDRE \sub_ln472_7_reg_4138_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln472_7_reg_4138[3]_i_1_n_5 ),
        .Q(sub_ln472_7_reg_4138[3]),
        .R(1'b0));
  FDRE \sub_ln472_7_reg_4138_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln472_7_reg_4138[4]_i_1_n_5 ),
        .Q(sub_ln472_7_reg_4138[4]),
        .R(1'b0));
  FDRE \sub_ln472_7_reg_4138_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln472_7_reg_4138[5]_i_1_n_5 ),
        .Q(sub_ln472_7_reg_4138[5]),
        .R(1'b0));
  FDRE \sub_ln472_7_reg_4138_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln472_7_reg_4138[6]_i_1_n_5 ),
        .Q(sub_ln472_7_reg_4138[6]),
        .R(1'b0));
  FDRE \sub_ln472_7_reg_4138_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln472_7_reg_4138[7]_i_1_n_5 ),
        .Q(sub_ln472_7_reg_4138[7]),
        .R(1'b0));
  FDRE \sub_ln472_7_reg_4138_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln472_7_reg_4138[8]_i_1_n_5 ),
        .Q(sub_ln472_7_reg_4138[8]),
        .R(1'b0));
  FDRE \sub_ln472_7_reg_4138_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln472_7_reg_4138[9]_i_1_n_5 ),
        .Q(sub_ln472_7_reg_4138[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_27_reg_4098[0]_i_10 
       (.I0(K_11_fu_1778_p2[9]),
        .I1(K_1_fu_1474_p2[9]),
        .O(\tmp_27_reg_4098[0]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_27_reg_4098[0]_i_11 
       (.I0(K_11_fu_1778_p2[8]),
        .I1(K_1_fu_1474_p2[8]),
        .O(\tmp_27_reg_4098[0]_i_11_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_27_reg_4098[0]_i_3 
       (.I0(\tmp_27_reg_4098_reg[0]_i_2_n_8 ),
        .I1(\tmp_28_reg_4113_reg[0]_i_2_n_8 ),
        .O(\tmp_27_reg_4098[0]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_27_reg_4098[0]_i_4 
       (.I0(sext_ln466_5_fu_1858_p1[11]),
        .I1(sext_ln466_4_fu_1848_p1[11]),
        .O(\tmp_27_reg_4098[0]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_27_reg_4098[0]_i_5 
       (.I0(sext_ln466_5_fu_1858_p1[10]),
        .I1(sext_ln466_4_fu_1848_p1[10]),
        .O(\tmp_27_reg_4098[0]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_27_reg_4098[0]_i_6 
       (.I0(sext_ln466_5_fu_1858_p1[9]),
        .I1(sext_ln466_4_fu_1848_p1[9]),
        .O(\tmp_27_reg_4098[0]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_27_reg_4098[0]_i_7 
       (.I0(sext_ln466_5_fu_1858_p1[8]),
        .I1(sext_ln466_4_fu_1848_p1[8]),
        .O(\tmp_27_reg_4098[0]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_27_reg_4098[0]_i_8 
       (.I0(\sext_ln466_3_reg_4050_reg[10]_i_1_n_9 ),
        .I1(\sext_ln466_reg_4033_reg[10]_i_1_n_9 ),
        .O(\tmp_27_reg_4098[0]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_27_reg_4098[0]_i_9 
       (.I0(K_11_fu_1778_p2[10]),
        .I1(K_1_fu_1474_p2[10]),
        .O(\tmp_27_reg_4098[0]_i_9_n_5 ));
  FDRE \tmp_27_reg_4098_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_1_fu_1862_p2[13]),
        .Q(tmp_27_reg_4098),
        .R(1'b0));
  CARRY8 \tmp_27_reg_4098_reg[0]_i_1 
       (.CI(\trunc_ln472_5_reg_4103_reg[0]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_27_reg_4098_reg[0]_i_1_CO_UNCONNECTED [7:5],\tmp_27_reg_4098_reg[0]_i_1_n_8 ,\tmp_27_reg_4098_reg[0]_i_1_n_9 ,\tmp_27_reg_4098_reg[0]_i_1_n_10 ,\tmp_27_reg_4098_reg[0]_i_1_n_11 ,\tmp_27_reg_4098_reg[0]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,\tmp_27_reg_4098_reg[0]_i_2_n_8 ,sext_ln466_5_fu_1858_p1[11:8]}),
        .O({\NLW_tmp_27_reg_4098_reg[0]_i_1_O_UNCONNECTED [7:6],ave_1_fu_1862_p2[13:8]}),
        .S({1'b0,1'b0,1'b1,\tmp_27_reg_4098[0]_i_3_n_5 ,\tmp_27_reg_4098[0]_i_4_n_5 ,\tmp_27_reg_4098[0]_i_5_n_5 ,\tmp_27_reg_4098[0]_i_6_n_5 ,\tmp_27_reg_4098[0]_i_7_n_5 }));
  CARRY8 \tmp_27_reg_4098_reg[0]_i_2 
       (.CI(\trunc_ln472_5_reg_4103_reg[0]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_27_reg_4098_reg[0]_i_2_CO_UNCONNECTED [7:5],\tmp_27_reg_4098_reg[0]_i_2_n_8 ,\NLW_tmp_27_reg_4098_reg[0]_i_2_CO_UNCONNECTED [3],\tmp_27_reg_4098_reg[0]_i_2_n_10 ,\tmp_27_reg_4098_reg[0]_i_2_n_11 ,\tmp_27_reg_4098_reg[0]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\sext_ln466_3_reg_4050_reg[10]_i_1_n_9 ,K_11_fu_1778_p2[10:8]}),
        .O({\NLW_tmp_27_reg_4098_reg[0]_i_2_O_UNCONNECTED [7:4],sext_ln466_5_fu_1858_p1[11:8]}),
        .S({1'b0,1'b0,1'b0,1'b1,\tmp_27_reg_4098[0]_i_8_n_5 ,\tmp_27_reg_4098[0]_i_9_n_5 ,\tmp_27_reg_4098[0]_i_10_n_5 ,\tmp_27_reg_4098[0]_i_11_n_5 }));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_4113[0]_i_10 
       (.I0(K_3_fu_1534_p2[9]),
        .I1(K_9_fu_1718_p2[9]),
        .O(\tmp_28_reg_4113[0]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_4113[0]_i_11 
       (.I0(K_3_fu_1534_p2[8]),
        .I1(K_9_fu_1718_p2[8]),
        .O(\tmp_28_reg_4113[0]_i_11_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_4113[0]_i_13 
       (.I0(\sext_ln467_reg_4060_reg[10]_i_1_n_9 ),
        .I1(\sext_ln467_1_reg_4065_reg[10]_i_1_n_9 ),
        .O(\tmp_28_reg_4113[0]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_4113[0]_i_14 
       (.I0(K_5_fu_1602_p2[10]),
        .I1(K_7_fu_1658_p2[10]),
        .O(\tmp_28_reg_4113[0]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_4113[0]_i_15 
       (.I0(K_5_fu_1602_p2[9]),
        .I1(K_7_fu_1658_p2[9]),
        .O(\tmp_28_reg_4113[0]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_4113[0]_i_16 
       (.I0(K_5_fu_1602_p2[8]),
        .I1(K_7_fu_1658_p2[8]),
        .O(\tmp_28_reg_4113[0]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_4113[0]_i_3 
       (.I0(\tmp_28_reg_4113_reg[0]_i_2_n_8 ),
        .I1(\tmp_28_reg_4113_reg[0]_i_12_n_8 ),
        .O(\tmp_28_reg_4113[0]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_4113[0]_i_4 
       (.I0(sext_ln466_4_fu_1848_p1[11]),
        .I1(sext_ln467_2_fu_1882_p1[11]),
        .O(\tmp_28_reg_4113[0]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_4113[0]_i_5 
       (.I0(sext_ln466_4_fu_1848_p1[10]),
        .I1(sext_ln467_2_fu_1882_p1[10]),
        .O(\tmp_28_reg_4113[0]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_4113[0]_i_6 
       (.I0(sext_ln466_4_fu_1848_p1[9]),
        .I1(sext_ln467_2_fu_1882_p1[9]),
        .O(\tmp_28_reg_4113[0]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_4113[0]_i_7 
       (.I0(sext_ln466_4_fu_1848_p1[8]),
        .I1(sext_ln467_2_fu_1882_p1[8]),
        .O(\tmp_28_reg_4113[0]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_4113[0]_i_8 
       (.I0(\sext_ln466_1_reg_4038_reg[10]_i_1_n_9 ),
        .I1(\sext_ln466_2_reg_4044_reg[10]_i_1_n_9 ),
        .O(\tmp_28_reg_4113[0]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_4113[0]_i_9 
       (.I0(K_3_fu_1534_p2[10]),
        .I1(K_9_fu_1718_p2[10]),
        .O(\tmp_28_reg_4113[0]_i_9_n_5 ));
  FDRE \tmp_28_reg_4113_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_2_fu_1886_p2[13]),
        .Q(tmp_28_reg_4113),
        .R(1'b0));
  CARRY8 \tmp_28_reg_4113_reg[0]_i_1 
       (.CI(\trunc_ln472_8_reg_4118_reg[0]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_28_reg_4113_reg[0]_i_1_CO_UNCONNECTED [7:5],\tmp_28_reg_4113_reg[0]_i_1_n_8 ,\tmp_28_reg_4113_reg[0]_i_1_n_9 ,\tmp_28_reg_4113_reg[0]_i_1_n_10 ,\tmp_28_reg_4113_reg[0]_i_1_n_11 ,\tmp_28_reg_4113_reg[0]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,\tmp_28_reg_4113_reg[0]_i_2_n_8 ,sext_ln466_4_fu_1848_p1[11:8]}),
        .O({\NLW_tmp_28_reg_4113_reg[0]_i_1_O_UNCONNECTED [7:6],ave_2_fu_1886_p2[13:8]}),
        .S({1'b0,1'b0,1'b1,\tmp_28_reg_4113[0]_i_3_n_5 ,\tmp_28_reg_4113[0]_i_4_n_5 ,\tmp_28_reg_4113[0]_i_5_n_5 ,\tmp_28_reg_4113[0]_i_6_n_5 ,\tmp_28_reg_4113[0]_i_7_n_5 }));
  CARRY8 \tmp_28_reg_4113_reg[0]_i_12 
       (.CI(\trunc_ln472_8_reg_4118_reg[0]_i_19_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_28_reg_4113_reg[0]_i_12_CO_UNCONNECTED [7:5],\tmp_28_reg_4113_reg[0]_i_12_n_8 ,\NLW_tmp_28_reg_4113_reg[0]_i_12_CO_UNCONNECTED [3],\tmp_28_reg_4113_reg[0]_i_12_n_10 ,\tmp_28_reg_4113_reg[0]_i_12_n_11 ,\tmp_28_reg_4113_reg[0]_i_12_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\sext_ln467_reg_4060_reg[10]_i_1_n_9 ,K_5_fu_1602_p2[10:8]}),
        .O({\NLW_tmp_28_reg_4113_reg[0]_i_12_O_UNCONNECTED [7:4],sext_ln467_2_fu_1882_p1[11:8]}),
        .S({1'b0,1'b0,1'b0,1'b1,\tmp_28_reg_4113[0]_i_13_n_5 ,\tmp_28_reg_4113[0]_i_14_n_5 ,\tmp_28_reg_4113[0]_i_15_n_5 ,\tmp_28_reg_4113[0]_i_16_n_5 }));
  CARRY8 \tmp_28_reg_4113_reg[0]_i_2 
       (.CI(\trunc_ln472_8_reg_4118_reg[0]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_28_reg_4113_reg[0]_i_2_CO_UNCONNECTED [7:5],\tmp_28_reg_4113_reg[0]_i_2_n_8 ,\NLW_tmp_28_reg_4113_reg[0]_i_2_CO_UNCONNECTED [3],\tmp_28_reg_4113_reg[0]_i_2_n_10 ,\tmp_28_reg_4113_reg[0]_i_2_n_11 ,\tmp_28_reg_4113_reg[0]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\sext_ln466_1_reg_4038_reg[10]_i_1_n_9 ,K_3_fu_1534_p2[10:8]}),
        .O({\NLW_tmp_28_reg_4113_reg[0]_i_2_O_UNCONNECTED [7:4],sext_ln466_4_fu_1848_p1[11:8]}),
        .S({1'b0,1'b0,1'b0,1'b1,\tmp_28_reg_4113[0]_i_8_n_5 ,\tmp_28_reg_4113[0]_i_9_n_5 ,\tmp_28_reg_4113[0]_i_10_n_5 ,\tmp_28_reg_4113[0]_i_11_n_5 }));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/tmp_53_reg_3872_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9 " *) 
  SRL16E \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(or_ln585_fu_1016_p2),
        .Q(\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_n_5 ));
  FDRE \tmp_53_reg_3872_pp0_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_n_5 ),
        .Q(tmp_53_reg_3872_pp0_iter9_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln472_5_reg_4103[0]_i_10 
       (.I0(sext_ln466_5_fu_1858_p1[0]),
        .I1(sext_ln466_4_fu_1848_p1[0]),
        .O(\trunc_ln472_5_reg_4103[0]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln472_5_reg_4103[0]_i_11 
       (.I0(K_11_fu_1778_p2[7]),
        .I1(K_1_fu_1474_p2[7]),
        .O(\trunc_ln472_5_reg_4103[0]_i_11_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln472_5_reg_4103[0]_i_12 
       (.I0(K_11_fu_1778_p2[6]),
        .I1(K_1_fu_1474_p2[6]),
        .O(\trunc_ln472_5_reg_4103[0]_i_12_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln472_5_reg_4103[0]_i_13 
       (.I0(K_11_fu_1778_p2[5]),
        .I1(K_1_fu_1474_p2[5]),
        .O(\trunc_ln472_5_reg_4103[0]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln472_5_reg_4103[0]_i_14 
       (.I0(K_11_fu_1778_p2[4]),
        .I1(K_1_fu_1474_p2[4]),
        .O(\trunc_ln472_5_reg_4103[0]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln472_5_reg_4103[0]_i_15 
       (.I0(K_11_fu_1778_p2[3]),
        .I1(K_1_fu_1474_p2[3]),
        .O(\trunc_ln472_5_reg_4103[0]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln472_5_reg_4103[0]_i_16 
       (.I0(K_11_fu_1778_p2[2]),
        .I1(K_1_fu_1474_p2[2]),
        .O(\trunc_ln472_5_reg_4103[0]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln472_5_reg_4103[0]_i_17 
       (.I0(K_11_fu_1778_p2[1]),
        .I1(K_1_fu_1474_p2[1]),
        .O(\trunc_ln472_5_reg_4103[0]_i_17_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln472_5_reg_4103[0]_i_18 
       (.I0(K_11_fu_1778_p2[0]),
        .I1(K_1_fu_1474_p2[0]),
        .O(\trunc_ln472_5_reg_4103[0]_i_18_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln472_5_reg_4103[0]_i_3 
       (.I0(sext_ln466_5_fu_1858_p1[7]),
        .I1(sext_ln466_4_fu_1848_p1[7]),
        .O(\trunc_ln472_5_reg_4103[0]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln472_5_reg_4103[0]_i_4 
       (.I0(sext_ln466_5_fu_1858_p1[6]),
        .I1(sext_ln466_4_fu_1848_p1[6]),
        .O(\trunc_ln472_5_reg_4103[0]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln472_5_reg_4103[0]_i_5 
       (.I0(sext_ln466_5_fu_1858_p1[5]),
        .I1(sext_ln466_4_fu_1848_p1[5]),
        .O(\trunc_ln472_5_reg_4103[0]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln472_5_reg_4103[0]_i_6 
       (.I0(sext_ln466_5_fu_1858_p1[4]),
        .I1(sext_ln466_4_fu_1848_p1[4]),
        .O(\trunc_ln472_5_reg_4103[0]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln472_5_reg_4103[0]_i_7 
       (.I0(sext_ln466_5_fu_1858_p1[3]),
        .I1(sext_ln466_4_fu_1848_p1[3]),
        .O(\trunc_ln472_5_reg_4103[0]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln472_5_reg_4103[0]_i_8 
       (.I0(sext_ln466_5_fu_1858_p1[2]),
        .I1(sext_ln466_4_fu_1848_p1[2]),
        .O(\trunc_ln472_5_reg_4103[0]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln472_5_reg_4103[0]_i_9 
       (.I0(sext_ln466_5_fu_1858_p1[1]),
        .I1(sext_ln466_4_fu_1848_p1[1]),
        .O(\trunc_ln472_5_reg_4103[0]_i_9_n_5 ));
  FDRE \trunc_ln472_5_reg_4103_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_1_fu_1862_p2[2]),
        .Q(trunc_ln472_5_reg_4103[0]),
        .R(1'b0));
  CARRY8 \trunc_ln472_5_reg_4103_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\trunc_ln472_5_reg_4103_reg[0]_i_1_n_5 ,\trunc_ln472_5_reg_4103_reg[0]_i_1_n_6 ,\trunc_ln472_5_reg_4103_reg[0]_i_1_n_7 ,\trunc_ln472_5_reg_4103_reg[0]_i_1_n_8 ,\trunc_ln472_5_reg_4103_reg[0]_i_1_n_9 ,\trunc_ln472_5_reg_4103_reg[0]_i_1_n_10 ,\trunc_ln472_5_reg_4103_reg[0]_i_1_n_11 ,\trunc_ln472_5_reg_4103_reg[0]_i_1_n_12 }),
        .DI(sext_ln466_5_fu_1858_p1[7:0]),
        .O(ave_1_fu_1862_p2[7:0]),
        .S({\trunc_ln472_5_reg_4103[0]_i_3_n_5 ,\trunc_ln472_5_reg_4103[0]_i_4_n_5 ,\trunc_ln472_5_reg_4103[0]_i_5_n_5 ,\trunc_ln472_5_reg_4103[0]_i_6_n_5 ,\trunc_ln472_5_reg_4103[0]_i_7_n_5 ,\trunc_ln472_5_reg_4103[0]_i_8_n_5 ,\trunc_ln472_5_reg_4103[0]_i_9_n_5 ,\trunc_ln472_5_reg_4103[0]_i_10_n_5 }));
  CARRY8 \trunc_ln472_5_reg_4103_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\trunc_ln472_5_reg_4103_reg[0]_i_2_n_5 ,\trunc_ln472_5_reg_4103_reg[0]_i_2_n_6 ,\trunc_ln472_5_reg_4103_reg[0]_i_2_n_7 ,\trunc_ln472_5_reg_4103_reg[0]_i_2_n_8 ,\trunc_ln472_5_reg_4103_reg[0]_i_2_n_9 ,\trunc_ln472_5_reg_4103_reg[0]_i_2_n_10 ,\trunc_ln472_5_reg_4103_reg[0]_i_2_n_11 ,\trunc_ln472_5_reg_4103_reg[0]_i_2_n_12 }),
        .DI(K_11_fu_1778_p2[7:0]),
        .O(sext_ln466_5_fu_1858_p1[7:0]),
        .S({\trunc_ln472_5_reg_4103[0]_i_11_n_5 ,\trunc_ln472_5_reg_4103[0]_i_12_n_5 ,\trunc_ln472_5_reg_4103[0]_i_13_n_5 ,\trunc_ln472_5_reg_4103[0]_i_14_n_5 ,\trunc_ln472_5_reg_4103[0]_i_15_n_5 ,\trunc_ln472_5_reg_4103[0]_i_16_n_5 ,\trunc_ln472_5_reg_4103[0]_i_17_n_5 ,\trunc_ln472_5_reg_4103[0]_i_18_n_5 }));
  FDRE \trunc_ln472_5_reg_4103_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_1_fu_1862_p2[12]),
        .Q(trunc_ln472_5_reg_4103[10]),
        .R(1'b0));
  FDRE \trunc_ln472_5_reg_4103_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_1_fu_1862_p2[3]),
        .Q(trunc_ln472_5_reg_4103[1]),
        .R(1'b0));
  FDRE \trunc_ln472_5_reg_4103_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_1_fu_1862_p2[4]),
        .Q(trunc_ln472_5_reg_4103[2]),
        .R(1'b0));
  FDRE \trunc_ln472_5_reg_4103_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_1_fu_1862_p2[5]),
        .Q(trunc_ln472_5_reg_4103[3]),
        .R(1'b0));
  FDRE \trunc_ln472_5_reg_4103_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_1_fu_1862_p2[6]),
        .Q(trunc_ln472_5_reg_4103[4]),
        .R(1'b0));
  FDRE \trunc_ln472_5_reg_4103_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_1_fu_1862_p2[7]),
        .Q(trunc_ln472_5_reg_4103[5]),
        .R(1'b0));
  FDRE \trunc_ln472_5_reg_4103_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_1_fu_1862_p2[8]),
        .Q(trunc_ln472_5_reg_4103[6]),
        .R(1'b0));
  FDRE \trunc_ln472_5_reg_4103_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_1_fu_1862_p2[9]),
        .Q(trunc_ln472_5_reg_4103[7]),
        .R(1'b0));
  FDRE \trunc_ln472_5_reg_4103_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_1_fu_1862_p2[10]),
        .Q(trunc_ln472_5_reg_4103[8]),
        .R(1'b0));
  FDRE \trunc_ln472_5_reg_4103_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_1_fu_1862_p2[11]),
        .Q(trunc_ln472_5_reg_4103[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln472_8_reg_4118[0]_i_10 
       (.I0(sext_ln466_4_fu_1848_p1[0]),
        .I1(sext_ln467_2_fu_1882_p1[0]),
        .O(\trunc_ln472_8_reg_4118[0]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln472_8_reg_4118[0]_i_11 
       (.I0(K_3_fu_1534_p2[7]),
        .I1(K_9_fu_1718_p2[7]),
        .O(\trunc_ln472_8_reg_4118[0]_i_11_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln472_8_reg_4118[0]_i_12 
       (.I0(K_3_fu_1534_p2[6]),
        .I1(K_9_fu_1718_p2[6]),
        .O(\trunc_ln472_8_reg_4118[0]_i_12_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln472_8_reg_4118[0]_i_13 
       (.I0(K_3_fu_1534_p2[5]),
        .I1(K_9_fu_1718_p2[5]),
        .O(\trunc_ln472_8_reg_4118[0]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln472_8_reg_4118[0]_i_14 
       (.I0(K_3_fu_1534_p2[4]),
        .I1(K_9_fu_1718_p2[4]),
        .O(\trunc_ln472_8_reg_4118[0]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln472_8_reg_4118[0]_i_15 
       (.I0(K_3_fu_1534_p2[3]),
        .I1(K_9_fu_1718_p2[3]),
        .O(\trunc_ln472_8_reg_4118[0]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln472_8_reg_4118[0]_i_16 
       (.I0(K_3_fu_1534_p2[2]),
        .I1(K_9_fu_1718_p2[2]),
        .O(\trunc_ln472_8_reg_4118[0]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln472_8_reg_4118[0]_i_17 
       (.I0(K_3_fu_1534_p2[1]),
        .I1(K_9_fu_1718_p2[1]),
        .O(\trunc_ln472_8_reg_4118[0]_i_17_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln472_8_reg_4118[0]_i_18 
       (.I0(K_3_fu_1534_p2[0]),
        .I1(K_9_fu_1718_p2[0]),
        .O(\trunc_ln472_8_reg_4118[0]_i_18_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln472_8_reg_4118[0]_i_20 
       (.I0(K_5_fu_1602_p2[7]),
        .I1(K_7_fu_1658_p2[7]),
        .O(\trunc_ln472_8_reg_4118[0]_i_20_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln472_8_reg_4118[0]_i_21 
       (.I0(K_5_fu_1602_p2[6]),
        .I1(K_7_fu_1658_p2[6]),
        .O(\trunc_ln472_8_reg_4118[0]_i_21_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln472_8_reg_4118[0]_i_22 
       (.I0(K_5_fu_1602_p2[5]),
        .I1(K_7_fu_1658_p2[5]),
        .O(\trunc_ln472_8_reg_4118[0]_i_22_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln472_8_reg_4118[0]_i_23 
       (.I0(K_5_fu_1602_p2[4]),
        .I1(K_7_fu_1658_p2[4]),
        .O(\trunc_ln472_8_reg_4118[0]_i_23_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln472_8_reg_4118[0]_i_24 
       (.I0(K_5_fu_1602_p2[3]),
        .I1(K_7_fu_1658_p2[3]),
        .O(\trunc_ln472_8_reg_4118[0]_i_24_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln472_8_reg_4118[0]_i_25 
       (.I0(K_5_fu_1602_p2[2]),
        .I1(K_7_fu_1658_p2[2]),
        .O(\trunc_ln472_8_reg_4118[0]_i_25_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln472_8_reg_4118[0]_i_26 
       (.I0(K_5_fu_1602_p2[1]),
        .I1(K_7_fu_1658_p2[1]),
        .O(\trunc_ln472_8_reg_4118[0]_i_26_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln472_8_reg_4118[0]_i_27 
       (.I0(K_5_fu_1602_p2[0]),
        .I1(K_7_fu_1658_p2[0]),
        .O(\trunc_ln472_8_reg_4118[0]_i_27_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln472_8_reg_4118[0]_i_3 
       (.I0(sext_ln466_4_fu_1848_p1[7]),
        .I1(sext_ln467_2_fu_1882_p1[7]),
        .O(\trunc_ln472_8_reg_4118[0]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln472_8_reg_4118[0]_i_4 
       (.I0(sext_ln466_4_fu_1848_p1[6]),
        .I1(sext_ln467_2_fu_1882_p1[6]),
        .O(\trunc_ln472_8_reg_4118[0]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln472_8_reg_4118[0]_i_5 
       (.I0(sext_ln466_4_fu_1848_p1[5]),
        .I1(sext_ln467_2_fu_1882_p1[5]),
        .O(\trunc_ln472_8_reg_4118[0]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln472_8_reg_4118[0]_i_6 
       (.I0(sext_ln466_4_fu_1848_p1[4]),
        .I1(sext_ln467_2_fu_1882_p1[4]),
        .O(\trunc_ln472_8_reg_4118[0]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln472_8_reg_4118[0]_i_7 
       (.I0(sext_ln466_4_fu_1848_p1[3]),
        .I1(sext_ln467_2_fu_1882_p1[3]),
        .O(\trunc_ln472_8_reg_4118[0]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln472_8_reg_4118[0]_i_8 
       (.I0(sext_ln466_4_fu_1848_p1[2]),
        .I1(sext_ln467_2_fu_1882_p1[2]),
        .O(\trunc_ln472_8_reg_4118[0]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln472_8_reg_4118[0]_i_9 
       (.I0(sext_ln466_4_fu_1848_p1[1]),
        .I1(sext_ln467_2_fu_1882_p1[1]),
        .O(\trunc_ln472_8_reg_4118[0]_i_9_n_5 ));
  FDRE \trunc_ln472_8_reg_4118_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_2_fu_1886_p2[2]),
        .Q(trunc_ln472_8_reg_4118[0]),
        .R(1'b0));
  CARRY8 \trunc_ln472_8_reg_4118_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\trunc_ln472_8_reg_4118_reg[0]_i_1_n_5 ,\trunc_ln472_8_reg_4118_reg[0]_i_1_n_6 ,\trunc_ln472_8_reg_4118_reg[0]_i_1_n_7 ,\trunc_ln472_8_reg_4118_reg[0]_i_1_n_8 ,\trunc_ln472_8_reg_4118_reg[0]_i_1_n_9 ,\trunc_ln472_8_reg_4118_reg[0]_i_1_n_10 ,\trunc_ln472_8_reg_4118_reg[0]_i_1_n_11 ,\trunc_ln472_8_reg_4118_reg[0]_i_1_n_12 }),
        .DI(sext_ln466_4_fu_1848_p1[7:0]),
        .O(ave_2_fu_1886_p2[7:0]),
        .S({\trunc_ln472_8_reg_4118[0]_i_3_n_5 ,\trunc_ln472_8_reg_4118[0]_i_4_n_5 ,\trunc_ln472_8_reg_4118[0]_i_5_n_5 ,\trunc_ln472_8_reg_4118[0]_i_6_n_5 ,\trunc_ln472_8_reg_4118[0]_i_7_n_5 ,\trunc_ln472_8_reg_4118[0]_i_8_n_5 ,\trunc_ln472_8_reg_4118[0]_i_9_n_5 ,\trunc_ln472_8_reg_4118[0]_i_10_n_5 }));
  CARRY8 \trunc_ln472_8_reg_4118_reg[0]_i_19 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\trunc_ln472_8_reg_4118_reg[0]_i_19_n_5 ,\trunc_ln472_8_reg_4118_reg[0]_i_19_n_6 ,\trunc_ln472_8_reg_4118_reg[0]_i_19_n_7 ,\trunc_ln472_8_reg_4118_reg[0]_i_19_n_8 ,\trunc_ln472_8_reg_4118_reg[0]_i_19_n_9 ,\trunc_ln472_8_reg_4118_reg[0]_i_19_n_10 ,\trunc_ln472_8_reg_4118_reg[0]_i_19_n_11 ,\trunc_ln472_8_reg_4118_reg[0]_i_19_n_12 }),
        .DI(K_5_fu_1602_p2[7:0]),
        .O(sext_ln467_2_fu_1882_p1[7:0]),
        .S({\trunc_ln472_8_reg_4118[0]_i_20_n_5 ,\trunc_ln472_8_reg_4118[0]_i_21_n_5 ,\trunc_ln472_8_reg_4118[0]_i_22_n_5 ,\trunc_ln472_8_reg_4118[0]_i_23_n_5 ,\trunc_ln472_8_reg_4118[0]_i_24_n_5 ,\trunc_ln472_8_reg_4118[0]_i_25_n_5 ,\trunc_ln472_8_reg_4118[0]_i_26_n_5 ,\trunc_ln472_8_reg_4118[0]_i_27_n_5 }));
  CARRY8 \trunc_ln472_8_reg_4118_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\trunc_ln472_8_reg_4118_reg[0]_i_2_n_5 ,\trunc_ln472_8_reg_4118_reg[0]_i_2_n_6 ,\trunc_ln472_8_reg_4118_reg[0]_i_2_n_7 ,\trunc_ln472_8_reg_4118_reg[0]_i_2_n_8 ,\trunc_ln472_8_reg_4118_reg[0]_i_2_n_9 ,\trunc_ln472_8_reg_4118_reg[0]_i_2_n_10 ,\trunc_ln472_8_reg_4118_reg[0]_i_2_n_11 ,\trunc_ln472_8_reg_4118_reg[0]_i_2_n_12 }),
        .DI(K_3_fu_1534_p2[7:0]),
        .O(sext_ln466_4_fu_1848_p1[7:0]),
        .S({\trunc_ln472_8_reg_4118[0]_i_11_n_5 ,\trunc_ln472_8_reg_4118[0]_i_12_n_5 ,\trunc_ln472_8_reg_4118[0]_i_13_n_5 ,\trunc_ln472_8_reg_4118[0]_i_14_n_5 ,\trunc_ln472_8_reg_4118[0]_i_15_n_5 ,\trunc_ln472_8_reg_4118[0]_i_16_n_5 ,\trunc_ln472_8_reg_4118[0]_i_17_n_5 ,\trunc_ln472_8_reg_4118[0]_i_18_n_5 }));
  FDRE \trunc_ln472_8_reg_4118_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_2_fu_1886_p2[12]),
        .Q(trunc_ln472_8_reg_4118[10]),
        .R(1'b0));
  FDRE \trunc_ln472_8_reg_4118_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_2_fu_1886_p2[3]),
        .Q(trunc_ln472_8_reg_4118[1]),
        .R(1'b0));
  FDRE \trunc_ln472_8_reg_4118_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_2_fu_1886_p2[4]),
        .Q(trunc_ln472_8_reg_4118[2]),
        .R(1'b0));
  FDRE \trunc_ln472_8_reg_4118_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_2_fu_1886_p2[5]),
        .Q(trunc_ln472_8_reg_4118[3]),
        .R(1'b0));
  FDRE \trunc_ln472_8_reg_4118_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_2_fu_1886_p2[6]),
        .Q(trunc_ln472_8_reg_4118[4]),
        .R(1'b0));
  FDRE \trunc_ln472_8_reg_4118_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_2_fu_1886_p2[7]),
        .Q(trunc_ln472_8_reg_4118[5]),
        .R(1'b0));
  FDRE \trunc_ln472_8_reg_4118_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_2_fu_1886_p2[8]),
        .Q(trunc_ln472_8_reg_4118[6]),
        .R(1'b0));
  FDRE \trunc_ln472_8_reg_4118_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_2_fu_1886_p2[9]),
        .Q(trunc_ln472_8_reg_4118[7]),
        .R(1'b0));
  FDRE \trunc_ln472_8_reg_4118_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_2_fu_1886_p2[10]),
        .Q(trunc_ln472_8_reg_4118[8]),
        .R(1'b0));
  FDRE \trunc_ln472_8_reg_4118_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_2_fu_1886_p2[11]),
        .Q(trunc_ln472_8_reg_4118[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \var_quant_1_reg_4158[4]_i_2 
       (.I0(SD_1_reg_4148[7]),
        .I1(var_1_fu_2655_p4[7]),
        .O(\var_quant_1_reg_4158[4]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var_quant_1_reg_4158[4]_i_3 
       (.I0(SD_1_reg_4148[6]),
        .I1(var_1_fu_2655_p4[6]),
        .O(\var_quant_1_reg_4158[4]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var_quant_1_reg_4158[4]_i_4 
       (.I0(SD_1_reg_4148[5]),
        .I1(var_1_fu_2655_p4[5]),
        .O(\var_quant_1_reg_4158[4]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var_quant_1_reg_4158[4]_i_5 
       (.I0(SD_1_reg_4148[4]),
        .I1(var_1_fu_2655_p4[4]),
        .O(\var_quant_1_reg_4158[4]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var_quant_1_reg_4158[4]_i_6 
       (.I0(SD_1_reg_4148[3]),
        .I1(var_1_fu_2655_p4[3]),
        .O(\var_quant_1_reg_4158[4]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var_quant_1_reg_4158[4]_i_7 
       (.I0(SD_1_reg_4148[2]),
        .I1(var_1_fu_2655_p4[2]),
        .O(\var_quant_1_reg_4158[4]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var_quant_1_reg_4158[4]_i_8 
       (.I0(SD_1_reg_4148[1]),
        .I1(var_1_fu_2655_p4[1]),
        .O(\var_quant_1_reg_4158[4]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var_quant_1_reg_4158[4]_i_9 
       (.I0(SD_1_reg_4148[0]),
        .I1(var_1_fu_2655_p4[0]),
        .O(\var_quant_1_reg_4158[4]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h57FFFD5501555400)) 
    \var_quant_1_reg_4158[9]_i_10 
       (.I0(\var_quant_1_reg_4158[9]_i_47_n_5 ),
        .I1(\var_quant_1_reg_4158[9]_i_48_n_5 ),
        .I2(sub_ln477_fu_2489_p2[6]),
        .I3(sub_ln477_fu_2489_p2[12]),
        .I4(sub_ln477_fu_2489_p2[7]),
        .I5(\var_quant_1_reg_4158[9]_i_49_n_5 ),
        .O(\var_quant_1_reg_4158[9]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAA955555555)) 
    \var_quant_1_reg_4158[9]_i_100 
       (.I0(sub_ln477_1_fu_2524_p2[9]),
        .I1(sub_ln477_1_fu_2524_p2[8]),
        .I2(sub_ln477_1_fu_2524_p2[6]),
        .I3(\var_quant_1_reg_4158[9]_i_110_n_5 ),
        .I4(sub_ln477_1_fu_2524_p2[7]),
        .I5(sub_ln477_1_fu_2524_p2[12]),
        .O(\var_quant_1_reg_4158[9]_i_100_n_5 ));
  LUT6 #(
    .INIT(64'h55555556AAAAAAAA)) 
    \var_quant_1_reg_4158[9]_i_101 
       (.I0(sub_ln477_3_fu_2594_p2[9]),
        .I1(sub_ln477_3_fu_2594_p2[8]),
        .I2(sub_ln477_3_fu_2594_p2[6]),
        .I3(\var_quant_1_reg_4158[9]_i_109_n_5 ),
        .I4(sub_ln477_3_fu_2594_p2[7]),
        .I5(sub_ln477_3_fu_2594_p2[12]),
        .O(\var_quant_1_reg_4158[9]_i_101_n_5 ));
  LUT6 #(
    .INIT(64'h55555556AAAAAAAA)) 
    \var_quant_1_reg_4158[9]_i_102 
       (.I0(sub_ln477_2_fu_2559_p2[9]),
        .I1(sub_ln477_2_fu_2559_p2[8]),
        .I2(sub_ln477_2_fu_2559_p2[6]),
        .I3(\var_quant_1_reg_4158[9]_i_108_n_5 ),
        .I4(sub_ln477_2_fu_2559_p2[7]),
        .I5(sub_ln477_2_fu_2559_p2[12]),
        .O(\var_quant_1_reg_4158[9]_i_102_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'hAAA95555)) 
    \var_quant_1_reg_4158[9]_i_103 
       (.I0(sub_ln477_1_fu_2524_p2[8]),
        .I1(sub_ln477_1_fu_2524_p2[7]),
        .I2(\var_quant_1_reg_4158[9]_i_110_n_5 ),
        .I3(sub_ln477_1_fu_2524_p2[6]),
        .I4(sub_ln477_1_fu_2524_p2[12]),
        .O(\var_quant_1_reg_4158[9]_i_103_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'h6666666A)) 
    \var_quant_1_reg_4158[9]_i_104 
       (.I0(sub_ln477_3_fu_2594_p2[8]),
        .I1(sub_ln477_3_fu_2594_p2[12]),
        .I2(sub_ln477_3_fu_2594_p2[7]),
        .I3(\var_quant_1_reg_4158[9]_i_109_n_5 ),
        .I4(sub_ln477_3_fu_2594_p2[6]),
        .O(\var_quant_1_reg_4158[9]_i_104_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'h6666666A)) 
    \var_quant_1_reg_4158[9]_i_105 
       (.I0(sub_ln477_2_fu_2559_p2[8]),
        .I1(sub_ln477_2_fu_2559_p2[12]),
        .I2(sub_ln477_2_fu_2559_p2[7]),
        .I3(\var_quant_1_reg_4158[9]_i_108_n_5 ),
        .I4(sub_ln477_2_fu_2559_p2[6]),
        .O(\var_quant_1_reg_4158[9]_i_105_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'hA955)) 
    \var_quant_1_reg_4158[9]_i_106 
       (.I0(sub_ln477_3_fu_2594_p2[7]),
        .I1(sub_ln477_3_fu_2594_p2[6]),
        .I2(\var_quant_1_reg_4158[9]_i_109_n_5 ),
        .I3(sub_ln477_3_fu_2594_p2[12]),
        .O(\var_quant_1_reg_4158[9]_i_106_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'hA955)) 
    \var_quant_1_reg_4158[9]_i_107 
       (.I0(sub_ln477_1_fu_2524_p2[7]),
        .I1(sub_ln477_1_fu_2524_p2[6]),
        .I2(\var_quant_1_reg_4158[9]_i_110_n_5 ),
        .I3(sub_ln477_1_fu_2524_p2[12]),
        .O(\var_quant_1_reg_4158[9]_i_107_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \var_quant_1_reg_4158[9]_i_108 
       (.I0(sub_ln477_2_fu_2559_p2[5]),
        .I1(sub_ln477_2_fu_2559_p2[3]),
        .I2(sub_ln477_2_fu_2559_p2[0]),
        .I3(sub_ln477_2_fu_2559_p2[1]),
        .I4(sub_ln477_2_fu_2559_p2[2]),
        .I5(sub_ln477_2_fu_2559_p2[4]),
        .O(\var_quant_1_reg_4158[9]_i_108_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \var_quant_1_reg_4158[9]_i_109 
       (.I0(sub_ln477_3_fu_2594_p2[5]),
        .I1(sub_ln477_3_fu_2594_p2[3]),
        .I2(sub_ln477_3_fu_2594_p2[0]),
        .I3(sub_ln477_3_fu_2594_p2[1]),
        .I4(sub_ln477_3_fu_2594_p2[2]),
        .I5(sub_ln477_3_fu_2594_p2[4]),
        .O(\var_quant_1_reg_4158[9]_i_109_n_5 ));
  LUT5 #(
    .INIT(32'hB2DBDB4D)) 
    \var_quant_1_reg_4158[9]_i_11 
       (.I0(\var_quant_1_reg_4158[9]_i_36_n_5 ),
        .I1(\var_quant_1_reg_4158[9]_i_32_n_5 ),
        .I2(\var_quant_1_reg_4158[9]_i_34_n_5 ),
        .I3(\var_quant_1_reg_4158[9]_i_35_n_5 ),
        .I4(\var_quant_1_reg_4158[9]_i_33_n_5 ),
        .O(\var_quant_1_reg_4158[9]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \var_quant_1_reg_4158[9]_i_110 
       (.I0(sub_ln477_1_fu_2524_p2[5]),
        .I1(sub_ln477_1_fu_2524_p2[3]),
        .I2(sub_ln477_1_fu_2524_p2[0]),
        .I3(sub_ln477_1_fu_2524_p2[1]),
        .I4(sub_ln477_1_fu_2524_p2[2]),
        .I5(sub_ln477_1_fu_2524_p2[4]),
        .O(\var_quant_1_reg_4158[9]_i_110_n_5 ));
  LUT6 #(
    .INIT(64'h5555555555555557)) 
    \var_quant_1_reg_4158[9]_i_111 
       (.I0(sub_ln477_2_fu_2559_p2[12]),
        .I1(sub_ln477_2_fu_2559_p2[3]),
        .I2(sub_ln477_2_fu_2559_p2[0]),
        .I3(sub_ln477_2_fu_2559_p2[1]),
        .I4(sub_ln477_2_fu_2559_p2[2]),
        .I5(sub_ln477_2_fu_2559_p2[4]),
        .O(\var_quant_1_reg_4158[9]_i_111_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \var_quant_1_reg_4158[9]_i_112 
       (.I0(sub_ln477_1_fu_2524_p2[3]),
        .I1(sub_ln477_1_fu_2524_p2[0]),
        .I2(sub_ln477_1_fu_2524_p2[1]),
        .I3(sub_ln477_1_fu_2524_p2[2]),
        .I4(sub_ln477_1_fu_2524_p2[4]),
        .I5(sub_ln477_1_fu_2524_p2[12]),
        .O(\var_quant_1_reg_4158[9]_i_112_n_5 ));
  LUT6 #(
    .INIT(64'h5555555555555557)) 
    \var_quant_1_reg_4158[9]_i_113 
       (.I0(sub_ln477_3_fu_2594_p2[12]),
        .I1(sub_ln477_3_fu_2594_p2[3]),
        .I2(sub_ln477_3_fu_2594_p2[0]),
        .I3(sub_ln477_3_fu_2594_p2[1]),
        .I4(sub_ln477_3_fu_2594_p2[2]),
        .I5(sub_ln477_3_fu_2594_p2[4]),
        .O(\var_quant_1_reg_4158[9]_i_113_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \var_quant_1_reg_4158[9]_i_114 
       (.I0(sub_ln477_2_fu_2559_p2[4]),
        .I1(sub_ln477_2_fu_2559_p2[2]),
        .I2(sub_ln477_2_fu_2559_p2[1]),
        .I3(sub_ln477_2_fu_2559_p2[0]),
        .I4(sub_ln477_2_fu_2559_p2[3]),
        .O(\var_quant_1_reg_4158[9]_i_114_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h666A)) 
    \var_quant_1_reg_4158[9]_i_115 
       (.I0(sub_ln477_3_fu_2594_p2[2]),
        .I1(sub_ln477_3_fu_2594_p2[12]),
        .I2(sub_ln477_3_fu_2594_p2[0]),
        .I3(sub_ln477_3_fu_2594_p2[1]),
        .O(\var_quant_1_reg_4158[9]_i_115_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h666A)) 
    \var_quant_1_reg_4158[9]_i_116 
       (.I0(sub_ln477_1_fu_2524_p2[2]),
        .I1(sub_ln477_1_fu_2524_p2[12]),
        .I2(sub_ln477_1_fu_2524_p2[0]),
        .I3(sub_ln477_1_fu_2524_p2[1]),
        .O(\var_quant_1_reg_4158[9]_i_116_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \var_quant_1_reg_4158[9]_i_117 
       (.I0(sub_ln477_1_fu_2524_p2[0]),
        .I1(sub_ln477_1_fu_2524_p2[12]),
        .I2(sub_ln477_1_fu_2524_p2[1]),
        .O(\var_quant_1_reg_4158[9]_i_117_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \var_quant_1_reg_4158[9]_i_118 
       (.I0(sub_ln477_2_fu_2559_p2[0]),
        .I1(sub_ln477_2_fu_2559_p2[12]),
        .I2(sub_ln477_2_fu_2559_p2[1]),
        .O(\var_quant_1_reg_4158[9]_i_118_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \var_quant_1_reg_4158[9]_i_119 
       (.I0(sub_ln477_1_fu_2524_p2[4]),
        .I1(sub_ln477_1_fu_2524_p2[2]),
        .I2(sub_ln477_1_fu_2524_p2[1]),
        .I3(sub_ln477_1_fu_2524_p2[0]),
        .I4(sub_ln477_1_fu_2524_p2[3]),
        .O(\var_quant_1_reg_4158[9]_i_119_n_5 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \var_quant_1_reg_4158[9]_i_12 
       (.I0(\var_quant_1_reg_4158[9]_i_7_n_5 ),
        .I1(\var_quant_1_reg_4158[9]_i_33_n_5 ),
        .I2(\var_quant_1_reg_4158[9]_i_34_n_5 ),
        .I3(\var_quant_1_reg_4158[9]_i_35_n_5 ),
        .I4(\var_quant_1_reg_4158[9]_i_36_n_5 ),
        .I5(\var_quant_1_reg_4158[9]_i_32_n_5 ),
        .O(\var_quant_1_reg_4158[9]_i_12_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \var_quant_1_reg_4158[9]_i_120 
       (.I0(sub_ln477_3_fu_2594_p2[4]),
        .I1(sub_ln477_3_fu_2594_p2[2]),
        .I2(sub_ln477_3_fu_2594_p2[1]),
        .I3(sub_ln477_3_fu_2594_p2[0]),
        .I4(sub_ln477_3_fu_2594_p2[3]),
        .O(\var_quant_1_reg_4158[9]_i_120_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_1_reg_4158[9]_i_121 
       (.I0(sext_ln466_2_reg_4044[7]),
        .I1(trunc_ln472_5_reg_4103[7]),
        .I2(tmp_27_reg_4098),
        .I3(sub_ln472_3_reg_4108[7]),
        .O(\var_quant_1_reg_4158[9]_i_121_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_1_reg_4158[9]_i_122 
       (.I0(sext_ln466_2_reg_4044[6]),
        .I1(trunc_ln472_5_reg_4103[6]),
        .I2(tmp_27_reg_4098),
        .I3(sub_ln472_3_reg_4108[6]),
        .O(\var_quant_1_reg_4158[9]_i_122_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_1_reg_4158[9]_i_123 
       (.I0(sext_ln466_2_reg_4044[5]),
        .I1(trunc_ln472_5_reg_4103[5]),
        .I2(tmp_27_reg_4098),
        .I3(sub_ln472_3_reg_4108[5]),
        .O(\var_quant_1_reg_4158[9]_i_123_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_1_reg_4158[9]_i_124 
       (.I0(sext_ln466_2_reg_4044[4]),
        .I1(trunc_ln472_5_reg_4103[4]),
        .I2(tmp_27_reg_4098),
        .I3(sub_ln472_3_reg_4108[4]),
        .O(\var_quant_1_reg_4158[9]_i_124_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_1_reg_4158[9]_i_125 
       (.I0(sext_ln466_2_reg_4044[3]),
        .I1(trunc_ln472_5_reg_4103[3]),
        .I2(tmp_27_reg_4098),
        .I3(sub_ln472_3_reg_4108[3]),
        .O(\var_quant_1_reg_4158[9]_i_125_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_1_reg_4158[9]_i_126 
       (.I0(sext_ln466_2_reg_4044[2]),
        .I1(trunc_ln472_5_reg_4103[2]),
        .I2(tmp_27_reg_4098),
        .I3(sub_ln472_3_reg_4108[2]),
        .O(\var_quant_1_reg_4158[9]_i_126_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_1_reg_4158[9]_i_127 
       (.I0(sext_ln466_2_reg_4044[1]),
        .I1(trunc_ln472_5_reg_4103[1]),
        .I2(tmp_27_reg_4098),
        .I3(sub_ln472_3_reg_4108[1]),
        .O(\var_quant_1_reg_4158[9]_i_127_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_1_reg_4158[9]_i_128 
       (.I0(sext_ln466_2_reg_4044[0]),
        .I1(trunc_ln472_5_reg_4103[0]),
        .I2(tmp_27_reg_4098),
        .I3(sub_ln472_3_reg_4108[0]),
        .O(\var_quant_1_reg_4158[9]_i_128_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_1_reg_4158[9]_i_129 
       (.I0(sext_ln466_1_reg_4038[7]),
        .I1(trunc_ln472_5_reg_4103[7]),
        .I2(tmp_27_reg_4098),
        .I3(sub_ln472_3_reg_4108[7]),
        .O(\var_quant_1_reg_4158[9]_i_129_n_5 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \var_quant_1_reg_4158[9]_i_13 
       (.I0(\var_quant_1_reg_4158[9]_i_43_n_5 ),
        .I1(\var_quant_1_reg_4158[9]_i_42_n_5 ),
        .I2(\var_quant_1_reg_4158[9]_i_41_n_5 ),
        .I3(\var_quant_1_reg_4158[9]_i_37_n_5 ),
        .I4(\var_quant_1_reg_4158[9]_i_50_n_5 ),
        .I5(\var_quant_1_reg_4158[9]_i_40_n_5 ),
        .O(\var_quant_1_reg_4158[9]_i_13_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_1_reg_4158[9]_i_130 
       (.I0(sext_ln466_1_reg_4038[6]),
        .I1(trunc_ln472_5_reg_4103[6]),
        .I2(tmp_27_reg_4098),
        .I3(sub_ln472_3_reg_4108[6]),
        .O(\var_quant_1_reg_4158[9]_i_130_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_1_reg_4158[9]_i_131 
       (.I0(sext_ln466_1_reg_4038[5]),
        .I1(trunc_ln472_5_reg_4103[5]),
        .I2(tmp_27_reg_4098),
        .I3(sub_ln472_3_reg_4108[5]),
        .O(\var_quant_1_reg_4158[9]_i_131_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_1_reg_4158[9]_i_132 
       (.I0(sext_ln466_1_reg_4038[4]),
        .I1(trunc_ln472_5_reg_4103[4]),
        .I2(tmp_27_reg_4098),
        .I3(sub_ln472_3_reg_4108[4]),
        .O(\var_quant_1_reg_4158[9]_i_132_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_1_reg_4158[9]_i_133 
       (.I0(sext_ln466_1_reg_4038[3]),
        .I1(trunc_ln472_5_reg_4103[3]),
        .I2(tmp_27_reg_4098),
        .I3(sub_ln472_3_reg_4108[3]),
        .O(\var_quant_1_reg_4158[9]_i_133_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_1_reg_4158[9]_i_134 
       (.I0(sext_ln466_1_reg_4038[2]),
        .I1(trunc_ln472_5_reg_4103[2]),
        .I2(tmp_27_reg_4098),
        .I3(sub_ln472_3_reg_4108[2]),
        .O(\var_quant_1_reg_4158[9]_i_134_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_1_reg_4158[9]_i_135 
       (.I0(sext_ln466_1_reg_4038[1]),
        .I1(trunc_ln472_5_reg_4103[1]),
        .I2(tmp_27_reg_4098),
        .I3(sub_ln472_3_reg_4108[1]),
        .O(\var_quant_1_reg_4158[9]_i_135_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_1_reg_4158[9]_i_136 
       (.I0(sext_ln466_1_reg_4038[0]),
        .I1(trunc_ln472_5_reg_4103[0]),
        .I2(tmp_27_reg_4098),
        .I3(sub_ln472_3_reg_4108[0]),
        .O(\var_quant_1_reg_4158[9]_i_136_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_1_reg_4158[9]_i_137 
       (.I0(sext_ln466_3_reg_4050[7]),
        .I1(trunc_ln472_5_reg_4103[7]),
        .I2(tmp_27_reg_4098),
        .I3(sub_ln472_3_reg_4108[7]),
        .O(\var_quant_1_reg_4158[9]_i_137_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_1_reg_4158[9]_i_138 
       (.I0(sext_ln466_3_reg_4050[6]),
        .I1(trunc_ln472_5_reg_4103[6]),
        .I2(tmp_27_reg_4098),
        .I3(sub_ln472_3_reg_4108[6]),
        .O(\var_quant_1_reg_4158[9]_i_138_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_1_reg_4158[9]_i_139 
       (.I0(sext_ln466_3_reg_4050[5]),
        .I1(trunc_ln472_5_reg_4103[5]),
        .I2(tmp_27_reg_4098),
        .I3(sub_ln472_3_reg_4108[5]),
        .O(\var_quant_1_reg_4158[9]_i_139_n_5 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \var_quant_1_reg_4158[9]_i_14 
       (.I0(\var_quant_1_reg_4158[9]_i_46_n_5 ),
        .I1(\var_quant_1_reg_4158[9]_i_45_n_5 ),
        .I2(\var_quant_1_reg_4158[9]_i_44_n_5 ),
        .I3(\var_quant_1_reg_4158[9]_i_42_n_5 ),
        .I4(\var_quant_1_reg_4158[9]_i_41_n_5 ),
        .I5(\var_quant_1_reg_4158[9]_i_43_n_5 ),
        .O(\var_quant_1_reg_4158[9]_i_14_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_1_reg_4158[9]_i_140 
       (.I0(sext_ln466_3_reg_4050[4]),
        .I1(trunc_ln472_5_reg_4103[4]),
        .I2(tmp_27_reg_4098),
        .I3(sub_ln472_3_reg_4108[4]),
        .O(\var_quant_1_reg_4158[9]_i_140_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_1_reg_4158[9]_i_141 
       (.I0(sext_ln466_3_reg_4050[3]),
        .I1(trunc_ln472_5_reg_4103[3]),
        .I2(tmp_27_reg_4098),
        .I3(sub_ln472_3_reg_4108[3]),
        .O(\var_quant_1_reg_4158[9]_i_141_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_1_reg_4158[9]_i_142 
       (.I0(sext_ln466_3_reg_4050[2]),
        .I1(trunc_ln472_5_reg_4103[2]),
        .I2(tmp_27_reg_4098),
        .I3(sub_ln472_3_reg_4108[2]),
        .O(\var_quant_1_reg_4158[9]_i_142_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_1_reg_4158[9]_i_143 
       (.I0(sext_ln466_3_reg_4050[1]),
        .I1(trunc_ln472_5_reg_4103[1]),
        .I2(tmp_27_reg_4098),
        .I3(sub_ln472_3_reg_4108[1]),
        .O(\var_quant_1_reg_4158[9]_i_143_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_1_reg_4158[9]_i_144 
       (.I0(sext_ln466_3_reg_4050[0]),
        .I1(trunc_ln472_5_reg_4103[0]),
        .I2(tmp_27_reg_4098),
        .I3(sub_ln472_3_reg_4108[0]),
        .O(\var_quant_1_reg_4158[9]_i_144_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \var_quant_1_reg_4158[9]_i_145 
       (.I0(tmp_27_reg_4098),
        .I1(sub_ln472_3_reg_4108[11]),
        .O(\var_quant_1_reg_4158[9]_i_145_n_5 ));
  LUT3 #(
    .INIT(8'h9F)) 
    \var_quant_1_reg_4158[9]_i_146 
       (.I0(sub_ln472_3_reg_4108[12]),
        .I1(sub_ln472_3_reg_4108[11]),
        .I2(tmp_27_reg_4098),
        .O(\var_quant_1_reg_4158[9]_i_146_n_5 ));
  LUT3 #(
    .INIT(8'h87)) 
    \var_quant_1_reg_4158[9]_i_147 
       (.I0(sub_ln472_3_reg_4108[11]),
        .I1(tmp_27_reg_4098),
        .I2(sext_ln466_2_reg_4044[11]),
        .O(\var_quant_1_reg_4158[9]_i_147_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_1_reg_4158[9]_i_148 
       (.I0(sext_ln466_2_reg_4044[10]),
        .I1(trunc_ln472_5_reg_4103[10]),
        .I2(tmp_27_reg_4098),
        .I3(sub_ln472_3_reg_4108[10]),
        .O(\var_quant_1_reg_4158[9]_i_148_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_1_reg_4158[9]_i_149 
       (.I0(sext_ln466_2_reg_4044[9]),
        .I1(trunc_ln472_5_reg_4103[9]),
        .I2(tmp_27_reg_4098),
        .I3(sub_ln472_3_reg_4108[9]),
        .O(\var_quant_1_reg_4158[9]_i_149_n_5 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \var_quant_1_reg_4158[9]_i_15 
       (.I0(\var_quant_1_reg_4158[9]_i_49_n_5 ),
        .I1(\var_quant_1_reg_4158[9]_i_51_n_5 ),
        .I2(\var_quant_1_reg_4158[9]_i_47_n_5 ),
        .I3(\var_quant_1_reg_4158[9]_i_44_n_5 ),
        .I4(\var_quant_1_reg_4158[9]_i_45_n_5 ),
        .I5(\var_quant_1_reg_4158[9]_i_46_n_5 ),
        .O(\var_quant_1_reg_4158[9]_i_15_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_1_reg_4158[9]_i_150 
       (.I0(sext_ln466_2_reg_4044[8]),
        .I1(trunc_ln472_5_reg_4103[8]),
        .I2(tmp_27_reg_4098),
        .I3(sub_ln472_3_reg_4108[8]),
        .O(\var_quant_1_reg_4158[9]_i_150_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \var_quant_1_reg_4158[9]_i_151 
       (.I0(tmp_27_reg_4098),
        .I1(sub_ln472_3_reg_4108[11]),
        .O(\var_quant_1_reg_4158[9]_i_151_n_5 ));
  LUT3 #(
    .INIT(8'h9F)) 
    \var_quant_1_reg_4158[9]_i_152 
       (.I0(sub_ln472_3_reg_4108[12]),
        .I1(sub_ln472_3_reg_4108[11]),
        .I2(tmp_27_reg_4098),
        .O(\var_quant_1_reg_4158[9]_i_152_n_5 ));
  LUT3 #(
    .INIT(8'h87)) 
    \var_quant_1_reg_4158[9]_i_153 
       (.I0(sub_ln472_3_reg_4108[11]),
        .I1(tmp_27_reg_4098),
        .I2(sext_ln466_1_reg_4038[11]),
        .O(\var_quant_1_reg_4158[9]_i_153_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_1_reg_4158[9]_i_154 
       (.I0(sext_ln466_1_reg_4038[10]),
        .I1(trunc_ln472_5_reg_4103[10]),
        .I2(tmp_27_reg_4098),
        .I3(sub_ln472_3_reg_4108[10]),
        .O(\var_quant_1_reg_4158[9]_i_154_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_1_reg_4158[9]_i_155 
       (.I0(sext_ln466_1_reg_4038[9]),
        .I1(trunc_ln472_5_reg_4103[9]),
        .I2(tmp_27_reg_4098),
        .I3(sub_ln472_3_reg_4108[9]),
        .O(\var_quant_1_reg_4158[9]_i_155_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_1_reg_4158[9]_i_156 
       (.I0(sext_ln466_1_reg_4038[8]),
        .I1(trunc_ln472_5_reg_4103[8]),
        .I2(tmp_27_reg_4098),
        .I3(sub_ln472_3_reg_4108[8]),
        .O(\var_quant_1_reg_4158[9]_i_156_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \var_quant_1_reg_4158[9]_i_157 
       (.I0(tmp_27_reg_4098),
        .I1(sub_ln472_3_reg_4108[11]),
        .O(\var_quant_1_reg_4158[9]_i_157_n_5 ));
  LUT3 #(
    .INIT(8'h9F)) 
    \var_quant_1_reg_4158[9]_i_158 
       (.I0(sub_ln472_3_reg_4108[12]),
        .I1(sub_ln472_3_reg_4108[11]),
        .I2(tmp_27_reg_4098),
        .O(\var_quant_1_reg_4158[9]_i_158_n_5 ));
  LUT3 #(
    .INIT(8'h87)) 
    \var_quant_1_reg_4158[9]_i_159 
       (.I0(sub_ln472_3_reg_4108[11]),
        .I1(tmp_27_reg_4098),
        .I2(sext_ln466_3_reg_4050[11]),
        .O(\var_quant_1_reg_4158[9]_i_159_n_5 ));
  LUT5 #(
    .INIT(32'h7DD71441)) 
    \var_quant_1_reg_4158[9]_i_16 
       (.I0(\var_quant_1_reg_4158[9]_i_52_n_5 ),
        .I1(\var_quant_1_reg_4158[9]_i_53_n_5 ),
        .I2(\var_quant_1_reg_4158[9]_i_54_n_5 ),
        .I3(\var_quant_1_reg_4158[9]_i_55_n_5 ),
        .I4(\var_quant_1_reg_4158[9]_i_56_n_5 ),
        .O(\var_quant_1_reg_4158[9]_i_16_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_1_reg_4158[9]_i_160 
       (.I0(sext_ln466_3_reg_4050[10]),
        .I1(trunc_ln472_5_reg_4103[10]),
        .I2(tmp_27_reg_4098),
        .I3(sub_ln472_3_reg_4108[10]),
        .O(\var_quant_1_reg_4158[9]_i_160_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_1_reg_4158[9]_i_161 
       (.I0(sext_ln466_3_reg_4050[9]),
        .I1(trunc_ln472_5_reg_4103[9]),
        .I2(tmp_27_reg_4098),
        .I3(sub_ln472_3_reg_4108[9]),
        .O(\var_quant_1_reg_4158[9]_i_161_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_1_reg_4158[9]_i_162 
       (.I0(sext_ln466_3_reg_4050[8]),
        .I1(trunc_ln472_5_reg_4103[8]),
        .I2(tmp_27_reg_4098),
        .I3(sub_ln472_3_reg_4108[8]),
        .O(\var_quant_1_reg_4158[9]_i_162_n_5 ));
  LUT5 #(
    .INIT(32'h7FD51540)) 
    \var_quant_1_reg_4158[9]_i_17 
       (.I0(\var_quant_1_reg_4158[9]_i_57_n_5 ),
        .I1(\var_quant_1_reg_4158[9]_i_58_n_5 ),
        .I2(sub_ln477_fu_2489_p2[12]),
        .I3(sub_ln477_fu_2489_p2[5]),
        .I4(\var_quant_1_reg_4158[9]_i_59_n_5 ),
        .O(\var_quant_1_reg_4158[9]_i_17_n_5 ));
  LUT5 #(
    .INIT(32'h69FF0069)) 
    \var_quant_1_reg_4158[9]_i_18 
       (.I0(\var_quant_1_reg_4158[9]_i_60_n_5 ),
        .I1(\var_quant_1_reg_4158[9]_i_61_n_5 ),
        .I2(\var_quant_1_reg_4158[9]_i_62_n_5 ),
        .I3(\var_quant_1_reg_4158[9]_i_63_n_5 ),
        .I4(\var_quant_1_reg_4158[9]_i_64_n_5 ),
        .O(\var_quant_1_reg_4158[9]_i_18_n_5 ));
  LUT5 #(
    .INIT(32'h009696FF)) 
    \var_quant_1_reg_4158[9]_i_19 
       (.I0(\var_quant_1_reg_4158[9]_i_65_n_5 ),
        .I1(\var_quant_1_reg_4158[9]_i_66_n_5 ),
        .I2(\var_quant_1_reg_4158[9]_i_67_n_5 ),
        .I3(\var_quant_1_reg_4158[9]_i_68_n_5 ),
        .I4(\var_quant_1_reg_4158[9]_i_69_n_5 ),
        .O(\var_quant_1_reg_4158[9]_i_19_n_5 ));
  LUT6 #(
    .INIT(64'h888EEEEEEEE88888)) 
    \var_quant_1_reg_4158[9]_i_20 
       (.I0(\var_quant_1_reg_4158[9]_i_70_n_5 ),
        .I1(\var_quant_1_reg_4158[9]_i_71_n_5 ),
        .I2(sub_ln477_fu_2489_p2[1]),
        .I3(sub_ln477_fu_2489_p2[0]),
        .I4(sub_ln477_fu_2489_p2[12]),
        .I5(sub_ln477_fu_2489_p2[2]),
        .O(\var_quant_1_reg_4158[9]_i_20_n_5 ));
  LUT6 #(
    .INIT(64'h6969699996969666)) 
    \var_quant_1_reg_4158[9]_i_21 
       (.I0(\var_quant_1_reg_4158[9]_i_70_n_5 ),
        .I1(sub_ln477_fu_2489_p2[2]),
        .I2(sub_ln477_fu_2489_p2[12]),
        .I3(sub_ln477_fu_2489_p2[0]),
        .I4(sub_ln477_fu_2489_p2[1]),
        .I5(\var_quant_1_reg_4158[9]_i_71_n_5 ),
        .O(\var_quant_1_reg_4158[9]_i_21_n_5 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \var_quant_1_reg_4158[9]_i_22 
       (.I0(\var_quant_1_reg_4158[9]_i_72_n_5 ),
        .I1(sub_ln477_fu_2489_p2[1]),
        .I2(sub_ln477_fu_2489_p2[12]),
        .I3(sub_ln477_fu_2489_p2[0]),
        .O(\var_quant_1_reg_4158[9]_i_22_n_5 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \var_quant_1_reg_4158[9]_i_24 
       (.I0(\var_quant_1_reg_4158[9]_i_16_n_5 ),
        .I1(\var_quant_1_reg_4158[9]_i_47_n_5 ),
        .I2(\var_quant_1_reg_4158[9]_i_49_n_5 ),
        .I3(\var_quant_1_reg_4158[9]_i_51_n_5 ),
        .O(\var_quant_1_reg_4158[9]_i_24_n_5 ));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    \var_quant_1_reg_4158[9]_i_25 
       (.I0(\var_quant_1_reg_4158[9]_i_17_n_5 ),
        .I1(\var_quant_1_reg_4158[9]_i_52_n_5 ),
        .I2(\var_quant_1_reg_4158[9]_i_81_n_5 ),
        .I3(\var_quant_1_reg_4158[9]_i_82_n_5 ),
        .I4(\var_quant_1_reg_4158[9]_i_83_n_5 ),
        .I5(\var_quant_1_reg_4158[9]_i_84_n_5 ),
        .O(\var_quant_1_reg_4158[9]_i_25_n_5 ));
  LUT6 #(
    .INIT(64'h6996966996699669)) 
    \var_quant_1_reg_4158[9]_i_26 
       (.I0(\var_quant_1_reg_4158[9]_i_18_n_5 ),
        .I1(\var_quant_1_reg_4158[9]_i_57_n_5 ),
        .I2(\var_quant_1_reg_4158[9]_i_59_n_5 ),
        .I3(sub_ln477_fu_2489_p2[5]),
        .I4(sub_ln477_fu_2489_p2[12]),
        .I5(\var_quant_1_reg_4158[9]_i_58_n_5 ),
        .O(\var_quant_1_reg_4158[9]_i_26_n_5 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \var_quant_1_reg_4158[9]_i_27 
       (.I0(\var_quant_1_reg_4158[9]_i_60_n_5 ),
        .I1(\var_quant_1_reg_4158[9]_i_61_n_5 ),
        .I2(\var_quant_1_reg_4158[9]_i_62_n_5 ),
        .I3(\var_quant_1_reg_4158[9]_i_19_n_5 ),
        .I4(\var_quant_1_reg_4158[9]_i_63_n_5 ),
        .I5(\var_quant_1_reg_4158[9]_i_64_n_5 ),
        .O(\var_quant_1_reg_4158[9]_i_27_n_5 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \var_quant_1_reg_4158[9]_i_28 
       (.I0(\var_quant_1_reg_4158[9]_i_65_n_5 ),
        .I1(\var_quant_1_reg_4158[9]_i_66_n_5 ),
        .I2(\var_quant_1_reg_4158[9]_i_67_n_5 ),
        .I3(\var_quant_1_reg_4158[9]_i_20_n_5 ),
        .I4(\var_quant_1_reg_4158[9]_i_68_n_5 ),
        .I5(\var_quant_1_reg_4158[9]_i_69_n_5 ),
        .O(\var_quant_1_reg_4158[9]_i_28_n_5 ));
  LUT5 #(
    .INIT(32'h956AAAAA)) 
    \var_quant_1_reg_4158[9]_i_29 
       (.I0(\var_quant_1_reg_4158[9]_i_21_n_5 ),
        .I1(sub_ln477_fu_2489_p2[0]),
        .I2(sub_ln477_fu_2489_p2[12]),
        .I3(sub_ln477_fu_2489_p2[1]),
        .I4(\var_quant_1_reg_4158[9]_i_72_n_5 ),
        .O(\var_quant_1_reg_4158[9]_i_29_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var_quant_1_reg_4158[9]_i_3 
       (.I0(SD_1_reg_4148[9]),
        .I1(var_1_fu_2655_p4[9]),
        .O(\var_quant_1_reg_4158[9]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h566A)) 
    \var_quant_1_reg_4158[9]_i_30 
       (.I0(\var_quant_1_reg_4158[9]_i_22_n_5 ),
        .I1(sub_ln477_2_fu_2559_p2[0]),
        .I2(sub_ln477_1_fu_2524_p2[0]),
        .I3(sub_ln477_3_fu_2594_p2[0]),
        .O(\var_quant_1_reg_4158[9]_i_30_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \var_quant_1_reg_4158[9]_i_31 
       (.I0(sub_ln477_1_fu_2524_p2[0]),
        .I1(sub_ln477_2_fu_2559_p2[0]),
        .I2(sub_ln477_3_fu_2594_p2[0]),
        .I3(sub_ln477_fu_2489_p2[0]),
        .O(\var_quant_1_reg_4158[9]_i_31_n_5 ));
  LUT6 #(
    .INIT(64'h06606FF66FF60660)) 
    \var_quant_1_reg_4158[9]_i_32 
       (.I0(sub_ln477_2_fu_2559_p2[10]),
        .I1(\var_quant_1_reg_4158[9]_i_89_n_5 ),
        .I2(sub_ln477_1_fu_2524_p2[10]),
        .I3(\var_quant_1_reg_4158[9]_i_91_n_5 ),
        .I4(sub_ln477_3_fu_2594_p2[10]),
        .I5(\var_quant_1_reg_4158[9]_i_93_n_5 ),
        .O(\var_quant_1_reg_4158[9]_i_32_n_5 ));
  LUT4 #(
    .INIT(16'h556A)) 
    \var_quant_1_reg_4158[9]_i_33 
       (.I0(sub_ln477_2_fu_2559_p2[11]),
        .I1(sub_ln477_2_fu_2559_p2[10]),
        .I2(sub_ln477_2_fu_2559_p2[12]),
        .I3(\var_quant_1_reg_4158[9]_i_89_n_5 ),
        .O(\var_quant_1_reg_4158[9]_i_33_n_5 ));
  LUT4 #(
    .INIT(16'hA999)) 
    \var_quant_1_reg_4158[9]_i_34 
       (.I0(sub_ln477_1_fu_2524_p2[11]),
        .I1(\var_quant_1_reg_4158[9]_i_91_n_5 ),
        .I2(sub_ln477_1_fu_2524_p2[10]),
        .I3(sub_ln477_1_fu_2524_p2[12]),
        .O(\var_quant_1_reg_4158[9]_i_34_n_5 ));
  LUT4 #(
    .INIT(16'h556A)) 
    \var_quant_1_reg_4158[9]_i_35 
       (.I0(sub_ln477_3_fu_2594_p2[11]),
        .I1(sub_ln477_3_fu_2594_p2[10]),
        .I2(sub_ln477_3_fu_2594_p2[12]),
        .I3(\var_quant_1_reg_4158[9]_i_93_n_5 ),
        .O(\var_quant_1_reg_4158[9]_i_35_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'hAA95)) 
    \var_quant_1_reg_4158[9]_i_36 
       (.I0(sub_ln477_fu_2489_p2[11]),
        .I1(sub_ln477_fu_2489_p2[10]),
        .I2(sub_ln477_fu_2489_p2[12]),
        .I3(\var_quant_1_reg_4158[9]_i_38_n_5 ),
        .O(\var_quant_1_reg_4158[9]_i_36_n_5 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \var_quant_1_reg_4158[9]_i_37 
       (.I0(\var_quant_1_reg_4158[9]_i_89_n_5 ),
        .I1(sub_ln477_2_fu_2559_p2[10]),
        .I2(sub_ln477_1_fu_2524_p2[10]),
        .I3(\var_quant_1_reg_4158[9]_i_91_n_5 ),
        .I4(sub_ln477_3_fu_2594_p2[10]),
        .I5(\var_quant_1_reg_4158[9]_i_93_n_5 ),
        .O(\var_quant_1_reg_4158[9]_i_37_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \var_quant_1_reg_4158[9]_i_38 
       (.I0(sub_ln477_fu_2489_p2[12]),
        .I1(sub_ln477_fu_2489_p2[8]),
        .I2(sub_ln477_fu_2489_p2[6]),
        .I3(\var_quant_1_reg_4158[9]_i_48_n_5 ),
        .I4(sub_ln477_fu_2489_p2[7]),
        .I5(sub_ln477_fu_2489_p2[9]),
        .O(\var_quant_1_reg_4158[9]_i_38_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var_quant_1_reg_4158[9]_i_4 
       (.I0(SD_1_reg_4148[8]),
        .I1(var_1_fu_2655_p4[8]),
        .O(\var_quant_1_reg_4158[9]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \var_quant_1_reg_4158[9]_i_40 
       (.I0(\var_quant_1_reg_4158[9]_i_100_n_5 ),
        .I1(\var_quant_1_reg_4158[9]_i_101_n_5 ),
        .I2(\var_quant_1_reg_4158[9]_i_102_n_5 ),
        .O(\var_quant_1_reg_4158[9]_i_40_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \var_quant_1_reg_4158[9]_i_41 
       (.I0(\var_quant_1_reg_4158[9]_i_102_n_5 ),
        .I1(\var_quant_1_reg_4158[9]_i_100_n_5 ),
        .I2(\var_quant_1_reg_4158[9]_i_101_n_5 ),
        .O(\var_quant_1_reg_4158[9]_i_41_n_5 ));
  LUT6 #(
    .INIT(64'h55555556AAAAAAAA)) 
    \var_quant_1_reg_4158[9]_i_42 
       (.I0(sub_ln477_fu_2489_p2[9]),
        .I1(sub_ln477_fu_2489_p2[8]),
        .I2(sub_ln477_fu_2489_p2[6]),
        .I3(\var_quant_1_reg_4158[9]_i_48_n_5 ),
        .I4(sub_ln477_fu_2489_p2[7]),
        .I5(sub_ln477_fu_2489_p2[12]),
        .O(\var_quant_1_reg_4158[9]_i_42_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \var_quant_1_reg_4158[9]_i_43 
       (.I0(\var_quant_1_reg_4158[9]_i_103_n_5 ),
        .I1(\var_quant_1_reg_4158[9]_i_104_n_5 ),
        .I2(\var_quant_1_reg_4158[9]_i_105_n_5 ),
        .O(\var_quant_1_reg_4158[9]_i_43_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'hAAA95555)) 
    \var_quant_1_reg_4158[9]_i_44 
       (.I0(sub_ln477_fu_2489_p2[8]),
        .I1(sub_ln477_fu_2489_p2[7]),
        .I2(\var_quant_1_reg_4158[9]_i_48_n_5 ),
        .I3(sub_ln477_fu_2489_p2[6]),
        .I4(sub_ln477_fu_2489_p2[12]),
        .O(\var_quant_1_reg_4158[9]_i_44_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \var_quant_1_reg_4158[9]_i_45 
       (.I0(\var_quant_1_reg_4158[9]_i_104_n_5 ),
        .I1(\var_quant_1_reg_4158[9]_i_103_n_5 ),
        .I2(\var_quant_1_reg_4158[9]_i_105_n_5 ),
        .O(\var_quant_1_reg_4158[9]_i_45_n_5 ));
  LUT6 #(
    .INIT(64'h1717177171717171)) 
    \var_quant_1_reg_4158[9]_i_46 
       (.I0(\var_quant_1_reg_4158[9]_i_106_n_5 ),
        .I1(\var_quant_1_reg_4158[9]_i_107_n_5 ),
        .I2(sub_ln477_2_fu_2559_p2[7]),
        .I3(sub_ln477_2_fu_2559_p2[6]),
        .I4(\var_quant_1_reg_4158[9]_i_108_n_5 ),
        .I5(sub_ln477_2_fu_2559_p2[12]),
        .O(\var_quant_1_reg_4158[9]_i_46_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'hFF959500)) 
    \var_quant_1_reg_4158[9]_i_47 
       (.I0(sub_ln477_2_fu_2559_p2[6]),
        .I1(\var_quant_1_reg_4158[9]_i_108_n_5 ),
        .I2(sub_ln477_2_fu_2559_p2[12]),
        .I3(\var_quant_1_reg_4158[9]_i_53_n_5 ),
        .I4(\var_quant_1_reg_4158[9]_i_54_n_5 ),
        .O(\var_quant_1_reg_4158[9]_i_47_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \var_quant_1_reg_4158[9]_i_48 
       (.I0(sub_ln477_fu_2489_p2[5]),
        .I1(sub_ln477_fu_2489_p2[3]),
        .I2(sub_ln477_fu_2489_p2[0]),
        .I3(sub_ln477_fu_2489_p2[1]),
        .I4(sub_ln477_fu_2489_p2[2]),
        .I5(sub_ln477_fu_2489_p2[4]),
        .O(\var_quant_1_reg_4158[9]_i_48_n_5 ));
  LUT6 #(
    .INIT(64'h57A8A857A85757A8)) 
    \var_quant_1_reg_4158[9]_i_49 
       (.I0(sub_ln477_2_fu_2559_p2[12]),
        .I1(\var_quant_1_reg_4158[9]_i_108_n_5 ),
        .I2(sub_ln477_2_fu_2559_p2[6]),
        .I3(sub_ln477_2_fu_2559_p2[7]),
        .I4(\var_quant_1_reg_4158[9]_i_107_n_5 ),
        .I5(\var_quant_1_reg_4158[9]_i_106_n_5 ),
        .O(\var_quant_1_reg_4158[9]_i_49_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \var_quant_1_reg_4158[9]_i_50 
       (.I0(sub_ln477_fu_2489_p2[10]),
        .I1(\var_quant_1_reg_4158[9]_i_38_n_5 ),
        .O(\var_quant_1_reg_4158[9]_i_50_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h666A)) 
    \var_quant_1_reg_4158[9]_i_51 
       (.I0(sub_ln477_fu_2489_p2[7]),
        .I1(sub_ln477_fu_2489_p2[12]),
        .I2(sub_ln477_fu_2489_p2[6]),
        .I3(\var_quant_1_reg_4158[9]_i_48_n_5 ),
        .O(\var_quant_1_reg_4158[9]_i_51_n_5 ));
  LUT3 #(
    .INIT(8'h95)) 
    \var_quant_1_reg_4158[9]_i_52 
       (.I0(sub_ln477_fu_2489_p2[6]),
        .I1(\var_quant_1_reg_4158[9]_i_48_n_5 ),
        .I2(sub_ln477_fu_2489_p2[12]),
        .O(\var_quant_1_reg_4158[9]_i_52_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \var_quant_1_reg_4158[9]_i_53 
       (.I0(sub_ln477_3_fu_2594_p2[6]),
        .I1(\var_quant_1_reg_4158[9]_i_109_n_5 ),
        .I2(sub_ln477_3_fu_2594_p2[12]),
        .O(\var_quant_1_reg_4158[9]_i_53_n_5 ));
  LUT3 #(
    .INIT(8'h95)) 
    \var_quant_1_reg_4158[9]_i_54 
       (.I0(sub_ln477_1_fu_2524_p2[6]),
        .I1(\var_quant_1_reg_4158[9]_i_110_n_5 ),
        .I2(sub_ln477_1_fu_2524_p2[12]),
        .O(\var_quant_1_reg_4158[9]_i_54_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \var_quant_1_reg_4158[9]_i_55 
       (.I0(sub_ln477_2_fu_2559_p2[6]),
        .I1(\var_quant_1_reg_4158[9]_i_108_n_5 ),
        .I2(sub_ln477_2_fu_2559_p2[12]),
        .O(\var_quant_1_reg_4158[9]_i_55_n_5 ));
  LUT6 #(
    .INIT(64'h9FF9099009909FF9)) 
    \var_quant_1_reg_4158[9]_i_56 
       (.I0(sub_ln477_2_fu_2559_p2[5]),
        .I1(\var_quant_1_reg_4158[9]_i_111_n_5 ),
        .I2(\var_quant_1_reg_4158[9]_i_112_n_5 ),
        .I3(sub_ln477_1_fu_2524_p2[5]),
        .I4(\var_quant_1_reg_4158[9]_i_113_n_5 ),
        .I5(sub_ln477_3_fu_2594_p2[5]),
        .O(\var_quant_1_reg_4158[9]_i_56_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \var_quant_1_reg_4158[9]_i_57 
       (.I0(\var_quant_1_reg_4158[9]_i_60_n_5 ),
        .I1(\var_quant_1_reg_4158[9]_i_62_n_5 ),
        .I2(\var_quant_1_reg_4158[9]_i_61_n_5 ),
        .O(\var_quant_1_reg_4158[9]_i_57_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \var_quant_1_reg_4158[9]_i_58 
       (.I0(sub_ln477_fu_2489_p2[4]),
        .I1(sub_ln477_fu_2489_p2[2]),
        .I2(sub_ln477_fu_2489_p2[1]),
        .I3(sub_ln477_fu_2489_p2[0]),
        .I4(sub_ln477_fu_2489_p2[3]),
        .O(\var_quant_1_reg_4158[9]_i_58_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h69999666)) 
    \var_quant_1_reg_4158[9]_i_59 
       (.I0(\var_quant_1_reg_4158[9]_i_84_n_5 ),
        .I1(sub_ln477_2_fu_2559_p2[5]),
        .I2(\var_quant_1_reg_4158[9]_i_114_n_5 ),
        .I3(sub_ln477_2_fu_2559_p2[12]),
        .I4(\var_quant_1_reg_4158[9]_i_83_n_5 ),
        .O(\var_quant_1_reg_4158[9]_i_59_n_5 ));
  LUT5 #(
    .INIT(32'h2882BEEB)) 
    \var_quant_1_reg_4158[9]_i_6 
       (.I0(\var_quant_1_reg_4158[9]_i_32_n_5 ),
        .I1(\var_quant_1_reg_4158[9]_i_33_n_5 ),
        .I2(\var_quant_1_reg_4158[9]_i_34_n_5 ),
        .I3(\var_quant_1_reg_4158[9]_i_35_n_5 ),
        .I4(\var_quant_1_reg_4158[9]_i_36_n_5 ),
        .O(\var_quant_1_reg_4158[9]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAA955555555)) 
    \var_quant_1_reg_4158[9]_i_60 
       (.I0(sub_ln477_2_fu_2559_p2[4]),
        .I1(sub_ln477_2_fu_2559_p2[3]),
        .I2(sub_ln477_2_fu_2559_p2[0]),
        .I3(sub_ln477_2_fu_2559_p2[1]),
        .I4(sub_ln477_2_fu_2559_p2[2]),
        .I5(sub_ln477_2_fu_2559_p2[12]),
        .O(\var_quant_1_reg_4158[9]_i_60_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAA955555555)) 
    \var_quant_1_reg_4158[9]_i_61 
       (.I0(sub_ln477_1_fu_2524_p2[4]),
        .I1(sub_ln477_1_fu_2524_p2[3]),
        .I2(sub_ln477_1_fu_2524_p2[0]),
        .I3(sub_ln477_1_fu_2524_p2[1]),
        .I4(sub_ln477_1_fu_2524_p2[2]),
        .I5(sub_ln477_1_fu_2524_p2[12]),
        .O(\var_quant_1_reg_4158[9]_i_61_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAA955555555)) 
    \var_quant_1_reg_4158[9]_i_62 
       (.I0(sub_ln477_3_fu_2594_p2[4]),
        .I1(sub_ln477_3_fu_2594_p2[3]),
        .I2(sub_ln477_3_fu_2594_p2[0]),
        .I3(sub_ln477_3_fu_2594_p2[1]),
        .I4(sub_ln477_3_fu_2594_p2[2]),
        .I5(sub_ln477_3_fu_2594_p2[12]),
        .O(\var_quant_1_reg_4158[9]_i_62_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAA955555555)) 
    \var_quant_1_reg_4158[9]_i_63 
       (.I0(sub_ln477_fu_2489_p2[4]),
        .I1(sub_ln477_fu_2489_p2[3]),
        .I2(sub_ln477_fu_2489_p2[0]),
        .I3(sub_ln477_fu_2489_p2[1]),
        .I4(sub_ln477_fu_2489_p2[2]),
        .I5(sub_ln477_fu_2489_p2[12]),
        .O(\var_quant_1_reg_4158[9]_i_63_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \var_quant_1_reg_4158[9]_i_64 
       (.I0(\var_quant_1_reg_4158[9]_i_66_n_5 ),
        .I1(\var_quant_1_reg_4158[9]_i_65_n_5 ),
        .I2(\var_quant_1_reg_4158[9]_i_67_n_5 ),
        .O(\var_quant_1_reg_4158[9]_i_64_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'hAAA95555)) 
    \var_quant_1_reg_4158[9]_i_65 
       (.I0(sub_ln477_3_fu_2594_p2[3]),
        .I1(sub_ln477_3_fu_2594_p2[2]),
        .I2(sub_ln477_3_fu_2594_p2[1]),
        .I3(sub_ln477_3_fu_2594_p2[0]),
        .I4(sub_ln477_3_fu_2594_p2[12]),
        .O(\var_quant_1_reg_4158[9]_i_65_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'hAAA95555)) 
    \var_quant_1_reg_4158[9]_i_66 
       (.I0(sub_ln477_1_fu_2524_p2[3]),
        .I1(sub_ln477_1_fu_2524_p2[2]),
        .I2(sub_ln477_1_fu_2524_p2[1]),
        .I3(sub_ln477_1_fu_2524_p2[0]),
        .I4(sub_ln477_1_fu_2524_p2[12]),
        .O(\var_quant_1_reg_4158[9]_i_66_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h6666666A)) 
    \var_quant_1_reg_4158[9]_i_67 
       (.I0(sub_ln477_2_fu_2559_p2[3]),
        .I1(sub_ln477_2_fu_2559_p2[12]),
        .I2(sub_ln477_2_fu_2559_p2[2]),
        .I3(sub_ln477_2_fu_2559_p2[1]),
        .I4(sub_ln477_2_fu_2559_p2[0]),
        .O(\var_quant_1_reg_4158[9]_i_67_n_5 ));
  LUT6 #(
    .INIT(64'h7117711771171717)) 
    \var_quant_1_reg_4158[9]_i_68 
       (.I0(\var_quant_1_reg_4158[9]_i_115_n_5 ),
        .I1(\var_quant_1_reg_4158[9]_i_116_n_5 ),
        .I2(sub_ln477_2_fu_2559_p2[2]),
        .I3(sub_ln477_2_fu_2559_p2[12]),
        .I4(sub_ln477_2_fu_2559_p2[0]),
        .I5(sub_ln477_2_fu_2559_p2[1]),
        .O(\var_quant_1_reg_4158[9]_i_68_n_5 ));
  LUT5 #(
    .INIT(32'hAAA95555)) 
    \var_quant_1_reg_4158[9]_i_69 
       (.I0(sub_ln477_fu_2489_p2[3]),
        .I1(sub_ln477_fu_2489_p2[2]),
        .I2(sub_ln477_fu_2489_p2[1]),
        .I3(sub_ln477_fu_2489_p2[0]),
        .I4(sub_ln477_fu_2489_p2[12]),
        .O(\var_quant_1_reg_4158[9]_i_69_n_5 ));
  LUT4 #(
    .INIT(16'h7D14)) 
    \var_quant_1_reg_4158[9]_i_7 
       (.I0(\var_quant_1_reg_4158[9]_i_37_n_5 ),
        .I1(\var_quant_1_reg_4158[9]_i_38_n_5 ),
        .I2(sub_ln477_fu_2489_p2[10]),
        .I3(\var_quant_1_reg_4158[9]_i_40_n_5 ),
        .O(\var_quant_1_reg_4158[9]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'hFF787800)) 
    \var_quant_1_reg_4158[9]_i_70 
       (.I0(sub_ln477_3_fu_2594_p2[0]),
        .I1(sub_ln477_3_fu_2594_p2[12]),
        .I2(sub_ln477_3_fu_2594_p2[1]),
        .I3(\var_quant_1_reg_4158[9]_i_117_n_5 ),
        .I4(\var_quant_1_reg_4158[9]_i_118_n_5 ),
        .O(\var_quant_1_reg_4158[9]_i_70_n_5 ));
  LUT6 #(
    .INIT(64'h1FE0E01FE01F1FE0)) 
    \var_quant_1_reg_4158[9]_i_71 
       (.I0(sub_ln477_2_fu_2559_p2[1]),
        .I1(sub_ln477_2_fu_2559_p2[0]),
        .I2(sub_ln477_2_fu_2559_p2[12]),
        .I3(sub_ln477_2_fu_2559_p2[2]),
        .I4(\var_quant_1_reg_4158[9]_i_116_n_5 ),
        .I5(\var_quant_1_reg_4158[9]_i_115_n_5 ),
        .O(\var_quant_1_reg_4158[9]_i_71_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'h6A95956A)) 
    \var_quant_1_reg_4158[9]_i_72 
       (.I0(sub_ln477_3_fu_2594_p2[1]),
        .I1(sub_ln477_3_fu_2594_p2[12]),
        .I2(sub_ln477_3_fu_2594_p2[0]),
        .I3(\var_quant_1_reg_4158[9]_i_118_n_5 ),
        .I4(\var_quant_1_reg_4158[9]_i_117_n_5 ),
        .O(\var_quant_1_reg_4158[9]_i_72_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_1_reg_4158[9]_i_73 
       (.I0(sext_ln466_reg_4033[7]),
        .I1(trunc_ln472_5_reg_4103[7]),
        .I2(tmp_27_reg_4098),
        .I3(sub_ln472_3_reg_4108[7]),
        .O(\var_quant_1_reg_4158[9]_i_73_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_1_reg_4158[9]_i_74 
       (.I0(sext_ln466_reg_4033[6]),
        .I1(trunc_ln472_5_reg_4103[6]),
        .I2(tmp_27_reg_4098),
        .I3(sub_ln472_3_reg_4108[6]),
        .O(\var_quant_1_reg_4158[9]_i_74_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_1_reg_4158[9]_i_75 
       (.I0(sext_ln466_reg_4033[5]),
        .I1(trunc_ln472_5_reg_4103[5]),
        .I2(tmp_27_reg_4098),
        .I3(sub_ln472_3_reg_4108[5]),
        .O(\var_quant_1_reg_4158[9]_i_75_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_1_reg_4158[9]_i_76 
       (.I0(sext_ln466_reg_4033[4]),
        .I1(trunc_ln472_5_reg_4103[4]),
        .I2(tmp_27_reg_4098),
        .I3(sub_ln472_3_reg_4108[4]),
        .O(\var_quant_1_reg_4158[9]_i_76_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_1_reg_4158[9]_i_77 
       (.I0(sext_ln466_reg_4033[3]),
        .I1(trunc_ln472_5_reg_4103[3]),
        .I2(tmp_27_reg_4098),
        .I3(sub_ln472_3_reg_4108[3]),
        .O(\var_quant_1_reg_4158[9]_i_77_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_1_reg_4158[9]_i_78 
       (.I0(sext_ln466_reg_4033[2]),
        .I1(trunc_ln472_5_reg_4103[2]),
        .I2(tmp_27_reg_4098),
        .I3(sub_ln472_3_reg_4108[2]),
        .O(\var_quant_1_reg_4158[9]_i_78_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_1_reg_4158[9]_i_79 
       (.I0(sext_ln466_reg_4033[1]),
        .I1(trunc_ln472_5_reg_4103[1]),
        .I2(tmp_27_reg_4098),
        .I3(sub_ln472_3_reg_4108[1]),
        .O(\var_quant_1_reg_4158[9]_i_79_n_5 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \var_quant_1_reg_4158[9]_i_8 
       (.I0(\var_quant_1_reg_4158[9]_i_41_n_5 ),
        .I1(\var_quant_1_reg_4158[9]_i_42_n_5 ),
        .I2(\var_quant_1_reg_4158[9]_i_43_n_5 ),
        .O(\var_quant_1_reg_4158[9]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_1_reg_4158[9]_i_80 
       (.I0(sext_ln466_reg_4033[0]),
        .I1(trunc_ln472_5_reg_4103[0]),
        .I2(tmp_27_reg_4098),
        .I3(sub_ln472_3_reg_4108[0]),
        .O(\var_quant_1_reg_4158[9]_i_80_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'h87787887)) 
    \var_quant_1_reg_4158[9]_i_81 
       (.I0(sub_ln477_2_fu_2559_p2[12]),
        .I1(\var_quant_1_reg_4158[9]_i_108_n_5 ),
        .I2(sub_ln477_2_fu_2559_p2[6]),
        .I3(\var_quant_1_reg_4158[9]_i_54_n_5 ),
        .I4(\var_quant_1_reg_4158[9]_i_53_n_5 ),
        .O(\var_quant_1_reg_4158[9]_i_81_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \var_quant_1_reg_4158[9]_i_82 
       (.I0(sub_ln477_2_fu_2559_p2[5]),
        .I1(\var_quant_1_reg_4158[9]_i_114_n_5 ),
        .I2(sub_ln477_2_fu_2559_p2[12]),
        .O(\var_quant_1_reg_4158[9]_i_82_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \var_quant_1_reg_4158[9]_i_83 
       (.I0(sub_ln477_1_fu_2524_p2[5]),
        .I1(sub_ln477_1_fu_2524_p2[12]),
        .I2(\var_quant_1_reg_4158[9]_i_119_n_5 ),
        .O(\var_quant_1_reg_4158[9]_i_83_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \var_quant_1_reg_4158[9]_i_84 
       (.I0(sub_ln477_3_fu_2594_p2[5]),
        .I1(\var_quant_1_reg_4158[9]_i_120_n_5 ),
        .I2(sub_ln477_3_fu_2594_p2[12]),
        .O(\var_quant_1_reg_4158[9]_i_84_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \var_quant_1_reg_4158[9]_i_89 
       (.I0(sub_ln477_2_fu_2559_p2[12]),
        .I1(sub_ln477_2_fu_2559_p2[8]),
        .I2(sub_ln477_2_fu_2559_p2[6]),
        .I3(\var_quant_1_reg_4158[9]_i_108_n_5 ),
        .I4(sub_ln477_2_fu_2559_p2[7]),
        .I5(sub_ln477_2_fu_2559_p2[9]),
        .O(\var_quant_1_reg_4158[9]_i_89_n_5 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \var_quant_1_reg_4158[9]_i_9 
       (.I0(\var_quant_1_reg_4158[9]_i_44_n_5 ),
        .I1(\var_quant_1_reg_4158[9]_i_45_n_5 ),
        .I2(\var_quant_1_reg_4158[9]_i_46_n_5 ),
        .O(\var_quant_1_reg_4158[9]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \var_quant_1_reg_4158[9]_i_91 
       (.I0(sub_ln477_1_fu_2524_p2[12]),
        .I1(sub_ln477_1_fu_2524_p2[8]),
        .I2(sub_ln477_1_fu_2524_p2[6]),
        .I3(\var_quant_1_reg_4158[9]_i_110_n_5 ),
        .I4(sub_ln477_1_fu_2524_p2[7]),
        .I5(sub_ln477_1_fu_2524_p2[9]),
        .O(\var_quant_1_reg_4158[9]_i_91_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \var_quant_1_reg_4158[9]_i_93 
       (.I0(sub_ln477_3_fu_2594_p2[12]),
        .I1(sub_ln477_3_fu_2594_p2[8]),
        .I2(sub_ln477_3_fu_2594_p2[6]),
        .I3(\var_quant_1_reg_4158[9]_i_109_n_5 ),
        .I4(sub_ln477_3_fu_2594_p2[7]),
        .I5(sub_ln477_3_fu_2594_p2[9]),
        .O(\var_quant_1_reg_4158[9]_i_93_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \var_quant_1_reg_4158[9]_i_94 
       (.I0(tmp_27_reg_4098),
        .I1(sub_ln472_3_reg_4108[11]),
        .O(mean_1_fu_2293_p3));
  LUT3 #(
    .INIT(8'h9F)) 
    \var_quant_1_reg_4158[9]_i_95 
       (.I0(sub_ln472_3_reg_4108[12]),
        .I1(sub_ln472_3_reg_4108[11]),
        .I2(tmp_27_reg_4098),
        .O(\var_quant_1_reg_4158[9]_i_95_n_5 ));
  LUT3 #(
    .INIT(8'h87)) 
    \var_quant_1_reg_4158[9]_i_96 
       (.I0(sub_ln472_3_reg_4108[11]),
        .I1(tmp_27_reg_4098),
        .I2(sext_ln466_reg_4033[11]),
        .O(\var_quant_1_reg_4158[9]_i_96_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_1_reg_4158[9]_i_97 
       (.I0(sext_ln466_reg_4033[10]),
        .I1(trunc_ln472_5_reg_4103[10]),
        .I2(tmp_27_reg_4098),
        .I3(sub_ln472_3_reg_4108[10]),
        .O(\var_quant_1_reg_4158[9]_i_97_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_1_reg_4158[9]_i_98 
       (.I0(sext_ln466_reg_4033[9]),
        .I1(trunc_ln472_5_reg_4103[9]),
        .I2(tmp_27_reg_4098),
        .I3(sub_ln472_3_reg_4108[9]),
        .O(\var_quant_1_reg_4158[9]_i_98_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_1_reg_4158[9]_i_99 
       (.I0(sext_ln466_reg_4033[8]),
        .I1(trunc_ln472_5_reg_4103[8]),
        .I2(tmp_27_reg_4098),
        .I3(sub_ln472_3_reg_4108[8]),
        .O(\var_quant_1_reg_4158[9]_i_99_n_5 ));
  FDRE \var_quant_1_reg_4158_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln492_3_fu_3059_p2[3]),
        .Q(var_quant_1_reg_4158[0]),
        .R(1'b0));
  FDRE \var_quant_1_reg_4158_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln492_3_fu_3059_p2[4]),
        .Q(var_quant_1_reg_4158[1]),
        .R(1'b0));
  FDRE \var_quant_1_reg_4158_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln492_3_fu_3059_p2[5]),
        .Q(var_quant_1_reg_4158[2]),
        .R(1'b0));
  FDRE \var_quant_1_reg_4158_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln492_3_fu_3059_p2[6]),
        .Q(var_quant_1_reg_4158[3]),
        .R(1'b0));
  FDRE \var_quant_1_reg_4158_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln492_3_fu_3059_p2[7]),
        .Q(var_quant_1_reg_4158[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \var_quant_1_reg_4158_reg[4]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\var_quant_1_reg_4158_reg[4]_i_1_n_5 ,\var_quant_1_reg_4158_reg[4]_i_1_n_6 ,\var_quant_1_reg_4158_reg[4]_i_1_n_7 ,\var_quant_1_reg_4158_reg[4]_i_1_n_8 ,\var_quant_1_reg_4158_reg[4]_i_1_n_9 ,\var_quant_1_reg_4158_reg[4]_i_1_n_10 ,\var_quant_1_reg_4158_reg[4]_i_1_n_11 ,\var_quant_1_reg_4158_reg[4]_i_1_n_12 }),
        .DI(SD_1_reg_4148[7:0]),
        .O({add_ln492_3_fu_3059_p2[7:3],\NLW_var_quant_1_reg_4158_reg[4]_i_1_O_UNCONNECTED [2:0]}),
        .S({\var_quant_1_reg_4158[4]_i_2_n_5 ,\var_quant_1_reg_4158[4]_i_3_n_5 ,\var_quant_1_reg_4158[4]_i_4_n_5 ,\var_quant_1_reg_4158[4]_i_5_n_5 ,\var_quant_1_reg_4158[4]_i_6_n_5 ,\var_quant_1_reg_4158[4]_i_7_n_5 ,\var_quant_1_reg_4158[4]_i_8_n_5 ,\var_quant_1_reg_4158[4]_i_9_n_5 }));
  FDRE \var_quant_1_reg_4158_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln492_3_fu_3059_p2[8]),
        .Q(var_quant_1_reg_4158[5]),
        .R(1'b0));
  FDRE \var_quant_1_reg_4158_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln492_3_fu_3059_p2[9]),
        .Q(var_quant_1_reg_4158[6]),
        .R(1'b0));
  FDRE \var_quant_1_reg_4158_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln492_3_fu_3059_p2[10]),
        .Q(var_quant_1_reg_4158[7]),
        .R(1'b0));
  FDRE \var_quant_1_reg_4158_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln492_3_fu_3059_p2[11]),
        .Q(var_quant_1_reg_4158[8]),
        .R(1'b0));
  FDRE \var_quant_1_reg_4158_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln492_3_fu_3059_p2[12]),
        .Q(var_quant_1_reg_4158[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \var_quant_1_reg_4158_reg[9]_i_1 
       (.CI(\var_quant_1_reg_4158_reg[4]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_var_quant_1_reg_4158_reg[9]_i_1_CO_UNCONNECTED [7:4],\var_quant_1_reg_4158_reg[9]_i_1_n_9 ,\var_quant_1_reg_4158_reg[9]_i_1_n_10 ,\var_quant_1_reg_4158_reg[9]_i_1_n_11 ,\var_quant_1_reg_4158_reg[9]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,SD_1_reg_4148[9:8]}),
        .O({\NLW_var_quant_1_reg_4158_reg[9]_i_1_O_UNCONNECTED [7:5],add_ln492_3_fu_3059_p2[12:8]}),
        .S({1'b0,1'b0,1'b0,var_1_fu_2655_p4[12:10],\var_quant_1_reg_4158[9]_i_3_n_5 ,\var_quant_1_reg_4158[9]_i_4_n_5 }));
  CARRY8 \var_quant_1_reg_4158_reg[9]_i_2 
       (.CI(\var_quant_1_reg_4158_reg[9]_i_5_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_var_quant_1_reg_4158_reg[9]_i_2_CO_UNCONNECTED [7:6],var_1_fu_2655_p4[12],\NLW_var_quant_1_reg_4158_reg[9]_i_2_CO_UNCONNECTED [4],\var_quant_1_reg_4158_reg[9]_i_2_n_9 ,\var_quant_1_reg_4158_reg[9]_i_2_n_10 ,\var_quant_1_reg_4158_reg[9]_i_2_n_11 ,\var_quant_1_reg_4158_reg[9]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,\var_quant_1_reg_4158[9]_i_6_n_5 ,\var_quant_1_reg_4158[9]_i_7_n_5 ,\var_quant_1_reg_4158[9]_i_8_n_5 ,\var_quant_1_reg_4158[9]_i_9_n_5 ,\var_quant_1_reg_4158[9]_i_10_n_5 }),
        .O({\NLW_var_quant_1_reg_4158_reg[9]_i_2_O_UNCONNECTED [7:5],var_1_fu_2655_p4[11:7]}),
        .S({1'b0,1'b0,1'b1,\var_quant_1_reg_4158[9]_i_11_n_5 ,\var_quant_1_reg_4158[9]_i_12_n_5 ,\var_quant_1_reg_4158[9]_i_13_n_5 ,\var_quant_1_reg_4158[9]_i_14_n_5 ,\var_quant_1_reg_4158[9]_i_15_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \var_quant_1_reg_4158_reg[9]_i_23 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\var_quant_1_reg_4158_reg[9]_i_23_n_5 ,\var_quant_1_reg_4158_reg[9]_i_23_n_6 ,\var_quant_1_reg_4158_reg[9]_i_23_n_7 ,\var_quant_1_reg_4158_reg[9]_i_23_n_8 ,\var_quant_1_reg_4158_reg[9]_i_23_n_9 ,\var_quant_1_reg_4158_reg[9]_i_23_n_10 ,\var_quant_1_reg_4158_reg[9]_i_23_n_11 ,\var_quant_1_reg_4158_reg[9]_i_23_n_12 }),
        .DI(sext_ln466_reg_4033[7:0]),
        .O(sub_ln477_fu_2489_p2[7:0]),
        .S({\var_quant_1_reg_4158[9]_i_73_n_5 ,\var_quant_1_reg_4158[9]_i_74_n_5 ,\var_quant_1_reg_4158[9]_i_75_n_5 ,\var_quant_1_reg_4158[9]_i_76_n_5 ,\var_quant_1_reg_4158[9]_i_77_n_5 ,\var_quant_1_reg_4158[9]_i_78_n_5 ,\var_quant_1_reg_4158[9]_i_79_n_5 ,\var_quant_1_reg_4158[9]_i_80_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \var_quant_1_reg_4158_reg[9]_i_39 
       (.CI(\var_quant_1_reg_4158_reg[9]_i_23_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_var_quant_1_reg_4158_reg[9]_i_39_CO_UNCONNECTED [7:4],\var_quant_1_reg_4158_reg[9]_i_39_n_9 ,\var_quant_1_reg_4158_reg[9]_i_39_n_10 ,\var_quant_1_reg_4158_reg[9]_i_39_n_11 ,\var_quant_1_reg_4158_reg[9]_i_39_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,mean_1_fu_2293_p3,sext_ln466_reg_4033[10:8]}),
        .O({\NLW_var_quant_1_reg_4158_reg[9]_i_39_O_UNCONNECTED [7:5],sub_ln477_fu_2489_p2[12:8]}),
        .S({1'b0,1'b0,1'b0,\var_quant_1_reg_4158[9]_i_95_n_5 ,\var_quant_1_reg_4158[9]_i_96_n_5 ,\var_quant_1_reg_4158[9]_i_97_n_5 ,\var_quant_1_reg_4158[9]_i_98_n_5 ,\var_quant_1_reg_4158[9]_i_99_n_5 }));
  CARRY8 \var_quant_1_reg_4158_reg[9]_i_5 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\var_quant_1_reg_4158_reg[9]_i_5_n_5 ,\var_quant_1_reg_4158_reg[9]_i_5_n_6 ,\var_quant_1_reg_4158_reg[9]_i_5_n_7 ,\var_quant_1_reg_4158_reg[9]_i_5_n_8 ,\var_quant_1_reg_4158_reg[9]_i_5_n_9 ,\var_quant_1_reg_4158_reg[9]_i_5_n_10 ,\var_quant_1_reg_4158_reg[9]_i_5_n_11 ,\var_quant_1_reg_4158_reg[9]_i_5_n_12 }),
        .DI({\var_quant_1_reg_4158[9]_i_16_n_5 ,\var_quant_1_reg_4158[9]_i_17_n_5 ,\var_quant_1_reg_4158[9]_i_18_n_5 ,\var_quant_1_reg_4158[9]_i_19_n_5 ,\var_quant_1_reg_4158[9]_i_20_n_5 ,\var_quant_1_reg_4158[9]_i_21_n_5 ,\var_quant_1_reg_4158[9]_i_22_n_5 ,sub_ln477_fu_2489_p2[0]}),
        .O({var_1_fu_2655_p4[6:0],\NLW_var_quant_1_reg_4158_reg[9]_i_5_O_UNCONNECTED [0]}),
        .S({\var_quant_1_reg_4158[9]_i_24_n_5 ,\var_quant_1_reg_4158[9]_i_25_n_5 ,\var_quant_1_reg_4158[9]_i_26_n_5 ,\var_quant_1_reg_4158[9]_i_27_n_5 ,\var_quant_1_reg_4158[9]_i_28_n_5 ,\var_quant_1_reg_4158[9]_i_29_n_5 ,\var_quant_1_reg_4158[9]_i_30_n_5 ,\var_quant_1_reg_4158[9]_i_31_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \var_quant_1_reg_4158_reg[9]_i_85 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\var_quant_1_reg_4158_reg[9]_i_85_n_5 ,\var_quant_1_reg_4158_reg[9]_i_85_n_6 ,\var_quant_1_reg_4158_reg[9]_i_85_n_7 ,\var_quant_1_reg_4158_reg[9]_i_85_n_8 ,\var_quant_1_reg_4158_reg[9]_i_85_n_9 ,\var_quant_1_reg_4158_reg[9]_i_85_n_10 ,\var_quant_1_reg_4158_reg[9]_i_85_n_11 ,\var_quant_1_reg_4158_reg[9]_i_85_n_12 }),
        .DI(sext_ln466_2_reg_4044[7:0]),
        .O(sub_ln477_2_fu_2559_p2[7:0]),
        .S({\var_quant_1_reg_4158[9]_i_121_n_5 ,\var_quant_1_reg_4158[9]_i_122_n_5 ,\var_quant_1_reg_4158[9]_i_123_n_5 ,\var_quant_1_reg_4158[9]_i_124_n_5 ,\var_quant_1_reg_4158[9]_i_125_n_5 ,\var_quant_1_reg_4158[9]_i_126_n_5 ,\var_quant_1_reg_4158[9]_i_127_n_5 ,\var_quant_1_reg_4158[9]_i_128_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \var_quant_1_reg_4158_reg[9]_i_86 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\var_quant_1_reg_4158_reg[9]_i_86_n_5 ,\var_quant_1_reg_4158_reg[9]_i_86_n_6 ,\var_quant_1_reg_4158_reg[9]_i_86_n_7 ,\var_quant_1_reg_4158_reg[9]_i_86_n_8 ,\var_quant_1_reg_4158_reg[9]_i_86_n_9 ,\var_quant_1_reg_4158_reg[9]_i_86_n_10 ,\var_quant_1_reg_4158_reg[9]_i_86_n_11 ,\var_quant_1_reg_4158_reg[9]_i_86_n_12 }),
        .DI(sext_ln466_1_reg_4038[7:0]),
        .O(sub_ln477_1_fu_2524_p2[7:0]),
        .S({\var_quant_1_reg_4158[9]_i_129_n_5 ,\var_quant_1_reg_4158[9]_i_130_n_5 ,\var_quant_1_reg_4158[9]_i_131_n_5 ,\var_quant_1_reg_4158[9]_i_132_n_5 ,\var_quant_1_reg_4158[9]_i_133_n_5 ,\var_quant_1_reg_4158[9]_i_134_n_5 ,\var_quant_1_reg_4158[9]_i_135_n_5 ,\var_quant_1_reg_4158[9]_i_136_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \var_quant_1_reg_4158_reg[9]_i_87 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\var_quant_1_reg_4158_reg[9]_i_87_n_5 ,\var_quant_1_reg_4158_reg[9]_i_87_n_6 ,\var_quant_1_reg_4158_reg[9]_i_87_n_7 ,\var_quant_1_reg_4158_reg[9]_i_87_n_8 ,\var_quant_1_reg_4158_reg[9]_i_87_n_9 ,\var_quant_1_reg_4158_reg[9]_i_87_n_10 ,\var_quant_1_reg_4158_reg[9]_i_87_n_11 ,\var_quant_1_reg_4158_reg[9]_i_87_n_12 }),
        .DI(sext_ln466_3_reg_4050[7:0]),
        .O(sub_ln477_3_fu_2594_p2[7:0]),
        .S({\var_quant_1_reg_4158[9]_i_137_n_5 ,\var_quant_1_reg_4158[9]_i_138_n_5 ,\var_quant_1_reg_4158[9]_i_139_n_5 ,\var_quant_1_reg_4158[9]_i_140_n_5 ,\var_quant_1_reg_4158[9]_i_141_n_5 ,\var_quant_1_reg_4158[9]_i_142_n_5 ,\var_quant_1_reg_4158[9]_i_143_n_5 ,\var_quant_1_reg_4158[9]_i_144_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \var_quant_1_reg_4158_reg[9]_i_88 
       (.CI(\var_quant_1_reg_4158_reg[9]_i_85_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_var_quant_1_reg_4158_reg[9]_i_88_CO_UNCONNECTED [7:4],\var_quant_1_reg_4158_reg[9]_i_88_n_9 ,\var_quant_1_reg_4158_reg[9]_i_88_n_10 ,\var_quant_1_reg_4158_reg[9]_i_88_n_11 ,\var_quant_1_reg_4158_reg[9]_i_88_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\var_quant_1_reg_4158[9]_i_145_n_5 ,sext_ln466_2_reg_4044[10:8]}),
        .O({\NLW_var_quant_1_reg_4158_reg[9]_i_88_O_UNCONNECTED [7:5],sub_ln477_2_fu_2559_p2[12:8]}),
        .S({1'b0,1'b0,1'b0,\var_quant_1_reg_4158[9]_i_146_n_5 ,\var_quant_1_reg_4158[9]_i_147_n_5 ,\var_quant_1_reg_4158[9]_i_148_n_5 ,\var_quant_1_reg_4158[9]_i_149_n_5 ,\var_quant_1_reg_4158[9]_i_150_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \var_quant_1_reg_4158_reg[9]_i_90 
       (.CI(\var_quant_1_reg_4158_reg[9]_i_86_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_var_quant_1_reg_4158_reg[9]_i_90_CO_UNCONNECTED [7:4],\var_quant_1_reg_4158_reg[9]_i_90_n_9 ,\var_quant_1_reg_4158_reg[9]_i_90_n_10 ,\var_quant_1_reg_4158_reg[9]_i_90_n_11 ,\var_quant_1_reg_4158_reg[9]_i_90_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\var_quant_1_reg_4158[9]_i_151_n_5 ,sext_ln466_1_reg_4038[10:8]}),
        .O({\NLW_var_quant_1_reg_4158_reg[9]_i_90_O_UNCONNECTED [7:5],sub_ln477_1_fu_2524_p2[12:8]}),
        .S({1'b0,1'b0,1'b0,\var_quant_1_reg_4158[9]_i_152_n_5 ,\var_quant_1_reg_4158[9]_i_153_n_5 ,\var_quant_1_reg_4158[9]_i_154_n_5 ,\var_quant_1_reg_4158[9]_i_155_n_5 ,\var_quant_1_reg_4158[9]_i_156_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \var_quant_1_reg_4158_reg[9]_i_92 
       (.CI(\var_quant_1_reg_4158_reg[9]_i_87_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_var_quant_1_reg_4158_reg[9]_i_92_CO_UNCONNECTED [7:4],\var_quant_1_reg_4158_reg[9]_i_92_n_9 ,\var_quant_1_reg_4158_reg[9]_i_92_n_10 ,\var_quant_1_reg_4158_reg[9]_i_92_n_11 ,\var_quant_1_reg_4158_reg[9]_i_92_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\var_quant_1_reg_4158[9]_i_157_n_5 ,sext_ln466_3_reg_4050[10:8]}),
        .O({\NLW_var_quant_1_reg_4158_reg[9]_i_92_O_UNCONNECTED [7:5],sub_ln477_3_fu_2594_p2[12:8]}),
        .S({1'b0,1'b0,1'b0,\var_quant_1_reg_4158[9]_i_158_n_5 ,\var_quant_1_reg_4158[9]_i_159_n_5 ,\var_quant_1_reg_4158[9]_i_160_n_5 ,\var_quant_1_reg_4158[9]_i_161_n_5 ,\var_quant_1_reg_4158[9]_i_162_n_5 }));
  LUT2 #(
    .INIT(4'h6)) 
    \var_quant_2_reg_4163[4]_i_2 
       (.I0(SD_1_reg_4148[7]),
        .I1(var_2_fu_2831_p4[7]),
        .O(\var_quant_2_reg_4163[4]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var_quant_2_reg_4163[4]_i_3 
       (.I0(SD_1_reg_4148[6]),
        .I1(var_2_fu_2831_p4[6]),
        .O(\var_quant_2_reg_4163[4]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var_quant_2_reg_4163[4]_i_4 
       (.I0(SD_1_reg_4148[5]),
        .I1(var_2_fu_2831_p4[5]),
        .O(\var_quant_2_reg_4163[4]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var_quant_2_reg_4163[4]_i_5 
       (.I0(SD_1_reg_4148[4]),
        .I1(var_2_fu_2831_p4[4]),
        .O(\var_quant_2_reg_4163[4]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var_quant_2_reg_4163[4]_i_6 
       (.I0(SD_1_reg_4148[3]),
        .I1(var_2_fu_2831_p4[3]),
        .O(\var_quant_2_reg_4163[4]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var_quant_2_reg_4163[4]_i_7 
       (.I0(SD_1_reg_4148[2]),
        .I1(var_2_fu_2831_p4[2]),
        .O(\var_quant_2_reg_4163[4]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var_quant_2_reg_4163[4]_i_8 
       (.I0(SD_1_reg_4148[1]),
        .I1(var_2_fu_2831_p4[1]),
        .O(\var_quant_2_reg_4163[4]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var_quant_2_reg_4163[4]_i_9 
       (.I0(SD_1_reg_4148[0]),
        .I1(var_2_fu_2831_p4[0]),
        .O(\var_quant_2_reg_4163[4]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h57FFFD5501555400)) 
    \var_quant_2_reg_4163[9]_i_10 
       (.I0(\var_quant_2_reg_4163[9]_i_47_n_5 ),
        .I1(\var_quant_2_reg_4163[9]_i_48_n_5 ),
        .I2(sub_ln478_fu_2665_p2[6]),
        .I3(sub_ln478_fu_2665_p2[12]),
        .I4(sub_ln478_fu_2665_p2[7]),
        .I5(\var_quant_2_reg_4163[9]_i_49_n_5 ),
        .O(\var_quant_2_reg_4163[9]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAA955555555)) 
    \var_quant_2_reg_4163[9]_i_100 
       (.I0(sub_ln478_1_fu_2700_p2[9]),
        .I1(sub_ln478_1_fu_2700_p2[8]),
        .I2(sub_ln478_1_fu_2700_p2[6]),
        .I3(\var_quant_2_reg_4163[9]_i_110_n_5 ),
        .I4(sub_ln478_1_fu_2700_p2[7]),
        .I5(sub_ln478_1_fu_2700_p2[12]),
        .O(\var_quant_2_reg_4163[9]_i_100_n_5 ));
  LUT6 #(
    .INIT(64'h55555556AAAAAAAA)) 
    \var_quant_2_reg_4163[9]_i_101 
       (.I0(sub_ln478_3_fu_2770_p2[9]),
        .I1(sub_ln478_3_fu_2770_p2[8]),
        .I2(sub_ln478_3_fu_2770_p2[6]),
        .I3(\var_quant_2_reg_4163[9]_i_109_n_5 ),
        .I4(sub_ln478_3_fu_2770_p2[7]),
        .I5(sub_ln478_3_fu_2770_p2[12]),
        .O(\var_quant_2_reg_4163[9]_i_101_n_5 ));
  LUT6 #(
    .INIT(64'h55555556AAAAAAAA)) 
    \var_quant_2_reg_4163[9]_i_102 
       (.I0(sub_ln478_2_fu_2735_p2[9]),
        .I1(sub_ln478_2_fu_2735_p2[8]),
        .I2(sub_ln478_2_fu_2735_p2[6]),
        .I3(\var_quant_2_reg_4163[9]_i_108_n_5 ),
        .I4(sub_ln478_2_fu_2735_p2[7]),
        .I5(sub_ln478_2_fu_2735_p2[12]),
        .O(\var_quant_2_reg_4163[9]_i_102_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'hAAA95555)) 
    \var_quant_2_reg_4163[9]_i_103 
       (.I0(sub_ln478_1_fu_2700_p2[8]),
        .I1(sub_ln478_1_fu_2700_p2[7]),
        .I2(\var_quant_2_reg_4163[9]_i_110_n_5 ),
        .I3(sub_ln478_1_fu_2700_p2[6]),
        .I4(sub_ln478_1_fu_2700_p2[12]),
        .O(\var_quant_2_reg_4163[9]_i_103_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'h6666666A)) 
    \var_quant_2_reg_4163[9]_i_104 
       (.I0(sub_ln478_3_fu_2770_p2[8]),
        .I1(sub_ln478_3_fu_2770_p2[12]),
        .I2(sub_ln478_3_fu_2770_p2[7]),
        .I3(\var_quant_2_reg_4163[9]_i_109_n_5 ),
        .I4(sub_ln478_3_fu_2770_p2[6]),
        .O(\var_quant_2_reg_4163[9]_i_104_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'h6666666A)) 
    \var_quant_2_reg_4163[9]_i_105 
       (.I0(sub_ln478_2_fu_2735_p2[8]),
        .I1(sub_ln478_2_fu_2735_p2[12]),
        .I2(sub_ln478_2_fu_2735_p2[7]),
        .I3(\var_quant_2_reg_4163[9]_i_108_n_5 ),
        .I4(sub_ln478_2_fu_2735_p2[6]),
        .O(\var_quant_2_reg_4163[9]_i_105_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'hA955)) 
    \var_quant_2_reg_4163[9]_i_106 
       (.I0(sub_ln478_3_fu_2770_p2[7]),
        .I1(sub_ln478_3_fu_2770_p2[6]),
        .I2(\var_quant_2_reg_4163[9]_i_109_n_5 ),
        .I3(sub_ln478_3_fu_2770_p2[12]),
        .O(\var_quant_2_reg_4163[9]_i_106_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'hA955)) 
    \var_quant_2_reg_4163[9]_i_107 
       (.I0(sub_ln478_1_fu_2700_p2[7]),
        .I1(sub_ln478_1_fu_2700_p2[6]),
        .I2(\var_quant_2_reg_4163[9]_i_110_n_5 ),
        .I3(sub_ln478_1_fu_2700_p2[12]),
        .O(\var_quant_2_reg_4163[9]_i_107_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \var_quant_2_reg_4163[9]_i_108 
       (.I0(sub_ln478_2_fu_2735_p2[5]),
        .I1(sub_ln478_2_fu_2735_p2[3]),
        .I2(sub_ln478_2_fu_2735_p2[0]),
        .I3(sub_ln478_2_fu_2735_p2[1]),
        .I4(sub_ln478_2_fu_2735_p2[2]),
        .I5(sub_ln478_2_fu_2735_p2[4]),
        .O(\var_quant_2_reg_4163[9]_i_108_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \var_quant_2_reg_4163[9]_i_109 
       (.I0(sub_ln478_3_fu_2770_p2[5]),
        .I1(sub_ln478_3_fu_2770_p2[3]),
        .I2(sub_ln478_3_fu_2770_p2[0]),
        .I3(sub_ln478_3_fu_2770_p2[1]),
        .I4(sub_ln478_3_fu_2770_p2[2]),
        .I5(sub_ln478_3_fu_2770_p2[4]),
        .O(\var_quant_2_reg_4163[9]_i_109_n_5 ));
  LUT5 #(
    .INIT(32'hE7718EE7)) 
    \var_quant_2_reg_4163[9]_i_11 
       (.I0(\var_quant_2_reg_4163[9]_i_36_n_5 ),
        .I1(\var_quant_2_reg_4163[9]_i_32_n_5 ),
        .I2(\var_quant_2_reg_4163[9]_i_34_n_5 ),
        .I3(\var_quant_2_reg_4163[9]_i_35_n_5 ),
        .I4(\var_quant_2_reg_4163[9]_i_33_n_5 ),
        .O(\var_quant_2_reg_4163[9]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \var_quant_2_reg_4163[9]_i_110 
       (.I0(sub_ln478_1_fu_2700_p2[5]),
        .I1(sub_ln478_1_fu_2700_p2[3]),
        .I2(sub_ln478_1_fu_2700_p2[0]),
        .I3(sub_ln478_1_fu_2700_p2[1]),
        .I4(sub_ln478_1_fu_2700_p2[2]),
        .I5(sub_ln478_1_fu_2700_p2[4]),
        .O(\var_quant_2_reg_4163[9]_i_110_n_5 ));
  LUT6 #(
    .INIT(64'h5555555555555557)) 
    \var_quant_2_reg_4163[9]_i_111 
       (.I0(sub_ln478_1_fu_2700_p2[12]),
        .I1(sub_ln478_1_fu_2700_p2[3]),
        .I2(sub_ln478_1_fu_2700_p2[0]),
        .I3(sub_ln478_1_fu_2700_p2[1]),
        .I4(sub_ln478_1_fu_2700_p2[2]),
        .I5(sub_ln478_1_fu_2700_p2[4]),
        .O(\var_quant_2_reg_4163[9]_i_111_n_5 ));
  LUT6 #(
    .INIT(64'h5555555555555557)) 
    \var_quant_2_reg_4163[9]_i_112 
       (.I0(sub_ln478_3_fu_2770_p2[12]),
        .I1(sub_ln478_3_fu_2770_p2[3]),
        .I2(sub_ln478_3_fu_2770_p2[0]),
        .I3(sub_ln478_3_fu_2770_p2[1]),
        .I4(sub_ln478_3_fu_2770_p2[2]),
        .I5(sub_ln478_3_fu_2770_p2[4]),
        .O(\var_quant_2_reg_4163[9]_i_112_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \var_quant_2_reg_4163[9]_i_113 
       (.I0(sub_ln478_2_fu_2735_p2[3]),
        .I1(sub_ln478_2_fu_2735_p2[0]),
        .I2(sub_ln478_2_fu_2735_p2[1]),
        .I3(sub_ln478_2_fu_2735_p2[2]),
        .I4(sub_ln478_2_fu_2735_p2[4]),
        .I5(sub_ln478_2_fu_2735_p2[12]),
        .O(\var_quant_2_reg_4163[9]_i_113_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \var_quant_2_reg_4163[9]_i_114 
       (.I0(sub_ln478_2_fu_2735_p2[4]),
        .I1(sub_ln478_2_fu_2735_p2[2]),
        .I2(sub_ln478_2_fu_2735_p2[1]),
        .I3(sub_ln478_2_fu_2735_p2[0]),
        .I4(sub_ln478_2_fu_2735_p2[3]),
        .O(\var_quant_2_reg_4163[9]_i_114_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h666A)) 
    \var_quant_2_reg_4163[9]_i_115 
       (.I0(sub_ln478_3_fu_2770_p2[2]),
        .I1(sub_ln478_3_fu_2770_p2[12]),
        .I2(sub_ln478_3_fu_2770_p2[0]),
        .I3(sub_ln478_3_fu_2770_p2[1]),
        .O(\var_quant_2_reg_4163[9]_i_115_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h666A)) 
    \var_quant_2_reg_4163[9]_i_116 
       (.I0(sub_ln478_1_fu_2700_p2[2]),
        .I1(sub_ln478_1_fu_2700_p2[12]),
        .I2(sub_ln478_1_fu_2700_p2[0]),
        .I3(sub_ln478_1_fu_2700_p2[1]),
        .O(\var_quant_2_reg_4163[9]_i_116_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \var_quant_2_reg_4163[9]_i_117 
       (.I0(sub_ln478_1_fu_2700_p2[0]),
        .I1(sub_ln478_1_fu_2700_p2[12]),
        .I2(sub_ln478_1_fu_2700_p2[1]),
        .O(\var_quant_2_reg_4163[9]_i_117_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \var_quant_2_reg_4163[9]_i_118 
       (.I0(sub_ln478_2_fu_2735_p2[0]),
        .I1(sub_ln478_2_fu_2735_p2[12]),
        .I2(sub_ln478_2_fu_2735_p2[1]),
        .O(\var_quant_2_reg_4163[9]_i_118_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \var_quant_2_reg_4163[9]_i_119 
       (.I0(sub_ln478_1_fu_2700_p2[4]),
        .I1(sub_ln478_1_fu_2700_p2[2]),
        .I2(sub_ln478_1_fu_2700_p2[1]),
        .I3(sub_ln478_1_fu_2700_p2[0]),
        .I4(sub_ln478_1_fu_2700_p2[3]),
        .O(\var_quant_2_reg_4163[9]_i_119_n_5 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \var_quant_2_reg_4163[9]_i_12 
       (.I0(\var_quant_2_reg_4163[9]_i_7_n_5 ),
        .I1(\var_quant_2_reg_4163[9]_i_32_n_5 ),
        .I2(\var_quant_2_reg_4163[9]_i_33_n_5 ),
        .I3(\var_quant_2_reg_4163[9]_i_34_n_5 ),
        .I4(\var_quant_2_reg_4163[9]_i_35_n_5 ),
        .I5(\var_quant_2_reg_4163[9]_i_36_n_5 ),
        .O(\var_quant_2_reg_4163[9]_i_12_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \var_quant_2_reg_4163[9]_i_120 
       (.I0(sub_ln478_3_fu_2770_p2[4]),
        .I1(sub_ln478_3_fu_2770_p2[2]),
        .I2(sub_ln478_3_fu_2770_p2[1]),
        .I3(sub_ln478_3_fu_2770_p2[0]),
        .I4(sub_ln478_3_fu_2770_p2[3]),
        .O(\var_quant_2_reg_4163[9]_i_120_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_2_reg_4163[9]_i_121 
       (.I0(sext_ln467_1_reg_4065[7]),
        .I1(trunc_ln472_8_reg_4118[7]),
        .I2(tmp_28_reg_4113),
        .I3(sub_ln472_5_reg_4123[7]),
        .O(\var_quant_2_reg_4163[9]_i_121_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_2_reg_4163[9]_i_122 
       (.I0(sext_ln467_1_reg_4065[6]),
        .I1(trunc_ln472_8_reg_4118[6]),
        .I2(tmp_28_reg_4113),
        .I3(sub_ln472_5_reg_4123[6]),
        .O(\var_quant_2_reg_4163[9]_i_122_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_2_reg_4163[9]_i_123 
       (.I0(sext_ln467_1_reg_4065[5]),
        .I1(trunc_ln472_8_reg_4118[5]),
        .I2(tmp_28_reg_4113),
        .I3(sub_ln472_5_reg_4123[5]),
        .O(\var_quant_2_reg_4163[9]_i_123_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_2_reg_4163[9]_i_124 
       (.I0(sext_ln467_1_reg_4065[4]),
        .I1(trunc_ln472_8_reg_4118[4]),
        .I2(tmp_28_reg_4113),
        .I3(sub_ln472_5_reg_4123[4]),
        .O(\var_quant_2_reg_4163[9]_i_124_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_2_reg_4163[9]_i_125 
       (.I0(sext_ln467_1_reg_4065[3]),
        .I1(trunc_ln472_8_reg_4118[3]),
        .I2(tmp_28_reg_4113),
        .I3(sub_ln472_5_reg_4123[3]),
        .O(\var_quant_2_reg_4163[9]_i_125_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_2_reg_4163[9]_i_126 
       (.I0(sext_ln467_1_reg_4065[2]),
        .I1(trunc_ln472_8_reg_4118[2]),
        .I2(tmp_28_reg_4113),
        .I3(sub_ln472_5_reg_4123[2]),
        .O(\var_quant_2_reg_4163[9]_i_126_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_2_reg_4163[9]_i_127 
       (.I0(sext_ln467_1_reg_4065[1]),
        .I1(trunc_ln472_8_reg_4118[1]),
        .I2(tmp_28_reg_4113),
        .I3(sub_ln472_5_reg_4123[1]),
        .O(\var_quant_2_reg_4163[9]_i_127_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_2_reg_4163[9]_i_128 
       (.I0(sext_ln467_1_reg_4065[0]),
        .I1(trunc_ln472_8_reg_4118[0]),
        .I2(tmp_28_reg_4113),
        .I3(sub_ln472_5_reg_4123[0]),
        .O(\var_quant_2_reg_4163[9]_i_128_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_2_reg_4163[9]_i_129 
       (.I0(sext_ln467_reg_4060[7]),
        .I1(trunc_ln472_8_reg_4118[7]),
        .I2(tmp_28_reg_4113),
        .I3(sub_ln472_5_reg_4123[7]),
        .O(\var_quant_2_reg_4163[9]_i_129_n_5 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \var_quant_2_reg_4163[9]_i_13 
       (.I0(\var_quant_2_reg_4163[9]_i_43_n_5 ),
        .I1(\var_quant_2_reg_4163[9]_i_42_n_5 ),
        .I2(\var_quant_2_reg_4163[9]_i_41_n_5 ),
        .I3(\var_quant_2_reg_4163[9]_i_37_n_5 ),
        .I4(\var_quant_2_reg_4163[9]_i_50_n_5 ),
        .I5(\var_quant_2_reg_4163[9]_i_40_n_5 ),
        .O(\var_quant_2_reg_4163[9]_i_13_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_2_reg_4163[9]_i_130 
       (.I0(sext_ln467_reg_4060[6]),
        .I1(trunc_ln472_8_reg_4118[6]),
        .I2(tmp_28_reg_4113),
        .I3(sub_ln472_5_reg_4123[6]),
        .O(\var_quant_2_reg_4163[9]_i_130_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_2_reg_4163[9]_i_131 
       (.I0(sext_ln467_reg_4060[5]),
        .I1(trunc_ln472_8_reg_4118[5]),
        .I2(tmp_28_reg_4113),
        .I3(sub_ln472_5_reg_4123[5]),
        .O(\var_quant_2_reg_4163[9]_i_131_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_2_reg_4163[9]_i_132 
       (.I0(sext_ln467_reg_4060[4]),
        .I1(trunc_ln472_8_reg_4118[4]),
        .I2(tmp_28_reg_4113),
        .I3(sub_ln472_5_reg_4123[4]),
        .O(\var_quant_2_reg_4163[9]_i_132_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_2_reg_4163[9]_i_133 
       (.I0(sext_ln467_reg_4060[3]),
        .I1(trunc_ln472_8_reg_4118[3]),
        .I2(tmp_28_reg_4113),
        .I3(sub_ln472_5_reg_4123[3]),
        .O(\var_quant_2_reg_4163[9]_i_133_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_2_reg_4163[9]_i_134 
       (.I0(sext_ln467_reg_4060[2]),
        .I1(trunc_ln472_8_reg_4118[2]),
        .I2(tmp_28_reg_4113),
        .I3(sub_ln472_5_reg_4123[2]),
        .O(\var_quant_2_reg_4163[9]_i_134_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_2_reg_4163[9]_i_135 
       (.I0(sext_ln467_reg_4060[1]),
        .I1(trunc_ln472_8_reg_4118[1]),
        .I2(tmp_28_reg_4113),
        .I3(sub_ln472_5_reg_4123[1]),
        .O(\var_quant_2_reg_4163[9]_i_135_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_2_reg_4163[9]_i_136 
       (.I0(sext_ln467_reg_4060[0]),
        .I1(trunc_ln472_8_reg_4118[0]),
        .I2(tmp_28_reg_4113),
        .I3(sub_ln472_5_reg_4123[0]),
        .O(\var_quant_2_reg_4163[9]_i_136_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_2_reg_4163[9]_i_137 
       (.I0(sext_ln466_2_reg_4044[7]),
        .I1(trunc_ln472_8_reg_4118[7]),
        .I2(tmp_28_reg_4113),
        .I3(sub_ln472_5_reg_4123[7]),
        .O(\var_quant_2_reg_4163[9]_i_137_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_2_reg_4163[9]_i_138 
       (.I0(sext_ln466_2_reg_4044[6]),
        .I1(trunc_ln472_8_reg_4118[6]),
        .I2(tmp_28_reg_4113),
        .I3(sub_ln472_5_reg_4123[6]),
        .O(\var_quant_2_reg_4163[9]_i_138_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_2_reg_4163[9]_i_139 
       (.I0(sext_ln466_2_reg_4044[5]),
        .I1(trunc_ln472_8_reg_4118[5]),
        .I2(tmp_28_reg_4113),
        .I3(sub_ln472_5_reg_4123[5]),
        .O(\var_quant_2_reg_4163[9]_i_139_n_5 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \var_quant_2_reg_4163[9]_i_14 
       (.I0(\var_quant_2_reg_4163[9]_i_46_n_5 ),
        .I1(\var_quant_2_reg_4163[9]_i_45_n_5 ),
        .I2(\var_quant_2_reg_4163[9]_i_44_n_5 ),
        .I3(\var_quant_2_reg_4163[9]_i_42_n_5 ),
        .I4(\var_quant_2_reg_4163[9]_i_41_n_5 ),
        .I5(\var_quant_2_reg_4163[9]_i_43_n_5 ),
        .O(\var_quant_2_reg_4163[9]_i_14_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_2_reg_4163[9]_i_140 
       (.I0(sext_ln466_2_reg_4044[4]),
        .I1(trunc_ln472_8_reg_4118[4]),
        .I2(tmp_28_reg_4113),
        .I3(sub_ln472_5_reg_4123[4]),
        .O(\var_quant_2_reg_4163[9]_i_140_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_2_reg_4163[9]_i_141 
       (.I0(sext_ln466_2_reg_4044[3]),
        .I1(trunc_ln472_8_reg_4118[3]),
        .I2(tmp_28_reg_4113),
        .I3(sub_ln472_5_reg_4123[3]),
        .O(\var_quant_2_reg_4163[9]_i_141_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_2_reg_4163[9]_i_142 
       (.I0(sext_ln466_2_reg_4044[2]),
        .I1(trunc_ln472_8_reg_4118[2]),
        .I2(tmp_28_reg_4113),
        .I3(sub_ln472_5_reg_4123[2]),
        .O(\var_quant_2_reg_4163[9]_i_142_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_2_reg_4163[9]_i_143 
       (.I0(sext_ln466_2_reg_4044[1]),
        .I1(trunc_ln472_8_reg_4118[1]),
        .I2(tmp_28_reg_4113),
        .I3(sub_ln472_5_reg_4123[1]),
        .O(\var_quant_2_reg_4163[9]_i_143_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_2_reg_4163[9]_i_144 
       (.I0(sext_ln466_2_reg_4044[0]),
        .I1(trunc_ln472_8_reg_4118[0]),
        .I2(tmp_28_reg_4113),
        .I3(sub_ln472_5_reg_4123[0]),
        .O(\var_quant_2_reg_4163[9]_i_144_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \var_quant_2_reg_4163[9]_i_145 
       (.I0(tmp_28_reg_4113),
        .I1(sub_ln472_5_reg_4123[11]),
        .O(\var_quant_2_reg_4163[9]_i_145_n_5 ));
  LUT3 #(
    .INIT(8'h9F)) 
    \var_quant_2_reg_4163[9]_i_146 
       (.I0(sub_ln472_5_reg_4123[12]),
        .I1(sub_ln472_5_reg_4123[11]),
        .I2(tmp_28_reg_4113),
        .O(\var_quant_2_reg_4163[9]_i_146_n_5 ));
  LUT3 #(
    .INIT(8'h87)) 
    \var_quant_2_reg_4163[9]_i_147 
       (.I0(sub_ln472_5_reg_4123[11]),
        .I1(tmp_28_reg_4113),
        .I2(sext_ln467_1_reg_4065[11]),
        .O(\var_quant_2_reg_4163[9]_i_147_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_2_reg_4163[9]_i_148 
       (.I0(sext_ln467_1_reg_4065[10]),
        .I1(trunc_ln472_8_reg_4118[10]),
        .I2(tmp_28_reg_4113),
        .I3(sub_ln472_5_reg_4123[10]),
        .O(\var_quant_2_reg_4163[9]_i_148_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_2_reg_4163[9]_i_149 
       (.I0(sext_ln467_1_reg_4065[9]),
        .I1(trunc_ln472_8_reg_4118[9]),
        .I2(tmp_28_reg_4113),
        .I3(sub_ln472_5_reg_4123[9]),
        .O(\var_quant_2_reg_4163[9]_i_149_n_5 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \var_quant_2_reg_4163[9]_i_15 
       (.I0(\var_quant_2_reg_4163[9]_i_49_n_5 ),
        .I1(\var_quant_2_reg_4163[9]_i_51_n_5 ),
        .I2(\var_quant_2_reg_4163[9]_i_47_n_5 ),
        .I3(\var_quant_2_reg_4163[9]_i_44_n_5 ),
        .I4(\var_quant_2_reg_4163[9]_i_45_n_5 ),
        .I5(\var_quant_2_reg_4163[9]_i_46_n_5 ),
        .O(\var_quant_2_reg_4163[9]_i_15_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_2_reg_4163[9]_i_150 
       (.I0(sext_ln467_1_reg_4065[8]),
        .I1(trunc_ln472_8_reg_4118[8]),
        .I2(tmp_28_reg_4113),
        .I3(sub_ln472_5_reg_4123[8]),
        .O(\var_quant_2_reg_4163[9]_i_150_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \var_quant_2_reg_4163[9]_i_151 
       (.I0(tmp_28_reg_4113),
        .I1(sub_ln472_5_reg_4123[11]),
        .O(\var_quant_2_reg_4163[9]_i_151_n_5 ));
  LUT3 #(
    .INIT(8'h9F)) 
    \var_quant_2_reg_4163[9]_i_152 
       (.I0(sub_ln472_5_reg_4123[12]),
        .I1(sub_ln472_5_reg_4123[11]),
        .I2(tmp_28_reg_4113),
        .O(\var_quant_2_reg_4163[9]_i_152_n_5 ));
  LUT3 #(
    .INIT(8'h87)) 
    \var_quant_2_reg_4163[9]_i_153 
       (.I0(sub_ln472_5_reg_4123[11]),
        .I1(tmp_28_reg_4113),
        .I2(sext_ln467_reg_4060[11]),
        .O(\var_quant_2_reg_4163[9]_i_153_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_2_reg_4163[9]_i_154 
       (.I0(sext_ln467_reg_4060[10]),
        .I1(trunc_ln472_8_reg_4118[10]),
        .I2(tmp_28_reg_4113),
        .I3(sub_ln472_5_reg_4123[10]),
        .O(\var_quant_2_reg_4163[9]_i_154_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_2_reg_4163[9]_i_155 
       (.I0(sext_ln467_reg_4060[9]),
        .I1(trunc_ln472_8_reg_4118[9]),
        .I2(tmp_28_reg_4113),
        .I3(sub_ln472_5_reg_4123[9]),
        .O(\var_quant_2_reg_4163[9]_i_155_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_2_reg_4163[9]_i_156 
       (.I0(sext_ln467_reg_4060[8]),
        .I1(trunc_ln472_8_reg_4118[8]),
        .I2(tmp_28_reg_4113),
        .I3(sub_ln472_5_reg_4123[8]),
        .O(\var_quant_2_reg_4163[9]_i_156_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \var_quant_2_reg_4163[9]_i_157 
       (.I0(tmp_28_reg_4113),
        .I1(sub_ln472_5_reg_4123[11]),
        .O(\var_quant_2_reg_4163[9]_i_157_n_5 ));
  LUT3 #(
    .INIT(8'h9F)) 
    \var_quant_2_reg_4163[9]_i_158 
       (.I0(sub_ln472_5_reg_4123[12]),
        .I1(sub_ln472_5_reg_4123[11]),
        .I2(tmp_28_reg_4113),
        .O(\var_quant_2_reg_4163[9]_i_158_n_5 ));
  LUT3 #(
    .INIT(8'h87)) 
    \var_quant_2_reg_4163[9]_i_159 
       (.I0(sub_ln472_5_reg_4123[11]),
        .I1(tmp_28_reg_4113),
        .I2(sext_ln466_2_reg_4044[11]),
        .O(\var_quant_2_reg_4163[9]_i_159_n_5 ));
  LUT5 #(
    .INIT(32'h7DD71441)) 
    \var_quant_2_reg_4163[9]_i_16 
       (.I0(\var_quant_2_reg_4163[9]_i_52_n_5 ),
        .I1(\var_quant_2_reg_4163[9]_i_53_n_5 ),
        .I2(\var_quant_2_reg_4163[9]_i_54_n_5 ),
        .I3(\var_quant_2_reg_4163[9]_i_55_n_5 ),
        .I4(\var_quant_2_reg_4163[9]_i_56_n_5 ),
        .O(\var_quant_2_reg_4163[9]_i_16_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_2_reg_4163[9]_i_160 
       (.I0(sext_ln466_2_reg_4044[10]),
        .I1(trunc_ln472_8_reg_4118[10]),
        .I2(tmp_28_reg_4113),
        .I3(sub_ln472_5_reg_4123[10]),
        .O(\var_quant_2_reg_4163[9]_i_160_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_2_reg_4163[9]_i_161 
       (.I0(sext_ln466_2_reg_4044[9]),
        .I1(trunc_ln472_8_reg_4118[9]),
        .I2(tmp_28_reg_4113),
        .I3(sub_ln472_5_reg_4123[9]),
        .O(\var_quant_2_reg_4163[9]_i_161_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_2_reg_4163[9]_i_162 
       (.I0(sext_ln466_2_reg_4044[8]),
        .I1(trunc_ln472_8_reg_4118[8]),
        .I2(tmp_28_reg_4113),
        .I3(sub_ln472_5_reg_4123[8]),
        .O(\var_quant_2_reg_4163[9]_i_162_n_5 ));
  LUT5 #(
    .INIT(32'hFF787800)) 
    \var_quant_2_reg_4163[9]_i_17 
       (.I0(sub_ln478_fu_2665_p2[12]),
        .I1(\var_quant_2_reg_4163[9]_i_57_n_5 ),
        .I2(sub_ln478_fu_2665_p2[5]),
        .I3(\var_quant_2_reg_4163[9]_i_58_n_5 ),
        .I4(\var_quant_2_reg_4163[9]_i_59_n_5 ),
        .O(\var_quant_2_reg_4163[9]_i_17_n_5 ));
  LUT5 #(
    .INIT(32'h69FF0069)) 
    \var_quant_2_reg_4163[9]_i_18 
       (.I0(\var_quant_2_reg_4163[9]_i_60_n_5 ),
        .I1(\var_quant_2_reg_4163[9]_i_61_n_5 ),
        .I2(\var_quant_2_reg_4163[9]_i_62_n_5 ),
        .I3(\var_quant_2_reg_4163[9]_i_63_n_5 ),
        .I4(\var_quant_2_reg_4163[9]_i_64_n_5 ),
        .O(\var_quant_2_reg_4163[9]_i_18_n_5 ));
  LUT5 #(
    .INIT(32'h006969FF)) 
    \var_quant_2_reg_4163[9]_i_19 
       (.I0(\var_quant_2_reg_4163[9]_i_65_n_5 ),
        .I1(\var_quant_2_reg_4163[9]_i_66_n_5 ),
        .I2(\var_quant_2_reg_4163[9]_i_67_n_5 ),
        .I3(\var_quant_2_reg_4163[9]_i_68_n_5 ),
        .I4(\var_quant_2_reg_4163[9]_i_69_n_5 ),
        .O(\var_quant_2_reg_4163[9]_i_19_n_5 ));
  LUT6 #(
    .INIT(64'h888EEEEEEEE88888)) 
    \var_quant_2_reg_4163[9]_i_20 
       (.I0(\var_quant_2_reg_4163[9]_i_70_n_5 ),
        .I1(\var_quant_2_reg_4163[9]_i_71_n_5 ),
        .I2(sub_ln478_fu_2665_p2[1]),
        .I3(sub_ln478_fu_2665_p2[0]),
        .I4(sub_ln478_fu_2665_p2[12]),
        .I5(sub_ln478_fu_2665_p2[2]),
        .O(\var_quant_2_reg_4163[9]_i_20_n_5 ));
  LUT6 #(
    .INIT(64'h6969699996969666)) 
    \var_quant_2_reg_4163[9]_i_21 
       (.I0(\var_quant_2_reg_4163[9]_i_70_n_5 ),
        .I1(sub_ln478_fu_2665_p2[2]),
        .I2(sub_ln478_fu_2665_p2[12]),
        .I3(sub_ln478_fu_2665_p2[0]),
        .I4(sub_ln478_fu_2665_p2[1]),
        .I5(\var_quant_2_reg_4163[9]_i_71_n_5 ),
        .O(\var_quant_2_reg_4163[9]_i_21_n_5 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \var_quant_2_reg_4163[9]_i_22 
       (.I0(\var_quant_2_reg_4163[9]_i_72_n_5 ),
        .I1(sub_ln478_fu_2665_p2[1]),
        .I2(sub_ln478_fu_2665_p2[12]),
        .I3(sub_ln478_fu_2665_p2[0]),
        .O(\var_quant_2_reg_4163[9]_i_22_n_5 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \var_quant_2_reg_4163[9]_i_24 
       (.I0(\var_quant_2_reg_4163[9]_i_16_n_5 ),
        .I1(\var_quant_2_reg_4163[9]_i_47_n_5 ),
        .I2(\var_quant_2_reg_4163[9]_i_49_n_5 ),
        .I3(\var_quant_2_reg_4163[9]_i_51_n_5 ),
        .O(\var_quant_2_reg_4163[9]_i_24_n_5 ));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    \var_quant_2_reg_4163[9]_i_25 
       (.I0(\var_quant_2_reg_4163[9]_i_17_n_5 ),
        .I1(\var_quant_2_reg_4163[9]_i_52_n_5 ),
        .I2(\var_quant_2_reg_4163[9]_i_81_n_5 ),
        .I3(\var_quant_2_reg_4163[9]_i_82_n_5 ),
        .I4(\var_quant_2_reg_4163[9]_i_83_n_5 ),
        .I5(\var_quant_2_reg_4163[9]_i_84_n_5 ),
        .O(\var_quant_2_reg_4163[9]_i_25_n_5 ));
  LUT6 #(
    .INIT(64'h9666699969999666)) 
    \var_quant_2_reg_4163[9]_i_26 
       (.I0(\var_quant_2_reg_4163[9]_i_18_n_5 ),
        .I1(sub_ln478_fu_2665_p2[5]),
        .I2(\var_quant_2_reg_4163[9]_i_57_n_5 ),
        .I3(sub_ln478_fu_2665_p2[12]),
        .I4(\var_quant_2_reg_4163[9]_i_58_n_5 ),
        .I5(\var_quant_2_reg_4163[9]_i_59_n_5 ),
        .O(\var_quant_2_reg_4163[9]_i_26_n_5 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \var_quant_2_reg_4163[9]_i_27 
       (.I0(\var_quant_2_reg_4163[9]_i_60_n_5 ),
        .I1(\var_quant_2_reg_4163[9]_i_61_n_5 ),
        .I2(\var_quant_2_reg_4163[9]_i_62_n_5 ),
        .I3(\var_quant_2_reg_4163[9]_i_19_n_5 ),
        .I4(\var_quant_2_reg_4163[9]_i_63_n_5 ),
        .I5(\var_quant_2_reg_4163[9]_i_64_n_5 ),
        .O(\var_quant_2_reg_4163[9]_i_27_n_5 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \var_quant_2_reg_4163[9]_i_28 
       (.I0(\var_quant_2_reg_4163[9]_i_65_n_5 ),
        .I1(\var_quant_2_reg_4163[9]_i_66_n_5 ),
        .I2(\var_quant_2_reg_4163[9]_i_67_n_5 ),
        .I3(\var_quant_2_reg_4163[9]_i_20_n_5 ),
        .I4(\var_quant_2_reg_4163[9]_i_68_n_5 ),
        .I5(\var_quant_2_reg_4163[9]_i_69_n_5 ),
        .O(\var_quant_2_reg_4163[9]_i_28_n_5 ));
  LUT5 #(
    .INIT(32'h956AAAAA)) 
    \var_quant_2_reg_4163[9]_i_29 
       (.I0(\var_quant_2_reg_4163[9]_i_21_n_5 ),
        .I1(sub_ln478_fu_2665_p2[0]),
        .I2(sub_ln478_fu_2665_p2[12]),
        .I3(sub_ln478_fu_2665_p2[1]),
        .I4(\var_quant_2_reg_4163[9]_i_72_n_5 ),
        .O(\var_quant_2_reg_4163[9]_i_29_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var_quant_2_reg_4163[9]_i_3 
       (.I0(SD_1_reg_4148[9]),
        .I1(var_2_fu_2831_p4[9]),
        .O(\var_quant_2_reg_4163[9]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h566A)) 
    \var_quant_2_reg_4163[9]_i_30 
       (.I0(\var_quant_2_reg_4163[9]_i_22_n_5 ),
        .I1(sub_ln478_2_fu_2735_p2[0]),
        .I2(sub_ln478_1_fu_2700_p2[0]),
        .I3(sub_ln478_3_fu_2770_p2[0]),
        .O(\var_quant_2_reg_4163[9]_i_30_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \var_quant_2_reg_4163[9]_i_31 
       (.I0(sub_ln478_1_fu_2700_p2[0]),
        .I1(sub_ln478_2_fu_2735_p2[0]),
        .I2(sub_ln478_3_fu_2770_p2[0]),
        .I3(sub_ln478_fu_2665_p2[0]),
        .O(\var_quant_2_reg_4163[9]_i_31_n_5 ));
  LUT6 #(
    .INIT(64'h06606FF66FF60660)) 
    \var_quant_2_reg_4163[9]_i_32 
       (.I0(sub_ln478_2_fu_2735_p2[10]),
        .I1(\var_quant_2_reg_4163[9]_i_89_n_5 ),
        .I2(sub_ln478_1_fu_2700_p2[10]),
        .I3(\var_quant_2_reg_4163[9]_i_91_n_5 ),
        .I4(sub_ln478_3_fu_2770_p2[10]),
        .I5(\var_quant_2_reg_4163[9]_i_93_n_5 ),
        .O(\var_quant_2_reg_4163[9]_i_32_n_5 ));
  LUT4 #(
    .INIT(16'h556A)) 
    \var_quant_2_reg_4163[9]_i_33 
       (.I0(sub_ln478_2_fu_2735_p2[11]),
        .I1(sub_ln478_2_fu_2735_p2[10]),
        .I2(sub_ln478_2_fu_2735_p2[12]),
        .I3(\var_quant_2_reg_4163[9]_i_89_n_5 ),
        .O(\var_quant_2_reg_4163[9]_i_33_n_5 ));
  LUT4 #(
    .INIT(16'hA999)) 
    \var_quant_2_reg_4163[9]_i_34 
       (.I0(sub_ln478_1_fu_2700_p2[11]),
        .I1(\var_quant_2_reg_4163[9]_i_91_n_5 ),
        .I2(sub_ln478_1_fu_2700_p2[10]),
        .I3(sub_ln478_1_fu_2700_p2[12]),
        .O(\var_quant_2_reg_4163[9]_i_34_n_5 ));
  LUT4 #(
    .INIT(16'hAA95)) 
    \var_quant_2_reg_4163[9]_i_35 
       (.I0(sub_ln478_3_fu_2770_p2[11]),
        .I1(sub_ln478_3_fu_2770_p2[10]),
        .I2(sub_ln478_3_fu_2770_p2[12]),
        .I3(\var_quant_2_reg_4163[9]_i_93_n_5 ),
        .O(\var_quant_2_reg_4163[9]_i_35_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h556A)) 
    \var_quant_2_reg_4163[9]_i_36 
       (.I0(sub_ln478_fu_2665_p2[11]),
        .I1(sub_ln478_fu_2665_p2[10]),
        .I2(sub_ln478_fu_2665_p2[12]),
        .I3(\var_quant_2_reg_4163[9]_i_38_n_5 ),
        .O(\var_quant_2_reg_4163[9]_i_36_n_5 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \var_quant_2_reg_4163[9]_i_37 
       (.I0(\var_quant_2_reg_4163[9]_i_89_n_5 ),
        .I1(sub_ln478_2_fu_2735_p2[10]),
        .I2(sub_ln478_1_fu_2700_p2[10]),
        .I3(\var_quant_2_reg_4163[9]_i_91_n_5 ),
        .I4(sub_ln478_3_fu_2770_p2[10]),
        .I5(\var_quant_2_reg_4163[9]_i_93_n_5 ),
        .O(\var_quant_2_reg_4163[9]_i_37_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \var_quant_2_reg_4163[9]_i_38 
       (.I0(sub_ln478_fu_2665_p2[12]),
        .I1(sub_ln478_fu_2665_p2[8]),
        .I2(sub_ln478_fu_2665_p2[6]),
        .I3(\var_quant_2_reg_4163[9]_i_48_n_5 ),
        .I4(sub_ln478_fu_2665_p2[7]),
        .I5(sub_ln478_fu_2665_p2[9]),
        .O(\var_quant_2_reg_4163[9]_i_38_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var_quant_2_reg_4163[9]_i_4 
       (.I0(SD_1_reg_4148[8]),
        .I1(var_2_fu_2831_p4[8]),
        .O(\var_quant_2_reg_4163[9]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \var_quant_2_reg_4163[9]_i_40 
       (.I0(\var_quant_2_reg_4163[9]_i_100_n_5 ),
        .I1(\var_quant_2_reg_4163[9]_i_101_n_5 ),
        .I2(\var_quant_2_reg_4163[9]_i_102_n_5 ),
        .O(\var_quant_2_reg_4163[9]_i_40_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \var_quant_2_reg_4163[9]_i_41 
       (.I0(\var_quant_2_reg_4163[9]_i_102_n_5 ),
        .I1(\var_quant_2_reg_4163[9]_i_100_n_5 ),
        .I2(\var_quant_2_reg_4163[9]_i_101_n_5 ),
        .O(\var_quant_2_reg_4163[9]_i_41_n_5 ));
  LUT6 #(
    .INIT(64'h55555556AAAAAAAA)) 
    \var_quant_2_reg_4163[9]_i_42 
       (.I0(sub_ln478_fu_2665_p2[9]),
        .I1(sub_ln478_fu_2665_p2[8]),
        .I2(sub_ln478_fu_2665_p2[6]),
        .I3(\var_quant_2_reg_4163[9]_i_48_n_5 ),
        .I4(sub_ln478_fu_2665_p2[7]),
        .I5(sub_ln478_fu_2665_p2[12]),
        .O(\var_quant_2_reg_4163[9]_i_42_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \var_quant_2_reg_4163[9]_i_43 
       (.I0(\var_quant_2_reg_4163[9]_i_103_n_5 ),
        .I1(\var_quant_2_reg_4163[9]_i_104_n_5 ),
        .I2(\var_quant_2_reg_4163[9]_i_105_n_5 ),
        .O(\var_quant_2_reg_4163[9]_i_43_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'hAAA95555)) 
    \var_quant_2_reg_4163[9]_i_44 
       (.I0(sub_ln478_fu_2665_p2[8]),
        .I1(sub_ln478_fu_2665_p2[7]),
        .I2(\var_quant_2_reg_4163[9]_i_48_n_5 ),
        .I3(sub_ln478_fu_2665_p2[6]),
        .I4(sub_ln478_fu_2665_p2[12]),
        .O(\var_quant_2_reg_4163[9]_i_44_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \var_quant_2_reg_4163[9]_i_45 
       (.I0(\var_quant_2_reg_4163[9]_i_104_n_5 ),
        .I1(\var_quant_2_reg_4163[9]_i_103_n_5 ),
        .I2(\var_quant_2_reg_4163[9]_i_105_n_5 ),
        .O(\var_quant_2_reg_4163[9]_i_45_n_5 ));
  LUT6 #(
    .INIT(64'h1717177171717171)) 
    \var_quant_2_reg_4163[9]_i_46 
       (.I0(\var_quant_2_reg_4163[9]_i_106_n_5 ),
        .I1(\var_quant_2_reg_4163[9]_i_107_n_5 ),
        .I2(sub_ln478_2_fu_2735_p2[7]),
        .I3(sub_ln478_2_fu_2735_p2[6]),
        .I4(\var_quant_2_reg_4163[9]_i_108_n_5 ),
        .I5(sub_ln478_2_fu_2735_p2[12]),
        .O(\var_quant_2_reg_4163[9]_i_46_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'hFF959500)) 
    \var_quant_2_reg_4163[9]_i_47 
       (.I0(sub_ln478_2_fu_2735_p2[6]),
        .I1(\var_quant_2_reg_4163[9]_i_108_n_5 ),
        .I2(sub_ln478_2_fu_2735_p2[12]),
        .I3(\var_quant_2_reg_4163[9]_i_53_n_5 ),
        .I4(\var_quant_2_reg_4163[9]_i_54_n_5 ),
        .O(\var_quant_2_reg_4163[9]_i_47_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \var_quant_2_reg_4163[9]_i_48 
       (.I0(sub_ln478_fu_2665_p2[5]),
        .I1(sub_ln478_fu_2665_p2[3]),
        .I2(sub_ln478_fu_2665_p2[0]),
        .I3(sub_ln478_fu_2665_p2[1]),
        .I4(sub_ln478_fu_2665_p2[2]),
        .I5(sub_ln478_fu_2665_p2[4]),
        .O(\var_quant_2_reg_4163[9]_i_48_n_5 ));
  LUT6 #(
    .INIT(64'h57A8A857A85757A8)) 
    \var_quant_2_reg_4163[9]_i_49 
       (.I0(sub_ln478_2_fu_2735_p2[12]),
        .I1(\var_quant_2_reg_4163[9]_i_108_n_5 ),
        .I2(sub_ln478_2_fu_2735_p2[6]),
        .I3(sub_ln478_2_fu_2735_p2[7]),
        .I4(\var_quant_2_reg_4163[9]_i_107_n_5 ),
        .I5(\var_quant_2_reg_4163[9]_i_106_n_5 ),
        .O(\var_quant_2_reg_4163[9]_i_49_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \var_quant_2_reg_4163[9]_i_50 
       (.I0(sub_ln478_fu_2665_p2[10]),
        .I1(\var_quant_2_reg_4163[9]_i_38_n_5 ),
        .O(\var_quant_2_reg_4163[9]_i_50_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h666A)) 
    \var_quant_2_reg_4163[9]_i_51 
       (.I0(sub_ln478_fu_2665_p2[7]),
        .I1(sub_ln478_fu_2665_p2[12]),
        .I2(sub_ln478_fu_2665_p2[6]),
        .I3(\var_quant_2_reg_4163[9]_i_48_n_5 ),
        .O(\var_quant_2_reg_4163[9]_i_51_n_5 ));
  LUT3 #(
    .INIT(8'h95)) 
    \var_quant_2_reg_4163[9]_i_52 
       (.I0(sub_ln478_fu_2665_p2[6]),
        .I1(\var_quant_2_reg_4163[9]_i_48_n_5 ),
        .I2(sub_ln478_fu_2665_p2[12]),
        .O(\var_quant_2_reg_4163[9]_i_52_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \var_quant_2_reg_4163[9]_i_53 
       (.I0(sub_ln478_3_fu_2770_p2[6]),
        .I1(\var_quant_2_reg_4163[9]_i_109_n_5 ),
        .I2(sub_ln478_3_fu_2770_p2[12]),
        .O(\var_quant_2_reg_4163[9]_i_53_n_5 ));
  LUT3 #(
    .INIT(8'h95)) 
    \var_quant_2_reg_4163[9]_i_54 
       (.I0(sub_ln478_1_fu_2700_p2[6]),
        .I1(\var_quant_2_reg_4163[9]_i_110_n_5 ),
        .I2(sub_ln478_1_fu_2700_p2[12]),
        .O(\var_quant_2_reg_4163[9]_i_54_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \var_quant_2_reg_4163[9]_i_55 
       (.I0(sub_ln478_2_fu_2735_p2[6]),
        .I1(\var_quant_2_reg_4163[9]_i_108_n_5 ),
        .I2(sub_ln478_2_fu_2735_p2[12]),
        .O(\var_quant_2_reg_4163[9]_i_55_n_5 ));
  LUT6 #(
    .INIT(64'h9009F99FF99F9009)) 
    \var_quant_2_reg_4163[9]_i_56 
       (.I0(\var_quant_2_reg_4163[9]_i_111_n_5 ),
        .I1(sub_ln478_1_fu_2700_p2[5]),
        .I2(\var_quant_2_reg_4163[9]_i_112_n_5 ),
        .I3(sub_ln478_3_fu_2770_p2[5]),
        .I4(sub_ln478_2_fu_2735_p2[5]),
        .I5(\var_quant_2_reg_4163[9]_i_113_n_5 ),
        .O(\var_quant_2_reg_4163[9]_i_56_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \var_quant_2_reg_4163[9]_i_57 
       (.I0(sub_ln478_fu_2665_p2[4]),
        .I1(sub_ln478_fu_2665_p2[2]),
        .I2(sub_ln478_fu_2665_p2[1]),
        .I3(sub_ln478_fu_2665_p2[0]),
        .I4(sub_ln478_fu_2665_p2[3]),
        .O(\var_quant_2_reg_4163[9]_i_57_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \var_quant_2_reg_4163[9]_i_58 
       (.I0(\var_quant_2_reg_4163[9]_i_83_n_5 ),
        .I1(\var_quant_2_reg_4163[9]_i_82_n_5 ),
        .I2(sub_ln478_2_fu_2735_p2[5]),
        .I3(sub_ln478_2_fu_2735_p2[12]),
        .I4(\var_quant_2_reg_4163[9]_i_114_n_5 ),
        .O(\var_quant_2_reg_4163[9]_i_58_n_5 ));
  LUT3 #(
    .INIT(8'h17)) 
    \var_quant_2_reg_4163[9]_i_59 
       (.I0(\var_quant_2_reg_4163[9]_i_60_n_5 ),
        .I1(\var_quant_2_reg_4163[9]_i_62_n_5 ),
        .I2(\var_quant_2_reg_4163[9]_i_61_n_5 ),
        .O(\var_quant_2_reg_4163[9]_i_59_n_5 ));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    \var_quant_2_reg_4163[9]_i_6 
       (.I0(\var_quant_2_reg_4163[9]_i_32_n_5 ),
        .I1(\var_quant_2_reg_4163[9]_i_33_n_5 ),
        .I2(\var_quant_2_reg_4163[9]_i_34_n_5 ),
        .I3(\var_quant_2_reg_4163[9]_i_35_n_5 ),
        .I4(\var_quant_2_reg_4163[9]_i_36_n_5 ),
        .O(\var_quant_2_reg_4163[9]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAA955555555)) 
    \var_quant_2_reg_4163[9]_i_60 
       (.I0(sub_ln478_2_fu_2735_p2[4]),
        .I1(sub_ln478_2_fu_2735_p2[3]),
        .I2(sub_ln478_2_fu_2735_p2[0]),
        .I3(sub_ln478_2_fu_2735_p2[1]),
        .I4(sub_ln478_2_fu_2735_p2[2]),
        .I5(sub_ln478_2_fu_2735_p2[12]),
        .O(\var_quant_2_reg_4163[9]_i_60_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAA955555555)) 
    \var_quant_2_reg_4163[9]_i_61 
       (.I0(sub_ln478_1_fu_2700_p2[4]),
        .I1(sub_ln478_1_fu_2700_p2[3]),
        .I2(sub_ln478_1_fu_2700_p2[0]),
        .I3(sub_ln478_1_fu_2700_p2[1]),
        .I4(sub_ln478_1_fu_2700_p2[2]),
        .I5(sub_ln478_1_fu_2700_p2[12]),
        .O(\var_quant_2_reg_4163[9]_i_61_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAA955555555)) 
    \var_quant_2_reg_4163[9]_i_62 
       (.I0(sub_ln478_3_fu_2770_p2[4]),
        .I1(sub_ln478_3_fu_2770_p2[3]),
        .I2(sub_ln478_3_fu_2770_p2[0]),
        .I3(sub_ln478_3_fu_2770_p2[1]),
        .I4(sub_ln478_3_fu_2770_p2[2]),
        .I5(sub_ln478_3_fu_2770_p2[12]),
        .O(\var_quant_2_reg_4163[9]_i_62_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \var_quant_2_reg_4163[9]_i_63 
       (.I0(\var_quant_2_reg_4163[9]_i_65_n_5 ),
        .I1(\var_quant_2_reg_4163[9]_i_67_n_5 ),
        .I2(\var_quant_2_reg_4163[9]_i_66_n_5 ),
        .O(\var_quant_2_reg_4163[9]_i_63_n_5 ));
  LUT6 #(
    .INIT(64'h666666666666666A)) 
    \var_quant_2_reg_4163[9]_i_64 
       (.I0(sub_ln478_fu_2665_p2[4]),
        .I1(sub_ln478_fu_2665_p2[12]),
        .I2(sub_ln478_fu_2665_p2[3]),
        .I3(sub_ln478_fu_2665_p2[0]),
        .I4(sub_ln478_fu_2665_p2[1]),
        .I5(sub_ln478_fu_2665_p2[2]),
        .O(\var_quant_2_reg_4163[9]_i_64_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'hAAA95555)) 
    \var_quant_2_reg_4163[9]_i_65 
       (.I0(sub_ln478_2_fu_2735_p2[3]),
        .I1(sub_ln478_2_fu_2735_p2[2]),
        .I2(sub_ln478_2_fu_2735_p2[1]),
        .I3(sub_ln478_2_fu_2735_p2[0]),
        .I4(sub_ln478_2_fu_2735_p2[12]),
        .O(\var_quant_2_reg_4163[9]_i_65_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'hAAA95555)) 
    \var_quant_2_reg_4163[9]_i_66 
       (.I0(sub_ln478_1_fu_2700_p2[3]),
        .I1(sub_ln478_1_fu_2700_p2[2]),
        .I2(sub_ln478_1_fu_2700_p2[1]),
        .I3(sub_ln478_1_fu_2700_p2[0]),
        .I4(sub_ln478_1_fu_2700_p2[12]),
        .O(\var_quant_2_reg_4163[9]_i_66_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'hAAA95555)) 
    \var_quant_2_reg_4163[9]_i_67 
       (.I0(sub_ln478_3_fu_2770_p2[3]),
        .I1(sub_ln478_3_fu_2770_p2[2]),
        .I2(sub_ln478_3_fu_2770_p2[1]),
        .I3(sub_ln478_3_fu_2770_p2[0]),
        .I4(sub_ln478_3_fu_2770_p2[12]),
        .O(\var_quant_2_reg_4163[9]_i_67_n_5 ));
  LUT6 #(
    .INIT(64'h7117711771171717)) 
    \var_quant_2_reg_4163[9]_i_68 
       (.I0(\var_quant_2_reg_4163[9]_i_115_n_5 ),
        .I1(\var_quant_2_reg_4163[9]_i_116_n_5 ),
        .I2(sub_ln478_2_fu_2735_p2[2]),
        .I3(sub_ln478_2_fu_2735_p2[12]),
        .I4(sub_ln478_2_fu_2735_p2[0]),
        .I5(sub_ln478_2_fu_2735_p2[1]),
        .O(\var_quant_2_reg_4163[9]_i_68_n_5 ));
  LUT5 #(
    .INIT(32'hAAA95555)) 
    \var_quant_2_reg_4163[9]_i_69 
       (.I0(sub_ln478_fu_2665_p2[3]),
        .I1(sub_ln478_fu_2665_p2[2]),
        .I2(sub_ln478_fu_2665_p2[1]),
        .I3(sub_ln478_fu_2665_p2[0]),
        .I4(sub_ln478_fu_2665_p2[12]),
        .O(\var_quant_2_reg_4163[9]_i_69_n_5 ));
  LUT4 #(
    .INIT(16'h7D14)) 
    \var_quant_2_reg_4163[9]_i_7 
       (.I0(\var_quant_2_reg_4163[9]_i_37_n_5 ),
        .I1(\var_quant_2_reg_4163[9]_i_38_n_5 ),
        .I2(sub_ln478_fu_2665_p2[10]),
        .I3(\var_quant_2_reg_4163[9]_i_40_n_5 ),
        .O(\var_quant_2_reg_4163[9]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'hFF787800)) 
    \var_quant_2_reg_4163[9]_i_70 
       (.I0(sub_ln478_3_fu_2770_p2[0]),
        .I1(sub_ln478_3_fu_2770_p2[12]),
        .I2(sub_ln478_3_fu_2770_p2[1]),
        .I3(\var_quant_2_reg_4163[9]_i_117_n_5 ),
        .I4(\var_quant_2_reg_4163[9]_i_118_n_5 ),
        .O(\var_quant_2_reg_4163[9]_i_70_n_5 ));
  LUT6 #(
    .INIT(64'h1FE0E01FE01F1FE0)) 
    \var_quant_2_reg_4163[9]_i_71 
       (.I0(sub_ln478_2_fu_2735_p2[1]),
        .I1(sub_ln478_2_fu_2735_p2[0]),
        .I2(sub_ln478_2_fu_2735_p2[12]),
        .I3(sub_ln478_2_fu_2735_p2[2]),
        .I4(\var_quant_2_reg_4163[9]_i_116_n_5 ),
        .I5(\var_quant_2_reg_4163[9]_i_115_n_5 ),
        .O(\var_quant_2_reg_4163[9]_i_71_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'h6A95956A)) 
    \var_quant_2_reg_4163[9]_i_72 
       (.I0(sub_ln478_3_fu_2770_p2[1]),
        .I1(sub_ln478_3_fu_2770_p2[12]),
        .I2(sub_ln478_3_fu_2770_p2[0]),
        .I3(\var_quant_2_reg_4163[9]_i_118_n_5 ),
        .I4(\var_quant_2_reg_4163[9]_i_117_n_5 ),
        .O(\var_quant_2_reg_4163[9]_i_72_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_2_reg_4163[9]_i_73 
       (.I0(sext_ln466_1_reg_4038[7]),
        .I1(trunc_ln472_8_reg_4118[7]),
        .I2(tmp_28_reg_4113),
        .I3(sub_ln472_5_reg_4123[7]),
        .O(\var_quant_2_reg_4163[9]_i_73_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_2_reg_4163[9]_i_74 
       (.I0(sext_ln466_1_reg_4038[6]),
        .I1(trunc_ln472_8_reg_4118[6]),
        .I2(tmp_28_reg_4113),
        .I3(sub_ln472_5_reg_4123[6]),
        .O(\var_quant_2_reg_4163[9]_i_74_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_2_reg_4163[9]_i_75 
       (.I0(sext_ln466_1_reg_4038[5]),
        .I1(trunc_ln472_8_reg_4118[5]),
        .I2(tmp_28_reg_4113),
        .I3(sub_ln472_5_reg_4123[5]),
        .O(\var_quant_2_reg_4163[9]_i_75_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_2_reg_4163[9]_i_76 
       (.I0(sext_ln466_1_reg_4038[4]),
        .I1(trunc_ln472_8_reg_4118[4]),
        .I2(tmp_28_reg_4113),
        .I3(sub_ln472_5_reg_4123[4]),
        .O(\var_quant_2_reg_4163[9]_i_76_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_2_reg_4163[9]_i_77 
       (.I0(sext_ln466_1_reg_4038[3]),
        .I1(trunc_ln472_8_reg_4118[3]),
        .I2(tmp_28_reg_4113),
        .I3(sub_ln472_5_reg_4123[3]),
        .O(\var_quant_2_reg_4163[9]_i_77_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_2_reg_4163[9]_i_78 
       (.I0(sext_ln466_1_reg_4038[2]),
        .I1(trunc_ln472_8_reg_4118[2]),
        .I2(tmp_28_reg_4113),
        .I3(sub_ln472_5_reg_4123[2]),
        .O(\var_quant_2_reg_4163[9]_i_78_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_2_reg_4163[9]_i_79 
       (.I0(sext_ln466_1_reg_4038[1]),
        .I1(trunc_ln472_8_reg_4118[1]),
        .I2(tmp_28_reg_4113),
        .I3(sub_ln472_5_reg_4123[1]),
        .O(\var_quant_2_reg_4163[9]_i_79_n_5 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \var_quant_2_reg_4163[9]_i_8 
       (.I0(\var_quant_2_reg_4163[9]_i_41_n_5 ),
        .I1(\var_quant_2_reg_4163[9]_i_42_n_5 ),
        .I2(\var_quant_2_reg_4163[9]_i_43_n_5 ),
        .O(\var_quant_2_reg_4163[9]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_2_reg_4163[9]_i_80 
       (.I0(sext_ln466_1_reg_4038[0]),
        .I1(trunc_ln472_8_reg_4118[0]),
        .I2(tmp_28_reg_4113),
        .I3(sub_ln472_5_reg_4123[0]),
        .O(\var_quant_2_reg_4163[9]_i_80_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'h87787887)) 
    \var_quant_2_reg_4163[9]_i_81 
       (.I0(sub_ln478_2_fu_2735_p2[12]),
        .I1(\var_quant_2_reg_4163[9]_i_108_n_5 ),
        .I2(sub_ln478_2_fu_2735_p2[6]),
        .I3(\var_quant_2_reg_4163[9]_i_54_n_5 ),
        .I4(\var_quant_2_reg_4163[9]_i_53_n_5 ),
        .O(\var_quant_2_reg_4163[9]_i_81_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \var_quant_2_reg_4163[9]_i_82 
       (.I0(sub_ln478_1_fu_2700_p2[5]),
        .I1(\var_quant_2_reg_4163[9]_i_119_n_5 ),
        .I2(sub_ln478_1_fu_2700_p2[12]),
        .O(\var_quant_2_reg_4163[9]_i_82_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \var_quant_2_reg_4163[9]_i_83 
       (.I0(sub_ln478_3_fu_2770_p2[5]),
        .I1(\var_quant_2_reg_4163[9]_i_120_n_5 ),
        .I2(sub_ln478_3_fu_2770_p2[12]),
        .O(\var_quant_2_reg_4163[9]_i_83_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \var_quant_2_reg_4163[9]_i_84 
       (.I0(sub_ln478_2_fu_2735_p2[5]),
        .I1(sub_ln478_2_fu_2735_p2[12]),
        .I2(\var_quant_2_reg_4163[9]_i_114_n_5 ),
        .O(\var_quant_2_reg_4163[9]_i_84_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \var_quant_2_reg_4163[9]_i_89 
       (.I0(sub_ln478_2_fu_2735_p2[12]),
        .I1(sub_ln478_2_fu_2735_p2[8]),
        .I2(sub_ln478_2_fu_2735_p2[6]),
        .I3(\var_quant_2_reg_4163[9]_i_108_n_5 ),
        .I4(sub_ln478_2_fu_2735_p2[7]),
        .I5(sub_ln478_2_fu_2735_p2[9]),
        .O(\var_quant_2_reg_4163[9]_i_89_n_5 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \var_quant_2_reg_4163[9]_i_9 
       (.I0(\var_quant_2_reg_4163[9]_i_44_n_5 ),
        .I1(\var_quant_2_reg_4163[9]_i_45_n_5 ),
        .I2(\var_quant_2_reg_4163[9]_i_46_n_5 ),
        .O(\var_quant_2_reg_4163[9]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \var_quant_2_reg_4163[9]_i_91 
       (.I0(sub_ln478_1_fu_2700_p2[12]),
        .I1(sub_ln478_1_fu_2700_p2[8]),
        .I2(sub_ln478_1_fu_2700_p2[6]),
        .I3(\var_quant_2_reg_4163[9]_i_110_n_5 ),
        .I4(sub_ln478_1_fu_2700_p2[7]),
        .I5(sub_ln478_1_fu_2700_p2[9]),
        .O(\var_quant_2_reg_4163[9]_i_91_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \var_quant_2_reg_4163[9]_i_93 
       (.I0(sub_ln478_3_fu_2770_p2[12]),
        .I1(sub_ln478_3_fu_2770_p2[8]),
        .I2(sub_ln478_3_fu_2770_p2[6]),
        .I3(\var_quant_2_reg_4163[9]_i_109_n_5 ),
        .I4(sub_ln478_3_fu_2770_p2[7]),
        .I5(sub_ln478_3_fu_2770_p2[9]),
        .O(\var_quant_2_reg_4163[9]_i_93_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \var_quant_2_reg_4163[9]_i_94 
       (.I0(tmp_28_reg_4113),
        .I1(sub_ln472_5_reg_4123[11]),
        .O(mean_2_fu_2302_p3));
  LUT3 #(
    .INIT(8'h9F)) 
    \var_quant_2_reg_4163[9]_i_95 
       (.I0(sub_ln472_5_reg_4123[12]),
        .I1(sub_ln472_5_reg_4123[11]),
        .I2(tmp_28_reg_4113),
        .O(\var_quant_2_reg_4163[9]_i_95_n_5 ));
  LUT3 #(
    .INIT(8'h87)) 
    \var_quant_2_reg_4163[9]_i_96 
       (.I0(sub_ln472_5_reg_4123[11]),
        .I1(tmp_28_reg_4113),
        .I2(sext_ln466_1_reg_4038[11]),
        .O(\var_quant_2_reg_4163[9]_i_96_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_2_reg_4163[9]_i_97 
       (.I0(sext_ln466_1_reg_4038[10]),
        .I1(trunc_ln472_8_reg_4118[10]),
        .I2(tmp_28_reg_4113),
        .I3(sub_ln472_5_reg_4123[10]),
        .O(\var_quant_2_reg_4163[9]_i_97_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_2_reg_4163[9]_i_98 
       (.I0(sext_ln466_1_reg_4038[9]),
        .I1(trunc_ln472_8_reg_4118[9]),
        .I2(tmp_28_reg_4113),
        .I3(sub_ln472_5_reg_4123[9]),
        .O(\var_quant_2_reg_4163[9]_i_98_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_2_reg_4163[9]_i_99 
       (.I0(sext_ln466_1_reg_4038[8]),
        .I1(trunc_ln472_8_reg_4118[8]),
        .I2(tmp_28_reg_4113),
        .I3(sub_ln472_5_reg_4123[8]),
        .O(\var_quant_2_reg_4163[9]_i_99_n_5 ));
  FDRE \var_quant_2_reg_4163_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln492_4_fu_3075_p2[3]),
        .Q(var_quant_2_reg_4163[0]),
        .R(1'b0));
  FDRE \var_quant_2_reg_4163_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln492_4_fu_3075_p2[4]),
        .Q(var_quant_2_reg_4163[1]),
        .R(1'b0));
  FDRE \var_quant_2_reg_4163_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln492_4_fu_3075_p2[5]),
        .Q(var_quant_2_reg_4163[2]),
        .R(1'b0));
  FDRE \var_quant_2_reg_4163_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln492_4_fu_3075_p2[6]),
        .Q(var_quant_2_reg_4163[3]),
        .R(1'b0));
  FDRE \var_quant_2_reg_4163_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln492_4_fu_3075_p2[7]),
        .Q(var_quant_2_reg_4163[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \var_quant_2_reg_4163_reg[4]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\var_quant_2_reg_4163_reg[4]_i_1_n_5 ,\var_quant_2_reg_4163_reg[4]_i_1_n_6 ,\var_quant_2_reg_4163_reg[4]_i_1_n_7 ,\var_quant_2_reg_4163_reg[4]_i_1_n_8 ,\var_quant_2_reg_4163_reg[4]_i_1_n_9 ,\var_quant_2_reg_4163_reg[4]_i_1_n_10 ,\var_quant_2_reg_4163_reg[4]_i_1_n_11 ,\var_quant_2_reg_4163_reg[4]_i_1_n_12 }),
        .DI(SD_1_reg_4148[7:0]),
        .O({add_ln492_4_fu_3075_p2[7:3],\NLW_var_quant_2_reg_4163_reg[4]_i_1_O_UNCONNECTED [2:0]}),
        .S({\var_quant_2_reg_4163[4]_i_2_n_5 ,\var_quant_2_reg_4163[4]_i_3_n_5 ,\var_quant_2_reg_4163[4]_i_4_n_5 ,\var_quant_2_reg_4163[4]_i_5_n_5 ,\var_quant_2_reg_4163[4]_i_6_n_5 ,\var_quant_2_reg_4163[4]_i_7_n_5 ,\var_quant_2_reg_4163[4]_i_8_n_5 ,\var_quant_2_reg_4163[4]_i_9_n_5 }));
  FDRE \var_quant_2_reg_4163_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln492_4_fu_3075_p2[8]),
        .Q(var_quant_2_reg_4163[5]),
        .R(1'b0));
  FDRE \var_quant_2_reg_4163_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln492_4_fu_3075_p2[9]),
        .Q(var_quant_2_reg_4163[6]),
        .R(1'b0));
  FDRE \var_quant_2_reg_4163_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln492_4_fu_3075_p2[10]),
        .Q(var_quant_2_reg_4163[7]),
        .R(1'b0));
  FDRE \var_quant_2_reg_4163_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln492_4_fu_3075_p2[11]),
        .Q(var_quant_2_reg_4163[8]),
        .R(1'b0));
  FDRE \var_quant_2_reg_4163_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln492_4_fu_3075_p2[12]),
        .Q(var_quant_2_reg_4163[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \var_quant_2_reg_4163_reg[9]_i_1 
       (.CI(\var_quant_2_reg_4163_reg[4]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_var_quant_2_reg_4163_reg[9]_i_1_CO_UNCONNECTED [7:4],\var_quant_2_reg_4163_reg[9]_i_1_n_9 ,\var_quant_2_reg_4163_reg[9]_i_1_n_10 ,\var_quant_2_reg_4163_reg[9]_i_1_n_11 ,\var_quant_2_reg_4163_reg[9]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,SD_1_reg_4148[9:8]}),
        .O({\NLW_var_quant_2_reg_4163_reg[9]_i_1_O_UNCONNECTED [7:5],add_ln492_4_fu_3075_p2[12:8]}),
        .S({1'b0,1'b0,1'b0,var_2_fu_2831_p4[12:10],\var_quant_2_reg_4163[9]_i_3_n_5 ,\var_quant_2_reg_4163[9]_i_4_n_5 }));
  CARRY8 \var_quant_2_reg_4163_reg[9]_i_2 
       (.CI(\var_quant_2_reg_4163_reg[9]_i_5_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_var_quant_2_reg_4163_reg[9]_i_2_CO_UNCONNECTED [7:6],var_2_fu_2831_p4[12],\NLW_var_quant_2_reg_4163_reg[9]_i_2_CO_UNCONNECTED [4],\var_quant_2_reg_4163_reg[9]_i_2_n_9 ,\var_quant_2_reg_4163_reg[9]_i_2_n_10 ,\var_quant_2_reg_4163_reg[9]_i_2_n_11 ,\var_quant_2_reg_4163_reg[9]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,\var_quant_2_reg_4163[9]_i_6_n_5 ,\var_quant_2_reg_4163[9]_i_7_n_5 ,\var_quant_2_reg_4163[9]_i_8_n_5 ,\var_quant_2_reg_4163[9]_i_9_n_5 ,\var_quant_2_reg_4163[9]_i_10_n_5 }),
        .O({\NLW_var_quant_2_reg_4163_reg[9]_i_2_O_UNCONNECTED [7:5],var_2_fu_2831_p4[11:7]}),
        .S({1'b0,1'b0,1'b1,\var_quant_2_reg_4163[9]_i_11_n_5 ,\var_quant_2_reg_4163[9]_i_12_n_5 ,\var_quant_2_reg_4163[9]_i_13_n_5 ,\var_quant_2_reg_4163[9]_i_14_n_5 ,\var_quant_2_reg_4163[9]_i_15_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \var_quant_2_reg_4163_reg[9]_i_23 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\var_quant_2_reg_4163_reg[9]_i_23_n_5 ,\var_quant_2_reg_4163_reg[9]_i_23_n_6 ,\var_quant_2_reg_4163_reg[9]_i_23_n_7 ,\var_quant_2_reg_4163_reg[9]_i_23_n_8 ,\var_quant_2_reg_4163_reg[9]_i_23_n_9 ,\var_quant_2_reg_4163_reg[9]_i_23_n_10 ,\var_quant_2_reg_4163_reg[9]_i_23_n_11 ,\var_quant_2_reg_4163_reg[9]_i_23_n_12 }),
        .DI(sext_ln466_1_reg_4038[7:0]),
        .O(sub_ln478_fu_2665_p2[7:0]),
        .S({\var_quant_2_reg_4163[9]_i_73_n_5 ,\var_quant_2_reg_4163[9]_i_74_n_5 ,\var_quant_2_reg_4163[9]_i_75_n_5 ,\var_quant_2_reg_4163[9]_i_76_n_5 ,\var_quant_2_reg_4163[9]_i_77_n_5 ,\var_quant_2_reg_4163[9]_i_78_n_5 ,\var_quant_2_reg_4163[9]_i_79_n_5 ,\var_quant_2_reg_4163[9]_i_80_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \var_quant_2_reg_4163_reg[9]_i_39 
       (.CI(\var_quant_2_reg_4163_reg[9]_i_23_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_var_quant_2_reg_4163_reg[9]_i_39_CO_UNCONNECTED [7:4],\var_quant_2_reg_4163_reg[9]_i_39_n_9 ,\var_quant_2_reg_4163_reg[9]_i_39_n_10 ,\var_quant_2_reg_4163_reg[9]_i_39_n_11 ,\var_quant_2_reg_4163_reg[9]_i_39_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,mean_2_fu_2302_p3,sext_ln466_1_reg_4038[10:8]}),
        .O({\NLW_var_quant_2_reg_4163_reg[9]_i_39_O_UNCONNECTED [7:5],sub_ln478_fu_2665_p2[12:8]}),
        .S({1'b0,1'b0,1'b0,\var_quant_2_reg_4163[9]_i_95_n_5 ,\var_quant_2_reg_4163[9]_i_96_n_5 ,\var_quant_2_reg_4163[9]_i_97_n_5 ,\var_quant_2_reg_4163[9]_i_98_n_5 ,\var_quant_2_reg_4163[9]_i_99_n_5 }));
  CARRY8 \var_quant_2_reg_4163_reg[9]_i_5 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\var_quant_2_reg_4163_reg[9]_i_5_n_5 ,\var_quant_2_reg_4163_reg[9]_i_5_n_6 ,\var_quant_2_reg_4163_reg[9]_i_5_n_7 ,\var_quant_2_reg_4163_reg[9]_i_5_n_8 ,\var_quant_2_reg_4163_reg[9]_i_5_n_9 ,\var_quant_2_reg_4163_reg[9]_i_5_n_10 ,\var_quant_2_reg_4163_reg[9]_i_5_n_11 ,\var_quant_2_reg_4163_reg[9]_i_5_n_12 }),
        .DI({\var_quant_2_reg_4163[9]_i_16_n_5 ,\var_quant_2_reg_4163[9]_i_17_n_5 ,\var_quant_2_reg_4163[9]_i_18_n_5 ,\var_quant_2_reg_4163[9]_i_19_n_5 ,\var_quant_2_reg_4163[9]_i_20_n_5 ,\var_quant_2_reg_4163[9]_i_21_n_5 ,\var_quant_2_reg_4163[9]_i_22_n_5 ,sub_ln478_fu_2665_p2[0]}),
        .O({var_2_fu_2831_p4[6:0],\NLW_var_quant_2_reg_4163_reg[9]_i_5_O_UNCONNECTED [0]}),
        .S({\var_quant_2_reg_4163[9]_i_24_n_5 ,\var_quant_2_reg_4163[9]_i_25_n_5 ,\var_quant_2_reg_4163[9]_i_26_n_5 ,\var_quant_2_reg_4163[9]_i_27_n_5 ,\var_quant_2_reg_4163[9]_i_28_n_5 ,\var_quant_2_reg_4163[9]_i_29_n_5 ,\var_quant_2_reg_4163[9]_i_30_n_5 ,\var_quant_2_reg_4163[9]_i_31_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \var_quant_2_reg_4163_reg[9]_i_85 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\var_quant_2_reg_4163_reg[9]_i_85_n_5 ,\var_quant_2_reg_4163_reg[9]_i_85_n_6 ,\var_quant_2_reg_4163_reg[9]_i_85_n_7 ,\var_quant_2_reg_4163_reg[9]_i_85_n_8 ,\var_quant_2_reg_4163_reg[9]_i_85_n_9 ,\var_quant_2_reg_4163_reg[9]_i_85_n_10 ,\var_quant_2_reg_4163_reg[9]_i_85_n_11 ,\var_quant_2_reg_4163_reg[9]_i_85_n_12 }),
        .DI(sext_ln467_1_reg_4065[7:0]),
        .O(sub_ln478_2_fu_2735_p2[7:0]),
        .S({\var_quant_2_reg_4163[9]_i_121_n_5 ,\var_quant_2_reg_4163[9]_i_122_n_5 ,\var_quant_2_reg_4163[9]_i_123_n_5 ,\var_quant_2_reg_4163[9]_i_124_n_5 ,\var_quant_2_reg_4163[9]_i_125_n_5 ,\var_quant_2_reg_4163[9]_i_126_n_5 ,\var_quant_2_reg_4163[9]_i_127_n_5 ,\var_quant_2_reg_4163[9]_i_128_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \var_quant_2_reg_4163_reg[9]_i_86 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\var_quant_2_reg_4163_reg[9]_i_86_n_5 ,\var_quant_2_reg_4163_reg[9]_i_86_n_6 ,\var_quant_2_reg_4163_reg[9]_i_86_n_7 ,\var_quant_2_reg_4163_reg[9]_i_86_n_8 ,\var_quant_2_reg_4163_reg[9]_i_86_n_9 ,\var_quant_2_reg_4163_reg[9]_i_86_n_10 ,\var_quant_2_reg_4163_reg[9]_i_86_n_11 ,\var_quant_2_reg_4163_reg[9]_i_86_n_12 }),
        .DI(sext_ln467_reg_4060[7:0]),
        .O(sub_ln478_1_fu_2700_p2[7:0]),
        .S({\var_quant_2_reg_4163[9]_i_129_n_5 ,\var_quant_2_reg_4163[9]_i_130_n_5 ,\var_quant_2_reg_4163[9]_i_131_n_5 ,\var_quant_2_reg_4163[9]_i_132_n_5 ,\var_quant_2_reg_4163[9]_i_133_n_5 ,\var_quant_2_reg_4163[9]_i_134_n_5 ,\var_quant_2_reg_4163[9]_i_135_n_5 ,\var_quant_2_reg_4163[9]_i_136_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \var_quant_2_reg_4163_reg[9]_i_87 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\var_quant_2_reg_4163_reg[9]_i_87_n_5 ,\var_quant_2_reg_4163_reg[9]_i_87_n_6 ,\var_quant_2_reg_4163_reg[9]_i_87_n_7 ,\var_quant_2_reg_4163_reg[9]_i_87_n_8 ,\var_quant_2_reg_4163_reg[9]_i_87_n_9 ,\var_quant_2_reg_4163_reg[9]_i_87_n_10 ,\var_quant_2_reg_4163_reg[9]_i_87_n_11 ,\var_quant_2_reg_4163_reg[9]_i_87_n_12 }),
        .DI(sext_ln466_2_reg_4044[7:0]),
        .O(sub_ln478_3_fu_2770_p2[7:0]),
        .S({\var_quant_2_reg_4163[9]_i_137_n_5 ,\var_quant_2_reg_4163[9]_i_138_n_5 ,\var_quant_2_reg_4163[9]_i_139_n_5 ,\var_quant_2_reg_4163[9]_i_140_n_5 ,\var_quant_2_reg_4163[9]_i_141_n_5 ,\var_quant_2_reg_4163[9]_i_142_n_5 ,\var_quant_2_reg_4163[9]_i_143_n_5 ,\var_quant_2_reg_4163[9]_i_144_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \var_quant_2_reg_4163_reg[9]_i_88 
       (.CI(\var_quant_2_reg_4163_reg[9]_i_85_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_var_quant_2_reg_4163_reg[9]_i_88_CO_UNCONNECTED [7:4],\var_quant_2_reg_4163_reg[9]_i_88_n_9 ,\var_quant_2_reg_4163_reg[9]_i_88_n_10 ,\var_quant_2_reg_4163_reg[9]_i_88_n_11 ,\var_quant_2_reg_4163_reg[9]_i_88_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\var_quant_2_reg_4163[9]_i_145_n_5 ,sext_ln467_1_reg_4065[10:8]}),
        .O({\NLW_var_quant_2_reg_4163_reg[9]_i_88_O_UNCONNECTED [7:5],sub_ln478_2_fu_2735_p2[12:8]}),
        .S({1'b0,1'b0,1'b0,\var_quant_2_reg_4163[9]_i_146_n_5 ,\var_quant_2_reg_4163[9]_i_147_n_5 ,\var_quant_2_reg_4163[9]_i_148_n_5 ,\var_quant_2_reg_4163[9]_i_149_n_5 ,\var_quant_2_reg_4163[9]_i_150_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \var_quant_2_reg_4163_reg[9]_i_90 
       (.CI(\var_quant_2_reg_4163_reg[9]_i_86_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_var_quant_2_reg_4163_reg[9]_i_90_CO_UNCONNECTED [7:4],\var_quant_2_reg_4163_reg[9]_i_90_n_9 ,\var_quant_2_reg_4163_reg[9]_i_90_n_10 ,\var_quant_2_reg_4163_reg[9]_i_90_n_11 ,\var_quant_2_reg_4163_reg[9]_i_90_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\var_quant_2_reg_4163[9]_i_151_n_5 ,sext_ln467_reg_4060[10:8]}),
        .O({\NLW_var_quant_2_reg_4163_reg[9]_i_90_O_UNCONNECTED [7:5],sub_ln478_1_fu_2700_p2[12:8]}),
        .S({1'b0,1'b0,1'b0,\var_quant_2_reg_4163[9]_i_152_n_5 ,\var_quant_2_reg_4163[9]_i_153_n_5 ,\var_quant_2_reg_4163[9]_i_154_n_5 ,\var_quant_2_reg_4163[9]_i_155_n_5 ,\var_quant_2_reg_4163[9]_i_156_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \var_quant_2_reg_4163_reg[9]_i_92 
       (.CI(\var_quant_2_reg_4163_reg[9]_i_87_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_var_quant_2_reg_4163_reg[9]_i_92_CO_UNCONNECTED [7:4],\var_quant_2_reg_4163_reg[9]_i_92_n_9 ,\var_quant_2_reg_4163_reg[9]_i_92_n_10 ,\var_quant_2_reg_4163_reg[9]_i_92_n_11 ,\var_quant_2_reg_4163_reg[9]_i_92_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\var_quant_2_reg_4163[9]_i_157_n_5 ,sext_ln466_2_reg_4044[10:8]}),
        .O({\NLW_var_quant_2_reg_4163_reg[9]_i_92_O_UNCONNECTED [7:5],sub_ln478_3_fu_2770_p2[12:8]}),
        .S({1'b0,1'b0,1'b0,\var_quant_2_reg_4163[9]_i_158_n_5 ,\var_quant_2_reg_4163[9]_i_159_n_5 ,\var_quant_2_reg_4163[9]_i_160_n_5 ,\var_quant_2_reg_4163[9]_i_161_n_5 ,\var_quant_2_reg_4163[9]_i_162_n_5 }));
  LUT2 #(
    .INIT(4'h6)) 
    \var_quant_3_reg_4168[4]_i_2 
       (.I0(SD_reg_4143[7]),
        .I1(var_3_fu_3007_p4[7]),
        .O(\var_quant_3_reg_4168[4]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var_quant_3_reg_4168[4]_i_3 
       (.I0(SD_reg_4143[6]),
        .I1(var_3_fu_3007_p4[6]),
        .O(\var_quant_3_reg_4168[4]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var_quant_3_reg_4168[4]_i_4 
       (.I0(SD_reg_4143[5]),
        .I1(var_3_fu_3007_p4[5]),
        .O(\var_quant_3_reg_4168[4]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var_quant_3_reg_4168[4]_i_5 
       (.I0(SD_reg_4143[4]),
        .I1(var_3_fu_3007_p4[4]),
        .O(\var_quant_3_reg_4168[4]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var_quant_3_reg_4168[4]_i_6 
       (.I0(SD_reg_4143[3]),
        .I1(var_3_fu_3007_p4[3]),
        .O(\var_quant_3_reg_4168[4]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var_quant_3_reg_4168[4]_i_7 
       (.I0(SD_reg_4143[2]),
        .I1(var_3_fu_3007_p4[2]),
        .O(\var_quant_3_reg_4168[4]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var_quant_3_reg_4168[4]_i_8 
       (.I0(SD_reg_4143[1]),
        .I1(var_3_fu_3007_p4[1]),
        .O(\var_quant_3_reg_4168[4]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var_quant_3_reg_4168[4]_i_9 
       (.I0(SD_reg_4143[0]),
        .I1(var_3_fu_3007_p4[0]),
        .O(\var_quant_3_reg_4168[4]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \var_quant_3_reg_4168[9]_i_10 
       (.I0(\var_quant_3_reg_4168[9]_i_47_n_5 ),
        .I1(\var_quant_3_reg_4168[9]_i_48_n_5 ),
        .I2(\var_quant_3_reg_4168[9]_i_49_n_5 ),
        .O(\var_quant_3_reg_4168[9]_i_10_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h666A)) 
    \var_quant_3_reg_4168[9]_i_100 
       (.I0(sub_ln479_3_fu_2946_p2[7]),
        .I1(sub_ln479_3_fu_2946_p2[12]),
        .I2(sub_ln479_3_fu_2946_p2[6]),
        .I3(\var_quant_3_reg_4168[9]_i_141_n_5 ),
        .O(\var_quant_3_reg_4168[9]_i_100_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \var_quant_3_reg_4168[9]_i_101 
       (.I0(sub_ln479_2_fu_2911_p2[5]),
        .I1(sub_ln479_2_fu_2911_p2[3]),
        .I2(sub_ln479_2_fu_2911_p2[0]),
        .I3(sub_ln479_2_fu_2911_p2[1]),
        .I4(sub_ln479_2_fu_2911_p2[2]),
        .I5(sub_ln479_2_fu_2911_p2[4]),
        .O(\var_quant_3_reg_4168[9]_i_101_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \var_quant_3_reg_4168[9]_i_102 
       (.I0(sub_ln479_3_fu_2946_p2[6]),
        .I1(\var_quant_3_reg_4168[9]_i_141_n_5 ),
        .I2(sub_ln479_3_fu_2946_p2[12]),
        .O(\var_quant_3_reg_4168[9]_i_102_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \var_quant_3_reg_4168[9]_i_103 
       (.I0(sub_ln479_1_fu_2876_p2[6]),
        .I1(\var_quant_3_reg_4168[9]_i_148_n_5 ),
        .I2(sub_ln479_1_fu_2876_p2[12]),
        .O(\var_quant_3_reg_4168[9]_i_103_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \var_quant_3_reg_4168[9]_i_104 
       (.I0(sub_ln479_1_fu_2876_p2[5]),
        .I1(\var_quant_3_reg_4168[9]_i_155_n_5 ),
        .I2(sub_ln479_1_fu_2876_p2[12]),
        .O(\var_quant_3_reg_4168[9]_i_104_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \var_quant_3_reg_4168[9]_i_105 
       (.I0(sub_ln479_3_fu_2946_p2[5]),
        .I1(\var_quant_3_reg_4168[9]_i_156_n_5 ),
        .I2(sub_ln479_3_fu_2946_p2[12]),
        .O(\var_quant_3_reg_4168[9]_i_105_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \var_quant_3_reg_4168[9]_i_106 
       (.I0(sub_ln479_2_fu_2911_p2[4]),
        .I1(sub_ln479_2_fu_2911_p2[2]),
        .I2(sub_ln479_2_fu_2911_p2[1]),
        .I3(sub_ln479_2_fu_2911_p2[0]),
        .I4(sub_ln479_2_fu_2911_p2[3]),
        .O(\var_quant_3_reg_4168[9]_i_106_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h666A)) 
    \var_quant_3_reg_4168[9]_i_107 
       (.I0(sub_ln479_3_fu_2946_p2[2]),
        .I1(sub_ln479_3_fu_2946_p2[12]),
        .I2(sub_ln479_3_fu_2946_p2[0]),
        .I3(sub_ln479_3_fu_2946_p2[1]),
        .O(\var_quant_3_reg_4168[9]_i_107_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h666A)) 
    \var_quant_3_reg_4168[9]_i_108 
       (.I0(sub_ln479_1_fu_2876_p2[2]),
        .I1(sub_ln479_1_fu_2876_p2[12]),
        .I2(sub_ln479_1_fu_2876_p2[0]),
        .I3(sub_ln479_1_fu_2876_p2[1]),
        .O(\var_quant_3_reg_4168[9]_i_108_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \var_quant_3_reg_4168[9]_i_109 
       (.I0(sub_ln479_1_fu_2876_p2[0]),
        .I1(sub_ln479_1_fu_2876_p2[12]),
        .I2(sub_ln479_1_fu_2876_p2[1]),
        .O(\var_quant_3_reg_4168[9]_i_109_n_5 ));
  LUT5 #(
    .INIT(32'h7EE8177E)) 
    \var_quant_3_reg_4168[9]_i_11 
       (.I0(\var_quant_3_reg_4168[9]_i_36_n_5 ),
        .I1(\var_quant_3_reg_4168[9]_i_32_n_5 ),
        .I2(\var_quant_3_reg_4168[9]_i_34_n_5 ),
        .I3(\var_quant_3_reg_4168[9]_i_35_n_5 ),
        .I4(\var_quant_3_reg_4168[9]_i_33_n_5 ),
        .O(\var_quant_3_reg_4168[9]_i_11_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \var_quant_3_reg_4168[9]_i_110 
       (.I0(sub_ln479_2_fu_2911_p2[0]),
        .I1(sub_ln479_2_fu_2911_p2[12]),
        .I2(sub_ln479_2_fu_2911_p2[1]),
        .O(\var_quant_3_reg_4168[9]_i_110_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_3_reg_4168[9]_i_111 
       (.I0(sext_ln468_reg_4075[7]),
        .I1(ave_3_reg_4085[9]),
        .I2(ave_3_reg_4085[13]),
        .I3(sub_ln472_7_reg_4138[7]),
        .O(\var_quant_3_reg_4168[9]_i_111_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_3_reg_4168[9]_i_112 
       (.I0(sext_ln468_reg_4075[6]),
        .I1(ave_3_reg_4085[8]),
        .I2(ave_3_reg_4085[13]),
        .I3(sub_ln472_7_reg_4138[6]),
        .O(\var_quant_3_reg_4168[9]_i_112_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_3_reg_4168[9]_i_113 
       (.I0(sext_ln468_reg_4075[5]),
        .I1(ave_3_reg_4085[7]),
        .I2(ave_3_reg_4085[13]),
        .I3(sub_ln472_7_reg_4138[5]),
        .O(\var_quant_3_reg_4168[9]_i_113_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_3_reg_4168[9]_i_114 
       (.I0(sext_ln468_reg_4075[4]),
        .I1(ave_3_reg_4085[6]),
        .I2(ave_3_reg_4085[13]),
        .I3(sub_ln472_7_reg_4138[4]),
        .O(\var_quant_3_reg_4168[9]_i_114_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_3_reg_4168[9]_i_115 
       (.I0(sext_ln468_reg_4075[3]),
        .I1(ave_3_reg_4085[5]),
        .I2(ave_3_reg_4085[13]),
        .I3(sub_ln472_7_reg_4138[3]),
        .O(\var_quant_3_reg_4168[9]_i_115_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_3_reg_4168[9]_i_116 
       (.I0(sext_ln468_reg_4075[2]),
        .I1(ave_3_reg_4085[4]),
        .I2(ave_3_reg_4085[13]),
        .I3(sub_ln472_7_reg_4138[2]),
        .O(\var_quant_3_reg_4168[9]_i_116_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_3_reg_4168[9]_i_117 
       (.I0(sext_ln468_reg_4075[1]),
        .I1(ave_3_reg_4085[3]),
        .I2(ave_3_reg_4085[13]),
        .I3(sub_ln472_7_reg_4138[1]),
        .O(\var_quant_3_reg_4168[9]_i_117_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_3_reg_4168[9]_i_118 
       (.I0(sext_ln468_reg_4075[0]),
        .I1(ave_3_reg_4085[2]),
        .I2(ave_3_reg_4085[13]),
        .I3(sub_ln472_7_reg_4138[0]),
        .O(\var_quant_3_reg_4168[9]_i_118_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_3_reg_4168[9]_i_119 
       (.I0(sext_ln465_3_reg_4022[7]),
        .I1(ave_3_reg_4085[9]),
        .I2(ave_3_reg_4085[13]),
        .I3(sub_ln472_7_reg_4138[7]),
        .O(\var_quant_3_reg_4168[9]_i_119_n_5 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \var_quant_3_reg_4168[9]_i_12 
       (.I0(\var_quant_3_reg_4168[9]_i_7_n_5 ),
        .I1(\var_quant_3_reg_4168[9]_i_32_n_5 ),
        .I2(\var_quant_3_reg_4168[9]_i_33_n_5 ),
        .I3(\var_quant_3_reg_4168[9]_i_34_n_5 ),
        .I4(\var_quant_3_reg_4168[9]_i_35_n_5 ),
        .I5(\var_quant_3_reg_4168[9]_i_36_n_5 ),
        .O(\var_quant_3_reg_4168[9]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_3_reg_4168[9]_i_120 
       (.I0(sext_ln465_3_reg_4022[6]),
        .I1(ave_3_reg_4085[8]),
        .I2(ave_3_reg_4085[13]),
        .I3(sub_ln472_7_reg_4138[6]),
        .O(\var_quant_3_reg_4168[9]_i_120_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_3_reg_4168[9]_i_121 
       (.I0(sext_ln465_3_reg_4022[5]),
        .I1(ave_3_reg_4085[7]),
        .I2(ave_3_reg_4085[13]),
        .I3(sub_ln472_7_reg_4138[5]),
        .O(\var_quant_3_reg_4168[9]_i_121_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_3_reg_4168[9]_i_122 
       (.I0(sext_ln465_3_reg_4022[4]),
        .I1(ave_3_reg_4085[6]),
        .I2(ave_3_reg_4085[13]),
        .I3(sub_ln472_7_reg_4138[4]),
        .O(\var_quant_3_reg_4168[9]_i_122_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_3_reg_4168[9]_i_123 
       (.I0(sext_ln465_3_reg_4022[3]),
        .I1(ave_3_reg_4085[5]),
        .I2(ave_3_reg_4085[13]),
        .I3(sub_ln472_7_reg_4138[3]),
        .O(\var_quant_3_reg_4168[9]_i_123_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_3_reg_4168[9]_i_124 
       (.I0(sext_ln465_3_reg_4022[2]),
        .I1(ave_3_reg_4085[4]),
        .I2(ave_3_reg_4085[13]),
        .I3(sub_ln472_7_reg_4138[2]),
        .O(\var_quant_3_reg_4168[9]_i_124_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_3_reg_4168[9]_i_125 
       (.I0(sext_ln465_3_reg_4022[1]),
        .I1(ave_3_reg_4085[3]),
        .I2(ave_3_reg_4085[13]),
        .I3(sub_ln472_7_reg_4138[1]),
        .O(\var_quant_3_reg_4168[9]_i_125_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_3_reg_4168[9]_i_126 
       (.I0(sext_ln465_3_reg_4022[0]),
        .I1(ave_3_reg_4085[2]),
        .I2(ave_3_reg_4085[13]),
        .I3(sub_ln472_7_reg_4138[0]),
        .O(\var_quant_3_reg_4168[9]_i_126_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_3_reg_4168[9]_i_127 
       (.I0(sext_ln468_1_reg_4080[7]),
        .I1(ave_3_reg_4085[9]),
        .I2(ave_3_reg_4085[13]),
        .I3(sub_ln472_7_reg_4138[7]),
        .O(\var_quant_3_reg_4168[9]_i_127_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_3_reg_4168[9]_i_128 
       (.I0(sext_ln468_1_reg_4080[6]),
        .I1(ave_3_reg_4085[8]),
        .I2(ave_3_reg_4085[13]),
        .I3(sub_ln472_7_reg_4138[6]),
        .O(\var_quant_3_reg_4168[9]_i_128_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_3_reg_4168[9]_i_129 
       (.I0(sext_ln468_1_reg_4080[5]),
        .I1(ave_3_reg_4085[7]),
        .I2(ave_3_reg_4085[13]),
        .I3(sub_ln472_7_reg_4138[5]),
        .O(\var_quant_3_reg_4168[9]_i_129_n_5 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \var_quant_3_reg_4168[9]_i_13 
       (.I0(\var_quant_3_reg_4168[9]_i_43_n_5 ),
        .I1(\var_quant_3_reg_4168[9]_i_42_n_5 ),
        .I2(\var_quant_3_reg_4168[9]_i_41_n_5 ),
        .I3(\var_quant_3_reg_4168[9]_i_37_n_5 ),
        .I4(\var_quant_3_reg_4168[9]_i_50_n_5 ),
        .I5(\var_quant_3_reg_4168[9]_i_40_n_5 ),
        .O(\var_quant_3_reg_4168[9]_i_13_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_3_reg_4168[9]_i_130 
       (.I0(sext_ln468_1_reg_4080[4]),
        .I1(ave_3_reg_4085[6]),
        .I2(ave_3_reg_4085[13]),
        .I3(sub_ln472_7_reg_4138[4]),
        .O(\var_quant_3_reg_4168[9]_i_130_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_3_reg_4168[9]_i_131 
       (.I0(sext_ln468_1_reg_4080[3]),
        .I1(ave_3_reg_4085[5]),
        .I2(ave_3_reg_4085[13]),
        .I3(sub_ln472_7_reg_4138[3]),
        .O(\var_quant_3_reg_4168[9]_i_131_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_3_reg_4168[9]_i_132 
       (.I0(sext_ln468_1_reg_4080[2]),
        .I1(ave_3_reg_4085[4]),
        .I2(ave_3_reg_4085[13]),
        .I3(sub_ln472_7_reg_4138[2]),
        .O(\var_quant_3_reg_4168[9]_i_132_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_3_reg_4168[9]_i_133 
       (.I0(sext_ln468_1_reg_4080[1]),
        .I1(ave_3_reg_4085[3]),
        .I2(ave_3_reg_4085[13]),
        .I3(sub_ln472_7_reg_4138[1]),
        .O(\var_quant_3_reg_4168[9]_i_133_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_3_reg_4168[9]_i_134 
       (.I0(sext_ln468_1_reg_4080[0]),
        .I1(ave_3_reg_4085[2]),
        .I2(ave_3_reg_4085[13]),
        .I3(sub_ln472_7_reg_4138[0]),
        .O(\var_quant_3_reg_4168[9]_i_134_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \var_quant_3_reg_4168[9]_i_135 
       (.I0(ave_3_reg_4085[13]),
        .I1(sub_ln472_7_reg_4138[11]),
        .O(\var_quant_3_reg_4168[9]_i_135_n_5 ));
  LUT3 #(
    .INIT(8'h9F)) 
    \var_quant_3_reg_4168[9]_i_136 
       (.I0(sub_ln472_7_reg_4138[12]),
        .I1(sub_ln472_7_reg_4138[11]),
        .I2(ave_3_reg_4085[13]),
        .O(\var_quant_3_reg_4168[9]_i_136_n_5 ));
  LUT3 #(
    .INIT(8'h87)) 
    \var_quant_3_reg_4168[9]_i_137 
       (.I0(sub_ln472_7_reg_4138[11]),
        .I1(ave_3_reg_4085[13]),
        .I2(sext_ln468_reg_4075[11]),
        .O(\var_quant_3_reg_4168[9]_i_137_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_3_reg_4168[9]_i_138 
       (.I0(sext_ln468_reg_4075[10]),
        .I1(ave_3_reg_4085[12]),
        .I2(ave_3_reg_4085[13]),
        .I3(sub_ln472_7_reg_4138[10]),
        .O(\var_quant_3_reg_4168[9]_i_138_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_3_reg_4168[9]_i_139 
       (.I0(sext_ln468_reg_4075[9]),
        .I1(ave_3_reg_4085[11]),
        .I2(ave_3_reg_4085[13]),
        .I3(sub_ln472_7_reg_4138[9]),
        .O(\var_quant_3_reg_4168[9]_i_139_n_5 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \var_quant_3_reg_4168[9]_i_14 
       (.I0(\var_quant_3_reg_4168[9]_i_46_n_5 ),
        .I1(\var_quant_3_reg_4168[9]_i_45_n_5 ),
        .I2(\var_quant_3_reg_4168[9]_i_44_n_5 ),
        .I3(\var_quant_3_reg_4168[9]_i_42_n_5 ),
        .I4(\var_quant_3_reg_4168[9]_i_41_n_5 ),
        .I5(\var_quant_3_reg_4168[9]_i_43_n_5 ),
        .O(\var_quant_3_reg_4168[9]_i_14_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_3_reg_4168[9]_i_140 
       (.I0(sext_ln468_reg_4075[8]),
        .I1(ave_3_reg_4085[10]),
        .I2(ave_3_reg_4085[13]),
        .I3(sub_ln472_7_reg_4138[8]),
        .O(\var_quant_3_reg_4168[9]_i_140_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \var_quant_3_reg_4168[9]_i_141 
       (.I0(sub_ln479_3_fu_2946_p2[5]),
        .I1(sub_ln479_3_fu_2946_p2[3]),
        .I2(sub_ln479_3_fu_2946_p2[0]),
        .I3(sub_ln479_3_fu_2946_p2[1]),
        .I4(sub_ln479_3_fu_2946_p2[2]),
        .I5(sub_ln479_3_fu_2946_p2[4]),
        .O(\var_quant_3_reg_4168[9]_i_141_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \var_quant_3_reg_4168[9]_i_142 
       (.I0(ave_3_reg_4085[13]),
        .I1(sub_ln472_7_reg_4138[11]),
        .O(\var_quant_3_reg_4168[9]_i_142_n_5 ));
  LUT3 #(
    .INIT(8'h9F)) 
    \var_quant_3_reg_4168[9]_i_143 
       (.I0(sub_ln472_7_reg_4138[12]),
        .I1(sub_ln472_7_reg_4138[11]),
        .I2(ave_3_reg_4085[13]),
        .O(\var_quant_3_reg_4168[9]_i_143_n_5 ));
  LUT3 #(
    .INIT(8'h87)) 
    \var_quant_3_reg_4168[9]_i_144 
       (.I0(sub_ln472_7_reg_4138[11]),
        .I1(ave_3_reg_4085[13]),
        .I2(sext_ln468_1_reg_4080[11]),
        .O(\var_quant_3_reg_4168[9]_i_144_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_3_reg_4168[9]_i_145 
       (.I0(sext_ln468_1_reg_4080[10]),
        .I1(ave_3_reg_4085[12]),
        .I2(ave_3_reg_4085[13]),
        .I3(sub_ln472_7_reg_4138[10]),
        .O(\var_quant_3_reg_4168[9]_i_145_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_3_reg_4168[9]_i_146 
       (.I0(sext_ln468_1_reg_4080[9]),
        .I1(ave_3_reg_4085[11]),
        .I2(ave_3_reg_4085[13]),
        .I3(sub_ln472_7_reg_4138[9]),
        .O(\var_quant_3_reg_4168[9]_i_146_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_3_reg_4168[9]_i_147 
       (.I0(sext_ln468_1_reg_4080[8]),
        .I1(ave_3_reg_4085[10]),
        .I2(ave_3_reg_4085[13]),
        .I3(sub_ln472_7_reg_4138[8]),
        .O(\var_quant_3_reg_4168[9]_i_147_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \var_quant_3_reg_4168[9]_i_148 
       (.I0(sub_ln479_1_fu_2876_p2[5]),
        .I1(sub_ln479_1_fu_2876_p2[3]),
        .I2(sub_ln479_1_fu_2876_p2[0]),
        .I3(sub_ln479_1_fu_2876_p2[1]),
        .I4(sub_ln479_1_fu_2876_p2[2]),
        .I5(sub_ln479_1_fu_2876_p2[4]),
        .O(\var_quant_3_reg_4168[9]_i_148_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \var_quant_3_reg_4168[9]_i_149 
       (.I0(ave_3_reg_4085[13]),
        .I1(sub_ln472_7_reg_4138[11]),
        .O(\var_quant_3_reg_4168[9]_i_149_n_5 ));
  LUT6 #(
    .INIT(64'h2BD4D42BD42B2BD4)) 
    \var_quant_3_reg_4168[9]_i_15 
       (.I0(\var_quant_3_reg_4168[9]_i_49_n_5 ),
        .I1(\var_quant_3_reg_4168[9]_i_48_n_5 ),
        .I2(\var_quant_3_reg_4168[9]_i_47_n_5 ),
        .I3(\var_quant_3_reg_4168[9]_i_44_n_5 ),
        .I4(\var_quant_3_reg_4168[9]_i_45_n_5 ),
        .I5(\var_quant_3_reg_4168[9]_i_46_n_5 ),
        .O(\var_quant_3_reg_4168[9]_i_15_n_5 ));
  LUT3 #(
    .INIT(8'h9F)) 
    \var_quant_3_reg_4168[9]_i_150 
       (.I0(sub_ln472_7_reg_4138[12]),
        .I1(sub_ln472_7_reg_4138[11]),
        .I2(ave_3_reg_4085[13]),
        .O(\var_quant_3_reg_4168[9]_i_150_n_5 ));
  LUT3 #(
    .INIT(8'h87)) 
    \var_quant_3_reg_4168[9]_i_151 
       (.I0(sub_ln472_7_reg_4138[11]),
        .I1(ave_3_reg_4085[13]),
        .I2(sext_ln465_3_reg_4022[11]),
        .O(\var_quant_3_reg_4168[9]_i_151_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_3_reg_4168[9]_i_152 
       (.I0(sext_ln465_3_reg_4022[10]),
        .I1(ave_3_reg_4085[12]),
        .I2(ave_3_reg_4085[13]),
        .I3(sub_ln472_7_reg_4138[10]),
        .O(\var_quant_3_reg_4168[9]_i_152_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_3_reg_4168[9]_i_153 
       (.I0(sext_ln465_3_reg_4022[9]),
        .I1(ave_3_reg_4085[11]),
        .I2(ave_3_reg_4085[13]),
        .I3(sub_ln472_7_reg_4138[9]),
        .O(\var_quant_3_reg_4168[9]_i_153_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_3_reg_4168[9]_i_154 
       (.I0(sext_ln465_3_reg_4022[8]),
        .I1(ave_3_reg_4085[10]),
        .I2(ave_3_reg_4085[13]),
        .I3(sub_ln472_7_reg_4138[8]),
        .O(\var_quant_3_reg_4168[9]_i_154_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \var_quant_3_reg_4168[9]_i_155 
       (.I0(sub_ln479_1_fu_2876_p2[4]),
        .I1(sub_ln479_1_fu_2876_p2[2]),
        .I2(sub_ln479_1_fu_2876_p2[1]),
        .I3(sub_ln479_1_fu_2876_p2[0]),
        .I4(sub_ln479_1_fu_2876_p2[3]),
        .O(\var_quant_3_reg_4168[9]_i_155_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \var_quant_3_reg_4168[9]_i_156 
       (.I0(sub_ln479_3_fu_2946_p2[4]),
        .I1(sub_ln479_3_fu_2946_p2[2]),
        .I2(sub_ln479_3_fu_2946_p2[1]),
        .I3(sub_ln479_3_fu_2946_p2[0]),
        .I4(sub_ln479_3_fu_2946_p2[3]),
        .O(\var_quant_3_reg_4168[9]_i_156_n_5 ));
  LUT5 #(
    .INIT(32'h6AFF006A)) 
    \var_quant_3_reg_4168[9]_i_16 
       (.I0(sub_ln479_fu_2841_p2[6]),
        .I1(sub_ln479_fu_2841_p2[12]),
        .I2(\var_quant_3_reg_4168[9]_i_51_n_5 ),
        .I3(\var_quant_3_reg_4168[9]_i_52_n_5 ),
        .I4(\var_quant_3_reg_4168[9]_i_53_n_5 ),
        .O(\var_quant_3_reg_4168[9]_i_16_n_5 ));
  LUT5 #(
    .INIT(32'hFF787800)) 
    \var_quant_3_reg_4168[9]_i_17 
       (.I0(sub_ln479_fu_2841_p2[12]),
        .I1(\var_quant_3_reg_4168[9]_i_54_n_5 ),
        .I2(sub_ln479_fu_2841_p2[5]),
        .I3(\var_quant_3_reg_4168[9]_i_55_n_5 ),
        .I4(\var_quant_3_reg_4168[9]_i_56_n_5 ),
        .O(\var_quant_3_reg_4168[9]_i_17_n_5 ));
  LUT5 #(
    .INIT(32'h69FF0069)) 
    \var_quant_3_reg_4168[9]_i_18 
       (.I0(\var_quant_3_reg_4168[9]_i_57_n_5 ),
        .I1(\var_quant_3_reg_4168[9]_i_58_n_5 ),
        .I2(\var_quant_3_reg_4168[9]_i_59_n_5 ),
        .I3(\var_quant_3_reg_4168[9]_i_60_n_5 ),
        .I4(\var_quant_3_reg_4168[9]_i_61_n_5 ),
        .O(\var_quant_3_reg_4168[9]_i_18_n_5 ));
  LUT5 #(
    .INIT(32'h009696FF)) 
    \var_quant_3_reg_4168[9]_i_19 
       (.I0(\var_quant_3_reg_4168[9]_i_62_n_5 ),
        .I1(\var_quant_3_reg_4168[9]_i_63_n_5 ),
        .I2(\var_quant_3_reg_4168[9]_i_64_n_5 ),
        .I3(\var_quant_3_reg_4168[9]_i_65_n_5 ),
        .I4(\var_quant_3_reg_4168[9]_i_66_n_5 ),
        .O(\var_quant_3_reg_4168[9]_i_19_n_5 ));
  LUT6 #(
    .INIT(64'h888EEEEEEEE88888)) 
    \var_quant_3_reg_4168[9]_i_20 
       (.I0(\var_quant_3_reg_4168[9]_i_67_n_5 ),
        .I1(\var_quant_3_reg_4168[9]_i_68_n_5 ),
        .I2(sub_ln479_fu_2841_p2[1]),
        .I3(sub_ln479_fu_2841_p2[0]),
        .I4(sub_ln479_fu_2841_p2[12]),
        .I5(sub_ln479_fu_2841_p2[2]),
        .O(\var_quant_3_reg_4168[9]_i_20_n_5 ));
  LUT6 #(
    .INIT(64'h6969699996969666)) 
    \var_quant_3_reg_4168[9]_i_21 
       (.I0(\var_quant_3_reg_4168[9]_i_67_n_5 ),
        .I1(sub_ln479_fu_2841_p2[2]),
        .I2(sub_ln479_fu_2841_p2[12]),
        .I3(sub_ln479_fu_2841_p2[0]),
        .I4(sub_ln479_fu_2841_p2[1]),
        .I5(\var_quant_3_reg_4168[9]_i_68_n_5 ),
        .O(\var_quant_3_reg_4168[9]_i_21_n_5 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \var_quant_3_reg_4168[9]_i_22 
       (.I0(\var_quant_3_reg_4168[9]_i_69_n_5 ),
        .I1(sub_ln479_fu_2841_p2[1]),
        .I2(sub_ln479_fu_2841_p2[12]),
        .I3(sub_ln479_fu_2841_p2[0]),
        .O(\var_quant_3_reg_4168[9]_i_22_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \var_quant_3_reg_4168[9]_i_24 
       (.I0(\var_quant_3_reg_4168[9]_i_16_n_5 ),
        .I1(\var_quant_3_reg_4168[9]_i_47_n_5 ),
        .I2(\var_quant_3_reg_4168[9]_i_48_n_5 ),
        .I3(\var_quant_3_reg_4168[9]_i_49_n_5 ),
        .O(\var_quant_3_reg_4168[9]_i_24_n_5 ));
  LUT6 #(
    .INIT(64'h6A95956A956A6A95)) 
    \var_quant_3_reg_4168[9]_i_25 
       (.I0(sub_ln479_fu_2841_p2[6]),
        .I1(sub_ln479_fu_2841_p2[12]),
        .I2(\var_quant_3_reg_4168[9]_i_51_n_5 ),
        .I3(\var_quant_3_reg_4168[9]_i_17_n_5 ),
        .I4(\var_quant_3_reg_4168[9]_i_52_n_5 ),
        .I5(\var_quant_3_reg_4168[9]_i_53_n_5 ),
        .O(\var_quant_3_reg_4168[9]_i_25_n_5 ));
  LUT6 #(
    .INIT(64'h9666699969999666)) 
    \var_quant_3_reg_4168[9]_i_26 
       (.I0(\var_quant_3_reg_4168[9]_i_18_n_5 ),
        .I1(sub_ln479_fu_2841_p2[5]),
        .I2(\var_quant_3_reg_4168[9]_i_54_n_5 ),
        .I3(sub_ln479_fu_2841_p2[12]),
        .I4(\var_quant_3_reg_4168[9]_i_55_n_5 ),
        .I5(\var_quant_3_reg_4168[9]_i_56_n_5 ),
        .O(\var_quant_3_reg_4168[9]_i_26_n_5 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \var_quant_3_reg_4168[9]_i_27 
       (.I0(\var_quant_3_reg_4168[9]_i_57_n_5 ),
        .I1(\var_quant_3_reg_4168[9]_i_58_n_5 ),
        .I2(\var_quant_3_reg_4168[9]_i_59_n_5 ),
        .I3(\var_quant_3_reg_4168[9]_i_19_n_5 ),
        .I4(\var_quant_3_reg_4168[9]_i_60_n_5 ),
        .I5(\var_quant_3_reg_4168[9]_i_61_n_5 ),
        .O(\var_quant_3_reg_4168[9]_i_27_n_5 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \var_quant_3_reg_4168[9]_i_28 
       (.I0(\var_quant_3_reg_4168[9]_i_62_n_5 ),
        .I1(\var_quant_3_reg_4168[9]_i_63_n_5 ),
        .I2(\var_quant_3_reg_4168[9]_i_64_n_5 ),
        .I3(\var_quant_3_reg_4168[9]_i_20_n_5 ),
        .I4(\var_quant_3_reg_4168[9]_i_65_n_5 ),
        .I5(\var_quant_3_reg_4168[9]_i_66_n_5 ),
        .O(\var_quant_3_reg_4168[9]_i_28_n_5 ));
  LUT5 #(
    .INIT(32'h956AAAAA)) 
    \var_quant_3_reg_4168[9]_i_29 
       (.I0(\var_quant_3_reg_4168[9]_i_21_n_5 ),
        .I1(sub_ln479_fu_2841_p2[0]),
        .I2(sub_ln479_fu_2841_p2[12]),
        .I3(sub_ln479_fu_2841_p2[1]),
        .I4(\var_quant_3_reg_4168[9]_i_69_n_5 ),
        .O(\var_quant_3_reg_4168[9]_i_29_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var_quant_3_reg_4168[9]_i_3 
       (.I0(SD_reg_4143[9]),
        .I1(var_3_fu_3007_p4[9]),
        .O(\var_quant_3_reg_4168[9]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h566A)) 
    \var_quant_3_reg_4168[9]_i_30 
       (.I0(\var_quant_3_reg_4168[9]_i_22_n_5 ),
        .I1(sub_ln479_2_fu_2911_p2[0]),
        .I2(sub_ln479_1_fu_2876_p2[0]),
        .I3(sub_ln479_3_fu_2946_p2[0]),
        .O(\var_quant_3_reg_4168[9]_i_30_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \var_quant_3_reg_4168[9]_i_31 
       (.I0(sub_ln479_1_fu_2876_p2[0]),
        .I1(sub_ln479_2_fu_2911_p2[0]),
        .I2(sub_ln479_3_fu_2946_p2[0]),
        .I3(sub_ln479_fu_2841_p2[0]),
        .O(\var_quant_3_reg_4168[9]_i_31_n_5 ));
  LUT6 #(
    .INIT(64'hF99F90099009F99F)) 
    \var_quant_3_reg_4168[9]_i_32 
       (.I0(sub_ln479_2_fu_2911_p2[10]),
        .I1(\var_quant_3_reg_4168[9]_i_82_n_5 ),
        .I2(\var_quant_3_reg_4168[9]_i_83_n_5 ),
        .I3(sub_ln479_3_fu_2946_p2[10]),
        .I4(\var_quant_3_reg_4168[9]_i_85_n_5 ),
        .I5(sub_ln479_1_fu_2876_p2[10]),
        .O(\var_quant_3_reg_4168[9]_i_32_n_5 ));
  LUT4 #(
    .INIT(16'h556A)) 
    \var_quant_3_reg_4168[9]_i_33 
       (.I0(sub_ln479_2_fu_2911_p2[11]),
        .I1(sub_ln479_2_fu_2911_p2[10]),
        .I2(sub_ln479_2_fu_2911_p2[12]),
        .I3(\var_quant_3_reg_4168[9]_i_82_n_5 ),
        .O(\var_quant_3_reg_4168[9]_i_33_n_5 ));
  LUT4 #(
    .INIT(16'hAA95)) 
    \var_quant_3_reg_4168[9]_i_34 
       (.I0(sub_ln479_1_fu_2876_p2[11]),
        .I1(sub_ln479_1_fu_2876_p2[10]),
        .I2(sub_ln479_1_fu_2876_p2[12]),
        .I3(\var_quant_3_reg_4168[9]_i_85_n_5 ),
        .O(\var_quant_3_reg_4168[9]_i_34_n_5 ));
  LUT4 #(
    .INIT(16'hA999)) 
    \var_quant_3_reg_4168[9]_i_35 
       (.I0(sub_ln479_3_fu_2946_p2[11]),
        .I1(\var_quant_3_reg_4168[9]_i_83_n_5 ),
        .I2(sub_ln479_3_fu_2946_p2[10]),
        .I3(sub_ln479_3_fu_2946_p2[12]),
        .O(\var_quant_3_reg_4168[9]_i_35_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'hAA95)) 
    \var_quant_3_reg_4168[9]_i_36 
       (.I0(sub_ln479_fu_2841_p2[11]),
        .I1(sub_ln479_fu_2841_p2[10]),
        .I2(sub_ln479_fu_2841_p2[12]),
        .I3(\var_quant_3_reg_4168[9]_i_38_n_5 ),
        .O(\var_quant_3_reg_4168[9]_i_36_n_5 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \var_quant_3_reg_4168[9]_i_37 
       (.I0(\var_quant_3_reg_4168[9]_i_82_n_5 ),
        .I1(sub_ln479_2_fu_2911_p2[10]),
        .I2(sub_ln479_1_fu_2876_p2[10]),
        .I3(\var_quant_3_reg_4168[9]_i_85_n_5 ),
        .I4(sub_ln479_3_fu_2946_p2[10]),
        .I5(\var_quant_3_reg_4168[9]_i_83_n_5 ),
        .O(\var_quant_3_reg_4168[9]_i_37_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \var_quant_3_reg_4168[9]_i_38 
       (.I0(sub_ln479_fu_2841_p2[12]),
        .I1(sub_ln479_fu_2841_p2[8]),
        .I2(sub_ln479_fu_2841_p2[6]),
        .I3(\var_quant_3_reg_4168[9]_i_51_n_5 ),
        .I4(sub_ln479_fu_2841_p2[7]),
        .I5(sub_ln479_fu_2841_p2[9]),
        .O(\var_quant_3_reg_4168[9]_i_38_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var_quant_3_reg_4168[9]_i_4 
       (.I0(SD_reg_4143[8]),
        .I1(var_3_fu_3007_p4[8]),
        .O(\var_quant_3_reg_4168[9]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \var_quant_3_reg_4168[9]_i_40 
       (.I0(\var_quant_3_reg_4168[9]_i_93_n_5 ),
        .I1(\var_quant_3_reg_4168[9]_i_94_n_5 ),
        .I2(\var_quant_3_reg_4168[9]_i_95_n_5 ),
        .O(\var_quant_3_reg_4168[9]_i_40_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \var_quant_3_reg_4168[9]_i_41 
       (.I0(\var_quant_3_reg_4168[9]_i_95_n_5 ),
        .I1(\var_quant_3_reg_4168[9]_i_93_n_5 ),
        .I2(\var_quant_3_reg_4168[9]_i_94_n_5 ),
        .O(\var_quant_3_reg_4168[9]_i_41_n_5 ));
  LUT6 #(
    .INIT(64'h55555556AAAAAAAA)) 
    \var_quant_3_reg_4168[9]_i_42 
       (.I0(sub_ln479_fu_2841_p2[9]),
        .I1(sub_ln479_fu_2841_p2[8]),
        .I2(sub_ln479_fu_2841_p2[6]),
        .I3(\var_quant_3_reg_4168[9]_i_51_n_5 ),
        .I4(sub_ln479_fu_2841_p2[7]),
        .I5(sub_ln479_fu_2841_p2[12]),
        .O(\var_quant_3_reg_4168[9]_i_42_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \var_quant_3_reg_4168[9]_i_43 
       (.I0(\var_quant_3_reg_4168[9]_i_96_n_5 ),
        .I1(\var_quant_3_reg_4168[9]_i_97_n_5 ),
        .I2(\var_quant_3_reg_4168[9]_i_98_n_5 ),
        .O(\var_quant_3_reg_4168[9]_i_43_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'hAAA95555)) 
    \var_quant_3_reg_4168[9]_i_44 
       (.I0(sub_ln479_fu_2841_p2[8]),
        .I1(sub_ln479_fu_2841_p2[7]),
        .I2(\var_quant_3_reg_4168[9]_i_51_n_5 ),
        .I3(sub_ln479_fu_2841_p2[6]),
        .I4(sub_ln479_fu_2841_p2[12]),
        .O(\var_quant_3_reg_4168[9]_i_44_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \var_quant_3_reg_4168[9]_i_45 
       (.I0(\var_quant_3_reg_4168[9]_i_97_n_5 ),
        .I1(\var_quant_3_reg_4168[9]_i_96_n_5 ),
        .I2(\var_quant_3_reg_4168[9]_i_98_n_5 ),
        .O(\var_quant_3_reg_4168[9]_i_45_n_5 ));
  LUT6 #(
    .INIT(64'h4DD44DD44DD4D4D4)) 
    \var_quant_3_reg_4168[9]_i_46 
       (.I0(\var_quant_3_reg_4168[9]_i_99_n_5 ),
        .I1(\var_quant_3_reg_4168[9]_i_100_n_5 ),
        .I2(sub_ln479_2_fu_2911_p2[7]),
        .I3(sub_ln479_2_fu_2911_p2[12]),
        .I4(sub_ln479_2_fu_2911_p2[6]),
        .I5(\var_quant_3_reg_4168[9]_i_101_n_5 ),
        .O(\var_quant_3_reg_4168[9]_i_46_n_5 ));
  LUT6 #(
    .INIT(64'h6996699669969696)) 
    \var_quant_3_reg_4168[9]_i_47 
       (.I0(\var_quant_3_reg_4168[9]_i_100_n_5 ),
        .I1(\var_quant_3_reg_4168[9]_i_99_n_5 ),
        .I2(sub_ln479_2_fu_2911_p2[7]),
        .I3(sub_ln479_2_fu_2911_p2[12]),
        .I4(sub_ln479_2_fu_2911_p2[6]),
        .I5(\var_quant_3_reg_4168[9]_i_101_n_5 ),
        .O(\var_quant_3_reg_4168[9]_i_47_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'hA955)) 
    \var_quant_3_reg_4168[9]_i_48 
       (.I0(sub_ln479_fu_2841_p2[7]),
        .I1(sub_ln479_fu_2841_p2[6]),
        .I2(\var_quant_3_reg_4168[9]_i_51_n_5 ),
        .I3(sub_ln479_fu_2841_p2[12]),
        .O(\var_quant_3_reg_4168[9]_i_48_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h006A6AFF)) 
    \var_quant_3_reg_4168[9]_i_49 
       (.I0(sub_ln479_2_fu_2911_p2[6]),
        .I1(\var_quant_3_reg_4168[9]_i_101_n_5 ),
        .I2(sub_ln479_2_fu_2911_p2[12]),
        .I3(\var_quant_3_reg_4168[9]_i_102_n_5 ),
        .I4(\var_quant_3_reg_4168[9]_i_103_n_5 ),
        .O(\var_quant_3_reg_4168[9]_i_49_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \var_quant_3_reg_4168[9]_i_50 
       (.I0(sub_ln479_fu_2841_p2[10]),
        .I1(\var_quant_3_reg_4168[9]_i_38_n_5 ),
        .O(\var_quant_3_reg_4168[9]_i_50_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \var_quant_3_reg_4168[9]_i_51 
       (.I0(sub_ln479_fu_2841_p2[5]),
        .I1(sub_ln479_fu_2841_p2[3]),
        .I2(sub_ln479_fu_2841_p2[0]),
        .I3(sub_ln479_fu_2841_p2[1]),
        .I4(sub_ln479_fu_2841_p2[2]),
        .I5(sub_ln479_fu_2841_p2[4]),
        .O(\var_quant_3_reg_4168[9]_i_51_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h87787887)) 
    \var_quant_3_reg_4168[9]_i_52 
       (.I0(sub_ln479_2_fu_2911_p2[12]),
        .I1(\var_quant_3_reg_4168[9]_i_101_n_5 ),
        .I2(sub_ln479_2_fu_2911_p2[6]),
        .I3(\var_quant_3_reg_4168[9]_i_103_n_5 ),
        .I4(\var_quant_3_reg_4168[9]_i_102_n_5 ),
        .O(\var_quant_3_reg_4168[9]_i_52_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'h17717171)) 
    \var_quant_3_reg_4168[9]_i_53 
       (.I0(\var_quant_3_reg_4168[9]_i_104_n_5 ),
        .I1(\var_quant_3_reg_4168[9]_i_105_n_5 ),
        .I2(sub_ln479_2_fu_2911_p2[5]),
        .I3(sub_ln479_2_fu_2911_p2[12]),
        .I4(\var_quant_3_reg_4168[9]_i_106_n_5 ),
        .O(\var_quant_3_reg_4168[9]_i_53_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \var_quant_3_reg_4168[9]_i_54 
       (.I0(sub_ln479_fu_2841_p2[4]),
        .I1(sub_ln479_fu_2841_p2[2]),
        .I2(sub_ln479_fu_2841_p2[1]),
        .I3(sub_ln479_fu_2841_p2[0]),
        .I4(sub_ln479_fu_2841_p2[3]),
        .O(\var_quant_3_reg_4168[9]_i_54_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \var_quant_3_reg_4168[9]_i_55 
       (.I0(\var_quant_3_reg_4168[9]_i_105_n_5 ),
        .I1(\var_quant_3_reg_4168[9]_i_104_n_5 ),
        .I2(sub_ln479_2_fu_2911_p2[5]),
        .I3(sub_ln479_2_fu_2911_p2[12]),
        .I4(\var_quant_3_reg_4168[9]_i_106_n_5 ),
        .O(\var_quant_3_reg_4168[9]_i_55_n_5 ));
  LUT3 #(
    .INIT(8'h17)) 
    \var_quant_3_reg_4168[9]_i_56 
       (.I0(\var_quant_3_reg_4168[9]_i_57_n_5 ),
        .I1(\var_quant_3_reg_4168[9]_i_59_n_5 ),
        .I2(\var_quant_3_reg_4168[9]_i_58_n_5 ),
        .O(\var_quant_3_reg_4168[9]_i_56_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAA955555555)) 
    \var_quant_3_reg_4168[9]_i_57 
       (.I0(sub_ln479_2_fu_2911_p2[4]),
        .I1(sub_ln479_2_fu_2911_p2[3]),
        .I2(sub_ln479_2_fu_2911_p2[0]),
        .I3(sub_ln479_2_fu_2911_p2[1]),
        .I4(sub_ln479_2_fu_2911_p2[2]),
        .I5(sub_ln479_2_fu_2911_p2[12]),
        .O(\var_quant_3_reg_4168[9]_i_57_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAA955555555)) 
    \var_quant_3_reg_4168[9]_i_58 
       (.I0(sub_ln479_1_fu_2876_p2[4]),
        .I1(sub_ln479_1_fu_2876_p2[3]),
        .I2(sub_ln479_1_fu_2876_p2[0]),
        .I3(sub_ln479_1_fu_2876_p2[1]),
        .I4(sub_ln479_1_fu_2876_p2[2]),
        .I5(sub_ln479_1_fu_2876_p2[12]),
        .O(\var_quant_3_reg_4168[9]_i_58_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAA955555555)) 
    \var_quant_3_reg_4168[9]_i_59 
       (.I0(sub_ln479_3_fu_2946_p2[4]),
        .I1(sub_ln479_3_fu_2946_p2[3]),
        .I2(sub_ln479_3_fu_2946_p2[0]),
        .I3(sub_ln479_3_fu_2946_p2[1]),
        .I4(sub_ln479_3_fu_2946_p2[2]),
        .I5(sub_ln479_3_fu_2946_p2[12]),
        .O(\var_quant_3_reg_4168[9]_i_59_n_5 ));
  LUT5 #(
    .INIT(32'h4114D77D)) 
    \var_quant_3_reg_4168[9]_i_6 
       (.I0(\var_quant_3_reg_4168[9]_i_32_n_5 ),
        .I1(\var_quant_3_reg_4168[9]_i_33_n_5 ),
        .I2(\var_quant_3_reg_4168[9]_i_34_n_5 ),
        .I3(\var_quant_3_reg_4168[9]_i_35_n_5 ),
        .I4(\var_quant_3_reg_4168[9]_i_36_n_5 ),
        .O(\var_quant_3_reg_4168[9]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9999999999999995)) 
    \var_quant_3_reg_4168[9]_i_60 
       (.I0(sub_ln479_fu_2841_p2[4]),
        .I1(sub_ln479_fu_2841_p2[12]),
        .I2(sub_ln479_fu_2841_p2[3]),
        .I3(sub_ln479_fu_2841_p2[0]),
        .I4(sub_ln479_fu_2841_p2[1]),
        .I5(sub_ln479_fu_2841_p2[2]),
        .O(\var_quant_3_reg_4168[9]_i_60_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \var_quant_3_reg_4168[9]_i_61 
       (.I0(\var_quant_3_reg_4168[9]_i_63_n_5 ),
        .I1(\var_quant_3_reg_4168[9]_i_62_n_5 ),
        .I2(\var_quant_3_reg_4168[9]_i_64_n_5 ),
        .O(\var_quant_3_reg_4168[9]_i_61_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'hAAA95555)) 
    \var_quant_3_reg_4168[9]_i_62 
       (.I0(sub_ln479_3_fu_2946_p2[3]),
        .I1(sub_ln479_3_fu_2946_p2[2]),
        .I2(sub_ln479_3_fu_2946_p2[1]),
        .I3(sub_ln479_3_fu_2946_p2[0]),
        .I4(sub_ln479_3_fu_2946_p2[12]),
        .O(\var_quant_3_reg_4168[9]_i_62_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'hAAA95555)) 
    \var_quant_3_reg_4168[9]_i_63 
       (.I0(sub_ln479_1_fu_2876_p2[3]),
        .I1(sub_ln479_1_fu_2876_p2[2]),
        .I2(sub_ln479_1_fu_2876_p2[1]),
        .I3(sub_ln479_1_fu_2876_p2[0]),
        .I4(sub_ln479_1_fu_2876_p2[12]),
        .O(\var_quant_3_reg_4168[9]_i_63_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h6666666A)) 
    \var_quant_3_reg_4168[9]_i_64 
       (.I0(sub_ln479_2_fu_2911_p2[3]),
        .I1(sub_ln479_2_fu_2911_p2[12]),
        .I2(sub_ln479_2_fu_2911_p2[2]),
        .I3(sub_ln479_2_fu_2911_p2[1]),
        .I4(sub_ln479_2_fu_2911_p2[0]),
        .O(\var_quant_3_reg_4168[9]_i_64_n_5 ));
  LUT6 #(
    .INIT(64'h7117711771171717)) 
    \var_quant_3_reg_4168[9]_i_65 
       (.I0(\var_quant_3_reg_4168[9]_i_107_n_5 ),
        .I1(\var_quant_3_reg_4168[9]_i_108_n_5 ),
        .I2(sub_ln479_2_fu_2911_p2[2]),
        .I3(sub_ln479_2_fu_2911_p2[12]),
        .I4(sub_ln479_2_fu_2911_p2[0]),
        .I5(sub_ln479_2_fu_2911_p2[1]),
        .O(\var_quant_3_reg_4168[9]_i_65_n_5 ));
  LUT5 #(
    .INIT(32'hAAA95555)) 
    \var_quant_3_reg_4168[9]_i_66 
       (.I0(sub_ln479_fu_2841_p2[3]),
        .I1(sub_ln479_fu_2841_p2[2]),
        .I2(sub_ln479_fu_2841_p2[1]),
        .I3(sub_ln479_fu_2841_p2[0]),
        .I4(sub_ln479_fu_2841_p2[12]),
        .O(\var_quant_3_reg_4168[9]_i_66_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'hFF787800)) 
    \var_quant_3_reg_4168[9]_i_67 
       (.I0(sub_ln479_3_fu_2946_p2[0]),
        .I1(sub_ln479_3_fu_2946_p2[12]),
        .I2(sub_ln479_3_fu_2946_p2[1]),
        .I3(\var_quant_3_reg_4168[9]_i_109_n_5 ),
        .I4(\var_quant_3_reg_4168[9]_i_110_n_5 ),
        .O(\var_quant_3_reg_4168[9]_i_67_n_5 ));
  LUT6 #(
    .INIT(64'h1FE0E01FE01F1FE0)) 
    \var_quant_3_reg_4168[9]_i_68 
       (.I0(sub_ln479_2_fu_2911_p2[1]),
        .I1(sub_ln479_2_fu_2911_p2[0]),
        .I2(sub_ln479_2_fu_2911_p2[12]),
        .I3(sub_ln479_2_fu_2911_p2[2]),
        .I4(\var_quant_3_reg_4168[9]_i_108_n_5 ),
        .I5(\var_quant_3_reg_4168[9]_i_107_n_5 ),
        .O(\var_quant_3_reg_4168[9]_i_68_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'h6A95956A)) 
    \var_quant_3_reg_4168[9]_i_69 
       (.I0(sub_ln479_3_fu_2946_p2[1]),
        .I1(sub_ln479_3_fu_2946_p2[12]),
        .I2(sub_ln479_3_fu_2946_p2[0]),
        .I3(\var_quant_3_reg_4168[9]_i_110_n_5 ),
        .I4(\var_quant_3_reg_4168[9]_i_109_n_5 ),
        .O(\var_quant_3_reg_4168[9]_i_69_n_5 ));
  LUT4 #(
    .INIT(16'h7D14)) 
    \var_quant_3_reg_4168[9]_i_7 
       (.I0(\var_quant_3_reg_4168[9]_i_37_n_5 ),
        .I1(\var_quant_3_reg_4168[9]_i_38_n_5 ),
        .I2(sub_ln479_fu_2841_p2[10]),
        .I3(\var_quant_3_reg_4168[9]_i_40_n_5 ),
        .O(\var_quant_3_reg_4168[9]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_3_reg_4168[9]_i_70 
       (.I0(sext_ln465_reg_4006[7]),
        .I1(ave_3_reg_4085[9]),
        .I2(ave_3_reg_4085[13]),
        .I3(sub_ln472_7_reg_4138[7]),
        .O(\var_quant_3_reg_4168[9]_i_70_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_3_reg_4168[9]_i_71 
       (.I0(sext_ln465_reg_4006[6]),
        .I1(ave_3_reg_4085[8]),
        .I2(ave_3_reg_4085[13]),
        .I3(sub_ln472_7_reg_4138[6]),
        .O(\var_quant_3_reg_4168[9]_i_71_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_3_reg_4168[9]_i_72 
       (.I0(sext_ln465_reg_4006[5]),
        .I1(ave_3_reg_4085[7]),
        .I2(ave_3_reg_4085[13]),
        .I3(sub_ln472_7_reg_4138[5]),
        .O(\var_quant_3_reg_4168[9]_i_72_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_3_reg_4168[9]_i_73 
       (.I0(sext_ln465_reg_4006[4]),
        .I1(ave_3_reg_4085[6]),
        .I2(ave_3_reg_4085[13]),
        .I3(sub_ln472_7_reg_4138[4]),
        .O(\var_quant_3_reg_4168[9]_i_73_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_3_reg_4168[9]_i_74 
       (.I0(sext_ln465_reg_4006[3]),
        .I1(ave_3_reg_4085[5]),
        .I2(ave_3_reg_4085[13]),
        .I3(sub_ln472_7_reg_4138[3]),
        .O(\var_quant_3_reg_4168[9]_i_74_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_3_reg_4168[9]_i_75 
       (.I0(sext_ln465_reg_4006[2]),
        .I1(ave_3_reg_4085[4]),
        .I2(ave_3_reg_4085[13]),
        .I3(sub_ln472_7_reg_4138[2]),
        .O(\var_quant_3_reg_4168[9]_i_75_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_3_reg_4168[9]_i_76 
       (.I0(sext_ln465_reg_4006[1]),
        .I1(ave_3_reg_4085[3]),
        .I2(ave_3_reg_4085[13]),
        .I3(sub_ln472_7_reg_4138[1]),
        .O(\var_quant_3_reg_4168[9]_i_76_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_3_reg_4168[9]_i_77 
       (.I0(sext_ln465_reg_4006[0]),
        .I1(ave_3_reg_4085[2]),
        .I2(ave_3_reg_4085[13]),
        .I3(sub_ln472_7_reg_4138[0]),
        .O(\var_quant_3_reg_4168[9]_i_77_n_5 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \var_quant_3_reg_4168[9]_i_8 
       (.I0(\var_quant_3_reg_4168[9]_i_41_n_5 ),
        .I1(\var_quant_3_reg_4168[9]_i_42_n_5 ),
        .I2(\var_quant_3_reg_4168[9]_i_43_n_5 ),
        .O(\var_quant_3_reg_4168[9]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \var_quant_3_reg_4168[9]_i_82 
       (.I0(sub_ln479_2_fu_2911_p2[12]),
        .I1(sub_ln479_2_fu_2911_p2[8]),
        .I2(sub_ln479_2_fu_2911_p2[6]),
        .I3(\var_quant_3_reg_4168[9]_i_101_n_5 ),
        .I4(sub_ln479_2_fu_2911_p2[7]),
        .I5(sub_ln479_2_fu_2911_p2[9]),
        .O(\var_quant_3_reg_4168[9]_i_82_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \var_quant_3_reg_4168[9]_i_83 
       (.I0(sub_ln479_3_fu_2946_p2[12]),
        .I1(sub_ln479_3_fu_2946_p2[8]),
        .I2(sub_ln479_3_fu_2946_p2[6]),
        .I3(\var_quant_3_reg_4168[9]_i_141_n_5 ),
        .I4(sub_ln479_3_fu_2946_p2[7]),
        .I5(sub_ln479_3_fu_2946_p2[9]),
        .O(\var_quant_3_reg_4168[9]_i_83_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \var_quant_3_reg_4168[9]_i_85 
       (.I0(sub_ln479_1_fu_2876_p2[12]),
        .I1(sub_ln479_1_fu_2876_p2[8]),
        .I2(sub_ln479_1_fu_2876_p2[6]),
        .I3(\var_quant_3_reg_4168[9]_i_148_n_5 ),
        .I4(sub_ln479_1_fu_2876_p2[7]),
        .I5(sub_ln479_1_fu_2876_p2[9]),
        .O(\var_quant_3_reg_4168[9]_i_85_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \var_quant_3_reg_4168[9]_i_87 
       (.I0(ave_3_reg_4085[13]),
        .I1(sub_ln472_7_reg_4138[11]),
        .O(mean_3_fu_2311_p3));
  LUT3 #(
    .INIT(8'h9F)) 
    \var_quant_3_reg_4168[9]_i_88 
       (.I0(sub_ln472_7_reg_4138[12]),
        .I1(sub_ln472_7_reg_4138[11]),
        .I2(ave_3_reg_4085[13]),
        .O(\var_quant_3_reg_4168[9]_i_88_n_5 ));
  LUT3 #(
    .INIT(8'h87)) 
    \var_quant_3_reg_4168[9]_i_89 
       (.I0(sub_ln472_7_reg_4138[11]),
        .I1(ave_3_reg_4085[13]),
        .I2(sext_ln465_reg_4006[11]),
        .O(\var_quant_3_reg_4168[9]_i_89_n_5 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \var_quant_3_reg_4168[9]_i_9 
       (.I0(\var_quant_3_reg_4168[9]_i_44_n_5 ),
        .I1(\var_quant_3_reg_4168[9]_i_45_n_5 ),
        .I2(\var_quant_3_reg_4168[9]_i_46_n_5 ),
        .O(\var_quant_3_reg_4168[9]_i_9_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_3_reg_4168[9]_i_90 
       (.I0(sext_ln465_reg_4006[10]),
        .I1(ave_3_reg_4085[12]),
        .I2(ave_3_reg_4085[13]),
        .I3(sub_ln472_7_reg_4138[10]),
        .O(\var_quant_3_reg_4168[9]_i_90_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_3_reg_4168[9]_i_91 
       (.I0(sext_ln465_reg_4006[9]),
        .I1(ave_3_reg_4085[11]),
        .I2(ave_3_reg_4085[13]),
        .I3(sub_ln472_7_reg_4138[9]),
        .O(\var_quant_3_reg_4168[9]_i_91_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \var_quant_3_reg_4168[9]_i_92 
       (.I0(sext_ln465_reg_4006[8]),
        .I1(ave_3_reg_4085[10]),
        .I2(ave_3_reg_4085[13]),
        .I3(sub_ln472_7_reg_4138[8]),
        .O(\var_quant_3_reg_4168[9]_i_92_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAA955555555)) 
    \var_quant_3_reg_4168[9]_i_93 
       (.I0(sub_ln479_1_fu_2876_p2[9]),
        .I1(sub_ln479_1_fu_2876_p2[8]),
        .I2(sub_ln479_1_fu_2876_p2[6]),
        .I3(\var_quant_3_reg_4168[9]_i_148_n_5 ),
        .I4(sub_ln479_1_fu_2876_p2[7]),
        .I5(sub_ln479_1_fu_2876_p2[12]),
        .O(\var_quant_3_reg_4168[9]_i_93_n_5 ));
  LUT6 #(
    .INIT(64'h55555556AAAAAAAA)) 
    \var_quant_3_reg_4168[9]_i_94 
       (.I0(sub_ln479_3_fu_2946_p2[9]),
        .I1(sub_ln479_3_fu_2946_p2[8]),
        .I2(sub_ln479_3_fu_2946_p2[6]),
        .I3(\var_quant_3_reg_4168[9]_i_141_n_5 ),
        .I4(sub_ln479_3_fu_2946_p2[7]),
        .I5(sub_ln479_3_fu_2946_p2[12]),
        .O(\var_quant_3_reg_4168[9]_i_94_n_5 ));
  LUT6 #(
    .INIT(64'h55555556AAAAAAAA)) 
    \var_quant_3_reg_4168[9]_i_95 
       (.I0(sub_ln479_2_fu_2911_p2[9]),
        .I1(sub_ln479_2_fu_2911_p2[8]),
        .I2(sub_ln479_2_fu_2911_p2[6]),
        .I3(\var_quant_3_reg_4168[9]_i_101_n_5 ),
        .I4(sub_ln479_2_fu_2911_p2[7]),
        .I5(sub_ln479_2_fu_2911_p2[12]),
        .O(\var_quant_3_reg_4168[9]_i_95_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'hAAA95555)) 
    \var_quant_3_reg_4168[9]_i_96 
       (.I0(sub_ln479_1_fu_2876_p2[8]),
        .I1(sub_ln479_1_fu_2876_p2[7]),
        .I2(\var_quant_3_reg_4168[9]_i_148_n_5 ),
        .I3(sub_ln479_1_fu_2876_p2[6]),
        .I4(sub_ln479_1_fu_2876_p2[12]),
        .O(\var_quant_3_reg_4168[9]_i_96_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'h6666666A)) 
    \var_quant_3_reg_4168[9]_i_97 
       (.I0(sub_ln479_3_fu_2946_p2[8]),
        .I1(sub_ln479_3_fu_2946_p2[12]),
        .I2(sub_ln479_3_fu_2946_p2[7]),
        .I3(\var_quant_3_reg_4168[9]_i_141_n_5 ),
        .I4(sub_ln479_3_fu_2946_p2[6]),
        .O(\var_quant_3_reg_4168[9]_i_97_n_5 ));
  LUT5 #(
    .INIT(32'h6666666A)) 
    \var_quant_3_reg_4168[9]_i_98 
       (.I0(sub_ln479_2_fu_2911_p2[8]),
        .I1(sub_ln479_2_fu_2911_p2[12]),
        .I2(sub_ln479_2_fu_2911_p2[7]),
        .I3(\var_quant_3_reg_4168[9]_i_101_n_5 ),
        .I4(sub_ln479_2_fu_2911_p2[6]),
        .O(\var_quant_3_reg_4168[9]_i_98_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hA955)) 
    \var_quant_3_reg_4168[9]_i_99 
       (.I0(sub_ln479_1_fu_2876_p2[7]),
        .I1(sub_ln479_1_fu_2876_p2[6]),
        .I2(\var_quant_3_reg_4168[9]_i_148_n_5 ),
        .I3(sub_ln479_1_fu_2876_p2[12]),
        .O(\var_quant_3_reg_4168[9]_i_99_n_5 ));
  FDRE \var_quant_3_reg_4168_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln492_5_fu_3091_p2[3]),
        .Q(var_quant_3_reg_4168[0]),
        .R(1'b0));
  FDRE \var_quant_3_reg_4168_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln492_5_fu_3091_p2[4]),
        .Q(var_quant_3_reg_4168[1]),
        .R(1'b0));
  FDRE \var_quant_3_reg_4168_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln492_5_fu_3091_p2[5]),
        .Q(var_quant_3_reg_4168[2]),
        .R(1'b0));
  FDRE \var_quant_3_reg_4168_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln492_5_fu_3091_p2[6]),
        .Q(var_quant_3_reg_4168[3]),
        .R(1'b0));
  FDRE \var_quant_3_reg_4168_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln492_5_fu_3091_p2[7]),
        .Q(var_quant_3_reg_4168[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \var_quant_3_reg_4168_reg[4]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\var_quant_3_reg_4168_reg[4]_i_1_n_5 ,\var_quant_3_reg_4168_reg[4]_i_1_n_6 ,\var_quant_3_reg_4168_reg[4]_i_1_n_7 ,\var_quant_3_reg_4168_reg[4]_i_1_n_8 ,\var_quant_3_reg_4168_reg[4]_i_1_n_9 ,\var_quant_3_reg_4168_reg[4]_i_1_n_10 ,\var_quant_3_reg_4168_reg[4]_i_1_n_11 ,\var_quant_3_reg_4168_reg[4]_i_1_n_12 }),
        .DI(SD_reg_4143[7:0]),
        .O({add_ln492_5_fu_3091_p2[7:3],\NLW_var_quant_3_reg_4168_reg[4]_i_1_O_UNCONNECTED [2:0]}),
        .S({\var_quant_3_reg_4168[4]_i_2_n_5 ,\var_quant_3_reg_4168[4]_i_3_n_5 ,\var_quant_3_reg_4168[4]_i_4_n_5 ,\var_quant_3_reg_4168[4]_i_5_n_5 ,\var_quant_3_reg_4168[4]_i_6_n_5 ,\var_quant_3_reg_4168[4]_i_7_n_5 ,\var_quant_3_reg_4168[4]_i_8_n_5 ,\var_quant_3_reg_4168[4]_i_9_n_5 }));
  FDRE \var_quant_3_reg_4168_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln492_5_fu_3091_p2[8]),
        .Q(var_quant_3_reg_4168[5]),
        .R(1'b0));
  FDRE \var_quant_3_reg_4168_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln492_5_fu_3091_p2[9]),
        .Q(var_quant_3_reg_4168[6]),
        .R(1'b0));
  FDRE \var_quant_3_reg_4168_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln492_5_fu_3091_p2[10]),
        .Q(var_quant_3_reg_4168[7]),
        .R(1'b0));
  FDRE \var_quant_3_reg_4168_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln492_5_fu_3091_p2[11]),
        .Q(var_quant_3_reg_4168[8]),
        .R(1'b0));
  FDRE \var_quant_3_reg_4168_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln492_5_fu_3091_p2[12]),
        .Q(var_quant_3_reg_4168[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \var_quant_3_reg_4168_reg[9]_i_1 
       (.CI(\var_quant_3_reg_4168_reg[4]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_var_quant_3_reg_4168_reg[9]_i_1_CO_UNCONNECTED [7:4],\var_quant_3_reg_4168_reg[9]_i_1_n_9 ,\var_quant_3_reg_4168_reg[9]_i_1_n_10 ,\var_quant_3_reg_4168_reg[9]_i_1_n_11 ,\var_quant_3_reg_4168_reg[9]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,SD_reg_4143[9:8]}),
        .O({\NLW_var_quant_3_reg_4168_reg[9]_i_1_O_UNCONNECTED [7:5],add_ln492_5_fu_3091_p2[12:8]}),
        .S({1'b0,1'b0,1'b0,var_3_fu_3007_p4[12:10],\var_quant_3_reg_4168[9]_i_3_n_5 ,\var_quant_3_reg_4168[9]_i_4_n_5 }));
  CARRY8 \var_quant_3_reg_4168_reg[9]_i_2 
       (.CI(\var_quant_3_reg_4168_reg[9]_i_5_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_var_quant_3_reg_4168_reg[9]_i_2_CO_UNCONNECTED [7:6],var_3_fu_3007_p4[12],\NLW_var_quant_3_reg_4168_reg[9]_i_2_CO_UNCONNECTED [4],\var_quant_3_reg_4168_reg[9]_i_2_n_9 ,\var_quant_3_reg_4168_reg[9]_i_2_n_10 ,\var_quant_3_reg_4168_reg[9]_i_2_n_11 ,\var_quant_3_reg_4168_reg[9]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,\var_quant_3_reg_4168[9]_i_6_n_5 ,\var_quant_3_reg_4168[9]_i_7_n_5 ,\var_quant_3_reg_4168[9]_i_8_n_5 ,\var_quant_3_reg_4168[9]_i_9_n_5 ,\var_quant_3_reg_4168[9]_i_10_n_5 }),
        .O({\NLW_var_quant_3_reg_4168_reg[9]_i_2_O_UNCONNECTED [7:5],var_3_fu_3007_p4[11:7]}),
        .S({1'b0,1'b0,1'b1,\var_quant_3_reg_4168[9]_i_11_n_5 ,\var_quant_3_reg_4168[9]_i_12_n_5 ,\var_quant_3_reg_4168[9]_i_13_n_5 ,\var_quant_3_reg_4168[9]_i_14_n_5 ,\var_quant_3_reg_4168[9]_i_15_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \var_quant_3_reg_4168_reg[9]_i_23 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\var_quant_3_reg_4168_reg[9]_i_23_n_5 ,\var_quant_3_reg_4168_reg[9]_i_23_n_6 ,\var_quant_3_reg_4168_reg[9]_i_23_n_7 ,\var_quant_3_reg_4168_reg[9]_i_23_n_8 ,\var_quant_3_reg_4168_reg[9]_i_23_n_9 ,\var_quant_3_reg_4168_reg[9]_i_23_n_10 ,\var_quant_3_reg_4168_reg[9]_i_23_n_11 ,\var_quant_3_reg_4168_reg[9]_i_23_n_12 }),
        .DI(sext_ln465_reg_4006[7:0]),
        .O(sub_ln479_fu_2841_p2[7:0]),
        .S({\var_quant_3_reg_4168[9]_i_70_n_5 ,\var_quant_3_reg_4168[9]_i_71_n_5 ,\var_quant_3_reg_4168[9]_i_72_n_5 ,\var_quant_3_reg_4168[9]_i_73_n_5 ,\var_quant_3_reg_4168[9]_i_74_n_5 ,\var_quant_3_reg_4168[9]_i_75_n_5 ,\var_quant_3_reg_4168[9]_i_76_n_5 ,\var_quant_3_reg_4168[9]_i_77_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \var_quant_3_reg_4168_reg[9]_i_39 
       (.CI(\var_quant_3_reg_4168_reg[9]_i_23_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_var_quant_3_reg_4168_reg[9]_i_39_CO_UNCONNECTED [7:4],\var_quant_3_reg_4168_reg[9]_i_39_n_9 ,\var_quant_3_reg_4168_reg[9]_i_39_n_10 ,\var_quant_3_reg_4168_reg[9]_i_39_n_11 ,\var_quant_3_reg_4168_reg[9]_i_39_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,mean_3_fu_2311_p3,sext_ln465_reg_4006[10:8]}),
        .O({\NLW_var_quant_3_reg_4168_reg[9]_i_39_O_UNCONNECTED [7:5],sub_ln479_fu_2841_p2[12:8]}),
        .S({1'b0,1'b0,1'b0,\var_quant_3_reg_4168[9]_i_88_n_5 ,\var_quant_3_reg_4168[9]_i_89_n_5 ,\var_quant_3_reg_4168[9]_i_90_n_5 ,\var_quant_3_reg_4168[9]_i_91_n_5 ,\var_quant_3_reg_4168[9]_i_92_n_5 }));
  CARRY8 \var_quant_3_reg_4168_reg[9]_i_5 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\var_quant_3_reg_4168_reg[9]_i_5_n_5 ,\var_quant_3_reg_4168_reg[9]_i_5_n_6 ,\var_quant_3_reg_4168_reg[9]_i_5_n_7 ,\var_quant_3_reg_4168_reg[9]_i_5_n_8 ,\var_quant_3_reg_4168_reg[9]_i_5_n_9 ,\var_quant_3_reg_4168_reg[9]_i_5_n_10 ,\var_quant_3_reg_4168_reg[9]_i_5_n_11 ,\var_quant_3_reg_4168_reg[9]_i_5_n_12 }),
        .DI({\var_quant_3_reg_4168[9]_i_16_n_5 ,\var_quant_3_reg_4168[9]_i_17_n_5 ,\var_quant_3_reg_4168[9]_i_18_n_5 ,\var_quant_3_reg_4168[9]_i_19_n_5 ,\var_quant_3_reg_4168[9]_i_20_n_5 ,\var_quant_3_reg_4168[9]_i_21_n_5 ,\var_quant_3_reg_4168[9]_i_22_n_5 ,sub_ln479_fu_2841_p2[0]}),
        .O({var_3_fu_3007_p4[6:0],\NLW_var_quant_3_reg_4168_reg[9]_i_5_O_UNCONNECTED [0]}),
        .S({\var_quant_3_reg_4168[9]_i_24_n_5 ,\var_quant_3_reg_4168[9]_i_25_n_5 ,\var_quant_3_reg_4168[9]_i_26_n_5 ,\var_quant_3_reg_4168[9]_i_27_n_5 ,\var_quant_3_reg_4168[9]_i_28_n_5 ,\var_quant_3_reg_4168[9]_i_29_n_5 ,\var_quant_3_reg_4168[9]_i_30_n_5 ,\var_quant_3_reg_4168[9]_i_31_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \var_quant_3_reg_4168_reg[9]_i_78 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\var_quant_3_reg_4168_reg[9]_i_78_n_5 ,\var_quant_3_reg_4168_reg[9]_i_78_n_6 ,\var_quant_3_reg_4168_reg[9]_i_78_n_7 ,\var_quant_3_reg_4168_reg[9]_i_78_n_8 ,\var_quant_3_reg_4168_reg[9]_i_78_n_9 ,\var_quant_3_reg_4168_reg[9]_i_78_n_10 ,\var_quant_3_reg_4168_reg[9]_i_78_n_11 ,\var_quant_3_reg_4168_reg[9]_i_78_n_12 }),
        .DI(sext_ln468_reg_4075[7:0]),
        .O(sub_ln479_2_fu_2911_p2[7:0]),
        .S({\var_quant_3_reg_4168[9]_i_111_n_5 ,\var_quant_3_reg_4168[9]_i_112_n_5 ,\var_quant_3_reg_4168[9]_i_113_n_5 ,\var_quant_3_reg_4168[9]_i_114_n_5 ,\var_quant_3_reg_4168[9]_i_115_n_5 ,\var_quant_3_reg_4168[9]_i_116_n_5 ,\var_quant_3_reg_4168[9]_i_117_n_5 ,\var_quant_3_reg_4168[9]_i_118_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \var_quant_3_reg_4168_reg[9]_i_79 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\var_quant_3_reg_4168_reg[9]_i_79_n_5 ,\var_quant_3_reg_4168_reg[9]_i_79_n_6 ,\var_quant_3_reg_4168_reg[9]_i_79_n_7 ,\var_quant_3_reg_4168_reg[9]_i_79_n_8 ,\var_quant_3_reg_4168_reg[9]_i_79_n_9 ,\var_quant_3_reg_4168_reg[9]_i_79_n_10 ,\var_quant_3_reg_4168_reg[9]_i_79_n_11 ,\var_quant_3_reg_4168_reg[9]_i_79_n_12 }),
        .DI(sext_ln465_3_reg_4022[7:0]),
        .O(sub_ln479_1_fu_2876_p2[7:0]),
        .S({\var_quant_3_reg_4168[9]_i_119_n_5 ,\var_quant_3_reg_4168[9]_i_120_n_5 ,\var_quant_3_reg_4168[9]_i_121_n_5 ,\var_quant_3_reg_4168[9]_i_122_n_5 ,\var_quant_3_reg_4168[9]_i_123_n_5 ,\var_quant_3_reg_4168[9]_i_124_n_5 ,\var_quant_3_reg_4168[9]_i_125_n_5 ,\var_quant_3_reg_4168[9]_i_126_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \var_quant_3_reg_4168_reg[9]_i_80 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\var_quant_3_reg_4168_reg[9]_i_80_n_5 ,\var_quant_3_reg_4168_reg[9]_i_80_n_6 ,\var_quant_3_reg_4168_reg[9]_i_80_n_7 ,\var_quant_3_reg_4168_reg[9]_i_80_n_8 ,\var_quant_3_reg_4168_reg[9]_i_80_n_9 ,\var_quant_3_reg_4168_reg[9]_i_80_n_10 ,\var_quant_3_reg_4168_reg[9]_i_80_n_11 ,\var_quant_3_reg_4168_reg[9]_i_80_n_12 }),
        .DI(sext_ln468_1_reg_4080[7:0]),
        .O(sub_ln479_3_fu_2946_p2[7:0]),
        .S({\var_quant_3_reg_4168[9]_i_127_n_5 ,\var_quant_3_reg_4168[9]_i_128_n_5 ,\var_quant_3_reg_4168[9]_i_129_n_5 ,\var_quant_3_reg_4168[9]_i_130_n_5 ,\var_quant_3_reg_4168[9]_i_131_n_5 ,\var_quant_3_reg_4168[9]_i_132_n_5 ,\var_quant_3_reg_4168[9]_i_133_n_5 ,\var_quant_3_reg_4168[9]_i_134_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \var_quant_3_reg_4168_reg[9]_i_81 
       (.CI(\var_quant_3_reg_4168_reg[9]_i_78_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_var_quant_3_reg_4168_reg[9]_i_81_CO_UNCONNECTED [7:4],\var_quant_3_reg_4168_reg[9]_i_81_n_9 ,\var_quant_3_reg_4168_reg[9]_i_81_n_10 ,\var_quant_3_reg_4168_reg[9]_i_81_n_11 ,\var_quant_3_reg_4168_reg[9]_i_81_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\var_quant_3_reg_4168[9]_i_135_n_5 ,sext_ln468_reg_4075[10:8]}),
        .O({\NLW_var_quant_3_reg_4168_reg[9]_i_81_O_UNCONNECTED [7:5],sub_ln479_2_fu_2911_p2[12:8]}),
        .S({1'b0,1'b0,1'b0,\var_quant_3_reg_4168[9]_i_136_n_5 ,\var_quant_3_reg_4168[9]_i_137_n_5 ,\var_quant_3_reg_4168[9]_i_138_n_5 ,\var_quant_3_reg_4168[9]_i_139_n_5 ,\var_quant_3_reg_4168[9]_i_140_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \var_quant_3_reg_4168_reg[9]_i_84 
       (.CI(\var_quant_3_reg_4168_reg[9]_i_80_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_var_quant_3_reg_4168_reg[9]_i_84_CO_UNCONNECTED [7:4],\var_quant_3_reg_4168_reg[9]_i_84_n_9 ,\var_quant_3_reg_4168_reg[9]_i_84_n_10 ,\var_quant_3_reg_4168_reg[9]_i_84_n_11 ,\var_quant_3_reg_4168_reg[9]_i_84_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\var_quant_3_reg_4168[9]_i_142_n_5 ,sext_ln468_1_reg_4080[10:8]}),
        .O({\NLW_var_quant_3_reg_4168_reg[9]_i_84_O_UNCONNECTED [7:5],sub_ln479_3_fu_2946_p2[12:8]}),
        .S({1'b0,1'b0,1'b0,\var_quant_3_reg_4168[9]_i_143_n_5 ,\var_quant_3_reg_4168[9]_i_144_n_5 ,\var_quant_3_reg_4168[9]_i_145_n_5 ,\var_quant_3_reg_4168[9]_i_146_n_5 ,\var_quant_3_reg_4168[9]_i_147_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \var_quant_3_reg_4168_reg[9]_i_86 
       (.CI(\var_quant_3_reg_4168_reg[9]_i_79_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_var_quant_3_reg_4168_reg[9]_i_86_CO_UNCONNECTED [7:4],\var_quant_3_reg_4168_reg[9]_i_86_n_9 ,\var_quant_3_reg_4168_reg[9]_i_86_n_10 ,\var_quant_3_reg_4168_reg[9]_i_86_n_11 ,\var_quant_3_reg_4168_reg[9]_i_86_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\var_quant_3_reg_4168[9]_i_149_n_5 ,sext_ln465_3_reg_4022[10:8]}),
        .O({\NLW_var_quant_3_reg_4168_reg[9]_i_86_O_UNCONNECTED [7:5],sub_ln479_1_fu_2876_p2[12:8]}),
        .S({1'b0,1'b0,1'b0,\var_quant_3_reg_4168[9]_i_150_n_5 ,\var_quant_3_reg_4168[9]_i_151_n_5 ,\var_quant_3_reg_4168[9]_i_152_n_5 ,\var_quant_3_reg_4168[9]_i_153_n_5 ,\var_quant_3_reg_4168[9]_i_154_n_5 }));
  LUT2 #(
    .INIT(4'h6)) 
    \var_quant_reg_4153[4]_i_2 
       (.I0(SD_reg_4143[7]),
        .I1(var_fu_2479_p4[7]),
        .O(\var_quant_reg_4153[4]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var_quant_reg_4153[4]_i_3 
       (.I0(SD_reg_4143[6]),
        .I1(var_fu_2479_p4[6]),
        .O(\var_quant_reg_4153[4]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var_quant_reg_4153[4]_i_4 
       (.I0(SD_reg_4143[5]),
        .I1(var_fu_2479_p4[5]),
        .O(\var_quant_reg_4153[4]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var_quant_reg_4153[4]_i_5 
       (.I0(SD_reg_4143[4]),
        .I1(var_fu_2479_p4[4]),
        .O(\var_quant_reg_4153[4]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var_quant_reg_4153[4]_i_6 
       (.I0(SD_reg_4143[3]),
        .I1(var_fu_2479_p4[3]),
        .O(\var_quant_reg_4153[4]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var_quant_reg_4153[4]_i_7 
       (.I0(SD_reg_4143[2]),
        .I1(var_fu_2479_p4[2]),
        .O(\var_quant_reg_4153[4]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var_quant_reg_4153[4]_i_8 
       (.I0(SD_reg_4143[1]),
        .I1(var_fu_2479_p4[1]),
        .O(\var_quant_reg_4153[4]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var_quant_reg_4153[4]_i_9 
       (.I0(SD_reg_4143[0]),
        .I1(var_fu_2479_p4[0]),
        .O(\var_quant_reg_4153[4]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF57A857A80000)) 
    \var_quant_reg_4153[9]_i_10 
       (.I0(sub_ln476_fu_2317_p2[12]),
        .I1(\var_quant_reg_4153[9]_i_51_n_5 ),
        .I2(sub_ln476_fu_2317_p2[6]),
        .I3(sub_ln476_fu_2317_p2[7]),
        .I4(\var_quant_reg_4153[9]_i_52_n_5 ),
        .I5(\var_quant_reg_4153[9]_i_53_n_5 ),
        .O(\var_quant_reg_4153[9]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \var_quant_reg_4153[9]_i_100 
       (.I0(sext_ln465_reg_4006[9]),
        .I1(mean_reg_4090[9]),
        .O(\var_quant_reg_4153[9]_i_100_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \var_quant_reg_4153[9]_i_101 
       (.I0(sext_ln465_reg_4006[8]),
        .I1(mean_reg_4090[8]),
        .O(\var_quant_reg_4153[9]_i_101_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \var_quant_reg_4153[9]_i_102 
       (.I0(sub_ln476_2_fu_2385_p2[5]),
        .I1(sub_ln476_2_fu_2385_p2[3]),
        .I2(sub_ln476_2_fu_2385_p2[0]),
        .I3(sub_ln476_2_fu_2385_p2[1]),
        .I4(sub_ln476_2_fu_2385_p2[2]),
        .I5(sub_ln476_2_fu_2385_p2[4]),
        .O(\var_quant_reg_4153[9]_i_102_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \var_quant_reg_4153[9]_i_103 
       (.I0(sub_ln476_1_fu_2351_p2[5]),
        .I1(sub_ln476_1_fu_2351_p2[3]),
        .I2(sub_ln476_1_fu_2351_p2[0]),
        .I3(sub_ln476_1_fu_2351_p2[1]),
        .I4(sub_ln476_1_fu_2351_p2[2]),
        .I5(sub_ln476_1_fu_2351_p2[4]),
        .O(\var_quant_reg_4153[9]_i_103_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \var_quant_reg_4153[9]_i_104 
       (.I0(sub_ln476_3_fu_2419_p2[5]),
        .I1(sub_ln476_3_fu_2419_p2[3]),
        .I2(sub_ln476_3_fu_2419_p2[0]),
        .I3(sub_ln476_3_fu_2419_p2[1]),
        .I4(sub_ln476_3_fu_2419_p2[2]),
        .I5(sub_ln476_3_fu_2419_p2[4]),
        .O(\var_quant_reg_4153[9]_i_104_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'hA955)) 
    \var_quant_reg_4153[9]_i_105 
       (.I0(sub_ln476_3_fu_2419_p2[7]),
        .I1(sub_ln476_3_fu_2419_p2[6]),
        .I2(\var_quant_reg_4153[9]_i_104_n_5 ),
        .I3(sub_ln476_3_fu_2419_p2[12]),
        .O(\var_quant_reg_4153[9]_i_105_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hA955)) 
    \var_quant_reg_4153[9]_i_106 
       (.I0(sub_ln476_1_fu_2351_p2[7]),
        .I1(sub_ln476_1_fu_2351_p2[6]),
        .I2(\var_quant_reg_4153[9]_i_103_n_5 ),
        .I3(sub_ln476_1_fu_2351_p2[12]),
        .O(\var_quant_reg_4153[9]_i_106_n_5 ));
  LUT6 #(
    .INIT(64'h5555555555555557)) 
    \var_quant_reg_4153[9]_i_107 
       (.I0(sub_ln476_2_fu_2385_p2[12]),
        .I1(sub_ln476_2_fu_2385_p2[3]),
        .I2(sub_ln476_2_fu_2385_p2[0]),
        .I3(sub_ln476_2_fu_2385_p2[1]),
        .I4(sub_ln476_2_fu_2385_p2[2]),
        .I5(sub_ln476_2_fu_2385_p2[4]),
        .O(\var_quant_reg_4153[9]_i_107_n_5 ));
  LUT6 #(
    .INIT(64'h5555555555555557)) 
    \var_quant_reg_4153[9]_i_108 
       (.I0(sub_ln476_3_fu_2419_p2[12]),
        .I1(sub_ln476_3_fu_2419_p2[3]),
        .I2(sub_ln476_3_fu_2419_p2[0]),
        .I3(sub_ln476_3_fu_2419_p2[1]),
        .I4(sub_ln476_3_fu_2419_p2[2]),
        .I5(sub_ln476_3_fu_2419_p2[4]),
        .O(\var_quant_reg_4153[9]_i_108_n_5 ));
  LUT6 #(
    .INIT(64'h5555555555555557)) 
    \var_quant_reg_4153[9]_i_109 
       (.I0(sub_ln476_1_fu_2351_p2[12]),
        .I1(sub_ln476_1_fu_2351_p2[3]),
        .I2(sub_ln476_1_fu_2351_p2[0]),
        .I3(sub_ln476_1_fu_2351_p2[1]),
        .I4(sub_ln476_1_fu_2351_p2[2]),
        .I5(sub_ln476_1_fu_2351_p2[4]),
        .O(\var_quant_reg_4153[9]_i_109_n_5 ));
  LUT5 #(
    .INIT(32'hE7718EE7)) 
    \var_quant_reg_4153[9]_i_11 
       (.I0(\var_quant_reg_4153[9]_i_36_n_5 ),
        .I1(\var_quant_reg_4153[9]_i_32_n_5 ),
        .I2(\var_quant_reg_4153[9]_i_34_n_5 ),
        .I3(\var_quant_reg_4153[9]_i_33_n_5 ),
        .I4(\var_quant_reg_4153[9]_i_35_n_5 ),
        .O(\var_quant_reg_4153[9]_i_11_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h666A)) 
    \var_quant_reg_4153[9]_i_110 
       (.I0(sub_ln476_3_fu_2419_p2[2]),
        .I1(sub_ln476_3_fu_2419_p2[12]),
        .I2(sub_ln476_3_fu_2419_p2[0]),
        .I3(sub_ln476_3_fu_2419_p2[1]),
        .O(\var_quant_reg_4153[9]_i_110_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h666A)) 
    \var_quant_reg_4153[9]_i_111 
       (.I0(sub_ln476_1_fu_2351_p2[2]),
        .I1(sub_ln476_1_fu_2351_p2[12]),
        .I2(sub_ln476_1_fu_2351_p2[0]),
        .I3(sub_ln476_1_fu_2351_p2[1]),
        .O(\var_quant_reg_4153[9]_i_111_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \var_quant_reg_4153[9]_i_112 
       (.I0(sub_ln476_1_fu_2351_p2[0]),
        .I1(sub_ln476_1_fu_2351_p2[12]),
        .I2(sub_ln476_1_fu_2351_p2[1]),
        .O(\var_quant_reg_4153[9]_i_112_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \var_quant_reg_4153[9]_i_113 
       (.I0(sub_ln476_2_fu_2385_p2[0]),
        .I1(sub_ln476_2_fu_2385_p2[12]),
        .I2(sub_ln476_2_fu_2385_p2[1]),
        .O(\var_quant_reg_4153[9]_i_113_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \var_quant_reg_4153[9]_i_114 
       (.I0(sub_ln476_2_fu_2385_p2[4]),
        .I1(sub_ln476_2_fu_2385_p2[2]),
        .I2(sub_ln476_2_fu_2385_p2[1]),
        .I3(sub_ln476_2_fu_2385_p2[0]),
        .I4(sub_ln476_2_fu_2385_p2[3]),
        .O(\var_quant_reg_4153[9]_i_114_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \var_quant_reg_4153[9]_i_115 
       (.I0(sub_ln476_3_fu_2419_p2[4]),
        .I1(sub_ln476_3_fu_2419_p2[2]),
        .I2(sub_ln476_3_fu_2419_p2[1]),
        .I3(sub_ln476_3_fu_2419_p2[0]),
        .I4(sub_ln476_3_fu_2419_p2[3]),
        .O(\var_quant_reg_4153[9]_i_115_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \var_quant_reg_4153[9]_i_116 
       (.I0(sub_ln476_1_fu_2351_p2[4]),
        .I1(sub_ln476_1_fu_2351_p2[2]),
        .I2(sub_ln476_1_fu_2351_p2[1]),
        .I3(sub_ln476_1_fu_2351_p2[0]),
        .I4(sub_ln476_1_fu_2351_p2[3]),
        .O(\var_quant_reg_4153[9]_i_116_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \var_quant_reg_4153[9]_i_117 
       (.I0(sext_ln465_2_reg_4017[7]),
        .I1(mean_reg_4090[7]),
        .O(\var_quant_reg_4153[9]_i_117_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \var_quant_reg_4153[9]_i_118 
       (.I0(sext_ln465_2_reg_4017[6]),
        .I1(mean_reg_4090[6]),
        .O(\var_quant_reg_4153[9]_i_118_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \var_quant_reg_4153[9]_i_119 
       (.I0(sext_ln465_2_reg_4017[5]),
        .I1(mean_reg_4090[5]),
        .O(\var_quant_reg_4153[9]_i_119_n_5 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \var_quant_reg_4153[9]_i_12 
       (.I0(\var_quant_reg_4153[9]_i_7_n_5 ),
        .I1(\var_quant_reg_4153[9]_i_32_n_5 ),
        .I2(\var_quant_reg_4153[9]_i_33_n_5 ),
        .I3(\var_quant_reg_4153[9]_i_34_n_5 ),
        .I4(\var_quant_reg_4153[9]_i_35_n_5 ),
        .I5(\var_quant_reg_4153[9]_i_36_n_5 ),
        .O(\var_quant_reg_4153[9]_i_12_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \var_quant_reg_4153[9]_i_120 
       (.I0(sext_ln465_2_reg_4017[4]),
        .I1(mean_reg_4090[4]),
        .O(\var_quant_reg_4153[9]_i_120_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \var_quant_reg_4153[9]_i_121 
       (.I0(sext_ln465_2_reg_4017[3]),
        .I1(mean_reg_4090[3]),
        .O(\var_quant_reg_4153[9]_i_121_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \var_quant_reg_4153[9]_i_122 
       (.I0(sext_ln465_2_reg_4017[2]),
        .I1(mean_reg_4090[2]),
        .O(\var_quant_reg_4153[9]_i_122_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \var_quant_reg_4153[9]_i_123 
       (.I0(sext_ln465_2_reg_4017[1]),
        .I1(mean_reg_4090[1]),
        .O(\var_quant_reg_4153[9]_i_123_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \var_quant_reg_4153[9]_i_124 
       (.I0(sext_ln465_2_reg_4017[0]),
        .I1(mean_reg_4090[0]),
        .O(\var_quant_reg_4153[9]_i_124_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \var_quant_reg_4153[9]_i_125 
       (.I0(sext_ln465_1_reg_4012[7]),
        .I1(mean_reg_4090[7]),
        .O(\var_quant_reg_4153[9]_i_125_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \var_quant_reg_4153[9]_i_126 
       (.I0(sext_ln465_1_reg_4012[6]),
        .I1(mean_reg_4090[6]),
        .O(\var_quant_reg_4153[9]_i_126_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \var_quant_reg_4153[9]_i_127 
       (.I0(sext_ln465_1_reg_4012[5]),
        .I1(mean_reg_4090[5]),
        .O(\var_quant_reg_4153[9]_i_127_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \var_quant_reg_4153[9]_i_128 
       (.I0(sext_ln465_1_reg_4012[4]),
        .I1(mean_reg_4090[4]),
        .O(\var_quant_reg_4153[9]_i_128_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \var_quant_reg_4153[9]_i_129 
       (.I0(sext_ln465_1_reg_4012[3]),
        .I1(mean_reg_4090[3]),
        .O(\var_quant_reg_4153[9]_i_129_n_5 ));
  (* HLUTNM = "lutpair118" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \var_quant_reg_4153[9]_i_13 
       (.I0(sub_ln476_fu_2317_p2[10]),
        .I1(\var_quant_reg_4153[9]_i_38_n_5 ),
        .I2(\var_quant_reg_4153[9]_i_39_n_5 ),
        .I3(\var_quant_reg_4153[9]_i_40_n_5 ),
        .I4(\var_quant_reg_4153[9]_i_8_n_5 ),
        .O(\var_quant_reg_4153[9]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \var_quant_reg_4153[9]_i_130 
       (.I0(sext_ln465_1_reg_4012[2]),
        .I1(mean_reg_4090[2]),
        .O(\var_quant_reg_4153[9]_i_130_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \var_quant_reg_4153[9]_i_131 
       (.I0(sext_ln465_1_reg_4012[1]),
        .I1(mean_reg_4090[1]),
        .O(\var_quant_reg_4153[9]_i_131_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \var_quant_reg_4153[9]_i_132 
       (.I0(sext_ln465_1_reg_4012[0]),
        .I1(mean_reg_4090[0]),
        .O(\var_quant_reg_4153[9]_i_132_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \var_quant_reg_4153[9]_i_133 
       (.I0(sext_ln465_3_reg_4022[7]),
        .I1(mean_reg_4090[7]),
        .O(\var_quant_reg_4153[9]_i_133_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \var_quant_reg_4153[9]_i_134 
       (.I0(sext_ln465_3_reg_4022[6]),
        .I1(mean_reg_4090[6]),
        .O(\var_quant_reg_4153[9]_i_134_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \var_quant_reg_4153[9]_i_135 
       (.I0(sext_ln465_3_reg_4022[5]),
        .I1(mean_reg_4090[5]),
        .O(\var_quant_reg_4153[9]_i_135_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \var_quant_reg_4153[9]_i_136 
       (.I0(sext_ln465_3_reg_4022[4]),
        .I1(mean_reg_4090[4]),
        .O(\var_quant_reg_4153[9]_i_136_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \var_quant_reg_4153[9]_i_137 
       (.I0(sext_ln465_3_reg_4022[3]),
        .I1(mean_reg_4090[3]),
        .O(\var_quant_reg_4153[9]_i_137_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \var_quant_reg_4153[9]_i_138 
       (.I0(sext_ln465_3_reg_4022[2]),
        .I1(mean_reg_4090[2]),
        .O(\var_quant_reg_4153[9]_i_138_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \var_quant_reg_4153[9]_i_139 
       (.I0(sext_ln465_3_reg_4022[1]),
        .I1(mean_reg_4090[1]),
        .O(\var_quant_reg_4153[9]_i_139_n_5 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \var_quant_reg_4153[9]_i_14 
       (.I0(\var_quant_reg_4153[9]_i_41_n_5 ),
        .I1(\var_quant_reg_4153[9]_i_42_n_5 ),
        .I2(\var_quant_reg_4153[9]_i_43_n_5 ),
        .I3(\var_quant_reg_4153[9]_i_9_n_5 ),
        .I4(\var_quant_reg_4153[9]_i_44_n_5 ),
        .I5(\var_quant_reg_4153[9]_i_45_n_5 ),
        .O(\var_quant_reg_4153[9]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \var_quant_reg_4153[9]_i_140 
       (.I0(sext_ln465_3_reg_4022[0]),
        .I1(mean_reg_4090[0]),
        .O(\var_quant_reg_4153[9]_i_140_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \var_quant_reg_4153[9]_i_141 
       (.I0(mean_reg_4090[12]),
        .I1(mean_reg_4090[11]),
        .O(\var_quant_reg_4153[9]_i_141_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \var_quant_reg_4153[9]_i_142 
       (.I0(mean_reg_4090[11]),
        .I1(sext_ln465_2_reg_4017[11]),
        .O(\var_quant_reg_4153[9]_i_142_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \var_quant_reg_4153[9]_i_143 
       (.I0(sext_ln465_2_reg_4017[10]),
        .I1(mean_reg_4090[10]),
        .O(\var_quant_reg_4153[9]_i_143_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \var_quant_reg_4153[9]_i_144 
       (.I0(sext_ln465_2_reg_4017[9]),
        .I1(mean_reg_4090[9]),
        .O(\var_quant_reg_4153[9]_i_144_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \var_quant_reg_4153[9]_i_145 
       (.I0(sext_ln465_2_reg_4017[8]),
        .I1(mean_reg_4090[8]),
        .O(\var_quant_reg_4153[9]_i_145_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \var_quant_reg_4153[9]_i_146 
       (.I0(mean_reg_4090[12]),
        .I1(mean_reg_4090[11]),
        .O(\var_quant_reg_4153[9]_i_146_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \var_quant_reg_4153[9]_i_147 
       (.I0(mean_reg_4090[11]),
        .I1(sext_ln465_1_reg_4012[11]),
        .O(\var_quant_reg_4153[9]_i_147_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \var_quant_reg_4153[9]_i_148 
       (.I0(sext_ln465_1_reg_4012[10]),
        .I1(mean_reg_4090[10]),
        .O(\var_quant_reg_4153[9]_i_148_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \var_quant_reg_4153[9]_i_149 
       (.I0(sext_ln465_1_reg_4012[9]),
        .I1(mean_reg_4090[9]),
        .O(\var_quant_reg_4153[9]_i_149_n_5 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \var_quant_reg_4153[9]_i_15 
       (.I0(\var_quant_reg_4153[9]_i_46_n_5 ),
        .I1(\var_quant_reg_4153[9]_i_47_n_5 ),
        .I2(\var_quant_reg_4153[9]_i_48_n_5 ),
        .I3(\var_quant_reg_4153[9]_i_10_n_5 ),
        .I4(\var_quant_reg_4153[9]_i_49_n_5 ),
        .I5(\var_quant_reg_4153[9]_i_50_n_5 ),
        .O(\var_quant_reg_4153[9]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \var_quant_reg_4153[9]_i_150 
       (.I0(sext_ln465_1_reg_4012[8]),
        .I1(mean_reg_4090[8]),
        .O(\var_quant_reg_4153[9]_i_150_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \var_quant_reg_4153[9]_i_151 
       (.I0(mean_reg_4090[12]),
        .I1(mean_reg_4090[11]),
        .O(\var_quant_reg_4153[9]_i_151_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \var_quant_reg_4153[9]_i_152 
       (.I0(mean_reg_4090[11]),
        .I1(sext_ln465_3_reg_4022[11]),
        .O(\var_quant_reg_4153[9]_i_152_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \var_quant_reg_4153[9]_i_153 
       (.I0(sext_ln465_3_reg_4022[10]),
        .I1(mean_reg_4090[10]),
        .O(\var_quant_reg_4153[9]_i_153_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \var_quant_reg_4153[9]_i_154 
       (.I0(sext_ln465_3_reg_4022[9]),
        .I1(mean_reg_4090[9]),
        .O(\var_quant_reg_4153[9]_i_154_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \var_quant_reg_4153[9]_i_155 
       (.I0(sext_ln465_3_reg_4022[8]),
        .I1(mean_reg_4090[8]),
        .O(\var_quant_reg_4153[9]_i_155_n_5 ));
  LUT5 #(
    .INIT(32'hD77D4114)) 
    \var_quant_reg_4153[9]_i_16 
       (.I0(\var_quant_reg_4153[9]_i_54_n_5 ),
        .I1(\var_quant_reg_4153[9]_i_55_n_5 ),
        .I2(\var_quant_reg_4153[9]_i_56_n_5 ),
        .I3(\var_quant_reg_4153[9]_i_57_n_5 ),
        .I4(\var_quant_reg_4153[9]_i_58_n_5 ),
        .O(\var_quant_reg_4153[9]_i_16_n_5 ));
  LUT5 #(
    .INIT(32'h006A6AFF)) 
    \var_quant_reg_4153[9]_i_17 
       (.I0(sub_ln476_fu_2317_p2[5]),
        .I1(sub_ln476_fu_2317_p2[12]),
        .I2(\var_quant_reg_4153[9]_i_59_n_5 ),
        .I3(\var_quant_reg_4153[9]_i_60_n_5 ),
        .I4(\var_quant_reg_4153[9]_i_61_n_5 ),
        .O(\var_quant_reg_4153[9]_i_17_n_5 ));
  LUT5 #(
    .INIT(32'h69FF0069)) 
    \var_quant_reg_4153[9]_i_18 
       (.I0(\var_quant_reg_4153[9]_i_62_n_5 ),
        .I1(\var_quant_reg_4153[9]_i_63_n_5 ),
        .I2(\var_quant_reg_4153[9]_i_64_n_5 ),
        .I3(\var_quant_reg_4153[9]_i_65_n_5 ),
        .I4(\var_quant_reg_4153[9]_i_66_n_5 ),
        .O(\var_quant_reg_4153[9]_i_18_n_5 ));
  LUT5 #(
    .INIT(32'h006969FF)) 
    \var_quant_reg_4153[9]_i_19 
       (.I0(\var_quant_reg_4153[9]_i_67_n_5 ),
        .I1(\var_quant_reg_4153[9]_i_68_n_5 ),
        .I2(\var_quant_reg_4153[9]_i_69_n_5 ),
        .I3(\var_quant_reg_4153[9]_i_70_n_5 ),
        .I4(\var_quant_reg_4153[9]_i_71_n_5 ),
        .O(\var_quant_reg_4153[9]_i_19_n_5 ));
  LUT6 #(
    .INIT(64'h888EEEEEEEE88888)) 
    \var_quant_reg_4153[9]_i_20 
       (.I0(\var_quant_reg_4153[9]_i_72_n_5 ),
        .I1(\var_quant_reg_4153[9]_i_73_n_5 ),
        .I2(sub_ln476_fu_2317_p2[1]),
        .I3(sub_ln476_fu_2317_p2[0]),
        .I4(sub_ln476_fu_2317_p2[12]),
        .I5(sub_ln476_fu_2317_p2[2]),
        .O(\var_quant_reg_4153[9]_i_20_n_5 ));
  LUT6 #(
    .INIT(64'h6969699996969666)) 
    \var_quant_reg_4153[9]_i_21 
       (.I0(\var_quant_reg_4153[9]_i_72_n_5 ),
        .I1(sub_ln476_fu_2317_p2[2]),
        .I2(sub_ln476_fu_2317_p2[12]),
        .I3(sub_ln476_fu_2317_p2[0]),
        .I4(sub_ln476_fu_2317_p2[1]),
        .I5(\var_quant_reg_4153[9]_i_73_n_5 ),
        .O(\var_quant_reg_4153[9]_i_21_n_5 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \var_quant_reg_4153[9]_i_22 
       (.I0(\var_quant_reg_4153[9]_i_74_n_5 ),
        .I1(sub_ln476_fu_2317_p2[1]),
        .I2(sub_ln476_fu_2317_p2[12]),
        .I3(sub_ln476_fu_2317_p2[0]),
        .O(\var_quant_reg_4153[9]_i_22_n_5 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \var_quant_reg_4153[9]_i_24 
       (.I0(\var_quant_reg_4153[9]_i_16_n_5 ),
        .I1(\var_quant_reg_4153[9]_i_83_n_5 ),
        .I2(\var_quant_reg_4153[9]_i_52_n_5 ),
        .I3(\var_quant_reg_4153[9]_i_53_n_5 ),
        .O(\var_quant_reg_4153[9]_i_24_n_5 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \var_quant_reg_4153[9]_i_25 
       (.I0(\var_quant_reg_4153[9]_i_17_n_5 ),
        .I1(\var_quant_reg_4153[9]_i_54_n_5 ),
        .I2(\var_quant_reg_4153[9]_i_84_n_5 ),
        .I3(\var_quant_reg_4153[9]_i_85_n_5 ),
        .I4(\var_quant_reg_4153[9]_i_86_n_5 ),
        .I5(\var_quant_reg_4153[9]_i_87_n_5 ),
        .O(\var_quant_reg_4153[9]_i_25_n_5 ));
  LUT6 #(
    .INIT(64'h956A6A956A95956A)) 
    \var_quant_reg_4153[9]_i_26 
       (.I0(sub_ln476_fu_2317_p2[5]),
        .I1(sub_ln476_fu_2317_p2[12]),
        .I2(\var_quant_reg_4153[9]_i_59_n_5 ),
        .I3(\var_quant_reg_4153[9]_i_18_n_5 ),
        .I4(\var_quant_reg_4153[9]_i_60_n_5 ),
        .I5(\var_quant_reg_4153[9]_i_61_n_5 ),
        .O(\var_quant_reg_4153[9]_i_26_n_5 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \var_quant_reg_4153[9]_i_27 
       (.I0(\var_quant_reg_4153[9]_i_62_n_5 ),
        .I1(\var_quant_reg_4153[9]_i_63_n_5 ),
        .I2(\var_quant_reg_4153[9]_i_64_n_5 ),
        .I3(\var_quant_reg_4153[9]_i_19_n_5 ),
        .I4(\var_quant_reg_4153[9]_i_65_n_5 ),
        .I5(\var_quant_reg_4153[9]_i_66_n_5 ),
        .O(\var_quant_reg_4153[9]_i_27_n_5 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \var_quant_reg_4153[9]_i_28 
       (.I0(\var_quant_reg_4153[9]_i_67_n_5 ),
        .I1(\var_quant_reg_4153[9]_i_68_n_5 ),
        .I2(\var_quant_reg_4153[9]_i_69_n_5 ),
        .I3(\var_quant_reg_4153[9]_i_20_n_5 ),
        .I4(\var_quant_reg_4153[9]_i_70_n_5 ),
        .I5(\var_quant_reg_4153[9]_i_71_n_5 ),
        .O(\var_quant_reg_4153[9]_i_28_n_5 ));
  LUT5 #(
    .INIT(32'h956AAAAA)) 
    \var_quant_reg_4153[9]_i_29 
       (.I0(\var_quant_reg_4153[9]_i_21_n_5 ),
        .I1(sub_ln476_fu_2317_p2[0]),
        .I2(sub_ln476_fu_2317_p2[12]),
        .I3(sub_ln476_fu_2317_p2[1]),
        .I4(\var_quant_reg_4153[9]_i_74_n_5 ),
        .O(\var_quant_reg_4153[9]_i_29_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var_quant_reg_4153[9]_i_3 
       (.I0(SD_reg_4143[9]),
        .I1(var_fu_2479_p4[9]),
        .O(\var_quant_reg_4153[9]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h566A)) 
    \var_quant_reg_4153[9]_i_30 
       (.I0(\var_quant_reg_4153[9]_i_22_n_5 ),
        .I1(sub_ln476_2_fu_2385_p2[0]),
        .I2(sub_ln476_1_fu_2351_p2[0]),
        .I3(sub_ln476_3_fu_2419_p2[0]),
        .O(\var_quant_reg_4153[9]_i_30_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \var_quant_reg_4153[9]_i_31 
       (.I0(sub_ln476_1_fu_2351_p2[0]),
        .I1(sub_ln476_2_fu_2385_p2[0]),
        .I2(sub_ln476_3_fu_2419_p2[0]),
        .I3(sub_ln476_fu_2317_p2[0]),
        .O(\var_quant_reg_4153[9]_i_31_n_5 ));
  LUT6 #(
    .INIT(64'h06606FF66FF60660)) 
    \var_quant_reg_4153[9]_i_32 
       (.I0(sub_ln476_2_fu_2385_p2[10]),
        .I1(\var_quant_reg_4153[9]_i_92_n_5 ),
        .I2(sub_ln476_1_fu_2351_p2[10]),
        .I3(\var_quant_reg_4153[9]_i_94_n_5 ),
        .I4(sub_ln476_3_fu_2419_p2[10]),
        .I5(\var_quant_reg_4153[9]_i_96_n_5 ),
        .O(\var_quant_reg_4153[9]_i_32_n_5 ));
  LUT4 #(
    .INIT(16'hA999)) 
    \var_quant_reg_4153[9]_i_33 
       (.I0(sub_ln476_2_fu_2385_p2[11]),
        .I1(\var_quant_reg_4153[9]_i_92_n_5 ),
        .I2(sub_ln476_2_fu_2385_p2[10]),
        .I3(sub_ln476_2_fu_2385_p2[12]),
        .O(\var_quant_reg_4153[9]_i_33_n_5 ));
  LUT4 #(
    .INIT(16'hA999)) 
    \var_quant_reg_4153[9]_i_34 
       (.I0(sub_ln476_3_fu_2419_p2[11]),
        .I1(\var_quant_reg_4153[9]_i_96_n_5 ),
        .I2(sub_ln476_3_fu_2419_p2[10]),
        .I3(sub_ln476_3_fu_2419_p2[12]),
        .O(\var_quant_reg_4153[9]_i_34_n_5 ));
  LUT4 #(
    .INIT(16'h556A)) 
    \var_quant_reg_4153[9]_i_35 
       (.I0(sub_ln476_1_fu_2351_p2[11]),
        .I1(sub_ln476_1_fu_2351_p2[10]),
        .I2(sub_ln476_1_fu_2351_p2[12]),
        .I3(\var_quant_reg_4153[9]_i_94_n_5 ),
        .O(\var_quant_reg_4153[9]_i_35_n_5 ));
  LUT4 #(
    .INIT(16'h556A)) 
    \var_quant_reg_4153[9]_i_36 
       (.I0(sub_ln476_fu_2317_p2[11]),
        .I1(sub_ln476_fu_2317_p2[10]),
        .I2(sub_ln476_fu_2317_p2[12]),
        .I3(\var_quant_reg_4153[9]_i_38_n_5 ),
        .O(\var_quant_reg_4153[9]_i_36_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \var_quant_reg_4153[9]_i_38 
       (.I0(sub_ln476_fu_2317_p2[12]),
        .I1(sub_ln476_fu_2317_p2[8]),
        .I2(sub_ln476_fu_2317_p2[6]),
        .I3(\var_quant_reg_4153[9]_i_51_n_5 ),
        .I4(sub_ln476_fu_2317_p2[7]),
        .I5(sub_ln476_fu_2317_p2[9]),
        .O(\var_quant_reg_4153[9]_i_38_n_5 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \var_quant_reg_4153[9]_i_39 
       (.I0(\var_quant_reg_4153[9]_i_41_n_5 ),
        .I1(\var_quant_reg_4153[9]_i_42_n_5 ),
        .I2(\var_quant_reg_4153[9]_i_43_n_5 ),
        .O(\var_quant_reg_4153[9]_i_39_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var_quant_reg_4153[9]_i_4 
       (.I0(SD_reg_4143[8]),
        .I1(var_fu_2479_p4[8]),
        .O(\var_quant_reg_4153[9]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \var_quant_reg_4153[9]_i_40 
       (.I0(\var_quant_reg_4153[9]_i_92_n_5 ),
        .I1(sub_ln476_2_fu_2385_p2[10]),
        .I2(sub_ln476_1_fu_2351_p2[10]),
        .I3(\var_quant_reg_4153[9]_i_94_n_5 ),
        .I4(sub_ln476_3_fu_2419_p2[10]),
        .I5(\var_quant_reg_4153[9]_i_96_n_5 ),
        .O(\var_quant_reg_4153[9]_i_40_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAA955555555)) 
    \var_quant_reg_4153[9]_i_41 
       (.I0(sub_ln476_2_fu_2385_p2[9]),
        .I1(sub_ln476_2_fu_2385_p2[8]),
        .I2(sub_ln476_2_fu_2385_p2[6]),
        .I3(\var_quant_reg_4153[9]_i_102_n_5 ),
        .I4(sub_ln476_2_fu_2385_p2[7]),
        .I5(sub_ln476_2_fu_2385_p2[12]),
        .O(\var_quant_reg_4153[9]_i_41_n_5 ));
  LUT6 #(
    .INIT(64'h55555556AAAAAAAA)) 
    \var_quant_reg_4153[9]_i_42 
       (.I0(sub_ln476_1_fu_2351_p2[9]),
        .I1(sub_ln476_1_fu_2351_p2[8]),
        .I2(sub_ln476_1_fu_2351_p2[6]),
        .I3(\var_quant_reg_4153[9]_i_103_n_5 ),
        .I4(sub_ln476_1_fu_2351_p2[7]),
        .I5(sub_ln476_1_fu_2351_p2[12]),
        .O(\var_quant_reg_4153[9]_i_42_n_5 ));
  LUT6 #(
    .INIT(64'h55555556AAAAAAAA)) 
    \var_quant_reg_4153[9]_i_43 
       (.I0(sub_ln476_3_fu_2419_p2[9]),
        .I1(sub_ln476_3_fu_2419_p2[8]),
        .I2(sub_ln476_3_fu_2419_p2[6]),
        .I3(\var_quant_reg_4153[9]_i_104_n_5 ),
        .I4(sub_ln476_3_fu_2419_p2[7]),
        .I5(sub_ln476_3_fu_2419_p2[12]),
        .O(\var_quant_reg_4153[9]_i_43_n_5 ));
  LUT3 #(
    .INIT(8'h8E)) 
    \var_quant_reg_4153[9]_i_44 
       (.I0(\var_quant_reg_4153[9]_i_47_n_5 ),
        .I1(\var_quant_reg_4153[9]_i_48_n_5 ),
        .I2(\var_quant_reg_4153[9]_i_46_n_5 ),
        .O(\var_quant_reg_4153[9]_i_44_n_5 ));
  LUT6 #(
    .INIT(64'h55555556AAAAAAAA)) 
    \var_quant_reg_4153[9]_i_45 
       (.I0(sub_ln476_fu_2317_p2[9]),
        .I1(sub_ln476_fu_2317_p2[8]),
        .I2(sub_ln476_fu_2317_p2[6]),
        .I3(\var_quant_reg_4153[9]_i_51_n_5 ),
        .I4(sub_ln476_fu_2317_p2[7]),
        .I5(sub_ln476_fu_2317_p2[12]),
        .O(\var_quant_reg_4153[9]_i_45_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'h6666666A)) 
    \var_quant_reg_4153[9]_i_46 
       (.I0(sub_ln476_2_fu_2385_p2[8]),
        .I1(sub_ln476_2_fu_2385_p2[12]),
        .I2(sub_ln476_2_fu_2385_p2[7]),
        .I3(\var_quant_reg_4153[9]_i_102_n_5 ),
        .I4(sub_ln476_2_fu_2385_p2[6]),
        .O(\var_quant_reg_4153[9]_i_46_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'hAAA95555)) 
    \var_quant_reg_4153[9]_i_47 
       (.I0(sub_ln476_3_fu_2419_p2[8]),
        .I1(sub_ln476_3_fu_2419_p2[7]),
        .I2(\var_quant_reg_4153[9]_i_104_n_5 ),
        .I3(sub_ln476_3_fu_2419_p2[6]),
        .I4(sub_ln476_3_fu_2419_p2[12]),
        .O(\var_quant_reg_4153[9]_i_47_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'hAAA95555)) 
    \var_quant_reg_4153[9]_i_48 
       (.I0(sub_ln476_1_fu_2351_p2[8]),
        .I1(sub_ln476_1_fu_2351_p2[7]),
        .I2(\var_quant_reg_4153[9]_i_103_n_5 ),
        .I3(sub_ln476_1_fu_2351_p2[6]),
        .I4(sub_ln476_1_fu_2351_p2[12]),
        .O(\var_quant_reg_4153[9]_i_48_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'h99999995)) 
    \var_quant_reg_4153[9]_i_49 
       (.I0(sub_ln476_fu_2317_p2[8]),
        .I1(sub_ln476_fu_2317_p2[12]),
        .I2(sub_ln476_fu_2317_p2[7]),
        .I3(\var_quant_reg_4153[9]_i_51_n_5 ),
        .I4(sub_ln476_fu_2317_p2[6]),
        .O(\var_quant_reg_4153[9]_i_49_n_5 ));
  LUT6 #(
    .INIT(64'h1717177171717171)) 
    \var_quant_reg_4153[9]_i_50 
       (.I0(\var_quant_reg_4153[9]_i_105_n_5 ),
        .I1(\var_quant_reg_4153[9]_i_106_n_5 ),
        .I2(sub_ln476_2_fu_2385_p2[7]),
        .I3(sub_ln476_2_fu_2385_p2[6]),
        .I4(\var_quant_reg_4153[9]_i_102_n_5 ),
        .I5(sub_ln476_2_fu_2385_p2[12]),
        .O(\var_quant_reg_4153[9]_i_50_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \var_quant_reg_4153[9]_i_51 
       (.I0(sub_ln476_fu_2317_p2[5]),
        .I1(sub_ln476_fu_2317_p2[3]),
        .I2(sub_ln476_fu_2317_p2[0]),
        .I3(sub_ln476_fu_2317_p2[1]),
        .I4(sub_ln476_fu_2317_p2[2]),
        .I5(sub_ln476_fu_2317_p2[4]),
        .O(\var_quant_reg_4153[9]_i_51_n_5 ));
  LUT6 #(
    .INIT(64'h57A8A857A85757A8)) 
    \var_quant_reg_4153[9]_i_52 
       (.I0(sub_ln476_2_fu_2385_p2[12]),
        .I1(\var_quant_reg_4153[9]_i_102_n_5 ),
        .I2(sub_ln476_2_fu_2385_p2[6]),
        .I3(sub_ln476_2_fu_2385_p2[7]),
        .I4(\var_quant_reg_4153[9]_i_106_n_5 ),
        .I5(\var_quant_reg_4153[9]_i_105_n_5 ),
        .O(\var_quant_reg_4153[9]_i_52_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h17717171)) 
    \var_quant_reg_4153[9]_i_53 
       (.I0(\var_quant_reg_4153[9]_i_56_n_5 ),
        .I1(\var_quant_reg_4153[9]_i_57_n_5 ),
        .I2(sub_ln476_2_fu_2385_p2[6]),
        .I3(sub_ln476_2_fu_2385_p2[12]),
        .I4(\var_quant_reg_4153[9]_i_102_n_5 ),
        .O(\var_quant_reg_4153[9]_i_53_n_5 ));
  LUT3 #(
    .INIT(8'h95)) 
    \var_quant_reg_4153[9]_i_54 
       (.I0(sub_ln476_fu_2317_p2[6]),
        .I1(\var_quant_reg_4153[9]_i_51_n_5 ),
        .I2(sub_ln476_fu_2317_p2[12]),
        .O(\var_quant_reg_4153[9]_i_54_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \var_quant_reg_4153[9]_i_55 
       (.I0(sub_ln476_2_fu_2385_p2[6]),
        .I1(sub_ln476_2_fu_2385_p2[12]),
        .I2(\var_quant_reg_4153[9]_i_102_n_5 ),
        .O(\var_quant_reg_4153[9]_i_55_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \var_quant_reg_4153[9]_i_56 
       (.I0(sub_ln476_1_fu_2351_p2[6]),
        .I1(\var_quant_reg_4153[9]_i_103_n_5 ),
        .I2(sub_ln476_1_fu_2351_p2[12]),
        .O(\var_quant_reg_4153[9]_i_56_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \var_quant_reg_4153[9]_i_57 
       (.I0(sub_ln476_3_fu_2419_p2[6]),
        .I1(\var_quant_reg_4153[9]_i_104_n_5 ),
        .I2(sub_ln476_3_fu_2419_p2[12]),
        .O(\var_quant_reg_4153[9]_i_57_n_5 ));
  LUT6 #(
    .INIT(64'hF99F90099009F99F)) 
    \var_quant_reg_4153[9]_i_58 
       (.I0(sub_ln476_2_fu_2385_p2[5]),
        .I1(\var_quant_reg_4153[9]_i_107_n_5 ),
        .I2(\var_quant_reg_4153[9]_i_108_n_5 ),
        .I3(sub_ln476_3_fu_2419_p2[5]),
        .I4(\var_quant_reg_4153[9]_i_109_n_5 ),
        .I5(sub_ln476_1_fu_2351_p2[5]),
        .O(\var_quant_reg_4153[9]_i_58_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \var_quant_reg_4153[9]_i_59 
       (.I0(sub_ln476_fu_2317_p2[4]),
        .I1(sub_ln476_fu_2317_p2[2]),
        .I2(sub_ln476_fu_2317_p2[1]),
        .I3(sub_ln476_fu_2317_p2[0]),
        .I4(sub_ln476_fu_2317_p2[3]),
        .O(\var_quant_reg_4153[9]_i_59_n_5 ));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    \var_quant_reg_4153[9]_i_6 
       (.I0(\var_quant_reg_4153[9]_i_32_n_5 ),
        .I1(\var_quant_reg_4153[9]_i_33_n_5 ),
        .I2(\var_quant_reg_4153[9]_i_34_n_5 ),
        .I3(\var_quant_reg_4153[9]_i_35_n_5 ),
        .I4(\var_quant_reg_4153[9]_i_36_n_5 ),
        .O(\var_quant_reg_4153[9]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \var_quant_reg_4153[9]_i_60 
       (.I0(\var_quant_reg_4153[9]_i_62_n_5 ),
        .I1(\var_quant_reg_4153[9]_i_64_n_5 ),
        .I2(\var_quant_reg_4153[9]_i_63_n_5 ),
        .O(\var_quant_reg_4153[9]_i_60_n_5 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \var_quant_reg_4153[9]_i_61 
       (.I0(\var_quant_reg_4153[9]_i_107_n_5 ),
        .I1(sub_ln476_2_fu_2385_p2[5]),
        .I2(sub_ln476_1_fu_2351_p2[5]),
        .I3(\var_quant_reg_4153[9]_i_109_n_5 ),
        .I4(sub_ln476_3_fu_2419_p2[5]),
        .I5(\var_quant_reg_4153[9]_i_108_n_5 ),
        .O(\var_quant_reg_4153[9]_i_61_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAA955555555)) 
    \var_quant_reg_4153[9]_i_62 
       (.I0(sub_ln476_2_fu_2385_p2[4]),
        .I1(sub_ln476_2_fu_2385_p2[3]),
        .I2(sub_ln476_2_fu_2385_p2[0]),
        .I3(sub_ln476_2_fu_2385_p2[1]),
        .I4(sub_ln476_2_fu_2385_p2[2]),
        .I5(sub_ln476_2_fu_2385_p2[12]),
        .O(\var_quant_reg_4153[9]_i_62_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAA955555555)) 
    \var_quant_reg_4153[9]_i_63 
       (.I0(sub_ln476_1_fu_2351_p2[4]),
        .I1(sub_ln476_1_fu_2351_p2[3]),
        .I2(sub_ln476_1_fu_2351_p2[0]),
        .I3(sub_ln476_1_fu_2351_p2[1]),
        .I4(sub_ln476_1_fu_2351_p2[2]),
        .I5(sub_ln476_1_fu_2351_p2[12]),
        .O(\var_quant_reg_4153[9]_i_63_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAA955555555)) 
    \var_quant_reg_4153[9]_i_64 
       (.I0(sub_ln476_3_fu_2419_p2[4]),
        .I1(sub_ln476_3_fu_2419_p2[3]),
        .I2(sub_ln476_3_fu_2419_p2[0]),
        .I3(sub_ln476_3_fu_2419_p2[1]),
        .I4(sub_ln476_3_fu_2419_p2[2]),
        .I5(sub_ln476_3_fu_2419_p2[12]),
        .O(\var_quant_reg_4153[9]_i_64_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \var_quant_reg_4153[9]_i_65 
       (.I0(\var_quant_reg_4153[9]_i_67_n_5 ),
        .I1(\var_quant_reg_4153[9]_i_69_n_5 ),
        .I2(\var_quant_reg_4153[9]_i_68_n_5 ),
        .O(\var_quant_reg_4153[9]_i_65_n_5 ));
  LUT6 #(
    .INIT(64'h666666666666666A)) 
    \var_quant_reg_4153[9]_i_66 
       (.I0(sub_ln476_fu_2317_p2[4]),
        .I1(sub_ln476_fu_2317_p2[12]),
        .I2(sub_ln476_fu_2317_p2[3]),
        .I3(sub_ln476_fu_2317_p2[0]),
        .I4(sub_ln476_fu_2317_p2[1]),
        .I5(sub_ln476_fu_2317_p2[2]),
        .O(\var_quant_reg_4153[9]_i_66_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'hAAA95555)) 
    \var_quant_reg_4153[9]_i_67 
       (.I0(sub_ln476_2_fu_2385_p2[3]),
        .I1(sub_ln476_2_fu_2385_p2[2]),
        .I2(sub_ln476_2_fu_2385_p2[1]),
        .I3(sub_ln476_2_fu_2385_p2[0]),
        .I4(sub_ln476_2_fu_2385_p2[12]),
        .O(\var_quant_reg_4153[9]_i_67_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'hAAA95555)) 
    \var_quant_reg_4153[9]_i_68 
       (.I0(sub_ln476_1_fu_2351_p2[3]),
        .I1(sub_ln476_1_fu_2351_p2[2]),
        .I2(sub_ln476_1_fu_2351_p2[1]),
        .I3(sub_ln476_1_fu_2351_p2[0]),
        .I4(sub_ln476_1_fu_2351_p2[12]),
        .O(\var_quant_reg_4153[9]_i_68_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'hAAA95555)) 
    \var_quant_reg_4153[9]_i_69 
       (.I0(sub_ln476_3_fu_2419_p2[3]),
        .I1(sub_ln476_3_fu_2419_p2[2]),
        .I2(sub_ln476_3_fu_2419_p2[1]),
        .I3(sub_ln476_3_fu_2419_p2[0]),
        .I4(sub_ln476_3_fu_2419_p2[12]),
        .O(\var_quant_reg_4153[9]_i_69_n_5 ));
  (* HLUTNM = "lutpair118" *) 
  LUT4 #(
    .INIT(16'hF660)) 
    \var_quant_reg_4153[9]_i_7 
       (.I0(sub_ln476_fu_2317_p2[10]),
        .I1(\var_quant_reg_4153[9]_i_38_n_5 ),
        .I2(\var_quant_reg_4153[9]_i_39_n_5 ),
        .I3(\var_quant_reg_4153[9]_i_40_n_5 ),
        .O(\var_quant_reg_4153[9]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h99999995)) 
    \var_quant_reg_4153[9]_i_70 
       (.I0(sub_ln476_fu_2317_p2[3]),
        .I1(sub_ln476_fu_2317_p2[12]),
        .I2(sub_ln476_fu_2317_p2[2]),
        .I3(sub_ln476_fu_2317_p2[1]),
        .I4(sub_ln476_fu_2317_p2[0]),
        .O(\var_quant_reg_4153[9]_i_70_n_5 ));
  LUT6 #(
    .INIT(64'h7117711771171717)) 
    \var_quant_reg_4153[9]_i_71 
       (.I0(\var_quant_reg_4153[9]_i_110_n_5 ),
        .I1(\var_quant_reg_4153[9]_i_111_n_5 ),
        .I2(sub_ln476_2_fu_2385_p2[2]),
        .I3(sub_ln476_2_fu_2385_p2[12]),
        .I4(sub_ln476_2_fu_2385_p2[0]),
        .I5(sub_ln476_2_fu_2385_p2[1]),
        .O(\var_quant_reg_4153[9]_i_71_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'hFF787800)) 
    \var_quant_reg_4153[9]_i_72 
       (.I0(sub_ln476_3_fu_2419_p2[0]),
        .I1(sub_ln476_3_fu_2419_p2[12]),
        .I2(sub_ln476_3_fu_2419_p2[1]),
        .I3(\var_quant_reg_4153[9]_i_112_n_5 ),
        .I4(\var_quant_reg_4153[9]_i_113_n_5 ),
        .O(\var_quant_reg_4153[9]_i_72_n_5 ));
  LUT6 #(
    .INIT(64'h1FE0E01FE01F1FE0)) 
    \var_quant_reg_4153[9]_i_73 
       (.I0(sub_ln476_2_fu_2385_p2[1]),
        .I1(sub_ln476_2_fu_2385_p2[0]),
        .I2(sub_ln476_2_fu_2385_p2[12]),
        .I3(sub_ln476_2_fu_2385_p2[2]),
        .I4(\var_quant_reg_4153[9]_i_111_n_5 ),
        .I5(\var_quant_reg_4153[9]_i_110_n_5 ),
        .O(\var_quant_reg_4153[9]_i_73_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'h6A95956A)) 
    \var_quant_reg_4153[9]_i_74 
       (.I0(sub_ln476_3_fu_2419_p2[1]),
        .I1(sub_ln476_3_fu_2419_p2[12]),
        .I2(sub_ln476_3_fu_2419_p2[0]),
        .I3(\var_quant_reg_4153[9]_i_113_n_5 ),
        .I4(\var_quant_reg_4153[9]_i_112_n_5 ),
        .O(\var_quant_reg_4153[9]_i_74_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \var_quant_reg_4153[9]_i_75 
       (.I0(sext_ln465_reg_4006[7]),
        .I1(mean_reg_4090[7]),
        .O(\var_quant_reg_4153[9]_i_75_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \var_quant_reg_4153[9]_i_76 
       (.I0(sext_ln465_reg_4006[6]),
        .I1(mean_reg_4090[6]),
        .O(\var_quant_reg_4153[9]_i_76_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \var_quant_reg_4153[9]_i_77 
       (.I0(sext_ln465_reg_4006[5]),
        .I1(mean_reg_4090[5]),
        .O(\var_quant_reg_4153[9]_i_77_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \var_quant_reg_4153[9]_i_78 
       (.I0(sext_ln465_reg_4006[4]),
        .I1(mean_reg_4090[4]),
        .O(\var_quant_reg_4153[9]_i_78_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \var_quant_reg_4153[9]_i_79 
       (.I0(sext_ln465_reg_4006[3]),
        .I1(mean_reg_4090[3]),
        .O(\var_quant_reg_4153[9]_i_79_n_5 ));
  LUT5 #(
    .INIT(32'h69FF0069)) 
    \var_quant_reg_4153[9]_i_8 
       (.I0(\var_quant_reg_4153[9]_i_41_n_5 ),
        .I1(\var_quant_reg_4153[9]_i_42_n_5 ),
        .I2(\var_quant_reg_4153[9]_i_43_n_5 ),
        .I3(\var_quant_reg_4153[9]_i_44_n_5 ),
        .I4(\var_quant_reg_4153[9]_i_45_n_5 ),
        .O(\var_quant_reg_4153[9]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \var_quant_reg_4153[9]_i_80 
       (.I0(sext_ln465_reg_4006[2]),
        .I1(mean_reg_4090[2]),
        .O(\var_quant_reg_4153[9]_i_80_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \var_quant_reg_4153[9]_i_81 
       (.I0(sext_ln465_reg_4006[1]),
        .I1(mean_reg_4090[1]),
        .O(\var_quant_reg_4153[9]_i_81_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \var_quant_reg_4153[9]_i_82 
       (.I0(sext_ln465_reg_4006[0]),
        .I1(mean_reg_4090[0]),
        .O(\var_quant_reg_4153[9]_i_82_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'hA955)) 
    \var_quant_reg_4153[9]_i_83 
       (.I0(sub_ln476_fu_2317_p2[7]),
        .I1(sub_ln476_fu_2317_p2[6]),
        .I2(\var_quant_reg_4153[9]_i_51_n_5 ),
        .I3(sub_ln476_fu_2317_p2[12]),
        .O(\var_quant_reg_4153[9]_i_83_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \var_quant_reg_4153[9]_i_84 
       (.I0(\var_quant_reg_4153[9]_i_57_n_5 ),
        .I1(\var_quant_reg_4153[9]_i_56_n_5 ),
        .I2(sub_ln476_2_fu_2385_p2[6]),
        .I3(sub_ln476_2_fu_2385_p2[12]),
        .I4(\var_quant_reg_4153[9]_i_102_n_5 ),
        .O(\var_quant_reg_4153[9]_i_84_n_5 ));
  LUT3 #(
    .INIT(8'h95)) 
    \var_quant_reg_4153[9]_i_85 
       (.I0(sub_ln476_2_fu_2385_p2[5]),
        .I1(\var_quant_reg_4153[9]_i_114_n_5 ),
        .I2(sub_ln476_2_fu_2385_p2[12]),
        .O(\var_quant_reg_4153[9]_i_85_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \var_quant_reg_4153[9]_i_86 
       (.I0(sub_ln476_3_fu_2419_p2[5]),
        .I1(\var_quant_reg_4153[9]_i_115_n_5 ),
        .I2(sub_ln476_3_fu_2419_p2[12]),
        .O(\var_quant_reg_4153[9]_i_86_n_5 ));
  LUT3 #(
    .INIT(8'h95)) 
    \var_quant_reg_4153[9]_i_87 
       (.I0(sub_ln476_1_fu_2351_p2[5]),
        .I1(\var_quant_reg_4153[9]_i_116_n_5 ),
        .I2(sub_ln476_1_fu_2351_p2[12]),
        .O(\var_quant_reg_4153[9]_i_87_n_5 ));
  LUT5 #(
    .INIT(32'h96FF0096)) 
    \var_quant_reg_4153[9]_i_9 
       (.I0(\var_quant_reg_4153[9]_i_46_n_5 ),
        .I1(\var_quant_reg_4153[9]_i_47_n_5 ),
        .I2(\var_quant_reg_4153[9]_i_48_n_5 ),
        .I3(\var_quant_reg_4153[9]_i_49_n_5 ),
        .I4(\var_quant_reg_4153[9]_i_50_n_5 ),
        .O(\var_quant_reg_4153[9]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \var_quant_reg_4153[9]_i_92 
       (.I0(sub_ln476_2_fu_2385_p2[12]),
        .I1(sub_ln476_2_fu_2385_p2[8]),
        .I2(sub_ln476_2_fu_2385_p2[6]),
        .I3(\var_quant_reg_4153[9]_i_102_n_5 ),
        .I4(sub_ln476_2_fu_2385_p2[7]),
        .I5(sub_ln476_2_fu_2385_p2[9]),
        .O(\var_quant_reg_4153[9]_i_92_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \var_quant_reg_4153[9]_i_94 
       (.I0(sub_ln476_1_fu_2351_p2[12]),
        .I1(sub_ln476_1_fu_2351_p2[8]),
        .I2(sub_ln476_1_fu_2351_p2[6]),
        .I3(\var_quant_reg_4153[9]_i_103_n_5 ),
        .I4(sub_ln476_1_fu_2351_p2[7]),
        .I5(sub_ln476_1_fu_2351_p2[9]),
        .O(\var_quant_reg_4153[9]_i_94_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \var_quant_reg_4153[9]_i_96 
       (.I0(sub_ln476_3_fu_2419_p2[12]),
        .I1(sub_ln476_3_fu_2419_p2[8]),
        .I2(sub_ln476_3_fu_2419_p2[6]),
        .I3(\var_quant_reg_4153[9]_i_104_n_5 ),
        .I4(sub_ln476_3_fu_2419_p2[7]),
        .I5(sub_ln476_3_fu_2419_p2[9]),
        .O(\var_quant_reg_4153[9]_i_96_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \var_quant_reg_4153[9]_i_97 
       (.I0(mean_reg_4090[12]),
        .I1(mean_reg_4090[11]),
        .O(\var_quant_reg_4153[9]_i_97_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \var_quant_reg_4153[9]_i_98 
       (.I0(mean_reg_4090[11]),
        .I1(sext_ln465_reg_4006[11]),
        .O(\var_quant_reg_4153[9]_i_98_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \var_quant_reg_4153[9]_i_99 
       (.I0(sext_ln465_reg_4006[10]),
        .I1(mean_reg_4090[10]),
        .O(\var_quant_reg_4153[9]_i_99_n_5 ));
  FDRE \var_quant_reg_4153_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln492_1_fu_3033_p2[3]),
        .Q(var_quant_reg_4153[0]),
        .R(1'b0));
  FDRE \var_quant_reg_4153_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln492_1_fu_3033_p2[4]),
        .Q(var_quant_reg_4153[1]),
        .R(1'b0));
  FDRE \var_quant_reg_4153_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln492_1_fu_3033_p2[5]),
        .Q(var_quant_reg_4153[2]),
        .R(1'b0));
  FDRE \var_quant_reg_4153_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln492_1_fu_3033_p2[6]),
        .Q(var_quant_reg_4153[3]),
        .R(1'b0));
  FDRE \var_quant_reg_4153_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln492_1_fu_3033_p2[7]),
        .Q(var_quant_reg_4153[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \var_quant_reg_4153_reg[4]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\var_quant_reg_4153_reg[4]_i_1_n_5 ,\var_quant_reg_4153_reg[4]_i_1_n_6 ,\var_quant_reg_4153_reg[4]_i_1_n_7 ,\var_quant_reg_4153_reg[4]_i_1_n_8 ,\var_quant_reg_4153_reg[4]_i_1_n_9 ,\var_quant_reg_4153_reg[4]_i_1_n_10 ,\var_quant_reg_4153_reg[4]_i_1_n_11 ,\var_quant_reg_4153_reg[4]_i_1_n_12 }),
        .DI(SD_reg_4143[7:0]),
        .O({add_ln492_1_fu_3033_p2[7:3],\NLW_var_quant_reg_4153_reg[4]_i_1_O_UNCONNECTED [2:0]}),
        .S({\var_quant_reg_4153[4]_i_2_n_5 ,\var_quant_reg_4153[4]_i_3_n_5 ,\var_quant_reg_4153[4]_i_4_n_5 ,\var_quant_reg_4153[4]_i_5_n_5 ,\var_quant_reg_4153[4]_i_6_n_5 ,\var_quant_reg_4153[4]_i_7_n_5 ,\var_quant_reg_4153[4]_i_8_n_5 ,\var_quant_reg_4153[4]_i_9_n_5 }));
  FDRE \var_quant_reg_4153_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln492_1_fu_3033_p2[8]),
        .Q(var_quant_reg_4153[5]),
        .R(1'b0));
  FDRE \var_quant_reg_4153_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln492_1_fu_3033_p2[9]),
        .Q(var_quant_reg_4153[6]),
        .R(1'b0));
  FDRE \var_quant_reg_4153_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln492_1_fu_3033_p2[10]),
        .Q(var_quant_reg_4153[7]),
        .R(1'b0));
  FDRE \var_quant_reg_4153_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln492_1_fu_3033_p2[11]),
        .Q(var_quant_reg_4153[8]),
        .R(1'b0));
  FDRE \var_quant_reg_4153_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln492_1_fu_3033_p2[12]),
        .Q(var_quant_reg_4153[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \var_quant_reg_4153_reg[9]_i_1 
       (.CI(\var_quant_reg_4153_reg[4]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_var_quant_reg_4153_reg[9]_i_1_CO_UNCONNECTED [7:4],\var_quant_reg_4153_reg[9]_i_1_n_9 ,\var_quant_reg_4153_reg[9]_i_1_n_10 ,\var_quant_reg_4153_reg[9]_i_1_n_11 ,\var_quant_reg_4153_reg[9]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,SD_reg_4143[9:8]}),
        .O({\NLW_var_quant_reg_4153_reg[9]_i_1_O_UNCONNECTED [7:5],add_ln492_1_fu_3033_p2[12:8]}),
        .S({1'b0,1'b0,1'b0,var_fu_2479_p4[12:10],\var_quant_reg_4153[9]_i_3_n_5 ,\var_quant_reg_4153[9]_i_4_n_5 }));
  CARRY8 \var_quant_reg_4153_reg[9]_i_2 
       (.CI(\var_quant_reg_4153_reg[9]_i_5_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_var_quant_reg_4153_reg[9]_i_2_CO_UNCONNECTED [7:6],var_fu_2479_p4[12],\NLW_var_quant_reg_4153_reg[9]_i_2_CO_UNCONNECTED [4],\var_quant_reg_4153_reg[9]_i_2_n_9 ,\var_quant_reg_4153_reg[9]_i_2_n_10 ,\var_quant_reg_4153_reg[9]_i_2_n_11 ,\var_quant_reg_4153_reg[9]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,\var_quant_reg_4153[9]_i_6_n_5 ,\var_quant_reg_4153[9]_i_7_n_5 ,\var_quant_reg_4153[9]_i_8_n_5 ,\var_quant_reg_4153[9]_i_9_n_5 ,\var_quant_reg_4153[9]_i_10_n_5 }),
        .O({\NLW_var_quant_reg_4153_reg[9]_i_2_O_UNCONNECTED [7:5],var_fu_2479_p4[11:7]}),
        .S({1'b0,1'b0,1'b1,\var_quant_reg_4153[9]_i_11_n_5 ,\var_quant_reg_4153[9]_i_12_n_5 ,\var_quant_reg_4153[9]_i_13_n_5 ,\var_quant_reg_4153[9]_i_14_n_5 ,\var_quant_reg_4153[9]_i_15_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \var_quant_reg_4153_reg[9]_i_23 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\var_quant_reg_4153_reg[9]_i_23_n_5 ,\var_quant_reg_4153_reg[9]_i_23_n_6 ,\var_quant_reg_4153_reg[9]_i_23_n_7 ,\var_quant_reg_4153_reg[9]_i_23_n_8 ,\var_quant_reg_4153_reg[9]_i_23_n_9 ,\var_quant_reg_4153_reg[9]_i_23_n_10 ,\var_quant_reg_4153_reg[9]_i_23_n_11 ,\var_quant_reg_4153_reg[9]_i_23_n_12 }),
        .DI(sext_ln465_reg_4006[7:0]),
        .O(sub_ln476_fu_2317_p2[7:0]),
        .S({\var_quant_reg_4153[9]_i_75_n_5 ,\var_quant_reg_4153[9]_i_76_n_5 ,\var_quant_reg_4153[9]_i_77_n_5 ,\var_quant_reg_4153[9]_i_78_n_5 ,\var_quant_reg_4153[9]_i_79_n_5 ,\var_quant_reg_4153[9]_i_80_n_5 ,\var_quant_reg_4153[9]_i_81_n_5 ,\var_quant_reg_4153[9]_i_82_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \var_quant_reg_4153_reg[9]_i_37 
       (.CI(\var_quant_reg_4153_reg[9]_i_23_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_var_quant_reg_4153_reg[9]_i_37_CO_UNCONNECTED [7:4],\var_quant_reg_4153_reg[9]_i_37_n_9 ,\var_quant_reg_4153_reg[9]_i_37_n_10 ,\var_quant_reg_4153_reg[9]_i_37_n_11 ,\var_quant_reg_4153_reg[9]_i_37_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,mean_reg_4090[11],sext_ln465_reg_4006[10:8]}),
        .O({\NLW_var_quant_reg_4153_reg[9]_i_37_O_UNCONNECTED [7:5],sub_ln476_fu_2317_p2[12:8]}),
        .S({1'b0,1'b0,1'b0,\var_quant_reg_4153[9]_i_97_n_5 ,\var_quant_reg_4153[9]_i_98_n_5 ,\var_quant_reg_4153[9]_i_99_n_5 ,\var_quant_reg_4153[9]_i_100_n_5 ,\var_quant_reg_4153[9]_i_101_n_5 }));
  CARRY8 \var_quant_reg_4153_reg[9]_i_5 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\var_quant_reg_4153_reg[9]_i_5_n_5 ,\var_quant_reg_4153_reg[9]_i_5_n_6 ,\var_quant_reg_4153_reg[9]_i_5_n_7 ,\var_quant_reg_4153_reg[9]_i_5_n_8 ,\var_quant_reg_4153_reg[9]_i_5_n_9 ,\var_quant_reg_4153_reg[9]_i_5_n_10 ,\var_quant_reg_4153_reg[9]_i_5_n_11 ,\var_quant_reg_4153_reg[9]_i_5_n_12 }),
        .DI({\var_quant_reg_4153[9]_i_16_n_5 ,\var_quant_reg_4153[9]_i_17_n_5 ,\var_quant_reg_4153[9]_i_18_n_5 ,\var_quant_reg_4153[9]_i_19_n_5 ,\var_quant_reg_4153[9]_i_20_n_5 ,\var_quant_reg_4153[9]_i_21_n_5 ,\var_quant_reg_4153[9]_i_22_n_5 ,sub_ln476_fu_2317_p2[0]}),
        .O({var_fu_2479_p4[6:0],\NLW_var_quant_reg_4153_reg[9]_i_5_O_UNCONNECTED [0]}),
        .S({\var_quant_reg_4153[9]_i_24_n_5 ,\var_quant_reg_4153[9]_i_25_n_5 ,\var_quant_reg_4153[9]_i_26_n_5 ,\var_quant_reg_4153[9]_i_27_n_5 ,\var_quant_reg_4153[9]_i_28_n_5 ,\var_quant_reg_4153[9]_i_29_n_5 ,\var_quant_reg_4153[9]_i_30_n_5 ,\var_quant_reg_4153[9]_i_31_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \var_quant_reg_4153_reg[9]_i_88 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\var_quant_reg_4153_reg[9]_i_88_n_5 ,\var_quant_reg_4153_reg[9]_i_88_n_6 ,\var_quant_reg_4153_reg[9]_i_88_n_7 ,\var_quant_reg_4153_reg[9]_i_88_n_8 ,\var_quant_reg_4153_reg[9]_i_88_n_9 ,\var_quant_reg_4153_reg[9]_i_88_n_10 ,\var_quant_reg_4153_reg[9]_i_88_n_11 ,\var_quant_reg_4153_reg[9]_i_88_n_12 }),
        .DI(sext_ln465_2_reg_4017[7:0]),
        .O(sub_ln476_2_fu_2385_p2[7:0]),
        .S({\var_quant_reg_4153[9]_i_117_n_5 ,\var_quant_reg_4153[9]_i_118_n_5 ,\var_quant_reg_4153[9]_i_119_n_5 ,\var_quant_reg_4153[9]_i_120_n_5 ,\var_quant_reg_4153[9]_i_121_n_5 ,\var_quant_reg_4153[9]_i_122_n_5 ,\var_quant_reg_4153[9]_i_123_n_5 ,\var_quant_reg_4153[9]_i_124_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \var_quant_reg_4153_reg[9]_i_89 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\var_quant_reg_4153_reg[9]_i_89_n_5 ,\var_quant_reg_4153_reg[9]_i_89_n_6 ,\var_quant_reg_4153_reg[9]_i_89_n_7 ,\var_quant_reg_4153_reg[9]_i_89_n_8 ,\var_quant_reg_4153_reg[9]_i_89_n_9 ,\var_quant_reg_4153_reg[9]_i_89_n_10 ,\var_quant_reg_4153_reg[9]_i_89_n_11 ,\var_quant_reg_4153_reg[9]_i_89_n_12 }),
        .DI(sext_ln465_1_reg_4012[7:0]),
        .O(sub_ln476_1_fu_2351_p2[7:0]),
        .S({\var_quant_reg_4153[9]_i_125_n_5 ,\var_quant_reg_4153[9]_i_126_n_5 ,\var_quant_reg_4153[9]_i_127_n_5 ,\var_quant_reg_4153[9]_i_128_n_5 ,\var_quant_reg_4153[9]_i_129_n_5 ,\var_quant_reg_4153[9]_i_130_n_5 ,\var_quant_reg_4153[9]_i_131_n_5 ,\var_quant_reg_4153[9]_i_132_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \var_quant_reg_4153_reg[9]_i_90 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\var_quant_reg_4153_reg[9]_i_90_n_5 ,\var_quant_reg_4153_reg[9]_i_90_n_6 ,\var_quant_reg_4153_reg[9]_i_90_n_7 ,\var_quant_reg_4153_reg[9]_i_90_n_8 ,\var_quant_reg_4153_reg[9]_i_90_n_9 ,\var_quant_reg_4153_reg[9]_i_90_n_10 ,\var_quant_reg_4153_reg[9]_i_90_n_11 ,\var_quant_reg_4153_reg[9]_i_90_n_12 }),
        .DI(sext_ln465_3_reg_4022[7:0]),
        .O(sub_ln476_3_fu_2419_p2[7:0]),
        .S({\var_quant_reg_4153[9]_i_133_n_5 ,\var_quant_reg_4153[9]_i_134_n_5 ,\var_quant_reg_4153[9]_i_135_n_5 ,\var_quant_reg_4153[9]_i_136_n_5 ,\var_quant_reg_4153[9]_i_137_n_5 ,\var_quant_reg_4153[9]_i_138_n_5 ,\var_quant_reg_4153[9]_i_139_n_5 ,\var_quant_reg_4153[9]_i_140_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \var_quant_reg_4153_reg[9]_i_91 
       (.CI(\var_quant_reg_4153_reg[9]_i_88_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_var_quant_reg_4153_reg[9]_i_91_CO_UNCONNECTED [7:4],\var_quant_reg_4153_reg[9]_i_91_n_9 ,\var_quant_reg_4153_reg[9]_i_91_n_10 ,\var_quant_reg_4153_reg[9]_i_91_n_11 ,\var_quant_reg_4153_reg[9]_i_91_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,mean_reg_4090[11],sext_ln465_2_reg_4017[10:8]}),
        .O({\NLW_var_quant_reg_4153_reg[9]_i_91_O_UNCONNECTED [7:5],sub_ln476_2_fu_2385_p2[12:8]}),
        .S({1'b0,1'b0,1'b0,\var_quant_reg_4153[9]_i_141_n_5 ,\var_quant_reg_4153[9]_i_142_n_5 ,\var_quant_reg_4153[9]_i_143_n_5 ,\var_quant_reg_4153[9]_i_144_n_5 ,\var_quant_reg_4153[9]_i_145_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \var_quant_reg_4153_reg[9]_i_93 
       (.CI(\var_quant_reg_4153_reg[9]_i_89_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_var_quant_reg_4153_reg[9]_i_93_CO_UNCONNECTED [7:4],\var_quant_reg_4153_reg[9]_i_93_n_9 ,\var_quant_reg_4153_reg[9]_i_93_n_10 ,\var_quant_reg_4153_reg[9]_i_93_n_11 ,\var_quant_reg_4153_reg[9]_i_93_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,mean_reg_4090[11],sext_ln465_1_reg_4012[10:8]}),
        .O({\NLW_var_quant_reg_4153_reg[9]_i_93_O_UNCONNECTED [7:5],sub_ln476_1_fu_2351_p2[12:8]}),
        .S({1'b0,1'b0,1'b0,\var_quant_reg_4153[9]_i_146_n_5 ,\var_quant_reg_4153[9]_i_147_n_5 ,\var_quant_reg_4153[9]_i_148_n_5 ,\var_quant_reg_4153[9]_i_149_n_5 ,\var_quant_reg_4153[9]_i_150_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \var_quant_reg_4153_reg[9]_i_95 
       (.CI(\var_quant_reg_4153_reg[9]_i_90_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_var_quant_reg_4153_reg[9]_i_95_CO_UNCONNECTED [7:4],\var_quant_reg_4153_reg[9]_i_95_n_9 ,\var_quant_reg_4153_reg[9]_i_95_n_10 ,\var_quant_reg_4153_reg[9]_i_95_n_11 ,\var_quant_reg_4153_reg[9]_i_95_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,mean_reg_4090[11],sext_ln465_3_reg_4022[10:8]}),
        .O({\NLW_var_quant_reg_4153_reg[9]_i_95_O_UNCONNECTED [7:5],sub_ln476_3_fu_2419_p2[12:8]}),
        .S({1'b0,1'b0,1'b0,\var_quant_reg_4153[9]_i_151_n_5 ,\var_quant_reg_4153[9]_i_152_n_5 ,\var_quant_reg_4153[9]_i_153_n_5 ,\var_quant_reg_4153[9]_i_154_n_5 ,\var_quant_reg_4153[9]_i_155_n_5 }));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_232_reg[0] 
       (.C(ap_clk),
        .CE(x_fu_232),
        .D(flow_control_loop_pipe_sequential_init_U_n_176),
        .Q(\x_fu_232_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_232_reg[10] 
       (.C(ap_clk),
        .CE(x_fu_232),
        .D(flow_control_loop_pipe_sequential_init_U_n_166),
        .Q(\x_fu_232_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_232_reg[11] 
       (.C(ap_clk),
        .CE(x_fu_232),
        .D(flow_control_loop_pipe_sequential_init_U_n_184),
        .Q(\x_fu_232_reg_n_5_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_232_reg[12] 
       (.C(ap_clk),
        .CE(x_fu_232),
        .D(flow_control_loop_pipe_sequential_init_U_n_183),
        .Q(\x_fu_232_reg_n_5_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_232_reg[13] 
       (.C(ap_clk),
        .CE(x_fu_232),
        .D(flow_control_loop_pipe_sequential_init_U_n_182),
        .Q(\x_fu_232_reg_n_5_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_232_reg[14] 
       (.C(ap_clk),
        .CE(x_fu_232),
        .D(flow_control_loop_pipe_sequential_init_U_n_181),
        .Q(\x_fu_232_reg_n_5_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_232_reg[15] 
       (.C(ap_clk),
        .CE(x_fu_232),
        .D(flow_control_loop_pipe_sequential_init_U_n_180),
        .Q(\x_fu_232_reg_n_5_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_232_reg[16] 
       (.C(ap_clk),
        .CE(x_fu_232),
        .D(flow_control_loop_pipe_sequential_init_U_n_179),
        .Q(\x_fu_232_reg_n_5_[16] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_232_reg[1] 
       (.C(ap_clk),
        .CE(x_fu_232),
        .D(flow_control_loop_pipe_sequential_init_U_n_175),
        .Q(\x_fu_232_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_232_reg[2] 
       (.C(ap_clk),
        .CE(x_fu_232),
        .D(flow_control_loop_pipe_sequential_init_U_n_174),
        .Q(\x_fu_232_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_232_reg[3] 
       (.C(ap_clk),
        .CE(x_fu_232),
        .D(flow_control_loop_pipe_sequential_init_U_n_173),
        .Q(\x_fu_232_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_232_reg[4] 
       (.C(ap_clk),
        .CE(x_fu_232),
        .D(flow_control_loop_pipe_sequential_init_U_n_172),
        .Q(\x_fu_232_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_232_reg[5] 
       (.C(ap_clk),
        .CE(x_fu_232),
        .D(flow_control_loop_pipe_sequential_init_U_n_171),
        .Q(\x_fu_232_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_232_reg[6] 
       (.C(ap_clk),
        .CE(x_fu_232),
        .D(flow_control_loop_pipe_sequential_init_U_n_170),
        .Q(\x_fu_232_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_232_reg[7] 
       (.C(ap_clk),
        .CE(x_fu_232),
        .D(flow_control_loop_pipe_sequential_init_U_n_169),
        .Q(\x_fu_232_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_232_reg[8] 
       (.C(ap_clk),
        .CE(x_fu_232),
        .D(flow_control_loop_pipe_sequential_init_U_n_168),
        .Q(\x_fu_232_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_232_reg[9] 
       (.C(ap_clk),
        .CE(x_fu_232),
        .D(flow_control_loop_pipe_sequential_init_U_n_167),
        .Q(\x_fu_232_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE \zext_ln504_4_reg_4258_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(g_2_reg_723_pp0_iter8_reg[0]),
        .Q(zext_ln504_4_reg_4258_reg[0]),
        .R(1'b0));
  FDRE \zext_ln504_4_reg_4258_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(g_2_reg_723_pp0_iter8_reg[1]),
        .Q(zext_ln504_4_reg_4258_reg[1]),
        .R(1'b0));
  FDRE \zext_ln504_4_reg_4258_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(g_2_reg_723_pp0_iter8_reg[2]),
        .Q(zext_ln504_4_reg_4258_reg[2]),
        .R(1'b0));
  FDRE \zext_ln504_4_reg_4258_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(g_2_reg_723_pp0_iter8_reg[3]),
        .Q(zext_ln504_4_reg_4258_reg[3]),
        .R(1'b0));
  FDRE \zext_ln504_4_reg_4258_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(g_2_reg_723_pp0_iter8_reg[4]),
        .Q(zext_ln504_4_reg_4258_reg[4]),
        .R(1'b0));
  FDRE \zext_ln504_4_reg_4258_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(g_2_reg_723_pp0_iter8_reg[5]),
        .Q(zext_ln504_4_reg_4258_reg[5]),
        .R(1'b0));
  FDRE \zext_ln504_4_reg_4258_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(g_2_reg_723_pp0_iter8_reg[6]),
        .Q(zext_ln504_4_reg_4258_reg[6]),
        .R(1'b0));
  FDRE \zext_ln504_4_reg_4258_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(g_2_reg_723_pp0_iter8_reg[7]),
        .Q(zext_ln504_4_reg_4258_reg[7]),
        .R(1'b0));
  FDRE \zext_ln504_4_reg_4258_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(g_2_reg_723_pp0_iter8_reg[8]),
        .Q(zext_ln504_4_reg_4258_reg[8]),
        .R(1'b0));
  FDRE \zext_ln504_4_reg_4258_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(g_2_reg_723_pp0_iter8_reg[9]),
        .Q(zext_ln504_4_reg_4258_reg[9]),
        .R(1'b0));
endmodule

module design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV1_TABLE_ROM_AUTO_1R
   (DOUTADOUT,
    B,
    q0_reg_0,
    q0_reg_1,
    A,
    DI,
    q0_reg_2,
    q0_reg_3,
    q0_reg_4,
    q0_reg_5,
    q0_reg_6,
    q0_reg_7,
    q0_reg_8,
    S,
    ap_clk,
    Q,
    q1_reg_0,
    q0_reg_9,
    q0_reg_10,
    CEP,
    ap_enable_reg_pp0_iter4,
    DSP_A_B_DATA_INST,
    O,
    DSP_A_B_DATA_INST_0,
    CO,
    DSP_A_B_DATA_INST_1,
    DSP_A_B_DATA_INST_2,
    DSP_A_B_DATA_INST_3,
    lshr_ln501_1_reg_4228_reg_i_9_0,
    lshr_ln501_1_reg_4228_reg_i_13_0,
    DSP_A_B_DATA_INST_4,
    lshr_ln501_1_reg_4228_reg_i_12_0,
    DSP_A_B_DATA_INST_5,
    DSP_A_B_DATA_INST_6,
    DSP_A_B_DATA_INST_7,
    DSP_A_B_DATA_INST_8,
    DSP_A_B_DATA_INST_9,
    DSP_A_B_DATA_INST_10,
    lshr_ln501_1_reg_4228_reg_i_19_0,
    lshr_ln501_1_reg_4228_reg_i_19_1,
    lshr_ln501_1_reg_4228_reg_i_19_2,
    lshr_ln501_1_reg_4228_reg_i_19_3,
    lshr_ln501_1_reg_4228_reg_i_19_4,
    lshr_ln501_1_reg_4228_reg_i_19_5,
    lshr_ln501_1_reg_4228_reg_i_19_6,
    lshr_ln501_1_reg_4228_reg_i_19_7,
    lshr_ln501_1_reg_4228_reg_i_18_0,
    lshr_ln501_1_reg_4228_reg_i_18_1,
    lshr_ln501_1_reg_4228_reg_i_18_2,
    lshr_ln501_1_reg_4228_reg_i_18_3,
    lshr_ln501_1_reg_4228_reg_i_18_4,
    lshr_ln501_1_reg_4228_reg_i_18_5,
    lshr_ln501_1_reg_4228_reg_i_18_6,
    lshr_ln501_1_reg_4228_reg_i_18_7,
    lshr_ln501_1_reg_4228_reg_i_17_0,
    lshr_ln501_1_reg_4228_reg_i_17_1,
    lshr_ln501_1_reg_4228_reg_i_17_2,
    lshr_ln501_1_reg_4228_reg_i_17_3,
    lshr_ln501_1_reg_4228_reg_i_17_4,
    lshr_ln501_1_reg_4228_reg_i_17_5,
    lshr_ln501_1_reg_4228_reg_i_17_6,
    lshr_ln501_1_reg_4228_reg_i_17_7,
    lshr_ln501_1_reg_4228_reg_i_16_0,
    lshr_ln501_1_reg_4228_reg_i_16_1,
    lshr_ln501_1_reg_4228_reg_i_16_2,
    lshr_ln501_1_reg_4228_reg_i_16_3,
    lshr_ln501_1_reg_4228_reg_i_16_4,
    lshr_ln501_1_reg_4228_reg_i_16_5,
    lshr_ln501_1_reg_4228_reg_i_16_6,
    lshr_ln501_1_reg_4228_reg_i_16_7,
    lshr_ln501_1_reg_4228_reg_i_15_0,
    lshr_ln501_1_reg_4228_reg_i_15_1,
    lshr_ln501_1_reg_4228_reg_i_15_2,
    lshr_ln501_1_reg_4228_reg_i_15_3,
    lshr_ln501_1_reg_4228_reg_i_15_4,
    lshr_ln501_1_reg_4228_reg_i_31_0,
    lshr_ln501_1_reg_4228_reg_i_15_5,
    lshr_ln501_1_reg_4228_reg_i_15_6,
    lshr_ln501_1_reg_4228_reg_i_15_7,
    lshr_ln501_1_reg_4228_reg_i_14_0,
    lshr_ln501_1_reg_4228_reg_i_14_1,
    lshr_ln501_1_reg_4228_reg_i_14_2,
    lshr_ln501_1_reg_4228_reg_i_14_3,
    lshr_ln501_1_reg_4228_reg_i_14_4,
    lshr_ln501_1_reg_4228_reg_i_14_5,
    lshr_ln501_1_reg_4228_reg_i_14_6,
    lshr_ln501_1_reg_4228_reg_i_14_7,
    lshr_ln501_1_reg_4228_reg_i_31_1,
    lshr_ln501_1_reg_4228_reg_i_13_1,
    lshr_ln501_1_reg_4228_reg_i_13_2,
    lshr_ln501_1_reg_4228_reg_i_29_0,
    lshr_ln501_1_reg_4228_reg_i_29_1,
    lshr_ln501_1_reg_4228_reg_i_29_2,
    DSP_A_B_DATA_INST_11,
    DSP_A_B_DATA_INST_12);
  output [7:0]DOUTADOUT;
  output [8:0]B;
  output [8:0]q0_reg_0;
  output [7:0]q0_reg_1;
  output [17:0]A;
  output [4:0]DI;
  output q0_reg_2;
  output q0_reg_3;
  output q0_reg_4;
  output q0_reg_5;
  output q0_reg_6;
  output [0:0]q0_reg_7;
  output q0_reg_8;
  output [0:0]S;
  input ap_clk;
  input [9:0]Q;
  input [9:0]q1_reg_0;
  input [9:0]q0_reg_9;
  input [9:0]q0_reg_10;
  input CEP;
  input ap_enable_reg_pp0_iter4;
  input DSP_A_B_DATA_INST;
  input [1:0]O;
  input DSP_A_B_DATA_INST_0;
  input [0:0]CO;
  input DSP_A_B_DATA_INST_1;
  input [1:0]DSP_A_B_DATA_INST_2;
  input DSP_A_B_DATA_INST_3;
  input lshr_ln501_1_reg_4228_reg_i_9_0;
  input lshr_ln501_1_reg_4228_reg_i_13_0;
  input DSP_A_B_DATA_INST_4;
  input lshr_ln501_1_reg_4228_reg_i_12_0;
  input DSP_A_B_DATA_INST_5;
  input DSP_A_B_DATA_INST_6;
  input DSP_A_B_DATA_INST_7;
  input DSP_A_B_DATA_INST_8;
  input DSP_A_B_DATA_INST_9;
  input DSP_A_B_DATA_INST_10;
  input lshr_ln501_1_reg_4228_reg_i_19_0;
  input lshr_ln501_1_reg_4228_reg_i_19_1;
  input lshr_ln501_1_reg_4228_reg_i_19_2;
  input lshr_ln501_1_reg_4228_reg_i_19_3;
  input lshr_ln501_1_reg_4228_reg_i_19_4;
  input lshr_ln501_1_reg_4228_reg_i_19_5;
  input lshr_ln501_1_reg_4228_reg_i_19_6;
  input lshr_ln501_1_reg_4228_reg_i_19_7;
  input lshr_ln501_1_reg_4228_reg_i_18_0;
  input lshr_ln501_1_reg_4228_reg_i_18_1;
  input lshr_ln501_1_reg_4228_reg_i_18_2;
  input lshr_ln501_1_reg_4228_reg_i_18_3;
  input lshr_ln501_1_reg_4228_reg_i_18_4;
  input lshr_ln501_1_reg_4228_reg_i_18_5;
  input lshr_ln501_1_reg_4228_reg_i_18_6;
  input lshr_ln501_1_reg_4228_reg_i_18_7;
  input lshr_ln501_1_reg_4228_reg_i_17_0;
  input lshr_ln501_1_reg_4228_reg_i_17_1;
  input lshr_ln501_1_reg_4228_reg_i_17_2;
  input lshr_ln501_1_reg_4228_reg_i_17_3;
  input lshr_ln501_1_reg_4228_reg_i_17_4;
  input lshr_ln501_1_reg_4228_reg_i_17_5;
  input lshr_ln501_1_reg_4228_reg_i_17_6;
  input lshr_ln501_1_reg_4228_reg_i_17_7;
  input lshr_ln501_1_reg_4228_reg_i_16_0;
  input lshr_ln501_1_reg_4228_reg_i_16_1;
  input lshr_ln501_1_reg_4228_reg_i_16_2;
  input lshr_ln501_1_reg_4228_reg_i_16_3;
  input lshr_ln501_1_reg_4228_reg_i_16_4;
  input lshr_ln501_1_reg_4228_reg_i_16_5;
  input lshr_ln501_1_reg_4228_reg_i_16_6;
  input lshr_ln501_1_reg_4228_reg_i_16_7;
  input lshr_ln501_1_reg_4228_reg_i_15_0;
  input lshr_ln501_1_reg_4228_reg_i_15_1;
  input lshr_ln501_1_reg_4228_reg_i_15_2;
  input lshr_ln501_1_reg_4228_reg_i_15_3;
  input lshr_ln501_1_reg_4228_reg_i_15_4;
  input lshr_ln501_1_reg_4228_reg_i_31_0;
  input lshr_ln501_1_reg_4228_reg_i_15_5;
  input lshr_ln501_1_reg_4228_reg_i_15_6;
  input lshr_ln501_1_reg_4228_reg_i_15_7;
  input lshr_ln501_1_reg_4228_reg_i_14_0;
  input lshr_ln501_1_reg_4228_reg_i_14_1;
  input lshr_ln501_1_reg_4228_reg_i_14_2;
  input lshr_ln501_1_reg_4228_reg_i_14_3;
  input lshr_ln501_1_reg_4228_reg_i_14_4;
  input lshr_ln501_1_reg_4228_reg_i_14_5;
  input lshr_ln501_1_reg_4228_reg_i_14_6;
  input lshr_ln501_1_reg_4228_reg_i_14_7;
  input lshr_ln501_1_reg_4228_reg_i_31_1;
  input lshr_ln501_1_reg_4228_reg_i_13_1;
  input lshr_ln501_1_reg_4228_reg_i_13_2;
  input lshr_ln501_1_reg_4228_reg_i_29_0;
  input lshr_ln501_1_reg_4228_reg_i_29_1;
  input lshr_ln501_1_reg_4228_reg_i_29_2;
  input DSP_A_B_DATA_INST_11;
  input DSP_A_B_DATA_INST_12;

  wire [17:0]A;
  wire [8:0]B;
  wire CEP;
  wire [0:0]CO;
  wire [4:0]DI;
  wire DIV1_TABLE_ce0_local;
  wire [7:0]DOUTADOUT;
  wire DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire DSP_A_B_DATA_INST_1;
  wire DSP_A_B_DATA_INST_10;
  wire DSP_A_B_DATA_INST_11;
  wire DSP_A_B_DATA_INST_12;
  wire [1:0]DSP_A_B_DATA_INST_2;
  wire DSP_A_B_DATA_INST_3;
  wire DSP_A_B_DATA_INST_4;
  wire DSP_A_B_DATA_INST_5;
  wire DSP_A_B_DATA_INST_6;
  wire DSP_A_B_DATA_INST_7;
  wire DSP_A_B_DATA_INST_8;
  wire DSP_A_B_DATA_INST_9;
  wire [1:0]O;
  wire [9:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter4;
  wire lshr_ln501_1_reg_4228_reg_i_12_0;
  wire lshr_ln501_1_reg_4228_reg_i_13_0;
  wire lshr_ln501_1_reg_4228_reg_i_13_1;
  wire lshr_ln501_1_reg_4228_reg_i_13_2;
  wire lshr_ln501_1_reg_4228_reg_i_14_0;
  wire lshr_ln501_1_reg_4228_reg_i_14_1;
  wire lshr_ln501_1_reg_4228_reg_i_14_2;
  wire lshr_ln501_1_reg_4228_reg_i_14_3;
  wire lshr_ln501_1_reg_4228_reg_i_14_4;
  wire lshr_ln501_1_reg_4228_reg_i_14_5;
  wire lshr_ln501_1_reg_4228_reg_i_14_6;
  wire lshr_ln501_1_reg_4228_reg_i_14_7;
  wire lshr_ln501_1_reg_4228_reg_i_15_0;
  wire lshr_ln501_1_reg_4228_reg_i_15_1;
  wire lshr_ln501_1_reg_4228_reg_i_15_2;
  wire lshr_ln501_1_reg_4228_reg_i_15_3;
  wire lshr_ln501_1_reg_4228_reg_i_15_4;
  wire lshr_ln501_1_reg_4228_reg_i_15_5;
  wire lshr_ln501_1_reg_4228_reg_i_15_6;
  wire lshr_ln501_1_reg_4228_reg_i_15_7;
  wire lshr_ln501_1_reg_4228_reg_i_16_0;
  wire lshr_ln501_1_reg_4228_reg_i_16_1;
  wire lshr_ln501_1_reg_4228_reg_i_16_2;
  wire lshr_ln501_1_reg_4228_reg_i_16_3;
  wire lshr_ln501_1_reg_4228_reg_i_16_4;
  wire lshr_ln501_1_reg_4228_reg_i_16_5;
  wire lshr_ln501_1_reg_4228_reg_i_16_6;
  wire lshr_ln501_1_reg_4228_reg_i_16_7;
  wire lshr_ln501_1_reg_4228_reg_i_17_0;
  wire lshr_ln501_1_reg_4228_reg_i_17_1;
  wire lshr_ln501_1_reg_4228_reg_i_17_2;
  wire lshr_ln501_1_reg_4228_reg_i_17_3;
  wire lshr_ln501_1_reg_4228_reg_i_17_4;
  wire lshr_ln501_1_reg_4228_reg_i_17_5;
  wire lshr_ln501_1_reg_4228_reg_i_17_6;
  wire lshr_ln501_1_reg_4228_reg_i_17_7;
  wire lshr_ln501_1_reg_4228_reg_i_18_0;
  wire lshr_ln501_1_reg_4228_reg_i_18_1;
  wire lshr_ln501_1_reg_4228_reg_i_18_2;
  wire lshr_ln501_1_reg_4228_reg_i_18_3;
  wire lshr_ln501_1_reg_4228_reg_i_18_4;
  wire lshr_ln501_1_reg_4228_reg_i_18_5;
  wire lshr_ln501_1_reg_4228_reg_i_18_6;
  wire lshr_ln501_1_reg_4228_reg_i_18_7;
  wire lshr_ln501_1_reg_4228_reg_i_19_0;
  wire lshr_ln501_1_reg_4228_reg_i_19_1;
  wire lshr_ln501_1_reg_4228_reg_i_19_2;
  wire lshr_ln501_1_reg_4228_reg_i_19_3;
  wire lshr_ln501_1_reg_4228_reg_i_19_4;
  wire lshr_ln501_1_reg_4228_reg_i_19_5;
  wire lshr_ln501_1_reg_4228_reg_i_19_6;
  wire lshr_ln501_1_reg_4228_reg_i_19_7;
  wire lshr_ln501_1_reg_4228_reg_i_21_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_28_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_29_0;
  wire lshr_ln501_1_reg_4228_reg_i_29_1;
  wire lshr_ln501_1_reg_4228_reg_i_29_2;
  wire lshr_ln501_1_reg_4228_reg_i_29_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_30_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_31_0;
  wire lshr_ln501_1_reg_4228_reg_i_31_1;
  wire lshr_ln501_1_reg_4228_reg_i_31_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_32_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_33_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_34_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_35_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_36_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_37_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_38_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_39_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_40_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_41_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_42_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_43_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_44_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_52_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_55_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_9_0;
  wire [8:0]q0_reg_0;
  wire [7:0]q0_reg_1;
  wire [9:0]q0_reg_10;
  wire q0_reg_2;
  wire q0_reg_3;
  wire q0_reg_4;
  wire q0_reg_5;
  wire q0_reg_6;
  wire [0:0]q0_reg_7;
  wire q0_reg_8;
  wire [9:0]q0_reg_9;
  wire q0_reg_n_52;
  wire [9:0]q1_reg_0;
  wire q1_reg_n_51;
  wire q1_reg_n_52;
  wire [15:0]NLW_q0_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_q0_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_q0_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_q0_reg_CASDOUTPB_UNCONNECTED;
  wire [15:10]NLW_q0_reg_DOUTADOUT_UNCONNECTED;
  wire [15:0]NLW_q0_reg_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_q1_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_q1_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_q1_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_q1_reg_CASDOUTPB_UNCONNECTED;
  wire [15:10]NLW_q1_reg_DOUTADOUT_UNCONNECTED;
  wire [15:0]NLW_q1_reg_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_q1_reg_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_q1_reg_DOUTPBDOUTP_UNCONNECTED;

  LUT3 #(
    .INIT(8'h96)) 
    g0_b0_i_17
       (.I0(q0_reg_0[6]),
        .I1(DOUTADOUT[6]),
        .I2(B[6]),
        .O(q0_reg_6));
  LUT3 #(
    .INIT(8'h96)) 
    g0_b0_i_18
       (.I0(q0_reg_0[5]),
        .I1(DOUTADOUT[5]),
        .I2(B[5]),
        .O(q0_reg_5));
  LUT3 #(
    .INIT(8'h96)) 
    g0_b0_i_19
       (.I0(q0_reg_0[4]),
        .I1(DOUTADOUT[4]),
        .I2(B[4]),
        .O(q0_reg_4));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    g0_b0_i_2
       (.I0(q0_reg_1[6]),
        .I1(q0_reg_6),
        .I2(q0_reg_0[5]),
        .I3(B[5]),
        .I4(DOUTADOUT[5]),
        .O(DI[4]));
  LUT3 #(
    .INIT(8'h96)) 
    g0_b0_i_20
       (.I0(q0_reg_0[3]),
        .I1(DOUTADOUT[3]),
        .I2(B[3]),
        .O(q0_reg_3));
  LUT3 #(
    .INIT(8'h96)) 
    g0_b0_i_21
       (.I0(q0_reg_0[2]),
        .I1(DOUTADOUT[2]),
        .I2(B[2]),
        .O(q0_reg_2));
  LUT3 #(
    .INIT(8'h96)) 
    g0_b0_i_22
       (.I0(q0_reg_0[7]),
        .I1(DOUTADOUT[7]),
        .I2(B[7]),
        .O(q0_reg_8));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    g0_b0_i_3
       (.I0(q0_reg_1[5]),
        .I1(q0_reg_5),
        .I2(q0_reg_0[4]),
        .I3(B[4]),
        .I4(DOUTADOUT[4]),
        .O(DI[3]));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    g0_b0_i_4
       (.I0(q0_reg_1[4]),
        .I1(q0_reg_4),
        .I2(q0_reg_0[3]),
        .I3(B[3]),
        .I4(DOUTADOUT[3]),
        .O(DI[2]));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    g0_b0_i_5
       (.I0(q0_reg_1[3]),
        .I1(q0_reg_3),
        .I2(q0_reg_0[2]),
        .I3(B[2]),
        .I4(DOUTADOUT[2]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    g0_b0_i_6
       (.I0(q0_reg_1[2]),
        .I1(q0_reg_2),
        .I2(q0_reg_0[1]),
        .I3(B[1]),
        .I4(DOUTADOUT[1]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h0000000055544454)) 
    lshr_ln501_1_reg_4228_reg_i_10
       (.I0(O[1]),
        .I1(O[0]),
        .I2(DSP_A_B_DATA_INST_1),
        .I3(DSP_A_B_DATA_INST_2[1]),
        .I4(DSP_A_B_DATA_INST_3),
        .I5(CO),
        .O(A[9]));
  LUT5 #(
    .INIT(32'h0000FFB8)) 
    lshr_ln501_1_reg_4228_reg_i_11
       (.I0(DSP_A_B_DATA_INST),
        .I1(O[0]),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(O[1]),
        .I4(CO),
        .O(A[8]));
  LUT6 #(
    .INIT(64'hFFFFFEAEAAAAFEAE)) 
    lshr_ln501_1_reg_4228_reg_i_12
       (.I0(CO),
        .I1(DSP_A_B_DATA_INST_11),
        .I2(O[0]),
        .I3(DSP_A_B_DATA_INST_12),
        .I4(O[1]),
        .I5(lshr_ln501_1_reg_4228_reg_i_28_n_5),
        .O(A[7]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_13
       (.I0(lshr_ln501_1_reg_4228_reg_i_29_n_5),
        .I1(lshr_ln501_1_reg_4228_reg_i_30_n_5),
        .O(A[6]),
        .S(CO));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    lshr_ln501_1_reg_4228_reg_i_14
       (.I0(lshr_ln501_1_reg_4228_reg_i_31_n_5),
        .I1(CO),
        .I2(lshr_ln501_1_reg_4228_reg_i_32_n_5),
        .I3(O[1]),
        .I4(lshr_ln501_1_reg_4228_reg_i_33_n_5),
        .O(A[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    lshr_ln501_1_reg_4228_reg_i_15
       (.I0(lshr_ln501_1_reg_4228_reg_i_34_n_5),
        .I1(O[1]),
        .I2(lshr_ln501_1_reg_4228_reg_i_35_n_5),
        .I3(CO),
        .I4(lshr_ln501_1_reg_4228_reg_i_36_n_5),
        .O(A[4]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_16
       (.I0(lshr_ln501_1_reg_4228_reg_i_37_n_5),
        .I1(lshr_ln501_1_reg_4228_reg_i_38_n_5),
        .O(A[3]),
        .S(CO));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_17
       (.I0(lshr_ln501_1_reg_4228_reg_i_39_n_5),
        .I1(lshr_ln501_1_reg_4228_reg_i_40_n_5),
        .O(A[2]),
        .S(CO));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_18
       (.I0(lshr_ln501_1_reg_4228_reg_i_41_n_5),
        .I1(lshr_ln501_1_reg_4228_reg_i_42_n_5),
        .O(A[1]),
        .S(CO));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_19
       (.I0(lshr_ln501_1_reg_4228_reg_i_43_n_5),
        .I1(lshr_ln501_1_reg_4228_reg_i_44_n_5),
        .O(A[0]),
        .S(CO));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    lshr_ln501_1_reg_4228_reg_i_2
       (.I0(O[1]),
        .I1(DSP_A_B_DATA_INST_2[1]),
        .I2(DSP_A_B_DATA_INST_10),
        .I3(DSP_A_B_DATA_INST_2[0]),
        .I4(O[0]),
        .I5(CO),
        .O(A[17]));
  LUT6 #(
    .INIT(64'h0000000055544454)) 
    lshr_ln501_1_reg_4228_reg_i_21
       (.I0(O[0]),
        .I1(DSP_A_B_DATA_INST_2[1]),
        .I2(lshr_ln501_1_reg_4228_reg_i_9_0),
        .I3(DSP_A_B_DATA_INST_2[0]),
        .I4(lshr_ln501_1_reg_4228_reg_i_13_0),
        .I5(O[1]),
        .O(lshr_ln501_1_reg_4228_reg_i_21_n_5));
  LUT4 #(
    .INIT(16'h005D)) 
    lshr_ln501_1_reg_4228_reg_i_28
       (.I0(DSP_A_B_DATA_INST_2[1]),
        .I1(lshr_ln501_1_reg_4228_reg_i_12_0),
        .I2(DSP_A_B_DATA_INST_2[0]),
        .I3(O[0]),
        .O(lshr_ln501_1_reg_4228_reg_i_28_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    lshr_ln501_1_reg_4228_reg_i_29
       (.I0(lshr_ln501_1_reg_4228_reg_i_52_n_5),
        .I1(O[1]),
        .I2(lshr_ln501_1_reg_4228_reg_i_13_1),
        .I3(O[0]),
        .I4(lshr_ln501_1_reg_4228_reg_i_13_2),
        .O(lshr_ln501_1_reg_4228_reg_i_29_n_5));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    lshr_ln501_1_reg_4228_reg_i_3
       (.I0(O[1]),
        .I1(DSP_A_B_DATA_INST_2[1]),
        .I2(DSP_A_B_DATA_INST_9),
        .I3(DSP_A_B_DATA_INST_2[0]),
        .I4(O[0]),
        .I5(CO),
        .O(A[16]));
  LUT5 #(
    .INIT(32'h000055F7)) 
    lshr_ln501_1_reg_4228_reg_i_30
       (.I0(O[0]),
        .I1(DSP_A_B_DATA_INST_2[0]),
        .I2(lshr_ln501_1_reg_4228_reg_i_13_0),
        .I3(DSP_A_B_DATA_INST_2[1]),
        .I4(O[1]),
        .O(lshr_ln501_1_reg_4228_reg_i_30_n_5));
  LUT6 #(
    .INIT(64'h0045FFFF00450000)) 
    lshr_ln501_1_reg_4228_reg_i_31
       (.I0(DSP_A_B_DATA_INST_2[1]),
        .I1(lshr_ln501_1_reg_4228_reg_i_14_7),
        .I2(DSP_A_B_DATA_INST_2[0]),
        .I3(O[0]),
        .I4(O[1]),
        .I5(lshr_ln501_1_reg_4228_reg_i_55_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_31_n_5));
  LUT6 #(
    .INIT(64'h3B38FFFF3B380000)) 
    lshr_ln501_1_reg_4228_reg_i_32
       (.I0(lshr_ln501_1_reg_4228_reg_i_14_4),
        .I1(DSP_A_B_DATA_INST_2[1]),
        .I2(DSP_A_B_DATA_INST_2[0]),
        .I3(lshr_ln501_1_reg_4228_reg_i_14_5),
        .I4(O[0]),
        .I5(lshr_ln501_1_reg_4228_reg_i_14_6),
        .O(lshr_ln501_1_reg_4228_reg_i_32_n_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    lshr_ln501_1_reg_4228_reg_i_33
       (.I0(lshr_ln501_1_reg_4228_reg_i_14_0),
        .I1(lshr_ln501_1_reg_4228_reg_i_14_1),
        .I2(O[0]),
        .I3(lshr_ln501_1_reg_4228_reg_i_14_2),
        .I4(DSP_A_B_DATA_INST_2[1]),
        .I5(lshr_ln501_1_reg_4228_reg_i_14_3),
        .O(lshr_ln501_1_reg_4228_reg_i_33_n_5));
  LUT5 #(
    .INIT(32'h33303838)) 
    lshr_ln501_1_reg_4228_reg_i_34
       (.I0(lshr_ln501_1_reg_4228_reg_i_15_6),
        .I1(O[0]),
        .I2(DSP_A_B_DATA_INST_2[1]),
        .I3(lshr_ln501_1_reg_4228_reg_i_15_7),
        .I4(DSP_A_B_DATA_INST_2[0]),
        .O(lshr_ln501_1_reg_4228_reg_i_34_n_5));
  LUT6 #(
    .INIT(64'hBC8CFFFFBC8C0000)) 
    lshr_ln501_1_reg_4228_reg_i_35
       (.I0(lshr_ln501_1_reg_4228_reg_i_15_4),
        .I1(DSP_A_B_DATA_INST_2[1]),
        .I2(DSP_A_B_DATA_INST_2[0]),
        .I3(lshr_ln501_1_reg_4228_reg_i_31_0),
        .I4(O[0]),
        .I5(lshr_ln501_1_reg_4228_reg_i_15_5),
        .O(lshr_ln501_1_reg_4228_reg_i_35_n_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    lshr_ln501_1_reg_4228_reg_i_36
       (.I0(lshr_ln501_1_reg_4228_reg_i_15_0),
        .I1(lshr_ln501_1_reg_4228_reg_i_15_1),
        .I2(O[1]),
        .I3(lshr_ln501_1_reg_4228_reg_i_15_2),
        .I4(O[0]),
        .I5(lshr_ln501_1_reg_4228_reg_i_15_3),
        .O(lshr_ln501_1_reg_4228_reg_i_36_n_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    lshr_ln501_1_reg_4228_reg_i_37
       (.I0(lshr_ln501_1_reg_4228_reg_i_16_0),
        .I1(lshr_ln501_1_reg_4228_reg_i_16_1),
        .I2(O[1]),
        .I3(lshr_ln501_1_reg_4228_reg_i_16_2),
        .I4(O[0]),
        .I5(lshr_ln501_1_reg_4228_reg_i_16_3),
        .O(lshr_ln501_1_reg_4228_reg_i_37_n_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    lshr_ln501_1_reg_4228_reg_i_38
       (.I0(lshr_ln501_1_reg_4228_reg_i_16_4),
        .I1(lshr_ln501_1_reg_4228_reg_i_16_5),
        .I2(O[1]),
        .I3(lshr_ln501_1_reg_4228_reg_i_16_6),
        .I4(O[0]),
        .I5(lshr_ln501_1_reg_4228_reg_i_16_7),
        .O(lshr_ln501_1_reg_4228_reg_i_38_n_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    lshr_ln501_1_reg_4228_reg_i_39
       (.I0(lshr_ln501_1_reg_4228_reg_i_17_0),
        .I1(lshr_ln501_1_reg_4228_reg_i_17_1),
        .I2(O[1]),
        .I3(lshr_ln501_1_reg_4228_reg_i_17_2),
        .I4(O[0]),
        .I5(lshr_ln501_1_reg_4228_reg_i_17_3),
        .O(lshr_ln501_1_reg_4228_reg_i_39_n_5));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    lshr_ln501_1_reg_4228_reg_i_4
       (.I0(O[1]),
        .I1(DSP_A_B_DATA_INST_2[1]),
        .I2(DSP_A_B_DATA_INST_8),
        .I3(DSP_A_B_DATA_INST_2[0]),
        .I4(O[0]),
        .I5(CO),
        .O(A[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    lshr_ln501_1_reg_4228_reg_i_40
       (.I0(lshr_ln501_1_reg_4228_reg_i_17_4),
        .I1(lshr_ln501_1_reg_4228_reg_i_17_5),
        .I2(O[1]),
        .I3(lshr_ln501_1_reg_4228_reg_i_17_6),
        .I4(O[0]),
        .I5(lshr_ln501_1_reg_4228_reg_i_17_7),
        .O(lshr_ln501_1_reg_4228_reg_i_40_n_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    lshr_ln501_1_reg_4228_reg_i_41
       (.I0(lshr_ln501_1_reg_4228_reg_i_18_0),
        .I1(lshr_ln501_1_reg_4228_reg_i_18_1),
        .I2(O[1]),
        .I3(lshr_ln501_1_reg_4228_reg_i_18_2),
        .I4(O[0]),
        .I5(lshr_ln501_1_reg_4228_reg_i_18_3),
        .O(lshr_ln501_1_reg_4228_reg_i_41_n_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    lshr_ln501_1_reg_4228_reg_i_42
       (.I0(lshr_ln501_1_reg_4228_reg_i_18_4),
        .I1(lshr_ln501_1_reg_4228_reg_i_18_5),
        .I2(O[1]),
        .I3(lshr_ln501_1_reg_4228_reg_i_18_6),
        .I4(O[0]),
        .I5(lshr_ln501_1_reg_4228_reg_i_18_7),
        .O(lshr_ln501_1_reg_4228_reg_i_42_n_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    lshr_ln501_1_reg_4228_reg_i_43
       (.I0(lshr_ln501_1_reg_4228_reg_i_19_0),
        .I1(lshr_ln501_1_reg_4228_reg_i_19_1),
        .I2(O[1]),
        .I3(lshr_ln501_1_reg_4228_reg_i_19_2),
        .I4(O[0]),
        .I5(lshr_ln501_1_reg_4228_reg_i_19_3),
        .O(lshr_ln501_1_reg_4228_reg_i_43_n_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    lshr_ln501_1_reg_4228_reg_i_44
       (.I0(lshr_ln501_1_reg_4228_reg_i_19_4),
        .I1(lshr_ln501_1_reg_4228_reg_i_19_5),
        .I2(O[1]),
        .I3(lshr_ln501_1_reg_4228_reg_i_19_6),
        .I4(O[0]),
        .I5(lshr_ln501_1_reg_4228_reg_i_19_7),
        .O(lshr_ln501_1_reg_4228_reg_i_44_n_5));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    lshr_ln501_1_reg_4228_reg_i_45
       (.I0(q0_reg_1[7]),
        .I1(q0_reg_8),
        .I2(q0_reg_0[6]),
        .I3(B[6]),
        .I4(DOUTADOUT[6]),
        .O(q0_reg_7));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    lshr_ln501_1_reg_4228_reg_i_46
       (.I0(B[8]),
        .I1(q0_reg_0[8]),
        .I2(q0_reg_0[7]),
        .I3(B[7]),
        .I4(DOUTADOUT[7]),
        .O(S));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    lshr_ln501_1_reg_4228_reg_i_5
       (.I0(O[1]),
        .I1(DSP_A_B_DATA_INST_2[1]),
        .I2(DSP_A_B_DATA_INST_7),
        .I3(DSP_A_B_DATA_INST_2[0]),
        .I4(O[0]),
        .I5(CO),
        .O(A[14]));
  LUT6 #(
    .INIT(64'h3333330030BB30BB)) 
    lshr_ln501_1_reg_4228_reg_i_52
       (.I0(lshr_ln501_1_reg_4228_reg_i_29_0),
        .I1(O[0]),
        .I2(lshr_ln501_1_reg_4228_reg_i_29_1),
        .I3(DSP_A_B_DATA_INST_2[1]),
        .I4(lshr_ln501_1_reg_4228_reg_i_29_2),
        .I5(DSP_A_B_DATA_INST_2[0]),
        .O(lshr_ln501_1_reg_4228_reg_i_52_n_5));
  LUT5 #(
    .INIT(32'hCFCCB3B3)) 
    lshr_ln501_1_reg_4228_reg_i_55
       (.I0(lshr_ln501_1_reg_4228_reg_i_31_0),
        .I1(O[0]),
        .I2(DSP_A_B_DATA_INST_2[0]),
        .I3(lshr_ln501_1_reg_4228_reg_i_31_1),
        .I4(DSP_A_B_DATA_INST_2[1]),
        .O(lshr_ln501_1_reg_4228_reg_i_55_n_5));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    lshr_ln501_1_reg_4228_reg_i_6
       (.I0(O[1]),
        .I1(DSP_A_B_DATA_INST_2[1]),
        .I2(DSP_A_B_DATA_INST_6),
        .I3(DSP_A_B_DATA_INST_2[0]),
        .I4(O[0]),
        .I5(CO),
        .O(A[13]));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    lshr_ln501_1_reg_4228_reg_i_7
       (.I0(O[1]),
        .I1(DSP_A_B_DATA_INST_2[1]),
        .I2(DSP_A_B_DATA_INST_5),
        .I3(DSP_A_B_DATA_INST_2[0]),
        .I4(O[0]),
        .I5(CO),
        .O(A[12]));
  LUT6 #(
    .INIT(64'h0000000000001110)) 
    lshr_ln501_1_reg_4228_reg_i_8
       (.I0(O[1]),
        .I1(DSP_A_B_DATA_INST_2[1]),
        .I2(DSP_A_B_DATA_INST_2[0]),
        .I3(DSP_A_B_DATA_INST_4),
        .I4(O[0]),
        .I5(CO),
        .O(A[11]));
  LUT2 #(
    .INIT(4'h2)) 
    lshr_ln501_1_reg_4228_reg_i_9
       (.I0(lshr_ln501_1_reg_4228_reg_i_21_n_5),
        .I1(CO),
        .O(A[10]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d10" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/DIV1_TABLE_U/q0_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "9" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00440049004E0055005D00660071007F009200AA00CC00FF015501FF03FF03FF),
    .INIT_01(256'h0021002200230024002500270028002A002C002E0030003300350038003C003F),
    .INIT_02(256'h00150016001600170017001800180019001A001A001B001C001D001E001F001F),
    .INIT_03(256'h0010001000100011001100110011001200120012001300130014001400140015),
    .INIT_04(256'h000C000D000D000D000D000D000E000E000E000E000E000F000F000F000F000F),
    .INIT_05(256'h000A000A000B000B000B000B000B000B000B000B000C000C000C000C000C000C),
    .INIT_06(256'h000900090009000900090009000900090009000A000A000A000A000A000A000A),
    .INIT_07(256'h0008000800080008000800080008000800080008000800080008000800090009),
    .INIT_08(256'h0007000700070007000700070007000700070007000700070007000700070007),
    .INIT_09(256'h0006000600060006000600060006000600060006000600060006000700070007),
    .INIT_0A(256'h0005000500050005000500060006000600060006000600060006000600060006),
    .INIT_0B(256'h0005000500050005000500050005000500050005000500050005000500050005),
    .INIT_0C(256'h0004000400040005000500050005000500050005000500050005000500050005),
    .INIT_0D(256'h0004000400040004000400040004000400040004000400040004000400040004),
    .INIT_0E(256'h0004000400040004000400040004000400040004000400040004000400040004),
    .INIT_0F(256'h0004000400040004000400040004000400040004000400040004000400040004),
    .INIT_10(256'h0003000300030003000300030003000300030003000300030003000300030003),
    .INIT_11(256'h0003000300030003000300030003000300030003000300030003000300030003),
    .INIT_12(256'h0003000300030003000300030003000300030003000300030003000300030003),
    .INIT_13(256'h0003000300030003000300030003000300030003000300030003000300030003),
    .INIT_14(256'h0003000300030003000300030003000300030003000300030003000300030003),
    .INIT_15(256'h0002000200020002000200020002000200020002000300030003000300030003),
    .INIT_16(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_17(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_18(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_19(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_1A(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_1B(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_1C(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_1D(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_1E(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_1F(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_20(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_21(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_22(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_23(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_24(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_25(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_26(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_27(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_28(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_29(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_2A(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_2B(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_2C(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_2D(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_2E(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_2F(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_30(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_31(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_32(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_33(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_34(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_35(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_36(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_37(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_38(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_39(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_3A(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_3B(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_3C(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_3D(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_3E(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_3F(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({q0_reg_9,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({q0_reg_10,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_q0_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_q0_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_q0_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_q0_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT({NLW_q0_reg_DOUTADOUT_UNCONNECTED[15:10],q0_reg_0,q0_reg_n_52}),
        .DOUTBDOUT({NLW_q0_reg_DOUTBDOUT_UNCONNECTED[15:10],q0_reg_1,NLW_q0_reg_DOUTBDOUT_UNCONNECTED[1:0]}),
        .DOUTPADOUTP(NLW_q0_reg_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_q0_reg_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(DIV1_TABLE_ce0_local),
        .ENBWREN(DIV1_TABLE_ce0_local),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d10" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/DIV1_TABLE_U/q1_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "9" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00440049004E0055005D00660071007F009200AA00CC00FF015501FF03FF03FF),
    .INIT_01(256'h0021002200230024002500270028002A002C002E0030003300350038003C003F),
    .INIT_02(256'h00150016001600170017001800180019001A001A001B001C001D001E001F001F),
    .INIT_03(256'h0010001000100011001100110011001200120012001300130014001400140015),
    .INIT_04(256'h000C000D000D000D000D000D000E000E000E000E000E000F000F000F000F000F),
    .INIT_05(256'h000A000A000B000B000B000B000B000B000B000B000C000C000C000C000C000C),
    .INIT_06(256'h000900090009000900090009000900090009000A000A000A000A000A000A000A),
    .INIT_07(256'h0008000800080008000800080008000800080008000800080008000800090009),
    .INIT_08(256'h0007000700070007000700070007000700070007000700070007000700070007),
    .INIT_09(256'h0006000600060006000600060006000600060006000600060006000700070007),
    .INIT_0A(256'h0005000500050005000500060006000600060006000600060006000600060006),
    .INIT_0B(256'h0005000500050005000500050005000500050005000500050005000500050005),
    .INIT_0C(256'h0004000400040005000500050005000500050005000500050005000500050005),
    .INIT_0D(256'h0004000400040004000400040004000400040004000400040004000400040004),
    .INIT_0E(256'h0004000400040004000400040004000400040004000400040004000400040004),
    .INIT_0F(256'h0004000400040004000400040004000400040004000400040004000400040004),
    .INIT_10(256'h0003000300030003000300030003000300030003000300030003000300030003),
    .INIT_11(256'h0003000300030003000300030003000300030003000300030003000300030003),
    .INIT_12(256'h0003000300030003000300030003000300030003000300030003000300030003),
    .INIT_13(256'h0003000300030003000300030003000300030003000300030003000300030003),
    .INIT_14(256'h0003000300030003000300030003000300030003000300030003000300030003),
    .INIT_15(256'h0002000200020002000200020002000200020002000300030003000300030003),
    .INIT_16(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_17(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_18(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_19(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_1A(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_1B(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_1C(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_1D(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_1E(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_1F(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_20(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_21(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_22(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_23(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_24(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_25(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_26(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_27(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_28(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_29(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_2A(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_2B(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_2C(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_2D(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_2E(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_2F(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_30(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_31(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_32(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_33(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_34(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_35(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_36(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_37(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_38(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_39(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_3A(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_3B(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_3C(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_3D(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_3E(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_3F(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q1_reg
       (.ADDRARDADDR({Q,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({q1_reg_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_q1_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_q1_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_q1_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_q1_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT({NLW_q1_reg_DOUTADOUT_UNCONNECTED[15:10],DOUTADOUT,q1_reg_n_51,q1_reg_n_52}),
        .DOUTBDOUT({NLW_q1_reg_DOUTBDOUT_UNCONNECTED[15:10],B,NLW_q1_reg_DOUTBDOUT_UNCONNECTED[0]}),
        .DOUTPADOUTP(NLW_q1_reg_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_q1_reg_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(DIV1_TABLE_ce0_local),
        .ENBWREN(DIV1_TABLE_ce0_local),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    q1_reg_i_1
       (.I0(CEP),
        .I1(ap_enable_reg_pp0_iter4),
        .O(DIV1_TABLE_ce0_local));
endmodule

module design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W
   (ram_reg_bram_0_0,
    linebuf_yuv_1_we0_local,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    ap_clk,
    linebuf_yuv_1_ce1_local,
    Q,
    D,
    DINADIN,
    WEA,
    ap_enable_reg_pp0_iter1,
    ram_reg_bram_0_7,
    icmp_ln328_reg_3813,
    ram_reg_bram_0_8,
    ram_reg_bram_0_9,
    imgBayer_empty_n,
    \empty_129_fu_244_reg[0] ,
    \empty_129_fu_244_reg[9] ,
    \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[9] ,
    \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0] ,
    cmp170_reg_686,
    ram_reg_bram_0_10,
    imgBayer_dout,
    \g_2_reg_723_reg[9] ,
    \empty_155_reg_713_reg[9] ,
    \empty_157_reg_733_reg[9] );
  output [9:0]ram_reg_bram_0_0;
  output linebuf_yuv_1_we0_local;
  output [9:0]ram_reg_bram_0_1;
  output [9:0]ram_reg_bram_0_2;
  output [9:0]ram_reg_bram_0_3;
  output [9:0]ram_reg_bram_0_4;
  output [9:0]ram_reg_bram_0_5;
  output [9:0]ram_reg_bram_0_6;
  input ap_clk;
  input linebuf_yuv_1_ce1_local;
  input [10:0]Q;
  input [10:0]D;
  input [9:0]DINADIN;
  input [0:0]WEA;
  input ap_enable_reg_pp0_iter1;
  input ram_reg_bram_0_7;
  input icmp_ln328_reg_3813;
  input ram_reg_bram_0_8;
  input ram_reg_bram_0_9;
  input imgBayer_empty_n;
  input \empty_129_fu_244_reg[0] ;
  input [9:0]\empty_129_fu_244_reg[9] ;
  input [9:0]\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[9] ;
  input \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0] ;
  input cmp170_reg_686;
  input [9:0]ram_reg_bram_0_10;
  input [9:0]imgBayer_dout;
  input [9:0]\g_2_reg_723_reg[9] ;
  input [9:0]\empty_155_reg_713_reg[9] ;
  input [9:0]\empty_157_reg_733_reg[9] ;

  wire [10:0]D;
  wire [9:0]DINADIN;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0] ;
  wire [9:0]\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[9] ;
  wire cmp170_reg_686;
  wire \empty_129_fu_244_reg[0] ;
  wire [9:0]\empty_129_fu_244_reg[9] ;
  wire [9:0]\empty_155_reg_713_reg[9] ;
  wire [9:0]\empty_157_reg_733_reg[9] ;
  wire [9:0]\g_2_reg_723_reg[9] ;
  wire icmp_ln328_reg_3813;
  wire [9:0]imgBayer_dout;
  wire imgBayer_empty_n;
  wire linebuf_yuv_1_ce1_local;
  wire linebuf_yuv_1_we0_local;
  wire [9:0]ram_reg_bram_0_0;
  wire [9:0]ram_reg_bram_0_1;
  wire [9:0]ram_reg_bram_0_10;
  wire [9:0]ram_reg_bram_0_2;
  wire [9:0]ram_reg_bram_0_3;
  wire [9:0]ram_reg_bram_0_4;
  wire [9:0]ram_reg_bram_0_5;
  wire [9:0]ram_reg_bram_0_6;
  wire ram_reg_bram_0_7;
  wire ram_reg_bram_0_8;
  wire ram_reg_bram_0_9;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:10]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;

  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_empty_156_reg_819[0]_i_1 
       (.I0(ram_reg_bram_0_0[0]),
        .I1(\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[9] [0]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0] ),
        .I4(ram_reg_bram_0_7),
        .O(ram_reg_bram_0_2[0]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_empty_156_reg_819[1]_i_1 
       (.I0(ram_reg_bram_0_0[1]),
        .I1(\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[9] [1]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0] ),
        .I4(ram_reg_bram_0_7),
        .O(ram_reg_bram_0_2[1]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_empty_156_reg_819[2]_i_1 
       (.I0(ram_reg_bram_0_0[2]),
        .I1(\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[9] [2]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0] ),
        .I4(ram_reg_bram_0_7),
        .O(ram_reg_bram_0_2[2]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_empty_156_reg_819[3]_i_1 
       (.I0(ram_reg_bram_0_0[3]),
        .I1(\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[9] [3]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0] ),
        .I4(ram_reg_bram_0_7),
        .O(ram_reg_bram_0_2[3]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_empty_156_reg_819[4]_i_1 
       (.I0(ram_reg_bram_0_0[4]),
        .I1(\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[9] [4]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0] ),
        .I4(ram_reg_bram_0_7),
        .O(ram_reg_bram_0_2[4]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_empty_156_reg_819[5]_i_1 
       (.I0(ram_reg_bram_0_0[5]),
        .I1(\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[9] [5]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0] ),
        .I4(ram_reg_bram_0_7),
        .O(ram_reg_bram_0_2[5]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_empty_156_reg_819[6]_i_1 
       (.I0(ram_reg_bram_0_0[6]),
        .I1(\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[9] [6]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0] ),
        .I4(ram_reg_bram_0_7),
        .O(ram_reg_bram_0_2[6]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_empty_156_reg_819[7]_i_1 
       (.I0(ram_reg_bram_0_0[7]),
        .I1(\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[9] [7]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0] ),
        .I4(ram_reg_bram_0_7),
        .O(ram_reg_bram_0_2[7]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_empty_156_reg_819[8]_i_1 
       (.I0(ram_reg_bram_0_0[8]),
        .I1(\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[9] [8]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0] ),
        .I4(ram_reg_bram_0_7),
        .O(ram_reg_bram_0_2[8]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_empty_156_reg_819[9]_i_1 
       (.I0(ram_reg_bram_0_0[9]),
        .I1(\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[9] [9]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0] ),
        .I4(ram_reg_bram_0_7),
        .O(ram_reg_bram_0_2[9]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_129_fu_244[0]_i_1 
       (.I0(ram_reg_bram_0_0[0]),
        .I1(\empty_129_fu_244_reg[0] ),
        .I2(\empty_129_fu_244_reg[9] [0]),
        .O(ram_reg_bram_0_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_129_fu_244[1]_i_1 
       (.I0(ram_reg_bram_0_0[1]),
        .I1(\empty_129_fu_244_reg[0] ),
        .I2(\empty_129_fu_244_reg[9] [1]),
        .O(ram_reg_bram_0_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_129_fu_244[2]_i_1 
       (.I0(ram_reg_bram_0_0[2]),
        .I1(\empty_129_fu_244_reg[0] ),
        .I2(\empty_129_fu_244_reg[9] [2]),
        .O(ram_reg_bram_0_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_129_fu_244[3]_i_1 
       (.I0(ram_reg_bram_0_0[3]),
        .I1(\empty_129_fu_244_reg[0] ),
        .I2(\empty_129_fu_244_reg[9] [3]),
        .O(ram_reg_bram_0_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_129_fu_244[4]_i_1 
       (.I0(ram_reg_bram_0_0[4]),
        .I1(\empty_129_fu_244_reg[0] ),
        .I2(\empty_129_fu_244_reg[9] [4]),
        .O(ram_reg_bram_0_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_129_fu_244[5]_i_1 
       (.I0(ram_reg_bram_0_0[5]),
        .I1(\empty_129_fu_244_reg[0] ),
        .I2(\empty_129_fu_244_reg[9] [5]),
        .O(ram_reg_bram_0_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_129_fu_244[6]_i_1 
       (.I0(ram_reg_bram_0_0[6]),
        .I1(\empty_129_fu_244_reg[0] ),
        .I2(\empty_129_fu_244_reg[9] [6]),
        .O(ram_reg_bram_0_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_129_fu_244[7]_i_1 
       (.I0(ram_reg_bram_0_0[7]),
        .I1(\empty_129_fu_244_reg[0] ),
        .I2(\empty_129_fu_244_reg[9] [7]),
        .O(ram_reg_bram_0_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_129_fu_244[8]_i_1 
       (.I0(ram_reg_bram_0_0[8]),
        .I1(\empty_129_fu_244_reg[0] ),
        .I2(\empty_129_fu_244_reg[9] [8]),
        .O(ram_reg_bram_0_1[8]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_129_fu_244[9]_i_2 
       (.I0(ram_reg_bram_0_0[9]),
        .I1(\empty_129_fu_244_reg[0] ),
        .I2(\empty_129_fu_244_reg[9] [9]),
        .O(ram_reg_bram_0_1[9]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_155_reg_713[0]_i_1 
       (.I0(ram_reg_bram_0_0[0]),
        .I1(\empty_155_reg_713_reg[9] [0]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0] ),
        .O(ram_reg_bram_0_5[0]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_155_reg_713[1]_i_1 
       (.I0(ram_reg_bram_0_0[1]),
        .I1(\empty_155_reg_713_reg[9] [1]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0] ),
        .O(ram_reg_bram_0_5[1]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_155_reg_713[2]_i_1 
       (.I0(ram_reg_bram_0_0[2]),
        .I1(\empty_155_reg_713_reg[9] [2]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0] ),
        .O(ram_reg_bram_0_5[2]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_155_reg_713[3]_i_1 
       (.I0(ram_reg_bram_0_0[3]),
        .I1(\empty_155_reg_713_reg[9] [3]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0] ),
        .O(ram_reg_bram_0_5[3]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_155_reg_713[4]_i_1 
       (.I0(ram_reg_bram_0_0[4]),
        .I1(\empty_155_reg_713_reg[9] [4]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0] ),
        .O(ram_reg_bram_0_5[4]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_155_reg_713[5]_i_1 
       (.I0(ram_reg_bram_0_0[5]),
        .I1(\empty_155_reg_713_reg[9] [5]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0] ),
        .O(ram_reg_bram_0_5[5]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_155_reg_713[6]_i_1 
       (.I0(ram_reg_bram_0_0[6]),
        .I1(\empty_155_reg_713_reg[9] [6]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0] ),
        .O(ram_reg_bram_0_5[6]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_155_reg_713[7]_i_1 
       (.I0(ram_reg_bram_0_0[7]),
        .I1(\empty_155_reg_713_reg[9] [7]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0] ),
        .O(ram_reg_bram_0_5[7]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_155_reg_713[8]_i_1 
       (.I0(ram_reg_bram_0_0[8]),
        .I1(\empty_155_reg_713_reg[9] [8]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0] ),
        .O(ram_reg_bram_0_5[8]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_155_reg_713[9]_i_1 
       (.I0(ram_reg_bram_0_0[9]),
        .I1(\empty_155_reg_713_reg[9] [9]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0] ),
        .O(ram_reg_bram_0_5[9]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_157_reg_733[0]_i_1 
       (.I0(ram_reg_bram_0_0[0]),
        .I1(\empty_157_reg_733_reg[9] [0]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0] ),
        .O(ram_reg_bram_0_6[0]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_157_reg_733[1]_i_1 
       (.I0(ram_reg_bram_0_0[1]),
        .I1(\empty_157_reg_733_reg[9] [1]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0] ),
        .O(ram_reg_bram_0_6[1]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_157_reg_733[2]_i_1 
       (.I0(ram_reg_bram_0_0[2]),
        .I1(\empty_157_reg_733_reg[9] [2]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0] ),
        .O(ram_reg_bram_0_6[2]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_157_reg_733[3]_i_1 
       (.I0(ram_reg_bram_0_0[3]),
        .I1(\empty_157_reg_733_reg[9] [3]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0] ),
        .O(ram_reg_bram_0_6[3]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_157_reg_733[4]_i_1 
       (.I0(ram_reg_bram_0_0[4]),
        .I1(\empty_157_reg_733_reg[9] [4]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0] ),
        .O(ram_reg_bram_0_6[4]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_157_reg_733[5]_i_1 
       (.I0(ram_reg_bram_0_0[5]),
        .I1(\empty_157_reg_733_reg[9] [5]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0] ),
        .O(ram_reg_bram_0_6[5]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_157_reg_733[6]_i_1 
       (.I0(ram_reg_bram_0_0[6]),
        .I1(\empty_157_reg_733_reg[9] [6]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0] ),
        .O(ram_reg_bram_0_6[6]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_157_reg_733[7]_i_1 
       (.I0(ram_reg_bram_0_0[7]),
        .I1(\empty_157_reg_733_reg[9] [7]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0] ),
        .O(ram_reg_bram_0_6[7]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_157_reg_733[8]_i_1 
       (.I0(ram_reg_bram_0_0[8]),
        .I1(\empty_157_reg_733_reg[9] [8]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0] ),
        .O(ram_reg_bram_0_6[8]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_157_reg_733[9]_i_1 
       (.I0(ram_reg_bram_0_0[9]),
        .I1(\empty_157_reg_733_reg[9] [9]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0] ),
        .O(ram_reg_bram_0_6[9]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \g_2_reg_723[0]_i_1 
       (.I0(ram_reg_bram_0_0[0]),
        .I1(\g_2_reg_723_reg[9] [0]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0] ),
        .O(ram_reg_bram_0_4[0]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \g_2_reg_723[1]_i_1 
       (.I0(ram_reg_bram_0_0[1]),
        .I1(\g_2_reg_723_reg[9] [1]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0] ),
        .O(ram_reg_bram_0_4[1]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \g_2_reg_723[2]_i_1 
       (.I0(ram_reg_bram_0_0[2]),
        .I1(\g_2_reg_723_reg[9] [2]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0] ),
        .O(ram_reg_bram_0_4[2]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \g_2_reg_723[3]_i_1 
       (.I0(ram_reg_bram_0_0[3]),
        .I1(\g_2_reg_723_reg[9] [3]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0] ),
        .O(ram_reg_bram_0_4[3]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \g_2_reg_723[4]_i_1 
       (.I0(ram_reg_bram_0_0[4]),
        .I1(\g_2_reg_723_reg[9] [4]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0] ),
        .O(ram_reg_bram_0_4[4]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \g_2_reg_723[5]_i_1 
       (.I0(ram_reg_bram_0_0[5]),
        .I1(\g_2_reg_723_reg[9] [5]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0] ),
        .O(ram_reg_bram_0_4[5]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \g_2_reg_723[6]_i_1 
       (.I0(ram_reg_bram_0_0[6]),
        .I1(\g_2_reg_723_reg[9] [6]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0] ),
        .O(ram_reg_bram_0_4[6]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \g_2_reg_723[7]_i_1 
       (.I0(ram_reg_bram_0_0[7]),
        .I1(\g_2_reg_723_reg[9] [7]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0] ),
        .O(ram_reg_bram_0_4[7]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \g_2_reg_723[8]_i_1 
       (.I0(ram_reg_bram_0_0[8]),
        .I1(\g_2_reg_723_reg[9] [8]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0] ),
        .O(ram_reg_bram_0_4[8]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \g_2_reg_723[9]_i_2 
       (.I0(ram_reg_bram_0_0[9]),
        .I1(\g_2_reg_723_reg[9] [9]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0] ),
        .O(ram_reg_bram_0_4[9]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d10" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d10" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "19210" *) 
  (* RTL_RAM_NAME = "inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/linebuf_yuv_1_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1920" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({D,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:10],ram_reg_bram_0_0}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(linebuf_yuv_1_we0_local),
        .ENBWREN(linebuf_yuv_1_ce1_local),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hAFACA3A0)) 
    ram_reg_bram_0_i_10
       (.I0(ram_reg_bram_0_0[0]),
        .I1(ram_reg_bram_0_9),
        .I2(cmp170_reg_686),
        .I3(ram_reg_bram_0_10[0]),
        .I4(imgBayer_dout[0]),
        .O(ram_reg_bram_0_3[0]));
  LUT6 #(
    .INIT(64'h2000200000002000)) 
    ram_reg_bram_0_i_1__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ram_reg_bram_0_7),
        .I2(icmp_ln328_reg_3813),
        .I3(ram_reg_bram_0_8),
        .I4(ram_reg_bram_0_9),
        .I5(imgBayer_empty_n),
        .O(linebuf_yuv_1_we0_local));
  LUT5 #(
    .INIT(32'hAFACA3A0)) 
    ram_reg_bram_0_i_1__1
       (.I0(ram_reg_bram_0_0[9]),
        .I1(ram_reg_bram_0_9),
        .I2(cmp170_reg_686),
        .I3(ram_reg_bram_0_10[9]),
        .I4(imgBayer_dout[9]),
        .O(ram_reg_bram_0_3[9]));
  LUT5 #(
    .INIT(32'hAFACA3A0)) 
    ram_reg_bram_0_i_2__0
       (.I0(ram_reg_bram_0_0[8]),
        .I1(ram_reg_bram_0_9),
        .I2(cmp170_reg_686),
        .I3(ram_reg_bram_0_10[8]),
        .I4(imgBayer_dout[8]),
        .O(ram_reg_bram_0_3[8]));
  LUT5 #(
    .INIT(32'hAFACA3A0)) 
    ram_reg_bram_0_i_3
       (.I0(ram_reg_bram_0_0[7]),
        .I1(ram_reg_bram_0_9),
        .I2(cmp170_reg_686),
        .I3(ram_reg_bram_0_10[7]),
        .I4(imgBayer_dout[7]),
        .O(ram_reg_bram_0_3[7]));
  LUT5 #(
    .INIT(32'hAFACA3A0)) 
    ram_reg_bram_0_i_4
       (.I0(ram_reg_bram_0_0[6]),
        .I1(ram_reg_bram_0_9),
        .I2(cmp170_reg_686),
        .I3(ram_reg_bram_0_10[6]),
        .I4(imgBayer_dout[6]),
        .O(ram_reg_bram_0_3[6]));
  LUT5 #(
    .INIT(32'hAFACA3A0)) 
    ram_reg_bram_0_i_5__0
       (.I0(ram_reg_bram_0_0[5]),
        .I1(ram_reg_bram_0_9),
        .I2(cmp170_reg_686),
        .I3(ram_reg_bram_0_10[5]),
        .I4(imgBayer_dout[5]),
        .O(ram_reg_bram_0_3[5]));
  LUT5 #(
    .INIT(32'hAFACA3A0)) 
    ram_reg_bram_0_i_6
       (.I0(ram_reg_bram_0_0[4]),
        .I1(ram_reg_bram_0_9),
        .I2(cmp170_reg_686),
        .I3(ram_reg_bram_0_10[4]),
        .I4(imgBayer_dout[4]),
        .O(ram_reg_bram_0_3[4]));
  LUT5 #(
    .INIT(32'hAFACA3A0)) 
    ram_reg_bram_0_i_7
       (.I0(ram_reg_bram_0_0[3]),
        .I1(ram_reg_bram_0_9),
        .I2(cmp170_reg_686),
        .I3(ram_reg_bram_0_10[3]),
        .I4(imgBayer_dout[3]),
        .O(ram_reg_bram_0_3[3]));
  LUT5 #(
    .INIT(32'hAFACA3A0)) 
    ram_reg_bram_0_i_8
       (.I0(ram_reg_bram_0_0[2]),
        .I1(ram_reg_bram_0_9),
        .I2(cmp170_reg_686),
        .I3(ram_reg_bram_0_10[2]),
        .I4(imgBayer_dout[2]),
        .O(ram_reg_bram_0_3[2]));
  LUT5 #(
    .INIT(32'hAFACA3A0)) 
    ram_reg_bram_0_i_9
       (.I0(ram_reg_bram_0_0[1]),
        .I1(ram_reg_bram_0_9),
        .I2(cmp170_reg_686),
        .I3(ram_reg_bram_0_10[1]),
        .I4(imgBayer_dout[1]),
        .O(ram_reg_bram_0_3[1]));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W" *) 
module design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_14
   (DOUTBDOUT,
    D,
    ram_reg_bram_0_0,
    DINADIN,
    ram_reg_bram_0_1,
    ap_clk,
    linebuf_yuv_1_we0_local,
    linebuf_yuv_1_ce1_local,
    Q,
    ADDRBWRADDR,
    ram_reg_bram_0_2,
    WEA,
    \empty_128_fu_240_reg[0] ,
    \empty_128_fu_240_reg[9] ,
    \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[9] ,
    icmp_ln328_reg_3813,
    \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0] ,
    \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0]_0 ,
    ram_reg_bram_0_3,
    cmp170_reg_686,
    ram_reg_bram_0_4,
    imgBayer_dout,
    \empty_159_reg_752_reg[9] );
  output [9:0]DOUTBDOUT;
  output [9:0]D;
  output [9:0]ram_reg_bram_0_0;
  output [9:0]DINADIN;
  output [9:0]ram_reg_bram_0_1;
  input ap_clk;
  input linebuf_yuv_1_we0_local;
  input linebuf_yuv_1_ce1_local;
  input [10:0]Q;
  input [10:0]ADDRBWRADDR;
  input [9:0]ram_reg_bram_0_2;
  input [0:0]WEA;
  input \empty_128_fu_240_reg[0] ;
  input [9:0]\empty_128_fu_240_reg[9] ;
  input [9:0]\ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[9] ;
  input icmp_ln328_reg_3813;
  input \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0] ;
  input \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0]_0 ;
  input ram_reg_bram_0_3;
  input cmp170_reg_686;
  input [9:0]ram_reg_bram_0_4;
  input [9:0]imgBayer_dout;
  input [9:0]\empty_159_reg_752_reg[9] ;

  wire [10:0]ADDRBWRADDR;
  wire [9:0]D;
  wire [9:0]DINADIN;
  wire [9:0]DOUTBDOUT;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0] ;
  wire \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0]_0 ;
  wire [9:0]\ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[9] ;
  wire cmp170_reg_686;
  wire \empty_128_fu_240_reg[0] ;
  wire [9:0]\empty_128_fu_240_reg[9] ;
  wire [9:0]\empty_159_reg_752_reg[9] ;
  wire icmp_ln328_reg_3813;
  wire [9:0]imgBayer_dout;
  wire linebuf_yuv_1_ce1_local;
  wire linebuf_yuv_1_we0_local;
  wire [9:0]ram_reg_bram_0_0;
  wire [9:0]ram_reg_bram_0_1;
  wire [9:0]ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire [9:0]ram_reg_bram_0_4;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:10]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;

  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_empty_160_reg_828[0]_i_1 
       (.I0(DOUTBDOUT[0]),
        .I1(\ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[9] [0]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0] ),
        .I4(\ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0]_0 ),
        .O(ram_reg_bram_0_0[0]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_empty_160_reg_828[1]_i_1 
       (.I0(DOUTBDOUT[1]),
        .I1(\ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[9] [1]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0] ),
        .I4(\ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0]_0 ),
        .O(ram_reg_bram_0_0[1]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_empty_160_reg_828[2]_i_1 
       (.I0(DOUTBDOUT[2]),
        .I1(\ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[9] [2]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0] ),
        .I4(\ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0]_0 ),
        .O(ram_reg_bram_0_0[2]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_empty_160_reg_828[3]_i_1 
       (.I0(DOUTBDOUT[3]),
        .I1(\ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[9] [3]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0] ),
        .I4(\ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0]_0 ),
        .O(ram_reg_bram_0_0[3]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_empty_160_reg_828[4]_i_1 
       (.I0(DOUTBDOUT[4]),
        .I1(\ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[9] [4]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0] ),
        .I4(\ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0]_0 ),
        .O(ram_reg_bram_0_0[4]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_empty_160_reg_828[5]_i_1 
       (.I0(DOUTBDOUT[5]),
        .I1(\ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[9] [5]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0] ),
        .I4(\ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0]_0 ),
        .O(ram_reg_bram_0_0[5]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_empty_160_reg_828[6]_i_1 
       (.I0(DOUTBDOUT[6]),
        .I1(\ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[9] [6]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0] ),
        .I4(\ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0]_0 ),
        .O(ram_reg_bram_0_0[6]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_empty_160_reg_828[7]_i_1 
       (.I0(DOUTBDOUT[7]),
        .I1(\ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[9] [7]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0] ),
        .I4(\ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0]_0 ),
        .O(ram_reg_bram_0_0[7]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_empty_160_reg_828[8]_i_1 
       (.I0(DOUTBDOUT[8]),
        .I1(\ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[9] [8]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0] ),
        .I4(\ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0]_0 ),
        .O(ram_reg_bram_0_0[8]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_empty_160_reg_828[9]_i_1 
       (.I0(DOUTBDOUT[9]),
        .I1(\ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[9] [9]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0] ),
        .I4(\ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0]_0 ),
        .O(ram_reg_bram_0_0[9]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_128_fu_240[0]_i_1 
       (.I0(DOUTBDOUT[0]),
        .I1(\empty_128_fu_240_reg[0] ),
        .I2(\empty_128_fu_240_reg[9] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_128_fu_240[1]_i_1 
       (.I0(DOUTBDOUT[1]),
        .I1(\empty_128_fu_240_reg[0] ),
        .I2(\empty_128_fu_240_reg[9] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_128_fu_240[2]_i_1 
       (.I0(DOUTBDOUT[2]),
        .I1(\empty_128_fu_240_reg[0] ),
        .I2(\empty_128_fu_240_reg[9] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_128_fu_240[3]_i_1 
       (.I0(DOUTBDOUT[3]),
        .I1(\empty_128_fu_240_reg[0] ),
        .I2(\empty_128_fu_240_reg[9] [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_128_fu_240[4]_i_1 
       (.I0(DOUTBDOUT[4]),
        .I1(\empty_128_fu_240_reg[0] ),
        .I2(\empty_128_fu_240_reg[9] [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_128_fu_240[5]_i_1 
       (.I0(DOUTBDOUT[5]),
        .I1(\empty_128_fu_240_reg[0] ),
        .I2(\empty_128_fu_240_reg[9] [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_128_fu_240[6]_i_1 
       (.I0(DOUTBDOUT[6]),
        .I1(\empty_128_fu_240_reg[0] ),
        .I2(\empty_128_fu_240_reg[9] [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_128_fu_240[7]_i_1 
       (.I0(DOUTBDOUT[7]),
        .I1(\empty_128_fu_240_reg[0] ),
        .I2(\empty_128_fu_240_reg[9] [7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_128_fu_240[8]_i_1 
       (.I0(DOUTBDOUT[8]),
        .I1(\empty_128_fu_240_reg[0] ),
        .I2(\empty_128_fu_240_reg[9] [8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_128_fu_240[9]_i_1 
       (.I0(DOUTBDOUT[9]),
        .I1(\empty_128_fu_240_reg[0] ),
        .I2(\empty_128_fu_240_reg[9] [9]),
        .O(D[9]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_159_reg_752[0]_i_1 
       (.I0(DOUTBDOUT[0]),
        .I1(\empty_159_reg_752_reg[9] [0]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0] ),
        .O(ram_reg_bram_0_1[0]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_159_reg_752[1]_i_1 
       (.I0(DOUTBDOUT[1]),
        .I1(\empty_159_reg_752_reg[9] [1]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0] ),
        .O(ram_reg_bram_0_1[1]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_159_reg_752[2]_i_1 
       (.I0(DOUTBDOUT[2]),
        .I1(\empty_159_reg_752_reg[9] [2]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0] ),
        .O(ram_reg_bram_0_1[2]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_159_reg_752[3]_i_1 
       (.I0(DOUTBDOUT[3]),
        .I1(\empty_159_reg_752_reg[9] [3]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0] ),
        .O(ram_reg_bram_0_1[3]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_159_reg_752[4]_i_1 
       (.I0(DOUTBDOUT[4]),
        .I1(\empty_159_reg_752_reg[9] [4]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0] ),
        .O(ram_reg_bram_0_1[4]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_159_reg_752[5]_i_1 
       (.I0(DOUTBDOUT[5]),
        .I1(\empty_159_reg_752_reg[9] [5]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0] ),
        .O(ram_reg_bram_0_1[5]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_159_reg_752[6]_i_1 
       (.I0(DOUTBDOUT[6]),
        .I1(\empty_159_reg_752_reg[9] [6]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0] ),
        .O(ram_reg_bram_0_1[6]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_159_reg_752[7]_i_1 
       (.I0(DOUTBDOUT[7]),
        .I1(\empty_159_reg_752_reg[9] [7]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0] ),
        .O(ram_reg_bram_0_1[7]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_159_reg_752[8]_i_1 
       (.I0(DOUTBDOUT[8]),
        .I1(\empty_159_reg_752_reg[9] [8]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0] ),
        .O(ram_reg_bram_0_1[8]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_159_reg_752[9]_i_1 
       (.I0(DOUTBDOUT[9]),
        .I1(\empty_159_reg_752_reg[9] [9]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0] ),
        .O(ram_reg_bram_0_1[9]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d10" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d10" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "19210" *) 
  (* RTL_RAM_NAME = "inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/linebuf_yuv_2_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1920" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_0_2}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:10],DOUTBDOUT}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(linebuf_yuv_1_we0_local),
        .ENBWREN(linebuf_yuv_1_ce1_local),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hAFACA3A0)) 
    ram_reg_bram_0_i_10__0
       (.I0(DOUTBDOUT[5]),
        .I1(ram_reg_bram_0_3),
        .I2(cmp170_reg_686),
        .I3(ram_reg_bram_0_4[5]),
        .I4(imgBayer_dout[5]),
        .O(DINADIN[5]));
  LUT5 #(
    .INIT(32'hAFACA3A0)) 
    ram_reg_bram_0_i_11
       (.I0(DOUTBDOUT[4]),
        .I1(ram_reg_bram_0_3),
        .I2(cmp170_reg_686),
        .I3(ram_reg_bram_0_4[4]),
        .I4(imgBayer_dout[4]),
        .O(DINADIN[4]));
  LUT5 #(
    .INIT(32'hAFACA3A0)) 
    ram_reg_bram_0_i_12
       (.I0(DOUTBDOUT[3]),
        .I1(ram_reg_bram_0_3),
        .I2(cmp170_reg_686),
        .I3(ram_reg_bram_0_4[3]),
        .I4(imgBayer_dout[3]),
        .O(DINADIN[3]));
  LUT5 #(
    .INIT(32'hAFACA3A0)) 
    ram_reg_bram_0_i_13
       (.I0(DOUTBDOUT[2]),
        .I1(ram_reg_bram_0_3),
        .I2(cmp170_reg_686),
        .I3(ram_reg_bram_0_4[2]),
        .I4(imgBayer_dout[2]),
        .O(DINADIN[2]));
  LUT5 #(
    .INIT(32'hAFACA3A0)) 
    ram_reg_bram_0_i_14
       (.I0(DOUTBDOUT[1]),
        .I1(ram_reg_bram_0_3),
        .I2(cmp170_reg_686),
        .I3(ram_reg_bram_0_4[1]),
        .I4(imgBayer_dout[1]),
        .O(DINADIN[1]));
  LUT5 #(
    .INIT(32'hAFACA3A0)) 
    ram_reg_bram_0_i_15
       (.I0(DOUTBDOUT[0]),
        .I1(ram_reg_bram_0_3),
        .I2(cmp170_reg_686),
        .I3(ram_reg_bram_0_4[0]),
        .I4(imgBayer_dout[0]),
        .O(DINADIN[0]));
  LUT5 #(
    .INIT(32'hAFACA3A0)) 
    ram_reg_bram_0_i_6__0
       (.I0(DOUTBDOUT[9]),
        .I1(ram_reg_bram_0_3),
        .I2(cmp170_reg_686),
        .I3(ram_reg_bram_0_4[9]),
        .I4(imgBayer_dout[9]),
        .O(DINADIN[9]));
  LUT5 #(
    .INIT(32'hAFACA3A0)) 
    ram_reg_bram_0_i_7__0
       (.I0(DOUTBDOUT[8]),
        .I1(ram_reg_bram_0_3),
        .I2(cmp170_reg_686),
        .I3(ram_reg_bram_0_4[8]),
        .I4(imgBayer_dout[8]),
        .O(DINADIN[8]));
  LUT5 #(
    .INIT(32'hAFACA3A0)) 
    ram_reg_bram_0_i_8__0
       (.I0(DOUTBDOUT[7]),
        .I1(ram_reg_bram_0_3),
        .I2(cmp170_reg_686),
        .I3(ram_reg_bram_0_4[7]),
        .I4(imgBayer_dout[7]),
        .O(DINADIN[7]));
  LUT5 #(
    .INIT(32'hAFACA3A0)) 
    ram_reg_bram_0_i_9__0
       (.I0(DOUTBDOUT[6]),
        .I1(ram_reg_bram_0_3),
        .I2(cmp170_reg_686),
        .I3(ram_reg_bram_0_4[6]),
        .I4(imgBayer_dout[6]),
        .O(DINADIN[6]));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W" *) 
module design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_15
   (ram_reg_bram_0_0,
    D,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ap_clk,
    linebuf_yuv_1_we0_local,
    linebuf_yuv_1_ce1_local,
    Q,
    ADDRBWRADDR,
    DINADIN,
    WEA,
    \empty_127_fu_236_reg[0] ,
    \empty_127_fu_236_reg[9] ,
    \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[9] ,
    icmp_ln328_reg_3813,
    \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0] ,
    \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]_0 ,
    \empty_163_reg_781_reg[9] ,
    \empty_165_reg_791_reg[9] ,
    \empty_162_reg_771_reg[9] );
  output [9:0]ram_reg_bram_0_0;
  output [9:0]D;
  output [9:0]ram_reg_bram_0_1;
  output [9:0]ram_reg_bram_0_2;
  output [9:0]ram_reg_bram_0_3;
  output [9:0]ram_reg_bram_0_4;
  input ap_clk;
  input linebuf_yuv_1_we0_local;
  input linebuf_yuv_1_ce1_local;
  input [10:0]Q;
  input [10:0]ADDRBWRADDR;
  input [9:0]DINADIN;
  input [0:0]WEA;
  input \empty_127_fu_236_reg[0] ;
  input [9:0]\empty_127_fu_236_reg[9] ;
  input [9:0]\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[9] ;
  input icmp_ln328_reg_3813;
  input \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0] ;
  input \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]_0 ;
  input [9:0]\empty_163_reg_781_reg[9] ;
  input [9:0]\empty_165_reg_791_reg[9] ;
  input [9:0]\empty_162_reg_771_reg[9] ;

  wire [10:0]ADDRBWRADDR;
  wire [9:0]D;
  wire [9:0]DINADIN;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0] ;
  wire \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]_0 ;
  wire [9:0]\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[9] ;
  wire \empty_127_fu_236_reg[0] ;
  wire [9:0]\empty_127_fu_236_reg[9] ;
  wire [9:0]\empty_162_reg_771_reg[9] ;
  wire [9:0]\empty_163_reg_781_reg[9] ;
  wire [9:0]\empty_165_reg_791_reg[9] ;
  wire icmp_ln328_reg_3813;
  wire linebuf_yuv_1_ce1_local;
  wire linebuf_yuv_1_we0_local;
  wire [9:0]ram_reg_bram_0_0;
  wire [9:0]ram_reg_bram_0_1;
  wire [9:0]ram_reg_bram_0_2;
  wire [9:0]ram_reg_bram_0_3;
  wire [9:0]ram_reg_bram_0_4;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:10]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;

  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_empty_164_reg_837[0]_i_1 
       (.I0(ram_reg_bram_0_0[0]),
        .I1(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[9] [0]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0] ),
        .I4(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]_0 ),
        .O(ram_reg_bram_0_1[0]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_empty_164_reg_837[1]_i_1 
       (.I0(ram_reg_bram_0_0[1]),
        .I1(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[9] [1]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0] ),
        .I4(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]_0 ),
        .O(ram_reg_bram_0_1[1]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_empty_164_reg_837[2]_i_1 
       (.I0(ram_reg_bram_0_0[2]),
        .I1(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[9] [2]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0] ),
        .I4(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]_0 ),
        .O(ram_reg_bram_0_1[2]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_empty_164_reg_837[3]_i_1 
       (.I0(ram_reg_bram_0_0[3]),
        .I1(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[9] [3]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0] ),
        .I4(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]_0 ),
        .O(ram_reg_bram_0_1[3]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_empty_164_reg_837[4]_i_1 
       (.I0(ram_reg_bram_0_0[4]),
        .I1(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[9] [4]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0] ),
        .I4(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]_0 ),
        .O(ram_reg_bram_0_1[4]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_empty_164_reg_837[5]_i_1 
       (.I0(ram_reg_bram_0_0[5]),
        .I1(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[9] [5]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0] ),
        .I4(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]_0 ),
        .O(ram_reg_bram_0_1[5]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_empty_164_reg_837[6]_i_1 
       (.I0(ram_reg_bram_0_0[6]),
        .I1(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[9] [6]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0] ),
        .I4(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]_0 ),
        .O(ram_reg_bram_0_1[6]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_empty_164_reg_837[7]_i_1 
       (.I0(ram_reg_bram_0_0[7]),
        .I1(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[9] [7]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0] ),
        .I4(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]_0 ),
        .O(ram_reg_bram_0_1[7]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_empty_164_reg_837[8]_i_1 
       (.I0(ram_reg_bram_0_0[8]),
        .I1(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[9] [8]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0] ),
        .I4(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]_0 ),
        .O(ram_reg_bram_0_1[8]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_empty_164_reg_837[9]_i_1 
       (.I0(ram_reg_bram_0_0[9]),
        .I1(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[9] [9]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0] ),
        .I4(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]_0 ),
        .O(ram_reg_bram_0_1[9]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_127_fu_236[0]_i_1 
       (.I0(ram_reg_bram_0_0[0]),
        .I1(\empty_127_fu_236_reg[0] ),
        .I2(\empty_127_fu_236_reg[9] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_127_fu_236[1]_i_1 
       (.I0(ram_reg_bram_0_0[1]),
        .I1(\empty_127_fu_236_reg[0] ),
        .I2(\empty_127_fu_236_reg[9] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_127_fu_236[2]_i_1 
       (.I0(ram_reg_bram_0_0[2]),
        .I1(\empty_127_fu_236_reg[0] ),
        .I2(\empty_127_fu_236_reg[9] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_127_fu_236[3]_i_1 
       (.I0(ram_reg_bram_0_0[3]),
        .I1(\empty_127_fu_236_reg[0] ),
        .I2(\empty_127_fu_236_reg[9] [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_127_fu_236[4]_i_1 
       (.I0(ram_reg_bram_0_0[4]),
        .I1(\empty_127_fu_236_reg[0] ),
        .I2(\empty_127_fu_236_reg[9] [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_127_fu_236[5]_i_1 
       (.I0(ram_reg_bram_0_0[5]),
        .I1(\empty_127_fu_236_reg[0] ),
        .I2(\empty_127_fu_236_reg[9] [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_127_fu_236[6]_i_1 
       (.I0(ram_reg_bram_0_0[6]),
        .I1(\empty_127_fu_236_reg[0] ),
        .I2(\empty_127_fu_236_reg[9] [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_127_fu_236[7]_i_1 
       (.I0(ram_reg_bram_0_0[7]),
        .I1(\empty_127_fu_236_reg[0] ),
        .I2(\empty_127_fu_236_reg[9] [7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_127_fu_236[8]_i_1 
       (.I0(ram_reg_bram_0_0[8]),
        .I1(\empty_127_fu_236_reg[0] ),
        .I2(\empty_127_fu_236_reg[9] [8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_127_fu_236[9]_i_1 
       (.I0(ram_reg_bram_0_0[9]),
        .I1(\empty_127_fu_236_reg[0] ),
        .I2(\empty_127_fu_236_reg[9] [9]),
        .O(D[9]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_162_reg_771[0]_i_1 
       (.I0(ram_reg_bram_0_0[0]),
        .I1(\empty_162_reg_771_reg[9] [0]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0] ),
        .O(ram_reg_bram_0_4[0]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_162_reg_771[1]_i_1 
       (.I0(ram_reg_bram_0_0[1]),
        .I1(\empty_162_reg_771_reg[9] [1]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0] ),
        .O(ram_reg_bram_0_4[1]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_162_reg_771[2]_i_1 
       (.I0(ram_reg_bram_0_0[2]),
        .I1(\empty_162_reg_771_reg[9] [2]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0] ),
        .O(ram_reg_bram_0_4[2]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_162_reg_771[3]_i_1 
       (.I0(ram_reg_bram_0_0[3]),
        .I1(\empty_162_reg_771_reg[9] [3]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0] ),
        .O(ram_reg_bram_0_4[3]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_162_reg_771[4]_i_1 
       (.I0(ram_reg_bram_0_0[4]),
        .I1(\empty_162_reg_771_reg[9] [4]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0] ),
        .O(ram_reg_bram_0_4[4]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_162_reg_771[5]_i_1 
       (.I0(ram_reg_bram_0_0[5]),
        .I1(\empty_162_reg_771_reg[9] [5]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0] ),
        .O(ram_reg_bram_0_4[5]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_162_reg_771[6]_i_1 
       (.I0(ram_reg_bram_0_0[6]),
        .I1(\empty_162_reg_771_reg[9] [6]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0] ),
        .O(ram_reg_bram_0_4[6]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_162_reg_771[7]_i_1 
       (.I0(ram_reg_bram_0_0[7]),
        .I1(\empty_162_reg_771_reg[9] [7]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0] ),
        .O(ram_reg_bram_0_4[7]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_162_reg_771[8]_i_1 
       (.I0(ram_reg_bram_0_0[8]),
        .I1(\empty_162_reg_771_reg[9] [8]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0] ),
        .O(ram_reg_bram_0_4[8]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_162_reg_771[9]_i_1 
       (.I0(ram_reg_bram_0_0[9]),
        .I1(\empty_162_reg_771_reg[9] [9]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0] ),
        .O(ram_reg_bram_0_4[9]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_163_reg_781[0]_i_1 
       (.I0(ram_reg_bram_0_0[0]),
        .I1(\empty_163_reg_781_reg[9] [0]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0] ),
        .O(ram_reg_bram_0_2[0]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_163_reg_781[1]_i_1 
       (.I0(ram_reg_bram_0_0[1]),
        .I1(\empty_163_reg_781_reg[9] [1]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0] ),
        .O(ram_reg_bram_0_2[1]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_163_reg_781[2]_i_1 
       (.I0(ram_reg_bram_0_0[2]),
        .I1(\empty_163_reg_781_reg[9] [2]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0] ),
        .O(ram_reg_bram_0_2[2]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_163_reg_781[3]_i_1 
       (.I0(ram_reg_bram_0_0[3]),
        .I1(\empty_163_reg_781_reg[9] [3]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0] ),
        .O(ram_reg_bram_0_2[3]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_163_reg_781[4]_i_1 
       (.I0(ram_reg_bram_0_0[4]),
        .I1(\empty_163_reg_781_reg[9] [4]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0] ),
        .O(ram_reg_bram_0_2[4]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_163_reg_781[5]_i_1 
       (.I0(ram_reg_bram_0_0[5]),
        .I1(\empty_163_reg_781_reg[9] [5]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0] ),
        .O(ram_reg_bram_0_2[5]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_163_reg_781[6]_i_1 
       (.I0(ram_reg_bram_0_0[6]),
        .I1(\empty_163_reg_781_reg[9] [6]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0] ),
        .O(ram_reg_bram_0_2[6]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_163_reg_781[7]_i_1 
       (.I0(ram_reg_bram_0_0[7]),
        .I1(\empty_163_reg_781_reg[9] [7]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0] ),
        .O(ram_reg_bram_0_2[7]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_163_reg_781[8]_i_1 
       (.I0(ram_reg_bram_0_0[8]),
        .I1(\empty_163_reg_781_reg[9] [8]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0] ),
        .O(ram_reg_bram_0_2[8]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_163_reg_781[9]_i_1 
       (.I0(ram_reg_bram_0_0[9]),
        .I1(\empty_163_reg_781_reg[9] [9]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0] ),
        .O(ram_reg_bram_0_2[9]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_165_reg_791[0]_i_1 
       (.I0(ram_reg_bram_0_0[0]),
        .I1(\empty_165_reg_791_reg[9] [0]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0] ),
        .O(ram_reg_bram_0_3[0]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_165_reg_791[1]_i_1 
       (.I0(ram_reg_bram_0_0[1]),
        .I1(\empty_165_reg_791_reg[9] [1]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0] ),
        .O(ram_reg_bram_0_3[1]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_165_reg_791[2]_i_1 
       (.I0(ram_reg_bram_0_0[2]),
        .I1(\empty_165_reg_791_reg[9] [2]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0] ),
        .O(ram_reg_bram_0_3[2]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_165_reg_791[3]_i_1 
       (.I0(ram_reg_bram_0_0[3]),
        .I1(\empty_165_reg_791_reg[9] [3]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0] ),
        .O(ram_reg_bram_0_3[3]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_165_reg_791[4]_i_1 
       (.I0(ram_reg_bram_0_0[4]),
        .I1(\empty_165_reg_791_reg[9] [4]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0] ),
        .O(ram_reg_bram_0_3[4]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_165_reg_791[5]_i_1 
       (.I0(ram_reg_bram_0_0[5]),
        .I1(\empty_165_reg_791_reg[9] [5]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0] ),
        .O(ram_reg_bram_0_3[5]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_165_reg_791[6]_i_1 
       (.I0(ram_reg_bram_0_0[6]),
        .I1(\empty_165_reg_791_reg[9] [6]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0] ),
        .O(ram_reg_bram_0_3[6]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_165_reg_791[7]_i_1 
       (.I0(ram_reg_bram_0_0[7]),
        .I1(\empty_165_reg_791_reg[9] [7]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0] ),
        .O(ram_reg_bram_0_3[7]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_165_reg_791[8]_i_1 
       (.I0(ram_reg_bram_0_0[8]),
        .I1(\empty_165_reg_791_reg[9] [8]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0] ),
        .O(ram_reg_bram_0_3[8]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_165_reg_791[9]_i_1 
       (.I0(ram_reg_bram_0_0[9]),
        .I1(\empty_165_reg_791_reg[9] [9]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0] ),
        .O(ram_reg_bram_0_3[9]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d10" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d10" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "19210" *) 
  (* RTL_RAM_NAME = "inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/linebuf_yuv_3_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1920" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:10],ram_reg_bram_0_0}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(linebuf_yuv_1_we0_local),
        .ENBWREN(linebuf_yuv_1_ce1_local),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W" *) 
module design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_16
   (ram_reg_bram_0_0,
    linebuf_yuv_1_ce1_local,
    WEA,
    ap_enable_reg_pp0_iter10_reg,
    D,
    \cmp84_reg_666_reg[0] ,
    ram_reg_bram_0_1,
    DINADIN,
    ram_reg_bram_0_2,
    ap_clk,
    Q,
    ADDRBWRADDR,
    imgBayer_dout,
    ram_reg_bram_0_3,
    imgBayer_empty_n,
    ap_enable_reg_pp0_iter1,
    ram_reg_bram_0_4,
    icmp_ln328_reg_3813,
    CEP,
    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
    ap_enable_reg_pp0_iter10,
    tmp_53_reg_3872_pp0_iter9_reg,
    imgG_full_n,
    \empty_130_fu_248_reg[0] ,
    \empty_130_fu_248_reg[9] ,
    \empty_131_fu_252_reg[9] ,
    \ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[9] ,
    \ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[0] ,
    cmp170_reg_686,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    addr,
    \empty_152_reg_694_reg[9] );
  output [9:0]ram_reg_bram_0_0;
  output linebuf_yuv_1_ce1_local;
  output [0:0]WEA;
  output ap_enable_reg_pp0_iter10_reg;
  output [9:0]D;
  output [9:0]\cmp84_reg_666_reg[0] ;
  output [9:0]ram_reg_bram_0_1;
  output [9:0]DINADIN;
  output [9:0]ram_reg_bram_0_2;
  input ap_clk;
  input [10:0]Q;
  input [10:0]ADDRBWRADDR;
  input [9:0]imgBayer_dout;
  input ram_reg_bram_0_3;
  input imgBayer_empty_n;
  input ap_enable_reg_pp0_iter1;
  input ram_reg_bram_0_4;
  input icmp_ln328_reg_3813;
  input CEP;
  input grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg;
  input ap_enable_reg_pp0_iter10;
  input tmp_53_reg_3872_pp0_iter9_reg;
  input imgG_full_n;
  input \empty_130_fu_248_reg[0] ;
  input [9:0]\empty_130_fu_248_reg[9] ;
  input [9:0]\empty_131_fu_252_reg[9] ;
  input [9:0]\ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[9] ;
  input \ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[0] ;
  input cmp170_reg_686;
  input [9:0]ram_reg_bram_0_5;
  input [9:0]ram_reg_bram_0_6;
  input [0:0]addr;
  input [9:0]\empty_152_reg_694_reg[9] ;

  wire [10:0]ADDRBWRADDR;
  wire CEP;
  wire [9:0]D;
  wire [9:0]DINADIN;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire [0:0]addr;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter10_reg;
  wire \ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[0] ;
  wire [9:0]\ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[9] ;
  wire cmp170_reg_686;
  wire [9:0]\cmp84_reg_666_reg[0] ;
  wire \empty_130_fu_248_reg[0] ;
  wire [9:0]\empty_130_fu_248_reg[9] ;
  wire [9:0]\empty_131_fu_252_reg[9] ;
  wire [9:0]\empty_152_reg_694_reg[9] ;
  wire grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg;
  wire grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_imgBayer_read;
  wire icmp_ln328_reg_3813;
  wire [9:0]imgBayer_dout;
  wire imgBayer_empty_n;
  wire imgG_full_n;
  wire linebuf_yuv_1_ce1_local;
  wire [9:0]ram_reg_bram_0_0;
  wire [9:0]ram_reg_bram_0_1;
  wire [9:0]ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire [9:0]ram_reg_bram_0_5;
  wire [9:0]ram_reg_bram_0_6;
  wire tmp_53_reg_3872_pp0_iter9_reg;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:10]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;

  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_empty_153_reg_810[0]_i_1 
       (.I0(ram_reg_bram_0_0[0]),
        .I1(\ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[9] [0]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[0] ),
        .I4(ram_reg_bram_0_4),
        .O(ram_reg_bram_0_1[0]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_empty_153_reg_810[1]_i_1 
       (.I0(ram_reg_bram_0_0[1]),
        .I1(\ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[9] [1]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[0] ),
        .I4(ram_reg_bram_0_4),
        .O(ram_reg_bram_0_1[1]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_empty_153_reg_810[2]_i_1 
       (.I0(ram_reg_bram_0_0[2]),
        .I1(\ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[9] [2]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[0] ),
        .I4(ram_reg_bram_0_4),
        .O(ram_reg_bram_0_1[2]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_empty_153_reg_810[3]_i_1 
       (.I0(ram_reg_bram_0_0[3]),
        .I1(\ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[9] [3]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[0] ),
        .I4(ram_reg_bram_0_4),
        .O(ram_reg_bram_0_1[3]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_empty_153_reg_810[4]_i_1 
       (.I0(ram_reg_bram_0_0[4]),
        .I1(\ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[9] [4]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[0] ),
        .I4(ram_reg_bram_0_4),
        .O(ram_reg_bram_0_1[4]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_empty_153_reg_810[5]_i_1 
       (.I0(ram_reg_bram_0_0[5]),
        .I1(\ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[9] [5]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[0] ),
        .I4(ram_reg_bram_0_4),
        .O(ram_reg_bram_0_1[5]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_empty_153_reg_810[6]_i_1 
       (.I0(ram_reg_bram_0_0[6]),
        .I1(\ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[9] [6]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[0] ),
        .I4(ram_reg_bram_0_4),
        .O(ram_reg_bram_0_1[6]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_empty_153_reg_810[7]_i_1 
       (.I0(ram_reg_bram_0_0[7]),
        .I1(\ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[9] [7]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[0] ),
        .I4(ram_reg_bram_0_4),
        .O(ram_reg_bram_0_1[7]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_empty_153_reg_810[8]_i_1 
       (.I0(ram_reg_bram_0_0[8]),
        .I1(\ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[9] [8]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[0] ),
        .I4(ram_reg_bram_0_4),
        .O(ram_reg_bram_0_1[8]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_empty_153_reg_810[9]_i_1 
       (.I0(ram_reg_bram_0_0[9]),
        .I1(\ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[9] [9]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[0] ),
        .I4(ram_reg_bram_0_4),
        .O(ram_reg_bram_0_1[9]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_130_fu_248[0]_i_1 
       (.I0(ram_reg_bram_0_0[0]),
        .I1(\empty_130_fu_248_reg[0] ),
        .I2(\empty_130_fu_248_reg[9] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_130_fu_248[1]_i_1 
       (.I0(ram_reg_bram_0_0[1]),
        .I1(\empty_130_fu_248_reg[0] ),
        .I2(\empty_130_fu_248_reg[9] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_130_fu_248[2]_i_1 
       (.I0(ram_reg_bram_0_0[2]),
        .I1(\empty_130_fu_248_reg[0] ),
        .I2(\empty_130_fu_248_reg[9] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_130_fu_248[3]_i_1 
       (.I0(ram_reg_bram_0_0[3]),
        .I1(\empty_130_fu_248_reg[0] ),
        .I2(\empty_130_fu_248_reg[9] [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_130_fu_248[4]_i_1 
       (.I0(ram_reg_bram_0_0[4]),
        .I1(\empty_130_fu_248_reg[0] ),
        .I2(\empty_130_fu_248_reg[9] [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_130_fu_248[5]_i_1 
       (.I0(ram_reg_bram_0_0[5]),
        .I1(\empty_130_fu_248_reg[0] ),
        .I2(\empty_130_fu_248_reg[9] [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_130_fu_248[6]_i_1 
       (.I0(ram_reg_bram_0_0[6]),
        .I1(\empty_130_fu_248_reg[0] ),
        .I2(\empty_130_fu_248_reg[9] [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_130_fu_248[7]_i_1 
       (.I0(ram_reg_bram_0_0[7]),
        .I1(\empty_130_fu_248_reg[0] ),
        .I2(\empty_130_fu_248_reg[9] [7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_130_fu_248[8]_i_1 
       (.I0(ram_reg_bram_0_0[8]),
        .I1(\empty_130_fu_248_reg[0] ),
        .I2(\empty_130_fu_248_reg[9] [8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_130_fu_248[9]_i_1 
       (.I0(ram_reg_bram_0_0[9]),
        .I1(\empty_130_fu_248_reg[0] ),
        .I2(\empty_130_fu_248_reg[9] [9]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \empty_131_fu_252[0]_i_1 
       (.I0(imgBayer_dout[0]),
        .I1(ram_reg_bram_0_3),
        .I2(ram_reg_bram_0_0[0]),
        .I3(\empty_130_fu_248_reg[0] ),
        .I4(\empty_131_fu_252_reg[9] [0]),
        .O(\cmp84_reg_666_reg[0] [0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \empty_131_fu_252[1]_i_1 
       (.I0(imgBayer_dout[1]),
        .I1(ram_reg_bram_0_3),
        .I2(ram_reg_bram_0_0[1]),
        .I3(\empty_130_fu_248_reg[0] ),
        .I4(\empty_131_fu_252_reg[9] [1]),
        .O(\cmp84_reg_666_reg[0] [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \empty_131_fu_252[2]_i_1 
       (.I0(imgBayer_dout[2]),
        .I1(ram_reg_bram_0_3),
        .I2(ram_reg_bram_0_0[2]),
        .I3(\empty_130_fu_248_reg[0] ),
        .I4(\empty_131_fu_252_reg[9] [2]),
        .O(\cmp84_reg_666_reg[0] [2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \empty_131_fu_252[3]_i_1 
       (.I0(imgBayer_dout[3]),
        .I1(ram_reg_bram_0_3),
        .I2(ram_reg_bram_0_0[3]),
        .I3(\empty_130_fu_248_reg[0] ),
        .I4(\empty_131_fu_252_reg[9] [3]),
        .O(\cmp84_reg_666_reg[0] [3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \empty_131_fu_252[4]_i_1 
       (.I0(imgBayer_dout[4]),
        .I1(ram_reg_bram_0_3),
        .I2(ram_reg_bram_0_0[4]),
        .I3(\empty_130_fu_248_reg[0] ),
        .I4(\empty_131_fu_252_reg[9] [4]),
        .O(\cmp84_reg_666_reg[0] [4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \empty_131_fu_252[5]_i_1 
       (.I0(imgBayer_dout[5]),
        .I1(ram_reg_bram_0_3),
        .I2(ram_reg_bram_0_0[5]),
        .I3(\empty_130_fu_248_reg[0] ),
        .I4(\empty_131_fu_252_reg[9] [5]),
        .O(\cmp84_reg_666_reg[0] [5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \empty_131_fu_252[6]_i_1 
       (.I0(imgBayer_dout[6]),
        .I1(ram_reg_bram_0_3),
        .I2(ram_reg_bram_0_0[6]),
        .I3(\empty_130_fu_248_reg[0] ),
        .I4(\empty_131_fu_252_reg[9] [6]),
        .O(\cmp84_reg_666_reg[0] [6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \empty_131_fu_252[7]_i_1 
       (.I0(imgBayer_dout[7]),
        .I1(ram_reg_bram_0_3),
        .I2(ram_reg_bram_0_0[7]),
        .I3(\empty_130_fu_248_reg[0] ),
        .I4(\empty_131_fu_252_reg[9] [7]),
        .O(\cmp84_reg_666_reg[0] [7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \empty_131_fu_252[8]_i_1 
       (.I0(imgBayer_dout[8]),
        .I1(ram_reg_bram_0_3),
        .I2(ram_reg_bram_0_0[8]),
        .I3(\empty_130_fu_248_reg[0] ),
        .I4(\empty_131_fu_252_reg[9] [8]),
        .O(\cmp84_reg_666_reg[0] [8]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \empty_131_fu_252[9]_i_1 
       (.I0(imgBayer_dout[9]),
        .I1(ram_reg_bram_0_3),
        .I2(ram_reg_bram_0_0[9]),
        .I3(\empty_130_fu_248_reg[0] ),
        .I4(\empty_131_fu_252_reg[9] [9]),
        .O(\cmp84_reg_666_reg[0] [9]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_152_reg_694[0]_i_1 
       (.I0(ram_reg_bram_0_0[0]),
        .I1(\empty_152_reg_694_reg[9] [0]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[0] ),
        .O(ram_reg_bram_0_2[0]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_152_reg_694[1]_i_1 
       (.I0(ram_reg_bram_0_0[1]),
        .I1(\empty_152_reg_694_reg[9] [1]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[0] ),
        .O(ram_reg_bram_0_2[1]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_152_reg_694[2]_i_1 
       (.I0(ram_reg_bram_0_0[2]),
        .I1(\empty_152_reg_694_reg[9] [2]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[0] ),
        .O(ram_reg_bram_0_2[2]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_152_reg_694[3]_i_1 
       (.I0(ram_reg_bram_0_0[3]),
        .I1(\empty_152_reg_694_reg[9] [3]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[0] ),
        .O(ram_reg_bram_0_2[3]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_152_reg_694[4]_i_1 
       (.I0(ram_reg_bram_0_0[4]),
        .I1(\empty_152_reg_694_reg[9] [4]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[0] ),
        .O(ram_reg_bram_0_2[4]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_152_reg_694[5]_i_1 
       (.I0(ram_reg_bram_0_0[5]),
        .I1(\empty_152_reg_694_reg[9] [5]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[0] ),
        .O(ram_reg_bram_0_2[5]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_152_reg_694[6]_i_1 
       (.I0(ram_reg_bram_0_0[6]),
        .I1(\empty_152_reg_694_reg[9] [6]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[0] ),
        .O(ram_reg_bram_0_2[6]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_152_reg_694[7]_i_1 
       (.I0(ram_reg_bram_0_0[7]),
        .I1(\empty_152_reg_694_reg[9] [7]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[0] ),
        .O(ram_reg_bram_0_2[7]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_152_reg_694[8]_i_1 
       (.I0(ram_reg_bram_0_0[8]),
        .I1(\empty_152_reg_694_reg[9] [8]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[0] ),
        .O(ram_reg_bram_0_2[8]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \empty_152_reg_694[9]_i_1 
       (.I0(ram_reg_bram_0_0[9]),
        .I1(\empty_152_reg_694_reg[9] [9]),
        .I2(icmp_ln328_reg_3813),
        .I3(\ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[0] ),
        .O(ram_reg_bram_0_2[9]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d10" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d10" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "19210" *) 
  (* RTL_RAM_NAME = "inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/linebuf_yuv_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1920" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,imgBayer_dout}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:10],ram_reg_bram_0_0}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_imgBayer_read),
        .ENBWREN(linebuf_yuv_1_ce1_local),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    ram_reg_bram_0_i_1
       (.I0(ram_reg_bram_0_3),
        .I1(imgBayer_empty_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ram_reg_bram_0_4),
        .I4(icmp_ln328_reg_3813),
        .I5(ap_enable_reg_pp0_iter10_reg),
        .O(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_imgBayer_read));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_0_i_10__1
       (.I0(ram_reg_bram_0_0[0]),
        .I1(cmp170_reg_686),
        .I2(ram_reg_bram_0_3),
        .I3(ram_reg_bram_0_5[0]),
        .I4(ram_reg_bram_0_6[0]),
        .I5(addr),
        .O(DINADIN[0]));
  LUT6 #(
    .INIT(64'hFFDF000000000000)) 
    ram_reg_bram_0_i_16
       (.I0(ram_reg_bram_0_3),
        .I1(imgBayer_empty_n),
        .I2(icmp_ln328_reg_3813),
        .I3(ram_reg_bram_0_4),
        .I4(ap_enable_reg_pp0_iter10_reg),
        .I5(ap_enable_reg_pp0_iter1),
        .O(WEA));
  LUT3 #(
    .INIT(8'hFD)) 
    ram_reg_bram_0_i_17
       (.I0(ap_enable_reg_pp0_iter10),
        .I1(tmp_53_reg_3872_pp0_iter9_reg),
        .I2(imgG_full_n),
        .O(ap_enable_reg_pp0_iter10_reg));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_0_i_1__2
       (.I0(ram_reg_bram_0_0[9]),
        .I1(cmp170_reg_686),
        .I2(ram_reg_bram_0_3),
        .I3(ram_reg_bram_0_5[9]),
        .I4(ram_reg_bram_0_6[9]),
        .I5(addr),
        .O(DINADIN[9]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_2
       (.I0(CEP),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .O(linebuf_yuv_1_ce1_local));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_0_i_2__1
       (.I0(ram_reg_bram_0_0[8]),
        .I1(cmp170_reg_686),
        .I2(ram_reg_bram_0_3),
        .I3(ram_reg_bram_0_5[8]),
        .I4(ram_reg_bram_0_6[8]),
        .I5(addr),
        .O(DINADIN[8]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_0_i_3__0
       (.I0(ram_reg_bram_0_0[7]),
        .I1(cmp170_reg_686),
        .I2(ram_reg_bram_0_3),
        .I3(ram_reg_bram_0_5[7]),
        .I4(ram_reg_bram_0_6[7]),
        .I5(addr),
        .O(DINADIN[7]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_0_i_4__0
       (.I0(ram_reg_bram_0_0[6]),
        .I1(cmp170_reg_686),
        .I2(ram_reg_bram_0_3),
        .I3(ram_reg_bram_0_5[6]),
        .I4(ram_reg_bram_0_6[6]),
        .I5(addr),
        .O(DINADIN[6]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_0_i_5__1
       (.I0(ram_reg_bram_0_0[5]),
        .I1(cmp170_reg_686),
        .I2(ram_reg_bram_0_3),
        .I3(ram_reg_bram_0_5[5]),
        .I4(ram_reg_bram_0_6[5]),
        .I5(addr),
        .O(DINADIN[5]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_0_i_6__1
       (.I0(ram_reg_bram_0_0[4]),
        .I1(cmp170_reg_686),
        .I2(ram_reg_bram_0_3),
        .I3(ram_reg_bram_0_5[4]),
        .I4(ram_reg_bram_0_6[4]),
        .I5(addr),
        .O(DINADIN[4]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_0_i_7__1
       (.I0(ram_reg_bram_0_0[3]),
        .I1(cmp170_reg_686),
        .I2(ram_reg_bram_0_3),
        .I3(ram_reg_bram_0_5[3]),
        .I4(ram_reg_bram_0_6[3]),
        .I5(addr),
        .O(DINADIN[3]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_0_i_8__1
       (.I0(ram_reg_bram_0_0[2]),
        .I1(cmp170_reg_686),
        .I2(ram_reg_bram_0_3),
        .I3(ram_reg_bram_0_5[2]),
        .I4(ram_reg_bram_0_6[2]),
        .I5(addr),
        .O(DINADIN[2]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_0_i_9__1
       (.I0(ram_reg_bram_0_0[1]),
        .I1(cmp170_reg_686),
        .I2(ram_reg_bram_0_3),
        .I3(ram_reg_bram_0_5[1]),
        .I4(ram_reg_bram_0_6[1]),
        .I5(addr),
        .O(DINADIN[1]));
endmodule

module design_1_v_demosaic_0_0_DebayerRandBatG
   (\ap_CS_fsm_reg[0]_0 ,
    cmp59_i_reg_465,
    q1,
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_imgRB_read,
    E,
    \ap_CS_fsm_reg[3]_0 ,
    p_9_in,
    p_6_in,
    \ap_CS_fsm_reg[1]_0 ,
    p_9_in_0,
    p_6_in_1,
    \y_fu_64_reg[10]_0 ,
    push,
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0 ,
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_0 ,
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_1 ,
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_2 ,
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_3 ,
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_4 ,
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_5 ,
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_6 ,
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_7 ,
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_8 ,
    \pix_reg_419_pp0_iter2_reg_reg[9] ,
    ap_clk,
    ap_done_cache_reg,
    \x_phase_reg_387_reg[0]_0 ,
    \cmp59_i_reg_465_reg[0]_0 ,
    \cmp59_i_reg_465_reg[0]_1 ,
    \p_0_0_01185_217761805_i_fu_184_reg[0] ,
    \p_0_0_01185_217761805_i_fu_184_reg[1] ,
    \p_0_0_01185_217761805_i_fu_184_reg[2] ,
    \p_0_0_01185_217761805_i_fu_184_reg[3] ,
    \p_0_0_01185_217761805_i_fu_184_reg[4] ,
    \p_0_0_01185_217761805_i_fu_184_reg[5] ,
    \p_0_0_01185_217761805_i_fu_184_reg[6] ,
    \p_0_0_01185_217761805_i_fu_184_reg[7] ,
    \p_0_0_01185_217761805_i_fu_184_reg[8] ,
    \p_0_0_01185_217761805_i_fu_184_reg[9] ,
    \p_0_0_01184_217781807_i_fu_188_reg[0] ,
    \p_0_0_01184_217781807_i_fu_188_reg[1] ,
    \p_0_0_01184_217781807_i_fu_188_reg[2] ,
    \p_0_0_01184_217781807_i_fu_188_reg[3] ,
    \p_0_0_01184_217781807_i_fu_188_reg[4] ,
    \p_0_0_01184_217781807_i_fu_188_reg[5] ,
    \p_0_0_01184_217781807_i_fu_188_reg[6] ,
    \p_0_0_01184_217781807_i_fu_188_reg[7] ,
    \p_0_0_01184_217781807_i_fu_188_reg[8] ,
    \p_0_0_01184_217781807_i_fu_188_reg[9] ,
    \p_0_0_01183_217801809_i_fu_192_reg[0] ,
    \p_0_0_01183_217801809_i_fu_192_reg[1] ,
    \p_0_0_01183_217801809_i_fu_192_reg[2] ,
    \p_0_0_01183_217801809_i_fu_192_reg[3] ,
    \p_0_0_01183_217801809_i_fu_192_reg[4] ,
    \p_0_0_01183_217801809_i_fu_192_reg[5] ,
    \p_0_0_01183_217801809_i_fu_192_reg[6] ,
    \p_0_0_01183_217801809_i_fu_192_reg[7] ,
    \p_0_0_01183_217801809_i_fu_192_reg[8] ,
    \p_0_0_01183_217801809_i_fu_192_reg[9] ,
    ap_rst_n,
    imgRgb_full_n,
    imgRB_empty_n,
    \icmp_ln891_reg_1968_reg[0] ,
    Q,
    ram_reg_bram_1,
    ram_reg_bram_1_0,
    push_2,
    \cmp59_i_reg_465_reg[0]_2 ,
    bayerPhase_c_empty_n,
    DebayerRandBatG_U0_ap_start,
    start_for_DebayerRandBatG_U0_full_n,
    DebayerRatBorBatR_U0_ap_start,
    start_once_reg,
    d0,
    D,
    \loopWidth_reg_382_reg[10]_0 ,
    \trunc_ln870_1_i_reg_392_reg[14]_0 );
  output \ap_CS_fsm_reg[0]_0 ;
  output cmp59_i_reg_465;
  output [29:0]q1;
  output grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_imgRB_read;
  output [0:0]E;
  output [1:0]\ap_CS_fsm_reg[3]_0 ;
  output p_9_in;
  output p_6_in;
  output [0:0]\ap_CS_fsm_reg[1]_0 ;
  output p_9_in_0;
  output p_6_in_1;
  output [10:0]\y_fu_64_reg[10]_0 ;
  output push;
  output \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0 ;
  output \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_0 ;
  output \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_1 ;
  output \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_2 ;
  output \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_3 ;
  output \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_4 ;
  output \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_5 ;
  output \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_6 ;
  output \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_7 ;
  output \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_8 ;
  output [19:0]\pix_reg_419_pp0_iter2_reg_reg[9] ;
  input ap_clk;
  input ap_done_cache_reg;
  input \x_phase_reg_387_reg[0]_0 ;
  input [5:0]\cmp59_i_reg_465_reg[0]_0 ;
  input [4:0]\cmp59_i_reg_465_reg[0]_1 ;
  input \p_0_0_01185_217761805_i_fu_184_reg[0] ;
  input \p_0_0_01185_217761805_i_fu_184_reg[1] ;
  input \p_0_0_01185_217761805_i_fu_184_reg[2] ;
  input \p_0_0_01185_217761805_i_fu_184_reg[3] ;
  input \p_0_0_01185_217761805_i_fu_184_reg[4] ;
  input \p_0_0_01185_217761805_i_fu_184_reg[5] ;
  input \p_0_0_01185_217761805_i_fu_184_reg[6] ;
  input \p_0_0_01185_217761805_i_fu_184_reg[7] ;
  input \p_0_0_01185_217761805_i_fu_184_reg[8] ;
  input \p_0_0_01185_217761805_i_fu_184_reg[9] ;
  input \p_0_0_01184_217781807_i_fu_188_reg[0] ;
  input \p_0_0_01184_217781807_i_fu_188_reg[1] ;
  input \p_0_0_01184_217781807_i_fu_188_reg[2] ;
  input \p_0_0_01184_217781807_i_fu_188_reg[3] ;
  input \p_0_0_01184_217781807_i_fu_188_reg[4] ;
  input \p_0_0_01184_217781807_i_fu_188_reg[5] ;
  input \p_0_0_01184_217781807_i_fu_188_reg[6] ;
  input \p_0_0_01184_217781807_i_fu_188_reg[7] ;
  input \p_0_0_01184_217781807_i_fu_188_reg[8] ;
  input \p_0_0_01184_217781807_i_fu_188_reg[9] ;
  input \p_0_0_01183_217801809_i_fu_192_reg[0] ;
  input \p_0_0_01183_217801809_i_fu_192_reg[1] ;
  input \p_0_0_01183_217801809_i_fu_192_reg[2] ;
  input \p_0_0_01183_217801809_i_fu_192_reg[3] ;
  input \p_0_0_01183_217801809_i_fu_192_reg[4] ;
  input \p_0_0_01183_217801809_i_fu_192_reg[5] ;
  input \p_0_0_01183_217801809_i_fu_192_reg[6] ;
  input \p_0_0_01183_217801809_i_fu_192_reg[7] ;
  input \p_0_0_01183_217801809_i_fu_192_reg[8] ;
  input \p_0_0_01183_217801809_i_fu_192_reg[9] ;
  input ap_rst_n;
  input imgRgb_full_n;
  input imgRB_empty_n;
  input [10:0]\icmp_ln891_reg_1968_reg[0] ;
  input [29:0]Q;
  input [29:0]ram_reg_bram_1;
  input ram_reg_bram_1_0;
  input push_2;
  input [0:0]\cmp59_i_reg_465_reg[0]_2 ;
  input bayerPhase_c_empty_n;
  input DebayerRandBatG_U0_ap_start;
  input start_for_DebayerRandBatG_U0_full_n;
  input DebayerRatBorBatR_U0_ap_start;
  input start_once_reg;
  input [29:0]d0;
  input [10:0]D;
  input [10:0]\loopWidth_reg_382_reg[10]_0 ;
  input [14:0]\trunc_ln870_1_i_reg_392_reg[14]_0 ;

  wire [10:0]D;
  wire DebayerRandBatG_U0_ap_start;
  wire DebayerRatBorBatR_U0_ap_start;
  wire [0:0]E;
  wire [29:0]Q;
  wire \ap_CS_fsm[2]_i_1__4_n_5 ;
  wire \ap_CS_fsm[2]_i_3__0_n_5 ;
  wire \ap_CS_fsm[2]_i_4__0_n_5 ;
  wire \ap_CS_fsm[2]_i_5__0_n_5 ;
  wire \ap_CS_fsm[2]_i_6__0_n_5 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire [1:0]\ap_CS_fsm_reg[3]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache_i_1_n_5;
  wire ap_done_cache_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_rst_n;
  wire bayerPhase_c_empty_n;
  wire cmp203_i_fu_277_p2;
  wire cmp203_i_reg_470;
  wire \cmp203_i_reg_470[0]_i_2_n_5 ;
  wire cmp59_i_fu_272_p2;
  wire cmp59_i_fu_272_p2_carry_i_7_n_5;
  wire cmp59_i_fu_272_p2_carry_n_10;
  wire cmp59_i_fu_272_p2_carry_n_11;
  wire cmp59_i_fu_272_p2_carry_n_12;
  wire cmp59_i_fu_272_p2_carry_n_8;
  wire cmp59_i_fu_272_p2_carry_n_9;
  wire cmp59_i_reg_465;
  wire [5:0]\cmp59_i_reg_465_reg[0]_0 ;
  wire [4:0]\cmp59_i_reg_465_reg[0]_1 ;
  wire [0:0]\cmp59_i_reg_465_reg[0]_2 ;
  wire [29:0]d0;
  wire \flow_control_loop_pipe_sequential_init_U/ap_done_cache ;
  wire grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg;
  wire grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_imgRB_read;
  wire grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_n_46;
  wire [9:0]grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117861797_i_out;
  wire [9:0]grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217841795_i_out;
  wire [9:0]grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317821793_i_out;
  wire [9:0]grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217801809_i_out;
  wire [9:0]grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217781807_i_out;
  wire [9:0]grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217761805_i_out;
  wire [9:0]grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551706_i_out;
  wire [9:0]grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561709_i_out;
  wire [9:0]grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571712_i_out;
  wire [9:0]grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out;
  wire [9:0]grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out;
  wire [9:0]grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out;
  wire \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0 ;
  wire \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_0 ;
  wire \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_1 ;
  wire \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_2 ;
  wire \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_3 ;
  wire \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_4 ;
  wire \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_5 ;
  wire \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_6 ;
  wire \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_7 ;
  wire \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_8 ;
  wire icmp_ln878_fu_206_p2__20;
  wire [10:0]\icmp_ln891_reg_1968_reg[0] ;
  wire imgRB_empty_n;
  wire imgRgb_full_n;
  wire [10:0]loopHeight_reg_377;
  wire [10:0]loopWidth_reg_382;
  wire [10:0]\loopWidth_reg_382_reg[10]_0 ;
  wire [9:0]p_0_0_0116117861798_lcssa1834_i_fu_88;
  wire [9:0]p_0_0_0116117861798_lcssa1834_i_load_reg_425;
  wire [9:0]p_0_0_0116217841796_lcssa1832_i_fu_84;
  wire [9:0]p_0_0_0116217841796_lcssa1832_i_load_reg_420;
  wire [9:0]p_0_0_0116317821794_lcssa1830_i_fu_80;
  wire [9:0]p_0_0_0116317821794_lcssa1830_i_load_reg_415;
  wire \p_0_0_01183_217801809_i_fu_192_reg[0] ;
  wire \p_0_0_01183_217801809_i_fu_192_reg[1] ;
  wire \p_0_0_01183_217801809_i_fu_192_reg[2] ;
  wire \p_0_0_01183_217801809_i_fu_192_reg[3] ;
  wire \p_0_0_01183_217801809_i_fu_192_reg[4] ;
  wire \p_0_0_01183_217801809_i_fu_192_reg[5] ;
  wire \p_0_0_01183_217801809_i_fu_192_reg[6] ;
  wire \p_0_0_01183_217801809_i_fu_192_reg[7] ;
  wire \p_0_0_01183_217801809_i_fu_192_reg[8] ;
  wire \p_0_0_01183_217801809_i_fu_192_reg[9] ;
  wire [9:0]p_0_0_01183_217801810_lcssa1846_i_fu_112;
  wire [9:0]p_0_0_01183_217801810_lcssa1846_i_load_reg_455;
  wire \p_0_0_01184_217781807_i_fu_188_reg[0] ;
  wire \p_0_0_01184_217781807_i_fu_188_reg[1] ;
  wire \p_0_0_01184_217781807_i_fu_188_reg[2] ;
  wire \p_0_0_01184_217781807_i_fu_188_reg[3] ;
  wire \p_0_0_01184_217781807_i_fu_188_reg[4] ;
  wire \p_0_0_01184_217781807_i_fu_188_reg[5] ;
  wire \p_0_0_01184_217781807_i_fu_188_reg[6] ;
  wire \p_0_0_01184_217781807_i_fu_188_reg[7] ;
  wire \p_0_0_01184_217781807_i_fu_188_reg[8] ;
  wire \p_0_0_01184_217781807_i_fu_188_reg[9] ;
  wire [9:0]p_0_0_01184_217781808_lcssa1844_i_fu_108;
  wire [9:0]p_0_0_01184_217781808_lcssa1844_i_load_reg_450;
  wire \p_0_0_01185_217761805_i_fu_184_reg[0] ;
  wire \p_0_0_01185_217761805_i_fu_184_reg[1] ;
  wire \p_0_0_01185_217761805_i_fu_184_reg[2] ;
  wire \p_0_0_01185_217761805_i_fu_184_reg[3] ;
  wire \p_0_0_01185_217761805_i_fu_184_reg[4] ;
  wire \p_0_0_01185_217761805_i_fu_184_reg[5] ;
  wire \p_0_0_01185_217761805_i_fu_184_reg[6] ;
  wire \p_0_0_01185_217761805_i_fu_184_reg[7] ;
  wire \p_0_0_01185_217761805_i_fu_184_reg[8] ;
  wire \p_0_0_01185_217761805_i_fu_184_reg[9] ;
  wire [9:0]p_0_0_01185_217761806_lcssa1842_i_fu_104;
  wire [9:0]p_0_0_01185_217761806_lcssa1842_i_load_reg_445;
  wire [9:0]p_0_0_0_0_011491799_lcssa1836_i_fu_92;
  wire [9:0]p_0_0_0_0_011491799_lcssa1836_i_load_reg_430;
  wire [9:0]p_0_0_0_0_011551704_lcssa1748_i_fu_68;
  wire [9:0]p_0_0_0_0_011551704_lcssa1748_i_load_reg_400;
  wire [9:0]p_0_1_0_0_011501801_lcssa1838_i_fu_96;
  wire [9:0]p_0_1_0_0_011501801_lcssa1838_i_load_reg_435;
  wire [9:0]p_0_1_0_0_011561707_lcssa1750_i_fu_72;
  wire [9:0]p_0_1_0_0_011561707_lcssa1750_i_load_reg_405;
  wire [9:0]p_0_2_0_0_011511803_lcssa1840_i_fu_100;
  wire p_0_2_0_0_011511803_lcssa1840_i_fu_1000;
  wire [9:0]p_0_2_0_0_011511803_lcssa1840_i_load_reg_440;
  wire [9:0]p_0_2_0_0_011571710_lcssa1752_i_fu_76;
  wire [9:0]p_0_2_0_0_011571710_lcssa1752_i_load_reg_410;
  wire p_6_in;
  wire p_6_in_1;
  wire p_9_in;
  wire p_9_in_0;
  wire [19:0]\pix_reg_419_pp0_iter2_reg_reg[9] ;
  wire push;
  wire push_2;
  wire [29:0]q1;
  wire [29:0]ram_reg_bram_1;
  wire ram_reg_bram_1_0;
  wire start_for_DebayerRandBatG_U0_full_n;
  wire start_once_reg;
  wire [14:0]trunc_ln870_1_i_reg_392;
  wire [14:0]\trunc_ln870_1_i_reg_392_reg[14]_0 ;
  wire x_phase_reg_387;
  wire \x_phase_reg_387_reg[0]_0 ;
  wire [0:0]xor_i_fu_267_p2;
  wire [14:0]xor_i_reg_460;
  wire [10:0]y_6_fu_211_p2;
  wire y_fu_640;
  wire \y_fu_64[10]_i_3_n_5 ;
  wire [10:0]\y_fu_64_reg[10]_0 ;
  wire [7:6]NLW_cmp59_i_fu_272_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_cmp59_i_fu_272_p2_carry_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'h88F8F8F8)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(icmp_ln878_fu_206_p2__20),
        .I1(ap_CS_fsm_state2),
        .I2(\ap_CS_fsm_reg[3]_0 [0]),
        .I3(bayerPhase_c_empty_n),
        .I4(DebayerRandBatG_U0_ap_start),
        .O(ap_NS_fsm[0]));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_CS_fsm[2]_i_1__4 
       (.I0(icmp_ln878_fu_206_p2__20),
        .I1(ap_CS_fsm_state2),
        .O(\ap_CS_fsm[2]_i_1__4_n_5 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(\ap_CS_fsm[2]_i_3__0_n_5 ),
        .I1(\ap_CS_fsm[2]_i_4__0_n_5 ),
        .I2(\ap_CS_fsm[2]_i_5__0_n_5 ),
        .I3(\ap_CS_fsm[2]_i_6__0_n_5 ),
        .O(icmp_ln878_fu_206_p2__20));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_3__0 
       (.I0(\y_fu_64_reg[10]_0 [6]),
        .I1(loopHeight_reg_377[6]),
        .I2(loopHeight_reg_377[8]),
        .I3(\y_fu_64_reg[10]_0 [8]),
        .I4(loopHeight_reg_377[7]),
        .I5(\y_fu_64_reg[10]_0 [7]),
        .O(\ap_CS_fsm[2]_i_3__0_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_4__0 
       (.I0(\y_fu_64_reg[10]_0 [0]),
        .I1(loopHeight_reg_377[0]),
        .I2(loopHeight_reg_377[2]),
        .I3(\y_fu_64_reg[10]_0 [2]),
        .I4(loopHeight_reg_377[1]),
        .I5(\y_fu_64_reg[10]_0 [1]),
        .O(\ap_CS_fsm[2]_i_4__0_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_5__0 
       (.I0(\y_fu_64_reg[10]_0 [3]),
        .I1(loopHeight_reg_377[3]),
        .I2(loopHeight_reg_377[5]),
        .I3(\y_fu_64_reg[10]_0 [5]),
        .I4(loopHeight_reg_377[4]),
        .I5(\y_fu_64_reg[10]_0 [4]),
        .O(\ap_CS_fsm[2]_i_5__0_n_5 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ap_CS_fsm[2]_i_6__0 
       (.I0(\y_fu_64_reg[10]_0 [9]),
        .I1(loopHeight_reg_377[9]),
        .I2(\y_fu_64_reg[10]_0 [10]),
        .I3(loopHeight_reg_377[10]),
        .O(\ap_CS_fsm[2]_i_6__0_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg[3]_0 [0]),
        .S(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_i_1__4_n_5 ),
        .Q(ap_CS_fsm_state3),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(\ap_CS_fsm_reg[3]_0 [1]),
        .R(ap_done_cache_reg));
  LUT4 #(
    .INIT(16'hD5C0)) 
    ap_done_cache_i_1
       (.I0(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .I3(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .O(ap_done_cache_i_1_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \cmp203_i_reg_470[0]_i_1 
       (.I0(\cmp203_i_reg_470[0]_i_2_n_5 ),
        .I1(\y_fu_64_reg[10]_0 [8]),
        .I2(\y_fu_64_reg[10]_0 [7]),
        .I3(\y_fu_64_reg[10]_0 [6]),
        .I4(\y_fu_64_reg[10]_0 [10]),
        .I5(\y_fu_64_reg[10]_0 [9]),
        .O(cmp203_i_fu_277_p2));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \cmp203_i_reg_470[0]_i_2 
       (.I0(\y_fu_64_reg[10]_0 [5]),
        .I1(\y_fu_64_reg[10]_0 [3]),
        .I2(\y_fu_64_reg[10]_0 [4]),
        .I3(\y_fu_64_reg[10]_0 [0]),
        .I4(\y_fu_64_reg[10]_0 [1]),
        .I5(\y_fu_64_reg[10]_0 [2]),
        .O(\cmp203_i_reg_470[0]_i_2_n_5 ));
  FDRE \cmp203_i_reg_470_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(cmp203_i_fu_277_p2),
        .Q(cmp203_i_reg_470),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 cmp59_i_fu_272_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_cmp59_i_fu_272_p2_carry_CO_UNCONNECTED[7:6],cmp59_i_fu_272_p2,cmp59_i_fu_272_p2_carry_n_8,cmp59_i_fu_272_p2_carry_n_9,cmp59_i_fu_272_p2_carry_n_10,cmp59_i_fu_272_p2_carry_n_11,cmp59_i_fu_272_p2_carry_n_12}),
        .DI({1'b0,1'b0,\cmp59_i_reg_465_reg[0]_0 }),
        .O(NLW_cmp59_i_fu_272_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,cmp59_i_fu_272_p2_carry_i_7_n_5,\cmp59_i_reg_465_reg[0]_1 }));
  LUT2 #(
    .INIT(4'h9)) 
    cmp59_i_fu_272_p2_carry_i_7
       (.I0(\y_fu_64_reg[10]_0 [10]),
        .I1(\cmp59_i_reg_465_reg[0]_2 ),
        .O(cmp59_i_fu_272_p2_carry_i_7_n_5));
  FDRE \cmp59_i_reg_465_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(cmp59_i_fu_272_p2),
        .Q(cmp59_i_reg_465),
        .R(1'b0));
  design_1_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2 grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134
       (.D({ap_NS_fsm[3],ap_NS_fsm[1]}),
        .E(E),
        .Q(p_0_0_0_0_011551704_lcssa1748_i_load_reg_400),
        .SR(\ap_CS_fsm_reg[0]_0 ),
        .\ap_CS_fsm_reg[3] (p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .\ap_CS_fsm_reg[3]_0 ({\ap_CS_fsm_reg[3]_0 [1],ap_CS_fsm_state3,\ap_CS_fsm_reg[3]_0 [0]}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_done_cache(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_done_cache_reg(ap_done_cache_reg),
        .ap_done_cache_reg_0(ap_done_cache_i_1_n_5),
        .ap_loop_exit_ready_pp0_iter2_reg(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_rst_n(ap_rst_n),
        .cmp203_i_reg_470(cmp203_i_reg_470),
        .d0(d0),
        .grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_n_46),
        .\icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_2_0 (xor_i_reg_460),
        .\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_0 (\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0 ),
        .\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_1 (\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_0 ),
        .\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_2 (\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_1 ),
        .\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_3 (\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_2 ),
        .\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_4 (\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_3 ),
        .\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_5 (\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_4 ),
        .\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_6 (\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_5 ),
        .\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_7 (\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_6 ),
        .\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_8 (\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_7 ),
        .\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_9 (\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_8 ),
        .\icmp_ln881_reg_1964_reg[0]_0 (loopWidth_reg_382),
        .\icmp_ln891_reg_1968_reg[0]_0 (\icmp_ln891_reg_1968_reg[0] ),
        .imgRB_empty_n(imgRB_empty_n),
        .imgRgb_full_n(imgRgb_full_n),
        .\p_0_0_0116117861797_i_fu_168_reg[9]_0 (p_0_0_0116117861798_lcssa1834_i_load_reg_425),
        .\p_0_0_0116117861797_i_load_reg_2023_reg[9]_0 (grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117861797_i_out),
        .\p_0_0_0116217841795_i_fu_164_reg[9]_0 (p_0_0_0116217841796_lcssa1832_i_load_reg_420),
        .\p_0_0_0116217841795_i_load_reg_2017_reg[9]_0 (grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217841795_i_out),
        .\p_0_0_0116317821793_i_fu_160_reg[9]_0 (p_0_0_0116317821794_lcssa1830_i_load_reg_415),
        .\p_0_0_0116317821793_i_load_reg_2011_reg[9]_0 (grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317821793_i_out),
        .\p_0_0_01183_217801809_i_fu_192_reg[0]_0 (\p_0_0_01183_217801809_i_fu_192_reg[0] ),
        .\p_0_0_01183_217801809_i_fu_192_reg[1]_0 (\p_0_0_01183_217801809_i_fu_192_reg[1] ),
        .\p_0_0_01183_217801809_i_fu_192_reg[2]_0 (\p_0_0_01183_217801809_i_fu_192_reg[2] ),
        .\p_0_0_01183_217801809_i_fu_192_reg[3]_0 (\p_0_0_01183_217801809_i_fu_192_reg[3] ),
        .\p_0_0_01183_217801809_i_fu_192_reg[4]_0 (\p_0_0_01183_217801809_i_fu_192_reg[4] ),
        .\p_0_0_01183_217801809_i_fu_192_reg[5]_0 (\p_0_0_01183_217801809_i_fu_192_reg[5] ),
        .\p_0_0_01183_217801809_i_fu_192_reg[6]_0 (\p_0_0_01183_217801809_i_fu_192_reg[6] ),
        .\p_0_0_01183_217801809_i_fu_192_reg[7]_0 (\p_0_0_01183_217801809_i_fu_192_reg[7] ),
        .\p_0_0_01183_217801809_i_fu_192_reg[8]_0 (\p_0_0_01183_217801809_i_fu_192_reg[8] ),
        .\p_0_0_01183_217801809_i_fu_192_reg[9]_0 (\p_0_0_01183_217801809_i_fu_192_reg[9] ),
        .\p_0_0_01183_217801809_i_fu_192_reg[9]_1 (p_0_0_01183_217801810_lcssa1846_i_load_reg_455),
        .\p_0_0_01183_217801809_i_load_reg_2056_reg[9]_0 (grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217801809_i_out),
        .\p_0_0_01184_217781807_i_fu_188_reg[0]_0 (\p_0_0_01184_217781807_i_fu_188_reg[0] ),
        .\p_0_0_01184_217781807_i_fu_188_reg[1]_0 (\p_0_0_01184_217781807_i_fu_188_reg[1] ),
        .\p_0_0_01184_217781807_i_fu_188_reg[2]_0 (\p_0_0_01184_217781807_i_fu_188_reg[2] ),
        .\p_0_0_01184_217781807_i_fu_188_reg[3]_0 (\p_0_0_01184_217781807_i_fu_188_reg[3] ),
        .\p_0_0_01184_217781807_i_fu_188_reg[4]_0 (\p_0_0_01184_217781807_i_fu_188_reg[4] ),
        .\p_0_0_01184_217781807_i_fu_188_reg[5]_0 (\p_0_0_01184_217781807_i_fu_188_reg[5] ),
        .\p_0_0_01184_217781807_i_fu_188_reg[6]_0 (\p_0_0_01184_217781807_i_fu_188_reg[6] ),
        .\p_0_0_01184_217781807_i_fu_188_reg[7]_0 (\p_0_0_01184_217781807_i_fu_188_reg[7] ),
        .\p_0_0_01184_217781807_i_fu_188_reg[8]_0 (\p_0_0_01184_217781807_i_fu_188_reg[8] ),
        .\p_0_0_01184_217781807_i_fu_188_reg[9]_0 (\p_0_0_01184_217781807_i_fu_188_reg[9] ),
        .\p_0_0_01184_217781807_i_fu_188_reg[9]_1 (p_0_0_01184_217781808_lcssa1844_i_load_reg_450),
        .\p_0_0_01184_217781807_i_load_reg_2050_reg[9]_0 (grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217781807_i_out),
        .\p_0_0_01185_217761805_i_fu_184_reg[0]_0 (\p_0_0_01185_217761805_i_fu_184_reg[0] ),
        .\p_0_0_01185_217761805_i_fu_184_reg[1]_0 (\p_0_0_01185_217761805_i_fu_184_reg[1] ),
        .\p_0_0_01185_217761805_i_fu_184_reg[2]_0 (\p_0_0_01185_217761805_i_fu_184_reg[2] ),
        .\p_0_0_01185_217761805_i_fu_184_reg[3]_0 (\p_0_0_01185_217761805_i_fu_184_reg[3] ),
        .\p_0_0_01185_217761805_i_fu_184_reg[4]_0 (\p_0_0_01185_217761805_i_fu_184_reg[4] ),
        .\p_0_0_01185_217761805_i_fu_184_reg[5]_0 (\p_0_0_01185_217761805_i_fu_184_reg[5] ),
        .\p_0_0_01185_217761805_i_fu_184_reg[6]_0 (\p_0_0_01185_217761805_i_fu_184_reg[6] ),
        .\p_0_0_01185_217761805_i_fu_184_reg[7]_0 (\p_0_0_01185_217761805_i_fu_184_reg[7] ),
        .\p_0_0_01185_217761805_i_fu_184_reg[8]_0 (\p_0_0_01185_217761805_i_fu_184_reg[8] ),
        .\p_0_0_01185_217761805_i_fu_184_reg[9]_0 (\p_0_0_01185_217761805_i_fu_184_reg[9] ),
        .\p_0_0_01185_217761805_i_fu_184_reg[9]_1 (p_0_0_01185_217761806_lcssa1842_i_load_reg_445),
        .\p_0_0_01185_217761805_i_load_reg_2044_reg[9]_0 (grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217761805_i_out),
        .\p_0_0_0_0_011551706_i_load_reg_2062_reg[9]_0 (grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551706_i_out),
        .\p_0_1_0_0_011561709_i_fu_200_reg[9]_0 (p_0_1_0_0_011561707_lcssa1750_i_load_reg_405),
        .\p_0_1_0_0_011561709_i_load_reg_2068_reg[9]_0 (grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561709_i_out),
        .\p_0_2_0_0_011571712_i_fu_204_reg[9]_0 (p_0_2_0_0_011571710_lcssa1752_i_load_reg_410),
        .\p_0_2_0_0_011571712_i_load_reg_2074_reg[9]_0 (grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571712_i_out),
        .p_6_in(p_6_in),
        .p_9_in(p_9_in),
        .\pix_reg_419_pp0_iter2_reg_reg[9]_0 (\pix_reg_419_pp0_iter2_reg_reg[9] ),
        .push(push),
        .push_2(push_2),
        .q1(q1),
        .ram_reg_bram_1(cmp59_i_reg_465),
        .ram_reg_bram_1_0(Q),
        .ram_reg_bram_1_1(ram_reg_bram_1),
        .ram_reg_bram_1_2(ram_reg_bram_1_0),
        .\right_1_fu_176_reg[9]_0 (p_0_1_0_0_011501801_lcssa1838_i_load_reg_435),
        .\right_2_fu_180_reg[9]_0 (p_0_2_0_0_011511803_lcssa1840_i_load_reg_440),
        .\right_3_reg_2029_reg[9]_0 (grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out),
        .\right_4_reg_2034_reg[9]_0 (grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out),
        .\right_5_reg_2039_reg[9]_0 (grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out),
        .\right_fu_172_reg[9]_0 (p_0_0_0_0_011491799_lcssa1836_i_load_reg_430),
        .we0(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_imgRB_read),
        .x_phase_reg_387(x_phase_reg_387));
  FDRE #(
    .INIT(1'b0)) 
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_n_46),
        .Q(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .R(ap_done_cache_reg));
  LUT3 #(
    .INIT(8'h80)) 
    \loopHeight_reg_377[10]_i_1 
       (.I0(\ap_CS_fsm_reg[3]_0 [0]),
        .I1(bayerPhase_c_empty_n),
        .I2(DebayerRandBatG_U0_ap_start),
        .O(\ap_CS_fsm_reg[0]_0 ));
  FDRE \loopHeight_reg_377_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[0]),
        .Q(loopHeight_reg_377[0]),
        .R(1'b0));
  FDRE \loopHeight_reg_377_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[10]),
        .Q(loopHeight_reg_377[10]),
        .R(1'b0));
  FDRE \loopHeight_reg_377_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[1]),
        .Q(loopHeight_reg_377[1]),
        .R(1'b0));
  FDRE \loopHeight_reg_377_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[2]),
        .Q(loopHeight_reg_377[2]),
        .R(1'b0));
  FDRE \loopHeight_reg_377_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[3]),
        .Q(loopHeight_reg_377[3]),
        .R(1'b0));
  FDRE \loopHeight_reg_377_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[4]),
        .Q(loopHeight_reg_377[4]),
        .R(1'b0));
  FDRE \loopHeight_reg_377_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[5]),
        .Q(loopHeight_reg_377[5]),
        .R(1'b0));
  FDRE \loopHeight_reg_377_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[6]),
        .Q(loopHeight_reg_377[6]),
        .R(1'b0));
  FDRE \loopHeight_reg_377_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[7]),
        .Q(loopHeight_reg_377[7]),
        .R(1'b0));
  FDRE \loopHeight_reg_377_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[8]),
        .Q(loopHeight_reg_377[8]),
        .R(1'b0));
  FDRE \loopHeight_reg_377_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[9]),
        .Q(loopHeight_reg_377[9]),
        .R(1'b0));
  FDRE \loopWidth_reg_382_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\loopWidth_reg_382_reg[10]_0 [0]),
        .Q(loopWidth_reg_382[0]),
        .R(1'b0));
  FDRE \loopWidth_reg_382_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\loopWidth_reg_382_reg[10]_0 [10]),
        .Q(loopWidth_reg_382[10]),
        .R(1'b0));
  FDRE \loopWidth_reg_382_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\loopWidth_reg_382_reg[10]_0 [1]),
        .Q(loopWidth_reg_382[1]),
        .R(1'b0));
  FDRE \loopWidth_reg_382_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\loopWidth_reg_382_reg[10]_0 [2]),
        .Q(loopWidth_reg_382[2]),
        .R(1'b0));
  FDRE \loopWidth_reg_382_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\loopWidth_reg_382_reg[10]_0 [3]),
        .Q(loopWidth_reg_382[3]),
        .R(1'b0));
  FDRE \loopWidth_reg_382_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\loopWidth_reg_382_reg[10]_0 [4]),
        .Q(loopWidth_reg_382[4]),
        .R(1'b0));
  FDRE \loopWidth_reg_382_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\loopWidth_reg_382_reg[10]_0 [5]),
        .Q(loopWidth_reg_382[5]),
        .R(1'b0));
  FDRE \loopWidth_reg_382_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\loopWidth_reg_382_reg[10]_0 [6]),
        .Q(loopWidth_reg_382[6]),
        .R(1'b0));
  FDRE \loopWidth_reg_382_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\loopWidth_reg_382_reg[10]_0 [7]),
        .Q(loopWidth_reg_382[7]),
        .R(1'b0));
  FDRE \loopWidth_reg_382_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\loopWidth_reg_382_reg[10]_0 [8]),
        .Q(loopWidth_reg_382[8]),
        .R(1'b0));
  FDRE \loopWidth_reg_382_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\loopWidth_reg_382_reg[10]_0 [9]),
        .Q(loopWidth_reg_382[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \mOutPtr[1]_i_1__2 
       (.I0(p_9_in_0),
        .I1(p_6_in_1),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h000000007F000000)) 
    \mOutPtr[1]_i_3__1 
       (.I0(icmp_ln878_fu_206_p2__20),
        .I1(ap_CS_fsm_state2),
        .I2(DebayerRandBatG_U0_ap_start),
        .I3(start_for_DebayerRandBatG_U0_full_n),
        .I4(DebayerRatBorBatR_U0_ap_start),
        .I5(start_once_reg),
        .O(p_9_in_0));
  LUT6 #(
    .INIT(64'h8080808000808080)) 
    \mOutPtr[1]_i_4__1 
       (.I0(icmp_ln878_fu_206_p2__20),
        .I1(ap_CS_fsm_state2),
        .I2(DebayerRandBatG_U0_ap_start),
        .I3(start_for_DebayerRandBatG_U0_full_n),
        .I4(DebayerRatBorBatR_U0_ap_start),
        .I5(start_once_reg),
        .O(p_6_in_1));
  FDRE \p_0_0_0116117861798_lcssa1834_i_fu_88_reg[0] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117861797_i_out[0]),
        .Q(p_0_0_0116117861798_lcssa1834_i_fu_88[0]),
        .R(1'b0));
  FDRE \p_0_0_0116117861798_lcssa1834_i_fu_88_reg[1] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117861797_i_out[1]),
        .Q(p_0_0_0116117861798_lcssa1834_i_fu_88[1]),
        .R(1'b0));
  FDRE \p_0_0_0116117861798_lcssa1834_i_fu_88_reg[2] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117861797_i_out[2]),
        .Q(p_0_0_0116117861798_lcssa1834_i_fu_88[2]),
        .R(1'b0));
  FDRE \p_0_0_0116117861798_lcssa1834_i_fu_88_reg[3] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117861797_i_out[3]),
        .Q(p_0_0_0116117861798_lcssa1834_i_fu_88[3]),
        .R(1'b0));
  FDRE \p_0_0_0116117861798_lcssa1834_i_fu_88_reg[4] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117861797_i_out[4]),
        .Q(p_0_0_0116117861798_lcssa1834_i_fu_88[4]),
        .R(1'b0));
  FDRE \p_0_0_0116117861798_lcssa1834_i_fu_88_reg[5] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117861797_i_out[5]),
        .Q(p_0_0_0116117861798_lcssa1834_i_fu_88[5]),
        .R(1'b0));
  FDRE \p_0_0_0116117861798_lcssa1834_i_fu_88_reg[6] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117861797_i_out[6]),
        .Q(p_0_0_0116117861798_lcssa1834_i_fu_88[6]),
        .R(1'b0));
  FDRE \p_0_0_0116117861798_lcssa1834_i_fu_88_reg[7] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117861797_i_out[7]),
        .Q(p_0_0_0116117861798_lcssa1834_i_fu_88[7]),
        .R(1'b0));
  FDRE \p_0_0_0116117861798_lcssa1834_i_fu_88_reg[8] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117861797_i_out[8]),
        .Q(p_0_0_0116117861798_lcssa1834_i_fu_88[8]),
        .R(1'b0));
  FDRE \p_0_0_0116117861798_lcssa1834_i_fu_88_reg[9] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117861797_i_out[9]),
        .Q(p_0_0_0116117861798_lcssa1834_i_fu_88[9]),
        .R(1'b0));
  FDRE \p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116117861798_lcssa1834_i_fu_88[0]),
        .Q(p_0_0_0116117861798_lcssa1834_i_load_reg_425[0]),
        .R(1'b0));
  FDRE \p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116117861798_lcssa1834_i_fu_88[1]),
        .Q(p_0_0_0116117861798_lcssa1834_i_load_reg_425[1]),
        .R(1'b0));
  FDRE \p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116117861798_lcssa1834_i_fu_88[2]),
        .Q(p_0_0_0116117861798_lcssa1834_i_load_reg_425[2]),
        .R(1'b0));
  FDRE \p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116117861798_lcssa1834_i_fu_88[3]),
        .Q(p_0_0_0116117861798_lcssa1834_i_load_reg_425[3]),
        .R(1'b0));
  FDRE \p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116117861798_lcssa1834_i_fu_88[4]),
        .Q(p_0_0_0116117861798_lcssa1834_i_load_reg_425[4]),
        .R(1'b0));
  FDRE \p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116117861798_lcssa1834_i_fu_88[5]),
        .Q(p_0_0_0116117861798_lcssa1834_i_load_reg_425[5]),
        .R(1'b0));
  FDRE \p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116117861798_lcssa1834_i_fu_88[6]),
        .Q(p_0_0_0116117861798_lcssa1834_i_load_reg_425[6]),
        .R(1'b0));
  FDRE \p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116117861798_lcssa1834_i_fu_88[7]),
        .Q(p_0_0_0116117861798_lcssa1834_i_load_reg_425[7]),
        .R(1'b0));
  FDRE \p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116117861798_lcssa1834_i_fu_88[8]),
        .Q(p_0_0_0116117861798_lcssa1834_i_load_reg_425[8]),
        .R(1'b0));
  FDRE \p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116117861798_lcssa1834_i_fu_88[9]),
        .Q(p_0_0_0116117861798_lcssa1834_i_load_reg_425[9]),
        .R(1'b0));
  FDRE \p_0_0_0116217841796_lcssa1832_i_fu_84_reg[0] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217841795_i_out[0]),
        .Q(p_0_0_0116217841796_lcssa1832_i_fu_84[0]),
        .R(1'b0));
  FDRE \p_0_0_0116217841796_lcssa1832_i_fu_84_reg[1] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217841795_i_out[1]),
        .Q(p_0_0_0116217841796_lcssa1832_i_fu_84[1]),
        .R(1'b0));
  FDRE \p_0_0_0116217841796_lcssa1832_i_fu_84_reg[2] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217841795_i_out[2]),
        .Q(p_0_0_0116217841796_lcssa1832_i_fu_84[2]),
        .R(1'b0));
  FDRE \p_0_0_0116217841796_lcssa1832_i_fu_84_reg[3] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217841795_i_out[3]),
        .Q(p_0_0_0116217841796_lcssa1832_i_fu_84[3]),
        .R(1'b0));
  FDRE \p_0_0_0116217841796_lcssa1832_i_fu_84_reg[4] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217841795_i_out[4]),
        .Q(p_0_0_0116217841796_lcssa1832_i_fu_84[4]),
        .R(1'b0));
  FDRE \p_0_0_0116217841796_lcssa1832_i_fu_84_reg[5] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217841795_i_out[5]),
        .Q(p_0_0_0116217841796_lcssa1832_i_fu_84[5]),
        .R(1'b0));
  FDRE \p_0_0_0116217841796_lcssa1832_i_fu_84_reg[6] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217841795_i_out[6]),
        .Q(p_0_0_0116217841796_lcssa1832_i_fu_84[6]),
        .R(1'b0));
  FDRE \p_0_0_0116217841796_lcssa1832_i_fu_84_reg[7] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217841795_i_out[7]),
        .Q(p_0_0_0116217841796_lcssa1832_i_fu_84[7]),
        .R(1'b0));
  FDRE \p_0_0_0116217841796_lcssa1832_i_fu_84_reg[8] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217841795_i_out[8]),
        .Q(p_0_0_0116217841796_lcssa1832_i_fu_84[8]),
        .R(1'b0));
  FDRE \p_0_0_0116217841796_lcssa1832_i_fu_84_reg[9] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217841795_i_out[9]),
        .Q(p_0_0_0116217841796_lcssa1832_i_fu_84[9]),
        .R(1'b0));
  FDRE \p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116217841796_lcssa1832_i_fu_84[0]),
        .Q(p_0_0_0116217841796_lcssa1832_i_load_reg_420[0]),
        .R(1'b0));
  FDRE \p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116217841796_lcssa1832_i_fu_84[1]),
        .Q(p_0_0_0116217841796_lcssa1832_i_load_reg_420[1]),
        .R(1'b0));
  FDRE \p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116217841796_lcssa1832_i_fu_84[2]),
        .Q(p_0_0_0116217841796_lcssa1832_i_load_reg_420[2]),
        .R(1'b0));
  FDRE \p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116217841796_lcssa1832_i_fu_84[3]),
        .Q(p_0_0_0116217841796_lcssa1832_i_load_reg_420[3]),
        .R(1'b0));
  FDRE \p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116217841796_lcssa1832_i_fu_84[4]),
        .Q(p_0_0_0116217841796_lcssa1832_i_load_reg_420[4]),
        .R(1'b0));
  FDRE \p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116217841796_lcssa1832_i_fu_84[5]),
        .Q(p_0_0_0116217841796_lcssa1832_i_load_reg_420[5]),
        .R(1'b0));
  FDRE \p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116217841796_lcssa1832_i_fu_84[6]),
        .Q(p_0_0_0116217841796_lcssa1832_i_load_reg_420[6]),
        .R(1'b0));
  FDRE \p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116217841796_lcssa1832_i_fu_84[7]),
        .Q(p_0_0_0116217841796_lcssa1832_i_load_reg_420[7]),
        .R(1'b0));
  FDRE \p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116217841796_lcssa1832_i_fu_84[8]),
        .Q(p_0_0_0116217841796_lcssa1832_i_load_reg_420[8]),
        .R(1'b0));
  FDRE \p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116217841796_lcssa1832_i_fu_84[9]),
        .Q(p_0_0_0116217841796_lcssa1832_i_load_reg_420[9]),
        .R(1'b0));
  FDRE \p_0_0_0116317821794_lcssa1830_i_fu_80_reg[0] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317821793_i_out[0]),
        .Q(p_0_0_0116317821794_lcssa1830_i_fu_80[0]),
        .R(1'b0));
  FDRE \p_0_0_0116317821794_lcssa1830_i_fu_80_reg[1] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317821793_i_out[1]),
        .Q(p_0_0_0116317821794_lcssa1830_i_fu_80[1]),
        .R(1'b0));
  FDRE \p_0_0_0116317821794_lcssa1830_i_fu_80_reg[2] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317821793_i_out[2]),
        .Q(p_0_0_0116317821794_lcssa1830_i_fu_80[2]),
        .R(1'b0));
  FDRE \p_0_0_0116317821794_lcssa1830_i_fu_80_reg[3] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317821793_i_out[3]),
        .Q(p_0_0_0116317821794_lcssa1830_i_fu_80[3]),
        .R(1'b0));
  FDRE \p_0_0_0116317821794_lcssa1830_i_fu_80_reg[4] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317821793_i_out[4]),
        .Q(p_0_0_0116317821794_lcssa1830_i_fu_80[4]),
        .R(1'b0));
  FDRE \p_0_0_0116317821794_lcssa1830_i_fu_80_reg[5] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317821793_i_out[5]),
        .Q(p_0_0_0116317821794_lcssa1830_i_fu_80[5]),
        .R(1'b0));
  FDRE \p_0_0_0116317821794_lcssa1830_i_fu_80_reg[6] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317821793_i_out[6]),
        .Q(p_0_0_0116317821794_lcssa1830_i_fu_80[6]),
        .R(1'b0));
  FDRE \p_0_0_0116317821794_lcssa1830_i_fu_80_reg[7] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317821793_i_out[7]),
        .Q(p_0_0_0116317821794_lcssa1830_i_fu_80[7]),
        .R(1'b0));
  FDRE \p_0_0_0116317821794_lcssa1830_i_fu_80_reg[8] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317821793_i_out[8]),
        .Q(p_0_0_0116317821794_lcssa1830_i_fu_80[8]),
        .R(1'b0));
  FDRE \p_0_0_0116317821794_lcssa1830_i_fu_80_reg[9] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317821793_i_out[9]),
        .Q(p_0_0_0116317821794_lcssa1830_i_fu_80[9]),
        .R(1'b0));
  FDRE \p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116317821794_lcssa1830_i_fu_80[0]),
        .Q(p_0_0_0116317821794_lcssa1830_i_load_reg_415[0]),
        .R(1'b0));
  FDRE \p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116317821794_lcssa1830_i_fu_80[1]),
        .Q(p_0_0_0116317821794_lcssa1830_i_load_reg_415[1]),
        .R(1'b0));
  FDRE \p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116317821794_lcssa1830_i_fu_80[2]),
        .Q(p_0_0_0116317821794_lcssa1830_i_load_reg_415[2]),
        .R(1'b0));
  FDRE \p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116317821794_lcssa1830_i_fu_80[3]),
        .Q(p_0_0_0116317821794_lcssa1830_i_load_reg_415[3]),
        .R(1'b0));
  FDRE \p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116317821794_lcssa1830_i_fu_80[4]),
        .Q(p_0_0_0116317821794_lcssa1830_i_load_reg_415[4]),
        .R(1'b0));
  FDRE \p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116317821794_lcssa1830_i_fu_80[5]),
        .Q(p_0_0_0116317821794_lcssa1830_i_load_reg_415[5]),
        .R(1'b0));
  FDRE \p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116317821794_lcssa1830_i_fu_80[6]),
        .Q(p_0_0_0116317821794_lcssa1830_i_load_reg_415[6]),
        .R(1'b0));
  FDRE \p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116317821794_lcssa1830_i_fu_80[7]),
        .Q(p_0_0_0116317821794_lcssa1830_i_load_reg_415[7]),
        .R(1'b0));
  FDRE \p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116317821794_lcssa1830_i_fu_80[8]),
        .Q(p_0_0_0116317821794_lcssa1830_i_load_reg_415[8]),
        .R(1'b0));
  FDRE \p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116317821794_lcssa1830_i_fu_80[9]),
        .Q(p_0_0_0116317821794_lcssa1830_i_load_reg_415[9]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801810_lcssa1846_i_fu_112_reg[0] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217801809_i_out[0]),
        .Q(p_0_0_01183_217801810_lcssa1846_i_fu_112[0]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801810_lcssa1846_i_fu_112_reg[1] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217801809_i_out[1]),
        .Q(p_0_0_01183_217801810_lcssa1846_i_fu_112[1]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801810_lcssa1846_i_fu_112_reg[2] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217801809_i_out[2]),
        .Q(p_0_0_01183_217801810_lcssa1846_i_fu_112[2]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801810_lcssa1846_i_fu_112_reg[3] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217801809_i_out[3]),
        .Q(p_0_0_01183_217801810_lcssa1846_i_fu_112[3]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801810_lcssa1846_i_fu_112_reg[4] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217801809_i_out[4]),
        .Q(p_0_0_01183_217801810_lcssa1846_i_fu_112[4]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801810_lcssa1846_i_fu_112_reg[5] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217801809_i_out[5]),
        .Q(p_0_0_01183_217801810_lcssa1846_i_fu_112[5]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801810_lcssa1846_i_fu_112_reg[6] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217801809_i_out[6]),
        .Q(p_0_0_01183_217801810_lcssa1846_i_fu_112[6]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801810_lcssa1846_i_fu_112_reg[7] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217801809_i_out[7]),
        .Q(p_0_0_01183_217801810_lcssa1846_i_fu_112[7]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801810_lcssa1846_i_fu_112_reg[8] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217801809_i_out[8]),
        .Q(p_0_0_01183_217801810_lcssa1846_i_fu_112[8]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801810_lcssa1846_i_fu_112_reg[9] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217801809_i_out[9]),
        .Q(p_0_0_01183_217801810_lcssa1846_i_fu_112[9]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01183_217801810_lcssa1846_i_fu_112[0]),
        .Q(p_0_0_01183_217801810_lcssa1846_i_load_reg_455[0]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01183_217801810_lcssa1846_i_fu_112[1]),
        .Q(p_0_0_01183_217801810_lcssa1846_i_load_reg_455[1]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01183_217801810_lcssa1846_i_fu_112[2]),
        .Q(p_0_0_01183_217801810_lcssa1846_i_load_reg_455[2]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01183_217801810_lcssa1846_i_fu_112[3]),
        .Q(p_0_0_01183_217801810_lcssa1846_i_load_reg_455[3]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01183_217801810_lcssa1846_i_fu_112[4]),
        .Q(p_0_0_01183_217801810_lcssa1846_i_load_reg_455[4]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01183_217801810_lcssa1846_i_fu_112[5]),
        .Q(p_0_0_01183_217801810_lcssa1846_i_load_reg_455[5]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01183_217801810_lcssa1846_i_fu_112[6]),
        .Q(p_0_0_01183_217801810_lcssa1846_i_load_reg_455[6]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01183_217801810_lcssa1846_i_fu_112[7]),
        .Q(p_0_0_01183_217801810_lcssa1846_i_load_reg_455[7]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01183_217801810_lcssa1846_i_fu_112[8]),
        .Q(p_0_0_01183_217801810_lcssa1846_i_load_reg_455[8]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01183_217801810_lcssa1846_i_fu_112[9]),
        .Q(p_0_0_01183_217801810_lcssa1846_i_load_reg_455[9]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781808_lcssa1844_i_fu_108_reg[0] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217781807_i_out[0]),
        .Q(p_0_0_01184_217781808_lcssa1844_i_fu_108[0]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781808_lcssa1844_i_fu_108_reg[1] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217781807_i_out[1]),
        .Q(p_0_0_01184_217781808_lcssa1844_i_fu_108[1]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781808_lcssa1844_i_fu_108_reg[2] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217781807_i_out[2]),
        .Q(p_0_0_01184_217781808_lcssa1844_i_fu_108[2]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781808_lcssa1844_i_fu_108_reg[3] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217781807_i_out[3]),
        .Q(p_0_0_01184_217781808_lcssa1844_i_fu_108[3]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781808_lcssa1844_i_fu_108_reg[4] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217781807_i_out[4]),
        .Q(p_0_0_01184_217781808_lcssa1844_i_fu_108[4]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781808_lcssa1844_i_fu_108_reg[5] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217781807_i_out[5]),
        .Q(p_0_0_01184_217781808_lcssa1844_i_fu_108[5]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781808_lcssa1844_i_fu_108_reg[6] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217781807_i_out[6]),
        .Q(p_0_0_01184_217781808_lcssa1844_i_fu_108[6]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781808_lcssa1844_i_fu_108_reg[7] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217781807_i_out[7]),
        .Q(p_0_0_01184_217781808_lcssa1844_i_fu_108[7]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781808_lcssa1844_i_fu_108_reg[8] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217781807_i_out[8]),
        .Q(p_0_0_01184_217781808_lcssa1844_i_fu_108[8]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781808_lcssa1844_i_fu_108_reg[9] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217781807_i_out[9]),
        .Q(p_0_0_01184_217781808_lcssa1844_i_fu_108[9]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01184_217781808_lcssa1844_i_fu_108[0]),
        .Q(p_0_0_01184_217781808_lcssa1844_i_load_reg_450[0]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01184_217781808_lcssa1844_i_fu_108[1]),
        .Q(p_0_0_01184_217781808_lcssa1844_i_load_reg_450[1]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01184_217781808_lcssa1844_i_fu_108[2]),
        .Q(p_0_0_01184_217781808_lcssa1844_i_load_reg_450[2]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01184_217781808_lcssa1844_i_fu_108[3]),
        .Q(p_0_0_01184_217781808_lcssa1844_i_load_reg_450[3]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01184_217781808_lcssa1844_i_fu_108[4]),
        .Q(p_0_0_01184_217781808_lcssa1844_i_load_reg_450[4]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01184_217781808_lcssa1844_i_fu_108[5]),
        .Q(p_0_0_01184_217781808_lcssa1844_i_load_reg_450[5]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01184_217781808_lcssa1844_i_fu_108[6]),
        .Q(p_0_0_01184_217781808_lcssa1844_i_load_reg_450[6]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01184_217781808_lcssa1844_i_fu_108[7]),
        .Q(p_0_0_01184_217781808_lcssa1844_i_load_reg_450[7]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01184_217781808_lcssa1844_i_fu_108[8]),
        .Q(p_0_0_01184_217781808_lcssa1844_i_load_reg_450[8]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01184_217781808_lcssa1844_i_fu_108[9]),
        .Q(p_0_0_01184_217781808_lcssa1844_i_load_reg_450[9]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761806_lcssa1842_i_fu_104_reg[0] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217761805_i_out[0]),
        .Q(p_0_0_01185_217761806_lcssa1842_i_fu_104[0]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761806_lcssa1842_i_fu_104_reg[1] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217761805_i_out[1]),
        .Q(p_0_0_01185_217761806_lcssa1842_i_fu_104[1]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761806_lcssa1842_i_fu_104_reg[2] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217761805_i_out[2]),
        .Q(p_0_0_01185_217761806_lcssa1842_i_fu_104[2]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761806_lcssa1842_i_fu_104_reg[3] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217761805_i_out[3]),
        .Q(p_0_0_01185_217761806_lcssa1842_i_fu_104[3]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761806_lcssa1842_i_fu_104_reg[4] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217761805_i_out[4]),
        .Q(p_0_0_01185_217761806_lcssa1842_i_fu_104[4]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761806_lcssa1842_i_fu_104_reg[5] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217761805_i_out[5]),
        .Q(p_0_0_01185_217761806_lcssa1842_i_fu_104[5]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761806_lcssa1842_i_fu_104_reg[6] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217761805_i_out[6]),
        .Q(p_0_0_01185_217761806_lcssa1842_i_fu_104[6]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761806_lcssa1842_i_fu_104_reg[7] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217761805_i_out[7]),
        .Q(p_0_0_01185_217761806_lcssa1842_i_fu_104[7]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761806_lcssa1842_i_fu_104_reg[8] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217761805_i_out[8]),
        .Q(p_0_0_01185_217761806_lcssa1842_i_fu_104[8]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761806_lcssa1842_i_fu_104_reg[9] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217761805_i_out[9]),
        .Q(p_0_0_01185_217761806_lcssa1842_i_fu_104[9]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01185_217761806_lcssa1842_i_fu_104[0]),
        .Q(p_0_0_01185_217761806_lcssa1842_i_load_reg_445[0]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01185_217761806_lcssa1842_i_fu_104[1]),
        .Q(p_0_0_01185_217761806_lcssa1842_i_load_reg_445[1]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01185_217761806_lcssa1842_i_fu_104[2]),
        .Q(p_0_0_01185_217761806_lcssa1842_i_load_reg_445[2]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01185_217761806_lcssa1842_i_fu_104[3]),
        .Q(p_0_0_01185_217761806_lcssa1842_i_load_reg_445[3]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01185_217761806_lcssa1842_i_fu_104[4]),
        .Q(p_0_0_01185_217761806_lcssa1842_i_load_reg_445[4]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01185_217761806_lcssa1842_i_fu_104[5]),
        .Q(p_0_0_01185_217761806_lcssa1842_i_load_reg_445[5]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01185_217761806_lcssa1842_i_fu_104[6]),
        .Q(p_0_0_01185_217761806_lcssa1842_i_load_reg_445[6]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01185_217761806_lcssa1842_i_fu_104[7]),
        .Q(p_0_0_01185_217761806_lcssa1842_i_load_reg_445[7]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01185_217761806_lcssa1842_i_fu_104[8]),
        .Q(p_0_0_01185_217761806_lcssa1842_i_load_reg_445[8]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01185_217761806_lcssa1842_i_fu_104[9]),
        .Q(p_0_0_01185_217761806_lcssa1842_i_load_reg_445[9]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491799_lcssa1836_i_fu_92_reg[0] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out[0]),
        .Q(p_0_0_0_0_011491799_lcssa1836_i_fu_92[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491799_lcssa1836_i_fu_92_reg[1] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out[1]),
        .Q(p_0_0_0_0_011491799_lcssa1836_i_fu_92[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491799_lcssa1836_i_fu_92_reg[2] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out[2]),
        .Q(p_0_0_0_0_011491799_lcssa1836_i_fu_92[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491799_lcssa1836_i_fu_92_reg[3] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out[3]),
        .Q(p_0_0_0_0_011491799_lcssa1836_i_fu_92[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491799_lcssa1836_i_fu_92_reg[4] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out[4]),
        .Q(p_0_0_0_0_011491799_lcssa1836_i_fu_92[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491799_lcssa1836_i_fu_92_reg[5] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out[5]),
        .Q(p_0_0_0_0_011491799_lcssa1836_i_fu_92[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491799_lcssa1836_i_fu_92_reg[6] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out[6]),
        .Q(p_0_0_0_0_011491799_lcssa1836_i_fu_92[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491799_lcssa1836_i_fu_92_reg[7] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out[7]),
        .Q(p_0_0_0_0_011491799_lcssa1836_i_fu_92[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491799_lcssa1836_i_fu_92_reg[8] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out[8]),
        .Q(p_0_0_0_0_011491799_lcssa1836_i_fu_92[8]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491799_lcssa1836_i_fu_92_reg[9] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out[9]),
        .Q(p_0_0_0_0_011491799_lcssa1836_i_fu_92[9]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011491799_lcssa1836_i_fu_92[0]),
        .Q(p_0_0_0_0_011491799_lcssa1836_i_load_reg_430[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011491799_lcssa1836_i_fu_92[1]),
        .Q(p_0_0_0_0_011491799_lcssa1836_i_load_reg_430[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011491799_lcssa1836_i_fu_92[2]),
        .Q(p_0_0_0_0_011491799_lcssa1836_i_load_reg_430[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011491799_lcssa1836_i_fu_92[3]),
        .Q(p_0_0_0_0_011491799_lcssa1836_i_load_reg_430[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011491799_lcssa1836_i_fu_92[4]),
        .Q(p_0_0_0_0_011491799_lcssa1836_i_load_reg_430[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011491799_lcssa1836_i_fu_92[5]),
        .Q(p_0_0_0_0_011491799_lcssa1836_i_load_reg_430[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011491799_lcssa1836_i_fu_92[6]),
        .Q(p_0_0_0_0_011491799_lcssa1836_i_load_reg_430[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011491799_lcssa1836_i_fu_92[7]),
        .Q(p_0_0_0_0_011491799_lcssa1836_i_load_reg_430[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011491799_lcssa1836_i_fu_92[8]),
        .Q(p_0_0_0_0_011491799_lcssa1836_i_load_reg_430[8]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011491799_lcssa1836_i_fu_92[9]),
        .Q(p_0_0_0_0_011491799_lcssa1836_i_load_reg_430[9]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551704_lcssa1748_i_fu_68_reg[0] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551706_i_out[0]),
        .Q(p_0_0_0_0_011551704_lcssa1748_i_fu_68[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551704_lcssa1748_i_fu_68_reg[1] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551706_i_out[1]),
        .Q(p_0_0_0_0_011551704_lcssa1748_i_fu_68[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551704_lcssa1748_i_fu_68_reg[2] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551706_i_out[2]),
        .Q(p_0_0_0_0_011551704_lcssa1748_i_fu_68[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551704_lcssa1748_i_fu_68_reg[3] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551706_i_out[3]),
        .Q(p_0_0_0_0_011551704_lcssa1748_i_fu_68[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551704_lcssa1748_i_fu_68_reg[4] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551706_i_out[4]),
        .Q(p_0_0_0_0_011551704_lcssa1748_i_fu_68[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551704_lcssa1748_i_fu_68_reg[5] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551706_i_out[5]),
        .Q(p_0_0_0_0_011551704_lcssa1748_i_fu_68[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551704_lcssa1748_i_fu_68_reg[6] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551706_i_out[6]),
        .Q(p_0_0_0_0_011551704_lcssa1748_i_fu_68[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551704_lcssa1748_i_fu_68_reg[7] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551706_i_out[7]),
        .Q(p_0_0_0_0_011551704_lcssa1748_i_fu_68[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551704_lcssa1748_i_fu_68_reg[8] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551706_i_out[8]),
        .Q(p_0_0_0_0_011551704_lcssa1748_i_fu_68[8]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551704_lcssa1748_i_fu_68_reg[9] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551706_i_out[9]),
        .Q(p_0_0_0_0_011551704_lcssa1748_i_fu_68[9]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551704_lcssa1748_i_load_reg_400_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011551704_lcssa1748_i_fu_68[0]),
        .Q(p_0_0_0_0_011551704_lcssa1748_i_load_reg_400[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551704_lcssa1748_i_load_reg_400_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011551704_lcssa1748_i_fu_68[1]),
        .Q(p_0_0_0_0_011551704_lcssa1748_i_load_reg_400[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551704_lcssa1748_i_load_reg_400_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011551704_lcssa1748_i_fu_68[2]),
        .Q(p_0_0_0_0_011551704_lcssa1748_i_load_reg_400[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551704_lcssa1748_i_load_reg_400_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011551704_lcssa1748_i_fu_68[3]),
        .Q(p_0_0_0_0_011551704_lcssa1748_i_load_reg_400[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551704_lcssa1748_i_load_reg_400_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011551704_lcssa1748_i_fu_68[4]),
        .Q(p_0_0_0_0_011551704_lcssa1748_i_load_reg_400[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551704_lcssa1748_i_load_reg_400_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011551704_lcssa1748_i_fu_68[5]),
        .Q(p_0_0_0_0_011551704_lcssa1748_i_load_reg_400[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551704_lcssa1748_i_load_reg_400_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011551704_lcssa1748_i_fu_68[6]),
        .Q(p_0_0_0_0_011551704_lcssa1748_i_load_reg_400[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551704_lcssa1748_i_load_reg_400_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011551704_lcssa1748_i_fu_68[7]),
        .Q(p_0_0_0_0_011551704_lcssa1748_i_load_reg_400[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551704_lcssa1748_i_load_reg_400_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011551704_lcssa1748_i_fu_68[8]),
        .Q(p_0_0_0_0_011551704_lcssa1748_i_load_reg_400[8]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551704_lcssa1748_i_load_reg_400_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011551704_lcssa1748_i_fu_68[9]),
        .Q(p_0_0_0_0_011551704_lcssa1748_i_load_reg_400[9]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501801_lcssa1838_i_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out[0]),
        .Q(p_0_1_0_0_011501801_lcssa1838_i_fu_96[0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501801_lcssa1838_i_fu_96_reg[1] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out[1]),
        .Q(p_0_1_0_0_011501801_lcssa1838_i_fu_96[1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501801_lcssa1838_i_fu_96_reg[2] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out[2]),
        .Q(p_0_1_0_0_011501801_lcssa1838_i_fu_96[2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501801_lcssa1838_i_fu_96_reg[3] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out[3]),
        .Q(p_0_1_0_0_011501801_lcssa1838_i_fu_96[3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501801_lcssa1838_i_fu_96_reg[4] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out[4]),
        .Q(p_0_1_0_0_011501801_lcssa1838_i_fu_96[4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501801_lcssa1838_i_fu_96_reg[5] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out[5]),
        .Q(p_0_1_0_0_011501801_lcssa1838_i_fu_96[5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501801_lcssa1838_i_fu_96_reg[6] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out[6]),
        .Q(p_0_1_0_0_011501801_lcssa1838_i_fu_96[6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501801_lcssa1838_i_fu_96_reg[7] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out[7]),
        .Q(p_0_1_0_0_011501801_lcssa1838_i_fu_96[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501801_lcssa1838_i_fu_96_reg[8] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out[8]),
        .Q(p_0_1_0_0_011501801_lcssa1838_i_fu_96[8]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501801_lcssa1838_i_fu_96_reg[9] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out[9]),
        .Q(p_0_1_0_0_011501801_lcssa1838_i_fu_96[9]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011501801_lcssa1838_i_fu_96[0]),
        .Q(p_0_1_0_0_011501801_lcssa1838_i_load_reg_435[0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011501801_lcssa1838_i_fu_96[1]),
        .Q(p_0_1_0_0_011501801_lcssa1838_i_load_reg_435[1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011501801_lcssa1838_i_fu_96[2]),
        .Q(p_0_1_0_0_011501801_lcssa1838_i_load_reg_435[2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011501801_lcssa1838_i_fu_96[3]),
        .Q(p_0_1_0_0_011501801_lcssa1838_i_load_reg_435[3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011501801_lcssa1838_i_fu_96[4]),
        .Q(p_0_1_0_0_011501801_lcssa1838_i_load_reg_435[4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011501801_lcssa1838_i_fu_96[5]),
        .Q(p_0_1_0_0_011501801_lcssa1838_i_load_reg_435[5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011501801_lcssa1838_i_fu_96[6]),
        .Q(p_0_1_0_0_011501801_lcssa1838_i_load_reg_435[6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011501801_lcssa1838_i_fu_96[7]),
        .Q(p_0_1_0_0_011501801_lcssa1838_i_load_reg_435[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011501801_lcssa1838_i_fu_96[8]),
        .Q(p_0_1_0_0_011501801_lcssa1838_i_load_reg_435[8]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011501801_lcssa1838_i_fu_96[9]),
        .Q(p_0_1_0_0_011501801_lcssa1838_i_load_reg_435[9]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561707_lcssa1750_i_fu_72_reg[0] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561709_i_out[0]),
        .Q(p_0_1_0_0_011561707_lcssa1750_i_fu_72[0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561707_lcssa1750_i_fu_72_reg[1] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561709_i_out[1]),
        .Q(p_0_1_0_0_011561707_lcssa1750_i_fu_72[1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561707_lcssa1750_i_fu_72_reg[2] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561709_i_out[2]),
        .Q(p_0_1_0_0_011561707_lcssa1750_i_fu_72[2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561707_lcssa1750_i_fu_72_reg[3] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561709_i_out[3]),
        .Q(p_0_1_0_0_011561707_lcssa1750_i_fu_72[3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561707_lcssa1750_i_fu_72_reg[4] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561709_i_out[4]),
        .Q(p_0_1_0_0_011561707_lcssa1750_i_fu_72[4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561707_lcssa1750_i_fu_72_reg[5] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561709_i_out[5]),
        .Q(p_0_1_0_0_011561707_lcssa1750_i_fu_72[5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561707_lcssa1750_i_fu_72_reg[6] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561709_i_out[6]),
        .Q(p_0_1_0_0_011561707_lcssa1750_i_fu_72[6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561707_lcssa1750_i_fu_72_reg[7] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561709_i_out[7]),
        .Q(p_0_1_0_0_011561707_lcssa1750_i_fu_72[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561707_lcssa1750_i_fu_72_reg[8] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561709_i_out[8]),
        .Q(p_0_1_0_0_011561707_lcssa1750_i_fu_72[8]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561707_lcssa1750_i_fu_72_reg[9] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561709_i_out[9]),
        .Q(p_0_1_0_0_011561707_lcssa1750_i_fu_72[9]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011561707_lcssa1750_i_fu_72[0]),
        .Q(p_0_1_0_0_011561707_lcssa1750_i_load_reg_405[0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011561707_lcssa1750_i_fu_72[1]),
        .Q(p_0_1_0_0_011561707_lcssa1750_i_load_reg_405[1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011561707_lcssa1750_i_fu_72[2]),
        .Q(p_0_1_0_0_011561707_lcssa1750_i_load_reg_405[2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011561707_lcssa1750_i_fu_72[3]),
        .Q(p_0_1_0_0_011561707_lcssa1750_i_load_reg_405[3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011561707_lcssa1750_i_fu_72[4]),
        .Q(p_0_1_0_0_011561707_lcssa1750_i_load_reg_405[4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011561707_lcssa1750_i_fu_72[5]),
        .Q(p_0_1_0_0_011561707_lcssa1750_i_load_reg_405[5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011561707_lcssa1750_i_fu_72[6]),
        .Q(p_0_1_0_0_011561707_lcssa1750_i_load_reg_405[6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011561707_lcssa1750_i_fu_72[7]),
        .Q(p_0_1_0_0_011561707_lcssa1750_i_load_reg_405[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011561707_lcssa1750_i_fu_72[8]),
        .Q(p_0_1_0_0_011561707_lcssa1750_i_load_reg_405[8]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011561707_lcssa1750_i_fu_72[9]),
        .Q(p_0_1_0_0_011561707_lcssa1750_i_load_reg_405[9]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511803_lcssa1840_i_fu_100_reg[0] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out[0]),
        .Q(p_0_2_0_0_011511803_lcssa1840_i_fu_100[0]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511803_lcssa1840_i_fu_100_reg[1] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out[1]),
        .Q(p_0_2_0_0_011511803_lcssa1840_i_fu_100[1]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511803_lcssa1840_i_fu_100_reg[2] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out[2]),
        .Q(p_0_2_0_0_011511803_lcssa1840_i_fu_100[2]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511803_lcssa1840_i_fu_100_reg[3] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out[3]),
        .Q(p_0_2_0_0_011511803_lcssa1840_i_fu_100[3]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511803_lcssa1840_i_fu_100_reg[4] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out[4]),
        .Q(p_0_2_0_0_011511803_lcssa1840_i_fu_100[4]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511803_lcssa1840_i_fu_100_reg[5] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out[5]),
        .Q(p_0_2_0_0_011511803_lcssa1840_i_fu_100[5]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511803_lcssa1840_i_fu_100_reg[6] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out[6]),
        .Q(p_0_2_0_0_011511803_lcssa1840_i_fu_100[6]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511803_lcssa1840_i_fu_100_reg[7] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out[7]),
        .Q(p_0_2_0_0_011511803_lcssa1840_i_fu_100[7]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511803_lcssa1840_i_fu_100_reg[8] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out[8]),
        .Q(p_0_2_0_0_011511803_lcssa1840_i_fu_100[8]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511803_lcssa1840_i_fu_100_reg[9] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out[9]),
        .Q(p_0_2_0_0_011511803_lcssa1840_i_fu_100[9]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011511803_lcssa1840_i_fu_100[0]),
        .Q(p_0_2_0_0_011511803_lcssa1840_i_load_reg_440[0]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011511803_lcssa1840_i_fu_100[1]),
        .Q(p_0_2_0_0_011511803_lcssa1840_i_load_reg_440[1]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011511803_lcssa1840_i_fu_100[2]),
        .Q(p_0_2_0_0_011511803_lcssa1840_i_load_reg_440[2]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011511803_lcssa1840_i_fu_100[3]),
        .Q(p_0_2_0_0_011511803_lcssa1840_i_load_reg_440[3]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011511803_lcssa1840_i_fu_100[4]),
        .Q(p_0_2_0_0_011511803_lcssa1840_i_load_reg_440[4]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011511803_lcssa1840_i_fu_100[5]),
        .Q(p_0_2_0_0_011511803_lcssa1840_i_load_reg_440[5]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011511803_lcssa1840_i_fu_100[6]),
        .Q(p_0_2_0_0_011511803_lcssa1840_i_load_reg_440[6]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011511803_lcssa1840_i_fu_100[7]),
        .Q(p_0_2_0_0_011511803_lcssa1840_i_load_reg_440[7]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011511803_lcssa1840_i_fu_100[8]),
        .Q(p_0_2_0_0_011511803_lcssa1840_i_load_reg_440[8]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011511803_lcssa1840_i_fu_100[9]),
        .Q(p_0_2_0_0_011511803_lcssa1840_i_load_reg_440[9]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571710_lcssa1752_i_fu_76_reg[0] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571712_i_out[0]),
        .Q(p_0_2_0_0_011571710_lcssa1752_i_fu_76[0]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571710_lcssa1752_i_fu_76_reg[1] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571712_i_out[1]),
        .Q(p_0_2_0_0_011571710_lcssa1752_i_fu_76[1]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571710_lcssa1752_i_fu_76_reg[2] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571712_i_out[2]),
        .Q(p_0_2_0_0_011571710_lcssa1752_i_fu_76[2]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571710_lcssa1752_i_fu_76_reg[3] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571712_i_out[3]),
        .Q(p_0_2_0_0_011571710_lcssa1752_i_fu_76[3]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571710_lcssa1752_i_fu_76_reg[4] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571712_i_out[4]),
        .Q(p_0_2_0_0_011571710_lcssa1752_i_fu_76[4]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571710_lcssa1752_i_fu_76_reg[5] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571712_i_out[5]),
        .Q(p_0_2_0_0_011571710_lcssa1752_i_fu_76[5]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571710_lcssa1752_i_fu_76_reg[6] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571712_i_out[6]),
        .Q(p_0_2_0_0_011571710_lcssa1752_i_fu_76[6]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571710_lcssa1752_i_fu_76_reg[7] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571712_i_out[7]),
        .Q(p_0_2_0_0_011571710_lcssa1752_i_fu_76[7]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571710_lcssa1752_i_fu_76_reg[8] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571712_i_out[8]),
        .Q(p_0_2_0_0_011571710_lcssa1752_i_fu_76[8]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571710_lcssa1752_i_fu_76_reg[9] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511803_lcssa1840_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571712_i_out[9]),
        .Q(p_0_2_0_0_011571710_lcssa1752_i_fu_76[9]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011571710_lcssa1752_i_fu_76[0]),
        .Q(p_0_2_0_0_011571710_lcssa1752_i_load_reg_410[0]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011571710_lcssa1752_i_fu_76[1]),
        .Q(p_0_2_0_0_011571710_lcssa1752_i_load_reg_410[1]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011571710_lcssa1752_i_fu_76[2]),
        .Q(p_0_2_0_0_011571710_lcssa1752_i_load_reg_410[2]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011571710_lcssa1752_i_fu_76[3]),
        .Q(p_0_2_0_0_011571710_lcssa1752_i_load_reg_410[3]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011571710_lcssa1752_i_fu_76[4]),
        .Q(p_0_2_0_0_011571710_lcssa1752_i_load_reg_410[4]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011571710_lcssa1752_i_fu_76[5]),
        .Q(p_0_2_0_0_011571710_lcssa1752_i_load_reg_410[5]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011571710_lcssa1752_i_fu_76[6]),
        .Q(p_0_2_0_0_011571710_lcssa1752_i_load_reg_410[6]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011571710_lcssa1752_i_fu_76[7]),
        .Q(p_0_2_0_0_011571710_lcssa1752_i_load_reg_410[7]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011571710_lcssa1752_i_fu_76[8]),
        .Q(p_0_2_0_0_011571710_lcssa1752_i_load_reg_410[8]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011571710_lcssa1752_i_fu_76[9]),
        .Q(p_0_2_0_0_011571710_lcssa1752_i_load_reg_410[9]),
        .R(1'b0));
  FDRE \trunc_ln870_1_i_reg_392_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\trunc_ln870_1_i_reg_392_reg[14]_0 [0]),
        .Q(trunc_ln870_1_i_reg_392[0]),
        .R(1'b0));
  FDRE \trunc_ln870_1_i_reg_392_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\trunc_ln870_1_i_reg_392_reg[14]_0 [10]),
        .Q(trunc_ln870_1_i_reg_392[10]),
        .R(1'b0));
  FDRE \trunc_ln870_1_i_reg_392_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\trunc_ln870_1_i_reg_392_reg[14]_0 [11]),
        .Q(trunc_ln870_1_i_reg_392[11]),
        .R(1'b0));
  FDRE \trunc_ln870_1_i_reg_392_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\trunc_ln870_1_i_reg_392_reg[14]_0 [12]),
        .Q(trunc_ln870_1_i_reg_392[12]),
        .R(1'b0));
  FDRE \trunc_ln870_1_i_reg_392_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\trunc_ln870_1_i_reg_392_reg[14]_0 [13]),
        .Q(trunc_ln870_1_i_reg_392[13]),
        .R(1'b0));
  FDRE \trunc_ln870_1_i_reg_392_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\trunc_ln870_1_i_reg_392_reg[14]_0 [14]),
        .Q(trunc_ln870_1_i_reg_392[14]),
        .R(1'b0));
  FDRE \trunc_ln870_1_i_reg_392_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\trunc_ln870_1_i_reg_392_reg[14]_0 [1]),
        .Q(trunc_ln870_1_i_reg_392[1]),
        .R(1'b0));
  FDRE \trunc_ln870_1_i_reg_392_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\trunc_ln870_1_i_reg_392_reg[14]_0 [2]),
        .Q(trunc_ln870_1_i_reg_392[2]),
        .R(1'b0));
  FDRE \trunc_ln870_1_i_reg_392_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\trunc_ln870_1_i_reg_392_reg[14]_0 [3]),
        .Q(trunc_ln870_1_i_reg_392[3]),
        .R(1'b0));
  FDRE \trunc_ln870_1_i_reg_392_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\trunc_ln870_1_i_reg_392_reg[14]_0 [4]),
        .Q(trunc_ln870_1_i_reg_392[4]),
        .R(1'b0));
  FDRE \trunc_ln870_1_i_reg_392_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\trunc_ln870_1_i_reg_392_reg[14]_0 [5]),
        .Q(trunc_ln870_1_i_reg_392[5]),
        .R(1'b0));
  FDRE \trunc_ln870_1_i_reg_392_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\trunc_ln870_1_i_reg_392_reg[14]_0 [6]),
        .Q(trunc_ln870_1_i_reg_392[6]),
        .R(1'b0));
  FDRE \trunc_ln870_1_i_reg_392_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\trunc_ln870_1_i_reg_392_reg[14]_0 [7]),
        .Q(trunc_ln870_1_i_reg_392[7]),
        .R(1'b0));
  FDRE \trunc_ln870_1_i_reg_392_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\trunc_ln870_1_i_reg_392_reg[14]_0 [8]),
        .Q(trunc_ln870_1_i_reg_392[8]),
        .R(1'b0));
  FDRE \trunc_ln870_1_i_reg_392_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\trunc_ln870_1_i_reg_392_reg[14]_0 [9]),
        .Q(trunc_ln870_1_i_reg_392[9]),
        .R(1'b0));
  FDRE \x_phase_reg_387_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\x_phase_reg_387_reg[0]_0 ),
        .Q(x_phase_reg_387),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \xor_i_reg_460[0]_i_1 
       (.I0(\y_fu_64_reg[10]_0 [0]),
        .I1(trunc_ln870_1_i_reg_392[0]),
        .O(xor_i_fu_267_p2));
  FDRE \xor_i_reg_460_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(xor_i_fu_267_p2),
        .Q(xor_i_reg_460[0]),
        .R(1'b0));
  FDRE \xor_i_reg_460_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln870_1_i_reg_392[10]),
        .Q(xor_i_reg_460[10]),
        .R(1'b0));
  FDRE \xor_i_reg_460_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln870_1_i_reg_392[11]),
        .Q(xor_i_reg_460[11]),
        .R(1'b0));
  FDRE \xor_i_reg_460_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln870_1_i_reg_392[12]),
        .Q(xor_i_reg_460[12]),
        .R(1'b0));
  FDRE \xor_i_reg_460_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln870_1_i_reg_392[13]),
        .Q(xor_i_reg_460[13]),
        .R(1'b0));
  FDRE \xor_i_reg_460_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln870_1_i_reg_392[14]),
        .Q(xor_i_reg_460[14]),
        .R(1'b0));
  FDRE \xor_i_reg_460_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln870_1_i_reg_392[1]),
        .Q(xor_i_reg_460[1]),
        .R(1'b0));
  FDRE \xor_i_reg_460_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln870_1_i_reg_392[2]),
        .Q(xor_i_reg_460[2]),
        .R(1'b0));
  FDRE \xor_i_reg_460_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln870_1_i_reg_392[3]),
        .Q(xor_i_reg_460[3]),
        .R(1'b0));
  FDRE \xor_i_reg_460_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln870_1_i_reg_392[4]),
        .Q(xor_i_reg_460[4]),
        .R(1'b0));
  FDRE \xor_i_reg_460_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln870_1_i_reg_392[5]),
        .Q(xor_i_reg_460[5]),
        .R(1'b0));
  FDRE \xor_i_reg_460_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln870_1_i_reg_392[6]),
        .Q(xor_i_reg_460[6]),
        .R(1'b0));
  FDRE \xor_i_reg_460_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln870_1_i_reg_392[7]),
        .Q(xor_i_reg_460[7]),
        .R(1'b0));
  FDRE \xor_i_reg_460_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln870_1_i_reg_392[8]),
        .Q(xor_i_reg_460[8]),
        .R(1'b0));
  FDRE \xor_i_reg_460_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln870_1_i_reg_392[9]),
        .Q(xor_i_reg_460[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_64[0]_i_1 
       (.I0(\y_fu_64_reg[10]_0 [0]),
        .O(y_6_fu_211_p2[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \y_fu_64[10]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln878_fu_206_p2__20),
        .O(y_fu_640));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \y_fu_64[10]_i_2 
       (.I0(\y_fu_64_reg[10]_0 [8]),
        .I1(\y_fu_64_reg[10]_0 [6]),
        .I2(\y_fu_64[10]_i_3_n_5 ),
        .I3(\y_fu_64_reg[10]_0 [7]),
        .I4(\y_fu_64_reg[10]_0 [9]),
        .I5(\y_fu_64_reg[10]_0 [10]),
        .O(y_6_fu_211_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \y_fu_64[10]_i_3 
       (.I0(\y_fu_64_reg[10]_0 [5]),
        .I1(\y_fu_64_reg[10]_0 [3]),
        .I2(\y_fu_64_reg[10]_0 [1]),
        .I3(\y_fu_64_reg[10]_0 [0]),
        .I4(\y_fu_64_reg[10]_0 [2]),
        .I5(\y_fu_64_reg[10]_0 [4]),
        .O(\y_fu_64[10]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \y_fu_64[1]_i_1 
       (.I0(\y_fu_64_reg[10]_0 [0]),
        .I1(\y_fu_64_reg[10]_0 [1]),
        .O(y_6_fu_211_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \y_fu_64[2]_i_1 
       (.I0(\y_fu_64_reg[10]_0 [0]),
        .I1(\y_fu_64_reg[10]_0 [1]),
        .I2(\y_fu_64_reg[10]_0 [2]),
        .O(y_6_fu_211_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \y_fu_64[3]_i_1 
       (.I0(\y_fu_64_reg[10]_0 [1]),
        .I1(\y_fu_64_reg[10]_0 [0]),
        .I2(\y_fu_64_reg[10]_0 [2]),
        .I3(\y_fu_64_reg[10]_0 [3]),
        .O(y_6_fu_211_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \y_fu_64[4]_i_1 
       (.I0(\y_fu_64_reg[10]_0 [2]),
        .I1(\y_fu_64_reg[10]_0 [0]),
        .I2(\y_fu_64_reg[10]_0 [1]),
        .I3(\y_fu_64_reg[10]_0 [3]),
        .I4(\y_fu_64_reg[10]_0 [4]),
        .O(y_6_fu_211_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \y_fu_64[5]_i_1 
       (.I0(\y_fu_64_reg[10]_0 [3]),
        .I1(\y_fu_64_reg[10]_0 [1]),
        .I2(\y_fu_64_reg[10]_0 [0]),
        .I3(\y_fu_64_reg[10]_0 [2]),
        .I4(\y_fu_64_reg[10]_0 [4]),
        .I5(\y_fu_64_reg[10]_0 [5]),
        .O(y_6_fu_211_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \y_fu_64[6]_i_1 
       (.I0(\y_fu_64[10]_i_3_n_5 ),
        .I1(\y_fu_64_reg[10]_0 [6]),
        .O(y_6_fu_211_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \y_fu_64[7]_i_1 
       (.I0(\y_fu_64[10]_i_3_n_5 ),
        .I1(\y_fu_64_reg[10]_0 [6]),
        .I2(\y_fu_64_reg[10]_0 [7]),
        .O(y_6_fu_211_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \y_fu_64[8]_i_1 
       (.I0(\y_fu_64_reg[10]_0 [6]),
        .I1(\y_fu_64[10]_i_3_n_5 ),
        .I2(\y_fu_64_reg[10]_0 [7]),
        .I3(\y_fu_64_reg[10]_0 [8]),
        .O(y_6_fu_211_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \y_fu_64[9]_i_1 
       (.I0(\y_fu_64_reg[10]_0 [7]),
        .I1(\y_fu_64[10]_i_3_n_5 ),
        .I2(\y_fu_64_reg[10]_0 [6]),
        .I3(\y_fu_64_reg[10]_0 [8]),
        .I4(\y_fu_64_reg[10]_0 [9]),
        .O(y_6_fu_211_p2[9]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[0] 
       (.C(ap_clk),
        .CE(y_fu_640),
        .D(y_6_fu_211_p2[0]),
        .Q(\y_fu_64_reg[10]_0 [0]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[10] 
       (.C(ap_clk),
        .CE(y_fu_640),
        .D(y_6_fu_211_p2[10]),
        .Q(\y_fu_64_reg[10]_0 [10]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[1] 
       (.C(ap_clk),
        .CE(y_fu_640),
        .D(y_6_fu_211_p2[1]),
        .Q(\y_fu_64_reg[10]_0 [1]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[2] 
       (.C(ap_clk),
        .CE(y_fu_640),
        .D(y_6_fu_211_p2[2]),
        .Q(\y_fu_64_reg[10]_0 [2]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[3] 
       (.C(ap_clk),
        .CE(y_fu_640),
        .D(y_6_fu_211_p2[3]),
        .Q(\y_fu_64_reg[10]_0 [3]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[4] 
       (.C(ap_clk),
        .CE(y_fu_640),
        .D(y_6_fu_211_p2[4]),
        .Q(\y_fu_64_reg[10]_0 [4]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[5] 
       (.C(ap_clk),
        .CE(y_fu_640),
        .D(y_6_fu_211_p2[5]),
        .Q(\y_fu_64_reg[10]_0 [5]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[6] 
       (.C(ap_clk),
        .CE(y_fu_640),
        .D(y_6_fu_211_p2[6]),
        .Q(\y_fu_64_reg[10]_0 [6]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[7] 
       (.C(ap_clk),
        .CE(y_fu_640),
        .D(y_6_fu_211_p2[7]),
        .Q(\y_fu_64_reg[10]_0 [7]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[8] 
       (.C(ap_clk),
        .CE(y_fu_640),
        .D(y_6_fu_211_p2[8]),
        .Q(\y_fu_64_reg[10]_0 [8]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[9] 
       (.C(ap_clk),
        .CE(y_fu_640),
        .D(y_6_fu_211_p2[9]),
        .Q(\y_fu_64_reg[10]_0 [9]),
        .R(\ap_CS_fsm_reg[0]_0 ));
endmodule

module design_1_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2
   (ap_block_pp0_stage0_subdone,
    ap_loop_exit_ready_pp0_iter2_reg,
    ap_done_cache,
    q1,
    we0,
    E,
    p_9_in,
    p_6_in,
    \ap_CS_fsm_reg[3] ,
    D,
    push,
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg,
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_0 ,
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_1 ,
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_2 ,
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_3 ,
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_4 ,
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_5 ,
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_6 ,
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_7 ,
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_8 ,
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_9 ,
    \pix_reg_419_pp0_iter2_reg_reg[9]_0 ,
    \p_0_0_01183_217801809_i_load_reg_2056_reg[9]_0 ,
    \p_0_0_01184_217781807_i_load_reg_2050_reg[9]_0 ,
    \p_0_0_01185_217761805_i_load_reg_2044_reg[9]_0 ,
    \right_5_reg_2039_reg[9]_0 ,
    \right_4_reg_2034_reg[9]_0 ,
    \right_3_reg_2029_reg[9]_0 ,
    \p_0_0_0116117861797_i_load_reg_2023_reg[9]_0 ,
    \p_0_0_0116217841795_i_load_reg_2017_reg[9]_0 ,
    \p_0_0_0116317821793_i_load_reg_2011_reg[9]_0 ,
    \p_0_2_0_0_011571712_i_load_reg_2074_reg[9]_0 ,
    \p_0_1_0_0_011561709_i_load_reg_2068_reg[9]_0 ,
    \p_0_0_0_0_011551706_i_load_reg_2062_reg[9]_0 ,
    ap_clk,
    ap_done_cache_reg,
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
    ap_done_cache_reg_0,
    \p_0_0_01185_217761805_i_fu_184_reg[0]_0 ,
    \p_0_0_01185_217761805_i_fu_184_reg[1]_0 ,
    \p_0_0_01185_217761805_i_fu_184_reg[2]_0 ,
    \p_0_0_01185_217761805_i_fu_184_reg[3]_0 ,
    \p_0_0_01185_217761805_i_fu_184_reg[4]_0 ,
    \p_0_0_01185_217761805_i_fu_184_reg[5]_0 ,
    \p_0_0_01185_217761805_i_fu_184_reg[6]_0 ,
    \p_0_0_01185_217761805_i_fu_184_reg[7]_0 ,
    \p_0_0_01185_217761805_i_fu_184_reg[8]_0 ,
    \p_0_0_01185_217761805_i_fu_184_reg[9]_0 ,
    \p_0_0_01184_217781807_i_fu_188_reg[0]_0 ,
    \p_0_0_01184_217781807_i_fu_188_reg[1]_0 ,
    \p_0_0_01184_217781807_i_fu_188_reg[2]_0 ,
    \p_0_0_01184_217781807_i_fu_188_reg[3]_0 ,
    \p_0_0_01184_217781807_i_fu_188_reg[4]_0 ,
    \p_0_0_01184_217781807_i_fu_188_reg[5]_0 ,
    \p_0_0_01184_217781807_i_fu_188_reg[6]_0 ,
    \p_0_0_01184_217781807_i_fu_188_reg[7]_0 ,
    \p_0_0_01184_217781807_i_fu_188_reg[8]_0 ,
    \p_0_0_01184_217781807_i_fu_188_reg[9]_0 ,
    \p_0_0_01183_217801809_i_fu_192_reg[0]_0 ,
    \p_0_0_01183_217801809_i_fu_192_reg[1]_0 ,
    \p_0_0_01183_217801809_i_fu_192_reg[2]_0 ,
    \p_0_0_01183_217801809_i_fu_192_reg[3]_0 ,
    \p_0_0_01183_217801809_i_fu_192_reg[4]_0 ,
    \p_0_0_01183_217801809_i_fu_192_reg[5]_0 ,
    \p_0_0_01183_217801809_i_fu_192_reg[6]_0 ,
    \p_0_0_01183_217801809_i_fu_192_reg[7]_0 ,
    \p_0_0_01183_217801809_i_fu_192_reg[8]_0 ,
    \p_0_0_01183_217801809_i_fu_192_reg[9]_0 ,
    ram_reg_bram_1,
    ap_rst_n,
    imgRgb_full_n,
    imgRB_empty_n,
    Q,
    \right_fu_172_reg[9]_0 ,
    \p_0_0_0116317821793_i_fu_160_reg[9]_0 ,
    \p_0_0_01185_217761805_i_fu_184_reg[9]_1 ,
    \p_0_1_0_0_011561709_i_fu_200_reg[9]_0 ,
    \p_0_2_0_0_011571712_i_fu_204_reg[9]_0 ,
    \right_1_fu_176_reg[9]_0 ,
    \right_2_fu_180_reg[9]_0 ,
    \p_0_0_0116217841795_i_fu_164_reg[9]_0 ,
    \p_0_0_0116117861797_i_fu_168_reg[9]_0 ,
    \p_0_0_01184_217781807_i_fu_188_reg[9]_1 ,
    \p_0_0_01183_217801809_i_fu_192_reg[9]_1 ,
    \icmp_ln881_reg_1964_reg[0]_0 ,
    \icmp_ln891_reg_1968_reg[0]_0 ,
    cmp203_i_reg_470,
    x_phase_reg_387,
    \icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_2_0 ,
    ram_reg_bram_1_0,
    ram_reg_bram_1_1,
    ram_reg_bram_1_2,
    push_2,
    \ap_CS_fsm_reg[3]_0 ,
    SR,
    d0);
  output ap_block_pp0_stage0_subdone;
  output ap_loop_exit_ready_pp0_iter2_reg;
  output ap_done_cache;
  output [29:0]q1;
  output we0;
  output [0:0]E;
  output p_9_in;
  output p_6_in;
  output [0:0]\ap_CS_fsm_reg[3] ;
  output [1:0]D;
  output push;
  output grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg;
  output \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_0 ;
  output \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_1 ;
  output \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_2 ;
  output \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_3 ;
  output \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_4 ;
  output \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_5 ;
  output \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_6 ;
  output \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_7 ;
  output \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_8 ;
  output \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_9 ;
  output [19:0]\pix_reg_419_pp0_iter2_reg_reg[9]_0 ;
  output [9:0]\p_0_0_01183_217801809_i_load_reg_2056_reg[9]_0 ;
  output [9:0]\p_0_0_01184_217781807_i_load_reg_2050_reg[9]_0 ;
  output [9:0]\p_0_0_01185_217761805_i_load_reg_2044_reg[9]_0 ;
  output [9:0]\right_5_reg_2039_reg[9]_0 ;
  output [9:0]\right_4_reg_2034_reg[9]_0 ;
  output [9:0]\right_3_reg_2029_reg[9]_0 ;
  output [9:0]\p_0_0_0116117861797_i_load_reg_2023_reg[9]_0 ;
  output [9:0]\p_0_0_0116217841795_i_load_reg_2017_reg[9]_0 ;
  output [9:0]\p_0_0_0116317821793_i_load_reg_2011_reg[9]_0 ;
  output [9:0]\p_0_2_0_0_011571712_i_load_reg_2074_reg[9]_0 ;
  output [9:0]\p_0_1_0_0_011561709_i_load_reg_2068_reg[9]_0 ;
  output [9:0]\p_0_0_0_0_011551706_i_load_reg_2062_reg[9]_0 ;
  input ap_clk;
  input ap_done_cache_reg;
  input grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg;
  input ap_done_cache_reg_0;
  input \p_0_0_01185_217761805_i_fu_184_reg[0]_0 ;
  input \p_0_0_01185_217761805_i_fu_184_reg[1]_0 ;
  input \p_0_0_01185_217761805_i_fu_184_reg[2]_0 ;
  input \p_0_0_01185_217761805_i_fu_184_reg[3]_0 ;
  input \p_0_0_01185_217761805_i_fu_184_reg[4]_0 ;
  input \p_0_0_01185_217761805_i_fu_184_reg[5]_0 ;
  input \p_0_0_01185_217761805_i_fu_184_reg[6]_0 ;
  input \p_0_0_01185_217761805_i_fu_184_reg[7]_0 ;
  input \p_0_0_01185_217761805_i_fu_184_reg[8]_0 ;
  input \p_0_0_01185_217761805_i_fu_184_reg[9]_0 ;
  input \p_0_0_01184_217781807_i_fu_188_reg[0]_0 ;
  input \p_0_0_01184_217781807_i_fu_188_reg[1]_0 ;
  input \p_0_0_01184_217781807_i_fu_188_reg[2]_0 ;
  input \p_0_0_01184_217781807_i_fu_188_reg[3]_0 ;
  input \p_0_0_01184_217781807_i_fu_188_reg[4]_0 ;
  input \p_0_0_01184_217781807_i_fu_188_reg[5]_0 ;
  input \p_0_0_01184_217781807_i_fu_188_reg[6]_0 ;
  input \p_0_0_01184_217781807_i_fu_188_reg[7]_0 ;
  input \p_0_0_01184_217781807_i_fu_188_reg[8]_0 ;
  input \p_0_0_01184_217781807_i_fu_188_reg[9]_0 ;
  input \p_0_0_01183_217801809_i_fu_192_reg[0]_0 ;
  input \p_0_0_01183_217801809_i_fu_192_reg[1]_0 ;
  input \p_0_0_01183_217801809_i_fu_192_reg[2]_0 ;
  input \p_0_0_01183_217801809_i_fu_192_reg[3]_0 ;
  input \p_0_0_01183_217801809_i_fu_192_reg[4]_0 ;
  input \p_0_0_01183_217801809_i_fu_192_reg[5]_0 ;
  input \p_0_0_01183_217801809_i_fu_192_reg[6]_0 ;
  input \p_0_0_01183_217801809_i_fu_192_reg[7]_0 ;
  input \p_0_0_01183_217801809_i_fu_192_reg[8]_0 ;
  input \p_0_0_01183_217801809_i_fu_192_reg[9]_0 ;
  input ram_reg_bram_1;
  input ap_rst_n;
  input imgRgb_full_n;
  input imgRB_empty_n;
  input [9:0]Q;
  input [9:0]\right_fu_172_reg[9]_0 ;
  input [9:0]\p_0_0_0116317821793_i_fu_160_reg[9]_0 ;
  input [9:0]\p_0_0_01185_217761805_i_fu_184_reg[9]_1 ;
  input [9:0]\p_0_1_0_0_011561709_i_fu_200_reg[9]_0 ;
  input [9:0]\p_0_2_0_0_011571712_i_fu_204_reg[9]_0 ;
  input [9:0]\right_1_fu_176_reg[9]_0 ;
  input [9:0]\right_2_fu_180_reg[9]_0 ;
  input [9:0]\p_0_0_0116217841795_i_fu_164_reg[9]_0 ;
  input [9:0]\p_0_0_0116117861797_i_fu_168_reg[9]_0 ;
  input [9:0]\p_0_0_01184_217781807_i_fu_188_reg[9]_1 ;
  input [9:0]\p_0_0_01183_217801809_i_fu_192_reg[9]_1 ;
  input [10:0]\icmp_ln881_reg_1964_reg[0]_0 ;
  input [10:0]\icmp_ln891_reg_1968_reg[0]_0 ;
  input cmp203_i_reg_470;
  input x_phase_reg_387;
  input [14:0]\icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_2_0 ;
  input [29:0]ram_reg_bram_1_0;
  input [29:0]ram_reg_bram_1_1;
  input ram_reg_bram_1_2;
  input push_2;
  input [2:0]\ap_CS_fsm_reg[3]_0 ;
  input [0:0]SR;
  input [29:0]d0;

  wire [1:0]D;
  wire [0:0]E;
  wire [29:0]LineBufVal_4_fu_876_p4;
  wire [9:0]Q;
  wire [0:0]SR;
  wire \SRL_SIG[0][19]_i_2_n_5 ;
  wire [10:0]add_ln1033_fu_1278_p2;
  wire [10:0]add_ln1034_fu_1372_p2;
  wire [10:0]add_ln1039_fu_1462_p2;
  wire [10:0]add_ln1040_fu_1552_p2;
  wire and_ln1052_fu_640_p2;
  wire \and_ln1052_reg_2007_pp0_iter1_reg_reg[0]_srl2_n_5 ;
  wire and_ln1052_reg_2007_pp0_iter2_reg;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire [2:0]\ap_CS_fsm_reg[3]_0 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_condition_219;
  wire ap_done_cache;
  wire ap_done_cache_reg;
  wire ap_done_cache_reg_0;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__2_n_5;
  wire ap_enable_reg_pp0_iter3;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire [9:0]ap_phi_reg_pp0_iter2_down_1_reg_438;
  wire \ap_phi_reg_pp0_iter2_down_1_reg_438[0]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_down_1_reg_438[1]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_down_1_reg_438[2]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_down_1_reg_438[3]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_down_1_reg_438[4]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_down_1_reg_438[5]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_down_1_reg_438[6]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_down_1_reg_438[7]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_down_1_reg_438[8]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_down_1_reg_438[9]_i_1_n_5 ;
  wire [9:0]ap_phi_reg_pp0_iter2_down_2_reg_429;
  wire \ap_phi_reg_pp0_iter2_down_2_reg_429[0]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_down_2_reg_429[1]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_down_2_reg_429[2]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_down_2_reg_429[3]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_down_2_reg_429[4]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_down_2_reg_429[5]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_down_2_reg_429[6]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_down_2_reg_429[7]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_down_2_reg_429[8]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_down_2_reg_429[9]_i_1_n_5 ;
  wire [9:0]ap_phi_reg_pp0_iter2_down_reg_447;
  wire \ap_phi_reg_pp0_iter2_down_reg_447[0]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_down_reg_447[1]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_down_reg_447[2]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_down_reg_447[3]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_down_reg_447[4]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_down_reg_447[5]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_down_reg_447[6]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_down_reg_447[7]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_down_reg_447[8]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_down_reg_447[9]_i_1_n_5 ;
  wire [9:0]ap_phi_reg_pp0_iter2_left_1_reg_465;
  wire [9:0]ap_phi_reg_pp0_iter2_left_2_reg_456;
  wire [9:0]ap_phi_reg_pp0_iter2_left_reg_474;
  wire [9:0]ap_phi_reg_pp0_iter2_up_1_reg_492;
  wire [9:0]ap_phi_reg_pp0_iter2_up_2_reg_483;
  wire \ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_1_n_5 ;
  wire [9:0]ap_phi_reg_pp0_iter2_up_reg_501;
  wire ap_rst_n;
  wire [13:0]b_2_fu_1652_p2;
  wire \b_2_reg_2130[7]_i_10_n_5 ;
  wire \b_2_reg_2130[7]_i_11_n_5 ;
  wire \b_2_reg_2130[7]_i_12_n_5 ;
  wire \b_2_reg_2130[7]_i_14_n_5 ;
  wire \b_2_reg_2130[7]_i_16_n_5 ;
  wire \b_2_reg_2130[7]_i_17_n_5 ;
  wire \b_2_reg_2130[7]_i_19_n_5 ;
  wire \b_2_reg_2130[7]_i_20_n_5 ;
  wire \b_2_reg_2130[7]_i_21_n_5 ;
  wire \b_2_reg_2130[7]_i_22_n_5 ;
  wire \b_2_reg_2130[7]_i_23_n_5 ;
  wire \b_2_reg_2130[7]_i_24_n_5 ;
  wire \b_2_reg_2130[7]_i_25_n_5 ;
  wire \b_2_reg_2130[7]_i_26_n_5 ;
  wire \b_2_reg_2130[7]_i_27_n_5 ;
  wire \b_2_reg_2130[7]_i_28_n_5 ;
  wire \b_2_reg_2130[7]_i_29_n_5 ;
  wire \b_2_reg_2130[7]_i_2_n_5 ;
  wire \b_2_reg_2130[7]_i_31_n_5 ;
  wire \b_2_reg_2130[7]_i_32_n_5 ;
  wire \b_2_reg_2130[7]_i_33_n_5 ;
  wire \b_2_reg_2130[7]_i_34_n_5 ;
  wire \b_2_reg_2130[7]_i_35_n_5 ;
  wire \b_2_reg_2130[7]_i_37_n_5 ;
  wire \b_2_reg_2130[7]_i_38_n_5 ;
  wire \b_2_reg_2130[7]_i_39_n_5 ;
  wire \b_2_reg_2130[7]_i_3_n_5 ;
  wire \b_2_reg_2130[7]_i_40_n_5 ;
  wire \b_2_reg_2130[7]_i_41_n_5 ;
  wire \b_2_reg_2130[7]_i_42_n_5 ;
  wire \b_2_reg_2130[7]_i_43_n_5 ;
  wire \b_2_reg_2130[7]_i_44_n_5 ;
  wire \b_2_reg_2130[7]_i_46_n_5 ;
  wire \b_2_reg_2130[7]_i_47_n_5 ;
  wire \b_2_reg_2130[7]_i_48_n_5 ;
  wire \b_2_reg_2130[7]_i_49_n_5 ;
  wire \b_2_reg_2130[7]_i_4_n_5 ;
  wire \b_2_reg_2130[7]_i_50_n_5 ;
  wire \b_2_reg_2130[7]_i_51_n_5 ;
  wire \b_2_reg_2130[7]_i_52_n_5 ;
  wire \b_2_reg_2130[7]_i_53_n_5 ;
  wire \b_2_reg_2130[7]_i_54_n_5 ;
  wire \b_2_reg_2130[7]_i_55_n_5 ;
  wire \b_2_reg_2130[7]_i_57_n_5 ;
  wire \b_2_reg_2130[7]_i_58_n_5 ;
  wire \b_2_reg_2130[7]_i_59_n_5 ;
  wire \b_2_reg_2130[7]_i_5_n_5 ;
  wire \b_2_reg_2130[7]_i_60_n_5 ;
  wire \b_2_reg_2130[7]_i_61_n_5 ;
  wire \b_2_reg_2130[7]_i_62_n_5 ;
  wire \b_2_reg_2130[7]_i_63_n_5 ;
  wire \b_2_reg_2130[7]_i_64_n_5 ;
  wire \b_2_reg_2130[7]_i_66_n_5 ;
  wire \b_2_reg_2130[7]_i_67_n_5 ;
  wire \b_2_reg_2130[7]_i_68_n_5 ;
  wire \b_2_reg_2130[7]_i_69_n_5 ;
  wire \b_2_reg_2130[7]_i_6_n_5 ;
  wire \b_2_reg_2130[7]_i_70_n_5 ;
  wire \b_2_reg_2130[7]_i_71_n_5 ;
  wire \b_2_reg_2130[7]_i_72_n_5 ;
  wire \b_2_reg_2130[7]_i_73_n_5 ;
  wire \b_2_reg_2130[7]_i_75_n_5 ;
  wire \b_2_reg_2130[7]_i_76_n_5 ;
  wire \b_2_reg_2130[7]_i_77_n_5 ;
  wire \b_2_reg_2130[7]_i_78_n_5 ;
  wire \b_2_reg_2130[7]_i_79_n_5 ;
  wire \b_2_reg_2130[7]_i_7_n_5 ;
  wire \b_2_reg_2130[7]_i_80_n_5 ;
  wire \b_2_reg_2130[7]_i_81_n_5 ;
  wire \b_2_reg_2130[7]_i_82_n_5 ;
  wire \b_2_reg_2130[7]_i_83_n_5 ;
  wire \b_2_reg_2130[7]_i_84_n_5 ;
  wire \b_2_reg_2130[7]_i_85_n_5 ;
  wire \b_2_reg_2130[7]_i_86_n_5 ;
  wire \b_2_reg_2130[7]_i_87_n_5 ;
  wire \b_2_reg_2130[7]_i_88_n_5 ;
  wire \b_2_reg_2130[7]_i_89_n_5 ;
  wire \b_2_reg_2130[7]_i_8_n_5 ;
  wire \b_2_reg_2130[7]_i_90_n_5 ;
  wire \b_2_reg_2130[7]_i_91_n_5 ;
  wire \b_2_reg_2130[7]_i_92_n_5 ;
  wire \b_2_reg_2130[7]_i_9_n_5 ;
  wire \b_2_reg_2130[9]_i_100_n_5 ;
  wire \b_2_reg_2130[9]_i_101_n_5 ;
  wire \b_2_reg_2130[9]_i_102_n_5 ;
  wire \b_2_reg_2130[9]_i_105_n_5 ;
  wire \b_2_reg_2130[9]_i_106_n_5 ;
  wire \b_2_reg_2130[9]_i_107_n_5 ;
  wire \b_2_reg_2130[9]_i_108_n_5 ;
  wire \b_2_reg_2130[9]_i_109_n_5 ;
  wire \b_2_reg_2130[9]_i_10_n_5 ;
  wire \b_2_reg_2130[9]_i_110_n_5 ;
  wire \b_2_reg_2130[9]_i_111_n_5 ;
  wire \b_2_reg_2130[9]_i_112_n_5 ;
  wire \b_2_reg_2130[9]_i_113_n_5 ;
  wire \b_2_reg_2130[9]_i_114_n_5 ;
  wire \b_2_reg_2130[9]_i_115_n_5 ;
  wire \b_2_reg_2130[9]_i_116_n_5 ;
  wire \b_2_reg_2130[9]_i_117_n_5 ;
  wire \b_2_reg_2130[9]_i_118_n_5 ;
  wire \b_2_reg_2130[9]_i_119_n_5 ;
  wire \b_2_reg_2130[9]_i_11_n_5 ;
  wire \b_2_reg_2130[9]_i_120_n_5 ;
  wire \b_2_reg_2130[9]_i_121_n_5 ;
  wire \b_2_reg_2130[9]_i_122_n_5 ;
  wire \b_2_reg_2130[9]_i_123_n_5 ;
  wire \b_2_reg_2130[9]_i_124_n_5 ;
  wire \b_2_reg_2130[9]_i_125_n_5 ;
  wire \b_2_reg_2130[9]_i_126_n_5 ;
  wire \b_2_reg_2130[9]_i_127_n_5 ;
  wire \b_2_reg_2130[9]_i_129_n_5 ;
  wire \b_2_reg_2130[9]_i_12_n_5 ;
  wire \b_2_reg_2130[9]_i_131_n_5 ;
  wire \b_2_reg_2130[9]_i_132_n_5 ;
  wire \b_2_reg_2130[9]_i_133_n_5 ;
  wire \b_2_reg_2130[9]_i_134_n_5 ;
  wire \b_2_reg_2130[9]_i_136_n_5 ;
  wire \b_2_reg_2130[9]_i_137_n_5 ;
  wire \b_2_reg_2130[9]_i_138_n_5 ;
  wire \b_2_reg_2130[9]_i_139_n_5 ;
  wire \b_2_reg_2130[9]_i_13_n_5 ;
  wire \b_2_reg_2130[9]_i_140_n_5 ;
  wire \b_2_reg_2130[9]_i_141_n_5 ;
  wire \b_2_reg_2130[9]_i_142_n_5 ;
  wire \b_2_reg_2130[9]_i_143_n_5 ;
  wire \b_2_reg_2130[9]_i_144_n_5 ;
  wire \b_2_reg_2130[9]_i_145_n_5 ;
  wire \b_2_reg_2130[9]_i_146_n_5 ;
  wire \b_2_reg_2130[9]_i_147_n_5 ;
  wire \b_2_reg_2130[9]_i_148_n_5 ;
  wire \b_2_reg_2130[9]_i_149_n_5 ;
  wire \b_2_reg_2130[9]_i_14_n_5 ;
  wire \b_2_reg_2130[9]_i_150_n_5 ;
  wire \b_2_reg_2130[9]_i_151_n_5 ;
  wire \b_2_reg_2130[9]_i_152_n_5 ;
  wire \b_2_reg_2130[9]_i_153_n_5 ;
  wire \b_2_reg_2130[9]_i_154_n_5 ;
  wire \b_2_reg_2130[9]_i_155_n_5 ;
  wire \b_2_reg_2130[9]_i_156_n_5 ;
  wire \b_2_reg_2130[9]_i_157_n_5 ;
  wire \b_2_reg_2130[9]_i_158_n_5 ;
  wire \b_2_reg_2130[9]_i_159_n_5 ;
  wire \b_2_reg_2130[9]_i_15_n_5 ;
  wire \b_2_reg_2130[9]_i_160_n_5 ;
  wire \b_2_reg_2130[9]_i_161_n_5 ;
  wire \b_2_reg_2130[9]_i_162_n_5 ;
  wire \b_2_reg_2130[9]_i_164_n_5 ;
  wire \b_2_reg_2130[9]_i_165_n_5 ;
  wire \b_2_reg_2130[9]_i_166_n_5 ;
  wire \b_2_reg_2130[9]_i_167_n_5 ;
  wire \b_2_reg_2130[9]_i_168_n_5 ;
  wire \b_2_reg_2130[9]_i_169_n_5 ;
  wire \b_2_reg_2130[9]_i_16_n_5 ;
  wire \b_2_reg_2130[9]_i_170_n_5 ;
  wire \b_2_reg_2130[9]_i_171_n_5 ;
  wire \b_2_reg_2130[9]_i_172_n_5 ;
  wire \b_2_reg_2130[9]_i_173_n_5 ;
  wire \b_2_reg_2130[9]_i_174_n_5 ;
  wire \b_2_reg_2130[9]_i_175_n_5 ;
  wire \b_2_reg_2130[9]_i_176_n_5 ;
  wire \b_2_reg_2130[9]_i_177_n_5 ;
  wire \b_2_reg_2130[9]_i_178_n_5 ;
  wire \b_2_reg_2130[9]_i_179_n_5 ;
  wire \b_2_reg_2130[9]_i_17_n_5 ;
  wire \b_2_reg_2130[9]_i_180_n_5 ;
  wire \b_2_reg_2130[9]_i_181_n_5 ;
  wire \b_2_reg_2130[9]_i_182_n_5 ;
  wire \b_2_reg_2130[9]_i_183_n_5 ;
  wire \b_2_reg_2130[9]_i_184_n_5 ;
  wire \b_2_reg_2130[9]_i_185_n_5 ;
  wire \b_2_reg_2130[9]_i_186_n_5 ;
  wire \b_2_reg_2130[9]_i_187_n_5 ;
  wire \b_2_reg_2130[9]_i_188_n_5 ;
  wire \b_2_reg_2130[9]_i_189_n_5 ;
  wire \b_2_reg_2130[9]_i_18_n_5 ;
  wire \b_2_reg_2130[9]_i_190_n_5 ;
  wire \b_2_reg_2130[9]_i_191_n_5 ;
  wire \b_2_reg_2130[9]_i_192_n_5 ;
  wire \b_2_reg_2130[9]_i_193_n_5 ;
  wire \b_2_reg_2130[9]_i_194_n_5 ;
  wire \b_2_reg_2130[9]_i_195_n_5 ;
  wire \b_2_reg_2130[9]_i_196_n_5 ;
  wire \b_2_reg_2130[9]_i_197_n_5 ;
  wire \b_2_reg_2130[9]_i_200_n_5 ;
  wire \b_2_reg_2130[9]_i_201_n_5 ;
  wire \b_2_reg_2130[9]_i_203_n_5 ;
  wire \b_2_reg_2130[9]_i_205_n_5 ;
  wire \b_2_reg_2130[9]_i_206_n_5 ;
  wire \b_2_reg_2130[9]_i_207_n_5 ;
  wire \b_2_reg_2130[9]_i_208_n_5 ;
  wire \b_2_reg_2130[9]_i_209_n_5 ;
  wire \b_2_reg_2130[9]_i_210_n_5 ;
  wire \b_2_reg_2130[9]_i_211_n_5 ;
  wire \b_2_reg_2130[9]_i_212_n_5 ;
  wire \b_2_reg_2130[9]_i_213_n_5 ;
  wire \b_2_reg_2130[9]_i_214_n_5 ;
  wire \b_2_reg_2130[9]_i_215_n_5 ;
  wire \b_2_reg_2130[9]_i_216_n_5 ;
  wire \b_2_reg_2130[9]_i_217_n_5 ;
  wire \b_2_reg_2130[9]_i_218_n_5 ;
  wire \b_2_reg_2130[9]_i_219_n_5 ;
  wire \b_2_reg_2130[9]_i_21_n_5 ;
  wire \b_2_reg_2130[9]_i_220_n_5 ;
  wire \b_2_reg_2130[9]_i_221_n_5 ;
  wire \b_2_reg_2130[9]_i_222_n_5 ;
  wire \b_2_reg_2130[9]_i_223_n_5 ;
  wire \b_2_reg_2130[9]_i_224_n_5 ;
  wire \b_2_reg_2130[9]_i_225_n_5 ;
  wire \b_2_reg_2130[9]_i_226_n_5 ;
  wire \b_2_reg_2130[9]_i_227_n_5 ;
  wire \b_2_reg_2130[9]_i_228_n_5 ;
  wire \b_2_reg_2130[9]_i_229_n_5 ;
  wire \b_2_reg_2130[9]_i_22_n_5 ;
  wire \b_2_reg_2130[9]_i_230_n_5 ;
  wire \b_2_reg_2130[9]_i_231_n_5 ;
  wire \b_2_reg_2130[9]_i_232_n_5 ;
  wire \b_2_reg_2130[9]_i_233_n_5 ;
  wire \b_2_reg_2130[9]_i_234_n_5 ;
  wire \b_2_reg_2130[9]_i_235_n_5 ;
  wire \b_2_reg_2130[9]_i_236_n_5 ;
  wire \b_2_reg_2130[9]_i_237_n_5 ;
  wire \b_2_reg_2130[9]_i_238_n_5 ;
  wire \b_2_reg_2130[9]_i_239_n_5 ;
  wire \b_2_reg_2130[9]_i_23_n_5 ;
  wire \b_2_reg_2130[9]_i_240_n_5 ;
  wire \b_2_reg_2130[9]_i_241_n_5 ;
  wire \b_2_reg_2130[9]_i_242_n_5 ;
  wire \b_2_reg_2130[9]_i_24_n_5 ;
  wire \b_2_reg_2130[9]_i_25_n_5 ;
  wire \b_2_reg_2130[9]_i_26_n_5 ;
  wire \b_2_reg_2130[9]_i_27_n_5 ;
  wire \b_2_reg_2130[9]_i_29_n_5 ;
  wire \b_2_reg_2130[9]_i_2_n_5 ;
  wire \b_2_reg_2130[9]_i_30_n_5 ;
  wire \b_2_reg_2130[9]_i_31_n_5 ;
  wire \b_2_reg_2130[9]_i_32_n_5 ;
  wire \b_2_reg_2130[9]_i_33_n_5 ;
  wire \b_2_reg_2130[9]_i_34_n_5 ;
  wire \b_2_reg_2130[9]_i_35_n_5 ;
  wire \b_2_reg_2130[9]_i_36_n_5 ;
  wire \b_2_reg_2130[9]_i_37_n_5 ;
  wire \b_2_reg_2130[9]_i_38_n_5 ;
  wire \b_2_reg_2130[9]_i_39_n_5 ;
  wire \b_2_reg_2130[9]_i_3_n_5 ;
  wire \b_2_reg_2130[9]_i_40_n_5 ;
  wire \b_2_reg_2130[9]_i_41_n_5 ;
  wire \b_2_reg_2130[9]_i_42_n_5 ;
  wire \b_2_reg_2130[9]_i_43_n_5 ;
  wire \b_2_reg_2130[9]_i_44_n_5 ;
  wire \b_2_reg_2130[9]_i_45_n_5 ;
  wire \b_2_reg_2130[9]_i_46_n_5 ;
  wire \b_2_reg_2130[9]_i_47_n_5 ;
  wire \b_2_reg_2130[9]_i_48_n_5 ;
  wire \b_2_reg_2130[9]_i_49_n_5 ;
  wire \b_2_reg_2130[9]_i_4_n_5 ;
  wire \b_2_reg_2130[9]_i_50_n_5 ;
  wire \b_2_reg_2130[9]_i_52_n_5 ;
  wire \b_2_reg_2130[9]_i_53_n_5 ;
  wire \b_2_reg_2130[9]_i_54_n_5 ;
  wire \b_2_reg_2130[9]_i_55_n_5 ;
  wire \b_2_reg_2130[9]_i_56_n_5 ;
  wire \b_2_reg_2130[9]_i_57_n_5 ;
  wire \b_2_reg_2130[9]_i_58_n_5 ;
  wire \b_2_reg_2130[9]_i_59_n_5 ;
  wire \b_2_reg_2130[9]_i_5_n_5 ;
  wire \b_2_reg_2130[9]_i_60_n_5 ;
  wire \b_2_reg_2130[9]_i_61_n_5 ;
  wire \b_2_reg_2130[9]_i_62_n_5 ;
  wire \b_2_reg_2130[9]_i_63_n_5 ;
  wire \b_2_reg_2130[9]_i_64_n_5 ;
  wire \b_2_reg_2130[9]_i_65_n_5 ;
  wire \b_2_reg_2130[9]_i_66_n_5 ;
  wire \b_2_reg_2130[9]_i_67_n_5 ;
  wire \b_2_reg_2130[9]_i_68_n_5 ;
  wire \b_2_reg_2130[9]_i_69_n_5 ;
  wire \b_2_reg_2130[9]_i_6_n_5 ;
  wire \b_2_reg_2130[9]_i_70_n_5 ;
  wire \b_2_reg_2130[9]_i_71_n_5 ;
  wire \b_2_reg_2130[9]_i_72_n_5 ;
  wire \b_2_reg_2130[9]_i_73_n_5 ;
  wire \b_2_reg_2130[9]_i_74_n_5 ;
  wire \b_2_reg_2130[9]_i_76_n_5 ;
  wire \b_2_reg_2130[9]_i_77_n_5 ;
  wire \b_2_reg_2130[9]_i_78_n_5 ;
  wire \b_2_reg_2130[9]_i_79_n_5 ;
  wire \b_2_reg_2130[9]_i_7_n_5 ;
  wire \b_2_reg_2130[9]_i_80_n_5 ;
  wire \b_2_reg_2130[9]_i_81_n_5 ;
  wire \b_2_reg_2130[9]_i_82_n_5 ;
  wire \b_2_reg_2130[9]_i_83_n_5 ;
  wire \b_2_reg_2130[9]_i_84_n_5 ;
  wire \b_2_reg_2130[9]_i_85_n_5 ;
  wire \b_2_reg_2130[9]_i_86_n_5 ;
  wire \b_2_reg_2130[9]_i_87_n_5 ;
  wire \b_2_reg_2130[9]_i_90_n_5 ;
  wire \b_2_reg_2130[9]_i_91_n_5 ;
  wire \b_2_reg_2130[9]_i_92_n_5 ;
  wire \b_2_reg_2130[9]_i_93_n_5 ;
  wire \b_2_reg_2130[9]_i_94_n_5 ;
  wire \b_2_reg_2130[9]_i_95_n_5 ;
  wire \b_2_reg_2130[9]_i_96_n_5 ;
  wire \b_2_reg_2130[9]_i_97_n_5 ;
  wire \b_2_reg_2130[9]_i_98_n_5 ;
  wire \b_2_reg_2130[9]_i_99_n_5 ;
  wire \b_2_reg_2130_reg[7]_i_13_n_11 ;
  wire \b_2_reg_2130_reg[7]_i_13_n_12 ;
  wire \b_2_reg_2130_reg[7]_i_13_n_9 ;
  wire \b_2_reg_2130_reg[7]_i_15_n_10 ;
  wire \b_2_reg_2130_reg[7]_i_15_n_11 ;
  wire \b_2_reg_2130_reg[7]_i_15_n_12 ;
  wire \b_2_reg_2130_reg[7]_i_15_n_5 ;
  wire \b_2_reg_2130_reg[7]_i_15_n_6 ;
  wire \b_2_reg_2130_reg[7]_i_15_n_7 ;
  wire \b_2_reg_2130_reg[7]_i_15_n_8 ;
  wire \b_2_reg_2130_reg[7]_i_15_n_9 ;
  wire \b_2_reg_2130_reg[7]_i_18_n_10 ;
  wire \b_2_reg_2130_reg[7]_i_18_n_11 ;
  wire \b_2_reg_2130_reg[7]_i_18_n_12 ;
  wire \b_2_reg_2130_reg[7]_i_18_n_5 ;
  wire \b_2_reg_2130_reg[7]_i_18_n_6 ;
  wire \b_2_reg_2130_reg[7]_i_18_n_7 ;
  wire \b_2_reg_2130_reg[7]_i_18_n_8 ;
  wire \b_2_reg_2130_reg[7]_i_18_n_9 ;
  wire \b_2_reg_2130_reg[7]_i_1_n_10 ;
  wire \b_2_reg_2130_reg[7]_i_1_n_11 ;
  wire \b_2_reg_2130_reg[7]_i_1_n_12 ;
  wire \b_2_reg_2130_reg[7]_i_1_n_5 ;
  wire \b_2_reg_2130_reg[7]_i_1_n_6 ;
  wire \b_2_reg_2130_reg[7]_i_1_n_7 ;
  wire \b_2_reg_2130_reg[7]_i_1_n_8 ;
  wire \b_2_reg_2130_reg[7]_i_1_n_9 ;
  wire \b_2_reg_2130_reg[7]_i_30_n_10 ;
  wire \b_2_reg_2130_reg[7]_i_30_n_12 ;
  wire \b_2_reg_2130_reg[7]_i_36_n_10 ;
  wire \b_2_reg_2130_reg[7]_i_36_n_11 ;
  wire \b_2_reg_2130_reg[7]_i_36_n_12 ;
  wire \b_2_reg_2130_reg[7]_i_36_n_5 ;
  wire \b_2_reg_2130_reg[7]_i_36_n_6 ;
  wire \b_2_reg_2130_reg[7]_i_36_n_7 ;
  wire \b_2_reg_2130_reg[7]_i_36_n_8 ;
  wire \b_2_reg_2130_reg[7]_i_36_n_9 ;
  wire \b_2_reg_2130_reg[7]_i_45_n_10 ;
  wire \b_2_reg_2130_reg[7]_i_45_n_11 ;
  wire \b_2_reg_2130_reg[7]_i_45_n_12 ;
  wire \b_2_reg_2130_reg[7]_i_45_n_5 ;
  wire \b_2_reg_2130_reg[7]_i_45_n_6 ;
  wire \b_2_reg_2130_reg[7]_i_45_n_7 ;
  wire \b_2_reg_2130_reg[7]_i_45_n_8 ;
  wire \b_2_reg_2130_reg[7]_i_45_n_9 ;
  wire \b_2_reg_2130_reg[7]_i_56_n_10 ;
  wire \b_2_reg_2130_reg[7]_i_56_n_12 ;
  wire \b_2_reg_2130_reg[7]_i_65_n_10 ;
  wire \b_2_reg_2130_reg[7]_i_65_n_11 ;
  wire \b_2_reg_2130_reg[7]_i_65_n_12 ;
  wire \b_2_reg_2130_reg[7]_i_65_n_5 ;
  wire \b_2_reg_2130_reg[7]_i_65_n_6 ;
  wire \b_2_reg_2130_reg[7]_i_65_n_7 ;
  wire \b_2_reg_2130_reg[7]_i_65_n_8 ;
  wire \b_2_reg_2130_reg[7]_i_65_n_9 ;
  wire \b_2_reg_2130_reg[7]_i_74_n_10 ;
  wire \b_2_reg_2130_reg[7]_i_74_n_11 ;
  wire \b_2_reg_2130_reg[7]_i_74_n_12 ;
  wire \b_2_reg_2130_reg[7]_i_74_n_5 ;
  wire \b_2_reg_2130_reg[7]_i_74_n_6 ;
  wire \b_2_reg_2130_reg[7]_i_74_n_7 ;
  wire \b_2_reg_2130_reg[7]_i_74_n_8 ;
  wire \b_2_reg_2130_reg[7]_i_74_n_9 ;
  wire \b_2_reg_2130_reg[9]_i_103_n_10 ;
  wire \b_2_reg_2130_reg[9]_i_103_n_11 ;
  wire \b_2_reg_2130_reg[9]_i_103_n_12 ;
  wire \b_2_reg_2130_reg[9]_i_103_n_5 ;
  wire \b_2_reg_2130_reg[9]_i_103_n_6 ;
  wire \b_2_reg_2130_reg[9]_i_103_n_7 ;
  wire \b_2_reg_2130_reg[9]_i_103_n_8 ;
  wire \b_2_reg_2130_reg[9]_i_103_n_9 ;
  wire \b_2_reg_2130_reg[9]_i_104_n_10 ;
  wire \b_2_reg_2130_reg[9]_i_104_n_11 ;
  wire \b_2_reg_2130_reg[9]_i_104_n_12 ;
  wire \b_2_reg_2130_reg[9]_i_104_n_5 ;
  wire \b_2_reg_2130_reg[9]_i_104_n_6 ;
  wire \b_2_reg_2130_reg[9]_i_104_n_7 ;
  wire \b_2_reg_2130_reg[9]_i_104_n_8 ;
  wire \b_2_reg_2130_reg[9]_i_104_n_9 ;
  wire \b_2_reg_2130_reg[9]_i_128_n_10 ;
  wire \b_2_reg_2130_reg[9]_i_128_n_11 ;
  wire \b_2_reg_2130_reg[9]_i_128_n_12 ;
  wire \b_2_reg_2130_reg[9]_i_128_n_5 ;
  wire \b_2_reg_2130_reg[9]_i_128_n_6 ;
  wire \b_2_reg_2130_reg[9]_i_128_n_7 ;
  wire \b_2_reg_2130_reg[9]_i_128_n_8 ;
  wire \b_2_reg_2130_reg[9]_i_128_n_9 ;
  wire \b_2_reg_2130_reg[9]_i_130_n_10 ;
  wire \b_2_reg_2130_reg[9]_i_130_n_12 ;
  wire \b_2_reg_2130_reg[9]_i_135_n_10 ;
  wire \b_2_reg_2130_reg[9]_i_135_n_12 ;
  wire \b_2_reg_2130_reg[9]_i_163_n_10 ;
  wire \b_2_reg_2130_reg[9]_i_163_n_12 ;
  wire \b_2_reg_2130_reg[9]_i_198_n_10 ;
  wire \b_2_reg_2130_reg[9]_i_198_n_11 ;
  wire \b_2_reg_2130_reg[9]_i_198_n_12 ;
  wire \b_2_reg_2130_reg[9]_i_198_n_5 ;
  wire \b_2_reg_2130_reg[9]_i_198_n_6 ;
  wire \b_2_reg_2130_reg[9]_i_198_n_7 ;
  wire \b_2_reg_2130_reg[9]_i_198_n_8 ;
  wire \b_2_reg_2130_reg[9]_i_198_n_9 ;
  wire \b_2_reg_2130_reg[9]_i_199_n_10 ;
  wire \b_2_reg_2130_reg[9]_i_199_n_11 ;
  wire \b_2_reg_2130_reg[9]_i_199_n_12 ;
  wire \b_2_reg_2130_reg[9]_i_199_n_5 ;
  wire \b_2_reg_2130_reg[9]_i_199_n_6 ;
  wire \b_2_reg_2130_reg[9]_i_199_n_7 ;
  wire \b_2_reg_2130_reg[9]_i_199_n_8 ;
  wire \b_2_reg_2130_reg[9]_i_199_n_9 ;
  wire \b_2_reg_2130_reg[9]_i_19_n_10 ;
  wire \b_2_reg_2130_reg[9]_i_19_n_11 ;
  wire \b_2_reg_2130_reg[9]_i_19_n_12 ;
  wire \b_2_reg_2130_reg[9]_i_19_n_5 ;
  wire \b_2_reg_2130_reg[9]_i_19_n_6 ;
  wire \b_2_reg_2130_reg[9]_i_19_n_7 ;
  wire \b_2_reg_2130_reg[9]_i_19_n_8 ;
  wire \b_2_reg_2130_reg[9]_i_19_n_9 ;
  wire \b_2_reg_2130_reg[9]_i_1_n_10 ;
  wire \b_2_reg_2130_reg[9]_i_1_n_11 ;
  wire \b_2_reg_2130_reg[9]_i_1_n_12 ;
  wire \b_2_reg_2130_reg[9]_i_1_n_8 ;
  wire \b_2_reg_2130_reg[9]_i_1_n_9 ;
  wire \b_2_reg_2130_reg[9]_i_202_n_10 ;
  wire \b_2_reg_2130_reg[9]_i_202_n_12 ;
  wire \b_2_reg_2130_reg[9]_i_204_n_10 ;
  wire \b_2_reg_2130_reg[9]_i_204_n_12 ;
  wire \b_2_reg_2130_reg[9]_i_20_n_11 ;
  wire \b_2_reg_2130_reg[9]_i_20_n_12 ;
  wire \b_2_reg_2130_reg[9]_i_20_n_18 ;
  wire \b_2_reg_2130_reg[9]_i_20_n_19 ;
  wire \b_2_reg_2130_reg[9]_i_20_n_20 ;
  wire \b_2_reg_2130_reg[9]_i_20_n_9 ;
  wire \b_2_reg_2130_reg[9]_i_28_n_10 ;
  wire \b_2_reg_2130_reg[9]_i_28_n_12 ;
  wire \b_2_reg_2130_reg[9]_i_51_n_10 ;
  wire \b_2_reg_2130_reg[9]_i_51_n_11 ;
  wire \b_2_reg_2130_reg[9]_i_51_n_12 ;
  wire \b_2_reg_2130_reg[9]_i_51_n_13 ;
  wire \b_2_reg_2130_reg[9]_i_51_n_14 ;
  wire \b_2_reg_2130_reg[9]_i_51_n_15 ;
  wire \b_2_reg_2130_reg[9]_i_51_n_16 ;
  wire \b_2_reg_2130_reg[9]_i_51_n_17 ;
  wire \b_2_reg_2130_reg[9]_i_51_n_18 ;
  wire \b_2_reg_2130_reg[9]_i_51_n_19 ;
  wire \b_2_reg_2130_reg[9]_i_51_n_20 ;
  wire \b_2_reg_2130_reg[9]_i_51_n_5 ;
  wire \b_2_reg_2130_reg[9]_i_51_n_6 ;
  wire \b_2_reg_2130_reg[9]_i_51_n_7 ;
  wire \b_2_reg_2130_reg[9]_i_51_n_8 ;
  wire \b_2_reg_2130_reg[9]_i_51_n_9 ;
  wire \b_2_reg_2130_reg[9]_i_75_n_10 ;
  wire \b_2_reg_2130_reg[9]_i_75_n_12 ;
  wire \b_2_reg_2130_reg[9]_i_88_n_10 ;
  wire \b_2_reg_2130_reg[9]_i_88_n_12 ;
  wire \b_2_reg_2130_reg[9]_i_89_n_10 ;
  wire \b_2_reg_2130_reg[9]_i_89_n_11 ;
  wire \b_2_reg_2130_reg[9]_i_89_n_12 ;
  wire \b_2_reg_2130_reg[9]_i_89_n_5 ;
  wire \b_2_reg_2130_reg[9]_i_89_n_6 ;
  wire \b_2_reg_2130_reg[9]_i_89_n_7 ;
  wire \b_2_reg_2130_reg[9]_i_89_n_8 ;
  wire \b_2_reg_2130_reg[9]_i_89_n_9 ;
  wire \b_2_reg_2130_reg[9]_i_8_n_10 ;
  wire \b_2_reg_2130_reg[9]_i_8_n_11 ;
  wire \b_2_reg_2130_reg[9]_i_8_n_12 ;
  wire \b_2_reg_2130_reg[9]_i_8_n_9 ;
  wire \b_2_reg_2130_reg[9]_i_9_n_11 ;
  wire \b_2_reg_2130_reg[9]_i_9_n_12 ;
  wire \b_2_reg_2130_reg[9]_i_9_n_9 ;
  wire \b_2_reg_2130_reg_n_5_[0] ;
  wire \b_2_reg_2130_reg_n_5_[1] ;
  wire \b_2_reg_2130_reg_n_5_[2] ;
  wire \b_2_reg_2130_reg_n_5_[3] ;
  wire \b_2_reg_2130_reg_n_5_[4] ;
  wire \b_2_reg_2130_reg_n_5_[5] ;
  wire \b_2_reg_2130_reg_n_5_[6] ;
  wire \b_2_reg_2130_reg_n_5_[7] ;
  wire \b_2_reg_2130_reg_n_5_[8] ;
  wire \b_2_reg_2130_reg_n_5_[9] ;
  wire \cmp161_i_reg_1984_reg_n_5_[0] ;
  wire cmp203_i_reg_470;
  wire [29:0]d0;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_100;
  wire flow_control_loop_pipe_sequential_init_U_n_101;
  wire flow_control_loop_pipe_sequential_init_U_n_102;
  wire flow_control_loop_pipe_sequential_init_U_n_103;
  wire flow_control_loop_pipe_sequential_init_U_n_104;
  wire flow_control_loop_pipe_sequential_init_U_n_105;
  wire flow_control_loop_pipe_sequential_init_U_n_106;
  wire flow_control_loop_pipe_sequential_init_U_n_107;
  wire flow_control_loop_pipe_sequential_init_U_n_108;
  wire flow_control_loop_pipe_sequential_init_U_n_109;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_110;
  wire flow_control_loop_pipe_sequential_init_U_n_111;
  wire flow_control_loop_pipe_sequential_init_U_n_112;
  wire flow_control_loop_pipe_sequential_init_U_n_113;
  wire flow_control_loop_pipe_sequential_init_U_n_114;
  wire flow_control_loop_pipe_sequential_init_U_n_115;
  wire flow_control_loop_pipe_sequential_init_U_n_116;
  wire flow_control_loop_pipe_sequential_init_U_n_117;
  wire flow_control_loop_pipe_sequential_init_U_n_118;
  wire flow_control_loop_pipe_sequential_init_U_n_119;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_120;
  wire flow_control_loop_pipe_sequential_init_U_n_121;
  wire flow_control_loop_pipe_sequential_init_U_n_122;
  wire flow_control_loop_pipe_sequential_init_U_n_123;
  wire flow_control_loop_pipe_sequential_init_U_n_124;
  wire flow_control_loop_pipe_sequential_init_U_n_125;
  wire flow_control_loop_pipe_sequential_init_U_n_126;
  wire flow_control_loop_pipe_sequential_init_U_n_127;
  wire flow_control_loop_pipe_sequential_init_U_n_128;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_145;
  wire flow_control_loop_pipe_sequential_init_U_n_146;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_47;
  wire flow_control_loop_pipe_sequential_init_U_n_48;
  wire flow_control_loop_pipe_sequential_init_U_n_49;
  wire flow_control_loop_pipe_sequential_init_U_n_50;
  wire flow_control_loop_pipe_sequential_init_U_n_51;
  wire flow_control_loop_pipe_sequential_init_U_n_52;
  wire flow_control_loop_pipe_sequential_init_U_n_53;
  wire flow_control_loop_pipe_sequential_init_U_n_54;
  wire flow_control_loop_pipe_sequential_init_U_n_55;
  wire flow_control_loop_pipe_sequential_init_U_n_56;
  wire flow_control_loop_pipe_sequential_init_U_n_57;
  wire flow_control_loop_pipe_sequential_init_U_n_58;
  wire flow_control_loop_pipe_sequential_init_U_n_59;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire flow_control_loop_pipe_sequential_init_U_n_60;
  wire flow_control_loop_pipe_sequential_init_U_n_61;
  wire flow_control_loop_pipe_sequential_init_U_n_62;
  wire flow_control_loop_pipe_sequential_init_U_n_63;
  wire flow_control_loop_pipe_sequential_init_U_n_64;
  wire flow_control_loop_pipe_sequential_init_U_n_65;
  wire flow_control_loop_pipe_sequential_init_U_n_66;
  wire flow_control_loop_pipe_sequential_init_U_n_67;
  wire flow_control_loop_pipe_sequential_init_U_n_68;
  wire flow_control_loop_pipe_sequential_init_U_n_69;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire flow_control_loop_pipe_sequential_init_U_n_70;
  wire flow_control_loop_pipe_sequential_init_U_n_71;
  wire flow_control_loop_pipe_sequential_init_U_n_72;
  wire flow_control_loop_pipe_sequential_init_U_n_73;
  wire flow_control_loop_pipe_sequential_init_U_n_74;
  wire flow_control_loop_pipe_sequential_init_U_n_75;
  wire flow_control_loop_pipe_sequential_init_U_n_76;
  wire flow_control_loop_pipe_sequential_init_U_n_77;
  wire flow_control_loop_pipe_sequential_init_U_n_78;
  wire flow_control_loop_pipe_sequential_init_U_n_79;
  wire flow_control_loop_pipe_sequential_init_U_n_80;
  wire flow_control_loop_pipe_sequential_init_U_n_81;
  wire flow_control_loop_pipe_sequential_init_U_n_82;
  wire flow_control_loop_pipe_sequential_init_U_n_83;
  wire flow_control_loop_pipe_sequential_init_U_n_84;
  wire flow_control_loop_pipe_sequential_init_U_n_85;
  wire flow_control_loop_pipe_sequential_init_U_n_86;
  wire flow_control_loop_pipe_sequential_init_U_n_87;
  wire flow_control_loop_pipe_sequential_init_U_n_88;
  wire flow_control_loop_pipe_sequential_init_U_n_89;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire flow_control_loop_pipe_sequential_init_U_n_90;
  wire flow_control_loop_pipe_sequential_init_U_n_91;
  wire flow_control_loop_pipe_sequential_init_U_n_92;
  wire flow_control_loop_pipe_sequential_init_U_n_93;
  wire flow_control_loop_pipe_sequential_init_U_n_94;
  wire flow_control_loop_pipe_sequential_init_U_n_95;
  wire flow_control_loop_pipe_sequential_init_U_n_96;
  wire flow_control_loop_pipe_sequential_init_U_n_97;
  wire flow_control_loop_pipe_sequential_init_U_n_98;
  wire flow_control_loop_pipe_sequential_init_U_n_99;
  wire grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg;
  wire grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg;
  wire icmp_ln1014_fu_628_p2;
  wire [14:0]\icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_2_0 ;
  wire \icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_2_n_5 ;
  wire \icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_3_n_5 ;
  wire \icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_4_n_5 ;
  wire \icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_n_5 ;
  wire icmp_ln1014_reg_2000_pp0_iter2_reg;
  wire \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_0 ;
  wire \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_1 ;
  wire \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_2 ;
  wire \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_3 ;
  wire \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_4 ;
  wire \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_5 ;
  wire \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_6 ;
  wire \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_7 ;
  wire \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_8 ;
  wire \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_9 ;
  wire icmp_ln881_fu_578_p2;
  wire icmp_ln881_reg_1964_pp0_iter1_reg;
  wire [10:0]\icmp_ln881_reg_1964_reg[0]_0 ;
  wire \icmp_ln881_reg_1964_reg_n_5_[0] ;
  wire icmp_ln891_fu_600_p2;
  wire icmp_ln891_reg_1968;
  wire [10:0]\icmp_ln891_reg_1968_reg[0]_0 ;
  wire imgRB_empty_n;
  wire imgRgb_full_n;
  wire lineBuffer_2_U_n_36;
  wire lineBuffer_2_U_n_37;
  wire lineBuffer_2_U_n_38;
  wire lineBuffer_2_U_n_39;
  wire lineBuffer_2_U_n_40;
  wire lineBuffer_2_U_n_41;
  wire lineBuffer_2_U_n_42;
  wire lineBuffer_2_U_n_43;
  wire lineBuffer_2_U_n_44;
  wire lineBuffer_2_U_n_45;
  wire lineBuffer_2_U_n_46;
  wire lineBuffer_2_U_n_47;
  wire lineBuffer_2_U_n_48;
  wire lineBuffer_2_U_n_49;
  wire lineBuffer_2_U_n_5;
  wire lineBuffer_2_U_n_50;
  wire lineBuffer_2_U_n_51;
  wire lineBuffer_2_U_n_52;
  wire lineBuffer_2_U_n_53;
  wire lineBuffer_2_U_n_54;
  wire lineBuffer_2_U_n_55;
  wire lineBuffer_2_U_n_56;
  wire lineBuffer_2_U_n_57;
  wire lineBuffer_2_U_n_58;
  wire lineBuffer_2_U_n_59;
  wire lineBuffer_2_U_n_60;
  wire lineBuffer_2_U_n_61;
  wire lineBuffer_2_U_n_62;
  wire lineBuffer_2_U_n_63;
  wire lineBuffer_2_U_n_64;
  wire [10:0]lineBuffer_2_address1;
  wire lineBuffer_2_ce1_local;
  wire [29:0]lineBuffer_2_q1;
  wire lineBuffer_U_n_10;
  wire lineBuffer_U_n_100;
  wire lineBuffer_U_n_101;
  wire lineBuffer_U_n_102;
  wire lineBuffer_U_n_103;
  wire lineBuffer_U_n_104;
  wire lineBuffer_U_n_105;
  wire lineBuffer_U_n_106;
  wire lineBuffer_U_n_107;
  wire lineBuffer_U_n_108;
  wire lineBuffer_U_n_109;
  wire lineBuffer_U_n_11;
  wire lineBuffer_U_n_110;
  wire lineBuffer_U_n_111;
  wire lineBuffer_U_n_112;
  wire lineBuffer_U_n_113;
  wire lineBuffer_U_n_114;
  wire lineBuffer_U_n_115;
  wire lineBuffer_U_n_116;
  wire lineBuffer_U_n_117;
  wire lineBuffer_U_n_118;
  wire lineBuffer_U_n_119;
  wire lineBuffer_U_n_12;
  wire lineBuffer_U_n_120;
  wire lineBuffer_U_n_121;
  wire lineBuffer_U_n_122;
  wire lineBuffer_U_n_123;
  wire lineBuffer_U_n_124;
  wire lineBuffer_U_n_125;
  wire lineBuffer_U_n_126;
  wire lineBuffer_U_n_127;
  wire lineBuffer_U_n_13;
  wire lineBuffer_U_n_14;
  wire lineBuffer_U_n_45;
  wire lineBuffer_U_n_46;
  wire lineBuffer_U_n_47;
  wire lineBuffer_U_n_48;
  wire lineBuffer_U_n_49;
  wire lineBuffer_U_n_5;
  wire lineBuffer_U_n_50;
  wire lineBuffer_U_n_51;
  wire lineBuffer_U_n_52;
  wire lineBuffer_U_n_53;
  wire lineBuffer_U_n_54;
  wire lineBuffer_U_n_55;
  wire lineBuffer_U_n_56;
  wire lineBuffer_U_n_57;
  wire lineBuffer_U_n_58;
  wire lineBuffer_U_n_59;
  wire lineBuffer_U_n_6;
  wire lineBuffer_U_n_60;
  wire lineBuffer_U_n_61;
  wire lineBuffer_U_n_62;
  wire lineBuffer_U_n_63;
  wire lineBuffer_U_n_64;
  wire lineBuffer_U_n_7;
  wire lineBuffer_U_n_8;
  wire lineBuffer_U_n_9;
  wire lineBuffer_U_n_98;
  wire lineBuffer_U_n_99;
  wire [10:0]lineBuffer_addr_reg_1972;
  wire p_0_0_0116117861797_i_fu_168;
  wire [9:0]\p_0_0_0116117861797_i_fu_168_reg[9]_0 ;
  wire \p_0_0_0116117861797_i_fu_168_reg_n_5_[0] ;
  wire \p_0_0_0116117861797_i_fu_168_reg_n_5_[1] ;
  wire \p_0_0_0116117861797_i_fu_168_reg_n_5_[2] ;
  wire \p_0_0_0116117861797_i_fu_168_reg_n_5_[3] ;
  wire \p_0_0_0116117861797_i_fu_168_reg_n_5_[4] ;
  wire \p_0_0_0116117861797_i_fu_168_reg_n_5_[5] ;
  wire \p_0_0_0116117861797_i_fu_168_reg_n_5_[6] ;
  wire \p_0_0_0116117861797_i_fu_168_reg_n_5_[7] ;
  wire \p_0_0_0116117861797_i_fu_168_reg_n_5_[8] ;
  wire \p_0_0_0116117861797_i_fu_168_reg_n_5_[9] ;
  wire [9:0]\p_0_0_0116117861797_i_load_reg_2023_reg[9]_0 ;
  wire [9:0]p_0_0_0116217841795_i_fu_164;
  wire [9:0]\p_0_0_0116217841795_i_fu_164_reg[9]_0 ;
  wire [9:0]\p_0_0_0116217841795_i_load_reg_2017_reg[9]_0 ;
  wire [9:0]p_0_0_0116317821793_i_fu_160;
  wire [9:0]\p_0_0_0116317821793_i_fu_160_reg[9]_0 ;
  wire [9:0]\p_0_0_0116317821793_i_load_reg_2011_reg[9]_0 ;
  wire [9:0]p_0_0_01183_217801809_i_fu_192;
  wire \p_0_0_01183_217801809_i_fu_192_reg[0]_0 ;
  wire \p_0_0_01183_217801809_i_fu_192_reg[1]_0 ;
  wire \p_0_0_01183_217801809_i_fu_192_reg[2]_0 ;
  wire \p_0_0_01183_217801809_i_fu_192_reg[3]_0 ;
  wire \p_0_0_01183_217801809_i_fu_192_reg[4]_0 ;
  wire \p_0_0_01183_217801809_i_fu_192_reg[5]_0 ;
  wire \p_0_0_01183_217801809_i_fu_192_reg[6]_0 ;
  wire \p_0_0_01183_217801809_i_fu_192_reg[7]_0 ;
  wire \p_0_0_01183_217801809_i_fu_192_reg[8]_0 ;
  wire \p_0_0_01183_217801809_i_fu_192_reg[9]_0 ;
  wire [9:0]\p_0_0_01183_217801809_i_fu_192_reg[9]_1 ;
  wire [9:0]\p_0_0_01183_217801809_i_load_reg_2056_reg[9]_0 ;
  wire [9:0]p_0_0_01184_217781807_i_fu_188;
  wire \p_0_0_01184_217781807_i_fu_188_reg[0]_0 ;
  wire \p_0_0_01184_217781807_i_fu_188_reg[1]_0 ;
  wire \p_0_0_01184_217781807_i_fu_188_reg[2]_0 ;
  wire \p_0_0_01184_217781807_i_fu_188_reg[3]_0 ;
  wire \p_0_0_01184_217781807_i_fu_188_reg[4]_0 ;
  wire \p_0_0_01184_217781807_i_fu_188_reg[5]_0 ;
  wire \p_0_0_01184_217781807_i_fu_188_reg[6]_0 ;
  wire \p_0_0_01184_217781807_i_fu_188_reg[7]_0 ;
  wire \p_0_0_01184_217781807_i_fu_188_reg[8]_0 ;
  wire \p_0_0_01184_217781807_i_fu_188_reg[9]_0 ;
  wire [9:0]\p_0_0_01184_217781807_i_fu_188_reg[9]_1 ;
  wire [9:0]\p_0_0_01184_217781807_i_load_reg_2050_reg[9]_0 ;
  wire [9:0]p_0_0_01185_217761805_i_fu_184;
  wire \p_0_0_01185_217761805_i_fu_184_reg[0]_0 ;
  wire \p_0_0_01185_217761805_i_fu_184_reg[1]_0 ;
  wire \p_0_0_01185_217761805_i_fu_184_reg[2]_0 ;
  wire \p_0_0_01185_217761805_i_fu_184_reg[3]_0 ;
  wire \p_0_0_01185_217761805_i_fu_184_reg[4]_0 ;
  wire \p_0_0_01185_217761805_i_fu_184_reg[5]_0 ;
  wire \p_0_0_01185_217761805_i_fu_184_reg[6]_0 ;
  wire \p_0_0_01185_217761805_i_fu_184_reg[7]_0 ;
  wire \p_0_0_01185_217761805_i_fu_184_reg[8]_0 ;
  wire \p_0_0_01185_217761805_i_fu_184_reg[9]_0 ;
  wire [9:0]\p_0_0_01185_217761805_i_fu_184_reg[9]_1 ;
  wire [9:0]\p_0_0_01185_217761805_i_load_reg_2044_reg[9]_0 ;
  wire p_0_0_0_0_011551706_i_fu_196;
  wire \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[0] ;
  wire \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[1] ;
  wire \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[2] ;
  wire \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[3] ;
  wire \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[4] ;
  wire \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[5] ;
  wire \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[6] ;
  wire \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[7] ;
  wire \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[8] ;
  wire \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[9] ;
  wire [9:0]\p_0_0_0_0_011551706_i_load_reg_2062_reg[9]_0 ;
  wire [9:0]p_0_1_0_0_011561709_i_fu_200;
  wire [9:0]\p_0_1_0_0_011561709_i_fu_200_reg[9]_0 ;
  wire [9:0]\p_0_1_0_0_011561709_i_load_reg_2068_reg[9]_0 ;
  wire [9:0]p_0_2_0_0_011571712_i_fu_204__0;
  wire [9:0]\p_0_2_0_0_011571712_i_fu_204_reg[9]_0 ;
  wire [9:0]\p_0_2_0_0_011571712_i_load_reg_2074_reg[9]_0 ;
  wire p_1_in;
  wire p_6_in;
  wire p_9_in;
  wire pix_7_reg_409;
  wire \pix_7_reg_409_reg_n_5_[0] ;
  wire \pix_7_reg_409_reg_n_5_[1] ;
  wire \pix_7_reg_409_reg_n_5_[2] ;
  wire \pix_7_reg_409_reg_n_5_[3] ;
  wire \pix_7_reg_409_reg_n_5_[4] ;
  wire \pix_7_reg_409_reg_n_5_[5] ;
  wire \pix_7_reg_409_reg_n_5_[6] ;
  wire \pix_7_reg_409_reg_n_5_[7] ;
  wire \pix_7_reg_409_reg_n_5_[8] ;
  wire \pix_7_reg_409_reg_n_5_[9] ;
  wire [9:0]pix_8_reg_399;
  wire [9:0]pix_8_reg_399_pp0_iter2_reg;
  wire [9:0]pix_reg_419__0;
  wire [9:0]pix_reg_419_pp0_iter2_reg;
  wire [19:0]\pix_reg_419_pp0_iter2_reg_reg[9]_0 ;
  wire push;
  wire push_2;
  wire [29:0]q1;
  wire [9:0]r_2_reg_2125;
  wire \r_2_reg_2125[7]_i_10_n_5 ;
  wire \r_2_reg_2125[7]_i_11_n_5 ;
  wire \r_2_reg_2125[7]_i_12_n_5 ;
  wire \r_2_reg_2125[7]_i_13_n_5 ;
  wire \r_2_reg_2125[7]_i_14_n_5 ;
  wire \r_2_reg_2125[7]_i_15_n_5 ;
  wire \r_2_reg_2125[7]_i_16_n_5 ;
  wire \r_2_reg_2125[7]_i_18_n_5 ;
  wire \r_2_reg_2125[7]_i_19_n_5 ;
  wire \r_2_reg_2125[7]_i_20_n_5 ;
  wire \r_2_reg_2125[7]_i_21_n_5 ;
  wire \r_2_reg_2125[7]_i_22_n_5 ;
  wire \r_2_reg_2125[7]_i_23_n_5 ;
  wire \r_2_reg_2125[7]_i_25_n_5 ;
  wire \r_2_reg_2125[7]_i_26_n_5 ;
  wire \r_2_reg_2125[7]_i_27_n_5 ;
  wire \r_2_reg_2125[7]_i_29_n_5 ;
  wire \r_2_reg_2125[7]_i_2_n_5 ;
  wire \r_2_reg_2125[7]_i_30_n_5 ;
  wire \r_2_reg_2125[7]_i_31_n_5 ;
  wire \r_2_reg_2125[7]_i_32_n_5 ;
  wire \r_2_reg_2125[7]_i_33_n_5 ;
  wire \r_2_reg_2125[7]_i_34_n_5 ;
  wire \r_2_reg_2125[7]_i_35_n_5 ;
  wire \r_2_reg_2125[7]_i_36_n_5 ;
  wire \r_2_reg_2125[7]_i_38_n_5 ;
  wire \r_2_reg_2125[7]_i_39_n_5 ;
  wire \r_2_reg_2125[7]_i_3_n_5 ;
  wire \r_2_reg_2125[7]_i_40_n_5 ;
  wire \r_2_reg_2125[7]_i_41_n_5 ;
  wire \r_2_reg_2125[7]_i_42_n_5 ;
  wire \r_2_reg_2125[7]_i_43_n_5 ;
  wire \r_2_reg_2125[7]_i_44_n_5 ;
  wire \r_2_reg_2125[7]_i_45_n_5 ;
  wire \r_2_reg_2125[7]_i_46_n_5 ;
  wire \r_2_reg_2125[7]_i_47_n_5 ;
  wire \r_2_reg_2125[7]_i_48_n_5 ;
  wire \r_2_reg_2125[7]_i_49_n_5 ;
  wire \r_2_reg_2125[7]_i_4_n_5 ;
  wire \r_2_reg_2125[7]_i_50_n_5 ;
  wire \r_2_reg_2125[7]_i_51_n_5 ;
  wire \r_2_reg_2125[7]_i_52_n_5 ;
  wire \r_2_reg_2125[7]_i_53_n_5 ;
  wire \r_2_reg_2125[7]_i_55_n_5 ;
  wire \r_2_reg_2125[7]_i_56_n_5 ;
  wire \r_2_reg_2125[7]_i_57_n_5 ;
  wire \r_2_reg_2125[7]_i_58_n_5 ;
  wire \r_2_reg_2125[7]_i_59_n_5 ;
  wire \r_2_reg_2125[7]_i_5_n_5 ;
  wire \r_2_reg_2125[7]_i_60_n_5 ;
  wire \r_2_reg_2125[7]_i_61_n_5 ;
  wire \r_2_reg_2125[7]_i_62_n_5 ;
  wire \r_2_reg_2125[7]_i_64_n_5 ;
  wire \r_2_reg_2125[7]_i_65_n_5 ;
  wire \r_2_reg_2125[7]_i_66_n_5 ;
  wire \r_2_reg_2125[7]_i_67_n_5 ;
  wire \r_2_reg_2125[7]_i_68_n_5 ;
  wire \r_2_reg_2125[7]_i_69_n_5 ;
  wire \r_2_reg_2125[7]_i_6_n_5 ;
  wire \r_2_reg_2125[7]_i_70_n_5 ;
  wire \r_2_reg_2125[7]_i_71_n_5 ;
  wire \r_2_reg_2125[7]_i_72_n_5 ;
  wire \r_2_reg_2125[7]_i_73_n_5 ;
  wire \r_2_reg_2125[7]_i_74_n_5 ;
  wire \r_2_reg_2125[7]_i_75_n_5 ;
  wire \r_2_reg_2125[7]_i_76_n_5 ;
  wire \r_2_reg_2125[7]_i_77_n_5 ;
  wire \r_2_reg_2125[7]_i_78_n_5 ;
  wire \r_2_reg_2125[7]_i_79_n_5 ;
  wire \r_2_reg_2125[7]_i_7_n_5 ;
  wire \r_2_reg_2125[7]_i_8_n_5 ;
  wire \r_2_reg_2125[7]_i_9_n_5 ;
  wire \r_2_reg_2125_reg[7]_i_17_n_10 ;
  wire \r_2_reg_2125_reg[7]_i_17_n_11 ;
  wire \r_2_reg_2125_reg[7]_i_17_n_12 ;
  wire \r_2_reg_2125_reg[7]_i_17_n_5 ;
  wire \r_2_reg_2125_reg[7]_i_17_n_6 ;
  wire \r_2_reg_2125_reg[7]_i_17_n_7 ;
  wire \r_2_reg_2125_reg[7]_i_17_n_8 ;
  wire \r_2_reg_2125_reg[7]_i_17_n_9 ;
  wire \r_2_reg_2125_reg[7]_i_1_n_10 ;
  wire \r_2_reg_2125_reg[7]_i_1_n_11 ;
  wire \r_2_reg_2125_reg[7]_i_1_n_12 ;
  wire \r_2_reg_2125_reg[7]_i_1_n_13 ;
  wire \r_2_reg_2125_reg[7]_i_1_n_14 ;
  wire \r_2_reg_2125_reg[7]_i_1_n_15 ;
  wire \r_2_reg_2125_reg[7]_i_1_n_16 ;
  wire \r_2_reg_2125_reg[7]_i_1_n_17 ;
  wire \r_2_reg_2125_reg[7]_i_1_n_18 ;
  wire \r_2_reg_2125_reg[7]_i_1_n_19 ;
  wire \r_2_reg_2125_reg[7]_i_1_n_20 ;
  wire \r_2_reg_2125_reg[7]_i_1_n_5 ;
  wire \r_2_reg_2125_reg[7]_i_1_n_6 ;
  wire \r_2_reg_2125_reg[7]_i_1_n_7 ;
  wire \r_2_reg_2125_reg[7]_i_1_n_8 ;
  wire \r_2_reg_2125_reg[7]_i_1_n_9 ;
  wire \r_2_reg_2125_reg[7]_i_24_n_10 ;
  wire \r_2_reg_2125_reg[7]_i_24_n_11 ;
  wire \r_2_reg_2125_reg[7]_i_24_n_12 ;
  wire \r_2_reg_2125_reg[7]_i_24_n_5 ;
  wire \r_2_reg_2125_reg[7]_i_24_n_6 ;
  wire \r_2_reg_2125_reg[7]_i_24_n_7 ;
  wire \r_2_reg_2125_reg[7]_i_24_n_8 ;
  wire \r_2_reg_2125_reg[7]_i_24_n_9 ;
  wire \r_2_reg_2125_reg[7]_i_28_n_10 ;
  wire \r_2_reg_2125_reg[7]_i_28_n_11 ;
  wire \r_2_reg_2125_reg[7]_i_28_n_12 ;
  wire \r_2_reg_2125_reg[7]_i_28_n_5 ;
  wire \r_2_reg_2125_reg[7]_i_28_n_6 ;
  wire \r_2_reg_2125_reg[7]_i_28_n_7 ;
  wire \r_2_reg_2125_reg[7]_i_28_n_8 ;
  wire \r_2_reg_2125_reg[7]_i_28_n_9 ;
  wire \r_2_reg_2125_reg[7]_i_37_n_10 ;
  wire \r_2_reg_2125_reg[7]_i_37_n_11 ;
  wire \r_2_reg_2125_reg[7]_i_37_n_12 ;
  wire \r_2_reg_2125_reg[7]_i_37_n_5 ;
  wire \r_2_reg_2125_reg[7]_i_37_n_6 ;
  wire \r_2_reg_2125_reg[7]_i_37_n_7 ;
  wire \r_2_reg_2125_reg[7]_i_37_n_8 ;
  wire \r_2_reg_2125_reg[7]_i_37_n_9 ;
  wire \r_2_reg_2125_reg[7]_i_54_n_10 ;
  wire \r_2_reg_2125_reg[7]_i_54_n_11 ;
  wire \r_2_reg_2125_reg[7]_i_54_n_12 ;
  wire \r_2_reg_2125_reg[7]_i_54_n_5 ;
  wire \r_2_reg_2125_reg[7]_i_54_n_6 ;
  wire \r_2_reg_2125_reg[7]_i_54_n_7 ;
  wire \r_2_reg_2125_reg[7]_i_54_n_8 ;
  wire \r_2_reg_2125_reg[7]_i_54_n_9 ;
  wire \r_2_reg_2125_reg[7]_i_63_n_10 ;
  wire \r_2_reg_2125_reg[7]_i_63_n_11 ;
  wire \r_2_reg_2125_reg[7]_i_63_n_12 ;
  wire \r_2_reg_2125_reg[7]_i_63_n_5 ;
  wire \r_2_reg_2125_reg[7]_i_63_n_6 ;
  wire \r_2_reg_2125_reg[7]_i_63_n_7 ;
  wire \r_2_reg_2125_reg[7]_i_63_n_8 ;
  wire \r_2_reg_2125_reg[7]_i_63_n_9 ;
  wire ram_reg_bram_1;
  wire [29:0]ram_reg_bram_1_0;
  wire [29:0]ram_reg_bram_1_1;
  wire ram_reg_bram_1_2;
  wire [9:0]right_1_fu_176;
  wire [9:0]\right_1_fu_176_reg[9]_0 ;
  wire [9:0]right_2_fu_180;
  wire [9:0]\right_2_fu_180_reg[9]_0 ;
  wire [9:0]\right_3_reg_2029_reg[9]_0 ;
  wire [9:0]\right_4_reg_2034_reg[9]_0 ;
  wire [9:0]\right_5_reg_2039_reg[9]_0 ;
  wire [9:0]right_fu_172__0;
  wire [9:0]\right_fu_172_reg[9]_0 ;
  wire [9:0]sub_ln1023_fu_964_p2;
  wire [9:0]sub_ln1024_fu_1004_p2;
  wire [9:0]sub_ln1025_fu_1044_p2;
  wire [9:0]sub_ln1026_fu_1084_p2;
  wire [9:0]sub_ln1027_fu_1124_p2;
  wire [9:0]sub_ln1028_fu_1164_p2;
  wire [9:0]sub_ln1033_1_fu_1264_p2;
  wire [9:0]sub_ln1033_fu_1258_p2;
  wire [9:0]sub_ln1034_1_fu_1358_p2;
  wire [9:0]sub_ln1034_fu_1352_p2;
  wire [9:0]sub_ln1039_1_fu_1448_p2;
  wire [9:0]sub_ln1039_fu_1442_p2;
  wire [9:0]sub_ln1040_1_fu_1538_p2;
  wire [9:0]sub_ln1040_fu_1532_p2;
  wire [3:0]tmp_23_reg_2142;
  wire \tmp_23_reg_2142[2]_i_10_n_5 ;
  wire \tmp_23_reg_2142[2]_i_11_n_5 ;
  wire \tmp_23_reg_2142[2]_i_12_n_5 ;
  wire \tmp_23_reg_2142[2]_i_13_n_5 ;
  wire \tmp_23_reg_2142[2]_i_14_n_5 ;
  wire \tmp_23_reg_2142[2]_i_15_n_5 ;
  wire \tmp_23_reg_2142[2]_i_16_n_5 ;
  wire \tmp_23_reg_2142[2]_i_17_n_5 ;
  wire \tmp_23_reg_2142[2]_i_18_n_5 ;
  wire \tmp_23_reg_2142[2]_i_20_n_5 ;
  wire \tmp_23_reg_2142[2]_i_22_n_5 ;
  wire \tmp_23_reg_2142[2]_i_23_n_5 ;
  wire \tmp_23_reg_2142[2]_i_24_n_5 ;
  wire \tmp_23_reg_2142[2]_i_25_n_5 ;
  wire \tmp_23_reg_2142[2]_i_26_n_5 ;
  wire \tmp_23_reg_2142[2]_i_27_n_5 ;
  wire \tmp_23_reg_2142[2]_i_28_n_5 ;
  wire \tmp_23_reg_2142[2]_i_29_n_5 ;
  wire \tmp_23_reg_2142[2]_i_2_n_5 ;
  wire \tmp_23_reg_2142[2]_i_30_n_5 ;
  wire \tmp_23_reg_2142[2]_i_32_n_5 ;
  wire \tmp_23_reg_2142[2]_i_33_n_5 ;
  wire \tmp_23_reg_2142[2]_i_34_n_5 ;
  wire \tmp_23_reg_2142[2]_i_35_n_5 ;
  wire \tmp_23_reg_2142[2]_i_36_n_5 ;
  wire \tmp_23_reg_2142[2]_i_37_n_5 ;
  wire \tmp_23_reg_2142[2]_i_39_n_5 ;
  wire \tmp_23_reg_2142[2]_i_3_n_5 ;
  wire \tmp_23_reg_2142[2]_i_40_n_5 ;
  wire \tmp_23_reg_2142[2]_i_41_n_5 ;
  wire \tmp_23_reg_2142[2]_i_43_n_5 ;
  wire \tmp_23_reg_2142[2]_i_44_n_5 ;
  wire \tmp_23_reg_2142[2]_i_45_n_5 ;
  wire \tmp_23_reg_2142[2]_i_46_n_5 ;
  wire \tmp_23_reg_2142[2]_i_4_n_5 ;
  wire \tmp_23_reg_2142[2]_i_5_n_5 ;
  wire \tmp_23_reg_2142[2]_i_6_n_5 ;
  wire \tmp_23_reg_2142[2]_i_8_n_5 ;
  wire \tmp_23_reg_2142[2]_i_9_n_5 ;
  wire \tmp_23_reg_2142_reg[2]_i_19_n_11 ;
  wire \tmp_23_reg_2142_reg[2]_i_19_n_12 ;
  wire \tmp_23_reg_2142_reg[2]_i_19_n_9 ;
  wire \tmp_23_reg_2142_reg[2]_i_1_n_10 ;
  wire \tmp_23_reg_2142_reg[2]_i_1_n_11 ;
  wire \tmp_23_reg_2142_reg[2]_i_1_n_12 ;
  wire \tmp_23_reg_2142_reg[2]_i_1_n_15 ;
  wire \tmp_23_reg_2142_reg[2]_i_1_n_16 ;
  wire \tmp_23_reg_2142_reg[2]_i_1_n_17 ;
  wire \tmp_23_reg_2142_reg[2]_i_1_n_18 ;
  wire \tmp_23_reg_2142_reg[2]_i_1_n_19 ;
  wire \tmp_23_reg_2142_reg[2]_i_1_n_20 ;
  wire \tmp_23_reg_2142_reg[2]_i_1_n_8 ;
  wire \tmp_23_reg_2142_reg[2]_i_1_n_9 ;
  wire \tmp_23_reg_2142_reg[2]_i_21_n_10 ;
  wire \tmp_23_reg_2142_reg[2]_i_21_n_12 ;
  wire \tmp_23_reg_2142_reg[2]_i_31_n_10 ;
  wire \tmp_23_reg_2142_reg[2]_i_31_n_12 ;
  wire \tmp_23_reg_2142_reg[2]_i_38_n_10 ;
  wire \tmp_23_reg_2142_reg[2]_i_38_n_12 ;
  wire \tmp_23_reg_2142_reg[2]_i_42_n_10 ;
  wire \tmp_23_reg_2142_reg[2]_i_42_n_12 ;
  wire \tmp_23_reg_2142_reg[2]_i_7_n_11 ;
  wire \tmp_23_reg_2142_reg[2]_i_7_n_12 ;
  wire \tmp_23_reg_2142_reg[2]_i_7_n_9 ;
  wire tmp_24_fu_1723_p3;
  wire [2:0]tmp_25_reg_2147;
  wire we0;
  wire \x_fu_156_reg_n_5_[0] ;
  wire \x_fu_156_reg_n_5_[10] ;
  wire \x_fu_156_reg_n_5_[1] ;
  wire \x_fu_156_reg_n_5_[2] ;
  wire \x_fu_156_reg_n_5_[3] ;
  wire \x_fu_156_reg_n_5_[4] ;
  wire \x_fu_156_reg_n_5_[5] ;
  wire \x_fu_156_reg_n_5_[6] ;
  wire \x_fu_156_reg_n_5_[7] ;
  wire \x_fu_156_reg_n_5_[8] ;
  wire \x_fu_156_reg_n_5_[9] ;
  wire x_phase_reg_387;
  wire [7:2]\NLW_b_2_reg_2130_reg[7]_i_13_CO_UNCONNECTED ;
  wire [7:3]\NLW_b_2_reg_2130_reg[7]_i_13_O_UNCONNECTED ;
  wire [7:1]\NLW_b_2_reg_2130_reg[7]_i_30_CO_UNCONNECTED ;
  wire [7:2]\NLW_b_2_reg_2130_reg[7]_i_30_O_UNCONNECTED ;
  wire [7:1]\NLW_b_2_reg_2130_reg[7]_i_56_CO_UNCONNECTED ;
  wire [7:2]\NLW_b_2_reg_2130_reg[7]_i_56_O_UNCONNECTED ;
  wire [7:5]\NLW_b_2_reg_2130_reg[9]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_b_2_reg_2130_reg[9]_i_1_O_UNCONNECTED ;
  wire [7:1]\NLW_b_2_reg_2130_reg[9]_i_130_CO_UNCONNECTED ;
  wire [7:2]\NLW_b_2_reg_2130_reg[9]_i_130_O_UNCONNECTED ;
  wire [7:1]\NLW_b_2_reg_2130_reg[9]_i_135_CO_UNCONNECTED ;
  wire [7:2]\NLW_b_2_reg_2130_reg[9]_i_135_O_UNCONNECTED ;
  wire [7:1]\NLW_b_2_reg_2130_reg[9]_i_163_CO_UNCONNECTED ;
  wire [7:2]\NLW_b_2_reg_2130_reg[9]_i_163_O_UNCONNECTED ;
  wire [7:0]\NLW_b_2_reg_2130_reg[9]_i_19_O_UNCONNECTED ;
  wire [7:2]\NLW_b_2_reg_2130_reg[9]_i_20_CO_UNCONNECTED ;
  wire [7:3]\NLW_b_2_reg_2130_reg[9]_i_20_O_UNCONNECTED ;
  wire [7:1]\NLW_b_2_reg_2130_reg[9]_i_202_CO_UNCONNECTED ;
  wire [7:2]\NLW_b_2_reg_2130_reg[9]_i_202_O_UNCONNECTED ;
  wire [7:1]\NLW_b_2_reg_2130_reg[9]_i_204_CO_UNCONNECTED ;
  wire [7:2]\NLW_b_2_reg_2130_reg[9]_i_204_O_UNCONNECTED ;
  wire [7:1]\NLW_b_2_reg_2130_reg[9]_i_28_CO_UNCONNECTED ;
  wire [7:2]\NLW_b_2_reg_2130_reg[9]_i_28_O_UNCONNECTED ;
  wire [7:1]\NLW_b_2_reg_2130_reg[9]_i_75_CO_UNCONNECTED ;
  wire [7:2]\NLW_b_2_reg_2130_reg[9]_i_75_O_UNCONNECTED ;
  wire [7:4]\NLW_b_2_reg_2130_reg[9]_i_8_CO_UNCONNECTED ;
  wire [7:0]\NLW_b_2_reg_2130_reg[9]_i_8_O_UNCONNECTED ;
  wire [7:1]\NLW_b_2_reg_2130_reg[9]_i_88_CO_UNCONNECTED ;
  wire [7:2]\NLW_b_2_reg_2130_reg[9]_i_88_O_UNCONNECTED ;
  wire [7:2]\NLW_b_2_reg_2130_reg[9]_i_9_CO_UNCONNECTED ;
  wire [7:3]\NLW_b_2_reg_2130_reg[9]_i_9_O_UNCONNECTED ;
  wire [7:5]\NLW_tmp_23_reg_2142_reg[2]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_tmp_23_reg_2142_reg[2]_i_1_O_UNCONNECTED ;
  wire [7:2]\NLW_tmp_23_reg_2142_reg[2]_i_19_CO_UNCONNECTED ;
  wire [7:3]\NLW_tmp_23_reg_2142_reg[2]_i_19_O_UNCONNECTED ;
  wire [7:1]\NLW_tmp_23_reg_2142_reg[2]_i_21_CO_UNCONNECTED ;
  wire [7:2]\NLW_tmp_23_reg_2142_reg[2]_i_21_O_UNCONNECTED ;
  wire [7:1]\NLW_tmp_23_reg_2142_reg[2]_i_31_CO_UNCONNECTED ;
  wire [7:2]\NLW_tmp_23_reg_2142_reg[2]_i_31_O_UNCONNECTED ;
  wire [7:1]\NLW_tmp_23_reg_2142_reg[2]_i_38_CO_UNCONNECTED ;
  wire [7:2]\NLW_tmp_23_reg_2142_reg[2]_i_38_O_UNCONNECTED ;
  wire [7:1]\NLW_tmp_23_reg_2142_reg[2]_i_42_CO_UNCONNECTED ;
  wire [7:2]\NLW_tmp_23_reg_2142_reg[2]_i_42_O_UNCONNECTED ;
  wire [7:2]\NLW_tmp_23_reg_2142_reg[2]_i_7_CO_UNCONNECTED ;
  wire [7:3]\NLW_tmp_23_reg_2142_reg[2]_i_7_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hB1B1B1A0)) 
    \SRL_SIG[0][10]_i_1__1 
       (.I0(icmp_ln1014_reg_2000_pp0_iter2_reg),
        .I1(tmp_24_fu_1723_p3),
        .I2(pix_8_reg_399_pp0_iter2_reg[0]),
        .I3(\SRL_SIG[0][19]_i_2_n_5 ),
        .I4(\b_2_reg_2130_reg_n_5_[0] ),
        .O(\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_9 ));
  LUT5 #(
    .INIT(32'hB1B1B1A0)) 
    \SRL_SIG[0][11]_i_1__1 
       (.I0(icmp_ln1014_reg_2000_pp0_iter2_reg),
        .I1(tmp_24_fu_1723_p3),
        .I2(pix_8_reg_399_pp0_iter2_reg[1]),
        .I3(\SRL_SIG[0][19]_i_2_n_5 ),
        .I4(\b_2_reg_2130_reg_n_5_[1] ),
        .O(\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_8 ));
  LUT5 #(
    .INIT(32'hB1B1B1A0)) 
    \SRL_SIG[0][12]_i_1__1 
       (.I0(icmp_ln1014_reg_2000_pp0_iter2_reg),
        .I1(tmp_24_fu_1723_p3),
        .I2(pix_8_reg_399_pp0_iter2_reg[2]),
        .I3(\SRL_SIG[0][19]_i_2_n_5 ),
        .I4(\b_2_reg_2130_reg_n_5_[2] ),
        .O(\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_7 ));
  LUT5 #(
    .INIT(32'hB1B1B1A0)) 
    \SRL_SIG[0][13]_i_1__1 
       (.I0(icmp_ln1014_reg_2000_pp0_iter2_reg),
        .I1(tmp_24_fu_1723_p3),
        .I2(pix_8_reg_399_pp0_iter2_reg[3]),
        .I3(\SRL_SIG[0][19]_i_2_n_5 ),
        .I4(\b_2_reg_2130_reg_n_5_[3] ),
        .O(\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_6 ));
  LUT5 #(
    .INIT(32'hB1B1B1A0)) 
    \SRL_SIG[0][14]_i_1__1 
       (.I0(icmp_ln1014_reg_2000_pp0_iter2_reg),
        .I1(tmp_24_fu_1723_p3),
        .I2(pix_8_reg_399_pp0_iter2_reg[4]),
        .I3(\SRL_SIG[0][19]_i_2_n_5 ),
        .I4(\b_2_reg_2130_reg_n_5_[4] ),
        .O(\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_5 ));
  LUT5 #(
    .INIT(32'hB1B1B1A0)) 
    \SRL_SIG[0][15]_i_1__3 
       (.I0(icmp_ln1014_reg_2000_pp0_iter2_reg),
        .I1(tmp_24_fu_1723_p3),
        .I2(pix_8_reg_399_pp0_iter2_reg[5]),
        .I3(\SRL_SIG[0][19]_i_2_n_5 ),
        .I4(\b_2_reg_2130_reg_n_5_[5] ),
        .O(\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_4 ));
  LUT5 #(
    .INIT(32'hB1B1B1A0)) 
    \SRL_SIG[0][16]_i_1__0 
       (.I0(icmp_ln1014_reg_2000_pp0_iter2_reg),
        .I1(tmp_24_fu_1723_p3),
        .I2(pix_8_reg_399_pp0_iter2_reg[6]),
        .I3(\SRL_SIG[0][19]_i_2_n_5 ),
        .I4(\b_2_reg_2130_reg_n_5_[6] ),
        .O(\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_3 ));
  LUT5 #(
    .INIT(32'hB1B1B1A0)) 
    \SRL_SIG[0][17]_i_1__0 
       (.I0(icmp_ln1014_reg_2000_pp0_iter2_reg),
        .I1(tmp_24_fu_1723_p3),
        .I2(pix_8_reg_399_pp0_iter2_reg[7]),
        .I3(\SRL_SIG[0][19]_i_2_n_5 ),
        .I4(\b_2_reg_2130_reg_n_5_[7] ),
        .O(\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_2 ));
  LUT5 #(
    .INIT(32'hB1B1B1A0)) 
    \SRL_SIG[0][18]_i_1__0 
       (.I0(icmp_ln1014_reg_2000_pp0_iter2_reg),
        .I1(tmp_24_fu_1723_p3),
        .I2(pix_8_reg_399_pp0_iter2_reg[8]),
        .I3(\SRL_SIG[0][19]_i_2_n_5 ),
        .I4(\b_2_reg_2130_reg_n_5_[8] ),
        .O(\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_1 ));
  LUT5 #(
    .INIT(32'hB1B1B1A0)) 
    \SRL_SIG[0][19]_i_1__0 
       (.I0(icmp_ln1014_reg_2000_pp0_iter2_reg),
        .I1(tmp_24_fu_1723_p3),
        .I2(pix_8_reg_399_pp0_iter2_reg[9]),
        .I3(\SRL_SIG[0][19]_i_2_n_5 ),
        .I4(\b_2_reg_2130_reg_n_5_[9] ),
        .O(\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_0 ));
  LUT4 #(
    .INIT(16'h00FE)) 
    \SRL_SIG[0][19]_i_2 
       (.I0(tmp_25_reg_2147[2]),
        .I1(tmp_25_reg_2147[1]),
        .I2(tmp_25_reg_2147[0]),
        .I3(tmp_24_fu_1723_p3),
        .O(\SRL_SIG[0][19]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h8BBB8B88)) 
    \SRL_SIG[0][20]_i_1__0 
       (.I0(pix_reg_419_pp0_iter2_reg[0]),
        .I1(icmp_ln1014_reg_2000_pp0_iter2_reg),
        .I2(tmp_23_reg_2142[3]),
        .I3(p_1_in),
        .I4(r_2_reg_2125[0]),
        .O(\pix_reg_419_pp0_iter2_reg_reg[9]_0 [10]));
  LUT5 #(
    .INIT(32'h8BBB8B88)) 
    \SRL_SIG[0][21]_i_1__0 
       (.I0(pix_reg_419_pp0_iter2_reg[1]),
        .I1(icmp_ln1014_reg_2000_pp0_iter2_reg),
        .I2(tmp_23_reg_2142[3]),
        .I3(p_1_in),
        .I4(r_2_reg_2125[1]),
        .O(\pix_reg_419_pp0_iter2_reg_reg[9]_0 [11]));
  LUT5 #(
    .INIT(32'h8BBB8B88)) 
    \SRL_SIG[0][22]_i_1__0 
       (.I0(pix_reg_419_pp0_iter2_reg[2]),
        .I1(icmp_ln1014_reg_2000_pp0_iter2_reg),
        .I2(tmp_23_reg_2142[3]),
        .I3(p_1_in),
        .I4(r_2_reg_2125[2]),
        .O(\pix_reg_419_pp0_iter2_reg_reg[9]_0 [12]));
  LUT5 #(
    .INIT(32'h8BBB8B88)) 
    \SRL_SIG[0][23]_i_1__0 
       (.I0(pix_reg_419_pp0_iter2_reg[3]),
        .I1(icmp_ln1014_reg_2000_pp0_iter2_reg),
        .I2(tmp_23_reg_2142[3]),
        .I3(p_1_in),
        .I4(r_2_reg_2125[3]),
        .O(\pix_reg_419_pp0_iter2_reg_reg[9]_0 [13]));
  LUT5 #(
    .INIT(32'h8BBB8B88)) 
    \SRL_SIG[0][24]_i_1__0 
       (.I0(pix_reg_419_pp0_iter2_reg[4]),
        .I1(icmp_ln1014_reg_2000_pp0_iter2_reg),
        .I2(tmp_23_reg_2142[3]),
        .I3(p_1_in),
        .I4(r_2_reg_2125[4]),
        .O(\pix_reg_419_pp0_iter2_reg_reg[9]_0 [14]));
  LUT5 #(
    .INIT(32'h8BBB8B88)) 
    \SRL_SIG[0][25]_i_1__0 
       (.I0(pix_reg_419_pp0_iter2_reg[5]),
        .I1(icmp_ln1014_reg_2000_pp0_iter2_reg),
        .I2(tmp_23_reg_2142[3]),
        .I3(p_1_in),
        .I4(r_2_reg_2125[5]),
        .O(\pix_reg_419_pp0_iter2_reg_reg[9]_0 [15]));
  LUT5 #(
    .INIT(32'h8BBB8B88)) 
    \SRL_SIG[0][26]_i_1__0 
       (.I0(pix_reg_419_pp0_iter2_reg[6]),
        .I1(icmp_ln1014_reg_2000_pp0_iter2_reg),
        .I2(tmp_23_reg_2142[3]),
        .I3(p_1_in),
        .I4(r_2_reg_2125[6]),
        .O(\pix_reg_419_pp0_iter2_reg_reg[9]_0 [16]));
  LUT5 #(
    .INIT(32'h8BBB8B88)) 
    \SRL_SIG[0][27]_i_1__0 
       (.I0(pix_reg_419_pp0_iter2_reg[7]),
        .I1(icmp_ln1014_reg_2000_pp0_iter2_reg),
        .I2(tmp_23_reg_2142[3]),
        .I3(p_1_in),
        .I4(r_2_reg_2125[7]),
        .O(\pix_reg_419_pp0_iter2_reg_reg[9]_0 [17]));
  LUT5 #(
    .INIT(32'h8BBB8B88)) 
    \SRL_SIG[0][28]_i_1__0 
       (.I0(pix_reg_419_pp0_iter2_reg[8]),
        .I1(icmp_ln1014_reg_2000_pp0_iter2_reg),
        .I2(tmp_23_reg_2142[3]),
        .I3(p_1_in),
        .I4(r_2_reg_2125[8]),
        .O(\pix_reg_419_pp0_iter2_reg_reg[9]_0 [18]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \SRL_SIG[0][29]_i_1__0 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(and_ln1052_reg_2007_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[3]_0 [2]),
        .I4(imgRgb_full_n),
        .O(push));
  LUT5 #(
    .INIT(32'h8BBB8B88)) 
    \SRL_SIG[0][29]_i_2__0 
       (.I0(pix_reg_419_pp0_iter2_reg[9]),
        .I1(icmp_ln1014_reg_2000_pp0_iter2_reg),
        .I2(tmp_23_reg_2142[3]),
        .I3(p_1_in),
        .I4(r_2_reg_2125[9]),
        .O(\pix_reg_419_pp0_iter2_reg_reg[9]_0 [19]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \SRL_SIG[0][29]_i_3 
       (.I0(tmp_23_reg_2142[3]),
        .I1(tmp_23_reg_2142[0]),
        .I2(tmp_23_reg_2142[1]),
        .I3(tmp_23_reg_2142[2]),
        .O(p_1_in));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/and_ln1052_reg_2007_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/and_ln1052_reg_2007_pp0_iter1_reg_reg[0]_srl2 " *) 
  SRL16E \and_ln1052_reg_2007_pp0_iter1_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(and_ln1052_fu_640_p2),
        .Q(\and_ln1052_reg_2007_pp0_iter1_reg_reg[0]_srl2_n_5 ));
  FDRE \and_ln1052_reg_2007_pp0_iter2_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\and_ln1052_reg_2007_pp0_iter1_reg_reg[0]_srl2_n_5 ),
        .Q(and_ln1052_reg_2007_pp0_iter2_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(ap_loop_exit_ready_pp0_iter2_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .O(ap_done_reg1));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_done_cache_reg));
  LUT5 #(
    .INIT(32'h3B080000)) 
    ap_enable_reg_pp0_iter2_i_1__2
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(\icmp_ln881_reg_1964_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter2_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__2_n_5),
        .Q(ap_enable_reg_pp0_iter2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_done_cache_reg));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(flow_control_loop_pipe_sequential_init_U_n_146),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter1_reg),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0E0A020A)) 
    \ap_phi_reg_pp0_iter2_down_1_reg_438[0]_i_1 
       (.I0(p_0_0_01184_217781807_i_fu_188[0]),
        .I1(icmp_ln891_reg_1968),
        .I2(\icmp_ln881_reg_1964_reg_n_5_[0] ),
        .I3(\cmp161_i_reg_1984_reg_n_5_[0] ),
        .I4(\p_0_0_01184_217781807_i_fu_188_reg[0]_0 ),
        .O(\ap_phi_reg_pp0_iter2_down_1_reg_438[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0E0A020A)) 
    \ap_phi_reg_pp0_iter2_down_1_reg_438[1]_i_1 
       (.I0(p_0_0_01184_217781807_i_fu_188[1]),
        .I1(icmp_ln891_reg_1968),
        .I2(\icmp_ln881_reg_1964_reg_n_5_[0] ),
        .I3(\cmp161_i_reg_1984_reg_n_5_[0] ),
        .I4(\p_0_0_01184_217781807_i_fu_188_reg[1]_0 ),
        .O(\ap_phi_reg_pp0_iter2_down_1_reg_438[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0E0A020A)) 
    \ap_phi_reg_pp0_iter2_down_1_reg_438[2]_i_1 
       (.I0(p_0_0_01184_217781807_i_fu_188[2]),
        .I1(icmp_ln891_reg_1968),
        .I2(\icmp_ln881_reg_1964_reg_n_5_[0] ),
        .I3(\cmp161_i_reg_1984_reg_n_5_[0] ),
        .I4(\p_0_0_01184_217781807_i_fu_188_reg[2]_0 ),
        .O(\ap_phi_reg_pp0_iter2_down_1_reg_438[2]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0E0A020A)) 
    \ap_phi_reg_pp0_iter2_down_1_reg_438[3]_i_1 
       (.I0(p_0_0_01184_217781807_i_fu_188[3]),
        .I1(icmp_ln891_reg_1968),
        .I2(\icmp_ln881_reg_1964_reg_n_5_[0] ),
        .I3(\cmp161_i_reg_1984_reg_n_5_[0] ),
        .I4(\p_0_0_01184_217781807_i_fu_188_reg[3]_0 ),
        .O(\ap_phi_reg_pp0_iter2_down_1_reg_438[3]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0E0A020A)) 
    \ap_phi_reg_pp0_iter2_down_1_reg_438[4]_i_1 
       (.I0(p_0_0_01184_217781807_i_fu_188[4]),
        .I1(icmp_ln891_reg_1968),
        .I2(\icmp_ln881_reg_1964_reg_n_5_[0] ),
        .I3(\cmp161_i_reg_1984_reg_n_5_[0] ),
        .I4(\p_0_0_01184_217781807_i_fu_188_reg[4]_0 ),
        .O(\ap_phi_reg_pp0_iter2_down_1_reg_438[4]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0E0A020A)) 
    \ap_phi_reg_pp0_iter2_down_1_reg_438[5]_i_1 
       (.I0(p_0_0_01184_217781807_i_fu_188[5]),
        .I1(icmp_ln891_reg_1968),
        .I2(\icmp_ln881_reg_1964_reg_n_5_[0] ),
        .I3(\cmp161_i_reg_1984_reg_n_5_[0] ),
        .I4(\p_0_0_01184_217781807_i_fu_188_reg[5]_0 ),
        .O(\ap_phi_reg_pp0_iter2_down_1_reg_438[5]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0E0A020A)) 
    \ap_phi_reg_pp0_iter2_down_1_reg_438[6]_i_1 
       (.I0(p_0_0_01184_217781807_i_fu_188[6]),
        .I1(icmp_ln891_reg_1968),
        .I2(\icmp_ln881_reg_1964_reg_n_5_[0] ),
        .I3(\cmp161_i_reg_1984_reg_n_5_[0] ),
        .I4(\p_0_0_01184_217781807_i_fu_188_reg[6]_0 ),
        .O(\ap_phi_reg_pp0_iter2_down_1_reg_438[6]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0E0A020A)) 
    \ap_phi_reg_pp0_iter2_down_1_reg_438[7]_i_1 
       (.I0(p_0_0_01184_217781807_i_fu_188[7]),
        .I1(icmp_ln891_reg_1968),
        .I2(\icmp_ln881_reg_1964_reg_n_5_[0] ),
        .I3(\cmp161_i_reg_1984_reg_n_5_[0] ),
        .I4(\p_0_0_01184_217781807_i_fu_188_reg[7]_0 ),
        .O(\ap_phi_reg_pp0_iter2_down_1_reg_438[7]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0E0A020A)) 
    \ap_phi_reg_pp0_iter2_down_1_reg_438[8]_i_1 
       (.I0(p_0_0_01184_217781807_i_fu_188[8]),
        .I1(icmp_ln891_reg_1968),
        .I2(\icmp_ln881_reg_1964_reg_n_5_[0] ),
        .I3(\cmp161_i_reg_1984_reg_n_5_[0] ),
        .I4(\p_0_0_01184_217781807_i_fu_188_reg[8]_0 ),
        .O(\ap_phi_reg_pp0_iter2_down_1_reg_438[8]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0E0A020A)) 
    \ap_phi_reg_pp0_iter2_down_1_reg_438[9]_i_1 
       (.I0(p_0_0_01184_217781807_i_fu_188[9]),
        .I1(icmp_ln891_reg_1968),
        .I2(\icmp_ln881_reg_1964_reg_n_5_[0] ),
        .I3(\cmp161_i_reg_1984_reg_n_5_[0] ),
        .I4(\p_0_0_01184_217781807_i_fu_188_reg[9]_0 ),
        .O(\ap_phi_reg_pp0_iter2_down_1_reg_438[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_down_1_reg_438_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\ap_phi_reg_pp0_iter2_down_1_reg_438[0]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_down_1_reg_438[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_1_reg_438_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\ap_phi_reg_pp0_iter2_down_1_reg_438[1]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_down_1_reg_438[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_1_reg_438_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\ap_phi_reg_pp0_iter2_down_1_reg_438[2]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_down_1_reg_438[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_1_reg_438_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\ap_phi_reg_pp0_iter2_down_1_reg_438[3]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_down_1_reg_438[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_1_reg_438_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\ap_phi_reg_pp0_iter2_down_1_reg_438[4]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_down_1_reg_438[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_1_reg_438_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\ap_phi_reg_pp0_iter2_down_1_reg_438[5]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_down_1_reg_438[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_1_reg_438_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\ap_phi_reg_pp0_iter2_down_1_reg_438[6]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_down_1_reg_438[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_1_reg_438_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\ap_phi_reg_pp0_iter2_down_1_reg_438[7]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_down_1_reg_438[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_1_reg_438_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\ap_phi_reg_pp0_iter2_down_1_reg_438[8]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_down_1_reg_438[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_1_reg_438_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\ap_phi_reg_pp0_iter2_down_1_reg_438[9]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_down_1_reg_438[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0E0A020A)) 
    \ap_phi_reg_pp0_iter2_down_2_reg_429[0]_i_1 
       (.I0(p_0_0_01183_217801809_i_fu_192[0]),
        .I1(icmp_ln891_reg_1968),
        .I2(\icmp_ln881_reg_1964_reg_n_5_[0] ),
        .I3(\cmp161_i_reg_1984_reg_n_5_[0] ),
        .I4(\p_0_0_01183_217801809_i_fu_192_reg[0]_0 ),
        .O(\ap_phi_reg_pp0_iter2_down_2_reg_429[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0E0A020A)) 
    \ap_phi_reg_pp0_iter2_down_2_reg_429[1]_i_1 
       (.I0(p_0_0_01183_217801809_i_fu_192[1]),
        .I1(icmp_ln891_reg_1968),
        .I2(\icmp_ln881_reg_1964_reg_n_5_[0] ),
        .I3(\cmp161_i_reg_1984_reg_n_5_[0] ),
        .I4(\p_0_0_01183_217801809_i_fu_192_reg[1]_0 ),
        .O(\ap_phi_reg_pp0_iter2_down_2_reg_429[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0E0A020A)) 
    \ap_phi_reg_pp0_iter2_down_2_reg_429[2]_i_1 
       (.I0(p_0_0_01183_217801809_i_fu_192[2]),
        .I1(icmp_ln891_reg_1968),
        .I2(\icmp_ln881_reg_1964_reg_n_5_[0] ),
        .I3(\cmp161_i_reg_1984_reg_n_5_[0] ),
        .I4(\p_0_0_01183_217801809_i_fu_192_reg[2]_0 ),
        .O(\ap_phi_reg_pp0_iter2_down_2_reg_429[2]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0E0A020A)) 
    \ap_phi_reg_pp0_iter2_down_2_reg_429[3]_i_1 
       (.I0(p_0_0_01183_217801809_i_fu_192[3]),
        .I1(icmp_ln891_reg_1968),
        .I2(\icmp_ln881_reg_1964_reg_n_5_[0] ),
        .I3(\cmp161_i_reg_1984_reg_n_5_[0] ),
        .I4(\p_0_0_01183_217801809_i_fu_192_reg[3]_0 ),
        .O(\ap_phi_reg_pp0_iter2_down_2_reg_429[3]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0E0A020A)) 
    \ap_phi_reg_pp0_iter2_down_2_reg_429[4]_i_1 
       (.I0(p_0_0_01183_217801809_i_fu_192[4]),
        .I1(icmp_ln891_reg_1968),
        .I2(\icmp_ln881_reg_1964_reg_n_5_[0] ),
        .I3(\cmp161_i_reg_1984_reg_n_5_[0] ),
        .I4(\p_0_0_01183_217801809_i_fu_192_reg[4]_0 ),
        .O(\ap_phi_reg_pp0_iter2_down_2_reg_429[4]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0E0A020A)) 
    \ap_phi_reg_pp0_iter2_down_2_reg_429[5]_i_1 
       (.I0(p_0_0_01183_217801809_i_fu_192[5]),
        .I1(icmp_ln891_reg_1968),
        .I2(\icmp_ln881_reg_1964_reg_n_5_[0] ),
        .I3(\cmp161_i_reg_1984_reg_n_5_[0] ),
        .I4(\p_0_0_01183_217801809_i_fu_192_reg[5]_0 ),
        .O(\ap_phi_reg_pp0_iter2_down_2_reg_429[5]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0E0A020A)) 
    \ap_phi_reg_pp0_iter2_down_2_reg_429[6]_i_1 
       (.I0(p_0_0_01183_217801809_i_fu_192[6]),
        .I1(icmp_ln891_reg_1968),
        .I2(\icmp_ln881_reg_1964_reg_n_5_[0] ),
        .I3(\cmp161_i_reg_1984_reg_n_5_[0] ),
        .I4(\p_0_0_01183_217801809_i_fu_192_reg[6]_0 ),
        .O(\ap_phi_reg_pp0_iter2_down_2_reg_429[6]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0E0A020A)) 
    \ap_phi_reg_pp0_iter2_down_2_reg_429[7]_i_1 
       (.I0(p_0_0_01183_217801809_i_fu_192[7]),
        .I1(icmp_ln891_reg_1968),
        .I2(\icmp_ln881_reg_1964_reg_n_5_[0] ),
        .I3(\cmp161_i_reg_1984_reg_n_5_[0] ),
        .I4(\p_0_0_01183_217801809_i_fu_192_reg[7]_0 ),
        .O(\ap_phi_reg_pp0_iter2_down_2_reg_429[7]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0E0A020A)) 
    \ap_phi_reg_pp0_iter2_down_2_reg_429[8]_i_1 
       (.I0(p_0_0_01183_217801809_i_fu_192[8]),
        .I1(icmp_ln891_reg_1968),
        .I2(\icmp_ln881_reg_1964_reg_n_5_[0] ),
        .I3(\cmp161_i_reg_1984_reg_n_5_[0] ),
        .I4(\p_0_0_01183_217801809_i_fu_192_reg[8]_0 ),
        .O(\ap_phi_reg_pp0_iter2_down_2_reg_429[8]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0E0A020A)) 
    \ap_phi_reg_pp0_iter2_down_2_reg_429[9]_i_1 
       (.I0(p_0_0_01183_217801809_i_fu_192[9]),
        .I1(icmp_ln891_reg_1968),
        .I2(\icmp_ln881_reg_1964_reg_n_5_[0] ),
        .I3(\cmp161_i_reg_1984_reg_n_5_[0] ),
        .I4(\p_0_0_01183_217801809_i_fu_192_reg[9]_0 ),
        .O(\ap_phi_reg_pp0_iter2_down_2_reg_429[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_down_2_reg_429_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\ap_phi_reg_pp0_iter2_down_2_reg_429[0]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_down_2_reg_429[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_2_reg_429_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\ap_phi_reg_pp0_iter2_down_2_reg_429[1]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_down_2_reg_429[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_2_reg_429_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\ap_phi_reg_pp0_iter2_down_2_reg_429[2]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_down_2_reg_429[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_2_reg_429_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\ap_phi_reg_pp0_iter2_down_2_reg_429[3]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_down_2_reg_429[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_2_reg_429_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\ap_phi_reg_pp0_iter2_down_2_reg_429[4]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_down_2_reg_429[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_2_reg_429_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\ap_phi_reg_pp0_iter2_down_2_reg_429[5]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_down_2_reg_429[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_2_reg_429_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\ap_phi_reg_pp0_iter2_down_2_reg_429[6]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_down_2_reg_429[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_2_reg_429_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\ap_phi_reg_pp0_iter2_down_2_reg_429[7]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_down_2_reg_429[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_2_reg_429_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\ap_phi_reg_pp0_iter2_down_2_reg_429[8]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_down_2_reg_429[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_2_reg_429_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\ap_phi_reg_pp0_iter2_down_2_reg_429[9]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_down_2_reg_429[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0E0A020A)) 
    \ap_phi_reg_pp0_iter2_down_reg_447[0]_i_1 
       (.I0(p_0_0_01185_217761805_i_fu_184[0]),
        .I1(icmp_ln891_reg_1968),
        .I2(\icmp_ln881_reg_1964_reg_n_5_[0] ),
        .I3(\cmp161_i_reg_1984_reg_n_5_[0] ),
        .I4(\p_0_0_01185_217761805_i_fu_184_reg[0]_0 ),
        .O(\ap_phi_reg_pp0_iter2_down_reg_447[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0E0A020A)) 
    \ap_phi_reg_pp0_iter2_down_reg_447[1]_i_1 
       (.I0(p_0_0_01185_217761805_i_fu_184[1]),
        .I1(icmp_ln891_reg_1968),
        .I2(\icmp_ln881_reg_1964_reg_n_5_[0] ),
        .I3(\cmp161_i_reg_1984_reg_n_5_[0] ),
        .I4(\p_0_0_01185_217761805_i_fu_184_reg[1]_0 ),
        .O(\ap_phi_reg_pp0_iter2_down_reg_447[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0E0A020A)) 
    \ap_phi_reg_pp0_iter2_down_reg_447[2]_i_1 
       (.I0(p_0_0_01185_217761805_i_fu_184[2]),
        .I1(icmp_ln891_reg_1968),
        .I2(\icmp_ln881_reg_1964_reg_n_5_[0] ),
        .I3(\cmp161_i_reg_1984_reg_n_5_[0] ),
        .I4(\p_0_0_01185_217761805_i_fu_184_reg[2]_0 ),
        .O(\ap_phi_reg_pp0_iter2_down_reg_447[2]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0E0A020A)) 
    \ap_phi_reg_pp0_iter2_down_reg_447[3]_i_1 
       (.I0(p_0_0_01185_217761805_i_fu_184[3]),
        .I1(icmp_ln891_reg_1968),
        .I2(\icmp_ln881_reg_1964_reg_n_5_[0] ),
        .I3(\cmp161_i_reg_1984_reg_n_5_[0] ),
        .I4(\p_0_0_01185_217761805_i_fu_184_reg[3]_0 ),
        .O(\ap_phi_reg_pp0_iter2_down_reg_447[3]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0E0A020A)) 
    \ap_phi_reg_pp0_iter2_down_reg_447[4]_i_1 
       (.I0(p_0_0_01185_217761805_i_fu_184[4]),
        .I1(icmp_ln891_reg_1968),
        .I2(\icmp_ln881_reg_1964_reg_n_5_[0] ),
        .I3(\cmp161_i_reg_1984_reg_n_5_[0] ),
        .I4(\p_0_0_01185_217761805_i_fu_184_reg[4]_0 ),
        .O(\ap_phi_reg_pp0_iter2_down_reg_447[4]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0E0A020A)) 
    \ap_phi_reg_pp0_iter2_down_reg_447[5]_i_1 
       (.I0(p_0_0_01185_217761805_i_fu_184[5]),
        .I1(icmp_ln891_reg_1968),
        .I2(\icmp_ln881_reg_1964_reg_n_5_[0] ),
        .I3(\cmp161_i_reg_1984_reg_n_5_[0] ),
        .I4(\p_0_0_01185_217761805_i_fu_184_reg[5]_0 ),
        .O(\ap_phi_reg_pp0_iter2_down_reg_447[5]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0E0A020A)) 
    \ap_phi_reg_pp0_iter2_down_reg_447[6]_i_1 
       (.I0(p_0_0_01185_217761805_i_fu_184[6]),
        .I1(icmp_ln891_reg_1968),
        .I2(\icmp_ln881_reg_1964_reg_n_5_[0] ),
        .I3(\cmp161_i_reg_1984_reg_n_5_[0] ),
        .I4(\p_0_0_01185_217761805_i_fu_184_reg[6]_0 ),
        .O(\ap_phi_reg_pp0_iter2_down_reg_447[6]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0E0A020A)) 
    \ap_phi_reg_pp0_iter2_down_reg_447[7]_i_1 
       (.I0(p_0_0_01185_217761805_i_fu_184[7]),
        .I1(icmp_ln891_reg_1968),
        .I2(\icmp_ln881_reg_1964_reg_n_5_[0] ),
        .I3(\cmp161_i_reg_1984_reg_n_5_[0] ),
        .I4(\p_0_0_01185_217761805_i_fu_184_reg[7]_0 ),
        .O(\ap_phi_reg_pp0_iter2_down_reg_447[7]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0E0A020A)) 
    \ap_phi_reg_pp0_iter2_down_reg_447[8]_i_1 
       (.I0(p_0_0_01185_217761805_i_fu_184[8]),
        .I1(icmp_ln891_reg_1968),
        .I2(\icmp_ln881_reg_1964_reg_n_5_[0] ),
        .I3(\cmp161_i_reg_1984_reg_n_5_[0] ),
        .I4(\p_0_0_01185_217761805_i_fu_184_reg[8]_0 ),
        .O(\ap_phi_reg_pp0_iter2_down_reg_447[8]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0E0A020A)) 
    \ap_phi_reg_pp0_iter2_down_reg_447[9]_i_1 
       (.I0(p_0_0_01185_217761805_i_fu_184[9]),
        .I1(icmp_ln891_reg_1968),
        .I2(\icmp_ln881_reg_1964_reg_n_5_[0] ),
        .I3(\cmp161_i_reg_1984_reg_n_5_[0] ),
        .I4(\p_0_0_01185_217761805_i_fu_184_reg[9]_0 ),
        .O(\ap_phi_reg_pp0_iter2_down_reg_447[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_down_reg_447_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\ap_phi_reg_pp0_iter2_down_reg_447[0]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_down_reg_447[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_reg_447_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\ap_phi_reg_pp0_iter2_down_reg_447[1]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_down_reg_447[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_reg_447_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\ap_phi_reg_pp0_iter2_down_reg_447[2]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_down_reg_447[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_reg_447_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\ap_phi_reg_pp0_iter2_down_reg_447[3]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_down_reg_447[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_reg_447_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\ap_phi_reg_pp0_iter2_down_reg_447[4]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_down_reg_447[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_reg_447_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\ap_phi_reg_pp0_iter2_down_reg_447[5]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_down_reg_447[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_reg_447_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\ap_phi_reg_pp0_iter2_down_reg_447[6]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_down_reg_447[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_reg_447_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\ap_phi_reg_pp0_iter2_down_reg_447[7]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_down_reg_447[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_reg_447_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\ap_phi_reg_pp0_iter2_down_reg_447[8]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_down_reg_447[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_reg_447_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\ap_phi_reg_pp0_iter2_down_reg_447[9]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_down_reg_447[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_1_reg_465_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_U_n_54),
        .Q(ap_phi_reg_pp0_iter2_left_1_reg_465[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_1_reg_465_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_U_n_53),
        .Q(ap_phi_reg_pp0_iter2_left_1_reg_465[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_1_reg_465_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_U_n_52),
        .Q(ap_phi_reg_pp0_iter2_left_1_reg_465[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_1_reg_465_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_U_n_51),
        .Q(ap_phi_reg_pp0_iter2_left_1_reg_465[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_1_reg_465_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_U_n_50),
        .Q(ap_phi_reg_pp0_iter2_left_1_reg_465[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_1_reg_465_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_U_n_49),
        .Q(ap_phi_reg_pp0_iter2_left_1_reg_465[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_1_reg_465_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_U_n_48),
        .Q(ap_phi_reg_pp0_iter2_left_1_reg_465[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_1_reg_465_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_U_n_47),
        .Q(ap_phi_reg_pp0_iter2_left_1_reg_465[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_1_reg_465_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_U_n_46),
        .Q(ap_phi_reg_pp0_iter2_left_1_reg_465[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_1_reg_465_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_U_n_45),
        .Q(ap_phi_reg_pp0_iter2_left_1_reg_465[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_2_reg_456_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_U_n_64),
        .Q(ap_phi_reg_pp0_iter2_left_2_reg_456[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_2_reg_456_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_U_n_63),
        .Q(ap_phi_reg_pp0_iter2_left_2_reg_456[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_2_reg_456_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_U_n_62),
        .Q(ap_phi_reg_pp0_iter2_left_2_reg_456[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_2_reg_456_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_U_n_61),
        .Q(ap_phi_reg_pp0_iter2_left_2_reg_456[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_2_reg_456_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_U_n_60),
        .Q(ap_phi_reg_pp0_iter2_left_2_reg_456[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_2_reg_456_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_U_n_59),
        .Q(ap_phi_reg_pp0_iter2_left_2_reg_456[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_2_reg_456_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_U_n_58),
        .Q(ap_phi_reg_pp0_iter2_left_2_reg_456[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_2_reg_456_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_U_n_57),
        .Q(ap_phi_reg_pp0_iter2_left_2_reg_456[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_2_reg_456_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_U_n_56),
        .Q(ap_phi_reg_pp0_iter2_left_2_reg_456[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_2_reg_456_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_U_n_55),
        .Q(ap_phi_reg_pp0_iter2_left_2_reg_456[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_reg_474_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_U_n_14),
        .Q(ap_phi_reg_pp0_iter2_left_reg_474[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_reg_474_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_U_n_13),
        .Q(ap_phi_reg_pp0_iter2_left_reg_474[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_reg_474_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_U_n_12),
        .Q(ap_phi_reg_pp0_iter2_left_reg_474[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_reg_474_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_U_n_11),
        .Q(ap_phi_reg_pp0_iter2_left_reg_474[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_reg_474_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_U_n_10),
        .Q(ap_phi_reg_pp0_iter2_left_reg_474[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_reg_474_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_U_n_9),
        .Q(ap_phi_reg_pp0_iter2_left_reg_474[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_reg_474_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_U_n_8),
        .Q(ap_phi_reg_pp0_iter2_left_reg_474[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_reg_474_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_U_n_7),
        .Q(ap_phi_reg_pp0_iter2_left_reg_474[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_reg_474_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_U_n_6),
        .Q(ap_phi_reg_pp0_iter2_left_reg_474[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_reg_474_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_U_n_5),
        .Q(ap_phi_reg_pp0_iter2_left_reg_474[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_up_1_reg_492_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_2_U_n_50),
        .Q(ap_phi_reg_pp0_iter2_up_1_reg_492[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_up_1_reg_492_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_2_U_n_49),
        .Q(ap_phi_reg_pp0_iter2_up_1_reg_492[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_up_1_reg_492_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_2_U_n_48),
        .Q(ap_phi_reg_pp0_iter2_up_1_reg_492[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_up_1_reg_492_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_2_U_n_47),
        .Q(ap_phi_reg_pp0_iter2_up_1_reg_492[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_up_1_reg_492_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_2_U_n_46),
        .Q(ap_phi_reg_pp0_iter2_up_1_reg_492[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_up_1_reg_492_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_2_U_n_45),
        .Q(ap_phi_reg_pp0_iter2_up_1_reg_492[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_up_1_reg_492_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_2_U_n_51),
        .Q(ap_phi_reg_pp0_iter2_up_1_reg_492[6]),
        .R(\ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_up_1_reg_492_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_2_U_n_52),
        .Q(ap_phi_reg_pp0_iter2_up_1_reg_492[7]),
        .R(\ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_up_1_reg_492_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_2_U_n_53),
        .Q(ap_phi_reg_pp0_iter2_up_1_reg_492[8]),
        .R(\ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_up_1_reg_492_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_2_U_n_54),
        .Q(ap_phi_reg_pp0_iter2_up_1_reg_492[9]),
        .R(\ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(\icmp_ln881_reg_1964_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_up_2_reg_483_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_2_U_n_55),
        .Q(ap_phi_reg_pp0_iter2_up_2_reg_483[0]),
        .R(\ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_up_2_reg_483_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_2_U_n_56),
        .Q(ap_phi_reg_pp0_iter2_up_2_reg_483[1]),
        .R(\ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_up_2_reg_483_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_2_U_n_57),
        .Q(ap_phi_reg_pp0_iter2_up_2_reg_483[2]),
        .R(\ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_up_2_reg_483_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_2_U_n_58),
        .Q(ap_phi_reg_pp0_iter2_up_2_reg_483[3]),
        .R(\ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_up_2_reg_483_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_2_U_n_59),
        .Q(ap_phi_reg_pp0_iter2_up_2_reg_483[4]),
        .R(\ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_up_2_reg_483_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_2_U_n_60),
        .Q(ap_phi_reg_pp0_iter2_up_2_reg_483[5]),
        .R(\ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_up_2_reg_483_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_2_U_n_61),
        .Q(ap_phi_reg_pp0_iter2_up_2_reg_483[6]),
        .R(\ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_up_2_reg_483_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_2_U_n_62),
        .Q(ap_phi_reg_pp0_iter2_up_2_reg_483[7]),
        .R(\ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_up_2_reg_483_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_2_U_n_63),
        .Q(ap_phi_reg_pp0_iter2_up_2_reg_483[8]),
        .R(\ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_up_2_reg_483_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_2_U_n_64),
        .Q(ap_phi_reg_pp0_iter2_up_2_reg_483[9]),
        .R(\ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_up_reg_501_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_2_U_n_5),
        .Q(ap_phi_reg_pp0_iter2_up_reg_501[0]),
        .R(\ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_up_reg_501_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_2_U_n_36),
        .Q(ap_phi_reg_pp0_iter2_up_reg_501[1]),
        .R(\ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_up_reg_501_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_2_U_n_37),
        .Q(ap_phi_reg_pp0_iter2_up_reg_501[2]),
        .R(\ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_up_reg_501_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_2_U_n_38),
        .Q(ap_phi_reg_pp0_iter2_up_reg_501[3]),
        .R(\ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_up_reg_501_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_2_U_n_39),
        .Q(ap_phi_reg_pp0_iter2_up_reg_501[4]),
        .R(\ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_up_reg_501_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_2_U_n_40),
        .Q(ap_phi_reg_pp0_iter2_up_reg_501[5]),
        .R(\ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_up_reg_501_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_2_U_n_41),
        .Q(ap_phi_reg_pp0_iter2_up_reg_501[6]),
        .R(\ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_up_reg_501_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_2_U_n_42),
        .Q(ap_phi_reg_pp0_iter2_up_reg_501[7]),
        .R(\ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_up_reg_501_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_2_U_n_43),
        .Q(ap_phi_reg_pp0_iter2_up_reg_501[8]),
        .R(\ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_up_reg_501_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(lineBuffer_2_U_n_44),
        .Q(ap_phi_reg_pp0_iter2_up_reg_501[9]),
        .R(\ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0000FFFF80017FFE)) 
    \b_2_reg_2130[7]_i_10 
       (.I0(\b_2_reg_2130[9]_i_33_n_5 ),
        .I1(add_ln1034_fu_1372_p2[7]),
        .I2(\b_2_reg_2130[9]_i_32_n_5 ),
        .I3(add_ln1034_fu_1372_p2[6]),
        .I4(add_ln1034_fu_1372_p2[8]),
        .I5(\b_2_reg_2130_reg[9]_i_9_n_9 ),
        .O(\b_2_reg_2130[7]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h0000FFFF80017FFE)) 
    \b_2_reg_2130[7]_i_11 
       (.I0(\b_2_reg_2130[7]_i_28_n_5 ),
        .I1(add_ln1040_fu_1552_p2[7]),
        .I2(\b_2_reg_2130[7]_i_29_n_5 ),
        .I3(add_ln1040_fu_1552_p2[6]),
        .I4(add_ln1040_fu_1552_p2[8]),
        .I5(\b_2_reg_2130_reg[7]_i_13_n_9 ),
        .O(\b_2_reg_2130[7]_i_11_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'h00FF817E)) 
    \b_2_reg_2130[7]_i_12 
       (.I0(\b_2_reg_2130[9]_i_33_n_5 ),
        .I1(add_ln1034_fu_1372_p2[6]),
        .I2(\b_2_reg_2130[9]_i_32_n_5 ),
        .I3(add_ln1034_fu_1372_p2[7]),
        .I4(\b_2_reg_2130_reg[9]_i_9_n_9 ),
        .O(\b_2_reg_2130[7]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'h40000002BFFFFFFD)) 
    \b_2_reg_2130[7]_i_14 
       (.I0(\b_2_reg_2130[7]_i_34_n_5 ),
        .I1(add_ln1040_fu_1552_p2[6]),
        .I2(add_ln1040_fu_1552_p2[4]),
        .I3(\b_2_reg_2130[7]_i_35_n_5 ),
        .I4(add_ln1040_fu_1552_p2[5]),
        .I5(add_ln1040_fu_1552_p2[7]),
        .O(\b_2_reg_2130[7]_i_14_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'h41BE)) 
    \b_2_reg_2130[7]_i_16 
       (.I0(\b_2_reg_2130_reg[9]_i_9_n_9 ),
        .I1(\b_2_reg_2130[9]_i_33_n_5 ),
        .I2(\b_2_reg_2130[9]_i_32_n_5 ),
        .I3(add_ln1034_fu_1372_p2[6]),
        .O(\b_2_reg_2130[7]_i_16_n_5 ));
  LUT6 #(
    .INIT(64'h0000FFFF4002BFFD)) 
    \b_2_reg_2130[7]_i_17 
       (.I0(\b_2_reg_2130[7]_i_34_n_5 ),
        .I1(add_ln1040_fu_1552_p2[5]),
        .I2(\b_2_reg_2130[7]_i_35_n_5 ),
        .I3(add_ln1040_fu_1552_p2[4]),
        .I4(add_ln1040_fu_1552_p2[6]),
        .I5(\b_2_reg_2130_reg[7]_i_13_n_9 ),
        .O(\b_2_reg_2130[7]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \b_2_reg_2130[7]_i_19 
       (.I0(add_ln1034_fu_1372_p2[4]),
        .I1(add_ln1034_fu_1372_p2[2]),
        .I2(add_ln1034_fu_1372_p2[1]),
        .I3(add_ln1034_fu_1372_p2[0]),
        .I4(add_ln1034_fu_1372_p2[3]),
        .I5(add_ln1034_fu_1372_p2[5]),
        .O(\b_2_reg_2130[7]_i_19_n_5 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \b_2_reg_2130[7]_i_2 
       (.I0(\pix_7_reg_409_reg_n_5_[7] ),
        .I1(\b_2_reg_2130[7]_i_10_n_5 ),
        .I2(\b_2_reg_2130_reg[9]_i_8_n_9 ),
        .I3(\b_2_reg_2130[7]_i_11_n_5 ),
        .O(\b_2_reg_2130[7]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h00FF42BD)) 
    \b_2_reg_2130[7]_i_20 
       (.I0(\b_2_reg_2130[7]_i_34_n_5 ),
        .I1(add_ln1040_fu_1552_p2[4]),
        .I2(\b_2_reg_2130[7]_i_35_n_5 ),
        .I3(add_ln1040_fu_1552_p2[5]),
        .I4(\b_2_reg_2130_reg[7]_i_13_n_9 ),
        .O(\b_2_reg_2130[7]_i_20_n_5 ));
  LUT6 #(
    .INIT(64'h40000000BFFFFFFF)) 
    \b_2_reg_2130[7]_i_21 
       (.I0(\b_2_reg_2130_reg[9]_i_9_n_9 ),
        .I1(add_ln1034_fu_1372_p2[3]),
        .I2(add_ln1034_fu_1372_p2[0]),
        .I3(add_ln1034_fu_1372_p2[1]),
        .I4(add_ln1034_fu_1372_p2[2]),
        .I5(add_ln1034_fu_1372_p2[4]),
        .O(\b_2_reg_2130[7]_i_21_n_5 ));
  LUT6 #(
    .INIT(64'h6333333333333333)) 
    \b_2_reg_2130[7]_i_22 
       (.I0(\b_2_reg_2130_reg[7]_i_13_n_9 ),
        .I1(add_ln1040_fu_1552_p2[4]),
        .I2(add_ln1040_fu_1552_p2[3]),
        .I3(add_ln1040_fu_1552_p2[2]),
        .I4(add_ln1040_fu_1552_p2[0]),
        .I5(add_ln1040_fu_1552_p2[1]),
        .O(\b_2_reg_2130[7]_i_22_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'h4000BFFF)) 
    \b_2_reg_2130[7]_i_23 
       (.I0(\b_2_reg_2130_reg[9]_i_9_n_9 ),
        .I1(add_ln1034_fu_1372_p2[1]),
        .I2(add_ln1034_fu_1372_p2[0]),
        .I3(add_ln1034_fu_1372_p2[2]),
        .I4(add_ln1034_fu_1372_p2[3]),
        .O(\b_2_reg_2130[7]_i_23_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'h55559555)) 
    \b_2_reg_2130[7]_i_24 
       (.I0(add_ln1040_fu_1552_p2[3]),
        .I1(add_ln1040_fu_1552_p2[2]),
        .I2(add_ln1040_fu_1552_p2[1]),
        .I3(add_ln1040_fu_1552_p2[0]),
        .I4(\b_2_reg_2130_reg[7]_i_13_n_9 ),
        .O(\b_2_reg_2130[7]_i_24_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'h5595)) 
    \b_2_reg_2130[7]_i_25 
       (.I0(add_ln1034_fu_1372_p2[2]),
        .I1(add_ln1034_fu_1372_p2[0]),
        .I2(add_ln1034_fu_1372_p2[1]),
        .I3(\b_2_reg_2130_reg[9]_i_9_n_9 ),
        .O(\b_2_reg_2130[7]_i_25_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \b_2_reg_2130[7]_i_26 
       (.I0(\b_2_reg_2130_reg[7]_i_13_n_9 ),
        .I1(add_ln1040_fu_1552_p2[1]),
        .I2(add_ln1040_fu_1552_p2[0]),
        .O(\b_2_reg_2130[7]_i_26_n_5 ));
  LUT4 #(
    .INIT(16'h00A6)) 
    \b_2_reg_2130[7]_i_27 
       (.I0(add_ln1034_fu_1372_p2[1]),
        .I1(add_ln1034_fu_1372_p2[0]),
        .I2(\b_2_reg_2130_reg[9]_i_9_n_9 ),
        .I3(\b_2_reg_2130_reg[9]_i_8_n_9 ),
        .O(\b_2_reg_2130[7]_i_27_n_5 ));
  LUT6 #(
    .INIT(64'h8000000000000001)) 
    \b_2_reg_2130[7]_i_28 
       (.I0(add_ln1040_fu_1552_p2[4]),
        .I1(add_ln1040_fu_1552_p2[2]),
        .I2(add_ln1040_fu_1552_p2[1]),
        .I3(add_ln1040_fu_1552_p2[0]),
        .I4(add_ln1040_fu_1552_p2[3]),
        .I5(add_ln1040_fu_1552_p2[5]),
        .O(\b_2_reg_2130[7]_i_28_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \b_2_reg_2130[7]_i_29 
       (.I0(add_ln1040_fu_1552_p2[5]),
        .I1(add_ln1040_fu_1552_p2[3]),
        .I2(add_ln1040_fu_1552_p2[0]),
        .I3(add_ln1040_fu_1552_p2[1]),
        .I4(add_ln1040_fu_1552_p2[2]),
        .I5(add_ln1040_fu_1552_p2[4]),
        .O(\b_2_reg_2130[7]_i_29_n_5 ));
  LUT6 #(
    .INIT(64'hA656A6A6565656A6)) 
    \b_2_reg_2130[7]_i_3 
       (.I0(\pix_7_reg_409_reg_n_5_[6] ),
        .I1(\b_2_reg_2130[7]_i_12_n_5 ),
        .I2(\b_2_reg_2130_reg[9]_i_8_n_9 ),
        .I3(\b_2_reg_2130_reg[7]_i_13_n_9 ),
        .I4(\b_2_reg_2130[7]_i_14_n_5 ),
        .I5(add_ln1040_fu_1552_p2[7]),
        .O(\b_2_reg_2130[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_2130[7]_i_31 
       (.I0(\b_2_reg_2130_reg[7]_i_30_n_10 ),
        .I1(\b_2_reg_2130_reg[7]_i_56_n_10 ),
        .O(\b_2_reg_2130[7]_i_31_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_2130[7]_i_32 
       (.I0(sub_ln1040_fu_1532_p2[9]),
        .I1(sub_ln1040_1_fu_1538_p2[9]),
        .O(\b_2_reg_2130[7]_i_32_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_2130[7]_i_33 
       (.I0(sub_ln1040_fu_1532_p2[8]),
        .I1(sub_ln1040_1_fu_1538_p2[8]),
        .O(\b_2_reg_2130[7]_i_33_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'h7FFE)) 
    \b_2_reg_2130[7]_i_34 
       (.I0(add_ln1040_fu_1552_p2[1]),
        .I1(add_ln1040_fu_1552_p2[0]),
        .I2(add_ln1040_fu_1552_p2[2]),
        .I3(add_ln1040_fu_1552_p2[3]),
        .O(\b_2_reg_2130[7]_i_34_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \b_2_reg_2130[7]_i_35 
       (.I0(add_ln1040_fu_1552_p2[3]),
        .I1(add_ln1040_fu_1552_p2[0]),
        .I2(add_ln1040_fu_1552_p2[1]),
        .I3(add_ln1040_fu_1552_p2[2]),
        .O(\b_2_reg_2130[7]_i_35_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_2130[7]_i_37 
       (.I0(sub_ln1040_fu_1532_p2[7]),
        .I1(sub_ln1040_1_fu_1538_p2[7]),
        .O(\b_2_reg_2130[7]_i_37_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_2130[7]_i_38 
       (.I0(sub_ln1040_fu_1532_p2[6]),
        .I1(sub_ln1040_1_fu_1538_p2[6]),
        .O(\b_2_reg_2130[7]_i_38_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_2130[7]_i_39 
       (.I0(sub_ln1040_fu_1532_p2[5]),
        .I1(sub_ln1040_1_fu_1538_p2[5]),
        .O(\b_2_reg_2130[7]_i_39_n_5 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \b_2_reg_2130[7]_i_4 
       (.I0(\pix_7_reg_409_reg_n_5_[5] ),
        .I1(\b_2_reg_2130[7]_i_16_n_5 ),
        .I2(\b_2_reg_2130_reg[9]_i_8_n_9 ),
        .I3(\b_2_reg_2130[7]_i_17_n_5 ),
        .O(\b_2_reg_2130[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_2130[7]_i_40 
       (.I0(sub_ln1040_fu_1532_p2[4]),
        .I1(sub_ln1040_1_fu_1538_p2[4]),
        .O(\b_2_reg_2130[7]_i_40_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_2130[7]_i_41 
       (.I0(sub_ln1040_fu_1532_p2[3]),
        .I1(sub_ln1040_1_fu_1538_p2[3]),
        .O(\b_2_reg_2130[7]_i_41_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_2130[7]_i_42 
       (.I0(sub_ln1040_fu_1532_p2[2]),
        .I1(sub_ln1040_1_fu_1538_p2[2]),
        .O(\b_2_reg_2130[7]_i_42_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_2130[7]_i_43 
       (.I0(sub_ln1040_fu_1532_p2[1]),
        .I1(sub_ln1040_1_fu_1538_p2[1]),
        .O(\b_2_reg_2130[7]_i_43_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_2130[7]_i_44 
       (.I0(sub_ln1040_fu_1532_p2[0]),
        .I1(sub_ln1040_1_fu_1538_p2[0]),
        .O(\b_2_reg_2130[7]_i_44_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_2130[7]_i_46 
       (.I0(sub_ln1034_fu_1352_p2[7]),
        .I1(sub_ln1034_1_fu_1358_p2[7]),
        .O(\b_2_reg_2130[7]_i_46_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_2130[7]_i_47 
       (.I0(sub_ln1034_fu_1352_p2[6]),
        .I1(sub_ln1034_1_fu_1358_p2[6]),
        .O(\b_2_reg_2130[7]_i_47_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_2130[7]_i_48 
       (.I0(sub_ln1034_fu_1352_p2[5]),
        .I1(sub_ln1034_1_fu_1358_p2[5]),
        .O(\b_2_reg_2130[7]_i_48_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_2130[7]_i_49 
       (.I0(sub_ln1034_fu_1352_p2[4]),
        .I1(sub_ln1034_1_fu_1358_p2[4]),
        .O(\b_2_reg_2130[7]_i_49_n_5 ));
  LUT6 #(
    .INIT(64'h555595A6AAAA95A6)) 
    \b_2_reg_2130[7]_i_5 
       (.I0(\pix_7_reg_409_reg_n_5_[4] ),
        .I1(\b_2_reg_2130_reg[9]_i_9_n_9 ),
        .I2(add_ln1034_fu_1372_p2[5]),
        .I3(\b_2_reg_2130[7]_i_19_n_5 ),
        .I4(\b_2_reg_2130_reg[9]_i_8_n_9 ),
        .I5(\b_2_reg_2130[7]_i_20_n_5 ),
        .O(\b_2_reg_2130[7]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_2130[7]_i_50 
       (.I0(sub_ln1034_fu_1352_p2[3]),
        .I1(sub_ln1034_1_fu_1358_p2[3]),
        .O(\b_2_reg_2130[7]_i_50_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_2130[7]_i_51 
       (.I0(sub_ln1034_fu_1352_p2[2]),
        .I1(sub_ln1034_1_fu_1358_p2[2]),
        .O(\b_2_reg_2130[7]_i_51_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_2130[7]_i_52 
       (.I0(sub_ln1034_fu_1352_p2[1]),
        .I1(sub_ln1034_1_fu_1358_p2[1]),
        .O(\b_2_reg_2130[7]_i_52_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_2130[7]_i_53 
       (.I0(sub_ln1034_fu_1352_p2[0]),
        .I1(sub_ln1034_1_fu_1358_p2[0]),
        .O(\b_2_reg_2130[7]_i_53_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[7]_i_54 
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[9]),
        .I1(ap_phi_reg_pp0_iter2_up_2_reg_483[9]),
        .O(\b_2_reg_2130[7]_i_54_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[7]_i_55 
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[8]),
        .I1(ap_phi_reg_pp0_iter2_up_2_reg_483[8]),
        .O(\b_2_reg_2130[7]_i_55_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[7]_i_57 
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[7]),
        .I1(ap_phi_reg_pp0_iter2_up_2_reg_483[7]),
        .O(\b_2_reg_2130[7]_i_57_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[7]_i_58 
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[6]),
        .I1(ap_phi_reg_pp0_iter2_up_2_reg_483[6]),
        .O(\b_2_reg_2130[7]_i_58_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[7]_i_59 
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[5]),
        .I1(ap_phi_reg_pp0_iter2_up_2_reg_483[5]),
        .O(\b_2_reg_2130[7]_i_59_n_5 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \b_2_reg_2130[7]_i_6 
       (.I0(\pix_7_reg_409_reg_n_5_[3] ),
        .I1(\b_2_reg_2130[7]_i_21_n_5 ),
        .I2(\b_2_reg_2130_reg[9]_i_8_n_9 ),
        .I3(\b_2_reg_2130[7]_i_22_n_5 ),
        .O(\b_2_reg_2130[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[7]_i_60 
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[4]),
        .I1(ap_phi_reg_pp0_iter2_up_2_reg_483[4]),
        .O(\b_2_reg_2130[7]_i_60_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[7]_i_61 
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[3]),
        .I1(ap_phi_reg_pp0_iter2_up_2_reg_483[3]),
        .O(\b_2_reg_2130[7]_i_61_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[7]_i_62 
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[2]),
        .I1(ap_phi_reg_pp0_iter2_up_2_reg_483[2]),
        .O(\b_2_reg_2130[7]_i_62_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[7]_i_63 
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[1]),
        .I1(ap_phi_reg_pp0_iter2_up_2_reg_483[1]),
        .O(\b_2_reg_2130[7]_i_63_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[7]_i_64 
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[0]),
        .I1(ap_phi_reg_pp0_iter2_up_2_reg_483[0]),
        .O(\b_2_reg_2130[7]_i_64_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[7]_i_66 
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[7]),
        .I1(ap_phi_reg_pp0_iter2_left_2_reg_456[7]),
        .O(\b_2_reg_2130[7]_i_66_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[7]_i_67 
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[6]),
        .I1(ap_phi_reg_pp0_iter2_left_2_reg_456[6]),
        .O(\b_2_reg_2130[7]_i_67_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[7]_i_68 
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[5]),
        .I1(ap_phi_reg_pp0_iter2_left_2_reg_456[5]),
        .O(\b_2_reg_2130[7]_i_68_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[7]_i_69 
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[4]),
        .I1(ap_phi_reg_pp0_iter2_left_2_reg_456[4]),
        .O(\b_2_reg_2130[7]_i_69_n_5 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \b_2_reg_2130[7]_i_7 
       (.I0(\pix_7_reg_409_reg_n_5_[2] ),
        .I1(\b_2_reg_2130[7]_i_23_n_5 ),
        .I2(\b_2_reg_2130_reg[9]_i_8_n_9 ),
        .I3(\b_2_reg_2130[7]_i_24_n_5 ),
        .O(\b_2_reg_2130[7]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[7]_i_70 
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[3]),
        .I1(ap_phi_reg_pp0_iter2_left_2_reg_456[3]),
        .O(\b_2_reg_2130[7]_i_70_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[7]_i_71 
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[2]),
        .I1(ap_phi_reg_pp0_iter2_left_2_reg_456[2]),
        .O(\b_2_reg_2130[7]_i_71_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[7]_i_72 
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[1]),
        .I1(ap_phi_reg_pp0_iter2_left_2_reg_456[1]),
        .O(\b_2_reg_2130[7]_i_72_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[7]_i_73 
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[0]),
        .I1(ap_phi_reg_pp0_iter2_left_2_reg_456[0]),
        .O(\b_2_reg_2130[7]_i_73_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[7]_i_75 
       (.I0(ap_phi_reg_pp0_iter2_down_1_reg_438[9]),
        .I1(ap_phi_reg_pp0_iter2_down_2_reg_429[9]),
        .O(\b_2_reg_2130[7]_i_75_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[7]_i_76 
       (.I0(ap_phi_reg_pp0_iter2_down_1_reg_438[8]),
        .I1(ap_phi_reg_pp0_iter2_down_2_reg_429[8]),
        .O(\b_2_reg_2130[7]_i_76_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[7]_i_77 
       (.I0(ap_phi_reg_pp0_iter2_down_1_reg_438[7]),
        .I1(ap_phi_reg_pp0_iter2_down_2_reg_429[7]),
        .O(\b_2_reg_2130[7]_i_77_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[7]_i_78 
       (.I0(ap_phi_reg_pp0_iter2_down_1_reg_438[6]),
        .I1(ap_phi_reg_pp0_iter2_down_2_reg_429[6]),
        .O(\b_2_reg_2130[7]_i_78_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[7]_i_79 
       (.I0(ap_phi_reg_pp0_iter2_down_1_reg_438[5]),
        .I1(ap_phi_reg_pp0_iter2_down_2_reg_429[5]),
        .O(\b_2_reg_2130[7]_i_79_n_5 ));
  LUT5 #(
    .INIT(32'h56A6A656)) 
    \b_2_reg_2130[7]_i_8 
       (.I0(\pix_7_reg_409_reg_n_5_[1] ),
        .I1(\b_2_reg_2130[7]_i_25_n_5 ),
        .I2(\b_2_reg_2130_reg[9]_i_8_n_9 ),
        .I3(add_ln1040_fu_1552_p2[2]),
        .I4(\b_2_reg_2130[7]_i_26_n_5 ),
        .O(\b_2_reg_2130[7]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[7]_i_80 
       (.I0(ap_phi_reg_pp0_iter2_down_1_reg_438[4]),
        .I1(ap_phi_reg_pp0_iter2_down_2_reg_429[4]),
        .O(\b_2_reg_2130[7]_i_80_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[7]_i_81 
       (.I0(ap_phi_reg_pp0_iter2_down_1_reg_438[3]),
        .I1(ap_phi_reg_pp0_iter2_down_2_reg_429[3]),
        .O(\b_2_reg_2130[7]_i_81_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[7]_i_82 
       (.I0(ap_phi_reg_pp0_iter2_down_1_reg_438[2]),
        .I1(ap_phi_reg_pp0_iter2_down_2_reg_429[2]),
        .O(\b_2_reg_2130[7]_i_82_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[7]_i_83 
       (.I0(ap_phi_reg_pp0_iter2_down_1_reg_438[1]),
        .I1(ap_phi_reg_pp0_iter2_down_2_reg_429[1]),
        .O(\b_2_reg_2130[7]_i_83_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[7]_i_84 
       (.I0(ap_phi_reg_pp0_iter2_down_1_reg_438[0]),
        .I1(ap_phi_reg_pp0_iter2_down_2_reg_429[0]),
        .O(\b_2_reg_2130[7]_i_84_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[7]_i_85 
       (.I0(right_1_fu_176[7]),
        .I1(right_2_fu_180[7]),
        .O(\b_2_reg_2130[7]_i_85_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[7]_i_86 
       (.I0(right_1_fu_176[6]),
        .I1(right_2_fu_180[6]),
        .O(\b_2_reg_2130[7]_i_86_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[7]_i_87 
       (.I0(right_1_fu_176[5]),
        .I1(right_2_fu_180[5]),
        .O(\b_2_reg_2130[7]_i_87_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[7]_i_88 
       (.I0(right_1_fu_176[4]),
        .I1(right_2_fu_180[4]),
        .O(\b_2_reg_2130[7]_i_88_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[7]_i_89 
       (.I0(right_1_fu_176[3]),
        .I1(right_2_fu_180[3]),
        .O(\b_2_reg_2130[7]_i_89_n_5 ));
  LUT6 #(
    .INIT(64'hA999A99999A9A999)) 
    \b_2_reg_2130[7]_i_9 
       (.I0(\pix_7_reg_409_reg_n_5_[0] ),
        .I1(\b_2_reg_2130[7]_i_27_n_5 ),
        .I2(\b_2_reg_2130_reg[9]_i_8_n_9 ),
        .I3(add_ln1040_fu_1552_p2[1]),
        .I4(add_ln1040_fu_1552_p2[0]),
        .I5(\b_2_reg_2130_reg[7]_i_13_n_9 ),
        .O(\b_2_reg_2130[7]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[7]_i_90 
       (.I0(right_1_fu_176[2]),
        .I1(right_2_fu_180[2]),
        .O(\b_2_reg_2130[7]_i_90_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[7]_i_91 
       (.I0(right_1_fu_176[1]),
        .I1(right_2_fu_180[1]),
        .O(\b_2_reg_2130[7]_i_91_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[7]_i_92 
       (.I0(right_1_fu_176[0]),
        .I1(right_2_fu_180[0]),
        .O(\b_2_reg_2130[7]_i_92_n_5 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \b_2_reg_2130[9]_i_10 
       (.I0(add_ln1034_fu_1372_p2[9]),
        .I1(add_ln1034_fu_1372_p2[7]),
        .I2(\b_2_reg_2130[9]_i_32_n_5 ),
        .I3(add_ln1034_fu_1372_p2[6]),
        .I4(add_ln1034_fu_1372_p2[8]),
        .O(\b_2_reg_2130[9]_i_10_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT5 #(
    .INIT(32'h66696999)) 
    \b_2_reg_2130[9]_i_100 
       (.I0(\b_2_reg_2130[9]_i_82_n_5 ),
        .I1(\b_2_reg_2130[9]_i_81_n_5 ),
        .I2(\b_2_reg_2130[9]_i_151_n_5 ),
        .I3(\b_2_reg_2130_reg[9]_i_51_n_17 ),
        .I4(\b_2_reg_2130[9]_i_150_n_5 ),
        .O(\b_2_reg_2130[9]_i_100_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'h00A6)) 
    \b_2_reg_2130[9]_i_101 
       (.I0(sub_ln1026_fu_1084_p2[1]),
        .I1(sub_ln1026_fu_1084_p2[0]),
        .I2(\b_2_reg_2130_reg[9]_i_88_n_10 ),
        .I3(\b_2_reg_2130_reg[9]_i_51_n_19 ),
        .O(\b_2_reg_2130[9]_i_101_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'h6696)) 
    \b_2_reg_2130[9]_i_102 
       (.I0(\b_2_reg_2130_reg[9]_i_51_n_19 ),
        .I1(sub_ln1026_fu_1084_p2[1]),
        .I2(sub_ln1026_fu_1084_p2[0]),
        .I3(\b_2_reg_2130_reg[9]_i_88_n_10 ),
        .O(\b_2_reg_2130[9]_i_102_n_5 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \b_2_reg_2130[9]_i_105 
       (.I0(\b_2_reg_2130_reg[9]_i_135_n_10 ),
        .I1(sub_ln1025_fu_1044_p2[0]),
        .I2(sub_ln1025_fu_1044_p2[1]),
        .O(\b_2_reg_2130[9]_i_105_n_5 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \b_2_reg_2130[9]_i_106 
       (.I0(\b_2_reg_2130_reg[9]_i_163_n_10 ),
        .I1(sub_ln1028_fu_1164_p2[0]),
        .I2(sub_ln1028_fu_1164_p2[1]),
        .O(\b_2_reg_2130[9]_i_106_n_5 ));
  LUT5 #(
    .INIT(32'hA600FFA6)) 
    \b_2_reg_2130[9]_i_107 
       (.I0(sub_ln1023_fu_964_p2[6]),
        .I1(\b_2_reg_2130[9]_i_129_n_5 ),
        .I2(\b_2_reg_2130_reg[9]_i_130_n_10 ),
        .I3(\b_2_reg_2130[9]_i_183_n_5 ),
        .I4(\b_2_reg_2130[9]_i_184_n_5 ),
        .O(\b_2_reg_2130[9]_i_107_n_5 ));
  LUT5 #(
    .INIT(32'hA600FFA6)) 
    \b_2_reg_2130[9]_i_108 
       (.I0(sub_ln1023_fu_964_p2[5]),
        .I1(\b_2_reg_2130[9]_i_185_n_5 ),
        .I2(\b_2_reg_2130_reg[9]_i_130_n_10 ),
        .I3(\b_2_reg_2130[9]_i_186_n_5 ),
        .I4(\b_2_reg_2130[9]_i_187_n_5 ),
        .O(\b_2_reg_2130[9]_i_108_n_5 ));
  LUT3 #(
    .INIT(8'h4D)) 
    \b_2_reg_2130[9]_i_109 
       (.I0(\b_2_reg_2130[9]_i_188_n_5 ),
        .I1(\b_2_reg_2130[9]_i_189_n_5 ),
        .I2(\b_2_reg_2130[9]_i_190_n_5 ),
        .O(\b_2_reg_2130[9]_i_109_n_5 ));
  LUT6 #(
    .INIT(64'h8000000000000002)) 
    \b_2_reg_2130[9]_i_11 
       (.I0(\b_2_reg_2130[9]_i_33_n_5 ),
        .I1(add_ln1034_fu_1372_p2[8]),
        .I2(add_ln1034_fu_1372_p2[6]),
        .I3(\b_2_reg_2130[9]_i_32_n_5 ),
        .I4(add_ln1034_fu_1372_p2[7]),
        .I5(add_ln1034_fu_1372_p2[9]),
        .O(\b_2_reg_2130[9]_i_11_n_5 ));
  LUT3 #(
    .INIT(8'h4D)) 
    \b_2_reg_2130[9]_i_110 
       (.I0(\b_2_reg_2130[9]_i_191_n_5 ),
        .I1(\b_2_reg_2130[9]_i_192_n_5 ),
        .I2(\b_2_reg_2130[9]_i_193_n_5 ),
        .O(\b_2_reg_2130[9]_i_110_n_5 ));
  LUT6 #(
    .INIT(64'h999A0000FFFF999A)) 
    \b_2_reg_2130[9]_i_111 
       (.I0(sub_ln1023_fu_964_p2[2]),
        .I1(\b_2_reg_2130_reg[9]_i_130_n_10 ),
        .I2(sub_ln1023_fu_964_p2[0]),
        .I3(sub_ln1023_fu_964_p2[1]),
        .I4(\b_2_reg_2130[9]_i_194_n_5 ),
        .I5(\b_2_reg_2130[9]_i_195_n_5 ),
        .O(\b_2_reg_2130[9]_i_111_n_5 ));
  LUT5 #(
    .INIT(32'hBB222BB2)) 
    \b_2_reg_2130[9]_i_112 
       (.I0(\b_2_reg_2130[9]_i_196_n_5 ),
        .I1(\b_2_reg_2130[9]_i_197_n_5 ),
        .I2(sub_ln1023_fu_964_p2[0]),
        .I3(sub_ln1023_fu_964_p2[1]),
        .I4(\b_2_reg_2130_reg[9]_i_130_n_10 ),
        .O(\b_2_reg_2130[9]_i_112_n_5 ));
  (* HLUTNM = "lutpair84" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \b_2_reg_2130[9]_i_113 
       (.I0(sub_ln1027_fu_1124_p2[0]),
        .I1(sub_ln1024_fu_1004_p2[0]),
        .I2(sub_ln1023_fu_964_p2[0]),
        .O(\b_2_reg_2130[9]_i_113_n_5 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \b_2_reg_2130[9]_i_114 
       (.I0(\b_2_reg_2130[9]_i_107_n_5 ),
        .I1(\b_2_reg_2130[9]_i_200_n_5 ),
        .I2(\b_2_reg_2130[9]_i_131_n_5 ),
        .I3(\b_2_reg_2130[9]_i_132_n_5 ),
        .O(\b_2_reg_2130[9]_i_114_n_5 ));
  LUT6 #(
    .INIT(64'h9969669666969969)) 
    \b_2_reg_2130[9]_i_115 
       (.I0(\b_2_reg_2130[9]_i_108_n_5 ),
        .I1(sub_ln1023_fu_964_p2[6]),
        .I2(\b_2_reg_2130[9]_i_129_n_5 ),
        .I3(\b_2_reg_2130_reg[9]_i_130_n_10 ),
        .I4(\b_2_reg_2130[9]_i_184_n_5 ),
        .I5(\b_2_reg_2130[9]_i_183_n_5 ),
        .O(\b_2_reg_2130[9]_i_115_n_5 ));
  LUT6 #(
    .INIT(64'h9969669666969969)) 
    \b_2_reg_2130[9]_i_116 
       (.I0(\b_2_reg_2130[9]_i_109_n_5 ),
        .I1(sub_ln1023_fu_964_p2[5]),
        .I2(\b_2_reg_2130[9]_i_185_n_5 ),
        .I3(\b_2_reg_2130_reg[9]_i_130_n_10 ),
        .I4(\b_2_reg_2130[9]_i_187_n_5 ),
        .I5(\b_2_reg_2130[9]_i_186_n_5 ),
        .O(\b_2_reg_2130[9]_i_116_n_5 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \b_2_reg_2130[9]_i_117 
       (.I0(\b_2_reg_2130[9]_i_191_n_5 ),
        .I1(\b_2_reg_2130[9]_i_192_n_5 ),
        .I2(\b_2_reg_2130[9]_i_193_n_5 ),
        .I3(\b_2_reg_2130[9]_i_188_n_5 ),
        .I4(\b_2_reg_2130[9]_i_190_n_5 ),
        .I5(\b_2_reg_2130[9]_i_189_n_5 ),
        .O(\b_2_reg_2130[9]_i_117_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \b_2_reg_2130[9]_i_118 
       (.I0(\b_2_reg_2130[9]_i_111_n_5 ),
        .I1(\b_2_reg_2130[9]_i_191_n_5 ),
        .I2(\b_2_reg_2130[9]_i_193_n_5 ),
        .I3(\b_2_reg_2130[9]_i_192_n_5 ),
        .O(\b_2_reg_2130[9]_i_118_n_5 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \b_2_reg_2130[9]_i_119 
       (.I0(\b_2_reg_2130[9]_i_112_n_5 ),
        .I1(\b_2_reg_2130[9]_i_201_n_5 ),
        .I2(\b_2_reg_2130[9]_i_194_n_5 ),
        .I3(\b_2_reg_2130[9]_i_195_n_5 ),
        .O(\b_2_reg_2130[9]_i_119_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE80000003)) 
    \b_2_reg_2130[9]_i_12 
       (.I0(\b_2_reg_2130[9]_i_18_n_5 ),
        .I1(add_ln1040_fu_1552_p2[8]),
        .I2(\b_2_reg_2130[9]_i_17_n_5 ),
        .I3(add_ln1040_fu_1552_p2[9]),
        .I4(add_ln1040_fu_1552_p2[10]),
        .I5(\b_2_reg_2130_reg[7]_i_13_n_9 ),
        .O(\b_2_reg_2130[9]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'h9696696969969669)) 
    \b_2_reg_2130[9]_i_120 
       (.I0(\b_2_reg_2130[9]_i_113_n_5 ),
        .I1(\b_2_reg_2130[9]_i_196_n_5 ),
        .I2(\b_2_reg_2130[9]_i_197_n_5 ),
        .I3(sub_ln1023_fu_964_p2[0]),
        .I4(sub_ln1023_fu_964_p2[1]),
        .I5(\b_2_reg_2130_reg[9]_i_130_n_10 ),
        .O(\b_2_reg_2130[9]_i_120_n_5 ));
  (* HLUTNM = "lutpair84" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \b_2_reg_2130[9]_i_121 
       (.I0(sub_ln1027_fu_1124_p2[0]),
        .I1(sub_ln1024_fu_1004_p2[0]),
        .I2(sub_ln1023_fu_964_p2[0]),
        .O(\b_2_reg_2130[9]_i_121_n_5 ));
  LUT6 #(
    .INIT(64'h5A5A5A5A5A5A5A59)) 
    \b_2_reg_2130[9]_i_122 
       (.I0(sub_ln1023_fu_964_p2[9]),
        .I1(sub_ln1023_fu_964_p2[8]),
        .I2(\b_2_reg_2130_reg[9]_i_130_n_10 ),
        .I3(sub_ln1023_fu_964_p2[6]),
        .I4(\b_2_reg_2130[9]_i_129_n_5 ),
        .I5(sub_ln1023_fu_964_p2[7]),
        .O(\b_2_reg_2130[9]_i_122_n_5 ));
  LUT6 #(
    .INIT(64'hA5A5A5A5A5A5A5A6)) 
    \b_2_reg_2130[9]_i_123 
       (.I0(sub_ln1027_fu_1124_p2[9]),
        .I1(sub_ln1027_fu_1124_p2[8]),
        .I2(\b_2_reg_2130_reg[9]_i_202_n_10 ),
        .I3(sub_ln1027_fu_1124_p2[6]),
        .I4(\b_2_reg_2130[9]_i_203_n_5 ),
        .I5(sub_ln1027_fu_1124_p2[7]),
        .O(\b_2_reg_2130[9]_i_123_n_5 ));
  LUT6 #(
    .INIT(64'h5A5A5A5A5A5A5A59)) 
    \b_2_reg_2130[9]_i_124 
       (.I0(sub_ln1024_fu_1004_p2[9]),
        .I1(sub_ln1024_fu_1004_p2[8]),
        .I2(\b_2_reg_2130_reg[9]_i_204_n_10 ),
        .I3(sub_ln1024_fu_1004_p2[6]),
        .I4(\b_2_reg_2130[9]_i_205_n_5 ),
        .I5(sub_ln1024_fu_1004_p2[7]),
        .O(\b_2_reg_2130[9]_i_124_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT5 #(
    .INIT(32'hAAAA5556)) 
    \b_2_reg_2130[9]_i_125 
       (.I0(sub_ln1023_fu_964_p2[8]),
        .I1(sub_ln1023_fu_964_p2[7]),
        .I2(\b_2_reg_2130[9]_i_129_n_5 ),
        .I3(sub_ln1023_fu_964_p2[6]),
        .I4(\b_2_reg_2130_reg[9]_i_130_n_10 ),
        .O(\b_2_reg_2130[9]_i_125_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'hAAAA5556)) 
    \b_2_reg_2130[9]_i_126 
       (.I0(sub_ln1027_fu_1124_p2[8]),
        .I1(sub_ln1027_fu_1124_p2[7]),
        .I2(\b_2_reg_2130[9]_i_203_n_5 ),
        .I3(sub_ln1027_fu_1124_p2[6]),
        .I4(\b_2_reg_2130_reg[9]_i_202_n_10 ),
        .O(\b_2_reg_2130[9]_i_126_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'hAAAA5556)) 
    \b_2_reg_2130[9]_i_127 
       (.I0(sub_ln1024_fu_1004_p2[8]),
        .I1(sub_ln1024_fu_1004_p2[7]),
        .I2(\b_2_reg_2130[9]_i_205_n_5 ),
        .I3(sub_ln1024_fu_1004_p2[6]),
        .I4(\b_2_reg_2130_reg[9]_i_204_n_10 ),
        .O(\b_2_reg_2130[9]_i_127_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \b_2_reg_2130[9]_i_129 
       (.I0(sub_ln1023_fu_964_p2[5]),
        .I1(sub_ln1023_fu_964_p2[3]),
        .I2(sub_ln1023_fu_964_p2[0]),
        .I3(sub_ln1023_fu_964_p2[1]),
        .I4(sub_ln1023_fu_964_p2[2]),
        .I5(sub_ln1023_fu_964_p2[4]),
        .O(\b_2_reg_2130[9]_i_129_n_5 ));
  LUT4 #(
    .INIT(16'h4774)) 
    \b_2_reg_2130[9]_i_13 
       (.I0(add_ln1034_fu_1372_p2[10]),
        .I1(\b_2_reg_2130_reg[9]_i_9_n_9 ),
        .I2(\b_2_reg_2130[9]_i_11_n_5 ),
        .I3(\b_2_reg_2130[9]_i_34_n_5 ),
        .O(\b_2_reg_2130[9]_i_13_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'hAA56)) 
    \b_2_reg_2130[9]_i_131 
       (.I0(sub_ln1027_fu_1124_p2[7]),
        .I1(sub_ln1027_fu_1124_p2[6]),
        .I2(\b_2_reg_2130[9]_i_203_n_5 ),
        .I3(\b_2_reg_2130_reg[9]_i_202_n_10 ),
        .O(\b_2_reg_2130[9]_i_131_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'hAA56)) 
    \b_2_reg_2130[9]_i_132 
       (.I0(sub_ln1024_fu_1004_p2[7]),
        .I1(sub_ln1024_fu_1004_p2[6]),
        .I2(\b_2_reg_2130[9]_i_205_n_5 ),
        .I3(\b_2_reg_2130_reg[9]_i_204_n_10 ),
        .O(\b_2_reg_2130[9]_i_132_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT5 #(
    .INIT(32'hAAAA5556)) 
    \b_2_reg_2130[9]_i_133 
       (.I0(sub_ln1028_fu_1164_p2[8]),
        .I1(sub_ln1028_fu_1164_p2[7]),
        .I2(\b_2_reg_2130[9]_i_216_n_5 ),
        .I3(sub_ln1028_fu_1164_p2[6]),
        .I4(\b_2_reg_2130_reg[9]_i_163_n_10 ),
        .O(\b_2_reg_2130[9]_i_133_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'hAAAA5556)) 
    \b_2_reg_2130[9]_i_134 
       (.I0(sub_ln1026_fu_1084_p2[8]),
        .I1(sub_ln1026_fu_1084_p2[7]),
        .I2(\b_2_reg_2130[9]_i_139_n_5 ),
        .I3(sub_ln1026_fu_1084_p2[6]),
        .I4(\b_2_reg_2130_reg[9]_i_88_n_10 ),
        .O(\b_2_reg_2130[9]_i_134_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \b_2_reg_2130[9]_i_136 
       (.I0(sub_ln1025_fu_1044_p2[5]),
        .I1(sub_ln1025_fu_1044_p2[3]),
        .I2(sub_ln1025_fu_1044_p2[0]),
        .I3(sub_ln1025_fu_1044_p2[1]),
        .I4(sub_ln1025_fu_1044_p2[2]),
        .I5(sub_ln1025_fu_1044_p2[4]),
        .O(\b_2_reg_2130[9]_i_136_n_5 ));
  LUT6 #(
    .INIT(64'h6666666666666665)) 
    \b_2_reg_2130[9]_i_137 
       (.I0(sub_ln1028_fu_1164_p2[9]),
        .I1(\b_2_reg_2130_reg[9]_i_163_n_10 ),
        .I2(sub_ln1028_fu_1164_p2[6]),
        .I3(\b_2_reg_2130[9]_i_216_n_5 ),
        .I4(sub_ln1028_fu_1164_p2[7]),
        .I5(sub_ln1028_fu_1164_p2[8]),
        .O(\b_2_reg_2130[9]_i_137_n_5 ));
  LUT6 #(
    .INIT(64'h5A5A5A5A5A5A5A59)) 
    \b_2_reg_2130[9]_i_138 
       (.I0(sub_ln1026_fu_1084_p2[9]),
        .I1(sub_ln1026_fu_1084_p2[8]),
        .I2(\b_2_reg_2130_reg[9]_i_88_n_10 ),
        .I3(sub_ln1026_fu_1084_p2[6]),
        .I4(\b_2_reg_2130[9]_i_139_n_5 ),
        .I5(sub_ln1026_fu_1084_p2[7]),
        .O(\b_2_reg_2130[9]_i_138_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \b_2_reg_2130[9]_i_139 
       (.I0(sub_ln1026_fu_1084_p2[5]),
        .I1(sub_ln1026_fu_1084_p2[3]),
        .I2(sub_ln1026_fu_1084_p2[0]),
        .I3(sub_ln1026_fu_1084_p2[1]),
        .I4(sub_ln1026_fu_1084_p2[2]),
        .I5(sub_ln1026_fu_1084_p2[4]),
        .O(\b_2_reg_2130[9]_i_139_n_5 ));
  LUT6 #(
    .INIT(64'h40000001BFFFFFFE)) 
    \b_2_reg_2130[9]_i_14 
       (.I0(\b_2_reg_2130_reg[7]_i_13_n_9 ),
        .I1(\b_2_reg_2130[9]_i_18_n_5 ),
        .I2(add_ln1040_fu_1552_p2[9]),
        .I3(\b_2_reg_2130[9]_i_17_n_5 ),
        .I4(add_ln1040_fu_1552_p2[8]),
        .I5(add_ln1040_fu_1552_p2[10]),
        .O(\b_2_reg_2130[9]_i_14_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'hAA56)) 
    \b_2_reg_2130[9]_i_140 
       (.I0(sub_ln1028_fu_1164_p2[7]),
        .I1(sub_ln1028_fu_1164_p2[6]),
        .I2(\b_2_reg_2130[9]_i_216_n_5 ),
        .I3(\b_2_reg_2130_reg[9]_i_163_n_10 ),
        .O(\b_2_reg_2130[9]_i_140_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'h59)) 
    \b_2_reg_2130[9]_i_141 
       (.I0(sub_ln1028_fu_1164_p2[6]),
        .I1(\b_2_reg_2130[9]_i_216_n_5 ),
        .I2(\b_2_reg_2130_reg[9]_i_163_n_10 ),
        .O(\b_2_reg_2130[9]_i_141_n_5 ));
  LUT3 #(
    .INIT(8'h59)) 
    \b_2_reg_2130[9]_i_142 
       (.I0(sub_ln1026_fu_1084_p2[6]),
        .I1(\b_2_reg_2130[9]_i_139_n_5 ),
        .I2(\b_2_reg_2130_reg[9]_i_88_n_10 ),
        .O(\b_2_reg_2130[9]_i_142_n_5 ));
  LUT6 #(
    .INIT(64'h9999999A66666665)) 
    \b_2_reg_2130[9]_i_143 
       (.I0(\b_2_reg_2130_reg[9]_i_20_n_20 ),
        .I1(\b_2_reg_2130_reg[9]_i_163_n_10 ),
        .I2(sub_ln1028_fu_1164_p2[6]),
        .I3(\b_2_reg_2130[9]_i_216_n_5 ),
        .I4(sub_ln1028_fu_1164_p2[7]),
        .I5(sub_ln1028_fu_1164_p2[8]),
        .O(\b_2_reg_2130[9]_i_143_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'h55A9)) 
    \b_2_reg_2130[9]_i_144 
       (.I0(sub_ln1026_fu_1084_p2[7]),
        .I1(sub_ln1026_fu_1084_p2[6]),
        .I2(\b_2_reg_2130[9]_i_139_n_5 ),
        .I3(\b_2_reg_2130_reg[9]_i_88_n_10 ),
        .O(\b_2_reg_2130[9]_i_144_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT5 #(
    .INIT(32'h999A6665)) 
    \b_2_reg_2130[9]_i_145 
       (.I0(\b_2_reg_2130_reg[9]_i_51_n_13 ),
        .I1(\b_2_reg_2130_reg[9]_i_163_n_10 ),
        .I2(\b_2_reg_2130[9]_i_216_n_5 ),
        .I3(sub_ln1028_fu_1164_p2[6]),
        .I4(sub_ln1028_fu_1164_p2[7]),
        .O(\b_2_reg_2130[9]_i_145_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_146 
       (.I0(right_1_fu_176[9]),
        .I1(right_2_fu_180[9]),
        .O(\b_2_reg_2130[9]_i_146_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_147 
       (.I0(right_1_fu_176[8]),
        .I1(right_2_fu_180[8]),
        .O(\b_2_reg_2130[9]_i_147_n_5 ));
  LUT6 #(
    .INIT(64'h55555555AAAAAAA9)) 
    \b_2_reg_2130[9]_i_148 
       (.I0(sub_ln1028_fu_1164_p2[4]),
        .I1(sub_ln1028_fu_1164_p2[3]),
        .I2(sub_ln1028_fu_1164_p2[0]),
        .I3(sub_ln1028_fu_1164_p2[1]),
        .I4(sub_ln1028_fu_1164_p2[2]),
        .I5(\b_2_reg_2130_reg[9]_i_163_n_10 ),
        .O(\b_2_reg_2130[9]_i_148_n_5 ));
  LUT6 #(
    .INIT(64'h55555555AAAAAAA9)) 
    \b_2_reg_2130[9]_i_149 
       (.I0(sub_ln1026_fu_1084_p2[4]),
        .I1(sub_ln1026_fu_1084_p2[3]),
        .I2(sub_ln1026_fu_1084_p2[0]),
        .I3(sub_ln1026_fu_1084_p2[1]),
        .I4(sub_ln1026_fu_1084_p2[2]),
        .I5(\b_2_reg_2130_reg[9]_i_88_n_10 ),
        .O(\b_2_reg_2130[9]_i_149_n_5 ));
  LUT6 #(
    .INIT(64'h800000017FFFFFFE)) 
    \b_2_reg_2130[9]_i_15 
       (.I0(\b_2_reg_2130[9]_i_33_n_5 ),
        .I1(add_ln1034_fu_1372_p2[8]),
        .I2(add_ln1034_fu_1372_p2[6]),
        .I3(\b_2_reg_2130[9]_i_32_n_5 ),
        .I4(add_ln1034_fu_1372_p2[7]),
        .I5(add_ln1034_fu_1372_p2[9]),
        .O(\b_2_reg_2130[9]_i_15_n_5 ));
  LUT5 #(
    .INIT(32'h5555AAA9)) 
    \b_2_reg_2130[9]_i_150 
       (.I0(sub_ln1026_fu_1084_p2[3]),
        .I1(sub_ln1026_fu_1084_p2[2]),
        .I2(sub_ln1026_fu_1084_p2[1]),
        .I3(sub_ln1026_fu_1084_p2[0]),
        .I4(\b_2_reg_2130_reg[9]_i_88_n_10 ),
        .O(\b_2_reg_2130[9]_i_150_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT5 #(
    .INIT(32'h5555AAA9)) 
    \b_2_reg_2130[9]_i_151 
       (.I0(sub_ln1028_fu_1164_p2[3]),
        .I1(sub_ln1028_fu_1164_p2[2]),
        .I2(sub_ln1028_fu_1164_p2[1]),
        .I3(sub_ln1028_fu_1164_p2[0]),
        .I4(\b_2_reg_2130_reg[9]_i_163_n_10 ),
        .O(\b_2_reg_2130[9]_i_151_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'h999A)) 
    \b_2_reg_2130[9]_i_152 
       (.I0(sub_ln1028_fu_1164_p2[2]),
        .I1(\b_2_reg_2130_reg[9]_i_163_n_10 ),
        .I2(sub_ln1028_fu_1164_p2[0]),
        .I3(sub_ln1028_fu_1164_p2[1]),
        .O(\b_2_reg_2130[9]_i_152_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_153 
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[9]),
        .I1(ap_phi_reg_pp0_iter2_down_1_reg_438[9]),
        .O(\b_2_reg_2130[9]_i_153_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_154 
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[8]),
        .I1(ap_phi_reg_pp0_iter2_down_1_reg_438[8]),
        .O(\b_2_reg_2130[9]_i_154_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_155 
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[7]),
        .I1(ap_phi_reg_pp0_iter2_down_1_reg_438[7]),
        .O(\b_2_reg_2130[9]_i_155_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_156 
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[6]),
        .I1(ap_phi_reg_pp0_iter2_down_1_reg_438[6]),
        .O(\b_2_reg_2130[9]_i_156_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_157 
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[5]),
        .I1(ap_phi_reg_pp0_iter2_down_1_reg_438[5]),
        .O(\b_2_reg_2130[9]_i_157_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_158 
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[4]),
        .I1(ap_phi_reg_pp0_iter2_down_1_reg_438[4]),
        .O(\b_2_reg_2130[9]_i_158_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_159 
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[3]),
        .I1(ap_phi_reg_pp0_iter2_down_1_reg_438[3]),
        .O(\b_2_reg_2130[9]_i_159_n_5 ));
  LUT5 #(
    .INIT(32'h4001BFFE)) 
    \b_2_reg_2130[9]_i_16 
       (.I0(\b_2_reg_2130_reg[7]_i_13_n_9 ),
        .I1(\b_2_reg_2130[9]_i_18_n_5 ),
        .I2(add_ln1040_fu_1552_p2[8]),
        .I3(\b_2_reg_2130[9]_i_17_n_5 ),
        .I4(add_ln1040_fu_1552_p2[9]),
        .O(\b_2_reg_2130[9]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_160 
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[2]),
        .I1(ap_phi_reg_pp0_iter2_down_1_reg_438[2]),
        .O(\b_2_reg_2130[9]_i_160_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_161 
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[1]),
        .I1(ap_phi_reg_pp0_iter2_down_1_reg_438[1]),
        .O(\b_2_reg_2130[9]_i_161_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_162 
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[0]),
        .I1(ap_phi_reg_pp0_iter2_down_1_reg_438[0]),
        .O(\b_2_reg_2130[9]_i_162_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \b_2_reg_2130[9]_i_164 
       (.I0(\b_2_reg_2130_reg[9]_i_163_n_10 ),
        .I1(sub_ln1028_fu_1164_p2[3]),
        .I2(sub_ln1028_fu_1164_p2[0]),
        .I3(sub_ln1028_fu_1164_p2[1]),
        .I4(sub_ln1028_fu_1164_p2[2]),
        .I5(sub_ln1028_fu_1164_p2[4]),
        .O(\b_2_reg_2130[9]_i_164_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \b_2_reg_2130[9]_i_165 
       (.I0(sub_ln1026_fu_1084_p2[4]),
        .I1(sub_ln1026_fu_1084_p2[2]),
        .I2(sub_ln1026_fu_1084_p2[1]),
        .I3(sub_ln1026_fu_1084_p2[0]),
        .I4(sub_ln1026_fu_1084_p2[3]),
        .O(\b_2_reg_2130[9]_i_165_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \b_2_reg_2130[9]_i_166 
       (.I0(sub_ln1025_fu_1044_p2[4]),
        .I1(sub_ln1025_fu_1044_p2[2]),
        .I2(sub_ln1025_fu_1044_p2[1]),
        .I3(sub_ln1025_fu_1044_p2[0]),
        .I4(sub_ln1025_fu_1044_p2[3]),
        .O(\b_2_reg_2130[9]_i_166_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_167 
       (.I0(ap_phi_reg_pp0_iter2_up_2_reg_483[7]),
        .I1(ap_phi_reg_pp0_iter2_down_2_reg_429[7]),
        .O(\b_2_reg_2130[9]_i_167_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_168 
       (.I0(ap_phi_reg_pp0_iter2_up_2_reg_483[6]),
        .I1(ap_phi_reg_pp0_iter2_down_2_reg_429[6]),
        .O(\b_2_reg_2130[9]_i_168_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_169 
       (.I0(ap_phi_reg_pp0_iter2_up_2_reg_483[5]),
        .I1(ap_phi_reg_pp0_iter2_down_2_reg_429[5]),
        .O(\b_2_reg_2130[9]_i_169_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \b_2_reg_2130[9]_i_17 
       (.I0(add_ln1040_fu_1552_p2[7]),
        .I1(add_ln1040_fu_1552_p2[5]),
        .I2(\b_2_reg_2130[7]_i_35_n_5 ),
        .I3(add_ln1040_fu_1552_p2[4]),
        .I4(add_ln1040_fu_1552_p2[6]),
        .O(\b_2_reg_2130[9]_i_17_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_170 
       (.I0(ap_phi_reg_pp0_iter2_up_2_reg_483[4]),
        .I1(ap_phi_reg_pp0_iter2_down_2_reg_429[4]),
        .O(\b_2_reg_2130[9]_i_170_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_171 
       (.I0(ap_phi_reg_pp0_iter2_up_2_reg_483[3]),
        .I1(ap_phi_reg_pp0_iter2_down_2_reg_429[3]),
        .O(\b_2_reg_2130[9]_i_171_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_172 
       (.I0(ap_phi_reg_pp0_iter2_up_2_reg_483[2]),
        .I1(ap_phi_reg_pp0_iter2_down_2_reg_429[2]),
        .O(\b_2_reg_2130[9]_i_172_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_173 
       (.I0(ap_phi_reg_pp0_iter2_up_2_reg_483[1]),
        .I1(ap_phi_reg_pp0_iter2_down_2_reg_429[1]),
        .O(\b_2_reg_2130[9]_i_173_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_174 
       (.I0(ap_phi_reg_pp0_iter2_up_2_reg_483[0]),
        .I1(ap_phi_reg_pp0_iter2_down_2_reg_429[0]),
        .O(\b_2_reg_2130[9]_i_174_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_175 
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[7]),
        .I1(right_1_fu_176[7]),
        .O(\b_2_reg_2130[9]_i_175_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_176 
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[6]),
        .I1(right_1_fu_176[6]),
        .O(\b_2_reg_2130[9]_i_176_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_177 
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[5]),
        .I1(right_1_fu_176[5]),
        .O(\b_2_reg_2130[9]_i_177_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_178 
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[4]),
        .I1(right_1_fu_176[4]),
        .O(\b_2_reg_2130[9]_i_178_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_179 
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[3]),
        .I1(right_1_fu_176[3]),
        .O(\b_2_reg_2130[9]_i_179_n_5 ));
  LUT6 #(
    .INIT(64'h4000000000000001)) 
    \b_2_reg_2130[9]_i_18 
       (.I0(\b_2_reg_2130[7]_i_34_n_5 ),
        .I1(add_ln1040_fu_1552_p2[6]),
        .I2(add_ln1040_fu_1552_p2[4]),
        .I3(\b_2_reg_2130[7]_i_35_n_5 ),
        .I4(add_ln1040_fu_1552_p2[5]),
        .I5(add_ln1040_fu_1552_p2[7]),
        .O(\b_2_reg_2130[9]_i_18_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_180 
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[2]),
        .I1(right_1_fu_176[2]),
        .O(\b_2_reg_2130[9]_i_180_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_181 
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[1]),
        .I1(right_1_fu_176[1]),
        .O(\b_2_reg_2130[9]_i_181_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_182 
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[0]),
        .I1(right_1_fu_176[0]),
        .O(\b_2_reg_2130[9]_i_182_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'h59)) 
    \b_2_reg_2130[9]_i_183 
       (.I0(sub_ln1024_fu_1004_p2[6]),
        .I1(\b_2_reg_2130[9]_i_205_n_5 ),
        .I2(\b_2_reg_2130_reg[9]_i_204_n_10 ),
        .O(\b_2_reg_2130[9]_i_183_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'h59)) 
    \b_2_reg_2130[9]_i_184 
       (.I0(sub_ln1027_fu_1124_p2[6]),
        .I1(\b_2_reg_2130[9]_i_203_n_5 ),
        .I2(\b_2_reg_2130_reg[9]_i_202_n_10 ),
        .O(\b_2_reg_2130[9]_i_184_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \b_2_reg_2130[9]_i_185 
       (.I0(sub_ln1023_fu_964_p2[4]),
        .I1(sub_ln1023_fu_964_p2[2]),
        .I2(sub_ln1023_fu_964_p2[1]),
        .I3(sub_ln1023_fu_964_p2[0]),
        .I4(sub_ln1023_fu_964_p2[3]),
        .O(\b_2_reg_2130[9]_i_185_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'h59)) 
    \b_2_reg_2130[9]_i_186 
       (.I0(sub_ln1024_fu_1004_p2[5]),
        .I1(\b_2_reg_2130[9]_i_221_n_5 ),
        .I2(\b_2_reg_2130_reg[9]_i_204_n_10 ),
        .O(\b_2_reg_2130[9]_i_186_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'h59)) 
    \b_2_reg_2130[9]_i_187 
       (.I0(sub_ln1027_fu_1124_p2[5]),
        .I1(\b_2_reg_2130[9]_i_222_n_5 ),
        .I2(\b_2_reg_2130_reg[9]_i_202_n_10 ),
        .O(\b_2_reg_2130[9]_i_187_n_5 ));
  LUT6 #(
    .INIT(64'h55555555AAAAAAA9)) 
    \b_2_reg_2130[9]_i_188 
       (.I0(sub_ln1023_fu_964_p2[4]),
        .I1(sub_ln1023_fu_964_p2[3]),
        .I2(sub_ln1023_fu_964_p2[0]),
        .I3(sub_ln1023_fu_964_p2[1]),
        .I4(sub_ln1023_fu_964_p2[2]),
        .I5(\b_2_reg_2130_reg[9]_i_130_n_10 ),
        .O(\b_2_reg_2130[9]_i_188_n_5 ));
  LUT6 #(
    .INIT(64'h55555555AAAAAAA9)) 
    \b_2_reg_2130[9]_i_189 
       (.I0(sub_ln1024_fu_1004_p2[4]),
        .I1(sub_ln1024_fu_1004_p2[3]),
        .I2(sub_ln1024_fu_1004_p2[0]),
        .I3(sub_ln1024_fu_1004_p2[1]),
        .I4(sub_ln1024_fu_1004_p2[2]),
        .I5(\b_2_reg_2130_reg[9]_i_204_n_10 ),
        .O(\b_2_reg_2130[9]_i_189_n_5 ));
  LUT6 #(
    .INIT(64'h55555555AAAAAAA9)) 
    \b_2_reg_2130[9]_i_190 
       (.I0(sub_ln1027_fu_1124_p2[4]),
        .I1(sub_ln1027_fu_1124_p2[3]),
        .I2(sub_ln1027_fu_1124_p2[0]),
        .I3(sub_ln1027_fu_1124_p2[1]),
        .I4(sub_ln1027_fu_1124_p2[2]),
        .I5(\b_2_reg_2130_reg[9]_i_202_n_10 ),
        .O(\b_2_reg_2130[9]_i_190_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'h5555AAA9)) 
    \b_2_reg_2130[9]_i_191 
       (.I0(sub_ln1023_fu_964_p2[3]),
        .I1(sub_ln1023_fu_964_p2[2]),
        .I2(sub_ln1023_fu_964_p2[1]),
        .I3(sub_ln1023_fu_964_p2[0]),
        .I4(\b_2_reg_2130_reg[9]_i_130_n_10 ),
        .O(\b_2_reg_2130[9]_i_191_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'h5555AAA9)) 
    \b_2_reg_2130[9]_i_192 
       (.I0(sub_ln1024_fu_1004_p2[3]),
        .I1(sub_ln1024_fu_1004_p2[2]),
        .I2(sub_ln1024_fu_1004_p2[1]),
        .I3(sub_ln1024_fu_1004_p2[0]),
        .I4(\b_2_reg_2130_reg[9]_i_204_n_10 ),
        .O(\b_2_reg_2130[9]_i_192_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT5 #(
    .INIT(32'h5555AAA9)) 
    \b_2_reg_2130[9]_i_193 
       (.I0(sub_ln1027_fu_1124_p2[3]),
        .I1(sub_ln1027_fu_1124_p2[2]),
        .I2(sub_ln1027_fu_1124_p2[1]),
        .I3(sub_ln1027_fu_1124_p2[0]),
        .I4(\b_2_reg_2130_reg[9]_i_202_n_10 ),
        .O(\b_2_reg_2130[9]_i_193_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h999A)) 
    \b_2_reg_2130[9]_i_194 
       (.I0(sub_ln1027_fu_1124_p2[2]),
        .I1(\b_2_reg_2130_reg[9]_i_202_n_10 ),
        .I2(sub_ln1027_fu_1124_p2[0]),
        .I3(sub_ln1027_fu_1124_p2[1]),
        .O(\b_2_reg_2130[9]_i_194_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h999A)) 
    \b_2_reg_2130[9]_i_195 
       (.I0(sub_ln1024_fu_1004_p2[2]),
        .I1(\b_2_reg_2130_reg[9]_i_204_n_10 ),
        .I2(sub_ln1024_fu_1004_p2[0]),
        .I3(sub_ln1024_fu_1004_p2[1]),
        .O(\b_2_reg_2130[9]_i_195_n_5 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \b_2_reg_2130[9]_i_196 
       (.I0(\b_2_reg_2130_reg[9]_i_202_n_10 ),
        .I1(sub_ln1027_fu_1124_p2[0]),
        .I2(sub_ln1027_fu_1124_p2[1]),
        .O(\b_2_reg_2130[9]_i_196_n_5 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \b_2_reg_2130[9]_i_197 
       (.I0(\b_2_reg_2130_reg[9]_i_204_n_10 ),
        .I1(sub_ln1024_fu_1004_p2[0]),
        .I2(sub_ln1024_fu_1004_p2[1]),
        .O(\b_2_reg_2130[9]_i_197_n_5 ));
  LUT6 #(
    .INIT(64'hB8B8BBB8B8B8B8B8)) 
    \b_2_reg_2130[9]_i_2 
       (.I0(\b_2_reg_2130[9]_i_7_n_5 ),
        .I1(\b_2_reg_2130_reg[9]_i_8_n_9 ),
        .I2(\b_2_reg_2130_reg[9]_i_9_n_9 ),
        .I3(add_ln1034_fu_1372_p2[10]),
        .I4(\b_2_reg_2130[9]_i_10_n_5 ),
        .I5(\b_2_reg_2130[9]_i_11_n_5 ),
        .O(\b_2_reg_2130[9]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'hAA56)) 
    \b_2_reg_2130[9]_i_200 
       (.I0(sub_ln1023_fu_964_p2[7]),
        .I1(sub_ln1023_fu_964_p2[6]),
        .I2(\b_2_reg_2130[9]_i_129_n_5 ),
        .I3(\b_2_reg_2130_reg[9]_i_130_n_10 ),
        .O(\b_2_reg_2130[9]_i_200_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h999A)) 
    \b_2_reg_2130[9]_i_201 
       (.I0(sub_ln1023_fu_964_p2[2]),
        .I1(\b_2_reg_2130_reg[9]_i_130_n_10 ),
        .I2(sub_ln1023_fu_964_p2[0]),
        .I3(sub_ln1023_fu_964_p2[1]),
        .O(\b_2_reg_2130[9]_i_201_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \b_2_reg_2130[9]_i_203 
       (.I0(sub_ln1027_fu_1124_p2[5]),
        .I1(sub_ln1027_fu_1124_p2[3]),
        .I2(sub_ln1027_fu_1124_p2[0]),
        .I3(sub_ln1027_fu_1124_p2[1]),
        .I4(sub_ln1027_fu_1124_p2[2]),
        .I5(sub_ln1027_fu_1124_p2[4]),
        .O(\b_2_reg_2130[9]_i_203_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \b_2_reg_2130[9]_i_205 
       (.I0(sub_ln1024_fu_1004_p2[5]),
        .I1(sub_ln1024_fu_1004_p2[3]),
        .I2(sub_ln1024_fu_1004_p2[0]),
        .I3(sub_ln1024_fu_1004_p2[1]),
        .I4(sub_ln1024_fu_1004_p2[2]),
        .I5(sub_ln1024_fu_1004_p2[4]),
        .O(\b_2_reg_2130[9]_i_205_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_206 
       (.I0(ap_phi_reg_pp0_iter2_left_reg_474[7]),
        .I1(right_fu_172__0[7]),
        .O(\b_2_reg_2130[9]_i_206_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_207 
       (.I0(ap_phi_reg_pp0_iter2_left_reg_474[6]),
        .I1(right_fu_172__0[6]),
        .O(\b_2_reg_2130[9]_i_207_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_208 
       (.I0(ap_phi_reg_pp0_iter2_left_reg_474[5]),
        .I1(right_fu_172__0[5]),
        .O(\b_2_reg_2130[9]_i_208_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_209 
       (.I0(ap_phi_reg_pp0_iter2_left_reg_474[4]),
        .I1(right_fu_172__0[4]),
        .O(\b_2_reg_2130[9]_i_209_n_5 ));
  LUT6 #(
    .INIT(64'h9600000096969600)) 
    \b_2_reg_2130[9]_i_21 
       (.I0(\b_2_reg_2130[9]_i_58_n_5 ),
        .I1(\b_2_reg_2130[9]_i_59_n_5 ),
        .I2(\b_2_reg_2130[9]_i_60_n_5 ),
        .I3(\b_2_reg_2130[9]_i_61_n_5 ),
        .I4(\b_2_reg_2130[9]_i_62_n_5 ),
        .I5(\b_2_reg_2130[9]_i_63_n_5 ),
        .O(\b_2_reg_2130[9]_i_21_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_210 
       (.I0(ap_phi_reg_pp0_iter2_left_reg_474[3]),
        .I1(right_fu_172__0[3]),
        .O(\b_2_reg_2130[9]_i_210_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_211 
       (.I0(ap_phi_reg_pp0_iter2_left_reg_474[2]),
        .I1(right_fu_172__0[2]),
        .O(\b_2_reg_2130[9]_i_211_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_212 
       (.I0(ap_phi_reg_pp0_iter2_left_reg_474[1]),
        .I1(right_fu_172__0[1]),
        .O(\b_2_reg_2130[9]_i_212_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_213 
       (.I0(ap_phi_reg_pp0_iter2_left_reg_474[0]),
        .I1(right_fu_172__0[0]),
        .O(\b_2_reg_2130[9]_i_213_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_214 
       (.I0(ap_phi_reg_pp0_iter2_left_reg_474[9]),
        .I1(right_fu_172__0[9]),
        .O(\b_2_reg_2130[9]_i_214_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_215 
       (.I0(ap_phi_reg_pp0_iter2_left_reg_474[8]),
        .I1(right_fu_172__0[8]),
        .O(\b_2_reg_2130[9]_i_215_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \b_2_reg_2130[9]_i_216 
       (.I0(sub_ln1028_fu_1164_p2[5]),
        .I1(sub_ln1028_fu_1164_p2[3]),
        .I2(sub_ln1028_fu_1164_p2[0]),
        .I3(sub_ln1028_fu_1164_p2[1]),
        .I4(sub_ln1028_fu_1164_p2[2]),
        .I5(sub_ln1028_fu_1164_p2[4]),
        .O(\b_2_reg_2130[9]_i_216_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_217 
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[9]),
        .I1(right_1_fu_176[9]),
        .O(\b_2_reg_2130[9]_i_217_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_218 
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[8]),
        .I1(right_1_fu_176[8]),
        .O(\b_2_reg_2130[9]_i_218_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_219 
       (.I0(ap_phi_reg_pp0_iter2_up_2_reg_483[9]),
        .I1(ap_phi_reg_pp0_iter2_down_2_reg_429[9]),
        .O(\b_2_reg_2130[9]_i_219_n_5 ));
  LUT6 #(
    .INIT(64'h6900000069696900)) 
    \b_2_reg_2130[9]_i_22 
       (.I0(\b_2_reg_2130[9]_i_61_n_5 ),
        .I1(\b_2_reg_2130[9]_i_62_n_5 ),
        .I2(\b_2_reg_2130[9]_i_63_n_5 ),
        .I3(\b_2_reg_2130[9]_i_64_n_5 ),
        .I4(\b_2_reg_2130[9]_i_65_n_5 ),
        .I5(\b_2_reg_2130[9]_i_66_n_5 ),
        .O(\b_2_reg_2130[9]_i_22_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_220 
       (.I0(ap_phi_reg_pp0_iter2_up_2_reg_483[8]),
        .I1(ap_phi_reg_pp0_iter2_down_2_reg_429[8]),
        .O(\b_2_reg_2130[9]_i_220_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \b_2_reg_2130[9]_i_221 
       (.I0(sub_ln1024_fu_1004_p2[4]),
        .I1(sub_ln1024_fu_1004_p2[2]),
        .I2(sub_ln1024_fu_1004_p2[1]),
        .I3(sub_ln1024_fu_1004_p2[0]),
        .I4(sub_ln1024_fu_1004_p2[3]),
        .O(\b_2_reg_2130[9]_i_221_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \b_2_reg_2130[9]_i_222 
       (.I0(sub_ln1027_fu_1124_p2[4]),
        .I1(sub_ln1027_fu_1124_p2[2]),
        .I2(sub_ln1027_fu_1124_p2[1]),
        .I3(sub_ln1027_fu_1124_p2[0]),
        .I4(sub_ln1027_fu_1124_p2[3]),
        .O(\b_2_reg_2130[9]_i_222_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_223 
       (.I0(ap_phi_reg_pp0_iter2_left_2_reg_456[7]),
        .I1(right_2_fu_180[7]),
        .O(\b_2_reg_2130[9]_i_223_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_224 
       (.I0(ap_phi_reg_pp0_iter2_left_2_reg_456[6]),
        .I1(right_2_fu_180[6]),
        .O(\b_2_reg_2130[9]_i_224_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_225 
       (.I0(ap_phi_reg_pp0_iter2_left_2_reg_456[5]),
        .I1(right_2_fu_180[5]),
        .O(\b_2_reg_2130[9]_i_225_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_226 
       (.I0(ap_phi_reg_pp0_iter2_left_2_reg_456[4]),
        .I1(right_2_fu_180[4]),
        .O(\b_2_reg_2130[9]_i_226_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_227 
       (.I0(ap_phi_reg_pp0_iter2_left_2_reg_456[3]),
        .I1(right_2_fu_180[3]),
        .O(\b_2_reg_2130[9]_i_227_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_228 
       (.I0(ap_phi_reg_pp0_iter2_left_2_reg_456[2]),
        .I1(right_2_fu_180[2]),
        .O(\b_2_reg_2130[9]_i_228_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_229 
       (.I0(ap_phi_reg_pp0_iter2_left_2_reg_456[1]),
        .I1(right_2_fu_180[1]),
        .O(\b_2_reg_2130[9]_i_229_n_5 ));
  LUT4 #(
    .INIT(16'h0069)) 
    \b_2_reg_2130[9]_i_23 
       (.I0(\b_2_reg_2130[9]_i_66_n_5 ),
        .I1(\b_2_reg_2130[9]_i_65_n_5 ),
        .I2(\b_2_reg_2130[9]_i_64_n_5 ),
        .I3(\b_2_reg_2130[9]_i_67_n_5 ),
        .O(\b_2_reg_2130[9]_i_23_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_230 
       (.I0(ap_phi_reg_pp0_iter2_left_2_reg_456[0]),
        .I1(right_2_fu_180[0]),
        .O(\b_2_reg_2130[9]_i_230_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_231 
       (.I0(ap_phi_reg_pp0_iter2_up_reg_501[7]),
        .I1(ap_phi_reg_pp0_iter2_down_reg_447[7]),
        .O(\b_2_reg_2130[9]_i_231_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_232 
       (.I0(ap_phi_reg_pp0_iter2_up_reg_501[6]),
        .I1(ap_phi_reg_pp0_iter2_down_reg_447[6]),
        .O(\b_2_reg_2130[9]_i_232_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_233 
       (.I0(ap_phi_reg_pp0_iter2_up_reg_501[5]),
        .I1(ap_phi_reg_pp0_iter2_down_reg_447[5]),
        .O(\b_2_reg_2130[9]_i_233_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_234 
       (.I0(ap_phi_reg_pp0_iter2_up_reg_501[4]),
        .I1(ap_phi_reg_pp0_iter2_down_reg_447[4]),
        .O(\b_2_reg_2130[9]_i_234_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_235 
       (.I0(ap_phi_reg_pp0_iter2_up_reg_501[3]),
        .I1(ap_phi_reg_pp0_iter2_down_reg_447[3]),
        .O(\b_2_reg_2130[9]_i_235_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_236 
       (.I0(ap_phi_reg_pp0_iter2_up_reg_501[2]),
        .I1(ap_phi_reg_pp0_iter2_down_reg_447[2]),
        .O(\b_2_reg_2130[9]_i_236_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_237 
       (.I0(ap_phi_reg_pp0_iter2_up_reg_501[1]),
        .I1(ap_phi_reg_pp0_iter2_down_reg_447[1]),
        .O(\b_2_reg_2130[9]_i_237_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_238 
       (.I0(ap_phi_reg_pp0_iter2_up_reg_501[0]),
        .I1(ap_phi_reg_pp0_iter2_down_reg_447[0]),
        .O(\b_2_reg_2130[9]_i_238_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_239 
       (.I0(ap_phi_reg_pp0_iter2_left_2_reg_456[9]),
        .I1(right_2_fu_180[9]),
        .O(\b_2_reg_2130[9]_i_239_n_5 ));
  LUT6 #(
    .INIT(64'h444D4DDDBBB2B222)) 
    \b_2_reg_2130[9]_i_24 
       (.I0(\b_2_reg_2130_reg[9]_i_20_n_18 ),
        .I1(\b_2_reg_2130[9]_i_68_n_5 ),
        .I2(\b_2_reg_2130[9]_i_60_n_5 ),
        .I3(\b_2_reg_2130[9]_i_59_n_5 ),
        .I4(\b_2_reg_2130[9]_i_58_n_5 ),
        .I5(\b_2_reg_2130_reg[9]_i_20_n_9 ),
        .O(\b_2_reg_2130[9]_i_24_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_240 
       (.I0(ap_phi_reg_pp0_iter2_left_2_reg_456[8]),
        .I1(right_2_fu_180[8]),
        .O(\b_2_reg_2130[9]_i_240_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_241 
       (.I0(ap_phi_reg_pp0_iter2_up_reg_501[9]),
        .I1(ap_phi_reg_pp0_iter2_down_reg_447[9]),
        .O(\b_2_reg_2130[9]_i_241_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_242 
       (.I0(ap_phi_reg_pp0_iter2_up_reg_501[8]),
        .I1(ap_phi_reg_pp0_iter2_down_reg_447[8]),
        .O(\b_2_reg_2130[9]_i_242_n_5 ));
  LUT6 #(
    .INIT(64'h422BBDD4BDD4422B)) 
    \b_2_reg_2130[9]_i_25 
       (.I0(\b_2_reg_2130[9]_i_69_n_5 ),
        .I1(\b_2_reg_2130[9]_i_58_n_5 ),
        .I2(\b_2_reg_2130[9]_i_59_n_5 ),
        .I3(\b_2_reg_2130[9]_i_60_n_5 ),
        .I4(\b_2_reg_2130_reg[9]_i_20_n_18 ),
        .I5(\b_2_reg_2130[9]_i_68_n_5 ),
        .O(\b_2_reg_2130[9]_i_25_n_5 ));
  LUT6 #(
    .INIT(64'h188EE771E771188E)) 
    \b_2_reg_2130[9]_i_26 
       (.I0(\b_2_reg_2130[9]_i_70_n_5 ),
        .I1(\b_2_reg_2130[9]_i_63_n_5 ),
        .I2(\b_2_reg_2130[9]_i_62_n_5 ),
        .I3(\b_2_reg_2130[9]_i_61_n_5 ),
        .I4(\b_2_reg_2130[9]_i_71_n_5 ),
        .I5(\b_2_reg_2130[9]_i_58_n_5 ),
        .O(\b_2_reg_2130[9]_i_26_n_5 ));
  LUT5 #(
    .INIT(32'hE771188E)) 
    \b_2_reg_2130[9]_i_27 
       (.I0(\b_2_reg_2130[9]_i_67_n_5 ),
        .I1(\b_2_reg_2130[9]_i_66_n_5 ),
        .I2(\b_2_reg_2130[9]_i_65_n_5 ),
        .I3(\b_2_reg_2130[9]_i_64_n_5 ),
        .I4(\b_2_reg_2130[9]_i_72_n_5 ),
        .O(\b_2_reg_2130[9]_i_27_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_2130[9]_i_29 
       (.I0(\b_2_reg_2130_reg[9]_i_28_n_10 ),
        .I1(\b_2_reg_2130_reg[9]_i_75_n_10 ),
        .O(\b_2_reg_2130[9]_i_29_n_5 ));
  LUT6 #(
    .INIT(64'hB8BBBBB8B88BB8B8)) 
    \b_2_reg_2130[9]_i_3 
       (.I0(\b_2_reg_2130[9]_i_12_n_5 ),
        .I1(\b_2_reg_2130_reg[9]_i_8_n_9 ),
        .I2(\b_2_reg_2130_reg[9]_i_9_n_9 ),
        .I3(add_ln1034_fu_1372_p2[10]),
        .I4(\b_2_reg_2130[9]_i_10_n_5 ),
        .I5(\b_2_reg_2130[9]_i_11_n_5 ),
        .O(\b_2_reg_2130[9]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_2130[9]_i_30 
       (.I0(sub_ln1034_fu_1352_p2[9]),
        .I1(sub_ln1034_1_fu_1358_p2[9]),
        .O(\b_2_reg_2130[9]_i_30_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_2130[9]_i_31 
       (.I0(sub_ln1034_fu_1352_p2[8]),
        .I1(sub_ln1034_1_fu_1358_p2[8]),
        .O(\b_2_reg_2130[9]_i_31_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \b_2_reg_2130[9]_i_32 
       (.I0(add_ln1034_fu_1372_p2[5]),
        .I1(add_ln1034_fu_1372_p2[3]),
        .I2(add_ln1034_fu_1372_p2[0]),
        .I3(add_ln1034_fu_1372_p2[1]),
        .I4(add_ln1034_fu_1372_p2[2]),
        .I5(add_ln1034_fu_1372_p2[4]),
        .O(\b_2_reg_2130[9]_i_32_n_5 ));
  LUT6 #(
    .INIT(64'h8000000000000001)) 
    \b_2_reg_2130[9]_i_33 
       (.I0(add_ln1034_fu_1372_p2[4]),
        .I1(add_ln1034_fu_1372_p2[2]),
        .I2(add_ln1034_fu_1372_p2[1]),
        .I3(add_ln1034_fu_1372_p2[0]),
        .I4(add_ln1034_fu_1372_p2[3]),
        .I5(add_ln1034_fu_1372_p2[5]),
        .O(\b_2_reg_2130[9]_i_33_n_5 ));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \b_2_reg_2130[9]_i_34 
       (.I0(add_ln1034_fu_1372_p2[10]),
        .I1(add_ln1034_fu_1372_p2[8]),
        .I2(add_ln1034_fu_1372_p2[6]),
        .I3(\b_2_reg_2130[9]_i_32_n_5 ),
        .I4(add_ln1034_fu_1372_p2[7]),
        .I5(add_ln1034_fu_1372_p2[9]),
        .O(\b_2_reg_2130[9]_i_34_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \b_2_reg_2130[9]_i_35 
       (.I0(\b_2_reg_2130[9]_i_76_n_5 ),
        .I1(\b_2_reg_2130[9]_i_77_n_5 ),
        .O(\b_2_reg_2130[9]_i_35_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \b_2_reg_2130[9]_i_36 
       (.I0(\b_2_reg_2130[9]_i_78_n_5 ),
        .I1(\b_2_reg_2130[9]_i_79_n_5 ),
        .O(\b_2_reg_2130[9]_i_36_n_5 ));
  LUT6 #(
    .INIT(64'h0069000069690069)) 
    \b_2_reg_2130[9]_i_37 
       (.I0(\b_2_reg_2130[9]_i_80_n_5 ),
        .I1(\b_2_reg_2130[9]_i_81_n_5 ),
        .I2(\b_2_reg_2130[9]_i_82_n_5 ),
        .I3(\b_2_reg_2130[9]_i_83_n_5 ),
        .I4(\b_2_reg_2130[9]_i_84_n_5 ),
        .I5(\b_2_reg_2130[9]_i_85_n_5 ),
        .O(\b_2_reg_2130[9]_i_37_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \b_2_reg_2130[9]_i_38 
       (.I0(\b_2_reg_2130[9]_i_86_n_5 ),
        .I1(\b_2_reg_2130[9]_i_87_n_5 ),
        .O(\b_2_reg_2130[9]_i_38_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_39 
       (.I0(\b_2_reg_2130[9]_i_86_n_5 ),
        .I1(\b_2_reg_2130[9]_i_87_n_5 ),
        .O(\b_2_reg_2130[9]_i_39_n_5 ));
  LUT6 #(
    .INIT(64'hB8B8BBB8B8B8B8B8)) 
    \b_2_reg_2130[9]_i_4 
       (.I0(\b_2_reg_2130[9]_i_7_n_5 ),
        .I1(\b_2_reg_2130_reg[9]_i_8_n_9 ),
        .I2(\b_2_reg_2130_reg[9]_i_9_n_9 ),
        .I3(add_ln1034_fu_1372_p2[10]),
        .I4(\b_2_reg_2130[9]_i_10_n_5 ),
        .I5(\b_2_reg_2130[9]_i_11_n_5 ),
        .O(\b_2_reg_2130[9]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hBAEF45104510BAEF)) 
    \b_2_reg_2130[9]_i_40 
       (.I0(\b_2_reg_2130_reg[9]_i_51_n_19 ),
        .I1(\b_2_reg_2130_reg[9]_i_88_n_10 ),
        .I2(sub_ln1026_fu_1084_p2[0]),
        .I3(sub_ln1026_fu_1084_p2[1]),
        .I4(\b_2_reg_2130[9]_i_90_n_5 ),
        .I5(\b_2_reg_2130[9]_i_91_n_5 ),
        .O(\b_2_reg_2130[9]_i_40_n_5 ));
  LUT5 #(
    .INIT(32'h4BB4B44B)) 
    \b_2_reg_2130[9]_i_41 
       (.I0(\b_2_reg_2130_reg[9]_i_88_n_10 ),
        .I1(sub_ln1026_fu_1084_p2[0]),
        .I2(sub_ln1026_fu_1084_p2[1]),
        .I3(\b_2_reg_2130_reg[9]_i_51_n_19 ),
        .I4(\b_2_reg_2130[9]_i_92_n_5 ),
        .O(\b_2_reg_2130[9]_i_41_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_2130[9]_i_42 
       (.I0(\b_2_reg_2130_reg[9]_i_51_n_20 ),
        .I1(sub_ln1026_fu_1084_p2[0]),
        .O(\b_2_reg_2130[9]_i_42_n_5 ));
  LUT5 #(
    .INIT(32'h71E78E18)) 
    \b_2_reg_2130[9]_i_43 
       (.I0(\b_2_reg_2130[9]_i_77_n_5 ),
        .I1(\b_2_reg_2130[9]_i_93_n_5 ),
        .I2(\b_2_reg_2130[9]_i_94_n_5 ),
        .I3(\b_2_reg_2130[9]_i_95_n_5 ),
        .I4(\b_2_reg_2130[9]_i_96_n_5 ),
        .O(\b_2_reg_2130[9]_i_43_n_5 ));
  LUT5 #(
    .INIT(32'h71E78E18)) 
    \b_2_reg_2130[9]_i_44 
       (.I0(\b_2_reg_2130[9]_i_79_n_5 ),
        .I1(\b_2_reg_2130[9]_i_97_n_5 ),
        .I2(\b_2_reg_2130[9]_i_98_n_5 ),
        .I3(\b_2_reg_2130[9]_i_99_n_5 ),
        .I4(\b_2_reg_2130[9]_i_76_n_5 ),
        .O(\b_2_reg_2130[9]_i_44_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \b_2_reg_2130[9]_i_45 
       (.I0(\b_2_reg_2130[9]_i_37_n_5 ),
        .I1(\b_2_reg_2130[9]_i_79_n_5 ),
        .I2(\b_2_reg_2130[9]_i_78_n_5 ),
        .O(\b_2_reg_2130[9]_i_45_n_5 ));
  LUT5 #(
    .INIT(32'h63C63963)) 
    \b_2_reg_2130[9]_i_46 
       (.I0(\b_2_reg_2130[9]_i_86_n_5 ),
        .I1(\b_2_reg_2130[9]_i_100_n_5 ),
        .I2(\b_2_reg_2130[9]_i_83_n_5 ),
        .I3(\b_2_reg_2130[9]_i_84_n_5 ),
        .I4(\b_2_reg_2130[9]_i_85_n_5 ),
        .O(\b_2_reg_2130[9]_i_46_n_5 ));
  LUT5 #(
    .INIT(32'h66969699)) 
    \b_2_reg_2130[9]_i_47 
       (.I0(\b_2_reg_2130[9]_i_87_n_5 ),
        .I1(\b_2_reg_2130[9]_i_86_n_5 ),
        .I2(\b_2_reg_2130[9]_i_101_n_5 ),
        .I3(\b_2_reg_2130[9]_i_90_n_5 ),
        .I4(\b_2_reg_2130[9]_i_91_n_5 ),
        .O(\b_2_reg_2130[9]_i_47_n_5 ));
  LUT6 #(
    .INIT(64'h6566A6AA59556566)) 
    \b_2_reg_2130[9]_i_48 
       (.I0(\b_2_reg_2130[9]_i_40_n_5 ),
        .I1(\b_2_reg_2130[9]_i_102_n_5 ),
        .I2(sub_ln1028_fu_1164_p2[0]),
        .I3(sub_ln1025_fu_1044_p2[0]),
        .I4(\b_2_reg_2130[9]_i_105_n_5 ),
        .I5(\b_2_reg_2130[9]_i_106_n_5 ),
        .O(\b_2_reg_2130[9]_i_48_n_5 ));
  LUT6 #(
    .INIT(64'h9669969669969696)) 
    \b_2_reg_2130[9]_i_49 
       (.I0(\b_2_reg_2130[9]_i_92_n_5 ),
        .I1(\b_2_reg_2130_reg[9]_i_51_n_19 ),
        .I2(sub_ln1026_fu_1084_p2[1]),
        .I3(\b_2_reg_2130_reg[9]_i_88_n_10 ),
        .I4(sub_ln1026_fu_1084_p2[0]),
        .I5(\b_2_reg_2130_reg[9]_i_51_n_20 ),
        .O(\b_2_reg_2130[9]_i_49_n_5 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \b_2_reg_2130[9]_i_5 
       (.I0(\pix_7_reg_409_reg_n_5_[9] ),
        .I1(\b_2_reg_2130[9]_i_13_n_5 ),
        .I2(\b_2_reg_2130_reg[9]_i_8_n_9 ),
        .I3(\b_2_reg_2130[9]_i_14_n_5 ),
        .O(\b_2_reg_2130[9]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \b_2_reg_2130[9]_i_50 
       (.I0(sub_ln1026_fu_1084_p2[0]),
        .I1(\b_2_reg_2130_reg[9]_i_51_n_20 ),
        .I2(sub_ln1025_fu_1044_p2[0]),
        .I3(sub_ln1028_fu_1164_p2[0]),
        .O(\b_2_reg_2130[9]_i_50_n_5 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \b_2_reg_2130[9]_i_52 
       (.I0(\b_2_reg_2130[9]_i_122_n_5 ),
        .I1(\b_2_reg_2130[9]_i_123_n_5 ),
        .I2(\b_2_reg_2130[9]_i_124_n_5 ),
        .O(\b_2_reg_2130[9]_i_52_n_5 ));
  LUT3 #(
    .INIT(8'h8E)) 
    \b_2_reg_2130[9]_i_53 
       (.I0(\b_2_reg_2130[9]_i_125_n_5 ),
        .I1(\b_2_reg_2130[9]_i_126_n_5 ),
        .I2(\b_2_reg_2130[9]_i_127_n_5 ),
        .O(\b_2_reg_2130[9]_i_53_n_5 ));
  LUT6 #(
    .INIT(64'hAA560000FFFFAA56)) 
    \b_2_reg_2130[9]_i_54 
       (.I0(sub_ln1023_fu_964_p2[7]),
        .I1(sub_ln1023_fu_964_p2[6]),
        .I2(\b_2_reg_2130[9]_i_129_n_5 ),
        .I3(\b_2_reg_2130_reg[9]_i_130_n_10 ),
        .I4(\b_2_reg_2130[9]_i_131_n_5 ),
        .I5(\b_2_reg_2130[9]_i_132_n_5 ),
        .O(\b_2_reg_2130[9]_i_54_n_5 ));
  LUT3 #(
    .INIT(8'h2B)) 
    \b_2_reg_2130[9]_i_55 
       (.I0(\b_2_reg_2130[9]_i_122_n_5 ),
        .I1(\b_2_reg_2130[9]_i_123_n_5 ),
        .I2(\b_2_reg_2130[9]_i_124_n_5 ),
        .O(\b_2_reg_2130[9]_i_55_n_5 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \b_2_reg_2130[9]_i_56 
       (.I0(\b_2_reg_2130[9]_i_125_n_5 ),
        .I1(\b_2_reg_2130[9]_i_126_n_5 ),
        .I2(\b_2_reg_2130[9]_i_127_n_5 ),
        .I3(\b_2_reg_2130[9]_i_122_n_5 ),
        .I4(\b_2_reg_2130[9]_i_124_n_5 ),
        .I5(\b_2_reg_2130[9]_i_123_n_5 ),
        .O(\b_2_reg_2130[9]_i_56_n_5 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \b_2_reg_2130[9]_i_57 
       (.I0(\b_2_reg_2130[9]_i_54_n_5 ),
        .I1(\b_2_reg_2130[9]_i_125_n_5 ),
        .I2(\b_2_reg_2130[9]_i_126_n_5 ),
        .I3(\b_2_reg_2130[9]_i_127_n_5 ),
        .O(\b_2_reg_2130[9]_i_57_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \b_2_reg_2130[9]_i_58 
       (.I0(\b_2_reg_2130_reg[9]_i_20_n_20 ),
        .I1(\b_2_reg_2130[9]_i_133_n_5 ),
        .I2(\b_2_reg_2130[9]_i_134_n_5 ),
        .O(\b_2_reg_2130[9]_i_58_n_5 ));
  LUT6 #(
    .INIT(64'hA5A5A5A5A5A5A5A6)) 
    \b_2_reg_2130[9]_i_59 
       (.I0(sub_ln1025_fu_1044_p2[9]),
        .I1(sub_ln1025_fu_1044_p2[8]),
        .I2(\b_2_reg_2130_reg[9]_i_135_n_10 ),
        .I3(sub_ln1025_fu_1044_p2[6]),
        .I4(\b_2_reg_2130[9]_i_136_n_5 ),
        .I5(sub_ln1025_fu_1044_p2[7]),
        .O(\b_2_reg_2130[9]_i_59_n_5 ));
  LUT6 #(
    .INIT(64'h5555A656AAAAA656)) 
    \b_2_reg_2130[9]_i_6 
       (.I0(\pix_7_reg_409_reg_n_5_[8] ),
        .I1(\b_2_reg_2130[9]_i_15_n_5 ),
        .I2(\b_2_reg_2130_reg[9]_i_9_n_9 ),
        .I3(add_ln1034_fu_1372_p2[9]),
        .I4(\b_2_reg_2130_reg[9]_i_8_n_9 ),
        .I5(\b_2_reg_2130[9]_i_16_n_5 ),
        .O(\b_2_reg_2130[9]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \b_2_reg_2130[9]_i_60 
       (.I0(\b_2_reg_2130[9]_i_137_n_5 ),
        .I1(\b_2_reg_2130[9]_i_138_n_5 ),
        .I2(\b_2_reg_2130_reg[9]_i_20_n_19 ),
        .O(\b_2_reg_2130[9]_i_60_n_5 ));
  LUT6 #(
    .INIT(64'h55A9FFFF000055A9)) 
    \b_2_reg_2130[9]_i_61 
       (.I0(sub_ln1026_fu_1084_p2[7]),
        .I1(sub_ln1026_fu_1084_p2[6]),
        .I2(\b_2_reg_2130[9]_i_139_n_5 ),
        .I3(\b_2_reg_2130_reg[9]_i_88_n_10 ),
        .I4(\b_2_reg_2130[9]_i_140_n_5 ),
        .I5(\b_2_reg_2130_reg[9]_i_51_n_13 ),
        .O(\b_2_reg_2130[9]_i_61_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'hAAAA5556)) 
    \b_2_reg_2130[9]_i_62 
       (.I0(sub_ln1025_fu_1044_p2[8]),
        .I1(sub_ln1025_fu_1044_p2[7]),
        .I2(\b_2_reg_2130[9]_i_136_n_5 ),
        .I3(sub_ln1025_fu_1044_p2[6]),
        .I4(\b_2_reg_2130_reg[9]_i_135_n_10 ),
        .O(\b_2_reg_2130[9]_i_62_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \b_2_reg_2130[9]_i_63 
       (.I0(\b_2_reg_2130[9]_i_133_n_5 ),
        .I1(\b_2_reg_2130_reg[9]_i_20_n_20 ),
        .I2(\b_2_reg_2130[9]_i_134_n_5 ),
        .O(\b_2_reg_2130[9]_i_63_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'hAA56)) 
    \b_2_reg_2130[9]_i_64 
       (.I0(sub_ln1025_fu_1044_p2[7]),
        .I1(sub_ln1025_fu_1044_p2[6]),
        .I2(\b_2_reg_2130[9]_i_136_n_5 ),
        .I3(\b_2_reg_2130_reg[9]_i_135_n_10 ),
        .O(\b_2_reg_2130[9]_i_64_n_5 ));
  LUT6 #(
    .INIT(64'h9696969969696966)) 
    \b_2_reg_2130[9]_i_65 
       (.I0(\b_2_reg_2130[9]_i_140_n_5 ),
        .I1(\b_2_reg_2130_reg[9]_i_51_n_13 ),
        .I2(\b_2_reg_2130_reg[9]_i_88_n_10 ),
        .I3(\b_2_reg_2130[9]_i_139_n_5 ),
        .I4(sub_ln1026_fu_1084_p2[6]),
        .I5(sub_ln1026_fu_1084_p2[7]),
        .O(\b_2_reg_2130[9]_i_65_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT5 #(
    .INIT(32'h71711771)) 
    \b_2_reg_2130[9]_i_66 
       (.I0(\b_2_reg_2130_reg[9]_i_51_n_14 ),
        .I1(\b_2_reg_2130[9]_i_141_n_5 ),
        .I2(sub_ln1026_fu_1084_p2[6]),
        .I3(\b_2_reg_2130[9]_i_139_n_5 ),
        .I4(\b_2_reg_2130_reg[9]_i_88_n_10 ),
        .O(\b_2_reg_2130[9]_i_66_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT5 #(
    .INIT(32'hBEEB2882)) 
    \b_2_reg_2130[9]_i_67 
       (.I0(\b_2_reg_2130[9]_i_93_n_5 ),
        .I1(\b_2_reg_2130_reg[9]_i_51_n_14 ),
        .I2(\b_2_reg_2130[9]_i_141_n_5 ),
        .I3(\b_2_reg_2130[9]_i_142_n_5 ),
        .I4(\b_2_reg_2130[9]_i_95_n_5 ),
        .O(\b_2_reg_2130[9]_i_67_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \b_2_reg_2130[9]_i_68 
       (.I0(\b_2_reg_2130_reg[9]_i_20_n_19 ),
        .I1(\b_2_reg_2130[9]_i_137_n_5 ),
        .I2(\b_2_reg_2130[9]_i_138_n_5 ),
        .O(\b_2_reg_2130[9]_i_68_n_5 ));
  LUT6 #(
    .INIT(64'h066F06066F6F066F)) 
    \b_2_reg_2130[9]_i_69 
       (.I0(\b_2_reg_2130[9]_i_134_n_5 ),
        .I1(\b_2_reg_2130[9]_i_143_n_5 ),
        .I2(\b_2_reg_2130[9]_i_62_n_5 ),
        .I3(\b_2_reg_2130[9]_i_144_n_5 ),
        .I4(\b_2_reg_2130[9]_i_140_n_5 ),
        .I5(\b_2_reg_2130_reg[9]_i_51_n_13 ),
        .O(\b_2_reg_2130[9]_i_69_n_5 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \b_2_reg_2130[9]_i_7 
       (.I0(\b_2_reg_2130_reg[7]_i_13_n_9 ),
        .I1(add_ln1040_fu_1552_p2[10]),
        .I2(add_ln1040_fu_1552_p2[9]),
        .I3(\b_2_reg_2130[9]_i_17_n_5 ),
        .I4(add_ln1040_fu_1552_p2[8]),
        .I5(\b_2_reg_2130[9]_i_18_n_5 ),
        .O(\b_2_reg_2130[9]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h17000017FF1717FF)) 
    \b_2_reg_2130[9]_i_70 
       (.I0(\b_2_reg_2130_reg[9]_i_51_n_14 ),
        .I1(\b_2_reg_2130[9]_i_141_n_5 ),
        .I2(\b_2_reg_2130[9]_i_142_n_5 ),
        .I3(\b_2_reg_2130[9]_i_144_n_5 ),
        .I4(\b_2_reg_2130[9]_i_145_n_5 ),
        .I5(\b_2_reg_2130[9]_i_64_n_5 ),
        .O(\b_2_reg_2130[9]_i_70_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \b_2_reg_2130[9]_i_71 
       (.I0(\b_2_reg_2130[9]_i_59_n_5 ),
        .I1(\b_2_reg_2130[9]_i_137_n_5 ),
        .I2(\b_2_reg_2130[9]_i_138_n_5 ),
        .I3(\b_2_reg_2130_reg[9]_i_20_n_19 ),
        .O(\b_2_reg_2130[9]_i_71_n_5 ));
  LUT6 #(
    .INIT(64'h6996696996966996)) 
    \b_2_reg_2130[9]_i_72 
       (.I0(\b_2_reg_2130[9]_i_143_n_5 ),
        .I1(\b_2_reg_2130[9]_i_134_n_5 ),
        .I2(\b_2_reg_2130[9]_i_62_n_5 ),
        .I3(\b_2_reg_2130_reg[9]_i_51_n_13 ),
        .I4(\b_2_reg_2130[9]_i_140_n_5 ),
        .I5(\b_2_reg_2130[9]_i_144_n_5 ),
        .O(\b_2_reg_2130[9]_i_72_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_73 
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[9]),
        .I1(ap_phi_reg_pp0_iter2_left_2_reg_456[9]),
        .O(\b_2_reg_2130[9]_i_73_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b_2_reg_2130[9]_i_74 
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[8]),
        .I1(ap_phi_reg_pp0_iter2_left_2_reg_456[8]),
        .O(\b_2_reg_2130[9]_i_74_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    \b_2_reg_2130[9]_i_76 
       (.I0(\b_2_reg_2130[9]_i_95_n_5 ),
        .I1(\b_2_reg_2130[9]_i_142_n_5 ),
        .I2(\b_2_reg_2130[9]_i_141_n_5 ),
        .I3(\b_2_reg_2130_reg[9]_i_51_n_14 ),
        .I4(\b_2_reg_2130[9]_i_93_n_5 ),
        .O(\b_2_reg_2130[9]_i_76_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT5 #(
    .INIT(32'h17FF0017)) 
    \b_2_reg_2130[9]_i_77 
       (.I0(\b_2_reg_2130_reg[9]_i_51_n_16 ),
        .I1(\b_2_reg_2130[9]_i_148_n_5 ),
        .I2(\b_2_reg_2130[9]_i_149_n_5 ),
        .I3(\b_2_reg_2130[9]_i_98_n_5 ),
        .I4(\b_2_reg_2130[9]_i_99_n_5 ),
        .O(\b_2_reg_2130[9]_i_77_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT5 #(
    .INIT(32'h99969666)) 
    \b_2_reg_2130[9]_i_78 
       (.I0(\b_2_reg_2130[9]_i_99_n_5 ),
        .I1(\b_2_reg_2130[9]_i_98_n_5 ),
        .I2(\b_2_reg_2130[9]_i_149_n_5 ),
        .I3(\b_2_reg_2130[9]_i_148_n_5 ),
        .I4(\b_2_reg_2130_reg[9]_i_51_n_16 ),
        .O(\b_2_reg_2130[9]_i_78_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT5 #(
    .INIT(32'h222B2BBB)) 
    \b_2_reg_2130[9]_i_79 
       (.I0(\b_2_reg_2130[9]_i_82_n_5 ),
        .I1(\b_2_reg_2130[9]_i_81_n_5 ),
        .I2(\b_2_reg_2130[9]_i_150_n_5 ),
        .I3(\b_2_reg_2130_reg[9]_i_51_n_17 ),
        .I4(\b_2_reg_2130[9]_i_151_n_5 ),
        .O(\b_2_reg_2130[9]_i_79_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \b_2_reg_2130[9]_i_80 
       (.I0(\b_2_reg_2130[9]_i_150_n_5 ),
        .I1(\b_2_reg_2130_reg[9]_i_51_n_17 ),
        .I2(\b_2_reg_2130[9]_i_151_n_5 ),
        .O(\b_2_reg_2130[9]_i_80_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \b_2_reg_2130[9]_i_81 
       (.I0(\b_2_reg_2130[9]_i_149_n_5 ),
        .I1(\b_2_reg_2130[9]_i_148_n_5 ),
        .I2(\b_2_reg_2130_reg[9]_i_51_n_16 ),
        .O(\b_2_reg_2130[9]_i_81_n_5 ));
  LUT6 #(
    .INIT(64'h6666666666666665)) 
    \b_2_reg_2130[9]_i_82 
       (.I0(sub_ln1025_fu_1044_p2[4]),
        .I1(\b_2_reg_2130_reg[9]_i_135_n_10 ),
        .I2(sub_ln1025_fu_1044_p2[3]),
        .I3(sub_ln1025_fu_1044_p2[0]),
        .I4(sub_ln1025_fu_1044_p2[1]),
        .I5(sub_ln1025_fu_1044_p2[2]),
        .O(\b_2_reg_2130[9]_i_82_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'h5555AAA9)) 
    \b_2_reg_2130[9]_i_83 
       (.I0(sub_ln1025_fu_1044_p2[3]),
        .I1(sub_ln1025_fu_1044_p2[2]),
        .I2(sub_ln1025_fu_1044_p2[1]),
        .I3(sub_ln1025_fu_1044_p2[0]),
        .I4(\b_2_reg_2130_reg[9]_i_135_n_10 ),
        .O(\b_2_reg_2130[9]_i_83_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \b_2_reg_2130[9]_i_84 
       (.I0(\b_2_reg_2130[9]_i_151_n_5 ),
        .I1(\b_2_reg_2130_reg[9]_i_51_n_17 ),
        .I2(\b_2_reg_2130[9]_i_150_n_5 ),
        .O(\b_2_reg_2130[9]_i_84_n_5 ));
  LUT6 #(
    .INIT(64'hB2B2B2B22B2B2BB2)) 
    \b_2_reg_2130[9]_i_85 
       (.I0(\b_2_reg_2130[9]_i_152_n_5 ),
        .I1(\b_2_reg_2130_reg[9]_i_51_n_18 ),
        .I2(sub_ln1026_fu_1084_p2[2]),
        .I3(sub_ln1026_fu_1084_p2[0]),
        .I4(sub_ln1026_fu_1084_p2[1]),
        .I5(\b_2_reg_2130_reg[9]_i_88_n_10 ),
        .O(\b_2_reg_2130[9]_i_85_n_5 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \b_2_reg_2130[9]_i_86 
       (.I0(\b_2_reg_2130[9]_i_102_n_5 ),
        .I1(sub_ln1025_fu_1044_p2[0]),
        .I2(\b_2_reg_2130[9]_i_105_n_5 ),
        .I3(sub_ln1028_fu_1164_p2[0]),
        .I4(sub_ln1028_fu_1164_p2[1]),
        .O(\b_2_reg_2130[9]_i_86_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \b_2_reg_2130[9]_i_87 
       (.I0(\b_2_reg_2130[9]_i_83_n_5 ),
        .I1(\b_2_reg_2130[9]_i_84_n_5 ),
        .I2(\b_2_reg_2130[9]_i_85_n_5 ),
        .O(\b_2_reg_2130[9]_i_87_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'h999A)) 
    \b_2_reg_2130[9]_i_90 
       (.I0(sub_ln1025_fu_1044_p2[2]),
        .I1(\b_2_reg_2130_reg[9]_i_135_n_10 ),
        .I2(sub_ln1025_fu_1044_p2[0]),
        .I3(sub_ln1025_fu_1044_p2[1]),
        .O(\b_2_reg_2130[9]_i_90_n_5 ));
  LUT6 #(
    .INIT(64'hAB5454AB54ABAB54)) 
    \b_2_reg_2130[9]_i_91 
       (.I0(\b_2_reg_2130_reg[9]_i_88_n_10 ),
        .I1(sub_ln1026_fu_1084_p2[1]),
        .I2(sub_ln1026_fu_1084_p2[0]),
        .I3(sub_ln1026_fu_1084_p2[2]),
        .I4(\b_2_reg_2130[9]_i_152_n_5 ),
        .I5(\b_2_reg_2130_reg[9]_i_51_n_18 ),
        .O(\b_2_reg_2130[9]_i_91_n_5 ));
  LUT6 #(
    .INIT(64'h4BB48787B44B7878)) 
    \b_2_reg_2130[9]_i_92 
       (.I0(\b_2_reg_2130_reg[9]_i_135_n_10 ),
        .I1(sub_ln1025_fu_1044_p2[0]),
        .I2(sub_ln1025_fu_1044_p2[1]),
        .I3(\b_2_reg_2130_reg[9]_i_163_n_10 ),
        .I4(sub_ln1028_fu_1164_p2[0]),
        .I5(sub_ln1028_fu_1164_p2[1]),
        .O(\b_2_reg_2130[9]_i_92_n_5 ));
  LUT6 #(
    .INIT(64'hD741D74141D7D741)) 
    \b_2_reg_2130[9]_i_93 
       (.I0(\b_2_reg_2130_reg[9]_i_51_n_15 ),
        .I1(\b_2_reg_2130[9]_i_164_n_5 ),
        .I2(sub_ln1028_fu_1164_p2[5]),
        .I3(sub_ln1026_fu_1084_p2[5]),
        .I4(\b_2_reg_2130[9]_i_165_n_5 ),
        .I5(\b_2_reg_2130_reg[9]_i_88_n_10 ),
        .O(\b_2_reg_2130[9]_i_93_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT5 #(
    .INIT(32'h4BB4B44B)) 
    \b_2_reg_2130[9]_i_94 
       (.I0(\b_2_reg_2130_reg[9]_i_88_n_10 ),
        .I1(\b_2_reg_2130[9]_i_139_n_5 ),
        .I2(sub_ln1026_fu_1084_p2[6]),
        .I3(\b_2_reg_2130[9]_i_141_n_5 ),
        .I4(\b_2_reg_2130_reg[9]_i_51_n_14 ),
        .O(\b_2_reg_2130[9]_i_94_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'h59)) 
    \b_2_reg_2130[9]_i_95 
       (.I0(sub_ln1025_fu_1044_p2[6]),
        .I1(\b_2_reg_2130[9]_i_136_n_5 ),
        .I2(\b_2_reg_2130_reg[9]_i_135_n_10 ),
        .O(\b_2_reg_2130[9]_i_95_n_5 ));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    \b_2_reg_2130[9]_i_96 
       (.I0(\b_2_reg_2130[9]_i_64_n_5 ),
        .I1(\b_2_reg_2130[9]_i_145_n_5 ),
        .I2(\b_2_reg_2130[9]_i_144_n_5 ),
        .I3(\b_2_reg_2130[9]_i_142_n_5 ),
        .I4(\b_2_reg_2130[9]_i_141_n_5 ),
        .I5(\b_2_reg_2130_reg[9]_i_51_n_14 ),
        .O(\b_2_reg_2130[9]_i_96_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \b_2_reg_2130[9]_i_97 
       (.I0(\b_2_reg_2130_reg[9]_i_51_n_16 ),
        .I1(\b_2_reg_2130[9]_i_148_n_5 ),
        .I2(\b_2_reg_2130[9]_i_149_n_5 ),
        .O(\b_2_reg_2130[9]_i_97_n_5 ));
  LUT6 #(
    .INIT(64'hB44B4BB44BB4B44B)) 
    \b_2_reg_2130[9]_i_98 
       (.I0(\b_2_reg_2130_reg[9]_i_88_n_10 ),
        .I1(\b_2_reg_2130[9]_i_165_n_5 ),
        .I2(sub_ln1026_fu_1084_p2[5]),
        .I3(sub_ln1028_fu_1164_p2[5]),
        .I4(\b_2_reg_2130[9]_i_164_n_5 ),
        .I5(\b_2_reg_2130_reg[9]_i_51_n_15 ),
        .O(\b_2_reg_2130[9]_i_98_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'h59)) 
    \b_2_reg_2130[9]_i_99 
       (.I0(sub_ln1025_fu_1044_p2[5]),
        .I1(\b_2_reg_2130[9]_i_166_n_5 ),
        .I2(\b_2_reg_2130_reg[9]_i_135_n_10 ),
        .O(\b_2_reg_2130[9]_i_99_n_5 ));
  FDRE \b_2_reg_2130_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_2_fu_1652_p2[0]),
        .Q(\b_2_reg_2130_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \b_2_reg_2130_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_2_fu_1652_p2[13]),
        .Q(tmp_24_fu_1723_p3),
        .R(1'b0));
  FDRE \b_2_reg_2130_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_2_fu_1652_p2[1]),
        .Q(\b_2_reg_2130_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \b_2_reg_2130_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_2_fu_1652_p2[2]),
        .Q(\b_2_reg_2130_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \b_2_reg_2130_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_2_fu_1652_p2[3]),
        .Q(\b_2_reg_2130_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \b_2_reg_2130_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_2_fu_1652_p2[4]),
        .Q(\b_2_reg_2130_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \b_2_reg_2130_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_2_fu_1652_p2[5]),
        .Q(\b_2_reg_2130_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \b_2_reg_2130_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_2_fu_1652_p2[6]),
        .Q(\b_2_reg_2130_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \b_2_reg_2130_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_2_fu_1652_p2[7]),
        .Q(\b_2_reg_2130_reg_n_5_[7] ),
        .R(1'b0));
  CARRY8 \b_2_reg_2130_reg[7]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\b_2_reg_2130_reg[7]_i_1_n_5 ,\b_2_reg_2130_reg[7]_i_1_n_6 ,\b_2_reg_2130_reg[7]_i_1_n_7 ,\b_2_reg_2130_reg[7]_i_1_n_8 ,\b_2_reg_2130_reg[7]_i_1_n_9 ,\b_2_reg_2130_reg[7]_i_1_n_10 ,\b_2_reg_2130_reg[7]_i_1_n_11 ,\b_2_reg_2130_reg[7]_i_1_n_12 }),
        .DI({\pix_7_reg_409_reg_n_5_[7] ,\pix_7_reg_409_reg_n_5_[6] ,\pix_7_reg_409_reg_n_5_[5] ,\pix_7_reg_409_reg_n_5_[4] ,\pix_7_reg_409_reg_n_5_[3] ,\pix_7_reg_409_reg_n_5_[2] ,\pix_7_reg_409_reg_n_5_[1] ,\pix_7_reg_409_reg_n_5_[0] }),
        .O(b_2_fu_1652_p2[7:0]),
        .S({\b_2_reg_2130[7]_i_2_n_5 ,\b_2_reg_2130[7]_i_3_n_5 ,\b_2_reg_2130[7]_i_4_n_5 ,\b_2_reg_2130[7]_i_5_n_5 ,\b_2_reg_2130[7]_i_6_n_5 ,\b_2_reg_2130[7]_i_7_n_5 ,\b_2_reg_2130[7]_i_8_n_5 ,\b_2_reg_2130[7]_i_9_n_5 }));
  CARRY8 \b_2_reg_2130_reg[7]_i_13 
       (.CI(\b_2_reg_2130_reg[7]_i_15_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_b_2_reg_2130_reg[7]_i_13_CO_UNCONNECTED [7:4],\b_2_reg_2130_reg[7]_i_13_n_9 ,\NLW_b_2_reg_2130_reg[7]_i_13_CO_UNCONNECTED [2],\b_2_reg_2130_reg[7]_i_13_n_11 ,\b_2_reg_2130_reg[7]_i_13_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,\b_2_reg_2130_reg[7]_i_30_n_10 ,sub_ln1040_fu_1532_p2[9:8]}),
        .O({\NLW_b_2_reg_2130_reg[7]_i_13_O_UNCONNECTED [7:3],add_ln1040_fu_1552_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\b_2_reg_2130[7]_i_31_n_5 ,\b_2_reg_2130[7]_i_32_n_5 ,\b_2_reg_2130[7]_i_33_n_5 }));
  CARRY8 \b_2_reg_2130_reg[7]_i_15 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\b_2_reg_2130_reg[7]_i_15_n_5 ,\b_2_reg_2130_reg[7]_i_15_n_6 ,\b_2_reg_2130_reg[7]_i_15_n_7 ,\b_2_reg_2130_reg[7]_i_15_n_8 ,\b_2_reg_2130_reg[7]_i_15_n_9 ,\b_2_reg_2130_reg[7]_i_15_n_10 ,\b_2_reg_2130_reg[7]_i_15_n_11 ,\b_2_reg_2130_reg[7]_i_15_n_12 }),
        .DI(sub_ln1040_fu_1532_p2[7:0]),
        .O(add_ln1040_fu_1552_p2[7:0]),
        .S({\b_2_reg_2130[7]_i_37_n_5 ,\b_2_reg_2130[7]_i_38_n_5 ,\b_2_reg_2130[7]_i_39_n_5 ,\b_2_reg_2130[7]_i_40_n_5 ,\b_2_reg_2130[7]_i_41_n_5 ,\b_2_reg_2130[7]_i_42_n_5 ,\b_2_reg_2130[7]_i_43_n_5 ,\b_2_reg_2130[7]_i_44_n_5 }));
  CARRY8 \b_2_reg_2130_reg[7]_i_18 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\b_2_reg_2130_reg[7]_i_18_n_5 ,\b_2_reg_2130_reg[7]_i_18_n_6 ,\b_2_reg_2130_reg[7]_i_18_n_7 ,\b_2_reg_2130_reg[7]_i_18_n_8 ,\b_2_reg_2130_reg[7]_i_18_n_9 ,\b_2_reg_2130_reg[7]_i_18_n_10 ,\b_2_reg_2130_reg[7]_i_18_n_11 ,\b_2_reg_2130_reg[7]_i_18_n_12 }),
        .DI(sub_ln1034_fu_1352_p2[7:0]),
        .O(add_ln1034_fu_1372_p2[7:0]),
        .S({\b_2_reg_2130[7]_i_46_n_5 ,\b_2_reg_2130[7]_i_47_n_5 ,\b_2_reg_2130[7]_i_48_n_5 ,\b_2_reg_2130[7]_i_49_n_5 ,\b_2_reg_2130[7]_i_50_n_5 ,\b_2_reg_2130[7]_i_51_n_5 ,\b_2_reg_2130[7]_i_52_n_5 ,\b_2_reg_2130[7]_i_53_n_5 }));
  CARRY8 \b_2_reg_2130_reg[7]_i_30 
       (.CI(\b_2_reg_2130_reg[7]_i_36_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_b_2_reg_2130_reg[7]_i_30_CO_UNCONNECTED [7:3],\b_2_reg_2130_reg[7]_i_30_n_10 ,\NLW_b_2_reg_2130_reg[7]_i_30_CO_UNCONNECTED [1],\b_2_reg_2130_reg[7]_i_30_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_phi_reg_pp0_iter2_up_1_reg_492[9:8]}),
        .O({\NLW_b_2_reg_2130_reg[7]_i_30_O_UNCONNECTED [7:2],sub_ln1040_fu_1532_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\b_2_reg_2130[7]_i_54_n_5 ,\b_2_reg_2130[7]_i_55_n_5 }));
  CARRY8 \b_2_reg_2130_reg[7]_i_36 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\b_2_reg_2130_reg[7]_i_36_n_5 ,\b_2_reg_2130_reg[7]_i_36_n_6 ,\b_2_reg_2130_reg[7]_i_36_n_7 ,\b_2_reg_2130_reg[7]_i_36_n_8 ,\b_2_reg_2130_reg[7]_i_36_n_9 ,\b_2_reg_2130_reg[7]_i_36_n_10 ,\b_2_reg_2130_reg[7]_i_36_n_11 ,\b_2_reg_2130_reg[7]_i_36_n_12 }),
        .DI(ap_phi_reg_pp0_iter2_up_1_reg_492[7:0]),
        .O(sub_ln1040_fu_1532_p2[7:0]),
        .S({\b_2_reg_2130[7]_i_57_n_5 ,\b_2_reg_2130[7]_i_58_n_5 ,\b_2_reg_2130[7]_i_59_n_5 ,\b_2_reg_2130[7]_i_60_n_5 ,\b_2_reg_2130[7]_i_61_n_5 ,\b_2_reg_2130[7]_i_62_n_5 ,\b_2_reg_2130[7]_i_63_n_5 ,\b_2_reg_2130[7]_i_64_n_5 }));
  CARRY8 \b_2_reg_2130_reg[7]_i_45 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\b_2_reg_2130_reg[7]_i_45_n_5 ,\b_2_reg_2130_reg[7]_i_45_n_6 ,\b_2_reg_2130_reg[7]_i_45_n_7 ,\b_2_reg_2130_reg[7]_i_45_n_8 ,\b_2_reg_2130_reg[7]_i_45_n_9 ,\b_2_reg_2130_reg[7]_i_45_n_10 ,\b_2_reg_2130_reg[7]_i_45_n_11 ,\b_2_reg_2130_reg[7]_i_45_n_12 }),
        .DI(ap_phi_reg_pp0_iter2_left_1_reg_465[7:0]),
        .O(sub_ln1034_fu_1352_p2[7:0]),
        .S({\b_2_reg_2130[7]_i_66_n_5 ,\b_2_reg_2130[7]_i_67_n_5 ,\b_2_reg_2130[7]_i_68_n_5 ,\b_2_reg_2130[7]_i_69_n_5 ,\b_2_reg_2130[7]_i_70_n_5 ,\b_2_reg_2130[7]_i_71_n_5 ,\b_2_reg_2130[7]_i_72_n_5 ,\b_2_reg_2130[7]_i_73_n_5 }));
  CARRY8 \b_2_reg_2130_reg[7]_i_56 
       (.CI(\b_2_reg_2130_reg[7]_i_65_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_b_2_reg_2130_reg[7]_i_56_CO_UNCONNECTED [7:3],\b_2_reg_2130_reg[7]_i_56_n_10 ,\NLW_b_2_reg_2130_reg[7]_i_56_CO_UNCONNECTED [1],\b_2_reg_2130_reg[7]_i_56_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_phi_reg_pp0_iter2_down_1_reg_438[9:8]}),
        .O({\NLW_b_2_reg_2130_reg[7]_i_56_O_UNCONNECTED [7:2],sub_ln1040_1_fu_1538_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\b_2_reg_2130[7]_i_75_n_5 ,\b_2_reg_2130[7]_i_76_n_5 }));
  CARRY8 \b_2_reg_2130_reg[7]_i_65 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\b_2_reg_2130_reg[7]_i_65_n_5 ,\b_2_reg_2130_reg[7]_i_65_n_6 ,\b_2_reg_2130_reg[7]_i_65_n_7 ,\b_2_reg_2130_reg[7]_i_65_n_8 ,\b_2_reg_2130_reg[7]_i_65_n_9 ,\b_2_reg_2130_reg[7]_i_65_n_10 ,\b_2_reg_2130_reg[7]_i_65_n_11 ,\b_2_reg_2130_reg[7]_i_65_n_12 }),
        .DI(ap_phi_reg_pp0_iter2_down_1_reg_438[7:0]),
        .O(sub_ln1040_1_fu_1538_p2[7:0]),
        .S({\b_2_reg_2130[7]_i_77_n_5 ,\b_2_reg_2130[7]_i_78_n_5 ,\b_2_reg_2130[7]_i_79_n_5 ,\b_2_reg_2130[7]_i_80_n_5 ,\b_2_reg_2130[7]_i_81_n_5 ,\b_2_reg_2130[7]_i_82_n_5 ,\b_2_reg_2130[7]_i_83_n_5 ,\b_2_reg_2130[7]_i_84_n_5 }));
  CARRY8 \b_2_reg_2130_reg[7]_i_74 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\b_2_reg_2130_reg[7]_i_74_n_5 ,\b_2_reg_2130_reg[7]_i_74_n_6 ,\b_2_reg_2130_reg[7]_i_74_n_7 ,\b_2_reg_2130_reg[7]_i_74_n_8 ,\b_2_reg_2130_reg[7]_i_74_n_9 ,\b_2_reg_2130_reg[7]_i_74_n_10 ,\b_2_reg_2130_reg[7]_i_74_n_11 ,\b_2_reg_2130_reg[7]_i_74_n_12 }),
        .DI(right_1_fu_176[7:0]),
        .O(sub_ln1034_1_fu_1358_p2[7:0]),
        .S({\b_2_reg_2130[7]_i_85_n_5 ,\b_2_reg_2130[7]_i_86_n_5 ,\b_2_reg_2130[7]_i_87_n_5 ,\b_2_reg_2130[7]_i_88_n_5 ,\b_2_reg_2130[7]_i_89_n_5 ,\b_2_reg_2130[7]_i_90_n_5 ,\b_2_reg_2130[7]_i_91_n_5 ,\b_2_reg_2130[7]_i_92_n_5 }));
  FDRE \b_2_reg_2130_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_2_fu_1652_p2[8]),
        .Q(\b_2_reg_2130_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \b_2_reg_2130_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_2_fu_1652_p2[9]),
        .Q(\b_2_reg_2130_reg_n_5_[9] ),
        .R(1'b0));
  CARRY8 \b_2_reg_2130_reg[9]_i_1 
       (.CI(\b_2_reg_2130_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_b_2_reg_2130_reg[9]_i_1_CO_UNCONNECTED [7:5],\b_2_reg_2130_reg[9]_i_1_n_8 ,\b_2_reg_2130_reg[9]_i_1_n_9 ,\b_2_reg_2130_reg[9]_i_1_n_10 ,\b_2_reg_2130_reg[9]_i_1_n_11 ,\b_2_reg_2130_reg[9]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,\pix_7_reg_409_reg_n_5_[9] ,\pix_7_reg_409_reg_n_5_[8] }),
        .O({\NLW_b_2_reg_2130_reg[9]_i_1_O_UNCONNECTED [7:6],b_2_fu_1652_p2[13:8]}),
        .S({1'b0,1'b0,1'b1,\b_2_reg_2130[9]_i_2_n_5 ,\b_2_reg_2130[9]_i_3_n_5 ,\b_2_reg_2130[9]_i_4_n_5 ,\b_2_reg_2130[9]_i_5_n_5 ,\b_2_reg_2130[9]_i_6_n_5 }));
  CARRY8 \b_2_reg_2130_reg[9]_i_103 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\b_2_reg_2130_reg[9]_i_103_n_5 ,\b_2_reg_2130_reg[9]_i_103_n_6 ,\b_2_reg_2130_reg[9]_i_103_n_7 ,\b_2_reg_2130_reg[9]_i_103_n_8 ,\b_2_reg_2130_reg[9]_i_103_n_9 ,\b_2_reg_2130_reg[9]_i_103_n_10 ,\b_2_reg_2130_reg[9]_i_103_n_11 ,\b_2_reg_2130_reg[9]_i_103_n_12 }),
        .DI(ap_phi_reg_pp0_iter2_up_2_reg_483[7:0]),
        .O(sub_ln1028_fu_1164_p2[7:0]),
        .S({\b_2_reg_2130[9]_i_167_n_5 ,\b_2_reg_2130[9]_i_168_n_5 ,\b_2_reg_2130[9]_i_169_n_5 ,\b_2_reg_2130[9]_i_170_n_5 ,\b_2_reg_2130[9]_i_171_n_5 ,\b_2_reg_2130[9]_i_172_n_5 ,\b_2_reg_2130[9]_i_173_n_5 ,\b_2_reg_2130[9]_i_174_n_5 }));
  CARRY8 \b_2_reg_2130_reg[9]_i_104 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\b_2_reg_2130_reg[9]_i_104_n_5 ,\b_2_reg_2130_reg[9]_i_104_n_6 ,\b_2_reg_2130_reg[9]_i_104_n_7 ,\b_2_reg_2130_reg[9]_i_104_n_8 ,\b_2_reg_2130_reg[9]_i_104_n_9 ,\b_2_reg_2130_reg[9]_i_104_n_10 ,\b_2_reg_2130_reg[9]_i_104_n_11 ,\b_2_reg_2130_reg[9]_i_104_n_12 }),
        .DI(ap_phi_reg_pp0_iter2_left_1_reg_465[7:0]),
        .O(sub_ln1025_fu_1044_p2[7:0]),
        .S({\b_2_reg_2130[9]_i_175_n_5 ,\b_2_reg_2130[9]_i_176_n_5 ,\b_2_reg_2130[9]_i_177_n_5 ,\b_2_reg_2130[9]_i_178_n_5 ,\b_2_reg_2130[9]_i_179_n_5 ,\b_2_reg_2130[9]_i_180_n_5 ,\b_2_reg_2130[9]_i_181_n_5 ,\b_2_reg_2130[9]_i_182_n_5 }));
  CARRY8 \b_2_reg_2130_reg[9]_i_128 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\b_2_reg_2130_reg[9]_i_128_n_5 ,\b_2_reg_2130_reg[9]_i_128_n_6 ,\b_2_reg_2130_reg[9]_i_128_n_7 ,\b_2_reg_2130_reg[9]_i_128_n_8 ,\b_2_reg_2130_reg[9]_i_128_n_9 ,\b_2_reg_2130_reg[9]_i_128_n_10 ,\b_2_reg_2130_reg[9]_i_128_n_11 ,\b_2_reg_2130_reg[9]_i_128_n_12 }),
        .DI(ap_phi_reg_pp0_iter2_left_reg_474[7:0]),
        .O(sub_ln1023_fu_964_p2[7:0]),
        .S({\b_2_reg_2130[9]_i_206_n_5 ,\b_2_reg_2130[9]_i_207_n_5 ,\b_2_reg_2130[9]_i_208_n_5 ,\b_2_reg_2130[9]_i_209_n_5 ,\b_2_reg_2130[9]_i_210_n_5 ,\b_2_reg_2130[9]_i_211_n_5 ,\b_2_reg_2130[9]_i_212_n_5 ,\b_2_reg_2130[9]_i_213_n_5 }));
  CARRY8 \b_2_reg_2130_reg[9]_i_130 
       (.CI(\b_2_reg_2130_reg[9]_i_128_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_b_2_reg_2130_reg[9]_i_130_CO_UNCONNECTED [7:3],\b_2_reg_2130_reg[9]_i_130_n_10 ,\NLW_b_2_reg_2130_reg[9]_i_130_CO_UNCONNECTED [1],\b_2_reg_2130_reg[9]_i_130_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_phi_reg_pp0_iter2_left_reg_474[9:8]}),
        .O({\NLW_b_2_reg_2130_reg[9]_i_130_O_UNCONNECTED [7:2],sub_ln1023_fu_964_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\b_2_reg_2130[9]_i_214_n_5 ,\b_2_reg_2130[9]_i_215_n_5 }));
  CARRY8 \b_2_reg_2130_reg[9]_i_135 
       (.CI(\b_2_reg_2130_reg[9]_i_104_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_b_2_reg_2130_reg[9]_i_135_CO_UNCONNECTED [7:3],\b_2_reg_2130_reg[9]_i_135_n_10 ,\NLW_b_2_reg_2130_reg[9]_i_135_CO_UNCONNECTED [1],\b_2_reg_2130_reg[9]_i_135_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_phi_reg_pp0_iter2_left_1_reg_465[9:8]}),
        .O({\NLW_b_2_reg_2130_reg[9]_i_135_O_UNCONNECTED [7:2],sub_ln1025_fu_1044_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\b_2_reg_2130[9]_i_217_n_5 ,\b_2_reg_2130[9]_i_218_n_5 }));
  CARRY8 \b_2_reg_2130_reg[9]_i_163 
       (.CI(\b_2_reg_2130_reg[9]_i_103_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_b_2_reg_2130_reg[9]_i_163_CO_UNCONNECTED [7:3],\b_2_reg_2130_reg[9]_i_163_n_10 ,\NLW_b_2_reg_2130_reg[9]_i_163_CO_UNCONNECTED [1],\b_2_reg_2130_reg[9]_i_163_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_phi_reg_pp0_iter2_up_2_reg_483[9:8]}),
        .O({\NLW_b_2_reg_2130_reg[9]_i_163_O_UNCONNECTED [7:2],sub_ln1028_fu_1164_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\b_2_reg_2130[9]_i_219_n_5 ,\b_2_reg_2130[9]_i_220_n_5 }));
  CARRY8 \b_2_reg_2130_reg[9]_i_19 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\b_2_reg_2130_reg[9]_i_19_n_5 ,\b_2_reg_2130_reg[9]_i_19_n_6 ,\b_2_reg_2130_reg[9]_i_19_n_7 ,\b_2_reg_2130_reg[9]_i_19_n_8 ,\b_2_reg_2130_reg[9]_i_19_n_9 ,\b_2_reg_2130_reg[9]_i_19_n_10 ,\b_2_reg_2130_reg[9]_i_19_n_11 ,\b_2_reg_2130_reg[9]_i_19_n_12 }),
        .DI({\b_2_reg_2130[9]_i_35_n_5 ,\b_2_reg_2130[9]_i_36_n_5 ,\b_2_reg_2130[9]_i_37_n_5 ,\b_2_reg_2130[9]_i_38_n_5 ,\b_2_reg_2130[9]_i_39_n_5 ,\b_2_reg_2130[9]_i_40_n_5 ,\b_2_reg_2130[9]_i_41_n_5 ,\b_2_reg_2130[9]_i_42_n_5 }),
        .O(\NLW_b_2_reg_2130_reg[9]_i_19_O_UNCONNECTED [7:0]),
        .S({\b_2_reg_2130[9]_i_43_n_5 ,\b_2_reg_2130[9]_i_44_n_5 ,\b_2_reg_2130[9]_i_45_n_5 ,\b_2_reg_2130[9]_i_46_n_5 ,\b_2_reg_2130[9]_i_47_n_5 ,\b_2_reg_2130[9]_i_48_n_5 ,\b_2_reg_2130[9]_i_49_n_5 ,\b_2_reg_2130[9]_i_50_n_5 }));
  CARRY8 \b_2_reg_2130_reg[9]_i_198 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\b_2_reg_2130_reg[9]_i_198_n_5 ,\b_2_reg_2130_reg[9]_i_198_n_6 ,\b_2_reg_2130_reg[9]_i_198_n_7 ,\b_2_reg_2130_reg[9]_i_198_n_8 ,\b_2_reg_2130_reg[9]_i_198_n_9 ,\b_2_reg_2130_reg[9]_i_198_n_10 ,\b_2_reg_2130_reg[9]_i_198_n_11 ,\b_2_reg_2130_reg[9]_i_198_n_12 }),
        .DI(ap_phi_reg_pp0_iter2_left_2_reg_456[7:0]),
        .O(sub_ln1027_fu_1124_p2[7:0]),
        .S({\b_2_reg_2130[9]_i_223_n_5 ,\b_2_reg_2130[9]_i_224_n_5 ,\b_2_reg_2130[9]_i_225_n_5 ,\b_2_reg_2130[9]_i_226_n_5 ,\b_2_reg_2130[9]_i_227_n_5 ,\b_2_reg_2130[9]_i_228_n_5 ,\b_2_reg_2130[9]_i_229_n_5 ,\b_2_reg_2130[9]_i_230_n_5 }));
  CARRY8 \b_2_reg_2130_reg[9]_i_199 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\b_2_reg_2130_reg[9]_i_199_n_5 ,\b_2_reg_2130_reg[9]_i_199_n_6 ,\b_2_reg_2130_reg[9]_i_199_n_7 ,\b_2_reg_2130_reg[9]_i_199_n_8 ,\b_2_reg_2130_reg[9]_i_199_n_9 ,\b_2_reg_2130_reg[9]_i_199_n_10 ,\b_2_reg_2130_reg[9]_i_199_n_11 ,\b_2_reg_2130_reg[9]_i_199_n_12 }),
        .DI(ap_phi_reg_pp0_iter2_up_reg_501[7:0]),
        .O(sub_ln1024_fu_1004_p2[7:0]),
        .S({\b_2_reg_2130[9]_i_231_n_5 ,\b_2_reg_2130[9]_i_232_n_5 ,\b_2_reg_2130[9]_i_233_n_5 ,\b_2_reg_2130[9]_i_234_n_5 ,\b_2_reg_2130[9]_i_235_n_5 ,\b_2_reg_2130[9]_i_236_n_5 ,\b_2_reg_2130[9]_i_237_n_5 ,\b_2_reg_2130[9]_i_238_n_5 }));
  CARRY8 \b_2_reg_2130_reg[9]_i_20 
       (.CI(\b_2_reg_2130_reg[9]_i_51_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_b_2_reg_2130_reg[9]_i_20_CO_UNCONNECTED [7:4],\b_2_reg_2130_reg[9]_i_20_n_9 ,\NLW_b_2_reg_2130_reg[9]_i_20_CO_UNCONNECTED [2],\b_2_reg_2130_reg[9]_i_20_n_11 ,\b_2_reg_2130_reg[9]_i_20_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,\b_2_reg_2130[9]_i_52_n_5 ,\b_2_reg_2130[9]_i_53_n_5 ,\b_2_reg_2130[9]_i_54_n_5 }),
        .O({\NLW_b_2_reg_2130_reg[9]_i_20_O_UNCONNECTED [7:3],\b_2_reg_2130_reg[9]_i_20_n_18 ,\b_2_reg_2130_reg[9]_i_20_n_19 ,\b_2_reg_2130_reg[9]_i_20_n_20 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\b_2_reg_2130[9]_i_55_n_5 ,\b_2_reg_2130[9]_i_56_n_5 ,\b_2_reg_2130[9]_i_57_n_5 }));
  CARRY8 \b_2_reg_2130_reg[9]_i_202 
       (.CI(\b_2_reg_2130_reg[9]_i_198_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_b_2_reg_2130_reg[9]_i_202_CO_UNCONNECTED [7:3],\b_2_reg_2130_reg[9]_i_202_n_10 ,\NLW_b_2_reg_2130_reg[9]_i_202_CO_UNCONNECTED [1],\b_2_reg_2130_reg[9]_i_202_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_phi_reg_pp0_iter2_left_2_reg_456[9:8]}),
        .O({\NLW_b_2_reg_2130_reg[9]_i_202_O_UNCONNECTED [7:2],sub_ln1027_fu_1124_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\b_2_reg_2130[9]_i_239_n_5 ,\b_2_reg_2130[9]_i_240_n_5 }));
  CARRY8 \b_2_reg_2130_reg[9]_i_204 
       (.CI(\b_2_reg_2130_reg[9]_i_199_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_b_2_reg_2130_reg[9]_i_204_CO_UNCONNECTED [7:3],\b_2_reg_2130_reg[9]_i_204_n_10 ,\NLW_b_2_reg_2130_reg[9]_i_204_CO_UNCONNECTED [1],\b_2_reg_2130_reg[9]_i_204_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_phi_reg_pp0_iter2_up_reg_501[9:8]}),
        .O({\NLW_b_2_reg_2130_reg[9]_i_204_O_UNCONNECTED [7:2],sub_ln1024_fu_1004_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\b_2_reg_2130[9]_i_241_n_5 ,\b_2_reg_2130[9]_i_242_n_5 }));
  CARRY8 \b_2_reg_2130_reg[9]_i_28 
       (.CI(\b_2_reg_2130_reg[7]_i_45_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_b_2_reg_2130_reg[9]_i_28_CO_UNCONNECTED [7:3],\b_2_reg_2130_reg[9]_i_28_n_10 ,\NLW_b_2_reg_2130_reg[9]_i_28_CO_UNCONNECTED [1],\b_2_reg_2130_reg[9]_i_28_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_phi_reg_pp0_iter2_left_1_reg_465[9:8]}),
        .O({\NLW_b_2_reg_2130_reg[9]_i_28_O_UNCONNECTED [7:2],sub_ln1034_fu_1352_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\b_2_reg_2130[9]_i_73_n_5 ,\b_2_reg_2130[9]_i_74_n_5 }));
  CARRY8 \b_2_reg_2130_reg[9]_i_51 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\b_2_reg_2130_reg[9]_i_51_n_5 ,\b_2_reg_2130_reg[9]_i_51_n_6 ,\b_2_reg_2130_reg[9]_i_51_n_7 ,\b_2_reg_2130_reg[9]_i_51_n_8 ,\b_2_reg_2130_reg[9]_i_51_n_9 ,\b_2_reg_2130_reg[9]_i_51_n_10 ,\b_2_reg_2130_reg[9]_i_51_n_11 ,\b_2_reg_2130_reg[9]_i_51_n_12 }),
        .DI({\b_2_reg_2130[9]_i_107_n_5 ,\b_2_reg_2130[9]_i_108_n_5 ,\b_2_reg_2130[9]_i_109_n_5 ,\b_2_reg_2130[9]_i_110_n_5 ,\b_2_reg_2130[9]_i_111_n_5 ,\b_2_reg_2130[9]_i_112_n_5 ,\b_2_reg_2130[9]_i_113_n_5 ,1'b0}),
        .O({\b_2_reg_2130_reg[9]_i_51_n_13 ,\b_2_reg_2130_reg[9]_i_51_n_14 ,\b_2_reg_2130_reg[9]_i_51_n_15 ,\b_2_reg_2130_reg[9]_i_51_n_16 ,\b_2_reg_2130_reg[9]_i_51_n_17 ,\b_2_reg_2130_reg[9]_i_51_n_18 ,\b_2_reg_2130_reg[9]_i_51_n_19 ,\b_2_reg_2130_reg[9]_i_51_n_20 }),
        .S({\b_2_reg_2130[9]_i_114_n_5 ,\b_2_reg_2130[9]_i_115_n_5 ,\b_2_reg_2130[9]_i_116_n_5 ,\b_2_reg_2130[9]_i_117_n_5 ,\b_2_reg_2130[9]_i_118_n_5 ,\b_2_reg_2130[9]_i_119_n_5 ,\b_2_reg_2130[9]_i_120_n_5 ,\b_2_reg_2130[9]_i_121_n_5 }));
  CARRY8 \b_2_reg_2130_reg[9]_i_75 
       (.CI(\b_2_reg_2130_reg[7]_i_74_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_b_2_reg_2130_reg[9]_i_75_CO_UNCONNECTED [7:3],\b_2_reg_2130_reg[9]_i_75_n_10 ,\NLW_b_2_reg_2130_reg[9]_i_75_CO_UNCONNECTED [1],\b_2_reg_2130_reg[9]_i_75_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,right_1_fu_176[9:8]}),
        .O({\NLW_b_2_reg_2130_reg[9]_i_75_O_UNCONNECTED [7:2],sub_ln1034_1_fu_1358_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\b_2_reg_2130[9]_i_146_n_5 ,\b_2_reg_2130[9]_i_147_n_5 }));
  CARRY8 \b_2_reg_2130_reg[9]_i_8 
       (.CI(\b_2_reg_2130_reg[9]_i_19_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_b_2_reg_2130_reg[9]_i_8_CO_UNCONNECTED [7:4],\b_2_reg_2130_reg[9]_i_8_n_9 ,\b_2_reg_2130_reg[9]_i_8_n_10 ,\b_2_reg_2130_reg[9]_i_8_n_11 ,\b_2_reg_2130_reg[9]_i_8_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\b_2_reg_2130_reg[9]_i_20_n_9 ,\b_2_reg_2130[9]_i_21_n_5 ,\b_2_reg_2130[9]_i_22_n_5 ,\b_2_reg_2130[9]_i_23_n_5 }),
        .O(\NLW_b_2_reg_2130_reg[9]_i_8_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,\b_2_reg_2130[9]_i_24_n_5 ,\b_2_reg_2130[9]_i_25_n_5 ,\b_2_reg_2130[9]_i_26_n_5 ,\b_2_reg_2130[9]_i_27_n_5 }));
  CARRY8 \b_2_reg_2130_reg[9]_i_88 
       (.CI(\b_2_reg_2130_reg[9]_i_89_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_b_2_reg_2130_reg[9]_i_88_CO_UNCONNECTED [7:3],\b_2_reg_2130_reg[9]_i_88_n_10 ,\NLW_b_2_reg_2130_reg[9]_i_88_CO_UNCONNECTED [1],\b_2_reg_2130_reg[9]_i_88_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_phi_reg_pp0_iter2_up_1_reg_492[9:8]}),
        .O({\NLW_b_2_reg_2130_reg[9]_i_88_O_UNCONNECTED [7:2],sub_ln1026_fu_1084_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\b_2_reg_2130[9]_i_153_n_5 ,\b_2_reg_2130[9]_i_154_n_5 }));
  CARRY8 \b_2_reg_2130_reg[9]_i_89 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\b_2_reg_2130_reg[9]_i_89_n_5 ,\b_2_reg_2130_reg[9]_i_89_n_6 ,\b_2_reg_2130_reg[9]_i_89_n_7 ,\b_2_reg_2130_reg[9]_i_89_n_8 ,\b_2_reg_2130_reg[9]_i_89_n_9 ,\b_2_reg_2130_reg[9]_i_89_n_10 ,\b_2_reg_2130_reg[9]_i_89_n_11 ,\b_2_reg_2130_reg[9]_i_89_n_12 }),
        .DI(ap_phi_reg_pp0_iter2_up_1_reg_492[7:0]),
        .O(sub_ln1026_fu_1084_p2[7:0]),
        .S({\b_2_reg_2130[9]_i_155_n_5 ,\b_2_reg_2130[9]_i_156_n_5 ,\b_2_reg_2130[9]_i_157_n_5 ,\b_2_reg_2130[9]_i_158_n_5 ,\b_2_reg_2130[9]_i_159_n_5 ,\b_2_reg_2130[9]_i_160_n_5 ,\b_2_reg_2130[9]_i_161_n_5 ,\b_2_reg_2130[9]_i_162_n_5 }));
  CARRY8 \b_2_reg_2130_reg[9]_i_9 
       (.CI(\b_2_reg_2130_reg[7]_i_18_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_b_2_reg_2130_reg[9]_i_9_CO_UNCONNECTED [7:4],\b_2_reg_2130_reg[9]_i_9_n_9 ,\NLW_b_2_reg_2130_reg[9]_i_9_CO_UNCONNECTED [2],\b_2_reg_2130_reg[9]_i_9_n_11 ,\b_2_reg_2130_reg[9]_i_9_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,\b_2_reg_2130_reg[9]_i_28_n_10 ,sub_ln1034_fu_1352_p2[9:8]}),
        .O({\NLW_b_2_reg_2130_reg[9]_i_9_O_UNCONNECTED [7:3],add_ln1034_fu_1372_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\b_2_reg_2130[9]_i_29_n_5 ,\b_2_reg_2130[9]_i_30_n_5 ,\b_2_reg_2130[9]_i_31_n_5 }));
  FDRE \cmp161_i_reg_1984_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_6),
        .Q(\cmp161_i_reg_1984_reg_n_5_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0080)) 
    empty_n_i_2
       (.I0(\ap_CS_fsm_reg[3]_0 [2]),
        .I1(we0),
        .I2(imgRB_empty_n),
        .I3(push_2),
        .O(p_6_in));
  design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_10 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln891_fu_600_p2),
        .D({flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18}),
        .E(ap_block_pp0_stage0_subdone),
        .Q(Q),
        .SR(flow_control_loop_pipe_sequential_init_U_n_7),
        .address1(lineBuffer_2_address1),
        .and_ln1052_fu_640_p2(and_ln1052_fu_640_p2),
        .\ap_CS_fsm_reg[1] (SR),
        .\ap_CS_fsm_reg[2] (D),
        .\ap_CS_fsm_reg[3] (ap_loop_exit_ready_pp0_iter2_reg),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3]_0 ),
        .ap_clk(ap_clk),
        .ap_done_cache(ap_done_cache),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_done_cache_reg_1(ap_done_cache_reg_0),
        .ap_done_reg1(ap_done_reg1),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(p_0_0_0_0_011551706_i_fu_196),
        .ap_enable_reg_pp0_iter1_reg_0(p_0_0_0116117861797_i_fu_168),
        .ap_rst_n(ap_rst_n),
        .\cmp161_i_reg_1984_reg[0] (flow_control_loop_pipe_sequential_init_U_n_6),
        .\cmp161_i_reg_1984_reg[0]_0 (\cmp161_i_reg_1984_reg_n_5_[0] ),
        .cmp203_i_reg_470(cmp203_i_reg_470),
        .grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_145),
        .grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg_0(flow_control_loop_pipe_sequential_init_U_n_146),
        .grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg_1(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg),
        .icmp_ln1014_fu_628_p2(icmp_ln1014_fu_628_p2),
        .\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0 (\icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_2_n_5 ),
        .\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_0 (\icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_2_0 [0]),
        .icmp_ln881_fu_578_p2(icmp_ln881_fu_578_p2),
        .\icmp_ln881_reg_1964_reg[0] (\icmp_ln881_reg_1964_reg[0]_0 ),
        .icmp_ln891_reg_1968(icmp_ln891_reg_1968),
        .\icmp_ln891_reg_1968_reg[0] (\icmp_ln891_reg_1968_reg[0]_0 ),
        .\p_0_0_0116117861797_i_fu_168_reg[9] (lineBuffer_2_q1),
        .\p_0_0_0116117861797_i_fu_168_reg[9]_0 (\p_0_0_0116117861797_i_fu_168_reg[9]_0 ),
        .\p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_99,flow_control_loop_pipe_sequential_init_U_n_100,flow_control_loop_pipe_sequential_init_U_n_101,flow_control_loop_pipe_sequential_init_U_n_102,flow_control_loop_pipe_sequential_init_U_n_103,flow_control_loop_pipe_sequential_init_U_n_104,flow_control_loop_pipe_sequential_init_U_n_105,flow_control_loop_pipe_sequential_init_U_n_106,flow_control_loop_pipe_sequential_init_U_n_107,flow_control_loop_pipe_sequential_init_U_n_108}),
        .\p_0_0_0116217841795_i_fu_164_reg[9] (\p_0_0_0116217841795_i_fu_164_reg[9]_0 ),
        .\p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_89,flow_control_loop_pipe_sequential_init_U_n_90,flow_control_loop_pipe_sequential_init_U_n_91,flow_control_loop_pipe_sequential_init_U_n_92,flow_control_loop_pipe_sequential_init_U_n_93,flow_control_loop_pipe_sequential_init_U_n_94,flow_control_loop_pipe_sequential_init_U_n_95,flow_control_loop_pipe_sequential_init_U_n_96,flow_control_loop_pipe_sequential_init_U_n_97,flow_control_loop_pipe_sequential_init_U_n_98}),
        .\p_0_0_0116317821793_i_fu_160_reg[9] (\p_0_0_0116317821793_i_fu_160_reg[9]_0 ),
        .\p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38}),
        .\p_0_0_01183_217801809_i_fu_192_reg[0] (\p_0_0_01183_217801809_i_fu_192_reg[0]_0 ),
        .\p_0_0_01183_217801809_i_fu_192_reg[1] (\p_0_0_01183_217801809_i_fu_192_reg[1]_0 ),
        .\p_0_0_01183_217801809_i_fu_192_reg[2] (\p_0_0_01183_217801809_i_fu_192_reg[2]_0 ),
        .\p_0_0_01183_217801809_i_fu_192_reg[3] (\p_0_0_01183_217801809_i_fu_192_reg[3]_0 ),
        .\p_0_0_01183_217801809_i_fu_192_reg[4] (\p_0_0_01183_217801809_i_fu_192_reg[4]_0 ),
        .\p_0_0_01183_217801809_i_fu_192_reg[5] (\p_0_0_01183_217801809_i_fu_192_reg[5]_0 ),
        .\p_0_0_01183_217801809_i_fu_192_reg[6] (\p_0_0_01183_217801809_i_fu_192_reg[6]_0 ),
        .\p_0_0_01183_217801809_i_fu_192_reg[7] (\p_0_0_01183_217801809_i_fu_192_reg[7]_0 ),
        .\p_0_0_01183_217801809_i_fu_192_reg[8] (\p_0_0_01183_217801809_i_fu_192_reg[8]_0 ),
        .\p_0_0_01183_217801809_i_fu_192_reg[9] (\p_0_0_01183_217801809_i_fu_192_reg[9]_1 ),
        .\p_0_0_01183_217801809_i_fu_192_reg[9]_0 (\p_0_0_01183_217801809_i_fu_192_reg[9]_0 ),
        .\p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_119,flow_control_loop_pipe_sequential_init_U_n_120,flow_control_loop_pipe_sequential_init_U_n_121,flow_control_loop_pipe_sequential_init_U_n_122,flow_control_loop_pipe_sequential_init_U_n_123,flow_control_loop_pipe_sequential_init_U_n_124,flow_control_loop_pipe_sequential_init_U_n_125,flow_control_loop_pipe_sequential_init_U_n_126,flow_control_loop_pipe_sequential_init_U_n_127,flow_control_loop_pipe_sequential_init_U_n_128}),
        .\p_0_0_01184_217781807_i_fu_188_reg[0] (\p_0_0_01184_217781807_i_fu_188_reg[0]_0 ),
        .\p_0_0_01184_217781807_i_fu_188_reg[1] (\p_0_0_01184_217781807_i_fu_188_reg[1]_0 ),
        .\p_0_0_01184_217781807_i_fu_188_reg[2] (\p_0_0_01184_217781807_i_fu_188_reg[2]_0 ),
        .\p_0_0_01184_217781807_i_fu_188_reg[3] (\p_0_0_01184_217781807_i_fu_188_reg[3]_0 ),
        .\p_0_0_01184_217781807_i_fu_188_reg[4] (\p_0_0_01184_217781807_i_fu_188_reg[4]_0 ),
        .\p_0_0_01184_217781807_i_fu_188_reg[5] (\p_0_0_01184_217781807_i_fu_188_reg[5]_0 ),
        .\p_0_0_01184_217781807_i_fu_188_reg[6] (\p_0_0_01184_217781807_i_fu_188_reg[6]_0 ),
        .\p_0_0_01184_217781807_i_fu_188_reg[7] (\p_0_0_01184_217781807_i_fu_188_reg[7]_0 ),
        .\p_0_0_01184_217781807_i_fu_188_reg[8] (\p_0_0_01184_217781807_i_fu_188_reg[8]_0 ),
        .\p_0_0_01184_217781807_i_fu_188_reg[9] (\p_0_0_01184_217781807_i_fu_188_reg[9]_1 ),
        .\p_0_0_01184_217781807_i_fu_188_reg[9]_0 (\p_0_0_01184_217781807_i_fu_188_reg[9]_0 ),
        .\p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_109,flow_control_loop_pipe_sequential_init_U_n_110,flow_control_loop_pipe_sequential_init_U_n_111,flow_control_loop_pipe_sequential_init_U_n_112,flow_control_loop_pipe_sequential_init_U_n_113,flow_control_loop_pipe_sequential_init_U_n_114,flow_control_loop_pipe_sequential_init_U_n_115,flow_control_loop_pipe_sequential_init_U_n_116,flow_control_loop_pipe_sequential_init_U_n_117,flow_control_loop_pipe_sequential_init_U_n_118}),
        .\p_0_0_01185_217761805_i_fu_184_reg[0] (\p_0_0_01185_217761805_i_fu_184_reg[0]_0 ),
        .\p_0_0_01185_217761805_i_fu_184_reg[1] (\p_0_0_01185_217761805_i_fu_184_reg[1]_0 ),
        .\p_0_0_01185_217761805_i_fu_184_reg[2] (\p_0_0_01185_217761805_i_fu_184_reg[2]_0 ),
        .\p_0_0_01185_217761805_i_fu_184_reg[3] (\p_0_0_01185_217761805_i_fu_184_reg[3]_0 ),
        .\p_0_0_01185_217761805_i_fu_184_reg[4] (\p_0_0_01185_217761805_i_fu_184_reg[4]_0 ),
        .\p_0_0_01185_217761805_i_fu_184_reg[5] (\p_0_0_01185_217761805_i_fu_184_reg[5]_0 ),
        .\p_0_0_01185_217761805_i_fu_184_reg[6] (\p_0_0_01185_217761805_i_fu_184_reg[6]_0 ),
        .\p_0_0_01185_217761805_i_fu_184_reg[7] (\p_0_0_01185_217761805_i_fu_184_reg[7]_0 ),
        .\p_0_0_01185_217761805_i_fu_184_reg[8] (\p_0_0_01185_217761805_i_fu_184_reg[8]_0 ),
        .\p_0_0_01185_217761805_i_fu_184_reg[9] (\p_0_0_01185_217761805_i_fu_184_reg[9]_1 ),
        .\p_0_0_01185_217761805_i_fu_184_reg[9]_0 (\p_0_0_01185_217761805_i_fu_184_reg[9]_0 ),
        .\p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44,flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46,flow_control_loop_pipe_sequential_init_U_n_47,flow_control_loop_pipe_sequential_init_U_n_48}),
        .\p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28}),
        .\p_0_0_0_0_011551706_i_fu_196_reg[0] (\icmp_ln881_reg_1964_reg_n_5_[0] ),
        .\p_0_0_0_0_011551706_i_fu_196_reg[9] (right_fu_172__0),
        .\p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_69,flow_control_loop_pipe_sequential_init_U_n_70,flow_control_loop_pipe_sequential_init_U_n_71,flow_control_loop_pipe_sequential_init_U_n_72,flow_control_loop_pipe_sequential_init_U_n_73,flow_control_loop_pipe_sequential_init_U_n_74,flow_control_loop_pipe_sequential_init_U_n_75,flow_control_loop_pipe_sequential_init_U_n_76,flow_control_loop_pipe_sequential_init_U_n_77,flow_control_loop_pipe_sequential_init_U_n_78}),
        .\p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_49,flow_control_loop_pipe_sequential_init_U_n_50,flow_control_loop_pipe_sequential_init_U_n_51,flow_control_loop_pipe_sequential_init_U_n_52,flow_control_loop_pipe_sequential_init_U_n_53,flow_control_loop_pipe_sequential_init_U_n_54,flow_control_loop_pipe_sequential_init_U_n_55,flow_control_loop_pipe_sequential_init_U_n_56,flow_control_loop_pipe_sequential_init_U_n_57,flow_control_loop_pipe_sequential_init_U_n_58}),
        .\p_0_1_0_0_011561709_i_fu_200_reg[9] (\p_0_1_0_0_011561709_i_fu_200_reg[9]_0 ),
        .\p_0_1_0_0_011561709_i_fu_200_reg[9]_0 (right_1_fu_176),
        .\p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_79,flow_control_loop_pipe_sequential_init_U_n_80,flow_control_loop_pipe_sequential_init_U_n_81,flow_control_loop_pipe_sequential_init_U_n_82,flow_control_loop_pipe_sequential_init_U_n_83,flow_control_loop_pipe_sequential_init_U_n_84,flow_control_loop_pipe_sequential_init_U_n_85,flow_control_loop_pipe_sequential_init_U_n_86,flow_control_loop_pipe_sequential_init_U_n_87,flow_control_loop_pipe_sequential_init_U_n_88}),
        .\p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_59,flow_control_loop_pipe_sequential_init_U_n_60,flow_control_loop_pipe_sequential_init_U_n_61,flow_control_loop_pipe_sequential_init_U_n_62,flow_control_loop_pipe_sequential_init_U_n_63,flow_control_loop_pipe_sequential_init_U_n_64,flow_control_loop_pipe_sequential_init_U_n_65,flow_control_loop_pipe_sequential_init_U_n_66,flow_control_loop_pipe_sequential_init_U_n_67,flow_control_loop_pipe_sequential_init_U_n_68}),
        .\p_0_2_0_0_011571712_i_fu_204_reg[9] (\p_0_2_0_0_011571712_i_fu_204_reg[9]_0 ),
        .\p_0_2_0_0_011571712_i_fu_204_reg[9]_0 (right_2_fu_180),
        .q1(q1),
        .ram_reg_bram_1({\x_fu_156_reg_n_5_[10] ,\x_fu_156_reg_n_5_[9] ,\x_fu_156_reg_n_5_[8] ,\x_fu_156_reg_n_5_[7] ,\x_fu_156_reg_n_5_[6] ,\x_fu_156_reg_n_5_[5] ,\x_fu_156_reg_n_5_[4] ,\x_fu_156_reg_n_5_[3] ,\x_fu_156_reg_n_5_[2] ,\x_fu_156_reg_n_5_[1] ,\x_fu_156_reg_n_5_[0] }),
        .\right_1_fu_176_reg[9] (\right_1_fu_176_reg[9]_0 ),
        .\right_2_fu_180_reg[9] (\right_2_fu_180_reg[9]_0 ),
        .\right_fu_172_reg[9] (\right_fu_172_reg[9]_0 ),
        .x_phase_reg_387(x_phase_reg_387));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/icmp_ln1014_reg_2000_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2 " *) 
  SRL16E \icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln1014_fu_628_p2),
        .Q(\icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_2 
       (.I0(\icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_3_n_5 ),
        .I1(\icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_4_n_5 ),
        .I2(\icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_2_0 [8]),
        .I3(\icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_2_0 [13]),
        .I4(\icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_2_0 [2]),
        .I5(\icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_2_0 [11]),
        .O(\icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_3 
       (.I0(\icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_2_0 [10]),
        .I1(\icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_2_0 [14]),
        .I2(\icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_2_0 [7]),
        .I3(\icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_2_0 [3]),
        .I4(\icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_2_0 [12]),
        .I5(\icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_2_0 [1]),
        .O(\icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_4 
       (.I0(\icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_2_0 [5]),
        .I1(\icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_2_0 [9]),
        .I2(\icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_2_0 [4]),
        .I3(\icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_2_0 [6]),
        .O(\icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_4_n_5 ));
  FDRE \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_n_5 ),
        .Q(icmp_ln1014_reg_2000_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln881_reg_1964_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln881_reg_1964_reg_n_5_[0] ),
        .Q(icmp_ln881_reg_1964_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln881_reg_1964_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln881_fu_578_p2),
        .Q(\icmp_ln881_reg_1964_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln891_reg_1968_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln891_fu_600_p2),
        .Q(icmp_ln891_reg_1968),
        .R(1'b0));
  design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_11 lineBuffer_2_U
       (.D({lineBuffer_2_U_n_45,lineBuffer_2_U_n_46,lineBuffer_2_U_n_47,lineBuffer_2_U_n_48,lineBuffer_2_U_n_49,lineBuffer_2_U_n_50}),
        .E(ap_block_pp0_stage0_subdone),
        .Q(p_0_0_0116317821793_i_fu_160),
        .address1(lineBuffer_2_address1),
        .ap_clk(ap_clk),
        .ap_condition_219(ap_condition_219),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .\ap_phi_reg_pp0_iter2_up_1_reg_492_reg[0] (\icmp_ln881_reg_1964_reg_n_5_[0] ),
        .\ap_phi_reg_pp0_iter2_up_1_reg_492_reg[9] (p_0_0_0116217841795_i_fu_164),
        .\ap_phi_reg_pp0_iter2_up_2_reg_483_reg[9] ({\p_0_0_0116117861797_i_fu_168_reg_n_5_[9] ,\p_0_0_0116117861797_i_fu_168_reg_n_5_[8] ,\p_0_0_0116117861797_i_fu_168_reg_n_5_[7] ,\p_0_0_0116117861797_i_fu_168_reg_n_5_[6] ,\p_0_0_0116117861797_i_fu_168_reg_n_5_[5] ,\p_0_0_0116117861797_i_fu_168_reg_n_5_[4] ,\p_0_0_0116117861797_i_fu_168_reg_n_5_[3] ,\p_0_0_0116117861797_i_fu_168_reg_n_5_[2] ,\p_0_0_0116117861797_i_fu_168_reg_n_5_[1] ,\p_0_0_0116117861797_i_fu_168_reg_n_5_[0] }),
        .\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] (\cmp161_i_reg_1984_reg_n_5_[0] ),
        .ce1(lineBuffer_2_ce1_local),
        .d0(LineBufVal_4_fu_876_p4),
        .icmp_ln891_reg_1968(icmp_ln891_reg_1968),
        .q1(lineBuffer_2_q1),
        .ram_reg_bram_0_0(lineBuffer_2_U_n_5),
        .ram_reg_bram_0_1(lineBuffer_2_U_n_36),
        .ram_reg_bram_0_10(lineBuffer_2_U_n_51),
        .ram_reg_bram_0_11(lineBuffer_2_U_n_52),
        .ram_reg_bram_0_2(lineBuffer_2_U_n_37),
        .ram_reg_bram_0_3(lineBuffer_2_U_n_38),
        .ram_reg_bram_0_4(lineBuffer_2_U_n_39),
        .ram_reg_bram_0_5(lineBuffer_2_U_n_40),
        .ram_reg_bram_0_6(lineBuffer_2_U_n_41),
        .ram_reg_bram_0_7(lineBuffer_2_U_n_42),
        .ram_reg_bram_0_8(lineBuffer_2_U_n_43),
        .ram_reg_bram_0_9(lineBuffer_2_U_n_44),
        .ram_reg_bram_1_0(lineBuffer_2_U_n_53),
        .ram_reg_bram_1_1(lineBuffer_2_U_n_54),
        .ram_reg_bram_1_10(lineBuffer_2_U_n_63),
        .ram_reg_bram_1_11(lineBuffer_2_U_n_64),
        .ram_reg_bram_1_12(lineBuffer_addr_reg_1972),
        .ram_reg_bram_1_2(lineBuffer_2_U_n_55),
        .ram_reg_bram_1_3(lineBuffer_2_U_n_56),
        .ram_reg_bram_1_4(lineBuffer_2_U_n_57),
        .ram_reg_bram_1_5(lineBuffer_2_U_n_58),
        .ram_reg_bram_1_6(lineBuffer_2_U_n_59),
        .ram_reg_bram_1_7(lineBuffer_2_U_n_60),
        .ram_reg_bram_1_8(lineBuffer_2_U_n_61),
        .ram_reg_bram_1_9(lineBuffer_2_U_n_62));
  FDRE \lineBuffer_2_addr_reg_1978_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_2_address1[0]),
        .Q(lineBuffer_addr_reg_1972[0]),
        .R(1'b0));
  FDRE \lineBuffer_2_addr_reg_1978_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_2_address1[10]),
        .Q(lineBuffer_addr_reg_1972[10]),
        .R(1'b0));
  FDRE \lineBuffer_2_addr_reg_1978_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_2_address1[1]),
        .Q(lineBuffer_addr_reg_1972[1]),
        .R(1'b0));
  FDRE \lineBuffer_2_addr_reg_1978_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_2_address1[2]),
        .Q(lineBuffer_addr_reg_1972[2]),
        .R(1'b0));
  FDRE \lineBuffer_2_addr_reg_1978_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_2_address1[3]),
        .Q(lineBuffer_addr_reg_1972[3]),
        .R(1'b0));
  FDRE \lineBuffer_2_addr_reg_1978_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_2_address1[4]),
        .Q(lineBuffer_addr_reg_1972[4]),
        .R(1'b0));
  FDRE \lineBuffer_2_addr_reg_1978_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_2_address1[5]),
        .Q(lineBuffer_addr_reg_1972[5]),
        .R(1'b0));
  FDRE \lineBuffer_2_addr_reg_1978_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_2_address1[6]),
        .Q(lineBuffer_addr_reg_1972[6]),
        .R(1'b0));
  FDRE \lineBuffer_2_addr_reg_1978_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_2_address1[7]),
        .Q(lineBuffer_addr_reg_1972[7]),
        .R(1'b0));
  FDRE \lineBuffer_2_addr_reg_1978_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_2_address1[8]),
        .Q(lineBuffer_addr_reg_1972[8]),
        .R(1'b0));
  FDRE \lineBuffer_2_addr_reg_1978_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_2_address1[9]),
        .Q(lineBuffer_addr_reg_1972[9]),
        .R(1'b0));
  design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_12 lineBuffer_U
       (.D({lineBuffer_U_n_5,lineBuffer_U_n_6,lineBuffer_U_n_7,lineBuffer_U_n_8,lineBuffer_U_n_9,lineBuffer_U_n_10,lineBuffer_U_n_11,lineBuffer_U_n_12,lineBuffer_U_n_13,lineBuffer_U_n_14}),
        .E(ap_block_pp0_stage0_subdone),
        .Q({\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[9] ,\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[8] ,\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[7] ,\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[6] ,\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[5] ,\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[4] ,\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[3] ,\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[2] ,\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[1] ,\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[0] }),
        .address1(lineBuffer_2_address1),
        .and_ln1052_reg_2007_pp0_iter2_reg(and_ln1052_reg_2007_pp0_iter2_reg),
        .ap_clk(ap_clk),
        .ap_condition_219(ap_condition_219),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .\ap_phi_reg_pp0_iter2_left_1_reg_465_reg[9] (p_0_1_0_0_011561709_i_fu_200),
        .\ap_phi_reg_pp0_iter2_left_2_reg_456_reg[9] (p_0_2_0_0_011571712_i_fu_204__0),
        .\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] (\cmp161_i_reg_1984_reg_n_5_[0] ),
        .\ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0 (\icmp_ln881_reg_1964_reg_n_5_[0] ),
        .ce1(lineBuffer_2_ce1_local),
        .cmp203_i_reg_470(cmp203_i_reg_470),
        .d0(LineBufVal_4_fu_876_p4),
        .grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .icmp_ln891_reg_1968(icmp_ln891_reg_1968),
        .\icmp_ln891_reg_1968_reg[0] ({lineBuffer_U_n_98,lineBuffer_U_n_99,lineBuffer_U_n_100,lineBuffer_U_n_101,lineBuffer_U_n_102,lineBuffer_U_n_103,lineBuffer_U_n_104,lineBuffer_U_n_105,lineBuffer_U_n_106,lineBuffer_U_n_107}),
        .\icmp_ln891_reg_1968_reg[0]_0 ({lineBuffer_U_n_108,lineBuffer_U_n_109,lineBuffer_U_n_110,lineBuffer_U_n_111,lineBuffer_U_n_112,lineBuffer_U_n_113,lineBuffer_U_n_114,lineBuffer_U_n_115,lineBuffer_U_n_116,lineBuffer_U_n_117}),
        .\icmp_ln891_reg_1968_reg[0]_1 ({lineBuffer_U_n_118,lineBuffer_U_n_119,lineBuffer_U_n_120,lineBuffer_U_n_121,lineBuffer_U_n_122,lineBuffer_U_n_123,lineBuffer_U_n_124,lineBuffer_U_n_125,lineBuffer_U_n_126,lineBuffer_U_n_127}),
        .imgRB_empty_n(imgRB_empty_n),
        .imgRgb_full_n(imgRgb_full_n),
        .\pix_7_reg_409_reg[9] (right_1_fu_176),
        .\pix_8_reg_399_reg[9] (right_2_fu_180),
        .\pix_reg_419_reg[9] (right_fu_172__0),
        .q1(q1),
        .ram_reg_bram_1_0({lineBuffer_U_n_45,lineBuffer_U_n_46,lineBuffer_U_n_47,lineBuffer_U_n_48,lineBuffer_U_n_49,lineBuffer_U_n_50,lineBuffer_U_n_51,lineBuffer_U_n_52,lineBuffer_U_n_53,lineBuffer_U_n_54}),
        .ram_reg_bram_1_1({lineBuffer_U_n_55,lineBuffer_U_n_56,lineBuffer_U_n_57,lineBuffer_U_n_58,lineBuffer_U_n_59,lineBuffer_U_n_60,lineBuffer_U_n_61,lineBuffer_U_n_62,lineBuffer_U_n_63,lineBuffer_U_n_64}),
        .ram_reg_bram_1_2(ram_reg_bram_1),
        .ram_reg_bram_1_3(ram_reg_bram_1_0),
        .ram_reg_bram_1_4(ram_reg_bram_1_1),
        .ram_reg_bram_1_5(ram_reg_bram_1_2),
        .ram_reg_bram_1_6(we0),
        .ram_reg_bram_1_7(lineBuffer_addr_reg_1972),
        .ram_reg_bram_1_8(d0));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \mOutPtr[2]_i_1__0 
       (.I0(push_2),
        .I1(imgRB_empty_n),
        .I2(we0),
        .I3(\ap_CS_fsm_reg[3]_0 [2]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \mOutPtr[2]_i_3__0 
       (.I0(push_2),
        .I1(\ap_CS_fsm_reg[3]_0 [2]),
        .I2(we0),
        .I3(imgRB_empty_n),
        .O(p_9_in));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116117861797_i_fu_168_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_108),
        .Q(\p_0_0_0116117861797_i_fu_168_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116117861797_i_fu_168_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_107),
        .Q(\p_0_0_0116117861797_i_fu_168_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116117861797_i_fu_168_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_106),
        .Q(\p_0_0_0116117861797_i_fu_168_reg_n_5_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116117861797_i_fu_168_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_105),
        .Q(\p_0_0_0116117861797_i_fu_168_reg_n_5_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116117861797_i_fu_168_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_104),
        .Q(\p_0_0_0116117861797_i_fu_168_reg_n_5_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116117861797_i_fu_168_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_103),
        .Q(\p_0_0_0116117861797_i_fu_168_reg_n_5_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116117861797_i_fu_168_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_102),
        .Q(\p_0_0_0116117861797_i_fu_168_reg_n_5_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116117861797_i_fu_168_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_101),
        .Q(\p_0_0_0116117861797_i_fu_168_reg_n_5_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116117861797_i_fu_168_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_100),
        .Q(\p_0_0_0116117861797_i_fu_168_reg_n_5_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116117861797_i_fu_168_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_99),
        .Q(\p_0_0_0116117861797_i_fu_168_reg_n_5_[9] ),
        .R(1'b0));
  FDRE \p_0_0_0116117861797_i_load_reg_2023_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\p_0_0_0116117861797_i_fu_168_reg_n_5_[0] ),
        .Q(\p_0_0_0116117861797_i_load_reg_2023_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_0116117861797_i_load_reg_2023_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\p_0_0_0116117861797_i_fu_168_reg_n_5_[1] ),
        .Q(\p_0_0_0116117861797_i_load_reg_2023_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_0116117861797_i_load_reg_2023_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\p_0_0_0116117861797_i_fu_168_reg_n_5_[2] ),
        .Q(\p_0_0_0116117861797_i_load_reg_2023_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_0116117861797_i_load_reg_2023_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\p_0_0_0116117861797_i_fu_168_reg_n_5_[3] ),
        .Q(\p_0_0_0116117861797_i_load_reg_2023_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_0116117861797_i_load_reg_2023_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\p_0_0_0116117861797_i_fu_168_reg_n_5_[4] ),
        .Q(\p_0_0_0116117861797_i_load_reg_2023_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_0116117861797_i_load_reg_2023_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\p_0_0_0116117861797_i_fu_168_reg_n_5_[5] ),
        .Q(\p_0_0_0116117861797_i_load_reg_2023_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_0116117861797_i_load_reg_2023_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\p_0_0_0116117861797_i_fu_168_reg_n_5_[6] ),
        .Q(\p_0_0_0116117861797_i_load_reg_2023_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_0116117861797_i_load_reg_2023_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\p_0_0_0116117861797_i_fu_168_reg_n_5_[7] ),
        .Q(\p_0_0_0116117861797_i_load_reg_2023_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \p_0_0_0116117861797_i_load_reg_2023_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\p_0_0_0116117861797_i_fu_168_reg_n_5_[8] ),
        .Q(\p_0_0_0116117861797_i_load_reg_2023_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \p_0_0_0116117861797_i_load_reg_2023_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\p_0_0_0116117861797_i_fu_168_reg_n_5_[9] ),
        .Q(\p_0_0_0116117861797_i_load_reg_2023_reg[9]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116217841795_i_fu_164_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_98),
        .Q(p_0_0_0116217841795_i_fu_164[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116217841795_i_fu_164_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_97),
        .Q(p_0_0_0116217841795_i_fu_164[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116217841795_i_fu_164_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_96),
        .Q(p_0_0_0116217841795_i_fu_164[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116217841795_i_fu_164_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_95),
        .Q(p_0_0_0116217841795_i_fu_164[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116217841795_i_fu_164_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_94),
        .Q(p_0_0_0116217841795_i_fu_164[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116217841795_i_fu_164_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_93),
        .Q(p_0_0_0116217841795_i_fu_164[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116217841795_i_fu_164_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_92),
        .Q(p_0_0_0116217841795_i_fu_164[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116217841795_i_fu_164_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_91),
        .Q(p_0_0_0116217841795_i_fu_164[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116217841795_i_fu_164_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_90),
        .Q(p_0_0_0116217841795_i_fu_164[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116217841795_i_fu_164_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_89),
        .Q(p_0_0_0116217841795_i_fu_164[9]),
        .R(1'b0));
  FDRE \p_0_0_0116217841795_i_load_reg_2017_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_0_0116217841795_i_fu_164[0]),
        .Q(\p_0_0_0116217841795_i_load_reg_2017_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_0116217841795_i_load_reg_2017_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_0_0116217841795_i_fu_164[1]),
        .Q(\p_0_0_0116217841795_i_load_reg_2017_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_0116217841795_i_load_reg_2017_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_0_0116217841795_i_fu_164[2]),
        .Q(\p_0_0_0116217841795_i_load_reg_2017_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_0116217841795_i_load_reg_2017_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_0_0116217841795_i_fu_164[3]),
        .Q(\p_0_0_0116217841795_i_load_reg_2017_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_0116217841795_i_load_reg_2017_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_0_0116217841795_i_fu_164[4]),
        .Q(\p_0_0_0116217841795_i_load_reg_2017_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_0116217841795_i_load_reg_2017_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_0_0116217841795_i_fu_164[5]),
        .Q(\p_0_0_0116217841795_i_load_reg_2017_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_0116217841795_i_load_reg_2017_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_0_0116217841795_i_fu_164[6]),
        .Q(\p_0_0_0116217841795_i_load_reg_2017_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_0116217841795_i_load_reg_2017_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_0_0116217841795_i_fu_164[7]),
        .Q(\p_0_0_0116217841795_i_load_reg_2017_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \p_0_0_0116217841795_i_load_reg_2017_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_0_0116217841795_i_fu_164[8]),
        .Q(\p_0_0_0116217841795_i_load_reg_2017_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \p_0_0_0116217841795_i_load_reg_2017_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_0_0116217841795_i_fu_164[9]),
        .Q(\p_0_0_0116217841795_i_load_reg_2017_reg[9]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116317821793_i_fu_160_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_38),
        .Q(p_0_0_0116317821793_i_fu_160[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116317821793_i_fu_160_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_37),
        .Q(p_0_0_0116317821793_i_fu_160[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116317821793_i_fu_160_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_36),
        .Q(p_0_0_0116317821793_i_fu_160[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116317821793_i_fu_160_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_35),
        .Q(p_0_0_0116317821793_i_fu_160[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116317821793_i_fu_160_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_34),
        .Q(p_0_0_0116317821793_i_fu_160[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116317821793_i_fu_160_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_33),
        .Q(p_0_0_0116317821793_i_fu_160[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116317821793_i_fu_160_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_32),
        .Q(p_0_0_0116317821793_i_fu_160[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116317821793_i_fu_160_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_31),
        .Q(p_0_0_0116317821793_i_fu_160[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116317821793_i_fu_160_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_30),
        .Q(p_0_0_0116317821793_i_fu_160[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116317821793_i_fu_160_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(p_0_0_0116317821793_i_fu_160[9]),
        .R(1'b0));
  FDRE \p_0_0_0116317821793_i_load_reg_2011_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_0_0116317821793_i_fu_160[0]),
        .Q(\p_0_0_0116317821793_i_load_reg_2011_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_0116317821793_i_load_reg_2011_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_0_0116317821793_i_fu_160[1]),
        .Q(\p_0_0_0116317821793_i_load_reg_2011_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_0116317821793_i_load_reg_2011_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_0_0116317821793_i_fu_160[2]),
        .Q(\p_0_0_0116317821793_i_load_reg_2011_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_0116317821793_i_load_reg_2011_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_0_0116317821793_i_fu_160[3]),
        .Q(\p_0_0_0116317821793_i_load_reg_2011_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_0116317821793_i_load_reg_2011_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_0_0116317821793_i_fu_160[4]),
        .Q(\p_0_0_0116317821793_i_load_reg_2011_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_0116317821793_i_load_reg_2011_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_0_0116317821793_i_fu_160[5]),
        .Q(\p_0_0_0116317821793_i_load_reg_2011_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_0116317821793_i_load_reg_2011_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_0_0116317821793_i_fu_160[6]),
        .Q(\p_0_0_0116317821793_i_load_reg_2011_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_0116317821793_i_load_reg_2011_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_0_0116317821793_i_fu_160[7]),
        .Q(\p_0_0_0116317821793_i_load_reg_2011_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \p_0_0_0116317821793_i_load_reg_2011_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_0_0116317821793_i_fu_160[8]),
        .Q(\p_0_0_0116317821793_i_load_reg_2011_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \p_0_0_0116317821793_i_load_reg_2011_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_0_0116317821793_i_fu_160[9]),
        .Q(\p_0_0_0116317821793_i_load_reg_2011_reg[9]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01183_217801809_i_fu_192_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_128),
        .Q(p_0_0_01183_217801809_i_fu_192[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01183_217801809_i_fu_192_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_127),
        .Q(p_0_0_01183_217801809_i_fu_192[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01183_217801809_i_fu_192_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_126),
        .Q(p_0_0_01183_217801809_i_fu_192[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01183_217801809_i_fu_192_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_125),
        .Q(p_0_0_01183_217801809_i_fu_192[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01183_217801809_i_fu_192_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_124),
        .Q(p_0_0_01183_217801809_i_fu_192[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01183_217801809_i_fu_192_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_123),
        .Q(p_0_0_01183_217801809_i_fu_192[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01183_217801809_i_fu_192_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_122),
        .Q(p_0_0_01183_217801809_i_fu_192[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01183_217801809_i_fu_192_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_121),
        .Q(p_0_0_01183_217801809_i_fu_192[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01183_217801809_i_fu_192_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_120),
        .Q(p_0_0_01183_217801809_i_fu_192[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01183_217801809_i_fu_192_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_119),
        .Q(p_0_0_01183_217801809_i_fu_192[9]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801809_i_load_reg_2056_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_0_01183_217801809_i_fu_192[0]),
        .Q(\p_0_0_01183_217801809_i_load_reg_2056_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801809_i_load_reg_2056_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_0_01183_217801809_i_fu_192[1]),
        .Q(\p_0_0_01183_217801809_i_load_reg_2056_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801809_i_load_reg_2056_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_0_01183_217801809_i_fu_192[2]),
        .Q(\p_0_0_01183_217801809_i_load_reg_2056_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801809_i_load_reg_2056_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_0_01183_217801809_i_fu_192[3]),
        .Q(\p_0_0_01183_217801809_i_load_reg_2056_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801809_i_load_reg_2056_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_0_01183_217801809_i_fu_192[4]),
        .Q(\p_0_0_01183_217801809_i_load_reg_2056_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801809_i_load_reg_2056_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_0_01183_217801809_i_fu_192[5]),
        .Q(\p_0_0_01183_217801809_i_load_reg_2056_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801809_i_load_reg_2056_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_0_01183_217801809_i_fu_192[6]),
        .Q(\p_0_0_01183_217801809_i_load_reg_2056_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801809_i_load_reg_2056_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_0_01183_217801809_i_fu_192[7]),
        .Q(\p_0_0_01183_217801809_i_load_reg_2056_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801809_i_load_reg_2056_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_0_01183_217801809_i_fu_192[8]),
        .Q(\p_0_0_01183_217801809_i_load_reg_2056_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801809_i_load_reg_2056_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_0_01183_217801809_i_fu_192[9]),
        .Q(\p_0_0_01183_217801809_i_load_reg_2056_reg[9]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \p_0_0_01183_217801810_lcssa1846_i_fu_112[9]_i_1 
       (.I0(\ap_CS_fsm_reg[3]_0 [2]),
        .I1(ap_loop_exit_ready_pp0_iter2_reg),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(icmp_ln881_reg_1964_pp0_iter1_reg),
        .O(\ap_CS_fsm_reg[3] ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01184_217781807_i_fu_188_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_118),
        .Q(p_0_0_01184_217781807_i_fu_188[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01184_217781807_i_fu_188_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_117),
        .Q(p_0_0_01184_217781807_i_fu_188[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01184_217781807_i_fu_188_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_116),
        .Q(p_0_0_01184_217781807_i_fu_188[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01184_217781807_i_fu_188_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_115),
        .Q(p_0_0_01184_217781807_i_fu_188[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01184_217781807_i_fu_188_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_114),
        .Q(p_0_0_01184_217781807_i_fu_188[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01184_217781807_i_fu_188_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_113),
        .Q(p_0_0_01184_217781807_i_fu_188[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01184_217781807_i_fu_188_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_112),
        .Q(p_0_0_01184_217781807_i_fu_188[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01184_217781807_i_fu_188_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_111),
        .Q(p_0_0_01184_217781807_i_fu_188[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01184_217781807_i_fu_188_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_110),
        .Q(p_0_0_01184_217781807_i_fu_188[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01184_217781807_i_fu_188_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_109),
        .Q(p_0_0_01184_217781807_i_fu_188[9]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781807_i_load_reg_2050_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_0_01184_217781807_i_fu_188[0]),
        .Q(\p_0_0_01184_217781807_i_load_reg_2050_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781807_i_load_reg_2050_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_0_01184_217781807_i_fu_188[1]),
        .Q(\p_0_0_01184_217781807_i_load_reg_2050_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781807_i_load_reg_2050_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_0_01184_217781807_i_fu_188[2]),
        .Q(\p_0_0_01184_217781807_i_load_reg_2050_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781807_i_load_reg_2050_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_0_01184_217781807_i_fu_188[3]),
        .Q(\p_0_0_01184_217781807_i_load_reg_2050_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781807_i_load_reg_2050_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_0_01184_217781807_i_fu_188[4]),
        .Q(\p_0_0_01184_217781807_i_load_reg_2050_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781807_i_load_reg_2050_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_0_01184_217781807_i_fu_188[5]),
        .Q(\p_0_0_01184_217781807_i_load_reg_2050_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781807_i_load_reg_2050_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_0_01184_217781807_i_fu_188[6]),
        .Q(\p_0_0_01184_217781807_i_load_reg_2050_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781807_i_load_reg_2050_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_0_01184_217781807_i_fu_188[7]),
        .Q(\p_0_0_01184_217781807_i_load_reg_2050_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781807_i_load_reg_2050_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_0_01184_217781807_i_fu_188[8]),
        .Q(\p_0_0_01184_217781807_i_load_reg_2050_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781807_i_load_reg_2050_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_0_01184_217781807_i_fu_188[9]),
        .Q(\p_0_0_01184_217781807_i_load_reg_2050_reg[9]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01185_217761805_i_fu_184_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_48),
        .Q(p_0_0_01185_217761805_i_fu_184[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01185_217761805_i_fu_184_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_47),
        .Q(p_0_0_01185_217761805_i_fu_184[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01185_217761805_i_fu_184_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_46),
        .Q(p_0_0_01185_217761805_i_fu_184[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01185_217761805_i_fu_184_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_45),
        .Q(p_0_0_01185_217761805_i_fu_184[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01185_217761805_i_fu_184_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_44),
        .Q(p_0_0_01185_217761805_i_fu_184[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01185_217761805_i_fu_184_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_43),
        .Q(p_0_0_01185_217761805_i_fu_184[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01185_217761805_i_fu_184_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_42),
        .Q(p_0_0_01185_217761805_i_fu_184[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01185_217761805_i_fu_184_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_41),
        .Q(p_0_0_01185_217761805_i_fu_184[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01185_217761805_i_fu_184_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_40),
        .Q(p_0_0_01185_217761805_i_fu_184[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01185_217761805_i_fu_184_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_39),
        .Q(p_0_0_01185_217761805_i_fu_184[9]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761805_i_load_reg_2044_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_0_01185_217761805_i_fu_184[0]),
        .Q(\p_0_0_01185_217761805_i_load_reg_2044_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761805_i_load_reg_2044_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_0_01185_217761805_i_fu_184[1]),
        .Q(\p_0_0_01185_217761805_i_load_reg_2044_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761805_i_load_reg_2044_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_0_01185_217761805_i_fu_184[2]),
        .Q(\p_0_0_01185_217761805_i_load_reg_2044_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761805_i_load_reg_2044_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_0_01185_217761805_i_fu_184[3]),
        .Q(\p_0_0_01185_217761805_i_load_reg_2044_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761805_i_load_reg_2044_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_0_01185_217761805_i_fu_184[4]),
        .Q(\p_0_0_01185_217761805_i_load_reg_2044_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761805_i_load_reg_2044_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_0_01185_217761805_i_fu_184[5]),
        .Q(\p_0_0_01185_217761805_i_load_reg_2044_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761805_i_load_reg_2044_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_0_01185_217761805_i_fu_184[6]),
        .Q(\p_0_0_01185_217761805_i_load_reg_2044_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761805_i_load_reg_2044_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_0_01185_217761805_i_fu_184[7]),
        .Q(\p_0_0_01185_217761805_i_load_reg_2044_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761805_i_load_reg_2044_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_0_01185_217761805_i_fu_184[8]),
        .Q(\p_0_0_01185_217761805_i_load_reg_2044_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761805_i_load_reg_2044_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_0_01185_217761805_i_fu_184[9]),
        .Q(\p_0_0_01185_217761805_i_load_reg_2044_reg[9]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_011551706_i_fu_196_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_011551706_i_fu_196_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(flow_control_loop_pipe_sequential_init_U_n_17),
        .Q(\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_011551706_i_fu_196_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_011551706_i_fu_196_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_011551706_i_fu_196_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(flow_control_loop_pipe_sequential_init_U_n_14),
        .Q(\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_011551706_i_fu_196_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(flow_control_loop_pipe_sequential_init_U_n_13),
        .Q(\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_011551706_i_fu_196_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(flow_control_loop_pipe_sequential_init_U_n_12),
        .Q(\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_011551706_i_fu_196_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(flow_control_loop_pipe_sequential_init_U_n_11),
        .Q(\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_011551706_i_fu_196_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(flow_control_loop_pipe_sequential_init_U_n_10),
        .Q(\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_011551706_i_fu_196_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(flow_control_loop_pipe_sequential_init_U_n_9),
        .Q(\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[9] ),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551706_i_load_reg_2062_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[0] ),
        .Q(\p_0_0_0_0_011551706_i_load_reg_2062_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551706_i_load_reg_2062_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[1] ),
        .Q(\p_0_0_0_0_011551706_i_load_reg_2062_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551706_i_load_reg_2062_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[2] ),
        .Q(\p_0_0_0_0_011551706_i_load_reg_2062_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551706_i_load_reg_2062_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[3] ),
        .Q(\p_0_0_0_0_011551706_i_load_reg_2062_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551706_i_load_reg_2062_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[4] ),
        .Q(\p_0_0_0_0_011551706_i_load_reg_2062_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551706_i_load_reg_2062_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[5] ),
        .Q(\p_0_0_0_0_011551706_i_load_reg_2062_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551706_i_load_reg_2062_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[6] ),
        .Q(\p_0_0_0_0_011551706_i_load_reg_2062_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551706_i_load_reg_2062_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[7] ),
        .Q(\p_0_0_0_0_011551706_i_load_reg_2062_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551706_i_load_reg_2062_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[8] ),
        .Q(\p_0_0_0_0_011551706_i_load_reg_2062_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551706_i_load_reg_2062_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[9] ),
        .Q(\p_0_0_0_0_011551706_i_load_reg_2062_reg[9]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_011561709_i_fu_200_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(flow_control_loop_pipe_sequential_init_U_n_58),
        .Q(p_0_1_0_0_011561709_i_fu_200[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_011561709_i_fu_200_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(flow_control_loop_pipe_sequential_init_U_n_57),
        .Q(p_0_1_0_0_011561709_i_fu_200[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_011561709_i_fu_200_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(flow_control_loop_pipe_sequential_init_U_n_56),
        .Q(p_0_1_0_0_011561709_i_fu_200[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_011561709_i_fu_200_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(flow_control_loop_pipe_sequential_init_U_n_55),
        .Q(p_0_1_0_0_011561709_i_fu_200[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_011561709_i_fu_200_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(flow_control_loop_pipe_sequential_init_U_n_54),
        .Q(p_0_1_0_0_011561709_i_fu_200[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_011561709_i_fu_200_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(flow_control_loop_pipe_sequential_init_U_n_53),
        .Q(p_0_1_0_0_011561709_i_fu_200[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_011561709_i_fu_200_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(flow_control_loop_pipe_sequential_init_U_n_52),
        .Q(p_0_1_0_0_011561709_i_fu_200[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_011561709_i_fu_200_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(flow_control_loop_pipe_sequential_init_U_n_51),
        .Q(p_0_1_0_0_011561709_i_fu_200[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_011561709_i_fu_200_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(flow_control_loop_pipe_sequential_init_U_n_50),
        .Q(p_0_1_0_0_011561709_i_fu_200[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_011561709_i_fu_200_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(flow_control_loop_pipe_sequential_init_U_n_49),
        .Q(p_0_1_0_0_011561709_i_fu_200[9]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561709_i_load_reg_2068_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_1_0_0_011561709_i_fu_200[0]),
        .Q(\p_0_1_0_0_011561709_i_load_reg_2068_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561709_i_load_reg_2068_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_1_0_0_011561709_i_fu_200[1]),
        .Q(\p_0_1_0_0_011561709_i_load_reg_2068_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561709_i_load_reg_2068_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_1_0_0_011561709_i_fu_200[2]),
        .Q(\p_0_1_0_0_011561709_i_load_reg_2068_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561709_i_load_reg_2068_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_1_0_0_011561709_i_fu_200[3]),
        .Q(\p_0_1_0_0_011561709_i_load_reg_2068_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561709_i_load_reg_2068_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_1_0_0_011561709_i_fu_200[4]),
        .Q(\p_0_1_0_0_011561709_i_load_reg_2068_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561709_i_load_reg_2068_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_1_0_0_011561709_i_fu_200[5]),
        .Q(\p_0_1_0_0_011561709_i_load_reg_2068_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561709_i_load_reg_2068_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_1_0_0_011561709_i_fu_200[6]),
        .Q(\p_0_1_0_0_011561709_i_load_reg_2068_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561709_i_load_reg_2068_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_1_0_0_011561709_i_fu_200[7]),
        .Q(\p_0_1_0_0_011561709_i_load_reg_2068_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561709_i_load_reg_2068_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_1_0_0_011561709_i_fu_200[8]),
        .Q(\p_0_1_0_0_011561709_i_load_reg_2068_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561709_i_load_reg_2068_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_1_0_0_011561709_i_fu_200[9]),
        .Q(\p_0_1_0_0_011561709_i_load_reg_2068_reg[9]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_011571712_i_fu_204_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(flow_control_loop_pipe_sequential_init_U_n_68),
        .Q(p_0_2_0_0_011571712_i_fu_204__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_011571712_i_fu_204_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(flow_control_loop_pipe_sequential_init_U_n_67),
        .Q(p_0_2_0_0_011571712_i_fu_204__0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_011571712_i_fu_204_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(flow_control_loop_pipe_sequential_init_U_n_66),
        .Q(p_0_2_0_0_011571712_i_fu_204__0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_011571712_i_fu_204_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(flow_control_loop_pipe_sequential_init_U_n_65),
        .Q(p_0_2_0_0_011571712_i_fu_204__0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_011571712_i_fu_204_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(flow_control_loop_pipe_sequential_init_U_n_64),
        .Q(p_0_2_0_0_011571712_i_fu_204__0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_011571712_i_fu_204_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(flow_control_loop_pipe_sequential_init_U_n_63),
        .Q(p_0_2_0_0_011571712_i_fu_204__0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_011571712_i_fu_204_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(flow_control_loop_pipe_sequential_init_U_n_62),
        .Q(p_0_2_0_0_011571712_i_fu_204__0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_011571712_i_fu_204_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(flow_control_loop_pipe_sequential_init_U_n_61),
        .Q(p_0_2_0_0_011571712_i_fu_204__0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_011571712_i_fu_204_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(flow_control_loop_pipe_sequential_init_U_n_60),
        .Q(p_0_2_0_0_011571712_i_fu_204__0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_011571712_i_fu_204_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(flow_control_loop_pipe_sequential_init_U_n_59),
        .Q(p_0_2_0_0_011571712_i_fu_204__0[9]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571712_i_load_reg_2074_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_2_0_0_011571712_i_fu_204__0[0]),
        .Q(\p_0_2_0_0_011571712_i_load_reg_2074_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571712_i_load_reg_2074_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_2_0_0_011571712_i_fu_204__0[1]),
        .Q(\p_0_2_0_0_011571712_i_load_reg_2074_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571712_i_load_reg_2074_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_2_0_0_011571712_i_fu_204__0[2]),
        .Q(\p_0_2_0_0_011571712_i_load_reg_2074_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571712_i_load_reg_2074_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_2_0_0_011571712_i_fu_204__0[3]),
        .Q(\p_0_2_0_0_011571712_i_load_reg_2074_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571712_i_load_reg_2074_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_2_0_0_011571712_i_fu_204__0[4]),
        .Q(\p_0_2_0_0_011571712_i_load_reg_2074_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571712_i_load_reg_2074_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_2_0_0_011571712_i_fu_204__0[5]),
        .Q(\p_0_2_0_0_011571712_i_load_reg_2074_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571712_i_load_reg_2074_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_2_0_0_011571712_i_fu_204__0[6]),
        .Q(\p_0_2_0_0_011571712_i_load_reg_2074_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571712_i_load_reg_2074_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_2_0_0_011571712_i_fu_204__0[7]),
        .Q(\p_0_2_0_0_011571712_i_load_reg_2074_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571712_i_load_reg_2074_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_2_0_0_011571712_i_fu_204__0[8]),
        .Q(\p_0_2_0_0_011571712_i_load_reg_2074_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571712_i_load_reg_2074_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(p_0_2_0_0_011571712_i_fu_204__0[9]),
        .Q(\p_0_2_0_0_011571712_i_load_reg_2074_reg[9]_0 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \pix_7_reg_409[9]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(\icmp_ln881_reg_1964_reg_n_5_[0] ),
        .O(pix_7_reg_409));
  FDRE \pix_7_reg_409_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_7_reg_409_reg_n_5_[0] ),
        .Q(\pix_reg_419_pp0_iter2_reg_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \pix_7_reg_409_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_7_reg_409_reg_n_5_[1] ),
        .Q(\pix_reg_419_pp0_iter2_reg_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \pix_7_reg_409_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_7_reg_409_reg_n_5_[2] ),
        .Q(\pix_reg_419_pp0_iter2_reg_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \pix_7_reg_409_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_7_reg_409_reg_n_5_[3] ),
        .Q(\pix_reg_419_pp0_iter2_reg_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \pix_7_reg_409_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_7_reg_409_reg_n_5_[4] ),
        .Q(\pix_reg_419_pp0_iter2_reg_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \pix_7_reg_409_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_7_reg_409_reg_n_5_[5] ),
        .Q(\pix_reg_419_pp0_iter2_reg_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \pix_7_reg_409_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_7_reg_409_reg_n_5_[6] ),
        .Q(\pix_reg_419_pp0_iter2_reg_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \pix_7_reg_409_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_7_reg_409_reg_n_5_[7] ),
        .Q(\pix_reg_419_pp0_iter2_reg_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \pix_7_reg_409_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_7_reg_409_reg_n_5_[8] ),
        .Q(\pix_reg_419_pp0_iter2_reg_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \pix_7_reg_409_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_7_reg_409_reg_n_5_[9] ),
        .Q(\pix_reg_419_pp0_iter2_reg_reg[9]_0 [9]),
        .R(1'b0));
  FDRE \pix_7_reg_409_reg[0] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_107),
        .Q(\pix_7_reg_409_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \pix_7_reg_409_reg[1] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_106),
        .Q(\pix_7_reg_409_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \pix_7_reg_409_reg[2] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_105),
        .Q(\pix_7_reg_409_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \pix_7_reg_409_reg[3] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_104),
        .Q(\pix_7_reg_409_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \pix_7_reg_409_reg[4] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_103),
        .Q(\pix_7_reg_409_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \pix_7_reg_409_reg[5] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_102),
        .Q(\pix_7_reg_409_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \pix_7_reg_409_reg[6] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_101),
        .Q(\pix_7_reg_409_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \pix_7_reg_409_reg[7] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_100),
        .Q(\pix_7_reg_409_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \pix_7_reg_409_reg[8] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_99),
        .Q(\pix_7_reg_409_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \pix_7_reg_409_reg[9] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_98),
        .Q(\pix_7_reg_409_reg_n_5_[9] ),
        .R(1'b0));
  FDRE \pix_8_reg_399_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_8_reg_399[0]),
        .Q(pix_8_reg_399_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \pix_8_reg_399_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_8_reg_399[1]),
        .Q(pix_8_reg_399_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \pix_8_reg_399_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_8_reg_399[2]),
        .Q(pix_8_reg_399_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \pix_8_reg_399_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_8_reg_399[3]),
        .Q(pix_8_reg_399_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \pix_8_reg_399_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_8_reg_399[4]),
        .Q(pix_8_reg_399_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \pix_8_reg_399_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_8_reg_399[5]),
        .Q(pix_8_reg_399_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \pix_8_reg_399_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_8_reg_399[6]),
        .Q(pix_8_reg_399_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \pix_8_reg_399_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_8_reg_399[7]),
        .Q(pix_8_reg_399_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \pix_8_reg_399_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_8_reg_399[8]),
        .Q(pix_8_reg_399_pp0_iter2_reg[8]),
        .R(1'b0));
  FDRE \pix_8_reg_399_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_8_reg_399[9]),
        .Q(pix_8_reg_399_pp0_iter2_reg[9]),
        .R(1'b0));
  FDRE \pix_8_reg_399_reg[0] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_117),
        .Q(pix_8_reg_399[0]),
        .R(1'b0));
  FDRE \pix_8_reg_399_reg[1] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_116),
        .Q(pix_8_reg_399[1]),
        .R(1'b0));
  FDRE \pix_8_reg_399_reg[2] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_115),
        .Q(pix_8_reg_399[2]),
        .R(1'b0));
  FDRE \pix_8_reg_399_reg[3] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_114),
        .Q(pix_8_reg_399[3]),
        .R(1'b0));
  FDRE \pix_8_reg_399_reg[4] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_113),
        .Q(pix_8_reg_399[4]),
        .R(1'b0));
  FDRE \pix_8_reg_399_reg[5] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_112),
        .Q(pix_8_reg_399[5]),
        .R(1'b0));
  FDRE \pix_8_reg_399_reg[6] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_111),
        .Q(pix_8_reg_399[6]),
        .R(1'b0));
  FDRE \pix_8_reg_399_reg[7] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_110),
        .Q(pix_8_reg_399[7]),
        .R(1'b0));
  FDRE \pix_8_reg_399_reg[8] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_109),
        .Q(pix_8_reg_399[8]),
        .R(1'b0));
  FDRE \pix_8_reg_399_reg[9] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_108),
        .Q(pix_8_reg_399[9]),
        .R(1'b0));
  FDRE \pix_reg_419_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_reg_419__0[0]),
        .Q(pix_reg_419_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \pix_reg_419_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_reg_419__0[1]),
        .Q(pix_reg_419_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \pix_reg_419_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_reg_419__0[2]),
        .Q(pix_reg_419_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \pix_reg_419_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_reg_419__0[3]),
        .Q(pix_reg_419_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \pix_reg_419_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_reg_419__0[4]),
        .Q(pix_reg_419_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \pix_reg_419_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_reg_419__0[5]),
        .Q(pix_reg_419_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \pix_reg_419_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_reg_419__0[6]),
        .Q(pix_reg_419_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \pix_reg_419_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_reg_419__0[7]),
        .Q(pix_reg_419_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \pix_reg_419_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_reg_419__0[8]),
        .Q(pix_reg_419_pp0_iter2_reg[8]),
        .R(1'b0));
  FDRE \pix_reg_419_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_reg_419__0[9]),
        .Q(pix_reg_419_pp0_iter2_reg[9]),
        .R(1'b0));
  FDRE \pix_reg_419_reg[0] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_127),
        .Q(pix_reg_419__0[0]),
        .R(1'b0));
  FDRE \pix_reg_419_reg[1] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_126),
        .Q(pix_reg_419__0[1]),
        .R(1'b0));
  FDRE \pix_reg_419_reg[2] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_125),
        .Q(pix_reg_419__0[2]),
        .R(1'b0));
  FDRE \pix_reg_419_reg[3] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_124),
        .Q(pix_reg_419__0[3]),
        .R(1'b0));
  FDRE \pix_reg_419_reg[4] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_123),
        .Q(pix_reg_419__0[4]),
        .R(1'b0));
  FDRE \pix_reg_419_reg[5] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_122),
        .Q(pix_reg_419__0[5]),
        .R(1'b0));
  FDRE \pix_reg_419_reg[6] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_121),
        .Q(pix_reg_419__0[6]),
        .R(1'b0));
  FDRE \pix_reg_419_reg[7] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_120),
        .Q(pix_reg_419__0[7]),
        .R(1'b0));
  FDRE \pix_reg_419_reg[8] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_119),
        .Q(pix_reg_419__0[8]),
        .R(1'b0));
  FDRE \pix_reg_419_reg[9] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_118),
        .Q(pix_reg_419__0[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FFFF80017FFE)) 
    \r_2_reg_2125[7]_i_10 
       (.I0(\tmp_23_reg_2142[2]_i_28_n_5 ),
        .I1(add_ln1033_fu_1278_p2[7]),
        .I2(\tmp_23_reg_2142[2]_i_29_n_5 ),
        .I3(add_ln1033_fu_1278_p2[6]),
        .I4(add_ln1033_fu_1278_p2[8]),
        .I5(\tmp_23_reg_2142_reg[2]_i_19_n_9 ),
        .O(\r_2_reg_2125[7]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h0000FFFF80017FFE)) 
    \r_2_reg_2125[7]_i_11 
       (.I0(\tmp_23_reg_2142[2]_i_26_n_5 ),
        .I1(add_ln1039_fu_1462_p2[7]),
        .I2(\tmp_23_reg_2142[2]_i_25_n_5 ),
        .I3(add_ln1039_fu_1462_p2[6]),
        .I4(add_ln1039_fu_1462_p2[8]),
        .I5(\tmp_23_reg_2142_reg[2]_i_7_n_9 ),
        .O(\r_2_reg_2125[7]_i_11_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT5 #(
    .INIT(32'h00FF817E)) 
    \r_2_reg_2125[7]_i_12 
       (.I0(\tmp_23_reg_2142[2]_i_28_n_5 ),
        .I1(add_ln1033_fu_1278_p2[6]),
        .I2(\tmp_23_reg_2142[2]_i_29_n_5 ),
        .I3(add_ln1033_fu_1278_p2[7]),
        .I4(\tmp_23_reg_2142_reg[2]_i_19_n_9 ),
        .O(\r_2_reg_2125[7]_i_12_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'h00FF817E)) 
    \r_2_reg_2125[7]_i_13 
       (.I0(\tmp_23_reg_2142[2]_i_26_n_5 ),
        .I1(add_ln1039_fu_1462_p2[6]),
        .I2(\tmp_23_reg_2142[2]_i_25_n_5 ),
        .I3(add_ln1039_fu_1462_p2[7]),
        .I4(\tmp_23_reg_2142_reg[2]_i_7_n_9 ),
        .O(\r_2_reg_2125[7]_i_13_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'h41BE)) 
    \r_2_reg_2125[7]_i_14 
       (.I0(\tmp_23_reg_2142_reg[2]_i_19_n_9 ),
        .I1(\tmp_23_reg_2142[2]_i_28_n_5 ),
        .I2(\tmp_23_reg_2142[2]_i_29_n_5 ),
        .I3(add_ln1033_fu_1278_p2[6]),
        .O(\r_2_reg_2125[7]_i_14_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'h0F96)) 
    \r_2_reg_2125[7]_i_15 
       (.I0(\tmp_23_reg_2142[2]_i_26_n_5 ),
        .I1(\tmp_23_reg_2142[2]_i_25_n_5 ),
        .I2(add_ln1039_fu_1462_p2[6]),
        .I3(\tmp_23_reg_2142_reg[2]_i_7_n_9 ),
        .O(\r_2_reg_2125[7]_i_15_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \r_2_reg_2125[7]_i_16 
       (.I0(\r_2_reg_2125[7]_i_27_n_5 ),
        .I1(add_ln1033_fu_1278_p2[5]),
        .I2(\tmp_23_reg_2142_reg[2]_i_19_n_9 ),
        .O(\r_2_reg_2125[7]_i_16_n_5 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \r_2_reg_2125[7]_i_18 
       (.I0(add_ln1039_fu_1462_p2[4]),
        .I1(add_ln1039_fu_1462_p2[2]),
        .I2(add_ln1039_fu_1462_p2[1]),
        .I3(add_ln1039_fu_1462_p2[0]),
        .I4(add_ln1039_fu_1462_p2[3]),
        .I5(add_ln1039_fu_1462_p2[5]),
        .O(\r_2_reg_2125[7]_i_18_n_5 ));
  LUT6 #(
    .INIT(64'h40000000BFFFFFFF)) 
    \r_2_reg_2125[7]_i_19 
       (.I0(\tmp_23_reg_2142_reg[2]_i_19_n_9 ),
        .I1(add_ln1033_fu_1278_p2[3]),
        .I2(add_ln1033_fu_1278_p2[0]),
        .I3(add_ln1033_fu_1278_p2[1]),
        .I4(add_ln1033_fu_1278_p2[2]),
        .I5(add_ln1033_fu_1278_p2[4]),
        .O(\r_2_reg_2125[7]_i_19_n_5 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \r_2_reg_2125[7]_i_2 
       (.I0(\pix_7_reg_409_reg_n_5_[7] ),
        .I1(\r_2_reg_2125[7]_i_10_n_5 ),
        .I2(\b_2_reg_2130_reg[9]_i_8_n_9 ),
        .I3(\r_2_reg_2125[7]_i_11_n_5 ),
        .O(\r_2_reg_2125[7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h6333333333333333)) 
    \r_2_reg_2125[7]_i_20 
       (.I0(\tmp_23_reg_2142_reg[2]_i_7_n_9 ),
        .I1(add_ln1039_fu_1462_p2[4]),
        .I2(add_ln1039_fu_1462_p2[0]),
        .I3(add_ln1039_fu_1462_p2[1]),
        .I4(add_ln1039_fu_1462_p2[2]),
        .I5(add_ln1039_fu_1462_p2[3]),
        .O(\r_2_reg_2125[7]_i_20_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'h4000BFFF)) 
    \r_2_reg_2125[7]_i_21 
       (.I0(\tmp_23_reg_2142_reg[2]_i_19_n_9 ),
        .I1(add_ln1033_fu_1278_p2[1]),
        .I2(add_ln1033_fu_1278_p2[0]),
        .I3(add_ln1033_fu_1278_p2[2]),
        .I4(add_ln1033_fu_1278_p2[3]),
        .O(\r_2_reg_2125[7]_i_21_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'h00FF807F)) 
    \r_2_reg_2125[7]_i_22 
       (.I0(add_ln1039_fu_1462_p2[2]),
        .I1(add_ln1039_fu_1462_p2[1]),
        .I2(add_ln1039_fu_1462_p2[0]),
        .I3(add_ln1039_fu_1462_p2[3]),
        .I4(\tmp_23_reg_2142_reg[2]_i_7_n_9 ),
        .O(\r_2_reg_2125[7]_i_22_n_5 ));
  LUT2 #(
    .INIT(4'h7)) 
    \r_2_reg_2125[7]_i_23 
       (.I0(add_ln1033_fu_1278_p2[0]),
        .I1(add_ln1033_fu_1278_p2[1]),
        .O(\r_2_reg_2125[7]_i_23_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'h40BF)) 
    \r_2_reg_2125[7]_i_25 
       (.I0(\tmp_23_reg_2142_reg[2]_i_7_n_9 ),
        .I1(add_ln1039_fu_1462_p2[0]),
        .I2(add_ln1039_fu_1462_p2[1]),
        .I3(add_ln1039_fu_1462_p2[2]),
        .O(\r_2_reg_2125[7]_i_25_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'h39)) 
    \r_2_reg_2125[7]_i_26 
       (.I0(add_ln1033_fu_1278_p2[0]),
        .I1(add_ln1033_fu_1278_p2[1]),
        .I2(\tmp_23_reg_2142_reg[2]_i_19_n_9 ),
        .O(\r_2_reg_2125[7]_i_26_n_5 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \r_2_reg_2125[7]_i_27 
       (.I0(add_ln1033_fu_1278_p2[4]),
        .I1(add_ln1033_fu_1278_p2[2]),
        .I2(add_ln1033_fu_1278_p2[1]),
        .I3(add_ln1033_fu_1278_p2[0]),
        .I4(add_ln1033_fu_1278_p2[3]),
        .I5(add_ln1033_fu_1278_p2[5]),
        .O(\r_2_reg_2125[7]_i_27_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_2125[7]_i_29 
       (.I0(sub_ln1039_fu_1442_p2[7]),
        .I1(sub_ln1039_1_fu_1448_p2[7]),
        .O(\r_2_reg_2125[7]_i_29_n_5 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \r_2_reg_2125[7]_i_3 
       (.I0(\pix_7_reg_409_reg_n_5_[6] ),
        .I1(\r_2_reg_2125[7]_i_12_n_5 ),
        .I2(\b_2_reg_2130_reg[9]_i_8_n_9 ),
        .I3(\r_2_reg_2125[7]_i_13_n_5 ),
        .O(\r_2_reg_2125[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_2125[7]_i_30 
       (.I0(sub_ln1039_fu_1442_p2[6]),
        .I1(sub_ln1039_1_fu_1448_p2[6]),
        .O(\r_2_reg_2125[7]_i_30_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_2125[7]_i_31 
       (.I0(sub_ln1039_fu_1442_p2[5]),
        .I1(sub_ln1039_1_fu_1448_p2[5]),
        .O(\r_2_reg_2125[7]_i_31_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_2125[7]_i_32 
       (.I0(sub_ln1039_fu_1442_p2[4]),
        .I1(sub_ln1039_1_fu_1448_p2[4]),
        .O(\r_2_reg_2125[7]_i_32_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_2125[7]_i_33 
       (.I0(sub_ln1039_fu_1442_p2[3]),
        .I1(sub_ln1039_1_fu_1448_p2[3]),
        .O(\r_2_reg_2125[7]_i_33_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_2125[7]_i_34 
       (.I0(sub_ln1039_fu_1442_p2[2]),
        .I1(sub_ln1039_1_fu_1448_p2[2]),
        .O(\r_2_reg_2125[7]_i_34_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_2125[7]_i_35 
       (.I0(sub_ln1039_fu_1442_p2[1]),
        .I1(sub_ln1039_1_fu_1448_p2[1]),
        .O(\r_2_reg_2125[7]_i_35_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_2125[7]_i_36 
       (.I0(sub_ln1039_fu_1442_p2[0]),
        .I1(sub_ln1039_1_fu_1448_p2[0]),
        .O(\r_2_reg_2125[7]_i_36_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_2125[7]_i_38 
       (.I0(sub_ln1033_fu_1258_p2[7]),
        .I1(sub_ln1033_1_fu_1264_p2[7]),
        .O(\r_2_reg_2125[7]_i_38_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_2125[7]_i_39 
       (.I0(sub_ln1033_fu_1258_p2[6]),
        .I1(sub_ln1033_1_fu_1264_p2[6]),
        .O(\r_2_reg_2125[7]_i_39_n_5 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \r_2_reg_2125[7]_i_4 
       (.I0(\pix_7_reg_409_reg_n_5_[5] ),
        .I1(\r_2_reg_2125[7]_i_14_n_5 ),
        .I2(\b_2_reg_2130_reg[9]_i_8_n_9 ),
        .I3(\r_2_reg_2125[7]_i_15_n_5 ),
        .O(\r_2_reg_2125[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_2125[7]_i_40 
       (.I0(sub_ln1033_fu_1258_p2[5]),
        .I1(sub_ln1033_1_fu_1264_p2[5]),
        .O(\r_2_reg_2125[7]_i_40_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_2125[7]_i_41 
       (.I0(sub_ln1033_fu_1258_p2[4]),
        .I1(sub_ln1033_1_fu_1264_p2[4]),
        .O(\r_2_reg_2125[7]_i_41_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_2125[7]_i_42 
       (.I0(sub_ln1033_fu_1258_p2[3]),
        .I1(sub_ln1033_1_fu_1264_p2[3]),
        .O(\r_2_reg_2125[7]_i_42_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_2125[7]_i_43 
       (.I0(sub_ln1033_fu_1258_p2[2]),
        .I1(sub_ln1033_1_fu_1264_p2[2]),
        .O(\r_2_reg_2125[7]_i_43_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_2125[7]_i_44 
       (.I0(sub_ln1033_fu_1258_p2[1]),
        .I1(sub_ln1033_1_fu_1264_p2[1]),
        .O(\r_2_reg_2125[7]_i_44_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_2125[7]_i_45 
       (.I0(sub_ln1033_fu_1258_p2[0]),
        .I1(sub_ln1033_1_fu_1264_p2[0]),
        .O(\r_2_reg_2125[7]_i_45_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_2_reg_2125[7]_i_46 
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[7]),
        .I1(ap_phi_reg_pp0_iter2_up_reg_501[7]),
        .O(\r_2_reg_2125[7]_i_46_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_2_reg_2125[7]_i_47 
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[6]),
        .I1(ap_phi_reg_pp0_iter2_up_reg_501[6]),
        .O(\r_2_reg_2125[7]_i_47_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_2_reg_2125[7]_i_48 
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[5]),
        .I1(ap_phi_reg_pp0_iter2_up_reg_501[5]),
        .O(\r_2_reg_2125[7]_i_48_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_2_reg_2125[7]_i_49 
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[4]),
        .I1(ap_phi_reg_pp0_iter2_up_reg_501[4]),
        .O(\r_2_reg_2125[7]_i_49_n_5 ));
  LUT6 #(
    .INIT(64'hA6565656A6A656A6)) 
    \r_2_reg_2125[7]_i_5 
       (.I0(\pix_7_reg_409_reg_n_5_[4] ),
        .I1(\r_2_reg_2125[7]_i_16_n_5 ),
        .I2(\b_2_reg_2130_reg[9]_i_8_n_9 ),
        .I3(\tmp_23_reg_2142_reg[2]_i_7_n_9 ),
        .I4(add_ln1039_fu_1462_p2[5]),
        .I5(\r_2_reg_2125[7]_i_18_n_5 ),
        .O(\r_2_reg_2125[7]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_2_reg_2125[7]_i_50 
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[3]),
        .I1(ap_phi_reg_pp0_iter2_up_reg_501[3]),
        .O(\r_2_reg_2125[7]_i_50_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_2_reg_2125[7]_i_51 
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[2]),
        .I1(ap_phi_reg_pp0_iter2_up_reg_501[2]),
        .O(\r_2_reg_2125[7]_i_51_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_2_reg_2125[7]_i_52 
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[1]),
        .I1(ap_phi_reg_pp0_iter2_up_reg_501[1]),
        .O(\r_2_reg_2125[7]_i_52_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_2_reg_2125[7]_i_53 
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[0]),
        .I1(ap_phi_reg_pp0_iter2_up_reg_501[0]),
        .O(\r_2_reg_2125[7]_i_53_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_2_reg_2125[7]_i_55 
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[7]),
        .I1(ap_phi_reg_pp0_iter2_left_reg_474[7]),
        .O(\r_2_reg_2125[7]_i_55_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_2_reg_2125[7]_i_56 
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[6]),
        .I1(ap_phi_reg_pp0_iter2_left_reg_474[6]),
        .O(\r_2_reg_2125[7]_i_56_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_2_reg_2125[7]_i_57 
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[5]),
        .I1(ap_phi_reg_pp0_iter2_left_reg_474[5]),
        .O(\r_2_reg_2125[7]_i_57_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_2_reg_2125[7]_i_58 
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[4]),
        .I1(ap_phi_reg_pp0_iter2_left_reg_474[4]),
        .O(\r_2_reg_2125[7]_i_58_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_2_reg_2125[7]_i_59 
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[3]),
        .I1(ap_phi_reg_pp0_iter2_left_reg_474[3]),
        .O(\r_2_reg_2125[7]_i_59_n_5 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \r_2_reg_2125[7]_i_6 
       (.I0(\pix_7_reg_409_reg_n_5_[3] ),
        .I1(\r_2_reg_2125[7]_i_19_n_5 ),
        .I2(\b_2_reg_2130_reg[9]_i_8_n_9 ),
        .I3(\r_2_reg_2125[7]_i_20_n_5 ),
        .O(\r_2_reg_2125[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_2_reg_2125[7]_i_60 
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[2]),
        .I1(ap_phi_reg_pp0_iter2_left_reg_474[2]),
        .O(\r_2_reg_2125[7]_i_60_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_2_reg_2125[7]_i_61 
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[1]),
        .I1(ap_phi_reg_pp0_iter2_left_reg_474[1]),
        .O(\r_2_reg_2125[7]_i_61_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_2_reg_2125[7]_i_62 
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[0]),
        .I1(ap_phi_reg_pp0_iter2_left_reg_474[0]),
        .O(\r_2_reg_2125[7]_i_62_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_2_reg_2125[7]_i_64 
       (.I0(ap_phi_reg_pp0_iter2_down_1_reg_438[7]),
        .I1(ap_phi_reg_pp0_iter2_down_reg_447[7]),
        .O(\r_2_reg_2125[7]_i_64_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_2_reg_2125[7]_i_65 
       (.I0(ap_phi_reg_pp0_iter2_down_1_reg_438[6]),
        .I1(ap_phi_reg_pp0_iter2_down_reg_447[6]),
        .O(\r_2_reg_2125[7]_i_65_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_2_reg_2125[7]_i_66 
       (.I0(ap_phi_reg_pp0_iter2_down_1_reg_438[5]),
        .I1(ap_phi_reg_pp0_iter2_down_reg_447[5]),
        .O(\r_2_reg_2125[7]_i_66_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_2_reg_2125[7]_i_67 
       (.I0(ap_phi_reg_pp0_iter2_down_1_reg_438[4]),
        .I1(ap_phi_reg_pp0_iter2_down_reg_447[4]),
        .O(\r_2_reg_2125[7]_i_67_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_2_reg_2125[7]_i_68 
       (.I0(ap_phi_reg_pp0_iter2_down_1_reg_438[3]),
        .I1(ap_phi_reg_pp0_iter2_down_reg_447[3]),
        .O(\r_2_reg_2125[7]_i_68_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_2_reg_2125[7]_i_69 
       (.I0(ap_phi_reg_pp0_iter2_down_1_reg_438[2]),
        .I1(ap_phi_reg_pp0_iter2_down_reg_447[2]),
        .O(\r_2_reg_2125[7]_i_69_n_5 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \r_2_reg_2125[7]_i_7 
       (.I0(\pix_7_reg_409_reg_n_5_[2] ),
        .I1(\r_2_reg_2125[7]_i_21_n_5 ),
        .I2(\b_2_reg_2130_reg[9]_i_8_n_9 ),
        .I3(\r_2_reg_2125[7]_i_22_n_5 ),
        .O(\r_2_reg_2125[7]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_2_reg_2125[7]_i_70 
       (.I0(ap_phi_reg_pp0_iter2_down_1_reg_438[1]),
        .I1(ap_phi_reg_pp0_iter2_down_reg_447[1]),
        .O(\r_2_reg_2125[7]_i_70_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_2_reg_2125[7]_i_71 
       (.I0(ap_phi_reg_pp0_iter2_down_1_reg_438[0]),
        .I1(ap_phi_reg_pp0_iter2_down_reg_447[0]),
        .O(\r_2_reg_2125[7]_i_71_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_2_reg_2125[7]_i_72 
       (.I0(right_1_fu_176[7]),
        .I1(right_fu_172__0[7]),
        .O(\r_2_reg_2125[7]_i_72_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_2_reg_2125[7]_i_73 
       (.I0(right_1_fu_176[6]),
        .I1(right_fu_172__0[6]),
        .O(\r_2_reg_2125[7]_i_73_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_2_reg_2125[7]_i_74 
       (.I0(right_1_fu_176[5]),
        .I1(right_fu_172__0[5]),
        .O(\r_2_reg_2125[7]_i_74_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_2_reg_2125[7]_i_75 
       (.I0(right_1_fu_176[4]),
        .I1(right_fu_172__0[4]),
        .O(\r_2_reg_2125[7]_i_75_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_2_reg_2125[7]_i_76 
       (.I0(right_1_fu_176[3]),
        .I1(right_fu_172__0[3]),
        .O(\r_2_reg_2125[7]_i_76_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_2_reg_2125[7]_i_77 
       (.I0(right_1_fu_176[2]),
        .I1(right_fu_172__0[2]),
        .O(\r_2_reg_2125[7]_i_77_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_2_reg_2125[7]_i_78 
       (.I0(right_1_fu_176[1]),
        .I1(right_fu_172__0[1]),
        .O(\r_2_reg_2125[7]_i_78_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_2_reg_2125[7]_i_79 
       (.I0(right_1_fu_176[0]),
        .I1(right_fu_172__0[0]),
        .O(\r_2_reg_2125[7]_i_79_n_5 ));
  LUT6 #(
    .INIT(64'h5555A956AAAAA956)) 
    \r_2_reg_2125[7]_i_8 
       (.I0(\pix_7_reg_409_reg_n_5_[1] ),
        .I1(\tmp_23_reg_2142_reg[2]_i_19_n_9 ),
        .I2(\r_2_reg_2125[7]_i_23_n_5 ),
        .I3(add_ln1033_fu_1278_p2[2]),
        .I4(\b_2_reg_2130_reg[9]_i_8_n_9 ),
        .I5(\r_2_reg_2125[7]_i_25_n_5 ),
        .O(\r_2_reg_2125[7]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hA656A6A656A65656)) 
    \r_2_reg_2125[7]_i_9 
       (.I0(\pix_7_reg_409_reg_n_5_[0] ),
        .I1(\r_2_reg_2125[7]_i_26_n_5 ),
        .I2(\b_2_reg_2130_reg[9]_i_8_n_9 ),
        .I3(\tmp_23_reg_2142_reg[2]_i_7_n_9 ),
        .I4(add_ln1039_fu_1462_p2[0]),
        .I5(add_ln1039_fu_1462_p2[1]),
        .O(\r_2_reg_2125[7]_i_9_n_5 ));
  FDRE \r_2_reg_2125_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\r_2_reg_2125_reg[7]_i_1_n_20 ),
        .Q(r_2_reg_2125[0]),
        .R(1'b0));
  FDRE \r_2_reg_2125_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\r_2_reg_2125_reg[7]_i_1_n_19 ),
        .Q(r_2_reg_2125[1]),
        .R(1'b0));
  FDRE \r_2_reg_2125_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\r_2_reg_2125_reg[7]_i_1_n_18 ),
        .Q(r_2_reg_2125[2]),
        .R(1'b0));
  FDRE \r_2_reg_2125_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\r_2_reg_2125_reg[7]_i_1_n_17 ),
        .Q(r_2_reg_2125[3]),
        .R(1'b0));
  FDRE \r_2_reg_2125_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\r_2_reg_2125_reg[7]_i_1_n_16 ),
        .Q(r_2_reg_2125[4]),
        .R(1'b0));
  FDRE \r_2_reg_2125_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\r_2_reg_2125_reg[7]_i_1_n_15 ),
        .Q(r_2_reg_2125[5]),
        .R(1'b0));
  FDRE \r_2_reg_2125_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\r_2_reg_2125_reg[7]_i_1_n_14 ),
        .Q(r_2_reg_2125[6]),
        .R(1'b0));
  FDRE \r_2_reg_2125_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\r_2_reg_2125_reg[7]_i_1_n_13 ),
        .Q(r_2_reg_2125[7]),
        .R(1'b0));
  CARRY8 \r_2_reg_2125_reg[7]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\r_2_reg_2125_reg[7]_i_1_n_5 ,\r_2_reg_2125_reg[7]_i_1_n_6 ,\r_2_reg_2125_reg[7]_i_1_n_7 ,\r_2_reg_2125_reg[7]_i_1_n_8 ,\r_2_reg_2125_reg[7]_i_1_n_9 ,\r_2_reg_2125_reg[7]_i_1_n_10 ,\r_2_reg_2125_reg[7]_i_1_n_11 ,\r_2_reg_2125_reg[7]_i_1_n_12 }),
        .DI({\pix_7_reg_409_reg_n_5_[7] ,\pix_7_reg_409_reg_n_5_[6] ,\pix_7_reg_409_reg_n_5_[5] ,\pix_7_reg_409_reg_n_5_[4] ,\pix_7_reg_409_reg_n_5_[3] ,\pix_7_reg_409_reg_n_5_[2] ,\pix_7_reg_409_reg_n_5_[1] ,\pix_7_reg_409_reg_n_5_[0] }),
        .O({\r_2_reg_2125_reg[7]_i_1_n_13 ,\r_2_reg_2125_reg[7]_i_1_n_14 ,\r_2_reg_2125_reg[7]_i_1_n_15 ,\r_2_reg_2125_reg[7]_i_1_n_16 ,\r_2_reg_2125_reg[7]_i_1_n_17 ,\r_2_reg_2125_reg[7]_i_1_n_18 ,\r_2_reg_2125_reg[7]_i_1_n_19 ,\r_2_reg_2125_reg[7]_i_1_n_20 }),
        .S({\r_2_reg_2125[7]_i_2_n_5 ,\r_2_reg_2125[7]_i_3_n_5 ,\r_2_reg_2125[7]_i_4_n_5 ,\r_2_reg_2125[7]_i_5_n_5 ,\r_2_reg_2125[7]_i_6_n_5 ,\r_2_reg_2125[7]_i_7_n_5 ,\r_2_reg_2125[7]_i_8_n_5 ,\r_2_reg_2125[7]_i_9_n_5 }));
  CARRY8 \r_2_reg_2125_reg[7]_i_17 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\r_2_reg_2125_reg[7]_i_17_n_5 ,\r_2_reg_2125_reg[7]_i_17_n_6 ,\r_2_reg_2125_reg[7]_i_17_n_7 ,\r_2_reg_2125_reg[7]_i_17_n_8 ,\r_2_reg_2125_reg[7]_i_17_n_9 ,\r_2_reg_2125_reg[7]_i_17_n_10 ,\r_2_reg_2125_reg[7]_i_17_n_11 ,\r_2_reg_2125_reg[7]_i_17_n_12 }),
        .DI(sub_ln1039_fu_1442_p2[7:0]),
        .O(add_ln1039_fu_1462_p2[7:0]),
        .S({\r_2_reg_2125[7]_i_29_n_5 ,\r_2_reg_2125[7]_i_30_n_5 ,\r_2_reg_2125[7]_i_31_n_5 ,\r_2_reg_2125[7]_i_32_n_5 ,\r_2_reg_2125[7]_i_33_n_5 ,\r_2_reg_2125[7]_i_34_n_5 ,\r_2_reg_2125[7]_i_35_n_5 ,\r_2_reg_2125[7]_i_36_n_5 }));
  CARRY8 \r_2_reg_2125_reg[7]_i_24 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\r_2_reg_2125_reg[7]_i_24_n_5 ,\r_2_reg_2125_reg[7]_i_24_n_6 ,\r_2_reg_2125_reg[7]_i_24_n_7 ,\r_2_reg_2125_reg[7]_i_24_n_8 ,\r_2_reg_2125_reg[7]_i_24_n_9 ,\r_2_reg_2125_reg[7]_i_24_n_10 ,\r_2_reg_2125_reg[7]_i_24_n_11 ,\r_2_reg_2125_reg[7]_i_24_n_12 }),
        .DI(sub_ln1033_fu_1258_p2[7:0]),
        .O(add_ln1033_fu_1278_p2[7:0]),
        .S({\r_2_reg_2125[7]_i_38_n_5 ,\r_2_reg_2125[7]_i_39_n_5 ,\r_2_reg_2125[7]_i_40_n_5 ,\r_2_reg_2125[7]_i_41_n_5 ,\r_2_reg_2125[7]_i_42_n_5 ,\r_2_reg_2125[7]_i_43_n_5 ,\r_2_reg_2125[7]_i_44_n_5 ,\r_2_reg_2125[7]_i_45_n_5 }));
  CARRY8 \r_2_reg_2125_reg[7]_i_28 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\r_2_reg_2125_reg[7]_i_28_n_5 ,\r_2_reg_2125_reg[7]_i_28_n_6 ,\r_2_reg_2125_reg[7]_i_28_n_7 ,\r_2_reg_2125_reg[7]_i_28_n_8 ,\r_2_reg_2125_reg[7]_i_28_n_9 ,\r_2_reg_2125_reg[7]_i_28_n_10 ,\r_2_reg_2125_reg[7]_i_28_n_11 ,\r_2_reg_2125_reg[7]_i_28_n_12 }),
        .DI(ap_phi_reg_pp0_iter2_up_1_reg_492[7:0]),
        .O(sub_ln1039_fu_1442_p2[7:0]),
        .S({\r_2_reg_2125[7]_i_46_n_5 ,\r_2_reg_2125[7]_i_47_n_5 ,\r_2_reg_2125[7]_i_48_n_5 ,\r_2_reg_2125[7]_i_49_n_5 ,\r_2_reg_2125[7]_i_50_n_5 ,\r_2_reg_2125[7]_i_51_n_5 ,\r_2_reg_2125[7]_i_52_n_5 ,\r_2_reg_2125[7]_i_53_n_5 }));
  CARRY8 \r_2_reg_2125_reg[7]_i_37 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\r_2_reg_2125_reg[7]_i_37_n_5 ,\r_2_reg_2125_reg[7]_i_37_n_6 ,\r_2_reg_2125_reg[7]_i_37_n_7 ,\r_2_reg_2125_reg[7]_i_37_n_8 ,\r_2_reg_2125_reg[7]_i_37_n_9 ,\r_2_reg_2125_reg[7]_i_37_n_10 ,\r_2_reg_2125_reg[7]_i_37_n_11 ,\r_2_reg_2125_reg[7]_i_37_n_12 }),
        .DI(ap_phi_reg_pp0_iter2_left_1_reg_465[7:0]),
        .O(sub_ln1033_fu_1258_p2[7:0]),
        .S({\r_2_reg_2125[7]_i_55_n_5 ,\r_2_reg_2125[7]_i_56_n_5 ,\r_2_reg_2125[7]_i_57_n_5 ,\r_2_reg_2125[7]_i_58_n_5 ,\r_2_reg_2125[7]_i_59_n_5 ,\r_2_reg_2125[7]_i_60_n_5 ,\r_2_reg_2125[7]_i_61_n_5 ,\r_2_reg_2125[7]_i_62_n_5 }));
  CARRY8 \r_2_reg_2125_reg[7]_i_54 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\r_2_reg_2125_reg[7]_i_54_n_5 ,\r_2_reg_2125_reg[7]_i_54_n_6 ,\r_2_reg_2125_reg[7]_i_54_n_7 ,\r_2_reg_2125_reg[7]_i_54_n_8 ,\r_2_reg_2125_reg[7]_i_54_n_9 ,\r_2_reg_2125_reg[7]_i_54_n_10 ,\r_2_reg_2125_reg[7]_i_54_n_11 ,\r_2_reg_2125_reg[7]_i_54_n_12 }),
        .DI(ap_phi_reg_pp0_iter2_down_1_reg_438[7:0]),
        .O(sub_ln1039_1_fu_1448_p2[7:0]),
        .S({\r_2_reg_2125[7]_i_64_n_5 ,\r_2_reg_2125[7]_i_65_n_5 ,\r_2_reg_2125[7]_i_66_n_5 ,\r_2_reg_2125[7]_i_67_n_5 ,\r_2_reg_2125[7]_i_68_n_5 ,\r_2_reg_2125[7]_i_69_n_5 ,\r_2_reg_2125[7]_i_70_n_5 ,\r_2_reg_2125[7]_i_71_n_5 }));
  CARRY8 \r_2_reg_2125_reg[7]_i_63 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\r_2_reg_2125_reg[7]_i_63_n_5 ,\r_2_reg_2125_reg[7]_i_63_n_6 ,\r_2_reg_2125_reg[7]_i_63_n_7 ,\r_2_reg_2125_reg[7]_i_63_n_8 ,\r_2_reg_2125_reg[7]_i_63_n_9 ,\r_2_reg_2125_reg[7]_i_63_n_10 ,\r_2_reg_2125_reg[7]_i_63_n_11 ,\r_2_reg_2125_reg[7]_i_63_n_12 }),
        .DI(right_1_fu_176[7:0]),
        .O(sub_ln1033_1_fu_1264_p2[7:0]),
        .S({\r_2_reg_2125[7]_i_72_n_5 ,\r_2_reg_2125[7]_i_73_n_5 ,\r_2_reg_2125[7]_i_74_n_5 ,\r_2_reg_2125[7]_i_75_n_5 ,\r_2_reg_2125[7]_i_76_n_5 ,\r_2_reg_2125[7]_i_77_n_5 ,\r_2_reg_2125[7]_i_78_n_5 ,\r_2_reg_2125[7]_i_79_n_5 }));
  FDRE \r_2_reg_2125_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_23_reg_2142_reg[2]_i_1_n_20 ),
        .Q(r_2_reg_2125[8]),
        .R(1'b0));
  FDRE \r_2_reg_2125_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_23_reg_2142_reg[2]_i_1_n_19 ),
        .Q(r_2_reg_2125[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h40000000)) 
    ram_reg_bram_0_i_1__4
       (.I0(\icmp_ln881_reg_1964_reg_n_5_[0] ),
        .I1(icmp_ln891_reg_1968),
        .I2(ram_reg_bram_1),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_block_pp0_stage0_subdone),
        .O(we0));
  FDRE #(
    .INIT(1'b0)) 
    \right_1_fu_176_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_78),
        .Q(right_1_fu_176[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_1_fu_176_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_77),
        .Q(right_1_fu_176[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_1_fu_176_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_76),
        .Q(right_1_fu_176[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_1_fu_176_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_75),
        .Q(right_1_fu_176[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_1_fu_176_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_74),
        .Q(right_1_fu_176[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_1_fu_176_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_73),
        .Q(right_1_fu_176[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_1_fu_176_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_72),
        .Q(right_1_fu_176[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_1_fu_176_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_71),
        .Q(right_1_fu_176[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_1_fu_176_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_70),
        .Q(right_1_fu_176[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_1_fu_176_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_69),
        .Q(right_1_fu_176[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_2_fu_180_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_88),
        .Q(right_2_fu_180[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_2_fu_180_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_87),
        .Q(right_2_fu_180[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_2_fu_180_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_86),
        .Q(right_2_fu_180[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_2_fu_180_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_85),
        .Q(right_2_fu_180[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_2_fu_180_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_84),
        .Q(right_2_fu_180[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_2_fu_180_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_83),
        .Q(right_2_fu_180[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_2_fu_180_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_82),
        .Q(right_2_fu_180[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_2_fu_180_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_81),
        .Q(right_2_fu_180[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_2_fu_180_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_80),
        .Q(right_2_fu_180[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_2_fu_180_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_79),
        .Q(right_2_fu_180[9]),
        .R(1'b0));
  FDRE \right_3_reg_2029_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(right_fu_172__0[0]),
        .Q(\right_3_reg_2029_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \right_3_reg_2029_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(right_fu_172__0[1]),
        .Q(\right_3_reg_2029_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \right_3_reg_2029_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(right_fu_172__0[2]),
        .Q(\right_3_reg_2029_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \right_3_reg_2029_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(right_fu_172__0[3]),
        .Q(\right_3_reg_2029_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \right_3_reg_2029_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(right_fu_172__0[4]),
        .Q(\right_3_reg_2029_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \right_3_reg_2029_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(right_fu_172__0[5]),
        .Q(\right_3_reg_2029_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \right_3_reg_2029_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(right_fu_172__0[6]),
        .Q(\right_3_reg_2029_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \right_3_reg_2029_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(right_fu_172__0[7]),
        .Q(\right_3_reg_2029_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \right_3_reg_2029_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(right_fu_172__0[8]),
        .Q(\right_3_reg_2029_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \right_3_reg_2029_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(right_fu_172__0[9]),
        .Q(\right_3_reg_2029_reg[9]_0 [9]),
        .R(1'b0));
  FDRE \right_4_reg_2034_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(right_1_fu_176[0]),
        .Q(\right_4_reg_2034_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \right_4_reg_2034_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(right_1_fu_176[1]),
        .Q(\right_4_reg_2034_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \right_4_reg_2034_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(right_1_fu_176[2]),
        .Q(\right_4_reg_2034_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \right_4_reg_2034_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(right_1_fu_176[3]),
        .Q(\right_4_reg_2034_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \right_4_reg_2034_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(right_1_fu_176[4]),
        .Q(\right_4_reg_2034_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \right_4_reg_2034_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(right_1_fu_176[5]),
        .Q(\right_4_reg_2034_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \right_4_reg_2034_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(right_1_fu_176[6]),
        .Q(\right_4_reg_2034_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \right_4_reg_2034_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(right_1_fu_176[7]),
        .Q(\right_4_reg_2034_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \right_4_reg_2034_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(right_1_fu_176[8]),
        .Q(\right_4_reg_2034_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \right_4_reg_2034_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(right_1_fu_176[9]),
        .Q(\right_4_reg_2034_reg[9]_0 [9]),
        .R(1'b0));
  FDRE \right_5_reg_2039_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(right_2_fu_180[0]),
        .Q(\right_5_reg_2039_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \right_5_reg_2039_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(right_2_fu_180[1]),
        .Q(\right_5_reg_2039_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \right_5_reg_2039_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(right_2_fu_180[2]),
        .Q(\right_5_reg_2039_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \right_5_reg_2039_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(right_2_fu_180[3]),
        .Q(\right_5_reg_2039_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \right_5_reg_2039_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(right_2_fu_180[4]),
        .Q(\right_5_reg_2039_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \right_5_reg_2039_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(right_2_fu_180[5]),
        .Q(\right_5_reg_2039_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \right_5_reg_2039_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(right_2_fu_180[6]),
        .Q(\right_5_reg_2039_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \right_5_reg_2039_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(right_2_fu_180[7]),
        .Q(\right_5_reg_2039_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \right_5_reg_2039_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(right_2_fu_180[8]),
        .Q(\right_5_reg_2039_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \right_5_reg_2039_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(right_2_fu_180[9]),
        .Q(\right_5_reg_2039_reg[9]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_fu_172_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(right_fu_172__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_fu_172_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_27),
        .Q(right_fu_172__0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_fu_172_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_26),
        .Q(right_fu_172__0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_fu_172_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_25),
        .Q(right_fu_172__0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_fu_172_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(right_fu_172__0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_fu_172_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(right_fu_172__0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_fu_172_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(right_fu_172__0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_fu_172_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(right_fu_172__0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_fu_172_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_20),
        .Q(right_fu_172__0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_fu_172_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_19),
        .Q(right_fu_172__0[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    \tmp_23_reg_2142[2]_i_10 
       (.I0(\tmp_23_reg_2142_reg[2]_i_19_n_9 ),
        .I1(add_ln1033_fu_1278_p2[10]),
        .I2(\tmp_23_reg_2142[2]_i_27_n_5 ),
        .I3(\tmp_23_reg_2142[2]_i_11_n_5 ),
        .O(\tmp_23_reg_2142[2]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h8000000000000002)) 
    \tmp_23_reg_2142[2]_i_11 
       (.I0(\tmp_23_reg_2142[2]_i_28_n_5 ),
        .I1(add_ln1033_fu_1278_p2[8]),
        .I2(add_ln1033_fu_1278_p2[6]),
        .I3(\tmp_23_reg_2142[2]_i_29_n_5 ),
        .I4(add_ln1033_fu_1278_p2[7]),
        .I5(add_ln1033_fu_1278_p2[9]),
        .O(\tmp_23_reg_2142[2]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \tmp_23_reg_2142[2]_i_12 
       (.I0(add_ln1033_fu_1278_p2[10]),
        .I1(add_ln1033_fu_1278_p2[8]),
        .I2(add_ln1033_fu_1278_p2[6]),
        .I3(\tmp_23_reg_2142[2]_i_29_n_5 ),
        .I4(add_ln1033_fu_1278_p2[7]),
        .I5(add_ln1033_fu_1278_p2[9]),
        .O(\tmp_23_reg_2142[2]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \tmp_23_reg_2142[2]_i_13 
       (.I0(\tmp_23_reg_2142_reg[2]_i_7_n_9 ),
        .I1(add_ln1039_fu_1462_p2[10]),
        .I2(add_ln1039_fu_1462_p2[9]),
        .I3(add_ln1039_fu_1462_p2[7]),
        .I4(\tmp_23_reg_2142[2]_i_30_n_5 ),
        .I5(add_ln1039_fu_1462_p2[8]),
        .O(\tmp_23_reg_2142[2]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAA800000002)) 
    \tmp_23_reg_2142[2]_i_14 
       (.I0(\tmp_23_reg_2142[2]_i_9_n_5 ),
        .I1(add_ln1039_fu_1462_p2[9]),
        .I2(add_ln1039_fu_1462_p2[7]),
        .I3(\tmp_23_reg_2142[2]_i_30_n_5 ),
        .I4(add_ln1039_fu_1462_p2[8]),
        .I5(add_ln1039_fu_1462_p2[10]),
        .O(\tmp_23_reg_2142[2]_i_14_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \tmp_23_reg_2142[2]_i_15 
       (.I0(\tmp_23_reg_2142_reg[2]_i_19_n_9 ),
        .I1(add_ln1033_fu_1278_p2[10]),
        .I2(\tmp_23_reg_2142[2]_i_27_n_5 ),
        .O(\tmp_23_reg_2142[2]_i_15_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h4774)) 
    \tmp_23_reg_2142[2]_i_16 
       (.I0(add_ln1033_fu_1278_p2[10]),
        .I1(\tmp_23_reg_2142_reg[2]_i_19_n_9 ),
        .I2(\tmp_23_reg_2142[2]_i_11_n_5 ),
        .I3(\tmp_23_reg_2142[2]_i_12_n_5 ),
        .O(\tmp_23_reg_2142[2]_i_16_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAA955555556)) 
    \tmp_23_reg_2142[2]_i_17 
       (.I0(\tmp_23_reg_2142[2]_i_9_n_5 ),
        .I1(add_ln1039_fu_1462_p2[9]),
        .I2(add_ln1039_fu_1462_p2[7]),
        .I3(\tmp_23_reg_2142[2]_i_30_n_5 ),
        .I4(add_ln1039_fu_1462_p2[8]),
        .I5(add_ln1039_fu_1462_p2[10]),
        .O(\tmp_23_reg_2142[2]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'h800000017FFFFFFE)) 
    \tmp_23_reg_2142[2]_i_18 
       (.I0(\tmp_23_reg_2142[2]_i_28_n_5 ),
        .I1(add_ln1033_fu_1278_p2[8]),
        .I2(add_ln1033_fu_1278_p2[6]),
        .I3(\tmp_23_reg_2142[2]_i_29_n_5 ),
        .I4(add_ln1033_fu_1278_p2[7]),
        .I5(add_ln1033_fu_1278_p2[9]),
        .O(\tmp_23_reg_2142[2]_i_18_n_5 ));
  LUT6 #(
    .INIT(64'hAEAAFFFFAEAA0000)) 
    \tmp_23_reg_2142[2]_i_2 
       (.I0(\tmp_23_reg_2142_reg[2]_i_7_n_9 ),
        .I1(add_ln1039_fu_1462_p2[10]),
        .I2(\tmp_23_reg_2142[2]_i_8_n_5 ),
        .I3(\tmp_23_reg_2142[2]_i_9_n_5 ),
        .I4(\b_2_reg_2130_reg[9]_i_8_n_9 ),
        .I5(\tmp_23_reg_2142[2]_i_10_n_5 ),
        .O(\tmp_23_reg_2142[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h44444441BBBBBBBE)) 
    \tmp_23_reg_2142[2]_i_20 
       (.I0(\tmp_23_reg_2142_reg[2]_i_7_n_9 ),
        .I1(\tmp_23_reg_2142[2]_i_35_n_5 ),
        .I2(add_ln1039_fu_1462_p2[8]),
        .I3(\tmp_23_reg_2142[2]_i_30_n_5 ),
        .I4(add_ln1039_fu_1462_p2[7]),
        .I5(add_ln1039_fu_1462_p2[9]),
        .O(\tmp_23_reg_2142[2]_i_20_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_2142[2]_i_22 
       (.I0(\tmp_23_reg_2142_reg[2]_i_21_n_10 ),
        .I1(\tmp_23_reg_2142_reg[2]_i_38_n_10 ),
        .O(\tmp_23_reg_2142[2]_i_22_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_2142[2]_i_23 
       (.I0(sub_ln1039_fu_1442_p2[9]),
        .I1(sub_ln1039_1_fu_1448_p2[9]),
        .O(\tmp_23_reg_2142[2]_i_23_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_2142[2]_i_24 
       (.I0(sub_ln1039_fu_1442_p2[8]),
        .I1(sub_ln1039_1_fu_1448_p2[8]),
        .O(\tmp_23_reg_2142[2]_i_24_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_23_reg_2142[2]_i_25 
       (.I0(add_ln1039_fu_1462_p2[5]),
        .I1(add_ln1039_fu_1462_p2[3]),
        .I2(add_ln1039_fu_1462_p2[0]),
        .I3(add_ln1039_fu_1462_p2[1]),
        .I4(add_ln1039_fu_1462_p2[2]),
        .I5(add_ln1039_fu_1462_p2[4]),
        .O(\tmp_23_reg_2142[2]_i_25_n_5 ));
  LUT6 #(
    .INIT(64'h8000000000000001)) 
    \tmp_23_reg_2142[2]_i_26 
       (.I0(add_ln1039_fu_1462_p2[4]),
        .I1(add_ln1039_fu_1462_p2[2]),
        .I2(add_ln1039_fu_1462_p2[1]),
        .I3(add_ln1039_fu_1462_p2[0]),
        .I4(add_ln1039_fu_1462_p2[3]),
        .I5(add_ln1039_fu_1462_p2[5]),
        .O(\tmp_23_reg_2142[2]_i_26_n_5 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \tmp_23_reg_2142[2]_i_27 
       (.I0(add_ln1033_fu_1278_p2[9]),
        .I1(add_ln1033_fu_1278_p2[7]),
        .I2(\tmp_23_reg_2142[2]_i_29_n_5 ),
        .I3(add_ln1033_fu_1278_p2[6]),
        .I4(add_ln1033_fu_1278_p2[8]),
        .O(\tmp_23_reg_2142[2]_i_27_n_5 ));
  LUT6 #(
    .INIT(64'h8000000000000001)) 
    \tmp_23_reg_2142[2]_i_28 
       (.I0(add_ln1033_fu_1278_p2[4]),
        .I1(add_ln1033_fu_1278_p2[2]),
        .I2(add_ln1033_fu_1278_p2[1]),
        .I3(add_ln1033_fu_1278_p2[0]),
        .I4(add_ln1033_fu_1278_p2[3]),
        .I5(add_ln1033_fu_1278_p2[5]),
        .O(\tmp_23_reg_2142[2]_i_28_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_23_reg_2142[2]_i_29 
       (.I0(add_ln1033_fu_1278_p2[5]),
        .I1(add_ln1033_fu_1278_p2[3]),
        .I2(add_ln1033_fu_1278_p2[0]),
        .I3(add_ln1033_fu_1278_p2[1]),
        .I4(add_ln1033_fu_1278_p2[2]),
        .I5(add_ln1033_fu_1278_p2[4]),
        .O(\tmp_23_reg_2142[2]_i_29_n_5 ));
  LUT6 #(
    .INIT(64'hFFF0FFFFFFF02222)) 
    \tmp_23_reg_2142[2]_i_3 
       (.I0(\tmp_23_reg_2142[2]_i_11_n_5 ),
        .I1(\tmp_23_reg_2142[2]_i_12_n_5 ),
        .I2(\tmp_23_reg_2142[2]_i_13_n_5 ),
        .I3(\tmp_23_reg_2142[2]_i_14_n_5 ),
        .I4(\b_2_reg_2130_reg[9]_i_8_n_9 ),
        .I5(\tmp_23_reg_2142[2]_i_15_n_5 ),
        .O(\tmp_23_reg_2142[2]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \tmp_23_reg_2142[2]_i_30 
       (.I0(add_ln1039_fu_1462_p2[6]),
        .I1(add_ln1039_fu_1462_p2[4]),
        .I2(add_ln1039_fu_1462_p2[2]),
        .I3(\tmp_23_reg_2142[2]_i_39_n_5 ),
        .I4(add_ln1039_fu_1462_p2[3]),
        .I5(add_ln1039_fu_1462_p2[5]),
        .O(\tmp_23_reg_2142[2]_i_30_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_2142[2]_i_32 
       (.I0(\tmp_23_reg_2142_reg[2]_i_31_n_10 ),
        .I1(\tmp_23_reg_2142_reg[2]_i_42_n_10 ),
        .O(\tmp_23_reg_2142[2]_i_32_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_2142[2]_i_33 
       (.I0(sub_ln1033_fu_1258_p2[9]),
        .I1(sub_ln1033_1_fu_1264_p2[9]),
        .O(\tmp_23_reg_2142[2]_i_33_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_2142[2]_i_34 
       (.I0(sub_ln1033_fu_1258_p2[8]),
        .I1(sub_ln1033_1_fu_1264_p2[8]),
        .O(\tmp_23_reg_2142[2]_i_34_n_5 ));
  LUT5 #(
    .INIT(32'h80000002)) 
    \tmp_23_reg_2142[2]_i_35 
       (.I0(\tmp_23_reg_2142[2]_i_26_n_5 ),
        .I1(add_ln1039_fu_1462_p2[7]),
        .I2(\tmp_23_reg_2142[2]_i_25_n_5 ),
        .I3(add_ln1039_fu_1462_p2[6]),
        .I4(add_ln1039_fu_1462_p2[8]),
        .O(\tmp_23_reg_2142[2]_i_35_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_23_reg_2142[2]_i_36 
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[9]),
        .I1(ap_phi_reg_pp0_iter2_up_reg_501[9]),
        .O(\tmp_23_reg_2142[2]_i_36_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_23_reg_2142[2]_i_37 
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[8]),
        .I1(ap_phi_reg_pp0_iter2_up_reg_501[8]),
        .O(\tmp_23_reg_2142[2]_i_37_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_23_reg_2142[2]_i_39 
       (.I0(add_ln1039_fu_1462_p2[0]),
        .I1(add_ln1039_fu_1462_p2[1]),
        .O(\tmp_23_reg_2142[2]_i_39_n_5 ));
  LUT6 #(
    .INIT(64'hAEAAFFFFAEAA0000)) 
    \tmp_23_reg_2142[2]_i_4 
       (.I0(\tmp_23_reg_2142_reg[2]_i_7_n_9 ),
        .I1(add_ln1039_fu_1462_p2[10]),
        .I2(\tmp_23_reg_2142[2]_i_8_n_5 ),
        .I3(\tmp_23_reg_2142[2]_i_9_n_5 ),
        .I4(\b_2_reg_2130_reg[9]_i_8_n_9 ),
        .I5(\tmp_23_reg_2142[2]_i_10_n_5 ),
        .O(\tmp_23_reg_2142[2]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_23_reg_2142[2]_i_40 
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[9]),
        .I1(ap_phi_reg_pp0_iter2_left_reg_474[9]),
        .O(\tmp_23_reg_2142[2]_i_40_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_23_reg_2142[2]_i_41 
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[8]),
        .I1(ap_phi_reg_pp0_iter2_left_reg_474[8]),
        .O(\tmp_23_reg_2142[2]_i_41_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_23_reg_2142[2]_i_43 
       (.I0(ap_phi_reg_pp0_iter2_down_1_reg_438[9]),
        .I1(ap_phi_reg_pp0_iter2_down_reg_447[9]),
        .O(\tmp_23_reg_2142[2]_i_43_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_23_reg_2142[2]_i_44 
       (.I0(ap_phi_reg_pp0_iter2_down_1_reg_438[8]),
        .I1(ap_phi_reg_pp0_iter2_down_reg_447[8]),
        .O(\tmp_23_reg_2142[2]_i_44_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_23_reg_2142[2]_i_45 
       (.I0(right_1_fu_176[9]),
        .I1(right_fu_172__0[9]),
        .O(\tmp_23_reg_2142[2]_i_45_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_23_reg_2142[2]_i_46 
       (.I0(right_1_fu_176[8]),
        .I1(right_fu_172__0[8]),
        .O(\tmp_23_reg_2142[2]_i_46_n_5 ));
  LUT6 #(
    .INIT(64'hA6A656A6565656A6)) 
    \tmp_23_reg_2142[2]_i_5 
       (.I0(\pix_7_reg_409_reg_n_5_[9] ),
        .I1(\tmp_23_reg_2142[2]_i_16_n_5 ),
        .I2(\b_2_reg_2130_reg[9]_i_8_n_9 ),
        .I3(\tmp_23_reg_2142[2]_i_17_n_5 ),
        .I4(\tmp_23_reg_2142_reg[2]_i_7_n_9 ),
        .I5(add_ln1039_fu_1462_p2[10]),
        .O(\tmp_23_reg_2142[2]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h5555A656AAAAA656)) 
    \tmp_23_reg_2142[2]_i_6 
       (.I0(\pix_7_reg_409_reg_n_5_[8] ),
        .I1(\tmp_23_reg_2142[2]_i_18_n_5 ),
        .I2(\tmp_23_reg_2142_reg[2]_i_19_n_9 ),
        .I3(add_ln1033_fu_1278_p2[9]),
        .I4(\b_2_reg_2130_reg[9]_i_8_n_9 ),
        .I5(\tmp_23_reg_2142[2]_i_20_n_5 ),
        .O(\tmp_23_reg_2142[2]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \tmp_23_reg_2142[2]_i_8 
       (.I0(add_ln1039_fu_1462_p2[9]),
        .I1(add_ln1039_fu_1462_p2[7]),
        .I2(\tmp_23_reg_2142[2]_i_25_n_5 ),
        .I3(add_ln1039_fu_1462_p2[6]),
        .I4(add_ln1039_fu_1462_p2[8]),
        .O(\tmp_23_reg_2142[2]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h8000000000000002)) 
    \tmp_23_reg_2142[2]_i_9 
       (.I0(\tmp_23_reg_2142[2]_i_26_n_5 ),
        .I1(add_ln1039_fu_1462_p2[8]),
        .I2(add_ln1039_fu_1462_p2[6]),
        .I3(\tmp_23_reg_2142[2]_i_25_n_5 ),
        .I4(add_ln1039_fu_1462_p2[7]),
        .I5(add_ln1039_fu_1462_p2[9]),
        .O(\tmp_23_reg_2142[2]_i_9_n_5 ));
  FDRE \tmp_23_reg_2142_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_23_reg_2142_reg[2]_i_1_n_18 ),
        .Q(tmp_23_reg_2142[0]),
        .R(1'b0));
  FDRE \tmp_23_reg_2142_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_23_reg_2142_reg[2]_i_1_n_17 ),
        .Q(tmp_23_reg_2142[1]),
        .R(1'b0));
  FDRE \tmp_23_reg_2142_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_23_reg_2142_reg[2]_i_1_n_16 ),
        .Q(tmp_23_reg_2142[2]),
        .R(1'b0));
  CARRY8 \tmp_23_reg_2142_reg[2]_i_1 
       (.CI(\r_2_reg_2125_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_23_reg_2142_reg[2]_i_1_CO_UNCONNECTED [7:5],\tmp_23_reg_2142_reg[2]_i_1_n_8 ,\tmp_23_reg_2142_reg[2]_i_1_n_9 ,\tmp_23_reg_2142_reg[2]_i_1_n_10 ,\tmp_23_reg_2142_reg[2]_i_1_n_11 ,\tmp_23_reg_2142_reg[2]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,\pix_7_reg_409_reg_n_5_[9] ,\pix_7_reg_409_reg_n_5_[8] }),
        .O({\NLW_tmp_23_reg_2142_reg[2]_i_1_O_UNCONNECTED [7:6],\tmp_23_reg_2142_reg[2]_i_1_n_15 ,\tmp_23_reg_2142_reg[2]_i_1_n_16 ,\tmp_23_reg_2142_reg[2]_i_1_n_17 ,\tmp_23_reg_2142_reg[2]_i_1_n_18 ,\tmp_23_reg_2142_reg[2]_i_1_n_19 ,\tmp_23_reg_2142_reg[2]_i_1_n_20 }),
        .S({1'b0,1'b0,1'b1,\tmp_23_reg_2142[2]_i_2_n_5 ,\tmp_23_reg_2142[2]_i_3_n_5 ,\tmp_23_reg_2142[2]_i_4_n_5 ,\tmp_23_reg_2142[2]_i_5_n_5 ,\tmp_23_reg_2142[2]_i_6_n_5 }));
  CARRY8 \tmp_23_reg_2142_reg[2]_i_19 
       (.CI(\r_2_reg_2125_reg[7]_i_24_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_23_reg_2142_reg[2]_i_19_CO_UNCONNECTED [7:4],\tmp_23_reg_2142_reg[2]_i_19_n_9 ,\NLW_tmp_23_reg_2142_reg[2]_i_19_CO_UNCONNECTED [2],\tmp_23_reg_2142_reg[2]_i_19_n_11 ,\tmp_23_reg_2142_reg[2]_i_19_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,\tmp_23_reg_2142_reg[2]_i_31_n_10 ,sub_ln1033_fu_1258_p2[9:8]}),
        .O({\NLW_tmp_23_reg_2142_reg[2]_i_19_O_UNCONNECTED [7:3],add_ln1033_fu_1278_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\tmp_23_reg_2142[2]_i_32_n_5 ,\tmp_23_reg_2142[2]_i_33_n_5 ,\tmp_23_reg_2142[2]_i_34_n_5 }));
  CARRY8 \tmp_23_reg_2142_reg[2]_i_21 
       (.CI(\r_2_reg_2125_reg[7]_i_28_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_23_reg_2142_reg[2]_i_21_CO_UNCONNECTED [7:3],\tmp_23_reg_2142_reg[2]_i_21_n_10 ,\NLW_tmp_23_reg_2142_reg[2]_i_21_CO_UNCONNECTED [1],\tmp_23_reg_2142_reg[2]_i_21_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_phi_reg_pp0_iter2_up_1_reg_492[9:8]}),
        .O({\NLW_tmp_23_reg_2142_reg[2]_i_21_O_UNCONNECTED [7:2],sub_ln1039_fu_1442_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\tmp_23_reg_2142[2]_i_36_n_5 ,\tmp_23_reg_2142[2]_i_37_n_5 }));
  CARRY8 \tmp_23_reg_2142_reg[2]_i_31 
       (.CI(\r_2_reg_2125_reg[7]_i_37_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_23_reg_2142_reg[2]_i_31_CO_UNCONNECTED [7:3],\tmp_23_reg_2142_reg[2]_i_31_n_10 ,\NLW_tmp_23_reg_2142_reg[2]_i_31_CO_UNCONNECTED [1],\tmp_23_reg_2142_reg[2]_i_31_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_phi_reg_pp0_iter2_left_1_reg_465[9:8]}),
        .O({\NLW_tmp_23_reg_2142_reg[2]_i_31_O_UNCONNECTED [7:2],sub_ln1033_fu_1258_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\tmp_23_reg_2142[2]_i_40_n_5 ,\tmp_23_reg_2142[2]_i_41_n_5 }));
  CARRY8 \tmp_23_reg_2142_reg[2]_i_38 
       (.CI(\r_2_reg_2125_reg[7]_i_54_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_23_reg_2142_reg[2]_i_38_CO_UNCONNECTED [7:3],\tmp_23_reg_2142_reg[2]_i_38_n_10 ,\NLW_tmp_23_reg_2142_reg[2]_i_38_CO_UNCONNECTED [1],\tmp_23_reg_2142_reg[2]_i_38_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_phi_reg_pp0_iter2_down_1_reg_438[9:8]}),
        .O({\NLW_tmp_23_reg_2142_reg[2]_i_38_O_UNCONNECTED [7:2],sub_ln1039_1_fu_1448_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\tmp_23_reg_2142[2]_i_43_n_5 ,\tmp_23_reg_2142[2]_i_44_n_5 }));
  CARRY8 \tmp_23_reg_2142_reg[2]_i_42 
       (.CI(\r_2_reg_2125_reg[7]_i_63_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_23_reg_2142_reg[2]_i_42_CO_UNCONNECTED [7:3],\tmp_23_reg_2142_reg[2]_i_42_n_10 ,\NLW_tmp_23_reg_2142_reg[2]_i_42_CO_UNCONNECTED [1],\tmp_23_reg_2142_reg[2]_i_42_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,right_1_fu_176[9:8]}),
        .O({\NLW_tmp_23_reg_2142_reg[2]_i_42_O_UNCONNECTED [7:2],sub_ln1033_1_fu_1264_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\tmp_23_reg_2142[2]_i_45_n_5 ,\tmp_23_reg_2142[2]_i_46_n_5 }));
  CARRY8 \tmp_23_reg_2142_reg[2]_i_7 
       (.CI(\r_2_reg_2125_reg[7]_i_17_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_23_reg_2142_reg[2]_i_7_CO_UNCONNECTED [7:4],\tmp_23_reg_2142_reg[2]_i_7_n_9 ,\NLW_tmp_23_reg_2142_reg[2]_i_7_CO_UNCONNECTED [2],\tmp_23_reg_2142_reg[2]_i_7_n_11 ,\tmp_23_reg_2142_reg[2]_i_7_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,\tmp_23_reg_2142_reg[2]_i_21_n_10 ,sub_ln1039_fu_1442_p2[9:8]}),
        .O({\NLW_tmp_23_reg_2142_reg[2]_i_7_O_UNCONNECTED [7:3],add_ln1039_fu_1462_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\tmp_23_reg_2142[2]_i_22_n_5 ,\tmp_23_reg_2142[2]_i_23_n_5 ,\tmp_23_reg_2142[2]_i_24_n_5 }));
  FDRE \tmp_23_reg_2142_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_23_reg_2142_reg[2]_i_1_n_15 ),
        .Q(tmp_23_reg_2142[3]),
        .R(1'b0));
  FDRE \tmp_25_reg_2147_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_2_fu_1652_p2[10]),
        .Q(tmp_25_reg_2147[0]),
        .R(1'b0));
  FDRE \tmp_25_reg_2147_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_2_fu_1652_p2[11]),
        .Q(tmp_25_reg_2147[1]),
        .R(1'b0));
  FDRE \tmp_25_reg_2147_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_2_fu_1652_p2[12]),
        .Q(tmp_25_reg_2147[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_156_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_145),
        .D(lineBuffer_2_address1[0]),
        .Q(\x_fu_156_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_156_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_145),
        .D(lineBuffer_2_address1[10]),
        .Q(\x_fu_156_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_156_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_145),
        .D(lineBuffer_2_address1[1]),
        .Q(\x_fu_156_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_156_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_145),
        .D(lineBuffer_2_address1[2]),
        .Q(\x_fu_156_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_156_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_145),
        .D(lineBuffer_2_address1[3]),
        .Q(\x_fu_156_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_156_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_145),
        .D(lineBuffer_2_address1[4]),
        .Q(\x_fu_156_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_156_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_145),
        .D(lineBuffer_2_address1[5]),
        .Q(\x_fu_156_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_156_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_145),
        .D(lineBuffer_2_address1[6]),
        .Q(\x_fu_156_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_156_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_145),
        .D(lineBuffer_2_address1[7]),
        .Q(\x_fu_156_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_156_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_145),
        .D(lineBuffer_2_address1[8]),
        .Q(\x_fu_156_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_156_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_145),
        .D(lineBuffer_2_address1[9]),
        .Q(\x_fu_156_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
endmodule

module design_1_v_demosaic_0_0_DebayerRatBorBatR
   (DebayerRatBorBatR_U0_bayerPhase_c_write,
    Q,
    cmp59_i_reg_545,
    start_once_reg_0,
    q1,
    \ap_CS_fsm_reg[0]_0 ,
    DI,
    \icmp_ln633_reg_2150_pp0_iter3_reg_reg[0] ,
    \y_fu_68_reg[10]_0 ,
    E,
    p_9_in,
    p_6_in,
    full_n_reg,
    p_6_in_1,
    pop__0,
    push,
    ap_clk,
    ap_done_cache_reg,
    D,
    CO,
    ap_rst_n,
    imgRB_full_n,
    imgG_empty_n,
    \p_0_0_0948_21437_i_fu_280_reg[0] ,
    \p_0_0_0948_21437_i_fu_280_reg[1] ,
    \p_0_0_0948_21437_i_fu_280_reg[2] ,
    \p_0_0_0948_21437_i_fu_280_reg[3] ,
    \p_0_0_0948_21437_i_fu_280_reg[4] ,
    \p_0_0_0948_21437_i_fu_280_reg[5] ,
    \p_0_0_0948_21437_i_fu_280_reg[6] ,
    \p_0_0_0948_21437_i_fu_280_reg[7] ,
    \p_0_0_0948_21437_i_fu_280_reg[8] ,
    \p_0_0_0948_21437_i_fu_280_reg[9] ,
    \p_0_0_0950_21431_i_fu_272_reg[0] ,
    \p_0_0_0950_21431_i_fu_272_reg[1] ,
    \p_0_0_0950_21431_i_fu_272_reg[2] ,
    \p_0_0_0950_21431_i_fu_272_reg[3] ,
    \p_0_0_0950_21431_i_fu_272_reg[4] ,
    \p_0_0_0950_21431_i_fu_272_reg[5] ,
    \p_0_0_0950_21431_i_fu_272_reg[6] ,
    \p_0_0_0950_21431_i_fu_272_reg[7] ,
    \p_0_0_0950_21431_i_fu_272_reg[8] ,
    \p_0_0_0950_21431_i_fu_272_reg[9] ,
    \p_0_0_0949_21434_i_fu_276_reg[0] ,
    \p_0_0_0949_21434_i_fu_276_reg[1] ,
    \p_0_0_0949_21434_i_fu_276_reg[2] ,
    \p_0_0_0949_21434_i_fu_276_reg[3] ,
    \p_0_0_0949_21434_i_fu_276_reg[4] ,
    \p_0_0_0949_21434_i_fu_276_reg[5] ,
    \p_0_0_0949_21434_i_fu_276_reg[6] ,
    \p_0_0_0949_21434_i_fu_276_reg[7] ,
    \p_0_0_0949_21434_i_fu_276_reg[8] ,
    \p_0_0_0949_21434_i_fu_276_reg[9] ,
    \icmp_ln643_reg_2154_reg[0] ,
    start_for_DebayerRandBatG_U0_full_n,
    DebayerRatBorBatR_U0_ap_start,
    bayerPhase_c_full_n,
    bayerPhase_c1_empty_n,
    \cmp59_i_reg_545_reg[0]_0 ,
    ram_reg_bram_1,
    \SRL_SIG_reg[0]_0 ,
    ram_reg_bram_1_0,
    push_2,
    start_for_DebayerRatBorBatR_U0_full_n,
    Debayer_U0_ap_start,
    start_for_ZipperRemoval_U0_full_n,
    \mOutPtr_reg[0] ,
    start_once_reg,
    d0,
    \loopHeight_reg_441_reg[10]_0 ,
    \loopWidth_reg_446_reg[10]_0 );
  output DebayerRatBorBatR_U0_bayerPhase_c_write;
  output [10:0]Q;
  output cmp59_i_reg_545;
  output start_once_reg_0;
  output [29:0]q1;
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  output [4:0]DI;
  output [29:0]\icmp_ln633_reg_2150_pp0_iter3_reg_reg[0] ;
  output [0:0]\y_fu_68_reg[10]_0 ;
  output [0:0]E;
  output p_9_in;
  output p_6_in;
  output [0:0]full_n_reg;
  output p_6_in_1;
  output pop__0;
  output push;
  input ap_clk;
  input ap_done_cache_reg;
  input [15:0]D;
  input [0:0]CO;
  input ap_rst_n;
  input imgRB_full_n;
  input imgG_empty_n;
  input \p_0_0_0948_21437_i_fu_280_reg[0] ;
  input \p_0_0_0948_21437_i_fu_280_reg[1] ;
  input \p_0_0_0948_21437_i_fu_280_reg[2] ;
  input \p_0_0_0948_21437_i_fu_280_reg[3] ;
  input \p_0_0_0948_21437_i_fu_280_reg[4] ;
  input \p_0_0_0948_21437_i_fu_280_reg[5] ;
  input \p_0_0_0948_21437_i_fu_280_reg[6] ;
  input \p_0_0_0948_21437_i_fu_280_reg[7] ;
  input \p_0_0_0948_21437_i_fu_280_reg[8] ;
  input \p_0_0_0948_21437_i_fu_280_reg[9] ;
  input \p_0_0_0950_21431_i_fu_272_reg[0] ;
  input \p_0_0_0950_21431_i_fu_272_reg[1] ;
  input \p_0_0_0950_21431_i_fu_272_reg[2] ;
  input \p_0_0_0950_21431_i_fu_272_reg[3] ;
  input \p_0_0_0950_21431_i_fu_272_reg[4] ;
  input \p_0_0_0950_21431_i_fu_272_reg[5] ;
  input \p_0_0_0950_21431_i_fu_272_reg[6] ;
  input \p_0_0_0950_21431_i_fu_272_reg[7] ;
  input \p_0_0_0950_21431_i_fu_272_reg[8] ;
  input \p_0_0_0950_21431_i_fu_272_reg[9] ;
  input \p_0_0_0949_21434_i_fu_276_reg[0] ;
  input \p_0_0_0949_21434_i_fu_276_reg[1] ;
  input \p_0_0_0949_21434_i_fu_276_reg[2] ;
  input \p_0_0_0949_21434_i_fu_276_reg[3] ;
  input \p_0_0_0949_21434_i_fu_276_reg[4] ;
  input \p_0_0_0949_21434_i_fu_276_reg[5] ;
  input \p_0_0_0949_21434_i_fu_276_reg[6] ;
  input \p_0_0_0949_21434_i_fu_276_reg[7] ;
  input \p_0_0_0949_21434_i_fu_276_reg[8] ;
  input \p_0_0_0949_21434_i_fu_276_reg[9] ;
  input [10:0]\icmp_ln643_reg_2154_reg[0] ;
  input start_for_DebayerRandBatG_U0_full_n;
  input DebayerRatBorBatR_U0_ap_start;
  input bayerPhase_c_full_n;
  input bayerPhase_c1_empty_n;
  input [10:0]\cmp59_i_reg_545_reg[0]_0 ;
  input [29:0]ram_reg_bram_1;
  input [29:0]\SRL_SIG_reg[0]_0 ;
  input ram_reg_bram_1_0;
  input push_2;
  input start_for_DebayerRatBorBatR_U0_full_n;
  input Debayer_U0_ap_start;
  input start_for_ZipperRemoval_U0_full_n;
  input \mOutPtr_reg[0] ;
  input start_once_reg;
  input [29:0]d0;
  input [10:0]\loopHeight_reg_441_reg[10]_0 ;
  input [10:0]\loopWidth_reg_446_reg[10]_0 ;

  wire [0:0]CO;
  wire [15:0]D;
  wire [4:0]DI;
  wire DebayerRatBorBatR_U0_ap_start;
  wire DebayerRatBorBatR_U0_bayerPhase_c_write;
  wire Debayer_U0_ap_start;
  wire [0:0]E;
  wire [10:0]Q;
  wire [29:0]\SRL_SIG_reg[0]_0 ;
  wire \ap_CS_fsm[2]_i_2_n_5 ;
  wire \ap_CS_fsm[2]_i_3_n_5 ;
  wire \ap_CS_fsm[2]_i_4_n_5 ;
  wire \ap_CS_fsm[2]_i_5_n_5 ;
  wire \ap_CS_fsm[2]_i_6_n_5 ;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_rst_n;
  wire bayerPhase_c1_empty_n;
  wire bayerPhase_c_full_n;
  wire cmp203_i_fu_302_p2;
  wire cmp203_i_reg_550;
  wire \cmp203_i_reg_550[0]_i_2_n_5 ;
  wire \cmp203_i_reg_550[0]_i_3_n_5 ;
  wire cmp59_i_reg_545;
  wire [10:0]\cmp59_i_reg_545_reg[0]_0 ;
  wire [29:0]d0;
  wire [0:0]full_n_reg;
  wire grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg;
  wire grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_n_72;
  wire [9:0]grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481407_i_out;
  wire [9:0]grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114981509_i_out;
  wire [9:0]grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21437_i_out;
  wire [9:0]grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491404_i_out;
  wire [9:0]grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114961507_i_out;
  wire [9:0]grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21434_i_out;
  wire [9:0]grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501401_i_out;
  wire [9:0]grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114941505_i_out;
  wire [9:0]grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21431_i_out;
  wire [9:0]grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081512_i_out;
  wire [9:0]grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141500_i_out;
  wire [9:0]grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091514_i_out;
  wire [9:0]grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151502_i_out;
  wire [9:0]grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101516_i_out;
  wire [9:0]grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161504_i_out;
  wire [29:0]\icmp_ln633_reg_2150_pp0_iter3_reg_reg[0] ;
  wire [10:0]\icmp_ln643_reg_2154_reg[0] ;
  wire imgG_empty_n;
  wire imgRB_full_n;
  wire [10:0]loopHeight_reg_441;
  wire [10:0]\loopHeight_reg_441_reg[10]_0 ;
  wire [10:0]loopWidth_reg_446;
  wire [10:0]\loopWidth_reg_446_reg[10]_0 ;
  wire \mOutPtr_reg[0] ;
  wire [9:0]p_0_0_09481408_lcssa1458_i_fu_80;
  wire [9:0]p_0_0_09481408_lcssa1458_i_load_reg_475;
  wire [9:0]p_0_0_0948_114981510_lcssa1546_i_fu_116;
  wire [9:0]p_0_0_0948_114981510_lcssa1546_i_load_reg_520;
  wire \p_0_0_0948_21437_i_fu_280_reg[0] ;
  wire \p_0_0_0948_21437_i_fu_280_reg[1] ;
  wire \p_0_0_0948_21437_i_fu_280_reg[2] ;
  wire \p_0_0_0948_21437_i_fu_280_reg[3] ;
  wire \p_0_0_0948_21437_i_fu_280_reg[4] ;
  wire \p_0_0_0948_21437_i_fu_280_reg[5] ;
  wire \p_0_0_0948_21437_i_fu_280_reg[6] ;
  wire \p_0_0_0948_21437_i_fu_280_reg[7] ;
  wire \p_0_0_0948_21437_i_fu_280_reg[8] ;
  wire \p_0_0_0948_21437_i_fu_280_reg[9] ;
  wire [9:0]p_0_0_0948_21438_lcssa1470_i_fu_92;
  wire [9:0]p_0_0_0948_21438_lcssa1470_i_load_reg_490;
  wire [9:0]p_0_0_09491405_lcssa1456_i_fu_76;
  wire [9:0]p_0_0_09491405_lcssa1456_i_load_reg_470;
  wire [9:0]p_0_0_0949_114961508_lcssa1544_i_fu_112;
  wire [9:0]p_0_0_0949_114961508_lcssa1544_i_load_reg_515;
  wire \p_0_0_0949_21434_i_fu_276_reg[0] ;
  wire \p_0_0_0949_21434_i_fu_276_reg[1] ;
  wire \p_0_0_0949_21434_i_fu_276_reg[2] ;
  wire \p_0_0_0949_21434_i_fu_276_reg[3] ;
  wire \p_0_0_0949_21434_i_fu_276_reg[4] ;
  wire \p_0_0_0949_21434_i_fu_276_reg[5] ;
  wire \p_0_0_0949_21434_i_fu_276_reg[6] ;
  wire \p_0_0_0949_21434_i_fu_276_reg[7] ;
  wire \p_0_0_0949_21434_i_fu_276_reg[8] ;
  wire \p_0_0_0949_21434_i_fu_276_reg[9] ;
  wire [9:0]p_0_0_0949_21435_lcssa1468_i_fu_88;
  wire [9:0]p_0_0_0949_21435_lcssa1468_i_load_reg_485;
  wire [9:0]p_0_0_09501402_lcssa1454_i_fu_72;
  wire [9:0]p_0_0_09501402_lcssa1454_i_load_reg_465;
  wire [9:0]p_0_0_0950_114941506_lcssa1542_i_fu_108;
  wire [9:0]p_0_0_0950_114941506_lcssa1542_i_load_reg_510;
  wire \p_0_0_0950_21431_i_fu_272_reg[0] ;
  wire \p_0_0_0950_21431_i_fu_272_reg[1] ;
  wire \p_0_0_0950_21431_i_fu_272_reg[2] ;
  wire \p_0_0_0950_21431_i_fu_272_reg[3] ;
  wire \p_0_0_0950_21431_i_fu_272_reg[4] ;
  wire \p_0_0_0950_21431_i_fu_272_reg[5] ;
  wire \p_0_0_0950_21431_i_fu_272_reg[6] ;
  wire \p_0_0_0950_21431_i_fu_272_reg[7] ;
  wire \p_0_0_0950_21431_i_fu_272_reg[8] ;
  wire \p_0_0_0950_21431_i_fu_272_reg[9] ;
  wire [9:0]p_0_0_0950_21432_lcssa1466_i_fu_84;
  wire [9:0]p_0_0_0950_21432_lcssa1466_i_load_reg_480;
  wire [9:0]p_0_0_0_0_09081511_lcssa1548_i_fu_120;
  wire [9:0]p_0_0_0_0_09081511_lcssa1548_i_load_reg_525;
  wire [9:0]p_0_0_0_0_09141499_lcssa1536_i_fu_96;
  wire [9:0]p_0_0_0_0_09141499_lcssa1536_i_load_reg_495;
  wire [9:0]p_0_1_0_0_09091513_lcssa1550_i_fu_124;
  wire [9:0]p_0_1_0_0_09091513_lcssa1550_i_load_reg_530;
  wire [9:0]p_0_1_0_0_09151501_lcssa1538_i_fu_100;
  wire p_0_1_0_0_09151501_lcssa1538_i_fu_1000;
  wire [9:0]p_0_1_0_0_09151501_lcssa1538_i_load_reg_500;
  wire [9:0]p_0_2_0_0_09101515_lcssa1552_i_fu_128;
  wire [9:0]p_0_2_0_0_09101515_lcssa1552_i_load_reg_535;
  wire [9:0]p_0_2_0_0_09161503_lcssa1540_i_fu_104;
  wire [9:0]p_0_2_0_0_09161503_lcssa1540_i_load_reg_505;
  wire p_6_in;
  wire p_6_in_1;
  wire p_9_in;
  wire pop__0;
  wire push;
  wire push_2;
  wire [29:0]q1;
  wire [29:0]ram_reg_bram_1;
  wire ram_reg_bram_1_0;
  wire red_i_fu_328_p2;
  wire red_i_reg_560;
  wire \red_i_reg_560[0]_i_2_n_5 ;
  wire \red_i_reg_560[0]_i_3_n_5 ;
  wire start_for_DebayerRandBatG_U0_full_n;
  wire start_for_DebayerRatBorBatR_U0_full_n;
  wire start_for_ZipperRemoval_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_0;
  wire start_once_reg_i_1__1_n_5;
  wire [14:0]trunc_ln622_1_i_reg_456;
  wire trunc_ln630_reg_540;
  wire x_phase_reg_451;
  wire [0:0]xor_i_fu_322_p2;
  wire [14:0]xor_i_reg_555;
  wire [10:0]y_4_fu_242_p2;
  wire \y_fu_68[10]_i_2_n_5 ;
  wire [0:0]\y_fu_68_reg[10]_0 ;

  LUT6 #(
    .INIT(64'h8000800080000000)) 
    \SRL_SIG[0][15]_i_1 
       (.I0(bayerPhase_c1_empty_n),
        .I1(bayerPhase_c_full_n),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(DebayerRatBorBatR_U0_ap_start),
        .I4(start_for_DebayerRandBatG_U0_full_n),
        .I5(start_once_reg_0),
        .O(push));
  LUT4 #(
    .INIT(16'h2F22)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[2]_i_2_n_5 ),
        .I2(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .I3(\ap_CS_fsm_reg[0]_0 ),
        .O(ap_NS_fsm[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[2]_i_2_n_5 ),
        .O(ap_NS_fsm[2]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(\ap_CS_fsm[2]_i_3_n_5 ),
        .I1(\ap_CS_fsm[2]_i_4_n_5 ),
        .I2(\ap_CS_fsm[2]_i_5_n_5 ),
        .I3(\ap_CS_fsm[2]_i_6_n_5 ),
        .O(\ap_CS_fsm[2]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(loopHeight_reg_441[9]),
        .I1(Q[9]),
        .I2(loopHeight_reg_441[10]),
        .I3(Q[10]),
        .O(\ap_CS_fsm[2]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(loopHeight_reg_441[3]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(loopHeight_reg_441[5]),
        .I4(Q[4]),
        .I5(loopHeight_reg_441[4]),
        .O(\ap_CS_fsm[2]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(loopHeight_reg_441[0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(loopHeight_reg_441[1]),
        .I4(Q[2]),
        .I5(loopHeight_reg_441[2]),
        .O(\ap_CS_fsm[2]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(loopHeight_reg_441[6]),
        .I1(Q[6]),
        .I2(Q[8]),
        .I3(loopHeight_reg_441[8]),
        .I4(Q[7]),
        .I5(loopHeight_reg_441[7]),
        .O(\ap_CS_fsm[2]_i_6_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg[0]_0 ),
        .S(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_done_cache_reg));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cmp203_i_reg_550[0]_i_1 
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(\cmp203_i_reg_550[0]_i_2_n_5 ),
        .I4(\cmp203_i_reg_550[0]_i_3_n_5 ),
        .O(cmp203_i_fu_302_p2));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp203_i_reg_550[0]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[10]),
        .I3(Q[2]),
        .O(\cmp203_i_reg_550[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp203_i_reg_550[0]_i_3 
       (.I0(Q[9]),
        .I1(Q[6]),
        .I2(Q[8]),
        .I3(Q[7]),
        .O(\cmp203_i_reg_550[0]_i_3_n_5 ));
  FDRE \cmp203_i_reg_550_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(cmp203_i_fu_302_p2),
        .Q(cmp203_i_reg_550),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h44D4)) 
    \cmp59_i_reg_545[0]_i_3 
       (.I0(Q[9]),
        .I1(\cmp59_i_reg_545_reg[0]_0 [9]),
        .I2(\cmp59_i_reg_545_reg[0]_0 [8]),
        .I3(Q[8]),
        .O(DI[4]));
  LUT4 #(
    .INIT(16'h44D4)) 
    \cmp59_i_reg_545[0]_i_4 
       (.I0(Q[7]),
        .I1(\cmp59_i_reg_545_reg[0]_0 [7]),
        .I2(\cmp59_i_reg_545_reg[0]_0 [6]),
        .I3(Q[6]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h44D4)) 
    \cmp59_i_reg_545[0]_i_5 
       (.I0(Q[5]),
        .I1(\cmp59_i_reg_545_reg[0]_0 [5]),
        .I2(\cmp59_i_reg_545_reg[0]_0 [4]),
        .I3(Q[4]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h44D4)) 
    \cmp59_i_reg_545[0]_i_6 
       (.I0(Q[3]),
        .I1(\cmp59_i_reg_545_reg[0]_0 [3]),
        .I2(\cmp59_i_reg_545_reg[0]_0 [2]),
        .I3(Q[2]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h44D4)) 
    \cmp59_i_reg_545[0]_i_7 
       (.I0(Q[1]),
        .I1(\cmp59_i_reg_545_reg[0]_0 [1]),
        .I2(\cmp59_i_reg_545_reg[0]_0 [0]),
        .I3(Q[0]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \cmp59_i_reg_545[0]_i_8 
       (.I0(Q[10]),
        .I1(\cmp59_i_reg_545_reg[0]_0 [10]),
        .O(\y_fu_68_reg[10]_0 ));
  FDRE \cmp59_i_reg_545_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(CO),
        .Q(cmp59_i_reg_545),
        .R(1'b0));
  design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158
       (.D({ap_NS_fsm[3],ap_NS_fsm[1]}),
        .E(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .Q({ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .\SRL_SIG_reg[0]_0 (\SRL_SIG_reg[0]_0 ),
        .\ap_CS_fsm_reg[1] (DebayerRatBorBatR_U0_bayerPhase_c_write),
        .\ap_CS_fsm_reg[3] (E),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_done_cache_reg),
        .ap_rst_n(ap_rst_n),
        .cmp203_i_reg_550(cmp203_i_reg_550),
        .d0(d0),
        .full_n_reg(full_n_reg),
        .grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg),
        .grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_n_72),
        .\icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0 (\icmp_ln633_reg_2150_pp0_iter3_reg_reg[0] ),
        .\icmp_ln633_reg_2150_reg[0]_0 (loopWidth_reg_446),
        .\icmp_ln643_reg_2154_reg[0]_0 (\icmp_ln643_reg_2154_reg[0] ),
        .\icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_2_0 (xor_i_reg_555),
        .imgG_empty_n(imgG_empty_n),
        .imgRB_full_n(imgRB_full_n),
        .\p_0_0_09481407_i_fu_268_reg[9]_0 (p_0_0_09481408_lcssa1458_i_load_reg_475),
        .\p_0_0_09481407_i_load_reg_2257_pp0_iter2_reg_reg[9]_0 (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481407_i_out),
        .\p_0_0_0948_114981509_i_fu_244_reg[9]_0 (p_0_0_0948_114981510_lcssa1546_i_load_reg_520),
        .\p_0_0_0948_114981509_i_load_reg_2224_pp0_iter2_reg_reg[9]_0 (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114981509_i_out),
        .\p_0_0_0948_21437_i_fu_280_reg[0]_0 (\p_0_0_0948_21437_i_fu_280_reg[0] ),
        .\p_0_0_0948_21437_i_fu_280_reg[1]_0 (\p_0_0_0948_21437_i_fu_280_reg[1] ),
        .\p_0_0_0948_21437_i_fu_280_reg[2]_0 (\p_0_0_0948_21437_i_fu_280_reg[2] ),
        .\p_0_0_0948_21437_i_fu_280_reg[3]_0 (\p_0_0_0948_21437_i_fu_280_reg[3] ),
        .\p_0_0_0948_21437_i_fu_280_reg[4]_0 (\p_0_0_0948_21437_i_fu_280_reg[4] ),
        .\p_0_0_0948_21437_i_fu_280_reg[5]_0 (\p_0_0_0948_21437_i_fu_280_reg[5] ),
        .\p_0_0_0948_21437_i_fu_280_reg[6]_0 (\p_0_0_0948_21437_i_fu_280_reg[6] ),
        .\p_0_0_0948_21437_i_fu_280_reg[7]_0 (\p_0_0_0948_21437_i_fu_280_reg[7] ),
        .\p_0_0_0948_21437_i_fu_280_reg[8]_0 (\p_0_0_0948_21437_i_fu_280_reg[8] ),
        .\p_0_0_0948_21437_i_fu_280_reg[9]_0 (p_0_0_0948_21438_lcssa1470_i_load_reg_490),
        .\p_0_0_0948_21437_i_fu_280_reg[9]_1 (\p_0_0_0948_21437_i_fu_280_reg[9] ),
        .\p_0_0_0948_21437_i_load_reg_2275_pp0_iter2_reg_reg[9]_0 (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21437_i_out),
        .\p_0_0_09491404_i_fu_264_reg[9]_0 (p_0_0_09491405_lcssa1456_i_load_reg_470),
        .\p_0_0_09491404_i_load_reg_2251_pp0_iter2_reg_reg[9]_0 (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491404_i_out),
        .\p_0_0_0949_114961507_i_fu_240_reg[9]_0 (p_0_0_0949_114961508_lcssa1544_i_load_reg_515),
        .\p_0_0_0949_114961507_i_load_reg_2218_pp0_iter2_reg_reg[9]_0 (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114961507_i_out),
        .\p_0_0_0949_21434_i_fu_276_reg[0]_0 (\p_0_0_0949_21434_i_fu_276_reg[0] ),
        .\p_0_0_0949_21434_i_fu_276_reg[1]_0 (\p_0_0_0949_21434_i_fu_276_reg[1] ),
        .\p_0_0_0949_21434_i_fu_276_reg[2]_0 (\p_0_0_0949_21434_i_fu_276_reg[2] ),
        .\p_0_0_0949_21434_i_fu_276_reg[3]_0 (\p_0_0_0949_21434_i_fu_276_reg[3] ),
        .\p_0_0_0949_21434_i_fu_276_reg[4]_0 (\p_0_0_0949_21434_i_fu_276_reg[4] ),
        .\p_0_0_0949_21434_i_fu_276_reg[5]_0 (\p_0_0_0949_21434_i_fu_276_reg[5] ),
        .\p_0_0_0949_21434_i_fu_276_reg[6]_0 (\p_0_0_0949_21434_i_fu_276_reg[6] ),
        .\p_0_0_0949_21434_i_fu_276_reg[7]_0 (\p_0_0_0949_21434_i_fu_276_reg[7] ),
        .\p_0_0_0949_21434_i_fu_276_reg[8]_0 (\p_0_0_0949_21434_i_fu_276_reg[8] ),
        .\p_0_0_0949_21434_i_fu_276_reg[9]_0 (p_0_0_0949_21435_lcssa1468_i_load_reg_485),
        .\p_0_0_0949_21434_i_fu_276_reg[9]_1 (\p_0_0_0949_21434_i_fu_276_reg[9] ),
        .\p_0_0_0949_21434_i_load_reg_2269_pp0_iter2_reg_reg[9]_0 (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21434_i_out),
        .\p_0_0_09501401_i_fu_260_reg[9]_0 (p_0_0_09501402_lcssa1454_i_load_reg_465),
        .\p_0_0_09501401_i_load_reg_2245_pp0_iter2_reg_reg[9]_0 (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501401_i_out),
        .\p_0_0_0950_114941505_i_fu_236_reg[9]_0 (p_0_0_0950_114941506_lcssa1542_i_load_reg_510),
        .\p_0_0_0950_114941505_i_load_reg_2212_pp0_iter2_reg_reg[9]_0 (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114941505_i_out),
        .\p_0_0_0950_21431_i_fu_272_reg[0]_0 (\p_0_0_0950_21431_i_fu_272_reg[0] ),
        .\p_0_0_0950_21431_i_fu_272_reg[1]_0 (\p_0_0_0950_21431_i_fu_272_reg[1] ),
        .\p_0_0_0950_21431_i_fu_272_reg[2]_0 (\p_0_0_0950_21431_i_fu_272_reg[2] ),
        .\p_0_0_0950_21431_i_fu_272_reg[3]_0 (\p_0_0_0950_21431_i_fu_272_reg[3] ),
        .\p_0_0_0950_21431_i_fu_272_reg[4]_0 (\p_0_0_0950_21431_i_fu_272_reg[4] ),
        .\p_0_0_0950_21431_i_fu_272_reg[5]_0 (\p_0_0_0950_21431_i_fu_272_reg[5] ),
        .\p_0_0_0950_21431_i_fu_272_reg[6]_0 (\p_0_0_0950_21431_i_fu_272_reg[6] ),
        .\p_0_0_0950_21431_i_fu_272_reg[7]_0 (\p_0_0_0950_21431_i_fu_272_reg[7] ),
        .\p_0_0_0950_21431_i_fu_272_reg[8]_0 (\p_0_0_0950_21431_i_fu_272_reg[8] ),
        .\p_0_0_0950_21431_i_fu_272_reg[9]_0 (p_0_0_0950_21432_lcssa1466_i_load_reg_480),
        .\p_0_0_0950_21431_i_fu_272_reg[9]_1 (\p_0_0_0950_21431_i_fu_272_reg[9] ),
        .\p_0_0_0950_21431_i_load_reg_2263_pp0_iter2_reg_reg[9]_0 (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21431_i_out),
        .\p_0_0_0_0_09081512_i_fu_248_reg[9]_0 (p_0_0_0_0_09081511_lcssa1548_i_load_reg_525),
        .\p_0_0_0_0_09081512_i_load_reg_2230_pp0_iter2_reg_reg[9]_0 (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081512_i_out),
        .\p_0_0_0_0_09141500_i_fu_224_reg[9]_0 (p_0_0_0_0_09141499_lcssa1536_i_load_reg_495),
        .\p_0_0_0_0_09141500_i_load_reg_2197_pp0_iter2_reg_reg[9]_0 (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141500_i_out),
        .\p_0_1_0_0_09091514_i_fu_252_reg[9]_0 (p_0_1_0_0_09091513_lcssa1550_i_load_reg_530),
        .\p_0_1_0_0_09091514_i_load_reg_2235_pp0_iter2_reg_reg[9]_0 (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091514_i_out),
        .\p_0_1_0_0_09151502_i_fu_228_reg[9]_0 (p_0_1_0_0_09151501_lcssa1538_i_load_reg_500),
        .\p_0_1_0_0_09151502_i_load_reg_2202_pp0_iter2_reg_reg[9]_0 (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151502_i_out),
        .\p_0_2_0_0_09101516_i_fu_256_reg[9]_0 (p_0_2_0_0_09101515_lcssa1552_i_load_reg_535),
        .\p_0_2_0_0_09101516_i_load_reg_2240_pp0_iter2_reg_reg[9]_0 (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101516_i_out),
        .\p_0_2_0_0_09161504_i_fu_232_reg[9]_0 (p_0_2_0_0_09161503_lcssa1540_i_load_reg_505),
        .\p_0_2_0_0_09161504_i_load_reg_2207_pp0_iter2_reg_reg[9]_0 (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161504_i_out),
        .p_6_in(p_6_in),
        .p_9_in(p_9_in),
        .push_2(push_2),
        .q1(q1),
        .ram_reg_bram_1(cmp59_i_reg_545),
        .ram_reg_bram_1_0(ram_reg_bram_1),
        .ram_reg_bram_1_1(ram_reg_bram_1_0),
        .red_i_reg_560(red_i_reg_560),
        .x_phase_reg_451(x_phase_reg_451));
  FDRE #(
    .INIT(1'b0)) 
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_n_72),
        .Q(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg),
        .R(ap_done_cache_reg));
  LUT6 #(
    .INIT(64'hE000000000000000)) 
    \loopHeight_reg_441[10]_i_1 
       (.I0(start_once_reg_0),
        .I1(start_for_DebayerRandBatG_U0_full_n),
        .I2(DebayerRatBorBatR_U0_ap_start),
        .I3(\ap_CS_fsm_reg[0]_0 ),
        .I4(bayerPhase_c_full_n),
        .I5(bayerPhase_c1_empty_n),
        .O(DebayerRatBorBatR_U0_bayerPhase_c_write));
  FDRE \loopHeight_reg_441_reg[0] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(\loopHeight_reg_441_reg[10]_0 [0]),
        .Q(loopHeight_reg_441[0]),
        .R(1'b0));
  FDRE \loopHeight_reg_441_reg[10] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(\loopHeight_reg_441_reg[10]_0 [10]),
        .Q(loopHeight_reg_441[10]),
        .R(1'b0));
  FDRE \loopHeight_reg_441_reg[1] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(\loopHeight_reg_441_reg[10]_0 [1]),
        .Q(loopHeight_reg_441[1]),
        .R(1'b0));
  FDRE \loopHeight_reg_441_reg[2] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(\loopHeight_reg_441_reg[10]_0 [2]),
        .Q(loopHeight_reg_441[2]),
        .R(1'b0));
  FDRE \loopHeight_reg_441_reg[3] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(\loopHeight_reg_441_reg[10]_0 [3]),
        .Q(loopHeight_reg_441[3]),
        .R(1'b0));
  FDRE \loopHeight_reg_441_reg[4] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(\loopHeight_reg_441_reg[10]_0 [4]),
        .Q(loopHeight_reg_441[4]),
        .R(1'b0));
  FDRE \loopHeight_reg_441_reg[5] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(\loopHeight_reg_441_reg[10]_0 [5]),
        .Q(loopHeight_reg_441[5]),
        .R(1'b0));
  FDRE \loopHeight_reg_441_reg[6] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(\loopHeight_reg_441_reg[10]_0 [6]),
        .Q(loopHeight_reg_441[6]),
        .R(1'b0));
  FDRE \loopHeight_reg_441_reg[7] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(\loopHeight_reg_441_reg[10]_0 [7]),
        .Q(loopHeight_reg_441[7]),
        .R(1'b0));
  FDRE \loopHeight_reg_441_reg[8] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(\loopHeight_reg_441_reg[10]_0 [8]),
        .Q(loopHeight_reg_441[8]),
        .R(1'b0));
  FDRE \loopHeight_reg_441_reg[9] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(\loopHeight_reg_441_reg[10]_0 [9]),
        .Q(loopHeight_reg_441[9]),
        .R(1'b0));
  FDRE \loopWidth_reg_446_reg[0] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(\loopWidth_reg_446_reg[10]_0 [0]),
        .Q(loopWidth_reg_446[0]),
        .R(1'b0));
  FDRE \loopWidth_reg_446_reg[10] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(\loopWidth_reg_446_reg[10]_0 [10]),
        .Q(loopWidth_reg_446[10]),
        .R(1'b0));
  FDRE \loopWidth_reg_446_reg[1] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(\loopWidth_reg_446_reg[10]_0 [1]),
        .Q(loopWidth_reg_446[1]),
        .R(1'b0));
  FDRE \loopWidth_reg_446_reg[2] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(\loopWidth_reg_446_reg[10]_0 [2]),
        .Q(loopWidth_reg_446[2]),
        .R(1'b0));
  FDRE \loopWidth_reg_446_reg[3] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(\loopWidth_reg_446_reg[10]_0 [3]),
        .Q(loopWidth_reg_446[3]),
        .R(1'b0));
  FDRE \loopWidth_reg_446_reg[4] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(\loopWidth_reg_446_reg[10]_0 [4]),
        .Q(loopWidth_reg_446[4]),
        .R(1'b0));
  FDRE \loopWidth_reg_446_reg[5] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(\loopWidth_reg_446_reg[10]_0 [5]),
        .Q(loopWidth_reg_446[5]),
        .R(1'b0));
  FDRE \loopWidth_reg_446_reg[6] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(\loopWidth_reg_446_reg[10]_0 [6]),
        .Q(loopWidth_reg_446[6]),
        .R(1'b0));
  FDRE \loopWidth_reg_446_reg[7] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(\loopWidth_reg_446_reg[10]_0 [7]),
        .Q(loopWidth_reg_446[7]),
        .R(1'b0));
  FDRE \loopWidth_reg_446_reg[8] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(\loopWidth_reg_446_reg[10]_0 [8]),
        .Q(loopWidth_reg_446[8]),
        .R(1'b0));
  FDRE \loopWidth_reg_446_reg[9] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(\loopWidth_reg_446_reg[10]_0 [9]),
        .Q(loopWidth_reg_446[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAA2A2A2AAA)) 
    \mOutPtr[1]_i_4 
       (.I0(pop__0),
        .I1(start_for_DebayerRatBorBatR_U0_full_n),
        .I2(Debayer_U0_ap_start),
        .I3(start_for_ZipperRemoval_U0_full_n),
        .I4(\mOutPtr_reg[0] ),
        .I5(start_once_reg),
        .O(p_6_in_1));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \mOutPtr[1]_i_5 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[2]_i_2_n_5 ),
        .I2(DebayerRatBorBatR_U0_ap_start),
        .O(pop__0));
  FDRE \p_0_0_09481408_lcssa1458_i_fu_80_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481407_i_out[0]),
        .Q(p_0_0_09481408_lcssa1458_i_fu_80[0]),
        .R(1'b0));
  FDRE \p_0_0_09481408_lcssa1458_i_fu_80_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481407_i_out[1]),
        .Q(p_0_0_09481408_lcssa1458_i_fu_80[1]),
        .R(1'b0));
  FDRE \p_0_0_09481408_lcssa1458_i_fu_80_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481407_i_out[2]),
        .Q(p_0_0_09481408_lcssa1458_i_fu_80[2]),
        .R(1'b0));
  FDRE \p_0_0_09481408_lcssa1458_i_fu_80_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481407_i_out[3]),
        .Q(p_0_0_09481408_lcssa1458_i_fu_80[3]),
        .R(1'b0));
  FDRE \p_0_0_09481408_lcssa1458_i_fu_80_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481407_i_out[4]),
        .Q(p_0_0_09481408_lcssa1458_i_fu_80[4]),
        .R(1'b0));
  FDRE \p_0_0_09481408_lcssa1458_i_fu_80_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481407_i_out[5]),
        .Q(p_0_0_09481408_lcssa1458_i_fu_80[5]),
        .R(1'b0));
  FDRE \p_0_0_09481408_lcssa1458_i_fu_80_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481407_i_out[6]),
        .Q(p_0_0_09481408_lcssa1458_i_fu_80[6]),
        .R(1'b0));
  FDRE \p_0_0_09481408_lcssa1458_i_fu_80_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481407_i_out[7]),
        .Q(p_0_0_09481408_lcssa1458_i_fu_80[7]),
        .R(1'b0));
  FDRE \p_0_0_09481408_lcssa1458_i_fu_80_reg[8] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481407_i_out[8]),
        .Q(p_0_0_09481408_lcssa1458_i_fu_80[8]),
        .R(1'b0));
  FDRE \p_0_0_09481408_lcssa1458_i_fu_80_reg[9] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481407_i_out[9]),
        .Q(p_0_0_09481408_lcssa1458_i_fu_80[9]),
        .R(1'b0));
  FDRE \p_0_0_09481408_lcssa1458_i_load_reg_475_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09481408_lcssa1458_i_fu_80[0]),
        .Q(p_0_0_09481408_lcssa1458_i_load_reg_475[0]),
        .R(1'b0));
  FDRE \p_0_0_09481408_lcssa1458_i_load_reg_475_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09481408_lcssa1458_i_fu_80[1]),
        .Q(p_0_0_09481408_lcssa1458_i_load_reg_475[1]),
        .R(1'b0));
  FDRE \p_0_0_09481408_lcssa1458_i_load_reg_475_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09481408_lcssa1458_i_fu_80[2]),
        .Q(p_0_0_09481408_lcssa1458_i_load_reg_475[2]),
        .R(1'b0));
  FDRE \p_0_0_09481408_lcssa1458_i_load_reg_475_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09481408_lcssa1458_i_fu_80[3]),
        .Q(p_0_0_09481408_lcssa1458_i_load_reg_475[3]),
        .R(1'b0));
  FDRE \p_0_0_09481408_lcssa1458_i_load_reg_475_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09481408_lcssa1458_i_fu_80[4]),
        .Q(p_0_0_09481408_lcssa1458_i_load_reg_475[4]),
        .R(1'b0));
  FDRE \p_0_0_09481408_lcssa1458_i_load_reg_475_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09481408_lcssa1458_i_fu_80[5]),
        .Q(p_0_0_09481408_lcssa1458_i_load_reg_475[5]),
        .R(1'b0));
  FDRE \p_0_0_09481408_lcssa1458_i_load_reg_475_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09481408_lcssa1458_i_fu_80[6]),
        .Q(p_0_0_09481408_lcssa1458_i_load_reg_475[6]),
        .R(1'b0));
  FDRE \p_0_0_09481408_lcssa1458_i_load_reg_475_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09481408_lcssa1458_i_fu_80[7]),
        .Q(p_0_0_09481408_lcssa1458_i_load_reg_475[7]),
        .R(1'b0));
  FDRE \p_0_0_09481408_lcssa1458_i_load_reg_475_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09481408_lcssa1458_i_fu_80[8]),
        .Q(p_0_0_09481408_lcssa1458_i_load_reg_475[8]),
        .R(1'b0));
  FDRE \p_0_0_09481408_lcssa1458_i_load_reg_475_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09481408_lcssa1458_i_fu_80[9]),
        .Q(p_0_0_09481408_lcssa1458_i_load_reg_475[9]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981510_lcssa1546_i_fu_116_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114981509_i_out[0]),
        .Q(p_0_0_0948_114981510_lcssa1546_i_fu_116[0]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981510_lcssa1546_i_fu_116_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114981509_i_out[1]),
        .Q(p_0_0_0948_114981510_lcssa1546_i_fu_116[1]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981510_lcssa1546_i_fu_116_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114981509_i_out[2]),
        .Q(p_0_0_0948_114981510_lcssa1546_i_fu_116[2]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981510_lcssa1546_i_fu_116_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114981509_i_out[3]),
        .Q(p_0_0_0948_114981510_lcssa1546_i_fu_116[3]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981510_lcssa1546_i_fu_116_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114981509_i_out[4]),
        .Q(p_0_0_0948_114981510_lcssa1546_i_fu_116[4]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981510_lcssa1546_i_fu_116_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114981509_i_out[5]),
        .Q(p_0_0_0948_114981510_lcssa1546_i_fu_116[5]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981510_lcssa1546_i_fu_116_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114981509_i_out[6]),
        .Q(p_0_0_0948_114981510_lcssa1546_i_fu_116[6]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981510_lcssa1546_i_fu_116_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114981509_i_out[7]),
        .Q(p_0_0_0948_114981510_lcssa1546_i_fu_116[7]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981510_lcssa1546_i_fu_116_reg[8] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114981509_i_out[8]),
        .Q(p_0_0_0948_114981510_lcssa1546_i_fu_116[8]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981510_lcssa1546_i_fu_116_reg[9] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114981509_i_out[9]),
        .Q(p_0_0_0948_114981510_lcssa1546_i_fu_116[9]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_114981510_lcssa1546_i_fu_116[0]),
        .Q(p_0_0_0948_114981510_lcssa1546_i_load_reg_520[0]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_114981510_lcssa1546_i_fu_116[1]),
        .Q(p_0_0_0948_114981510_lcssa1546_i_load_reg_520[1]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_114981510_lcssa1546_i_fu_116[2]),
        .Q(p_0_0_0948_114981510_lcssa1546_i_load_reg_520[2]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_114981510_lcssa1546_i_fu_116[3]),
        .Q(p_0_0_0948_114981510_lcssa1546_i_load_reg_520[3]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_114981510_lcssa1546_i_fu_116[4]),
        .Q(p_0_0_0948_114981510_lcssa1546_i_load_reg_520[4]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_114981510_lcssa1546_i_fu_116[5]),
        .Q(p_0_0_0948_114981510_lcssa1546_i_load_reg_520[5]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_114981510_lcssa1546_i_fu_116[6]),
        .Q(p_0_0_0948_114981510_lcssa1546_i_load_reg_520[6]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_114981510_lcssa1546_i_fu_116[7]),
        .Q(p_0_0_0948_114981510_lcssa1546_i_load_reg_520[7]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_114981510_lcssa1546_i_fu_116[8]),
        .Q(p_0_0_0948_114981510_lcssa1546_i_load_reg_520[8]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_114981510_lcssa1546_i_fu_116[9]),
        .Q(p_0_0_0948_114981510_lcssa1546_i_load_reg_520[9]),
        .R(1'b0));
  FDRE \p_0_0_0948_21438_lcssa1470_i_fu_92_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21437_i_out[0]),
        .Q(p_0_0_0948_21438_lcssa1470_i_fu_92[0]),
        .R(1'b0));
  FDRE \p_0_0_0948_21438_lcssa1470_i_fu_92_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21437_i_out[1]),
        .Q(p_0_0_0948_21438_lcssa1470_i_fu_92[1]),
        .R(1'b0));
  FDRE \p_0_0_0948_21438_lcssa1470_i_fu_92_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21437_i_out[2]),
        .Q(p_0_0_0948_21438_lcssa1470_i_fu_92[2]),
        .R(1'b0));
  FDRE \p_0_0_0948_21438_lcssa1470_i_fu_92_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21437_i_out[3]),
        .Q(p_0_0_0948_21438_lcssa1470_i_fu_92[3]),
        .R(1'b0));
  FDRE \p_0_0_0948_21438_lcssa1470_i_fu_92_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21437_i_out[4]),
        .Q(p_0_0_0948_21438_lcssa1470_i_fu_92[4]),
        .R(1'b0));
  FDRE \p_0_0_0948_21438_lcssa1470_i_fu_92_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21437_i_out[5]),
        .Q(p_0_0_0948_21438_lcssa1470_i_fu_92[5]),
        .R(1'b0));
  FDRE \p_0_0_0948_21438_lcssa1470_i_fu_92_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21437_i_out[6]),
        .Q(p_0_0_0948_21438_lcssa1470_i_fu_92[6]),
        .R(1'b0));
  FDRE \p_0_0_0948_21438_lcssa1470_i_fu_92_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21437_i_out[7]),
        .Q(p_0_0_0948_21438_lcssa1470_i_fu_92[7]),
        .R(1'b0));
  FDRE \p_0_0_0948_21438_lcssa1470_i_fu_92_reg[8] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21437_i_out[8]),
        .Q(p_0_0_0948_21438_lcssa1470_i_fu_92[8]),
        .R(1'b0));
  FDRE \p_0_0_0948_21438_lcssa1470_i_fu_92_reg[9] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21437_i_out[9]),
        .Q(p_0_0_0948_21438_lcssa1470_i_fu_92[9]),
        .R(1'b0));
  FDRE \p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_21438_lcssa1470_i_fu_92[0]),
        .Q(p_0_0_0948_21438_lcssa1470_i_load_reg_490[0]),
        .R(1'b0));
  FDRE \p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_21438_lcssa1470_i_fu_92[1]),
        .Q(p_0_0_0948_21438_lcssa1470_i_load_reg_490[1]),
        .R(1'b0));
  FDRE \p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_21438_lcssa1470_i_fu_92[2]),
        .Q(p_0_0_0948_21438_lcssa1470_i_load_reg_490[2]),
        .R(1'b0));
  FDRE \p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_21438_lcssa1470_i_fu_92[3]),
        .Q(p_0_0_0948_21438_lcssa1470_i_load_reg_490[3]),
        .R(1'b0));
  FDRE \p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_21438_lcssa1470_i_fu_92[4]),
        .Q(p_0_0_0948_21438_lcssa1470_i_load_reg_490[4]),
        .R(1'b0));
  FDRE \p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_21438_lcssa1470_i_fu_92[5]),
        .Q(p_0_0_0948_21438_lcssa1470_i_load_reg_490[5]),
        .R(1'b0));
  FDRE \p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_21438_lcssa1470_i_fu_92[6]),
        .Q(p_0_0_0948_21438_lcssa1470_i_load_reg_490[6]),
        .R(1'b0));
  FDRE \p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_21438_lcssa1470_i_fu_92[7]),
        .Q(p_0_0_0948_21438_lcssa1470_i_load_reg_490[7]),
        .R(1'b0));
  FDRE \p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_21438_lcssa1470_i_fu_92[8]),
        .Q(p_0_0_0948_21438_lcssa1470_i_load_reg_490[8]),
        .R(1'b0));
  FDRE \p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_21438_lcssa1470_i_fu_92[9]),
        .Q(p_0_0_0948_21438_lcssa1470_i_load_reg_490[9]),
        .R(1'b0));
  FDRE \p_0_0_09491405_lcssa1456_i_fu_76_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491404_i_out[0]),
        .Q(p_0_0_09491405_lcssa1456_i_fu_76[0]),
        .R(1'b0));
  FDRE \p_0_0_09491405_lcssa1456_i_fu_76_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491404_i_out[1]),
        .Q(p_0_0_09491405_lcssa1456_i_fu_76[1]),
        .R(1'b0));
  FDRE \p_0_0_09491405_lcssa1456_i_fu_76_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491404_i_out[2]),
        .Q(p_0_0_09491405_lcssa1456_i_fu_76[2]),
        .R(1'b0));
  FDRE \p_0_0_09491405_lcssa1456_i_fu_76_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491404_i_out[3]),
        .Q(p_0_0_09491405_lcssa1456_i_fu_76[3]),
        .R(1'b0));
  FDRE \p_0_0_09491405_lcssa1456_i_fu_76_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491404_i_out[4]),
        .Q(p_0_0_09491405_lcssa1456_i_fu_76[4]),
        .R(1'b0));
  FDRE \p_0_0_09491405_lcssa1456_i_fu_76_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491404_i_out[5]),
        .Q(p_0_0_09491405_lcssa1456_i_fu_76[5]),
        .R(1'b0));
  FDRE \p_0_0_09491405_lcssa1456_i_fu_76_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491404_i_out[6]),
        .Q(p_0_0_09491405_lcssa1456_i_fu_76[6]),
        .R(1'b0));
  FDRE \p_0_0_09491405_lcssa1456_i_fu_76_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491404_i_out[7]),
        .Q(p_0_0_09491405_lcssa1456_i_fu_76[7]),
        .R(1'b0));
  FDRE \p_0_0_09491405_lcssa1456_i_fu_76_reg[8] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491404_i_out[8]),
        .Q(p_0_0_09491405_lcssa1456_i_fu_76[8]),
        .R(1'b0));
  FDRE \p_0_0_09491405_lcssa1456_i_fu_76_reg[9] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491404_i_out[9]),
        .Q(p_0_0_09491405_lcssa1456_i_fu_76[9]),
        .R(1'b0));
  FDRE \p_0_0_09491405_lcssa1456_i_load_reg_470_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09491405_lcssa1456_i_fu_76[0]),
        .Q(p_0_0_09491405_lcssa1456_i_load_reg_470[0]),
        .R(1'b0));
  FDRE \p_0_0_09491405_lcssa1456_i_load_reg_470_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09491405_lcssa1456_i_fu_76[1]),
        .Q(p_0_0_09491405_lcssa1456_i_load_reg_470[1]),
        .R(1'b0));
  FDRE \p_0_0_09491405_lcssa1456_i_load_reg_470_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09491405_lcssa1456_i_fu_76[2]),
        .Q(p_0_0_09491405_lcssa1456_i_load_reg_470[2]),
        .R(1'b0));
  FDRE \p_0_0_09491405_lcssa1456_i_load_reg_470_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09491405_lcssa1456_i_fu_76[3]),
        .Q(p_0_0_09491405_lcssa1456_i_load_reg_470[3]),
        .R(1'b0));
  FDRE \p_0_0_09491405_lcssa1456_i_load_reg_470_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09491405_lcssa1456_i_fu_76[4]),
        .Q(p_0_0_09491405_lcssa1456_i_load_reg_470[4]),
        .R(1'b0));
  FDRE \p_0_0_09491405_lcssa1456_i_load_reg_470_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09491405_lcssa1456_i_fu_76[5]),
        .Q(p_0_0_09491405_lcssa1456_i_load_reg_470[5]),
        .R(1'b0));
  FDRE \p_0_0_09491405_lcssa1456_i_load_reg_470_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09491405_lcssa1456_i_fu_76[6]),
        .Q(p_0_0_09491405_lcssa1456_i_load_reg_470[6]),
        .R(1'b0));
  FDRE \p_0_0_09491405_lcssa1456_i_load_reg_470_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09491405_lcssa1456_i_fu_76[7]),
        .Q(p_0_0_09491405_lcssa1456_i_load_reg_470[7]),
        .R(1'b0));
  FDRE \p_0_0_09491405_lcssa1456_i_load_reg_470_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09491405_lcssa1456_i_fu_76[8]),
        .Q(p_0_0_09491405_lcssa1456_i_load_reg_470[8]),
        .R(1'b0));
  FDRE \p_0_0_09491405_lcssa1456_i_load_reg_470_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09491405_lcssa1456_i_fu_76[9]),
        .Q(p_0_0_09491405_lcssa1456_i_load_reg_470[9]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961508_lcssa1544_i_fu_112_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114961507_i_out[0]),
        .Q(p_0_0_0949_114961508_lcssa1544_i_fu_112[0]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961508_lcssa1544_i_fu_112_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114961507_i_out[1]),
        .Q(p_0_0_0949_114961508_lcssa1544_i_fu_112[1]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961508_lcssa1544_i_fu_112_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114961507_i_out[2]),
        .Q(p_0_0_0949_114961508_lcssa1544_i_fu_112[2]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961508_lcssa1544_i_fu_112_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114961507_i_out[3]),
        .Q(p_0_0_0949_114961508_lcssa1544_i_fu_112[3]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961508_lcssa1544_i_fu_112_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114961507_i_out[4]),
        .Q(p_0_0_0949_114961508_lcssa1544_i_fu_112[4]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961508_lcssa1544_i_fu_112_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114961507_i_out[5]),
        .Q(p_0_0_0949_114961508_lcssa1544_i_fu_112[5]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961508_lcssa1544_i_fu_112_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114961507_i_out[6]),
        .Q(p_0_0_0949_114961508_lcssa1544_i_fu_112[6]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961508_lcssa1544_i_fu_112_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114961507_i_out[7]),
        .Q(p_0_0_0949_114961508_lcssa1544_i_fu_112[7]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961508_lcssa1544_i_fu_112_reg[8] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114961507_i_out[8]),
        .Q(p_0_0_0949_114961508_lcssa1544_i_fu_112[8]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961508_lcssa1544_i_fu_112_reg[9] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114961507_i_out[9]),
        .Q(p_0_0_0949_114961508_lcssa1544_i_fu_112[9]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_114961508_lcssa1544_i_fu_112[0]),
        .Q(p_0_0_0949_114961508_lcssa1544_i_load_reg_515[0]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_114961508_lcssa1544_i_fu_112[1]),
        .Q(p_0_0_0949_114961508_lcssa1544_i_load_reg_515[1]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_114961508_lcssa1544_i_fu_112[2]),
        .Q(p_0_0_0949_114961508_lcssa1544_i_load_reg_515[2]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_114961508_lcssa1544_i_fu_112[3]),
        .Q(p_0_0_0949_114961508_lcssa1544_i_load_reg_515[3]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_114961508_lcssa1544_i_fu_112[4]),
        .Q(p_0_0_0949_114961508_lcssa1544_i_load_reg_515[4]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_114961508_lcssa1544_i_fu_112[5]),
        .Q(p_0_0_0949_114961508_lcssa1544_i_load_reg_515[5]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_114961508_lcssa1544_i_fu_112[6]),
        .Q(p_0_0_0949_114961508_lcssa1544_i_load_reg_515[6]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_114961508_lcssa1544_i_fu_112[7]),
        .Q(p_0_0_0949_114961508_lcssa1544_i_load_reg_515[7]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_114961508_lcssa1544_i_fu_112[8]),
        .Q(p_0_0_0949_114961508_lcssa1544_i_load_reg_515[8]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_114961508_lcssa1544_i_fu_112[9]),
        .Q(p_0_0_0949_114961508_lcssa1544_i_load_reg_515[9]),
        .R(1'b0));
  FDRE \p_0_0_0949_21435_lcssa1468_i_fu_88_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21434_i_out[0]),
        .Q(p_0_0_0949_21435_lcssa1468_i_fu_88[0]),
        .R(1'b0));
  FDRE \p_0_0_0949_21435_lcssa1468_i_fu_88_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21434_i_out[1]),
        .Q(p_0_0_0949_21435_lcssa1468_i_fu_88[1]),
        .R(1'b0));
  FDRE \p_0_0_0949_21435_lcssa1468_i_fu_88_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21434_i_out[2]),
        .Q(p_0_0_0949_21435_lcssa1468_i_fu_88[2]),
        .R(1'b0));
  FDRE \p_0_0_0949_21435_lcssa1468_i_fu_88_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21434_i_out[3]),
        .Q(p_0_0_0949_21435_lcssa1468_i_fu_88[3]),
        .R(1'b0));
  FDRE \p_0_0_0949_21435_lcssa1468_i_fu_88_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21434_i_out[4]),
        .Q(p_0_0_0949_21435_lcssa1468_i_fu_88[4]),
        .R(1'b0));
  FDRE \p_0_0_0949_21435_lcssa1468_i_fu_88_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21434_i_out[5]),
        .Q(p_0_0_0949_21435_lcssa1468_i_fu_88[5]),
        .R(1'b0));
  FDRE \p_0_0_0949_21435_lcssa1468_i_fu_88_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21434_i_out[6]),
        .Q(p_0_0_0949_21435_lcssa1468_i_fu_88[6]),
        .R(1'b0));
  FDRE \p_0_0_0949_21435_lcssa1468_i_fu_88_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21434_i_out[7]),
        .Q(p_0_0_0949_21435_lcssa1468_i_fu_88[7]),
        .R(1'b0));
  FDRE \p_0_0_0949_21435_lcssa1468_i_fu_88_reg[8] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21434_i_out[8]),
        .Q(p_0_0_0949_21435_lcssa1468_i_fu_88[8]),
        .R(1'b0));
  FDRE \p_0_0_0949_21435_lcssa1468_i_fu_88_reg[9] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21434_i_out[9]),
        .Q(p_0_0_0949_21435_lcssa1468_i_fu_88[9]),
        .R(1'b0));
  FDRE \p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_21435_lcssa1468_i_fu_88[0]),
        .Q(p_0_0_0949_21435_lcssa1468_i_load_reg_485[0]),
        .R(1'b0));
  FDRE \p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_21435_lcssa1468_i_fu_88[1]),
        .Q(p_0_0_0949_21435_lcssa1468_i_load_reg_485[1]),
        .R(1'b0));
  FDRE \p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_21435_lcssa1468_i_fu_88[2]),
        .Q(p_0_0_0949_21435_lcssa1468_i_load_reg_485[2]),
        .R(1'b0));
  FDRE \p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_21435_lcssa1468_i_fu_88[3]),
        .Q(p_0_0_0949_21435_lcssa1468_i_load_reg_485[3]),
        .R(1'b0));
  FDRE \p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_21435_lcssa1468_i_fu_88[4]),
        .Q(p_0_0_0949_21435_lcssa1468_i_load_reg_485[4]),
        .R(1'b0));
  FDRE \p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_21435_lcssa1468_i_fu_88[5]),
        .Q(p_0_0_0949_21435_lcssa1468_i_load_reg_485[5]),
        .R(1'b0));
  FDRE \p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_21435_lcssa1468_i_fu_88[6]),
        .Q(p_0_0_0949_21435_lcssa1468_i_load_reg_485[6]),
        .R(1'b0));
  FDRE \p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_21435_lcssa1468_i_fu_88[7]),
        .Q(p_0_0_0949_21435_lcssa1468_i_load_reg_485[7]),
        .R(1'b0));
  FDRE \p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_21435_lcssa1468_i_fu_88[8]),
        .Q(p_0_0_0949_21435_lcssa1468_i_load_reg_485[8]),
        .R(1'b0));
  FDRE \p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_21435_lcssa1468_i_fu_88[9]),
        .Q(p_0_0_0949_21435_lcssa1468_i_load_reg_485[9]),
        .R(1'b0));
  FDRE \p_0_0_09501402_lcssa1454_i_fu_72_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501401_i_out[0]),
        .Q(p_0_0_09501402_lcssa1454_i_fu_72[0]),
        .R(1'b0));
  FDRE \p_0_0_09501402_lcssa1454_i_fu_72_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501401_i_out[1]),
        .Q(p_0_0_09501402_lcssa1454_i_fu_72[1]),
        .R(1'b0));
  FDRE \p_0_0_09501402_lcssa1454_i_fu_72_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501401_i_out[2]),
        .Q(p_0_0_09501402_lcssa1454_i_fu_72[2]),
        .R(1'b0));
  FDRE \p_0_0_09501402_lcssa1454_i_fu_72_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501401_i_out[3]),
        .Q(p_0_0_09501402_lcssa1454_i_fu_72[3]),
        .R(1'b0));
  FDRE \p_0_0_09501402_lcssa1454_i_fu_72_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501401_i_out[4]),
        .Q(p_0_0_09501402_lcssa1454_i_fu_72[4]),
        .R(1'b0));
  FDRE \p_0_0_09501402_lcssa1454_i_fu_72_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501401_i_out[5]),
        .Q(p_0_0_09501402_lcssa1454_i_fu_72[5]),
        .R(1'b0));
  FDRE \p_0_0_09501402_lcssa1454_i_fu_72_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501401_i_out[6]),
        .Q(p_0_0_09501402_lcssa1454_i_fu_72[6]),
        .R(1'b0));
  FDRE \p_0_0_09501402_lcssa1454_i_fu_72_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501401_i_out[7]),
        .Q(p_0_0_09501402_lcssa1454_i_fu_72[7]),
        .R(1'b0));
  FDRE \p_0_0_09501402_lcssa1454_i_fu_72_reg[8] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501401_i_out[8]),
        .Q(p_0_0_09501402_lcssa1454_i_fu_72[8]),
        .R(1'b0));
  FDRE \p_0_0_09501402_lcssa1454_i_fu_72_reg[9] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501401_i_out[9]),
        .Q(p_0_0_09501402_lcssa1454_i_fu_72[9]),
        .R(1'b0));
  FDRE \p_0_0_09501402_lcssa1454_i_load_reg_465_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09501402_lcssa1454_i_fu_72[0]),
        .Q(p_0_0_09501402_lcssa1454_i_load_reg_465[0]),
        .R(1'b0));
  FDRE \p_0_0_09501402_lcssa1454_i_load_reg_465_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09501402_lcssa1454_i_fu_72[1]),
        .Q(p_0_0_09501402_lcssa1454_i_load_reg_465[1]),
        .R(1'b0));
  FDRE \p_0_0_09501402_lcssa1454_i_load_reg_465_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09501402_lcssa1454_i_fu_72[2]),
        .Q(p_0_0_09501402_lcssa1454_i_load_reg_465[2]),
        .R(1'b0));
  FDRE \p_0_0_09501402_lcssa1454_i_load_reg_465_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09501402_lcssa1454_i_fu_72[3]),
        .Q(p_0_0_09501402_lcssa1454_i_load_reg_465[3]),
        .R(1'b0));
  FDRE \p_0_0_09501402_lcssa1454_i_load_reg_465_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09501402_lcssa1454_i_fu_72[4]),
        .Q(p_0_0_09501402_lcssa1454_i_load_reg_465[4]),
        .R(1'b0));
  FDRE \p_0_0_09501402_lcssa1454_i_load_reg_465_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09501402_lcssa1454_i_fu_72[5]),
        .Q(p_0_0_09501402_lcssa1454_i_load_reg_465[5]),
        .R(1'b0));
  FDRE \p_0_0_09501402_lcssa1454_i_load_reg_465_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09501402_lcssa1454_i_fu_72[6]),
        .Q(p_0_0_09501402_lcssa1454_i_load_reg_465[6]),
        .R(1'b0));
  FDRE \p_0_0_09501402_lcssa1454_i_load_reg_465_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09501402_lcssa1454_i_fu_72[7]),
        .Q(p_0_0_09501402_lcssa1454_i_load_reg_465[7]),
        .R(1'b0));
  FDRE \p_0_0_09501402_lcssa1454_i_load_reg_465_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09501402_lcssa1454_i_fu_72[8]),
        .Q(p_0_0_09501402_lcssa1454_i_load_reg_465[8]),
        .R(1'b0));
  FDRE \p_0_0_09501402_lcssa1454_i_load_reg_465_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09501402_lcssa1454_i_fu_72[9]),
        .Q(p_0_0_09501402_lcssa1454_i_load_reg_465[9]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941506_lcssa1542_i_fu_108_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114941505_i_out[0]),
        .Q(p_0_0_0950_114941506_lcssa1542_i_fu_108[0]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941506_lcssa1542_i_fu_108_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114941505_i_out[1]),
        .Q(p_0_0_0950_114941506_lcssa1542_i_fu_108[1]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941506_lcssa1542_i_fu_108_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114941505_i_out[2]),
        .Q(p_0_0_0950_114941506_lcssa1542_i_fu_108[2]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941506_lcssa1542_i_fu_108_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114941505_i_out[3]),
        .Q(p_0_0_0950_114941506_lcssa1542_i_fu_108[3]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941506_lcssa1542_i_fu_108_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114941505_i_out[4]),
        .Q(p_0_0_0950_114941506_lcssa1542_i_fu_108[4]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941506_lcssa1542_i_fu_108_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114941505_i_out[5]),
        .Q(p_0_0_0950_114941506_lcssa1542_i_fu_108[5]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941506_lcssa1542_i_fu_108_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114941505_i_out[6]),
        .Q(p_0_0_0950_114941506_lcssa1542_i_fu_108[6]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941506_lcssa1542_i_fu_108_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114941505_i_out[7]),
        .Q(p_0_0_0950_114941506_lcssa1542_i_fu_108[7]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941506_lcssa1542_i_fu_108_reg[8] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114941505_i_out[8]),
        .Q(p_0_0_0950_114941506_lcssa1542_i_fu_108[8]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941506_lcssa1542_i_fu_108_reg[9] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114941505_i_out[9]),
        .Q(p_0_0_0950_114941506_lcssa1542_i_fu_108[9]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_114941506_lcssa1542_i_fu_108[0]),
        .Q(p_0_0_0950_114941506_lcssa1542_i_load_reg_510[0]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_114941506_lcssa1542_i_fu_108[1]),
        .Q(p_0_0_0950_114941506_lcssa1542_i_load_reg_510[1]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_114941506_lcssa1542_i_fu_108[2]),
        .Q(p_0_0_0950_114941506_lcssa1542_i_load_reg_510[2]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_114941506_lcssa1542_i_fu_108[3]),
        .Q(p_0_0_0950_114941506_lcssa1542_i_load_reg_510[3]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_114941506_lcssa1542_i_fu_108[4]),
        .Q(p_0_0_0950_114941506_lcssa1542_i_load_reg_510[4]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_114941506_lcssa1542_i_fu_108[5]),
        .Q(p_0_0_0950_114941506_lcssa1542_i_load_reg_510[5]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_114941506_lcssa1542_i_fu_108[6]),
        .Q(p_0_0_0950_114941506_lcssa1542_i_load_reg_510[6]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_114941506_lcssa1542_i_fu_108[7]),
        .Q(p_0_0_0950_114941506_lcssa1542_i_load_reg_510[7]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_114941506_lcssa1542_i_fu_108[8]),
        .Q(p_0_0_0950_114941506_lcssa1542_i_load_reg_510[8]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_114941506_lcssa1542_i_fu_108[9]),
        .Q(p_0_0_0950_114941506_lcssa1542_i_load_reg_510[9]),
        .R(1'b0));
  FDRE \p_0_0_0950_21432_lcssa1466_i_fu_84_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21431_i_out[0]),
        .Q(p_0_0_0950_21432_lcssa1466_i_fu_84[0]),
        .R(1'b0));
  FDRE \p_0_0_0950_21432_lcssa1466_i_fu_84_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21431_i_out[1]),
        .Q(p_0_0_0950_21432_lcssa1466_i_fu_84[1]),
        .R(1'b0));
  FDRE \p_0_0_0950_21432_lcssa1466_i_fu_84_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21431_i_out[2]),
        .Q(p_0_0_0950_21432_lcssa1466_i_fu_84[2]),
        .R(1'b0));
  FDRE \p_0_0_0950_21432_lcssa1466_i_fu_84_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21431_i_out[3]),
        .Q(p_0_0_0950_21432_lcssa1466_i_fu_84[3]),
        .R(1'b0));
  FDRE \p_0_0_0950_21432_lcssa1466_i_fu_84_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21431_i_out[4]),
        .Q(p_0_0_0950_21432_lcssa1466_i_fu_84[4]),
        .R(1'b0));
  FDRE \p_0_0_0950_21432_lcssa1466_i_fu_84_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21431_i_out[5]),
        .Q(p_0_0_0950_21432_lcssa1466_i_fu_84[5]),
        .R(1'b0));
  FDRE \p_0_0_0950_21432_lcssa1466_i_fu_84_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21431_i_out[6]),
        .Q(p_0_0_0950_21432_lcssa1466_i_fu_84[6]),
        .R(1'b0));
  FDRE \p_0_0_0950_21432_lcssa1466_i_fu_84_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21431_i_out[7]),
        .Q(p_0_0_0950_21432_lcssa1466_i_fu_84[7]),
        .R(1'b0));
  FDRE \p_0_0_0950_21432_lcssa1466_i_fu_84_reg[8] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21431_i_out[8]),
        .Q(p_0_0_0950_21432_lcssa1466_i_fu_84[8]),
        .R(1'b0));
  FDRE \p_0_0_0950_21432_lcssa1466_i_fu_84_reg[9] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21431_i_out[9]),
        .Q(p_0_0_0950_21432_lcssa1466_i_fu_84[9]),
        .R(1'b0));
  FDRE \p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_21432_lcssa1466_i_fu_84[0]),
        .Q(p_0_0_0950_21432_lcssa1466_i_load_reg_480[0]),
        .R(1'b0));
  FDRE \p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_21432_lcssa1466_i_fu_84[1]),
        .Q(p_0_0_0950_21432_lcssa1466_i_load_reg_480[1]),
        .R(1'b0));
  FDRE \p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_21432_lcssa1466_i_fu_84[2]),
        .Q(p_0_0_0950_21432_lcssa1466_i_load_reg_480[2]),
        .R(1'b0));
  FDRE \p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_21432_lcssa1466_i_fu_84[3]),
        .Q(p_0_0_0950_21432_lcssa1466_i_load_reg_480[3]),
        .R(1'b0));
  FDRE \p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_21432_lcssa1466_i_fu_84[4]),
        .Q(p_0_0_0950_21432_lcssa1466_i_load_reg_480[4]),
        .R(1'b0));
  FDRE \p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_21432_lcssa1466_i_fu_84[5]),
        .Q(p_0_0_0950_21432_lcssa1466_i_load_reg_480[5]),
        .R(1'b0));
  FDRE \p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_21432_lcssa1466_i_fu_84[6]),
        .Q(p_0_0_0950_21432_lcssa1466_i_load_reg_480[6]),
        .R(1'b0));
  FDRE \p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_21432_lcssa1466_i_fu_84[7]),
        .Q(p_0_0_0950_21432_lcssa1466_i_load_reg_480[7]),
        .R(1'b0));
  FDRE \p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_21432_lcssa1466_i_fu_84[8]),
        .Q(p_0_0_0950_21432_lcssa1466_i_load_reg_480[8]),
        .R(1'b0));
  FDRE \p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_21432_lcssa1466_i_fu_84[9]),
        .Q(p_0_0_0950_21432_lcssa1466_i_load_reg_480[9]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081511_lcssa1548_i_fu_120_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081512_i_out[0]),
        .Q(p_0_0_0_0_09081511_lcssa1548_i_fu_120[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081511_lcssa1548_i_fu_120_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081512_i_out[1]),
        .Q(p_0_0_0_0_09081511_lcssa1548_i_fu_120[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081511_lcssa1548_i_fu_120_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081512_i_out[2]),
        .Q(p_0_0_0_0_09081511_lcssa1548_i_fu_120[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081511_lcssa1548_i_fu_120_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081512_i_out[3]),
        .Q(p_0_0_0_0_09081511_lcssa1548_i_fu_120[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081511_lcssa1548_i_fu_120_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081512_i_out[4]),
        .Q(p_0_0_0_0_09081511_lcssa1548_i_fu_120[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081511_lcssa1548_i_fu_120_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081512_i_out[5]),
        .Q(p_0_0_0_0_09081511_lcssa1548_i_fu_120[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081511_lcssa1548_i_fu_120_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081512_i_out[6]),
        .Q(p_0_0_0_0_09081511_lcssa1548_i_fu_120[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081511_lcssa1548_i_fu_120_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081512_i_out[7]),
        .Q(p_0_0_0_0_09081511_lcssa1548_i_fu_120[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081511_lcssa1548_i_fu_120_reg[8] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081512_i_out[8]),
        .Q(p_0_0_0_0_09081511_lcssa1548_i_fu_120[8]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081511_lcssa1548_i_fu_120_reg[9] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081512_i_out[9]),
        .Q(p_0_0_0_0_09081511_lcssa1548_i_fu_120[9]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09081511_lcssa1548_i_fu_120[0]),
        .Q(p_0_0_0_0_09081511_lcssa1548_i_load_reg_525[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09081511_lcssa1548_i_fu_120[1]),
        .Q(p_0_0_0_0_09081511_lcssa1548_i_load_reg_525[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09081511_lcssa1548_i_fu_120[2]),
        .Q(p_0_0_0_0_09081511_lcssa1548_i_load_reg_525[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09081511_lcssa1548_i_fu_120[3]),
        .Q(p_0_0_0_0_09081511_lcssa1548_i_load_reg_525[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09081511_lcssa1548_i_fu_120[4]),
        .Q(p_0_0_0_0_09081511_lcssa1548_i_load_reg_525[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09081511_lcssa1548_i_fu_120[5]),
        .Q(p_0_0_0_0_09081511_lcssa1548_i_load_reg_525[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09081511_lcssa1548_i_fu_120[6]),
        .Q(p_0_0_0_0_09081511_lcssa1548_i_load_reg_525[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09081511_lcssa1548_i_fu_120[7]),
        .Q(p_0_0_0_0_09081511_lcssa1548_i_load_reg_525[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09081511_lcssa1548_i_fu_120[8]),
        .Q(p_0_0_0_0_09081511_lcssa1548_i_load_reg_525[8]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09081511_lcssa1548_i_fu_120[9]),
        .Q(p_0_0_0_0_09081511_lcssa1548_i_load_reg_525[9]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141499_lcssa1536_i_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141500_i_out[0]),
        .Q(p_0_0_0_0_09141499_lcssa1536_i_fu_96[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141499_lcssa1536_i_fu_96_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141500_i_out[1]),
        .Q(p_0_0_0_0_09141499_lcssa1536_i_fu_96[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141499_lcssa1536_i_fu_96_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141500_i_out[2]),
        .Q(p_0_0_0_0_09141499_lcssa1536_i_fu_96[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141499_lcssa1536_i_fu_96_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141500_i_out[3]),
        .Q(p_0_0_0_0_09141499_lcssa1536_i_fu_96[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141499_lcssa1536_i_fu_96_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141500_i_out[4]),
        .Q(p_0_0_0_0_09141499_lcssa1536_i_fu_96[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141499_lcssa1536_i_fu_96_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141500_i_out[5]),
        .Q(p_0_0_0_0_09141499_lcssa1536_i_fu_96[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141499_lcssa1536_i_fu_96_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141500_i_out[6]),
        .Q(p_0_0_0_0_09141499_lcssa1536_i_fu_96[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141499_lcssa1536_i_fu_96_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141500_i_out[7]),
        .Q(p_0_0_0_0_09141499_lcssa1536_i_fu_96[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141499_lcssa1536_i_fu_96_reg[8] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141500_i_out[8]),
        .Q(p_0_0_0_0_09141499_lcssa1536_i_fu_96[8]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141499_lcssa1536_i_fu_96_reg[9] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141500_i_out[9]),
        .Q(p_0_0_0_0_09141499_lcssa1536_i_fu_96[9]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09141499_lcssa1536_i_fu_96[0]),
        .Q(p_0_0_0_0_09141499_lcssa1536_i_load_reg_495[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09141499_lcssa1536_i_fu_96[1]),
        .Q(p_0_0_0_0_09141499_lcssa1536_i_load_reg_495[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09141499_lcssa1536_i_fu_96[2]),
        .Q(p_0_0_0_0_09141499_lcssa1536_i_load_reg_495[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09141499_lcssa1536_i_fu_96[3]),
        .Q(p_0_0_0_0_09141499_lcssa1536_i_load_reg_495[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09141499_lcssa1536_i_fu_96[4]),
        .Q(p_0_0_0_0_09141499_lcssa1536_i_load_reg_495[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09141499_lcssa1536_i_fu_96[5]),
        .Q(p_0_0_0_0_09141499_lcssa1536_i_load_reg_495[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09141499_lcssa1536_i_fu_96[6]),
        .Q(p_0_0_0_0_09141499_lcssa1536_i_load_reg_495[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09141499_lcssa1536_i_fu_96[7]),
        .Q(p_0_0_0_0_09141499_lcssa1536_i_load_reg_495[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09141499_lcssa1536_i_fu_96[8]),
        .Q(p_0_0_0_0_09141499_lcssa1536_i_load_reg_495[8]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09141499_lcssa1536_i_fu_96[9]),
        .Q(p_0_0_0_0_09141499_lcssa1536_i_load_reg_495[9]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091513_lcssa1550_i_fu_124_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091514_i_out[0]),
        .Q(p_0_1_0_0_09091513_lcssa1550_i_fu_124[0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091513_lcssa1550_i_fu_124_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091514_i_out[1]),
        .Q(p_0_1_0_0_09091513_lcssa1550_i_fu_124[1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091513_lcssa1550_i_fu_124_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091514_i_out[2]),
        .Q(p_0_1_0_0_09091513_lcssa1550_i_fu_124[2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091513_lcssa1550_i_fu_124_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091514_i_out[3]),
        .Q(p_0_1_0_0_09091513_lcssa1550_i_fu_124[3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091513_lcssa1550_i_fu_124_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091514_i_out[4]),
        .Q(p_0_1_0_0_09091513_lcssa1550_i_fu_124[4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091513_lcssa1550_i_fu_124_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091514_i_out[5]),
        .Q(p_0_1_0_0_09091513_lcssa1550_i_fu_124[5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091513_lcssa1550_i_fu_124_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091514_i_out[6]),
        .Q(p_0_1_0_0_09091513_lcssa1550_i_fu_124[6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091513_lcssa1550_i_fu_124_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091514_i_out[7]),
        .Q(p_0_1_0_0_09091513_lcssa1550_i_fu_124[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091513_lcssa1550_i_fu_124_reg[8] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091514_i_out[8]),
        .Q(p_0_1_0_0_09091513_lcssa1550_i_fu_124[8]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091513_lcssa1550_i_fu_124_reg[9] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091514_i_out[9]),
        .Q(p_0_1_0_0_09091513_lcssa1550_i_fu_124[9]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09091513_lcssa1550_i_fu_124[0]),
        .Q(p_0_1_0_0_09091513_lcssa1550_i_load_reg_530[0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09091513_lcssa1550_i_fu_124[1]),
        .Q(p_0_1_0_0_09091513_lcssa1550_i_load_reg_530[1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09091513_lcssa1550_i_fu_124[2]),
        .Q(p_0_1_0_0_09091513_lcssa1550_i_load_reg_530[2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09091513_lcssa1550_i_fu_124[3]),
        .Q(p_0_1_0_0_09091513_lcssa1550_i_load_reg_530[3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09091513_lcssa1550_i_fu_124[4]),
        .Q(p_0_1_0_0_09091513_lcssa1550_i_load_reg_530[4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09091513_lcssa1550_i_fu_124[5]),
        .Q(p_0_1_0_0_09091513_lcssa1550_i_load_reg_530[5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09091513_lcssa1550_i_fu_124[6]),
        .Q(p_0_1_0_0_09091513_lcssa1550_i_load_reg_530[6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09091513_lcssa1550_i_fu_124[7]),
        .Q(p_0_1_0_0_09091513_lcssa1550_i_load_reg_530[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09091513_lcssa1550_i_fu_124[8]),
        .Q(p_0_1_0_0_09091513_lcssa1550_i_load_reg_530[8]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09091513_lcssa1550_i_fu_124[9]),
        .Q(p_0_1_0_0_09091513_lcssa1550_i_load_reg_530[9]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151501_lcssa1538_i_fu_100_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151502_i_out[0]),
        .Q(p_0_1_0_0_09151501_lcssa1538_i_fu_100[0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151501_lcssa1538_i_fu_100_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151502_i_out[1]),
        .Q(p_0_1_0_0_09151501_lcssa1538_i_fu_100[1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151501_lcssa1538_i_fu_100_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151502_i_out[2]),
        .Q(p_0_1_0_0_09151501_lcssa1538_i_fu_100[2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151501_lcssa1538_i_fu_100_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151502_i_out[3]),
        .Q(p_0_1_0_0_09151501_lcssa1538_i_fu_100[3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151501_lcssa1538_i_fu_100_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151502_i_out[4]),
        .Q(p_0_1_0_0_09151501_lcssa1538_i_fu_100[4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151501_lcssa1538_i_fu_100_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151502_i_out[5]),
        .Q(p_0_1_0_0_09151501_lcssa1538_i_fu_100[5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151501_lcssa1538_i_fu_100_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151502_i_out[6]),
        .Q(p_0_1_0_0_09151501_lcssa1538_i_fu_100[6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151501_lcssa1538_i_fu_100_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151502_i_out[7]),
        .Q(p_0_1_0_0_09151501_lcssa1538_i_fu_100[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151501_lcssa1538_i_fu_100_reg[8] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151502_i_out[8]),
        .Q(p_0_1_0_0_09151501_lcssa1538_i_fu_100[8]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151501_lcssa1538_i_fu_100_reg[9] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151502_i_out[9]),
        .Q(p_0_1_0_0_09151501_lcssa1538_i_fu_100[9]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09151501_lcssa1538_i_fu_100[0]),
        .Q(p_0_1_0_0_09151501_lcssa1538_i_load_reg_500[0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09151501_lcssa1538_i_fu_100[1]),
        .Q(p_0_1_0_0_09151501_lcssa1538_i_load_reg_500[1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09151501_lcssa1538_i_fu_100[2]),
        .Q(p_0_1_0_0_09151501_lcssa1538_i_load_reg_500[2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09151501_lcssa1538_i_fu_100[3]),
        .Q(p_0_1_0_0_09151501_lcssa1538_i_load_reg_500[3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09151501_lcssa1538_i_fu_100[4]),
        .Q(p_0_1_0_0_09151501_lcssa1538_i_load_reg_500[4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09151501_lcssa1538_i_fu_100[5]),
        .Q(p_0_1_0_0_09151501_lcssa1538_i_load_reg_500[5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09151501_lcssa1538_i_fu_100[6]),
        .Q(p_0_1_0_0_09151501_lcssa1538_i_load_reg_500[6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09151501_lcssa1538_i_fu_100[7]),
        .Q(p_0_1_0_0_09151501_lcssa1538_i_load_reg_500[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09151501_lcssa1538_i_fu_100[8]),
        .Q(p_0_1_0_0_09151501_lcssa1538_i_load_reg_500[8]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09151501_lcssa1538_i_fu_100[9]),
        .Q(p_0_1_0_0_09151501_lcssa1538_i_load_reg_500[9]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101515_lcssa1552_i_fu_128_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101516_i_out[0]),
        .Q(p_0_2_0_0_09101515_lcssa1552_i_fu_128[0]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101515_lcssa1552_i_fu_128_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101516_i_out[1]),
        .Q(p_0_2_0_0_09101515_lcssa1552_i_fu_128[1]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101515_lcssa1552_i_fu_128_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101516_i_out[2]),
        .Q(p_0_2_0_0_09101515_lcssa1552_i_fu_128[2]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101515_lcssa1552_i_fu_128_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101516_i_out[3]),
        .Q(p_0_2_0_0_09101515_lcssa1552_i_fu_128[3]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101515_lcssa1552_i_fu_128_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101516_i_out[4]),
        .Q(p_0_2_0_0_09101515_lcssa1552_i_fu_128[4]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101515_lcssa1552_i_fu_128_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101516_i_out[5]),
        .Q(p_0_2_0_0_09101515_lcssa1552_i_fu_128[5]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101515_lcssa1552_i_fu_128_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101516_i_out[6]),
        .Q(p_0_2_0_0_09101515_lcssa1552_i_fu_128[6]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101515_lcssa1552_i_fu_128_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101516_i_out[7]),
        .Q(p_0_2_0_0_09101515_lcssa1552_i_fu_128[7]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101515_lcssa1552_i_fu_128_reg[8] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101516_i_out[8]),
        .Q(p_0_2_0_0_09101515_lcssa1552_i_fu_128[8]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101515_lcssa1552_i_fu_128_reg[9] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101516_i_out[9]),
        .Q(p_0_2_0_0_09101515_lcssa1552_i_fu_128[9]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09101515_lcssa1552_i_fu_128[0]),
        .Q(p_0_2_0_0_09101515_lcssa1552_i_load_reg_535[0]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09101515_lcssa1552_i_fu_128[1]),
        .Q(p_0_2_0_0_09101515_lcssa1552_i_load_reg_535[1]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09101515_lcssa1552_i_fu_128[2]),
        .Q(p_0_2_0_0_09101515_lcssa1552_i_load_reg_535[2]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09101515_lcssa1552_i_fu_128[3]),
        .Q(p_0_2_0_0_09101515_lcssa1552_i_load_reg_535[3]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09101515_lcssa1552_i_fu_128[4]),
        .Q(p_0_2_0_0_09101515_lcssa1552_i_load_reg_535[4]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09101515_lcssa1552_i_fu_128[5]),
        .Q(p_0_2_0_0_09101515_lcssa1552_i_load_reg_535[5]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09101515_lcssa1552_i_fu_128[6]),
        .Q(p_0_2_0_0_09101515_lcssa1552_i_load_reg_535[6]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09101515_lcssa1552_i_fu_128[7]),
        .Q(p_0_2_0_0_09101515_lcssa1552_i_load_reg_535[7]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09101515_lcssa1552_i_fu_128[8]),
        .Q(p_0_2_0_0_09101515_lcssa1552_i_load_reg_535[8]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09101515_lcssa1552_i_fu_128[9]),
        .Q(p_0_2_0_0_09101515_lcssa1552_i_load_reg_535[9]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161503_lcssa1540_i_fu_104_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161504_i_out[0]),
        .Q(p_0_2_0_0_09161503_lcssa1540_i_fu_104[0]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161503_lcssa1540_i_fu_104_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161504_i_out[1]),
        .Q(p_0_2_0_0_09161503_lcssa1540_i_fu_104[1]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161503_lcssa1540_i_fu_104_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161504_i_out[2]),
        .Q(p_0_2_0_0_09161503_lcssa1540_i_fu_104[2]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161503_lcssa1540_i_fu_104_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161504_i_out[3]),
        .Q(p_0_2_0_0_09161503_lcssa1540_i_fu_104[3]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161503_lcssa1540_i_fu_104_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161504_i_out[4]),
        .Q(p_0_2_0_0_09161503_lcssa1540_i_fu_104[4]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161503_lcssa1540_i_fu_104_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161504_i_out[5]),
        .Q(p_0_2_0_0_09161503_lcssa1540_i_fu_104[5]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161503_lcssa1540_i_fu_104_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161504_i_out[6]),
        .Q(p_0_2_0_0_09161503_lcssa1540_i_fu_104[6]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161503_lcssa1540_i_fu_104_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161504_i_out[7]),
        .Q(p_0_2_0_0_09161503_lcssa1540_i_fu_104[7]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161503_lcssa1540_i_fu_104_reg[8] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161504_i_out[8]),
        .Q(p_0_2_0_0_09161503_lcssa1540_i_fu_104[8]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161503_lcssa1540_i_fu_104_reg[9] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09151501_lcssa1538_i_fu_1000),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161504_i_out[9]),
        .Q(p_0_2_0_0_09161503_lcssa1540_i_fu_104[9]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09161503_lcssa1540_i_fu_104[0]),
        .Q(p_0_2_0_0_09161503_lcssa1540_i_load_reg_505[0]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09161503_lcssa1540_i_fu_104[1]),
        .Q(p_0_2_0_0_09161503_lcssa1540_i_load_reg_505[1]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09161503_lcssa1540_i_fu_104[2]),
        .Q(p_0_2_0_0_09161503_lcssa1540_i_load_reg_505[2]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09161503_lcssa1540_i_fu_104[3]),
        .Q(p_0_2_0_0_09161503_lcssa1540_i_load_reg_505[3]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09161503_lcssa1540_i_fu_104[4]),
        .Q(p_0_2_0_0_09161503_lcssa1540_i_load_reg_505[4]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09161503_lcssa1540_i_fu_104[5]),
        .Q(p_0_2_0_0_09161503_lcssa1540_i_load_reg_505[5]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09161503_lcssa1540_i_fu_104[6]),
        .Q(p_0_2_0_0_09161503_lcssa1540_i_load_reg_505[6]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09161503_lcssa1540_i_fu_104[7]),
        .Q(p_0_2_0_0_09161503_lcssa1540_i_load_reg_505[7]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09161503_lcssa1540_i_fu_104[8]),
        .Q(p_0_2_0_0_09161503_lcssa1540_i_load_reg_505[8]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09161503_lcssa1540_i_fu_104[9]),
        .Q(p_0_2_0_0_09161503_lcssa1540_i_load_reg_505[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000110)) 
    \red_i_reg_560[0]_i_1 
       (.I0(trunc_ln622_1_i_reg_456[1]),
        .I1(trunc_ln622_1_i_reg_456[2]),
        .I2(trunc_ln622_1_i_reg_456[0]),
        .I3(trunc_ln630_reg_540),
        .I4(\red_i_reg_560[0]_i_2_n_5 ),
        .I5(\red_i_reg_560[0]_i_3_n_5 ),
        .O(red_i_fu_328_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \red_i_reg_560[0]_i_2 
       (.I0(trunc_ln622_1_i_reg_456[9]),
        .I1(trunc_ln622_1_i_reg_456[10]),
        .I2(trunc_ln622_1_i_reg_456[11]),
        .I3(trunc_ln622_1_i_reg_456[12]),
        .I4(trunc_ln622_1_i_reg_456[13]),
        .I5(trunc_ln622_1_i_reg_456[14]),
        .O(\red_i_reg_560[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \red_i_reg_560[0]_i_3 
       (.I0(trunc_ln622_1_i_reg_456[3]),
        .I1(trunc_ln622_1_i_reg_456[4]),
        .I2(trunc_ln622_1_i_reg_456[5]),
        .I3(trunc_ln622_1_i_reg_456[6]),
        .I4(trunc_ln622_1_i_reg_456[7]),
        .I5(trunc_ln622_1_i_reg_456[8]),
        .O(\red_i_reg_560[0]_i_3_n_5 ));
  FDRE \red_i_reg_560_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(red_i_fu_328_p2),
        .Q(red_i_reg_560),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT5 #(
    .INIT(32'hDDD0D0D0)) 
    start_once_reg_i_1__1
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[2]_i_2_n_5 ),
        .I2(start_once_reg_0),
        .I3(start_for_DebayerRandBatG_U0_full_n),
        .I4(DebayerRatBorBatR_U0_ap_start),
        .O(start_once_reg_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__1_n_5),
        .Q(start_once_reg_0),
        .R(ap_done_cache_reg));
  FDRE \trunc_ln622_1_i_reg_456_reg[0] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(D[1]),
        .Q(trunc_ln622_1_i_reg_456[0]),
        .R(1'b0));
  FDRE \trunc_ln622_1_i_reg_456_reg[10] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(D[11]),
        .Q(trunc_ln622_1_i_reg_456[10]),
        .R(1'b0));
  FDRE \trunc_ln622_1_i_reg_456_reg[11] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(D[12]),
        .Q(trunc_ln622_1_i_reg_456[11]),
        .R(1'b0));
  FDRE \trunc_ln622_1_i_reg_456_reg[12] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(D[13]),
        .Q(trunc_ln622_1_i_reg_456[12]),
        .R(1'b0));
  FDRE \trunc_ln622_1_i_reg_456_reg[13] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(D[14]),
        .Q(trunc_ln622_1_i_reg_456[13]),
        .R(1'b0));
  FDRE \trunc_ln622_1_i_reg_456_reg[14] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(D[15]),
        .Q(trunc_ln622_1_i_reg_456[14]),
        .R(1'b0));
  FDRE \trunc_ln622_1_i_reg_456_reg[1] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(D[2]),
        .Q(trunc_ln622_1_i_reg_456[1]),
        .R(1'b0));
  FDRE \trunc_ln622_1_i_reg_456_reg[2] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(D[3]),
        .Q(trunc_ln622_1_i_reg_456[2]),
        .R(1'b0));
  FDRE \trunc_ln622_1_i_reg_456_reg[3] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(D[4]),
        .Q(trunc_ln622_1_i_reg_456[3]),
        .R(1'b0));
  FDRE \trunc_ln622_1_i_reg_456_reg[4] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(D[5]),
        .Q(trunc_ln622_1_i_reg_456[4]),
        .R(1'b0));
  FDRE \trunc_ln622_1_i_reg_456_reg[5] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(D[6]),
        .Q(trunc_ln622_1_i_reg_456[5]),
        .R(1'b0));
  FDRE \trunc_ln622_1_i_reg_456_reg[6] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(D[7]),
        .Q(trunc_ln622_1_i_reg_456[6]),
        .R(1'b0));
  FDRE \trunc_ln622_1_i_reg_456_reg[7] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(D[8]),
        .Q(trunc_ln622_1_i_reg_456[7]),
        .R(1'b0));
  FDRE \trunc_ln622_1_i_reg_456_reg[8] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(D[9]),
        .Q(trunc_ln622_1_i_reg_456[8]),
        .R(1'b0));
  FDRE \trunc_ln622_1_i_reg_456_reg[9] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(D[10]),
        .Q(trunc_ln622_1_i_reg_456[9]),
        .R(1'b0));
  FDRE \trunc_ln630_reg_540_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(Q[0]),
        .Q(trunc_ln630_reg_540),
        .R(1'b0));
  FDRE \x_phase_reg_451_reg[0] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(D[0]),
        .Q(x_phase_reg_451),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \xor_i_reg_555[0]_i_1 
       (.I0(trunc_ln630_reg_540),
        .I1(trunc_ln622_1_i_reg_456[0]),
        .O(xor_i_fu_322_p2));
  FDRE \xor_i_reg_555_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(xor_i_fu_322_p2),
        .Q(xor_i_reg_555[0]),
        .R(1'b0));
  FDRE \xor_i_reg_555_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln622_1_i_reg_456[10]),
        .Q(xor_i_reg_555[10]),
        .R(1'b0));
  FDRE \xor_i_reg_555_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln622_1_i_reg_456[11]),
        .Q(xor_i_reg_555[11]),
        .R(1'b0));
  FDRE \xor_i_reg_555_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln622_1_i_reg_456[12]),
        .Q(xor_i_reg_555[12]),
        .R(1'b0));
  FDRE \xor_i_reg_555_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln622_1_i_reg_456[13]),
        .Q(xor_i_reg_555[13]),
        .R(1'b0));
  FDRE \xor_i_reg_555_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln622_1_i_reg_456[14]),
        .Q(xor_i_reg_555[14]),
        .R(1'b0));
  FDRE \xor_i_reg_555_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln622_1_i_reg_456[1]),
        .Q(xor_i_reg_555[1]),
        .R(1'b0));
  FDRE \xor_i_reg_555_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln622_1_i_reg_456[2]),
        .Q(xor_i_reg_555[2]),
        .R(1'b0));
  FDRE \xor_i_reg_555_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln622_1_i_reg_456[3]),
        .Q(xor_i_reg_555[3]),
        .R(1'b0));
  FDRE \xor_i_reg_555_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln622_1_i_reg_456[4]),
        .Q(xor_i_reg_555[4]),
        .R(1'b0));
  FDRE \xor_i_reg_555_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln622_1_i_reg_456[5]),
        .Q(xor_i_reg_555[5]),
        .R(1'b0));
  FDRE \xor_i_reg_555_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln622_1_i_reg_456[6]),
        .Q(xor_i_reg_555[6]),
        .R(1'b0));
  FDRE \xor_i_reg_555_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln622_1_i_reg_456[7]),
        .Q(xor_i_reg_555[7]),
        .R(1'b0));
  FDRE \xor_i_reg_555_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln622_1_i_reg_456[8]),
        .Q(xor_i_reg_555[8]),
        .R(1'b0));
  FDRE \xor_i_reg_555_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln622_1_i_reg_456[9]),
        .Q(xor_i_reg_555[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_68[0]_i_1 
       (.I0(Q[0]),
        .O(y_4_fu_242_p2[0]));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \y_fu_68[10]_i_1 
       (.I0(Q[10]),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(\y_fu_68[10]_i_2_n_5 ),
        .I4(Q[6]),
        .I5(Q[9]),
        .O(y_4_fu_242_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \y_fu_68[10]_i_2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\y_fu_68[10]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \y_fu_68[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(y_4_fu_242_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \y_fu_68[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(y_4_fu_242_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \y_fu_68[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(y_4_fu_242_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \y_fu_68[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(y_4_fu_242_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \y_fu_68[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(y_4_fu_242_p2[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \y_fu_68[6]_i_1 
       (.I0(Q[6]),
        .I1(\y_fu_68[10]_i_2_n_5 ),
        .O(y_4_fu_242_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \y_fu_68[7]_i_1 
       (.I0(Q[7]),
        .I1(\y_fu_68[10]_i_2_n_5 ),
        .I2(Q[6]),
        .O(y_4_fu_242_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \y_fu_68[8]_i_1 
       (.I0(Q[6]),
        .I1(\y_fu_68[10]_i_2_n_5 ),
        .I2(Q[7]),
        .I3(Q[8]),
        .O(y_4_fu_242_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \y_fu_68[9]_i_1 
       (.I0(Q[9]),
        .I1(Q[6]),
        .I2(\y_fu_68[10]_i_2_n_5 ),
        .I3(Q[7]),
        .I4(Q[8]),
        .O(y_4_fu_242_p2[9]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_68_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_4_fu_242_p2[0]),
        .Q(Q[0]),
        .R(DebayerRatBorBatR_U0_bayerPhase_c_write));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_68_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_4_fu_242_p2[10]),
        .Q(Q[10]),
        .R(DebayerRatBorBatR_U0_bayerPhase_c_write));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_68_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_4_fu_242_p2[1]),
        .Q(Q[1]),
        .R(DebayerRatBorBatR_U0_bayerPhase_c_write));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_68_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_4_fu_242_p2[2]),
        .Q(Q[2]),
        .R(DebayerRatBorBatR_U0_bayerPhase_c_write));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_68_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_4_fu_242_p2[3]),
        .Q(Q[3]),
        .R(DebayerRatBorBatR_U0_bayerPhase_c_write));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_68_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_4_fu_242_p2[4]),
        .Q(Q[4]),
        .R(DebayerRatBorBatR_U0_bayerPhase_c_write));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_68_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_4_fu_242_p2[5]),
        .Q(Q[5]),
        .R(DebayerRatBorBatR_U0_bayerPhase_c_write));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_68_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_4_fu_242_p2[6]),
        .Q(Q[6]),
        .R(DebayerRatBorBatR_U0_bayerPhase_c_write));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_68_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_4_fu_242_p2[7]),
        .Q(Q[7]),
        .R(DebayerRatBorBatR_U0_bayerPhase_c_write));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_68_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_4_fu_242_p2[8]),
        .Q(Q[8]),
        .R(DebayerRatBorBatR_U0_bayerPhase_c_write));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_68_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_4_fu_242_p2[9]),
        .Q(Q[9]),
        .R(DebayerRatBorBatR_U0_bayerPhase_c_write));
endmodule

module design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2
   (E,
    D,
    q1,
    \icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0 ,
    \ap_CS_fsm_reg[3] ,
    p_9_in,
    p_6_in,
    full_n_reg,
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg,
    \p_0_2_0_0_09101516_i_load_reg_2240_pp0_iter2_reg_reg[9]_0 ,
    \p_0_1_0_0_09091514_i_load_reg_2235_pp0_iter2_reg_reg[9]_0 ,
    \p_0_0_0_0_09081512_i_load_reg_2230_pp0_iter2_reg_reg[9]_0 ,
    \p_0_0_0948_114981509_i_load_reg_2224_pp0_iter2_reg_reg[9]_0 ,
    \p_0_0_0949_114961507_i_load_reg_2218_pp0_iter2_reg_reg[9]_0 ,
    \p_0_0_0950_114941505_i_load_reg_2212_pp0_iter2_reg_reg[9]_0 ,
    \p_0_2_0_0_09161504_i_load_reg_2207_pp0_iter2_reg_reg[9]_0 ,
    \p_0_1_0_0_09151502_i_load_reg_2202_pp0_iter2_reg_reg[9]_0 ,
    \p_0_0_0_0_09141500_i_load_reg_2197_pp0_iter2_reg_reg[9]_0 ,
    \p_0_0_0948_21437_i_load_reg_2275_pp0_iter2_reg_reg[9]_0 ,
    \p_0_0_0949_21434_i_load_reg_2269_pp0_iter2_reg_reg[9]_0 ,
    \p_0_0_0950_21431_i_load_reg_2263_pp0_iter2_reg_reg[9]_0 ,
    \p_0_0_09481407_i_load_reg_2257_pp0_iter2_reg_reg[9]_0 ,
    \p_0_0_09491404_i_load_reg_2251_pp0_iter2_reg_reg[9]_0 ,
    \p_0_0_09501401_i_load_reg_2245_pp0_iter2_reg_reg[9]_0 ,
    ap_clk,
    ap_done_cache_reg,
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
    ap_rst_n,
    Q,
    \ap_CS_fsm_reg[1] ,
    imgRB_full_n,
    imgG_empty_n,
    ram_reg_bram_1,
    \p_0_0_0950_114941505_i_fu_236_reg[9]_0 ,
    \p_0_0_0948_114981509_i_fu_244_reg[9]_0 ,
    \p_0_0_0948_21437_i_fu_280_reg[9]_0 ,
    \p_0_0_0948_21437_i_fu_280_reg[0]_0 ,
    \p_0_0_0948_21437_i_fu_280_reg[1]_0 ,
    \p_0_0_0948_21437_i_fu_280_reg[2]_0 ,
    \p_0_0_0948_21437_i_fu_280_reg[3]_0 ,
    \p_0_0_0948_21437_i_fu_280_reg[4]_0 ,
    \p_0_0_0948_21437_i_fu_280_reg[5]_0 ,
    \p_0_0_0948_21437_i_fu_280_reg[6]_0 ,
    \p_0_0_0948_21437_i_fu_280_reg[7]_0 ,
    \p_0_0_0948_21437_i_fu_280_reg[8]_0 ,
    \p_0_0_0948_21437_i_fu_280_reg[9]_1 ,
    \p_0_2_0_0_09101516_i_fu_256_reg[9]_0 ,
    \p_0_0_0950_21431_i_fu_272_reg[9]_0 ,
    \p_0_0_0950_21431_i_fu_272_reg[0]_0 ,
    \p_0_0_0950_21431_i_fu_272_reg[1]_0 ,
    \p_0_0_0950_21431_i_fu_272_reg[2]_0 ,
    \p_0_0_0950_21431_i_fu_272_reg[3]_0 ,
    \p_0_0_0950_21431_i_fu_272_reg[4]_0 ,
    \p_0_0_0950_21431_i_fu_272_reg[5]_0 ,
    \p_0_0_0950_21431_i_fu_272_reg[6]_0 ,
    \p_0_0_0950_21431_i_fu_272_reg[7]_0 ,
    \p_0_0_0950_21431_i_fu_272_reg[8]_0 ,
    \p_0_0_0950_21431_i_fu_272_reg[9]_1 ,
    \p_0_0_0_0_09081512_i_fu_248_reg[9]_0 ,
    \p_0_0_09481407_i_fu_268_reg[9]_0 ,
    \p_0_2_0_0_09161504_i_fu_232_reg[9]_0 ,
    \p_0_0_09501401_i_fu_260_reg[9]_0 ,
    \p_0_0_0_0_09141500_i_fu_224_reg[9]_0 ,
    \p_0_0_09491404_i_fu_264_reg[9]_0 ,
    \p_0_1_0_0_09151502_i_fu_228_reg[9]_0 ,
    \p_0_0_0949_21434_i_fu_276_reg[9]_0 ,
    \p_0_0_0949_21434_i_fu_276_reg[0]_0 ,
    \p_0_0_0949_21434_i_fu_276_reg[1]_0 ,
    \p_0_0_0949_21434_i_fu_276_reg[2]_0 ,
    \p_0_0_0949_21434_i_fu_276_reg[3]_0 ,
    \p_0_0_0949_21434_i_fu_276_reg[4]_0 ,
    \p_0_0_0949_21434_i_fu_276_reg[5]_0 ,
    \p_0_0_0949_21434_i_fu_276_reg[6]_0 ,
    \p_0_0_0949_21434_i_fu_276_reg[7]_0 ,
    \p_0_0_0949_21434_i_fu_276_reg[8]_0 ,
    \p_0_0_0949_21434_i_fu_276_reg[9]_1 ,
    \p_0_0_0949_114961507_i_fu_240_reg[9]_0 ,
    \p_0_1_0_0_09091514_i_fu_252_reg[9]_0 ,
    \icmp_ln633_reg_2150_reg[0]_0 ,
    \icmp_ln643_reg_2154_reg[0]_0 ,
    cmp203_i_reg_550,
    x_phase_reg_451,
    \icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_2_0 ,
    ram_reg_bram_1_0,
    \SRL_SIG_reg[0]_0 ,
    ram_reg_bram_1_1,
    red_i_reg_560,
    push_2,
    d0);
  output [0:0]E;
  output [1:0]D;
  output [29:0]q1;
  output [29:0]\icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0 ;
  output [0:0]\ap_CS_fsm_reg[3] ;
  output p_9_in;
  output p_6_in;
  output [0:0]full_n_reg;
  output grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg;
  output [9:0]\p_0_2_0_0_09101516_i_load_reg_2240_pp0_iter2_reg_reg[9]_0 ;
  output [9:0]\p_0_1_0_0_09091514_i_load_reg_2235_pp0_iter2_reg_reg[9]_0 ;
  output [9:0]\p_0_0_0_0_09081512_i_load_reg_2230_pp0_iter2_reg_reg[9]_0 ;
  output [9:0]\p_0_0_0948_114981509_i_load_reg_2224_pp0_iter2_reg_reg[9]_0 ;
  output [9:0]\p_0_0_0949_114961507_i_load_reg_2218_pp0_iter2_reg_reg[9]_0 ;
  output [9:0]\p_0_0_0950_114941505_i_load_reg_2212_pp0_iter2_reg_reg[9]_0 ;
  output [9:0]\p_0_2_0_0_09161504_i_load_reg_2207_pp0_iter2_reg_reg[9]_0 ;
  output [9:0]\p_0_1_0_0_09151502_i_load_reg_2202_pp0_iter2_reg_reg[9]_0 ;
  output [9:0]\p_0_0_0_0_09141500_i_load_reg_2197_pp0_iter2_reg_reg[9]_0 ;
  output [9:0]\p_0_0_0948_21437_i_load_reg_2275_pp0_iter2_reg_reg[9]_0 ;
  output [9:0]\p_0_0_0949_21434_i_load_reg_2269_pp0_iter2_reg_reg[9]_0 ;
  output [9:0]\p_0_0_0950_21431_i_load_reg_2263_pp0_iter2_reg_reg[9]_0 ;
  output [9:0]\p_0_0_09481407_i_load_reg_2257_pp0_iter2_reg_reg[9]_0 ;
  output [9:0]\p_0_0_09491404_i_load_reg_2251_pp0_iter2_reg_reg[9]_0 ;
  output [9:0]\p_0_0_09501401_i_load_reg_2245_pp0_iter2_reg_reg[9]_0 ;
  input ap_clk;
  input ap_done_cache_reg;
  input grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg;
  input ap_rst_n;
  input [1:0]Q;
  input [0:0]\ap_CS_fsm_reg[1] ;
  input imgRB_full_n;
  input imgG_empty_n;
  input ram_reg_bram_1;
  input [9:0]\p_0_0_0950_114941505_i_fu_236_reg[9]_0 ;
  input [9:0]\p_0_0_0948_114981509_i_fu_244_reg[9]_0 ;
  input [9:0]\p_0_0_0948_21437_i_fu_280_reg[9]_0 ;
  input \p_0_0_0948_21437_i_fu_280_reg[0]_0 ;
  input \p_0_0_0948_21437_i_fu_280_reg[1]_0 ;
  input \p_0_0_0948_21437_i_fu_280_reg[2]_0 ;
  input \p_0_0_0948_21437_i_fu_280_reg[3]_0 ;
  input \p_0_0_0948_21437_i_fu_280_reg[4]_0 ;
  input \p_0_0_0948_21437_i_fu_280_reg[5]_0 ;
  input \p_0_0_0948_21437_i_fu_280_reg[6]_0 ;
  input \p_0_0_0948_21437_i_fu_280_reg[7]_0 ;
  input \p_0_0_0948_21437_i_fu_280_reg[8]_0 ;
  input \p_0_0_0948_21437_i_fu_280_reg[9]_1 ;
  input [9:0]\p_0_2_0_0_09101516_i_fu_256_reg[9]_0 ;
  input [9:0]\p_0_0_0950_21431_i_fu_272_reg[9]_0 ;
  input \p_0_0_0950_21431_i_fu_272_reg[0]_0 ;
  input \p_0_0_0950_21431_i_fu_272_reg[1]_0 ;
  input \p_0_0_0950_21431_i_fu_272_reg[2]_0 ;
  input \p_0_0_0950_21431_i_fu_272_reg[3]_0 ;
  input \p_0_0_0950_21431_i_fu_272_reg[4]_0 ;
  input \p_0_0_0950_21431_i_fu_272_reg[5]_0 ;
  input \p_0_0_0950_21431_i_fu_272_reg[6]_0 ;
  input \p_0_0_0950_21431_i_fu_272_reg[7]_0 ;
  input \p_0_0_0950_21431_i_fu_272_reg[8]_0 ;
  input \p_0_0_0950_21431_i_fu_272_reg[9]_1 ;
  input [9:0]\p_0_0_0_0_09081512_i_fu_248_reg[9]_0 ;
  input [9:0]\p_0_0_09481407_i_fu_268_reg[9]_0 ;
  input [9:0]\p_0_2_0_0_09161504_i_fu_232_reg[9]_0 ;
  input [9:0]\p_0_0_09501401_i_fu_260_reg[9]_0 ;
  input [9:0]\p_0_0_0_0_09141500_i_fu_224_reg[9]_0 ;
  input [9:0]\p_0_0_09491404_i_fu_264_reg[9]_0 ;
  input [9:0]\p_0_1_0_0_09151502_i_fu_228_reg[9]_0 ;
  input [9:0]\p_0_0_0949_21434_i_fu_276_reg[9]_0 ;
  input \p_0_0_0949_21434_i_fu_276_reg[0]_0 ;
  input \p_0_0_0949_21434_i_fu_276_reg[1]_0 ;
  input \p_0_0_0949_21434_i_fu_276_reg[2]_0 ;
  input \p_0_0_0949_21434_i_fu_276_reg[3]_0 ;
  input \p_0_0_0949_21434_i_fu_276_reg[4]_0 ;
  input \p_0_0_0949_21434_i_fu_276_reg[5]_0 ;
  input \p_0_0_0949_21434_i_fu_276_reg[6]_0 ;
  input \p_0_0_0949_21434_i_fu_276_reg[7]_0 ;
  input \p_0_0_0949_21434_i_fu_276_reg[8]_0 ;
  input \p_0_0_0949_21434_i_fu_276_reg[9]_1 ;
  input [9:0]\p_0_0_0949_114961507_i_fu_240_reg[9]_0 ;
  input [9:0]\p_0_1_0_0_09091514_i_fu_252_reg[9]_0 ;
  input [10:0]\icmp_ln633_reg_2150_reg[0]_0 ;
  input [10:0]\icmp_ln643_reg_2154_reg[0]_0 ;
  input cmp203_i_reg_550;
  input x_phase_reg_451;
  input [14:0]\icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_2_0 ;
  input [29:0]ram_reg_bram_1_0;
  input [29:0]\SRL_SIG_reg[0]_0 ;
  input ram_reg_bram_1_1;
  input red_i_reg_560;
  input push_2;
  input [29:0]d0;

  wire [9:0]CH_fu_1620_p3;
  wire [9:0]CH_reg_2367;
  wire [11:0]CV_fu_1790_p2;
  wire [1:0]D;
  wire [0:0]E;
  wire [29:0]LineBufVal_2_fu_1176_p4;
  wire [1:0]Q;
  wire \SRL_SIG[0][0]_i_2_n_5 ;
  wire \SRL_SIG[0][1]_i_2_n_5 ;
  wire \SRL_SIG[0][20]_i_2_n_5 ;
  wire \SRL_SIG[0][21]_i_2_n_5 ;
  wire \SRL_SIG[0][22]_i_2_n_5 ;
  wire \SRL_SIG[0][23]_i_2_n_5 ;
  wire \SRL_SIG[0][24]_i_2_n_5 ;
  wire \SRL_SIG[0][25]_i_2_n_5 ;
  wire \SRL_SIG[0][26]_i_2_n_5 ;
  wire \SRL_SIG[0][27]_i_2_n_5 ;
  wire \SRL_SIG[0][28]_i_2_n_5 ;
  wire \SRL_SIG[0][29]_i_10_n_5 ;
  wire \SRL_SIG[0][29]_i_11_n_5 ;
  wire \SRL_SIG[0][29]_i_12_n_5 ;
  wire \SRL_SIG[0][29]_i_13_n_5 ;
  wire \SRL_SIG[0][29]_i_14_n_5 ;
  wire \SRL_SIG[0][29]_i_15_n_5 ;
  wire \SRL_SIG[0][29]_i_16_n_5 ;
  wire \SRL_SIG[0][29]_i_17_n_5 ;
  wire \SRL_SIG[0][29]_i_4_n_5 ;
  wire \SRL_SIG[0][29]_i_6_n_5 ;
  wire \SRL_SIG[0][29]_i_7_n_5 ;
  wire \SRL_SIG[0][29]_i_8_n_5 ;
  wire \SRL_SIG[0][29]_i_9_n_5 ;
  wire \SRL_SIG[0][2]_i_2_n_5 ;
  wire \SRL_SIG[0][3]_i_2_n_5 ;
  wire \SRL_SIG[0][4]_i_2_n_5 ;
  wire \SRL_SIG[0][5]_i_2_n_5 ;
  wire \SRL_SIG[0][6]_i_2_n_5 ;
  wire \SRL_SIG[0][7]_i_2_n_5 ;
  wire \SRL_SIG[0][8]_i_2_n_5 ;
  wire \SRL_SIG[0][9]_i_2_n_5 ;
  wire \SRL_SIG_reg[0][29]_i_3_n_10 ;
  wire \SRL_SIG_reg[0][29]_i_3_n_11 ;
  wire \SRL_SIG_reg[0][29]_i_3_n_12 ;
  wire \SRL_SIG_reg[0][29]_i_5_n_10 ;
  wire \SRL_SIG_reg[0][29]_i_5_n_11 ;
  wire \SRL_SIG_reg[0][29]_i_5_n_12 ;
  wire \SRL_SIG_reg[0][29]_i_5_n_5 ;
  wire \SRL_SIG_reg[0][29]_i_5_n_6 ;
  wire \SRL_SIG_reg[0][29]_i_5_n_7 ;
  wire \SRL_SIG_reg[0][29]_i_5_n_8 ;
  wire \SRL_SIG_reg[0][29]_i_5_n_9 ;
  wire [29:0]\SRL_SIG_reg[0]_0 ;
  wire [12:1]add_ln820_1_fu_1732_p2;
  wire [0:0]add_ln820_1_fu_1732_p2__0;
  wire add_ln820_1_fu_1732_p2__32_carry__0_i_1_n_5;
  wire add_ln820_1_fu_1732_p2__32_carry__0_i_4_n_5;
  wire add_ln820_1_fu_1732_p2__32_carry__0_i_5_n_5;
  wire add_ln820_1_fu_1732_p2__32_carry__0_i_6_n_5;
  wire add_ln820_1_fu_1732_p2__32_carry__0_n_11;
  wire add_ln820_1_fu_1732_p2__32_carry__0_n_12;
  wire add_ln820_1_fu_1732_p2__32_carry__0_n_9;
  wire add_ln820_1_fu_1732_p2__32_carry_i_10_n_5;
  wire add_ln820_1_fu_1732_p2__32_carry_i_11_n_5;
  wire add_ln820_1_fu_1732_p2__32_carry_i_12_n_5;
  wire add_ln820_1_fu_1732_p2__32_carry_i_13_n_5;
  wire add_ln820_1_fu_1732_p2__32_carry_i_14_n_5;
  wire add_ln820_1_fu_1732_p2__32_carry_i_15_n_5;
  wire add_ln820_1_fu_1732_p2__32_carry_i_16_n_5;
  wire add_ln820_1_fu_1732_p2__32_carry_i_17_n_5;
  wire add_ln820_1_fu_1732_p2__32_carry_i_18_n_5;
  wire add_ln820_1_fu_1732_p2__32_carry_i_19_n_5;
  wire add_ln820_1_fu_1732_p2__32_carry_i_9_n_5;
  wire add_ln820_1_fu_1732_p2__32_carry_n_10;
  wire add_ln820_1_fu_1732_p2__32_carry_n_11;
  wire add_ln820_1_fu_1732_p2__32_carry_n_12;
  wire add_ln820_1_fu_1732_p2__32_carry_n_5;
  wire add_ln820_1_fu_1732_p2__32_carry_n_6;
  wire add_ln820_1_fu_1732_p2__32_carry_n_7;
  wire add_ln820_1_fu_1732_p2__32_carry_n_8;
  wire add_ln820_1_fu_1732_p2__32_carry_n_9;
  wire add_ln820_1_fu_1732_p2__65_carry__0_i_1_n_5;
  wire add_ln820_1_fu_1732_p2__65_carry__0_i_2_n_5;
  wire add_ln820_1_fu_1732_p2__65_carry__0_i_3_n_5;
  wire add_ln820_1_fu_1732_p2__65_carry__0_i_4_n_5;
  wire add_ln820_1_fu_1732_p2__65_carry__0_n_10;
  wire add_ln820_1_fu_1732_p2__65_carry__0_n_11;
  wire add_ln820_1_fu_1732_p2__65_carry__0_n_12;
  wire add_ln820_1_fu_1732_p2__65_carry__0_n_9;
  wire add_ln820_1_fu_1732_p2__65_carry_i_1_n_5;
  wire add_ln820_1_fu_1732_p2__65_carry_i_2_n_5;
  wire add_ln820_1_fu_1732_p2__65_carry_i_3_n_5;
  wire add_ln820_1_fu_1732_p2__65_carry_i_4_n_5;
  wire add_ln820_1_fu_1732_p2__65_carry_i_5_n_5;
  wire add_ln820_1_fu_1732_p2__65_carry_i_6_n_5;
  wire add_ln820_1_fu_1732_p2__65_carry_i_7_n_5;
  wire add_ln820_1_fu_1732_p2__65_carry_i_8_n_5;
  wire add_ln820_1_fu_1732_p2__65_carry_n_10;
  wire add_ln820_1_fu_1732_p2__65_carry_n_11;
  wire add_ln820_1_fu_1732_p2__65_carry_n_12;
  wire add_ln820_1_fu_1732_p2__65_carry_n_5;
  wire add_ln820_1_fu_1732_p2__65_carry_n_6;
  wire add_ln820_1_fu_1732_p2__65_carry_n_7;
  wire add_ln820_1_fu_1732_p2__65_carry_n_8;
  wire add_ln820_1_fu_1732_p2__65_carry_n_9;
  wire add_ln820_1_fu_1732_p2_carry__0_i_1_n_5;
  wire add_ln820_1_fu_1732_p2_carry__0_i_4_n_5;
  wire add_ln820_1_fu_1732_p2_carry__0_i_5_n_5;
  wire add_ln820_1_fu_1732_p2_carry__0_i_6_n_5;
  wire add_ln820_1_fu_1732_p2_carry__0_n_11;
  wire add_ln820_1_fu_1732_p2_carry__0_n_12;
  wire add_ln820_1_fu_1732_p2_carry__0_n_9;
  wire add_ln820_1_fu_1732_p2_carry_i_10_n_5;
  wire add_ln820_1_fu_1732_p2_carry_i_11_n_5;
  wire add_ln820_1_fu_1732_p2_carry_i_12_n_5;
  wire add_ln820_1_fu_1732_p2_carry_i_13_n_5;
  wire add_ln820_1_fu_1732_p2_carry_i_14_n_5;
  wire add_ln820_1_fu_1732_p2_carry_i_15_n_5;
  wire add_ln820_1_fu_1732_p2_carry_i_16_n_5;
  wire add_ln820_1_fu_1732_p2_carry_i_17_n_5;
  wire add_ln820_1_fu_1732_p2_carry_i_18_n_5;
  wire add_ln820_1_fu_1732_p2_carry_i_19_n_5;
  wire add_ln820_1_fu_1732_p2_carry_i_20_n_5;
  wire add_ln820_1_fu_1732_p2_carry_i_21_n_5;
  wire add_ln820_1_fu_1732_p2_carry_i_9_n_5;
  wire add_ln820_1_fu_1732_p2_carry_n_10;
  wire add_ln820_1_fu_1732_p2_carry_n_11;
  wire add_ln820_1_fu_1732_p2_carry_n_12;
  wire add_ln820_1_fu_1732_p2_carry_n_5;
  wire add_ln820_1_fu_1732_p2_carry_n_6;
  wire add_ln820_1_fu_1732_p2_carry_n_7;
  wire add_ln820_1_fu_1732_p2_carry_n_8;
  wire add_ln820_1_fu_1732_p2_carry_n_9;
  wire [12:1]add_ln820_1_reg_2376;
  wire and_ln833_fu_904_p2;
  wire \and_ln833_reg_2193_pp0_iter2_reg_reg[0]_srl3_n_5 ;
  wire and_ln833_reg_2193_pp0_iter3_reg;
  wire [0:0]\ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_condition_268;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__1_n_5;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire [9:0]ap_phi_reg_pp0_iter2_downleft_1_reg_562;
  wire \ap_phi_reg_pp0_iter2_downleft_1_reg_562[0]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_downleft_1_reg_562[1]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_downleft_1_reg_562[2]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_downleft_1_reg_562[3]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_downleft_1_reg_562[4]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_downleft_1_reg_562[5]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_downleft_1_reg_562[6]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_downleft_1_reg_562[7]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_downleft_1_reg_562[8]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_2_n_5 ;
  wire [9:0]ap_phi_reg_pp0_iter2_downleft_2_reg_553;
  wire \ap_phi_reg_pp0_iter2_downleft_2_reg_553[0]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_downleft_2_reg_553[1]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_downleft_2_reg_553[2]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_downleft_2_reg_553[3]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_downleft_2_reg_553[4]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_downleft_2_reg_553[5]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_downleft_2_reg_553[6]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_downleft_2_reg_553[7]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_downleft_2_reg_553[8]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_downleft_2_reg_553[9]_i_1_n_5 ;
  wire [9:0]ap_phi_reg_pp0_iter2_downleft_reg_571;
  wire \ap_phi_reg_pp0_iter2_downleft_reg_571[0]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_downleft_reg_571[1]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_downleft_reg_571[2]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_downleft_reg_571[3]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_downleft_reg_571[4]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_downleft_reg_571[5]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_downleft_reg_571[6]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_downleft_reg_571[7]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_downleft_reg_571[8]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_downleft_reg_571[9]_i_1_n_5 ;
  wire [9:0]ap_phi_reg_pp0_iter2_pix_3_reg_590;
  wire [9:0]ap_phi_reg_pp0_iter2_pix_4_reg_580;
  wire [9:0]ap_phi_reg_pp0_iter2_pix_reg_600;
  wire [9:0]ap_phi_reg_pp0_iter2_upleft_1_reg_619;
  wire [9:0]ap_phi_reg_pp0_iter2_upleft_2_reg_610;
  wire [9:0]ap_phi_reg_pp0_iter2_upleft_reg_628;
  wire ap_phi_reg_pp0_iter3_b_1_reg_7500;
  wire ap_phi_reg_pp0_iter4_b_1_reg_7500;
  wire \ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[0] ;
  wire \ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[1] ;
  wire \ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[2] ;
  wire \ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[3] ;
  wire \ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[4] ;
  wire \ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[5] ;
  wire \ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[6] ;
  wire \ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[7] ;
  wire \ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[8] ;
  wire \ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[9] ;
  wire [9:0]ap_phi_reg_pp0_iter4_r_1_reg_741;
  wire \ap_phi_reg_pp0_iter4_r_1_reg_741[9]_i_1_n_5 ;
  wire ap_rst_n;
  wire \cmp161_i_reg_2170_reg_n_5_[0] ;
  wire cmp203_i_reg_550;
  wire [29:0]d0;
  wire \enable_6_reg_2326[4]_i_1_n_5 ;
  wire \enable_6_reg_2326_reg_n_5_[0] ;
  wire \enable_6_reg_2326_reg_n_5_[1] ;
  wire \enable_6_reg_2326_reg_n_5_[2] ;
  wire \enable_6_reg_2326_reg_n_5_[3] ;
  wire \enable_6_reg_2326_reg_n_5_[4] ;
  wire enable_fu_1416_p2_carry_i_10_n_5;
  wire enable_fu_1416_p2_carry_i_11_n_5;
  wire enable_fu_1416_p2_carry_i_12_n_5;
  wire enable_fu_1416_p2_carry_i_13_n_5;
  wire enable_fu_1416_p2_carry_i_14_n_5;
  wire enable_fu_1416_p2_carry_i_15_n_5;
  wire enable_fu_1416_p2_carry_i_16_n_5;
  wire enable_fu_1416_p2_carry_i_17_n_5;
  wire enable_fu_1416_p2_carry_i_18_n_5;
  wire enable_fu_1416_p2_carry_i_19_n_5;
  wire enable_fu_1416_p2_carry_i_1_n_5;
  wire enable_fu_1416_p2_carry_i_20_n_5;
  wire enable_fu_1416_p2_carry_i_21_n_5;
  wire enable_fu_1416_p2_carry_i_22_n_5;
  wire enable_fu_1416_p2_carry_i_2_n_5;
  wire enable_fu_1416_p2_carry_i_3_n_5;
  wire enable_fu_1416_p2_carry_i_4_n_5;
  wire enable_fu_1416_p2_carry_i_5_n_5;
  wire enable_fu_1416_p2_carry_i_6_n_5;
  wire enable_fu_1416_p2_carry_i_7_n_5;
  wire enable_fu_1416_p2_carry_i_8_n_5;
  wire enable_fu_1416_p2_carry_i_9_n_5;
  wire enable_fu_1416_p2_carry_n_10;
  wire enable_fu_1416_p2_carry_n_11;
  wire enable_fu_1416_p2_carry_n_12;
  wire enable_fu_1416_p2_carry_n_9;
  wire flow_control_loop_pipe_sequential_init_U_n_100;
  wire flow_control_loop_pipe_sequential_init_U_n_101;
  wire flow_control_loop_pipe_sequential_init_U_n_102;
  wire flow_control_loop_pipe_sequential_init_U_n_103;
  wire flow_control_loop_pipe_sequential_init_U_n_104;
  wire flow_control_loop_pipe_sequential_init_U_n_105;
  wire flow_control_loop_pipe_sequential_init_U_n_106;
  wire flow_control_loop_pipe_sequential_init_U_n_107;
  wire flow_control_loop_pipe_sequential_init_U_n_108;
  wire flow_control_loop_pipe_sequential_init_U_n_109;
  wire flow_control_loop_pipe_sequential_init_U_n_110;
  wire flow_control_loop_pipe_sequential_init_U_n_111;
  wire flow_control_loop_pipe_sequential_init_U_n_112;
  wire flow_control_loop_pipe_sequential_init_U_n_113;
  wire flow_control_loop_pipe_sequential_init_U_n_114;
  wire flow_control_loop_pipe_sequential_init_U_n_115;
  wire flow_control_loop_pipe_sequential_init_U_n_116;
  wire flow_control_loop_pipe_sequential_init_U_n_117;
  wire flow_control_loop_pipe_sequential_init_U_n_118;
  wire flow_control_loop_pipe_sequential_init_U_n_119;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_120;
  wire flow_control_loop_pipe_sequential_init_U_n_121;
  wire flow_control_loop_pipe_sequential_init_U_n_122;
  wire flow_control_loop_pipe_sequential_init_U_n_123;
  wire flow_control_loop_pipe_sequential_init_U_n_124;
  wire flow_control_loop_pipe_sequential_init_U_n_125;
  wire flow_control_loop_pipe_sequential_init_U_n_126;
  wire flow_control_loop_pipe_sequential_init_U_n_127;
  wire flow_control_loop_pipe_sequential_init_U_n_128;
  wire flow_control_loop_pipe_sequential_init_U_n_129;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_130;
  wire flow_control_loop_pipe_sequential_init_U_n_131;
  wire flow_control_loop_pipe_sequential_init_U_n_132;
  wire flow_control_loop_pipe_sequential_init_U_n_133;
  wire flow_control_loop_pipe_sequential_init_U_n_134;
  wire flow_control_loop_pipe_sequential_init_U_n_135;
  wire flow_control_loop_pipe_sequential_init_U_n_136;
  wire flow_control_loop_pipe_sequential_init_U_n_137;
  wire flow_control_loop_pipe_sequential_init_U_n_138;
  wire flow_control_loop_pipe_sequential_init_U_n_139;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_140;
  wire flow_control_loop_pipe_sequential_init_U_n_141;
  wire flow_control_loop_pipe_sequential_init_U_n_142;
  wire flow_control_loop_pipe_sequential_init_U_n_143;
  wire flow_control_loop_pipe_sequential_init_U_n_144;
  wire flow_control_loop_pipe_sequential_init_U_n_145;
  wire flow_control_loop_pipe_sequential_init_U_n_146;
  wire flow_control_loop_pipe_sequential_init_U_n_147;
  wire flow_control_loop_pipe_sequential_init_U_n_148;
  wire flow_control_loop_pipe_sequential_init_U_n_149;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_150;
  wire flow_control_loop_pipe_sequential_init_U_n_151;
  wire flow_control_loop_pipe_sequential_init_U_n_152;
  wire flow_control_loop_pipe_sequential_init_U_n_153;
  wire flow_control_loop_pipe_sequential_init_U_n_154;
  wire flow_control_loop_pipe_sequential_init_U_n_155;
  wire flow_control_loop_pipe_sequential_init_U_n_156;
  wire flow_control_loop_pipe_sequential_init_U_n_157;
  wire flow_control_loop_pipe_sequential_init_U_n_158;
  wire flow_control_loop_pipe_sequential_init_U_n_159;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_160;
  wire flow_control_loop_pipe_sequential_init_U_n_161;
  wire flow_control_loop_pipe_sequential_init_U_n_163;
  wire flow_control_loop_pipe_sequential_init_U_n_165;
  wire flow_control_loop_pipe_sequential_init_U_n_166;
  wire flow_control_loop_pipe_sequential_init_U_n_167;
  wire flow_control_loop_pipe_sequential_init_U_n_168;
  wire flow_control_loop_pipe_sequential_init_U_n_169;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_170;
  wire flow_control_loop_pipe_sequential_init_U_n_171;
  wire flow_control_loop_pipe_sequential_init_U_n_173;
  wire flow_control_loop_pipe_sequential_init_U_n_174;
  wire flow_control_loop_pipe_sequential_init_U_n_175;
  wire flow_control_loop_pipe_sequential_init_U_n_176;
  wire flow_control_loop_pipe_sequential_init_U_n_177;
  wire flow_control_loop_pipe_sequential_init_U_n_178;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_180;
  wire flow_control_loop_pipe_sequential_init_U_n_181;
  wire flow_control_loop_pipe_sequential_init_U_n_182;
  wire flow_control_loop_pipe_sequential_init_U_n_183;
  wire flow_control_loop_pipe_sequential_init_U_n_184;
  wire flow_control_loop_pipe_sequential_init_U_n_185;
  wire flow_control_loop_pipe_sequential_init_U_n_187;
  wire flow_control_loop_pipe_sequential_init_U_n_188;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_47;
  wire flow_control_loop_pipe_sequential_init_U_n_48;
  wire flow_control_loop_pipe_sequential_init_U_n_49;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_50;
  wire flow_control_loop_pipe_sequential_init_U_n_51;
  wire flow_control_loop_pipe_sequential_init_U_n_52;
  wire flow_control_loop_pipe_sequential_init_U_n_53;
  wire flow_control_loop_pipe_sequential_init_U_n_54;
  wire flow_control_loop_pipe_sequential_init_U_n_55;
  wire flow_control_loop_pipe_sequential_init_U_n_56;
  wire flow_control_loop_pipe_sequential_init_U_n_57;
  wire flow_control_loop_pipe_sequential_init_U_n_58;
  wire flow_control_loop_pipe_sequential_init_U_n_59;
  wire flow_control_loop_pipe_sequential_init_U_n_60;
  wire flow_control_loop_pipe_sequential_init_U_n_61;
  wire flow_control_loop_pipe_sequential_init_U_n_62;
  wire flow_control_loop_pipe_sequential_init_U_n_63;
  wire flow_control_loop_pipe_sequential_init_U_n_64;
  wire flow_control_loop_pipe_sequential_init_U_n_65;
  wire flow_control_loop_pipe_sequential_init_U_n_66;
  wire flow_control_loop_pipe_sequential_init_U_n_67;
  wire flow_control_loop_pipe_sequential_init_U_n_68;
  wire flow_control_loop_pipe_sequential_init_U_n_69;
  wire flow_control_loop_pipe_sequential_init_U_n_70;
  wire flow_control_loop_pipe_sequential_init_U_n_71;
  wire flow_control_loop_pipe_sequential_init_U_n_72;
  wire flow_control_loop_pipe_sequential_init_U_n_73;
  wire flow_control_loop_pipe_sequential_init_U_n_74;
  wire flow_control_loop_pipe_sequential_init_U_n_75;
  wire flow_control_loop_pipe_sequential_init_U_n_76;
  wire flow_control_loop_pipe_sequential_init_U_n_77;
  wire flow_control_loop_pipe_sequential_init_U_n_78;
  wire flow_control_loop_pipe_sequential_init_U_n_79;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_80;
  wire flow_control_loop_pipe_sequential_init_U_n_81;
  wire flow_control_loop_pipe_sequential_init_U_n_82;
  wire flow_control_loop_pipe_sequential_init_U_n_83;
  wire flow_control_loop_pipe_sequential_init_U_n_84;
  wire flow_control_loop_pipe_sequential_init_U_n_85;
  wire flow_control_loop_pipe_sequential_init_U_n_86;
  wire flow_control_loop_pipe_sequential_init_U_n_87;
  wire flow_control_loop_pipe_sequential_init_U_n_88;
  wire flow_control_loop_pipe_sequential_init_U_n_89;
  wire flow_control_loop_pipe_sequential_init_U_n_90;
  wire flow_control_loop_pipe_sequential_init_U_n_91;
  wire flow_control_loop_pipe_sequential_init_U_n_92;
  wire flow_control_loop_pipe_sequential_init_U_n_93;
  wire flow_control_loop_pipe_sequential_init_U_n_94;
  wire flow_control_loop_pipe_sequential_init_U_n_95;
  wire flow_control_loop_pipe_sequential_init_U_n_96;
  wire flow_control_loop_pipe_sequential_init_U_n_97;
  wire flow_control_loop_pipe_sequential_init_U_n_98;
  wire flow_control_loop_pipe_sequential_init_U_n_99;
  wire [0:0]full_n_reg;
  wire grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg;
  wire grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg;
  wire icmp_ln633_fu_842_p2;
  wire \icmp_ln633_reg_2150[0]_i_3_n_5 ;
  wire icmp_ln633_reg_2150_pp0_iter1_reg;
  wire \icmp_ln633_reg_2150_pp0_iter2_reg_reg_n_5_[0] ;
  wire icmp_ln633_reg_2150_pp0_iter3_reg;
  wire [29:0]\icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0 ;
  wire [10:0]\icmp_ln633_reg_2150_reg[0]_0 ;
  wire \icmp_ln633_reg_2150_reg_n_5_[0] ;
  wire icmp_ln643_fu_864_p2;
  wire icmp_ln643_fu_864_p2_carry_n_10;
  wire icmp_ln643_fu_864_p2_carry_n_11;
  wire icmp_ln643_fu_864_p2_carry_n_12;
  wire icmp_ln643_fu_864_p2_carry_n_8;
  wire icmp_ln643_fu_864_p2_carry_n_9;
  wire icmp_ln643_reg_2154;
  wire [10:0]\icmp_ln643_reg_2154_reg[0]_0 ;
  wire icmp_ln772_fu_892_p2;
  wire [14:0]\icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_2_0 ;
  wire \icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_2_n_5 ;
  wire \icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_3_n_5 ;
  wire \icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_4_n_5 ;
  wire \icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_n_5 ;
  wire icmp_ln772_reg_2189_pp0_iter2_reg;
  wire icmp_ln772_reg_2189_pp0_iter3_reg;
  wire icmp_ln796_fu_1426_p2_carry_i_10_n_5;
  wire icmp_ln796_fu_1426_p2_carry_i_11_n_5;
  wire icmp_ln796_fu_1426_p2_carry_i_12_n_5;
  wire icmp_ln796_fu_1426_p2_carry_i_13_n_5;
  wire icmp_ln796_fu_1426_p2_carry_i_14_n_5;
  wire icmp_ln796_fu_1426_p2_carry_i_15_n_5;
  wire icmp_ln796_fu_1426_p2_carry_i_16_n_5;
  wire icmp_ln796_fu_1426_p2_carry_i_17_n_5;
  wire icmp_ln796_fu_1426_p2_carry_i_18_n_5;
  wire icmp_ln796_fu_1426_p2_carry_i_19_n_5;
  wire icmp_ln796_fu_1426_p2_carry_i_1_n_5;
  wire icmp_ln796_fu_1426_p2_carry_i_20_n_5;
  wire icmp_ln796_fu_1426_p2_carry_i_2_n_5;
  wire icmp_ln796_fu_1426_p2_carry_i_3_n_5;
  wire icmp_ln796_fu_1426_p2_carry_i_4_n_5;
  wire icmp_ln796_fu_1426_p2_carry_i_5_n_5;
  wire icmp_ln796_fu_1426_p2_carry_i_6_n_5;
  wire icmp_ln796_fu_1426_p2_carry_i_7_n_5;
  wire icmp_ln796_fu_1426_p2_carry_i_8_n_5;
  wire icmp_ln796_fu_1426_p2_carry_i_9_n_5;
  wire icmp_ln796_fu_1426_p2_carry_n_10;
  wire icmp_ln796_fu_1426_p2_carry_n_11;
  wire icmp_ln796_fu_1426_p2_carry_n_12;
  wire icmp_ln796_fu_1426_p2_carry_n_9;
  wire icmp_ln797_fu_1452_p2_carry_i_10_n_5;
  wire icmp_ln797_fu_1452_p2_carry_i_1_n_5;
  wire icmp_ln797_fu_1452_p2_carry_i_2_n_5;
  wire icmp_ln797_fu_1452_p2_carry_i_3_n_5;
  wire icmp_ln797_fu_1452_p2_carry_i_4_n_5;
  wire icmp_ln797_fu_1452_p2_carry_i_5_n_5;
  wire icmp_ln797_fu_1452_p2_carry_i_6_n_5;
  wire icmp_ln797_fu_1452_p2_carry_i_7_n_5;
  wire icmp_ln797_fu_1452_p2_carry_i_8_n_5;
  wire icmp_ln797_fu_1452_p2_carry_i_9_n_5;
  wire icmp_ln797_fu_1452_p2_carry_n_10;
  wire icmp_ln797_fu_1452_p2_carry_n_11;
  wire icmp_ln797_fu_1452_p2_carry_n_12;
  wire icmp_ln797_fu_1452_p2_carry_n_8;
  wire icmp_ln797_fu_1452_p2_carry_n_9;
  wire icmp_ln798_fu_1478_p2_carry_i_10_n_5;
  wire icmp_ln798_fu_1478_p2_carry_i_1_n_5;
  wire icmp_ln798_fu_1478_p2_carry_i_2_n_5;
  wire icmp_ln798_fu_1478_p2_carry_i_3_n_5;
  wire icmp_ln798_fu_1478_p2_carry_i_4_n_5;
  wire icmp_ln798_fu_1478_p2_carry_i_5_n_5;
  wire icmp_ln798_fu_1478_p2_carry_i_6_n_5;
  wire icmp_ln798_fu_1478_p2_carry_i_7_n_5;
  wire icmp_ln798_fu_1478_p2_carry_i_8_n_5;
  wire icmp_ln798_fu_1478_p2_carry_i_9_n_5;
  wire icmp_ln798_fu_1478_p2_carry_n_10;
  wire icmp_ln798_fu_1478_p2_carry_n_11;
  wire icmp_ln798_fu_1478_p2_carry_n_12;
  wire icmp_ln798_fu_1478_p2_carry_n_8;
  wire icmp_ln798_fu_1478_p2_carry_n_9;
  wire icmp_ln799_fu_1504_p2_carry_i_10_n_5;
  wire icmp_ln799_fu_1504_p2_carry_i_11_n_5;
  wire icmp_ln799_fu_1504_p2_carry_i_12_n_5;
  wire icmp_ln799_fu_1504_p2_carry_i_13_n_5;
  wire icmp_ln799_fu_1504_p2_carry_i_14_n_5;
  wire icmp_ln799_fu_1504_p2_carry_i_15_n_5;
  wire icmp_ln799_fu_1504_p2_carry_i_16_n_5;
  wire icmp_ln799_fu_1504_p2_carry_i_17_n_5;
  wire icmp_ln799_fu_1504_p2_carry_i_18_n_5;
  wire icmp_ln799_fu_1504_p2_carry_i_19_n_5;
  wire icmp_ln799_fu_1504_p2_carry_i_1_n_5;
  wire icmp_ln799_fu_1504_p2_carry_i_20_n_5;
  wire icmp_ln799_fu_1504_p2_carry_i_21_n_5;
  wire icmp_ln799_fu_1504_p2_carry_i_22_n_5;
  wire icmp_ln799_fu_1504_p2_carry_i_23_n_5;
  wire icmp_ln799_fu_1504_p2_carry_i_24_n_5;
  wire icmp_ln799_fu_1504_p2_carry_i_25_n_5;
  wire icmp_ln799_fu_1504_p2_carry_i_26_n_5;
  wire icmp_ln799_fu_1504_p2_carry_i_27_n_5;
  wire icmp_ln799_fu_1504_p2_carry_i_28_n_5;
  wire icmp_ln799_fu_1504_p2_carry_i_2_n_5;
  wire icmp_ln799_fu_1504_p2_carry_i_3_n_5;
  wire icmp_ln799_fu_1504_p2_carry_i_4_n_5;
  wire icmp_ln799_fu_1504_p2_carry_i_5_n_5;
  wire icmp_ln799_fu_1504_p2_carry_i_6_n_5;
  wire icmp_ln799_fu_1504_p2_carry_i_7_n_5;
  wire icmp_ln799_fu_1504_p2_carry_i_8_n_5;
  wire icmp_ln799_fu_1504_p2_carry_i_9_n_5;
  wire icmp_ln799_fu_1504_p2_carry_n_10;
  wire icmp_ln799_fu_1504_p2_carry_n_11;
  wire icmp_ln799_fu_1504_p2_carry_n_12;
  wire icmp_ln799_fu_1504_p2_carry_n_9;
  wire icmp_ln800_fu_1526_p2;
  wire icmp_ln800_fu_1526_p2_carry_i_10_n_5;
  wire icmp_ln800_fu_1526_p2_carry_i_1_n_5;
  wire icmp_ln800_fu_1526_p2_carry_i_2_n_5;
  wire icmp_ln800_fu_1526_p2_carry_i_3_n_5;
  wire icmp_ln800_fu_1526_p2_carry_i_4_n_5;
  wire icmp_ln800_fu_1526_p2_carry_i_5_n_5;
  wire icmp_ln800_fu_1526_p2_carry_i_6_n_5;
  wire icmp_ln800_fu_1526_p2_carry_i_7_n_5;
  wire icmp_ln800_fu_1526_p2_carry_i_8_n_5;
  wire icmp_ln800_fu_1526_p2_carry_i_9_n_5;
  wire icmp_ln800_fu_1526_p2_carry_n_10;
  wire icmp_ln800_fu_1526_p2_carry_n_11;
  wire icmp_ln800_fu_1526_p2_carry_n_12;
  wire icmp_ln800_fu_1526_p2_carry_n_9;
  wire icmp_ln800_reg_2332;
  wire imgG_empty_n;
  wire imgRB_full_n;
  wire lineBuffer_1_U_n_10;
  wire lineBuffer_1_U_n_11;
  wire lineBuffer_1_U_n_12;
  wire lineBuffer_1_U_n_13;
  wire lineBuffer_1_U_n_14;
  wire lineBuffer_1_U_n_45;
  wire lineBuffer_1_U_n_46;
  wire lineBuffer_1_U_n_47;
  wire lineBuffer_1_U_n_48;
  wire lineBuffer_1_U_n_49;
  wire lineBuffer_1_U_n_5;
  wire lineBuffer_1_U_n_50;
  wire lineBuffer_1_U_n_51;
  wire lineBuffer_1_U_n_52;
  wire lineBuffer_1_U_n_53;
  wire lineBuffer_1_U_n_54;
  wire lineBuffer_1_U_n_55;
  wire lineBuffer_1_U_n_56;
  wire lineBuffer_1_U_n_57;
  wire lineBuffer_1_U_n_58;
  wire lineBuffer_1_U_n_59;
  wire lineBuffer_1_U_n_6;
  wire lineBuffer_1_U_n_60;
  wire lineBuffer_1_U_n_61;
  wire lineBuffer_1_U_n_62;
  wire lineBuffer_1_U_n_63;
  wire lineBuffer_1_U_n_64;
  wire lineBuffer_1_U_n_7;
  wire lineBuffer_1_U_n_8;
  wire lineBuffer_1_U_n_9;
  wire [10:0]lineBuffer_1_address1;
  wire lineBuffer_1_ce1_local;
  wire [29:0]lineBuffer_1_q1;
  wire lineBuffer_U_n_10;
  wire lineBuffer_U_n_11;
  wire lineBuffer_U_n_12;
  wire lineBuffer_U_n_13;
  wire lineBuffer_U_n_14;
  wire lineBuffer_U_n_15;
  wire lineBuffer_U_n_16;
  wire lineBuffer_U_n_17;
  wire lineBuffer_U_n_48;
  wire lineBuffer_U_n_49;
  wire lineBuffer_U_n_50;
  wire lineBuffer_U_n_51;
  wire lineBuffer_U_n_52;
  wire lineBuffer_U_n_53;
  wire lineBuffer_U_n_54;
  wire lineBuffer_U_n_55;
  wire lineBuffer_U_n_56;
  wire lineBuffer_U_n_57;
  wire lineBuffer_U_n_58;
  wire lineBuffer_U_n_59;
  wire lineBuffer_U_n_60;
  wire lineBuffer_U_n_61;
  wire lineBuffer_U_n_62;
  wire lineBuffer_U_n_63;
  wire lineBuffer_U_n_64;
  wire lineBuffer_U_n_65;
  wire lineBuffer_U_n_66;
  wire lineBuffer_U_n_67;
  wire lineBuffer_U_n_8;
  wire lineBuffer_U_n_9;
  wire [10:0]lineBuffer_addr_reg_2158;
  wire p_0_0_09481407_i_fu_268;
  wire [9:0]\p_0_0_09481407_i_fu_268_reg[9]_0 ;
  wire \p_0_0_09481407_i_fu_268_reg_n_5_[0] ;
  wire \p_0_0_09481407_i_fu_268_reg_n_5_[1] ;
  wire \p_0_0_09481407_i_fu_268_reg_n_5_[2] ;
  wire \p_0_0_09481407_i_fu_268_reg_n_5_[3] ;
  wire \p_0_0_09481407_i_fu_268_reg_n_5_[4] ;
  wire \p_0_0_09481407_i_fu_268_reg_n_5_[5] ;
  wire \p_0_0_09481407_i_fu_268_reg_n_5_[6] ;
  wire \p_0_0_09481407_i_fu_268_reg_n_5_[7] ;
  wire \p_0_0_09481407_i_fu_268_reg_n_5_[8] ;
  wire \p_0_0_09481407_i_fu_268_reg_n_5_[9] ;
  wire [9:0]p_0_0_09481407_i_load_reg_2257;
  wire [9:0]\p_0_0_09481407_i_load_reg_2257_pp0_iter2_reg_reg[9]_0 ;
  wire p_0_0_0948_114981509_i_fu_244;
  wire [9:0]\p_0_0_0948_114981509_i_fu_244_reg[9]_0 ;
  wire \p_0_0_0948_114981509_i_fu_244_reg_n_5_[0] ;
  wire \p_0_0_0948_114981509_i_fu_244_reg_n_5_[1] ;
  wire \p_0_0_0948_114981509_i_fu_244_reg_n_5_[2] ;
  wire \p_0_0_0948_114981509_i_fu_244_reg_n_5_[3] ;
  wire \p_0_0_0948_114981509_i_fu_244_reg_n_5_[4] ;
  wire \p_0_0_0948_114981509_i_fu_244_reg_n_5_[5] ;
  wire \p_0_0_0948_114981509_i_fu_244_reg_n_5_[6] ;
  wire \p_0_0_0948_114981509_i_fu_244_reg_n_5_[7] ;
  wire \p_0_0_0948_114981509_i_fu_244_reg_n_5_[8] ;
  wire \p_0_0_0948_114981509_i_fu_244_reg_n_5_[9] ;
  wire [9:0]p_0_0_0948_114981509_i_load_reg_2224;
  wire [9:0]\p_0_0_0948_114981509_i_load_reg_2224_pp0_iter2_reg_reg[9]_0 ;
  wire [9:0]p_0_0_0948_21437_i_fu_280;
  wire \p_0_0_0948_21437_i_fu_280_reg[0]_0 ;
  wire \p_0_0_0948_21437_i_fu_280_reg[1]_0 ;
  wire \p_0_0_0948_21437_i_fu_280_reg[2]_0 ;
  wire \p_0_0_0948_21437_i_fu_280_reg[3]_0 ;
  wire \p_0_0_0948_21437_i_fu_280_reg[4]_0 ;
  wire \p_0_0_0948_21437_i_fu_280_reg[5]_0 ;
  wire \p_0_0_0948_21437_i_fu_280_reg[6]_0 ;
  wire \p_0_0_0948_21437_i_fu_280_reg[7]_0 ;
  wire \p_0_0_0948_21437_i_fu_280_reg[8]_0 ;
  wire [9:0]\p_0_0_0948_21437_i_fu_280_reg[9]_0 ;
  wire \p_0_0_0948_21437_i_fu_280_reg[9]_1 ;
  wire [9:0]p_0_0_0948_21437_i_load_reg_2275;
  wire [9:0]\p_0_0_0948_21437_i_load_reg_2275_pp0_iter2_reg_reg[9]_0 ;
  wire [9:0]p_0_0_09491404_i_fu_264;
  wire [9:0]\p_0_0_09491404_i_fu_264_reg[9]_0 ;
  wire [9:0]p_0_0_09491404_i_load_reg_2251;
  wire [9:0]\p_0_0_09491404_i_load_reg_2251_pp0_iter2_reg_reg[9]_0 ;
  wire [9:0]p_0_0_0949_114961507_i_fu_240;
  wire [9:0]\p_0_0_0949_114961507_i_fu_240_reg[9]_0 ;
  wire [9:0]p_0_0_0949_114961507_i_load_reg_2218;
  wire [9:0]\p_0_0_0949_114961507_i_load_reg_2218_pp0_iter2_reg_reg[9]_0 ;
  wire [9:0]p_0_0_0949_21434_i_fu_276;
  wire \p_0_0_0949_21434_i_fu_276_reg[0]_0 ;
  wire \p_0_0_0949_21434_i_fu_276_reg[1]_0 ;
  wire \p_0_0_0949_21434_i_fu_276_reg[2]_0 ;
  wire \p_0_0_0949_21434_i_fu_276_reg[3]_0 ;
  wire \p_0_0_0949_21434_i_fu_276_reg[4]_0 ;
  wire \p_0_0_0949_21434_i_fu_276_reg[5]_0 ;
  wire \p_0_0_0949_21434_i_fu_276_reg[6]_0 ;
  wire \p_0_0_0949_21434_i_fu_276_reg[7]_0 ;
  wire \p_0_0_0949_21434_i_fu_276_reg[8]_0 ;
  wire [9:0]\p_0_0_0949_21434_i_fu_276_reg[9]_0 ;
  wire \p_0_0_0949_21434_i_fu_276_reg[9]_1 ;
  wire [9:0]p_0_0_0949_21434_i_load_reg_2269;
  wire [9:0]\p_0_0_0949_21434_i_load_reg_2269_pp0_iter2_reg_reg[9]_0 ;
  wire [9:0]p_0_0_09501401_i_fu_260;
  wire [9:0]\p_0_0_09501401_i_fu_260_reg[9]_0 ;
  wire [9:0]p_0_0_09501401_i_load_reg_2245;
  wire [9:0]\p_0_0_09501401_i_load_reg_2245_pp0_iter2_reg_reg[9]_0 ;
  wire [9:0]p_0_0_0950_114941505_i_fu_236;
  wire [9:0]\p_0_0_0950_114941505_i_fu_236_reg[9]_0 ;
  wire [9:0]p_0_0_0950_114941505_i_load_reg_2212;
  wire [9:0]\p_0_0_0950_114941505_i_load_reg_2212_pp0_iter2_reg_reg[9]_0 ;
  wire [9:0]p_0_0_0950_21431_i_fu_272__0;
  wire \p_0_0_0950_21431_i_fu_272_reg[0]_0 ;
  wire \p_0_0_0950_21431_i_fu_272_reg[1]_0 ;
  wire \p_0_0_0950_21431_i_fu_272_reg[2]_0 ;
  wire \p_0_0_0950_21431_i_fu_272_reg[3]_0 ;
  wire \p_0_0_0950_21431_i_fu_272_reg[4]_0 ;
  wire \p_0_0_0950_21431_i_fu_272_reg[5]_0 ;
  wire \p_0_0_0950_21431_i_fu_272_reg[6]_0 ;
  wire \p_0_0_0950_21431_i_fu_272_reg[7]_0 ;
  wire \p_0_0_0950_21431_i_fu_272_reg[8]_0 ;
  wire [9:0]\p_0_0_0950_21431_i_fu_272_reg[9]_0 ;
  wire \p_0_0_0950_21431_i_fu_272_reg[9]_1 ;
  wire [9:0]p_0_0_0950_21431_i_load_reg_2263;
  wire [9:0]\p_0_0_0950_21431_i_load_reg_2263_pp0_iter2_reg_reg[9]_0 ;
  wire [9:0]p_0_0_0_0_09081512_i_fu_248;
  wire [9:0]\p_0_0_0_0_09081512_i_fu_248_reg[9]_0 ;
  wire [9:0]p_0_0_0_0_09081512_i_load_reg_2230;
  wire [9:0]\p_0_0_0_0_09081512_i_load_reg_2230_pp0_iter2_reg_reg[9]_0 ;
  wire [9:0]p_0_0_0_0_09141500_i_fu_224;
  wire [9:0]\p_0_0_0_0_09141500_i_fu_224_reg[9]_0 ;
  wire [9:0]p_0_0_0_0_09141500_i_load_reg_2197;
  wire [9:0]\p_0_0_0_0_09141500_i_load_reg_2197_pp0_iter2_reg_reg[9]_0 ;
  wire [9:0]p_0_1_0_0_09091514_i_fu_252;
  wire [9:0]\p_0_1_0_0_09091514_i_fu_252_reg[9]_0 ;
  wire [9:0]p_0_1_0_0_09091514_i_load_reg_2235;
  wire [9:0]\p_0_1_0_0_09091514_i_load_reg_2235_pp0_iter2_reg_reg[9]_0 ;
  wire [9:0]p_0_1_0_0_09151502_i_fu_228;
  wire [9:0]\p_0_1_0_0_09151502_i_fu_228_reg[9]_0 ;
  wire [9:0]p_0_1_0_0_09151502_i_load_reg_2202;
  wire [9:0]\p_0_1_0_0_09151502_i_load_reg_2202_pp0_iter2_reg_reg[9]_0 ;
  wire [9:0]p_0_2_0_0_09101516_i_fu_256;
  wire [9:0]\p_0_2_0_0_09101516_i_fu_256_reg[9]_0 ;
  wire [9:0]p_0_2_0_0_09101516_i_load_reg_2240;
  wire [9:0]\p_0_2_0_0_09101516_i_load_reg_2240_pp0_iter2_reg_reg[9]_0 ;
  wire [9:0]p_0_2_0_0_09161504_i_fu_232__0;
  wire [9:0]\p_0_2_0_0_09161504_i_fu_232_reg[9]_0 ;
  wire [9:0]p_0_2_0_0_09161504_i_load_reg_2207;
  wire [9:0]\p_0_2_0_0_09161504_i_load_reg_2207_pp0_iter2_reg_reg[9]_0 ;
  wire p_0_in;
  wire p_3_in;
  wire p_6_in;
  wire p_9_in;
  wire [9:0]pix_3_reg_590;
  wire [9:0]pix_4_reg_580;
  wire [9:0]pix_reg_600;
  wire push_2;
  wire [29:0]q1;
  wire ram_reg_bram_1;
  wire [29:0]ram_reg_bram_1_0;
  wire ram_reg_bram_1_1;
  wire red_i_reg_560;
  wire [9:0]sext_ln817_fu_1674_p1;
  wire [10:0]sext_ln818_1_fu_1697_p1;
  wire [10:0]sext_ln820_2_fu_1728_p1;
  wire [9:0]sext_ln820_fu_1701_p1;
  wire [9:0]sub_ln790_fu_1276_p2;
  wire sub_ln790_fu_1276_p2_carry__0_i_1_n_5;
  wire sub_ln790_fu_1276_p2_carry__0_i_2_n_5;
  wire sub_ln790_fu_1276_p2_carry__0_n_10;
  wire sub_ln790_fu_1276_p2_carry__0_n_12;
  wire sub_ln790_fu_1276_p2_carry_i_1_n_5;
  wire sub_ln790_fu_1276_p2_carry_i_2_n_5;
  wire sub_ln790_fu_1276_p2_carry_i_3_n_5;
  wire sub_ln790_fu_1276_p2_carry_i_4_n_5;
  wire sub_ln790_fu_1276_p2_carry_i_5_n_5;
  wire sub_ln790_fu_1276_p2_carry_i_6_n_5;
  wire sub_ln790_fu_1276_p2_carry_i_7_n_5;
  wire sub_ln790_fu_1276_p2_carry_i_8_n_5;
  wire sub_ln790_fu_1276_p2_carry_n_10;
  wire sub_ln790_fu_1276_p2_carry_n_11;
  wire sub_ln790_fu_1276_p2_carry_n_12;
  wire sub_ln790_fu_1276_p2_carry_n_5;
  wire sub_ln790_fu_1276_p2_carry_n_6;
  wire sub_ln790_fu_1276_p2_carry_n_7;
  wire sub_ln790_fu_1276_p2_carry_n_8;
  wire sub_ln790_fu_1276_p2_carry_n_9;
  wire [9:0]sub_ln791_fu_1312_p2;
  wire sub_ln791_fu_1312_p2_carry__0_i_1_n_5;
  wire sub_ln791_fu_1312_p2_carry__0_i_2_n_5;
  wire sub_ln791_fu_1312_p2_carry__0_n_10;
  wire sub_ln791_fu_1312_p2_carry__0_n_12;
  wire sub_ln791_fu_1312_p2_carry_i_1_n_5;
  wire sub_ln791_fu_1312_p2_carry_i_2_n_5;
  wire sub_ln791_fu_1312_p2_carry_i_3_n_5;
  wire sub_ln791_fu_1312_p2_carry_i_4_n_5;
  wire sub_ln791_fu_1312_p2_carry_i_5_n_5;
  wire sub_ln791_fu_1312_p2_carry_i_6_n_5;
  wire sub_ln791_fu_1312_p2_carry_i_7_n_5;
  wire sub_ln791_fu_1312_p2_carry_i_8_n_5;
  wire sub_ln791_fu_1312_p2_carry_n_10;
  wire sub_ln791_fu_1312_p2_carry_n_11;
  wire sub_ln791_fu_1312_p2_carry_n_12;
  wire sub_ln791_fu_1312_p2_carry_n_5;
  wire sub_ln791_fu_1312_p2_carry_n_6;
  wire sub_ln791_fu_1312_p2_carry_n_7;
  wire sub_ln791_fu_1312_p2_carry_n_8;
  wire sub_ln791_fu_1312_p2_carry_n_9;
  wire [9:0]sub_ln792_fu_1348_p2;
  wire sub_ln792_fu_1348_p2_carry__0_i_1_n_5;
  wire sub_ln792_fu_1348_p2_carry__0_i_2_n_5;
  wire sub_ln792_fu_1348_p2_carry__0_n_10;
  wire sub_ln792_fu_1348_p2_carry__0_n_12;
  wire sub_ln792_fu_1348_p2_carry_i_1_n_5;
  wire sub_ln792_fu_1348_p2_carry_i_2_n_5;
  wire sub_ln792_fu_1348_p2_carry_i_3_n_5;
  wire sub_ln792_fu_1348_p2_carry_i_4_n_5;
  wire sub_ln792_fu_1348_p2_carry_i_5_n_5;
  wire sub_ln792_fu_1348_p2_carry_i_6_n_5;
  wire sub_ln792_fu_1348_p2_carry_i_7_n_5;
  wire sub_ln792_fu_1348_p2_carry_i_8_n_5;
  wire sub_ln792_fu_1348_p2_carry_n_10;
  wire sub_ln792_fu_1348_p2_carry_n_11;
  wire sub_ln792_fu_1348_p2_carry_n_12;
  wire sub_ln792_fu_1348_p2_carry_n_5;
  wire sub_ln792_fu_1348_p2_carry_n_6;
  wire sub_ln792_fu_1348_p2_carry_n_7;
  wire sub_ln792_fu_1348_p2_carry_n_8;
  wire sub_ln792_fu_1348_p2_carry_n_9;
  wire [9:0]sub_ln793_fu_1384_p2;
  wire sub_ln793_fu_1384_p2_carry__0_i_1_n_5;
  wire sub_ln793_fu_1384_p2_carry__0_i_2_n_5;
  wire sub_ln793_fu_1384_p2_carry__0_n_10;
  wire sub_ln793_fu_1384_p2_carry__0_n_12;
  wire sub_ln793_fu_1384_p2_carry_i_1_n_5;
  wire sub_ln793_fu_1384_p2_carry_i_2_n_5;
  wire sub_ln793_fu_1384_p2_carry_i_3_n_5;
  wire sub_ln793_fu_1384_p2_carry_i_4_n_5;
  wire sub_ln793_fu_1384_p2_carry_i_5_n_5;
  wire sub_ln793_fu_1384_p2_carry_i_6_n_5;
  wire sub_ln793_fu_1384_p2_carry_i_7_n_5;
  wire sub_ln793_fu_1384_p2_carry_i_8_n_5;
  wire sub_ln793_fu_1384_p2_carry_n_10;
  wire sub_ln793_fu_1384_p2_carry_n_11;
  wire sub_ln793_fu_1384_p2_carry_n_12;
  wire sub_ln793_fu_1384_p2_carry_n_5;
  wire sub_ln793_fu_1384_p2_carry_n_6;
  wire sub_ln793_fu_1384_p2_carry_n_7;
  wire sub_ln793_fu_1384_p2_carry_n_8;
  wire sub_ln793_fu_1384_p2_carry_n_9;
  wire [10:0]sub_ln817_fu_1555_p2;
  wire sub_ln817_fu_1555_p2_carry__0_i_1_n_5;
  wire sub_ln817_fu_1555_p2_carry__0_i_2_n_5;
  wire sub_ln817_fu_1555_p2_carry__0_n_11;
  wire sub_ln817_fu_1555_p2_carry__0_n_12;
  wire sub_ln817_fu_1555_p2_carry_i_1_n_5;
  wire sub_ln817_fu_1555_p2_carry_i_2_n_5;
  wire sub_ln817_fu_1555_p2_carry_i_3_n_5;
  wire sub_ln817_fu_1555_p2_carry_i_4_n_5;
  wire sub_ln817_fu_1555_p2_carry_i_5_n_5;
  wire sub_ln817_fu_1555_p2_carry_i_6_n_5;
  wire sub_ln817_fu_1555_p2_carry_i_7_n_5;
  wire sub_ln817_fu_1555_p2_carry_i_8_n_5;
  wire sub_ln817_fu_1555_p2_carry_n_10;
  wire sub_ln817_fu_1555_p2_carry_n_11;
  wire sub_ln817_fu_1555_p2_carry_n_12;
  wire sub_ln817_fu_1555_p2_carry_n_5;
  wire sub_ln817_fu_1555_p2_carry_n_6;
  wire sub_ln817_fu_1555_p2_carry_n_7;
  wire sub_ln817_fu_1555_p2_carry_n_8;
  wire sub_ln817_fu_1555_p2_carry_n_9;
  wire [10:0]sub_ln817_reg_2337;
  wire [10:0]sub_ln818_fu_1572_p2;
  wire sub_ln818_fu_1572_p2_carry__0_i_1_n_5;
  wire sub_ln818_fu_1572_p2_carry__0_i_2_n_5;
  wire sub_ln818_fu_1572_p2_carry__0_n_11;
  wire sub_ln818_fu_1572_p2_carry__0_n_12;
  wire sub_ln818_fu_1572_p2_carry_i_1_n_5;
  wire sub_ln818_fu_1572_p2_carry_i_2_n_5;
  wire sub_ln818_fu_1572_p2_carry_i_3_n_5;
  wire sub_ln818_fu_1572_p2_carry_i_4_n_5;
  wire sub_ln818_fu_1572_p2_carry_i_5_n_5;
  wire sub_ln818_fu_1572_p2_carry_i_6_n_5;
  wire sub_ln818_fu_1572_p2_carry_i_7_n_5;
  wire sub_ln818_fu_1572_p2_carry_i_8_n_5;
  wire sub_ln818_fu_1572_p2_carry_n_10;
  wire sub_ln818_fu_1572_p2_carry_n_11;
  wire sub_ln818_fu_1572_p2_carry_n_12;
  wire sub_ln818_fu_1572_p2_carry_n_5;
  wire sub_ln818_fu_1572_p2_carry_n_6;
  wire sub_ln818_fu_1572_p2_carry_n_7;
  wire sub_ln818_fu_1572_p2_carry_n_8;
  wire sub_ln818_fu_1572_p2_carry_n_9;
  wire [10:0]sub_ln818_reg_2342;
  wire [10:0]sub_ln819_fu_1589_p2;
  wire sub_ln819_fu_1589_p2_carry__0_i_1_n_5;
  wire sub_ln819_fu_1589_p2_carry__0_i_2_n_5;
  wire sub_ln819_fu_1589_p2_carry__0_n_11;
  wire sub_ln819_fu_1589_p2_carry__0_n_12;
  wire sub_ln819_fu_1589_p2_carry_i_1_n_5;
  wire sub_ln819_fu_1589_p2_carry_i_2_n_5;
  wire sub_ln819_fu_1589_p2_carry_i_3_n_5;
  wire sub_ln819_fu_1589_p2_carry_i_4_n_5;
  wire sub_ln819_fu_1589_p2_carry_i_5_n_5;
  wire sub_ln819_fu_1589_p2_carry_i_6_n_5;
  wire sub_ln819_fu_1589_p2_carry_i_7_n_5;
  wire sub_ln819_fu_1589_p2_carry_i_8_n_5;
  wire sub_ln819_fu_1589_p2_carry_n_10;
  wire sub_ln819_fu_1589_p2_carry_n_11;
  wire sub_ln819_fu_1589_p2_carry_n_12;
  wire sub_ln819_fu_1589_p2_carry_n_5;
  wire sub_ln819_fu_1589_p2_carry_n_6;
  wire sub_ln819_fu_1589_p2_carry_n_7;
  wire sub_ln819_fu_1589_p2_carry_n_8;
  wire sub_ln819_fu_1589_p2_carry_n_9;
  wire [10:0]sub_ln819_reg_2347;
  wire [11:0]sub_ln820_2_reg_2382;
  wire \sub_ln820_2_reg_2382[10]_i_1_n_5 ;
  wire \sub_ln820_2_reg_2382[10]_i_2_n_5 ;
  wire \sub_ln820_2_reg_2382[10]_i_3_n_5 ;
  wire \sub_ln820_2_reg_2382[11]_i_1_n_5 ;
  wire \sub_ln820_2_reg_2382[11]_i_2_n_5 ;
  wire \sub_ln820_2_reg_2382[11]_i_3_n_5 ;
  wire \sub_ln820_2_reg_2382[1]_i_1_n_5 ;
  wire \sub_ln820_2_reg_2382[2]_i_1_n_5 ;
  wire \sub_ln820_2_reg_2382[3]_i_1_n_5 ;
  wire \sub_ln820_2_reg_2382[4]_i_1_n_5 ;
  wire \sub_ln820_2_reg_2382[5]_i_1_n_5 ;
  wire \sub_ln820_2_reg_2382[6]_i_1_n_5 ;
  wire \sub_ln820_2_reg_2382[7]_i_1_n_5 ;
  wire \sub_ln820_2_reg_2382[8]_i_1_n_5 ;
  wire \sub_ln820_2_reg_2382[8]_i_2_n_5 ;
  wire \sub_ln820_2_reg_2382[8]_i_3_n_5 ;
  wire \sub_ln820_2_reg_2382[9]_i_1_n_5 ;
  wire [10:0]sub_ln820_fu_1606_p2;
  wire sub_ln820_fu_1606_p2_carry__0_i_1_n_5;
  wire sub_ln820_fu_1606_p2_carry__0_i_2_n_5;
  wire sub_ln820_fu_1606_p2_carry__0_n_11;
  wire sub_ln820_fu_1606_p2_carry__0_n_12;
  wire sub_ln820_fu_1606_p2_carry_i_1_n_5;
  wire sub_ln820_fu_1606_p2_carry_i_2_n_5;
  wire sub_ln820_fu_1606_p2_carry_i_3_n_5;
  wire sub_ln820_fu_1606_p2_carry_i_4_n_5;
  wire sub_ln820_fu_1606_p2_carry_i_5_n_5;
  wire sub_ln820_fu_1606_p2_carry_i_6_n_5;
  wire sub_ln820_fu_1606_p2_carry_i_7_n_5;
  wire sub_ln820_fu_1606_p2_carry_i_8_n_5;
  wire sub_ln820_fu_1606_p2_carry_n_10;
  wire sub_ln820_fu_1606_p2_carry_n_11;
  wire sub_ln820_fu_1606_p2_carry_n_12;
  wire sub_ln820_fu_1606_p2_carry_n_5;
  wire sub_ln820_fu_1606_p2_carry_n_6;
  wire sub_ln820_fu_1606_p2_carry_n_7;
  wire sub_ln820_fu_1606_p2_carry_n_8;
  wire sub_ln820_fu_1606_p2_carry_n_9;
  wire [10:0]sub_ln820_reg_2352;
  wire [0:0]trunc_ln820_1_i_fu_1744_p4;
  wire \x_fu_220_reg_n_5_[0] ;
  wire \x_fu_220_reg_n_5_[10] ;
  wire \x_fu_220_reg_n_5_[1] ;
  wire \x_fu_220_reg_n_5_[2] ;
  wire \x_fu_220_reg_n_5_[3] ;
  wire \x_fu_220_reg_n_5_[4] ;
  wire \x_fu_220_reg_n_5_[5] ;
  wire \x_fu_220_reg_n_5_[6] ;
  wire \x_fu_220_reg_n_5_[7] ;
  wire \x_fu_220_reg_n_5_[8] ;
  wire \x_fu_220_reg_n_5_[9] ;
  wire x_phase_reg_451;
  wire zext_ln769_fu_1422_p1;
  wire [7:3]\NLW_SRL_SIG_reg[0][29]_i_3_CO_UNCONNECTED ;
  wire [7:4]\NLW_SRL_SIG_reg[0][29]_i_3_O_UNCONNECTED ;
  wire [7:2]NLW_add_ln820_1_fu_1732_p2__32_carry__0_CO_UNCONNECTED;
  wire [7:3]NLW_add_ln820_1_fu_1732_p2__32_carry__0_O_UNCONNECTED;
  wire [7:4]NLW_add_ln820_1_fu_1732_p2__65_carry__0_CO_UNCONNECTED;
  wire [7:5]NLW_add_ln820_1_fu_1732_p2__65_carry__0_O_UNCONNECTED;
  wire [7:2]NLW_add_ln820_1_fu_1732_p2_carry__0_CO_UNCONNECTED;
  wire [7:3]NLW_add_ln820_1_fu_1732_p2_carry__0_O_UNCONNECTED;
  wire [7:5]NLW_enable_fu_1416_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_enable_fu_1416_p2_carry_O_UNCONNECTED;
  wire [7:6]NLW_icmp_ln643_fu_864_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln643_fu_864_p2_carry_O_UNCONNECTED;
  wire [7:5]NLW_icmp_ln796_fu_1426_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln796_fu_1426_p2_carry_O_UNCONNECTED;
  wire [7:5]NLW_icmp_ln797_fu_1452_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln797_fu_1452_p2_carry_O_UNCONNECTED;
  wire [7:5]NLW_icmp_ln798_fu_1478_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln798_fu_1478_p2_carry_O_UNCONNECTED;
  wire [7:5]NLW_icmp_ln799_fu_1504_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln799_fu_1504_p2_carry_O_UNCONNECTED;
  wire [7:5]NLW_icmp_ln800_fu_1526_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln800_fu_1526_p2_carry_O_UNCONNECTED;
  wire [7:1]NLW_sub_ln790_fu_1276_p2_carry__0_CO_UNCONNECTED;
  wire [7:2]NLW_sub_ln790_fu_1276_p2_carry__0_O_UNCONNECTED;
  wire [7:1]NLW_sub_ln791_fu_1312_p2_carry__0_CO_UNCONNECTED;
  wire [7:2]NLW_sub_ln791_fu_1312_p2_carry__0_O_UNCONNECTED;
  wire [7:1]NLW_sub_ln792_fu_1348_p2_carry__0_CO_UNCONNECTED;
  wire [7:2]NLW_sub_ln792_fu_1348_p2_carry__0_O_UNCONNECTED;
  wire [7:1]NLW_sub_ln793_fu_1384_p2_carry__0_CO_UNCONNECTED;
  wire [7:2]NLW_sub_ln793_fu_1384_p2_carry__0_O_UNCONNECTED;
  wire [7:2]NLW_sub_ln817_fu_1555_p2_carry__0_CO_UNCONNECTED;
  wire [7:3]NLW_sub_ln817_fu_1555_p2_carry__0_O_UNCONNECTED;
  wire [7:2]NLW_sub_ln818_fu_1572_p2_carry__0_CO_UNCONNECTED;
  wire [7:3]NLW_sub_ln818_fu_1572_p2_carry__0_O_UNCONNECTED;
  wire [7:2]NLW_sub_ln819_fu_1589_p2_carry__0_CO_UNCONNECTED;
  wire [7:3]NLW_sub_ln819_fu_1589_p2_carry__0_O_UNCONNECTED;
  wire [7:2]NLW_sub_ln820_fu_1606_p2_carry__0_CO_UNCONNECTED;
  wire [7:3]NLW_sub_ln820_fu_1606_p2_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CH_reg_2367[0]_i_1 
       (.I0(pix_reg_600[0]),
        .I1(red_i_reg_560),
        .I2(pix_4_reg_580[0]),
        .O(CH_fu_1620_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CH_reg_2367[1]_i_1 
       (.I0(pix_reg_600[1]),
        .I1(red_i_reg_560),
        .I2(pix_4_reg_580[1]),
        .O(CH_fu_1620_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CH_reg_2367[2]_i_1 
       (.I0(pix_reg_600[2]),
        .I1(red_i_reg_560),
        .I2(pix_4_reg_580[2]),
        .O(CH_fu_1620_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CH_reg_2367[3]_i_1 
       (.I0(pix_reg_600[3]),
        .I1(red_i_reg_560),
        .I2(pix_4_reg_580[3]),
        .O(CH_fu_1620_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CH_reg_2367[4]_i_1 
       (.I0(pix_reg_600[4]),
        .I1(red_i_reg_560),
        .I2(pix_4_reg_580[4]),
        .O(CH_fu_1620_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CH_reg_2367[5]_i_1 
       (.I0(pix_reg_600[5]),
        .I1(red_i_reg_560),
        .I2(pix_4_reg_580[5]),
        .O(CH_fu_1620_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CH_reg_2367[6]_i_1 
       (.I0(pix_reg_600[6]),
        .I1(red_i_reg_560),
        .I2(pix_4_reg_580[6]),
        .O(CH_fu_1620_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CH_reg_2367[7]_i_1 
       (.I0(pix_reg_600[7]),
        .I1(red_i_reg_560),
        .I2(pix_4_reg_580[7]),
        .O(CH_fu_1620_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CH_reg_2367[8]_i_1 
       (.I0(pix_reg_600[8]),
        .I1(red_i_reg_560),
        .I2(pix_4_reg_580[8]),
        .O(CH_fu_1620_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CH_reg_2367[9]_i_1 
       (.I0(pix_reg_600[9]),
        .I1(red_i_reg_560),
        .I2(pix_4_reg_580[9]),
        .O(CH_fu_1620_p3[9]));
  FDRE \CH_reg_2367_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(CH_fu_1620_p3[0]),
        .Q(CH_reg_2367[0]),
        .R(1'b0));
  FDRE \CH_reg_2367_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(CH_fu_1620_p3[1]),
        .Q(CH_reg_2367[1]),
        .R(1'b0));
  FDRE \CH_reg_2367_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(CH_fu_1620_p3[2]),
        .Q(CH_reg_2367[2]),
        .R(1'b0));
  FDRE \CH_reg_2367_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(CH_fu_1620_p3[3]),
        .Q(CH_reg_2367[3]),
        .R(1'b0));
  FDRE \CH_reg_2367_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(CH_fu_1620_p3[4]),
        .Q(CH_reg_2367[4]),
        .R(1'b0));
  FDRE \CH_reg_2367_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(CH_fu_1620_p3[5]),
        .Q(CH_reg_2367[5]),
        .R(1'b0));
  FDRE \CH_reg_2367_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(CH_fu_1620_p3[6]),
        .Q(CH_reg_2367[6]),
        .R(1'b0));
  FDRE \CH_reg_2367_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(CH_fu_1620_p3[7]),
        .Q(CH_reg_2367[7]),
        .R(1'b0));
  FDRE \CH_reg_2367_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(CH_fu_1620_p3[8]),
        .Q(CH_reg_2367[8]),
        .R(1'b0));
  FDRE \CH_reg_2367_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(CH_fu_1620_p3[9]),
        .Q(CH_reg_2367[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFBFFFF00000400)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(icmp_ln633_reg_2150_pp0_iter3_reg),
        .I1(icmp_ln772_reg_2189_pp0_iter3_reg),
        .I2(red_i_reg_560),
        .I3(CV_fu_1790_p2[10]),
        .I4(CV_fu_1790_p2[11]),
        .I5(\SRL_SIG[0][0]_i_2_n_5 ),
        .O(\icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0 [0]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \SRL_SIG[0][0]_i_2 
       (.I0(ap_phi_reg_pp0_iter4_r_1_reg_741[0]),
        .I1(icmp_ln633_reg_2150_pp0_iter3_reg),
        .I2(icmp_ln772_reg_2189_pp0_iter3_reg),
        .I3(CH_reg_2367[0]),
        .I4(red_i_reg_560),
        .I5(CV_fu_1790_p2[0]),
        .O(\SRL_SIG[0][0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFBFBFFFF00000400)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(icmp_ln633_reg_2150_pp0_iter3_reg),
        .I1(icmp_ln772_reg_2189_pp0_iter3_reg),
        .I2(red_i_reg_560),
        .I3(CV_fu_1790_p2[10]),
        .I4(CV_fu_1790_p2[11]),
        .I5(\SRL_SIG[0][1]_i_2_n_5 ),
        .O(\icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0 [1]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \SRL_SIG[0][1]_i_2 
       (.I0(ap_phi_reg_pp0_iter4_r_1_reg_741[1]),
        .I1(icmp_ln633_reg_2150_pp0_iter3_reg),
        .I2(icmp_ln772_reg_2189_pp0_iter3_reg),
        .I3(CH_reg_2367[1]),
        .I4(red_i_reg_560),
        .I5(CV_fu_1790_p2[1]),
        .O(\SRL_SIG[0][1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBFBFFFFF00004000)) 
    \SRL_SIG[0][20]_i_1 
       (.I0(icmp_ln633_reg_2150_pp0_iter3_reg),
        .I1(icmp_ln772_reg_2189_pp0_iter3_reg),
        .I2(red_i_reg_560),
        .I3(CV_fu_1790_p2[10]),
        .I4(CV_fu_1790_p2[11]),
        .I5(\SRL_SIG[0][20]_i_2_n_5 ),
        .O(\icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0 [20]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \SRL_SIG[0][20]_i_2 
       (.I0(\ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[0] ),
        .I1(icmp_ln633_reg_2150_pp0_iter3_reg),
        .I2(icmp_ln772_reg_2189_pp0_iter3_reg),
        .I3(CV_fu_1790_p2[0]),
        .I4(red_i_reg_560),
        .I5(CH_reg_2367[0]),
        .O(\SRL_SIG[0][20]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBFBFFFFF00004000)) 
    \SRL_SIG[0][21]_i_1 
       (.I0(icmp_ln633_reg_2150_pp0_iter3_reg),
        .I1(icmp_ln772_reg_2189_pp0_iter3_reg),
        .I2(red_i_reg_560),
        .I3(CV_fu_1790_p2[10]),
        .I4(CV_fu_1790_p2[11]),
        .I5(\SRL_SIG[0][21]_i_2_n_5 ),
        .O(\icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0 [21]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \SRL_SIG[0][21]_i_2 
       (.I0(\ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[1] ),
        .I1(icmp_ln633_reg_2150_pp0_iter3_reg),
        .I2(icmp_ln772_reg_2189_pp0_iter3_reg),
        .I3(CV_fu_1790_p2[1]),
        .I4(red_i_reg_560),
        .I5(CH_reg_2367[1]),
        .O(\SRL_SIG[0][21]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBFBFFFFF00004000)) 
    \SRL_SIG[0][22]_i_1 
       (.I0(icmp_ln633_reg_2150_pp0_iter3_reg),
        .I1(icmp_ln772_reg_2189_pp0_iter3_reg),
        .I2(red_i_reg_560),
        .I3(CV_fu_1790_p2[10]),
        .I4(CV_fu_1790_p2[11]),
        .I5(\SRL_SIG[0][22]_i_2_n_5 ),
        .O(\icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0 [22]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \SRL_SIG[0][22]_i_2 
       (.I0(\ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[2] ),
        .I1(icmp_ln633_reg_2150_pp0_iter3_reg),
        .I2(icmp_ln772_reg_2189_pp0_iter3_reg),
        .I3(CV_fu_1790_p2[2]),
        .I4(red_i_reg_560),
        .I5(CH_reg_2367[2]),
        .O(\SRL_SIG[0][22]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBFBFFFFF00004000)) 
    \SRL_SIG[0][23]_i_1 
       (.I0(icmp_ln633_reg_2150_pp0_iter3_reg),
        .I1(icmp_ln772_reg_2189_pp0_iter3_reg),
        .I2(red_i_reg_560),
        .I3(CV_fu_1790_p2[10]),
        .I4(CV_fu_1790_p2[11]),
        .I5(\SRL_SIG[0][23]_i_2_n_5 ),
        .O(\icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0 [23]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \SRL_SIG[0][23]_i_2 
       (.I0(\ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[3] ),
        .I1(icmp_ln633_reg_2150_pp0_iter3_reg),
        .I2(icmp_ln772_reg_2189_pp0_iter3_reg),
        .I3(CV_fu_1790_p2[3]),
        .I4(red_i_reg_560),
        .I5(CH_reg_2367[3]),
        .O(\SRL_SIG[0][23]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBFBFFFFF00004000)) 
    \SRL_SIG[0][24]_i_1 
       (.I0(icmp_ln633_reg_2150_pp0_iter3_reg),
        .I1(icmp_ln772_reg_2189_pp0_iter3_reg),
        .I2(red_i_reg_560),
        .I3(CV_fu_1790_p2[10]),
        .I4(CV_fu_1790_p2[11]),
        .I5(\SRL_SIG[0][24]_i_2_n_5 ),
        .O(\icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0 [24]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \SRL_SIG[0][24]_i_2 
       (.I0(\ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[4] ),
        .I1(icmp_ln633_reg_2150_pp0_iter3_reg),
        .I2(icmp_ln772_reg_2189_pp0_iter3_reg),
        .I3(CV_fu_1790_p2[4]),
        .I4(red_i_reg_560),
        .I5(CH_reg_2367[4]),
        .O(\SRL_SIG[0][24]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBFBFFFFF00004000)) 
    \SRL_SIG[0][25]_i_1 
       (.I0(icmp_ln633_reg_2150_pp0_iter3_reg),
        .I1(icmp_ln772_reg_2189_pp0_iter3_reg),
        .I2(red_i_reg_560),
        .I3(CV_fu_1790_p2[10]),
        .I4(CV_fu_1790_p2[11]),
        .I5(\SRL_SIG[0][25]_i_2_n_5 ),
        .O(\icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0 [25]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \SRL_SIG[0][25]_i_2 
       (.I0(\ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[5] ),
        .I1(icmp_ln633_reg_2150_pp0_iter3_reg),
        .I2(icmp_ln772_reg_2189_pp0_iter3_reg),
        .I3(CV_fu_1790_p2[5]),
        .I4(red_i_reg_560),
        .I5(CH_reg_2367[5]),
        .O(\SRL_SIG[0][25]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBFBFFFFF00004000)) 
    \SRL_SIG[0][26]_i_1 
       (.I0(icmp_ln633_reg_2150_pp0_iter3_reg),
        .I1(icmp_ln772_reg_2189_pp0_iter3_reg),
        .I2(red_i_reg_560),
        .I3(CV_fu_1790_p2[10]),
        .I4(CV_fu_1790_p2[11]),
        .I5(\SRL_SIG[0][26]_i_2_n_5 ),
        .O(\icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0 [26]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \SRL_SIG[0][26]_i_2 
       (.I0(\ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[6] ),
        .I1(icmp_ln633_reg_2150_pp0_iter3_reg),
        .I2(icmp_ln772_reg_2189_pp0_iter3_reg),
        .I3(CV_fu_1790_p2[6]),
        .I4(red_i_reg_560),
        .I5(CH_reg_2367[6]),
        .O(\SRL_SIG[0][26]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBFBFFFFF00004000)) 
    \SRL_SIG[0][27]_i_1 
       (.I0(icmp_ln633_reg_2150_pp0_iter3_reg),
        .I1(icmp_ln772_reg_2189_pp0_iter3_reg),
        .I2(red_i_reg_560),
        .I3(CV_fu_1790_p2[10]),
        .I4(CV_fu_1790_p2[11]),
        .I5(\SRL_SIG[0][27]_i_2_n_5 ),
        .O(\icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0 [27]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \SRL_SIG[0][27]_i_2 
       (.I0(\ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[7] ),
        .I1(icmp_ln633_reg_2150_pp0_iter3_reg),
        .I2(icmp_ln772_reg_2189_pp0_iter3_reg),
        .I3(CV_fu_1790_p2[7]),
        .I4(red_i_reg_560),
        .I5(CH_reg_2367[7]),
        .O(\SRL_SIG[0][27]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBFBFFFFF00004000)) 
    \SRL_SIG[0][28]_i_1 
       (.I0(icmp_ln633_reg_2150_pp0_iter3_reg),
        .I1(icmp_ln772_reg_2189_pp0_iter3_reg),
        .I2(red_i_reg_560),
        .I3(CV_fu_1790_p2[10]),
        .I4(CV_fu_1790_p2[11]),
        .I5(\SRL_SIG[0][28]_i_2_n_5 ),
        .O(\icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0 [28]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \SRL_SIG[0][28]_i_2 
       (.I0(\ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[8] ),
        .I1(icmp_ln633_reg_2150_pp0_iter3_reg),
        .I2(icmp_ln772_reg_2189_pp0_iter3_reg),
        .I3(CV_fu_1790_p2[8]),
        .I4(red_i_reg_560),
        .I5(CH_reg_2367[8]),
        .O(\SRL_SIG[0][28]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \SRL_SIG[0][29]_i_1 
       (.I0(imgRB_full_n),
        .I1(Q[1]),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(and_ln833_reg_2193_pp0_iter3_reg),
        .O(full_n_reg));
  LUT4 #(
    .INIT(16'hA959)) 
    \SRL_SIG[0][29]_i_10 
       (.I0(\icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0 [17]),
        .I1(add_ln820_1_reg_2376[8]),
        .I2(add_ln820_1_reg_2376[12]),
        .I3(sub_ln820_2_reg_2382[7]),
        .O(\SRL_SIG[0][29]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \SRL_SIG[0][29]_i_11 
       (.I0(\icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0 [16]),
        .I1(add_ln820_1_reg_2376[7]),
        .I2(add_ln820_1_reg_2376[12]),
        .I3(sub_ln820_2_reg_2382[6]),
        .O(\SRL_SIG[0][29]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \SRL_SIG[0][29]_i_12 
       (.I0(\icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0 [15]),
        .I1(add_ln820_1_reg_2376[6]),
        .I2(add_ln820_1_reg_2376[12]),
        .I3(sub_ln820_2_reg_2382[5]),
        .O(\SRL_SIG[0][29]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \SRL_SIG[0][29]_i_13 
       (.I0(\icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0 [14]),
        .I1(add_ln820_1_reg_2376[5]),
        .I2(add_ln820_1_reg_2376[12]),
        .I3(sub_ln820_2_reg_2382[4]),
        .O(\SRL_SIG[0][29]_i_13_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \SRL_SIG[0][29]_i_14 
       (.I0(\icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0 [13]),
        .I1(add_ln820_1_reg_2376[4]),
        .I2(add_ln820_1_reg_2376[12]),
        .I3(sub_ln820_2_reg_2382[3]),
        .O(\SRL_SIG[0][29]_i_14_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \SRL_SIG[0][29]_i_15 
       (.I0(\icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0 [12]),
        .I1(add_ln820_1_reg_2376[3]),
        .I2(add_ln820_1_reg_2376[12]),
        .I3(sub_ln820_2_reg_2382[2]),
        .O(\SRL_SIG[0][29]_i_15_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \SRL_SIG[0][29]_i_16 
       (.I0(\icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0 [11]),
        .I1(add_ln820_1_reg_2376[2]),
        .I2(add_ln820_1_reg_2376[12]),
        .I3(sub_ln820_2_reg_2382[1]),
        .O(\SRL_SIG[0][29]_i_16_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \SRL_SIG[0][29]_i_17 
       (.I0(\icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0 [10]),
        .I1(add_ln820_1_reg_2376[1]),
        .I2(add_ln820_1_reg_2376[12]),
        .I3(sub_ln820_2_reg_2382[0]),
        .O(\SRL_SIG[0][29]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'hBFBFFFFF00004000)) 
    \SRL_SIG[0][29]_i_2 
       (.I0(icmp_ln633_reg_2150_pp0_iter3_reg),
        .I1(icmp_ln772_reg_2189_pp0_iter3_reg),
        .I2(red_i_reg_560),
        .I3(CV_fu_1790_p2[10]),
        .I4(CV_fu_1790_p2[11]),
        .I5(\SRL_SIG[0][29]_i_4_n_5 ),
        .O(\icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0 [29]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \SRL_SIG[0][29]_i_4 
       (.I0(\ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[9] ),
        .I1(icmp_ln633_reg_2150_pp0_iter3_reg),
        .I2(icmp_ln772_reg_2189_pp0_iter3_reg),
        .I3(CV_fu_1790_p2[9]),
        .I4(red_i_reg_560),
        .I5(CH_reg_2367[9]),
        .O(\SRL_SIG[0][29]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h7)) 
    \SRL_SIG[0][29]_i_6 
       (.I0(add_ln820_1_reg_2376[12]),
        .I1(sub_ln820_2_reg_2382[11]),
        .O(\SRL_SIG[0][29]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h47)) 
    \SRL_SIG[0][29]_i_7 
       (.I0(sub_ln820_2_reg_2382[10]),
        .I1(add_ln820_1_reg_2376[12]),
        .I2(add_ln820_1_reg_2376[11]),
        .O(\SRL_SIG[0][29]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \SRL_SIG[0][29]_i_8 
       (.I0(\icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0 [19]),
        .I1(add_ln820_1_reg_2376[10]),
        .I2(add_ln820_1_reg_2376[12]),
        .I3(sub_ln820_2_reg_2382[9]),
        .O(\SRL_SIG[0][29]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \SRL_SIG[0][29]_i_9 
       (.I0(\icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0 [18]),
        .I1(add_ln820_1_reg_2376[9]),
        .I2(add_ln820_1_reg_2376[12]),
        .I3(sub_ln820_2_reg_2382[8]),
        .O(\SRL_SIG[0][29]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'hFBFBFFFF00000400)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(icmp_ln633_reg_2150_pp0_iter3_reg),
        .I1(icmp_ln772_reg_2189_pp0_iter3_reg),
        .I2(red_i_reg_560),
        .I3(CV_fu_1790_p2[10]),
        .I4(CV_fu_1790_p2[11]),
        .I5(\SRL_SIG[0][2]_i_2_n_5 ),
        .O(\icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0 [2]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \SRL_SIG[0][2]_i_2 
       (.I0(ap_phi_reg_pp0_iter4_r_1_reg_741[2]),
        .I1(icmp_ln633_reg_2150_pp0_iter3_reg),
        .I2(icmp_ln772_reg_2189_pp0_iter3_reg),
        .I3(CH_reg_2367[2]),
        .I4(red_i_reg_560),
        .I5(CV_fu_1790_p2[2]),
        .O(\SRL_SIG[0][2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFBFBFFFF00000400)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(icmp_ln633_reg_2150_pp0_iter3_reg),
        .I1(icmp_ln772_reg_2189_pp0_iter3_reg),
        .I2(red_i_reg_560),
        .I3(CV_fu_1790_p2[10]),
        .I4(CV_fu_1790_p2[11]),
        .I5(\SRL_SIG[0][3]_i_2_n_5 ),
        .O(\icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0 [3]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \SRL_SIG[0][3]_i_2 
       (.I0(ap_phi_reg_pp0_iter4_r_1_reg_741[3]),
        .I1(icmp_ln633_reg_2150_pp0_iter3_reg),
        .I2(icmp_ln772_reg_2189_pp0_iter3_reg),
        .I3(CH_reg_2367[3]),
        .I4(red_i_reg_560),
        .I5(CV_fu_1790_p2[3]),
        .O(\SRL_SIG[0][3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFBFBFFFF00000400)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(icmp_ln633_reg_2150_pp0_iter3_reg),
        .I1(icmp_ln772_reg_2189_pp0_iter3_reg),
        .I2(red_i_reg_560),
        .I3(CV_fu_1790_p2[10]),
        .I4(CV_fu_1790_p2[11]),
        .I5(\SRL_SIG[0][4]_i_2_n_5 ),
        .O(\icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0 [4]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \SRL_SIG[0][4]_i_2 
       (.I0(ap_phi_reg_pp0_iter4_r_1_reg_741[4]),
        .I1(icmp_ln633_reg_2150_pp0_iter3_reg),
        .I2(icmp_ln772_reg_2189_pp0_iter3_reg),
        .I3(CH_reg_2367[4]),
        .I4(red_i_reg_560),
        .I5(CV_fu_1790_p2[4]),
        .O(\SRL_SIG[0][4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFBFBFFFF00000400)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(icmp_ln633_reg_2150_pp0_iter3_reg),
        .I1(icmp_ln772_reg_2189_pp0_iter3_reg),
        .I2(red_i_reg_560),
        .I3(CV_fu_1790_p2[10]),
        .I4(CV_fu_1790_p2[11]),
        .I5(\SRL_SIG[0][5]_i_2_n_5 ),
        .O(\icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0 [5]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \SRL_SIG[0][5]_i_2 
       (.I0(ap_phi_reg_pp0_iter4_r_1_reg_741[5]),
        .I1(icmp_ln633_reg_2150_pp0_iter3_reg),
        .I2(icmp_ln772_reg_2189_pp0_iter3_reg),
        .I3(CH_reg_2367[5]),
        .I4(red_i_reg_560),
        .I5(CV_fu_1790_p2[5]),
        .O(\SRL_SIG[0][5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFBFBFFFF00000400)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(icmp_ln633_reg_2150_pp0_iter3_reg),
        .I1(icmp_ln772_reg_2189_pp0_iter3_reg),
        .I2(red_i_reg_560),
        .I3(CV_fu_1790_p2[10]),
        .I4(CV_fu_1790_p2[11]),
        .I5(\SRL_SIG[0][6]_i_2_n_5 ),
        .O(\icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0 [6]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \SRL_SIG[0][6]_i_2 
       (.I0(ap_phi_reg_pp0_iter4_r_1_reg_741[6]),
        .I1(icmp_ln633_reg_2150_pp0_iter3_reg),
        .I2(icmp_ln772_reg_2189_pp0_iter3_reg),
        .I3(CH_reg_2367[6]),
        .I4(red_i_reg_560),
        .I5(CV_fu_1790_p2[6]),
        .O(\SRL_SIG[0][6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFBFBFFFF00000400)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(icmp_ln633_reg_2150_pp0_iter3_reg),
        .I1(icmp_ln772_reg_2189_pp0_iter3_reg),
        .I2(red_i_reg_560),
        .I3(CV_fu_1790_p2[10]),
        .I4(CV_fu_1790_p2[11]),
        .I5(\SRL_SIG[0][7]_i_2_n_5 ),
        .O(\icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0 [7]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(ap_phi_reg_pp0_iter4_r_1_reg_741[7]),
        .I1(icmp_ln633_reg_2150_pp0_iter3_reg),
        .I2(icmp_ln772_reg_2189_pp0_iter3_reg),
        .I3(CH_reg_2367[7]),
        .I4(red_i_reg_560),
        .I5(CV_fu_1790_p2[7]),
        .O(\SRL_SIG[0][7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFBFBFFFF00000400)) 
    \SRL_SIG[0][8]_i_1 
       (.I0(icmp_ln633_reg_2150_pp0_iter3_reg),
        .I1(icmp_ln772_reg_2189_pp0_iter3_reg),
        .I2(red_i_reg_560),
        .I3(CV_fu_1790_p2[10]),
        .I4(CV_fu_1790_p2[11]),
        .I5(\SRL_SIG[0][8]_i_2_n_5 ),
        .O(\icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0 [8]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \SRL_SIG[0][8]_i_2 
       (.I0(ap_phi_reg_pp0_iter4_r_1_reg_741[8]),
        .I1(icmp_ln633_reg_2150_pp0_iter3_reg),
        .I2(icmp_ln772_reg_2189_pp0_iter3_reg),
        .I3(CH_reg_2367[8]),
        .I4(red_i_reg_560),
        .I5(CV_fu_1790_p2[8]),
        .O(\SRL_SIG[0][8]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFBFBFFFF00000400)) 
    \SRL_SIG[0][9]_i_1 
       (.I0(icmp_ln633_reg_2150_pp0_iter3_reg),
        .I1(icmp_ln772_reg_2189_pp0_iter3_reg),
        .I2(red_i_reg_560),
        .I3(CV_fu_1790_p2[10]),
        .I4(CV_fu_1790_p2[11]),
        .I5(\SRL_SIG[0][9]_i_2_n_5 ),
        .O(\icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0 [9]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \SRL_SIG[0][9]_i_2 
       (.I0(ap_phi_reg_pp0_iter4_r_1_reg_741[9]),
        .I1(icmp_ln633_reg_2150_pp0_iter3_reg),
        .I2(icmp_ln772_reg_2189_pp0_iter3_reg),
        .I3(CH_reg_2367[9]),
        .I4(red_i_reg_560),
        .I5(CV_fu_1790_p2[9]),
        .O(\SRL_SIG[0][9]_i_2_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \SRL_SIG_reg[0][29]_i_3 
       (.CI(\SRL_SIG_reg[0][29]_i_5_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_SRL_SIG_reg[0][29]_i_3_CO_UNCONNECTED [7:3],\SRL_SIG_reg[0][29]_i_3_n_10 ,\SRL_SIG_reg[0][29]_i_3_n_11 ,\SRL_SIG_reg[0][29]_i_3_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0 [19:18]}),
        .O({\NLW_SRL_SIG_reg[0][29]_i_3_O_UNCONNECTED [7:4],CV_fu_1790_p2[11:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,\SRL_SIG[0][29]_i_6_n_5 ,\SRL_SIG[0][29]_i_7_n_5 ,\SRL_SIG[0][29]_i_8_n_5 ,\SRL_SIG[0][29]_i_9_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \SRL_SIG_reg[0][29]_i_5 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\SRL_SIG_reg[0][29]_i_5_n_5 ,\SRL_SIG_reg[0][29]_i_5_n_6 ,\SRL_SIG_reg[0][29]_i_5_n_7 ,\SRL_SIG_reg[0][29]_i_5_n_8 ,\SRL_SIG_reg[0][29]_i_5_n_9 ,\SRL_SIG_reg[0][29]_i_5_n_10 ,\SRL_SIG_reg[0][29]_i_5_n_11 ,\SRL_SIG_reg[0][29]_i_5_n_12 }),
        .DI(\icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0 [17:10]),
        .O(CV_fu_1790_p2[7:0]),
        .S({\SRL_SIG[0][29]_i_10_n_5 ,\SRL_SIG[0][29]_i_11_n_5 ,\SRL_SIG[0][29]_i_12_n_5 ,\SRL_SIG[0][29]_i_13_n_5 ,\SRL_SIG[0][29]_i_14_n_5 ,\SRL_SIG[0][29]_i_15_n_5 ,\SRL_SIG[0][29]_i_16_n_5 ,\SRL_SIG[0][29]_i_17_n_5 }));
  CARRY8 add_ln820_1_fu_1732_p2__32_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln820_1_fu_1732_p2__32_carry_n_5,add_ln820_1_fu_1732_p2__32_carry_n_6,add_ln820_1_fu_1732_p2__32_carry_n_7,add_ln820_1_fu_1732_p2__32_carry_n_8,add_ln820_1_fu_1732_p2__32_carry_n_9,add_ln820_1_fu_1732_p2__32_carry_n_10,add_ln820_1_fu_1732_p2__32_carry_n_11,add_ln820_1_fu_1732_p2__32_carry_n_12}),
        .DI(sext_ln817_fu_1674_p1[7:0]),
        .O(sext_ln818_1_fu_1697_p1[7:0]),
        .S({add_ln820_1_fu_1732_p2__32_carry_i_9_n_5,add_ln820_1_fu_1732_p2__32_carry_i_10_n_5,add_ln820_1_fu_1732_p2__32_carry_i_11_n_5,add_ln820_1_fu_1732_p2__32_carry_i_12_n_5,add_ln820_1_fu_1732_p2__32_carry_i_13_n_5,add_ln820_1_fu_1732_p2__32_carry_i_14_n_5,add_ln820_1_fu_1732_p2__32_carry_i_15_n_5,add_ln820_1_fu_1732_p2__32_carry_i_16_n_5}));
  CARRY8 add_ln820_1_fu_1732_p2__32_carry__0
       (.CI(add_ln820_1_fu_1732_p2__32_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln820_1_fu_1732_p2__32_carry__0_CO_UNCONNECTED[7:4],add_ln820_1_fu_1732_p2__32_carry__0_n_9,NLW_add_ln820_1_fu_1732_p2__32_carry__0_CO_UNCONNECTED[2],add_ln820_1_fu_1732_p2__32_carry__0_n_11,add_ln820_1_fu_1732_p2__32_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,add_ln820_1_fu_1732_p2__32_carry__0_i_1_n_5,sext_ln817_fu_1674_p1[9:8]}),
        .O({NLW_add_ln820_1_fu_1732_p2__32_carry__0_O_UNCONNECTED[7:3],sext_ln818_1_fu_1697_p1[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,add_ln820_1_fu_1732_p2__32_carry__0_i_4_n_5,add_ln820_1_fu_1732_p2__32_carry__0_i_5_n_5,add_ln820_1_fu_1732_p2__32_carry__0_i_6_n_5}));
  LUT4 #(
    .INIT(16'h02FF)) 
    add_ln820_1_fu_1732_p2__32_carry__0_i_1
       (.I0(add_ln820_1_fu_1732_p2_carry_i_17_n_5),
        .I1(add_ln820_1_fu_1732_p2__32_carry_i_17_n_5),
        .I2(add_ln820_1_fu_1732_p2__32_carry_i_18_n_5),
        .I3(sub_ln818_reg_2342[10]),
        .O(add_ln820_1_fu_1732_p2__32_carry__0_i_1_n_5));
  LUT4 #(
    .INIT(16'hFD00)) 
    add_ln820_1_fu_1732_p2__32_carry__0_i_2
       (.I0(add_ln820_1_fu_1732_p2_carry_i_17_n_5),
        .I1(add_ln820_1_fu_1732_p2__32_carry_i_17_n_5),
        .I2(add_ln820_1_fu_1732_p2__32_carry_i_18_n_5),
        .I3(sub_ln818_reg_2342[9]),
        .O(sext_ln817_fu_1674_p1[9]));
  LUT4 #(
    .INIT(16'hFD00)) 
    add_ln820_1_fu_1732_p2__32_carry__0_i_3
       (.I0(add_ln820_1_fu_1732_p2_carry_i_17_n_5),
        .I1(add_ln820_1_fu_1732_p2__32_carry_i_17_n_5),
        .I2(add_ln820_1_fu_1732_p2__32_carry_i_18_n_5),
        .I3(sub_ln818_reg_2342[8]),
        .O(sext_ln817_fu_1674_p1[8]));
  LUT6 #(
    .INIT(64'hFD00FD0002FFFD00)) 
    add_ln820_1_fu_1732_p2__32_carry__0_i_4
       (.I0(add_ln820_1_fu_1732_p2_carry_i_17_n_5),
        .I1(add_ln820_1_fu_1732_p2__32_carry_i_17_n_5),
        .I2(add_ln820_1_fu_1732_p2__32_carry_i_18_n_5),
        .I3(sub_ln818_reg_2342[10]),
        .I4(sub_ln817_reg_2337[10]),
        .I5(add_ln820_1_fu_1732_p2__32_carry_i_19_n_5),
        .O(add_ln820_1_fu_1732_p2__32_carry__0_i_4_n_5));
  LUT6 #(
    .INIT(64'hFD0002FFFD00FD00)) 
    add_ln820_1_fu_1732_p2__32_carry__0_i_5
       (.I0(add_ln820_1_fu_1732_p2_carry_i_17_n_5),
        .I1(add_ln820_1_fu_1732_p2__32_carry_i_17_n_5),
        .I2(add_ln820_1_fu_1732_p2__32_carry_i_18_n_5),
        .I3(sub_ln818_reg_2342[9]),
        .I4(add_ln820_1_fu_1732_p2__32_carry_i_19_n_5),
        .I5(sub_ln817_reg_2337[9]),
        .O(add_ln820_1_fu_1732_p2__32_carry__0_i_5_n_5));
  LUT6 #(
    .INIT(64'hFD0002FFFD00FD00)) 
    add_ln820_1_fu_1732_p2__32_carry__0_i_6
       (.I0(add_ln820_1_fu_1732_p2_carry_i_17_n_5),
        .I1(add_ln820_1_fu_1732_p2__32_carry_i_17_n_5),
        .I2(add_ln820_1_fu_1732_p2__32_carry_i_18_n_5),
        .I3(sub_ln818_reg_2342[8]),
        .I4(add_ln820_1_fu_1732_p2__32_carry_i_19_n_5),
        .I5(sub_ln817_reg_2337[8]),
        .O(add_ln820_1_fu_1732_p2__32_carry__0_i_6_n_5));
  LUT4 #(
    .INIT(16'hFD00)) 
    add_ln820_1_fu_1732_p2__32_carry_i_1
       (.I0(add_ln820_1_fu_1732_p2_carry_i_17_n_5),
        .I1(add_ln820_1_fu_1732_p2__32_carry_i_17_n_5),
        .I2(add_ln820_1_fu_1732_p2__32_carry_i_18_n_5),
        .I3(sub_ln818_reg_2342[7]),
        .O(sext_ln817_fu_1674_p1[7]));
  LUT6 #(
    .INIT(64'hFD0002FFFD00FD00)) 
    add_ln820_1_fu_1732_p2__32_carry_i_10
       (.I0(add_ln820_1_fu_1732_p2_carry_i_17_n_5),
        .I1(add_ln820_1_fu_1732_p2__32_carry_i_17_n_5),
        .I2(add_ln820_1_fu_1732_p2__32_carry_i_18_n_5),
        .I3(sub_ln818_reg_2342[6]),
        .I4(add_ln820_1_fu_1732_p2__32_carry_i_19_n_5),
        .I5(sub_ln817_reg_2337[6]),
        .O(add_ln820_1_fu_1732_p2__32_carry_i_10_n_5));
  LUT6 #(
    .INIT(64'hFD0002FFFD00FD00)) 
    add_ln820_1_fu_1732_p2__32_carry_i_11
       (.I0(add_ln820_1_fu_1732_p2_carry_i_17_n_5),
        .I1(add_ln820_1_fu_1732_p2__32_carry_i_17_n_5),
        .I2(add_ln820_1_fu_1732_p2__32_carry_i_18_n_5),
        .I3(sub_ln818_reg_2342[5]),
        .I4(add_ln820_1_fu_1732_p2__32_carry_i_19_n_5),
        .I5(sub_ln817_reg_2337[5]),
        .O(add_ln820_1_fu_1732_p2__32_carry_i_11_n_5));
  LUT6 #(
    .INIT(64'hFD0002FFFD00FD00)) 
    add_ln820_1_fu_1732_p2__32_carry_i_12
       (.I0(add_ln820_1_fu_1732_p2_carry_i_17_n_5),
        .I1(add_ln820_1_fu_1732_p2__32_carry_i_17_n_5),
        .I2(add_ln820_1_fu_1732_p2__32_carry_i_18_n_5),
        .I3(sub_ln818_reg_2342[4]),
        .I4(add_ln820_1_fu_1732_p2__32_carry_i_19_n_5),
        .I5(sub_ln817_reg_2337[4]),
        .O(add_ln820_1_fu_1732_p2__32_carry_i_12_n_5));
  LUT6 #(
    .INIT(64'hFD0002FFFD00FD00)) 
    add_ln820_1_fu_1732_p2__32_carry_i_13
       (.I0(add_ln820_1_fu_1732_p2_carry_i_17_n_5),
        .I1(add_ln820_1_fu_1732_p2__32_carry_i_17_n_5),
        .I2(add_ln820_1_fu_1732_p2__32_carry_i_18_n_5),
        .I3(sub_ln818_reg_2342[3]),
        .I4(add_ln820_1_fu_1732_p2__32_carry_i_19_n_5),
        .I5(sub_ln817_reg_2337[3]),
        .O(add_ln820_1_fu_1732_p2__32_carry_i_13_n_5));
  LUT6 #(
    .INIT(64'hFD0002FFFD00FD00)) 
    add_ln820_1_fu_1732_p2__32_carry_i_14
       (.I0(add_ln820_1_fu_1732_p2_carry_i_17_n_5),
        .I1(add_ln820_1_fu_1732_p2__32_carry_i_17_n_5),
        .I2(add_ln820_1_fu_1732_p2__32_carry_i_18_n_5),
        .I3(sub_ln818_reg_2342[2]),
        .I4(add_ln820_1_fu_1732_p2__32_carry_i_19_n_5),
        .I5(sub_ln817_reg_2337[2]),
        .O(add_ln820_1_fu_1732_p2__32_carry_i_14_n_5));
  LUT6 #(
    .INIT(64'hFD0002FFFD00FD00)) 
    add_ln820_1_fu_1732_p2__32_carry_i_15
       (.I0(add_ln820_1_fu_1732_p2_carry_i_17_n_5),
        .I1(add_ln820_1_fu_1732_p2__32_carry_i_17_n_5),
        .I2(add_ln820_1_fu_1732_p2__32_carry_i_18_n_5),
        .I3(sub_ln818_reg_2342[1]),
        .I4(add_ln820_1_fu_1732_p2__32_carry_i_19_n_5),
        .I5(sub_ln817_reg_2337[1]),
        .O(add_ln820_1_fu_1732_p2__32_carry_i_15_n_5));
  LUT6 #(
    .INIT(64'hFD0002FFFD00FD00)) 
    add_ln820_1_fu_1732_p2__32_carry_i_16
       (.I0(add_ln820_1_fu_1732_p2_carry_i_17_n_5),
        .I1(add_ln820_1_fu_1732_p2__32_carry_i_17_n_5),
        .I2(add_ln820_1_fu_1732_p2__32_carry_i_18_n_5),
        .I3(sub_ln818_reg_2342[0]),
        .I4(add_ln820_1_fu_1732_p2__32_carry_i_19_n_5),
        .I5(sub_ln817_reg_2337[0]),
        .O(add_ln820_1_fu_1732_p2__32_carry_i_16_n_5));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    add_ln820_1_fu_1732_p2__32_carry_i_17
       (.I0(icmp_ln772_reg_2189_pp0_iter2_reg),
        .I1(\icmp_ln633_reg_2150_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(\enable_6_reg_2326_reg_n_5_[2] ),
        .I3(\enable_6_reg_2326_reg_n_5_[3] ),
        .I4(\enable_6_reg_2326_reg_n_5_[4] ),
        .I5(\enable_6_reg_2326_reg_n_5_[1] ),
        .O(add_ln820_1_fu_1732_p2__32_carry_i_17_n_5));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    add_ln820_1_fu_1732_p2__32_carry_i_18
       (.I0(\icmp_ln633_reg_2150_pp0_iter2_reg_reg_n_5_[0] ),
        .I1(icmp_ln772_reg_2189_pp0_iter2_reg),
        .I2(\enable_6_reg_2326_reg_n_5_[0] ),
        .I3(\enable_6_reg_2326_reg_n_5_[2] ),
        .I4(icmp_ln800_reg_2332),
        .I5(\enable_6_reg_2326_reg_n_5_[3] ),
        .O(add_ln820_1_fu_1732_p2__32_carry_i_18_n_5));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'h01)) 
    add_ln820_1_fu_1732_p2__32_carry_i_19
       (.I0(add_ln820_1_fu_1732_p2__32_carry_i_17_n_5),
        .I1(add_ln820_1_fu_1732_p2_carry_i_21_n_5),
        .I2(add_ln820_1_fu_1732_p2_carry_i_18_n_5),
        .O(add_ln820_1_fu_1732_p2__32_carry_i_19_n_5));
  LUT4 #(
    .INIT(16'hFD00)) 
    add_ln820_1_fu_1732_p2__32_carry_i_2
       (.I0(add_ln820_1_fu_1732_p2_carry_i_17_n_5),
        .I1(add_ln820_1_fu_1732_p2__32_carry_i_17_n_5),
        .I2(add_ln820_1_fu_1732_p2__32_carry_i_18_n_5),
        .I3(sub_ln818_reg_2342[6]),
        .O(sext_ln817_fu_1674_p1[6]));
  LUT4 #(
    .INIT(16'hFD00)) 
    add_ln820_1_fu_1732_p2__32_carry_i_3
       (.I0(add_ln820_1_fu_1732_p2_carry_i_17_n_5),
        .I1(add_ln820_1_fu_1732_p2__32_carry_i_17_n_5),
        .I2(add_ln820_1_fu_1732_p2__32_carry_i_18_n_5),
        .I3(sub_ln818_reg_2342[5]),
        .O(sext_ln817_fu_1674_p1[5]));
  LUT4 #(
    .INIT(16'hFD00)) 
    add_ln820_1_fu_1732_p2__32_carry_i_4
       (.I0(add_ln820_1_fu_1732_p2_carry_i_17_n_5),
        .I1(add_ln820_1_fu_1732_p2__32_carry_i_17_n_5),
        .I2(add_ln820_1_fu_1732_p2__32_carry_i_18_n_5),
        .I3(sub_ln818_reg_2342[4]),
        .O(sext_ln817_fu_1674_p1[4]));
  LUT4 #(
    .INIT(16'hFD00)) 
    add_ln820_1_fu_1732_p2__32_carry_i_5
       (.I0(add_ln820_1_fu_1732_p2_carry_i_17_n_5),
        .I1(add_ln820_1_fu_1732_p2__32_carry_i_17_n_5),
        .I2(add_ln820_1_fu_1732_p2__32_carry_i_18_n_5),
        .I3(sub_ln818_reg_2342[3]),
        .O(sext_ln817_fu_1674_p1[3]));
  LUT4 #(
    .INIT(16'hFD00)) 
    add_ln820_1_fu_1732_p2__32_carry_i_6
       (.I0(add_ln820_1_fu_1732_p2_carry_i_17_n_5),
        .I1(add_ln820_1_fu_1732_p2__32_carry_i_17_n_5),
        .I2(add_ln820_1_fu_1732_p2__32_carry_i_18_n_5),
        .I3(sub_ln818_reg_2342[2]),
        .O(sext_ln817_fu_1674_p1[2]));
  LUT4 #(
    .INIT(16'hFD00)) 
    add_ln820_1_fu_1732_p2__32_carry_i_7
       (.I0(add_ln820_1_fu_1732_p2_carry_i_17_n_5),
        .I1(add_ln820_1_fu_1732_p2__32_carry_i_17_n_5),
        .I2(add_ln820_1_fu_1732_p2__32_carry_i_18_n_5),
        .I3(sub_ln818_reg_2342[1]),
        .O(sext_ln817_fu_1674_p1[1]));
  LUT4 #(
    .INIT(16'hFD00)) 
    add_ln820_1_fu_1732_p2__32_carry_i_8
       (.I0(add_ln820_1_fu_1732_p2_carry_i_17_n_5),
        .I1(add_ln820_1_fu_1732_p2__32_carry_i_17_n_5),
        .I2(add_ln820_1_fu_1732_p2__32_carry_i_18_n_5),
        .I3(sub_ln818_reg_2342[0]),
        .O(sext_ln817_fu_1674_p1[0]));
  LUT6 #(
    .INIT(64'hFD0002FFFD00FD00)) 
    add_ln820_1_fu_1732_p2__32_carry_i_9
       (.I0(add_ln820_1_fu_1732_p2_carry_i_17_n_5),
        .I1(add_ln820_1_fu_1732_p2__32_carry_i_17_n_5),
        .I2(add_ln820_1_fu_1732_p2__32_carry_i_18_n_5),
        .I3(sub_ln818_reg_2342[7]),
        .I4(add_ln820_1_fu_1732_p2__32_carry_i_19_n_5),
        .I5(sub_ln817_reg_2337[7]),
        .O(add_ln820_1_fu_1732_p2__32_carry_i_9_n_5));
  CARRY8 add_ln820_1_fu_1732_p2__65_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln820_1_fu_1732_p2__65_carry_n_5,add_ln820_1_fu_1732_p2__65_carry_n_6,add_ln820_1_fu_1732_p2__65_carry_n_7,add_ln820_1_fu_1732_p2__65_carry_n_8,add_ln820_1_fu_1732_p2__65_carry_n_9,add_ln820_1_fu_1732_p2__65_carry_n_10,add_ln820_1_fu_1732_p2__65_carry_n_11,add_ln820_1_fu_1732_p2__65_carry_n_12}),
        .DI(sext_ln820_2_fu_1728_p1[7:0]),
        .O({add_ln820_1_fu_1732_p2[7:1],add_ln820_1_fu_1732_p2__0}),
        .S({add_ln820_1_fu_1732_p2__65_carry_i_1_n_5,add_ln820_1_fu_1732_p2__65_carry_i_2_n_5,add_ln820_1_fu_1732_p2__65_carry_i_3_n_5,add_ln820_1_fu_1732_p2__65_carry_i_4_n_5,add_ln820_1_fu_1732_p2__65_carry_i_5_n_5,add_ln820_1_fu_1732_p2__65_carry_i_6_n_5,add_ln820_1_fu_1732_p2__65_carry_i_7_n_5,add_ln820_1_fu_1732_p2__65_carry_i_8_n_5}));
  CARRY8 add_ln820_1_fu_1732_p2__65_carry__0
       (.CI(add_ln820_1_fu_1732_p2__65_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln820_1_fu_1732_p2__65_carry__0_CO_UNCONNECTED[7:4],add_ln820_1_fu_1732_p2__65_carry__0_n_9,add_ln820_1_fu_1732_p2__65_carry__0_n_10,add_ln820_1_fu_1732_p2__65_carry__0_n_11,add_ln820_1_fu_1732_p2__65_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,add_ln820_1_fu_1732_p2_carry__0_n_9,sext_ln820_2_fu_1728_p1[10:8]}),
        .O({NLW_add_ln820_1_fu_1732_p2__65_carry__0_O_UNCONNECTED[7:5],add_ln820_1_fu_1732_p2[12:8]}),
        .S({1'b0,1'b0,1'b0,1'b1,add_ln820_1_fu_1732_p2__65_carry__0_i_1_n_5,add_ln820_1_fu_1732_p2__65_carry__0_i_2_n_5,add_ln820_1_fu_1732_p2__65_carry__0_i_3_n_5,add_ln820_1_fu_1732_p2__65_carry__0_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln820_1_fu_1732_p2__65_carry__0_i_1
       (.I0(add_ln820_1_fu_1732_p2_carry__0_n_9),
        .I1(add_ln820_1_fu_1732_p2__32_carry__0_n_9),
        .O(add_ln820_1_fu_1732_p2__65_carry__0_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln820_1_fu_1732_p2__65_carry__0_i_2
       (.I0(sext_ln820_2_fu_1728_p1[10]),
        .I1(sext_ln818_1_fu_1697_p1[10]),
        .O(add_ln820_1_fu_1732_p2__65_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln820_1_fu_1732_p2__65_carry__0_i_3
       (.I0(sext_ln820_2_fu_1728_p1[9]),
        .I1(sext_ln818_1_fu_1697_p1[9]),
        .O(add_ln820_1_fu_1732_p2__65_carry__0_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln820_1_fu_1732_p2__65_carry__0_i_4
       (.I0(sext_ln820_2_fu_1728_p1[8]),
        .I1(sext_ln818_1_fu_1697_p1[8]),
        .O(add_ln820_1_fu_1732_p2__65_carry__0_i_4_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln820_1_fu_1732_p2__65_carry_i_1
       (.I0(sext_ln820_2_fu_1728_p1[7]),
        .I1(sext_ln818_1_fu_1697_p1[7]),
        .O(add_ln820_1_fu_1732_p2__65_carry_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln820_1_fu_1732_p2__65_carry_i_2
       (.I0(sext_ln820_2_fu_1728_p1[6]),
        .I1(sext_ln818_1_fu_1697_p1[6]),
        .O(add_ln820_1_fu_1732_p2__65_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln820_1_fu_1732_p2__65_carry_i_3
       (.I0(sext_ln820_2_fu_1728_p1[5]),
        .I1(sext_ln818_1_fu_1697_p1[5]),
        .O(add_ln820_1_fu_1732_p2__65_carry_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln820_1_fu_1732_p2__65_carry_i_4
       (.I0(sext_ln820_2_fu_1728_p1[4]),
        .I1(sext_ln818_1_fu_1697_p1[4]),
        .O(add_ln820_1_fu_1732_p2__65_carry_i_4_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln820_1_fu_1732_p2__65_carry_i_5
       (.I0(sext_ln820_2_fu_1728_p1[3]),
        .I1(sext_ln818_1_fu_1697_p1[3]),
        .O(add_ln820_1_fu_1732_p2__65_carry_i_5_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln820_1_fu_1732_p2__65_carry_i_6
       (.I0(sext_ln820_2_fu_1728_p1[2]),
        .I1(sext_ln818_1_fu_1697_p1[2]),
        .O(add_ln820_1_fu_1732_p2__65_carry_i_6_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln820_1_fu_1732_p2__65_carry_i_7
       (.I0(sext_ln820_2_fu_1728_p1[1]),
        .I1(sext_ln818_1_fu_1697_p1[1]),
        .O(add_ln820_1_fu_1732_p2__65_carry_i_7_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln820_1_fu_1732_p2__65_carry_i_8
       (.I0(sext_ln820_2_fu_1728_p1[0]),
        .I1(sext_ln818_1_fu_1697_p1[0]),
        .O(add_ln820_1_fu_1732_p2__65_carry_i_8_n_5));
  CARRY8 add_ln820_1_fu_1732_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln820_1_fu_1732_p2_carry_n_5,add_ln820_1_fu_1732_p2_carry_n_6,add_ln820_1_fu_1732_p2_carry_n_7,add_ln820_1_fu_1732_p2_carry_n_8,add_ln820_1_fu_1732_p2_carry_n_9,add_ln820_1_fu_1732_p2_carry_n_10,add_ln820_1_fu_1732_p2_carry_n_11,add_ln820_1_fu_1732_p2_carry_n_12}),
        .DI(sext_ln820_fu_1701_p1[7:0]),
        .O(sext_ln820_2_fu_1728_p1[7:0]),
        .S({add_ln820_1_fu_1732_p2_carry_i_9_n_5,add_ln820_1_fu_1732_p2_carry_i_10_n_5,add_ln820_1_fu_1732_p2_carry_i_11_n_5,add_ln820_1_fu_1732_p2_carry_i_12_n_5,add_ln820_1_fu_1732_p2_carry_i_13_n_5,add_ln820_1_fu_1732_p2_carry_i_14_n_5,add_ln820_1_fu_1732_p2_carry_i_15_n_5,add_ln820_1_fu_1732_p2_carry_i_16_n_5}));
  CARRY8 add_ln820_1_fu_1732_p2_carry__0
       (.CI(add_ln820_1_fu_1732_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln820_1_fu_1732_p2_carry__0_CO_UNCONNECTED[7:4],add_ln820_1_fu_1732_p2_carry__0_n_9,NLW_add_ln820_1_fu_1732_p2_carry__0_CO_UNCONNECTED[2],add_ln820_1_fu_1732_p2_carry__0_n_11,add_ln820_1_fu_1732_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,add_ln820_1_fu_1732_p2_carry__0_i_1_n_5,sext_ln820_fu_1701_p1[9:8]}),
        .O({NLW_add_ln820_1_fu_1732_p2_carry__0_O_UNCONNECTED[7:3],sext_ln820_2_fu_1728_p1[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,add_ln820_1_fu_1732_p2_carry__0_i_4_n_5,add_ln820_1_fu_1732_p2_carry__0_i_5_n_5,add_ln820_1_fu_1732_p2_carry__0_i_6_n_5}));
  LUT4 #(
    .INIT(16'h02FF)) 
    add_ln820_1_fu_1732_p2_carry__0_i_1
       (.I0(add_ln820_1_fu_1732_p2_carry_i_17_n_5),
        .I1(add_ln820_1_fu_1732_p2_carry_i_18_n_5),
        .I2(add_ln820_1_fu_1732_p2_carry_i_19_n_5),
        .I3(sub_ln819_reg_2347[10]),
        .O(add_ln820_1_fu_1732_p2_carry__0_i_1_n_5));
  LUT4 #(
    .INIT(16'hFD00)) 
    add_ln820_1_fu_1732_p2_carry__0_i_2
       (.I0(add_ln820_1_fu_1732_p2_carry_i_17_n_5),
        .I1(add_ln820_1_fu_1732_p2_carry_i_18_n_5),
        .I2(add_ln820_1_fu_1732_p2_carry_i_19_n_5),
        .I3(sub_ln819_reg_2347[9]),
        .O(sext_ln820_fu_1701_p1[9]));
  LUT4 #(
    .INIT(16'hFD00)) 
    add_ln820_1_fu_1732_p2_carry__0_i_3
       (.I0(add_ln820_1_fu_1732_p2_carry_i_17_n_5),
        .I1(add_ln820_1_fu_1732_p2_carry_i_18_n_5),
        .I2(add_ln820_1_fu_1732_p2_carry_i_19_n_5),
        .I3(sub_ln819_reg_2347[8]),
        .O(sext_ln820_fu_1701_p1[8]));
  LUT6 #(
    .INIT(64'hFD00FD0002FFFD00)) 
    add_ln820_1_fu_1732_p2_carry__0_i_4
       (.I0(add_ln820_1_fu_1732_p2_carry_i_17_n_5),
        .I1(add_ln820_1_fu_1732_p2_carry_i_18_n_5),
        .I2(add_ln820_1_fu_1732_p2_carry_i_19_n_5),
        .I3(sub_ln819_reg_2347[10]),
        .I4(sub_ln820_reg_2352[10]),
        .I5(add_ln820_1_fu_1732_p2_carry_i_20_n_5),
        .O(add_ln820_1_fu_1732_p2_carry__0_i_4_n_5));
  LUT6 #(
    .INIT(64'hFD0002FFFD00FD00)) 
    add_ln820_1_fu_1732_p2_carry__0_i_5
       (.I0(add_ln820_1_fu_1732_p2_carry_i_17_n_5),
        .I1(add_ln820_1_fu_1732_p2_carry_i_18_n_5),
        .I2(add_ln820_1_fu_1732_p2_carry_i_19_n_5),
        .I3(sub_ln819_reg_2347[9]),
        .I4(add_ln820_1_fu_1732_p2_carry_i_20_n_5),
        .I5(sub_ln820_reg_2352[9]),
        .O(add_ln820_1_fu_1732_p2_carry__0_i_5_n_5));
  LUT6 #(
    .INIT(64'hFD0002FFFD00FD00)) 
    add_ln820_1_fu_1732_p2_carry__0_i_6
       (.I0(add_ln820_1_fu_1732_p2_carry_i_17_n_5),
        .I1(add_ln820_1_fu_1732_p2_carry_i_18_n_5),
        .I2(add_ln820_1_fu_1732_p2_carry_i_19_n_5),
        .I3(sub_ln819_reg_2347[8]),
        .I4(add_ln820_1_fu_1732_p2_carry_i_20_n_5),
        .I5(sub_ln820_reg_2352[8]),
        .O(add_ln820_1_fu_1732_p2_carry__0_i_6_n_5));
  LUT4 #(
    .INIT(16'hFD00)) 
    add_ln820_1_fu_1732_p2_carry_i_1
       (.I0(add_ln820_1_fu_1732_p2_carry_i_17_n_5),
        .I1(add_ln820_1_fu_1732_p2_carry_i_18_n_5),
        .I2(add_ln820_1_fu_1732_p2_carry_i_19_n_5),
        .I3(sub_ln819_reg_2347[7]),
        .O(sext_ln820_fu_1701_p1[7]));
  LUT6 #(
    .INIT(64'hFD0002FFFD00FD00)) 
    add_ln820_1_fu_1732_p2_carry_i_10
       (.I0(add_ln820_1_fu_1732_p2_carry_i_17_n_5),
        .I1(add_ln820_1_fu_1732_p2_carry_i_18_n_5),
        .I2(add_ln820_1_fu_1732_p2_carry_i_19_n_5),
        .I3(sub_ln819_reg_2347[6]),
        .I4(add_ln820_1_fu_1732_p2_carry_i_20_n_5),
        .I5(sub_ln820_reg_2352[6]),
        .O(add_ln820_1_fu_1732_p2_carry_i_10_n_5));
  LUT6 #(
    .INIT(64'hFD0002FFFD00FD00)) 
    add_ln820_1_fu_1732_p2_carry_i_11
       (.I0(add_ln820_1_fu_1732_p2_carry_i_17_n_5),
        .I1(add_ln820_1_fu_1732_p2_carry_i_18_n_5),
        .I2(add_ln820_1_fu_1732_p2_carry_i_19_n_5),
        .I3(sub_ln819_reg_2347[5]),
        .I4(add_ln820_1_fu_1732_p2_carry_i_20_n_5),
        .I5(sub_ln820_reg_2352[5]),
        .O(add_ln820_1_fu_1732_p2_carry_i_11_n_5));
  LUT6 #(
    .INIT(64'hFD0002FFFD00FD00)) 
    add_ln820_1_fu_1732_p2_carry_i_12
       (.I0(add_ln820_1_fu_1732_p2_carry_i_17_n_5),
        .I1(add_ln820_1_fu_1732_p2_carry_i_18_n_5),
        .I2(add_ln820_1_fu_1732_p2_carry_i_19_n_5),
        .I3(sub_ln819_reg_2347[4]),
        .I4(add_ln820_1_fu_1732_p2_carry_i_20_n_5),
        .I5(sub_ln820_reg_2352[4]),
        .O(add_ln820_1_fu_1732_p2_carry_i_12_n_5));
  LUT6 #(
    .INIT(64'hFD0002FFFD00FD00)) 
    add_ln820_1_fu_1732_p2_carry_i_13
       (.I0(add_ln820_1_fu_1732_p2_carry_i_17_n_5),
        .I1(add_ln820_1_fu_1732_p2_carry_i_18_n_5),
        .I2(add_ln820_1_fu_1732_p2_carry_i_19_n_5),
        .I3(sub_ln819_reg_2347[3]),
        .I4(add_ln820_1_fu_1732_p2_carry_i_20_n_5),
        .I5(sub_ln820_reg_2352[3]),
        .O(add_ln820_1_fu_1732_p2_carry_i_13_n_5));
  LUT6 #(
    .INIT(64'hFD0002FFFD00FD00)) 
    add_ln820_1_fu_1732_p2_carry_i_14
       (.I0(add_ln820_1_fu_1732_p2_carry_i_17_n_5),
        .I1(add_ln820_1_fu_1732_p2_carry_i_18_n_5),
        .I2(add_ln820_1_fu_1732_p2_carry_i_19_n_5),
        .I3(sub_ln819_reg_2347[2]),
        .I4(add_ln820_1_fu_1732_p2_carry_i_20_n_5),
        .I5(sub_ln820_reg_2352[2]),
        .O(add_ln820_1_fu_1732_p2_carry_i_14_n_5));
  LUT6 #(
    .INIT(64'hFD0002FFFD00FD00)) 
    add_ln820_1_fu_1732_p2_carry_i_15
       (.I0(add_ln820_1_fu_1732_p2_carry_i_17_n_5),
        .I1(add_ln820_1_fu_1732_p2_carry_i_18_n_5),
        .I2(add_ln820_1_fu_1732_p2_carry_i_19_n_5),
        .I3(sub_ln819_reg_2347[1]),
        .I4(add_ln820_1_fu_1732_p2_carry_i_20_n_5),
        .I5(sub_ln820_reg_2352[1]),
        .O(add_ln820_1_fu_1732_p2_carry_i_15_n_5));
  LUT6 #(
    .INIT(64'hFD0002FFFD00FD00)) 
    add_ln820_1_fu_1732_p2_carry_i_16
       (.I0(add_ln820_1_fu_1732_p2_carry_i_17_n_5),
        .I1(add_ln820_1_fu_1732_p2_carry_i_18_n_5),
        .I2(add_ln820_1_fu_1732_p2_carry_i_19_n_5),
        .I3(sub_ln819_reg_2347[0]),
        .I4(add_ln820_1_fu_1732_p2_carry_i_20_n_5),
        .I5(sub_ln820_reg_2352[0]),
        .O(add_ln820_1_fu_1732_p2_carry_i_16_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBFFF)) 
    add_ln820_1_fu_1732_p2_carry_i_17
       (.I0(\icmp_ln633_reg_2150_pp0_iter2_reg_reg_n_5_[0] ),
        .I1(icmp_ln772_reg_2189_pp0_iter2_reg),
        .I2(\enable_6_reg_2326_reg_n_5_[4] ),
        .I3(icmp_ln800_reg_2332),
        .I4(\enable_6_reg_2326_reg_n_5_[0] ),
        .I5(\enable_6_reg_2326_reg_n_5_[1] ),
        .O(add_ln820_1_fu_1732_p2_carry_i_17_n_5));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    add_ln820_1_fu_1732_p2_carry_i_18
       (.I0(icmp_ln772_reg_2189_pp0_iter2_reg),
        .I1(\icmp_ln633_reg_2150_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(\enable_6_reg_2326_reg_n_5_[2] ),
        .I3(\enable_6_reg_2326_reg_n_5_[0] ),
        .I4(\enable_6_reg_2326_reg_n_5_[3] ),
        .I5(icmp_ln800_reg_2332),
        .O(add_ln820_1_fu_1732_p2_carry_i_18_n_5));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    add_ln820_1_fu_1732_p2_carry_i_19
       (.I0(\enable_6_reg_2326_reg_n_5_[4] ),
        .I1(icmp_ln772_reg_2189_pp0_iter2_reg),
        .I2(\icmp_ln633_reg_2150_pp0_iter2_reg_reg_n_5_[0] ),
        .I3(\enable_6_reg_2326_reg_n_5_[1] ),
        .I4(\enable_6_reg_2326_reg_n_5_[2] ),
        .I5(\enable_6_reg_2326_reg_n_5_[3] ),
        .O(add_ln820_1_fu_1732_p2_carry_i_19_n_5));
  LUT4 #(
    .INIT(16'hFD00)) 
    add_ln820_1_fu_1732_p2_carry_i_2
       (.I0(add_ln820_1_fu_1732_p2_carry_i_17_n_5),
        .I1(add_ln820_1_fu_1732_p2_carry_i_18_n_5),
        .I2(add_ln820_1_fu_1732_p2_carry_i_19_n_5),
        .I3(sub_ln819_reg_2347[6]),
        .O(sext_ln820_fu_1701_p1[6]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'h01)) 
    add_ln820_1_fu_1732_p2_carry_i_20
       (.I0(add_ln820_1_fu_1732_p2__32_carry_i_18_n_5),
        .I1(add_ln820_1_fu_1732_p2_carry_i_21_n_5),
        .I2(add_ln820_1_fu_1732_p2_carry_i_19_n_5),
        .O(add_ln820_1_fu_1732_p2_carry_i_20_n_5));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    add_ln820_1_fu_1732_p2_carry_i_21
       (.I0(\enable_6_reg_2326_reg_n_5_[4] ),
        .I1(icmp_ln772_reg_2189_pp0_iter2_reg),
        .I2(\icmp_ln633_reg_2150_pp0_iter2_reg_reg_n_5_[0] ),
        .I3(\enable_6_reg_2326_reg_n_5_[0] ),
        .I4(icmp_ln800_reg_2332),
        .I5(\enable_6_reg_2326_reg_n_5_[1] ),
        .O(add_ln820_1_fu_1732_p2_carry_i_21_n_5));
  LUT4 #(
    .INIT(16'hFD00)) 
    add_ln820_1_fu_1732_p2_carry_i_3
       (.I0(add_ln820_1_fu_1732_p2_carry_i_17_n_5),
        .I1(add_ln820_1_fu_1732_p2_carry_i_18_n_5),
        .I2(add_ln820_1_fu_1732_p2_carry_i_19_n_5),
        .I3(sub_ln819_reg_2347[5]),
        .O(sext_ln820_fu_1701_p1[5]));
  LUT4 #(
    .INIT(16'hFD00)) 
    add_ln820_1_fu_1732_p2_carry_i_4
       (.I0(add_ln820_1_fu_1732_p2_carry_i_17_n_5),
        .I1(add_ln820_1_fu_1732_p2_carry_i_18_n_5),
        .I2(add_ln820_1_fu_1732_p2_carry_i_19_n_5),
        .I3(sub_ln819_reg_2347[4]),
        .O(sext_ln820_fu_1701_p1[4]));
  LUT4 #(
    .INIT(16'hFD00)) 
    add_ln820_1_fu_1732_p2_carry_i_5
       (.I0(add_ln820_1_fu_1732_p2_carry_i_17_n_5),
        .I1(add_ln820_1_fu_1732_p2_carry_i_18_n_5),
        .I2(add_ln820_1_fu_1732_p2_carry_i_19_n_5),
        .I3(sub_ln819_reg_2347[3]),
        .O(sext_ln820_fu_1701_p1[3]));
  LUT4 #(
    .INIT(16'hFD00)) 
    add_ln820_1_fu_1732_p2_carry_i_6
       (.I0(add_ln820_1_fu_1732_p2_carry_i_17_n_5),
        .I1(add_ln820_1_fu_1732_p2_carry_i_18_n_5),
        .I2(add_ln820_1_fu_1732_p2_carry_i_19_n_5),
        .I3(sub_ln819_reg_2347[2]),
        .O(sext_ln820_fu_1701_p1[2]));
  LUT4 #(
    .INIT(16'hFD00)) 
    add_ln820_1_fu_1732_p2_carry_i_7
       (.I0(add_ln820_1_fu_1732_p2_carry_i_17_n_5),
        .I1(add_ln820_1_fu_1732_p2_carry_i_18_n_5),
        .I2(add_ln820_1_fu_1732_p2_carry_i_19_n_5),
        .I3(sub_ln819_reg_2347[1]),
        .O(sext_ln820_fu_1701_p1[1]));
  LUT4 #(
    .INIT(16'hFD00)) 
    add_ln820_1_fu_1732_p2_carry_i_8
       (.I0(add_ln820_1_fu_1732_p2_carry_i_17_n_5),
        .I1(add_ln820_1_fu_1732_p2_carry_i_18_n_5),
        .I2(add_ln820_1_fu_1732_p2_carry_i_19_n_5),
        .I3(sub_ln819_reg_2347[0]),
        .O(sext_ln820_fu_1701_p1[0]));
  LUT6 #(
    .INIT(64'hFD0002FFFD00FD00)) 
    add_ln820_1_fu_1732_p2_carry_i_9
       (.I0(add_ln820_1_fu_1732_p2_carry_i_17_n_5),
        .I1(add_ln820_1_fu_1732_p2_carry_i_18_n_5),
        .I2(add_ln820_1_fu_1732_p2_carry_i_19_n_5),
        .I3(sub_ln819_reg_2347[7]),
        .I4(add_ln820_1_fu_1732_p2_carry_i_20_n_5),
        .I5(sub_ln820_reg_2352[7]),
        .O(add_ln820_1_fu_1732_p2_carry_i_9_n_5));
  FDRE \add_ln820_1_reg_2376_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln820_1_fu_1732_p2[10]),
        .Q(add_ln820_1_reg_2376[10]),
        .R(1'b0));
  FDRE \add_ln820_1_reg_2376_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln820_1_fu_1732_p2[11]),
        .Q(add_ln820_1_reg_2376[11]),
        .R(1'b0));
  FDRE \add_ln820_1_reg_2376_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln820_1_fu_1732_p2[12]),
        .Q(add_ln820_1_reg_2376[12]),
        .R(1'b0));
  FDRE \add_ln820_1_reg_2376_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln820_1_fu_1732_p2[1]),
        .Q(add_ln820_1_reg_2376[1]),
        .R(1'b0));
  FDRE \add_ln820_1_reg_2376_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln820_1_fu_1732_p2[2]),
        .Q(add_ln820_1_reg_2376[2]),
        .R(1'b0));
  FDRE \add_ln820_1_reg_2376_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln820_1_fu_1732_p2[3]),
        .Q(add_ln820_1_reg_2376[3]),
        .R(1'b0));
  FDRE \add_ln820_1_reg_2376_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln820_1_fu_1732_p2[4]),
        .Q(add_ln820_1_reg_2376[4]),
        .R(1'b0));
  FDRE \add_ln820_1_reg_2376_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln820_1_fu_1732_p2[5]),
        .Q(add_ln820_1_reg_2376[5]),
        .R(1'b0));
  FDRE \add_ln820_1_reg_2376_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln820_1_fu_1732_p2[6]),
        .Q(add_ln820_1_reg_2376[6]),
        .R(1'b0));
  FDRE \add_ln820_1_reg_2376_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln820_1_fu_1732_p2[7]),
        .Q(add_ln820_1_reg_2376[7]),
        .R(1'b0));
  FDRE \add_ln820_1_reg_2376_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln820_1_fu_1732_p2[8]),
        .Q(add_ln820_1_reg_2376[8]),
        .R(1'b0));
  FDRE \add_ln820_1_reg_2376_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln820_1_fu_1732_p2[9]),
        .Q(add_ln820_1_reg_2376[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/and_ln833_reg_2193_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/and_ln833_reg_2193_pp0_iter2_reg_reg[0]_srl3 " *) 
  SRL16E \and_ln833_reg_2193_pp0_iter2_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(and_ln833_fu_904_p2),
        .Q(\and_ln833_reg_2193_pp0_iter2_reg_reg[0]_srl3_n_5 ));
  FDRE \and_ln833_reg_2193_pp0_iter3_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\and_ln833_reg_2193_pp0_iter2_reg_reg[0]_srl3_n_5 ),
        .Q(and_ln833_reg_2193_pp0_iter3_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_done_cache_reg));
  LUT5 #(
    .INIT(32'h3B080000)) 
    ap_enable_reg_pp0_iter2_i_1__1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(\icmp_ln633_reg_2150_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter2_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__1_n_5),
        .Q(ap_enable_reg_pp0_iter2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_done_cache_reg));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_done_cache_reg));
  (* srl_name = "inst/\\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter2_reg_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(flow_control_loop_pipe_sequential_init_U_n_188),
        .Q(ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5));
  FDRE ap_loop_exit_ready_pp0_iter3_reg_reg__0
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5),
        .Q(ap_loop_exit_ready_pp0_iter3_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter2_downleft_1_reg_562[0]_i_1 
       (.I0(\p_0_0_0949_21434_i_fu_276_reg[0]_0 ),
        .I1(icmp_ln643_reg_2154),
        .I2(\cmp161_i_reg_2170_reg_n_5_[0] ),
        .I3(p_0_0_0949_21434_i_fu_276[0]),
        .O(\ap_phi_reg_pp0_iter2_downleft_1_reg_562[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter2_downleft_1_reg_562[1]_i_1 
       (.I0(\p_0_0_0949_21434_i_fu_276_reg[1]_0 ),
        .I1(icmp_ln643_reg_2154),
        .I2(\cmp161_i_reg_2170_reg_n_5_[0] ),
        .I3(p_0_0_0949_21434_i_fu_276[1]),
        .O(\ap_phi_reg_pp0_iter2_downleft_1_reg_562[1]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter2_downleft_1_reg_562[2]_i_1 
       (.I0(\p_0_0_0949_21434_i_fu_276_reg[2]_0 ),
        .I1(icmp_ln643_reg_2154),
        .I2(\cmp161_i_reg_2170_reg_n_5_[0] ),
        .I3(p_0_0_0949_21434_i_fu_276[2]),
        .O(\ap_phi_reg_pp0_iter2_downleft_1_reg_562[2]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter2_downleft_1_reg_562[3]_i_1 
       (.I0(\p_0_0_0949_21434_i_fu_276_reg[3]_0 ),
        .I1(icmp_ln643_reg_2154),
        .I2(\cmp161_i_reg_2170_reg_n_5_[0] ),
        .I3(p_0_0_0949_21434_i_fu_276[3]),
        .O(\ap_phi_reg_pp0_iter2_downleft_1_reg_562[3]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter2_downleft_1_reg_562[4]_i_1 
       (.I0(\p_0_0_0949_21434_i_fu_276_reg[4]_0 ),
        .I1(icmp_ln643_reg_2154),
        .I2(\cmp161_i_reg_2170_reg_n_5_[0] ),
        .I3(p_0_0_0949_21434_i_fu_276[4]),
        .O(\ap_phi_reg_pp0_iter2_downleft_1_reg_562[4]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter2_downleft_1_reg_562[5]_i_1 
       (.I0(\p_0_0_0949_21434_i_fu_276_reg[5]_0 ),
        .I1(icmp_ln643_reg_2154),
        .I2(\cmp161_i_reg_2170_reg_n_5_[0] ),
        .I3(p_0_0_0949_21434_i_fu_276[5]),
        .O(\ap_phi_reg_pp0_iter2_downleft_1_reg_562[5]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter2_downleft_1_reg_562[6]_i_1 
       (.I0(\p_0_0_0949_21434_i_fu_276_reg[6]_0 ),
        .I1(icmp_ln643_reg_2154),
        .I2(\cmp161_i_reg_2170_reg_n_5_[0] ),
        .I3(p_0_0_0949_21434_i_fu_276[6]),
        .O(\ap_phi_reg_pp0_iter2_downleft_1_reg_562[6]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter2_downleft_1_reg_562[7]_i_1 
       (.I0(\p_0_0_0949_21434_i_fu_276_reg[7]_0 ),
        .I1(icmp_ln643_reg_2154),
        .I2(\cmp161_i_reg_2170_reg_n_5_[0] ),
        .I3(p_0_0_0949_21434_i_fu_276[7]),
        .O(\ap_phi_reg_pp0_iter2_downleft_1_reg_562[7]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter2_downleft_1_reg_562[8]_i_1 
       (.I0(\p_0_0_0949_21434_i_fu_276_reg[8]_0 ),
        .I1(icmp_ln643_reg_2154),
        .I2(\cmp161_i_reg_2170_reg_n_5_[0] ),
        .I3(p_0_0_0949_21434_i_fu_276[8]),
        .O(\ap_phi_reg_pp0_iter2_downleft_1_reg_562[8]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(\icmp_ln633_reg_2150_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_2 
       (.I0(\p_0_0_0949_21434_i_fu_276_reg[9]_1 ),
        .I1(icmp_ln643_reg_2154),
        .I2(\cmp161_i_reg_2170_reg_n_5_[0] ),
        .I3(p_0_0_0949_21434_i_fu_276[9]),
        .O(\ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_2_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_downleft_1_reg_562_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(\ap_phi_reg_pp0_iter2_downleft_1_reg_562[0]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_downleft_1_reg_562[0]),
        .R(\ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_downleft_1_reg_562_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(\ap_phi_reg_pp0_iter2_downleft_1_reg_562[1]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_downleft_1_reg_562[1]),
        .R(\ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_downleft_1_reg_562_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(\ap_phi_reg_pp0_iter2_downleft_1_reg_562[2]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_downleft_1_reg_562[2]),
        .R(\ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_downleft_1_reg_562_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(\ap_phi_reg_pp0_iter2_downleft_1_reg_562[3]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_downleft_1_reg_562[3]),
        .R(\ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_downleft_1_reg_562_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(\ap_phi_reg_pp0_iter2_downleft_1_reg_562[4]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_downleft_1_reg_562[4]),
        .R(\ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_downleft_1_reg_562_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(\ap_phi_reg_pp0_iter2_downleft_1_reg_562[5]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_downleft_1_reg_562[5]),
        .R(\ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_downleft_1_reg_562_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(\ap_phi_reg_pp0_iter2_downleft_1_reg_562[6]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_downleft_1_reg_562[6]),
        .R(\ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_downleft_1_reg_562_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(\ap_phi_reg_pp0_iter2_downleft_1_reg_562[7]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_downleft_1_reg_562[7]),
        .R(\ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_downleft_1_reg_562_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(\ap_phi_reg_pp0_iter2_downleft_1_reg_562[8]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_downleft_1_reg_562[8]),
        .R(\ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_downleft_1_reg_562_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(\ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_2_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]),
        .R(\ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter2_downleft_2_reg_553[0]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2154),
        .I2(\cmp161_i_reg_2170_reg_n_5_[0] ),
        .I3(p_0_0_0948_21437_i_fu_280[0]),
        .O(\ap_phi_reg_pp0_iter2_downleft_2_reg_553[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter2_downleft_2_reg_553[1]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[1]_0 ),
        .I1(icmp_ln643_reg_2154),
        .I2(\cmp161_i_reg_2170_reg_n_5_[0] ),
        .I3(p_0_0_0948_21437_i_fu_280[1]),
        .O(\ap_phi_reg_pp0_iter2_downleft_2_reg_553[1]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter2_downleft_2_reg_553[2]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[2]_0 ),
        .I1(icmp_ln643_reg_2154),
        .I2(\cmp161_i_reg_2170_reg_n_5_[0] ),
        .I3(p_0_0_0948_21437_i_fu_280[2]),
        .O(\ap_phi_reg_pp0_iter2_downleft_2_reg_553[2]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter2_downleft_2_reg_553[3]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[3]_0 ),
        .I1(icmp_ln643_reg_2154),
        .I2(\cmp161_i_reg_2170_reg_n_5_[0] ),
        .I3(p_0_0_0948_21437_i_fu_280[3]),
        .O(\ap_phi_reg_pp0_iter2_downleft_2_reg_553[3]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter2_downleft_2_reg_553[4]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[4]_0 ),
        .I1(icmp_ln643_reg_2154),
        .I2(\cmp161_i_reg_2170_reg_n_5_[0] ),
        .I3(p_0_0_0948_21437_i_fu_280[4]),
        .O(\ap_phi_reg_pp0_iter2_downleft_2_reg_553[4]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter2_downleft_2_reg_553[5]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[5]_0 ),
        .I1(icmp_ln643_reg_2154),
        .I2(\cmp161_i_reg_2170_reg_n_5_[0] ),
        .I3(p_0_0_0948_21437_i_fu_280[5]),
        .O(\ap_phi_reg_pp0_iter2_downleft_2_reg_553[5]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter2_downleft_2_reg_553[6]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[6]_0 ),
        .I1(icmp_ln643_reg_2154),
        .I2(\cmp161_i_reg_2170_reg_n_5_[0] ),
        .I3(p_0_0_0948_21437_i_fu_280[6]),
        .O(\ap_phi_reg_pp0_iter2_downleft_2_reg_553[6]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter2_downleft_2_reg_553[7]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[7]_0 ),
        .I1(icmp_ln643_reg_2154),
        .I2(\cmp161_i_reg_2170_reg_n_5_[0] ),
        .I3(p_0_0_0948_21437_i_fu_280[7]),
        .O(\ap_phi_reg_pp0_iter2_downleft_2_reg_553[7]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter2_downleft_2_reg_553[8]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[8]_0 ),
        .I1(icmp_ln643_reg_2154),
        .I2(\cmp161_i_reg_2170_reg_n_5_[0] ),
        .I3(p_0_0_0948_21437_i_fu_280[8]),
        .O(\ap_phi_reg_pp0_iter2_downleft_2_reg_553[8]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter2_downleft_2_reg_553[9]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[9]_1 ),
        .I1(icmp_ln643_reg_2154),
        .I2(\cmp161_i_reg_2170_reg_n_5_[0] ),
        .I3(p_0_0_0948_21437_i_fu_280[9]),
        .O(\ap_phi_reg_pp0_iter2_downleft_2_reg_553[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_downleft_2_reg_553_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(\ap_phi_reg_pp0_iter2_downleft_2_reg_553[0]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_downleft_2_reg_553[0]),
        .R(\ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_downleft_2_reg_553_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(\ap_phi_reg_pp0_iter2_downleft_2_reg_553[1]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_downleft_2_reg_553[1]),
        .R(\ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_downleft_2_reg_553_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(\ap_phi_reg_pp0_iter2_downleft_2_reg_553[2]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_downleft_2_reg_553[2]),
        .R(\ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_downleft_2_reg_553_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(\ap_phi_reg_pp0_iter2_downleft_2_reg_553[3]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_downleft_2_reg_553[3]),
        .R(\ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_downleft_2_reg_553_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(\ap_phi_reg_pp0_iter2_downleft_2_reg_553[4]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_downleft_2_reg_553[4]),
        .R(\ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_downleft_2_reg_553_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(\ap_phi_reg_pp0_iter2_downleft_2_reg_553[5]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_downleft_2_reg_553[5]),
        .R(\ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_downleft_2_reg_553_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(\ap_phi_reg_pp0_iter2_downleft_2_reg_553[6]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_downleft_2_reg_553[6]),
        .R(\ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_downleft_2_reg_553_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(\ap_phi_reg_pp0_iter2_downleft_2_reg_553[7]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_downleft_2_reg_553[7]),
        .R(\ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_downleft_2_reg_553_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(\ap_phi_reg_pp0_iter2_downleft_2_reg_553[8]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_downleft_2_reg_553[8]),
        .R(\ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_downleft_2_reg_553_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(\ap_phi_reg_pp0_iter2_downleft_2_reg_553[9]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_downleft_2_reg_553[9]),
        .R(\ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter2_downleft_reg_571[0]_i_1 
       (.I0(\p_0_0_0950_21431_i_fu_272_reg[0]_0 ),
        .I1(icmp_ln643_reg_2154),
        .I2(\cmp161_i_reg_2170_reg_n_5_[0] ),
        .I3(p_0_0_0950_21431_i_fu_272__0[0]),
        .O(\ap_phi_reg_pp0_iter2_downleft_reg_571[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter2_downleft_reg_571[1]_i_1 
       (.I0(\p_0_0_0950_21431_i_fu_272_reg[1]_0 ),
        .I1(icmp_ln643_reg_2154),
        .I2(\cmp161_i_reg_2170_reg_n_5_[0] ),
        .I3(p_0_0_0950_21431_i_fu_272__0[1]),
        .O(\ap_phi_reg_pp0_iter2_downleft_reg_571[1]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter2_downleft_reg_571[2]_i_1 
       (.I0(\p_0_0_0950_21431_i_fu_272_reg[2]_0 ),
        .I1(icmp_ln643_reg_2154),
        .I2(\cmp161_i_reg_2170_reg_n_5_[0] ),
        .I3(p_0_0_0950_21431_i_fu_272__0[2]),
        .O(\ap_phi_reg_pp0_iter2_downleft_reg_571[2]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter2_downleft_reg_571[3]_i_1 
       (.I0(\p_0_0_0950_21431_i_fu_272_reg[3]_0 ),
        .I1(icmp_ln643_reg_2154),
        .I2(\cmp161_i_reg_2170_reg_n_5_[0] ),
        .I3(p_0_0_0950_21431_i_fu_272__0[3]),
        .O(\ap_phi_reg_pp0_iter2_downleft_reg_571[3]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter2_downleft_reg_571[4]_i_1 
       (.I0(\p_0_0_0950_21431_i_fu_272_reg[4]_0 ),
        .I1(icmp_ln643_reg_2154),
        .I2(\cmp161_i_reg_2170_reg_n_5_[0] ),
        .I3(p_0_0_0950_21431_i_fu_272__0[4]),
        .O(\ap_phi_reg_pp0_iter2_downleft_reg_571[4]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter2_downleft_reg_571[5]_i_1 
       (.I0(\p_0_0_0950_21431_i_fu_272_reg[5]_0 ),
        .I1(icmp_ln643_reg_2154),
        .I2(\cmp161_i_reg_2170_reg_n_5_[0] ),
        .I3(p_0_0_0950_21431_i_fu_272__0[5]),
        .O(\ap_phi_reg_pp0_iter2_downleft_reg_571[5]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter2_downleft_reg_571[6]_i_1 
       (.I0(\p_0_0_0950_21431_i_fu_272_reg[6]_0 ),
        .I1(icmp_ln643_reg_2154),
        .I2(\cmp161_i_reg_2170_reg_n_5_[0] ),
        .I3(p_0_0_0950_21431_i_fu_272__0[6]),
        .O(\ap_phi_reg_pp0_iter2_downleft_reg_571[6]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter2_downleft_reg_571[7]_i_1 
       (.I0(\p_0_0_0950_21431_i_fu_272_reg[7]_0 ),
        .I1(icmp_ln643_reg_2154),
        .I2(\cmp161_i_reg_2170_reg_n_5_[0] ),
        .I3(p_0_0_0950_21431_i_fu_272__0[7]),
        .O(\ap_phi_reg_pp0_iter2_downleft_reg_571[7]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter2_downleft_reg_571[8]_i_1 
       (.I0(\p_0_0_0950_21431_i_fu_272_reg[8]_0 ),
        .I1(icmp_ln643_reg_2154),
        .I2(\cmp161_i_reg_2170_reg_n_5_[0] ),
        .I3(p_0_0_0950_21431_i_fu_272__0[8]),
        .O(\ap_phi_reg_pp0_iter2_downleft_reg_571[8]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter2_downleft_reg_571[9]_i_1 
       (.I0(\p_0_0_0950_21431_i_fu_272_reg[9]_1 ),
        .I1(icmp_ln643_reg_2154),
        .I2(\cmp161_i_reg_2170_reg_n_5_[0] ),
        .I3(p_0_0_0950_21431_i_fu_272__0[9]),
        .O(\ap_phi_reg_pp0_iter2_downleft_reg_571[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_downleft_reg_571_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(\ap_phi_reg_pp0_iter2_downleft_reg_571[0]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_downleft_reg_571[0]),
        .R(\ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_downleft_reg_571_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(\ap_phi_reg_pp0_iter2_downleft_reg_571[1]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_downleft_reg_571[1]),
        .R(\ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_downleft_reg_571_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(\ap_phi_reg_pp0_iter2_downleft_reg_571[2]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_downleft_reg_571[2]),
        .R(\ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_downleft_reg_571_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(\ap_phi_reg_pp0_iter2_downleft_reg_571[3]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_downleft_reg_571[3]),
        .R(\ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_downleft_reg_571_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(\ap_phi_reg_pp0_iter2_downleft_reg_571[4]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_downleft_reg_571[4]),
        .R(\ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_downleft_reg_571_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(\ap_phi_reg_pp0_iter2_downleft_reg_571[5]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_downleft_reg_571[5]),
        .R(\ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_downleft_reg_571_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(\ap_phi_reg_pp0_iter2_downleft_reg_571[6]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_downleft_reg_571[6]),
        .R(\ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_downleft_reg_571_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(\ap_phi_reg_pp0_iter2_downleft_reg_571[7]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_downleft_reg_571[7]),
        .R(\ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_downleft_reg_571_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(\ap_phi_reg_pp0_iter2_downleft_reg_571[8]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_downleft_reg_571[8]),
        .R(\ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_downleft_reg_571_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(\ap_phi_reg_pp0_iter2_downleft_reg_571[9]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_downleft_reg_571[9]),
        .R(\ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_3_reg_590_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_U_n_67),
        .Q(ap_phi_reg_pp0_iter2_pix_3_reg_590[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_3_reg_590_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_U_n_66),
        .Q(ap_phi_reg_pp0_iter2_pix_3_reg_590[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_3_reg_590_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_U_n_65),
        .Q(ap_phi_reg_pp0_iter2_pix_3_reg_590[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_3_reg_590_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_U_n_64),
        .Q(ap_phi_reg_pp0_iter2_pix_3_reg_590[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_3_reg_590_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_U_n_63),
        .Q(ap_phi_reg_pp0_iter2_pix_3_reg_590[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_3_reg_590_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_U_n_62),
        .Q(ap_phi_reg_pp0_iter2_pix_3_reg_590[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_3_reg_590_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_U_n_61),
        .Q(ap_phi_reg_pp0_iter2_pix_3_reg_590[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_3_reg_590_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_U_n_60),
        .Q(ap_phi_reg_pp0_iter2_pix_3_reg_590[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_3_reg_590_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_U_n_59),
        .Q(ap_phi_reg_pp0_iter2_pix_3_reg_590[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_3_reg_590_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_U_n_58),
        .Q(ap_phi_reg_pp0_iter2_pix_3_reg_590[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_4_reg_580_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_U_n_57),
        .Q(ap_phi_reg_pp0_iter2_pix_4_reg_580[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_4_reg_580_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_U_n_56),
        .Q(ap_phi_reg_pp0_iter2_pix_4_reg_580[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_4_reg_580_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_U_n_55),
        .Q(ap_phi_reg_pp0_iter2_pix_4_reg_580[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_4_reg_580_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_U_n_54),
        .Q(ap_phi_reg_pp0_iter2_pix_4_reg_580[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_4_reg_580_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_U_n_53),
        .Q(ap_phi_reg_pp0_iter2_pix_4_reg_580[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_4_reg_580_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_U_n_52),
        .Q(ap_phi_reg_pp0_iter2_pix_4_reg_580[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_4_reg_580_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_U_n_51),
        .Q(ap_phi_reg_pp0_iter2_pix_4_reg_580[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_4_reg_580_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_U_n_50),
        .Q(ap_phi_reg_pp0_iter2_pix_4_reg_580[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_4_reg_580_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_U_n_49),
        .Q(ap_phi_reg_pp0_iter2_pix_4_reg_580[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_4_reg_580_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_U_n_48),
        .Q(ap_phi_reg_pp0_iter2_pix_4_reg_580[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_U_n_17),
        .Q(ap_phi_reg_pp0_iter2_pix_reg_600[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_reg_600_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_U_n_16),
        .Q(ap_phi_reg_pp0_iter2_pix_reg_600[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_reg_600_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_U_n_15),
        .Q(ap_phi_reg_pp0_iter2_pix_reg_600[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_reg_600_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_U_n_14),
        .Q(ap_phi_reg_pp0_iter2_pix_reg_600[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_reg_600_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_U_n_13),
        .Q(ap_phi_reg_pp0_iter2_pix_reg_600[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_reg_600_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_U_n_12),
        .Q(ap_phi_reg_pp0_iter2_pix_reg_600[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_reg_600_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_U_n_11),
        .Q(ap_phi_reg_pp0_iter2_pix_reg_600[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_reg_600_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_U_n_10),
        .Q(ap_phi_reg_pp0_iter2_pix_reg_600[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_reg_600_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_U_n_9),
        .Q(ap_phi_reg_pp0_iter2_pix_reg_600[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_reg_600_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_U_n_8),
        .Q(ap_phi_reg_pp0_iter2_pix_reg_600[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_1_U_n_64),
        .Q(ap_phi_reg_pp0_iter2_upleft_1_reg_619[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_1_U_n_63),
        .Q(ap_phi_reg_pp0_iter2_upleft_1_reg_619[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_1_U_n_62),
        .Q(ap_phi_reg_pp0_iter2_upleft_1_reg_619[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_1_U_n_61),
        .Q(ap_phi_reg_pp0_iter2_upleft_1_reg_619[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_1_U_n_60),
        .Q(ap_phi_reg_pp0_iter2_upleft_1_reg_619[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_1_U_n_59),
        .Q(ap_phi_reg_pp0_iter2_upleft_1_reg_619[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_1_U_n_58),
        .Q(ap_phi_reg_pp0_iter2_upleft_1_reg_619[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_1_U_n_57),
        .Q(ap_phi_reg_pp0_iter2_upleft_1_reg_619[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_1_U_n_56),
        .Q(ap_phi_reg_pp0_iter2_upleft_1_reg_619[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_1_U_n_55),
        .Q(ap_phi_reg_pp0_iter2_upleft_1_reg_619[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_1_U_n_14),
        .Q(ap_phi_reg_pp0_iter2_upleft_2_reg_610[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_1_U_n_13),
        .Q(ap_phi_reg_pp0_iter2_upleft_2_reg_610[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_1_U_n_12),
        .Q(ap_phi_reg_pp0_iter2_upleft_2_reg_610[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_1_U_n_11),
        .Q(ap_phi_reg_pp0_iter2_upleft_2_reg_610[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_1_U_n_10),
        .Q(ap_phi_reg_pp0_iter2_upleft_2_reg_610[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_1_U_n_9),
        .Q(ap_phi_reg_pp0_iter2_upleft_2_reg_610[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_1_U_n_8),
        .Q(ap_phi_reg_pp0_iter2_upleft_2_reg_610[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_1_U_n_7),
        .Q(ap_phi_reg_pp0_iter2_upleft_2_reg_610[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_1_U_n_6),
        .Q(ap_phi_reg_pp0_iter2_upleft_2_reg_610[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_1_U_n_5),
        .Q(ap_phi_reg_pp0_iter2_upleft_2_reg_610[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_upleft_reg_628_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_1_U_n_54),
        .Q(ap_phi_reg_pp0_iter2_upleft_reg_628[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_upleft_reg_628_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_1_U_n_53),
        .Q(ap_phi_reg_pp0_iter2_upleft_reg_628[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_upleft_reg_628_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_1_U_n_52),
        .Q(ap_phi_reg_pp0_iter2_upleft_reg_628[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_upleft_reg_628_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_1_U_n_51),
        .Q(ap_phi_reg_pp0_iter2_upleft_reg_628[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_upleft_reg_628_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_1_U_n_50),
        .Q(ap_phi_reg_pp0_iter2_upleft_reg_628[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_upleft_reg_628_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_1_U_n_49),
        .Q(ap_phi_reg_pp0_iter2_upleft_reg_628[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_upleft_reg_628_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_1_U_n_48),
        .Q(ap_phi_reg_pp0_iter2_upleft_reg_628[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_upleft_reg_628_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_1_U_n_47),
        .Q(ap_phi_reg_pp0_iter2_upleft_reg_628[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_upleft_reg_628_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_1_U_n_46),
        .Q(ap_phi_reg_pp0_iter2_upleft_reg_628[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_upleft_reg_628_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(lineBuffer_1_U_n_45),
        .Q(ap_phi_reg_pp0_iter2_upleft_reg_628[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_b_1_reg_750_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_b_1_reg_7500),
        .D(pix_4_reg_580[0]),
        .Q(\ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[0] ),
        .R(\ap_phi_reg_pp0_iter4_r_1_reg_741[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter4_b_1_reg_750_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_b_1_reg_7500),
        .D(pix_4_reg_580[1]),
        .Q(\ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[1] ),
        .R(\ap_phi_reg_pp0_iter4_r_1_reg_741[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter4_b_1_reg_750_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_b_1_reg_7500),
        .D(pix_4_reg_580[2]),
        .Q(\ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[2] ),
        .R(\ap_phi_reg_pp0_iter4_r_1_reg_741[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter4_b_1_reg_750_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_b_1_reg_7500),
        .D(pix_4_reg_580[3]),
        .Q(\ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[3] ),
        .R(\ap_phi_reg_pp0_iter4_r_1_reg_741[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter4_b_1_reg_750_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_b_1_reg_7500),
        .D(pix_4_reg_580[4]),
        .Q(\ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[4] ),
        .R(\ap_phi_reg_pp0_iter4_r_1_reg_741[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter4_b_1_reg_750_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_b_1_reg_7500),
        .D(pix_4_reg_580[5]),
        .Q(\ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[5] ),
        .R(\ap_phi_reg_pp0_iter4_r_1_reg_741[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter4_b_1_reg_750_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_b_1_reg_7500),
        .D(pix_4_reg_580[6]),
        .Q(\ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[6] ),
        .R(\ap_phi_reg_pp0_iter4_r_1_reg_741[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter4_b_1_reg_750_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_b_1_reg_7500),
        .D(pix_4_reg_580[7]),
        .Q(\ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[7] ),
        .R(\ap_phi_reg_pp0_iter4_r_1_reg_741[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter4_b_1_reg_750_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_b_1_reg_7500),
        .D(pix_4_reg_580[8]),
        .Q(\ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[8] ),
        .R(\ap_phi_reg_pp0_iter4_r_1_reg_741[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter4_b_1_reg_750_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_b_1_reg_7500),
        .D(pix_4_reg_580[9]),
        .Q(\ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[9] ),
        .R(\ap_phi_reg_pp0_iter4_r_1_reg_741[9]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hE000)) 
    \ap_phi_reg_pp0_iter4_r_1_reg_741[9]_i_1 
       (.I0(icmp_ln772_reg_2189_pp0_iter2_reg),
        .I1(\icmp_ln633_reg_2150_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\ap_phi_reg_pp0_iter4_r_1_reg_741[9]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_phi_reg_pp0_iter4_r_1_reg_741[9]_i_2 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_block_pp0_stage0_subdone),
        .O(ap_phi_reg_pp0_iter4_b_1_reg_7500));
  FDRE \ap_phi_reg_pp0_iter4_r_1_reg_741_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_b_1_reg_7500),
        .D(pix_reg_600[0]),
        .Q(ap_phi_reg_pp0_iter4_r_1_reg_741[0]),
        .R(\ap_phi_reg_pp0_iter4_r_1_reg_741[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter4_r_1_reg_741_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_b_1_reg_7500),
        .D(pix_reg_600[1]),
        .Q(ap_phi_reg_pp0_iter4_r_1_reg_741[1]),
        .R(\ap_phi_reg_pp0_iter4_r_1_reg_741[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter4_r_1_reg_741_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_b_1_reg_7500),
        .D(pix_reg_600[2]),
        .Q(ap_phi_reg_pp0_iter4_r_1_reg_741[2]),
        .R(\ap_phi_reg_pp0_iter4_r_1_reg_741[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter4_r_1_reg_741_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_b_1_reg_7500),
        .D(pix_reg_600[3]),
        .Q(ap_phi_reg_pp0_iter4_r_1_reg_741[3]),
        .R(\ap_phi_reg_pp0_iter4_r_1_reg_741[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter4_r_1_reg_741_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_b_1_reg_7500),
        .D(pix_reg_600[4]),
        .Q(ap_phi_reg_pp0_iter4_r_1_reg_741[4]),
        .R(\ap_phi_reg_pp0_iter4_r_1_reg_741[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter4_r_1_reg_741_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_b_1_reg_7500),
        .D(pix_reg_600[5]),
        .Q(ap_phi_reg_pp0_iter4_r_1_reg_741[5]),
        .R(\ap_phi_reg_pp0_iter4_r_1_reg_741[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter4_r_1_reg_741_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_b_1_reg_7500),
        .D(pix_reg_600[6]),
        .Q(ap_phi_reg_pp0_iter4_r_1_reg_741[6]),
        .R(\ap_phi_reg_pp0_iter4_r_1_reg_741[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter4_r_1_reg_741_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_b_1_reg_7500),
        .D(pix_reg_600[7]),
        .Q(ap_phi_reg_pp0_iter4_r_1_reg_741[7]),
        .R(\ap_phi_reg_pp0_iter4_r_1_reg_741[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter4_r_1_reg_741_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_b_1_reg_7500),
        .D(pix_reg_600[8]),
        .Q(ap_phi_reg_pp0_iter4_r_1_reg_741[8]),
        .R(\ap_phi_reg_pp0_iter4_r_1_reg_741[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter4_r_1_reg_741_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_b_1_reg_7500),
        .D(pix_reg_600[9]),
        .Q(ap_phi_reg_pp0_iter4_r_1_reg_741[9]),
        .R(\ap_phi_reg_pp0_iter4_r_1_reg_741[9]_i_1_n_5 ));
  FDRE \cmp161_i_reg_2170_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_5),
        .Q(\cmp161_i_reg_2170_reg_n_5_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE2)) 
    \enable_6_reg_2326[4]_i_1 
       (.I0(\enable_6_reg_2326_reg_n_5_[4] ),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(p_3_in),
        .O(\enable_6_reg_2326[4]_i_1_n_5 ));
  FDRE \enable_6_reg_2326_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln769_fu_1422_p1),
        .Q(\enable_6_reg_2326_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \enable_6_reg_2326_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in),
        .Q(\enable_6_reg_2326_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \enable_6_reg_2326_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln797_fu_1452_p2_carry_n_8),
        .Q(\enable_6_reg_2326_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \enable_6_reg_2326_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln798_fu_1478_p2_carry_n_8),
        .Q(\enable_6_reg_2326_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \enable_6_reg_2326_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\enable_6_reg_2326[4]_i_1_n_5 ),
        .Q(\enable_6_reg_2326_reg_n_5_[4] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 enable_fu_1416_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_enable_fu_1416_p2_carry_CO_UNCONNECTED[7:5],zext_ln769_fu_1422_p1,enable_fu_1416_p2_carry_n_9,enable_fu_1416_p2_carry_n_10,enable_fu_1416_p2_carry_n_11,enable_fu_1416_p2_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,enable_fu_1416_p2_carry_i_1_n_5,enable_fu_1416_p2_carry_i_2_n_5,enable_fu_1416_p2_carry_i_3_n_5,enable_fu_1416_p2_carry_i_4_n_5,enable_fu_1416_p2_carry_i_5_n_5}),
        .O(NLW_enable_fu_1416_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,enable_fu_1416_p2_carry_i_6_n_5,enable_fu_1416_p2_carry_i_7_n_5,enable_fu_1416_p2_carry_i_8_n_5,enable_fu_1416_p2_carry_i_9_n_5,enable_fu_1416_p2_carry_i_10_n_5}));
  LUT6 #(
    .INIT(64'h32AAA8CF2220888A)) 
    enable_fu_1416_p2_carry_i_1
       (.I0(icmp_ln799_fu_1504_p2_carry_i_25_n_5),
        .I1(sub_ln790_fu_1276_p2_carry__0_n_10),
        .I2(enable_fu_1416_p2_carry_i_11_n_5),
        .I3(sub_ln790_fu_1276_p2[8]),
        .I4(sub_ln790_fu_1276_p2[9]),
        .I5(enable_fu_1416_p2_carry_i_12_n_5),
        .O(enable_fu_1416_p2_carry_i_1_n_5));
  LUT6 #(
    .INIT(64'h8448303048840303)) 
    enable_fu_1416_p2_carry_i_10
       (.I0(sub_ln790_fu_1276_p2_carry__0_n_10),
        .I1(sub_ln790_fu_1276_p2[0]),
        .I2(sub_ln790_fu_1276_p2[1]),
        .I3(sub_ln791_fu_1312_p2_carry__0_n_10),
        .I4(sub_ln791_fu_1312_p2[0]),
        .I5(sub_ln791_fu_1312_p2[1]),
        .O(enable_fu_1416_p2_carry_i_10_n_5));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    enable_fu_1416_p2_carry_i_11
       (.I0(sub_ln790_fu_1276_p2[7]),
        .I1(enable_fu_1416_p2_carry_i_21_n_5),
        .I2(sub_ln790_fu_1276_p2[6]),
        .O(enable_fu_1416_p2_carry_i_11_n_5));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT5 #(
    .INIT(32'hAAAA5556)) 
    enable_fu_1416_p2_carry_i_12
       (.I0(sub_ln791_fu_1312_p2[8]),
        .I1(sub_ln791_fu_1312_p2[7]),
        .I2(icmp_ln799_fu_1504_p2_carry_i_14_n_5),
        .I3(sub_ln791_fu_1312_p2[6]),
        .I4(sub_ln791_fu_1312_p2_carry__0_n_10),
        .O(enable_fu_1416_p2_carry_i_12_n_5));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT4 #(
    .INIT(16'h55A9)) 
    enable_fu_1416_p2_carry_i_13
       (.I0(sub_ln790_fu_1276_p2[7]),
        .I1(sub_ln790_fu_1276_p2[6]),
        .I2(enable_fu_1416_p2_carry_i_21_n_5),
        .I3(sub_ln790_fu_1276_p2_carry__0_n_10),
        .O(enable_fu_1416_p2_carry_i_13_n_5));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    enable_fu_1416_p2_carry_i_14
       (.I0(sub_ln790_fu_1276_p2[6]),
        .I1(sub_ln790_fu_1276_p2_carry__0_n_10),
        .I2(enable_fu_1416_p2_carry_i_21_n_5),
        .O(enable_fu_1416_p2_carry_i_14_n_5));
  LUT3 #(
    .INIT(8'h9A)) 
    enable_fu_1416_p2_carry_i_15
       (.I0(sub_ln790_fu_1276_p2[5]),
        .I1(sub_ln790_fu_1276_p2_carry__0_n_10),
        .I2(enable_fu_1416_p2_carry_i_22_n_5),
        .O(enable_fu_1416_p2_carry_i_15_n_5));
  LUT6 #(
    .INIT(64'h999999999999999A)) 
    enable_fu_1416_p2_carry_i_16
       (.I0(sub_ln790_fu_1276_p2[4]),
        .I1(sub_ln790_fu_1276_p2_carry__0_n_10),
        .I2(sub_ln790_fu_1276_p2[3]),
        .I3(sub_ln790_fu_1276_p2[0]),
        .I4(sub_ln790_fu_1276_p2[1]),
        .I5(sub_ln790_fu_1276_p2[2]),
        .O(enable_fu_1416_p2_carry_i_16_n_5));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT5 #(
    .INIT(32'h66666665)) 
    enable_fu_1416_p2_carry_i_17
       (.I0(sub_ln790_fu_1276_p2[3]),
        .I1(sub_ln790_fu_1276_p2_carry__0_n_10),
        .I2(sub_ln790_fu_1276_p2[2]),
        .I3(sub_ln790_fu_1276_p2[1]),
        .I4(sub_ln790_fu_1276_p2[0]),
        .O(enable_fu_1416_p2_carry_i_17_n_5));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'h999A)) 
    enable_fu_1416_p2_carry_i_18
       (.I0(sub_ln790_fu_1276_p2[2]),
        .I1(sub_ln790_fu_1276_p2_carry__0_n_10),
        .I2(sub_ln790_fu_1276_p2[0]),
        .I3(sub_ln790_fu_1276_p2[1]),
        .O(enable_fu_1416_p2_carry_i_18_n_5));
  LUT6 #(
    .INIT(64'h55555555AAAAAAA9)) 
    enable_fu_1416_p2_carry_i_19
       (.I0(sub_ln790_fu_1276_p2[9]),
        .I1(sub_ln790_fu_1276_p2[8]),
        .I2(sub_ln790_fu_1276_p2[6]),
        .I3(enable_fu_1416_p2_carry_i_21_n_5),
        .I4(sub_ln790_fu_1276_p2[7]),
        .I5(sub_ln790_fu_1276_p2_carry__0_n_10),
        .O(enable_fu_1416_p2_carry_i_19_n_5));
  LUT6 #(
    .INIT(64'hAA560000EE7E8814)) 
    enable_fu_1416_p2_carry_i_2
       (.I0(sub_ln791_fu_1312_p2[7]),
        .I1(sub_ln791_fu_1312_p2[6]),
        .I2(icmp_ln799_fu_1504_p2_carry_i_14_n_5),
        .I3(sub_ln791_fu_1312_p2_carry__0_n_10),
        .I4(enable_fu_1416_p2_carry_i_13_n_5),
        .I5(enable_fu_1416_p2_carry_i_14_n_5),
        .O(enable_fu_1416_p2_carry_i_2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT5 #(
    .INIT(32'h5554AAAB)) 
    enable_fu_1416_p2_carry_i_20
       (.I0(sub_ln790_fu_1276_p2_carry__0_n_10),
        .I1(sub_ln790_fu_1276_p2[6]),
        .I2(enable_fu_1416_p2_carry_i_21_n_5),
        .I3(sub_ln790_fu_1276_p2[7]),
        .I4(sub_ln790_fu_1276_p2[8]),
        .O(enable_fu_1416_p2_carry_i_20_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    enable_fu_1416_p2_carry_i_21
       (.I0(sub_ln790_fu_1276_p2[5]),
        .I1(sub_ln790_fu_1276_p2[3]),
        .I2(sub_ln790_fu_1276_p2[0]),
        .I3(sub_ln790_fu_1276_p2[1]),
        .I4(sub_ln790_fu_1276_p2[2]),
        .I5(sub_ln790_fu_1276_p2[4]),
        .O(enable_fu_1416_p2_carry_i_21_n_5));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    enable_fu_1416_p2_carry_i_22
       (.I0(sub_ln790_fu_1276_p2[4]),
        .I1(sub_ln790_fu_1276_p2[2]),
        .I2(sub_ln790_fu_1276_p2[1]),
        .I3(sub_ln790_fu_1276_p2[0]),
        .I4(sub_ln790_fu_1276_p2[3]),
        .O(enable_fu_1416_p2_carry_i_22_n_5));
  LUT6 #(
    .INIT(64'h009A009A9AFF009A)) 
    enable_fu_1416_p2_carry_i_3
       (.I0(sub_ln791_fu_1312_p2[5]),
        .I1(sub_ln791_fu_1312_p2_carry__0_n_10),
        .I2(icmp_ln799_fu_1504_p2_carry_i_17_n_5),
        .I3(enable_fu_1416_p2_carry_i_15_n_5),
        .I4(icmp_ln799_fu_1504_p2_carry_i_20_n_5),
        .I5(enable_fu_1416_p2_carry_i_16_n_5),
        .O(enable_fu_1416_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    enable_fu_1416_p2_carry_i_4
       (.I0(icmp_ln799_fu_1504_p2_carry_i_22_n_5),
        .I1(enable_fu_1416_p2_carry_i_17_n_5),
        .I2(icmp_ln799_fu_1504_p2_carry_i_24_n_5),
        .I3(enable_fu_1416_p2_carry_i_18_n_5),
        .O(enable_fu_1416_p2_carry_i_4_n_5));
  LUT6 #(
    .INIT(64'h00A684EEA60084EE)) 
    enable_fu_1416_p2_carry_i_5
       (.I0(sub_ln791_fu_1312_p2[1]),
        .I1(sub_ln791_fu_1312_p2[0]),
        .I2(sub_ln791_fu_1312_p2_carry__0_n_10),
        .I3(sub_ln790_fu_1276_p2[1]),
        .I4(sub_ln790_fu_1276_p2[0]),
        .I5(sub_ln790_fu_1276_p2_carry__0_n_10),
        .O(enable_fu_1416_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h6006)) 
    enable_fu_1416_p2_carry_i_6
       (.I0(enable_fu_1416_p2_carry_i_19_n_5),
        .I1(icmp_ln799_fu_1504_p2_carry_i_25_n_5),
        .I2(enable_fu_1416_p2_carry_i_20_n_5),
        .I3(icmp_ln799_fu_1504_p2_carry_i_26_n_5),
        .O(enable_fu_1416_p2_carry_i_6_n_5));
  LUT6 #(
    .INIT(64'h4428881411812242)) 
    enable_fu_1416_p2_carry_i_7
       (.I0(sub_ln791_fu_1312_p2[7]),
        .I1(sub_ln791_fu_1312_p2[6]),
        .I2(icmp_ln799_fu_1504_p2_carry_i_14_n_5),
        .I3(sub_ln791_fu_1312_p2_carry__0_n_10),
        .I4(enable_fu_1416_p2_carry_i_13_n_5),
        .I5(enable_fu_1416_p2_carry_i_14_n_5),
        .O(enable_fu_1416_p2_carry_i_7_n_5));
  LUT6 #(
    .INIT(64'h9A65000000009A65)) 
    enable_fu_1416_p2_carry_i_8
       (.I0(sub_ln791_fu_1312_p2[5]),
        .I1(sub_ln791_fu_1312_p2_carry__0_n_10),
        .I2(icmp_ln799_fu_1504_p2_carry_i_17_n_5),
        .I3(enable_fu_1416_p2_carry_i_15_n_5),
        .I4(enable_fu_1416_p2_carry_i_16_n_5),
        .I5(icmp_ln799_fu_1504_p2_carry_i_20_n_5),
        .O(enable_fu_1416_p2_carry_i_8_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    enable_fu_1416_p2_carry_i_9
       (.I0(enable_fu_1416_p2_carry_i_17_n_5),
        .I1(icmp_ln799_fu_1504_p2_carry_i_22_n_5),
        .I2(enable_fu_1416_p2_carry_i_18_n_5),
        .I3(icmp_ln799_fu_1504_p2_carry_i_24_n_5),
        .O(enable_fu_1416_p2_carry_i_9_n_5));
  design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_8 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_173,flow_control_loop_pipe_sequential_init_U_n_174,flow_control_loop_pipe_sequential_init_U_n_175,flow_control_loop_pipe_sequential_init_U_n_176,flow_control_loop_pipe_sequential_init_U_n_177,flow_control_loop_pipe_sequential_init_U_n_178}),
        .E(p_0_0_09481407_i_fu_268),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_180,flow_control_loop_pipe_sequential_init_U_n_181,flow_control_loop_pipe_sequential_init_U_n_182,flow_control_loop_pipe_sequential_init_U_n_183,flow_control_loop_pipe_sequential_init_U_n_184,flow_control_loop_pipe_sequential_init_U_n_185}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_8),
        .address1({lineBuffer_1_address1[10],flow_control_loop_pipe_sequential_init_U_n_163,lineBuffer_1_address1[8],flow_control_loop_pipe_sequential_init_U_n_165,flow_control_loop_pipe_sequential_init_U_n_166,flow_control_loop_pipe_sequential_init_U_n_167,flow_control_loop_pipe_sequential_init_U_n_168,flow_control_loop_pipe_sequential_init_U_n_169,flow_control_loop_pipe_sequential_init_U_n_170,flow_control_loop_pipe_sequential_init_U_n_171,lineBuffer_1_address1[0]}),
        .and_ln833_fu_904_p2(and_ln833_fu_904_p2),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(p_0_0_0948_114981509_i_fu_244),
        .ap_loop_exit_ready_pp0_iter3_reg(ap_loop_exit_ready_pp0_iter3_reg),
        .ap_rst_n(ap_rst_n),
        .\cmp161_i_reg_2170_reg[0] (flow_control_loop_pipe_sequential_init_U_n_5),
        .\cmp161_i_reg_2170_reg[0]_0 (\cmp161_i_reg_2170_reg_n_5_[0] ),
        .cmp203_i_reg_550(cmp203_i_reg_550),
        .grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg),
        .grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_187),
        .grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_0(flow_control_loop_pipe_sequential_init_U_n_188),
        .grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_1(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg),
        .icmp_ln633_fu_842_p2(icmp_ln633_fu_842_p2),
        .\icmp_ln633_reg_2150_reg[0] (\icmp_ln633_reg_2150_reg[0]_0 ),
        .icmp_ln643_reg_2154(icmp_ln643_reg_2154),
        .\icmp_ln643_reg_2154_reg[0] (\icmp_ln643_reg_2154_reg[0]_0 ),
        .icmp_ln772_fu_892_p2(icmp_ln772_fu_892_p2),
        .\icmp_ln772_reg_2189_pp0_iter2_reg_reg[0]__0 (\icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_2_0 [0]),
        .\icmp_ln772_reg_2189_pp0_iter2_reg_reg[0]__0_0 (\icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_2_n_5 ),
        .\p_0_0_09481407_i_fu_268_reg[9] (\p_0_0_09481407_i_fu_268_reg[9]_0 ),
        .\p_0_0_09481407_i_fu_268_reg[9]_0 (lineBuffer_1_q1),
        .\p_0_0_09481407_i_fu_268_reg[9]_1 (p_0_2_0_0_09161504_i_fu_232__0),
        .\p_0_0_09481408_lcssa1458_i_load_reg_475_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_72,flow_control_loop_pipe_sequential_init_U_n_73,flow_control_loop_pipe_sequential_init_U_n_74,flow_control_loop_pipe_sequential_init_U_n_75,flow_control_loop_pipe_sequential_init_U_n_76,flow_control_loop_pipe_sequential_init_U_n_77,flow_control_loop_pipe_sequential_init_U_n_78,flow_control_loop_pipe_sequential_init_U_n_79,flow_control_loop_pipe_sequential_init_U_n_80,flow_control_loop_pipe_sequential_init_U_n_81}),
        .\p_0_0_0948_114981509_i_fu_244_reg[9] (\p_0_0_0948_114981509_i_fu_244_reg[9]_0 ),
        .\p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31}),
        .\p_0_0_0948_21437_i_fu_280_reg[0] (\icmp_ln633_reg_2150_reg_n_5_[0] ),
        .\p_0_0_0948_21437_i_fu_280_reg[0]_0 (\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .\p_0_0_0948_21437_i_fu_280_reg[1] (\p_0_0_0948_21437_i_fu_280_reg[1]_0 ),
        .\p_0_0_0948_21437_i_fu_280_reg[2] (\p_0_0_0948_21437_i_fu_280_reg[2]_0 ),
        .\p_0_0_0948_21437_i_fu_280_reg[3] (\p_0_0_0948_21437_i_fu_280_reg[3]_0 ),
        .\p_0_0_0948_21437_i_fu_280_reg[4] (\p_0_0_0948_21437_i_fu_280_reg[4]_0 ),
        .\p_0_0_0948_21437_i_fu_280_reg[5] (\p_0_0_0948_21437_i_fu_280_reg[5]_0 ),
        .\p_0_0_0948_21437_i_fu_280_reg[6] (\p_0_0_0948_21437_i_fu_280_reg[6]_0 ),
        .\p_0_0_0948_21437_i_fu_280_reg[7] (\p_0_0_0948_21437_i_fu_280_reg[7]_0 ),
        .\p_0_0_0948_21437_i_fu_280_reg[8] (\p_0_0_0948_21437_i_fu_280_reg[8]_0 ),
        .\p_0_0_0948_21437_i_fu_280_reg[9] (\p_0_0_0948_21437_i_fu_280_reg[9]_0 ),
        .\p_0_0_0948_21437_i_fu_280_reg[9]_0 (p_0_2_0_0_09101516_i_fu_256),
        .\p_0_0_0948_21437_i_fu_280_reg[9]_1 (\p_0_0_0948_21437_i_fu_280_reg[9]_1 ),
        .\p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41}),
        .\p_0_0_09491404_i_fu_264_reg[9] (\p_0_0_09491404_i_fu_264_reg[9]_0 ),
        .\p_0_0_09491404_i_fu_264_reg[9]_0 (p_0_1_0_0_09151502_i_fu_228),
        .\p_0_0_09491405_lcssa1456_i_load_reg_470_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_112,flow_control_loop_pipe_sequential_init_U_n_113,flow_control_loop_pipe_sequential_init_U_n_114,flow_control_loop_pipe_sequential_init_U_n_115,flow_control_loop_pipe_sequential_init_U_n_116,flow_control_loop_pipe_sequential_init_U_n_117,flow_control_loop_pipe_sequential_init_U_n_118,flow_control_loop_pipe_sequential_init_U_n_119,flow_control_loop_pipe_sequential_init_U_n_120,flow_control_loop_pipe_sequential_init_U_n_121}),
        .\p_0_0_0949_114961507_i_fu_240_reg[9] (\p_0_0_0949_114961507_i_fu_240_reg[9]_0 ),
        .\p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_142,flow_control_loop_pipe_sequential_init_U_n_143,flow_control_loop_pipe_sequential_init_U_n_144,flow_control_loop_pipe_sequential_init_U_n_145,flow_control_loop_pipe_sequential_init_U_n_146,flow_control_loop_pipe_sequential_init_U_n_147,flow_control_loop_pipe_sequential_init_U_n_148,flow_control_loop_pipe_sequential_init_U_n_149,flow_control_loop_pipe_sequential_init_U_n_150,flow_control_loop_pipe_sequential_init_U_n_151}),
        .\p_0_0_0949_21434_i_fu_276_reg[0] (\p_0_0_0949_21434_i_fu_276_reg[0]_0 ),
        .\p_0_0_0949_21434_i_fu_276_reg[1] (\p_0_0_0949_21434_i_fu_276_reg[1]_0 ),
        .\p_0_0_0949_21434_i_fu_276_reg[2] (\p_0_0_0949_21434_i_fu_276_reg[2]_0 ),
        .\p_0_0_0949_21434_i_fu_276_reg[3] (\p_0_0_0949_21434_i_fu_276_reg[3]_0 ),
        .\p_0_0_0949_21434_i_fu_276_reg[4] (\p_0_0_0949_21434_i_fu_276_reg[4]_0 ),
        .\p_0_0_0949_21434_i_fu_276_reg[5] (\p_0_0_0949_21434_i_fu_276_reg[5]_0 ),
        .\p_0_0_0949_21434_i_fu_276_reg[6] (\p_0_0_0949_21434_i_fu_276_reg[6]_0 ),
        .\p_0_0_0949_21434_i_fu_276_reg[7] (\p_0_0_0949_21434_i_fu_276_reg[7]_0 ),
        .\p_0_0_0949_21434_i_fu_276_reg[8] (\p_0_0_0949_21434_i_fu_276_reg[8]_0 ),
        .\p_0_0_0949_21434_i_fu_276_reg[9] (\p_0_0_0949_21434_i_fu_276_reg[9]_0 ),
        .\p_0_0_0949_21434_i_fu_276_reg[9]_0 (p_0_1_0_0_09091514_i_fu_252),
        .\p_0_0_0949_21434_i_fu_276_reg[9]_1 (\p_0_0_0949_21434_i_fu_276_reg[9]_1 ),
        .\p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_132,flow_control_loop_pipe_sequential_init_U_n_133,flow_control_loop_pipe_sequential_init_U_n_134,flow_control_loop_pipe_sequential_init_U_n_135,flow_control_loop_pipe_sequential_init_U_n_136,flow_control_loop_pipe_sequential_init_U_n_137,flow_control_loop_pipe_sequential_init_U_n_138,flow_control_loop_pipe_sequential_init_U_n_139,flow_control_loop_pipe_sequential_init_U_n_140,flow_control_loop_pipe_sequential_init_U_n_141}),
        .\p_0_0_09501401_i_fu_260_reg[9] (\p_0_0_09501401_i_fu_260_reg[9]_0 ),
        .\p_0_0_09501401_i_fu_260_reg[9]_0 (p_0_0_0_0_09141500_i_fu_224),
        .\p_0_0_09501402_lcssa1454_i_load_reg_465_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_92,flow_control_loop_pipe_sequential_init_U_n_93,flow_control_loop_pipe_sequential_init_U_n_94,flow_control_loop_pipe_sequential_init_U_n_95,flow_control_loop_pipe_sequential_init_U_n_96,flow_control_loop_pipe_sequential_init_U_n_97,flow_control_loop_pipe_sequential_init_U_n_98,flow_control_loop_pipe_sequential_init_U_n_99,flow_control_loop_pipe_sequential_init_U_n_100,flow_control_loop_pipe_sequential_init_U_n_101}),
        .\p_0_0_0950_114941505_i_fu_236_reg[9] (\p_0_0_0950_114941505_i_fu_236_reg[9]_0 ),
        .\p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21}),
        .\p_0_0_0950_21431_i_fu_272_reg[0] (\p_0_0_0950_21431_i_fu_272_reg[0]_0 ),
        .\p_0_0_0950_21431_i_fu_272_reg[1] (\p_0_0_0950_21431_i_fu_272_reg[1]_0 ),
        .\p_0_0_0950_21431_i_fu_272_reg[2] (\p_0_0_0950_21431_i_fu_272_reg[2]_0 ),
        .\p_0_0_0950_21431_i_fu_272_reg[3] (\p_0_0_0950_21431_i_fu_272_reg[3]_0 ),
        .\p_0_0_0950_21431_i_fu_272_reg[4] (\p_0_0_0950_21431_i_fu_272_reg[4]_0 ),
        .\p_0_0_0950_21431_i_fu_272_reg[5] (\p_0_0_0950_21431_i_fu_272_reg[5]_0 ),
        .\p_0_0_0950_21431_i_fu_272_reg[6] (\p_0_0_0950_21431_i_fu_272_reg[6]_0 ),
        .\p_0_0_0950_21431_i_fu_272_reg[7] (\p_0_0_0950_21431_i_fu_272_reg[7]_0 ),
        .\p_0_0_0950_21431_i_fu_272_reg[8] (\p_0_0_0950_21431_i_fu_272_reg[8]_0 ),
        .\p_0_0_0950_21431_i_fu_272_reg[9] (\p_0_0_0950_21431_i_fu_272_reg[9]_0 ),
        .\p_0_0_0950_21431_i_fu_272_reg[9]_0 (p_0_0_0_0_09081512_i_fu_248),
        .\p_0_0_0950_21431_i_fu_272_reg[9]_1 (\p_0_0_0950_21431_i_fu_272_reg[9]_1 ),
        .\p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_52,flow_control_loop_pipe_sequential_init_U_n_53,flow_control_loop_pipe_sequential_init_U_n_54,flow_control_loop_pipe_sequential_init_U_n_55,flow_control_loop_pipe_sequential_init_U_n_56,flow_control_loop_pipe_sequential_init_U_n_57,flow_control_loop_pipe_sequential_init_U_n_58,flow_control_loop_pipe_sequential_init_U_n_59,flow_control_loop_pipe_sequential_init_U_n_60,flow_control_loop_pipe_sequential_init_U_n_61}),
        .\p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_62,flow_control_loop_pipe_sequential_init_U_n_63,flow_control_loop_pipe_sequential_init_U_n_64,flow_control_loop_pipe_sequential_init_U_n_65,flow_control_loop_pipe_sequential_init_U_n_66,flow_control_loop_pipe_sequential_init_U_n_67,flow_control_loop_pipe_sequential_init_U_n_68,flow_control_loop_pipe_sequential_init_U_n_69,flow_control_loop_pipe_sequential_init_U_n_70,flow_control_loop_pipe_sequential_init_U_n_71}),
        .\p_0_0_0_0_09081512_i_fu_248_reg[9] (\p_0_0_0_0_09081512_i_fu_248_reg[9]_0 ),
        .\p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_102,flow_control_loop_pipe_sequential_init_U_n_103,flow_control_loop_pipe_sequential_init_U_n_104,flow_control_loop_pipe_sequential_init_U_n_105,flow_control_loop_pipe_sequential_init_U_n_106,flow_control_loop_pipe_sequential_init_U_n_107,flow_control_loop_pipe_sequential_init_U_n_108,flow_control_loop_pipe_sequential_init_U_n_109,flow_control_loop_pipe_sequential_init_U_n_110,flow_control_loop_pipe_sequential_init_U_n_111}),
        .\p_0_0_0_0_09141500_i_fu_224_reg[9] (\p_0_0_0_0_09141500_i_fu_224_reg[9]_0 ),
        .\p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_152,flow_control_loop_pipe_sequential_init_U_n_153,flow_control_loop_pipe_sequential_init_U_n_154,flow_control_loop_pipe_sequential_init_U_n_155,flow_control_loop_pipe_sequential_init_U_n_156,flow_control_loop_pipe_sequential_init_U_n_157,flow_control_loop_pipe_sequential_init_U_n_158,flow_control_loop_pipe_sequential_init_U_n_159,flow_control_loop_pipe_sequential_init_U_n_160,flow_control_loop_pipe_sequential_init_U_n_161}),
        .\p_0_1_0_0_09091514_i_fu_252_reg[9] (\p_0_1_0_0_09091514_i_fu_252_reg[9]_0 ),
        .\p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_122,flow_control_loop_pipe_sequential_init_U_n_123,flow_control_loop_pipe_sequential_init_U_n_124,flow_control_loop_pipe_sequential_init_U_n_125,flow_control_loop_pipe_sequential_init_U_n_126,flow_control_loop_pipe_sequential_init_U_n_127,flow_control_loop_pipe_sequential_init_U_n_128,flow_control_loop_pipe_sequential_init_U_n_129,flow_control_loop_pipe_sequential_init_U_n_130,flow_control_loop_pipe_sequential_init_U_n_131}),
        .\p_0_1_0_0_09151502_i_fu_228_reg[9] (\p_0_1_0_0_09151502_i_fu_228_reg[9]_0 ),
        .\p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44,flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46,flow_control_loop_pipe_sequential_init_U_n_47,flow_control_loop_pipe_sequential_init_U_n_48,flow_control_loop_pipe_sequential_init_U_n_49,flow_control_loop_pipe_sequential_init_U_n_50,flow_control_loop_pipe_sequential_init_U_n_51}),
        .\p_0_2_0_0_09101516_i_fu_256_reg[9] (\p_0_2_0_0_09101516_i_fu_256_reg[9]_0 ),
        .\p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_82,flow_control_loop_pipe_sequential_init_U_n_83,flow_control_loop_pipe_sequential_init_U_n_84,flow_control_loop_pipe_sequential_init_U_n_85,flow_control_loop_pipe_sequential_init_U_n_86,flow_control_loop_pipe_sequential_init_U_n_87,flow_control_loop_pipe_sequential_init_U_n_88,flow_control_loop_pipe_sequential_init_U_n_89,flow_control_loop_pipe_sequential_init_U_n_90,flow_control_loop_pipe_sequential_init_U_n_91}),
        .\p_0_2_0_0_09161504_i_fu_232_reg[9] (\p_0_2_0_0_09161504_i_fu_232_reg[9]_0 ),
        .q1(q1),
        .ram_reg_bram_1({\x_fu_220_reg_n_5_[10] ,\x_fu_220_reg_n_5_[9] ,\x_fu_220_reg_n_5_[8] ,\x_fu_220_reg_n_5_[7] ,\x_fu_220_reg_n_5_[6] ,\x_fu_220_reg_n_5_[5] ,\x_fu_220_reg_n_5_[4] ,\x_fu_220_reg_n_5_[3] ,\x_fu_220_reg_n_5_[2] ,\x_fu_220_reg_n_5_[1] ,\x_fu_220_reg_n_5_[0] }),
        .x_phase_reg_451(x_phase_reg_451));
  LUT4 #(
    .INIT(16'h2000)) 
    \icmp_ln633_reg_2150[0]_i_3 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln633_reg_2150_reg_n_5_[0] ),
        .I2(ram_reg_bram_1),
        .I3(icmp_ln643_reg_2154),
        .O(\icmp_ln633_reg_2150[0]_i_3_n_5 ));
  FDRE \icmp_ln633_reg_2150_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln633_reg_2150_reg_n_5_[0] ),
        .Q(icmp_ln633_reg_2150_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln633_reg_2150_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln633_reg_2150_pp0_iter1_reg),
        .Q(\icmp_ln633_reg_2150_pp0_iter2_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln633_reg_2150_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln633_reg_2150_pp0_iter2_reg_reg_n_5_[0] ),
        .Q(icmp_ln633_reg_2150_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln633_reg_2150_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln633_fu_842_p2),
        .Q(\icmp_ln633_reg_2150_reg_n_5_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 icmp_ln643_fu_864_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln643_fu_864_p2_carry_CO_UNCONNECTED[7:6],icmp_ln643_fu_864_p2,icmp_ln643_fu_864_p2_carry_n_8,icmp_ln643_fu_864_p2_carry_n_9,icmp_ln643_fu_864_p2_carry_n_10,icmp_ln643_fu_864_p2_carry_n_11,icmp_ln643_fu_864_p2_carry_n_12}),
        .DI({1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_173,flow_control_loop_pipe_sequential_init_U_n_174,flow_control_loop_pipe_sequential_init_U_n_175,flow_control_loop_pipe_sequential_init_U_n_176,flow_control_loop_pipe_sequential_init_U_n_177,flow_control_loop_pipe_sequential_init_U_n_178}),
        .O(NLW_icmp_ln643_fu_864_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_180,flow_control_loop_pipe_sequential_init_U_n_181,flow_control_loop_pipe_sequential_init_U_n_182,flow_control_loop_pipe_sequential_init_U_n_183,flow_control_loop_pipe_sequential_init_U_n_184,flow_control_loop_pipe_sequential_init_U_n_185}));
  FDRE \icmp_ln643_reg_2154_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln643_fu_864_p2),
        .Q(icmp_ln643_reg_2154),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/icmp_ln772_reg_2189_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2 " *) 
  SRL16E \icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln772_fu_892_p2),
        .Q(\icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_2 
       (.I0(\icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_3_n_5 ),
        .I1(\icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_4_n_5 ),
        .I2(\icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_2_0 [2]),
        .I3(\icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_2_0 [13]),
        .I4(\icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_2_0 [5]),
        .I5(\icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_2_0 [7]),
        .O(\icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_3 
       (.I0(\icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_2_0 [4]),
        .I1(\icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_2_0 [11]),
        .I2(\icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_2_0 [12]),
        .I3(\icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_2_0 [10]),
        .I4(\icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_2_0 [6]),
        .I5(\icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_2_0 [1]),
        .O(\icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_4 
       (.I0(\icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_2_0 [9]),
        .I1(\icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_2_0 [14]),
        .I2(\icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_2_0 [3]),
        .I3(\icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_2_0 [8]),
        .O(\icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_4_n_5 ));
  FDRE \icmp_ln772_reg_2189_pp0_iter2_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_n_5 ),
        .Q(icmp_ln772_reg_2189_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln772_reg_2189_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln772_reg_2189_pp0_iter2_reg),
        .Q(icmp_ln772_reg_2189_pp0_iter3_reg),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln796_fu_1426_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln796_fu_1426_p2_carry_CO_UNCONNECTED[7:5],p_0_in,icmp_ln796_fu_1426_p2_carry_n_9,icmp_ln796_fu_1426_p2_carry_n_10,icmp_ln796_fu_1426_p2_carry_n_11,icmp_ln796_fu_1426_p2_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,icmp_ln796_fu_1426_p2_carry_i_1_n_5,icmp_ln796_fu_1426_p2_carry_i_2_n_5,icmp_ln796_fu_1426_p2_carry_i_3_n_5,icmp_ln796_fu_1426_p2_carry_i_4_n_5,icmp_ln796_fu_1426_p2_carry_i_5_n_5}),
        .O(NLW_icmp_ln796_fu_1426_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,icmp_ln796_fu_1426_p2_carry_i_6_n_5,icmp_ln796_fu_1426_p2_carry_i_7_n_5,icmp_ln796_fu_1426_p2_carry_i_8_n_5,icmp_ln796_fu_1426_p2_carry_i_9_n_5,icmp_ln796_fu_1426_p2_carry_i_10_n_5}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln796_fu_1426_p2_carry_i_1
       (.I0(enable_fu_1416_p2_carry_i_19_n_5),
        .I1(icmp_ln796_fu_1426_p2_carry_i_11_n_5),
        .I2(enable_fu_1416_p2_carry_i_20_n_5),
        .I3(icmp_ln796_fu_1426_p2_carry_i_12_n_5),
        .O(icmp_ln796_fu_1426_p2_carry_i_1_n_5));
  LUT6 #(
    .INIT(64'h966900000000CC33)) 
    icmp_ln796_fu_1426_p2_carry_i_10
       (.I0(sub_ln792_fu_1348_p2_carry__0_n_10),
        .I1(sub_ln792_fu_1348_p2[1]),
        .I2(sub_ln790_fu_1276_p2_carry__0_n_10),
        .I3(sub_ln790_fu_1276_p2[1]),
        .I4(sub_ln792_fu_1348_p2[0]),
        .I5(sub_ln790_fu_1276_p2[0]),
        .O(icmp_ln796_fu_1426_p2_carry_i_10_n_5));
  LUT6 #(
    .INIT(64'h55555555AAAAAAA9)) 
    icmp_ln796_fu_1426_p2_carry_i_11
       (.I0(sub_ln792_fu_1348_p2[9]),
        .I1(sub_ln792_fu_1348_p2[8]),
        .I2(sub_ln792_fu_1348_p2[6]),
        .I3(icmp_ln796_fu_1426_p2_carry_i_19_n_5),
        .I4(sub_ln792_fu_1348_p2[7]),
        .I5(sub_ln792_fu_1348_p2_carry__0_n_10),
        .O(icmp_ln796_fu_1426_p2_carry_i_11_n_5));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT5 #(
    .INIT(32'h5555AAA9)) 
    icmp_ln796_fu_1426_p2_carry_i_12
       (.I0(sub_ln792_fu_1348_p2[8]),
        .I1(sub_ln792_fu_1348_p2[7]),
        .I2(icmp_ln796_fu_1426_p2_carry_i_19_n_5),
        .I3(sub_ln792_fu_1348_p2[6]),
        .I4(sub_ln792_fu_1348_p2_carry__0_n_10),
        .O(icmp_ln796_fu_1426_p2_carry_i_12_n_5));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'h55A9)) 
    icmp_ln796_fu_1426_p2_carry_i_13
       (.I0(sub_ln792_fu_1348_p2[7]),
        .I1(sub_ln792_fu_1348_p2[6]),
        .I2(icmp_ln796_fu_1426_p2_carry_i_19_n_5),
        .I3(sub_ln792_fu_1348_p2_carry__0_n_10),
        .O(icmp_ln796_fu_1426_p2_carry_i_13_n_5));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    icmp_ln796_fu_1426_p2_carry_i_14
       (.I0(sub_ln792_fu_1348_p2[6]),
        .I1(sub_ln792_fu_1348_p2_carry__0_n_10),
        .I2(icmp_ln796_fu_1426_p2_carry_i_19_n_5),
        .O(icmp_ln796_fu_1426_p2_carry_i_14_n_5));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    icmp_ln796_fu_1426_p2_carry_i_15
       (.I0(sub_ln792_fu_1348_p2[5]),
        .I1(sub_ln792_fu_1348_p2_carry__0_n_10),
        .I2(icmp_ln796_fu_1426_p2_carry_i_20_n_5),
        .O(icmp_ln796_fu_1426_p2_carry_i_15_n_5));
  LUT6 #(
    .INIT(64'h999999999999999A)) 
    icmp_ln796_fu_1426_p2_carry_i_16
       (.I0(sub_ln792_fu_1348_p2[4]),
        .I1(sub_ln792_fu_1348_p2_carry__0_n_10),
        .I2(sub_ln792_fu_1348_p2[3]),
        .I3(sub_ln792_fu_1348_p2[0]),
        .I4(sub_ln792_fu_1348_p2[1]),
        .I5(sub_ln792_fu_1348_p2[2]),
        .O(icmp_ln796_fu_1426_p2_carry_i_16_n_5));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT5 #(
    .INIT(32'h5555AAA9)) 
    icmp_ln796_fu_1426_p2_carry_i_17
       (.I0(sub_ln792_fu_1348_p2[3]),
        .I1(sub_ln792_fu_1348_p2[2]),
        .I2(sub_ln792_fu_1348_p2[1]),
        .I3(sub_ln792_fu_1348_p2[0]),
        .I4(sub_ln792_fu_1348_p2_carry__0_n_10),
        .O(icmp_ln796_fu_1426_p2_carry_i_17_n_5));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'h999A)) 
    icmp_ln796_fu_1426_p2_carry_i_18
       (.I0(sub_ln792_fu_1348_p2[2]),
        .I1(sub_ln792_fu_1348_p2_carry__0_n_10),
        .I2(sub_ln792_fu_1348_p2[0]),
        .I3(sub_ln792_fu_1348_p2[1]),
        .O(icmp_ln796_fu_1426_p2_carry_i_18_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    icmp_ln796_fu_1426_p2_carry_i_19
       (.I0(sub_ln792_fu_1348_p2[5]),
        .I1(sub_ln792_fu_1348_p2[3]),
        .I2(sub_ln792_fu_1348_p2[0]),
        .I3(sub_ln792_fu_1348_p2[1]),
        .I4(sub_ln792_fu_1348_p2[2]),
        .I5(sub_ln792_fu_1348_p2[4]),
        .O(icmp_ln796_fu_1426_p2_carry_i_19_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln796_fu_1426_p2_carry_i_2
       (.I0(enable_fu_1416_p2_carry_i_13_n_5),
        .I1(icmp_ln796_fu_1426_p2_carry_i_13_n_5),
        .I2(icmp_ln796_fu_1426_p2_carry_i_14_n_5),
        .I3(enable_fu_1416_p2_carry_i_14_n_5),
        .O(icmp_ln796_fu_1426_p2_carry_i_2_n_5));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    icmp_ln796_fu_1426_p2_carry_i_20
       (.I0(sub_ln792_fu_1348_p2[4]),
        .I1(sub_ln792_fu_1348_p2[2]),
        .I2(sub_ln792_fu_1348_p2[1]),
        .I3(sub_ln792_fu_1348_p2[0]),
        .I4(sub_ln792_fu_1348_p2[3]),
        .O(icmp_ln796_fu_1426_p2_carry_i_20_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln796_fu_1426_p2_carry_i_3
       (.I0(enable_fu_1416_p2_carry_i_15_n_5),
        .I1(icmp_ln796_fu_1426_p2_carry_i_15_n_5),
        .I2(icmp_ln796_fu_1426_p2_carry_i_16_n_5),
        .I3(enable_fu_1416_p2_carry_i_16_n_5),
        .O(icmp_ln796_fu_1426_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln796_fu_1426_p2_carry_i_4
       (.I0(enable_fu_1416_p2_carry_i_17_n_5),
        .I1(icmp_ln796_fu_1426_p2_carry_i_17_n_5),
        .I2(icmp_ln796_fu_1426_p2_carry_i_18_n_5),
        .I3(enable_fu_1416_p2_carry_i_18_n_5),
        .O(icmp_ln796_fu_1426_p2_carry_i_4_n_5));
  LUT6 #(
    .INIT(64'h7B115900117B5900)) 
    icmp_ln796_fu_1426_p2_carry_i_5
       (.I0(sub_ln790_fu_1276_p2[1]),
        .I1(sub_ln790_fu_1276_p2[0]),
        .I2(sub_ln790_fu_1276_p2_carry__0_n_10),
        .I3(sub_ln792_fu_1348_p2[1]),
        .I4(sub_ln792_fu_1348_p2[0]),
        .I5(sub_ln792_fu_1348_p2_carry__0_n_10),
        .O(icmp_ln796_fu_1426_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln796_fu_1426_p2_carry_i_6
       (.I0(icmp_ln796_fu_1426_p2_carry_i_11_n_5),
        .I1(enable_fu_1416_p2_carry_i_19_n_5),
        .I2(icmp_ln796_fu_1426_p2_carry_i_12_n_5),
        .I3(enable_fu_1416_p2_carry_i_20_n_5),
        .O(icmp_ln796_fu_1426_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln796_fu_1426_p2_carry_i_7
       (.I0(icmp_ln796_fu_1426_p2_carry_i_13_n_5),
        .I1(enable_fu_1416_p2_carry_i_13_n_5),
        .I2(icmp_ln796_fu_1426_p2_carry_i_14_n_5),
        .I3(enable_fu_1416_p2_carry_i_14_n_5),
        .O(icmp_ln796_fu_1426_p2_carry_i_7_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln796_fu_1426_p2_carry_i_8
       (.I0(icmp_ln796_fu_1426_p2_carry_i_15_n_5),
        .I1(enable_fu_1416_p2_carry_i_15_n_5),
        .I2(icmp_ln796_fu_1426_p2_carry_i_16_n_5),
        .I3(enable_fu_1416_p2_carry_i_16_n_5),
        .O(icmp_ln796_fu_1426_p2_carry_i_8_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln796_fu_1426_p2_carry_i_9
       (.I0(icmp_ln796_fu_1426_p2_carry_i_17_n_5),
        .I1(enable_fu_1416_p2_carry_i_17_n_5),
        .I2(icmp_ln796_fu_1426_p2_carry_i_18_n_5),
        .I3(enable_fu_1416_p2_carry_i_18_n_5),
        .O(icmp_ln796_fu_1426_p2_carry_i_9_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln797_fu_1452_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln797_fu_1452_p2_carry_CO_UNCONNECTED[7:5],icmp_ln797_fu_1452_p2_carry_n_8,icmp_ln797_fu_1452_p2_carry_n_9,icmp_ln797_fu_1452_p2_carry_n_10,icmp_ln797_fu_1452_p2_carry_n_11,icmp_ln797_fu_1452_p2_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,icmp_ln797_fu_1452_p2_carry_i_1_n_5,icmp_ln797_fu_1452_p2_carry_i_2_n_5,icmp_ln797_fu_1452_p2_carry_i_3_n_5,icmp_ln797_fu_1452_p2_carry_i_4_n_5,icmp_ln797_fu_1452_p2_carry_i_5_n_5}),
        .O(NLW_icmp_ln797_fu_1452_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,icmp_ln797_fu_1452_p2_carry_i_6_n_5,icmp_ln797_fu_1452_p2_carry_i_7_n_5,icmp_ln797_fu_1452_p2_carry_i_8_n_5,icmp_ln797_fu_1452_p2_carry_i_9_n_5,icmp_ln797_fu_1452_p2_carry_i_10_n_5}));
  LUT6 #(
    .INIT(64'h2220888A32AAA8CF)) 
    icmp_ln797_fu_1452_p2_carry_i_1
       (.I0(icmp_ln799_fu_1504_p2_carry_i_11_n_5),
        .I1(sub_ln790_fu_1276_p2_carry__0_n_10),
        .I2(enable_fu_1416_p2_carry_i_11_n_5),
        .I3(sub_ln790_fu_1276_p2[8]),
        .I4(sub_ln790_fu_1276_p2[9]),
        .I5(icmp_ln799_fu_1504_p2_carry_i_13_n_5),
        .O(icmp_ln797_fu_1452_p2_carry_i_1_n_5));
  LUT6 #(
    .INIT(64'h8448303048840303)) 
    icmp_ln797_fu_1452_p2_carry_i_10
       (.I0(sub_ln790_fu_1276_p2_carry__0_n_10),
        .I1(sub_ln790_fu_1276_p2[0]),
        .I2(sub_ln790_fu_1276_p2[1]),
        .I3(sub_ln793_fu_1384_p2_carry__0_n_10),
        .I4(sub_ln793_fu_1384_p2[0]),
        .I5(sub_ln793_fu_1384_p2[1]),
        .O(icmp_ln797_fu_1452_p2_carry_i_10_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln797_fu_1452_p2_carry_i_2
       (.I0(icmp_ln799_fu_1504_p2_carry_i_15_n_5),
        .I1(enable_fu_1416_p2_carry_i_13_n_5),
        .I2(icmp_ln799_fu_1504_p2_carry_i_16_n_5),
        .I3(enable_fu_1416_p2_carry_i_14_n_5),
        .O(icmp_ln797_fu_1452_p2_carry_i_2_n_5));
  LUT4 #(
    .INIT(16'h1171)) 
    icmp_ln797_fu_1452_p2_carry_i_3
       (.I0(icmp_ln799_fu_1504_p2_carry_i_18_n_5),
        .I1(enable_fu_1416_p2_carry_i_15_n_5),
        .I2(icmp_ln799_fu_1504_p2_carry_i_19_n_5),
        .I3(enable_fu_1416_p2_carry_i_16_n_5),
        .O(icmp_ln797_fu_1452_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln797_fu_1452_p2_carry_i_4
       (.I0(icmp_ln799_fu_1504_p2_carry_i_21_n_5),
        .I1(enable_fu_1416_p2_carry_i_17_n_5),
        .I2(icmp_ln799_fu_1504_p2_carry_i_23_n_5),
        .I3(enable_fu_1416_p2_carry_i_18_n_5),
        .O(icmp_ln797_fu_1452_p2_carry_i_4_n_5));
  LUT6 #(
    .INIT(64'h00A684EEA60084EE)) 
    icmp_ln797_fu_1452_p2_carry_i_5
       (.I0(sub_ln793_fu_1384_p2[1]),
        .I1(sub_ln793_fu_1384_p2[0]),
        .I2(sub_ln793_fu_1384_p2_carry__0_n_10),
        .I3(sub_ln790_fu_1276_p2[1]),
        .I4(sub_ln790_fu_1276_p2[0]),
        .I5(sub_ln790_fu_1276_p2_carry__0_n_10),
        .O(icmp_ln797_fu_1452_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h6006)) 
    icmp_ln797_fu_1452_p2_carry_i_6
       (.I0(enable_fu_1416_p2_carry_i_19_n_5),
        .I1(icmp_ln799_fu_1504_p2_carry_i_11_n_5),
        .I2(enable_fu_1416_p2_carry_i_20_n_5),
        .I3(icmp_ln799_fu_1504_p2_carry_i_13_n_5),
        .O(icmp_ln797_fu_1452_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln797_fu_1452_p2_carry_i_7
       (.I0(enable_fu_1416_p2_carry_i_13_n_5),
        .I1(icmp_ln799_fu_1504_p2_carry_i_15_n_5),
        .I2(enable_fu_1416_p2_carry_i_14_n_5),
        .I3(icmp_ln799_fu_1504_p2_carry_i_16_n_5),
        .O(icmp_ln797_fu_1452_p2_carry_i_7_n_5));
  LUT4 #(
    .INIT(16'h6006)) 
    icmp_ln797_fu_1452_p2_carry_i_8
       (.I0(enable_fu_1416_p2_carry_i_15_n_5),
        .I1(icmp_ln799_fu_1504_p2_carry_i_18_n_5),
        .I2(enable_fu_1416_p2_carry_i_16_n_5),
        .I3(icmp_ln799_fu_1504_p2_carry_i_19_n_5),
        .O(icmp_ln797_fu_1452_p2_carry_i_8_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln797_fu_1452_p2_carry_i_9
       (.I0(enable_fu_1416_p2_carry_i_17_n_5),
        .I1(icmp_ln799_fu_1504_p2_carry_i_21_n_5),
        .I2(enable_fu_1416_p2_carry_i_18_n_5),
        .I3(icmp_ln799_fu_1504_p2_carry_i_23_n_5),
        .O(icmp_ln797_fu_1452_p2_carry_i_9_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln798_fu_1478_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln798_fu_1478_p2_carry_CO_UNCONNECTED[7:5],icmp_ln798_fu_1478_p2_carry_n_8,icmp_ln798_fu_1478_p2_carry_n_9,icmp_ln798_fu_1478_p2_carry_n_10,icmp_ln798_fu_1478_p2_carry_n_11,icmp_ln798_fu_1478_p2_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,icmp_ln798_fu_1478_p2_carry_i_1_n_5,icmp_ln798_fu_1478_p2_carry_i_2_n_5,icmp_ln798_fu_1478_p2_carry_i_3_n_5,icmp_ln798_fu_1478_p2_carry_i_4_n_5,icmp_ln798_fu_1478_p2_carry_i_5_n_5}),
        .O(NLW_icmp_ln798_fu_1478_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,icmp_ln798_fu_1478_p2_carry_i_6_n_5,icmp_ln798_fu_1478_p2_carry_i_7_n_5,icmp_ln798_fu_1478_p2_carry_i_8_n_5,icmp_ln798_fu_1478_p2_carry_i_9_n_5,icmp_ln798_fu_1478_p2_carry_i_10_n_5}));
  LUT4 #(
    .INIT(16'h1171)) 
    icmp_ln798_fu_1478_p2_carry_i_1
       (.I0(icmp_ln799_fu_1504_p2_carry_i_25_n_5),
        .I1(icmp_ln796_fu_1426_p2_carry_i_11_n_5),
        .I2(icmp_ln799_fu_1504_p2_carry_i_26_n_5),
        .I3(icmp_ln796_fu_1426_p2_carry_i_12_n_5),
        .O(icmp_ln798_fu_1478_p2_carry_i_1_n_5));
  LUT6 #(
    .INIT(64'h8448303048840303)) 
    icmp_ln798_fu_1478_p2_carry_i_10
       (.I0(sub_ln792_fu_1348_p2_carry__0_n_10),
        .I1(sub_ln792_fu_1348_p2[0]),
        .I2(sub_ln792_fu_1348_p2[1]),
        .I3(sub_ln791_fu_1312_p2_carry__0_n_10),
        .I4(sub_ln791_fu_1312_p2[0]),
        .I5(sub_ln791_fu_1312_p2[1]),
        .O(icmp_ln798_fu_1478_p2_carry_i_10_n_5));
  LUT6 #(
    .INIT(64'h118177EB000055A9)) 
    icmp_ln798_fu_1478_p2_carry_i_2
       (.I0(sub_ln791_fu_1312_p2[7]),
        .I1(sub_ln791_fu_1312_p2[6]),
        .I2(icmp_ln799_fu_1504_p2_carry_i_14_n_5),
        .I3(sub_ln791_fu_1312_p2_carry__0_n_10),
        .I4(icmp_ln796_fu_1426_p2_carry_i_13_n_5),
        .I5(icmp_ln796_fu_1426_p2_carry_i_14_n_5),
        .O(icmp_ln798_fu_1478_p2_carry_i_2_n_5));
  LUT6 #(
    .INIT(64'h65006500FF656500)) 
    icmp_ln798_fu_1478_p2_carry_i_3
       (.I0(sub_ln791_fu_1312_p2[5]),
        .I1(sub_ln791_fu_1312_p2_carry__0_n_10),
        .I2(icmp_ln799_fu_1504_p2_carry_i_17_n_5),
        .I3(icmp_ln796_fu_1426_p2_carry_i_15_n_5),
        .I4(icmp_ln796_fu_1426_p2_carry_i_16_n_5),
        .I5(icmp_ln799_fu_1504_p2_carry_i_20_n_5),
        .O(icmp_ln798_fu_1478_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln798_fu_1478_p2_carry_i_4
       (.I0(icmp_ln799_fu_1504_p2_carry_i_22_n_5),
        .I1(icmp_ln796_fu_1426_p2_carry_i_17_n_5),
        .I2(icmp_ln796_fu_1426_p2_carry_i_18_n_5),
        .I3(icmp_ln799_fu_1504_p2_carry_i_24_n_5),
        .O(icmp_ln798_fu_1478_p2_carry_i_4_n_5));
  LUT6 #(
    .INIT(64'h7B115900117B5900)) 
    icmp_ln798_fu_1478_p2_carry_i_5
       (.I0(sub_ln791_fu_1312_p2[1]),
        .I1(sub_ln791_fu_1312_p2[0]),
        .I2(sub_ln791_fu_1312_p2_carry__0_n_10),
        .I3(sub_ln792_fu_1348_p2[1]),
        .I4(sub_ln792_fu_1348_p2[0]),
        .I5(sub_ln792_fu_1348_p2_carry__0_n_10),
        .O(icmp_ln798_fu_1478_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h6006)) 
    icmp_ln798_fu_1478_p2_carry_i_6
       (.I0(icmp_ln796_fu_1426_p2_carry_i_11_n_5),
        .I1(icmp_ln799_fu_1504_p2_carry_i_25_n_5),
        .I2(icmp_ln796_fu_1426_p2_carry_i_12_n_5),
        .I3(icmp_ln799_fu_1504_p2_carry_i_26_n_5),
        .O(icmp_ln798_fu_1478_p2_carry_i_6_n_5));
  LUT6 #(
    .INIT(64'h4428881411812242)) 
    icmp_ln798_fu_1478_p2_carry_i_7
       (.I0(sub_ln791_fu_1312_p2[7]),
        .I1(sub_ln791_fu_1312_p2[6]),
        .I2(icmp_ln799_fu_1504_p2_carry_i_14_n_5),
        .I3(sub_ln791_fu_1312_p2_carry__0_n_10),
        .I4(icmp_ln796_fu_1426_p2_carry_i_13_n_5),
        .I5(icmp_ln796_fu_1426_p2_carry_i_14_n_5),
        .O(icmp_ln798_fu_1478_p2_carry_i_7_n_5));
  LUT6 #(
    .INIT(64'h9A65000000009A65)) 
    icmp_ln798_fu_1478_p2_carry_i_8
       (.I0(sub_ln791_fu_1312_p2[5]),
        .I1(sub_ln791_fu_1312_p2_carry__0_n_10),
        .I2(icmp_ln799_fu_1504_p2_carry_i_17_n_5),
        .I3(icmp_ln796_fu_1426_p2_carry_i_15_n_5),
        .I4(icmp_ln796_fu_1426_p2_carry_i_16_n_5),
        .I5(icmp_ln799_fu_1504_p2_carry_i_20_n_5),
        .O(icmp_ln798_fu_1478_p2_carry_i_8_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln798_fu_1478_p2_carry_i_9
       (.I0(icmp_ln796_fu_1426_p2_carry_i_17_n_5),
        .I1(icmp_ln799_fu_1504_p2_carry_i_22_n_5),
        .I2(icmp_ln796_fu_1426_p2_carry_i_18_n_5),
        .I3(icmp_ln799_fu_1504_p2_carry_i_24_n_5),
        .O(icmp_ln798_fu_1478_p2_carry_i_9_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln799_fu_1504_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln799_fu_1504_p2_carry_CO_UNCONNECTED[7:5],p_3_in,icmp_ln799_fu_1504_p2_carry_n_9,icmp_ln799_fu_1504_p2_carry_n_10,icmp_ln799_fu_1504_p2_carry_n_11,icmp_ln799_fu_1504_p2_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,icmp_ln799_fu_1504_p2_carry_i_1_n_5,icmp_ln799_fu_1504_p2_carry_i_2_n_5,icmp_ln799_fu_1504_p2_carry_i_3_n_5,icmp_ln799_fu_1504_p2_carry_i_4_n_5,icmp_ln799_fu_1504_p2_carry_i_5_n_5}),
        .O(NLW_icmp_ln799_fu_1504_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,icmp_ln799_fu_1504_p2_carry_i_6_n_5,icmp_ln799_fu_1504_p2_carry_i_7_n_5,icmp_ln799_fu_1504_p2_carry_i_8_n_5,icmp_ln799_fu_1504_p2_carry_i_9_n_5,icmp_ln799_fu_1504_p2_carry_i_10_n_5}));
  LUT6 #(
    .INIT(64'h222288822B2BE88B)) 
    icmp_ln799_fu_1504_p2_carry_i_1
       (.I0(icmp_ln799_fu_1504_p2_carry_i_11_n_5),
        .I1(sub_ln791_fu_1312_p2[9]),
        .I2(sub_ln791_fu_1312_p2[8]),
        .I3(icmp_ln799_fu_1504_p2_carry_i_12_n_5),
        .I4(sub_ln791_fu_1312_p2_carry__0_n_10),
        .I5(icmp_ln799_fu_1504_p2_carry_i_13_n_5),
        .O(icmp_ln799_fu_1504_p2_carry_i_1_n_5));
  LUT6 #(
    .INIT(64'h8448303048840303)) 
    icmp_ln799_fu_1504_p2_carry_i_10
       (.I0(sub_ln791_fu_1312_p2_carry__0_n_10),
        .I1(sub_ln791_fu_1312_p2[0]),
        .I2(sub_ln791_fu_1312_p2[1]),
        .I3(sub_ln793_fu_1384_p2_carry__0_n_10),
        .I4(sub_ln793_fu_1384_p2[0]),
        .I5(sub_ln793_fu_1384_p2[1]),
        .O(icmp_ln799_fu_1504_p2_carry_i_10_n_5));
  LUT6 #(
    .INIT(64'hAAAAAAAA55555556)) 
    icmp_ln799_fu_1504_p2_carry_i_11
       (.I0(sub_ln793_fu_1384_p2[9]),
        .I1(sub_ln793_fu_1384_p2[8]),
        .I2(sub_ln793_fu_1384_p2[6]),
        .I3(icmp_ln799_fu_1504_p2_carry_i_27_n_5),
        .I4(sub_ln793_fu_1384_p2[7]),
        .I5(sub_ln793_fu_1384_p2_carry__0_n_10),
        .O(icmp_ln799_fu_1504_p2_carry_i_11_n_5));
  LUT3 #(
    .INIT(8'hFE)) 
    icmp_ln799_fu_1504_p2_carry_i_12
       (.I0(sub_ln791_fu_1312_p2[7]),
        .I1(icmp_ln799_fu_1504_p2_carry_i_14_n_5),
        .I2(sub_ln791_fu_1312_p2[6]),
        .O(icmp_ln799_fu_1504_p2_carry_i_12_n_5));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT5 #(
    .INIT(32'h5555AAA9)) 
    icmp_ln799_fu_1504_p2_carry_i_13
       (.I0(sub_ln793_fu_1384_p2[8]),
        .I1(sub_ln793_fu_1384_p2[7]),
        .I2(icmp_ln799_fu_1504_p2_carry_i_27_n_5),
        .I3(sub_ln793_fu_1384_p2[6]),
        .I4(sub_ln793_fu_1384_p2_carry__0_n_10),
        .O(icmp_ln799_fu_1504_p2_carry_i_13_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    icmp_ln799_fu_1504_p2_carry_i_14
       (.I0(sub_ln791_fu_1312_p2[5]),
        .I1(sub_ln791_fu_1312_p2[3]),
        .I2(sub_ln791_fu_1312_p2[0]),
        .I3(sub_ln791_fu_1312_p2[1]),
        .I4(sub_ln791_fu_1312_p2[2]),
        .I5(sub_ln791_fu_1312_p2[4]),
        .O(icmp_ln799_fu_1504_p2_carry_i_14_n_5));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT4 #(
    .INIT(16'h55A9)) 
    icmp_ln799_fu_1504_p2_carry_i_15
       (.I0(sub_ln793_fu_1384_p2[7]),
        .I1(sub_ln793_fu_1384_p2[6]),
        .I2(icmp_ln799_fu_1504_p2_carry_i_27_n_5),
        .I3(sub_ln793_fu_1384_p2_carry__0_n_10),
        .O(icmp_ln799_fu_1504_p2_carry_i_15_n_5));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    icmp_ln799_fu_1504_p2_carry_i_16
       (.I0(sub_ln793_fu_1384_p2[6]),
        .I1(sub_ln793_fu_1384_p2_carry__0_n_10),
        .I2(icmp_ln799_fu_1504_p2_carry_i_27_n_5),
        .O(icmp_ln799_fu_1504_p2_carry_i_16_n_5));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    icmp_ln799_fu_1504_p2_carry_i_17
       (.I0(sub_ln791_fu_1312_p2[4]),
        .I1(sub_ln791_fu_1312_p2[2]),
        .I2(sub_ln791_fu_1312_p2[1]),
        .I3(sub_ln791_fu_1312_p2[0]),
        .I4(sub_ln791_fu_1312_p2[3]),
        .O(icmp_ln799_fu_1504_p2_carry_i_17_n_5));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'h59)) 
    icmp_ln799_fu_1504_p2_carry_i_18
       (.I0(sub_ln793_fu_1384_p2[5]),
        .I1(icmp_ln799_fu_1504_p2_carry_i_28_n_5),
        .I2(sub_ln793_fu_1384_p2_carry__0_n_10),
        .O(icmp_ln799_fu_1504_p2_carry_i_18_n_5));
  LUT6 #(
    .INIT(64'h999999999999999A)) 
    icmp_ln799_fu_1504_p2_carry_i_19
       (.I0(sub_ln793_fu_1384_p2[4]),
        .I1(sub_ln793_fu_1384_p2_carry__0_n_10),
        .I2(sub_ln793_fu_1384_p2[3]),
        .I3(sub_ln793_fu_1384_p2[0]),
        .I4(sub_ln793_fu_1384_p2[1]),
        .I5(sub_ln793_fu_1384_p2[2]),
        .O(icmp_ln799_fu_1504_p2_carry_i_19_n_5));
  LUT6 #(
    .INIT(64'h118177EB000055A9)) 
    icmp_ln799_fu_1504_p2_carry_i_2
       (.I0(sub_ln791_fu_1312_p2[7]),
        .I1(sub_ln791_fu_1312_p2[6]),
        .I2(icmp_ln799_fu_1504_p2_carry_i_14_n_5),
        .I3(sub_ln791_fu_1312_p2_carry__0_n_10),
        .I4(icmp_ln799_fu_1504_p2_carry_i_15_n_5),
        .I5(icmp_ln799_fu_1504_p2_carry_i_16_n_5),
        .O(icmp_ln799_fu_1504_p2_carry_i_2_n_5));
  LUT6 #(
    .INIT(64'h999999999999999A)) 
    icmp_ln799_fu_1504_p2_carry_i_20
       (.I0(sub_ln791_fu_1312_p2[4]),
        .I1(sub_ln791_fu_1312_p2_carry__0_n_10),
        .I2(sub_ln791_fu_1312_p2[3]),
        .I3(sub_ln791_fu_1312_p2[0]),
        .I4(sub_ln791_fu_1312_p2[1]),
        .I5(sub_ln791_fu_1312_p2[2]),
        .O(icmp_ln799_fu_1504_p2_carry_i_20_n_5));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT5 #(
    .INIT(32'h66666665)) 
    icmp_ln799_fu_1504_p2_carry_i_21
       (.I0(sub_ln793_fu_1384_p2[3]),
        .I1(sub_ln793_fu_1384_p2_carry__0_n_10),
        .I2(sub_ln793_fu_1384_p2[2]),
        .I3(sub_ln793_fu_1384_p2[1]),
        .I4(sub_ln793_fu_1384_p2[0]),
        .O(icmp_ln799_fu_1504_p2_carry_i_21_n_5));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT5 #(
    .INIT(32'h66666665)) 
    icmp_ln799_fu_1504_p2_carry_i_22
       (.I0(sub_ln791_fu_1312_p2[3]),
        .I1(sub_ln791_fu_1312_p2_carry__0_n_10),
        .I2(sub_ln791_fu_1312_p2[2]),
        .I3(sub_ln791_fu_1312_p2[1]),
        .I4(sub_ln791_fu_1312_p2[0]),
        .O(icmp_ln799_fu_1504_p2_carry_i_22_n_5));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT4 #(
    .INIT(16'h999A)) 
    icmp_ln799_fu_1504_p2_carry_i_23
       (.I0(sub_ln793_fu_1384_p2[2]),
        .I1(sub_ln793_fu_1384_p2_carry__0_n_10),
        .I2(sub_ln793_fu_1384_p2[0]),
        .I3(sub_ln793_fu_1384_p2[1]),
        .O(icmp_ln799_fu_1504_p2_carry_i_23_n_5));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT4 #(
    .INIT(16'h999A)) 
    icmp_ln799_fu_1504_p2_carry_i_24
       (.I0(sub_ln791_fu_1312_p2[2]),
        .I1(sub_ln791_fu_1312_p2_carry__0_n_10),
        .I2(sub_ln791_fu_1312_p2[0]),
        .I3(sub_ln791_fu_1312_p2[1]),
        .O(icmp_ln799_fu_1504_p2_carry_i_24_n_5));
  LUT6 #(
    .INIT(64'hAAAAAAAA55555556)) 
    icmp_ln799_fu_1504_p2_carry_i_25
       (.I0(sub_ln791_fu_1312_p2[9]),
        .I1(sub_ln791_fu_1312_p2[8]),
        .I2(sub_ln791_fu_1312_p2[6]),
        .I3(icmp_ln799_fu_1504_p2_carry_i_14_n_5),
        .I4(sub_ln791_fu_1312_p2[7]),
        .I5(sub_ln791_fu_1312_p2_carry__0_n_10),
        .O(icmp_ln799_fu_1504_p2_carry_i_25_n_5));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT5 #(
    .INIT(32'h5554AAAB)) 
    icmp_ln799_fu_1504_p2_carry_i_26
       (.I0(sub_ln791_fu_1312_p2_carry__0_n_10),
        .I1(sub_ln791_fu_1312_p2[6]),
        .I2(icmp_ln799_fu_1504_p2_carry_i_14_n_5),
        .I3(sub_ln791_fu_1312_p2[7]),
        .I4(sub_ln791_fu_1312_p2[8]),
        .O(icmp_ln799_fu_1504_p2_carry_i_26_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    icmp_ln799_fu_1504_p2_carry_i_27
       (.I0(sub_ln793_fu_1384_p2[5]),
        .I1(sub_ln793_fu_1384_p2[3]),
        .I2(sub_ln793_fu_1384_p2[0]),
        .I3(sub_ln793_fu_1384_p2[1]),
        .I4(sub_ln793_fu_1384_p2[2]),
        .I5(sub_ln793_fu_1384_p2[4]),
        .O(icmp_ln799_fu_1504_p2_carry_i_27_n_5));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    icmp_ln799_fu_1504_p2_carry_i_28
       (.I0(sub_ln793_fu_1384_p2[4]),
        .I1(sub_ln793_fu_1384_p2[2]),
        .I2(sub_ln793_fu_1384_p2[1]),
        .I3(sub_ln793_fu_1384_p2[0]),
        .I4(sub_ln793_fu_1384_p2[3]),
        .O(icmp_ln799_fu_1504_p2_carry_i_28_n_5));
  LUT6 #(
    .INIT(64'h0065006565FF0065)) 
    icmp_ln799_fu_1504_p2_carry_i_3
       (.I0(sub_ln791_fu_1312_p2[5]),
        .I1(sub_ln791_fu_1312_p2_carry__0_n_10),
        .I2(icmp_ln799_fu_1504_p2_carry_i_17_n_5),
        .I3(icmp_ln799_fu_1504_p2_carry_i_18_n_5),
        .I4(icmp_ln799_fu_1504_p2_carry_i_19_n_5),
        .I5(icmp_ln799_fu_1504_p2_carry_i_20_n_5),
        .O(icmp_ln799_fu_1504_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln799_fu_1504_p2_carry_i_4
       (.I0(icmp_ln799_fu_1504_p2_carry_i_21_n_5),
        .I1(icmp_ln799_fu_1504_p2_carry_i_22_n_5),
        .I2(icmp_ln799_fu_1504_p2_carry_i_23_n_5),
        .I3(icmp_ln799_fu_1504_p2_carry_i_24_n_5),
        .O(icmp_ln799_fu_1504_p2_carry_i_4_n_5));
  LUT6 #(
    .INIT(64'h00A684EEA60084EE)) 
    icmp_ln799_fu_1504_p2_carry_i_5
       (.I0(sub_ln793_fu_1384_p2[1]),
        .I1(sub_ln793_fu_1384_p2[0]),
        .I2(sub_ln793_fu_1384_p2_carry__0_n_10),
        .I3(sub_ln791_fu_1312_p2[1]),
        .I4(sub_ln791_fu_1312_p2[0]),
        .I5(sub_ln791_fu_1312_p2_carry__0_n_10),
        .O(icmp_ln799_fu_1504_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln799_fu_1504_p2_carry_i_6
       (.I0(icmp_ln799_fu_1504_p2_carry_i_25_n_5),
        .I1(icmp_ln799_fu_1504_p2_carry_i_11_n_5),
        .I2(icmp_ln799_fu_1504_p2_carry_i_26_n_5),
        .I3(icmp_ln799_fu_1504_p2_carry_i_13_n_5),
        .O(icmp_ln799_fu_1504_p2_carry_i_6_n_5));
  LUT6 #(
    .INIT(64'h4428881411812242)) 
    icmp_ln799_fu_1504_p2_carry_i_7
       (.I0(sub_ln791_fu_1312_p2[7]),
        .I1(sub_ln791_fu_1312_p2[6]),
        .I2(icmp_ln799_fu_1504_p2_carry_i_14_n_5),
        .I3(sub_ln791_fu_1312_p2_carry__0_n_10),
        .I4(icmp_ln799_fu_1504_p2_carry_i_15_n_5),
        .I5(icmp_ln799_fu_1504_p2_carry_i_16_n_5),
        .O(icmp_ln799_fu_1504_p2_carry_i_7_n_5));
  LUT6 #(
    .INIT(64'h659A00000000659A)) 
    icmp_ln799_fu_1504_p2_carry_i_8
       (.I0(sub_ln791_fu_1312_p2[5]),
        .I1(sub_ln791_fu_1312_p2_carry__0_n_10),
        .I2(icmp_ln799_fu_1504_p2_carry_i_17_n_5),
        .I3(icmp_ln799_fu_1504_p2_carry_i_18_n_5),
        .I4(icmp_ln799_fu_1504_p2_carry_i_20_n_5),
        .I5(icmp_ln799_fu_1504_p2_carry_i_19_n_5),
        .O(icmp_ln799_fu_1504_p2_carry_i_8_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln799_fu_1504_p2_carry_i_9
       (.I0(icmp_ln799_fu_1504_p2_carry_i_22_n_5),
        .I1(icmp_ln799_fu_1504_p2_carry_i_21_n_5),
        .I2(icmp_ln799_fu_1504_p2_carry_i_24_n_5),
        .I3(icmp_ln799_fu_1504_p2_carry_i_23_n_5),
        .O(icmp_ln799_fu_1504_p2_carry_i_9_n_5));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 icmp_ln800_fu_1526_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln800_fu_1526_p2_carry_CO_UNCONNECTED[7:5],icmp_ln800_fu_1526_p2,icmp_ln800_fu_1526_p2_carry_n_9,icmp_ln800_fu_1526_p2_carry_n_10,icmp_ln800_fu_1526_p2_carry_n_11,icmp_ln800_fu_1526_p2_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,icmp_ln800_fu_1526_p2_carry_i_1_n_5,icmp_ln800_fu_1526_p2_carry_i_2_n_5,icmp_ln800_fu_1526_p2_carry_i_3_n_5,icmp_ln800_fu_1526_p2_carry_i_4_n_5,icmp_ln800_fu_1526_p2_carry_i_5_n_5}),
        .O(NLW_icmp_ln800_fu_1526_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,icmp_ln800_fu_1526_p2_carry_i_6_n_5,icmp_ln800_fu_1526_p2_carry_i_7_n_5,icmp_ln800_fu_1526_p2_carry_i_8_n_5,icmp_ln800_fu_1526_p2_carry_i_9_n_5,icmp_ln800_fu_1526_p2_carry_i_10_n_5}));
  LUT4 #(
    .INIT(16'h88E8)) 
    icmp_ln800_fu_1526_p2_carry_i_1
       (.I0(icmp_ln799_fu_1504_p2_carry_i_11_n_5),
        .I1(icmp_ln796_fu_1426_p2_carry_i_11_n_5),
        .I2(icmp_ln796_fu_1426_p2_carry_i_12_n_5),
        .I3(icmp_ln799_fu_1504_p2_carry_i_13_n_5),
        .O(icmp_ln800_fu_1526_p2_carry_i_1_n_5));
  LUT6 #(
    .INIT(64'h8448303048840303)) 
    icmp_ln800_fu_1526_p2_carry_i_10
       (.I0(sub_ln792_fu_1348_p2_carry__0_n_10),
        .I1(sub_ln792_fu_1348_p2[0]),
        .I2(sub_ln792_fu_1348_p2[1]),
        .I3(sub_ln793_fu_1384_p2_carry__0_n_10),
        .I4(sub_ln793_fu_1384_p2[0]),
        .I5(sub_ln793_fu_1384_p2[1]),
        .O(icmp_ln800_fu_1526_p2_carry_i_10_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln800_fu_1526_p2_carry_i_2
       (.I0(icmp_ln799_fu_1504_p2_carry_i_15_n_5),
        .I1(icmp_ln796_fu_1426_p2_carry_i_13_n_5),
        .I2(icmp_ln799_fu_1504_p2_carry_i_16_n_5),
        .I3(icmp_ln796_fu_1426_p2_carry_i_14_n_5),
        .O(icmp_ln800_fu_1526_p2_carry_i_2_n_5));
  LUT4 #(
    .INIT(16'h1171)) 
    icmp_ln800_fu_1526_p2_carry_i_3
       (.I0(icmp_ln799_fu_1504_p2_carry_i_18_n_5),
        .I1(icmp_ln796_fu_1426_p2_carry_i_15_n_5),
        .I2(icmp_ln799_fu_1504_p2_carry_i_19_n_5),
        .I3(icmp_ln796_fu_1426_p2_carry_i_16_n_5),
        .O(icmp_ln800_fu_1526_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln800_fu_1526_p2_carry_i_4
       (.I0(icmp_ln799_fu_1504_p2_carry_i_21_n_5),
        .I1(icmp_ln796_fu_1426_p2_carry_i_17_n_5),
        .I2(icmp_ln799_fu_1504_p2_carry_i_23_n_5),
        .I3(icmp_ln796_fu_1426_p2_carry_i_18_n_5),
        .O(icmp_ln800_fu_1526_p2_carry_i_4_n_5));
  LUT6 #(
    .INIT(64'h00A684EEA60084EE)) 
    icmp_ln800_fu_1526_p2_carry_i_5
       (.I0(sub_ln793_fu_1384_p2[1]),
        .I1(sub_ln793_fu_1384_p2[0]),
        .I2(sub_ln793_fu_1384_p2_carry__0_n_10),
        .I3(sub_ln792_fu_1348_p2[1]),
        .I4(sub_ln792_fu_1348_p2[0]),
        .I5(sub_ln792_fu_1348_p2_carry__0_n_10),
        .O(icmp_ln800_fu_1526_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h6006)) 
    icmp_ln800_fu_1526_p2_carry_i_6
       (.I0(icmp_ln796_fu_1426_p2_carry_i_11_n_5),
        .I1(icmp_ln799_fu_1504_p2_carry_i_11_n_5),
        .I2(icmp_ln796_fu_1426_p2_carry_i_12_n_5),
        .I3(icmp_ln799_fu_1504_p2_carry_i_13_n_5),
        .O(icmp_ln800_fu_1526_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln800_fu_1526_p2_carry_i_7
       (.I0(icmp_ln796_fu_1426_p2_carry_i_13_n_5),
        .I1(icmp_ln799_fu_1504_p2_carry_i_15_n_5),
        .I2(icmp_ln796_fu_1426_p2_carry_i_14_n_5),
        .I3(icmp_ln799_fu_1504_p2_carry_i_16_n_5),
        .O(icmp_ln800_fu_1526_p2_carry_i_7_n_5));
  LUT4 #(
    .INIT(16'h6006)) 
    icmp_ln800_fu_1526_p2_carry_i_8
       (.I0(icmp_ln796_fu_1426_p2_carry_i_15_n_5),
        .I1(icmp_ln799_fu_1504_p2_carry_i_18_n_5),
        .I2(icmp_ln796_fu_1426_p2_carry_i_16_n_5),
        .I3(icmp_ln799_fu_1504_p2_carry_i_19_n_5),
        .O(icmp_ln800_fu_1526_p2_carry_i_8_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln800_fu_1526_p2_carry_i_9
       (.I0(icmp_ln796_fu_1426_p2_carry_i_17_n_5),
        .I1(icmp_ln799_fu_1504_p2_carry_i_21_n_5),
        .I2(icmp_ln796_fu_1426_p2_carry_i_18_n_5),
        .I3(icmp_ln799_fu_1504_p2_carry_i_23_n_5),
        .O(icmp_ln800_fu_1526_p2_carry_i_9_n_5));
  FDRE \icmp_ln800_reg_2332_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln800_fu_1526_p2),
        .Q(icmp_ln800_reg_2332),
        .R(1'b0));
  design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W lineBuffer_1_U
       (.D({lineBuffer_1_U_n_5,lineBuffer_1_U_n_6,lineBuffer_1_U_n_7,lineBuffer_1_U_n_8,lineBuffer_1_U_n_9,lineBuffer_1_U_n_10,lineBuffer_1_U_n_11,lineBuffer_1_U_n_12,lineBuffer_1_U_n_13,lineBuffer_1_U_n_14}),
        .Q({\p_0_0_09481407_i_fu_268_reg_n_5_[9] ,\p_0_0_09481407_i_fu_268_reg_n_5_[8] ,\p_0_0_09481407_i_fu_268_reg_n_5_[7] ,\p_0_0_09481407_i_fu_268_reg_n_5_[6] ,\p_0_0_09481407_i_fu_268_reg_n_5_[5] ,\p_0_0_09481407_i_fu_268_reg_n_5_[4] ,\p_0_0_09481407_i_fu_268_reg_n_5_[3] ,\p_0_0_09481407_i_fu_268_reg_n_5_[2] ,\p_0_0_09481407_i_fu_268_reg_n_5_[1] ,\p_0_0_09481407_i_fu_268_reg_n_5_[0] }),
        .address1({lineBuffer_1_address1[10],flow_control_loop_pipe_sequential_init_U_n_163,lineBuffer_1_address1[8],flow_control_loop_pipe_sequential_init_U_n_165,flow_control_loop_pipe_sequential_init_U_n_166,flow_control_loop_pipe_sequential_init_U_n_167,flow_control_loop_pipe_sequential_init_U_n_168,flow_control_loop_pipe_sequential_init_U_n_169,flow_control_loop_pipe_sequential_init_U_n_170,flow_control_loop_pipe_sequential_init_U_n_171,lineBuffer_1_address1[0]}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_condition_268(ap_condition_268),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .\ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[9] (p_0_0_09491404_i_fu_264),
        .\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] (\cmp161_i_reg_2170_reg_n_5_[0] ),
        .\ap_phi_reg_pp0_iter2_upleft_reg_628_reg[9] (p_0_0_09501401_i_fu_260),
        .ce1(lineBuffer_1_ce1_local),
        .d0(LineBufVal_2_fu_1176_p4),
        .\icmp_ln633_reg_2150_reg[0] ({lineBuffer_1_U_n_45,lineBuffer_1_U_n_46,lineBuffer_1_U_n_47,lineBuffer_1_U_n_48,lineBuffer_1_U_n_49,lineBuffer_1_U_n_50,lineBuffer_1_U_n_51,lineBuffer_1_U_n_52,lineBuffer_1_U_n_53,lineBuffer_1_U_n_54}),
        .\icmp_ln633_reg_2150_reg[0]_0 ({lineBuffer_1_U_n_55,lineBuffer_1_U_n_56,lineBuffer_1_U_n_57,lineBuffer_1_U_n_58,lineBuffer_1_U_n_59,lineBuffer_1_U_n_60,lineBuffer_1_U_n_61,lineBuffer_1_U_n_62,lineBuffer_1_U_n_63,lineBuffer_1_U_n_64}),
        .icmp_ln643_reg_2154(icmp_ln643_reg_2154),
        .q1(lineBuffer_1_q1),
        .ram_reg_bram_0_0(\icmp_ln633_reg_2150_reg_n_5_[0] ),
        .ram_reg_bram_1_0(lineBuffer_addr_reg_2158));
  FDRE \lineBuffer_1_addr_reg_2164_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_address1[0]),
        .Q(lineBuffer_addr_reg_2158[0]),
        .R(1'b0));
  FDRE \lineBuffer_1_addr_reg_2164_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_address1[10]),
        .Q(lineBuffer_addr_reg_2158[10]),
        .R(1'b0));
  FDRE \lineBuffer_1_addr_reg_2164_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(flow_control_loop_pipe_sequential_init_U_n_171),
        .Q(lineBuffer_addr_reg_2158[1]),
        .R(1'b0));
  FDRE \lineBuffer_1_addr_reg_2164_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(flow_control_loop_pipe_sequential_init_U_n_170),
        .Q(lineBuffer_addr_reg_2158[2]),
        .R(1'b0));
  FDRE \lineBuffer_1_addr_reg_2164_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(flow_control_loop_pipe_sequential_init_U_n_169),
        .Q(lineBuffer_addr_reg_2158[3]),
        .R(1'b0));
  FDRE \lineBuffer_1_addr_reg_2164_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(flow_control_loop_pipe_sequential_init_U_n_168),
        .Q(lineBuffer_addr_reg_2158[4]),
        .R(1'b0));
  FDRE \lineBuffer_1_addr_reg_2164_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(flow_control_loop_pipe_sequential_init_U_n_167),
        .Q(lineBuffer_addr_reg_2158[5]),
        .R(1'b0));
  FDRE \lineBuffer_1_addr_reg_2164_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(flow_control_loop_pipe_sequential_init_U_n_166),
        .Q(lineBuffer_addr_reg_2158[6]),
        .R(1'b0));
  FDRE \lineBuffer_1_addr_reg_2164_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(flow_control_loop_pipe_sequential_init_U_n_165),
        .Q(lineBuffer_addr_reg_2158[7]),
        .R(1'b0));
  FDRE \lineBuffer_1_addr_reg_2164_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_address1[8]),
        .Q(lineBuffer_addr_reg_2158[8]),
        .R(1'b0));
  FDRE \lineBuffer_1_addr_reg_2164_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(flow_control_loop_pipe_sequential_init_U_n_163),
        .Q(lineBuffer_addr_reg_2158[9]),
        .R(1'b0));
  design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_9 lineBuffer_U
       (.D({lineBuffer_U_n_8,lineBuffer_U_n_9,lineBuffer_U_n_10,lineBuffer_U_n_11,lineBuffer_U_n_12,lineBuffer_U_n_13,lineBuffer_U_n_14,lineBuffer_U_n_15,lineBuffer_U_n_16,lineBuffer_U_n_17}),
        .Q(p_0_0_0950_114941505_i_fu_236),
        .\SRL_SIG_reg[0]_0 (\SRL_SIG_reg[0]_0 ),
        .address1({lineBuffer_1_address1[10],flow_control_loop_pipe_sequential_init_U_n_163,lineBuffer_1_address1[8],flow_control_loop_pipe_sequential_init_U_n_165,flow_control_loop_pipe_sequential_init_U_n_166,flow_control_loop_pipe_sequential_init_U_n_167,flow_control_loop_pipe_sequential_init_U_n_168,flow_control_loop_pipe_sequential_init_U_n_169,flow_control_loop_pipe_sequential_init_U_n_170,flow_control_loop_pipe_sequential_init_U_n_171,lineBuffer_1_address1[0]}),
        .and_ln833_reg_2193_pp0_iter3_reg(and_ln833_reg_2193_pp0_iter3_reg),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_condition_268(ap_condition_268),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_loop_exit_ready_pp0_iter3_reg_reg__0(\icmp_ln633_reg_2150[0]_i_3_n_5 ),
        .\ap_phi_reg_pp0_iter2_pix_3_reg_590_reg[9] (p_0_0_0949_114961507_i_fu_240),
        .\ap_phi_reg_pp0_iter2_pix_4_reg_580_reg[9] ({\p_0_0_0948_114981509_i_fu_244_reg_n_5_[9] ,\p_0_0_0948_114981509_i_fu_244_reg_n_5_[8] ,\p_0_0_0948_114981509_i_fu_244_reg_n_5_[7] ,\p_0_0_0948_114981509_i_fu_244_reg_n_5_[6] ,\p_0_0_0948_114981509_i_fu_244_reg_n_5_[5] ,\p_0_0_0948_114981509_i_fu_244_reg_n_5_[4] ,\p_0_0_0948_114981509_i_fu_244_reg_n_5_[3] ,\p_0_0_0948_114981509_i_fu_244_reg_n_5_[2] ,\p_0_0_0948_114981509_i_fu_244_reg_n_5_[1] ,\p_0_0_0948_114981509_i_fu_244_reg_n_5_[0] }),
        .\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0] (\icmp_ln633_reg_2150_reg_n_5_[0] ),
        .\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0 (\cmp161_i_reg_2170_reg_n_5_[0] ),
        .ce1(lineBuffer_1_ce1_local),
        .cmp203_i_reg_550(cmp203_i_reg_550),
        .d0(LineBufVal_2_fu_1176_p4),
        .grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg),
        .\icmp_ln633_reg_2150_reg[0] ({lineBuffer_U_n_48,lineBuffer_U_n_49,lineBuffer_U_n_50,lineBuffer_U_n_51,lineBuffer_U_n_52,lineBuffer_U_n_53,lineBuffer_U_n_54,lineBuffer_U_n_55,lineBuffer_U_n_56,lineBuffer_U_n_57}),
        .\icmp_ln633_reg_2150_reg[0]_0 ({lineBuffer_U_n_58,lineBuffer_U_n_59,lineBuffer_U_n_60,lineBuffer_U_n_61,lineBuffer_U_n_62,lineBuffer_U_n_63,lineBuffer_U_n_64,lineBuffer_U_n_65,lineBuffer_U_n_66,lineBuffer_U_n_67}),
        .icmp_ln643_reg_2154(icmp_ln643_reg_2154),
        .imgG_empty_n(imgG_empty_n),
        .imgRB_full_n(imgRB_full_n),
        .q1(q1),
        .ram_reg_bram_1_0(ram_reg_bram_1_0),
        .ram_reg_bram_1_1(ram_reg_bram_1_1),
        .ram_reg_bram_1_2(ram_reg_bram_1),
        .ram_reg_bram_1_3(lineBuffer_addr_reg_2158),
        .ram_reg_bram_1_4(d0));
  LUT2 #(
    .INIT(4'hE)) 
    \mOutPtr[2]_i_1 
       (.I0(p_9_in),
        .I1(p_6_in),
        .O(\ap_CS_fsm_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \mOutPtr[2]_i_3 
       (.I0(push_2),
        .I1(\icmp_ln633_reg_2150[0]_i_3_n_5 ),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(Q[1]),
        .I4(imgG_empty_n),
        .O(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \mOutPtr[2]_i_4 
       (.I0(\icmp_ln633_reg_2150[0]_i_3_n_5 ),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(Q[1]),
        .I3(imgG_empty_n),
        .I4(push_2),
        .O(p_6_in));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09481407_i_fu_268_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_81),
        .Q(\p_0_0_09481407_i_fu_268_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09481407_i_fu_268_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_80),
        .Q(\p_0_0_09481407_i_fu_268_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09481407_i_fu_268_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_79),
        .Q(\p_0_0_09481407_i_fu_268_reg_n_5_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09481407_i_fu_268_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_78),
        .Q(\p_0_0_09481407_i_fu_268_reg_n_5_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09481407_i_fu_268_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_77),
        .Q(\p_0_0_09481407_i_fu_268_reg_n_5_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09481407_i_fu_268_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_76),
        .Q(\p_0_0_09481407_i_fu_268_reg_n_5_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09481407_i_fu_268_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_75),
        .Q(\p_0_0_09481407_i_fu_268_reg_n_5_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09481407_i_fu_268_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_74),
        .Q(\p_0_0_09481407_i_fu_268_reg_n_5_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09481407_i_fu_268_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_73),
        .Q(\p_0_0_09481407_i_fu_268_reg_n_5_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09481407_i_fu_268_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_72),
        .Q(\p_0_0_09481407_i_fu_268_reg_n_5_[9] ),
        .R(1'b0));
  FDRE \p_0_0_09481407_i_load_reg_2257_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09481407_i_load_reg_2257[0]),
        .Q(\p_0_0_09481407_i_load_reg_2257_pp0_iter2_reg_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_09481407_i_load_reg_2257_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09481407_i_load_reg_2257[1]),
        .Q(\p_0_0_09481407_i_load_reg_2257_pp0_iter2_reg_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_09481407_i_load_reg_2257_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09481407_i_load_reg_2257[2]),
        .Q(\p_0_0_09481407_i_load_reg_2257_pp0_iter2_reg_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_09481407_i_load_reg_2257_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09481407_i_load_reg_2257[3]),
        .Q(\p_0_0_09481407_i_load_reg_2257_pp0_iter2_reg_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_09481407_i_load_reg_2257_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09481407_i_load_reg_2257[4]),
        .Q(\p_0_0_09481407_i_load_reg_2257_pp0_iter2_reg_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_09481407_i_load_reg_2257_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09481407_i_load_reg_2257[5]),
        .Q(\p_0_0_09481407_i_load_reg_2257_pp0_iter2_reg_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_09481407_i_load_reg_2257_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09481407_i_load_reg_2257[6]),
        .Q(\p_0_0_09481407_i_load_reg_2257_pp0_iter2_reg_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_09481407_i_load_reg_2257_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09481407_i_load_reg_2257[7]),
        .Q(\p_0_0_09481407_i_load_reg_2257_pp0_iter2_reg_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \p_0_0_09481407_i_load_reg_2257_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09481407_i_load_reg_2257[8]),
        .Q(\p_0_0_09481407_i_load_reg_2257_pp0_iter2_reg_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \p_0_0_09481407_i_load_reg_2257_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09481407_i_load_reg_2257[9]),
        .Q(\p_0_0_09481407_i_load_reg_2257_pp0_iter2_reg_reg[9]_0 [9]),
        .R(1'b0));
  FDRE \p_0_0_09481407_i_load_reg_2257_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(\p_0_0_09481407_i_fu_268_reg_n_5_[0] ),
        .Q(p_0_0_09481407_i_load_reg_2257[0]),
        .R(1'b0));
  FDRE \p_0_0_09481407_i_load_reg_2257_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(\p_0_0_09481407_i_fu_268_reg_n_5_[1] ),
        .Q(p_0_0_09481407_i_load_reg_2257[1]),
        .R(1'b0));
  FDRE \p_0_0_09481407_i_load_reg_2257_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(\p_0_0_09481407_i_fu_268_reg_n_5_[2] ),
        .Q(p_0_0_09481407_i_load_reg_2257[2]),
        .R(1'b0));
  FDRE \p_0_0_09481407_i_load_reg_2257_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(\p_0_0_09481407_i_fu_268_reg_n_5_[3] ),
        .Q(p_0_0_09481407_i_load_reg_2257[3]),
        .R(1'b0));
  FDRE \p_0_0_09481407_i_load_reg_2257_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(\p_0_0_09481407_i_fu_268_reg_n_5_[4] ),
        .Q(p_0_0_09481407_i_load_reg_2257[4]),
        .R(1'b0));
  FDRE \p_0_0_09481407_i_load_reg_2257_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(\p_0_0_09481407_i_fu_268_reg_n_5_[5] ),
        .Q(p_0_0_09481407_i_load_reg_2257[5]),
        .R(1'b0));
  FDRE \p_0_0_09481407_i_load_reg_2257_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(\p_0_0_09481407_i_fu_268_reg_n_5_[6] ),
        .Q(p_0_0_09481407_i_load_reg_2257[6]),
        .R(1'b0));
  FDRE \p_0_0_09481407_i_load_reg_2257_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(\p_0_0_09481407_i_fu_268_reg_n_5_[7] ),
        .Q(p_0_0_09481407_i_load_reg_2257[7]),
        .R(1'b0));
  FDRE \p_0_0_09481407_i_load_reg_2257_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(\p_0_0_09481407_i_fu_268_reg_n_5_[8] ),
        .Q(p_0_0_09481407_i_load_reg_2257[8]),
        .R(1'b0));
  FDRE \p_0_0_09481407_i_load_reg_2257_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(\p_0_0_09481407_i_fu_268_reg_n_5_[9] ),
        .Q(p_0_0_09481407_i_load_reg_2257[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_114981509_i_fu_244_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_31),
        .Q(\p_0_0_0948_114981509_i_fu_244_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_114981509_i_fu_244_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_30),
        .Q(\p_0_0_0948_114981509_i_fu_244_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_114981509_i_fu_244_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(\p_0_0_0948_114981509_i_fu_244_reg_n_5_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_114981509_i_fu_244_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(\p_0_0_0948_114981509_i_fu_244_reg_n_5_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_114981509_i_fu_244_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_27),
        .Q(\p_0_0_0948_114981509_i_fu_244_reg_n_5_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_114981509_i_fu_244_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_26),
        .Q(\p_0_0_0948_114981509_i_fu_244_reg_n_5_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_114981509_i_fu_244_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_25),
        .Q(\p_0_0_0948_114981509_i_fu_244_reg_n_5_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_114981509_i_fu_244_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(\p_0_0_0948_114981509_i_fu_244_reg_n_5_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_114981509_i_fu_244_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(\p_0_0_0948_114981509_i_fu_244_reg_n_5_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_114981509_i_fu_244_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(\p_0_0_0948_114981509_i_fu_244_reg_n_5_[9] ),
        .R(1'b0));
  FDRE \p_0_0_0948_114981509_i_load_reg_2224_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_114981509_i_load_reg_2224[0]),
        .Q(\p_0_0_0948_114981509_i_load_reg_2224_pp0_iter2_reg_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981509_i_load_reg_2224_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_114981509_i_load_reg_2224[1]),
        .Q(\p_0_0_0948_114981509_i_load_reg_2224_pp0_iter2_reg_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981509_i_load_reg_2224_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_114981509_i_load_reg_2224[2]),
        .Q(\p_0_0_0948_114981509_i_load_reg_2224_pp0_iter2_reg_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981509_i_load_reg_2224_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_114981509_i_load_reg_2224[3]),
        .Q(\p_0_0_0948_114981509_i_load_reg_2224_pp0_iter2_reg_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981509_i_load_reg_2224_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_114981509_i_load_reg_2224[4]),
        .Q(\p_0_0_0948_114981509_i_load_reg_2224_pp0_iter2_reg_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981509_i_load_reg_2224_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_114981509_i_load_reg_2224[5]),
        .Q(\p_0_0_0948_114981509_i_load_reg_2224_pp0_iter2_reg_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981509_i_load_reg_2224_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_114981509_i_load_reg_2224[6]),
        .Q(\p_0_0_0948_114981509_i_load_reg_2224_pp0_iter2_reg_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981509_i_load_reg_2224_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_114981509_i_load_reg_2224[7]),
        .Q(\p_0_0_0948_114981509_i_load_reg_2224_pp0_iter2_reg_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981509_i_load_reg_2224_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_114981509_i_load_reg_2224[8]),
        .Q(\p_0_0_0948_114981509_i_load_reg_2224_pp0_iter2_reg_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981509_i_load_reg_2224_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_114981509_i_load_reg_2224[9]),
        .Q(\p_0_0_0948_114981509_i_load_reg_2224_pp0_iter2_reg_reg[9]_0 [9]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981509_i_load_reg_2224_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(\p_0_0_0948_114981509_i_fu_244_reg_n_5_[0] ),
        .Q(p_0_0_0948_114981509_i_load_reg_2224[0]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981509_i_load_reg_2224_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(\p_0_0_0948_114981509_i_fu_244_reg_n_5_[1] ),
        .Q(p_0_0_0948_114981509_i_load_reg_2224[1]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981509_i_load_reg_2224_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(\p_0_0_0948_114981509_i_fu_244_reg_n_5_[2] ),
        .Q(p_0_0_0948_114981509_i_load_reg_2224[2]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981509_i_load_reg_2224_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(\p_0_0_0948_114981509_i_fu_244_reg_n_5_[3] ),
        .Q(p_0_0_0948_114981509_i_load_reg_2224[3]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981509_i_load_reg_2224_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(\p_0_0_0948_114981509_i_fu_244_reg_n_5_[4] ),
        .Q(p_0_0_0948_114981509_i_load_reg_2224[4]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981509_i_load_reg_2224_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(\p_0_0_0948_114981509_i_fu_244_reg_n_5_[5] ),
        .Q(p_0_0_0948_114981509_i_load_reg_2224[5]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981509_i_load_reg_2224_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(\p_0_0_0948_114981509_i_fu_244_reg_n_5_[6] ),
        .Q(p_0_0_0948_114981509_i_load_reg_2224[6]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981509_i_load_reg_2224_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(\p_0_0_0948_114981509_i_fu_244_reg_n_5_[7] ),
        .Q(p_0_0_0948_114981509_i_load_reg_2224[7]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981509_i_load_reg_2224_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(\p_0_0_0948_114981509_i_fu_244_reg_n_5_[8] ),
        .Q(p_0_0_0948_114981509_i_load_reg_2224[8]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981509_i_load_reg_2224_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(\p_0_0_0948_114981509_i_fu_244_reg_n_5_[9] ),
        .Q(p_0_0_0948_114981509_i_load_reg_2224[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_21437_i_fu_280_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_41),
        .Q(p_0_0_0948_21437_i_fu_280[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_21437_i_fu_280_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_40),
        .Q(p_0_0_0948_21437_i_fu_280[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_21437_i_fu_280_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_39),
        .Q(p_0_0_0948_21437_i_fu_280[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_21437_i_fu_280_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_38),
        .Q(p_0_0_0948_21437_i_fu_280[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_21437_i_fu_280_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_37),
        .Q(p_0_0_0948_21437_i_fu_280[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_21437_i_fu_280_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_36),
        .Q(p_0_0_0948_21437_i_fu_280[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_21437_i_fu_280_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_35),
        .Q(p_0_0_0948_21437_i_fu_280[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_21437_i_fu_280_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_34),
        .Q(p_0_0_0948_21437_i_fu_280[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_21437_i_fu_280_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_33),
        .Q(p_0_0_0948_21437_i_fu_280[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_21437_i_fu_280_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_32),
        .Q(p_0_0_0948_21437_i_fu_280[9]),
        .R(1'b0));
  FDRE \p_0_0_0948_21437_i_load_reg_2275_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_21437_i_load_reg_2275[0]),
        .Q(\p_0_0_0948_21437_i_load_reg_2275_pp0_iter2_reg_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_0948_21437_i_load_reg_2275_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_21437_i_load_reg_2275[1]),
        .Q(\p_0_0_0948_21437_i_load_reg_2275_pp0_iter2_reg_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_0948_21437_i_load_reg_2275_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_21437_i_load_reg_2275[2]),
        .Q(\p_0_0_0948_21437_i_load_reg_2275_pp0_iter2_reg_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_0948_21437_i_load_reg_2275_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_21437_i_load_reg_2275[3]),
        .Q(\p_0_0_0948_21437_i_load_reg_2275_pp0_iter2_reg_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_0948_21437_i_load_reg_2275_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_21437_i_load_reg_2275[4]),
        .Q(\p_0_0_0948_21437_i_load_reg_2275_pp0_iter2_reg_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_0948_21437_i_load_reg_2275_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_21437_i_load_reg_2275[5]),
        .Q(\p_0_0_0948_21437_i_load_reg_2275_pp0_iter2_reg_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_0948_21437_i_load_reg_2275_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_21437_i_load_reg_2275[6]),
        .Q(\p_0_0_0948_21437_i_load_reg_2275_pp0_iter2_reg_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_0948_21437_i_load_reg_2275_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_21437_i_load_reg_2275[7]),
        .Q(\p_0_0_0948_21437_i_load_reg_2275_pp0_iter2_reg_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \p_0_0_0948_21437_i_load_reg_2275_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_21437_i_load_reg_2275[8]),
        .Q(\p_0_0_0948_21437_i_load_reg_2275_pp0_iter2_reg_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \p_0_0_0948_21437_i_load_reg_2275_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_21437_i_load_reg_2275[9]),
        .Q(\p_0_0_0948_21437_i_load_reg_2275_pp0_iter2_reg_reg[9]_0 [9]),
        .R(1'b0));
  FDRE \p_0_0_0948_21437_i_load_reg_2275_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0948_21437_i_fu_280[0]),
        .Q(p_0_0_0948_21437_i_load_reg_2275[0]),
        .R(1'b0));
  FDRE \p_0_0_0948_21437_i_load_reg_2275_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0948_21437_i_fu_280[1]),
        .Q(p_0_0_0948_21437_i_load_reg_2275[1]),
        .R(1'b0));
  FDRE \p_0_0_0948_21437_i_load_reg_2275_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0948_21437_i_fu_280[2]),
        .Q(p_0_0_0948_21437_i_load_reg_2275[2]),
        .R(1'b0));
  FDRE \p_0_0_0948_21437_i_load_reg_2275_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0948_21437_i_fu_280[3]),
        .Q(p_0_0_0948_21437_i_load_reg_2275[3]),
        .R(1'b0));
  FDRE \p_0_0_0948_21437_i_load_reg_2275_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0948_21437_i_fu_280[4]),
        .Q(p_0_0_0948_21437_i_load_reg_2275[4]),
        .R(1'b0));
  FDRE \p_0_0_0948_21437_i_load_reg_2275_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0948_21437_i_fu_280[5]),
        .Q(p_0_0_0948_21437_i_load_reg_2275[5]),
        .R(1'b0));
  FDRE \p_0_0_0948_21437_i_load_reg_2275_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0948_21437_i_fu_280[6]),
        .Q(p_0_0_0948_21437_i_load_reg_2275[6]),
        .R(1'b0));
  FDRE \p_0_0_0948_21437_i_load_reg_2275_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0948_21437_i_fu_280[7]),
        .Q(p_0_0_0948_21437_i_load_reg_2275[7]),
        .R(1'b0));
  FDRE \p_0_0_0948_21437_i_load_reg_2275_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0948_21437_i_fu_280[8]),
        .Q(p_0_0_0948_21437_i_load_reg_2275[8]),
        .R(1'b0));
  FDRE \p_0_0_0948_21437_i_load_reg_2275_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0948_21437_i_fu_280[9]),
        .Q(p_0_0_0948_21437_i_load_reg_2275[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09491404_i_fu_264_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_121),
        .Q(p_0_0_09491404_i_fu_264[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09491404_i_fu_264_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_120),
        .Q(p_0_0_09491404_i_fu_264[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09491404_i_fu_264_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_119),
        .Q(p_0_0_09491404_i_fu_264[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09491404_i_fu_264_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_118),
        .Q(p_0_0_09491404_i_fu_264[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09491404_i_fu_264_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_117),
        .Q(p_0_0_09491404_i_fu_264[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09491404_i_fu_264_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_116),
        .Q(p_0_0_09491404_i_fu_264[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09491404_i_fu_264_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_115),
        .Q(p_0_0_09491404_i_fu_264[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09491404_i_fu_264_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_114),
        .Q(p_0_0_09491404_i_fu_264[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09491404_i_fu_264_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_113),
        .Q(p_0_0_09491404_i_fu_264[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09491404_i_fu_264_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_112),
        .Q(p_0_0_09491404_i_fu_264[9]),
        .R(1'b0));
  FDRE \p_0_0_09491404_i_load_reg_2251_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09491404_i_load_reg_2251[0]),
        .Q(\p_0_0_09491404_i_load_reg_2251_pp0_iter2_reg_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_09491404_i_load_reg_2251_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09491404_i_load_reg_2251[1]),
        .Q(\p_0_0_09491404_i_load_reg_2251_pp0_iter2_reg_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_09491404_i_load_reg_2251_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09491404_i_load_reg_2251[2]),
        .Q(\p_0_0_09491404_i_load_reg_2251_pp0_iter2_reg_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_09491404_i_load_reg_2251_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09491404_i_load_reg_2251[3]),
        .Q(\p_0_0_09491404_i_load_reg_2251_pp0_iter2_reg_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_09491404_i_load_reg_2251_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09491404_i_load_reg_2251[4]),
        .Q(\p_0_0_09491404_i_load_reg_2251_pp0_iter2_reg_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_09491404_i_load_reg_2251_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09491404_i_load_reg_2251[5]),
        .Q(\p_0_0_09491404_i_load_reg_2251_pp0_iter2_reg_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_09491404_i_load_reg_2251_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09491404_i_load_reg_2251[6]),
        .Q(\p_0_0_09491404_i_load_reg_2251_pp0_iter2_reg_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_09491404_i_load_reg_2251_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09491404_i_load_reg_2251[7]),
        .Q(\p_0_0_09491404_i_load_reg_2251_pp0_iter2_reg_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \p_0_0_09491404_i_load_reg_2251_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09491404_i_load_reg_2251[8]),
        .Q(\p_0_0_09491404_i_load_reg_2251_pp0_iter2_reg_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \p_0_0_09491404_i_load_reg_2251_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09491404_i_load_reg_2251[9]),
        .Q(\p_0_0_09491404_i_load_reg_2251_pp0_iter2_reg_reg[9]_0 [9]),
        .R(1'b0));
  FDRE \p_0_0_09491404_i_load_reg_2251_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_09491404_i_fu_264[0]),
        .Q(p_0_0_09491404_i_load_reg_2251[0]),
        .R(1'b0));
  FDRE \p_0_0_09491404_i_load_reg_2251_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_09491404_i_fu_264[1]),
        .Q(p_0_0_09491404_i_load_reg_2251[1]),
        .R(1'b0));
  FDRE \p_0_0_09491404_i_load_reg_2251_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_09491404_i_fu_264[2]),
        .Q(p_0_0_09491404_i_load_reg_2251[2]),
        .R(1'b0));
  FDRE \p_0_0_09491404_i_load_reg_2251_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_09491404_i_fu_264[3]),
        .Q(p_0_0_09491404_i_load_reg_2251[3]),
        .R(1'b0));
  FDRE \p_0_0_09491404_i_load_reg_2251_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_09491404_i_fu_264[4]),
        .Q(p_0_0_09491404_i_load_reg_2251[4]),
        .R(1'b0));
  FDRE \p_0_0_09491404_i_load_reg_2251_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_09491404_i_fu_264[5]),
        .Q(p_0_0_09491404_i_load_reg_2251[5]),
        .R(1'b0));
  FDRE \p_0_0_09491404_i_load_reg_2251_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_09491404_i_fu_264[6]),
        .Q(p_0_0_09491404_i_load_reg_2251[6]),
        .R(1'b0));
  FDRE \p_0_0_09491404_i_load_reg_2251_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_09491404_i_fu_264[7]),
        .Q(p_0_0_09491404_i_load_reg_2251[7]),
        .R(1'b0));
  FDRE \p_0_0_09491404_i_load_reg_2251_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_09491404_i_fu_264[8]),
        .Q(p_0_0_09491404_i_load_reg_2251[8]),
        .R(1'b0));
  FDRE \p_0_0_09491404_i_load_reg_2251_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_09491404_i_fu_264[9]),
        .Q(p_0_0_09491404_i_load_reg_2251[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_114961507_i_fu_240_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_151),
        .Q(p_0_0_0949_114961507_i_fu_240[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_114961507_i_fu_240_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_150),
        .Q(p_0_0_0949_114961507_i_fu_240[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_114961507_i_fu_240_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_149),
        .Q(p_0_0_0949_114961507_i_fu_240[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_114961507_i_fu_240_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_148),
        .Q(p_0_0_0949_114961507_i_fu_240[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_114961507_i_fu_240_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_147),
        .Q(p_0_0_0949_114961507_i_fu_240[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_114961507_i_fu_240_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_146),
        .Q(p_0_0_0949_114961507_i_fu_240[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_114961507_i_fu_240_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_145),
        .Q(p_0_0_0949_114961507_i_fu_240[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_114961507_i_fu_240_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_144),
        .Q(p_0_0_0949_114961507_i_fu_240[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_114961507_i_fu_240_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_143),
        .Q(p_0_0_0949_114961507_i_fu_240[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_114961507_i_fu_240_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_142),
        .Q(p_0_0_0949_114961507_i_fu_240[9]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961507_i_load_reg_2218_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_114961507_i_load_reg_2218[0]),
        .Q(\p_0_0_0949_114961507_i_load_reg_2218_pp0_iter2_reg_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961507_i_load_reg_2218_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_114961507_i_load_reg_2218[1]),
        .Q(\p_0_0_0949_114961507_i_load_reg_2218_pp0_iter2_reg_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961507_i_load_reg_2218_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_114961507_i_load_reg_2218[2]),
        .Q(\p_0_0_0949_114961507_i_load_reg_2218_pp0_iter2_reg_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961507_i_load_reg_2218_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_114961507_i_load_reg_2218[3]),
        .Q(\p_0_0_0949_114961507_i_load_reg_2218_pp0_iter2_reg_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961507_i_load_reg_2218_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_114961507_i_load_reg_2218[4]),
        .Q(\p_0_0_0949_114961507_i_load_reg_2218_pp0_iter2_reg_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961507_i_load_reg_2218_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_114961507_i_load_reg_2218[5]),
        .Q(\p_0_0_0949_114961507_i_load_reg_2218_pp0_iter2_reg_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961507_i_load_reg_2218_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_114961507_i_load_reg_2218[6]),
        .Q(\p_0_0_0949_114961507_i_load_reg_2218_pp0_iter2_reg_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961507_i_load_reg_2218_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_114961507_i_load_reg_2218[7]),
        .Q(\p_0_0_0949_114961507_i_load_reg_2218_pp0_iter2_reg_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961507_i_load_reg_2218_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_114961507_i_load_reg_2218[8]),
        .Q(\p_0_0_0949_114961507_i_load_reg_2218_pp0_iter2_reg_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961507_i_load_reg_2218_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_114961507_i_load_reg_2218[9]),
        .Q(\p_0_0_0949_114961507_i_load_reg_2218_pp0_iter2_reg_reg[9]_0 [9]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961507_i_load_reg_2218_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0949_114961507_i_fu_240[0]),
        .Q(p_0_0_0949_114961507_i_load_reg_2218[0]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961507_i_load_reg_2218_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0949_114961507_i_fu_240[1]),
        .Q(p_0_0_0949_114961507_i_load_reg_2218[1]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961507_i_load_reg_2218_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0949_114961507_i_fu_240[2]),
        .Q(p_0_0_0949_114961507_i_load_reg_2218[2]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961507_i_load_reg_2218_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0949_114961507_i_fu_240[3]),
        .Q(p_0_0_0949_114961507_i_load_reg_2218[3]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961507_i_load_reg_2218_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0949_114961507_i_fu_240[4]),
        .Q(p_0_0_0949_114961507_i_load_reg_2218[4]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961507_i_load_reg_2218_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0949_114961507_i_fu_240[5]),
        .Q(p_0_0_0949_114961507_i_load_reg_2218[5]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961507_i_load_reg_2218_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0949_114961507_i_fu_240[6]),
        .Q(p_0_0_0949_114961507_i_load_reg_2218[6]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961507_i_load_reg_2218_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0949_114961507_i_fu_240[7]),
        .Q(p_0_0_0949_114961507_i_load_reg_2218[7]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961507_i_load_reg_2218_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0949_114961507_i_fu_240[8]),
        .Q(p_0_0_0949_114961507_i_load_reg_2218[8]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961507_i_load_reg_2218_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0949_114961507_i_fu_240[9]),
        .Q(p_0_0_0949_114961507_i_load_reg_2218[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_21434_i_fu_276_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_141),
        .Q(p_0_0_0949_21434_i_fu_276[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_21434_i_fu_276_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_140),
        .Q(p_0_0_0949_21434_i_fu_276[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_21434_i_fu_276_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_139),
        .Q(p_0_0_0949_21434_i_fu_276[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_21434_i_fu_276_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_138),
        .Q(p_0_0_0949_21434_i_fu_276[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_21434_i_fu_276_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_137),
        .Q(p_0_0_0949_21434_i_fu_276[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_21434_i_fu_276_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_136),
        .Q(p_0_0_0949_21434_i_fu_276[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_21434_i_fu_276_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_135),
        .Q(p_0_0_0949_21434_i_fu_276[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_21434_i_fu_276_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_134),
        .Q(p_0_0_0949_21434_i_fu_276[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_21434_i_fu_276_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_133),
        .Q(p_0_0_0949_21434_i_fu_276[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_21434_i_fu_276_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_132),
        .Q(p_0_0_0949_21434_i_fu_276[9]),
        .R(1'b0));
  FDRE \p_0_0_0949_21434_i_load_reg_2269_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_21434_i_load_reg_2269[0]),
        .Q(\p_0_0_0949_21434_i_load_reg_2269_pp0_iter2_reg_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_0949_21434_i_load_reg_2269_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_21434_i_load_reg_2269[1]),
        .Q(\p_0_0_0949_21434_i_load_reg_2269_pp0_iter2_reg_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_0949_21434_i_load_reg_2269_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_21434_i_load_reg_2269[2]),
        .Q(\p_0_0_0949_21434_i_load_reg_2269_pp0_iter2_reg_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_0949_21434_i_load_reg_2269_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_21434_i_load_reg_2269[3]),
        .Q(\p_0_0_0949_21434_i_load_reg_2269_pp0_iter2_reg_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_0949_21434_i_load_reg_2269_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_21434_i_load_reg_2269[4]),
        .Q(\p_0_0_0949_21434_i_load_reg_2269_pp0_iter2_reg_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_0949_21434_i_load_reg_2269_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_21434_i_load_reg_2269[5]),
        .Q(\p_0_0_0949_21434_i_load_reg_2269_pp0_iter2_reg_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_0949_21434_i_load_reg_2269_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_21434_i_load_reg_2269[6]),
        .Q(\p_0_0_0949_21434_i_load_reg_2269_pp0_iter2_reg_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_0949_21434_i_load_reg_2269_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_21434_i_load_reg_2269[7]),
        .Q(\p_0_0_0949_21434_i_load_reg_2269_pp0_iter2_reg_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \p_0_0_0949_21434_i_load_reg_2269_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_21434_i_load_reg_2269[8]),
        .Q(\p_0_0_0949_21434_i_load_reg_2269_pp0_iter2_reg_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \p_0_0_0949_21434_i_load_reg_2269_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_21434_i_load_reg_2269[9]),
        .Q(\p_0_0_0949_21434_i_load_reg_2269_pp0_iter2_reg_reg[9]_0 [9]),
        .R(1'b0));
  FDRE \p_0_0_0949_21434_i_load_reg_2269_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0949_21434_i_fu_276[0]),
        .Q(p_0_0_0949_21434_i_load_reg_2269[0]),
        .R(1'b0));
  FDRE \p_0_0_0949_21434_i_load_reg_2269_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0949_21434_i_fu_276[1]),
        .Q(p_0_0_0949_21434_i_load_reg_2269[1]),
        .R(1'b0));
  FDRE \p_0_0_0949_21434_i_load_reg_2269_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0949_21434_i_fu_276[2]),
        .Q(p_0_0_0949_21434_i_load_reg_2269[2]),
        .R(1'b0));
  FDRE \p_0_0_0949_21434_i_load_reg_2269_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0949_21434_i_fu_276[3]),
        .Q(p_0_0_0949_21434_i_load_reg_2269[3]),
        .R(1'b0));
  FDRE \p_0_0_0949_21434_i_load_reg_2269_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0949_21434_i_fu_276[4]),
        .Q(p_0_0_0949_21434_i_load_reg_2269[4]),
        .R(1'b0));
  FDRE \p_0_0_0949_21434_i_load_reg_2269_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0949_21434_i_fu_276[5]),
        .Q(p_0_0_0949_21434_i_load_reg_2269[5]),
        .R(1'b0));
  FDRE \p_0_0_0949_21434_i_load_reg_2269_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0949_21434_i_fu_276[6]),
        .Q(p_0_0_0949_21434_i_load_reg_2269[6]),
        .R(1'b0));
  FDRE \p_0_0_0949_21434_i_load_reg_2269_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0949_21434_i_fu_276[7]),
        .Q(p_0_0_0949_21434_i_load_reg_2269[7]),
        .R(1'b0));
  FDRE \p_0_0_0949_21434_i_load_reg_2269_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0949_21434_i_fu_276[8]),
        .Q(p_0_0_0949_21434_i_load_reg_2269[8]),
        .R(1'b0));
  FDRE \p_0_0_0949_21434_i_load_reg_2269_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0949_21434_i_fu_276[9]),
        .Q(p_0_0_0949_21434_i_load_reg_2269[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09501401_i_fu_260_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_101),
        .Q(p_0_0_09501401_i_fu_260[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09501401_i_fu_260_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_100),
        .Q(p_0_0_09501401_i_fu_260[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09501401_i_fu_260_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_99),
        .Q(p_0_0_09501401_i_fu_260[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09501401_i_fu_260_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_98),
        .Q(p_0_0_09501401_i_fu_260[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09501401_i_fu_260_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_97),
        .Q(p_0_0_09501401_i_fu_260[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09501401_i_fu_260_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_96),
        .Q(p_0_0_09501401_i_fu_260[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09501401_i_fu_260_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_95),
        .Q(p_0_0_09501401_i_fu_260[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09501401_i_fu_260_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_94),
        .Q(p_0_0_09501401_i_fu_260[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09501401_i_fu_260_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_93),
        .Q(p_0_0_09501401_i_fu_260[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09501401_i_fu_260_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_92),
        .Q(p_0_0_09501401_i_fu_260[9]),
        .R(1'b0));
  FDRE \p_0_0_09501401_i_load_reg_2245_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09501401_i_load_reg_2245[0]),
        .Q(\p_0_0_09501401_i_load_reg_2245_pp0_iter2_reg_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_09501401_i_load_reg_2245_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09501401_i_load_reg_2245[1]),
        .Q(\p_0_0_09501401_i_load_reg_2245_pp0_iter2_reg_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_09501401_i_load_reg_2245_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09501401_i_load_reg_2245[2]),
        .Q(\p_0_0_09501401_i_load_reg_2245_pp0_iter2_reg_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_09501401_i_load_reg_2245_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09501401_i_load_reg_2245[3]),
        .Q(\p_0_0_09501401_i_load_reg_2245_pp0_iter2_reg_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_09501401_i_load_reg_2245_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09501401_i_load_reg_2245[4]),
        .Q(\p_0_0_09501401_i_load_reg_2245_pp0_iter2_reg_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_09501401_i_load_reg_2245_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09501401_i_load_reg_2245[5]),
        .Q(\p_0_0_09501401_i_load_reg_2245_pp0_iter2_reg_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_09501401_i_load_reg_2245_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09501401_i_load_reg_2245[6]),
        .Q(\p_0_0_09501401_i_load_reg_2245_pp0_iter2_reg_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_09501401_i_load_reg_2245_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09501401_i_load_reg_2245[7]),
        .Q(\p_0_0_09501401_i_load_reg_2245_pp0_iter2_reg_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \p_0_0_09501401_i_load_reg_2245_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09501401_i_load_reg_2245[8]),
        .Q(\p_0_0_09501401_i_load_reg_2245_pp0_iter2_reg_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \p_0_0_09501401_i_load_reg_2245_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09501401_i_load_reg_2245[9]),
        .Q(\p_0_0_09501401_i_load_reg_2245_pp0_iter2_reg_reg[9]_0 [9]),
        .R(1'b0));
  FDRE \p_0_0_09501401_i_load_reg_2245_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_09501401_i_fu_260[0]),
        .Q(p_0_0_09501401_i_load_reg_2245[0]),
        .R(1'b0));
  FDRE \p_0_0_09501401_i_load_reg_2245_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_09501401_i_fu_260[1]),
        .Q(p_0_0_09501401_i_load_reg_2245[1]),
        .R(1'b0));
  FDRE \p_0_0_09501401_i_load_reg_2245_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_09501401_i_fu_260[2]),
        .Q(p_0_0_09501401_i_load_reg_2245[2]),
        .R(1'b0));
  FDRE \p_0_0_09501401_i_load_reg_2245_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_09501401_i_fu_260[3]),
        .Q(p_0_0_09501401_i_load_reg_2245[3]),
        .R(1'b0));
  FDRE \p_0_0_09501401_i_load_reg_2245_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_09501401_i_fu_260[4]),
        .Q(p_0_0_09501401_i_load_reg_2245[4]),
        .R(1'b0));
  FDRE \p_0_0_09501401_i_load_reg_2245_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_09501401_i_fu_260[5]),
        .Q(p_0_0_09501401_i_load_reg_2245[5]),
        .R(1'b0));
  FDRE \p_0_0_09501401_i_load_reg_2245_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_09501401_i_fu_260[6]),
        .Q(p_0_0_09501401_i_load_reg_2245[6]),
        .R(1'b0));
  FDRE \p_0_0_09501401_i_load_reg_2245_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_09501401_i_fu_260[7]),
        .Q(p_0_0_09501401_i_load_reg_2245[7]),
        .R(1'b0));
  FDRE \p_0_0_09501401_i_load_reg_2245_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_09501401_i_fu_260[8]),
        .Q(p_0_0_09501401_i_load_reg_2245[8]),
        .R(1'b0));
  FDRE \p_0_0_09501401_i_load_reg_2245_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_09501401_i_fu_260[9]),
        .Q(p_0_0_09501401_i_load_reg_2245[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_114941505_i_fu_236_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(p_0_0_0950_114941505_i_fu_236[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_114941505_i_fu_236_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_20),
        .Q(p_0_0_0950_114941505_i_fu_236[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_114941505_i_fu_236_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_19),
        .Q(p_0_0_0950_114941505_i_fu_236[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_114941505_i_fu_236_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(p_0_0_0950_114941505_i_fu_236[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_114941505_i_fu_236_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_17),
        .Q(p_0_0_0950_114941505_i_fu_236[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_114941505_i_fu_236_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(p_0_0_0950_114941505_i_fu_236[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_114941505_i_fu_236_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(p_0_0_0950_114941505_i_fu_236[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_114941505_i_fu_236_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_14),
        .Q(p_0_0_0950_114941505_i_fu_236[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_114941505_i_fu_236_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_13),
        .Q(p_0_0_0950_114941505_i_fu_236[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_114941505_i_fu_236_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_12),
        .Q(p_0_0_0950_114941505_i_fu_236[9]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941505_i_load_reg_2212_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_114941505_i_load_reg_2212[0]),
        .Q(\p_0_0_0950_114941505_i_load_reg_2212_pp0_iter2_reg_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941505_i_load_reg_2212_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_114941505_i_load_reg_2212[1]),
        .Q(\p_0_0_0950_114941505_i_load_reg_2212_pp0_iter2_reg_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941505_i_load_reg_2212_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_114941505_i_load_reg_2212[2]),
        .Q(\p_0_0_0950_114941505_i_load_reg_2212_pp0_iter2_reg_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941505_i_load_reg_2212_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_114941505_i_load_reg_2212[3]),
        .Q(\p_0_0_0950_114941505_i_load_reg_2212_pp0_iter2_reg_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941505_i_load_reg_2212_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_114941505_i_load_reg_2212[4]),
        .Q(\p_0_0_0950_114941505_i_load_reg_2212_pp0_iter2_reg_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941505_i_load_reg_2212_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_114941505_i_load_reg_2212[5]),
        .Q(\p_0_0_0950_114941505_i_load_reg_2212_pp0_iter2_reg_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941505_i_load_reg_2212_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_114941505_i_load_reg_2212[6]),
        .Q(\p_0_0_0950_114941505_i_load_reg_2212_pp0_iter2_reg_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941505_i_load_reg_2212_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_114941505_i_load_reg_2212[7]),
        .Q(\p_0_0_0950_114941505_i_load_reg_2212_pp0_iter2_reg_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941505_i_load_reg_2212_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_114941505_i_load_reg_2212[8]),
        .Q(\p_0_0_0950_114941505_i_load_reg_2212_pp0_iter2_reg_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941505_i_load_reg_2212_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_114941505_i_load_reg_2212[9]),
        .Q(\p_0_0_0950_114941505_i_load_reg_2212_pp0_iter2_reg_reg[9]_0 [9]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941505_i_load_reg_2212_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0950_114941505_i_fu_236[0]),
        .Q(p_0_0_0950_114941505_i_load_reg_2212[0]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941505_i_load_reg_2212_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0950_114941505_i_fu_236[1]),
        .Q(p_0_0_0950_114941505_i_load_reg_2212[1]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941505_i_load_reg_2212_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0950_114941505_i_fu_236[2]),
        .Q(p_0_0_0950_114941505_i_load_reg_2212[2]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941505_i_load_reg_2212_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0950_114941505_i_fu_236[3]),
        .Q(p_0_0_0950_114941505_i_load_reg_2212[3]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941505_i_load_reg_2212_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0950_114941505_i_fu_236[4]),
        .Q(p_0_0_0950_114941505_i_load_reg_2212[4]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941505_i_load_reg_2212_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0950_114941505_i_fu_236[5]),
        .Q(p_0_0_0950_114941505_i_load_reg_2212[5]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941505_i_load_reg_2212_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0950_114941505_i_fu_236[6]),
        .Q(p_0_0_0950_114941505_i_load_reg_2212[6]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941505_i_load_reg_2212_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0950_114941505_i_fu_236[7]),
        .Q(p_0_0_0950_114941505_i_load_reg_2212[7]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941505_i_load_reg_2212_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0950_114941505_i_fu_236[8]),
        .Q(p_0_0_0950_114941505_i_load_reg_2212[8]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941505_i_load_reg_2212_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0950_114941505_i_fu_236[9]),
        .Q(p_0_0_0950_114941505_i_load_reg_2212[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_21431_i_fu_272_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_61),
        .Q(p_0_0_0950_21431_i_fu_272__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_21431_i_fu_272_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_60),
        .Q(p_0_0_0950_21431_i_fu_272__0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_21431_i_fu_272_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_59),
        .Q(p_0_0_0950_21431_i_fu_272__0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_21431_i_fu_272_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_58),
        .Q(p_0_0_0950_21431_i_fu_272__0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_21431_i_fu_272_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_57),
        .Q(p_0_0_0950_21431_i_fu_272__0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_21431_i_fu_272_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_56),
        .Q(p_0_0_0950_21431_i_fu_272__0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_21431_i_fu_272_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_55),
        .Q(p_0_0_0950_21431_i_fu_272__0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_21431_i_fu_272_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_54),
        .Q(p_0_0_0950_21431_i_fu_272__0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_21431_i_fu_272_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_53),
        .Q(p_0_0_0950_21431_i_fu_272__0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_21431_i_fu_272_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_52),
        .Q(p_0_0_0950_21431_i_fu_272__0[9]),
        .R(1'b0));
  FDRE \p_0_0_0950_21431_i_load_reg_2263_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_21431_i_load_reg_2263[0]),
        .Q(\p_0_0_0950_21431_i_load_reg_2263_pp0_iter2_reg_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_0950_21431_i_load_reg_2263_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_21431_i_load_reg_2263[1]),
        .Q(\p_0_0_0950_21431_i_load_reg_2263_pp0_iter2_reg_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_0950_21431_i_load_reg_2263_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_21431_i_load_reg_2263[2]),
        .Q(\p_0_0_0950_21431_i_load_reg_2263_pp0_iter2_reg_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_0950_21431_i_load_reg_2263_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_21431_i_load_reg_2263[3]),
        .Q(\p_0_0_0950_21431_i_load_reg_2263_pp0_iter2_reg_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_0950_21431_i_load_reg_2263_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_21431_i_load_reg_2263[4]),
        .Q(\p_0_0_0950_21431_i_load_reg_2263_pp0_iter2_reg_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_0950_21431_i_load_reg_2263_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_21431_i_load_reg_2263[5]),
        .Q(\p_0_0_0950_21431_i_load_reg_2263_pp0_iter2_reg_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_0950_21431_i_load_reg_2263_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_21431_i_load_reg_2263[6]),
        .Q(\p_0_0_0950_21431_i_load_reg_2263_pp0_iter2_reg_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_0950_21431_i_load_reg_2263_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_21431_i_load_reg_2263[7]),
        .Q(\p_0_0_0950_21431_i_load_reg_2263_pp0_iter2_reg_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \p_0_0_0950_21431_i_load_reg_2263_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_21431_i_load_reg_2263[8]),
        .Q(\p_0_0_0950_21431_i_load_reg_2263_pp0_iter2_reg_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \p_0_0_0950_21431_i_load_reg_2263_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_21431_i_load_reg_2263[9]),
        .Q(\p_0_0_0950_21431_i_load_reg_2263_pp0_iter2_reg_reg[9]_0 [9]),
        .R(1'b0));
  FDRE \p_0_0_0950_21431_i_load_reg_2263_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0950_21431_i_fu_272__0[0]),
        .Q(p_0_0_0950_21431_i_load_reg_2263[0]),
        .R(1'b0));
  FDRE \p_0_0_0950_21431_i_load_reg_2263_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0950_21431_i_fu_272__0[1]),
        .Q(p_0_0_0950_21431_i_load_reg_2263[1]),
        .R(1'b0));
  FDRE \p_0_0_0950_21431_i_load_reg_2263_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0950_21431_i_fu_272__0[2]),
        .Q(p_0_0_0950_21431_i_load_reg_2263[2]),
        .R(1'b0));
  FDRE \p_0_0_0950_21431_i_load_reg_2263_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0950_21431_i_fu_272__0[3]),
        .Q(p_0_0_0950_21431_i_load_reg_2263[3]),
        .R(1'b0));
  FDRE \p_0_0_0950_21431_i_load_reg_2263_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0950_21431_i_fu_272__0[4]),
        .Q(p_0_0_0950_21431_i_load_reg_2263[4]),
        .R(1'b0));
  FDRE \p_0_0_0950_21431_i_load_reg_2263_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0950_21431_i_fu_272__0[5]),
        .Q(p_0_0_0950_21431_i_load_reg_2263[5]),
        .R(1'b0));
  FDRE \p_0_0_0950_21431_i_load_reg_2263_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0950_21431_i_fu_272__0[6]),
        .Q(p_0_0_0950_21431_i_load_reg_2263[6]),
        .R(1'b0));
  FDRE \p_0_0_0950_21431_i_load_reg_2263_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0950_21431_i_fu_272__0[7]),
        .Q(p_0_0_0950_21431_i_load_reg_2263[7]),
        .R(1'b0));
  FDRE \p_0_0_0950_21431_i_load_reg_2263_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0950_21431_i_fu_272__0[8]),
        .Q(p_0_0_0950_21431_i_load_reg_2263[8]),
        .R(1'b0));
  FDRE \p_0_0_0950_21431_i_load_reg_2263_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0950_21431_i_fu_272__0[9]),
        .Q(p_0_0_0950_21431_i_load_reg_2263[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09081512_i_fu_248_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_71),
        .Q(p_0_0_0_0_09081512_i_fu_248[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09081512_i_fu_248_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_70),
        .Q(p_0_0_0_0_09081512_i_fu_248[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09081512_i_fu_248_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_69),
        .Q(p_0_0_0_0_09081512_i_fu_248[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09081512_i_fu_248_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_68),
        .Q(p_0_0_0_0_09081512_i_fu_248[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09081512_i_fu_248_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_67),
        .Q(p_0_0_0_0_09081512_i_fu_248[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09081512_i_fu_248_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_66),
        .Q(p_0_0_0_0_09081512_i_fu_248[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09081512_i_fu_248_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_65),
        .Q(p_0_0_0_0_09081512_i_fu_248[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09081512_i_fu_248_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_64),
        .Q(p_0_0_0_0_09081512_i_fu_248[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09081512_i_fu_248_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_63),
        .Q(p_0_0_0_0_09081512_i_fu_248[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09081512_i_fu_248_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_62),
        .Q(p_0_0_0_0_09081512_i_fu_248[9]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081512_i_load_reg_2230_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09081512_i_load_reg_2230[0]),
        .Q(\p_0_0_0_0_09081512_i_load_reg_2230_pp0_iter2_reg_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081512_i_load_reg_2230_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09081512_i_load_reg_2230[1]),
        .Q(\p_0_0_0_0_09081512_i_load_reg_2230_pp0_iter2_reg_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081512_i_load_reg_2230_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09081512_i_load_reg_2230[2]),
        .Q(\p_0_0_0_0_09081512_i_load_reg_2230_pp0_iter2_reg_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081512_i_load_reg_2230_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09081512_i_load_reg_2230[3]),
        .Q(\p_0_0_0_0_09081512_i_load_reg_2230_pp0_iter2_reg_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081512_i_load_reg_2230_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09081512_i_load_reg_2230[4]),
        .Q(\p_0_0_0_0_09081512_i_load_reg_2230_pp0_iter2_reg_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081512_i_load_reg_2230_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09081512_i_load_reg_2230[5]),
        .Q(\p_0_0_0_0_09081512_i_load_reg_2230_pp0_iter2_reg_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081512_i_load_reg_2230_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09081512_i_load_reg_2230[6]),
        .Q(\p_0_0_0_0_09081512_i_load_reg_2230_pp0_iter2_reg_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081512_i_load_reg_2230_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09081512_i_load_reg_2230[7]),
        .Q(\p_0_0_0_0_09081512_i_load_reg_2230_pp0_iter2_reg_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081512_i_load_reg_2230_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09081512_i_load_reg_2230[8]),
        .Q(\p_0_0_0_0_09081512_i_load_reg_2230_pp0_iter2_reg_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081512_i_load_reg_2230_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09081512_i_load_reg_2230[9]),
        .Q(\p_0_0_0_0_09081512_i_load_reg_2230_pp0_iter2_reg_reg[9]_0 [9]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081512_i_load_reg_2230_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0_0_09081512_i_fu_248[0]),
        .Q(p_0_0_0_0_09081512_i_load_reg_2230[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081512_i_load_reg_2230_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0_0_09081512_i_fu_248[1]),
        .Q(p_0_0_0_0_09081512_i_load_reg_2230[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081512_i_load_reg_2230_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0_0_09081512_i_fu_248[2]),
        .Q(p_0_0_0_0_09081512_i_load_reg_2230[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081512_i_load_reg_2230_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0_0_09081512_i_fu_248[3]),
        .Q(p_0_0_0_0_09081512_i_load_reg_2230[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081512_i_load_reg_2230_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0_0_09081512_i_fu_248[4]),
        .Q(p_0_0_0_0_09081512_i_load_reg_2230[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081512_i_load_reg_2230_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0_0_09081512_i_fu_248[5]),
        .Q(p_0_0_0_0_09081512_i_load_reg_2230[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081512_i_load_reg_2230_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0_0_09081512_i_fu_248[6]),
        .Q(p_0_0_0_0_09081512_i_load_reg_2230[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081512_i_load_reg_2230_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0_0_09081512_i_fu_248[7]),
        .Q(p_0_0_0_0_09081512_i_load_reg_2230[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081512_i_load_reg_2230_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0_0_09081512_i_fu_248[8]),
        .Q(p_0_0_0_0_09081512_i_load_reg_2230[8]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081512_i_load_reg_2230_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0_0_09081512_i_fu_248[9]),
        .Q(p_0_0_0_0_09081512_i_load_reg_2230[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09141500_i_fu_224_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_111),
        .Q(p_0_0_0_0_09141500_i_fu_224[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09141500_i_fu_224_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_110),
        .Q(p_0_0_0_0_09141500_i_fu_224[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09141500_i_fu_224_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_109),
        .Q(p_0_0_0_0_09141500_i_fu_224[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09141500_i_fu_224_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_108),
        .Q(p_0_0_0_0_09141500_i_fu_224[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09141500_i_fu_224_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_107),
        .Q(p_0_0_0_0_09141500_i_fu_224[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09141500_i_fu_224_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_106),
        .Q(p_0_0_0_0_09141500_i_fu_224[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09141500_i_fu_224_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_105),
        .Q(p_0_0_0_0_09141500_i_fu_224[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09141500_i_fu_224_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_104),
        .Q(p_0_0_0_0_09141500_i_fu_224[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09141500_i_fu_224_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_103),
        .Q(p_0_0_0_0_09141500_i_fu_224[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09141500_i_fu_224_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_102),
        .Q(p_0_0_0_0_09141500_i_fu_224[9]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141500_i_load_reg_2197_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09141500_i_load_reg_2197[0]),
        .Q(\p_0_0_0_0_09141500_i_load_reg_2197_pp0_iter2_reg_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141500_i_load_reg_2197_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09141500_i_load_reg_2197[1]),
        .Q(\p_0_0_0_0_09141500_i_load_reg_2197_pp0_iter2_reg_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141500_i_load_reg_2197_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09141500_i_load_reg_2197[2]),
        .Q(\p_0_0_0_0_09141500_i_load_reg_2197_pp0_iter2_reg_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141500_i_load_reg_2197_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09141500_i_load_reg_2197[3]),
        .Q(\p_0_0_0_0_09141500_i_load_reg_2197_pp0_iter2_reg_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141500_i_load_reg_2197_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09141500_i_load_reg_2197[4]),
        .Q(\p_0_0_0_0_09141500_i_load_reg_2197_pp0_iter2_reg_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141500_i_load_reg_2197_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09141500_i_load_reg_2197[5]),
        .Q(\p_0_0_0_0_09141500_i_load_reg_2197_pp0_iter2_reg_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141500_i_load_reg_2197_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09141500_i_load_reg_2197[6]),
        .Q(\p_0_0_0_0_09141500_i_load_reg_2197_pp0_iter2_reg_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141500_i_load_reg_2197_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09141500_i_load_reg_2197[7]),
        .Q(\p_0_0_0_0_09141500_i_load_reg_2197_pp0_iter2_reg_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141500_i_load_reg_2197_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09141500_i_load_reg_2197[8]),
        .Q(\p_0_0_0_0_09141500_i_load_reg_2197_pp0_iter2_reg_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141500_i_load_reg_2197_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09141500_i_load_reg_2197[9]),
        .Q(\p_0_0_0_0_09141500_i_load_reg_2197_pp0_iter2_reg_reg[9]_0 [9]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141500_i_load_reg_2197_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0_0_09141500_i_fu_224[0]),
        .Q(p_0_0_0_0_09141500_i_load_reg_2197[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141500_i_load_reg_2197_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0_0_09141500_i_fu_224[1]),
        .Q(p_0_0_0_0_09141500_i_load_reg_2197[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141500_i_load_reg_2197_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0_0_09141500_i_fu_224[2]),
        .Q(p_0_0_0_0_09141500_i_load_reg_2197[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141500_i_load_reg_2197_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0_0_09141500_i_fu_224[3]),
        .Q(p_0_0_0_0_09141500_i_load_reg_2197[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141500_i_load_reg_2197_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0_0_09141500_i_fu_224[4]),
        .Q(p_0_0_0_0_09141500_i_load_reg_2197[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141500_i_load_reg_2197_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0_0_09141500_i_fu_224[5]),
        .Q(p_0_0_0_0_09141500_i_load_reg_2197[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141500_i_load_reg_2197_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0_0_09141500_i_fu_224[6]),
        .Q(p_0_0_0_0_09141500_i_load_reg_2197[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141500_i_load_reg_2197_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0_0_09141500_i_fu_224[7]),
        .Q(p_0_0_0_0_09141500_i_load_reg_2197[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141500_i_load_reg_2197_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0_0_09141500_i_fu_224[8]),
        .Q(p_0_0_0_0_09141500_i_load_reg_2197[8]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141500_i_load_reg_2197_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_0_0_0_09141500_i_fu_224[9]),
        .Q(p_0_0_0_0_09141500_i_load_reg_2197[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09091514_i_fu_252_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_161),
        .Q(p_0_1_0_0_09091514_i_fu_252[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09091514_i_fu_252_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_160),
        .Q(p_0_1_0_0_09091514_i_fu_252[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09091514_i_fu_252_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_159),
        .Q(p_0_1_0_0_09091514_i_fu_252[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09091514_i_fu_252_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_158),
        .Q(p_0_1_0_0_09091514_i_fu_252[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09091514_i_fu_252_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_157),
        .Q(p_0_1_0_0_09091514_i_fu_252[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09091514_i_fu_252_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_156),
        .Q(p_0_1_0_0_09091514_i_fu_252[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09091514_i_fu_252_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_155),
        .Q(p_0_1_0_0_09091514_i_fu_252[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09091514_i_fu_252_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_154),
        .Q(p_0_1_0_0_09091514_i_fu_252[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09091514_i_fu_252_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_153),
        .Q(p_0_1_0_0_09091514_i_fu_252[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09091514_i_fu_252_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_152),
        .Q(p_0_1_0_0_09091514_i_fu_252[9]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091514_i_load_reg_2235_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_1_0_0_09091514_i_load_reg_2235[0]),
        .Q(\p_0_1_0_0_09091514_i_load_reg_2235_pp0_iter2_reg_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091514_i_load_reg_2235_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_1_0_0_09091514_i_load_reg_2235[1]),
        .Q(\p_0_1_0_0_09091514_i_load_reg_2235_pp0_iter2_reg_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091514_i_load_reg_2235_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_1_0_0_09091514_i_load_reg_2235[2]),
        .Q(\p_0_1_0_0_09091514_i_load_reg_2235_pp0_iter2_reg_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091514_i_load_reg_2235_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_1_0_0_09091514_i_load_reg_2235[3]),
        .Q(\p_0_1_0_0_09091514_i_load_reg_2235_pp0_iter2_reg_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091514_i_load_reg_2235_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_1_0_0_09091514_i_load_reg_2235[4]),
        .Q(\p_0_1_0_0_09091514_i_load_reg_2235_pp0_iter2_reg_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091514_i_load_reg_2235_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_1_0_0_09091514_i_load_reg_2235[5]),
        .Q(\p_0_1_0_0_09091514_i_load_reg_2235_pp0_iter2_reg_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091514_i_load_reg_2235_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_1_0_0_09091514_i_load_reg_2235[6]),
        .Q(\p_0_1_0_0_09091514_i_load_reg_2235_pp0_iter2_reg_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091514_i_load_reg_2235_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_1_0_0_09091514_i_load_reg_2235[7]),
        .Q(\p_0_1_0_0_09091514_i_load_reg_2235_pp0_iter2_reg_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091514_i_load_reg_2235_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_1_0_0_09091514_i_load_reg_2235[8]),
        .Q(\p_0_1_0_0_09091514_i_load_reg_2235_pp0_iter2_reg_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091514_i_load_reg_2235_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_1_0_0_09091514_i_load_reg_2235[9]),
        .Q(\p_0_1_0_0_09091514_i_load_reg_2235_pp0_iter2_reg_reg[9]_0 [9]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091514_i_load_reg_2235_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_1_0_0_09091514_i_fu_252[0]),
        .Q(p_0_1_0_0_09091514_i_load_reg_2235[0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091514_i_load_reg_2235_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_1_0_0_09091514_i_fu_252[1]),
        .Q(p_0_1_0_0_09091514_i_load_reg_2235[1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091514_i_load_reg_2235_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_1_0_0_09091514_i_fu_252[2]),
        .Q(p_0_1_0_0_09091514_i_load_reg_2235[2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091514_i_load_reg_2235_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_1_0_0_09091514_i_fu_252[3]),
        .Q(p_0_1_0_0_09091514_i_load_reg_2235[3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091514_i_load_reg_2235_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_1_0_0_09091514_i_fu_252[4]),
        .Q(p_0_1_0_0_09091514_i_load_reg_2235[4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091514_i_load_reg_2235_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_1_0_0_09091514_i_fu_252[5]),
        .Q(p_0_1_0_0_09091514_i_load_reg_2235[5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091514_i_load_reg_2235_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_1_0_0_09091514_i_fu_252[6]),
        .Q(p_0_1_0_0_09091514_i_load_reg_2235[6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091514_i_load_reg_2235_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_1_0_0_09091514_i_fu_252[7]),
        .Q(p_0_1_0_0_09091514_i_load_reg_2235[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091514_i_load_reg_2235_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_1_0_0_09091514_i_fu_252[8]),
        .Q(p_0_1_0_0_09091514_i_load_reg_2235[8]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091514_i_load_reg_2235_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_1_0_0_09091514_i_fu_252[9]),
        .Q(p_0_1_0_0_09091514_i_load_reg_2235[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09151502_i_fu_228_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_131),
        .Q(p_0_1_0_0_09151502_i_fu_228[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09151502_i_fu_228_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_130),
        .Q(p_0_1_0_0_09151502_i_fu_228[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09151502_i_fu_228_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_129),
        .Q(p_0_1_0_0_09151502_i_fu_228[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09151502_i_fu_228_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_128),
        .Q(p_0_1_0_0_09151502_i_fu_228[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09151502_i_fu_228_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_127),
        .Q(p_0_1_0_0_09151502_i_fu_228[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09151502_i_fu_228_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_126),
        .Q(p_0_1_0_0_09151502_i_fu_228[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09151502_i_fu_228_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_125),
        .Q(p_0_1_0_0_09151502_i_fu_228[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09151502_i_fu_228_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_124),
        .Q(p_0_1_0_0_09151502_i_fu_228[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09151502_i_fu_228_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_123),
        .Q(p_0_1_0_0_09151502_i_fu_228[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09151502_i_fu_228_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_122),
        .Q(p_0_1_0_0_09151502_i_fu_228[9]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151502_i_load_reg_2202_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_1_0_0_09151502_i_load_reg_2202[0]),
        .Q(\p_0_1_0_0_09151502_i_load_reg_2202_pp0_iter2_reg_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151502_i_load_reg_2202_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_1_0_0_09151502_i_load_reg_2202[1]),
        .Q(\p_0_1_0_0_09151502_i_load_reg_2202_pp0_iter2_reg_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151502_i_load_reg_2202_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_1_0_0_09151502_i_load_reg_2202[2]),
        .Q(\p_0_1_0_0_09151502_i_load_reg_2202_pp0_iter2_reg_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151502_i_load_reg_2202_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_1_0_0_09151502_i_load_reg_2202[3]),
        .Q(\p_0_1_0_0_09151502_i_load_reg_2202_pp0_iter2_reg_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151502_i_load_reg_2202_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_1_0_0_09151502_i_load_reg_2202[4]),
        .Q(\p_0_1_0_0_09151502_i_load_reg_2202_pp0_iter2_reg_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151502_i_load_reg_2202_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_1_0_0_09151502_i_load_reg_2202[5]),
        .Q(\p_0_1_0_0_09151502_i_load_reg_2202_pp0_iter2_reg_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151502_i_load_reg_2202_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_1_0_0_09151502_i_load_reg_2202[6]),
        .Q(\p_0_1_0_0_09151502_i_load_reg_2202_pp0_iter2_reg_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151502_i_load_reg_2202_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_1_0_0_09151502_i_load_reg_2202[7]),
        .Q(\p_0_1_0_0_09151502_i_load_reg_2202_pp0_iter2_reg_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151502_i_load_reg_2202_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_1_0_0_09151502_i_load_reg_2202[8]),
        .Q(\p_0_1_0_0_09151502_i_load_reg_2202_pp0_iter2_reg_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151502_i_load_reg_2202_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_1_0_0_09151502_i_load_reg_2202[9]),
        .Q(\p_0_1_0_0_09151502_i_load_reg_2202_pp0_iter2_reg_reg[9]_0 [9]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151502_i_load_reg_2202_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_1_0_0_09151502_i_fu_228[0]),
        .Q(p_0_1_0_0_09151502_i_load_reg_2202[0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151502_i_load_reg_2202_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_1_0_0_09151502_i_fu_228[1]),
        .Q(p_0_1_0_0_09151502_i_load_reg_2202[1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151502_i_load_reg_2202_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_1_0_0_09151502_i_fu_228[2]),
        .Q(p_0_1_0_0_09151502_i_load_reg_2202[2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151502_i_load_reg_2202_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_1_0_0_09151502_i_fu_228[3]),
        .Q(p_0_1_0_0_09151502_i_load_reg_2202[3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151502_i_load_reg_2202_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_1_0_0_09151502_i_fu_228[4]),
        .Q(p_0_1_0_0_09151502_i_load_reg_2202[4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151502_i_load_reg_2202_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_1_0_0_09151502_i_fu_228[5]),
        .Q(p_0_1_0_0_09151502_i_load_reg_2202[5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151502_i_load_reg_2202_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_1_0_0_09151502_i_fu_228[6]),
        .Q(p_0_1_0_0_09151502_i_load_reg_2202[6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151502_i_load_reg_2202_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_1_0_0_09151502_i_fu_228[7]),
        .Q(p_0_1_0_0_09151502_i_load_reg_2202[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151502_i_load_reg_2202_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_1_0_0_09151502_i_fu_228[8]),
        .Q(p_0_1_0_0_09151502_i_load_reg_2202[8]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151502_i_load_reg_2202_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_1_0_0_09151502_i_fu_228[9]),
        .Q(p_0_1_0_0_09151502_i_load_reg_2202[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \p_0_2_0_0_09101515_lcssa1552_i_fu_128[9]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_loop_exit_ready_pp0_iter3_reg),
        .I2(Q[1]),
        .I3(\icmp_ln633_reg_2150_pp0_iter2_reg_reg_n_5_[0] ),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09101516_i_fu_256_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_51),
        .Q(p_0_2_0_0_09101516_i_fu_256[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09101516_i_fu_256_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_50),
        .Q(p_0_2_0_0_09101516_i_fu_256[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09101516_i_fu_256_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_49),
        .Q(p_0_2_0_0_09101516_i_fu_256[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09101516_i_fu_256_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_48),
        .Q(p_0_2_0_0_09101516_i_fu_256[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09101516_i_fu_256_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_47),
        .Q(p_0_2_0_0_09101516_i_fu_256[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09101516_i_fu_256_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_46),
        .Q(p_0_2_0_0_09101516_i_fu_256[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09101516_i_fu_256_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_45),
        .Q(p_0_2_0_0_09101516_i_fu_256[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09101516_i_fu_256_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_44),
        .Q(p_0_2_0_0_09101516_i_fu_256[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09101516_i_fu_256_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_43),
        .Q(p_0_2_0_0_09101516_i_fu_256[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09101516_i_fu_256_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_42),
        .Q(p_0_2_0_0_09101516_i_fu_256[9]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101516_i_load_reg_2240_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09101516_i_load_reg_2240[0]),
        .Q(\p_0_2_0_0_09101516_i_load_reg_2240_pp0_iter2_reg_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101516_i_load_reg_2240_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09101516_i_load_reg_2240[1]),
        .Q(\p_0_2_0_0_09101516_i_load_reg_2240_pp0_iter2_reg_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101516_i_load_reg_2240_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09101516_i_load_reg_2240[2]),
        .Q(\p_0_2_0_0_09101516_i_load_reg_2240_pp0_iter2_reg_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101516_i_load_reg_2240_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09101516_i_load_reg_2240[3]),
        .Q(\p_0_2_0_0_09101516_i_load_reg_2240_pp0_iter2_reg_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101516_i_load_reg_2240_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09101516_i_load_reg_2240[4]),
        .Q(\p_0_2_0_0_09101516_i_load_reg_2240_pp0_iter2_reg_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101516_i_load_reg_2240_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09101516_i_load_reg_2240[5]),
        .Q(\p_0_2_0_0_09101516_i_load_reg_2240_pp0_iter2_reg_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101516_i_load_reg_2240_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09101516_i_load_reg_2240[6]),
        .Q(\p_0_2_0_0_09101516_i_load_reg_2240_pp0_iter2_reg_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101516_i_load_reg_2240_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09101516_i_load_reg_2240[7]),
        .Q(\p_0_2_0_0_09101516_i_load_reg_2240_pp0_iter2_reg_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101516_i_load_reg_2240_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09101516_i_load_reg_2240[8]),
        .Q(\p_0_2_0_0_09101516_i_load_reg_2240_pp0_iter2_reg_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101516_i_load_reg_2240_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09101516_i_load_reg_2240[9]),
        .Q(\p_0_2_0_0_09101516_i_load_reg_2240_pp0_iter2_reg_reg[9]_0 [9]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101516_i_load_reg_2240_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_2_0_0_09101516_i_fu_256[0]),
        .Q(p_0_2_0_0_09101516_i_load_reg_2240[0]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101516_i_load_reg_2240_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_2_0_0_09101516_i_fu_256[1]),
        .Q(p_0_2_0_0_09101516_i_load_reg_2240[1]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101516_i_load_reg_2240_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_2_0_0_09101516_i_fu_256[2]),
        .Q(p_0_2_0_0_09101516_i_load_reg_2240[2]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101516_i_load_reg_2240_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_2_0_0_09101516_i_fu_256[3]),
        .Q(p_0_2_0_0_09101516_i_load_reg_2240[3]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101516_i_load_reg_2240_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_2_0_0_09101516_i_fu_256[4]),
        .Q(p_0_2_0_0_09101516_i_load_reg_2240[4]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101516_i_load_reg_2240_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_2_0_0_09101516_i_fu_256[5]),
        .Q(p_0_2_0_0_09101516_i_load_reg_2240[5]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101516_i_load_reg_2240_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_2_0_0_09101516_i_fu_256[6]),
        .Q(p_0_2_0_0_09101516_i_load_reg_2240[6]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101516_i_load_reg_2240_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_2_0_0_09101516_i_fu_256[7]),
        .Q(p_0_2_0_0_09101516_i_load_reg_2240[7]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101516_i_load_reg_2240_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_2_0_0_09101516_i_fu_256[8]),
        .Q(p_0_2_0_0_09101516_i_load_reg_2240[8]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101516_i_load_reg_2240_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_2_0_0_09101516_i_fu_256[9]),
        .Q(p_0_2_0_0_09101516_i_load_reg_2240[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09161504_i_fu_232_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_91),
        .Q(p_0_2_0_0_09161504_i_fu_232__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09161504_i_fu_232_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_90),
        .Q(p_0_2_0_0_09161504_i_fu_232__0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09161504_i_fu_232_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_89),
        .Q(p_0_2_0_0_09161504_i_fu_232__0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09161504_i_fu_232_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_88),
        .Q(p_0_2_0_0_09161504_i_fu_232__0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09161504_i_fu_232_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_87),
        .Q(p_0_2_0_0_09161504_i_fu_232__0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09161504_i_fu_232_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_86),
        .Q(p_0_2_0_0_09161504_i_fu_232__0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09161504_i_fu_232_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_85),
        .Q(p_0_2_0_0_09161504_i_fu_232__0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09161504_i_fu_232_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_84),
        .Q(p_0_2_0_0_09161504_i_fu_232__0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09161504_i_fu_232_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_83),
        .Q(p_0_2_0_0_09161504_i_fu_232__0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09161504_i_fu_232_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_82),
        .Q(p_0_2_0_0_09161504_i_fu_232__0[9]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161504_i_load_reg_2207_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09161504_i_load_reg_2207[0]),
        .Q(\p_0_2_0_0_09161504_i_load_reg_2207_pp0_iter2_reg_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161504_i_load_reg_2207_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09161504_i_load_reg_2207[1]),
        .Q(\p_0_2_0_0_09161504_i_load_reg_2207_pp0_iter2_reg_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161504_i_load_reg_2207_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09161504_i_load_reg_2207[2]),
        .Q(\p_0_2_0_0_09161504_i_load_reg_2207_pp0_iter2_reg_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161504_i_load_reg_2207_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09161504_i_load_reg_2207[3]),
        .Q(\p_0_2_0_0_09161504_i_load_reg_2207_pp0_iter2_reg_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161504_i_load_reg_2207_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09161504_i_load_reg_2207[4]),
        .Q(\p_0_2_0_0_09161504_i_load_reg_2207_pp0_iter2_reg_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161504_i_load_reg_2207_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09161504_i_load_reg_2207[5]),
        .Q(\p_0_2_0_0_09161504_i_load_reg_2207_pp0_iter2_reg_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161504_i_load_reg_2207_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09161504_i_load_reg_2207[6]),
        .Q(\p_0_2_0_0_09161504_i_load_reg_2207_pp0_iter2_reg_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161504_i_load_reg_2207_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09161504_i_load_reg_2207[7]),
        .Q(\p_0_2_0_0_09161504_i_load_reg_2207_pp0_iter2_reg_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161504_i_load_reg_2207_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09161504_i_load_reg_2207[8]),
        .Q(\p_0_2_0_0_09161504_i_load_reg_2207_pp0_iter2_reg_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161504_i_load_reg_2207_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09161504_i_load_reg_2207[9]),
        .Q(\p_0_2_0_0_09161504_i_load_reg_2207_pp0_iter2_reg_reg[9]_0 [9]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161504_i_load_reg_2207_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_2_0_0_09161504_i_fu_232__0[0]),
        .Q(p_0_2_0_0_09161504_i_load_reg_2207[0]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161504_i_load_reg_2207_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_2_0_0_09161504_i_fu_232__0[1]),
        .Q(p_0_2_0_0_09161504_i_load_reg_2207[1]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161504_i_load_reg_2207_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_2_0_0_09161504_i_fu_232__0[2]),
        .Q(p_0_2_0_0_09161504_i_load_reg_2207[2]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161504_i_load_reg_2207_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_2_0_0_09161504_i_fu_232__0[3]),
        .Q(p_0_2_0_0_09161504_i_load_reg_2207[3]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161504_i_load_reg_2207_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_2_0_0_09161504_i_fu_232__0[4]),
        .Q(p_0_2_0_0_09161504_i_load_reg_2207[4]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161504_i_load_reg_2207_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_2_0_0_09161504_i_fu_232__0[5]),
        .Q(p_0_2_0_0_09161504_i_load_reg_2207[5]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161504_i_load_reg_2207_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_2_0_0_09161504_i_fu_232__0[6]),
        .Q(p_0_2_0_0_09161504_i_load_reg_2207[6]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161504_i_load_reg_2207_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_2_0_0_09161504_i_fu_232__0[7]),
        .Q(p_0_2_0_0_09161504_i_load_reg_2207[7]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161504_i_load_reg_2207_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_2_0_0_09161504_i_fu_232__0[8]),
        .Q(p_0_2_0_0_09161504_i_load_reg_2207[8]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161504_i_load_reg_2207_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_268),
        .D(p_0_2_0_0_09161504_i_fu_232__0[9]),
        .Q(p_0_2_0_0_09161504_i_load_reg_2207[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \pix_3_reg_590[9]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_subdone),
        .O(ap_phi_reg_pp0_iter3_b_1_reg_7500));
  FDRE \pix_3_reg_590_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_3_reg_590[0]),
        .Q(\icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \pix_3_reg_590_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_3_reg_590[1]),
        .Q(\icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \pix_3_reg_590_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_3_reg_590[2]),
        .Q(\icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \pix_3_reg_590_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_3_reg_590[3]),
        .Q(\icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \pix_3_reg_590_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_3_reg_590[4]),
        .Q(\icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \pix_3_reg_590_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_3_reg_590[5]),
        .Q(\icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \pix_3_reg_590_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_3_reg_590[6]),
        .Q(\icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \pix_3_reg_590_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_3_reg_590[7]),
        .Q(\icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \pix_3_reg_590_pp0_iter3_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_3_reg_590[8]),
        .Q(\icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \pix_3_reg_590_pp0_iter3_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_3_reg_590[9]),
        .Q(\icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \pix_3_reg_590_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_b_1_reg_7500),
        .D(ap_phi_reg_pp0_iter2_pix_3_reg_590[0]),
        .Q(pix_3_reg_590[0]),
        .R(1'b0));
  FDRE \pix_3_reg_590_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_b_1_reg_7500),
        .D(ap_phi_reg_pp0_iter2_pix_3_reg_590[1]),
        .Q(pix_3_reg_590[1]),
        .R(1'b0));
  FDRE \pix_3_reg_590_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_b_1_reg_7500),
        .D(ap_phi_reg_pp0_iter2_pix_3_reg_590[2]),
        .Q(pix_3_reg_590[2]),
        .R(1'b0));
  FDRE \pix_3_reg_590_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_b_1_reg_7500),
        .D(ap_phi_reg_pp0_iter2_pix_3_reg_590[3]),
        .Q(pix_3_reg_590[3]),
        .R(1'b0));
  FDRE \pix_3_reg_590_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_b_1_reg_7500),
        .D(ap_phi_reg_pp0_iter2_pix_3_reg_590[4]),
        .Q(pix_3_reg_590[4]),
        .R(1'b0));
  FDRE \pix_3_reg_590_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_b_1_reg_7500),
        .D(ap_phi_reg_pp0_iter2_pix_3_reg_590[5]),
        .Q(pix_3_reg_590[5]),
        .R(1'b0));
  FDRE \pix_3_reg_590_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_b_1_reg_7500),
        .D(ap_phi_reg_pp0_iter2_pix_3_reg_590[6]),
        .Q(pix_3_reg_590[6]),
        .R(1'b0));
  FDRE \pix_3_reg_590_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_b_1_reg_7500),
        .D(ap_phi_reg_pp0_iter2_pix_3_reg_590[7]),
        .Q(pix_3_reg_590[7]),
        .R(1'b0));
  FDRE \pix_3_reg_590_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_b_1_reg_7500),
        .D(ap_phi_reg_pp0_iter2_pix_3_reg_590[8]),
        .Q(pix_3_reg_590[8]),
        .R(1'b0));
  FDRE \pix_3_reg_590_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_b_1_reg_7500),
        .D(ap_phi_reg_pp0_iter2_pix_3_reg_590[9]),
        .Q(pix_3_reg_590[9]),
        .R(1'b0));
  FDRE \pix_4_reg_580_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_b_1_reg_7500),
        .D(ap_phi_reg_pp0_iter2_pix_4_reg_580[0]),
        .Q(pix_4_reg_580[0]),
        .R(1'b0));
  FDRE \pix_4_reg_580_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_b_1_reg_7500),
        .D(ap_phi_reg_pp0_iter2_pix_4_reg_580[1]),
        .Q(pix_4_reg_580[1]),
        .R(1'b0));
  FDRE \pix_4_reg_580_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_b_1_reg_7500),
        .D(ap_phi_reg_pp0_iter2_pix_4_reg_580[2]),
        .Q(pix_4_reg_580[2]),
        .R(1'b0));
  FDRE \pix_4_reg_580_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_b_1_reg_7500),
        .D(ap_phi_reg_pp0_iter2_pix_4_reg_580[3]),
        .Q(pix_4_reg_580[3]),
        .R(1'b0));
  FDRE \pix_4_reg_580_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_b_1_reg_7500),
        .D(ap_phi_reg_pp0_iter2_pix_4_reg_580[4]),
        .Q(pix_4_reg_580[4]),
        .R(1'b0));
  FDRE \pix_4_reg_580_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_b_1_reg_7500),
        .D(ap_phi_reg_pp0_iter2_pix_4_reg_580[5]),
        .Q(pix_4_reg_580[5]),
        .R(1'b0));
  FDRE \pix_4_reg_580_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_b_1_reg_7500),
        .D(ap_phi_reg_pp0_iter2_pix_4_reg_580[6]),
        .Q(pix_4_reg_580[6]),
        .R(1'b0));
  FDRE \pix_4_reg_580_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_b_1_reg_7500),
        .D(ap_phi_reg_pp0_iter2_pix_4_reg_580[7]),
        .Q(pix_4_reg_580[7]),
        .R(1'b0));
  FDRE \pix_4_reg_580_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_b_1_reg_7500),
        .D(ap_phi_reg_pp0_iter2_pix_4_reg_580[8]),
        .Q(pix_4_reg_580[8]),
        .R(1'b0));
  FDRE \pix_4_reg_580_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_b_1_reg_7500),
        .D(ap_phi_reg_pp0_iter2_pix_4_reg_580[9]),
        .Q(pix_4_reg_580[9]),
        .R(1'b0));
  FDRE \pix_reg_600_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_b_1_reg_7500),
        .D(ap_phi_reg_pp0_iter2_pix_reg_600[0]),
        .Q(pix_reg_600[0]),
        .R(1'b0));
  FDRE \pix_reg_600_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_b_1_reg_7500),
        .D(ap_phi_reg_pp0_iter2_pix_reg_600[1]),
        .Q(pix_reg_600[1]),
        .R(1'b0));
  FDRE \pix_reg_600_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_b_1_reg_7500),
        .D(ap_phi_reg_pp0_iter2_pix_reg_600[2]),
        .Q(pix_reg_600[2]),
        .R(1'b0));
  FDRE \pix_reg_600_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_b_1_reg_7500),
        .D(ap_phi_reg_pp0_iter2_pix_reg_600[3]),
        .Q(pix_reg_600[3]),
        .R(1'b0));
  FDRE \pix_reg_600_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_b_1_reg_7500),
        .D(ap_phi_reg_pp0_iter2_pix_reg_600[4]),
        .Q(pix_reg_600[4]),
        .R(1'b0));
  FDRE \pix_reg_600_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_b_1_reg_7500),
        .D(ap_phi_reg_pp0_iter2_pix_reg_600[5]),
        .Q(pix_reg_600[5]),
        .R(1'b0));
  FDRE \pix_reg_600_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_b_1_reg_7500),
        .D(ap_phi_reg_pp0_iter2_pix_reg_600[6]),
        .Q(pix_reg_600[6]),
        .R(1'b0));
  FDRE \pix_reg_600_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_b_1_reg_7500),
        .D(ap_phi_reg_pp0_iter2_pix_reg_600[7]),
        .Q(pix_reg_600[7]),
        .R(1'b0));
  FDRE \pix_reg_600_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_b_1_reg_7500),
        .D(ap_phi_reg_pp0_iter2_pix_reg_600[8]),
        .Q(pix_reg_600[8]),
        .R(1'b0));
  FDRE \pix_reg_600_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_b_1_reg_7500),
        .D(ap_phi_reg_pp0_iter2_pix_reg_600[9]),
        .Q(pix_reg_600[9]),
        .R(1'b0));
  CARRY8 sub_ln790_fu_1276_p2_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({sub_ln790_fu_1276_p2_carry_n_5,sub_ln790_fu_1276_p2_carry_n_6,sub_ln790_fu_1276_p2_carry_n_7,sub_ln790_fu_1276_p2_carry_n_8,sub_ln790_fu_1276_p2_carry_n_9,sub_ln790_fu_1276_p2_carry_n_10,sub_ln790_fu_1276_p2_carry_n_11,sub_ln790_fu_1276_p2_carry_n_12}),
        .DI(ap_phi_reg_pp0_iter2_pix_3_reg_590[7:0]),
        .O(sub_ln790_fu_1276_p2[7:0]),
        .S({sub_ln790_fu_1276_p2_carry_i_1_n_5,sub_ln790_fu_1276_p2_carry_i_2_n_5,sub_ln790_fu_1276_p2_carry_i_3_n_5,sub_ln790_fu_1276_p2_carry_i_4_n_5,sub_ln790_fu_1276_p2_carry_i_5_n_5,sub_ln790_fu_1276_p2_carry_i_6_n_5,sub_ln790_fu_1276_p2_carry_i_7_n_5,sub_ln790_fu_1276_p2_carry_i_8_n_5}));
  CARRY8 sub_ln790_fu_1276_p2_carry__0
       (.CI(sub_ln790_fu_1276_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_sub_ln790_fu_1276_p2_carry__0_CO_UNCONNECTED[7:3],sub_ln790_fu_1276_p2_carry__0_n_10,NLW_sub_ln790_fu_1276_p2_carry__0_CO_UNCONNECTED[1],sub_ln790_fu_1276_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_phi_reg_pp0_iter2_pix_3_reg_590[9:8]}),
        .O({NLW_sub_ln790_fu_1276_p2_carry__0_O_UNCONNECTED[7:2],sub_ln790_fu_1276_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,sub_ln790_fu_1276_p2_carry__0_i_1_n_5,sub_ln790_fu_1276_p2_carry__0_i_2_n_5}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln790_fu_1276_p2_carry__0_i_1
       (.I0(ap_phi_reg_pp0_iter2_pix_3_reg_590[9]),
        .I1(ap_phi_reg_pp0_iter2_upleft_1_reg_619[9]),
        .O(sub_ln790_fu_1276_p2_carry__0_i_1_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln790_fu_1276_p2_carry__0_i_2
       (.I0(ap_phi_reg_pp0_iter2_pix_3_reg_590[8]),
        .I1(ap_phi_reg_pp0_iter2_upleft_1_reg_619[8]),
        .O(sub_ln790_fu_1276_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln790_fu_1276_p2_carry_i_1
       (.I0(ap_phi_reg_pp0_iter2_pix_3_reg_590[7]),
        .I1(ap_phi_reg_pp0_iter2_upleft_1_reg_619[7]),
        .O(sub_ln790_fu_1276_p2_carry_i_1_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln790_fu_1276_p2_carry_i_2
       (.I0(ap_phi_reg_pp0_iter2_pix_3_reg_590[6]),
        .I1(ap_phi_reg_pp0_iter2_upleft_1_reg_619[6]),
        .O(sub_ln790_fu_1276_p2_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln790_fu_1276_p2_carry_i_3
       (.I0(ap_phi_reg_pp0_iter2_pix_3_reg_590[5]),
        .I1(ap_phi_reg_pp0_iter2_upleft_1_reg_619[5]),
        .O(sub_ln790_fu_1276_p2_carry_i_3_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln790_fu_1276_p2_carry_i_4
       (.I0(ap_phi_reg_pp0_iter2_pix_3_reg_590[4]),
        .I1(ap_phi_reg_pp0_iter2_upleft_1_reg_619[4]),
        .O(sub_ln790_fu_1276_p2_carry_i_4_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln790_fu_1276_p2_carry_i_5
       (.I0(ap_phi_reg_pp0_iter2_pix_3_reg_590[3]),
        .I1(ap_phi_reg_pp0_iter2_upleft_1_reg_619[3]),
        .O(sub_ln790_fu_1276_p2_carry_i_5_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln790_fu_1276_p2_carry_i_6
       (.I0(ap_phi_reg_pp0_iter2_pix_3_reg_590[2]),
        .I1(ap_phi_reg_pp0_iter2_upleft_1_reg_619[2]),
        .O(sub_ln790_fu_1276_p2_carry_i_6_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln790_fu_1276_p2_carry_i_7
       (.I0(ap_phi_reg_pp0_iter2_pix_3_reg_590[1]),
        .I1(ap_phi_reg_pp0_iter2_upleft_1_reg_619[1]),
        .O(sub_ln790_fu_1276_p2_carry_i_7_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln790_fu_1276_p2_carry_i_8
       (.I0(ap_phi_reg_pp0_iter2_pix_3_reg_590[0]),
        .I1(ap_phi_reg_pp0_iter2_upleft_1_reg_619[0]),
        .O(sub_ln790_fu_1276_p2_carry_i_8_n_5));
  CARRY8 sub_ln791_fu_1312_p2_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({sub_ln791_fu_1312_p2_carry_n_5,sub_ln791_fu_1312_p2_carry_n_6,sub_ln791_fu_1312_p2_carry_n_7,sub_ln791_fu_1312_p2_carry_n_8,sub_ln791_fu_1312_p2_carry_n_9,sub_ln791_fu_1312_p2_carry_n_10,sub_ln791_fu_1312_p2_carry_n_11,sub_ln791_fu_1312_p2_carry_n_12}),
        .DI(ap_phi_reg_pp0_iter2_pix_3_reg_590[7:0]),
        .O(sub_ln791_fu_1312_p2[7:0]),
        .S({sub_ln791_fu_1312_p2_carry_i_1_n_5,sub_ln791_fu_1312_p2_carry_i_2_n_5,sub_ln791_fu_1312_p2_carry_i_3_n_5,sub_ln791_fu_1312_p2_carry_i_4_n_5,sub_ln791_fu_1312_p2_carry_i_5_n_5,sub_ln791_fu_1312_p2_carry_i_6_n_5,sub_ln791_fu_1312_p2_carry_i_7_n_5,sub_ln791_fu_1312_p2_carry_i_8_n_5}));
  CARRY8 sub_ln791_fu_1312_p2_carry__0
       (.CI(sub_ln791_fu_1312_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_sub_ln791_fu_1312_p2_carry__0_CO_UNCONNECTED[7:3],sub_ln791_fu_1312_p2_carry__0_n_10,NLW_sub_ln791_fu_1312_p2_carry__0_CO_UNCONNECTED[1],sub_ln791_fu_1312_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_phi_reg_pp0_iter2_pix_3_reg_590[9:8]}),
        .O({NLW_sub_ln791_fu_1312_p2_carry__0_O_UNCONNECTED[7:2],sub_ln791_fu_1312_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,sub_ln791_fu_1312_p2_carry__0_i_1_n_5,sub_ln791_fu_1312_p2_carry__0_i_2_n_5}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln791_fu_1312_p2_carry__0_i_1
       (.I0(ap_phi_reg_pp0_iter2_pix_3_reg_590[9]),
        .I1(ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]),
        .O(sub_ln791_fu_1312_p2_carry__0_i_1_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln791_fu_1312_p2_carry__0_i_2
       (.I0(ap_phi_reg_pp0_iter2_pix_3_reg_590[8]),
        .I1(ap_phi_reg_pp0_iter2_downleft_1_reg_562[8]),
        .O(sub_ln791_fu_1312_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln791_fu_1312_p2_carry_i_1
       (.I0(ap_phi_reg_pp0_iter2_pix_3_reg_590[7]),
        .I1(ap_phi_reg_pp0_iter2_downleft_1_reg_562[7]),
        .O(sub_ln791_fu_1312_p2_carry_i_1_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln791_fu_1312_p2_carry_i_2
       (.I0(ap_phi_reg_pp0_iter2_pix_3_reg_590[6]),
        .I1(ap_phi_reg_pp0_iter2_downleft_1_reg_562[6]),
        .O(sub_ln791_fu_1312_p2_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln791_fu_1312_p2_carry_i_3
       (.I0(ap_phi_reg_pp0_iter2_pix_3_reg_590[5]),
        .I1(ap_phi_reg_pp0_iter2_downleft_1_reg_562[5]),
        .O(sub_ln791_fu_1312_p2_carry_i_3_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln791_fu_1312_p2_carry_i_4
       (.I0(ap_phi_reg_pp0_iter2_pix_3_reg_590[4]),
        .I1(ap_phi_reg_pp0_iter2_downleft_1_reg_562[4]),
        .O(sub_ln791_fu_1312_p2_carry_i_4_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln791_fu_1312_p2_carry_i_5
       (.I0(ap_phi_reg_pp0_iter2_pix_3_reg_590[3]),
        .I1(ap_phi_reg_pp0_iter2_downleft_1_reg_562[3]),
        .O(sub_ln791_fu_1312_p2_carry_i_5_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln791_fu_1312_p2_carry_i_6
       (.I0(ap_phi_reg_pp0_iter2_pix_3_reg_590[2]),
        .I1(ap_phi_reg_pp0_iter2_downleft_1_reg_562[2]),
        .O(sub_ln791_fu_1312_p2_carry_i_6_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln791_fu_1312_p2_carry_i_7
       (.I0(ap_phi_reg_pp0_iter2_pix_3_reg_590[1]),
        .I1(ap_phi_reg_pp0_iter2_downleft_1_reg_562[1]),
        .O(sub_ln791_fu_1312_p2_carry_i_7_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln791_fu_1312_p2_carry_i_8
       (.I0(ap_phi_reg_pp0_iter2_pix_3_reg_590[0]),
        .I1(ap_phi_reg_pp0_iter2_downleft_1_reg_562[0]),
        .O(sub_ln791_fu_1312_p2_carry_i_8_n_5));
  CARRY8 sub_ln792_fu_1348_p2_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({sub_ln792_fu_1348_p2_carry_n_5,sub_ln792_fu_1348_p2_carry_n_6,sub_ln792_fu_1348_p2_carry_n_7,sub_ln792_fu_1348_p2_carry_n_8,sub_ln792_fu_1348_p2_carry_n_9,sub_ln792_fu_1348_p2_carry_n_10,sub_ln792_fu_1348_p2_carry_n_11,sub_ln792_fu_1348_p2_carry_n_12}),
        .DI(ap_phi_reg_pp0_iter2_pix_3_reg_590[7:0]),
        .O(sub_ln792_fu_1348_p2[7:0]),
        .S({sub_ln792_fu_1348_p2_carry_i_1_n_5,sub_ln792_fu_1348_p2_carry_i_2_n_5,sub_ln792_fu_1348_p2_carry_i_3_n_5,sub_ln792_fu_1348_p2_carry_i_4_n_5,sub_ln792_fu_1348_p2_carry_i_5_n_5,sub_ln792_fu_1348_p2_carry_i_6_n_5,sub_ln792_fu_1348_p2_carry_i_7_n_5,sub_ln792_fu_1348_p2_carry_i_8_n_5}));
  CARRY8 sub_ln792_fu_1348_p2_carry__0
       (.CI(sub_ln792_fu_1348_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_sub_ln792_fu_1348_p2_carry__0_CO_UNCONNECTED[7:3],sub_ln792_fu_1348_p2_carry__0_n_10,NLW_sub_ln792_fu_1348_p2_carry__0_CO_UNCONNECTED[1],sub_ln792_fu_1348_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_phi_reg_pp0_iter2_pix_3_reg_590[9:8]}),
        .O({NLW_sub_ln792_fu_1348_p2_carry__0_O_UNCONNECTED[7:2],sub_ln792_fu_1348_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,sub_ln792_fu_1348_p2_carry__0_i_1_n_5,sub_ln792_fu_1348_p2_carry__0_i_2_n_5}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln792_fu_1348_p2_carry__0_i_1
       (.I0(ap_phi_reg_pp0_iter2_pix_3_reg_590[9]),
        .I1(p_0_1_0_0_09151502_i_fu_228[9]),
        .O(sub_ln792_fu_1348_p2_carry__0_i_1_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln792_fu_1348_p2_carry__0_i_2
       (.I0(ap_phi_reg_pp0_iter2_pix_3_reg_590[8]),
        .I1(p_0_1_0_0_09151502_i_fu_228[8]),
        .O(sub_ln792_fu_1348_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln792_fu_1348_p2_carry_i_1
       (.I0(ap_phi_reg_pp0_iter2_pix_3_reg_590[7]),
        .I1(p_0_1_0_0_09151502_i_fu_228[7]),
        .O(sub_ln792_fu_1348_p2_carry_i_1_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln792_fu_1348_p2_carry_i_2
       (.I0(ap_phi_reg_pp0_iter2_pix_3_reg_590[6]),
        .I1(p_0_1_0_0_09151502_i_fu_228[6]),
        .O(sub_ln792_fu_1348_p2_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln792_fu_1348_p2_carry_i_3
       (.I0(ap_phi_reg_pp0_iter2_pix_3_reg_590[5]),
        .I1(p_0_1_0_0_09151502_i_fu_228[5]),
        .O(sub_ln792_fu_1348_p2_carry_i_3_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln792_fu_1348_p2_carry_i_4
       (.I0(ap_phi_reg_pp0_iter2_pix_3_reg_590[4]),
        .I1(p_0_1_0_0_09151502_i_fu_228[4]),
        .O(sub_ln792_fu_1348_p2_carry_i_4_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln792_fu_1348_p2_carry_i_5
       (.I0(ap_phi_reg_pp0_iter2_pix_3_reg_590[3]),
        .I1(p_0_1_0_0_09151502_i_fu_228[3]),
        .O(sub_ln792_fu_1348_p2_carry_i_5_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln792_fu_1348_p2_carry_i_6
       (.I0(ap_phi_reg_pp0_iter2_pix_3_reg_590[2]),
        .I1(p_0_1_0_0_09151502_i_fu_228[2]),
        .O(sub_ln792_fu_1348_p2_carry_i_6_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln792_fu_1348_p2_carry_i_7
       (.I0(ap_phi_reg_pp0_iter2_pix_3_reg_590[1]),
        .I1(p_0_1_0_0_09151502_i_fu_228[1]),
        .O(sub_ln792_fu_1348_p2_carry_i_7_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln792_fu_1348_p2_carry_i_8
       (.I0(ap_phi_reg_pp0_iter2_pix_3_reg_590[0]),
        .I1(p_0_1_0_0_09151502_i_fu_228[0]),
        .O(sub_ln792_fu_1348_p2_carry_i_8_n_5));
  CARRY8 sub_ln793_fu_1384_p2_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({sub_ln793_fu_1384_p2_carry_n_5,sub_ln793_fu_1384_p2_carry_n_6,sub_ln793_fu_1384_p2_carry_n_7,sub_ln793_fu_1384_p2_carry_n_8,sub_ln793_fu_1384_p2_carry_n_9,sub_ln793_fu_1384_p2_carry_n_10,sub_ln793_fu_1384_p2_carry_n_11,sub_ln793_fu_1384_p2_carry_n_12}),
        .DI(ap_phi_reg_pp0_iter2_pix_3_reg_590[7:0]),
        .O(sub_ln793_fu_1384_p2[7:0]),
        .S({sub_ln793_fu_1384_p2_carry_i_1_n_5,sub_ln793_fu_1384_p2_carry_i_2_n_5,sub_ln793_fu_1384_p2_carry_i_3_n_5,sub_ln793_fu_1384_p2_carry_i_4_n_5,sub_ln793_fu_1384_p2_carry_i_5_n_5,sub_ln793_fu_1384_p2_carry_i_6_n_5,sub_ln793_fu_1384_p2_carry_i_7_n_5,sub_ln793_fu_1384_p2_carry_i_8_n_5}));
  CARRY8 sub_ln793_fu_1384_p2_carry__0
       (.CI(sub_ln793_fu_1384_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_sub_ln793_fu_1384_p2_carry__0_CO_UNCONNECTED[7:3],sub_ln793_fu_1384_p2_carry__0_n_10,NLW_sub_ln793_fu_1384_p2_carry__0_CO_UNCONNECTED[1],sub_ln793_fu_1384_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_phi_reg_pp0_iter2_pix_3_reg_590[9:8]}),
        .O({NLW_sub_ln793_fu_1384_p2_carry__0_O_UNCONNECTED[7:2],sub_ln793_fu_1384_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,sub_ln793_fu_1384_p2_carry__0_i_1_n_5,sub_ln793_fu_1384_p2_carry__0_i_2_n_5}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln793_fu_1384_p2_carry__0_i_1
       (.I0(ap_phi_reg_pp0_iter2_pix_3_reg_590[9]),
        .I1(p_0_1_0_0_09091514_i_fu_252[9]),
        .O(sub_ln793_fu_1384_p2_carry__0_i_1_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln793_fu_1384_p2_carry__0_i_2
       (.I0(ap_phi_reg_pp0_iter2_pix_3_reg_590[8]),
        .I1(p_0_1_0_0_09091514_i_fu_252[8]),
        .O(sub_ln793_fu_1384_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln793_fu_1384_p2_carry_i_1
       (.I0(ap_phi_reg_pp0_iter2_pix_3_reg_590[7]),
        .I1(p_0_1_0_0_09091514_i_fu_252[7]),
        .O(sub_ln793_fu_1384_p2_carry_i_1_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln793_fu_1384_p2_carry_i_2
       (.I0(ap_phi_reg_pp0_iter2_pix_3_reg_590[6]),
        .I1(p_0_1_0_0_09091514_i_fu_252[6]),
        .O(sub_ln793_fu_1384_p2_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln793_fu_1384_p2_carry_i_3
       (.I0(ap_phi_reg_pp0_iter2_pix_3_reg_590[5]),
        .I1(p_0_1_0_0_09091514_i_fu_252[5]),
        .O(sub_ln793_fu_1384_p2_carry_i_3_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln793_fu_1384_p2_carry_i_4
       (.I0(ap_phi_reg_pp0_iter2_pix_3_reg_590[4]),
        .I1(p_0_1_0_0_09091514_i_fu_252[4]),
        .O(sub_ln793_fu_1384_p2_carry_i_4_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln793_fu_1384_p2_carry_i_5
       (.I0(ap_phi_reg_pp0_iter2_pix_3_reg_590[3]),
        .I1(p_0_1_0_0_09091514_i_fu_252[3]),
        .O(sub_ln793_fu_1384_p2_carry_i_5_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln793_fu_1384_p2_carry_i_6
       (.I0(ap_phi_reg_pp0_iter2_pix_3_reg_590[2]),
        .I1(p_0_1_0_0_09091514_i_fu_252[2]),
        .O(sub_ln793_fu_1384_p2_carry_i_6_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln793_fu_1384_p2_carry_i_7
       (.I0(ap_phi_reg_pp0_iter2_pix_3_reg_590[1]),
        .I1(p_0_1_0_0_09091514_i_fu_252[1]),
        .O(sub_ln793_fu_1384_p2_carry_i_7_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln793_fu_1384_p2_carry_i_8
       (.I0(ap_phi_reg_pp0_iter2_pix_3_reg_590[0]),
        .I1(p_0_1_0_0_09091514_i_fu_252[0]),
        .O(sub_ln793_fu_1384_p2_carry_i_8_n_5));
  CARRY8 sub_ln817_fu_1555_p2_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({sub_ln817_fu_1555_p2_carry_n_5,sub_ln817_fu_1555_p2_carry_n_6,sub_ln817_fu_1555_p2_carry_n_7,sub_ln817_fu_1555_p2_carry_n_8,sub_ln817_fu_1555_p2_carry_n_9,sub_ln817_fu_1555_p2_carry_n_10,sub_ln817_fu_1555_p2_carry_n_11,sub_ln817_fu_1555_p2_carry_n_12}),
        .DI(ap_phi_reg_pp0_iter2_upleft_1_reg_619[7:0]),
        .O(sub_ln817_fu_1555_p2[7:0]),
        .S({sub_ln817_fu_1555_p2_carry_i_1_n_5,sub_ln817_fu_1555_p2_carry_i_2_n_5,sub_ln817_fu_1555_p2_carry_i_3_n_5,sub_ln817_fu_1555_p2_carry_i_4_n_5,sub_ln817_fu_1555_p2_carry_i_5_n_5,sub_ln817_fu_1555_p2_carry_i_6_n_5,sub_ln817_fu_1555_p2_carry_i_7_n_5,sub_ln817_fu_1555_p2_carry_i_8_n_5}));
  CARRY8 sub_ln817_fu_1555_p2_carry__0
       (.CI(sub_ln817_fu_1555_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_sub_ln817_fu_1555_p2_carry__0_CO_UNCONNECTED[7:2],sub_ln817_fu_1555_p2_carry__0_n_11,sub_ln817_fu_1555_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_phi_reg_pp0_iter2_upleft_1_reg_619[9:8]}),
        .O({NLW_sub_ln817_fu_1555_p2_carry__0_O_UNCONNECTED[7:3],sub_ln817_fu_1555_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,sub_ln817_fu_1555_p2_carry__0_i_1_n_5,sub_ln817_fu_1555_p2_carry__0_i_2_n_5}));
  LUT4 #(
    .INIT(16'hA959)) 
    sub_ln817_fu_1555_p2_carry__0_i_1
       (.I0(ap_phi_reg_pp0_iter2_upleft_1_reg_619[9]),
        .I1(ap_phi_reg_pp0_iter2_upleft_reg_628[9]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter2_upleft_2_reg_610[9]),
        .O(sub_ln817_fu_1555_p2_carry__0_i_1_n_5));
  LUT4 #(
    .INIT(16'hA959)) 
    sub_ln817_fu_1555_p2_carry__0_i_2
       (.I0(ap_phi_reg_pp0_iter2_upleft_1_reg_619[8]),
        .I1(ap_phi_reg_pp0_iter2_upleft_reg_628[8]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter2_upleft_2_reg_610[8]),
        .O(sub_ln817_fu_1555_p2_carry__0_i_2_n_5));
  LUT4 #(
    .INIT(16'hA959)) 
    sub_ln817_fu_1555_p2_carry_i_1
       (.I0(ap_phi_reg_pp0_iter2_upleft_1_reg_619[7]),
        .I1(ap_phi_reg_pp0_iter2_upleft_reg_628[7]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter2_upleft_2_reg_610[7]),
        .O(sub_ln817_fu_1555_p2_carry_i_1_n_5));
  LUT4 #(
    .INIT(16'hA959)) 
    sub_ln817_fu_1555_p2_carry_i_2
       (.I0(ap_phi_reg_pp0_iter2_upleft_1_reg_619[6]),
        .I1(ap_phi_reg_pp0_iter2_upleft_reg_628[6]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter2_upleft_2_reg_610[6]),
        .O(sub_ln817_fu_1555_p2_carry_i_2_n_5));
  LUT4 #(
    .INIT(16'hA959)) 
    sub_ln817_fu_1555_p2_carry_i_3
       (.I0(ap_phi_reg_pp0_iter2_upleft_1_reg_619[5]),
        .I1(ap_phi_reg_pp0_iter2_upleft_reg_628[5]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter2_upleft_2_reg_610[5]),
        .O(sub_ln817_fu_1555_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'hA959)) 
    sub_ln817_fu_1555_p2_carry_i_4
       (.I0(ap_phi_reg_pp0_iter2_upleft_1_reg_619[4]),
        .I1(ap_phi_reg_pp0_iter2_upleft_reg_628[4]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter2_upleft_2_reg_610[4]),
        .O(sub_ln817_fu_1555_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'hA959)) 
    sub_ln817_fu_1555_p2_carry_i_5
       (.I0(ap_phi_reg_pp0_iter2_upleft_1_reg_619[3]),
        .I1(ap_phi_reg_pp0_iter2_upleft_reg_628[3]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter2_upleft_2_reg_610[3]),
        .O(sub_ln817_fu_1555_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'hA959)) 
    sub_ln817_fu_1555_p2_carry_i_6
       (.I0(ap_phi_reg_pp0_iter2_upleft_1_reg_619[2]),
        .I1(ap_phi_reg_pp0_iter2_upleft_reg_628[2]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter2_upleft_2_reg_610[2]),
        .O(sub_ln817_fu_1555_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'hA959)) 
    sub_ln817_fu_1555_p2_carry_i_7
       (.I0(ap_phi_reg_pp0_iter2_upleft_1_reg_619[1]),
        .I1(ap_phi_reg_pp0_iter2_upleft_reg_628[1]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter2_upleft_2_reg_610[1]),
        .O(sub_ln817_fu_1555_p2_carry_i_7_n_5));
  LUT4 #(
    .INIT(16'hA959)) 
    sub_ln817_fu_1555_p2_carry_i_8
       (.I0(ap_phi_reg_pp0_iter2_upleft_1_reg_619[0]),
        .I1(ap_phi_reg_pp0_iter2_upleft_reg_628[0]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter2_upleft_2_reg_610[0]),
        .O(sub_ln817_fu_1555_p2_carry_i_8_n_5));
  FDRE \sub_ln817_reg_2337_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln817_fu_1555_p2[0]),
        .Q(sub_ln817_reg_2337[0]),
        .R(1'b0));
  FDRE \sub_ln817_reg_2337_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln817_fu_1555_p2[10]),
        .Q(sub_ln817_reg_2337[10]),
        .R(1'b0));
  FDRE \sub_ln817_reg_2337_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln817_fu_1555_p2[1]),
        .Q(sub_ln817_reg_2337[1]),
        .R(1'b0));
  FDRE \sub_ln817_reg_2337_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln817_fu_1555_p2[2]),
        .Q(sub_ln817_reg_2337[2]),
        .R(1'b0));
  FDRE \sub_ln817_reg_2337_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln817_fu_1555_p2[3]),
        .Q(sub_ln817_reg_2337[3]),
        .R(1'b0));
  FDRE \sub_ln817_reg_2337_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln817_fu_1555_p2[4]),
        .Q(sub_ln817_reg_2337[4]),
        .R(1'b0));
  FDRE \sub_ln817_reg_2337_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln817_fu_1555_p2[5]),
        .Q(sub_ln817_reg_2337[5]),
        .R(1'b0));
  FDRE \sub_ln817_reg_2337_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln817_fu_1555_p2[6]),
        .Q(sub_ln817_reg_2337[6]),
        .R(1'b0));
  FDRE \sub_ln817_reg_2337_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln817_fu_1555_p2[7]),
        .Q(sub_ln817_reg_2337[7]),
        .R(1'b0));
  FDRE \sub_ln817_reg_2337_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln817_fu_1555_p2[8]),
        .Q(sub_ln817_reg_2337[8]),
        .R(1'b0));
  FDRE \sub_ln817_reg_2337_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln817_fu_1555_p2[9]),
        .Q(sub_ln817_reg_2337[9]),
        .R(1'b0));
  CARRY8 sub_ln818_fu_1572_p2_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({sub_ln818_fu_1572_p2_carry_n_5,sub_ln818_fu_1572_p2_carry_n_6,sub_ln818_fu_1572_p2_carry_n_7,sub_ln818_fu_1572_p2_carry_n_8,sub_ln818_fu_1572_p2_carry_n_9,sub_ln818_fu_1572_p2_carry_n_10,sub_ln818_fu_1572_p2_carry_n_11,sub_ln818_fu_1572_p2_carry_n_12}),
        .DI(ap_phi_reg_pp0_iter2_downleft_1_reg_562[7:0]),
        .O(sub_ln818_fu_1572_p2[7:0]),
        .S({sub_ln818_fu_1572_p2_carry_i_1_n_5,sub_ln818_fu_1572_p2_carry_i_2_n_5,sub_ln818_fu_1572_p2_carry_i_3_n_5,sub_ln818_fu_1572_p2_carry_i_4_n_5,sub_ln818_fu_1572_p2_carry_i_5_n_5,sub_ln818_fu_1572_p2_carry_i_6_n_5,sub_ln818_fu_1572_p2_carry_i_7_n_5,sub_ln818_fu_1572_p2_carry_i_8_n_5}));
  CARRY8 sub_ln818_fu_1572_p2_carry__0
       (.CI(sub_ln818_fu_1572_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_sub_ln818_fu_1572_p2_carry__0_CO_UNCONNECTED[7:2],sub_ln818_fu_1572_p2_carry__0_n_11,sub_ln818_fu_1572_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_phi_reg_pp0_iter2_downleft_1_reg_562[9:8]}),
        .O({NLW_sub_ln818_fu_1572_p2_carry__0_O_UNCONNECTED[7:3],sub_ln818_fu_1572_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,sub_ln818_fu_1572_p2_carry__0_i_1_n_5,sub_ln818_fu_1572_p2_carry__0_i_2_n_5}));
  LUT4 #(
    .INIT(16'hA959)) 
    sub_ln818_fu_1572_p2_carry__0_i_1
       (.I0(ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]),
        .I1(ap_phi_reg_pp0_iter2_downleft_reg_571[9]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter2_downleft_2_reg_553[9]),
        .O(sub_ln818_fu_1572_p2_carry__0_i_1_n_5));
  LUT4 #(
    .INIT(16'hA959)) 
    sub_ln818_fu_1572_p2_carry__0_i_2
       (.I0(ap_phi_reg_pp0_iter2_downleft_1_reg_562[8]),
        .I1(ap_phi_reg_pp0_iter2_downleft_reg_571[8]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter2_downleft_2_reg_553[8]),
        .O(sub_ln818_fu_1572_p2_carry__0_i_2_n_5));
  LUT4 #(
    .INIT(16'hA959)) 
    sub_ln818_fu_1572_p2_carry_i_1
       (.I0(ap_phi_reg_pp0_iter2_downleft_1_reg_562[7]),
        .I1(ap_phi_reg_pp0_iter2_downleft_reg_571[7]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter2_downleft_2_reg_553[7]),
        .O(sub_ln818_fu_1572_p2_carry_i_1_n_5));
  LUT4 #(
    .INIT(16'hA959)) 
    sub_ln818_fu_1572_p2_carry_i_2
       (.I0(ap_phi_reg_pp0_iter2_downleft_1_reg_562[6]),
        .I1(ap_phi_reg_pp0_iter2_downleft_reg_571[6]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter2_downleft_2_reg_553[6]),
        .O(sub_ln818_fu_1572_p2_carry_i_2_n_5));
  LUT4 #(
    .INIT(16'hA959)) 
    sub_ln818_fu_1572_p2_carry_i_3
       (.I0(ap_phi_reg_pp0_iter2_downleft_1_reg_562[5]),
        .I1(ap_phi_reg_pp0_iter2_downleft_reg_571[5]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter2_downleft_2_reg_553[5]),
        .O(sub_ln818_fu_1572_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'hA959)) 
    sub_ln818_fu_1572_p2_carry_i_4
       (.I0(ap_phi_reg_pp0_iter2_downleft_1_reg_562[4]),
        .I1(ap_phi_reg_pp0_iter2_downleft_reg_571[4]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter2_downleft_2_reg_553[4]),
        .O(sub_ln818_fu_1572_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'hA959)) 
    sub_ln818_fu_1572_p2_carry_i_5
       (.I0(ap_phi_reg_pp0_iter2_downleft_1_reg_562[3]),
        .I1(ap_phi_reg_pp0_iter2_downleft_reg_571[3]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter2_downleft_2_reg_553[3]),
        .O(sub_ln818_fu_1572_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'hA959)) 
    sub_ln818_fu_1572_p2_carry_i_6
       (.I0(ap_phi_reg_pp0_iter2_downleft_1_reg_562[2]),
        .I1(ap_phi_reg_pp0_iter2_downleft_reg_571[2]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter2_downleft_2_reg_553[2]),
        .O(sub_ln818_fu_1572_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'hA959)) 
    sub_ln818_fu_1572_p2_carry_i_7
       (.I0(ap_phi_reg_pp0_iter2_downleft_1_reg_562[1]),
        .I1(ap_phi_reg_pp0_iter2_downleft_reg_571[1]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter2_downleft_2_reg_553[1]),
        .O(sub_ln818_fu_1572_p2_carry_i_7_n_5));
  LUT4 #(
    .INIT(16'hA959)) 
    sub_ln818_fu_1572_p2_carry_i_8
       (.I0(ap_phi_reg_pp0_iter2_downleft_1_reg_562[0]),
        .I1(ap_phi_reg_pp0_iter2_downleft_reg_571[0]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter2_downleft_2_reg_553[0]),
        .O(sub_ln818_fu_1572_p2_carry_i_8_n_5));
  FDRE \sub_ln818_reg_2342_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln818_fu_1572_p2[0]),
        .Q(sub_ln818_reg_2342[0]),
        .R(1'b0));
  FDRE \sub_ln818_reg_2342_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln818_fu_1572_p2[10]),
        .Q(sub_ln818_reg_2342[10]),
        .R(1'b0));
  FDRE \sub_ln818_reg_2342_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln818_fu_1572_p2[1]),
        .Q(sub_ln818_reg_2342[1]),
        .R(1'b0));
  FDRE \sub_ln818_reg_2342_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln818_fu_1572_p2[2]),
        .Q(sub_ln818_reg_2342[2]),
        .R(1'b0));
  FDRE \sub_ln818_reg_2342_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln818_fu_1572_p2[3]),
        .Q(sub_ln818_reg_2342[3]),
        .R(1'b0));
  FDRE \sub_ln818_reg_2342_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln818_fu_1572_p2[4]),
        .Q(sub_ln818_reg_2342[4]),
        .R(1'b0));
  FDRE \sub_ln818_reg_2342_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln818_fu_1572_p2[5]),
        .Q(sub_ln818_reg_2342[5]),
        .R(1'b0));
  FDRE \sub_ln818_reg_2342_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln818_fu_1572_p2[6]),
        .Q(sub_ln818_reg_2342[6]),
        .R(1'b0));
  FDRE \sub_ln818_reg_2342_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln818_fu_1572_p2[7]),
        .Q(sub_ln818_reg_2342[7]),
        .R(1'b0));
  FDRE \sub_ln818_reg_2342_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln818_fu_1572_p2[8]),
        .Q(sub_ln818_reg_2342[8]),
        .R(1'b0));
  FDRE \sub_ln818_reg_2342_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln818_fu_1572_p2[9]),
        .Q(sub_ln818_reg_2342[9]),
        .R(1'b0));
  CARRY8 sub_ln819_fu_1589_p2_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({sub_ln819_fu_1589_p2_carry_n_5,sub_ln819_fu_1589_p2_carry_n_6,sub_ln819_fu_1589_p2_carry_n_7,sub_ln819_fu_1589_p2_carry_n_8,sub_ln819_fu_1589_p2_carry_n_9,sub_ln819_fu_1589_p2_carry_n_10,sub_ln819_fu_1589_p2_carry_n_11,sub_ln819_fu_1589_p2_carry_n_12}),
        .DI(p_0_1_0_0_09151502_i_fu_228[7:0]),
        .O(sub_ln819_fu_1589_p2[7:0]),
        .S({sub_ln819_fu_1589_p2_carry_i_1_n_5,sub_ln819_fu_1589_p2_carry_i_2_n_5,sub_ln819_fu_1589_p2_carry_i_3_n_5,sub_ln819_fu_1589_p2_carry_i_4_n_5,sub_ln819_fu_1589_p2_carry_i_5_n_5,sub_ln819_fu_1589_p2_carry_i_6_n_5,sub_ln819_fu_1589_p2_carry_i_7_n_5,sub_ln819_fu_1589_p2_carry_i_8_n_5}));
  CARRY8 sub_ln819_fu_1589_p2_carry__0
       (.CI(sub_ln819_fu_1589_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_sub_ln819_fu_1589_p2_carry__0_CO_UNCONNECTED[7:2],sub_ln819_fu_1589_p2_carry__0_n_11,sub_ln819_fu_1589_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0_1_0_0_09151502_i_fu_228[9:8]}),
        .O({NLW_sub_ln819_fu_1589_p2_carry__0_O_UNCONNECTED[7:3],sub_ln819_fu_1589_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,sub_ln819_fu_1589_p2_carry__0_i_1_n_5,sub_ln819_fu_1589_p2_carry__0_i_2_n_5}));
  LUT4 #(
    .INIT(16'hA959)) 
    sub_ln819_fu_1589_p2_carry__0_i_1
       (.I0(p_0_1_0_0_09151502_i_fu_228[9]),
        .I1(p_0_0_0_0_09141500_i_fu_224[9]),
        .I2(red_i_reg_560),
        .I3(p_0_2_0_0_09161504_i_fu_232__0[9]),
        .O(sub_ln819_fu_1589_p2_carry__0_i_1_n_5));
  LUT4 #(
    .INIT(16'hA959)) 
    sub_ln819_fu_1589_p2_carry__0_i_2
       (.I0(p_0_1_0_0_09151502_i_fu_228[8]),
        .I1(p_0_0_0_0_09141500_i_fu_224[8]),
        .I2(red_i_reg_560),
        .I3(p_0_2_0_0_09161504_i_fu_232__0[8]),
        .O(sub_ln819_fu_1589_p2_carry__0_i_2_n_5));
  LUT4 #(
    .INIT(16'hA959)) 
    sub_ln819_fu_1589_p2_carry_i_1
       (.I0(p_0_1_0_0_09151502_i_fu_228[7]),
        .I1(p_0_0_0_0_09141500_i_fu_224[7]),
        .I2(red_i_reg_560),
        .I3(p_0_2_0_0_09161504_i_fu_232__0[7]),
        .O(sub_ln819_fu_1589_p2_carry_i_1_n_5));
  LUT4 #(
    .INIT(16'hA959)) 
    sub_ln819_fu_1589_p2_carry_i_2
       (.I0(p_0_1_0_0_09151502_i_fu_228[6]),
        .I1(p_0_0_0_0_09141500_i_fu_224[6]),
        .I2(red_i_reg_560),
        .I3(p_0_2_0_0_09161504_i_fu_232__0[6]),
        .O(sub_ln819_fu_1589_p2_carry_i_2_n_5));
  LUT4 #(
    .INIT(16'hA959)) 
    sub_ln819_fu_1589_p2_carry_i_3
       (.I0(p_0_1_0_0_09151502_i_fu_228[5]),
        .I1(p_0_0_0_0_09141500_i_fu_224[5]),
        .I2(red_i_reg_560),
        .I3(p_0_2_0_0_09161504_i_fu_232__0[5]),
        .O(sub_ln819_fu_1589_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'hA959)) 
    sub_ln819_fu_1589_p2_carry_i_4
       (.I0(p_0_1_0_0_09151502_i_fu_228[4]),
        .I1(p_0_0_0_0_09141500_i_fu_224[4]),
        .I2(red_i_reg_560),
        .I3(p_0_2_0_0_09161504_i_fu_232__0[4]),
        .O(sub_ln819_fu_1589_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'hA959)) 
    sub_ln819_fu_1589_p2_carry_i_5
       (.I0(p_0_1_0_0_09151502_i_fu_228[3]),
        .I1(p_0_0_0_0_09141500_i_fu_224[3]),
        .I2(red_i_reg_560),
        .I3(p_0_2_0_0_09161504_i_fu_232__0[3]),
        .O(sub_ln819_fu_1589_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'hA959)) 
    sub_ln819_fu_1589_p2_carry_i_6
       (.I0(p_0_1_0_0_09151502_i_fu_228[2]),
        .I1(p_0_0_0_0_09141500_i_fu_224[2]),
        .I2(red_i_reg_560),
        .I3(p_0_2_0_0_09161504_i_fu_232__0[2]),
        .O(sub_ln819_fu_1589_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'hA959)) 
    sub_ln819_fu_1589_p2_carry_i_7
       (.I0(p_0_1_0_0_09151502_i_fu_228[1]),
        .I1(p_0_0_0_0_09141500_i_fu_224[1]),
        .I2(red_i_reg_560),
        .I3(p_0_2_0_0_09161504_i_fu_232__0[1]),
        .O(sub_ln819_fu_1589_p2_carry_i_7_n_5));
  LUT4 #(
    .INIT(16'hA959)) 
    sub_ln819_fu_1589_p2_carry_i_8
       (.I0(p_0_1_0_0_09151502_i_fu_228[0]),
        .I1(p_0_0_0_0_09141500_i_fu_224[0]),
        .I2(red_i_reg_560),
        .I3(p_0_2_0_0_09161504_i_fu_232__0[0]),
        .O(sub_ln819_fu_1589_p2_carry_i_8_n_5));
  FDRE \sub_ln819_reg_2347_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln819_fu_1589_p2[0]),
        .Q(sub_ln819_reg_2347[0]),
        .R(1'b0));
  FDRE \sub_ln819_reg_2347_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln819_fu_1589_p2[10]),
        .Q(sub_ln819_reg_2347[10]),
        .R(1'b0));
  FDRE \sub_ln819_reg_2347_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln819_fu_1589_p2[1]),
        .Q(sub_ln819_reg_2347[1]),
        .R(1'b0));
  FDRE \sub_ln819_reg_2347_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln819_fu_1589_p2[2]),
        .Q(sub_ln819_reg_2347[2]),
        .R(1'b0));
  FDRE \sub_ln819_reg_2347_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln819_fu_1589_p2[3]),
        .Q(sub_ln819_reg_2347[3]),
        .R(1'b0));
  FDRE \sub_ln819_reg_2347_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln819_fu_1589_p2[4]),
        .Q(sub_ln819_reg_2347[4]),
        .R(1'b0));
  FDRE \sub_ln819_reg_2347_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln819_fu_1589_p2[5]),
        .Q(sub_ln819_reg_2347[5]),
        .R(1'b0));
  FDRE \sub_ln819_reg_2347_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln819_fu_1589_p2[6]),
        .Q(sub_ln819_reg_2347[6]),
        .R(1'b0));
  FDRE \sub_ln819_reg_2347_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln819_fu_1589_p2[7]),
        .Q(sub_ln819_reg_2347[7]),
        .R(1'b0));
  FDRE \sub_ln819_reg_2347_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln819_fu_1589_p2[8]),
        .Q(sub_ln819_reg_2347[8]),
        .R(1'b0));
  FDRE \sub_ln819_reg_2347_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln819_fu_1589_p2[9]),
        .Q(sub_ln819_reg_2347[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln820_2_reg_2382[0]_i_1 
       (.I0(add_ln820_1_fu_1732_p2__0),
        .I1(add_ln820_1_fu_1732_p2[1]),
        .O(trunc_ln820_1_i_fu_1744_p4));
  LUT6 #(
    .INIT(64'hAAAA6AAAAAA9AAAA)) 
    \sub_ln820_2_reg_2382[10]_i_1 
       (.I0(add_ln820_1_fu_1732_p2[11]),
        .I1(add_ln820_1_fu_1732_p2[9]),
        .I2(\sub_ln820_2_reg_2382[10]_i_2_n_5 ),
        .I3(add_ln820_1_fu_1732_p2[8]),
        .I4(\sub_ln820_2_reg_2382[10]_i_3_n_5 ),
        .I5(add_ln820_1_fu_1732_p2[10]),
        .O(\sub_ln820_2_reg_2382[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT4 #(
    .INIT(16'h2001)) 
    \sub_ln820_2_reg_2382[10]_i_2 
       (.I0(add_ln820_1_fu_1732_p2[7]),
        .I1(\sub_ln820_2_reg_2382[8]_i_2_n_5 ),
        .I2(add_ln820_1_fu_1732_p2[6]),
        .I3(\sub_ln820_2_reg_2382[8]_i_3_n_5 ),
        .O(\sub_ln820_2_reg_2382[10]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \sub_ln820_2_reg_2382[10]_i_3 
       (.I0(add_ln820_1_fu_1732_p2[7]),
        .I1(\sub_ln820_2_reg_2382[8]_i_3_n_5 ),
        .I2(add_ln820_1_fu_1732_p2[6]),
        .O(\sub_ln820_2_reg_2382[10]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hF7EF0810)) 
    \sub_ln820_2_reg_2382[11]_i_1 
       (.I0(\sub_ln820_2_reg_2382[11]_i_2_n_5 ),
        .I1(add_ln820_1_fu_1732_p2[10]),
        .I2(\sub_ln820_2_reg_2382[11]_i_3_n_5 ),
        .I3(add_ln820_1_fu_1732_p2[11]),
        .I4(add_ln820_1_fu_1732_p2[12]),
        .O(\sub_ln820_2_reg_2382[11]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0800000000000001)) 
    \sub_ln820_2_reg_2382[11]_i_2 
       (.I0(add_ln820_1_fu_1732_p2[9]),
        .I1(add_ln820_1_fu_1732_p2[7]),
        .I2(\sub_ln820_2_reg_2382[8]_i_2_n_5 ),
        .I3(add_ln820_1_fu_1732_p2[6]),
        .I4(\sub_ln820_2_reg_2382[8]_i_3_n_5 ),
        .I5(add_ln820_1_fu_1732_p2[8]),
        .O(\sub_ln820_2_reg_2382[11]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \sub_ln820_2_reg_2382[11]_i_3 
       (.I0(add_ln820_1_fu_1732_p2[8]),
        .I1(add_ln820_1_fu_1732_p2[7]),
        .I2(\sub_ln820_2_reg_2382[8]_i_3_n_5 ),
        .I3(add_ln820_1_fu_1732_p2[6]),
        .I4(add_ln820_1_fu_1732_p2[9]),
        .O(\sub_ln820_2_reg_2382[11]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \sub_ln820_2_reg_2382[1]_i_1 
       (.I0(add_ln820_1_fu_1732_p2[2]),
        .I1(add_ln820_1_fu_1732_p2[1]),
        .I2(add_ln820_1_fu_1732_p2__0),
        .O(\sub_ln820_2_reg_2382[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \sub_ln820_2_reg_2382[2]_i_1 
       (.I0(add_ln820_1_fu_1732_p2[3]),
        .I1(add_ln820_1_fu_1732_p2__0),
        .I2(add_ln820_1_fu_1732_p2[1]),
        .I3(add_ln820_1_fu_1732_p2[2]),
        .O(\sub_ln820_2_reg_2382[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \sub_ln820_2_reg_2382[3]_i_1 
       (.I0(add_ln820_1_fu_1732_p2[4]),
        .I1(add_ln820_1_fu_1732_p2[2]),
        .I2(add_ln820_1_fu_1732_p2[1]),
        .I3(add_ln820_1_fu_1732_p2__0),
        .I4(add_ln820_1_fu_1732_p2[3]),
        .O(\sub_ln820_2_reg_2382[3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \sub_ln820_2_reg_2382[4]_i_1 
       (.I0(add_ln820_1_fu_1732_p2[5]),
        .I1(add_ln820_1_fu_1732_p2[3]),
        .I2(add_ln820_1_fu_1732_p2__0),
        .I3(add_ln820_1_fu_1732_p2[1]),
        .I4(add_ln820_1_fu_1732_p2[2]),
        .I5(add_ln820_1_fu_1732_p2[4]),
        .O(\sub_ln820_2_reg_2382[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \sub_ln820_2_reg_2382[5]_i_1 
       (.I0(\sub_ln820_2_reg_2382[8]_i_3_n_5 ),
        .I1(add_ln820_1_fu_1732_p2[6]),
        .I2(\sub_ln820_2_reg_2382[8]_i_2_n_5 ),
        .O(\sub_ln820_2_reg_2382[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'hE718)) 
    \sub_ln820_2_reg_2382[6]_i_1 
       (.I0(\sub_ln820_2_reg_2382[8]_i_3_n_5 ),
        .I1(add_ln820_1_fu_1732_p2[6]),
        .I2(\sub_ln820_2_reg_2382[8]_i_2_n_5 ),
        .I3(add_ln820_1_fu_1732_p2[7]),
        .O(\sub_ln820_2_reg_2382[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT5 #(
    .INIT(32'hAA6AA9AA)) 
    \sub_ln820_2_reg_2382[7]_i_1 
       (.I0(add_ln820_1_fu_1732_p2[8]),
        .I1(\sub_ln820_2_reg_2382[8]_i_3_n_5 ),
        .I2(add_ln820_1_fu_1732_p2[6]),
        .I3(\sub_ln820_2_reg_2382[8]_i_2_n_5 ),
        .I4(add_ln820_1_fu_1732_p2[7]),
        .O(\sub_ln820_2_reg_2382[7]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAA9A)) 
    \sub_ln820_2_reg_2382[8]_i_1 
       (.I0(add_ln820_1_fu_1732_p2[9]),
        .I1(add_ln820_1_fu_1732_p2[7]),
        .I2(\sub_ln820_2_reg_2382[8]_i_2_n_5 ),
        .I3(add_ln820_1_fu_1732_p2[6]),
        .I4(\sub_ln820_2_reg_2382[8]_i_3_n_5 ),
        .I5(add_ln820_1_fu_1732_p2[8]),
        .O(\sub_ln820_2_reg_2382[8]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFE)) 
    \sub_ln820_2_reg_2382[8]_i_2 
       (.I0(add_ln820_1_fu_1732_p2[5]),
        .I1(add_ln820_1_fu_1732_p2[3]),
        .I2(add_ln820_1_fu_1732_p2__0),
        .I3(add_ln820_1_fu_1732_p2[1]),
        .I4(add_ln820_1_fu_1732_p2[2]),
        .I5(add_ln820_1_fu_1732_p2[4]),
        .O(\sub_ln820_2_reg_2382[8]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sub_ln820_2_reg_2382[8]_i_3 
       (.I0(add_ln820_1_fu_1732_p2[5]),
        .I1(add_ln820_1_fu_1732_p2[3]),
        .I2(add_ln820_1_fu_1732_p2__0),
        .I3(add_ln820_1_fu_1732_p2[1]),
        .I4(add_ln820_1_fu_1732_p2[2]),
        .I5(add_ln820_1_fu_1732_p2[4]),
        .O(\sub_ln820_2_reg_2382[8]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h9AAAAAA6)) 
    \sub_ln820_2_reg_2382[9]_i_1 
       (.I0(add_ln820_1_fu_1732_p2[10]),
        .I1(\sub_ln820_2_reg_2382[10]_i_3_n_5 ),
        .I2(add_ln820_1_fu_1732_p2[8]),
        .I3(\sub_ln820_2_reg_2382[10]_i_2_n_5 ),
        .I4(add_ln820_1_fu_1732_p2[9]),
        .O(\sub_ln820_2_reg_2382[9]_i_1_n_5 ));
  FDRE \sub_ln820_2_reg_2382_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln820_1_i_fu_1744_p4),
        .Q(sub_ln820_2_reg_2382[0]),
        .R(1'b0));
  FDRE \sub_ln820_2_reg_2382_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln820_2_reg_2382[10]_i_1_n_5 ),
        .Q(sub_ln820_2_reg_2382[10]),
        .R(1'b0));
  FDRE \sub_ln820_2_reg_2382_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln820_2_reg_2382[11]_i_1_n_5 ),
        .Q(sub_ln820_2_reg_2382[11]),
        .R(1'b0));
  FDRE \sub_ln820_2_reg_2382_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln820_2_reg_2382[1]_i_1_n_5 ),
        .Q(sub_ln820_2_reg_2382[1]),
        .R(1'b0));
  FDRE \sub_ln820_2_reg_2382_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln820_2_reg_2382[2]_i_1_n_5 ),
        .Q(sub_ln820_2_reg_2382[2]),
        .R(1'b0));
  FDRE \sub_ln820_2_reg_2382_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln820_2_reg_2382[3]_i_1_n_5 ),
        .Q(sub_ln820_2_reg_2382[3]),
        .R(1'b0));
  FDRE \sub_ln820_2_reg_2382_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln820_2_reg_2382[4]_i_1_n_5 ),
        .Q(sub_ln820_2_reg_2382[4]),
        .R(1'b0));
  FDRE \sub_ln820_2_reg_2382_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln820_2_reg_2382[5]_i_1_n_5 ),
        .Q(sub_ln820_2_reg_2382[5]),
        .R(1'b0));
  FDRE \sub_ln820_2_reg_2382_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln820_2_reg_2382[6]_i_1_n_5 ),
        .Q(sub_ln820_2_reg_2382[6]),
        .R(1'b0));
  FDRE \sub_ln820_2_reg_2382_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln820_2_reg_2382[7]_i_1_n_5 ),
        .Q(sub_ln820_2_reg_2382[7]),
        .R(1'b0));
  FDRE \sub_ln820_2_reg_2382_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln820_2_reg_2382[8]_i_1_n_5 ),
        .Q(sub_ln820_2_reg_2382[8]),
        .R(1'b0));
  FDRE \sub_ln820_2_reg_2382_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln820_2_reg_2382[9]_i_1_n_5 ),
        .Q(sub_ln820_2_reg_2382[9]),
        .R(1'b0));
  CARRY8 sub_ln820_fu_1606_p2_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({sub_ln820_fu_1606_p2_carry_n_5,sub_ln820_fu_1606_p2_carry_n_6,sub_ln820_fu_1606_p2_carry_n_7,sub_ln820_fu_1606_p2_carry_n_8,sub_ln820_fu_1606_p2_carry_n_9,sub_ln820_fu_1606_p2_carry_n_10,sub_ln820_fu_1606_p2_carry_n_11,sub_ln820_fu_1606_p2_carry_n_12}),
        .DI(p_0_1_0_0_09091514_i_fu_252[7:0]),
        .O(sub_ln820_fu_1606_p2[7:0]),
        .S({sub_ln820_fu_1606_p2_carry_i_1_n_5,sub_ln820_fu_1606_p2_carry_i_2_n_5,sub_ln820_fu_1606_p2_carry_i_3_n_5,sub_ln820_fu_1606_p2_carry_i_4_n_5,sub_ln820_fu_1606_p2_carry_i_5_n_5,sub_ln820_fu_1606_p2_carry_i_6_n_5,sub_ln820_fu_1606_p2_carry_i_7_n_5,sub_ln820_fu_1606_p2_carry_i_8_n_5}));
  CARRY8 sub_ln820_fu_1606_p2_carry__0
       (.CI(sub_ln820_fu_1606_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_sub_ln820_fu_1606_p2_carry__0_CO_UNCONNECTED[7:2],sub_ln820_fu_1606_p2_carry__0_n_11,sub_ln820_fu_1606_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0_1_0_0_09091514_i_fu_252[9:8]}),
        .O({NLW_sub_ln820_fu_1606_p2_carry__0_O_UNCONNECTED[7:3],sub_ln820_fu_1606_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,sub_ln820_fu_1606_p2_carry__0_i_1_n_5,sub_ln820_fu_1606_p2_carry__0_i_2_n_5}));
  LUT4 #(
    .INIT(16'hA959)) 
    sub_ln820_fu_1606_p2_carry__0_i_1
       (.I0(p_0_1_0_0_09091514_i_fu_252[9]),
        .I1(p_0_0_0_0_09081512_i_fu_248[9]),
        .I2(red_i_reg_560),
        .I3(p_0_2_0_0_09101516_i_fu_256[9]),
        .O(sub_ln820_fu_1606_p2_carry__0_i_1_n_5));
  LUT4 #(
    .INIT(16'hA959)) 
    sub_ln820_fu_1606_p2_carry__0_i_2
       (.I0(p_0_1_0_0_09091514_i_fu_252[8]),
        .I1(p_0_0_0_0_09081512_i_fu_248[8]),
        .I2(red_i_reg_560),
        .I3(p_0_2_0_0_09101516_i_fu_256[8]),
        .O(sub_ln820_fu_1606_p2_carry__0_i_2_n_5));
  LUT4 #(
    .INIT(16'hA959)) 
    sub_ln820_fu_1606_p2_carry_i_1
       (.I0(p_0_1_0_0_09091514_i_fu_252[7]),
        .I1(p_0_0_0_0_09081512_i_fu_248[7]),
        .I2(red_i_reg_560),
        .I3(p_0_2_0_0_09101516_i_fu_256[7]),
        .O(sub_ln820_fu_1606_p2_carry_i_1_n_5));
  LUT4 #(
    .INIT(16'hA959)) 
    sub_ln820_fu_1606_p2_carry_i_2
       (.I0(p_0_1_0_0_09091514_i_fu_252[6]),
        .I1(p_0_0_0_0_09081512_i_fu_248[6]),
        .I2(red_i_reg_560),
        .I3(p_0_2_0_0_09101516_i_fu_256[6]),
        .O(sub_ln820_fu_1606_p2_carry_i_2_n_5));
  LUT4 #(
    .INIT(16'hA959)) 
    sub_ln820_fu_1606_p2_carry_i_3
       (.I0(p_0_1_0_0_09091514_i_fu_252[5]),
        .I1(p_0_0_0_0_09081512_i_fu_248[5]),
        .I2(red_i_reg_560),
        .I3(p_0_2_0_0_09101516_i_fu_256[5]),
        .O(sub_ln820_fu_1606_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'hA959)) 
    sub_ln820_fu_1606_p2_carry_i_4
       (.I0(p_0_1_0_0_09091514_i_fu_252[4]),
        .I1(p_0_0_0_0_09081512_i_fu_248[4]),
        .I2(red_i_reg_560),
        .I3(p_0_2_0_0_09101516_i_fu_256[4]),
        .O(sub_ln820_fu_1606_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'hA959)) 
    sub_ln820_fu_1606_p2_carry_i_5
       (.I0(p_0_1_0_0_09091514_i_fu_252[3]),
        .I1(p_0_0_0_0_09081512_i_fu_248[3]),
        .I2(red_i_reg_560),
        .I3(p_0_2_0_0_09101516_i_fu_256[3]),
        .O(sub_ln820_fu_1606_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'hA959)) 
    sub_ln820_fu_1606_p2_carry_i_6
       (.I0(p_0_1_0_0_09091514_i_fu_252[2]),
        .I1(p_0_0_0_0_09081512_i_fu_248[2]),
        .I2(red_i_reg_560),
        .I3(p_0_2_0_0_09101516_i_fu_256[2]),
        .O(sub_ln820_fu_1606_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'hA959)) 
    sub_ln820_fu_1606_p2_carry_i_7
       (.I0(p_0_1_0_0_09091514_i_fu_252[1]),
        .I1(p_0_0_0_0_09081512_i_fu_248[1]),
        .I2(red_i_reg_560),
        .I3(p_0_2_0_0_09101516_i_fu_256[1]),
        .O(sub_ln820_fu_1606_p2_carry_i_7_n_5));
  LUT4 #(
    .INIT(16'hA959)) 
    sub_ln820_fu_1606_p2_carry_i_8
       (.I0(p_0_1_0_0_09091514_i_fu_252[0]),
        .I1(p_0_0_0_0_09081512_i_fu_248[0]),
        .I2(red_i_reg_560),
        .I3(p_0_2_0_0_09101516_i_fu_256[0]),
        .O(sub_ln820_fu_1606_p2_carry_i_8_n_5));
  FDRE \sub_ln820_reg_2352_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln820_fu_1606_p2[0]),
        .Q(sub_ln820_reg_2352[0]),
        .R(1'b0));
  FDRE \sub_ln820_reg_2352_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln820_fu_1606_p2[10]),
        .Q(sub_ln820_reg_2352[10]),
        .R(1'b0));
  FDRE \sub_ln820_reg_2352_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln820_fu_1606_p2[1]),
        .Q(sub_ln820_reg_2352[1]),
        .R(1'b0));
  FDRE \sub_ln820_reg_2352_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln820_fu_1606_p2[2]),
        .Q(sub_ln820_reg_2352[2]),
        .R(1'b0));
  FDRE \sub_ln820_reg_2352_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln820_fu_1606_p2[3]),
        .Q(sub_ln820_reg_2352[3]),
        .R(1'b0));
  FDRE \sub_ln820_reg_2352_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln820_fu_1606_p2[4]),
        .Q(sub_ln820_reg_2352[4]),
        .R(1'b0));
  FDRE \sub_ln820_reg_2352_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln820_fu_1606_p2[5]),
        .Q(sub_ln820_reg_2352[5]),
        .R(1'b0));
  FDRE \sub_ln820_reg_2352_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln820_fu_1606_p2[6]),
        .Q(sub_ln820_reg_2352[6]),
        .R(1'b0));
  FDRE \sub_ln820_reg_2352_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln820_fu_1606_p2[7]),
        .Q(sub_ln820_reg_2352[7]),
        .R(1'b0));
  FDRE \sub_ln820_reg_2352_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln820_fu_1606_p2[8]),
        .Q(sub_ln820_reg_2352[8]),
        .R(1'b0));
  FDRE \sub_ln820_reg_2352_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln820_fu_1606_p2[9]),
        .Q(sub_ln820_reg_2352[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_220_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_187),
        .D(lineBuffer_1_address1[0]),
        .Q(\x_fu_220_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_220_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_187),
        .D(lineBuffer_1_address1[10]),
        .Q(\x_fu_220_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_220_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_187),
        .D(flow_control_loop_pipe_sequential_init_U_n_171),
        .Q(\x_fu_220_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_220_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_187),
        .D(flow_control_loop_pipe_sequential_init_U_n_170),
        .Q(\x_fu_220_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_220_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_187),
        .D(flow_control_loop_pipe_sequential_init_U_n_169),
        .Q(\x_fu_220_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_220_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_187),
        .D(flow_control_loop_pipe_sequential_init_U_n_168),
        .Q(\x_fu_220_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_220_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_187),
        .D(flow_control_loop_pipe_sequential_init_U_n_167),
        .Q(\x_fu_220_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_220_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_187),
        .D(flow_control_loop_pipe_sequential_init_U_n_166),
        .Q(\x_fu_220_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_220_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_187),
        .D(flow_control_loop_pipe_sequential_init_U_n_165),
        .Q(\x_fu_220_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_220_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_187),
        .D(lineBuffer_1_address1[8]),
        .Q(\x_fu_220_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_220_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_187),
        .D(flow_control_loop_pipe_sequential_init_U_n_163),
        .Q(\x_fu_220_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
endmodule

module design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W
   (D,
    q1,
    \icmp_ln633_reg_2150_reg[0] ,
    \icmp_ln633_reg_2150_reg[0]_0 ,
    icmp_ln643_reg_2154,
    ap_block_pp0_stage0_subdone,
    ram_reg_bram_0_0,
    ap_enable_reg_pp0_iter1,
    \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ,
    Q,
    \ap_phi_reg_pp0_iter2_upleft_reg_628_reg[9] ,
    \ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[9] ,
    ap_clk,
    ce1,
    ram_reg_bram_1_0,
    address1,
    d0,
    ap_condition_268);
  output [9:0]D;
  output [29:0]q1;
  output [9:0]\icmp_ln633_reg_2150_reg[0] ;
  output [9:0]\icmp_ln633_reg_2150_reg[0]_0 ;
  input icmp_ln643_reg_2154;
  input ap_block_pp0_stage0_subdone;
  input ram_reg_bram_0_0;
  input ap_enable_reg_pp0_iter1;
  input \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ;
  input [9:0]Q;
  input [9:0]\ap_phi_reg_pp0_iter2_upleft_reg_628_reg[9] ;
  input [9:0]\ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[9] ;
  input ap_clk;
  input ce1;
  input [10:0]ram_reg_bram_1_0;
  input [10:0]address1;
  input [29:0]d0;
  input ap_condition_268;

  wire [9:0]D;
  wire [9:0]Q;
  wire [10:0]address1;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_condition_268;
  wire ap_enable_reg_pp0_iter1;
  wire [9:0]\ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[9] ;
  wire \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ;
  wire [9:0]\ap_phi_reg_pp0_iter2_upleft_reg_628_reg[9] ;
  wire ce1;
  wire [29:0]d0;
  wire [9:0]\icmp_ln633_reg_2150_reg[0] ;
  wire [9:0]\icmp_ln633_reg_2150_reg[0]_0 ;
  wire icmp_ln643_reg_2154;
  wire lineBuffer_1_we0_local;
  wire [29:0]q1;
  wire ram_reg_bram_0_0;
  wire [10:0]ram_reg_bram_1_0;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [31:12]NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED;

  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_upleft_1_reg_619[0]_i_1 
       (.I0(ram_reg_bram_0_0),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[10]),
        .I3(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I4(\ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[9] [0]),
        .O(\icmp_ln633_reg_2150_reg[0]_0 [0]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_upleft_1_reg_619[1]_i_1 
       (.I0(ram_reg_bram_0_0),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[11]),
        .I3(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I4(\ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[9] [1]),
        .O(\icmp_ln633_reg_2150_reg[0]_0 [1]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_upleft_1_reg_619[2]_i_1 
       (.I0(ram_reg_bram_0_0),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[12]),
        .I3(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I4(\ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[9] [2]),
        .O(\icmp_ln633_reg_2150_reg[0]_0 [2]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_upleft_1_reg_619[3]_i_1 
       (.I0(ram_reg_bram_0_0),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[13]),
        .I3(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I4(\ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[9] [3]),
        .O(\icmp_ln633_reg_2150_reg[0]_0 [3]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_upleft_1_reg_619[4]_i_1 
       (.I0(ram_reg_bram_0_0),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[14]),
        .I3(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I4(\ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[9] [4]),
        .O(\icmp_ln633_reg_2150_reg[0]_0 [4]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_upleft_1_reg_619[5]_i_1 
       (.I0(ram_reg_bram_0_0),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[15]),
        .I3(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I4(\ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[9] [5]),
        .O(\icmp_ln633_reg_2150_reg[0]_0 [5]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_upleft_1_reg_619[6]_i_1 
       (.I0(ram_reg_bram_0_0),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[16]),
        .I3(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I4(\ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[9] [6]),
        .O(\icmp_ln633_reg_2150_reg[0]_0 [6]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_upleft_1_reg_619[7]_i_1 
       (.I0(ram_reg_bram_0_0),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[17]),
        .I3(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I4(\ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[9] [7]),
        .O(\icmp_ln633_reg_2150_reg[0]_0 [7]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_upleft_1_reg_619[8]_i_1 
       (.I0(ram_reg_bram_0_0),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[18]),
        .I3(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I4(\ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[9] [8]),
        .O(\icmp_ln633_reg_2150_reg[0]_0 [8]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_upleft_1_reg_619[9]_i_1 
       (.I0(ram_reg_bram_0_0),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[19]),
        .I3(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I4(\ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[9] [9]),
        .O(\icmp_ln633_reg_2150_reg[0]_0 [9]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_upleft_2_reg_610[0]_i_1 
       (.I0(ram_reg_bram_0_0),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[20]),
        .I3(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I4(Q[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_upleft_2_reg_610[1]_i_1 
       (.I0(ram_reg_bram_0_0),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[21]),
        .I3(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I4(Q[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_upleft_2_reg_610[2]_i_1 
       (.I0(ram_reg_bram_0_0),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[22]),
        .I3(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I4(Q[2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_upleft_2_reg_610[3]_i_1 
       (.I0(ram_reg_bram_0_0),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[23]),
        .I3(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I4(Q[3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_upleft_2_reg_610[4]_i_1 
       (.I0(ram_reg_bram_0_0),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[24]),
        .I3(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I4(Q[4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_upleft_2_reg_610[5]_i_1 
       (.I0(ram_reg_bram_0_0),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[25]),
        .I3(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I4(Q[5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_upleft_2_reg_610[6]_i_1 
       (.I0(ram_reg_bram_0_0),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[26]),
        .I3(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I4(Q[6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_upleft_2_reg_610[7]_i_1 
       (.I0(ram_reg_bram_0_0),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[27]),
        .I3(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I4(Q[7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_upleft_2_reg_610[8]_i_1 
       (.I0(ram_reg_bram_0_0),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[28]),
        .I3(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I4(Q[8]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_upleft_2_reg_610[9]_i_1 
       (.I0(ram_reg_bram_0_0),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[29]),
        .I3(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I4(Q[9]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_upleft_reg_628[0]_i_1 
       (.I0(ram_reg_bram_0_0),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[0]),
        .I3(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I4(\ap_phi_reg_pp0_iter2_upleft_reg_628_reg[9] [0]),
        .O(\icmp_ln633_reg_2150_reg[0] [0]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_upleft_reg_628[1]_i_1 
       (.I0(ram_reg_bram_0_0),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[1]),
        .I3(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I4(\ap_phi_reg_pp0_iter2_upleft_reg_628_reg[9] [1]),
        .O(\icmp_ln633_reg_2150_reg[0] [1]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_upleft_reg_628[2]_i_1 
       (.I0(ram_reg_bram_0_0),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[2]),
        .I3(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I4(\ap_phi_reg_pp0_iter2_upleft_reg_628_reg[9] [2]),
        .O(\icmp_ln633_reg_2150_reg[0] [2]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_upleft_reg_628[3]_i_1 
       (.I0(ram_reg_bram_0_0),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[3]),
        .I3(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I4(\ap_phi_reg_pp0_iter2_upleft_reg_628_reg[9] [3]),
        .O(\icmp_ln633_reg_2150_reg[0] [3]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_upleft_reg_628[4]_i_1 
       (.I0(ram_reg_bram_0_0),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[4]),
        .I3(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I4(\ap_phi_reg_pp0_iter2_upleft_reg_628_reg[9] [4]),
        .O(\icmp_ln633_reg_2150_reg[0] [4]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_upleft_reg_628[5]_i_1 
       (.I0(ram_reg_bram_0_0),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[5]),
        .I3(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I4(\ap_phi_reg_pp0_iter2_upleft_reg_628_reg[9] [5]),
        .O(\icmp_ln633_reg_2150_reg[0] [5]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_upleft_reg_628[6]_i_1 
       (.I0(ram_reg_bram_0_0),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[6]),
        .I3(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I4(\ap_phi_reg_pp0_iter2_upleft_reg_628_reg[9] [6]),
        .O(\icmp_ln633_reg_2150_reg[0] [6]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_upleft_reg_628[7]_i_1 
       (.I0(ram_reg_bram_0_0),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[7]),
        .I3(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I4(\ap_phi_reg_pp0_iter2_upleft_reg_628_reg[9] [7]),
        .O(\icmp_ln633_reg_2150_reg[0] [7]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_upleft_reg_628[8]_i_1 
       (.I0(ram_reg_bram_0_0),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[8]),
        .I3(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I4(\ap_phi_reg_pp0_iter2_upleft_reg_628_reg[9] [8]),
        .O(\icmp_ln633_reg_2150_reg[0] [8]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_upleft_reg_628[9]_i_1 
       (.I0(ram_reg_bram_0_0),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[9]),
        .I3(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I4(\ap_phi_reg_pp0_iter2_upleft_reg_628_reg[9] [9]),
        .O(\icmp_ln633_reg_2150_reg[0] [9]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "57630" *) 
  (* RTL_RAM_NAME = "inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/lineBuffer_1_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1920" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ram_reg_bram_1_0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[15:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,d0[17:16]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],q1[15:0]}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP({NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:2],q1[17:16]}),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(lineBuffer_1_we0_local),
        .ENBWREN(ce1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ap_condition_268,ap_condition_268,ap_condition_268,ap_condition_268}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0800)) 
    ram_reg_bram_0_i_1__3
       (.I0(icmp_ln643_reg_2154),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ram_reg_bram_0_0),
        .I3(ap_enable_reg_pp0_iter1),
        .O(lineBuffer_1_we0_local));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d12" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d12" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "57630" *) 
  (* RTL_RAM_NAME = "inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/lineBuffer_1_U/ram_reg_bram_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1920" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "29" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_1
       (.ADDRARDADDR({ram_reg_bram_1_0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_1_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[29:18]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED[31:12],q1[29:18]}),
        .DOUTPADOUTP(NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(lineBuffer_1_we0_local),
        .ENBWREN(ce1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_1_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ap_condition_268,ap_condition_268,ap_condition_268,ap_condition_268}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W" *) 
module design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_11
   (ram_reg_bram_0_0,
    q1,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7,
    ram_reg_bram_0_8,
    ram_reg_bram_0_9,
    D,
    ram_reg_bram_0_10,
    ram_reg_bram_0_11,
    ram_reg_bram_1_0,
    ram_reg_bram_1_1,
    ram_reg_bram_1_2,
    ram_reg_bram_1_3,
    ram_reg_bram_1_4,
    ram_reg_bram_1_5,
    ram_reg_bram_1_6,
    ram_reg_bram_1_7,
    ram_reg_bram_1_8,
    ram_reg_bram_1_9,
    ram_reg_bram_1_10,
    ram_reg_bram_1_11,
    icmp_ln891_reg_1968,
    \ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ,
    Q,
    \ap_phi_reg_pp0_iter2_up_1_reg_492_reg[9] ,
    \ap_phi_reg_pp0_iter2_up_1_reg_492_reg[0] ,
    \ap_phi_reg_pp0_iter2_up_2_reg_483_reg[9] ,
    ap_enable_reg_pp0_iter1,
    E,
    ap_clk,
    ce1,
    ram_reg_bram_1_12,
    address1,
    d0,
    ap_condition_219);
  output ram_reg_bram_0_0;
  output [29:0]q1;
  output ram_reg_bram_0_1;
  output ram_reg_bram_0_2;
  output ram_reg_bram_0_3;
  output ram_reg_bram_0_4;
  output ram_reg_bram_0_5;
  output ram_reg_bram_0_6;
  output ram_reg_bram_0_7;
  output ram_reg_bram_0_8;
  output ram_reg_bram_0_9;
  output [5:0]D;
  output ram_reg_bram_0_10;
  output ram_reg_bram_0_11;
  output ram_reg_bram_1_0;
  output ram_reg_bram_1_1;
  output ram_reg_bram_1_2;
  output ram_reg_bram_1_3;
  output ram_reg_bram_1_4;
  output ram_reg_bram_1_5;
  output ram_reg_bram_1_6;
  output ram_reg_bram_1_7;
  output ram_reg_bram_1_8;
  output ram_reg_bram_1_9;
  output ram_reg_bram_1_10;
  output ram_reg_bram_1_11;
  input icmp_ln891_reg_1968;
  input \ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ;
  input [9:0]Q;
  input [9:0]\ap_phi_reg_pp0_iter2_up_1_reg_492_reg[9] ;
  input \ap_phi_reg_pp0_iter2_up_1_reg_492_reg[0] ;
  input [9:0]\ap_phi_reg_pp0_iter2_up_2_reg_483_reg[9] ;
  input ap_enable_reg_pp0_iter1;
  input [0:0]E;
  input ap_clk;
  input ce1;
  input [10:0]ram_reg_bram_1_12;
  input [10:0]address1;
  input [29:0]d0;
  input ap_condition_219;

  wire [5:0]D;
  wire [0:0]E;
  wire [9:0]Q;
  wire [10:0]address1;
  wire ap_clk;
  wire ap_condition_219;
  wire ap_enable_reg_pp0_iter1;
  wire \ap_phi_reg_pp0_iter2_up_1_reg_492_reg[0] ;
  wire [9:0]\ap_phi_reg_pp0_iter2_up_1_reg_492_reg[9] ;
  wire [9:0]\ap_phi_reg_pp0_iter2_up_2_reg_483_reg[9] ;
  wire \ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ;
  wire ce1;
  wire [29:0]d0;
  wire icmp_ln891_reg_1968;
  wire [29:0]q1;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire ram_reg_bram_0_10;
  wire ram_reg_bram_0_11;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire ram_reg_bram_0_5;
  wire ram_reg_bram_0_6;
  wire ram_reg_bram_0_7;
  wire ram_reg_bram_0_8;
  wire ram_reg_bram_0_9;
  wire ram_reg_bram_0_i_1__6_n_5;
  wire ram_reg_bram_1_0;
  wire ram_reg_bram_1_1;
  wire ram_reg_bram_1_10;
  wire ram_reg_bram_1_11;
  wire [10:0]ram_reg_bram_1_12;
  wire ram_reg_bram_1_2;
  wire ram_reg_bram_1_3;
  wire ram_reg_bram_1_4;
  wire ram_reg_bram_1_5;
  wire ram_reg_bram_1_6;
  wire ram_reg_bram_1_7;
  wire ram_reg_bram_1_8;
  wire ram_reg_bram_1_9;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [31:12]NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED;

  LUT5 #(
    .INIT(32'h30222222)) 
    \ap_phi_reg_pp0_iter2_up_1_reg_492[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_up_1_reg_492_reg[9] [0]),
        .I1(\ap_phi_reg_pp0_iter2_up_1_reg_492_reg[0] ),
        .I2(q1[10]),
        .I3(icmp_ln891_reg_1968),
        .I4(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h30222222)) 
    \ap_phi_reg_pp0_iter2_up_1_reg_492[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_up_1_reg_492_reg[9] [1]),
        .I1(\ap_phi_reg_pp0_iter2_up_1_reg_492_reg[0] ),
        .I2(q1[11]),
        .I3(icmp_ln891_reg_1968),
        .I4(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h30222222)) 
    \ap_phi_reg_pp0_iter2_up_1_reg_492[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_up_1_reg_492_reg[9] [2]),
        .I1(\ap_phi_reg_pp0_iter2_up_1_reg_492_reg[0] ),
        .I2(q1[12]),
        .I3(icmp_ln891_reg_1968),
        .I4(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h30222222)) 
    \ap_phi_reg_pp0_iter2_up_1_reg_492[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_up_1_reg_492_reg[9] [3]),
        .I1(\ap_phi_reg_pp0_iter2_up_1_reg_492_reg[0] ),
        .I2(q1[13]),
        .I3(icmp_ln891_reg_1968),
        .I4(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h30222222)) 
    \ap_phi_reg_pp0_iter2_up_1_reg_492[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_up_1_reg_492_reg[9] [4]),
        .I1(\ap_phi_reg_pp0_iter2_up_1_reg_492_reg[0] ),
        .I2(q1[14]),
        .I3(icmp_ln891_reg_1968),
        .I4(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h30222222)) 
    \ap_phi_reg_pp0_iter2_up_1_reg_492[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_up_1_reg_492_reg[9] [5]),
        .I1(\ap_phi_reg_pp0_iter2_up_1_reg_492_reg[0] ),
        .I2(q1[15]),
        .I3(icmp_ln891_reg_1968),
        .I4(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter2_up_1_reg_492[6]_i_1 
       (.I0(q1[16]),
        .I1(icmp_ln891_reg_1968),
        .I2(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .I3(\ap_phi_reg_pp0_iter2_up_1_reg_492_reg[9] [6]),
        .O(ram_reg_bram_0_10));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter2_up_1_reg_492[7]_i_1 
       (.I0(q1[17]),
        .I1(icmp_ln891_reg_1968),
        .I2(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .I3(\ap_phi_reg_pp0_iter2_up_1_reg_492_reg[9] [7]),
        .O(ram_reg_bram_0_11));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter2_up_1_reg_492[8]_i_1 
       (.I0(q1[18]),
        .I1(icmp_ln891_reg_1968),
        .I2(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .I3(\ap_phi_reg_pp0_iter2_up_1_reg_492_reg[9] [8]),
        .O(ram_reg_bram_1_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter2_up_1_reg_492[9]_i_1 
       (.I0(q1[19]),
        .I1(icmp_ln891_reg_1968),
        .I2(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .I3(\ap_phi_reg_pp0_iter2_up_1_reg_492_reg[9] [9]),
        .O(ram_reg_bram_1_1));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter2_up_2_reg_483[0]_i_1 
       (.I0(q1[20]),
        .I1(icmp_ln891_reg_1968),
        .I2(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .I3(\ap_phi_reg_pp0_iter2_up_2_reg_483_reg[9] [0]),
        .O(ram_reg_bram_1_2));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter2_up_2_reg_483[1]_i_1 
       (.I0(q1[21]),
        .I1(icmp_ln891_reg_1968),
        .I2(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .I3(\ap_phi_reg_pp0_iter2_up_2_reg_483_reg[9] [1]),
        .O(ram_reg_bram_1_3));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter2_up_2_reg_483[2]_i_1 
       (.I0(q1[22]),
        .I1(icmp_ln891_reg_1968),
        .I2(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .I3(\ap_phi_reg_pp0_iter2_up_2_reg_483_reg[9] [2]),
        .O(ram_reg_bram_1_4));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter2_up_2_reg_483[3]_i_1 
       (.I0(q1[23]),
        .I1(icmp_ln891_reg_1968),
        .I2(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .I3(\ap_phi_reg_pp0_iter2_up_2_reg_483_reg[9] [3]),
        .O(ram_reg_bram_1_5));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter2_up_2_reg_483[4]_i_1 
       (.I0(q1[24]),
        .I1(icmp_ln891_reg_1968),
        .I2(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .I3(\ap_phi_reg_pp0_iter2_up_2_reg_483_reg[9] [4]),
        .O(ram_reg_bram_1_6));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter2_up_2_reg_483[5]_i_1 
       (.I0(q1[25]),
        .I1(icmp_ln891_reg_1968),
        .I2(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .I3(\ap_phi_reg_pp0_iter2_up_2_reg_483_reg[9] [5]),
        .O(ram_reg_bram_1_7));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter2_up_2_reg_483[6]_i_1 
       (.I0(q1[26]),
        .I1(icmp_ln891_reg_1968),
        .I2(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .I3(\ap_phi_reg_pp0_iter2_up_2_reg_483_reg[9] [6]),
        .O(ram_reg_bram_1_8));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter2_up_2_reg_483[7]_i_1 
       (.I0(q1[27]),
        .I1(icmp_ln891_reg_1968),
        .I2(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .I3(\ap_phi_reg_pp0_iter2_up_2_reg_483_reg[9] [7]),
        .O(ram_reg_bram_1_9));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter2_up_2_reg_483[8]_i_1 
       (.I0(q1[28]),
        .I1(icmp_ln891_reg_1968),
        .I2(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .I3(\ap_phi_reg_pp0_iter2_up_2_reg_483_reg[9] [8]),
        .O(ram_reg_bram_1_10));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_2 
       (.I0(q1[29]),
        .I1(icmp_ln891_reg_1968),
        .I2(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .I3(\ap_phi_reg_pp0_iter2_up_2_reg_483_reg[9] [9]),
        .O(ram_reg_bram_1_11));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter2_up_reg_501[0]_i_1 
       (.I0(q1[0]),
        .I1(icmp_ln891_reg_1968),
        .I2(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .I3(Q[0]),
        .O(ram_reg_bram_0_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter2_up_reg_501[1]_i_1 
       (.I0(q1[1]),
        .I1(icmp_ln891_reg_1968),
        .I2(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .I3(Q[1]),
        .O(ram_reg_bram_0_1));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter2_up_reg_501[2]_i_1 
       (.I0(q1[2]),
        .I1(icmp_ln891_reg_1968),
        .I2(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .I3(Q[2]),
        .O(ram_reg_bram_0_2));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter2_up_reg_501[3]_i_1 
       (.I0(q1[3]),
        .I1(icmp_ln891_reg_1968),
        .I2(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .I3(Q[3]),
        .O(ram_reg_bram_0_3));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter2_up_reg_501[4]_i_1 
       (.I0(q1[4]),
        .I1(icmp_ln891_reg_1968),
        .I2(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .I3(Q[4]),
        .O(ram_reg_bram_0_4));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter2_up_reg_501[5]_i_1 
       (.I0(q1[5]),
        .I1(icmp_ln891_reg_1968),
        .I2(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .I3(Q[5]),
        .O(ram_reg_bram_0_5));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter2_up_reg_501[6]_i_1 
       (.I0(q1[6]),
        .I1(icmp_ln891_reg_1968),
        .I2(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .I3(Q[6]),
        .O(ram_reg_bram_0_6));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter2_up_reg_501[7]_i_1 
       (.I0(q1[7]),
        .I1(icmp_ln891_reg_1968),
        .I2(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .I3(Q[7]),
        .O(ram_reg_bram_0_7));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter2_up_reg_501[8]_i_1 
       (.I0(q1[8]),
        .I1(icmp_ln891_reg_1968),
        .I2(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .I3(Q[8]),
        .O(ram_reg_bram_0_8));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter2_up_reg_501[9]_i_1 
       (.I0(q1[9]),
        .I1(icmp_ln891_reg_1968),
        .I2(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .I3(Q[9]),
        .O(ram_reg_bram_0_9));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "57630" *) 
  (* RTL_RAM_NAME = "inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/lineBuffer_2_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1920" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ram_reg_bram_1_12,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[15:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,d0[17:16]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],q1[15:0]}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP({NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:2],q1[17:16]}),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_0_i_1__6_n_5),
        .ENBWREN(ce1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ap_condition_219,ap_condition_219,ap_condition_219,ap_condition_219}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0800)) 
    ram_reg_bram_0_i_1__6
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(E),
        .I2(\ap_phi_reg_pp0_iter2_up_1_reg_492_reg[0] ),
        .I3(icmp_ln891_reg_1968),
        .O(ram_reg_bram_0_i_1__6_n_5));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d12" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d12" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "57630" *) 
  (* RTL_RAM_NAME = "inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/lineBuffer_2_U/ram_reg_bram_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1920" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "29" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_1
       (.ADDRARDADDR({ram_reg_bram_1_12,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_1_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[29:18]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED[31:12],q1[29:18]}),
        .DOUTPADOUTP(NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_0_i_1__6_n_5),
        .ENBWREN(ce1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_1_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ap_condition_219,ap_condition_219,ap_condition_219,ap_condition_219}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W" *) 
module design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_12
   (D,
    q1,
    ram_reg_bram_1_0,
    ram_reg_bram_1_1,
    ce1,
    E,
    ap_condition_219,
    d0,
    \icmp_ln891_reg_1968_reg[0] ,
    \icmp_ln891_reg_1968_reg[0]_0 ,
    \icmp_ln891_reg_1968_reg[0]_1 ,
    \ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ,
    \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0 ,
    icmp_ln891_reg_1968,
    Q,
    \ap_phi_reg_pp0_iter2_left_1_reg_465_reg[9] ,
    \ap_phi_reg_pp0_iter2_left_2_reg_456_reg[9] ,
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter3,
    and_ln1052_reg_2007_pp0_iter2_reg,
    imgRgb_full_n,
    imgRB_empty_n,
    ram_reg_bram_1_2,
    cmp203_i_reg_470,
    ram_reg_bram_1_3,
    ram_reg_bram_1_4,
    ram_reg_bram_1_5,
    \pix_7_reg_409_reg[9] ,
    \pix_8_reg_399_reg[9] ,
    \pix_reg_419_reg[9] ,
    ap_clk,
    ram_reg_bram_1_6,
    ram_reg_bram_1_7,
    address1,
    ram_reg_bram_1_8);
  output [9:0]D;
  output [29:0]q1;
  output [9:0]ram_reg_bram_1_0;
  output [9:0]ram_reg_bram_1_1;
  output ce1;
  output [0:0]E;
  output ap_condition_219;
  output [29:0]d0;
  output [9:0]\icmp_ln891_reg_1968_reg[0] ;
  output [9:0]\icmp_ln891_reg_1968_reg[0]_0 ;
  output [9:0]\icmp_ln891_reg_1968_reg[0]_1 ;
  input \ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ;
  input \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0 ;
  input icmp_ln891_reg_1968;
  input [9:0]Q;
  input [9:0]\ap_phi_reg_pp0_iter2_left_1_reg_465_reg[9] ;
  input [9:0]\ap_phi_reg_pp0_iter2_left_2_reg_456_reg[9] ;
  input grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg;
  input ap_enable_reg_pp0_iter1;
  input ap_enable_reg_pp0_iter3;
  input and_ln1052_reg_2007_pp0_iter2_reg;
  input imgRgb_full_n;
  input imgRB_empty_n;
  input ram_reg_bram_1_2;
  input cmp203_i_reg_470;
  input [29:0]ram_reg_bram_1_3;
  input [29:0]ram_reg_bram_1_4;
  input ram_reg_bram_1_5;
  input [9:0]\pix_7_reg_409_reg[9] ;
  input [9:0]\pix_8_reg_399_reg[9] ;
  input [9:0]\pix_reg_419_reg[9] ;
  input ap_clk;
  input ram_reg_bram_1_6;
  input [10:0]ram_reg_bram_1_7;
  input [10:0]address1;
  input [29:0]ram_reg_bram_1_8;

  wire [9:0]D;
  wire [0:0]E;
  wire [9:0]Q;
  wire [10:0]address1;
  wire and_ln1052_reg_2007_pp0_iter2_reg;
  wire ap_clk;
  wire ap_condition_219;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter3;
  wire [9:0]\ap_phi_reg_pp0_iter2_left_1_reg_465_reg[9] ;
  wire [9:0]\ap_phi_reg_pp0_iter2_left_2_reg_456_reg[9] ;
  wire \ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ;
  wire \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0 ;
  wire ce1;
  wire cmp203_i_reg_470;
  wire [29:0]d0;
  wire grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg;
  wire icmp_ln891_reg_1968;
  wire \icmp_ln891_reg_1968[0]_i_3_n_5 ;
  wire [9:0]\icmp_ln891_reg_1968_reg[0] ;
  wire [9:0]\icmp_ln891_reg_1968_reg[0]_0 ;
  wire [9:0]\icmp_ln891_reg_1968_reg[0]_1 ;
  wire imgRB_empty_n;
  wire imgRgb_full_n;
  wire [9:0]\pix_7_reg_409_reg[9] ;
  wire [9:0]\pix_8_reg_399_reg[9] ;
  wire [9:0]\pix_reg_419_reg[9] ;
  wire [29:0]q1;
  wire [9:0]ram_reg_bram_1_0;
  wire [9:0]ram_reg_bram_1_1;
  wire ram_reg_bram_1_2;
  wire [29:0]ram_reg_bram_1_3;
  wire [29:0]ram_reg_bram_1_4;
  wire ram_reg_bram_1_5;
  wire ram_reg_bram_1_6;
  wire [10:0]ram_reg_bram_1_7;
  wire [29:0]ram_reg_bram_1_8;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [31:12]NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED;

  LUT5 #(
    .INIT(32'h0B0F0800)) 
    \ap_phi_reg_pp0_iter2_left_1_reg_465[0]_i_1 
       (.I0(q1[10]),
        .I1(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0 ),
        .I3(icmp_ln891_reg_1968),
        .I4(\ap_phi_reg_pp0_iter2_left_1_reg_465_reg[9] [0]),
        .O(ram_reg_bram_1_0[0]));
  LUT5 #(
    .INIT(32'h0B0F0800)) 
    \ap_phi_reg_pp0_iter2_left_1_reg_465[1]_i_1 
       (.I0(q1[11]),
        .I1(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0 ),
        .I3(icmp_ln891_reg_1968),
        .I4(\ap_phi_reg_pp0_iter2_left_1_reg_465_reg[9] [1]),
        .O(ram_reg_bram_1_0[1]));
  LUT5 #(
    .INIT(32'h0B0F0800)) 
    \ap_phi_reg_pp0_iter2_left_1_reg_465[2]_i_1 
       (.I0(q1[12]),
        .I1(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0 ),
        .I3(icmp_ln891_reg_1968),
        .I4(\ap_phi_reg_pp0_iter2_left_1_reg_465_reg[9] [2]),
        .O(ram_reg_bram_1_0[2]));
  LUT5 #(
    .INIT(32'h0B0F0800)) 
    \ap_phi_reg_pp0_iter2_left_1_reg_465[3]_i_1 
       (.I0(q1[13]),
        .I1(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0 ),
        .I3(icmp_ln891_reg_1968),
        .I4(\ap_phi_reg_pp0_iter2_left_1_reg_465_reg[9] [3]),
        .O(ram_reg_bram_1_0[3]));
  LUT5 #(
    .INIT(32'h0B0F0800)) 
    \ap_phi_reg_pp0_iter2_left_1_reg_465[4]_i_1 
       (.I0(q1[14]),
        .I1(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0 ),
        .I3(icmp_ln891_reg_1968),
        .I4(\ap_phi_reg_pp0_iter2_left_1_reg_465_reg[9] [4]),
        .O(ram_reg_bram_1_0[4]));
  LUT5 #(
    .INIT(32'h0B0F0800)) 
    \ap_phi_reg_pp0_iter2_left_1_reg_465[5]_i_1 
       (.I0(q1[15]),
        .I1(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0 ),
        .I3(icmp_ln891_reg_1968),
        .I4(\ap_phi_reg_pp0_iter2_left_1_reg_465_reg[9] [5]),
        .O(ram_reg_bram_1_0[5]));
  LUT5 #(
    .INIT(32'h0B0F0800)) 
    \ap_phi_reg_pp0_iter2_left_1_reg_465[6]_i_1 
       (.I0(q1[16]),
        .I1(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0 ),
        .I3(icmp_ln891_reg_1968),
        .I4(\ap_phi_reg_pp0_iter2_left_1_reg_465_reg[9] [6]),
        .O(ram_reg_bram_1_0[6]));
  LUT5 #(
    .INIT(32'h0B0F0800)) 
    \ap_phi_reg_pp0_iter2_left_1_reg_465[7]_i_1 
       (.I0(q1[17]),
        .I1(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0 ),
        .I3(icmp_ln891_reg_1968),
        .I4(\ap_phi_reg_pp0_iter2_left_1_reg_465_reg[9] [7]),
        .O(ram_reg_bram_1_0[7]));
  LUT5 #(
    .INIT(32'h0B0F0800)) 
    \ap_phi_reg_pp0_iter2_left_1_reg_465[8]_i_1 
       (.I0(q1[18]),
        .I1(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0 ),
        .I3(icmp_ln891_reg_1968),
        .I4(\ap_phi_reg_pp0_iter2_left_1_reg_465_reg[9] [8]),
        .O(ram_reg_bram_1_0[8]));
  LUT5 #(
    .INIT(32'h0B0F0800)) 
    \ap_phi_reg_pp0_iter2_left_1_reg_465[9]_i_1 
       (.I0(q1[19]),
        .I1(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0 ),
        .I3(icmp_ln891_reg_1968),
        .I4(\ap_phi_reg_pp0_iter2_left_1_reg_465_reg[9] [9]),
        .O(ram_reg_bram_1_0[9]));
  LUT5 #(
    .INIT(32'h0B0F0800)) 
    \ap_phi_reg_pp0_iter2_left_2_reg_456[0]_i_1 
       (.I0(q1[20]),
        .I1(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0 ),
        .I3(icmp_ln891_reg_1968),
        .I4(\ap_phi_reg_pp0_iter2_left_2_reg_456_reg[9] [0]),
        .O(ram_reg_bram_1_1[0]));
  LUT5 #(
    .INIT(32'h0B0F0800)) 
    \ap_phi_reg_pp0_iter2_left_2_reg_456[1]_i_1 
       (.I0(q1[21]),
        .I1(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0 ),
        .I3(icmp_ln891_reg_1968),
        .I4(\ap_phi_reg_pp0_iter2_left_2_reg_456_reg[9] [1]),
        .O(ram_reg_bram_1_1[1]));
  LUT5 #(
    .INIT(32'h0B0F0800)) 
    \ap_phi_reg_pp0_iter2_left_2_reg_456[2]_i_1 
       (.I0(q1[22]),
        .I1(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0 ),
        .I3(icmp_ln891_reg_1968),
        .I4(\ap_phi_reg_pp0_iter2_left_2_reg_456_reg[9] [2]),
        .O(ram_reg_bram_1_1[2]));
  LUT5 #(
    .INIT(32'h0B0F0800)) 
    \ap_phi_reg_pp0_iter2_left_2_reg_456[3]_i_1 
       (.I0(q1[23]),
        .I1(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0 ),
        .I3(icmp_ln891_reg_1968),
        .I4(\ap_phi_reg_pp0_iter2_left_2_reg_456_reg[9] [3]),
        .O(ram_reg_bram_1_1[3]));
  LUT5 #(
    .INIT(32'h0B0F0800)) 
    \ap_phi_reg_pp0_iter2_left_2_reg_456[4]_i_1 
       (.I0(q1[24]),
        .I1(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0 ),
        .I3(icmp_ln891_reg_1968),
        .I4(\ap_phi_reg_pp0_iter2_left_2_reg_456_reg[9] [4]),
        .O(ram_reg_bram_1_1[4]));
  LUT5 #(
    .INIT(32'h0B0F0800)) 
    \ap_phi_reg_pp0_iter2_left_2_reg_456[5]_i_1 
       (.I0(q1[25]),
        .I1(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0 ),
        .I3(icmp_ln891_reg_1968),
        .I4(\ap_phi_reg_pp0_iter2_left_2_reg_456_reg[9] [5]),
        .O(ram_reg_bram_1_1[5]));
  LUT5 #(
    .INIT(32'h0B0F0800)) 
    \ap_phi_reg_pp0_iter2_left_2_reg_456[6]_i_1 
       (.I0(q1[26]),
        .I1(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0 ),
        .I3(icmp_ln891_reg_1968),
        .I4(\ap_phi_reg_pp0_iter2_left_2_reg_456_reg[9] [6]),
        .O(ram_reg_bram_1_1[6]));
  LUT5 #(
    .INIT(32'h0B0F0800)) 
    \ap_phi_reg_pp0_iter2_left_2_reg_456[7]_i_1 
       (.I0(q1[27]),
        .I1(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0 ),
        .I3(icmp_ln891_reg_1968),
        .I4(\ap_phi_reg_pp0_iter2_left_2_reg_456_reg[9] [7]),
        .O(ram_reg_bram_1_1[7]));
  LUT5 #(
    .INIT(32'h0B0F0800)) 
    \ap_phi_reg_pp0_iter2_left_2_reg_456[8]_i_1 
       (.I0(q1[28]),
        .I1(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0 ),
        .I3(icmp_ln891_reg_1968),
        .I4(\ap_phi_reg_pp0_iter2_left_2_reg_456_reg[9] [8]),
        .O(ram_reg_bram_1_1[8]));
  LUT5 #(
    .INIT(32'h0B0F0800)) 
    \ap_phi_reg_pp0_iter2_left_2_reg_456[9]_i_1 
       (.I0(q1[29]),
        .I1(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0 ),
        .I3(icmp_ln891_reg_1968),
        .I4(\ap_phi_reg_pp0_iter2_left_2_reg_456_reg[9] [9]),
        .O(ram_reg_bram_1_1[9]));
  LUT5 #(
    .INIT(32'h0B0F0800)) 
    \ap_phi_reg_pp0_iter2_left_reg_474[0]_i_1 
       (.I0(q1[0]),
        .I1(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0 ),
        .I3(icmp_ln891_reg_1968),
        .I4(Q[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h0B0F0800)) 
    \ap_phi_reg_pp0_iter2_left_reg_474[1]_i_1 
       (.I0(q1[1]),
        .I1(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0 ),
        .I3(icmp_ln891_reg_1968),
        .I4(Q[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h0B0F0800)) 
    \ap_phi_reg_pp0_iter2_left_reg_474[2]_i_1 
       (.I0(q1[2]),
        .I1(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0 ),
        .I3(icmp_ln891_reg_1968),
        .I4(Q[2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h0B0F0800)) 
    \ap_phi_reg_pp0_iter2_left_reg_474[3]_i_1 
       (.I0(q1[3]),
        .I1(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0 ),
        .I3(icmp_ln891_reg_1968),
        .I4(Q[3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h0B0F0800)) 
    \ap_phi_reg_pp0_iter2_left_reg_474[4]_i_1 
       (.I0(q1[4]),
        .I1(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0 ),
        .I3(icmp_ln891_reg_1968),
        .I4(Q[4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h0B0F0800)) 
    \ap_phi_reg_pp0_iter2_left_reg_474[5]_i_1 
       (.I0(q1[5]),
        .I1(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0 ),
        .I3(icmp_ln891_reg_1968),
        .I4(Q[5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h0B0F0800)) 
    \ap_phi_reg_pp0_iter2_left_reg_474[6]_i_1 
       (.I0(q1[6]),
        .I1(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0 ),
        .I3(icmp_ln891_reg_1968),
        .I4(Q[6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'h0B0F0800)) 
    \ap_phi_reg_pp0_iter2_left_reg_474[7]_i_1 
       (.I0(q1[7]),
        .I1(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0 ),
        .I3(icmp_ln891_reg_1968),
        .I4(Q[7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'h0B0F0800)) 
    \ap_phi_reg_pp0_iter2_left_reg_474[8]_i_1 
       (.I0(q1[8]),
        .I1(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0 ),
        .I3(icmp_ln891_reg_1968),
        .I4(Q[8]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'h0B0F0800)) 
    \ap_phi_reg_pp0_iter2_left_reg_474[9]_i_1 
       (.I0(q1[9]),
        .I1(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0 ),
        .I3(icmp_ln891_reg_1968),
        .I4(Q[9]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hF700F7F7)) 
    \icmp_ln891_reg_1968[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(and_ln1052_reg_2007_pp0_iter2_reg),
        .I2(imgRgb_full_n),
        .I3(imgRB_empty_n),
        .I4(\icmp_ln891_reg_1968[0]_i_3_n_5 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \icmp_ln891_reg_1968[0]_i_3 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ram_reg_bram_1_2),
        .I2(icmp_ln891_reg_1968),
        .I3(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0 ),
        .O(\icmp_ln891_reg_1968[0]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hDF80)) 
    \pix_7_reg_409[0]_i_1 
       (.I0(icmp_ln891_reg_1968),
        .I1(q1[10]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(\pix_7_reg_409_reg[9] [0]),
        .O(\icmp_ln891_reg_1968_reg[0] [0]));
  LUT4 #(
    .INIT(16'hDF80)) 
    \pix_7_reg_409[1]_i_1 
       (.I0(icmp_ln891_reg_1968),
        .I1(q1[11]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(\pix_7_reg_409_reg[9] [1]),
        .O(\icmp_ln891_reg_1968_reg[0] [1]));
  LUT4 #(
    .INIT(16'hDF80)) 
    \pix_7_reg_409[2]_i_1 
       (.I0(icmp_ln891_reg_1968),
        .I1(q1[12]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(\pix_7_reg_409_reg[9] [2]),
        .O(\icmp_ln891_reg_1968_reg[0] [2]));
  LUT4 #(
    .INIT(16'hDF80)) 
    \pix_7_reg_409[3]_i_1 
       (.I0(icmp_ln891_reg_1968),
        .I1(q1[13]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(\pix_7_reg_409_reg[9] [3]),
        .O(\icmp_ln891_reg_1968_reg[0] [3]));
  LUT4 #(
    .INIT(16'hDF80)) 
    \pix_7_reg_409[4]_i_1 
       (.I0(icmp_ln891_reg_1968),
        .I1(q1[14]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(\pix_7_reg_409_reg[9] [4]),
        .O(\icmp_ln891_reg_1968_reg[0] [4]));
  LUT4 #(
    .INIT(16'hDF80)) 
    \pix_7_reg_409[5]_i_1 
       (.I0(icmp_ln891_reg_1968),
        .I1(q1[15]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(\pix_7_reg_409_reg[9] [5]),
        .O(\icmp_ln891_reg_1968_reg[0] [5]));
  LUT4 #(
    .INIT(16'hDF80)) 
    \pix_7_reg_409[6]_i_1 
       (.I0(icmp_ln891_reg_1968),
        .I1(q1[16]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(\pix_7_reg_409_reg[9] [6]),
        .O(\icmp_ln891_reg_1968_reg[0] [6]));
  LUT4 #(
    .INIT(16'hDF80)) 
    \pix_7_reg_409[7]_i_1 
       (.I0(icmp_ln891_reg_1968),
        .I1(q1[17]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(\pix_7_reg_409_reg[9] [7]),
        .O(\icmp_ln891_reg_1968_reg[0] [7]));
  LUT4 #(
    .INIT(16'hDF80)) 
    \pix_7_reg_409[8]_i_1 
       (.I0(icmp_ln891_reg_1968),
        .I1(q1[18]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(\pix_7_reg_409_reg[9] [8]),
        .O(\icmp_ln891_reg_1968_reg[0] [8]));
  LUT4 #(
    .INIT(16'hDF80)) 
    \pix_7_reg_409[9]_i_2 
       (.I0(icmp_ln891_reg_1968),
        .I1(q1[19]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(\pix_7_reg_409_reg[9] [9]),
        .O(\icmp_ln891_reg_1968_reg[0] [9]));
  LUT4 #(
    .INIT(16'hDF80)) 
    \pix_8_reg_399[0]_i_1 
       (.I0(icmp_ln891_reg_1968),
        .I1(q1[20]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(\pix_8_reg_399_reg[9] [0]),
        .O(\icmp_ln891_reg_1968_reg[0]_0 [0]));
  LUT4 #(
    .INIT(16'hDF80)) 
    \pix_8_reg_399[1]_i_1 
       (.I0(icmp_ln891_reg_1968),
        .I1(q1[21]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(\pix_8_reg_399_reg[9] [1]),
        .O(\icmp_ln891_reg_1968_reg[0]_0 [1]));
  LUT4 #(
    .INIT(16'hDF80)) 
    \pix_8_reg_399[2]_i_1 
       (.I0(icmp_ln891_reg_1968),
        .I1(q1[22]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(\pix_8_reg_399_reg[9] [2]),
        .O(\icmp_ln891_reg_1968_reg[0]_0 [2]));
  LUT4 #(
    .INIT(16'hDF80)) 
    \pix_8_reg_399[3]_i_1 
       (.I0(icmp_ln891_reg_1968),
        .I1(q1[23]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(\pix_8_reg_399_reg[9] [3]),
        .O(\icmp_ln891_reg_1968_reg[0]_0 [3]));
  LUT4 #(
    .INIT(16'hDF80)) 
    \pix_8_reg_399[4]_i_1 
       (.I0(icmp_ln891_reg_1968),
        .I1(q1[24]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(\pix_8_reg_399_reg[9] [4]),
        .O(\icmp_ln891_reg_1968_reg[0]_0 [4]));
  LUT4 #(
    .INIT(16'hDF80)) 
    \pix_8_reg_399[5]_i_1 
       (.I0(icmp_ln891_reg_1968),
        .I1(q1[25]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(\pix_8_reg_399_reg[9] [5]),
        .O(\icmp_ln891_reg_1968_reg[0]_0 [5]));
  LUT4 #(
    .INIT(16'hDF80)) 
    \pix_8_reg_399[6]_i_1 
       (.I0(icmp_ln891_reg_1968),
        .I1(q1[26]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(\pix_8_reg_399_reg[9] [6]),
        .O(\icmp_ln891_reg_1968_reg[0]_0 [6]));
  LUT4 #(
    .INIT(16'hDF80)) 
    \pix_8_reg_399[7]_i_1 
       (.I0(icmp_ln891_reg_1968),
        .I1(q1[27]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(\pix_8_reg_399_reg[9] [7]),
        .O(\icmp_ln891_reg_1968_reg[0]_0 [7]));
  LUT4 #(
    .INIT(16'hDF80)) 
    \pix_8_reg_399[8]_i_1 
       (.I0(icmp_ln891_reg_1968),
        .I1(q1[28]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(\pix_8_reg_399_reg[9] [8]),
        .O(\icmp_ln891_reg_1968_reg[0]_0 [8]));
  LUT4 #(
    .INIT(16'hDF80)) 
    \pix_8_reg_399[9]_i_1 
       (.I0(icmp_ln891_reg_1968),
        .I1(q1[29]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(\pix_8_reg_399_reg[9] [9]),
        .O(\icmp_ln891_reg_1968_reg[0]_0 [9]));
  LUT4 #(
    .INIT(16'hDF80)) 
    \pix_reg_419[0]_i_1 
       (.I0(icmp_ln891_reg_1968),
        .I1(q1[0]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(\pix_reg_419_reg[9] [0]),
        .O(\icmp_ln891_reg_1968_reg[0]_1 [0]));
  LUT4 #(
    .INIT(16'hDF80)) 
    \pix_reg_419[1]_i_1 
       (.I0(icmp_ln891_reg_1968),
        .I1(q1[1]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(\pix_reg_419_reg[9] [1]),
        .O(\icmp_ln891_reg_1968_reg[0]_1 [1]));
  LUT4 #(
    .INIT(16'hDF80)) 
    \pix_reg_419[2]_i_1 
       (.I0(icmp_ln891_reg_1968),
        .I1(q1[2]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(\pix_reg_419_reg[9] [2]),
        .O(\icmp_ln891_reg_1968_reg[0]_1 [2]));
  LUT4 #(
    .INIT(16'hDF80)) 
    \pix_reg_419[3]_i_1 
       (.I0(icmp_ln891_reg_1968),
        .I1(q1[3]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(\pix_reg_419_reg[9] [3]),
        .O(\icmp_ln891_reg_1968_reg[0]_1 [3]));
  LUT4 #(
    .INIT(16'hDF80)) 
    \pix_reg_419[4]_i_1 
       (.I0(icmp_ln891_reg_1968),
        .I1(q1[4]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(\pix_reg_419_reg[9] [4]),
        .O(\icmp_ln891_reg_1968_reg[0]_1 [4]));
  LUT4 #(
    .INIT(16'hDF80)) 
    \pix_reg_419[5]_i_1 
       (.I0(icmp_ln891_reg_1968),
        .I1(q1[5]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(\pix_reg_419_reg[9] [5]),
        .O(\icmp_ln891_reg_1968_reg[0]_1 [5]));
  LUT4 #(
    .INIT(16'hDF80)) 
    \pix_reg_419[6]_i_1 
       (.I0(icmp_ln891_reg_1968),
        .I1(q1[6]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(\pix_reg_419_reg[9] [6]),
        .O(\icmp_ln891_reg_1968_reg[0]_1 [6]));
  LUT4 #(
    .INIT(16'hDF80)) 
    \pix_reg_419[7]_i_1 
       (.I0(icmp_ln891_reg_1968),
        .I1(q1[7]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(\pix_reg_419_reg[9] [7]),
        .O(\icmp_ln891_reg_1968_reg[0]_1 [7]));
  LUT4 #(
    .INIT(16'hDF80)) 
    \pix_reg_419[8]_i_1 
       (.I0(icmp_ln891_reg_1968),
        .I1(q1[8]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(\pix_reg_419_reg[9] [8]),
        .O(\icmp_ln891_reg_1968_reg[0]_1 [8]));
  LUT4 #(
    .INIT(16'hDF80)) 
    \pix_reg_419[9]_i_1 
       (.I0(icmp_ln891_reg_1968),
        .I1(q1[9]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(\pix_reg_419_reg[9] [9]),
        .O(\icmp_ln891_reg_1968_reg[0]_1 [9]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "57630" *) 
  (* RTL_RAM_NAME = "inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/lineBuffer_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1920" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ram_reg_bram_1_7,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_1_8[15:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,ram_reg_bram_1_8[17:16]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],q1[15:0]}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP({NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:2],q1[17:16]}),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_1_6),
        .ENBWREN(ce1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ap_condition_219,ap_condition_219,ap_condition_219,ap_condition_219}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_0_i_14__1
       (.I0(cmp203_i_reg_470),
        .I1(ram_reg_bram_1_3[15]),
        .I2(ram_reg_bram_1_4[15]),
        .I3(ram_reg_bram_1_5),
        .I4(ram_reg_bram_1_2),
        .I5(q1[15]),
        .O(d0[15]));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_0_i_15__1
       (.I0(cmp203_i_reg_470),
        .I1(ram_reg_bram_1_3[14]),
        .I2(ram_reg_bram_1_4[14]),
        .I3(ram_reg_bram_1_5),
        .I4(ram_reg_bram_1_2),
        .I5(q1[14]),
        .O(d0[14]));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_0_i_16__1
       (.I0(cmp203_i_reg_470),
        .I1(ram_reg_bram_1_3[13]),
        .I2(ram_reg_bram_1_4[13]),
        .I3(ram_reg_bram_1_5),
        .I4(ram_reg_bram_1_2),
        .I5(q1[13]),
        .O(d0[13]));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_0_i_17__1
       (.I0(cmp203_i_reg_470),
        .I1(ram_reg_bram_1_3[12]),
        .I2(ram_reg_bram_1_4[12]),
        .I3(ram_reg_bram_1_5),
        .I4(ram_reg_bram_1_2),
        .I5(q1[12]),
        .O(d0[12]));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_0_i_18__1
       (.I0(cmp203_i_reg_470),
        .I1(ram_reg_bram_1_3[11]),
        .I2(ram_reg_bram_1_4[11]),
        .I3(ram_reg_bram_1_5),
        .I4(ram_reg_bram_1_2),
        .I5(q1[11]),
        .O(d0[11]));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_0_i_19__1
       (.I0(cmp203_i_reg_470),
        .I1(ram_reg_bram_1_3[10]),
        .I2(ram_reg_bram_1_4[10]),
        .I3(ram_reg_bram_1_5),
        .I4(ram_reg_bram_1_2),
        .I5(q1[10]),
        .O(d0[10]));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_0_i_20__1
       (.I0(cmp203_i_reg_470),
        .I1(ram_reg_bram_1_3[9]),
        .I2(ram_reg_bram_1_4[9]),
        .I3(ram_reg_bram_1_5),
        .I4(ram_reg_bram_1_2),
        .I5(q1[9]),
        .O(d0[9]));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_0_i_21__1
       (.I0(cmp203_i_reg_470),
        .I1(ram_reg_bram_1_3[8]),
        .I2(ram_reg_bram_1_4[8]),
        .I3(ram_reg_bram_1_5),
        .I4(ram_reg_bram_1_2),
        .I5(q1[8]),
        .O(d0[8]));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_0_i_22__1
       (.I0(cmp203_i_reg_470),
        .I1(ram_reg_bram_1_3[7]),
        .I2(ram_reg_bram_1_4[7]),
        .I3(ram_reg_bram_1_5),
        .I4(ram_reg_bram_1_2),
        .I5(q1[7]),
        .O(d0[7]));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_0_i_23__1
       (.I0(cmp203_i_reg_470),
        .I1(ram_reg_bram_1_3[6]),
        .I2(ram_reg_bram_1_4[6]),
        .I3(ram_reg_bram_1_5),
        .I4(ram_reg_bram_1_2),
        .I5(q1[6]),
        .O(d0[6]));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_0_i_24__1
       (.I0(cmp203_i_reg_470),
        .I1(ram_reg_bram_1_3[5]),
        .I2(ram_reg_bram_1_4[5]),
        .I3(ram_reg_bram_1_5),
        .I4(ram_reg_bram_1_2),
        .I5(q1[5]),
        .O(d0[5]));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_0_i_25__1
       (.I0(cmp203_i_reg_470),
        .I1(ram_reg_bram_1_3[4]),
        .I2(ram_reg_bram_1_4[4]),
        .I3(ram_reg_bram_1_5),
        .I4(ram_reg_bram_1_2),
        .I5(q1[4]),
        .O(d0[4]));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_0_i_26__1
       (.I0(cmp203_i_reg_470),
        .I1(ram_reg_bram_1_3[3]),
        .I2(ram_reg_bram_1_4[3]),
        .I3(ram_reg_bram_1_5),
        .I4(ram_reg_bram_1_2),
        .I5(q1[3]),
        .O(d0[3]));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_0_i_27__1
       (.I0(cmp203_i_reg_470),
        .I1(ram_reg_bram_1_3[2]),
        .I2(ram_reg_bram_1_4[2]),
        .I3(ram_reg_bram_1_5),
        .I4(ram_reg_bram_1_2),
        .I5(q1[2]),
        .O(d0[2]));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_0_i_28__1
       (.I0(cmp203_i_reg_470),
        .I1(ram_reg_bram_1_3[1]),
        .I2(ram_reg_bram_1_4[1]),
        .I3(ram_reg_bram_1_5),
        .I4(ram_reg_bram_1_2),
        .I5(q1[1]),
        .O(d0[1]));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_0_i_29__1
       (.I0(cmp203_i_reg_470),
        .I1(ram_reg_bram_1_3[0]),
        .I2(ram_reg_bram_1_4[0]),
        .I3(ram_reg_bram_1_5),
        .I4(ram_reg_bram_1_2),
        .I5(q1[0]),
        .O(d0[0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_2__3
       (.I0(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I1(E),
        .O(ce1));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_0_i_30__1
       (.I0(cmp203_i_reg_470),
        .I1(ram_reg_bram_1_3[17]),
        .I2(ram_reg_bram_1_4[17]),
        .I3(ram_reg_bram_1_5),
        .I4(ram_reg_bram_1_2),
        .I5(q1[17]),
        .O(d0[17]));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_0_i_31__1
       (.I0(cmp203_i_reg_470),
        .I1(ram_reg_bram_1_3[16]),
        .I2(ram_reg_bram_1_4[16]),
        .I3(ram_reg_bram_1_5),
        .I4(ram_reg_bram_1_2),
        .I5(q1[16]),
        .O(d0[16]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_32__1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(E),
        .O(ap_condition_219));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d12" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d12" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "57630" *) 
  (* RTL_RAM_NAME = "inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/lineBuffer_U/ram_reg_bram_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1920" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "29" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_1
       (.ADDRARDADDR({ram_reg_bram_1_7,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_1_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_1_8[29:18]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED[31:12],q1[29:18]}),
        .DOUTPADOUTP(NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_1_6),
        .ENBWREN(ce1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_1_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ap_condition_219,ap_condition_219,ap_condition_219,ap_condition_219}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_1_i_10__0
       (.I0(cmp203_i_reg_470),
        .I1(ram_reg_bram_1_3[20]),
        .I2(ram_reg_bram_1_4[20]),
        .I3(ram_reg_bram_1_5),
        .I4(ram_reg_bram_1_2),
        .I5(q1[20]),
        .O(d0[20]));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_1_i_11__0
       (.I0(cmp203_i_reg_470),
        .I1(ram_reg_bram_1_3[19]),
        .I2(ram_reg_bram_1_4[19]),
        .I3(ram_reg_bram_1_5),
        .I4(ram_reg_bram_1_2),
        .I5(q1[19]),
        .O(d0[19]));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_1_i_12__0
       (.I0(cmp203_i_reg_470),
        .I1(ram_reg_bram_1_3[18]),
        .I2(ram_reg_bram_1_4[18]),
        .I3(ram_reg_bram_1_5),
        .I4(ram_reg_bram_1_2),
        .I5(q1[18]),
        .O(d0[18]));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_1_i_1__0
       (.I0(cmp203_i_reg_470),
        .I1(ram_reg_bram_1_3[29]),
        .I2(ram_reg_bram_1_4[29]),
        .I3(ram_reg_bram_1_5),
        .I4(ram_reg_bram_1_2),
        .I5(q1[29]),
        .O(d0[29]));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_1_i_2__0
       (.I0(cmp203_i_reg_470),
        .I1(ram_reg_bram_1_3[28]),
        .I2(ram_reg_bram_1_4[28]),
        .I3(ram_reg_bram_1_5),
        .I4(ram_reg_bram_1_2),
        .I5(q1[28]),
        .O(d0[28]));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_1_i_3__0
       (.I0(cmp203_i_reg_470),
        .I1(ram_reg_bram_1_3[27]),
        .I2(ram_reg_bram_1_4[27]),
        .I3(ram_reg_bram_1_5),
        .I4(ram_reg_bram_1_2),
        .I5(q1[27]),
        .O(d0[27]));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_1_i_4__0
       (.I0(cmp203_i_reg_470),
        .I1(ram_reg_bram_1_3[26]),
        .I2(ram_reg_bram_1_4[26]),
        .I3(ram_reg_bram_1_5),
        .I4(ram_reg_bram_1_2),
        .I5(q1[26]),
        .O(d0[26]));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_1_i_5__0
       (.I0(cmp203_i_reg_470),
        .I1(ram_reg_bram_1_3[25]),
        .I2(ram_reg_bram_1_4[25]),
        .I3(ram_reg_bram_1_5),
        .I4(ram_reg_bram_1_2),
        .I5(q1[25]),
        .O(d0[25]));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_1_i_6__0
       (.I0(cmp203_i_reg_470),
        .I1(ram_reg_bram_1_3[24]),
        .I2(ram_reg_bram_1_4[24]),
        .I3(ram_reg_bram_1_5),
        .I4(ram_reg_bram_1_2),
        .I5(q1[24]),
        .O(d0[24]));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_1_i_7__0
       (.I0(cmp203_i_reg_470),
        .I1(ram_reg_bram_1_3[23]),
        .I2(ram_reg_bram_1_4[23]),
        .I3(ram_reg_bram_1_5),
        .I4(ram_reg_bram_1_2),
        .I5(q1[23]),
        .O(d0[23]));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_1_i_8__0
       (.I0(cmp203_i_reg_470),
        .I1(ram_reg_bram_1_3[22]),
        .I2(ram_reg_bram_1_4[22]),
        .I3(ram_reg_bram_1_5),
        .I4(ram_reg_bram_1_2),
        .I5(q1[22]),
        .O(d0[22]));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_1_i_9__0
       (.I0(cmp203_i_reg_470),
        .I1(ram_reg_bram_1_3[21]),
        .I2(ram_reg_bram_1_4[21]),
        .I3(ram_reg_bram_1_5),
        .I4(ram_reg_bram_1_2),
        .I5(q1[21]),
        .O(d0[21]));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W" *) 
module design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_9
   (ce1,
    ap_block_pp0_stage0_subdone,
    ap_condition_268,
    D,
    q1,
    \icmp_ln633_reg_2150_reg[0] ,
    \icmp_ln633_reg_2150_reg[0]_0 ,
    d0,
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter4,
    and_ln833_reg_2193_pp0_iter3_reg,
    imgRB_full_n,
    imgG_empty_n,
    ap_loop_exit_ready_pp0_iter3_reg_reg__0,
    \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0] ,
    icmp_ln643_reg_2154,
    \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0 ,
    Q,
    \ap_phi_reg_pp0_iter2_pix_4_reg_580_reg[9] ,
    \ap_phi_reg_pp0_iter2_pix_3_reg_590_reg[9] ,
    cmp203_i_reg_550,
    ram_reg_bram_1_0,
    \SRL_SIG_reg[0]_0 ,
    ram_reg_bram_1_1,
    ram_reg_bram_1_2,
    ap_clk,
    ram_reg_bram_1_3,
    address1,
    ram_reg_bram_1_4);
  output ce1;
  output ap_block_pp0_stage0_subdone;
  output ap_condition_268;
  output [9:0]D;
  output [29:0]q1;
  output [9:0]\icmp_ln633_reg_2150_reg[0] ;
  output [9:0]\icmp_ln633_reg_2150_reg[0]_0 ;
  output [29:0]d0;
  input grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg;
  input ap_enable_reg_pp0_iter1;
  input ap_enable_reg_pp0_iter4;
  input and_ln833_reg_2193_pp0_iter3_reg;
  input imgRB_full_n;
  input imgG_empty_n;
  input ap_loop_exit_ready_pp0_iter3_reg_reg__0;
  input \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0] ;
  input icmp_ln643_reg_2154;
  input \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0 ;
  input [9:0]Q;
  input [9:0]\ap_phi_reg_pp0_iter2_pix_4_reg_580_reg[9] ;
  input [9:0]\ap_phi_reg_pp0_iter2_pix_3_reg_590_reg[9] ;
  input cmp203_i_reg_550;
  input [29:0]ram_reg_bram_1_0;
  input [29:0]\SRL_SIG_reg[0]_0 ;
  input ram_reg_bram_1_1;
  input ram_reg_bram_1_2;
  input ap_clk;
  input [10:0]ram_reg_bram_1_3;
  input [10:0]address1;
  input [29:0]ram_reg_bram_1_4;

  wire [9:0]D;
  wire [9:0]Q;
  wire [29:0]\SRL_SIG_reg[0]_0 ;
  wire [10:0]address1;
  wire and_ln833_reg_2193_pp0_iter3_reg;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_condition_268;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter4;
  wire ap_loop_exit_ready_pp0_iter3_reg_reg__0;
  wire [9:0]\ap_phi_reg_pp0_iter2_pix_3_reg_590_reg[9] ;
  wire [9:0]\ap_phi_reg_pp0_iter2_pix_4_reg_580_reg[9] ;
  wire \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0] ;
  wire \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0 ;
  wire ce1;
  wire cmp203_i_reg_550;
  wire [29:0]d0;
  wire grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg;
  wire [9:0]\icmp_ln633_reg_2150_reg[0] ;
  wire [9:0]\icmp_ln633_reg_2150_reg[0]_0 ;
  wire icmp_ln643_reg_2154;
  wire imgG_empty_n;
  wire imgRB_full_n;
  wire lineBuffer_we0_local;
  wire [29:0]q1;
  wire [29:0]ram_reg_bram_1_0;
  wire ram_reg_bram_1_1;
  wire ram_reg_bram_1_2;
  wire [10:0]ram_reg_bram_1_3;
  wire [29:0]ram_reg_bram_1_4;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [31:12]NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED;

  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_pix_3_reg_590[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0] ),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[10]),
        .I3(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0 ),
        .I4(\ap_phi_reg_pp0_iter2_pix_3_reg_590_reg[9] [0]),
        .O(\icmp_ln633_reg_2150_reg[0]_0 [0]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_pix_3_reg_590[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0] ),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[11]),
        .I3(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0 ),
        .I4(\ap_phi_reg_pp0_iter2_pix_3_reg_590_reg[9] [1]),
        .O(\icmp_ln633_reg_2150_reg[0]_0 [1]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_pix_3_reg_590[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0] ),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[12]),
        .I3(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0 ),
        .I4(\ap_phi_reg_pp0_iter2_pix_3_reg_590_reg[9] [2]),
        .O(\icmp_ln633_reg_2150_reg[0]_0 [2]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_pix_3_reg_590[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0] ),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[13]),
        .I3(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0 ),
        .I4(\ap_phi_reg_pp0_iter2_pix_3_reg_590_reg[9] [3]),
        .O(\icmp_ln633_reg_2150_reg[0]_0 [3]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_pix_3_reg_590[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0] ),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[14]),
        .I3(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0 ),
        .I4(\ap_phi_reg_pp0_iter2_pix_3_reg_590_reg[9] [4]),
        .O(\icmp_ln633_reg_2150_reg[0]_0 [4]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_pix_3_reg_590[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0] ),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[15]),
        .I3(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0 ),
        .I4(\ap_phi_reg_pp0_iter2_pix_3_reg_590_reg[9] [5]),
        .O(\icmp_ln633_reg_2150_reg[0]_0 [5]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_pix_3_reg_590[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0] ),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[16]),
        .I3(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0 ),
        .I4(\ap_phi_reg_pp0_iter2_pix_3_reg_590_reg[9] [6]),
        .O(\icmp_ln633_reg_2150_reg[0]_0 [6]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_pix_3_reg_590[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0] ),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[17]),
        .I3(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0 ),
        .I4(\ap_phi_reg_pp0_iter2_pix_3_reg_590_reg[9] [7]),
        .O(\icmp_ln633_reg_2150_reg[0]_0 [7]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_pix_3_reg_590[8]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0] ),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[18]),
        .I3(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0 ),
        .I4(\ap_phi_reg_pp0_iter2_pix_3_reg_590_reg[9] [8]),
        .O(\icmp_ln633_reg_2150_reg[0]_0 [8]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_pix_3_reg_590[9]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0] ),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[19]),
        .I3(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0 ),
        .I4(\ap_phi_reg_pp0_iter2_pix_3_reg_590_reg[9] [9]),
        .O(\icmp_ln633_reg_2150_reg[0]_0 [9]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_pix_4_reg_580[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0] ),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[20]),
        .I3(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0 ),
        .I4(\ap_phi_reg_pp0_iter2_pix_4_reg_580_reg[9] [0]),
        .O(\icmp_ln633_reg_2150_reg[0] [0]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_pix_4_reg_580[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0] ),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[21]),
        .I3(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0 ),
        .I4(\ap_phi_reg_pp0_iter2_pix_4_reg_580_reg[9] [1]),
        .O(\icmp_ln633_reg_2150_reg[0] [1]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_pix_4_reg_580[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0] ),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[22]),
        .I3(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0 ),
        .I4(\ap_phi_reg_pp0_iter2_pix_4_reg_580_reg[9] [2]),
        .O(\icmp_ln633_reg_2150_reg[0] [2]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_pix_4_reg_580[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0] ),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[23]),
        .I3(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0 ),
        .I4(\ap_phi_reg_pp0_iter2_pix_4_reg_580_reg[9] [3]),
        .O(\icmp_ln633_reg_2150_reg[0] [3]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_pix_4_reg_580[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0] ),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[24]),
        .I3(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0 ),
        .I4(\ap_phi_reg_pp0_iter2_pix_4_reg_580_reg[9] [4]),
        .O(\icmp_ln633_reg_2150_reg[0] [4]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_pix_4_reg_580[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0] ),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[25]),
        .I3(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0 ),
        .I4(\ap_phi_reg_pp0_iter2_pix_4_reg_580_reg[9] [5]),
        .O(\icmp_ln633_reg_2150_reg[0] [5]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_pix_4_reg_580[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0] ),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[26]),
        .I3(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0 ),
        .I4(\ap_phi_reg_pp0_iter2_pix_4_reg_580_reg[9] [6]),
        .O(\icmp_ln633_reg_2150_reg[0] [6]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_pix_4_reg_580[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0] ),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[27]),
        .I3(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0 ),
        .I4(\ap_phi_reg_pp0_iter2_pix_4_reg_580_reg[9] [7]),
        .O(\icmp_ln633_reg_2150_reg[0] [7]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_pix_4_reg_580[8]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0] ),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[28]),
        .I3(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0 ),
        .I4(\ap_phi_reg_pp0_iter2_pix_4_reg_580_reg[9] [8]),
        .O(\icmp_ln633_reg_2150_reg[0] [8]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_pix_4_reg_580[9]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0] ),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[29]),
        .I3(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0 ),
        .I4(\ap_phi_reg_pp0_iter2_pix_4_reg_580_reg[9] [9]),
        .O(\icmp_ln633_reg_2150_reg[0] [9]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_pix_reg_600[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0] ),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[0]),
        .I3(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0 ),
        .I4(Q[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_pix_reg_600[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0] ),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[1]),
        .I3(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0 ),
        .I4(Q[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_pix_reg_600[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0] ),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[2]),
        .I3(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0 ),
        .I4(Q[2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_pix_reg_600[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0] ),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[3]),
        .I3(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0 ),
        .I4(Q[3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_pix_reg_600[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0] ),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[4]),
        .I3(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0 ),
        .I4(Q[4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_pix_reg_600[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0] ),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[5]),
        .I3(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0 ),
        .I4(Q[5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_pix_reg_600[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0] ),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[6]),
        .I3(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0 ),
        .I4(Q[6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_pix_reg_600[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0] ),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[7]),
        .I3(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0 ),
        .I4(Q[7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_pix_reg_600[8]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0] ),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[8]),
        .I3(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0 ),
        .I4(Q[8]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp0_iter2_pix_reg_600[9]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0] ),
        .I1(icmp_ln643_reg_2154),
        .I2(q1[9]),
        .I3(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0 ),
        .I4(Q[9]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hF700F7F7)) 
    \icmp_ln633_reg_2150[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(and_ln833_reg_2193_pp0_iter3_reg),
        .I2(imgRB_full_n),
        .I3(imgG_empty_n),
        .I4(ap_loop_exit_ready_pp0_iter3_reg_reg__0),
        .O(ap_block_pp0_stage0_subdone));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "57630" *) 
  (* RTL_RAM_NAME = "inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/lineBuffer_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1920" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ram_reg_bram_1_3,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_1_4[15:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,ram_reg_bram_1_4[17:16]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],q1[15:0]}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP({NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:2],q1[17:16]}),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(lineBuffer_we0_local),
        .ENBWREN(ce1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ap_condition_268,ap_condition_268,ap_condition_268,ap_condition_268}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_0_i_14__0
       (.I0(cmp203_i_reg_550),
        .I1(ram_reg_bram_1_0[15]),
        .I2(\SRL_SIG_reg[0]_0 [15]),
        .I3(ram_reg_bram_1_1),
        .I4(ram_reg_bram_1_2),
        .I5(q1[15]),
        .O(d0[15]));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_0_i_15__0
       (.I0(cmp203_i_reg_550),
        .I1(ram_reg_bram_1_0[14]),
        .I2(\SRL_SIG_reg[0]_0 [14]),
        .I3(ram_reg_bram_1_1),
        .I4(ram_reg_bram_1_2),
        .I5(q1[14]),
        .O(d0[14]));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_0_i_16__0
       (.I0(cmp203_i_reg_550),
        .I1(ram_reg_bram_1_0[13]),
        .I2(\SRL_SIG_reg[0]_0 [13]),
        .I3(ram_reg_bram_1_1),
        .I4(ram_reg_bram_1_2),
        .I5(q1[13]),
        .O(d0[13]));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_0_i_17__0
       (.I0(cmp203_i_reg_550),
        .I1(ram_reg_bram_1_0[12]),
        .I2(\SRL_SIG_reg[0]_0 [12]),
        .I3(ram_reg_bram_1_1),
        .I4(ram_reg_bram_1_2),
        .I5(q1[12]),
        .O(d0[12]));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_0_i_18__0
       (.I0(cmp203_i_reg_550),
        .I1(ram_reg_bram_1_0[11]),
        .I2(\SRL_SIG_reg[0]_0 [11]),
        .I3(ram_reg_bram_1_1),
        .I4(ram_reg_bram_1_2),
        .I5(q1[11]),
        .O(d0[11]));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_0_i_19__0
       (.I0(cmp203_i_reg_550),
        .I1(ram_reg_bram_1_0[10]),
        .I2(\SRL_SIG_reg[0]_0 [10]),
        .I3(ram_reg_bram_1_1),
        .I4(ram_reg_bram_1_2),
        .I5(q1[10]),
        .O(d0[10]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    ram_reg_bram_0_i_1__5
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(icmp_ln643_reg_2154),
        .I3(\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0] ),
        .I4(ram_reg_bram_1_2),
        .O(lineBuffer_we0_local));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_0_i_20__0
       (.I0(cmp203_i_reg_550),
        .I1(ram_reg_bram_1_0[9]),
        .I2(\SRL_SIG_reg[0]_0 [9]),
        .I3(ram_reg_bram_1_1),
        .I4(ram_reg_bram_1_2),
        .I5(q1[9]),
        .O(d0[9]));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_0_i_21__0
       (.I0(cmp203_i_reg_550),
        .I1(ram_reg_bram_1_0[8]),
        .I2(\SRL_SIG_reg[0]_0 [8]),
        .I3(ram_reg_bram_1_1),
        .I4(ram_reg_bram_1_2),
        .I5(q1[8]),
        .O(d0[8]));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_0_i_22__0
       (.I0(cmp203_i_reg_550),
        .I1(ram_reg_bram_1_0[7]),
        .I2(\SRL_SIG_reg[0]_0 [7]),
        .I3(ram_reg_bram_1_1),
        .I4(ram_reg_bram_1_2),
        .I5(q1[7]),
        .O(d0[7]));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_0_i_23__0
       (.I0(cmp203_i_reg_550),
        .I1(ram_reg_bram_1_0[6]),
        .I2(\SRL_SIG_reg[0]_0 [6]),
        .I3(ram_reg_bram_1_1),
        .I4(ram_reg_bram_1_2),
        .I5(q1[6]),
        .O(d0[6]));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_0_i_24__0
       (.I0(cmp203_i_reg_550),
        .I1(ram_reg_bram_1_0[5]),
        .I2(\SRL_SIG_reg[0]_0 [5]),
        .I3(ram_reg_bram_1_1),
        .I4(ram_reg_bram_1_2),
        .I5(q1[5]),
        .O(d0[5]));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_0_i_25__0
       (.I0(cmp203_i_reg_550),
        .I1(ram_reg_bram_1_0[4]),
        .I2(\SRL_SIG_reg[0]_0 [4]),
        .I3(ram_reg_bram_1_1),
        .I4(ram_reg_bram_1_2),
        .I5(q1[4]),
        .O(d0[4]));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_0_i_26__0
       (.I0(cmp203_i_reg_550),
        .I1(ram_reg_bram_1_0[3]),
        .I2(\SRL_SIG_reg[0]_0 [3]),
        .I3(ram_reg_bram_1_1),
        .I4(ram_reg_bram_1_2),
        .I5(q1[3]),
        .O(d0[3]));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_0_i_27__0
       (.I0(cmp203_i_reg_550),
        .I1(ram_reg_bram_1_0[2]),
        .I2(\SRL_SIG_reg[0]_0 [2]),
        .I3(ram_reg_bram_1_1),
        .I4(ram_reg_bram_1_2),
        .I5(q1[2]),
        .O(d0[2]));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_0_i_28__0
       (.I0(cmp203_i_reg_550),
        .I1(ram_reg_bram_1_0[1]),
        .I2(\SRL_SIG_reg[0]_0 [1]),
        .I3(ram_reg_bram_1_1),
        .I4(ram_reg_bram_1_2),
        .I5(q1[1]),
        .O(d0[1]));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_0_i_29__0
       (.I0(cmp203_i_reg_550),
        .I1(ram_reg_bram_1_0[0]),
        .I2(\SRL_SIG_reg[0]_0 [0]),
        .I3(ram_reg_bram_1_1),
        .I4(ram_reg_bram_1_2),
        .I5(q1[0]),
        .O(d0[0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_2__2
       (.I0(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .O(ce1));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_0_i_30__0
       (.I0(cmp203_i_reg_550),
        .I1(ram_reg_bram_1_0[17]),
        .I2(\SRL_SIG_reg[0]_0 [17]),
        .I3(ram_reg_bram_1_1),
        .I4(ram_reg_bram_1_2),
        .I5(q1[17]),
        .O(d0[17]));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_0_i_31__0
       (.I0(cmp203_i_reg_550),
        .I1(ram_reg_bram_1_0[16]),
        .I2(\SRL_SIG_reg[0]_0 [16]),
        .I3(ram_reg_bram_1_1),
        .I4(ram_reg_bram_1_2),
        .I5(q1[16]),
        .O(d0[16]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_32__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_block_pp0_stage0_subdone),
        .O(ap_condition_268));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d12" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d12" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "57630" *) 
  (* RTL_RAM_NAME = "inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/lineBuffer_U/ram_reg_bram_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1920" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "29" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_1
       (.ADDRARDADDR({ram_reg_bram_1_3,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_1_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_1_4[29:18]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED[31:12],q1[29:18]}),
        .DOUTPADOUTP(NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(lineBuffer_we0_local),
        .ENBWREN(ce1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_1_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ap_condition_268,ap_condition_268,ap_condition_268,ap_condition_268}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_1_i_1
       (.I0(cmp203_i_reg_550),
        .I1(ram_reg_bram_1_0[29]),
        .I2(\SRL_SIG_reg[0]_0 [29]),
        .I3(ram_reg_bram_1_1),
        .I4(ram_reg_bram_1_2),
        .I5(q1[29]),
        .O(d0[29]));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_1_i_10
       (.I0(cmp203_i_reg_550),
        .I1(ram_reg_bram_1_0[20]),
        .I2(\SRL_SIG_reg[0]_0 [20]),
        .I3(ram_reg_bram_1_1),
        .I4(ram_reg_bram_1_2),
        .I5(q1[20]),
        .O(d0[20]));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_1_i_11
       (.I0(cmp203_i_reg_550),
        .I1(ram_reg_bram_1_0[19]),
        .I2(\SRL_SIG_reg[0]_0 [19]),
        .I3(ram_reg_bram_1_1),
        .I4(ram_reg_bram_1_2),
        .I5(q1[19]),
        .O(d0[19]));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_1_i_12
       (.I0(cmp203_i_reg_550),
        .I1(ram_reg_bram_1_0[18]),
        .I2(\SRL_SIG_reg[0]_0 [18]),
        .I3(ram_reg_bram_1_1),
        .I4(ram_reg_bram_1_2),
        .I5(q1[18]),
        .O(d0[18]));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_1_i_2
       (.I0(cmp203_i_reg_550),
        .I1(ram_reg_bram_1_0[28]),
        .I2(\SRL_SIG_reg[0]_0 [28]),
        .I3(ram_reg_bram_1_1),
        .I4(ram_reg_bram_1_2),
        .I5(q1[28]),
        .O(d0[28]));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_1_i_3
       (.I0(cmp203_i_reg_550),
        .I1(ram_reg_bram_1_0[27]),
        .I2(\SRL_SIG_reg[0]_0 [27]),
        .I3(ram_reg_bram_1_1),
        .I4(ram_reg_bram_1_2),
        .I5(q1[27]),
        .O(d0[27]));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_1_i_4
       (.I0(cmp203_i_reg_550),
        .I1(ram_reg_bram_1_0[26]),
        .I2(\SRL_SIG_reg[0]_0 [26]),
        .I3(ram_reg_bram_1_1),
        .I4(ram_reg_bram_1_2),
        .I5(q1[26]),
        .O(d0[26]));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_1_i_5
       (.I0(cmp203_i_reg_550),
        .I1(ram_reg_bram_1_0[25]),
        .I2(\SRL_SIG_reg[0]_0 [25]),
        .I3(ram_reg_bram_1_1),
        .I4(ram_reg_bram_1_2),
        .I5(q1[25]),
        .O(d0[25]));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_1_i_6
       (.I0(cmp203_i_reg_550),
        .I1(ram_reg_bram_1_0[24]),
        .I2(\SRL_SIG_reg[0]_0 [24]),
        .I3(ram_reg_bram_1_1),
        .I4(ram_reg_bram_1_2),
        .I5(q1[24]),
        .O(d0[24]));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_1_i_7
       (.I0(cmp203_i_reg_550),
        .I1(ram_reg_bram_1_0[23]),
        .I2(\SRL_SIG_reg[0]_0 [23]),
        .I3(ram_reg_bram_1_1),
        .I4(ram_reg_bram_1_2),
        .I5(q1[23]),
        .O(d0[23]));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_1_i_8
       (.I0(cmp203_i_reg_550),
        .I1(ram_reg_bram_1_0[22]),
        .I2(\SRL_SIG_reg[0]_0 [22]),
        .I3(ram_reg_bram_1_1),
        .I4(ram_reg_bram_1_2),
        .I5(q1[22]),
        .O(d0[22]));
  LUT6 #(
    .INIT(64'hEEFAFFFF44500000)) 
    ram_reg_bram_1_i_9
       (.I0(cmp203_i_reg_550),
        .I1(ram_reg_bram_1_0[21]),
        .I2(\SRL_SIG_reg[0]_0 [21]),
        .I3(ram_reg_bram_1_1),
        .I4(ram_reg_bram_1_2),
        .I5(q1[21]),
        .O(d0[21]));
endmodule

module design_1_v_demosaic_0_0_MultiPixStream2AXIvideo
   (m_axis_video_TUSER,
    m_axis_video_TLAST,
    \icmp_ln228_reg_199_reg[0]_0 ,
    \ap_CS_fsm_reg[0]_0 ,
    load_p2,
    empty_n_reg,
    m_axis_video_TREADY_0,
    E,
    m_axis_video_TVALID,
    m_axis_video_TDATA,
    ap_clk,
    Q,
    S,
    \sub_i_i_reg_194_reg[11]_0 ,
    ap_rst_n_inv,
    \icmp_ln228_reg_199_reg[0]_1 ,
    MultiPixStream2AXIvideo_U0_ap_start,
    m_axis_video_TREADY,
    \data_p1_reg[29] ,
    \data_p1_reg[29]_0 ,
    \data_p1_reg[29]_1 ,
    imgUnzip_empty_n,
    push,
    ap_rst_n,
    D,
    \data_p2_reg[29] ,
    \trunc_ln221_reg_184_reg[10]_0 );
  output [0:0]m_axis_video_TUSER;
  output [0:0]m_axis_video_TLAST;
  output \icmp_ln228_reg_199_reg[0]_0 ;
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  output load_p2;
  output empty_n_reg;
  output m_axis_video_TREADY_0;
  output [0:0]E;
  output m_axis_video_TVALID;
  output [29:0]m_axis_video_TDATA;
  input ap_clk;
  input [10:0]Q;
  input [7:0]S;
  input [2:0]\sub_i_i_reg_194_reg[11]_0 ;
  input ap_rst_n_inv;
  input \icmp_ln228_reg_199_reg[0]_1 ;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input m_axis_video_TREADY;
  input [29:0]\data_p1_reg[29] ;
  input \data_p1_reg[29]_0 ;
  input [29:0]\data_p1_reg[29]_1 ;
  input imgUnzip_empty_n;
  input push;
  input ap_rst_n;
  input [0:0]D;
  input [29:0]\data_p2_reg[29] ;
  input [10:0]\trunc_ln221_reg_184_reg[10]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [10:0]Q;
  wire [7:0]S;
  wire and_ln228_reg_207;
  wire \and_ln228_reg_207[0]_i_1_n_5 ;
  wire \ap_CS_fsm[3]_i_2_n_5 ;
  wire \ap_CS_fsm[3]_i_3_n_5 ;
  wire \ap_CS_fsm[3]_i_4_n_5 ;
  wire \ap_CS_fsm[3]_i_5_n_5 ;
  wire \ap_CS_fsm[3]_i_6_n_5 ;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [29:0]\data_p1_reg[29] ;
  wire \data_p1_reg[29]_0 ;
  wire [29:0]\data_p1_reg[29]_1 ;
  wire data_p2;
  wire data_p2_0;
  wire [29:0]\data_p2_reg[29] ;
  wire empty_n_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_12;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_13;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_14;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_7;
  wire [10:0]i_2_fu_161_p2;
  wire \i_fu_72[10]_i_3_n_5 ;
  wire [10:0]i_fu_72_reg;
  wire \icmp_ln228_reg_199_reg[0]_0 ;
  wire \icmp_ln228_reg_199_reg[0]_1 ;
  wire imgUnzip_empty_n;
  wire load_p2;
  wire [29:0]m_axis_video_TDATA;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire m_axis_video_TREADY_0;
  wire m_axis_video_TREADY_int_regslice;
  wire [0:0]m_axis_video_TUSER;
  wire m_axis_video_TVALID;
  wire p_0_in;
  wire push;
  wire regslice_both_m_axis_video_V_last_V_U_n_5;
  wire regslice_both_m_axis_video_V_user_V_U_n_5;
  wire \sof_reg_88_reg_n_5_[0] ;
  wire [11:1]sub_i_i_fu_136_p2;
  wire sub_i_i_fu_136_p2_carry__0_n_11;
  wire sub_i_i_fu_136_p2_carry__0_n_12;
  wire sub_i_i_fu_136_p2_carry_n_10;
  wire sub_i_i_fu_136_p2_carry_n_11;
  wire sub_i_i_fu_136_p2_carry_n_12;
  wire sub_i_i_fu_136_p2_carry_n_5;
  wire sub_i_i_fu_136_p2_carry_n_6;
  wire sub_i_i_fu_136_p2_carry_n_7;
  wire sub_i_i_fu_136_p2_carry_n_8;
  wire sub_i_i_fu_136_p2_carry_n_9;
  wire [11:0]sub_i_i_reg_194;
  wire [2:0]\sub_i_i_reg_194_reg[11]_0 ;
  wire [10:0]trunc_ln221_reg_184;
  wire [10:0]\trunc_ln221_reg_184_reg[10]_0 ;
  wire [10:0]trunc_ln222_reg_189;
  wire [7:2]NLW_sub_i_i_fu_136_p2_carry__0_CO_UNCONNECTED;
  wire [7:3]NLW_sub_i_i_fu_136_p2_carry__0_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'h8F80)) 
    \and_ln228_reg_207[0]_i_1 
       (.I0(\sof_reg_88_reg_n_5_[0] ),
        .I1(\icmp_ln228_reg_199_reg[0]_0 ),
        .I2(ap_CS_fsm_state2),
        .I3(and_ln228_reg_207),
        .O(\and_ln228_reg_207[0]_i_1_n_5 ));
  FDRE \and_ln228_reg_207_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln228_reg_207[0]_i_1_n_5 ),
        .Q(and_ln228_reg_207),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(\ap_CS_fsm[3]_i_3_n_5 ),
        .I1(\ap_CS_fsm[3]_i_4_n_5 ),
        .I2(\ap_CS_fsm[3]_i_5_n_5 ),
        .I3(\ap_CS_fsm[3]_i_6_n_5 ),
        .O(\ap_CS_fsm[3]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(trunc_ln221_reg_184[9]),
        .I1(i_fu_72_reg[9]),
        .I2(trunc_ln221_reg_184[10]),
        .I3(i_fu_72_reg[10]),
        .O(\ap_CS_fsm[3]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[3]_i_4 
       (.I0(trunc_ln221_reg_184[4]),
        .I1(i_fu_72_reg[4]),
        .I2(i_fu_72_reg[3]),
        .I3(trunc_ln221_reg_184[3]),
        .I4(i_fu_72_reg[5]),
        .I5(trunc_ln221_reg_184[5]),
        .O(\ap_CS_fsm[3]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[3]_i_5 
       (.I0(trunc_ln221_reg_184[0]),
        .I1(i_fu_72_reg[0]),
        .I2(i_fu_72_reg[2]),
        .I3(trunc_ln221_reg_184[2]),
        .I4(i_fu_72_reg[1]),
        .I5(trunc_ln221_reg_184[1]),
        .O(\ap_CS_fsm[3]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[3]_i_6 
       (.I0(trunc_ln221_reg_184[6]),
        .I1(i_fu_72_reg[6]),
        .I2(i_fu_72_reg[8]),
        .I3(trunc_ln221_reg_184[8]),
        .I4(i_fu_72_reg[7]),
        .I5(trunc_ln221_reg_184[7]),
        .O(\ap_CS_fsm[3]_i_6_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg[0]_0 ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  design_1_v_demosaic_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2 grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100
       (.D(ap_NS_fsm[2:1]),
        .E(load_p2),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q({ap_CS_fsm_state3,\ap_CS_fsm_reg[0]_0 }),
        .SR(p_0_in),
        .and_ln228_reg_207(and_ln228_reg_207),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\axi_last_reg_201_reg[0]_0 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_13),
        .\axi_last_reg_201_reg[0]_1 (sub_i_i_reg_194),
        .data_p2(data_p2_0),
        .data_p2_0(data_p2),
        .\data_p2_reg[0] (regslice_both_m_axis_video_V_user_V_U_n_5),
        .\data_p2_reg[0]_0 (regslice_both_m_axis_video_V_last_V_U_n_5),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_14),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER),
        .\icmp_ln230_reg_197_reg[0]_0 (E),
        .\icmp_ln230_reg_197_reg[0]_1 (trunc_ln222_reg_189),
        .imgUnzip_empty_n(imgUnzip_empty_n),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .push(push),
        .\sof_2_reg_133_reg[0]_0 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_12),
        .\sof_2_reg_133_reg[0]_1 (\sof_reg_88_reg_n_5_[0] ),
        .\sof_reg_88_reg[0] (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_7));
  FDRE #(
    .INIT(1'b0)) 
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_14),
        .Q(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_72[0]_i_1 
       (.I0(i_fu_72_reg[0]),
        .O(i_2_fu_161_p2[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_72[10]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[3]_i_2_n_5 ),
        .O(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_fu_72[10]_i_2 
       (.I0(i_fu_72_reg[10]),
        .I1(i_fu_72_reg[8]),
        .I2(i_fu_72_reg[6]),
        .I3(\i_fu_72[10]_i_3_n_5 ),
        .I4(i_fu_72_reg[7]),
        .I5(i_fu_72_reg[9]),
        .O(i_2_fu_161_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_fu_72[10]_i_3 
       (.I0(i_fu_72_reg[5]),
        .I1(i_fu_72_reg[3]),
        .I2(i_fu_72_reg[0]),
        .I3(i_fu_72_reg[1]),
        .I4(i_fu_72_reg[2]),
        .I5(i_fu_72_reg[4]),
        .O(\i_fu_72[10]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_72[1]_i_1 
       (.I0(i_fu_72_reg[0]),
        .I1(i_fu_72_reg[1]),
        .O(i_2_fu_161_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_fu_72[2]_i_1 
       (.I0(i_fu_72_reg[2]),
        .I1(i_fu_72_reg[1]),
        .I2(i_fu_72_reg[0]),
        .O(i_2_fu_161_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_fu_72[3]_i_1 
       (.I0(i_fu_72_reg[3]),
        .I1(i_fu_72_reg[0]),
        .I2(i_fu_72_reg[1]),
        .I3(i_fu_72_reg[2]),
        .O(i_2_fu_161_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_fu_72[4]_i_1 
       (.I0(i_fu_72_reg[4]),
        .I1(i_fu_72_reg[2]),
        .I2(i_fu_72_reg[1]),
        .I3(i_fu_72_reg[0]),
        .I4(i_fu_72_reg[3]),
        .O(i_2_fu_161_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_fu_72[5]_i_1 
       (.I0(i_fu_72_reg[5]),
        .I1(i_fu_72_reg[3]),
        .I2(i_fu_72_reg[0]),
        .I3(i_fu_72_reg[1]),
        .I4(i_fu_72_reg[2]),
        .I5(i_fu_72_reg[4]),
        .O(i_2_fu_161_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_72[6]_i_1 
       (.I0(i_fu_72_reg[6]),
        .I1(\i_fu_72[10]_i_3_n_5 ),
        .O(i_2_fu_161_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_fu_72[7]_i_1 
       (.I0(i_fu_72_reg[7]),
        .I1(\i_fu_72[10]_i_3_n_5 ),
        .I2(i_fu_72_reg[6]),
        .O(i_2_fu_161_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_fu_72[8]_i_1 
       (.I0(i_fu_72_reg[8]),
        .I1(i_fu_72_reg[6]),
        .I2(\i_fu_72[10]_i_3_n_5 ),
        .I3(i_fu_72_reg[7]),
        .O(i_2_fu_161_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_fu_72[9]_i_1 
       (.I0(i_fu_72_reg[9]),
        .I1(i_fu_72_reg[7]),
        .I2(\i_fu_72[10]_i_3_n_5 ),
        .I3(i_fu_72_reg[6]),
        .I4(i_fu_72_reg[8]),
        .O(i_2_fu_161_p2[9]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_72_reg[0] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0),
        .D(i_2_fu_161_p2[0]),
        .Q(i_fu_72_reg[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_72_reg[10] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0),
        .D(i_2_fu_161_p2[10]),
        .Q(i_fu_72_reg[10]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_72_reg[1] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0),
        .D(i_2_fu_161_p2[1]),
        .Q(i_fu_72_reg[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_72_reg[2] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0),
        .D(i_2_fu_161_p2[2]),
        .Q(i_fu_72_reg[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_72_reg[3] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0),
        .D(i_2_fu_161_p2[3]),
        .Q(i_fu_72_reg[3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_72_reg[4] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0),
        .D(i_2_fu_161_p2[4]),
        .Q(i_fu_72_reg[4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_72_reg[5] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0),
        .D(i_2_fu_161_p2[5]),
        .Q(i_fu_72_reg[5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_72_reg[6] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0),
        .D(i_2_fu_161_p2[6]),
        .Q(i_fu_72_reg[6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_72_reg[7] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0),
        .D(i_2_fu_161_p2[7]),
        .Q(i_fu_72_reg[7]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_72_reg[8] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0),
        .D(i_2_fu_161_p2[8]),
        .Q(i_fu_72_reg[8]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_72_reg[9] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0),
        .D(i_2_fu_161_p2[9]),
        .Q(i_fu_72_reg[9]),
        .R(p_0_in));
  FDRE \icmp_ln228_reg_199_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln228_reg_199_reg[0]_1 ),
        .Q(\icmp_ln228_reg_199_reg[0]_0 ),
        .R(1'b0));
  design_1_v_demosaic_0_0_regslice_both__parameterized2 regslice_both_m_axis_video_V_data_V_U
       (.D({ap_NS_fsm[3],ap_NS_fsm[0]}),
        .E(load_p2),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q({ap_CS_fsm_state4,ap_CS_fsm_state2,\ap_CS_fsm_reg[0]_0 }),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm[3]_i_2_n_5 ),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[29]_0 (\data_p1_reg[29] ),
        .\data_p1_reg[29]_1 (\data_p1_reg[29]_0 ),
        .\data_p1_reg[29]_2 (\data_p1_reg[29]_1 ),
        .\data_p2_reg[29]_0 (\data_p2_reg[29] ),
        .empty_n_reg(empty_n_reg),
        .m_axis_video_TDATA(m_axis_video_TDATA),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TREADY_0(m_axis_video_TREADY_0),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .m_axis_video_TVALID(m_axis_video_TVALID));
  design_1_v_demosaic_0_0_regslice_both__parameterized1 regslice_both_m_axis_video_V_last_V_U
       (.E(load_p2),
        .ack_in_t_reg_0(regslice_both_m_axis_video_V_last_V_U_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .data_p2(data_p2),
        .\data_p2_reg[0]_0 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_13),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY));
  design_1_v_demosaic_0_0_regslice_both__parameterized1_2 regslice_both_m_axis_video_V_user_V_U
       (.E(load_p2),
        .ack_in_t_reg_0(regslice_both_m_axis_video_V_user_V_U_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .data_p2(data_p2_0),
        .\data_p2_reg[0]_0 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_12),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TUSER(m_axis_video_TUSER));
  FDRE \sof_reg_88_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_7),
        .Q(\sof_reg_88_reg_n_5_[0] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 sub_i_i_fu_136_p2_carry
       (.CI(Q[0]),
        .CI_TOP(1'b0),
        .CO({sub_i_i_fu_136_p2_carry_n_5,sub_i_i_fu_136_p2_carry_n_6,sub_i_i_fu_136_p2_carry_n_7,sub_i_i_fu_136_p2_carry_n_8,sub_i_i_fu_136_p2_carry_n_9,sub_i_i_fu_136_p2_carry_n_10,sub_i_i_fu_136_p2_carry_n_11,sub_i_i_fu_136_p2_carry_n_12}),
        .DI(Q[8:1]),
        .O(sub_i_i_fu_136_p2[8:1]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 sub_i_i_fu_136_p2_carry__0
       (.CI(sub_i_i_fu_136_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_sub_i_i_fu_136_p2_carry__0_CO_UNCONNECTED[7:2],sub_i_i_fu_136_p2_carry__0_n_11,sub_i_i_fu_136_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[10:9]}),
        .O({NLW_sub_i_i_fu_136_p2_carry__0_O_UNCONNECTED[7:3],sub_i_i_fu_136_p2[11:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\sub_i_i_reg_194_reg[11]_0 }));
  FDRE \sub_i_i_reg_194_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D),
        .Q(sub_i_i_reg_194[0]),
        .R(1'b0));
  FDRE \sub_i_i_reg_194_reg[10] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(sub_i_i_fu_136_p2[10]),
        .Q(sub_i_i_reg_194[10]),
        .R(1'b0));
  FDRE \sub_i_i_reg_194_reg[11] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(sub_i_i_fu_136_p2[11]),
        .Q(sub_i_i_reg_194[11]),
        .R(1'b0));
  FDRE \sub_i_i_reg_194_reg[1] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(sub_i_i_fu_136_p2[1]),
        .Q(sub_i_i_reg_194[1]),
        .R(1'b0));
  FDRE \sub_i_i_reg_194_reg[2] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(sub_i_i_fu_136_p2[2]),
        .Q(sub_i_i_reg_194[2]),
        .R(1'b0));
  FDRE \sub_i_i_reg_194_reg[3] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(sub_i_i_fu_136_p2[3]),
        .Q(sub_i_i_reg_194[3]),
        .R(1'b0));
  FDRE \sub_i_i_reg_194_reg[4] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(sub_i_i_fu_136_p2[4]),
        .Q(sub_i_i_reg_194[4]),
        .R(1'b0));
  FDRE \sub_i_i_reg_194_reg[5] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(sub_i_i_fu_136_p2[5]),
        .Q(sub_i_i_reg_194[5]),
        .R(1'b0));
  FDRE \sub_i_i_reg_194_reg[6] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(sub_i_i_fu_136_p2[6]),
        .Q(sub_i_i_reg_194[6]),
        .R(1'b0));
  FDRE \sub_i_i_reg_194_reg[7] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(sub_i_i_fu_136_p2[7]),
        .Q(sub_i_i_reg_194[7]),
        .R(1'b0));
  FDRE \sub_i_i_reg_194_reg[8] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(sub_i_i_fu_136_p2[8]),
        .Q(sub_i_i_reg_194[8]),
        .R(1'b0));
  FDRE \sub_i_i_reg_194_reg[9] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(sub_i_i_fu_136_p2[9]),
        .Q(sub_i_i_reg_194[9]),
        .R(1'b0));
  FDRE \trunc_ln221_reg_184_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\trunc_ln221_reg_184_reg[10]_0 [0]),
        .Q(trunc_ln221_reg_184[0]),
        .R(1'b0));
  FDRE \trunc_ln221_reg_184_reg[10] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\trunc_ln221_reg_184_reg[10]_0 [10]),
        .Q(trunc_ln221_reg_184[10]),
        .R(1'b0));
  FDRE \trunc_ln221_reg_184_reg[1] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\trunc_ln221_reg_184_reg[10]_0 [1]),
        .Q(trunc_ln221_reg_184[1]),
        .R(1'b0));
  FDRE \trunc_ln221_reg_184_reg[2] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\trunc_ln221_reg_184_reg[10]_0 [2]),
        .Q(trunc_ln221_reg_184[2]),
        .R(1'b0));
  FDRE \trunc_ln221_reg_184_reg[3] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\trunc_ln221_reg_184_reg[10]_0 [3]),
        .Q(trunc_ln221_reg_184[3]),
        .R(1'b0));
  FDRE \trunc_ln221_reg_184_reg[4] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\trunc_ln221_reg_184_reg[10]_0 [4]),
        .Q(trunc_ln221_reg_184[4]),
        .R(1'b0));
  FDRE \trunc_ln221_reg_184_reg[5] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\trunc_ln221_reg_184_reg[10]_0 [5]),
        .Q(trunc_ln221_reg_184[5]),
        .R(1'b0));
  FDRE \trunc_ln221_reg_184_reg[6] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\trunc_ln221_reg_184_reg[10]_0 [6]),
        .Q(trunc_ln221_reg_184[6]),
        .R(1'b0));
  FDRE \trunc_ln221_reg_184_reg[7] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\trunc_ln221_reg_184_reg[10]_0 [7]),
        .Q(trunc_ln221_reg_184[7]),
        .R(1'b0));
  FDRE \trunc_ln221_reg_184_reg[8] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\trunc_ln221_reg_184_reg[10]_0 [8]),
        .Q(trunc_ln221_reg_184[8]),
        .R(1'b0));
  FDRE \trunc_ln221_reg_184_reg[9] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\trunc_ln221_reg_184_reg[10]_0 [9]),
        .Q(trunc_ln221_reg_184[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln222_reg_189[10]_i_1 
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(MultiPixStream2AXIvideo_U0_ap_start),
        .O(p_0_in));
  FDRE \trunc_ln222_reg_189_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(Q[0]),
        .Q(trunc_ln222_reg_189[0]),
        .R(1'b0));
  FDRE \trunc_ln222_reg_189_reg[10] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(Q[10]),
        .Q(trunc_ln222_reg_189[10]),
        .R(1'b0));
  FDRE \trunc_ln222_reg_189_reg[1] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(Q[1]),
        .Q(trunc_ln222_reg_189[1]),
        .R(1'b0));
  FDRE \trunc_ln222_reg_189_reg[2] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(Q[2]),
        .Q(trunc_ln222_reg_189[2]),
        .R(1'b0));
  FDRE \trunc_ln222_reg_189_reg[3] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(Q[3]),
        .Q(trunc_ln222_reg_189[3]),
        .R(1'b0));
  FDRE \trunc_ln222_reg_189_reg[4] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(Q[4]),
        .Q(trunc_ln222_reg_189[4]),
        .R(1'b0));
  FDRE \trunc_ln222_reg_189_reg[5] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(Q[5]),
        .Q(trunc_ln222_reg_189[5]),
        .R(1'b0));
  FDRE \trunc_ln222_reg_189_reg[6] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(Q[6]),
        .Q(trunc_ln222_reg_189[6]),
        .R(1'b0));
  FDRE \trunc_ln222_reg_189_reg[7] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(Q[7]),
        .Q(trunc_ln222_reg_189[7]),
        .R(1'b0));
  FDRE \trunc_ln222_reg_189_reg[8] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(Q[8]),
        .Q(trunc_ln222_reg_189[8]),
        .R(1'b0));
  FDRE \trunc_ln222_reg_189_reg[9] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(Q[9]),
        .Q(trunc_ln222_reg_189[9]),
        .R(1'b0));
endmodule

module design_1_v_demosaic_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2
   (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER,
    \sof_reg_88_reg[0] ,
    E,
    \icmp_ln230_reg_197_reg[0]_0 ,
    D,
    \sof_2_reg_133_reg[0]_0 ,
    \axi_last_reg_201_reg[0]_0 ,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg,
    ap_clk,
    ap_rst_n_inv,
    \sof_2_reg_133_reg[0]_1 ,
    and_ln228_reg_207,
    Q,
    MultiPixStream2AXIvideo_U0_ap_start,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
    imgUnzip_empty_n,
    m_axis_video_TREADY_int_regslice,
    push,
    ap_rst_n,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_0,
    SR,
    \icmp_ln230_reg_197_reg[0]_1 ,
    \axi_last_reg_201_reg[0]_1 ,
    \data_p2_reg[0] ,
    data_p2,
    \data_p2_reg[0]_0 ,
    data_p2_0);
  output grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST;
  output grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER;
  output \sof_reg_88_reg[0] ;
  output [0:0]E;
  output [0:0]\icmp_ln230_reg_197_reg[0]_0 ;
  output [1:0]D;
  output \sof_2_reg_133_reg[0]_0 ;
  output \axi_last_reg_201_reg[0]_0 ;
  output grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg;
  input ap_clk;
  input ap_rst_n_inv;
  input \sof_2_reg_133_reg[0]_1 ;
  input and_ln228_reg_207;
  input [1:0]Q;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg;
  input imgUnzip_empty_n;
  input m_axis_video_TREADY_int_regslice;
  input push;
  input ap_rst_n;
  input [0:0]grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_0;
  input [0:0]SR;
  input [10:0]\icmp_ln230_reg_197_reg[0]_1 ;
  input [11:0]\axi_last_reg_201_reg[0]_1 ;
  input \data_p2_reg[0] ;
  input data_p2;
  input \data_p2_reg[0]_0 ;
  input data_p2_0;

  wire [1:0]D;
  wire [0:0]E;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [1:0]Q;
  wire [0:0]SR;
  wire and_ln228_reg_207;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_5;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_fu_169_p2;
  wire \axi_last_reg_201_reg[0]_0 ;
  wire [11:0]\axi_last_reg_201_reg[0]_1 ;
  wire data_p2;
  wire data_p2_0;
  wire \data_p2_reg[0] ;
  wire \data_p2_reg[0]_0 ;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg;
  wire [0:0]grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_0;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER;
  wire icmp_ln230_fu_153_p2;
  wire [0:0]\icmp_ln230_reg_197_reg[0]_0 ;
  wire [10:0]\icmp_ln230_reg_197_reg[0]_1 ;
  wire \icmp_ln230_reg_197_reg_n_5_[0] ;
  wire imgUnzip_empty_n;
  wire [10:0]j_2_fu_159_p2;
  wire j_fu_76;
  wire \j_fu_76_reg_n_5_[0] ;
  wire \j_fu_76_reg_n_5_[10] ;
  wire \j_fu_76_reg_n_5_[1] ;
  wire \j_fu_76_reg_n_5_[2] ;
  wire \j_fu_76_reg_n_5_[3] ;
  wire \j_fu_76_reg_n_5_[4] ;
  wire \j_fu_76_reg_n_5_[5] ;
  wire \j_fu_76_reg_n_5_[6] ;
  wire \j_fu_76_reg_n_5_[7] ;
  wire \j_fu_76_reg_n_5_[8] ;
  wire \j_fu_76_reg_n_5_[9] ;
  wire m_axis_video_TREADY_int_regslice;
  wire push;
  wire \sof_2_reg_133_reg[0]_0 ;
  wire \sof_2_reg_133_reg[0]_1 ;
  wire \sof_reg_88_reg[0] ;

  LUT6 #(
    .INIT(64'hAABABABABABABABA)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I1(\icmp_ln230_reg_197_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q[1]),
        .I4(imgUnzip_empty_n),
        .I5(m_axis_video_TREADY_int_regslice),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_5),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE \axi_last_reg_201_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(axi_last_fu_169_p2),
        .Q(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \data_p2[0]_i_1__2 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER),
        .I1(\data_p2_reg[0] ),
        .I2(E),
        .I3(data_p2),
        .O(\sof_2_reg_133_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \data_p2[0]_i_1__3 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST),
        .I1(\data_p2_reg[0]_0 ),
        .I2(E),
        .I3(data_p2_0),
        .O(\axi_last_reg_201_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \data_p2[29]_i_1 
       (.I0(m_axis_video_TREADY_int_regslice),
        .I1(imgUnzip_empty_n),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln230_reg_197_reg_n_5_[0] ),
        .O(E));
  design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_3 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .E(j_fu_76),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q(Q),
        .SR(SR),
        .and_ln228_reg_207(and_ln228_reg_207),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_fu_169_p2(axi_last_fu_169_p2),
        .\axi_last_reg_201_reg[0] (\axi_last_reg_201_reg[0]_1 ),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_23),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_0(flow_control_loop_pipe_sequential_init_U_n_24),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_0),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_3(\icmp_ln230_reg_197_reg_n_5_[0] ),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER),
        .icmp_ln230_fu_153_p2(icmp_ln230_fu_153_p2),
        .\icmp_ln230_reg_197_reg[0] (\icmp_ln230_reg_197_reg[0]_1 ),
        .imgUnzip_empty_n(imgUnzip_empty_n),
        .\j_fu_76_reg[10] (j_2_fu_159_p2),
        .\j_fu_76_reg[10]_0 ({\j_fu_76_reg_n_5_[10] ,\j_fu_76_reg_n_5_[9] ,\j_fu_76_reg_n_5_[8] ,\j_fu_76_reg_n_5_[7] ,\j_fu_76_reg_n_5_[6] ,\j_fu_76_reg_n_5_[5] ,\j_fu_76_reg_n_5_[4] ,\j_fu_76_reg_n_5_[3] ,\j_fu_76_reg_n_5_[2] ,\j_fu_76_reg_n_5_[1] ,\j_fu_76_reg_n_5_[0] }),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .\sof_2_reg_133_reg[0] (flow_control_loop_pipe_sequential_init_U_n_6),
        .\sof_2_reg_133_reg[0]_0 (\sof_2_reg_133_reg[0]_1 ),
        .\sof_2_reg_133_reg[0]_1 (E),
        .\sof_reg_88_reg[0] (\sof_reg_88_reg[0] ));
  LUT5 #(
    .INIT(32'hFBBBBBBB)) 
    \icmp_ln230_reg_197[0]_i_1 
       (.I0(\icmp_ln230_reg_197_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[1]),
        .I3(imgUnzip_empty_n),
        .I4(m_axis_video_TREADY_int_regslice),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \icmp_ln230_reg_197_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln230_fu_153_p2),
        .Q(\icmp_ln230_reg_197_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_76_reg[0] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_2_fu_159_p2[0]),
        .Q(\j_fu_76_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_23));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_76_reg[10] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_2_fu_159_p2[10]),
        .Q(\j_fu_76_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_23));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_76_reg[1] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_2_fu_159_p2[1]),
        .Q(\j_fu_76_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_23));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_76_reg[2] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_2_fu_159_p2[2]),
        .Q(\j_fu_76_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_23));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_76_reg[3] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_2_fu_159_p2[3]),
        .Q(\j_fu_76_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_23));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_76_reg[4] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_2_fu_159_p2[4]),
        .Q(\j_fu_76_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_23));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_76_reg[5] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_2_fu_159_p2[5]),
        .Q(\j_fu_76_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_23));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_76_reg[6] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_2_fu_159_p2[6]),
        .Q(\j_fu_76_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_23));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_76_reg[7] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_2_fu_159_p2[7]),
        .Q(\j_fu_76_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_23));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_76_reg[8] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_2_fu_159_p2[8]),
        .Q(\j_fu_76_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_23));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_76_reg[9] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_2_fu_159_p2[9]),
        .Q(\j_fu_76_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_23));
  LUT6 #(
    .INIT(64'hBFFFFFFF40000000)) 
    \mOutPtr[2]_i_1__5 
       (.I0(\icmp_ln230_reg_197_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[1]),
        .I3(imgUnzip_empty_n),
        .I4(m_axis_video_TREADY_int_regslice),
        .I5(push),
        .O(\icmp_ln230_reg_197_reg[0]_0 ));
  FDRE \sof_2_reg_133_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_6),
        .Q(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER),
        .R(1'b0));
endmodule

module design_1_v_demosaic_0_0_ZipperRemoval
   (Q,
    start_once_reg,
    full_n,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[0]_0 ,
    push,
    ap_enable_reg_pp0_iter1_reg,
    E,
    p_9_in,
    \conv3_i_i188669_reg_767_reg[9] ,
    ap_clk,
    ap_rst_n_inv,
    start_for_ZipperRemoval_U0_full_n,
    Debayer_U0_ap_start,
    empty_n_reg,
    ap_rst_n,
    start_for_MultiPixStream2AXIvideo_U0_full_n,
    ZipperRemoval_U0_ap_start,
    imgUnzip_full_n,
    imgRgb_empty_n,
    \p_0_0_0482_1663_fu_118_reg[9] ,
    \p_0_0_0480_1667_fu_126_reg[0] ,
    D,
    icmp_ln1107_fu_229_p2_carry,
    start_once_reg_reg_0,
    start_once_reg_reg_1,
    \ap_CS_fsm[2]_i_2__1_0 ,
    push_0,
    \loopWidth_reg_281_reg[16]_0 );
  output [3:0]Q;
  output start_once_reg;
  output full_n;
  output \ap_CS_fsm_reg[1]_0 ;
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  output push;
  output ap_enable_reg_pp0_iter1_reg;
  output [0:0]E;
  output p_9_in;
  output [29:0]\conv3_i_i188669_reg_767_reg[9] ;
  input ap_clk;
  input ap_rst_n_inv;
  input start_for_ZipperRemoval_U0_full_n;
  input Debayer_U0_ap_start;
  input empty_n_reg;
  input ap_rst_n;
  input start_for_MultiPixStream2AXIvideo_U0_full_n;
  input ZipperRemoval_U0_ap_start;
  input imgUnzip_full_n;
  input imgRgb_empty_n;
  input [29:0]\p_0_0_0482_1663_fu_118_reg[9] ;
  input \p_0_0_0480_1667_fu_126_reg[0] ;
  input [29:0]D;
  input [15:0]icmp_ln1107_fu_229_p2_carry;
  input start_once_reg_reg_0;
  input start_once_reg_reg_1;
  input [11:0]\ap_CS_fsm[2]_i_2__1_0 ;
  input push_0;
  input [16:0]\loopWidth_reg_281_reg[16]_0 ;

  wire [29:0]D;
  wire Debayer_U0_ap_start;
  wire [0:0]E;
  wire [3:0]Q;
  wire ZipperRemoval_U0_ap_start;
  wire [11:0]\ap_CS_fsm[2]_i_2__1_0 ;
  wire \ap_CS_fsm[2]_i_2__1_n_5 ;
  wire \ap_CS_fsm[2]_i_3__1_n_5 ;
  wire \ap_CS_fsm[2]_i_4__1_n_5 ;
  wire \ap_CS_fsm[2]_i_6__1_n_5 ;
  wire \ap_CS_fsm[2]_i_8_n_5 ;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [6:0]conv2_i_i_lcssa687_fu_76;
  wire conv2_i_i_lcssa687_fu_760;
  wire [6:0]conv2_i_i_lcssa687_load_reg_289;
  wire [29:0]\conv3_i_i188669_reg_767_reg[9] ;
  wire empty_n_reg;
  wire full_n;
  wire grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg;
  wire grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_n_55;
  wire [6:0]grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_p_0_0_0483_1658_out_o;
  wire [6:0]grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_phi_ln1132_out;
  wire [15:0]icmp_ln1107_fu_229_p2_carry;
  wire imgRgb_empty_n;
  wire imgUnzip_full_n;
  wire [16:0]loopWidth_reg_281;
  wire \loopWidth_reg_281[16]_i_1_n_5 ;
  wire [16:0]\loopWidth_reg_281_reg[16]_0 ;
  wire [9:0]p_0_0_0477655_lcssa668693_fu_88;
  wire [9:0]p_0_0_0477655_lcssa668693_load_reg_304;
  wire [9:0]p_0_0_0478653_lcssa666691_fu_84;
  wire p_0_0_0478653_lcssa666691_fu_840;
  wire [9:0]p_0_0_0478653_lcssa666691_load_reg_299;
  wire [9:0]p_0_0_0479657_lcssa664689_fu_80;
  wire [9:0]p_0_0_0479657_lcssa664689_load_reg_294;
  wire \p_0_0_0480_1667_fu_126_reg[0] ;
  wire [9:0]p_0_0_0480_1_lcssa685_fu_72;
  wire [9:0]p_0_0_0481_1_lcssa683_fu_68;
  wire [29:0]\p_0_0_0482_1663_fu_118_reg[9] ;
  wire [9:0]p_0_0_0482_1_lcssa681_fu_64;
  wire [6:0]p_0_0_0483_1_lcssa679_fu_60;
  wire p_0_0_0483_1_lcssa679_fu_600;
  wire p_9_in;
  wire push;
  wire push_0;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_for_ZipperRemoval_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__2_n_5;
  wire start_once_reg_reg_0;
  wire start_once_reg_reg_1;
  wire [15:0]y_2_fu_189_p2;
  wire y_2_fu_189_p2_carry__0_n_10;
  wire y_2_fu_189_p2_carry__0_n_11;
  wire y_2_fu_189_p2_carry__0_n_12;
  wire y_2_fu_189_p2_carry__0_n_7;
  wire y_2_fu_189_p2_carry__0_n_8;
  wire y_2_fu_189_p2_carry__0_n_9;
  wire y_2_fu_189_p2_carry_n_10;
  wire y_2_fu_189_p2_carry_n_11;
  wire y_2_fu_189_p2_carry_n_12;
  wire y_2_fu_189_p2_carry_n_5;
  wire y_2_fu_189_p2_carry_n_6;
  wire y_2_fu_189_p2_carry_n_7;
  wire y_2_fu_189_p2_carry_n_8;
  wire y_2_fu_189_p2_carry_n_9;
  wire [14:3]y_fu_56_reg;
  wire [10:1]zext_ln1147_1_fu_476_p1;
  wire [10:1]zext_ln1148_1_fu_521_p1;
  wire [10:1]zext_ln1149_1_fu_566_p1;
  wire [7:6]NLW_y_2_fu_189_p2_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_y_2_fu_189_p2_carry__0_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h2F2F2FFF22222222)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[2]_i_2__1_n_5 ),
        .I2(ZipperRemoval_U0_ap_start),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(start_once_reg),
        .I5(\ap_CS_fsm_reg[0]_0 ),
        .O(ap_NS_fsm[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[2]_i_2__1_n_5 ),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[2]_i_2__1 
       (.I0(\ap_CS_fsm[2]_i_3__1_n_5 ),
        .I1(\ap_CS_fsm[2]_i_4__1_n_5 ),
        .I2(start_once_reg_reg_0),
        .I3(\ap_CS_fsm[2]_i_6__1_n_5 ),
        .I4(start_once_reg_reg_1),
        .I5(\ap_CS_fsm[2]_i_8_n_5 ),
        .O(\ap_CS_fsm[2]_i_2__1_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[2]_i_3__1 
       (.I0(y_fu_56_reg[6]),
        .I1(\ap_CS_fsm[2]_i_2__1_0 [3]),
        .I2(\ap_CS_fsm[2]_i_2__1_0 [5]),
        .I3(y_fu_56_reg[8]),
        .I4(\ap_CS_fsm[2]_i_2__1_0 [4]),
        .I5(y_fu_56_reg[7]),
        .O(\ap_CS_fsm[2]_i_3__1_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[2]_i_4__1 
       (.I0(y_fu_56_reg[9]),
        .I1(\ap_CS_fsm[2]_i_2__1_0 [6]),
        .I2(\ap_CS_fsm[2]_i_2__1_0 [7]),
        .I3(y_fu_56_reg[10]),
        .I4(\ap_CS_fsm[2]_i_2__1_0 [8]),
        .I5(y_fu_56_reg[11]),
        .O(\ap_CS_fsm[2]_i_4__1_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[2]_i_6__1 
       (.I0(y_fu_56_reg[3]),
        .I1(\ap_CS_fsm[2]_i_2__1_0 [0]),
        .I2(\ap_CS_fsm[2]_i_2__1_0 [1]),
        .I3(y_fu_56_reg[4]),
        .I4(\ap_CS_fsm[2]_i_2__1_0 [2]),
        .I5(y_fu_56_reg[5]),
        .O(\ap_CS_fsm[2]_i_6__1_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[2]_i_8 
       (.I0(y_fu_56_reg[12]),
        .I1(\ap_CS_fsm[2]_i_2__1_0 [9]),
        .I2(\ap_CS_fsm[2]_i_2__1_0 [11]),
        .I3(y_fu_56_reg[14]),
        .I4(\ap_CS_fsm[2]_i_2__1_0 [10]),
        .I5(y_fu_56_reg[13]),
        .O(\ap_CS_fsm[2]_i_8_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg[0]_0 ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \conv2_i_i_lcssa687_fu_76_reg[0] 
       (.C(ap_clk),
        .CE(conv2_i_i_lcssa687_fu_760),
        .D(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_phi_ln1132_out[0]),
        .Q(conv2_i_i_lcssa687_fu_76[0]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \conv2_i_i_lcssa687_fu_76_reg[1] 
       (.C(ap_clk),
        .CE(conv2_i_i_lcssa687_fu_760),
        .D(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_phi_ln1132_out[1]),
        .Q(conv2_i_i_lcssa687_fu_76[1]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \conv2_i_i_lcssa687_fu_76_reg[2] 
       (.C(ap_clk),
        .CE(conv2_i_i_lcssa687_fu_760),
        .D(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_phi_ln1132_out[2]),
        .Q(conv2_i_i_lcssa687_fu_76[2]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \conv2_i_i_lcssa687_fu_76_reg[3] 
       (.C(ap_clk),
        .CE(conv2_i_i_lcssa687_fu_760),
        .D(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_phi_ln1132_out[3]),
        .Q(conv2_i_i_lcssa687_fu_76[3]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \conv2_i_i_lcssa687_fu_76_reg[4] 
       (.C(ap_clk),
        .CE(conv2_i_i_lcssa687_fu_760),
        .D(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_phi_ln1132_out[4]),
        .Q(conv2_i_i_lcssa687_fu_76[4]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \conv2_i_i_lcssa687_fu_76_reg[5] 
       (.C(ap_clk),
        .CE(conv2_i_i_lcssa687_fu_760),
        .D(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_phi_ln1132_out[5]),
        .Q(conv2_i_i_lcssa687_fu_76[5]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \conv2_i_i_lcssa687_fu_76_reg[6] 
       (.C(ap_clk),
        .CE(conv2_i_i_lcssa687_fu_760),
        .D(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_phi_ln1132_out[6]),
        .Q(conv2_i_i_lcssa687_fu_76[6]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE \conv2_i_i_lcssa687_load_reg_289_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(conv2_i_i_lcssa687_fu_76[0]),
        .Q(conv2_i_i_lcssa687_load_reg_289[0]),
        .R(1'b0));
  FDRE \conv2_i_i_lcssa687_load_reg_289_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(conv2_i_i_lcssa687_fu_76[1]),
        .Q(conv2_i_i_lcssa687_load_reg_289[1]),
        .R(1'b0));
  FDRE \conv2_i_i_lcssa687_load_reg_289_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(conv2_i_i_lcssa687_fu_76[2]),
        .Q(conv2_i_i_lcssa687_load_reg_289[2]),
        .R(1'b0));
  FDRE \conv2_i_i_lcssa687_load_reg_289_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(conv2_i_i_lcssa687_fu_76[3]),
        .Q(conv2_i_i_lcssa687_load_reg_289[3]),
        .R(1'b0));
  FDRE \conv2_i_i_lcssa687_load_reg_289_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(conv2_i_i_lcssa687_fu_76[4]),
        .Q(conv2_i_i_lcssa687_load_reg_289[4]),
        .R(1'b0));
  FDRE \conv2_i_i_lcssa687_load_reg_289_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(conv2_i_i_lcssa687_fu_76[5]),
        .Q(conv2_i_i_lcssa687_load_reg_289[5]),
        .R(1'b0));
  FDRE \conv2_i_i_lcssa687_load_reg_289_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(conv2_i_i_lcssa687_fu_76[6]),
        .Q(conv2_i_i_lcssa687_load_reg_289[6]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAA2A)) 
    empty_n_i_2__0
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(start_for_ZipperRemoval_U0_full_n),
        .I2(Debayer_U0_ap_start),
        .I3(empty_n_reg),
        .O(full_n));
  design_1_v_demosaic_0_0_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2 grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104
       (.D({ap_NS_fsm[3],ap_NS_fsm[1]}),
        .E(p_0_0_0483_1_lcssa679_fu_600),
        .Q(zext_ln1148_1_fu_521_p1),
        .SR(\loopWidth_reg_281[16]_i_1_n_5 ),
        .add_ln1147_1_fu_494_p2__1_carry__0_0(p_0_0_0482_1_lcssa681_fu_64),
        .add_ln1148_1_fu_539_p2__1_carry__0_0(p_0_0_0481_1_lcssa683_fu_68),
        .add_ln1149_1_fu_584_p2__1_carry__0_0(p_0_0_0480_1_lcssa685_fu_72),
        .\ap_CS_fsm_reg[2] (grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_n_55),
        .\ap_CS_fsm_reg[3] (conv2_i_i_lcssa687_fu_760),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter1_reg_1(E),
        .ap_loop_exit_ready_pp0_iter2_reg_reg_0(p_0_0_0478653_lcssa666691_fu_840),
        .ap_loop_init_int_reg(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_phi_ln1132_out),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\conv2_i_i_lcssa687_fu_76_reg[0] ({ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .\conv3_i_i188669_reg_767_reg[9]_0 (\conv3_i_i188669_reg_767_reg[9] ),
        .grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .\icmp_ln1101_reg_721_reg[0]_0 (loopWidth_reg_281),
        .icmp_ln1107_fu_229_p2_carry_0(icmp_ln1107_fu_229_p2_carry),
        .icmp_ln1144_2_fu_441_p2_carry_0(p_0_0_0483_1_lcssa679_fu_60),
        .imgRgb_empty_n(imgRgb_empty_n),
        .imgUnzip_full_n(imgUnzip_full_n),
        .\p_0_0_0480_1667_fu_126_reg[0]_0 (\p_0_0_0480_1667_fu_126_reg[0] ),
        .\p_0_0_0480_1667_fu_126_reg[9]_0 (p_0_0_0477655_lcssa668693_load_reg_304),
        .\p_0_0_0480_1667_load_reg_749_reg[9]_0 (zext_ln1149_1_fu_566_p1),
        .\p_0_0_0481_1665_fu_122_reg[9]_0 (p_0_0_0478653_lcssa666691_load_reg_299),
        .\p_0_0_0482_1663_fu_118_reg[9]_0 (\p_0_0_0482_1663_fu_118_reg[9] ),
        .\p_0_0_0482_1663_fu_118_reg[9]_1 (D),
        .\p_0_0_0482_1663_fu_118_reg[9]_2 (p_0_0_0479657_lcssa664689_load_reg_294),
        .\p_0_0_0482_1663_load_reg_733_reg[9]_0 (zext_ln1147_1_fu_476_p1),
        .\p_0_0_0483_1662_fu_114_reg[6]_0 (grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_p_0_0_0483_1658_out_o),
        .\p_0_0_0483_1662_fu_114_reg[6]_1 (conv2_i_i_lcssa687_load_reg_289),
        .p_9_in(p_9_in),
        .push(push),
        .push_0(push_0));
  FDRE #(
    .INIT(1'b0)) 
    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_n_55),
        .Q(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hA800)) 
    \loopWidth_reg_281[16]_i_1 
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(start_once_reg),
        .I2(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I3(ZipperRemoval_U0_ap_start),
        .O(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE \loopWidth_reg_281_reg[0] 
       (.C(ap_clk),
        .CE(\loopWidth_reg_281[16]_i_1_n_5 ),
        .D(\loopWidth_reg_281_reg[16]_0 [0]),
        .Q(loopWidth_reg_281[0]),
        .R(1'b0));
  FDRE \loopWidth_reg_281_reg[10] 
       (.C(ap_clk),
        .CE(\loopWidth_reg_281[16]_i_1_n_5 ),
        .D(\loopWidth_reg_281_reg[16]_0 [10]),
        .Q(loopWidth_reg_281[10]),
        .R(1'b0));
  FDRE \loopWidth_reg_281_reg[11] 
       (.C(ap_clk),
        .CE(\loopWidth_reg_281[16]_i_1_n_5 ),
        .D(\loopWidth_reg_281_reg[16]_0 [11]),
        .Q(loopWidth_reg_281[11]),
        .R(1'b0));
  FDRE \loopWidth_reg_281_reg[12] 
       (.C(ap_clk),
        .CE(\loopWidth_reg_281[16]_i_1_n_5 ),
        .D(\loopWidth_reg_281_reg[16]_0 [12]),
        .Q(loopWidth_reg_281[12]),
        .R(1'b0));
  FDRE \loopWidth_reg_281_reg[13] 
       (.C(ap_clk),
        .CE(\loopWidth_reg_281[16]_i_1_n_5 ),
        .D(\loopWidth_reg_281_reg[16]_0 [13]),
        .Q(loopWidth_reg_281[13]),
        .R(1'b0));
  FDRE \loopWidth_reg_281_reg[14] 
       (.C(ap_clk),
        .CE(\loopWidth_reg_281[16]_i_1_n_5 ),
        .D(\loopWidth_reg_281_reg[16]_0 [14]),
        .Q(loopWidth_reg_281[14]),
        .R(1'b0));
  FDRE \loopWidth_reg_281_reg[15] 
       (.C(ap_clk),
        .CE(\loopWidth_reg_281[16]_i_1_n_5 ),
        .D(\loopWidth_reg_281_reg[16]_0 [15]),
        .Q(loopWidth_reg_281[15]),
        .R(1'b0));
  FDRE \loopWidth_reg_281_reg[16] 
       (.C(ap_clk),
        .CE(\loopWidth_reg_281[16]_i_1_n_5 ),
        .D(\loopWidth_reg_281_reg[16]_0 [16]),
        .Q(loopWidth_reg_281[16]),
        .R(1'b0));
  FDRE \loopWidth_reg_281_reg[1] 
       (.C(ap_clk),
        .CE(\loopWidth_reg_281[16]_i_1_n_5 ),
        .D(\loopWidth_reg_281_reg[16]_0 [1]),
        .Q(loopWidth_reg_281[1]),
        .R(1'b0));
  FDRE \loopWidth_reg_281_reg[2] 
       (.C(ap_clk),
        .CE(\loopWidth_reg_281[16]_i_1_n_5 ),
        .D(\loopWidth_reg_281_reg[16]_0 [2]),
        .Q(loopWidth_reg_281[2]),
        .R(1'b0));
  FDRE \loopWidth_reg_281_reg[3] 
       (.C(ap_clk),
        .CE(\loopWidth_reg_281[16]_i_1_n_5 ),
        .D(\loopWidth_reg_281_reg[16]_0 [3]),
        .Q(loopWidth_reg_281[3]),
        .R(1'b0));
  FDRE \loopWidth_reg_281_reg[4] 
       (.C(ap_clk),
        .CE(\loopWidth_reg_281[16]_i_1_n_5 ),
        .D(\loopWidth_reg_281_reg[16]_0 [4]),
        .Q(loopWidth_reg_281[4]),
        .R(1'b0));
  FDRE \loopWidth_reg_281_reg[5] 
       (.C(ap_clk),
        .CE(\loopWidth_reg_281[16]_i_1_n_5 ),
        .D(\loopWidth_reg_281_reg[16]_0 [5]),
        .Q(loopWidth_reg_281[5]),
        .R(1'b0));
  FDRE \loopWidth_reg_281_reg[6] 
       (.C(ap_clk),
        .CE(\loopWidth_reg_281[16]_i_1_n_5 ),
        .D(\loopWidth_reg_281_reg[16]_0 [6]),
        .Q(loopWidth_reg_281[6]),
        .R(1'b0));
  FDRE \loopWidth_reg_281_reg[7] 
       (.C(ap_clk),
        .CE(\loopWidth_reg_281[16]_i_1_n_5 ),
        .D(\loopWidth_reg_281_reg[16]_0 [7]),
        .Q(loopWidth_reg_281[7]),
        .R(1'b0));
  FDRE \loopWidth_reg_281_reg[8] 
       (.C(ap_clk),
        .CE(\loopWidth_reg_281[16]_i_1_n_5 ),
        .D(\loopWidth_reg_281_reg[16]_0 [8]),
        .Q(loopWidth_reg_281[8]),
        .R(1'b0));
  FDRE \loopWidth_reg_281_reg[9] 
       (.C(ap_clk),
        .CE(\loopWidth_reg_281[16]_i_1_n_5 ),
        .D(\loopWidth_reg_281_reg[16]_0 [9]),
        .Q(loopWidth_reg_281[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \mOutPtr[1]_i_3__2 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[2]_i_2__1_n_5 ),
        .I2(ZipperRemoval_U0_ap_start),
        .O(\ap_CS_fsm_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0477655_lcssa668693_fu_88_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1149_1_fu_566_p1[1]),
        .Q(p_0_0_0477655_lcssa668693_fu_88[0]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0477655_lcssa668693_fu_88_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1149_1_fu_566_p1[2]),
        .Q(p_0_0_0477655_lcssa668693_fu_88[1]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0477655_lcssa668693_fu_88_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1149_1_fu_566_p1[3]),
        .Q(p_0_0_0477655_lcssa668693_fu_88[2]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0477655_lcssa668693_fu_88_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1149_1_fu_566_p1[4]),
        .Q(p_0_0_0477655_lcssa668693_fu_88[3]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0477655_lcssa668693_fu_88_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1149_1_fu_566_p1[5]),
        .Q(p_0_0_0477655_lcssa668693_fu_88[4]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0477655_lcssa668693_fu_88_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1149_1_fu_566_p1[6]),
        .Q(p_0_0_0477655_lcssa668693_fu_88[5]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0477655_lcssa668693_fu_88_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1149_1_fu_566_p1[7]),
        .Q(p_0_0_0477655_lcssa668693_fu_88[6]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0477655_lcssa668693_fu_88_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1149_1_fu_566_p1[8]),
        .Q(p_0_0_0477655_lcssa668693_fu_88[7]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0477655_lcssa668693_fu_88_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1149_1_fu_566_p1[9]),
        .Q(p_0_0_0477655_lcssa668693_fu_88[8]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0477655_lcssa668693_fu_88_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1149_1_fu_566_p1[10]),
        .Q(p_0_0_0477655_lcssa668693_fu_88[9]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE \p_0_0_0477655_lcssa668693_load_reg_304_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0477655_lcssa668693_fu_88[0]),
        .Q(p_0_0_0477655_lcssa668693_load_reg_304[0]),
        .R(1'b0));
  FDRE \p_0_0_0477655_lcssa668693_load_reg_304_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0477655_lcssa668693_fu_88[1]),
        .Q(p_0_0_0477655_lcssa668693_load_reg_304[1]),
        .R(1'b0));
  FDRE \p_0_0_0477655_lcssa668693_load_reg_304_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0477655_lcssa668693_fu_88[2]),
        .Q(p_0_0_0477655_lcssa668693_load_reg_304[2]),
        .R(1'b0));
  FDRE \p_0_0_0477655_lcssa668693_load_reg_304_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0477655_lcssa668693_fu_88[3]),
        .Q(p_0_0_0477655_lcssa668693_load_reg_304[3]),
        .R(1'b0));
  FDRE \p_0_0_0477655_lcssa668693_load_reg_304_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0477655_lcssa668693_fu_88[4]),
        .Q(p_0_0_0477655_lcssa668693_load_reg_304[4]),
        .R(1'b0));
  FDRE \p_0_0_0477655_lcssa668693_load_reg_304_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0477655_lcssa668693_fu_88[5]),
        .Q(p_0_0_0477655_lcssa668693_load_reg_304[5]),
        .R(1'b0));
  FDRE \p_0_0_0477655_lcssa668693_load_reg_304_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0477655_lcssa668693_fu_88[6]),
        .Q(p_0_0_0477655_lcssa668693_load_reg_304[6]),
        .R(1'b0));
  FDRE \p_0_0_0477655_lcssa668693_load_reg_304_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0477655_lcssa668693_fu_88[7]),
        .Q(p_0_0_0477655_lcssa668693_load_reg_304[7]),
        .R(1'b0));
  FDRE \p_0_0_0477655_lcssa668693_load_reg_304_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0477655_lcssa668693_fu_88[8]),
        .Q(p_0_0_0477655_lcssa668693_load_reg_304[8]),
        .R(1'b0));
  FDRE \p_0_0_0477655_lcssa668693_load_reg_304_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0477655_lcssa668693_fu_88[9]),
        .Q(p_0_0_0477655_lcssa668693_load_reg_304[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0478653_lcssa666691_fu_84_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1148_1_fu_521_p1[1]),
        .Q(p_0_0_0478653_lcssa666691_fu_84[0]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0478653_lcssa666691_fu_84_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1148_1_fu_521_p1[2]),
        .Q(p_0_0_0478653_lcssa666691_fu_84[1]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0478653_lcssa666691_fu_84_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1148_1_fu_521_p1[3]),
        .Q(p_0_0_0478653_lcssa666691_fu_84[2]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0478653_lcssa666691_fu_84_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1148_1_fu_521_p1[4]),
        .Q(p_0_0_0478653_lcssa666691_fu_84[3]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0478653_lcssa666691_fu_84_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1148_1_fu_521_p1[5]),
        .Q(p_0_0_0478653_lcssa666691_fu_84[4]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0478653_lcssa666691_fu_84_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1148_1_fu_521_p1[6]),
        .Q(p_0_0_0478653_lcssa666691_fu_84[5]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0478653_lcssa666691_fu_84_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1148_1_fu_521_p1[7]),
        .Q(p_0_0_0478653_lcssa666691_fu_84[6]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0478653_lcssa666691_fu_84_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1148_1_fu_521_p1[8]),
        .Q(p_0_0_0478653_lcssa666691_fu_84[7]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0478653_lcssa666691_fu_84_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1148_1_fu_521_p1[9]),
        .Q(p_0_0_0478653_lcssa666691_fu_84[8]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0478653_lcssa666691_fu_84_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1148_1_fu_521_p1[10]),
        .Q(p_0_0_0478653_lcssa666691_fu_84[9]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE \p_0_0_0478653_lcssa666691_load_reg_299_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0478653_lcssa666691_fu_84[0]),
        .Q(p_0_0_0478653_lcssa666691_load_reg_299[0]),
        .R(1'b0));
  FDRE \p_0_0_0478653_lcssa666691_load_reg_299_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0478653_lcssa666691_fu_84[1]),
        .Q(p_0_0_0478653_lcssa666691_load_reg_299[1]),
        .R(1'b0));
  FDRE \p_0_0_0478653_lcssa666691_load_reg_299_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0478653_lcssa666691_fu_84[2]),
        .Q(p_0_0_0478653_lcssa666691_load_reg_299[2]),
        .R(1'b0));
  FDRE \p_0_0_0478653_lcssa666691_load_reg_299_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0478653_lcssa666691_fu_84[3]),
        .Q(p_0_0_0478653_lcssa666691_load_reg_299[3]),
        .R(1'b0));
  FDRE \p_0_0_0478653_lcssa666691_load_reg_299_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0478653_lcssa666691_fu_84[4]),
        .Q(p_0_0_0478653_lcssa666691_load_reg_299[4]),
        .R(1'b0));
  FDRE \p_0_0_0478653_lcssa666691_load_reg_299_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0478653_lcssa666691_fu_84[5]),
        .Q(p_0_0_0478653_lcssa666691_load_reg_299[5]),
        .R(1'b0));
  FDRE \p_0_0_0478653_lcssa666691_load_reg_299_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0478653_lcssa666691_fu_84[6]),
        .Q(p_0_0_0478653_lcssa666691_load_reg_299[6]),
        .R(1'b0));
  FDRE \p_0_0_0478653_lcssa666691_load_reg_299_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0478653_lcssa666691_fu_84[7]),
        .Q(p_0_0_0478653_lcssa666691_load_reg_299[7]),
        .R(1'b0));
  FDRE \p_0_0_0478653_lcssa666691_load_reg_299_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0478653_lcssa666691_fu_84[8]),
        .Q(p_0_0_0478653_lcssa666691_load_reg_299[8]),
        .R(1'b0));
  FDRE \p_0_0_0478653_lcssa666691_load_reg_299_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0478653_lcssa666691_fu_84[9]),
        .Q(p_0_0_0478653_lcssa666691_load_reg_299[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0479657_lcssa664689_fu_80_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1147_1_fu_476_p1[1]),
        .Q(p_0_0_0479657_lcssa664689_fu_80[0]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0479657_lcssa664689_fu_80_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1147_1_fu_476_p1[2]),
        .Q(p_0_0_0479657_lcssa664689_fu_80[1]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0479657_lcssa664689_fu_80_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1147_1_fu_476_p1[3]),
        .Q(p_0_0_0479657_lcssa664689_fu_80[2]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0479657_lcssa664689_fu_80_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1147_1_fu_476_p1[4]),
        .Q(p_0_0_0479657_lcssa664689_fu_80[3]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0479657_lcssa664689_fu_80_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1147_1_fu_476_p1[5]),
        .Q(p_0_0_0479657_lcssa664689_fu_80[4]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0479657_lcssa664689_fu_80_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1147_1_fu_476_p1[6]),
        .Q(p_0_0_0479657_lcssa664689_fu_80[5]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0479657_lcssa664689_fu_80_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1147_1_fu_476_p1[7]),
        .Q(p_0_0_0479657_lcssa664689_fu_80[6]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0479657_lcssa664689_fu_80_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1147_1_fu_476_p1[8]),
        .Q(p_0_0_0479657_lcssa664689_fu_80[7]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0479657_lcssa664689_fu_80_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1147_1_fu_476_p1[9]),
        .Q(p_0_0_0479657_lcssa664689_fu_80[8]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0479657_lcssa664689_fu_80_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1147_1_fu_476_p1[10]),
        .Q(p_0_0_0479657_lcssa664689_fu_80[9]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE \p_0_0_0479657_lcssa664689_load_reg_294_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0479657_lcssa664689_fu_80[0]),
        .Q(p_0_0_0479657_lcssa664689_load_reg_294[0]),
        .R(1'b0));
  FDRE \p_0_0_0479657_lcssa664689_load_reg_294_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0479657_lcssa664689_fu_80[1]),
        .Q(p_0_0_0479657_lcssa664689_load_reg_294[1]),
        .R(1'b0));
  FDRE \p_0_0_0479657_lcssa664689_load_reg_294_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0479657_lcssa664689_fu_80[2]),
        .Q(p_0_0_0479657_lcssa664689_load_reg_294[2]),
        .R(1'b0));
  FDRE \p_0_0_0479657_lcssa664689_load_reg_294_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0479657_lcssa664689_fu_80[3]),
        .Q(p_0_0_0479657_lcssa664689_load_reg_294[3]),
        .R(1'b0));
  FDRE \p_0_0_0479657_lcssa664689_load_reg_294_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0479657_lcssa664689_fu_80[4]),
        .Q(p_0_0_0479657_lcssa664689_load_reg_294[4]),
        .R(1'b0));
  FDRE \p_0_0_0479657_lcssa664689_load_reg_294_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0479657_lcssa664689_fu_80[5]),
        .Q(p_0_0_0479657_lcssa664689_load_reg_294[5]),
        .R(1'b0));
  FDRE \p_0_0_0479657_lcssa664689_load_reg_294_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0479657_lcssa664689_fu_80[6]),
        .Q(p_0_0_0479657_lcssa664689_load_reg_294[6]),
        .R(1'b0));
  FDRE \p_0_0_0479657_lcssa664689_load_reg_294_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0479657_lcssa664689_fu_80[7]),
        .Q(p_0_0_0479657_lcssa664689_load_reg_294[7]),
        .R(1'b0));
  FDRE \p_0_0_0479657_lcssa664689_load_reg_294_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0479657_lcssa664689_fu_80[8]),
        .Q(p_0_0_0479657_lcssa664689_load_reg_294[8]),
        .R(1'b0));
  FDRE \p_0_0_0479657_lcssa664689_load_reg_294_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0479657_lcssa664689_fu_80[9]),
        .Q(p_0_0_0479657_lcssa664689_load_reg_294[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1_lcssa685_fu_72_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1149_1_fu_566_p1[1]),
        .Q(p_0_0_0480_1_lcssa685_fu_72[0]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1_lcssa685_fu_72_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1149_1_fu_566_p1[2]),
        .Q(p_0_0_0480_1_lcssa685_fu_72[1]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1_lcssa685_fu_72_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1149_1_fu_566_p1[3]),
        .Q(p_0_0_0480_1_lcssa685_fu_72[2]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1_lcssa685_fu_72_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1149_1_fu_566_p1[4]),
        .Q(p_0_0_0480_1_lcssa685_fu_72[3]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1_lcssa685_fu_72_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1149_1_fu_566_p1[5]),
        .Q(p_0_0_0480_1_lcssa685_fu_72[4]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1_lcssa685_fu_72_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1149_1_fu_566_p1[6]),
        .Q(p_0_0_0480_1_lcssa685_fu_72[5]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1_lcssa685_fu_72_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1149_1_fu_566_p1[7]),
        .Q(p_0_0_0480_1_lcssa685_fu_72[6]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1_lcssa685_fu_72_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1149_1_fu_566_p1[8]),
        .Q(p_0_0_0480_1_lcssa685_fu_72[7]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1_lcssa685_fu_72_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1149_1_fu_566_p1[9]),
        .Q(p_0_0_0480_1_lcssa685_fu_72[8]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1_lcssa685_fu_72_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1149_1_fu_566_p1[10]),
        .Q(p_0_0_0480_1_lcssa685_fu_72[9]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1_lcssa683_fu_68_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1148_1_fu_521_p1[1]),
        .Q(p_0_0_0481_1_lcssa683_fu_68[0]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1_lcssa683_fu_68_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1148_1_fu_521_p1[2]),
        .Q(p_0_0_0481_1_lcssa683_fu_68[1]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1_lcssa683_fu_68_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1148_1_fu_521_p1[3]),
        .Q(p_0_0_0481_1_lcssa683_fu_68[2]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1_lcssa683_fu_68_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1148_1_fu_521_p1[4]),
        .Q(p_0_0_0481_1_lcssa683_fu_68[3]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1_lcssa683_fu_68_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1148_1_fu_521_p1[5]),
        .Q(p_0_0_0481_1_lcssa683_fu_68[4]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1_lcssa683_fu_68_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1148_1_fu_521_p1[6]),
        .Q(p_0_0_0481_1_lcssa683_fu_68[5]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1_lcssa683_fu_68_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1148_1_fu_521_p1[7]),
        .Q(p_0_0_0481_1_lcssa683_fu_68[6]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1_lcssa683_fu_68_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1148_1_fu_521_p1[8]),
        .Q(p_0_0_0481_1_lcssa683_fu_68[7]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1_lcssa683_fu_68_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1148_1_fu_521_p1[9]),
        .Q(p_0_0_0481_1_lcssa683_fu_68[8]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1_lcssa683_fu_68_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1148_1_fu_521_p1[10]),
        .Q(p_0_0_0481_1_lcssa683_fu_68[9]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1_lcssa681_fu_64_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1147_1_fu_476_p1[1]),
        .Q(p_0_0_0482_1_lcssa681_fu_64[0]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1_lcssa681_fu_64_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1147_1_fu_476_p1[2]),
        .Q(p_0_0_0482_1_lcssa681_fu_64[1]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1_lcssa681_fu_64_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1147_1_fu_476_p1[3]),
        .Q(p_0_0_0482_1_lcssa681_fu_64[2]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1_lcssa681_fu_64_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1147_1_fu_476_p1[4]),
        .Q(p_0_0_0482_1_lcssa681_fu_64[3]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1_lcssa681_fu_64_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1147_1_fu_476_p1[5]),
        .Q(p_0_0_0482_1_lcssa681_fu_64[4]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1_lcssa681_fu_64_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1147_1_fu_476_p1[6]),
        .Q(p_0_0_0482_1_lcssa681_fu_64[5]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1_lcssa681_fu_64_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1147_1_fu_476_p1[7]),
        .Q(p_0_0_0482_1_lcssa681_fu_64[6]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1_lcssa681_fu_64_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1147_1_fu_476_p1[8]),
        .Q(p_0_0_0482_1_lcssa681_fu_64[7]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1_lcssa681_fu_64_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1147_1_fu_476_p1[9]),
        .Q(p_0_0_0482_1_lcssa681_fu_64[8]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1_lcssa681_fu_64_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1147_1_fu_476_p1[10]),
        .Q(p_0_0_0482_1_lcssa681_fu_64[9]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0483_1_lcssa679_fu_60_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_p_0_0_0483_1658_out_o[0]),
        .Q(p_0_0_0483_1_lcssa679_fu_60[0]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0483_1_lcssa679_fu_60_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_p_0_0_0483_1658_out_o[1]),
        .Q(p_0_0_0483_1_lcssa679_fu_60[1]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0483_1_lcssa679_fu_60_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_p_0_0_0483_1658_out_o[2]),
        .Q(p_0_0_0483_1_lcssa679_fu_60[2]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0483_1_lcssa679_fu_60_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_p_0_0_0483_1658_out_o[3]),
        .Q(p_0_0_0483_1_lcssa679_fu_60[3]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0483_1_lcssa679_fu_60_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_p_0_0_0483_1658_out_o[4]),
        .Q(p_0_0_0483_1_lcssa679_fu_60[4]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0483_1_lcssa679_fu_60_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_p_0_0_0483_1658_out_o[5]),
        .Q(p_0_0_0483_1_lcssa679_fu_60[5]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0483_1_lcssa679_fu_60_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_p_0_0_0483_1658_out_o[6]),
        .Q(p_0_0_0483_1_lcssa679_fu_60[6]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT5 #(
    .INIT(32'hDDD0D0D0)) 
    start_once_reg_i_1__2
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[2]_i_2__1_n_5 ),
        .I2(start_once_reg),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(ZipperRemoval_U0_ap_start),
        .O(start_once_reg_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__2_n_5),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 y_2_fu_189_p2_carry
       (.CI(Q[0]),
        .CI_TOP(1'b0),
        .CO({y_2_fu_189_p2_carry_n_5,y_2_fu_189_p2_carry_n_6,y_2_fu_189_p2_carry_n_7,y_2_fu_189_p2_carry_n_8,y_2_fu_189_p2_carry_n_9,y_2_fu_189_p2_carry_n_10,y_2_fu_189_p2_carry_n_11,y_2_fu_189_p2_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(y_2_fu_189_p2[8:1]),
        .S({y_fu_56_reg[8:3],Q[2:1]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 y_2_fu_189_p2_carry__0
       (.CI(y_2_fu_189_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_y_2_fu_189_p2_carry__0_CO_UNCONNECTED[7:6],y_2_fu_189_p2_carry__0_n_7,y_2_fu_189_p2_carry__0_n_8,y_2_fu_189_p2_carry__0_n_9,y_2_fu_189_p2_carry__0_n_10,y_2_fu_189_p2_carry__0_n_11,y_2_fu_189_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_y_2_fu_189_p2_carry__0_O_UNCONNECTED[7],y_2_fu_189_p2[15:9]}),
        .S({1'b0,Q[3],y_fu_56_reg[14:9]}));
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_56[0]_i_1 
       (.I0(Q[0]),
        .O(y_2_fu_189_p2[0]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_56_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_2_fu_189_p2[0]),
        .Q(Q[0]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_56_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_2_fu_189_p2[10]),
        .Q(y_fu_56_reg[10]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_56_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_2_fu_189_p2[11]),
        .Q(y_fu_56_reg[11]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_56_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_2_fu_189_p2[12]),
        .Q(y_fu_56_reg[12]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_56_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_2_fu_189_p2[13]),
        .Q(y_fu_56_reg[13]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_56_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_2_fu_189_p2[14]),
        .Q(y_fu_56_reg[14]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_56_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_2_fu_189_p2[15]),
        .Q(Q[3]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_56_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_2_fu_189_p2[1]),
        .Q(Q[1]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_56_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_2_fu_189_p2[2]),
        .Q(Q[2]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_56_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_2_fu_189_p2[3]),
        .Q(y_fu_56_reg[3]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_56_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_2_fu_189_p2[4]),
        .Q(y_fu_56_reg[4]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_56_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_2_fu_189_p2[5]),
        .Q(y_fu_56_reg[5]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_56_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_2_fu_189_p2[6]),
        .Q(y_fu_56_reg[6]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_56_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_2_fu_189_p2[7]),
        .Q(y_fu_56_reg[7]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_56_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_2_fu_189_p2[8]),
        .Q(y_fu_56_reg[8]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_56_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_2_fu_189_p2[9]),
        .Q(y_fu_56_reg[9]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
endmodule

module design_1_v_demosaic_0_0_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2
   (Q,
    \p_0_0_0480_1667_load_reg_749_reg[9]_0 ,
    \p_0_0_0482_1663_load_reg_733_reg[9]_0 ,
    D,
    push,
    E,
    ap_loop_exit_ready_pp0_iter2_reg_reg_0,
    \ap_CS_fsm_reg[3] ,
    ap_loop_init_int_reg,
    \p_0_0_0483_1662_fu_114_reg[6]_0 ,
    \ap_CS_fsm_reg[2] ,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter1_reg_1,
    p_9_in,
    \conv3_i_i188669_reg_767_reg[9]_0 ,
    ap_clk,
    ap_rst_n_inv,
    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
    ap_rst_n,
    SR,
    \conv2_i_i_lcssa687_fu_76_reg[0] ,
    imgUnzip_full_n,
    imgRgb_empty_n,
    \p_0_0_0480_1667_fu_126_reg[9]_0 ,
    \p_0_0_0482_1663_fu_118_reg[9]_0 ,
    \p_0_0_0480_1667_fu_126_reg[0]_0 ,
    \p_0_0_0482_1663_fu_118_reg[9]_1 ,
    \p_0_0_0481_1665_fu_122_reg[9]_0 ,
    \p_0_0_0482_1663_fu_118_reg[9]_2 ,
    \p_0_0_0483_1662_fu_114_reg[6]_1 ,
    \icmp_ln1101_reg_721_reg[0]_0 ,
    icmp_ln1107_fu_229_p2_carry_0,
    icmp_ln1144_2_fu_441_p2_carry_0,
    add_ln1148_1_fu_539_p2__1_carry__0_0,
    add_ln1149_1_fu_584_p2__1_carry__0_0,
    add_ln1147_1_fu_494_p2__1_carry__0_0,
    push_0);
  output [9:0]Q;
  output [9:0]\p_0_0_0480_1667_load_reg_749_reg[9]_0 ;
  output [9:0]\p_0_0_0482_1663_load_reg_733_reg[9]_0 ;
  output [1:0]D;
  output push;
  output [0:0]E;
  output [0:0]ap_loop_exit_ready_pp0_iter2_reg_reg_0;
  output [0:0]\ap_CS_fsm_reg[3] ;
  output [6:0]ap_loop_init_int_reg;
  output [6:0]\p_0_0_0483_1662_fu_114_reg[6]_0 ;
  output \ap_CS_fsm_reg[2] ;
  output ap_enable_reg_pp0_iter1_reg_0;
  output [0:0]ap_enable_reg_pp0_iter1_reg_1;
  output p_9_in;
  output [29:0]\conv3_i_i188669_reg_767_reg[9]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg;
  input ap_rst_n;
  input [0:0]SR;
  input [1:0]\conv2_i_i_lcssa687_fu_76_reg[0] ;
  input imgUnzip_full_n;
  input imgRgb_empty_n;
  input [9:0]\p_0_0_0480_1667_fu_126_reg[9]_0 ;
  input [29:0]\p_0_0_0482_1663_fu_118_reg[9]_0 ;
  input \p_0_0_0480_1667_fu_126_reg[0]_0 ;
  input [29:0]\p_0_0_0482_1663_fu_118_reg[9]_1 ;
  input [9:0]\p_0_0_0481_1665_fu_122_reg[9]_0 ;
  input [9:0]\p_0_0_0482_1663_fu_118_reg[9]_2 ;
  input [6:0]\p_0_0_0483_1662_fu_114_reg[6]_1 ;
  input [16:0]\icmp_ln1101_reg_721_reg[0]_0 ;
  input [15:0]icmp_ln1107_fu_229_p2_carry_0;
  input [6:0]icmp_ln1144_2_fu_441_p2_carry_0;
  input [9:0]add_ln1148_1_fu_539_p2__1_carry__0_0;
  input [9:0]add_ln1149_1_fu_584_p2__1_carry__0_0;
  input [9:0]add_ln1147_1_fu_494_p2__1_carry__0_0;
  input push_0;

  wire [1:0]D;
  wire [0:0]E;
  wire [9:0]Q;
  wire [0:0]SR;
  wire [11:2]add_ln1147_1_fu_494_p2;
  wire [9:0]add_ln1147_1_fu_494_p2__1_carry__0_0;
  wire add_ln1147_1_fu_494_p2__1_carry__0_i_1_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry__0_i_2_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry__0_i_3_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry__0_i_4_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry__0_i_5_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry__0_n_11;
  wire add_ln1147_1_fu_494_p2__1_carry__0_n_12;
  wire add_ln1147_1_fu_494_p2__1_carry_i_10_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry_i_11_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry_i_12_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry_i_13_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry_i_14_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry_i_1_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry_i_2_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry_i_3_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry_i_4_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry_i_5_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry_i_6_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry_i_7_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry_i_8_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry_i_9_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry_n_10;
  wire add_ln1147_1_fu_494_p2__1_carry_n_11;
  wire add_ln1147_1_fu_494_p2__1_carry_n_12;
  wire add_ln1147_1_fu_494_p2__1_carry_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry_n_6;
  wire add_ln1147_1_fu_494_p2__1_carry_n_7;
  wire add_ln1147_1_fu_494_p2__1_carry_n_8;
  wire add_ln1147_1_fu_494_p2__1_carry_n_9;
  wire [11:2]add_ln1148_1_fu_539_p2;
  wire [9:0]add_ln1148_1_fu_539_p2__1_carry__0_0;
  wire add_ln1148_1_fu_539_p2__1_carry__0_i_1_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry__0_i_2_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry__0_i_3_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry__0_i_4_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry__0_i_5_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry__0_n_11;
  wire add_ln1148_1_fu_539_p2__1_carry__0_n_12;
  wire add_ln1148_1_fu_539_p2__1_carry_i_10_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry_i_11_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry_i_12_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry_i_13_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry_i_14_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry_i_1_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry_i_2_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry_i_3_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry_i_4_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry_i_5_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry_i_6_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry_i_7_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry_i_8_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry_i_9_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry_n_10;
  wire add_ln1148_1_fu_539_p2__1_carry_n_11;
  wire add_ln1148_1_fu_539_p2__1_carry_n_12;
  wire add_ln1148_1_fu_539_p2__1_carry_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry_n_6;
  wire add_ln1148_1_fu_539_p2__1_carry_n_7;
  wire add_ln1148_1_fu_539_p2__1_carry_n_8;
  wire add_ln1148_1_fu_539_p2__1_carry_n_9;
  wire [11:2]add_ln1149_1_fu_584_p2;
  wire [9:0]add_ln1149_1_fu_584_p2__1_carry__0_0;
  wire add_ln1149_1_fu_584_p2__1_carry__0_i_1_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry__0_i_2_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry__0_i_3_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry__0_i_4_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry__0_i_5_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry__0_n_11;
  wire add_ln1149_1_fu_584_p2__1_carry__0_n_12;
  wire add_ln1149_1_fu_584_p2__1_carry_i_10_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry_i_11_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry_i_12_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry_i_13_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry_i_14_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry_i_1_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry_i_2_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry_i_3_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry_i_4_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry_i_5_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry_i_6_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry_i_7_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry_i_8_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry_i_9_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry_n_10;
  wire add_ln1149_1_fu_584_p2__1_carry_n_11;
  wire add_ln1149_1_fu_584_p2__1_carry_n_12;
  wire add_ln1149_1_fu_584_p2__1_carry_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry_n_6;
  wire add_ln1149_1_fu_584_p2__1_carry_n_7;
  wire add_ln1149_1_fu_584_p2__1_carry_n_8;
  wire add_ln1149_1_fu_584_p2__1_carry_n_9;
  wire \ap_CS_fsm_reg[2] ;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_5;
  wire ap_enable_reg_pp0_iter3;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire [0:0]ap_loop_exit_ready_pp0_iter2_reg_reg_0;
  wire [6:0]ap_loop_init_int_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [1:0]\conv2_i_i_lcssa687_fu_76_reg[0] ;
  wire [9:0]conv3_i_i188669_fu_620_p3;
  wire [29:0]\conv3_i_i188669_reg_767_reg[9]_0 ;
  wire [9:0]conv3_i_i671_fu_606_p3;
  wire [9:0]conv3_i_i79670_fu_613_p3;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_52;
  wire flow_control_loop_pipe_sequential_init_U_n_53;
  wire flow_control_loop_pipe_sequential_init_U_n_54;
  wire flow_control_loop_pipe_sequential_init_U_n_55;
  wire flow_control_loop_pipe_sequential_init_U_n_56;
  wire flow_control_loop_pipe_sequential_init_U_n_57;
  wire flow_control_loop_pipe_sequential_init_U_n_58;
  wire flow_control_loop_pipe_sequential_init_U_n_59;
  wire flow_control_loop_pipe_sequential_init_U_n_60;
  wire flow_control_loop_pipe_sequential_init_U_n_61;
  wire flow_control_loop_pipe_sequential_init_U_n_62;
  wire flow_control_loop_pipe_sequential_init_U_n_63;
  wire flow_control_loop_pipe_sequential_init_U_n_64;
  wire flow_control_loop_pipe_sequential_init_U_n_65;
  wire flow_control_loop_pipe_sequential_init_U_n_66;
  wire flow_control_loop_pipe_sequential_init_U_n_67;
  wire flow_control_loop_pipe_sequential_init_U_n_68;
  wire flow_control_loop_pipe_sequential_init_U_n_69;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire flow_control_loop_pipe_sequential_init_U_n_70;
  wire flow_control_loop_pipe_sequential_init_U_n_71;
  wire flow_control_loop_pipe_sequential_init_U_n_72;
  wire flow_control_loop_pipe_sequential_init_U_n_73;
  wire flow_control_loop_pipe_sequential_init_U_n_74;
  wire flow_control_loop_pipe_sequential_init_U_n_75;
  wire flow_control_loop_pipe_sequential_init_U_n_76;
  wire flow_control_loop_pipe_sequential_init_U_n_77;
  wire flow_control_loop_pipe_sequential_init_U_n_78;
  wire flow_control_loop_pipe_sequential_init_U_n_79;
  wire flow_control_loop_pipe_sequential_init_U_n_80;
  wire flow_control_loop_pipe_sequential_init_U_n_81;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_ready;
  wire grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg;
  wire icmp_ln1101_fu_217_p2;
  wire icmp_ln1101_fu_217_p2_carry_n_10;
  wire icmp_ln1101_fu_217_p2_carry_n_11;
  wire icmp_ln1101_fu_217_p2_carry_n_12;
  wire icmp_ln1101_fu_217_p2_carry_n_8;
  wire icmp_ln1101_fu_217_p2_carry_n_9;
  wire icmp_ln1101_reg_721;
  wire icmp_ln1101_reg_721_pp0_iter1_reg;
  wire [16:0]\icmp_ln1101_reg_721_reg[0]_0 ;
  wire icmp_ln1107_fu_229_p2;
  wire [15:0]icmp_ln1107_fu_229_p2_carry_0;
  wire icmp_ln1107_fu_229_p2_carry_n_10;
  wire icmp_ln1107_fu_229_p2_carry_n_11;
  wire icmp_ln1107_fu_229_p2_carry_n_12;
  wire icmp_ln1107_fu_229_p2_carry_n_5;
  wire icmp_ln1107_fu_229_p2_carry_n_6;
  wire icmp_ln1107_fu_229_p2_carry_n_7;
  wire icmp_ln1107_fu_229_p2_carry_n_8;
  wire icmp_ln1107_fu_229_p2_carry_n_9;
  wire icmp_ln1107_reg_725;
  wire icmp_ln1144_1_fu_423_p2;
  wire icmp_ln1144_1_fu_423_p2_carry_i_1_n_5;
  wire icmp_ln1144_1_fu_423_p2_carry_i_2_n_5;
  wire icmp_ln1144_1_fu_423_p2_carry_i_3_n_5;
  wire icmp_ln1144_1_fu_423_p2_carry_i_4_n_5;
  wire icmp_ln1144_1_fu_423_p2_carry_i_5_n_5;
  wire icmp_ln1144_1_fu_423_p2_carry_i_6_n_5;
  wire icmp_ln1144_1_fu_423_p2_carry_i_7_n_5;
  wire icmp_ln1144_1_fu_423_p2_carry_i_8_n_5;
  wire icmp_ln1144_1_fu_423_p2_carry_n_10;
  wire icmp_ln1144_1_fu_423_p2_carry_n_11;
  wire icmp_ln1144_1_fu_423_p2_carry_n_12;
  wire icmp_ln1144_2_fu_441_p2;
  wire [6:0]icmp_ln1144_2_fu_441_p2_carry_0;
  wire icmp_ln1144_2_fu_441_p2_carry_i_1_n_5;
  wire icmp_ln1144_2_fu_441_p2_carry_i_2_n_5;
  wire icmp_ln1144_2_fu_441_p2_carry_i_3_n_5;
  wire icmp_ln1144_2_fu_441_p2_carry_i_4_n_5;
  wire icmp_ln1144_2_fu_441_p2_carry_i_5_n_5;
  wire icmp_ln1144_2_fu_441_p2_carry_i_6_n_5;
  wire icmp_ln1144_2_fu_441_p2_carry_i_7_n_5;
  wire icmp_ln1144_2_fu_441_p2_carry_i_8_n_5;
  wire icmp_ln1144_2_fu_441_p2_carry_n_10;
  wire icmp_ln1144_2_fu_441_p2_carry_n_11;
  wire icmp_ln1144_2_fu_441_p2_carry_n_12;
  wire icmp_ln1159_reg_729_pp0_iter1_reg;
  wire icmp_ln1159_reg_729_pp0_iter2_reg;
  wire \icmp_ln1159_reg_729_reg_n_5_[0] ;
  wire imgRgb_empty_n;
  wire imgUnzip_full_n;
  wire lum_fu_401_p2__2_carry__0_i_1_n_5;
  wire lum_fu_401_p2__2_carry_i_10_n_5;
  wire lum_fu_401_p2__2_carry_i_11_n_5;
  wire lum_fu_401_p2__2_carry_i_12_n_5;
  wire lum_fu_401_p2__2_carry_i_13_n_5;
  wire lum_fu_401_p2__2_carry_i_14_n_5;
  wire lum_fu_401_p2__2_carry_i_15_n_5;
  wire lum_fu_401_p2__2_carry_i_16_n_5;
  wire lum_fu_401_p2__2_carry_i_17_n_5;
  wire lum_fu_401_p2__2_carry_i_18_n_5;
  wire lum_fu_401_p2__2_carry_i_19_n_5;
  wire lum_fu_401_p2__2_carry_i_1_n_5;
  wire lum_fu_401_p2__2_carry_i_20_n_5;
  wire lum_fu_401_p2__2_carry_i_2_n_5;
  wire lum_fu_401_p2__2_carry_i_3_n_5;
  wire lum_fu_401_p2__2_carry_i_4_n_5;
  wire lum_fu_401_p2__2_carry_i_5_n_5;
  wire lum_fu_401_p2__2_carry_i_6_n_5;
  wire lum_fu_401_p2__2_carry_i_7_n_5;
  wire lum_fu_401_p2__2_carry_i_8_n_5;
  wire lum_fu_401_p2__2_carry_i_9_n_5;
  wire lum_fu_401_p2__2_carry_n_10;
  wire lum_fu_401_p2__2_carry_n_11;
  wire lum_fu_401_p2__2_carry_n_12;
  wire lum_fu_401_p2__2_carry_n_5;
  wire lum_fu_401_p2__2_carry_n_6;
  wire lum_fu_401_p2__2_carry_n_7;
  wire lum_fu_401_p2__2_carry_n_8;
  wire lum_fu_401_p2__2_carry_n_9;
  wire p_0_0_0480_1667_fu_126;
  wire \p_0_0_0480_1667_fu_126_reg[0]_0 ;
  wire [9:0]\p_0_0_0480_1667_fu_126_reg[9]_0 ;
  wire \p_0_0_0480_1667_fu_126_reg_n_5_[0] ;
  wire \p_0_0_0480_1667_fu_126_reg_n_5_[1] ;
  wire \p_0_0_0480_1667_fu_126_reg_n_5_[2] ;
  wire p_0_0_0480_1667_load_reg_7490;
  wire [9:0]\p_0_0_0480_1667_load_reg_749_reg[9]_0 ;
  wire [9:0]\p_0_0_0481_1665_fu_122_reg[9]_0 ;
  wire \p_0_0_0481_1665_fu_122_reg_n_5_[0] ;
  wire [29:0]\p_0_0_0482_1663_fu_118_reg[9]_0 ;
  wire [29:0]\p_0_0_0482_1663_fu_118_reg[9]_1 ;
  wire [9:0]\p_0_0_0482_1663_fu_118_reg[9]_2 ;
  wire \p_0_0_0482_1663_fu_118_reg_n_5_[0] ;
  wire \p_0_0_0482_1663_fu_118_reg_n_5_[1] ;
  wire [9:0]\p_0_0_0482_1663_load_reg_733_reg[9]_0 ;
  wire p_0_0_0483_1662_fu_114;
  wire [6:0]\p_0_0_0483_1662_fu_114_reg[6]_0 ;
  wire [6:0]\p_0_0_0483_1662_fu_114_reg[6]_1 ;
  wire [9:0]p_0_in;
  wire p_9_in;
  wire push;
  wire push_0;
  wire [6:0]trunc_ln1_fu_407_p4;
  wire [16:0]x_2_fu_223_p2;
  wire x_fu_110;
  wire \x_fu_110_reg_n_5_[0] ;
  wire \x_fu_110_reg_n_5_[10] ;
  wire \x_fu_110_reg_n_5_[11] ;
  wire \x_fu_110_reg_n_5_[12] ;
  wire \x_fu_110_reg_n_5_[13] ;
  wire \x_fu_110_reg_n_5_[14] ;
  wire \x_fu_110_reg_n_5_[15] ;
  wire \x_fu_110_reg_n_5_[16] ;
  wire \x_fu_110_reg_n_5_[1] ;
  wire \x_fu_110_reg_n_5_[2] ;
  wire \x_fu_110_reg_n_5_[3] ;
  wire \x_fu_110_reg_n_5_[4] ;
  wire \x_fu_110_reg_n_5_[5] ;
  wire \x_fu_110_reg_n_5_[6] ;
  wire \x_fu_110_reg_n_5_[7] ;
  wire \x_fu_110_reg_n_5_[8] ;
  wire \x_fu_110_reg_n_5_[9] ;
  wire [7:0]zext_ln1129_1_fu_339_p1;
  wire [8:0]zext_ln1129_2_fu_353_p1;
  wire [6:0]zext_ln1129_4_fu_381_p1;
  wire [1:0]NLW_add_ln1147_1_fu_494_p2__1_carry_O_UNCONNECTED;
  wire [7:2]NLW_add_ln1147_1_fu_494_p2__1_carry__0_CO_UNCONNECTED;
  wire [7:3]NLW_add_ln1147_1_fu_494_p2__1_carry__0_O_UNCONNECTED;
  wire [1:0]NLW_add_ln1148_1_fu_539_p2__1_carry_O_UNCONNECTED;
  wire [7:2]NLW_add_ln1148_1_fu_539_p2__1_carry__0_CO_UNCONNECTED;
  wire [7:3]NLW_add_ln1148_1_fu_539_p2__1_carry__0_O_UNCONNECTED;
  wire [1:0]NLW_add_ln1149_1_fu_584_p2__1_carry_O_UNCONNECTED;
  wire [7:2]NLW_add_ln1149_1_fu_584_p2__1_carry__0_CO_UNCONNECTED;
  wire [7:3]NLW_add_ln1149_1_fu_584_p2__1_carry__0_O_UNCONNECTED;
  wire [7:6]NLW_icmp_ln1101_fu_217_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln1101_fu_217_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln1107_fu_229_p2_carry_O_UNCONNECTED;
  wire [7:1]NLW_icmp_ln1107_fu_229_p2_carry__0_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln1107_fu_229_p2_carry__0_O_UNCONNECTED;
  wire [7:4]NLW_icmp_ln1144_1_fu_423_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln1144_1_fu_423_p2_carry_O_UNCONNECTED;
  wire [7:4]NLW_icmp_ln1144_2_fu_441_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln1144_2_fu_441_p2_carry_O_UNCONNECTED;
  wire [2:0]NLW_lum_fu_401_p2__2_carry_O_UNCONNECTED;
  wire [7:0]NLW_lum_fu_401_p2__2_carry__0_CO_UNCONNECTED;
  wire [7:1]NLW_lum_fu_401_p2__2_carry__0_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'h00400000)) 
    \SRL_SIG[0][29]_i_1__1 
       (.I0(flow_control_loop_pipe_sequential_init_U_n_14),
        .I1(imgUnzip_full_n),
        .I2(\conv2_i_i_lcssa687_fu_76_reg[0] [1]),
        .I3(icmp_ln1159_reg_729_pp0_iter2_reg),
        .I4(ap_enable_reg_pp0_iter3),
        .O(push));
  CARRY8 add_ln1147_1_fu_494_p2__1_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln1147_1_fu_494_p2__1_carry_n_5,add_ln1147_1_fu_494_p2__1_carry_n_6,add_ln1147_1_fu_494_p2__1_carry_n_7,add_ln1147_1_fu_494_p2__1_carry_n_8,add_ln1147_1_fu_494_p2__1_carry_n_9,add_ln1147_1_fu_494_p2__1_carry_n_10,add_ln1147_1_fu_494_p2__1_carry_n_11,add_ln1147_1_fu_494_p2__1_carry_n_12}),
        .DI({add_ln1147_1_fu_494_p2__1_carry_i_1_n_5,add_ln1147_1_fu_494_p2__1_carry_i_2_n_5,add_ln1147_1_fu_494_p2__1_carry_i_3_n_5,add_ln1147_1_fu_494_p2__1_carry_i_4_n_5,add_ln1147_1_fu_494_p2__1_carry_i_5_n_5,add_ln1147_1_fu_494_p2__1_carry_i_6_n_5,\p_0_0_0482_1663_fu_118_reg_n_5_[1] ,\p_0_0_0482_1663_fu_118_reg_n_5_[0] }),
        .O({add_ln1147_1_fu_494_p2[7:2],NLW_add_ln1147_1_fu_494_p2__1_carry_O_UNCONNECTED[1:0]}),
        .S({add_ln1147_1_fu_494_p2__1_carry_i_7_n_5,add_ln1147_1_fu_494_p2__1_carry_i_8_n_5,add_ln1147_1_fu_494_p2__1_carry_i_9_n_5,add_ln1147_1_fu_494_p2__1_carry_i_10_n_5,add_ln1147_1_fu_494_p2__1_carry_i_11_n_5,add_ln1147_1_fu_494_p2__1_carry_i_12_n_5,add_ln1147_1_fu_494_p2__1_carry_i_13_n_5,add_ln1147_1_fu_494_p2__1_carry_i_14_n_5}));
  CARRY8 add_ln1147_1_fu_494_p2__1_carry__0
       (.CI(add_ln1147_1_fu_494_p2__1_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln1147_1_fu_494_p2__1_carry__0_CO_UNCONNECTED[7:4],add_ln1147_1_fu_494_p2[11],NLW_add_ln1147_1_fu_494_p2__1_carry__0_CO_UNCONNECTED[2],add_ln1147_1_fu_494_p2__1_carry__0_n_11,add_ln1147_1_fu_494_p2__1_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,\p_0_0_0482_1663_load_reg_733_reg[9]_0 [9],add_ln1147_1_fu_494_p2__1_carry__0_i_1_n_5,add_ln1147_1_fu_494_p2__1_carry__0_i_2_n_5}),
        .O({NLW_add_ln1147_1_fu_494_p2__1_carry__0_O_UNCONNECTED[7:3],add_ln1147_1_fu_494_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,add_ln1147_1_fu_494_p2__1_carry__0_i_3_n_5,add_ln1147_1_fu_494_p2__1_carry__0_i_4_n_5,add_ln1147_1_fu_494_p2__1_carry__0_i_5_n_5}));
  (* HLUTNM = "lutpair105" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1147_1_fu_494_p2__1_carry__0_i_1
       (.I0(add_ln1147_1_fu_494_p2__1_carry__0_0[8]),
        .I1(zext_ln1129_1_fu_339_p1[6]),
        .I2(\p_0_0_0482_1663_load_reg_733_reg[9]_0 [7]),
        .O(add_ln1147_1_fu_494_p2__1_carry__0_i_1_n_5));
  (* HLUTNM = "lutpair104" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1147_1_fu_494_p2__1_carry__0_i_2
       (.I0(add_ln1147_1_fu_494_p2__1_carry__0_0[7]),
        .I1(zext_ln1129_1_fu_339_p1[5]),
        .I2(\p_0_0_0482_1663_load_reg_733_reg[9]_0 [6]),
        .O(add_ln1147_1_fu_494_p2__1_carry__0_i_2_n_5));
  LUT4 #(
    .INIT(16'h17E8)) 
    add_ln1147_1_fu_494_p2__1_carry__0_i_3
       (.I0(\p_0_0_0482_1663_load_reg_733_reg[9]_0 [8]),
        .I1(zext_ln1129_1_fu_339_p1[7]),
        .I2(add_ln1147_1_fu_494_p2__1_carry__0_0[9]),
        .I3(\p_0_0_0482_1663_load_reg_733_reg[9]_0 [9]),
        .O(add_ln1147_1_fu_494_p2__1_carry__0_i_3_n_5));
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1147_1_fu_494_p2__1_carry__0_i_4
       (.I0(add_ln1147_1_fu_494_p2__1_carry__0_i_1_n_5),
        .I1(add_ln1147_1_fu_494_p2__1_carry__0_0[9]),
        .I2(\p_0_0_0482_1663_load_reg_733_reg[9]_0 [8]),
        .I3(zext_ln1129_1_fu_339_p1[7]),
        .O(add_ln1147_1_fu_494_p2__1_carry__0_i_4_n_5));
  (* HLUTNM = "lutpair105" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1147_1_fu_494_p2__1_carry__0_i_5
       (.I0(add_ln1147_1_fu_494_p2__1_carry__0_0[8]),
        .I1(zext_ln1129_1_fu_339_p1[6]),
        .I2(\p_0_0_0482_1663_load_reg_733_reg[9]_0 [7]),
        .I3(add_ln1147_1_fu_494_p2__1_carry__0_i_2_n_5),
        .O(add_ln1147_1_fu_494_p2__1_carry__0_i_5_n_5));
  (* HLUTNM = "lutpair103" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1147_1_fu_494_p2__1_carry_i_1
       (.I0(add_ln1147_1_fu_494_p2__1_carry__0_0[6]),
        .I1(zext_ln1129_1_fu_339_p1[4]),
        .I2(\p_0_0_0482_1663_load_reg_733_reg[9]_0 [5]),
        .O(add_ln1147_1_fu_494_p2__1_carry_i_1_n_5));
  (* HLUTNM = "lutpair101" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1147_1_fu_494_p2__1_carry_i_10
       (.I0(add_ln1147_1_fu_494_p2__1_carry__0_0[4]),
        .I1(zext_ln1129_1_fu_339_p1[2]),
        .I2(\p_0_0_0482_1663_load_reg_733_reg[9]_0 [3]),
        .I3(add_ln1147_1_fu_494_p2__1_carry_i_4_n_5),
        .O(add_ln1147_1_fu_494_p2__1_carry_i_10_n_5));
  (* HLUTNM = "lutpair100" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1147_1_fu_494_p2__1_carry_i_11
       (.I0(add_ln1147_1_fu_494_p2__1_carry__0_0[3]),
        .I1(zext_ln1129_1_fu_339_p1[1]),
        .I2(\p_0_0_0482_1663_load_reg_733_reg[9]_0 [2]),
        .I3(add_ln1147_1_fu_494_p2__1_carry_i_5_n_5),
        .O(add_ln1147_1_fu_494_p2__1_carry_i_11_n_5));
  (* HLUTNM = "lutpair99" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    add_ln1147_1_fu_494_p2__1_carry_i_12
       (.I0(zext_ln1129_1_fu_339_p1[0]),
        .I1(add_ln1147_1_fu_494_p2__1_carry__0_0[2]),
        .I2(\p_0_0_0482_1663_load_reg_733_reg[9]_0 [1]),
        .I3(add_ln1147_1_fu_494_p2__1_carry__0_0[1]),
        .I4(\p_0_0_0482_1663_load_reg_733_reg[9]_0 [0]),
        .O(add_ln1147_1_fu_494_p2__1_carry_i_12_n_5));
  LUT3 #(
    .INIT(8'h96)) 
    add_ln1147_1_fu_494_p2__1_carry_i_13
       (.I0(add_ln1147_1_fu_494_p2__1_carry__0_0[1]),
        .I1(\p_0_0_0482_1663_load_reg_733_reg[9]_0 [0]),
        .I2(\p_0_0_0482_1663_fu_118_reg_n_5_[1] ),
        .O(add_ln1147_1_fu_494_p2__1_carry_i_13_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1147_1_fu_494_p2__1_carry_i_14
       (.I0(\p_0_0_0482_1663_fu_118_reg_n_5_[0] ),
        .I1(add_ln1147_1_fu_494_p2__1_carry__0_0[0]),
        .O(add_ln1147_1_fu_494_p2__1_carry_i_14_n_5));
  (* HLUTNM = "lutpair102" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1147_1_fu_494_p2__1_carry_i_2
       (.I0(add_ln1147_1_fu_494_p2__1_carry__0_0[5]),
        .I1(zext_ln1129_1_fu_339_p1[3]),
        .I2(\p_0_0_0482_1663_load_reg_733_reg[9]_0 [4]),
        .O(add_ln1147_1_fu_494_p2__1_carry_i_2_n_5));
  (* HLUTNM = "lutpair101" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1147_1_fu_494_p2__1_carry_i_3
       (.I0(add_ln1147_1_fu_494_p2__1_carry__0_0[4]),
        .I1(zext_ln1129_1_fu_339_p1[2]),
        .I2(\p_0_0_0482_1663_load_reg_733_reg[9]_0 [3]),
        .O(add_ln1147_1_fu_494_p2__1_carry_i_3_n_5));
  (* HLUTNM = "lutpair100" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1147_1_fu_494_p2__1_carry_i_4
       (.I0(add_ln1147_1_fu_494_p2__1_carry__0_0[3]),
        .I1(zext_ln1129_1_fu_339_p1[1]),
        .I2(\p_0_0_0482_1663_load_reg_733_reg[9]_0 [2]),
        .O(add_ln1147_1_fu_494_p2__1_carry_i_4_n_5));
  (* HLUTNM = "lutpair99" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1147_1_fu_494_p2__1_carry_i_5
       (.I0(zext_ln1129_1_fu_339_p1[0]),
        .I1(add_ln1147_1_fu_494_p2__1_carry__0_0[2]),
        .I2(\p_0_0_0482_1663_load_reg_733_reg[9]_0 [1]),
        .O(add_ln1147_1_fu_494_p2__1_carry_i_5_n_5));
  LUT3 #(
    .INIT(8'h96)) 
    add_ln1147_1_fu_494_p2__1_carry_i_6
       (.I0(zext_ln1129_1_fu_339_p1[0]),
        .I1(\p_0_0_0482_1663_load_reg_733_reg[9]_0 [1]),
        .I2(add_ln1147_1_fu_494_p2__1_carry__0_0[2]),
        .O(add_ln1147_1_fu_494_p2__1_carry_i_6_n_5));
  (* HLUTNM = "lutpair104" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1147_1_fu_494_p2__1_carry_i_7
       (.I0(add_ln1147_1_fu_494_p2__1_carry__0_0[7]),
        .I1(zext_ln1129_1_fu_339_p1[5]),
        .I2(\p_0_0_0482_1663_load_reg_733_reg[9]_0 [6]),
        .I3(add_ln1147_1_fu_494_p2__1_carry_i_1_n_5),
        .O(add_ln1147_1_fu_494_p2__1_carry_i_7_n_5));
  (* HLUTNM = "lutpair103" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1147_1_fu_494_p2__1_carry_i_8
       (.I0(add_ln1147_1_fu_494_p2__1_carry__0_0[6]),
        .I1(zext_ln1129_1_fu_339_p1[4]),
        .I2(\p_0_0_0482_1663_load_reg_733_reg[9]_0 [5]),
        .I3(add_ln1147_1_fu_494_p2__1_carry_i_2_n_5),
        .O(add_ln1147_1_fu_494_p2__1_carry_i_8_n_5));
  (* HLUTNM = "lutpair102" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1147_1_fu_494_p2__1_carry_i_9
       (.I0(add_ln1147_1_fu_494_p2__1_carry__0_0[5]),
        .I1(zext_ln1129_1_fu_339_p1[3]),
        .I2(\p_0_0_0482_1663_load_reg_733_reg[9]_0 [4]),
        .I3(add_ln1147_1_fu_494_p2__1_carry_i_3_n_5),
        .O(add_ln1147_1_fu_494_p2__1_carry_i_9_n_5));
  CARRY8 add_ln1148_1_fu_539_p2__1_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln1148_1_fu_539_p2__1_carry_n_5,add_ln1148_1_fu_539_p2__1_carry_n_6,add_ln1148_1_fu_539_p2__1_carry_n_7,add_ln1148_1_fu_539_p2__1_carry_n_8,add_ln1148_1_fu_539_p2__1_carry_n_9,add_ln1148_1_fu_539_p2__1_carry_n_10,add_ln1148_1_fu_539_p2__1_carry_n_11,add_ln1148_1_fu_539_p2__1_carry_n_12}),
        .DI({add_ln1148_1_fu_539_p2__1_carry_i_1_n_5,add_ln1148_1_fu_539_p2__1_carry_i_2_n_5,add_ln1148_1_fu_539_p2__1_carry_i_3_n_5,add_ln1148_1_fu_539_p2__1_carry_i_4_n_5,add_ln1148_1_fu_539_p2__1_carry_i_5_n_5,add_ln1148_1_fu_539_p2__1_carry_i_6_n_5,zext_ln1129_2_fu_353_p1[0],\p_0_0_0481_1665_fu_122_reg_n_5_[0] }),
        .O({add_ln1148_1_fu_539_p2[7:2],NLW_add_ln1148_1_fu_539_p2__1_carry_O_UNCONNECTED[1:0]}),
        .S({add_ln1148_1_fu_539_p2__1_carry_i_7_n_5,add_ln1148_1_fu_539_p2__1_carry_i_8_n_5,add_ln1148_1_fu_539_p2__1_carry_i_9_n_5,add_ln1148_1_fu_539_p2__1_carry_i_10_n_5,add_ln1148_1_fu_539_p2__1_carry_i_11_n_5,add_ln1148_1_fu_539_p2__1_carry_i_12_n_5,add_ln1148_1_fu_539_p2__1_carry_i_13_n_5,add_ln1148_1_fu_539_p2__1_carry_i_14_n_5}));
  CARRY8 add_ln1148_1_fu_539_p2__1_carry__0
       (.CI(add_ln1148_1_fu_539_p2__1_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln1148_1_fu_539_p2__1_carry__0_CO_UNCONNECTED[7:4],add_ln1148_1_fu_539_p2[11],NLW_add_ln1148_1_fu_539_p2__1_carry__0_CO_UNCONNECTED[2],add_ln1148_1_fu_539_p2__1_carry__0_n_11,add_ln1148_1_fu_539_p2__1_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,Q[9],add_ln1148_1_fu_539_p2__1_carry__0_i_1_n_5,add_ln1148_1_fu_539_p2__1_carry__0_i_2_n_5}),
        .O({NLW_add_ln1148_1_fu_539_p2__1_carry__0_O_UNCONNECTED[7:3],add_ln1148_1_fu_539_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,add_ln1148_1_fu_539_p2__1_carry__0_i_3_n_5,add_ln1148_1_fu_539_p2__1_carry__0_i_4_n_5,add_ln1148_1_fu_539_p2__1_carry__0_i_5_n_5}));
  (* HLUTNM = "lutpair91" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1148_1_fu_539_p2__1_carry__0_i_1
       (.I0(add_ln1148_1_fu_539_p2__1_carry__0_0[8]),
        .I1(zext_ln1129_2_fu_353_p1[7]),
        .I2(Q[7]),
        .O(add_ln1148_1_fu_539_p2__1_carry__0_i_1_n_5));
  (* HLUTNM = "lutpair90" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1148_1_fu_539_p2__1_carry__0_i_2
       (.I0(add_ln1148_1_fu_539_p2__1_carry__0_0[7]),
        .I1(zext_ln1129_2_fu_353_p1[6]),
        .I2(Q[6]),
        .O(add_ln1148_1_fu_539_p2__1_carry__0_i_2_n_5));
  LUT4 #(
    .INIT(16'h17E8)) 
    add_ln1148_1_fu_539_p2__1_carry__0_i_3
       (.I0(Q[8]),
        .I1(zext_ln1129_2_fu_353_p1[8]),
        .I2(add_ln1148_1_fu_539_p2__1_carry__0_0[9]),
        .I3(Q[9]),
        .O(add_ln1148_1_fu_539_p2__1_carry__0_i_3_n_5));
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1148_1_fu_539_p2__1_carry__0_i_4
       (.I0(add_ln1148_1_fu_539_p2__1_carry__0_i_1_n_5),
        .I1(add_ln1148_1_fu_539_p2__1_carry__0_0[9]),
        .I2(Q[8]),
        .I3(zext_ln1129_2_fu_353_p1[8]),
        .O(add_ln1148_1_fu_539_p2__1_carry__0_i_4_n_5));
  (* HLUTNM = "lutpair91" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1148_1_fu_539_p2__1_carry__0_i_5
       (.I0(add_ln1148_1_fu_539_p2__1_carry__0_0[8]),
        .I1(zext_ln1129_2_fu_353_p1[7]),
        .I2(Q[7]),
        .I3(add_ln1148_1_fu_539_p2__1_carry__0_i_2_n_5),
        .O(add_ln1148_1_fu_539_p2__1_carry__0_i_5_n_5));
  (* HLUTNM = "lutpair89" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1148_1_fu_539_p2__1_carry_i_1
       (.I0(add_ln1148_1_fu_539_p2__1_carry__0_0[6]),
        .I1(zext_ln1129_2_fu_353_p1[5]),
        .I2(Q[5]),
        .O(add_ln1148_1_fu_539_p2__1_carry_i_1_n_5));
  (* HLUTNM = "lutpair87" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1148_1_fu_539_p2__1_carry_i_10
       (.I0(add_ln1148_1_fu_539_p2__1_carry__0_0[4]),
        .I1(zext_ln1129_2_fu_353_p1[3]),
        .I2(Q[3]),
        .I3(add_ln1148_1_fu_539_p2__1_carry_i_4_n_5),
        .O(add_ln1148_1_fu_539_p2__1_carry_i_10_n_5));
  (* HLUTNM = "lutpair86" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1148_1_fu_539_p2__1_carry_i_11
       (.I0(add_ln1148_1_fu_539_p2__1_carry__0_0[3]),
        .I1(zext_ln1129_2_fu_353_p1[2]),
        .I2(Q[2]),
        .I3(add_ln1148_1_fu_539_p2__1_carry_i_5_n_5),
        .O(add_ln1148_1_fu_539_p2__1_carry_i_11_n_5));
  (* HLUTNM = "lutpair85" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    add_ln1148_1_fu_539_p2__1_carry_i_12
       (.I0(add_ln1148_1_fu_539_p2__1_carry__0_0[2]),
        .I1(Q[1]),
        .I2(zext_ln1129_2_fu_353_p1[1]),
        .I3(add_ln1148_1_fu_539_p2__1_carry__0_0[1]),
        .I4(Q[0]),
        .O(add_ln1148_1_fu_539_p2__1_carry_i_12_n_5));
  LUT3 #(
    .INIT(8'h96)) 
    add_ln1148_1_fu_539_p2__1_carry_i_13
       (.I0(add_ln1148_1_fu_539_p2__1_carry__0_0[1]),
        .I1(Q[0]),
        .I2(zext_ln1129_2_fu_353_p1[0]),
        .O(add_ln1148_1_fu_539_p2__1_carry_i_13_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1148_1_fu_539_p2__1_carry_i_14
       (.I0(\p_0_0_0481_1665_fu_122_reg_n_5_[0] ),
        .I1(add_ln1148_1_fu_539_p2__1_carry__0_0[0]),
        .O(add_ln1148_1_fu_539_p2__1_carry_i_14_n_5));
  (* HLUTNM = "lutpair88" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1148_1_fu_539_p2__1_carry_i_2
       (.I0(add_ln1148_1_fu_539_p2__1_carry__0_0[5]),
        .I1(zext_ln1129_2_fu_353_p1[4]),
        .I2(Q[4]),
        .O(add_ln1148_1_fu_539_p2__1_carry_i_2_n_5));
  (* HLUTNM = "lutpair87" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1148_1_fu_539_p2__1_carry_i_3
       (.I0(add_ln1148_1_fu_539_p2__1_carry__0_0[4]),
        .I1(zext_ln1129_2_fu_353_p1[3]),
        .I2(Q[3]),
        .O(add_ln1148_1_fu_539_p2__1_carry_i_3_n_5));
  (* HLUTNM = "lutpair86" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1148_1_fu_539_p2__1_carry_i_4
       (.I0(add_ln1148_1_fu_539_p2__1_carry__0_0[3]),
        .I1(zext_ln1129_2_fu_353_p1[2]),
        .I2(Q[2]),
        .O(add_ln1148_1_fu_539_p2__1_carry_i_4_n_5));
  (* HLUTNM = "lutpair85" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1148_1_fu_539_p2__1_carry_i_5
       (.I0(add_ln1148_1_fu_539_p2__1_carry__0_0[2]),
        .I1(Q[1]),
        .I2(zext_ln1129_2_fu_353_p1[1]),
        .O(add_ln1148_1_fu_539_p2__1_carry_i_5_n_5));
  LUT3 #(
    .INIT(8'h96)) 
    add_ln1148_1_fu_539_p2__1_carry_i_6
       (.I0(zext_ln1129_2_fu_353_p1[1]),
        .I1(Q[1]),
        .I2(add_ln1148_1_fu_539_p2__1_carry__0_0[2]),
        .O(add_ln1148_1_fu_539_p2__1_carry_i_6_n_5));
  (* HLUTNM = "lutpair90" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1148_1_fu_539_p2__1_carry_i_7
       (.I0(add_ln1148_1_fu_539_p2__1_carry__0_0[7]),
        .I1(zext_ln1129_2_fu_353_p1[6]),
        .I2(Q[6]),
        .I3(add_ln1148_1_fu_539_p2__1_carry_i_1_n_5),
        .O(add_ln1148_1_fu_539_p2__1_carry_i_7_n_5));
  (* HLUTNM = "lutpair89" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1148_1_fu_539_p2__1_carry_i_8
       (.I0(add_ln1148_1_fu_539_p2__1_carry__0_0[6]),
        .I1(zext_ln1129_2_fu_353_p1[5]),
        .I2(Q[5]),
        .I3(add_ln1148_1_fu_539_p2__1_carry_i_2_n_5),
        .O(add_ln1148_1_fu_539_p2__1_carry_i_8_n_5));
  (* HLUTNM = "lutpair88" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1148_1_fu_539_p2__1_carry_i_9
       (.I0(add_ln1148_1_fu_539_p2__1_carry__0_0[5]),
        .I1(zext_ln1129_2_fu_353_p1[4]),
        .I2(Q[4]),
        .I3(add_ln1148_1_fu_539_p2__1_carry_i_3_n_5),
        .O(add_ln1148_1_fu_539_p2__1_carry_i_9_n_5));
  CARRY8 add_ln1149_1_fu_584_p2__1_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln1149_1_fu_584_p2__1_carry_n_5,add_ln1149_1_fu_584_p2__1_carry_n_6,add_ln1149_1_fu_584_p2__1_carry_n_7,add_ln1149_1_fu_584_p2__1_carry_n_8,add_ln1149_1_fu_584_p2__1_carry_n_9,add_ln1149_1_fu_584_p2__1_carry_n_10,add_ln1149_1_fu_584_p2__1_carry_n_11,add_ln1149_1_fu_584_p2__1_carry_n_12}),
        .DI({add_ln1149_1_fu_584_p2__1_carry_i_1_n_5,add_ln1149_1_fu_584_p2__1_carry_i_2_n_5,add_ln1149_1_fu_584_p2__1_carry_i_3_n_5,add_ln1149_1_fu_584_p2__1_carry_i_4_n_5,add_ln1149_1_fu_584_p2__1_carry_i_5_n_5,add_ln1149_1_fu_584_p2__1_carry_i_6_n_5,\p_0_0_0480_1667_fu_126_reg_n_5_[1] ,\p_0_0_0480_1667_fu_126_reg_n_5_[0] }),
        .O({add_ln1149_1_fu_584_p2[7:2],NLW_add_ln1149_1_fu_584_p2__1_carry_O_UNCONNECTED[1:0]}),
        .S({add_ln1149_1_fu_584_p2__1_carry_i_7_n_5,add_ln1149_1_fu_584_p2__1_carry_i_8_n_5,add_ln1149_1_fu_584_p2__1_carry_i_9_n_5,add_ln1149_1_fu_584_p2__1_carry_i_10_n_5,add_ln1149_1_fu_584_p2__1_carry_i_11_n_5,add_ln1149_1_fu_584_p2__1_carry_i_12_n_5,add_ln1149_1_fu_584_p2__1_carry_i_13_n_5,add_ln1149_1_fu_584_p2__1_carry_i_14_n_5}));
  CARRY8 add_ln1149_1_fu_584_p2__1_carry__0
       (.CI(add_ln1149_1_fu_584_p2__1_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln1149_1_fu_584_p2__1_carry__0_CO_UNCONNECTED[7:4],add_ln1149_1_fu_584_p2[11],NLW_add_ln1149_1_fu_584_p2__1_carry__0_CO_UNCONNECTED[2],add_ln1149_1_fu_584_p2__1_carry__0_n_11,add_ln1149_1_fu_584_p2__1_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,\p_0_0_0480_1667_load_reg_749_reg[9]_0 [9],add_ln1149_1_fu_584_p2__1_carry__0_i_1_n_5,add_ln1149_1_fu_584_p2__1_carry__0_i_2_n_5}),
        .O({NLW_add_ln1149_1_fu_584_p2__1_carry__0_O_UNCONNECTED[7:3],add_ln1149_1_fu_584_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,add_ln1149_1_fu_584_p2__1_carry__0_i_3_n_5,add_ln1149_1_fu_584_p2__1_carry__0_i_4_n_5,add_ln1149_1_fu_584_p2__1_carry__0_i_5_n_5}));
  (* HLUTNM = "lutpair98" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1149_1_fu_584_p2__1_carry__0_i_1
       (.I0(add_ln1149_1_fu_584_p2__1_carry__0_0[8]),
        .I1(zext_ln1129_4_fu_381_p1[5]),
        .I2(\p_0_0_0480_1667_load_reg_749_reg[9]_0 [7]),
        .O(add_ln1149_1_fu_584_p2__1_carry__0_i_1_n_5));
  (* HLUTNM = "lutpair97" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1149_1_fu_584_p2__1_carry__0_i_2
       (.I0(add_ln1149_1_fu_584_p2__1_carry__0_0[7]),
        .I1(zext_ln1129_4_fu_381_p1[4]),
        .I2(\p_0_0_0480_1667_load_reg_749_reg[9]_0 [6]),
        .O(add_ln1149_1_fu_584_p2__1_carry__0_i_2_n_5));
  LUT4 #(
    .INIT(16'h17E8)) 
    add_ln1149_1_fu_584_p2__1_carry__0_i_3
       (.I0(\p_0_0_0480_1667_load_reg_749_reg[9]_0 [8]),
        .I1(zext_ln1129_4_fu_381_p1[6]),
        .I2(add_ln1149_1_fu_584_p2__1_carry__0_0[9]),
        .I3(\p_0_0_0480_1667_load_reg_749_reg[9]_0 [9]),
        .O(add_ln1149_1_fu_584_p2__1_carry__0_i_3_n_5));
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1149_1_fu_584_p2__1_carry__0_i_4
       (.I0(add_ln1149_1_fu_584_p2__1_carry__0_i_1_n_5),
        .I1(add_ln1149_1_fu_584_p2__1_carry__0_0[9]),
        .I2(\p_0_0_0480_1667_load_reg_749_reg[9]_0 [8]),
        .I3(zext_ln1129_4_fu_381_p1[6]),
        .O(add_ln1149_1_fu_584_p2__1_carry__0_i_4_n_5));
  (* HLUTNM = "lutpair98" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1149_1_fu_584_p2__1_carry__0_i_5
       (.I0(add_ln1149_1_fu_584_p2__1_carry__0_0[8]),
        .I1(zext_ln1129_4_fu_381_p1[5]),
        .I2(\p_0_0_0480_1667_load_reg_749_reg[9]_0 [7]),
        .I3(add_ln1149_1_fu_584_p2__1_carry__0_i_2_n_5),
        .O(add_ln1149_1_fu_584_p2__1_carry__0_i_5_n_5));
  (* HLUTNM = "lutpair96" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1149_1_fu_584_p2__1_carry_i_1
       (.I0(add_ln1149_1_fu_584_p2__1_carry__0_0[6]),
        .I1(zext_ln1129_4_fu_381_p1[3]),
        .I2(\p_0_0_0480_1667_load_reg_749_reg[9]_0 [5]),
        .O(add_ln1149_1_fu_584_p2__1_carry_i_1_n_5));
  (* HLUTNM = "lutpair94" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1149_1_fu_584_p2__1_carry_i_10
       (.I0(add_ln1149_1_fu_584_p2__1_carry__0_0[4]),
        .I1(zext_ln1129_4_fu_381_p1[1]),
        .I2(\p_0_0_0480_1667_load_reg_749_reg[9]_0 [3]),
        .I3(add_ln1149_1_fu_584_p2__1_carry_i_4_n_5),
        .O(add_ln1149_1_fu_584_p2__1_carry_i_10_n_5));
  (* HLUTNM = "lutpair93" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1149_1_fu_584_p2__1_carry_i_11
       (.I0(add_ln1149_1_fu_584_p2__1_carry__0_0[3]),
        .I1(zext_ln1129_4_fu_381_p1[0]),
        .I2(\p_0_0_0480_1667_load_reg_749_reg[9]_0 [2]),
        .I3(add_ln1149_1_fu_584_p2__1_carry_i_5_n_5),
        .O(add_ln1149_1_fu_584_p2__1_carry_i_11_n_5));
  (* HLUTNM = "lutpair92" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    add_ln1149_1_fu_584_p2__1_carry_i_12
       (.I0(\p_0_0_0480_1667_fu_126_reg_n_5_[2] ),
        .I1(add_ln1149_1_fu_584_p2__1_carry__0_0[2]),
        .I2(\p_0_0_0480_1667_load_reg_749_reg[9]_0 [1]),
        .I3(add_ln1149_1_fu_584_p2__1_carry__0_0[1]),
        .I4(\p_0_0_0480_1667_load_reg_749_reg[9]_0 [0]),
        .O(add_ln1149_1_fu_584_p2__1_carry_i_12_n_5));
  LUT3 #(
    .INIT(8'h96)) 
    add_ln1149_1_fu_584_p2__1_carry_i_13
       (.I0(add_ln1149_1_fu_584_p2__1_carry__0_0[1]),
        .I1(\p_0_0_0480_1667_load_reg_749_reg[9]_0 [0]),
        .I2(\p_0_0_0480_1667_fu_126_reg_n_5_[1] ),
        .O(add_ln1149_1_fu_584_p2__1_carry_i_13_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1149_1_fu_584_p2__1_carry_i_14
       (.I0(\p_0_0_0480_1667_fu_126_reg_n_5_[0] ),
        .I1(add_ln1149_1_fu_584_p2__1_carry__0_0[0]),
        .O(add_ln1149_1_fu_584_p2__1_carry_i_14_n_5));
  (* HLUTNM = "lutpair95" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1149_1_fu_584_p2__1_carry_i_2
       (.I0(add_ln1149_1_fu_584_p2__1_carry__0_0[5]),
        .I1(zext_ln1129_4_fu_381_p1[2]),
        .I2(\p_0_0_0480_1667_load_reg_749_reg[9]_0 [4]),
        .O(add_ln1149_1_fu_584_p2__1_carry_i_2_n_5));
  (* HLUTNM = "lutpair94" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1149_1_fu_584_p2__1_carry_i_3
       (.I0(add_ln1149_1_fu_584_p2__1_carry__0_0[4]),
        .I1(zext_ln1129_4_fu_381_p1[1]),
        .I2(\p_0_0_0480_1667_load_reg_749_reg[9]_0 [3]),
        .O(add_ln1149_1_fu_584_p2__1_carry_i_3_n_5));
  (* HLUTNM = "lutpair93" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1149_1_fu_584_p2__1_carry_i_4
       (.I0(add_ln1149_1_fu_584_p2__1_carry__0_0[3]),
        .I1(zext_ln1129_4_fu_381_p1[0]),
        .I2(\p_0_0_0480_1667_load_reg_749_reg[9]_0 [2]),
        .O(add_ln1149_1_fu_584_p2__1_carry_i_4_n_5));
  (* HLUTNM = "lutpair92" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1149_1_fu_584_p2__1_carry_i_5
       (.I0(\p_0_0_0480_1667_fu_126_reg_n_5_[2] ),
        .I1(add_ln1149_1_fu_584_p2__1_carry__0_0[2]),
        .I2(\p_0_0_0480_1667_load_reg_749_reg[9]_0 [1]),
        .O(add_ln1149_1_fu_584_p2__1_carry_i_5_n_5));
  LUT3 #(
    .INIT(8'h96)) 
    add_ln1149_1_fu_584_p2__1_carry_i_6
       (.I0(\p_0_0_0480_1667_fu_126_reg_n_5_[2] ),
        .I1(\p_0_0_0480_1667_load_reg_749_reg[9]_0 [1]),
        .I2(add_ln1149_1_fu_584_p2__1_carry__0_0[2]),
        .O(add_ln1149_1_fu_584_p2__1_carry_i_6_n_5));
  (* HLUTNM = "lutpair97" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1149_1_fu_584_p2__1_carry_i_7
       (.I0(add_ln1149_1_fu_584_p2__1_carry__0_0[7]),
        .I1(zext_ln1129_4_fu_381_p1[4]),
        .I2(\p_0_0_0480_1667_load_reg_749_reg[9]_0 [6]),
        .I3(add_ln1149_1_fu_584_p2__1_carry_i_1_n_5),
        .O(add_ln1149_1_fu_584_p2__1_carry_i_7_n_5));
  (* HLUTNM = "lutpair96" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1149_1_fu_584_p2__1_carry_i_8
       (.I0(add_ln1149_1_fu_584_p2__1_carry__0_0[6]),
        .I1(zext_ln1129_4_fu_381_p1[3]),
        .I2(\p_0_0_0480_1667_load_reg_749_reg[9]_0 [5]),
        .I3(add_ln1149_1_fu_584_p2__1_carry_i_2_n_5),
        .O(add_ln1149_1_fu_584_p2__1_carry_i_8_n_5));
  (* HLUTNM = "lutpair95" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1149_1_fu_584_p2__1_carry_i_9
       (.I0(add_ln1149_1_fu_584_p2__1_carry__0_0[5]),
        .I1(zext_ln1129_4_fu_381_p1[2]),
        .I2(\p_0_0_0480_1667_load_reg_749_reg[9]_0 [4]),
        .I3(add_ln1149_1_fu_584_p2__1_carry_i_3_n_5),
        .O(add_ln1149_1_fu_584_p2__1_carry_i_9_n_5));
  LUT5 #(
    .INIT(32'h00200000)) 
    \addr[0]_i_2__6 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(flow_control_loop_pipe_sequential_init_U_n_7),
        .I2(icmp_ln1107_reg_725),
        .I3(icmp_ln1101_reg_721),
        .I4(\conv2_i_i_lcssa687_fu_76_reg[0] [1]),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hC044C000)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(icmp_ln1101_reg_721),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(flow_control_loop_pipe_sequential_init_U_n_7),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_5),
        .Q(ap_enable_reg_pp0_iter2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter1_reg),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEB28)) 
    \conv3_i_i188669_reg_767[0]_i_1 
       (.I0(add_ln1147_1_fu_494_p2[2]),
        .I1(icmp_ln1144_1_fu_423_p2),
        .I2(icmp_ln1144_2_fu_441_p2),
        .I3(\p_0_0_0482_1663_load_reg_733_reg[9]_0 [0]),
        .O(conv3_i_i188669_fu_620_p3[0]));
  LUT4 #(
    .INIT(16'hEB28)) 
    \conv3_i_i188669_reg_767[1]_i_1 
       (.I0(add_ln1147_1_fu_494_p2[3]),
        .I1(icmp_ln1144_1_fu_423_p2),
        .I2(icmp_ln1144_2_fu_441_p2),
        .I3(\p_0_0_0482_1663_load_reg_733_reg[9]_0 [1]),
        .O(conv3_i_i188669_fu_620_p3[1]));
  LUT4 #(
    .INIT(16'hEB28)) 
    \conv3_i_i188669_reg_767[2]_i_1 
       (.I0(add_ln1147_1_fu_494_p2[4]),
        .I1(icmp_ln1144_1_fu_423_p2),
        .I2(icmp_ln1144_2_fu_441_p2),
        .I3(\p_0_0_0482_1663_load_reg_733_reg[9]_0 [2]),
        .O(conv3_i_i188669_fu_620_p3[2]));
  LUT4 #(
    .INIT(16'hEB28)) 
    \conv3_i_i188669_reg_767[3]_i_1 
       (.I0(add_ln1147_1_fu_494_p2[5]),
        .I1(icmp_ln1144_1_fu_423_p2),
        .I2(icmp_ln1144_2_fu_441_p2),
        .I3(\p_0_0_0482_1663_load_reg_733_reg[9]_0 [3]),
        .O(conv3_i_i188669_fu_620_p3[3]));
  LUT4 #(
    .INIT(16'hEB28)) 
    \conv3_i_i188669_reg_767[4]_i_1 
       (.I0(add_ln1147_1_fu_494_p2[6]),
        .I1(icmp_ln1144_1_fu_423_p2),
        .I2(icmp_ln1144_2_fu_441_p2),
        .I3(\p_0_0_0482_1663_load_reg_733_reg[9]_0 [4]),
        .O(conv3_i_i188669_fu_620_p3[4]));
  LUT4 #(
    .INIT(16'hEB28)) 
    \conv3_i_i188669_reg_767[5]_i_1 
       (.I0(add_ln1147_1_fu_494_p2[7]),
        .I1(icmp_ln1144_1_fu_423_p2),
        .I2(icmp_ln1144_2_fu_441_p2),
        .I3(\p_0_0_0482_1663_load_reg_733_reg[9]_0 [5]),
        .O(conv3_i_i188669_fu_620_p3[5]));
  LUT4 #(
    .INIT(16'hEB28)) 
    \conv3_i_i188669_reg_767[6]_i_1 
       (.I0(add_ln1147_1_fu_494_p2[8]),
        .I1(icmp_ln1144_1_fu_423_p2),
        .I2(icmp_ln1144_2_fu_441_p2),
        .I3(\p_0_0_0482_1663_load_reg_733_reg[9]_0 [6]),
        .O(conv3_i_i188669_fu_620_p3[6]));
  LUT4 #(
    .INIT(16'hEB28)) 
    \conv3_i_i188669_reg_767[7]_i_1 
       (.I0(add_ln1147_1_fu_494_p2[9]),
        .I1(icmp_ln1144_1_fu_423_p2),
        .I2(icmp_ln1144_2_fu_441_p2),
        .I3(\p_0_0_0482_1663_load_reg_733_reg[9]_0 [7]),
        .O(conv3_i_i188669_fu_620_p3[7]));
  LUT4 #(
    .INIT(16'hEB28)) 
    \conv3_i_i188669_reg_767[8]_i_1 
       (.I0(add_ln1147_1_fu_494_p2[10]),
        .I1(icmp_ln1144_1_fu_423_p2),
        .I2(icmp_ln1144_2_fu_441_p2),
        .I3(\p_0_0_0482_1663_load_reg_733_reg[9]_0 [8]),
        .O(conv3_i_i188669_fu_620_p3[8]));
  LUT4 #(
    .INIT(16'hEB28)) 
    \conv3_i_i188669_reg_767[9]_i_1 
       (.I0(add_ln1147_1_fu_494_p2[11]),
        .I1(icmp_ln1144_1_fu_423_p2),
        .I2(icmp_ln1144_2_fu_441_p2),
        .I3(\p_0_0_0482_1663_load_reg_733_reg[9]_0 [9]),
        .O(conv3_i_i188669_fu_620_p3[9]));
  FDRE \conv3_i_i188669_reg_767_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(conv3_i_i188669_fu_620_p3[0]),
        .Q(\conv3_i_i188669_reg_767_reg[9]_0 [20]),
        .R(1'b0));
  FDRE \conv3_i_i188669_reg_767_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(conv3_i_i188669_fu_620_p3[1]),
        .Q(\conv3_i_i188669_reg_767_reg[9]_0 [21]),
        .R(1'b0));
  FDRE \conv3_i_i188669_reg_767_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(conv3_i_i188669_fu_620_p3[2]),
        .Q(\conv3_i_i188669_reg_767_reg[9]_0 [22]),
        .R(1'b0));
  FDRE \conv3_i_i188669_reg_767_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(conv3_i_i188669_fu_620_p3[3]),
        .Q(\conv3_i_i188669_reg_767_reg[9]_0 [23]),
        .R(1'b0));
  FDRE \conv3_i_i188669_reg_767_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(conv3_i_i188669_fu_620_p3[4]),
        .Q(\conv3_i_i188669_reg_767_reg[9]_0 [24]),
        .R(1'b0));
  FDRE \conv3_i_i188669_reg_767_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(conv3_i_i188669_fu_620_p3[5]),
        .Q(\conv3_i_i188669_reg_767_reg[9]_0 [25]),
        .R(1'b0));
  FDRE \conv3_i_i188669_reg_767_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(conv3_i_i188669_fu_620_p3[6]),
        .Q(\conv3_i_i188669_reg_767_reg[9]_0 [26]),
        .R(1'b0));
  FDRE \conv3_i_i188669_reg_767_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(conv3_i_i188669_fu_620_p3[7]),
        .Q(\conv3_i_i188669_reg_767_reg[9]_0 [27]),
        .R(1'b0));
  FDRE \conv3_i_i188669_reg_767_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(conv3_i_i188669_fu_620_p3[8]),
        .Q(\conv3_i_i188669_reg_767_reg[9]_0 [28]),
        .R(1'b0));
  FDRE \conv3_i_i188669_reg_767_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(conv3_i_i188669_fu_620_p3[9]),
        .Q(\conv3_i_i188669_reg_767_reg[9]_0 [29]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEB28)) 
    \conv3_i_i671_reg_757[0]_i_1 
       (.I0(add_ln1149_1_fu_584_p2[2]),
        .I1(icmp_ln1144_1_fu_423_p2),
        .I2(icmp_ln1144_2_fu_441_p2),
        .I3(\p_0_0_0480_1667_load_reg_749_reg[9]_0 [0]),
        .O(conv3_i_i671_fu_606_p3[0]));
  LUT4 #(
    .INIT(16'hEB28)) 
    \conv3_i_i671_reg_757[1]_i_1 
       (.I0(add_ln1149_1_fu_584_p2[3]),
        .I1(icmp_ln1144_1_fu_423_p2),
        .I2(icmp_ln1144_2_fu_441_p2),
        .I3(\p_0_0_0480_1667_load_reg_749_reg[9]_0 [1]),
        .O(conv3_i_i671_fu_606_p3[1]));
  LUT4 #(
    .INIT(16'hEB28)) 
    \conv3_i_i671_reg_757[2]_i_1 
       (.I0(add_ln1149_1_fu_584_p2[4]),
        .I1(icmp_ln1144_1_fu_423_p2),
        .I2(icmp_ln1144_2_fu_441_p2),
        .I3(\p_0_0_0480_1667_load_reg_749_reg[9]_0 [2]),
        .O(conv3_i_i671_fu_606_p3[2]));
  LUT4 #(
    .INIT(16'hEB28)) 
    \conv3_i_i671_reg_757[3]_i_1 
       (.I0(add_ln1149_1_fu_584_p2[5]),
        .I1(icmp_ln1144_1_fu_423_p2),
        .I2(icmp_ln1144_2_fu_441_p2),
        .I3(\p_0_0_0480_1667_load_reg_749_reg[9]_0 [3]),
        .O(conv3_i_i671_fu_606_p3[3]));
  LUT4 #(
    .INIT(16'hEB28)) 
    \conv3_i_i671_reg_757[4]_i_1 
       (.I0(add_ln1149_1_fu_584_p2[6]),
        .I1(icmp_ln1144_1_fu_423_p2),
        .I2(icmp_ln1144_2_fu_441_p2),
        .I3(\p_0_0_0480_1667_load_reg_749_reg[9]_0 [4]),
        .O(conv3_i_i671_fu_606_p3[4]));
  LUT4 #(
    .INIT(16'hEB28)) 
    \conv3_i_i671_reg_757[5]_i_1 
       (.I0(add_ln1149_1_fu_584_p2[7]),
        .I1(icmp_ln1144_1_fu_423_p2),
        .I2(icmp_ln1144_2_fu_441_p2),
        .I3(\p_0_0_0480_1667_load_reg_749_reg[9]_0 [5]),
        .O(conv3_i_i671_fu_606_p3[5]));
  LUT4 #(
    .INIT(16'hEB28)) 
    \conv3_i_i671_reg_757[6]_i_1 
       (.I0(add_ln1149_1_fu_584_p2[8]),
        .I1(icmp_ln1144_1_fu_423_p2),
        .I2(icmp_ln1144_2_fu_441_p2),
        .I3(\p_0_0_0480_1667_load_reg_749_reg[9]_0 [6]),
        .O(conv3_i_i671_fu_606_p3[6]));
  LUT4 #(
    .INIT(16'hEB28)) 
    \conv3_i_i671_reg_757[7]_i_1 
       (.I0(add_ln1149_1_fu_584_p2[9]),
        .I1(icmp_ln1144_1_fu_423_p2),
        .I2(icmp_ln1144_2_fu_441_p2),
        .I3(\p_0_0_0480_1667_load_reg_749_reg[9]_0 [7]),
        .O(conv3_i_i671_fu_606_p3[7]));
  LUT4 #(
    .INIT(16'hEB28)) 
    \conv3_i_i671_reg_757[8]_i_1 
       (.I0(add_ln1149_1_fu_584_p2[10]),
        .I1(icmp_ln1144_1_fu_423_p2),
        .I2(icmp_ln1144_2_fu_441_p2),
        .I3(\p_0_0_0480_1667_load_reg_749_reg[9]_0 [8]),
        .O(conv3_i_i671_fu_606_p3[8]));
  LUT4 #(
    .INIT(16'hEB28)) 
    \conv3_i_i671_reg_757[9]_i_1 
       (.I0(add_ln1149_1_fu_584_p2[11]),
        .I1(icmp_ln1144_1_fu_423_p2),
        .I2(icmp_ln1144_2_fu_441_p2),
        .I3(\p_0_0_0480_1667_load_reg_749_reg[9]_0 [9]),
        .O(conv3_i_i671_fu_606_p3[9]));
  FDRE \conv3_i_i671_reg_757_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(conv3_i_i671_fu_606_p3[0]),
        .Q(\conv3_i_i188669_reg_767_reg[9]_0 [10]),
        .R(1'b0));
  FDRE \conv3_i_i671_reg_757_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(conv3_i_i671_fu_606_p3[1]),
        .Q(\conv3_i_i188669_reg_767_reg[9]_0 [11]),
        .R(1'b0));
  FDRE \conv3_i_i671_reg_757_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(conv3_i_i671_fu_606_p3[2]),
        .Q(\conv3_i_i188669_reg_767_reg[9]_0 [12]),
        .R(1'b0));
  FDRE \conv3_i_i671_reg_757_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(conv3_i_i671_fu_606_p3[3]),
        .Q(\conv3_i_i188669_reg_767_reg[9]_0 [13]),
        .R(1'b0));
  FDRE \conv3_i_i671_reg_757_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(conv3_i_i671_fu_606_p3[4]),
        .Q(\conv3_i_i188669_reg_767_reg[9]_0 [14]),
        .R(1'b0));
  FDRE \conv3_i_i671_reg_757_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(conv3_i_i671_fu_606_p3[5]),
        .Q(\conv3_i_i188669_reg_767_reg[9]_0 [15]),
        .R(1'b0));
  FDRE \conv3_i_i671_reg_757_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(conv3_i_i671_fu_606_p3[6]),
        .Q(\conv3_i_i188669_reg_767_reg[9]_0 [16]),
        .R(1'b0));
  FDRE \conv3_i_i671_reg_757_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(conv3_i_i671_fu_606_p3[7]),
        .Q(\conv3_i_i188669_reg_767_reg[9]_0 [17]),
        .R(1'b0));
  FDRE \conv3_i_i671_reg_757_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(conv3_i_i671_fu_606_p3[8]),
        .Q(\conv3_i_i188669_reg_767_reg[9]_0 [18]),
        .R(1'b0));
  FDRE \conv3_i_i671_reg_757_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(conv3_i_i671_fu_606_p3[9]),
        .Q(\conv3_i_i188669_reg_767_reg[9]_0 [19]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEB28)) 
    \conv3_i_i79670_reg_762[0]_i_1 
       (.I0(add_ln1148_1_fu_539_p2[2]),
        .I1(icmp_ln1144_1_fu_423_p2),
        .I2(icmp_ln1144_2_fu_441_p2),
        .I3(Q[0]),
        .O(conv3_i_i79670_fu_613_p3[0]));
  LUT4 #(
    .INIT(16'hEB28)) 
    \conv3_i_i79670_reg_762[1]_i_1 
       (.I0(add_ln1148_1_fu_539_p2[3]),
        .I1(icmp_ln1144_1_fu_423_p2),
        .I2(icmp_ln1144_2_fu_441_p2),
        .I3(Q[1]),
        .O(conv3_i_i79670_fu_613_p3[1]));
  LUT4 #(
    .INIT(16'hEB28)) 
    \conv3_i_i79670_reg_762[2]_i_1 
       (.I0(add_ln1148_1_fu_539_p2[4]),
        .I1(icmp_ln1144_1_fu_423_p2),
        .I2(icmp_ln1144_2_fu_441_p2),
        .I3(Q[2]),
        .O(conv3_i_i79670_fu_613_p3[2]));
  LUT4 #(
    .INIT(16'hEB28)) 
    \conv3_i_i79670_reg_762[3]_i_1 
       (.I0(add_ln1148_1_fu_539_p2[5]),
        .I1(icmp_ln1144_1_fu_423_p2),
        .I2(icmp_ln1144_2_fu_441_p2),
        .I3(Q[3]),
        .O(conv3_i_i79670_fu_613_p3[3]));
  LUT4 #(
    .INIT(16'hEB28)) 
    \conv3_i_i79670_reg_762[4]_i_1 
       (.I0(add_ln1148_1_fu_539_p2[6]),
        .I1(icmp_ln1144_1_fu_423_p2),
        .I2(icmp_ln1144_2_fu_441_p2),
        .I3(Q[4]),
        .O(conv3_i_i79670_fu_613_p3[4]));
  LUT4 #(
    .INIT(16'hEB28)) 
    \conv3_i_i79670_reg_762[5]_i_1 
       (.I0(add_ln1148_1_fu_539_p2[7]),
        .I1(icmp_ln1144_1_fu_423_p2),
        .I2(icmp_ln1144_2_fu_441_p2),
        .I3(Q[5]),
        .O(conv3_i_i79670_fu_613_p3[5]));
  LUT4 #(
    .INIT(16'hEB28)) 
    \conv3_i_i79670_reg_762[6]_i_1 
       (.I0(add_ln1148_1_fu_539_p2[8]),
        .I1(icmp_ln1144_1_fu_423_p2),
        .I2(icmp_ln1144_2_fu_441_p2),
        .I3(Q[6]),
        .O(conv3_i_i79670_fu_613_p3[6]));
  LUT4 #(
    .INIT(16'hEB28)) 
    \conv3_i_i79670_reg_762[7]_i_1 
       (.I0(add_ln1148_1_fu_539_p2[9]),
        .I1(icmp_ln1144_1_fu_423_p2),
        .I2(icmp_ln1144_2_fu_441_p2),
        .I3(Q[7]),
        .O(conv3_i_i79670_fu_613_p3[7]));
  LUT4 #(
    .INIT(16'hEB28)) 
    \conv3_i_i79670_reg_762[8]_i_1 
       (.I0(add_ln1148_1_fu_539_p2[10]),
        .I1(icmp_ln1144_1_fu_423_p2),
        .I2(icmp_ln1144_2_fu_441_p2),
        .I3(Q[8]),
        .O(conv3_i_i79670_fu_613_p3[8]));
  LUT4 #(
    .INIT(16'hEB28)) 
    \conv3_i_i79670_reg_762[9]_i_1 
       (.I0(add_ln1148_1_fu_539_p2[11]),
        .I1(icmp_ln1144_1_fu_423_p2),
        .I2(icmp_ln1144_2_fu_441_p2),
        .I3(Q[9]),
        .O(conv3_i_i79670_fu_613_p3[9]));
  FDRE \conv3_i_i79670_reg_762_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(conv3_i_i79670_fu_613_p3[0]),
        .Q(\conv3_i_i188669_reg_767_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \conv3_i_i79670_reg_762_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(conv3_i_i79670_fu_613_p3[1]),
        .Q(\conv3_i_i188669_reg_767_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \conv3_i_i79670_reg_762_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(conv3_i_i79670_fu_613_p3[2]),
        .Q(\conv3_i_i188669_reg_767_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \conv3_i_i79670_reg_762_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(conv3_i_i79670_fu_613_p3[3]),
        .Q(\conv3_i_i188669_reg_767_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \conv3_i_i79670_reg_762_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(conv3_i_i79670_fu_613_p3[4]),
        .Q(\conv3_i_i188669_reg_767_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \conv3_i_i79670_reg_762_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(conv3_i_i79670_fu_613_p3[5]),
        .Q(\conv3_i_i188669_reg_767_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \conv3_i_i79670_reg_762_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(conv3_i_i79670_fu_613_p3[6]),
        .Q(\conv3_i_i188669_reg_767_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \conv3_i_i79670_reg_762_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(conv3_i_i79670_fu_613_p3[7]),
        .Q(\conv3_i_i188669_reg_767_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \conv3_i_i79670_reg_762_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(conv3_i_i79670_fu_613_p3[8]),
        .Q(\conv3_i_i188669_reg_767_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \conv3_i_i79670_reg_762_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(conv3_i_i79670_fu_613_p3[9]),
        .Q(\conv3_i_i188669_reg_767_reg[9]_0 [9]),
        .R(1'b0));
  design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln1101_fu_217_p2),
        .D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_66,flow_control_loop_pipe_sequential_init_U_n_67,flow_control_loop_pipe_sequential_init_U_n_68,flow_control_loop_pipe_sequential_init_U_n_69,flow_control_loop_pipe_sequential_init_U_n_70,flow_control_loop_pipe_sequential_init_U_n_71,flow_control_loop_pipe_sequential_init_U_n_72,flow_control_loop_pipe_sequential_init_U_n_73}),
        .E(x_fu_110),
        .Q({\x_fu_110_reg_n_5_[16] ,\x_fu_110_reg_n_5_[15] ,\x_fu_110_reg_n_5_[14] ,\x_fu_110_reg_n_5_[13] ,\x_fu_110_reg_n_5_[12] ,\x_fu_110_reg_n_5_[11] ,\x_fu_110_reg_n_5_[10] ,\x_fu_110_reg_n_5_[9] ,\x_fu_110_reg_n_5_[8] ,\x_fu_110_reg_n_5_[7] ,\x_fu_110_reg_n_5_[6] ,\x_fu_110_reg_n_5_[5] ,\x_fu_110_reg_n_5_[4] ,\x_fu_110_reg_n_5_[3] ,\x_fu_110_reg_n_5_[2] ,\x_fu_110_reg_n_5_[1] ,\x_fu_110_reg_n_5_[0] }),
        .S({flow_control_loop_pipe_sequential_init_U_n_59,flow_control_loop_pipe_sequential_init_U_n_60,flow_control_loop_pipe_sequential_init_U_n_61,flow_control_loop_pipe_sequential_init_U_n_62,flow_control_loop_pipe_sequential_init_U_n_63,flow_control_loop_pipe_sequential_init_U_n_64}),
        .SR(SR),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_reg(p_0_0_0483_1662_fu_114),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_loop_exit_ready_pp0_iter2_reg(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_9),
        .ap_loop_init_int_reg_1(ap_loop_init_int_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\conv2_i_i_lcssa687_fu_76_reg[0] (\conv2_i_i_lcssa687_fu_76_reg[0] ),
        .\conv2_i_i_lcssa687_load_reg_289_reg[6] ({flow_control_loop_pipe_sequential_init_U_n_52,flow_control_loop_pipe_sequential_init_U_n_53,flow_control_loop_pipe_sequential_init_U_n_54,flow_control_loop_pipe_sequential_init_U_n_55,flow_control_loop_pipe_sequential_init_U_n_56,flow_control_loop_pipe_sequential_init_U_n_57,flow_control_loop_pipe_sequential_init_U_n_58}),
        .grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_ready(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_ready),
        .grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg(p_0_0_0480_1667_fu_126),
        .grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg_0(flow_control_loop_pipe_sequential_init_U_n_65),
        .icmp_ln1101_reg_721(icmp_ln1101_reg_721),
        .\icmp_ln1101_reg_721_reg[0] (flow_control_loop_pipe_sequential_init_U_n_14),
        .\icmp_ln1101_reg_721_reg[0]_0 (\icmp_ln1101_reg_721_reg[0]_0 ),
        .icmp_ln1107_fu_229_p2_carry(icmp_ln1107_fu_229_p2_carry_0),
        .icmp_ln1107_reg_725(icmp_ln1107_reg_725),
        .icmp_ln1159_reg_729_pp0_iter2_reg(icmp_ln1159_reg_729_pp0_iter2_reg),
        .\icmp_ln1159_reg_729_pp0_iter2_reg_reg[0] (flow_control_loop_pipe_sequential_init_U_n_7),
        .\icmp_ln1159_reg_729_reg[0] (flow_control_loop_pipe_sequential_init_U_n_13),
        .\icmp_ln1159_reg_729_reg[0]_0 (\icmp_ln1159_reg_729_reg_n_5_[0] ),
        .imgRgb_empty_n(imgRgb_empty_n),
        .imgUnzip_full_n(imgUnzip_full_n),
        .\p_0_0_0477655_lcssa668693_load_reg_304_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31}),
        .\p_0_0_0478653_lcssa666691_load_reg_299_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41}),
        .\p_0_0_0479657_lcssa664689_load_reg_294_reg[9] (p_0_in),
        .\p_0_0_0480_1667_fu_126_reg[0] (\p_0_0_0480_1667_fu_126_reg[0]_0 ),
        .\p_0_0_0480_1667_fu_126_reg[9] (\p_0_0_0480_1667_fu_126_reg[9]_0 ),
        .\p_0_0_0481_1665_fu_122_reg[9] (\p_0_0_0481_1665_fu_122_reg[9]_0 ),
        .\p_0_0_0482_1663_fu_118_reg[9] (\p_0_0_0482_1663_fu_118_reg[9]_0 ),
        .\p_0_0_0482_1663_fu_118_reg[9]_0 (\p_0_0_0482_1663_fu_118_reg[9]_1 ),
        .\p_0_0_0482_1663_fu_118_reg[9]_1 (\p_0_0_0482_1663_fu_118_reg[9]_2 ),
        .\p_0_0_0483_1662_fu_114_reg[6] (\p_0_0_0483_1662_fu_114_reg[6]_1 ),
        .trunc_ln1_fu_407_p4(trunc_ln1_fu_407_p4),
        .\x_fu_110_reg[15] ({flow_control_loop_pipe_sequential_init_U_n_74,flow_control_loop_pipe_sequential_init_U_n_75,flow_control_loop_pipe_sequential_init_U_n_76,flow_control_loop_pipe_sequential_init_U_n_77,flow_control_loop_pipe_sequential_init_U_n_78,flow_control_loop_pipe_sequential_init_U_n_79,flow_control_loop_pipe_sequential_init_U_n_80,flow_control_loop_pipe_sequential_init_U_n_81}),
        .\x_fu_110_reg[16] (x_2_fu_223_p2));
  CARRY8 icmp_ln1101_fu_217_p2_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln1101_fu_217_p2_carry_CO_UNCONNECTED[7:6],icmp_ln1101_fu_217_p2,icmp_ln1101_fu_217_p2_carry_n_8,icmp_ln1101_fu_217_p2_carry_n_9,icmp_ln1101_fu_217_p2_carry_n_10,icmp_ln1101_fu_217_p2_carry_n_11,icmp_ln1101_fu_217_p2_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1101_fu_217_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_59,flow_control_loop_pipe_sequential_init_U_n_60,flow_control_loop_pipe_sequential_init_U_n_61,flow_control_loop_pipe_sequential_init_U_n_62,flow_control_loop_pipe_sequential_init_U_n_63,flow_control_loop_pipe_sequential_init_U_n_64}));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1101_reg_721[0]_i_1 
       (.I0(flow_control_loop_pipe_sequential_init_U_n_7),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \icmp_ln1101_reg_721_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1101_reg_721),
        .Q(icmp_ln1101_reg_721_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln1101_reg_721_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1101_fu_217_p2),
        .Q(icmp_ln1101_reg_721),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 icmp_ln1107_fu_229_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln1107_fu_229_p2_carry_n_5,icmp_ln1107_fu_229_p2_carry_n_6,icmp_ln1107_fu_229_p2_carry_n_7,icmp_ln1107_fu_229_p2_carry_n_8,icmp_ln1107_fu_229_p2_carry_n_9,icmp_ln1107_fu_229_p2_carry_n_10,icmp_ln1107_fu_229_p2_carry_n_11,icmp_ln1107_fu_229_p2_carry_n_12}),
        .DI({flow_control_loop_pipe_sequential_init_U_n_66,flow_control_loop_pipe_sequential_init_U_n_67,flow_control_loop_pipe_sequential_init_U_n_68,flow_control_loop_pipe_sequential_init_U_n_69,flow_control_loop_pipe_sequential_init_U_n_70,flow_control_loop_pipe_sequential_init_U_n_71,flow_control_loop_pipe_sequential_init_U_n_72,flow_control_loop_pipe_sequential_init_U_n_73}),
        .O(NLW_icmp_ln1107_fu_229_p2_carry_O_UNCONNECTED[7:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_74,flow_control_loop_pipe_sequential_init_U_n_75,flow_control_loop_pipe_sequential_init_U_n_76,flow_control_loop_pipe_sequential_init_U_n_77,flow_control_loop_pipe_sequential_init_U_n_78,flow_control_loop_pipe_sequential_init_U_n_79,flow_control_loop_pipe_sequential_init_U_n_80,flow_control_loop_pipe_sequential_init_U_n_81}));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 icmp_ln1107_fu_229_p2_carry__0
       (.CI(icmp_ln1107_fu_229_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln1107_fu_229_p2_carry__0_CO_UNCONNECTED[7:1],icmp_ln1107_fu_229_p2}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1107_fu_229_p2_carry__0_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_65}));
  FDRE \icmp_ln1107_reg_725_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1107_fu_229_p2),
        .Q(icmp_ln1107_reg_725),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln1144_1_fu_423_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln1144_1_fu_423_p2_carry_CO_UNCONNECTED[7:4],icmp_ln1144_1_fu_423_p2,icmp_ln1144_1_fu_423_p2_carry_n_10,icmp_ln1144_1_fu_423_p2_carry_n_11,icmp_ln1144_1_fu_423_p2_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,icmp_ln1144_1_fu_423_p2_carry_i_1_n_5,icmp_ln1144_1_fu_423_p2_carry_i_2_n_5,icmp_ln1144_1_fu_423_p2_carry_i_3_n_5,icmp_ln1144_1_fu_423_p2_carry_i_4_n_5}),
        .O(NLW_icmp_ln1144_1_fu_423_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,icmp_ln1144_1_fu_423_p2_carry_i_5_n_5,icmp_ln1144_1_fu_423_p2_carry_i_6_n_5,icmp_ln1144_1_fu_423_p2_carry_i_7_n_5,icmp_ln1144_1_fu_423_p2_carry_i_8_n_5}));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln1144_1_fu_423_p2_carry_i_1
       (.I0(trunc_ln1_fu_407_p4[6]),
        .I1(\p_0_0_0483_1662_fu_114_reg[6]_0 [6]),
        .O(icmp_ln1144_1_fu_423_p2_carry_i_1_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln1144_1_fu_423_p2_carry_i_2
       (.I0(\p_0_0_0483_1662_fu_114_reg[6]_0 [5]),
        .I1(trunc_ln1_fu_407_p4[5]),
        .I2(trunc_ln1_fu_407_p4[4]),
        .I3(\p_0_0_0483_1662_fu_114_reg[6]_0 [4]),
        .O(icmp_ln1144_1_fu_423_p2_carry_i_2_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln1144_1_fu_423_p2_carry_i_3
       (.I0(\p_0_0_0483_1662_fu_114_reg[6]_0 [3]),
        .I1(trunc_ln1_fu_407_p4[3]),
        .I2(trunc_ln1_fu_407_p4[2]),
        .I3(\p_0_0_0483_1662_fu_114_reg[6]_0 [2]),
        .O(icmp_ln1144_1_fu_423_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln1144_1_fu_423_p2_carry_i_4
       (.I0(\p_0_0_0483_1662_fu_114_reg[6]_0 [1]),
        .I1(trunc_ln1_fu_407_p4[1]),
        .I2(trunc_ln1_fu_407_p4[0]),
        .I3(\p_0_0_0483_1662_fu_114_reg[6]_0 [0]),
        .O(icmp_ln1144_1_fu_423_p2_carry_i_4_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    icmp_ln1144_1_fu_423_p2_carry_i_5
       (.I0(\p_0_0_0483_1662_fu_114_reg[6]_0 [6]),
        .I1(trunc_ln1_fu_407_p4[6]),
        .O(icmp_ln1144_1_fu_423_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1144_1_fu_423_p2_carry_i_6
       (.I0(trunc_ln1_fu_407_p4[5]),
        .I1(\p_0_0_0483_1662_fu_114_reg[6]_0 [5]),
        .I2(trunc_ln1_fu_407_p4[4]),
        .I3(\p_0_0_0483_1662_fu_114_reg[6]_0 [4]),
        .O(icmp_ln1144_1_fu_423_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1144_1_fu_423_p2_carry_i_7
       (.I0(trunc_ln1_fu_407_p4[3]),
        .I1(\p_0_0_0483_1662_fu_114_reg[6]_0 [3]),
        .I2(trunc_ln1_fu_407_p4[2]),
        .I3(\p_0_0_0483_1662_fu_114_reg[6]_0 [2]),
        .O(icmp_ln1144_1_fu_423_p2_carry_i_7_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1144_1_fu_423_p2_carry_i_8
       (.I0(trunc_ln1_fu_407_p4[1]),
        .I1(\p_0_0_0483_1662_fu_114_reg[6]_0 [1]),
        .I2(trunc_ln1_fu_407_p4[0]),
        .I3(\p_0_0_0483_1662_fu_114_reg[6]_0 [0]),
        .O(icmp_ln1144_1_fu_423_p2_carry_i_8_n_5));
  CARRY8 icmp_ln1144_2_fu_441_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln1144_2_fu_441_p2_carry_CO_UNCONNECTED[7:4],icmp_ln1144_2_fu_441_p2,icmp_ln1144_2_fu_441_p2_carry_n_10,icmp_ln1144_2_fu_441_p2_carry_n_11,icmp_ln1144_2_fu_441_p2_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,icmp_ln1144_2_fu_441_p2_carry_i_1_n_5,icmp_ln1144_2_fu_441_p2_carry_i_2_n_5,icmp_ln1144_2_fu_441_p2_carry_i_3_n_5,icmp_ln1144_2_fu_441_p2_carry_i_4_n_5}),
        .O(NLW_icmp_ln1144_2_fu_441_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,icmp_ln1144_2_fu_441_p2_carry_i_5_n_5,icmp_ln1144_2_fu_441_p2_carry_i_6_n_5,icmp_ln1144_2_fu_441_p2_carry_i_7_n_5,icmp_ln1144_2_fu_441_p2_carry_i_8_n_5}));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln1144_2_fu_441_p2_carry_i_1
       (.I0(\p_0_0_0483_1662_fu_114_reg[6]_0 [6]),
        .I1(icmp_ln1144_2_fu_441_p2_carry_0[6]),
        .O(icmp_ln1144_2_fu_441_p2_carry_i_1_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1144_2_fu_441_p2_carry_i_2
       (.I0(\p_0_0_0483_1662_fu_114_reg[6]_0 [5]),
        .I1(icmp_ln1144_2_fu_441_p2_carry_0[5]),
        .I2(\p_0_0_0483_1662_fu_114_reg[6]_0 [4]),
        .I3(icmp_ln1144_2_fu_441_p2_carry_0[4]),
        .O(icmp_ln1144_2_fu_441_p2_carry_i_2_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1144_2_fu_441_p2_carry_i_3
       (.I0(\p_0_0_0483_1662_fu_114_reg[6]_0 [3]),
        .I1(icmp_ln1144_2_fu_441_p2_carry_0[3]),
        .I2(\p_0_0_0483_1662_fu_114_reg[6]_0 [2]),
        .I3(icmp_ln1144_2_fu_441_p2_carry_0[2]),
        .O(icmp_ln1144_2_fu_441_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1144_2_fu_441_p2_carry_i_4
       (.I0(\p_0_0_0483_1662_fu_114_reg[6]_0 [1]),
        .I1(icmp_ln1144_2_fu_441_p2_carry_0[1]),
        .I2(\p_0_0_0483_1662_fu_114_reg[6]_0 [0]),
        .I3(icmp_ln1144_2_fu_441_p2_carry_0[0]),
        .O(icmp_ln1144_2_fu_441_p2_carry_i_4_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    icmp_ln1144_2_fu_441_p2_carry_i_5
       (.I0(icmp_ln1144_2_fu_441_p2_carry_0[6]),
        .I1(\p_0_0_0483_1662_fu_114_reg[6]_0 [6]),
        .O(icmp_ln1144_2_fu_441_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1144_2_fu_441_p2_carry_i_6
       (.I0(icmp_ln1144_2_fu_441_p2_carry_0[5]),
        .I1(\p_0_0_0483_1662_fu_114_reg[6]_0 [5]),
        .I2(icmp_ln1144_2_fu_441_p2_carry_0[4]),
        .I3(\p_0_0_0483_1662_fu_114_reg[6]_0 [4]),
        .O(icmp_ln1144_2_fu_441_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1144_2_fu_441_p2_carry_i_7
       (.I0(icmp_ln1144_2_fu_441_p2_carry_0[3]),
        .I1(\p_0_0_0483_1662_fu_114_reg[6]_0 [3]),
        .I2(icmp_ln1144_2_fu_441_p2_carry_0[2]),
        .I3(\p_0_0_0483_1662_fu_114_reg[6]_0 [2]),
        .O(icmp_ln1144_2_fu_441_p2_carry_i_7_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1144_2_fu_441_p2_carry_i_8
       (.I0(icmp_ln1144_2_fu_441_p2_carry_0[1]),
        .I1(\p_0_0_0483_1662_fu_114_reg[6]_0 [1]),
        .I2(icmp_ln1144_2_fu_441_p2_carry_0[0]),
        .I3(\p_0_0_0483_1662_fu_114_reg[6]_0 [0]),
        .O(icmp_ln1144_2_fu_441_p2_carry_i_8_n_5));
  FDRE \icmp_ln1159_reg_729_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1159_reg_729_reg_n_5_[0] ),
        .Q(icmp_ln1159_reg_729_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln1159_reg_729_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1159_reg_729_pp0_iter1_reg),
        .Q(icmp_ln1159_reg_729_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln1159_reg_729_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_13),
        .Q(\icmp_ln1159_reg_729_reg_n_5_[0] ),
        .R(1'b0));
  CARRY8 lum_fu_401_p2__2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({lum_fu_401_p2__2_carry_n_5,lum_fu_401_p2__2_carry_n_6,lum_fu_401_p2__2_carry_n_7,lum_fu_401_p2__2_carry_n_8,lum_fu_401_p2__2_carry_n_9,lum_fu_401_p2__2_carry_n_10,lum_fu_401_p2__2_carry_n_11,lum_fu_401_p2__2_carry_n_12}),
        .DI({lum_fu_401_p2__2_carry_i_1_n_5,lum_fu_401_p2__2_carry_i_2_n_5,lum_fu_401_p2__2_carry_i_3_n_5,lum_fu_401_p2__2_carry_i_4_n_5,lum_fu_401_p2__2_carry_i_5_n_5,lum_fu_401_p2__2_carry_i_6_n_5,lum_fu_401_p2__2_carry_i_7_n_5,zext_ln1129_4_fu_381_p1[0]}),
        .O({trunc_ln1_fu_407_p4[4:0],NLW_lum_fu_401_p2__2_carry_O_UNCONNECTED[2:0]}),
        .S({lum_fu_401_p2__2_carry_i_8_n_5,lum_fu_401_p2__2_carry_i_9_n_5,lum_fu_401_p2__2_carry_i_10_n_5,lum_fu_401_p2__2_carry_i_11_n_5,lum_fu_401_p2__2_carry_i_12_n_5,lum_fu_401_p2__2_carry_i_13_n_5,lum_fu_401_p2__2_carry_i_14_n_5,lum_fu_401_p2__2_carry_i_15_n_5}));
  CARRY8 lum_fu_401_p2__2_carry__0
       (.CI(lum_fu_401_p2__2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_lum_fu_401_p2__2_carry__0_CO_UNCONNECTED[7:2],trunc_ln1_fu_407_p4[6],NLW_lum_fu_401_p2__2_carry__0_CO_UNCONNECTED[0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln1129_2_fu_353_p1[8]}),
        .O({NLW_lum_fu_401_p2__2_carry__0_O_UNCONNECTED[7:1],trunc_ln1_fu_407_p4[5]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,lum_fu_401_p2__2_carry__0_i_1_n_5}));
  LUT5 #(
    .INIT(32'h1117E888)) 
    lum_fu_401_p2__2_carry__0_i_1
       (.I0(zext_ln1129_1_fu_339_p1[7]),
        .I1(zext_ln1129_2_fu_353_p1[7]),
        .I2(zext_ln1129_2_fu_353_p1[6]),
        .I3(zext_ln1129_1_fu_339_p1[6]),
        .I4(zext_ln1129_2_fu_353_p1[8]),
        .O(lum_fu_401_p2__2_carry__0_i_1_n_5));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    lum_fu_401_p2__2_carry_i_1
       (.I0(zext_ln1129_1_fu_339_p1[5]),
        .I1(zext_ln1129_2_fu_353_p1[5]),
        .I2(zext_ln1129_2_fu_353_p1[7]),
        .I3(zext_ln1129_4_fu_381_p1[6]),
        .I4(lum_fu_401_p2__2_carry_i_16_n_5),
        .O(lum_fu_401_p2__2_carry_i_1_n_5));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    lum_fu_401_p2__2_carry_i_10
       (.I0(lum_fu_401_p2__2_carry_i_3_n_5),
        .I1(zext_ln1129_4_fu_381_p1[5]),
        .I2(lum_fu_401_p2__2_carry_i_17_n_5),
        .I3(zext_ln1129_1_fu_339_p1[4]),
        .I4(zext_ln1129_2_fu_353_p1[4]),
        .I5(zext_ln1129_2_fu_353_p1[6]),
        .O(lum_fu_401_p2__2_carry_i_10_n_5));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    lum_fu_401_p2__2_carry_i_11
       (.I0(lum_fu_401_p2__2_carry_i_4_n_5),
        .I1(zext_ln1129_4_fu_381_p1[4]),
        .I2(lum_fu_401_p2__2_carry_i_18_n_5),
        .I3(zext_ln1129_1_fu_339_p1[3]),
        .I4(zext_ln1129_2_fu_353_p1[3]),
        .I5(zext_ln1129_2_fu_353_p1[5]),
        .O(lum_fu_401_p2__2_carry_i_11_n_5));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    lum_fu_401_p2__2_carry_i_12
       (.I0(lum_fu_401_p2__2_carry_i_5_n_5),
        .I1(zext_ln1129_4_fu_381_p1[3]),
        .I2(lum_fu_401_p2__2_carry_i_19_n_5),
        .I3(zext_ln1129_1_fu_339_p1[2]),
        .I4(zext_ln1129_2_fu_353_p1[2]),
        .I5(zext_ln1129_2_fu_353_p1[4]),
        .O(lum_fu_401_p2__2_carry_i_12_n_5));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    lum_fu_401_p2__2_carry_i_13
       (.I0(zext_ln1129_4_fu_381_p1[2]),
        .I1(lum_fu_401_p2__2_carry_i_20_n_5),
        .I2(zext_ln1129_2_fu_353_p1[1]),
        .I3(zext_ln1129_2_fu_353_p1[3]),
        .I4(zext_ln1129_1_fu_339_p1[1]),
        .I5(zext_ln1129_4_fu_381_p1[1]),
        .O(lum_fu_401_p2__2_carry_i_13_n_5));
  LUT4 #(
    .INIT(16'h566A)) 
    lum_fu_401_p2__2_carry_i_14
       (.I0(lum_fu_401_p2__2_carry_i_7_n_5),
        .I1(zext_ln1129_2_fu_353_p1[0]),
        .I2(zext_ln1129_1_fu_339_p1[0]),
        .I3(zext_ln1129_2_fu_353_p1[2]),
        .O(lum_fu_401_p2__2_carry_i_14_n_5));
  LUT4 #(
    .INIT(16'h6996)) 
    lum_fu_401_p2__2_carry_i_15
       (.I0(zext_ln1129_1_fu_339_p1[0]),
        .I1(zext_ln1129_2_fu_353_p1[0]),
        .I2(zext_ln1129_2_fu_353_p1[2]),
        .I3(zext_ln1129_4_fu_381_p1[0]),
        .O(lum_fu_401_p2__2_carry_i_15_n_5));
  LUT3 #(
    .INIT(8'h96)) 
    lum_fu_401_p2__2_carry_i_16
       (.I0(zext_ln1129_2_fu_353_p1[8]),
        .I1(zext_ln1129_1_fu_339_p1[6]),
        .I2(zext_ln1129_2_fu_353_p1[6]),
        .O(lum_fu_401_p2__2_carry_i_16_n_5));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT3 #(
    .INIT(8'h96)) 
    lum_fu_401_p2__2_carry_i_17
       (.I0(zext_ln1129_2_fu_353_p1[7]),
        .I1(zext_ln1129_1_fu_339_p1[5]),
        .I2(zext_ln1129_2_fu_353_p1[5]),
        .O(lum_fu_401_p2__2_carry_i_17_n_5));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT3 #(
    .INIT(8'h96)) 
    lum_fu_401_p2__2_carry_i_18
       (.I0(zext_ln1129_2_fu_353_p1[6]),
        .I1(zext_ln1129_1_fu_339_p1[4]),
        .I2(zext_ln1129_2_fu_353_p1[4]),
        .O(lum_fu_401_p2__2_carry_i_18_n_5));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT3 #(
    .INIT(8'h96)) 
    lum_fu_401_p2__2_carry_i_19
       (.I0(zext_ln1129_2_fu_353_p1[5]),
        .I1(zext_ln1129_1_fu_339_p1[3]),
        .I2(zext_ln1129_2_fu_353_p1[3]),
        .O(lum_fu_401_p2__2_carry_i_19_n_5));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    lum_fu_401_p2__2_carry_i_2
       (.I0(zext_ln1129_1_fu_339_p1[4]),
        .I1(zext_ln1129_2_fu_353_p1[4]),
        .I2(zext_ln1129_2_fu_353_p1[6]),
        .I3(zext_ln1129_4_fu_381_p1[5]),
        .I4(lum_fu_401_p2__2_carry_i_17_n_5),
        .O(lum_fu_401_p2__2_carry_i_2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT3 #(
    .INIT(8'h96)) 
    lum_fu_401_p2__2_carry_i_20
       (.I0(zext_ln1129_2_fu_353_p1[4]),
        .I1(zext_ln1129_1_fu_339_p1[2]),
        .I2(zext_ln1129_2_fu_353_p1[2]),
        .O(lum_fu_401_p2__2_carry_i_20_n_5));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    lum_fu_401_p2__2_carry_i_3
       (.I0(zext_ln1129_1_fu_339_p1[3]),
        .I1(zext_ln1129_2_fu_353_p1[3]),
        .I2(zext_ln1129_2_fu_353_p1[5]),
        .I3(zext_ln1129_4_fu_381_p1[4]),
        .I4(lum_fu_401_p2__2_carry_i_18_n_5),
        .O(lum_fu_401_p2__2_carry_i_3_n_5));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    lum_fu_401_p2__2_carry_i_4
       (.I0(zext_ln1129_1_fu_339_p1[2]),
        .I1(zext_ln1129_2_fu_353_p1[2]),
        .I2(zext_ln1129_2_fu_353_p1[4]),
        .I3(zext_ln1129_4_fu_381_p1[3]),
        .I4(lum_fu_401_p2__2_carry_i_19_n_5),
        .O(lum_fu_401_p2__2_carry_i_4_n_5));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    lum_fu_401_p2__2_carry_i_5
       (.I0(zext_ln1129_4_fu_381_p1[2]),
        .I1(lum_fu_401_p2__2_carry_i_20_n_5),
        .I2(zext_ln1129_1_fu_339_p1[1]),
        .I3(zext_ln1129_2_fu_353_p1[3]),
        .I4(zext_ln1129_2_fu_353_p1[1]),
        .O(lum_fu_401_p2__2_carry_i_5_n_5));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    lum_fu_401_p2__2_carry_i_6
       (.I0(zext_ln1129_2_fu_353_p1[1]),
        .I1(zext_ln1129_2_fu_353_p1[3]),
        .I2(zext_ln1129_1_fu_339_p1[1]),
        .I3(lum_fu_401_p2__2_carry_i_20_n_5),
        .I4(zext_ln1129_4_fu_381_p1[2]),
        .O(lum_fu_401_p2__2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h6996)) 
    lum_fu_401_p2__2_carry_i_7
       (.I0(zext_ln1129_1_fu_339_p1[1]),
        .I1(zext_ln1129_2_fu_353_p1[3]),
        .I2(zext_ln1129_2_fu_353_p1[1]),
        .I3(zext_ln1129_4_fu_381_p1[1]),
        .O(lum_fu_401_p2__2_carry_i_7_n_5));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    lum_fu_401_p2__2_carry_i_8
       (.I0(lum_fu_401_p2__2_carry_i_1_n_5),
        .I1(zext_ln1129_2_fu_353_p1[7]),
        .I2(zext_ln1129_1_fu_339_p1[7]),
        .I3(zext_ln1129_1_fu_339_p1[6]),
        .I4(zext_ln1129_2_fu_353_p1[6]),
        .I5(zext_ln1129_2_fu_353_p1[8]),
        .O(lum_fu_401_p2__2_carry_i_8_n_5));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    lum_fu_401_p2__2_carry_i_9
       (.I0(lum_fu_401_p2__2_carry_i_2_n_5),
        .I1(zext_ln1129_4_fu_381_p1[6]),
        .I2(lum_fu_401_p2__2_carry_i_16_n_5),
        .I3(zext_ln1129_1_fu_339_p1[5]),
        .I4(zext_ln1129_2_fu_353_p1[5]),
        .I5(zext_ln1129_2_fu_353_p1[7]),
        .O(lum_fu_401_p2__2_carry_i_9_n_5));
  LUT6 #(
    .INIT(64'hF0F0D2F0F0F0F0F0)) 
    \mOutPtr[2]_i_1__6 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(flow_control_loop_pipe_sequential_init_U_n_7),
        .I2(push_0),
        .I3(\conv2_i_i_lcssa687_fu_76_reg[0] [1]),
        .I4(icmp_ln1101_reg_721),
        .I5(icmp_ln1107_reg_725),
        .O(ap_enable_reg_pp0_iter1_reg_1));
  LUT6 #(
    .INIT(64'hF0F0D0F0F0F0F0F0)) 
    \mOutPtr[2]_i_3__3 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(flow_control_loop_pipe_sequential_init_U_n_7),
        .I2(push_0),
        .I3(\conv2_i_i_lcssa687_fu_76_reg[0] [1]),
        .I4(icmp_ln1101_reg_721),
        .I5(icmp_ln1107_reg_725),
        .O(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \p_0_0_0479657_lcssa664689_fu_80[9]_i_1 
       (.I0(flow_control_loop_pipe_sequential_init_U_n_7),
        .I1(ap_loop_exit_ready_pp0_iter2_reg),
        .I2(\conv2_i_i_lcssa687_fu_76_reg[0] [1]),
        .I3(icmp_ln1101_reg_721_pp0_iter1_reg),
        .O(ap_loop_exit_ready_pp0_iter2_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1667_fu_126_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_31),
        .Q(\p_0_0_0480_1667_fu_126_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1667_fu_126_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_30),
        .Q(\p_0_0_0480_1667_fu_126_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1667_fu_126_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(\p_0_0_0480_1667_fu_126_reg_n_5_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1667_fu_126_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(zext_ln1129_4_fu_381_p1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1667_fu_126_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_27),
        .Q(zext_ln1129_4_fu_381_p1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1667_fu_126_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_26),
        .Q(zext_ln1129_4_fu_381_p1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1667_fu_126_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_25),
        .Q(zext_ln1129_4_fu_381_p1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1667_fu_126_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(zext_ln1129_4_fu_381_p1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1667_fu_126_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(zext_ln1129_4_fu_381_p1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1667_fu_126_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(zext_ln1129_4_fu_381_p1[6]),
        .R(1'b0));
  FDRE \p_0_0_0480_1667_load_reg_749_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7490),
        .D(\p_0_0_0480_1667_fu_126_reg_n_5_[0] ),
        .Q(\p_0_0_0480_1667_load_reg_749_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_0480_1667_load_reg_749_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7490),
        .D(\p_0_0_0480_1667_fu_126_reg_n_5_[1] ),
        .Q(\p_0_0_0480_1667_load_reg_749_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_0480_1667_load_reg_749_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7490),
        .D(\p_0_0_0480_1667_fu_126_reg_n_5_[2] ),
        .Q(\p_0_0_0480_1667_load_reg_749_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_0480_1667_load_reg_749_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7490),
        .D(zext_ln1129_4_fu_381_p1[0]),
        .Q(\p_0_0_0480_1667_load_reg_749_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_0480_1667_load_reg_749_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7490),
        .D(zext_ln1129_4_fu_381_p1[1]),
        .Q(\p_0_0_0480_1667_load_reg_749_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_0480_1667_load_reg_749_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7490),
        .D(zext_ln1129_4_fu_381_p1[2]),
        .Q(\p_0_0_0480_1667_load_reg_749_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_0480_1667_load_reg_749_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7490),
        .D(zext_ln1129_4_fu_381_p1[3]),
        .Q(\p_0_0_0480_1667_load_reg_749_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_0480_1667_load_reg_749_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7490),
        .D(zext_ln1129_4_fu_381_p1[4]),
        .Q(\p_0_0_0480_1667_load_reg_749_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \p_0_0_0480_1667_load_reg_749_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7490),
        .D(zext_ln1129_4_fu_381_p1[5]),
        .Q(\p_0_0_0480_1667_load_reg_749_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \p_0_0_0480_1667_load_reg_749_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7490),
        .D(zext_ln1129_4_fu_381_p1[6]),
        .Q(\p_0_0_0480_1667_load_reg_749_reg[9]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1665_fu_122_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_41),
        .Q(\p_0_0_0481_1665_fu_122_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1665_fu_122_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_40),
        .Q(zext_ln1129_2_fu_353_p1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1665_fu_122_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_39),
        .Q(zext_ln1129_2_fu_353_p1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1665_fu_122_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_38),
        .Q(zext_ln1129_2_fu_353_p1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1665_fu_122_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_37),
        .Q(zext_ln1129_2_fu_353_p1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1665_fu_122_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_36),
        .Q(zext_ln1129_2_fu_353_p1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1665_fu_122_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_35),
        .Q(zext_ln1129_2_fu_353_p1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1665_fu_122_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_34),
        .Q(zext_ln1129_2_fu_353_p1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1665_fu_122_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_33),
        .Q(zext_ln1129_2_fu_353_p1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1665_fu_122_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_32),
        .Q(zext_ln1129_2_fu_353_p1[8]),
        .R(1'b0));
  FDRE \p_0_0_0481_1665_load_reg_741_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7490),
        .D(\p_0_0_0481_1665_fu_122_reg_n_5_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \p_0_0_0481_1665_load_reg_741_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7490),
        .D(zext_ln1129_2_fu_353_p1[0]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \p_0_0_0481_1665_load_reg_741_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7490),
        .D(zext_ln1129_2_fu_353_p1[1]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \p_0_0_0481_1665_load_reg_741_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7490),
        .D(zext_ln1129_2_fu_353_p1[2]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \p_0_0_0481_1665_load_reg_741_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7490),
        .D(zext_ln1129_2_fu_353_p1[3]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \p_0_0_0481_1665_load_reg_741_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7490),
        .D(zext_ln1129_2_fu_353_p1[4]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \p_0_0_0481_1665_load_reg_741_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7490),
        .D(zext_ln1129_2_fu_353_p1[5]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \p_0_0_0481_1665_load_reg_741_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7490),
        .D(zext_ln1129_2_fu_353_p1[6]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \p_0_0_0481_1665_load_reg_741_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7490),
        .D(zext_ln1129_2_fu_353_p1[7]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \p_0_0_0481_1665_load_reg_741_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7490),
        .D(zext_ln1129_2_fu_353_p1[8]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1663_fu_118_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(p_0_in[0]),
        .Q(\p_0_0_0482_1663_fu_118_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1663_fu_118_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(p_0_in[1]),
        .Q(\p_0_0_0482_1663_fu_118_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1663_fu_118_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(p_0_in[2]),
        .Q(zext_ln1129_1_fu_339_p1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1663_fu_118_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(p_0_in[3]),
        .Q(zext_ln1129_1_fu_339_p1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1663_fu_118_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(p_0_in[4]),
        .Q(zext_ln1129_1_fu_339_p1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1663_fu_118_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(p_0_in[5]),
        .Q(zext_ln1129_1_fu_339_p1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1663_fu_118_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(p_0_in[6]),
        .Q(zext_ln1129_1_fu_339_p1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1663_fu_118_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(p_0_in[7]),
        .Q(zext_ln1129_1_fu_339_p1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1663_fu_118_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(p_0_in[8]),
        .Q(zext_ln1129_1_fu_339_p1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1663_fu_118_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(p_0_in[9]),
        .Q(zext_ln1129_1_fu_339_p1[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \p_0_0_0482_1663_load_reg_733[9]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(flow_control_loop_pipe_sequential_init_U_n_7),
        .O(p_0_0_0480_1667_load_reg_7490));
  FDRE \p_0_0_0482_1663_load_reg_733_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7490),
        .D(\p_0_0_0482_1663_fu_118_reg_n_5_[0] ),
        .Q(\p_0_0_0482_1663_load_reg_733_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_0482_1663_load_reg_733_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7490),
        .D(\p_0_0_0482_1663_fu_118_reg_n_5_[1] ),
        .Q(\p_0_0_0482_1663_load_reg_733_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_0482_1663_load_reg_733_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7490),
        .D(zext_ln1129_1_fu_339_p1[0]),
        .Q(\p_0_0_0482_1663_load_reg_733_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_0482_1663_load_reg_733_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7490),
        .D(zext_ln1129_1_fu_339_p1[1]),
        .Q(\p_0_0_0482_1663_load_reg_733_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_0482_1663_load_reg_733_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7490),
        .D(zext_ln1129_1_fu_339_p1[2]),
        .Q(\p_0_0_0482_1663_load_reg_733_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_0482_1663_load_reg_733_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7490),
        .D(zext_ln1129_1_fu_339_p1[3]),
        .Q(\p_0_0_0482_1663_load_reg_733_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_0482_1663_load_reg_733_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7490),
        .D(zext_ln1129_1_fu_339_p1[4]),
        .Q(\p_0_0_0482_1663_load_reg_733_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_0482_1663_load_reg_733_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7490),
        .D(zext_ln1129_1_fu_339_p1[5]),
        .Q(\p_0_0_0482_1663_load_reg_733_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \p_0_0_0482_1663_load_reg_733_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7490),
        .D(zext_ln1129_1_fu_339_p1[6]),
        .Q(\p_0_0_0482_1663_load_reg_733_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \p_0_0_0482_1663_load_reg_733_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7490),
        .D(zext_ln1129_1_fu_339_p1[7]),
        .Q(\p_0_0_0482_1663_load_reg_733_reg[9]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0483_1662_fu_114_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1662_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_58),
        .Q(\p_0_0_0483_1662_fu_114_reg[6]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0483_1662_fu_114_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1662_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_57),
        .Q(\p_0_0_0483_1662_fu_114_reg[6]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0483_1662_fu_114_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1662_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_56),
        .Q(\p_0_0_0483_1662_fu_114_reg[6]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0483_1662_fu_114_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1662_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_55),
        .Q(\p_0_0_0483_1662_fu_114_reg[6]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0483_1662_fu_114_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1662_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_54),
        .Q(\p_0_0_0483_1662_fu_114_reg[6]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0483_1662_fu_114_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1662_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_53),
        .Q(\p_0_0_0483_1662_fu_114_reg[6]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0483_1662_fu_114_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1662_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_52),
        .Q(\p_0_0_0483_1662_fu_114_reg[6]_0 [6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p_0_0_0483_1_lcssa679_fu_60[6]_i_1 
       (.I0(\conv2_i_i_lcssa687_fu_76_reg[0] [1]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(flow_control_loop_pipe_sequential_init_U_n_7),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_110_reg[0] 
       (.C(ap_clk),
        .CE(x_fu_110),
        .D(x_2_fu_223_p2[0]),
        .Q(\x_fu_110_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_110_reg[10] 
       (.C(ap_clk),
        .CE(x_fu_110),
        .D(x_2_fu_223_p2[10]),
        .Q(\x_fu_110_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_110_reg[11] 
       (.C(ap_clk),
        .CE(x_fu_110),
        .D(x_2_fu_223_p2[11]),
        .Q(\x_fu_110_reg_n_5_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_110_reg[12] 
       (.C(ap_clk),
        .CE(x_fu_110),
        .D(x_2_fu_223_p2[12]),
        .Q(\x_fu_110_reg_n_5_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_110_reg[13] 
       (.C(ap_clk),
        .CE(x_fu_110),
        .D(x_2_fu_223_p2[13]),
        .Q(\x_fu_110_reg_n_5_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_110_reg[14] 
       (.C(ap_clk),
        .CE(x_fu_110),
        .D(x_2_fu_223_p2[14]),
        .Q(\x_fu_110_reg_n_5_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_110_reg[15] 
       (.C(ap_clk),
        .CE(x_fu_110),
        .D(x_2_fu_223_p2[15]),
        .Q(\x_fu_110_reg_n_5_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_110_reg[16] 
       (.C(ap_clk),
        .CE(x_fu_110),
        .D(x_2_fu_223_p2[16]),
        .Q(\x_fu_110_reg_n_5_[16] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_110_reg[1] 
       (.C(ap_clk),
        .CE(x_fu_110),
        .D(x_2_fu_223_p2[1]),
        .Q(\x_fu_110_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_110_reg[2] 
       (.C(ap_clk),
        .CE(x_fu_110),
        .D(x_2_fu_223_p2[2]),
        .Q(\x_fu_110_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_110_reg[3] 
       (.C(ap_clk),
        .CE(x_fu_110),
        .D(x_2_fu_223_p2[3]),
        .Q(\x_fu_110_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_110_reg[4] 
       (.C(ap_clk),
        .CE(x_fu_110),
        .D(x_2_fu_223_p2[4]),
        .Q(\x_fu_110_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_110_reg[5] 
       (.C(ap_clk),
        .CE(x_fu_110),
        .D(x_2_fu_223_p2[5]),
        .Q(\x_fu_110_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_110_reg[6] 
       (.C(ap_clk),
        .CE(x_fu_110),
        .D(x_2_fu_223_p2[6]),
        .Q(\x_fu_110_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_110_reg[7] 
       (.C(ap_clk),
        .CE(x_fu_110),
        .D(x_2_fu_223_p2[7]),
        .Q(\x_fu_110_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_110_reg[8] 
       (.C(ap_clk),
        .CE(x_fu_110),
        .D(x_2_fu_223_p2[8]),
        .Q(\x_fu_110_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_110_reg[9] 
       (.C(ap_clk),
        .CE(x_fu_110),
        .D(x_2_fu_223_p2[9]),
        .Q(\x_fu_110_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
endmodule

module design_1_v_demosaic_0_0_fifo_w10_d2_S
   (imgBayer_empty_n,
    imgBayer_full_n,
    \SRL_SIG_reg[1][9] ,
    Q,
    \SRL_SIG_reg[0][9] ,
    addr,
    \SRL_SIG_reg[1][8] ,
    \SRL_SIG_reg[1][7] ,
    \SRL_SIG_reg[1][6] ,
    \SRL_SIG_reg[1][5] ,
    \SRL_SIG_reg[1][4] ,
    \SRL_SIG_reg[1][3] ,
    \SRL_SIG_reg[1][2] ,
    \SRL_SIG_reg[1][1] ,
    \SRL_SIG_reg[1][0] ,
    imgBayer_dout,
    ap_rst_n_inv,
    ap_clk,
    cmp84_reg_666,
    DOUTBDOUT,
    push,
    full_n_reg_0,
    E,
    D);
  output imgBayer_empty_n;
  output imgBayer_full_n;
  output \SRL_SIG_reg[1][9] ;
  output [9:0]Q;
  output [9:0]\SRL_SIG_reg[0][9] ;
  output [0:0]addr;
  output \SRL_SIG_reg[1][8] ;
  output \SRL_SIG_reg[1][7] ;
  output \SRL_SIG_reg[1][6] ;
  output \SRL_SIG_reg[1][5] ;
  output \SRL_SIG_reg[1][4] ;
  output \SRL_SIG_reg[1][3] ;
  output \SRL_SIG_reg[1][2] ;
  output \SRL_SIG_reg[1][1] ;
  output \SRL_SIG_reg[1][0] ;
  output [9:0]imgBayer_dout;
  input ap_rst_n_inv;
  input ap_clk;
  input cmp84_reg_666;
  input [9:0]DOUTBDOUT;
  input push;
  input full_n_reg_0;
  input [0:0]E;
  input [9:0]D;

  wire [9:0]D;
  wire [9:0]DOUTBDOUT;
  wire [0:0]E;
  wire [9:0]Q;
  wire [9:0]\SRL_SIG_reg[0][9] ;
  wire \SRL_SIG_reg[1][0] ;
  wire \SRL_SIG_reg[1][1] ;
  wire \SRL_SIG_reg[1][2] ;
  wire \SRL_SIG_reg[1][3] ;
  wire \SRL_SIG_reg[1][4] ;
  wire \SRL_SIG_reg[1][5] ;
  wire \SRL_SIG_reg[1][6] ;
  wire \SRL_SIG_reg[1][7] ;
  wire \SRL_SIG_reg[1][8] ;
  wire \SRL_SIG_reg[1][9] ;
  wire [0:0]addr;
  wire \addr[0]_i_1__0_n_5 ;
  wire \addr[0]_i_2__4_n_5 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire cmp84_reg_666;
  wire empty_n_i_1__5_n_5;
  wire full_n_i_1__5_n_5;
  wire full_n_reg_0;
  wire [9:0]imgBayer_dout;
  wire imgBayer_empty_n;
  wire imgBayer_full_n;
  wire [2:0]imgBayer_num_data_valid;
  wire \mOutPtr[0]_i_1__6_n_5 ;
  wire \mOutPtr[1]_i_1__7_n_5 ;
  wire \mOutPtr[2]_i_2__3_n_5 ;
  wire push;

  design_1_v_demosaic_0_0_fifo_w10_d2_S_ShiftReg U_design_1_v_demosaic_0_0_fifo_w10_d2_S_ShiftReg
       (.D(D),
        .DOUTBDOUT(DOUTBDOUT),
        .Q(Q),
        .\SRL_SIG_reg[0][9]_0 (\SRL_SIG_reg[0][9] ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][1]_0 (\SRL_SIG_reg[1][1] ),
        .\SRL_SIG_reg[1][2]_0 (\SRL_SIG_reg[1][2] ),
        .\SRL_SIG_reg[1][3]_0 (\SRL_SIG_reg[1][3] ),
        .\SRL_SIG_reg[1][4]_0 (\SRL_SIG_reg[1][4] ),
        .\SRL_SIG_reg[1][5]_0 (\SRL_SIG_reg[1][5] ),
        .\SRL_SIG_reg[1][6]_0 (\SRL_SIG_reg[1][6] ),
        .\SRL_SIG_reg[1][7]_0 (\SRL_SIG_reg[1][7] ),
        .\SRL_SIG_reg[1][8]_0 (\SRL_SIG_reg[1][8] ),
        .\SRL_SIG_reg[1][9]_0 (\SRL_SIG_reg[1][9] ),
        .ap_clk(ap_clk),
        .cmp84_reg_666(cmp84_reg_666),
        .imgBayer_dout(imgBayer_dout),
        .push(push),
        .ram_reg_bram_0(addr));
  LUT5 #(
    .INIT(32'hD9FB2604)) 
    \addr[0]_i_1__0 
       (.I0(push),
        .I1(full_n_reg_0),
        .I2(\addr[0]_i_2__4_n_5 ),
        .I3(imgBayer_empty_n),
        .I4(addr),
        .O(\addr[0]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \addr[0]_i_2__4 
       (.I0(imgBayer_num_data_valid[2]),
        .I1(imgBayer_num_data_valid[0]),
        .I2(imgBayer_num_data_valid[1]),
        .O(\addr[0]_i_2__4_n_5 ));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__0_n_5 ),
        .Q(addr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FF0000)) 
    empty_n_i_1__5
       (.I0(imgBayer_num_data_valid[2]),
        .I1(imgBayer_num_data_valid[0]),
        .I2(imgBayer_num_data_valid[1]),
        .I3(full_n_reg_0),
        .I4(push),
        .I5(imgBayer_empty_n),
        .O(empty_n_i_1__5_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__5_n_5),
        .Q(imgBayer_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FF0000)) 
    full_n_i_1__5
       (.I0(imgBayer_num_data_valid[2]),
        .I1(imgBayer_num_data_valid[0]),
        .I2(imgBayer_num_data_valid[1]),
        .I3(push),
        .I4(full_n_reg_0),
        .I5(imgBayer_full_n),
        .O(full_n_i_1__5_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_5),
        .Q(imgBayer_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(imgBayer_num_data_valid[0]),
        .O(\mOutPtr[0]_i_1__6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT4 #(
    .INIT(16'hA659)) 
    \mOutPtr[1]_i_1__7 
       (.I0(imgBayer_num_data_valid[0]),
        .I1(push),
        .I2(full_n_reg_0),
        .I3(imgBayer_num_data_valid[1]),
        .O(\mOutPtr[1]_i_1__7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT5 #(
    .INIT(32'hA6AAAA59)) 
    \mOutPtr[2]_i_2__3 
       (.I0(imgBayer_num_data_valid[2]),
        .I1(push),
        .I2(full_n_reg_0),
        .I3(imgBayer_num_data_valid[1]),
        .I4(imgBayer_num_data_valid[0]),
        .O(\mOutPtr[2]_i_2__3_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__6_n_5 ),
        .Q(imgBayer_num_data_valid[0]),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__7_n_5 ),
        .Q(imgBayer_num_data_valid[1]),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2__3_n_5 ),
        .Q(imgBayer_num_data_valid[2]),
        .R(ap_rst_n_inv));
endmodule

module design_1_v_demosaic_0_0_fifo_w10_d2_S_ShiftReg
   (\SRL_SIG_reg[1][9]_0 ,
    Q,
    \SRL_SIG_reg[0][9]_0 ,
    \SRL_SIG_reg[1][8]_0 ,
    \SRL_SIG_reg[1][7]_0 ,
    \SRL_SIG_reg[1][6]_0 ,
    \SRL_SIG_reg[1][5]_0 ,
    \SRL_SIG_reg[1][4]_0 ,
    \SRL_SIG_reg[1][3]_0 ,
    \SRL_SIG_reg[1][2]_0 ,
    \SRL_SIG_reg[1][1]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    imgBayer_dout,
    ram_reg_bram_0,
    cmp84_reg_666,
    DOUTBDOUT,
    push,
    D,
    ap_clk);
  output \SRL_SIG_reg[1][9]_0 ;
  output [9:0]Q;
  output [9:0]\SRL_SIG_reg[0][9]_0 ;
  output \SRL_SIG_reg[1][8]_0 ;
  output \SRL_SIG_reg[1][7]_0 ;
  output \SRL_SIG_reg[1][6]_0 ;
  output \SRL_SIG_reg[1][5]_0 ;
  output \SRL_SIG_reg[1][4]_0 ;
  output \SRL_SIG_reg[1][3]_0 ;
  output \SRL_SIG_reg[1][2]_0 ;
  output \SRL_SIG_reg[1][1]_0 ;
  output \SRL_SIG_reg[1][0]_0 ;
  output [9:0]imgBayer_dout;
  input ram_reg_bram_0;
  input cmp84_reg_666;
  input [9:0]DOUTBDOUT;
  input push;
  input [9:0]D;
  input ap_clk;

  wire [9:0]D;
  wire [9:0]DOUTBDOUT;
  wire [9:0]Q;
  wire [9:0]\SRL_SIG_reg[0][9]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][1]_0 ;
  wire \SRL_SIG_reg[1][2]_0 ;
  wire \SRL_SIG_reg[1][3]_0 ;
  wire \SRL_SIG_reg[1][4]_0 ;
  wire \SRL_SIG_reg[1][5]_0 ;
  wire \SRL_SIG_reg[1][6]_0 ;
  wire \SRL_SIG_reg[1][7]_0 ;
  wire \SRL_SIG_reg[1][8]_0 ;
  wire \SRL_SIG_reg[1][9]_0 ;
  wire ap_clk;
  wire cmp84_reg_666;
  wire [9:0]imgBayer_dout;
  wire push;
  wire ram_reg_bram_0;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0][9]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0][9]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0][9]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0][9]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0][9]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0][9]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0][9]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0][9]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0][9]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0][9]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][9]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][9]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][9]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][9]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][9]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][9]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][9]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][9]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][9]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][9]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \empty_146_fu_312[0]_i_2 
       (.I0(Q[0]),
        .I1(\SRL_SIG_reg[0][9]_0 [0]),
        .I2(ram_reg_bram_0),
        .I3(cmp84_reg_666),
        .I4(DOUTBDOUT[0]),
        .O(\SRL_SIG_reg[1][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \empty_146_fu_312[1]_i_2 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[0][9]_0 [1]),
        .I2(ram_reg_bram_0),
        .I3(cmp84_reg_666),
        .I4(DOUTBDOUT[1]),
        .O(\SRL_SIG_reg[1][1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \empty_146_fu_312[2]_i_2 
       (.I0(Q[2]),
        .I1(\SRL_SIG_reg[0][9]_0 [2]),
        .I2(ram_reg_bram_0),
        .I3(cmp84_reg_666),
        .I4(DOUTBDOUT[2]),
        .O(\SRL_SIG_reg[1][2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \empty_146_fu_312[3]_i_2 
       (.I0(Q[3]),
        .I1(\SRL_SIG_reg[0][9]_0 [3]),
        .I2(ram_reg_bram_0),
        .I3(cmp84_reg_666),
        .I4(DOUTBDOUT[3]),
        .O(\SRL_SIG_reg[1][3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \empty_146_fu_312[4]_i_2 
       (.I0(Q[4]),
        .I1(\SRL_SIG_reg[0][9]_0 [4]),
        .I2(ram_reg_bram_0),
        .I3(cmp84_reg_666),
        .I4(DOUTBDOUT[4]),
        .O(\SRL_SIG_reg[1][4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \empty_146_fu_312[5]_i_2 
       (.I0(Q[5]),
        .I1(\SRL_SIG_reg[0][9]_0 [5]),
        .I2(ram_reg_bram_0),
        .I3(cmp84_reg_666),
        .I4(DOUTBDOUT[5]),
        .O(\SRL_SIG_reg[1][5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \empty_146_fu_312[6]_i_2 
       (.I0(Q[6]),
        .I1(\SRL_SIG_reg[0][9]_0 [6]),
        .I2(ram_reg_bram_0),
        .I3(cmp84_reg_666),
        .I4(DOUTBDOUT[6]),
        .O(\SRL_SIG_reg[1][6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \empty_146_fu_312[7]_i_2 
       (.I0(Q[7]),
        .I1(\SRL_SIG_reg[0][9]_0 [7]),
        .I2(ram_reg_bram_0),
        .I3(cmp84_reg_666),
        .I4(DOUTBDOUT[7]),
        .O(\SRL_SIG_reg[1][7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \empty_146_fu_312[8]_i_2 
       (.I0(Q[8]),
        .I1(\SRL_SIG_reg[0][9]_0 [8]),
        .I2(ram_reg_bram_0),
        .I3(cmp84_reg_666),
        .I4(DOUTBDOUT[8]),
        .O(\SRL_SIG_reg[1][8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \empty_146_fu_312[9]_i_2 
       (.I0(Q[9]),
        .I1(\SRL_SIG_reg[0][9]_0 [9]),
        .I2(ram_reg_bram_0),
        .I3(cmp84_reg_666),
        .I4(DOUTBDOUT[9]),
        .O(\SRL_SIG_reg[1][9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_10
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[0][9]_0 [1]),
        .I2(ram_reg_bram_0),
        .O(imgBayer_dout[1]));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_11
       (.I0(Q[0]),
        .I1(\SRL_SIG_reg[0][9]_0 [0]),
        .I2(ram_reg_bram_0),
        .O(imgBayer_dout[0]));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_2
       (.I0(Q[9]),
        .I1(\SRL_SIG_reg[0][9]_0 [9]),
        .I2(ram_reg_bram_0),
        .O(imgBayer_dout[9]));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_3
       (.I0(Q[8]),
        .I1(\SRL_SIG_reg[0][9]_0 [8]),
        .I2(ram_reg_bram_0),
        .O(imgBayer_dout[8]));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_4
       (.I0(Q[7]),
        .I1(\SRL_SIG_reg[0][9]_0 [7]),
        .I2(ram_reg_bram_0),
        .O(imgBayer_dout[7]));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_5
       (.I0(Q[6]),
        .I1(\SRL_SIG_reg[0][9]_0 [6]),
        .I2(ram_reg_bram_0),
        .O(imgBayer_dout[6]));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_6
       (.I0(Q[5]),
        .I1(\SRL_SIG_reg[0][9]_0 [5]),
        .I2(ram_reg_bram_0),
        .O(imgBayer_dout[5]));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_7
       (.I0(Q[4]),
        .I1(\SRL_SIG_reg[0][9]_0 [4]),
        .I2(ram_reg_bram_0),
        .O(imgBayer_dout[4]));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_8
       (.I0(Q[3]),
        .I1(\SRL_SIG_reg[0][9]_0 [3]),
        .I2(ram_reg_bram_0),
        .O(imgBayer_dout[3]));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_9
       (.I0(Q[2]),
        .I1(\SRL_SIG_reg[0][9]_0 [2]),
        .I2(ram_reg_bram_0),
        .O(imgBayer_dout[2]));
endmodule

module design_1_v_demosaic_0_0_fifo_w16_d2_S
   (bayerPhase_c1_empty_n,
    bayerPhase_c1_full_n,
    \SRL_SIG_reg[1][15] ,
    \addr_reg[0]_0 ,
    ap_clk,
    DebayerRatBorBatR_U0_bayerPhase_c_write,
    \SRL_SIG_reg[0][15] ,
    D);
  output bayerPhase_c1_empty_n;
  output bayerPhase_c1_full_n;
  output [15:0]\SRL_SIG_reg[1][15] ;
  input \addr_reg[0]_0 ;
  input ap_clk;
  input DebayerRatBorBatR_U0_bayerPhase_c_write;
  input \SRL_SIG_reg[0][15] ;
  input [15:0]D;

  wire [15:0]D;
  wire DebayerRatBorBatR_U0_bayerPhase_c_write;
  wire \SRL_SIG_reg[0][15] ;
  wire [15:0]\SRL_SIG_reg[1][15] ;
  wire addr15_in__0;
  wire \addr[0]_i_1_n_5 ;
  wire \addr_reg[0]_0 ;
  wire \addr_reg_n_5_[0] ;
  wire ap_clk;
  wire bayerPhase_c1_empty_n;
  wire bayerPhase_c1_full_n;
  wire [2:0]bayerPhase_c1_num_data_valid;
  wire empty_n_i_1__4_n_5;
  wire full_n_i_1__4_n_5;
  wire \mOutPtr[0]_i_1__0_n_5 ;
  wire \mOutPtr[1]_i_1__4_n_5 ;
  wire \mOutPtr[2]_i_1__2_n_5 ;
  wire \mOutPtr[2]_i_2__2_n_5 ;
  wire p_6_in;
  wire p_9_in;
  wire push;

  design_1_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg_7 U_design_1_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg
       (.D(D),
        .E(push),
        .\SRL_SIG_reg[0][0]_0 (\addr_reg_n_5_[0] ),
        .\SRL_SIG_reg[0][15]_0 (bayerPhase_c1_full_n),
        .\SRL_SIG_reg[0][15]_1 (\SRL_SIG_reg[0][15] ),
        .\SRL_SIG_reg[1][15]_0 (\SRL_SIG_reg[1][15] ),
        .ap_clk(ap_clk));
  LUT6 #(
    .INIT(64'h8F7FFF7F70800080)) 
    \addr[0]_i_1 
       (.I0(bayerPhase_c1_full_n),
        .I1(\SRL_SIG_reg[0][15] ),
        .I2(bayerPhase_c1_empty_n),
        .I3(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .I4(addr15_in__0),
        .I5(\addr_reg_n_5_[0] ),
        .O(\addr[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2__0 
       (.I0(bayerPhase_c1_num_data_valid[0]),
        .I1(bayerPhase_c1_num_data_valid[2]),
        .I2(bayerPhase_c1_num_data_valid[1]),
        .O(addr15_in__0));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_5 ),
        .Q(\addr_reg_n_5_[0] ),
        .R(\addr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFF0000)) 
    empty_n_i_1__4
       (.I0(bayerPhase_c1_num_data_valid[2]),
        .I1(bayerPhase_c1_num_data_valid[0]),
        .I2(bayerPhase_c1_num_data_valid[1]),
        .I3(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .I4(bayerPhase_c1_empty_n),
        .I5(push),
        .O(empty_n_i_1__4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__4_n_5),
        .Q(bayerPhase_c1_empty_n),
        .R(\addr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1__4
       (.I0(bayerPhase_c1_num_data_valid[2]),
        .I1(bayerPhase_c1_num_data_valid[0]),
        .I2(bayerPhase_c1_num_data_valid[1]),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(bayerPhase_c1_full_n),
        .O(full_n_i_1__4_n_5));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    full_n_i_2__0
       (.I0(\SRL_SIG_reg[0][15] ),
        .I1(bayerPhase_c1_full_n),
        .I2(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .I3(bayerPhase_c1_empty_n),
        .O(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    full_n_i_3__0
       (.I0(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .I1(bayerPhase_c1_empty_n),
        .I2(\SRL_SIG_reg[0][15] ),
        .I3(bayerPhase_c1_full_n),
        .O(p_6_in));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_5),
        .Q(bayerPhase_c1_full_n),
        .S(\addr_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(bayerPhase_c1_num_data_valid[0]),
        .O(\mOutPtr[0]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'h9999699969996999)) 
    \mOutPtr[1]_i_1__4 
       (.I0(bayerPhase_c1_num_data_valid[0]),
        .I1(bayerPhase_c1_num_data_valid[1]),
        .I2(\SRL_SIG_reg[0][15] ),
        .I3(bayerPhase_c1_full_n),
        .I4(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .I5(bayerPhase_c1_empty_n),
        .O(\mOutPtr[1]_i_1__4_n_5 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[2]_i_1__2 
       (.I0(bayerPhase_c1_full_n),
        .I1(\SRL_SIG_reg[0][15] ),
        .I2(bayerPhase_c1_empty_n),
        .I3(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .O(\mOutPtr[2]_i_1__2_n_5 ));
  LUT6 #(
    .INIT(64'hE1E178E178E178E1)) 
    \mOutPtr[2]_i_2__2 
       (.I0(bayerPhase_c1_num_data_valid[0]),
        .I1(bayerPhase_c1_num_data_valid[1]),
        .I2(bayerPhase_c1_num_data_valid[2]),
        .I3(push),
        .I4(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .I5(bayerPhase_c1_empty_n),
        .O(\mOutPtr[2]_i_2__2_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__2_n_5 ),
        .D(\mOutPtr[0]_i_1__0_n_5 ),
        .Q(bayerPhase_c1_num_data_valid[0]),
        .R(\addr_reg[0]_0 ));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__2_n_5 ),
        .D(\mOutPtr[1]_i_1__4_n_5 ),
        .Q(bayerPhase_c1_num_data_valid[1]),
        .R(\addr_reg[0]_0 ));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__2_n_5 ),
        .D(\mOutPtr[2]_i_2__2_n_5 ),
        .Q(bayerPhase_c1_num_data_valid[2]),
        .R(\addr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_fifo_w16_d2_S" *) 
module design_1_v_demosaic_0_0_fifo_w16_d2_S_4
   (bayerPhase_c_empty_n,
    bayerPhase_c_full_n,
    \SRL_SIG_reg[1][0] ,
    \SRL_SIG_reg[1][15] ,
    full_n_reg_0,
    ap_clk,
    push,
    \mOutPtr_reg[2]_0 ,
    \mOutPtr_reg[1]_0 ,
    DebayerRandBatG_U0_ap_start,
    DebayerRatBorBatR_U0_bayerPhase_c_write,
    D);
  output bayerPhase_c_empty_n;
  output bayerPhase_c_full_n;
  output \SRL_SIG_reg[1][0] ;
  output [14:0]\SRL_SIG_reg[1][15] ;
  input full_n_reg_0;
  input ap_clk;
  input push;
  input \mOutPtr_reg[2]_0 ;
  input [0:0]\mOutPtr_reg[1]_0 ;
  input DebayerRandBatG_U0_ap_start;
  input DebayerRatBorBatR_U0_bayerPhase_c_write;
  input [15:0]D;

  wire [15:0]D;
  wire DebayerRandBatG_U0_ap_start;
  wire DebayerRatBorBatR_U0_bayerPhase_c_write;
  wire \SRL_SIG_reg[1][0] ;
  wire [14:0]\SRL_SIG_reg[1][15] ;
  wire addr15_in__2;
  wire \addr[0]_i_1_n_5 ;
  wire \addr_reg_n_5_[0] ;
  wire ap_clk;
  wire bayerPhase_c_empty_n;
  wire bayerPhase_c_full_n;
  wire [2:0]bayerPhase_c_num_data_valid;
  wire empty_n_i_1__3_n_5;
  wire full_n_i_1__3_n_5;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__2_n_5 ;
  wire \mOutPtr[1]_i_1__3_n_5 ;
  wire \mOutPtr[2]_i_1__1_n_5 ;
  wire \mOutPtr[2]_i_2__1_n_5 ;
  wire [0:0]\mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire p_6_in;
  wire p_9_in;
  wire push;

  design_1_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg U_design_1_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg
       (.D(D),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][15]_0 (\SRL_SIG_reg[1][15] ),
        .ap_clk(ap_clk),
        .push(push),
        .\x_phase_reg_387_reg[0] (\addr_reg_n_5_[0] ));
  LUT6 #(
    .INIT(64'h9F5FDF5F60A020A0)) 
    \addr[0]_i_1 
       (.I0(push),
        .I1(DebayerRandBatG_U0_ap_start),
        .I2(bayerPhase_c_empty_n),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(addr15_in__2),
        .I5(\addr_reg_n_5_[0] ),
        .O(\addr[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2__2 
       (.I0(bayerPhase_c_num_data_valid[0]),
        .I1(bayerPhase_c_num_data_valid[2]),
        .I2(bayerPhase_c_num_data_valid[1]),
        .O(addr15_in__2));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_5 ),
        .Q(\addr_reg_n_5_[0] ),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFF0000)) 
    empty_n_i_1__3
       (.I0(bayerPhase_c_num_data_valid[2]),
        .I1(bayerPhase_c_num_data_valid[0]),
        .I2(bayerPhase_c_num_data_valid[1]),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(bayerPhase_c_empty_n),
        .I5(push),
        .O(empty_n_i_1__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_5),
        .Q(bayerPhase_c_empty_n),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1__3
       (.I0(bayerPhase_c_num_data_valid[2]),
        .I1(bayerPhase_c_num_data_valid[0]),
        .I2(bayerPhase_c_num_data_valid[1]),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(bayerPhase_c_full_n),
        .O(full_n_i_1__3_n_5));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT5 #(
    .INIT(32'h08888888)) 
    full_n_i_2
       (.I0(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .I1(bayerPhase_c_full_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(bayerPhase_c_empty_n),
        .I4(DebayerRandBatG_U0_ap_start),
        .O(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT5 #(
    .INIT(32'h00808080)) 
    full_n_i_3
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(bayerPhase_c_empty_n),
        .I2(DebayerRandBatG_U0_ap_start),
        .I3(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .I4(bayerPhase_c_full_n),
        .O(p_6_in));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_5),
        .Q(bayerPhase_c_full_n),
        .S(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(bayerPhase_c_num_data_valid[0]),
        .O(\mOutPtr[0]_i_1__2_n_5 ));
  LUT6 #(
    .INIT(64'h9969696969696969)) 
    \mOutPtr[1]_i_1__3 
       (.I0(bayerPhase_c_num_data_valid[0]),
        .I1(bayerPhase_c_num_data_valid[1]),
        .I2(push),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(bayerPhase_c_empty_n),
        .I5(DebayerRandBatG_U0_ap_start),
        .O(\mOutPtr[1]_i_1__3_n_5 ));
  LUT5 #(
    .INIT(32'h78888888)) 
    \mOutPtr[2]_i_1__1 
       (.I0(bayerPhase_c_full_n),
        .I1(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .I2(DebayerRandBatG_U0_ap_start),
        .I3(bayerPhase_c_empty_n),
        .I4(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr[2]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'hE1E178E178E178E1)) 
    \mOutPtr[2]_i_2__1 
       (.I0(bayerPhase_c_num_data_valid[0]),
        .I1(bayerPhase_c_num_data_valid[1]),
        .I2(bayerPhase_c_num_data_valid[2]),
        .I3(push),
        .I4(\mOutPtr_reg[2]_0 ),
        .I5(bayerPhase_c_empty_n),
        .O(\mOutPtr[2]_i_2__1_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__1_n_5 ),
        .D(\mOutPtr[0]_i_1__2_n_5 ),
        .Q(bayerPhase_c_num_data_valid[0]),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__1_n_5 ),
        .D(\mOutPtr[1]_i_1__3_n_5 ),
        .Q(bayerPhase_c_num_data_valid[1]),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__1_n_5 ),
        .D(\mOutPtr[2]_i_2__1_n_5 ),
        .Q(bayerPhase_c_num_data_valid[2]),
        .R(full_n_reg_0));
endmodule

module design_1_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg
   (\SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][15]_0 ,
    push,
    D,
    ap_clk,
    \x_phase_reg_387_reg[0] );
  output \SRL_SIG_reg[1][0]_0 ;
  output [14:0]\SRL_SIG_reg[1][15]_0 ;
  input push;
  input [15:0]D;
  input ap_clk;
  input \x_phase_reg_387_reg[0] ;

  wire [15:0]D;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [14:0]\SRL_SIG_reg[1][15]_0 ;
  wire \SRL_SIG_reg_n_5_[0][0] ;
  wire \SRL_SIG_reg_n_5_[0][10] ;
  wire \SRL_SIG_reg_n_5_[0][11] ;
  wire \SRL_SIG_reg_n_5_[0][12] ;
  wire \SRL_SIG_reg_n_5_[0][13] ;
  wire \SRL_SIG_reg_n_5_[0][14] ;
  wire \SRL_SIG_reg_n_5_[0][15] ;
  wire \SRL_SIG_reg_n_5_[0][1] ;
  wire \SRL_SIG_reg_n_5_[0][2] ;
  wire \SRL_SIG_reg_n_5_[0][3] ;
  wire \SRL_SIG_reg_n_5_[0][4] ;
  wire \SRL_SIG_reg_n_5_[0][5] ;
  wire \SRL_SIG_reg_n_5_[0][6] ;
  wire \SRL_SIG_reg_n_5_[0][7] ;
  wire \SRL_SIG_reg_n_5_[0][8] ;
  wire \SRL_SIG_reg_n_5_[0][9] ;
  wire \SRL_SIG_reg_n_5_[1][0] ;
  wire \SRL_SIG_reg_n_5_[1][10] ;
  wire \SRL_SIG_reg_n_5_[1][11] ;
  wire \SRL_SIG_reg_n_5_[1][12] ;
  wire \SRL_SIG_reg_n_5_[1][13] ;
  wire \SRL_SIG_reg_n_5_[1][14] ;
  wire \SRL_SIG_reg_n_5_[1][15] ;
  wire \SRL_SIG_reg_n_5_[1][1] ;
  wire \SRL_SIG_reg_n_5_[1][2] ;
  wire \SRL_SIG_reg_n_5_[1][3] ;
  wire \SRL_SIG_reg_n_5_[1][4] ;
  wire \SRL_SIG_reg_n_5_[1][5] ;
  wire \SRL_SIG_reg_n_5_[1][6] ;
  wire \SRL_SIG_reg_n_5_[1][7] ;
  wire \SRL_SIG_reg_n_5_[1][8] ;
  wire \SRL_SIG_reg_n_5_[1][9] ;
  wire ap_clk;
  wire push;
  wire \x_phase_reg_387_reg[0] ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg_n_5_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg_n_5_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg_n_5_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg_n_5_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg_n_5_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg_n_5_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\SRL_SIG_reg_n_5_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg_n_5_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg_n_5_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg_n_5_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg_n_5_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg_n_5_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg_n_5_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg_n_5_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg_n_5_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg_n_5_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_5_[0][0] ),
        .Q(\SRL_SIG_reg_n_5_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_5_[0][10] ),
        .Q(\SRL_SIG_reg_n_5_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_5_[0][11] ),
        .Q(\SRL_SIG_reg_n_5_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_5_[0][12] ),
        .Q(\SRL_SIG_reg_n_5_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_5_[0][13] ),
        .Q(\SRL_SIG_reg_n_5_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_5_[0][14] ),
        .Q(\SRL_SIG_reg_n_5_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_5_[0][15] ),
        .Q(\SRL_SIG_reg_n_5_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_5_[0][1] ),
        .Q(\SRL_SIG_reg_n_5_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_5_[0][2] ),
        .Q(\SRL_SIG_reg_n_5_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_5_[0][3] ),
        .Q(\SRL_SIG_reg_n_5_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_5_[0][4] ),
        .Q(\SRL_SIG_reg_n_5_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_5_[0][5] ),
        .Q(\SRL_SIG_reg_n_5_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_5_[0][6] ),
        .Q(\SRL_SIG_reg_n_5_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_5_[0][7] ),
        .Q(\SRL_SIG_reg_n_5_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_5_[0][8] ),
        .Q(\SRL_SIG_reg_n_5_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_5_[0][9] ),
        .Q(\SRL_SIG_reg_n_5_[1][9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln870_1_i_reg_392[0]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][1] ),
        .I1(\SRL_SIG_reg_n_5_[0][1] ),
        .I2(\x_phase_reg_387_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln870_1_i_reg_392[10]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][11] ),
        .I1(\SRL_SIG_reg_n_5_[0][11] ),
        .I2(\x_phase_reg_387_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln870_1_i_reg_392[11]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][12] ),
        .I1(\SRL_SIG_reg_n_5_[0][12] ),
        .I2(\x_phase_reg_387_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln870_1_i_reg_392[12]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][13] ),
        .I1(\SRL_SIG_reg_n_5_[0][13] ),
        .I2(\x_phase_reg_387_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln870_1_i_reg_392[13]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][14] ),
        .I1(\SRL_SIG_reg_n_5_[0][14] ),
        .I2(\x_phase_reg_387_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln870_1_i_reg_392[14]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][15] ),
        .I1(\SRL_SIG_reg_n_5_[0][15] ),
        .I2(\x_phase_reg_387_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln870_1_i_reg_392[1]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][2] ),
        .I1(\SRL_SIG_reg_n_5_[0][2] ),
        .I2(\x_phase_reg_387_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln870_1_i_reg_392[2]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][3] ),
        .I1(\SRL_SIG_reg_n_5_[0][3] ),
        .I2(\x_phase_reg_387_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln870_1_i_reg_392[3]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][4] ),
        .I1(\SRL_SIG_reg_n_5_[0][4] ),
        .I2(\x_phase_reg_387_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln870_1_i_reg_392[4]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][5] ),
        .I1(\SRL_SIG_reg_n_5_[0][5] ),
        .I2(\x_phase_reg_387_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln870_1_i_reg_392[5]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][6] ),
        .I1(\SRL_SIG_reg_n_5_[0][6] ),
        .I2(\x_phase_reg_387_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln870_1_i_reg_392[6]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][7] ),
        .I1(\SRL_SIG_reg_n_5_[0][7] ),
        .I2(\x_phase_reg_387_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln870_1_i_reg_392[7]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][8] ),
        .I1(\SRL_SIG_reg_n_5_[0][8] ),
        .I2(\x_phase_reg_387_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln870_1_i_reg_392[8]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][9] ),
        .I1(\SRL_SIG_reg_n_5_[0][9] ),
        .I2(\x_phase_reg_387_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln870_1_i_reg_392[9]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][10] ),
        .I1(\SRL_SIG_reg_n_5_[0][10] ),
        .I2(\x_phase_reg_387_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \x_phase_reg_387[0]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][0] ),
        .I1(\SRL_SIG_reg_n_5_[0][0] ),
        .I2(\x_phase_reg_387_reg[0] ),
        .O(\SRL_SIG_reg[1][0]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg" *) 
module design_1_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg_7
   (E,
    \SRL_SIG_reg[1][15]_0 ,
    \SRL_SIG_reg[0][15]_0 ,
    \SRL_SIG_reg[0][15]_1 ,
    D,
    ap_clk,
    \SRL_SIG_reg[0][0]_0 );
  output [0:0]E;
  output [15:0]\SRL_SIG_reg[1][15]_0 ;
  input \SRL_SIG_reg[0][15]_0 ;
  input \SRL_SIG_reg[0][15]_1 ;
  input [15:0]D;
  input ap_clk;
  input \SRL_SIG_reg[0][0]_0 ;

  wire [15:0]D;
  wire [0:0]E;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][15]_0 ;
  wire \SRL_SIG_reg[0][15]_1 ;
  wire [15:0]\SRL_SIG_reg[1][15]_0 ;
  wire \SRL_SIG_reg_n_5_[0][0] ;
  wire \SRL_SIG_reg_n_5_[0][10] ;
  wire \SRL_SIG_reg_n_5_[0][11] ;
  wire \SRL_SIG_reg_n_5_[0][12] ;
  wire \SRL_SIG_reg_n_5_[0][13] ;
  wire \SRL_SIG_reg_n_5_[0][14] ;
  wire \SRL_SIG_reg_n_5_[0][15] ;
  wire \SRL_SIG_reg_n_5_[0][1] ;
  wire \SRL_SIG_reg_n_5_[0][2] ;
  wire \SRL_SIG_reg_n_5_[0][3] ;
  wire \SRL_SIG_reg_n_5_[0][4] ;
  wire \SRL_SIG_reg_n_5_[0][5] ;
  wire \SRL_SIG_reg_n_5_[0][6] ;
  wire \SRL_SIG_reg_n_5_[0][7] ;
  wire \SRL_SIG_reg_n_5_[0][8] ;
  wire \SRL_SIG_reg_n_5_[0][9] ;
  wire \SRL_SIG_reg_n_5_[1][0] ;
  wire \SRL_SIG_reg_n_5_[1][10] ;
  wire \SRL_SIG_reg_n_5_[1][11] ;
  wire \SRL_SIG_reg_n_5_[1][12] ;
  wire \SRL_SIG_reg_n_5_[1][13] ;
  wire \SRL_SIG_reg_n_5_[1][14] ;
  wire \SRL_SIG_reg_n_5_[1][15] ;
  wire \SRL_SIG_reg_n_5_[1][1] ;
  wire \SRL_SIG_reg_n_5_[1][2] ;
  wire \SRL_SIG_reg_n_5_[1][3] ;
  wire \SRL_SIG_reg_n_5_[1][4] ;
  wire \SRL_SIG_reg_n_5_[1][5] ;
  wire \SRL_SIG_reg_n_5_[1][6] ;
  wire \SRL_SIG_reg_n_5_[1][7] ;
  wire \SRL_SIG_reg_n_5_[1][8] ;
  wire \SRL_SIG_reg_n_5_[1][9] ;
  wire ap_clk;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][15]_i_1__0 
       (.I0(\SRL_SIG_reg[0][15]_0 ),
        .I1(\SRL_SIG_reg[0][15]_1 ),
        .O(E));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg_n_5_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\SRL_SIG_reg_n_5_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\SRL_SIG_reg_n_5_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\SRL_SIG_reg_n_5_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\SRL_SIG_reg_n_5_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\SRL_SIG_reg_n_5_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\SRL_SIG_reg_n_5_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg_n_5_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg_n_5_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg_n_5_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg_n_5_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg_n_5_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg_n_5_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg_n_5_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\SRL_SIG_reg_n_5_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\SRL_SIG_reg_n_5_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_5_[0][0] ),
        .Q(\SRL_SIG_reg_n_5_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_5_[0][10] ),
        .Q(\SRL_SIG_reg_n_5_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_5_[0][11] ),
        .Q(\SRL_SIG_reg_n_5_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_5_[0][12] ),
        .Q(\SRL_SIG_reg_n_5_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_5_[0][13] ),
        .Q(\SRL_SIG_reg_n_5_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_5_[0][14] ),
        .Q(\SRL_SIG_reg_n_5_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_5_[0][15] ),
        .Q(\SRL_SIG_reg_n_5_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_5_[0][1] ),
        .Q(\SRL_SIG_reg_n_5_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_5_[0][2] ),
        .Q(\SRL_SIG_reg_n_5_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_5_[0][3] ),
        .Q(\SRL_SIG_reg_n_5_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_5_[0][4] ),
        .Q(\SRL_SIG_reg_n_5_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_5_[0][5] ),
        .Q(\SRL_SIG_reg_n_5_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_5_[0][6] ),
        .Q(\SRL_SIG_reg_n_5_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_5_[0][7] ),
        .Q(\SRL_SIG_reg_n_5_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_5_[0][8] ),
        .Q(\SRL_SIG_reg_n_5_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_5_[0][9] ),
        .Q(\SRL_SIG_reg_n_5_[1][9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln622_1_i_reg_456[0]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][1] ),
        .I1(\SRL_SIG_reg_n_5_[0][1] ),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln622_1_i_reg_456[10]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][11] ),
        .I1(\SRL_SIG_reg_n_5_[0][11] ),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln622_1_i_reg_456[11]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][12] ),
        .I1(\SRL_SIG_reg_n_5_[0][12] ),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln622_1_i_reg_456[12]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][13] ),
        .I1(\SRL_SIG_reg_n_5_[0][13] ),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln622_1_i_reg_456[13]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][14] ),
        .I1(\SRL_SIG_reg_n_5_[0][14] ),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln622_1_i_reg_456[14]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][15] ),
        .I1(\SRL_SIG_reg_n_5_[0][15] ),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln622_1_i_reg_456[1]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][2] ),
        .I1(\SRL_SIG_reg_n_5_[0][2] ),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln622_1_i_reg_456[2]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][3] ),
        .I1(\SRL_SIG_reg_n_5_[0][3] ),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln622_1_i_reg_456[3]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][4] ),
        .I1(\SRL_SIG_reg_n_5_[0][4] ),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln622_1_i_reg_456[4]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][5] ),
        .I1(\SRL_SIG_reg_n_5_[0][5] ),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln622_1_i_reg_456[5]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][6] ),
        .I1(\SRL_SIG_reg_n_5_[0][6] ),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln622_1_i_reg_456[6]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][7] ),
        .I1(\SRL_SIG_reg_n_5_[0][7] ),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln622_1_i_reg_456[7]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][8] ),
        .I1(\SRL_SIG_reg_n_5_[0][8] ),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln622_1_i_reg_456[8]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][9] ),
        .I1(\SRL_SIG_reg_n_5_[0][9] ),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln622_1_i_reg_456[9]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][10] ),
        .I1(\SRL_SIG_reg_n_5_[0][10] ),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \x_phase_reg_451[0]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][0] ),
        .I1(\SRL_SIG_reg_n_5_[0][0] ),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [0]));
endmodule

module design_1_v_demosaic_0_0_fifo_w16_d2_S_x
   (Debayer_U0_ap_start,
    Block_entry_split_proc_U0_ap_continue,
    \SRL_SIG_reg[1][15] ,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    ap_start,
    \SRL_SIG_reg[0][15] ,
    ap_done_reg,
    Debayer_U0_ap_ready,
    D);
  output Debayer_U0_ap_start;
  output Block_entry_split_proc_U0_ap_continue;
  output [15:0]\SRL_SIG_reg[1][15] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input [0:0]\mOutPtr_reg[0]_1 ;
  input ap_start;
  input \SRL_SIG_reg[0][15] ;
  input ap_done_reg;
  input Debayer_U0_ap_ready;
  input [15:0]D;

  wire Block_entry_split_proc_U0_ap_continue;
  wire [15:0]D;
  wire Debayer_U0_ap_ready;
  wire Debayer_U0_ap_start;
  wire \SRL_SIG_reg[0][15] ;
  wire [15:0]\SRL_SIG_reg[1][15] ;
  wire [0:0]addr;
  wire \addr[0]_i_1_n_5 ;
  wire \addr[0]_i_2__3_n_5 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire ap_start;
  wire empty_n_i_1__7_n_5;
  wire full_n_i_1__7_n_5;
  wire \mOutPtr[0]_i_1__5_n_5 ;
  wire \mOutPtr[1]_i_1__9_n_5 ;
  wire \mOutPtr[2]_i_1__4_n_5 ;
  wire \mOutPtr[2]_i_2__5_n_5 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire [0:0]\mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire p_9_in;
  wire push;

  design_1_v_demosaic_0_0_fifo_w16_d2_S_x_ShiftReg U_design_1_v_demosaic_0_0_fifo_w16_d2_S_x_ShiftReg
       (.Block_entry_split_proc_U0_ap_continue(Block_entry_split_proc_U0_ap_continue),
        .D(D),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .\SRL_SIG_reg[1][15]_0 (\SRL_SIG_reg[1][15] ),
        .addr(addr),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_start(ap_start),
        .push(push));
  LUT6 #(
    .INIT(64'hD5FF95FF2A006A00)) 
    \addr[0]_i_1 
       (.I0(push),
        .I1(\mOutPtr_reg[0]_1 ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(Debayer_U0_ap_start),
        .I4(\addr[0]_i_2__3_n_5 ),
        .I5(addr),
        .O(\addr[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \addr[0]_i_2__3 
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .O(\addr[0]_i_2__3_n_5 ));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_5 ),
        .Q(addr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFFB00FF00)) 
    empty_n_i_1__7
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(Debayer_U0_ap_start),
        .I4(Debayer_U0_ap_ready),
        .I5(push),
        .O(empty_n_i_1__7_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__7_n_5),
        .Q(Debayer_U0_ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF777777730000000)) 
    full_n_i_1__7
       (.I0(\addr[0]_i_2__3_n_5 ),
        .I1(push),
        .I2(Debayer_U0_ap_start),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg[0]_1 ),
        .I5(Block_entry_split_proc_U0_ap_continue),
        .O(full_n_i_1__7_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_5),
        .Q(Block_entry_split_proc_U0_ap_continue),
        .S(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__5_n_5 ));
  LUT6 #(
    .INIT(64'hA666666659999999)) 
    \mOutPtr[1]_i_1__9 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(push),
        .I2(Debayer_U0_ap_start),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg[0]_1 ),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1__9_n_5 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \mOutPtr[2]_i_1__4 
       (.I0(push),
        .I1(Debayer_U0_ap_start),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg[0]_1 ),
        .O(\mOutPtr[2]_i_1__4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_2__5 
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(p_9_in),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[2]_i_2__5_n_5 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \mOutPtr[2]_i_3__2 
       (.I0(push),
        .I1(Debayer_U0_ap_start),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg[0]_1 ),
        .O(p_9_in));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__4_n_5 ),
        .D(\mOutPtr[0]_i_1__5_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__4_n_5 ),
        .D(\mOutPtr[1]_i_1__9_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__4_n_5 ),
        .D(\mOutPtr[2]_i_2__5_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
endmodule

module design_1_v_demosaic_0_0_fifo_w16_d2_S_x_ShiftReg
   (push,
    \SRL_SIG_reg[1][15]_0 ,
    Block_entry_split_proc_U0_ap_continue,
    ap_start,
    \SRL_SIG_reg[0][15]_0 ,
    ap_done_reg,
    D,
    ap_clk,
    addr);
  output push;
  output [15:0]\SRL_SIG_reg[1][15]_0 ;
  input Block_entry_split_proc_U0_ap_continue;
  input ap_start;
  input \SRL_SIG_reg[0][15]_0 ;
  input ap_done_reg;
  input [15:0]D;
  input ap_clk;
  input [0:0]addr;

  wire Block_entry_split_proc_U0_ap_continue;
  wire [15:0]D;
  wire \SRL_SIG_reg[0][15]_0 ;
  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire [15:0]\SRL_SIG_reg[1][15]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire [0:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_start;
  wire push;

  LUT4 #(
    .INIT(16'hAA08)) 
    \SRL_SIG[0][15]_i_1__1 
       (.I0(Block_entry_split_proc_U0_ap_continue),
        .I1(ap_start),
        .I2(\SRL_SIG_reg[0][15]_0 ),
        .I3(ap_done_reg),
        .O(push));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln293_1_reg_551[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(addr),
        .O(\SRL_SIG_reg[1][15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln293_1_reg_551[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(addr),
        .O(\SRL_SIG_reg[1][15]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln293_1_reg_551[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(addr),
        .O(\SRL_SIG_reg[1][15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln293_1_reg_551[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(addr),
        .O(\SRL_SIG_reg[1][15]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln293_1_reg_551[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(addr),
        .O(\SRL_SIG_reg[1][15]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln293_1_reg_551[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(addr),
        .O(\SRL_SIG_reg[1][15]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln293_1_reg_551[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(addr),
        .O(\SRL_SIG_reg[1][15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln293_1_reg_551[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(addr),
        .O(\SRL_SIG_reg[1][15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln293_1_reg_551[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(addr),
        .O(\SRL_SIG_reg[1][15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln293_1_reg_551[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(addr),
        .O(\SRL_SIG_reg[1][15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln293_1_reg_551[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(addr),
        .O(\SRL_SIG_reg[1][15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln293_1_reg_551[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(addr),
        .O(\SRL_SIG_reg[1][15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln293_1_reg_551[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(addr),
        .O(\SRL_SIG_reg[1][15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln293_1_reg_551[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(addr),
        .O(\SRL_SIG_reg[1][15]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln293_1_reg_551[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(addr),
        .O(\SRL_SIG_reg[1][15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \x_phase_reg_546[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(addr),
        .O(\SRL_SIG_reg[1][15]_0 [0]));
endmodule

module design_1_v_demosaic_0_0_fifo_w30_d2_S
   (imgG_empty_n,
    imgG_full_n,
    \SRL_SIG_reg[1][19] ,
    Q,
    \SRL_SIG_reg[0]_0 ,
    \addr_reg[0]_0 ,
    \SRL_SIG_reg[1][18] ,
    \SRL_SIG_reg[1][17] ,
    \SRL_SIG_reg[1][16] ,
    \SRL_SIG_reg[1][15] ,
    \SRL_SIG_reg[1][14] ,
    \SRL_SIG_reg[1][13] ,
    \SRL_SIG_reg[1][12] ,
    \SRL_SIG_reg[1][11] ,
    \SRL_SIG_reg[1][10] ,
    \SRL_SIG_reg[1][9] ,
    \SRL_SIG_reg[1][8] ,
    \SRL_SIG_reg[1][7] ,
    \SRL_SIG_reg[1][6] ,
    \SRL_SIG_reg[1][5] ,
    \SRL_SIG_reg[1][4] ,
    \SRL_SIG_reg[1][3] ,
    \SRL_SIG_reg[1][2] ,
    \SRL_SIG_reg[1][1] ,
    \SRL_SIG_reg[1][0] ,
    \SRL_SIG_reg[1][29] ,
    \SRL_SIG_reg[1][28] ,
    \SRL_SIG_reg[1][27] ,
    \SRL_SIG_reg[1][26] ,
    \SRL_SIG_reg[1][25] ,
    \SRL_SIG_reg[1][24] ,
    \SRL_SIG_reg[1][23] ,
    \SRL_SIG_reg[1][22] ,
    \SRL_SIG_reg[1][21] ,
    \SRL_SIG_reg[1][20] ,
    d0,
    \mOutPtr_reg[0]_0 ,
    ap_clk,
    cmp59_i_reg_545,
    q1,
    p_9_in,
    p_6_in,
    E,
    push,
    D,
    \SRL_SIG_reg[0][29] ,
    \SRL_SIG_reg[0][28] ,
    \SRL_SIG_reg[0][27] ,
    \SRL_SIG_reg[0][26] ,
    \SRL_SIG_reg[0][25] ,
    \SRL_SIG_reg[0][24] ,
    \SRL_SIG_reg[0][23] ,
    \SRL_SIG_reg[0][22] ,
    \SRL_SIG_reg[0][21] ,
    \SRL_SIG_reg[0][20] ,
    \SRL_SIG_reg[0][9] ,
    \SRL_SIG_reg[0][8] ,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][6] ,
    \SRL_SIG_reg[0][5] ,
    \SRL_SIG_reg[0][4] ,
    \SRL_SIG_reg[0][3] ,
    \SRL_SIG_reg[0][2] ,
    \SRL_SIG_reg[0][1] ,
    \SRL_SIG_reg[0][0] );
  output imgG_empty_n;
  output imgG_full_n;
  output \SRL_SIG_reg[1][19] ;
  output [29:0]Q;
  output [29:0]\SRL_SIG_reg[0]_0 ;
  output \addr_reg[0]_0 ;
  output \SRL_SIG_reg[1][18] ;
  output \SRL_SIG_reg[1][17] ;
  output \SRL_SIG_reg[1][16] ;
  output \SRL_SIG_reg[1][15] ;
  output \SRL_SIG_reg[1][14] ;
  output \SRL_SIG_reg[1][13] ;
  output \SRL_SIG_reg[1][12] ;
  output \SRL_SIG_reg[1][11] ;
  output \SRL_SIG_reg[1][10] ;
  output \SRL_SIG_reg[1][9] ;
  output \SRL_SIG_reg[1][8] ;
  output \SRL_SIG_reg[1][7] ;
  output \SRL_SIG_reg[1][6] ;
  output \SRL_SIG_reg[1][5] ;
  output \SRL_SIG_reg[1][4] ;
  output \SRL_SIG_reg[1][3] ;
  output \SRL_SIG_reg[1][2] ;
  output \SRL_SIG_reg[1][1] ;
  output \SRL_SIG_reg[1][0] ;
  output \SRL_SIG_reg[1][29] ;
  output \SRL_SIG_reg[1][28] ;
  output \SRL_SIG_reg[1][27] ;
  output \SRL_SIG_reg[1][26] ;
  output \SRL_SIG_reg[1][25] ;
  output \SRL_SIG_reg[1][24] ;
  output \SRL_SIG_reg[1][23] ;
  output \SRL_SIG_reg[1][22] ;
  output \SRL_SIG_reg[1][21] ;
  output \SRL_SIG_reg[1][20] ;
  output [29:0]d0;
  input \mOutPtr_reg[0]_0 ;
  input ap_clk;
  input cmp59_i_reg_545;
  input [29:0]q1;
  input p_9_in;
  input p_6_in;
  input [0:0]E;
  input push;
  input [9:0]D;
  input \SRL_SIG_reg[0][29] ;
  input \SRL_SIG_reg[0][28] ;
  input \SRL_SIG_reg[0][27] ;
  input \SRL_SIG_reg[0][26] ;
  input \SRL_SIG_reg[0][25] ;
  input \SRL_SIG_reg[0][24] ;
  input \SRL_SIG_reg[0][23] ;
  input \SRL_SIG_reg[0][22] ;
  input \SRL_SIG_reg[0][21] ;
  input \SRL_SIG_reg[0][20] ;
  input \SRL_SIG_reg[0][9] ;
  input \SRL_SIG_reg[0][8] ;
  input \SRL_SIG_reg[0][7] ;
  input \SRL_SIG_reg[0][6] ;
  input \SRL_SIG_reg[0][5] ;
  input \SRL_SIG_reg[0][4] ;
  input \SRL_SIG_reg[0][3] ;
  input \SRL_SIG_reg[0][2] ;
  input \SRL_SIG_reg[0][1] ;
  input \SRL_SIG_reg[0][0] ;

  wire [9:0]D;
  wire [0:0]E;
  wire [29:0]Q;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][1] ;
  wire \SRL_SIG_reg[0][20] ;
  wire \SRL_SIG_reg[0][21] ;
  wire \SRL_SIG_reg[0][22] ;
  wire \SRL_SIG_reg[0][23] ;
  wire \SRL_SIG_reg[0][24] ;
  wire \SRL_SIG_reg[0][25] ;
  wire \SRL_SIG_reg[0][26] ;
  wire \SRL_SIG_reg[0][27] ;
  wire \SRL_SIG_reg[0][28] ;
  wire \SRL_SIG_reg[0][29] ;
  wire \SRL_SIG_reg[0][2] ;
  wire \SRL_SIG_reg[0][3] ;
  wire \SRL_SIG_reg[0][4] ;
  wire \SRL_SIG_reg[0][5] ;
  wire \SRL_SIG_reg[0][6] ;
  wire \SRL_SIG_reg[0][7] ;
  wire \SRL_SIG_reg[0][8] ;
  wire \SRL_SIG_reg[0][9] ;
  wire [29:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0] ;
  wire \SRL_SIG_reg[1][10] ;
  wire \SRL_SIG_reg[1][11] ;
  wire \SRL_SIG_reg[1][12] ;
  wire \SRL_SIG_reg[1][13] ;
  wire \SRL_SIG_reg[1][14] ;
  wire \SRL_SIG_reg[1][15] ;
  wire \SRL_SIG_reg[1][16] ;
  wire \SRL_SIG_reg[1][17] ;
  wire \SRL_SIG_reg[1][18] ;
  wire \SRL_SIG_reg[1][19] ;
  wire \SRL_SIG_reg[1][1] ;
  wire \SRL_SIG_reg[1][20] ;
  wire \SRL_SIG_reg[1][21] ;
  wire \SRL_SIG_reg[1][22] ;
  wire \SRL_SIG_reg[1][23] ;
  wire \SRL_SIG_reg[1][24] ;
  wire \SRL_SIG_reg[1][25] ;
  wire \SRL_SIG_reg[1][26] ;
  wire \SRL_SIG_reg[1][27] ;
  wire \SRL_SIG_reg[1][28] ;
  wire \SRL_SIG_reg[1][29] ;
  wire \SRL_SIG_reg[1][2] ;
  wire \SRL_SIG_reg[1][3] ;
  wire \SRL_SIG_reg[1][4] ;
  wire \SRL_SIG_reg[1][5] ;
  wire \SRL_SIG_reg[1][6] ;
  wire \SRL_SIG_reg[1][7] ;
  wire \SRL_SIG_reg[1][8] ;
  wire \SRL_SIG_reg[1][9] ;
  wire addr15_in;
  wire \addr[0]_i_1_n_5 ;
  wire \addr_reg[0]_0 ;
  wire ap_clk;
  wire cmp59_i_reg_545;
  wire [29:0]d0;
  wire empty_n_i_1_n_5;
  wire full_n_i_1_n_5;
  wire imgG_empty_n;
  wire imgG_full_n;
  wire [2:0]imgG_num_data_valid;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_2_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire [29:0]q1;

  design_1_v_demosaic_0_0_fifo_w30_d2_S_ShiftReg_6 U_design_1_v_demosaic_0_0_fifo_w30_d2_S_ShiftReg
       (.D(\SRL_SIG_reg[0]_0 ),
        .Q(Q),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][19]_0 (D),
        .\SRL_SIG_reg[0][1]_0 (\SRL_SIG_reg[0][1] ),
        .\SRL_SIG_reg[0][20]_0 (\SRL_SIG_reg[0][20] ),
        .\SRL_SIG_reg[0][21]_0 (\SRL_SIG_reg[0][21] ),
        .\SRL_SIG_reg[0][22]_0 (\SRL_SIG_reg[0][22] ),
        .\SRL_SIG_reg[0][23]_0 (\SRL_SIG_reg[0][23] ),
        .\SRL_SIG_reg[0][24]_0 (\SRL_SIG_reg[0][24] ),
        .\SRL_SIG_reg[0][25]_0 (\SRL_SIG_reg[0][25] ),
        .\SRL_SIG_reg[0][26]_0 (\SRL_SIG_reg[0][26] ),
        .\SRL_SIG_reg[0][27]_0 (\SRL_SIG_reg[0][27] ),
        .\SRL_SIG_reg[0][28]_0 (\SRL_SIG_reg[0][28] ),
        .\SRL_SIG_reg[0][29]_0 (\SRL_SIG_reg[0][29] ),
        .\SRL_SIG_reg[0][2]_0 (\SRL_SIG_reg[0][2] ),
        .\SRL_SIG_reg[0][3]_0 (\SRL_SIG_reg[0][3] ),
        .\SRL_SIG_reg[0][4]_0 (\SRL_SIG_reg[0][4] ),
        .\SRL_SIG_reg[0][5]_0 (\SRL_SIG_reg[0][5] ),
        .\SRL_SIG_reg[0][6]_0 (\SRL_SIG_reg[0][6] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[0][8]_0 (\SRL_SIG_reg[0][8] ),
        .\SRL_SIG_reg[0][9]_0 (\SRL_SIG_reg[0][9] ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][10]_0 (\SRL_SIG_reg[1][10] ),
        .\SRL_SIG_reg[1][11]_0 (\SRL_SIG_reg[1][11] ),
        .\SRL_SIG_reg[1][12]_0 (\SRL_SIG_reg[1][12] ),
        .\SRL_SIG_reg[1][13]_0 (\SRL_SIG_reg[1][13] ),
        .\SRL_SIG_reg[1][14]_0 (\SRL_SIG_reg[1][14] ),
        .\SRL_SIG_reg[1][15]_0 (\SRL_SIG_reg[1][15] ),
        .\SRL_SIG_reg[1][16]_0 (\SRL_SIG_reg[1][16] ),
        .\SRL_SIG_reg[1][17]_0 (\SRL_SIG_reg[1][17] ),
        .\SRL_SIG_reg[1][18]_0 (\SRL_SIG_reg[1][18] ),
        .\SRL_SIG_reg[1][19]_0 (\SRL_SIG_reg[1][19] ),
        .\SRL_SIG_reg[1][1]_0 (\SRL_SIG_reg[1][1] ),
        .\SRL_SIG_reg[1][20]_0 (\SRL_SIG_reg[1][20] ),
        .\SRL_SIG_reg[1][21]_0 (\SRL_SIG_reg[1][21] ),
        .\SRL_SIG_reg[1][22]_0 (\SRL_SIG_reg[1][22] ),
        .\SRL_SIG_reg[1][23]_0 (\SRL_SIG_reg[1][23] ),
        .\SRL_SIG_reg[1][24]_0 (\SRL_SIG_reg[1][24] ),
        .\SRL_SIG_reg[1][25]_0 (\SRL_SIG_reg[1][25] ),
        .\SRL_SIG_reg[1][26]_0 (\SRL_SIG_reg[1][26] ),
        .\SRL_SIG_reg[1][27]_0 (\SRL_SIG_reg[1][27] ),
        .\SRL_SIG_reg[1][28]_0 (\SRL_SIG_reg[1][28] ),
        .\SRL_SIG_reg[1][29]_0 (\SRL_SIG_reg[1][29] ),
        .\SRL_SIG_reg[1][2]_0 (\SRL_SIG_reg[1][2] ),
        .\SRL_SIG_reg[1][3]_0 (\SRL_SIG_reg[1][3] ),
        .\SRL_SIG_reg[1][4]_0 (\SRL_SIG_reg[1][4] ),
        .\SRL_SIG_reg[1][5]_0 (\SRL_SIG_reg[1][5] ),
        .\SRL_SIG_reg[1][6]_0 (\SRL_SIG_reg[1][6] ),
        .\SRL_SIG_reg[1][7]_0 (\SRL_SIG_reg[1][7] ),
        .\SRL_SIG_reg[1][8]_0 (\SRL_SIG_reg[1][8] ),
        .\SRL_SIG_reg[1][9]_0 (\SRL_SIG_reg[1][9] ),
        .ap_clk(ap_clk),
        .cmp59_i_reg_545(cmp59_i_reg_545),
        .d0(d0),
        .push(push),
        .q1(q1),
        .ram_reg_bram_1(\addr_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h0777F888)) 
    \addr[0]_i_1 
       (.I0(p_6_in),
        .I1(addr15_in),
        .I2(p_9_in),
        .I3(imgG_empty_n),
        .I4(\addr_reg[0]_0 ),
        .O(\addr[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2 
       (.I0(imgG_num_data_valid[0]),
        .I1(imgG_num_data_valid[2]),
        .I2(imgG_num_data_valid[1]),
        .O(addr15_in));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_5 ),
        .Q(\addr_reg[0]_0 ),
        .R(\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFAAAAAAAA)) 
    empty_n_i_1
       (.I0(p_9_in),
        .I1(imgG_num_data_valid[2]),
        .I2(imgG_num_data_valid[0]),
        .I3(imgG_num_data_valid[1]),
        .I4(p_6_in),
        .I5(imgG_empty_n),
        .O(empty_n_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_5),
        .Q(imgG_empty_n),
        .R(\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1
       (.I0(imgG_num_data_valid[2]),
        .I1(imgG_num_data_valid[0]),
        .I2(imgG_num_data_valid[1]),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(imgG_full_n),
        .O(full_n_i_1_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_5),
        .Q(imgG_full_n),
        .S(\mOutPtr_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(imgG_num_data_valid[0]),
        .O(\mOutPtr[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1 
       (.I0(imgG_num_data_valid[0]),
        .I1(imgG_num_data_valid[1]),
        .I2(p_9_in),
        .O(\mOutPtr[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_2 
       (.I0(imgG_num_data_valid[0]),
        .I1(imgG_num_data_valid[1]),
        .I2(imgG_num_data_valid[2]),
        .I3(p_9_in),
        .O(\mOutPtr[2]_i_2_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(imgG_num_data_valid[0]),
        .R(\mOutPtr_reg[0]_0 ));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(imgG_num_data_valid[1]),
        .R(\mOutPtr_reg[0]_0 ));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2_n_5 ),
        .Q(imgG_num_data_valid[2]),
        .R(\mOutPtr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_fifo_w30_d2_S" *) 
module design_1_v_demosaic_0_0_fifo_w30_d2_S_5
   (imgRB_empty_n,
    imgRB_full_n,
    \SRL_SIG_reg[1][29] ,
    Q,
    \SRL_SIG_reg[0][29] ,
    \addr_reg[0]_0 ,
    \SRL_SIG_reg[1][28] ,
    \SRL_SIG_reg[1][27] ,
    \SRL_SIG_reg[1][26] ,
    \SRL_SIG_reg[1][25] ,
    \SRL_SIG_reg[1][24] ,
    \SRL_SIG_reg[1][23] ,
    \SRL_SIG_reg[1][22] ,
    \SRL_SIG_reg[1][21] ,
    \SRL_SIG_reg[1][20] ,
    \SRL_SIG_reg[1][19] ,
    \SRL_SIG_reg[1][18] ,
    \SRL_SIG_reg[1][17] ,
    \SRL_SIG_reg[1][16] ,
    \SRL_SIG_reg[1][15] ,
    \SRL_SIG_reg[1][14] ,
    \SRL_SIG_reg[1][13] ,
    \SRL_SIG_reg[1][12] ,
    \SRL_SIG_reg[1][11] ,
    \SRL_SIG_reg[1][10] ,
    \SRL_SIG_reg[1][9] ,
    \SRL_SIG_reg[1][8] ,
    \SRL_SIG_reg[1][7] ,
    \SRL_SIG_reg[1][6] ,
    \SRL_SIG_reg[1][5] ,
    \SRL_SIG_reg[1][4] ,
    \SRL_SIG_reg[1][3] ,
    \SRL_SIG_reg[1][2] ,
    \SRL_SIG_reg[1][1] ,
    \SRL_SIG_reg[1][0] ,
    d0,
    \mOutPtr_reg[0]_0 ,
    ap_clk,
    cmp59_i_reg_465,
    q1,
    p_9_in,
    p_6_in,
    E,
    \SRL_SIG_reg[1][0]_0 ,
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_imgRB_read,
    \addr_reg[0]_1 ,
    D);
  output imgRB_empty_n;
  output imgRB_full_n;
  output \SRL_SIG_reg[1][29] ;
  output [29:0]Q;
  output [29:0]\SRL_SIG_reg[0][29] ;
  output \addr_reg[0]_0 ;
  output \SRL_SIG_reg[1][28] ;
  output \SRL_SIG_reg[1][27] ;
  output \SRL_SIG_reg[1][26] ;
  output \SRL_SIG_reg[1][25] ;
  output \SRL_SIG_reg[1][24] ;
  output \SRL_SIG_reg[1][23] ;
  output \SRL_SIG_reg[1][22] ;
  output \SRL_SIG_reg[1][21] ;
  output \SRL_SIG_reg[1][20] ;
  output \SRL_SIG_reg[1][19] ;
  output \SRL_SIG_reg[1][18] ;
  output \SRL_SIG_reg[1][17] ;
  output \SRL_SIG_reg[1][16] ;
  output \SRL_SIG_reg[1][15] ;
  output \SRL_SIG_reg[1][14] ;
  output \SRL_SIG_reg[1][13] ;
  output \SRL_SIG_reg[1][12] ;
  output \SRL_SIG_reg[1][11] ;
  output \SRL_SIG_reg[1][10] ;
  output \SRL_SIG_reg[1][9] ;
  output \SRL_SIG_reg[1][8] ;
  output \SRL_SIG_reg[1][7] ;
  output \SRL_SIG_reg[1][6] ;
  output \SRL_SIG_reg[1][5] ;
  output \SRL_SIG_reg[1][4] ;
  output \SRL_SIG_reg[1][3] ;
  output \SRL_SIG_reg[1][2] ;
  output \SRL_SIG_reg[1][1] ;
  output \SRL_SIG_reg[1][0] ;
  output [29:0]d0;
  input \mOutPtr_reg[0]_0 ;
  input ap_clk;
  input cmp59_i_reg_465;
  input [29:0]q1;
  input p_9_in;
  input p_6_in;
  input [0:0]E;
  input [0:0]\SRL_SIG_reg[1][0]_0 ;
  input grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_imgRB_read;
  input [0:0]\addr_reg[0]_1 ;
  input [29:0]D;

  wire [29:0]D;
  wire [0:0]E;
  wire [29:0]Q;
  wire [29:0]\SRL_SIG_reg[0][29] ;
  wire \SRL_SIG_reg[1][0] ;
  wire [0:0]\SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][10] ;
  wire \SRL_SIG_reg[1][11] ;
  wire \SRL_SIG_reg[1][12] ;
  wire \SRL_SIG_reg[1][13] ;
  wire \SRL_SIG_reg[1][14] ;
  wire \SRL_SIG_reg[1][15] ;
  wire \SRL_SIG_reg[1][16] ;
  wire \SRL_SIG_reg[1][17] ;
  wire \SRL_SIG_reg[1][18] ;
  wire \SRL_SIG_reg[1][19] ;
  wire \SRL_SIG_reg[1][1] ;
  wire \SRL_SIG_reg[1][20] ;
  wire \SRL_SIG_reg[1][21] ;
  wire \SRL_SIG_reg[1][22] ;
  wire \SRL_SIG_reg[1][23] ;
  wire \SRL_SIG_reg[1][24] ;
  wire \SRL_SIG_reg[1][25] ;
  wire \SRL_SIG_reg[1][26] ;
  wire \SRL_SIG_reg[1][27] ;
  wire \SRL_SIG_reg[1][28] ;
  wire \SRL_SIG_reg[1][29] ;
  wire \SRL_SIG_reg[1][2] ;
  wire \SRL_SIG_reg[1][3] ;
  wire \SRL_SIG_reg[1][4] ;
  wire \SRL_SIG_reg[1][5] ;
  wire \SRL_SIG_reg[1][6] ;
  wire \SRL_SIG_reg[1][7] ;
  wire \SRL_SIG_reg[1][8] ;
  wire \SRL_SIG_reg[1][9] ;
  wire addr15_in__1;
  wire \addr[0]_i_1_n_5 ;
  wire \addr_reg[0]_0 ;
  wire [0:0]\addr_reg[0]_1 ;
  wire ap_clk;
  wire cmp59_i_reg_465;
  wire [29:0]d0;
  wire empty_n_i_1__0_n_5;
  wire full_n_i_1__0_n_5;
  wire grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_imgRB_read;
  wire imgRB_empty_n;
  wire imgRB_full_n;
  wire [2:0]imgRB_num_data_valid;
  wire \mOutPtr[0]_i_1__1_n_5 ;
  wire \mOutPtr[1]_i_1__0_n_5 ;
  wire \mOutPtr[2]_i_2__0_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire p_6_in;
  wire p_9_in;
  wire [29:0]q1;

  design_1_v_demosaic_0_0_fifo_w30_d2_S_ShiftReg U_design_1_v_demosaic_0_0_fifo_w30_d2_S_ShiftReg
       (.D(D),
        .Q(Q),
        .\SRL_SIG_reg[0][29]_0 (\SRL_SIG_reg[0][29] ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0]_0 ),
        .\SRL_SIG_reg[1][10]_0 (\SRL_SIG_reg[1][10] ),
        .\SRL_SIG_reg[1][11]_0 (\SRL_SIG_reg[1][11] ),
        .\SRL_SIG_reg[1][12]_0 (\SRL_SIG_reg[1][12] ),
        .\SRL_SIG_reg[1][13]_0 (\SRL_SIG_reg[1][13] ),
        .\SRL_SIG_reg[1][14]_0 (\SRL_SIG_reg[1][14] ),
        .\SRL_SIG_reg[1][15]_0 (\SRL_SIG_reg[1][15] ),
        .\SRL_SIG_reg[1][16]_0 (\SRL_SIG_reg[1][16] ),
        .\SRL_SIG_reg[1][17]_0 (\SRL_SIG_reg[1][17] ),
        .\SRL_SIG_reg[1][18]_0 (\SRL_SIG_reg[1][18] ),
        .\SRL_SIG_reg[1][19]_0 (\SRL_SIG_reg[1][19] ),
        .\SRL_SIG_reg[1][1]_0 (\SRL_SIG_reg[1][1] ),
        .\SRL_SIG_reg[1][20]_0 (\SRL_SIG_reg[1][20] ),
        .\SRL_SIG_reg[1][21]_0 (\SRL_SIG_reg[1][21] ),
        .\SRL_SIG_reg[1][22]_0 (\SRL_SIG_reg[1][22] ),
        .\SRL_SIG_reg[1][23]_0 (\SRL_SIG_reg[1][23] ),
        .\SRL_SIG_reg[1][24]_0 (\SRL_SIG_reg[1][24] ),
        .\SRL_SIG_reg[1][25]_0 (\SRL_SIG_reg[1][25] ),
        .\SRL_SIG_reg[1][26]_0 (\SRL_SIG_reg[1][26] ),
        .\SRL_SIG_reg[1][27]_0 (\SRL_SIG_reg[1][27] ),
        .\SRL_SIG_reg[1][28]_0 (\SRL_SIG_reg[1][28] ),
        .\SRL_SIG_reg[1][29]_0 (\SRL_SIG_reg[1][29] ),
        .\SRL_SIG_reg[1][2]_0 (\SRL_SIG_reg[1][2] ),
        .\SRL_SIG_reg[1][3]_0 (\SRL_SIG_reg[1][3] ),
        .\SRL_SIG_reg[1][4]_0 (\SRL_SIG_reg[1][4] ),
        .\SRL_SIG_reg[1][5]_0 (\SRL_SIG_reg[1][5] ),
        .\SRL_SIG_reg[1][6]_0 (\SRL_SIG_reg[1][6] ),
        .\SRL_SIG_reg[1][7]_0 (\SRL_SIG_reg[1][7] ),
        .\SRL_SIG_reg[1][8]_0 (\SRL_SIG_reg[1][8] ),
        .\SRL_SIG_reg[1][9]_0 (\SRL_SIG_reg[1][9] ),
        .ap_clk(ap_clk),
        .cmp59_i_reg_465(cmp59_i_reg_465),
        .d0(d0),
        .q1(q1),
        .ram_reg_bram_1(\addr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hB777F77748880888)) 
    \addr[0]_i_1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(imgRB_empty_n),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_imgRB_read),
        .I3(\addr_reg[0]_1 ),
        .I4(addr15_in__1),
        .I5(\addr_reg[0]_0 ),
        .O(\addr[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2__1 
       (.I0(imgRB_num_data_valid[0]),
        .I1(imgRB_num_data_valid[2]),
        .I2(imgRB_num_data_valid[1]),
        .O(addr15_in__1));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_5 ),
        .Q(\addr_reg[0]_0 ),
        .R(\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFAAAAAAAA)) 
    empty_n_i_1__0
       (.I0(p_9_in),
        .I1(imgRB_num_data_valid[2]),
        .I2(imgRB_num_data_valid[0]),
        .I3(imgRB_num_data_valid[1]),
        .I4(p_6_in),
        .I5(imgRB_empty_n),
        .O(empty_n_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_5),
        .Q(imgRB_empty_n),
        .R(\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1__0
       (.I0(imgRB_num_data_valid[2]),
        .I1(imgRB_num_data_valid[0]),
        .I2(imgRB_num_data_valid[1]),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(imgRB_full_n),
        .O(full_n_i_1__0_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_5),
        .Q(imgRB_full_n),
        .S(\mOutPtr_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(imgRB_num_data_valid[0]),
        .O(\mOutPtr[0]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__0 
       (.I0(imgRB_num_data_valid[0]),
        .I1(imgRB_num_data_valid[1]),
        .I2(p_9_in),
        .O(\mOutPtr[1]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_2__0 
       (.I0(imgRB_num_data_valid[0]),
        .I1(imgRB_num_data_valid[1]),
        .I2(imgRB_num_data_valid[2]),
        .I3(p_9_in),
        .O(\mOutPtr[2]_i_2__0_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__1_n_5 ),
        .Q(imgRB_num_data_valid[0]),
        .R(\mOutPtr_reg[0]_0 ));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__0_n_5 ),
        .Q(imgRB_num_data_valid[1]),
        .R(\mOutPtr_reg[0]_0 ));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2__0_n_5 ),
        .Q(imgRB_num_data_valid[2]),
        .R(\mOutPtr_reg[0]_0 ));
endmodule

module design_1_v_demosaic_0_0_fifo_w30_d2_S_ShiftReg
   (\SRL_SIG_reg[1][29]_0 ,
    Q,
    \SRL_SIG_reg[0][29]_0 ,
    \SRL_SIG_reg[1][28]_0 ,
    \SRL_SIG_reg[1][27]_0 ,
    \SRL_SIG_reg[1][26]_0 ,
    \SRL_SIG_reg[1][25]_0 ,
    \SRL_SIG_reg[1][24]_0 ,
    \SRL_SIG_reg[1][23]_0 ,
    \SRL_SIG_reg[1][22]_0 ,
    \SRL_SIG_reg[1][21]_0 ,
    \SRL_SIG_reg[1][20]_0 ,
    \SRL_SIG_reg[1][19]_0 ,
    \SRL_SIG_reg[1][18]_0 ,
    \SRL_SIG_reg[1][17]_0 ,
    \SRL_SIG_reg[1][16]_0 ,
    \SRL_SIG_reg[1][15]_0 ,
    \SRL_SIG_reg[1][14]_0 ,
    \SRL_SIG_reg[1][13]_0 ,
    \SRL_SIG_reg[1][12]_0 ,
    \SRL_SIG_reg[1][11]_0 ,
    \SRL_SIG_reg[1][10]_0 ,
    \SRL_SIG_reg[1][9]_0 ,
    \SRL_SIG_reg[1][8]_0 ,
    \SRL_SIG_reg[1][7]_0 ,
    \SRL_SIG_reg[1][6]_0 ,
    \SRL_SIG_reg[1][5]_0 ,
    \SRL_SIG_reg[1][4]_0 ,
    \SRL_SIG_reg[1][3]_0 ,
    \SRL_SIG_reg[1][2]_0 ,
    \SRL_SIG_reg[1][1]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    d0,
    ram_reg_bram_1,
    cmp59_i_reg_465,
    q1,
    \SRL_SIG_reg[1][0]_1 ,
    D,
    ap_clk);
  output \SRL_SIG_reg[1][29]_0 ;
  output [29:0]Q;
  output [29:0]\SRL_SIG_reg[0][29]_0 ;
  output \SRL_SIG_reg[1][28]_0 ;
  output \SRL_SIG_reg[1][27]_0 ;
  output \SRL_SIG_reg[1][26]_0 ;
  output \SRL_SIG_reg[1][25]_0 ;
  output \SRL_SIG_reg[1][24]_0 ;
  output \SRL_SIG_reg[1][23]_0 ;
  output \SRL_SIG_reg[1][22]_0 ;
  output \SRL_SIG_reg[1][21]_0 ;
  output \SRL_SIG_reg[1][20]_0 ;
  output \SRL_SIG_reg[1][19]_0 ;
  output \SRL_SIG_reg[1][18]_0 ;
  output \SRL_SIG_reg[1][17]_0 ;
  output \SRL_SIG_reg[1][16]_0 ;
  output \SRL_SIG_reg[1][15]_0 ;
  output \SRL_SIG_reg[1][14]_0 ;
  output \SRL_SIG_reg[1][13]_0 ;
  output \SRL_SIG_reg[1][12]_0 ;
  output \SRL_SIG_reg[1][11]_0 ;
  output \SRL_SIG_reg[1][10]_0 ;
  output \SRL_SIG_reg[1][9]_0 ;
  output \SRL_SIG_reg[1][8]_0 ;
  output \SRL_SIG_reg[1][7]_0 ;
  output \SRL_SIG_reg[1][6]_0 ;
  output \SRL_SIG_reg[1][5]_0 ;
  output \SRL_SIG_reg[1][4]_0 ;
  output \SRL_SIG_reg[1][3]_0 ;
  output \SRL_SIG_reg[1][2]_0 ;
  output \SRL_SIG_reg[1][1]_0 ;
  output \SRL_SIG_reg[1][0]_0 ;
  output [29:0]d0;
  input ram_reg_bram_1;
  input cmp59_i_reg_465;
  input [29:0]q1;
  input [0:0]\SRL_SIG_reg[1][0]_1 ;
  input [29:0]D;
  input ap_clk;

  wire [29:0]D;
  wire [29:0]Q;
  wire [29:0]\SRL_SIG_reg[0][29]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [0:0]\SRL_SIG_reg[1][0]_1 ;
  wire \SRL_SIG_reg[1][10]_0 ;
  wire \SRL_SIG_reg[1][11]_0 ;
  wire \SRL_SIG_reg[1][12]_0 ;
  wire \SRL_SIG_reg[1][13]_0 ;
  wire \SRL_SIG_reg[1][14]_0 ;
  wire \SRL_SIG_reg[1][15]_0 ;
  wire \SRL_SIG_reg[1][16]_0 ;
  wire \SRL_SIG_reg[1][17]_0 ;
  wire \SRL_SIG_reg[1][18]_0 ;
  wire \SRL_SIG_reg[1][19]_0 ;
  wire \SRL_SIG_reg[1][1]_0 ;
  wire \SRL_SIG_reg[1][20]_0 ;
  wire \SRL_SIG_reg[1][21]_0 ;
  wire \SRL_SIG_reg[1][22]_0 ;
  wire \SRL_SIG_reg[1][23]_0 ;
  wire \SRL_SIG_reg[1][24]_0 ;
  wire \SRL_SIG_reg[1][25]_0 ;
  wire \SRL_SIG_reg[1][26]_0 ;
  wire \SRL_SIG_reg[1][27]_0 ;
  wire \SRL_SIG_reg[1][28]_0 ;
  wire \SRL_SIG_reg[1][29]_0 ;
  wire \SRL_SIG_reg[1][2]_0 ;
  wire \SRL_SIG_reg[1][3]_0 ;
  wire \SRL_SIG_reg[1][4]_0 ;
  wire \SRL_SIG_reg[1][5]_0 ;
  wire \SRL_SIG_reg[1][6]_0 ;
  wire \SRL_SIG_reg[1][7]_0 ;
  wire \SRL_SIG_reg[1][8]_0 ;
  wire \SRL_SIG_reg[1][9]_0 ;
  wire ap_clk;
  wire cmp59_i_reg_465;
  wire [29:0]d0;
  wire [29:0]q1;
  wire ram_reg_bram_1;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0][29]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0][29]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0][29]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0][29]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0][29]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0][29]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0][29]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0][29]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0][29]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0][29]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0][29]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0][29]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0][29]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0][29]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0][29]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0][29]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(D[24]),
        .Q(\SRL_SIG_reg[0][29]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(D[25]),
        .Q(\SRL_SIG_reg[0][29]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(D[26]),
        .Q(\SRL_SIG_reg[0][29]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(D[27]),
        .Q(\SRL_SIG_reg[0][29]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(D[28]),
        .Q(\SRL_SIG_reg[0][29]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(D[29]),
        .Q(\SRL_SIG_reg[0][29]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0][29]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0][29]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0][29]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0][29]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0][29]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0][29]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0][29]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0][29]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0][29]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0][29]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0][29]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0][29]_0 [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0][29]_0 [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0][29]_0 [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0][29]_0 [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0][29]_0 [16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0][29]_0 [17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0][29]_0 [18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0][29]_0 [19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0][29]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0][29]_0 [20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0][29]_0 [21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0][29]_0 [22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0][29]_0 [23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0][29]_0 [24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0][29]_0 [25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0][29]_0 [26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0][29]_0 [27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0][29]_0 [28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0][29]_0 [29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0][29]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0][29]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0][29]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0][29]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0][29]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0][29]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0][29]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0][29]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_0_01183_217801809_i_fu_192[0]_i_2 
       (.I0(Q[20]),
        .I1(\SRL_SIG_reg[0][29]_0 [20]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_465),
        .I4(q1[20]),
        .O(\SRL_SIG_reg[1][20]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_0_01183_217801809_i_fu_192[1]_i_2 
       (.I0(Q[21]),
        .I1(\SRL_SIG_reg[0][29]_0 [21]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_465),
        .I4(q1[21]),
        .O(\SRL_SIG_reg[1][21]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_0_01183_217801809_i_fu_192[2]_i_2 
       (.I0(Q[22]),
        .I1(\SRL_SIG_reg[0][29]_0 [22]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_465),
        .I4(q1[22]),
        .O(\SRL_SIG_reg[1][22]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_0_01183_217801809_i_fu_192[3]_i_2 
       (.I0(Q[23]),
        .I1(\SRL_SIG_reg[0][29]_0 [23]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_465),
        .I4(q1[23]),
        .O(\SRL_SIG_reg[1][23]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_0_01183_217801809_i_fu_192[4]_i_2 
       (.I0(Q[24]),
        .I1(\SRL_SIG_reg[0][29]_0 [24]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_465),
        .I4(q1[24]),
        .O(\SRL_SIG_reg[1][24]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_0_01183_217801809_i_fu_192[5]_i_2 
       (.I0(Q[25]),
        .I1(\SRL_SIG_reg[0][29]_0 [25]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_465),
        .I4(q1[25]),
        .O(\SRL_SIG_reg[1][25]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_0_01183_217801809_i_fu_192[6]_i_2 
       (.I0(Q[26]),
        .I1(\SRL_SIG_reg[0][29]_0 [26]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_465),
        .I4(q1[26]),
        .O(\SRL_SIG_reg[1][26]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_0_01183_217801809_i_fu_192[7]_i_2 
       (.I0(Q[27]),
        .I1(\SRL_SIG_reg[0][29]_0 [27]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_465),
        .I4(q1[27]),
        .O(\SRL_SIG_reg[1][27]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_0_01183_217801809_i_fu_192[8]_i_2 
       (.I0(Q[28]),
        .I1(\SRL_SIG_reg[0][29]_0 [28]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_465),
        .I4(q1[28]),
        .O(\SRL_SIG_reg[1][28]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_0_01183_217801809_i_fu_192[9]_i_3 
       (.I0(Q[29]),
        .I1(\SRL_SIG_reg[0][29]_0 [29]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_465),
        .I4(q1[29]),
        .O(\SRL_SIG_reg[1][29]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_0_01184_217781807_i_fu_188[0]_i_2 
       (.I0(Q[10]),
        .I1(\SRL_SIG_reg[0][29]_0 [10]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_465),
        .I4(q1[10]),
        .O(\SRL_SIG_reg[1][10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_0_01184_217781807_i_fu_188[1]_i_2 
       (.I0(Q[11]),
        .I1(\SRL_SIG_reg[0][29]_0 [11]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_465),
        .I4(q1[11]),
        .O(\SRL_SIG_reg[1][11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_0_01184_217781807_i_fu_188[2]_i_2 
       (.I0(Q[12]),
        .I1(\SRL_SIG_reg[0][29]_0 [12]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_465),
        .I4(q1[12]),
        .O(\SRL_SIG_reg[1][12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_0_01184_217781807_i_fu_188[3]_i_2 
       (.I0(Q[13]),
        .I1(\SRL_SIG_reg[0][29]_0 [13]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_465),
        .I4(q1[13]),
        .O(\SRL_SIG_reg[1][13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_0_01184_217781807_i_fu_188[4]_i_2 
       (.I0(Q[14]),
        .I1(\SRL_SIG_reg[0][29]_0 [14]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_465),
        .I4(q1[14]),
        .O(\SRL_SIG_reg[1][14]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_0_01184_217781807_i_fu_188[5]_i_2 
       (.I0(Q[15]),
        .I1(\SRL_SIG_reg[0][29]_0 [15]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_465),
        .I4(q1[15]),
        .O(\SRL_SIG_reg[1][15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_0_01184_217781807_i_fu_188[6]_i_2 
       (.I0(Q[16]),
        .I1(\SRL_SIG_reg[0][29]_0 [16]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_465),
        .I4(q1[16]),
        .O(\SRL_SIG_reg[1][16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_0_01184_217781807_i_fu_188[7]_i_2 
       (.I0(Q[17]),
        .I1(\SRL_SIG_reg[0][29]_0 [17]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_465),
        .I4(q1[17]),
        .O(\SRL_SIG_reg[1][17]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_0_01184_217781807_i_fu_188[8]_i_2 
       (.I0(Q[18]),
        .I1(\SRL_SIG_reg[0][29]_0 [18]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_465),
        .I4(q1[18]),
        .O(\SRL_SIG_reg[1][18]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_0_01184_217781807_i_fu_188[9]_i_2 
       (.I0(Q[19]),
        .I1(\SRL_SIG_reg[0][29]_0 [19]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_465),
        .I4(q1[19]),
        .O(\SRL_SIG_reg[1][19]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_0_01185_217761805_i_fu_184[0]_i_2 
       (.I0(Q[0]),
        .I1(\SRL_SIG_reg[0][29]_0 [0]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_465),
        .I4(q1[0]),
        .O(\SRL_SIG_reg[1][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_0_01185_217761805_i_fu_184[1]_i_2 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[0][29]_0 [1]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_465),
        .I4(q1[1]),
        .O(\SRL_SIG_reg[1][1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_0_01185_217761805_i_fu_184[2]_i_2 
       (.I0(Q[2]),
        .I1(\SRL_SIG_reg[0][29]_0 [2]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_465),
        .I4(q1[2]),
        .O(\SRL_SIG_reg[1][2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_0_01185_217761805_i_fu_184[3]_i_2 
       (.I0(Q[3]),
        .I1(\SRL_SIG_reg[0][29]_0 [3]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_465),
        .I4(q1[3]),
        .O(\SRL_SIG_reg[1][3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_0_01185_217761805_i_fu_184[4]_i_2 
       (.I0(Q[4]),
        .I1(\SRL_SIG_reg[0][29]_0 [4]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_465),
        .I4(q1[4]),
        .O(\SRL_SIG_reg[1][4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_0_01185_217761805_i_fu_184[5]_i_2 
       (.I0(Q[5]),
        .I1(\SRL_SIG_reg[0][29]_0 [5]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_465),
        .I4(q1[5]),
        .O(\SRL_SIG_reg[1][5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_0_01185_217761805_i_fu_184[6]_i_2 
       (.I0(Q[6]),
        .I1(\SRL_SIG_reg[0][29]_0 [6]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_465),
        .I4(q1[6]),
        .O(\SRL_SIG_reg[1][6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_0_01185_217761805_i_fu_184[7]_i_2 
       (.I0(Q[7]),
        .I1(\SRL_SIG_reg[0][29]_0 [7]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_465),
        .I4(q1[7]),
        .O(\SRL_SIG_reg[1][7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_0_01185_217761805_i_fu_184[8]_i_2 
       (.I0(Q[8]),
        .I1(\SRL_SIG_reg[0][29]_0 [8]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_465),
        .I4(q1[8]),
        .O(\SRL_SIG_reg[1][8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_0_01185_217761805_i_fu_184[9]_i_2 
       (.I0(Q[9]),
        .I1(\SRL_SIG_reg[0][29]_0 [9]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_465),
        .I4(q1[9]),
        .O(\SRL_SIG_reg[1][9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_10
       (.I0(Q[7]),
        .I1(\SRL_SIG_reg[0][29]_0 [7]),
        .I2(ram_reg_bram_1),
        .O(d0[7]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_11
       (.I0(Q[6]),
        .I1(\SRL_SIG_reg[0][29]_0 [6]),
        .I2(ram_reg_bram_1),
        .O(d0[6]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_12
       (.I0(Q[5]),
        .I1(\SRL_SIG_reg[0][29]_0 [5]),
        .I2(ram_reg_bram_1),
        .O(d0[5]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_13
       (.I0(Q[4]),
        .I1(\SRL_SIG_reg[0][29]_0 [4]),
        .I2(ram_reg_bram_1),
        .O(d0[4]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_14
       (.I0(Q[3]),
        .I1(\SRL_SIG_reg[0][29]_0 [3]),
        .I2(ram_reg_bram_1),
        .O(d0[3]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_15
       (.I0(Q[2]),
        .I1(\SRL_SIG_reg[0][29]_0 [2]),
        .I2(ram_reg_bram_1),
        .O(d0[2]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_16
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[0][29]_0 [1]),
        .I2(ram_reg_bram_1),
        .O(d0[1]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_17
       (.I0(Q[0]),
        .I1(\SRL_SIG_reg[0][29]_0 [0]),
        .I2(ram_reg_bram_1),
        .O(d0[0]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_18
       (.I0(Q[17]),
        .I1(\SRL_SIG_reg[0][29]_0 [17]),
        .I2(ram_reg_bram_1),
        .O(d0[17]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_19
       (.I0(Q[16]),
        .I1(\SRL_SIG_reg[0][29]_0 [16]),
        .I2(ram_reg_bram_1),
        .O(d0[16]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_2
       (.I0(Q[15]),
        .I1(\SRL_SIG_reg[0][29]_0 [15]),
        .I2(ram_reg_bram_1),
        .O(d0[15]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_3
       (.I0(Q[14]),
        .I1(\SRL_SIG_reg[0][29]_0 [14]),
        .I2(ram_reg_bram_1),
        .O(d0[14]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_4
       (.I0(Q[13]),
        .I1(\SRL_SIG_reg[0][29]_0 [13]),
        .I2(ram_reg_bram_1),
        .O(d0[13]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_5
       (.I0(Q[12]),
        .I1(\SRL_SIG_reg[0][29]_0 [12]),
        .I2(ram_reg_bram_1),
        .O(d0[12]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_6
       (.I0(Q[11]),
        .I1(\SRL_SIG_reg[0][29]_0 [11]),
        .I2(ram_reg_bram_1),
        .O(d0[11]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_7
       (.I0(Q[10]),
        .I1(\SRL_SIG_reg[0][29]_0 [10]),
        .I2(ram_reg_bram_1),
        .O(d0[10]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_8
       (.I0(Q[9]),
        .I1(\SRL_SIG_reg[0][29]_0 [9]),
        .I2(ram_reg_bram_1),
        .O(d0[9]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_9
       (.I0(Q[8]),
        .I1(\SRL_SIG_reg[0][29]_0 [8]),
        .I2(ram_reg_bram_1),
        .O(d0[8]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_1_i_1
       (.I0(Q[29]),
        .I1(\SRL_SIG_reg[0][29]_0 [29]),
        .I2(ram_reg_bram_1),
        .O(d0[29]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_1_i_10
       (.I0(Q[20]),
        .I1(\SRL_SIG_reg[0][29]_0 [20]),
        .I2(ram_reg_bram_1),
        .O(d0[20]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_1_i_11
       (.I0(Q[19]),
        .I1(\SRL_SIG_reg[0][29]_0 [19]),
        .I2(ram_reg_bram_1),
        .O(d0[19]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_1_i_12
       (.I0(Q[18]),
        .I1(\SRL_SIG_reg[0][29]_0 [18]),
        .I2(ram_reg_bram_1),
        .O(d0[18]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_1_i_2
       (.I0(Q[28]),
        .I1(\SRL_SIG_reg[0][29]_0 [28]),
        .I2(ram_reg_bram_1),
        .O(d0[28]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_1_i_3
       (.I0(Q[27]),
        .I1(\SRL_SIG_reg[0][29]_0 [27]),
        .I2(ram_reg_bram_1),
        .O(d0[27]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_1_i_4
       (.I0(Q[26]),
        .I1(\SRL_SIG_reg[0][29]_0 [26]),
        .I2(ram_reg_bram_1),
        .O(d0[26]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_1_i_5
       (.I0(Q[25]),
        .I1(\SRL_SIG_reg[0][29]_0 [25]),
        .I2(ram_reg_bram_1),
        .O(d0[25]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_1_i_6
       (.I0(Q[24]),
        .I1(\SRL_SIG_reg[0][29]_0 [24]),
        .I2(ram_reg_bram_1),
        .O(d0[24]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_1_i_7
       (.I0(Q[23]),
        .I1(\SRL_SIG_reg[0][29]_0 [23]),
        .I2(ram_reg_bram_1),
        .O(d0[23]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_1_i_8
       (.I0(Q[22]),
        .I1(\SRL_SIG_reg[0][29]_0 [22]),
        .I2(ram_reg_bram_1),
        .O(d0[22]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_1_i_9
       (.I0(Q[21]),
        .I1(\SRL_SIG_reg[0][29]_0 [21]),
        .I2(ram_reg_bram_1),
        .O(d0[21]));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_fifo_w30_d2_S_ShiftReg" *) 
module design_1_v_demosaic_0_0_fifo_w30_d2_S_ShiftReg_6
   (\SRL_SIG_reg[1][19]_0 ,
    Q,
    D,
    \SRL_SIG_reg[1][18]_0 ,
    \SRL_SIG_reg[1][17]_0 ,
    \SRL_SIG_reg[1][16]_0 ,
    \SRL_SIG_reg[1][15]_0 ,
    \SRL_SIG_reg[1][14]_0 ,
    \SRL_SIG_reg[1][13]_0 ,
    \SRL_SIG_reg[1][12]_0 ,
    \SRL_SIG_reg[1][11]_0 ,
    \SRL_SIG_reg[1][10]_0 ,
    \SRL_SIG_reg[1][9]_0 ,
    \SRL_SIG_reg[1][8]_0 ,
    \SRL_SIG_reg[1][7]_0 ,
    \SRL_SIG_reg[1][6]_0 ,
    \SRL_SIG_reg[1][5]_0 ,
    \SRL_SIG_reg[1][4]_0 ,
    \SRL_SIG_reg[1][3]_0 ,
    \SRL_SIG_reg[1][2]_0 ,
    \SRL_SIG_reg[1][1]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][29]_0 ,
    \SRL_SIG_reg[1][28]_0 ,
    \SRL_SIG_reg[1][27]_0 ,
    \SRL_SIG_reg[1][26]_0 ,
    \SRL_SIG_reg[1][25]_0 ,
    \SRL_SIG_reg[1][24]_0 ,
    \SRL_SIG_reg[1][23]_0 ,
    \SRL_SIG_reg[1][22]_0 ,
    \SRL_SIG_reg[1][21]_0 ,
    \SRL_SIG_reg[1][20]_0 ,
    d0,
    ram_reg_bram_1,
    cmp59_i_reg_545,
    q1,
    push,
    \SRL_SIG_reg[0][19]_0 ,
    ap_clk,
    \SRL_SIG_reg[0][29]_0 ,
    \SRL_SIG_reg[0][28]_0 ,
    \SRL_SIG_reg[0][27]_0 ,
    \SRL_SIG_reg[0][26]_0 ,
    \SRL_SIG_reg[0][25]_0 ,
    \SRL_SIG_reg[0][24]_0 ,
    \SRL_SIG_reg[0][23]_0 ,
    \SRL_SIG_reg[0][22]_0 ,
    \SRL_SIG_reg[0][21]_0 ,
    \SRL_SIG_reg[0][20]_0 ,
    \SRL_SIG_reg[0][9]_0 ,
    \SRL_SIG_reg[0][8]_0 ,
    \SRL_SIG_reg[0][7]_0 ,
    \SRL_SIG_reg[0][6]_0 ,
    \SRL_SIG_reg[0][5]_0 ,
    \SRL_SIG_reg[0][4]_0 ,
    \SRL_SIG_reg[0][3]_0 ,
    \SRL_SIG_reg[0][2]_0 ,
    \SRL_SIG_reg[0][1]_0 ,
    \SRL_SIG_reg[0][0]_0 );
  output \SRL_SIG_reg[1][19]_0 ;
  output [29:0]Q;
  output [29:0]D;
  output \SRL_SIG_reg[1][18]_0 ;
  output \SRL_SIG_reg[1][17]_0 ;
  output \SRL_SIG_reg[1][16]_0 ;
  output \SRL_SIG_reg[1][15]_0 ;
  output \SRL_SIG_reg[1][14]_0 ;
  output \SRL_SIG_reg[1][13]_0 ;
  output \SRL_SIG_reg[1][12]_0 ;
  output \SRL_SIG_reg[1][11]_0 ;
  output \SRL_SIG_reg[1][10]_0 ;
  output \SRL_SIG_reg[1][9]_0 ;
  output \SRL_SIG_reg[1][8]_0 ;
  output \SRL_SIG_reg[1][7]_0 ;
  output \SRL_SIG_reg[1][6]_0 ;
  output \SRL_SIG_reg[1][5]_0 ;
  output \SRL_SIG_reg[1][4]_0 ;
  output \SRL_SIG_reg[1][3]_0 ;
  output \SRL_SIG_reg[1][2]_0 ;
  output \SRL_SIG_reg[1][1]_0 ;
  output \SRL_SIG_reg[1][0]_0 ;
  output \SRL_SIG_reg[1][29]_0 ;
  output \SRL_SIG_reg[1][28]_0 ;
  output \SRL_SIG_reg[1][27]_0 ;
  output \SRL_SIG_reg[1][26]_0 ;
  output \SRL_SIG_reg[1][25]_0 ;
  output \SRL_SIG_reg[1][24]_0 ;
  output \SRL_SIG_reg[1][23]_0 ;
  output \SRL_SIG_reg[1][22]_0 ;
  output \SRL_SIG_reg[1][21]_0 ;
  output \SRL_SIG_reg[1][20]_0 ;
  output [29:0]d0;
  input ram_reg_bram_1;
  input cmp59_i_reg_545;
  input [29:0]q1;
  input push;
  input [9:0]\SRL_SIG_reg[0][19]_0 ;
  input ap_clk;
  input \SRL_SIG_reg[0][29]_0 ;
  input \SRL_SIG_reg[0][28]_0 ;
  input \SRL_SIG_reg[0][27]_0 ;
  input \SRL_SIG_reg[0][26]_0 ;
  input \SRL_SIG_reg[0][25]_0 ;
  input \SRL_SIG_reg[0][24]_0 ;
  input \SRL_SIG_reg[0][23]_0 ;
  input \SRL_SIG_reg[0][22]_0 ;
  input \SRL_SIG_reg[0][21]_0 ;
  input \SRL_SIG_reg[0][20]_0 ;
  input \SRL_SIG_reg[0][9]_0 ;
  input \SRL_SIG_reg[0][8]_0 ;
  input \SRL_SIG_reg[0][7]_0 ;
  input \SRL_SIG_reg[0][6]_0 ;
  input \SRL_SIG_reg[0][5]_0 ;
  input \SRL_SIG_reg[0][4]_0 ;
  input \SRL_SIG_reg[0][3]_0 ;
  input \SRL_SIG_reg[0][2]_0 ;
  input \SRL_SIG_reg[0][1]_0 ;
  input \SRL_SIG_reg[0][0]_0 ;

  wire [29:0]D;
  wire [29:0]Q;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire [9:0]\SRL_SIG_reg[0][19]_0 ;
  wire \SRL_SIG_reg[0][1]_0 ;
  wire \SRL_SIG_reg[0][20]_0 ;
  wire \SRL_SIG_reg[0][21]_0 ;
  wire \SRL_SIG_reg[0][22]_0 ;
  wire \SRL_SIG_reg[0][23]_0 ;
  wire \SRL_SIG_reg[0][24]_0 ;
  wire \SRL_SIG_reg[0][25]_0 ;
  wire \SRL_SIG_reg[0][26]_0 ;
  wire \SRL_SIG_reg[0][27]_0 ;
  wire \SRL_SIG_reg[0][28]_0 ;
  wire \SRL_SIG_reg[0][29]_0 ;
  wire \SRL_SIG_reg[0][2]_0 ;
  wire \SRL_SIG_reg[0][3]_0 ;
  wire \SRL_SIG_reg[0][4]_0 ;
  wire \SRL_SIG_reg[0][5]_0 ;
  wire \SRL_SIG_reg[0][6]_0 ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire \SRL_SIG_reg[0][8]_0 ;
  wire \SRL_SIG_reg[0][9]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][10]_0 ;
  wire \SRL_SIG_reg[1][11]_0 ;
  wire \SRL_SIG_reg[1][12]_0 ;
  wire \SRL_SIG_reg[1][13]_0 ;
  wire \SRL_SIG_reg[1][14]_0 ;
  wire \SRL_SIG_reg[1][15]_0 ;
  wire \SRL_SIG_reg[1][16]_0 ;
  wire \SRL_SIG_reg[1][17]_0 ;
  wire \SRL_SIG_reg[1][18]_0 ;
  wire \SRL_SIG_reg[1][19]_0 ;
  wire \SRL_SIG_reg[1][1]_0 ;
  wire \SRL_SIG_reg[1][20]_0 ;
  wire \SRL_SIG_reg[1][21]_0 ;
  wire \SRL_SIG_reg[1][22]_0 ;
  wire \SRL_SIG_reg[1][23]_0 ;
  wire \SRL_SIG_reg[1][24]_0 ;
  wire \SRL_SIG_reg[1][25]_0 ;
  wire \SRL_SIG_reg[1][26]_0 ;
  wire \SRL_SIG_reg[1][27]_0 ;
  wire \SRL_SIG_reg[1][28]_0 ;
  wire \SRL_SIG_reg[1][29]_0 ;
  wire \SRL_SIG_reg[1][2]_0 ;
  wire \SRL_SIG_reg[1][3]_0 ;
  wire \SRL_SIG_reg[1][4]_0 ;
  wire \SRL_SIG_reg[1][5]_0 ;
  wire \SRL_SIG_reg[1][6]_0 ;
  wire \SRL_SIG_reg[1][7]_0 ;
  wire \SRL_SIG_reg[1][8]_0 ;
  wire \SRL_SIG_reg[1][9]_0 ;
  wire ap_clk;
  wire cmp59_i_reg_545;
  wire [29:0]d0;
  wire push;
  wire [29:0]q1;
  wire ram_reg_bram_1;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][0]_0 ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][19]_0 [0]),
        .Q(D[10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][19]_0 [1]),
        .Q(D[11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][19]_0 [2]),
        .Q(D[12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][19]_0 [3]),
        .Q(D[13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][19]_0 [4]),
        .Q(D[14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][19]_0 [5]),
        .Q(D[15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][19]_0 [6]),
        .Q(D[16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][19]_0 [7]),
        .Q(D[17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][19]_0 [8]),
        .Q(D[18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][19]_0 [9]),
        .Q(D[19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][1]_0 ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][20]_0 ),
        .Q(D[20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][21]_0 ),
        .Q(D[21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][22]_0 ),
        .Q(D[22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_0 ),
        .Q(D[23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][24]_0 ),
        .Q(D[24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][25]_0 ),
        .Q(D[25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][26]_0 ),
        .Q(D[26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][27]_0 ),
        .Q(D[27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][28]_0 ),
        .Q(D[28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 ),
        .Q(D[29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][2]_0 ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][3]_0 ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][4]_0 ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][5]_0 ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][6]_0 ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][8]_0 ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][9]_0 ),
        .Q(D[9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(push),
        .D(D[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(push),
        .D(D[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(push),
        .D(D[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(push),
        .D(D[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(push),
        .D(D[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(push),
        .D(D[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_0_0_0_09081512_i_fu_248[0]_i_2 
       (.I0(Q[0]),
        .I1(D[0]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_545),
        .I4(q1[0]),
        .O(\SRL_SIG_reg[1][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_0_0_0_09081512_i_fu_248[1]_i_2 
       (.I0(Q[1]),
        .I1(D[1]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_545),
        .I4(q1[1]),
        .O(\SRL_SIG_reg[1][1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_0_0_0_09081512_i_fu_248[2]_i_2 
       (.I0(Q[2]),
        .I1(D[2]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_545),
        .I4(q1[2]),
        .O(\SRL_SIG_reg[1][2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_0_0_0_09081512_i_fu_248[3]_i_2 
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_545),
        .I4(q1[3]),
        .O(\SRL_SIG_reg[1][3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_0_0_0_09081512_i_fu_248[4]_i_2 
       (.I0(Q[4]),
        .I1(D[4]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_545),
        .I4(q1[4]),
        .O(\SRL_SIG_reg[1][4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_0_0_0_09081512_i_fu_248[5]_i_2 
       (.I0(Q[5]),
        .I1(D[5]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_545),
        .I4(q1[5]),
        .O(\SRL_SIG_reg[1][5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_0_0_0_09081512_i_fu_248[6]_i_2 
       (.I0(Q[6]),
        .I1(D[6]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_545),
        .I4(q1[6]),
        .O(\SRL_SIG_reg[1][6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_0_0_0_09081512_i_fu_248[7]_i_2 
       (.I0(Q[7]),
        .I1(D[7]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_545),
        .I4(q1[7]),
        .O(\SRL_SIG_reg[1][7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_0_0_0_09081512_i_fu_248[8]_i_2 
       (.I0(Q[8]),
        .I1(D[8]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_545),
        .I4(q1[8]),
        .O(\SRL_SIG_reg[1][8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_0_0_0_09081512_i_fu_248[9]_i_2 
       (.I0(Q[9]),
        .I1(D[9]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_545),
        .I4(q1[9]),
        .O(\SRL_SIG_reg[1][9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_1_0_0_09091514_i_fu_252[0]_i_2 
       (.I0(Q[10]),
        .I1(D[10]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_545),
        .I4(q1[10]),
        .O(\SRL_SIG_reg[1][10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_1_0_0_09091514_i_fu_252[1]_i_2 
       (.I0(Q[11]),
        .I1(D[11]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_545),
        .I4(q1[11]),
        .O(\SRL_SIG_reg[1][11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_1_0_0_09091514_i_fu_252[2]_i_2 
       (.I0(Q[12]),
        .I1(D[12]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_545),
        .I4(q1[12]),
        .O(\SRL_SIG_reg[1][12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_1_0_0_09091514_i_fu_252[3]_i_2 
       (.I0(Q[13]),
        .I1(D[13]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_545),
        .I4(q1[13]),
        .O(\SRL_SIG_reg[1][13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_1_0_0_09091514_i_fu_252[4]_i_2 
       (.I0(Q[14]),
        .I1(D[14]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_545),
        .I4(q1[14]),
        .O(\SRL_SIG_reg[1][14]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_1_0_0_09091514_i_fu_252[5]_i_2 
       (.I0(Q[15]),
        .I1(D[15]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_545),
        .I4(q1[15]),
        .O(\SRL_SIG_reg[1][15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_1_0_0_09091514_i_fu_252[6]_i_2 
       (.I0(Q[16]),
        .I1(D[16]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_545),
        .I4(q1[16]),
        .O(\SRL_SIG_reg[1][16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_1_0_0_09091514_i_fu_252[7]_i_2 
       (.I0(Q[17]),
        .I1(D[17]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_545),
        .I4(q1[17]),
        .O(\SRL_SIG_reg[1][17]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_1_0_0_09091514_i_fu_252[8]_i_2 
       (.I0(Q[18]),
        .I1(D[18]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_545),
        .I4(q1[18]),
        .O(\SRL_SIG_reg[1][18]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_1_0_0_09091514_i_fu_252[9]_i_3 
       (.I0(Q[19]),
        .I1(D[19]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_545),
        .I4(q1[19]),
        .O(\SRL_SIG_reg[1][19]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_2_0_0_09101516_i_fu_256[0]_i_2 
       (.I0(Q[20]),
        .I1(D[20]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_545),
        .I4(q1[20]),
        .O(\SRL_SIG_reg[1][20]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_2_0_0_09101516_i_fu_256[1]_i_2 
       (.I0(Q[21]),
        .I1(D[21]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_545),
        .I4(q1[21]),
        .O(\SRL_SIG_reg[1][21]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_2_0_0_09101516_i_fu_256[2]_i_2 
       (.I0(Q[22]),
        .I1(D[22]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_545),
        .I4(q1[22]),
        .O(\SRL_SIG_reg[1][22]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_2_0_0_09101516_i_fu_256[3]_i_2 
       (.I0(Q[23]),
        .I1(D[23]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_545),
        .I4(q1[23]),
        .O(\SRL_SIG_reg[1][23]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_2_0_0_09101516_i_fu_256[4]_i_2 
       (.I0(Q[24]),
        .I1(D[24]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_545),
        .I4(q1[24]),
        .O(\SRL_SIG_reg[1][24]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_2_0_0_09101516_i_fu_256[5]_i_2 
       (.I0(Q[25]),
        .I1(D[25]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_545),
        .I4(q1[25]),
        .O(\SRL_SIG_reg[1][25]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_2_0_0_09101516_i_fu_256[6]_i_2 
       (.I0(Q[26]),
        .I1(D[26]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_545),
        .I4(q1[26]),
        .O(\SRL_SIG_reg[1][26]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_2_0_0_09101516_i_fu_256[7]_i_2 
       (.I0(Q[27]),
        .I1(D[27]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_545),
        .I4(q1[27]),
        .O(\SRL_SIG_reg[1][27]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_2_0_0_09101516_i_fu_256[8]_i_2 
       (.I0(Q[28]),
        .I1(D[28]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_545),
        .I4(q1[28]),
        .O(\SRL_SIG_reg[1][28]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \p_0_2_0_0_09101516_i_fu_256[9]_i_2 
       (.I0(Q[29]),
        .I1(D[29]),
        .I2(ram_reg_bram_1),
        .I3(cmp59_i_reg_545),
        .I4(q1[29]),
        .O(\SRL_SIG_reg[1][29]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_10
       (.I0(Q[7]),
        .I1(D[7]),
        .I2(ram_reg_bram_1),
        .O(d0[7]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_11
       (.I0(Q[6]),
        .I1(D[6]),
        .I2(ram_reg_bram_1),
        .O(d0[6]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_12
       (.I0(Q[5]),
        .I1(D[5]),
        .I2(ram_reg_bram_1),
        .O(d0[5]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_13
       (.I0(Q[4]),
        .I1(D[4]),
        .I2(ram_reg_bram_1),
        .O(d0[4]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_14
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_bram_1),
        .O(d0[3]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_15
       (.I0(Q[2]),
        .I1(D[2]),
        .I2(ram_reg_bram_1),
        .O(d0[2]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_16
       (.I0(Q[1]),
        .I1(D[1]),
        .I2(ram_reg_bram_1),
        .O(d0[1]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_17
       (.I0(Q[0]),
        .I1(D[0]),
        .I2(ram_reg_bram_1),
        .O(d0[0]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_18
       (.I0(Q[17]),
        .I1(D[17]),
        .I2(ram_reg_bram_1),
        .O(d0[17]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_19
       (.I0(Q[16]),
        .I1(D[16]),
        .I2(ram_reg_bram_1),
        .O(d0[16]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_2
       (.I0(Q[15]),
        .I1(D[15]),
        .I2(ram_reg_bram_1),
        .O(d0[15]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_3
       (.I0(Q[14]),
        .I1(D[14]),
        .I2(ram_reg_bram_1),
        .O(d0[14]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_4
       (.I0(Q[13]),
        .I1(D[13]),
        .I2(ram_reg_bram_1),
        .O(d0[13]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_5
       (.I0(Q[12]),
        .I1(D[12]),
        .I2(ram_reg_bram_1),
        .O(d0[12]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_6
       (.I0(Q[11]),
        .I1(D[11]),
        .I2(ram_reg_bram_1),
        .O(d0[11]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_7
       (.I0(Q[10]),
        .I1(D[10]),
        .I2(ram_reg_bram_1),
        .O(d0[10]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_8
       (.I0(Q[9]),
        .I1(D[9]),
        .I2(ram_reg_bram_1),
        .O(d0[9]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_9
       (.I0(Q[8]),
        .I1(D[8]),
        .I2(ram_reg_bram_1),
        .O(d0[8]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_1_i_1
       (.I0(Q[29]),
        .I1(D[29]),
        .I2(ram_reg_bram_1),
        .O(d0[29]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_1_i_10
       (.I0(Q[20]),
        .I1(D[20]),
        .I2(ram_reg_bram_1),
        .O(d0[20]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_1_i_11
       (.I0(Q[19]),
        .I1(D[19]),
        .I2(ram_reg_bram_1),
        .O(d0[19]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_1_i_12
       (.I0(Q[18]),
        .I1(D[18]),
        .I2(ram_reg_bram_1),
        .O(d0[18]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_1_i_2
       (.I0(Q[28]),
        .I1(D[28]),
        .I2(ram_reg_bram_1),
        .O(d0[28]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_1_i_3
       (.I0(Q[27]),
        .I1(D[27]),
        .I2(ram_reg_bram_1),
        .O(d0[27]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_1_i_4
       (.I0(Q[26]),
        .I1(D[26]),
        .I2(ram_reg_bram_1),
        .O(d0[26]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_1_i_5
       (.I0(Q[25]),
        .I1(D[25]),
        .I2(ram_reg_bram_1),
        .O(d0[25]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_1_i_6
       (.I0(Q[24]),
        .I1(D[24]),
        .I2(ram_reg_bram_1),
        .O(d0[24]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_1_i_7
       (.I0(Q[23]),
        .I1(D[23]),
        .I2(ram_reg_bram_1),
        .O(d0[23]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_1_i_8
       (.I0(Q[22]),
        .I1(D[22]),
        .I2(ram_reg_bram_1),
        .O(d0[22]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_1_i_9
       (.I0(Q[21]),
        .I1(D[21]),
        .I2(ram_reg_bram_1),
        .O(d0[21]));
endmodule

module design_1_v_demosaic_0_0_fifo_w30_d2_S_x
   (imgRgb_empty_n,
    imgRgb_full_n,
    \addr_reg[0]_0 ,
    D,
    Q,
    ap_rst_n_inv,
    ap_clk,
    empty_n_reg_0,
    push,
    p_9_in,
    E,
    \SRL_SIG_reg[0][29] ,
    \SRL_SIG_reg[0][19] ,
    \SRL_SIG_reg[0][18] ,
    \SRL_SIG_reg[0][17] ,
    \SRL_SIG_reg[0][16] ,
    \SRL_SIG_reg[0][15] ,
    \SRL_SIG_reg[0][14] ,
    \SRL_SIG_reg[0][13] ,
    \SRL_SIG_reg[0][12] ,
    \SRL_SIG_reg[0][11] ,
    \SRL_SIG_reg[0][10] );
  output imgRgb_empty_n;
  output imgRgb_full_n;
  output \addr_reg[0]_0 ;
  output [29:0]D;
  output [29:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input empty_n_reg_0;
  input push;
  input p_9_in;
  input [0:0]E;
  input [19:0]\SRL_SIG_reg[0][29] ;
  input \SRL_SIG_reg[0][19] ;
  input \SRL_SIG_reg[0][18] ;
  input \SRL_SIG_reg[0][17] ;
  input \SRL_SIG_reg[0][16] ;
  input \SRL_SIG_reg[0][15] ;
  input \SRL_SIG_reg[0][14] ;
  input \SRL_SIG_reg[0][13] ;
  input \SRL_SIG_reg[0][12] ;
  input \SRL_SIG_reg[0][11] ;
  input \SRL_SIG_reg[0][10] ;

  wire [29:0]D;
  wire [0:0]E;
  wire [29:0]Q;
  wire \SRL_SIG_reg[0][10] ;
  wire \SRL_SIG_reg[0][11] ;
  wire \SRL_SIG_reg[0][12] ;
  wire \SRL_SIG_reg[0][13] ;
  wire \SRL_SIG_reg[0][14] ;
  wire \SRL_SIG_reg[0][15] ;
  wire \SRL_SIG_reg[0][16] ;
  wire \SRL_SIG_reg[0][17] ;
  wire \SRL_SIG_reg[0][18] ;
  wire \SRL_SIG_reg[0][19] ;
  wire [19:0]\SRL_SIG_reg[0][29] ;
  wire \addr[0]_i_1__1_n_5 ;
  wire \addr[0]_i_3_n_5 ;
  wire \addr_reg[0]_0 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__6_n_5;
  wire empty_n_reg_0;
  wire full_n_i_1__6_n_5;
  wire imgRgb_empty_n;
  wire imgRgb_full_n;
  wire [2:0]imgRgb_num_data_valid;
  wire \mOutPtr[0]_i_1__7_n_5 ;
  wire \mOutPtr[1]_i_1__8_n_5 ;
  wire \mOutPtr[2]_i_2__4_n_5 ;
  wire p_9_in;
  wire push;

  design_1_v_demosaic_0_0_fifo_w30_d2_S_x_ShiftReg_1 U_design_1_v_demosaic_0_0_fifo_w30_d2_S_x_ShiftReg
       (.D(D),
        .Q(Q),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .\SRL_SIG_reg[0][11]_0 (\SRL_SIG_reg[0][11] ),
        .\SRL_SIG_reg[0][12]_0 (\SRL_SIG_reg[0][12] ),
        .\SRL_SIG_reg[0][13]_0 (\SRL_SIG_reg[0][13] ),
        .\SRL_SIG_reg[0][14]_0 (\SRL_SIG_reg[0][14] ),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .\SRL_SIG_reg[0][16]_0 (\SRL_SIG_reg[0][16] ),
        .\SRL_SIG_reg[0][17]_0 (\SRL_SIG_reg[0][17] ),
        .\SRL_SIG_reg[0][18]_0 (\SRL_SIG_reg[0][18] ),
        .\SRL_SIG_reg[0][19]_0 (\SRL_SIG_reg[0][19] ),
        .\SRL_SIG_reg[0][29]_0 (\SRL_SIG_reg[0][29] ),
        .ap_clk(ap_clk),
        .push(push));
  LUT5 #(
    .INIT(32'hDFD3202C)) 
    \addr[0]_i_1__1 
       (.I0(imgRgb_empty_n),
        .I1(empty_n_reg_0),
        .I2(push),
        .I3(\addr[0]_i_3_n_5 ),
        .I4(\addr_reg[0]_0 ),
        .O(\addr[0]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \addr[0]_i_3 
       (.I0(imgRgb_num_data_valid[2]),
        .I1(imgRgb_num_data_valid[0]),
        .I2(imgRgb_num_data_valid[1]),
        .O(\addr[0]_i_3_n_5 ));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__1_n_5 ),
        .Q(\addr_reg[0]_0 ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FF0000)) 
    empty_n_i_1__6
       (.I0(imgRgb_num_data_valid[2]),
        .I1(imgRgb_num_data_valid[0]),
        .I2(imgRgb_num_data_valid[1]),
        .I3(empty_n_reg_0),
        .I4(push),
        .I5(imgRgb_empty_n),
        .O(empty_n_i_1__6_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__6_n_5),
        .Q(imgRgb_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FF0000)) 
    full_n_i_1__6
       (.I0(imgRgb_num_data_valid[2]),
        .I1(imgRgb_num_data_valid[0]),
        .I2(imgRgb_num_data_valid[1]),
        .I3(push),
        .I4(empty_n_reg_0),
        .I5(imgRgb_full_n),
        .O(full_n_i_1__6_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_5),
        .Q(imgRgb_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(imgRgb_num_data_valid[0]),
        .O(\mOutPtr[0]_i_1__7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__8 
       (.I0(imgRgb_num_data_valid[0]),
        .I1(p_9_in),
        .I2(imgRgb_num_data_valid[1]),
        .O(\mOutPtr[1]_i_1__8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_2__4 
       (.I0(imgRgb_num_data_valid[2]),
        .I1(p_9_in),
        .I2(imgRgb_num_data_valid[1]),
        .I3(imgRgb_num_data_valid[0]),
        .O(\mOutPtr[2]_i_2__4_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__7_n_5 ),
        .Q(imgRgb_num_data_valid[0]),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__8_n_5 ),
        .Q(imgRgb_num_data_valid[1]),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2__4_n_5 ),
        .Q(imgRgb_num_data_valid[2]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_fifo_w30_d2_S_x" *) 
module design_1_v_demosaic_0_0_fifo_w30_d2_S_x_0
   (imgUnzip_empty_n,
    imgUnzip_full_n,
    \SRL_SIG_reg[1][29] ,
    Q,
    \addr_reg[0]_0 ,
    \SRL_SIG_reg[0][29] ,
    ap_rst_n_inv,
    ap_clk,
    push,
    load_p2,
    E,
    D);
  output imgUnzip_empty_n;
  output imgUnzip_full_n;
  output [29:0]\SRL_SIG_reg[1][29] ;
  output [29:0]Q;
  output \addr_reg[0]_0 ;
  output [29:0]\SRL_SIG_reg[0][29] ;
  input ap_rst_n_inv;
  input ap_clk;
  input push;
  input load_p2;
  input [0:0]E;
  input [29:0]D;

  wire [29:0]D;
  wire [0:0]E;
  wire [29:0]Q;
  wire [29:0]\SRL_SIG_reg[0][29] ;
  wire [29:0]\SRL_SIG_reg[1][29] ;
  wire \addr[0]_i_1__2_n_5 ;
  wire \addr[0]_i_2__5_n_5 ;
  wire \addr_reg[0]_0 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__9_n_5;
  wire full_n_i_1__9_n_5;
  wire imgUnzip_empty_n;
  wire imgUnzip_full_n;
  wire [2:0]imgUnzip_num_data_valid;
  wire load_p2;
  wire \mOutPtr[0]_i_1__8_n_5 ;
  wire \mOutPtr[1]_i_1__10_n_5 ;
  wire \mOutPtr[2]_i_2__6_n_5 ;
  wire push;

  design_1_v_demosaic_0_0_fifo_w30_d2_S_x_ShiftReg U_design_1_v_demosaic_0_0_fifo_w30_d2_S_x_ShiftReg
       (.D(D),
        .Q(Q),
        .\SRL_SIG_reg[0][29]_0 (\SRL_SIG_reg[0][29] ),
        .\SRL_SIG_reg[1][29]_0 (\SRL_SIG_reg[1][29] ),
        .ap_clk(ap_clk),
        .\data_p2_reg[0] (\addr_reg[0]_0 ),
        .push(push));
  LUT5 #(
    .INIT(32'hD9FB2604)) 
    \addr[0]_i_1__2 
       (.I0(push),
        .I1(load_p2),
        .I2(\addr[0]_i_2__5_n_5 ),
        .I3(imgUnzip_empty_n),
        .I4(\addr_reg[0]_0 ),
        .O(\addr[0]_i_1__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \addr[0]_i_2__5 
       (.I0(imgUnzip_num_data_valid[2]),
        .I1(imgUnzip_num_data_valid[0]),
        .I2(imgUnzip_num_data_valid[1]),
        .O(\addr[0]_i_2__5_n_5 ));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__2_n_5 ),
        .Q(\addr_reg[0]_0 ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFFFFF0000AAAA)) 
    empty_n_i_1__9
       (.I0(push),
        .I1(imgUnzip_num_data_valid[2]),
        .I2(imgUnzip_num_data_valid[0]),
        .I3(imgUnzip_num_data_valid[1]),
        .I4(load_p2),
        .I5(imgUnzip_empty_n),
        .O(empty_n_i_1__9_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__9_n_5),
        .Q(imgUnzip_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FF0000)) 
    full_n_i_1__9
       (.I0(imgUnzip_num_data_valid[2]),
        .I1(imgUnzip_num_data_valid[0]),
        .I2(imgUnzip_num_data_valid[1]),
        .I3(push),
        .I4(load_p2),
        .I5(imgUnzip_full_n),
        .O(full_n_i_1__9_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__9_n_5),
        .Q(imgUnzip_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(imgUnzip_num_data_valid[0]),
        .O(\mOutPtr[0]_i_1__8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT4 #(
    .INIT(16'hA659)) 
    \mOutPtr[1]_i_1__10 
       (.I0(imgUnzip_num_data_valid[0]),
        .I1(push),
        .I2(load_p2),
        .I3(imgUnzip_num_data_valid[1]),
        .O(\mOutPtr[1]_i_1__10_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT5 #(
    .INIT(32'hA6AAAA59)) 
    \mOutPtr[2]_i_2__6 
       (.I0(imgUnzip_num_data_valid[2]),
        .I1(push),
        .I2(load_p2),
        .I3(imgUnzip_num_data_valid[1]),
        .I4(imgUnzip_num_data_valid[0]),
        .O(\mOutPtr[2]_i_2__6_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__8_n_5 ),
        .Q(imgUnzip_num_data_valid[0]),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__10_n_5 ),
        .Q(imgUnzip_num_data_valid[1]),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2__6_n_5 ),
        .Q(imgUnzip_num_data_valid[2]),
        .R(ap_rst_n_inv));
endmodule

module design_1_v_demosaic_0_0_fifo_w30_d2_S_x_ShiftReg
   (\SRL_SIG_reg[1][29]_0 ,
    Q,
    \SRL_SIG_reg[0][29]_0 ,
    \data_p2_reg[0] ,
    push,
    D,
    ap_clk);
  output [29:0]\SRL_SIG_reg[1][29]_0 ;
  output [29:0]Q;
  output [29:0]\SRL_SIG_reg[0][29]_0 ;
  input \data_p2_reg[0] ;
  input push;
  input [29:0]D;
  input ap_clk;

  wire [29:0]D;
  wire [29:0]Q;
  wire [29:0]\SRL_SIG_reg[0][29]_0 ;
  wire [29:0]\SRL_SIG_reg[1][29]_0 ;
  wire ap_clk;
  wire \data_p2_reg[0] ;
  wire push;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0][29]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0][29]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0][29]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0][29]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0][29]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0][29]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0][29]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0][29]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0][29]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0][29]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0][29]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0][29]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0][29]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0][29]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0][29]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0][29]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(push),
        .D(D[24]),
        .Q(\SRL_SIG_reg[0][29]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(push),
        .D(D[25]),
        .Q(\SRL_SIG_reg[0][29]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(push),
        .D(D[26]),
        .Q(\SRL_SIG_reg[0][29]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(push),
        .D(D[27]),
        .Q(\SRL_SIG_reg[0][29]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(push),
        .D(D[28]),
        .Q(\SRL_SIG_reg[0][29]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(push),
        .D(D[29]),
        .Q(\SRL_SIG_reg[0][29]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0][29]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0][29]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0][29]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0][29]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0][29]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0][29]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0][29]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0][29]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[0]_i_1 
       (.I0(Q[0]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [0]),
        .O(\SRL_SIG_reg[1][29]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[10]_i_1 
       (.I0(Q[10]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [10]),
        .O(\SRL_SIG_reg[1][29]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[11]_i_1 
       (.I0(Q[11]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [11]),
        .O(\SRL_SIG_reg[1][29]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[12]_i_1 
       (.I0(Q[12]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [12]),
        .O(\SRL_SIG_reg[1][29]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[13]_i_1 
       (.I0(Q[13]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [13]),
        .O(\SRL_SIG_reg[1][29]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[14]_i_1 
       (.I0(Q[14]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [14]),
        .O(\SRL_SIG_reg[1][29]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[15]_i_1 
       (.I0(Q[15]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [15]),
        .O(\SRL_SIG_reg[1][29]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[16]_i_1 
       (.I0(Q[16]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [16]),
        .O(\SRL_SIG_reg[1][29]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[17]_i_1 
       (.I0(Q[17]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [17]),
        .O(\SRL_SIG_reg[1][29]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[18]_i_1 
       (.I0(Q[18]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [18]),
        .O(\SRL_SIG_reg[1][29]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[19]_i_1 
       (.I0(Q[19]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [19]),
        .O(\SRL_SIG_reg[1][29]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[1]_i_1 
       (.I0(Q[1]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [1]),
        .O(\SRL_SIG_reg[1][29]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[20]_i_1 
       (.I0(Q[20]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [20]),
        .O(\SRL_SIG_reg[1][29]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[21]_i_1 
       (.I0(Q[21]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [21]),
        .O(\SRL_SIG_reg[1][29]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[22]_i_1 
       (.I0(Q[22]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [22]),
        .O(\SRL_SIG_reg[1][29]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[23]_i_1 
       (.I0(Q[23]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [23]),
        .O(\SRL_SIG_reg[1][29]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[24]_i_1 
       (.I0(Q[24]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [24]),
        .O(\SRL_SIG_reg[1][29]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[25]_i_1 
       (.I0(Q[25]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [25]),
        .O(\SRL_SIG_reg[1][29]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[26]_i_1 
       (.I0(Q[26]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [26]),
        .O(\SRL_SIG_reg[1][29]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[27]_i_1 
       (.I0(Q[27]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [27]),
        .O(\SRL_SIG_reg[1][29]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[28]_i_1 
       (.I0(Q[28]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [28]),
        .O(\SRL_SIG_reg[1][29]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[29]_i_2 
       (.I0(Q[29]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [29]),
        .O(\SRL_SIG_reg[1][29]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[2]_i_1 
       (.I0(Q[2]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [2]),
        .O(\SRL_SIG_reg[1][29]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[3]_i_1 
       (.I0(Q[3]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [3]),
        .O(\SRL_SIG_reg[1][29]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[4]_i_1 
       (.I0(Q[4]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [4]),
        .O(\SRL_SIG_reg[1][29]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[5]_i_1 
       (.I0(Q[5]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [5]),
        .O(\SRL_SIG_reg[1][29]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[6]_i_1 
       (.I0(Q[6]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [6]),
        .O(\SRL_SIG_reg[1][29]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[7]_i_1 
       (.I0(Q[7]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [7]),
        .O(\SRL_SIG_reg[1][29]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[8]_i_1 
       (.I0(Q[8]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [8]),
        .O(\SRL_SIG_reg[1][29]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[9]_i_1__0 
       (.I0(Q[9]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [9]),
        .O(\SRL_SIG_reg[1][29]_0 [9]));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_fifo_w30_d2_S_x_ShiftReg" *) 
module design_1_v_demosaic_0_0_fifo_w30_d2_S_x_ShiftReg_1
   (D,
    Q,
    push,
    \SRL_SIG_reg[0][29]_0 ,
    ap_clk,
    \SRL_SIG_reg[0][19]_0 ,
    \SRL_SIG_reg[0][18]_0 ,
    \SRL_SIG_reg[0][17]_0 ,
    \SRL_SIG_reg[0][16]_0 ,
    \SRL_SIG_reg[0][15]_0 ,
    \SRL_SIG_reg[0][14]_0 ,
    \SRL_SIG_reg[0][13]_0 ,
    \SRL_SIG_reg[0][12]_0 ,
    \SRL_SIG_reg[0][11]_0 ,
    \SRL_SIG_reg[0][10]_0 );
  output [29:0]D;
  output [29:0]Q;
  input push;
  input [19:0]\SRL_SIG_reg[0][29]_0 ;
  input ap_clk;
  input \SRL_SIG_reg[0][19]_0 ;
  input \SRL_SIG_reg[0][18]_0 ;
  input \SRL_SIG_reg[0][17]_0 ;
  input \SRL_SIG_reg[0][16]_0 ;
  input \SRL_SIG_reg[0][15]_0 ;
  input \SRL_SIG_reg[0][14]_0 ;
  input \SRL_SIG_reg[0][13]_0 ;
  input \SRL_SIG_reg[0][12]_0 ;
  input \SRL_SIG_reg[0][11]_0 ;
  input \SRL_SIG_reg[0][10]_0 ;

  wire [29:0]D;
  wire [29:0]Q;
  wire \SRL_SIG_reg[0][10]_0 ;
  wire \SRL_SIG_reg[0][11]_0 ;
  wire \SRL_SIG_reg[0][12]_0 ;
  wire \SRL_SIG_reg[0][13]_0 ;
  wire \SRL_SIG_reg[0][14]_0 ;
  wire \SRL_SIG_reg[0][15]_0 ;
  wire \SRL_SIG_reg[0][16]_0 ;
  wire \SRL_SIG_reg[0][17]_0 ;
  wire \SRL_SIG_reg[0][18]_0 ;
  wire \SRL_SIG_reg[0][19]_0 ;
  wire [19:0]\SRL_SIG_reg[0][29]_0 ;
  wire ap_clk;
  wire push;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][10]_0 ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][11]_0 ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][12]_0 ),
        .Q(D[12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][13]_0 ),
        .Q(D[13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][14]_0 ),
        .Q(D[14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 ),
        .Q(D[15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][16]_0 ),
        .Q(D[16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][17]_0 ),
        .Q(D[17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][18]_0 ),
        .Q(D[18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][19]_0 ),
        .Q(D[19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [10]),
        .Q(D[20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [11]),
        .Q(D[21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [12]),
        .Q(D[22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [13]),
        .Q(D[23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [14]),
        .Q(D[24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [15]),
        .Q(D[25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [16]),
        .Q(D[26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [17]),
        .Q(D[27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [18]),
        .Q(D[28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [19]),
        .Q(D[29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [3]),
        .Q(D[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [4]),
        .Q(D[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [5]),
        .Q(D[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [6]),
        .Q(D[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [7]),
        .Q(D[7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [8]),
        .Q(D[8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [9]),
        .Q(D[9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(push),
        .D(D[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(push),
        .D(D[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(push),
        .D(D[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(push),
        .D(D[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(push),
        .D(D[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(push),
        .D(D[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

module design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
   (D,
    \icmp_ln1159_reg_729_pp0_iter2_reg_reg[0] ,
    E,
    ap_loop_init_int_reg_0,
    \ap_CS_fsm_reg[3] ,
    ap_enable_reg_pp0_iter2_reg,
    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg,
    \icmp_ln1159_reg_729_reg[0] ,
    \icmp_ln1101_reg_721_reg[0] ,
    ap_loop_init_int_reg_1,
    \p_0_0_0477655_lcssa668693_load_reg_304_reg[9] ,
    \p_0_0_0478653_lcssa666691_load_reg_299_reg[9] ,
    \p_0_0_0479657_lcssa664689_load_reg_294_reg[9] ,
    \conv2_i_i_lcssa687_load_reg_289_reg[6] ,
    S,
    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg_0,
    DI,
    \x_fu_110_reg[15] ,
    \x_fu_110_reg[16] ,
    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_ready,
    \ap_CS_fsm_reg[2] ,
    ap_rst_n_inv,
    ap_clk,
    SR,
    ap_loop_exit_ready_pp0_iter2_reg,
    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
    \conv2_i_i_lcssa687_fu_76_reg[0] ,
    ap_rst_n,
    CO,
    ap_enable_reg_pp0_iter2,
    ap_enable_reg_pp0_iter1,
    icmp_ln1107_reg_725,
    icmp_ln1101_reg_721,
    \icmp_ln1159_reg_729_reg[0]_0 ,
    Q,
    icmp_ln1159_reg_729_pp0_iter2_reg,
    ap_enable_reg_pp0_iter3,
    imgUnzip_full_n,
    imgRgb_empty_n,
    trunc_ln1_fu_407_p4,
    \p_0_0_0480_1667_fu_126_reg[9] ,
    \p_0_0_0482_1663_fu_118_reg[9] ,
    \p_0_0_0480_1667_fu_126_reg[0] ,
    \p_0_0_0482_1663_fu_118_reg[9]_0 ,
    \p_0_0_0481_1665_fu_122_reg[9] ,
    \p_0_0_0482_1663_fu_118_reg[9]_1 ,
    \p_0_0_0483_1662_fu_114_reg[6] ,
    \icmp_ln1101_reg_721_reg[0]_0 ,
    icmp_ln1107_fu_229_p2_carry);
  output [1:0]D;
  output \icmp_ln1159_reg_729_pp0_iter2_reg_reg[0] ;
  output [0:0]E;
  output [0:0]ap_loop_init_int_reg_0;
  output [0:0]\ap_CS_fsm_reg[3] ;
  output [0:0]ap_enable_reg_pp0_iter2_reg;
  output [0:0]grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg;
  output \icmp_ln1159_reg_729_reg[0] ;
  output \icmp_ln1101_reg_721_reg[0] ;
  output [6:0]ap_loop_init_int_reg_1;
  output [9:0]\p_0_0_0477655_lcssa668693_load_reg_304_reg[9] ;
  output [9:0]\p_0_0_0478653_lcssa666691_load_reg_299_reg[9] ;
  output [9:0]\p_0_0_0479657_lcssa664689_load_reg_294_reg[9] ;
  output [6:0]\conv2_i_i_lcssa687_load_reg_289_reg[6] ;
  output [5:0]S;
  output [0:0]grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg_0;
  output [7:0]DI;
  output [7:0]\x_fu_110_reg[15] ;
  output [16:0]\x_fu_110_reg[16] ;
  output grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_ready;
  output \ap_CS_fsm_reg[2] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]SR;
  input ap_loop_exit_ready_pp0_iter2_reg;
  input grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg;
  input [1:0]\conv2_i_i_lcssa687_fu_76_reg[0] ;
  input ap_rst_n;
  input [0:0]CO;
  input ap_enable_reg_pp0_iter2;
  input ap_enable_reg_pp0_iter1;
  input icmp_ln1107_reg_725;
  input icmp_ln1101_reg_721;
  input \icmp_ln1159_reg_729_reg[0]_0 ;
  input [16:0]Q;
  input icmp_ln1159_reg_729_pp0_iter2_reg;
  input ap_enable_reg_pp0_iter3;
  input imgUnzip_full_n;
  input imgRgb_empty_n;
  input [6:0]trunc_ln1_fu_407_p4;
  input [9:0]\p_0_0_0480_1667_fu_126_reg[9] ;
  input [29:0]\p_0_0_0482_1663_fu_118_reg[9] ;
  input \p_0_0_0480_1667_fu_126_reg[0] ;
  input [29:0]\p_0_0_0482_1663_fu_118_reg[9]_0 ;
  input [9:0]\p_0_0_0481_1665_fu_122_reg[9] ;
  input [9:0]\p_0_0_0482_1663_fu_118_reg[9]_1 ;
  input [6:0]\p_0_0_0483_1662_fu_114_reg[6] ;
  input [16:0]\icmp_ln1101_reg_721_reg[0]_0 ;
  input [15:0]icmp_ln1107_fu_229_p2_carry;

  wire [0:0]CO;
  wire [1:0]D;
  wire [7:0]DI;
  wire [0:0]E;
  wire [16:0]Q;
  wire [5:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[2] ;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__3_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire [0:0]ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter3;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__5_n_5;
  wire [0:0]ap_loop_init_int_reg_0;
  wire [6:0]ap_loop_init_int_reg_1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [16:0]ap_sig_allocacmp_x_1;
  wire [1:0]\conv2_i_i_lcssa687_fu_76_reg[0] ;
  wire [6:0]\conv2_i_i_lcssa687_load_reg_289_reg[6] ;
  wire grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_ready;
  wire grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg;
  wire [0:0]grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg;
  wire [0:0]grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg_0;
  wire icmp_ln1101_reg_721;
  wire \icmp_ln1101_reg_721_reg[0] ;
  wire [16:0]\icmp_ln1101_reg_721_reg[0]_0 ;
  wire [15:0]icmp_ln1107_fu_229_p2_carry;
  wire icmp_ln1107_reg_725;
  wire \icmp_ln1159_reg_729[0]_i_2_n_5 ;
  wire \icmp_ln1159_reg_729[0]_i_3_n_5 ;
  wire \icmp_ln1159_reg_729[0]_i_4_n_5 ;
  wire \icmp_ln1159_reg_729[0]_i_5_n_5 ;
  wire \icmp_ln1159_reg_729[0]_i_6_n_5 ;
  wire icmp_ln1159_reg_729_pp0_iter2_reg;
  wire \icmp_ln1159_reg_729_pp0_iter2_reg_reg[0] ;
  wire \icmp_ln1159_reg_729_reg[0] ;
  wire \icmp_ln1159_reg_729_reg[0]_0 ;
  wire imgRgb_empty_n;
  wire imgUnzip_full_n;
  wire [9:0]\p_0_0_0477655_lcssa668693_load_reg_304_reg[9] ;
  wire [9:0]\p_0_0_0478653_lcssa666691_load_reg_299_reg[9] ;
  wire [9:0]\p_0_0_0479657_lcssa664689_load_reg_294_reg[9] ;
  wire \p_0_0_0480_1667_fu_126_reg[0] ;
  wire [9:0]\p_0_0_0480_1667_fu_126_reg[9] ;
  wire [9:0]\p_0_0_0481_1665_fu_122_reg[9] ;
  wire [29:0]\p_0_0_0482_1663_fu_118_reg[9] ;
  wire [29:0]\p_0_0_0482_1663_fu_118_reg[9]_0 ;
  wire [9:0]\p_0_0_0482_1663_fu_118_reg[9]_1 ;
  wire [6:0]\p_0_0_0483_1662_fu_114_reg[6] ;
  wire [6:0]trunc_ln1_fu_407_p4;
  wire \x_fu_110[16]_i_10_n_5 ;
  wire \x_fu_110[16]_i_11_n_5 ;
  wire \x_fu_110[16]_i_12_n_5 ;
  wire \x_fu_110[16]_i_7_n_5 ;
  wire \x_fu_110[16]_i_8_n_5 ;
  wire \x_fu_110[16]_i_9_n_5 ;
  wire \x_fu_110[8]_i_10_n_5 ;
  wire \x_fu_110[8]_i_3_n_5 ;
  wire \x_fu_110[8]_i_4_n_5 ;
  wire \x_fu_110[8]_i_5_n_5 ;
  wire \x_fu_110[8]_i_6_n_5 ;
  wire \x_fu_110[8]_i_7_n_5 ;
  wire \x_fu_110[8]_i_8_n_5 ;
  wire \x_fu_110[8]_i_9_n_5 ;
  wire [7:0]\x_fu_110_reg[15] ;
  wire [16:0]\x_fu_110_reg[16] ;
  wire \x_fu_110_reg[16]_i_3_n_10 ;
  wire \x_fu_110_reg[16]_i_3_n_11 ;
  wire \x_fu_110_reg[16]_i_3_n_12 ;
  wire \x_fu_110_reg[16]_i_3_n_6 ;
  wire \x_fu_110_reg[16]_i_3_n_7 ;
  wire \x_fu_110_reg[16]_i_3_n_8 ;
  wire \x_fu_110_reg[16]_i_3_n_9 ;
  wire \x_fu_110_reg[8]_i_1_n_10 ;
  wire \x_fu_110_reg[8]_i_1_n_11 ;
  wire \x_fu_110_reg[8]_i_1_n_12 ;
  wire \x_fu_110_reg[8]_i_1_n_5 ;
  wire \x_fu_110_reg[8]_i_1_n_6 ;
  wire \x_fu_110_reg[8]_i_1_n_7 ;
  wire \x_fu_110_reg[8]_i_1_n_8 ;
  wire \x_fu_110_reg[8]_i_1_n_9 ;
  wire [7:7]\NLW_x_fu_110_reg[16]_i_3_CO_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h0040)) 
    \SRL_SIG[0][29]_i_2__1 
       (.I0(icmp_ln1101_reg_721),
        .I1(icmp_ln1107_reg_725),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(imgRgb_empty_n),
        .O(\icmp_ln1101_reg_721_reg[0] ));
  LUT6 #(
    .INIT(64'hBAFFBABAAAAAAAAA)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(SR),
        .I1(\icmp_ln1159_reg_729_pp0_iter2_reg_reg[0] ),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .I3(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I4(ap_done_cache),
        .I5(\conv2_i_i_lcssa687_fu_76_reg[0] [1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hEAEEAAAAEAEEEAEE)) 
    \ap_CS_fsm[3]_i_1__4 
       (.I0(\conv2_i_i_lcssa687_fu_76_reg[0] [0]),
        .I1(\conv2_i_i_lcssa687_fu_76_reg[0] [1]),
        .I2(\icmp_ln1159_reg_729_pp0_iter2_reg_reg[0] ),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .I4(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I5(ap_done_cache),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h7530)) 
    ap_done_cache_i_1__3
       (.I0(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I1(\icmp_ln1159_reg_729_pp0_iter2_reg_reg[0] ),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__3_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(CO),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT5 #(
    .INIT(32'hF3BBF3FB)) 
    ap_loop_init_int_i_1__5
       (.I0(ap_loop_exit_ready_pp0_iter2_reg),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln1159_reg_729_pp0_iter2_reg_reg[0] ),
        .I4(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(ap_loop_init_int_i_1__5_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__5_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \conv2_i_i_lcssa687_fu_76[0]_i_1 
       (.I0(trunc_ln1_fu_407_p4[0]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(ap_loop_init_int_reg_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \conv2_i_i_lcssa687_fu_76[1]_i_1 
       (.I0(trunc_ln1_fu_407_p4[1]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(ap_loop_init_int_reg_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \conv2_i_i_lcssa687_fu_76[2]_i_1 
       (.I0(trunc_ln1_fu_407_p4[2]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(ap_loop_init_int_reg_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \conv2_i_i_lcssa687_fu_76[3]_i_1 
       (.I0(trunc_ln1_fu_407_p4[3]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(ap_loop_init_int_reg_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \conv2_i_i_lcssa687_fu_76[4]_i_1 
       (.I0(trunc_ln1_fu_407_p4[4]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(ap_loop_init_int_reg_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \conv2_i_i_lcssa687_fu_76[5]_i_1 
       (.I0(trunc_ln1_fu_407_p4[5]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(ap_loop_init_int_reg_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT5 #(
    .INIT(32'h0000A888)) 
    \conv2_i_i_lcssa687_fu_76[6]_i_1 
       (.I0(\conv2_i_i_lcssa687_fu_76_reg[0] [1]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_loop_init_int),
        .I3(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I4(\icmp_ln1159_reg_729_pp0_iter2_reg_reg[0] ),
        .O(\ap_CS_fsm_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \conv2_i_i_lcssa687_fu_76[6]_i_2 
       (.I0(trunc_ln1_fu_407_p4[6]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(ap_loop_init_int_reg_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT4 #(
    .INIT(16'hEAEE)) 
    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_i_1
       (.I0(\conv2_i_i_lcssa687_fu_76_reg[0] [0]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(\icmp_ln1159_reg_729_pp0_iter2_reg_reg[0] ),
        .I3(CO),
        .O(\ap_CS_fsm_reg[2] ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln1101_fu_217_p2_carry_i_1
       (.I0(Q[15]),
        .I1(\icmp_ln1101_reg_721_reg[0]_0 [15]),
        .I2(Q[16]),
        .I3(ap_loop_init_int),
        .I4(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I5(\icmp_ln1101_reg_721_reg[0]_0 [16]),
        .O(S[5]));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1101_fu_217_p2_carry_i_10
       (.I0(Q[9]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(ap_sig_allocacmp_x_1[9]));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1101_fu_217_p2_carry_i_11
       (.I0(Q[11]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(ap_sig_allocacmp_x_1[11]));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1101_fu_217_p2_carry_i_12
       (.I0(Q[10]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(ap_sig_allocacmp_x_1[10]));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1101_fu_217_p2_carry_i_13
       (.I0(Q[6]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(ap_sig_allocacmp_x_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1101_fu_217_p2_carry_i_14
       (.I0(Q[8]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(ap_sig_allocacmp_x_1[8]));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1101_fu_217_p2_carry_i_15
       (.I0(Q[7]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(ap_sig_allocacmp_x_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1101_fu_217_p2_carry_i_16
       (.I0(Q[3]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(ap_sig_allocacmp_x_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1101_fu_217_p2_carry_i_17
       (.I0(Q[5]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(ap_sig_allocacmp_x_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1101_fu_217_p2_carry_i_18
       (.I0(Q[4]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(ap_sig_allocacmp_x_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1101_fu_217_p2_carry_i_19
       (.I0(Q[1]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(ap_sig_allocacmp_x_1[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1101_fu_217_p2_carry_i_2
       (.I0(\icmp_ln1101_reg_721_reg[0]_0 [12]),
        .I1(ap_sig_allocacmp_x_1[12]),
        .I2(\icmp_ln1101_reg_721_reg[0]_0 [14]),
        .I3(ap_sig_allocacmp_x_1[14]),
        .I4(ap_sig_allocacmp_x_1[13]),
        .I5(\icmp_ln1101_reg_721_reg[0]_0 [13]),
        .O(S[4]));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1101_fu_217_p2_carry_i_20
       (.I0(Q[2]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(ap_sig_allocacmp_x_1[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1101_fu_217_p2_carry_i_3
       (.I0(\icmp_ln1101_reg_721_reg[0]_0 [9]),
        .I1(ap_sig_allocacmp_x_1[9]),
        .I2(\icmp_ln1101_reg_721_reg[0]_0 [11]),
        .I3(ap_sig_allocacmp_x_1[11]),
        .I4(ap_sig_allocacmp_x_1[10]),
        .I5(\icmp_ln1101_reg_721_reg[0]_0 [10]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1101_fu_217_p2_carry_i_4
       (.I0(\icmp_ln1101_reg_721_reg[0]_0 [6]),
        .I1(ap_sig_allocacmp_x_1[6]),
        .I2(\icmp_ln1101_reg_721_reg[0]_0 [8]),
        .I3(ap_sig_allocacmp_x_1[8]),
        .I4(ap_sig_allocacmp_x_1[7]),
        .I5(\icmp_ln1101_reg_721_reg[0]_0 [7]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1101_fu_217_p2_carry_i_5
       (.I0(\icmp_ln1101_reg_721_reg[0]_0 [3]),
        .I1(ap_sig_allocacmp_x_1[3]),
        .I2(\icmp_ln1101_reg_721_reg[0]_0 [5]),
        .I3(ap_sig_allocacmp_x_1[5]),
        .I4(ap_sig_allocacmp_x_1[4]),
        .I5(\icmp_ln1101_reg_721_reg[0]_0 [4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1101_fu_217_p2_carry_i_6
       (.I0(ap_sig_allocacmp_x_1[0]),
        .I1(\icmp_ln1101_reg_721_reg[0]_0 [0]),
        .I2(\icmp_ln1101_reg_721_reg[0]_0 [1]),
        .I3(ap_sig_allocacmp_x_1[1]),
        .I4(\icmp_ln1101_reg_721_reg[0]_0 [2]),
        .I5(ap_sig_allocacmp_x_1[2]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1101_fu_217_p2_carry_i_7
       (.I0(Q[12]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(ap_sig_allocacmp_x_1[12]));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1101_fu_217_p2_carry_i_8
       (.I0(Q[14]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(ap_sig_allocacmp_x_1[14]));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1101_fu_217_p2_carry_i_9
       (.I0(Q[13]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(ap_sig_allocacmp_x_1[13]));
  LUT3 #(
    .INIT(8'h8F)) 
    icmp_ln1107_fu_229_p2_carry__0_i_1
       (.I0(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(Q[16]),
        .O(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg_0));
  LUT6 #(
    .INIT(64'h8F888F00FF8F8F00)) 
    icmp_ln1107_fu_229_p2_carry_i_1
       (.I0(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(Q[15]),
        .I3(icmp_ln1107_fu_229_p2_carry[15]),
        .I4(icmp_ln1107_fu_229_p2_carry[14]),
        .I5(Q[14]),
        .O(DI[7]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln1107_fu_229_p2_carry_i_10
       (.I0(Q[13]),
        .I1(icmp_ln1107_fu_229_p2_carry[13]),
        .I2(Q[12]),
        .I3(ap_loop_init_int),
        .I4(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I5(icmp_ln1107_fu_229_p2_carry[12]),
        .O(\x_fu_110_reg[15] [6]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln1107_fu_229_p2_carry_i_11
       (.I0(Q[11]),
        .I1(icmp_ln1107_fu_229_p2_carry[11]),
        .I2(Q[10]),
        .I3(ap_loop_init_int),
        .I4(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I5(icmp_ln1107_fu_229_p2_carry[10]),
        .O(\x_fu_110_reg[15] [5]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln1107_fu_229_p2_carry_i_12
       (.I0(Q[9]),
        .I1(icmp_ln1107_fu_229_p2_carry[9]),
        .I2(Q[8]),
        .I3(ap_loop_init_int),
        .I4(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I5(icmp_ln1107_fu_229_p2_carry[8]),
        .O(\x_fu_110_reg[15] [4]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln1107_fu_229_p2_carry_i_13
       (.I0(Q[7]),
        .I1(icmp_ln1107_fu_229_p2_carry[7]),
        .I2(Q[6]),
        .I3(ap_loop_init_int),
        .I4(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I5(icmp_ln1107_fu_229_p2_carry[6]),
        .O(\x_fu_110_reg[15] [3]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln1107_fu_229_p2_carry_i_14
       (.I0(Q[5]),
        .I1(icmp_ln1107_fu_229_p2_carry[5]),
        .I2(Q[4]),
        .I3(ap_loop_init_int),
        .I4(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I5(icmp_ln1107_fu_229_p2_carry[4]),
        .O(\x_fu_110_reg[15] [2]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln1107_fu_229_p2_carry_i_15
       (.I0(Q[3]),
        .I1(icmp_ln1107_fu_229_p2_carry[3]),
        .I2(Q[2]),
        .I3(ap_loop_init_int),
        .I4(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I5(icmp_ln1107_fu_229_p2_carry[2]),
        .O(\x_fu_110_reg[15] [1]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln1107_fu_229_p2_carry_i_16
       (.I0(Q[1]),
        .I1(icmp_ln1107_fu_229_p2_carry[1]),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .I4(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I5(icmp_ln1107_fu_229_p2_carry[0]),
        .O(\x_fu_110_reg[15] [0]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln1107_fu_229_p2_carry_i_2
       (.I0(icmp_ln1107_fu_229_p2_carry[13]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[13]),
        .I4(icmp_ln1107_fu_229_p2_carry[12]),
        .I5(Q[12]),
        .O(DI[6]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln1107_fu_229_p2_carry_i_3
       (.I0(icmp_ln1107_fu_229_p2_carry[11]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[11]),
        .I4(icmp_ln1107_fu_229_p2_carry[10]),
        .I5(Q[10]),
        .O(DI[5]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln1107_fu_229_p2_carry_i_4
       (.I0(icmp_ln1107_fu_229_p2_carry[9]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[9]),
        .I4(icmp_ln1107_fu_229_p2_carry[8]),
        .I5(Q[8]),
        .O(DI[4]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln1107_fu_229_p2_carry_i_5
       (.I0(icmp_ln1107_fu_229_p2_carry[7]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[7]),
        .I4(icmp_ln1107_fu_229_p2_carry[6]),
        .I5(Q[6]),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln1107_fu_229_p2_carry_i_6
       (.I0(icmp_ln1107_fu_229_p2_carry[5]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[5]),
        .I4(icmp_ln1107_fu_229_p2_carry[4]),
        .I5(Q[4]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln1107_fu_229_p2_carry_i_7
       (.I0(icmp_ln1107_fu_229_p2_carry[3]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[3]),
        .I4(icmp_ln1107_fu_229_p2_carry[2]),
        .I5(Q[2]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln1107_fu_229_p2_carry_i_8
       (.I0(icmp_ln1107_fu_229_p2_carry[1]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[1]),
        .I4(icmp_ln1107_fu_229_p2_carry[0]),
        .I5(Q[0]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln1107_fu_229_p2_carry_i_9
       (.I0(Q[15]),
        .I1(icmp_ln1107_fu_229_p2_carry[15]),
        .I2(Q[14]),
        .I3(ap_loop_init_int),
        .I4(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I5(icmp_ln1107_fu_229_p2_carry[14]),
        .O(\x_fu_110_reg[15] [7]));
  LUT6 #(
    .INIT(64'h888888888888888F)) 
    \icmp_ln1159_reg_729[0]_i_1 
       (.I0(\icmp_ln1159_reg_729_reg[0]_0 ),
        .I1(\icmp_ln1159_reg_729_pp0_iter2_reg_reg[0] ),
        .I2(\icmp_ln1159_reg_729[0]_i_2_n_5 ),
        .I3(ap_sig_allocacmp_x_1[10]),
        .I4(ap_sig_allocacmp_x_1[9]),
        .I5(\icmp_ln1159_reg_729[0]_i_3_n_5 ),
        .O(\icmp_ln1159_reg_729_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAFFAAFE)) 
    \icmp_ln1159_reg_729[0]_i_2 
       (.I0(\icmp_ln1159_reg_729[0]_i_4_n_5 ),
        .I1(Q[15]),
        .I2(Q[16]),
        .I3(\icmp_ln1159_reg_729[0]_i_5_n_5 ),
        .I4(Q[0]),
        .I5(\icmp_ln1159_reg_729_pp0_iter2_reg_reg[0] ),
        .O(\icmp_ln1159_reg_729[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \icmp_ln1159_reg_729[0]_i_3 
       (.I0(Q[13]),
        .I1(Q[2]),
        .I2(Q[12]),
        .I3(ap_loop_init_int),
        .I4(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I5(Q[4]),
        .O(\icmp_ln1159_reg_729[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF33333332)) 
    \icmp_ln1159_reg_729[0]_i_4 
       (.I0(Q[3]),
        .I1(\icmp_ln1159_reg_729[0]_i_5_n_5 ),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(\icmp_ln1159_reg_729[0]_i_6_n_5 ),
        .O(\icmp_ln1159_reg_729[0]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \icmp_ln1159_reg_729[0]_i_5 
       (.I0(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\icmp_ln1159_reg_729[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \icmp_ln1159_reg_729[0]_i_6 
       (.I0(Q[11]),
        .I1(Q[1]),
        .I2(Q[14]),
        .I3(ap_loop_init_int),
        .I4(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I5(Q[7]),
        .O(\icmp_ln1159_reg_729[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0480_1667_fu_126[0]_i_1 
       (.I0(\p_0_0_0480_1667_fu_126_reg[9] [0]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [10]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [10]),
        .O(\p_0_0_0477655_lcssa668693_load_reg_304_reg[9] [0]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0480_1667_fu_126[1]_i_1 
       (.I0(\p_0_0_0480_1667_fu_126_reg[9] [1]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [11]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [11]),
        .O(\p_0_0_0477655_lcssa668693_load_reg_304_reg[9] [1]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0480_1667_fu_126[2]_i_1 
       (.I0(\p_0_0_0480_1667_fu_126_reg[9] [2]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [12]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [12]),
        .O(\p_0_0_0477655_lcssa668693_load_reg_304_reg[9] [2]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0480_1667_fu_126[3]_i_1 
       (.I0(\p_0_0_0480_1667_fu_126_reg[9] [3]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [13]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [13]),
        .O(\p_0_0_0477655_lcssa668693_load_reg_304_reg[9] [3]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0480_1667_fu_126[4]_i_1 
       (.I0(\p_0_0_0480_1667_fu_126_reg[9] [4]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [14]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [14]),
        .O(\p_0_0_0477655_lcssa668693_load_reg_304_reg[9] [4]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0480_1667_fu_126[5]_i_1 
       (.I0(\p_0_0_0480_1667_fu_126_reg[9] [5]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [15]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [15]),
        .O(\p_0_0_0477655_lcssa668693_load_reg_304_reg[9] [5]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0480_1667_fu_126[6]_i_1 
       (.I0(\p_0_0_0480_1667_fu_126_reg[9] [6]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [16]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [16]),
        .O(\p_0_0_0477655_lcssa668693_load_reg_304_reg[9] [6]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0480_1667_fu_126[7]_i_1 
       (.I0(\p_0_0_0480_1667_fu_126_reg[9] [7]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [17]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [17]),
        .O(\p_0_0_0477655_lcssa668693_load_reg_304_reg[9] [7]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0480_1667_fu_126[8]_i_1 
       (.I0(\p_0_0_0480_1667_fu_126_reg[9] [8]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [18]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [18]),
        .O(\p_0_0_0477655_lcssa668693_load_reg_304_reg[9] [8]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0480_1667_fu_126[9]_i_1 
       (.I0(\p_0_0_0480_1667_fu_126_reg[9] [9]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [19]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [19]),
        .O(\p_0_0_0477655_lcssa668693_load_reg_304_reg[9] [9]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0481_1665_fu_122[0]_i_1 
       (.I0(\p_0_0_0481_1665_fu_122_reg[9] [0]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [0]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [0]),
        .O(\p_0_0_0478653_lcssa666691_load_reg_299_reg[9] [0]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0481_1665_fu_122[1]_i_1 
       (.I0(\p_0_0_0481_1665_fu_122_reg[9] [1]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [1]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [1]),
        .O(\p_0_0_0478653_lcssa666691_load_reg_299_reg[9] [1]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0481_1665_fu_122[2]_i_1 
       (.I0(\p_0_0_0481_1665_fu_122_reg[9] [2]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [2]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [2]),
        .O(\p_0_0_0478653_lcssa666691_load_reg_299_reg[9] [2]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0481_1665_fu_122[3]_i_1 
       (.I0(\p_0_0_0481_1665_fu_122_reg[9] [3]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [3]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [3]),
        .O(\p_0_0_0478653_lcssa666691_load_reg_299_reg[9] [3]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0481_1665_fu_122[4]_i_1 
       (.I0(\p_0_0_0481_1665_fu_122_reg[9] [4]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [4]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [4]),
        .O(\p_0_0_0478653_lcssa666691_load_reg_299_reg[9] [4]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0481_1665_fu_122[5]_i_1 
       (.I0(\p_0_0_0481_1665_fu_122_reg[9] [5]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [5]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [5]),
        .O(\p_0_0_0478653_lcssa666691_load_reg_299_reg[9] [5]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0481_1665_fu_122[6]_i_1 
       (.I0(\p_0_0_0481_1665_fu_122_reg[9] [6]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [6]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [6]),
        .O(\p_0_0_0478653_lcssa666691_load_reg_299_reg[9] [6]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0481_1665_fu_122[7]_i_1 
       (.I0(\p_0_0_0481_1665_fu_122_reg[9] [7]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [7]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [7]),
        .O(\p_0_0_0478653_lcssa666691_load_reg_299_reg[9] [7]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0481_1665_fu_122[8]_i_1 
       (.I0(\p_0_0_0481_1665_fu_122_reg[9] [8]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [8]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [8]),
        .O(\p_0_0_0478653_lcssa666691_load_reg_299_reg[9] [8]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0481_1665_fu_122[9]_i_1 
       (.I0(\p_0_0_0481_1665_fu_122_reg[9] [9]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [9]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [9]),
        .O(\p_0_0_0478653_lcssa666691_load_reg_299_reg[9] [9]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0482_1663_fu_118[0]_i_1 
       (.I0(\p_0_0_0482_1663_fu_118_reg[9]_1 [0]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [20]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [20]),
        .O(\p_0_0_0479657_lcssa664689_load_reg_294_reg[9] [0]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0482_1663_fu_118[1]_i_1 
       (.I0(\p_0_0_0482_1663_fu_118_reg[9]_1 [1]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [21]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [21]),
        .O(\p_0_0_0479657_lcssa664689_load_reg_294_reg[9] [1]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0482_1663_fu_118[2]_i_1 
       (.I0(\p_0_0_0482_1663_fu_118_reg[9]_1 [2]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [22]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [22]),
        .O(\p_0_0_0479657_lcssa664689_load_reg_294_reg[9] [2]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0482_1663_fu_118[3]_i_1 
       (.I0(\p_0_0_0482_1663_fu_118_reg[9]_1 [3]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [23]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [23]),
        .O(\p_0_0_0479657_lcssa664689_load_reg_294_reg[9] [3]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0482_1663_fu_118[4]_i_1 
       (.I0(\p_0_0_0482_1663_fu_118_reg[9]_1 [4]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [24]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [24]),
        .O(\p_0_0_0479657_lcssa664689_load_reg_294_reg[9] [4]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0482_1663_fu_118[5]_i_1 
       (.I0(\p_0_0_0482_1663_fu_118_reg[9]_1 [5]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [25]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [25]),
        .O(\p_0_0_0479657_lcssa664689_load_reg_294_reg[9] [5]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0482_1663_fu_118[6]_i_1 
       (.I0(\p_0_0_0482_1663_fu_118_reg[9]_1 [6]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [26]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [26]),
        .O(\p_0_0_0479657_lcssa664689_load_reg_294_reg[9] [6]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0482_1663_fu_118[7]_i_1 
       (.I0(\p_0_0_0482_1663_fu_118_reg[9]_1 [7]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [27]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [27]),
        .O(\p_0_0_0479657_lcssa664689_load_reg_294_reg[9] [7]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0482_1663_fu_118[8]_i_1 
       (.I0(\p_0_0_0482_1663_fu_118_reg[9]_1 [8]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [28]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [28]),
        .O(\p_0_0_0479657_lcssa664689_load_reg_294_reg[9] [8]));
  LUT6 #(
    .INIT(64'h0088008800F80088)) 
    \p_0_0_0482_1663_fu_118[9]_i_1 
       (.I0(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln1159_reg_729_pp0_iter2_reg_reg[0] ),
        .I4(icmp_ln1107_reg_725),
        .I5(icmp_ln1101_reg_721),
        .O(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0482_1663_fu_118[9]_i_2 
       (.I0(\p_0_0_0482_1663_fu_118_reg[9]_1 [9]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [29]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [29]),
        .O(\p_0_0_0479657_lcssa664689_load_reg_294_reg[9] [9]));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0483_1662_fu_114[0]_i_1 
       (.I0(\p_0_0_0483_1662_fu_114_reg[6] [0]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(trunc_ln1_fu_407_p4[0]),
        .O(\conv2_i_i_lcssa687_load_reg_289_reg[6] [0]));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0483_1662_fu_114[1]_i_1 
       (.I0(\p_0_0_0483_1662_fu_114_reg[6] [1]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(trunc_ln1_fu_407_p4[1]),
        .O(\conv2_i_i_lcssa687_load_reg_289_reg[6] [1]));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0483_1662_fu_114[2]_i_1 
       (.I0(\p_0_0_0483_1662_fu_114_reg[6] [2]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(trunc_ln1_fu_407_p4[2]),
        .O(\conv2_i_i_lcssa687_load_reg_289_reg[6] [2]));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0483_1662_fu_114[3]_i_1 
       (.I0(\p_0_0_0483_1662_fu_114_reg[6] [3]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(trunc_ln1_fu_407_p4[3]),
        .O(\conv2_i_i_lcssa687_load_reg_289_reg[6] [3]));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0483_1662_fu_114[4]_i_1 
       (.I0(\p_0_0_0483_1662_fu_114_reg[6] [4]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(trunc_ln1_fu_407_p4[4]),
        .O(\conv2_i_i_lcssa687_load_reg_289_reg[6] [4]));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0483_1662_fu_114[5]_i_1 
       (.I0(\p_0_0_0483_1662_fu_114_reg[6] [5]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(trunc_ln1_fu_407_p4[5]),
        .O(\conv2_i_i_lcssa687_load_reg_289_reg[6] [5]));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT4 #(
    .INIT(16'h00EA)) 
    \p_0_0_0483_1662_fu_114[6]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I3(\icmp_ln1159_reg_729_pp0_iter2_reg_reg[0] ),
        .O(ap_enable_reg_pp0_iter2_reg));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0483_1662_fu_114[6]_i_2 
       (.I0(\p_0_0_0483_1662_fu_114_reg[6] [6]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(trunc_ln1_fu_407_p4[6]),
        .O(\conv2_i_i_lcssa687_load_reg_289_reg[6] [6]));
  LUT2 #(
    .INIT(4'hB)) 
    \x_fu_110[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .O(\x_fu_110_reg[16] [0]));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \x_fu_110[16]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(\icmp_ln1159_reg_729_pp0_iter2_reg_reg[0] ),
        .I3(CO),
        .O(ap_loop_init_int_reg_0));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_110[16]_i_10 
       (.I0(Q[11]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(\x_fu_110[16]_i_10_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_110[16]_i_11 
       (.I0(Q[10]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(\x_fu_110[16]_i_11_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_110[16]_i_12 
       (.I0(Q[9]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(\x_fu_110[16]_i_12_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \x_fu_110[16]_i_2 
       (.I0(\icmp_ln1159_reg_729_pp0_iter2_reg_reg[0] ),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(CO),
        .O(E));
  LUT4 #(
    .INIT(16'hAABA)) 
    \x_fu_110[16]_i_4 
       (.I0(\icmp_ln1101_reg_721_reg[0] ),
        .I1(icmp_ln1159_reg_729_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(imgUnzip_full_n),
        .O(\icmp_ln1159_reg_729_pp0_iter2_reg_reg[0] ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_110[16]_i_5 
       (.I0(Q[16]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(ap_sig_allocacmp_x_1[16]));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_110[16]_i_6 
       (.I0(Q[15]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(ap_sig_allocacmp_x_1[15]));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_110[16]_i_7 
       (.I0(Q[14]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(\x_fu_110[16]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_110[16]_i_8 
       (.I0(Q[13]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(\x_fu_110[16]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_110[16]_i_9 
       (.I0(Q[12]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(\x_fu_110[16]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_110[8]_i_10 
       (.I0(Q[1]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(\x_fu_110[8]_i_10_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_110[8]_i_2 
       (.I0(Q[0]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(ap_sig_allocacmp_x_1[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_110[8]_i_3 
       (.I0(Q[8]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(\x_fu_110[8]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_110[8]_i_4 
       (.I0(Q[7]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(\x_fu_110[8]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_110[8]_i_5 
       (.I0(Q[6]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(\x_fu_110[8]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_110[8]_i_6 
       (.I0(Q[5]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(\x_fu_110[8]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_110[8]_i_7 
       (.I0(Q[4]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(\x_fu_110[8]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_110[8]_i_8 
       (.I0(Q[3]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(\x_fu_110[8]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_110[8]_i_9 
       (.I0(Q[2]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(\x_fu_110[8]_i_9_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \x_fu_110_reg[16]_i_3 
       (.CI(\x_fu_110_reg[8]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_x_fu_110_reg[16]_i_3_CO_UNCONNECTED [7],\x_fu_110_reg[16]_i_3_n_6 ,\x_fu_110_reg[16]_i_3_n_7 ,\x_fu_110_reg[16]_i_3_n_8 ,\x_fu_110_reg[16]_i_3_n_9 ,\x_fu_110_reg[16]_i_3_n_10 ,\x_fu_110_reg[16]_i_3_n_11 ,\x_fu_110_reg[16]_i_3_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\x_fu_110_reg[16] [16:9]),
        .S({ap_sig_allocacmp_x_1[16:15],\x_fu_110[16]_i_7_n_5 ,\x_fu_110[16]_i_8_n_5 ,\x_fu_110[16]_i_9_n_5 ,\x_fu_110[16]_i_10_n_5 ,\x_fu_110[16]_i_11_n_5 ,\x_fu_110[16]_i_12_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \x_fu_110_reg[8]_i_1 
       (.CI(ap_sig_allocacmp_x_1[0]),
        .CI_TOP(1'b0),
        .CO({\x_fu_110_reg[8]_i_1_n_5 ,\x_fu_110_reg[8]_i_1_n_6 ,\x_fu_110_reg[8]_i_1_n_7 ,\x_fu_110_reg[8]_i_1_n_8 ,\x_fu_110_reg[8]_i_1_n_9 ,\x_fu_110_reg[8]_i_1_n_10 ,\x_fu_110_reg[8]_i_1_n_11 ,\x_fu_110_reg[8]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\x_fu_110_reg[16] [8:1]),
        .S({\x_fu_110[8]_i_3_n_5 ,\x_fu_110[8]_i_4_n_5 ,\x_fu_110[8]_i_5_n_5 ,\x_fu_110[8]_i_6_n_5 ,\x_fu_110[8]_i_7_n_5 ,\x_fu_110[8]_i_8_n_5 ,\x_fu_110[8]_i_9_n_5 ,\x_fu_110[8]_i_10_n_5 }));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init" *) 
module design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_10
   (ap_done_cache,
    \cmp161_i_reg_1984_reg[0] ,
    SR,
    icmp_ln881_fu_578_p2,
    D,
    \p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[9] ,
    \p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[9] ,
    \p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[9] ,
    \p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[9] ,
    \p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[9] ,
    \p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[9] ,
    \p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[9] ,
    \p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[9] ,
    \p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[9] ,
    \p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[9] ,
    \p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[9] ,
    address1,
    and_ln1052_fu_640_p2,
    icmp_ln1014_fu_628_p2,
    CO,
    \ap_CS_fsm_reg[2] ,
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg,
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg_0,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg_1,
    ap_done_cache_reg_0,
    ap_done_cache_reg_1,
    ap_clk,
    \cmp161_i_reg_1984_reg[0]_0 ,
    E,
    \ap_CS_fsm_reg[3] ,
    ap_rst_n,
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
    Q,
    q1,
    icmp_ln891_reg_1968,
    \p_0_0_0_0_011551706_i_fu_196_reg[9] ,
    \right_fu_172_reg[9] ,
    \p_0_0_0116317821793_i_fu_160_reg[9] ,
    \p_0_0_0116117861797_i_fu_168_reg[9] ,
    \p_0_0_01185_217761805_i_fu_184_reg[9] ,
    \p_0_0_01185_217761805_i_fu_184_reg[0] ,
    \p_0_0_01185_217761805_i_fu_184_reg[1] ,
    \p_0_0_01185_217761805_i_fu_184_reg[2] ,
    \p_0_0_01185_217761805_i_fu_184_reg[3] ,
    \p_0_0_01185_217761805_i_fu_184_reg[4] ,
    \p_0_0_01185_217761805_i_fu_184_reg[5] ,
    \p_0_0_01185_217761805_i_fu_184_reg[6] ,
    \p_0_0_01185_217761805_i_fu_184_reg[7] ,
    \p_0_0_01185_217761805_i_fu_184_reg[8] ,
    \p_0_0_01185_217761805_i_fu_184_reg[9]_0 ,
    \p_0_1_0_0_011561709_i_fu_200_reg[9] ,
    \p_0_1_0_0_011561709_i_fu_200_reg[9]_0 ,
    \p_0_2_0_0_011571712_i_fu_204_reg[9] ,
    \p_0_2_0_0_011571712_i_fu_204_reg[9]_0 ,
    \right_1_fu_176_reg[9] ,
    \right_2_fu_180_reg[9] ,
    \p_0_0_0116217841795_i_fu_164_reg[9] ,
    \p_0_0_0116117861797_i_fu_168_reg[9]_0 ,
    \p_0_0_01184_217781807_i_fu_188_reg[9] ,
    \p_0_0_01184_217781807_i_fu_188_reg[0] ,
    \p_0_0_01184_217781807_i_fu_188_reg[1] ,
    \p_0_0_01184_217781807_i_fu_188_reg[2] ,
    \p_0_0_01184_217781807_i_fu_188_reg[3] ,
    \p_0_0_01184_217781807_i_fu_188_reg[4] ,
    \p_0_0_01184_217781807_i_fu_188_reg[5] ,
    \p_0_0_01184_217781807_i_fu_188_reg[6] ,
    \p_0_0_01184_217781807_i_fu_188_reg[7] ,
    \p_0_0_01184_217781807_i_fu_188_reg[8] ,
    \p_0_0_01184_217781807_i_fu_188_reg[9]_0 ,
    \p_0_0_01183_217801809_i_fu_192_reg[9] ,
    \p_0_0_01183_217801809_i_fu_192_reg[0] ,
    \p_0_0_01183_217801809_i_fu_192_reg[1] ,
    \p_0_0_01183_217801809_i_fu_192_reg[2] ,
    \p_0_0_01183_217801809_i_fu_192_reg[3] ,
    \p_0_0_01183_217801809_i_fu_192_reg[4] ,
    \p_0_0_01183_217801809_i_fu_192_reg[5] ,
    \p_0_0_01183_217801809_i_fu_192_reg[6] ,
    \p_0_0_01183_217801809_i_fu_192_reg[7] ,
    \p_0_0_01183_217801809_i_fu_192_reg[8] ,
    \p_0_0_01183_217801809_i_fu_192_reg[9]_0 ,
    \icmp_ln881_reg_1964_reg[0] ,
    ram_reg_bram_1,
    \icmp_ln891_reg_1968_reg[0] ,
    cmp203_i_reg_470,
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0 ,
    x_phase_reg_387,
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_0 ,
    \ap_CS_fsm_reg[3]_0 ,
    \ap_CS_fsm_reg[1] ,
    ap_done_reg1,
    ap_enable_reg_pp0_iter1,
    \p_0_0_0_0_011551706_i_fu_196_reg[0] );
  output ap_done_cache;
  output \cmp161_i_reg_1984_reg[0] ;
  output [0:0]SR;
  output icmp_ln881_fu_578_p2;
  output [9:0]D;
  output [9:0]\p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[9] ;
  output [9:0]\p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[9] ;
  output [9:0]\p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[9] ;
  output [9:0]\p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[9] ;
  output [9:0]\p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[9] ;
  output [9:0]\p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[9] ;
  output [9:0]\p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[9] ;
  output [9:0]\p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[9] ;
  output [9:0]\p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[9] ;
  output [9:0]\p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[9] ;
  output [9:0]\p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[9] ;
  output [10:0]address1;
  output and_ln1052_fu_640_p2;
  output icmp_ln1014_fu_628_p2;
  output [0:0]CO;
  output [1:0]\ap_CS_fsm_reg[2] ;
  output [0:0]grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg;
  output grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg_0;
  output [0:0]ap_enable_reg_pp0_iter1_reg;
  output [0:0]ap_enable_reg_pp0_iter1_reg_0;
  output grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg_1;
  input ap_done_cache_reg_0;
  input ap_done_cache_reg_1;
  input ap_clk;
  input \cmp161_i_reg_1984_reg[0]_0 ;
  input [0:0]E;
  input \ap_CS_fsm_reg[3] ;
  input ap_rst_n;
  input grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg;
  input [9:0]Q;
  input [29:0]q1;
  input icmp_ln891_reg_1968;
  input [9:0]\p_0_0_0_0_011551706_i_fu_196_reg[9] ;
  input [9:0]\right_fu_172_reg[9] ;
  input [9:0]\p_0_0_0116317821793_i_fu_160_reg[9] ;
  input [29:0]\p_0_0_0116117861797_i_fu_168_reg[9] ;
  input [9:0]\p_0_0_01185_217761805_i_fu_184_reg[9] ;
  input \p_0_0_01185_217761805_i_fu_184_reg[0] ;
  input \p_0_0_01185_217761805_i_fu_184_reg[1] ;
  input \p_0_0_01185_217761805_i_fu_184_reg[2] ;
  input \p_0_0_01185_217761805_i_fu_184_reg[3] ;
  input \p_0_0_01185_217761805_i_fu_184_reg[4] ;
  input \p_0_0_01185_217761805_i_fu_184_reg[5] ;
  input \p_0_0_01185_217761805_i_fu_184_reg[6] ;
  input \p_0_0_01185_217761805_i_fu_184_reg[7] ;
  input \p_0_0_01185_217761805_i_fu_184_reg[8] ;
  input \p_0_0_01185_217761805_i_fu_184_reg[9]_0 ;
  input [9:0]\p_0_1_0_0_011561709_i_fu_200_reg[9] ;
  input [9:0]\p_0_1_0_0_011561709_i_fu_200_reg[9]_0 ;
  input [9:0]\p_0_2_0_0_011571712_i_fu_204_reg[9] ;
  input [9:0]\p_0_2_0_0_011571712_i_fu_204_reg[9]_0 ;
  input [9:0]\right_1_fu_176_reg[9] ;
  input [9:0]\right_2_fu_180_reg[9] ;
  input [9:0]\p_0_0_0116217841795_i_fu_164_reg[9] ;
  input [9:0]\p_0_0_0116117861797_i_fu_168_reg[9]_0 ;
  input [9:0]\p_0_0_01184_217781807_i_fu_188_reg[9] ;
  input \p_0_0_01184_217781807_i_fu_188_reg[0] ;
  input \p_0_0_01184_217781807_i_fu_188_reg[1] ;
  input \p_0_0_01184_217781807_i_fu_188_reg[2] ;
  input \p_0_0_01184_217781807_i_fu_188_reg[3] ;
  input \p_0_0_01184_217781807_i_fu_188_reg[4] ;
  input \p_0_0_01184_217781807_i_fu_188_reg[5] ;
  input \p_0_0_01184_217781807_i_fu_188_reg[6] ;
  input \p_0_0_01184_217781807_i_fu_188_reg[7] ;
  input \p_0_0_01184_217781807_i_fu_188_reg[8] ;
  input \p_0_0_01184_217781807_i_fu_188_reg[9]_0 ;
  input [9:0]\p_0_0_01183_217801809_i_fu_192_reg[9] ;
  input \p_0_0_01183_217801809_i_fu_192_reg[0] ;
  input \p_0_0_01183_217801809_i_fu_192_reg[1] ;
  input \p_0_0_01183_217801809_i_fu_192_reg[2] ;
  input \p_0_0_01183_217801809_i_fu_192_reg[3] ;
  input \p_0_0_01183_217801809_i_fu_192_reg[4] ;
  input \p_0_0_01183_217801809_i_fu_192_reg[5] ;
  input \p_0_0_01183_217801809_i_fu_192_reg[6] ;
  input \p_0_0_01183_217801809_i_fu_192_reg[7] ;
  input \p_0_0_01183_217801809_i_fu_192_reg[8] ;
  input \p_0_0_01183_217801809_i_fu_192_reg[9]_0 ;
  input [10:0]\icmp_ln881_reg_1964_reg[0] ;
  input [10:0]ram_reg_bram_1;
  input [10:0]\icmp_ln891_reg_1968_reg[0] ;
  input cmp203_i_reg_470;
  input \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0 ;
  input x_phase_reg_387;
  input [0:0]\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_0 ;
  input [2:0]\ap_CS_fsm_reg[3]_0 ;
  input [0:0]\ap_CS_fsm_reg[1] ;
  input ap_done_reg1;
  input ap_enable_reg_pp0_iter1;
  input \p_0_0_0_0_011551706_i_fu_196_reg[0] ;

  wire [0:0]CO;
  wire [9:0]D;
  wire [0:0]E;
  wire [9:0]Q;
  wire [0:0]SR;
  wire [10:0]address1;
  wire and_ln1052_fu_640_p2;
  wire [0:0]\ap_CS_fsm_reg[1] ;
  wire [1:0]\ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[3] ;
  wire [2:0]\ap_CS_fsm_reg[3]_0 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg_0;
  wire ap_done_cache_reg_1;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter1;
  wire [0:0]ap_enable_reg_pp0_iter1_reg;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_0;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__1_n_5;
  wire ap_rst_n;
  wire \cmp161_i_reg_1984[0]_i_2_n_5 ;
  wire \cmp161_i_reg_1984[0]_i_3_n_5 ;
  wire \cmp161_i_reg_1984[0]_i_4_n_5 ;
  wire \cmp161_i_reg_1984_reg[0] ;
  wire \cmp161_i_reg_1984_reg[0]_0 ;
  wire cmp203_i_reg_470;
  wire grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg;
  wire [0:0]grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg;
  wire grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg_0;
  wire grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg_1;
  wire icmp_ln1014_fu_628_p2;
  wire \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0 ;
  wire [0:0]\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_0 ;
  wire icmp_ln881_fu_578_p2;
  wire \icmp_ln881_reg_1964[0]_i_10_n_5 ;
  wire \icmp_ln881_reg_1964[0]_i_2_n_5 ;
  wire \icmp_ln881_reg_1964[0]_i_3_n_5 ;
  wire \icmp_ln881_reg_1964[0]_i_4_n_5 ;
  wire \icmp_ln881_reg_1964[0]_i_5_n_5 ;
  wire \icmp_ln881_reg_1964[0]_i_6_n_5 ;
  wire \icmp_ln881_reg_1964[0]_i_7_n_5 ;
  wire \icmp_ln881_reg_1964[0]_i_8_n_5 ;
  wire \icmp_ln881_reg_1964[0]_i_9_n_5 ;
  wire [10:0]\icmp_ln881_reg_1964_reg[0] ;
  wire icmp_ln891_reg_1968;
  wire \icmp_ln891_reg_1968[0]_i_10_n_5 ;
  wire \icmp_ln891_reg_1968[0]_i_11_n_5 ;
  wire \icmp_ln891_reg_1968[0]_i_12_n_5 ;
  wire \icmp_ln891_reg_1968[0]_i_13_n_5 ;
  wire \icmp_ln891_reg_1968[0]_i_14_n_5 ;
  wire \icmp_ln891_reg_1968[0]_i_15_n_5 ;
  wire \icmp_ln891_reg_1968[0]_i_4_n_5 ;
  wire \icmp_ln891_reg_1968[0]_i_5_n_5 ;
  wire \icmp_ln891_reg_1968[0]_i_6_n_5 ;
  wire \icmp_ln891_reg_1968[0]_i_7_n_5 ;
  wire \icmp_ln891_reg_1968[0]_i_8_n_5 ;
  wire \icmp_ln891_reg_1968[0]_i_9_n_5 ;
  wire [10:0]\icmp_ln891_reg_1968_reg[0] ;
  wire \icmp_ln891_reg_1968_reg[0]_i_2_n_10 ;
  wire \icmp_ln891_reg_1968_reg[0]_i_2_n_11 ;
  wire \icmp_ln891_reg_1968_reg[0]_i_2_n_12 ;
  wire \icmp_ln891_reg_1968_reg[0]_i_2_n_8 ;
  wire \icmp_ln891_reg_1968_reg[0]_i_2_n_9 ;
  wire [29:0]\p_0_0_0116117861797_i_fu_168_reg[9] ;
  wire [9:0]\p_0_0_0116117861797_i_fu_168_reg[9]_0 ;
  wire [9:0]\p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[9] ;
  wire [9:0]\p_0_0_0116217841795_i_fu_164_reg[9] ;
  wire [9:0]\p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[9] ;
  wire [9:0]\p_0_0_0116317821793_i_fu_160_reg[9] ;
  wire [9:0]\p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[9] ;
  wire \p_0_0_01183_217801809_i_fu_192_reg[0] ;
  wire \p_0_0_01183_217801809_i_fu_192_reg[1] ;
  wire \p_0_0_01183_217801809_i_fu_192_reg[2] ;
  wire \p_0_0_01183_217801809_i_fu_192_reg[3] ;
  wire \p_0_0_01183_217801809_i_fu_192_reg[4] ;
  wire \p_0_0_01183_217801809_i_fu_192_reg[5] ;
  wire \p_0_0_01183_217801809_i_fu_192_reg[6] ;
  wire \p_0_0_01183_217801809_i_fu_192_reg[7] ;
  wire \p_0_0_01183_217801809_i_fu_192_reg[8] ;
  wire [9:0]\p_0_0_01183_217801809_i_fu_192_reg[9] ;
  wire \p_0_0_01183_217801809_i_fu_192_reg[9]_0 ;
  wire [9:0]\p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[9] ;
  wire \p_0_0_01184_217781807_i_fu_188_reg[0] ;
  wire \p_0_0_01184_217781807_i_fu_188_reg[1] ;
  wire \p_0_0_01184_217781807_i_fu_188_reg[2] ;
  wire \p_0_0_01184_217781807_i_fu_188_reg[3] ;
  wire \p_0_0_01184_217781807_i_fu_188_reg[4] ;
  wire \p_0_0_01184_217781807_i_fu_188_reg[5] ;
  wire \p_0_0_01184_217781807_i_fu_188_reg[6] ;
  wire \p_0_0_01184_217781807_i_fu_188_reg[7] ;
  wire \p_0_0_01184_217781807_i_fu_188_reg[8] ;
  wire [9:0]\p_0_0_01184_217781807_i_fu_188_reg[9] ;
  wire \p_0_0_01184_217781807_i_fu_188_reg[9]_0 ;
  wire [9:0]\p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[9] ;
  wire \p_0_0_01185_217761805_i_fu_184_reg[0] ;
  wire \p_0_0_01185_217761805_i_fu_184_reg[1] ;
  wire \p_0_0_01185_217761805_i_fu_184_reg[2] ;
  wire \p_0_0_01185_217761805_i_fu_184_reg[3] ;
  wire \p_0_0_01185_217761805_i_fu_184_reg[4] ;
  wire \p_0_0_01185_217761805_i_fu_184_reg[5] ;
  wire \p_0_0_01185_217761805_i_fu_184_reg[6] ;
  wire \p_0_0_01185_217761805_i_fu_184_reg[7] ;
  wire \p_0_0_01185_217761805_i_fu_184_reg[8] ;
  wire [9:0]\p_0_0_01185_217761805_i_fu_184_reg[9] ;
  wire \p_0_0_01185_217761805_i_fu_184_reg[9]_0 ;
  wire [9:0]\p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[9] ;
  wire [9:0]\p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[9] ;
  wire \p_0_0_0_0_011551706_i_fu_196_reg[0] ;
  wire [9:0]\p_0_0_0_0_011551706_i_fu_196_reg[9] ;
  wire [9:0]\p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[9] ;
  wire [9:0]\p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[9] ;
  wire [9:0]\p_0_1_0_0_011561709_i_fu_200_reg[9] ;
  wire [9:0]\p_0_1_0_0_011561709_i_fu_200_reg[9]_0 ;
  wire [9:0]\p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[9] ;
  wire [9:0]\p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[9] ;
  wire [9:0]\p_0_2_0_0_011571712_i_fu_204_reg[9] ;
  wire [9:0]\p_0_2_0_0_011571712_i_fu_204_reg[9]_0 ;
  wire [29:0]q1;
  wire ram_reg_bram_0_i_33__1_n_5;
  wire ram_reg_bram_0_i_34__1_n_5;
  wire ram_reg_bram_0_i_35__0_n_5;
  wire ram_reg_bram_0_i_36__0_n_5;
  wire ram_reg_bram_0_i_37__0_n_5;
  wire ram_reg_bram_0_i_38__0_n_5;
  wire [10:0]ram_reg_bram_1;
  wire [9:0]\right_1_fu_176_reg[9] ;
  wire [9:0]\right_2_fu_180_reg[9] ;
  wire [9:0]\right_fu_172_reg[9] ;
  wire x_phase_reg_387;
  wire [7:6]\NLW_icmp_ln891_reg_1968_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln891_reg_1968_reg[0]_i_2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln1052_reg_2007_pp0_iter1_reg_reg[0]_srl2_i_1 
       (.I0(cmp203_i_reg_470),
        .I1(\cmp161_i_reg_1984[0]_i_2_n_5 ),
        .O(and_ln1052_fu_640_p2));
  LUT6 #(
    .INIT(64'hF8F8F8F88888F888)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(\ap_CS_fsm_reg[3]_0 [0]),
        .I2(\ap_CS_fsm_reg[3]_0 [2]),
        .I3(ap_done_cache),
        .I4(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I5(ap_done_reg1),
        .O(\ap_CS_fsm_reg[2] [0]));
  LUT6 #(
    .INIT(64'hAAAAEEAEEEAEEEAE)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(\ap_CS_fsm_reg[3]_0 [1]),
        .I1(\ap_CS_fsm_reg[3]_0 [2]),
        .I2(ap_done_cache),
        .I3(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I4(\ap_CS_fsm_reg[3] ),
        .I5(E),
        .O(\ap_CS_fsm_reg[2] [1]));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_reg_1),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__0
       (.I0(icmp_ln881_fu_578_p2),
        .I1(E),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .O(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg_0));
  LUT5 #(
    .INIT(32'hBBF3FBF3)) 
    ap_loop_init_int_i_1__1
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(E),
        .I4(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .O(ap_loop_init_int_i_1__1_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__1_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \cmp161_i_reg_1984[0]_i_1 
       (.I0(\cmp161_i_reg_1984_reg[0]_0 ),
        .I1(\cmp161_i_reg_1984[0]_i_2_n_5 ),
        .I2(E),
        .O(\cmp161_i_reg_1984_reg[0] ));
  LUT6 #(
    .INIT(64'h4400440044004404)) 
    \cmp161_i_reg_1984[0]_i_2 
       (.I0(\cmp161_i_reg_1984[0]_i_3_n_5 ),
        .I1(\cmp161_i_reg_1984[0]_i_4_n_5 ),
        .I2(ram_reg_bram_1[8]),
        .I3(ram_reg_bram_0_i_33__1_n_5),
        .I4(ram_reg_bram_1[10]),
        .I5(ram_reg_bram_1[9]),
        .O(\cmp161_i_reg_1984[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'h00FF00FE)) 
    \cmp161_i_reg_1984[0]_i_3 
       (.I0(ram_reg_bram_1[1]),
        .I1(ram_reg_bram_1[0]),
        .I2(ram_reg_bram_1[3]),
        .I3(ram_reg_bram_0_i_33__1_n_5),
        .I4(ram_reg_bram_1[2]),
        .O(\cmp161_i_reg_1984[0]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'hFF00FF01)) 
    \cmp161_i_reg_1984[0]_i_4 
       (.I0(ram_reg_bram_1[6]),
        .I1(ram_reg_bram_1[7]),
        .I2(ram_reg_bram_1[5]),
        .I3(ram_reg_bram_0_i_33__1_n_5),
        .I4(ram_reg_bram_1[4]),
        .O(\cmp161_i_reg_1984[0]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'hFF70)) 
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_i_1
       (.I0(icmp_ln881_fu_578_p2),
        .I1(E),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(\ap_CS_fsm_reg[3]_0 [1]),
        .O(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'h28288228)) 
    \icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_1 
       (.I0(\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0 ),
        .I1(x_phase_reg_387),
        .I2(\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_0 ),
        .I3(ram_reg_bram_1[0]),
        .I4(ram_reg_bram_0_i_33__1_n_5),
        .O(icmp_ln1014_fu_628_p2));
  LUT6 #(
    .INIT(64'h0000000000001001)) 
    \icmp_ln881_reg_1964[0]_i_1 
       (.I0(\icmp_ln881_reg_1964[0]_i_2_n_5 ),
        .I1(\icmp_ln881_reg_1964[0]_i_3_n_5 ),
        .I2(\icmp_ln881_reg_1964_reg[0] [5]),
        .I3(ram_reg_bram_0_i_36__0_n_5),
        .I4(\icmp_ln881_reg_1964[0]_i_4_n_5 ),
        .I5(\icmp_ln881_reg_1964[0]_i_5_n_5 ),
        .O(icmp_ln881_fu_578_p2));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln881_reg_1964[0]_i_10 
       (.I0(ram_reg_bram_1[8]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .O(\icmp_ln881_reg_1964[0]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'hFF6FCCF6)) 
    \icmp_ln881_reg_1964[0]_i_2 
       (.I0(ram_reg_bram_1[10]),
        .I1(\icmp_ln881_reg_1964_reg[0] [10]),
        .I2(ram_reg_bram_1[9]),
        .I3(ram_reg_bram_0_i_33__1_n_5),
        .I4(\icmp_ln881_reg_1964_reg[0] [9]),
        .O(\icmp_ln881_reg_1964[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'hFF6FCCF6)) 
    \icmp_ln881_reg_1964[0]_i_3 
       (.I0(ram_reg_bram_1[4]),
        .I1(\icmp_ln881_reg_1964_reg[0] [4]),
        .I2(ram_reg_bram_1[3]),
        .I3(ram_reg_bram_0_i_33__1_n_5),
        .I4(\icmp_ln881_reg_1964_reg[0] [3]),
        .O(\icmp_ln881_reg_1964[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln881_reg_1964[0]_i_4 
       (.I0(\icmp_ln881_reg_1964[0]_i_6_n_5 ),
        .I1(\icmp_ln881_reg_1964_reg[0] [0]),
        .I2(\icmp_ln881_reg_1964_reg[0] [2]),
        .I3(\icmp_ln881_reg_1964[0]_i_7_n_5 ),
        .I4(\icmp_ln881_reg_1964_reg[0] [1]),
        .I5(ram_reg_bram_0_i_38__0_n_5),
        .O(\icmp_ln881_reg_1964[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln881_reg_1964[0]_i_5 
       (.I0(\icmp_ln881_reg_1964[0]_i_8_n_5 ),
        .I1(\icmp_ln881_reg_1964_reg[0] [6]),
        .I2(\icmp_ln881_reg_1964_reg[0] [7]),
        .I3(\icmp_ln881_reg_1964[0]_i_9_n_5 ),
        .I4(\icmp_ln881_reg_1964_reg[0] [8]),
        .I5(\icmp_ln881_reg_1964[0]_i_10_n_5 ),
        .O(\icmp_ln881_reg_1964[0]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln881_reg_1964[0]_i_6 
       (.I0(ram_reg_bram_1[0]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .O(\icmp_ln881_reg_1964[0]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln881_reg_1964[0]_i_7 
       (.I0(ram_reg_bram_1[2]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .O(\icmp_ln881_reg_1964[0]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln881_reg_1964[0]_i_8 
       (.I0(ram_reg_bram_1[6]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .O(\icmp_ln881_reg_1964[0]_i_8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln881_reg_1964[0]_i_9 
       (.I0(ram_reg_bram_1[7]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .O(\icmp_ln881_reg_1964[0]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \icmp_ln891_reg_1968[0]_i_10 
       (.I0(ram_reg_bram_0_i_33__1_n_5),
        .I1(ram_reg_bram_1[10]),
        .I2(\icmp_ln891_reg_1968_reg[0] [10]),
        .O(\icmp_ln891_reg_1968[0]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'h00903309)) 
    \icmp_ln891_reg_1968[0]_i_11 
       (.I0(ram_reg_bram_1[9]),
        .I1(\icmp_ln891_reg_1968_reg[0] [9]),
        .I2(ram_reg_bram_1[8]),
        .I3(ram_reg_bram_0_i_33__1_n_5),
        .I4(\icmp_ln891_reg_1968_reg[0] [8]),
        .O(\icmp_ln891_reg_1968[0]_i_11_n_5 ));
  LUT5 #(
    .INIT(32'h00903309)) 
    \icmp_ln891_reg_1968[0]_i_12 
       (.I0(ram_reg_bram_1[7]),
        .I1(\icmp_ln891_reg_1968_reg[0] [7]),
        .I2(ram_reg_bram_1[6]),
        .I3(ram_reg_bram_0_i_33__1_n_5),
        .I4(\icmp_ln891_reg_1968_reg[0] [6]),
        .O(\icmp_ln891_reg_1968[0]_i_12_n_5 ));
  LUT5 #(
    .INIT(32'h00903309)) 
    \icmp_ln891_reg_1968[0]_i_13 
       (.I0(ram_reg_bram_1[5]),
        .I1(\icmp_ln891_reg_1968_reg[0] [5]),
        .I2(ram_reg_bram_1[4]),
        .I3(ram_reg_bram_0_i_33__1_n_5),
        .I4(\icmp_ln891_reg_1968_reg[0] [4]),
        .O(\icmp_ln891_reg_1968[0]_i_13_n_5 ));
  LUT5 #(
    .INIT(32'h00903309)) 
    \icmp_ln891_reg_1968[0]_i_14 
       (.I0(ram_reg_bram_1[3]),
        .I1(\icmp_ln891_reg_1968_reg[0] [3]),
        .I2(ram_reg_bram_1[2]),
        .I3(ram_reg_bram_0_i_33__1_n_5),
        .I4(\icmp_ln891_reg_1968_reg[0] [2]),
        .O(\icmp_ln891_reg_1968[0]_i_14_n_5 ));
  LUT5 #(
    .INIT(32'h00903309)) 
    \icmp_ln891_reg_1968[0]_i_15 
       (.I0(ram_reg_bram_1[1]),
        .I1(\icmp_ln891_reg_1968_reg[0] [1]),
        .I2(ram_reg_bram_1[0]),
        .I3(ram_reg_bram_0_i_33__1_n_5),
        .I4(\icmp_ln891_reg_1968_reg[0] [0]),
        .O(\icmp_ln891_reg_1968[0]_i_15_n_5 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \icmp_ln891_reg_1968[0]_i_4 
       (.I0(\icmp_ln891_reg_1968_reg[0] [10]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(ram_reg_bram_1[10]),
        .O(\icmp_ln891_reg_1968[0]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hCE8AEF8A)) 
    \icmp_ln891_reg_1968[0]_i_5 
       (.I0(\icmp_ln891_reg_1968_reg[0] [9]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(ram_reg_bram_1[9]),
        .I3(\icmp_ln891_reg_1968_reg[0] [8]),
        .I4(ram_reg_bram_1[8]),
        .O(\icmp_ln891_reg_1968[0]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hCE8AEF8A)) 
    \icmp_ln891_reg_1968[0]_i_6 
       (.I0(\icmp_ln891_reg_1968_reg[0] [7]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(ram_reg_bram_1[7]),
        .I3(\icmp_ln891_reg_1968_reg[0] [6]),
        .I4(ram_reg_bram_1[6]),
        .O(\icmp_ln891_reg_1968[0]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hCE8AEF8A)) 
    \icmp_ln891_reg_1968[0]_i_7 
       (.I0(\icmp_ln891_reg_1968_reg[0] [5]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(ram_reg_bram_1[5]),
        .I3(\icmp_ln891_reg_1968_reg[0] [4]),
        .I4(ram_reg_bram_1[4]),
        .O(\icmp_ln891_reg_1968[0]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'hCE8AEF8A)) 
    \icmp_ln891_reg_1968[0]_i_8 
       (.I0(\icmp_ln891_reg_1968_reg[0] [3]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(ram_reg_bram_1[3]),
        .I3(\icmp_ln891_reg_1968_reg[0] [2]),
        .I4(ram_reg_bram_1[2]),
        .O(\icmp_ln891_reg_1968[0]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'hCE8AEF8A)) 
    \icmp_ln891_reg_1968[0]_i_9 
       (.I0(\icmp_ln891_reg_1968_reg[0] [1]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(ram_reg_bram_1[1]),
        .I3(\icmp_ln891_reg_1968_reg[0] [0]),
        .I4(ram_reg_bram_1[0]),
        .O(\icmp_ln891_reg_1968[0]_i_9_n_5 ));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 \icmp_ln891_reg_1968_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_icmp_ln891_reg_1968_reg[0]_i_2_CO_UNCONNECTED [7:6],CO,\icmp_ln891_reg_1968_reg[0]_i_2_n_8 ,\icmp_ln891_reg_1968_reg[0]_i_2_n_9 ,\icmp_ln891_reg_1968_reg[0]_i_2_n_10 ,\icmp_ln891_reg_1968_reg[0]_i_2_n_11 ,\icmp_ln891_reg_1968_reg[0]_i_2_n_12 }),
        .DI({1'b0,1'b0,\icmp_ln891_reg_1968[0]_i_4_n_5 ,\icmp_ln891_reg_1968[0]_i_5_n_5 ,\icmp_ln891_reg_1968[0]_i_6_n_5 ,\icmp_ln891_reg_1968[0]_i_7_n_5 ,\icmp_ln891_reg_1968[0]_i_8_n_5 ,\icmp_ln891_reg_1968[0]_i_9_n_5 }),
        .O(\NLW_icmp_ln891_reg_1968_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,\icmp_ln891_reg_1968[0]_i_10_n_5 ,\icmp_ln891_reg_1968[0]_i_11_n_5 ,\icmp_ln891_reg_1968[0]_i_12_n_5 ,\icmp_ln891_reg_1968[0]_i_13_n_5 ,\icmp_ln891_reg_1968[0]_i_14_n_5 ,\icmp_ln891_reg_1968[0]_i_15_n_5 }));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116117861797_i_fu_168[0]_i_1 
       (.I0(\p_0_0_0116117861797_i_fu_168_reg[9]_0 [0]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [20]),
        .O(\p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116117861797_i_fu_168[1]_i_1 
       (.I0(\p_0_0_0116117861797_i_fu_168_reg[9]_0 [1]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [21]),
        .O(\p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116117861797_i_fu_168[2]_i_1 
       (.I0(\p_0_0_0116117861797_i_fu_168_reg[9]_0 [2]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [22]),
        .O(\p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116117861797_i_fu_168[3]_i_1 
       (.I0(\p_0_0_0116117861797_i_fu_168_reg[9]_0 [3]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [23]),
        .O(\p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116117861797_i_fu_168[4]_i_1 
       (.I0(\p_0_0_0116117861797_i_fu_168_reg[9]_0 [4]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [24]),
        .O(\p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[9] [4]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116117861797_i_fu_168[5]_i_1 
       (.I0(\p_0_0_0116117861797_i_fu_168_reg[9]_0 [5]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [25]),
        .O(\p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[9] [5]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116117861797_i_fu_168[6]_i_1 
       (.I0(\p_0_0_0116117861797_i_fu_168_reg[9]_0 [6]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [26]),
        .O(\p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[9] [6]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116117861797_i_fu_168[7]_i_1 
       (.I0(\p_0_0_0116117861797_i_fu_168_reg[9]_0 [7]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [27]),
        .O(\p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[9] [7]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116117861797_i_fu_168[8]_i_1 
       (.I0(\p_0_0_0116117861797_i_fu_168_reg[9]_0 [8]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [28]),
        .O(\p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116117861797_i_fu_168[9]_i_1 
       (.I0(\p_0_0_0116117861797_i_fu_168_reg[9]_0 [9]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [29]),
        .O(\p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[9] [9]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116217841795_i_fu_164[0]_i_1 
       (.I0(\p_0_0_0116217841795_i_fu_164_reg[9] [0]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [10]),
        .O(\p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116217841795_i_fu_164[1]_i_1 
       (.I0(\p_0_0_0116217841795_i_fu_164_reg[9] [1]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [11]),
        .O(\p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116217841795_i_fu_164[2]_i_1 
       (.I0(\p_0_0_0116217841795_i_fu_164_reg[9] [2]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [12]),
        .O(\p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116217841795_i_fu_164[3]_i_1 
       (.I0(\p_0_0_0116217841795_i_fu_164_reg[9] [3]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [13]),
        .O(\p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[9] [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116217841795_i_fu_164[4]_i_1 
       (.I0(\p_0_0_0116217841795_i_fu_164_reg[9] [4]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [14]),
        .O(\p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[9] [4]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116217841795_i_fu_164[5]_i_1 
       (.I0(\p_0_0_0116217841795_i_fu_164_reg[9] [5]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [15]),
        .O(\p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[9] [5]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116217841795_i_fu_164[6]_i_1 
       (.I0(\p_0_0_0116217841795_i_fu_164_reg[9] [6]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [16]),
        .O(\p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[9] [6]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116217841795_i_fu_164[7]_i_1 
       (.I0(\p_0_0_0116217841795_i_fu_164_reg[9] [7]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [17]),
        .O(\p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[9] [7]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116217841795_i_fu_164[8]_i_1 
       (.I0(\p_0_0_0116217841795_i_fu_164_reg[9] [8]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [18]),
        .O(\p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116217841795_i_fu_164[9]_i_1 
       (.I0(\p_0_0_0116217841795_i_fu_164_reg[9] [9]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [19]),
        .O(\p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[9] [9]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116317821793_i_fu_160[0]_i_1 
       (.I0(\p_0_0_0116317821793_i_fu_160_reg[9] [0]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [0]),
        .O(\p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116317821793_i_fu_160[1]_i_1 
       (.I0(\p_0_0_0116317821793_i_fu_160_reg[9] [1]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [1]),
        .O(\p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116317821793_i_fu_160[2]_i_1 
       (.I0(\p_0_0_0116317821793_i_fu_160_reg[9] [2]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [2]),
        .O(\p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116317821793_i_fu_160[3]_i_1 
       (.I0(\p_0_0_0116317821793_i_fu_160_reg[9] [3]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [3]),
        .O(\p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116317821793_i_fu_160[4]_i_1 
       (.I0(\p_0_0_0116317821793_i_fu_160_reg[9] [4]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [4]),
        .O(\p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[9] [4]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116317821793_i_fu_160[5]_i_1 
       (.I0(\p_0_0_0116317821793_i_fu_160_reg[9] [5]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [5]),
        .O(\p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[9] [5]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116317821793_i_fu_160[6]_i_1 
       (.I0(\p_0_0_0116317821793_i_fu_160_reg[9] [6]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [6]),
        .O(\p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[9] [6]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116317821793_i_fu_160[7]_i_1 
       (.I0(\p_0_0_0116317821793_i_fu_160_reg[9] [7]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [7]),
        .O(\p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[9] [7]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116317821793_i_fu_160[8]_i_1 
       (.I0(\p_0_0_0116317821793_i_fu_160_reg[9] [8]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [8]),
        .O(\p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116317821793_i_fu_160[9]_i_1 
       (.I0(\p_0_0_0116317821793_i_fu_160_reg[9] [9]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [9]),
        .O(\p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[9] [9]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_01183_217801809_i_fu_192[0]_i_1 
       (.I0(\p_0_0_01183_217801809_i_fu_192_reg[9] [0]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_01183_217801809_i_fu_192_reg[0] ),
        .O(\p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_01183_217801809_i_fu_192[1]_i_1 
       (.I0(\p_0_0_01183_217801809_i_fu_192_reg[9] [1]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_01183_217801809_i_fu_192_reg[1] ),
        .O(\p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_01183_217801809_i_fu_192[2]_i_1 
       (.I0(\p_0_0_01183_217801809_i_fu_192_reg[9] [2]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_01183_217801809_i_fu_192_reg[2] ),
        .O(\p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_01183_217801809_i_fu_192[3]_i_1 
       (.I0(\p_0_0_01183_217801809_i_fu_192_reg[9] [3]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_01183_217801809_i_fu_192_reg[3] ),
        .O(\p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_01183_217801809_i_fu_192[4]_i_1 
       (.I0(\p_0_0_01183_217801809_i_fu_192_reg[9] [4]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_01183_217801809_i_fu_192_reg[4] ),
        .O(\p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[9] [4]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_01183_217801809_i_fu_192[5]_i_1 
       (.I0(\p_0_0_01183_217801809_i_fu_192_reg[9] [5]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_01183_217801809_i_fu_192_reg[5] ),
        .O(\p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[9] [5]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_01183_217801809_i_fu_192[6]_i_1 
       (.I0(\p_0_0_01183_217801809_i_fu_192_reg[9] [6]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_01183_217801809_i_fu_192_reg[6] ),
        .O(\p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[9] [6]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_01183_217801809_i_fu_192[7]_i_1 
       (.I0(\p_0_0_01183_217801809_i_fu_192_reg[9] [7]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_01183_217801809_i_fu_192_reg[7] ),
        .O(\p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[9] [7]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_01183_217801809_i_fu_192[8]_i_1 
       (.I0(\p_0_0_01183_217801809_i_fu_192_reg[9] [8]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_01183_217801809_i_fu_192_reg[8] ),
        .O(\p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'hCCCC0080)) 
    \p_0_0_01183_217801809_i_fu_192[9]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(E),
        .I2(icmp_ln891_reg_1968),
        .I3(\p_0_0_0_0_011551706_i_fu_196_reg[0] ),
        .I4(ram_reg_bram_0_i_33__1_n_5),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_01183_217801809_i_fu_192[9]_i_2 
       (.I0(\p_0_0_01183_217801809_i_fu_192_reg[9] [9]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_01183_217801809_i_fu_192_reg[9]_0 ),
        .O(\p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[9] [9]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_01184_217781807_i_fu_188[0]_i_1 
       (.I0(\p_0_0_01184_217781807_i_fu_188_reg[9] [0]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_01184_217781807_i_fu_188_reg[0] ),
        .O(\p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_01184_217781807_i_fu_188[1]_i_1 
       (.I0(\p_0_0_01184_217781807_i_fu_188_reg[9] [1]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_01184_217781807_i_fu_188_reg[1] ),
        .O(\p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_01184_217781807_i_fu_188[2]_i_1 
       (.I0(\p_0_0_01184_217781807_i_fu_188_reg[9] [2]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_01184_217781807_i_fu_188_reg[2] ),
        .O(\p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_01184_217781807_i_fu_188[3]_i_1 
       (.I0(\p_0_0_01184_217781807_i_fu_188_reg[9] [3]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_01184_217781807_i_fu_188_reg[3] ),
        .O(\p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_01184_217781807_i_fu_188[4]_i_1 
       (.I0(\p_0_0_01184_217781807_i_fu_188_reg[9] [4]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_01184_217781807_i_fu_188_reg[4] ),
        .O(\p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[9] [4]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_01184_217781807_i_fu_188[5]_i_1 
       (.I0(\p_0_0_01184_217781807_i_fu_188_reg[9] [5]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_01184_217781807_i_fu_188_reg[5] ),
        .O(\p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[9] [5]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_01184_217781807_i_fu_188[6]_i_1 
       (.I0(\p_0_0_01184_217781807_i_fu_188_reg[9] [6]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_01184_217781807_i_fu_188_reg[6] ),
        .O(\p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[9] [6]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_01184_217781807_i_fu_188[7]_i_1 
       (.I0(\p_0_0_01184_217781807_i_fu_188_reg[9] [7]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_01184_217781807_i_fu_188_reg[7] ),
        .O(\p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[9] [7]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_01184_217781807_i_fu_188[8]_i_1 
       (.I0(\p_0_0_01184_217781807_i_fu_188_reg[9] [8]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_01184_217781807_i_fu_188_reg[8] ),
        .O(\p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_01184_217781807_i_fu_188[9]_i_1 
       (.I0(\p_0_0_01184_217781807_i_fu_188_reg[9] [9]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_01184_217781807_i_fu_188_reg[9]_0 ),
        .O(\p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[9] [9]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_01185_217761805_i_fu_184[0]_i_1 
       (.I0(\p_0_0_01185_217761805_i_fu_184_reg[9] [0]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_01185_217761805_i_fu_184_reg[0] ),
        .O(\p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_01185_217761805_i_fu_184[1]_i_1 
       (.I0(\p_0_0_01185_217761805_i_fu_184_reg[9] [1]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_01185_217761805_i_fu_184_reg[1] ),
        .O(\p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_01185_217761805_i_fu_184[2]_i_1 
       (.I0(\p_0_0_01185_217761805_i_fu_184_reg[9] [2]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_01185_217761805_i_fu_184_reg[2] ),
        .O(\p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_01185_217761805_i_fu_184[3]_i_1 
       (.I0(\p_0_0_01185_217761805_i_fu_184_reg[9] [3]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_01185_217761805_i_fu_184_reg[3] ),
        .O(\p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_01185_217761805_i_fu_184[4]_i_1 
       (.I0(\p_0_0_01185_217761805_i_fu_184_reg[9] [4]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_01185_217761805_i_fu_184_reg[4] ),
        .O(\p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[9] [4]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_01185_217761805_i_fu_184[5]_i_1 
       (.I0(\p_0_0_01185_217761805_i_fu_184_reg[9] [5]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_01185_217761805_i_fu_184_reg[5] ),
        .O(\p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[9] [5]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_01185_217761805_i_fu_184[6]_i_1 
       (.I0(\p_0_0_01185_217761805_i_fu_184_reg[9] [6]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_01185_217761805_i_fu_184_reg[6] ),
        .O(\p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[9] [6]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_01185_217761805_i_fu_184[7]_i_1 
       (.I0(\p_0_0_01185_217761805_i_fu_184_reg[9] [7]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_01185_217761805_i_fu_184_reg[7] ),
        .O(\p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[9] [7]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_01185_217761805_i_fu_184[8]_i_1 
       (.I0(\p_0_0_01185_217761805_i_fu_184_reg[9] [8]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_01185_217761805_i_fu_184_reg[8] ),
        .O(\p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_01185_217761805_i_fu_184[9]_i_1 
       (.I0(\p_0_0_01185_217761805_i_fu_184_reg[9] [9]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(\p_0_0_01185_217761805_i_fu_184_reg[9]_0 ),
        .O(\p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[9] [9]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_0_0_011551706_i_fu_196[0]_i_1 
       (.I0(Q[0]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[0]),
        .I3(\cmp161_i_reg_1984_reg[0]_0 ),
        .I4(icmp_ln891_reg_1968),
        .I5(\p_0_0_0_0_011551706_i_fu_196_reg[9] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_0_0_011551706_i_fu_196[1]_i_1 
       (.I0(Q[1]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[1]),
        .I3(\cmp161_i_reg_1984_reg[0]_0 ),
        .I4(icmp_ln891_reg_1968),
        .I5(\p_0_0_0_0_011551706_i_fu_196_reg[9] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_0_0_011551706_i_fu_196[2]_i_1 
       (.I0(Q[2]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[2]),
        .I3(\cmp161_i_reg_1984_reg[0]_0 ),
        .I4(icmp_ln891_reg_1968),
        .I5(\p_0_0_0_0_011551706_i_fu_196_reg[9] [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_0_0_011551706_i_fu_196[3]_i_1 
       (.I0(Q[3]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[3]),
        .I3(\cmp161_i_reg_1984_reg[0]_0 ),
        .I4(icmp_ln891_reg_1968),
        .I5(\p_0_0_0_0_011551706_i_fu_196_reg[9] [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_0_0_011551706_i_fu_196[4]_i_1 
       (.I0(Q[4]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[4]),
        .I3(\cmp161_i_reg_1984_reg[0]_0 ),
        .I4(icmp_ln891_reg_1968),
        .I5(\p_0_0_0_0_011551706_i_fu_196_reg[9] [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_0_0_011551706_i_fu_196[5]_i_1 
       (.I0(Q[5]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[5]),
        .I3(\cmp161_i_reg_1984_reg[0]_0 ),
        .I4(icmp_ln891_reg_1968),
        .I5(\p_0_0_0_0_011551706_i_fu_196_reg[9] [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_0_0_011551706_i_fu_196[6]_i_1 
       (.I0(Q[6]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[6]),
        .I3(\cmp161_i_reg_1984_reg[0]_0 ),
        .I4(icmp_ln891_reg_1968),
        .I5(\p_0_0_0_0_011551706_i_fu_196_reg[9] [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_0_0_011551706_i_fu_196[7]_i_1 
       (.I0(Q[7]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[7]),
        .I3(\cmp161_i_reg_1984_reg[0]_0 ),
        .I4(icmp_ln891_reg_1968),
        .I5(\p_0_0_0_0_011551706_i_fu_196_reg[9] [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_0_0_011551706_i_fu_196[8]_i_1 
       (.I0(Q[8]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[8]),
        .I3(\cmp161_i_reg_1984_reg[0]_0 ),
        .I4(icmp_ln891_reg_1968),
        .I5(\p_0_0_0_0_011551706_i_fu_196_reg[9] [8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_0_0_011551706_i_fu_196[9]_i_1 
       (.I0(Q[9]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[9]),
        .I3(\cmp161_i_reg_1984_reg[0]_0 ),
        .I4(icmp_ln891_reg_1968),
        .I5(\p_0_0_0_0_011551706_i_fu_196_reg[9] [9]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_1_0_0_011561709_i_fu_200[0]_i_1 
       (.I0(\p_0_1_0_0_011561709_i_fu_200_reg[9] [0]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[10]),
        .I3(\cmp161_i_reg_1984_reg[0]_0 ),
        .I4(icmp_ln891_reg_1968),
        .I5(\p_0_1_0_0_011561709_i_fu_200_reg[9]_0 [0]),
        .O(\p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[9] [0]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_1_0_0_011561709_i_fu_200[1]_i_1 
       (.I0(\p_0_1_0_0_011561709_i_fu_200_reg[9] [1]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[11]),
        .I3(\cmp161_i_reg_1984_reg[0]_0 ),
        .I4(icmp_ln891_reg_1968),
        .I5(\p_0_1_0_0_011561709_i_fu_200_reg[9]_0 [1]),
        .O(\p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[9] [1]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_1_0_0_011561709_i_fu_200[2]_i_1 
       (.I0(\p_0_1_0_0_011561709_i_fu_200_reg[9] [2]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[12]),
        .I3(\cmp161_i_reg_1984_reg[0]_0 ),
        .I4(icmp_ln891_reg_1968),
        .I5(\p_0_1_0_0_011561709_i_fu_200_reg[9]_0 [2]),
        .O(\p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[9] [2]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_1_0_0_011561709_i_fu_200[3]_i_1 
       (.I0(\p_0_1_0_0_011561709_i_fu_200_reg[9] [3]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[13]),
        .I3(\cmp161_i_reg_1984_reg[0]_0 ),
        .I4(icmp_ln891_reg_1968),
        .I5(\p_0_1_0_0_011561709_i_fu_200_reg[9]_0 [3]),
        .O(\p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[9] [3]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_1_0_0_011561709_i_fu_200[4]_i_1 
       (.I0(\p_0_1_0_0_011561709_i_fu_200_reg[9] [4]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[14]),
        .I3(\cmp161_i_reg_1984_reg[0]_0 ),
        .I4(icmp_ln891_reg_1968),
        .I5(\p_0_1_0_0_011561709_i_fu_200_reg[9]_0 [4]),
        .O(\p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[9] [4]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_1_0_0_011561709_i_fu_200[5]_i_1 
       (.I0(\p_0_1_0_0_011561709_i_fu_200_reg[9] [5]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[15]),
        .I3(\cmp161_i_reg_1984_reg[0]_0 ),
        .I4(icmp_ln891_reg_1968),
        .I5(\p_0_1_0_0_011561709_i_fu_200_reg[9]_0 [5]),
        .O(\p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[9] [5]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_1_0_0_011561709_i_fu_200[6]_i_1 
       (.I0(\p_0_1_0_0_011561709_i_fu_200_reg[9] [6]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[16]),
        .I3(\cmp161_i_reg_1984_reg[0]_0 ),
        .I4(icmp_ln891_reg_1968),
        .I5(\p_0_1_0_0_011561709_i_fu_200_reg[9]_0 [6]),
        .O(\p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[9] [6]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_1_0_0_011561709_i_fu_200[7]_i_1 
       (.I0(\p_0_1_0_0_011561709_i_fu_200_reg[9] [7]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[17]),
        .I3(\cmp161_i_reg_1984_reg[0]_0 ),
        .I4(icmp_ln891_reg_1968),
        .I5(\p_0_1_0_0_011561709_i_fu_200_reg[9]_0 [7]),
        .O(\p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[9] [7]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_1_0_0_011561709_i_fu_200[8]_i_1 
       (.I0(\p_0_1_0_0_011561709_i_fu_200_reg[9] [8]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[18]),
        .I3(\cmp161_i_reg_1984_reg[0]_0 ),
        .I4(icmp_ln891_reg_1968),
        .I5(\p_0_1_0_0_011561709_i_fu_200_reg[9]_0 [8]),
        .O(\p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[9] [8]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_1_0_0_011561709_i_fu_200[9]_i_1 
       (.I0(\p_0_1_0_0_011561709_i_fu_200_reg[9] [9]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[19]),
        .I3(\cmp161_i_reg_1984_reg[0]_0 ),
        .I4(icmp_ln891_reg_1968),
        .I5(\p_0_1_0_0_011561709_i_fu_200_reg[9]_0 [9]),
        .O(\p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[9] [9]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_2_0_0_011571712_i_fu_204[0]_i_1 
       (.I0(\p_0_2_0_0_011571712_i_fu_204_reg[9] [0]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[20]),
        .I3(\cmp161_i_reg_1984_reg[0]_0 ),
        .I4(icmp_ln891_reg_1968),
        .I5(\p_0_2_0_0_011571712_i_fu_204_reg[9]_0 [0]),
        .O(\p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[9] [0]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_2_0_0_011571712_i_fu_204[1]_i_1 
       (.I0(\p_0_2_0_0_011571712_i_fu_204_reg[9] [1]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[21]),
        .I3(\cmp161_i_reg_1984_reg[0]_0 ),
        .I4(icmp_ln891_reg_1968),
        .I5(\p_0_2_0_0_011571712_i_fu_204_reg[9]_0 [1]),
        .O(\p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[9] [1]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_2_0_0_011571712_i_fu_204[2]_i_1 
       (.I0(\p_0_2_0_0_011571712_i_fu_204_reg[9] [2]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[22]),
        .I3(\cmp161_i_reg_1984_reg[0]_0 ),
        .I4(icmp_ln891_reg_1968),
        .I5(\p_0_2_0_0_011571712_i_fu_204_reg[9]_0 [2]),
        .O(\p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[9] [2]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_2_0_0_011571712_i_fu_204[3]_i_1 
       (.I0(\p_0_2_0_0_011571712_i_fu_204_reg[9] [3]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[23]),
        .I3(\cmp161_i_reg_1984_reg[0]_0 ),
        .I4(icmp_ln891_reg_1968),
        .I5(\p_0_2_0_0_011571712_i_fu_204_reg[9]_0 [3]),
        .O(\p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[9] [3]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_2_0_0_011571712_i_fu_204[4]_i_1 
       (.I0(\p_0_2_0_0_011571712_i_fu_204_reg[9] [4]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[24]),
        .I3(\cmp161_i_reg_1984_reg[0]_0 ),
        .I4(icmp_ln891_reg_1968),
        .I5(\p_0_2_0_0_011571712_i_fu_204_reg[9]_0 [4]),
        .O(\p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[9] [4]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_2_0_0_011571712_i_fu_204[5]_i_1 
       (.I0(\p_0_2_0_0_011571712_i_fu_204_reg[9] [5]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[25]),
        .I3(\cmp161_i_reg_1984_reg[0]_0 ),
        .I4(icmp_ln891_reg_1968),
        .I5(\p_0_2_0_0_011571712_i_fu_204_reg[9]_0 [5]),
        .O(\p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[9] [5]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_2_0_0_011571712_i_fu_204[6]_i_1 
       (.I0(\p_0_2_0_0_011571712_i_fu_204_reg[9] [6]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[26]),
        .I3(\cmp161_i_reg_1984_reg[0]_0 ),
        .I4(icmp_ln891_reg_1968),
        .I5(\p_0_2_0_0_011571712_i_fu_204_reg[9]_0 [6]),
        .O(\p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[9] [6]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_2_0_0_011571712_i_fu_204[7]_i_1 
       (.I0(\p_0_2_0_0_011571712_i_fu_204_reg[9] [7]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[27]),
        .I3(\cmp161_i_reg_1984_reg[0]_0 ),
        .I4(icmp_ln891_reg_1968),
        .I5(\p_0_2_0_0_011571712_i_fu_204_reg[9]_0 [7]),
        .O(\p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[9] [7]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_2_0_0_011571712_i_fu_204[8]_i_1 
       (.I0(\p_0_2_0_0_011571712_i_fu_204_reg[9] [8]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[28]),
        .I3(\cmp161_i_reg_1984_reg[0]_0 ),
        .I4(icmp_ln891_reg_1968),
        .I5(\p_0_2_0_0_011571712_i_fu_204_reg[9]_0 [8]),
        .O(\p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'hCC08)) 
    \p_0_2_0_0_011571712_i_fu_204[9]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(E),
        .I2(\p_0_0_0_0_011551706_i_fu_196_reg[0] ),
        .I3(ram_reg_bram_0_i_33__1_n_5),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_2_0_0_011571712_i_fu_204[9]_i_2 
       (.I0(\p_0_2_0_0_011571712_i_fu_204_reg[9] [9]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[29]),
        .I3(\cmp161_i_reg_1984_reg[0]_0 ),
        .I4(icmp_ln891_reg_1968),
        .I5(\p_0_2_0_0_011571712_i_fu_204_reg[9]_0 [9]),
        .O(\p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[9] [9]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'h060A0A0A)) 
    ram_reg_bram_0_i_10__2
       (.I0(ram_reg_bram_1[3]),
        .I1(ram_reg_bram_1[0]),
        .I2(ram_reg_bram_0_i_33__1_n_5),
        .I3(ram_reg_bram_1[1]),
        .I4(ram_reg_bram_1[2]),
        .O(address1[3]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h060A)) 
    ram_reg_bram_0_i_11__0
       (.I0(ram_reg_bram_1[2]),
        .I1(ram_reg_bram_1[1]),
        .I2(ram_reg_bram_0_i_33__1_n_5),
        .I3(ram_reg_bram_1[0]),
        .O(address1[2]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'h12)) 
    ram_reg_bram_0_i_12__0
       (.I0(ram_reg_bram_1[0]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(ram_reg_bram_1[1]),
        .O(address1[1]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_bram_0_i_13__1
       (.I0(ram_reg_bram_0_i_33__1_n_5),
        .I1(ram_reg_bram_1[0]),
        .O(address1[0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_33__1
       (.I0(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(ram_reg_bram_0_i_33__1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    ram_reg_bram_0_i_34__1
       (.I0(ram_reg_bram_1[7]),
        .I1(ram_reg_bram_0_i_35__0_n_5),
        .I2(ram_reg_bram_0_i_33__1_n_5),
        .I3(ram_reg_bram_1[5]),
        .I4(ram_reg_bram_1[6]),
        .O(ram_reg_bram_0_i_34__1_n_5));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    ram_reg_bram_0_i_35__0
       (.I0(ram_reg_bram_1[4]),
        .I1(ram_reg_bram_1[2]),
        .I2(ram_reg_bram_1[1]),
        .I3(ram_reg_bram_0_i_33__1_n_5),
        .I4(ram_reg_bram_1[0]),
        .I5(ram_reg_bram_1[3]),
        .O(ram_reg_bram_0_i_35__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_36__0
       (.I0(ram_reg_bram_1[5]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .O(ram_reg_bram_0_i_36__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_37__0
       (.I0(ram_reg_bram_1[3]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .O(ram_reg_bram_0_i_37__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_38__0
       (.I0(ram_reg_bram_1[1]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .O(ram_reg_bram_0_i_38__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'h12222222)) 
    ram_reg_bram_0_i_3__3
       (.I0(ram_reg_bram_1[10]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(ram_reg_bram_1[8]),
        .I3(ram_reg_bram_0_i_34__1_n_5),
        .I4(ram_reg_bram_1[9]),
        .O(address1[10]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'hB444)) 
    ram_reg_bram_0_i_4__2
       (.I0(ram_reg_bram_0_i_33__1_n_5),
        .I1(ram_reg_bram_1[9]),
        .I2(ram_reg_bram_0_i_34__1_n_5),
        .I3(ram_reg_bram_1[8]),
        .O(address1[9]));
  LUT6 #(
    .INIT(64'h006A00AA00AA00AA)) 
    ram_reg_bram_0_i_5__3
       (.I0(ram_reg_bram_1[8]),
        .I1(ram_reg_bram_1[6]),
        .I2(ram_reg_bram_1[5]),
        .I3(ram_reg_bram_0_i_33__1_n_5),
        .I4(ram_reg_bram_0_i_35__0_n_5),
        .I5(ram_reg_bram_1[7]),
        .O(address1[8]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'h060A0A0A)) 
    ram_reg_bram_0_i_6__2
       (.I0(ram_reg_bram_1[7]),
        .I1(ram_reg_bram_0_i_35__0_n_5),
        .I2(ram_reg_bram_0_i_33__1_n_5),
        .I3(ram_reg_bram_1[5]),
        .I4(ram_reg_bram_1[6]),
        .O(address1[7]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h060A)) 
    ram_reg_bram_0_i_7__2
       (.I0(ram_reg_bram_1[6]),
        .I1(ram_reg_bram_1[5]),
        .I2(ram_reg_bram_0_i_33__1_n_5),
        .I3(ram_reg_bram_0_i_35__0_n_5),
        .O(address1[6]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    ram_reg_bram_0_i_8__2
       (.I0(ram_reg_bram_0_i_36__0_n_5),
        .I1(ram_reg_bram_0_i_37__0_n_5),
        .I2(ram_reg_bram_1[0]),
        .I3(ram_reg_bram_0_i_38__0_n_5),
        .I4(ram_reg_bram_1[2]),
        .I5(ram_reg_bram_1[4]),
        .O(address1[5]));
  LUT6 #(
    .INIT(64'h006A00AA00AA00AA)) 
    ram_reg_bram_0_i_9__2
       (.I0(ram_reg_bram_1[4]),
        .I1(ram_reg_bram_1[2]),
        .I2(ram_reg_bram_1[1]),
        .I3(ram_reg_bram_0_i_33__1_n_5),
        .I4(ram_reg_bram_1[0]),
        .I5(ram_reg_bram_1[3]),
        .O(address1[4]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_1_fu_176[0]_i_1 
       (.I0(\right_1_fu_176_reg[9] [0]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[10]),
        .O(\p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_1_fu_176[1]_i_1 
       (.I0(\right_1_fu_176_reg[9] [1]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[11]),
        .O(\p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_1_fu_176[2]_i_1 
       (.I0(\right_1_fu_176_reg[9] [2]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[12]),
        .O(\p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_1_fu_176[3]_i_1 
       (.I0(\right_1_fu_176_reg[9] [3]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[13]),
        .O(\p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_1_fu_176[4]_i_1 
       (.I0(\right_1_fu_176_reg[9] [4]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[14]),
        .O(\p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[9] [4]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_1_fu_176[5]_i_1 
       (.I0(\right_1_fu_176_reg[9] [5]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[15]),
        .O(\p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[9] [5]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_1_fu_176[6]_i_1 
       (.I0(\right_1_fu_176_reg[9] [6]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[16]),
        .O(\p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[9] [6]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_1_fu_176[7]_i_1 
       (.I0(\right_1_fu_176_reg[9] [7]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[17]),
        .O(\p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[9] [7]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_1_fu_176[8]_i_1 
       (.I0(\right_1_fu_176_reg[9] [8]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[18]),
        .O(\p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_1_fu_176[9]_i_1 
       (.I0(\right_1_fu_176_reg[9] [9]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[19]),
        .O(\p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[9] [9]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_2_fu_180[0]_i_1 
       (.I0(\right_2_fu_180_reg[9] [0]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[20]),
        .O(\p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_2_fu_180[1]_i_1 
       (.I0(\right_2_fu_180_reg[9] [1]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[21]),
        .O(\p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_2_fu_180[2]_i_1 
       (.I0(\right_2_fu_180_reg[9] [2]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[22]),
        .O(\p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_2_fu_180[3]_i_1 
       (.I0(\right_2_fu_180_reg[9] [3]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[23]),
        .O(\p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_2_fu_180[4]_i_1 
       (.I0(\right_2_fu_180_reg[9] [4]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[24]),
        .O(\p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[9] [4]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_2_fu_180[5]_i_1 
       (.I0(\right_2_fu_180_reg[9] [5]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[25]),
        .O(\p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[9] [5]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_2_fu_180[6]_i_1 
       (.I0(\right_2_fu_180_reg[9] [6]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[26]),
        .O(\p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[9] [6]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_2_fu_180[7]_i_1 
       (.I0(\right_2_fu_180_reg[9] [7]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[27]),
        .O(\p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[9] [7]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_2_fu_180[8]_i_1 
       (.I0(\right_2_fu_180_reg[9] [8]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[28]),
        .O(\p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_2_fu_180[9]_i_1 
       (.I0(\right_2_fu_180_reg[9] [9]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[29]),
        .O(\p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[9] [9]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_fu_172[0]_i_1 
       (.I0(\right_fu_172_reg[9] [0]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[0]),
        .O(\p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_fu_172[1]_i_1 
       (.I0(\right_fu_172_reg[9] [1]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[1]),
        .O(\p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_fu_172[2]_i_1 
       (.I0(\right_fu_172_reg[9] [2]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[2]),
        .O(\p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_fu_172[3]_i_1 
       (.I0(\right_fu_172_reg[9] [3]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[3]),
        .O(\p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_fu_172[4]_i_1 
       (.I0(\right_fu_172_reg[9] [4]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[4]),
        .O(\p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[9] [4]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_fu_172[5]_i_1 
       (.I0(\right_fu_172_reg[9] [5]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[5]),
        .O(\p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[9] [5]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_fu_172[6]_i_1 
       (.I0(\right_fu_172_reg[9] [6]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[6]),
        .O(\p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[9] [6]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_fu_172[7]_i_1 
       (.I0(\right_fu_172_reg[9] [7]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[7]),
        .O(\p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[9] [7]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_fu_172[8]_i_1 
       (.I0(\right_fu_172_reg[9] [8]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[8]),
        .O(\p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_fu_172[9]_i_1 
       (.I0(\right_fu_172_reg[9] [9]),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(q1[9]),
        .O(\p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[9] [9]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \x_fu_156[10]_i_1 
       (.I0(icmp_ln881_fu_578_p2),
        .I1(ram_reg_bram_0_i_33__1_n_5),
        .I2(E),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \x_fu_156[10]_i_2 
       (.I0(E),
        .I1(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I2(icmp_ln881_fu_578_p2),
        .O(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init" *) 
module design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_13
   (ap_done_cache,
    ap_rst_n_0,
    E,
    ap_loop_init_int_reg_0,
    \icmp_ln328_reg_3813_reg[0] ,
    SR,
    CO,
    \icmp_ln328_reg_3813_reg[0]_0 ,
    \cmp147_reg_3841_reg[0] ,
    ap_enable_reg_pp0_iter10_reg,
    or_ln585_fu_1016_p2,
    D,
    ram_reg_bram_0,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    \empty_145_fu_308_reg[9] ,
    \empty_146_fu_312_reg[9] ,
    \empty_131_fu_252_reg[9] ,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7,
    ram_reg_bram_0_8,
    ram_reg_bram_0_9,
    ADDRBWRADDR,
    icmp_ln439_fu_1010_p2,
    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_ready,
    \x_fu_232_reg[16] ,
    \x_fu_232_reg[16]_0 ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[2]_0 ,
    ap_done_cache_reg_0,
    ap_clk,
    imgBayer_empty_n,
    \empty_135_fu_268_reg[0] ,
    \empty_128_fu_240_reg[0] ,
    icmp_ln328_reg_3813,
    \empty_135_fu_268_reg[0]_0 ,
    ap_enable_reg_pp0_iter10,
    tmp_53_reg_3872_pp0_iter9_reg,
    imgG_full_n,
    \cmp147_reg_3841_reg[0]_0 ,
    \cmp147_reg_3841_reg[0]_1 ,
    \cmp147_reg_3841_reg[0]_2 ,
    \cmp147_reg_3841_reg[0]_3 ,
    CEP,
    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
    ap_rst_n,
    \ap_CS_fsm_reg[3] ,
    ap_enable_reg_pp0_iter1,
    \x_fu_232_reg[0] ,
    out_y_reg_671,
    DOUTBDOUT,
    Q,
    \empty_135_fu_268_reg[9] ,
    \empty_136_fu_272_reg[9] ,
    \empty_136_fu_272_reg[9]_0 ,
    \empty_137_fu_276_reg[9] ,
    \empty_137_fu_276_reg[9]_0 ,
    \empty_143_fu_300_reg[9] ,
    \empty_141_fu_292_reg[9] ,
    \empty_141_fu_292_reg[9]_0 ,
    \empty_142_fu_296_reg[9] ,
    \empty_142_fu_296_reg[9]_0 ,
    \empty_143_fu_300_reg[9]_0 ,
    \empty_143_fu_300_reg[9]_1 ,
    \empty_146_fu_312_reg[0] ,
    \empty_144_fu_304_reg[9] ,
    \empty_144_fu_304_reg[9]_0 ,
    \empty_146_fu_312_reg[1] ,
    \empty_146_fu_312_reg[2] ,
    \empty_146_fu_312_reg[3] ,
    \empty_146_fu_312_reg[4] ,
    \empty_146_fu_312_reg[5] ,
    \empty_146_fu_312_reg[6] ,
    \empty_146_fu_312_reg[7] ,
    \empty_146_fu_312_reg[8] ,
    \empty_146_fu_312_reg[9]_0 ,
    \empty_145_fu_308_reg[9]_0 ,
    \empty_145_fu_308_reg[9]_1 ,
    \empty_146_fu_312_reg[9]_1 ,
    \empty_146_fu_312_reg[9]_2 ,
    \empty_138_fu_280_reg[9] ,
    \empty_138_fu_280_reg[9]_0 ,
    \empty_138_fu_280_reg[9]_1 ,
    \empty_139_fu_284_reg[9] ,
    \empty_139_fu_284_reg[9]_0 ,
    \empty_132_fu_256_reg[9] ,
    \empty_132_fu_256_reg[9]_0 ,
    \empty_132_fu_256_reg[9]_1 ,
    \empty_133_fu_260_reg[9] ,
    \empty_133_fu_260_reg[9]_0 ,
    \empty_134_fu_264_reg[9] ,
    \empty_134_fu_264_reg[9]_0 ,
    \empty_140_fu_288_reg[9] ,
    \empty_140_fu_288_reg[9]_0 ,
    \icmp_ln318_reg_3809_reg[0] ,
    \icmp_ln318_reg_3809_reg[0]_0 ,
    \icmp_ln328_reg_3813_reg[0]_i_2_0 ,
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0 ,
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_0 ,
    \icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_1_0 ,
    x_phase_reg_546,
    \ap_CS_fsm_reg[1] ,
    clear);
  output ap_done_cache;
  output ap_rst_n_0;
  output [0:0]E;
  output ap_loop_init_int_reg_0;
  output [0:0]\icmp_ln328_reg_3813_reg[0] ;
  output [0:0]SR;
  output [0:0]CO;
  output \icmp_ln328_reg_3813_reg[0]_0 ;
  output \cmp147_reg_3841_reg[0] ;
  output [0:0]ap_enable_reg_pp0_iter10_reg;
  output [0:0]or_ln585_fu_1016_p2;
  output [9:0]D;
  output [9:0]ram_reg_bram_0;
  output [9:0]ram_reg_bram_0_0;
  output [9:0]ram_reg_bram_0_1;
  output [9:0]ram_reg_bram_0_2;
  output [9:0]ram_reg_bram_0_3;
  output [9:0]\empty_145_fu_308_reg[9] ;
  output [9:0]\empty_146_fu_312_reg[9] ;
  output [9:0]\empty_131_fu_252_reg[9] ;
  output [9:0]ram_reg_bram_0_4;
  output [9:0]ram_reg_bram_0_5;
  output [9:0]ram_reg_bram_0_6;
  output [9:0]ram_reg_bram_0_7;
  output [9:0]ram_reg_bram_0_8;
  output [9:0]ram_reg_bram_0_9;
  output [10:0]ADDRBWRADDR;
  output icmp_ln439_fu_1010_p2;
  output grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_ready;
  output [5:0]\x_fu_232_reg[16] ;
  output [0:0]\x_fu_232_reg[16]_0 ;
  output [1:0]\ap_CS_fsm_reg[2] ;
  output \ap_CS_fsm_reg[2]_0 ;
  input ap_done_cache_reg_0;
  input ap_clk;
  input imgBayer_empty_n;
  input \empty_135_fu_268_reg[0] ;
  input \empty_128_fu_240_reg[0] ;
  input icmp_ln328_reg_3813;
  input \empty_135_fu_268_reg[0]_0 ;
  input ap_enable_reg_pp0_iter10;
  input tmp_53_reg_3872_pp0_iter9_reg;
  input imgG_full_n;
  input \cmp147_reg_3841_reg[0]_0 ;
  input \cmp147_reg_3841_reg[0]_1 ;
  input \cmp147_reg_3841_reg[0]_2 ;
  input \cmp147_reg_3841_reg[0]_3 ;
  input CEP;
  input grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg;
  input ap_rst_n;
  input \ap_CS_fsm_reg[3] ;
  input ap_enable_reg_pp0_iter1;
  input \x_fu_232_reg[0] ;
  input [0:0]out_y_reg_671;
  input [9:0]DOUTBDOUT;
  input [9:0]Q;
  input [9:0]\empty_135_fu_268_reg[9] ;
  input [9:0]\empty_136_fu_272_reg[9] ;
  input [9:0]\empty_136_fu_272_reg[9]_0 ;
  input [9:0]\empty_137_fu_276_reg[9] ;
  input [9:0]\empty_137_fu_276_reg[9]_0 ;
  input [9:0]\empty_143_fu_300_reg[9] ;
  input [9:0]\empty_141_fu_292_reg[9] ;
  input [9:0]\empty_141_fu_292_reg[9]_0 ;
  input [9:0]\empty_142_fu_296_reg[9] ;
  input [9:0]\empty_142_fu_296_reg[9]_0 ;
  input [9:0]\empty_143_fu_300_reg[9]_0 ;
  input [9:0]\empty_143_fu_300_reg[9]_1 ;
  input \empty_146_fu_312_reg[0] ;
  input [9:0]\empty_144_fu_304_reg[9] ;
  input [9:0]\empty_144_fu_304_reg[9]_0 ;
  input \empty_146_fu_312_reg[1] ;
  input \empty_146_fu_312_reg[2] ;
  input \empty_146_fu_312_reg[3] ;
  input \empty_146_fu_312_reg[4] ;
  input \empty_146_fu_312_reg[5] ;
  input \empty_146_fu_312_reg[6] ;
  input \empty_146_fu_312_reg[7] ;
  input \empty_146_fu_312_reg[8] ;
  input \empty_146_fu_312_reg[9]_0 ;
  input [9:0]\empty_145_fu_308_reg[9]_0 ;
  input [9:0]\empty_145_fu_308_reg[9]_1 ;
  input [9:0]\empty_146_fu_312_reg[9]_1 ;
  input [9:0]\empty_146_fu_312_reg[9]_2 ;
  input [9:0]\empty_138_fu_280_reg[9] ;
  input [9:0]\empty_138_fu_280_reg[9]_0 ;
  input [9:0]\empty_138_fu_280_reg[9]_1 ;
  input [9:0]\empty_139_fu_284_reg[9] ;
  input [9:0]\empty_139_fu_284_reg[9]_0 ;
  input [9:0]\empty_132_fu_256_reg[9] ;
  input [9:0]\empty_132_fu_256_reg[9]_0 ;
  input [9:0]\empty_132_fu_256_reg[9]_1 ;
  input [9:0]\empty_133_fu_260_reg[9] ;
  input [9:0]\empty_133_fu_260_reg[9]_0 ;
  input [9:0]\empty_134_fu_264_reg[9] ;
  input [9:0]\empty_134_fu_264_reg[9]_0 ;
  input [9:0]\empty_140_fu_288_reg[9] ;
  input [9:0]\empty_140_fu_288_reg[9]_0 ;
  input [16:0]\icmp_ln318_reg_3809_reg[0] ;
  input [16:0]\icmp_ln318_reg_3809_reg[0]_0 ;
  input [15:0]\icmp_ln328_reg_3813_reg[0]_i_2_0 ;
  input \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0 ;
  input \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_0 ;
  input [2:0]\icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_1_0 ;
  input x_phase_reg_546;
  input [2:0]\ap_CS_fsm_reg[1] ;
  input clear;

  wire [10:0]ADDRBWRADDR;
  wire CEP;
  wire [0:0]CO;
  wire [9:0]D;
  wire [9:0]DOUTBDOUT;
  wire [0:0]E;
  wire [9:0]Q;
  wire [0:0]SR;
  wire [2:0]\ap_CS_fsm_reg[1] ;
  wire [1:0]\ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_NS_fsm1__0;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10;
  wire [0:0]ap_enable_reg_pp0_iter10_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_5;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [16:0]ap_sig_allocacmp_z;
  wire clear;
  wire \cmp147_reg_3841[0]_i_5_n_5 ;
  wire \cmp147_reg_3841_reg[0] ;
  wire \cmp147_reg_3841_reg[0]_0 ;
  wire \cmp147_reg_3841_reg[0]_1 ;
  wire \cmp147_reg_3841_reg[0]_2 ;
  wire \cmp147_reg_3841_reg[0]_3 ;
  wire \empty_128_fu_240_reg[0] ;
  wire [9:0]\empty_131_fu_252_reg[9] ;
  wire [9:0]\empty_132_fu_256_reg[9] ;
  wire [9:0]\empty_132_fu_256_reg[9]_0 ;
  wire [9:0]\empty_132_fu_256_reg[9]_1 ;
  wire [9:0]\empty_133_fu_260_reg[9] ;
  wire [9:0]\empty_133_fu_260_reg[9]_0 ;
  wire [9:0]\empty_134_fu_264_reg[9] ;
  wire [9:0]\empty_134_fu_264_reg[9]_0 ;
  wire \empty_135_fu_268_reg[0] ;
  wire \empty_135_fu_268_reg[0]_0 ;
  wire [9:0]\empty_135_fu_268_reg[9] ;
  wire [9:0]\empty_136_fu_272_reg[9] ;
  wire [9:0]\empty_136_fu_272_reg[9]_0 ;
  wire [9:0]\empty_137_fu_276_reg[9] ;
  wire [9:0]\empty_137_fu_276_reg[9]_0 ;
  wire [9:0]\empty_138_fu_280_reg[9] ;
  wire [9:0]\empty_138_fu_280_reg[9]_0 ;
  wire [9:0]\empty_138_fu_280_reg[9]_1 ;
  wire [9:0]\empty_139_fu_284_reg[9] ;
  wire [9:0]\empty_139_fu_284_reg[9]_0 ;
  wire \empty_140_fu_288[8]_i_2_n_5 ;
  wire \empty_140_fu_288[9]_i_3_n_5 ;
  wire \empty_140_fu_288[9]_i_4_n_5 ;
  wire \empty_140_fu_288[9]_i_5_n_5 ;
  wire \empty_140_fu_288[9]_i_6_n_5 ;
  wire [9:0]\empty_140_fu_288_reg[9] ;
  wire [9:0]\empty_140_fu_288_reg[9]_0 ;
  wire [9:0]\empty_141_fu_292_reg[9] ;
  wire [9:0]\empty_141_fu_292_reg[9]_0 ;
  wire [9:0]\empty_142_fu_296_reg[9] ;
  wire [9:0]\empty_142_fu_296_reg[9]_0 ;
  wire [9:0]\empty_143_fu_300_reg[9] ;
  wire [9:0]\empty_143_fu_300_reg[9]_0 ;
  wire [9:0]\empty_143_fu_300_reg[9]_1 ;
  wire [9:0]\empty_144_fu_304_reg[9] ;
  wire [9:0]\empty_144_fu_304_reg[9]_0 ;
  wire [9:0]\empty_145_fu_308_reg[9] ;
  wire [9:0]\empty_145_fu_308_reg[9]_0 ;
  wire [9:0]\empty_145_fu_308_reg[9]_1 ;
  wire \empty_146_fu_312_reg[0] ;
  wire \empty_146_fu_312_reg[1] ;
  wire \empty_146_fu_312_reg[2] ;
  wire \empty_146_fu_312_reg[3] ;
  wire \empty_146_fu_312_reg[4] ;
  wire \empty_146_fu_312_reg[5] ;
  wire \empty_146_fu_312_reg[6] ;
  wire \empty_146_fu_312_reg[7] ;
  wire \empty_146_fu_312_reg[8] ;
  wire [9:0]\empty_146_fu_312_reg[9] ;
  wire \empty_146_fu_312_reg[9]_0 ;
  wire [9:0]\empty_146_fu_312_reg[9]_1 ;
  wire [9:0]\empty_146_fu_312_reg[9]_2 ;
  wire grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_ready;
  wire grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg;
  wire \icmp_ln318_reg_3809[0]_i_10_n_5 ;
  wire \icmp_ln318_reg_3809[0]_i_11_n_5 ;
  wire \icmp_ln318_reg_3809[0]_i_12_n_5 ;
  wire \icmp_ln318_reg_3809[0]_i_13_n_5 ;
  wire \icmp_ln318_reg_3809[0]_i_14_n_5 ;
  wire \icmp_ln318_reg_3809[0]_i_15_n_5 ;
  wire \icmp_ln318_reg_3809[0]_i_16_n_5 ;
  wire \icmp_ln318_reg_3809[0]_i_17_n_5 ;
  wire \icmp_ln318_reg_3809[0]_i_18_n_5 ;
  wire \icmp_ln318_reg_3809[0]_i_19_n_5 ;
  wire \icmp_ln318_reg_3809[0]_i_20_n_5 ;
  wire \icmp_ln318_reg_3809[0]_i_21_n_5 ;
  wire \icmp_ln318_reg_3809[0]_i_22_n_5 ;
  wire \icmp_ln318_reg_3809[0]_i_3_n_5 ;
  wire \icmp_ln318_reg_3809[0]_i_4_n_5 ;
  wire \icmp_ln318_reg_3809[0]_i_5_n_5 ;
  wire \icmp_ln318_reg_3809[0]_i_6_n_5 ;
  wire \icmp_ln318_reg_3809[0]_i_7_n_5 ;
  wire \icmp_ln318_reg_3809[0]_i_8_n_5 ;
  wire \icmp_ln318_reg_3809[0]_i_9_n_5 ;
  wire [16:0]\icmp_ln318_reg_3809_reg[0] ;
  wire [16:0]\icmp_ln318_reg_3809_reg[0]_0 ;
  wire \icmp_ln318_reg_3809_reg[0]_i_2_n_10 ;
  wire \icmp_ln318_reg_3809_reg[0]_i_2_n_11 ;
  wire \icmp_ln318_reg_3809_reg[0]_i_2_n_12 ;
  wire \icmp_ln318_reg_3809_reg[0]_i_2_n_8 ;
  wire \icmp_ln318_reg_3809_reg[0]_i_2_n_9 ;
  wire icmp_ln328_reg_3813;
  wire \icmp_ln328_reg_3813[0]_i_10_n_5 ;
  wire \icmp_ln328_reg_3813[0]_i_11_n_5 ;
  wire \icmp_ln328_reg_3813[0]_i_12_n_5 ;
  wire \icmp_ln328_reg_3813[0]_i_13_n_5 ;
  wire \icmp_ln328_reg_3813[0]_i_14_n_5 ;
  wire \icmp_ln328_reg_3813[0]_i_15_n_5 ;
  wire \icmp_ln328_reg_3813[0]_i_16_n_5 ;
  wire \icmp_ln328_reg_3813[0]_i_17_n_5 ;
  wire \icmp_ln328_reg_3813[0]_i_18_n_5 ;
  wire \icmp_ln328_reg_3813[0]_i_19_n_5 ;
  wire \icmp_ln328_reg_3813[0]_i_3_n_5 ;
  wire \icmp_ln328_reg_3813[0]_i_4_n_5 ;
  wire \icmp_ln328_reg_3813[0]_i_5_n_5 ;
  wire \icmp_ln328_reg_3813[0]_i_6_n_5 ;
  wire \icmp_ln328_reg_3813[0]_i_7_n_5 ;
  wire \icmp_ln328_reg_3813[0]_i_8_n_5 ;
  wire \icmp_ln328_reg_3813[0]_i_9_n_5 ;
  wire [0:0]\icmp_ln328_reg_3813_reg[0] ;
  wire \icmp_ln328_reg_3813_reg[0]_0 ;
  wire [15:0]\icmp_ln328_reg_3813_reg[0]_i_2_0 ;
  wire \icmp_ln328_reg_3813_reg[0]_i_2_n_10 ;
  wire \icmp_ln328_reg_3813_reg[0]_i_2_n_11 ;
  wire \icmp_ln328_reg_3813_reg[0]_i_2_n_12 ;
  wire \icmp_ln328_reg_3813_reg[0]_i_2_n_5 ;
  wire \icmp_ln328_reg_3813_reg[0]_i_2_n_6 ;
  wire \icmp_ln328_reg_3813_reg[0]_i_2_n_7 ;
  wire \icmp_ln328_reg_3813_reg[0]_i_2_n_8 ;
  wire \icmp_ln328_reg_3813_reg[0]_i_2_n_9 ;
  wire icmp_ln439_fu_1010_p2;
  wire [2:0]\icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_1_0 ;
  wire \icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_3_n_5 ;
  wire \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0 ;
  wire \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_0 ;
  wire imgBayer_empty_n;
  wire imgG_full_n;
  wire [0:0]or_ln585_fu_1016_p2;
  wire [0:0]out_y_reg_671;
  wire [9:0]ram_reg_bram_0;
  wire [9:0]ram_reg_bram_0_0;
  wire [9:0]ram_reg_bram_0_1;
  wire [9:0]ram_reg_bram_0_2;
  wire [9:0]ram_reg_bram_0_3;
  wire [9:0]ram_reg_bram_0_4;
  wire [9:0]ram_reg_bram_0_5;
  wire [9:0]ram_reg_bram_0_6;
  wire [9:0]ram_reg_bram_0_7;
  wire [9:0]ram_reg_bram_0_8;
  wire [9:0]ram_reg_bram_0_9;
  wire ram_reg_bram_0_i_19_n_5;
  wire ram_reg_bram_0_i_20_n_5;
  wire ram_reg_bram_0_i_21_n_5;
  wire ram_reg_bram_0_i_22_n_5;
  wire ram_reg_bram_0_i_23_n_5;
  wire ram_reg_bram_0_i_24_n_5;
  wire ram_reg_bram_0_i_25_n_5;
  wire ram_reg_bram_0_i_27_n_5;
  wire ram_reg_bram_0_i_28_n_5;
  wire ram_reg_bram_0_i_29_n_5;
  wire ram_reg_bram_0_i_30_n_5;
  wire ram_reg_bram_0_i_31_n_5;
  wire ram_reg_bram_0_i_32_n_5;
  wire ram_reg_bram_0_i_33_n_5;
  wire ram_reg_bram_0_i_34_n_5;
  wire ram_reg_bram_0_i_3__1_n_10;
  wire ram_reg_bram_0_i_3__1_n_11;
  wire ram_reg_bram_0_i_3__1_n_12;
  wire ram_reg_bram_0_i_3__1_n_6;
  wire ram_reg_bram_0_i_3__1_n_7;
  wire ram_reg_bram_0_i_3__1_n_8;
  wire ram_reg_bram_0_i_3__1_n_9;
  wire ram_reg_bram_0_i_4__1_n_10;
  wire ram_reg_bram_0_i_4__1_n_11;
  wire ram_reg_bram_0_i_4__1_n_12;
  wire ram_reg_bram_0_i_4__1_n_5;
  wire ram_reg_bram_0_i_4__1_n_6;
  wire ram_reg_bram_0_i_4__1_n_7;
  wire ram_reg_bram_0_i_4__1_n_8;
  wire ram_reg_bram_0_i_4__1_n_9;
  wire \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_14_n_5 ;
  wire \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_15_n_5 ;
  wire \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_16_n_5 ;
  wire \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_17_n_5 ;
  wire \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_18_n_5 ;
  wire \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_19_n_5 ;
  wire \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_20_n_5 ;
  wire \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_21_n_5 ;
  wire \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_29_n_5 ;
  wire \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_2_n_20 ;
  wire \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_30_n_5 ;
  wire \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_31_n_5 ;
  wire \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_32_n_5 ;
  wire \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_33_n_5 ;
  wire \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_34_n_5 ;
  wire \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_35_n_5 ;
  wire \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_36_n_5 ;
  wire \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_3_n_10 ;
  wire \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_3_n_11 ;
  wire \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_3_n_12 ;
  wire \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_3_n_5 ;
  wire \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_3_n_6 ;
  wire \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_3_n_7 ;
  wire \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_3_n_8 ;
  wire \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_3_n_9 ;
  wire \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_4_n_5 ;
  wire \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_5_n_10 ;
  wire \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_5_n_11 ;
  wire \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_5_n_12 ;
  wire \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_5_n_5 ;
  wire \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_5_n_6 ;
  wire \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_5_n_7 ;
  wire \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_5_n_8 ;
  wire \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_5_n_9 ;
  wire tmp_53_reg_3872_pp0_iter9_reg;
  wire \x_fu_232_reg[0] ;
  wire [5:0]\x_fu_232_reg[16] ;
  wire [0:0]\x_fu_232_reg[16]_0 ;
  wire x_phase_reg_546;
  wire [7:6]\NLW_icmp_ln318_reg_3809_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln318_reg_3809_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:1]\NLW_icmp_ln328_reg_3813_reg[0]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln328_reg_3813_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln328_reg_3813_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:7]NLW_ram_reg_bram_0_i_3__1_CO_UNCONNECTED;
  wire [7:0]\NLW_tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_2_CO_UNCONNECTED ;
  wire [7:1]\NLW_tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_2_O_UNCONNECTED ;
  wire [7:0]\NLW_tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_3_O_UNCONNECTED ;
  wire [7:0]\NLW_tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_5_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(clear),
        .I1(\ap_CS_fsm_reg[1] [0]),
        .I2(ap_NS_fsm1__0),
        .I3(\ap_CS_fsm_reg[1] [2]),
        .O(\ap_CS_fsm_reg[2] [0]));
  LUT5 #(
    .INIT(32'hAA080808)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(\ap_CS_fsm_reg[1] [2]),
        .I1(ap_done_cache),
        .I2(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I3(CEP),
        .I4(\ap_CS_fsm_reg[3] ),
        .O(ap_NS_fsm1__0));
  LUT6 #(
    .INIT(64'hAAAAEEAEEEAEEEAE)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1] [1]),
        .I1(\ap_CS_fsm_reg[1] [2]),
        .I2(ap_done_cache),
        .I3(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I4(CEP),
        .I5(\ap_CS_fsm_reg[3] ),
        .O(\ap_CS_fsm_reg[2] [1]));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_reg_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_loop_exit_ready_pp0_iter8_reg_reg_srl8_i_1
       (.I0(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I1(CO),
        .O(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'hFF5DDDDD)) 
    ap_loop_init_int_i_1
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I3(\ap_CS_fsm_reg[3] ),
        .I4(CEP),
        .O(ap_loop_init_int_i_1_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080FF00)) 
    \cmp147_reg_3841[0]_i_1 
       (.I0(\cmp147_reg_3841_reg[0]_0 ),
        .I1(\cmp147_reg_3841_reg[0]_1 ),
        .I2(\cmp147_reg_3841_reg[0]_2 ),
        .I3(\cmp147_reg_3841_reg[0]_3 ),
        .I4(CEP),
        .I5(\cmp147_reg_3841[0]_i_5_n_5 ),
        .O(\cmp147_reg_3841_reg[0] ));
  LUT5 #(
    .INIT(32'h55510000)) 
    \cmp147_reg_3841[0]_i_5 
       (.I0(\empty_140_fu_288[9]_i_3_n_5 ),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(tmp_53_reg_3872_pp0_iter9_reg),
        .I3(imgG_full_n),
        .I4(\icmp_ln328_reg_3813_reg[0]_0 ),
        .O(\cmp147_reg_3841[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h0B000000FBFF0000)) 
    \empty_129_fu_244[9]_i_1 
       (.I0(imgBayer_empty_n),
        .I1(\empty_135_fu_268_reg[0] ),
        .I2(\empty_128_fu_240_reg[0] ),
        .I3(icmp_ln328_reg_3813),
        .I4(\empty_135_fu_268_reg[0]_0 ),
        .I5(ap_loop_init_int_reg_0),
        .O(E));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_132_fu_256[0]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_132_fu_256_reg[9] [0]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_132_fu_256_reg[9]_0 [0]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .I5(\empty_132_fu_256_reg[9]_1 [0]),
        .O(ram_reg_bram_0_6[0]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_132_fu_256[1]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_132_fu_256_reg[9] [1]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_132_fu_256_reg[9]_0 [1]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .I5(\empty_132_fu_256_reg[9]_1 [1]),
        .O(ram_reg_bram_0_6[1]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_132_fu_256[2]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_132_fu_256_reg[9] [2]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_132_fu_256_reg[9]_0 [2]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .I5(\empty_132_fu_256_reg[9]_1 [2]),
        .O(ram_reg_bram_0_6[2]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_132_fu_256[3]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_132_fu_256_reg[9] [3]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_132_fu_256_reg[9]_0 [3]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .I5(\empty_132_fu_256_reg[9]_1 [3]),
        .O(ram_reg_bram_0_6[3]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_132_fu_256[4]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_132_fu_256_reg[9] [4]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_132_fu_256_reg[9]_0 [4]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .I5(\empty_132_fu_256_reg[9]_1 [4]),
        .O(ram_reg_bram_0_6[4]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_132_fu_256[5]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_132_fu_256_reg[9] [5]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_132_fu_256_reg[9]_0 [5]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .I5(\empty_132_fu_256_reg[9]_1 [5]),
        .O(ram_reg_bram_0_6[5]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_132_fu_256[6]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_132_fu_256_reg[9] [6]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_132_fu_256_reg[9]_0 [6]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .I5(\empty_132_fu_256_reg[9]_1 [6]),
        .O(ram_reg_bram_0_6[6]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_132_fu_256[7]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_132_fu_256_reg[9] [7]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_132_fu_256_reg[9]_0 [7]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .I5(\empty_132_fu_256_reg[9]_1 [7]),
        .O(ram_reg_bram_0_6[7]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_132_fu_256[8]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_132_fu_256_reg[9] [8]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_132_fu_256_reg[9]_0 [8]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .I5(\empty_132_fu_256_reg[9]_1 [8]),
        .O(ram_reg_bram_0_6[8]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_132_fu_256[9]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_132_fu_256_reg[9] [9]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_132_fu_256_reg[9]_0 [9]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .I5(\empty_132_fu_256_reg[9]_1 [9]),
        .O(ram_reg_bram_0_6[9]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_133_fu_260[0]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_132_fu_256_reg[9] [0]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_133_fu_260_reg[9] [0]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_133_fu_260_reg[9]_0 [0]),
        .O(ram_reg_bram_0_7[0]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_133_fu_260[1]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_132_fu_256_reg[9] [1]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_133_fu_260_reg[9] [1]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_133_fu_260_reg[9]_0 [1]),
        .O(ram_reg_bram_0_7[1]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_133_fu_260[2]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_132_fu_256_reg[9] [2]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_133_fu_260_reg[9] [2]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_133_fu_260_reg[9]_0 [2]),
        .O(ram_reg_bram_0_7[2]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_133_fu_260[3]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_132_fu_256_reg[9] [3]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_133_fu_260_reg[9] [3]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_133_fu_260_reg[9]_0 [3]),
        .O(ram_reg_bram_0_7[3]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_133_fu_260[4]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_132_fu_256_reg[9] [4]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_133_fu_260_reg[9] [4]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_133_fu_260_reg[9]_0 [4]),
        .O(ram_reg_bram_0_7[4]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_133_fu_260[5]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_132_fu_256_reg[9] [5]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_133_fu_260_reg[9] [5]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_133_fu_260_reg[9]_0 [5]),
        .O(ram_reg_bram_0_7[5]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_133_fu_260[6]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_132_fu_256_reg[9] [6]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_133_fu_260_reg[9] [6]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_133_fu_260_reg[9]_0 [6]),
        .O(ram_reg_bram_0_7[6]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_133_fu_260[7]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_132_fu_256_reg[9] [7]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_133_fu_260_reg[9] [7]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_133_fu_260_reg[9]_0 [7]),
        .O(ram_reg_bram_0_7[7]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_133_fu_260[8]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_132_fu_256_reg[9] [8]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_133_fu_260_reg[9] [8]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_133_fu_260_reg[9]_0 [8]),
        .O(ram_reg_bram_0_7[8]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_133_fu_260[9]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_132_fu_256_reg[9] [9]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_133_fu_260_reg[9] [9]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_133_fu_260_reg[9]_0 [9]),
        .O(ram_reg_bram_0_7[9]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_134_fu_264[0]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_132_fu_256_reg[9] [0]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_134_fu_264_reg[9] [0]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_134_fu_264_reg[9]_0 [0]),
        .O(ram_reg_bram_0_8[0]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_134_fu_264[1]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_132_fu_256_reg[9] [1]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_134_fu_264_reg[9] [1]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_134_fu_264_reg[9]_0 [1]),
        .O(ram_reg_bram_0_8[1]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_134_fu_264[2]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_132_fu_256_reg[9] [2]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_134_fu_264_reg[9] [2]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_134_fu_264_reg[9]_0 [2]),
        .O(ram_reg_bram_0_8[2]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_134_fu_264[3]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_132_fu_256_reg[9] [3]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_134_fu_264_reg[9] [3]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_134_fu_264_reg[9]_0 [3]),
        .O(ram_reg_bram_0_8[3]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_134_fu_264[4]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_132_fu_256_reg[9] [4]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_134_fu_264_reg[9] [4]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_134_fu_264_reg[9]_0 [4]),
        .O(ram_reg_bram_0_8[4]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_134_fu_264[5]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_132_fu_256_reg[9] [5]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_134_fu_264_reg[9] [5]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_134_fu_264_reg[9]_0 [5]),
        .O(ram_reg_bram_0_8[5]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_134_fu_264[6]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_132_fu_256_reg[9] [6]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_134_fu_264_reg[9] [6]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_134_fu_264_reg[9]_0 [6]),
        .O(ram_reg_bram_0_8[6]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_134_fu_264[7]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_132_fu_256_reg[9] [7]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_134_fu_264_reg[9] [7]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_134_fu_264_reg[9]_0 [7]),
        .O(ram_reg_bram_0_8[7]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_134_fu_264[8]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_132_fu_256_reg[9] [8]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_134_fu_264_reg[9] [8]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_134_fu_264_reg[9]_0 [8]),
        .O(ram_reg_bram_0_8[8]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_134_fu_264[9]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_132_fu_256_reg[9] [9]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_134_fu_264_reg[9] [9]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_134_fu_264_reg[9]_0 [9]),
        .O(ram_reg_bram_0_8[9]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_135_fu_268[0]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(DOUTBDOUT[0]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(Q[0]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .I5(\empty_135_fu_268_reg[9] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_135_fu_268[1]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(DOUTBDOUT[1]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(Q[1]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .I5(\empty_135_fu_268_reg[9] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_135_fu_268[2]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(DOUTBDOUT[2]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(Q[2]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .I5(\empty_135_fu_268_reg[9] [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_135_fu_268[3]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(DOUTBDOUT[3]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(Q[3]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .I5(\empty_135_fu_268_reg[9] [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_135_fu_268[4]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(DOUTBDOUT[4]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(Q[4]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .I5(\empty_135_fu_268_reg[9] [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_135_fu_268[5]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(DOUTBDOUT[5]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(Q[5]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .I5(\empty_135_fu_268_reg[9] [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_135_fu_268[6]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(DOUTBDOUT[6]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(Q[6]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .I5(\empty_135_fu_268_reg[9] [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_135_fu_268[7]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(DOUTBDOUT[7]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(Q[7]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .I5(\empty_135_fu_268_reg[9] [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_135_fu_268[8]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(DOUTBDOUT[8]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(Q[8]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .I5(\empty_135_fu_268_reg[9] [8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_135_fu_268[9]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(DOUTBDOUT[9]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(Q[9]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .I5(\empty_135_fu_268_reg[9] [9]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_136_fu_272[0]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(DOUTBDOUT[0]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_136_fu_272_reg[9] [0]),
        .I4(ap_loop_init_int_reg_0),
        .I5(\empty_136_fu_272_reg[9]_0 [0]),
        .O(ram_reg_bram_0[0]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_136_fu_272[1]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(DOUTBDOUT[1]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_136_fu_272_reg[9] [1]),
        .I4(ap_loop_init_int_reg_0),
        .I5(\empty_136_fu_272_reg[9]_0 [1]),
        .O(ram_reg_bram_0[1]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_136_fu_272[2]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(DOUTBDOUT[2]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_136_fu_272_reg[9] [2]),
        .I4(ap_loop_init_int_reg_0),
        .I5(\empty_136_fu_272_reg[9]_0 [2]),
        .O(ram_reg_bram_0[2]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_136_fu_272[3]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(DOUTBDOUT[3]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_136_fu_272_reg[9] [3]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_136_fu_272_reg[9]_0 [3]),
        .O(ram_reg_bram_0[3]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_136_fu_272[4]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(DOUTBDOUT[4]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_136_fu_272_reg[9] [4]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_136_fu_272_reg[9]_0 [4]),
        .O(ram_reg_bram_0[4]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_136_fu_272[5]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(DOUTBDOUT[5]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_136_fu_272_reg[9] [5]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_136_fu_272_reg[9]_0 [5]),
        .O(ram_reg_bram_0[5]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_136_fu_272[6]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(DOUTBDOUT[6]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_136_fu_272_reg[9] [6]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_136_fu_272_reg[9]_0 [6]),
        .O(ram_reg_bram_0[6]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_136_fu_272[7]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(DOUTBDOUT[7]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_136_fu_272_reg[9] [7]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_136_fu_272_reg[9]_0 [7]),
        .O(ram_reg_bram_0[7]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_136_fu_272[8]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(DOUTBDOUT[8]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_136_fu_272_reg[9] [8]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_136_fu_272_reg[9]_0 [8]),
        .O(ram_reg_bram_0[8]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_136_fu_272[9]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(DOUTBDOUT[9]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_136_fu_272_reg[9] [9]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_136_fu_272_reg[9]_0 [9]),
        .O(ram_reg_bram_0[9]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_137_fu_276[0]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(DOUTBDOUT[0]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_137_fu_276_reg[9] [0]),
        .I4(ap_loop_init_int_reg_0),
        .I5(\empty_137_fu_276_reg[9]_0 [0]),
        .O(ram_reg_bram_0_0[0]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_137_fu_276[1]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(DOUTBDOUT[1]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_137_fu_276_reg[9] [1]),
        .I4(ap_loop_init_int_reg_0),
        .I5(\empty_137_fu_276_reg[9]_0 [1]),
        .O(ram_reg_bram_0_0[1]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_137_fu_276[2]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(DOUTBDOUT[2]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_137_fu_276_reg[9] [2]),
        .I4(ap_loop_init_int_reg_0),
        .I5(\empty_137_fu_276_reg[9]_0 [2]),
        .O(ram_reg_bram_0_0[2]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_137_fu_276[3]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(DOUTBDOUT[3]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_137_fu_276_reg[9] [3]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_137_fu_276_reg[9]_0 [3]),
        .O(ram_reg_bram_0_0[3]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_137_fu_276[4]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(DOUTBDOUT[4]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_137_fu_276_reg[9] [4]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_137_fu_276_reg[9]_0 [4]),
        .O(ram_reg_bram_0_0[4]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_137_fu_276[5]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(DOUTBDOUT[5]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_137_fu_276_reg[9] [5]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_137_fu_276_reg[9]_0 [5]),
        .O(ram_reg_bram_0_0[5]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_137_fu_276[6]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(DOUTBDOUT[6]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_137_fu_276_reg[9] [6]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_137_fu_276_reg[9]_0 [6]),
        .O(ram_reg_bram_0_0[6]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_137_fu_276[7]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(DOUTBDOUT[7]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_137_fu_276_reg[9] [7]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_137_fu_276_reg[9]_0 [7]),
        .O(ram_reg_bram_0_0[7]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_137_fu_276[8]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(DOUTBDOUT[8]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_137_fu_276_reg[9] [8]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_137_fu_276_reg[9]_0 [8]),
        .O(ram_reg_bram_0_0[8]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_137_fu_276[9]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(DOUTBDOUT[9]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_137_fu_276_reg[9] [9]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_137_fu_276_reg[9]_0 [9]),
        .O(ram_reg_bram_0_0[9]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_138_fu_280[0]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_138_fu_280_reg[9] [0]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_138_fu_280_reg[9]_0 [0]),
        .I4(\empty_140_fu_288[9]_i_3_n_5 ),
        .I5(\empty_138_fu_280_reg[9]_1 [0]),
        .O(ram_reg_bram_0_4[0]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_138_fu_280[1]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_138_fu_280_reg[9] [1]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_138_fu_280_reg[9]_0 [1]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .I5(\empty_138_fu_280_reg[9]_1 [1]),
        .O(ram_reg_bram_0_4[1]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_138_fu_280[2]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_138_fu_280_reg[9] [2]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_138_fu_280_reg[9]_0 [2]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .I5(\empty_138_fu_280_reg[9]_1 [2]),
        .O(ram_reg_bram_0_4[2]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_138_fu_280[3]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_138_fu_280_reg[9] [3]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_138_fu_280_reg[9]_0 [3]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .I5(\empty_138_fu_280_reg[9]_1 [3]),
        .O(ram_reg_bram_0_4[3]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_138_fu_280[4]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_138_fu_280_reg[9] [4]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_138_fu_280_reg[9]_0 [4]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .I5(\empty_138_fu_280_reg[9]_1 [4]),
        .O(ram_reg_bram_0_4[4]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_138_fu_280[5]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_138_fu_280_reg[9] [5]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_138_fu_280_reg[9]_0 [5]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .I5(\empty_138_fu_280_reg[9]_1 [5]),
        .O(ram_reg_bram_0_4[5]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_138_fu_280[6]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_138_fu_280_reg[9] [6]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_138_fu_280_reg[9]_0 [6]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .I5(\empty_138_fu_280_reg[9]_1 [6]),
        .O(ram_reg_bram_0_4[6]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_138_fu_280[7]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_138_fu_280_reg[9] [7]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_138_fu_280_reg[9]_0 [7]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .I5(\empty_138_fu_280_reg[9]_1 [7]),
        .O(ram_reg_bram_0_4[7]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_138_fu_280[8]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_138_fu_280_reg[9] [8]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_138_fu_280_reg[9]_0 [8]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .I5(\empty_138_fu_280_reg[9]_1 [8]),
        .O(ram_reg_bram_0_4[8]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_138_fu_280[9]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_138_fu_280_reg[9] [9]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_138_fu_280_reg[9]_0 [9]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .I5(\empty_138_fu_280_reg[9]_1 [9]),
        .O(ram_reg_bram_0_4[9]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_139_fu_284[0]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_138_fu_280_reg[9] [0]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_139_fu_284_reg[9] [0]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_139_fu_284_reg[9]_0 [0]),
        .O(ram_reg_bram_0_5[0]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_139_fu_284[1]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_138_fu_280_reg[9] [1]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_139_fu_284_reg[9] [1]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_139_fu_284_reg[9]_0 [1]),
        .O(ram_reg_bram_0_5[1]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_139_fu_284[2]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_138_fu_280_reg[9] [2]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_139_fu_284_reg[9] [2]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_139_fu_284_reg[9]_0 [2]),
        .O(ram_reg_bram_0_5[2]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_139_fu_284[3]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_138_fu_280_reg[9] [3]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_139_fu_284_reg[9] [3]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_139_fu_284_reg[9]_0 [3]),
        .O(ram_reg_bram_0_5[3]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_139_fu_284[4]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_138_fu_280_reg[9] [4]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_139_fu_284_reg[9] [4]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_139_fu_284_reg[9]_0 [4]),
        .O(ram_reg_bram_0_5[4]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_139_fu_284[5]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_138_fu_280_reg[9] [5]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_139_fu_284_reg[9] [5]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_139_fu_284_reg[9]_0 [5]),
        .O(ram_reg_bram_0_5[5]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_139_fu_284[6]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_138_fu_280_reg[9] [6]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_139_fu_284_reg[9] [6]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_139_fu_284_reg[9]_0 [6]),
        .O(ram_reg_bram_0_5[6]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_139_fu_284[7]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_138_fu_280_reg[9] [7]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_139_fu_284_reg[9] [7]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_139_fu_284_reg[9]_0 [7]),
        .O(ram_reg_bram_0_5[7]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_139_fu_284[8]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_138_fu_280_reg[9] [8]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_139_fu_284_reg[9] [8]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .I5(\empty_139_fu_284_reg[9]_0 [8]),
        .O(ram_reg_bram_0_5[8]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_139_fu_284[9]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_138_fu_280_reg[9] [9]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_139_fu_284_reg[9] [9]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .I5(\empty_139_fu_284_reg[9]_0 [9]),
        .O(ram_reg_bram_0_5[9]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_140_fu_288[0]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_138_fu_280_reg[9] [0]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_140_fu_288_reg[9] [0]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_140_fu_288_reg[9]_0 [0]),
        .O(ram_reg_bram_0_9[0]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_140_fu_288[1]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_138_fu_280_reg[9] [1]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_140_fu_288_reg[9] [1]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_140_fu_288_reg[9]_0 [1]),
        .O(ram_reg_bram_0_9[1]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_140_fu_288[2]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_138_fu_280_reg[9] [2]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_140_fu_288_reg[9] [2]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_140_fu_288_reg[9]_0 [2]),
        .O(ram_reg_bram_0_9[2]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_140_fu_288[3]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_138_fu_280_reg[9] [3]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_140_fu_288_reg[9] [3]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_140_fu_288_reg[9]_0 [3]),
        .O(ram_reg_bram_0_9[3]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_140_fu_288[4]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_138_fu_280_reg[9] [4]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_140_fu_288_reg[9] [4]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_140_fu_288_reg[9]_0 [4]),
        .O(ram_reg_bram_0_9[4]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_140_fu_288[5]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_138_fu_280_reg[9] [5]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_140_fu_288_reg[9] [5]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_140_fu_288_reg[9]_0 [5]),
        .O(ram_reg_bram_0_9[5]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_140_fu_288[6]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_138_fu_280_reg[9] [6]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_140_fu_288_reg[9] [6]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_140_fu_288_reg[9]_0 [6]),
        .O(ram_reg_bram_0_9[6]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_140_fu_288[7]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_138_fu_280_reg[9] [7]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_140_fu_288_reg[9] [7]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_140_fu_288_reg[9]_0 [7]),
        .O(ram_reg_bram_0_9[7]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_140_fu_288[8]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_138_fu_280_reg[9] [8]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_140_fu_288_reg[9] [8]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_140_fu_288_reg[9]_0 [8]),
        .O(ram_reg_bram_0_9[8]));
  LUT2 #(
    .INIT(4'h7)) 
    \empty_140_fu_288[8]_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .O(\empty_140_fu_288[8]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000DF00FF00DF00)) 
    \empty_140_fu_288[9]_i_1 
       (.I0(icmp_ln328_reg_3813),
        .I1(imgBayer_empty_n),
        .I2(\empty_135_fu_268_reg[0] ),
        .I3(\empty_135_fu_268_reg[0]_0 ),
        .I4(\empty_128_fu_240_reg[0] ),
        .I5(\empty_140_fu_288[9]_i_3_n_5 ),
        .O(\icmp_ln328_reg_3813_reg[0] ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_140_fu_288[9]_i_2 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_138_fu_280_reg[9] [9]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_140_fu_288_reg[9] [9]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .I5(\empty_140_fu_288_reg[9]_0 [9]),
        .O(ram_reg_bram_0_9[9]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \empty_140_fu_288[9]_i_3 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .O(\empty_140_fu_288[9]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \empty_140_fu_288[9]_i_4 
       (.I0(\empty_140_fu_288[9]_i_3_n_5 ),
        .I1(icmp_ln328_reg_3813),
        .I2(\cmp147_reg_3841_reg[0]_3 ),
        .O(\empty_140_fu_288[9]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_140_fu_288[9]_i_5 
       (.I0(icmp_ln328_reg_3813),
        .I1(\cmp147_reg_3841_reg[0]_3 ),
        .I2(\empty_140_fu_288[9]_i_3_n_5 ),
        .O(\empty_140_fu_288[9]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h7)) 
    \empty_140_fu_288[9]_i_6 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .O(\empty_140_fu_288[9]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_141_fu_292[0]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_143_fu_300_reg[9] [0]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_141_fu_292_reg[9] [0]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .I5(\empty_141_fu_292_reg[9]_0 [0]),
        .O(ram_reg_bram_0_1[0]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_141_fu_292[1]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_143_fu_300_reg[9] [1]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_141_fu_292_reg[9] [1]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .I5(\empty_141_fu_292_reg[9]_0 [1]),
        .O(ram_reg_bram_0_1[1]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_141_fu_292[2]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_143_fu_300_reg[9] [2]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_141_fu_292_reg[9] [2]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .I5(\empty_141_fu_292_reg[9]_0 [2]),
        .O(ram_reg_bram_0_1[2]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_141_fu_292[3]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_143_fu_300_reg[9] [3]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_141_fu_292_reg[9] [3]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .I5(\empty_141_fu_292_reg[9]_0 [3]),
        .O(ram_reg_bram_0_1[3]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_141_fu_292[4]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_143_fu_300_reg[9] [4]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_141_fu_292_reg[9] [4]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .I5(\empty_141_fu_292_reg[9]_0 [4]),
        .O(ram_reg_bram_0_1[4]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_141_fu_292[5]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_143_fu_300_reg[9] [5]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_141_fu_292_reg[9] [5]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .I5(\empty_141_fu_292_reg[9]_0 [5]),
        .O(ram_reg_bram_0_1[5]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_141_fu_292[6]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_143_fu_300_reg[9] [6]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_141_fu_292_reg[9] [6]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .I5(\empty_141_fu_292_reg[9]_0 [6]),
        .O(ram_reg_bram_0_1[6]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_141_fu_292[7]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_143_fu_300_reg[9] [7]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_141_fu_292_reg[9] [7]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .I5(\empty_141_fu_292_reg[9]_0 [7]),
        .O(ram_reg_bram_0_1[7]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_141_fu_292[8]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_143_fu_300_reg[9] [8]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_141_fu_292_reg[9] [8]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .I5(\empty_141_fu_292_reg[9]_0 [8]),
        .O(ram_reg_bram_0_1[8]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_141_fu_292[9]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_143_fu_300_reg[9] [9]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_141_fu_292_reg[9] [9]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .I5(\empty_141_fu_292_reg[9]_0 [9]),
        .O(ram_reg_bram_0_1[9]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_142_fu_296[0]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_143_fu_300_reg[9] [0]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_142_fu_296_reg[9] [0]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_142_fu_296_reg[9]_0 [0]),
        .O(ram_reg_bram_0_2[0]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_142_fu_296[1]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_143_fu_300_reg[9] [1]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_142_fu_296_reg[9] [1]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_142_fu_296_reg[9]_0 [1]),
        .O(ram_reg_bram_0_2[1]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_142_fu_296[2]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_143_fu_300_reg[9] [2]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_142_fu_296_reg[9] [2]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_142_fu_296_reg[9]_0 [2]),
        .O(ram_reg_bram_0_2[2]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_142_fu_296[3]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_143_fu_300_reg[9] [3]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_142_fu_296_reg[9] [3]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_142_fu_296_reg[9]_0 [3]),
        .O(ram_reg_bram_0_2[3]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_142_fu_296[4]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_143_fu_300_reg[9] [4]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_142_fu_296_reg[9] [4]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_142_fu_296_reg[9]_0 [4]),
        .O(ram_reg_bram_0_2[4]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_142_fu_296[5]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_143_fu_300_reg[9] [5]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_142_fu_296_reg[9] [5]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_142_fu_296_reg[9]_0 [5]),
        .O(ram_reg_bram_0_2[5]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_142_fu_296[6]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_143_fu_300_reg[9] [6]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_142_fu_296_reg[9] [6]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_142_fu_296_reg[9]_0 [6]),
        .O(ram_reg_bram_0_2[6]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_142_fu_296[7]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_143_fu_300_reg[9] [7]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_142_fu_296_reg[9] [7]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_142_fu_296_reg[9]_0 [7]),
        .O(ram_reg_bram_0_2[7]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_142_fu_296[8]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_143_fu_300_reg[9] [8]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_142_fu_296_reg[9] [8]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_142_fu_296_reg[9]_0 [8]),
        .O(ram_reg_bram_0_2[8]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_142_fu_296[9]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_143_fu_300_reg[9] [9]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_142_fu_296_reg[9] [9]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_142_fu_296_reg[9]_0 [9]),
        .O(ram_reg_bram_0_2[9]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_143_fu_300[0]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_143_fu_300_reg[9] [0]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_143_fu_300_reg[9]_0 [0]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_143_fu_300_reg[9]_1 [0]),
        .O(ram_reg_bram_0_3[0]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_143_fu_300[1]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_143_fu_300_reg[9] [1]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_143_fu_300_reg[9]_0 [1]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_143_fu_300_reg[9]_1 [1]),
        .O(ram_reg_bram_0_3[1]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_143_fu_300[2]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_143_fu_300_reg[9] [2]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_143_fu_300_reg[9]_0 [2]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_143_fu_300_reg[9]_1 [2]),
        .O(ram_reg_bram_0_3[2]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_143_fu_300[3]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_143_fu_300_reg[9] [3]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_143_fu_300_reg[9]_0 [3]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_143_fu_300_reg[9]_1 [3]),
        .O(ram_reg_bram_0_3[3]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_143_fu_300[4]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_143_fu_300_reg[9] [4]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_143_fu_300_reg[9]_0 [4]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_143_fu_300_reg[9]_1 [4]),
        .O(ram_reg_bram_0_3[4]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_143_fu_300[5]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_143_fu_300_reg[9] [5]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_143_fu_300_reg[9]_0 [5]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_143_fu_300_reg[9]_1 [5]),
        .O(ram_reg_bram_0_3[5]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_143_fu_300[6]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_143_fu_300_reg[9] [6]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_143_fu_300_reg[9]_0 [6]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_143_fu_300_reg[9]_1 [6]),
        .O(ram_reg_bram_0_3[6]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_143_fu_300[7]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_143_fu_300_reg[9] [7]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_143_fu_300_reg[9]_0 [7]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_143_fu_300_reg[9]_1 [7]),
        .O(ram_reg_bram_0_3[7]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_143_fu_300[8]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_143_fu_300_reg[9] [8]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_143_fu_300_reg[9]_0 [8]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_143_fu_300_reg[9]_1 [8]),
        .O(ram_reg_bram_0_3[8]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_143_fu_300[9]_i_1 
       (.I0(\empty_140_fu_288[9]_i_4_n_5 ),
        .I1(\empty_143_fu_300_reg[9] [9]),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_143_fu_300_reg[9]_0 [9]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_143_fu_300_reg[9]_1 [9]),
        .O(ram_reg_bram_0_3[9]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_144_fu_304[0]_i_1 
       (.I0(\empty_146_fu_312_reg[0] ),
        .I1(\empty_140_fu_288[9]_i_4_n_5 ),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_144_fu_304_reg[9] [0]),
        .I4(\empty_140_fu_288[9]_i_3_n_5 ),
        .I5(\empty_144_fu_304_reg[9]_0 [0]),
        .O(\empty_145_fu_308_reg[9] [0]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_144_fu_304[1]_i_1 
       (.I0(\empty_146_fu_312_reg[1] ),
        .I1(\empty_140_fu_288[9]_i_4_n_5 ),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_144_fu_304_reg[9] [1]),
        .I4(\empty_140_fu_288[9]_i_3_n_5 ),
        .I5(\empty_144_fu_304_reg[9]_0 [1]),
        .O(\empty_145_fu_308_reg[9] [1]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_144_fu_304[2]_i_1 
       (.I0(\empty_146_fu_312_reg[2] ),
        .I1(\empty_140_fu_288[9]_i_4_n_5 ),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_144_fu_304_reg[9] [2]),
        .I4(\empty_140_fu_288[9]_i_3_n_5 ),
        .I5(\empty_144_fu_304_reg[9]_0 [2]),
        .O(\empty_145_fu_308_reg[9] [2]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_144_fu_304[3]_i_1 
       (.I0(\empty_146_fu_312_reg[3] ),
        .I1(\empty_140_fu_288[9]_i_4_n_5 ),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_144_fu_304_reg[9] [3]),
        .I4(\empty_140_fu_288[9]_i_3_n_5 ),
        .I5(\empty_144_fu_304_reg[9]_0 [3]),
        .O(\empty_145_fu_308_reg[9] [3]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_144_fu_304[4]_i_1 
       (.I0(\empty_146_fu_312_reg[4] ),
        .I1(\empty_140_fu_288[9]_i_4_n_5 ),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_144_fu_304_reg[9] [4]),
        .I4(\empty_140_fu_288[9]_i_3_n_5 ),
        .I5(\empty_144_fu_304_reg[9]_0 [4]),
        .O(\empty_145_fu_308_reg[9] [4]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_144_fu_304[5]_i_1 
       (.I0(\empty_146_fu_312_reg[5] ),
        .I1(\empty_140_fu_288[9]_i_4_n_5 ),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_144_fu_304_reg[9] [5]),
        .I4(\empty_140_fu_288[9]_i_3_n_5 ),
        .I5(\empty_144_fu_304_reg[9]_0 [5]),
        .O(\empty_145_fu_308_reg[9] [5]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_144_fu_304[6]_i_1 
       (.I0(\empty_146_fu_312_reg[6] ),
        .I1(\empty_140_fu_288[9]_i_4_n_5 ),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_144_fu_304_reg[9] [6]),
        .I4(\empty_140_fu_288[9]_i_3_n_5 ),
        .I5(\empty_144_fu_304_reg[9]_0 [6]),
        .O(\empty_145_fu_308_reg[9] [6]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_144_fu_304[7]_i_1 
       (.I0(\empty_146_fu_312_reg[7] ),
        .I1(\empty_140_fu_288[9]_i_4_n_5 ),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_144_fu_304_reg[9] [7]),
        .I4(\empty_140_fu_288[9]_i_3_n_5 ),
        .I5(\empty_144_fu_304_reg[9]_0 [7]),
        .O(\empty_145_fu_308_reg[9] [7]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_144_fu_304[8]_i_1 
       (.I0(\empty_146_fu_312_reg[8] ),
        .I1(\empty_140_fu_288[9]_i_4_n_5 ),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_144_fu_304_reg[9] [8]),
        .I4(\empty_140_fu_288[9]_i_3_n_5 ),
        .I5(\empty_144_fu_304_reg[9]_0 [8]),
        .O(\empty_145_fu_308_reg[9] [8]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_144_fu_304[9]_i_1 
       (.I0(\empty_146_fu_312_reg[9]_0 ),
        .I1(\empty_140_fu_288[9]_i_4_n_5 ),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_144_fu_304_reg[9] [9]),
        .I4(\empty_140_fu_288[9]_i_3_n_5 ),
        .I5(\empty_144_fu_304_reg[9]_0 [9]),
        .O(\empty_145_fu_308_reg[9] [9]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_145_fu_308[0]_i_1 
       (.I0(\empty_146_fu_312_reg[0] ),
        .I1(\empty_140_fu_288[9]_i_4_n_5 ),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_145_fu_308_reg[9]_0 [0]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_145_fu_308_reg[9]_1 [0]),
        .O(\empty_146_fu_312_reg[9] [0]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_145_fu_308[1]_i_1 
       (.I0(\empty_146_fu_312_reg[1] ),
        .I1(\empty_140_fu_288[9]_i_4_n_5 ),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_145_fu_308_reg[9]_0 [1]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_145_fu_308_reg[9]_1 [1]),
        .O(\empty_146_fu_312_reg[9] [1]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_145_fu_308[2]_i_1 
       (.I0(\empty_146_fu_312_reg[2] ),
        .I1(\empty_140_fu_288[9]_i_4_n_5 ),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_145_fu_308_reg[9]_0 [2]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_145_fu_308_reg[9]_1 [2]),
        .O(\empty_146_fu_312_reg[9] [2]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_145_fu_308[3]_i_1 
       (.I0(\empty_146_fu_312_reg[3] ),
        .I1(\empty_140_fu_288[9]_i_4_n_5 ),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_145_fu_308_reg[9]_0 [3]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_145_fu_308_reg[9]_1 [3]),
        .O(\empty_146_fu_312_reg[9] [3]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_145_fu_308[4]_i_1 
       (.I0(\empty_146_fu_312_reg[4] ),
        .I1(\empty_140_fu_288[9]_i_4_n_5 ),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_145_fu_308_reg[9]_0 [4]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_145_fu_308_reg[9]_1 [4]),
        .O(\empty_146_fu_312_reg[9] [4]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_145_fu_308[5]_i_1 
       (.I0(\empty_146_fu_312_reg[5] ),
        .I1(\empty_140_fu_288[9]_i_4_n_5 ),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_145_fu_308_reg[9]_0 [5]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_145_fu_308_reg[9]_1 [5]),
        .O(\empty_146_fu_312_reg[9] [5]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_145_fu_308[6]_i_1 
       (.I0(\empty_146_fu_312_reg[6] ),
        .I1(\empty_140_fu_288[9]_i_4_n_5 ),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_145_fu_308_reg[9]_0 [6]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_145_fu_308_reg[9]_1 [6]),
        .O(\empty_146_fu_312_reg[9] [6]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_145_fu_308[7]_i_1 
       (.I0(\empty_146_fu_312_reg[7] ),
        .I1(\empty_140_fu_288[9]_i_4_n_5 ),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_145_fu_308_reg[9]_0 [7]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_145_fu_308_reg[9]_1 [7]),
        .O(\empty_146_fu_312_reg[9] [7]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_145_fu_308[8]_i_1 
       (.I0(\empty_146_fu_312_reg[8] ),
        .I1(\empty_140_fu_288[9]_i_4_n_5 ),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_145_fu_308_reg[9]_0 [8]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_145_fu_308_reg[9]_1 [8]),
        .O(\empty_146_fu_312_reg[9] [8]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_145_fu_308[9]_i_1 
       (.I0(\empty_146_fu_312_reg[9]_0 ),
        .I1(\empty_140_fu_288[9]_i_4_n_5 ),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_145_fu_308_reg[9]_0 [9]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_145_fu_308_reg[9]_1 [9]),
        .O(\empty_146_fu_312_reg[9] [9]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_146_fu_312[0]_i_1 
       (.I0(\empty_146_fu_312_reg[0] ),
        .I1(\empty_140_fu_288[9]_i_4_n_5 ),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_146_fu_312_reg[9]_1 [0]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_146_fu_312_reg[9]_2 [0]),
        .O(\empty_131_fu_252_reg[9] [0]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_146_fu_312[1]_i_1 
       (.I0(\empty_146_fu_312_reg[1] ),
        .I1(\empty_140_fu_288[9]_i_4_n_5 ),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_146_fu_312_reg[9]_1 [1]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_146_fu_312_reg[9]_2 [1]),
        .O(\empty_131_fu_252_reg[9] [1]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_146_fu_312[2]_i_1 
       (.I0(\empty_146_fu_312_reg[2] ),
        .I1(\empty_140_fu_288[9]_i_4_n_5 ),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_146_fu_312_reg[9]_1 [2]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_146_fu_312_reg[9]_2 [2]),
        .O(\empty_131_fu_252_reg[9] [2]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_146_fu_312[3]_i_1 
       (.I0(\empty_146_fu_312_reg[3] ),
        .I1(\empty_140_fu_288[9]_i_4_n_5 ),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_146_fu_312_reg[9]_1 [3]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_146_fu_312_reg[9]_2 [3]),
        .O(\empty_131_fu_252_reg[9] [3]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_146_fu_312[4]_i_1 
       (.I0(\empty_146_fu_312_reg[4] ),
        .I1(\empty_140_fu_288[9]_i_4_n_5 ),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_146_fu_312_reg[9]_1 [4]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_146_fu_312_reg[9]_2 [4]),
        .O(\empty_131_fu_252_reg[9] [4]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_146_fu_312[5]_i_1 
       (.I0(\empty_146_fu_312_reg[5] ),
        .I1(\empty_140_fu_288[9]_i_4_n_5 ),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_146_fu_312_reg[9]_1 [5]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_146_fu_312_reg[9]_2 [5]),
        .O(\empty_131_fu_252_reg[9] [5]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_146_fu_312[6]_i_1 
       (.I0(\empty_146_fu_312_reg[6] ),
        .I1(\empty_140_fu_288[9]_i_4_n_5 ),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_146_fu_312_reg[9]_1 [6]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_146_fu_312_reg[9]_2 [6]),
        .O(\empty_131_fu_252_reg[9] [6]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_146_fu_312[7]_i_1 
       (.I0(\empty_146_fu_312_reg[7] ),
        .I1(\empty_140_fu_288[9]_i_4_n_5 ),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_146_fu_312_reg[9]_1 [7]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_146_fu_312_reg[9]_2 [7]),
        .O(\empty_131_fu_252_reg[9] [7]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_146_fu_312[8]_i_1 
       (.I0(\empty_146_fu_312_reg[8] ),
        .I1(\empty_140_fu_288[9]_i_4_n_5 ),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_146_fu_312_reg[9]_1 [8]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_146_fu_312_reg[9]_2 [8]),
        .O(\empty_131_fu_252_reg[9] [8]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \empty_146_fu_312[9]_i_1 
       (.I0(\empty_146_fu_312_reg[9]_0 ),
        .I1(\empty_140_fu_288[9]_i_4_n_5 ),
        .I2(\empty_140_fu_288[9]_i_5_n_5 ),
        .I3(\empty_146_fu_312_reg[9]_1 [9]),
        .I4(\empty_140_fu_288[8]_i_2_n_5 ),
        .I5(\empty_146_fu_312_reg[9]_2 [9]),
        .O(\empty_131_fu_252_reg[9] [9]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[1] [1]),
        .I1(CEP),
        .I2(CO),
        .I3(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .O(\ap_CS_fsm_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \icmp_ln318_reg_3809[0]_i_10 
       (.I0(ap_loop_init_int_reg_0),
        .I1(\icmp_ln318_reg_3809_reg[0] [13]),
        .O(\icmp_ln318_reg_3809[0]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h7)) 
    \icmp_ln318_reg_3809[0]_i_11 
       (.I0(ap_loop_init_int_reg_0),
        .I1(\icmp_ln318_reg_3809_reg[0] [12]),
        .O(\icmp_ln318_reg_3809[0]_i_11_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \icmp_ln318_reg_3809[0]_i_12 
       (.I0(ap_loop_init_int_reg_0),
        .I1(\icmp_ln318_reg_3809_reg[0] [11]),
        .O(\icmp_ln318_reg_3809[0]_i_12_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \icmp_ln318_reg_3809[0]_i_13 
       (.I0(ap_loop_init_int_reg_0),
        .I1(\icmp_ln318_reg_3809_reg[0] [10]),
        .O(\icmp_ln318_reg_3809[0]_i_13_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \icmp_ln318_reg_3809[0]_i_14 
       (.I0(ap_loop_init_int_reg_0),
        .I1(\icmp_ln318_reg_3809_reg[0] [9]),
        .O(\icmp_ln318_reg_3809[0]_i_14_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \icmp_ln318_reg_3809[0]_i_15 
       (.I0(ap_loop_init_int_reg_0),
        .I1(\icmp_ln318_reg_3809_reg[0] [8]),
        .O(\icmp_ln318_reg_3809[0]_i_15_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \icmp_ln318_reg_3809[0]_i_16 
       (.I0(ap_loop_init_int_reg_0),
        .I1(\icmp_ln318_reg_3809_reg[0] [7]),
        .O(\icmp_ln318_reg_3809[0]_i_16_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \icmp_ln318_reg_3809[0]_i_17 
       (.I0(ap_loop_init_int_reg_0),
        .I1(\icmp_ln318_reg_3809_reg[0] [6]),
        .O(\icmp_ln318_reg_3809[0]_i_17_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \icmp_ln318_reg_3809[0]_i_18 
       (.I0(ap_loop_init_int_reg_0),
        .I1(\icmp_ln318_reg_3809_reg[0] [5]),
        .O(\icmp_ln318_reg_3809[0]_i_18_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \icmp_ln318_reg_3809[0]_i_19 
       (.I0(ap_loop_init_int_reg_0),
        .I1(\icmp_ln318_reg_3809_reg[0] [4]),
        .O(\icmp_ln318_reg_3809[0]_i_19_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \icmp_ln318_reg_3809[0]_i_20 
       (.I0(ap_loop_init_int_reg_0),
        .I1(\icmp_ln318_reg_3809_reg[0] [3]),
        .O(\icmp_ln318_reg_3809[0]_i_20_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \icmp_ln318_reg_3809[0]_i_21 
       (.I0(ap_loop_init_int_reg_0),
        .I1(\icmp_ln318_reg_3809_reg[0] [2]),
        .O(\icmp_ln318_reg_3809[0]_i_21_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \icmp_ln318_reg_3809[0]_i_22 
       (.I0(ap_loop_init_int_reg_0),
        .I1(\icmp_ln318_reg_3809_reg[0] [1]),
        .O(\icmp_ln318_reg_3809[0]_i_22_n_5 ));
  LUT5 #(
    .INIT(32'h90000393)) 
    \icmp_ln318_reg_3809[0]_i_3 
       (.I0(\icmp_ln318_reg_3809_reg[0] [15]),
        .I1(\icmp_ln318_reg_3809_reg[0]_0 [15]),
        .I2(ap_loop_init_int_reg_0),
        .I3(\icmp_ln318_reg_3809_reg[0] [16]),
        .I4(\icmp_ln318_reg_3809_reg[0]_0 [16]),
        .O(\icmp_ln318_reg_3809[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \icmp_ln318_reg_3809[0]_i_4 
       (.I0(\icmp_ln318_reg_3809_reg[0]_0 [14]),
        .I1(\icmp_ln318_reg_3809[0]_i_9_n_5 ),
        .I2(\icmp_ln318_reg_3809_reg[0]_0 [13]),
        .I3(\icmp_ln318_reg_3809[0]_i_10_n_5 ),
        .I4(\icmp_ln318_reg_3809[0]_i_11_n_5 ),
        .I5(\icmp_ln318_reg_3809_reg[0]_0 [12]),
        .O(\icmp_ln318_reg_3809[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \icmp_ln318_reg_3809[0]_i_5 
       (.I0(\icmp_ln318_reg_3809_reg[0]_0 [11]),
        .I1(\icmp_ln318_reg_3809[0]_i_12_n_5 ),
        .I2(\icmp_ln318_reg_3809_reg[0]_0 [10]),
        .I3(\icmp_ln318_reg_3809[0]_i_13_n_5 ),
        .I4(\icmp_ln318_reg_3809[0]_i_14_n_5 ),
        .I5(\icmp_ln318_reg_3809_reg[0]_0 [9]),
        .O(\icmp_ln318_reg_3809[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \icmp_ln318_reg_3809[0]_i_6 
       (.I0(\icmp_ln318_reg_3809_reg[0]_0 [8]),
        .I1(\icmp_ln318_reg_3809[0]_i_15_n_5 ),
        .I2(\icmp_ln318_reg_3809_reg[0]_0 [7]),
        .I3(\icmp_ln318_reg_3809[0]_i_16_n_5 ),
        .I4(\icmp_ln318_reg_3809[0]_i_17_n_5 ),
        .I5(\icmp_ln318_reg_3809_reg[0]_0 [6]),
        .O(\icmp_ln318_reg_3809[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \icmp_ln318_reg_3809[0]_i_7 
       (.I0(\icmp_ln318_reg_3809_reg[0]_0 [5]),
        .I1(\icmp_ln318_reg_3809[0]_i_18_n_5 ),
        .I2(\icmp_ln318_reg_3809_reg[0]_0 [4]),
        .I3(\icmp_ln318_reg_3809[0]_i_19_n_5 ),
        .I4(\icmp_ln318_reg_3809[0]_i_20_n_5 ),
        .I5(\icmp_ln318_reg_3809_reg[0]_0 [3]),
        .O(\icmp_ln318_reg_3809[0]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \icmp_ln318_reg_3809[0]_i_8 
       (.I0(\icmp_ln318_reg_3809_reg[0]_0 [2]),
        .I1(\icmp_ln318_reg_3809[0]_i_21_n_5 ),
        .I2(\icmp_ln318_reg_3809_reg[0]_0 [1]),
        .I3(\icmp_ln318_reg_3809[0]_i_22_n_5 ),
        .I4(ADDRBWRADDR[0]),
        .I5(\icmp_ln318_reg_3809_reg[0]_0 [0]),
        .O(\icmp_ln318_reg_3809[0]_i_8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \icmp_ln318_reg_3809[0]_i_9 
       (.I0(ap_loop_init_int_reg_0),
        .I1(\icmp_ln318_reg_3809_reg[0] [14]),
        .O(\icmp_ln318_reg_3809[0]_i_9_n_5 ));
  CARRY8 \icmp_ln318_reg_3809_reg[0]_i_2 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\NLW_icmp_ln318_reg_3809_reg[0]_i_2_CO_UNCONNECTED [7:6],CO,\icmp_ln318_reg_3809_reg[0]_i_2_n_8 ,\icmp_ln318_reg_3809_reg[0]_i_2_n_9 ,\icmp_ln318_reg_3809_reg[0]_i_2_n_10 ,\icmp_ln318_reg_3809_reg[0]_i_2_n_11 ,\icmp_ln318_reg_3809_reg[0]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln318_reg_3809_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,\icmp_ln318_reg_3809[0]_i_3_n_5 ,\icmp_ln318_reg_3809[0]_i_4_n_5 ,\icmp_ln318_reg_3809[0]_i_5_n_5 ,\icmp_ln318_reg_3809[0]_i_6_n_5 ,\icmp_ln318_reg_3809[0]_i_7_n_5 ,\icmp_ln318_reg_3809[0]_i_8_n_5 }));
  LUT5 #(
    .INIT(32'h0A8EEEEE)) 
    \icmp_ln328_reg_3813[0]_i_10 
       (.I0(\icmp_ln328_reg_3813_reg[0]_i_2_0 [3]),
        .I1(\icmp_ln328_reg_3813_reg[0]_i_2_0 [2]),
        .I2(\icmp_ln318_reg_3809_reg[0] [3]),
        .I3(\icmp_ln318_reg_3809_reg[0] [2]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .O(\icmp_ln328_reg_3813[0]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'h0A8EEEEE)) 
    \icmp_ln328_reg_3813[0]_i_11 
       (.I0(\icmp_ln328_reg_3813_reg[0]_i_2_0 [1]),
        .I1(\icmp_ln328_reg_3813_reg[0]_i_2_0 [0]),
        .I2(\icmp_ln318_reg_3809_reg[0] [1]),
        .I3(\icmp_ln318_reg_3809_reg[0] [0]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .O(\icmp_ln328_reg_3813[0]_i_11_n_5 ));
  LUT5 #(
    .INIT(32'h84211111)) 
    \icmp_ln328_reg_3813[0]_i_12 
       (.I0(\icmp_ln328_reg_3813_reg[0]_i_2_0 [15]),
        .I1(\icmp_ln328_reg_3813_reg[0]_i_2_0 [14]),
        .I2(\icmp_ln318_reg_3809_reg[0] [15]),
        .I3(\icmp_ln318_reg_3809_reg[0] [14]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .O(\icmp_ln328_reg_3813[0]_i_12_n_5 ));
  LUT5 #(
    .INIT(32'h84211111)) 
    \icmp_ln328_reg_3813[0]_i_13 
       (.I0(\icmp_ln328_reg_3813_reg[0]_i_2_0 [13]),
        .I1(\icmp_ln328_reg_3813_reg[0]_i_2_0 [12]),
        .I2(\icmp_ln318_reg_3809_reg[0] [13]),
        .I3(\icmp_ln318_reg_3809_reg[0] [12]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .O(\icmp_ln328_reg_3813[0]_i_13_n_5 ));
  LUT5 #(
    .INIT(32'h84211111)) 
    \icmp_ln328_reg_3813[0]_i_14 
       (.I0(\icmp_ln328_reg_3813_reg[0]_i_2_0 [11]),
        .I1(\icmp_ln328_reg_3813_reg[0]_i_2_0 [10]),
        .I2(\icmp_ln318_reg_3809_reg[0] [11]),
        .I3(\icmp_ln318_reg_3809_reg[0] [10]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .O(\icmp_ln328_reg_3813[0]_i_14_n_5 ));
  LUT5 #(
    .INIT(32'h84211111)) 
    \icmp_ln328_reg_3813[0]_i_15 
       (.I0(\icmp_ln328_reg_3813_reg[0]_i_2_0 [9]),
        .I1(\icmp_ln328_reg_3813_reg[0]_i_2_0 [8]),
        .I2(\icmp_ln318_reg_3809_reg[0] [9]),
        .I3(\icmp_ln318_reg_3809_reg[0] [8]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .O(\icmp_ln328_reg_3813[0]_i_15_n_5 ));
  LUT5 #(
    .INIT(32'h84211111)) 
    \icmp_ln328_reg_3813[0]_i_16 
       (.I0(\icmp_ln328_reg_3813_reg[0]_i_2_0 [7]),
        .I1(\icmp_ln328_reg_3813_reg[0]_i_2_0 [6]),
        .I2(\icmp_ln318_reg_3809_reg[0] [7]),
        .I3(\icmp_ln318_reg_3809_reg[0] [6]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .O(\icmp_ln328_reg_3813[0]_i_16_n_5 ));
  LUT5 #(
    .INIT(32'h84211111)) 
    \icmp_ln328_reg_3813[0]_i_17 
       (.I0(\icmp_ln328_reg_3813_reg[0]_i_2_0 [5]),
        .I1(\icmp_ln328_reg_3813_reg[0]_i_2_0 [4]),
        .I2(\icmp_ln318_reg_3809_reg[0] [5]),
        .I3(\icmp_ln318_reg_3809_reg[0] [4]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .O(\icmp_ln328_reg_3813[0]_i_17_n_5 ));
  LUT5 #(
    .INIT(32'h84211111)) 
    \icmp_ln328_reg_3813[0]_i_18 
       (.I0(\icmp_ln328_reg_3813_reg[0]_i_2_0 [3]),
        .I1(\icmp_ln328_reg_3813_reg[0]_i_2_0 [2]),
        .I2(\icmp_ln318_reg_3809_reg[0] [3]),
        .I3(\icmp_ln318_reg_3809_reg[0] [2]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .O(\icmp_ln328_reg_3813[0]_i_18_n_5 ));
  LUT5 #(
    .INIT(32'h84211111)) 
    \icmp_ln328_reg_3813[0]_i_19 
       (.I0(\icmp_ln328_reg_3813_reg[0]_i_2_0 [1]),
        .I1(\icmp_ln328_reg_3813_reg[0]_i_2_0 [0]),
        .I2(\icmp_ln318_reg_3809_reg[0] [1]),
        .I3(\icmp_ln318_reg_3809_reg[0] [0]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .O(\icmp_ln328_reg_3813[0]_i_19_n_5 ));
  LUT2 #(
    .INIT(4'h7)) 
    \icmp_ln328_reg_3813[0]_i_3 
       (.I0(\empty_140_fu_288[9]_i_6_n_5 ),
        .I1(\icmp_ln318_reg_3809_reg[0] [16]),
        .O(\icmp_ln328_reg_3813[0]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h0A8EEEEE)) 
    \icmp_ln328_reg_3813[0]_i_4 
       (.I0(\icmp_ln328_reg_3813_reg[0]_i_2_0 [15]),
        .I1(\icmp_ln328_reg_3813_reg[0]_i_2_0 [14]),
        .I2(\icmp_ln318_reg_3809_reg[0] [15]),
        .I3(\icmp_ln318_reg_3809_reg[0] [14]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .O(\icmp_ln328_reg_3813[0]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h0A8EEEEE)) 
    \icmp_ln328_reg_3813[0]_i_5 
       (.I0(\icmp_ln328_reg_3813_reg[0]_i_2_0 [13]),
        .I1(\icmp_ln328_reg_3813_reg[0]_i_2_0 [12]),
        .I2(\icmp_ln318_reg_3809_reg[0] [13]),
        .I3(\icmp_ln318_reg_3809_reg[0] [12]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .O(\icmp_ln328_reg_3813[0]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h0A8EEEEE)) 
    \icmp_ln328_reg_3813[0]_i_6 
       (.I0(\icmp_ln328_reg_3813_reg[0]_i_2_0 [11]),
        .I1(\icmp_ln328_reg_3813_reg[0]_i_2_0 [10]),
        .I2(\icmp_ln318_reg_3809_reg[0] [11]),
        .I3(\icmp_ln318_reg_3809_reg[0] [10]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .O(\icmp_ln328_reg_3813[0]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h0A8EEEEE)) 
    \icmp_ln328_reg_3813[0]_i_7 
       (.I0(\icmp_ln328_reg_3813_reg[0]_i_2_0 [9]),
        .I1(\icmp_ln328_reg_3813_reg[0]_i_2_0 [8]),
        .I2(\icmp_ln318_reg_3809_reg[0] [9]),
        .I3(\icmp_ln318_reg_3809_reg[0] [8]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .O(\icmp_ln328_reg_3813[0]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h0A8EEEEE)) 
    \icmp_ln328_reg_3813[0]_i_8 
       (.I0(\icmp_ln328_reg_3813_reg[0]_i_2_0 [7]),
        .I1(\icmp_ln328_reg_3813_reg[0]_i_2_0 [6]),
        .I2(\icmp_ln318_reg_3809_reg[0] [7]),
        .I3(\icmp_ln318_reg_3809_reg[0] [6]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .O(\icmp_ln328_reg_3813[0]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h0A8EEEEE)) 
    \icmp_ln328_reg_3813[0]_i_9 
       (.I0(\icmp_ln328_reg_3813_reg[0]_i_2_0 [5]),
        .I1(\icmp_ln328_reg_3813_reg[0]_i_2_0 [4]),
        .I2(\icmp_ln318_reg_3809_reg[0] [5]),
        .I3(\icmp_ln318_reg_3809_reg[0] [4]),
        .I4(\empty_140_fu_288[9]_i_6_n_5 ),
        .O(\icmp_ln328_reg_3813[0]_i_9_n_5 ));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 \icmp_ln328_reg_3813_reg[0]_i_1 
       (.CI(\icmp_ln328_reg_3813_reg[0]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_icmp_ln328_reg_3813_reg[0]_i_1_CO_UNCONNECTED [7:1],\x_fu_232_reg[16]_0 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln328_reg_3813_reg[0]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\icmp_ln328_reg_3813[0]_i_3_n_5 }));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 \icmp_ln328_reg_3813_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\icmp_ln328_reg_3813_reg[0]_i_2_n_5 ,\icmp_ln328_reg_3813_reg[0]_i_2_n_6 ,\icmp_ln328_reg_3813_reg[0]_i_2_n_7 ,\icmp_ln328_reg_3813_reg[0]_i_2_n_8 ,\icmp_ln328_reg_3813_reg[0]_i_2_n_9 ,\icmp_ln328_reg_3813_reg[0]_i_2_n_10 ,\icmp_ln328_reg_3813_reg[0]_i_2_n_11 ,\icmp_ln328_reg_3813_reg[0]_i_2_n_12 }),
        .DI({\icmp_ln328_reg_3813[0]_i_4_n_5 ,\icmp_ln328_reg_3813[0]_i_5_n_5 ,\icmp_ln328_reg_3813[0]_i_6_n_5 ,\icmp_ln328_reg_3813[0]_i_7_n_5 ,\icmp_ln328_reg_3813[0]_i_8_n_5 ,\icmp_ln328_reg_3813[0]_i_9_n_5 ,\icmp_ln328_reg_3813[0]_i_10_n_5 ,\icmp_ln328_reg_3813[0]_i_11_n_5 }),
        .O(\NLW_icmp_ln328_reg_3813_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({\icmp_ln328_reg_3813[0]_i_12_n_5 ,\icmp_ln328_reg_3813[0]_i_13_n_5 ,\icmp_ln328_reg_3813[0]_i_14_n_5 ,\icmp_ln328_reg_3813[0]_i_15_n_5 ,\icmp_ln328_reg_3813[0]_i_16_n_5 ,\icmp_ln328_reg_3813[0]_i_17_n_5 ,\icmp_ln328_reg_3813[0]_i_18_n_5 ,\icmp_ln328_reg_3813[0]_i_19_n_5 }));
  LUT3 #(
    .INIT(8'h80)) 
    \icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_1 
       (.I0(\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0 ),
        .I1(\icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_3_n_5 ),
        .I2(\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_0 ),
        .O(icmp_ln439_fu_1010_p2));
  LUT6 #(
    .INIT(64'h0110100110011001)) 
    \icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_3 
       (.I0(\icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_1_0 [2]),
        .I1(\icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_1_0 [1]),
        .I2(\icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_1_0 [0]),
        .I3(x_phase_reg_546),
        .I4(\icmp_ln318_reg_3809_reg[0] [0]),
        .I5(\empty_140_fu_288[9]_i_6_n_5 ),
        .O(\icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_18
       (.I0(\icmp_ln318_reg_3809_reg[0] [16]),
        .I1(ap_loop_init_int_reg_0),
        .O(ap_sig_allocacmp_z[16]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_19
       (.I0(\icmp_ln318_reg_3809_reg[0] [15]),
        .I1(ap_loop_init_int_reg_0),
        .O(ram_reg_bram_0_i_19_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_20
       (.I0(\icmp_ln318_reg_3809_reg[0] [14]),
        .I1(ap_loop_init_int_reg_0),
        .O(ram_reg_bram_0_i_20_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_21
       (.I0(\icmp_ln318_reg_3809_reg[0] [13]),
        .I1(ap_loop_init_int_reg_0),
        .O(ram_reg_bram_0_i_21_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_22
       (.I0(\icmp_ln318_reg_3809_reg[0] [12]),
        .I1(ap_loop_init_int_reg_0),
        .O(ram_reg_bram_0_i_22_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_23
       (.I0(\icmp_ln318_reg_3809_reg[0] [11]),
        .I1(ap_loop_init_int_reg_0),
        .O(ram_reg_bram_0_i_23_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_24
       (.I0(\icmp_ln318_reg_3809_reg[0] [10]),
        .I1(ap_loop_init_int_reg_0),
        .O(ram_reg_bram_0_i_24_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_25
       (.I0(\icmp_ln318_reg_3809_reg[0] [9]),
        .I1(ap_loop_init_int_reg_0),
        .O(ram_reg_bram_0_i_25_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_26
       (.I0(\icmp_ln318_reg_3809_reg[0] [0]),
        .I1(ap_loop_init_int_reg_0),
        .O(ap_sig_allocacmp_z[0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_27
       (.I0(\icmp_ln318_reg_3809_reg[0] [8]),
        .I1(ap_loop_init_int_reg_0),
        .O(ram_reg_bram_0_i_27_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_28
       (.I0(\icmp_ln318_reg_3809_reg[0] [7]),
        .I1(ap_loop_init_int_reg_0),
        .O(ram_reg_bram_0_i_28_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_29
       (.I0(\icmp_ln318_reg_3809_reg[0] [6]),
        .I1(ap_loop_init_int_reg_0),
        .O(ram_reg_bram_0_i_29_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_30
       (.I0(\icmp_ln318_reg_3809_reg[0] [5]),
        .I1(ap_loop_init_int_reg_0),
        .O(ram_reg_bram_0_i_30_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_31
       (.I0(\icmp_ln318_reg_3809_reg[0] [4]),
        .I1(ap_loop_init_int_reg_0),
        .O(ram_reg_bram_0_i_31_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_32
       (.I0(\icmp_ln318_reg_3809_reg[0] [3]),
        .I1(ap_loop_init_int_reg_0),
        .O(ram_reg_bram_0_i_32_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_33
       (.I0(\icmp_ln318_reg_3809_reg[0] [2]),
        .I1(ap_loop_init_int_reg_0),
        .O(ram_reg_bram_0_i_33_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_34
       (.I0(\icmp_ln318_reg_3809_reg[0] [1]),
        .I1(ap_loop_init_int_reg_0),
        .O(ram_reg_bram_0_i_34_n_5));
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_bram_0_i_35
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .O(ap_loop_init_int_reg_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_bram_0_i_3__1
       (.CI(ram_reg_bram_0_i_4__1_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_bram_0_i_3__1_CO_UNCONNECTED[7],ram_reg_bram_0_i_3__1_n_6,ram_reg_bram_0_i_3__1_n_7,ram_reg_bram_0_i_3__1_n_8,ram_reg_bram_0_i_3__1_n_9,ram_reg_bram_0_i_3__1_n_10,ram_reg_bram_0_i_3__1_n_11,ram_reg_bram_0_i_3__1_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\x_fu_232_reg[16] ,ADDRBWRADDR[10:9]}),
        .S({ap_sig_allocacmp_z[16],ram_reg_bram_0_i_19_n_5,ram_reg_bram_0_i_20_n_5,ram_reg_bram_0_i_21_n_5,ram_reg_bram_0_i_22_n_5,ram_reg_bram_0_i_23_n_5,ram_reg_bram_0_i_24_n_5,ram_reg_bram_0_i_25_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_bram_0_i_4__1
       (.CI(ap_sig_allocacmp_z[0]),
        .CI_TOP(1'b0),
        .CO({ram_reg_bram_0_i_4__1_n_5,ram_reg_bram_0_i_4__1_n_6,ram_reg_bram_0_i_4__1_n_7,ram_reg_bram_0_i_4__1_n_8,ram_reg_bram_0_i_4__1_n_9,ram_reg_bram_0_i_4__1_n_10,ram_reg_bram_0_i_4__1_n_11,ram_reg_bram_0_i_4__1_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(ADDRBWRADDR[8:1]),
        .S({ram_reg_bram_0_i_27_n_5,ram_reg_bram_0_i_28_n_5,ram_reg_bram_0_i_29_n_5,ram_reg_bram_0_i_30_n_5,ram_reg_bram_0_i_31_n_5,ram_reg_bram_0_i_32_n_5,ram_reg_bram_0_i_33_n_5,ram_reg_bram_0_i_34_n_5}));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_bram_0_i_5
       (.I0(ap_loop_init_int_reg_0),
        .I1(\icmp_ln318_reg_3809_reg[0] [0]),
        .O(ADDRBWRADDR[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_1 
       (.I0(out_y_reg_671),
        .I1(\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_2_n_20 ),
        .O(or_ln585_fu_1016_p2));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_10 
       (.I0(\icmp_ln318_reg_3809_reg[0] [11]),
        .I1(\empty_140_fu_288[9]_i_6_n_5 ),
        .O(ap_sig_allocacmp_z[11]));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_11 
       (.I0(\icmp_ln318_reg_3809_reg[0] [10]),
        .I1(\empty_140_fu_288[9]_i_6_n_5 ),
        .O(ap_sig_allocacmp_z[10]));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_12 
       (.I0(\icmp_ln318_reg_3809_reg[0] [9]),
        .I1(\empty_140_fu_288[9]_i_6_n_5 ),
        .O(ap_sig_allocacmp_z[9]));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_13 
       (.I0(\icmp_ln318_reg_3809_reg[0] [8]),
        .I1(\empty_140_fu_288[9]_i_6_n_5 ),
        .O(ap_sig_allocacmp_z[8]));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_14 
       (.I0(\empty_140_fu_288[9]_i_6_n_5 ),
        .I1(\icmp_ln318_reg_3809_reg[0] [15]),
        .O(\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_15 
       (.I0(\empty_140_fu_288[9]_i_6_n_5 ),
        .I1(\icmp_ln318_reg_3809_reg[0] [14]),
        .O(\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_16 
       (.I0(\empty_140_fu_288[9]_i_6_n_5 ),
        .I1(\icmp_ln318_reg_3809_reg[0] [13]),
        .O(\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_17 
       (.I0(\empty_140_fu_288[9]_i_6_n_5 ),
        .I1(\icmp_ln318_reg_3809_reg[0] [12]),
        .O(\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_17_n_5 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_18 
       (.I0(\empty_140_fu_288[9]_i_6_n_5 ),
        .I1(\icmp_ln318_reg_3809_reg[0] [11]),
        .O(\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_18_n_5 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_19 
       (.I0(\empty_140_fu_288[9]_i_6_n_5 ),
        .I1(\icmp_ln318_reg_3809_reg[0] [10]),
        .O(\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_19_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_2 
       (.CI(\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_3_n_5 ),
        .CI_TOP(1'b0),
        .CO(\NLW_tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_2_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_2_O_UNCONNECTED [7:1],\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_2_n_20 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_4_n_5 }));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_20 
       (.I0(\empty_140_fu_288[9]_i_6_n_5 ),
        .I1(\icmp_ln318_reg_3809_reg[0] [9]),
        .O(\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_20_n_5 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_21 
       (.I0(\empty_140_fu_288[9]_i_6_n_5 ),
        .I1(\icmp_ln318_reg_3809_reg[0] [8]),
        .O(\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_21_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_22 
       (.I0(\icmp_ln318_reg_3809_reg[0] [7]),
        .I1(\empty_140_fu_288[9]_i_6_n_5 ),
        .O(ap_sig_allocacmp_z[7]));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_23 
       (.I0(\icmp_ln318_reg_3809_reg[0] [6]),
        .I1(\empty_140_fu_288[9]_i_6_n_5 ),
        .O(ap_sig_allocacmp_z[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_24 
       (.I0(\icmp_ln318_reg_3809_reg[0] [5]),
        .I1(\empty_140_fu_288[9]_i_6_n_5 ),
        .O(ap_sig_allocacmp_z[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_25 
       (.I0(\icmp_ln318_reg_3809_reg[0] [4]),
        .I1(\empty_140_fu_288[9]_i_6_n_5 ),
        .O(ap_sig_allocacmp_z[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_26 
       (.I0(\icmp_ln318_reg_3809_reg[0] [3]),
        .I1(\empty_140_fu_288[9]_i_6_n_5 ),
        .O(ap_sig_allocacmp_z[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_27 
       (.I0(\icmp_ln318_reg_3809_reg[0] [2]),
        .I1(\empty_140_fu_288[9]_i_6_n_5 ),
        .O(ap_sig_allocacmp_z[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_28 
       (.I0(\icmp_ln318_reg_3809_reg[0] [1]),
        .I1(\empty_140_fu_288[9]_i_6_n_5 ),
        .O(ap_sig_allocacmp_z[1]));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_29 
       (.I0(\empty_140_fu_288[9]_i_6_n_5 ),
        .I1(\icmp_ln318_reg_3809_reg[0] [7]),
        .O(\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_29_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_3 
       (.CI(\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_5_n_5 ),
        .CI_TOP(1'b0),
        .CO({\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_3_n_5 ,\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_3_n_6 ,\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_3_n_7 ,\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_3_n_8 ,\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_3_n_9 ,\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_3_n_10 ,\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_3_n_11 ,\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_3_n_12 }),
        .DI(ap_sig_allocacmp_z[15:8]),
        .O(\NLW_tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_3_O_UNCONNECTED [7:0]),
        .S({\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_14_n_5 ,\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_15_n_5 ,\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_16_n_5 ,\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_17_n_5 ,\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_18_n_5 ,\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_19_n_5 ,\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_20_n_5 ,\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_21_n_5 }));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_30 
       (.I0(\empty_140_fu_288[9]_i_6_n_5 ),
        .I1(\icmp_ln318_reg_3809_reg[0] [6]),
        .O(\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_30_n_5 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_31 
       (.I0(\empty_140_fu_288[9]_i_6_n_5 ),
        .I1(\icmp_ln318_reg_3809_reg[0] [5]),
        .O(\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_31_n_5 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_32 
       (.I0(\empty_140_fu_288[9]_i_6_n_5 ),
        .I1(\icmp_ln318_reg_3809_reg[0] [4]),
        .O(\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_32_n_5 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_33 
       (.I0(\empty_140_fu_288[9]_i_6_n_5 ),
        .I1(\icmp_ln318_reg_3809_reg[0] [3]),
        .O(\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_33_n_5 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_34 
       (.I0(\empty_140_fu_288[9]_i_6_n_5 ),
        .I1(\icmp_ln318_reg_3809_reg[0] [2]),
        .O(\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_34_n_5 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_35 
       (.I0(\empty_140_fu_288[9]_i_6_n_5 ),
        .I1(\icmp_ln318_reg_3809_reg[0] [1]),
        .O(\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_35_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_36 
       (.I0(\icmp_ln318_reg_3809_reg[0] [0]),
        .I1(\empty_140_fu_288[9]_i_6_n_5 ),
        .O(\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_36_n_5 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_4 
       (.I0(\empty_140_fu_288[9]_i_3_n_5 ),
        .I1(\icmp_ln318_reg_3809_reg[0] [16]),
        .O(\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_4_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_5 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_5_n_5 ,\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_5_n_6 ,\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_5_n_7 ,\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_5_n_8 ,\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_5_n_9 ,\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_5_n_10 ,\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_5_n_11 ,\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_5_n_12 }),
        .DI({ap_sig_allocacmp_z[7:1],1'b0}),
        .O(\NLW_tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_5_O_UNCONNECTED [7:0]),
        .S({\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_29_n_5 ,\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_30_n_5 ,\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_31_n_5 ,\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_32_n_5 ,\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_33_n_5 ,\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_34_n_5 ,\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_35_n_5 ,\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_36_n_5 }));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_6 
       (.I0(\icmp_ln318_reg_3809_reg[0] [15]),
        .I1(\empty_140_fu_288[9]_i_6_n_5 ),
        .O(ap_sig_allocacmp_z[15]));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_7 
       (.I0(\icmp_ln318_reg_3809_reg[0] [14]),
        .I1(\empty_140_fu_288[9]_i_6_n_5 ),
        .O(ap_sig_allocacmp_z[14]));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_8 
       (.I0(\icmp_ln318_reg_3809_reg[0] [13]),
        .I1(\empty_140_fu_288[9]_i_6_n_5 ),
        .O(ap_sig_allocacmp_z[13]));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_9 
       (.I0(\icmp_ln318_reg_3809_reg[0] [12]),
        .I1(\empty_140_fu_288[9]_i_6_n_5 ),
        .O(ap_sig_allocacmp_z[12]));
  LUT6 #(
    .INIT(64'h0000FD0000000000)) 
    \x_fu_232[16]_i_1 
       (.I0(ap_enable_reg_pp0_iter10),
        .I1(tmp_53_reg_3872_pp0_iter9_reg),
        .I2(imgG_full_n),
        .I3(CO),
        .I4(ap_loop_init_int_reg_0),
        .I5(\icmp_ln328_reg_3813_reg[0]_0 ),
        .O(SR));
  LUT6 #(
    .INIT(64'h0000FD0000000000)) 
    \x_fu_232[16]_i_2 
       (.I0(ap_enable_reg_pp0_iter10),
        .I1(tmp_53_reg_3872_pp0_iter9_reg),
        .I2(imgG_full_n),
        .I3(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I4(CO),
        .I5(\icmp_ln328_reg_3813_reg[0]_0 ),
        .O(ap_enable_reg_pp0_iter10_reg));
  LUT5 #(
    .INIT(32'hFFFFDFFF)) 
    \x_fu_232[16]_i_3 
       (.I0(icmp_ln328_reg_3813),
        .I1(imgBayer_empty_n),
        .I2(\empty_135_fu_268_reg[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\x_fu_232_reg[0] ),
        .O(\icmp_ln328_reg_3813_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init" *) 
module design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_24
   (\axi_last_fu_88_reg[0] ,
    grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg,
    E,
    push,
    \ap_CS_fsm_reg[5] ,
    SR,
    \j_fu_80_reg[3] ,
    full_n_reg,
    D,
    \axi_last_2_reg_126_reg[0] ,
    \j_fu_80_reg[10] ,
    ap_done_cache_reg_0,
    full_n_reg_0,
    \ap_CS_fsm_reg[4] ,
    ap_rst_n_inv,
    ap_clk,
    \eol_reg_155_reg[0] ,
    \eol_reg_155_reg[0]_0 ,
    grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
    ap_enable_reg_pp0_iter1,
    ap_rst_n,
    \mOutPtr_reg[2] ,
    Q,
    \data_p1_reg[0] ,
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY,
    \icmp_ln166_reg_273_reg[0] ,
    \SRL_SIG_reg[1][0] ,
    imgBayer_full_n,
    \axi_data_fu_84_reg[9] ,
    \axi_data_fu_84_reg[9]_0 ,
    axi_last_2_reg_126,
    s_axis_video_TLAST_int_regslice,
    \eol_reg_155[0]_i_2_0 ,
    \j_fu_80_reg[10]_0 ,
    \j_fu_80[10]_i_4_0 ,
    grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg_0);
  output \axi_last_fu_88_reg[0] ;
  output grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg;
  output [0:0]E;
  output push;
  output \ap_CS_fsm_reg[5] ;
  output [0:0]SR;
  output [0:0]\j_fu_80_reg[3] ;
  output [0:0]full_n_reg;
  output [9:0]D;
  output \axi_last_2_reg_126_reg[0] ;
  output [10:0]\j_fu_80_reg[10] ;
  output [1:0]ap_done_cache_reg_0;
  output full_n_reg_0;
  output \ap_CS_fsm_reg[4] ;
  input ap_rst_n_inv;
  input ap_clk;
  input \eol_reg_155_reg[0] ;
  input \eol_reg_155_reg[0]_0 ;
  input grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg;
  input ap_enable_reg_pp0_iter1;
  input ap_rst_n;
  input \mOutPtr_reg[2] ;
  input [2:0]Q;
  input \data_p1_reg[0] ;
  input grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY;
  input [0:0]\icmp_ln166_reg_273_reg[0] ;
  input \SRL_SIG_reg[1][0] ;
  input imgBayer_full_n;
  input [9:0]\axi_data_fu_84_reg[9] ;
  input [9:0]\axi_data_fu_84_reg[9]_0 ;
  input axi_last_2_reg_126;
  input s_axis_video_TLAST_int_regslice;
  input \eol_reg_155[0]_i_2_0 ;
  input [10:0]\j_fu_80_reg[10]_0 ;
  input [10:0]\j_fu_80[10]_i_4_0 ;
  input grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg_0;

  wire [9:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \SRL_SIG_reg[1][0] ;
  wire \ap_CS_fsm[6]_i_2_n_5 ;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__1_n_5;
  wire [1:0]ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__3_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \axi_data_fu_84[9]_i_3_n_5 ;
  wire \axi_data_fu_84[9]_i_4_n_5 ;
  wire [9:0]\axi_data_fu_84_reg[9] ;
  wire [9:0]\axi_data_fu_84_reg[9]_0 ;
  wire axi_last_2_reg_126;
  wire \axi_last_2_reg_126_reg[0] ;
  wire \axi_last_fu_88_reg[0] ;
  wire \data_p1_reg[0] ;
  wire \eol_reg_155[0]_i_2_0 ;
  wire \eol_reg_155[0]_i_2_n_5 ;
  wire \eol_reg_155[0]_i_3_n_5 ;
  wire \eol_reg_155[0]_i_4_n_5 ;
  wire \eol_reg_155_reg[0] ;
  wire \eol_reg_155_reg[0]_0 ;
  wire [0:0]full_n_reg;
  wire full_n_reg_0;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg_0;
  wire icmp_ln166_fu_195_p2;
  wire [0:0]\icmp_ln166_reg_273_reg[0] ;
  wire imgBayer_full_n;
  wire \j_fu_80[10]_i_10_n_5 ;
  wire \j_fu_80[10]_i_11_n_5 ;
  wire [10:0]\j_fu_80[10]_i_4_0 ;
  wire \j_fu_80[10]_i_5_n_5 ;
  wire \j_fu_80[10]_i_6_n_5 ;
  wire \j_fu_80[10]_i_7_n_5 ;
  wire \j_fu_80[10]_i_8_n_5 ;
  wire \j_fu_80[10]_i_9_n_5 ;
  wire \j_fu_80[6]_i_2_n_5 ;
  wire \j_fu_80[8]_i_2_n_5 ;
  wire \j_fu_80[8]_i_3_n_5 ;
  wire \j_fu_80[9]_i_2_n_5 ;
  wire [10:0]\j_fu_80_reg[10] ;
  wire [10:0]\j_fu_80_reg[10]_0 ;
  wire [0:0]\j_fu_80_reg[3] ;
  wire \mOutPtr_reg[2] ;
  wire push;
  wire s_axis_video_TLAST_int_regslice;

  LUT6 #(
    .INIT(64'h00A8000000000000)) 
    \SRL_SIG[0][9]_i_1__1 
       (.I0(Q[1]),
        .I1(\axi_data_fu_84[9]_i_3_n_5 ),
        .I2(\icmp_ln166_reg_273_reg[0] ),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(imgBayer_full_n),
        .O(push));
  LUT6 #(
    .INIT(64'hFFFF000037043704)) 
    ack_in_t_i_2
       (.I0(\eol_reg_155[0]_i_2_n_5 ),
        .I1(Q[1]),
        .I2(\axi_data_fu_84[9]_i_3_n_5 ),
        .I3(\data_p1_reg[0] ),
        .I4(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY),
        .I5(Q[2]),
        .O(\ap_CS_fsm_reg[5] ));
  LUT6 #(
    .INIT(64'h8F888F8F88888888)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(Q[0]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg_0),
        .I2(\ap_CS_fsm[6]_i_2_n_5 ),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I4(ap_done_cache),
        .I5(Q[1]),
        .O(ap_done_cache_reg_0[0]));
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_done_cache),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I2(\ap_CS_fsm[6]_i_2_n_5 ),
        .I3(Q[1]),
        .O(ap_done_cache_reg_0[1]));
  LUT6 #(
    .INIT(64'hEEE0000000000000)) 
    \ap_CS_fsm[6]_i_2 
       (.I0(imgBayer_full_n),
        .I1(\eol_reg_155[0]_i_3_n_5 ),
        .I2(\icmp_ln166_reg_273_reg[0] ),
        .I3(\axi_data_fu_84[9]_i_3_n_5 ),
        .I4(icmp_ln166_fu_195_p2),
        .I5(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .O(\ap_CS_fsm[6]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    ap_done_cache_i_1__1
       (.I0(icmp_ln166_fu_195_p2),
        .I1(\j_fu_80[10]_i_5_n_5 ),
        .I2(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__1_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h0000E200)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I1(\eol_reg_155[0]_i_2_n_5 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_rst_n),
        .I4(\ap_CS_fsm[6]_i_2_n_5 ),
        .O(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hFF8F)) 
    ap_loop_init_int_i_1__3
       (.I0(ap_loop_init_int),
        .I1(\j_fu_80[10]_i_5_n_5 ),
        .I2(ap_rst_n),
        .I3(\ap_CS_fsm[6]_i_2_n_5 ),
        .O(ap_loop_init_int_i_1__3_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__3_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_84[0]_i_1 
       (.I0(\axi_data_fu_84_reg[9] [0]),
        .I1(\axi_data_fu_84[9]_i_3_n_5 ),
        .I2(\axi_data_fu_84_reg[9]_0 [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_84[1]_i_1 
       (.I0(\axi_data_fu_84_reg[9] [1]),
        .I1(\axi_data_fu_84[9]_i_3_n_5 ),
        .I2(\axi_data_fu_84_reg[9]_0 [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_84[2]_i_1 
       (.I0(\axi_data_fu_84_reg[9] [2]),
        .I1(\axi_data_fu_84[9]_i_3_n_5 ),
        .I2(\axi_data_fu_84_reg[9]_0 [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_84[3]_i_1 
       (.I0(\axi_data_fu_84_reg[9] [3]),
        .I1(\axi_data_fu_84[9]_i_3_n_5 ),
        .I2(\axi_data_fu_84_reg[9]_0 [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_84[4]_i_1 
       (.I0(\axi_data_fu_84_reg[9] [4]),
        .I1(\axi_data_fu_84[9]_i_3_n_5 ),
        .I2(\axi_data_fu_84_reg[9]_0 [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_84[5]_i_1 
       (.I0(\axi_data_fu_84_reg[9] [5]),
        .I1(\axi_data_fu_84[9]_i_3_n_5 ),
        .I2(\axi_data_fu_84_reg[9]_0 [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_84[6]_i_1 
       (.I0(\axi_data_fu_84_reg[9] [6]),
        .I1(\axi_data_fu_84[9]_i_3_n_5 ),
        .I2(\axi_data_fu_84_reg[9]_0 [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_84[7]_i_1 
       (.I0(\axi_data_fu_84_reg[9] [7]),
        .I1(\axi_data_fu_84[9]_i_3_n_5 ),
        .I2(\axi_data_fu_84_reg[9]_0 [7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_84[8]_i_1 
       (.I0(\axi_data_fu_84_reg[9] [8]),
        .I1(\axi_data_fu_84[9]_i_3_n_5 ),
        .I2(\axi_data_fu_84_reg[9]_0 [8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hFBFB0000FB00FB00)) 
    \axi_data_fu_84[9]_i_1 
       (.I0(imgBayer_full_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\SRL_SIG_reg[1][0] ),
        .I3(\icmp_ln166_reg_273_reg[0] ),
        .I4(\j_fu_80[8]_i_3_n_5 ),
        .I5(\axi_data_fu_84[9]_i_3_n_5 ),
        .O(full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_84[9]_i_2 
       (.I0(\axi_data_fu_84_reg[9] [9]),
        .I1(\axi_data_fu_84[9]_i_3_n_5 ),
        .I2(\axi_data_fu_84_reg[9]_0 [9]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAAAFFFF)) 
    \axi_data_fu_84[9]_i_3 
       (.I0(icmp_ln166_fu_195_p2),
        .I1(\SRL_SIG_reg[1][0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\eol_reg_155_reg[0] ),
        .I4(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I5(\axi_data_fu_84[9]_i_4_n_5 ),
        .O(\axi_data_fu_84[9]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hDDD0D0D000D0D0D0)) 
    \axi_data_fu_84[9]_i_4 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\SRL_SIG_reg[1][0] ),
        .I2(\eol_reg_155_reg[0]_0 ),
        .I3(ap_loop_init_int),
        .I4(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I5(\eol_reg_155[0]_i_2_0 ),
        .O(\axi_data_fu_84[9]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_fu_88[0]_i_1 
       (.I0(axi_last_2_reg_126),
        .I1(\axi_data_fu_84[9]_i_3_n_5 ),
        .I2(s_axis_video_TLAST_int_regslice),
        .O(\axi_last_2_reg_126_reg[0] ));
  LUT6 #(
    .INIT(64'hCC0CCCCCCCAACCAA)) 
    \eol_reg_155[0]_i_1 
       (.I0(\eol_reg_155_reg[0] ),
        .I1(\eol_reg_155_reg[0]_0 ),
        .I2(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I3(\eol_reg_155[0]_i_2_n_5 ),
        .I4(ap_loop_init_int),
        .I5(\eol_reg_155[0]_i_3_n_5 ),
        .O(\axi_last_fu_88_reg[0] ));
  LUT6 #(
    .INIT(64'h0101010101FF0101)) 
    \eol_reg_155[0]_i_2 
       (.I0(icmp_ln166_fu_195_p2),
        .I1(\eol_reg_155[0]_i_4_n_5 ),
        .I2(\icmp_ln166_reg_273_reg[0] ),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(imgBayer_full_n),
        .O(\eol_reg_155[0]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'hB)) 
    \eol_reg_155[0]_i_3 
       (.I0(\SRL_SIG_reg[1][0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .O(\eol_reg_155[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hB8FFB8FFFFFF00FF)) 
    \eol_reg_155[0]_i_4 
       (.I0(\eol_reg_155[0]_i_2_0 ),
        .I1(ap_loop_init_int),
        .I2(\eol_reg_155_reg[0]_0 ),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I4(\eol_reg_155_reg[0] ),
        .I5(\eol_reg_155[0]_i_3_n_5 ),
        .O(\eol_reg_155[0]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg_0),
        .I2(\ap_CS_fsm[6]_i_2_n_5 ),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .O(\ap_CS_fsm_reg[4] ));
  LUT6 #(
    .INIT(64'hAA8AAA8AAA8AFF00)) 
    \icmp_ln166_reg_273[0]_i_1 
       (.I0(icmp_ln166_fu_195_p2),
        .I1(imgBayer_full_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(\icmp_ln166_reg_273_reg[0] ),
        .I5(\axi_data_fu_84[9]_i_3_n_5 ),
        .O(full_n_reg_0));
  LUT3 #(
    .INIT(8'h8F)) 
    \j_fu_80[0]_i_1 
       (.I0(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\j_fu_80_reg[10]_0 [0]),
        .O(\j_fu_80_reg[10] [0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \j_fu_80[10]_i_1 
       (.I0(icmp_ln166_fu_195_p2),
        .I1(ap_loop_init_int),
        .I2(\j_fu_80[10]_i_5_n_5 ),
        .O(SR));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \j_fu_80[10]_i_10 
       (.I0(\j_fu_80_reg[10]_0 [6]),
        .I1(\j_fu_80[10]_i_4_0 [6]),
        .I2(\j_fu_80_reg[10]_0 [8]),
        .I3(ap_loop_init_int),
        .I4(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I5(\j_fu_80[10]_i_4_0 [8]),
        .O(\j_fu_80[10]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \j_fu_80[10]_i_11 
       (.I0(\j_fu_80_reg[10]_0 [9]),
        .I1(\j_fu_80[10]_i_4_0 [9]),
        .I2(\j_fu_80_reg[10]_0 [7]),
        .I3(ap_loop_init_int),
        .I4(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I5(\j_fu_80[10]_i_4_0 [7]),
        .O(\j_fu_80[10]_i_11_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \j_fu_80[10]_i_2 
       (.I0(icmp_ln166_fu_195_p2),
        .I1(\j_fu_80[10]_i_5_n_5 ),
        .O(\j_fu_80_reg[3] ));
  LUT6 #(
    .INIT(64'h00006AAA6AAA6AAA)) 
    \j_fu_80[10]_i_3 
       (.I0(\j_fu_80_reg[10]_0 [10]),
        .I1(\j_fu_80_reg[10]_0 [8]),
        .I2(\j_fu_80[10]_i_6_n_5 ),
        .I3(\j_fu_80_reg[10]_0 [9]),
        .I4(ap_loop_init_int),
        .I5(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .O(\j_fu_80_reg[10] [10]));
  LUT6 #(
    .INIT(64'h0000000000202202)) 
    \j_fu_80[10]_i_4 
       (.I0(\j_fu_80[10]_i_7_n_5 ),
        .I1(\j_fu_80[10]_i_8_n_5 ),
        .I2(\j_fu_80_reg[10]_0 [3]),
        .I3(\j_fu_80[8]_i_3_n_5 ),
        .I4(\j_fu_80[10]_i_4_0 [3]),
        .I5(\j_fu_80[10]_i_9_n_5 ),
        .O(icmp_ln166_fu_195_p2));
  LUT6 #(
    .INIT(64'h040404FFFFFFFFFF)) 
    \j_fu_80[10]_i_5 
       (.I0(imgBayer_full_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\SRL_SIG_reg[1][0] ),
        .I3(\icmp_ln166_reg_273_reg[0] ),
        .I4(\axi_data_fu_84[9]_i_3_n_5 ),
        .I5(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .O(\j_fu_80[10]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h2A00000000000000)) 
    \j_fu_80[10]_i_6 
       (.I0(\j_fu_80_reg[10]_0 [7]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\j_fu_80_reg[10]_0 [5]),
        .I4(\j_fu_80[8]_i_2_n_5 ),
        .I5(\j_fu_80_reg[10]_0 [6]),
        .O(\j_fu_80[10]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h0000000021440065)) 
    \j_fu_80[10]_i_7 
       (.I0(\j_fu_80[10]_i_4_0 [10]),
        .I1(\j_fu_80[8]_i_3_n_5 ),
        .I2(\j_fu_80_reg[10]_0 [10]),
        .I3(\j_fu_80[10]_i_4_0 [2]),
        .I4(\j_fu_80_reg[10]_0 [2]),
        .I5(\j_fu_80[10]_i_10_n_5 ),
        .O(\j_fu_80[10]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDEBBFF9A)) 
    \j_fu_80[10]_i_8 
       (.I0(\j_fu_80[10]_i_4_0 [1]),
        .I1(\j_fu_80[8]_i_3_n_5 ),
        .I2(\j_fu_80_reg[10]_0 [1]),
        .I3(\j_fu_80[10]_i_4_0 [0]),
        .I4(\j_fu_80_reg[10]_0 [0]),
        .I5(\j_fu_80[10]_i_11_n_5 ),
        .O(\j_fu_80[10]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \j_fu_80[10]_i_9 
       (.I0(\j_fu_80_reg[10]_0 [4]),
        .I1(\j_fu_80[10]_i_4_0 [4]),
        .I2(\j_fu_80_reg[10]_0 [5]),
        .I3(ap_loop_init_int),
        .I4(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I5(\j_fu_80[10]_i_4_0 [5]),
        .O(\j_fu_80[10]_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h152A)) 
    \j_fu_80[1]_i_1 
       (.I0(\j_fu_80_reg[10]_0 [0]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\j_fu_80_reg[10]_0 [1]),
        .O(\j_fu_80_reg[10] [1]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h06660AAA)) 
    \j_fu_80[2]_i_1 
       (.I0(\j_fu_80_reg[10]_0 [2]),
        .I1(\j_fu_80_reg[10]_0 [1]),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I4(\j_fu_80_reg[10]_0 [0]),
        .O(\j_fu_80_reg[10] [2]));
  LUT6 #(
    .INIT(64'h06660AAA0AAA0AAA)) 
    \j_fu_80[3]_i_1 
       (.I0(\j_fu_80_reg[10]_0 [3]),
        .I1(\j_fu_80_reg[10]_0 [0]),
        .I2(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\j_fu_80_reg[10]_0 [1]),
        .I5(\j_fu_80_reg[10]_0 [2]),
        .O(\j_fu_80_reg[10] [3]));
  LUT6 #(
    .INIT(64'h006A00AA00AA00AA)) 
    \j_fu_80[4]_i_1 
       (.I0(\j_fu_80_reg[10]_0 [4]),
        .I1(\j_fu_80_reg[10]_0 [2]),
        .I2(\j_fu_80_reg[10]_0 [1]),
        .I3(\j_fu_80[8]_i_3_n_5 ),
        .I4(\j_fu_80_reg[10]_0 [0]),
        .I5(\j_fu_80_reg[10]_0 [3]),
        .O(\j_fu_80_reg[10] [4]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h8F707070)) 
    \j_fu_80[5]_i_1 
       (.I0(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\j_fu_80_reg[10]_0 [5]),
        .I3(\j_fu_80[6]_i_2_n_5 ),
        .I4(\j_fu_80_reg[10]_0 [4]),
        .O(\j_fu_80_reg[10] [5]));
  LUT6 #(
    .INIT(64'h00006AAA6AAA6AAA)) 
    \j_fu_80[6]_i_1 
       (.I0(\j_fu_80_reg[10]_0 [6]),
        .I1(\j_fu_80_reg[10]_0 [4]),
        .I2(\j_fu_80[6]_i_2_n_5 ),
        .I3(\j_fu_80_reg[10]_0 [5]),
        .I4(ap_loop_init_int),
        .I5(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .O(\j_fu_80_reg[10] [6]));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    \j_fu_80[6]_i_2 
       (.I0(\j_fu_80_reg[10]_0 [3]),
        .I1(\j_fu_80_reg[10]_0 [0]),
        .I2(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\j_fu_80_reg[10]_0 [1]),
        .I5(\j_fu_80_reg[10]_0 [2]),
        .O(\j_fu_80[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h152A2A2A2A2A2A2A)) 
    \j_fu_80[7]_i_1 
       (.I0(\j_fu_80_reg[10]_0 [7]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\j_fu_80_reg[10]_0 [5]),
        .I4(\j_fu_80[8]_i_2_n_5 ),
        .I5(\j_fu_80_reg[10]_0 [6]),
        .O(\j_fu_80_reg[10] [7]));
  LUT6 #(
    .INIT(64'h00006AAA0000AAAA)) 
    \j_fu_80[8]_i_1 
       (.I0(\j_fu_80_reg[10]_0 [8]),
        .I1(\j_fu_80_reg[10]_0 [6]),
        .I2(\j_fu_80[8]_i_2_n_5 ),
        .I3(\j_fu_80_reg[10]_0 [5]),
        .I4(\j_fu_80[8]_i_3_n_5 ),
        .I5(\j_fu_80_reg[10]_0 [7]),
        .O(\j_fu_80_reg[10] [8]));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \j_fu_80[8]_i_2 
       (.I0(\j_fu_80_reg[10]_0 [4]),
        .I1(\j_fu_80_reg[10]_0 [2]),
        .I2(\j_fu_80_reg[10]_0 [1]),
        .I3(\j_fu_80[8]_i_3_n_5 ),
        .I4(\j_fu_80_reg[10]_0 [0]),
        .I5(\j_fu_80_reg[10]_0 [3]),
        .O(\j_fu_80[8]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \j_fu_80[8]_i_3 
       (.I0(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\j_fu_80[8]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h152A2A2A2A2A2A2A)) 
    \j_fu_80[9]_i_1 
       (.I0(\j_fu_80_reg[10]_0 [9]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\j_fu_80_reg[10]_0 [7]),
        .I4(\j_fu_80[9]_i_2_n_5 ),
        .I5(\j_fu_80_reg[10]_0 [8]),
        .O(\j_fu_80_reg[10] [9]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    \j_fu_80[9]_i_2 
       (.I0(\j_fu_80_reg[10]_0 [6]),
        .I1(\j_fu_80_reg[10]_0 [4]),
        .I2(\j_fu_80[6]_i_2_n_5 ),
        .I3(\j_fu_80_reg[10]_0 [5]),
        .I4(ap_loop_init_int),
        .I5(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .O(\j_fu_80[9]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[2]_i_1__3 
       (.I0(push),
        .I1(\mOutPtr_reg[2] ),
        .O(E));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init" *) 
module design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_25
   (\ap_CS_fsm_reg[2] ,
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY,
    D,
    E,
    \ap_CS_fsm_reg[1] ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    Q,
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg,
    sof_reg_79,
    \d_read_reg_22_reg[0] );
  output \ap_CS_fsm_reg[2] ;
  output grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY;
  output [1:0]D;
  output [0:0]E;
  output \ap_CS_fsm_reg[1] ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input [0:0]Q;
  input grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg;
  input sof_reg_79;
  input [2:0]\d_read_reg_22_reg[0] ;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_5;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__2_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [2:0]\d_read_reg_22_reg[0] ;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY;
  wire sof_reg_79;

  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hA2000000)) 
    ack_in_t_i_3
       (.I0(\d_read_reg_22_reg[0] [1]),
        .I1(sof_reg_79),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg),
        .I4(Q),
        .O(\ap_CS_fsm_reg[2] ));
  LUT6 #(
    .INIT(64'hFBAAFBFFAAAAAAAA)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(\d_read_reg_22_reg[0] [0]),
        .I1(sof_reg_79),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg),
        .I4(ap_done_cache),
        .I5(\d_read_reg_22_reg[0] [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h08A80808)) 
    \ap_CS_fsm[3]_i_1__3 
       (.I0(\d_read_reg_22_reg[0] [1]),
        .I1(ap_done_cache),
        .I2(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(sof_reg_79),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h4F40)) 
    ap_done_cache_i_1__0
       (.I0(ap_loop_init_int),
        .I1(sof_reg_79),
        .I2(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h7FF57F55)) 
    ap_loop_init_int_i_1__2
       (.I0(ap_rst_n),
        .I1(Q),
        .I2(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(sof_reg_79),
        .O(ap_loop_init_int_i_1__2_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__2_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAEFFAEAAAAAAAAAA)) 
    \d_read_reg_22[10]_i_1 
       (.I0(\d_read_reg_22_reg[0] [2]),
        .I1(sof_reg_79),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg),
        .I4(ap_done_cache),
        .I5(\d_read_reg_22_reg[0] [1]),
        .O(E));
  LUT4 #(
    .INIT(16'hEEAE)) 
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg_i_1
       (.I0(\d_read_reg_22_reg[0] [0]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg),
        .I2(sof_reg_79),
        .I3(ap_loop_init_int),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \sof_reg_79[0]_i_1 
       (.I0(Q),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(sof_reg_79),
        .O(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init" *) 
module design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_26
   (ap_loop_init_int_reg_0,
    E,
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY,
    D,
    \ap_CS_fsm_reg[7] ,
    \data_p1_reg[0] ,
    \axi_last_4_reg_99_reg[0] ,
    ap_rst_n_inv,
    ap_clk,
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY,
    Q,
    eol_1_reg_110,
    ap_rst_n,
    ap_loop_init_int_reg_1,
    grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out,
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
    s_axis_video_TLAST_int_regslice,
    select_ln188_reg_380,
    axi_last_4_loc_fu_86);
  output ap_loop_init_int_reg_0;
  output [0:0]E;
  output grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY;
  output [1:0]D;
  output \ap_CS_fsm_reg[7] ;
  output \data_p1_reg[0] ;
  output \axi_last_4_reg_99_reg[0] ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY;
  input [2:0]Q;
  input eol_1_reg_110;
  input ap_rst_n;
  input [0:0]ap_loop_init_int_reg_1;
  input grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out;
  input grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg;
  input s_axis_video_TLAST_int_regslice;
  input select_ln188_reg_380;
  input axi_last_4_loc_fu_86;

  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[7] ;
  wire ap_block_state1_pp0_stage0_iter0;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__2_n_5;
  wire ap_loop_init_int_i_1__4_n_5;
  wire ap_loop_init_int_reg_0;
  wire [0:0]ap_loop_init_int_reg_1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_4_loc_fu_86;
  wire \axi_last_4_loc_fu_86[0]_i_2_n_5 ;
  wire \axi_last_4_reg_99_reg[0] ;
  wire \data_p1_reg[0] ;
  wire eol_1_reg_110;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out;
  wire p_3_in;
  wire s_axis_video_TLAST_int_regslice;
  wire select_ln188_reg_380;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h20002A00)) 
    ack_in_t_i_4
       (.I0(ap_loop_init_int_reg_1),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .I2(ap_loop_init_int_reg_0),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I4(eol_1_reg_110),
        .O(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY));
  LUT5 #(
    .INIT(32'hAEAAAEAE)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(p_3_in),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I4(ap_done_cache),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \ap_CS_fsm[8]_i_2 
       (.I0(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I3(eol_1_reg_110),
        .O(p_3_in));
  LUT6 #(
    .INIT(64'hA808A8A8A8080808)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(Q[2]),
        .I1(ap_done_cache),
        .I2(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .I4(ap_loop_init_int_reg_0),
        .I5(eol_1_reg_110),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ap_done_cache_i_1__2
       (.I0(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .I1(ap_loop_init_int_reg_0),
        .I2(eol_1_reg_110),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I4(ap_done_cache),
        .O(ap_done_cache_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__2_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF7FFFF55F755FF55)) 
    ap_loop_init_int_i_1__4
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int_reg_1),
        .I2(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I5(eol_1_reg_110),
        .O(ap_loop_init_int_i_1__4_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__4_n_5),
        .Q(ap_loop_init_int_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF8FF888888888888)) 
    \axi_data_2_fu_78[9]_i_1 
       (.I0(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY),
        .I1(Q[0]),
        .I2(ap_loop_init_int_reg_0),
        .I3(eol_1_reg_110),
        .I4(Q[2]),
        .I5(ap_block_state1_pp0_stage0_iter0),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hCCCCC808)) 
    \axi_data_2_fu_78[9]_i_3 
       (.I0(eol_1_reg_110),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .I4(ap_loop_init_int_reg_1),
        .O(ap_block_state1_pp0_stage0_iter0));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \axi_last_4_loc_fu_86[0]_i_1 
       (.I0(eol_1_reg_110),
        .I1(\axi_last_4_loc_fu_86[0]_i_2_n_5 ),
        .I2(select_ln188_reg_380),
        .I3(p_3_in),
        .I4(Q[2]),
        .I5(axi_last_4_loc_fu_86),
        .O(\axi_last_4_reg_99_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \axi_last_4_loc_fu_86[0]_i_2 
       (.I0(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .O(\axi_last_4_loc_fu_86[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFBFFFFFF08880000)) 
    \axi_last_4_reg_99[0]_i_1 
       (.I0(s_axis_video_TLAST_int_regslice),
        .I1(ap_loop_init_int_reg_1),
        .I2(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I5(eol_1_reg_110),
        .O(\data_p1_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hAABAFABA)) 
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(eol_1_reg_110),
        .I2(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .O(\ap_CS_fsm_reg[7] ));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init" *) 
module design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_3
   (\sof_reg_88_reg[0] ,
    \sof_2_reg_133_reg[0] ,
    E,
    icmp_ln230_fu_153_p2,
    D,
    \j_fu_76_reg[10] ,
    axi_last_fu_169_p2,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_0,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_1,
    ap_rst_n_inv,
    ap_clk,
    \sof_2_reg_133_reg[0]_0 ,
    and_ln228_reg_207,
    Q,
    MultiPixStream2AXIvideo_U0_ap_start,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
    \sof_2_reg_133_reg[0]_1 ,
    ap_loop_exit_ready_pp0_iter1_reg,
    ap_rst_n,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_2,
    SR,
    m_axis_video_TREADY_int_regslice,
    imgUnzip_empty_n,
    ap_enable_reg_pp0_iter1,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_3,
    \icmp_ln230_reg_197_reg[0] ,
    \j_fu_76_reg[10]_0 ,
    \axi_last_reg_201_reg[0] );
  output \sof_reg_88_reg[0] ;
  output \sof_2_reg_133_reg[0] ;
  output [0:0]E;
  output icmp_ln230_fu_153_p2;
  output [1:0]D;
  output [10:0]\j_fu_76_reg[10] ;
  output axi_last_fu_169_p2;
  output [0:0]grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg;
  output grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_0;
  output grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_1;
  input ap_rst_n_inv;
  input ap_clk;
  input \sof_2_reg_133_reg[0]_0 ;
  input and_ln228_reg_207;
  input [1:0]Q;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER;
  input grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg;
  input \sof_2_reg_133_reg[0]_1 ;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input ap_rst_n;
  input [0:0]grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_2;
  input [0:0]SR;
  input m_axis_video_TREADY_int_regslice;
  input imgUnzip_empty_n;
  input ap_enable_reg_pp0_iter1;
  input grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_3;
  input [10:0]\icmp_ln230_reg_197_reg[0] ;
  input [10:0]\j_fu_76_reg[10]_0 ;
  input [11:0]\axi_last_reg_201_reg[0] ;

  wire [1:0]D;
  wire [0:0]E;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [1:0]Q;
  wire [0:0]SR;
  wire and_ln228_reg_207;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__4_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__6_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_fu_169_p2;
  wire \axi_last_reg_201[0]_i_2_n_5 ;
  wire \axi_last_reg_201[0]_i_3_n_5 ;
  wire \axi_last_reg_201[0]_i_4_n_5 ;
  wire \axi_last_reg_201[0]_i_5_n_5 ;
  wire \axi_last_reg_201[0]_i_6_n_5 ;
  wire \axi_last_reg_201[0]_i_7_n_5 ;
  wire [11:0]\axi_last_reg_201_reg[0] ;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg;
  wire [0:0]grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_0;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_1;
  wire [0:0]grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_2;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_3;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER;
  wire icmp_ln230_fu_153_p2;
  wire \icmp_ln230_reg_197[0]_i_3_n_5 ;
  wire \icmp_ln230_reg_197[0]_i_4_n_5 ;
  wire \icmp_ln230_reg_197[0]_i_5_n_5 ;
  wire \icmp_ln230_reg_197[0]_i_6_n_5 ;
  wire \icmp_ln230_reg_197[0]_i_7_n_5 ;
  wire \icmp_ln230_reg_197[0]_i_8_n_5 ;
  wire \icmp_ln230_reg_197[0]_i_9_n_5 ;
  wire [10:0]\icmp_ln230_reg_197_reg[0] ;
  wire imgUnzip_empty_n;
  wire \j_fu_76[10]_i_4_n_5 ;
  wire \j_fu_76[10]_i_5_n_5 ;
  wire \j_fu_76[6]_i_2_n_5 ;
  wire \j_fu_76[9]_i_2_n_5 ;
  wire \j_fu_76[9]_i_3_n_5 ;
  wire [10:0]\j_fu_76_reg[10] ;
  wire [10:0]\j_fu_76_reg[10]_0 ;
  wire m_axis_video_TREADY_int_regslice;
  wire \sof_2_reg_133_reg[0] ;
  wire \sof_2_reg_133_reg[0]_0 ;
  wire \sof_2_reg_133_reg[0]_1 ;
  wire \sof_reg_88_reg[0] ;

  LUT6 #(
    .INIT(64'hBAFFBABAAAAAAAAA)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(SR),
        .I1(\j_fu_76[10]_i_4_n_5 ),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I4(ap_done_cache),
        .I5(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hEFAAEFEFAAAAAAAA)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_2),
        .I1(\j_fu_76[10]_i_4_n_5 ),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I4(ap_done_cache),
        .I5(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT4 #(
    .INIT(16'h7530)) 
    ap_done_cache_i_1__4
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I1(\j_fu_76[10]_i_4_n_5 ),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__4_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT4 #(
    .INIT(16'hEC20)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__1
       (.I0(icmp_ln230_fu_153_p2),
        .I1(\j_fu_76[10]_i_4_n_5 ),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .O(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT5 #(
    .INIT(32'hF3BBF3FB)) 
    ap_loop_init_int_i_1__6
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(\j_fu_76[10]_i_4_n_5 ),
        .I4(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .O(ap_loop_init_int_i_1__6_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__6_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000002D0000)) 
    \axi_last_reg_201[0]_i_1 
       (.I0(\j_fu_76_reg[10]_0 [6]),
        .I1(\j_fu_76[9]_i_3_n_5 ),
        .I2(\axi_last_reg_201_reg[0] [6]),
        .I3(\axi_last_reg_201[0]_i_2_n_5 ),
        .I4(\axi_last_reg_201[0]_i_3_n_5 ),
        .I5(\axi_last_reg_201[0]_i_4_n_5 ),
        .O(axi_last_fu_169_p2));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \axi_last_reg_201[0]_i_2 
       (.I0(\j_fu_76_reg[10]_0 [7]),
        .I1(\axi_last_reg_201_reg[0] [7]),
        .I2(\j_fu_76_reg[10]_0 [8]),
        .I3(ap_loop_init_int),
        .I4(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I5(\axi_last_reg_201_reg[0] [8]),
        .O(\axi_last_reg_201[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000090005050009)) 
    \axi_last_reg_201[0]_i_3 
       (.I0(\axi_last_reg_201_reg[0] [10]),
        .I1(\j_fu_76_reg[10]_0 [10]),
        .I2(\axi_last_reg_201_reg[0] [11]),
        .I3(\j_fu_76_reg[10]_0 [9]),
        .I4(\j_fu_76[9]_i_3_n_5 ),
        .I5(\axi_last_reg_201_reg[0] [9]),
        .O(\axi_last_reg_201[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \axi_last_reg_201[0]_i_4 
       (.I0(\axi_last_reg_201[0]_i_5_n_5 ),
        .I1(\axi_last_reg_201_reg[0] [3]),
        .I2(\axi_last_reg_201[0]_i_6_n_5 ),
        .I3(\axi_last_reg_201_reg[0] [0]),
        .I4(\icmp_ln230_reg_197[0]_i_9_n_5 ),
        .I5(\axi_last_reg_201[0]_i_7_n_5 ),
        .O(\axi_last_reg_201[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \axi_last_reg_201[0]_i_5 
       (.I0(\j_fu_76_reg[10]_0 [5]),
        .I1(\axi_last_reg_201_reg[0] [5]),
        .I2(\j_fu_76_reg[10]_0 [4]),
        .I3(ap_loop_init_int),
        .I4(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I5(\axi_last_reg_201_reg[0] [4]),
        .O(\axi_last_reg_201[0]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \axi_last_reg_201[0]_i_6 
       (.I0(\j_fu_76_reg[10]_0 [3]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .O(\axi_last_reg_201[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \axi_last_reg_201[0]_i_7 
       (.I0(\j_fu_76_reg[10]_0 [2]),
        .I1(\axi_last_reg_201_reg[0] [2]),
        .I2(\j_fu_76_reg[10]_0 [1]),
        .I3(ap_loop_init_int),
        .I4(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I5(\axi_last_reg_201_reg[0] [1]),
        .O(\axi_last_reg_201[0]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT4 #(
    .INIT(16'hFFD0)) 
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_i_1
       (.I0(icmp_ln230_fu_153_p2),
        .I1(\j_fu_76[10]_i_4_n_5 ),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_2),
        .O(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_1));
  LUT6 #(
    .INIT(64'h0004040000040004)) 
    \icmp_ln230_reg_197[0]_i_2 
       (.I0(\icmp_ln230_reg_197[0]_i_3_n_5 ),
        .I1(\icmp_ln230_reg_197[0]_i_4_n_5 ),
        .I2(\icmp_ln230_reg_197[0]_i_5_n_5 ),
        .I3(\icmp_ln230_reg_197_reg[0] [6]),
        .I4(\j_fu_76[9]_i_3_n_5 ),
        .I5(\j_fu_76_reg[10]_0 [6]),
        .O(icmp_ln230_fu_153_p2));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \icmp_ln230_reg_197[0]_i_3 
       (.I0(\j_fu_76_reg[10]_0 [10]),
        .I1(\icmp_ln230_reg_197_reg[0] [10]),
        .I2(\j_fu_76_reg[10]_0 [9]),
        .I3(ap_loop_init_int),
        .I4(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I5(\icmp_ln230_reg_197_reg[0] [9]),
        .O(\icmp_ln230_reg_197[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0041000000000041)) 
    \icmp_ln230_reg_197[0]_i_4 
       (.I0(\icmp_ln230_reg_197[0]_i_6_n_5 ),
        .I1(\icmp_ln230_reg_197_reg[0] [5]),
        .I2(\icmp_ln230_reg_197[0]_i_7_n_5 ),
        .I3(\icmp_ln230_reg_197[0]_i_8_n_5 ),
        .I4(\icmp_ln230_reg_197_reg[0] [0]),
        .I5(\icmp_ln230_reg_197[0]_i_9_n_5 ),
        .O(\icmp_ln230_reg_197[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \icmp_ln230_reg_197[0]_i_5 
       (.I0(\j_fu_76_reg[10]_0 [8]),
        .I1(\icmp_ln230_reg_197_reg[0] [8]),
        .I2(\j_fu_76_reg[10]_0 [7]),
        .I3(ap_loop_init_int),
        .I4(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I5(\icmp_ln230_reg_197_reg[0] [7]),
        .O(\icmp_ln230_reg_197[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \icmp_ln230_reg_197[0]_i_6 
       (.I0(\j_fu_76_reg[10]_0 [4]),
        .I1(\icmp_ln230_reg_197_reg[0] [4]),
        .I2(\j_fu_76_reg[10]_0 [3]),
        .I3(ap_loop_init_int),
        .I4(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I5(\icmp_ln230_reg_197_reg[0] [3]),
        .O(\icmp_ln230_reg_197[0]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \icmp_ln230_reg_197[0]_i_7 
       (.I0(\j_fu_76_reg[10]_0 [5]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .O(\icmp_ln230_reg_197[0]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \icmp_ln230_reg_197[0]_i_8 
       (.I0(\j_fu_76_reg[10]_0 [2]),
        .I1(\icmp_ln230_reg_197_reg[0] [2]),
        .I2(\j_fu_76_reg[10]_0 [1]),
        .I3(ap_loop_init_int),
        .I4(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I5(\icmp_ln230_reg_197_reg[0] [1]),
        .O(\icmp_ln230_reg_197[0]_i_8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \icmp_ln230_reg_197[0]_i_9 
       (.I0(\j_fu_76_reg[10]_0 [0]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .O(\icmp_ln230_reg_197[0]_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_76[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\j_fu_76_reg[10]_0 [0]),
        .O(\j_fu_76_reg[10] [0]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \j_fu_76[10]_i_1 
       (.I0(icmp_ln230_fu_153_p2),
        .I1(\j_fu_76[10]_i_4_n_5 ),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \j_fu_76[10]_i_2 
       (.I0(\j_fu_76[10]_i_4_n_5 ),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I2(icmp_ln230_fu_153_p2),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \j_fu_76[10]_i_3 
       (.I0(\j_fu_76_reg[10]_0 [10]),
        .I1(\j_fu_76[10]_i_5_n_5 ),
        .I2(\j_fu_76_reg[10]_0 [9]),
        .I3(ap_loop_init_int),
        .O(\j_fu_76_reg[10] [10]));
  LUT5 #(
    .INIT(32'h00007F00)) 
    \j_fu_76[10]_i_4 
       (.I0(m_axis_video_TREADY_int_regslice),
        .I1(imgUnzip_empty_n),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_3),
        .O(\j_fu_76[10]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h2A00000000000000)) 
    \j_fu_76[10]_i_5 
       (.I0(\j_fu_76_reg[10]_0 [8]),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\j_fu_76_reg[10]_0 [6]),
        .I4(\j_fu_76[9]_i_2_n_5 ),
        .I5(\j_fu_76_reg[10]_0 [7]),
        .O(\j_fu_76[10]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \j_fu_76[1]_i_1 
       (.I0(\j_fu_76_reg[10]_0 [0]),
        .I1(ap_loop_init_int),
        .I2(\j_fu_76_reg[10]_0 [1]),
        .O(\j_fu_76_reg[10] [1]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT4 #(
    .INIT(16'h060A)) 
    \j_fu_76[2]_i_1 
       (.I0(\j_fu_76_reg[10]_0 [2]),
        .I1(\j_fu_76_reg[10]_0 [1]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_76_reg[10]_0 [0]),
        .O(\j_fu_76_reg[10] [2]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT5 #(
    .INIT(32'h060A0A0A)) 
    \j_fu_76[3]_i_1 
       (.I0(\j_fu_76_reg[10]_0 [3]),
        .I1(\j_fu_76_reg[10]_0 [0]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_76_reg[10]_0 [1]),
        .I4(\j_fu_76_reg[10]_0 [2]),
        .O(\j_fu_76_reg[10] [3]));
  LUT6 #(
    .INIT(64'h006A00AA00AA00AA)) 
    \j_fu_76[4]_i_1 
       (.I0(\j_fu_76_reg[10]_0 [4]),
        .I1(\j_fu_76_reg[10]_0 [2]),
        .I2(\j_fu_76_reg[10]_0 [1]),
        .I3(\j_fu_76[9]_i_3_n_5 ),
        .I4(\j_fu_76_reg[10]_0 [0]),
        .I5(\j_fu_76_reg[10]_0 [3]),
        .O(\j_fu_76_reg[10] [4]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT4 #(
    .INIT(16'hB444)) 
    \j_fu_76[5]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\j_fu_76_reg[10]_0 [5]),
        .I2(\j_fu_76[6]_i_2_n_5 ),
        .I3(\j_fu_76_reg[10]_0 [4]),
        .O(\j_fu_76_reg[10] [5]));
  LUT5 #(
    .INIT(32'h060A0A0A)) 
    \j_fu_76[6]_i_1 
       (.I0(\j_fu_76_reg[10]_0 [6]),
        .I1(\j_fu_76_reg[10]_0 [5]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_76_reg[10]_0 [4]),
        .I4(\j_fu_76[6]_i_2_n_5 ),
        .O(\j_fu_76_reg[10] [6]));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    \j_fu_76[6]_i_2 
       (.I0(\j_fu_76_reg[10]_0 [3]),
        .I1(\j_fu_76_reg[10]_0 [0]),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\j_fu_76_reg[10]_0 [1]),
        .I5(\j_fu_76_reg[10]_0 [2]),
        .O(\j_fu_76[6]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT4 #(
    .INIT(16'hB444)) 
    \j_fu_76[7]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\j_fu_76_reg[10]_0 [7]),
        .I2(\j_fu_76[9]_i_2_n_5 ),
        .I3(\j_fu_76_reg[10]_0 [6]),
        .O(\j_fu_76_reg[10] [7]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT5 #(
    .INIT(32'h12222222)) 
    \j_fu_76[8]_i_1 
       (.I0(\j_fu_76_reg[10]_0 [8]),
        .I1(ap_loop_init_int),
        .I2(\j_fu_76_reg[10]_0 [6]),
        .I3(\j_fu_76[9]_i_2_n_5 ),
        .I4(\j_fu_76_reg[10]_0 [7]),
        .O(\j_fu_76_reg[10] [8]));
  LUT6 #(
    .INIT(64'h00006AAA0000AAAA)) 
    \j_fu_76[9]_i_1 
       (.I0(\j_fu_76_reg[10]_0 [9]),
        .I1(\j_fu_76_reg[10]_0 [7]),
        .I2(\j_fu_76[9]_i_2_n_5 ),
        .I3(\j_fu_76_reg[10]_0 [6]),
        .I4(\j_fu_76[9]_i_3_n_5 ),
        .I5(\j_fu_76_reg[10]_0 [8]),
        .O(\j_fu_76_reg[10] [9]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT5 #(
    .INIT(32'h08880000)) 
    \j_fu_76[9]_i_2 
       (.I0(\j_fu_76[6]_i_2_n_5 ),
        .I1(\j_fu_76_reg[10]_0 [4]),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\j_fu_76_reg[10]_0 [5]),
        .O(\j_fu_76[9]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \j_fu_76[9]_i_3 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\j_fu_76[9]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h00000000BAAA8AAA)) 
    \sof_2_reg_133[0]_i_1 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER),
        .I1(\j_fu_76[10]_i_4_n_5 ),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\sof_2_reg_133_reg[0]_0 ),
        .I5(\sof_2_reg_133_reg[0]_1 ),
        .O(\sof_2_reg_133_reg[0] ));
  LUT5 #(
    .INIT(32'hCFCACACA)) 
    \sof_reg_88[0]_i_1 
       (.I0(\sof_2_reg_133_reg[0]_0 ),
        .I1(and_ln228_reg_207),
        .I2(ap_NS_fsm1),
        .I3(Q[0]),
        .I4(MultiPixStream2AXIvideo_U0_ap_start),
        .O(\sof_reg_88_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT5 #(
    .INIT(32'h0808AA08)) 
    \sof_reg_88[0]_i_2 
       (.I0(Q[1]),
        .I1(ap_done_cache),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .I4(\j_fu_76[10]_i_4_n_5 ),
        .O(ap_NS_fsm1));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init" *) 
module design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_8
   (\cmp161_i_reg_2170_reg[0] ,
    D,
    SR,
    icmp_ln633_fu_842_p2,
    E,
    ap_enable_reg_pp0_iter1_reg,
    \p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[9] ,
    \p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[9] ,
    \p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[9] ,
    \p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[9] ,
    \p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[9] ,
    \p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[9] ,
    \p_0_0_09481408_lcssa1458_i_load_reg_475_reg[9] ,
    \p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[9] ,
    \p_0_0_09501402_lcssa1454_i_load_reg_465_reg[9] ,
    \p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[9] ,
    \p_0_0_09491405_lcssa1456_i_load_reg_470_reg[9] ,
    \p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[9] ,
    \p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[9] ,
    \p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[9] ,
    \p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[9] ,
    address1,
    DI,
    and_ln833_fu_904_p2,
    S,
    icmp_ln772_fu_892_p2,
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg,
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_0,
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_1,
    ap_done_cache_reg_0,
    ap_clk,
    \cmp161_i_reg_2170_reg[0]_0 ,
    ap_block_pp0_stage0_subdone,
    ap_loop_exit_ready_pp0_iter3_reg,
    ap_rst_n,
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
    \ap_CS_fsm_reg[1] ,
    Q,
    \p_0_0_0948_21437_i_fu_280_reg[0] ,
    ap_enable_reg_pp0_iter1,
    icmp_ln643_reg_2154,
    \p_0_0_0950_114941505_i_fu_236_reg[9] ,
    q1,
    \p_0_0_0948_114981509_i_fu_244_reg[9] ,
    \p_0_0_0948_21437_i_fu_280_reg[9] ,
    \p_0_0_0948_21437_i_fu_280_reg[0]_0 ,
    \p_0_0_0948_21437_i_fu_280_reg[9]_0 ,
    \p_0_0_0948_21437_i_fu_280_reg[1] ,
    \p_0_0_0948_21437_i_fu_280_reg[2] ,
    \p_0_0_0948_21437_i_fu_280_reg[3] ,
    \p_0_0_0948_21437_i_fu_280_reg[4] ,
    \p_0_0_0948_21437_i_fu_280_reg[5] ,
    \p_0_0_0948_21437_i_fu_280_reg[6] ,
    \p_0_0_0948_21437_i_fu_280_reg[7] ,
    \p_0_0_0948_21437_i_fu_280_reg[8] ,
    \p_0_0_0948_21437_i_fu_280_reg[9]_1 ,
    \p_0_2_0_0_09101516_i_fu_256_reg[9] ,
    \p_0_0_0950_21431_i_fu_272_reg[9] ,
    \p_0_0_0950_21431_i_fu_272_reg[0] ,
    \p_0_0_0950_21431_i_fu_272_reg[9]_0 ,
    \p_0_0_0950_21431_i_fu_272_reg[1] ,
    \p_0_0_0950_21431_i_fu_272_reg[2] ,
    \p_0_0_0950_21431_i_fu_272_reg[3] ,
    \p_0_0_0950_21431_i_fu_272_reg[4] ,
    \p_0_0_0950_21431_i_fu_272_reg[5] ,
    \p_0_0_0950_21431_i_fu_272_reg[6] ,
    \p_0_0_0950_21431_i_fu_272_reg[7] ,
    \p_0_0_0950_21431_i_fu_272_reg[8] ,
    \p_0_0_0950_21431_i_fu_272_reg[9]_1 ,
    \p_0_0_0_0_09081512_i_fu_248_reg[9] ,
    \p_0_0_09481407_i_fu_268_reg[9] ,
    \p_0_0_09481407_i_fu_268_reg[9]_0 ,
    \p_0_0_09481407_i_fu_268_reg[9]_1 ,
    \p_0_2_0_0_09161504_i_fu_232_reg[9] ,
    \p_0_0_09501401_i_fu_260_reg[9] ,
    \p_0_0_09501401_i_fu_260_reg[9]_0 ,
    \p_0_0_0_0_09141500_i_fu_224_reg[9] ,
    \p_0_0_09491404_i_fu_264_reg[9] ,
    \p_0_0_09491404_i_fu_264_reg[9]_0 ,
    \p_0_1_0_0_09151502_i_fu_228_reg[9] ,
    \p_0_0_0949_21434_i_fu_276_reg[9] ,
    \p_0_0_0949_21434_i_fu_276_reg[0] ,
    \p_0_0_0949_21434_i_fu_276_reg[9]_0 ,
    \p_0_0_0949_21434_i_fu_276_reg[1] ,
    \p_0_0_0949_21434_i_fu_276_reg[2] ,
    \p_0_0_0949_21434_i_fu_276_reg[3] ,
    \p_0_0_0949_21434_i_fu_276_reg[4] ,
    \p_0_0_0949_21434_i_fu_276_reg[5] ,
    \p_0_0_0949_21434_i_fu_276_reg[6] ,
    \p_0_0_0949_21434_i_fu_276_reg[7] ,
    \p_0_0_0949_21434_i_fu_276_reg[8] ,
    \p_0_0_0949_21434_i_fu_276_reg[9]_1 ,
    \p_0_0_0949_114961507_i_fu_240_reg[9] ,
    \p_0_1_0_0_09091514_i_fu_252_reg[9] ,
    \icmp_ln633_reg_2150_reg[0] ,
    ram_reg_bram_1,
    \icmp_ln643_reg_2154_reg[0] ,
    cmp203_i_reg_550,
    x_phase_reg_451,
    \icmp_ln772_reg_2189_pp0_iter2_reg_reg[0]__0 ,
    \icmp_ln772_reg_2189_pp0_iter2_reg_reg[0]__0_0 );
  output \cmp161_i_reg_2170_reg[0] ;
  output [1:0]D;
  output [0:0]SR;
  output icmp_ln633_fu_842_p2;
  output [0:0]E;
  output [0:0]ap_enable_reg_pp0_iter1_reg;
  output [9:0]\p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[9] ;
  output [9:0]\p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[9] ;
  output [9:0]\p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[9] ;
  output [9:0]\p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[9] ;
  output [9:0]\p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[9] ;
  output [9:0]\p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[9] ;
  output [9:0]\p_0_0_09481408_lcssa1458_i_load_reg_475_reg[9] ;
  output [9:0]\p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[9] ;
  output [9:0]\p_0_0_09501402_lcssa1454_i_load_reg_465_reg[9] ;
  output [9:0]\p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[9] ;
  output [9:0]\p_0_0_09491405_lcssa1456_i_load_reg_470_reg[9] ;
  output [9:0]\p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[9] ;
  output [9:0]\p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[9] ;
  output [9:0]\p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[9] ;
  output [9:0]\p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[9] ;
  output [10:0]address1;
  output [5:0]DI;
  output and_ln833_fu_904_p2;
  output [5:0]S;
  output icmp_ln772_fu_892_p2;
  output [0:0]grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg;
  output grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_0;
  output grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_1;
  input ap_done_cache_reg_0;
  input ap_clk;
  input \cmp161_i_reg_2170_reg[0]_0 ;
  input ap_block_pp0_stage0_subdone;
  input ap_loop_exit_ready_pp0_iter3_reg;
  input ap_rst_n;
  input grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg;
  input [0:0]\ap_CS_fsm_reg[1] ;
  input [1:0]Q;
  input \p_0_0_0948_21437_i_fu_280_reg[0] ;
  input ap_enable_reg_pp0_iter1;
  input icmp_ln643_reg_2154;
  input [9:0]\p_0_0_0950_114941505_i_fu_236_reg[9] ;
  input [29:0]q1;
  input [9:0]\p_0_0_0948_114981509_i_fu_244_reg[9] ;
  input [9:0]\p_0_0_0948_21437_i_fu_280_reg[9] ;
  input \p_0_0_0948_21437_i_fu_280_reg[0]_0 ;
  input [9:0]\p_0_0_0948_21437_i_fu_280_reg[9]_0 ;
  input \p_0_0_0948_21437_i_fu_280_reg[1] ;
  input \p_0_0_0948_21437_i_fu_280_reg[2] ;
  input \p_0_0_0948_21437_i_fu_280_reg[3] ;
  input \p_0_0_0948_21437_i_fu_280_reg[4] ;
  input \p_0_0_0948_21437_i_fu_280_reg[5] ;
  input \p_0_0_0948_21437_i_fu_280_reg[6] ;
  input \p_0_0_0948_21437_i_fu_280_reg[7] ;
  input \p_0_0_0948_21437_i_fu_280_reg[8] ;
  input \p_0_0_0948_21437_i_fu_280_reg[9]_1 ;
  input [9:0]\p_0_2_0_0_09101516_i_fu_256_reg[9] ;
  input [9:0]\p_0_0_0950_21431_i_fu_272_reg[9] ;
  input \p_0_0_0950_21431_i_fu_272_reg[0] ;
  input [9:0]\p_0_0_0950_21431_i_fu_272_reg[9]_0 ;
  input \p_0_0_0950_21431_i_fu_272_reg[1] ;
  input \p_0_0_0950_21431_i_fu_272_reg[2] ;
  input \p_0_0_0950_21431_i_fu_272_reg[3] ;
  input \p_0_0_0950_21431_i_fu_272_reg[4] ;
  input \p_0_0_0950_21431_i_fu_272_reg[5] ;
  input \p_0_0_0950_21431_i_fu_272_reg[6] ;
  input \p_0_0_0950_21431_i_fu_272_reg[7] ;
  input \p_0_0_0950_21431_i_fu_272_reg[8] ;
  input \p_0_0_0950_21431_i_fu_272_reg[9]_1 ;
  input [9:0]\p_0_0_0_0_09081512_i_fu_248_reg[9] ;
  input [9:0]\p_0_0_09481407_i_fu_268_reg[9] ;
  input [29:0]\p_0_0_09481407_i_fu_268_reg[9]_0 ;
  input [9:0]\p_0_0_09481407_i_fu_268_reg[9]_1 ;
  input [9:0]\p_0_2_0_0_09161504_i_fu_232_reg[9] ;
  input [9:0]\p_0_0_09501401_i_fu_260_reg[9] ;
  input [9:0]\p_0_0_09501401_i_fu_260_reg[9]_0 ;
  input [9:0]\p_0_0_0_0_09141500_i_fu_224_reg[9] ;
  input [9:0]\p_0_0_09491404_i_fu_264_reg[9] ;
  input [9:0]\p_0_0_09491404_i_fu_264_reg[9]_0 ;
  input [9:0]\p_0_1_0_0_09151502_i_fu_228_reg[9] ;
  input [9:0]\p_0_0_0949_21434_i_fu_276_reg[9] ;
  input \p_0_0_0949_21434_i_fu_276_reg[0] ;
  input [9:0]\p_0_0_0949_21434_i_fu_276_reg[9]_0 ;
  input \p_0_0_0949_21434_i_fu_276_reg[1] ;
  input \p_0_0_0949_21434_i_fu_276_reg[2] ;
  input \p_0_0_0949_21434_i_fu_276_reg[3] ;
  input \p_0_0_0949_21434_i_fu_276_reg[4] ;
  input \p_0_0_0949_21434_i_fu_276_reg[5] ;
  input \p_0_0_0949_21434_i_fu_276_reg[6] ;
  input \p_0_0_0949_21434_i_fu_276_reg[7] ;
  input \p_0_0_0949_21434_i_fu_276_reg[8] ;
  input \p_0_0_0949_21434_i_fu_276_reg[9]_1 ;
  input [9:0]\p_0_0_0949_114961507_i_fu_240_reg[9] ;
  input [9:0]\p_0_1_0_0_09091514_i_fu_252_reg[9] ;
  input [10:0]\icmp_ln633_reg_2150_reg[0] ;
  input [10:0]ram_reg_bram_1;
  input [10:0]\icmp_ln643_reg_2154_reg[0] ;
  input cmp203_i_reg_550;
  input x_phase_reg_451;
  input [0:0]\icmp_ln772_reg_2189_pp0_iter2_reg_reg[0]__0 ;
  input \icmp_ln772_reg_2189_pp0_iter2_reg_reg[0]__0_0 ;

  wire [1:0]D;
  wire [5:0]DI;
  wire [0:0]E;
  wire [1:0]Q;
  wire [5:0]S;
  wire [0:0]SR;
  wire [10:0]address1;
  wire and_ln833_fu_904_p2;
  wire [0:0]\ap_CS_fsm_reg[1] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_5;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire [0:0]ap_enable_reg_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_5;
  wire ap_rst_n;
  wire \cmp161_i_reg_2170[0]_i_2_n_5 ;
  wire \cmp161_i_reg_2170[0]_i_3_n_5 ;
  wire \cmp161_i_reg_2170[0]_i_4_n_5 ;
  wire \cmp161_i_reg_2170_reg[0] ;
  wire \cmp161_i_reg_2170_reg[0]_0 ;
  wire cmp203_i_reg_550;
  wire grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg;
  wire [0:0]grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg;
  wire grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_0;
  wire grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_1;
  wire icmp_ln633_fu_842_p2;
  wire \icmp_ln633_reg_2150[0]_i_10_n_5 ;
  wire \icmp_ln633_reg_2150[0]_i_11_n_5 ;
  wire \icmp_ln633_reg_2150[0]_i_12_n_5 ;
  wire \icmp_ln633_reg_2150[0]_i_4_n_5 ;
  wire \icmp_ln633_reg_2150[0]_i_5_n_5 ;
  wire \icmp_ln633_reg_2150[0]_i_6_n_5 ;
  wire \icmp_ln633_reg_2150[0]_i_7_n_5 ;
  wire \icmp_ln633_reg_2150[0]_i_8_n_5 ;
  wire \icmp_ln633_reg_2150[0]_i_9_n_5 ;
  wire [10:0]\icmp_ln633_reg_2150_reg[0] ;
  wire icmp_ln643_reg_2154;
  wire [10:0]\icmp_ln643_reg_2154_reg[0] ;
  wire icmp_ln772_fu_892_p2;
  wire [0:0]\icmp_ln772_reg_2189_pp0_iter2_reg_reg[0]__0 ;
  wire \icmp_ln772_reg_2189_pp0_iter2_reg_reg[0]__0_0 ;
  wire [9:0]\p_0_0_09481407_i_fu_268_reg[9] ;
  wire [29:0]\p_0_0_09481407_i_fu_268_reg[9]_0 ;
  wire [9:0]\p_0_0_09481407_i_fu_268_reg[9]_1 ;
  wire [9:0]\p_0_0_09481408_lcssa1458_i_load_reg_475_reg[9] ;
  wire [9:0]\p_0_0_0948_114981509_i_fu_244_reg[9] ;
  wire [9:0]\p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[9] ;
  wire \p_0_0_0948_21437_i_fu_280_reg[0] ;
  wire \p_0_0_0948_21437_i_fu_280_reg[0]_0 ;
  wire \p_0_0_0948_21437_i_fu_280_reg[1] ;
  wire \p_0_0_0948_21437_i_fu_280_reg[2] ;
  wire \p_0_0_0948_21437_i_fu_280_reg[3] ;
  wire \p_0_0_0948_21437_i_fu_280_reg[4] ;
  wire \p_0_0_0948_21437_i_fu_280_reg[5] ;
  wire \p_0_0_0948_21437_i_fu_280_reg[6] ;
  wire \p_0_0_0948_21437_i_fu_280_reg[7] ;
  wire \p_0_0_0948_21437_i_fu_280_reg[8] ;
  wire [9:0]\p_0_0_0948_21437_i_fu_280_reg[9] ;
  wire [9:0]\p_0_0_0948_21437_i_fu_280_reg[9]_0 ;
  wire \p_0_0_0948_21437_i_fu_280_reg[9]_1 ;
  wire [9:0]\p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[9] ;
  wire [9:0]\p_0_0_09491404_i_fu_264_reg[9] ;
  wire [9:0]\p_0_0_09491404_i_fu_264_reg[9]_0 ;
  wire [9:0]\p_0_0_09491405_lcssa1456_i_load_reg_470_reg[9] ;
  wire [9:0]\p_0_0_0949_114961507_i_fu_240_reg[9] ;
  wire [9:0]\p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[9] ;
  wire \p_0_0_0949_21434_i_fu_276_reg[0] ;
  wire \p_0_0_0949_21434_i_fu_276_reg[1] ;
  wire \p_0_0_0949_21434_i_fu_276_reg[2] ;
  wire \p_0_0_0949_21434_i_fu_276_reg[3] ;
  wire \p_0_0_0949_21434_i_fu_276_reg[4] ;
  wire \p_0_0_0949_21434_i_fu_276_reg[5] ;
  wire \p_0_0_0949_21434_i_fu_276_reg[6] ;
  wire \p_0_0_0949_21434_i_fu_276_reg[7] ;
  wire \p_0_0_0949_21434_i_fu_276_reg[8] ;
  wire [9:0]\p_0_0_0949_21434_i_fu_276_reg[9] ;
  wire [9:0]\p_0_0_0949_21434_i_fu_276_reg[9]_0 ;
  wire \p_0_0_0949_21434_i_fu_276_reg[9]_1 ;
  wire [9:0]\p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[9] ;
  wire [9:0]\p_0_0_09501401_i_fu_260_reg[9] ;
  wire [9:0]\p_0_0_09501401_i_fu_260_reg[9]_0 ;
  wire [9:0]\p_0_0_09501402_lcssa1454_i_load_reg_465_reg[9] ;
  wire [9:0]\p_0_0_0950_114941505_i_fu_236_reg[9] ;
  wire [9:0]\p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[9] ;
  wire \p_0_0_0950_21431_i_fu_272_reg[0] ;
  wire \p_0_0_0950_21431_i_fu_272_reg[1] ;
  wire \p_0_0_0950_21431_i_fu_272_reg[2] ;
  wire \p_0_0_0950_21431_i_fu_272_reg[3] ;
  wire \p_0_0_0950_21431_i_fu_272_reg[4] ;
  wire \p_0_0_0950_21431_i_fu_272_reg[5] ;
  wire \p_0_0_0950_21431_i_fu_272_reg[6] ;
  wire \p_0_0_0950_21431_i_fu_272_reg[7] ;
  wire \p_0_0_0950_21431_i_fu_272_reg[8] ;
  wire [9:0]\p_0_0_0950_21431_i_fu_272_reg[9] ;
  wire [9:0]\p_0_0_0950_21431_i_fu_272_reg[9]_0 ;
  wire \p_0_0_0950_21431_i_fu_272_reg[9]_1 ;
  wire [9:0]\p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[9] ;
  wire [9:0]\p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[9] ;
  wire [9:0]\p_0_0_0_0_09081512_i_fu_248_reg[9] ;
  wire [9:0]\p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[9] ;
  wire [9:0]\p_0_0_0_0_09141500_i_fu_224_reg[9] ;
  wire [9:0]\p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[9] ;
  wire [9:0]\p_0_1_0_0_09091514_i_fu_252_reg[9] ;
  wire [9:0]\p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[9] ;
  wire [9:0]\p_0_1_0_0_09151502_i_fu_228_reg[9] ;
  wire [9:0]\p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[9] ;
  wire [9:0]\p_0_2_0_0_09101516_i_fu_256_reg[9] ;
  wire [9:0]\p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[9] ;
  wire [9:0]\p_0_2_0_0_09161504_i_fu_232_reg[9] ;
  wire [29:0]q1;
  wire ram_reg_bram_0_i_33__0_n_5;
  wire ram_reg_bram_0_i_34__0_n_5;
  wire ram_reg_bram_0_i_35__1_n_5;
  wire ram_reg_bram_0_i_36_n_5;
  wire ram_reg_bram_0_i_37_n_5;
  wire ram_reg_bram_0_i_38_n_5;
  wire ram_reg_bram_0_i_39_n_5;
  wire [10:0]ram_reg_bram_1;
  wire x_phase_reg_451;

  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln833_reg_2193_pp0_iter2_reg_reg[0]_srl3_i_1 
       (.I0(cmp203_i_reg_550),
        .I1(\cmp161_i_reg_2170[0]_i_2_n_5 ),
        .O(and_ln833_fu_904_p2));
  LUT6 #(
    .INIT(64'hEAFFEAEAAAAAAAAA)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_loop_exit_ready_pp0_iter3_reg),
        .I3(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg),
        .I4(ap_done_cache),
        .I5(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBFAABFBFAAAAAAAA)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(Q[0]),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_loop_exit_ready_pp0_iter3_reg),
        .I3(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg),
        .I4(ap_done_cache),
        .I5(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'hD5C0)) 
    ap_done_cache_i_1
       (.I0(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_loop_exit_ready_pp0_iter3_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_5),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1
       (.I0(icmp_ln633_fu_842_p2),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg),
        .O(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_0));
  LUT5 #(
    .INIT(32'hBBF3FBF3)) 
    ap_loop_init_int_i_1__0
       (.I0(ap_loop_exit_ready_pp0_iter3_reg),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg),
        .O(ap_loop_init_int_i_1__0_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \cmp161_i_reg_2170[0]_i_1 
       (.I0(\cmp161_i_reg_2170_reg[0]_0 ),
        .I1(\cmp161_i_reg_2170[0]_i_2_n_5 ),
        .I2(ap_block_pp0_stage0_subdone),
        .O(\cmp161_i_reg_2170_reg[0] ));
  LUT6 #(
    .INIT(64'h4400440044004404)) 
    \cmp161_i_reg_2170[0]_i_2 
       (.I0(\cmp161_i_reg_2170[0]_i_3_n_5 ),
        .I1(\cmp161_i_reg_2170[0]_i_4_n_5 ),
        .I2(ram_reg_bram_1[8]),
        .I3(ram_reg_bram_0_i_34__0_n_5),
        .I4(ram_reg_bram_1[10]),
        .I5(ram_reg_bram_1[9]),
        .O(\cmp161_i_reg_2170[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT5 #(
    .INIT(32'h00FF00FE)) 
    \cmp161_i_reg_2170[0]_i_3 
       (.I0(ram_reg_bram_1[1]),
        .I1(ram_reg_bram_1[0]),
        .I2(ram_reg_bram_1[2]),
        .I3(ram_reg_bram_0_i_34__0_n_5),
        .I4(ram_reg_bram_1[3]),
        .O(\cmp161_i_reg_2170[0]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT5 #(
    .INIT(32'hFF00FF01)) 
    \cmp161_i_reg_2170[0]_i_4 
       (.I0(ram_reg_bram_1[6]),
        .I1(ram_reg_bram_1[7]),
        .I2(ram_reg_bram_1[5]),
        .I3(ram_reg_bram_0_i_34__0_n_5),
        .I4(ram_reg_bram_1[4]),
        .O(\cmp161_i_reg_2170[0]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'hFF70)) 
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_i_1
       (.I0(icmp_ln633_fu_842_p2),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg),
        .I3(Q[0]),
        .O(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln633_reg_2150[0]_i_10 
       (.I0(ram_reg_bram_1[7]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .O(\icmp_ln633_reg_2150[0]_i_10_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln633_reg_2150[0]_i_11 
       (.I0(ram_reg_bram_1[8]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .O(\icmp_ln633_reg_2150[0]_i_11_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln633_reg_2150[0]_i_12 
       (.I0(ram_reg_bram_1[6]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .O(\icmp_ln633_reg_2150[0]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000001001)) 
    \icmp_ln633_reg_2150[0]_i_2 
       (.I0(\icmp_ln633_reg_2150[0]_i_4_n_5 ),
        .I1(\icmp_ln633_reg_2150[0]_i_5_n_5 ),
        .I2(\icmp_ln633_reg_2150_reg[0] [5]),
        .I3(ram_reg_bram_0_i_37_n_5),
        .I4(\icmp_ln633_reg_2150[0]_i_6_n_5 ),
        .I5(\icmp_ln633_reg_2150[0]_i_7_n_5 ),
        .O(icmp_ln633_fu_842_p2));
  LUT5 #(
    .INIT(32'hFF6FCCF6)) 
    \icmp_ln633_reg_2150[0]_i_4 
       (.I0(ram_reg_bram_1[10]),
        .I1(\icmp_ln633_reg_2150_reg[0] [10]),
        .I2(ram_reg_bram_1[9]),
        .I3(ram_reg_bram_0_i_34__0_n_5),
        .I4(\icmp_ln633_reg_2150_reg[0] [9]),
        .O(\icmp_ln633_reg_2150[0]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT5 #(
    .INIT(32'hFF6FCCF6)) 
    \icmp_ln633_reg_2150[0]_i_5 
       (.I0(ram_reg_bram_1[3]),
        .I1(\icmp_ln633_reg_2150_reg[0] [3]),
        .I2(ram_reg_bram_1[4]),
        .I3(ram_reg_bram_0_i_34__0_n_5),
        .I4(\icmp_ln633_reg_2150_reg[0] [4]),
        .O(\icmp_ln633_reg_2150[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF6FF66FF6FFFF)) 
    \icmp_ln633_reg_2150[0]_i_6 
       (.I0(\icmp_ln633_reg_2150[0]_i_8_n_5 ),
        .I1(\icmp_ln633_reg_2150_reg[0] [0]),
        .I2(\icmp_ln633_reg_2150_reg[0] [2]),
        .I3(\icmp_ln633_reg_2150[0]_i_9_n_5 ),
        .I4(\icmp_ln633_reg_2150_reg[0] [1]),
        .I5(ram_reg_bram_0_i_38_n_5),
        .O(\icmp_ln633_reg_2150[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln633_reg_2150[0]_i_7 
       (.I0(\icmp_ln633_reg_2150_reg[0] [7]),
        .I1(\icmp_ln633_reg_2150[0]_i_10_n_5 ),
        .I2(\icmp_ln633_reg_2150_reg[0] [8]),
        .I3(\icmp_ln633_reg_2150[0]_i_11_n_5 ),
        .I4(\icmp_ln633_reg_2150[0]_i_12_n_5 ),
        .I5(\icmp_ln633_reg_2150_reg[0] [6]),
        .O(\icmp_ln633_reg_2150[0]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln633_reg_2150[0]_i_8 
       (.I0(ram_reg_bram_1[0]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .O(\icmp_ln633_reg_2150[0]_i_8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln633_reg_2150[0]_i_9 
       (.I0(ram_reg_bram_1[2]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .O(\icmp_ln633_reg_2150[0]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'h8A)) 
    icmp_ln643_fu_864_p2_carry_i_1
       (.I0(\icmp_ln643_reg_2154_reg[0] [10]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(ram_reg_bram_1[10]),
        .O(DI[5]));
  LUT5 #(
    .INIT(32'h00903309)) 
    icmp_ln643_fu_864_p2_carry_i_10
       (.I0(ram_reg_bram_1[5]),
        .I1(\icmp_ln643_reg_2154_reg[0] [5]),
        .I2(ram_reg_bram_1[4]),
        .I3(ram_reg_bram_0_i_34__0_n_5),
        .I4(\icmp_ln643_reg_2154_reg[0] [4]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h00903309)) 
    icmp_ln643_fu_864_p2_carry_i_11
       (.I0(ram_reg_bram_1[3]),
        .I1(\icmp_ln643_reg_2154_reg[0] [3]),
        .I2(ram_reg_bram_1[2]),
        .I3(ram_reg_bram_0_i_34__0_n_5),
        .I4(\icmp_ln643_reg_2154_reg[0] [2]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h00903309)) 
    icmp_ln643_fu_864_p2_carry_i_12
       (.I0(ram_reg_bram_1[1]),
        .I1(\icmp_ln643_reg_2154_reg[0] [1]),
        .I2(ram_reg_bram_1[0]),
        .I3(ram_reg_bram_0_i_34__0_n_5),
        .I4(\icmp_ln643_reg_2154_reg[0] [0]),
        .O(S[0]));
  LUT5 #(
    .INIT(32'hCE8AEF8A)) 
    icmp_ln643_fu_864_p2_carry_i_2
       (.I0(\icmp_ln643_reg_2154_reg[0] [9]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(ram_reg_bram_1[9]),
        .I3(\icmp_ln643_reg_2154_reg[0] [8]),
        .I4(ram_reg_bram_1[8]),
        .O(DI[4]));
  LUT5 #(
    .INIT(32'hCE8AEF8A)) 
    icmp_ln643_fu_864_p2_carry_i_3
       (.I0(\icmp_ln643_reg_2154_reg[0] [7]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(ram_reg_bram_1[7]),
        .I3(\icmp_ln643_reg_2154_reg[0] [6]),
        .I4(ram_reg_bram_1[6]),
        .O(DI[3]));
  LUT5 #(
    .INIT(32'hCE8AEF8A)) 
    icmp_ln643_fu_864_p2_carry_i_4
       (.I0(\icmp_ln643_reg_2154_reg[0] [5]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(ram_reg_bram_1[5]),
        .I3(\icmp_ln643_reg_2154_reg[0] [4]),
        .I4(ram_reg_bram_1[4]),
        .O(DI[2]));
  LUT5 #(
    .INIT(32'hCE8AEF8A)) 
    icmp_ln643_fu_864_p2_carry_i_5
       (.I0(\icmp_ln643_reg_2154_reg[0] [3]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(ram_reg_bram_1[3]),
        .I3(\icmp_ln643_reg_2154_reg[0] [2]),
        .I4(ram_reg_bram_1[2]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'hF2A2FBA2)) 
    icmp_ln643_fu_864_p2_carry_i_6
       (.I0(\icmp_ln643_reg_2154_reg[0] [1]),
        .I1(ram_reg_bram_1[1]),
        .I2(ram_reg_bram_0_i_34__0_n_5),
        .I3(\icmp_ln643_reg_2154_reg[0] [0]),
        .I4(ram_reg_bram_1[0]),
        .O(DI[0]));
  LUT3 #(
    .INIT(8'h4B)) 
    icmp_ln643_fu_864_p2_carry_i_7
       (.I0(ram_reg_bram_0_i_34__0_n_5),
        .I1(ram_reg_bram_1[10]),
        .I2(\icmp_ln643_reg_2154_reg[0] [10]),
        .O(S[5]));
  LUT5 #(
    .INIT(32'h00903309)) 
    icmp_ln643_fu_864_p2_carry_i_8
       (.I0(ram_reg_bram_1[9]),
        .I1(\icmp_ln643_reg_2154_reg[0] [9]),
        .I2(ram_reg_bram_1[8]),
        .I3(ram_reg_bram_0_i_34__0_n_5),
        .I4(\icmp_ln643_reg_2154_reg[0] [8]),
        .O(S[4]));
  LUT5 #(
    .INIT(32'h00903309)) 
    icmp_ln643_fu_864_p2_carry_i_9
       (.I0(ram_reg_bram_1[7]),
        .I1(\icmp_ln643_reg_2154_reg[0] [7]),
        .I2(ram_reg_bram_1[6]),
        .I3(ram_reg_bram_0_i_34__0_n_5),
        .I4(\icmp_ln643_reg_2154_reg[0] [6]),
        .O(S[3]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT5 #(
    .INIT(32'h00006696)) 
    \icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_1 
       (.I0(x_phase_reg_451),
        .I1(\icmp_ln772_reg_2189_pp0_iter2_reg_reg[0]__0 ),
        .I2(ram_reg_bram_1[0]),
        .I3(ram_reg_bram_0_i_34__0_n_5),
        .I4(\icmp_ln772_reg_2189_pp0_iter2_reg_reg[0]__0_0 ),
        .O(icmp_ln772_fu_892_p2));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_09481407_i_fu_268[0]_i_1 
       (.I0(\p_0_0_09481407_i_fu_268_reg[9] [0]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [20]),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_09481407_i_fu_268_reg[9]_1 [0]),
        .O(\p_0_0_09481408_lcssa1458_i_load_reg_475_reg[9] [0]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_09481407_i_fu_268[1]_i_1 
       (.I0(\p_0_0_09481407_i_fu_268_reg[9] [1]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [21]),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_09481407_i_fu_268_reg[9]_1 [1]),
        .O(\p_0_0_09481408_lcssa1458_i_load_reg_475_reg[9] [1]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_09481407_i_fu_268[2]_i_1 
       (.I0(\p_0_0_09481407_i_fu_268_reg[9] [2]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [22]),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_09481407_i_fu_268_reg[9]_1 [2]),
        .O(\p_0_0_09481408_lcssa1458_i_load_reg_475_reg[9] [2]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_09481407_i_fu_268[3]_i_1 
       (.I0(\p_0_0_09481407_i_fu_268_reg[9] [3]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [23]),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_09481407_i_fu_268_reg[9]_1 [3]),
        .O(\p_0_0_09481408_lcssa1458_i_load_reg_475_reg[9] [3]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_09481407_i_fu_268[4]_i_1 
       (.I0(\p_0_0_09481407_i_fu_268_reg[9] [4]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [24]),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_09481407_i_fu_268_reg[9]_1 [4]),
        .O(\p_0_0_09481408_lcssa1458_i_load_reg_475_reg[9] [4]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_09481407_i_fu_268[5]_i_1 
       (.I0(\p_0_0_09481407_i_fu_268_reg[9] [5]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [25]),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_09481407_i_fu_268_reg[9]_1 [5]),
        .O(\p_0_0_09481408_lcssa1458_i_load_reg_475_reg[9] [5]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_09481407_i_fu_268[6]_i_1 
       (.I0(\p_0_0_09481407_i_fu_268_reg[9] [6]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [26]),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_09481407_i_fu_268_reg[9]_1 [6]),
        .O(\p_0_0_09481408_lcssa1458_i_load_reg_475_reg[9] [6]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_09481407_i_fu_268[7]_i_1 
       (.I0(\p_0_0_09481407_i_fu_268_reg[9] [7]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [27]),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_09481407_i_fu_268_reg[9]_1 [7]),
        .O(\p_0_0_09481408_lcssa1458_i_load_reg_475_reg[9] [7]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_09481407_i_fu_268[8]_i_1 
       (.I0(\p_0_0_09481407_i_fu_268_reg[9] [8]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [28]),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_09481407_i_fu_268_reg[9]_1 [8]),
        .O(\p_0_0_09481408_lcssa1458_i_load_reg_475_reg[9] [8]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_09481407_i_fu_268[9]_i_1 
       (.I0(\p_0_0_09481407_i_fu_268_reg[9] [9]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [29]),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_09481407_i_fu_268_reg[9]_1 [9]),
        .O(\p_0_0_09481408_lcssa1458_i_load_reg_475_reg[9] [9]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0948_114981509_i_fu_244[0]_i_1 
       (.I0(\p_0_0_0948_114981509_i_fu_244_reg[9] [0]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(q1[20]),
        .O(\p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0948_114981509_i_fu_244[1]_i_1 
       (.I0(\p_0_0_0948_114981509_i_fu_244_reg[9] [1]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(q1[21]),
        .O(\p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0948_114981509_i_fu_244[2]_i_1 
       (.I0(\p_0_0_0948_114981509_i_fu_244_reg[9] [2]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(q1[22]),
        .O(\p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0948_114981509_i_fu_244[3]_i_1 
       (.I0(\p_0_0_0948_114981509_i_fu_244_reg[9] [3]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(q1[23]),
        .O(\p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0948_114981509_i_fu_244[4]_i_1 
       (.I0(\p_0_0_0948_114981509_i_fu_244_reg[9] [4]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(q1[24]),
        .O(\p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[9] [4]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0948_114981509_i_fu_244[5]_i_1 
       (.I0(\p_0_0_0948_114981509_i_fu_244_reg[9] [5]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(q1[25]),
        .O(\p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[9] [5]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0948_114981509_i_fu_244[6]_i_1 
       (.I0(\p_0_0_0948_114981509_i_fu_244_reg[9] [6]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(q1[26]),
        .O(\p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[9] [6]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0948_114981509_i_fu_244[7]_i_1 
       (.I0(\p_0_0_0948_114981509_i_fu_244_reg[9] [7]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(q1[27]),
        .O(\p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[9] [7]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0948_114981509_i_fu_244[8]_i_1 
       (.I0(\p_0_0_0948_114981509_i_fu_244_reg[9] [8]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(q1[28]),
        .O(\p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0948_114981509_i_fu_244[9]_i_1 
       (.I0(\p_0_0_0948_114981509_i_fu_244_reg[9] [9]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(q1[29]),
        .O(\p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[9] [9]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_0948_21437_i_fu_280[0]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[9] [0]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_0948_21437_i_fu_280_reg[9]_0 [0]),
        .O(\p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[9] [0]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_0948_21437_i_fu_280[1]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[9] [1]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0948_21437_i_fu_280_reg[1] ),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_0948_21437_i_fu_280_reg[9]_0 [1]),
        .O(\p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[9] [1]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_0948_21437_i_fu_280[2]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[9] [2]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0948_21437_i_fu_280_reg[2] ),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_0948_21437_i_fu_280_reg[9]_0 [2]),
        .O(\p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[9] [2]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_0948_21437_i_fu_280[3]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[9] [3]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0948_21437_i_fu_280_reg[3] ),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_0948_21437_i_fu_280_reg[9]_0 [3]),
        .O(\p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[9] [3]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_0948_21437_i_fu_280[4]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[9] [4]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0948_21437_i_fu_280_reg[4] ),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_0948_21437_i_fu_280_reg[9]_0 [4]),
        .O(\p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[9] [4]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_0948_21437_i_fu_280[5]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[9] [5]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0948_21437_i_fu_280_reg[5] ),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_0948_21437_i_fu_280_reg[9]_0 [5]),
        .O(\p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[9] [5]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_0948_21437_i_fu_280[6]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[9] [6]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0948_21437_i_fu_280_reg[6] ),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_0948_21437_i_fu_280_reg[9]_0 [6]),
        .O(\p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[9] [6]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_0948_21437_i_fu_280[7]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[9] [7]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0948_21437_i_fu_280_reg[7] ),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_0948_21437_i_fu_280_reg[9]_0 [7]),
        .O(\p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[9] [7]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_0948_21437_i_fu_280[8]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[9] [8]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0948_21437_i_fu_280_reg[8] ),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_0948_21437_i_fu_280_reg[9]_0 [8]),
        .O(\p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[9] [8]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_0948_21437_i_fu_280[9]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[9] [9]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0948_21437_i_fu_280_reg[9]_1 ),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_0948_21437_i_fu_280_reg[9]_0 [9]),
        .O(\p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[9] [9]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_09491404_i_fu_264[0]_i_1 
       (.I0(\p_0_0_09491404_i_fu_264_reg[9] [0]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [10]),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_09491404_i_fu_264_reg[9]_0 [0]),
        .O(\p_0_0_09491405_lcssa1456_i_load_reg_470_reg[9] [0]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_09491404_i_fu_264[1]_i_1 
       (.I0(\p_0_0_09491404_i_fu_264_reg[9] [1]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [11]),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_09491404_i_fu_264_reg[9]_0 [1]),
        .O(\p_0_0_09491405_lcssa1456_i_load_reg_470_reg[9] [1]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_09491404_i_fu_264[2]_i_1 
       (.I0(\p_0_0_09491404_i_fu_264_reg[9] [2]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [12]),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_09491404_i_fu_264_reg[9]_0 [2]),
        .O(\p_0_0_09491405_lcssa1456_i_load_reg_470_reg[9] [2]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_09491404_i_fu_264[3]_i_1 
       (.I0(\p_0_0_09491404_i_fu_264_reg[9] [3]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [13]),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_09491404_i_fu_264_reg[9]_0 [3]),
        .O(\p_0_0_09491405_lcssa1456_i_load_reg_470_reg[9] [3]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_09491404_i_fu_264[4]_i_1 
       (.I0(\p_0_0_09491404_i_fu_264_reg[9] [4]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [14]),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_09491404_i_fu_264_reg[9]_0 [4]),
        .O(\p_0_0_09491405_lcssa1456_i_load_reg_470_reg[9] [4]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_09491404_i_fu_264[5]_i_1 
       (.I0(\p_0_0_09491404_i_fu_264_reg[9] [5]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [15]),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_09491404_i_fu_264_reg[9]_0 [5]),
        .O(\p_0_0_09491405_lcssa1456_i_load_reg_470_reg[9] [5]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_09491404_i_fu_264[6]_i_1 
       (.I0(\p_0_0_09491404_i_fu_264_reg[9] [6]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [16]),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_09491404_i_fu_264_reg[9]_0 [6]),
        .O(\p_0_0_09491405_lcssa1456_i_load_reg_470_reg[9] [6]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_09491404_i_fu_264[7]_i_1 
       (.I0(\p_0_0_09491404_i_fu_264_reg[9] [7]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [17]),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_09491404_i_fu_264_reg[9]_0 [7]),
        .O(\p_0_0_09491405_lcssa1456_i_load_reg_470_reg[9] [7]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_09491404_i_fu_264[8]_i_1 
       (.I0(\p_0_0_09491404_i_fu_264_reg[9] [8]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [18]),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_09491404_i_fu_264_reg[9]_0 [8]),
        .O(\p_0_0_09491405_lcssa1456_i_load_reg_470_reg[9] [8]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_09491404_i_fu_264[9]_i_1 
       (.I0(\p_0_0_09491404_i_fu_264_reg[9] [9]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [19]),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_09491404_i_fu_264_reg[9]_0 [9]),
        .O(\p_0_0_09491405_lcssa1456_i_load_reg_470_reg[9] [9]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0949_114961507_i_fu_240[0]_i_1 
       (.I0(\p_0_0_0949_114961507_i_fu_240_reg[9] [0]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(q1[10]),
        .O(\p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0949_114961507_i_fu_240[1]_i_1 
       (.I0(\p_0_0_0949_114961507_i_fu_240_reg[9] [1]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(q1[11]),
        .O(\p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0949_114961507_i_fu_240[2]_i_1 
       (.I0(\p_0_0_0949_114961507_i_fu_240_reg[9] [2]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(q1[12]),
        .O(\p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0949_114961507_i_fu_240[3]_i_1 
       (.I0(\p_0_0_0949_114961507_i_fu_240_reg[9] [3]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(q1[13]),
        .O(\p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0949_114961507_i_fu_240[4]_i_1 
       (.I0(\p_0_0_0949_114961507_i_fu_240_reg[9] [4]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(q1[14]),
        .O(\p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[9] [4]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0949_114961507_i_fu_240[5]_i_1 
       (.I0(\p_0_0_0949_114961507_i_fu_240_reg[9] [5]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(q1[15]),
        .O(\p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[9] [5]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0949_114961507_i_fu_240[6]_i_1 
       (.I0(\p_0_0_0949_114961507_i_fu_240_reg[9] [6]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(q1[16]),
        .O(\p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[9] [6]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0949_114961507_i_fu_240[7]_i_1 
       (.I0(\p_0_0_0949_114961507_i_fu_240_reg[9] [7]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(q1[17]),
        .O(\p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[9] [7]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0949_114961507_i_fu_240[8]_i_1 
       (.I0(\p_0_0_0949_114961507_i_fu_240_reg[9] [8]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(q1[18]),
        .O(\p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0949_114961507_i_fu_240[9]_i_1 
       (.I0(\p_0_0_0949_114961507_i_fu_240_reg[9] [9]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(q1[19]),
        .O(\p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[9] [9]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_0949_21434_i_fu_276[0]_i_1 
       (.I0(\p_0_0_0949_21434_i_fu_276_reg[9] [0]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0949_21434_i_fu_276_reg[0] ),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_0949_21434_i_fu_276_reg[9]_0 [0]),
        .O(\p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[9] [0]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_0949_21434_i_fu_276[1]_i_1 
       (.I0(\p_0_0_0949_21434_i_fu_276_reg[9] [1]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0949_21434_i_fu_276_reg[1] ),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_0949_21434_i_fu_276_reg[9]_0 [1]),
        .O(\p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[9] [1]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_0949_21434_i_fu_276[2]_i_1 
       (.I0(\p_0_0_0949_21434_i_fu_276_reg[9] [2]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0949_21434_i_fu_276_reg[2] ),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_0949_21434_i_fu_276_reg[9]_0 [2]),
        .O(\p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[9] [2]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_0949_21434_i_fu_276[3]_i_1 
       (.I0(\p_0_0_0949_21434_i_fu_276_reg[9] [3]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0949_21434_i_fu_276_reg[3] ),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_0949_21434_i_fu_276_reg[9]_0 [3]),
        .O(\p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[9] [3]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_0949_21434_i_fu_276[4]_i_1 
       (.I0(\p_0_0_0949_21434_i_fu_276_reg[9] [4]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0949_21434_i_fu_276_reg[4] ),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_0949_21434_i_fu_276_reg[9]_0 [4]),
        .O(\p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[9] [4]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_0949_21434_i_fu_276[5]_i_1 
       (.I0(\p_0_0_0949_21434_i_fu_276_reg[9] [5]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0949_21434_i_fu_276_reg[5] ),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_0949_21434_i_fu_276_reg[9]_0 [5]),
        .O(\p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[9] [5]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_0949_21434_i_fu_276[6]_i_1 
       (.I0(\p_0_0_0949_21434_i_fu_276_reg[9] [6]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0949_21434_i_fu_276_reg[6] ),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_0949_21434_i_fu_276_reg[9]_0 [6]),
        .O(\p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[9] [6]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_0949_21434_i_fu_276[7]_i_1 
       (.I0(\p_0_0_0949_21434_i_fu_276_reg[9] [7]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0949_21434_i_fu_276_reg[7] ),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_0949_21434_i_fu_276_reg[9]_0 [7]),
        .O(\p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[9] [7]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_0949_21434_i_fu_276[8]_i_1 
       (.I0(\p_0_0_0949_21434_i_fu_276_reg[9] [8]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0949_21434_i_fu_276_reg[8] ),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_0949_21434_i_fu_276_reg[9]_0 [8]),
        .O(\p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'hF400)) 
    \p_0_0_0949_21434_i_fu_276[9]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ram_reg_bram_0_i_34__0_n_5),
        .I3(ap_block_pp0_stage0_subdone),
        .O(E));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_0949_21434_i_fu_276[9]_i_2 
       (.I0(\p_0_0_0949_21434_i_fu_276_reg[9] [9]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0949_21434_i_fu_276_reg[9]_1 ),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_0949_21434_i_fu_276_reg[9]_0 [9]),
        .O(\p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[9] [9]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_09501401_i_fu_260[0]_i_1 
       (.I0(\p_0_0_09501401_i_fu_260_reg[9] [0]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [0]),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_09501401_i_fu_260_reg[9]_0 [0]),
        .O(\p_0_0_09501402_lcssa1454_i_load_reg_465_reg[9] [0]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_09501401_i_fu_260[1]_i_1 
       (.I0(\p_0_0_09501401_i_fu_260_reg[9] [1]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [1]),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_09501401_i_fu_260_reg[9]_0 [1]),
        .O(\p_0_0_09501402_lcssa1454_i_load_reg_465_reg[9] [1]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_09501401_i_fu_260[2]_i_1 
       (.I0(\p_0_0_09501401_i_fu_260_reg[9] [2]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [2]),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_09501401_i_fu_260_reg[9]_0 [2]),
        .O(\p_0_0_09501402_lcssa1454_i_load_reg_465_reg[9] [2]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_09501401_i_fu_260[3]_i_1 
       (.I0(\p_0_0_09501401_i_fu_260_reg[9] [3]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [3]),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_09501401_i_fu_260_reg[9]_0 [3]),
        .O(\p_0_0_09501402_lcssa1454_i_load_reg_465_reg[9] [3]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_09501401_i_fu_260[4]_i_1 
       (.I0(\p_0_0_09501401_i_fu_260_reg[9] [4]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [4]),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_09501401_i_fu_260_reg[9]_0 [4]),
        .O(\p_0_0_09501402_lcssa1454_i_load_reg_465_reg[9] [4]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_09501401_i_fu_260[5]_i_1 
       (.I0(\p_0_0_09501401_i_fu_260_reg[9] [5]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [5]),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_09501401_i_fu_260_reg[9]_0 [5]),
        .O(\p_0_0_09501402_lcssa1454_i_load_reg_465_reg[9] [5]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_09501401_i_fu_260[6]_i_1 
       (.I0(\p_0_0_09501401_i_fu_260_reg[9] [6]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [6]),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_09501401_i_fu_260_reg[9]_0 [6]),
        .O(\p_0_0_09501402_lcssa1454_i_load_reg_465_reg[9] [6]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_09501401_i_fu_260[7]_i_1 
       (.I0(\p_0_0_09501401_i_fu_260_reg[9] [7]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [7]),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_09501401_i_fu_260_reg[9]_0 [7]),
        .O(\p_0_0_09501402_lcssa1454_i_load_reg_465_reg[9] [7]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_09501401_i_fu_260[8]_i_1 
       (.I0(\p_0_0_09501401_i_fu_260_reg[9] [8]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [8]),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_09501401_i_fu_260_reg[9]_0 [8]),
        .O(\p_0_0_09501402_lcssa1454_i_load_reg_465_reg[9] [8]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_09501401_i_fu_260[9]_i_1 
       (.I0(\p_0_0_09501401_i_fu_260_reg[9] [9]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [9]),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_09501401_i_fu_260_reg[9]_0 [9]),
        .O(\p_0_0_09501402_lcssa1454_i_load_reg_465_reg[9] [9]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0950_114941505_i_fu_236[0]_i_1 
       (.I0(\p_0_0_0950_114941505_i_fu_236_reg[9] [0]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(q1[0]),
        .O(\p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0950_114941505_i_fu_236[1]_i_1 
       (.I0(\p_0_0_0950_114941505_i_fu_236_reg[9] [1]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(q1[1]),
        .O(\p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0950_114941505_i_fu_236[2]_i_1 
       (.I0(\p_0_0_0950_114941505_i_fu_236_reg[9] [2]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(q1[2]),
        .O(\p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0950_114941505_i_fu_236[3]_i_1 
       (.I0(\p_0_0_0950_114941505_i_fu_236_reg[9] [3]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(q1[3]),
        .O(\p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0950_114941505_i_fu_236[4]_i_1 
       (.I0(\p_0_0_0950_114941505_i_fu_236_reg[9] [4]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(q1[4]),
        .O(\p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[9] [4]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0950_114941505_i_fu_236[5]_i_1 
       (.I0(\p_0_0_0950_114941505_i_fu_236_reg[9] [5]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(q1[5]),
        .O(\p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[9] [5]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0950_114941505_i_fu_236[6]_i_1 
       (.I0(\p_0_0_0950_114941505_i_fu_236_reg[9] [6]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(q1[6]),
        .O(\p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[9] [6]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0950_114941505_i_fu_236[7]_i_1 
       (.I0(\p_0_0_0950_114941505_i_fu_236_reg[9] [7]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(q1[7]),
        .O(\p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[9] [7]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0950_114941505_i_fu_236[8]_i_1 
       (.I0(\p_0_0_0950_114941505_i_fu_236_reg[9] [8]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(q1[8]),
        .O(\p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0950_114941505_i_fu_236[9]_i_1 
       (.I0(\p_0_0_0950_114941505_i_fu_236_reg[9] [9]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(q1[9]),
        .O(\p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[9] [9]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_0950_21431_i_fu_272[0]_i_1 
       (.I0(\p_0_0_0950_21431_i_fu_272_reg[9] [0]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0950_21431_i_fu_272_reg[0] ),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_0950_21431_i_fu_272_reg[9]_0 [0]),
        .O(\p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[9] [0]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_0950_21431_i_fu_272[1]_i_1 
       (.I0(\p_0_0_0950_21431_i_fu_272_reg[9] [1]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0950_21431_i_fu_272_reg[1] ),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_0950_21431_i_fu_272_reg[9]_0 [1]),
        .O(\p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[9] [1]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_0950_21431_i_fu_272[2]_i_1 
       (.I0(\p_0_0_0950_21431_i_fu_272_reg[9] [2]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0950_21431_i_fu_272_reg[2] ),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_0950_21431_i_fu_272_reg[9]_0 [2]),
        .O(\p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[9] [2]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_0950_21431_i_fu_272[3]_i_1 
       (.I0(\p_0_0_0950_21431_i_fu_272_reg[9] [3]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0950_21431_i_fu_272_reg[3] ),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_0950_21431_i_fu_272_reg[9]_0 [3]),
        .O(\p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[9] [3]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_0950_21431_i_fu_272[4]_i_1 
       (.I0(\p_0_0_0950_21431_i_fu_272_reg[9] [4]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0950_21431_i_fu_272_reg[4] ),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_0950_21431_i_fu_272_reg[9]_0 [4]),
        .O(\p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[9] [4]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_0950_21431_i_fu_272[5]_i_1 
       (.I0(\p_0_0_0950_21431_i_fu_272_reg[9] [5]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0950_21431_i_fu_272_reg[5] ),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_0950_21431_i_fu_272_reg[9]_0 [5]),
        .O(\p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[9] [5]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_0950_21431_i_fu_272[6]_i_1 
       (.I0(\p_0_0_0950_21431_i_fu_272_reg[9] [6]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0950_21431_i_fu_272_reg[6] ),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_0950_21431_i_fu_272_reg[9]_0 [6]),
        .O(\p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[9] [6]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_0950_21431_i_fu_272[7]_i_1 
       (.I0(\p_0_0_0950_21431_i_fu_272_reg[9] [7]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0950_21431_i_fu_272_reg[7] ),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_0950_21431_i_fu_272_reg[9]_0 [7]),
        .O(\p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[9] [7]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_0950_21431_i_fu_272[8]_i_1 
       (.I0(\p_0_0_0950_21431_i_fu_272_reg[9] [8]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0950_21431_i_fu_272_reg[8] ),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_0950_21431_i_fu_272_reg[9]_0 [8]),
        .O(\p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[9] [8]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \p_0_0_0950_21431_i_fu_272[9]_i_1 
       (.I0(\p_0_0_0950_21431_i_fu_272_reg[9] [9]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0950_21431_i_fu_272_reg[9]_1 ),
        .I3(icmp_ln643_reg_2154),
        .I4(\cmp161_i_reg_2170_reg[0]_0 ),
        .I5(\p_0_0_0950_21431_i_fu_272_reg[9]_0 [9]),
        .O(\p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[9] [9]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_09081512_i_fu_248[0]_i_1 
       (.I0(\p_0_0_0_0_09081512_i_fu_248_reg[9] [0]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0950_21431_i_fu_272_reg[0] ),
        .O(\p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_09081512_i_fu_248[1]_i_1 
       (.I0(\p_0_0_0_0_09081512_i_fu_248_reg[9] [1]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0950_21431_i_fu_272_reg[1] ),
        .O(\p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_09081512_i_fu_248[2]_i_1 
       (.I0(\p_0_0_0_0_09081512_i_fu_248_reg[9] [2]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0950_21431_i_fu_272_reg[2] ),
        .O(\p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_09081512_i_fu_248[3]_i_1 
       (.I0(\p_0_0_0_0_09081512_i_fu_248_reg[9] [3]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0950_21431_i_fu_272_reg[3] ),
        .O(\p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_09081512_i_fu_248[4]_i_1 
       (.I0(\p_0_0_0_0_09081512_i_fu_248_reg[9] [4]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0950_21431_i_fu_272_reg[4] ),
        .O(\p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[9] [4]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_09081512_i_fu_248[5]_i_1 
       (.I0(\p_0_0_0_0_09081512_i_fu_248_reg[9] [5]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0950_21431_i_fu_272_reg[5] ),
        .O(\p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[9] [5]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_09081512_i_fu_248[6]_i_1 
       (.I0(\p_0_0_0_0_09081512_i_fu_248_reg[9] [6]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0950_21431_i_fu_272_reg[6] ),
        .O(\p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[9] [6]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_09081512_i_fu_248[7]_i_1 
       (.I0(\p_0_0_0_0_09081512_i_fu_248_reg[9] [7]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0950_21431_i_fu_272_reg[7] ),
        .O(\p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[9] [7]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_09081512_i_fu_248[8]_i_1 
       (.I0(\p_0_0_0_0_09081512_i_fu_248_reg[9] [8]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0950_21431_i_fu_272_reg[8] ),
        .O(\p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_09081512_i_fu_248[9]_i_1 
       (.I0(\p_0_0_0_0_09081512_i_fu_248_reg[9] [9]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0950_21431_i_fu_272_reg[9]_1 ),
        .O(\p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[9] [9]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_09141500_i_fu_224[0]_i_1 
       (.I0(\p_0_0_0_0_09141500_i_fu_224_reg[9] [0]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [0]),
        .O(\p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_09141500_i_fu_224[1]_i_1 
       (.I0(\p_0_0_0_0_09141500_i_fu_224_reg[9] [1]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [1]),
        .O(\p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_09141500_i_fu_224[2]_i_1 
       (.I0(\p_0_0_0_0_09141500_i_fu_224_reg[9] [2]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [2]),
        .O(\p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_09141500_i_fu_224[3]_i_1 
       (.I0(\p_0_0_0_0_09141500_i_fu_224_reg[9] [3]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [3]),
        .O(\p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_09141500_i_fu_224[4]_i_1 
       (.I0(\p_0_0_0_0_09141500_i_fu_224_reg[9] [4]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [4]),
        .O(\p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[9] [4]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_09141500_i_fu_224[5]_i_1 
       (.I0(\p_0_0_0_0_09141500_i_fu_224_reg[9] [5]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [5]),
        .O(\p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[9] [5]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_09141500_i_fu_224[6]_i_1 
       (.I0(\p_0_0_0_0_09141500_i_fu_224_reg[9] [6]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [6]),
        .O(\p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[9] [6]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_09141500_i_fu_224[7]_i_1 
       (.I0(\p_0_0_0_0_09141500_i_fu_224_reg[9] [7]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [7]),
        .O(\p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[9] [7]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_09141500_i_fu_224[8]_i_1 
       (.I0(\p_0_0_0_0_09141500_i_fu_224_reg[9] [8]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [8]),
        .O(\p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_09141500_i_fu_224[9]_i_1 
       (.I0(\p_0_0_0_0_09141500_i_fu_224_reg[9] [9]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [9]),
        .O(\p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[9] [9]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_09091514_i_fu_252[0]_i_1 
       (.I0(\p_0_1_0_0_09091514_i_fu_252_reg[9] [0]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0949_21434_i_fu_276_reg[0] ),
        .O(\p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_09091514_i_fu_252[1]_i_1 
       (.I0(\p_0_1_0_0_09091514_i_fu_252_reg[9] [1]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0949_21434_i_fu_276_reg[1] ),
        .O(\p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_09091514_i_fu_252[2]_i_1 
       (.I0(\p_0_1_0_0_09091514_i_fu_252_reg[9] [2]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0949_21434_i_fu_276_reg[2] ),
        .O(\p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_09091514_i_fu_252[3]_i_1 
       (.I0(\p_0_1_0_0_09091514_i_fu_252_reg[9] [3]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0949_21434_i_fu_276_reg[3] ),
        .O(\p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_09091514_i_fu_252[4]_i_1 
       (.I0(\p_0_1_0_0_09091514_i_fu_252_reg[9] [4]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0949_21434_i_fu_276_reg[4] ),
        .O(\p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[9] [4]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_09091514_i_fu_252[5]_i_1 
       (.I0(\p_0_1_0_0_09091514_i_fu_252_reg[9] [5]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0949_21434_i_fu_276_reg[5] ),
        .O(\p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[9] [5]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_09091514_i_fu_252[6]_i_1 
       (.I0(\p_0_1_0_0_09091514_i_fu_252_reg[9] [6]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0949_21434_i_fu_276_reg[6] ),
        .O(\p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[9] [6]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_09091514_i_fu_252[7]_i_1 
       (.I0(\p_0_1_0_0_09091514_i_fu_252_reg[9] [7]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0949_21434_i_fu_276_reg[7] ),
        .O(\p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[9] [7]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_09091514_i_fu_252[8]_i_1 
       (.I0(\p_0_1_0_0_09091514_i_fu_252_reg[9] [8]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0949_21434_i_fu_276_reg[8] ),
        .O(\p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT5 #(
    .INIT(32'hFF200000)) 
    \p_0_1_0_0_09091514_i_fu_252[9]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\p_0_0_0948_21437_i_fu_280_reg[0] ),
        .I2(icmp_ln643_reg_2154),
        .I3(ram_reg_bram_0_i_34__0_n_5),
        .I4(ap_block_pp0_stage0_subdone),
        .O(ap_enable_reg_pp0_iter1_reg));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_09091514_i_fu_252[9]_i_2 
       (.I0(\p_0_1_0_0_09091514_i_fu_252_reg[9] [9]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0949_21434_i_fu_276_reg[9]_1 ),
        .O(\p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[9] [9]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_09151502_i_fu_228[0]_i_1 
       (.I0(\p_0_1_0_0_09151502_i_fu_228_reg[9] [0]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [10]),
        .O(\p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_09151502_i_fu_228[1]_i_1 
       (.I0(\p_0_1_0_0_09151502_i_fu_228_reg[9] [1]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [11]),
        .O(\p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_09151502_i_fu_228[2]_i_1 
       (.I0(\p_0_1_0_0_09151502_i_fu_228_reg[9] [2]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [12]),
        .O(\p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_09151502_i_fu_228[3]_i_1 
       (.I0(\p_0_1_0_0_09151502_i_fu_228_reg[9] [3]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [13]),
        .O(\p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_09151502_i_fu_228[4]_i_1 
       (.I0(\p_0_1_0_0_09151502_i_fu_228_reg[9] [4]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [14]),
        .O(\p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[9] [4]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_09151502_i_fu_228[5]_i_1 
       (.I0(\p_0_1_0_0_09151502_i_fu_228_reg[9] [5]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [15]),
        .O(\p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[9] [5]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_09151502_i_fu_228[6]_i_1 
       (.I0(\p_0_1_0_0_09151502_i_fu_228_reg[9] [6]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [16]),
        .O(\p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[9] [6]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_09151502_i_fu_228[7]_i_1 
       (.I0(\p_0_1_0_0_09151502_i_fu_228_reg[9] [7]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [17]),
        .O(\p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[9] [7]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_09151502_i_fu_228[8]_i_1 
       (.I0(\p_0_1_0_0_09151502_i_fu_228_reg[9] [8]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [18]),
        .O(\p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_09151502_i_fu_228[9]_i_1 
       (.I0(\p_0_1_0_0_09151502_i_fu_228_reg[9] [9]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [19]),
        .O(\p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[9] [9]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_09101516_i_fu_256[0]_i_1 
       (.I0(\p_0_2_0_0_09101516_i_fu_256_reg[9] [0]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .O(\p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_09101516_i_fu_256[1]_i_1 
       (.I0(\p_0_2_0_0_09101516_i_fu_256_reg[9] [1]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0948_21437_i_fu_280_reg[1] ),
        .O(\p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_09101516_i_fu_256[2]_i_1 
       (.I0(\p_0_2_0_0_09101516_i_fu_256_reg[9] [2]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0948_21437_i_fu_280_reg[2] ),
        .O(\p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_09101516_i_fu_256[3]_i_1 
       (.I0(\p_0_2_0_0_09101516_i_fu_256_reg[9] [3]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0948_21437_i_fu_280_reg[3] ),
        .O(\p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_09101516_i_fu_256[4]_i_1 
       (.I0(\p_0_2_0_0_09101516_i_fu_256_reg[9] [4]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0948_21437_i_fu_280_reg[4] ),
        .O(\p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[9] [4]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_09101516_i_fu_256[5]_i_1 
       (.I0(\p_0_2_0_0_09101516_i_fu_256_reg[9] [5]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0948_21437_i_fu_280_reg[5] ),
        .O(\p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[9] [5]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_09101516_i_fu_256[6]_i_1 
       (.I0(\p_0_2_0_0_09101516_i_fu_256_reg[9] [6]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0948_21437_i_fu_280_reg[6] ),
        .O(\p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[9] [6]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_09101516_i_fu_256[7]_i_1 
       (.I0(\p_0_2_0_0_09101516_i_fu_256_reg[9] [7]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0948_21437_i_fu_280_reg[7] ),
        .O(\p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[9] [7]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_09101516_i_fu_256[8]_i_1 
       (.I0(\p_0_2_0_0_09101516_i_fu_256_reg[9] [8]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0948_21437_i_fu_280_reg[8] ),
        .O(\p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_09101516_i_fu_256[9]_i_1 
       (.I0(\p_0_2_0_0_09101516_i_fu_256_reg[9] [9]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_0948_21437_i_fu_280_reg[9]_1 ),
        .O(\p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[9] [9]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_09161504_i_fu_232[0]_i_1 
       (.I0(\p_0_2_0_0_09161504_i_fu_232_reg[9] [0]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [20]),
        .O(\p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_09161504_i_fu_232[1]_i_1 
       (.I0(\p_0_2_0_0_09161504_i_fu_232_reg[9] [1]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [21]),
        .O(\p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_09161504_i_fu_232[2]_i_1 
       (.I0(\p_0_2_0_0_09161504_i_fu_232_reg[9] [2]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [22]),
        .O(\p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_09161504_i_fu_232[3]_i_1 
       (.I0(\p_0_2_0_0_09161504_i_fu_232_reg[9] [3]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [23]),
        .O(\p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_09161504_i_fu_232[4]_i_1 
       (.I0(\p_0_2_0_0_09161504_i_fu_232_reg[9] [4]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [24]),
        .O(\p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[9] [4]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_09161504_i_fu_232[5]_i_1 
       (.I0(\p_0_2_0_0_09161504_i_fu_232_reg[9] [5]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [25]),
        .O(\p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[9] [5]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_09161504_i_fu_232[6]_i_1 
       (.I0(\p_0_2_0_0_09161504_i_fu_232_reg[9] [6]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [26]),
        .O(\p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[9] [6]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_09161504_i_fu_232[7]_i_1 
       (.I0(\p_0_2_0_0_09161504_i_fu_232_reg[9] [7]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [27]),
        .O(\p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[9] [7]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_09161504_i_fu_232[8]_i_1 
       (.I0(\p_0_2_0_0_09161504_i_fu_232_reg[9] [8]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [28]),
        .O(\p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_09161504_i_fu_232[9]_i_1 
       (.I0(\p_0_2_0_0_09161504_i_fu_232_reg[9] [9]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [29]),
        .O(\p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[9] [9]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT5 #(
    .INIT(32'h006A00AA)) 
    ram_reg_bram_0_i_10__3
       (.I0(ram_reg_bram_1[3]),
        .I1(ram_reg_bram_1[2]),
        .I2(ram_reg_bram_1[1]),
        .I3(ram_reg_bram_0_i_34__0_n_5),
        .I4(ram_reg_bram_1[0]),
        .O(address1[3]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'h060A)) 
    ram_reg_bram_0_i_11__1
       (.I0(ram_reg_bram_1[2]),
        .I1(ram_reg_bram_1[0]),
        .I2(ram_reg_bram_0_i_34__0_n_5),
        .I3(ram_reg_bram_1[1]),
        .O(address1[2]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'h06)) 
    ram_reg_bram_0_i_12__1
       (.I0(ram_reg_bram_1[0]),
        .I1(ram_reg_bram_1[1]),
        .I2(ram_reg_bram_0_i_34__0_n_5),
        .O(address1[1]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_bram_0_i_13__0
       (.I0(ram_reg_bram_0_i_34__0_n_5),
        .I1(ram_reg_bram_1[0]),
        .O(address1[0]));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFFFFFFF)) 
    ram_reg_bram_0_i_33__0
       (.I0(ram_reg_bram_1[8]),
        .I1(ram_reg_bram_1[5]),
        .I2(ram_reg_bram_0_i_34__0_n_5),
        .I3(ram_reg_bram_0_i_36_n_5),
        .I4(ram_reg_bram_1[6]),
        .I5(ram_reg_bram_1[7]),
        .O(ram_reg_bram_0_i_33__0_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_34__0
       (.I0(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(ram_reg_bram_0_i_34__0_n_5));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    ram_reg_bram_0_i_35__1
       (.I0(ram_reg_bram_1[4]),
        .I1(ram_reg_bram_1[2]),
        .I2(ram_reg_bram_0_i_38_n_5),
        .I3(ram_reg_bram_1[0]),
        .I4(ram_reg_bram_0_i_39_n_5),
        .I5(ram_reg_bram_0_i_37_n_5),
        .O(ram_reg_bram_0_i_35__1_n_5));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFFFFFFF)) 
    ram_reg_bram_0_i_36
       (.I0(ram_reg_bram_1[3]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(ram_reg_bram_1[0]),
        .I3(ram_reg_bram_1[1]),
        .I4(ram_reg_bram_1[2]),
        .I5(ram_reg_bram_1[4]),
        .O(ram_reg_bram_0_i_36_n_5));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_37
       (.I0(ram_reg_bram_1[5]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .O(ram_reg_bram_0_i_37_n_5));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_bram_0_i_38
       (.I0(ram_reg_bram_0_i_34__0_n_5),
        .I1(ram_reg_bram_1[1]),
        .O(ram_reg_bram_0_i_38_n_5));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_39
       (.I0(ram_reg_bram_1[3]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .O(ram_reg_bram_0_i_39_n_5));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'h009A)) 
    ram_reg_bram_0_i_3__2
       (.I0(ram_reg_bram_1[10]),
        .I1(ram_reg_bram_0_i_33__0_n_5),
        .I2(ram_reg_bram_1[9]),
        .I3(ram_reg_bram_0_i_34__0_n_5),
        .O(address1[10]));
  LUT6 #(
    .INIT(64'h2222122222222222)) 
    ram_reg_bram_0_i_4__3
       (.I0(ram_reg_bram_1[9]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(ram_reg_bram_1[7]),
        .I3(ram_reg_bram_1[6]),
        .I4(ram_reg_bram_0_i_35__1_n_5),
        .I5(ram_reg_bram_1[8]),
        .O(address1[9]));
  LUT6 #(
    .INIT(64'h0A060A0A0A0A0A0A)) 
    ram_reg_bram_0_i_5__2
       (.I0(ram_reg_bram_1[8]),
        .I1(ram_reg_bram_1[5]),
        .I2(ram_reg_bram_0_i_34__0_n_5),
        .I3(ram_reg_bram_0_i_36_n_5),
        .I4(ram_reg_bram_1[6]),
        .I5(ram_reg_bram_1[7]),
        .O(address1[8]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'h00A600AA)) 
    ram_reg_bram_0_i_6__3
       (.I0(ram_reg_bram_1[7]),
        .I1(ram_reg_bram_1[6]),
        .I2(ram_reg_bram_0_i_36_n_5),
        .I3(ram_reg_bram_0_i_34__0_n_5),
        .I4(ram_reg_bram_1[5]),
        .O(address1[7]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'h0A06)) 
    ram_reg_bram_0_i_7__3
       (.I0(ram_reg_bram_1[6]),
        .I1(ram_reg_bram_1[5]),
        .I2(ram_reg_bram_0_i_34__0_n_5),
        .I3(ram_reg_bram_0_i_36_n_5),
        .O(address1[6]));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    ram_reg_bram_0_i_8__3
       (.I0(ram_reg_bram_0_i_37_n_5),
        .I1(ram_reg_bram_1[4]),
        .I2(ram_reg_bram_1[2]),
        .I3(ram_reg_bram_0_i_38_n_5),
        .I4(ram_reg_bram_1[0]),
        .I5(ram_reg_bram_0_i_39_n_5),
        .O(address1[5]));
  LUT6 #(
    .INIT(64'h060A0A0A0A0A0A0A)) 
    ram_reg_bram_0_i_9__3
       (.I0(ram_reg_bram_1[4]),
        .I1(ram_reg_bram_1[3]),
        .I2(ram_reg_bram_0_i_34__0_n_5),
        .I3(ram_reg_bram_1[0]),
        .I4(ram_reg_bram_1[1]),
        .I5(ram_reg_bram_1[2]),
        .O(address1[4]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \x_fu_220[10]_i_1 
       (.I0(icmp_ln633_fu_842_p2),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(ap_block_pp0_stage0_subdone),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \x_fu_220[10]_i_2 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg),
        .I2(icmp_ln633_fu_842_p2),
        .O(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg));
endmodule

module design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1
   (CEP,
    D,
    ap_clk,
    B,
    P,
    DSP_ALU_INST,
    \icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0 ,
    ap_enable_reg_pp0_iter1,
    \icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_0 ,
    imgBayer_empty_n,
    icmp_ln328_reg_3813,
    \icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_1 ,
    \g_reg_4263_reg[15]_i_11 ,
    Q);
  output CEP;
  output [15:0]D;
  input ap_clk;
  input [13:0]B;
  input [9:0]P;
  input [23:0]DSP_ALU_INST;
  input \icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0 ;
  input ap_enable_reg_pp0_iter1;
  input \icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_0 ;
  input imgBayer_empty_n;
  input icmp_ln328_reg_3813;
  input \icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_1 ;
  input [24:0]\g_reg_4263_reg[15]_i_11 ;
  input [9:0]Q;

  wire [13:0]B;
  wire CEP;
  wire [15:0]D;
  wire [23:0]DSP_ALU_INST;
  wire [9:0]P;
  wire [9:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [24:0]\g_reg_4263_reg[15]_i_11 ;
  wire \icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0 ;
  wire \icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_0 ;
  wire \icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_1 ;
  wire icmp_ln328_reg_3813;
  wire imgBayer_empty_n;

  design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_0_20 design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_0_U
       (.B(B),
        .CEB1(CEP),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .\g_reg_4263_reg[15]_i_11_0 (\g_reg_4263_reg[15]_i_11 ),
        .\icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0 (\icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0 ),
        .\icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_0 (\icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_0 ),
        .\icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_1 (\icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_1 ),
        .icmp_ln328_reg_3813(icmp_ln328_reg_3813),
        .imgBayer_empty_n(imgBayer_empty_n));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1" *) 
module design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_17
   (P,
    CEP,
    ap_clk,
    B,
    DSP_ALU_INST,
    DSP_ALU_INST_0);
  output [24:0]P;
  input CEP;
  input ap_clk;
  input [13:0]B;
  input [9:0]DSP_ALU_INST;
  input [23:0]DSP_ALU_INST_0;

  wire [13:0]B;
  wire CEP;
  wire [9:0]DSP_ALU_INST;
  wire [23:0]DSP_ALU_INST_0;
  wire [24:0]P;
  wire ap_clk;

  design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_0 design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_0_U
       (.B(B),
        .CEP(CEP),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .P(P),
        .ap_clk(ap_clk));
endmodule

module design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_0
   (P,
    CEP,
    ap_clk,
    B,
    DSP_ALU_INST,
    DSP_ALU_INST_0);
  output [24:0]P;
  input CEP;
  input ap_clk;
  input [13:0]B;
  input [9:0]DSP_ALU_INST;
  input [23:0]DSP_ALU_INST_0;

  wire [13:0]B;
  wire CEP;
  wire [9:0]DSP_ALU_INST;
  wire [23:0]DSP_ALU_INST_0;
  wire [24:0]P;
  wire ap_clk;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[13],B[13],B[13],B[13],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEP),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEP),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_0" *) 
module design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_0_20
   (CEB1,
    D,
    ap_clk,
    B,
    P,
    DSP_ALU_INST,
    \icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0 ,
    ap_enable_reg_pp0_iter1,
    \icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_0 ,
    imgBayer_empty_n,
    icmp_ln328_reg_3813,
    \icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_1 ,
    \g_reg_4263_reg[15]_i_11_0 ,
    Q);
  output CEB1;
  output [15:0]D;
  input ap_clk;
  input [13:0]B;
  input [9:0]P;
  input [23:0]DSP_ALU_INST;
  input \icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0 ;
  input ap_enable_reg_pp0_iter1;
  input \icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_0 ;
  input imgBayer_empty_n;
  input icmp_ln328_reg_3813;
  input \icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_1 ;
  input [24:0]\g_reg_4263_reg[15]_i_11_0 ;
  input [9:0]Q;

  wire [13:0]B;
  wire CEB1;
  wire [15:0]D;
  wire [23:0]DSP_ALU_INST;
  wire [9:0]P;
  wire [9:0]Q;
  wire [24:0]add_ln504_2_fu_3338_p2;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire \g_reg_4263[15]_i_10_n_5 ;
  wire \g_reg_4263[15]_i_13_n_5 ;
  wire \g_reg_4263[15]_i_15_n_5 ;
  wire \g_reg_4263[15]_i_16_n_5 ;
  wire \g_reg_4263[15]_i_17_n_5 ;
  wire \g_reg_4263[15]_i_18_n_5 ;
  wire \g_reg_4263[15]_i_19_n_5 ;
  wire \g_reg_4263[15]_i_20_n_5 ;
  wire \g_reg_4263[15]_i_21_n_5 ;
  wire \g_reg_4263[15]_i_22_n_5 ;
  wire \g_reg_4263[15]_i_23_n_5 ;
  wire \g_reg_4263[15]_i_24_n_5 ;
  wire \g_reg_4263[15]_i_25_n_5 ;
  wire \g_reg_4263[15]_i_26_n_5 ;
  wire \g_reg_4263[15]_i_27_n_5 ;
  wire \g_reg_4263[15]_i_28_n_5 ;
  wire \g_reg_4263[15]_i_29_n_5 ;
  wire \g_reg_4263[15]_i_2_n_5 ;
  wire \g_reg_4263[15]_i_30_n_5 ;
  wire \g_reg_4263[15]_i_31_n_5 ;
  wire \g_reg_4263[15]_i_32_n_5 ;
  wire \g_reg_4263[15]_i_33_n_5 ;
  wire \g_reg_4263[15]_i_34_n_5 ;
  wire \g_reg_4263[15]_i_35_n_5 ;
  wire \g_reg_4263[15]_i_3_n_5 ;
  wire \g_reg_4263[15]_i_4_n_5 ;
  wire \g_reg_4263[15]_i_7_n_5 ;
  wire \g_reg_4263[15]_i_8_n_5 ;
  wire \g_reg_4263[7]_i_10_n_5 ;
  wire \g_reg_4263[7]_i_11_n_5 ;
  wire \g_reg_4263[7]_i_12_n_5 ;
  wire \g_reg_4263[7]_i_13_n_5 ;
  wire \g_reg_4263[7]_i_17_n_5 ;
  wire \g_reg_4263[7]_i_18_n_5 ;
  wire \g_reg_4263[7]_i_19_n_5 ;
  wire \g_reg_4263[7]_i_20_n_5 ;
  wire \g_reg_4263[7]_i_21_n_5 ;
  wire \g_reg_4263[7]_i_22_n_5 ;
  wire \g_reg_4263[7]_i_23_n_5 ;
  wire \g_reg_4263[7]_i_24_n_5 ;
  wire \g_reg_4263[7]_i_26_n_5 ;
  wire \g_reg_4263[7]_i_27_n_5 ;
  wire \g_reg_4263[7]_i_28_n_5 ;
  wire \g_reg_4263[7]_i_29_n_5 ;
  wire \g_reg_4263[7]_i_2_n_5 ;
  wire \g_reg_4263[7]_i_30_n_5 ;
  wire \g_reg_4263[7]_i_31_n_5 ;
  wire \g_reg_4263[7]_i_32_n_5 ;
  wire \g_reg_4263[7]_i_33_n_5 ;
  wire \g_reg_4263[7]_i_34_n_5 ;
  wire \g_reg_4263[7]_i_35_n_5 ;
  wire \g_reg_4263[7]_i_36_n_5 ;
  wire \g_reg_4263[7]_i_37_n_5 ;
  wire \g_reg_4263[7]_i_38_n_5 ;
  wire \g_reg_4263[7]_i_39_n_5 ;
  wire \g_reg_4263[7]_i_3_n_5 ;
  wire \g_reg_4263[7]_i_40_n_5 ;
  wire \g_reg_4263[7]_i_41_n_5 ;
  wire \g_reg_4263[7]_i_42_n_5 ;
  wire \g_reg_4263[7]_i_43_n_5 ;
  wire \g_reg_4263[7]_i_44_n_5 ;
  wire \g_reg_4263[7]_i_45_n_5 ;
  wire \g_reg_4263[7]_i_46_n_5 ;
  wire \g_reg_4263[7]_i_47_n_5 ;
  wire \g_reg_4263[7]_i_48_n_5 ;
  wire \g_reg_4263[7]_i_4_n_5 ;
  wire \g_reg_4263[7]_i_5_n_5 ;
  wire \g_reg_4263[7]_i_6_n_5 ;
  wire \g_reg_4263[7]_i_7_n_5 ;
  wire \g_reg_4263[7]_i_8_n_5 ;
  wire \g_reg_4263[7]_i_9_n_5 ;
  wire [24:0]\g_reg_4263_reg[15]_i_11_0 ;
  wire \g_reg_4263_reg[15]_i_11_n_11 ;
  wire \g_reg_4263_reg[15]_i_12_n_10 ;
  wire \g_reg_4263_reg[15]_i_12_n_11 ;
  wire \g_reg_4263_reg[15]_i_12_n_12 ;
  wire \g_reg_4263_reg[15]_i_12_n_5 ;
  wire \g_reg_4263_reg[15]_i_12_n_6 ;
  wire \g_reg_4263_reg[15]_i_12_n_7 ;
  wire \g_reg_4263_reg[15]_i_12_n_8 ;
  wire \g_reg_4263_reg[15]_i_12_n_9 ;
  wire \g_reg_4263_reg[15]_i_14_n_10 ;
  wire \g_reg_4263_reg[15]_i_14_n_11 ;
  wire \g_reg_4263_reg[15]_i_14_n_12 ;
  wire \g_reg_4263_reg[15]_i_14_n_5 ;
  wire \g_reg_4263_reg[15]_i_14_n_6 ;
  wire \g_reg_4263_reg[15]_i_14_n_7 ;
  wire \g_reg_4263_reg[15]_i_14_n_8 ;
  wire \g_reg_4263_reg[15]_i_14_n_9 ;
  wire \g_reg_4263_reg[15]_i_1_n_10 ;
  wire \g_reg_4263_reg[15]_i_1_n_11 ;
  wire \g_reg_4263_reg[15]_i_1_n_12 ;
  wire \g_reg_4263_reg[15]_i_1_n_6 ;
  wire \g_reg_4263_reg[15]_i_1_n_7 ;
  wire \g_reg_4263_reg[15]_i_1_n_8 ;
  wire \g_reg_4263_reg[15]_i_1_n_9 ;
  wire \g_reg_4263_reg[15]_i_9_n_12 ;
  wire \g_reg_4263_reg[7]_i_14_n_10 ;
  wire \g_reg_4263_reg[7]_i_14_n_11 ;
  wire \g_reg_4263_reg[7]_i_14_n_12 ;
  wire \g_reg_4263_reg[7]_i_14_n_5 ;
  wire \g_reg_4263_reg[7]_i_14_n_6 ;
  wire \g_reg_4263_reg[7]_i_14_n_7 ;
  wire \g_reg_4263_reg[7]_i_14_n_8 ;
  wire \g_reg_4263_reg[7]_i_14_n_9 ;
  wire \g_reg_4263_reg[7]_i_15_n_10 ;
  wire \g_reg_4263_reg[7]_i_15_n_11 ;
  wire \g_reg_4263_reg[7]_i_15_n_12 ;
  wire \g_reg_4263_reg[7]_i_15_n_5 ;
  wire \g_reg_4263_reg[7]_i_15_n_6 ;
  wire \g_reg_4263_reg[7]_i_15_n_7 ;
  wire \g_reg_4263_reg[7]_i_15_n_8 ;
  wire \g_reg_4263_reg[7]_i_15_n_9 ;
  wire \g_reg_4263_reg[7]_i_16_n_10 ;
  wire \g_reg_4263_reg[7]_i_16_n_11 ;
  wire \g_reg_4263_reg[7]_i_16_n_12 ;
  wire \g_reg_4263_reg[7]_i_16_n_5 ;
  wire \g_reg_4263_reg[7]_i_16_n_6 ;
  wire \g_reg_4263_reg[7]_i_16_n_7 ;
  wire \g_reg_4263_reg[7]_i_16_n_8 ;
  wire \g_reg_4263_reg[7]_i_16_n_9 ;
  wire \g_reg_4263_reg[7]_i_1_n_10 ;
  wire \g_reg_4263_reg[7]_i_1_n_11 ;
  wire \g_reg_4263_reg[7]_i_1_n_12 ;
  wire \g_reg_4263_reg[7]_i_1_n_5 ;
  wire \g_reg_4263_reg[7]_i_1_n_6 ;
  wire \g_reg_4263_reg[7]_i_1_n_7 ;
  wire \g_reg_4263_reg[7]_i_1_n_8 ;
  wire \g_reg_4263_reg[7]_i_1_n_9 ;
  wire \g_reg_4263_reg[7]_i_25_n_10 ;
  wire \g_reg_4263_reg[7]_i_25_n_11 ;
  wire \g_reg_4263_reg[7]_i_25_n_12 ;
  wire \g_reg_4263_reg[7]_i_25_n_5 ;
  wire \g_reg_4263_reg[7]_i_25_n_6 ;
  wire \g_reg_4263_reg[7]_i_25_n_7 ;
  wire \g_reg_4263_reg[7]_i_25_n_8 ;
  wire \g_reg_4263_reg[7]_i_25_n_9 ;
  wire \icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0 ;
  wire \icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_0 ;
  wire \icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_1 ;
  wire icmp_ln328_reg_3813;
  wire imgBayer_empty_n;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [11:10]sext_ln504_7_fu_3412_p1;
  wire [25:13]sub_ln504_fu_3356_p2;
  wire [7:7]\NLW_g_reg_4263_reg[15]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_g_reg_4263_reg[15]_i_11_CO_UNCONNECTED ;
  wire [7:1]\NLW_g_reg_4263_reg[15]_i_11_O_UNCONNECTED ;
  wire [7:1]\NLW_g_reg_4263_reg[15]_i_9_CO_UNCONNECTED ;
  wire [7:2]\NLW_g_reg_4263_reg[15]_i_9_O_UNCONNECTED ;
  wire [4:0]\NLW_g_reg_4263_reg[7]_i_14_O_UNCONNECTED ;
  wire [7:0]\NLW_g_reg_4263_reg[7]_i_16_O_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \g_reg_4263[15]_i_10 
       (.I0(sub_ln504_fu_3356_p2[22]),
        .I1(sub_ln504_fu_3356_p2[20]),
        .I2(\g_reg_4263[7]_i_10_n_5 ),
        .I3(sub_ln504_fu_3356_p2[19]),
        .I4(sub_ln504_fu_3356_p2[21]),
        .I5(sub_ln504_fu_3356_p2[23]),
        .O(\g_reg_4263[15]_i_10_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \g_reg_4263[15]_i_13 
       (.I0(sub_ln504_fu_3356_p2[21]),
        .I1(sub_ln504_fu_3356_p2[19]),
        .I2(\g_reg_4263[7]_i_10_n_5 ),
        .I3(sub_ln504_fu_3356_p2[20]),
        .I4(sub_ln504_fu_3356_p2[22]),
        .O(\g_reg_4263[15]_i_13_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \g_reg_4263[15]_i_15 
       (.I0(sub_ln504_fu_3356_p2[20]),
        .I1(\g_reg_4263[7]_i_10_n_5 ),
        .I2(sub_ln504_fu_3356_p2[19]),
        .I3(sub_ln504_fu_3356_p2[21]),
        .O(\g_reg_4263[15]_i_15_n_5 ));
  LUT3 #(
    .INIT(8'h04)) 
    \g_reg_4263[15]_i_16 
       (.I0(sub_ln504_fu_3356_p2[19]),
        .I1(\g_reg_4263[7]_i_10_n_5 ),
        .I2(sub_ln504_fu_3356_p2[20]),
        .O(\g_reg_4263[15]_i_16_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \g_reg_4263[15]_i_17 
       (.I0(add_ln504_2_fu_3338_p2[24]),
        .O(\g_reg_4263[15]_i_17_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \g_reg_4263[15]_i_18 
       (.I0(p_reg_reg_n_86),
        .O(\g_reg_4263[15]_i_18_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_reg_4263[15]_i_19 
       (.I0(p_reg_reg_n_86),
        .I1(\g_reg_4263_reg[15]_i_11_0 [24]),
        .O(\g_reg_4263[15]_i_19_n_5 ));
  LUT4 #(
    .INIT(16'h00EF)) 
    \g_reg_4263[15]_i_2 
       (.I0(sub_ln504_fu_3356_p2[25]),
        .I1(sub_ln504_fu_3356_p2[24]),
        .I2(\g_reg_4263[15]_i_10_n_5 ),
        .I3(\g_reg_4263_reg[15]_i_11_n_11 ),
        .O(\g_reg_4263[15]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_reg_4263[15]_i_20 
       (.I0(p_reg_reg_n_87),
        .I1(\g_reg_4263_reg[15]_i_11_0 [23]),
        .O(\g_reg_4263[15]_i_20_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_reg_4263[15]_i_21 
       (.I0(p_reg_reg_n_88),
        .I1(\g_reg_4263_reg[15]_i_11_0 [22]),
        .O(\g_reg_4263[15]_i_21_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_reg_4263[15]_i_22 
       (.I0(p_reg_reg_n_89),
        .I1(\g_reg_4263_reg[15]_i_11_0 [21]),
        .O(\g_reg_4263[15]_i_22_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_reg_4263[15]_i_23 
       (.I0(p_reg_reg_n_90),
        .I1(\g_reg_4263_reg[15]_i_11_0 [20]),
        .O(\g_reg_4263[15]_i_23_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_reg_4263[15]_i_24 
       (.I0(p_reg_reg_n_91),
        .I1(\g_reg_4263_reg[15]_i_11_0 [19]),
        .O(\g_reg_4263[15]_i_24_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_reg_4263[15]_i_25 
       (.I0(p_reg_reg_n_92),
        .I1(\g_reg_4263_reg[15]_i_11_0 [18]),
        .O(\g_reg_4263[15]_i_25_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_reg_4263[15]_i_26 
       (.I0(p_reg_reg_n_93),
        .I1(\g_reg_4263_reg[15]_i_11_0 [17]),
        .O(\g_reg_4263[15]_i_26_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_reg_4263[15]_i_27 
       (.I0(p_reg_reg_n_94),
        .I1(\g_reg_4263_reg[15]_i_11_0 [16]),
        .O(\g_reg_4263[15]_i_27_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \g_reg_4263[15]_i_28 
       (.I0(add_ln504_2_fu_3338_p2[23]),
        .O(\g_reg_4263[15]_i_28_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \g_reg_4263[15]_i_29 
       (.I0(add_ln504_2_fu_3338_p2[22]),
        .O(\g_reg_4263[15]_i_29_n_5 ));
  LUT4 #(
    .INIT(16'h1101)) 
    \g_reg_4263[15]_i_3 
       (.I0(\g_reg_4263_reg[15]_i_11_n_11 ),
        .I1(sub_ln504_fu_3356_p2[25]),
        .I2(\g_reg_4263[15]_i_10_n_5 ),
        .I3(sub_ln504_fu_3356_p2[24]),
        .O(\g_reg_4263[15]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \g_reg_4263[15]_i_30 
       (.I0(add_ln504_2_fu_3338_p2[21]),
        .O(\g_reg_4263[15]_i_30_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \g_reg_4263[15]_i_31 
       (.I0(add_ln504_2_fu_3338_p2[20]),
        .O(\g_reg_4263[15]_i_31_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \g_reg_4263[15]_i_32 
       (.I0(add_ln504_2_fu_3338_p2[19]),
        .O(\g_reg_4263[15]_i_32_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \g_reg_4263[15]_i_33 
       (.I0(add_ln504_2_fu_3338_p2[18]),
        .O(\g_reg_4263[15]_i_33_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \g_reg_4263[15]_i_34 
       (.I0(add_ln504_2_fu_3338_p2[17]),
        .O(\g_reg_4263[15]_i_34_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \g_reg_4263[15]_i_35 
       (.I0(add_ln504_2_fu_3338_p2[16]),
        .O(\g_reg_4263[15]_i_35_n_5 ));
  LUT4 #(
    .INIT(16'h0059)) 
    \g_reg_4263[15]_i_4 
       (.I0(sub_ln504_fu_3356_p2[25]),
        .I1(\g_reg_4263[15]_i_10_n_5 ),
        .I2(sub_ln504_fu_3356_p2[24]),
        .I3(\g_reg_4263_reg[15]_i_11_n_11 ),
        .O(\g_reg_4263[15]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \g_reg_4263[15]_i_5 
       (.I0(add_ln504_2_fu_3338_p2[24]),
        .I1(\g_reg_4263_reg[15]_i_11_n_11 ),
        .I2(\g_reg_4263[15]_i_10_n_5 ),
        .I3(sub_ln504_fu_3356_p2[24]),
        .O(sext_ln504_7_fu_3412_p1[11]));
  LUT4 #(
    .INIT(16'hB88B)) 
    \g_reg_4263[15]_i_6 
       (.I0(add_ln504_2_fu_3338_p2[23]),
        .I1(\g_reg_4263_reg[15]_i_11_n_11 ),
        .I2(\g_reg_4263[15]_i_13_n_5 ),
        .I3(sub_ln504_fu_3356_p2[23]),
        .O(sext_ln504_7_fu_3412_p1[10]));
  LUT5 #(
    .INIT(32'h06F6F909)) 
    \g_reg_4263[15]_i_7 
       (.I0(sub_ln504_fu_3356_p2[22]),
        .I1(\g_reg_4263[15]_i_15_n_5 ),
        .I2(\g_reg_4263_reg[15]_i_11_n_11 ),
        .I3(add_ln504_2_fu_3338_p2[22]),
        .I4(Q[9]),
        .O(\g_reg_4263[15]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h06F6F909)) 
    \g_reg_4263[15]_i_8 
       (.I0(sub_ln504_fu_3356_p2[21]),
        .I1(\g_reg_4263[15]_i_16_n_5 ),
        .I2(\g_reg_4263_reg[15]_i_11_n_11 ),
        .I3(add_ln504_2_fu_3338_p2[21]),
        .I4(Q[8]),
        .O(\g_reg_4263[15]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \g_reg_4263[7]_i_10 
       (.I0(sub_ln504_fu_3356_p2[17]),
        .I1(sub_ln504_fu_3356_p2[15]),
        .I2(sub_ln504_fu_3356_p2[14]),
        .I3(sub_ln504_fu_3356_p2[13]),
        .I4(sub_ln504_fu_3356_p2[16]),
        .I5(sub_ln504_fu_3356_p2[18]),
        .O(\g_reg_4263[7]_i_10_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \g_reg_4263[7]_i_11 
       (.I0(sub_ln504_fu_3356_p2[16]),
        .I1(sub_ln504_fu_3356_p2[13]),
        .I2(sub_ln504_fu_3356_p2[14]),
        .I3(sub_ln504_fu_3356_p2[15]),
        .I4(sub_ln504_fu_3356_p2[17]),
        .O(\g_reg_4263[7]_i_11_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \g_reg_4263[7]_i_12 
       (.I0(sub_ln504_fu_3356_p2[15]),
        .I1(sub_ln504_fu_3356_p2[14]),
        .I2(sub_ln504_fu_3356_p2[13]),
        .I3(sub_ln504_fu_3356_p2[16]),
        .O(\g_reg_4263[7]_i_12_n_5 ));
  LUT3 #(
    .INIT(8'h01)) 
    \g_reg_4263[7]_i_13 
       (.I0(sub_ln504_fu_3356_p2[13]),
        .I1(sub_ln504_fu_3356_p2[14]),
        .I2(sub_ln504_fu_3356_p2[15]),
        .O(\g_reg_4263[7]_i_13_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \g_reg_4263[7]_i_17 
       (.I0(add_ln504_2_fu_3338_p2[15]),
        .O(\g_reg_4263[7]_i_17_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \g_reg_4263[7]_i_18 
       (.I0(add_ln504_2_fu_3338_p2[14]),
        .O(\g_reg_4263[7]_i_18_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \g_reg_4263[7]_i_19 
       (.I0(add_ln504_2_fu_3338_p2[13]),
        .O(\g_reg_4263[7]_i_19_n_5 ));
  LUT6 #(
    .INIT(64'h00A6FFA6FF590059)) 
    \g_reg_4263[7]_i_2 
       (.I0(sub_ln504_fu_3356_p2[20]),
        .I1(\g_reg_4263[7]_i_10_n_5 ),
        .I2(sub_ln504_fu_3356_p2[19]),
        .I3(\g_reg_4263_reg[15]_i_11_n_11 ),
        .I4(add_ln504_2_fu_3338_p2[20]),
        .I5(Q[7]),
        .O(\g_reg_4263[7]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \g_reg_4263[7]_i_20 
       (.I0(add_ln504_2_fu_3338_p2[12]),
        .O(\g_reg_4263[7]_i_20_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \g_reg_4263[7]_i_21 
       (.I0(add_ln504_2_fu_3338_p2[11]),
        .O(\g_reg_4263[7]_i_21_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \g_reg_4263[7]_i_22 
       (.I0(add_ln504_2_fu_3338_p2[10]),
        .O(\g_reg_4263[7]_i_22_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \g_reg_4263[7]_i_23 
       (.I0(add_ln504_2_fu_3338_p2[9]),
        .O(\g_reg_4263[7]_i_23_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \g_reg_4263[7]_i_24 
       (.I0(add_ln504_2_fu_3338_p2[8]),
        .O(\g_reg_4263[7]_i_24_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_reg_4263[7]_i_26 
       (.I0(p_reg_reg_n_95),
        .I1(\g_reg_4263_reg[15]_i_11_0 [15]),
        .O(\g_reg_4263[7]_i_26_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_reg_4263[7]_i_27 
       (.I0(p_reg_reg_n_96),
        .I1(\g_reg_4263_reg[15]_i_11_0 [14]),
        .O(\g_reg_4263[7]_i_27_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_reg_4263[7]_i_28 
       (.I0(p_reg_reg_n_97),
        .I1(\g_reg_4263_reg[15]_i_11_0 [13]),
        .O(\g_reg_4263[7]_i_28_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_reg_4263[7]_i_29 
       (.I0(p_reg_reg_n_98),
        .I1(\g_reg_4263_reg[15]_i_11_0 [12]),
        .O(\g_reg_4263[7]_i_29_n_5 ));
  LUT5 #(
    .INIT(32'h06F6F909)) 
    \g_reg_4263[7]_i_3 
       (.I0(sub_ln504_fu_3356_p2[19]),
        .I1(\g_reg_4263[7]_i_10_n_5 ),
        .I2(\g_reg_4263_reg[15]_i_11_n_11 ),
        .I3(add_ln504_2_fu_3338_p2[19]),
        .I4(Q[6]),
        .O(\g_reg_4263[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_reg_4263[7]_i_30 
       (.I0(p_reg_reg_n_99),
        .I1(\g_reg_4263_reg[15]_i_11_0 [11]),
        .O(\g_reg_4263[7]_i_30_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_reg_4263[7]_i_31 
       (.I0(p_reg_reg_n_100),
        .I1(\g_reg_4263_reg[15]_i_11_0 [10]),
        .O(\g_reg_4263[7]_i_31_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_reg_4263[7]_i_32 
       (.I0(p_reg_reg_n_101),
        .I1(\g_reg_4263_reg[15]_i_11_0 [9]),
        .O(\g_reg_4263[7]_i_32_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_reg_4263[7]_i_33 
       (.I0(p_reg_reg_n_102),
        .I1(\g_reg_4263_reg[15]_i_11_0 [8]),
        .O(\g_reg_4263[7]_i_33_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \g_reg_4263[7]_i_34 
       (.I0(add_ln504_2_fu_3338_p2[7]),
        .O(\g_reg_4263[7]_i_34_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \g_reg_4263[7]_i_35 
       (.I0(add_ln504_2_fu_3338_p2[6]),
        .O(\g_reg_4263[7]_i_35_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \g_reg_4263[7]_i_36 
       (.I0(add_ln504_2_fu_3338_p2[5]),
        .O(\g_reg_4263[7]_i_36_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \g_reg_4263[7]_i_37 
       (.I0(add_ln504_2_fu_3338_p2[4]),
        .O(\g_reg_4263[7]_i_37_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \g_reg_4263[7]_i_38 
       (.I0(add_ln504_2_fu_3338_p2[3]),
        .O(\g_reg_4263[7]_i_38_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \g_reg_4263[7]_i_39 
       (.I0(add_ln504_2_fu_3338_p2[2]),
        .O(\g_reg_4263[7]_i_39_n_5 ));
  LUT5 #(
    .INIT(32'h06F6F909)) 
    \g_reg_4263[7]_i_4 
       (.I0(sub_ln504_fu_3356_p2[18]),
        .I1(\g_reg_4263[7]_i_11_n_5 ),
        .I2(\g_reg_4263_reg[15]_i_11_n_11 ),
        .I3(add_ln504_2_fu_3338_p2[18]),
        .I4(Q[5]),
        .O(\g_reg_4263[7]_i_4_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \g_reg_4263[7]_i_40 
       (.I0(add_ln504_2_fu_3338_p2[1]),
        .O(\g_reg_4263[7]_i_40_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_reg_4263[7]_i_41 
       (.I0(p_reg_reg_n_103),
        .I1(\g_reg_4263_reg[15]_i_11_0 [7]),
        .O(\g_reg_4263[7]_i_41_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_reg_4263[7]_i_42 
       (.I0(p_reg_reg_n_104),
        .I1(\g_reg_4263_reg[15]_i_11_0 [6]),
        .O(\g_reg_4263[7]_i_42_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_reg_4263[7]_i_43 
       (.I0(p_reg_reg_n_105),
        .I1(\g_reg_4263_reg[15]_i_11_0 [5]),
        .O(\g_reg_4263[7]_i_43_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_reg_4263[7]_i_44 
       (.I0(p_reg_reg_n_106),
        .I1(\g_reg_4263_reg[15]_i_11_0 [4]),
        .O(\g_reg_4263[7]_i_44_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_reg_4263[7]_i_45 
       (.I0(p_reg_reg_n_107),
        .I1(\g_reg_4263_reg[15]_i_11_0 [3]),
        .O(\g_reg_4263[7]_i_45_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_reg_4263[7]_i_46 
       (.I0(p_reg_reg_n_108),
        .I1(\g_reg_4263_reg[15]_i_11_0 [2]),
        .O(\g_reg_4263[7]_i_46_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_reg_4263[7]_i_47 
       (.I0(p_reg_reg_n_109),
        .I1(\g_reg_4263_reg[15]_i_11_0 [1]),
        .O(\g_reg_4263[7]_i_47_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_reg_4263[7]_i_48 
       (.I0(p_reg_reg_n_110),
        .I1(\g_reg_4263_reg[15]_i_11_0 [0]),
        .O(\g_reg_4263[7]_i_48_n_5 ));
  LUT5 #(
    .INIT(32'h06F6F909)) 
    \g_reg_4263[7]_i_5 
       (.I0(sub_ln504_fu_3356_p2[17]),
        .I1(\g_reg_4263[7]_i_12_n_5 ),
        .I2(\g_reg_4263_reg[15]_i_11_n_11 ),
        .I3(add_ln504_2_fu_3338_p2[17]),
        .I4(Q[4]),
        .O(\g_reg_4263[7]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h06F6F909)) 
    \g_reg_4263[7]_i_6 
       (.I0(sub_ln504_fu_3356_p2[16]),
        .I1(\g_reg_4263[7]_i_13_n_5 ),
        .I2(\g_reg_4263_reg[15]_i_11_n_11 ),
        .I3(add_ln504_2_fu_3338_p2[16]),
        .I4(Q[3]),
        .O(\g_reg_4263[7]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h00A9FFA9FF560056)) 
    \g_reg_4263[7]_i_7 
       (.I0(sub_ln504_fu_3356_p2[15]),
        .I1(sub_ln504_fu_3356_p2[14]),
        .I2(sub_ln504_fu_3356_p2[13]),
        .I3(\g_reg_4263_reg[15]_i_11_n_11 ),
        .I4(add_ln504_2_fu_3338_p2[15]),
        .I5(Q[2]),
        .O(\g_reg_4263[7]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h09F9F606)) 
    \g_reg_4263[7]_i_8 
       (.I0(sub_ln504_fu_3356_p2[14]),
        .I1(sub_ln504_fu_3356_p2[13]),
        .I2(\g_reg_4263_reg[15]_i_11_n_11 ),
        .I3(add_ln504_2_fu_3338_p2[14]),
        .I4(Q[1]),
        .O(\g_reg_4263[7]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \g_reg_4263[7]_i_9 
       (.I0(sub_ln504_fu_3356_p2[13]),
        .I1(\g_reg_4263_reg[15]_i_11_n_11 ),
        .I2(add_ln504_2_fu_3338_p2[13]),
        .I3(Q[0]),
        .O(\g_reg_4263[7]_i_9_n_5 ));
  CARRY8 \g_reg_4263_reg[15]_i_1 
       (.CI(\g_reg_4263_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_g_reg_4263_reg[15]_i_1_CO_UNCONNECTED [7],\g_reg_4263_reg[15]_i_1_n_6 ,\g_reg_4263_reg[15]_i_1_n_7 ,\g_reg_4263_reg[15]_i_1_n_8 ,\g_reg_4263_reg[15]_i_1_n_9 ,\g_reg_4263_reg[15]_i_1_n_10 ,\g_reg_4263_reg[15]_i_1_n_11 ,\g_reg_4263_reg[15]_i_1_n_12 }),
        .DI({1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,Q[9:8]}),
        .O(D[15:8]),
        .S({1'b1,\g_reg_4263[15]_i_2_n_5 ,\g_reg_4263[15]_i_3_n_5 ,\g_reg_4263[15]_i_4_n_5 ,sext_ln504_7_fu_3412_p1,\g_reg_4263[15]_i_7_n_5 ,\g_reg_4263[15]_i_8_n_5 }));
  CARRY8 \g_reg_4263_reg[15]_i_11 
       (.CI(\g_reg_4263_reg[15]_i_12_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_g_reg_4263_reg[15]_i_11_CO_UNCONNECTED [7:2],\g_reg_4263_reg[15]_i_11_n_11 ,\NLW_g_reg_4263_reg[15]_i_11_CO_UNCONNECTED [0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\g_reg_4263[15]_i_18_n_5 }),
        .O({\NLW_g_reg_4263_reg[15]_i_11_O_UNCONNECTED [7:1],add_ln504_2_fu_3338_p2[24]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\g_reg_4263[15]_i_19_n_5 }));
  CARRY8 \g_reg_4263_reg[15]_i_12 
       (.CI(\g_reg_4263_reg[7]_i_15_n_5 ),
        .CI_TOP(1'b0),
        .CO({\g_reg_4263_reg[15]_i_12_n_5 ,\g_reg_4263_reg[15]_i_12_n_6 ,\g_reg_4263_reg[15]_i_12_n_7 ,\g_reg_4263_reg[15]_i_12_n_8 ,\g_reg_4263_reg[15]_i_12_n_9 ,\g_reg_4263_reg[15]_i_12_n_10 ,\g_reg_4263_reg[15]_i_12_n_11 ,\g_reg_4263_reg[15]_i_12_n_12 }),
        .DI({p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94}),
        .O(add_ln504_2_fu_3338_p2[23:16]),
        .S({\g_reg_4263[15]_i_20_n_5 ,\g_reg_4263[15]_i_21_n_5 ,\g_reg_4263[15]_i_22_n_5 ,\g_reg_4263[15]_i_23_n_5 ,\g_reg_4263[15]_i_24_n_5 ,\g_reg_4263[15]_i_25_n_5 ,\g_reg_4263[15]_i_26_n_5 ,\g_reg_4263[15]_i_27_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \g_reg_4263_reg[15]_i_14 
       (.CI(\g_reg_4263_reg[7]_i_14_n_5 ),
        .CI_TOP(1'b0),
        .CO({\g_reg_4263_reg[15]_i_14_n_5 ,\g_reg_4263_reg[15]_i_14_n_6 ,\g_reg_4263_reg[15]_i_14_n_7 ,\g_reg_4263_reg[15]_i_14_n_8 ,\g_reg_4263_reg[15]_i_14_n_9 ,\g_reg_4263_reg[15]_i_14_n_10 ,\g_reg_4263_reg[15]_i_14_n_11 ,\g_reg_4263_reg[15]_i_14_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln504_fu_3356_p2[23:16]),
        .S({\g_reg_4263[15]_i_28_n_5 ,\g_reg_4263[15]_i_29_n_5 ,\g_reg_4263[15]_i_30_n_5 ,\g_reg_4263[15]_i_31_n_5 ,\g_reg_4263[15]_i_32_n_5 ,\g_reg_4263[15]_i_33_n_5 ,\g_reg_4263[15]_i_34_n_5 ,\g_reg_4263[15]_i_35_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \g_reg_4263_reg[15]_i_9 
       (.CI(\g_reg_4263_reg[15]_i_14_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_g_reg_4263_reg[15]_i_9_CO_UNCONNECTED [7:1],\g_reg_4263_reg[15]_i_9_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_g_reg_4263_reg[15]_i_9_O_UNCONNECTED [7:2],sub_ln504_fu_3356_p2[25:24]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\g_reg_4263_reg[15]_i_11_n_11 ,\g_reg_4263[15]_i_17_n_5 }));
  CARRY8 \g_reg_4263_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\g_reg_4263_reg[7]_i_1_n_5 ,\g_reg_4263_reg[7]_i_1_n_6 ,\g_reg_4263_reg[7]_i_1_n_7 ,\g_reg_4263_reg[7]_i_1_n_8 ,\g_reg_4263_reg[7]_i_1_n_9 ,\g_reg_4263_reg[7]_i_1_n_10 ,\g_reg_4263_reg[7]_i_1_n_11 ,\g_reg_4263_reg[7]_i_1_n_12 }),
        .DI(Q[7:0]),
        .O(D[7:0]),
        .S({\g_reg_4263[7]_i_2_n_5 ,\g_reg_4263[7]_i_3_n_5 ,\g_reg_4263[7]_i_4_n_5 ,\g_reg_4263[7]_i_5_n_5 ,\g_reg_4263[7]_i_6_n_5 ,\g_reg_4263[7]_i_7_n_5 ,\g_reg_4263[7]_i_8_n_5 ,\g_reg_4263[7]_i_9_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \g_reg_4263_reg[7]_i_14 
       (.CI(\g_reg_4263_reg[7]_i_16_n_5 ),
        .CI_TOP(1'b0),
        .CO({\g_reg_4263_reg[7]_i_14_n_5 ,\g_reg_4263_reg[7]_i_14_n_6 ,\g_reg_4263_reg[7]_i_14_n_7 ,\g_reg_4263_reg[7]_i_14_n_8 ,\g_reg_4263_reg[7]_i_14_n_9 ,\g_reg_4263_reg[7]_i_14_n_10 ,\g_reg_4263_reg[7]_i_14_n_11 ,\g_reg_4263_reg[7]_i_14_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({sub_ln504_fu_3356_p2[15:13],\NLW_g_reg_4263_reg[7]_i_14_O_UNCONNECTED [4:0]}),
        .S({\g_reg_4263[7]_i_17_n_5 ,\g_reg_4263[7]_i_18_n_5 ,\g_reg_4263[7]_i_19_n_5 ,\g_reg_4263[7]_i_20_n_5 ,\g_reg_4263[7]_i_21_n_5 ,\g_reg_4263[7]_i_22_n_5 ,\g_reg_4263[7]_i_23_n_5 ,\g_reg_4263[7]_i_24_n_5 }));
  CARRY8 \g_reg_4263_reg[7]_i_15 
       (.CI(\g_reg_4263_reg[7]_i_25_n_5 ),
        .CI_TOP(1'b0),
        .CO({\g_reg_4263_reg[7]_i_15_n_5 ,\g_reg_4263_reg[7]_i_15_n_6 ,\g_reg_4263_reg[7]_i_15_n_7 ,\g_reg_4263_reg[7]_i_15_n_8 ,\g_reg_4263_reg[7]_i_15_n_9 ,\g_reg_4263_reg[7]_i_15_n_10 ,\g_reg_4263_reg[7]_i_15_n_11 ,\g_reg_4263_reg[7]_i_15_n_12 }),
        .DI({p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102}),
        .O(add_ln504_2_fu_3338_p2[15:8]),
        .S({\g_reg_4263[7]_i_26_n_5 ,\g_reg_4263[7]_i_27_n_5 ,\g_reg_4263[7]_i_28_n_5 ,\g_reg_4263[7]_i_29_n_5 ,\g_reg_4263[7]_i_30_n_5 ,\g_reg_4263[7]_i_31_n_5 ,\g_reg_4263[7]_i_32_n_5 ,\g_reg_4263[7]_i_33_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \g_reg_4263_reg[7]_i_16 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\g_reg_4263_reg[7]_i_16_n_5 ,\g_reg_4263_reg[7]_i_16_n_6 ,\g_reg_4263_reg[7]_i_16_n_7 ,\g_reg_4263_reg[7]_i_16_n_8 ,\g_reg_4263_reg[7]_i_16_n_9 ,\g_reg_4263_reg[7]_i_16_n_10 ,\g_reg_4263_reg[7]_i_16_n_11 ,\g_reg_4263_reg[7]_i_16_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_g_reg_4263_reg[7]_i_16_O_UNCONNECTED [7:0]),
        .S({\g_reg_4263[7]_i_34_n_5 ,\g_reg_4263[7]_i_35_n_5 ,\g_reg_4263[7]_i_36_n_5 ,\g_reg_4263[7]_i_37_n_5 ,\g_reg_4263[7]_i_38_n_5 ,\g_reg_4263[7]_i_39_n_5 ,\g_reg_4263[7]_i_40_n_5 ,add_ln504_2_fu_3338_p2[0]}));
  CARRY8 \g_reg_4263_reg[7]_i_25 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\g_reg_4263_reg[7]_i_25_n_5 ,\g_reg_4263_reg[7]_i_25_n_6 ,\g_reg_4263_reg[7]_i_25_n_7 ,\g_reg_4263_reg[7]_i_25_n_8 ,\g_reg_4263_reg[7]_i_25_n_9 ,\g_reg_4263_reg[7]_i_25_n_10 ,\g_reg_4263_reg[7]_i_25_n_11 ,\g_reg_4263_reg[7]_i_25_n_12 }),
        .DI({p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110}),
        .O(add_ln504_2_fu_3338_p2[7:0]),
        .S({\g_reg_4263[7]_i_41_n_5 ,\g_reg_4263[7]_i_42_n_5 ,\g_reg_4263[7]_i_43_n_5 ,\g_reg_4263[7]_i_44_n_5 ,\g_reg_4263[7]_i_45_n_5 ,\g_reg_4263[7]_i_46_n_5 ,\g_reg_4263[7]_i_47_n_5 ,\g_reg_4263[7]_i_48_n_5 }));
  LUT6 #(
    .INIT(64'hFFBFFFFF00000000)) 
    \icmp_ln318_reg_3809[0]_i_1 
       (.I0(\icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_0 ),
        .I3(imgBayer_empty_n),
        .I4(icmp_ln328_reg_3813),
        .I5(\icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_1 ),
        .O(CEB1));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[13],B[13],B[13],B[13],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEB1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEB1),
        .CEP(CEB1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module design_1_v_demosaic_0_0_mul_14s_10ns_24_1_1
   (P,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    A);
  output [23:0]P;
  input CEP;
  input ap_clk;
  input [9:0]DSP_ALU_INST;
  input [13:0]A;

  wire [13:0]A;
  wire CEP;
  wire [9:0]DSP_ALU_INST;
  wire [23:0]P;
  wire ap_clk;
  wire tmp_product_n_86;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEP),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:25],tmp_product_n_86,P}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_mul_14s_10ns_24_1_1" *) 
module design_1_v_demosaic_0_0_mul_14s_10ns_24_1_1_18
   (P,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    A);
  output [23:0]P;
  input CEP;
  input ap_clk;
  input [9:0]DSP_ALU_INST;
  input [13:0]A;

  wire [13:0]A;
  wire CEP;
  wire [9:0]DSP_ALU_INST;
  wire [23:0]P;
  wire ap_clk;
  wire tmp_product_n_86;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEP),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:25],tmp_product_n_86,P}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

module design_1_v_demosaic_0_0_mul_18s_9ns_18_1_1
   (P,
    q0_reg,
    q0_reg_0,
    q0_reg_1,
    q0_reg_2,
    q0_reg_3,
    q0_reg_4,
    q0_reg_5,
    q0_reg_6,
    q0_reg_7,
    q0_reg_8,
    q0_reg_9,
    q0_reg_10,
    q0_reg_11,
    q0_reg_12,
    CEA2,
    CEP,
    ap_clk,
    B,
    A,
    O);
  output [9:0]P;
  output q0_reg;
  output q0_reg_0;
  output q0_reg_1;
  output q0_reg_2;
  output q0_reg_3;
  output q0_reg_4;
  output q0_reg_5;
  output q0_reg_6;
  output q0_reg_7;
  output q0_reg_8;
  output q0_reg_9;
  output q0_reg_10;
  output q0_reg_11;
  output q0_reg_12;
  input CEA2;
  input CEP;
  input ap_clk;
  input [8:0]B;
  input [17:0]A;
  input [7:0]O;

  wire [17:0]A;
  wire [8:0]B;
  wire CEA2;
  wire CEP;
  wire [7:0]O;
  wire [9:0]P;
  wire ap_clk;
  wire g0_b8_n_5;
  wire g0_b9_n_5;
  wire g1_b8_n_5;
  wire g1_b9_n_5;
  wire g2_b8_n_5;
  wire g3_b8_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_48_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_49_n_5;
  wire q0_reg;
  wire q0_reg_0;
  wire q0_reg_1;
  wire q0_reg_10;
  wire q0_reg_11;
  wire q0_reg_12;
  wire q0_reg_2;
  wire q0_reg_3;
  wire q0_reg_4;
  wire q0_reg_5;
  wire q0_reg_6;
  wire q0_reg_7;
  wire q0_reg_8;
  wire q0_reg_9;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h000FF81F1CCBBD3F)) 
    g0_b10
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(q0_reg_3));
  LUT6 #(
    .INIT(64'h000007FF03C76977)) 
    g0_b11
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(q0_reg_4));
  LUT6 #(
    .INIT(64'hFFFFFFFF003F1B9F)) 
    g0_b12
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(q0_reg_5));
  LUT6 #(
    .INIT(64'h00000000FFFF0757)) 
    g0_b13
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(q0_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h000000F7)) 
    g0_b14
       (.I0(O[1]),
        .I1(O[2]),
        .I2(O[3]),
        .I3(O[4]),
        .I4(O[5]),
        .O(q0_reg_10));
  LUT6 #(
    .INIT(64'h00000000000000F7)) 
    g0_b15
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(q0_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    g0_b16
       (.I0(O[2]),
        .I1(O[3]),
        .I2(O[4]),
        .I3(O[5]),
        .O(q0_reg_9));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    g0_b17
       (.I0(O[1]),
        .I1(O[2]),
        .I2(O[3]),
        .I3(O[4]),
        .I4(O[5]),
        .O(q0_reg_8));
  LUT6 #(
    .INIT(64'h1E31992BAC195B1F)) 
    g0_b8
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g0_b8_n_5));
  LUT6 #(
    .INIT(64'h01F078E7655125D7)) 
    g0_b9
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g0_b9_n_5));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h000007FF)) 
    g1_b10
       (.I0(O[1]),
        .I1(O[2]),
        .I2(O[3]),
        .I3(O[4]),
        .I4(O[5]),
        .O(q0_reg_0));
  LUT6 #(
    .INIT(64'h0003FF803FC07C1F)) 
    g1_b8
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g1_b8_n_5));
  LUT6 #(
    .INIT(64'h0000007FFFC003FF)) 
    g1_b9
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g1_b9_n_5));
  LUT6 #(
    .INIT(64'hFFFFF8000007FFFF)) 
    g2_b8
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g2_b8_n_5));
  LUT6 #(
    .INIT(64'h000007FFFFFFFFFF)) 
    g2_b9
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(q0_reg_2));
  LUT6 #(
    .INIT(64'h0000000000001FFF)) 
    g3_b8
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g3_b8_n_5));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_22
       (.I0(g0_b9_n_5),
        .I1(g1_b9_n_5),
        .O(q0_reg_12),
        .S(O[6]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h2)) 
    lshr_ln501_1_reg_4228_reg_i_23
       (.I0(q0_reg_2),
        .I1(O[6]),
        .O(q0_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    lshr_ln501_1_reg_4228_reg_i_24
       (.I0(O[6]),
        .I1(q0_reg_0),
        .I2(O[7]),
        .O(q0_reg));
  MUXF8 lshr_ln501_1_reg_4228_reg_i_25
       (.I0(lshr_ln501_1_reg_4228_reg_i_48_n_5),
        .I1(lshr_ln501_1_reg_4228_reg_i_49_n_5),
        .O(q0_reg_11),
        .S(O[7]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_48
       (.I0(g0_b8_n_5),
        .I1(g1_b8_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_48_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_49
       (.I0(g2_b8_n_5),
        .I1(g3_b8_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_49_n_5),
        .S(O[6]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({A[17],A[17],A[17],A[17],A[17],A[17],A[17],A[17],A[17],A[17],A[17],A[17],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:28],tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,P,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_mul_18s_9ns_18_1_1" *) 
module design_1_v_demosaic_0_0_mul_18s_9ns_18_1_1_19
   (P,
    CEA2,
    q0_reg,
    q0_reg_0,
    q0_reg_1,
    q0_reg_2,
    q0_reg_3,
    q0_reg_4,
    q0_reg_5,
    q0_reg_6,
    q0_reg_7,
    q0_reg_8,
    q0_reg_9,
    q0_reg_10,
    q0_reg_11,
    q0_reg_12,
    q0_reg_13,
    q0_reg_14,
    q0_reg_15,
    q0_reg_16,
    q0_reg_17,
    q0_reg_18,
    q0_reg_19,
    q0_reg_20,
    q0_reg_21,
    q0_reg_22,
    q0_reg_23,
    q0_reg_24,
    q0_reg_25,
    q0_reg_26,
    q0_reg_27,
    q0_reg_28,
    q0_reg_29,
    q0_reg_30,
    q0_reg_31,
    q0_reg_32,
    q0_reg_33,
    q0_reg_34,
    q0_reg_35,
    q0_reg_36,
    q0_reg_37,
    q0_reg_38,
    q0_reg_39,
    q0_reg_40,
    q0_reg_41,
    q0_reg_42,
    q0_reg_43,
    q0_reg_44,
    q0_reg_45,
    q0_reg_46,
    q0_reg_47,
    q0_reg_48,
    q0_reg_49,
    q0_reg_50,
    q0_reg_51,
    q0_reg_52,
    q0_reg_53,
    q0_reg_54,
    q0_reg_55,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    A,
    ap_enable_reg_pp0_iter5,
    O,
    lshr_ln501_1_reg_4228_reg_i_40,
    lshr_ln501_1_reg_4228_reg_i_36);
  output [9:0]P;
  output CEA2;
  output q0_reg;
  output q0_reg_0;
  output q0_reg_1;
  output q0_reg_2;
  output q0_reg_3;
  output q0_reg_4;
  output q0_reg_5;
  output q0_reg_6;
  output q0_reg_7;
  output q0_reg_8;
  output q0_reg_9;
  output q0_reg_10;
  output q0_reg_11;
  output q0_reg_12;
  output q0_reg_13;
  output q0_reg_14;
  output q0_reg_15;
  output q0_reg_16;
  output q0_reg_17;
  output q0_reg_18;
  output q0_reg_19;
  output q0_reg_20;
  output q0_reg_21;
  output q0_reg_22;
  output q0_reg_23;
  output q0_reg_24;
  output q0_reg_25;
  output q0_reg_26;
  output q0_reg_27;
  output q0_reg_28;
  output q0_reg_29;
  output q0_reg_30;
  output q0_reg_31;
  output q0_reg_32;
  output q0_reg_33;
  output q0_reg_34;
  output q0_reg_35;
  output q0_reg_36;
  output q0_reg_37;
  output q0_reg_38;
  output q0_reg_39;
  output q0_reg_40;
  output q0_reg_41;
  output q0_reg_42;
  output q0_reg_43;
  output q0_reg_44;
  output q0_reg_45;
  output q0_reg_46;
  output q0_reg_47;
  output q0_reg_48;
  output q0_reg_49;
  output q0_reg_50;
  output q0_reg_51;
  output q0_reg_52;
  output q0_reg_53;
  output q0_reg_54;
  output q0_reg_55;
  input CEP;
  input ap_clk;
  input [8:0]DSP_ALU_INST;
  input [17:0]A;
  input ap_enable_reg_pp0_iter5;
  input [7:0]O;
  input lshr_ln501_1_reg_4228_reg_i_40;
  input lshr_ln501_1_reg_4228_reg_i_36;

  wire [17:0]A;
  wire CEA2;
  wire CEP;
  wire [8:0]DSP_ALU_INST;
  wire [7:0]O;
  wire [9:0]P;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter5;
  wire g0_b0_n_5;
  wire g0_b1_n_5;
  wire g0_b2_n_5;
  wire g0_b3_n_5;
  wire g0_b4_n_5;
  wire g0_b5_n_5;
  wire g0_b6_n_5;
  wire g0_b7_n_5;
  wire g10_b0_n_5;
  wire g10_b1_n_5;
  wire g10_b2_n_5;
  wire g10_b3_n_5;
  wire g10_b4_n_5;
  wire g11_b0_n_5;
  wire g11_b1_n_5;
  wire g11_b2_n_5;
  wire g11_b3_n_5;
  wire g11_b4_n_5;
  wire g11_b5_n_5;
  wire g12_b0_n_5;
  wire g12_b1_n_5;
  wire g12_b2_n_5;
  wire g12_b3_n_5;
  wire g12_b4_n_5;
  wire g13_b0_n_5;
  wire g13_b1_n_5;
  wire g13_b2_n_5;
  wire g13_b3_n_5;
  wire g13_b4_n_5;
  wire g14_b0_n_5;
  wire g14_b1_n_5;
  wire g14_b2_n_5;
  wire g14_b3_n_5;
  wire g14_b4_n_5;
  wire g15_b0_n_5;
  wire g15_b1_n_5;
  wire g15_b2_n_5;
  wire g15_b3_n_5;
  wire g16_b0_n_5;
  wire g16_b1_n_5;
  wire g16_b2_n_5;
  wire g16_b3_n_5;
  wire g17_b0_n_5;
  wire g17_b1_n_5;
  wire g17_b2_n_5;
  wire g17_b3_n_5;
  wire g17_b4_n_5;
  wire g18_b0_n_5;
  wire g18_b1_n_5;
  wire g18_b2_n_5;
  wire g18_b3_n_5;
  wire g18_b4_n_5;
  wire g19_b0_n_5;
  wire g19_b1_n_5;
  wire g19_b2_n_5;
  wire g19_b3_n_5;
  wire g19_b4_n_5;
  wire g1_b0_n_5;
  wire g1_b1_n_5;
  wire g1_b2_n_5;
  wire g1_b3_n_5;
  wire g1_b4_n_5;
  wire g1_b5_n_5;
  wire g1_b6_n_5;
  wire g1_b7_n_5;
  wire g20_b0_n_5;
  wire g20_b1_n_5;
  wire g20_b2_n_5;
  wire g21_b0_n_5;
  wire g21_b1_n_5;
  wire g21_b2_n_5;
  wire g22_b0_n_5;
  wire g22_b1_n_5;
  wire g22_b2_n_5;
  wire g22_b3_n_5;
  wire g23_b0_n_5;
  wire g23_b1_n_5;
  wire g23_b2_n_5;
  wire g23_b3_n_5;
  wire g24_b0_n_5;
  wire g24_b1_n_5;
  wire g24_b2_n_5;
  wire g24_b3_n_5;
  wire g25_b0_n_5;
  wire g25_b1_n_5;
  wire g26_b0_n_5;
  wire g26_b1_n_5;
  wire g26_b2_n_5;
  wire g26_b3_n_5;
  wire g27_b0_n_5;
  wire g27_b1_n_5;
  wire g27_b2_n_5;
  wire g28_b0_n_5;
  wire g28_b1_n_5;
  wire g28_b3_n_5;
  wire g29_b0_n_5;
  wire g29_b1_n_5;
  wire g2_b0_n_5;
  wire g2_b1_n_5;
  wire g2_b2_n_5;
  wire g2_b3_n_5;
  wire g2_b4_n_5;
  wire g2_b5_n_5;
  wire g2_b6_n_5;
  wire g2_b7_n_5;
  wire g30_b0_n_5;
  wire g30_b1_n_5;
  wire g30_b2_n_5;
  wire g31_b0_n_5;
  wire g31_b1_n_5;
  wire g3_b0_n_5;
  wire g3_b1_n_5;
  wire g3_b2_n_5;
  wire g3_b3_n_5;
  wire g3_b4_n_5;
  wire g3_b5_n_5;
  wire g3_b6_n_5;
  wire g3_b7_n_5;
  wire g4_b0_n_5;
  wire g4_b1_n_5;
  wire g4_b2_n_5;
  wire g4_b3_n_5;
  wire g4_b4_n_5;
  wire g4_b5_n_5;
  wire g4_b6_n_5;
  wire g4_b7_n_5;
  wire g5_b0_n_5;
  wire g5_b1_n_5;
  wire g5_b2_n_5;
  wire g5_b3_n_5;
  wire g5_b4_n_5;
  wire g5_b5_n_5;
  wire g5_b6_n_5;
  wire g6_b0_n_5;
  wire g6_b1_n_5;
  wire g6_b2_n_5;
  wire g6_b3_n_5;
  wire g6_b4_n_5;
  wire g6_b5_n_5;
  wire g6_b6_n_5;
  wire g6_b7_n_5;
  wire g7_b0_n_5;
  wire g7_b1_n_5;
  wire g7_b2_n_5;
  wire g7_b3_n_5;
  wire g7_b4_n_5;
  wire g7_b5_n_5;
  wire g7_b6_n_5;
  wire g8_b0_n_5;
  wire g8_b1_n_5;
  wire g8_b2_n_5;
  wire g8_b3_n_5;
  wire g8_b4_n_5;
  wire g8_b5_n_5;
  wire g9_b0_n_5;
  wire g9_b1_n_5;
  wire g9_b2_n_5;
  wire g9_b3_n_5;
  wire g9_b4_n_5;
  wire g9_b5_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_100_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_101_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_102_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_103_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_104_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_105_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_106_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_107_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_108_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_109_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_110_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_111_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_112_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_113_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_114_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_115_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_116_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_117_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_118_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_119_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_120_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_121_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_122_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_123_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_124_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_125_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_126_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_127_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_128_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_129_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_130_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_131_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_132_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_133_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_134_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_135_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_136_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_137_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_138_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_139_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_140_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_141_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_142_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_143_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_144_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_145_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_146_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_147_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_148_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_149_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_150_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_151_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_152_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_153_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_154_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_155_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_156_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_157_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_158_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_159_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_36;
  wire lshr_ln501_1_reg_4228_reg_i_40;
  wire lshr_ln501_1_reg_4228_reg_i_50_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_51_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_98_n_5;
  wire lshr_ln501_1_reg_4228_reg_i_99_n_5;
  wire q0_reg;
  wire q0_reg_0;
  wire q0_reg_1;
  wire q0_reg_10;
  wire q0_reg_11;
  wire q0_reg_12;
  wire q0_reg_13;
  wire q0_reg_14;
  wire q0_reg_15;
  wire q0_reg_16;
  wire q0_reg_17;
  wire q0_reg_18;
  wire q0_reg_19;
  wire q0_reg_2;
  wire q0_reg_20;
  wire q0_reg_21;
  wire q0_reg_22;
  wire q0_reg_23;
  wire q0_reg_24;
  wire q0_reg_25;
  wire q0_reg_26;
  wire q0_reg_27;
  wire q0_reg_28;
  wire q0_reg_29;
  wire q0_reg_3;
  wire q0_reg_30;
  wire q0_reg_31;
  wire q0_reg_32;
  wire q0_reg_33;
  wire q0_reg_34;
  wire q0_reg_35;
  wire q0_reg_36;
  wire q0_reg_37;
  wire q0_reg_38;
  wire q0_reg_39;
  wire q0_reg_4;
  wire q0_reg_40;
  wire q0_reg_41;
  wire q0_reg_42;
  wire q0_reg_43;
  wire q0_reg_44;
  wire q0_reg_45;
  wire q0_reg_46;
  wire q0_reg_47;
  wire q0_reg_48;
  wire q0_reg_49;
  wire q0_reg_5;
  wire q0_reg_50;
  wire q0_reg_51;
  wire q0_reg_52;
  wire q0_reg_53;
  wire q0_reg_54;
  wire q0_reg_55;
  wire q0_reg_6;
  wire q0_reg_7;
  wire q0_reg_8;
  wire q0_reg_9;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'hBF13B79B2AFD1B9F)) 
    g0_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g0_b0_n_5));
  LUT6 #(
    .INIT(64'h0EE4404775750F57)) 
    g0_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g0_b1_n_5));
  LUT6 #(
    .INIT(64'h46CB10272A8BFF3F)) 
    g0_b2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g0_b2_n_5));
  LUT6 #(
    .INIT(64'h29848325A94301F7)) 
    g0_b3
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g0_b3_n_5));
  LUT6 #(
    .INIT(64'h1AFD0B551213191F)) 
    g0_b4
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g0_b4_n_5));
  LUT6 #(
    .INIT(64'h065606714F1F4557)) 
    g0_b5
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g0_b5_n_5));
  LUT6 #(
    .INIT(64'hAB67FED92E2DB7BF)) 
    g0_b6
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g0_b6_n_5));
  LUT6 #(
    .INIT(64'h66D2AB611BED2377)) 
    g0_b7
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g0_b7_n_5));
  LUT6 #(
    .INIT(64'h6CCD99326CDB26D9)) 
    g10_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g10_b0_n_5));
  LUT6 #(
    .INIT(64'h1C3C78F1E3C71E38)) 
    g10_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g10_b1_n_5));
  LUT6 #(
    .INIT(64'hFC03F80FE03F01F8)) 
    g10_b2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g10_b2_n_5));
  LUT6 #(
    .INIT(64'h03FFF8001FFF0007)) 
    g10_b3
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g10_b3_n_5));
  LUT6 #(
    .INIT(64'hFFFFF8000000FFFF)) 
    g10_b4
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g10_b4_n_5));
  LUT6 #(
    .INIT(64'hFFFFF80000000000)) 
    g10_b6
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(q0_reg));
  LUT6 #(
    .INIT(64'h98CCE66666666666)) 
    g11_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g11_b0_n_5));
  LUT6 #(
    .INIT(64'h783C1E1E1E1E1E1E)) 
    g11_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g11_b1_n_5));
  LUT6 #(
    .INIT(64'hF803FE01FE01FE01)) 
    g11_b2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g11_b2_n_5));
  LUT6 #(
    .INIT(64'h07FFFE0001FFFE00)) 
    g11_b3
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g11_b3_n_5));
  LUT6 #(
    .INIT(64'hFFFFFE00000001FF)) 
    g11_b4
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g11_b4_n_5));
  LUT6 #(
    .INIT(64'h000001FFFFFFFFFF)) 
    g11_b5
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g11_b5_n_5));
  LUT6 #(
    .INIT(64'hC6318C6318CE6331)) 
    g12_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g12_b0_n_5));
  LUT6 #(
    .INIT(64'hC1F07C1F07C1E0F0)) 
    g12_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g12_b1_n_5));
  LUT6 #(
    .INIT(64'h3FF003FF003FE00F)) 
    g12_b2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g12_b2_n_5));
  LUT6 #(
    .INIT(64'hFFF00000FFFFE000)) 
    g12_b3
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g12_b3_n_5));
  LUT6 #(
    .INIT(64'hFFF0000000001FFF)) 
    g12_b4
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g12_b4_n_5));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    g12_b5
       (.I0(O[2]),
        .I1(O[3]),
        .I2(O[4]),
        .I3(O[5]),
        .O(q0_reg_8));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h1FFF)) 
    g12_b6
       (.I0(O[2]),
        .I1(O[3]),
        .I2(O[4]),
        .I3(O[5]),
        .O(q0_reg_7));
  LUT6 #(
    .INIT(64'h71C71C638E31C639)) 
    g13_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g13_b0_n_5));
  LUT6 #(
    .INIT(64'h0FC0FC1F81F03E07)) 
    g13_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g13_b1_n_5));
  LUT6 #(
    .INIT(64'hFFC003FF800FFE00)) 
    g13_b2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g13_b2_n_5));
  LUT6 #(
    .INIT(64'h003FFFFF800001FF)) 
    g13_b3
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g13_b3_n_5));
  LUT6 #(
    .INIT(64'h000000007FFFFFFF)) 
    g13_b4
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g13_b4_n_5));
  LUT6 #(
    .INIT(64'hE3C78E1C70E38F1C)) 
    g14_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g14_b0_n_5));
  LUT6 #(
    .INIT(64'h1FC07E03F01F80FC)) 
    g14_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g14_b1_n_5));
  LUT6 #(
    .INIT(64'h003FFE000FFF8003)) 
    g14_b2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g14_b2_n_5));
  LUT6 #(
    .INIT(64'h000001FFFFFF8000)) 
    g14_b3
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g14_b3_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8000)) 
    g14_b4
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g14_b4_n_5));
  LUT6 #(
    .INIT(64'h0000000000007FFF)) 
    g14_b5
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(q0_reg_0));
  LUT6 #(
    .INIT(64'h1E1E1E1E3C3878F1)) 
    g15_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g15_b0_n_5));
  LUT6 #(
    .INIT(64'h01FE01FE03F807F0)) 
    g15_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g15_b1_n_5));
  LUT6 #(
    .INIT(64'h0001FFFE0007FFF0)) 
    g15_b2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g15_b2_n_5));
  LUT6 #(
    .INIT(64'h00000001FFFFFFF0)) 
    g15_b3
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g15_b3_n_5));
  LUT6 #(
    .INIT(64'hF0783C3C1E1E1E1F)) 
    g16_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g16_b0_n_5));
  LUT6 #(
    .INIT(64'h0FF803FC01FE01FF)) 
    g16_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g16_b1_n_5));
  LUT6 #(
    .INIT(64'h0007FFFC0001FFFF)) 
    g16_b2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g16_b2_n_5));
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    g16_b3
       (.I0(O[1]),
        .I1(O[2]),
        .I2(O[3]),
        .I3(O[4]),
        .I4(O[5]),
        .O(g16_b3_n_5));
  LUT6 #(
    .INIT(64'hC1F07C3E0F87C1E0)) 
    g17_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g17_b0_n_5));
  LUT6 #(
    .INIT(64'hC00FFC01FF803FE0)) 
    g17_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g17_b1_n_5));
  LUT6 #(
    .INIT(64'h3FFFFC00007FFFE0)) 
    g17_b2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g17_b2_n_5));
  LUT6 #(
    .INIT(64'h000003FFFFFFFFE0)) 
    g17_b3
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g17_b3_n_5));
  LUT6 #(
    .INIT(64'h000000000000001F)) 
    g17_b4
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g17_b4_n_5));
  LUT6 #(
    .INIT(64'hC1F83F07E0F83F07)) 
    g18_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g18_b0_n_5));
  LUT6 #(
    .INIT(64'hC007FF001FF800FF)) 
    g18_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g18_b1_n_5));
  LUT6 #(
    .INIT(64'hC00000FFFFF80000)) 
    g18_b2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g18_b2_n_5));
  LUT6 #(
    .INIT(64'h3FFFFFFFFFF80000)) 
    g18_b3
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g18_b3_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF80000)) 
    g18_b4
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g18_b4_n_5));
  LUT6 #(
    .INIT(64'h000000000007FFFF)) 
    g18_b5
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(q0_reg_1));
  LUT6 #(
    .INIT(64'h7E07E07E07E07E0F)) 
    g19_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g19_b0_n_5));
  LUT6 #(
    .INIT(64'h01FFE001FFE001FF)) 
    g19_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g19_b1_n_5));
  LUT6 #(
    .INIT(64'hFFFFE000001FFFFF)) 
    g19_b2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g19_b2_n_5));
  LUT6 #(
    .INIT(64'hFFFFE00000000000)) 
    g19_b3
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g19_b3_n_5));
  LUT6 #(
    .INIT(64'h00001FFFFFFFFFFF)) 
    g19_b4
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g19_b4_n_5));
  LUT6 #(
    .INIT(64'h285EDCB892801A35)) 
    g1_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g1_b0_n_5));
  LUT6 #(
    .INIT(64'h1A9E506FA1088E35)) 
    g1_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g1_b1_n_5));
  LUT6 #(
    .INIT(64'h064B601AC0AFAEB1)) 
    g1_b2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g1_b2_n_5));
  LUT6 #(
    .INIT(64'h01C6D55300653199)) 
    g1_b3
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g1_b3_n_5));
  LUT6 #(
    .INIT(64'hAA94999C001C9521)) 
    g1_b4
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g1_b4_n_5));
  LUT6 #(
    .INIT(64'h664DB4B55556D9C1)) 
    g1_b5
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g1_b5_n_5));
  LUT6 #(
    .INIT(64'h1E3C738CCCCDB4AB)) 
    g1_b6
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g1_b6_n_5));
  LUT6 #(
    .INIT(64'h01FC0F83C3C38C67)) 
    g1_b7
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g1_b7_n_5));
  LUT6 #(
    .INIT(64'hFC07F03F81FC0FC0)) 
    g20_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g20_b0_n_5));
  LUT6 #(
    .INIT(64'hFC000FFF8003FFC0)) 
    g20_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g20_b1_n_5));
  LUT6 #(
    .INIT(64'h03FFFFFF8000003F)) 
    g20_b2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g20_b2_n_5));
  LUT6 #(
    .INIT(64'h03F80FF01FC07F01)) 
    g21_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g21_b0_n_5));
  LUT6 #(
    .INIT(64'hFFF8000FFFC000FF)) 
    g21_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g21_b1_n_5));
  LUT6 #(
    .INIT(64'h0007FFFFFFC00000)) 
    g21_b2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g21_b2_n_5));
  LUT6 #(
    .INIT(64'h01FE01FE01FE01FC)) 
    g22_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g22_b0_n_5));
  LUT6 #(
    .INIT(64'hFFFE0001FFFE0003)) 
    g22_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g22_b1_n_5));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    g22_b2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g22_b2_n_5));
  LUT6 #(
    .INIT(64'h000000000001FFFF)) 
    g22_b3
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g22_b3_n_5));
  LUT6 #(
    .INIT(64'h3FE00FF803FC03FE)) 
    g23_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g23_b0_n_5));
  LUT6 #(
    .INIT(64'hFFE00007FFFC0001)) 
    g23_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g23_b1_n_5));
  LUT6 #(
    .INIT(64'h001FFFFFFFFC0000)) 
    g23_b2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g23_b2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'hFFFFFE00)) 
    g23_b3
       (.I0(O[1]),
        .I1(O[2]),
        .I2(O[3]),
        .I3(O[4]),
        .I4(O[5]),
        .O(g23_b3_n_5));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h000001FF)) 
    g23_b4
       (.I0(O[1]),
        .I1(O[2]),
        .I2(O[3]),
        .I3(O[4]),
        .I4(O[5]),
        .O(q0_reg_9));
  LUT6 #(
    .INIT(64'h801FF003FE00FF80)) 
    g24_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g24_b0_n_5));
  LUT6 #(
    .INIT(64'h80000FFFFE00007F)) 
    g24_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g24_b1_n_5));
  LUT6 #(
    .INIT(64'h7FFFFFFFFE000000)) 
    g24_b2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g24_b2_n_5));
  LUT6 #(
    .INIT(64'h0000000001FFFFFF)) 
    g24_b3
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g24_b3_n_5));
  LUT6 #(
    .INIT(64'hF001FF801FF801FF)) 
    g25_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g25_b0_n_5));
  LUT6 #(
    .INIT(64'h0FFFFF800007FFFF)) 
    g25_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g25_b1_n_5));
  LUT6 #(
    .INIT(64'hFFFFFF8000000000)) 
    g25_b4
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(q0_reg_2));
  LUT6 #(
    .INIT(64'h0000007FFFFFFFFF)) 
    g25_b5
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(q0_reg_3));
  LUT6 #(
    .INIT(64'hE003FF800FFE003F)) 
    g26_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g26_b0_n_5));
  LUT6 #(
    .INIT(64'hE000007FFFFE0000)) 
    g26_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g26_b1_n_5));
  LUT6 #(
    .INIT(64'hE00000000001FFFF)) 
    g26_b2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g26_b2_n_5));
  LUT6 #(
    .INIT(64'h1FFFFFFFFFFFFFFF)) 
    g26_b3
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g26_b3_n_5));
  LUT6 #(
    .INIT(64'h00FFF000FFF001FF)) 
    g27_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g27_b0_n_5));
  LUT4 #(
    .INIT(16'hF81F)) 
    g27_b1
       (.I0(O[2]),
        .I1(O[3]),
        .I2(O[4]),
        .I3(O[5]),
        .O(g27_b1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h07FF)) 
    g27_b2
       (.I0(O[2]),
        .I1(O[3]),
        .I2(O[4]),
        .I3(O[5]),
        .O(g27_b2_n_5));
  LUT6 #(
    .INIT(64'hFF8003FFE000FFF0)) 
    g28_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g28_b0_n_5));
  LUT6 #(
    .INIT(64'h007FFFFFE000000F)) 
    g28_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g28_b1_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFE0000000)) 
    g28_b3
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g28_b3_n_5));
  LUT6 #(
    .INIT(64'h000000001FFFFFFF)) 
    g28_b4
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(q0_reg_4));
  LUT6 #(
    .INIT(64'h03FFF0003FFE000F)) 
    g29_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g29_b0_n_5));
  LUT6 #(
    .INIT(64'h00000FFFFFFE0000)) 
    g29_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g29_b1_n_5));
  LUT6 #(
    .INIT(64'h6C03AAC06A7EAFB9)) 
    g2_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g2_b0_n_5));
  LUT6 #(
    .INIT(64'h700066554C7E6521)) 
    g2_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g2_b1_n_5));
  LUT6 #(
    .INIT(64'h80001E33252B49C1)) 
    g2_b2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g2_b2_n_5));
  LUT6 #(
    .INIT(64'hAAAAAB5A49B38E01)) 
    g2_b3
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g2_b3_n_5));
  LUT6 #(
    .INIT(64'h99999936DB695AAB)) 
    g2_b4
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g2_b4_n_5));
  LUT6 #(
    .INIT(64'h787878F1C718C667)) 
    g2_b5
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g2_b5_n_5));
  LUT6 #(
    .INIT(64'hF807F80FC0F83E1F)) 
    g2_b6
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g2_b6_n_5));
  LUT6 #(
    .INIT(64'h07FFF8003FF801FF)) 
    g2_b7
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g2_b7_n_5));
  LUT6 #(
    .INIT(64'h000FFFE0003FFF00)) 
    g30_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g30_b0_n_5));
  LUT6 #(
    .INIT(64'h0000001FFFFFFF00)) 
    g30_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g30_b1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    g30_b2
       (.I0(O[3]),
        .I1(O[4]),
        .I2(O[5]),
        .O(g30_b2_n_5));
  LUT6 #(
    .INIT(64'h0001FFFE0003FFFC)) 
    g31_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g31_b0_n_5));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFC)) 
    g31_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g31_b1_n_5));
  LUT6 #(
    .INIT(64'h01E64B5699801CD5)) 
    g3_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g3_b0_n_5));
  LUT6 #(
    .INIT(64'h001E38CDB4AAA966)) 
    g3_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g3_b1_n_5));
  LUT6 #(
    .INIT(64'hAAAB5296D9333187)) 
    g3_b2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g3_b2_n_5));
  LUT6 #(
    .INIT(64'h6666C9B24B696B52)) 
    g3_b3
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g3_b3_n_5));
  LUT6 #(
    .INIT(64'h1E1E3871C718E731)) 
    g3_b4
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g3_b4_n_5));
  LUT6 #(
    .INIT(64'h01FE07F03F07E0F0)) 
    g3_b5
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g3_b5_n_5));
  LUT6 #(
    .INIT(64'h0001FFF000FFE00F)) 
    g3_b6
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g3_b6_n_5));
  LUT6 #(
    .INIT(64'h0000000FFFFFE000)) 
    g3_b7
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g3_b7_n_5));
  LUT6 #(
    .INIT(64'h925A9556B4998E01)) 
    g4_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g4_b0_n_5));
  LUT6 #(
    .INIT(64'h2493266738E1F001)) 
    g4_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g4_b1_n_5));
  LUT6 #(
    .INIT(64'h92496D2D6A54AAAB)) 
    g4_b2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g4_b2_n_5));
  LUT6 #(
    .INIT(64'h71C71CE319CC6667)) 
    g4_b3
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g4_b3_n_5));
  LUT6 #(
    .INIT(64'hF03F03E0F83C1E1F)) 
    g4_b4
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g4_b4_n_5));
  LUT6 #(
    .INIT(64'hF000FFE007FC01FF)) 
    g4_b5
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g4_b5_n_5));
  LUT6 #(
    .INIT(64'h0FFFFFE00003FFFF)) 
    g4_b6
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g4_b6_n_5));
  LUT6 #(
    .INIT(64'h0000001FFFFFFFFF)) 
    g4_b7
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g4_b7_n_5));
  LUT6 #(
    .INIT(64'h1F8000003E1E3999)) 
    g5_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g5_b0_n_5));
  LUT6 #(
    .INIT(64'h4AAAAAAAAB54AD2D)) 
    g5_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g5_b1_n_5));
  LUT6 #(
    .INIT(64'hC666666666CD9B64)) 
    g5_b2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g5_b2_n_5));
  LUT6 #(
    .INIT(64'hC1E1E1E1E1C3871C)) 
    g5_b3
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g5_b3_n_5));
  LUT6 #(
    .INIT(64'h3FE01FE01FC07F03)) 
    g5_b4
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g5_b4_n_5));
  LUT6 #(
    .INIT(64'hFFE0001FFFC000FF)) 
    g5_b5
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g5_b5_n_5));
  LUT6 #(
    .INIT(64'h001FFFFFFFC00000)) 
    g5_b6
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g5_b6_n_5));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'hFFFFF800)) 
    g5_b7
       (.I0(O[1]),
        .I1(O[2]),
        .I2(O[3]),
        .I3(O[4]),
        .I4(O[5]),
        .O(q0_reg_5));
  LUT6 #(
    .INIT(64'h6DB26CCCCC639E3C)) 
    g6_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g6_b0_n_5));
  LUT6 #(
    .INIT(64'hDB6925A5A5294A95)) 
    g6_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g6_b1_n_5));
  LUT6 #(
    .INIT(64'h38E71C639CE7398C)) 
    g6_b2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g6_b2_n_5));
  LUT6 #(
    .INIT(64'hF81F03E07C1F0783)) 
    g6_b3
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g6_b3_n_5));
  LUT6 #(
    .INIT(64'h07FF001FFC00FF80)) 
    g6_b4
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g6_b4_n_5));
  LUT6 #(
    .INIT(64'h0000FFFFFC00007F)) 
    g6_b5
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g6_b5_n_5));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'hFFFFE000)) 
    g6_b6
       (.I0(O[1]),
        .I1(O[2]),
        .I2(O[3]),
        .I3(O[4]),
        .I4(O[5]),
        .O(g6_b6_n_5));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h00001FFF)) 
    g6_b7
       (.I0(O[1]),
        .I1(O[2]),
        .I2(O[3]),
        .I3(O[4]),
        .I4(O[5]),
        .O(g6_b7_n_5));
  LUT6 #(
    .INIT(64'hAAAAA954AD4A5A5B)) 
    g7_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g7_b0_n_5));
  LUT6 #(
    .INIT(64'h666664CD9B26C936)) 
    g7_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g7_b1_n_5));
  LUT6 #(
    .INIT(64'h1E1E1C3C78E1C70E)) 
    g7_b2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g7_b2_n_5));
  LUT6 #(
    .INIT(64'h01FE03FC07E03F01)) 
    g7_b3
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g7_b3_n_5));
  LUT6 #(
    .INIT(64'h0001FFFC001FFF00)) 
    g7_b4
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g7_b4_n_5));
  LUT5 #(
    .INIT(32'h0001FFF0)) 
    g7_b5
       (.I0(O[1]),
        .I1(O[2]),
        .I2(O[3]),
        .I3(O[4]),
        .I4(O[5]),
        .O(g7_b5_n_5));
  LUT3 #(
    .INIT(8'h01)) 
    g7_b6
       (.I0(O[3]),
        .I1(O[4]),
        .I2(O[5]),
        .O(g7_b6_n_5));
  LUT6 #(
    .INIT(64'hAD6A54A955AAAAAB)) 
    g8_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g8_b0_n_5));
  LUT6 #(
    .INIT(64'h9CE63398CC666667)) 
    g8_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g8_b1_n_5));
  LUT6 #(
    .INIT(64'h83E1F0783C1E1E1F)) 
    g8_b2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g8_b2_n_5));
  LUT6 #(
    .INIT(64'h7FE00FF803FE01FF)) 
    g8_b3
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g8_b3_n_5));
  LUT6 #(
    .INIT(64'h001FFFF80001FFFF)) 
    g8_b4
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g8_b4_n_5));
  LUT6 #(
    .INIT(64'h00000007FFFFFFFF)) 
    g8_b5
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g8_b5_n_5));
  LUT6 #(
    .INIT(64'h2492492DA4B4B4B5)) 
    g9_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g9_b0_n_5));
  LUT6 #(
    .INIT(64'hE38E38E39C738C73)) 
    g9_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g9_b1_n_5));
  LUT6 #(
    .INIT(64'h1F81F81F83F07C0F)) 
    g9_b2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g9_b2_n_5));
  LUT6 #(
    .INIT(64'hFF8007FF800FFC00)) 
    g9_b3
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g9_b3_n_5));
  LUT6 #(
    .INIT(64'hFF8000007FFFFC00)) 
    g9_b4
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g9_b4_n_5));
  LUT6 #(
    .INIT(64'h007FFFFFFFFFFC00)) 
    g9_b5
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g9_b5_n_5));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h0000001F)) 
    g9_b6
       (.I0(O[1]),
        .I1(O[2]),
        .I2(O[3]),
        .I3(O[4]),
        .I4(O[5]),
        .O(q0_reg_6));
  LUT2 #(
    .INIT(4'h8)) 
    lshr_ln501_1_reg_4228_reg_i_1
       (.I0(CEP),
        .I1(ap_enable_reg_pp0_iter5),
        .O(CEA2));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_100
       (.I0(g8_b4_n_5),
        .I1(g9_b4_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_100_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_101
       (.I0(g10_b4_n_5),
        .I1(g11_b4_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_101_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_102
       (.I0(g4_b4_n_5),
        .I1(g5_b4_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_102_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_103
       (.I0(g6_b4_n_5),
        .I1(g7_b4_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_103_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_104
       (.I0(g0_b4_n_5),
        .I1(g1_b4_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_104_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_105
       (.I0(g2_b4_n_5),
        .I1(g3_b4_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_105_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_106
       (.I0(g12_b3_n_5),
        .I1(g13_b3_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_106_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_107
       (.I0(g14_b3_n_5),
        .I1(g15_b3_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_107_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_108
       (.I0(g8_b3_n_5),
        .I1(g9_b3_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_108_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_109
       (.I0(g10_b3_n_5),
        .I1(g11_b3_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_109_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_110
       (.I0(g4_b3_n_5),
        .I1(g5_b3_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_110_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_111
       (.I0(g6_b3_n_5),
        .I1(g7_b3_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_111_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_112
       (.I0(g0_b3_n_5),
        .I1(g1_b3_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_112_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_113
       (.I0(g2_b3_n_5),
        .I1(g3_b3_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_113_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_114
       (.I0(g16_b3_n_5),
        .I1(g17_b3_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_114_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_115
       (.I0(g18_b3_n_5),
        .I1(g19_b3_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_115_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_116
       (.I0(g12_b2_n_5),
        .I1(g13_b2_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_116_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_117
       (.I0(g14_b2_n_5),
        .I1(g15_b2_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_117_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_118
       (.I0(g8_b2_n_5),
        .I1(g9_b2_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_118_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_119
       (.I0(g10_b2_n_5),
        .I1(g11_b2_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_119_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_120
       (.I0(g4_b2_n_5),
        .I1(g5_b2_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_120_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_121
       (.I0(g6_b2_n_5),
        .I1(g7_b2_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_121_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_122
       (.I0(g0_b2_n_5),
        .I1(g1_b2_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_122_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_123
       (.I0(g2_b2_n_5),
        .I1(g3_b2_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_123_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_124
       (.I0(g20_b2_n_5),
        .I1(g21_b2_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_124_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_125
       (.I0(g22_b2_n_5),
        .I1(g23_b2_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_125_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_126
       (.I0(g16_b2_n_5),
        .I1(g17_b2_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_126_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_127
       (.I0(g18_b2_n_5),
        .I1(g19_b2_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_127_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_128
       (.I0(g12_b1_n_5),
        .I1(g13_b1_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_128_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_129
       (.I0(g14_b1_n_5),
        .I1(g15_b1_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_129_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_130
       (.I0(g8_b1_n_5),
        .I1(g9_b1_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_130_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_131
       (.I0(g10_b1_n_5),
        .I1(g11_b1_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_131_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_132
       (.I0(g4_b1_n_5),
        .I1(g5_b1_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_132_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_133
       (.I0(g6_b1_n_5),
        .I1(g7_b1_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_133_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_134
       (.I0(g0_b1_n_5),
        .I1(g1_b1_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_134_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_135
       (.I0(g2_b1_n_5),
        .I1(g3_b1_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_135_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_136
       (.I0(g28_b1_n_5),
        .I1(g29_b1_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_136_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_137
       (.I0(g30_b1_n_5),
        .I1(g31_b1_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_137_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_138
       (.I0(g24_b1_n_5),
        .I1(g25_b1_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_138_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_139
       (.I0(g26_b1_n_5),
        .I1(g27_b1_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_139_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_140
       (.I0(g20_b1_n_5),
        .I1(g21_b1_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_140_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_141
       (.I0(g22_b1_n_5),
        .I1(g23_b1_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_141_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_142
       (.I0(g16_b1_n_5),
        .I1(g17_b1_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_142_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_143
       (.I0(g18_b1_n_5),
        .I1(g19_b1_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_143_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_144
       (.I0(g12_b0_n_5),
        .I1(g13_b0_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_144_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_145
       (.I0(g14_b0_n_5),
        .I1(g15_b0_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_145_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_146
       (.I0(g8_b0_n_5),
        .I1(g9_b0_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_146_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_147
       (.I0(g10_b0_n_5),
        .I1(g11_b0_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_147_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_148
       (.I0(g4_b0_n_5),
        .I1(g5_b0_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_148_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_149
       (.I0(g6_b0_n_5),
        .I1(g7_b0_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_149_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_150
       (.I0(g0_b0_n_5),
        .I1(g1_b0_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_150_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_151
       (.I0(g2_b0_n_5),
        .I1(g3_b0_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_151_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_152
       (.I0(g28_b0_n_5),
        .I1(g29_b0_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_152_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_153
       (.I0(g30_b0_n_5),
        .I1(g31_b0_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_153_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_154
       (.I0(g24_b0_n_5),
        .I1(g25_b0_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_154_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_155
       (.I0(g26_b0_n_5),
        .I1(g27_b0_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_155_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_156
       (.I0(g20_b0_n_5),
        .I1(g21_b0_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_156_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_157
       (.I0(g22_b0_n_5),
        .I1(g23_b0_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_157_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_158
       (.I0(g16_b0_n_5),
        .I1(g17_b0_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_158_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_159
       (.I0(g18_b0_n_5),
        .I1(g19_b0_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_159_n_5),
        .S(O[6]));
  MUXF8 lshr_ln501_1_reg_4228_reg_i_26
       (.I0(lshr_ln501_1_reg_4228_reg_i_50_n_5),
        .I1(lshr_ln501_1_reg_4228_reg_i_51_n_5),
        .O(q0_reg_54),
        .S(O[7]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    lshr_ln501_1_reg_4228_reg_i_27
       (.I0(g6_b7_n_5),
        .I1(O[7]),
        .I2(q0_reg_5),
        .I3(O[6]),
        .I4(g4_b7_n_5),
        .O(q0_reg_55));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_50
       (.I0(g0_b7_n_5),
        .I1(g1_b7_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_50_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_51
       (.I0(g2_b7_n_5),
        .I1(g3_b7_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_51_n_5),
        .S(O[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    lshr_ln501_1_reg_4228_reg_i_53
       (.I0(g7_b6_n_5),
        .I1(g6_b6_n_5),
        .I2(O[7]),
        .I3(g5_b6_n_5),
        .I4(O[6]),
        .I5(g4_b6_n_5),
        .O(q0_reg_53));
  MUXF8 lshr_ln501_1_reg_4228_reg_i_54
       (.I0(lshr_ln501_1_reg_4228_reg_i_98_n_5),
        .I1(lshr_ln501_1_reg_4228_reg_i_99_n_5),
        .O(q0_reg_52),
        .S(O[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    lshr_ln501_1_reg_4228_reg_i_56
       (.I0(g11_b5_n_5),
        .I1(q0_reg),
        .I2(O[7]),
        .I3(g9_b5_n_5),
        .I4(O[6]),
        .I5(g8_b5_n_5),
        .O(q0_reg_51));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_57
       (.I0(g6_b5_n_5),
        .I1(g7_b5_n_5),
        .O(q0_reg_50),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_58
       (.I0(g4_b5_n_5),
        .I1(g5_b5_n_5),
        .O(q0_reg_49),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_59
       (.I0(g2_b5_n_5),
        .I1(g3_b5_n_5),
        .O(q0_reg_48),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_60
       (.I0(g0_b5_n_5),
        .I1(g1_b5_n_5),
        .O(q0_reg_47),
        .S(O[6]));
  LUT5 #(
    .INIT(32'hAFA0CFCF)) 
    lshr_ln501_1_reg_4228_reg_i_61
       (.I0(g19_b4_n_5),
        .I1(g18_b4_n_5),
        .I2(O[7]),
        .I3(g17_b4_n_5),
        .I4(O[6]),
        .O(q0_reg_46));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    lshr_ln501_1_reg_4228_reg_i_62
       (.I0(lshr_ln501_1_reg_4228_reg_i_36),
        .I1(g14_b4_n_5),
        .I2(O[7]),
        .I3(g13_b4_n_5),
        .I4(O[6]),
        .I5(g12_b4_n_5),
        .O(q0_reg_45));
  MUXF8 lshr_ln501_1_reg_4228_reg_i_63
       (.I0(lshr_ln501_1_reg_4228_reg_i_100_n_5),
        .I1(lshr_ln501_1_reg_4228_reg_i_101_n_5),
        .O(q0_reg_44),
        .S(O[7]));
  MUXF8 lshr_ln501_1_reg_4228_reg_i_64
       (.I0(lshr_ln501_1_reg_4228_reg_i_102_n_5),
        .I1(lshr_ln501_1_reg_4228_reg_i_103_n_5),
        .O(q0_reg_43),
        .S(O[7]));
  MUXF8 lshr_ln501_1_reg_4228_reg_i_65
       (.I0(lshr_ln501_1_reg_4228_reg_i_104_n_5),
        .I1(lshr_ln501_1_reg_4228_reg_i_105_n_5),
        .O(q0_reg_42),
        .S(O[7]));
  MUXF8 lshr_ln501_1_reg_4228_reg_i_66
       (.I0(lshr_ln501_1_reg_4228_reg_i_106_n_5),
        .I1(lshr_ln501_1_reg_4228_reg_i_107_n_5),
        .O(q0_reg_37),
        .S(O[7]));
  MUXF8 lshr_ln501_1_reg_4228_reg_i_67
       (.I0(lshr_ln501_1_reg_4228_reg_i_108_n_5),
        .I1(lshr_ln501_1_reg_4228_reg_i_109_n_5),
        .O(q0_reg_36),
        .S(O[7]));
  MUXF8 lshr_ln501_1_reg_4228_reg_i_68
       (.I0(lshr_ln501_1_reg_4228_reg_i_110_n_5),
        .I1(lshr_ln501_1_reg_4228_reg_i_111_n_5),
        .O(q0_reg_35),
        .S(O[7]));
  MUXF8 lshr_ln501_1_reg_4228_reg_i_69
       (.I0(lshr_ln501_1_reg_4228_reg_i_112_n_5),
        .I1(lshr_ln501_1_reg_4228_reg_i_113_n_5),
        .O(q0_reg_34),
        .S(O[7]));
  LUT4 #(
    .INIT(16'h3B38)) 
    lshr_ln501_1_reg_4228_reg_i_70
       (.I0(g7_b6_n_5),
        .I1(O[7]),
        .I2(O[6]),
        .I3(g28_b3_n_5),
        .O(q0_reg_41));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    lshr_ln501_1_reg_4228_reg_i_71
       (.I0(g26_b3_n_5),
        .I1(O[7]),
        .I2(q0_reg_2),
        .I3(O[6]),
        .I4(g24_b3_n_5),
        .O(q0_reg_40));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    lshr_ln501_1_reg_4228_reg_i_72
       (.I0(g23_b3_n_5),
        .I1(g22_b3_n_5),
        .I2(O[7]),
        .I3(q0_reg_5),
        .I4(O[6]),
        .I5(g13_b4_n_5),
        .O(q0_reg_39));
  MUXF8 lshr_ln501_1_reg_4228_reg_i_73
       (.I0(lshr_ln501_1_reg_4228_reg_i_114_n_5),
        .I1(lshr_ln501_1_reg_4228_reg_i_115_n_5),
        .O(q0_reg_38),
        .S(O[7]));
  MUXF8 lshr_ln501_1_reg_4228_reg_i_74
       (.I0(lshr_ln501_1_reg_4228_reg_i_116_n_5),
        .I1(lshr_ln501_1_reg_4228_reg_i_117_n_5),
        .O(q0_reg_29),
        .S(O[7]));
  MUXF8 lshr_ln501_1_reg_4228_reg_i_75
       (.I0(lshr_ln501_1_reg_4228_reg_i_118_n_5),
        .I1(lshr_ln501_1_reg_4228_reg_i_119_n_5),
        .O(q0_reg_28),
        .S(O[7]));
  MUXF8 lshr_ln501_1_reg_4228_reg_i_76
       (.I0(lshr_ln501_1_reg_4228_reg_i_120_n_5),
        .I1(lshr_ln501_1_reg_4228_reg_i_121_n_5),
        .O(q0_reg_27),
        .S(O[7]));
  MUXF8 lshr_ln501_1_reg_4228_reg_i_77
       (.I0(lshr_ln501_1_reg_4228_reg_i_122_n_5),
        .I1(lshr_ln501_1_reg_4228_reg_i_123_n_5),
        .O(q0_reg_26),
        .S(O[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    lshr_ln501_1_reg_4228_reg_i_78
       (.I0(lshr_ln501_1_reg_4228_reg_i_40),
        .I1(g30_b2_n_5),
        .I2(O[7]),
        .I3(g22_b3_n_5),
        .I4(O[6]),
        .I5(g28_b3_n_5),
        .O(q0_reg_33));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    lshr_ln501_1_reg_4228_reg_i_79
       (.I0(g27_b2_n_5),
        .I1(g26_b2_n_5),
        .I2(O[7]),
        .I3(q0_reg_2),
        .I4(O[6]),
        .I5(g24_b2_n_5),
        .O(q0_reg_32));
  MUXF8 lshr_ln501_1_reg_4228_reg_i_80
       (.I0(lshr_ln501_1_reg_4228_reg_i_124_n_5),
        .I1(lshr_ln501_1_reg_4228_reg_i_125_n_5),
        .O(q0_reg_31),
        .S(O[7]));
  MUXF8 lshr_ln501_1_reg_4228_reg_i_81
       (.I0(lshr_ln501_1_reg_4228_reg_i_126_n_5),
        .I1(lshr_ln501_1_reg_4228_reg_i_127_n_5),
        .O(q0_reg_30),
        .S(O[7]));
  MUXF8 lshr_ln501_1_reg_4228_reg_i_82
       (.I0(lshr_ln501_1_reg_4228_reg_i_128_n_5),
        .I1(lshr_ln501_1_reg_4228_reg_i_129_n_5),
        .O(q0_reg_21),
        .S(O[7]));
  MUXF8 lshr_ln501_1_reg_4228_reg_i_83
       (.I0(lshr_ln501_1_reg_4228_reg_i_130_n_5),
        .I1(lshr_ln501_1_reg_4228_reg_i_131_n_5),
        .O(q0_reg_20),
        .S(O[7]));
  MUXF8 lshr_ln501_1_reg_4228_reg_i_84
       (.I0(lshr_ln501_1_reg_4228_reg_i_132_n_5),
        .I1(lshr_ln501_1_reg_4228_reg_i_133_n_5),
        .O(q0_reg_19),
        .S(O[7]));
  MUXF8 lshr_ln501_1_reg_4228_reg_i_85
       (.I0(lshr_ln501_1_reg_4228_reg_i_134_n_5),
        .I1(lshr_ln501_1_reg_4228_reg_i_135_n_5),
        .O(q0_reg_18),
        .S(O[7]));
  MUXF8 lshr_ln501_1_reg_4228_reg_i_86
       (.I0(lshr_ln501_1_reg_4228_reg_i_136_n_5),
        .I1(lshr_ln501_1_reg_4228_reg_i_137_n_5),
        .O(q0_reg_25),
        .S(O[7]));
  MUXF8 lshr_ln501_1_reg_4228_reg_i_87
       (.I0(lshr_ln501_1_reg_4228_reg_i_138_n_5),
        .I1(lshr_ln501_1_reg_4228_reg_i_139_n_5),
        .O(q0_reg_24),
        .S(O[7]));
  MUXF8 lshr_ln501_1_reg_4228_reg_i_88
       (.I0(lshr_ln501_1_reg_4228_reg_i_140_n_5),
        .I1(lshr_ln501_1_reg_4228_reg_i_141_n_5),
        .O(q0_reg_23),
        .S(O[7]));
  MUXF8 lshr_ln501_1_reg_4228_reg_i_89
       (.I0(lshr_ln501_1_reg_4228_reg_i_142_n_5),
        .I1(lshr_ln501_1_reg_4228_reg_i_143_n_5),
        .O(q0_reg_22),
        .S(O[7]));
  MUXF8 lshr_ln501_1_reg_4228_reg_i_90
       (.I0(lshr_ln501_1_reg_4228_reg_i_144_n_5),
        .I1(lshr_ln501_1_reg_4228_reg_i_145_n_5),
        .O(q0_reg_13),
        .S(O[7]));
  MUXF8 lshr_ln501_1_reg_4228_reg_i_91
       (.I0(lshr_ln501_1_reg_4228_reg_i_146_n_5),
        .I1(lshr_ln501_1_reg_4228_reg_i_147_n_5),
        .O(q0_reg_12),
        .S(O[7]));
  MUXF8 lshr_ln501_1_reg_4228_reg_i_92
       (.I0(lshr_ln501_1_reg_4228_reg_i_148_n_5),
        .I1(lshr_ln501_1_reg_4228_reg_i_149_n_5),
        .O(q0_reg_11),
        .S(O[7]));
  MUXF8 lshr_ln501_1_reg_4228_reg_i_93
       (.I0(lshr_ln501_1_reg_4228_reg_i_150_n_5),
        .I1(lshr_ln501_1_reg_4228_reg_i_151_n_5),
        .O(q0_reg_10),
        .S(O[7]));
  MUXF8 lshr_ln501_1_reg_4228_reg_i_94
       (.I0(lshr_ln501_1_reg_4228_reg_i_152_n_5),
        .I1(lshr_ln501_1_reg_4228_reg_i_153_n_5),
        .O(q0_reg_17),
        .S(O[7]));
  MUXF8 lshr_ln501_1_reg_4228_reg_i_95
       (.I0(lshr_ln501_1_reg_4228_reg_i_154_n_5),
        .I1(lshr_ln501_1_reg_4228_reg_i_155_n_5),
        .O(q0_reg_16),
        .S(O[7]));
  MUXF8 lshr_ln501_1_reg_4228_reg_i_96
       (.I0(lshr_ln501_1_reg_4228_reg_i_156_n_5),
        .I1(lshr_ln501_1_reg_4228_reg_i_157_n_5),
        .O(q0_reg_15),
        .S(O[7]));
  MUXF8 lshr_ln501_1_reg_4228_reg_i_97
       (.I0(lshr_ln501_1_reg_4228_reg_i_158_n_5),
        .I1(lshr_ln501_1_reg_4228_reg_i_159_n_5),
        .O(q0_reg_14),
        .S(O[7]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_98
       (.I0(g0_b6_n_5),
        .I1(g1_b6_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_98_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4228_reg_i_99
       (.I0(g2_b6_n_5),
        .I1(g3_b6_n_5),
        .O(lshr_ln501_1_reg_4228_reg_i_99_n_5),
        .S(O[6]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({A[17],A[17],A[17],A[17],A[17],A[17],A[17],A[17],A[17],A[17],A[17],A[17],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:28],tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,P,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

module design_1_v_demosaic_0_0_reg_unsigned_short_s
   (Q,
    E,
    \d_read_reg_22_reg[10]_0 ,
    ap_clk);
  output [10:0]Q;
  input [0:0]E;
  input [10:0]\d_read_reg_22_reg[10]_0 ;
  input ap_clk;

  wire [0:0]E;
  wire [10:0]Q;
  wire ap_clk;
  wire [10:0]\d_read_reg_22_reg[10]_0 ;

  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_reg_unsigned_short_s" *) 
module design_1_v_demosaic_0_0_reg_unsigned_short_s_21
   (Q,
    xor_ln188_fu_239_p2,
    cmp10251_fu_233_p2,
    E,
    \d_read_reg_22_reg[10]_0 ,
    ap_clk);
  output [10:0]Q;
  output xor_ln188_fu_239_p2;
  output cmp10251_fu_233_p2;
  input [0:0]E;
  input [10:0]\d_read_reg_22_reg[10]_0 ;
  input ap_clk;

  wire [0:0]E;
  wire [10:0]Q;
  wire ap_clk;
  wire cmp10251_fu_233_p2;
  wire [10:0]\d_read_reg_22_reg[10]_0 ;
  wire xor_ln188_fu_239_p2;
  wire \xor_ln188_reg_358[0]_i_2_n_5 ;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \cmp10251_reg_353[0]_i_1 
       (.I0(\xor_ln188_reg_358[0]_i_2_n_5 ),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(Q[10]),
        .I5(Q[9]),
        .O(cmp10251_fu_233_p2));
  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \xor_ln188_reg_358[0]_i_1 
       (.I0(Q[9]),
        .I1(Q[10]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(\xor_ln188_reg_358[0]_i_2_n_5 ),
        .O(xor_ln188_fu_239_p2));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \xor_ln188_reg_358[0]_i_2 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\xor_ln188_reg_358[0]_i_2_n_5 ));
endmodule

module design_1_v_demosaic_0_0_regslice_both
   (ack_in_t_reg_0,
    Q,
    \data_p1_reg[9]_0 ,
    ap_rst_n_inv,
    ap_clk,
    s_axis_video_TVALID,
    ack_in_t_reg_1,
    s_axis_video_TDATA);
  output ack_in_t_reg_0;
  output [0:0]Q;
  output [9:0]\data_p1_reg[9]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input s_axis_video_TVALID;
  input ack_in_t_reg_1;
  input [9:0]s_axis_video_TDATA;

  wire [0:0]Q;
  wire ack_in_t_i_1_n_5;
  wire ack_in_t_reg_0;
  wire ack_in_t_reg_1;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1__0_n_5 ;
  wire \data_p1[1]_i_1__0_n_5 ;
  wire \data_p1[2]_i_1__0_n_5 ;
  wire \data_p1[3]_i_1__0_n_5 ;
  wire \data_p1[4]_i_1__0_n_5 ;
  wire \data_p1[5]_i_1__0_n_5 ;
  wire \data_p1[6]_i_1__0_n_5 ;
  wire \data_p1[7]_i_1__0_n_5 ;
  wire \data_p1[8]_i_1__0_n_5 ;
  wire \data_p1[9]_i_2_n_5 ;
  wire [9:0]\data_p1_reg[9]_0 ;
  wire \data_p2_reg_n_5_[0] ;
  wire \data_p2_reg_n_5_[1] ;
  wire \data_p2_reg_n_5_[2] ;
  wire \data_p2_reg_n_5_[3] ;
  wire \data_p2_reg_n_5_[4] ;
  wire \data_p2_reg_n_5_[5] ;
  wire \data_p2_reg_n_5_[6] ;
  wire \data_p2_reg_n_5_[7] ;
  wire \data_p2_reg_n_5_[8] ;
  wire \data_p2_reg_n_5_[9] ;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire [9:0]s_axis_video_TDATA;
  wire s_axis_video_TVALID;
  wire [1:1]state;
  wire \state[0]_i_1_n_5 ;
  wire \state[1]_i_1_n_5 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(s_axis_video_TVALID),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(ack_in_t_reg_1),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(ack_in_t_reg_0),
        .I1(s_axis_video_TVALID),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(ack_in_t_reg_1),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hFDFF00CF)) 
    ack_in_t_i_1
       (.I0(s_axis_video_TVALID),
        .I1(ack_in_t_reg_1),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(ack_in_t_reg_0),
        .O(ack_in_t_i_1_n_5));
  FDRE ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1_n_5),
        .Q(ack_in_t_reg_0),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1__0 
       (.I0(s_axis_video_TDATA[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[0] ),
        .O(\data_p1[0]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1__0 
       (.I0(s_axis_video_TDATA[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[1] ),
        .O(\data_p1[1]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__0 
       (.I0(s_axis_video_TDATA[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[2] ),
        .O(\data_p1[2]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__0 
       (.I0(s_axis_video_TDATA[3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[3] ),
        .O(\data_p1[3]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__0 
       (.I0(s_axis_video_TDATA[4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[4] ),
        .O(\data_p1[4]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__0 
       (.I0(s_axis_video_TDATA[5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[5] ),
        .O(\data_p1[5]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__0 
       (.I0(s_axis_video_TDATA[6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[6] ),
        .O(\data_p1[6]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__0 
       (.I0(s_axis_video_TDATA[7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[7] ),
        .O(\data_p1[7]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__0 
       (.I0(s_axis_video_TDATA[8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[8] ),
        .O(\data_p1[8]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'h2B08)) 
    \data_p1[9]_i_1__0 
       (.I0(ack_in_t_reg_1),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_axis_video_TVALID),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_2 
       (.I0(s_axis_video_TDATA[9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[9] ),
        .O(\data_p1[9]_i_2_n_5 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__0_n_5 ),
        .Q(\data_p1_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__0_n_5 ),
        .Q(\data_p1_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_5 ),
        .Q(\data_p1_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_5 ),
        .Q(\data_p1_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_5 ),
        .Q(\data_p1_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_5 ),
        .Q(\data_p1_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_5 ),
        .Q(\data_p1_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_5 ),
        .Q(\data_p1_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_5 ),
        .Q(\data_p1_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_2_n_5 ),
        .Q(\data_p1_reg[9]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[9]_i_1 
       (.I0(ack_in_t_reg_0),
        .I1(s_axis_video_TVALID),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[0]),
        .Q(\data_p2_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[1]),
        .Q(\data_p2_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[2]),
        .Q(\data_p2_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[3]),
        .Q(\data_p2_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[4]),
        .Q(\data_p2_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[5]),
        .Q(\data_p2_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[6]),
        .Q(\data_p2_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[7]),
        .Q(\data_p2_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[8]),
        .Q(\data_p2_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[9]),
        .Q(\data_p2_reg_n_5_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hDFC0DF00)) 
    \state[0]_i_1 
       (.I0(ack_in_t_reg_1),
        .I1(s_axis_video_TVALID),
        .I2(state),
        .I3(Q),
        .I4(ack_in_t_reg_0),
        .O(\state[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hBBFB)) 
    \state[1]_i_1 
       (.I0(ack_in_t_reg_1),
        .I1(Q),
        .I2(state),
        .I3(s_axis_video_TVALID),
        .O(\state[1]_i_1_n_5 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_5 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_5 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_regslice_both" *) 
module design_1_v_demosaic_0_0_regslice_both__parameterized1
   (ack_in_t_reg_0,
    data_p2,
    m_axis_video_TLAST,
    ap_rst_n_inv,
    ap_clk,
    \data_p2_reg[0]_0 ,
    E,
    m_axis_video_TREADY,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST);
  output ack_in_t_reg_0;
  output data_p2;
  output [0:0]m_axis_video_TLAST;
  input ap_rst_n_inv;
  input ap_clk;
  input \data_p2_reg[0]_0 ;
  input [0:0]E;
  input m_axis_video_TREADY;
  input grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST;

  wire [0:0]E;
  wire ack_in_t_i_1__4_n_5;
  wire ack_in_t_reg_0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1__4_n_5 ;
  wire \data_p1[0]_i_2__2_n_5 ;
  wire data_p2;
  wire \data_p2_reg[0]_0 ;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire [1:0]next__0;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(E),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(m_axis_video_TREADY),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1__4 
       (.I0(ack_in_t_reg_0),
        .I1(E),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(m_axis_video_TREADY),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT5 #(
    .INIT(32'hFFBF0F05)) 
    ack_in_t_i_1__4
       (.I0(state__0[0]),
        .I1(E),
        .I2(state__0[1]),
        .I3(m_axis_video_TREADY),
        .I4(ack_in_t_reg_0),
        .O(ack_in_t_i_1__4_n_5));
  FDRE ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__4_n_5),
        .Q(ack_in_t_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hEFABFFEF20A80020)) 
    \data_p1[0]_i_1__4 
       (.I0(\data_p1[0]_i_2__2_n_5 ),
        .I1(state__0[0]),
        .I2(E),
        .I3(state__0[1]),
        .I4(m_axis_video_TREADY),
        .I5(m_axis_video_TLAST),
        .O(\data_p1[0]_i_1__4_n_5 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_2__2 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2),
        .O(\data_p1[0]_i_2__2_n_5 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[0]_i_1__4_n_5 ),
        .Q(m_axis_video_TLAST),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2_reg[0]_0 ),
        .Q(data_p2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_regslice_both" *) 
module design_1_v_demosaic_0_0_regslice_both__parameterized1_2
   (ack_in_t_reg_0,
    data_p2,
    m_axis_video_TUSER,
    ap_rst_n_inv,
    ap_clk,
    \data_p2_reg[0]_0 ,
    E,
    m_axis_video_TREADY,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER);
  output ack_in_t_reg_0;
  output data_p2;
  output [0:0]m_axis_video_TUSER;
  input ap_rst_n_inv;
  input ap_clk;
  input \data_p2_reg[0]_0 ;
  input [0:0]E;
  input m_axis_video_TREADY;
  input grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER;

  wire [0:0]E;
  wire ack_in_t_i_1__3_n_5;
  wire ack_in_t_reg_0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1__3_n_5 ;
  wire \data_p1[0]_i_2__1_n_5 ;
  wire data_p2;
  wire \data_p2_reg[0]_0 ;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;
  wire [1:0]next__0;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(E),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(m_axis_video_TREADY),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1__3 
       (.I0(ack_in_t_reg_0),
        .I1(E),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(m_axis_video_TREADY),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT5 #(
    .INIT(32'hFFBF0F05)) 
    ack_in_t_i_1__3
       (.I0(state__0[0]),
        .I1(E),
        .I2(state__0[1]),
        .I3(m_axis_video_TREADY),
        .I4(ack_in_t_reg_0),
        .O(ack_in_t_i_1__3_n_5));
  FDRE ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__3_n_5),
        .Q(ack_in_t_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hEFABFFEF20A80020)) 
    \data_p1[0]_i_1__3 
       (.I0(\data_p1[0]_i_2__1_n_5 ),
        .I1(state__0[0]),
        .I2(E),
        .I3(state__0[1]),
        .I4(m_axis_video_TREADY),
        .I5(m_axis_video_TUSER),
        .O(\data_p1[0]_i_1__3_n_5 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_2__1 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2),
        .O(\data_p1[0]_i_2__1_n_5 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[0]_i_1__3_n_5 ),
        .Q(m_axis_video_TUSER),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2_reg[0]_0 ),
        .Q(data_p2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_regslice_both" *) 
module design_1_v_demosaic_0_0_regslice_both__parameterized1_22
   (s_axis_video_TLAST_int_regslice,
    ap_clk,
    ap_rst_n_inv,
    s_axis_video_TVALID,
    \data_p1_reg[0]_0 ,
    s_axis_video_TLAST);
  output s_axis_video_TLAST_int_regslice;
  input ap_clk;
  input ap_rst_n_inv;
  input s_axis_video_TVALID;
  input \data_p1_reg[0]_0 ;
  input [0:0]s_axis_video_TLAST;

  wire ack_in_t_i_1__1_n_5;
  wire ack_in_t_reg_n_5;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1__2_n_5 ;
  wire \data_p1[0]_i_2__0_n_5 ;
  wire \data_p1_reg[0]_0 ;
  wire data_p2;
  wire \data_p2[0]_i_1__1_n_5 ;
  wire [1:0]next__0;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TLAST_int_regslice;
  wire s_axis_video_TVALID;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1__3 
       (.I0(s_axis_video_TVALID),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[0]_0 ),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h0AF80508)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(s_axis_video_TVALID),
        .I1(ack_in_t_reg_n_5),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(\data_p1_reg[0]_0 ),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hFFF73303)) 
    ack_in_t_i_1__1
       (.I0(s_axis_video_TVALID),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p1_reg[0]_0 ),
        .I4(ack_in_t_reg_n_5),
        .O(ack_in_t_i_1__1_n_5));
  FDRE ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__1_n_5),
        .Q(ack_in_t_reg_n_5),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hEAFEEFFF2A022000)) 
    \data_p1[0]_i_1__2 
       (.I0(\data_p1[0]_i_2__0_n_5 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p1_reg[0]_0 ),
        .I4(s_axis_video_TVALID),
        .I5(s_axis_video_TLAST_int_regslice),
        .O(\data_p1[0]_i_1__2_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_2__0 
       (.I0(data_p2),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_axis_video_TLAST),
        .O(\data_p1[0]_i_2__0_n_5 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[0]_i_1__2_n_5 ),
        .Q(s_axis_video_TLAST_int_regslice),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \data_p2[0]_i_1__1 
       (.I0(s_axis_video_TLAST),
        .I1(s_axis_video_TVALID),
        .I2(ack_in_t_reg_n_5),
        .I3(data_p2),
        .O(\data_p2[0]_i_1__1_n_5 ));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2[0]_i_1__1_n_5 ),
        .Q(data_p2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_regslice_both" *) 
module design_1_v_demosaic_0_0_regslice_both__parameterized1_23
   (\data_p1_reg[0]_0 ,
    ap_clk,
    ap_rst_n_inv,
    s_axis_video_TVALID,
    \data_p1_reg[0]_1 ,
    s_axis_video_TUSER);
  output \data_p1_reg[0]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input s_axis_video_TVALID;
  input \data_p1_reg[0]_1 ;
  input [0:0]s_axis_video_TUSER;

  wire ack_in_t_i_1__0_n_5;
  wire ack_in_t_reg_n_5;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1__1_n_5 ;
  wire \data_p1[0]_i_2_n_5 ;
  wire \data_p1_reg[0]_0 ;
  wire \data_p1_reg[0]_1 ;
  wire data_p2;
  wire \data_p2[0]_i_1__0_n_5 ;
  wire [1:0]next__0;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1__4 
       (.I0(s_axis_video_TVALID),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[0]_1 ),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h0AF80508)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(s_axis_video_TVALID),
        .I1(ack_in_t_reg_n_5),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(\data_p1_reg[0]_1 ),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hFFF73303)) 
    ack_in_t_i_1__0
       (.I0(s_axis_video_TVALID),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p1_reg[0]_1 ),
        .I4(ack_in_t_reg_n_5),
        .O(ack_in_t_i_1__0_n_5));
  FDRE ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__0_n_5),
        .Q(ack_in_t_reg_n_5),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hEAFEEFFF2A022000)) 
    \data_p1[0]_i_1__1 
       (.I0(\data_p1[0]_i_2_n_5 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p1_reg[0]_1 ),
        .I4(s_axis_video_TVALID),
        .I5(\data_p1_reg[0]_0 ),
        .O(\data_p1[0]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_2 
       (.I0(data_p2),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_axis_video_TUSER),
        .O(\data_p1[0]_i_2_n_5 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[0]_i_1__1_n_5 ),
        .Q(\data_p1_reg[0]_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \data_p2[0]_i_1__0 
       (.I0(s_axis_video_TUSER),
        .I1(s_axis_video_TVALID),
        .I2(ack_in_t_reg_n_5),
        .I3(data_p2),
        .O(\data_p2[0]_i_1__0_n_5 ));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2[0]_i_1__0_n_5 ),
        .Q(data_p2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_regslice_both" *) 
module design_1_v_demosaic_0_0_regslice_both__parameterized2
   (m_axis_video_TREADY_int_regslice,
    D,
    empty_n_reg,
    m_axis_video_TREADY_0,
    m_axis_video_TVALID,
    m_axis_video_TDATA,
    ap_rst_n_inv,
    ap_clk,
    MultiPixStream2AXIvideo_U0_ap_start,
    Q,
    m_axis_video_TREADY,
    \data_p1_reg[29]_0 ,
    \data_p1_reg[29]_1 ,
    \data_p1_reg[29]_2 ,
    \ap_CS_fsm_reg[3] ,
    E,
    \data_p2_reg[29]_0 );
  output m_axis_video_TREADY_int_regslice;
  output [1:0]D;
  output empty_n_reg;
  output m_axis_video_TREADY_0;
  output m_axis_video_TVALID;
  output [29:0]m_axis_video_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input [2:0]Q;
  input m_axis_video_TREADY;
  input [29:0]\data_p1_reg[29]_0 ;
  input \data_p1_reg[29]_1 ;
  input [29:0]\data_p1_reg[29]_2 ;
  input \ap_CS_fsm_reg[3] ;
  input [0:0]E;
  input [29:0]\data_p2_reg[29]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [2:0]Q;
  wire ack_in_t_i_1__2_n_5;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1_n_5 ;
  wire \data_p1[10]_i_1_n_5 ;
  wire \data_p1[11]_i_1_n_5 ;
  wire \data_p1[12]_i_1_n_5 ;
  wire \data_p1[13]_i_1_n_5 ;
  wire \data_p1[14]_i_1_n_5 ;
  wire \data_p1[15]_i_1_n_5 ;
  wire \data_p1[16]_i_1_n_5 ;
  wire \data_p1[17]_i_1_n_5 ;
  wire \data_p1[18]_i_1_n_5 ;
  wire \data_p1[19]_i_1_n_5 ;
  wire \data_p1[1]_i_1_n_5 ;
  wire \data_p1[20]_i_1_n_5 ;
  wire \data_p1[21]_i_1_n_5 ;
  wire \data_p1[22]_i_1_n_5 ;
  wire \data_p1[23]_i_1_n_5 ;
  wire \data_p1[24]_i_1_n_5 ;
  wire \data_p1[25]_i_1_n_5 ;
  wire \data_p1[26]_i_1_n_5 ;
  wire \data_p1[27]_i_1_n_5 ;
  wire \data_p1[28]_i_1_n_5 ;
  wire \data_p1[29]_i_2_n_5 ;
  wire \data_p1[2]_i_1_n_5 ;
  wire \data_p1[3]_i_1_n_5 ;
  wire \data_p1[4]_i_1_n_5 ;
  wire \data_p1[5]_i_1_n_5 ;
  wire \data_p1[6]_i_1_n_5 ;
  wire \data_p1[7]_i_1_n_5 ;
  wire \data_p1[8]_i_1_n_5 ;
  wire \data_p1[9]_i_1_n_5 ;
  wire [29:0]\data_p1_reg[29]_0 ;
  wire \data_p1_reg[29]_1 ;
  wire [29:0]\data_p1_reg[29]_2 ;
  wire [29:0]\data_p2_reg[29]_0 ;
  wire \data_p2_reg_n_5_[0] ;
  wire \data_p2_reg_n_5_[10] ;
  wire \data_p2_reg_n_5_[11] ;
  wire \data_p2_reg_n_5_[12] ;
  wire \data_p2_reg_n_5_[13] ;
  wire \data_p2_reg_n_5_[14] ;
  wire \data_p2_reg_n_5_[15] ;
  wire \data_p2_reg_n_5_[16] ;
  wire \data_p2_reg_n_5_[17] ;
  wire \data_p2_reg_n_5_[18] ;
  wire \data_p2_reg_n_5_[19] ;
  wire \data_p2_reg_n_5_[1] ;
  wire \data_p2_reg_n_5_[20] ;
  wire \data_p2_reg_n_5_[21] ;
  wire \data_p2_reg_n_5_[22] ;
  wire \data_p2_reg_n_5_[23] ;
  wire \data_p2_reg_n_5_[24] ;
  wire \data_p2_reg_n_5_[25] ;
  wire \data_p2_reg_n_5_[26] ;
  wire \data_p2_reg_n_5_[27] ;
  wire \data_p2_reg_n_5_[28] ;
  wire \data_p2_reg_n_5_[29] ;
  wire \data_p2_reg_n_5_[2] ;
  wire \data_p2_reg_n_5_[3] ;
  wire \data_p2_reg_n_5_[4] ;
  wire \data_p2_reg_n_5_[5] ;
  wire \data_p2_reg_n_5_[6] ;
  wire \data_p2_reg_n_5_[7] ;
  wire \data_p2_reg_n_5_[8] ;
  wire \data_p2_reg_n_5_[9] ;
  wire empty_n_reg;
  wire load_p1;
  wire [29:0]m_axis_video_TDATA;
  wire m_axis_video_TREADY;
  wire m_axis_video_TREADY_0;
  wire m_axis_video_TREADY_int_regslice;
  wire m_axis_video_TVALID;
  wire [1:0]next__0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_5 ;
  wire \state[1]_i_1__0_n_5 ;
  wire [1:0]state__0;

  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(E),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(m_axis_video_TREADY),
        .O(next__0[0]));
  LUT4 #(
    .INIT(16'h2E12)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(E),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(m_axis_video_TREADY),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT5 #(
    .INIT(32'hFDFF00F3)) 
    ack_in_t_i_1__2
       (.I0(E),
        .I1(state__0[0]),
        .I2(m_axis_video_TREADY),
        .I3(state__0[1]),
        .I4(m_axis_video_TREADY_int_regslice),
        .O(ack_in_t_i_1__2_n_5));
  FDRE ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__2_n_5),
        .Q(m_axis_video_TREADY_int_regslice),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF4FF4444F44F4444)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(MultiPixStream2AXIvideo_U0_ap_start),
        .I1(Q[0]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(Q[2]),
        .I5(m_axis_video_TREADY),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h44444F44FF444444)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(Q[1]),
        .I2(m_axis_video_TREADY),
        .I3(Q[2]),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[0]_i_1 
       (.I0(\data_p2_reg_n_5_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [0]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [0]),
        .O(\data_p1[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[10]_i_1 
       (.I0(\data_p2_reg_n_5_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [10]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [10]),
        .O(\data_p1[10]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[11]_i_1 
       (.I0(\data_p2_reg_n_5_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [11]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [11]),
        .O(\data_p1[11]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[12]_i_1 
       (.I0(\data_p2_reg_n_5_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [12]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [12]),
        .O(\data_p1[12]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[13]_i_1 
       (.I0(\data_p2_reg_n_5_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [13]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [13]),
        .O(\data_p1[13]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[14]_i_1 
       (.I0(\data_p2_reg_n_5_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [14]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [14]),
        .O(\data_p1[14]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[15]_i_1 
       (.I0(\data_p2_reg_n_5_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [15]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [15]),
        .O(\data_p1[15]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[16]_i_1 
       (.I0(\data_p2_reg_n_5_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [16]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [16]),
        .O(\data_p1[16]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[17]_i_1 
       (.I0(\data_p2_reg_n_5_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [17]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [17]),
        .O(\data_p1[17]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[18]_i_1 
       (.I0(\data_p2_reg_n_5_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [18]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [18]),
        .O(\data_p1[18]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[19]_i_1 
       (.I0(\data_p2_reg_n_5_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [19]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [19]),
        .O(\data_p1[19]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[1]_i_1 
       (.I0(\data_p2_reg_n_5_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [1]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [1]),
        .O(\data_p1[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[20]_i_1 
       (.I0(\data_p2_reg_n_5_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [20]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [20]),
        .O(\data_p1[20]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[21]_i_1 
       (.I0(\data_p2_reg_n_5_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [21]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [21]),
        .O(\data_p1[21]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[22]_i_1 
       (.I0(\data_p2_reg_n_5_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [22]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [22]),
        .O(\data_p1[22]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[23]_i_1 
       (.I0(\data_p2_reg_n_5_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [23]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [23]),
        .O(\data_p1[23]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[24]_i_1 
       (.I0(\data_p2_reg_n_5_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [24]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [24]),
        .O(\data_p1[24]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[25]_i_1 
       (.I0(\data_p2_reg_n_5_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [25]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [25]),
        .O(\data_p1[25]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[26]_i_1 
       (.I0(\data_p2_reg_n_5_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [26]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [26]),
        .O(\data_p1[26]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[27]_i_1 
       (.I0(\data_p2_reg_n_5_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [27]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [27]),
        .O(\data_p1[27]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[28]_i_1 
       (.I0(\data_p2_reg_n_5_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [28]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [28]),
        .O(\data_p1[28]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h4E04)) 
    \data_p1[29]_i_1 
       (.I0(state__0[0]),
        .I1(E),
        .I2(state__0[1]),
        .I3(m_axis_video_TREADY),
        .O(load_p1));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[29]_i_2 
       (.I0(\data_p2_reg_n_5_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [29]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [29]),
        .O(\data_p1[29]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[2]_i_1 
       (.I0(\data_p2_reg_n_5_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [2]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [2]),
        .O(\data_p1[2]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[3]_i_1 
       (.I0(\data_p2_reg_n_5_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [3]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [3]),
        .O(\data_p1[3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[4]_i_1 
       (.I0(\data_p2_reg_n_5_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [4]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [4]),
        .O(\data_p1[4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[5]_i_1 
       (.I0(\data_p2_reg_n_5_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [5]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [5]),
        .O(\data_p1[5]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[6]_i_1 
       (.I0(\data_p2_reg_n_5_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [6]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [6]),
        .O(\data_p1[6]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[7]_i_1 
       (.I0(\data_p2_reg_n_5_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [7]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [7]),
        .O(\data_p1[7]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[8]_i_1 
       (.I0(\data_p2_reg_n_5_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [8]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [8]),
        .O(\data_p1[8]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[9]_i_1 
       (.I0(\data_p2_reg_n_5_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [9]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [9]),
        .O(\data_p1[9]_i_1_n_5 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_2_n_5 ),
        .Q(m_axis_video_TDATA[29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[9]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [0]),
        .Q(\data_p2_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [10]),
        .Q(\data_p2_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [11]),
        .Q(\data_p2_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [12]),
        .Q(\data_p2_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [13]),
        .Q(\data_p2_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [14]),
        .Q(\data_p2_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [15]),
        .Q(\data_p2_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [16]),
        .Q(\data_p2_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [17]),
        .Q(\data_p2_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [18]),
        .Q(\data_p2_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [19]),
        .Q(\data_p2_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [1]),
        .Q(\data_p2_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [20]),
        .Q(\data_p2_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [21]),
        .Q(\data_p2_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [22]),
        .Q(\data_p2_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [23]),
        .Q(\data_p2_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [24]),
        .Q(\data_p2_reg_n_5_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [25]),
        .Q(\data_p2_reg_n_5_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [26]),
        .Q(\data_p2_reg_n_5_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [27]),
        .Q(\data_p2_reg_n_5_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [28]),
        .Q(\data_p2_reg_n_5_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [29]),
        .Q(\data_p2_reg_n_5_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [2]),
        .Q(\data_p2_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [3]),
        .Q(\data_p2_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [4]),
        .Q(\data_p2_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [5]),
        .Q(\data_p2_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [6]),
        .Q(\data_p2_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [7]),
        .Q(\data_p2_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [8]),
        .Q(\data_p2_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [9]),
        .Q(\data_p2_reg_n_5_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT5 #(
    .INIT(32'h8A008200)) 
    full_n_i_2__1
       (.I0(MultiPixStream2AXIvideo_U0_ap_start),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(Q[2]),
        .I4(m_axis_video_TREADY),
        .O(empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT4 #(
    .INIT(16'hC80C)) 
    \int_isr[0]_i_3 
       (.I0(m_axis_video_TREADY),
        .I1(Q[2]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(m_axis_video_TREADY_0));
  LUT4 #(
    .INIT(16'hFC4C)) 
    \state[0]_i_1__0 
       (.I0(m_axis_video_TREADY),
        .I1(m_axis_video_TVALID),
        .I2(state),
        .I3(E),
        .O(\state[0]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hF2FF)) 
    \state[1]_i_1__0 
       (.I0(state),
        .I1(E),
        .I2(m_axis_video_TREADY),
        .I3(m_axis_video_TVALID),
        .O(\state[1]_i_1__0_n_5 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_5 ),
        .Q(m_axis_video_TVALID),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_5 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

module design_1_v_demosaic_0_0_start_for_DebayerRandBatG_U0
   (DebayerRandBatG_U0_ap_start,
    start_for_DebayerRandBatG_U0_full_n,
    full_n_reg_0,
    ap_clk,
    p_9_in,
    p_6_in,
    E);
  output DebayerRandBatG_U0_ap_start;
  output start_for_DebayerRandBatG_U0_full_n;
  input full_n_reg_0;
  input ap_clk;
  input p_9_in;
  input p_6_in;
  input [0:0]E;

  wire DebayerRandBatG_U0_ap_start;
  wire [0:0]E;
  wire ap_clk;
  wire empty_n_i_1__2_n_5;
  wire full_n_i_1__2_n_5;
  wire full_n_reg_0;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1__4_n_5 ;
  wire \mOutPtr[1]_i_2__0_n_5 ;
  wire p_6_in;
  wire p_9_in;
  wire start_for_DebayerRandBatG_U0_full_n;

  LUT5 #(
    .INIT(32'hFBFFAAAA)) 
    empty_n_i_1__2
       (.I0(p_9_in),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(p_6_in),
        .I4(DebayerRandBatG_U0_ap_start),
        .O(empty_n_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_5),
        .Q(DebayerRandBatG_U0_ap_start),
        .R(full_n_reg_0));
  LUT5 #(
    .INIT(32'hDFDFDF00)) 
    full_n_i_1__2
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(p_9_in),
        .I3(p_6_in),
        .I4(start_for_DebayerRandBatG_U0_full_n),
        .O(full_n_i_1__2_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_5),
        .Q(start_for_DebayerRandBatG_U0_full_n),
        .S(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_2__0 
       (.I0(mOutPtr[0]),
        .I1(p_9_in),
        .I2(mOutPtr[1]),
        .O(\mOutPtr[1]_i_2__0_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__4_n_5 ),
        .Q(mOutPtr[0]),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__0_n_5 ),
        .Q(mOutPtr[1]),
        .R(full_n_reg_0));
endmodule

module design_1_v_demosaic_0_0_start_for_DebayerRatBorBatR_U0
   (DebayerRatBorBatR_U0_ap_start,
    start_for_DebayerRatBorBatR_U0_full_n,
    Debayer_U0_ap_idle,
    start_once_reg_reg,
    \mOutPtr_reg[0]_0 ,
    ap_clk,
    start_for_DebayerRandBatG_U0_full_n,
    start_once_reg_0,
    p_6_in,
    Debayer_U0_ap_start,
    start_for_ZipperRemoval_U0_full_n,
    \y_fu_74_reg[16] ,
    start_once_reg,
    pop__0,
    int_ap_idle_i_3,
    int_ap_idle_i_3_0,
    DebayerRandBatG_U0_ap_start,
    Q);
  output DebayerRatBorBatR_U0_ap_start;
  output start_for_DebayerRatBorBatR_U0_full_n;
  output Debayer_U0_ap_idle;
  output start_once_reg_reg;
  input \mOutPtr_reg[0]_0 ;
  input ap_clk;
  input start_for_DebayerRandBatG_U0_full_n;
  input start_once_reg_0;
  input p_6_in;
  input Debayer_U0_ap_start;
  input start_for_ZipperRemoval_U0_full_n;
  input \y_fu_74_reg[16] ;
  input start_once_reg;
  input pop__0;
  input [0:0]int_ap_idle_i_3;
  input [0:0]int_ap_idle_i_3_0;
  input DebayerRandBatG_U0_ap_start;
  input [0:0]Q;

  wire DebayerRandBatG_U0_ap_start;
  wire DebayerRatBorBatR_U0_ap_start;
  wire Debayer_U0_ap_idle;
  wire Debayer_U0_ap_start;
  wire [0:0]Q;
  wire ap_clk;
  wire empty_n_i_1__1_n_5;
  wire full_n_i_1__1_n_5;
  wire [0:0]int_ap_idle_i_3;
  wire [0:0]int_ap_idle_i_3_0;
  wire int_ap_idle_i_5_n_5;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1__3_n_5 ;
  wire \mOutPtr[1]_i_1__1_n_5 ;
  wire \mOutPtr[1]_i_2_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire p_6_in;
  wire p_9_in;
  wire pop__0;
  wire start_for_DebayerRandBatG_U0_full_n;
  wire start_for_DebayerRatBorBatR_U0_full_n;
  wire start_for_ZipperRemoval_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_0;
  wire start_once_reg_reg;
  wire \y_fu_74_reg[16] ;

  LUT5 #(
    .INIT(32'hFBFFAAAA)) 
    empty_n_i_1__1
       (.I0(p_9_in),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(p_6_in),
        .I4(DebayerRatBorBatR_U0_ap_start),
        .O(empty_n_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_5),
        .Q(DebayerRatBorBatR_U0_ap_start),
        .R(\mOutPtr_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hDFDFDF00)) 
    full_n_i_1__1
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(p_9_in),
        .I3(p_6_in),
        .I4(start_for_DebayerRatBorBatR_U0_full_n),
        .O(full_n_i_1__1_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_5),
        .Q(start_for_DebayerRatBorBatR_U0_full_n),
        .S(\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    int_ap_idle_i_4
       (.I0(int_ap_idle_i_5_n_5),
        .I1(int_ap_idle_i_3),
        .I2(int_ap_idle_i_3_0),
        .I3(DebayerRandBatG_U0_ap_start),
        .I4(Q),
        .I5(start_once_reg_reg),
        .O(Debayer_U0_ap_idle));
  LUT3 #(
    .INIT(8'hA8)) 
    int_ap_idle_i_5
       (.I0(DebayerRatBorBatR_U0_ap_start),
        .I1(start_for_DebayerRandBatG_U0_full_n),
        .I2(start_once_reg_0),
        .O(int_ap_idle_i_5_n_5));
  LUT5 #(
    .INIT(32'hE0E0E000)) 
    \loopHeight_reg_536[16]_i_3 
       (.I0(\y_fu_74_reg[16] ),
        .I1(start_for_ZipperRemoval_U0_full_n),
        .I2(Debayer_U0_ap_start),
        .I3(start_for_DebayerRatBorBatR_U0_full_n),
        .I4(start_once_reg),
        .O(start_once_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__3_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mOutPtr[1]_i_1__1 
       (.I0(p_9_in),
        .I1(p_6_in),
        .O(\mOutPtr[1]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_2 
       (.I0(mOutPtr[0]),
        .I1(p_9_in),
        .I2(mOutPtr[1]),
        .O(\mOutPtr[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000008880)) 
    \mOutPtr[1]_i_3 
       (.I0(start_for_DebayerRatBorBatR_U0_full_n),
        .I1(Debayer_U0_ap_start),
        .I2(start_for_ZipperRemoval_U0_full_n),
        .I3(\y_fu_74_reg[16] ),
        .I4(start_once_reg),
        .I5(pop__0),
        .O(p_9_in));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__1_n_5 ),
        .D(\mOutPtr[0]_i_1__3_n_5 ),
        .Q(mOutPtr[0]),
        .R(\mOutPtr_reg[0]_0 ));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__1_n_5 ),
        .D(\mOutPtr[1]_i_2_n_5 ),
        .Q(mOutPtr[1]),
        .R(\mOutPtr_reg[0]_0 ));
endmodule

module design_1_v_demosaic_0_0_start_for_MultiPixStream2AXIvideo_U0
   (MultiPixStream2AXIvideo_U0_ap_start,
    start_for_MultiPixStream2AXIvideo_U0_full_n,
    empty_n_reg_0,
    ap_rst_n_inv,
    ap_clk,
    int_ap_idle_reg,
    Debayer_U0_ap_start,
    Debayer_U0_ap_idle,
    ap_start,
    int_ap_idle_reg_0,
    start_once_reg,
    ZipperRemoval_U0_ap_start,
    empty_n_reg_1,
    empty_n_reg_2,
    full_n_reg_0);
  output MultiPixStream2AXIvideo_U0_ap_start;
  output start_for_MultiPixStream2AXIvideo_U0_full_n;
  output empty_n_reg_0;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]int_ap_idle_reg;
  input Debayer_U0_ap_start;
  input Debayer_U0_ap_idle;
  input ap_start;
  input int_ap_idle_reg_0;
  input start_once_reg;
  input ZipperRemoval_U0_ap_start;
  input empty_n_reg_1;
  input empty_n_reg_2;
  input full_n_reg_0;

  wire Debayer_U0_ap_idle;
  wire Debayer_U0_ap_start;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire ZipperRemoval_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_start;
  wire empty_n_i_1__10_n_5;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire empty_n_reg_2;
  wire full_n_i_1__10_n_5;
  wire full_n_reg_0;
  wire [0:0]int_ap_idle_reg;
  wire int_ap_idle_reg_0;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1__10_n_5 ;
  wire \mOutPtr[1]_i_1__6_n_5 ;
  wire \mOutPtr[1]_i_2__2_n_5 ;
  wire p_9_in;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hBF00FFFFBF00BF00)) 
    empty_n_i_1__10
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(empty_n_reg_1),
        .I3(MultiPixStream2AXIvideo_U0_ap_start),
        .I4(start_once_reg),
        .I5(empty_n_reg_2),
        .O(empty_n_i_1__10_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__10_n_5),
        .Q(MultiPixStream2AXIvideo_U0_ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFF0000)) 
    full_n_i_1__10
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(start_once_reg),
        .I3(ZipperRemoval_U0_ap_start),
        .I4(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I5(full_n_reg_0),
        .O(full_n_i_1__10_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__10_n_5),
        .Q(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0400040000000400)) 
    int_ap_idle_i_3
       (.I0(MultiPixStream2AXIvideo_U0_ap_start),
        .I1(int_ap_idle_reg),
        .I2(Debayer_U0_ap_start),
        .I3(Debayer_U0_ap_idle),
        .I4(ap_start),
        .I5(int_ap_idle_reg_0),
        .O(empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__10 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__10_n_5 ));
  LUT5 #(
    .INIT(32'hBF404040)) 
    \mOutPtr[1]_i_1__6 
       (.I0(start_once_reg),
        .I1(ZipperRemoval_U0_ap_start),
        .I2(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I3(empty_n_reg_1),
        .I4(MultiPixStream2AXIvideo_U0_ap_start),
        .O(\mOutPtr[1]_i_1__6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_2__2 
       (.I0(p_9_in),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .O(\mOutPtr[1]_i_2__2_n_5 ));
  LUT5 #(
    .INIT(32'h00404040)) 
    \mOutPtr[1]_i_3__0 
       (.I0(start_once_reg),
        .I1(ZipperRemoval_U0_ap_start),
        .I2(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I3(empty_n_reg_1),
        .I4(MultiPixStream2AXIvideo_U0_ap_start),
        .O(p_9_in));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__6_n_5 ),
        .D(\mOutPtr[0]_i_1__10_n_5 ),
        .Q(mOutPtr[0]),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__6_n_5 ),
        .D(\mOutPtr[1]_i_2__2_n_5 ),
        .Q(mOutPtr[1]),
        .R(ap_rst_n_inv));
endmodule

module design_1_v_demosaic_0_0_start_for_ZipperRemoval_U0
   (ZipperRemoval_U0_ap_start,
    start_for_ZipperRemoval_U0_full_n,
    ap_idle,
    empty_n_reg_0,
    ap_rst_n_inv,
    ap_clk,
    int_ap_idle_reg,
    int_ap_idle_reg_0,
    Q,
    ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready,
    ap_start,
    Debayer_U0_ap_start,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    start_for_MultiPixStream2AXIvideo_U0_full_n,
    start_once_reg,
    full_n);
  output ZipperRemoval_U0_ap_start;
  output start_for_ZipperRemoval_U0_full_n;
  output ap_idle;
  output empty_n_reg_0;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]int_ap_idle_reg;
  input int_ap_idle_reg_0;
  input [0:0]Q;
  input ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready;
  input ap_start;
  input Debayer_U0_ap_start;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input start_for_MultiPixStream2AXIvideo_U0_full_n;
  input start_once_reg;
  input full_n;

  wire Debayer_U0_ap_start;
  wire [0:0]Q;
  wire ZipperRemoval_U0_ap_start;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready;
  wire empty_n_i_1__8_n_5;
  wire empty_n_reg_0;
  wire full_n;
  wire full_n_i_1__8_n_5;
  wire [0:0]int_ap_idle_reg;
  wire int_ap_idle_reg_0;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1__9_n_5 ;
  wire \mOutPtr[1]_i_1__5_n_5 ;
  wire \mOutPtr[1]_i_2__1_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire p_9_in;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_for_ZipperRemoval_U0_full_n;
  wire start_once_reg;

  LUT5 #(
    .INIT(32'hEFFFAAAA)) 
    empty_n_i_1__8
       (.I0(p_9_in),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(full_n),
        .I4(ZipperRemoval_U0_ap_start),
        .O(empty_n_i_1__8_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__8_n_5),
        .Q(ZipperRemoval_U0_ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0B0F0)) 
    full_n_i_1__8
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(start_for_ZipperRemoval_U0_full_n),
        .I3(Debayer_U0_ap_start),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(\mOutPtr_reg[0]_1 ),
        .O(full_n_i_1__8_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__8_n_5),
        .Q(start_for_ZipperRemoval_U0_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h4000000040004000)) 
    int_ap_idle_i_1
       (.I0(empty_n_reg_0),
        .I1(int_ap_idle_reg),
        .I2(int_ap_idle_reg_0),
        .I3(Q),
        .I4(ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready),
        .I5(ap_start),
        .O(ap_idle));
  LUT3 #(
    .INIT(8'hA8)) 
    int_ap_idle_i_2
       (.I0(ZipperRemoval_U0_ap_start),
        .I1(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I2(start_once_reg),
        .O(empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__9_n_5 ));
  LUT4 #(
    .INIT(16'hF708)) 
    \mOutPtr[1]_i_1__5 
       (.I0(start_for_ZipperRemoval_U0_full_n),
        .I1(Debayer_U0_ap_start),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg[0]_1 ),
        .O(\mOutPtr[1]_i_1__5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_2__1 
       (.I0(p_9_in),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .O(\mOutPtr[1]_i_2__1_n_5 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \mOutPtr[1]_i_4__0 
       (.I0(start_for_ZipperRemoval_U0_full_n),
        .I1(Debayer_U0_ap_start),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg[0]_1 ),
        .O(p_9_in));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__5_n_5 ),
        .D(\mOutPtr[0]_i_1__9_n_5 ),
        .Q(mOutPtr[0]),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__5_n_5 ),
        .D(\mOutPtr[1]_i_2__1_n_5 ),
        .Q(mOutPtr[1]),
        .R(ap_rst_n_inv));
endmodule

(* C_S_AXI_CTRL_ADDR_WIDTH = "6" *) (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* hls_module = "yes" *) 
module design_1_v_demosaic_0_0_v_demosaic
   (s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_AWADDR,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    s_axis_video_TDATA,
    s_axis_video_TKEEP,
    s_axis_video_TSTRB,
    s_axis_video_TUSER,
    s_axis_video_TLAST,
    s_axis_video_TID,
    s_axis_video_TDEST,
    m_axis_video_TDATA,
    m_axis_video_TKEEP,
    m_axis_video_TSTRB,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    m_axis_video_TID,
    m_axis_video_TDEST,
    s_axis_video_TVALID,
    s_axis_video_TREADY,
    m_axis_video_TVALID,
    m_axis_video_TREADY);
  input s_axi_CTRL_AWVALID;
  output s_axi_CTRL_AWREADY;
  input [5:0]s_axi_CTRL_AWADDR;
  input s_axi_CTRL_WVALID;
  output s_axi_CTRL_WREADY;
  input [31:0]s_axi_CTRL_WDATA;
  input [3:0]s_axi_CTRL_WSTRB;
  input s_axi_CTRL_ARVALID;
  output s_axi_CTRL_ARREADY;
  input [5:0]s_axi_CTRL_ARADDR;
  output s_axi_CTRL_RVALID;
  input s_axi_CTRL_RREADY;
  output [31:0]s_axi_CTRL_RDATA;
  output [1:0]s_axi_CTRL_RRESP;
  output s_axi_CTRL_BVALID;
  input s_axi_CTRL_BREADY;
  output [1:0]s_axi_CTRL_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  input [15:0]s_axis_video_TDATA;
  input [1:0]s_axis_video_TKEEP;
  input [1:0]s_axis_video_TSTRB;
  input [0:0]s_axis_video_TUSER;
  input [0:0]s_axis_video_TLAST;
  input [0:0]s_axis_video_TID;
  input [0:0]s_axis_video_TDEST;
  output [31:0]m_axis_video_TDATA;
  output [3:0]m_axis_video_TKEEP;
  output [3:0]m_axis_video_TSTRB;
  output [0:0]m_axis_video_TUSER;
  output [0:0]m_axis_video_TLAST;
  output [0:0]m_axis_video_TID;
  output [0:0]m_axis_video_TDEST;
  input s_axis_video_TVALID;
  output s_axis_video_TREADY;
  output m_axis_video_TVALID;
  input m_axis_video_TREADY;

  wire \<const0> ;
  wire [9:0]AXIvideo2MultiBayer_U0_imgBayer_din;
  wire AXIvideo2MultiBayer_U0_n_6;
  wire AXIvideo2MultiBayer_U0_n_8;
  wire AXIvideo2MultiBayer_U0_n_9;
  wire Block_entry_split_proc_U0_ap_continue;
  wire [15:0]Block_entry_split_proc_U0_ap_return;
  wire CTRL_s_axi_U_n_10;
  wire CTRL_s_axi_U_n_100;
  wire CTRL_s_axi_U_n_11;
  wire CTRL_s_axi_U_n_12;
  wire CTRL_s_axi_U_n_13;
  wire CTRL_s_axi_U_n_135;
  wire CTRL_s_axi_U_n_136;
  wire CTRL_s_axi_U_n_137;
  wire CTRL_s_axi_U_n_138;
  wire CTRL_s_axi_U_n_30;
  wire CTRL_s_axi_U_n_31;
  wire CTRL_s_axi_U_n_32;
  wire CTRL_s_axi_U_n_6;
  wire CTRL_s_axi_U_n_63;
  wire CTRL_s_axi_U_n_65;
  wire CTRL_s_axi_U_n_67;
  wire CTRL_s_axi_U_n_7;
  wire CTRL_s_axi_U_n_72;
  wire CTRL_s_axi_U_n_73;
  wire CTRL_s_axi_U_n_74;
  wire CTRL_s_axi_U_n_75;
  wire CTRL_s_axi_U_n_76;
  wire CTRL_s_axi_U_n_77;
  wire CTRL_s_axi_U_n_78;
  wire CTRL_s_axi_U_n_79;
  wire CTRL_s_axi_U_n_8;
  wire CTRL_s_axi_U_n_80;
  wire CTRL_s_axi_U_n_81;
  wire CTRL_s_axi_U_n_82;
  wire CTRL_s_axi_U_n_83;
  wire CTRL_s_axi_U_n_84;
  wire CTRL_s_axi_U_n_9;
  wire \DebayerG_U0/ap_CS_fsm_state2 ;
  wire \DebayerG_U0/cmp84_reg_666 ;
  wire [9:0]\DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/linebuf_yuv_q1 ;
  wire \DebayerG_U0/icmp_ln315_fu_286_p2 ;
  wire [0:0]\DebayerRandBatG_U0/y_fu_64_reg ;
  wire [10:1]\DebayerRandBatG_U0/y_fu_64_reg__0 ;
  wire \DebayerRatBorBatR_U0/cmp59_i_fu_297_p2 ;
  wire [10:2]\DebayerRatBorBatR_U0/loopHeight_fu_203_p2 ;
  wire [10:1]\DebayerRatBorBatR_U0/loopWidth_fu_209_p2 ;
  wire [0:0]\DebayerRatBorBatR_U0/y_fu_68_reg ;
  wire [10:1]\DebayerRatBorBatR_U0/y_fu_68_reg__0 ;
  wire Debayer_U0_ap_idle;
  wire Debayer_U0_ap_ready;
  wire Debayer_U0_ap_start;
  wire [29:0]Debayer_U0_imgRgb_din;
  wire Debayer_U0_n_29;
  wire Debayer_U0_n_31;
  wire Debayer_U0_n_32;
  wire Debayer_U0_n_33;
  wire Debayer_U0_n_34;
  wire Debayer_U0_n_35;
  wire Debayer_U0_n_36;
  wire Debayer_U0_n_37;
  wire Debayer_U0_n_38;
  wire Debayer_U0_n_52;
  wire Debayer_U0_n_54;
  wire Debayer_U0_n_55;
  wire Debayer_U0_n_56;
  wire Debayer_U0_n_57;
  wire Debayer_U0_n_58;
  wire Debayer_U0_n_59;
  wire Debayer_U0_n_60;
  wire Debayer_U0_n_61;
  wire Debayer_U0_n_62;
  wire Debayer_U0_n_63;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire MultiPixStream2AXIvideo_U0_n_10;
  wire MultiPixStream2AXIvideo_U0_n_11;
  wire MultiPixStream2AXIvideo_U0_n_12;
  wire MultiPixStream2AXIvideo_U0_n_7;
  wire MultiPixStream2AXIvideo_U0_n_8;
  wire [9:0]\SRL_SIG_reg[0]_2 ;
  wire [29:0]\SRL_SIG_reg[0]_5 ;
  wire [29:0]\SRL_SIG_reg[0]_6 ;
  wire [9:0]\SRL_SIG_reg[1]_3 ;
  wire [29:0]\SRL_SIG_reg[1]_4 ;
  wire [29:0]\SRL_SIG_reg[1]_7 ;
  wire ZipperRemoval_U0_ap_start;
  wire [29:0]ZipperRemoval_U0_imgUnzip_din;
  wire ZipperRemoval_U0_n_11;
  wire ZipperRemoval_U0_n_12;
  wire ZipperRemoval_U0_n_14;
  wire ZipperRemoval_U0_n_15;
  wire [0:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_idle;
  wire [15:0]ap_return_preg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_AXIvideo2MultiBayer_U0_ap_ready;
  wire ap_sync_Block_entry_split_proc_U0_ap_ready;
  wire ap_sync_ready;
  wire ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready;
  wire ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg_n_5;
  wire [15:0]bayer_phase;
  wire [15:0]bayer_phase_assign_channel_dout;
  wire full_n;
  wire [15:0]height;
  wire imgBayer_U_n_29;
  wire imgBayer_U_n_30;
  wire imgBayer_U_n_31;
  wire imgBayer_U_n_32;
  wire imgBayer_U_n_33;
  wire imgBayer_U_n_34;
  wire imgBayer_U_n_35;
  wire imgBayer_U_n_36;
  wire imgBayer_U_n_37;
  wire imgBayer_U_n_7;
  wire [9:0]imgBayer_dout;
  wire imgBayer_empty_n;
  wire imgBayer_full_n;
  wire imgRgb_U_n_7;
  wire imgRgb_empty_n;
  wire imgRgb_full_n;
  wire imgUnzip_U_n_67;
  wire [29:0]imgUnzip_dout;
  wire imgUnzip_empty_n;
  wire imgUnzip_full_n;
  wire interrupt;
  wire [10:0]loopHeight_fu_172_p2;
  wire [16:16]loopHeight_fu_248_p2;
  wire [16:1]loopWidth_fu_130_p2;
  wire [10:0]loopWidth_fu_178_p2;
  wire [16:16]loopWidth_fu_258_p2;
  wire [29:0]\^m_axis_video_TDATA ;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;
  wire m_axis_video_TVALID;
  wire p_9_in;
  wire push;
  wire push_0;
  wire push_1;
  wire \regslice_both_m_axis_video_V_data_V_U/load_p2 ;
  wire [5:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [5:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [15:0]\^s_axi_CTRL_RDATA ;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [15:0]s_axis_video_TDATA;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TREADY;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire start_for_MultiPixStream2AXIvideo_U0_U_n_7;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_for_ZipperRemoval_U0_U_n_8;
  wire start_for_ZipperRemoval_U0_full_n;
  wire start_once_reg;
  wire [15:0]width;
  wire [15:0]y_fu_56_reg;

  assign m_axis_video_TDATA[31] = \<const0> ;
  assign m_axis_video_TDATA[30] = \<const0> ;
  assign m_axis_video_TDATA[29:0] = \^m_axis_video_TDATA [29:0];
  assign m_axis_video_TDEST[0] = \<const0> ;
  assign m_axis_video_TID[0] = \<const0> ;
  assign m_axis_video_TKEEP[3] = \<const0> ;
  assign m_axis_video_TKEEP[2] = \<const0> ;
  assign m_axis_video_TKEEP[1] = \<const0> ;
  assign m_axis_video_TKEEP[0] = \<const0> ;
  assign m_axis_video_TSTRB[3] = \<const0> ;
  assign m_axis_video_TSTRB[2] = \<const0> ;
  assign m_axis_video_TSTRB[1] = \<const0> ;
  assign m_axis_video_TSTRB[0] = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RDATA[31] = \<const0> ;
  assign s_axi_CTRL_RDATA[30] = \<const0> ;
  assign s_axi_CTRL_RDATA[29] = \<const0> ;
  assign s_axi_CTRL_RDATA[28] = \<const0> ;
  assign s_axi_CTRL_RDATA[27] = \<const0> ;
  assign s_axi_CTRL_RDATA[26] = \<const0> ;
  assign s_axi_CTRL_RDATA[25] = \<const0> ;
  assign s_axi_CTRL_RDATA[24] = \<const0> ;
  assign s_axi_CTRL_RDATA[23] = \<const0> ;
  assign s_axi_CTRL_RDATA[22] = \<const0> ;
  assign s_axi_CTRL_RDATA[21] = \<const0> ;
  assign s_axi_CTRL_RDATA[20] = \<const0> ;
  assign s_axi_CTRL_RDATA[19] = \<const0> ;
  assign s_axi_CTRL_RDATA[18] = \<const0> ;
  assign s_axi_CTRL_RDATA[17] = \<const0> ;
  assign s_axi_CTRL_RDATA[16] = \<const0> ;
  assign s_axi_CTRL_RDATA[15:0] = \^s_axi_CTRL_RDATA [15:0];
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  design_1_v_demosaic_0_0_AXIvideo2MultiBayer AXIvideo2MultiBayer_U0
       (.E(AXIvideo2MultiBayer_U0_n_6),
        .Q(AXIvideo2MultiBayer_U0_n_8),
        .ack_in_t_reg(s_axis_video_TREADY),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_AXIvideo2MultiBayer_U0_ap_ready(ap_sync_AXIvideo2MultiBayer_U0_ap_ready),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready(ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready),
        .ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready_reg(ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg_n_5),
        .\axi_data_fu_84_reg[9] (AXIvideo2MultiBayer_U0_imgBayer_din),
        .imgBayer_full_n(imgBayer_full_n),
        .int_ap_start_reg(AXIvideo2MultiBayer_U0_n_9),
        .\mOutPtr_reg[2] (Debayer_U0_n_52),
        .push(push),
        .s_axis_video_TDATA(s_axis_video_TDATA[9:0]),
        .s_axis_video_TLAST(s_axis_video_TLAST),
        .s_axis_video_TUSER(s_axis_video_TUSER),
        .s_axis_video_TVALID(s_axis_video_TVALID),
        .\trunc_ln145_reg_330_reg[10]_0 (height[10:0]),
        .\trunc_ln146_reg_335_reg[10]_0 (width[10:0]));
  design_1_v_demosaic_0_0_Block_entry_split_proc Block_entry_split_proc_U0
       (.Q(bayer_phase),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0(CTRL_s_axi_U_n_100),
        .ap_return_preg(ap_return_preg),
        .\ap_return_preg_reg[15]_0 (CTRL_s_axi_U_n_135),
        .ap_rst_n_inv(ap_rst_n_inv));
  design_1_v_demosaic_0_0_CTRL_s_axi CTRL_s_axi_U
       (.Block_entry_split_proc_U0_ap_continue(Block_entry_split_proc_U0_ap_continue),
        .CO(\DebayerRatBorBatR_U0/cmp59_i_fu_297_p2 ),
        .D({\DebayerRatBorBatR_U0/loopHeight_fu_203_p2 ,loopHeight_fu_172_p2[1:0]}),
        .DI({Debayer_U0_n_33,Debayer_U0_n_34,Debayer_U0_n_35,Debayer_U0_n_36,Debayer_U0_n_37}),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_CTRL_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_CTRL_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_CTRL_WREADY),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q(width),
        .S({CTRL_s_axi_U_n_6,CTRL_s_axi_U_n_7,CTRL_s_axi_U_n_8,CTRL_s_axi_U_n_9,CTRL_s_axi_U_n_10,CTRL_s_axi_U_n_11,CTRL_s_axi_U_n_12,CTRL_s_axi_U_n_13}),
        .\ap_CS_fsm[2]_i_2__1 ({y_fu_56_reg[15],y_fu_56_reg[2:0]}),
        .\ap_CS_fsm_reg[0] (CTRL_s_axi_U_n_138),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg(ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg_n_5),
        .ap_idle(ap_idle),
        .ap_return_preg(ap_return_preg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_Block_entry_split_proc_U0_ap_ready(ap_sync_Block_entry_split_proc_U0_ap_ready),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg(CTRL_s_axi_U_n_135),
        .\cmp59_i_reg_465_reg[0] ({\DebayerRandBatG_U0/y_fu_64_reg__0 ,\DebayerRandBatG_U0/y_fu_64_reg }),
        .\cmp59_i_reg_545_reg[0] ({\DebayerRatBorBatR_U0/y_fu_68_reg__0 ,\DebayerRatBorBatR_U0/y_fu_68_reg }),
        .\cmp59_i_reg_545_reg[0]_0 (Debayer_U0_n_38),
        .\icmp_ln228_reg_199_reg[0] (MultiPixStream2AXIvideo_U0_n_8),
        .\icmp_ln228_reg_199_reg[0]_0 (MultiPixStream2AXIvideo_U0_n_7),
        .int_ap_start_reg_0(CTRL_s_axi_U_n_100),
        .\int_bayer_phase_reg[15]_0 (Block_entry_split_proc_U0_ap_return),
        .\int_bayer_phase_reg[15]_1 (bayer_phase),
        .\int_height_reg[0]_0 (CTRL_s_axi_U_n_136),
        .\int_height_reg[10]_0 ({CTRL_s_axi_U_n_79,CTRL_s_axi_U_n_80,CTRL_s_axi_U_n_81,CTRL_s_axi_U_n_82,CTRL_s_axi_U_n_83,CTRL_s_axi_U_n_84}),
        .\int_height_reg[15]_0 (height),
        .\int_height_reg[15]_1 (loopHeight_fu_248_p2),
        .\int_height_reg[15]_2 (CTRL_s_axi_U_n_137),
        .\int_height_reg[1]_0 (CTRL_s_axi_U_n_73),
        .\int_height_reg[8]_0 ({CTRL_s_axi_U_n_74,CTRL_s_axi_U_n_75,CTRL_s_axi_U_n_76,CTRL_s_axi_U_n_77,CTRL_s_axi_U_n_78}),
        .\int_height_reg[8]_1 (loopHeight_fu_172_p2[10:2]),
        .\int_isr_reg[0]_0 (MultiPixStream2AXIvideo_U0_n_11),
        .\int_width_reg[10]_0 ({\DebayerRatBorBatR_U0/loopWidth_fu_209_p2 [10:8],CTRL_s_axi_U_n_63,\DebayerRatBorBatR_U0/loopWidth_fu_209_p2 [6],CTRL_s_axi_U_n_65,\DebayerRatBorBatR_U0/loopWidth_fu_209_p2 [4],CTRL_s_axi_U_n_67,\DebayerRatBorBatR_U0/loopWidth_fu_209_p2 [2:1],loopWidth_fu_178_p2[0]}),
        .\int_width_reg[11]_0 ({CTRL_s_axi_U_n_30,CTRL_s_axi_U_n_31,CTRL_s_axi_U_n_32}),
        .\int_width_reg[15]_0 (loopWidth_fu_258_p2),
        .\int_width_reg[15]_1 (loopWidth_fu_130_p2),
        .\int_width_reg[1]_0 (CTRL_s_axi_U_n_72),
        .\int_width_reg[8]_0 (loopWidth_fu_178_p2[10:2]),
        .interrupt(interrupt),
        .\loopHeight_reg_536_reg[16] (Debayer_U0_n_29),
        .\loopWidth_reg_541_reg[16] (Debayer_U0_n_31),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR(s_axi_CTRL_AWADDR[5:2]),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA(\^s_axi_CTRL_RDATA ),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA[15:0]),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB[1:0]),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID));
  design_1_v_demosaic_0_0_Debayer Debayer_U0
       (.CO(\DebayerRatBorBatR_U0/cmp59_i_fu_297_p2 ),
        .D(bayer_phase_assign_channel_dout),
        .DI({Debayer_U0_n_33,Debayer_U0_n_34,Debayer_U0_n_35,Debayer_U0_n_36,Debayer_U0_n_37}),
        .DOUTBDOUT(\DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/linebuf_yuv_q1 ),
        .Debayer_U0_ap_idle(Debayer_U0_ap_idle),
        .Debayer_U0_ap_ready(Debayer_U0_ap_ready),
        .Debayer_U0_ap_start(Debayer_U0_ap_start),
        .Q({\DebayerRatBorBatR_U0/y_fu_68_reg__0 ,\DebayerRatBorBatR_U0/y_fu_68_reg }),
        .addr(addr),
        .\ap_CS_fsm_reg[1] (\DebayerG_U0/ap_CS_fsm_state2 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\cmp59_i_reg_465_reg[0] ({CTRL_s_axi_U_n_79,CTRL_s_axi_U_n_80,CTRL_s_axi_U_n_81,CTRL_s_axi_U_n_82,CTRL_s_axi_U_n_83,CTRL_s_axi_U_n_84}),
        .\cmp59_i_reg_465_reg[0]_0 ({CTRL_s_axi_U_n_74,CTRL_s_axi_U_n_75,CTRL_s_axi_U_n_76,CTRL_s_axi_U_n_77,CTRL_s_axi_U_n_78}),
        .cmp84_reg_666(\DebayerG_U0/cmp84_reg_666 ),
        .\cmp84_reg_666_reg[0] (Debayer_U0_n_52),
        .\empty_146_fu_312_reg[0] (imgBayer_U_n_37),
        .\empty_146_fu_312_reg[1] (imgBayer_U_n_36),
        .\empty_146_fu_312_reg[2] (imgBayer_U_n_35),
        .\empty_146_fu_312_reg[3] (imgBayer_U_n_34),
        .\empty_146_fu_312_reg[4] (imgBayer_U_n_33),
        .\empty_146_fu_312_reg[5] (imgBayer_U_n_32),
        .\empty_146_fu_312_reg[6] (imgBayer_U_n_31),
        .\empty_146_fu_312_reg[7] (imgBayer_U_n_30),
        .\empty_146_fu_312_reg[8] (imgBayer_U_n_29),
        .\empty_146_fu_312_reg[9] (imgBayer_U_n_7),
        .\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0 (Debayer_U0_n_54),
        .\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_0 (Debayer_U0_n_55),
        .\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_1 (Debayer_U0_n_56),
        .\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_2 (Debayer_U0_n_57),
        .\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_3 (Debayer_U0_n_58),
        .\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_4 (Debayer_U0_n_59),
        .\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_5 (Debayer_U0_n_60),
        .\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_6 (Debayer_U0_n_61),
        .\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_7 (Debayer_U0_n_62),
        .\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_8 (Debayer_U0_n_63),
        .imgBayer_dout(imgBayer_dout),
        .imgBayer_empty_n(imgBayer_empty_n),
        .imgRgb_full_n(imgRgb_full_n),
        .\int_height_reg[15] (Debayer_U0_n_29),
        .\int_width_reg[15] (Debayer_U0_n_31),
        .\loopHeight_reg_377_reg[10] (loopHeight_fu_172_p2[10:2]),
        .\loopHeight_reg_441_reg[10] ({\DebayerRatBorBatR_U0/loopHeight_fu_203_p2 ,loopHeight_fu_172_p2[1:0]}),
        .\loopHeight_reg_536_reg[16] (loopHeight_fu_248_p2),
        .\loopHeight_reg_536_reg[7] (CTRL_s_axi_U_n_73),
        .\loopWidth_reg_382_reg[10] (loopWidth_fu_178_p2[10:2]),
        .\loopWidth_reg_446_reg[10] ({\DebayerRatBorBatR_U0/loopWidth_fu_209_p2 [10:8],CTRL_s_axi_U_n_63,\DebayerRatBorBatR_U0/loopWidth_fu_209_p2 [6],CTRL_s_axi_U_n_65,\DebayerRatBorBatR_U0/loopWidth_fu_209_p2 [4],CTRL_s_axi_U_n_67,\DebayerRatBorBatR_U0/loopWidth_fu_209_p2 [2:1],loopWidth_fu_178_p2[0]}),
        .\loopWidth_reg_541_reg[15] (width),
        .\loopWidth_reg_541_reg[16] (loopWidth_fu_258_p2),
        .\loopWidth_reg_541_reg[7] (CTRL_s_axi_U_n_72),
        .\pix_reg_419_pp0_iter2_reg_reg[9] ({Debayer_U0_imgRgb_din[29:20],Debayer_U0_imgRgb_din[9:0]}),
        .push(push_0),
        .ram_reg_bram_0(\SRL_SIG_reg[1]_3 ),
        .ram_reg_bram_0_0(\SRL_SIG_reg[0]_2 ),
        .start_for_ZipperRemoval_U0_full_n(start_for_ZipperRemoval_U0_full_n),
        .start_once_reg_reg_0(Debayer_U0_n_32),
        .\y_fu_64_reg[10] ({\DebayerRandBatG_U0/y_fu_64_reg__0 ,\DebayerRandBatG_U0/y_fu_64_reg }),
        .\y_fu_68_reg[10] (Debayer_U0_n_38),
        .\y_fu_74_reg[15] (\DebayerG_U0/icmp_ln315_fu_286_p2 ),
        .\zext_ln274_reg_531_reg[15] (height));
  GND GND
       (.G(\<const0> ));
  design_1_v_demosaic_0_0_MultiPixStream2AXIvideo MultiPixStream2AXIvideo_U0
       (.D(loopWidth_fu_178_p2[0]),
        .E(MultiPixStream2AXIvideo_U0_n_12),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q(width[10:0]),
        .S({CTRL_s_axi_U_n_6,CTRL_s_axi_U_n_7,CTRL_s_axi_U_n_8,CTRL_s_axi_U_n_9,CTRL_s_axi_U_n_10,CTRL_s_axi_U_n_11,CTRL_s_axi_U_n_12,CTRL_s_axi_U_n_13}),
        .\ap_CS_fsm_reg[0]_0 (MultiPixStream2AXIvideo_U0_n_8),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[29] (\SRL_SIG_reg[1]_7 ),
        .\data_p1_reg[29]_0 (imgUnzip_U_n_67),
        .\data_p1_reg[29]_1 (\SRL_SIG_reg[0]_6 ),
        .\data_p2_reg[29] (imgUnzip_dout),
        .empty_n_reg(MultiPixStream2AXIvideo_U0_n_10),
        .\icmp_ln228_reg_199_reg[0]_0 (MultiPixStream2AXIvideo_U0_n_7),
        .\icmp_ln228_reg_199_reg[0]_1 (CTRL_s_axi_U_n_138),
        .imgUnzip_empty_n(imgUnzip_empty_n),
        .load_p2(\regslice_both_m_axis_video_V_data_V_U/load_p2 ),
        .m_axis_video_TDATA(\^m_axis_video_TDATA ),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TREADY_0(MultiPixStream2AXIvideo_U0_n_11),
        .m_axis_video_TUSER(m_axis_video_TUSER),
        .m_axis_video_TVALID(m_axis_video_TVALID),
        .push(push_1),
        .\sub_i_i_reg_194_reg[11]_0 ({CTRL_s_axi_U_n_30,CTRL_s_axi_U_n_31,CTRL_s_axi_U_n_32}),
        .\trunc_ln221_reg_184_reg[10]_0 (height[10:0]));
  design_1_v_demosaic_0_0_ZipperRemoval ZipperRemoval_U0
       (.D(\SRL_SIG_reg[0]_5 ),
        .Debayer_U0_ap_start(Debayer_U0_ap_start),
        .E(ZipperRemoval_U0_n_15),
        .Q({y_fu_56_reg[15],y_fu_56_reg[2:0]}),
        .ZipperRemoval_U0_ap_start(ZipperRemoval_U0_ap_start),
        .\ap_CS_fsm[2]_i_2__1_0 (height[14:3]),
        .\ap_CS_fsm_reg[0]_0 (ZipperRemoval_U0_n_12),
        .\ap_CS_fsm_reg[1]_0 (ZipperRemoval_U0_n_11),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ZipperRemoval_U0_n_14),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\conv3_i_i188669_reg_767_reg[9] (ZipperRemoval_U0_imgUnzip_din),
        .empty_n_reg(Debayer_U0_n_32),
        .full_n(full_n),
        .icmp_ln1107_fu_229_p2_carry(width),
        .imgRgb_empty_n(imgRgb_empty_n),
        .imgUnzip_full_n(imgUnzip_full_n),
        .\loopWidth_reg_281_reg[16]_0 ({loopWidth_fu_130_p2,loopWidth_fu_178_p2[0]}),
        .\p_0_0_0480_1667_fu_126_reg[0] (imgRgb_U_n_7),
        .\p_0_0_0482_1663_fu_118_reg[9] (\SRL_SIG_reg[1]_4 ),
        .p_9_in(p_9_in),
        .push(push_1),
        .push_0(push_0),
        .start_for_MultiPixStream2AXIvideo_U0_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .start_for_ZipperRemoval_U0_full_n(start_for_ZipperRemoval_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(CTRL_s_axi_U_n_136),
        .start_once_reg_reg_1(CTRL_s_axi_U_n_137));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_AXIvideo2MultiBayer_U0_ap_ready),
        .Q(ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready),
        .R(AXIvideo2MultiBayer_U0_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_Block_entry_split_proc_U0_ap_ready),
        .Q(ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg_n_5),
        .R(AXIvideo2MultiBayer_U0_n_9));
  design_1_v_demosaic_0_0_fifo_w16_d2_S_x bayer_phase_assign_channel_U
       (.Block_entry_split_proc_U0_ap_continue(Block_entry_split_proc_U0_ap_continue),
        .D(Block_entry_split_proc_U0_ap_return),
        .Debayer_U0_ap_ready(Debayer_U0_ap_ready),
        .Debayer_U0_ap_start(Debayer_U0_ap_start),
        .\SRL_SIG_reg[0][15] (ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg_n_5),
        .\SRL_SIG_reg[1][15] (bayer_phase_assign_channel_dout),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .\mOutPtr_reg[0]_0 (\DebayerG_U0/icmp_ln315_fu_286_p2 ),
        .\mOutPtr_reg[0]_1 (\DebayerG_U0/ap_CS_fsm_state2 ));
  design_1_v_demosaic_0_0_fifo_w10_d2_S imgBayer_U
       (.D(AXIvideo2MultiBayer_U0_imgBayer_din),
        .DOUTBDOUT(\DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/linebuf_yuv_q1 ),
        .E(AXIvideo2MultiBayer_U0_n_6),
        .Q(\SRL_SIG_reg[1]_3 ),
        .\SRL_SIG_reg[0][9] (\SRL_SIG_reg[0]_2 ),
        .\SRL_SIG_reg[1][0] (imgBayer_U_n_37),
        .\SRL_SIG_reg[1][1] (imgBayer_U_n_36),
        .\SRL_SIG_reg[1][2] (imgBayer_U_n_35),
        .\SRL_SIG_reg[1][3] (imgBayer_U_n_34),
        .\SRL_SIG_reg[1][4] (imgBayer_U_n_33),
        .\SRL_SIG_reg[1][5] (imgBayer_U_n_32),
        .\SRL_SIG_reg[1][6] (imgBayer_U_n_31),
        .\SRL_SIG_reg[1][7] (imgBayer_U_n_30),
        .\SRL_SIG_reg[1][8] (imgBayer_U_n_29),
        .\SRL_SIG_reg[1][9] (imgBayer_U_n_7),
        .addr(addr),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cmp84_reg_666(\DebayerG_U0/cmp84_reg_666 ),
        .full_n_reg_0(Debayer_U0_n_52),
        .imgBayer_dout(imgBayer_dout),
        .imgBayer_empty_n(imgBayer_empty_n),
        .imgBayer_full_n(imgBayer_full_n),
        .push(push));
  design_1_v_demosaic_0_0_fifo_w30_d2_S_x imgRgb_U
       (.D(\SRL_SIG_reg[0]_5 ),
        .E(ZipperRemoval_U0_n_15),
        .Q(\SRL_SIG_reg[1]_4 ),
        .\SRL_SIG_reg[0][10] (Debayer_U0_n_63),
        .\SRL_SIG_reg[0][11] (Debayer_U0_n_62),
        .\SRL_SIG_reg[0][12] (Debayer_U0_n_61),
        .\SRL_SIG_reg[0][13] (Debayer_U0_n_60),
        .\SRL_SIG_reg[0][14] (Debayer_U0_n_59),
        .\SRL_SIG_reg[0][15] (Debayer_U0_n_58),
        .\SRL_SIG_reg[0][16] (Debayer_U0_n_57),
        .\SRL_SIG_reg[0][17] (Debayer_U0_n_56),
        .\SRL_SIG_reg[0][18] (Debayer_U0_n_55),
        .\SRL_SIG_reg[0][19] (Debayer_U0_n_54),
        .\SRL_SIG_reg[0][29] ({Debayer_U0_imgRgb_din[29:20],Debayer_U0_imgRgb_din[9:0]}),
        .\addr_reg[0]_0 (imgRgb_U_n_7),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n_reg_0(ZipperRemoval_U0_n_14),
        .imgRgb_empty_n(imgRgb_empty_n),
        .imgRgb_full_n(imgRgb_full_n),
        .p_9_in(p_9_in),
        .push(push_0));
  design_1_v_demosaic_0_0_fifo_w30_d2_S_x_0 imgUnzip_U
       (.D(ZipperRemoval_U0_imgUnzip_din),
        .E(MultiPixStream2AXIvideo_U0_n_12),
        .Q(\SRL_SIG_reg[1]_7 ),
        .\SRL_SIG_reg[0][29] (\SRL_SIG_reg[0]_6 ),
        .\SRL_SIG_reg[1][29] (imgUnzip_dout),
        .\addr_reg[0]_0 (imgUnzip_U_n_67),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .imgUnzip_empty_n(imgUnzip_empty_n),
        .imgUnzip_full_n(imgUnzip_full_n),
        .load_p2(\regslice_both_m_axis_video_V_data_V_U/load_p2 ),
        .push(push_1));
  design_1_v_demosaic_0_0_start_for_MultiPixStream2AXIvideo_U0 start_for_MultiPixStream2AXIvideo_U0_U
       (.Debayer_U0_ap_idle(Debayer_U0_ap_idle),
        .Debayer_U0_ap_start(Debayer_U0_ap_start),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .ZipperRemoval_U0_ap_start(ZipperRemoval_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .empty_n_reg_0(start_for_MultiPixStream2AXIvideo_U0_U_n_7),
        .empty_n_reg_1(MultiPixStream2AXIvideo_U0_n_11),
        .empty_n_reg_2(start_for_ZipperRemoval_U0_U_n_8),
        .full_n_reg_0(MultiPixStream2AXIvideo_U0_n_10),
        .int_ap_idle_reg(MultiPixStream2AXIvideo_U0_n_8),
        .int_ap_idle_reg_0(ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg_n_5),
        .start_for_MultiPixStream2AXIvideo_U0_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg));
  design_1_v_demosaic_0_0_start_for_ZipperRemoval_U0 start_for_ZipperRemoval_U0_U
       (.Debayer_U0_ap_start(Debayer_U0_ap_start),
        .Q(AXIvideo2MultiBayer_U0_n_8),
        .ZipperRemoval_U0_ap_start(ZipperRemoval_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready(ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready),
        .empty_n_reg_0(start_for_ZipperRemoval_U0_U_n_8),
        .full_n(full_n),
        .int_ap_idle_reg(ZipperRemoval_U0_n_12),
        .int_ap_idle_reg_0(start_for_MultiPixStream2AXIvideo_U0_U_n_7),
        .\mOutPtr_reg[0]_0 (Debayer_U0_n_32),
        .\mOutPtr_reg[0]_1 (ZipperRemoval_U0_n_11),
        .start_for_MultiPixStream2AXIvideo_U0_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .start_for_ZipperRemoval_U0_full_n(start_for_ZipperRemoval_U0_full_n),
        .start_once_reg(start_once_reg));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
