{
   "ActiveEmotionalView":"Default View",
   "Addressing View_Layers":"/CFG/cfgmclk_pll_50MHz:false|/SCOPE_FSM_Timebase_CE_1:false|/mig_7series_0_ui_clk_sync_rst:false|/TRX_rx24_32bits_CD100_1:false|/EUI48_data_1:false|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out1_RMII:false|/TRX_tx_DDS1_gpio_ampt_1:false|/TRX_post_fft_rx09_mem_b_dout_1:false|/PWM_lights/RGB_blue_compare_0_S:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_13_Q:false|/mig_7series_0_ui_addn_clk_2_50MHz:false|/TRX_clk_trx_pll_25MHz_vio_1:false|/PWM_lights/RGB_green_compare_0_S:false|/rst_mig_7series_0_100M_peripheral_reset:false|/mig_7series_0_ui_addn_clk_0_200MHz:false|/BOOT_PLL/BOOT_PLL_proc_sys_reset_0_bus_struct_reset:false|/TRX_ip2intc_irpt_1:false|/CLK2_125MHz_mgt_g_0:false|/CLOCK/CLOCK_c_counter_binary_0_Q:false|/TRX_tx_im_1:false|/CLK0_NA_0:false|/mig_7series_0_ui_addn_clk_1_100MHz:false|/PWM_lights/axi_PWM_gpio_0_ip2intc_irpt:false|/PWM_lights/RGB_red_compare_0_S:false|/TRX_data_count_1:false|/TRX_rx_clkdiv_16MHz_in_1:false|/ETH0/ETH0_txd_CDC_c_shift_ram_0_Q:false|/PWM_lights/LCD_BL_compare_0_S:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_11_Q:false|/TRX_decoder_rx09_ch00_squelch_lvl_1:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_10_Q:false|/TRX_tx_DDS0_gpio_ampt_1:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_8_Q:false|/ARESETN_1:false|/ROTENC_decoder/ROTENC_counter_32bit_0_Q:false|/TRX_rd_data_count_CD100_1:false|/UART0/axi_UART0_gpio_0_ip2intc_irpt:false|/decoder_rx09_ch00_int_0:false|/ETH0/ETH0_LEDstatus_CDC_c_shift_ram_0_Q:false|/reset_1:false|/BOOT_PLL/BOOT_PLL_proc_sys_reset_0_mb_reset:false|/ETH0/ETH0_MIIstatus_CDC_c_shift_ram_0_Q:false|/CLK1B_50MHz_phy_clk_0:false|/decoder_rx09_ch00_center_pos_1:false|/ETH0/ETH0_rxd_CDC_c_shift_ram_0_Q:false|/ETH0/ETH0_axi_ethernetlite_0_ip2intc_irpt:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_7_Q:false|/UART0_clk_wiz_0_clk_out1:false|/microblaze_0_Clk_100MHz:false|/ETH0/ETH0_LEDs/ETH0_LEDs_c_counter_binary_0_THRESH0:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_12_Q:false|/rst_mig_7series_0_100M_peripheral_aresetn:false|/BOOT_PLL/proc_sys_reset_0_peripheral_aresetn:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_0_Q:false|/CFG/axi_quad_spi_0_ip2intc_irpt:false|/CLOCK/CLOCK_CDC_c_shift_ram_1_Q:false|/rst_mig_7series_0_100M_mb_reset:false|/TRX_tx_DDS0_gpio_inc_1:false|/decoder_rx09_ch00_strength_1:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_2_Q:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_1_Q:false|/mdm_USER2_0_Debug_SYS_Rst_0:false|/UART0/rst_mig_7series_0_12M_peripheral_aresetn:false|/TRX_rx09_32bits_CD100_1:false|/TRX_tx_re_1:false|/ETH0/mii_y_adapater_0_s_mii_rx_clk:false|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out3_Scope:false|/CLOCK/CLOCK_c_shift_ram_0_Q:false|/PWM_lights/PWM_counter_binary_0_Q:false|/CLK0_NA_g_0:false|/ETH0/mii_y_adapater_0_s_mii_tx_clk:false|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out2_fmeter:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_14_Q:false|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out4_000deg:false|/ETH0/ETH0_axi_ethernetlite_0_phy_rst_n:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_9_Q:false|/TRX_pushdata_rx09_irpt_1:false|/EUI48_state_1:false|/CFG/SC0712_0_reset_out:false|/CFG/CFG_clk_wiz_0_clkmclk_pll_65MHz_vio:false|/UART0/axi_UART0_uartlite_0_interrupt:false|/decoder_rx09_ch00_noise_1:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_16_Q:false|/CLK1B_CW_0/CLK1B_c_shift_ram_0_Q:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_15_Q:false|/EUI48_abort_1:false|/axi_BOARD_iic_0_iic2intc_irpt:false|/TRX_clk_trx_26MHz_vio_1:false|/BOOT_PLL/BOOT_proc_sys_reset_0_interconnect_aresetn:false|/rst_mig_7series_0_50M_peripheral_aresetn:false|/SCOPE/SCOPE_Timebase_c_counter_binary_0_Q:false|/SCOPE_FSM_FIFO_Rst_1:false|/PLL_int_1:false|/axi_timer_0_interrupt:false|/ROTENC_decoder/axi_ROTENC_gpio_0_ip2intc_irpt:false|/ETH0/rst_n_0:false|/rst_mig_7series_0_100M_bus_struct_reset:false|",
   "Addressing View_ScaleFactor":"1.35132",
   "Addressing View_TopLeft":"-224,-47",
   "Color Coded_ScaleFactor":"0.470659",
   "Color Coded_TopLeft":"-750,0",
   "Default View_Layers":"/CFG/cfgmclk_pll_50MHz:true|/SCOPE_FSM_Timebase_CE_1:true|/mig_7series_0_ui_clk_sync_rst:true|/TRX_rx24_32bits_CD100_1:true|/EUI48_data_1:true|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out1_RMII:true|/TRX_tx_DDS1_gpio_ampt_1:true|/TRX_post_fft_rx09_mem_b_dout_1:true|/PWM_lights/RGB_blue_compare_0_S:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_13_Q:true|/mig_7series_0_ui_addn_clk_2_50MHz:true|/TRX_clk_trx_pll_25MHz_vio_1:true|/PWM_lights/RGB_green_compare_0_S:true|/rst_mig_7series_0_100M_peripheral_reset:true|/mig_7series_0_ui_addn_clk_0_200MHz:true|/BOOT_PLL/BOOT_PLL_proc_sys_reset_0_bus_struct_reset:true|/TRX_ip2intc_irpt_1:true|/CLK2_125MHz_mgt_g_0:true|/CLOCK/CLOCK_c_counter_binary_0_Q:true|/TRX_tx_im_1:true|/CLK0_NA_0:true|/mig_7series_0_ui_addn_clk_1_100MHz:true|/PWM_lights/axi_PWM_gpio_0_ip2intc_irpt:true|/PWM_lights/RGB_red_compare_0_S:true|/TRX_data_count_1:true|/TRX_rx_clkdiv_16MHz_in_1:true|/ETH0/ETH0_txd_CDC_c_shift_ram_0_Q:true|/PWM_lights/LCD_BL_compare_0_S:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_11_Q:true|/TRX_decoder_rx09_ch00_squelch_lvl_1:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_10_Q:true|/TRX_tx_DDS0_gpio_ampt_1:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_8_Q:true|/ARESETN_1:true|/ROTENC_decoder/ROTENC_counter_32bit_0_Q:true|/TRX_rd_data_count_CD100_1:true|/UART0/axi_UART0_gpio_0_ip2intc_irpt:true|/decoder_rx09_ch00_int_0:true|/ETH0/ETH0_LEDstatus_CDC_c_shift_ram_0_Q:true|/reset_1:true|/BOOT_PLL/BOOT_PLL_proc_sys_reset_0_mb_reset:true|/ETH0/ETH0_MIIstatus_CDC_c_shift_ram_0_Q:true|/CLK1B_50MHz_phy_clk_0:true|/decoder_rx09_ch00_center_pos_1:true|/ETH0/ETH0_rxd_CDC_c_shift_ram_0_Q:true|/ETH0/ETH0_axi_ethernetlite_0_ip2intc_irpt:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_7_Q:true|/UART0_clk_wiz_0_clk_out1:true|/microblaze_0_Clk_100MHz:true|/ETH0/ETH0_LEDs/ETH0_LEDs_c_counter_binary_0_THRESH0:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_12_Q:true|/rst_mig_7series_0_100M_peripheral_aresetn:true|/BOOT_PLL/proc_sys_reset_0_peripheral_aresetn:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_0_Q:true|/CFG/axi_quad_spi_0_ip2intc_irpt:true|/CLOCK/CLOCK_CDC_c_shift_ram_1_Q:true|/rst_mig_7series_0_100M_mb_reset:true|/TRX_tx_DDS0_gpio_inc_1:true|/decoder_rx09_ch00_strength_1:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_2_Q:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_1_Q:true|/mdm_USER2_0_Debug_SYS_Rst_0:true|/UART0/rst_mig_7series_0_12M_peripheral_aresetn:true|/TRX_rx09_32bits_CD100_1:true|/TRX_tx_re_1:true|/ETH0/mii_y_adapater_0_s_mii_rx_clk:true|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out3_Scope:true|/CLOCK/CLOCK_c_shift_ram_0_Q:true|/PWM_lights/PWM_counter_binary_0_Q:true|/CLK0_NA_g_0:true|/ETH0/mii_y_adapater_0_s_mii_tx_clk:true|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out2_fmeter:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_14_Q:true|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out4_000deg:true|/ETH0/ETH0_axi_ethernetlite_0_phy_rst_n:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_9_Q:true|/TRX_pushdata_rx09_irpt_1:true|/EUI48_state_1:true|/CFG/SC0712_0_reset_out:true|/CFG/CFG_clk_wiz_0_clkmclk_pll_65MHz_vio:true|/UART0/axi_UART0_uartlite_0_interrupt:true|/decoder_rx09_ch00_noise_1:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_16_Q:true|/CLK1B_CW_0/CLK1B_c_shift_ram_0_Q:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_15_Q:true|/EUI48_abort_1:true|/axi_BOARD_iic_0_iic2intc_irpt:true|/TRX_clk_trx_26MHz_vio_1:true|/BOOT_PLL/BOOT_proc_sys_reset_0_interconnect_aresetn:true|/rst_mig_7series_0_50M_peripheral_aresetn:true|/SCOPE/SCOPE_Timebase_c_counter_binary_0_Q:true|/SCOPE_FSM_FIFO_Rst_1:true|/PLL_int_1:true|/axi_timer_0_interrupt:true|/ROTENC_decoder/axi_ROTENC_gpio_0_ip2intc_irpt:true|/ETH0/rst_n_0:true|/rst_mig_7series_0_100M_bus_struct_reset:true|",
   "Default View_ScaleFactor":"1.41421",
   "Default View_TopLeft":"-720,8516",
   "Display-PortTypeClock":"true",
   "Display-PortTypeClockEnable":"true",
   "Display-PortTypeData":"true",
   "Display-PortTypeInterrupt":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ScaleFactor":"0.579232",
   "Grouping and No Loops_TopLeft":"-221,-167",
   "Interfaces View_Layers":"/CFG/cfgmclk_pll_50MHz:false|/SCOPE_FSM_Timebase_CE_1:false|/mig_7series_0_ui_clk_sync_rst:false|/TRX_rx24_32bits_CD100_1:false|/EUI48_data_1:false|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out1_RMII:false|/TRX_tx_DDS1_gpio_ampt_1:false|/TRX_post_fft_rx09_mem_b_dout_1:false|/PWM_lights/RGB_blue_compare_0_S:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_13_Q:false|/mig_7series_0_ui_addn_clk_2_50MHz:false|/TRX_clk_trx_pll_25MHz_vio_1:false|/PWM_lights/RGB_green_compare_0_S:false|/rst_mig_7series_0_100M_peripheral_reset:false|/mig_7series_0_ui_addn_clk_0_200MHz:false|/BOOT_PLL/BOOT_PLL_proc_sys_reset_0_bus_struct_reset:false|/TRX_ip2intc_irpt_1:false|/CLK2_125MHz_mgt_g_0:false|/CLOCK/CLOCK_c_counter_binary_0_Q:false|/TRX_tx_im_1:false|/CLK0_NA_0:false|/mig_7series_0_ui_addn_clk_1_100MHz:false|/PWM_lights/axi_PWM_gpio_0_ip2intc_irpt:false|/PWM_lights/RGB_red_compare_0_S:false|/TRX_data_count_1:false|/TRX_rx_clkdiv_16MHz_in_1:false|/ETH0/ETH0_txd_CDC_c_shift_ram_0_Q:false|/PWM_lights/LCD_BL_compare_0_S:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_11_Q:false|/TRX_decoder_rx09_ch00_squelch_lvl_1:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_10_Q:false|/TRX_tx_DDS0_gpio_ampt_1:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_8_Q:false|/ARESETN_1:false|/ROTENC_decoder/ROTENC_counter_32bit_0_Q:false|/TRX_rd_data_count_CD100_1:false|/UART0/axi_UART0_gpio_0_ip2intc_irpt:false|/decoder_rx09_ch00_int_0:false|/ETH0/ETH0_LEDstatus_CDC_c_shift_ram_0_Q:false|/reset_1:false|/BOOT_PLL/BOOT_PLL_proc_sys_reset_0_mb_reset:false|/ETH0/ETH0_MIIstatus_CDC_c_shift_ram_0_Q:false|/CLK1B_50MHz_phy_clk_0:false|/decoder_rx09_ch00_center_pos_1:false|/ETH0/ETH0_rxd_CDC_c_shift_ram_0_Q:false|/ETH0/ETH0_axi_ethernetlite_0_ip2intc_irpt:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_7_Q:false|/UART0_clk_wiz_0_clk_out1:false|/microblaze_0_Clk_100MHz:false|/ETH0/ETH0_LEDs/ETH0_LEDs_c_counter_binary_0_THRESH0:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_12_Q:false|/rst_mig_7series_0_100M_peripheral_aresetn:false|/BOOT_PLL/proc_sys_reset_0_peripheral_aresetn:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_0_Q:false|/CFG/axi_quad_spi_0_ip2intc_irpt:false|/CLOCK/CLOCK_CDC_c_shift_ram_1_Q:false|/rst_mig_7series_0_100M_mb_reset:false|/TRX_tx_DDS0_gpio_inc_1:false|/decoder_rx09_ch00_strength_1:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_2_Q:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_1_Q:false|/mdm_USER2_0_Debug_SYS_Rst_0:false|/UART0/rst_mig_7series_0_12M_peripheral_aresetn:false|/TRX_rx09_32bits_CD100_1:false|/TRX_tx_re_1:false|/ETH0/mii_y_adapater_0_s_mii_rx_clk:false|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out3_Scope:false|/CLOCK/CLOCK_c_shift_ram_0_Q:false|/PWM_lights/PWM_counter_binary_0_Q:false|/CLK0_NA_g_0:false|/ETH0/mii_y_adapater_0_s_mii_tx_clk:false|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out2_fmeter:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_14_Q:false|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out4_000deg:false|/ETH0/ETH0_axi_ethernetlite_0_phy_rst_n:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_9_Q:false|/TRX_pushdata_rx09_irpt_1:false|/EUI48_state_1:false|/CFG/SC0712_0_reset_out:false|/CFG/CFG_clk_wiz_0_clkmclk_pll_65MHz_vio:false|/UART0/axi_UART0_uartlite_0_interrupt:false|/decoder_rx09_ch00_noise_1:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_16_Q:false|/CLK1B_CW_0/CLK1B_c_shift_ram_0_Q:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_15_Q:false|/EUI48_abort_1:false|/axi_BOARD_iic_0_iic2intc_irpt:false|/TRX_clk_trx_26MHz_vio_1:false|/BOOT_PLL/BOOT_proc_sys_reset_0_interconnect_aresetn:false|/rst_mig_7series_0_50M_peripheral_aresetn:false|/SCOPE/SCOPE_Timebase_c_counter_binary_0_Q:false|/SCOPE_FSM_FIFO_Rst_1:false|/PLL_int_1:false|/axi_timer_0_interrupt:false|/ROTENC_decoder/axi_ROTENC_gpio_0_ip2intc_irpt:false|/ETH0/rst_n_0:false|/rst_mig_7series_0_100M_bus_struct_reset:false|",
   "Interfaces View_ScaleFactor":"1.35132",
   "Interfaces View_TopLeft":"-224,-1",
   "No Loops_ScaleFactor":"0.339487",
   "No Loops_TopLeft":"-365,-430",
   "PinnedBlocks":"/labtools_fmeter_0|/microblaze_0_local_memory|/mig_7series_0|/rst_mig_7series_0_100M|/rst_mig_7series_0_50M|/vio_0|/lt_fmeter_xlconcat_0|/UART0|/PWM_lights|/ROTENC_decoder|/ETH0|/INT_ctrl|/axi_BOARD_iic_0|/axi_interconnect_0|/axi_timer_0|/BOARD_clk_wiz_0|/mdm_USER2_0|/microblaze_0|/microblaze_0_axi_periph|/mgt_clk0_CLK2_util_ds_buf_1|/CLK0_util_ds_buf_0|/CLK0_util_ds_buf_1|/EUI48|/CLK1B_CW_0|/SCOPE|/USER_dbg|/BOOT_PLL|/CFG|/CLOCK|",
   "PinnedPorts":"PLL_I2C_ext_sda|phy_rst_n|reset|UART0EXT_RTSn|UART0EXT_DTRn|UART0EXT_CTSn|UART0EXT_DSRn|UART0EXT_DCDn|UART0EXT_RIn|UART0_rst_n|UART0_clk|DDR3_init_calib_complete|ETH0_DA_Y|ETH0_DA_G|ETH0_LINK_LED_g|LED_RGB_red|LED_RGB_green|LED_RGB_blue|LCD_BL|LCD_rstn|microblaze_0_Clk_100MHz|rotenc_dec_cnt_up_dwn|rotenc_dec_cnt_en|BOARD_ROTENC_PUSH|PLL_int|TRX_int|CLK1B_clk|EUI48_FSM_start|EUI48_FSM_run|EUI48_data|SCOPE_FSM_Timebase_CE|SCOPE_FSM_FIFO_Rst|SCOPE_FSM_FIFO_RdEn|SCOPE_FSM_FIFO_WrFull|SCOPE_FSM_FIFO_RdValid|SCOPE_FSM_FIFO_RdEmpty|SCOPE_FSM_TrigSrc|SCOPE_FSM_FIFO_WrEn|USER_dbg_out|SCOPE_FSM_FIFO_rd_rst_busy|SCOPE_FSM_FIFO_wr_rst_busy|SCOPE_FSM_GPIO0_Out|SCOPE_FSM_GPIO1_In|LVDS_rx09_synced|LVDS_rx24_synced|decoder_rx09_ch00_center_pos|decoder_rx09_ch00_strength|decoder_rx09_ch00_noise|dds_tx09_inc|dds_tx09_ptt|mig_7series_0_ui_clk_sync_rst|mig_7series_0_mmcm_locked|rst_mig_7series_0_100M_peripheral_reset|TRX_rx_clkdiv_16MHz_in|TRX_rx24_32bits_CD100|TRX_rx09_32bits_CD100|TRX_rd_data_count_CD100|TRX_clk_trx_26MHz_vio|TRX_clk_trx_pll_25MHz_vio|TRX_tx_re|TRX_tx_im|TRX_data_count|TRX_TX_RF09_PULLDATA_FIFO_empty|TRX_decoder_rx09_ch00_squelch_lvl|TRX_tx_DDS0_gpio_inc|TRX_tx_DDS0_gpio_ampt|TRX_tx_DDS1_gpio_ampt|mig_7series_0_ui_addn_clk_0_200MHz|decoder_rx09_chXX_sql_open|decoder_rx09_chXX_active|decoder_rx09_ch01_noise|decoder_rx09_ch02_noise|decoder_rx09_ch03_noise|decoder_rx09_ch04_noise|decoder_rx09_ch05_noise|decoder_rx09_ch06_noise|decoder_rx09_ch07_noise|decoder_rx09_ch01_strength|decoder_rx09_ch02_strength|decoder_rx09_ch03_strength|decoder_rx09_ch04_strength|decoder_rx09_ch05_strength|decoder_rx09_ch06_strength|decoder_rx09_ch07_strength|decoder_rx09_ch01_center_pos|decoder_rx09_ch02_center_pos|decoder_rx09_ch03_center_pos|decoder_rx09_ch04_center_pos|decoder_rx09_ch05_center_pos|decoder_rx09_ch06_center_pos|decoder_rx09_ch07_center_pos|CLK0|DDR3_SDRAM|ETH0_MDIO_MDC|RMII_PHY_M_0|UART0|CLK2_mgt_clk0|qspi_flash|CLK3_sys_diff|BOARD_IIC|",
   "Reduced Jogs_ScaleFactor":"0.345465",
   "Reduced Jogs_TopLeft":"-365,-301",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port CLK0 -pg 1 -lvl 0 -x -410 -y 3850 -defaultsOSRD
preplace port DDR3_SDRAM -pg 1 -lvl 10 -x 17140 -y 7990 -defaultsOSRD
preplace port ETH0_MDIO_MDC -pg 1 -lvl 10 -x 17140 -y 4310 -defaultsOSRD
preplace port RMII_PHY_M_0 -pg 1 -lvl 10 -x 17140 -y 4280 -defaultsOSRD
preplace port UART0 -pg 1 -lvl 10 -x 17140 -y 7350 -defaultsOSRD
preplace port CLK2_mgt_clk0 -pg 1 -lvl 0 -x -410 -y 7930 -defaultsOSRD
preplace port qspi_flash -pg 1 -lvl 10 -x 17140 -y 6570 -defaultsOSRD
preplace port CLK3_sys_diff -pg 1 -lvl 0 -x -410 -y 8660 -defaultsOSRD
preplace port BOARD_IIC -pg 1 -lvl 10 -x 17140 -y 6140 -defaultsOSRD
preplace port TRX_CONFIG_SPI -pg 1 -lvl 10 -x 17140 -y 560 -defaultsOSRD
preplace port PLL_I2C_ext_scl_o -pg 1 -lvl 10 -x 17140 -y 6540 -defaultsOSRD
preplace port PLL_I2C_ext_sda -pg 1 -lvl 10 -x 17140 -y 7320 -defaultsOSRD
preplace port phy_rst_n -pg 1 -lvl 10 -x 17140 -y 6080 -defaultsOSRD
preplace port reset -pg 1 -lvl 0 -x -410 -y 8170 -defaultsOSRD
preplace port UART0EXT_RTSn -pg 1 -lvl 0 -x -410 -y 8630 -defaultsOSRD
preplace port UART0EXT_DTRn -pg 1 -lvl 0 -x -410 -y 8600 -defaultsOSRD
preplace port UART0_clk -pg 1 -lvl 10 -x 17140 -y 8050 -defaultsOSRD
preplace port DDR3_init_calib_complete -pg 1 -lvl 10 -x 17140 -y 8110 -defaultsOSRD
preplace port ETH0_LINK_LED_g -pg 1 -lvl 0 -x -410 -y 3710 -defaultsOSRD
preplace port microblaze_0_Clk_100MHz -pg 1 -lvl 10 -x 17140 -y 8470 -defaultsOSRD
preplace port rotenc_dec_cnt_up_dwn -pg 1 -lvl 0 -x -410 -y 8690 -defaultsOSRD
preplace port rotenc_dec_cnt_en -pg 1 -lvl 0 -x -410 -y 8720 -defaultsOSRD
preplace port BOARD_ROTENC_PUSH -pg 1 -lvl 0 -x -410 -y 8750 -defaultsOSRD
preplace port PLL_int -pg 1 -lvl 0 -x -410 -y 8230 -defaultsOSRD
preplace port TRX_int -pg 1 -lvl 0 -x -410 -y 8200 -defaultsOSRD
preplace port EUI48_FSM_run -pg 1 -lvl 0 -x -410 -y 3740 -defaultsOSRD
preplace port SCOPE_FSM_Timebase_CE -pg 1 -lvl 0 -x -410 -y 2090 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_Rst -pg 1 -lvl 0 -x -410 -y 2150 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_RdEn -pg 1 -lvl 0 -x -410 -y 2180 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_WrFull -pg 1 -lvl 10 -x 17140 -y 2260 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_RdValid -pg 1 -lvl 10 -x 17140 -y 2290 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_RdEmpty -pg 1 -lvl 10 -x 17140 -y 2350 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_WrEn -pg 1 -lvl 0 -x -410 -y 2210 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_rd_rst_busy -pg 1 -lvl 10 -x 17140 -y 2460 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_wr_rst_busy -pg 1 -lvl 10 -x 17140 -y 2430 -defaultsOSRD
preplace port LVDS_rx09_synced -pg 1 -lvl 0 -x -410 -y 9140 -defaultsOSRD
preplace port LVDS_rx24_synced -pg 1 -lvl 0 -x -410 -y 9170 -defaultsOSRD
preplace port dds_tx09_ptt -pg 1 -lvl 0 -x -410 -y 9110 -defaultsOSRD
preplace port mig_7series_0_ui_clk_sync_rst -pg 1 -lvl 10 -x 17140 -y 8080 -defaultsOSRD
preplace port mig_7series_0_mmcm_locked -pg 1 -lvl 10 -x 17140 -y 8140 -defaultsOSRD
preplace port TRX_rx_clkdiv_16MHz_in -pg 1 -lvl 0 -x -410 -y 7960 -defaultsOSRD
preplace port TRX_clk_trx_26MHz_vio -pg 1 -lvl 0 -x -410 -y 7990 -defaultsOSRD
preplace port TRX_clk_trx_pll_25MHz_vio -pg 1 -lvl 0 -x -410 -y 8020 -defaultsOSRD
preplace port TRX_TX_RF09_PULLDATA_FIFO_empty -pg 1 -lvl 0 -x -410 -y 8870 -defaultsOSRD
preplace port mig_7series_0_ui_addn_clk_0_200MHz -pg 1 -lvl 10 -x 17140 -y 8020 -defaultsOSRD
preplace portBus UART0EXT_CTSn -pg 1 -lvl 10 -x 17140 -y 7380 -defaultsOSRD
preplace portBus UART0EXT_DSRn -pg 1 -lvl 10 -x 17140 -y 7410 -defaultsOSRD
preplace portBus UART0EXT_DCDn -pg 1 -lvl 10 -x 17140 -y 7440 -defaultsOSRD
preplace portBus UART0EXT_RIn -pg 1 -lvl 10 -x 17140 -y 7470 -defaultsOSRD
preplace portBus UART0_rst_n -pg 1 -lvl 10 -x 17140 -y 7500 -defaultsOSRD
preplace portBus ETH0_DA_Y -pg 1 -lvl 10 -x 17140 -y 4520 -defaultsOSRD
preplace portBus ETH0_DA_G -pg 1 -lvl 10 -x 17140 -y 5040 -defaultsOSRD
preplace portBus LED_RGB_red -pg 1 -lvl 10 -x 17140 -y 3090 -defaultsOSRD
preplace portBus LED_RGB_green -pg 1 -lvl 10 -x 17140 -y 2860 -defaultsOSRD
preplace portBus LED_RGB_blue -pg 1 -lvl 10 -x 17140 -y 2720 -defaultsOSRD
preplace portBus LCD_BL -pg 1 -lvl 10 -x 17140 -y 3060 -defaultsOSRD
preplace portBus LCD_rstn -pg 1 -lvl 10 -x 17140 -y 2690 -defaultsOSRD
preplace portBus CLK1B_clk -pg 1 -lvl 0 -x -410 -y 7860 -defaultsOSRD
preplace portBus EUI48_FSM_start -pg 1 -lvl 10 -x 17140 -y 6110 -defaultsOSRD
preplace portBus EUI48_data -pg 1 -lvl 0 -x -410 -y 7890 -defaultsOSRD
preplace portBus SCOPE_FSM_TrigSrc -pg 1 -lvl 10 -x 17140 -y 2400 -defaultsOSRD
preplace portBus USER_dbg_out -pg 1 -lvl 10 -x 17140 -y 8370 -defaultsOSRD
preplace portBus SCOPE_FSM_GPIO0_Out -pg 1 -lvl 10 -x 17140 -y 2490 -defaultsOSRD
preplace portBus SCOPE_FSM_GPIO1_In -pg 1 -lvl 0 -x -410 -y 2240 -defaultsOSRD
preplace portBus decoder_rx09_ch00_center_pos -pg 1 -lvl 0 -x -410 -y 9350 -defaultsOSRD
preplace portBus decoder_rx09_ch00_strength -pg 1 -lvl 0 -x -410 -y 9320 -defaultsOSRD
preplace portBus decoder_rx09_ch00_noise -pg 1 -lvl 0 -x -410 -y 9290 -defaultsOSRD
preplace portBus dds_tx09_inc -pg 1 -lvl 0 -x -410 -y 9080 -defaultsOSRD
preplace portBus rst_mig_7series_0_100M_peripheral_reset -pg 1 -lvl 10 -x 17140 -y 8260 -defaultsOSRD
preplace portBus TRX_rx24_32bits_CD100 -pg 1 -lvl 0 -x -410 -y 8840 -defaultsOSRD
preplace portBus TRX_rx09_32bits_CD100 -pg 1 -lvl 0 -x -410 -y 8810 -defaultsOSRD
preplace portBus TRX_rd_data_count_CD100 -pg 1 -lvl 0 -x -410 -y 8780 -defaultsOSRD
preplace portBus TRX_tx_re -pg 1 -lvl 0 -x -410 -y 9020 -defaultsOSRD
preplace portBus TRX_tx_im -pg 1 -lvl 0 -x -410 -y 9050 -defaultsOSRD
preplace portBus TRX_data_count -pg 1 -lvl 0 -x -410 -y 8900 -defaultsOSRD
preplace portBus TRX_decoder_rx09_ch00_squelch_lvl -pg 1 -lvl 0 -x -410 -y 9260 -defaultsOSRD
preplace portBus TRX_tx_DDS0_gpio_inc -pg 1 -lvl 0 -x -410 -y 8930 -defaultsOSRD
preplace portBus TRX_tx_DDS0_gpio_ampt -pg 1 -lvl 0 -x -410 -y 8960 -defaultsOSRD
preplace portBus TRX_tx_DDS1_gpio_ampt -pg 1 -lvl 0 -x -410 -y 8990 -defaultsOSRD
preplace portBus decoder_rx09_chXX_sql_open -pg 1 -lvl 0 -x -410 -y 9200 -defaultsOSRD
preplace portBus decoder_rx09_chXX_active -pg 1 -lvl 0 -x -410 -y 9230 -defaultsOSRD
preplace portBus decoder_rx09_ch01_noise -pg 1 -lvl 0 -x -410 -y 9380 -defaultsOSRD
preplace portBus decoder_rx09_ch02_noise -pg 1 -lvl 0 -x -410 -y 9470 -defaultsOSRD
preplace portBus decoder_rx09_ch03_noise -pg 1 -lvl 0 -x -410 -y 9560 -defaultsOSRD
preplace portBus decoder_rx09_ch04_noise -pg 1 -lvl 0 -x -410 -y 9650 -defaultsOSRD
preplace portBus decoder_rx09_ch05_noise -pg 1 -lvl 0 -x -410 -y 9740 -defaultsOSRD
preplace portBus decoder_rx09_ch06_noise -pg 1 -lvl 0 -x -410 -y 9830 -defaultsOSRD
preplace portBus decoder_rx09_ch07_noise -pg 1 -lvl 0 -x -410 -y 9920 -defaultsOSRD
preplace portBus decoder_rx09_ch01_strength -pg 1 -lvl 0 -x -410 -y 9410 -defaultsOSRD
preplace portBus decoder_rx09_ch02_strength -pg 1 -lvl 0 -x -410 -y 9500 -defaultsOSRD
preplace portBus decoder_rx09_ch03_strength -pg 1 -lvl 0 -x -410 -y 9590 -defaultsOSRD
preplace portBus decoder_rx09_ch04_strength -pg 1 -lvl 0 -x -410 -y 9680 -defaultsOSRD
preplace portBus decoder_rx09_ch05_strength -pg 1 -lvl 0 -x -410 -y 9770 -defaultsOSRD
preplace portBus decoder_rx09_ch06_strength -pg 1 -lvl 0 -x -410 -y 9860 -defaultsOSRD
preplace portBus decoder_rx09_ch07_strength -pg 1 -lvl 0 -x -410 -y 9950 -defaultsOSRD
preplace portBus decoder_rx09_ch01_center_pos -pg 1 -lvl 0 -x -410 -y 9440 -defaultsOSRD
preplace portBus decoder_rx09_ch02_center_pos -pg 1 -lvl 0 -x -410 -y 9530 -defaultsOSRD
preplace portBus decoder_rx09_ch03_center_pos -pg 1 -lvl 0 -x -410 -y 9620 -defaultsOSRD
preplace portBus decoder_rx09_ch04_center_pos -pg 1 -lvl 0 -x -410 -y 9710 -defaultsOSRD
preplace portBus decoder_rx09_ch05_center_pos -pg 1 -lvl 0 -x -410 -y 9800 -defaultsOSRD
preplace portBus decoder_rx09_ch06_center_pos -pg 1 -lvl 0 -x -410 -y 9890 -defaultsOSRD
preplace portBus decoder_rx09_ch07_center_pos -pg 1 -lvl 0 -x -410 -y 9980 -defaultsOSRD
preplace portBus TRX_CONFIG_GPIO1_o -pg 1 -lvl 10 -x 17140 -y 530 -defaultsOSRD
preplace portBus TRX_CONFIG_GPIO2_i -pg 1 -lvl 0 -x -410 -y 400 -defaultsOSRD
preplace portBus TRX_TX_DDS_GPIO1_o -pg 1 -lvl 10 -x 17140 -y 610 -defaultsOSRD
preplace portBus TRX_TX_DDS_GPIO1_i -pg 1 -lvl 0 -x -410 -y 2120 -defaultsOSRD
preplace portBus TRX_TX_DDS_GPIO2_o -pg 1 -lvl 10 -x 17140 -y 2320 -defaultsOSRD
preplace portBus TRX_TX_DDSAMPL_GPIO1_o -pg 1 -lvl 10 -x 17140 -y 470 -defaultsOSRD
preplace portBus TRX_TX_DDSAMPL_GPIO2_o -pg 1 -lvl 10 -x 17140 -y 500 -defaultsOSRD
preplace portBus TRX_RX_PUSHDATA_GPIO1_i -pg 1 -lvl 0 -x -410 -y 370 -defaultsOSRD
preplace portBus TRX_RX_PUSHDATA_GPIO2_o -pg 1 -lvl 10 -x 17140 -y 440 -defaultsOSRD
preplace portBus TRX_LVDS_tx09_fifo_din -pg 1 -lvl 0 -x -410 -y 430 -defaultsOSRD
preplace inst labtools_fmeter_0 -pg 1 -lvl 8 -x 15890 -y 8650 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 4 -x 4023 -y 8220 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 6 -x 11535 -y 8140 -defaultsOSRD
preplace inst rst_mig_7series_0_100M -pg 1 -lvl 1 -x 210 -y 8700 -defaultsOSRD
preplace inst rst_mig_7series_0_50M -pg 1 -lvl 3 -x 2763 -y 8060 -defaultsOSRD
preplace inst vio_0 -pg 1 -lvl 9 -x 16920 -y 9180 -defaultsOSRD
preplace inst lt_fmeter_xlconcat_0 -pg 1 -lvl 7 -x 14788 -y 6746 -defaultsOSRD
preplace inst UART0 -pg 1 -lvl 6 -x 11535 -y 7130 -defaultsOSRD -resize 238 248
preplace inst PWM_lights -pg 1 -lvl 6 -x 11535 -y 2740 -defaultsOSRD
preplace inst ROTENC_decoder -pg 1 -lvl 5 -x 7159 -y 8950 -defaultsOSRD
preplace inst ETH0 -pg 1 -lvl 6 -x 11535 -y 3980 -defaultsOSRD
preplace inst INT_ctrl -pg 1 -lvl 2 -x 1240 -y 8200 -defaultsOSRD
preplace inst axi_BOARD_iic_0 -pg 1 -lvl 6 -x 11535 -y 6180 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 5 -x 7159 -y 8480 -defaultsOSRD
preplace inst axi_timer_0 -pg 1 -lvl 5 -x 7159 -y 7918 -defaultsOSRD
preplace inst BOARD_clk_wiz_0 -pg 1 -lvl 8 -x 15890 -y 8080 -defaultsOSRD
preplace inst mdm_USER2_0 -pg 1 -lvl 2 -x 1240 -y 3960 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 3 -x 2763 -y 8450 -defaultsOSRD
preplace inst microblaze_0_axi_periph -pg 1 -lvl 4 -x 4023 -y 4400 -defaultsOSRD
preplace inst mgt_clk0_CLK2_util_ds_buf_1 -pg 1 -lvl 4 -x 4023 -y 7970 -defaultsOSRD
preplace inst CLK0_util_ds_buf_0 -pg 1 -lvl 3 -x 2763 -y 3850 -defaultsOSRD
preplace inst CLK0_util_ds_buf_1 -pg 1 -lvl 4 -x 4023 -y 3840 -defaultsOSRD
preplace inst EUI48 -pg 1 -lvl 6 -x 11535 -y 5526 -defaultsOSRD
preplace inst CLK1B_CW_0 -pg 1 -lvl 5 -x 7159 -y 6684 -defaultsOSRD
preplace inst SCOPE -pg 1 -lvl 6 -x 11535 -y 768 -defaultsOSRD
preplace inst USER_dbg -pg 1 -lvl 9 -x 16920 -y 8330 -defaultsOSRD
preplace inst BOOT_PLL -pg 1 -lvl 5 -x 7159 -y 5328 -defaultsOSRD
preplace inst CFG -pg 1 -lvl 6 -x 11535 -y 6520 -defaultsOSRD
preplace inst CLOCK -pg 1 -lvl 5 -x 7159 -y 7370 -defaultsOSRD
preplace inst AXI_TRX -pg 1 -lvl 7 -x 14788 -y 418 -defaultsOSRD
preplace netloc ARESETN_1 1 1 4 470J 8466 1850J 8742 3270J 5778 4450
preplace netloc SC0712_0_reset_out 1 5 4 8330 6680 12090 7766 15470J 8440 16350J
preplace netloc lt_F1_mgt_ref 1 8 1 16290 8570n
preplace netloc lt_F0_MIG_50mhz 1 8 1 16330 8550n
preplace netloc labtools_fmeter_0_update 1 8 1 16050 8640n
preplace netloc lt_F3_CLK0 1 8 1 16270 8610n
preplace netloc lt_F2_CLK1B 1 8 1 16270 8590n
preplace netloc microblaze_0_Clk_100MHz 1 0 10 -310 8580 380 8456 1860 8732 3150 5196 4530 6884 7910 1126 12410 7816 15420 8490 16050J 8416 17110J
preplace netloc mig_7series_0_mmcm_locked 1 0 10 -330 7982 380J 7980 1900 8180 3140J 5216 4850J 6854 7680J 4558 12170 7496 15520J 8170 16130J 8140 NJ
preplace netloc mig_7series_0_ui_addn_clk_0_200MHz 1 5 5 8330 8270 11790 7326 15580J 8000 NJ 8000 17110J
preplace netloc mig_7series_0_ui_addn_clk_2_50MHz 1 2 5 1940 7860 3010 5186 4830J 6914 7700 4678 12110
preplace netloc mig_7series_0_ui_clk_sync_rst 1 0 10 -320 7992 390J 7990 1930 7960 3130J 5146 4870J 6864 7950 4528 12130 7476 15550 8150 16040J 8080 NJ
preplace netloc reset_1 1 0 5 -390J 7850 NJ 7850 NJ 7850 3020J 4946 4810
preplace netloc rst_mig_7series_0_100M_bus_struct_reset 1 1 3 620J 8876 1650J 9170 3640
preplace netloc rst_mig_7series_0_100M_mb_reset 1 1 2 420 8426 1890
preplace netloc rst_mig_7series_0_100M_peripheral_aresetn 1 1 6 400 7840 NJ 7840 3000 4936 4560 6574 7870 468 11820
preplace netloc rst_mig_7series_0_50M_peripheral_aresetn 1 3 3 3060 5206 4820J 6904 8040J
preplace netloc CLK2_125MHz_mgt_g_0 1 4 3 4200J 5478 7530J 3710 12680J
preplace netloc xlconcat_0_dout 1 7 1 15540 6746n
preplace netloc mig_7series_0_init_calib_complete 1 6 4 12370J 7486 15530J 8160 16050J 8110 NJ
preplace netloc UART0_clk_wiz_0_clk_out1 1 5 5 8320 4388 12550J 7336 15570J 8010 16030 8050 NJ
preplace netloc rst_mig_7series_0_100M_peripheral_reset 1 1 9 500J 8536 1810J 8812 3300J 5848 4390 7152 7810J 4858 12420J 7806 15430J 8480 16040J 8406 17120J
preplace netloc lt_F4_TRX_LVDS_divclk 1 8 1 16270 8630n
preplace netloc mig_7series_0_ui_addn_clk_1_100MHz 1 6 2 12520J 7426 15560
preplace netloc UART0_UART0EXT_CTSn 1 6 4 12230J 7256 15660J 7380 NJ 7380 NJ
preplace netloc UART0_UART0EXT_DSRn 1 6 4 12210J 7276 15630J 7410 NJ 7410 NJ
preplace netloc UART0_UART0EXT_DCDn 1 6 4 12200J 7266 15640J 7440 NJ 7440 NJ
preplace netloc UART0_UART0EXT_RIn 1 6 4 12180J 7286 15620J 7960 16030J 7470 NJ
preplace netloc UART0EXT_RTSn_1 1 0 6 -380J 8560 410J 8436 1880J 8712 3250J 5748 4720J 7182 7910J
preplace netloc UART0EXT_DTRn_1 1 0 6 -390J 8550 480J 8886 1640J 9180 3480J 6216 4520J 7598 8210J
preplace netloc UART0_UART0_rst_n 1 6 4 12140J 7296 15610J 7970 16040J 7500 NJ
preplace netloc PWM_lights_LCD_rstn 1 6 4 11880J 2016 15690J 2690 NJ 2690 NJ
preplace netloc PWM_lights_LED_RGB_blue 1 6 4 12110J 2046 15680J 2720 NJ 2720 NJ
preplace netloc PWM_lights_LED_RGB_green 1 6 4 12380J 2186 15670J 2860 NJ 2860 NJ
preplace netloc PWM_lights_LCD_BL 1 6 4 12390J 2386 15540J 3060 NJ 3060 NJ
preplace netloc PWM_lights_LED_RGB_red 1 6 4 12400J 2416 15530J 3090 NJ 3090 NJ
preplace netloc rotenc_dec_cnt_up_dwn_1 1 0 5 -360J 8570 440J 8486 1820J 8762 3290J 5798 4400J
preplace netloc rotenc_dec_cnt_en_1 1 0 5 -340J 8590 450J 8476 1830J 8752 3280J 5788 4410J
preplace netloc BOARD_ROTENC_PUSH_1 1 0 9 -370J 8540 490J 8846 1670J 9140 3450J 6176 4300 7578 8010J 5376 12290J 8326 15320J 9000 16120
preplace netloc ETH0_DA_G 1 6 4 12700J 4366 15530J 5040 NJ 5040 NJ
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 1 6 660 8446 1870J 8702 3240J 5738 4730J 7162 7850J 4938 11790
preplace netloc axi_timer_0_interrupt 1 1 5 500 8526 1840J 8722 3260J 5758 4710J 7192 7380
preplace netloc decoder_rx09_ch00_int_0 1 0 2 NJ 8200 380J
preplace netloc PLL_int_1 1 0 2 NJ 8230 390J
preplace netloc UART0_ip2intc_irpt 1 1 6 670 8506 1680J 8340 3190J 5376 4780J 7012 7750J 4718 11800
preplace netloc axi_BOARD_iic_0_iic2intc_irpt 1 1 6 680 8516 1810J 8350 3200J 5386 4770J 7022 7770J 4728 11770
preplace netloc ROTENC_decoder_ip2intc_irpt 1 1 5 650 8866 1660J 9160 3460J 6196 4540J 7588 7370
preplace netloc UART0_interrupt 1 1 6 710 8496 1660J 8330 3180J 5366 4790J 7002 7730J 4708 11860
preplace netloc ETH0_ip2intc_irpt 1 1 6 430 3750 NJ 3750 NJ 3750 NJ 3750 7490J 2176 11770
preplace netloc PWM_lights_ip2intc_irpt 1 1 6 690 7910 NJ 7910 3050J 4956 4930J 6814 7650J 4518 11830
preplace netloc CLK1B_50MHz_phy_clk_0 1 0 5 NJ 7860 420J 7870 NJ 7870 3030J 4926 4950J
preplace netloc ETH0_LINK_LED_g_0 1 0 6 -330J 3690 NJ 3690 NJ 3690 NJ 3690 NJ 3690 7900J
preplace netloc ROTENC_decoder_Q 1 5 4 8180 5386 12280J 8336 15310J 9010 16150J
preplace netloc CLK0_NA_0 1 3 1 3110J 3840n
preplace netloc CLK0_NA_g_0 1 4 3 4900 6874 7690J 4578 12580J
preplace netloc labtools_fmeter_0_F5 1 8 1 16220 8650n
preplace netloc labtools_fmeter_0_F6 1 8 1 16200 8670n
preplace netloc ETH0_s_mii_tx_clk 1 5 2 8300 3122 12650
preplace netloc ETH0_s_mii_rx_clk 1 5 2 8280 3112 12660
preplace netloc ETH0_DA_Y 1 6 4 12710J 3846 15680J 4520 NJ 4520 NJ
preplace netloc ETH0_LEDstatus_0 1 6 3 12670 6556 15710J 7230 16370J
preplace netloc ETH0_m_mii_txd_0 1 6 3 12640 6566 15700J 7240 16320J
preplace netloc ETH0_s_mii_rxd_0 1 6 3 12620 6576 15690J 7250 16310J
preplace netloc EUI48_EUI48_FSM_start 1 6 4 12430J 5436 15750J 6110 NJ 6110 NJ
preplace netloc EUI48_FSM_run_1 1 0 6 NJ 3740 400J 3760 NJ 3760 NJ 3760 NJ 3760 7890J
preplace netloc EUI48_data_1 1 0 9 NJ 7890 420J 7900 NJ 7900 3090J 5156 4860J 6894 7790 5326 12350J 8276 15370J 8950 16090J
preplace netloc mdm_USER2_0_Debug_SYS_Rst_0 1 2 4 1910 3770 NJ 3770 5040 6026 7580
preplace netloc CLK1B_clk_wiz_0_clk_out2_fmeter 1 5 2 7560 3700 12690J
preplace netloc dcm_locked_1 1 5 1 7590 3980n
preplace netloc ETH0_MIIstatus_0 1 6 3 12600 7246 15650J 7920 16280J
preplace netloc ETH0_s_mii_col 1 5 2 7980 1076 11810
preplace netloc ETH0_s_mii_crs 1 5 2 8180 1086 11800
preplace netloc ETH0_s_mii_rx_dv 1 5 2 8270 1096 11790
preplace netloc ETH0_s_mii_rxd_1 1 5 2 7960 1116 11780
preplace netloc ETH0_s_mii_rx_er 1 5 2 8290 1106 11820
preplace netloc ETH0_m_mii_tx_en 1 5 2 8320 1046 11860
preplace netloc ETH0_m_mii_txd_1 1 5 2 8310 1066 11850
preplace netloc ETH0_m_mii_tx_er 1 5 2 8330 1056 11870
preplace netloc SCOPE_FSM_Timebase_CE_1 1 0 6 -330J 2130 NJ 2130 NJ 2130 NJ 2130 4660J 2180 7440J
preplace netloc SCOPE_FSM_FIFO_Rst_1 1 0 6 NJ 2150 NJ 2150 NJ 2150 NJ 2150 4720J 2190 7450J
preplace netloc SCOPE_FSM_FIFO_RdEn_1 1 0 6 NJ 2180 NJ 2180 NJ 2180 NJ 2180 4560J 2200 7460J
preplace netloc SCOPE_SCOPE_FSM_FIFO_WrFull 1 6 4 12710J 1586 15760J 2260 NJ 2260 NJ
preplace netloc SCOPE_SCOPE_FSM_FIFO_RdValid 1 6 4 12690J 1616 15750J 2290 NJ 2290 NJ
preplace netloc SCOPE_SCOPE_FSM_FIFO_RdEmpty 1 6 4 12680J 1636 15740J 2310 NJ 2310 17110J
preplace netloc SCOPE_SCOPE_FSM_TrigSrc 1 6 4 12660J 1656 15730J 2330 NJ 2330 17100J
preplace netloc SCOPE_FSM_FIFO_WrEn_0 1 0 6 NJ 2210 NJ 2210 NJ 2210 NJ 2210 NJ 2210 7470J
preplace netloc USER_dbg_USER_dbg_out 1 9 1 17110J 8330n
preplace netloc CLK1B_CW_0_clk_out1_RMII 1 5 1 7570 3920n
preplace netloc CLK1B_CW_0_clk_out3_Scope 1 5 1 7510 628n
preplace netloc CLK1B_CW_0_psdone 1 5 4 7600 4358 12560J 7306 15600J 7980 16300J
preplace netloc SCOPE_SCOPE_FSM_FIFO_wr_rst_busy 1 6 4 12650J 1756 15720J 2430 NJ 2430 NJ
preplace netloc SCOPE_SCOPE_FSM_FIFO_rd_rst_busy 1 6 4 12640J 1786 15710J 2460 NJ 2460 NJ
preplace netloc SCOPE_SCOPE_FSM_GPIO0_Out 1 6 4 12470J 1806 15700J 2480 NJ 2480 17110J
preplace netloc SCOPE_FSM_GPIO1_In_1 1 0 6 NJ 2240 NJ 2240 NJ 2240 NJ 2240 NJ 2240 7480J
preplace netloc ETH0_phy_rst_n 1 6 4 12630J 5406 15760J 6080 NJ 6080 NJ
preplace netloc BOOT_PLL_peripheral_aresetn 1 1 5 710 4070 NJ 4070 3770 3740 NJ 3740 7370
preplace netloc cfgmclk_pll_50MHz 1 1 8 700 4080 NJ 4080 3020 3780 5030 5468 7550 3730 12470 7776 15460J 8450 16390J
preplace netloc gpio2_io_i_1 1 4 3 5090 6844 7670J 4548 11850
preplace netloc BOOT_PLL_gpio_io_o 1 5 1 7390 5318n
preplace netloc CFG_mon_GPIO1_O 1 6 3 12160 7756 15480J 8430 16360J
preplace netloc CFG_mon_GPIO1_I 1 6 3 12150 7746 15490J 8420 16030J
preplace netloc Net 1 6 4 12310J 6586 15680J 7260 16390J 7320 NJ
preplace netloc CFG_PLL_I2C_ext_scl_o 1 6 4 12250J 5866 15730J 6540 NJ 6540 NJ
preplace netloc CFG_eos 1 4 3 5100 5458 7520J 3720 11840
preplace netloc BOOT_PLL_interconnect_aresetn 1 5 1 7740 5358n
preplace netloc labtools_fmeter_0_F7 1 8 1 16190 8690n
preplace netloc labtools_fmeter_0_F8 1 8 1 16170 8710n
preplace netloc CFG_clkmclk_pll_65MHz_vio 1 6 1 12250 6620n
preplace netloc Status_LVDS_rx09_synced_1 1 0 9 NJ 9140 630J 8826 1670J 8310 3160J 5346 4760J 6982 7710J 4688 12510J 7636 15510J 8310 16180J
preplace netloc decoder_rx09_ch00_center_pos_1 1 0 9 NJ 9350 700J 9056 1580J 9350 3550J 6386 4460J 7708 8140J 5764 12030J 9006 15230J 9680 16160J
preplace netloc decoder_rx09_ch00_strength_1 1 0 9 NJ 9320 690J 9026 1590J 9320 3540J 6356 4470J 7678 8050J 5624 12190J 8996 15240J 9670 16130J
preplace netloc decoder_rx09_ch00_noise_1 1 0 9 NJ 9290 680J 8996 1600J 9290 3530J 6326 4480J 7648 8090J 5734 12060J 8720 15250J 9394 16100J
preplace netloc Status_LVDS_rx24_synced_1 1 0 9 NJ 9170 640J 8836 1690J 8320 3170J 5356 4800J 6992 7720J 4698 12490J 7646 15500J 8320 16160J
preplace netloc pulldata_dds_inc_1 1 0 9 NJ 9080 600J 8786 1700J 9080 3430J 6116 4580J 7538 8000J 5366 12300J 8316 15330J 8990 16050J
preplace netloc dds_tx09_ptt_1 1 0 9 NJ 9110 610J 8816 1680J 9110 3440J 6146 4570J 7528 7980J 5356 12320J 8306 15340J 8980 16060J
preplace netloc TRX_rx_clkdiv_16MHz_in_1 1 0 7 NJ 7960 NJ 7960 1910J 7930 3070J 4966 4920J 6824 7630J 4448 12610J
preplace netloc TRX_rx24_32bits_CD100_1 1 0 9 NJ 8840 460J 8566 1780J 8842 3330J 5878 4600J 7558 7960J 5278 12360J 8226 15380J 8900 16080J
preplace netloc TRX_rx09_32bits_CD100_1 1 0 9 NJ 8810 520J 8556 1790J 8832 3320J 5868 4650J 7518 7920J 5258 12380J 8206 15390J 8880 16060J
preplace netloc TRX_rd_data_count_CD100_1 1 0 9 -350J 8800 510J 8546 1800J 8822 3310J 5858 4690J 7508 7900J 5232 12400J 8180 15410J 8854 16050J
preplace netloc TRX_clk_trx_26MHz_vio_1 1 0 7 -370J 7950 NJ 7950 NJ 7950 3120J 5136 4910J 6794 7620J 4498 12590J
preplace netloc TRX_clk_trx_pll_25MHz_vio_1 1 0 7 -380J 7920 NJ 7920 NJ 7920 3080J 5126 4890J 6834 7660J 4538 12570J
preplace netloc TRX_tx_re_1 1 0 9 NJ 9020 580J 8726 1720J 9020 3410J 6056 4590J 7548 8030J 5426 12220J 8376 15270J 9050 16020J
preplace netloc TRX_tx_im_1 1 0 9 NJ 9050 590J 8756 1710J 9050 3420J 6086 4550J 7568 8020J 5406 12260J 8356 15290J 9030 16030J
preplace netloc TRX_data_count_1 1 0 9 NJ 8900 540J 8606 1760J 8900 3370J 5936 4630J 7498 7940J 5346 12330J 8296 15350J 8970 16090J
preplace netloc TRX_TX_RF09_PULLDATA_FIFO_empty_1 1 0 9 NJ 8870 530J 8576 1770J 8870 3340J 5906 4680J 7488 7930J 5336 12340J 8286 15360J 8960 16110J
preplace netloc TRX_decoder_rx09_ch00_squelch_lvl_1 1 0 9 NJ 9260 670J 8966 1610J 9260 3520J 6296 4500J 7618 8150J 5794 12020J 8700 15260J 9374 16070J
preplace netloc TRX_tx_DDS0_gpio_inc_1 1 0 9 NJ 8930 550J 8636 1750J 8930 3380J 5966 4700J 7202 7880J 5242 12390J 8190 15400J 8864 16100J
preplace netloc TRX_tx_DDS0_gpio_ampt_1 1 0 9 NJ 8960 560J 8666 1740J 8960 3390J 5996 4640J 7468 7990J 5416 12240J 8366 15280J 9040 16070J
preplace netloc TRX_tx_DDS1_gpio_ampt_1 1 0 9 NJ 8990 570J 8696 1730J 8990 3400J 6026 4610J 7478 7970J 5396 12270J 8346 15300J 9020 16080J
preplace netloc decoder_rx09_chXX_sql_open_1 1 0 9 NJ 9200 660J 8906 1620J 9200 3510J 6236 4620J 7142 7800J 4848 12440J 7796 15440J 8470 16130J
preplace netloc decoder_rx09_chXX_active_1 1 0 9 NJ 9230 650J 8896 1630J 9190 3500J 6226 4670J 7132 7780J 4838 12460J 7786 15450J 8460 16140J
preplace netloc decoder_rx09_ch01_noise_1 1 0 9 NJ 9380 710J 9086 1570J 9380 3560J 6416 4440J 7738 8060J 5644 12120J 9016 15220J 9690 16180J
preplace netloc decoder_rx09_ch02_noise_1 1 0 9 -320J 9450 770J 9156 1510J 9450 3620J 6486 4350J 7808 8120J 5674 12070J 9046 15190J 9720 16240J
preplace netloc decoder_rx09_ch03_noise_1 1 0 9 NJ 9560 800J 9266 1480J 9560 3660J 6596 4320J 8058 8200J 5744 11990J 9076 15160J 9750 16270J
preplace netloc decoder_rx09_ch04_noise_1 1 0 9 -330J 9430 750J 9136 1530J 9430 3600J 6466 4370J 7788 8130J 5714 12000J 9106 15130J 9780 16300J
preplace netloc decoder_rx09_ch05_noise_1 1 0 9 -320J 9900 850J 9606 1430J 9900 3710J 6936 4260J 8258 8250J 5804 11940J 9136 15100J 9810 16320J
preplace netloc decoder_rx09_ch06_noise_1 1 0 9 -370J 9930 880J 9636 1400J 9930 3740J 6966 4230J 8288 8280J 5834 11900J 9256 15040J 9930 16350J
preplace netloc decoder_rx09_ch07_noise_1 1 0 9 -390J 9940 890J 9646 1390J 9940 3750J 6976 4220J 8298 8290J 5844 11880J 9266 15030J 9940 16380J
preplace netloc decoder_rx09_ch01_strength_1 1 0 9 NJ 9410 730J 9116 1550J 9410 3580J 6446 4420J 7768 8080J 5654 12080J 9026 15210J 9700 16220J
preplace netloc decoder_rx09_ch02_strength_1 1 0 9 NJ 9500 780J 9206 1500J 9500 3630J 6536 4340J 8038 8160J 5684 12040J 9056 15180J 9730 16250J
preplace netloc decoder_rx09_ch03_strength_1 1 0 9 NJ 9590 810J 9296 1470J 9590 3670J 6626 4290J 8068 8230J 5774 11960J 9086 15150J 9760 16280J
preplace netloc decoder_rx09_ch04_strength_1 1 0 9 -310J 9440 760J 9146 1520J 9440 3610J 6476 4360J 7798 8170J 5724 11970J 9116 15120J 9790 16310J
preplace netloc decoder_rx09_ch05_strength_1 1 0 9 -340J 9920 870J 9626 1410J 9920 3730J 6956 4240J 8278 8270J 5824 11920J 9146 15090J 9820 16030J
preplace netloc decoder_rx09_ch06_strength_1 1 0 9 NJ 9860 840J 9566 1440J 9860 3700J 6896 4270J 8218 8240J 5784 11930J 9166 15070J 9840 16340J
preplace netloc decoder_rx09_ch07_strength_1 1 0 9 NJ 9950 900J 9656 1380J 9950 3760J 6986 4210J 8308 8300J 5854 11870J 9276 15020J 9950 16390J
preplace netloc decoder_rx09_ch01_center_pos_1 1 0 9 -380J 9420 740J 9126 1540J 9420 3590J 6456 4380J 7778 8070J 5634 12100J 9036 15200J 9710 16230J
preplace netloc decoder_rx09_ch02_center_pos_1 1 0 9 NJ 9530 790J 9236 1490J 9530 3650J 6566 4330J 8028 8110J 5664 12050J 9066 15170J 9740 16260J
preplace netloc decoder_rx09_ch03_center_pos_1 1 0 9 NJ 9620 820J 9326 1460J 9620 3680J 6656 4310J 8048 8190J 5694 12010J 9096 15140J 9770 16290J
preplace netloc decoder_rx09_ch04_center_pos_1 1 0 9 -350J 9400 720J 9106 1560J 9400 3570J 6436 4430J 7758 8100J 5704 11980J 9126 15110J 9800 16020J
preplace netloc decoder_rx09_ch05_center_pos_1 1 0 9 NJ 9800 830J 9506 1450J 9800 3690J 6836 4280J 8158 8220J 5754 11950J 9156 15080J 9830 16330J
preplace netloc decoder_rx09_ch06_center_pos_1 1 0 9 -360J 9910 860J 9616 1420J 9910 3720J 6946 4250J 8268 8260J 5814 11910J 9236 15050J 9910 16360J
preplace netloc decoder_rx09_ch07_center_pos_1 1 0 9 -350J 9960 910J 9666 1370J 9960 3770J 6996 4190J 8318 8310J 5864 11890J 9180 15060J 9854 16370J
preplace netloc labtools_fmeter_0_F9 1 8 1 16040 8730n
preplace netloc In10_1 1 1 7 700 7890 NJ 7890 3100J 5166 4880J 6804 7640 4508 12530 7456 15520
preplace netloc AXI_TRX_TRX_CONFIG_GPIO1_o 1 7 3 15750J 530 NJ 530 NJ
preplace netloc TRX_CONFIG_GPIO2_i_1 1 0 7 NJ 400 NJ 400 NJ 400 NJ 400 N 400 N 400 11850
preplace netloc AXI_TRX_TRX_TX_DDS_GPIO1_o 1 7 3 15740J 610 NJ 610 NJ
preplace netloc TRX_TX_DDS_GPIO1_i_1 1 0 7 NJ 2120 NJ 2120 NJ 2120 NJ 2120 N 2120 7380 448 11790
preplace netloc AXI_TRX_TRX_TX_DDS_GPIO2_o 1 7 3 15720J 760 NJ 760 17120J
preplace netloc AXI_TRX_TRX_TX_DDSAMPL_GPIO1_o 1 7 3 15670J 470 NJ 470 NJ
preplace netloc AXI_TRX_TRX_TX_DDSAMPL_GPIO2_o 1 7 3 15730J 500 NJ 500 NJ
preplace netloc In11_1 1 1 7 510 7880 NJ 7880 3040J 5116 4940J 6784 7610 4488 12540 7436 15510
preplace netloc TRX_RX_PUSHDATA_GPIO1_i_1 1 0 7 NJ 370 NJ 370 NJ 370 NJ 370 NJ 370 NJ 370 11810
preplace netloc AXI_TRX_TRX_RX_PUSHDATA_GPIO2_o 1 7 3 15710 440 NJ 440 NJ
preplace netloc TRX_LVDS_tx09_fifo_din_1 1 0 9 -330J 270 NJ 270 NJ 270 NJ 270 NJ 270 NJ 270 11780J 268 15520J 270 16210
preplace netloc microblaze_0_M_AXI_DC 1 3 2 3210J 5506 4510
preplace netloc mig_7series_0_DDR3 1 6 4 12500J 7316 15590J 7990 NJ 7990 NJ
preplace netloc mdm_USER2_0_MBDEBUG_0 1 2 3 1900 3720 NJ 3720 5070J
preplace netloc CLK3_50MHz_mig_diff_0 1 0 6 -350J 8600 430J 8416 1900J 8692 3230J 5728 4740J 7172 7420J
preplace netloc microblaze_0_M_AXI_IC 1 3 2 3220J 5526 4490
preplace netloc microblaze_0_dlmb_1 1 3 1 3470 8180n
preplace netloc microblaze_0_axi_periph_M06_AXI 1 4 2 5020 5178 7830J
preplace netloc microblaze_0_axi_periph_M05_AXI 1 4 2 5050 4836 7540J
preplace netloc axi_interconnect_0_M00_AXI 1 5 1 8320 8100n
preplace netloc microblaze_0_axi_periph_M17_AXI 1 4 1 4840 4540n
preplace netloc microblaze_0_axi_periph_M08_AXI 1 4 2 5010 4826 7500J
preplace netloc microblaze_0_axi_periph_M09_AXI 1 4 1 4660 4380n
preplace netloc microblaze_0_axi_periph_M02_AXI 1 4 2 5100J 4332 7840
preplace netloc ETH0_ETH0_MDIO_MDC 1 6 4 12460J 3636 15710J 4310 NJ 4310 NJ
preplace netloc BOOT_PLL_IIC 1 5 1 7820 5298n
preplace netloc microblaze_0_axi_periph_M00_AXI 1 1 4 500 3730 NJ 3730 NJ 3730 4560
preplace netloc microblaze_0_ilmb_1 1 3 1 3490 8200n
preplace netloc microblaze_0_axi_periph_M10_AXI 1 4 2 4990 6036 7760J
preplace netloc microblaze_0_axi_periph_M14_AXI 1 4 1 4970 4480n
preplace netloc axi_quad_spi_0_SPI_0 1 6 4 12480J 5896 15720J 6570 NJ 6570 NJ
preplace netloc microblaze_0_axi_periph_M01_AXI 1 4 1 4750 4220n
preplace netloc microblaze_0_axi_periph_M18_AXI 1 4 1 4980 4560n
preplace netloc CLK0_NA_diff_0 1 0 3 NJ 3850 NJ 3850 NJ
preplace netloc axi_iic_1_IIC 1 6 4 12450J 5466 15740J 6140 NJ 6140 NJ
preplace netloc microblaze_0_axi_periph_M19_AXI 1 4 3 4730 2150 7410 488 11780
preplace netloc mdm_USER2_0_BOOT_M_AXI 1 2 3 1890 3710 NJ 3710 5080J
preplace netloc microblaze_0_axi_dp 1 3 1 3110 3940n
preplace netloc ETH0_RMII_PHY_M_0 1 6 4 11880J 3606 15740J 4280 NJ 4280 NJ
preplace netloc INT_ctrl_interrupt 1 2 1 1910 8200n
preplace netloc UART0_UART0 1 6 4 12480J 6596 15670J 7270 16380J 7350 NJ
preplace netloc mdm_USER2_0_BOOT_LMB_0 1 2 3 1690 3700 NJ 3700 5090J
preplace netloc microblaze_0_axi_periph_M11_AXI 1 4 3 4670 360 N 360 11780
preplace netloc mdm_USER2_0_microblaze_LMB_1 1 2 2 NJ 3950 3360
preplace netloc microblaze_0_axi_periph_M20_AXI 1 4 3 4710 440 7370 438 11860
preplace netloc microblaze_0_axi_periph_M15_AXI 1 4 2 4740J 2160 7420
preplace netloc microblaze_0_axi_periph_M04_AXI 1 4 2 4700 2170 7430J
preplace netloc mdm_USER2_0_MBDEBUG_1 1 2 1 1920 3990n
preplace netloc microblaze_0_axi_periph_M03_AXI 1 4 2 5060J 4582 7380
preplace netloc AXI_TRX_TRX_CONFIG_SPI 1 7 3 15760J 380 NJ 380 17120J
preplace netloc CLK2_125MHz_mgt_diff_0 1 0 4 NJ 7930 NJ 7930 1890J 7940 3350J
preplace netloc microblaze_0_axi_periph_M16_AXI 1 4 1 4960 4520n
preplace netloc microblaze_0_axi_periph_M13_AXI 1 4 3 4690 2140 7400 478 11870
preplace netloc microblaze_0_axi_periph_M07_AXI 1 4 2 5000 5188 7860J
preplace netloc microblaze_0_axi_periph_M12_AXI 1 4 3 4680 2130 7390 458 11800
levelinfo -pg 1 -410 210 1240 2763 4023 7159 11535 14788 15890 16920 17140
pagesize -pg 1 -db -bbox -sgen -740 -130 17510 14880
"
}
0
