 
****************************************
Report : qor
Design : fft_top
Version: I-2013.12-SP3
Date   : Wed Jan  9 21:46:33 2019
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              52.00
  Critical Path Length:          9.75
  Critical Path Slack:           0.03
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:         68
  Leaf Cell Count:              20151
  Buf/Inv Cell Count:            3851
  Buf Cell Count:                 956
  Inv Cell Count:                2895
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     16018
  Sequential Cell Count:         4133
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    42665.040250
  Noncombinational Area: 37234.439964
  Buf/Inv Area:           4503.600179
  Total Buffer Area:          1376.64
  Total Inverter Area:        3126.96
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             79899.480214
  Design Area:           79899.480214


  Design Rules
  -----------------------------------
  Total Number of Nets:         20985
  Nets With Violations:           329
  Max Trans Violations:             0
  Max Cap Violations:             329
  -----------------------------------


  Hostname: dellr900e

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   22.88
  Logic Optimization:                 17.04
  Mapping Optimization:              235.52
  -----------------------------------------
  Overall Compile Time:              355.94
  Overall Compile Wall Clock Time:   371.55

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
