Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot arm_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.arm_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "arm_tb_time_synth.sdf", for root module "arm_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "arm_tb_time_synth.sdf", for root module "arm_tb/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package std.env
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.flopenr
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.flopenr_0
Compiling module xil_defaultlib.condlogic
Compiling module xil_defaultlib.controller
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM64X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM64X1S_HD44
Compiling module xil_defaultlib.RAM64X1S_HD45
Compiling module xil_defaultlib.RAM64X1S_HD46
Compiling module xil_defaultlib.RAM64X1S_HD47
Compiling module xil_defaultlib.RAM64X1S_HD48
Compiling module xil_defaultlib.RAM64X1S_HD49
Compiling module xil_defaultlib.RAM64X1S_HD50
Compiling module xil_defaultlib.RAM64X1S_HD51
Compiling module xil_defaultlib.RAM64X1S_HD52
Compiling module xil_defaultlib.RAM64X1S_HD53
Compiling module xil_defaultlib.RAM64X1S_HD54
Compiling module xil_defaultlib.RAM64X1S_HD55
Compiling module xil_defaultlib.RAM64X1S_HD56
Compiling module xil_defaultlib.RAM64X1S_HD57
Compiling module xil_defaultlib.RAM64X1S_HD58
Compiling module xil_defaultlib.RAM64X1S_HD59
Compiling module xil_defaultlib.RAM64X1S_HD60
Compiling module xil_defaultlib.RAM64X1S_HD61
Compiling module xil_defaultlib.RAM64X1S_HD62
Compiling module xil_defaultlib.RAM64X1S_HD63
Compiling module xil_defaultlib.RAM64X1S_HD64
Compiling module xil_defaultlib.RAM64X1S_HD65
Compiling module xil_defaultlib.RAM64X1S_HD66
Compiling module xil_defaultlib.RAM64X1S_HD67
Compiling module xil_defaultlib.RAM64X1S_HD68
Compiling module xil_defaultlib.RAM64X1S_HD69
Compiling module xil_defaultlib.RAM64X1S_HD70
Compiling module xil_defaultlib.RAM64X1S_HD71
Compiling module xil_defaultlib.RAM64X1S_HD72
Compiling module xil_defaultlib.RAM64X1S_HD73
Compiling module xil_defaultlib.RAM64X1S_HD74
Compiling module xil_defaultlib.dmem
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.alu
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.adder
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.flopr
Compiling module simprims_ver.RAMD32
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32M_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32M_HD75
Compiling module xil_defaultlib.RAM32M_HD76
Compiling module xil_defaultlib.RAM32M_HD77
Compiling module xil_defaultlib.RAM32X1D_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32X1D_HD78
Compiling module xil_defaultlib.RAM32M_HD79
Compiling module xil_defaultlib.RAM32M_HD80
Compiling module xil_defaultlib.RAM32M_HD81
Compiling module xil_defaultlib.RAM32M_HD82
Compiling module xil_defaultlib.RAM32M_HD83
Compiling module xil_defaultlib.RAM32X1D_HD84
Compiling module xil_defaultlib.RAM32X1D_HD85
Compiling module xil_defaultlib.RAM32M_HD86
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.arm
Compiling architecture behavioral of entity xil_defaultlib.arm_tb
Built simulation snapshot arm_tb_time_synth
