

================================================================
== Vivado HLS Report for 'StreamingConvolution_4'
================================================================
* Date:           Tue Jul  7 16:27:38 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CIFAR10
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     6.981|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  196|  196|  196|  196|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  194|  194|         5|          2|          1|    96|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    826|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|     42|
|Memory           |        0|      -|    2048|     80|
|Multiplexer      |        -|      -|       -|    312|
|Register         |        -|      -|    1732|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|    3780|   1260|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       3|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------------+---------+-------+---+----+
    |             Instance            |           Module           | BRAM_18K| DSP48E| FF| LUT|
    +---------------------------------+----------------------------+---------+-------+---+----+
    |BlackBoxJam_mux_42_128_1_1_U532  |BlackBoxJam_mux_42_128_1_1  |        0|      0|  0|  21|
    |BlackBoxJam_mux_42_128_1_1_U533  |BlackBoxJam_mux_42_128_1_1  |        0|      0|  0|  21|
    +---------------------------------+----------------------------+---------+-------+---+----+
    |Total                            |                            |        0|      0|  0|  42|
    +---------------------------------+----------------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +------------------+---------------------------------------+---------+-----+----+------+-----+------+-------------+
    |      Memory      |                 Module                | BRAM_18K|  FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------+---------------------------------------+---------+-----+----+------+-----+------+-------------+
    |inputBuf_0_0_V_U  |StreamingConvolution_4_inputBuf_0_0_V  |        0|  256|  10|     5|  128|     1|          640|
    |inputBuf_0_1_V_U  |StreamingConvolution_4_inputBuf_0_0_V  |        0|  256|  10|     5|  128|     1|          640|
    |inputBuf_1_0_V_U  |StreamingConvolution_4_inputBuf_0_0_V  |        0|  256|  10|     5|  128|     1|          640|
    |inputBuf_1_1_V_U  |StreamingConvolution_4_inputBuf_0_0_V  |        0|  256|  10|     5|  128|     1|          640|
    |inputBuf_2_0_V_U  |StreamingConvolution_4_inputBuf_0_0_V  |        0|  256|  10|     5|  128|     1|          640|
    |inputBuf_2_1_V_U  |StreamingConvolution_4_inputBuf_0_0_V  |        0|  256|  10|     5|  128|     1|          640|
    |inputBuf_3_0_V_U  |StreamingConvolution_4_inputBuf_0_0_V  |        0|  256|  10|     5|  128|     1|          640|
    |inputBuf_3_1_V_U  |StreamingConvolution_4_inputBuf_0_0_V  |        0|  256|  10|     5|  128|     1|          640|
    +------------------+---------------------------------------+---------+-----+----+------+-----+------+-------------+
    |Total             |                                       |        0| 2048|  80|    40| 1024|     8|         5120|
    +------------------+---------------------------------------+---------+-----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |counter_internal_blo_4_fu_685_p2   |     +    |      0|  0|  39|          32|           1|
    |current_line_in_bloc_fu_582_p2     |     +    |      0|  0|  39|          32|          32|
    |grp_fu_436_p2                      |     +    |      0|  0|  39|          32|           1|
    |grp_fu_445_p2                      |     +    |      0|  0|  39|          32|           1|
    |grp_fu_451_p2                      |     +    |      0|  0|  39|          32|           1|
    |i_s_fu_542_p2                      |     +    |      0|  0|  15|           7|           1|
    |inp_5_fu_738_p2                    |     +    |      0|  0|  39|          32|           1|
    |k_x_8_fu_588_p2                    |     +    |      0|  0|  39|           1|          32|
    |k_y_8_fu_576_p2                    |     +    |      0|  0|  39|           1|          32|
    |ofm_x_8_fu_619_p2                  |     +    |      0|  0|  39|          32|           1|
    |ofm_y_8_fu_639_p2                  |     +    |      0|  0|  39|          32|           1|
    |tmp1_fu_753_p2                     |     +    |      0|  0|   5|           1|           2|
    |tmp_160_fu_759_p2                  |     +    |      0|  0|   5|           2|           2|
    |ap_block_state5_pp0_stage1_iter1   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter2   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_550                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_561                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_572                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_583                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_595                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_606                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_616                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_626                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_81                    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_96                    |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter0_stage1  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter1_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state5_pp0_iter1_stage1  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op101_load_state3     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op111_read_state3     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op129_read_state3     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op148_load_state4     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op169_read_state4     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op198_store_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op199_store_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op200_store_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op201_store_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op207_write_state5    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op220_store_state5    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op222_store_state5    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op224_store_state5    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op226_store_state5    |    and   |      0|  0|   2|           1|           1|
    |or_cond_fu_676_p2                  |    and   |      0|  0|   2|           1|           1|
    |grp_fu_486_p2                      |   icmp   |      0|  0|  18|          32|           3|
    |grp_fu_497_p2                      |   icmp   |      0|  0|  18|          32|           3|
    |icmp_fu_664_p2                     |   icmp   |      0|  0|  18|          30|           1|
    |tmp_159_fu_557_p2                  |   icmp   |      0|  0|  18|          32|           5|
    |tmp_162_fu_594_p2                  |   icmp   |      0|  0|  18|          32|           2|
    |tmp_164_fu_605_p2                  |   icmp   |      0|  0|  18|          32|           2|
    |tmp_166_fu_625_p2                  |   icmp   |      0|  0|  18|          32|           2|
    |tmp_167_fu_645_p2                  |   icmp   |      0|  0|  18|          32|           2|
    |tmp_168_fu_670_p2                  |   icmp   |      0|  0|  18|          32|           3|
    |tmp_175_fu_721_p2                  |   icmp   |      0|  0|  18|          32|           5|
    |tmp_fu_536_p2                      |   icmp   |      0|  0|  11|           7|           7|
    |tmp_s_fu_548_p2                    |   icmp   |      0|  0|  18|          32|           4|
    |ap_block_pp0                       |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1   |    or    |      0|  0|   2|           1|           1|
    |grp_fu_503_p3                      |  select  |      0|  0|  32|           1|           1|
    |p_inp_1_fu_698_p3                  |  select  |      0|  0|  32|           1|           1|
    |p_ofm_y_8_fu_705_p3                |  select  |      0|  0|  32|           1|           1|
    |p_s_fu_726_p3                      |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 826|         666|         189|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  27|          5|    1|          5|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_395_p4    |   9|          2|    7|         14|
    |counter_internal_blo_fu_110   |   9|          2|   32|         64|
    |current_block_write_1_fu_102  |   9|          2|   32|         64|
    |current_line_1_fu_106         |   9|          2|   32|         64|
    |i_reg_391                     |   9|          2|    7|         14|
    |in_V_V_blk_n                  |   9|          2|    1|          2|
    |inp_1_fu_90                   |  15|          3|   32|         96|
    |inputBuf_0_0_V_address1       |  15|          3|    3|          9|
    |inputBuf_0_1_V_address1       |  15|          3|    3|          9|
    |inputBuf_1_0_V_address1       |  15|          3|    3|          9|
    |inputBuf_1_1_V_address1       |  15|          3|    3|          9|
    |inputBuf_2_0_V_address1       |  15|          3|    3|          9|
    |inputBuf_2_1_V_address1       |  15|          3|    3|          9|
    |inputBuf_3_0_V_address1       |  15|          3|    3|          9|
    |inputBuf_3_1_V_address1       |  15|          3|    3|          9|
    |k_x_1_fu_94                   |   9|          2|   32|         64|
    |k_y_1_fu_86                   |   9|          2|   32|         64|
    |ofm_x_1_fu_82                 |   9|          2|   32|         64|
    |ofm_y_1_fu_78                 |   9|          2|   32|         64|
    |out_V_V_blk_n                 |   9|          2|    1|          2|
    |out_V_V_din                   |  15|          3|  128|        384|
    |read_block_1_fu_98            |   9|          2|   32|         64|
    |real_start                    |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 312|         65|  460|       1107|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+-----+----+-----+-----------+
    |              Name              |  FF | LUT| Bits| Const Bits|
    +--------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                       |    4|   0|    4|          0|
    |ap_done_reg                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |    1|   0|    1|          0|
    |counter_internal_blo_4_reg_941  |   32|   0|   32|          0|
    |counter_internal_blo_fu_110     |   32|   0|   32|          0|
    |current_block_write_1_fu_102    |   32|   0|   32|          0|
    |current_line_1_fu_106           |   32|   0|   32|          0|
    |current_line_in_bloc_reg_909    |   32|   0|   32|          0|
    |i_reg_391                       |    7|   0|    7|          0|
    |i_s_reg_891                     |    7|   0|    7|          0|
    |inp_1_fu_90                     |   32|   0|   32|          0|
    |inputBuf_0_0_V_loa_reg_989      |  128|   0|  128|          0|
    |inputBuf_0_1_V_add_4_reg_1033   |    3|   0|    3|          0|
    |inputBuf_0_1_V_add_reg_1057     |    3|   0|    3|          0|
    |inputBuf_0_1_V_loa_reg_1077     |  128|   0|  128|          0|
    |inputBuf_1_0_V_loa_reg_994      |  128|   0|  128|          0|
    |inputBuf_1_1_V_add_4_reg_1038   |    3|   0|    3|          0|
    |inputBuf_1_1_V_add_reg_1062     |    3|   0|    3|          0|
    |inputBuf_1_1_V_loa_reg_1082     |  128|   0|  128|          0|
    |inputBuf_2_0_V_loa_reg_999      |  128|   0|  128|          0|
    |inputBuf_2_1_V_add_4_reg_1043   |    3|   0|    3|          0|
    |inputBuf_2_1_V_add_reg_1067     |    3|   0|    3|          0|
    |inputBuf_2_1_V_loa_reg_1087     |  128|   0|  128|          0|
    |inputBuf_3_0_V_loa_reg_1004     |  128|   0|  128|          0|
    |inputBuf_3_1_V_add_4_reg_1048   |    3|   0|    3|          0|
    |inputBuf_3_1_V_add_reg_1072     |    3|   0|    3|          0|
    |inputBuf_3_1_V_loa_reg_1092     |  128|   0|  128|          0|
    |k_x_1_fu_94                     |   32|   0|   32|          0|
    |k_y_1_fu_86                     |   32|   0|   32|          0|
    |ofm_x_1_fu_82                   |   32|   0|   32|          0|
    |ofm_y_1_fu_78                   |   32|   0|   32|          0|
    |ofm_y_8_reg_926                 |   32|   0|   32|          0|
    |or_cond_reg_937                 |    1|   0|    1|          0|
    |or_cond_reg_937_pp0_iter1_reg   |    1|   0|    1|          0|
    |read_block_1_fu_98              |   32|   0|   32|          0|
    |reg_462                         |   32|   0|   32|          0|
    |reg_466                         |   32|   0|   32|          0|
    |reg_470                         |  128|   0|  128|          0|
    |reg_482                         |   32|   0|   32|          0|
    |start_once_reg                  |    1|   0|    1|          0|
    |tmp_1361_reg_1053               |    2|   0|    2|          0|
    |tmp_1362_reg_904                |    2|   0|    2|          0|
    |tmp_1365_reg_1029               |    2|   0|    2|          0|
    |tmp_159_reg_900                 |    1|   0|    1|          0|
    |tmp_159_reg_900_pp0_iter1_reg   |    1|   0|    1|          0|
    |tmp_160_reg_983                 |    2|   0|    2|          0|
    |tmp_161_reg_947                 |   32|   0|   64|         32|
    |tmp_162_reg_914                 |    1|   0|    1|          0|
    |tmp_163_reg_979                 |    1|   0|    1|          0|
    |tmp_164_reg_918                 |    1|   0|    1|          0|
    |tmp_166_reg_922                 |    1|   0|    1|          0|
    |tmp_167_reg_931                 |    1|   0|    1|          0|
    |tmp_172_reg_975                 |    1|   0|    1|          0|
    |tmp_reg_887                     |    1|   0|    1|          0|
    |tmp_s_reg_896                   |    1|   0|    1|          0|
    |tmp_s_reg_896_pp0_iter1_reg     |    1|   0|    1|          0|
    +--------------------------------+-----+----+-----+-----------+
    |Total                           | 1732|   0| 1764|         32|
    +--------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------+-----+-----+------------+------------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | StreamingConvolution.4 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | StreamingConvolution.4 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | StreamingConvolution.4 | return value |
|start_full_n    |  in |    1| ap_ctrl_hs | StreamingConvolution.4 | return value |
|ap_done         | out |    1| ap_ctrl_hs | StreamingConvolution.4 | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | StreamingConvolution.4 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | StreamingConvolution.4 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | StreamingConvolution.4 | return value |
|start_out       | out |    1| ap_ctrl_hs | StreamingConvolution.4 | return value |
|start_write     | out |    1| ap_ctrl_hs | StreamingConvolution.4 | return value |
|in_V_V_dout     |  in |  128|   ap_fifo  |         in_V_V         |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |         in_V_V         |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |         in_V_V         |    pointer   |
|out_V_V_din     | out |  128|   ap_fifo  |         out_V_V        |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |         out_V_V        |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |         out_V_V        |    pointer   |
+----------------+-----+-----+------------+------------------------+--------------+

