-- Copyright (C) 2017  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions
-- and other software and tools, and its AMPP partner logic
-- functions, and any output files from any of the foregoing
-- (including device programming or simulation files), and any
-- associated documentation or information are expressly subject
-- to the terms and conditions of the Intel Program License
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

WIDTH=8;
DEPTH=256;
ADDRESS_RADIX=DEC;
DATA_RADIX=HEX;

CONTENT BEGIN
--endereco : dado;
    0    :   32x"00";
    1    :   32x"00"; -- Sub t0, t0 (21), t2 - 10 (0B) = 10 [21 - 11]
    2    :   32x"00";-- Add t0, t0 (10), t3 - 11 (0C) = 22 [10+12]
    3    :   32x"00"; -- Sub t0, t0 (22), t4 - 12 (0D) = 9 [22-13]
    4    :   32x"00";
    5    :   32x"00";
    6    :   32x"00";
    7    :   32x"00";
END;