#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x26c3130 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x270efd0 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x26c1460 .functor NOT 1, L_0x27395d0, C4<0>, C4<0>, C4<0>;
L_0x26dab70 .functor XOR 8, L_0x2739160, L_0x2739320, C4<00000000>, C4<00000000>;
L_0x27103f0 .functor XOR 8, L_0x26dab70, L_0x2739460, C4<00000000>, C4<00000000>;
v0x2736d70_0 .net *"_ivl_10", 7 0, L_0x2739460;  1 drivers
v0x2736e70_0 .net *"_ivl_12", 7 0, L_0x27103f0;  1 drivers
v0x2736f50_0 .net *"_ivl_2", 7 0, L_0x27390c0;  1 drivers
v0x2737010_0 .net *"_ivl_4", 7 0, L_0x2739160;  1 drivers
v0x27370f0_0 .net *"_ivl_6", 7 0, L_0x2739320;  1 drivers
v0x2737220_0 .net *"_ivl_8", 7 0, L_0x26dab70;  1 drivers
v0x2737300_0 .net "areset", 0 0, L_0x26c1870;  1 drivers
v0x27373a0_0 .var "clk", 0 0;
v0x2737440_0 .net "predict_history_dut", 6 0, v0x2736150_0;  1 drivers
v0x2737590_0 .net "predict_history_ref", 6 0, L_0x2738f30;  1 drivers
v0x2737630_0 .net "predict_pc", 6 0, L_0x27381c0;  1 drivers
v0x27376d0_0 .net "predict_taken_dut", 0 0, v0x2736340_0;  1 drivers
v0x2737770_0 .net "predict_taken_ref", 0 0, L_0x2738d70;  1 drivers
v0x2737810_0 .net "predict_valid", 0 0, v0x27333d0_0;  1 drivers
v0x27378b0_0 .var/2u "stats1", 223 0;
v0x2737950_0 .var/2u "strobe", 0 0;
v0x2737a10_0 .net "tb_match", 0 0, L_0x27395d0;  1 drivers
v0x2737bc0_0 .net "tb_mismatch", 0 0, L_0x26c1460;  1 drivers
v0x2737c60_0 .net "train_history", 6 0, L_0x2738770;  1 drivers
v0x2737d20_0 .net "train_mispredicted", 0 0, L_0x2738610;  1 drivers
v0x2737dc0_0 .net "train_pc", 6 0, L_0x2738900;  1 drivers
v0x2737e80_0 .net "train_taken", 0 0, L_0x27383f0;  1 drivers
v0x2737f20_0 .net "train_valid", 0 0, v0x2733d50_0;  1 drivers
v0x2737fc0_0 .net "wavedrom_enable", 0 0, v0x2733e20_0;  1 drivers
v0x2738060_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x2733ec0_0;  1 drivers
v0x2738100_0 .net "wavedrom_title", 511 0, v0x2733fa0_0;  1 drivers
L_0x27390c0 .concat [ 7 1 0 0], L_0x2738f30, L_0x2738d70;
L_0x2739160 .concat [ 7 1 0 0], L_0x2738f30, L_0x2738d70;
L_0x2739320 .concat [ 7 1 0 0], v0x2736150_0, v0x2736340_0;
L_0x2739460 .concat [ 7 1 0 0], L_0x2738f30, L_0x2738d70;
L_0x27395d0 .cmp/eeq 8, L_0x27390c0, L_0x27103f0;
S_0x26c07e0 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x270efd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x26c51a0 .param/l "LNT" 0 3 22, C4<01>;
P_0x26c51e0 .param/l "LT" 0 3 22, C4<10>;
P_0x26c5220 .param/l "SNT" 0 3 22, C4<00>;
P_0x26c5260 .param/l "ST" 0 3 22, C4<11>;
P_0x26c52a0 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x26c1d50 .functor XOR 7, v0x2731570_0, L_0x27381c0, C4<0000000>, C4<0000000>;
L_0x26ebe00 .functor XOR 7, L_0x2738770, L_0x2738900, C4<0000000>, C4<0000000>;
v0x26fe930_0 .net *"_ivl_11", 0 0, L_0x2738c80;  1 drivers
L_0x7f0f229b91c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x26fec00_0 .net *"_ivl_12", 0 0, L_0x7f0f229b91c8;  1 drivers
L_0x7f0f229b9210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x26c14d0_0 .net *"_ivl_16", 6 0, L_0x7f0f229b9210;  1 drivers
v0x26c1710_0 .net *"_ivl_4", 1 0, L_0x2738a90;  1 drivers
v0x26c18e0_0 .net *"_ivl_6", 8 0, L_0x2738b90;  1 drivers
L_0x7f0f229b9180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x26c1e40_0 .net *"_ivl_9", 1 0, L_0x7f0f229b9180;  1 drivers
v0x2731250_0 .net "areset", 0 0, L_0x26c1870;  alias, 1 drivers
v0x2731310_0 .net "clk", 0 0, v0x27373a0_0;  1 drivers
v0x27313d0 .array "pht", 0 127, 1 0;
v0x2731490_0 .net "predict_history", 6 0, L_0x2738f30;  alias, 1 drivers
v0x2731570_0 .var "predict_history_r", 6 0;
v0x2731650_0 .net "predict_index", 6 0, L_0x26c1d50;  1 drivers
v0x2731730_0 .net "predict_pc", 6 0, L_0x27381c0;  alias, 1 drivers
v0x2731810_0 .net "predict_taken", 0 0, L_0x2738d70;  alias, 1 drivers
v0x27318d0_0 .net "predict_valid", 0 0, v0x27333d0_0;  alias, 1 drivers
v0x2731990_0 .net "train_history", 6 0, L_0x2738770;  alias, 1 drivers
v0x2731a70_0 .net "train_index", 6 0, L_0x26ebe00;  1 drivers
v0x2731b50_0 .net "train_mispredicted", 0 0, L_0x2738610;  alias, 1 drivers
v0x2731c10_0 .net "train_pc", 6 0, L_0x2738900;  alias, 1 drivers
v0x2731cf0_0 .net "train_taken", 0 0, L_0x27383f0;  alias, 1 drivers
v0x2731db0_0 .net "train_valid", 0 0, v0x2733d50_0;  alias, 1 drivers
E_0x26d17f0 .event posedge, v0x2731250_0, v0x2731310_0;
L_0x2738a90 .array/port v0x27313d0, L_0x2738b90;
L_0x2738b90 .concat [ 7 2 0 0], L_0x26c1d50, L_0x7f0f229b9180;
L_0x2738c80 .part L_0x2738a90, 1, 1;
L_0x2738d70 .functor MUXZ 1, L_0x7f0f229b91c8, L_0x2738c80, v0x27333d0_0, C4<>;
L_0x2738f30 .functor MUXZ 7, L_0x7f0f229b9210, v0x2731570_0, v0x27333d0_0, C4<>;
S_0x26eb130 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 30, 3 30 0, S_0x26c07e0;
 .timescale -12 -12;
v0x26fe510_0 .var/i "i", 31 0;
S_0x2731fd0 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x270efd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x2732180 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x26c1870 .functor BUFZ 1, v0x27334a0_0, C4<0>, C4<0>, C4<0>;
L_0x7f0f229b90a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2732c60_0 .net *"_ivl_10", 0 0, L_0x7f0f229b90a8;  1 drivers
L_0x7f0f229b90f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x2732d40_0 .net *"_ivl_14", 6 0, L_0x7f0f229b90f0;  1 drivers
L_0x7f0f229b9138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x2732e20_0 .net *"_ivl_18", 6 0, L_0x7f0f229b9138;  1 drivers
L_0x7f0f229b9018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x2732ee0_0 .net *"_ivl_2", 6 0, L_0x7f0f229b9018;  1 drivers
L_0x7f0f229b9060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2732fc0_0 .net *"_ivl_6", 0 0, L_0x7f0f229b9060;  1 drivers
v0x27330f0_0 .net "areset", 0 0, L_0x26c1870;  alias, 1 drivers
v0x2733190_0 .net "clk", 0 0, v0x27373a0_0;  alias, 1 drivers
v0x2733260_0 .net "predict_pc", 6 0, L_0x27381c0;  alias, 1 drivers
v0x2733330_0 .var "predict_pc_r", 6 0;
v0x27333d0_0 .var "predict_valid", 0 0;
v0x27334a0_0 .var "reset", 0 0;
v0x2733540_0 .net "tb_match", 0 0, L_0x27395d0;  alias, 1 drivers
v0x2733600_0 .net "train_history", 6 0, L_0x2738770;  alias, 1 drivers
v0x27336f0_0 .var "train_history_r", 6 0;
v0x27337b0_0 .net "train_mispredicted", 0 0, L_0x2738610;  alias, 1 drivers
v0x2733880_0 .var "train_mispredicted_r", 0 0;
v0x2733920_0 .net "train_pc", 6 0, L_0x2738900;  alias, 1 drivers
v0x2733b20_0 .var "train_pc_r", 6 0;
v0x2733be0_0 .net "train_taken", 0 0, L_0x27383f0;  alias, 1 drivers
v0x2733cb0_0 .var "train_taken_r", 0 0;
v0x2733d50_0 .var "train_valid", 0 0;
v0x2733e20_0 .var "wavedrom_enable", 0 0;
v0x2733ec0_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x2733fa0_0 .var "wavedrom_title", 511 0;
E_0x26d0c90/0 .event negedge, v0x2731310_0;
E_0x26d0c90/1 .event posedge, v0x2731310_0;
E_0x26d0c90 .event/or E_0x26d0c90/0, E_0x26d0c90/1;
L_0x27381c0 .functor MUXZ 7, L_0x7f0f229b9018, v0x2733330_0, v0x27333d0_0, C4<>;
L_0x27383f0 .functor MUXZ 1, L_0x7f0f229b9060, v0x2733cb0_0, v0x2733d50_0, C4<>;
L_0x2738610 .functor MUXZ 1, L_0x7f0f229b90a8, v0x2733880_0, v0x2733d50_0, C4<>;
L_0x2738770 .functor MUXZ 7, L_0x7f0f229b90f0, v0x27336f0_0, v0x2733d50_0, C4<>;
L_0x2738900 .functor MUXZ 7, L_0x7f0f229b9138, v0x2733b20_0, v0x2733d50_0, C4<>;
S_0x2732240 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x2731fd0;
 .timescale -12 -12;
v0x27324a0_0 .var/2u "arfail", 0 0;
v0x2732580_0 .var "async", 0 0;
v0x2732640_0 .var/2u "datafail", 0 0;
v0x27326e0_0 .var/2u "srfail", 0 0;
E_0x26d0a40 .event posedge, v0x2731310_0;
E_0x26b39f0 .event negedge, v0x2731310_0;
TD_tb.stim1.reset_test ;
    %wait E_0x26d0a40;
    %wait E_0x26d0a40;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27334a0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26d0a40;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x26b39f0;
    %load/vec4 v0x2733540_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x2732640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27334a0_0, 0;
    %wait E_0x26d0a40;
    %load/vec4 v0x2733540_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x27324a0_0, 0, 1;
    %wait E_0x26d0a40;
    %load/vec4 v0x2733540_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x27326e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27334a0_0, 0;
    %load/vec4 v0x27326e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x27324a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x2732580_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x2732640_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x2732580_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x27327a0 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x2731fd0;
 .timescale -12 -12;
v0x27329a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2732a80 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x2731fd0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2734220 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x270efd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
v0x2734c70_0 .var "GHR", 6 0;
v0x2734d70 .array "PHT", 0 127, 1 0;
v0x2735e30_0 .net "areset", 0 0, L_0x26c1870;  alias, 1 drivers
v0x2735f50_0 .net "clk", 0 0, v0x27373a0_0;  alias, 1 drivers
v0x2736040_0 .var/i "i", 31 0;
v0x2736150_0 .var "predict_history", 6 0;
v0x2736230_0 .net "predict_pc", 6 0, L_0x27381c0;  alias, 1 drivers
v0x2736340_0 .var "predict_taken", 0 0;
v0x2736400_0 .net "predict_valid", 0 0, v0x27333d0_0;  alias, 1 drivers
v0x27364a0_0 .net "train_history", 6 0, L_0x2738770;  alias, 1 drivers
v0x27365b0_0 .net "train_mispredicted", 0 0, L_0x2738610;  alias, 1 drivers
v0x27366a0_0 .net "train_pc", 6 0, L_0x2738900;  alias, 1 drivers
v0x27367b0_0 .net "train_taken", 0 0, L_0x27383f0;  alias, 1 drivers
v0x27368a0_0 .net "train_valid", 0 0, v0x2733d50_0;  alias, 1 drivers
v0x2734d70_0 .array/port v0x2734d70, 0;
v0x2734d70_1 .array/port v0x2734d70, 1;
E_0x2716e50/0 .event anyedge, v0x2734c70_0, v0x2731730_0, v0x2734d70_0, v0x2734d70_1;
v0x2734d70_2 .array/port v0x2734d70, 2;
v0x2734d70_3 .array/port v0x2734d70, 3;
v0x2734d70_4 .array/port v0x2734d70, 4;
v0x2734d70_5 .array/port v0x2734d70, 5;
E_0x2716e50/1 .event anyedge, v0x2734d70_2, v0x2734d70_3, v0x2734d70_4, v0x2734d70_5;
v0x2734d70_6 .array/port v0x2734d70, 6;
v0x2734d70_7 .array/port v0x2734d70, 7;
v0x2734d70_8 .array/port v0x2734d70, 8;
v0x2734d70_9 .array/port v0x2734d70, 9;
E_0x2716e50/2 .event anyedge, v0x2734d70_6, v0x2734d70_7, v0x2734d70_8, v0x2734d70_9;
v0x2734d70_10 .array/port v0x2734d70, 10;
v0x2734d70_11 .array/port v0x2734d70, 11;
v0x2734d70_12 .array/port v0x2734d70, 12;
v0x2734d70_13 .array/port v0x2734d70, 13;
E_0x2716e50/3 .event anyedge, v0x2734d70_10, v0x2734d70_11, v0x2734d70_12, v0x2734d70_13;
v0x2734d70_14 .array/port v0x2734d70, 14;
v0x2734d70_15 .array/port v0x2734d70, 15;
v0x2734d70_16 .array/port v0x2734d70, 16;
v0x2734d70_17 .array/port v0x2734d70, 17;
E_0x2716e50/4 .event anyedge, v0x2734d70_14, v0x2734d70_15, v0x2734d70_16, v0x2734d70_17;
v0x2734d70_18 .array/port v0x2734d70, 18;
v0x2734d70_19 .array/port v0x2734d70, 19;
v0x2734d70_20 .array/port v0x2734d70, 20;
v0x2734d70_21 .array/port v0x2734d70, 21;
E_0x2716e50/5 .event anyedge, v0x2734d70_18, v0x2734d70_19, v0x2734d70_20, v0x2734d70_21;
v0x2734d70_22 .array/port v0x2734d70, 22;
v0x2734d70_23 .array/port v0x2734d70, 23;
v0x2734d70_24 .array/port v0x2734d70, 24;
v0x2734d70_25 .array/port v0x2734d70, 25;
E_0x2716e50/6 .event anyedge, v0x2734d70_22, v0x2734d70_23, v0x2734d70_24, v0x2734d70_25;
v0x2734d70_26 .array/port v0x2734d70, 26;
v0x2734d70_27 .array/port v0x2734d70, 27;
v0x2734d70_28 .array/port v0x2734d70, 28;
v0x2734d70_29 .array/port v0x2734d70, 29;
E_0x2716e50/7 .event anyedge, v0x2734d70_26, v0x2734d70_27, v0x2734d70_28, v0x2734d70_29;
v0x2734d70_30 .array/port v0x2734d70, 30;
v0x2734d70_31 .array/port v0x2734d70, 31;
v0x2734d70_32 .array/port v0x2734d70, 32;
v0x2734d70_33 .array/port v0x2734d70, 33;
E_0x2716e50/8 .event anyedge, v0x2734d70_30, v0x2734d70_31, v0x2734d70_32, v0x2734d70_33;
v0x2734d70_34 .array/port v0x2734d70, 34;
v0x2734d70_35 .array/port v0x2734d70, 35;
v0x2734d70_36 .array/port v0x2734d70, 36;
v0x2734d70_37 .array/port v0x2734d70, 37;
E_0x2716e50/9 .event anyedge, v0x2734d70_34, v0x2734d70_35, v0x2734d70_36, v0x2734d70_37;
v0x2734d70_38 .array/port v0x2734d70, 38;
v0x2734d70_39 .array/port v0x2734d70, 39;
v0x2734d70_40 .array/port v0x2734d70, 40;
v0x2734d70_41 .array/port v0x2734d70, 41;
E_0x2716e50/10 .event anyedge, v0x2734d70_38, v0x2734d70_39, v0x2734d70_40, v0x2734d70_41;
v0x2734d70_42 .array/port v0x2734d70, 42;
v0x2734d70_43 .array/port v0x2734d70, 43;
v0x2734d70_44 .array/port v0x2734d70, 44;
v0x2734d70_45 .array/port v0x2734d70, 45;
E_0x2716e50/11 .event anyedge, v0x2734d70_42, v0x2734d70_43, v0x2734d70_44, v0x2734d70_45;
v0x2734d70_46 .array/port v0x2734d70, 46;
v0x2734d70_47 .array/port v0x2734d70, 47;
v0x2734d70_48 .array/port v0x2734d70, 48;
v0x2734d70_49 .array/port v0x2734d70, 49;
E_0x2716e50/12 .event anyedge, v0x2734d70_46, v0x2734d70_47, v0x2734d70_48, v0x2734d70_49;
v0x2734d70_50 .array/port v0x2734d70, 50;
v0x2734d70_51 .array/port v0x2734d70, 51;
v0x2734d70_52 .array/port v0x2734d70, 52;
v0x2734d70_53 .array/port v0x2734d70, 53;
E_0x2716e50/13 .event anyedge, v0x2734d70_50, v0x2734d70_51, v0x2734d70_52, v0x2734d70_53;
v0x2734d70_54 .array/port v0x2734d70, 54;
v0x2734d70_55 .array/port v0x2734d70, 55;
v0x2734d70_56 .array/port v0x2734d70, 56;
v0x2734d70_57 .array/port v0x2734d70, 57;
E_0x2716e50/14 .event anyedge, v0x2734d70_54, v0x2734d70_55, v0x2734d70_56, v0x2734d70_57;
v0x2734d70_58 .array/port v0x2734d70, 58;
v0x2734d70_59 .array/port v0x2734d70, 59;
v0x2734d70_60 .array/port v0x2734d70, 60;
v0x2734d70_61 .array/port v0x2734d70, 61;
E_0x2716e50/15 .event anyedge, v0x2734d70_58, v0x2734d70_59, v0x2734d70_60, v0x2734d70_61;
v0x2734d70_62 .array/port v0x2734d70, 62;
v0x2734d70_63 .array/port v0x2734d70, 63;
v0x2734d70_64 .array/port v0x2734d70, 64;
v0x2734d70_65 .array/port v0x2734d70, 65;
E_0x2716e50/16 .event anyedge, v0x2734d70_62, v0x2734d70_63, v0x2734d70_64, v0x2734d70_65;
v0x2734d70_66 .array/port v0x2734d70, 66;
v0x2734d70_67 .array/port v0x2734d70, 67;
v0x2734d70_68 .array/port v0x2734d70, 68;
v0x2734d70_69 .array/port v0x2734d70, 69;
E_0x2716e50/17 .event anyedge, v0x2734d70_66, v0x2734d70_67, v0x2734d70_68, v0x2734d70_69;
v0x2734d70_70 .array/port v0x2734d70, 70;
v0x2734d70_71 .array/port v0x2734d70, 71;
v0x2734d70_72 .array/port v0x2734d70, 72;
v0x2734d70_73 .array/port v0x2734d70, 73;
E_0x2716e50/18 .event anyedge, v0x2734d70_70, v0x2734d70_71, v0x2734d70_72, v0x2734d70_73;
v0x2734d70_74 .array/port v0x2734d70, 74;
v0x2734d70_75 .array/port v0x2734d70, 75;
v0x2734d70_76 .array/port v0x2734d70, 76;
v0x2734d70_77 .array/port v0x2734d70, 77;
E_0x2716e50/19 .event anyedge, v0x2734d70_74, v0x2734d70_75, v0x2734d70_76, v0x2734d70_77;
v0x2734d70_78 .array/port v0x2734d70, 78;
v0x2734d70_79 .array/port v0x2734d70, 79;
v0x2734d70_80 .array/port v0x2734d70, 80;
v0x2734d70_81 .array/port v0x2734d70, 81;
E_0x2716e50/20 .event anyedge, v0x2734d70_78, v0x2734d70_79, v0x2734d70_80, v0x2734d70_81;
v0x2734d70_82 .array/port v0x2734d70, 82;
v0x2734d70_83 .array/port v0x2734d70, 83;
v0x2734d70_84 .array/port v0x2734d70, 84;
v0x2734d70_85 .array/port v0x2734d70, 85;
E_0x2716e50/21 .event anyedge, v0x2734d70_82, v0x2734d70_83, v0x2734d70_84, v0x2734d70_85;
v0x2734d70_86 .array/port v0x2734d70, 86;
v0x2734d70_87 .array/port v0x2734d70, 87;
v0x2734d70_88 .array/port v0x2734d70, 88;
v0x2734d70_89 .array/port v0x2734d70, 89;
E_0x2716e50/22 .event anyedge, v0x2734d70_86, v0x2734d70_87, v0x2734d70_88, v0x2734d70_89;
v0x2734d70_90 .array/port v0x2734d70, 90;
v0x2734d70_91 .array/port v0x2734d70, 91;
v0x2734d70_92 .array/port v0x2734d70, 92;
v0x2734d70_93 .array/port v0x2734d70, 93;
E_0x2716e50/23 .event anyedge, v0x2734d70_90, v0x2734d70_91, v0x2734d70_92, v0x2734d70_93;
v0x2734d70_94 .array/port v0x2734d70, 94;
v0x2734d70_95 .array/port v0x2734d70, 95;
v0x2734d70_96 .array/port v0x2734d70, 96;
v0x2734d70_97 .array/port v0x2734d70, 97;
E_0x2716e50/24 .event anyedge, v0x2734d70_94, v0x2734d70_95, v0x2734d70_96, v0x2734d70_97;
v0x2734d70_98 .array/port v0x2734d70, 98;
v0x2734d70_99 .array/port v0x2734d70, 99;
v0x2734d70_100 .array/port v0x2734d70, 100;
v0x2734d70_101 .array/port v0x2734d70, 101;
E_0x2716e50/25 .event anyedge, v0x2734d70_98, v0x2734d70_99, v0x2734d70_100, v0x2734d70_101;
v0x2734d70_102 .array/port v0x2734d70, 102;
v0x2734d70_103 .array/port v0x2734d70, 103;
v0x2734d70_104 .array/port v0x2734d70, 104;
v0x2734d70_105 .array/port v0x2734d70, 105;
E_0x2716e50/26 .event anyedge, v0x2734d70_102, v0x2734d70_103, v0x2734d70_104, v0x2734d70_105;
v0x2734d70_106 .array/port v0x2734d70, 106;
v0x2734d70_107 .array/port v0x2734d70, 107;
v0x2734d70_108 .array/port v0x2734d70, 108;
v0x2734d70_109 .array/port v0x2734d70, 109;
E_0x2716e50/27 .event anyedge, v0x2734d70_106, v0x2734d70_107, v0x2734d70_108, v0x2734d70_109;
v0x2734d70_110 .array/port v0x2734d70, 110;
v0x2734d70_111 .array/port v0x2734d70, 111;
v0x2734d70_112 .array/port v0x2734d70, 112;
v0x2734d70_113 .array/port v0x2734d70, 113;
E_0x2716e50/28 .event anyedge, v0x2734d70_110, v0x2734d70_111, v0x2734d70_112, v0x2734d70_113;
v0x2734d70_114 .array/port v0x2734d70, 114;
v0x2734d70_115 .array/port v0x2734d70, 115;
v0x2734d70_116 .array/port v0x2734d70, 116;
v0x2734d70_117 .array/port v0x2734d70, 117;
E_0x2716e50/29 .event anyedge, v0x2734d70_114, v0x2734d70_115, v0x2734d70_116, v0x2734d70_117;
v0x2734d70_118 .array/port v0x2734d70, 118;
v0x2734d70_119 .array/port v0x2734d70, 119;
v0x2734d70_120 .array/port v0x2734d70, 120;
v0x2734d70_121 .array/port v0x2734d70, 121;
E_0x2716e50/30 .event anyedge, v0x2734d70_118, v0x2734d70_119, v0x2734d70_120, v0x2734d70_121;
v0x2734d70_122 .array/port v0x2734d70, 122;
v0x2734d70_123 .array/port v0x2734d70, 123;
v0x2734d70_124 .array/port v0x2734d70, 124;
v0x2734d70_125 .array/port v0x2734d70, 125;
E_0x2716e50/31 .event anyedge, v0x2734d70_122, v0x2734d70_123, v0x2734d70_124, v0x2734d70_125;
v0x2734d70_126 .array/port v0x2734d70, 126;
v0x2734d70_127 .array/port v0x2734d70, 127;
E_0x2716e50/32 .event anyedge, v0x2734d70_126, v0x2734d70_127;
E_0x2716e50 .event/or E_0x2716e50/0, E_0x2716e50/1, E_0x2716e50/2, E_0x2716e50/3, E_0x2716e50/4, E_0x2716e50/5, E_0x2716e50/6, E_0x2716e50/7, E_0x2716e50/8, E_0x2716e50/9, E_0x2716e50/10, E_0x2716e50/11, E_0x2716e50/12, E_0x2716e50/13, E_0x2716e50/14, E_0x2716e50/15, E_0x2716e50/16, E_0x2716e50/17, E_0x2716e50/18, E_0x2716e50/19, E_0x2716e50/20, E_0x2716e50/21, E_0x2716e50/22, E_0x2716e50/23, E_0x2716e50/24, E_0x2716e50/25, E_0x2716e50/26, E_0x2716e50/27, E_0x2716e50/28, E_0x2716e50/29, E_0x2716e50/30, E_0x2716e50/31, E_0x2716e50/32;
S_0x2734970 .scope begin, "$unm_blk_5" "$unm_blk_5" 4 33, 4 33 0, S_0x2734220;
 .timescale 0 0;
v0x2734b70_0 .var/i "index", 31 0;
S_0x2736b50 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x270efd0;
 .timescale -12 -12;
E_0x2717140 .event anyedge, v0x2737950_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2737950_0;
    %nor/r;
    %assign/vec4 v0x2737950_0, 0;
    %wait E_0x2717140;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2731fd0;
T_4 ;
    %wait E_0x26d0a40;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27334a0_0, 0;
    %wait E_0x26d0a40;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27334a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27333d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2733880_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x27336f0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x2733b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2733cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2733d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27333d0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x2733330_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2732580_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x2732240;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2732a80;
    %join;
    %wait E_0x26d0a40;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27334a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27333d0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x2733330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27333d0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x27336f0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x2733b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2733cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2733d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2733880_0, 0;
    %wait E_0x26b39f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27334a0_0, 0;
    %wait E_0x26d0a40;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2733d50_0, 0;
    %wait E_0x26d0a40;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x27336f0_0, 0;
    %wait E_0x26d0a40;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2733d50_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26d0a40;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x27336f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2733cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2733d50_0, 0;
    %wait E_0x26d0a40;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2733d50_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26d0a40;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2732a80;
    %join;
    %wait E_0x26d0a40;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27334a0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x2733330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27333d0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x27336f0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x2733b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2733cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2733d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2733880_0, 0;
    %wait E_0x26b39f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27334a0_0, 0;
    %wait E_0x26d0a40;
    %wait E_0x26d0a40;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2733d50_0, 0;
    %wait E_0x26d0a40;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2733d50_0, 0;
    %wait E_0x26d0a40;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2733d50_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x27336f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2733cb0_0, 0;
    %wait E_0x26d0a40;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2733d50_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26d0a40;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x27336f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2733cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2733d50_0, 0;
    %wait E_0x26d0a40;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2733d50_0, 0;
    %wait E_0x26d0a40;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2733d50_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x27336f0_0, 0;
    %wait E_0x26d0a40;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2733d50_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26d0a40;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2732a80;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26d0c90;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x2733d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2733cb0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x2733b20_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x2733330_0, 0;
    %assign/vec4 v0x27333d0_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x27336f0_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x2733880_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x26c07e0;
T_5 ;
    %wait E_0x26d17f0;
    %load/vec4 v0x2731250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x26eb130;
    %jmp t_0;
    .scope S_0x26eb130;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26fe510_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x26fe510_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x26fe510_0;
    %store/vec4a v0x27313d0, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x26fe510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x26fe510_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x26c07e0;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x2731570_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x27318d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x2731570_0;
    %load/vec4 v0x2731810_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x2731570_0, 0;
T_5.5 ;
    %load/vec4 v0x2731db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x2731a70_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x27313d0, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x2731cf0_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x2731a70_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x27313d0, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x2731a70_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27313d0, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x2731a70_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x27313d0, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x2731cf0_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x2731a70_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x27313d0, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x2731a70_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27313d0, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x2731b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x2731990_0;
    %load/vec4 v0x2731cf0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x2731570_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x2734220;
T_6 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x2734c70_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2736040_0, 0, 32;
T_6.0 ; Top of for-loop 
    %load/vec4 v0x2736040_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x2736040_0;
    %store/vec4a v0x2734d70, 4, 0;
T_6.2 ; for-loop step statement
    %load/vec4 v0x2736040_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2736040_0, 0, 32;
    %jmp T_6.0;
T_6.1 ; for-loop exit label
    %end;
    .thread T_6;
    .scope S_0x2734220;
T_7 ;
    %wait E_0x26d17f0;
    %load/vec4 v0x2735e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2734c70_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2736040_0, 0, 32;
T_7.2 ; Top of for-loop 
    %load/vec4 v0x2736040_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0x2736040_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2734d70, 0, 4;
T_7.4 ; for-loop step statement
    %load/vec4 v0x2736040_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2736040_0, 0, 32;
    %jmp T_7.2;
T_7.3 ; for-loop exit label
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x27368a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %fork t_3, S_0x2734970;
    %jmp t_2;
    .scope S_0x2734970;
t_3 ;
    %load/vec4 v0x27366a0_0;
    %pad/u 32;
    %load/vec4 v0x27364a0_0;
    %pad/u 32;
    %xor;
    %store/vec4 v0x2734b70_0, 0, 32;
    %load/vec4 v0x27367b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %ix/getv/s 4, v0x2734b70_0;
    %load/vec4a v0x2734d70, 4;
    %cmpi/u 3, 0, 2;
    %jmp/0xz  T_7.9, 5;
    %ix/getv/s 4, v0x2734b70_0;
    %load/vec4a v0x2734d70, 4;
    %addi 1, 0, 2;
    %ix/getv/s 3, v0x2734b70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2734d70, 0, 4;
T_7.9 ;
    %jmp T_7.8;
T_7.7 ;
    %ix/getv/s 4, v0x2734b70_0;
    %load/vec4a v0x2734d70, 4;
    %cmpi/u 0, 0, 2;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_7.11, 5;
    %ix/getv/s 4, v0x2734b70_0;
    %load/vec4a v0x2734d70, 4;
    %subi 1, 0, 2;
    %ix/getv/s 3, v0x2734b70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2734d70, 0, 4;
T_7.11 ;
T_7.8 ;
    %load/vec4 v0x27365b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %load/vec4 v0x27364a0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x27367b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x2734c70_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v0x2734c70_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x27367b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x2734c70_0, 0;
T_7.14 ;
    %end;
    .scope S_0x2734220;
t_2 %join;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0x2736400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.15, 8;
    %load/vec4 v0x2734c70_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x2736340_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x2734c70_0, 0;
T_7.15 ;
T_7.6 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x2734220;
T_8 ;
    %wait E_0x2716e50;
    %load/vec4 v0x2734c70_0;
    %store/vec4 v0x2736150_0, 0, 7;
    %load/vec4 v0x2736230_0;
    %load/vec4 v0x2734c70_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2734d70, 4;
    %cmpi/u 2, 0, 2;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %store/vec4 v0x2736340_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x270efd0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27373a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2737950_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x270efd0;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x27373a0_0;
    %inv;
    %store/vec4 v0x27373a0_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x270efd0;
T_11 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2733190_0, v0x2737bc0_0, v0x27373a0_0, v0x2737300_0, v0x2737810_0, v0x2737630_0, v0x2737f20_0, v0x2737e80_0, v0x2737d20_0, v0x2737c60_0, v0x2737dc0_0, v0x2737770_0, v0x27376d0_0, v0x2737590_0, v0x2737440_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x270efd0;
T_12 ;
    %load/vec4 v0x27378b0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x27378b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27378b0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_12.1 ;
    %load/vec4 v0x27378b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x27378b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27378b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_12.3 ;
    %load/vec4 v0x27378b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27378b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27378b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27378b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x270efd0;
T_13 ;
    %wait E_0x26d0c90;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27378b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27378b0_0, 4, 32;
    %load/vec4 v0x2737a10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x27378b0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27378b0_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27378b0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27378b0_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x2737770_0;
    %load/vec4 v0x2737770_0;
    %load/vec4 v0x27376d0_0;
    %xor;
    %load/vec4 v0x2737770_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x27378b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27378b0_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x27378b0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27378b0_0, 4, 32;
T_13.4 ;
    %load/vec4 v0x2737590_0;
    %load/vec4 v0x2737590_0;
    %load/vec4 v0x2737440_0;
    %xor;
    %load/vec4 v0x2737590_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.8, 6;
    %load/vec4 v0x27378b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27378b0_0, 4, 32;
T_13.10 ;
    %load/vec4 v0x27378b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27378b0_0, 4, 32;
T_13.8 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth5/human/gshare/iter1/response4/top_module.sv";
