
RobotFreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013cbc  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003b0  08013e60  08013e60  00023e60  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08014210  08014210  000301f8  2**0
                  CONTENTS
  4 .ARM          00000008  08014210  08014210  00024210  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08014218  08014218  000301f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08014218  08014218  00024218  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801421c  0801421c  0002421c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f8  20000000  08014220  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000070e0  200001f8  08014418  000301f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200072d8  08014418  000372d8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00036668  00000000  00000000  00030228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006502  00000000  00000000  00066890  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000022b8  00000000  00000000  0006cd98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002060  00000000  00000000  0006f050  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e1ab  00000000  00000000  000710b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002e520  00000000  00000000  0008f25b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a29bd  00000000  00000000  000bd77b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00160138  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000097bc  00000000  00000000  0016018c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f8 	.word	0x200001f8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08013e44 	.word	0x08013e44

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001fc 	.word	0x200001fc
 80001dc:	08013e44 	.word	0x08013e44

080001e0 <__aeabi_drsub>:
 80001e0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001e4:	e002      	b.n	80001ec <__adddf3>
 80001e6:	bf00      	nop

080001e8 <__aeabi_dsub>:
 80001e8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001ec <__adddf3>:
 80001ec:	b530      	push	{r4, r5, lr}
 80001ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001f6:	ea94 0f05 	teq	r4, r5
 80001fa:	bf08      	it	eq
 80001fc:	ea90 0f02 	teqeq	r0, r2
 8000200:	bf1f      	itttt	ne
 8000202:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000206:	ea55 0c02 	orrsne.w	ip, r5, r2
 800020a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800020e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000212:	f000 80e2 	beq.w	80003da <__adddf3+0x1ee>
 8000216:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800021a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800021e:	bfb8      	it	lt
 8000220:	426d      	neglt	r5, r5
 8000222:	dd0c      	ble.n	800023e <__adddf3+0x52>
 8000224:	442c      	add	r4, r5
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	ea82 0000 	eor.w	r0, r2, r0
 8000232:	ea83 0101 	eor.w	r1, r3, r1
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	2d36      	cmp	r5, #54	; 0x36
 8000240:	bf88      	it	hi
 8000242:	bd30      	pophi	{r4, r5, pc}
 8000244:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000248:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800024c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000250:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000254:	d002      	beq.n	800025c <__adddf3+0x70>
 8000256:	4240      	negs	r0, r0
 8000258:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800025c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000260:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000264:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000268:	d002      	beq.n	8000270 <__adddf3+0x84>
 800026a:	4252      	negs	r2, r2
 800026c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000270:	ea94 0f05 	teq	r4, r5
 8000274:	f000 80a7 	beq.w	80003c6 <__adddf3+0x1da>
 8000278:	f1a4 0401 	sub.w	r4, r4, #1
 800027c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000280:	db0d      	blt.n	800029e <__adddf3+0xb2>
 8000282:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000286:	fa22 f205 	lsr.w	r2, r2, r5
 800028a:	1880      	adds	r0, r0, r2
 800028c:	f141 0100 	adc.w	r1, r1, #0
 8000290:	fa03 f20e 	lsl.w	r2, r3, lr
 8000294:	1880      	adds	r0, r0, r2
 8000296:	fa43 f305 	asr.w	r3, r3, r5
 800029a:	4159      	adcs	r1, r3
 800029c:	e00e      	b.n	80002bc <__adddf3+0xd0>
 800029e:	f1a5 0520 	sub.w	r5, r5, #32
 80002a2:	f10e 0e20 	add.w	lr, lr, #32
 80002a6:	2a01      	cmp	r2, #1
 80002a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002ac:	bf28      	it	cs
 80002ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002b2:	fa43 f305 	asr.w	r3, r3, r5
 80002b6:	18c0      	adds	r0, r0, r3
 80002b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002c0:	d507      	bpl.n	80002d2 <__adddf3+0xe6>
 80002c2:	f04f 0e00 	mov.w	lr, #0
 80002c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80002d2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002d6:	d31b      	bcc.n	8000310 <__adddf3+0x124>
 80002d8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002dc:	d30c      	bcc.n	80002f8 <__adddf3+0x10c>
 80002de:	0849      	lsrs	r1, r1, #1
 80002e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e8:	f104 0401 	add.w	r4, r4, #1
 80002ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002f0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002f4:	f080 809a 	bcs.w	800042c <__adddf3+0x240>
 80002f8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002fc:	bf08      	it	eq
 80002fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000302:	f150 0000 	adcs.w	r0, r0, #0
 8000306:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800030a:	ea41 0105 	orr.w	r1, r1, r5
 800030e:	bd30      	pop	{r4, r5, pc}
 8000310:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000314:	4140      	adcs	r0, r0
 8000316:	eb41 0101 	adc.w	r1, r1, r1
 800031a:	3c01      	subs	r4, #1
 800031c:	bf28      	it	cs
 800031e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000322:	d2e9      	bcs.n	80002f8 <__adddf3+0x10c>
 8000324:	f091 0f00 	teq	r1, #0
 8000328:	bf04      	itt	eq
 800032a:	4601      	moveq	r1, r0
 800032c:	2000      	moveq	r0, #0
 800032e:	fab1 f381 	clz	r3, r1
 8000332:	bf08      	it	eq
 8000334:	3320      	addeq	r3, #32
 8000336:	f1a3 030b 	sub.w	r3, r3, #11
 800033a:	f1b3 0220 	subs.w	r2, r3, #32
 800033e:	da0c      	bge.n	800035a <__adddf3+0x16e>
 8000340:	320c      	adds	r2, #12
 8000342:	dd08      	ble.n	8000356 <__adddf3+0x16a>
 8000344:	f102 0c14 	add.w	ip, r2, #20
 8000348:	f1c2 020c 	rsb	r2, r2, #12
 800034c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000350:	fa21 f102 	lsr.w	r1, r1, r2
 8000354:	e00c      	b.n	8000370 <__adddf3+0x184>
 8000356:	f102 0214 	add.w	r2, r2, #20
 800035a:	bfd8      	it	le
 800035c:	f1c2 0c20 	rsble	ip, r2, #32
 8000360:	fa01 f102 	lsl.w	r1, r1, r2
 8000364:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000368:	bfdc      	itt	le
 800036a:	ea41 010c 	orrle.w	r1, r1, ip
 800036e:	4090      	lslle	r0, r2
 8000370:	1ae4      	subs	r4, r4, r3
 8000372:	bfa2      	ittt	ge
 8000374:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000378:	4329      	orrge	r1, r5
 800037a:	bd30      	popge	{r4, r5, pc}
 800037c:	ea6f 0404 	mvn.w	r4, r4
 8000380:	3c1f      	subs	r4, #31
 8000382:	da1c      	bge.n	80003be <__adddf3+0x1d2>
 8000384:	340c      	adds	r4, #12
 8000386:	dc0e      	bgt.n	80003a6 <__adddf3+0x1ba>
 8000388:	f104 0414 	add.w	r4, r4, #20
 800038c:	f1c4 0220 	rsb	r2, r4, #32
 8000390:	fa20 f004 	lsr.w	r0, r0, r4
 8000394:	fa01 f302 	lsl.w	r3, r1, r2
 8000398:	ea40 0003 	orr.w	r0, r0, r3
 800039c:	fa21 f304 	lsr.w	r3, r1, r4
 80003a0:	ea45 0103 	orr.w	r1, r5, r3
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	f1c4 040c 	rsb	r4, r4, #12
 80003aa:	f1c4 0220 	rsb	r2, r4, #32
 80003ae:	fa20 f002 	lsr.w	r0, r0, r2
 80003b2:	fa01 f304 	lsl.w	r3, r1, r4
 80003b6:	ea40 0003 	orr.w	r0, r0, r3
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	fa21 f004 	lsr.w	r0, r1, r4
 80003c2:	4629      	mov	r1, r5
 80003c4:	bd30      	pop	{r4, r5, pc}
 80003c6:	f094 0f00 	teq	r4, #0
 80003ca:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003ce:	bf06      	itte	eq
 80003d0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003d4:	3401      	addeq	r4, #1
 80003d6:	3d01      	subne	r5, #1
 80003d8:	e74e      	b.n	8000278 <__adddf3+0x8c>
 80003da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003de:	bf18      	it	ne
 80003e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003e4:	d029      	beq.n	800043a <__adddf3+0x24e>
 80003e6:	ea94 0f05 	teq	r4, r5
 80003ea:	bf08      	it	eq
 80003ec:	ea90 0f02 	teqeq	r0, r2
 80003f0:	d005      	beq.n	80003fe <__adddf3+0x212>
 80003f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003f6:	bf04      	itt	eq
 80003f8:	4619      	moveq	r1, r3
 80003fa:	4610      	moveq	r0, r2
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	ea91 0f03 	teq	r1, r3
 8000402:	bf1e      	ittt	ne
 8000404:	2100      	movne	r1, #0
 8000406:	2000      	movne	r0, #0
 8000408:	bd30      	popne	{r4, r5, pc}
 800040a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800040e:	d105      	bne.n	800041c <__adddf3+0x230>
 8000410:	0040      	lsls	r0, r0, #1
 8000412:	4149      	adcs	r1, r1
 8000414:	bf28      	it	cs
 8000416:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800041a:	bd30      	pop	{r4, r5, pc}
 800041c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000420:	bf3c      	itt	cc
 8000422:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000426:	bd30      	popcc	{r4, r5, pc}
 8000428:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800042c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000430:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000434:	f04f 0000 	mov.w	r0, #0
 8000438:	bd30      	pop	{r4, r5, pc}
 800043a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800043e:	bf1a      	itte	ne
 8000440:	4619      	movne	r1, r3
 8000442:	4610      	movne	r0, r2
 8000444:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000448:	bf1c      	itt	ne
 800044a:	460b      	movne	r3, r1
 800044c:	4602      	movne	r2, r0
 800044e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000452:	bf06      	itte	eq
 8000454:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000458:	ea91 0f03 	teqeq	r1, r3
 800045c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	bf00      	nop

08000464 <__aeabi_ui2d>:
 8000464:	f090 0f00 	teq	r0, #0
 8000468:	bf04      	itt	eq
 800046a:	2100      	moveq	r1, #0
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000474:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000478:	f04f 0500 	mov.w	r5, #0
 800047c:	f04f 0100 	mov.w	r1, #0
 8000480:	e750      	b.n	8000324 <__adddf3+0x138>
 8000482:	bf00      	nop

08000484 <__aeabi_i2d>:
 8000484:	f090 0f00 	teq	r0, #0
 8000488:	bf04      	itt	eq
 800048a:	2100      	moveq	r1, #0
 800048c:	4770      	bxeq	lr
 800048e:	b530      	push	{r4, r5, lr}
 8000490:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000494:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000498:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800049c:	bf48      	it	mi
 800049e:	4240      	negmi	r0, r0
 80004a0:	f04f 0100 	mov.w	r1, #0
 80004a4:	e73e      	b.n	8000324 <__adddf3+0x138>
 80004a6:	bf00      	nop

080004a8 <__aeabi_f2d>:
 80004a8:	0042      	lsls	r2, r0, #1
 80004aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80004b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004b6:	bf1f      	itttt	ne
 80004b8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004c0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004c4:	4770      	bxne	lr
 80004c6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004ca:	bf08      	it	eq
 80004cc:	4770      	bxeq	lr
 80004ce:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004d2:	bf04      	itt	eq
 80004d4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d8:	4770      	bxeq	lr
 80004da:	b530      	push	{r4, r5, lr}
 80004dc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004e4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e8:	e71c      	b.n	8000324 <__adddf3+0x138>
 80004ea:	bf00      	nop

080004ec <__aeabi_ul2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f04f 0500 	mov.w	r5, #0
 80004fa:	e00a      	b.n	8000512 <__aeabi_l2d+0x16>

080004fc <__aeabi_l2d>:
 80004fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000500:	bf08      	it	eq
 8000502:	4770      	bxeq	lr
 8000504:	b530      	push	{r4, r5, lr}
 8000506:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800050a:	d502      	bpl.n	8000512 <__aeabi_l2d+0x16>
 800050c:	4240      	negs	r0, r0
 800050e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000512:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000516:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800051a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800051e:	f43f aed8 	beq.w	80002d2 <__adddf3+0xe6>
 8000522:	f04f 0203 	mov.w	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000532:	bf18      	it	ne
 8000534:	3203      	addne	r2, #3
 8000536:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800053a:	f1c2 0320 	rsb	r3, r2, #32
 800053e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000542:	fa20 f002 	lsr.w	r0, r0, r2
 8000546:	fa01 fe03 	lsl.w	lr, r1, r3
 800054a:	ea40 000e 	orr.w	r0, r0, lr
 800054e:	fa21 f102 	lsr.w	r1, r1, r2
 8000552:	4414      	add	r4, r2
 8000554:	e6bd      	b.n	80002d2 <__adddf3+0xe6>
 8000556:	bf00      	nop

08000558 <__aeabi_dmul>:
 8000558:	b570      	push	{r4, r5, r6, lr}
 800055a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800055e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000562:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000566:	bf1d      	ittte	ne
 8000568:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800056c:	ea94 0f0c 	teqne	r4, ip
 8000570:	ea95 0f0c 	teqne	r5, ip
 8000574:	f000 f8de 	bleq	8000734 <__aeabi_dmul+0x1dc>
 8000578:	442c      	add	r4, r5
 800057a:	ea81 0603 	eor.w	r6, r1, r3
 800057e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000582:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000586:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800058a:	bf18      	it	ne
 800058c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000590:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000594:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000598:	d038      	beq.n	800060c <__aeabi_dmul+0xb4>
 800059a:	fba0 ce02 	umull	ip, lr, r0, r2
 800059e:	f04f 0500 	mov.w	r5, #0
 80005a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005a6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ae:	f04f 0600 	mov.w	r6, #0
 80005b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005b6:	f09c 0f00 	teq	ip, #0
 80005ba:	bf18      	it	ne
 80005bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005c0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005c4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005cc:	d204      	bcs.n	80005d8 <__aeabi_dmul+0x80>
 80005ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005d2:	416d      	adcs	r5, r5
 80005d4:	eb46 0606 	adc.w	r6, r6, r6
 80005d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005ec:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005f0:	bf88      	it	hi
 80005f2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005f6:	d81e      	bhi.n	8000636 <__aeabi_dmul+0xde>
 80005f8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005fc:	bf08      	it	eq
 80005fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000602:	f150 0000 	adcs.w	r0, r0, #0
 8000606:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000610:	ea46 0101 	orr.w	r1, r6, r1
 8000614:	ea40 0002 	orr.w	r0, r0, r2
 8000618:	ea81 0103 	eor.w	r1, r1, r3
 800061c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000620:	bfc2      	ittt	gt
 8000622:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000626:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800062a:	bd70      	popgt	{r4, r5, r6, pc}
 800062c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000630:	f04f 0e00 	mov.w	lr, #0
 8000634:	3c01      	subs	r4, #1
 8000636:	f300 80ab 	bgt.w	8000790 <__aeabi_dmul+0x238>
 800063a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800063e:	bfde      	ittt	le
 8000640:	2000      	movle	r0, #0
 8000642:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000646:	bd70      	pople	{r4, r5, r6, pc}
 8000648:	f1c4 0400 	rsb	r4, r4, #0
 800064c:	3c20      	subs	r4, #32
 800064e:	da35      	bge.n	80006bc <__aeabi_dmul+0x164>
 8000650:	340c      	adds	r4, #12
 8000652:	dc1b      	bgt.n	800068c <__aeabi_dmul+0x134>
 8000654:	f104 0414 	add.w	r4, r4, #20
 8000658:	f1c4 0520 	rsb	r5, r4, #32
 800065c:	fa00 f305 	lsl.w	r3, r0, r5
 8000660:	fa20 f004 	lsr.w	r0, r0, r4
 8000664:	fa01 f205 	lsl.w	r2, r1, r5
 8000668:	ea40 0002 	orr.w	r0, r0, r2
 800066c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000670:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000674:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000678:	fa21 f604 	lsr.w	r6, r1, r4
 800067c:	eb42 0106 	adc.w	r1, r2, r6
 8000680:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000684:	bf08      	it	eq
 8000686:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800068a:	bd70      	pop	{r4, r5, r6, pc}
 800068c:	f1c4 040c 	rsb	r4, r4, #12
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f304 	lsl.w	r3, r0, r4
 8000698:	fa20 f005 	lsr.w	r0, r0, r5
 800069c:	fa01 f204 	lsl.w	r2, r1, r4
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006ac:	f141 0100 	adc.w	r1, r1, #0
 80006b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006b4:	bf08      	it	eq
 80006b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f1c4 0520 	rsb	r5, r4, #32
 80006c0:	fa00 f205 	lsl.w	r2, r0, r5
 80006c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c8:	fa20 f304 	lsr.w	r3, r0, r4
 80006cc:	fa01 f205 	lsl.w	r2, r1, r5
 80006d0:	ea43 0302 	orr.w	r3, r3, r2
 80006d4:	fa21 f004 	lsr.w	r0, r1, r4
 80006d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006dc:	fa21 f204 	lsr.w	r2, r1, r4
 80006e0:	ea20 0002 	bic.w	r0, r0, r2
 80006e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f094 0f00 	teq	r4, #0
 80006f8:	d10f      	bne.n	800071a <__aeabi_dmul+0x1c2>
 80006fa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006fe:	0040      	lsls	r0, r0, #1
 8000700:	eb41 0101 	adc.w	r1, r1, r1
 8000704:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000708:	bf08      	it	eq
 800070a:	3c01      	subeq	r4, #1
 800070c:	d0f7      	beq.n	80006fe <__aeabi_dmul+0x1a6>
 800070e:	ea41 0106 	orr.w	r1, r1, r6
 8000712:	f095 0f00 	teq	r5, #0
 8000716:	bf18      	it	ne
 8000718:	4770      	bxne	lr
 800071a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800071e:	0052      	lsls	r2, r2, #1
 8000720:	eb43 0303 	adc.w	r3, r3, r3
 8000724:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000728:	bf08      	it	eq
 800072a:	3d01      	subeq	r5, #1
 800072c:	d0f7      	beq.n	800071e <__aeabi_dmul+0x1c6>
 800072e:	ea43 0306 	orr.w	r3, r3, r6
 8000732:	4770      	bx	lr
 8000734:	ea94 0f0c 	teq	r4, ip
 8000738:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800073c:	bf18      	it	ne
 800073e:	ea95 0f0c 	teqne	r5, ip
 8000742:	d00c      	beq.n	800075e <__aeabi_dmul+0x206>
 8000744:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000748:	bf18      	it	ne
 800074a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800074e:	d1d1      	bne.n	80006f4 <__aeabi_dmul+0x19c>
 8000750:	ea81 0103 	eor.w	r1, r1, r3
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	f04f 0000 	mov.w	r0, #0
 800075c:	bd70      	pop	{r4, r5, r6, pc}
 800075e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000762:	bf06      	itte	eq
 8000764:	4610      	moveq	r0, r2
 8000766:	4619      	moveq	r1, r3
 8000768:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800076c:	d019      	beq.n	80007a2 <__aeabi_dmul+0x24a>
 800076e:	ea94 0f0c 	teq	r4, ip
 8000772:	d102      	bne.n	800077a <__aeabi_dmul+0x222>
 8000774:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000778:	d113      	bne.n	80007a2 <__aeabi_dmul+0x24a>
 800077a:	ea95 0f0c 	teq	r5, ip
 800077e:	d105      	bne.n	800078c <__aeabi_dmul+0x234>
 8000780:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000784:	bf1c      	itt	ne
 8000786:	4610      	movne	r0, r2
 8000788:	4619      	movne	r1, r3
 800078a:	d10a      	bne.n	80007a2 <__aeabi_dmul+0x24a>
 800078c:	ea81 0103 	eor.w	r1, r1, r3
 8000790:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000794:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000798:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800079c:	f04f 0000 	mov.w	r0, #0
 80007a0:	bd70      	pop	{r4, r5, r6, pc}
 80007a2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007a6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007aa:	bd70      	pop	{r4, r5, r6, pc}

080007ac <__aeabi_ddiv>:
 80007ac:	b570      	push	{r4, r5, r6, lr}
 80007ae:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007b2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ba:	bf1d      	ittte	ne
 80007bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007c0:	ea94 0f0c 	teqne	r4, ip
 80007c4:	ea95 0f0c 	teqne	r5, ip
 80007c8:	f000 f8a7 	bleq	800091a <__aeabi_ddiv+0x16e>
 80007cc:	eba4 0405 	sub.w	r4, r4, r5
 80007d0:	ea81 0e03 	eor.w	lr, r1, r3
 80007d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007dc:	f000 8088 	beq.w	80008f0 <__aeabi_ddiv+0x144>
 80007e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007e4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000800:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000804:	429d      	cmp	r5, r3
 8000806:	bf08      	it	eq
 8000808:	4296      	cmpeq	r6, r2
 800080a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800080e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000812:	d202      	bcs.n	800081a <__aeabi_ddiv+0x6e>
 8000814:	085b      	lsrs	r3, r3, #1
 8000816:	ea4f 0232 	mov.w	r2, r2, rrx
 800081a:	1ab6      	subs	r6, r6, r2
 800081c:	eb65 0503 	sbc.w	r5, r5, r3
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800082a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	ebb6 0e02 	subs.w	lr, r6, r2
 800087a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800087e:	bf22      	ittt	cs
 8000880:	1ab6      	subcs	r6, r6, r2
 8000882:	4675      	movcs	r5, lr
 8000884:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000888:	ea55 0e06 	orrs.w	lr, r5, r6
 800088c:	d018      	beq.n	80008c0 <__aeabi_ddiv+0x114>
 800088e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000892:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000896:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800089a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800089e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008aa:	d1c0      	bne.n	800082e <__aeabi_ddiv+0x82>
 80008ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b0:	d10b      	bne.n	80008ca <__aeabi_ddiv+0x11e>
 80008b2:	ea41 0100 	orr.w	r1, r1, r0
 80008b6:	f04f 0000 	mov.w	r0, #0
 80008ba:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008be:	e7b6      	b.n	800082e <__aeabi_ddiv+0x82>
 80008c0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008c4:	bf04      	itt	eq
 80008c6:	4301      	orreq	r1, r0
 80008c8:	2000      	moveq	r0, #0
 80008ca:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ce:	bf88      	it	hi
 80008d0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008d4:	f63f aeaf 	bhi.w	8000636 <__aeabi_dmul+0xde>
 80008d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008dc:	bf04      	itt	eq
 80008de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008e6:	f150 0000 	adcs.w	r0, r0, #0
 80008ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	pop	{r4, r5, r6, pc}
 80008f0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008fc:	bfc2      	ittt	gt
 80008fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000902:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000906:	bd70      	popgt	{r4, r5, r6, pc}
 8000908:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800090c:	f04f 0e00 	mov.w	lr, #0
 8000910:	3c01      	subs	r4, #1
 8000912:	e690      	b.n	8000636 <__aeabi_dmul+0xde>
 8000914:	ea45 0e06 	orr.w	lr, r5, r6
 8000918:	e68d      	b.n	8000636 <__aeabi_dmul+0xde>
 800091a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800091e:	ea94 0f0c 	teq	r4, ip
 8000922:	bf08      	it	eq
 8000924:	ea95 0f0c 	teqeq	r5, ip
 8000928:	f43f af3b 	beq.w	80007a2 <__aeabi_dmul+0x24a>
 800092c:	ea94 0f0c 	teq	r4, ip
 8000930:	d10a      	bne.n	8000948 <__aeabi_ddiv+0x19c>
 8000932:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000936:	f47f af34 	bne.w	80007a2 <__aeabi_dmul+0x24a>
 800093a:	ea95 0f0c 	teq	r5, ip
 800093e:	f47f af25 	bne.w	800078c <__aeabi_dmul+0x234>
 8000942:	4610      	mov	r0, r2
 8000944:	4619      	mov	r1, r3
 8000946:	e72c      	b.n	80007a2 <__aeabi_dmul+0x24a>
 8000948:	ea95 0f0c 	teq	r5, ip
 800094c:	d106      	bne.n	800095c <__aeabi_ddiv+0x1b0>
 800094e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000952:	f43f aefd 	beq.w	8000750 <__aeabi_dmul+0x1f8>
 8000956:	4610      	mov	r0, r2
 8000958:	4619      	mov	r1, r3
 800095a:	e722      	b.n	80007a2 <__aeabi_dmul+0x24a>
 800095c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000960:	bf18      	it	ne
 8000962:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000966:	f47f aec5 	bne.w	80006f4 <__aeabi_dmul+0x19c>
 800096a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800096e:	f47f af0d 	bne.w	800078c <__aeabi_dmul+0x234>
 8000972:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000976:	f47f aeeb 	bne.w	8000750 <__aeabi_dmul+0x1f8>
 800097a:	e712      	b.n	80007a2 <__aeabi_dmul+0x24a>

0800097c <__gedf2>:
 800097c:	f04f 3cff 	mov.w	ip, #4294967295
 8000980:	e006      	b.n	8000990 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__ledf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	e002      	b.n	8000990 <__cmpdf2+0x4>
 800098a:	bf00      	nop

0800098c <__cmpdf2>:
 800098c:	f04f 0c01 	mov.w	ip, #1
 8000990:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000994:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000998:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800099c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009a0:	bf18      	it	ne
 80009a2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009a6:	d01b      	beq.n	80009e0 <__cmpdf2+0x54>
 80009a8:	b001      	add	sp, #4
 80009aa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009ae:	bf0c      	ite	eq
 80009b0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009b4:	ea91 0f03 	teqne	r1, r3
 80009b8:	bf02      	ittt	eq
 80009ba:	ea90 0f02 	teqeq	r0, r2
 80009be:	2000      	moveq	r0, #0
 80009c0:	4770      	bxeq	lr
 80009c2:	f110 0f00 	cmn.w	r0, #0
 80009c6:	ea91 0f03 	teq	r1, r3
 80009ca:	bf58      	it	pl
 80009cc:	4299      	cmppl	r1, r3
 80009ce:	bf08      	it	eq
 80009d0:	4290      	cmpeq	r0, r2
 80009d2:	bf2c      	ite	cs
 80009d4:	17d8      	asrcs	r0, r3, #31
 80009d6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009da:	f040 0001 	orr.w	r0, r0, #1
 80009de:	4770      	bx	lr
 80009e0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e8:	d102      	bne.n	80009f0 <__cmpdf2+0x64>
 80009ea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009ee:	d107      	bne.n	8000a00 <__cmpdf2+0x74>
 80009f0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f8:	d1d6      	bne.n	80009a8 <__cmpdf2+0x1c>
 80009fa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009fe:	d0d3      	beq.n	80009a8 <__cmpdf2+0x1c>
 8000a00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a04:	4770      	bx	lr
 8000a06:	bf00      	nop

08000a08 <__aeabi_cdrcmple>:
 8000a08:	4684      	mov	ip, r0
 8000a0a:	4610      	mov	r0, r2
 8000a0c:	4662      	mov	r2, ip
 8000a0e:	468c      	mov	ip, r1
 8000a10:	4619      	mov	r1, r3
 8000a12:	4663      	mov	r3, ip
 8000a14:	e000      	b.n	8000a18 <__aeabi_cdcmpeq>
 8000a16:	bf00      	nop

08000a18 <__aeabi_cdcmpeq>:
 8000a18:	b501      	push	{r0, lr}
 8000a1a:	f7ff ffb7 	bl	800098c <__cmpdf2>
 8000a1e:	2800      	cmp	r0, #0
 8000a20:	bf48      	it	mi
 8000a22:	f110 0f00 	cmnmi.w	r0, #0
 8000a26:	bd01      	pop	{r0, pc}

08000a28 <__aeabi_dcmpeq>:
 8000a28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a2c:	f7ff fff4 	bl	8000a18 <__aeabi_cdcmpeq>
 8000a30:	bf0c      	ite	eq
 8000a32:	2001      	moveq	r0, #1
 8000a34:	2000      	movne	r0, #0
 8000a36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3a:	bf00      	nop

08000a3c <__aeabi_dcmplt>:
 8000a3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a40:	f7ff ffea 	bl	8000a18 <__aeabi_cdcmpeq>
 8000a44:	bf34      	ite	cc
 8000a46:	2001      	movcc	r0, #1
 8000a48:	2000      	movcs	r0, #0
 8000a4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4e:	bf00      	nop

08000a50 <__aeabi_dcmple>:
 8000a50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a54:	f7ff ffe0 	bl	8000a18 <__aeabi_cdcmpeq>
 8000a58:	bf94      	ite	ls
 8000a5a:	2001      	movls	r0, #1
 8000a5c:	2000      	movhi	r0, #0
 8000a5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a62:	bf00      	nop

08000a64 <__aeabi_dcmpge>:
 8000a64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a68:	f7ff ffce 	bl	8000a08 <__aeabi_cdrcmple>
 8000a6c:	bf94      	ite	ls
 8000a6e:	2001      	movls	r0, #1
 8000a70:	2000      	movhi	r0, #0
 8000a72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a76:	bf00      	nop

08000a78 <__aeabi_dcmpgt>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff ffc4 	bl	8000a08 <__aeabi_cdrcmple>
 8000a80:	bf34      	ite	cc
 8000a82:	2001      	movcc	r0, #1
 8000a84:	2000      	movcs	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmpun>:
 8000a8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a94:	d102      	bne.n	8000a9c <__aeabi_dcmpun+0x10>
 8000a96:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9a:	d10a      	bne.n	8000ab2 <__aeabi_dcmpun+0x26>
 8000a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa4:	d102      	bne.n	8000aac <__aeabi_dcmpun+0x20>
 8000aa6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aaa:	d102      	bne.n	8000ab2 <__aeabi_dcmpun+0x26>
 8000aac:	f04f 0000 	mov.w	r0, #0
 8000ab0:	4770      	bx	lr
 8000ab2:	f04f 0001 	mov.w	r0, #1
 8000ab6:	4770      	bx	lr

08000ab8 <__aeabi_d2iz>:
 8000ab8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000abc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ac0:	d215      	bcs.n	8000aee <__aeabi_d2iz+0x36>
 8000ac2:	d511      	bpl.n	8000ae8 <__aeabi_d2iz+0x30>
 8000ac4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000acc:	d912      	bls.n	8000af4 <__aeabi_d2iz+0x3c>
 8000ace:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ad2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ad6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ada:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ade:	fa23 f002 	lsr.w	r0, r3, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	4240      	negne	r0, r0
 8000ae6:	4770      	bx	lr
 8000ae8:	f04f 0000 	mov.w	r0, #0
 8000aec:	4770      	bx	lr
 8000aee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000af2:	d105      	bne.n	8000b00 <__aeabi_d2iz+0x48>
 8000af4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af8:	bf08      	it	eq
 8000afa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000afe:	4770      	bx	lr
 8000b00:	f04f 0000 	mov.w	r0, #0
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_d2f>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b10:	bf24      	itt	cs
 8000b12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b1a:	d90d      	bls.n	8000b38 <__aeabi_d2f+0x30>
 8000b1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b30:	bf08      	it	eq
 8000b32:	f020 0001 	biceq.w	r0, r0, #1
 8000b36:	4770      	bx	lr
 8000b38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b3c:	d121      	bne.n	8000b82 <__aeabi_d2f+0x7a>
 8000b3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b42:	bfbc      	itt	lt
 8000b44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b48:	4770      	bxlt	lr
 8000b4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b52:	f1c2 0218 	rsb	r2, r2, #24
 8000b56:	f1c2 0c20 	rsb	ip, r2, #32
 8000b5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b62:	bf18      	it	ne
 8000b64:	f040 0001 	orrne.w	r0, r0, #1
 8000b68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b74:	ea40 000c 	orr.w	r0, r0, ip
 8000b78:	fa23 f302 	lsr.w	r3, r3, r2
 8000b7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b80:	e7cc      	b.n	8000b1c <__aeabi_d2f+0x14>
 8000b82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b86:	d107      	bne.n	8000b98 <__aeabi_d2f+0x90>
 8000b88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b8c:	bf1e      	ittt	ne
 8000b8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b96:	4770      	bxne	lr
 8000b98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ba0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b96e 	b.w	8000e9c <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468c      	mov	ip, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	f040 8083 	bne.w	8000cee <__udivmoddi4+0x116>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d947      	bls.n	8000c7e <__udivmoddi4+0xa6>
 8000bee:	fab2 f282 	clz	r2, r2
 8000bf2:	b142      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	f1c2 0020 	rsb	r0, r2, #32
 8000bf8:	fa24 f000 	lsr.w	r0, r4, r0
 8000bfc:	4091      	lsls	r1, r2
 8000bfe:	4097      	lsls	r7, r2
 8000c00:	ea40 0c01 	orr.w	ip, r0, r1
 8000c04:	4094      	lsls	r4, r2
 8000c06:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c0a:	0c23      	lsrs	r3, r4, #16
 8000c0c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c10:	fa1f fe87 	uxth.w	lr, r7
 8000c14:	fb08 c116 	mls	r1, r8, r6, ip
 8000c18:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c20:	4299      	cmp	r1, r3
 8000c22:	d909      	bls.n	8000c38 <__udivmoddi4+0x60>
 8000c24:	18fb      	adds	r3, r7, r3
 8000c26:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2a:	f080 8119 	bcs.w	8000e60 <__udivmoddi4+0x288>
 8000c2e:	4299      	cmp	r1, r3
 8000c30:	f240 8116 	bls.w	8000e60 <__udivmoddi4+0x288>
 8000c34:	3e02      	subs	r6, #2
 8000c36:	443b      	add	r3, r7
 8000c38:	1a5b      	subs	r3, r3, r1
 8000c3a:	b2a4      	uxth	r4, r4
 8000c3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c40:	fb08 3310 	mls	r3, r8, r0, r3
 8000c44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c48:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c4c:	45a6      	cmp	lr, r4
 8000c4e:	d909      	bls.n	8000c64 <__udivmoddi4+0x8c>
 8000c50:	193c      	adds	r4, r7, r4
 8000c52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c56:	f080 8105 	bcs.w	8000e64 <__udivmoddi4+0x28c>
 8000c5a:	45a6      	cmp	lr, r4
 8000c5c:	f240 8102 	bls.w	8000e64 <__udivmoddi4+0x28c>
 8000c60:	3802      	subs	r0, #2
 8000c62:	443c      	add	r4, r7
 8000c64:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c68:	eba4 040e 	sub.w	r4, r4, lr
 8000c6c:	2600      	movs	r6, #0
 8000c6e:	b11d      	cbz	r5, 8000c78 <__udivmoddi4+0xa0>
 8000c70:	40d4      	lsrs	r4, r2
 8000c72:	2300      	movs	r3, #0
 8000c74:	e9c5 4300 	strd	r4, r3, [r5]
 8000c78:	4631      	mov	r1, r6
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	b902      	cbnz	r2, 8000c82 <__udivmoddi4+0xaa>
 8000c80:	deff      	udf	#255	; 0xff
 8000c82:	fab2 f282 	clz	r2, r2
 8000c86:	2a00      	cmp	r2, #0
 8000c88:	d150      	bne.n	8000d2c <__udivmoddi4+0x154>
 8000c8a:	1bcb      	subs	r3, r1, r7
 8000c8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c90:	fa1f f887 	uxth.w	r8, r7
 8000c94:	2601      	movs	r6, #1
 8000c96:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c9a:	0c21      	lsrs	r1, r4, #16
 8000c9c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ca0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ca4:	fb08 f30c 	mul.w	r3, r8, ip
 8000ca8:	428b      	cmp	r3, r1
 8000caa:	d907      	bls.n	8000cbc <__udivmoddi4+0xe4>
 8000cac:	1879      	adds	r1, r7, r1
 8000cae:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cb2:	d202      	bcs.n	8000cba <__udivmoddi4+0xe2>
 8000cb4:	428b      	cmp	r3, r1
 8000cb6:	f200 80e9 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cba:	4684      	mov	ip, r0
 8000cbc:	1ac9      	subs	r1, r1, r3
 8000cbe:	b2a3      	uxth	r3, r4
 8000cc0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cc4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cc8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000ccc:	fb08 f800 	mul.w	r8, r8, r0
 8000cd0:	45a0      	cmp	r8, r4
 8000cd2:	d907      	bls.n	8000ce4 <__udivmoddi4+0x10c>
 8000cd4:	193c      	adds	r4, r7, r4
 8000cd6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cda:	d202      	bcs.n	8000ce2 <__udivmoddi4+0x10a>
 8000cdc:	45a0      	cmp	r8, r4
 8000cde:	f200 80d9 	bhi.w	8000e94 <__udivmoddi4+0x2bc>
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	eba4 0408 	sub.w	r4, r4, r8
 8000ce8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cec:	e7bf      	b.n	8000c6e <__udivmoddi4+0x96>
 8000cee:	428b      	cmp	r3, r1
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x12e>
 8000cf2:	2d00      	cmp	r5, #0
 8000cf4:	f000 80b1 	beq.w	8000e5a <__udivmoddi4+0x282>
 8000cf8:	2600      	movs	r6, #0
 8000cfa:	e9c5 0100 	strd	r0, r1, [r5]
 8000cfe:	4630      	mov	r0, r6
 8000d00:	4631      	mov	r1, r6
 8000d02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d06:	fab3 f683 	clz	r6, r3
 8000d0a:	2e00      	cmp	r6, #0
 8000d0c:	d14a      	bne.n	8000da4 <__udivmoddi4+0x1cc>
 8000d0e:	428b      	cmp	r3, r1
 8000d10:	d302      	bcc.n	8000d18 <__udivmoddi4+0x140>
 8000d12:	4282      	cmp	r2, r0
 8000d14:	f200 80b8 	bhi.w	8000e88 <__udivmoddi4+0x2b0>
 8000d18:	1a84      	subs	r4, r0, r2
 8000d1a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d1e:	2001      	movs	r0, #1
 8000d20:	468c      	mov	ip, r1
 8000d22:	2d00      	cmp	r5, #0
 8000d24:	d0a8      	beq.n	8000c78 <__udivmoddi4+0xa0>
 8000d26:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d2a:	e7a5      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000d2c:	f1c2 0320 	rsb	r3, r2, #32
 8000d30:	fa20 f603 	lsr.w	r6, r0, r3
 8000d34:	4097      	lsls	r7, r2
 8000d36:	fa01 f002 	lsl.w	r0, r1, r2
 8000d3a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d3e:	40d9      	lsrs	r1, r3
 8000d40:	4330      	orrs	r0, r6
 8000d42:	0c03      	lsrs	r3, r0, #16
 8000d44:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d48:	fa1f f887 	uxth.w	r8, r7
 8000d4c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d50:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d54:	fb06 f108 	mul.w	r1, r6, r8
 8000d58:	4299      	cmp	r1, r3
 8000d5a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d5e:	d909      	bls.n	8000d74 <__udivmoddi4+0x19c>
 8000d60:	18fb      	adds	r3, r7, r3
 8000d62:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d66:	f080 808d 	bcs.w	8000e84 <__udivmoddi4+0x2ac>
 8000d6a:	4299      	cmp	r1, r3
 8000d6c:	f240 808a 	bls.w	8000e84 <__udivmoddi4+0x2ac>
 8000d70:	3e02      	subs	r6, #2
 8000d72:	443b      	add	r3, r7
 8000d74:	1a5b      	subs	r3, r3, r1
 8000d76:	b281      	uxth	r1, r0
 8000d78:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d7c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d80:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d84:	fb00 f308 	mul.w	r3, r0, r8
 8000d88:	428b      	cmp	r3, r1
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x1c4>
 8000d8c:	1879      	adds	r1, r7, r1
 8000d8e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d92:	d273      	bcs.n	8000e7c <__udivmoddi4+0x2a4>
 8000d94:	428b      	cmp	r3, r1
 8000d96:	d971      	bls.n	8000e7c <__udivmoddi4+0x2a4>
 8000d98:	3802      	subs	r0, #2
 8000d9a:	4439      	add	r1, r7
 8000d9c:	1acb      	subs	r3, r1, r3
 8000d9e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000da2:	e778      	b.n	8000c96 <__udivmoddi4+0xbe>
 8000da4:	f1c6 0c20 	rsb	ip, r6, #32
 8000da8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dac:	fa22 f30c 	lsr.w	r3, r2, ip
 8000db0:	431c      	orrs	r4, r3
 8000db2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000db6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dba:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dbe:	fa21 f10c 	lsr.w	r1, r1, ip
 8000dc2:	431f      	orrs	r7, r3
 8000dc4:	0c3b      	lsrs	r3, r7, #16
 8000dc6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dca:	fa1f f884 	uxth.w	r8, r4
 8000dce:	fb0e 1119 	mls	r1, lr, r9, r1
 8000dd2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000dd6:	fb09 fa08 	mul.w	sl, r9, r8
 8000dda:	458a      	cmp	sl, r1
 8000ddc:	fa02 f206 	lsl.w	r2, r2, r6
 8000de0:	fa00 f306 	lsl.w	r3, r0, r6
 8000de4:	d908      	bls.n	8000df8 <__udivmoddi4+0x220>
 8000de6:	1861      	adds	r1, r4, r1
 8000de8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dec:	d248      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000dee:	458a      	cmp	sl, r1
 8000df0:	d946      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000df2:	f1a9 0902 	sub.w	r9, r9, #2
 8000df6:	4421      	add	r1, r4
 8000df8:	eba1 010a 	sub.w	r1, r1, sl
 8000dfc:	b2bf      	uxth	r7, r7
 8000dfe:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e02:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e06:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e0a:	fb00 f808 	mul.w	r8, r0, r8
 8000e0e:	45b8      	cmp	r8, r7
 8000e10:	d907      	bls.n	8000e22 <__udivmoddi4+0x24a>
 8000e12:	19e7      	adds	r7, r4, r7
 8000e14:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e18:	d22e      	bcs.n	8000e78 <__udivmoddi4+0x2a0>
 8000e1a:	45b8      	cmp	r8, r7
 8000e1c:	d92c      	bls.n	8000e78 <__udivmoddi4+0x2a0>
 8000e1e:	3802      	subs	r0, #2
 8000e20:	4427      	add	r7, r4
 8000e22:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e26:	eba7 0708 	sub.w	r7, r7, r8
 8000e2a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e2e:	454f      	cmp	r7, r9
 8000e30:	46c6      	mov	lr, r8
 8000e32:	4649      	mov	r1, r9
 8000e34:	d31a      	bcc.n	8000e6c <__udivmoddi4+0x294>
 8000e36:	d017      	beq.n	8000e68 <__udivmoddi4+0x290>
 8000e38:	b15d      	cbz	r5, 8000e52 <__udivmoddi4+0x27a>
 8000e3a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e3e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e42:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e46:	40f2      	lsrs	r2, r6
 8000e48:	ea4c 0202 	orr.w	r2, ip, r2
 8000e4c:	40f7      	lsrs	r7, r6
 8000e4e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e52:	2600      	movs	r6, #0
 8000e54:	4631      	mov	r1, r6
 8000e56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e5a:	462e      	mov	r6, r5
 8000e5c:	4628      	mov	r0, r5
 8000e5e:	e70b      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000e60:	4606      	mov	r6, r0
 8000e62:	e6e9      	b.n	8000c38 <__udivmoddi4+0x60>
 8000e64:	4618      	mov	r0, r3
 8000e66:	e6fd      	b.n	8000c64 <__udivmoddi4+0x8c>
 8000e68:	4543      	cmp	r3, r8
 8000e6a:	d2e5      	bcs.n	8000e38 <__udivmoddi4+0x260>
 8000e6c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e70:	eb69 0104 	sbc.w	r1, r9, r4
 8000e74:	3801      	subs	r0, #1
 8000e76:	e7df      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	e7d2      	b.n	8000e22 <__udivmoddi4+0x24a>
 8000e7c:	4660      	mov	r0, ip
 8000e7e:	e78d      	b.n	8000d9c <__udivmoddi4+0x1c4>
 8000e80:	4681      	mov	r9, r0
 8000e82:	e7b9      	b.n	8000df8 <__udivmoddi4+0x220>
 8000e84:	4666      	mov	r6, ip
 8000e86:	e775      	b.n	8000d74 <__udivmoddi4+0x19c>
 8000e88:	4630      	mov	r0, r6
 8000e8a:	e74a      	b.n	8000d22 <__udivmoddi4+0x14a>
 8000e8c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e90:	4439      	add	r1, r7
 8000e92:	e713      	b.n	8000cbc <__udivmoddi4+0xe4>
 8000e94:	3802      	subs	r0, #2
 8000e96:	443c      	add	r4, r7
 8000e98:	e724      	b.n	8000ce4 <__udivmoddi4+0x10c>
 8000e9a:	bf00      	nop

08000e9c <__aeabi_idiv0>:
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop

08000ea0 <MadgwickAHRSupdate>:
// Functions

//---------------------------------------------------------------------------------------------------
// AHRS algorithm update

void MadgwickAHRSupdate(float gx, float gy, float gz, float ax, float ay, float az, float mx, float my, float mz) {
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b0ae      	sub	sp, #184	; 0xb8
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
 8000eaa:	edc7 0a08 	vstr	s1, [r7, #32]
 8000eae:	ed87 1a07 	vstr	s2, [r7, #28]
 8000eb2:	edc7 1a06 	vstr	s3, [r7, #24]
 8000eb6:	ed87 2a05 	vstr	s4, [r7, #20]
 8000eba:	edc7 2a04 	vstr	s5, [r7, #16]
 8000ebe:	ed87 3a03 	vstr	s6, [r7, #12]
 8000ec2:	edc7 3a02 	vstr	s7, [r7, #8]
 8000ec6:	ed87 4a01 	vstr	s8, [r7, #4]
	float qDot1, qDot2, qDot3, qDot4;
	float hx, hy;
	float _2q0mx, _2q0my, _2q0mz, _2q1mx, _2bx, _2bz, _4bx, _4bz, _2q0, _2q1, _2q2, _2q3, _2q0q2, _2q2q3, q0q0, q0q1, q0q2, q0q3, q1q1, q1q2, q1q3, q2q2, q2q3, q3q3;

	// Use IMU algorithm if magnetometer measurement invalid (avoids NaN in magnetometer normalisation)
	if((mx == 0.0f) && (my == 0.0f) && (mz == 0.0f)) {
 8000eca:	edd7 7a03 	vldr	s15, [r7, #12]
 8000ece:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000ed2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ed6:	d11d      	bne.n	8000f14 <MadgwickAHRSupdate+0x74>
 8000ed8:	edd7 7a02 	vldr	s15, [r7, #8]
 8000edc:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000ee0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ee4:	d116      	bne.n	8000f14 <MadgwickAHRSupdate+0x74>
 8000ee6:	edd7 7a01 	vldr	s15, [r7, #4]
 8000eea:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000eee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ef2:	d10f      	bne.n	8000f14 <MadgwickAHRSupdate+0x74>
		MadgwickAHRSupdateIMU(gx, gy, gz, ax, ay, az);
 8000ef4:	edd7 2a04 	vldr	s5, [r7, #16]
 8000ef8:	ed97 2a05 	vldr	s4, [r7, #20]
 8000efc:	edd7 1a06 	vldr	s3, [r7, #24]
 8000f00:	ed97 1a07 	vldr	s2, [r7, #28]
 8000f04:	edd7 0a08 	vldr	s1, [r7, #32]
 8000f08:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 8000f0c:	f000 fede 	bl	8001ccc <MadgwickAHRSupdateIMU>
		return;
 8000f10:	f000 becc 	b.w	8001cac <MadgwickAHRSupdate+0xe0c>
	}

	// Rate of change of quaternion from gyroscope
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 8000f14:	4be6      	ldr	r3, [pc, #920]	; (80012b0 <MadgwickAHRSupdate+0x410>)
 8000f16:	edd3 7a00 	vldr	s15, [r3]
 8000f1a:	eeb1 7a67 	vneg.f32	s14, s15
 8000f1e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8000f22:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000f26:	4be3      	ldr	r3, [pc, #908]	; (80012b4 <MadgwickAHRSupdate+0x414>)
 8000f28:	edd3 6a00 	vldr	s13, [r3]
 8000f2c:	edd7 7a08 	vldr	s15, [r7, #32]
 8000f30:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000f34:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000f38:	4bdf      	ldr	r3, [pc, #892]	; (80012b8 <MadgwickAHRSupdate+0x418>)
 8000f3a:	edd3 6a00 	vldr	s13, [r3]
 8000f3e:	edd7 7a07 	vldr	s15, [r7, #28]
 8000f42:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000f46:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f4a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8000f4e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f52:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
	qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 8000f56:	4bd9      	ldr	r3, [pc, #868]	; (80012bc <MadgwickAHRSupdate+0x41c>)
 8000f58:	ed93 7a00 	vldr	s14, [r3]
 8000f5c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8000f60:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000f64:	4bd3      	ldr	r3, [pc, #844]	; (80012b4 <MadgwickAHRSupdate+0x414>)
 8000f66:	edd3 6a00 	vldr	s13, [r3]
 8000f6a:	edd7 7a07 	vldr	s15, [r7, #28]
 8000f6e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000f72:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000f76:	4bd0      	ldr	r3, [pc, #832]	; (80012b8 <MadgwickAHRSupdate+0x418>)
 8000f78:	edd3 6a00 	vldr	s13, [r3]
 8000f7c:	edd7 7a08 	vldr	s15, [r7, #32]
 8000f80:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000f84:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f88:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8000f8c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f90:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
	qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 8000f94:	4bc9      	ldr	r3, [pc, #804]	; (80012bc <MadgwickAHRSupdate+0x41c>)
 8000f96:	ed93 7a00 	vldr	s14, [r3]
 8000f9a:	edd7 7a08 	vldr	s15, [r7, #32]
 8000f9e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000fa2:	4bc3      	ldr	r3, [pc, #780]	; (80012b0 <MadgwickAHRSupdate+0x410>)
 8000fa4:	edd3 6a00 	vldr	s13, [r3]
 8000fa8:	edd7 7a07 	vldr	s15, [r7, #28]
 8000fac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000fb0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000fb4:	4bc0      	ldr	r3, [pc, #768]	; (80012b8 <MadgwickAHRSupdate+0x418>)
 8000fb6:	edd3 6a00 	vldr	s13, [r3]
 8000fba:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8000fbe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000fc2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000fc6:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8000fca:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000fce:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
	qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 8000fd2:	4bba      	ldr	r3, [pc, #744]	; (80012bc <MadgwickAHRSupdate+0x41c>)
 8000fd4:	ed93 7a00 	vldr	s14, [r3]
 8000fd8:	edd7 7a07 	vldr	s15, [r7, #28]
 8000fdc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000fe0:	4bb3      	ldr	r3, [pc, #716]	; (80012b0 <MadgwickAHRSupdate+0x410>)
 8000fe2:	edd3 6a00 	vldr	s13, [r3]
 8000fe6:	edd7 7a08 	vldr	s15, [r7, #32]
 8000fea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000fee:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000ff2:	4bb0      	ldr	r3, [pc, #704]	; (80012b4 <MadgwickAHRSupdate+0x414>)
 8000ff4:	edd3 6a00 	vldr	s13, [r3]
 8000ff8:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8000ffc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001000:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001004:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001008:	ee67 7a87 	vmul.f32	s15, s15, s14
 800100c:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8

	// Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
	if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 8001010:	edd7 7a06 	vldr	s15, [r7, #24]
 8001014:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001018:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800101c:	d10e      	bne.n	800103c <MadgwickAHRSupdate+0x19c>
 800101e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001022:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001026:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800102a:	d107      	bne.n	800103c <MadgwickAHRSupdate+0x19c>
 800102c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001030:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001034:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001038:	f000 85ac 	beq.w	8001b94 <MadgwickAHRSupdate+0xcf4>

		// Normalise accelerometer measurement
		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 800103c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001040:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001044:	edd7 7a05 	vldr	s15, [r7, #20]
 8001048:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800104c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001050:	edd7 7a04 	vldr	s15, [r7, #16]
 8001054:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001058:	ee77 7a27 	vadd.f32	s15, s14, s15
 800105c:	eeb0 0a67 	vmov.f32	s0, s15
 8001060:	f001 f958 	bl	8002314 <invSqrt>
 8001064:	ed87 0a29 	vstr	s0, [r7, #164]	; 0xa4
		ax *= recipNorm;
 8001068:	ed97 7a06 	vldr	s14, [r7, #24]
 800106c:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8001070:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001074:	edc7 7a06 	vstr	s15, [r7, #24]
		ay *= recipNorm;
 8001078:	ed97 7a05 	vldr	s14, [r7, #20]
 800107c:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8001080:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001084:	edc7 7a05 	vstr	s15, [r7, #20]
		az *= recipNorm;   
 8001088:	ed97 7a04 	vldr	s14, [r7, #16]
 800108c:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8001090:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001094:	edc7 7a04 	vstr	s15, [r7, #16]

		// Normalise magnetometer measurement
		recipNorm = invSqrt(mx * mx + my * my + mz * mz);
 8001098:	edd7 7a03 	vldr	s15, [r7, #12]
 800109c:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80010a0:	edd7 7a02 	vldr	s15, [r7, #8]
 80010a4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80010a8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80010ac:	edd7 7a01 	vldr	s15, [r7, #4]
 80010b0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80010b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010b8:	eeb0 0a67 	vmov.f32	s0, s15
 80010bc:	f001 f92a 	bl	8002314 <invSqrt>
 80010c0:	ed87 0a29 	vstr	s0, [r7, #164]	; 0xa4
		mx *= recipNorm;
 80010c4:	ed97 7a03 	vldr	s14, [r7, #12]
 80010c8:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80010cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010d0:	edc7 7a03 	vstr	s15, [r7, #12]
		my *= recipNorm;
 80010d4:	ed97 7a02 	vldr	s14, [r7, #8]
 80010d8:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80010dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010e0:	edc7 7a02 	vstr	s15, [r7, #8]
		mz *= recipNorm;
 80010e4:	ed97 7a01 	vldr	s14, [r7, #4]
 80010e8:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80010ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010f0:	edc7 7a01 	vstr	s15, [r7, #4]

		// Auxiliary variables to avoid repeated arithmetic
		_2q0mx = 2.0f * q0 * mx;
 80010f4:	4b71      	ldr	r3, [pc, #452]	; (80012bc <MadgwickAHRSupdate+0x41c>)
 80010f6:	edd3 7a00 	vldr	s15, [r3]
 80010fa:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80010fe:	ed97 7a03 	vldr	s14, [r7, #12]
 8001102:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001106:	edc7 7a28 	vstr	s15, [r7, #160]	; 0xa0
		_2q0my = 2.0f * q0 * my;
 800110a:	4b6c      	ldr	r3, [pc, #432]	; (80012bc <MadgwickAHRSupdate+0x41c>)
 800110c:	edd3 7a00 	vldr	s15, [r3]
 8001110:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001114:	ed97 7a02 	vldr	s14, [r7, #8]
 8001118:	ee67 7a27 	vmul.f32	s15, s14, s15
 800111c:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c
		_2q0mz = 2.0f * q0 * mz;
 8001120:	4b66      	ldr	r3, [pc, #408]	; (80012bc <MadgwickAHRSupdate+0x41c>)
 8001122:	edd3 7a00 	vldr	s15, [r3]
 8001126:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800112a:	ed97 7a01 	vldr	s14, [r7, #4]
 800112e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001132:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
		_2q1mx = 2.0f * q1 * mx;
 8001136:	4b5e      	ldr	r3, [pc, #376]	; (80012b0 <MadgwickAHRSupdate+0x410>)
 8001138:	edd3 7a00 	vldr	s15, [r3]
 800113c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001140:	ed97 7a03 	vldr	s14, [r7, #12]
 8001144:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001148:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
		_2q0 = 2.0f * q0;
 800114c:	4b5b      	ldr	r3, [pc, #364]	; (80012bc <MadgwickAHRSupdate+0x41c>)
 800114e:	edd3 7a00 	vldr	s15, [r3]
 8001152:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001156:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
		_2q1 = 2.0f * q1;
 800115a:	4b55      	ldr	r3, [pc, #340]	; (80012b0 <MadgwickAHRSupdate+0x410>)
 800115c:	edd3 7a00 	vldr	s15, [r3]
 8001160:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001164:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
		_2q2 = 2.0f * q2;
 8001168:	4b52      	ldr	r3, [pc, #328]	; (80012b4 <MadgwickAHRSupdate+0x414>)
 800116a:	edd3 7a00 	vldr	s15, [r3]
 800116e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001172:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
		_2q3 = 2.0f * q3;
 8001176:	4b50      	ldr	r3, [pc, #320]	; (80012b8 <MadgwickAHRSupdate+0x418>)
 8001178:	edd3 7a00 	vldr	s15, [r3]
 800117c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001180:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
		_2q0q2 = 2.0f * q0 * q2;
 8001184:	4b4d      	ldr	r3, [pc, #308]	; (80012bc <MadgwickAHRSupdate+0x41c>)
 8001186:	edd3 7a00 	vldr	s15, [r3]
 800118a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800118e:	4b49      	ldr	r3, [pc, #292]	; (80012b4 <MadgwickAHRSupdate+0x414>)
 8001190:	edd3 7a00 	vldr	s15, [r3]
 8001194:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001198:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
		_2q2q3 = 2.0f * q2 * q3;
 800119c:	4b45      	ldr	r3, [pc, #276]	; (80012b4 <MadgwickAHRSupdate+0x414>)
 800119e:	edd3 7a00 	vldr	s15, [r3]
 80011a2:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80011a6:	4b44      	ldr	r3, [pc, #272]	; (80012b8 <MadgwickAHRSupdate+0x418>)
 80011a8:	edd3 7a00 	vldr	s15, [r3]
 80011ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011b0:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
		q0q0 = q0 * q0;
 80011b4:	4b41      	ldr	r3, [pc, #260]	; (80012bc <MadgwickAHRSupdate+0x41c>)
 80011b6:	ed93 7a00 	vldr	s14, [r3]
 80011ba:	4b40      	ldr	r3, [pc, #256]	; (80012bc <MadgwickAHRSupdate+0x41c>)
 80011bc:	edd3 7a00 	vldr	s15, [r3]
 80011c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011c4:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
		q0q1 = q0 * q1;
 80011c8:	4b3c      	ldr	r3, [pc, #240]	; (80012bc <MadgwickAHRSupdate+0x41c>)
 80011ca:	ed93 7a00 	vldr	s14, [r3]
 80011ce:	4b38      	ldr	r3, [pc, #224]	; (80012b0 <MadgwickAHRSupdate+0x410>)
 80011d0:	edd3 7a00 	vldr	s15, [r3]
 80011d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011d8:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
		q0q2 = q0 * q2;
 80011dc:	4b37      	ldr	r3, [pc, #220]	; (80012bc <MadgwickAHRSupdate+0x41c>)
 80011de:	ed93 7a00 	vldr	s14, [r3]
 80011e2:	4b34      	ldr	r3, [pc, #208]	; (80012b4 <MadgwickAHRSupdate+0x414>)
 80011e4:	edd3 7a00 	vldr	s15, [r3]
 80011e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011ec:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
		q0q3 = q0 * q3;
 80011f0:	4b32      	ldr	r3, [pc, #200]	; (80012bc <MadgwickAHRSupdate+0x41c>)
 80011f2:	ed93 7a00 	vldr	s14, [r3]
 80011f6:	4b30      	ldr	r3, [pc, #192]	; (80012b8 <MadgwickAHRSupdate+0x418>)
 80011f8:	edd3 7a00 	vldr	s15, [r3]
 80011fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001200:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
		q1q1 = q1 * q1;
 8001204:	4b2a      	ldr	r3, [pc, #168]	; (80012b0 <MadgwickAHRSupdate+0x410>)
 8001206:	ed93 7a00 	vldr	s14, [r3]
 800120a:	4b29      	ldr	r3, [pc, #164]	; (80012b0 <MadgwickAHRSupdate+0x410>)
 800120c:	edd3 7a00 	vldr	s15, [r3]
 8001210:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001214:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
		q1q2 = q1 * q2;
 8001218:	4b25      	ldr	r3, [pc, #148]	; (80012b0 <MadgwickAHRSupdate+0x410>)
 800121a:	ed93 7a00 	vldr	s14, [r3]
 800121e:	4b25      	ldr	r3, [pc, #148]	; (80012b4 <MadgwickAHRSupdate+0x414>)
 8001220:	edd3 7a00 	vldr	s15, [r3]
 8001224:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001228:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
		q1q3 = q1 * q3;
 800122c:	4b20      	ldr	r3, [pc, #128]	; (80012b0 <MadgwickAHRSupdate+0x410>)
 800122e:	ed93 7a00 	vldr	s14, [r3]
 8001232:	4b21      	ldr	r3, [pc, #132]	; (80012b8 <MadgwickAHRSupdate+0x418>)
 8001234:	edd3 7a00 	vldr	s15, [r3]
 8001238:	ee67 7a27 	vmul.f32	s15, s14, s15
 800123c:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
		q2q2 = q2 * q2;
 8001240:	4b1c      	ldr	r3, [pc, #112]	; (80012b4 <MadgwickAHRSupdate+0x414>)
 8001242:	ed93 7a00 	vldr	s14, [r3]
 8001246:	4b1b      	ldr	r3, [pc, #108]	; (80012b4 <MadgwickAHRSupdate+0x414>)
 8001248:	edd3 7a00 	vldr	s15, [r3]
 800124c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001250:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
		q2q3 = q2 * q3;
 8001254:	4b17      	ldr	r3, [pc, #92]	; (80012b4 <MadgwickAHRSupdate+0x414>)
 8001256:	ed93 7a00 	vldr	s14, [r3]
 800125a:	4b17      	ldr	r3, [pc, #92]	; (80012b8 <MadgwickAHRSupdate+0x418>)
 800125c:	edd3 7a00 	vldr	s15, [r3]
 8001260:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001264:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
		q3q3 = q3 * q3;
 8001268:	4b13      	ldr	r3, [pc, #76]	; (80012b8 <MadgwickAHRSupdate+0x418>)
 800126a:	ed93 7a00 	vldr	s14, [r3]
 800126e:	4b12      	ldr	r3, [pc, #72]	; (80012b8 <MadgwickAHRSupdate+0x418>)
 8001270:	edd3 7a00 	vldr	s15, [r3]
 8001274:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001278:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54

		// Reference direction of Earth's magnetic field
		hx = mx * q0q0 - _2q0my * q3 + _2q0mz * q2 + mx * q1q1 + _2q1 * my * q2 + _2q1 * mz * q3 - mx * q2q2 - mx * q3q3;
 800127c:	ed97 7a03 	vldr	s14, [r7, #12]
 8001280:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8001284:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001288:	4b0b      	ldr	r3, [pc, #44]	; (80012b8 <MadgwickAHRSupdate+0x418>)
 800128a:	edd3 6a00 	vldr	s13, [r3]
 800128e:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8001292:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001296:	ee37 7a67 	vsub.f32	s14, s14, s15
 800129a:	4b06      	ldr	r3, [pc, #24]	; (80012b4 <MadgwickAHRSupdate+0x414>)
 800129c:	edd3 6a00 	vldr	s13, [r3]
 80012a0:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 80012a4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80012a8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80012ac:	e008      	b.n	80012c0 <MadgwickAHRSupdate+0x420>
 80012ae:	bf00      	nop
 80012b0:	20000214 	.word	0x20000214
 80012b4:	20000218 	.word	0x20000218
 80012b8:	2000021c 	.word	0x2000021c
 80012bc:	20000004 	.word	0x20000004
 80012c0:	edd7 6a03 	vldr	s13, [r7, #12]
 80012c4:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 80012c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80012cc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80012d0:	edd7 6a23 	vldr	s13, [r7, #140]	; 0x8c
 80012d4:	edd7 7a02 	vldr	s15, [r7, #8]
 80012d8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80012dc:	4bf5      	ldr	r3, [pc, #980]	; (80016b4 <MadgwickAHRSupdate+0x814>)
 80012de:	edd3 7a00 	vldr	s15, [r3]
 80012e2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80012e6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80012ea:	edd7 6a23 	vldr	s13, [r7, #140]	; 0x8c
 80012ee:	edd7 7a01 	vldr	s15, [r7, #4]
 80012f2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80012f6:	4bf0      	ldr	r3, [pc, #960]	; (80016b8 <MadgwickAHRSupdate+0x818>)
 80012f8:	edd3 7a00 	vldr	s15, [r3]
 80012fc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001300:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001304:	edd7 6a03 	vldr	s13, [r7, #12]
 8001308:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 800130c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001310:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001314:	edd7 6a03 	vldr	s13, [r7, #12]
 8001318:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 800131c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001320:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001324:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
		hy = _2q0mx * q3 + my * q0q0 - _2q0mz * q1 + _2q1mx * q2 - my * q1q1 + my * q2q2 + _2q2 * mz * q3 - my * q3q3;
 8001328:	4be3      	ldr	r3, [pc, #908]	; (80016b8 <MadgwickAHRSupdate+0x818>)
 800132a:	ed93 7a00 	vldr	s14, [r3]
 800132e:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8001332:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001336:	edd7 6a02 	vldr	s13, [r7, #8]
 800133a:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 800133e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001342:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001346:	4bdd      	ldr	r3, [pc, #884]	; (80016bc <MadgwickAHRSupdate+0x81c>)
 8001348:	edd3 6a00 	vldr	s13, [r3]
 800134c:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 8001350:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001354:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001358:	4bd6      	ldr	r3, [pc, #856]	; (80016b4 <MadgwickAHRSupdate+0x814>)
 800135a:	edd3 6a00 	vldr	s13, [r3]
 800135e:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8001362:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001366:	ee37 7a27 	vadd.f32	s14, s14, s15
 800136a:	edd7 6a02 	vldr	s13, [r7, #8]
 800136e:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8001372:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001376:	ee37 7a67 	vsub.f32	s14, s14, s15
 800137a:	edd7 6a02 	vldr	s13, [r7, #8]
 800137e:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001382:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001386:	ee37 7a27 	vadd.f32	s14, s14, s15
 800138a:	edd7 6a22 	vldr	s13, [r7, #136]	; 0x88
 800138e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001392:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001396:	4bc8      	ldr	r3, [pc, #800]	; (80016b8 <MadgwickAHRSupdate+0x818>)
 8001398:	edd3 7a00 	vldr	s15, [r3]
 800139c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013a0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80013a4:	edd7 6a02 	vldr	s13, [r7, #8]
 80013a8:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80013ac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013b0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013b4:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
		_2bx = sqrt(hx * hx + hy * hy);
 80013b8:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 80013bc:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80013c0:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 80013c4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80013c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013cc:	ee17 0a90 	vmov	r0, s15
 80013d0:	f7ff f86a 	bl	80004a8 <__aeabi_f2d>
 80013d4:	4602      	mov	r2, r0
 80013d6:	460b      	mov	r3, r1
 80013d8:	ec43 2b10 	vmov	d0, r2, r3
 80013dc:	f010 ffdc 	bl	8012398 <sqrt>
 80013e0:	ec53 2b10 	vmov	r2, r3, d0
 80013e4:	4610      	mov	r0, r2
 80013e6:	4619      	mov	r1, r3
 80013e8:	f7ff fb8e 	bl	8000b08 <__aeabi_d2f>
 80013ec:	4603      	mov	r3, r0
 80013ee:	64bb      	str	r3, [r7, #72]	; 0x48
		_2bz = -_2q0mx * q2 + _2q0my * q1 + mz * q0q0 + _2q1mx * q3 - mz * q1q1 + _2q2 * my * q3 - mz * q2q2 + mz * q3q3;
 80013f0:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 80013f4:	eeb1 7a67 	vneg.f32	s14, s15
 80013f8:	4bae      	ldr	r3, [pc, #696]	; (80016b4 <MadgwickAHRSupdate+0x814>)
 80013fa:	edd3 7a00 	vldr	s15, [r3]
 80013fe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001402:	4bae      	ldr	r3, [pc, #696]	; (80016bc <MadgwickAHRSupdate+0x81c>)
 8001404:	edd3 6a00 	vldr	s13, [r3]
 8001408:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 800140c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001410:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001414:	edd7 6a01 	vldr	s13, [r7, #4]
 8001418:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 800141c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001420:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001424:	4ba4      	ldr	r3, [pc, #656]	; (80016b8 <MadgwickAHRSupdate+0x818>)
 8001426:	edd3 6a00 	vldr	s13, [r3]
 800142a:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 800142e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001432:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001436:	edd7 6a01 	vldr	s13, [r7, #4]
 800143a:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 800143e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001442:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001446:	edd7 6a22 	vldr	s13, [r7, #136]	; 0x88
 800144a:	edd7 7a02 	vldr	s15, [r7, #8]
 800144e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001452:	4b99      	ldr	r3, [pc, #612]	; (80016b8 <MadgwickAHRSupdate+0x818>)
 8001454:	edd3 7a00 	vldr	s15, [r3]
 8001458:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800145c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001460:	edd7 6a01 	vldr	s13, [r7, #4]
 8001464:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001468:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800146c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001470:	edd7 6a01 	vldr	s13, [r7, #4]
 8001474:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001478:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800147c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001480:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
		_4bx = 2.0f * _2bx;
 8001484:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001488:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800148c:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
		_4bz = 2.0f * _2bz;
 8001490:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001494:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001498:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

		// Gradient decent algorithm corrective step
		s0 = -_2q2 * (2.0f * q1q3 - _2q0q2 - ax) + _2q1 * (2.0f * q0q1 + _2q2q3 - ay) - _2bz * q2 * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (-_2bx * q3 + _2bz * q1) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + _2bx * q2 * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 800149c:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 80014a0:	eeb1 7a67 	vneg.f32	s14, s15
 80014a4:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 80014a8:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80014ac:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 80014b0:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80014b4:	edd7 7a06 	vldr	s15, [r7, #24]
 80014b8:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80014bc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80014c0:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 80014c4:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80014c8:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 80014cc:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80014d0:	edd7 7a05 	vldr	s15, [r7, #20]
 80014d4:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80014d8:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 80014dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014e0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80014e4:	4b73      	ldr	r3, [pc, #460]	; (80016b4 <MadgwickAHRSupdate+0x814>)
 80014e6:	edd3 6a00 	vldr	s13, [r3]
 80014ea:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80014ee:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80014f2:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 80014f6:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80014fa:	ee36 6a67 	vsub.f32	s12, s12, s15
 80014fe:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001502:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001506:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800150a:	ee26 6a27 	vmul.f32	s12, s12, s15
 800150e:	edd7 5a18 	vldr	s11, [r7, #96]	; 0x60
 8001512:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8001516:	ee75 5ae7 	vsub.f32	s11, s11, s15
 800151a:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800151e:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001522:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001526:	edd7 7a03 	vldr	s15, [r7, #12]
 800152a:	ee76 7a67 	vsub.f32	s15, s12, s15
 800152e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001532:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001536:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800153a:	eef1 6a67 	vneg.f32	s13, s15
 800153e:	4b5e      	ldr	r3, [pc, #376]	; (80016b8 <MadgwickAHRSupdate+0x818>)
 8001540:	edd3 7a00 	vldr	s15, [r3]
 8001544:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001548:	4b5c      	ldr	r3, [pc, #368]	; (80016bc <MadgwickAHRSupdate+0x81c>)
 800154a:	ed93 6a00 	vldr	s12, [r3]
 800154e:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001552:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001556:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800155a:	ed97 6a19 	vldr	s12, [r7, #100]	; 0x64
 800155e:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8001562:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001566:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800156a:	ee26 6a27 	vmul.f32	s12, s12, s15
 800156e:	edd7 5a1d 	vldr	s11, [r7, #116]	; 0x74
 8001572:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8001576:	ee75 5aa7 	vadd.f32	s11, s11, s15
 800157a:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800157e:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001582:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001586:	edd7 7a02 	vldr	s15, [r7, #8]
 800158a:	ee76 7a67 	vsub.f32	s15, s12, s15
 800158e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001592:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001596:	4b47      	ldr	r3, [pc, #284]	; (80016b4 <MadgwickAHRSupdate+0x814>)
 8001598:	edd3 6a00 	vldr	s13, [r3]
 800159c:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80015a0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80015a4:	ed97 6a1c 	vldr	s12, [r7, #112]	; 0x70
 80015a8:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 80015ac:	ee36 6a27 	vadd.f32	s12, s12, s15
 80015b0:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80015b4:	ee26 6a27 	vmul.f32	s12, s12, s15
 80015b8:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 80015bc:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 80015c0:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80015c4:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80015c8:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80015cc:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80015d0:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80015d4:	ee36 6a27 	vadd.f32	s12, s12, s15
 80015d8:	edd7 7a01 	vldr	s15, [r7, #4]
 80015dc:	ee76 7a67 	vsub.f32	s15, s12, s15
 80015e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015e8:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
		s1 = _2q3 * (2.0f * q1q3 - _2q0q2 - ax) + _2q0 * (2.0f * q0q1 + _2q2q3 - ay) - 4.0f * q1 * (1 - 2.0f * q1q1 - 2.0f * q2q2 - az) + _2bz * q3 * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (_2bx * q2 + _2bz * q0) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + (_2bx * q3 - _4bz * q1) * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 80015ec:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 80015f0:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80015f4:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 80015f8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80015fc:	edd7 7a06 	vldr	s15, [r7, #24]
 8001600:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001604:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8001608:	ee27 7a27 	vmul.f32	s14, s14, s15
 800160c:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8001610:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001614:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8001618:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800161c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001620:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001624:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 8001628:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800162c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001630:	4b22      	ldr	r3, [pc, #136]	; (80016bc <MadgwickAHRSupdate+0x81c>)
 8001632:	edd3 7a00 	vldr	s15, [r3]
 8001636:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 800163a:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800163e:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8001642:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001646:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800164a:	ee36 6a67 	vsub.f32	s12, s12, s15
 800164e:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001652:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001656:	ee36 6a67 	vsub.f32	s12, s12, s15
 800165a:	edd7 7a04 	vldr	s15, [r7, #16]
 800165e:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001662:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001666:	ee37 7a67 	vsub.f32	s14, s14, s15
 800166a:	4b13      	ldr	r3, [pc, #76]	; (80016b8 <MadgwickAHRSupdate+0x818>)
 800166c:	edd3 6a00 	vldr	s13, [r3]
 8001670:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001674:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001678:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800167c:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001680:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001684:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001688:	ee36 6a67 	vsub.f32	s12, s12, s15
 800168c:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001690:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001694:	edd7 5a18 	vldr	s11, [r7, #96]	; 0x60
 8001698:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 800169c:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80016a0:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80016a4:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80016a8:	ee36 6a27 	vadd.f32	s12, s12, s15
 80016ac:	edd7 7a03 	vldr	s15, [r7, #12]
 80016b0:	e006      	b.n	80016c0 <MadgwickAHRSupdate+0x820>
 80016b2:	bf00      	nop
 80016b4:	20000218 	.word	0x20000218
 80016b8:	2000021c 	.word	0x2000021c
 80016bc:	20000214 	.word	0x20000214
 80016c0:	ee76 7a67 	vsub.f32	s15, s12, s15
 80016c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80016c8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80016cc:	4bf6      	ldr	r3, [pc, #984]	; (8001aa8 <MadgwickAHRSupdate+0xc08>)
 80016ce:	edd3 6a00 	vldr	s13, [r3]
 80016d2:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80016d6:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80016da:	4bf4      	ldr	r3, [pc, #976]	; (8001aac <MadgwickAHRSupdate+0xc0c>)
 80016dc:	ed93 6a00 	vldr	s12, [r3]
 80016e0:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80016e4:	ee66 7a27 	vmul.f32	s15, s12, s15
 80016e8:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80016ec:	ed97 6a19 	vldr	s12, [r7, #100]	; 0x64
 80016f0:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 80016f4:	ee36 6a67 	vsub.f32	s12, s12, s15
 80016f8:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80016fc:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001700:	edd7 5a1d 	vldr	s11, [r7, #116]	; 0x74
 8001704:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8001708:	ee75 5aa7 	vadd.f32	s11, s11, s15
 800170c:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001710:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001714:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001718:	edd7 7a02 	vldr	s15, [r7, #8]
 800171c:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001720:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001724:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001728:	4be1      	ldr	r3, [pc, #900]	; (8001ab0 <MadgwickAHRSupdate+0xc10>)
 800172a:	edd3 6a00 	vldr	s13, [r3]
 800172e:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001732:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001736:	4bdf      	ldr	r3, [pc, #892]	; (8001ab4 <MadgwickAHRSupdate+0xc14>)
 8001738:	ed93 6a00 	vldr	s12, [r3]
 800173c:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001740:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001744:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001748:	ed97 6a1c 	vldr	s12, [r7, #112]	; 0x70
 800174c:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8001750:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001754:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001758:	ee26 6a27 	vmul.f32	s12, s12, s15
 800175c:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8001760:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8001764:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001768:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 800176c:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001770:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001774:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001778:	ee36 6a27 	vadd.f32	s12, s12, s15
 800177c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001780:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001784:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001788:	ee77 7a27 	vadd.f32	s15, s14, s15
 800178c:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
		s2 = -_2q0 * (2.0f * q1q3 - _2q0q2 - ax) + _2q3 * (2.0f * q0q1 + _2q2q3 - ay) - 4.0f * q2 * (1 - 2.0f * q1q1 - 2.0f * q2q2 - az) + (-_4bx * q2 - _2bz * q0) * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (_2bx * q1 + _2bz * q3) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + (_2bx * q0 - _4bz * q2) * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8001790:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 8001794:	eeb1 7a67 	vneg.f32	s14, s15
 8001798:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 800179c:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80017a0:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 80017a4:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80017a8:	edd7 7a06 	vldr	s15, [r7, #24]
 80017ac:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80017b0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80017b4:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 80017b8:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80017bc:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 80017c0:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80017c4:	edd7 7a05 	vldr	s15, [r7, #20]
 80017c8:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80017cc:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 80017d0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80017d4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80017d8:	4bb3      	ldr	r3, [pc, #716]	; (8001aa8 <MadgwickAHRSupdate+0xc08>)
 80017da:	edd3 7a00 	vldr	s15, [r3]
 80017de:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 80017e2:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80017e6:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 80017ea:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80017ee:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 80017f2:	ee36 6a67 	vsub.f32	s12, s12, s15
 80017f6:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80017fa:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80017fe:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001802:	edd7 7a04 	vldr	s15, [r7, #16]
 8001806:	ee76 7a67 	vsub.f32	s15, s12, s15
 800180a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800180e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001812:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001816:	eef1 6a67 	vneg.f32	s13, s15
 800181a:	4ba3      	ldr	r3, [pc, #652]	; (8001aa8 <MadgwickAHRSupdate+0xc08>)
 800181c:	edd3 7a00 	vldr	s15, [r3]
 8001820:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001824:	4ba1      	ldr	r3, [pc, #644]	; (8001aac <MadgwickAHRSupdate+0xc0c>)
 8001826:	ed93 6a00 	vldr	s12, [r3]
 800182a:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800182e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001832:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001836:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800183a:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 800183e:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001842:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001846:	ee36 6a67 	vsub.f32	s12, s12, s15
 800184a:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800184e:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001852:	edd7 5a18 	vldr	s11, [r7, #96]	; 0x60
 8001856:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 800185a:	ee75 5ae7 	vsub.f32	s11, s11, s15
 800185e:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001862:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001866:	ee36 6a27 	vadd.f32	s12, s12, s15
 800186a:	edd7 7a03 	vldr	s15, [r7, #12]
 800186e:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001872:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001876:	ee37 7a27 	vadd.f32	s14, s14, s15
 800187a:	4b8e      	ldr	r3, [pc, #568]	; (8001ab4 <MadgwickAHRSupdate+0xc14>)
 800187c:	edd3 6a00 	vldr	s13, [r3]
 8001880:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001884:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001888:	4b89      	ldr	r3, [pc, #548]	; (8001ab0 <MadgwickAHRSupdate+0xc10>)
 800188a:	ed93 6a00 	vldr	s12, [r3]
 800188e:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001892:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001896:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800189a:	ed97 6a19 	vldr	s12, [r7, #100]	; 0x64
 800189e:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 80018a2:	ee36 6a67 	vsub.f32	s12, s12, s15
 80018a6:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80018aa:	ee26 6a27 	vmul.f32	s12, s12, s15
 80018ae:	edd7 5a1d 	vldr	s11, [r7, #116]	; 0x74
 80018b2:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80018b6:	ee75 5aa7 	vadd.f32	s11, s11, s15
 80018ba:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80018be:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80018c2:	ee36 6a27 	vadd.f32	s12, s12, s15
 80018c6:	edd7 7a02 	vldr	s15, [r7, #8]
 80018ca:	ee76 7a67 	vsub.f32	s15, s12, s15
 80018ce:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018d2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80018d6:	4b75      	ldr	r3, [pc, #468]	; (8001aac <MadgwickAHRSupdate+0xc0c>)
 80018d8:	edd3 6a00 	vldr	s13, [r3]
 80018dc:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80018e0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80018e4:	4b70      	ldr	r3, [pc, #448]	; (8001aa8 <MadgwickAHRSupdate+0xc08>)
 80018e6:	ed93 6a00 	vldr	s12, [r3]
 80018ea:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80018ee:	ee66 7a27 	vmul.f32	s15, s12, s15
 80018f2:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80018f6:	ed97 6a1c 	vldr	s12, [r7, #112]	; 0x70
 80018fa:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 80018fe:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001902:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001906:	ee26 6a27 	vmul.f32	s12, s12, s15
 800190a:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 800190e:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8001912:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001916:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 800191a:	ee75 5ae7 	vsub.f32	s11, s11, s15
 800191e:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001922:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001926:	ee36 6a27 	vadd.f32	s12, s12, s15
 800192a:	edd7 7a01 	vldr	s15, [r7, #4]
 800192e:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001932:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001936:	ee77 7a27 	vadd.f32	s15, s14, s15
 800193a:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
		s3 = _2q1 * (2.0f * q1q3 - _2q0q2 - ax) + _2q2 * (2.0f * q0q1 + _2q2q3 - ay) + (-_4bx * q3 + _2bz * q1) * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (-_2bx * q0 + _2bz * q2) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + _2bx * q1 * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 800193e:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8001942:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001946:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 800194a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800194e:	edd7 7a06 	vldr	s15, [r7, #24]
 8001952:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001956:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 800195a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800195e:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8001962:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001966:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 800196a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800196e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001972:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001976:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 800197a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800197e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001982:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001986:	eef1 6a67 	vneg.f32	s13, s15
 800198a:	4b49      	ldr	r3, [pc, #292]	; (8001ab0 <MadgwickAHRSupdate+0xc10>)
 800198c:	edd3 7a00 	vldr	s15, [r3]
 8001990:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001994:	4b47      	ldr	r3, [pc, #284]	; (8001ab4 <MadgwickAHRSupdate+0xc14>)
 8001996:	ed93 6a00 	vldr	s12, [r3]
 800199a:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800199e:	ee66 7a27 	vmul.f32	s15, s12, s15
 80019a2:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80019a6:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 80019aa:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80019ae:	ee36 6a67 	vsub.f32	s12, s12, s15
 80019b2:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80019b6:	ee36 6a67 	vsub.f32	s12, s12, s15
 80019ba:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80019be:	ee26 6a27 	vmul.f32	s12, s12, s15
 80019c2:	edd7 5a18 	vldr	s11, [r7, #96]	; 0x60
 80019c6:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 80019ca:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80019ce:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80019d2:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80019d6:	ee36 6a27 	vadd.f32	s12, s12, s15
 80019da:	edd7 7a03 	vldr	s15, [r7, #12]
 80019de:	ee76 7a67 	vsub.f32	s15, s12, s15
 80019e2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019e6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80019ea:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80019ee:	eef1 6a67 	vneg.f32	s13, s15
 80019f2:	4b2e      	ldr	r3, [pc, #184]	; (8001aac <MadgwickAHRSupdate+0xc0c>)
 80019f4:	edd3 7a00 	vldr	s15, [r3]
 80019f8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80019fc:	4b2a      	ldr	r3, [pc, #168]	; (8001aa8 <MadgwickAHRSupdate+0xc08>)
 80019fe:	ed93 6a00 	vldr	s12, [r3]
 8001a02:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001a06:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001a0a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001a0e:	ed97 6a19 	vldr	s12, [r7, #100]	; 0x64
 8001a12:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8001a16:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001a1a:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001a1e:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001a22:	edd7 5a1d 	vldr	s11, [r7, #116]	; 0x74
 8001a26:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8001a2a:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8001a2e:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001a32:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001a36:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001a3a:	edd7 7a02 	vldr	s15, [r7, #8]
 8001a3e:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001a42:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a46:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a4a:	4b1a      	ldr	r3, [pc, #104]	; (8001ab4 <MadgwickAHRSupdate+0xc14>)
 8001a4c:	edd3 6a00 	vldr	s13, [r3]
 8001a50:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001a54:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001a58:	ed97 6a1c 	vldr	s12, [r7, #112]	; 0x70
 8001a5c:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8001a60:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001a64:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001a68:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001a6c:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8001a70:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8001a74:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001a78:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001a7c:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001a80:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001a84:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001a88:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001a8c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001a90:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001a94:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a98:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a9c:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
		recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 8001aa0:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001aa4:	e008      	b.n	8001ab8 <MadgwickAHRSupdate+0xc18>
 8001aa6:	bf00      	nop
 8001aa8:	20000218 	.word	0x20000218
 8001aac:	20000004 	.word	0x20000004
 8001ab0:	2000021c 	.word	0x2000021c
 8001ab4:	20000214 	.word	0x20000214
 8001ab8:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001abc:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001ac0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001ac4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001ac8:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001acc:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001ad0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001ad4:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001ad8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001adc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ae0:	eeb0 0a67 	vmov.f32	s0, s15
 8001ae4:	f000 fc16 	bl	8002314 <invSqrt>
 8001ae8:	ed87 0a29 	vstr	s0, [r7, #164]	; 0xa4
		s0 *= recipNorm;
 8001aec:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8001af0:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8001af4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001af8:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
		s1 *= recipNorm;
 8001afc:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8001b00:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8001b04:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b08:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
		s2 *= recipNorm;
 8001b0c:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8001b10:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8001b14:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b18:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
		s3 *= recipNorm;
 8001b1c:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8001b20:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8001b24:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b28:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c

		// Apply feedback step
		qDot1 -= beta * s0;
 8001b2c:	4b61      	ldr	r3, [pc, #388]	; (8001cb4 <MadgwickAHRSupdate+0xe14>)
 8001b2e:	ed93 7a00 	vldr	s14, [r3]
 8001b32:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001b36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b3a:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 8001b3e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b42:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
		qDot2 -= beta * s1;
 8001b46:	4b5b      	ldr	r3, [pc, #364]	; (8001cb4 <MadgwickAHRSupdate+0xe14>)
 8001b48:	ed93 7a00 	vldr	s14, [r3]
 8001b4c:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001b50:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b54:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 8001b58:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b5c:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
		qDot3 -= beta * s2;
 8001b60:	4b54      	ldr	r3, [pc, #336]	; (8001cb4 <MadgwickAHRSupdate+0xe14>)
 8001b62:	ed93 7a00 	vldr	s14, [r3]
 8001b66:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001b6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b6e:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 8001b72:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b76:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
		qDot4 -= beta * s3;
 8001b7a:	4b4e      	ldr	r3, [pc, #312]	; (8001cb4 <MadgwickAHRSupdate+0xe14>)
 8001b7c:	ed93 7a00 	vldr	s14, [r3]
 8001b80:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001b84:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b88:	ed97 7a2a 	vldr	s14, [r7, #168]	; 0xa8
 8001b8c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b90:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8
	}

	// Integrate rate of change of quaternion to yield quaternion
	q0 += qDot1 * (1.0f / sampleFreq);
 8001b94:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 8001b98:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8001cb8 <MadgwickAHRSupdate+0xe18>
 8001b9c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001ba0:	4b46      	ldr	r3, [pc, #280]	; (8001cbc <MadgwickAHRSupdate+0xe1c>)
 8001ba2:	edd3 7a00 	vldr	s15, [r3]
 8001ba6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001baa:	4b44      	ldr	r3, [pc, #272]	; (8001cbc <MadgwickAHRSupdate+0xe1c>)
 8001bac:	edc3 7a00 	vstr	s15, [r3]
	q1 += qDot2 * (1.0f / sampleFreq);
 8001bb0:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8001bb4:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8001cb8 <MadgwickAHRSupdate+0xe18>
 8001bb8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001bbc:	4b40      	ldr	r3, [pc, #256]	; (8001cc0 <MadgwickAHRSupdate+0xe20>)
 8001bbe:	edd3 7a00 	vldr	s15, [r3]
 8001bc2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bc6:	4b3e      	ldr	r3, [pc, #248]	; (8001cc0 <MadgwickAHRSupdate+0xe20>)
 8001bc8:	edc3 7a00 	vstr	s15, [r3]
	q2 += qDot3 * (1.0f / sampleFreq);
 8001bcc:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8001bd0:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8001cb8 <MadgwickAHRSupdate+0xe18>
 8001bd4:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001bd8:	4b3a      	ldr	r3, [pc, #232]	; (8001cc4 <MadgwickAHRSupdate+0xe24>)
 8001bda:	edd3 7a00 	vldr	s15, [r3]
 8001bde:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001be2:	4b38      	ldr	r3, [pc, #224]	; (8001cc4 <MadgwickAHRSupdate+0xe24>)
 8001be4:	edc3 7a00 	vstr	s15, [r3]
	q3 += qDot4 * (1.0f / sampleFreq);
 8001be8:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8001bec:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8001cb8 <MadgwickAHRSupdate+0xe18>
 8001bf0:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001bf4:	4b34      	ldr	r3, [pc, #208]	; (8001cc8 <MadgwickAHRSupdate+0xe28>)
 8001bf6:	edd3 7a00 	vldr	s15, [r3]
 8001bfa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bfe:	4b32      	ldr	r3, [pc, #200]	; (8001cc8 <MadgwickAHRSupdate+0xe28>)
 8001c00:	edc3 7a00 	vstr	s15, [r3]

	// Normalise quaternion
	recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8001c04:	4b2d      	ldr	r3, [pc, #180]	; (8001cbc <MadgwickAHRSupdate+0xe1c>)
 8001c06:	ed93 7a00 	vldr	s14, [r3]
 8001c0a:	4b2c      	ldr	r3, [pc, #176]	; (8001cbc <MadgwickAHRSupdate+0xe1c>)
 8001c0c:	edd3 7a00 	vldr	s15, [r3]
 8001c10:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c14:	4b2a      	ldr	r3, [pc, #168]	; (8001cc0 <MadgwickAHRSupdate+0xe20>)
 8001c16:	edd3 6a00 	vldr	s13, [r3]
 8001c1a:	4b29      	ldr	r3, [pc, #164]	; (8001cc0 <MadgwickAHRSupdate+0xe20>)
 8001c1c:	edd3 7a00 	vldr	s15, [r3]
 8001c20:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c24:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001c28:	4b26      	ldr	r3, [pc, #152]	; (8001cc4 <MadgwickAHRSupdate+0xe24>)
 8001c2a:	edd3 6a00 	vldr	s13, [r3]
 8001c2e:	4b25      	ldr	r3, [pc, #148]	; (8001cc4 <MadgwickAHRSupdate+0xe24>)
 8001c30:	edd3 7a00 	vldr	s15, [r3]
 8001c34:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c38:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001c3c:	4b22      	ldr	r3, [pc, #136]	; (8001cc8 <MadgwickAHRSupdate+0xe28>)
 8001c3e:	edd3 6a00 	vldr	s13, [r3]
 8001c42:	4b21      	ldr	r3, [pc, #132]	; (8001cc8 <MadgwickAHRSupdate+0xe28>)
 8001c44:	edd3 7a00 	vldr	s15, [r3]
 8001c48:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c4c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c50:	eeb0 0a67 	vmov.f32	s0, s15
 8001c54:	f000 fb5e 	bl	8002314 <invSqrt>
 8001c58:	ed87 0a29 	vstr	s0, [r7, #164]	; 0xa4
	q0 *= recipNorm;
 8001c5c:	4b17      	ldr	r3, [pc, #92]	; (8001cbc <MadgwickAHRSupdate+0xe1c>)
 8001c5e:	ed93 7a00 	vldr	s14, [r3]
 8001c62:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8001c66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c6a:	4b14      	ldr	r3, [pc, #80]	; (8001cbc <MadgwickAHRSupdate+0xe1c>)
 8001c6c:	edc3 7a00 	vstr	s15, [r3]
	q1 *= recipNorm;
 8001c70:	4b13      	ldr	r3, [pc, #76]	; (8001cc0 <MadgwickAHRSupdate+0xe20>)
 8001c72:	ed93 7a00 	vldr	s14, [r3]
 8001c76:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8001c7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c7e:	4b10      	ldr	r3, [pc, #64]	; (8001cc0 <MadgwickAHRSupdate+0xe20>)
 8001c80:	edc3 7a00 	vstr	s15, [r3]
	q2 *= recipNorm;
 8001c84:	4b0f      	ldr	r3, [pc, #60]	; (8001cc4 <MadgwickAHRSupdate+0xe24>)
 8001c86:	ed93 7a00 	vldr	s14, [r3]
 8001c8a:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8001c8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c92:	4b0c      	ldr	r3, [pc, #48]	; (8001cc4 <MadgwickAHRSupdate+0xe24>)
 8001c94:	edc3 7a00 	vstr	s15, [r3]
	q3 *= recipNorm;
 8001c98:	4b0b      	ldr	r3, [pc, #44]	; (8001cc8 <MadgwickAHRSupdate+0xe28>)
 8001c9a:	ed93 7a00 	vldr	s14, [r3]
 8001c9e:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8001ca2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ca6:	4b08      	ldr	r3, [pc, #32]	; (8001cc8 <MadgwickAHRSupdate+0xe28>)
 8001ca8:	edc3 7a00 	vstr	s15, [r3]
}
 8001cac:	37b8      	adds	r7, #184	; 0xb8
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	20000000 	.word	0x20000000
 8001cb8:	3ba3d70a 	.word	0x3ba3d70a
 8001cbc:	20000004 	.word	0x20000004
 8001cc0:	20000214 	.word	0x20000214
 8001cc4:	20000218 	.word	0x20000218
 8001cc8:	2000021c 	.word	0x2000021c

08001ccc <MadgwickAHRSupdateIMU>:

//---------------------------------------------------------------------------------------------------
// IMU algorithm update

void MadgwickAHRSupdateIMU(float gx, float gy, float gz, float ax, float ay, float az) {
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b09c      	sub	sp, #112	; 0x70
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	ed87 0a05 	vstr	s0, [r7, #20]
 8001cd6:	edc7 0a04 	vstr	s1, [r7, #16]
 8001cda:	ed87 1a03 	vstr	s2, [r7, #12]
 8001cde:	edc7 1a02 	vstr	s3, [r7, #8]
 8001ce2:	ed87 2a01 	vstr	s4, [r7, #4]
 8001ce6:	edc7 2a00 	vstr	s5, [r7]
	float s0, s1, s2, s3;
	float qDot1, qDot2, qDot3, qDot4;
	float _2q0, _2q1, _2q2, _2q3, _4q0, _4q1, _4q2 ,_8q1, _8q2, q0q0, q1q1, q2q2, q3q3;

	// Rate of change of quaternion from gyroscope
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 8001cea:	4bee      	ldr	r3, [pc, #952]	; (80020a4 <MadgwickAHRSupdateIMU+0x3d8>)
 8001cec:	edd3 7a00 	vldr	s15, [r3]
 8001cf0:	eeb1 7a67 	vneg.f32	s14, s15
 8001cf4:	edd7 7a05 	vldr	s15, [r7, #20]
 8001cf8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001cfc:	4bea      	ldr	r3, [pc, #936]	; (80020a8 <MadgwickAHRSupdateIMU+0x3dc>)
 8001cfe:	edd3 6a00 	vldr	s13, [r3]
 8001d02:	edd7 7a04 	vldr	s15, [r7, #16]
 8001d06:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d0a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001d0e:	4be7      	ldr	r3, [pc, #924]	; (80020ac <MadgwickAHRSupdateIMU+0x3e0>)
 8001d10:	edd3 6a00 	vldr	s13, [r3]
 8001d14:	edd7 7a03 	vldr	s15, [r7, #12]
 8001d18:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d1c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d20:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001d24:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d28:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
	qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 8001d2c:	4be0      	ldr	r3, [pc, #896]	; (80020b0 <MadgwickAHRSupdateIMU+0x3e4>)
 8001d2e:	ed93 7a00 	vldr	s14, [r3]
 8001d32:	edd7 7a05 	vldr	s15, [r7, #20]
 8001d36:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d3a:	4bdb      	ldr	r3, [pc, #876]	; (80020a8 <MadgwickAHRSupdateIMU+0x3dc>)
 8001d3c:	edd3 6a00 	vldr	s13, [r3]
 8001d40:	edd7 7a03 	vldr	s15, [r7, #12]
 8001d44:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d48:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d4c:	4bd7      	ldr	r3, [pc, #860]	; (80020ac <MadgwickAHRSupdateIMU+0x3e0>)
 8001d4e:	edd3 6a00 	vldr	s13, [r3]
 8001d52:	edd7 7a04 	vldr	s15, [r7, #16]
 8001d56:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d5a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d5e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001d62:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d66:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
	qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 8001d6a:	4bd1      	ldr	r3, [pc, #836]	; (80020b0 <MadgwickAHRSupdateIMU+0x3e4>)
 8001d6c:	ed93 7a00 	vldr	s14, [r3]
 8001d70:	edd7 7a04 	vldr	s15, [r7, #16]
 8001d74:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d78:	4bca      	ldr	r3, [pc, #808]	; (80020a4 <MadgwickAHRSupdateIMU+0x3d8>)
 8001d7a:	edd3 6a00 	vldr	s13, [r3]
 8001d7e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001d82:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d86:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001d8a:	4bc8      	ldr	r3, [pc, #800]	; (80020ac <MadgwickAHRSupdateIMU+0x3e0>)
 8001d8c:	edd3 6a00 	vldr	s13, [r3]
 8001d90:	edd7 7a05 	vldr	s15, [r7, #20]
 8001d94:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d98:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d9c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001da0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001da4:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
	qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 8001da8:	4bc1      	ldr	r3, [pc, #772]	; (80020b0 <MadgwickAHRSupdateIMU+0x3e4>)
 8001daa:	ed93 7a00 	vldr	s14, [r3]
 8001dae:	edd7 7a03 	vldr	s15, [r7, #12]
 8001db2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001db6:	4bbb      	ldr	r3, [pc, #748]	; (80020a4 <MadgwickAHRSupdateIMU+0x3d8>)
 8001db8:	edd3 6a00 	vldr	s13, [r3]
 8001dbc:	edd7 7a04 	vldr	s15, [r7, #16]
 8001dc0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001dc4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001dc8:	4bb7      	ldr	r3, [pc, #732]	; (80020a8 <MadgwickAHRSupdateIMU+0x3dc>)
 8001dca:	edd3 6a00 	vldr	s13, [r3]
 8001dce:	edd7 7a05 	vldr	s15, [r7, #20]
 8001dd2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001dd6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001dda:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001dde:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001de2:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60

	// Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
	if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 8001de6:	edd7 7a02 	vldr	s15, [r7, #8]
 8001dea:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001dee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001df2:	d10e      	bne.n	8001e12 <MadgwickAHRSupdateIMU+0x146>
 8001df4:	edd7 7a01 	vldr	s15, [r7, #4]
 8001df8:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001dfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e00:	d107      	bne.n	8001e12 <MadgwickAHRSupdateIMU+0x146>
 8001e02:	edd7 7a00 	vldr	s15, [r7]
 8001e06:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001e0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e0e:	f000 81e5 	beq.w	80021dc <MadgwickAHRSupdateIMU+0x510>

		// Normalise accelerometer measurement
		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 8001e12:	edd7 7a02 	vldr	s15, [r7, #8]
 8001e16:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001e1a:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e1e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001e22:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001e26:	edd7 7a00 	vldr	s15, [r7]
 8001e2a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001e2e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e32:	eeb0 0a67 	vmov.f32	s0, s15
 8001e36:	f000 fa6d 	bl	8002314 <invSqrt>
 8001e3a:	ed87 0a17 	vstr	s0, [r7, #92]	; 0x5c
		ax *= recipNorm;
 8001e3e:	ed97 7a02 	vldr	s14, [r7, #8]
 8001e42:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001e46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e4a:	edc7 7a02 	vstr	s15, [r7, #8]
		ay *= recipNorm;
 8001e4e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001e52:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001e56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e5a:	edc7 7a01 	vstr	s15, [r7, #4]
		az *= recipNorm;   
 8001e5e:	ed97 7a00 	vldr	s14, [r7]
 8001e62:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001e66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e6a:	edc7 7a00 	vstr	s15, [r7]

		// Auxiliary variables to avoid repeated arithmetic
		_2q0 = 2.0f * q0;
 8001e6e:	4b90      	ldr	r3, [pc, #576]	; (80020b0 <MadgwickAHRSupdateIMU+0x3e4>)
 8001e70:	edd3 7a00 	vldr	s15, [r3]
 8001e74:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001e78:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
		_2q1 = 2.0f * q1;
 8001e7c:	4b89      	ldr	r3, [pc, #548]	; (80020a4 <MadgwickAHRSupdateIMU+0x3d8>)
 8001e7e:	edd3 7a00 	vldr	s15, [r3]
 8001e82:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001e86:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
		_2q2 = 2.0f * q2;
 8001e8a:	4b87      	ldr	r3, [pc, #540]	; (80020a8 <MadgwickAHRSupdateIMU+0x3dc>)
 8001e8c:	edd3 7a00 	vldr	s15, [r3]
 8001e90:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001e94:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
		_2q3 = 2.0f * q3;
 8001e98:	4b84      	ldr	r3, [pc, #528]	; (80020ac <MadgwickAHRSupdateIMU+0x3e0>)
 8001e9a:	edd3 7a00 	vldr	s15, [r3]
 8001e9e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001ea2:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
		_4q0 = 4.0f * q0;
 8001ea6:	4b82      	ldr	r3, [pc, #520]	; (80020b0 <MadgwickAHRSupdateIMU+0x3e4>)
 8001ea8:	edd3 7a00 	vldr	s15, [r3]
 8001eac:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8001eb0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001eb4:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
		_4q1 = 4.0f * q1;
 8001eb8:	4b7a      	ldr	r3, [pc, #488]	; (80020a4 <MadgwickAHRSupdateIMU+0x3d8>)
 8001eba:	edd3 7a00 	vldr	s15, [r3]
 8001ebe:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8001ec2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ec6:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
		_4q2 = 4.0f * q2;
 8001eca:	4b77      	ldr	r3, [pc, #476]	; (80020a8 <MadgwickAHRSupdateIMU+0x3dc>)
 8001ecc:	edd3 7a00 	vldr	s15, [r3]
 8001ed0:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8001ed4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ed8:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
		_8q1 = 8.0f * q1;
 8001edc:	4b71      	ldr	r3, [pc, #452]	; (80020a4 <MadgwickAHRSupdateIMU+0x3d8>)
 8001ede:	edd3 7a00 	vldr	s15, [r3]
 8001ee2:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 8001ee6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001eea:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
		_8q2 = 8.0f * q2;
 8001eee:	4b6e      	ldr	r3, [pc, #440]	; (80020a8 <MadgwickAHRSupdateIMU+0x3dc>)
 8001ef0:	edd3 7a00 	vldr	s15, [r3]
 8001ef4:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 8001ef8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001efc:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
		q0q0 = q0 * q0;
 8001f00:	4b6b      	ldr	r3, [pc, #428]	; (80020b0 <MadgwickAHRSupdateIMU+0x3e4>)
 8001f02:	ed93 7a00 	vldr	s14, [r3]
 8001f06:	4b6a      	ldr	r3, [pc, #424]	; (80020b0 <MadgwickAHRSupdateIMU+0x3e4>)
 8001f08:	edd3 7a00 	vldr	s15, [r3]
 8001f0c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f10:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
		q1q1 = q1 * q1;
 8001f14:	4b63      	ldr	r3, [pc, #396]	; (80020a4 <MadgwickAHRSupdateIMU+0x3d8>)
 8001f16:	ed93 7a00 	vldr	s14, [r3]
 8001f1a:	4b62      	ldr	r3, [pc, #392]	; (80020a4 <MadgwickAHRSupdateIMU+0x3d8>)
 8001f1c:	edd3 7a00 	vldr	s15, [r3]
 8001f20:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f24:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
		q2q2 = q2 * q2;
 8001f28:	4b5f      	ldr	r3, [pc, #380]	; (80020a8 <MadgwickAHRSupdateIMU+0x3dc>)
 8001f2a:	ed93 7a00 	vldr	s14, [r3]
 8001f2e:	4b5e      	ldr	r3, [pc, #376]	; (80020a8 <MadgwickAHRSupdateIMU+0x3dc>)
 8001f30:	edd3 7a00 	vldr	s15, [r3]
 8001f34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f38:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
		q3q3 = q3 * q3;
 8001f3c:	4b5b      	ldr	r3, [pc, #364]	; (80020ac <MadgwickAHRSupdateIMU+0x3e0>)
 8001f3e:	ed93 7a00 	vldr	s14, [r3]
 8001f42:	4b5a      	ldr	r3, [pc, #360]	; (80020ac <MadgwickAHRSupdateIMU+0x3e0>)
 8001f44:	edd3 7a00 	vldr	s15, [r3]
 8001f48:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f4c:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

		// Gradient decent algorithm corrective step
		s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 8001f50:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8001f54:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001f58:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f5c:	edd7 6a14 	vldr	s13, [r7, #80]	; 0x50
 8001f60:	edd7 7a02 	vldr	s15, [r7, #8]
 8001f64:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f68:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001f6c:	edd7 6a12 	vldr	s13, [r7, #72]	; 0x48
 8001f70:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001f74:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f78:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001f7c:	edd7 6a15 	vldr	s13, [r7, #84]	; 0x54
 8001f80:	edd7 7a01 	vldr	s15, [r7, #4]
 8001f84:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f88:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f8c:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
		s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 8001f90:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8001f94:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001f98:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f9c:	edd7 6a13 	vldr	s13, [r7, #76]	; 0x4c
 8001fa0:	edd7 7a02 	vldr	s15, [r7, #8]
 8001fa4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001fa8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001fac:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001fb0:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8001fb4:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001fb8:	4b3a      	ldr	r3, [pc, #232]	; (80020a4 <MadgwickAHRSupdateIMU+0x3d8>)
 8001fba:	edd3 7a00 	vldr	s15, [r3]
 8001fbe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001fc2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001fc6:	edd7 6a16 	vldr	s13, [r7, #88]	; 0x58
 8001fca:	edd7 7a01 	vldr	s15, [r7, #4]
 8001fce:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001fd2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001fd6:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001fda:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001fde:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 8001fe2:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001fe6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001fea:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001fee:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 8001ff2:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001ff6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ffa:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001ffe:	edd7 6a11 	vldr	s13, [r7, #68]	; 0x44
 8002002:	edd7 7a00 	vldr	s15, [r7]
 8002006:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800200a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800200e:	edc7 7a08 	vstr	s15, [r7, #32]
		s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 8002012:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002016:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 800201a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800201e:	4b22      	ldr	r3, [pc, #136]	; (80020a8 <MadgwickAHRSupdateIMU+0x3dc>)
 8002020:	edd3 7a00 	vldr	s15, [r3]
 8002024:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002028:	edd7 6a16 	vldr	s13, [r7, #88]	; 0x58
 800202c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002030:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002034:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002038:	edd7 6a10 	vldr	s13, [r7, #64]	; 0x40
 800203c:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002040:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002044:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002048:	edd7 6a13 	vldr	s13, [r7, #76]	; 0x4c
 800204c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002050:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002054:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002058:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 800205c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002060:	edd7 6a0e 	vldr	s13, [r7, #56]	; 0x38
 8002064:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8002068:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800206c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002070:	edd7 6a0e 	vldr	s13, [r7, #56]	; 0x38
 8002074:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002078:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800207c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002080:	edd7 6a10 	vldr	s13, [r7, #64]	; 0x40
 8002084:	edd7 7a00 	vldr	s15, [r7]
 8002088:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800208c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002090:	edc7 7a07 	vstr	s15, [r7, #28]
		s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 8002094:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8002098:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 800209c:	ee27 7a87 	vmul.f32	s14, s15, s14
 80020a0:	e008      	b.n	80020b4 <MadgwickAHRSupdateIMU+0x3e8>
 80020a2:	bf00      	nop
 80020a4:	20000214 	.word	0x20000214
 80020a8:	20000218 	.word	0x20000218
 80020ac:	2000021c 	.word	0x2000021c
 80020b0:	20000004 	.word	0x20000004
 80020b4:	4b91      	ldr	r3, [pc, #580]	; (80022fc <MadgwickAHRSupdateIMU+0x630>)
 80020b6:	edd3 7a00 	vldr	s15, [r3]
 80020ba:	ee27 7a27 	vmul.f32	s14, s14, s15
 80020be:	edd7 6a15 	vldr	s13, [r7, #84]	; 0x54
 80020c2:	edd7 7a02 	vldr	s15, [r7, #8]
 80020c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020ca:	ee37 7a67 	vsub.f32	s14, s14, s15
 80020ce:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80020d2:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 80020d6:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80020da:	4b88      	ldr	r3, [pc, #544]	; (80022fc <MadgwickAHRSupdateIMU+0x630>)
 80020dc:	edd3 7a00 	vldr	s15, [r3]
 80020e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020e4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80020e8:	edd7 6a14 	vldr	s13, [r7, #80]	; 0x50
 80020ec:	edd7 7a01 	vldr	s15, [r7, #4]
 80020f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80020f8:	edc7 7a06 	vstr	s15, [r7, #24]
		recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 80020fc:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002100:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002104:	edd7 7a08 	vldr	s15, [r7, #32]
 8002108:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800210c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002110:	edd7 7a07 	vldr	s15, [r7, #28]
 8002114:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002118:	ee37 7a27 	vadd.f32	s14, s14, s15
 800211c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002120:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002124:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002128:	eeb0 0a67 	vmov.f32	s0, s15
 800212c:	f000 f8f2 	bl	8002314 <invSqrt>
 8002130:	ed87 0a17 	vstr	s0, [r7, #92]	; 0x5c
		s0 *= recipNorm;
 8002134:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002138:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 800213c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002140:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
		s1 *= recipNorm;
 8002144:	ed97 7a08 	vldr	s14, [r7, #32]
 8002148:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 800214c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002150:	edc7 7a08 	vstr	s15, [r7, #32]
		s2 *= recipNorm;
 8002154:	ed97 7a07 	vldr	s14, [r7, #28]
 8002158:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 800215c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002160:	edc7 7a07 	vstr	s15, [r7, #28]
		s3 *= recipNorm;
 8002164:	ed97 7a06 	vldr	s14, [r7, #24]
 8002168:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 800216c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002170:	edc7 7a06 	vstr	s15, [r7, #24]

		// Apply feedback step
		qDot1 -= beta * s0;
 8002174:	4b62      	ldr	r3, [pc, #392]	; (8002300 <MadgwickAHRSupdateIMU+0x634>)
 8002176:	ed93 7a00 	vldr	s14, [r3]
 800217a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800217e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002182:	ed97 7a1b 	vldr	s14, [r7, #108]	; 0x6c
 8002186:	ee77 7a67 	vsub.f32	s15, s14, s15
 800218a:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
		qDot2 -= beta * s1;
 800218e:	4b5c      	ldr	r3, [pc, #368]	; (8002300 <MadgwickAHRSupdateIMU+0x634>)
 8002190:	ed93 7a00 	vldr	s14, [r3]
 8002194:	edd7 7a08 	vldr	s15, [r7, #32]
 8002198:	ee67 7a27 	vmul.f32	s15, s14, s15
 800219c:	ed97 7a1a 	vldr	s14, [r7, #104]	; 0x68
 80021a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021a4:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
		qDot3 -= beta * s2;
 80021a8:	4b55      	ldr	r3, [pc, #340]	; (8002300 <MadgwickAHRSupdateIMU+0x634>)
 80021aa:	ed93 7a00 	vldr	s14, [r3]
 80021ae:	edd7 7a07 	vldr	s15, [r7, #28]
 80021b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021b6:	ed97 7a19 	vldr	s14, [r7, #100]	; 0x64
 80021ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021be:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
		qDot4 -= beta * s3;
 80021c2:	4b4f      	ldr	r3, [pc, #316]	; (8002300 <MadgwickAHRSupdateIMU+0x634>)
 80021c4:	ed93 7a00 	vldr	s14, [r3]
 80021c8:	edd7 7a06 	vldr	s15, [r7, #24]
 80021cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021d0:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 80021d4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021d8:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
	}

	// Integrate rate of change of quaternion to yield quaternion
	q0 += qDot1 * (1.0f / sampleFreq);
 80021dc:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 80021e0:	ed9f 7a48 	vldr	s14, [pc, #288]	; 8002304 <MadgwickAHRSupdateIMU+0x638>
 80021e4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80021e8:	4b47      	ldr	r3, [pc, #284]	; (8002308 <MadgwickAHRSupdateIMU+0x63c>)
 80021ea:	edd3 7a00 	vldr	s15, [r3]
 80021ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80021f2:	4b45      	ldr	r3, [pc, #276]	; (8002308 <MadgwickAHRSupdateIMU+0x63c>)
 80021f4:	edc3 7a00 	vstr	s15, [r3]
	q1 += qDot2 * (1.0f / sampleFreq);
 80021f8:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 80021fc:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8002304 <MadgwickAHRSupdateIMU+0x638>
 8002200:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002204:	4b41      	ldr	r3, [pc, #260]	; (800230c <MadgwickAHRSupdateIMU+0x640>)
 8002206:	edd3 7a00 	vldr	s15, [r3]
 800220a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800220e:	4b3f      	ldr	r3, [pc, #252]	; (800230c <MadgwickAHRSupdateIMU+0x640>)
 8002210:	edc3 7a00 	vstr	s15, [r3]
	q2 += qDot3 * (1.0f / sampleFreq);
 8002214:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8002218:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 8002304 <MadgwickAHRSupdateIMU+0x638>
 800221c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002220:	4b3b      	ldr	r3, [pc, #236]	; (8002310 <MadgwickAHRSupdateIMU+0x644>)
 8002222:	edd3 7a00 	vldr	s15, [r3]
 8002226:	ee77 7a27 	vadd.f32	s15, s14, s15
 800222a:	4b39      	ldr	r3, [pc, #228]	; (8002310 <MadgwickAHRSupdateIMU+0x644>)
 800222c:	edc3 7a00 	vstr	s15, [r3]
	q3 += qDot4 * (1.0f / sampleFreq);
 8002230:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8002234:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8002304 <MadgwickAHRSupdateIMU+0x638>
 8002238:	ee27 7a87 	vmul.f32	s14, s15, s14
 800223c:	4b2f      	ldr	r3, [pc, #188]	; (80022fc <MadgwickAHRSupdateIMU+0x630>)
 800223e:	edd3 7a00 	vldr	s15, [r3]
 8002242:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002246:	4b2d      	ldr	r3, [pc, #180]	; (80022fc <MadgwickAHRSupdateIMU+0x630>)
 8002248:	edc3 7a00 	vstr	s15, [r3]

	// Normalise quaternion
	recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 800224c:	4b2e      	ldr	r3, [pc, #184]	; (8002308 <MadgwickAHRSupdateIMU+0x63c>)
 800224e:	ed93 7a00 	vldr	s14, [r3]
 8002252:	4b2d      	ldr	r3, [pc, #180]	; (8002308 <MadgwickAHRSupdateIMU+0x63c>)
 8002254:	edd3 7a00 	vldr	s15, [r3]
 8002258:	ee27 7a27 	vmul.f32	s14, s14, s15
 800225c:	4b2b      	ldr	r3, [pc, #172]	; (800230c <MadgwickAHRSupdateIMU+0x640>)
 800225e:	edd3 6a00 	vldr	s13, [r3]
 8002262:	4b2a      	ldr	r3, [pc, #168]	; (800230c <MadgwickAHRSupdateIMU+0x640>)
 8002264:	edd3 7a00 	vldr	s15, [r3]
 8002268:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800226c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002270:	4b27      	ldr	r3, [pc, #156]	; (8002310 <MadgwickAHRSupdateIMU+0x644>)
 8002272:	edd3 6a00 	vldr	s13, [r3]
 8002276:	4b26      	ldr	r3, [pc, #152]	; (8002310 <MadgwickAHRSupdateIMU+0x644>)
 8002278:	edd3 7a00 	vldr	s15, [r3]
 800227c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002280:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002284:	4b1d      	ldr	r3, [pc, #116]	; (80022fc <MadgwickAHRSupdateIMU+0x630>)
 8002286:	edd3 6a00 	vldr	s13, [r3]
 800228a:	4b1c      	ldr	r3, [pc, #112]	; (80022fc <MadgwickAHRSupdateIMU+0x630>)
 800228c:	edd3 7a00 	vldr	s15, [r3]
 8002290:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002294:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002298:	eeb0 0a67 	vmov.f32	s0, s15
 800229c:	f000 f83a 	bl	8002314 <invSqrt>
 80022a0:	ed87 0a17 	vstr	s0, [r7, #92]	; 0x5c
	q0 *= recipNorm;
 80022a4:	4b18      	ldr	r3, [pc, #96]	; (8002308 <MadgwickAHRSupdateIMU+0x63c>)
 80022a6:	ed93 7a00 	vldr	s14, [r3]
 80022aa:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80022ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022b2:	4b15      	ldr	r3, [pc, #84]	; (8002308 <MadgwickAHRSupdateIMU+0x63c>)
 80022b4:	edc3 7a00 	vstr	s15, [r3]
	q1 *= recipNorm;
 80022b8:	4b14      	ldr	r3, [pc, #80]	; (800230c <MadgwickAHRSupdateIMU+0x640>)
 80022ba:	ed93 7a00 	vldr	s14, [r3]
 80022be:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80022c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022c6:	4b11      	ldr	r3, [pc, #68]	; (800230c <MadgwickAHRSupdateIMU+0x640>)
 80022c8:	edc3 7a00 	vstr	s15, [r3]
	q2 *= recipNorm;
 80022cc:	4b10      	ldr	r3, [pc, #64]	; (8002310 <MadgwickAHRSupdateIMU+0x644>)
 80022ce:	ed93 7a00 	vldr	s14, [r3]
 80022d2:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80022d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022da:	4b0d      	ldr	r3, [pc, #52]	; (8002310 <MadgwickAHRSupdateIMU+0x644>)
 80022dc:	edc3 7a00 	vstr	s15, [r3]
	q3 *= recipNorm;
 80022e0:	4b06      	ldr	r3, [pc, #24]	; (80022fc <MadgwickAHRSupdateIMU+0x630>)
 80022e2:	ed93 7a00 	vldr	s14, [r3]
 80022e6:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80022ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022ee:	4b03      	ldr	r3, [pc, #12]	; (80022fc <MadgwickAHRSupdateIMU+0x630>)
 80022f0:	edc3 7a00 	vstr	s15, [r3]
}
 80022f4:	bf00      	nop
 80022f6:	3770      	adds	r7, #112	; 0x70
 80022f8:	46bd      	mov	sp, r7
 80022fa:	bd80      	pop	{r7, pc}
 80022fc:	2000021c 	.word	0x2000021c
 8002300:	20000000 	.word	0x20000000
 8002304:	3ba3d70a 	.word	0x3ba3d70a
 8002308:	20000004 	.word	0x20000004
 800230c:	20000214 	.word	0x20000214
 8002310:	20000218 	.word	0x20000218

08002314 <invSqrt>:

//---------------------------------------------------------------------------------------------------
// Fast inverse square-root
// See: http://en.wikipedia.org/wiki/Fast_inverse_square_root

float invSqrt(float x) {
 8002314:	b480      	push	{r7}
 8002316:	b087      	sub	sp, #28
 8002318:	af00      	add	r7, sp, #0
 800231a:	ed87 0a01 	vstr	s0, [r7, #4]
	float halfx = 0.5f * x;
 800231e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002322:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002326:	ee67 7a87 	vmul.f32	s15, s15, s14
 800232a:	edc7 7a05 	vstr	s15, [r7, #20]
	float y = x;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	613b      	str	r3, [r7, #16]
	long i = *(long*)&y;
 8002332:	f107 0310 	add.w	r3, r7, #16
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	60fb      	str	r3, [r7, #12]
	i = 0x5f3759df - (i>>1);
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	105a      	asrs	r2, r3, #1
 800233e:	4b12      	ldr	r3, [pc, #72]	; (8002388 <invSqrt+0x74>)
 8002340:	1a9b      	subs	r3, r3, r2
 8002342:	60fb      	str	r3, [r7, #12]
	y = *(float*)&i;
 8002344:	f107 030c 	add.w	r3, r7, #12
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	613b      	str	r3, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 800234c:	ed97 7a04 	vldr	s14, [r7, #16]
 8002350:	edd7 7a05 	vldr	s15, [r7, #20]
 8002354:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002358:	edd7 7a04 	vldr	s15, [r7, #16]
 800235c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002360:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8002364:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002368:	edd7 7a04 	vldr	s15, [r7, #16]
 800236c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002370:	edc7 7a04 	vstr	s15, [r7, #16]
	return y;
 8002374:	693b      	ldr	r3, [r7, #16]
 8002376:	ee07 3a90 	vmov	s15, r3
}
 800237a:	eeb0 0a67 	vmov.f32	s0, s15
 800237e:	371c      	adds	r7, #28
 8002380:	46bd      	mov	sp, r7
 8002382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002386:	4770      	bx	lr
 8002388:	5f3759df 	.word	0x5f3759df

0800238c <nRF24_CE_H>:

static inline void nRF24_CE_L() {
    HAL_GPIO_WritePin(NRF_CE_GPIO_Port, NRF_CE_Pin, GPIO_PIN_RESET);
}

static inline void nRF24_CE_H() {
 800238c:	b580      	push	{r7, lr}
 800238e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF_CE_GPIO_Port, NRF_CE_Pin, GPIO_PIN_SET);
 8002390:	2201      	movs	r2, #1
 8002392:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002396:	4802      	ldr	r0, [pc, #8]	; (80023a0 <nRF24_CE_H+0x14>)
 8002398:	f004 f836 	bl	8006408 <HAL_GPIO_WritePin>
}
 800239c:	bf00      	nop
 800239e:	bd80      	pop	{r7, pc}
 80023a0:	40020c00 	.word	0x40020c00

080023a4 <nRF24SetChip>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void nRF24SetChip(){
 80023a4:	b580      	push	{r7, lr}
 80023a6:	af00      	add	r7, sp, #0
	nRF24_Init();
 80023a8:	f001 ff9f 	bl	80042ea <nRF24_Init>

	nRF24_DisableAA(0xFF);
 80023ac:	20ff      	movs	r0, #255	; 0xff
 80023ae:	f002 f951 	bl	8004654 <nRF24_DisableAA>
	nRF24_SetRFChannel(115);
 80023b2:	2073      	movs	r0, #115	; 0x73
 80023b4:	f002 f875 	bl	80044a2 <nRF24_SetRFChannel>
	nRF24_SetDataRate(nRF24_DR_1Mbps);
 80023b8:	2000      	movs	r0, #0
 80023ba:	f002 f8db 	bl	8004574 <nRF24_SetDataRate>
	nRF24_SetCRCScheme(nRF24_CRC_off);
 80023be:	2000      	movs	r0, #0
 80023c0:	f002 f84e 	bl	8004460 <nRF24_SetCRCScheme>
	nRF24_SetAddrWidth(3);
 80023c4:	2003      	movs	r0, #3
 80023c6:	f002 f87a 	bl	80044be <nRF24_SetAddrWidth>

	static const uint8_t nRF24_ADDR[] = { 0xE7, 0x1C, 0xE3 };
	nRF24_SetAddr(nRF24_PIPE1, nRF24_ADDR); // program address for RX pipe #1
 80023ca:	490b      	ldr	r1, [pc, #44]	; (80023f8 <nRF24SetChip+0x54>)
 80023cc:	2001      	movs	r0, #1
 80023ce:	f002 f887 	bl	80044e0 <nRF24_SetAddr>
	nRF24_SetRXPipe(nRF24_PIPE1, nRF24_AA_OFF, payload_length); // Auto-ACK: disabled, payload length: 5 bytes
 80023d2:	4b0a      	ldr	r3, [pc, #40]	; (80023fc <nRF24SetChip+0x58>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	b2db      	uxtb	r3, r3
 80023d8:	461a      	mov	r2, r3
 80023da:	2100      	movs	r1, #0
 80023dc:	2001      	movs	r0, #1
 80023de:	f002 f8e5 	bl	80045ac <nRF24_SetRXPipe>
	nRF24_SetOperationalMode(nRF24_MODE_RX);
 80023e2:	2001      	movs	r0, #1
 80023e4:	f002 f81b 	bl	800441e <nRF24_SetOperationalMode>
	nRF24_SetPowerMode(nRF24_PWR_UP);
 80023e8:	2002      	movs	r0, #2
 80023ea:	f001 fff9 	bl	80043e0 <nRF24_SetPowerMode>
	nRF24_CE_H();
 80023ee:	f7ff ffcd 	bl	800238c <nRF24_CE_H>
}
 80023f2:	bf00      	nop
 80023f4:	bd80      	pop	{r7, pc}
 80023f6:	bf00      	nop
 80023f8:	08013f90 	.word	0x08013f90
 80023fc:	20000008 	.word	0x20000008

08002400 <inicilizirajCipe>:

void inicilizirajCipe(){
 8002400:	b580      	push	{r7, lr}
 8002402:	af00      	add	r7, sp, #0
	__HAL_I2C_ENABLE(&hi2c1); //omogocimo I2C1 za komunikacijo z vgrajenimi cipi
 8002404:	4b1e      	ldr	r3, [pc, #120]	; (8002480 <inicilizirajCipe+0x80>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	681a      	ldr	r2, [r3, #0]
 800240a:	4b1d      	ldr	r3, [pc, #116]	; (8002480 <inicilizirajCipe+0x80>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f042 0201 	orr.w	r2, r2, #1
 8002412:	601a      	str	r2, [r3, #0]
	__HAL_SPI_ENABLE(&hspi1); //komunikacija gyro
 8002414:	4b1b      	ldr	r3, [pc, #108]	; (8002484 <inicilizirajCipe+0x84>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	681a      	ldr	r2, [r3, #0]
 800241a:	4b1a      	ldr	r3, [pc, #104]	; (8002484 <inicilizirajCipe+0x84>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002422:	601a      	str	r2, [r3, #0]
	__HAL_SPI_ENABLE(&hspi2); //komunikacija z nRF24
 8002424:	4b18      	ldr	r3, [pc, #96]	; (8002488 <inicilizirajCipe+0x88>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	681a      	ldr	r2, [r3, #0]
 800242a:	4b17      	ldr	r3, [pc, #92]	; (8002488 <inicilizirajCipe+0x88>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002432:	601a      	str	r2, [r3, #0]
	__HAL_SPI_ENABLE(&hspi5); //rasbery pi
 8002434:	4b15      	ldr	r3, [pc, #84]	; (800248c <inicilizirajCipe+0x8c>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	681a      	ldr	r2, [r3, #0]
 800243a:	4b14      	ldr	r3, [pc, #80]	; (800248c <inicilizirajCipe+0x8c>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002442:	601a      	str	r2, [r3, #0]
	HAL_Delay(50);
 8002444:	2032      	movs	r0, #50	; 0x32
 8002446:	f003 f9cd 	bl	80057e4 <HAL_Delay>
	nRF24SetChip();
 800244a:	f7ff ffab 	bl	80023a4 <nRF24SetChip>
	nastaviPospeskometer();
 800244e:	f002 faa7 	bl	80049a0 <nastaviPospeskometer>
	nastaviMagnetometer();
 8002452:	f002 facc 	bl	80049ee <nastaviMagnetometer>
	nastaviGiroskop();
 8002456:	f002 fae2 	bl	8004a1e <nastaviGiroskop>
	//prvic preberi podatke da se generirajo interupti
	spi1_beriRegistre(0x28, (uint8_t*)&Gyro, 6);
 800245a:	2206      	movs	r2, #6
 800245c:	490c      	ldr	r1, [pc, #48]	; (8002490 <inicilizirajCipe+0x90>)
 800245e:	2028      	movs	r0, #40	; 0x28
 8002460:	f002 fa72 	bl	8004948 <spi1_beriRegistre>
	i2c1_beriRegistre(0x19, 0x28,(uint8_t*)&Acc, 6);
 8002464:	2306      	movs	r3, #6
 8002466:	4a0b      	ldr	r2, [pc, #44]	; (8002494 <inicilizirajCipe+0x94>)
 8002468:	2128      	movs	r1, #40	; 0x28
 800246a:	2019      	movs	r0, #25
 800246c:	f002 f9d4 	bl	8004818 <i2c1_beriRegistre>
	i2c1_beriRegistre(0x1e, 0x68,(uint8_t*)&Mag, 6);
 8002470:	2306      	movs	r3, #6
 8002472:	4a09      	ldr	r2, [pc, #36]	; (8002498 <inicilizirajCipe+0x98>)
 8002474:	2168      	movs	r1, #104	; 0x68
 8002476:	201e      	movs	r0, #30
 8002478:	f002 f9ce 	bl	8004818 <i2c1_beriRegistre>
}
 800247c:	bf00      	nop
 800247e:	bd80      	pop	{r7, pc}
 8002480:	2000569c 	.word	0x2000569c
 8002484:	2000586c 	.word	0x2000586c
 8002488:	200055ec 	.word	0x200055ec
 800248c:	20005644 	.word	0x20005644
 8002490:	20005390 	.word	0x20005390
 8002494:	20005340 	.word	0x20005340
 8002498:	200050e4 	.word	0x200050e4

0800249c <normalize_v3f>:



float normalize_v3f(float* x, float* y, float* z){
 800249c:	b580      	push	{r7, lr}
 800249e:	b086      	sub	sp, #24
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	60f8      	str	r0, [r7, #12]
 80024a4:	60b9      	str	r1, [r7, #8]
 80024a6:	607a      	str	r2, [r7, #4]
	float norm = sqrt( (*x) * (*x) + (*y) * (*y) + (*z) * (*z) );
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	ed93 7a00 	vldr	s14, [r3]
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	edd3 7a00 	vldr	s15, [r3]
 80024b4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80024b8:	68bb      	ldr	r3, [r7, #8]
 80024ba:	edd3 6a00 	vldr	s13, [r3]
 80024be:	68bb      	ldr	r3, [r7, #8]
 80024c0:	edd3 7a00 	vldr	s15, [r3]
 80024c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024c8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	edd3 6a00 	vldr	s13, [r3]
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	edd3 7a00 	vldr	s15, [r3]
 80024d8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024e0:	ee17 0a90 	vmov	r0, s15
 80024e4:	f7fd ffe0 	bl	80004a8 <__aeabi_f2d>
 80024e8:	4602      	mov	r2, r0
 80024ea:	460b      	mov	r3, r1
 80024ec:	ec43 2b10 	vmov	d0, r2, r3
 80024f0:	f00f ff52 	bl	8012398 <sqrt>
 80024f4:	ec53 2b10 	vmov	r2, r3, d0
 80024f8:	4610      	mov	r0, r2
 80024fa:	4619      	mov	r1, r3
 80024fc:	f7fe fb04 	bl	8000b08 <__aeabi_d2f>
 8002500:	4603      	mov	r3, r0
 8002502:	617b      	str	r3, [r7, #20]
	*x /= norm;
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	edd3 6a00 	vldr	s13, [r3]
 800250a:	ed97 7a05 	vldr	s14, [r7, #20]
 800250e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	edc3 7a00 	vstr	s15, [r3]
	*y /= norm;
 8002518:	68bb      	ldr	r3, [r7, #8]
 800251a:	edd3 6a00 	vldr	s13, [r3]
 800251e:	ed97 7a05 	vldr	s14, [r7, #20]
 8002522:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002526:	68bb      	ldr	r3, [r7, #8]
 8002528:	edc3 7a00 	vstr	s15, [r3]
	*z /= norm;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	edd3 6a00 	vldr	s13, [r3]
 8002532:	ed97 7a05 	vldr	s14, [r7, #20]
 8002536:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	edc3 7a00 	vstr	s15, [r3]
}
 8002540:	bf00      	nop
 8002542:	eeb0 0a67 	vmov.f32	s0, s15
 8002546:	3718      	adds	r7, #24
 8002548:	46bd      	mov	sp, r7
 800254a:	bd80      	pop	{r7, pc}
 800254c:	0000      	movs	r0, r0
	...

08002550 <speedControl>:

void speedControl(struct motorData* m, float deltaT){
 8002550:	b590      	push	{r4, r7, lr}
 8002552:	b087      	sub	sp, #28
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
 8002558:	ed87 0a00 	vstr	s0, [r7]
	//premakni motor z zeljeno hitrostjo
	//izracunaj hitrost z tekocim povprecjem
	float vel = (float)((m->poz - m->prevPoz)/deltaT)/1000;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681a      	ldr	r2, [r3, #0]
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	1ad3      	subs	r3, r2, r3
 8002566:	ee07 3a90 	vmov	s15, r3
 800256a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800256e:	edd7 7a00 	vldr	s15, [r7]
 8002572:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002576:	eddf 6a9c 	vldr	s13, [pc, #624]	; 80027e8 <speedControl+0x298>
 800257a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800257e:	edc7 7a03 	vstr	s15, [r7, #12]
	m->prevPoz = m->poz;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681a      	ldr	r2, [r3, #0]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	605a      	str	r2, [r3, #4]
	m->sum =  m->sum + vel - m->vals[m->index]; //pristejemo trenutno vrednost in odstejemo zadnjo
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 8002590:	edd7 7a03 	vldr	s15, [r7, #12]
 8002594:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 800259e:	687a      	ldr	r2, [r7, #4]
 80025a0:	3306      	adds	r3, #6
 80025a2:	009b      	lsls	r3, r3, #2
 80025a4:	4413      	add	r3, r2
 80025a6:	3304      	adds	r3, #4
 80025a8:	edd3 7a00 	vldr	s15, [r3]
 80025ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
	m->vals[m->index] = vel; //na zadnjo zamenjamo z novo
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80025bc:	687a      	ldr	r2, [r7, #4]
 80025be:	3306      	adds	r3, #6
 80025c0:	009b      	lsls	r3, r3, #2
 80025c2:	4413      	add	r3, r2
 80025c4:	3304      	adds	r3, #4
 80025c6:	68fa      	ldr	r2, [r7, #12]
 80025c8:	601a      	str	r2, [r3, #0]
	m->index++;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80025d0:	3301      	adds	r3, #1
 80025d2:	b2da      	uxtb	r2, r3
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	if(m->index > 9){m->index = 0;}
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80025e0:	2b09      	cmp	r3, #9
 80025e2:	d903      	bls.n	80025ec <speedControl+0x9c>
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2200      	movs	r2, #0
 80025e8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	vel = m->sum/10; //izracunamo povprecje
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 80025f2:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 80025f6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80025fa:	edc7 7a03 	vstr	s15, [r7, #12]

	if(m->targetVel < 0.05 && m->targetVel > -0.05){
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	68db      	ldr	r3, [r3, #12]
 8002602:	4618      	mov	r0, r3
 8002604:	f7fd ff50 	bl	80004a8 <__aeabi_f2d>
 8002608:	a373      	add	r3, pc, #460	; (adr r3, 80027d8 <speedControl+0x288>)
 800260a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800260e:	f7fe fa15 	bl	8000a3c <__aeabi_dcmplt>
 8002612:	4603      	mov	r3, r0
 8002614:	2b00      	cmp	r3, #0
 8002616:	d014      	beq.n	8002642 <speedControl+0xf2>
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	68db      	ldr	r3, [r3, #12]
 800261c:	4618      	mov	r0, r3
 800261e:	f7fd ff43 	bl	80004a8 <__aeabi_f2d>
 8002622:	a36f      	add	r3, pc, #444	; (adr r3, 80027e0 <speedControl+0x290>)
 8002624:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002628:	f7fe fa26 	bl	8000a78 <__aeabi_dcmpgt>
 800262c:	4603      	mov	r3, r0
 800262e:	2b00      	cmp	r3, #0
 8002630:	d007      	beq.n	8002642 <speedControl+0xf2>
		m->targetVel = 0;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	f04f 0200 	mov.w	r2, #0
 8002638:	60da      	str	r2, [r3, #12]
		m->integralError = 0;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	f04f 0200 	mov.w	r2, #0
 8002640:	619a      	str	r2, [r3, #24]
	}

	if(PID_CONTROL == 1){
		m->error = (m->targetVel) - vel;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	ed93 7a03 	vldr	s14, [r3, #12]
 8002648:	edd7 7a03 	vldr	s15, [r7, #12]
 800264c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	edc3 7a04 	vstr	s15, [r3, #16]
		if(m->error > PID_P_LIMIT){m->error=PID_P_LIMIT;}
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	edd3 7a04 	vldr	s15, [r3, #16]
 800265c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002660:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002664:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002668:	dd03      	ble.n	8002672 <speedControl+0x122>
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002670:	611a      	str	r2, [r3, #16]
		if(m->error < -PID_P_LIMIT){m->error=-PID_P_LIMIT;}
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	edd3 7a04 	vldr	s15, [r3, #16]
 8002678:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800267c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002680:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002684:	d502      	bpl.n	800268c <speedControl+0x13c>
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	4a58      	ldr	r2, [pc, #352]	; (80027ec <speedControl+0x29c>)
 800268a:	611a      	str	r2, [r3, #16]

		m->integralError = m->integralError + m->error;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	ed93 7a06 	vldr	s14, [r3, #24]
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	edd3 7a04 	vldr	s15, [r3, #16]
 8002698:	ee77 7a27 	vadd.f32	s15, s14, s15
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	edc3 7a06 	vstr	s15, [r3, #24]
		if(m->integralError > PID_I_LIMIT){m->integralError = PID_I_LIMIT;}
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	edd3 7a06 	vldr	s15, [r3, #24]
 80026a8:	ed9f 7a51 	vldr	s14, [pc, #324]	; 80027f0 <speedControl+0x2a0>
 80026ac:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026b4:	dd02      	ble.n	80026bc <speedControl+0x16c>
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	4a4e      	ldr	r2, [pc, #312]	; (80027f4 <speedControl+0x2a4>)
 80026ba:	619a      	str	r2, [r3, #24]
		if(m->integralError < -PID_I_LIMIT){m->integralError = -PID_I_LIMIT;}
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	edd3 7a06 	vldr	s15, [r3, #24]
 80026c2:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 80027f8 <speedControl+0x2a8>
 80026c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026ce:	d502      	bpl.n	80026d6 <speedControl+0x186>
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	4a4a      	ldr	r2, [pc, #296]	; (80027fc <speedControl+0x2ac>)
 80026d4:	619a      	str	r2, [r3, #24]

		float deltaE = 0.0f;
 80026d6:	f04f 0300 	mov.w	r3, #0
 80026da:	617b      	str	r3, [r7, #20]
		if((m->error - m->prevError)>0.01f && (m->error - m->prevError)<-0.01f){deltaE=((m->error - m->prevError)/deltaT);}
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	ed93 7a04 	vldr	s14, [r3, #16]
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	edd3 7a05 	vldr	s15, [r3, #20]
 80026e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80026ec:	ed9f 7a44 	vldr	s14, [pc, #272]	; 8002800 <speedControl+0x2b0>
 80026f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026f8:	dd1c      	ble.n	8002734 <speedControl+0x1e4>
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	ed93 7a04 	vldr	s14, [r3, #16]
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	edd3 7a05 	vldr	s15, [r3, #20]
 8002706:	ee77 7a67 	vsub.f32	s15, s14, s15
 800270a:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 8002804 <speedControl+0x2b4>
 800270e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002712:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002716:	d50d      	bpl.n	8002734 <speedControl+0x1e4>
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	ed93 7a04 	vldr	s14, [r3, #16]
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	edd3 7a05 	vldr	s15, [r3, #20]
 8002724:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002728:	ed97 7a00 	vldr	s14, [r7]
 800272c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002730:	edc7 7a05 	vstr	s15, [r7, #20]
		m->prevError = m->error;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	691a      	ldr	r2, [r3, #16]
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	615a      	str	r2, [r3, #20]

		float power = PID_P*m->error + PID_I*m->integralError + PID_D*deltaE;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	edd3 7a04 	vldr	s15, [r3, #16]
 8002742:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8002808 <speedControl+0x2b8>
 8002746:	ee27 7a87 	vmul.f32	s14, s15, s14
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	edd3 7a06 	vldr	s15, [r3, #24]
 8002750:	eddf 6a2e 	vldr	s13, [pc, #184]	; 800280c <speedControl+0x2bc>
 8002754:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002758:	ee37 7a27 	vadd.f32	s14, s14, s15
 800275c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002760:	eddf 6a2b 	vldr	s13, [pc, #172]	; 8002810 <speedControl+0x2c0>
 8002764:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002768:	ee77 7a27 	vadd.f32	s15, s14, s15
 800276c:	edc7 7a04 	vstr	s15, [r7, #16]
		if(power > PID_LIMIT){power = PID_LIMIT;}
 8002770:	edd7 7a04 	vldr	s15, [r7, #16]
 8002774:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002778:	eef4 7ac7 	vcmpe.f32	s15, s14
 800277c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002780:	dd02      	ble.n	8002788 <speedControl+0x238>
 8002782:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002786:	613b      	str	r3, [r7, #16]
		if(power < -PID_LIMIT){power = -PID_LIMIT;}
 8002788:	edd7 7a04 	vldr	s15, [r7, #16]
 800278c:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8002790:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002794:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002798:	d501      	bpl.n	800279e <speedControl+0x24e>
 800279a:	4b14      	ldr	r3, [pc, #80]	; (80027ec <speedControl+0x29c>)
 800279c:	613b      	str	r3, [r7, #16]
		nastaviMotor(m->num,zgladiMotor(m->num,scalePwm(power)));
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	7a1c      	ldrb	r4, [r3, #8]
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	7a1b      	ldrb	r3, [r3, #8]
 80027a6:	edd7 7a04 	vldr	s15, [r7, #16]
 80027aa:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 80027e8 <speedControl+0x298>
 80027ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027b2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80027b6:	ee17 2a90 	vmov	r2, s15
 80027ba:	b212      	sxth	r2, r2
 80027bc:	4611      	mov	r1, r2
 80027be:	4618      	mov	r0, r3
 80027c0:	f002 fb74 	bl	8004eac <zgladiMotor>
 80027c4:	4603      	mov	r3, r0
 80027c6:	4619      	mov	r1, r3
 80027c8:	4620      	mov	r0, r4
 80027ca:	f002 f9bf 	bl	8004b4c <nastaviMotor>
	}
	else{
		int Pwm = zgladiMotor(m->num,scalePwm(m->targetVel));
		nastaviMotor(m->num,Pwm);
	}
}
 80027ce:	bf00      	nop
 80027d0:	371c      	adds	r7, #28
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bd90      	pop	{r4, r7, pc}
 80027d6:	bf00      	nop
 80027d8:	9999999a 	.word	0x9999999a
 80027dc:	3fa99999 	.word	0x3fa99999
 80027e0:	9999999a 	.word	0x9999999a
 80027e4:	bfa99999 	.word	0xbfa99999
 80027e8:	447a0000 	.word	0x447a0000
 80027ec:	bf800000 	.word	0xbf800000
 80027f0:	42480000 	.word	0x42480000
 80027f4:	42480000 	.word	0x42480000
 80027f8:	c2480000 	.word	0xc2480000
 80027fc:	c2480000 	.word	0xc2480000
 8002800:	3c23d70a 	.word	0x3c23d70a
 8002804:	bc23d70a 	.word	0xbc23d70a
 8002808:	3f4ccccd 	.word	0x3f4ccccd
 800280c:	3ca3d70a 	.word	0x3ca3d70a
 8002810:	3dcccccd 	.word	0x3dcccccd

08002814 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002818:	f002 ffa2 	bl	8005760 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800281c:	f000 f91a 	bl	8002a54 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002820:	f000 fbf2 	bl	8003008 <MX_GPIO_Init>
  MX_I2C1_Init();
 8002824:	f000 f97e 	bl	8002b24 <MX_I2C1_Init>
  MX_SPI1_Init();
 8002828:	f000 f9d8 	bl	8002bdc <MX_SPI1_Init>
  MX_TIM2_Init();
 800282c:	f000 fa74 	bl	8002d18 <MX_TIM2_Init>
  MX_SPI2_Init();
 8002830:	f000 fa0a 	bl	8002c48 <MX_SPI2_Init>
  MX_I2S3_Init();
 8002834:	f000 f9a4 	bl	8002b80 <MX_I2S3_Init>
  MX_TIM5_Init();
 8002838:	f000 fb70 	bl	8002f1c <MX_TIM5_Init>
  MX_TIM3_Init();
 800283c:	f000 faf8 	bl	8002e30 <MX_TIM3_Init>
  MX_SPI5_Init();
 8002840:	f000 fa38 	bl	8002cb4 <MX_SPI5_Init>
  MX_DMA_Init();
 8002844:	f000 fbb8 	bl	8002fb8 <MX_DMA_Init>
  /* USER CODE BEGIN 2 */
  //!--ce generator kode inicilizira DMA zadnje pomakni funkcijo visje da se incilizira prvo

  //iniciliziraj komunikacijo in senzorje
  HAL_Delay(100);
 8002848:	2064      	movs	r0, #100	; 0x64
 800284a:	f002 ffcb 	bl	80057e4 <HAL_Delay>
  inicilizirajCipe();
 800284e:	f7ff fdd7 	bl	8002400 <inicilizirajCipe>
  nRF24_status = nRF24_Check();
 8002852:	f001 fd97 	bl	8004384 <nRF24_Check>
 8002856:	4603      	mov	r3, r0
 8002858:	461a      	mov	r2, r3
 800285a:	4b61      	ldr	r3, [pc, #388]	; (80029e0 <main+0x1cc>)
 800285c:	701a      	strb	r2, [r3, #0]
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12,nRF24_status); //ce dela prizgi ledico
 800285e:	4b60      	ldr	r3, [pc, #384]	; (80029e0 <main+0x1cc>)
 8002860:	781b      	ldrb	r3, [r3, #0]
 8002862:	b2db      	uxtb	r3, r3
 8002864:	461a      	mov	r2, r3
 8002866:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800286a:	485e      	ldr	r0, [pc, #376]	; (80029e4 <main+0x1d0>)
 800286c:	f003 fdcc 	bl	8006408 <HAL_GPIO_WritePin>

  B1.flags = 0;
 8002870:	4b5d      	ldr	r3, [pc, #372]	; (80029e8 <main+0x1d4>)
 8002872:	2200      	movs	r2, #0
 8002874:	701a      	strb	r2, [r3, #0]
  B1.presedConf = 0;
 8002876:	4b5c      	ldr	r3, [pc, #368]	; (80029e8 <main+0x1d4>)
 8002878:	2200      	movs	r2, #0
 800287a:	605a      	str	r2, [r3, #4]
  B1.relesedConf = 0;
 800287c:	4b5a      	ldr	r3, [pc, #360]	; (80029e8 <main+0x1d4>)
 800287e:	2200      	movs	r2, #0
 8002880:	609a      	str	r2, [r3, #8]
  B1.port = GPIOA;
 8002882:	4b59      	ldr	r3, [pc, #356]	; (80029e8 <main+0x1d4>)
 8002884:	4a59      	ldr	r2, [pc, #356]	; (80029ec <main+0x1d8>)
 8002886:	60da      	str	r2, [r3, #12]
  B1.pin = GPIO_PIN_0;
 8002888:	4b57      	ldr	r3, [pc, #348]	; (80029e8 <main+0x1d4>)
 800288a:	2201      	movs	r2, #1
 800288c:	821a      	strh	r2, [r3, #16]
  B1.debaunceCycles = 10;
 800288e:	4b56      	ldr	r3, [pc, #344]	; (80029e8 <main+0x1d4>)
 8002890:	220a      	movs	r2, #10
 8002892:	825a      	strh	r2, [r3, #18]
  B1.presses = 0;
 8002894:	4b54      	ldr	r3, [pc, #336]	; (80029e8 <main+0x1d4>)
 8002896:	2200      	movs	r2, #0
 8002898:	751a      	strb	r2, [r3, #20]

  HAL_TIM_Base_Start(&htim2);
 800289a:	4855      	ldr	r0, [pc, #340]	; (80029f0 <main+0x1dc>)
 800289c:	f008 f9d4 	bl	800ac48 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim3);
 80028a0:	4854      	ldr	r0, [pc, #336]	; (80029f4 <main+0x1e0>)
 80028a2:	f008 f9d1 	bl	800ac48 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim5);
 80028a6:	4854      	ldr	r0, [pc, #336]	; (80029f8 <main+0x1e4>)
 80028a8:	f008 f9ce 	bl	800ac48 <HAL_TIM_Base_Start>
  // zazenemo PWM
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 80028ac:	210c      	movs	r1, #12
 80028ae:	4851      	ldr	r0, [pc, #324]	; (80029f4 <main+0x1e0>)
 80028b0:	f008 fae0 	bl	800ae74 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80028b4:	2104      	movs	r1, #4
 80028b6:	484e      	ldr	r0, [pc, #312]	; (80029f0 <main+0x1dc>)
 80028b8:	f008 fadc 	bl	800ae74 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80028bc:	2108      	movs	r1, #8
 80028be:	484c      	ldr	r0, [pc, #304]	; (80029f0 <main+0x1dc>)
 80028c0:	f008 fad8 	bl	800ae74 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 80028c4:	210c      	movs	r1, #12
 80028c6:	484a      	ldr	r0, [pc, #296]	; (80029f0 <main+0x1dc>)
 80028c8:	f008 fad4 	bl	800ae74 <HAL_TIM_PWM_Start>

  robotPay.x1 = 0; //nastavimo na srednje vrednosti
 80028cc:	4b4b      	ldr	r3, [pc, #300]	; (80029fc <main+0x1e8>)
 80028ce:	2200      	movs	r2, #0
 80028d0:	701a      	strb	r2, [r3, #0]
  robotPay.x2 = 0;
 80028d2:	4b4a      	ldr	r3, [pc, #296]	; (80029fc <main+0x1e8>)
 80028d4:	2200      	movs	r2, #0
 80028d6:	709a      	strb	r2, [r3, #2]
  robotPay.y1 = 0;
 80028d8:	4b48      	ldr	r3, [pc, #288]	; (80029fc <main+0x1e8>)
 80028da:	2200      	movs	r2, #0
 80028dc:	705a      	strb	r2, [r3, #1]
  robotPay.y2 = 0;
 80028de:	4b47      	ldr	r3, [pc, #284]	; (80029fc <main+0x1e8>)
 80028e0:	2200      	movs	r2, #0
 80028e2:	70da      	strb	r2, [r3, #3]
  robotPay.speed = 100;
 80028e4:	4b45      	ldr	r3, [pc, #276]	; (80029fc <main+0x1e8>)
 80028e6:	2264      	movs	r2, #100	; 0x64
 80028e8:	711a      	strb	r2, [r3, #4]

  nastaviMotor(RF,0);
 80028ea:	2100      	movs	r1, #0
 80028ec:	2000      	movs	r0, #0
 80028ee:	f002 f92d 	bl	8004b4c <nastaviMotor>
  nastaviMotor(LF,0);
 80028f2:	2100      	movs	r1, #0
 80028f4:	2003      	movs	r0, #3
 80028f6:	f002 f929 	bl	8004b4c <nastaviMotor>
  nastaviMotor(LB,0);
 80028fa:	2100      	movs	r1, #0
 80028fc:	2002      	movs	r0, #2
 80028fe:	f002 f925 	bl	8004b4c <nastaviMotor>
  nastaviMotor(RB,0);
 8002902:	2100      	movs	r1, #0
 8002904:	2001      	movs	r0, #1
 8002906:	f002 f921 	bl	8004b4c <nastaviMotor>


  motorLF.num = LF;
 800290a:	4b3d      	ldr	r3, [pc, #244]	; (8002a00 <main+0x1ec>)
 800290c:	2203      	movs	r2, #3
 800290e:	721a      	strb	r2, [r3, #8]
  motorLB.num = LB;
 8002910:	4b3c      	ldr	r3, [pc, #240]	; (8002a04 <main+0x1f0>)
 8002912:	2202      	movs	r2, #2
 8002914:	721a      	strb	r2, [r3, #8]
  motorRB.num = RB;
 8002916:	4b3c      	ldr	r3, [pc, #240]	; (8002a08 <main+0x1f4>)
 8002918:	2201      	movs	r2, #1
 800291a:	721a      	strb	r2, [r3, #8]
  motorRF.num = RF;
 800291c:	4b3b      	ldr	r3, [pc, #236]	; (8002a0c <main+0x1f8>)
 800291e:	2200      	movs	r2, #0
 8002920:	721a      	strb	r2, [r3, #8]

  E.Accx = 0;
 8002922:	4b3b      	ldr	r3, [pc, #236]	; (8002a10 <main+0x1fc>)
 8002924:	2200      	movs	r2, #0
 8002926:	841a      	strh	r2, [r3, #32]
  E.Accy = 0;
 8002928:	4b39      	ldr	r3, [pc, #228]	; (8002a10 <main+0x1fc>)
 800292a:	2200      	movs	r2, #0
 800292c:	845a      	strh	r2, [r3, #34]	; 0x22
  E.Accz = 0;
 800292e:	4b38      	ldr	r3, [pc, #224]	; (8002a10 <main+0x1fc>)
 8002930:	2200      	movs	r2, #0
 8002932:	849a      	strh	r2, [r3, #36]	; 0x24
  E.Gyrox = 0;
 8002934:	4b36      	ldr	r3, [pc, #216]	; (8002a10 <main+0x1fc>)
 8002936:	2200      	movs	r2, #0
 8002938:	801a      	strh	r2, [r3, #0]
  E.Gyroy = 0;
 800293a:	4b35      	ldr	r3, [pc, #212]	; (8002a10 <main+0x1fc>)
 800293c:	2200      	movs	r2, #0
 800293e:	805a      	strh	r2, [r3, #2]
  E.Gyroz = 0;
 8002940:	4b33      	ldr	r3, [pc, #204]	; (8002a10 <main+0x1fc>)
 8002942:	2200      	movs	r2, #0
 8002944:	809a      	strh	r2, [r3, #4]
  E.HardIronMagx = 0;
 8002946:	4b32      	ldr	r3, [pc, #200]	; (8002a10 <main+0x1fc>)
 8002948:	f04f 0200 	mov.w	r2, #0
 800294c:	609a      	str	r2, [r3, #8]
  E.HardIronMagy = 0;
 800294e:	4b30      	ldr	r3, [pc, #192]	; (8002a10 <main+0x1fc>)
 8002950:	f04f 0200 	mov.w	r2, #0
 8002954:	60da      	str	r2, [r3, #12]
  E.HardIronMagz = 0;
 8002956:	4b2e      	ldr	r3, [pc, #184]	; (8002a10 <main+0x1fc>)
 8002958:	f04f 0200 	mov.w	r2, #0
 800295c:	611a      	str	r2, [r3, #16]
  E.SoftIronMagx = 1;
 800295e:	4b2c      	ldr	r3, [pc, #176]	; (8002a10 <main+0x1fc>)
 8002960:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002964:	615a      	str	r2, [r3, #20]
  E.SoftIronMagy = 1;
 8002966:	4b2a      	ldr	r3, [pc, #168]	; (8002a10 <main+0x1fc>)
 8002968:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800296c:	619a      	str	r2, [r3, #24]
  E.SoftIronMagz = 1;
 800296e:	4b28      	ldr	r3, [pc, #160]	; (8002a10 <main+0x1fc>)
 8002970:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002974:	61da      	str	r2, [r3, #28]

  P.pozX = 0;
 8002976:	4b27      	ldr	r3, [pc, #156]	; (8002a14 <main+0x200>)
 8002978:	f04f 0200 	mov.w	r2, #0
 800297c:	621a      	str	r2, [r3, #32]
  P.pozY = 0;
 800297e:	4b25      	ldr	r3, [pc, #148]	; (8002a14 <main+0x200>)
 8002980:	f04f 0200 	mov.w	r2, #0
 8002984:	625a      	str	r2, [r3, #36]	; 0x24

  getDrift();
 8002986:	f002 f9ed 	bl	8004d64 <getDrift>

  //HAL_SPI_Receive_DMA(&hspi5, (uint8_t*)&rasberyReq, rasberyReqSize);
  //HAL_SPI_TransmitReceive_DMA(&hspi5, SpiTxData, SpiRxData, SPI_BUFFER_SIZE);
  HAL_SPI_TransmitReceive_DMA(&hspi5, SpiTxData, SpiRxData, 2); //beremo po dva
 800298a:	2302      	movs	r3, #2
 800298c:	4a22      	ldr	r2, [pc, #136]	; (8002a18 <main+0x204>)
 800298e:	4923      	ldr	r1, [pc, #140]	; (8002a1c <main+0x208>)
 8002990:	4823      	ldr	r0, [pc, #140]	; (8002a20 <main+0x20c>)
 8002992:	f007 fdd7 	bl	800a544 <HAL_SPI_TransmitReceive_DMA>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8002996:	f00c f973 	bl	800ec80 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of CalculatePoz */
  CalculatePozHandle = osThreadNew(StartCalculatingPoz, NULL, &CalculatePoz_attributes);
 800299a:	4a22      	ldr	r2, [pc, #136]	; (8002a24 <main+0x210>)
 800299c:	2100      	movs	r1, #0
 800299e:	4822      	ldr	r0, [pc, #136]	; (8002a28 <main+0x214>)
 80029a0:	f00c f9b8 	bl	800ed14 <osThreadNew>
 80029a4:	4603      	mov	r3, r0
 80029a6:	4a21      	ldr	r2, [pc, #132]	; (8002a2c <main+0x218>)
 80029a8:	6013      	str	r3, [r2, #0]

  /* creation of ReciveCommandsN */
  ReciveCommandsNHandle = osThreadNew(StartRecivingCommandsNRF24, NULL, &ReciveCommandsN_attributes);
 80029aa:	4a21      	ldr	r2, [pc, #132]	; (8002a30 <main+0x21c>)
 80029ac:	2100      	movs	r1, #0
 80029ae:	4821      	ldr	r0, [pc, #132]	; (8002a34 <main+0x220>)
 80029b0:	f00c f9b0 	bl	800ed14 <osThreadNew>
 80029b4:	4603      	mov	r3, r0
 80029b6:	4a20      	ldr	r2, [pc, #128]	; (8002a38 <main+0x224>)
 80029b8:	6013      	str	r3, [r2, #0]

  /* creation of MotorControl */
  MotorControlHandle = osThreadNew(StartMotorControl, NULL, &MotorControl_attributes);
 80029ba:	4a20      	ldr	r2, [pc, #128]	; (8002a3c <main+0x228>)
 80029bc:	2100      	movs	r1, #0
 80029be:	4820      	ldr	r0, [pc, #128]	; (8002a40 <main+0x22c>)
 80029c0:	f00c f9a8 	bl	800ed14 <osThreadNew>
 80029c4:	4603      	mov	r3, r0
 80029c6:	4a1f      	ldr	r2, [pc, #124]	; (8002a44 <main+0x230>)
 80029c8:	6013      	str	r3, [r2, #0]

  /* creation of calculatePath */
  calculatePathHandle = osThreadNew(StartCalculatingPath, NULL, &calculatePath_attributes);
 80029ca:	4a1f      	ldr	r2, [pc, #124]	; (8002a48 <main+0x234>)
 80029cc:	2100      	movs	r1, #0
 80029ce:	481f      	ldr	r0, [pc, #124]	; (8002a4c <main+0x238>)
 80029d0:	f00c f9a0 	bl	800ed14 <osThreadNew>
 80029d4:	4603      	mov	r3, r0
 80029d6:	4a1e      	ldr	r2, [pc, #120]	; (8002a50 <main+0x23c>)
 80029d8:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80029da:	f00c f975 	bl	800ecc8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80029de:	e7fe      	b.n	80029de <main+0x1ca>
 80029e0:	20000221 	.word	0x20000221
 80029e4:	40020c00 	.word	0x40020c00
 80029e8:	20005378 	.word	0x20005378
 80029ec:	40020000 	.word	0x40020000
 80029f0:	200058c4 	.word	0x200058c4
 80029f4:	20005798 	.word	0x20005798
 80029f8:	20005750 	.word	0x20005750
 80029fc:	20004f90 	.word	0x20004f90
 8002a00:	200051f4 	.word	0x200051f4
 8002a04:	20005018 	.word	0x20005018
 8002a08:	20005498 	.word	0x20005498
 8002a0c:	20005564 	.word	0x20005564
 8002a10:	20005350 	.word	0x20005350
 8002a14:	200055b0 	.word	0x200055b0
 8002a18:	200057e4 	.word	0x200057e4
 8002a1c:	2000590c 	.word	0x2000590c
 8002a20:	20005644 	.word	0x20005644
 8002a24:	08013f00 	.word	0x08013f00
 8002a28:	080034b5 	.word	0x080034b5
 8002a2c:	200055e4 	.word	0x200055e4
 8002a30:	08013f24 	.word	0x08013f24
 8002a34:	08003cbd 	.word	0x08003cbd
 8002a38:	20005804 	.word	0x20005804
 8002a3c:	08013f48 	.word	0x08013f48
 8002a40:	08003e95 	.word	0x08003e95
 8002a44:	200055e8 	.word	0x200055e8
 8002a48:	08013f6c 	.word	0x08013f6c
 8002a4c:	08003f65 	.word	0x08003f65
 8002a50:	20005808 	.word	0x20005808

08002a54 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b094      	sub	sp, #80	; 0x50
 8002a58:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002a5a:	f107 0320 	add.w	r3, r7, #32
 8002a5e:	2230      	movs	r2, #48	; 0x30
 8002a60:	2100      	movs	r1, #0
 8002a62:	4618      	mov	r0, r3
 8002a64:	f00f fbb0 	bl	80121c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002a68:	f107 030c 	add.w	r3, r7, #12
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	601a      	str	r2, [r3, #0]
 8002a70:	605a      	str	r2, [r3, #4]
 8002a72:	609a      	str	r2, [r3, #8]
 8002a74:	60da      	str	r2, [r3, #12]
 8002a76:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a78:	2300      	movs	r3, #0
 8002a7a:	60bb      	str	r3, [r7, #8]
 8002a7c:	4b27      	ldr	r3, [pc, #156]	; (8002b1c <SystemClock_Config+0xc8>)
 8002a7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a80:	4a26      	ldr	r2, [pc, #152]	; (8002b1c <SystemClock_Config+0xc8>)
 8002a82:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a86:	6413      	str	r3, [r2, #64]	; 0x40
 8002a88:	4b24      	ldr	r3, [pc, #144]	; (8002b1c <SystemClock_Config+0xc8>)
 8002a8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a90:	60bb      	str	r3, [r7, #8]
 8002a92:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002a94:	2300      	movs	r3, #0
 8002a96:	607b      	str	r3, [r7, #4]
 8002a98:	4b21      	ldr	r3, [pc, #132]	; (8002b20 <SystemClock_Config+0xcc>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	4a20      	ldr	r2, [pc, #128]	; (8002b20 <SystemClock_Config+0xcc>)
 8002a9e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002aa2:	6013      	str	r3, [r2, #0]
 8002aa4:	4b1e      	ldr	r3, [pc, #120]	; (8002b20 <SystemClock_Config+0xcc>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002aac:	607b      	str	r3, [r7, #4]
 8002aae:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002ab0:	2301      	movs	r3, #1
 8002ab2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002ab4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002ab8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002aba:	2302      	movs	r3, #2
 8002abc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002abe:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002ac2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002ac4:	2304      	movs	r3, #4
 8002ac6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002ac8:	23a8      	movs	r3, #168	; 0xa8
 8002aca:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8002acc:	2304      	movs	r3, #4
 8002ace:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002ad0:	2307      	movs	r3, #7
 8002ad2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002ad4:	f107 0320 	add.w	r3, r7, #32
 8002ad8:	4618      	mov	r0, r3
 8002ada:	f006 fac5 	bl	8009068 <HAL_RCC_OscConfig>
 8002ade:	4603      	mov	r3, r0
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d001      	beq.n	8002ae8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002ae4:	f001 fafc 	bl	80040e0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002ae8:	230f      	movs	r3, #15
 8002aea:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002aec:	2302      	movs	r3, #2
 8002aee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002af0:	2300      	movs	r3, #0
 8002af2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002af4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002af8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002afa:	2300      	movs	r3, #0
 8002afc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002afe:	f107 030c 	add.w	r3, r7, #12
 8002b02:	2102      	movs	r1, #2
 8002b04:	4618      	mov	r0, r3
 8002b06:	f006 fd27 	bl	8009558 <HAL_RCC_ClockConfig>
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d001      	beq.n	8002b14 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8002b10:	f001 fae6 	bl	80040e0 <Error_Handler>
  }
}
 8002b14:	bf00      	nop
 8002b16:	3750      	adds	r7, #80	; 0x50
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	bd80      	pop	{r7, pc}
 8002b1c:	40023800 	.word	0x40023800
 8002b20:	40007000 	.word	0x40007000

08002b24 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002b28:	4b12      	ldr	r3, [pc, #72]	; (8002b74 <MX_I2C1_Init+0x50>)
 8002b2a:	4a13      	ldr	r2, [pc, #76]	; (8002b78 <MX_I2C1_Init+0x54>)
 8002b2c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8002b2e:	4b11      	ldr	r3, [pc, #68]	; (8002b74 <MX_I2C1_Init+0x50>)
 8002b30:	4a12      	ldr	r2, [pc, #72]	; (8002b7c <MX_I2C1_Init+0x58>)
 8002b32:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002b34:	4b0f      	ldr	r3, [pc, #60]	; (8002b74 <MX_I2C1_Init+0x50>)
 8002b36:	2200      	movs	r2, #0
 8002b38:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002b3a:	4b0e      	ldr	r3, [pc, #56]	; (8002b74 <MX_I2C1_Init+0x50>)
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002b40:	4b0c      	ldr	r3, [pc, #48]	; (8002b74 <MX_I2C1_Init+0x50>)
 8002b42:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002b46:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002b48:	4b0a      	ldr	r3, [pc, #40]	; (8002b74 <MX_I2C1_Init+0x50>)
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002b4e:	4b09      	ldr	r3, [pc, #36]	; (8002b74 <MX_I2C1_Init+0x50>)
 8002b50:	2200      	movs	r2, #0
 8002b52:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002b54:	4b07      	ldr	r3, [pc, #28]	; (8002b74 <MX_I2C1_Init+0x50>)
 8002b56:	2200      	movs	r2, #0
 8002b58:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002b5a:	4b06      	ldr	r3, [pc, #24]	; (8002b74 <MX_I2C1_Init+0x50>)
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002b60:	4804      	ldr	r0, [pc, #16]	; (8002b74 <MX_I2C1_Init+0x50>)
 8002b62:	f003 fc9d 	bl	80064a0 <HAL_I2C_Init>
 8002b66:	4603      	mov	r3, r0
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d001      	beq.n	8002b70 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002b6c:	f001 fab8 	bl	80040e0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002b70:	bf00      	nop
 8002b72:	bd80      	pop	{r7, pc}
 8002b74:	2000569c 	.word	0x2000569c
 8002b78:	40005400 	.word	0x40005400
 8002b7c:	00061a80 	.word	0x00061a80

08002b80 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8002b84:	4b13      	ldr	r3, [pc, #76]	; (8002bd4 <MX_I2S3_Init+0x54>)
 8002b86:	4a14      	ldr	r2, [pc, #80]	; (8002bd8 <MX_I2S3_Init+0x58>)
 8002b88:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8002b8a:	4b12      	ldr	r3, [pc, #72]	; (8002bd4 <MX_I2S3_Init+0x54>)
 8002b8c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002b90:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8002b92:	4b10      	ldr	r3, [pc, #64]	; (8002bd4 <MX_I2S3_Init+0x54>)
 8002b94:	2200      	movs	r2, #0
 8002b96:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8002b98:	4b0e      	ldr	r3, [pc, #56]	; (8002bd4 <MX_I2S3_Init+0x54>)
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8002b9e:	4b0d      	ldr	r3, [pc, #52]	; (8002bd4 <MX_I2S3_Init+0x54>)
 8002ba0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002ba4:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 8002ba6:	4b0b      	ldr	r3, [pc, #44]	; (8002bd4 <MX_I2S3_Init+0x54>)
 8002ba8:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8002bac:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8002bae:	4b09      	ldr	r3, [pc, #36]	; (8002bd4 <MX_I2S3_Init+0x54>)
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8002bb4:	4b07      	ldr	r3, [pc, #28]	; (8002bd4 <MX_I2S3_Init+0x54>)
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8002bba:	4b06      	ldr	r3, [pc, #24]	; (8002bd4 <MX_I2S3_Init+0x54>)
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8002bc0:	4804      	ldr	r0, [pc, #16]	; (8002bd4 <MX_I2S3_Init+0x54>)
 8002bc2:	f004 fc2d 	bl	8007420 <HAL_I2S_Init>
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d001      	beq.n	8002bd0 <MX_I2S3_Init+0x50>
  {
    Error_Handler();
 8002bcc:	f001 fa88 	bl	80040e0 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8002bd0:	bf00      	nop
 8002bd2:	bd80      	pop	{r7, pc}
 8002bd4:	2000592c 	.word	0x2000592c
 8002bd8:	40003c00 	.word	0x40003c00

08002bdc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002be0:	4b17      	ldr	r3, [pc, #92]	; (8002c40 <MX_SPI1_Init+0x64>)
 8002be2:	4a18      	ldr	r2, [pc, #96]	; (8002c44 <MX_SPI1_Init+0x68>)
 8002be4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002be6:	4b16      	ldr	r3, [pc, #88]	; (8002c40 <MX_SPI1_Init+0x64>)
 8002be8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002bec:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002bee:	4b14      	ldr	r3, [pc, #80]	; (8002c40 <MX_SPI1_Init+0x64>)
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002bf4:	4b12      	ldr	r3, [pc, #72]	; (8002c40 <MX_SPI1_Init+0x64>)
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002bfa:	4b11      	ldr	r3, [pc, #68]	; (8002c40 <MX_SPI1_Init+0x64>)
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002c00:	4b0f      	ldr	r3, [pc, #60]	; (8002c40 <MX_SPI1_Init+0x64>)
 8002c02:	2201      	movs	r2, #1
 8002c04:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002c06:	4b0e      	ldr	r3, [pc, #56]	; (8002c40 <MX_SPI1_Init+0x64>)
 8002c08:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002c0c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002c0e:	4b0c      	ldr	r3, [pc, #48]	; (8002c40 <MX_SPI1_Init+0x64>)
 8002c10:	2218      	movs	r2, #24
 8002c12:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002c14:	4b0a      	ldr	r3, [pc, #40]	; (8002c40 <MX_SPI1_Init+0x64>)
 8002c16:	2200      	movs	r2, #0
 8002c18:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002c1a:	4b09      	ldr	r3, [pc, #36]	; (8002c40 <MX_SPI1_Init+0x64>)
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c20:	4b07      	ldr	r3, [pc, #28]	; (8002c40 <MX_SPI1_Init+0x64>)
 8002c22:	2200      	movs	r2, #0
 8002c24:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002c26:	4b06      	ldr	r3, [pc, #24]	; (8002c40 <MX_SPI1_Init+0x64>)
 8002c28:	220a      	movs	r2, #10
 8002c2a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002c2c:	4804      	ldr	r0, [pc, #16]	; (8002c40 <MX_SPI1_Init+0x64>)
 8002c2e:	f007 f811 	bl	8009c54 <HAL_SPI_Init>
 8002c32:	4603      	mov	r3, r0
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d001      	beq.n	8002c3c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002c38:	f001 fa52 	bl	80040e0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002c3c:	bf00      	nop
 8002c3e:	bd80      	pop	{r7, pc}
 8002c40:	2000586c 	.word	0x2000586c
 8002c44:	40013000 	.word	0x40013000

08002c48 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002c4c:	4b17      	ldr	r3, [pc, #92]	; (8002cac <MX_SPI2_Init+0x64>)
 8002c4e:	4a18      	ldr	r2, [pc, #96]	; (8002cb0 <MX_SPI2_Init+0x68>)
 8002c50:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002c52:	4b16      	ldr	r3, [pc, #88]	; (8002cac <MX_SPI2_Init+0x64>)
 8002c54:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002c58:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002c5a:	4b14      	ldr	r3, [pc, #80]	; (8002cac <MX_SPI2_Init+0x64>)
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002c60:	4b12      	ldr	r3, [pc, #72]	; (8002cac <MX_SPI2_Init+0x64>)
 8002c62:	2200      	movs	r2, #0
 8002c64:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002c66:	4b11      	ldr	r3, [pc, #68]	; (8002cac <MX_SPI2_Init+0x64>)
 8002c68:	2200      	movs	r2, #0
 8002c6a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002c6c:	4b0f      	ldr	r3, [pc, #60]	; (8002cac <MX_SPI2_Init+0x64>)
 8002c6e:	2200      	movs	r2, #0
 8002c70:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002c72:	4b0e      	ldr	r3, [pc, #56]	; (8002cac <MX_SPI2_Init+0x64>)
 8002c74:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002c78:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002c7a:	4b0c      	ldr	r3, [pc, #48]	; (8002cac <MX_SPI2_Init+0x64>)
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002c80:	4b0a      	ldr	r3, [pc, #40]	; (8002cac <MX_SPI2_Init+0x64>)
 8002c82:	2200      	movs	r2, #0
 8002c84:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002c86:	4b09      	ldr	r3, [pc, #36]	; (8002cac <MX_SPI2_Init+0x64>)
 8002c88:	2200      	movs	r2, #0
 8002c8a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c8c:	4b07      	ldr	r3, [pc, #28]	; (8002cac <MX_SPI2_Init+0x64>)
 8002c8e:	2200      	movs	r2, #0
 8002c90:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002c92:	4b06      	ldr	r3, [pc, #24]	; (8002cac <MX_SPI2_Init+0x64>)
 8002c94:	220a      	movs	r2, #10
 8002c96:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002c98:	4804      	ldr	r0, [pc, #16]	; (8002cac <MX_SPI2_Init+0x64>)
 8002c9a:	f006 ffdb 	bl	8009c54 <HAL_SPI_Init>
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d001      	beq.n	8002ca8 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002ca4:	f001 fa1c 	bl	80040e0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002ca8:	bf00      	nop
 8002caa:	bd80      	pop	{r7, pc}
 8002cac:	200055ec 	.word	0x200055ec
 8002cb0:	40003800 	.word	0x40003800

08002cb4 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8002cb8:	4b15      	ldr	r3, [pc, #84]	; (8002d10 <MX_SPI5_Init+0x5c>)
 8002cba:	4a16      	ldr	r2, [pc, #88]	; (8002d14 <MX_SPI5_Init+0x60>)
 8002cbc:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_SLAVE;
 8002cbe:	4b14      	ldr	r3, [pc, #80]	; (8002d10 <MX_SPI5_Init+0x5c>)
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8002cc4:	4b12      	ldr	r3, [pc, #72]	; (8002d10 <MX_SPI5_Init+0x5c>)
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8002cca:	4b11      	ldr	r3, [pc, #68]	; (8002d10 <MX_SPI5_Init+0x5c>)
 8002ccc:	2200      	movs	r2, #0
 8002cce:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002cd0:	4b0f      	ldr	r3, [pc, #60]	; (8002d10 <MX_SPI5_Init+0x5c>)
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002cd6:	4b0e      	ldr	r3, [pc, #56]	; (8002d10 <MX_SPI5_Init+0x5c>)
 8002cd8:	2200      	movs	r2, #0
 8002cda:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8002cdc:	4b0c      	ldr	r3, [pc, #48]	; (8002d10 <MX_SPI5_Init+0x5c>)
 8002cde:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002ce2:	619a      	str	r2, [r3, #24]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002ce4:	4b0a      	ldr	r3, [pc, #40]	; (8002d10 <MX_SPI5_Init+0x5c>)
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8002cea:	4b09      	ldr	r3, [pc, #36]	; (8002d10 <MX_SPI5_Init+0x5c>)
 8002cec:	2200      	movs	r2, #0
 8002cee:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002cf0:	4b07      	ldr	r3, [pc, #28]	; (8002d10 <MX_SPI5_Init+0x5c>)
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 8002cf6:	4b06      	ldr	r3, [pc, #24]	; (8002d10 <MX_SPI5_Init+0x5c>)
 8002cf8:	220a      	movs	r2, #10
 8002cfa:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8002cfc:	4804      	ldr	r0, [pc, #16]	; (8002d10 <MX_SPI5_Init+0x5c>)
 8002cfe:	f006 ffa9 	bl	8009c54 <HAL_SPI_Init>
 8002d02:	4603      	mov	r3, r0
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d001      	beq.n	8002d0c <MX_SPI5_Init+0x58>
  {
    Error_Handler();
 8002d08:	f001 f9ea 	bl	80040e0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8002d0c:	bf00      	nop
 8002d0e:	bd80      	pop	{r7, pc}
 8002d10:	20005644 	.word	0x20005644
 8002d14:	40015000 	.word	0x40015000

08002d18 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b08e      	sub	sp, #56	; 0x38
 8002d1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d1e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002d22:	2200      	movs	r2, #0
 8002d24:	601a      	str	r2, [r3, #0]
 8002d26:	605a      	str	r2, [r3, #4]
 8002d28:	609a      	str	r2, [r3, #8]
 8002d2a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d2c:	f107 0320 	add.w	r3, r7, #32
 8002d30:	2200      	movs	r2, #0
 8002d32:	601a      	str	r2, [r3, #0]
 8002d34:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002d36:	1d3b      	adds	r3, r7, #4
 8002d38:	2200      	movs	r2, #0
 8002d3a:	601a      	str	r2, [r3, #0]
 8002d3c:	605a      	str	r2, [r3, #4]
 8002d3e:	609a      	str	r2, [r3, #8]
 8002d40:	60da      	str	r2, [r3, #12]
 8002d42:	611a      	str	r2, [r3, #16]
 8002d44:	615a      	str	r2, [r3, #20]
 8002d46:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002d48:	4b38      	ldr	r3, [pc, #224]	; (8002e2c <MX_TIM2_Init+0x114>)
 8002d4a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002d4e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 8002d50:	4b36      	ldr	r3, [pc, #216]	; (8002e2c <MX_TIM2_Init+0x114>)
 8002d52:	2253      	movs	r2, #83	; 0x53
 8002d54:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d56:	4b35      	ldr	r3, [pc, #212]	; (8002e2c <MX_TIM2_Init+0x114>)
 8002d58:	2200      	movs	r2, #0
 8002d5a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8002d5c:	4b33      	ldr	r3, [pc, #204]	; (8002e2c <MX_TIM2_Init+0x114>)
 8002d5e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002d62:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d64:	4b31      	ldr	r3, [pc, #196]	; (8002e2c <MX_TIM2_Init+0x114>)
 8002d66:	2200      	movs	r2, #0
 8002d68:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d6a:	4b30      	ldr	r3, [pc, #192]	; (8002e2c <MX_TIM2_Init+0x114>)
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002d70:	482e      	ldr	r0, [pc, #184]	; (8002e2c <MX_TIM2_Init+0x114>)
 8002d72:	f007 ff19 	bl	800aba8 <HAL_TIM_Base_Init>
 8002d76:	4603      	mov	r3, r0
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d001      	beq.n	8002d80 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8002d7c:	f001 f9b0 	bl	80040e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002d80:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002d84:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002d86:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002d8a:	4619      	mov	r1, r3
 8002d8c:	4827      	ldr	r0, [pc, #156]	; (8002e2c <MX_TIM2_Init+0x114>)
 8002d8e:	f008 faeb 	bl	800b368 <HAL_TIM_ConfigClockSource>
 8002d92:	4603      	mov	r3, r0
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d001      	beq.n	8002d9c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8002d98:	f001 f9a2 	bl	80040e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002d9c:	4823      	ldr	r0, [pc, #140]	; (8002e2c <MX_TIM2_Init+0x114>)
 8002d9e:	f008 f80f 	bl	800adc0 <HAL_TIM_PWM_Init>
 8002da2:	4603      	mov	r3, r0
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d001      	beq.n	8002dac <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8002da8:	f001 f99a 	bl	80040e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002dac:	2300      	movs	r3, #0
 8002dae:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002db0:	2300      	movs	r3, #0
 8002db2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002db4:	f107 0320 	add.w	r3, r7, #32
 8002db8:	4619      	mov	r1, r3
 8002dba:	481c      	ldr	r0, [pc, #112]	; (8002e2c <MX_TIM2_Init+0x114>)
 8002dbc:	f008 fe90 	bl	800bae0 <HAL_TIMEx_MasterConfigSynchronization>
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d001      	beq.n	8002dca <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8002dc6:	f001 f98b 	bl	80040e0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002dca:	2360      	movs	r3, #96	; 0x60
 8002dcc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002dda:	1d3b      	adds	r3, r7, #4
 8002ddc:	2204      	movs	r2, #4
 8002dde:	4619      	mov	r1, r3
 8002de0:	4812      	ldr	r0, [pc, #72]	; (8002e2c <MX_TIM2_Init+0x114>)
 8002de2:	f008 f9ff 	bl	800b1e4 <HAL_TIM_PWM_ConfigChannel>
 8002de6:	4603      	mov	r3, r0
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d001      	beq.n	8002df0 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8002dec:	f001 f978 	bl	80040e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002df0:	1d3b      	adds	r3, r7, #4
 8002df2:	2208      	movs	r2, #8
 8002df4:	4619      	mov	r1, r3
 8002df6:	480d      	ldr	r0, [pc, #52]	; (8002e2c <MX_TIM2_Init+0x114>)
 8002df8:	f008 f9f4 	bl	800b1e4 <HAL_TIM_PWM_ConfigChannel>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d001      	beq.n	8002e06 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8002e02:	f001 f96d 	bl	80040e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002e06:	1d3b      	adds	r3, r7, #4
 8002e08:	220c      	movs	r2, #12
 8002e0a:	4619      	mov	r1, r3
 8002e0c:	4807      	ldr	r0, [pc, #28]	; (8002e2c <MX_TIM2_Init+0x114>)
 8002e0e:	f008 f9e9 	bl	800b1e4 <HAL_TIM_PWM_ConfigChannel>
 8002e12:	4603      	mov	r3, r0
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d001      	beq.n	8002e1c <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 8002e18:	f001 f962 	bl	80040e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002e1c:	4803      	ldr	r0, [pc, #12]	; (8002e2c <MX_TIM2_Init+0x114>)
 8002e1e:	f002 fb2d 	bl	800547c <HAL_TIM_MspPostInit>

}
 8002e22:	bf00      	nop
 8002e24:	3738      	adds	r7, #56	; 0x38
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bd80      	pop	{r7, pc}
 8002e2a:	bf00      	nop
 8002e2c:	200058c4 	.word	0x200058c4

08002e30 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b08e      	sub	sp, #56	; 0x38
 8002e34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002e36:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	601a      	str	r2, [r3, #0]
 8002e3e:	605a      	str	r2, [r3, #4]
 8002e40:	609a      	str	r2, [r3, #8]
 8002e42:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e44:	f107 0320 	add.w	r3, r7, #32
 8002e48:	2200      	movs	r2, #0
 8002e4a:	601a      	str	r2, [r3, #0]
 8002e4c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002e4e:	1d3b      	adds	r3, r7, #4
 8002e50:	2200      	movs	r2, #0
 8002e52:	601a      	str	r2, [r3, #0]
 8002e54:	605a      	str	r2, [r3, #4]
 8002e56:	609a      	str	r2, [r3, #8]
 8002e58:	60da      	str	r2, [r3, #12]
 8002e5a:	611a      	str	r2, [r3, #16]
 8002e5c:	615a      	str	r2, [r3, #20]
 8002e5e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002e60:	4b2c      	ldr	r3, [pc, #176]	; (8002f14 <MX_TIM3_Init+0xe4>)
 8002e62:	4a2d      	ldr	r2, [pc, #180]	; (8002f18 <MX_TIM3_Init+0xe8>)
 8002e64:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84;
 8002e66:	4b2b      	ldr	r3, [pc, #172]	; (8002f14 <MX_TIM3_Init+0xe4>)
 8002e68:	2254      	movs	r2, #84	; 0x54
 8002e6a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e6c:	4b29      	ldr	r3, [pc, #164]	; (8002f14 <MX_TIM3_Init+0xe4>)
 8002e6e:	2200      	movs	r2, #0
 8002e70:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8002e72:	4b28      	ldr	r3, [pc, #160]	; (8002f14 <MX_TIM3_Init+0xe4>)
 8002e74:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002e78:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e7a:	4b26      	ldr	r3, [pc, #152]	; (8002f14 <MX_TIM3_Init+0xe4>)
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e80:	4b24      	ldr	r3, [pc, #144]	; (8002f14 <MX_TIM3_Init+0xe4>)
 8002e82:	2200      	movs	r2, #0
 8002e84:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002e86:	4823      	ldr	r0, [pc, #140]	; (8002f14 <MX_TIM3_Init+0xe4>)
 8002e88:	f007 fe8e 	bl	800aba8 <HAL_TIM_Base_Init>
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d001      	beq.n	8002e96 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8002e92:	f001 f925 	bl	80040e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002e96:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002e9a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002e9c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002ea0:	4619      	mov	r1, r3
 8002ea2:	481c      	ldr	r0, [pc, #112]	; (8002f14 <MX_TIM3_Init+0xe4>)
 8002ea4:	f008 fa60 	bl	800b368 <HAL_TIM_ConfigClockSource>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d001      	beq.n	8002eb2 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8002eae:	f001 f917 	bl	80040e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002eb2:	4818      	ldr	r0, [pc, #96]	; (8002f14 <MX_TIM3_Init+0xe4>)
 8002eb4:	f007 ff84 	bl	800adc0 <HAL_TIM_PWM_Init>
 8002eb8:	4603      	mov	r3, r0
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d001      	beq.n	8002ec2 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8002ebe:	f001 f90f 	bl	80040e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002eca:	f107 0320 	add.w	r3, r7, #32
 8002ece:	4619      	mov	r1, r3
 8002ed0:	4810      	ldr	r0, [pc, #64]	; (8002f14 <MX_TIM3_Init+0xe4>)
 8002ed2:	f008 fe05 	bl	800bae0 <HAL_TIMEx_MasterConfigSynchronization>
 8002ed6:	4603      	mov	r3, r0
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d001      	beq.n	8002ee0 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8002edc:	f001 f900 	bl	80040e0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002ee0:	2360      	movs	r3, #96	; 0x60
 8002ee2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002eec:	2300      	movs	r3, #0
 8002eee:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002ef0:	1d3b      	adds	r3, r7, #4
 8002ef2:	220c      	movs	r2, #12
 8002ef4:	4619      	mov	r1, r3
 8002ef6:	4807      	ldr	r0, [pc, #28]	; (8002f14 <MX_TIM3_Init+0xe4>)
 8002ef8:	f008 f974 	bl	800b1e4 <HAL_TIM_PWM_ConfigChannel>
 8002efc:	4603      	mov	r3, r0
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d001      	beq.n	8002f06 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8002f02:	f001 f8ed 	bl	80040e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002f06:	4803      	ldr	r0, [pc, #12]	; (8002f14 <MX_TIM3_Init+0xe4>)
 8002f08:	f002 fab8 	bl	800547c <HAL_TIM_MspPostInit>

}
 8002f0c:	bf00      	nop
 8002f0e:	3738      	adds	r7, #56	; 0x38
 8002f10:	46bd      	mov	sp, r7
 8002f12:	bd80      	pop	{r7, pc}
 8002f14:	20005798 	.word	0x20005798
 8002f18:	40000400 	.word	0x40000400

08002f1c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b086      	sub	sp, #24
 8002f20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002f22:	f107 0308 	add.w	r3, r7, #8
 8002f26:	2200      	movs	r2, #0
 8002f28:	601a      	str	r2, [r3, #0]
 8002f2a:	605a      	str	r2, [r3, #4]
 8002f2c:	609a      	str	r2, [r3, #8]
 8002f2e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f30:	463b      	mov	r3, r7
 8002f32:	2200      	movs	r2, #0
 8002f34:	601a      	str	r2, [r3, #0]
 8002f36:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002f38:	4b1d      	ldr	r3, [pc, #116]	; (8002fb0 <MX_TIM5_Init+0x94>)
 8002f3a:	4a1e      	ldr	r2, [pc, #120]	; (8002fb4 <MX_TIM5_Init+0x98>)
 8002f3c:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 83;
 8002f3e:	4b1c      	ldr	r3, [pc, #112]	; (8002fb0 <MX_TIM5_Init+0x94>)
 8002f40:	2253      	movs	r2, #83	; 0x53
 8002f42:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f44:	4b1a      	ldr	r3, [pc, #104]	; (8002fb0 <MX_TIM5_Init+0x94>)
 8002f46:	2200      	movs	r2, #0
 8002f48:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8002f4a:	4b19      	ldr	r3, [pc, #100]	; (8002fb0 <MX_TIM5_Init+0x94>)
 8002f4c:	f04f 32ff 	mov.w	r2, #4294967295
 8002f50:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f52:	4b17      	ldr	r3, [pc, #92]	; (8002fb0 <MX_TIM5_Init+0x94>)
 8002f54:	2200      	movs	r2, #0
 8002f56:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f58:	4b15      	ldr	r3, [pc, #84]	; (8002fb0 <MX_TIM5_Init+0x94>)
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002f5e:	4814      	ldr	r0, [pc, #80]	; (8002fb0 <MX_TIM5_Init+0x94>)
 8002f60:	f007 fe22 	bl	800aba8 <HAL_TIM_Base_Init>
 8002f64:	4603      	mov	r3, r0
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d001      	beq.n	8002f6e <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8002f6a:	f001 f8b9 	bl	80040e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f6e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002f72:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002f74:	f107 0308 	add.w	r3, r7, #8
 8002f78:	4619      	mov	r1, r3
 8002f7a:	480d      	ldr	r0, [pc, #52]	; (8002fb0 <MX_TIM5_Init+0x94>)
 8002f7c:	f008 f9f4 	bl	800b368 <HAL_TIM_ConfigClockSource>
 8002f80:	4603      	mov	r3, r0
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d001      	beq.n	8002f8a <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8002f86:	f001 f8ab 	bl	80040e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f8e:	2300      	movs	r3, #0
 8002f90:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002f92:	463b      	mov	r3, r7
 8002f94:	4619      	mov	r1, r3
 8002f96:	4806      	ldr	r0, [pc, #24]	; (8002fb0 <MX_TIM5_Init+0x94>)
 8002f98:	f008 fda2 	bl	800bae0 <HAL_TIMEx_MasterConfigSynchronization>
 8002f9c:	4603      	mov	r3, r0
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d001      	beq.n	8002fa6 <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8002fa2:	f001 f89d 	bl	80040e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002fa6:	bf00      	nop
 8002fa8:	3718      	adds	r7, #24
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bd80      	pop	{r7, pc}
 8002fae:	bf00      	nop
 8002fb0:	20005750 	.word	0x20005750
 8002fb4:	40000c00 	.word	0x40000c00

08002fb8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b082      	sub	sp, #8
 8002fbc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	607b      	str	r3, [r7, #4]
 8002fc2:	4b10      	ldr	r3, [pc, #64]	; (8003004 <MX_DMA_Init+0x4c>)
 8002fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fc6:	4a0f      	ldr	r2, [pc, #60]	; (8003004 <MX_DMA_Init+0x4c>)
 8002fc8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002fcc:	6313      	str	r3, [r2, #48]	; 0x30
 8002fce:	4b0d      	ldr	r3, [pc, #52]	; (8003004 <MX_DMA_Init+0x4c>)
 8002fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fd2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002fd6:	607b      	str	r3, [r7, #4]
 8002fd8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 8002fda:	2200      	movs	r2, #0
 8002fdc:	2105      	movs	r1, #5
 8002fde:	203b      	movs	r0, #59	; 0x3b
 8002fe0:	f002 fcdc 	bl	800599c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8002fe4:	203b      	movs	r0, #59	; 0x3b
 8002fe6:	f002 fcf5 	bl	80059d4 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 5, 0);
 8002fea:	2200      	movs	r2, #0
 8002fec:	2105      	movs	r1, #5
 8002fee:	203c      	movs	r0, #60	; 0x3c
 8002ff0:	f002 fcd4 	bl	800599c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 8002ff4:	203c      	movs	r0, #60	; 0x3c
 8002ff6:	f002 fced 	bl	80059d4 <HAL_NVIC_EnableIRQ>

}
 8002ffa:	bf00      	nop
 8002ffc:	3708      	adds	r7, #8
 8002ffe:	46bd      	mov	sp, r7
 8003000:	bd80      	pop	{r7, pc}
 8003002:	bf00      	nop
 8003004:	40023800 	.word	0x40023800

08003008 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b08c      	sub	sp, #48	; 0x30
 800300c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800300e:	f107 031c 	add.w	r3, r7, #28
 8003012:	2200      	movs	r2, #0
 8003014:	601a      	str	r2, [r3, #0]
 8003016:	605a      	str	r2, [r3, #4]
 8003018:	609a      	str	r2, [r3, #8]
 800301a:	60da      	str	r2, [r3, #12]
 800301c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800301e:	2300      	movs	r3, #0
 8003020:	61bb      	str	r3, [r7, #24]
 8003022:	4bbd      	ldr	r3, [pc, #756]	; (8003318 <MX_GPIO_Init+0x310>)
 8003024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003026:	4abc      	ldr	r2, [pc, #752]	; (8003318 <MX_GPIO_Init+0x310>)
 8003028:	f043 0310 	orr.w	r3, r3, #16
 800302c:	6313      	str	r3, [r2, #48]	; 0x30
 800302e:	4bba      	ldr	r3, [pc, #744]	; (8003318 <MX_GPIO_Init+0x310>)
 8003030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003032:	f003 0310 	and.w	r3, r3, #16
 8003036:	61bb      	str	r3, [r7, #24]
 8003038:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800303a:	2300      	movs	r3, #0
 800303c:	617b      	str	r3, [r7, #20]
 800303e:	4bb6      	ldr	r3, [pc, #728]	; (8003318 <MX_GPIO_Init+0x310>)
 8003040:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003042:	4ab5      	ldr	r2, [pc, #724]	; (8003318 <MX_GPIO_Init+0x310>)
 8003044:	f043 0304 	orr.w	r3, r3, #4
 8003048:	6313      	str	r3, [r2, #48]	; 0x30
 800304a:	4bb3      	ldr	r3, [pc, #716]	; (8003318 <MX_GPIO_Init+0x310>)
 800304c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800304e:	f003 0304 	and.w	r3, r3, #4
 8003052:	617b      	str	r3, [r7, #20]
 8003054:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003056:	2300      	movs	r3, #0
 8003058:	613b      	str	r3, [r7, #16]
 800305a:	4baf      	ldr	r3, [pc, #700]	; (8003318 <MX_GPIO_Init+0x310>)
 800305c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800305e:	4aae      	ldr	r2, [pc, #696]	; (8003318 <MX_GPIO_Init+0x310>)
 8003060:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003064:	6313      	str	r3, [r2, #48]	; 0x30
 8003066:	4bac      	ldr	r3, [pc, #688]	; (8003318 <MX_GPIO_Init+0x310>)
 8003068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800306a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800306e:	613b      	str	r3, [r7, #16]
 8003070:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003072:	2300      	movs	r3, #0
 8003074:	60fb      	str	r3, [r7, #12]
 8003076:	4ba8      	ldr	r3, [pc, #672]	; (8003318 <MX_GPIO_Init+0x310>)
 8003078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800307a:	4aa7      	ldr	r2, [pc, #668]	; (8003318 <MX_GPIO_Init+0x310>)
 800307c:	f043 0301 	orr.w	r3, r3, #1
 8003080:	6313      	str	r3, [r2, #48]	; 0x30
 8003082:	4ba5      	ldr	r3, [pc, #660]	; (8003318 <MX_GPIO_Init+0x310>)
 8003084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003086:	f003 0301 	and.w	r3, r3, #1
 800308a:	60fb      	str	r3, [r7, #12]
 800308c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800308e:	2300      	movs	r3, #0
 8003090:	60bb      	str	r3, [r7, #8]
 8003092:	4ba1      	ldr	r3, [pc, #644]	; (8003318 <MX_GPIO_Init+0x310>)
 8003094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003096:	4aa0      	ldr	r2, [pc, #640]	; (8003318 <MX_GPIO_Init+0x310>)
 8003098:	f043 0302 	orr.w	r3, r3, #2
 800309c:	6313      	str	r3, [r2, #48]	; 0x30
 800309e:	4b9e      	ldr	r3, [pc, #632]	; (8003318 <MX_GPIO_Init+0x310>)
 80030a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030a2:	f003 0302 	and.w	r3, r3, #2
 80030a6:	60bb      	str	r3, [r7, #8]
 80030a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80030aa:	2300      	movs	r3, #0
 80030ac:	607b      	str	r3, [r7, #4]
 80030ae:	4b9a      	ldr	r3, [pc, #616]	; (8003318 <MX_GPIO_Init+0x310>)
 80030b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030b2:	4a99      	ldr	r2, [pc, #612]	; (8003318 <MX_GPIO_Init+0x310>)
 80030b4:	f043 0308 	orr.w	r3, r3, #8
 80030b8:	6313      	str	r3, [r2, #48]	; 0x30
 80030ba:	4b97      	ldr	r3, [pc, #604]	; (8003318 <MX_GPIO_Init+0x310>)
 80030bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030be:	f003 0308 	and.w	r3, r3, #8
 80030c2:	607b      	str	r3, [r7, #4]
 80030c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_SPI1_Pin|mf_lf_Pin|mb_lf_Pin|GPIO_PIN_9
 80030c6:	2200      	movs	r2, #0
 80030c8:	f647 7188 	movw	r1, #32648	; 0x7f88
 80030cc:	4893      	ldr	r0, [pc, #588]	; (800331c <MX_GPIO_Init+0x314>)
 80030ce:	f003 f99b 	bl	8006408 <HAL_GPIO_WritePin>
                          |mb_rb_Pin|GPIO_PIN_11|mf_rb_Pin|GPIO_PIN_13
                          |mb_lb_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80030d2:	2201      	movs	r2, #1
 80030d4:	2101      	movs	r1, #1
 80030d6:	4892      	ldr	r0, [pc, #584]	; (8003320 <MX_GPIO_Init+0x318>)
 80030d8:	f003 f996 	bl	8006408 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 80030dc:	2200      	movs	r2, #0
 80030de:	2104      	movs	r1, #4
 80030e0:	4890      	ldr	r0, [pc, #576]	; (8003324 <MX_GPIO_Init+0x31c>)
 80030e2:	f003 f991 	bl	8006408 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, NRF_CSN_Pin|NRF_CE_Pin|LD4_Pin|LD3_Pin
 80030e6:	2200      	movs	r2, #0
 80030e8:	f24f 3113 	movw	r1, #62227	; 0xf313
 80030ec:	488e      	ldr	r0, [pc, #568]	; (8003328 <MX_GPIO_Init+0x320>)
 80030ee:	f003 f98b 	bl	8006408 <HAL_GPIO_WritePin>
                          |LD5_Pin|LD6_Pin|CE1_SPI5_Pin|CSN1_SPI5_Pin
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PE2 PE4 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_1;
 80030f2:	2316      	movs	r3, #22
 80030f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80030f6:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80030fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030fc:	2300      	movs	r3, #0
 80030fe:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003100:	f107 031c 	add.w	r3, r7, #28
 8003104:	4619      	mov	r1, r3
 8003106:	4885      	ldr	r0, [pc, #532]	; (800331c <MX_GPIO_Init+0x314>)
 8003108:	f002 ffe2 	bl	80060d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_SPI1_Pin */
  GPIO_InitStruct.Pin = CS_SPI1_Pin;
 800310c:	2308      	movs	r3, #8
 800310e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003110:	2301      	movs	r3, #1
 8003112:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003114:	2300      	movs	r3, #0
 8003116:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003118:	2302      	movs	r3, #2
 800311a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_SPI1_GPIO_Port, &GPIO_InitStruct);
 800311c:	f107 031c 	add.w	r3, r7, #28
 8003120:	4619      	mov	r1, r3
 8003122:	487e      	ldr	r0, [pc, #504]	; (800331c <MX_GPIO_Init+0x314>)
 8003124:	f002 ffd4 	bl	80060d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8003128:	2301      	movs	r3, #1
 800312a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800312c:	2301      	movs	r3, #1
 800312e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003130:	2300      	movs	r3, #0
 8003132:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003134:	2300      	movs	r3, #0
 8003136:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8003138:	f107 031c 	add.w	r3, r7, #28
 800313c:	4619      	mov	r1, r3
 800313e:	4878      	ldr	r0, [pc, #480]	; (8003320 <MX_GPIO_Init+0x318>)
 8003140:	f002 ffc6 	bl	80060d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8003144:	2308      	movs	r3, #8
 8003146:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003148:	2302      	movs	r3, #2
 800314a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800314c:	2300      	movs	r3, #0
 800314e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003150:	2300      	movs	r3, #0
 8003152:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003154:	2305      	movs	r3, #5
 8003156:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8003158:	f107 031c 	add.w	r3, r7, #28
 800315c:	4619      	mov	r1, r3
 800315e:	4870      	ldr	r0, [pc, #448]	; (8003320 <MX_GPIO_Init+0x318>)
 8003160:	f002 ffb6 	bl	80060d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003164:	2301      	movs	r3, #1
 8003166:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003168:	2300      	movs	r3, #0
 800316a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800316c:	2300      	movs	r3, #0
 800316e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003170:	f107 031c 	add.w	r3, r7, #28
 8003174:	4619      	mov	r1, r3
 8003176:	486d      	ldr	r0, [pc, #436]	; (800332c <MX_GPIO_Init+0x324>)
 8003178:	f002 ffaa 	bl	80060d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 800317c:	2320      	movs	r3, #32
 800317e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003180:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8003184:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003186:	2300      	movs	r3, #0
 8003188:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800318a:	f107 031c 	add.w	r3, r7, #28
 800318e:	4619      	mov	r1, r3
 8003190:	4863      	ldr	r0, [pc, #396]	; (8003320 <MX_GPIO_Init+0x318>)
 8003192:	f002 ff9d 	bl	80060d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003196:	2304      	movs	r3, #4
 8003198:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800319a:	2301      	movs	r3, #1
 800319c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800319e:	2300      	movs	r3, #0
 80031a0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031a2:	2300      	movs	r3, #0
 80031a4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031a6:	f107 031c 	add.w	r3, r7, #28
 80031aa:	4619      	mov	r1, r3
 80031ac:	485d      	ldr	r0, [pc, #372]	; (8003324 <MX_GPIO_Init+0x31c>)
 80031ae:	f002 ff8f 	bl	80060d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : mf_lf_Pin mb_lf_Pin PE9 mb_rb_Pin
                           PE11 mf_rb_Pin PE13 mb_lb_Pin */
  GPIO_InitStruct.Pin = mf_lf_Pin|mb_lf_Pin|GPIO_PIN_9|mb_rb_Pin
 80031b2:	f44f 43ff 	mov.w	r3, #32640	; 0x7f80
 80031b6:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_11|mf_rb_Pin|GPIO_PIN_13|mb_lb_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031b8:	2301      	movs	r3, #1
 80031ba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031bc:	2300      	movs	r3, #0
 80031be:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031c0:	2300      	movs	r3, #0
 80031c2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80031c4:	f107 031c 	add.w	r3, r7, #28
 80031c8:	4619      	mov	r1, r3
 80031ca:	4854      	ldr	r0, [pc, #336]	; (800331c <MX_GPIO_Init+0x314>)
 80031cc:	f002 ff80 	bl	80060d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : CLK_IN_Pin PB12 */
  GPIO_InitStruct.Pin = CLK_IN_Pin|GPIO_PIN_12;
 80031d0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80031d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031d6:	2302      	movs	r3, #2
 80031d8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031da:	2300      	movs	r3, #0
 80031dc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031de:	2300      	movs	r3, #0
 80031e0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80031e2:	2305      	movs	r3, #5
 80031e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031e6:	f107 031c 	add.w	r3, r7, #28
 80031ea:	4619      	mov	r1, r3
 80031ec:	484d      	ldr	r0, [pc, #308]	; (8003324 <MX_GPIO_Init+0x31c>)
 80031ee:	f002 ff6f 	bl	80060d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : NRF_IRQ_Pin */
  GPIO_InitStruct.Pin = NRF_IRQ_Pin;
 80031f2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80031f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80031f8:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80031fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031fe:	2300      	movs	r3, #0
 8003200:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(NRF_IRQ_GPIO_Port, &GPIO_InitStruct);
 8003202:	f107 031c 	add.w	r3, r7, #28
 8003206:	4619      	mov	r1, r3
 8003208:	4846      	ldr	r0, [pc, #280]	; (8003324 <MX_GPIO_Init+0x31c>)
 800320a:	f002 ff61 	bl	80060d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : NRF_CSN_Pin NRF_CE_Pin LD4_Pin LD3_Pin
                           LD5_Pin LD6_Pin CE1_SPI5_Pin CSN1_SPI5_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = NRF_CSN_Pin|NRF_CE_Pin|LD4_Pin|LD3_Pin
 800320e:	f24f 3313 	movw	r3, #62227	; 0xf313
 8003212:	61fb      	str	r3, [r7, #28]
                          |LD5_Pin|LD6_Pin|CE1_SPI5_Pin|CSN1_SPI5_Pin
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003214:	2301      	movs	r3, #1
 8003216:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003218:	2300      	movs	r3, #0
 800321a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800321c:	2300      	movs	r3, #0
 800321e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003220:	f107 031c 	add.w	r3, r7, #28
 8003224:	4619      	mov	r1, r3
 8003226:	4840      	ldr	r0, [pc, #256]	; (8003328 <MX_GPIO_Init+0x320>)
 8003228:	f002 ff52 	bl	80060d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800322c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003230:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003232:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8003236:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003238:	2300      	movs	r3, #0
 800323a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800323c:	f107 031c 	add.w	r3, r7, #28
 8003240:	4619      	mov	r1, r3
 8003242:	483a      	ldr	r0, [pc, #232]	; (800332c <MX_GPIO_Init+0x324>)
 8003244:	f002 ff44 	bl	80060d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8003248:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800324c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800324e:	2300      	movs	r3, #0
 8003250:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003252:	2300      	movs	r3, #0
 8003254:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003256:	f107 031c 	add.w	r3, r7, #28
 800325a:	4619      	mov	r1, r3
 800325c:	4830      	ldr	r0, [pc, #192]	; (8003320 <MX_GPIO_Init+0x318>)
 800325e:	f002 ff37 	bl	80060d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD2 PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 8003262:	2364      	movs	r3, #100	; 0x64
 8003264:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003266:	2300      	movs	r3, #0
 8003268:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800326a:	2300      	movs	r3, #0
 800326c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800326e:	f107 031c 	add.w	r3, r7, #28
 8003272:	4619      	mov	r1, r3
 8003274:	482c      	ldr	r0, [pc, #176]	; (8003328 <MX_GPIO_Init+0x320>)
 8003276:	f002 ff2b 	bl	80060d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7;
 800327a:	2388      	movs	r3, #136	; 0x88
 800327c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800327e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8003282:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003284:	2300      	movs	r3, #0
 8003286:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003288:	f107 031c 	add.w	r3, r7, #28
 800328c:	4619      	mov	r1, r3
 800328e:	4826      	ldr	r0, [pc, #152]	; (8003328 <MX_GPIO_Init+0x320>)
 8003290:	f002 ff1e 	bl	80060d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003294:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003298:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800329a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800329e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032a0:	2300      	movs	r3, #0
 80032a2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032a4:	f107 031c 	add.w	r3, r7, #28
 80032a8:	4619      	mov	r1, r3
 80032aa:	481e      	ldr	r0, [pc, #120]	; (8003324 <MX_GPIO_Init+0x31c>)
 80032ac:	f002 ff10 	bl	80060d0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 80032b0:	2200      	movs	r2, #0
 80032b2:	2105      	movs	r1, #5
 80032b4:	2007      	movs	r0, #7
 80032b6:	f002 fb71 	bl	800599c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80032ba:	2007      	movs	r0, #7
 80032bc:	f002 fb8a 	bl	80059d4 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 80032c0:	2200      	movs	r2, #0
 80032c2:	2105      	movs	r1, #5
 80032c4:	2008      	movs	r0, #8
 80032c6:	f002 fb69 	bl	800599c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80032ca:	2008      	movs	r0, #8
 80032cc:	f002 fb82 	bl	80059d4 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 80032d0:	2200      	movs	r2, #0
 80032d2:	2105      	movs	r1, #5
 80032d4:	2009      	movs	r0, #9
 80032d6:	f002 fb61 	bl	800599c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80032da:	2009      	movs	r0, #9
 80032dc:	f002 fb7a 	bl	80059d4 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 80032e0:	2200      	movs	r2, #0
 80032e2:	2105      	movs	r1, #5
 80032e4:	200a      	movs	r0, #10
 80032e6:	f002 fb59 	bl	800599c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80032ea:	200a      	movs	r0, #10
 80032ec:	f002 fb72 	bl	80059d4 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 80032f0:	2200      	movs	r2, #0
 80032f2:	2105      	movs	r1, #5
 80032f4:	2017      	movs	r0, #23
 80032f6:	f002 fb51 	bl	800599c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80032fa:	2017      	movs	r0, #23
 80032fc:	f002 fb6a 	bl	80059d4 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8003300:	2200      	movs	r2, #0
 8003302:	2105      	movs	r1, #5
 8003304:	2028      	movs	r0, #40	; 0x28
 8003306:	f002 fb49 	bl	800599c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800330a:	2028      	movs	r0, #40	; 0x28
 800330c:	f002 fb62 	bl	80059d4 <HAL_NVIC_EnableIRQ>

}
 8003310:	bf00      	nop
 8003312:	3730      	adds	r7, #48	; 0x30
 8003314:	46bd      	mov	sp, r7
 8003316:	e00b      	b.n	8003330 <MX_GPIO_Init+0x328>
 8003318:	40023800 	.word	0x40023800
 800331c:	40021000 	.word	0x40021000
 8003320:	40020800 	.word	0x40020800
 8003324:	40020400 	.word	0x40020400
 8003328:	40020c00 	.word	0x40020c00
 800332c:	40020000 	.word	0x40020000
 8003330:	bd80      	pop	{r7, pc}
 8003332:	bf00      	nop

08003334 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b082      	sub	sp, #8
 8003338:	af00      	add	r7, sp, #0
 800333a:	4603      	mov	r3, r0
 800333c:	80fb      	strh	r3, [r7, #6]
	//kateri pin je poklical EXIT event
	if(GPIO_Pin == GPIO_PIN_14){
 800333e:	88fb      	ldrh	r3, [r7, #6]
 8003340:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003344:	d103      	bne.n	800334e <HAL_GPIO_EXTI_Callback+0x1a>
		nRF24_dataReady = 1; //spremenil se je status register pejt pogledat kaj se je zgodilo
 8003346:	4b44      	ldr	r3, [pc, #272]	; (8003458 <HAL_GPIO_EXTI_Callback+0x124>)
 8003348:	2201      	movs	r2, #1
 800334a:	701a      	strb	r2, [r3, #0]
		//data ready megnetometer
		i2c1_beriRegistre(0x1e, 0x68,(uint8_t*)&Mag, 6);
		MagReady = 1; //100Hz
	}

}
 800334c:	e07f      	b.n	800344e <HAL_GPIO_EXTI_Callback+0x11a>
	else if(GPIO_Pin == GPIO_PIN_15){
 800334e:	88fb      	ldrh	r3, [r7, #6]
 8003350:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003354:	d112      	bne.n	800337c <HAL_GPIO_EXTI_Callback+0x48>
		if(HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_2)){motorLF.poz--;}
 8003356:	2104      	movs	r1, #4
 8003358:	4840      	ldr	r0, [pc, #256]	; (800345c <HAL_GPIO_EXTI_Callback+0x128>)
 800335a:	f003 f83d 	bl	80063d8 <HAL_GPIO_ReadPin>
 800335e:	4603      	mov	r3, r0
 8003360:	2b00      	cmp	r3, #0
 8003362:	d005      	beq.n	8003370 <HAL_GPIO_EXTI_Callback+0x3c>
 8003364:	4b3e      	ldr	r3, [pc, #248]	; (8003460 <HAL_GPIO_EXTI_Callback+0x12c>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	3b01      	subs	r3, #1
 800336a:	4a3d      	ldr	r2, [pc, #244]	; (8003460 <HAL_GPIO_EXTI_Callback+0x12c>)
 800336c:	6013      	str	r3, [r2, #0]
}
 800336e:	e06e      	b.n	800344e <HAL_GPIO_EXTI_Callback+0x11a>
		else{motorLF.poz++;}
 8003370:	4b3b      	ldr	r3, [pc, #236]	; (8003460 <HAL_GPIO_EXTI_Callback+0x12c>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	3301      	adds	r3, #1
 8003376:	4a3a      	ldr	r2, [pc, #232]	; (8003460 <HAL_GPIO_EXTI_Callback+0x12c>)
 8003378:	6013      	str	r3, [r2, #0]
}
 800337a:	e068      	b.n	800344e <HAL_GPIO_EXTI_Callback+0x11a>
	else if(GPIO_Pin == GPIO_PIN_7){
 800337c:	88fb      	ldrh	r3, [r7, #6]
 800337e:	2b80      	cmp	r3, #128	; 0x80
 8003380:	d112      	bne.n	80033a8 <HAL_GPIO_EXTI_Callback+0x74>
		if(HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_5)){motorRF.poz--;}
 8003382:	2120      	movs	r1, #32
 8003384:	4835      	ldr	r0, [pc, #212]	; (800345c <HAL_GPIO_EXTI_Callback+0x128>)
 8003386:	f003 f827 	bl	80063d8 <HAL_GPIO_ReadPin>
 800338a:	4603      	mov	r3, r0
 800338c:	2b00      	cmp	r3, #0
 800338e:	d005      	beq.n	800339c <HAL_GPIO_EXTI_Callback+0x68>
 8003390:	4b34      	ldr	r3, [pc, #208]	; (8003464 <HAL_GPIO_EXTI_Callback+0x130>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	3b01      	subs	r3, #1
 8003396:	4a33      	ldr	r2, [pc, #204]	; (8003464 <HAL_GPIO_EXTI_Callback+0x130>)
 8003398:	6013      	str	r3, [r2, #0]
}
 800339a:	e058      	b.n	800344e <HAL_GPIO_EXTI_Callback+0x11a>
		else{motorRF.poz++;}
 800339c:	4b31      	ldr	r3, [pc, #196]	; (8003464 <HAL_GPIO_EXTI_Callback+0x130>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	3301      	adds	r3, #1
 80033a2:	4a30      	ldr	r2, [pc, #192]	; (8003464 <HAL_GPIO_EXTI_Callback+0x130>)
 80033a4:	6013      	str	r3, [r2, #0]
}
 80033a6:	e052      	b.n	800344e <HAL_GPIO_EXTI_Callback+0x11a>
	else if(GPIO_Pin == GPIO_PIN_3){
 80033a8:	88fb      	ldrh	r3, [r7, #6]
 80033aa:	2b08      	cmp	r3, #8
 80033ac:	d113      	bne.n	80033d6 <HAL_GPIO_EXTI_Callback+0xa2>
		if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_11)){motorRB.poz--;}
 80033ae:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80033b2:	482d      	ldr	r0, [pc, #180]	; (8003468 <HAL_GPIO_EXTI_Callback+0x134>)
 80033b4:	f003 f810 	bl	80063d8 <HAL_GPIO_ReadPin>
 80033b8:	4603      	mov	r3, r0
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d005      	beq.n	80033ca <HAL_GPIO_EXTI_Callback+0x96>
 80033be:	4b2b      	ldr	r3, [pc, #172]	; (800346c <HAL_GPIO_EXTI_Callback+0x138>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	3b01      	subs	r3, #1
 80033c4:	4a29      	ldr	r2, [pc, #164]	; (800346c <HAL_GPIO_EXTI_Callback+0x138>)
 80033c6:	6013      	str	r3, [r2, #0]
}
 80033c8:	e041      	b.n	800344e <HAL_GPIO_EXTI_Callback+0x11a>
		else{motorRB.poz++;}
 80033ca:	4b28      	ldr	r3, [pc, #160]	; (800346c <HAL_GPIO_EXTI_Callback+0x138>)
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	3301      	adds	r3, #1
 80033d0:	4a26      	ldr	r2, [pc, #152]	; (800346c <HAL_GPIO_EXTI_Callback+0x138>)
 80033d2:	6013      	str	r3, [r2, #0]
}
 80033d4:	e03b      	b.n	800344e <HAL_GPIO_EXTI_Callback+0x11a>
	else if(GPIO_Pin == GPIO_PIN_8){
 80033d6:	88fb      	ldrh	r3, [r7, #6]
 80033d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80033dc:	d112      	bne.n	8003404 <HAL_GPIO_EXTI_Callback+0xd0>
		if(HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_6)){motorLB.poz--;}
 80033de:	2140      	movs	r1, #64	; 0x40
 80033e0:	481e      	ldr	r0, [pc, #120]	; (800345c <HAL_GPIO_EXTI_Callback+0x128>)
 80033e2:	f002 fff9 	bl	80063d8 <HAL_GPIO_ReadPin>
 80033e6:	4603      	mov	r3, r0
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d005      	beq.n	80033f8 <HAL_GPIO_EXTI_Callback+0xc4>
 80033ec:	4b20      	ldr	r3, [pc, #128]	; (8003470 <HAL_GPIO_EXTI_Callback+0x13c>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	3b01      	subs	r3, #1
 80033f2:	4a1f      	ldr	r2, [pc, #124]	; (8003470 <HAL_GPIO_EXTI_Callback+0x13c>)
 80033f4:	6013      	str	r3, [r2, #0]
}
 80033f6:	e02a      	b.n	800344e <HAL_GPIO_EXTI_Callback+0x11a>
		else{motorLB.poz++;}
 80033f8:	4b1d      	ldr	r3, [pc, #116]	; (8003470 <HAL_GPIO_EXTI_Callback+0x13c>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	3301      	adds	r3, #1
 80033fe:	4a1c      	ldr	r2, [pc, #112]	; (8003470 <HAL_GPIO_EXTI_Callback+0x13c>)
 8003400:	6013      	str	r3, [r2, #0]
}
 8003402:	e024      	b.n	800344e <HAL_GPIO_EXTI_Callback+0x11a>
	else if(GPIO_Pin == GPIO_PIN_1){ //vsakic ko dobis interupt posodobi podatke
 8003404:	88fb      	ldrh	r3, [r7, #6]
 8003406:	2b02      	cmp	r3, #2
 8003408:	d108      	bne.n	800341c <HAL_GPIO_EXTI_Callback+0xe8>
		spi1_beriRegistre(0x28, (uint8_t*)&Gyro, 6);
 800340a:	2206      	movs	r2, #6
 800340c:	4919      	ldr	r1, [pc, #100]	; (8003474 <HAL_GPIO_EXTI_Callback+0x140>)
 800340e:	2028      	movs	r0, #40	; 0x28
 8003410:	f001 fa9a 	bl	8004948 <spi1_beriRegistre>
		GyroReady = 1; //zastavica da so na voljo novi podatki 200Hz
 8003414:	4b18      	ldr	r3, [pc, #96]	; (8003478 <HAL_GPIO_EXTI_Callback+0x144>)
 8003416:	2201      	movs	r2, #1
 8003418:	701a      	strb	r2, [r3, #0]
}
 800341a:	e018      	b.n	800344e <HAL_GPIO_EXTI_Callback+0x11a>
	else if(GPIO_Pin == GPIO_PIN_4){
 800341c:	88fb      	ldrh	r3, [r7, #6]
 800341e:	2b10      	cmp	r3, #16
 8003420:	d109      	bne.n	8003436 <HAL_GPIO_EXTI_Callback+0x102>
		i2c1_beriRegistre(0x19, 0x28,(uint8_t*)&Acc, 6);
 8003422:	2306      	movs	r3, #6
 8003424:	4a15      	ldr	r2, [pc, #84]	; (800347c <HAL_GPIO_EXTI_Callback+0x148>)
 8003426:	2128      	movs	r1, #40	; 0x28
 8003428:	2019      	movs	r0, #25
 800342a:	f001 f9f5 	bl	8004818 <i2c1_beriRegistre>
		AccReady = 1; //200Hz
 800342e:	4b14      	ldr	r3, [pc, #80]	; (8003480 <HAL_GPIO_EXTI_Callback+0x14c>)
 8003430:	2201      	movs	r2, #1
 8003432:	701a      	strb	r2, [r3, #0]
}
 8003434:	e00b      	b.n	800344e <HAL_GPIO_EXTI_Callback+0x11a>
	else if(GPIO_Pin == GPIO_PIN_2){
 8003436:	88fb      	ldrh	r3, [r7, #6]
 8003438:	2b04      	cmp	r3, #4
 800343a:	d108      	bne.n	800344e <HAL_GPIO_EXTI_Callback+0x11a>
		i2c1_beriRegistre(0x1e, 0x68,(uint8_t*)&Mag, 6);
 800343c:	2306      	movs	r3, #6
 800343e:	4a11      	ldr	r2, [pc, #68]	; (8003484 <HAL_GPIO_EXTI_Callback+0x150>)
 8003440:	2168      	movs	r1, #104	; 0x68
 8003442:	201e      	movs	r0, #30
 8003444:	f001 f9e8 	bl	8004818 <i2c1_beriRegistre>
		MagReady = 1; //100Hz
 8003448:	4b0f      	ldr	r3, [pc, #60]	; (8003488 <HAL_GPIO_EXTI_Callback+0x154>)
 800344a:	2201      	movs	r2, #1
 800344c:	701a      	strb	r2, [r3, #0]
}
 800344e:	bf00      	nop
 8003450:	3708      	adds	r7, #8
 8003452:	46bd      	mov	sp, r7
 8003454:	bd80      	pop	{r7, pc}
 8003456:	bf00      	nop
 8003458:	20000220 	.word	0x20000220
 800345c:	40020c00 	.word	0x40020c00
 8003460:	200051f4 	.word	0x200051f4
 8003464:	20005564 	.word	0x20005564
 8003468:	40020800 	.word	0x40020800
 800346c:	20005498 	.word	0x20005498
 8003470:	20005018 	.word	0x20005018
 8003474:	20005390 	.word	0x20005390
 8003478:	20000222 	.word	0x20000222
 800347c:	20005340 	.word	0x20005340
 8003480:	20000223 	.word	0x20000223
 8003484:	200050e4 	.word	0x200050e4
 8003488:	20000224 	.word	0x20000224

0800348c <HAL_SPI_TxRxCpltCallback>:


void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi){
 800348c:	b580      	push	{r7, lr}
 800348e:	b082      	sub	sp, #8
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
	SPIcommandRecived = 1;
 8003494:	4b05      	ldr	r3, [pc, #20]	; (80034ac <HAL_SPI_TxRxCpltCallback+0x20>)
 8003496:	2201      	movs	r2, #1
 8003498:	701a      	strb	r2, [r3, #0]
	//HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, 1);
	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13); //oranzna
 800349a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800349e:	4804      	ldr	r0, [pc, #16]	; (80034b0 <HAL_SPI_TxRxCpltCallback+0x24>)
 80034a0:	f002 ffcb 	bl	800643a <HAL_GPIO_TogglePin>
	//..rasberyReq = *(struct recivedRasberyPiPayload*)SpiRxData;
	//if( SpiRxData[0] == 22){
	//	SPIcommandRecived = 1;
	//	//HAL_SPI_Transmit(&hspi5, (uint8_t*)&P, 28, 100);
	//}
}
 80034a4:	bf00      	nop
 80034a6:	3708      	adds	r7, #8
 80034a8:	46bd      	mov	sp, r7
 80034aa:	bd80      	pop	{r7, pc}
 80034ac:	20000238 	.word	0x20000238
 80034b0:	40020c00 	.word	0x40020c00

080034b4 <StartCalculatingPoz>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartCalculatingPoz */
void StartCalculatingPoz(void *argument)
{
 80034b4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80034b8:	b08c      	sub	sp, #48	; 0x30
 80034ba:	af00      	add	r7, sp, #0
 80034bc:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 80034be:	f00e f92d 	bl	801171c <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;){
	  if(MagReady){
 80034c2:	4bb3      	ldr	r3, [pc, #716]	; (8003790 <StartCalculatingPoz+0x2dc>)
 80034c4:	781b      	ldrb	r3, [r3, #0]
 80034c6:	b2db      	uxtb	r3, r3
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d02e      	beq.n	800352a <StartCalculatingPoz+0x76>
		  MagF.x = izracunajPovprecjeInt16(&MagX,Mag.x,10);
 80034cc:	4bb1      	ldr	r3, [pc, #708]	; (8003794 <StartCalculatingPoz+0x2e0>)
 80034ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 80034d2:	220a      	movs	r2, #10
 80034d4:	4619      	mov	r1, r3
 80034d6:	48b0      	ldr	r0, [pc, #704]	; (8003798 <StartCalculatingPoz+0x2e4>)
 80034d8:	f001 faf4 	bl	8004ac4 <izracunajPovprecjeInt16>
 80034dc:	4603      	mov	r3, r0
 80034de:	461a      	mov	r2, r3
 80034e0:	4bae      	ldr	r3, [pc, #696]	; (800379c <StartCalculatingPoz+0x2e8>)
 80034e2:	801a      	strh	r2, [r3, #0]
		  MagF.y = izracunajPovprecjeInt16(&MagY,Mag.y,10);
 80034e4:	4bab      	ldr	r3, [pc, #684]	; (8003794 <StartCalculatingPoz+0x2e0>)
 80034e6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80034ea:	220a      	movs	r2, #10
 80034ec:	4619      	mov	r1, r3
 80034ee:	48ac      	ldr	r0, [pc, #688]	; (80037a0 <StartCalculatingPoz+0x2ec>)
 80034f0:	f001 fae8 	bl	8004ac4 <izracunajPovprecjeInt16>
 80034f4:	4603      	mov	r3, r0
 80034f6:	461a      	mov	r2, r3
 80034f8:	4ba8      	ldr	r3, [pc, #672]	; (800379c <StartCalculatingPoz+0x2e8>)
 80034fa:	805a      	strh	r2, [r3, #2]
		  MagF.z = izracunajPovprecjeInt16(&MagZ,Mag.z,10);
 80034fc:	4ba5      	ldr	r3, [pc, #660]	; (8003794 <StartCalculatingPoz+0x2e0>)
 80034fe:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003502:	220a      	movs	r2, #10
 8003504:	4619      	mov	r1, r3
 8003506:	48a7      	ldr	r0, [pc, #668]	; (80037a4 <StartCalculatingPoz+0x2f0>)
 8003508:	f001 fadc 	bl	8004ac4 <izracunajPovprecjeInt16>
 800350c:	4603      	mov	r3, r0
 800350e:	461a      	mov	r2, r3
 8003510:	4ba2      	ldr	r3, [pc, #648]	; (800379c <StartCalculatingPoz+0x2e8>)
 8003512:	809a      	strh	r2, [r3, #4]
		  MagReady = 0;
 8003514:	4b9e      	ldr	r3, [pc, #632]	; (8003790 <StartCalculatingPoz+0x2dc>)
 8003516:	2200      	movs	r2, #0
 8003518:	701a      	strb	r2, [r3, #0]

		  P.head = 0xAAAB;
 800351a:	4ba3      	ldr	r3, [pc, #652]	; (80037a8 <StartCalculatingPoz+0x2f4>)
 800351c:	f64a 22ab 	movw	r2, #43691	; 0xaaab
 8003520:	601a      	str	r2, [r3, #0]
		  CDC_Transmit_FS((uint8_t*)&P,(sizeof(float)*12)+4);
 8003522:	2134      	movs	r1, #52	; 0x34
 8003524:	48a0      	ldr	r0, [pc, #640]	; (80037a8 <StartCalculatingPoz+0x2f4>)
 8003526:	f00e f9b7 	bl	8011898 <CDC_Transmit_FS>
	  }
	  if(AccReady){
 800352a:	4ba0      	ldr	r3, [pc, #640]	; (80037ac <StartCalculatingPoz+0x2f8>)
 800352c:	781b      	ldrb	r3, [r3, #0]
 800352e:	b2db      	uxtb	r3, r3
 8003530:	2b00      	cmp	r3, #0
 8003532:	d040      	beq.n	80035b6 <StartCalculatingPoz+0x102>
		  Acc.x -= E.Accx;
 8003534:	4b9e      	ldr	r3, [pc, #632]	; (80037b0 <StartCalculatingPoz+0x2fc>)
 8003536:	8c1b      	ldrh	r3, [r3, #32]
 8003538:	b219      	sxth	r1, r3
 800353a:	4b9e      	ldr	r3, [pc, #632]	; (80037b4 <StartCalculatingPoz+0x300>)
 800353c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003540:	b29a      	uxth	r2, r3
 8003542:	b28b      	uxth	r3, r1
 8003544:	1ad3      	subs	r3, r2, r3
 8003546:	b29b      	uxth	r3, r3
 8003548:	b21a      	sxth	r2, r3
 800354a:	4b9a      	ldr	r3, [pc, #616]	; (80037b4 <StartCalculatingPoz+0x300>)
 800354c:	801a      	strh	r2, [r3, #0]
		  Acc.y -= E.Accy;
 800354e:	4b98      	ldr	r3, [pc, #608]	; (80037b0 <StartCalculatingPoz+0x2fc>)
 8003550:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003552:	b219      	sxth	r1, r3
 8003554:	4b97      	ldr	r3, [pc, #604]	; (80037b4 <StartCalculatingPoz+0x300>)
 8003556:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800355a:	b29a      	uxth	r2, r3
 800355c:	b28b      	uxth	r3, r1
 800355e:	1ad3      	subs	r3, r2, r3
 8003560:	b29b      	uxth	r3, r3
 8003562:	b21a      	sxth	r2, r3
 8003564:	4b93      	ldr	r3, [pc, #588]	; (80037b4 <StartCalculatingPoz+0x300>)
 8003566:	805a      	strh	r2, [r3, #2]
		  AccF.x = izracunajPovprecjeInt16(&AccX,Acc.x,50);
 8003568:	4b92      	ldr	r3, [pc, #584]	; (80037b4 <StartCalculatingPoz+0x300>)
 800356a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800356e:	2232      	movs	r2, #50	; 0x32
 8003570:	4619      	mov	r1, r3
 8003572:	4891      	ldr	r0, [pc, #580]	; (80037b8 <StartCalculatingPoz+0x304>)
 8003574:	f001 faa6 	bl	8004ac4 <izracunajPovprecjeInt16>
 8003578:	4603      	mov	r3, r0
 800357a:	461a      	mov	r2, r3
 800357c:	4b8f      	ldr	r3, [pc, #572]	; (80037bc <StartCalculatingPoz+0x308>)
 800357e:	801a      	strh	r2, [r3, #0]
		  AccF.y = izracunajPovprecjeInt16(&AccY,Acc.y,50);
 8003580:	4b8c      	ldr	r3, [pc, #560]	; (80037b4 <StartCalculatingPoz+0x300>)
 8003582:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8003586:	2232      	movs	r2, #50	; 0x32
 8003588:	4619      	mov	r1, r3
 800358a:	488d      	ldr	r0, [pc, #564]	; (80037c0 <StartCalculatingPoz+0x30c>)
 800358c:	f001 fa9a 	bl	8004ac4 <izracunajPovprecjeInt16>
 8003590:	4603      	mov	r3, r0
 8003592:	461a      	mov	r2, r3
 8003594:	4b89      	ldr	r3, [pc, #548]	; (80037bc <StartCalculatingPoz+0x308>)
 8003596:	805a      	strh	r2, [r3, #2]
		  AccF.z = izracunajPovprecjeInt16(&AccZ,Acc.z,50);
 8003598:	4b86      	ldr	r3, [pc, #536]	; (80037b4 <StartCalculatingPoz+0x300>)
 800359a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800359e:	2232      	movs	r2, #50	; 0x32
 80035a0:	4619      	mov	r1, r3
 80035a2:	4888      	ldr	r0, [pc, #544]	; (80037c4 <StartCalculatingPoz+0x310>)
 80035a4:	f001 fa8e 	bl	8004ac4 <izracunajPovprecjeInt16>
 80035a8:	4603      	mov	r3, r0
 80035aa:	461a      	mov	r2, r3
 80035ac:	4b83      	ldr	r3, [pc, #524]	; (80037bc <StartCalculatingPoz+0x308>)
 80035ae:	809a      	strh	r2, [r3, #4]
		  AccReady = 0;
 80035b0:	4b7e      	ldr	r3, [pc, #504]	; (80037ac <StartCalculatingPoz+0x2f8>)
 80035b2:	2200      	movs	r2, #0
 80035b4:	701a      	strb	r2, [r3, #0]
	  }
	  if(GyroReady){
 80035b6:	4b84      	ldr	r3, [pc, #528]	; (80037c8 <StartCalculatingPoz+0x314>)
 80035b8:	781b      	ldrb	r3, [r3, #0]
 80035ba:	b2db      	uxtb	r3, r3
 80035bc:	2b00      	cmp	r3, #0
 80035be:	f000 8374 	beq.w	8003caa <StartCalculatingPoz+0x7f6>
		  Gyro.x -= E.Gyrox;
 80035c2:	4b7b      	ldr	r3, [pc, #492]	; (80037b0 <StartCalculatingPoz+0x2fc>)
 80035c4:	881b      	ldrh	r3, [r3, #0]
 80035c6:	b219      	sxth	r1, r3
 80035c8:	4b80      	ldr	r3, [pc, #512]	; (80037cc <StartCalculatingPoz+0x318>)
 80035ca:	f9b3 3000 	ldrsh.w	r3, [r3]
 80035ce:	b29a      	uxth	r2, r3
 80035d0:	b28b      	uxth	r3, r1
 80035d2:	1ad3      	subs	r3, r2, r3
 80035d4:	b29b      	uxth	r3, r3
 80035d6:	b21a      	sxth	r2, r3
 80035d8:	4b7c      	ldr	r3, [pc, #496]	; (80037cc <StartCalculatingPoz+0x318>)
 80035da:	801a      	strh	r2, [r3, #0]
		  Gyro.y -= E.Gyroy;
 80035dc:	4b74      	ldr	r3, [pc, #464]	; (80037b0 <StartCalculatingPoz+0x2fc>)
 80035de:	885b      	ldrh	r3, [r3, #2]
 80035e0:	b219      	sxth	r1, r3
 80035e2:	4b7a      	ldr	r3, [pc, #488]	; (80037cc <StartCalculatingPoz+0x318>)
 80035e4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80035e8:	b29a      	uxth	r2, r3
 80035ea:	b28b      	uxth	r3, r1
 80035ec:	1ad3      	subs	r3, r2, r3
 80035ee:	b29b      	uxth	r3, r3
 80035f0:	b21a      	sxth	r2, r3
 80035f2:	4b76      	ldr	r3, [pc, #472]	; (80037cc <StartCalculatingPoz+0x318>)
 80035f4:	805a      	strh	r2, [r3, #2]
		  Gyro.z -= E.Gyroz;
 80035f6:	4b6e      	ldr	r3, [pc, #440]	; (80037b0 <StartCalculatingPoz+0x2fc>)
 80035f8:	889b      	ldrh	r3, [r3, #4]
 80035fa:	b219      	sxth	r1, r3
 80035fc:	4b73      	ldr	r3, [pc, #460]	; (80037cc <StartCalculatingPoz+0x318>)
 80035fe:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003602:	b29a      	uxth	r2, r3
 8003604:	b28b      	uxth	r3, r1
 8003606:	1ad3      	subs	r3, r2, r3
 8003608:	b29b      	uxth	r3, r3
 800360a:	b21a      	sxth	r2, r3
 800360c:	4b6f      	ldr	r3, [pc, #444]	; (80037cc <StartCalculatingPoz+0x318>)
 800360e:	809a      	strh	r2, [r3, #4]
		  GyroF.x = izracunajPovprecjeInt16(&GyroX,Gyro.x,50);
 8003610:	4b6e      	ldr	r3, [pc, #440]	; (80037cc <StartCalculatingPoz+0x318>)
 8003612:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003616:	2232      	movs	r2, #50	; 0x32
 8003618:	4619      	mov	r1, r3
 800361a:	486d      	ldr	r0, [pc, #436]	; (80037d0 <StartCalculatingPoz+0x31c>)
 800361c:	f001 fa52 	bl	8004ac4 <izracunajPovprecjeInt16>
 8003620:	4603      	mov	r3, r0
 8003622:	461a      	mov	r2, r3
 8003624:	4b6b      	ldr	r3, [pc, #428]	; (80037d4 <StartCalculatingPoz+0x320>)
 8003626:	801a      	strh	r2, [r3, #0]
		  GyroF.y = izracunajPovprecjeInt16(&GyroY,Gyro.y,50);
 8003628:	4b68      	ldr	r3, [pc, #416]	; (80037cc <StartCalculatingPoz+0x318>)
 800362a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800362e:	2232      	movs	r2, #50	; 0x32
 8003630:	4619      	mov	r1, r3
 8003632:	4869      	ldr	r0, [pc, #420]	; (80037d8 <StartCalculatingPoz+0x324>)
 8003634:	f001 fa46 	bl	8004ac4 <izracunajPovprecjeInt16>
 8003638:	4603      	mov	r3, r0
 800363a:	461a      	mov	r2, r3
 800363c:	4b65      	ldr	r3, [pc, #404]	; (80037d4 <StartCalculatingPoz+0x320>)
 800363e:	805a      	strh	r2, [r3, #2]
		  GyroF.z = izracunajPovprecjeInt16(&GyroZ,Gyro.z,50);
 8003640:	4b62      	ldr	r3, [pc, #392]	; (80037cc <StartCalculatingPoz+0x318>)
 8003642:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003646:	2232      	movs	r2, #50	; 0x32
 8003648:	4619      	mov	r1, r3
 800364a:	4864      	ldr	r0, [pc, #400]	; (80037dc <StartCalculatingPoz+0x328>)
 800364c:	f001 fa3a 	bl	8004ac4 <izracunajPovprecjeInt16>
 8003650:	4603      	mov	r3, r0
 8003652:	461a      	mov	r2, r3
 8003654:	4b5f      	ldr	r3, [pc, #380]	; (80037d4 <StartCalculatingPoz+0x320>)
 8003656:	809a      	strh	r2, [r3, #4]
		  GyroReady = 0;
 8003658:	4b5b      	ldr	r3, [pc, #364]	; (80037c8 <StartCalculatingPoz+0x314>)
 800365a:	2200      	movs	r2, #0
 800365c:	701a      	strb	r2, [r3, #0]

		  //poracunamo podatke
		  float gx,gy,gz,ax,ay,az,mx,my,mz;

		  if(AccF.x == 0 && AccF.y == 0 && AccF.z==0){ax=0.0f; ay=0.0f; az=1.0f;}
 800365e:	4b57      	ldr	r3, [pc, #348]	; (80037bc <StartCalculatingPoz+0x308>)
 8003660:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003664:	2b00      	cmp	r3, #0
 8003666:	d113      	bne.n	8003690 <StartCalculatingPoz+0x1dc>
 8003668:	4b54      	ldr	r3, [pc, #336]	; (80037bc <StartCalculatingPoz+0x308>)
 800366a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800366e:	2b00      	cmp	r3, #0
 8003670:	d10e      	bne.n	8003690 <StartCalculatingPoz+0x1dc>
 8003672:	4b52      	ldr	r3, [pc, #328]	; (80037bc <StartCalculatingPoz+0x308>)
 8003674:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003678:	2b00      	cmp	r3, #0
 800367a:	d109      	bne.n	8003690 <StartCalculatingPoz+0x1dc>
 800367c:	f04f 0300 	mov.w	r3, #0
 8003680:	61fb      	str	r3, [r7, #28]
 8003682:	f04f 0300 	mov.w	r3, #0
 8003686:	61bb      	str	r3, [r7, #24]
 8003688:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800368c:	617b      	str	r3, [r7, #20]
 800368e:	e02f      	b.n	80036f0 <StartCalculatingPoz+0x23c>
		  else{
			  ax = ((float)AccF.x) *-0.0006103515f;
 8003690:	4b4a      	ldr	r3, [pc, #296]	; (80037bc <StartCalculatingPoz+0x308>)
 8003692:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003696:	ee07 3a90 	vmov	s15, r3
 800369a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800369e:	ed9f 7a50 	vldr	s14, [pc, #320]	; 80037e0 <StartCalculatingPoz+0x32c>
 80036a2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80036a6:	edc7 7a07 	vstr	s15, [r7, #28]
			  ay = ((float)AccF.y) *0.0006103515f;
 80036aa:	4b44      	ldr	r3, [pc, #272]	; (80037bc <StartCalculatingPoz+0x308>)
 80036ac:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80036b0:	ee07 3a90 	vmov	s15, r3
 80036b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80036b8:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 80037e4 <StartCalculatingPoz+0x330>
 80036bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80036c0:	edc7 7a06 	vstr	s15, [r7, #24]
			  az = ((float)AccF.z) *0.0006103515f;//+-2g  2/(2^16/2)
 80036c4:	4b3d      	ldr	r3, [pc, #244]	; (80037bc <StartCalculatingPoz+0x308>)
 80036c6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80036ca:	ee07 3a90 	vmov	s15, r3
 80036ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80036d2:	ed9f 7a44 	vldr	s14, [pc, #272]	; 80037e4 <StartCalculatingPoz+0x330>
 80036d6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80036da:	edc7 7a05 	vstr	s15, [r7, #20]
			  normalize_v3f(&ax,&ay,&az);
 80036de:	f107 0214 	add.w	r2, r7, #20
 80036e2:	f107 0118 	add.w	r1, r7, #24
 80036e6:	f107 031c 	add.w	r3, r7, #28
 80036ea:	4618      	mov	r0, r3
 80036ec:	f7fe fed6 	bl	800249c <normalize_v3f>
		  }

		  gx = ((float)GyroF.x) * 0.0175f * DEG_TO_RAD*2; //deg/s obcutljivost 500dps
 80036f0:	4b38      	ldr	r3, [pc, #224]	; (80037d4 <StartCalculatingPoz+0x320>)
 80036f2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80036f6:	ee07 3a90 	vmov	s15, r3
 80036fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80036fe:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 80037e8 <StartCalculatingPoz+0x334>
 8003702:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003706:	ed9f 7a39 	vldr	s14, [pc, #228]	; 80037ec <StartCalculatingPoz+0x338>
 800370a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800370e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003712:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
		  gy = ((float)GyroF.y) * 0.0175f * DEG_TO_RAD*2;
 8003716:	4b2f      	ldr	r3, [pc, #188]	; (80037d4 <StartCalculatingPoz+0x320>)
 8003718:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800371c:	ee07 3a90 	vmov	s15, r3
 8003720:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003724:	ed9f 7a30 	vldr	s14, [pc, #192]	; 80037e8 <StartCalculatingPoz+0x334>
 8003728:	ee67 7a87 	vmul.f32	s15, s15, s14
 800372c:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 80037ec <StartCalculatingPoz+0x338>
 8003730:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003734:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003738:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
		  gz = ((float)GyroF.z) * 0.0175f * DEG_TO_RAD*2;
 800373c:	4b25      	ldr	r3, [pc, #148]	; (80037d4 <StartCalculatingPoz+0x320>)
 800373e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003742:	ee07 3a90 	vmov	s15, r3
 8003746:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800374a:	ed9f 7a27 	vldr	s14, [pc, #156]	; 80037e8 <StartCalculatingPoz+0x334>
 800374e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003752:	ed9f 7a26 	vldr	s14, [pc, #152]	; 80037ec <StartCalculatingPoz+0x338>
 8003756:	ee67 7a87 	vmul.f32	s15, s15, s14
 800375a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800375e:	edc7 7a08 	vstr	s15, [r7, #32]

		  if(MagF.x == 0 && MagF.y == 0 && MagF.z==0){mx = 0.2f; my = 0.2f; mz = 0.1f;}
 8003762:	4b0e      	ldr	r3, [pc, #56]	; (800379c <StartCalculatingPoz+0x2e8>)
 8003764:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d145      	bne.n	80037f8 <StartCalculatingPoz+0x344>
 800376c:	4b0b      	ldr	r3, [pc, #44]	; (800379c <StartCalculatingPoz+0x2e8>)
 800376e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8003772:	2b00      	cmp	r3, #0
 8003774:	d140      	bne.n	80037f8 <StartCalculatingPoz+0x344>
 8003776:	4b09      	ldr	r3, [pc, #36]	; (800379c <StartCalculatingPoz+0x2e8>)
 8003778:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800377c:	2b00      	cmp	r3, #0
 800377e:	d13b      	bne.n	80037f8 <StartCalculatingPoz+0x344>
 8003780:	4b1b      	ldr	r3, [pc, #108]	; (80037f0 <StartCalculatingPoz+0x33c>)
 8003782:	613b      	str	r3, [r7, #16]
 8003784:	4b1a      	ldr	r3, [pc, #104]	; (80037f0 <StartCalculatingPoz+0x33c>)
 8003786:	60fb      	str	r3, [r7, #12]
 8003788:	4b1a      	ldr	r3, [pc, #104]	; (80037f4 <StartCalculatingPoz+0x340>)
 800378a:	60bb      	str	r3, [r7, #8]
 800378c:	e05b      	b.n	8003846 <StartCalculatingPoz+0x392>
 800378e:	bf00      	nop
 8003790:	20000224 	.word	0x20000224
 8003794:	200050e4 	.word	0x200050e4
 8003798:	20004f98 	.word	0x20004f98
 800379c:	200051ec 	.word	0x200051ec
 80037a0:	20004d74 	.word	0x20004d74
 80037a4:	200050ec 	.word	0x200050ec
 80037a8:	200055b0 	.word	0x200055b0
 80037ac:	20000223 	.word	0x20000223
 80037b0:	20005350 	.word	0x20005350
 80037b4:	20005340 	.word	0x20005340
 80037b8:	200052c0 	.word	0x200052c0
 80037bc:	20004f88 	.word	0x20004f88
 80037c0:	20004e08 	.word	0x20004e08
 80037c4:	20005064 	.word	0x20005064
 80037c8:	20000222 	.word	0x20000222
 80037cc:	20005390 	.word	0x20005390
 80037d0:	20004f08 	.word	0x20004f08
 80037d4:	20005348 	.word	0x20005348
 80037d8:	20005240 	.word	0x20005240
 80037dc:	200054e4 	.word	0x200054e4
 80037e0:	ba1fffff 	.word	0xba1fffff
 80037e4:	3a1fffff 	.word	0x3a1fffff
 80037e8:	3c8f5c29 	.word	0x3c8f5c29
 80037ec:	3c8efa35 	.word	0x3c8efa35
 80037f0:	3e4ccccd 	.word	0x3e4ccccd
 80037f4:	3dcccccd 	.word	0x3dcccccd
		  else{
			  mx = ((float)MagF.x) * 0.0015f; //magnetic sesnetivity 1.5 mgauss/LSB
 80037f8:	4bd9      	ldr	r3, [pc, #868]	; (8003b60 <StartCalculatingPoz+0x6ac>)
 80037fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80037fe:	ee07 3a90 	vmov	s15, r3
 8003802:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003806:	ed9f 7ad7 	vldr	s14, [pc, #860]	; 8003b64 <StartCalculatingPoz+0x6b0>
 800380a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800380e:	edc7 7a04 	vstr	s15, [r7, #16]
			  my = ((float)MagF.y) * 0.0015f;
 8003812:	4bd3      	ldr	r3, [pc, #844]	; (8003b60 <StartCalculatingPoz+0x6ac>)
 8003814:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8003818:	ee07 3a90 	vmov	s15, r3
 800381c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003820:	ed9f 7ad0 	vldr	s14, [pc, #832]	; 8003b64 <StartCalculatingPoz+0x6b0>
 8003824:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003828:	edc7 7a03 	vstr	s15, [r7, #12]
			  mz = ((float)MagF.z) * 0.0015f;
 800382c:	4bcc      	ldr	r3, [pc, #816]	; (8003b60 <StartCalculatingPoz+0x6ac>)
 800382e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003832:	ee07 3a90 	vmov	s15, r3
 8003836:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800383a:	ed9f 7aca 	vldr	s14, [pc, #808]	; 8003b64 <StartCalculatingPoz+0x6b0>
 800383e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003842:	edc7 7a02 	vstr	s15, [r7, #8]
		  }
		  normalize_v3f(&mx,&my,&mz);
 8003846:	f107 0208 	add.w	r2, r7, #8
 800384a:	f107 010c 	add.w	r1, r7, #12
 800384e:	f107 0310 	add.w	r3, r7, #16
 8003852:	4618      	mov	r0, r3
 8003854:	f7fe fe22 	bl	800249c <normalize_v3f>

		  MadgwickAHRSupdate(gx,gy,gz,ax,ay,az,0,0,0);
 8003858:	edd7 7a07 	vldr	s15, [r7, #28]
 800385c:	ed97 7a06 	vldr	s14, [r7, #24]
 8003860:	edd7 6a05 	vldr	s13, [r7, #20]
 8003864:	ed9f 4ac0 	vldr	s8, [pc, #768]	; 8003b68 <StartCalculatingPoz+0x6b4>
 8003868:	eddf 3abf 	vldr	s7, [pc, #764]	; 8003b68 <StartCalculatingPoz+0x6b4>
 800386c:	ed9f 3abe 	vldr	s6, [pc, #760]	; 8003b68 <StartCalculatingPoz+0x6b4>
 8003870:	eef0 2a66 	vmov.f32	s5, s13
 8003874:	eeb0 2a47 	vmov.f32	s4, s14
 8003878:	eef0 1a67 	vmov.f32	s3, s15
 800387c:	ed97 1a08 	vldr	s2, [r7, #32]
 8003880:	edd7 0a09 	vldr	s1, [r7, #36]	; 0x24
 8003884:	ed97 0a0a 	vldr	s0, [r7, #40]	; 0x28
 8003888:	f7fd fb0a 	bl	8000ea0 <MadgwickAHRSupdate>
		  P.heading = atan2(2*(q0*q3+q1*q2),1-2*(q2*q2+q3*q3));
 800388c:	4bb7      	ldr	r3, [pc, #732]	; (8003b6c <StartCalculatingPoz+0x6b8>)
 800388e:	ed93 7a00 	vldr	s14, [r3]
 8003892:	4bb7      	ldr	r3, [pc, #732]	; (8003b70 <StartCalculatingPoz+0x6bc>)
 8003894:	edd3 7a00 	vldr	s15, [r3]
 8003898:	ee27 7a27 	vmul.f32	s14, s14, s15
 800389c:	4bb5      	ldr	r3, [pc, #724]	; (8003b74 <StartCalculatingPoz+0x6c0>)
 800389e:	edd3 6a00 	vldr	s13, [r3]
 80038a2:	4bb5      	ldr	r3, [pc, #724]	; (8003b78 <StartCalculatingPoz+0x6c4>)
 80038a4:	edd3 7a00 	vldr	s15, [r3]
 80038a8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80038ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80038b0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80038b4:	ee17 0a90 	vmov	r0, s15
 80038b8:	f7fc fdf6 	bl	80004a8 <__aeabi_f2d>
 80038bc:	4604      	mov	r4, r0
 80038be:	460d      	mov	r5, r1
 80038c0:	4bad      	ldr	r3, [pc, #692]	; (8003b78 <StartCalculatingPoz+0x6c4>)
 80038c2:	ed93 7a00 	vldr	s14, [r3]
 80038c6:	4bac      	ldr	r3, [pc, #688]	; (8003b78 <StartCalculatingPoz+0x6c4>)
 80038c8:	edd3 7a00 	vldr	s15, [r3]
 80038cc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80038d0:	4ba7      	ldr	r3, [pc, #668]	; (8003b70 <StartCalculatingPoz+0x6bc>)
 80038d2:	edd3 6a00 	vldr	s13, [r3]
 80038d6:	4ba6      	ldr	r3, [pc, #664]	; (8003b70 <StartCalculatingPoz+0x6bc>)
 80038d8:	edd3 7a00 	vldr	s15, [r3]
 80038dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80038e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80038e4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80038e8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80038ec:	ee77 7a67 	vsub.f32	s15, s14, s15
 80038f0:	ee17 0a90 	vmov	r0, s15
 80038f4:	f7fc fdd8 	bl	80004a8 <__aeabi_f2d>
 80038f8:	4602      	mov	r2, r0
 80038fa:	460b      	mov	r3, r1
 80038fc:	ec43 2b11 	vmov	d1, r2, r3
 8003900:	ec45 4b10 	vmov	d0, r4, r5
 8003904:	f00e fd46 	bl	8012394 <atan2>
 8003908:	ec53 2b10 	vmov	r2, r3, d0
 800390c:	4610      	mov	r0, r2
 800390e:	4619      	mov	r1, r3
 8003910:	f7fd f8fa 	bl	8000b08 <__aeabi_d2f>
 8003914:	4603      	mov	r3, r0
 8003916:	4a99      	ldr	r2, [pc, #612]	; (8003b7c <StartCalculatingPoz+0x6c8>)
 8003918:	60d3      	str	r3, [r2, #12]
		  P.roll = atan2(2*(q0*q1+q2*q3),1-2*(q1*q1+q2*q2));
 800391a:	4b94      	ldr	r3, [pc, #592]	; (8003b6c <StartCalculatingPoz+0x6b8>)
 800391c:	ed93 7a00 	vldr	s14, [r3]
 8003920:	4b94      	ldr	r3, [pc, #592]	; (8003b74 <StartCalculatingPoz+0x6c0>)
 8003922:	edd3 7a00 	vldr	s15, [r3]
 8003926:	ee27 7a27 	vmul.f32	s14, s14, s15
 800392a:	4b93      	ldr	r3, [pc, #588]	; (8003b78 <StartCalculatingPoz+0x6c4>)
 800392c:	edd3 6a00 	vldr	s13, [r3]
 8003930:	4b8f      	ldr	r3, [pc, #572]	; (8003b70 <StartCalculatingPoz+0x6bc>)
 8003932:	edd3 7a00 	vldr	s15, [r3]
 8003936:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800393a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800393e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003942:	ee17 0a90 	vmov	r0, s15
 8003946:	f7fc fdaf 	bl	80004a8 <__aeabi_f2d>
 800394a:	4604      	mov	r4, r0
 800394c:	460d      	mov	r5, r1
 800394e:	4b89      	ldr	r3, [pc, #548]	; (8003b74 <StartCalculatingPoz+0x6c0>)
 8003950:	ed93 7a00 	vldr	s14, [r3]
 8003954:	4b87      	ldr	r3, [pc, #540]	; (8003b74 <StartCalculatingPoz+0x6c0>)
 8003956:	edd3 7a00 	vldr	s15, [r3]
 800395a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800395e:	4b86      	ldr	r3, [pc, #536]	; (8003b78 <StartCalculatingPoz+0x6c4>)
 8003960:	edd3 6a00 	vldr	s13, [r3]
 8003964:	4b84      	ldr	r3, [pc, #528]	; (8003b78 <StartCalculatingPoz+0x6c4>)
 8003966:	edd3 7a00 	vldr	s15, [r3]
 800396a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800396e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003972:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003976:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800397a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800397e:	ee17 0a90 	vmov	r0, s15
 8003982:	f7fc fd91 	bl	80004a8 <__aeabi_f2d>
 8003986:	4602      	mov	r2, r0
 8003988:	460b      	mov	r3, r1
 800398a:	ec43 2b11 	vmov	d1, r2, r3
 800398e:	ec45 4b10 	vmov	d0, r4, r5
 8003992:	f00e fcff 	bl	8012394 <atan2>
 8003996:	ec53 2b10 	vmov	r2, r3, d0
 800399a:	4610      	mov	r0, r2
 800399c:	4619      	mov	r1, r3
 800399e:	f7fd f8b3 	bl	8000b08 <__aeabi_d2f>
 80039a2:	4603      	mov	r3, r0
 80039a4:	4a75      	ldr	r2, [pc, #468]	; (8003b7c <StartCalculatingPoz+0x6c8>)
 80039a6:	6093      	str	r3, [r2, #8]
		  P.pitch = asin(2*(q0*q2 - q3*q1));
 80039a8:	4b70      	ldr	r3, [pc, #448]	; (8003b6c <StartCalculatingPoz+0x6b8>)
 80039aa:	ed93 7a00 	vldr	s14, [r3]
 80039ae:	4b72      	ldr	r3, [pc, #456]	; (8003b78 <StartCalculatingPoz+0x6c4>)
 80039b0:	edd3 7a00 	vldr	s15, [r3]
 80039b4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80039b8:	4b6d      	ldr	r3, [pc, #436]	; (8003b70 <StartCalculatingPoz+0x6bc>)
 80039ba:	edd3 6a00 	vldr	s13, [r3]
 80039be:	4b6d      	ldr	r3, [pc, #436]	; (8003b74 <StartCalculatingPoz+0x6c0>)
 80039c0:	edd3 7a00 	vldr	s15, [r3]
 80039c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80039c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80039cc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80039d0:	ee17 0a90 	vmov	r0, s15
 80039d4:	f7fc fd68 	bl	80004a8 <__aeabi_f2d>
 80039d8:	4602      	mov	r2, r0
 80039da:	460b      	mov	r3, r1
 80039dc:	ec43 2b10 	vmov	d0, r2, r3
 80039e0:	f00e fc9e 	bl	8012320 <asin>
 80039e4:	ec53 2b10 	vmov	r2, r3, d0
 80039e8:	4610      	mov	r0, r2
 80039ea:	4619      	mov	r1, r3
 80039ec:	f7fd f88c 	bl	8000b08 <__aeabi_d2f>
 80039f0:	4603      	mov	r3, r0
 80039f2:	4a62      	ldr	r2, [pc, #392]	; (8003b7c <StartCalculatingPoz+0x6c8>)
 80039f4:	6053      	str	r3, [r2, #4]
		  P.Q0 = q0; P.Q1 = q1; P.Q2 = q2; P.Q3 = q3;
 80039f6:	4b5d      	ldr	r3, [pc, #372]	; (8003b6c <StartCalculatingPoz+0x6b8>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	4a60      	ldr	r2, [pc, #384]	; (8003b7c <StartCalculatingPoz+0x6c8>)
 80039fc:	6113      	str	r3, [r2, #16]
 80039fe:	4b5d      	ldr	r3, [pc, #372]	; (8003b74 <StartCalculatingPoz+0x6c0>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	4a5e      	ldr	r2, [pc, #376]	; (8003b7c <StartCalculatingPoz+0x6c8>)
 8003a04:	6153      	str	r3, [r2, #20]
 8003a06:	4b5c      	ldr	r3, [pc, #368]	; (8003b78 <StartCalculatingPoz+0x6c4>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4a5c      	ldr	r2, [pc, #368]	; (8003b7c <StartCalculatingPoz+0x6c8>)
 8003a0c:	6193      	str	r3, [r2, #24]
 8003a0e:	4b58      	ldr	r3, [pc, #352]	; (8003b70 <StartCalculatingPoz+0x6bc>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	4a5a      	ldr	r2, [pc, #360]	; (8003b7c <StartCalculatingPoz+0x6c8>)
 8003a14:	61d3      	str	r3, [r2, #28]

		  //rotiraj po X za roll
		  ay = ay*cos(-P.roll)-az*sin(P.roll);
 8003a16:	69bb      	ldr	r3, [r7, #24]
 8003a18:	4618      	mov	r0, r3
 8003a1a:	f7fc fd45 	bl	80004a8 <__aeabi_f2d>
 8003a1e:	4604      	mov	r4, r0
 8003a20:	460d      	mov	r5, r1
 8003a22:	4b56      	ldr	r3, [pc, #344]	; (8003b7c <StartCalculatingPoz+0x6c8>)
 8003a24:	edd3 7a02 	vldr	s15, [r3, #8]
 8003a28:	eef1 7a67 	vneg.f32	s15, s15
 8003a2c:	ee17 3a90 	vmov	r3, s15
 8003a30:	4618      	mov	r0, r3
 8003a32:	f7fc fd39 	bl	80004a8 <__aeabi_f2d>
 8003a36:	4602      	mov	r2, r0
 8003a38:	460b      	mov	r3, r1
 8003a3a:	ec43 2b10 	vmov	d0, r2, r3
 8003a3e:	f00e fbcb 	bl	80121d8 <cos>
 8003a42:	ec53 2b10 	vmov	r2, r3, d0
 8003a46:	4620      	mov	r0, r4
 8003a48:	4629      	mov	r1, r5
 8003a4a:	f7fc fd85 	bl	8000558 <__aeabi_dmul>
 8003a4e:	4602      	mov	r2, r0
 8003a50:	460b      	mov	r3, r1
 8003a52:	4690      	mov	r8, r2
 8003a54:	4699      	mov	r9, r3
 8003a56:	697b      	ldr	r3, [r7, #20]
 8003a58:	4618      	mov	r0, r3
 8003a5a:	f7fc fd25 	bl	80004a8 <__aeabi_f2d>
 8003a5e:	4604      	mov	r4, r0
 8003a60:	460d      	mov	r5, r1
 8003a62:	4b46      	ldr	r3, [pc, #280]	; (8003b7c <StartCalculatingPoz+0x6c8>)
 8003a64:	689b      	ldr	r3, [r3, #8]
 8003a66:	4618      	mov	r0, r3
 8003a68:	f7fc fd1e 	bl	80004a8 <__aeabi_f2d>
 8003a6c:	4602      	mov	r2, r0
 8003a6e:	460b      	mov	r3, r1
 8003a70:	ec43 2b10 	vmov	d0, r2, r3
 8003a74:	f00e fc00 	bl	8012278 <sin>
 8003a78:	ec53 2b10 	vmov	r2, r3, d0
 8003a7c:	4620      	mov	r0, r4
 8003a7e:	4629      	mov	r1, r5
 8003a80:	f7fc fd6a 	bl	8000558 <__aeabi_dmul>
 8003a84:	4602      	mov	r2, r0
 8003a86:	460b      	mov	r3, r1
 8003a88:	4640      	mov	r0, r8
 8003a8a:	4649      	mov	r1, r9
 8003a8c:	f7fc fbac 	bl	80001e8 <__aeabi_dsub>
 8003a90:	4602      	mov	r2, r0
 8003a92:	460b      	mov	r3, r1
 8003a94:	4610      	mov	r0, r2
 8003a96:	4619      	mov	r1, r3
 8003a98:	f7fd f836 	bl	8000b08 <__aeabi_d2f>
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	61bb      	str	r3, [r7, #24]
		  az = ay*sin(-P.roll)+az*cos(P.roll);
 8003aa0:	69bb      	ldr	r3, [r7, #24]
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	f7fc fd00 	bl	80004a8 <__aeabi_f2d>
 8003aa8:	4604      	mov	r4, r0
 8003aaa:	460d      	mov	r5, r1
 8003aac:	4b33      	ldr	r3, [pc, #204]	; (8003b7c <StartCalculatingPoz+0x6c8>)
 8003aae:	edd3 7a02 	vldr	s15, [r3, #8]
 8003ab2:	eef1 7a67 	vneg.f32	s15, s15
 8003ab6:	ee17 3a90 	vmov	r3, s15
 8003aba:	4618      	mov	r0, r3
 8003abc:	f7fc fcf4 	bl	80004a8 <__aeabi_f2d>
 8003ac0:	4602      	mov	r2, r0
 8003ac2:	460b      	mov	r3, r1
 8003ac4:	ec43 2b10 	vmov	d0, r2, r3
 8003ac8:	f00e fbd6 	bl	8012278 <sin>
 8003acc:	ec53 2b10 	vmov	r2, r3, d0
 8003ad0:	4620      	mov	r0, r4
 8003ad2:	4629      	mov	r1, r5
 8003ad4:	f7fc fd40 	bl	8000558 <__aeabi_dmul>
 8003ad8:	4602      	mov	r2, r0
 8003ada:	460b      	mov	r3, r1
 8003adc:	4690      	mov	r8, r2
 8003ade:	4699      	mov	r9, r3
 8003ae0:	697b      	ldr	r3, [r7, #20]
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	f7fc fce0 	bl	80004a8 <__aeabi_f2d>
 8003ae8:	4604      	mov	r4, r0
 8003aea:	460d      	mov	r5, r1
 8003aec:	4b23      	ldr	r3, [pc, #140]	; (8003b7c <StartCalculatingPoz+0x6c8>)
 8003aee:	689b      	ldr	r3, [r3, #8]
 8003af0:	4618      	mov	r0, r3
 8003af2:	f7fc fcd9 	bl	80004a8 <__aeabi_f2d>
 8003af6:	4602      	mov	r2, r0
 8003af8:	460b      	mov	r3, r1
 8003afa:	ec43 2b10 	vmov	d0, r2, r3
 8003afe:	f00e fb6b 	bl	80121d8 <cos>
 8003b02:	ec53 2b10 	vmov	r2, r3, d0
 8003b06:	4620      	mov	r0, r4
 8003b08:	4629      	mov	r1, r5
 8003b0a:	f7fc fd25 	bl	8000558 <__aeabi_dmul>
 8003b0e:	4602      	mov	r2, r0
 8003b10:	460b      	mov	r3, r1
 8003b12:	4640      	mov	r0, r8
 8003b14:	4649      	mov	r1, r9
 8003b16:	f7fc fb69 	bl	80001ec <__adddf3>
 8003b1a:	4602      	mov	r2, r0
 8003b1c:	460b      	mov	r3, r1
 8003b1e:	4610      	mov	r0, r2
 8003b20:	4619      	mov	r1, r3
 8003b22:	f7fc fff1 	bl	8000b08 <__aeabi_d2f>
 8003b26:	4603      	mov	r3, r0
 8003b28:	617b      	str	r3, [r7, #20]
		  //rotiraj vektor okoli Y za pitch
		  ax = ax*cos(-P.pitch)-az*sin(-P.pitch);
 8003b2a:	69fb      	ldr	r3, [r7, #28]
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	f7fc fcbb 	bl	80004a8 <__aeabi_f2d>
 8003b32:	4604      	mov	r4, r0
 8003b34:	460d      	mov	r5, r1
 8003b36:	4b11      	ldr	r3, [pc, #68]	; (8003b7c <StartCalculatingPoz+0x6c8>)
 8003b38:	edd3 7a01 	vldr	s15, [r3, #4]
 8003b3c:	eef1 7a67 	vneg.f32	s15, s15
 8003b40:	ee17 3a90 	vmov	r3, s15
 8003b44:	4618      	mov	r0, r3
 8003b46:	f7fc fcaf 	bl	80004a8 <__aeabi_f2d>
 8003b4a:	4602      	mov	r2, r0
 8003b4c:	460b      	mov	r3, r1
 8003b4e:	ec43 2b10 	vmov	d0, r2, r3
 8003b52:	f00e fb41 	bl	80121d8 <cos>
 8003b56:	ec53 2b10 	vmov	r2, r3, d0
 8003b5a:	4620      	mov	r0, r4
 8003b5c:	e010      	b.n	8003b80 <StartCalculatingPoz+0x6cc>
 8003b5e:	bf00      	nop
 8003b60:	200051ec 	.word	0x200051ec
 8003b64:	3ac49ba6 	.word	0x3ac49ba6
 8003b68:	00000000 	.word	0x00000000
 8003b6c:	20000004 	.word	0x20000004
 8003b70:	2000021c 	.word	0x2000021c
 8003b74:	20000214 	.word	0x20000214
 8003b78:	20000218 	.word	0x20000218
 8003b7c:	200055b0 	.word	0x200055b0
 8003b80:	4629      	mov	r1, r5
 8003b82:	f7fc fce9 	bl	8000558 <__aeabi_dmul>
 8003b86:	4602      	mov	r2, r0
 8003b88:	460b      	mov	r3, r1
 8003b8a:	4690      	mov	r8, r2
 8003b8c:	4699      	mov	r9, r3
 8003b8e:	697b      	ldr	r3, [r7, #20]
 8003b90:	4618      	mov	r0, r3
 8003b92:	f7fc fc89 	bl	80004a8 <__aeabi_f2d>
 8003b96:	4604      	mov	r4, r0
 8003b98:	460d      	mov	r5, r1
 8003b9a:	4b46      	ldr	r3, [pc, #280]	; (8003cb4 <StartCalculatingPoz+0x800>)
 8003b9c:	685b      	ldr	r3, [r3, #4]
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	f7fc fc82 	bl	80004a8 <__aeabi_f2d>
 8003ba4:	4602      	mov	r2, r0
 8003ba6:	460b      	mov	r3, r1
 8003ba8:	ec43 2b10 	vmov	d0, r2, r3
 8003bac:	f00e fb64 	bl	8012278 <sin>
 8003bb0:	ec53 2b10 	vmov	r2, r3, d0
 8003bb4:	4620      	mov	r0, r4
 8003bb6:	4629      	mov	r1, r5
 8003bb8:	f7fc fcce 	bl	8000558 <__aeabi_dmul>
 8003bbc:	4602      	mov	r2, r0
 8003bbe:	460b      	mov	r3, r1
 8003bc0:	4640      	mov	r0, r8
 8003bc2:	4649      	mov	r1, r9
 8003bc4:	f7fc fb12 	bl	80001ec <__adddf3>
 8003bc8:	4602      	mov	r2, r0
 8003bca:	460b      	mov	r3, r1
 8003bcc:	4610      	mov	r0, r2
 8003bce:	4619      	mov	r1, r3
 8003bd0:	f7fc ff9a 	bl	8000b08 <__aeabi_d2f>
 8003bd4:	4603      	mov	r3, r0
 8003bd6:	61fb      	str	r3, [r7, #28]
		  az = -ax*sin(-P.pitch)+az*cos(-P.pitch);
 8003bd8:	edd7 7a07 	vldr	s15, [r7, #28]
 8003bdc:	eef1 7a67 	vneg.f32	s15, s15
 8003be0:	ee17 3a90 	vmov	r3, s15
 8003be4:	4618      	mov	r0, r3
 8003be6:	f7fc fc5f 	bl	80004a8 <__aeabi_f2d>
 8003bea:	4604      	mov	r4, r0
 8003bec:	460d      	mov	r5, r1
 8003bee:	4b31      	ldr	r3, [pc, #196]	; (8003cb4 <StartCalculatingPoz+0x800>)
 8003bf0:	edd3 7a01 	vldr	s15, [r3, #4]
 8003bf4:	eef1 7a67 	vneg.f32	s15, s15
 8003bf8:	ee17 3a90 	vmov	r3, s15
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	f7fc fc53 	bl	80004a8 <__aeabi_f2d>
 8003c02:	4602      	mov	r2, r0
 8003c04:	460b      	mov	r3, r1
 8003c06:	ec43 2b10 	vmov	d0, r2, r3
 8003c0a:	f00e fb35 	bl	8012278 <sin>
 8003c0e:	ec53 2b10 	vmov	r2, r3, d0
 8003c12:	4620      	mov	r0, r4
 8003c14:	4629      	mov	r1, r5
 8003c16:	f7fc fc9f 	bl	8000558 <__aeabi_dmul>
 8003c1a:	4602      	mov	r2, r0
 8003c1c:	460b      	mov	r3, r1
 8003c1e:	4690      	mov	r8, r2
 8003c20:	4699      	mov	r9, r3
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	4618      	mov	r0, r3
 8003c26:	f7fc fc3f 	bl	80004a8 <__aeabi_f2d>
 8003c2a:	4604      	mov	r4, r0
 8003c2c:	460d      	mov	r5, r1
 8003c2e:	4b21      	ldr	r3, [pc, #132]	; (8003cb4 <StartCalculatingPoz+0x800>)
 8003c30:	edd3 7a01 	vldr	s15, [r3, #4]
 8003c34:	eef1 7a67 	vneg.f32	s15, s15
 8003c38:	ee17 3a90 	vmov	r3, s15
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	f7fc fc33 	bl	80004a8 <__aeabi_f2d>
 8003c42:	4602      	mov	r2, r0
 8003c44:	460b      	mov	r3, r1
 8003c46:	ec43 2b10 	vmov	d0, r2, r3
 8003c4a:	f00e fac5 	bl	80121d8 <cos>
 8003c4e:	ec53 2b10 	vmov	r2, r3, d0
 8003c52:	4620      	mov	r0, r4
 8003c54:	4629      	mov	r1, r5
 8003c56:	f7fc fc7f 	bl	8000558 <__aeabi_dmul>
 8003c5a:	4602      	mov	r2, r0
 8003c5c:	460b      	mov	r3, r1
 8003c5e:	4640      	mov	r0, r8
 8003c60:	4649      	mov	r1, r9
 8003c62:	f7fc fac3 	bl	80001ec <__adddf3>
 8003c66:	4602      	mov	r2, r0
 8003c68:	460b      	mov	r3, r1
 8003c6a:	4610      	mov	r0, r2
 8003c6c:	4619      	mov	r1, r3
 8003c6e:	f7fc ff4b 	bl	8000b08 <__aeabi_d2f>
 8003c72:	4603      	mov	r3, r0
 8003c74:	617b      	str	r3, [r7, #20]
			  Yold = P.pozY;
		  }
		  */


		  P.magX = ax;
 8003c76:	69fb      	ldr	r3, [r7, #28]
 8003c78:	4a0e      	ldr	r2, [pc, #56]	; (8003cb4 <StartCalculatingPoz+0x800>)
 8003c7a:	6293      	str	r3, [r2, #40]	; 0x28
		  P.magY = ay;
 8003c7c:	69bb      	ldr	r3, [r7, #24]
 8003c7e:	4a0d      	ldr	r2, [pc, #52]	; (8003cb4 <StartCalculatingPoz+0x800>)
 8003c80:	62d3      	str	r3, [r2, #44]	; 0x2c
		  P.magZ = az;
 8003c82:	697b      	ldr	r3, [r7, #20]
 8003c84:	4a0b      	ldr	r2, [pc, #44]	; (8003cb4 <StartCalculatingPoz+0x800>)
 8003c86:	6313      	str	r3, [r2, #48]	; 0x30

		  for(int n=4; n<30; n++){ //pripravi podatke za spi
 8003c88:	2304      	movs	r3, #4
 8003c8a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003c8c:	e00a      	b.n	8003ca4 <StartCalculatingPoz+0x7f0>
			  SpiTxData[n-4] = ((uint8_t*)&P)[n];
 8003c8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c90:	4a08      	ldr	r2, [pc, #32]	; (8003cb4 <StartCalculatingPoz+0x800>)
 8003c92:	441a      	add	r2, r3
 8003c94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c96:	3b04      	subs	r3, #4
 8003c98:	7811      	ldrb	r1, [r2, #0]
 8003c9a:	4a07      	ldr	r2, [pc, #28]	; (8003cb8 <StartCalculatingPoz+0x804>)
 8003c9c:	54d1      	strb	r1, [r2, r3]
		  for(int n=4; n<30; n++){ //pripravi podatke za spi
 8003c9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ca0:	3301      	adds	r3, #1
 8003ca2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003ca4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ca6:	2b1d      	cmp	r3, #29
 8003ca8:	ddf1      	ble.n	8003c8e <StartCalculatingPoz+0x7da>
		  }

	  }

	  osDelay(1);
 8003caa:	2001      	movs	r0, #1
 8003cac:	f00b f8c4 	bl	800ee38 <osDelay>
	  if(MagReady){
 8003cb0:	e407      	b.n	80034c2 <StartCalculatingPoz+0xe>
 8003cb2:	bf00      	nop
 8003cb4:	200055b0 	.word	0x200055b0
 8003cb8:	2000590c 	.word	0x2000590c

08003cbc <StartRecivingCommandsNRF24>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartRecivingCommandsNRF24 */
void StartRecivingCommandsNRF24(void *argument)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b084      	sub	sp, #16
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartRecivingCommandsNRF24 */
  /* Infinite loop */
  for(;;)
  {
	  if(nRF24_dataReady && nRF24_status){
 8003cc4:	4b66      	ldr	r3, [pc, #408]	; (8003e60 <StartRecivingCommandsNRF24+0x1a4>)
 8003cc6:	781b      	ldrb	r3, [r3, #0]
 8003cc8:	b2db      	uxtb	r3, r3
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	f000 80c4 	beq.w	8003e58 <StartRecivingCommandsNRF24+0x19c>
 8003cd0:	4b64      	ldr	r3, [pc, #400]	; (8003e64 <StartRecivingCommandsNRF24+0x1a8>)
 8003cd2:	781b      	ldrb	r3, [r3, #0]
 8003cd4:	b2db      	uxtb	r3, r3
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	f000 80be 	beq.w	8003e58 <StartRecivingCommandsNRF24+0x19c>
		  uint8_t status = nRF24_GetStatus();
 8003cdc:	f000 fce1 	bl	80046a2 <nRF24_GetStatus>
 8003ce0:	4603      	mov	r3, r0
 8003ce2:	73fb      	strb	r3, [r7, #15]
		  nRF24_ClearIRQFlags();
 8003ce4:	f000 fcf5 	bl	80046d2 <nRF24_ClearIRQFlags>
		  nRF24_dataReady = 0;
 8003ce8:	4b5d      	ldr	r3, [pc, #372]	; (8003e60 <StartRecivingCommandsNRF24+0x1a4>)
 8003cea:	2200      	movs	r2, #0
 8003cec:	701a      	strb	r2, [r3, #0]
		  if (status != nRF24_STATUS_RXFIFO_EMPTY) {
 8003cee:	7bfb      	ldrb	r3, [r7, #15]
 8003cf0:	2b01      	cmp	r3, #1
 8003cf2:	f000 80b1 	beq.w	8003e58 <StartRecivingCommandsNRF24+0x19c>
			  //HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);

			  pipe = nRF24_ReadPayload((uint8_t*)(&robotPay), &payload_length);
 8003cf6:	495c      	ldr	r1, [pc, #368]	; (8003e68 <StartRecivingCommandsNRF24+0x1ac>)
 8003cf8:	485c      	ldr	r0, [pc, #368]	; (8003e6c <StartRecivingCommandsNRF24+0x1b0>)
 8003cfa:	f000 fd5b 	bl	80047b4 <nRF24_ReadPayload>
 8003cfe:	4603      	mov	r3, r0
 8003d00:	461a      	mov	r2, r3
 8003d02:	4b5b      	ldr	r3, [pc, #364]	; (8003e70 <StartRecivingCommandsNRF24+0x1b4>)
 8003d04:	701a      	strb	r2, [r3, #0]
			  nRF24_ClearIRQFlags();
 8003d06:	f000 fce4 	bl	80046d2 <nRF24_ClearIRQFlags>

			  uint8_t CRC_calc = (robotPay.x1 + robotPay.y1 + robotPay.x2 + robotPay.y2 + robotPay.speed);
 8003d0a:	4b58      	ldr	r3, [pc, #352]	; (8003e6c <StartRecivingCommandsNRF24+0x1b0>)
 8003d0c:	f993 3000 	ldrsb.w	r3, [r3]
 8003d10:	b2da      	uxtb	r2, r3
 8003d12:	4b56      	ldr	r3, [pc, #344]	; (8003e6c <StartRecivingCommandsNRF24+0x1b0>)
 8003d14:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8003d18:	b2db      	uxtb	r3, r3
 8003d1a:	4413      	add	r3, r2
 8003d1c:	b2da      	uxtb	r2, r3
 8003d1e:	4b53      	ldr	r3, [pc, #332]	; (8003e6c <StartRecivingCommandsNRF24+0x1b0>)
 8003d20:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8003d24:	b2db      	uxtb	r3, r3
 8003d26:	4413      	add	r3, r2
 8003d28:	b2da      	uxtb	r2, r3
 8003d2a:	4b50      	ldr	r3, [pc, #320]	; (8003e6c <StartRecivingCommandsNRF24+0x1b0>)
 8003d2c:	f993 3003 	ldrsb.w	r3, [r3, #3]
 8003d30:	b2db      	uxtb	r3, r3
 8003d32:	4413      	add	r3, r2
 8003d34:	b2da      	uxtb	r2, r3
 8003d36:	4b4d      	ldr	r3, [pc, #308]	; (8003e6c <StartRecivingCommandsNRF24+0x1b0>)
 8003d38:	791b      	ldrb	r3, [r3, #4]
 8003d3a:	4413      	add	r3, r2
 8003d3c:	73bb      	strb	r3, [r7, #14]
			  if(robotPay.crc == CRC_calc){
 8003d3e:	4b4b      	ldr	r3, [pc, #300]	; (8003e6c <StartRecivingCommandsNRF24+0x1b0>)
 8003d40:	795b      	ldrb	r3, [r3, #5]
 8003d42:	7bba      	ldrb	r2, [r7, #14]
 8003d44:	429a      	cmp	r2, r3
 8003d46:	f040 8087 	bne.w	8003e58 <StartRecivingCommandsNRF24+0x19c>
				  //uporabi podatke
				  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, 1);
 8003d4a:	2201      	movs	r2, #1
 8003d4c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003d50:	4848      	ldr	r0, [pc, #288]	; (8003e74 <StartRecivingCommandsNRF24+0x1b8>)
 8003d52:	f002 fb59 	bl	8006408 <HAL_GPIO_WritePin>

				  timeSinceLastCommand = HAL_GetTick();
 8003d56:	f001 fd39 	bl	80057cc <HAL_GetTick>
 8003d5a:	4603      	mov	r3, r0
 8003d5c:	4a46      	ldr	r2, [pc, #280]	; (8003e78 <StartRecivingCommandsNRF24+0x1bc>)
 8003d5e:	6013      	str	r3, [r2, #0]
				  float speed = SPEEDMOD*(float)robotPay.speed/255;
 8003d60:	4b42      	ldr	r3, [pc, #264]	; (8003e6c <StartRecivingCommandsNRF24+0x1b0>)
 8003d62:	791b      	ldrb	r3, [r3, #4]
 8003d64:	ee07 3a90 	vmov	s15, r3
 8003d68:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d6c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8003d70:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003d74:	eddf 6a41 	vldr	s13, [pc, #260]	; 8003e7c <StartRecivingCommandsNRF24+0x1c0>
 8003d78:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003d7c:	edc7 7a02 	vstr	s15, [r7, #8]
				  motorRF.targetVel = speed*(float)(robotPay.y1-robotPay.x1+robotPay.x2)/128;
 8003d80:	4b3a      	ldr	r3, [pc, #232]	; (8003e6c <StartRecivingCommandsNRF24+0x1b0>)
 8003d82:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8003d86:	461a      	mov	r2, r3
 8003d88:	4b38      	ldr	r3, [pc, #224]	; (8003e6c <StartRecivingCommandsNRF24+0x1b0>)
 8003d8a:	f993 3000 	ldrsb.w	r3, [r3]
 8003d8e:	1ad3      	subs	r3, r2, r3
 8003d90:	4a36      	ldr	r2, [pc, #216]	; (8003e6c <StartRecivingCommandsNRF24+0x1b0>)
 8003d92:	f992 2002 	ldrsb.w	r2, [r2, #2]
 8003d96:	4413      	add	r3, r2
 8003d98:	ee07 3a90 	vmov	s15, r3
 8003d9c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003da0:	edd7 7a02 	vldr	s15, [r7, #8]
 8003da4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003da8:	eddf 6a35 	vldr	s13, [pc, #212]	; 8003e80 <StartRecivingCommandsNRF24+0x1c4>
 8003dac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003db0:	4b34      	ldr	r3, [pc, #208]	; (8003e84 <StartRecivingCommandsNRF24+0x1c8>)
 8003db2:	edc3 7a03 	vstr	s15, [r3, #12]
				  motorLF.targetVel = speed*(float)(robotPay.y1+robotPay.x1-robotPay.x2)/128;
 8003db6:	4b2d      	ldr	r3, [pc, #180]	; (8003e6c <StartRecivingCommandsNRF24+0x1b0>)
 8003db8:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8003dbc:	461a      	mov	r2, r3
 8003dbe:	4b2b      	ldr	r3, [pc, #172]	; (8003e6c <StartRecivingCommandsNRF24+0x1b0>)
 8003dc0:	f993 3000 	ldrsb.w	r3, [r3]
 8003dc4:	4413      	add	r3, r2
 8003dc6:	4a29      	ldr	r2, [pc, #164]	; (8003e6c <StartRecivingCommandsNRF24+0x1b0>)
 8003dc8:	f992 2002 	ldrsb.w	r2, [r2, #2]
 8003dcc:	1a9b      	subs	r3, r3, r2
 8003dce:	ee07 3a90 	vmov	s15, r3
 8003dd2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003dd6:	edd7 7a02 	vldr	s15, [r7, #8]
 8003dda:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003dde:	eddf 6a28 	vldr	s13, [pc, #160]	; 8003e80 <StartRecivingCommandsNRF24+0x1c4>
 8003de2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003de6:	4b28      	ldr	r3, [pc, #160]	; (8003e88 <StartRecivingCommandsNRF24+0x1cc>)
 8003de8:	edc3 7a03 	vstr	s15, [r3, #12]
				  motorLB.targetVel = speed*(float)(robotPay.y1+robotPay.x1+robotPay.x2)/128;
 8003dec:	4b1f      	ldr	r3, [pc, #124]	; (8003e6c <StartRecivingCommandsNRF24+0x1b0>)
 8003dee:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8003df2:	461a      	mov	r2, r3
 8003df4:	4b1d      	ldr	r3, [pc, #116]	; (8003e6c <StartRecivingCommandsNRF24+0x1b0>)
 8003df6:	f993 3000 	ldrsb.w	r3, [r3]
 8003dfa:	4413      	add	r3, r2
 8003dfc:	4a1b      	ldr	r2, [pc, #108]	; (8003e6c <StartRecivingCommandsNRF24+0x1b0>)
 8003dfe:	f992 2002 	ldrsb.w	r2, [r2, #2]
 8003e02:	4413      	add	r3, r2
 8003e04:	ee07 3a90 	vmov	s15, r3
 8003e08:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003e0c:	edd7 7a02 	vldr	s15, [r7, #8]
 8003e10:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003e14:	eddf 6a1a 	vldr	s13, [pc, #104]	; 8003e80 <StartRecivingCommandsNRF24+0x1c4>
 8003e18:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003e1c:	4b1b      	ldr	r3, [pc, #108]	; (8003e8c <StartRecivingCommandsNRF24+0x1d0>)
 8003e1e:	edc3 7a03 	vstr	s15, [r3, #12]
				  motorRB.targetVel = speed*(float)(robotPay.y1-robotPay.x1-robotPay.x2)/128;
 8003e22:	4b12      	ldr	r3, [pc, #72]	; (8003e6c <StartRecivingCommandsNRF24+0x1b0>)
 8003e24:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8003e28:	461a      	mov	r2, r3
 8003e2a:	4b10      	ldr	r3, [pc, #64]	; (8003e6c <StartRecivingCommandsNRF24+0x1b0>)
 8003e2c:	f993 3000 	ldrsb.w	r3, [r3]
 8003e30:	1ad3      	subs	r3, r2, r3
 8003e32:	4a0e      	ldr	r2, [pc, #56]	; (8003e6c <StartRecivingCommandsNRF24+0x1b0>)
 8003e34:	f992 2002 	ldrsb.w	r2, [r2, #2]
 8003e38:	1a9b      	subs	r3, r3, r2
 8003e3a:	ee07 3a90 	vmov	s15, r3
 8003e3e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003e42:	edd7 7a02 	vldr	s15, [r7, #8]
 8003e46:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003e4a:	eddf 6a0d 	vldr	s13, [pc, #52]	; 8003e80 <StartRecivingCommandsNRF24+0x1c4>
 8003e4e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003e52:	4b0f      	ldr	r3, [pc, #60]	; (8003e90 <StartRecivingCommandsNRF24+0x1d4>)
 8003e54:	edc3 7a03 	vstr	s15, [r3, #12]
				  motorLB.targetVel = speed*(float)(robotPay.x2)/128;
				  */
			  }
		  }
	  }
	  osDelay(50);
 8003e58:	2032      	movs	r0, #50	; 0x32
 8003e5a:	f00a ffed 	bl	800ee38 <osDelay>
	  if(nRF24_dataReady && nRF24_status){
 8003e5e:	e731      	b.n	8003cc4 <StartRecivingCommandsNRF24+0x8>
 8003e60:	20000220 	.word	0x20000220
 8003e64:	20000221 	.word	0x20000221
 8003e68:	20000008 	.word	0x20000008
 8003e6c:	20004f90 	.word	0x20004f90
 8003e70:	200057e0 	.word	0x200057e0
 8003e74:	40020c00 	.word	0x40020c00
 8003e78:	2000023c 	.word	0x2000023c
 8003e7c:	437f0000 	.word	0x437f0000
 8003e80:	43000000 	.word	0x43000000
 8003e84:	20005564 	.word	0x20005564
 8003e88:	200051f4 	.word	0x200051f4
 8003e8c:	20005018 	.word	0x20005018
 8003e90:	20005498 	.word	0x20005498

08003e94 <StartMotorControl>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartMotorControl */
void StartMotorControl(void *argument)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b082      	sub	sp, #8
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartMotorControl */
  /* Infinite loop */
  for(;;)
  {
	  if((HAL_GetTick() - timeSinceLastCommand)>200){
 8003e9c:	f001 fc96 	bl	80057cc <HAL_GetTick>
 8003ea0:	4602      	mov	r2, r0
 8003ea2:	4b29      	ldr	r3, [pc, #164]	; (8003f48 <StartMotorControl+0xb4>)
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	1ad3      	subs	r3, r2, r3
 8003ea8:	2bc8      	cmp	r3, #200	; 0xc8
 8003eaa:	d935      	bls.n	8003f18 <StartMotorControl+0x84>
		  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, 0);
 8003eac:	2200      	movs	r2, #0
 8003eae:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003eb2:	4826      	ldr	r0, [pc, #152]	; (8003f4c <StartMotorControl+0xb8>)
 8003eb4:	f002 faa8 	bl	8006408 <HAL_GPIO_WritePin>
		  nastaviMotor(RF,0); motorRF.integralError = 0; motorRF.targetVel = 0;
 8003eb8:	2100      	movs	r1, #0
 8003eba:	2000      	movs	r0, #0
 8003ebc:	f000 fe46 	bl	8004b4c <nastaviMotor>
 8003ec0:	4b23      	ldr	r3, [pc, #140]	; (8003f50 <StartMotorControl+0xbc>)
 8003ec2:	f04f 0200 	mov.w	r2, #0
 8003ec6:	619a      	str	r2, [r3, #24]
 8003ec8:	4b21      	ldr	r3, [pc, #132]	; (8003f50 <StartMotorControl+0xbc>)
 8003eca:	f04f 0200 	mov.w	r2, #0
 8003ece:	60da      	str	r2, [r3, #12]
		  nastaviMotor(LF,0); motorLF.integralError = 0; motorLF.targetVel = 0;
 8003ed0:	2100      	movs	r1, #0
 8003ed2:	2003      	movs	r0, #3
 8003ed4:	f000 fe3a 	bl	8004b4c <nastaviMotor>
 8003ed8:	4b1e      	ldr	r3, [pc, #120]	; (8003f54 <StartMotorControl+0xc0>)
 8003eda:	f04f 0200 	mov.w	r2, #0
 8003ede:	619a      	str	r2, [r3, #24]
 8003ee0:	4b1c      	ldr	r3, [pc, #112]	; (8003f54 <StartMotorControl+0xc0>)
 8003ee2:	f04f 0200 	mov.w	r2, #0
 8003ee6:	60da      	str	r2, [r3, #12]
		  nastaviMotor(LB,0); motorLB.integralError = 0; motorLB.targetVel = 0;
 8003ee8:	2100      	movs	r1, #0
 8003eea:	2002      	movs	r0, #2
 8003eec:	f000 fe2e 	bl	8004b4c <nastaviMotor>
 8003ef0:	4b19      	ldr	r3, [pc, #100]	; (8003f58 <StartMotorControl+0xc4>)
 8003ef2:	f04f 0200 	mov.w	r2, #0
 8003ef6:	619a      	str	r2, [r3, #24]
 8003ef8:	4b17      	ldr	r3, [pc, #92]	; (8003f58 <StartMotorControl+0xc4>)
 8003efa:	f04f 0200 	mov.w	r2, #0
 8003efe:	60da      	str	r2, [r3, #12]
		  nastaviMotor(RB,0); motorRB.integralError = 0; motorRB.targetVel = 0;
 8003f00:	2100      	movs	r1, #0
 8003f02:	2001      	movs	r0, #1
 8003f04:	f000 fe22 	bl	8004b4c <nastaviMotor>
 8003f08:	4b14      	ldr	r3, [pc, #80]	; (8003f5c <StartMotorControl+0xc8>)
 8003f0a:	f04f 0200 	mov.w	r2, #0
 8003f0e:	619a      	str	r2, [r3, #24]
 8003f10:	4b12      	ldr	r3, [pc, #72]	; (8003f5c <StartMotorControl+0xc8>)
 8003f12:	f04f 0200 	mov.w	r2, #0
 8003f16:	60da      	str	r2, [r3, #12]
	  }
	  speedControl(&motorLB,0.01);
 8003f18:	ed9f 0a11 	vldr	s0, [pc, #68]	; 8003f60 <StartMotorControl+0xcc>
 8003f1c:	480e      	ldr	r0, [pc, #56]	; (8003f58 <StartMotorControl+0xc4>)
 8003f1e:	f7fe fb17 	bl	8002550 <speedControl>
	  speedControl(&motorLF,0.01);
 8003f22:	ed9f 0a0f 	vldr	s0, [pc, #60]	; 8003f60 <StartMotorControl+0xcc>
 8003f26:	480b      	ldr	r0, [pc, #44]	; (8003f54 <StartMotorControl+0xc0>)
 8003f28:	f7fe fb12 	bl	8002550 <speedControl>
	  speedControl(&motorRB,0.01);
 8003f2c:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8003f60 <StartMotorControl+0xcc>
 8003f30:	480a      	ldr	r0, [pc, #40]	; (8003f5c <StartMotorControl+0xc8>)
 8003f32:	f7fe fb0d 	bl	8002550 <speedControl>
	  speedControl(&motorRF,0.01);
 8003f36:	ed9f 0a0a 	vldr	s0, [pc, #40]	; 8003f60 <StartMotorControl+0xcc>
 8003f3a:	4805      	ldr	r0, [pc, #20]	; (8003f50 <StartMotorControl+0xbc>)
 8003f3c:	f7fe fb08 	bl	8002550 <speedControl>
	  osDelay(10);
 8003f40:	200a      	movs	r0, #10
 8003f42:	f00a ff79 	bl	800ee38 <osDelay>
	  if((HAL_GetTick() - timeSinceLastCommand)>200){
 8003f46:	e7a9      	b.n	8003e9c <StartMotorControl+0x8>
 8003f48:	2000023c 	.word	0x2000023c
 8003f4c:	40020c00 	.word	0x40020c00
 8003f50:	20005564 	.word	0x20005564
 8003f54:	200051f4 	.word	0x200051f4
 8003f58:	20005018 	.word	0x20005018
 8003f5c:	20005498 	.word	0x20005498
 8003f60:	3c23d70a 	.word	0x3c23d70a

08003f64 <StartCalculatingPath>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartCalculatingPath */
void StartCalculatingPath(void *argument)
{
 8003f64:	b5b0      	push	{r4, r5, r7, lr}
 8003f66:	b084      	sub	sp, #16
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartCalculatingPath */
  /* Infinite loop */
  for(;;)
  {

	  int32_t sum = (motorRF.poz - motorRFprevPoz)+(motorLF.poz - motorLFprevPoz)+(motorLB.poz - motorLBprevPoz);
 8003f6c:	4b49      	ldr	r3, [pc, #292]	; (8004094 <StartCalculatingPath+0x130>)
 8003f6e:	681a      	ldr	r2, [r3, #0]
 8003f70:	4b49      	ldr	r3, [pc, #292]	; (8004098 <StartCalculatingPath+0x134>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	1ad2      	subs	r2, r2, r3
 8003f76:	4b49      	ldr	r3, [pc, #292]	; (800409c <StartCalculatingPath+0x138>)
 8003f78:	6819      	ldr	r1, [r3, #0]
 8003f7a:	4b49      	ldr	r3, [pc, #292]	; (80040a0 <StartCalculatingPath+0x13c>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	1acb      	subs	r3, r1, r3
 8003f80:	441a      	add	r2, r3
 8003f82:	4b48      	ldr	r3, [pc, #288]	; (80040a4 <StartCalculatingPath+0x140>)
 8003f84:	6819      	ldr	r1, [r3, #0]
 8003f86:	4b48      	ldr	r3, [pc, #288]	; (80040a8 <StartCalculatingPath+0x144>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	1acb      	subs	r3, r1, r3
 8003f8c:	4413      	add	r3, r2
 8003f8e:	60fb      	str	r3, [r7, #12]
	  float pot = (float)(sum)/3;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	ee07 3a90 	vmov	s15, r3
 8003f96:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003f9a:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 8003f9e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003fa2:	edc7 7a02 	vstr	s15, [r7, #8]
	  pot *= PI*0.003f;
 8003fa6:	edd7 7a02 	vldr	s15, [r7, #8]
 8003faa:	ed9f 7a40 	vldr	s14, [pc, #256]	; 80040ac <StartCalculatingPath+0x148>
 8003fae:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003fb2:	edc7 7a02 	vstr	s15, [r7, #8]
	  motorRFprevPoz = motorRF.poz;
 8003fb6:	4b37      	ldr	r3, [pc, #220]	; (8004094 <StartCalculatingPath+0x130>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	4a37      	ldr	r2, [pc, #220]	; (8004098 <StartCalculatingPath+0x134>)
 8003fbc:	6013      	str	r3, [r2, #0]
	  motorRBprevPoz = motorRB.poz;
 8003fbe:	4b3c      	ldr	r3, [pc, #240]	; (80040b0 <StartCalculatingPath+0x14c>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	4a3c      	ldr	r2, [pc, #240]	; (80040b4 <StartCalculatingPath+0x150>)
 8003fc4:	6013      	str	r3, [r2, #0]
	  motorLFprevPoz = motorLF.poz;
 8003fc6:	4b35      	ldr	r3, [pc, #212]	; (800409c <StartCalculatingPath+0x138>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	4a35      	ldr	r2, [pc, #212]	; (80040a0 <StartCalculatingPath+0x13c>)
 8003fcc:	6013      	str	r3, [r2, #0]
	  motorLBprevPoz = motorLB.poz;
 8003fce:	4b35      	ldr	r3, [pc, #212]	; (80040a4 <StartCalculatingPath+0x140>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	4a35      	ldr	r2, [pc, #212]	; (80040a8 <StartCalculatingPath+0x144>)
 8003fd4:	6013      	str	r3, [r2, #0]
	  P.pozX += cos(P.heading) * pot;
 8003fd6:	4b38      	ldr	r3, [pc, #224]	; (80040b8 <StartCalculatingPath+0x154>)
 8003fd8:	68db      	ldr	r3, [r3, #12]
 8003fda:	4618      	mov	r0, r3
 8003fdc:	f7fc fa64 	bl	80004a8 <__aeabi_f2d>
 8003fe0:	4602      	mov	r2, r0
 8003fe2:	460b      	mov	r3, r1
 8003fe4:	ec43 2b10 	vmov	d0, r2, r3
 8003fe8:	f00e f8f6 	bl	80121d8 <cos>
 8003fec:	ec55 4b10 	vmov	r4, r5, d0
 8003ff0:	68b8      	ldr	r0, [r7, #8]
 8003ff2:	f7fc fa59 	bl	80004a8 <__aeabi_f2d>
 8003ff6:	4602      	mov	r2, r0
 8003ff8:	460b      	mov	r3, r1
 8003ffa:	4620      	mov	r0, r4
 8003ffc:	4629      	mov	r1, r5
 8003ffe:	f7fc faab 	bl	8000558 <__aeabi_dmul>
 8004002:	4602      	mov	r2, r0
 8004004:	460b      	mov	r3, r1
 8004006:	4614      	mov	r4, r2
 8004008:	461d      	mov	r5, r3
 800400a:	4b2b      	ldr	r3, [pc, #172]	; (80040b8 <StartCalculatingPath+0x154>)
 800400c:	6a1b      	ldr	r3, [r3, #32]
 800400e:	4618      	mov	r0, r3
 8004010:	f7fc fa4a 	bl	80004a8 <__aeabi_f2d>
 8004014:	4602      	mov	r2, r0
 8004016:	460b      	mov	r3, r1
 8004018:	4620      	mov	r0, r4
 800401a:	4629      	mov	r1, r5
 800401c:	f7fc f8e6 	bl	80001ec <__adddf3>
 8004020:	4602      	mov	r2, r0
 8004022:	460b      	mov	r3, r1
 8004024:	4610      	mov	r0, r2
 8004026:	4619      	mov	r1, r3
 8004028:	f7fc fd6e 	bl	8000b08 <__aeabi_d2f>
 800402c:	4603      	mov	r3, r0
 800402e:	4a22      	ldr	r2, [pc, #136]	; (80040b8 <StartCalculatingPath+0x154>)
 8004030:	6213      	str	r3, [r2, #32]
	  P.pozY -= sin(P.heading) * pot;
 8004032:	4b21      	ldr	r3, [pc, #132]	; (80040b8 <StartCalculatingPath+0x154>)
 8004034:	68db      	ldr	r3, [r3, #12]
 8004036:	4618      	mov	r0, r3
 8004038:	f7fc fa36 	bl	80004a8 <__aeabi_f2d>
 800403c:	4602      	mov	r2, r0
 800403e:	460b      	mov	r3, r1
 8004040:	ec43 2b10 	vmov	d0, r2, r3
 8004044:	f00e f918 	bl	8012278 <sin>
 8004048:	ec55 4b10 	vmov	r4, r5, d0
 800404c:	68b8      	ldr	r0, [r7, #8]
 800404e:	f7fc fa2b 	bl	80004a8 <__aeabi_f2d>
 8004052:	4602      	mov	r2, r0
 8004054:	460b      	mov	r3, r1
 8004056:	4620      	mov	r0, r4
 8004058:	4629      	mov	r1, r5
 800405a:	f7fc fa7d 	bl	8000558 <__aeabi_dmul>
 800405e:	4602      	mov	r2, r0
 8004060:	460b      	mov	r3, r1
 8004062:	4614      	mov	r4, r2
 8004064:	461d      	mov	r5, r3
 8004066:	4b14      	ldr	r3, [pc, #80]	; (80040b8 <StartCalculatingPath+0x154>)
 8004068:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800406a:	4618      	mov	r0, r3
 800406c:	f7fc fa1c 	bl	80004a8 <__aeabi_f2d>
 8004070:	4622      	mov	r2, r4
 8004072:	462b      	mov	r3, r5
 8004074:	f7fc f8b8 	bl	80001e8 <__aeabi_dsub>
 8004078:	4602      	mov	r2, r0
 800407a:	460b      	mov	r3, r1
 800407c:	4610      	mov	r0, r2
 800407e:	4619      	mov	r1, r3
 8004080:	f7fc fd42 	bl	8000b08 <__aeabi_d2f>
 8004084:	4603      	mov	r3, r0
 8004086:	4a0c      	ldr	r2, [pc, #48]	; (80040b8 <StartCalculatingPath+0x154>)
 8004088:	6253      	str	r3, [r2, #36]	; 0x24
	  osDelay(100);
 800408a:	2064      	movs	r0, #100	; 0x64
 800408c:	f00a fed4 	bl	800ee38 <osDelay>
  {
 8004090:	e76c      	b.n	8003f6c <StartCalculatingPath+0x8>
 8004092:	bf00      	nop
 8004094:	20005564 	.word	0x20005564
 8004098:	20000228 	.word	0x20000228
 800409c:	200051f4 	.word	0x200051f4
 80040a0:	2000022c 	.word	0x2000022c
 80040a4:	20005018 	.word	0x20005018
 80040a8:	20000234 	.word	0x20000234
 80040ac:	3c1a6a63 	.word	0x3c1a6a63
 80040b0:	20005498 	.word	0x20005498
 80040b4:	20000230 	.word	0x20000230
 80040b8:	200055b0 	.word	0x200055b0

080040bc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b082      	sub	sp, #8
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM11) {
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	4a04      	ldr	r2, [pc, #16]	; (80040dc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80040ca:	4293      	cmp	r3, r2
 80040cc:	d101      	bne.n	80040d2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80040ce:	f001 fb69 	bl	80057a4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80040d2:	bf00      	nop
 80040d4:	3708      	adds	r7, #8
 80040d6:	46bd      	mov	sp, r7
 80040d8:	bd80      	pop	{r7, pc}
 80040da:	bf00      	nop
 80040dc:	40014800 	.word	0x40014800

080040e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80040e4:	b672      	cpsid	i
}
 80040e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, 0);
 80040e8:	2200      	movs	r2, #0
 80040ea:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80040ee:	4815      	ldr	r0, [pc, #84]	; (8004144 <Error_Handler+0x64>)
 80040f0:	f002 f98a 	bl	8006408 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, 1);
 80040f4:	2201      	movs	r2, #1
 80040f6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80040fa:	4812      	ldr	r0, [pc, #72]	; (8004144 <Error_Handler+0x64>)
 80040fc:	f002 f984 	bl	8006408 <HAL_GPIO_WritePin>
  nastaviMotor(RF,0); motorRF.integralError = 0;
 8004100:	2100      	movs	r1, #0
 8004102:	2000      	movs	r0, #0
 8004104:	f000 fd22 	bl	8004b4c <nastaviMotor>
 8004108:	4b0f      	ldr	r3, [pc, #60]	; (8004148 <Error_Handler+0x68>)
 800410a:	f04f 0200 	mov.w	r2, #0
 800410e:	619a      	str	r2, [r3, #24]
  nastaviMotor(LF,0); motorLF.integralError = 0;
 8004110:	2100      	movs	r1, #0
 8004112:	2003      	movs	r0, #3
 8004114:	f000 fd1a 	bl	8004b4c <nastaviMotor>
 8004118:	4b0c      	ldr	r3, [pc, #48]	; (800414c <Error_Handler+0x6c>)
 800411a:	f04f 0200 	mov.w	r2, #0
 800411e:	619a      	str	r2, [r3, #24]
  nastaviMotor(LB,0); motorLB.integralError = 0;
 8004120:	2100      	movs	r1, #0
 8004122:	2002      	movs	r0, #2
 8004124:	f000 fd12 	bl	8004b4c <nastaviMotor>
 8004128:	4b09      	ldr	r3, [pc, #36]	; (8004150 <Error_Handler+0x70>)
 800412a:	f04f 0200 	mov.w	r2, #0
 800412e:	619a      	str	r2, [r3, #24]
  nastaviMotor(RB,0); motorRB.integralError = 0;
 8004130:	2100      	movs	r1, #0
 8004132:	2001      	movs	r0, #1
 8004134:	f000 fd0a 	bl	8004b4c <nastaviMotor>
 8004138:	4b06      	ldr	r3, [pc, #24]	; (8004154 <Error_Handler+0x74>)
 800413a:	f04f 0200 	mov.w	r2, #0
 800413e:	619a      	str	r2, [r3, #24]
  while (1)
 8004140:	e7fe      	b.n	8004140 <Error_Handler+0x60>
 8004142:	bf00      	nop
 8004144:	40020c00 	.word	0x40020c00
 8004148:	20005564 	.word	0x20005564
 800414c:	200051f4 	.word	0x200051f4
 8004150:	20005018 	.word	0x20005018
 8004154:	20005498 	.word	0x20005498

08004158 <nRF24_CSN_L>:

static inline void nRF24_CSN_L() {
 8004158:	b580      	push	{r7, lr}
 800415a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF_CSN_GPIO_Port, NRF_CSN_Pin, GPIO_PIN_RESET);
 800415c:	2200      	movs	r2, #0
 800415e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004162:	4802      	ldr	r0, [pc, #8]	; (800416c <nRF24_CSN_L+0x14>)
 8004164:	f002 f950 	bl	8006408 <HAL_GPIO_WritePin>
}
 8004168:	bf00      	nop
 800416a:	bd80      	pop	{r7, pc}
 800416c:	40020c00 	.word	0x40020c00

08004170 <nRF24_CSN_H>:

static inline void nRF24_CSN_H() {
 8004170:	b580      	push	{r7, lr}
 8004172:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF_CSN_GPIO_Port, NRF_CSN_Pin, GPIO_PIN_SET);
 8004174:	2201      	movs	r2, #1
 8004176:	f44f 7180 	mov.w	r1, #256	; 0x100
 800417a:	4802      	ldr	r0, [pc, #8]	; (8004184 <nRF24_CSN_H+0x14>)
 800417c:	f002 f944 	bl	8006408 <HAL_GPIO_WritePin>
}
 8004180:	bf00      	nop
 8004182:	bd80      	pop	{r7, pc}
 8004184:	40020c00 	.word	0x40020c00

08004188 <nRF24_LL_RW>:


static inline uint8_t nRF24_LL_RW(uint8_t data) {
 8004188:	b580      	push	{r7, lr}
 800418a:	b086      	sub	sp, #24
 800418c:	af02      	add	r7, sp, #8
 800418e:	4603      	mov	r3, r0
 8004190:	71fb      	strb	r3, [r7, #7]
    // Wait until TX buffer is empty
    uint8_t result;
    if(HAL_SPI_TransmitReceive(&hspi2,&data,&result,1,2000)!=HAL_OK) {  //<-spi handle --------change
 8004192:	f107 020f 	add.w	r2, r7, #15
 8004196:	1df9      	adds	r1, r7, #7
 8004198:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800419c:	9300      	str	r3, [sp, #0]
 800419e:	2301      	movs	r3, #1
 80041a0:	4806      	ldr	r0, [pc, #24]	; (80041bc <nRF24_LL_RW+0x34>)
 80041a2:	f006 f82d 	bl	800a200 <HAL_SPI_TransmitReceive>
 80041a6:	4603      	mov	r3, r0
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d001      	beq.n	80041b0 <nRF24_LL_RW+0x28>
        Error_Handler();
 80041ac:	f7ff ff98 	bl	80040e0 <Error_Handler>
    };
    return result;
 80041b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80041b2:	4618      	mov	r0, r3
 80041b4:	3710      	adds	r7, #16
 80041b6:	46bd      	mov	sp, r7
 80041b8:	bd80      	pop	{r7, pc}
 80041ba:	bf00      	nop
 80041bc:	200055ec 	.word	0x200055ec

080041c0 <nRF24_ReadReg>:

// Read a register
// input:
//   reg - number of register to read
// return: value of register
static uint8_t nRF24_ReadReg(uint8_t reg) {
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b084      	sub	sp, #16
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	4603      	mov	r3, r0
 80041c8:	71fb      	strb	r3, [r7, #7]
	uint8_t value;

	nRF24_CSN_L();
 80041ca:	f7ff ffc5 	bl	8004158 <nRF24_CSN_L>
	nRF24_LL_RW(reg & nRF24_MASK_REG_MAP);
 80041ce:	79fb      	ldrb	r3, [r7, #7]
 80041d0:	f003 031f 	and.w	r3, r3, #31
 80041d4:	b2db      	uxtb	r3, r3
 80041d6:	4618      	mov	r0, r3
 80041d8:	f7ff ffd6 	bl	8004188 <nRF24_LL_RW>
	value = nRF24_LL_RW(nRF24_CMD_NOP);
 80041dc:	20ff      	movs	r0, #255	; 0xff
 80041de:	f7ff ffd3 	bl	8004188 <nRF24_LL_RW>
 80041e2:	4603      	mov	r3, r0
 80041e4:	73fb      	strb	r3, [r7, #15]
	nRF24_CSN_H();
 80041e6:	f7ff ffc3 	bl	8004170 <nRF24_CSN_H>

	return value;
 80041ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80041ec:	4618      	mov	r0, r3
 80041ee:	3710      	adds	r7, #16
 80041f0:	46bd      	mov	sp, r7
 80041f2:	bd80      	pop	{r7, pc}

080041f4 <nRF24_WriteReg>:

// Write a new value to register
// input:
//   reg - number of register to write
//   value - value to write
static void nRF24_WriteReg(uint8_t reg, uint8_t value) {
 80041f4:	b580      	push	{r7, lr}
 80041f6:	b082      	sub	sp, #8
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	4603      	mov	r3, r0
 80041fc:	460a      	mov	r2, r1
 80041fe:	71fb      	strb	r3, [r7, #7]
 8004200:	4613      	mov	r3, r2
 8004202:	71bb      	strb	r3, [r7, #6]
	nRF24_CSN_L();
 8004204:	f7ff ffa8 	bl	8004158 <nRF24_CSN_L>
	if (reg < nRF24_CMD_W_REGISTER) {
 8004208:	79fb      	ldrb	r3, [r7, #7]
 800420a:	2b1f      	cmp	r3, #31
 800420c:	d810      	bhi.n	8004230 <nRF24_WriteReg+0x3c>
		// This is a register access
		nRF24_LL_RW(nRF24_CMD_W_REGISTER | (reg & nRF24_MASK_REG_MAP));
 800420e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004212:	f003 031f 	and.w	r3, r3, #31
 8004216:	b25b      	sxtb	r3, r3
 8004218:	f043 0320 	orr.w	r3, r3, #32
 800421c:	b25b      	sxtb	r3, r3
 800421e:	b2db      	uxtb	r3, r3
 8004220:	4618      	mov	r0, r3
 8004222:	f7ff ffb1 	bl	8004188 <nRF24_LL_RW>
		nRF24_LL_RW(value);
 8004226:	79bb      	ldrb	r3, [r7, #6]
 8004228:	4618      	mov	r0, r3
 800422a:	f7ff ffad 	bl	8004188 <nRF24_LL_RW>
 800422e:	e013      	b.n	8004258 <nRF24_WriteReg+0x64>
	} else {
		// This is a single byte command or future command/register
		nRF24_LL_RW(reg);
 8004230:	79fb      	ldrb	r3, [r7, #7]
 8004232:	4618      	mov	r0, r3
 8004234:	f7ff ffa8 	bl	8004188 <nRF24_LL_RW>
		if ((reg != nRF24_CMD_FLUSH_TX) && (reg != nRF24_CMD_FLUSH_RX) && \
 8004238:	79fb      	ldrb	r3, [r7, #7]
 800423a:	2be1      	cmp	r3, #225	; 0xe1
 800423c:	d00c      	beq.n	8004258 <nRF24_WriteReg+0x64>
 800423e:	79fb      	ldrb	r3, [r7, #7]
 8004240:	2be2      	cmp	r3, #226	; 0xe2
 8004242:	d009      	beq.n	8004258 <nRF24_WriteReg+0x64>
 8004244:	79fb      	ldrb	r3, [r7, #7]
 8004246:	2be3      	cmp	r3, #227	; 0xe3
 8004248:	d006      	beq.n	8004258 <nRF24_WriteReg+0x64>
				(reg != nRF24_CMD_REUSE_TX_PL) && (reg != nRF24_CMD_NOP)) {
 800424a:	79fb      	ldrb	r3, [r7, #7]
 800424c:	2bff      	cmp	r3, #255	; 0xff
 800424e:	d003      	beq.n	8004258 <nRF24_WriteReg+0x64>
			// Send register value
			nRF24_LL_RW(value);
 8004250:	79bb      	ldrb	r3, [r7, #6]
 8004252:	4618      	mov	r0, r3
 8004254:	f7ff ff98 	bl	8004188 <nRF24_LL_RW>
		}
	}
	nRF24_CSN_H();
 8004258:	f7ff ff8a 	bl	8004170 <nRF24_CSN_H>
}
 800425c:	bf00      	nop
 800425e:	3708      	adds	r7, #8
 8004260:	46bd      	mov	sp, r7
 8004262:	bd80      	pop	{r7, pc}

08004264 <nRF24_ReadMBReg>:
// Read a multi-byte register
// input:
//   reg - number of register to read
//   pBuf - pointer to the buffer for register data
//   count - number of bytes to read
static void nRF24_ReadMBReg(uint8_t reg, uint8_t *pBuf, uint8_t count) {
 8004264:	b590      	push	{r4, r7, lr}
 8004266:	b083      	sub	sp, #12
 8004268:	af00      	add	r7, sp, #0
 800426a:	4603      	mov	r3, r0
 800426c:	6039      	str	r1, [r7, #0]
 800426e:	71fb      	strb	r3, [r7, #7]
 8004270:	4613      	mov	r3, r2
 8004272:	71bb      	strb	r3, [r7, #6]
	nRF24_CSN_L();
 8004274:	f7ff ff70 	bl	8004158 <nRF24_CSN_L>
	nRF24_LL_RW(reg);
 8004278:	79fb      	ldrb	r3, [r7, #7]
 800427a:	4618      	mov	r0, r3
 800427c:	f7ff ff84 	bl	8004188 <nRF24_LL_RW>
	while (count--) {
 8004280:	e007      	b.n	8004292 <nRF24_ReadMBReg+0x2e>
		*pBuf++ = nRF24_LL_RW(nRF24_CMD_NOP);
 8004282:	683c      	ldr	r4, [r7, #0]
 8004284:	1c63      	adds	r3, r4, #1
 8004286:	603b      	str	r3, [r7, #0]
 8004288:	20ff      	movs	r0, #255	; 0xff
 800428a:	f7ff ff7d 	bl	8004188 <nRF24_LL_RW>
 800428e:	4603      	mov	r3, r0
 8004290:	7023      	strb	r3, [r4, #0]
	while (count--) {
 8004292:	79bb      	ldrb	r3, [r7, #6]
 8004294:	1e5a      	subs	r2, r3, #1
 8004296:	71ba      	strb	r2, [r7, #6]
 8004298:	2b00      	cmp	r3, #0
 800429a:	d1f2      	bne.n	8004282 <nRF24_ReadMBReg+0x1e>
	}
	nRF24_CSN_H();
 800429c:	f7ff ff68 	bl	8004170 <nRF24_CSN_H>
}
 80042a0:	bf00      	nop
 80042a2:	370c      	adds	r7, #12
 80042a4:	46bd      	mov	sp, r7
 80042a6:	bd90      	pop	{r4, r7, pc}

080042a8 <nRF24_WriteMBReg>:
// Write a multi-byte register
// input:
//   reg - number of register to write
//   pBuf - pointer to the buffer with data to write
//   count - number of bytes to write
static void nRF24_WriteMBReg(uint8_t reg, uint8_t *pBuf, uint8_t count) {
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b082      	sub	sp, #8
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	4603      	mov	r3, r0
 80042b0:	6039      	str	r1, [r7, #0]
 80042b2:	71fb      	strb	r3, [r7, #7]
 80042b4:	4613      	mov	r3, r2
 80042b6:	71bb      	strb	r3, [r7, #6]
	nRF24_CSN_L();
 80042b8:	f7ff ff4e 	bl	8004158 <nRF24_CSN_L>
	nRF24_LL_RW(reg);
 80042bc:	79fb      	ldrb	r3, [r7, #7]
 80042be:	4618      	mov	r0, r3
 80042c0:	f7ff ff62 	bl	8004188 <nRF24_LL_RW>
	while (count--) {
 80042c4:	e006      	b.n	80042d4 <nRF24_WriteMBReg+0x2c>
		nRF24_LL_RW(*pBuf++);
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	1c5a      	adds	r2, r3, #1
 80042ca:	603a      	str	r2, [r7, #0]
 80042cc:	781b      	ldrb	r3, [r3, #0]
 80042ce:	4618      	mov	r0, r3
 80042d0:	f7ff ff5a 	bl	8004188 <nRF24_LL_RW>
	while (count--) {
 80042d4:	79bb      	ldrb	r3, [r7, #6]
 80042d6:	1e5a      	subs	r2, r3, #1
 80042d8:	71ba      	strb	r2, [r7, #6]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d1f3      	bne.n	80042c6 <nRF24_WriteMBReg+0x1e>
	}
	nRF24_CSN_H();
 80042de:	f7ff ff47 	bl	8004170 <nRF24_CSN_H>
}
 80042e2:	bf00      	nop
 80042e4:	3708      	adds	r7, #8
 80042e6:	46bd      	mov	sp, r7
 80042e8:	bd80      	pop	{r7, pc}

080042ea <nRF24_Init>:

// Set transceiver to it's initial state
// note: RX/TX pipe addresses remains untouched
void nRF24_Init(void) {
 80042ea:	b580      	push	{r7, lr}
 80042ec:	af00      	add	r7, sp, #0
	// Write to registers their initial values
	nRF24_WriteReg(nRF24_REG_CONFIG, 0x08);
 80042ee:	2108      	movs	r1, #8
 80042f0:	2000      	movs	r0, #0
 80042f2:	f7ff ff7f 	bl	80041f4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_EN_AA, 0x3F);
 80042f6:	213f      	movs	r1, #63	; 0x3f
 80042f8:	2001      	movs	r0, #1
 80042fa:	f7ff ff7b 	bl	80041f4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_EN_RXADDR, 0x03);
 80042fe:	2103      	movs	r1, #3
 8004300:	2002      	movs	r0, #2
 8004302:	f7ff ff77 	bl	80041f4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_SETUP_AW, 0x03);
 8004306:	2103      	movs	r1, #3
 8004308:	2003      	movs	r0, #3
 800430a:	f7ff ff73 	bl	80041f4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_SETUP_RETR, 0x03);
 800430e:	2103      	movs	r1, #3
 8004310:	2004      	movs	r0, #4
 8004312:	f7ff ff6f 	bl	80041f4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RF_CH, 0x02);
 8004316:	2102      	movs	r1, #2
 8004318:	2005      	movs	r0, #5
 800431a:	f7ff ff6b 	bl	80041f4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RF_SETUP, 0x0E);
 800431e:	210e      	movs	r1, #14
 8004320:	2006      	movs	r0, #6
 8004322:	f7ff ff67 	bl	80041f4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_STATUS, 0x00);
 8004326:	2100      	movs	r1, #0
 8004328:	2007      	movs	r0, #7
 800432a:	f7ff ff63 	bl	80041f4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P0, 0x00);
 800432e:	2100      	movs	r1, #0
 8004330:	2011      	movs	r0, #17
 8004332:	f7ff ff5f 	bl	80041f4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P1, 0x00);
 8004336:	2100      	movs	r1, #0
 8004338:	2012      	movs	r0, #18
 800433a:	f7ff ff5b 	bl	80041f4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P2, 0x00);
 800433e:	2100      	movs	r1, #0
 8004340:	2013      	movs	r0, #19
 8004342:	f7ff ff57 	bl	80041f4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P3, 0x00);
 8004346:	2100      	movs	r1, #0
 8004348:	2014      	movs	r0, #20
 800434a:	f7ff ff53 	bl	80041f4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P4, 0x00);
 800434e:	2100      	movs	r1, #0
 8004350:	2015      	movs	r0, #21
 8004352:	f7ff ff4f 	bl	80041f4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P5, 0x00);
 8004356:	2100      	movs	r1, #0
 8004358:	2016      	movs	r0, #22
 800435a:	f7ff ff4b 	bl	80041f4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_DYNPD, 0x00);
 800435e:	2100      	movs	r1, #0
 8004360:	201c      	movs	r0, #28
 8004362:	f7ff ff47 	bl	80041f4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_FEATURE, 0x00);
 8004366:	2100      	movs	r1, #0
 8004368:	201d      	movs	r0, #29
 800436a:	f7ff ff43 	bl	80041f4 <nRF24_WriteReg>

	// Clear the FIFO's
	nRF24_FlushRX();
 800436e:	f000 f9a8 	bl	80046c2 <nRF24_FlushRX>
	nRF24_FlushTX();
 8004372:	f000 f99e 	bl	80046b2 <nRF24_FlushTX>

	// Clear any pending interrupt flags
	nRF24_ClearIRQFlags();
 8004376:	f000 f9ac 	bl	80046d2 <nRF24_ClearIRQFlags>

	// Deassert CSN pin (chip release)
	nRF24_CSN_H();
 800437a:	f7ff fef9 	bl	8004170 <nRF24_CSN_H>
}
 800437e:	bf00      	nop
 8004380:	bd80      	pop	{r7, pc}
	...

08004384 <nRF24_Check>:

// Check if the nRF24L01 present
// return:
//   1 - nRF24L01 is online and responding
//   0 - received sequence differs from original
uint8_t nRF24_Check(void) {
 8004384:	b580      	push	{r7, lr}
 8004386:	b084      	sub	sp, #16
 8004388:	af00      	add	r7, sp, #0
	uint8_t rxbuf[5];
	uint8_t i;
	uint8_t *ptr = (uint8_t *)nRF24_TEST_ADDR;
 800438a:	4b14      	ldr	r3, [pc, #80]	; (80043dc <nRF24_Check+0x58>)
 800438c:	60bb      	str	r3, [r7, #8]

	// Write test TX address and read TX_ADDR register
	nRF24_WriteMBReg(nRF24_CMD_W_REGISTER | nRF24_REG_TX_ADDR, ptr, 5);
 800438e:	2205      	movs	r2, #5
 8004390:	68b9      	ldr	r1, [r7, #8]
 8004392:	2030      	movs	r0, #48	; 0x30
 8004394:	f7ff ff88 	bl	80042a8 <nRF24_WriteMBReg>
	nRF24_ReadMBReg(nRF24_CMD_R_REGISTER | nRF24_REG_TX_ADDR, rxbuf, 5);
 8004398:	463b      	mov	r3, r7
 800439a:	2205      	movs	r2, #5
 800439c:	4619      	mov	r1, r3
 800439e:	2010      	movs	r0, #16
 80043a0:	f7ff ff60 	bl	8004264 <nRF24_ReadMBReg>

	// Compare buffers, return error on first mismatch
	for (i = 0; i < 5; i++) {
 80043a4:	2300      	movs	r3, #0
 80043a6:	73fb      	strb	r3, [r7, #15]
 80043a8:	e010      	b.n	80043cc <nRF24_Check+0x48>
		if (rxbuf[i] != *ptr++) return 0;
 80043aa:	7bfb      	ldrb	r3, [r7, #15]
 80043ac:	f107 0210 	add.w	r2, r7, #16
 80043b0:	4413      	add	r3, r2
 80043b2:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 80043b6:	68bb      	ldr	r3, [r7, #8]
 80043b8:	1c59      	adds	r1, r3, #1
 80043ba:	60b9      	str	r1, [r7, #8]
 80043bc:	781b      	ldrb	r3, [r3, #0]
 80043be:	429a      	cmp	r2, r3
 80043c0:	d001      	beq.n	80043c6 <nRF24_Check+0x42>
 80043c2:	2300      	movs	r3, #0
 80043c4:	e006      	b.n	80043d4 <nRF24_Check+0x50>
	for (i = 0; i < 5; i++) {
 80043c6:	7bfb      	ldrb	r3, [r7, #15]
 80043c8:	3301      	adds	r3, #1
 80043ca:	73fb      	strb	r3, [r7, #15]
 80043cc:	7bfb      	ldrb	r3, [r7, #15]
 80043ce:	2b04      	cmp	r3, #4
 80043d0:	d9eb      	bls.n	80043aa <nRF24_Check+0x26>
	}

	return 1;
 80043d2:	2301      	movs	r3, #1
}
 80043d4:	4618      	mov	r0, r3
 80043d6:	3710      	adds	r7, #16
 80043d8:	46bd      	mov	sp, r7
 80043da:	bd80      	pop	{r7, pc}
 80043dc:	08013ea0 	.word	0x08013ea0

080043e0 <nRF24_SetPowerMode>:

// Control transceiver power mode
// input:
//   mode - new state of power mode, one of nRF24_PWR_xx values
void nRF24_SetPowerMode(uint8_t mode) {
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b084      	sub	sp, #16
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	4603      	mov	r3, r0
 80043e8:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	reg = nRF24_ReadReg(nRF24_REG_CONFIG);
 80043ea:	2000      	movs	r0, #0
 80043ec:	f7ff fee8 	bl	80041c0 <nRF24_ReadReg>
 80043f0:	4603      	mov	r3, r0
 80043f2:	73fb      	strb	r3, [r7, #15]
	if (mode == nRF24_PWR_UP) {
 80043f4:	79fb      	ldrb	r3, [r7, #7]
 80043f6:	2b02      	cmp	r3, #2
 80043f8:	d104      	bne.n	8004404 <nRF24_SetPowerMode+0x24>
		// Set the PWR_UP bit of CONFIG register to wake the transceiver
		// It goes into Stanby-I mode with consumption about 26uA
		reg |= nRF24_CONFIG_PWR_UP;
 80043fa:	7bfb      	ldrb	r3, [r7, #15]
 80043fc:	f043 0302 	orr.w	r3, r3, #2
 8004400:	73fb      	strb	r3, [r7, #15]
 8004402:	e003      	b.n	800440c <nRF24_SetPowerMode+0x2c>
	} else {
		// Clear the PWR_UP bit of CONFIG register to put the transceiver
		// into power down mode with consumption about 900nA
		reg &= ~nRF24_CONFIG_PWR_UP;
 8004404:	7bfb      	ldrb	r3, [r7, #15]
 8004406:	f023 0302 	bic.w	r3, r3, #2
 800440a:	73fb      	strb	r3, [r7, #15]
	}
	nRF24_WriteReg(nRF24_REG_CONFIG, reg);
 800440c:	7bfb      	ldrb	r3, [r7, #15]
 800440e:	4619      	mov	r1, r3
 8004410:	2000      	movs	r0, #0
 8004412:	f7ff feef 	bl	80041f4 <nRF24_WriteReg>
}
 8004416:	bf00      	nop
 8004418:	3710      	adds	r7, #16
 800441a:	46bd      	mov	sp, r7
 800441c:	bd80      	pop	{r7, pc}

0800441e <nRF24_SetOperationalMode>:

// Set transceiver operational mode
// input:
//   mode - operational mode, one of nRF24_MODE_xx values
void nRF24_SetOperationalMode(uint8_t mode) {
 800441e:	b580      	push	{r7, lr}
 8004420:	b084      	sub	sp, #16
 8004422:	af00      	add	r7, sp, #0
 8004424:	4603      	mov	r3, r0
 8004426:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure PRIM_RX bit of the CONFIG register
	reg  = nRF24_ReadReg(nRF24_REG_CONFIG);
 8004428:	2000      	movs	r0, #0
 800442a:	f7ff fec9 	bl	80041c0 <nRF24_ReadReg>
 800442e:	4603      	mov	r3, r0
 8004430:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_CONFIG_PRIM_RX;
 8004432:	7bfb      	ldrb	r3, [r7, #15]
 8004434:	f023 0301 	bic.w	r3, r3, #1
 8004438:	73fb      	strb	r3, [r7, #15]
	reg |= (mode & nRF24_CONFIG_PRIM_RX);
 800443a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800443e:	f003 0301 	and.w	r3, r3, #1
 8004442:	b25a      	sxtb	r2, r3
 8004444:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004448:	4313      	orrs	r3, r2
 800444a:	b25b      	sxtb	r3, r3
 800444c:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_CONFIG, reg);
 800444e:	7bfb      	ldrb	r3, [r7, #15]
 8004450:	4619      	mov	r1, r3
 8004452:	2000      	movs	r0, #0
 8004454:	f7ff fece 	bl	80041f4 <nRF24_WriteReg>
}
 8004458:	bf00      	nop
 800445a:	3710      	adds	r7, #16
 800445c:	46bd      	mov	sp, r7
 800445e:	bd80      	pop	{r7, pc}

08004460 <nRF24_SetCRCScheme>:
// Configure transceiver CRC scheme
// input:
//   scheme - CRC scheme, one of nRF24_CRC_xx values
// note: transceiver will forcibly turn on the CRC in case if auto acknowledgment
//       enabled for at least one RX pipe
void nRF24_SetCRCScheme(uint8_t scheme) {
 8004460:	b580      	push	{r7, lr}
 8004462:	b084      	sub	sp, #16
 8004464:	af00      	add	r7, sp, #0
 8004466:	4603      	mov	r3, r0
 8004468:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure EN_CRC[3] and CRCO[2] bits of the CONFIG register
	reg  = nRF24_ReadReg(nRF24_REG_CONFIG);
 800446a:	2000      	movs	r0, #0
 800446c:	f7ff fea8 	bl	80041c0 <nRF24_ReadReg>
 8004470:	4603      	mov	r3, r0
 8004472:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_MASK_CRC;
 8004474:	7bfb      	ldrb	r3, [r7, #15]
 8004476:	f023 030c 	bic.w	r3, r3, #12
 800447a:	73fb      	strb	r3, [r7, #15]
	reg |= (scheme & nRF24_MASK_CRC);
 800447c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004480:	f003 030c 	and.w	r3, r3, #12
 8004484:	b25a      	sxtb	r2, r3
 8004486:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800448a:	4313      	orrs	r3, r2
 800448c:	b25b      	sxtb	r3, r3
 800448e:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_CONFIG, reg);
 8004490:	7bfb      	ldrb	r3, [r7, #15]
 8004492:	4619      	mov	r1, r3
 8004494:	2000      	movs	r0, #0
 8004496:	f7ff fead 	bl	80041f4 <nRF24_WriteReg>
}
 800449a:	bf00      	nop
 800449c:	3710      	adds	r7, #16
 800449e:	46bd      	mov	sp, r7
 80044a0:	bd80      	pop	{r7, pc}

080044a2 <nRF24_SetRFChannel>:
// Set frequency channel
// input:
//   channel - radio frequency channel, value from 0 to 127
// note: frequency will be (2400 + channel)MHz
// note: PLOS_CNT[7:4] bits of the OBSERVER_TX register will be reset
void nRF24_SetRFChannel(uint8_t channel) {
 80044a2:	b580      	push	{r7, lr}
 80044a4:	b082      	sub	sp, #8
 80044a6:	af00      	add	r7, sp, #0
 80044a8:	4603      	mov	r3, r0
 80044aa:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteReg(nRF24_REG_RF_CH, channel);
 80044ac:	79fb      	ldrb	r3, [r7, #7]
 80044ae:	4619      	mov	r1, r3
 80044b0:	2005      	movs	r0, #5
 80044b2:	f7ff fe9f 	bl	80041f4 <nRF24_WriteReg>
}
 80044b6:	bf00      	nop
 80044b8:	3708      	adds	r7, #8
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bd80      	pop	{r7, pc}

080044be <nRF24_SetAddrWidth>:

// Set of address widths
// input:
//   addr_width - RX/TX address field width, value from 3 to 5
// note: this setting is common for all pipes
void nRF24_SetAddrWidth(uint8_t addr_width) {
 80044be:	b580      	push	{r7, lr}
 80044c0:	b082      	sub	sp, #8
 80044c2:	af00      	add	r7, sp, #0
 80044c4:	4603      	mov	r3, r0
 80044c6:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteReg(nRF24_REG_SETUP_AW, addr_width - 2);
 80044c8:	79fb      	ldrb	r3, [r7, #7]
 80044ca:	3b02      	subs	r3, #2
 80044cc:	b2db      	uxtb	r3, r3
 80044ce:	4619      	mov	r1, r3
 80044d0:	2003      	movs	r0, #3
 80044d2:	f7ff fe8f 	bl	80041f4 <nRF24_WriteReg>
}
 80044d6:	bf00      	nop
 80044d8:	3708      	adds	r7, #8
 80044da:	46bd      	mov	sp, r7
 80044dc:	bd80      	pop	{r7, pc}
	...

080044e0 <nRF24_SetAddr>:
// note: buffer length must be equal to current address width of transceiver
// note: for pipes[2..5] only first byte of address will be written because
//       other bytes of address equals to pipe1
// note: for pipes[2..5] only first byte of address will be written because
//       pipes 1-5 share the four most significant address bytes
void nRF24_SetAddr(uint8_t pipe, const uint8_t *addr) {
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b084      	sub	sp, #16
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	4603      	mov	r3, r0
 80044e8:	6039      	str	r1, [r7, #0]
 80044ea:	71fb      	strb	r3, [r7, #7]
	uint8_t addr_width;

	// RX_ADDR_Px register
	switch (pipe) {
 80044ec:	79fb      	ldrb	r3, [r7, #7]
 80044ee:	2b06      	cmp	r3, #6
 80044f0:	d00a      	beq.n	8004508 <nRF24_SetAddr+0x28>
 80044f2:	2b06      	cmp	r3, #6
 80044f4:	dc36      	bgt.n	8004564 <nRF24_SetAddr+0x84>
 80044f6:	2b01      	cmp	r3, #1
 80044f8:	dc02      	bgt.n	8004500 <nRF24_SetAddr+0x20>
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	da04      	bge.n	8004508 <nRF24_SetAddr+0x28>
			// Write address LSBbyte (only first byte from the addr buffer)
			nRF24_WriteReg(nRF24_ADDR_REGS[pipe], *addr);
			break;
		default:
			// Incorrect pipe number -> do nothing
			break;
 80044fe:	e031      	b.n	8004564 <nRF24_SetAddr+0x84>
 8004500:	3b02      	subs	r3, #2
	switch (pipe) {
 8004502:	2b03      	cmp	r3, #3
 8004504:	d82e      	bhi.n	8004564 <nRF24_SetAddr+0x84>
 8004506:	e023      	b.n	8004550 <nRF24_SetAddr+0x70>
			addr_width = nRF24_ReadReg(nRF24_REG_SETUP_AW) + 1;
 8004508:	2003      	movs	r0, #3
 800450a:	f7ff fe59 	bl	80041c0 <nRF24_ReadReg>
 800450e:	4603      	mov	r3, r0
 8004510:	3301      	adds	r3, #1
 8004512:	73fb      	strb	r3, [r7, #15]
			addr += addr_width;
 8004514:	7bfb      	ldrb	r3, [r7, #15]
 8004516:	683a      	ldr	r2, [r7, #0]
 8004518:	4413      	add	r3, r2
 800451a:	603b      	str	r3, [r7, #0]
			nRF24_CSN_L();
 800451c:	f7ff fe1c 	bl	8004158 <nRF24_CSN_L>
			nRF24_LL_RW(nRF24_CMD_W_REGISTER | nRF24_ADDR_REGS[pipe]);
 8004520:	79fb      	ldrb	r3, [r7, #7]
 8004522:	4a13      	ldr	r2, [pc, #76]	; (8004570 <nRF24_SetAddr+0x90>)
 8004524:	5cd3      	ldrb	r3, [r2, r3]
 8004526:	f043 0320 	orr.w	r3, r3, #32
 800452a:	b2db      	uxtb	r3, r3
 800452c:	4618      	mov	r0, r3
 800452e:	f7ff fe2b 	bl	8004188 <nRF24_LL_RW>
				nRF24_LL_RW(*addr--);
 8004532:	683b      	ldr	r3, [r7, #0]
 8004534:	1e5a      	subs	r2, r3, #1
 8004536:	603a      	str	r2, [r7, #0]
 8004538:	781b      	ldrb	r3, [r3, #0]
 800453a:	4618      	mov	r0, r3
 800453c:	f7ff fe24 	bl	8004188 <nRF24_LL_RW>
			} while (addr_width--);
 8004540:	7bfb      	ldrb	r3, [r7, #15]
 8004542:	1e5a      	subs	r2, r3, #1
 8004544:	73fa      	strb	r2, [r7, #15]
 8004546:	2b00      	cmp	r3, #0
 8004548:	d1f3      	bne.n	8004532 <nRF24_SetAddr+0x52>
			nRF24_CSN_H();
 800454a:	f7ff fe11 	bl	8004170 <nRF24_CSN_H>
			break;
 800454e:	e00a      	b.n	8004566 <nRF24_SetAddr+0x86>
			nRF24_WriteReg(nRF24_ADDR_REGS[pipe], *addr);
 8004550:	79fb      	ldrb	r3, [r7, #7]
 8004552:	4a07      	ldr	r2, [pc, #28]	; (8004570 <nRF24_SetAddr+0x90>)
 8004554:	5cd2      	ldrb	r2, [r2, r3]
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	781b      	ldrb	r3, [r3, #0]
 800455a:	4619      	mov	r1, r3
 800455c:	4610      	mov	r0, r2
 800455e:	f7ff fe49 	bl	80041f4 <nRF24_WriteReg>
			break;
 8004562:	e000      	b.n	8004566 <nRF24_SetAddr+0x86>
			break;
 8004564:	bf00      	nop
	}
}
 8004566:	bf00      	nop
 8004568:	3710      	adds	r7, #16
 800456a:	46bd      	mov	sp, r7
 800456c:	bd80      	pop	{r7, pc}
 800456e:	bf00      	nop
 8004570:	08013f9c 	.word	0x08013f9c

08004574 <nRF24_SetDataRate>:
}

// Configure transceiver data rate
// input:
//   data_rate - data rate, one of nRF24_DR_xx values
void nRF24_SetDataRate(uint8_t data_rate) {
 8004574:	b580      	push	{r7, lr}
 8004576:	b084      	sub	sp, #16
 8004578:	af00      	add	r7, sp, #0
 800457a:	4603      	mov	r3, r0
 800457c:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure RF_DR_LOW[5] and RF_DR_HIGH[3] bits of the RF_SETUP register
	reg  = nRF24_ReadReg(nRF24_REG_RF_SETUP);
 800457e:	2006      	movs	r0, #6
 8004580:	f7ff fe1e 	bl	80041c0 <nRF24_ReadReg>
 8004584:	4603      	mov	r3, r0
 8004586:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_MASK_DATARATE;
 8004588:	7bfb      	ldrb	r3, [r7, #15]
 800458a:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 800458e:	73fb      	strb	r3, [r7, #15]
	reg |= data_rate;
 8004590:	7bfa      	ldrb	r2, [r7, #15]
 8004592:	79fb      	ldrb	r3, [r7, #7]
 8004594:	4313      	orrs	r3, r2
 8004596:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_RF_SETUP, reg);
 8004598:	7bfb      	ldrb	r3, [r7, #15]
 800459a:	4619      	mov	r1, r3
 800459c:	2006      	movs	r0, #6
 800459e:	f7ff fe29 	bl	80041f4 <nRF24_WriteReg>
}
 80045a2:	bf00      	nop
 80045a4:	3710      	adds	r7, #16
 80045a6:	46bd      	mov	sp, r7
 80045a8:	bd80      	pop	{r7, pc}
	...

080045ac <nRF24_SetRXPipe>:
// Configure a specified RX pipe
// input:
//   pipe - number of the RX pipe, value from 0 to 5
//   aa_state - state of auto acknowledgment, one of nRF24_AA_xx values
//   payload_len - payload length in bytes
void nRF24_SetRXPipe(uint8_t pipe, uint8_t aa_state, uint8_t payload_len) {
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b084      	sub	sp, #16
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	4603      	mov	r3, r0
 80045b4:	71fb      	strb	r3, [r7, #7]
 80045b6:	460b      	mov	r3, r1
 80045b8:	71bb      	strb	r3, [r7, #6]
 80045ba:	4613      	mov	r3, r2
 80045bc:	717b      	strb	r3, [r7, #5]
	uint8_t reg;

	// Enable the specified pipe (EN_RXADDR register)
	reg = (nRF24_ReadReg(nRF24_REG_EN_RXADDR) | (1 << pipe)) & nRF24_MASK_EN_RX;
 80045be:	2002      	movs	r0, #2
 80045c0:	f7ff fdfe 	bl	80041c0 <nRF24_ReadReg>
 80045c4:	4603      	mov	r3, r0
 80045c6:	b25a      	sxtb	r2, r3
 80045c8:	79fb      	ldrb	r3, [r7, #7]
 80045ca:	2101      	movs	r1, #1
 80045cc:	fa01 f303 	lsl.w	r3, r1, r3
 80045d0:	b25b      	sxtb	r3, r3
 80045d2:	4313      	orrs	r3, r2
 80045d4:	b25b      	sxtb	r3, r3
 80045d6:	b2db      	uxtb	r3, r3
 80045d8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80045dc:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_EN_RXADDR, reg);
 80045de:	7bfb      	ldrb	r3, [r7, #15]
 80045e0:	4619      	mov	r1, r3
 80045e2:	2002      	movs	r0, #2
 80045e4:	f7ff fe06 	bl	80041f4 <nRF24_WriteReg>

	// Set RX payload length (RX_PW_Px register)
	nRF24_WriteReg(nRF24_RX_PW_PIPE[pipe], payload_len & nRF24_MASK_RX_PW);
 80045e8:	79fb      	ldrb	r3, [r7, #7]
 80045ea:	4a19      	ldr	r2, [pc, #100]	; (8004650 <nRF24_SetRXPipe+0xa4>)
 80045ec:	5cd2      	ldrb	r2, [r2, r3]
 80045ee:	797b      	ldrb	r3, [r7, #5]
 80045f0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80045f4:	b2db      	uxtb	r3, r3
 80045f6:	4619      	mov	r1, r3
 80045f8:	4610      	mov	r0, r2
 80045fa:	f7ff fdfb 	bl	80041f4 <nRF24_WriteReg>

	// Set auto acknowledgment for a specified pipe (EN_AA register)
	reg = nRF24_ReadReg(nRF24_REG_EN_AA);
 80045fe:	2001      	movs	r0, #1
 8004600:	f7ff fdde 	bl	80041c0 <nRF24_ReadReg>
 8004604:	4603      	mov	r3, r0
 8004606:	73fb      	strb	r3, [r7, #15]
	if (aa_state == nRF24_AA_ON) {
 8004608:	79bb      	ldrb	r3, [r7, #6]
 800460a:	2b01      	cmp	r3, #1
 800460c:	d10a      	bne.n	8004624 <nRF24_SetRXPipe+0x78>
		reg |=  (1 << pipe);
 800460e:	79fb      	ldrb	r3, [r7, #7]
 8004610:	2201      	movs	r2, #1
 8004612:	fa02 f303 	lsl.w	r3, r2, r3
 8004616:	b25a      	sxtb	r2, r3
 8004618:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800461c:	4313      	orrs	r3, r2
 800461e:	b25b      	sxtb	r3, r3
 8004620:	73fb      	strb	r3, [r7, #15]
 8004622:	e00b      	b.n	800463c <nRF24_SetRXPipe+0x90>
	} else {
		reg &= ~(1 << pipe);
 8004624:	79fb      	ldrb	r3, [r7, #7]
 8004626:	2201      	movs	r2, #1
 8004628:	fa02 f303 	lsl.w	r3, r2, r3
 800462c:	b25b      	sxtb	r3, r3
 800462e:	43db      	mvns	r3, r3
 8004630:	b25a      	sxtb	r2, r3
 8004632:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004636:	4013      	ands	r3, r2
 8004638:	b25b      	sxtb	r3, r3
 800463a:	73fb      	strb	r3, [r7, #15]
	}
	nRF24_WriteReg(nRF24_REG_EN_AA, reg);
 800463c:	7bfb      	ldrb	r3, [r7, #15]
 800463e:	4619      	mov	r1, r3
 8004640:	2001      	movs	r0, #1
 8004642:	f7ff fdd7 	bl	80041f4 <nRF24_WriteReg>
}
 8004646:	bf00      	nop
 8004648:	3710      	adds	r7, #16
 800464a:	46bd      	mov	sp, r7
 800464c:	bd80      	pop	{r7, pc}
 800464e:	bf00      	nop
 8004650:	08013f94 	.word	0x08013f94

08004654 <nRF24_DisableAA>:
}

// Disable the auto retransmit (a.k.a. enhanced ShockBurst) for one or all RX pipes
// input:
//   pipe - number of the RX pipe, value from 0 to 5, any other value will disable AA for all RX pipes
void nRF24_DisableAA(uint8_t pipe) {
 8004654:	b580      	push	{r7, lr}
 8004656:	b084      	sub	sp, #16
 8004658:	af00      	add	r7, sp, #0
 800465a:	4603      	mov	r3, r0
 800465c:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	if (pipe > 5) {
 800465e:	79fb      	ldrb	r3, [r7, #7]
 8004660:	2b05      	cmp	r3, #5
 8004662:	d904      	bls.n	800466e <nRF24_DisableAA+0x1a>
		// Disable Auto-ACK for ALL pipes
		nRF24_WriteReg(nRF24_REG_EN_AA, 0x00);
 8004664:	2100      	movs	r1, #0
 8004666:	2001      	movs	r0, #1
 8004668:	f7ff fdc4 	bl	80041f4 <nRF24_WriteReg>
		// Clear bit in the EN_AA register
		reg  = nRF24_ReadReg(nRF24_REG_EN_AA);
		reg &= ~(1 << pipe);
		nRF24_WriteReg(nRF24_REG_EN_AA, reg);
	}
}
 800466c:	e015      	b.n	800469a <nRF24_DisableAA+0x46>
		reg  = nRF24_ReadReg(nRF24_REG_EN_AA);
 800466e:	2001      	movs	r0, #1
 8004670:	f7ff fda6 	bl	80041c0 <nRF24_ReadReg>
 8004674:	4603      	mov	r3, r0
 8004676:	73fb      	strb	r3, [r7, #15]
		reg &= ~(1 << pipe);
 8004678:	79fb      	ldrb	r3, [r7, #7]
 800467a:	2201      	movs	r2, #1
 800467c:	fa02 f303 	lsl.w	r3, r2, r3
 8004680:	b25b      	sxtb	r3, r3
 8004682:	43db      	mvns	r3, r3
 8004684:	b25a      	sxtb	r2, r3
 8004686:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800468a:	4013      	ands	r3, r2
 800468c:	b25b      	sxtb	r3, r3
 800468e:	73fb      	strb	r3, [r7, #15]
		nRF24_WriteReg(nRF24_REG_EN_AA, reg);
 8004690:	7bfb      	ldrb	r3, [r7, #15]
 8004692:	4619      	mov	r1, r3
 8004694:	2001      	movs	r0, #1
 8004696:	f7ff fdad 	bl	80041f4 <nRF24_WriteReg>
}
 800469a:	bf00      	nop
 800469c:	3710      	adds	r7, #16
 800469e:	46bd      	mov	sp, r7
 80046a0:	bd80      	pop	{r7, pc}

080046a2 <nRF24_GetStatus>:

// Get value of the STATUS register
// return: value of STATUS register
uint8_t nRF24_GetStatus(void) {
 80046a2:	b580      	push	{r7, lr}
 80046a4:	af00      	add	r7, sp, #0
	return nRF24_ReadReg(nRF24_REG_STATUS);
 80046a6:	2007      	movs	r0, #7
 80046a8:	f7ff fd8a 	bl	80041c0 <nRF24_ReadReg>
 80046ac:	4603      	mov	r3, r0
}
 80046ae:	4618      	mov	r0, r3
 80046b0:	bd80      	pop	{r7, pc}

080046b2 <nRF24_FlushTX>:
	reg = nRF24_ReadReg(nRF24_REG_RF_CH);
	nRF24_WriteReg(nRF24_REG_RF_CH, reg);
}

// Flush the TX FIFO
void nRF24_FlushTX(void) {
 80046b2:	b580      	push	{r7, lr}
 80046b4:	af00      	add	r7, sp, #0
	nRF24_WriteReg(nRF24_CMD_FLUSH_TX, nRF24_CMD_NOP);
 80046b6:	21ff      	movs	r1, #255	; 0xff
 80046b8:	20e1      	movs	r0, #225	; 0xe1
 80046ba:	f7ff fd9b 	bl	80041f4 <nRF24_WriteReg>
}
 80046be:	bf00      	nop
 80046c0:	bd80      	pop	{r7, pc}

080046c2 <nRF24_FlushRX>:

// Flush the RX FIFO
void nRF24_FlushRX(void) {
 80046c2:	b580      	push	{r7, lr}
 80046c4:	af00      	add	r7, sp, #0
	nRF24_WriteReg(nRF24_CMD_FLUSH_RX, nRF24_CMD_NOP);
 80046c6:	21ff      	movs	r1, #255	; 0xff
 80046c8:	20e2      	movs	r0, #226	; 0xe2
 80046ca:	f7ff fd93 	bl	80041f4 <nRF24_WriteReg>
}
 80046ce:	bf00      	nop
 80046d0:	bd80      	pop	{r7, pc}

080046d2 <nRF24_ClearIRQFlags>:

// Clear any pending IRQ flags
void nRF24_ClearIRQFlags(void) {
 80046d2:	b580      	push	{r7, lr}
 80046d4:	b082      	sub	sp, #8
 80046d6:	af00      	add	r7, sp, #0
	uint8_t reg;

	// Clear RX_DR, TX_DS and MAX_RT bits of the STATUS register
	reg  = nRF24_ReadReg(nRF24_REG_STATUS);
 80046d8:	2007      	movs	r0, #7
 80046da:	f7ff fd71 	bl	80041c0 <nRF24_ReadReg>
 80046de:	4603      	mov	r3, r0
 80046e0:	71fb      	strb	r3, [r7, #7]
	reg |= nRF24_MASK_STATUS_IRQ;
 80046e2:	79fb      	ldrb	r3, [r7, #7]
 80046e4:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 80046e8:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteReg(nRF24_REG_STATUS, reg);
 80046ea:	79fb      	ldrb	r3, [r7, #7]
 80046ec:	4619      	mov	r1, r3
 80046ee:	2007      	movs	r0, #7
 80046f0:	f7ff fd80 	bl	80041f4 <nRF24_WriteReg>
}
 80046f4:	bf00      	nop
 80046f6:	3708      	adds	r7, #8
 80046f8:	46bd      	mov	sp, r7
 80046fa:	bd80      	pop	{r7, pc}

080046fc <nRF24_GetRxDplPayloadWidth>:
//   length - payload length in bytes
void nRF24_WritePayload(uint8_t *pBuf, uint8_t length) {
	nRF24_WriteMBReg(nRF24_CMD_W_TX_PAYLOAD, pBuf, length);
}

static uint8_t nRF24_GetRxDplPayloadWidth() {
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b082      	sub	sp, #8
 8004700:	af00      	add	r7, sp, #0
	uint8_t value;

	nRF24_CSN_L();
 8004702:	f7ff fd29 	bl	8004158 <nRF24_CSN_L>
	nRF24_LL_RW(nRF24_CMD_R_RX_PL_WID);
 8004706:	2060      	movs	r0, #96	; 0x60
 8004708:	f7ff fd3e 	bl	8004188 <nRF24_LL_RW>
	value = nRF24_LL_RW(nRF24_CMD_NOP);
 800470c:	20ff      	movs	r0, #255	; 0xff
 800470e:	f7ff fd3b 	bl	8004188 <nRF24_LL_RW>
 8004712:	4603      	mov	r3, r0
 8004714:	71fb      	strb	r3, [r7, #7]
	nRF24_CSN_H();
 8004716:	f7ff fd2b 	bl	8004170 <nRF24_CSN_H>

	return value;
 800471a:	79fb      	ldrb	r3, [r7, #7]

}
 800471c:	4618      	mov	r0, r3
 800471e:	3708      	adds	r7, #8
 8004720:	46bd      	mov	sp, r7
 8004722:	bd80      	pop	{r7, pc}

08004724 <nRF24_ReadPayloadGeneric>:

static nRF24_RXResult nRF24_ReadPayloadGeneric(uint8_t *pBuf, uint8_t *length, uint8_t dpl) {
 8004724:	b580      	push	{r7, lr}
 8004726:	b086      	sub	sp, #24
 8004728:	af00      	add	r7, sp, #0
 800472a:	60f8      	str	r0, [r7, #12]
 800472c:	60b9      	str	r1, [r7, #8]
 800472e:	4613      	mov	r3, r2
 8004730:	71fb      	strb	r3, [r7, #7]
	uint8_t pipe;

	// Extract a payload pipe number from the STATUS register
	pipe = (nRF24_ReadReg(nRF24_REG_STATUS) & nRF24_MASK_RX_P_NO) >> 1;
 8004732:	2007      	movs	r0, #7
 8004734:	f7ff fd44 	bl	80041c0 <nRF24_ReadReg>
 8004738:	4603      	mov	r3, r0
 800473a:	105b      	asrs	r3, r3, #1
 800473c:	b2db      	uxtb	r3, r3
 800473e:	f003 0307 	and.w	r3, r3, #7
 8004742:	75fb      	strb	r3, [r7, #23]

	// RX FIFO empty?
	if (pipe < 6) {
 8004744:	7dfb      	ldrb	r3, [r7, #23]
 8004746:	2b05      	cmp	r3, #5
 8004748:	d829      	bhi.n	800479e <nRF24_ReadPayloadGeneric+0x7a>
		// Get payload length
		if(dpl) {
 800474a:	79fb      	ldrb	r3, [r7, #7]
 800474c:	2b00      	cmp	r3, #0
 800474e:	d00f      	beq.n	8004770 <nRF24_ReadPayloadGeneric+0x4c>
			*length = nRF24_GetRxDplPayloadWidth();
 8004750:	f7ff ffd4 	bl	80046fc <nRF24_GetRxDplPayloadWidth>
 8004754:	4603      	mov	r3, r0
 8004756:	461a      	mov	r2, r3
 8004758:	68bb      	ldr	r3, [r7, #8]
 800475a:	701a      	strb	r2, [r3, #0]
			if(*length>32) { //broken packet
 800475c:	68bb      	ldr	r3, [r7, #8]
 800475e:	781b      	ldrb	r3, [r3, #0]
 8004760:	2b20      	cmp	r3, #32
 8004762:	d90f      	bls.n	8004784 <nRF24_ReadPayloadGeneric+0x60>
				*length = 0;
 8004764:	68bb      	ldr	r3, [r7, #8]
 8004766:	2200      	movs	r2, #0
 8004768:	701a      	strb	r2, [r3, #0]
				nRF24_FlushRX();
 800476a:	f7ff ffaa 	bl	80046c2 <nRF24_FlushRX>
 800476e:	e009      	b.n	8004784 <nRF24_ReadPayloadGeneric+0x60>
			}
		} else {
			*length = nRF24_ReadReg(nRF24_RX_PW_PIPE[pipe]);
 8004770:	7dfb      	ldrb	r3, [r7, #23]
 8004772:	4a0f      	ldr	r2, [pc, #60]	; (80047b0 <nRF24_ReadPayloadGeneric+0x8c>)
 8004774:	5cd3      	ldrb	r3, [r2, r3]
 8004776:	4618      	mov	r0, r3
 8004778:	f7ff fd22 	bl	80041c0 <nRF24_ReadReg>
 800477c:	4603      	mov	r3, r0
 800477e:	461a      	mov	r2, r3
 8004780:	68bb      	ldr	r3, [r7, #8]
 8004782:	701a      	strb	r2, [r3, #0]
		}

		// Read a payload from the RX FIFO
		if (*length) {
 8004784:	68bb      	ldr	r3, [r7, #8]
 8004786:	781b      	ldrb	r3, [r3, #0]
 8004788:	2b00      	cmp	r3, #0
 800478a:	d006      	beq.n	800479a <nRF24_ReadPayloadGeneric+0x76>
			nRF24_ReadMBReg(nRF24_CMD_R_RX_PAYLOAD, pBuf, *length);
 800478c:	68bb      	ldr	r3, [r7, #8]
 800478e:	781b      	ldrb	r3, [r3, #0]
 8004790:	461a      	mov	r2, r3
 8004792:	68f9      	ldr	r1, [r7, #12]
 8004794:	2061      	movs	r0, #97	; 0x61
 8004796:	f7ff fd65 	bl	8004264 <nRF24_ReadMBReg>
		}

		return ((nRF24_RXResult)pipe);
 800479a:	7dfb      	ldrb	r3, [r7, #23]
 800479c:	e003      	b.n	80047a6 <nRF24_ReadPayloadGeneric+0x82>
	}

	// The RX FIFO is empty
	*length = 0;
 800479e:	68bb      	ldr	r3, [r7, #8]
 80047a0:	2200      	movs	r2, #0
 80047a2:	701a      	strb	r2, [r3, #0]

	return nRF24_RX_EMPTY;
 80047a4:	23ff      	movs	r3, #255	; 0xff
}
 80047a6:	4618      	mov	r0, r3
 80047a8:	3718      	adds	r7, #24
 80047aa:	46bd      	mov	sp, r7
 80047ac:	bd80      	pop	{r7, pc}
 80047ae:	bf00      	nop
 80047b0:	08013f94 	.word	0x08013f94

080047b4 <nRF24_ReadPayload>:
//   pBuf - pointer to the buffer to store a payload data
//   length - pointer to variable to store a payload length
// return: one of nRF24_RX_xx values
//   nRF24_RX_PIPEX - packet has been received from the pipe number X
//   nRF24_RX_EMPTY - the RX FIFO is empty
nRF24_RXResult nRF24_ReadPayload(uint8_t *pBuf, uint8_t *length) {
 80047b4:	b580      	push	{r7, lr}
 80047b6:	b082      	sub	sp, #8
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
 80047bc:	6039      	str	r1, [r7, #0]
	return nRF24_ReadPayloadGeneric(pBuf, length,0);
 80047be:	2200      	movs	r2, #0
 80047c0:	6839      	ldr	r1, [r7, #0]
 80047c2:	6878      	ldr	r0, [r7, #4]
 80047c4:	f7ff ffae 	bl	8004724 <nRF24_ReadPayloadGeneric>
 80047c8:	4603      	mov	r3, r0
}
 80047ca:	4618      	mov	r0, r3
 80047cc:	3708      	adds	r7, #8
 80047ce:	46bd      	mov	sp, r7
 80047d0:	bd80      	pop	{r7, pc}
	...

080047d4 <i2c1_pisiRegister>:
 *  Created on: Jan 5, 2022
 *      Author: ddomi
 */
#include "robotPeriferija.h"

uint8_t i2c1_pisiRegister(uint8_t naprava, uint8_t reg, uint8_t podatek) {
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b086      	sub	sp, #24
 80047d8:	af04      	add	r7, sp, #16
 80047da:	4603      	mov	r3, r0
 80047dc:	71fb      	strb	r3, [r7, #7]
 80047de:	460b      	mov	r3, r1
 80047e0:	71bb      	strb	r3, [r7, #6]
 80047e2:	4613      	mov	r3, r2
 80047e4:	717b      	strb	r3, [r7, #5]
  naprava <<= 1;
 80047e6:	79fb      	ldrb	r3, [r7, #7]
 80047e8:	005b      	lsls	r3, r3, #1
 80047ea:	71fb      	strb	r3, [r7, #7]
  return HAL_I2C_Mem_Write(&hi2c1, naprava, reg, I2C_MEMADD_SIZE_8BIT, &podatek, 1, 10);
 80047ec:	79fb      	ldrb	r3, [r7, #7]
 80047ee:	b299      	uxth	r1, r3
 80047f0:	79bb      	ldrb	r3, [r7, #6]
 80047f2:	b29a      	uxth	r2, r3
 80047f4:	230a      	movs	r3, #10
 80047f6:	9302      	str	r3, [sp, #8]
 80047f8:	2301      	movs	r3, #1
 80047fa:	9301      	str	r3, [sp, #4]
 80047fc:	1d7b      	adds	r3, r7, #5
 80047fe:	9300      	str	r3, [sp, #0]
 8004800:	2301      	movs	r3, #1
 8004802:	4804      	ldr	r0, [pc, #16]	; (8004814 <i2c1_pisiRegister+0x40>)
 8004804:	f001 ff90 	bl	8006728 <HAL_I2C_Mem_Write>
 8004808:	4603      	mov	r3, r0
}
 800480a:	4618      	mov	r0, r3
 800480c:	3708      	adds	r7, #8
 800480e:	46bd      	mov	sp, r7
 8004810:	bd80      	pop	{r7, pc}
 8004812:	bf00      	nop
 8004814:	2000569c 	.word	0x2000569c

08004818 <i2c1_beriRegistre>:

void i2c1_beriRegistre(uint8_t naprava, uint8_t reg, uint8_t* podatek, uint8_t dolzina) {
 8004818:	b580      	push	{r7, lr}
 800481a:	b086      	sub	sp, #24
 800481c:	af04      	add	r7, sp, #16
 800481e:	603a      	str	r2, [r7, #0]
 8004820:	461a      	mov	r2, r3
 8004822:	4603      	mov	r3, r0
 8004824:	71fb      	strb	r3, [r7, #7]
 8004826:	460b      	mov	r3, r1
 8004828:	71bb      	strb	r3, [r7, #6]
 800482a:	4613      	mov	r3, r2
 800482c:	717b      	strb	r3, [r7, #5]
  if ((dolzina>1)&&(naprava==0x19))  // ce je naprava 0x19 moramo postaviti ta bit, ce zelimo brati vec zlogov
 800482e:	797b      	ldrb	r3, [r7, #5]
 8004830:	2b01      	cmp	r3, #1
 8004832:	d906      	bls.n	8004842 <i2c1_beriRegistre+0x2a>
 8004834:	79fb      	ldrb	r3, [r7, #7]
 8004836:	2b19      	cmp	r3, #25
 8004838:	d103      	bne.n	8004842 <i2c1_beriRegistre+0x2a>
    reg |= 0x80;
 800483a:	79bb      	ldrb	r3, [r7, #6]
 800483c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004840:	71bb      	strb	r3, [r7, #6]
  naprava <<= 1;
 8004842:	79fb      	ldrb	r3, [r7, #7]
 8004844:	005b      	lsls	r3, r3, #1
 8004846:	71fb      	strb	r3, [r7, #7]
  HAL_I2C_Mem_Read(&hi2c1, naprava, reg, I2C_MEMADD_SIZE_8BIT, podatek, dolzina, dolzina);
 8004848:	79fb      	ldrb	r3, [r7, #7]
 800484a:	b299      	uxth	r1, r3
 800484c:	79bb      	ldrb	r3, [r7, #6]
 800484e:	b298      	uxth	r0, r3
 8004850:	797b      	ldrb	r3, [r7, #5]
 8004852:	b29b      	uxth	r3, r3
 8004854:	797a      	ldrb	r2, [r7, #5]
 8004856:	9202      	str	r2, [sp, #8]
 8004858:	9301      	str	r3, [sp, #4]
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	9300      	str	r3, [sp, #0]
 800485e:	2301      	movs	r3, #1
 8004860:	4602      	mov	r2, r0
 8004862:	4803      	ldr	r0, [pc, #12]	; (8004870 <i2c1_beriRegistre+0x58>)
 8004864:	f002 f85a 	bl	800691c <HAL_I2C_Mem_Read>
}
 8004868:	bf00      	nop
 800486a:	3708      	adds	r7, #8
 800486c:	46bd      	mov	sp, r7
 800486e:	bd80      	pop	{r7, pc}
 8004870:	2000569c 	.word	0x2000569c

08004874 <spi1_beriRegister>:

uint8_t spi1_beriRegister(uint8_t reg) {
 8004874:	b580      	push	{r7, lr}
 8004876:	b086      	sub	sp, #24
 8004878:	af02      	add	r7, sp, #8
 800487a:	4603      	mov	r3, r0
 800487c:	71fb      	strb	r3, [r7, #7]
	uint16_t buf_out, buf_in;
	reg |= 0x80; // najpomembnejsi bit na 1
 800487e:	79fb      	ldrb	r3, [r7, #7]
 8004880:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004884:	71fb      	strb	r3, [r7, #7]
	buf_out = reg; // little endian, se postavi na pravo mesto ....
 8004886:	79fb      	ldrb	r3, [r7, #7]
 8004888:	b29b      	uxth	r3, r3
 800488a:	81fb      	strh	r3, [r7, #14]
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 800488c:	2200      	movs	r2, #0
 800488e:	2108      	movs	r1, #8
 8004890:	4812      	ldr	r0, [pc, #72]	; (80048dc <spi1_beriRegister+0x68>)
 8004892:	f001 fdb9 	bl	8006408 <HAL_GPIO_WritePin>
	//HAL_SPI_TransmitReceive(&hspi1, (uint8_t*)&buf_out, (uint8_t*)&buf_in, 2, 2); // blocking posiljanje ....
	HAL_SPI_TransmitReceive(&hspi1, &((uint8_t*)&buf_out)[0], &((uint8_t*)&buf_in)[0], 1, 2); // razbito na dva dela, da se podaljsa cas in omogoci pravilno delovanje testa
 8004896:	f107 020c 	add.w	r2, r7, #12
 800489a:	f107 010e 	add.w	r1, r7, #14
 800489e:	2302      	movs	r3, #2
 80048a0:	9300      	str	r3, [sp, #0]
 80048a2:	2301      	movs	r3, #1
 80048a4:	480e      	ldr	r0, [pc, #56]	; (80048e0 <spi1_beriRegister+0x6c>)
 80048a6:	f005 fcab 	bl	800a200 <HAL_SPI_TransmitReceive>
	HAL_SPI_TransmitReceive(&hspi1, &((uint8_t*)&buf_out)[1], &((uint8_t*)&buf_in)[1], 1, 2); // razbito na dva dela, da se podaljsa cas in omogoci pravilno delovanje testa
 80048aa:	f107 010e 	add.w	r1, r7, #14
 80048ae:	3101      	adds	r1, #1
 80048b0:	f107 020c 	add.w	r2, r7, #12
 80048b4:	3201      	adds	r2, #1
 80048b6:	2302      	movs	r3, #2
 80048b8:	9300      	str	r3, [sp, #0]
 80048ba:	2301      	movs	r3, #1
 80048bc:	4808      	ldr	r0, [pc, #32]	; (80048e0 <spi1_beriRegister+0x6c>)
 80048be:	f005 fc9f 	bl	800a200 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_SET);
 80048c2:	2201      	movs	r2, #1
 80048c4:	2108      	movs	r1, #8
 80048c6:	4805      	ldr	r0, [pc, #20]	; (80048dc <spi1_beriRegister+0x68>)
 80048c8:	f001 fd9e 	bl	8006408 <HAL_GPIO_WritePin>
	return buf_in >> 8; // little endian...
 80048cc:	89bb      	ldrh	r3, [r7, #12]
 80048ce:	0a1b      	lsrs	r3, r3, #8
 80048d0:	b29b      	uxth	r3, r3
 80048d2:	b2db      	uxtb	r3, r3
}
 80048d4:	4618      	mov	r0, r3
 80048d6:	3710      	adds	r7, #16
 80048d8:	46bd      	mov	sp, r7
 80048da:	bd80      	pop	{r7, pc}
 80048dc:	40021000 	.word	0x40021000
 80048e0:	2000586c 	.word	0x2000586c

080048e4 <spi1_pisiRegister>:

void spi1_pisiRegister(uint8_t reg, uint8_t vrednost) {
 80048e4:	b580      	push	{r7, lr}
 80048e6:	b084      	sub	sp, #16
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	4603      	mov	r3, r0
 80048ec:	460a      	mov	r2, r1
 80048ee:	71fb      	strb	r3, [r7, #7]
 80048f0:	4613      	mov	r3, r2
 80048f2:	71bb      	strb	r3, [r7, #6]
  uint16_t buf_out;
  buf_out = reg | (vrednost<<8); // little endian, se postavi na pravo mesto ....
 80048f4:	79fb      	ldrb	r3, [r7, #7]
 80048f6:	b21a      	sxth	r2, r3
 80048f8:	79bb      	ldrb	r3, [r7, #6]
 80048fa:	021b      	lsls	r3, r3, #8
 80048fc:	b21b      	sxth	r3, r3
 80048fe:	4313      	orrs	r3, r2
 8004900:	b21b      	sxth	r3, r3
 8004902:	b29b      	uxth	r3, r3
 8004904:	81fb      	strh	r3, [r7, #14]
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 8004906:	2200      	movs	r2, #0
 8004908:	2108      	movs	r1, #8
 800490a:	480d      	ldr	r0, [pc, #52]	; (8004940 <spi1_pisiRegister+0x5c>)
 800490c:	f001 fd7c 	bl	8006408 <HAL_GPIO_WritePin>
  //HAL_SPI_Transmit(&hspi1, (uint8_t*)&buf_out, 2, 2); // blocking posiljanje ....
  HAL_SPI_Transmit(&hspi1, &((uint8_t*)&buf_out)[0], 1, 2); // razbito na dva dela, da se podaljsa cas in omogoci pravilno delovanje testa
 8004910:	f107 010e 	add.w	r1, r7, #14
 8004914:	2302      	movs	r3, #2
 8004916:	2201      	movs	r2, #1
 8004918:	480a      	ldr	r0, [pc, #40]	; (8004944 <spi1_pisiRegister+0x60>)
 800491a:	f005 fa24 	bl	8009d66 <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi1, &((uint8_t*)&buf_out)[1], 1, 2); // razbito na dva dela, da se podaljsa cas in omogoci pravilno delovanje testa
 800491e:	f107 010e 	add.w	r1, r7, #14
 8004922:	3101      	adds	r1, #1
 8004924:	2302      	movs	r3, #2
 8004926:	2201      	movs	r2, #1
 8004928:	4806      	ldr	r0, [pc, #24]	; (8004944 <spi1_pisiRegister+0x60>)
 800492a:	f005 fa1c 	bl	8009d66 <HAL_SPI_Transmit>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_SET);
 800492e:	2201      	movs	r2, #1
 8004930:	2108      	movs	r1, #8
 8004932:	4803      	ldr	r0, [pc, #12]	; (8004940 <spi1_pisiRegister+0x5c>)
 8004934:	f001 fd68 	bl	8006408 <HAL_GPIO_WritePin>
}
 8004938:	bf00      	nop
 800493a:	3710      	adds	r7, #16
 800493c:	46bd      	mov	sp, r7
 800493e:	bd80      	pop	{r7, pc}
 8004940:	40021000 	.word	0x40021000
 8004944:	2000586c 	.word	0x2000586c

08004948 <spi1_beriRegistre>:

void spi1_beriRegistre(uint8_t reg, uint8_t* buffer, uint8_t velikost) {
 8004948:	b580      	push	{r7, lr}
 800494a:	b082      	sub	sp, #8
 800494c:	af00      	add	r7, sp, #0
 800494e:	4603      	mov	r3, r0
 8004950:	6039      	str	r1, [r7, #0]
 8004952:	71fb      	strb	r3, [r7, #7]
 8004954:	4613      	mov	r3, r2
 8004956:	71bb      	strb	r3, [r7, #6]
  reg |= 0xC0; // najpomembnejsa bita na 1
 8004958:	79fb      	ldrb	r3, [r7, #7]
 800495a:	f063 033f 	orn	r3, r3, #63	; 0x3f
 800495e:	b2db      	uxtb	r3, r3
 8004960:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 8004962:	2200      	movs	r2, #0
 8004964:	2108      	movs	r1, #8
 8004966:	480c      	ldr	r0, [pc, #48]	; (8004998 <spi1_beriRegistre+0x50>)
 8004968:	f001 fd4e 	bl	8006408 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi1, &reg, 1, 10); // blocking posiljanje....
 800496c:	1df9      	adds	r1, r7, #7
 800496e:	230a      	movs	r3, #10
 8004970:	2201      	movs	r2, #1
 8004972:	480a      	ldr	r0, [pc, #40]	; (800499c <spi1_beriRegistre+0x54>)
 8004974:	f005 f9f7 	bl	8009d66 <HAL_SPI_Transmit>
  HAL_SPI_Receive(&hspi1,  buffer, velikost, velikost); // blocking posiljanje....
 8004978:	79bb      	ldrb	r3, [r7, #6]
 800497a:	b29a      	uxth	r2, r3
 800497c:	79bb      	ldrb	r3, [r7, #6]
 800497e:	6839      	ldr	r1, [r7, #0]
 8004980:	4806      	ldr	r0, [pc, #24]	; (800499c <spi1_beriRegistre+0x54>)
 8004982:	f005 fb2c 	bl	8009fde <HAL_SPI_Receive>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_SET);
 8004986:	2201      	movs	r2, #1
 8004988:	2108      	movs	r1, #8
 800498a:	4803      	ldr	r0, [pc, #12]	; (8004998 <spi1_beriRegistre+0x50>)
 800498c:	f001 fd3c 	bl	8006408 <HAL_GPIO_WritePin>
}
 8004990:	bf00      	nop
 8004992:	3708      	adds	r7, #8
 8004994:	46bd      	mov	sp, r7
 8004996:	bd80      	pop	{r7, pc}
 8004998:	40021000 	.word	0x40021000
 800499c:	2000586c 	.word	0x2000586c

080049a0 <nastaviPospeskometer>:

void nastaviPospeskometer(){
 80049a0:	b580      	push	{r7, lr}
 80049a2:	af00      	add	r7, sp, #0
	//register maping lsm303agr.pdf page(43)
	//0x23 0x40 BLE litle endian
	i2c1_pisiRegister(0x19, 0x21, 0x0);
 80049a4:	2200      	movs	r2, #0
 80049a6:	2121      	movs	r1, #33	; 0x21
 80049a8:	2019      	movs	r0, #25
 80049aa:	f7ff ff13 	bl	80047d4 <i2c1_pisiRegister>
	i2c1_pisiRegister(0x19, 0x24, 0x0);
 80049ae:	2200      	movs	r2, #0
 80049b0:	2124      	movs	r1, #36	; 0x24
 80049b2:	2019      	movs	r0, #25
 80049b4:	f7ff ff0e 	bl	80047d4 <i2c1_pisiRegister>
	i2c1_pisiRegister(0x19, 0x25, 0x0);
 80049b8:	2200      	movs	r2, #0
 80049ba:	2125      	movs	r1, #37	; 0x25
 80049bc:	2019      	movs	r0, #25
 80049be:	f7ff ff09 	bl	80047d4 <i2c1_pisiRegister>
	i2c1_pisiRegister(0x19, 0x26, 0x0);
 80049c2:	2200      	movs	r2, #0
 80049c4:	2126      	movs	r1, #38	; 0x26
 80049c6:	2019      	movs	r0, #25
 80049c8:	f7ff ff04 	bl	80047d4 <i2c1_pisiRegister>
	i2c1_pisiRegister(0x19, 0x20, 0x67);  //ctrl_reg1 zbudi pospeskometer in omogoci osi //0x20 0x67 200Hz enable XYZ
 80049cc:	2267      	movs	r2, #103	; 0x67
 80049ce:	2120      	movs	r1, #32
 80049d0:	2019      	movs	r0, #25
 80049d2:	f7ff feff 	bl	80047d4 <i2c1_pisiRegister>
	//block data update HR=1 oprating mode selection 12bit data output LPen = 0 (low power mode disabled) FS0 = 1(+-4g obcutljivost)
	i2c1_pisiRegister(0x19, 0x23, 0x8);  //ctrl_reg4 nastavi posodobitev samo ko se prebere vrednost ter locljivost +-2g
 80049d6:	2208      	movs	r2, #8
 80049d8:	2123      	movs	r1, #35	; 0x23
 80049da:	2019      	movs	r0, #25
 80049dc:	f7ff fefa 	bl	80047d4 <i2c1_pisiRegister>
	i2c1_pisiRegister(0x19, 0x22, 0x10);  //0x22 0x10 DRDY1 INT1 pin enable pe4
 80049e0:	2210      	movs	r2, #16
 80049e2:	2122      	movs	r1, #34	; 0x22
 80049e4:	2019      	movs	r0, #25
 80049e6:	f7ff fef5 	bl	80047d4 <i2c1_pisiRegister>
}
 80049ea:	bf00      	nop
 80049ec:	bd80      	pop	{r7, pc}

080049ee <nastaviMagnetometer>:
void nastaviMagnetometer(){
 80049ee:	b580      	push	{r7, lr}
 80049f0:	af00      	add	r7, sp, #0
	i2c1_pisiRegister(0x1e, 0x60, 0xC); //cfg_reg_a_m ODR= 100HZ
 80049f2:	220c      	movs	r2, #12
 80049f4:	2160      	movs	r1, #96	; 0x60
 80049f6:	201e      	movs	r0, #30
 80049f8:	f7ff feec 	bl	80047d4 <i2c1_pisiRegister>
	i2c1_pisiRegister(0x1e, 0x61, 0x0); //cfg_reg_b_m
 80049fc:	2200      	movs	r2, #0
 80049fe:	2161      	movs	r1, #97	; 0x61
 8004a00:	201e      	movs	r0, #30
 8004a02:	f7ff fee7 	bl	80047d4 <i2c1_pisiRegister>
	i2c1_pisiRegister(0x1e, 0x62, 0x1); //cfg_reg_c_m INT_MAG=1 INT_MAG_PIN=0 BDU=0
 8004a06:	2201      	movs	r2, #1
 8004a08:	2162      	movs	r1, #98	; 0x62
 8004a0a:	201e      	movs	r0, #30
 8004a0c:	f7ff fee2 	bl	80047d4 <i2c1_pisiRegister>
	i2c1_pisiRegister(0x1e, 0x63, 0xE5); //int_ctrl_reg_m enable XYZ in IEN=1 interupt generation enable IEA=1
 8004a10:	22e5      	movs	r2, #229	; 0xe5
 8004a12:	2163      	movs	r1, #99	; 0x63
 8004a14:	201e      	movs	r0, #30
 8004a16:	f7ff fedd 	bl	80047d4 <i2c1_pisiRegister>
}
 8004a1a:	bf00      	nop
 8004a1c:	bd80      	pop	{r7, pc}

08004a1e <nastaviGiroskop>:

void nastaviGiroskop() {
 8004a1e:	b580      	push	{r7, lr}
 8004a20:	b082      	sub	sp, #8
 8004a22:	af00      	add	r7, sp, #0
  // preverimo ali smo "poklicali" pravi senzor
  uint8_t cip = spi1_beriRegister(0x0F);
 8004a24:	200f      	movs	r0, #15
 8004a26:	f7ff ff25 	bl	8004874 <spi1_beriRegister>
 8004a2a:	4603      	mov	r3, r0
 8004a2c:	71fb      	strb	r3, [r7, #7]
  if (cip!=0xD4 && cip!=0xD3) {
 8004a2e:	79fb      	ldrb	r3, [r7, #7]
 8004a30:	2bd4      	cmp	r3, #212	; 0xd4
 8004a32:	d003      	beq.n	8004a3c <nastaviGiroskop+0x1e>
 8004a34:	79fb      	ldrb	r3, [r7, #7]
 8004a36:	2bd3      	cmp	r3, #211	; 0xd3
 8004a38:	d000      	beq.n	8004a3c <nastaviGiroskop+0x1e>
	for (;;); //napaka ni senzorja
 8004a3a:	e7fe      	b.n	8004a3a <nastaviGiroskop+0x1c>
  }
  spi1_pisiRegister(0x21,0);//REG2 register za high pass filter
 8004a3c:	2100      	movs	r1, #0
 8004a3e:	2021      	movs	r0, #33	; 0x21
 8004a40:	f7ff ff50 	bl	80048e4 <spi1_pisiRegister>
  spi1_pisiRegister(0x22,0x8);//REG3 interupt INT1 disable DRDY/INT2 enable
 8004a44:	2108      	movs	r1, #8
 8004a46:	2022      	movs	r0, #34	; 0x22
 8004a48:	f7ff ff4c 	bl	80048e4 <spi1_pisiRegister>
    //0001 0000 FS-01 500dps
  spi1_pisiRegister(0x23,0x10);//REG4 MSB@lower addres 500deg/s 0x10 BLE = 0 BIGendian
 8004a4c:	2110      	movs	r1, #16
 8004a4e:	2023      	movs	r0, #35	; 0x23
 8004a50:	f7ff ff48 	bl	80048e4 <spi1_pisiRegister>

  spi1_pisiRegister(0x25,0);//REFRENCE
 8004a54:	2100      	movs	r1, #0
 8004a56:	2025      	movs	r0, #37	; 0x25
 8004a58:	f7ff ff44 	bl	80048e4 <spi1_pisiRegister>
  spi1_pisiRegister(0x2e,0);//FIFO_CTRL
 8004a5c:	2100      	movs	r1, #0
 8004a5e:	202e      	movs	r0, #46	; 0x2e
 8004a60:	f7ff ff40 	bl	80048e4 <spi1_pisiRegister>
  spi1_pisiRegister(0x32,0);//INT1_THS
 8004a64:	2100      	movs	r1, #0
 8004a66:	2032      	movs	r0, #50	; 0x32
 8004a68:	f7ff ff3c 	bl	80048e4 <spi1_pisiRegister>
  spi1_pisiRegister(0x33,0);//INT1_THS
 8004a6c:	2100      	movs	r1, #0
 8004a6e:	2033      	movs	r0, #51	; 0x33
 8004a70:	f7ff ff38 	bl	80048e4 <spi1_pisiRegister>
  spi1_pisiRegister(0x34,0);//INT1_THS
 8004a74:	2100      	movs	r1, #0
 8004a76:	2034      	movs	r0, #52	; 0x34
 8004a78:	f7ff ff34 	bl	80048e4 <spi1_pisiRegister>
  spi1_pisiRegister(0x35,0);//INT1_THS
 8004a7c:	2100      	movs	r1, #0
 8004a7e:	2035      	movs	r0, #53	; 0x35
 8004a80:	f7ff ff30 	bl	80048e4 <spi1_pisiRegister>
  spi1_pisiRegister(0x36,0);//INT1_THS
 8004a84:	2100      	movs	r1, #0
 8004a86:	2036      	movs	r0, #54	; 0x36
 8004a88:	f7ff ff2c 	bl	80048e4 <spi1_pisiRegister>
  spi1_pisiRegister(0x37,0);//INT1_THS
 8004a8c:	2100      	movs	r1, #0
 8004a8e:	2037      	movs	r0, #55	; 0x37
 8004a90:	f7ff ff28 	bl	80048e4 <spi1_pisiRegister>
  spi1_pisiRegister(0x38,0);//INT1_DUR
 8004a94:	2100      	movs	r1, #0
 8004a96:	2038      	movs	r0, #56	; 0x38
 8004a98:	f7ff ff24 	bl	80048e4 <spi1_pisiRegister>
  spi1_pisiRegister(0x30,0);//INT1_CFG
 8004a9c:	2100      	movs	r1, #0
 8004a9e:	2030      	movs	r0, #48	; 0x30
 8004aa0:	f7ff ff20 	bl	80048e4 <spi1_pisiRegister>


  spi1_pisiRegister(0x24,0);//REG5
 8004aa4:	2100      	movs	r1, #0
 8004aa6:	2024      	movs	r0, #36	; 0x24
 8004aa8:	f7ff ff1c 	bl	80048e4 <spi1_pisiRegister>
  //0101 1111 : (1111)=(PD,Zen,Yen,Xen)
  spi1_pisiRegister(0x20,0x5f);//CTRL_REG1 omogoci x-1,y-1,z-1,PD-1(normal mode) DR = 01 BW = 10 cutof=25 200hz
 8004aac:	215f      	movs	r1, #95	; 0x5f
 8004aae:	2020      	movs	r0, #32
 8004ab0:	f7ff ff18 	bl	80048e4 <spi1_pisiRegister>

  spi1_pisiRegister(0x20, 0x0F);//CTRL REG1 zbudi ziroskop in omogoci osi
 8004ab4:	210f      	movs	r1, #15
 8004ab6:	2020      	movs	r0, #32
 8004ab8:	f7ff ff14 	bl	80048e4 <spi1_pisiRegister>
}
 8004abc:	bf00      	nop
 8004abe:	3708      	adds	r7, #8
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	bd80      	pop	{r7, pc}

08004ac4 <izracunajPovprecjeInt16>:



int16_t izracunajPovprecjeInt16(struct tekocePovprecjeInt16* data,int16_t nov, uint8_t cleni){
 8004ac4:	b480      	push	{r7}
 8004ac6:	b083      	sub	sp, #12
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]
 8004acc:	460b      	mov	r3, r1
 8004ace:	807b      	strh	r3, [r7, #2]
 8004ad0:	4613      	mov	r3, r2
 8004ad2:	707b      	strb	r3, [r7, #1]
	data->sum =  data->sum + nov - data->vals[data->index]; //pristejemo trenutno vrednost in odstejemo zadnjo
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	685a      	ldr	r2, [r3, #4]
 8004ad8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004adc:	4413      	add	r3, r2
 8004ade:	687a      	ldr	r2, [r7, #4]
 8004ae0:	7812      	ldrb	r2, [r2, #0]
 8004ae2:	4611      	mov	r1, r2
 8004ae4:	687a      	ldr	r2, [r7, #4]
 8004ae6:	3104      	adds	r1, #4
 8004ae8:	f932 2011 	ldrsh.w	r2, [r2, r1, lsl #1]
 8004aec:	1a9a      	subs	r2, r3, r2
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	605a      	str	r2, [r3, #4]
	data->vals[data->index] = nov; //na zadnjo zamenjamo z novo
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	781b      	ldrb	r3, [r3, #0]
 8004af6:	461a      	mov	r2, r3
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	3204      	adds	r2, #4
 8004afc:	8879      	ldrh	r1, [r7, #2]
 8004afe:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	data->index++;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	781b      	ldrb	r3, [r3, #0]
 8004b06:	3301      	adds	r3, #1
 8004b08:	b2da      	uxtb	r2, r3
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	701a      	strb	r2, [r3, #0]
	if(cleni > STEVILO_CLENOV_TP){cleni = STEVILO_CLENOV_TP;}
 8004b0e:	787b      	ldrb	r3, [r7, #1]
 8004b10:	2b3c      	cmp	r3, #60	; 0x3c
 8004b12:	d901      	bls.n	8004b18 <izracunajPovprecjeInt16+0x54>
 8004b14:	233c      	movs	r3, #60	; 0x3c
 8004b16:	707b      	strb	r3, [r7, #1]
	if(data->index >= cleni){data->index = 0;}
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	781b      	ldrb	r3, [r3, #0]
 8004b1c:	787a      	ldrb	r2, [r7, #1]
 8004b1e:	429a      	cmp	r2, r3
 8004b20:	d802      	bhi.n	8004b28 <izracunajPovprecjeInt16+0x64>
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2200      	movs	r2, #0
 8004b26:	701a      	strb	r2, [r3, #0]
	data->avrage =  data->sum/cleni;//izracunamo povprecje
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	685a      	ldr	r2, [r3, #4]
 8004b2c:	787b      	ldrb	r3, [r7, #1]
 8004b2e:	fb92 f3f3 	sdiv	r3, r2, r3
 8004b32:	b21a      	sxth	r2, r3
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	805a      	strh	r2, [r3, #2]
	return data->avrage;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
}
 8004b3e:	4618      	mov	r0, r3
 8004b40:	370c      	adds	r7, #12
 8004b42:	46bd      	mov	sp, r7
 8004b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b48:	4770      	bx	lr
	...

08004b4c <nastaviMotor>:

void nastaviMotor(enum motor m,int16_t pwm){
 8004b4c:	b480      	push	{r7}
 8004b4e:	b085      	sub	sp, #20
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	4603      	mov	r3, r0
 8004b54:	460a      	mov	r2, r1
 8004b56:	71fb      	strb	r3, [r7, #7]
 8004b58:	4613      	mov	r3, r2
 8004b5a:	80bb      	strh	r3, [r7, #4]
	int8_t foward = 1;
 8004b5c:	2301      	movs	r3, #1
 8004b5e:	73fb      	strb	r3, [r7, #15]
	if(pwm < 0){
 8004b60:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	da05      	bge.n	8004b74 <nastaviMotor+0x28>
		pwm = (~(pwm)+1); foward=0;
 8004b68:	88bb      	ldrh	r3, [r7, #4]
 8004b6a:	425b      	negs	r3, r3
 8004b6c:	b29b      	uxth	r3, r3
 8004b6e:	80bb      	strh	r3, [r7, #4]
 8004b70:	2300      	movs	r3, #0
 8004b72:	73fb      	strb	r3, [r7, #15]
	}
	if(pwm > 999){pwm = 999;}
 8004b74:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004b78:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004b7c:	db02      	blt.n	8004b84 <nastaviMotor+0x38>
 8004b7e:	f240 33e7 	movw	r3, #999	; 0x3e7
 8004b82:	80bb      	strh	r3, [r7, #4]
	if(pwm == 0){foward = -1;}
 8004b84:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d101      	bne.n	8004b90 <nastaviMotor+0x44>
 8004b8c:	23ff      	movs	r3, #255	; 0xff
 8004b8e:	73fb      	strb	r3, [r7, #15]
	switch(m){
 8004b90:	79fb      	ldrb	r3, [r7, #7]
 8004b92:	2b03      	cmp	r3, #3
 8004b94:	f200 80db 	bhi.w	8004d4e <nastaviMotor+0x202>
 8004b98:	a201      	add	r2, pc, #4	; (adr r2, 8004ba0 <nastaviMotor+0x54>)
 8004b9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b9e:	bf00      	nop
 8004ba0:	08004c7f 	.word	0x08004c7f
 8004ba4:	08004c17 	.word	0x08004c17
 8004ba8:	08004ce7 	.word	0x08004ce7
 8004bac:	08004bb1 	.word	0x08004bb1
	case LF:
		//TIM3->CCR4 = izracunajPovprecjeInt16(&M1,pwm,MOTORJI_IZHOD_TP_CLENI);
		TIM3->CCR4 = pwm;
 8004bb0:	4a6a      	ldr	r2, [pc, #424]	; (8004d5c <nastaviMotor+0x210>)
 8004bb2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004bb6:	6413      	str	r3, [r2, #64]	; 0x40
		if(foward == 1){GPIOE->ODR |= (1<<10); GPIOE->ODR &= ~(1<<12);}
 8004bb8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004bbc:	2b01      	cmp	r3, #1
 8004bbe:	d10c      	bne.n	8004bda <nastaviMotor+0x8e>
 8004bc0:	4b67      	ldr	r3, [pc, #412]	; (8004d60 <nastaviMotor+0x214>)
 8004bc2:	695b      	ldr	r3, [r3, #20]
 8004bc4:	4a66      	ldr	r2, [pc, #408]	; (8004d60 <nastaviMotor+0x214>)
 8004bc6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004bca:	6153      	str	r3, [r2, #20]
 8004bcc:	4b64      	ldr	r3, [pc, #400]	; (8004d60 <nastaviMotor+0x214>)
 8004bce:	695b      	ldr	r3, [r3, #20]
 8004bd0:	4a63      	ldr	r2, [pc, #396]	; (8004d60 <nastaviMotor+0x214>)
 8004bd2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004bd6:	6153      	str	r3, [r2, #20]
		else if(foward < 0){GPIOE->ODR &= ~(1<<10); GPIOE->ODR &= ~(1<<12);}
		else{GPIOE->ODR &= ~(1<<10); GPIOE->ODR |= (1<<12);}
		break;
 8004bd8:	e0b9      	b.n	8004d4e <nastaviMotor+0x202>
		else if(foward < 0){GPIOE->ODR &= ~(1<<10); GPIOE->ODR &= ~(1<<12);}
 8004bda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	da0c      	bge.n	8004bfc <nastaviMotor+0xb0>
 8004be2:	4b5f      	ldr	r3, [pc, #380]	; (8004d60 <nastaviMotor+0x214>)
 8004be4:	695b      	ldr	r3, [r3, #20]
 8004be6:	4a5e      	ldr	r2, [pc, #376]	; (8004d60 <nastaviMotor+0x214>)
 8004be8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004bec:	6153      	str	r3, [r2, #20]
 8004bee:	4b5c      	ldr	r3, [pc, #368]	; (8004d60 <nastaviMotor+0x214>)
 8004bf0:	695b      	ldr	r3, [r3, #20]
 8004bf2:	4a5b      	ldr	r2, [pc, #364]	; (8004d60 <nastaviMotor+0x214>)
 8004bf4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004bf8:	6153      	str	r3, [r2, #20]
		break;
 8004bfa:	e0a8      	b.n	8004d4e <nastaviMotor+0x202>
		else{GPIOE->ODR &= ~(1<<10); GPIOE->ODR |= (1<<12);}
 8004bfc:	4b58      	ldr	r3, [pc, #352]	; (8004d60 <nastaviMotor+0x214>)
 8004bfe:	695b      	ldr	r3, [r3, #20]
 8004c00:	4a57      	ldr	r2, [pc, #348]	; (8004d60 <nastaviMotor+0x214>)
 8004c02:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004c06:	6153      	str	r3, [r2, #20]
 8004c08:	4b55      	ldr	r3, [pc, #340]	; (8004d60 <nastaviMotor+0x214>)
 8004c0a:	695b      	ldr	r3, [r3, #20]
 8004c0c:	4a54      	ldr	r2, [pc, #336]	; (8004d60 <nastaviMotor+0x214>)
 8004c0e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004c12:	6153      	str	r3, [r2, #20]
		break;
 8004c14:	e09b      	b.n	8004d4e <nastaviMotor+0x202>
	case RB:
		//TIM2->CCR4 = izracunajPovprecjeInt16(&M2,pwm,MOTORJI_IZHOD_TP_CLENI);
		TIM2->CCR4 = pwm;
 8004c16:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004c1a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004c1e:	6413      	str	r3, [r2, #64]	; 0x40
		if(foward == 1){GPIOE->ODR |= (1<<14); GPIOE->ODR &= ~(1<<13);}
 8004c20:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c24:	2b01      	cmp	r3, #1
 8004c26:	d10c      	bne.n	8004c42 <nastaviMotor+0xf6>
 8004c28:	4b4d      	ldr	r3, [pc, #308]	; (8004d60 <nastaviMotor+0x214>)
 8004c2a:	695b      	ldr	r3, [r3, #20]
 8004c2c:	4a4c      	ldr	r2, [pc, #304]	; (8004d60 <nastaviMotor+0x214>)
 8004c2e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004c32:	6153      	str	r3, [r2, #20]
 8004c34:	4b4a      	ldr	r3, [pc, #296]	; (8004d60 <nastaviMotor+0x214>)
 8004c36:	695b      	ldr	r3, [r3, #20]
 8004c38:	4a49      	ldr	r2, [pc, #292]	; (8004d60 <nastaviMotor+0x214>)
 8004c3a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004c3e:	6153      	str	r3, [r2, #20]
		else if(foward < 0){GPIOE->ODR &= ~(1<<14); GPIOE->ODR &= ~(1<<13);}
		else{GPIOE->ODR &= ~(1<<14); GPIOE->ODR |= (1<<13);}
		break;
 8004c40:	e085      	b.n	8004d4e <nastaviMotor+0x202>
		else if(foward < 0){GPIOE->ODR &= ~(1<<14); GPIOE->ODR &= ~(1<<13);}
 8004c42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	da0c      	bge.n	8004c64 <nastaviMotor+0x118>
 8004c4a:	4b45      	ldr	r3, [pc, #276]	; (8004d60 <nastaviMotor+0x214>)
 8004c4c:	695b      	ldr	r3, [r3, #20]
 8004c4e:	4a44      	ldr	r2, [pc, #272]	; (8004d60 <nastaviMotor+0x214>)
 8004c50:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004c54:	6153      	str	r3, [r2, #20]
 8004c56:	4b42      	ldr	r3, [pc, #264]	; (8004d60 <nastaviMotor+0x214>)
 8004c58:	695b      	ldr	r3, [r3, #20]
 8004c5a:	4a41      	ldr	r2, [pc, #260]	; (8004d60 <nastaviMotor+0x214>)
 8004c5c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004c60:	6153      	str	r3, [r2, #20]
		break;
 8004c62:	e074      	b.n	8004d4e <nastaviMotor+0x202>
		else{GPIOE->ODR &= ~(1<<14); GPIOE->ODR |= (1<<13);}
 8004c64:	4b3e      	ldr	r3, [pc, #248]	; (8004d60 <nastaviMotor+0x214>)
 8004c66:	695b      	ldr	r3, [r3, #20]
 8004c68:	4a3d      	ldr	r2, [pc, #244]	; (8004d60 <nastaviMotor+0x214>)
 8004c6a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004c6e:	6153      	str	r3, [r2, #20]
 8004c70:	4b3b      	ldr	r3, [pc, #236]	; (8004d60 <nastaviMotor+0x214>)
 8004c72:	695b      	ldr	r3, [r3, #20]
 8004c74:	4a3a      	ldr	r2, [pc, #232]	; (8004d60 <nastaviMotor+0x214>)
 8004c76:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004c7a:	6153      	str	r3, [r2, #20]
		break;
 8004c7c:	e067      	b.n	8004d4e <nastaviMotor+0x202>
	case RF:
		//TIM2->CCR3 = izracunajPovprecjeInt16(&M3,pwm,MOTORJI_IZHOD_TP_CLENI);
		TIM2->CCR3 = pwm;
 8004c7e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004c82:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004c86:	63d3      	str	r3, [r2, #60]	; 0x3c
		if(foward == 1){GPIOE->ODR |= (1<<8); GPIOE->ODR &= ~(1<<7);}
 8004c88:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c8c:	2b01      	cmp	r3, #1
 8004c8e:	d10c      	bne.n	8004caa <nastaviMotor+0x15e>
 8004c90:	4b33      	ldr	r3, [pc, #204]	; (8004d60 <nastaviMotor+0x214>)
 8004c92:	695b      	ldr	r3, [r3, #20]
 8004c94:	4a32      	ldr	r2, [pc, #200]	; (8004d60 <nastaviMotor+0x214>)
 8004c96:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c9a:	6153      	str	r3, [r2, #20]
 8004c9c:	4b30      	ldr	r3, [pc, #192]	; (8004d60 <nastaviMotor+0x214>)
 8004c9e:	695b      	ldr	r3, [r3, #20]
 8004ca0:	4a2f      	ldr	r2, [pc, #188]	; (8004d60 <nastaviMotor+0x214>)
 8004ca2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004ca6:	6153      	str	r3, [r2, #20]
		else if(foward < 0){GPIOE->ODR &= ~(1<<8); GPIOE->ODR &= ~(1<<7);}
		else{GPIOE->ODR &= ~(1<<8); GPIOE->ODR |= (1<<7);}
		break;
 8004ca8:	e051      	b.n	8004d4e <nastaviMotor+0x202>
		else if(foward < 0){GPIOE->ODR &= ~(1<<8); GPIOE->ODR &= ~(1<<7);}
 8004caa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	da0c      	bge.n	8004ccc <nastaviMotor+0x180>
 8004cb2:	4b2b      	ldr	r3, [pc, #172]	; (8004d60 <nastaviMotor+0x214>)
 8004cb4:	695b      	ldr	r3, [r3, #20]
 8004cb6:	4a2a      	ldr	r2, [pc, #168]	; (8004d60 <nastaviMotor+0x214>)
 8004cb8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004cbc:	6153      	str	r3, [r2, #20]
 8004cbe:	4b28      	ldr	r3, [pc, #160]	; (8004d60 <nastaviMotor+0x214>)
 8004cc0:	695b      	ldr	r3, [r3, #20]
 8004cc2:	4a27      	ldr	r2, [pc, #156]	; (8004d60 <nastaviMotor+0x214>)
 8004cc4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004cc8:	6153      	str	r3, [r2, #20]
		break;
 8004cca:	e040      	b.n	8004d4e <nastaviMotor+0x202>
		else{GPIOE->ODR &= ~(1<<8); GPIOE->ODR |= (1<<7);}
 8004ccc:	4b24      	ldr	r3, [pc, #144]	; (8004d60 <nastaviMotor+0x214>)
 8004cce:	695b      	ldr	r3, [r3, #20]
 8004cd0:	4a23      	ldr	r2, [pc, #140]	; (8004d60 <nastaviMotor+0x214>)
 8004cd2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004cd6:	6153      	str	r3, [r2, #20]
 8004cd8:	4b21      	ldr	r3, [pc, #132]	; (8004d60 <nastaviMotor+0x214>)
 8004cda:	695b      	ldr	r3, [r3, #20]
 8004cdc:	4a20      	ldr	r2, [pc, #128]	; (8004d60 <nastaviMotor+0x214>)
 8004cde:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004ce2:	6153      	str	r3, [r2, #20]
		break;
 8004ce4:	e033      	b.n	8004d4e <nastaviMotor+0x202>
	case LB:
		//TIM2->CCR2 = izracunajPovprecjeInt16(&M4,pwm,MOTORJI_IZHOD_TP_CLENI);
		TIM2->CCR2 = pwm;
 8004ce6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004cea:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004cee:	6393      	str	r3, [r2, #56]	; 0x38
		if(foward == 1){GPIOE->ODR |= (1<<9); GPIOE->ODR &= ~(1<<11);}
 8004cf0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004cf4:	2b01      	cmp	r3, #1
 8004cf6:	d10c      	bne.n	8004d12 <nastaviMotor+0x1c6>
 8004cf8:	4b19      	ldr	r3, [pc, #100]	; (8004d60 <nastaviMotor+0x214>)
 8004cfa:	695b      	ldr	r3, [r3, #20]
 8004cfc:	4a18      	ldr	r2, [pc, #96]	; (8004d60 <nastaviMotor+0x214>)
 8004cfe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004d02:	6153      	str	r3, [r2, #20]
 8004d04:	4b16      	ldr	r3, [pc, #88]	; (8004d60 <nastaviMotor+0x214>)
 8004d06:	695b      	ldr	r3, [r3, #20]
 8004d08:	4a15      	ldr	r2, [pc, #84]	; (8004d60 <nastaviMotor+0x214>)
 8004d0a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004d0e:	6153      	str	r3, [r2, #20]
		else if(foward < 0){GPIOE->ODR &= ~(1<<9); GPIOE->ODR &= ~(1<<11);}
		else{GPIOE->ODR &= ~(1<<9); GPIOE->ODR |= (1<<11);}
		break;
 8004d10:	e01c      	b.n	8004d4c <nastaviMotor+0x200>
		else if(foward < 0){GPIOE->ODR &= ~(1<<9); GPIOE->ODR &= ~(1<<11);}
 8004d12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	da0c      	bge.n	8004d34 <nastaviMotor+0x1e8>
 8004d1a:	4b11      	ldr	r3, [pc, #68]	; (8004d60 <nastaviMotor+0x214>)
 8004d1c:	695b      	ldr	r3, [r3, #20]
 8004d1e:	4a10      	ldr	r2, [pc, #64]	; (8004d60 <nastaviMotor+0x214>)
 8004d20:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004d24:	6153      	str	r3, [r2, #20]
 8004d26:	4b0e      	ldr	r3, [pc, #56]	; (8004d60 <nastaviMotor+0x214>)
 8004d28:	695b      	ldr	r3, [r3, #20]
 8004d2a:	4a0d      	ldr	r2, [pc, #52]	; (8004d60 <nastaviMotor+0x214>)
 8004d2c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004d30:	6153      	str	r3, [r2, #20]
		break;
 8004d32:	e00b      	b.n	8004d4c <nastaviMotor+0x200>
		else{GPIOE->ODR &= ~(1<<9); GPIOE->ODR |= (1<<11);}
 8004d34:	4b0a      	ldr	r3, [pc, #40]	; (8004d60 <nastaviMotor+0x214>)
 8004d36:	695b      	ldr	r3, [r3, #20]
 8004d38:	4a09      	ldr	r2, [pc, #36]	; (8004d60 <nastaviMotor+0x214>)
 8004d3a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004d3e:	6153      	str	r3, [r2, #20]
 8004d40:	4b07      	ldr	r3, [pc, #28]	; (8004d60 <nastaviMotor+0x214>)
 8004d42:	695b      	ldr	r3, [r3, #20]
 8004d44:	4a06      	ldr	r2, [pc, #24]	; (8004d60 <nastaviMotor+0x214>)
 8004d46:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004d4a:	6153      	str	r3, [r2, #20]
		break;
 8004d4c:	bf00      	nop
	}
}
 8004d4e:	bf00      	nop
 8004d50:	3714      	adds	r7, #20
 8004d52:	46bd      	mov	sp, r7
 8004d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d58:	4770      	bx	lr
 8004d5a:	bf00      	nop
 8004d5c:	40000400 	.word	0x40000400
 8004d60:	40021000 	.word	0x40021000

08004d64 <getDrift>:

void getDrift(){
 8004d64:	b580      	push	{r7, lr}
 8004d66:	b088      	sub	sp, #32
 8004d68:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, 1);
 8004d6a:	2201      	movs	r2, #1
 8004d6c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004d70:	4848      	ldr	r0, [pc, #288]	; (8004e94 <getDrift+0x130>)
 8004d72:	f001 fb49 	bl	8006408 <HAL_GPIO_WritePin>
	int32_t sumGyrox = 0;
 8004d76:	2300      	movs	r3, #0
 8004d78:	61fb      	str	r3, [r7, #28]
	int32_t sumGyroy = 0;
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	61bb      	str	r3, [r7, #24]
	int32_t sumGyroz = 0;
 8004d7e:	2300      	movs	r3, #0
 8004d80:	617b      	str	r3, [r7, #20]
	int32_t sumAccx = 0;
 8004d82:	2300      	movs	r3, #0
 8004d84:	613b      	str	r3, [r7, #16]
	int32_t sumAccy = 0;
 8004d86:	2300      	movs	r3, #0
 8004d88:	60fb      	str	r3, [r7, #12]
	int32_t sumAccz = 0;
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	60bb      	str	r3, [r7, #8]
	int i=0;
 8004d8e:	2300      	movs	r3, #0
 8004d90:	607b      	str	r3, [r7, #4]
	while(i < 400){
 8004d92:	e034      	b.n	8004dfe <getDrift+0x9a>
		if(AccReady){
 8004d94:	4b40      	ldr	r3, [pc, #256]	; (8004e98 <getDrift+0x134>)
 8004d96:	781b      	ldrb	r3, [r3, #0]
 8004d98:	b2db      	uxtb	r3, r3
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d02f      	beq.n	8004dfe <getDrift+0x9a>
			AccReady=0;
 8004d9e:	4b3e      	ldr	r3, [pc, #248]	; (8004e98 <getDrift+0x134>)
 8004da0:	2200      	movs	r2, #0
 8004da2:	701a      	strb	r2, [r3, #0]
			sumGyrox += Gyro.x;
 8004da4:	4b3d      	ldr	r3, [pc, #244]	; (8004e9c <getDrift+0x138>)
 8004da6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004daa:	461a      	mov	r2, r3
 8004dac:	69fb      	ldr	r3, [r7, #28]
 8004dae:	4413      	add	r3, r2
 8004db0:	61fb      	str	r3, [r7, #28]
			sumGyroy += Gyro.y;
 8004db2:	4b3a      	ldr	r3, [pc, #232]	; (8004e9c <getDrift+0x138>)
 8004db4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8004db8:	461a      	mov	r2, r3
 8004dba:	69bb      	ldr	r3, [r7, #24]
 8004dbc:	4413      	add	r3, r2
 8004dbe:	61bb      	str	r3, [r7, #24]
			sumGyroz += Gyro.z;
 8004dc0:	4b36      	ldr	r3, [pc, #216]	; (8004e9c <getDrift+0x138>)
 8004dc2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8004dc6:	461a      	mov	r2, r3
 8004dc8:	697b      	ldr	r3, [r7, #20]
 8004dca:	4413      	add	r3, r2
 8004dcc:	617b      	str	r3, [r7, #20]
			sumAccx += Acc.x;
 8004dce:	4b34      	ldr	r3, [pc, #208]	; (8004ea0 <getDrift+0x13c>)
 8004dd0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004dd4:	461a      	mov	r2, r3
 8004dd6:	693b      	ldr	r3, [r7, #16]
 8004dd8:	4413      	add	r3, r2
 8004dda:	613b      	str	r3, [r7, #16]
			sumAccy += Acc.y;
 8004ddc:	4b30      	ldr	r3, [pc, #192]	; (8004ea0 <getDrift+0x13c>)
 8004dde:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8004de2:	461a      	mov	r2, r3
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	4413      	add	r3, r2
 8004de8:	60fb      	str	r3, [r7, #12]
			sumAccz += Acc.z;
 8004dea:	4b2d      	ldr	r3, [pc, #180]	; (8004ea0 <getDrift+0x13c>)
 8004dec:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8004df0:	461a      	mov	r2, r3
 8004df2:	68bb      	ldr	r3, [r7, #8]
 8004df4:	4413      	add	r3, r2
 8004df6:	60bb      	str	r3, [r7, #8]
			i++;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	3301      	adds	r3, #1
 8004dfc:	607b      	str	r3, [r7, #4]
	while(i < 400){
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8004e04:	dbc6      	blt.n	8004d94 <getDrift+0x30>
		}
	}
	E.Accx = sumAccx/400; //vektor gravitacije
 8004e06:	693b      	ldr	r3, [r7, #16]
 8004e08:	4a26      	ldr	r2, [pc, #152]	; (8004ea4 <getDrift+0x140>)
 8004e0a:	fb82 1203 	smull	r1, r2, r2, r3
 8004e0e:	11d2      	asrs	r2, r2, #7
 8004e10:	17db      	asrs	r3, r3, #31
 8004e12:	1ad3      	subs	r3, r2, r3
 8004e14:	b21a      	sxth	r2, r3
 8004e16:	4b24      	ldr	r3, [pc, #144]	; (8004ea8 <getDrift+0x144>)
 8004e18:	841a      	strh	r2, [r3, #32]
	E.Accy = sumAccy/400;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	4a21      	ldr	r2, [pc, #132]	; (8004ea4 <getDrift+0x140>)
 8004e1e:	fb82 1203 	smull	r1, r2, r2, r3
 8004e22:	11d2      	asrs	r2, r2, #7
 8004e24:	17db      	asrs	r3, r3, #31
 8004e26:	1ad3      	subs	r3, r2, r3
 8004e28:	b21a      	sxth	r2, r3
 8004e2a:	4b1f      	ldr	r3, [pc, #124]	; (8004ea8 <getDrift+0x144>)
 8004e2c:	845a      	strh	r2, [r3, #34]	; 0x22
	E.Accz = sumAccz/400;
 8004e2e:	68bb      	ldr	r3, [r7, #8]
 8004e30:	4a1c      	ldr	r2, [pc, #112]	; (8004ea4 <getDrift+0x140>)
 8004e32:	fb82 1203 	smull	r1, r2, r2, r3
 8004e36:	11d2      	asrs	r2, r2, #7
 8004e38:	17db      	asrs	r3, r3, #31
 8004e3a:	1ad3      	subs	r3, r2, r3
 8004e3c:	b21a      	sxth	r2, r3
 8004e3e:	4b1a      	ldr	r3, [pc, #104]	; (8004ea8 <getDrift+0x144>)
 8004e40:	849a      	strh	r2, [r3, #36]	; 0x24
	E.Gyrox = sumGyrox/400;
 8004e42:	69fb      	ldr	r3, [r7, #28]
 8004e44:	4a17      	ldr	r2, [pc, #92]	; (8004ea4 <getDrift+0x140>)
 8004e46:	fb82 1203 	smull	r1, r2, r2, r3
 8004e4a:	11d2      	asrs	r2, r2, #7
 8004e4c:	17db      	asrs	r3, r3, #31
 8004e4e:	1ad3      	subs	r3, r2, r3
 8004e50:	b21a      	sxth	r2, r3
 8004e52:	4b15      	ldr	r3, [pc, #84]	; (8004ea8 <getDrift+0x144>)
 8004e54:	801a      	strh	r2, [r3, #0]
	E.Gyroy = sumGyroy/400;
 8004e56:	69bb      	ldr	r3, [r7, #24]
 8004e58:	4a12      	ldr	r2, [pc, #72]	; (8004ea4 <getDrift+0x140>)
 8004e5a:	fb82 1203 	smull	r1, r2, r2, r3
 8004e5e:	11d2      	asrs	r2, r2, #7
 8004e60:	17db      	asrs	r3, r3, #31
 8004e62:	1ad3      	subs	r3, r2, r3
 8004e64:	b21a      	sxth	r2, r3
 8004e66:	4b10      	ldr	r3, [pc, #64]	; (8004ea8 <getDrift+0x144>)
 8004e68:	805a      	strh	r2, [r3, #2]
	E.Gyroz = sumGyroz/400;
 8004e6a:	697b      	ldr	r3, [r7, #20]
 8004e6c:	4a0d      	ldr	r2, [pc, #52]	; (8004ea4 <getDrift+0x140>)
 8004e6e:	fb82 1203 	smull	r1, r2, r2, r3
 8004e72:	11d2      	asrs	r2, r2, #7
 8004e74:	17db      	asrs	r3, r3, #31
 8004e76:	1ad3      	subs	r3, r2, r3
 8004e78:	b21a      	sxth	r2, r3
 8004e7a:	4b0b      	ldr	r3, [pc, #44]	; (8004ea8 <getDrift+0x144>)
 8004e7c:	809a      	strh	r2, [r3, #4]
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, 0);
 8004e7e:	2200      	movs	r2, #0
 8004e80:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004e84:	4803      	ldr	r0, [pc, #12]	; (8004e94 <getDrift+0x130>)
 8004e86:	f001 fabf 	bl	8006408 <HAL_GPIO_WritePin>
}
 8004e8a:	bf00      	nop
 8004e8c:	3720      	adds	r7, #32
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	bd80      	pop	{r7, pc}
 8004e92:	bf00      	nop
 8004e94:	40020c00 	.word	0x40020c00
 8004e98:	20000223 	.word	0x20000223
 8004e9c:	20005390 	.word	0x20005390
 8004ea0:	20005340 	.word	0x20005340
 8004ea4:	51eb851f 	.word	0x51eb851f
 8004ea8:	20005350 	.word	0x20005350

08004eac <zgladiMotor>:
int16_t zgladiMotor(enum motor m, int16_t pwm){
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b082      	sub	sp, #8
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	4603      	mov	r3, r0
 8004eb4:	460a      	mov	r2, r1
 8004eb6:	71fb      	strb	r3, [r7, #7]
 8004eb8:	4613      	mov	r3, r2
 8004eba:	80bb      	strh	r3, [r7, #4]
	switch(m){
 8004ebc:	79fb      	ldrb	r3, [r7, #7]
 8004ebe:	2b03      	cmp	r3, #3
 8004ec0:	d82e      	bhi.n	8004f20 <zgladiMotor+0x74>
 8004ec2:	a201      	add	r2, pc, #4	; (adr r2, 8004ec8 <zgladiMotor+0x1c>)
 8004ec4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ec8:	08004efd 	.word	0x08004efd
 8004ecc:	08004eeb 	.word	0x08004eeb
 8004ed0:	08004f0f 	.word	0x08004f0f
 8004ed4:	08004ed9 	.word	0x08004ed9
	case LF:
		return izracunajPovprecjeInt16(&M4,pwm,5);
 8004ed8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004edc:	2205      	movs	r2, #5
 8004ede:	4619      	mov	r1, r3
 8004ee0:	4811      	ldr	r0, [pc, #68]	; (8004f28 <zgladiMotor+0x7c>)
 8004ee2:	f7ff fdef 	bl	8004ac4 <izracunajPovprecjeInt16>
 8004ee6:	4603      	mov	r3, r0
 8004ee8:	e01a      	b.n	8004f20 <zgladiMotor+0x74>
	case RB:
		return izracunajPovprecjeInt16(&M2,pwm,5);
 8004eea:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004eee:	2205      	movs	r2, #5
 8004ef0:	4619      	mov	r1, r3
 8004ef2:	480e      	ldr	r0, [pc, #56]	; (8004f2c <zgladiMotor+0x80>)
 8004ef4:	f7ff fde6 	bl	8004ac4 <izracunajPovprecjeInt16>
 8004ef8:	4603      	mov	r3, r0
 8004efa:	e011      	b.n	8004f20 <zgladiMotor+0x74>
	case RF:
		return izracunajPovprecjeInt16(&M1,pwm,5);
 8004efc:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004f00:	2205      	movs	r2, #5
 8004f02:	4619      	mov	r1, r3
 8004f04:	480a      	ldr	r0, [pc, #40]	; (8004f30 <zgladiMotor+0x84>)
 8004f06:	f7ff fddd 	bl	8004ac4 <izracunajPovprecjeInt16>
 8004f0a:	4603      	mov	r3, r0
 8004f0c:	e008      	b.n	8004f20 <zgladiMotor+0x74>
	case LB:
		return izracunajPovprecjeInt16(&M3,pwm,5);
 8004f0e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004f12:	2205      	movs	r2, #5
 8004f14:	4619      	mov	r1, r3
 8004f16:	4807      	ldr	r0, [pc, #28]	; (8004f34 <zgladiMotor+0x88>)
 8004f18:	f7ff fdd4 	bl	8004ac4 <izracunajPovprecjeInt16>
 8004f1c:	4603      	mov	r3, r0
 8004f1e:	e7ff      	b.n	8004f20 <zgladiMotor+0x74>
	}
}
 8004f20:	4618      	mov	r0, r3
 8004f22:	3708      	adds	r7, #8
 8004f24:	46bd      	mov	sp, r7
 8004f26:	bd80      	pop	{r7, pc}
 8004f28:	20004e88 	.word	0x20004e88
 8004f2c:	20005418 	.word	0x20005418
 8004f30:	20005398 	.word	0x20005398
 8004f34:	2000516c 	.word	0x2000516c

08004f38 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b082      	sub	sp, #8
 8004f3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f3e:	2300      	movs	r3, #0
 8004f40:	607b      	str	r3, [r7, #4]
 8004f42:	4b12      	ldr	r3, [pc, #72]	; (8004f8c <HAL_MspInit+0x54>)
 8004f44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f46:	4a11      	ldr	r2, [pc, #68]	; (8004f8c <HAL_MspInit+0x54>)
 8004f48:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004f4c:	6453      	str	r3, [r2, #68]	; 0x44
 8004f4e:	4b0f      	ldr	r3, [pc, #60]	; (8004f8c <HAL_MspInit+0x54>)
 8004f50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f52:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004f56:	607b      	str	r3, [r7, #4]
 8004f58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004f5a:	2300      	movs	r3, #0
 8004f5c:	603b      	str	r3, [r7, #0]
 8004f5e:	4b0b      	ldr	r3, [pc, #44]	; (8004f8c <HAL_MspInit+0x54>)
 8004f60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f62:	4a0a      	ldr	r2, [pc, #40]	; (8004f8c <HAL_MspInit+0x54>)
 8004f64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f68:	6413      	str	r3, [r2, #64]	; 0x40
 8004f6a:	4b08      	ldr	r3, [pc, #32]	; (8004f8c <HAL_MspInit+0x54>)
 8004f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f72:	603b      	str	r3, [r7, #0]
 8004f74:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004f76:	2200      	movs	r2, #0
 8004f78:	210f      	movs	r1, #15
 8004f7a:	f06f 0001 	mvn.w	r0, #1
 8004f7e:	f000 fd0d 	bl	800599c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004f82:	bf00      	nop
 8004f84:	3708      	adds	r7, #8
 8004f86:	46bd      	mov	sp, r7
 8004f88:	bd80      	pop	{r7, pc}
 8004f8a:	bf00      	nop
 8004f8c:	40023800 	.word	0x40023800

08004f90 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	b08a      	sub	sp, #40	; 0x28
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f98:	f107 0314 	add.w	r3, r7, #20
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	601a      	str	r2, [r3, #0]
 8004fa0:	605a      	str	r2, [r3, #4]
 8004fa2:	609a      	str	r2, [r3, #8]
 8004fa4:	60da      	str	r2, [r3, #12]
 8004fa6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	4a19      	ldr	r2, [pc, #100]	; (8005014 <HAL_I2C_MspInit+0x84>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d12c      	bne.n	800500c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	613b      	str	r3, [r7, #16]
 8004fb6:	4b18      	ldr	r3, [pc, #96]	; (8005018 <HAL_I2C_MspInit+0x88>)
 8004fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fba:	4a17      	ldr	r2, [pc, #92]	; (8005018 <HAL_I2C_MspInit+0x88>)
 8004fbc:	f043 0302 	orr.w	r3, r3, #2
 8004fc0:	6313      	str	r3, [r2, #48]	; 0x30
 8004fc2:	4b15      	ldr	r3, [pc, #84]	; (8005018 <HAL_I2C_MspInit+0x88>)
 8004fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fc6:	f003 0302 	and.w	r3, r3, #2
 8004fca:	613b      	str	r3, [r7, #16]
 8004fcc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8004fce:	f44f 7310 	mov.w	r3, #576	; 0x240
 8004fd2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004fd4:	2312      	movs	r3, #18
 8004fd6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004fd8:	2301      	movs	r3, #1
 8004fda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004fdc:	2300      	movs	r3, #0
 8004fde:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004fe0:	2304      	movs	r3, #4
 8004fe2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004fe4:	f107 0314 	add.w	r3, r7, #20
 8004fe8:	4619      	mov	r1, r3
 8004fea:	480c      	ldr	r0, [pc, #48]	; (800501c <HAL_I2C_MspInit+0x8c>)
 8004fec:	f001 f870 	bl	80060d0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004ff0:	2300      	movs	r3, #0
 8004ff2:	60fb      	str	r3, [r7, #12]
 8004ff4:	4b08      	ldr	r3, [pc, #32]	; (8005018 <HAL_I2C_MspInit+0x88>)
 8004ff6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ff8:	4a07      	ldr	r2, [pc, #28]	; (8005018 <HAL_I2C_MspInit+0x88>)
 8004ffa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004ffe:	6413      	str	r3, [r2, #64]	; 0x40
 8005000:	4b05      	ldr	r3, [pc, #20]	; (8005018 <HAL_I2C_MspInit+0x88>)
 8005002:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005004:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005008:	60fb      	str	r3, [r7, #12]
 800500a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800500c:	bf00      	nop
 800500e:	3728      	adds	r7, #40	; 0x28
 8005010:	46bd      	mov	sp, r7
 8005012:	bd80      	pop	{r7, pc}
 8005014:	40005400 	.word	0x40005400
 8005018:	40023800 	.word	0x40023800
 800501c:	40020400 	.word	0x40020400

08005020 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	b090      	sub	sp, #64	; 0x40
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005028:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800502c:	2200      	movs	r2, #0
 800502e:	601a      	str	r2, [r3, #0]
 8005030:	605a      	str	r2, [r3, #4]
 8005032:	609a      	str	r2, [r3, #8]
 8005034:	60da      	str	r2, [r3, #12]
 8005036:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005038:	f107 0314 	add.w	r3, r7, #20
 800503c:	2200      	movs	r2, #0
 800503e:	601a      	str	r2, [r3, #0]
 8005040:	605a      	str	r2, [r3, #4]
 8005042:	609a      	str	r2, [r3, #8]
 8005044:	60da      	str	r2, [r3, #12]
 8005046:	611a      	str	r2, [r3, #16]
 8005048:	615a      	str	r2, [r3, #20]
  if(hi2s->Instance==SPI3)
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	4a32      	ldr	r2, [pc, #200]	; (8005118 <HAL_I2S_MspInit+0xf8>)
 8005050:	4293      	cmp	r3, r2
 8005052:	d15c      	bne.n	800510e <HAL_I2S_MspInit+0xee>
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8005054:	2301      	movs	r3, #1
 8005056:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 200;
 8005058:	23c8      	movs	r3, #200	; 0xc8
 800505a:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2S.PLLI2SM = 5;
 800505c:	2305      	movs	r3, #5
 800505e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8005060:	2302      	movs	r3, #2
 8005062:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005064:	f107 0314 	add.w	r3, r7, #20
 8005068:	4618      	mov	r0, r3
 800506a:	f004 fca3 	bl	80099b4 <HAL_RCCEx_PeriphCLKConfig>
 800506e:	4603      	mov	r3, r0
 8005070:	2b00      	cmp	r3, #0
 8005072:	d001      	beq.n	8005078 <HAL_I2S_MspInit+0x58>
    {
      Error_Handler();
 8005074:	f7ff f834 	bl	80040e0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8005078:	2300      	movs	r3, #0
 800507a:	613b      	str	r3, [r7, #16]
 800507c:	4b27      	ldr	r3, [pc, #156]	; (800511c <HAL_I2S_MspInit+0xfc>)
 800507e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005080:	4a26      	ldr	r2, [pc, #152]	; (800511c <HAL_I2S_MspInit+0xfc>)
 8005082:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005086:	6413      	str	r3, [r2, #64]	; 0x40
 8005088:	4b24      	ldr	r3, [pc, #144]	; (800511c <HAL_I2S_MspInit+0xfc>)
 800508a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800508c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005090:	613b      	str	r3, [r7, #16]
 8005092:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005094:	2300      	movs	r3, #0
 8005096:	60fb      	str	r3, [r7, #12]
 8005098:	4b20      	ldr	r3, [pc, #128]	; (800511c <HAL_I2S_MspInit+0xfc>)
 800509a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800509c:	4a1f      	ldr	r2, [pc, #124]	; (800511c <HAL_I2S_MspInit+0xfc>)
 800509e:	f043 0301 	orr.w	r3, r3, #1
 80050a2:	6313      	str	r3, [r2, #48]	; 0x30
 80050a4:	4b1d      	ldr	r3, [pc, #116]	; (800511c <HAL_I2S_MspInit+0xfc>)
 80050a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050a8:	f003 0301 	and.w	r3, r3, #1
 80050ac:	60fb      	str	r3, [r7, #12]
 80050ae:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80050b0:	2300      	movs	r3, #0
 80050b2:	60bb      	str	r3, [r7, #8]
 80050b4:	4b19      	ldr	r3, [pc, #100]	; (800511c <HAL_I2S_MspInit+0xfc>)
 80050b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050b8:	4a18      	ldr	r2, [pc, #96]	; (800511c <HAL_I2S_MspInit+0xfc>)
 80050ba:	f043 0304 	orr.w	r3, r3, #4
 80050be:	6313      	str	r3, [r2, #48]	; 0x30
 80050c0:	4b16      	ldr	r3, [pc, #88]	; (800511c <HAL_I2S_MspInit+0xfc>)
 80050c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050c4:	f003 0304 	and.w	r3, r3, #4
 80050c8:	60bb      	str	r3, [r7, #8]
 80050ca:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80050cc:	2310      	movs	r3, #16
 80050ce:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80050d0:	2302      	movs	r3, #2
 80050d2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050d4:	2300      	movs	r3, #0
 80050d6:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80050d8:	2300      	movs	r3, #0
 80050da:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80050dc:	2306      	movs	r3, #6
 80050de:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80050e0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80050e4:	4619      	mov	r1, r3
 80050e6:	480e      	ldr	r0, [pc, #56]	; (8005120 <HAL_I2S_MspInit+0x100>)
 80050e8:	f000 fff2 	bl	80060d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80050ec:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 80050f0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80050f2:	2302      	movs	r3, #2
 80050f4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050f6:	2300      	movs	r3, #0
 80050f8:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80050fa:	2300      	movs	r3, #0
 80050fc:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80050fe:	2306      	movs	r3, #6
 8005100:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005102:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005106:	4619      	mov	r1, r3
 8005108:	4806      	ldr	r0, [pc, #24]	; (8005124 <HAL_I2S_MspInit+0x104>)
 800510a:	f000 ffe1 	bl	80060d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800510e:	bf00      	nop
 8005110:	3740      	adds	r7, #64	; 0x40
 8005112:	46bd      	mov	sp, r7
 8005114:	bd80      	pop	{r7, pc}
 8005116:	bf00      	nop
 8005118:	40003c00 	.word	0x40003c00
 800511c:	40023800 	.word	0x40023800
 8005120:	40020000 	.word	0x40020000
 8005124:	40020800 	.word	0x40020800

08005128 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	b090      	sub	sp, #64	; 0x40
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005130:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005134:	2200      	movs	r2, #0
 8005136:	601a      	str	r2, [r3, #0]
 8005138:	605a      	str	r2, [r3, #4]
 800513a:	609a      	str	r2, [r3, #8]
 800513c:	60da      	str	r2, [r3, #12]
 800513e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	4a98      	ldr	r2, [pc, #608]	; (80053a8 <HAL_SPI_MspInit+0x280>)
 8005146:	4293      	cmp	r3, r2
 8005148:	d12c      	bne.n	80051a4 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800514a:	2300      	movs	r3, #0
 800514c:	62bb      	str	r3, [r7, #40]	; 0x28
 800514e:	4b97      	ldr	r3, [pc, #604]	; (80053ac <HAL_SPI_MspInit+0x284>)
 8005150:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005152:	4a96      	ldr	r2, [pc, #600]	; (80053ac <HAL_SPI_MspInit+0x284>)
 8005154:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005158:	6453      	str	r3, [r2, #68]	; 0x44
 800515a:	4b94      	ldr	r3, [pc, #592]	; (80053ac <HAL_SPI_MspInit+0x284>)
 800515c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800515e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005162:	62bb      	str	r3, [r7, #40]	; 0x28
 8005164:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005166:	2300      	movs	r3, #0
 8005168:	627b      	str	r3, [r7, #36]	; 0x24
 800516a:	4b90      	ldr	r3, [pc, #576]	; (80053ac <HAL_SPI_MspInit+0x284>)
 800516c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800516e:	4a8f      	ldr	r2, [pc, #572]	; (80053ac <HAL_SPI_MspInit+0x284>)
 8005170:	f043 0301 	orr.w	r3, r3, #1
 8005174:	6313      	str	r3, [r2, #48]	; 0x30
 8005176:	4b8d      	ldr	r3, [pc, #564]	; (80053ac <HAL_SPI_MspInit+0x284>)
 8005178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800517a:	f003 0301 	and.w	r3, r3, #1
 800517e:	627b      	str	r3, [r7, #36]	; 0x24
 8005180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8005182:	23e0      	movs	r3, #224	; 0xe0
 8005184:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005186:	2302      	movs	r3, #2
 8005188:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800518a:	2300      	movs	r3, #0
 800518c:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800518e:	2303      	movs	r3, #3
 8005190:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8005192:	2305      	movs	r3, #5
 8005194:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005196:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800519a:	4619      	mov	r1, r3
 800519c:	4884      	ldr	r0, [pc, #528]	; (80053b0 <HAL_SPI_MspInit+0x288>)
 800519e:	f000 ff97 	bl	80060d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }

}
 80051a2:	e0fc      	b.n	800539e <HAL_SPI_MspInit+0x276>
  else if(hspi->Instance==SPI2)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	4a82      	ldr	r2, [pc, #520]	; (80053b4 <HAL_SPI_MspInit+0x28c>)
 80051aa:	4293      	cmp	r3, r2
 80051ac:	d14b      	bne.n	8005246 <HAL_SPI_MspInit+0x11e>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80051ae:	2300      	movs	r3, #0
 80051b0:	623b      	str	r3, [r7, #32]
 80051b2:	4b7e      	ldr	r3, [pc, #504]	; (80053ac <HAL_SPI_MspInit+0x284>)
 80051b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051b6:	4a7d      	ldr	r2, [pc, #500]	; (80053ac <HAL_SPI_MspInit+0x284>)
 80051b8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80051bc:	6413      	str	r3, [r2, #64]	; 0x40
 80051be:	4b7b      	ldr	r3, [pc, #492]	; (80053ac <HAL_SPI_MspInit+0x284>)
 80051c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80051c6:	623b      	str	r3, [r7, #32]
 80051c8:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80051ca:	2300      	movs	r3, #0
 80051cc:	61fb      	str	r3, [r7, #28]
 80051ce:	4b77      	ldr	r3, [pc, #476]	; (80053ac <HAL_SPI_MspInit+0x284>)
 80051d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051d2:	4a76      	ldr	r2, [pc, #472]	; (80053ac <HAL_SPI_MspInit+0x284>)
 80051d4:	f043 0304 	orr.w	r3, r3, #4
 80051d8:	6313      	str	r3, [r2, #48]	; 0x30
 80051da:	4b74      	ldr	r3, [pc, #464]	; (80053ac <HAL_SPI_MspInit+0x284>)
 80051dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051de:	f003 0304 	and.w	r3, r3, #4
 80051e2:	61fb      	str	r3, [r7, #28]
 80051e4:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80051e6:	2300      	movs	r3, #0
 80051e8:	61bb      	str	r3, [r7, #24]
 80051ea:	4b70      	ldr	r3, [pc, #448]	; (80053ac <HAL_SPI_MspInit+0x284>)
 80051ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051ee:	4a6f      	ldr	r2, [pc, #444]	; (80053ac <HAL_SPI_MspInit+0x284>)
 80051f0:	f043 0302 	orr.w	r3, r3, #2
 80051f4:	6313      	str	r3, [r2, #48]	; 0x30
 80051f6:	4b6d      	ldr	r3, [pc, #436]	; (80053ac <HAL_SPI_MspInit+0x284>)
 80051f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051fa:	f003 0302 	and.w	r3, r3, #2
 80051fe:	61bb      	str	r3, [r7, #24]
 8005200:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8005202:	2304      	movs	r3, #4
 8005204:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005206:	2302      	movs	r3, #2
 8005208:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800520a:	2300      	movs	r3, #0
 800520c:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800520e:	2303      	movs	r3, #3
 8005210:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8005212:	2305      	movs	r3, #5
 8005214:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005216:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800521a:	4619      	mov	r1, r3
 800521c:	4866      	ldr	r0, [pc, #408]	; (80053b8 <HAL_SPI_MspInit+0x290>)
 800521e:	f000 ff57 	bl	80060d0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8005222:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8005226:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005228:	2302      	movs	r3, #2
 800522a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800522c:	2300      	movs	r3, #0
 800522e:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005230:	2303      	movs	r3, #3
 8005232:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8005234:	2305      	movs	r3, #5
 8005236:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005238:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800523c:	4619      	mov	r1, r3
 800523e:	485f      	ldr	r0, [pc, #380]	; (80053bc <HAL_SPI_MspInit+0x294>)
 8005240:	f000 ff46 	bl	80060d0 <HAL_GPIO_Init>
}
 8005244:	e0ab      	b.n	800539e <HAL_SPI_MspInit+0x276>
  else if(hspi->Instance==SPI5)
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	4a5d      	ldr	r2, [pc, #372]	; (80053c0 <HAL_SPI_MspInit+0x298>)
 800524c:	4293      	cmp	r3, r2
 800524e:	f040 80a6 	bne.w	800539e <HAL_SPI_MspInit+0x276>
    __HAL_RCC_SPI5_CLK_ENABLE();
 8005252:	2300      	movs	r3, #0
 8005254:	617b      	str	r3, [r7, #20]
 8005256:	4b55      	ldr	r3, [pc, #340]	; (80053ac <HAL_SPI_MspInit+0x284>)
 8005258:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800525a:	4a54      	ldr	r2, [pc, #336]	; (80053ac <HAL_SPI_MspInit+0x284>)
 800525c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005260:	6453      	str	r3, [r2, #68]	; 0x44
 8005262:	4b52      	ldr	r3, [pc, #328]	; (80053ac <HAL_SPI_MspInit+0x284>)
 8005264:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005266:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800526a:	617b      	str	r3, [r7, #20]
 800526c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800526e:	2300      	movs	r3, #0
 8005270:	613b      	str	r3, [r7, #16]
 8005272:	4b4e      	ldr	r3, [pc, #312]	; (80053ac <HAL_SPI_MspInit+0x284>)
 8005274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005276:	4a4d      	ldr	r2, [pc, #308]	; (80053ac <HAL_SPI_MspInit+0x284>)
 8005278:	f043 0310 	orr.w	r3, r3, #16
 800527c:	6313      	str	r3, [r2, #48]	; 0x30
 800527e:	4b4b      	ldr	r3, [pc, #300]	; (80053ac <HAL_SPI_MspInit+0x284>)
 8005280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005282:	f003 0310 	and.w	r3, r3, #16
 8005286:	613b      	str	r3, [r7, #16]
 8005288:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800528a:	2300      	movs	r3, #0
 800528c:	60fb      	str	r3, [r7, #12]
 800528e:	4b47      	ldr	r3, [pc, #284]	; (80053ac <HAL_SPI_MspInit+0x284>)
 8005290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005292:	4a46      	ldr	r2, [pc, #280]	; (80053ac <HAL_SPI_MspInit+0x284>)
 8005294:	f043 0302 	orr.w	r3, r3, #2
 8005298:	6313      	str	r3, [r2, #48]	; 0x30
 800529a:	4b44      	ldr	r3, [pc, #272]	; (80053ac <HAL_SPI_MspInit+0x284>)
 800529c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800529e:	f003 0302 	and.w	r3, r3, #2
 80052a2:	60fb      	str	r3, [r7, #12]
 80052a4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80052a6:	2360      	movs	r3, #96	; 0x60
 80052a8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80052aa:	2302      	movs	r3, #2
 80052ac:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80052ae:	2300      	movs	r3, #0
 80052b0:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80052b2:	2303      	movs	r3, #3
 80052b4:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI5;
 80052b6:	2306      	movs	r3, #6
 80052b8:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80052ba:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80052be:	4619      	mov	r1, r3
 80052c0:	4840      	ldr	r0, [pc, #256]	; (80053c4 <HAL_SPI_MspInit+0x29c>)
 80052c2:	f000 ff05 	bl	80060d0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80052c6:	2301      	movs	r3, #1
 80052c8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80052ca:	2302      	movs	r3, #2
 80052cc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80052ce:	2300      	movs	r3, #0
 80052d0:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80052d2:	2303      	movs	r3, #3
 80052d4:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI5;
 80052d6:	2306      	movs	r3, #6
 80052d8:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80052da:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80052de:	4619      	mov	r1, r3
 80052e0:	4836      	ldr	r0, [pc, #216]	; (80053bc <HAL_SPI_MspInit+0x294>)
 80052e2:	f000 fef5 	bl	80060d0 <HAL_GPIO_Init>
    hdma_spi5_rx.Instance = DMA2_Stream3;
 80052e6:	4b38      	ldr	r3, [pc, #224]	; (80053c8 <HAL_SPI_MspInit+0x2a0>)
 80052e8:	4a38      	ldr	r2, [pc, #224]	; (80053cc <HAL_SPI_MspInit+0x2a4>)
 80052ea:	601a      	str	r2, [r3, #0]
    hdma_spi5_rx.Init.Channel = DMA_CHANNEL_2;
 80052ec:	4b36      	ldr	r3, [pc, #216]	; (80053c8 <HAL_SPI_MspInit+0x2a0>)
 80052ee:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80052f2:	605a      	str	r2, [r3, #4]
    hdma_spi5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80052f4:	4b34      	ldr	r3, [pc, #208]	; (80053c8 <HAL_SPI_MspInit+0x2a0>)
 80052f6:	2200      	movs	r2, #0
 80052f8:	609a      	str	r2, [r3, #8]
    hdma_spi5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80052fa:	4b33      	ldr	r3, [pc, #204]	; (80053c8 <HAL_SPI_MspInit+0x2a0>)
 80052fc:	2200      	movs	r2, #0
 80052fe:	60da      	str	r2, [r3, #12]
    hdma_spi5_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005300:	4b31      	ldr	r3, [pc, #196]	; (80053c8 <HAL_SPI_MspInit+0x2a0>)
 8005302:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005306:	611a      	str	r2, [r3, #16]
    hdma_spi5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005308:	4b2f      	ldr	r3, [pc, #188]	; (80053c8 <HAL_SPI_MspInit+0x2a0>)
 800530a:	2200      	movs	r2, #0
 800530c:	615a      	str	r2, [r3, #20]
    hdma_spi5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800530e:	4b2e      	ldr	r3, [pc, #184]	; (80053c8 <HAL_SPI_MspInit+0x2a0>)
 8005310:	2200      	movs	r2, #0
 8005312:	619a      	str	r2, [r3, #24]
    hdma_spi5_rx.Init.Mode = DMA_NORMAL;
 8005314:	4b2c      	ldr	r3, [pc, #176]	; (80053c8 <HAL_SPI_MspInit+0x2a0>)
 8005316:	2200      	movs	r2, #0
 8005318:	61da      	str	r2, [r3, #28]
    hdma_spi5_rx.Init.Priority = DMA_PRIORITY_LOW;
 800531a:	4b2b      	ldr	r3, [pc, #172]	; (80053c8 <HAL_SPI_MspInit+0x2a0>)
 800531c:	2200      	movs	r2, #0
 800531e:	621a      	str	r2, [r3, #32]
    hdma_spi5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005320:	4b29      	ldr	r3, [pc, #164]	; (80053c8 <HAL_SPI_MspInit+0x2a0>)
 8005322:	2200      	movs	r2, #0
 8005324:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi5_rx) != HAL_OK)
 8005326:	4828      	ldr	r0, [pc, #160]	; (80053c8 <HAL_SPI_MspInit+0x2a0>)
 8005328:	f000 fb62 	bl	80059f0 <HAL_DMA_Init>
 800532c:	4603      	mov	r3, r0
 800532e:	2b00      	cmp	r3, #0
 8005330:	d001      	beq.n	8005336 <HAL_SPI_MspInit+0x20e>
      Error_Handler();
 8005332:	f7fe fed5 	bl	80040e0 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi5_rx);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	4a23      	ldr	r2, [pc, #140]	; (80053c8 <HAL_SPI_MspInit+0x2a0>)
 800533a:	64da      	str	r2, [r3, #76]	; 0x4c
 800533c:	4a22      	ldr	r2, [pc, #136]	; (80053c8 <HAL_SPI_MspInit+0x2a0>)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_spi5_tx.Instance = DMA2_Stream4;
 8005342:	4b23      	ldr	r3, [pc, #140]	; (80053d0 <HAL_SPI_MspInit+0x2a8>)
 8005344:	4a23      	ldr	r2, [pc, #140]	; (80053d4 <HAL_SPI_MspInit+0x2ac>)
 8005346:	601a      	str	r2, [r3, #0]
    hdma_spi5_tx.Init.Channel = DMA_CHANNEL_2;
 8005348:	4b21      	ldr	r3, [pc, #132]	; (80053d0 <HAL_SPI_MspInit+0x2a8>)
 800534a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800534e:	605a      	str	r2, [r3, #4]
    hdma_spi5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005350:	4b1f      	ldr	r3, [pc, #124]	; (80053d0 <HAL_SPI_MspInit+0x2a8>)
 8005352:	2240      	movs	r2, #64	; 0x40
 8005354:	609a      	str	r2, [r3, #8]
    hdma_spi5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005356:	4b1e      	ldr	r3, [pc, #120]	; (80053d0 <HAL_SPI_MspInit+0x2a8>)
 8005358:	2200      	movs	r2, #0
 800535a:	60da      	str	r2, [r3, #12]
    hdma_spi5_tx.Init.MemInc = DMA_MINC_ENABLE;
 800535c:	4b1c      	ldr	r3, [pc, #112]	; (80053d0 <HAL_SPI_MspInit+0x2a8>)
 800535e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005362:	611a      	str	r2, [r3, #16]
    hdma_spi5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005364:	4b1a      	ldr	r3, [pc, #104]	; (80053d0 <HAL_SPI_MspInit+0x2a8>)
 8005366:	2200      	movs	r2, #0
 8005368:	615a      	str	r2, [r3, #20]
    hdma_spi5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800536a:	4b19      	ldr	r3, [pc, #100]	; (80053d0 <HAL_SPI_MspInit+0x2a8>)
 800536c:	2200      	movs	r2, #0
 800536e:	619a      	str	r2, [r3, #24]
    hdma_spi5_tx.Init.Mode = DMA_NORMAL;
 8005370:	4b17      	ldr	r3, [pc, #92]	; (80053d0 <HAL_SPI_MspInit+0x2a8>)
 8005372:	2200      	movs	r2, #0
 8005374:	61da      	str	r2, [r3, #28]
    hdma_spi5_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005376:	4b16      	ldr	r3, [pc, #88]	; (80053d0 <HAL_SPI_MspInit+0x2a8>)
 8005378:	2200      	movs	r2, #0
 800537a:	621a      	str	r2, [r3, #32]
    hdma_spi5_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800537c:	4b14      	ldr	r3, [pc, #80]	; (80053d0 <HAL_SPI_MspInit+0x2a8>)
 800537e:	2200      	movs	r2, #0
 8005380:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi5_tx) != HAL_OK)
 8005382:	4813      	ldr	r0, [pc, #76]	; (80053d0 <HAL_SPI_MspInit+0x2a8>)
 8005384:	f000 fb34 	bl	80059f0 <HAL_DMA_Init>
 8005388:	4603      	mov	r3, r0
 800538a:	2b00      	cmp	r3, #0
 800538c:	d001      	beq.n	8005392 <HAL_SPI_MspInit+0x26a>
      Error_Handler();
 800538e:	f7fe fea7 	bl	80040e0 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi5_tx);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	4a0e      	ldr	r2, [pc, #56]	; (80053d0 <HAL_SPI_MspInit+0x2a8>)
 8005396:	649a      	str	r2, [r3, #72]	; 0x48
 8005398:	4a0d      	ldr	r2, [pc, #52]	; (80053d0 <HAL_SPI_MspInit+0x2a8>)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	6393      	str	r3, [r2, #56]	; 0x38
}
 800539e:	bf00      	nop
 80053a0:	3740      	adds	r7, #64	; 0x40
 80053a2:	46bd      	mov	sp, r7
 80053a4:	bd80      	pop	{r7, pc}
 80053a6:	bf00      	nop
 80053a8:	40013000 	.word	0x40013000
 80053ac:	40023800 	.word	0x40023800
 80053b0:	40020000 	.word	0x40020000
 80053b4:	40003800 	.word	0x40003800
 80053b8:	40020800 	.word	0x40020800
 80053bc:	40020400 	.word	0x40020400
 80053c0:	40015000 	.word	0x40015000
 80053c4:	40021000 	.word	0x40021000
 80053c8:	200056f0 	.word	0x200056f0
 80053cc:	40026458 	.word	0x40026458
 80053d0:	2000580c 	.word	0x2000580c
 80053d4:	40026470 	.word	0x40026470

080053d8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80053d8:	b580      	push	{r7, lr}
 80053da:	b086      	sub	sp, #24
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053e8:	d116      	bne.n	8005418 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80053ea:	2300      	movs	r3, #0
 80053ec:	617b      	str	r3, [r7, #20]
 80053ee:	4b20      	ldr	r3, [pc, #128]	; (8005470 <HAL_TIM_Base_MspInit+0x98>)
 80053f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053f2:	4a1f      	ldr	r2, [pc, #124]	; (8005470 <HAL_TIM_Base_MspInit+0x98>)
 80053f4:	f043 0301 	orr.w	r3, r3, #1
 80053f8:	6413      	str	r3, [r2, #64]	; 0x40
 80053fa:	4b1d      	ldr	r3, [pc, #116]	; (8005470 <HAL_TIM_Base_MspInit+0x98>)
 80053fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053fe:	f003 0301 	and.w	r3, r3, #1
 8005402:	617b      	str	r3, [r7, #20]
 8005404:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8005406:	2200      	movs	r2, #0
 8005408:	2105      	movs	r1, #5
 800540a:	201c      	movs	r0, #28
 800540c:	f000 fac6 	bl	800599c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8005410:	201c      	movs	r0, #28
 8005412:	f000 fadf 	bl	80059d4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8005416:	e026      	b.n	8005466 <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM3)
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	4a15      	ldr	r2, [pc, #84]	; (8005474 <HAL_TIM_Base_MspInit+0x9c>)
 800541e:	4293      	cmp	r3, r2
 8005420:	d10e      	bne.n	8005440 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005422:	2300      	movs	r3, #0
 8005424:	613b      	str	r3, [r7, #16]
 8005426:	4b12      	ldr	r3, [pc, #72]	; (8005470 <HAL_TIM_Base_MspInit+0x98>)
 8005428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800542a:	4a11      	ldr	r2, [pc, #68]	; (8005470 <HAL_TIM_Base_MspInit+0x98>)
 800542c:	f043 0302 	orr.w	r3, r3, #2
 8005430:	6413      	str	r3, [r2, #64]	; 0x40
 8005432:	4b0f      	ldr	r3, [pc, #60]	; (8005470 <HAL_TIM_Base_MspInit+0x98>)
 8005434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005436:	f003 0302 	and.w	r3, r3, #2
 800543a:	613b      	str	r3, [r7, #16]
 800543c:	693b      	ldr	r3, [r7, #16]
}
 800543e:	e012      	b.n	8005466 <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM5)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	4a0c      	ldr	r2, [pc, #48]	; (8005478 <HAL_TIM_Base_MspInit+0xa0>)
 8005446:	4293      	cmp	r3, r2
 8005448:	d10d      	bne.n	8005466 <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800544a:	2300      	movs	r3, #0
 800544c:	60fb      	str	r3, [r7, #12]
 800544e:	4b08      	ldr	r3, [pc, #32]	; (8005470 <HAL_TIM_Base_MspInit+0x98>)
 8005450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005452:	4a07      	ldr	r2, [pc, #28]	; (8005470 <HAL_TIM_Base_MspInit+0x98>)
 8005454:	f043 0308 	orr.w	r3, r3, #8
 8005458:	6413      	str	r3, [r2, #64]	; 0x40
 800545a:	4b05      	ldr	r3, [pc, #20]	; (8005470 <HAL_TIM_Base_MspInit+0x98>)
 800545c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800545e:	f003 0308 	and.w	r3, r3, #8
 8005462:	60fb      	str	r3, [r7, #12]
 8005464:	68fb      	ldr	r3, [r7, #12]
}
 8005466:	bf00      	nop
 8005468:	3718      	adds	r7, #24
 800546a:	46bd      	mov	sp, r7
 800546c:	bd80      	pop	{r7, pc}
 800546e:	bf00      	nop
 8005470:	40023800 	.word	0x40023800
 8005474:	40000400 	.word	0x40000400
 8005478:	40000c00 	.word	0x40000c00

0800547c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800547c:	b580      	push	{r7, lr}
 800547e:	b08a      	sub	sp, #40	; 0x28
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005484:	f107 0314 	add.w	r3, r7, #20
 8005488:	2200      	movs	r2, #0
 800548a:	601a      	str	r2, [r3, #0]
 800548c:	605a      	str	r2, [r3, #4]
 800548e:	609a      	str	r2, [r3, #8]
 8005490:	60da      	str	r2, [r3, #12]
 8005492:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800549c:	d11e      	bne.n	80054dc <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800549e:	2300      	movs	r3, #0
 80054a0:	613b      	str	r3, [r7, #16]
 80054a2:	4b22      	ldr	r3, [pc, #136]	; (800552c <HAL_TIM_MspPostInit+0xb0>)
 80054a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054a6:	4a21      	ldr	r2, [pc, #132]	; (800552c <HAL_TIM_MspPostInit+0xb0>)
 80054a8:	f043 0301 	orr.w	r3, r3, #1
 80054ac:	6313      	str	r3, [r2, #48]	; 0x30
 80054ae:	4b1f      	ldr	r3, [pc, #124]	; (800552c <HAL_TIM_MspPostInit+0xb0>)
 80054b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054b2:	f003 0301 	and.w	r3, r3, #1
 80054b6:	613b      	str	r3, [r7, #16]
 80054b8:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = me_rb_Pin|me_lb_Pin|me_lf_Pin;
 80054ba:	230e      	movs	r3, #14
 80054bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80054be:	2302      	movs	r3, #2
 80054c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054c2:	2300      	movs	r3, #0
 80054c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80054c6:	2300      	movs	r3, #0
 80054c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80054ca:	2301      	movs	r3, #1
 80054cc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80054ce:	f107 0314 	add.w	r3, r7, #20
 80054d2:	4619      	mov	r1, r3
 80054d4:	4816      	ldr	r0, [pc, #88]	; (8005530 <HAL_TIM_MspPostInit+0xb4>)
 80054d6:	f000 fdfb 	bl	80060d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80054da:	e023      	b.n	8005524 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM3)
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	4a14      	ldr	r2, [pc, #80]	; (8005534 <HAL_TIM_MspPostInit+0xb8>)
 80054e2:	4293      	cmp	r3, r2
 80054e4:	d11e      	bne.n	8005524 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80054e6:	2300      	movs	r3, #0
 80054e8:	60fb      	str	r3, [r7, #12]
 80054ea:	4b10      	ldr	r3, [pc, #64]	; (800552c <HAL_TIM_MspPostInit+0xb0>)
 80054ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054ee:	4a0f      	ldr	r2, [pc, #60]	; (800552c <HAL_TIM_MspPostInit+0xb0>)
 80054f0:	f043 0304 	orr.w	r3, r3, #4
 80054f4:	6313      	str	r3, [r2, #48]	; 0x30
 80054f6:	4b0d      	ldr	r3, [pc, #52]	; (800552c <HAL_TIM_MspPostInit+0xb0>)
 80054f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054fa:	f003 0304 	and.w	r3, r3, #4
 80054fe:	60fb      	str	r3, [r7, #12]
 8005500:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005502:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005506:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005508:	2302      	movs	r3, #2
 800550a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800550c:	2300      	movs	r3, #0
 800550e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005510:	2300      	movs	r3, #0
 8005512:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005514:	2302      	movs	r3, #2
 8005516:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005518:	f107 0314 	add.w	r3, r7, #20
 800551c:	4619      	mov	r1, r3
 800551e:	4806      	ldr	r0, [pc, #24]	; (8005538 <HAL_TIM_MspPostInit+0xbc>)
 8005520:	f000 fdd6 	bl	80060d0 <HAL_GPIO_Init>
}
 8005524:	bf00      	nop
 8005526:	3728      	adds	r7, #40	; 0x28
 8005528:	46bd      	mov	sp, r7
 800552a:	bd80      	pop	{r7, pc}
 800552c:	40023800 	.word	0x40023800
 8005530:	40020000 	.word	0x40020000
 8005534:	40000400 	.word	0x40000400
 8005538:	40020800 	.word	0x40020800

0800553c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800553c:	b580      	push	{r7, lr}
 800553e:	b08c      	sub	sp, #48	; 0x30
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8005544:	2300      	movs	r3, #0
 8005546:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8005548:	2300      	movs	r3, #0
 800554a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM11 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, TickPriority ,0);
 800554c:	2200      	movs	r2, #0
 800554e:	6879      	ldr	r1, [r7, #4]
 8005550:	201a      	movs	r0, #26
 8005552:	f000 fa23 	bl	800599c <HAL_NVIC_SetPriority>

  /* Enable the TIM11 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8005556:	201a      	movs	r0, #26
 8005558:	f000 fa3c 	bl	80059d4 <HAL_NVIC_EnableIRQ>

  /* Enable TIM11 clock */
  __HAL_RCC_TIM11_CLK_ENABLE();
 800555c:	2300      	movs	r3, #0
 800555e:	60fb      	str	r3, [r7, #12]
 8005560:	4b1e      	ldr	r3, [pc, #120]	; (80055dc <HAL_InitTick+0xa0>)
 8005562:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005564:	4a1d      	ldr	r2, [pc, #116]	; (80055dc <HAL_InitTick+0xa0>)
 8005566:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800556a:	6453      	str	r3, [r2, #68]	; 0x44
 800556c:	4b1b      	ldr	r3, [pc, #108]	; (80055dc <HAL_InitTick+0xa0>)
 800556e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005570:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005574:	60fb      	str	r3, [r7, #12]
 8005576:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8005578:	f107 0210 	add.w	r2, r7, #16
 800557c:	f107 0314 	add.w	r3, r7, #20
 8005580:	4611      	mov	r1, r2
 8005582:	4618      	mov	r0, r3
 8005584:	f004 f9e4 	bl	8009950 <HAL_RCC_GetClockConfig>

  /* Compute TIM11 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8005588:	f004 f9ce 	bl	8009928 <HAL_RCC_GetPCLK2Freq>
 800558c:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM11 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800558e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005590:	4a13      	ldr	r2, [pc, #76]	; (80055e0 <HAL_InitTick+0xa4>)
 8005592:	fba2 2303 	umull	r2, r3, r2, r3
 8005596:	0c9b      	lsrs	r3, r3, #18
 8005598:	3b01      	subs	r3, #1
 800559a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM11 */
  htim11.Instance = TIM11;
 800559c:	4b11      	ldr	r3, [pc, #68]	; (80055e4 <HAL_InitTick+0xa8>)
 800559e:	4a12      	ldr	r2, [pc, #72]	; (80055e8 <HAL_InitTick+0xac>)
 80055a0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM11CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim11.Init.Period = (1000000U / 1000U) - 1U;
 80055a2:	4b10      	ldr	r3, [pc, #64]	; (80055e4 <HAL_InitTick+0xa8>)
 80055a4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80055a8:	60da      	str	r2, [r3, #12]
  htim11.Init.Prescaler = uwPrescalerValue;
 80055aa:	4a0e      	ldr	r2, [pc, #56]	; (80055e4 <HAL_InitTick+0xa8>)
 80055ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055ae:	6053      	str	r3, [r2, #4]
  htim11.Init.ClockDivision = 0;
 80055b0:	4b0c      	ldr	r3, [pc, #48]	; (80055e4 <HAL_InitTick+0xa8>)
 80055b2:	2200      	movs	r2, #0
 80055b4:	611a      	str	r2, [r3, #16]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80055b6:	4b0b      	ldr	r3, [pc, #44]	; (80055e4 <HAL_InitTick+0xa8>)
 80055b8:	2200      	movs	r2, #0
 80055ba:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim11) == HAL_OK)
 80055bc:	4809      	ldr	r0, [pc, #36]	; (80055e4 <HAL_InitTick+0xa8>)
 80055be:	f005 faf3 	bl	800aba8 <HAL_TIM_Base_Init>
 80055c2:	4603      	mov	r3, r0
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d104      	bne.n	80055d2 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim11);
 80055c8:	4806      	ldr	r0, [pc, #24]	; (80055e4 <HAL_InitTick+0xa8>)
 80055ca:	f005 fb97 	bl	800acfc <HAL_TIM_Base_Start_IT>
 80055ce:	4603      	mov	r3, r0
 80055d0:	e000      	b.n	80055d4 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 80055d2:	2301      	movs	r3, #1
}
 80055d4:	4618      	mov	r0, r3
 80055d6:	3730      	adds	r7, #48	; 0x30
 80055d8:	46bd      	mov	sp, r7
 80055da:	bd80      	pop	{r7, pc}
 80055dc:	40023800 	.word	0x40023800
 80055e0:	431bde83 	.word	0x431bde83
 80055e4:	20005974 	.word	0x20005974
 80055e8:	40014800 	.word	0x40014800

080055ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80055ec:	b480      	push	{r7}
 80055ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80055f0:	e7fe      	b.n	80055f0 <NMI_Handler+0x4>

080055f2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80055f2:	b480      	push	{r7}
 80055f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80055f6:	e7fe      	b.n	80055f6 <HardFault_Handler+0x4>

080055f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80055f8:	b480      	push	{r7}
 80055fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80055fc:	e7fe      	b.n	80055fc <MemManage_Handler+0x4>

080055fe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80055fe:	b480      	push	{r7}
 8005600:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005602:	e7fe      	b.n	8005602 <BusFault_Handler+0x4>

08005604 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005604:	b480      	push	{r7}
 8005606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005608:	e7fe      	b.n	8005608 <UsageFault_Handler+0x4>

0800560a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800560a:	b480      	push	{r7}
 800560c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800560e:	bf00      	nop
 8005610:	46bd      	mov	sp, r7
 8005612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005616:	4770      	bx	lr

08005618 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8005618:	b580      	push	{r7, lr}
 800561a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 800561c:	2002      	movs	r0, #2
 800561e:	f000 ff27 	bl	8006470 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8005622:	bf00      	nop
 8005624:	bd80      	pop	{r7, pc}

08005626 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8005626:	b580      	push	{r7, lr}
 8005628:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 800562a:	2004      	movs	r0, #4
 800562c:	f000 ff20 	bl	8006470 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8005630:	bf00      	nop
 8005632:	bd80      	pop	{r7, pc}

08005634 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8005634:	b580      	push	{r7, lr}
 8005636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8005638:	2008      	movs	r0, #8
 800563a:	f000 ff19 	bl	8006470 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 800563e:	bf00      	nop
 8005640:	bd80      	pop	{r7, pc}

08005642 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8005642:	b580      	push	{r7, lr}
 8005644:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8005646:	2010      	movs	r0, #16
 8005648:	f000 ff12 	bl	8006470 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 800564c:	bf00      	nop
 800564e:	bd80      	pop	{r7, pc}

08005650 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8005650:	b580      	push	{r7, lr}
 8005652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8005654:	2020      	movs	r0, #32
 8005656:	f000 ff0b 	bl	8006470 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 800565a:	2080      	movs	r0, #128	; 0x80
 800565c:	f000 ff08 	bl	8006470 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8005660:	f44f 7080 	mov.w	r0, #256	; 0x100
 8005664:	f000 ff04 	bl	8006470 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8005668:	bf00      	nop
 800566a:	bd80      	pop	{r7, pc}

0800566c <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 800566c:	b580      	push	{r7, lr}
 800566e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8005670:	4802      	ldr	r0, [pc, #8]	; (800567c <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8005672:	f005 fcaf 	bl	800afd4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8005676:	bf00      	nop
 8005678:	bd80      	pop	{r7, pc}
 800567a:	bf00      	nop
 800567c:	20005974 	.word	0x20005974

08005680 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8005680:	b580      	push	{r7, lr}
 8005682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8005684:	4802      	ldr	r0, [pc, #8]	; (8005690 <TIM2_IRQHandler+0x10>)
 8005686:	f005 fca5 	bl	800afd4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800568a:	bf00      	nop
 800568c:	bd80      	pop	{r7, pc}
 800568e:	bf00      	nop
 8005690:	200058c4 	.word	0x200058c4

08005694 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8005694:	b580      	push	{r7, lr}
 8005696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8005698:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800569c:	f000 fee8 	bl	8006470 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 80056a0:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80056a4:	f000 fee4 	bl	8006470 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80056a8:	bf00      	nop
 80056aa:	bd80      	pop	{r7, pc}

080056ac <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80056ac:	b580      	push	{r7, lr}
 80056ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi5_rx);
 80056b0:	4802      	ldr	r0, [pc, #8]	; (80056bc <DMA2_Stream3_IRQHandler+0x10>)
 80056b2:	f000 faa3 	bl	8005bfc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80056b6:	bf00      	nop
 80056b8:	bd80      	pop	{r7, pc}
 80056ba:	bf00      	nop
 80056bc:	200056f0 	.word	0x200056f0

080056c0 <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 80056c0:	b580      	push	{r7, lr}
 80056c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi5_tx);
 80056c4:	4802      	ldr	r0, [pc, #8]	; (80056d0 <DMA2_Stream4_IRQHandler+0x10>)
 80056c6:	f000 fa99 	bl	8005bfc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 80056ca:	bf00      	nop
 80056cc:	bd80      	pop	{r7, pc}
 80056ce:	bf00      	nop
 80056d0:	2000580c 	.word	0x2000580c

080056d4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80056d4:	b580      	push	{r7, lr}
 80056d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80056d8:	4802      	ldr	r0, [pc, #8]	; (80056e4 <OTG_FS_IRQHandler+0x10>)
 80056da:	f002 fc91 	bl	8008000 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80056de:	bf00      	nop
 80056e0:	bd80      	pop	{r7, pc}
 80056e2:	bf00      	nop
 80056e4:	20006ed0 	.word	0x20006ed0

080056e8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80056e8:	b480      	push	{r7}
 80056ea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80056ec:	4b06      	ldr	r3, [pc, #24]	; (8005708 <SystemInit+0x20>)
 80056ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056f2:	4a05      	ldr	r2, [pc, #20]	; (8005708 <SystemInit+0x20>)
 80056f4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80056f8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80056fc:	bf00      	nop
 80056fe:	46bd      	mov	sp, r7
 8005700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005704:	4770      	bx	lr
 8005706:	bf00      	nop
 8005708:	e000ed00 	.word	0xe000ed00

0800570c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800570c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005744 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005710:	480d      	ldr	r0, [pc, #52]	; (8005748 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8005712:	490e      	ldr	r1, [pc, #56]	; (800574c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8005714:	4a0e      	ldr	r2, [pc, #56]	; (8005750 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8005716:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005718:	e002      	b.n	8005720 <LoopCopyDataInit>

0800571a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800571a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800571c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800571e:	3304      	adds	r3, #4

08005720 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005720:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005722:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005724:	d3f9      	bcc.n	800571a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005726:	4a0b      	ldr	r2, [pc, #44]	; (8005754 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8005728:	4c0b      	ldr	r4, [pc, #44]	; (8005758 <LoopFillZerobss+0x26>)
  movs r3, #0
 800572a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800572c:	e001      	b.n	8005732 <LoopFillZerobss>

0800572e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800572e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005730:	3204      	adds	r2, #4

08005732 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005732:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005734:	d3fb      	bcc.n	800572e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8005736:	f7ff ffd7 	bl	80056e8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800573a:	f00c fd13 	bl	8012164 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800573e:	f7fd f869 	bl	8002814 <main>
  bx  lr    
 8005742:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8005744:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005748:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800574c:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 8005750:	08014220 	.word	0x08014220
  ldr r2, =_sbss
 8005754:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 8005758:	200072d8 	.word	0x200072d8

0800575c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800575c:	e7fe      	b.n	800575c <ADC_IRQHandler>
	...

08005760 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005760:	b580      	push	{r7, lr}
 8005762:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005764:	4b0e      	ldr	r3, [pc, #56]	; (80057a0 <HAL_Init+0x40>)
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	4a0d      	ldr	r2, [pc, #52]	; (80057a0 <HAL_Init+0x40>)
 800576a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800576e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005770:	4b0b      	ldr	r3, [pc, #44]	; (80057a0 <HAL_Init+0x40>)
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	4a0a      	ldr	r2, [pc, #40]	; (80057a0 <HAL_Init+0x40>)
 8005776:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800577a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800577c:	4b08      	ldr	r3, [pc, #32]	; (80057a0 <HAL_Init+0x40>)
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	4a07      	ldr	r2, [pc, #28]	; (80057a0 <HAL_Init+0x40>)
 8005782:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005786:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005788:	2003      	movs	r0, #3
 800578a:	f000 f8fc 	bl	8005986 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800578e:	200f      	movs	r0, #15
 8005790:	f7ff fed4 	bl	800553c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005794:	f7ff fbd0 	bl	8004f38 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005798:	2300      	movs	r3, #0
}
 800579a:	4618      	mov	r0, r3
 800579c:	bd80      	pop	{r7, pc}
 800579e:	bf00      	nop
 80057a0:	40023c00 	.word	0x40023c00

080057a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80057a4:	b480      	push	{r7}
 80057a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80057a8:	4b06      	ldr	r3, [pc, #24]	; (80057c4 <HAL_IncTick+0x20>)
 80057aa:	781b      	ldrb	r3, [r3, #0]
 80057ac:	461a      	mov	r2, r3
 80057ae:	4b06      	ldr	r3, [pc, #24]	; (80057c8 <HAL_IncTick+0x24>)
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	4413      	add	r3, r2
 80057b4:	4a04      	ldr	r2, [pc, #16]	; (80057c8 <HAL_IncTick+0x24>)
 80057b6:	6013      	str	r3, [r2, #0]
}
 80057b8:	bf00      	nop
 80057ba:	46bd      	mov	sp, r7
 80057bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c0:	4770      	bx	lr
 80057c2:	bf00      	nop
 80057c4:	20000014 	.word	0x20000014
 80057c8:	200059bc 	.word	0x200059bc

080057cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80057cc:	b480      	push	{r7}
 80057ce:	af00      	add	r7, sp, #0
  return uwTick;
 80057d0:	4b03      	ldr	r3, [pc, #12]	; (80057e0 <HAL_GetTick+0x14>)
 80057d2:	681b      	ldr	r3, [r3, #0]
}
 80057d4:	4618      	mov	r0, r3
 80057d6:	46bd      	mov	sp, r7
 80057d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057dc:	4770      	bx	lr
 80057de:	bf00      	nop
 80057e0:	200059bc 	.word	0x200059bc

080057e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80057e4:	b580      	push	{r7, lr}
 80057e6:	b084      	sub	sp, #16
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80057ec:	f7ff ffee 	bl	80057cc <HAL_GetTick>
 80057f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057fc:	d005      	beq.n	800580a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80057fe:	4b0a      	ldr	r3, [pc, #40]	; (8005828 <HAL_Delay+0x44>)
 8005800:	781b      	ldrb	r3, [r3, #0]
 8005802:	461a      	mov	r2, r3
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	4413      	add	r3, r2
 8005808:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800580a:	bf00      	nop
 800580c:	f7ff ffde 	bl	80057cc <HAL_GetTick>
 8005810:	4602      	mov	r2, r0
 8005812:	68bb      	ldr	r3, [r7, #8]
 8005814:	1ad3      	subs	r3, r2, r3
 8005816:	68fa      	ldr	r2, [r7, #12]
 8005818:	429a      	cmp	r2, r3
 800581a:	d8f7      	bhi.n	800580c <HAL_Delay+0x28>
  {
  }
}
 800581c:	bf00      	nop
 800581e:	bf00      	nop
 8005820:	3710      	adds	r7, #16
 8005822:	46bd      	mov	sp, r7
 8005824:	bd80      	pop	{r7, pc}
 8005826:	bf00      	nop
 8005828:	20000014 	.word	0x20000014

0800582c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800582c:	b480      	push	{r7}
 800582e:	b085      	sub	sp, #20
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	f003 0307 	and.w	r3, r3, #7
 800583a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800583c:	4b0c      	ldr	r3, [pc, #48]	; (8005870 <__NVIC_SetPriorityGrouping+0x44>)
 800583e:	68db      	ldr	r3, [r3, #12]
 8005840:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005842:	68ba      	ldr	r2, [r7, #8]
 8005844:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005848:	4013      	ands	r3, r2
 800584a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005850:	68bb      	ldr	r3, [r7, #8]
 8005852:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005854:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005858:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800585c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800585e:	4a04      	ldr	r2, [pc, #16]	; (8005870 <__NVIC_SetPriorityGrouping+0x44>)
 8005860:	68bb      	ldr	r3, [r7, #8]
 8005862:	60d3      	str	r3, [r2, #12]
}
 8005864:	bf00      	nop
 8005866:	3714      	adds	r7, #20
 8005868:	46bd      	mov	sp, r7
 800586a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586e:	4770      	bx	lr
 8005870:	e000ed00 	.word	0xe000ed00

08005874 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005874:	b480      	push	{r7}
 8005876:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005878:	4b04      	ldr	r3, [pc, #16]	; (800588c <__NVIC_GetPriorityGrouping+0x18>)
 800587a:	68db      	ldr	r3, [r3, #12]
 800587c:	0a1b      	lsrs	r3, r3, #8
 800587e:	f003 0307 	and.w	r3, r3, #7
}
 8005882:	4618      	mov	r0, r3
 8005884:	46bd      	mov	sp, r7
 8005886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588a:	4770      	bx	lr
 800588c:	e000ed00 	.word	0xe000ed00

08005890 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005890:	b480      	push	{r7}
 8005892:	b083      	sub	sp, #12
 8005894:	af00      	add	r7, sp, #0
 8005896:	4603      	mov	r3, r0
 8005898:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800589a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	db0b      	blt.n	80058ba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80058a2:	79fb      	ldrb	r3, [r7, #7]
 80058a4:	f003 021f 	and.w	r2, r3, #31
 80058a8:	4907      	ldr	r1, [pc, #28]	; (80058c8 <__NVIC_EnableIRQ+0x38>)
 80058aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058ae:	095b      	lsrs	r3, r3, #5
 80058b0:	2001      	movs	r0, #1
 80058b2:	fa00 f202 	lsl.w	r2, r0, r2
 80058b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80058ba:	bf00      	nop
 80058bc:	370c      	adds	r7, #12
 80058be:	46bd      	mov	sp, r7
 80058c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c4:	4770      	bx	lr
 80058c6:	bf00      	nop
 80058c8:	e000e100 	.word	0xe000e100

080058cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80058cc:	b480      	push	{r7}
 80058ce:	b083      	sub	sp, #12
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	4603      	mov	r3, r0
 80058d4:	6039      	str	r1, [r7, #0]
 80058d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80058d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058dc:	2b00      	cmp	r3, #0
 80058de:	db0a      	blt.n	80058f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80058e0:	683b      	ldr	r3, [r7, #0]
 80058e2:	b2da      	uxtb	r2, r3
 80058e4:	490c      	ldr	r1, [pc, #48]	; (8005918 <__NVIC_SetPriority+0x4c>)
 80058e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058ea:	0112      	lsls	r2, r2, #4
 80058ec:	b2d2      	uxtb	r2, r2
 80058ee:	440b      	add	r3, r1
 80058f0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80058f4:	e00a      	b.n	800590c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	b2da      	uxtb	r2, r3
 80058fa:	4908      	ldr	r1, [pc, #32]	; (800591c <__NVIC_SetPriority+0x50>)
 80058fc:	79fb      	ldrb	r3, [r7, #7]
 80058fe:	f003 030f 	and.w	r3, r3, #15
 8005902:	3b04      	subs	r3, #4
 8005904:	0112      	lsls	r2, r2, #4
 8005906:	b2d2      	uxtb	r2, r2
 8005908:	440b      	add	r3, r1
 800590a:	761a      	strb	r2, [r3, #24]
}
 800590c:	bf00      	nop
 800590e:	370c      	adds	r7, #12
 8005910:	46bd      	mov	sp, r7
 8005912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005916:	4770      	bx	lr
 8005918:	e000e100 	.word	0xe000e100
 800591c:	e000ed00 	.word	0xe000ed00

08005920 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005920:	b480      	push	{r7}
 8005922:	b089      	sub	sp, #36	; 0x24
 8005924:	af00      	add	r7, sp, #0
 8005926:	60f8      	str	r0, [r7, #12]
 8005928:	60b9      	str	r1, [r7, #8]
 800592a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	f003 0307 	and.w	r3, r3, #7
 8005932:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005934:	69fb      	ldr	r3, [r7, #28]
 8005936:	f1c3 0307 	rsb	r3, r3, #7
 800593a:	2b04      	cmp	r3, #4
 800593c:	bf28      	it	cs
 800593e:	2304      	movcs	r3, #4
 8005940:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005942:	69fb      	ldr	r3, [r7, #28]
 8005944:	3304      	adds	r3, #4
 8005946:	2b06      	cmp	r3, #6
 8005948:	d902      	bls.n	8005950 <NVIC_EncodePriority+0x30>
 800594a:	69fb      	ldr	r3, [r7, #28]
 800594c:	3b03      	subs	r3, #3
 800594e:	e000      	b.n	8005952 <NVIC_EncodePriority+0x32>
 8005950:	2300      	movs	r3, #0
 8005952:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005954:	f04f 32ff 	mov.w	r2, #4294967295
 8005958:	69bb      	ldr	r3, [r7, #24]
 800595a:	fa02 f303 	lsl.w	r3, r2, r3
 800595e:	43da      	mvns	r2, r3
 8005960:	68bb      	ldr	r3, [r7, #8]
 8005962:	401a      	ands	r2, r3
 8005964:	697b      	ldr	r3, [r7, #20]
 8005966:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005968:	f04f 31ff 	mov.w	r1, #4294967295
 800596c:	697b      	ldr	r3, [r7, #20]
 800596e:	fa01 f303 	lsl.w	r3, r1, r3
 8005972:	43d9      	mvns	r1, r3
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005978:	4313      	orrs	r3, r2
         );
}
 800597a:	4618      	mov	r0, r3
 800597c:	3724      	adds	r7, #36	; 0x24
 800597e:	46bd      	mov	sp, r7
 8005980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005984:	4770      	bx	lr

08005986 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005986:	b580      	push	{r7, lr}
 8005988:	b082      	sub	sp, #8
 800598a:	af00      	add	r7, sp, #0
 800598c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800598e:	6878      	ldr	r0, [r7, #4]
 8005990:	f7ff ff4c 	bl	800582c <__NVIC_SetPriorityGrouping>
}
 8005994:	bf00      	nop
 8005996:	3708      	adds	r7, #8
 8005998:	46bd      	mov	sp, r7
 800599a:	bd80      	pop	{r7, pc}

0800599c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800599c:	b580      	push	{r7, lr}
 800599e:	b086      	sub	sp, #24
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	4603      	mov	r3, r0
 80059a4:	60b9      	str	r1, [r7, #8]
 80059a6:	607a      	str	r2, [r7, #4]
 80059a8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80059aa:	2300      	movs	r3, #0
 80059ac:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80059ae:	f7ff ff61 	bl	8005874 <__NVIC_GetPriorityGrouping>
 80059b2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80059b4:	687a      	ldr	r2, [r7, #4]
 80059b6:	68b9      	ldr	r1, [r7, #8]
 80059b8:	6978      	ldr	r0, [r7, #20]
 80059ba:	f7ff ffb1 	bl	8005920 <NVIC_EncodePriority>
 80059be:	4602      	mov	r2, r0
 80059c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80059c4:	4611      	mov	r1, r2
 80059c6:	4618      	mov	r0, r3
 80059c8:	f7ff ff80 	bl	80058cc <__NVIC_SetPriority>
}
 80059cc:	bf00      	nop
 80059ce:	3718      	adds	r7, #24
 80059d0:	46bd      	mov	sp, r7
 80059d2:	bd80      	pop	{r7, pc}

080059d4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b082      	sub	sp, #8
 80059d8:	af00      	add	r7, sp, #0
 80059da:	4603      	mov	r3, r0
 80059dc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80059de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80059e2:	4618      	mov	r0, r3
 80059e4:	f7ff ff54 	bl	8005890 <__NVIC_EnableIRQ>
}
 80059e8:	bf00      	nop
 80059ea:	3708      	adds	r7, #8
 80059ec:	46bd      	mov	sp, r7
 80059ee:	bd80      	pop	{r7, pc}

080059f0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b086      	sub	sp, #24
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80059f8:	2300      	movs	r3, #0
 80059fa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80059fc:	f7ff fee6 	bl	80057cc <HAL_GetTick>
 8005a00:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d101      	bne.n	8005a0c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005a08:	2301      	movs	r3, #1
 8005a0a:	e099      	b.n	8005b40 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2202      	movs	r2, #2
 8005a10:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2200      	movs	r2, #0
 8005a18:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	681a      	ldr	r2, [r3, #0]
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f022 0201 	bic.w	r2, r2, #1
 8005a2a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005a2c:	e00f      	b.n	8005a4e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005a2e:	f7ff fecd 	bl	80057cc <HAL_GetTick>
 8005a32:	4602      	mov	r2, r0
 8005a34:	693b      	ldr	r3, [r7, #16]
 8005a36:	1ad3      	subs	r3, r2, r3
 8005a38:	2b05      	cmp	r3, #5
 8005a3a:	d908      	bls.n	8005a4e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2220      	movs	r2, #32
 8005a40:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2203      	movs	r2, #3
 8005a46:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8005a4a:	2303      	movs	r3, #3
 8005a4c:	e078      	b.n	8005b40 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f003 0301 	and.w	r3, r3, #1
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d1e8      	bne.n	8005a2e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005a64:	697a      	ldr	r2, [r7, #20]
 8005a66:	4b38      	ldr	r3, [pc, #224]	; (8005b48 <HAL_DMA_Init+0x158>)
 8005a68:	4013      	ands	r3, r2
 8005a6a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	685a      	ldr	r2, [r3, #4]
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	689b      	ldr	r3, [r3, #8]
 8005a74:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005a7a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	691b      	ldr	r3, [r3, #16]
 8005a80:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005a86:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	699b      	ldr	r3, [r3, #24]
 8005a8c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005a92:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6a1b      	ldr	r3, [r3, #32]
 8005a98:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005a9a:	697a      	ldr	r2, [r7, #20]
 8005a9c:	4313      	orrs	r3, r2
 8005a9e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aa4:	2b04      	cmp	r3, #4
 8005aa6:	d107      	bne.n	8005ab8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ab0:	4313      	orrs	r3, r2
 8005ab2:	697a      	ldr	r2, [r7, #20]
 8005ab4:	4313      	orrs	r3, r2
 8005ab6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	697a      	ldr	r2, [r7, #20]
 8005abe:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	695b      	ldr	r3, [r3, #20]
 8005ac6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005ac8:	697b      	ldr	r3, [r7, #20]
 8005aca:	f023 0307 	bic.w	r3, r3, #7
 8005ace:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ad4:	697a      	ldr	r2, [r7, #20]
 8005ad6:	4313      	orrs	r3, r2
 8005ad8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ade:	2b04      	cmp	r3, #4
 8005ae0:	d117      	bne.n	8005b12 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ae6:	697a      	ldr	r2, [r7, #20]
 8005ae8:	4313      	orrs	r3, r2
 8005aea:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d00e      	beq.n	8005b12 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005af4:	6878      	ldr	r0, [r7, #4]
 8005af6:	f000 fa6f 	bl	8005fd8 <DMA_CheckFifoParam>
 8005afa:	4603      	mov	r3, r0
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d008      	beq.n	8005b12 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2240      	movs	r2, #64	; 0x40
 8005b04:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	2201      	movs	r2, #1
 8005b0a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8005b0e:	2301      	movs	r3, #1
 8005b10:	e016      	b.n	8005b40 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	697a      	ldr	r2, [r7, #20]
 8005b18:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005b1a:	6878      	ldr	r0, [r7, #4]
 8005b1c:	f000 fa26 	bl	8005f6c <DMA_CalcBaseAndBitshift>
 8005b20:	4603      	mov	r3, r0
 8005b22:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b28:	223f      	movs	r2, #63	; 0x3f
 8005b2a:	409a      	lsls	r2, r3
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2200      	movs	r2, #0
 8005b34:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	2201      	movs	r2, #1
 8005b3a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005b3e:	2300      	movs	r3, #0
}
 8005b40:	4618      	mov	r0, r3
 8005b42:	3718      	adds	r7, #24
 8005b44:	46bd      	mov	sp, r7
 8005b46:	bd80      	pop	{r7, pc}
 8005b48:	f010803f 	.word	0xf010803f

08005b4c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005b4c:	b580      	push	{r7, lr}
 8005b4e:	b086      	sub	sp, #24
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	60f8      	str	r0, [r7, #12]
 8005b54:	60b9      	str	r1, [r7, #8]
 8005b56:	607a      	str	r2, [r7, #4]
 8005b58:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005b5a:	2300      	movs	r3, #0
 8005b5c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b62:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005b6a:	2b01      	cmp	r3, #1
 8005b6c:	d101      	bne.n	8005b72 <HAL_DMA_Start_IT+0x26>
 8005b6e:	2302      	movs	r3, #2
 8005b70:	e040      	b.n	8005bf4 <HAL_DMA_Start_IT+0xa8>
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	2201      	movs	r2, #1
 8005b76:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005b80:	b2db      	uxtb	r3, r3
 8005b82:	2b01      	cmp	r3, #1
 8005b84:	d12f      	bne.n	8005be6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	2202      	movs	r2, #2
 8005b8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	2200      	movs	r2, #0
 8005b92:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	687a      	ldr	r2, [r7, #4]
 8005b98:	68b9      	ldr	r1, [r7, #8]
 8005b9a:	68f8      	ldr	r0, [r7, #12]
 8005b9c:	f000 f9b8 	bl	8005f10 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ba4:	223f      	movs	r2, #63	; 0x3f
 8005ba6:	409a      	lsls	r2, r3
 8005ba8:	693b      	ldr	r3, [r7, #16]
 8005baa:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	681a      	ldr	r2, [r3, #0]
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f042 0216 	orr.w	r2, r2, #22
 8005bba:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d007      	beq.n	8005bd4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	681a      	ldr	r2, [r3, #0]
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f042 0208 	orr.w	r2, r2, #8
 8005bd2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	681a      	ldr	r2, [r3, #0]
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f042 0201 	orr.w	r2, r2, #1
 8005be2:	601a      	str	r2, [r3, #0]
 8005be4:	e005      	b.n	8005bf2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	2200      	movs	r2, #0
 8005bea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005bee:	2302      	movs	r3, #2
 8005bf0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005bf2:	7dfb      	ldrb	r3, [r7, #23]
}
 8005bf4:	4618      	mov	r0, r3
 8005bf6:	3718      	adds	r7, #24
 8005bf8:	46bd      	mov	sp, r7
 8005bfa:	bd80      	pop	{r7, pc}

08005bfc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	b086      	sub	sp, #24
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005c04:	2300      	movs	r3, #0
 8005c06:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005c08:	4b92      	ldr	r3, [pc, #584]	; (8005e54 <HAL_DMA_IRQHandler+0x258>)
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	4a92      	ldr	r2, [pc, #584]	; (8005e58 <HAL_DMA_IRQHandler+0x25c>)
 8005c0e:	fba2 2303 	umull	r2, r3, r2, r3
 8005c12:	0a9b      	lsrs	r3, r3, #10
 8005c14:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c1a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005c1c:	693b      	ldr	r3, [r7, #16]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c26:	2208      	movs	r2, #8
 8005c28:	409a      	lsls	r2, r3
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	4013      	ands	r3, r2
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d01a      	beq.n	8005c68 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f003 0304 	and.w	r3, r3, #4
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d013      	beq.n	8005c68 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	681a      	ldr	r2, [r3, #0]
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f022 0204 	bic.w	r2, r2, #4
 8005c4e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c54:	2208      	movs	r2, #8
 8005c56:	409a      	lsls	r2, r3
 8005c58:	693b      	ldr	r3, [r7, #16]
 8005c5a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c60:	f043 0201 	orr.w	r2, r3, #1
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c6c:	2201      	movs	r2, #1
 8005c6e:	409a      	lsls	r2, r3
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	4013      	ands	r3, r2
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d012      	beq.n	8005c9e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	695b      	ldr	r3, [r3, #20]
 8005c7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d00b      	beq.n	8005c9e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c8a:	2201      	movs	r2, #1
 8005c8c:	409a      	lsls	r2, r3
 8005c8e:	693b      	ldr	r3, [r7, #16]
 8005c90:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c96:	f043 0202 	orr.w	r2, r3, #2
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ca2:	2204      	movs	r2, #4
 8005ca4:	409a      	lsls	r2, r3
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	4013      	ands	r3, r2
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d012      	beq.n	8005cd4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f003 0302 	and.w	r3, r3, #2
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d00b      	beq.n	8005cd4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005cc0:	2204      	movs	r2, #4
 8005cc2:	409a      	lsls	r2, r3
 8005cc4:	693b      	ldr	r3, [r7, #16]
 8005cc6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ccc:	f043 0204 	orr.w	r2, r3, #4
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005cd8:	2210      	movs	r2, #16
 8005cda:	409a      	lsls	r2, r3
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	4013      	ands	r3, r2
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d043      	beq.n	8005d6c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f003 0308 	and.w	r3, r3, #8
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d03c      	beq.n	8005d6c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005cf6:	2210      	movs	r2, #16
 8005cf8:	409a      	lsls	r2, r3
 8005cfa:	693b      	ldr	r3, [r7, #16]
 8005cfc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d018      	beq.n	8005d3e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d108      	bne.n	8005d2c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d024      	beq.n	8005d6c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d26:	6878      	ldr	r0, [r7, #4]
 8005d28:	4798      	blx	r3
 8005d2a:	e01f      	b.n	8005d6c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d01b      	beq.n	8005d6c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005d38:	6878      	ldr	r0, [r7, #4]
 8005d3a:	4798      	blx	r3
 8005d3c:	e016      	b.n	8005d6c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d107      	bne.n	8005d5c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	681a      	ldr	r2, [r3, #0]
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	f022 0208 	bic.w	r2, r2, #8
 8005d5a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d003      	beq.n	8005d6c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d68:	6878      	ldr	r0, [r7, #4]
 8005d6a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d70:	2220      	movs	r2, #32
 8005d72:	409a      	lsls	r2, r3
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	4013      	ands	r3, r2
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	f000 808e 	beq.w	8005e9a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	f003 0310 	and.w	r3, r3, #16
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	f000 8086 	beq.w	8005e9a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d92:	2220      	movs	r2, #32
 8005d94:	409a      	lsls	r2, r3
 8005d96:	693b      	ldr	r3, [r7, #16]
 8005d98:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005da0:	b2db      	uxtb	r3, r3
 8005da2:	2b05      	cmp	r3, #5
 8005da4:	d136      	bne.n	8005e14 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	681a      	ldr	r2, [r3, #0]
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f022 0216 	bic.w	r2, r2, #22
 8005db4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	695a      	ldr	r2, [r3, #20]
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005dc4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d103      	bne.n	8005dd6 <HAL_DMA_IRQHandler+0x1da>
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d007      	beq.n	8005de6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	681a      	ldr	r2, [r3, #0]
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f022 0208 	bic.w	r2, r2, #8
 8005de4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005dea:	223f      	movs	r2, #63	; 0x3f
 8005dec:	409a      	lsls	r2, r3
 8005dee:	693b      	ldr	r3, [r7, #16]
 8005df0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2201      	movs	r2, #1
 8005df6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d07d      	beq.n	8005f06 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e0e:	6878      	ldr	r0, [r7, #4]
 8005e10:	4798      	blx	r3
        }
        return;
 8005e12:	e078      	b.n	8005f06 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d01c      	beq.n	8005e5c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d108      	bne.n	8005e42 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d030      	beq.n	8005e9a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e3c:	6878      	ldr	r0, [r7, #4]
 8005e3e:	4798      	blx	r3
 8005e40:	e02b      	b.n	8005e9a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d027      	beq.n	8005e9a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e4e:	6878      	ldr	r0, [r7, #4]
 8005e50:	4798      	blx	r3
 8005e52:	e022      	b.n	8005e9a <HAL_DMA_IRQHandler+0x29e>
 8005e54:	2000000c 	.word	0x2000000c
 8005e58:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d10f      	bne.n	8005e8a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	681a      	ldr	r2, [r3, #0]
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f022 0210 	bic.w	r2, r2, #16
 8005e78:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	2201      	movs	r2, #1
 8005e7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	2200      	movs	r2, #0
 8005e86:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d003      	beq.n	8005e9a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e96:	6878      	ldr	r0, [r7, #4]
 8005e98:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d032      	beq.n	8005f08 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ea6:	f003 0301 	and.w	r3, r3, #1
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d022      	beq.n	8005ef4 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	2205      	movs	r2, #5
 8005eb2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	681a      	ldr	r2, [r3, #0]
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	f022 0201 	bic.w	r2, r2, #1
 8005ec4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005ec6:	68bb      	ldr	r3, [r7, #8]
 8005ec8:	3301      	adds	r3, #1
 8005eca:	60bb      	str	r3, [r7, #8]
 8005ecc:	697a      	ldr	r2, [r7, #20]
 8005ece:	429a      	cmp	r2, r3
 8005ed0:	d307      	bcc.n	8005ee2 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f003 0301 	and.w	r3, r3, #1
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d1f2      	bne.n	8005ec6 <HAL_DMA_IRQHandler+0x2ca>
 8005ee0:	e000      	b.n	8005ee4 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8005ee2:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2201      	movs	r2, #1
 8005ee8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2200      	movs	r2, #0
 8005ef0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d005      	beq.n	8005f08 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f00:	6878      	ldr	r0, [r7, #4]
 8005f02:	4798      	blx	r3
 8005f04:	e000      	b.n	8005f08 <HAL_DMA_IRQHandler+0x30c>
        return;
 8005f06:	bf00      	nop
    }
  }
}
 8005f08:	3718      	adds	r7, #24
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	bd80      	pop	{r7, pc}
 8005f0e:	bf00      	nop

08005f10 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005f10:	b480      	push	{r7}
 8005f12:	b085      	sub	sp, #20
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	60f8      	str	r0, [r7, #12]
 8005f18:	60b9      	str	r1, [r7, #8]
 8005f1a:	607a      	str	r2, [r7, #4]
 8005f1c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	681a      	ldr	r2, [r3, #0]
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005f2c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	683a      	ldr	r2, [r7, #0]
 8005f34:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	689b      	ldr	r3, [r3, #8]
 8005f3a:	2b40      	cmp	r3, #64	; 0x40
 8005f3c:	d108      	bne.n	8005f50 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	687a      	ldr	r2, [r7, #4]
 8005f44:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	68ba      	ldr	r2, [r7, #8]
 8005f4c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005f4e:	e007      	b.n	8005f60 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	68ba      	ldr	r2, [r7, #8]
 8005f56:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	687a      	ldr	r2, [r7, #4]
 8005f5e:	60da      	str	r2, [r3, #12]
}
 8005f60:	bf00      	nop
 8005f62:	3714      	adds	r7, #20
 8005f64:	46bd      	mov	sp, r7
 8005f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6a:	4770      	bx	lr

08005f6c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005f6c:	b480      	push	{r7}
 8005f6e:	b085      	sub	sp, #20
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	b2db      	uxtb	r3, r3
 8005f7a:	3b10      	subs	r3, #16
 8005f7c:	4a14      	ldr	r2, [pc, #80]	; (8005fd0 <DMA_CalcBaseAndBitshift+0x64>)
 8005f7e:	fba2 2303 	umull	r2, r3, r2, r3
 8005f82:	091b      	lsrs	r3, r3, #4
 8005f84:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005f86:	4a13      	ldr	r2, [pc, #76]	; (8005fd4 <DMA_CalcBaseAndBitshift+0x68>)
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	4413      	add	r3, r2
 8005f8c:	781b      	ldrb	r3, [r3, #0]
 8005f8e:	461a      	mov	r2, r3
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	2b03      	cmp	r3, #3
 8005f98:	d909      	bls.n	8005fae <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005fa2:	f023 0303 	bic.w	r3, r3, #3
 8005fa6:	1d1a      	adds	r2, r3, #4
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	659a      	str	r2, [r3, #88]	; 0x58
 8005fac:	e007      	b.n	8005fbe <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005fb6:	f023 0303 	bic.w	r3, r3, #3
 8005fba:	687a      	ldr	r2, [r7, #4]
 8005fbc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005fc2:	4618      	mov	r0, r3
 8005fc4:	3714      	adds	r7, #20
 8005fc6:	46bd      	mov	sp, r7
 8005fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fcc:	4770      	bx	lr
 8005fce:	bf00      	nop
 8005fd0:	aaaaaaab 	.word	0xaaaaaaab
 8005fd4:	08013fbc 	.word	0x08013fbc

08005fd8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005fd8:	b480      	push	{r7}
 8005fda:	b085      	sub	sp, #20
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fe8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	699b      	ldr	r3, [r3, #24]
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d11f      	bne.n	8006032 <DMA_CheckFifoParam+0x5a>
 8005ff2:	68bb      	ldr	r3, [r7, #8]
 8005ff4:	2b03      	cmp	r3, #3
 8005ff6:	d856      	bhi.n	80060a6 <DMA_CheckFifoParam+0xce>
 8005ff8:	a201      	add	r2, pc, #4	; (adr r2, 8006000 <DMA_CheckFifoParam+0x28>)
 8005ffa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ffe:	bf00      	nop
 8006000:	08006011 	.word	0x08006011
 8006004:	08006023 	.word	0x08006023
 8006008:	08006011 	.word	0x08006011
 800600c:	080060a7 	.word	0x080060a7
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006014:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006018:	2b00      	cmp	r3, #0
 800601a:	d046      	beq.n	80060aa <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800601c:	2301      	movs	r3, #1
 800601e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006020:	e043      	b.n	80060aa <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006026:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800602a:	d140      	bne.n	80060ae <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800602c:	2301      	movs	r3, #1
 800602e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006030:	e03d      	b.n	80060ae <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	699b      	ldr	r3, [r3, #24]
 8006036:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800603a:	d121      	bne.n	8006080 <DMA_CheckFifoParam+0xa8>
 800603c:	68bb      	ldr	r3, [r7, #8]
 800603e:	2b03      	cmp	r3, #3
 8006040:	d837      	bhi.n	80060b2 <DMA_CheckFifoParam+0xda>
 8006042:	a201      	add	r2, pc, #4	; (adr r2, 8006048 <DMA_CheckFifoParam+0x70>)
 8006044:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006048:	08006059 	.word	0x08006059
 800604c:	0800605f 	.word	0x0800605f
 8006050:	08006059 	.word	0x08006059
 8006054:	08006071 	.word	0x08006071
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006058:	2301      	movs	r3, #1
 800605a:	73fb      	strb	r3, [r7, #15]
      break;
 800605c:	e030      	b.n	80060c0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006062:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006066:	2b00      	cmp	r3, #0
 8006068:	d025      	beq.n	80060b6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800606a:	2301      	movs	r3, #1
 800606c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800606e:	e022      	b.n	80060b6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006074:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006078:	d11f      	bne.n	80060ba <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800607a:	2301      	movs	r3, #1
 800607c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800607e:	e01c      	b.n	80060ba <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8006080:	68bb      	ldr	r3, [r7, #8]
 8006082:	2b02      	cmp	r3, #2
 8006084:	d903      	bls.n	800608e <DMA_CheckFifoParam+0xb6>
 8006086:	68bb      	ldr	r3, [r7, #8]
 8006088:	2b03      	cmp	r3, #3
 800608a:	d003      	beq.n	8006094 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800608c:	e018      	b.n	80060c0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800608e:	2301      	movs	r3, #1
 8006090:	73fb      	strb	r3, [r7, #15]
      break;
 8006092:	e015      	b.n	80060c0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006098:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800609c:	2b00      	cmp	r3, #0
 800609e:	d00e      	beq.n	80060be <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80060a0:	2301      	movs	r3, #1
 80060a2:	73fb      	strb	r3, [r7, #15]
      break;
 80060a4:	e00b      	b.n	80060be <DMA_CheckFifoParam+0xe6>
      break;
 80060a6:	bf00      	nop
 80060a8:	e00a      	b.n	80060c0 <DMA_CheckFifoParam+0xe8>
      break;
 80060aa:	bf00      	nop
 80060ac:	e008      	b.n	80060c0 <DMA_CheckFifoParam+0xe8>
      break;
 80060ae:	bf00      	nop
 80060b0:	e006      	b.n	80060c0 <DMA_CheckFifoParam+0xe8>
      break;
 80060b2:	bf00      	nop
 80060b4:	e004      	b.n	80060c0 <DMA_CheckFifoParam+0xe8>
      break;
 80060b6:	bf00      	nop
 80060b8:	e002      	b.n	80060c0 <DMA_CheckFifoParam+0xe8>
      break;   
 80060ba:	bf00      	nop
 80060bc:	e000      	b.n	80060c0 <DMA_CheckFifoParam+0xe8>
      break;
 80060be:	bf00      	nop
    }
  } 
  
  return status; 
 80060c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80060c2:	4618      	mov	r0, r3
 80060c4:	3714      	adds	r7, #20
 80060c6:	46bd      	mov	sp, r7
 80060c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060cc:	4770      	bx	lr
 80060ce:	bf00      	nop

080060d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80060d0:	b480      	push	{r7}
 80060d2:	b089      	sub	sp, #36	; 0x24
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	6078      	str	r0, [r7, #4]
 80060d8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80060da:	2300      	movs	r3, #0
 80060dc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80060de:	2300      	movs	r3, #0
 80060e0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80060e2:	2300      	movs	r3, #0
 80060e4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80060e6:	2300      	movs	r3, #0
 80060e8:	61fb      	str	r3, [r7, #28]
 80060ea:	e159      	b.n	80063a0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80060ec:	2201      	movs	r2, #1
 80060ee:	69fb      	ldr	r3, [r7, #28]
 80060f0:	fa02 f303 	lsl.w	r3, r2, r3
 80060f4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80060f6:	683b      	ldr	r3, [r7, #0]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	697a      	ldr	r2, [r7, #20]
 80060fc:	4013      	ands	r3, r2
 80060fe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006100:	693a      	ldr	r2, [r7, #16]
 8006102:	697b      	ldr	r3, [r7, #20]
 8006104:	429a      	cmp	r2, r3
 8006106:	f040 8148 	bne.w	800639a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800610a:	683b      	ldr	r3, [r7, #0]
 800610c:	685b      	ldr	r3, [r3, #4]
 800610e:	f003 0303 	and.w	r3, r3, #3
 8006112:	2b01      	cmp	r3, #1
 8006114:	d005      	beq.n	8006122 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006116:	683b      	ldr	r3, [r7, #0]
 8006118:	685b      	ldr	r3, [r3, #4]
 800611a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800611e:	2b02      	cmp	r3, #2
 8006120:	d130      	bne.n	8006184 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	689b      	ldr	r3, [r3, #8]
 8006126:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006128:	69fb      	ldr	r3, [r7, #28]
 800612a:	005b      	lsls	r3, r3, #1
 800612c:	2203      	movs	r2, #3
 800612e:	fa02 f303 	lsl.w	r3, r2, r3
 8006132:	43db      	mvns	r3, r3
 8006134:	69ba      	ldr	r2, [r7, #24]
 8006136:	4013      	ands	r3, r2
 8006138:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	68da      	ldr	r2, [r3, #12]
 800613e:	69fb      	ldr	r3, [r7, #28]
 8006140:	005b      	lsls	r3, r3, #1
 8006142:	fa02 f303 	lsl.w	r3, r2, r3
 8006146:	69ba      	ldr	r2, [r7, #24]
 8006148:	4313      	orrs	r3, r2
 800614a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	69ba      	ldr	r2, [r7, #24]
 8006150:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	685b      	ldr	r3, [r3, #4]
 8006156:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006158:	2201      	movs	r2, #1
 800615a:	69fb      	ldr	r3, [r7, #28]
 800615c:	fa02 f303 	lsl.w	r3, r2, r3
 8006160:	43db      	mvns	r3, r3
 8006162:	69ba      	ldr	r2, [r7, #24]
 8006164:	4013      	ands	r3, r2
 8006166:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	685b      	ldr	r3, [r3, #4]
 800616c:	091b      	lsrs	r3, r3, #4
 800616e:	f003 0201 	and.w	r2, r3, #1
 8006172:	69fb      	ldr	r3, [r7, #28]
 8006174:	fa02 f303 	lsl.w	r3, r2, r3
 8006178:	69ba      	ldr	r2, [r7, #24]
 800617a:	4313      	orrs	r3, r2
 800617c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	69ba      	ldr	r2, [r7, #24]
 8006182:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006184:	683b      	ldr	r3, [r7, #0]
 8006186:	685b      	ldr	r3, [r3, #4]
 8006188:	f003 0303 	and.w	r3, r3, #3
 800618c:	2b03      	cmp	r3, #3
 800618e:	d017      	beq.n	80061c0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	68db      	ldr	r3, [r3, #12]
 8006194:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006196:	69fb      	ldr	r3, [r7, #28]
 8006198:	005b      	lsls	r3, r3, #1
 800619a:	2203      	movs	r2, #3
 800619c:	fa02 f303 	lsl.w	r3, r2, r3
 80061a0:	43db      	mvns	r3, r3
 80061a2:	69ba      	ldr	r2, [r7, #24]
 80061a4:	4013      	ands	r3, r2
 80061a6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80061a8:	683b      	ldr	r3, [r7, #0]
 80061aa:	689a      	ldr	r2, [r3, #8]
 80061ac:	69fb      	ldr	r3, [r7, #28]
 80061ae:	005b      	lsls	r3, r3, #1
 80061b0:	fa02 f303 	lsl.w	r3, r2, r3
 80061b4:	69ba      	ldr	r2, [r7, #24]
 80061b6:	4313      	orrs	r3, r2
 80061b8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	69ba      	ldr	r2, [r7, #24]
 80061be:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80061c0:	683b      	ldr	r3, [r7, #0]
 80061c2:	685b      	ldr	r3, [r3, #4]
 80061c4:	f003 0303 	and.w	r3, r3, #3
 80061c8:	2b02      	cmp	r3, #2
 80061ca:	d123      	bne.n	8006214 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80061cc:	69fb      	ldr	r3, [r7, #28]
 80061ce:	08da      	lsrs	r2, r3, #3
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	3208      	adds	r2, #8
 80061d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80061d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80061da:	69fb      	ldr	r3, [r7, #28]
 80061dc:	f003 0307 	and.w	r3, r3, #7
 80061e0:	009b      	lsls	r3, r3, #2
 80061e2:	220f      	movs	r2, #15
 80061e4:	fa02 f303 	lsl.w	r3, r2, r3
 80061e8:	43db      	mvns	r3, r3
 80061ea:	69ba      	ldr	r2, [r7, #24]
 80061ec:	4013      	ands	r3, r2
 80061ee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80061f0:	683b      	ldr	r3, [r7, #0]
 80061f2:	691a      	ldr	r2, [r3, #16]
 80061f4:	69fb      	ldr	r3, [r7, #28]
 80061f6:	f003 0307 	and.w	r3, r3, #7
 80061fa:	009b      	lsls	r3, r3, #2
 80061fc:	fa02 f303 	lsl.w	r3, r2, r3
 8006200:	69ba      	ldr	r2, [r7, #24]
 8006202:	4313      	orrs	r3, r2
 8006204:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006206:	69fb      	ldr	r3, [r7, #28]
 8006208:	08da      	lsrs	r2, r3, #3
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	3208      	adds	r2, #8
 800620e:	69b9      	ldr	r1, [r7, #24]
 8006210:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800621a:	69fb      	ldr	r3, [r7, #28]
 800621c:	005b      	lsls	r3, r3, #1
 800621e:	2203      	movs	r2, #3
 8006220:	fa02 f303 	lsl.w	r3, r2, r3
 8006224:	43db      	mvns	r3, r3
 8006226:	69ba      	ldr	r2, [r7, #24]
 8006228:	4013      	ands	r3, r2
 800622a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800622c:	683b      	ldr	r3, [r7, #0]
 800622e:	685b      	ldr	r3, [r3, #4]
 8006230:	f003 0203 	and.w	r2, r3, #3
 8006234:	69fb      	ldr	r3, [r7, #28]
 8006236:	005b      	lsls	r3, r3, #1
 8006238:	fa02 f303 	lsl.w	r3, r2, r3
 800623c:	69ba      	ldr	r2, [r7, #24]
 800623e:	4313      	orrs	r3, r2
 8006240:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	69ba      	ldr	r2, [r7, #24]
 8006246:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006248:	683b      	ldr	r3, [r7, #0]
 800624a:	685b      	ldr	r3, [r3, #4]
 800624c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006250:	2b00      	cmp	r3, #0
 8006252:	f000 80a2 	beq.w	800639a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006256:	2300      	movs	r3, #0
 8006258:	60fb      	str	r3, [r7, #12]
 800625a:	4b57      	ldr	r3, [pc, #348]	; (80063b8 <HAL_GPIO_Init+0x2e8>)
 800625c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800625e:	4a56      	ldr	r2, [pc, #344]	; (80063b8 <HAL_GPIO_Init+0x2e8>)
 8006260:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006264:	6453      	str	r3, [r2, #68]	; 0x44
 8006266:	4b54      	ldr	r3, [pc, #336]	; (80063b8 <HAL_GPIO_Init+0x2e8>)
 8006268:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800626a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800626e:	60fb      	str	r3, [r7, #12]
 8006270:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006272:	4a52      	ldr	r2, [pc, #328]	; (80063bc <HAL_GPIO_Init+0x2ec>)
 8006274:	69fb      	ldr	r3, [r7, #28]
 8006276:	089b      	lsrs	r3, r3, #2
 8006278:	3302      	adds	r3, #2
 800627a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800627e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006280:	69fb      	ldr	r3, [r7, #28]
 8006282:	f003 0303 	and.w	r3, r3, #3
 8006286:	009b      	lsls	r3, r3, #2
 8006288:	220f      	movs	r2, #15
 800628a:	fa02 f303 	lsl.w	r3, r2, r3
 800628e:	43db      	mvns	r3, r3
 8006290:	69ba      	ldr	r2, [r7, #24]
 8006292:	4013      	ands	r3, r2
 8006294:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	4a49      	ldr	r2, [pc, #292]	; (80063c0 <HAL_GPIO_Init+0x2f0>)
 800629a:	4293      	cmp	r3, r2
 800629c:	d019      	beq.n	80062d2 <HAL_GPIO_Init+0x202>
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	4a48      	ldr	r2, [pc, #288]	; (80063c4 <HAL_GPIO_Init+0x2f4>)
 80062a2:	4293      	cmp	r3, r2
 80062a4:	d013      	beq.n	80062ce <HAL_GPIO_Init+0x1fe>
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	4a47      	ldr	r2, [pc, #284]	; (80063c8 <HAL_GPIO_Init+0x2f8>)
 80062aa:	4293      	cmp	r3, r2
 80062ac:	d00d      	beq.n	80062ca <HAL_GPIO_Init+0x1fa>
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	4a46      	ldr	r2, [pc, #280]	; (80063cc <HAL_GPIO_Init+0x2fc>)
 80062b2:	4293      	cmp	r3, r2
 80062b4:	d007      	beq.n	80062c6 <HAL_GPIO_Init+0x1f6>
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	4a45      	ldr	r2, [pc, #276]	; (80063d0 <HAL_GPIO_Init+0x300>)
 80062ba:	4293      	cmp	r3, r2
 80062bc:	d101      	bne.n	80062c2 <HAL_GPIO_Init+0x1f2>
 80062be:	2304      	movs	r3, #4
 80062c0:	e008      	b.n	80062d4 <HAL_GPIO_Init+0x204>
 80062c2:	2307      	movs	r3, #7
 80062c4:	e006      	b.n	80062d4 <HAL_GPIO_Init+0x204>
 80062c6:	2303      	movs	r3, #3
 80062c8:	e004      	b.n	80062d4 <HAL_GPIO_Init+0x204>
 80062ca:	2302      	movs	r3, #2
 80062cc:	e002      	b.n	80062d4 <HAL_GPIO_Init+0x204>
 80062ce:	2301      	movs	r3, #1
 80062d0:	e000      	b.n	80062d4 <HAL_GPIO_Init+0x204>
 80062d2:	2300      	movs	r3, #0
 80062d4:	69fa      	ldr	r2, [r7, #28]
 80062d6:	f002 0203 	and.w	r2, r2, #3
 80062da:	0092      	lsls	r2, r2, #2
 80062dc:	4093      	lsls	r3, r2
 80062de:	69ba      	ldr	r2, [r7, #24]
 80062e0:	4313      	orrs	r3, r2
 80062e2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80062e4:	4935      	ldr	r1, [pc, #212]	; (80063bc <HAL_GPIO_Init+0x2ec>)
 80062e6:	69fb      	ldr	r3, [r7, #28]
 80062e8:	089b      	lsrs	r3, r3, #2
 80062ea:	3302      	adds	r3, #2
 80062ec:	69ba      	ldr	r2, [r7, #24]
 80062ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80062f2:	4b38      	ldr	r3, [pc, #224]	; (80063d4 <HAL_GPIO_Init+0x304>)
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80062f8:	693b      	ldr	r3, [r7, #16]
 80062fa:	43db      	mvns	r3, r3
 80062fc:	69ba      	ldr	r2, [r7, #24]
 80062fe:	4013      	ands	r3, r2
 8006300:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006302:	683b      	ldr	r3, [r7, #0]
 8006304:	685b      	ldr	r3, [r3, #4]
 8006306:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800630a:	2b00      	cmp	r3, #0
 800630c:	d003      	beq.n	8006316 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800630e:	69ba      	ldr	r2, [r7, #24]
 8006310:	693b      	ldr	r3, [r7, #16]
 8006312:	4313      	orrs	r3, r2
 8006314:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006316:	4a2f      	ldr	r2, [pc, #188]	; (80063d4 <HAL_GPIO_Init+0x304>)
 8006318:	69bb      	ldr	r3, [r7, #24]
 800631a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800631c:	4b2d      	ldr	r3, [pc, #180]	; (80063d4 <HAL_GPIO_Init+0x304>)
 800631e:	685b      	ldr	r3, [r3, #4]
 8006320:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006322:	693b      	ldr	r3, [r7, #16]
 8006324:	43db      	mvns	r3, r3
 8006326:	69ba      	ldr	r2, [r7, #24]
 8006328:	4013      	ands	r3, r2
 800632a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800632c:	683b      	ldr	r3, [r7, #0]
 800632e:	685b      	ldr	r3, [r3, #4]
 8006330:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006334:	2b00      	cmp	r3, #0
 8006336:	d003      	beq.n	8006340 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8006338:	69ba      	ldr	r2, [r7, #24]
 800633a:	693b      	ldr	r3, [r7, #16]
 800633c:	4313      	orrs	r3, r2
 800633e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006340:	4a24      	ldr	r2, [pc, #144]	; (80063d4 <HAL_GPIO_Init+0x304>)
 8006342:	69bb      	ldr	r3, [r7, #24]
 8006344:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006346:	4b23      	ldr	r3, [pc, #140]	; (80063d4 <HAL_GPIO_Init+0x304>)
 8006348:	689b      	ldr	r3, [r3, #8]
 800634a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800634c:	693b      	ldr	r3, [r7, #16]
 800634e:	43db      	mvns	r3, r3
 8006350:	69ba      	ldr	r2, [r7, #24]
 8006352:	4013      	ands	r3, r2
 8006354:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006356:	683b      	ldr	r3, [r7, #0]
 8006358:	685b      	ldr	r3, [r3, #4]
 800635a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800635e:	2b00      	cmp	r3, #0
 8006360:	d003      	beq.n	800636a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8006362:	69ba      	ldr	r2, [r7, #24]
 8006364:	693b      	ldr	r3, [r7, #16]
 8006366:	4313      	orrs	r3, r2
 8006368:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800636a:	4a1a      	ldr	r2, [pc, #104]	; (80063d4 <HAL_GPIO_Init+0x304>)
 800636c:	69bb      	ldr	r3, [r7, #24]
 800636e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006370:	4b18      	ldr	r3, [pc, #96]	; (80063d4 <HAL_GPIO_Init+0x304>)
 8006372:	68db      	ldr	r3, [r3, #12]
 8006374:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006376:	693b      	ldr	r3, [r7, #16]
 8006378:	43db      	mvns	r3, r3
 800637a:	69ba      	ldr	r2, [r7, #24]
 800637c:	4013      	ands	r3, r2
 800637e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006380:	683b      	ldr	r3, [r7, #0]
 8006382:	685b      	ldr	r3, [r3, #4]
 8006384:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006388:	2b00      	cmp	r3, #0
 800638a:	d003      	beq.n	8006394 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800638c:	69ba      	ldr	r2, [r7, #24]
 800638e:	693b      	ldr	r3, [r7, #16]
 8006390:	4313      	orrs	r3, r2
 8006392:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006394:	4a0f      	ldr	r2, [pc, #60]	; (80063d4 <HAL_GPIO_Init+0x304>)
 8006396:	69bb      	ldr	r3, [r7, #24]
 8006398:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800639a:	69fb      	ldr	r3, [r7, #28]
 800639c:	3301      	adds	r3, #1
 800639e:	61fb      	str	r3, [r7, #28]
 80063a0:	69fb      	ldr	r3, [r7, #28]
 80063a2:	2b0f      	cmp	r3, #15
 80063a4:	f67f aea2 	bls.w	80060ec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80063a8:	bf00      	nop
 80063aa:	bf00      	nop
 80063ac:	3724      	adds	r7, #36	; 0x24
 80063ae:	46bd      	mov	sp, r7
 80063b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b4:	4770      	bx	lr
 80063b6:	bf00      	nop
 80063b8:	40023800 	.word	0x40023800
 80063bc:	40013800 	.word	0x40013800
 80063c0:	40020000 	.word	0x40020000
 80063c4:	40020400 	.word	0x40020400
 80063c8:	40020800 	.word	0x40020800
 80063cc:	40020c00 	.word	0x40020c00
 80063d0:	40021000 	.word	0x40021000
 80063d4:	40013c00 	.word	0x40013c00

080063d8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80063d8:	b480      	push	{r7}
 80063da:	b085      	sub	sp, #20
 80063dc:	af00      	add	r7, sp, #0
 80063de:	6078      	str	r0, [r7, #4]
 80063e0:	460b      	mov	r3, r1
 80063e2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	691a      	ldr	r2, [r3, #16]
 80063e8:	887b      	ldrh	r3, [r7, #2]
 80063ea:	4013      	ands	r3, r2
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d002      	beq.n	80063f6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80063f0:	2301      	movs	r3, #1
 80063f2:	73fb      	strb	r3, [r7, #15]
 80063f4:	e001      	b.n	80063fa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80063f6:	2300      	movs	r3, #0
 80063f8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80063fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80063fc:	4618      	mov	r0, r3
 80063fe:	3714      	adds	r7, #20
 8006400:	46bd      	mov	sp, r7
 8006402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006406:	4770      	bx	lr

08006408 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006408:	b480      	push	{r7}
 800640a:	b083      	sub	sp, #12
 800640c:	af00      	add	r7, sp, #0
 800640e:	6078      	str	r0, [r7, #4]
 8006410:	460b      	mov	r3, r1
 8006412:	807b      	strh	r3, [r7, #2]
 8006414:	4613      	mov	r3, r2
 8006416:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006418:	787b      	ldrb	r3, [r7, #1]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d003      	beq.n	8006426 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800641e:	887a      	ldrh	r2, [r7, #2]
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006424:	e003      	b.n	800642e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006426:	887b      	ldrh	r3, [r7, #2]
 8006428:	041a      	lsls	r2, r3, #16
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	619a      	str	r2, [r3, #24]
}
 800642e:	bf00      	nop
 8006430:	370c      	adds	r7, #12
 8006432:	46bd      	mov	sp, r7
 8006434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006438:	4770      	bx	lr

0800643a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800643a:	b480      	push	{r7}
 800643c:	b085      	sub	sp, #20
 800643e:	af00      	add	r7, sp, #0
 8006440:	6078      	str	r0, [r7, #4]
 8006442:	460b      	mov	r3, r1
 8006444:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	695b      	ldr	r3, [r3, #20]
 800644a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800644c:	887a      	ldrh	r2, [r7, #2]
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	4013      	ands	r3, r2
 8006452:	041a      	lsls	r2, r3, #16
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	43d9      	mvns	r1, r3
 8006458:	887b      	ldrh	r3, [r7, #2]
 800645a:	400b      	ands	r3, r1
 800645c:	431a      	orrs	r2, r3
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	619a      	str	r2, [r3, #24]
}
 8006462:	bf00      	nop
 8006464:	3714      	adds	r7, #20
 8006466:	46bd      	mov	sp, r7
 8006468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800646c:	4770      	bx	lr
	...

08006470 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006470:	b580      	push	{r7, lr}
 8006472:	b082      	sub	sp, #8
 8006474:	af00      	add	r7, sp, #0
 8006476:	4603      	mov	r3, r0
 8006478:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800647a:	4b08      	ldr	r3, [pc, #32]	; (800649c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800647c:	695a      	ldr	r2, [r3, #20]
 800647e:	88fb      	ldrh	r3, [r7, #6]
 8006480:	4013      	ands	r3, r2
 8006482:	2b00      	cmp	r3, #0
 8006484:	d006      	beq.n	8006494 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006486:	4a05      	ldr	r2, [pc, #20]	; (800649c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006488:	88fb      	ldrh	r3, [r7, #6]
 800648a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800648c:	88fb      	ldrh	r3, [r7, #6]
 800648e:	4618      	mov	r0, r3
 8006490:	f7fc ff50 	bl	8003334 <HAL_GPIO_EXTI_Callback>
  }
}
 8006494:	bf00      	nop
 8006496:	3708      	adds	r7, #8
 8006498:	46bd      	mov	sp, r7
 800649a:	bd80      	pop	{r7, pc}
 800649c:	40013c00 	.word	0x40013c00

080064a0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80064a0:	b580      	push	{r7, lr}
 80064a2:	b084      	sub	sp, #16
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d101      	bne.n	80064b2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80064ae:	2301      	movs	r3, #1
 80064b0:	e12b      	b.n	800670a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064b8:	b2db      	uxtb	r3, r3
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d106      	bne.n	80064cc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	2200      	movs	r2, #0
 80064c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80064c6:	6878      	ldr	r0, [r7, #4]
 80064c8:	f7fe fd62 	bl	8004f90 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	2224      	movs	r2, #36	; 0x24
 80064d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	681a      	ldr	r2, [r3, #0]
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	f022 0201 	bic.w	r2, r2, #1
 80064e2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	681a      	ldr	r2, [r3, #0]
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80064f2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	681a      	ldr	r2, [r3, #0]
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006502:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006504:	f003 f9fc 	bl	8009900 <HAL_RCC_GetPCLK1Freq>
 8006508:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	685b      	ldr	r3, [r3, #4]
 800650e:	4a81      	ldr	r2, [pc, #516]	; (8006714 <HAL_I2C_Init+0x274>)
 8006510:	4293      	cmp	r3, r2
 8006512:	d807      	bhi.n	8006524 <HAL_I2C_Init+0x84>
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	4a80      	ldr	r2, [pc, #512]	; (8006718 <HAL_I2C_Init+0x278>)
 8006518:	4293      	cmp	r3, r2
 800651a:	bf94      	ite	ls
 800651c:	2301      	movls	r3, #1
 800651e:	2300      	movhi	r3, #0
 8006520:	b2db      	uxtb	r3, r3
 8006522:	e006      	b.n	8006532 <HAL_I2C_Init+0x92>
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	4a7d      	ldr	r2, [pc, #500]	; (800671c <HAL_I2C_Init+0x27c>)
 8006528:	4293      	cmp	r3, r2
 800652a:	bf94      	ite	ls
 800652c:	2301      	movls	r3, #1
 800652e:	2300      	movhi	r3, #0
 8006530:	b2db      	uxtb	r3, r3
 8006532:	2b00      	cmp	r3, #0
 8006534:	d001      	beq.n	800653a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006536:	2301      	movs	r3, #1
 8006538:	e0e7      	b.n	800670a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	4a78      	ldr	r2, [pc, #480]	; (8006720 <HAL_I2C_Init+0x280>)
 800653e:	fba2 2303 	umull	r2, r3, r2, r3
 8006542:	0c9b      	lsrs	r3, r3, #18
 8006544:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	685b      	ldr	r3, [r3, #4]
 800654c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	68ba      	ldr	r2, [r7, #8]
 8006556:	430a      	orrs	r2, r1
 8006558:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	6a1b      	ldr	r3, [r3, #32]
 8006560:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	685b      	ldr	r3, [r3, #4]
 8006568:	4a6a      	ldr	r2, [pc, #424]	; (8006714 <HAL_I2C_Init+0x274>)
 800656a:	4293      	cmp	r3, r2
 800656c:	d802      	bhi.n	8006574 <HAL_I2C_Init+0xd4>
 800656e:	68bb      	ldr	r3, [r7, #8]
 8006570:	3301      	adds	r3, #1
 8006572:	e009      	b.n	8006588 <HAL_I2C_Init+0xe8>
 8006574:	68bb      	ldr	r3, [r7, #8]
 8006576:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800657a:	fb02 f303 	mul.w	r3, r2, r3
 800657e:	4a69      	ldr	r2, [pc, #420]	; (8006724 <HAL_I2C_Init+0x284>)
 8006580:	fba2 2303 	umull	r2, r3, r2, r3
 8006584:	099b      	lsrs	r3, r3, #6
 8006586:	3301      	adds	r3, #1
 8006588:	687a      	ldr	r2, [r7, #4]
 800658a:	6812      	ldr	r2, [r2, #0]
 800658c:	430b      	orrs	r3, r1
 800658e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	69db      	ldr	r3, [r3, #28]
 8006596:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800659a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	685b      	ldr	r3, [r3, #4]
 80065a2:	495c      	ldr	r1, [pc, #368]	; (8006714 <HAL_I2C_Init+0x274>)
 80065a4:	428b      	cmp	r3, r1
 80065a6:	d819      	bhi.n	80065dc <HAL_I2C_Init+0x13c>
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	1e59      	subs	r1, r3, #1
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	685b      	ldr	r3, [r3, #4]
 80065b0:	005b      	lsls	r3, r3, #1
 80065b2:	fbb1 f3f3 	udiv	r3, r1, r3
 80065b6:	1c59      	adds	r1, r3, #1
 80065b8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80065bc:	400b      	ands	r3, r1
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d00a      	beq.n	80065d8 <HAL_I2C_Init+0x138>
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	1e59      	subs	r1, r3, #1
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	685b      	ldr	r3, [r3, #4]
 80065ca:	005b      	lsls	r3, r3, #1
 80065cc:	fbb1 f3f3 	udiv	r3, r1, r3
 80065d0:	3301      	adds	r3, #1
 80065d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80065d6:	e051      	b.n	800667c <HAL_I2C_Init+0x1dc>
 80065d8:	2304      	movs	r3, #4
 80065da:	e04f      	b.n	800667c <HAL_I2C_Init+0x1dc>
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	689b      	ldr	r3, [r3, #8]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d111      	bne.n	8006608 <HAL_I2C_Init+0x168>
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	1e58      	subs	r0, r3, #1
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	6859      	ldr	r1, [r3, #4]
 80065ec:	460b      	mov	r3, r1
 80065ee:	005b      	lsls	r3, r3, #1
 80065f0:	440b      	add	r3, r1
 80065f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80065f6:	3301      	adds	r3, #1
 80065f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	bf0c      	ite	eq
 8006600:	2301      	moveq	r3, #1
 8006602:	2300      	movne	r3, #0
 8006604:	b2db      	uxtb	r3, r3
 8006606:	e012      	b.n	800662e <HAL_I2C_Init+0x18e>
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	1e58      	subs	r0, r3, #1
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	6859      	ldr	r1, [r3, #4]
 8006610:	460b      	mov	r3, r1
 8006612:	009b      	lsls	r3, r3, #2
 8006614:	440b      	add	r3, r1
 8006616:	0099      	lsls	r1, r3, #2
 8006618:	440b      	add	r3, r1
 800661a:	fbb0 f3f3 	udiv	r3, r0, r3
 800661e:	3301      	adds	r3, #1
 8006620:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006624:	2b00      	cmp	r3, #0
 8006626:	bf0c      	ite	eq
 8006628:	2301      	moveq	r3, #1
 800662a:	2300      	movne	r3, #0
 800662c:	b2db      	uxtb	r3, r3
 800662e:	2b00      	cmp	r3, #0
 8006630:	d001      	beq.n	8006636 <HAL_I2C_Init+0x196>
 8006632:	2301      	movs	r3, #1
 8006634:	e022      	b.n	800667c <HAL_I2C_Init+0x1dc>
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	689b      	ldr	r3, [r3, #8]
 800663a:	2b00      	cmp	r3, #0
 800663c:	d10e      	bne.n	800665c <HAL_I2C_Init+0x1bc>
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	1e58      	subs	r0, r3, #1
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6859      	ldr	r1, [r3, #4]
 8006646:	460b      	mov	r3, r1
 8006648:	005b      	lsls	r3, r3, #1
 800664a:	440b      	add	r3, r1
 800664c:	fbb0 f3f3 	udiv	r3, r0, r3
 8006650:	3301      	adds	r3, #1
 8006652:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006656:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800665a:	e00f      	b.n	800667c <HAL_I2C_Init+0x1dc>
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	1e58      	subs	r0, r3, #1
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	6859      	ldr	r1, [r3, #4]
 8006664:	460b      	mov	r3, r1
 8006666:	009b      	lsls	r3, r3, #2
 8006668:	440b      	add	r3, r1
 800666a:	0099      	lsls	r1, r3, #2
 800666c:	440b      	add	r3, r1
 800666e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006672:	3301      	adds	r3, #1
 8006674:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006678:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800667c:	6879      	ldr	r1, [r7, #4]
 800667e:	6809      	ldr	r1, [r1, #0]
 8006680:	4313      	orrs	r3, r2
 8006682:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	69da      	ldr	r2, [r3, #28]
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	6a1b      	ldr	r3, [r3, #32]
 8006696:	431a      	orrs	r2, r3
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	430a      	orrs	r2, r1
 800669e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	689b      	ldr	r3, [r3, #8]
 80066a6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80066aa:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80066ae:	687a      	ldr	r2, [r7, #4]
 80066b0:	6911      	ldr	r1, [r2, #16]
 80066b2:	687a      	ldr	r2, [r7, #4]
 80066b4:	68d2      	ldr	r2, [r2, #12]
 80066b6:	4311      	orrs	r1, r2
 80066b8:	687a      	ldr	r2, [r7, #4]
 80066ba:	6812      	ldr	r2, [r2, #0]
 80066bc:	430b      	orrs	r3, r1
 80066be:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	68db      	ldr	r3, [r3, #12]
 80066c6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	695a      	ldr	r2, [r3, #20]
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	699b      	ldr	r3, [r3, #24]
 80066d2:	431a      	orrs	r2, r3
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	430a      	orrs	r2, r1
 80066da:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	681a      	ldr	r2, [r3, #0]
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f042 0201 	orr.w	r2, r2, #1
 80066ea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2200      	movs	r2, #0
 80066f0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	2220      	movs	r2, #32
 80066f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	2200      	movs	r2, #0
 80066fe:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2200      	movs	r2, #0
 8006704:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006708:	2300      	movs	r3, #0
}
 800670a:	4618      	mov	r0, r3
 800670c:	3710      	adds	r7, #16
 800670e:	46bd      	mov	sp, r7
 8006710:	bd80      	pop	{r7, pc}
 8006712:	bf00      	nop
 8006714:	000186a0 	.word	0x000186a0
 8006718:	001e847f 	.word	0x001e847f
 800671c:	003d08ff 	.word	0x003d08ff
 8006720:	431bde83 	.word	0x431bde83
 8006724:	10624dd3 	.word	0x10624dd3

08006728 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006728:	b580      	push	{r7, lr}
 800672a:	b088      	sub	sp, #32
 800672c:	af02      	add	r7, sp, #8
 800672e:	60f8      	str	r0, [r7, #12]
 8006730:	4608      	mov	r0, r1
 8006732:	4611      	mov	r1, r2
 8006734:	461a      	mov	r2, r3
 8006736:	4603      	mov	r3, r0
 8006738:	817b      	strh	r3, [r7, #10]
 800673a:	460b      	mov	r3, r1
 800673c:	813b      	strh	r3, [r7, #8]
 800673e:	4613      	mov	r3, r2
 8006740:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006742:	f7ff f843 	bl	80057cc <HAL_GetTick>
 8006746:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800674e:	b2db      	uxtb	r3, r3
 8006750:	2b20      	cmp	r3, #32
 8006752:	f040 80d9 	bne.w	8006908 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006756:	697b      	ldr	r3, [r7, #20]
 8006758:	9300      	str	r3, [sp, #0]
 800675a:	2319      	movs	r3, #25
 800675c:	2201      	movs	r2, #1
 800675e:	496d      	ldr	r1, [pc, #436]	; (8006914 <HAL_I2C_Mem_Write+0x1ec>)
 8006760:	68f8      	ldr	r0, [r7, #12]
 8006762:	f000 fc7f 	bl	8007064 <I2C_WaitOnFlagUntilTimeout>
 8006766:	4603      	mov	r3, r0
 8006768:	2b00      	cmp	r3, #0
 800676a:	d001      	beq.n	8006770 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800676c:	2302      	movs	r3, #2
 800676e:	e0cc      	b.n	800690a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006776:	2b01      	cmp	r3, #1
 8006778:	d101      	bne.n	800677e <HAL_I2C_Mem_Write+0x56>
 800677a:	2302      	movs	r3, #2
 800677c:	e0c5      	b.n	800690a <HAL_I2C_Mem_Write+0x1e2>
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	2201      	movs	r2, #1
 8006782:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	f003 0301 	and.w	r3, r3, #1
 8006790:	2b01      	cmp	r3, #1
 8006792:	d007      	beq.n	80067a4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	681a      	ldr	r2, [r3, #0]
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	f042 0201 	orr.w	r2, r2, #1
 80067a2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	681a      	ldr	r2, [r3, #0]
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80067b2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	2221      	movs	r2, #33	; 0x21
 80067b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	2240      	movs	r2, #64	; 0x40
 80067c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	2200      	movs	r2, #0
 80067c8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	6a3a      	ldr	r2, [r7, #32]
 80067ce:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80067d4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067da:	b29a      	uxth	r2, r3
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	4a4d      	ldr	r2, [pc, #308]	; (8006918 <HAL_I2C_Mem_Write+0x1f0>)
 80067e4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80067e6:	88f8      	ldrh	r0, [r7, #6]
 80067e8:	893a      	ldrh	r2, [r7, #8]
 80067ea:	8979      	ldrh	r1, [r7, #10]
 80067ec:	697b      	ldr	r3, [r7, #20]
 80067ee:	9301      	str	r3, [sp, #4]
 80067f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067f2:	9300      	str	r3, [sp, #0]
 80067f4:	4603      	mov	r3, r0
 80067f6:	68f8      	ldr	r0, [r7, #12]
 80067f8:	f000 fab6 	bl	8006d68 <I2C_RequestMemoryWrite>
 80067fc:	4603      	mov	r3, r0
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d052      	beq.n	80068a8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8006802:	2301      	movs	r3, #1
 8006804:	e081      	b.n	800690a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006806:	697a      	ldr	r2, [r7, #20]
 8006808:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800680a:	68f8      	ldr	r0, [r7, #12]
 800680c:	f000 fd00 	bl	8007210 <I2C_WaitOnTXEFlagUntilTimeout>
 8006810:	4603      	mov	r3, r0
 8006812:	2b00      	cmp	r3, #0
 8006814:	d00d      	beq.n	8006832 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800681a:	2b04      	cmp	r3, #4
 800681c:	d107      	bne.n	800682e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	681a      	ldr	r2, [r3, #0]
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800682c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800682e:	2301      	movs	r3, #1
 8006830:	e06b      	b.n	800690a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006836:	781a      	ldrb	r2, [r3, #0]
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006842:	1c5a      	adds	r2, r3, #1
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800684c:	3b01      	subs	r3, #1
 800684e:	b29a      	uxth	r2, r3
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006858:	b29b      	uxth	r3, r3
 800685a:	3b01      	subs	r3, #1
 800685c:	b29a      	uxth	r2, r3
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	695b      	ldr	r3, [r3, #20]
 8006868:	f003 0304 	and.w	r3, r3, #4
 800686c:	2b04      	cmp	r3, #4
 800686e:	d11b      	bne.n	80068a8 <HAL_I2C_Mem_Write+0x180>
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006874:	2b00      	cmp	r3, #0
 8006876:	d017      	beq.n	80068a8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800687c:	781a      	ldrb	r2, [r3, #0]
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006888:	1c5a      	adds	r2, r3, #1
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006892:	3b01      	subs	r3, #1
 8006894:	b29a      	uxth	r2, r3
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800689e:	b29b      	uxth	r3, r3
 80068a0:	3b01      	subs	r3, #1
 80068a2:	b29a      	uxth	r2, r3
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d1aa      	bne.n	8006806 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80068b0:	697a      	ldr	r2, [r7, #20]
 80068b2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80068b4:	68f8      	ldr	r0, [r7, #12]
 80068b6:	f000 fcec 	bl	8007292 <I2C_WaitOnBTFFlagUntilTimeout>
 80068ba:	4603      	mov	r3, r0
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d00d      	beq.n	80068dc <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068c4:	2b04      	cmp	r3, #4
 80068c6:	d107      	bne.n	80068d8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	681a      	ldr	r2, [r3, #0]
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80068d6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80068d8:	2301      	movs	r3, #1
 80068da:	e016      	b.n	800690a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	681a      	ldr	r2, [r3, #0]
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80068ea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	2220      	movs	r2, #32
 80068f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	2200      	movs	r2, #0
 80068f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	2200      	movs	r2, #0
 8006900:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006904:	2300      	movs	r3, #0
 8006906:	e000      	b.n	800690a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8006908:	2302      	movs	r3, #2
  }
}
 800690a:	4618      	mov	r0, r3
 800690c:	3718      	adds	r7, #24
 800690e:	46bd      	mov	sp, r7
 8006910:	bd80      	pop	{r7, pc}
 8006912:	bf00      	nop
 8006914:	00100002 	.word	0x00100002
 8006918:	ffff0000 	.word	0xffff0000

0800691c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800691c:	b580      	push	{r7, lr}
 800691e:	b08c      	sub	sp, #48	; 0x30
 8006920:	af02      	add	r7, sp, #8
 8006922:	60f8      	str	r0, [r7, #12]
 8006924:	4608      	mov	r0, r1
 8006926:	4611      	mov	r1, r2
 8006928:	461a      	mov	r2, r3
 800692a:	4603      	mov	r3, r0
 800692c:	817b      	strh	r3, [r7, #10]
 800692e:	460b      	mov	r3, r1
 8006930:	813b      	strh	r3, [r7, #8]
 8006932:	4613      	mov	r3, r2
 8006934:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006936:	f7fe ff49 	bl	80057cc <HAL_GetTick>
 800693a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006942:	b2db      	uxtb	r3, r3
 8006944:	2b20      	cmp	r3, #32
 8006946:	f040 8208 	bne.w	8006d5a <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800694a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800694c:	9300      	str	r3, [sp, #0]
 800694e:	2319      	movs	r3, #25
 8006950:	2201      	movs	r2, #1
 8006952:	497b      	ldr	r1, [pc, #492]	; (8006b40 <HAL_I2C_Mem_Read+0x224>)
 8006954:	68f8      	ldr	r0, [r7, #12]
 8006956:	f000 fb85 	bl	8007064 <I2C_WaitOnFlagUntilTimeout>
 800695a:	4603      	mov	r3, r0
 800695c:	2b00      	cmp	r3, #0
 800695e:	d001      	beq.n	8006964 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8006960:	2302      	movs	r3, #2
 8006962:	e1fb      	b.n	8006d5c <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800696a:	2b01      	cmp	r3, #1
 800696c:	d101      	bne.n	8006972 <HAL_I2C_Mem_Read+0x56>
 800696e:	2302      	movs	r3, #2
 8006970:	e1f4      	b.n	8006d5c <HAL_I2C_Mem_Read+0x440>
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	2201      	movs	r2, #1
 8006976:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	f003 0301 	and.w	r3, r3, #1
 8006984:	2b01      	cmp	r3, #1
 8006986:	d007      	beq.n	8006998 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	681a      	ldr	r2, [r3, #0]
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	f042 0201 	orr.w	r2, r2, #1
 8006996:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	681a      	ldr	r2, [r3, #0]
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80069a6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	2222      	movs	r2, #34	; 0x22
 80069ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	2240      	movs	r2, #64	; 0x40
 80069b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	2200      	movs	r2, #0
 80069bc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80069c2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80069c8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80069ce:	b29a      	uxth	r2, r3
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	4a5b      	ldr	r2, [pc, #364]	; (8006b44 <HAL_I2C_Mem_Read+0x228>)
 80069d8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80069da:	88f8      	ldrh	r0, [r7, #6]
 80069dc:	893a      	ldrh	r2, [r7, #8]
 80069de:	8979      	ldrh	r1, [r7, #10]
 80069e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069e2:	9301      	str	r3, [sp, #4]
 80069e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069e6:	9300      	str	r3, [sp, #0]
 80069e8:	4603      	mov	r3, r0
 80069ea:	68f8      	ldr	r0, [r7, #12]
 80069ec:	f000 fa52 	bl	8006e94 <I2C_RequestMemoryRead>
 80069f0:	4603      	mov	r3, r0
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d001      	beq.n	80069fa <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80069f6:	2301      	movs	r3, #1
 80069f8:	e1b0      	b.n	8006d5c <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d113      	bne.n	8006a2a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006a02:	2300      	movs	r3, #0
 8006a04:	623b      	str	r3, [r7, #32]
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	695b      	ldr	r3, [r3, #20]
 8006a0c:	623b      	str	r3, [r7, #32]
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	699b      	ldr	r3, [r3, #24]
 8006a14:	623b      	str	r3, [r7, #32]
 8006a16:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	681a      	ldr	r2, [r3, #0]
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006a26:	601a      	str	r2, [r3, #0]
 8006a28:	e184      	b.n	8006d34 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a2e:	2b01      	cmp	r3, #1
 8006a30:	d11b      	bne.n	8006a6a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	681a      	ldr	r2, [r3, #0]
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006a40:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006a42:	2300      	movs	r3, #0
 8006a44:	61fb      	str	r3, [r7, #28]
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	695b      	ldr	r3, [r3, #20]
 8006a4c:	61fb      	str	r3, [r7, #28]
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	699b      	ldr	r3, [r3, #24]
 8006a54:	61fb      	str	r3, [r7, #28]
 8006a56:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	681a      	ldr	r2, [r3, #0]
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006a66:	601a      	str	r2, [r3, #0]
 8006a68:	e164      	b.n	8006d34 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a6e:	2b02      	cmp	r3, #2
 8006a70:	d11b      	bne.n	8006aaa <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	681a      	ldr	r2, [r3, #0]
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006a80:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	681a      	ldr	r2, [r3, #0]
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006a90:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006a92:	2300      	movs	r3, #0
 8006a94:	61bb      	str	r3, [r7, #24]
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	695b      	ldr	r3, [r3, #20]
 8006a9c:	61bb      	str	r3, [r7, #24]
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	699b      	ldr	r3, [r3, #24]
 8006aa4:	61bb      	str	r3, [r7, #24]
 8006aa6:	69bb      	ldr	r3, [r7, #24]
 8006aa8:	e144      	b.n	8006d34 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006aaa:	2300      	movs	r3, #0
 8006aac:	617b      	str	r3, [r7, #20]
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	695b      	ldr	r3, [r3, #20]
 8006ab4:	617b      	str	r3, [r7, #20]
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	699b      	ldr	r3, [r3, #24]
 8006abc:	617b      	str	r3, [r7, #20]
 8006abe:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006ac0:	e138      	b.n	8006d34 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ac6:	2b03      	cmp	r3, #3
 8006ac8:	f200 80f1 	bhi.w	8006cae <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ad0:	2b01      	cmp	r3, #1
 8006ad2:	d123      	bne.n	8006b1c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006ad4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ad6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006ad8:	68f8      	ldr	r0, [r7, #12]
 8006ada:	f000 fc1b 	bl	8007314 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006ade:	4603      	mov	r3, r0
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d001      	beq.n	8006ae8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8006ae4:	2301      	movs	r3, #1
 8006ae6:	e139      	b.n	8006d5c <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	691a      	ldr	r2, [r3, #16]
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006af2:	b2d2      	uxtb	r2, r2
 8006af4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006afa:	1c5a      	adds	r2, r3, #1
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b04:	3b01      	subs	r3, #1
 8006b06:	b29a      	uxth	r2, r3
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b10:	b29b      	uxth	r3, r3
 8006b12:	3b01      	subs	r3, #1
 8006b14:	b29a      	uxth	r2, r3
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006b1a:	e10b      	b.n	8006d34 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b20:	2b02      	cmp	r3, #2
 8006b22:	d14e      	bne.n	8006bc2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006b24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b26:	9300      	str	r3, [sp, #0]
 8006b28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	4906      	ldr	r1, [pc, #24]	; (8006b48 <HAL_I2C_Mem_Read+0x22c>)
 8006b2e:	68f8      	ldr	r0, [r7, #12]
 8006b30:	f000 fa98 	bl	8007064 <I2C_WaitOnFlagUntilTimeout>
 8006b34:	4603      	mov	r3, r0
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d008      	beq.n	8006b4c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8006b3a:	2301      	movs	r3, #1
 8006b3c:	e10e      	b.n	8006d5c <HAL_I2C_Mem_Read+0x440>
 8006b3e:	bf00      	nop
 8006b40:	00100002 	.word	0x00100002
 8006b44:	ffff0000 	.word	0xffff0000
 8006b48:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	681a      	ldr	r2, [r3, #0]
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b5a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	691a      	ldr	r2, [r3, #16]
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b66:	b2d2      	uxtb	r2, r2
 8006b68:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b6e:	1c5a      	adds	r2, r3, #1
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b78:	3b01      	subs	r3, #1
 8006b7a:	b29a      	uxth	r2, r3
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b84:	b29b      	uxth	r3, r3
 8006b86:	3b01      	subs	r3, #1
 8006b88:	b29a      	uxth	r2, r3
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	691a      	ldr	r2, [r3, #16]
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b98:	b2d2      	uxtb	r2, r2
 8006b9a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ba0:	1c5a      	adds	r2, r3, #1
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006baa:	3b01      	subs	r3, #1
 8006bac:	b29a      	uxth	r2, r3
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006bb6:	b29b      	uxth	r3, r3
 8006bb8:	3b01      	subs	r3, #1
 8006bba:	b29a      	uxth	r2, r3
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006bc0:	e0b8      	b.n	8006d34 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006bc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bc4:	9300      	str	r3, [sp, #0]
 8006bc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bc8:	2200      	movs	r2, #0
 8006bca:	4966      	ldr	r1, [pc, #408]	; (8006d64 <HAL_I2C_Mem_Read+0x448>)
 8006bcc:	68f8      	ldr	r0, [r7, #12]
 8006bce:	f000 fa49 	bl	8007064 <I2C_WaitOnFlagUntilTimeout>
 8006bd2:	4603      	mov	r3, r0
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d001      	beq.n	8006bdc <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8006bd8:	2301      	movs	r3, #1
 8006bda:	e0bf      	b.n	8006d5c <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	681a      	ldr	r2, [r3, #0]
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006bea:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	691a      	ldr	r2, [r3, #16]
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bf6:	b2d2      	uxtb	r2, r2
 8006bf8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bfe:	1c5a      	adds	r2, r3, #1
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c08:	3b01      	subs	r3, #1
 8006c0a:	b29a      	uxth	r2, r3
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c14:	b29b      	uxth	r3, r3
 8006c16:	3b01      	subs	r3, #1
 8006c18:	b29a      	uxth	r2, r3
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c20:	9300      	str	r3, [sp, #0]
 8006c22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c24:	2200      	movs	r2, #0
 8006c26:	494f      	ldr	r1, [pc, #316]	; (8006d64 <HAL_I2C_Mem_Read+0x448>)
 8006c28:	68f8      	ldr	r0, [r7, #12]
 8006c2a:	f000 fa1b 	bl	8007064 <I2C_WaitOnFlagUntilTimeout>
 8006c2e:	4603      	mov	r3, r0
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d001      	beq.n	8006c38 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8006c34:	2301      	movs	r3, #1
 8006c36:	e091      	b.n	8006d5c <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	681a      	ldr	r2, [r3, #0]
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c46:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	691a      	ldr	r2, [r3, #16]
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c52:	b2d2      	uxtb	r2, r2
 8006c54:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c5a:	1c5a      	adds	r2, r3, #1
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c64:	3b01      	subs	r3, #1
 8006c66:	b29a      	uxth	r2, r3
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c70:	b29b      	uxth	r3, r3
 8006c72:	3b01      	subs	r3, #1
 8006c74:	b29a      	uxth	r2, r3
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	691a      	ldr	r2, [r3, #16]
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c84:	b2d2      	uxtb	r2, r2
 8006c86:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c8c:	1c5a      	adds	r2, r3, #1
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c96:	3b01      	subs	r3, #1
 8006c98:	b29a      	uxth	r2, r3
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ca2:	b29b      	uxth	r3, r3
 8006ca4:	3b01      	subs	r3, #1
 8006ca6:	b29a      	uxth	r2, r3
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006cac:	e042      	b.n	8006d34 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006cae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006cb0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006cb2:	68f8      	ldr	r0, [r7, #12]
 8006cb4:	f000 fb2e 	bl	8007314 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006cb8:	4603      	mov	r3, r0
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d001      	beq.n	8006cc2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8006cbe:	2301      	movs	r3, #1
 8006cc0:	e04c      	b.n	8006d5c <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	691a      	ldr	r2, [r3, #16]
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ccc:	b2d2      	uxtb	r2, r2
 8006cce:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cd4:	1c5a      	adds	r2, r3, #1
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006cde:	3b01      	subs	r3, #1
 8006ce0:	b29a      	uxth	r2, r3
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006cea:	b29b      	uxth	r3, r3
 8006cec:	3b01      	subs	r3, #1
 8006cee:	b29a      	uxth	r2, r3
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	695b      	ldr	r3, [r3, #20]
 8006cfa:	f003 0304 	and.w	r3, r3, #4
 8006cfe:	2b04      	cmp	r3, #4
 8006d00:	d118      	bne.n	8006d34 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	691a      	ldr	r2, [r3, #16]
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d0c:	b2d2      	uxtb	r2, r2
 8006d0e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d14:	1c5a      	adds	r2, r3, #1
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d1e:	3b01      	subs	r3, #1
 8006d20:	b29a      	uxth	r2, r3
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d2a:	b29b      	uxth	r3, r3
 8006d2c:	3b01      	subs	r3, #1
 8006d2e:	b29a      	uxth	r2, r3
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	f47f aec2 	bne.w	8006ac2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	2220      	movs	r2, #32
 8006d42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	2200      	movs	r2, #0
 8006d4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	2200      	movs	r2, #0
 8006d52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006d56:	2300      	movs	r3, #0
 8006d58:	e000      	b.n	8006d5c <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8006d5a:	2302      	movs	r3, #2
  }
}
 8006d5c:	4618      	mov	r0, r3
 8006d5e:	3728      	adds	r7, #40	; 0x28
 8006d60:	46bd      	mov	sp, r7
 8006d62:	bd80      	pop	{r7, pc}
 8006d64:	00010004 	.word	0x00010004

08006d68 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006d68:	b580      	push	{r7, lr}
 8006d6a:	b088      	sub	sp, #32
 8006d6c:	af02      	add	r7, sp, #8
 8006d6e:	60f8      	str	r0, [r7, #12]
 8006d70:	4608      	mov	r0, r1
 8006d72:	4611      	mov	r1, r2
 8006d74:	461a      	mov	r2, r3
 8006d76:	4603      	mov	r3, r0
 8006d78:	817b      	strh	r3, [r7, #10]
 8006d7a:	460b      	mov	r3, r1
 8006d7c:	813b      	strh	r3, [r7, #8]
 8006d7e:	4613      	mov	r3, r2
 8006d80:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	681a      	ldr	r2, [r3, #0]
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006d90:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006d92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d94:	9300      	str	r3, [sp, #0]
 8006d96:	6a3b      	ldr	r3, [r7, #32]
 8006d98:	2200      	movs	r2, #0
 8006d9a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006d9e:	68f8      	ldr	r0, [r7, #12]
 8006da0:	f000 f960 	bl	8007064 <I2C_WaitOnFlagUntilTimeout>
 8006da4:	4603      	mov	r3, r0
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d00d      	beq.n	8006dc6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006db4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006db8:	d103      	bne.n	8006dc2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006dc0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006dc2:	2303      	movs	r3, #3
 8006dc4:	e05f      	b.n	8006e86 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006dc6:	897b      	ldrh	r3, [r7, #10]
 8006dc8:	b2db      	uxtb	r3, r3
 8006dca:	461a      	mov	r2, r3
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006dd4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dd8:	6a3a      	ldr	r2, [r7, #32]
 8006dda:	492d      	ldr	r1, [pc, #180]	; (8006e90 <I2C_RequestMemoryWrite+0x128>)
 8006ddc:	68f8      	ldr	r0, [r7, #12]
 8006dde:	f000 f998 	bl	8007112 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006de2:	4603      	mov	r3, r0
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d001      	beq.n	8006dec <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006de8:	2301      	movs	r3, #1
 8006dea:	e04c      	b.n	8006e86 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006dec:	2300      	movs	r3, #0
 8006dee:	617b      	str	r3, [r7, #20]
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	695b      	ldr	r3, [r3, #20]
 8006df6:	617b      	str	r3, [r7, #20]
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	699b      	ldr	r3, [r3, #24]
 8006dfe:	617b      	str	r3, [r7, #20]
 8006e00:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006e02:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e04:	6a39      	ldr	r1, [r7, #32]
 8006e06:	68f8      	ldr	r0, [r7, #12]
 8006e08:	f000 fa02 	bl	8007210 <I2C_WaitOnTXEFlagUntilTimeout>
 8006e0c:	4603      	mov	r3, r0
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d00d      	beq.n	8006e2e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e16:	2b04      	cmp	r3, #4
 8006e18:	d107      	bne.n	8006e2a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	681a      	ldr	r2, [r3, #0]
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006e28:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006e2a:	2301      	movs	r3, #1
 8006e2c:	e02b      	b.n	8006e86 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006e2e:	88fb      	ldrh	r3, [r7, #6]
 8006e30:	2b01      	cmp	r3, #1
 8006e32:	d105      	bne.n	8006e40 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006e34:	893b      	ldrh	r3, [r7, #8]
 8006e36:	b2da      	uxtb	r2, r3
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	611a      	str	r2, [r3, #16]
 8006e3e:	e021      	b.n	8006e84 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006e40:	893b      	ldrh	r3, [r7, #8]
 8006e42:	0a1b      	lsrs	r3, r3, #8
 8006e44:	b29b      	uxth	r3, r3
 8006e46:	b2da      	uxtb	r2, r3
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006e4e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e50:	6a39      	ldr	r1, [r7, #32]
 8006e52:	68f8      	ldr	r0, [r7, #12]
 8006e54:	f000 f9dc 	bl	8007210 <I2C_WaitOnTXEFlagUntilTimeout>
 8006e58:	4603      	mov	r3, r0
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d00d      	beq.n	8006e7a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e62:	2b04      	cmp	r3, #4
 8006e64:	d107      	bne.n	8006e76 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	681a      	ldr	r2, [r3, #0]
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006e74:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006e76:	2301      	movs	r3, #1
 8006e78:	e005      	b.n	8006e86 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006e7a:	893b      	ldrh	r3, [r7, #8]
 8006e7c:	b2da      	uxtb	r2, r3
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006e84:	2300      	movs	r3, #0
}
 8006e86:	4618      	mov	r0, r3
 8006e88:	3718      	adds	r7, #24
 8006e8a:	46bd      	mov	sp, r7
 8006e8c:	bd80      	pop	{r7, pc}
 8006e8e:	bf00      	nop
 8006e90:	00010002 	.word	0x00010002

08006e94 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006e94:	b580      	push	{r7, lr}
 8006e96:	b088      	sub	sp, #32
 8006e98:	af02      	add	r7, sp, #8
 8006e9a:	60f8      	str	r0, [r7, #12]
 8006e9c:	4608      	mov	r0, r1
 8006e9e:	4611      	mov	r1, r2
 8006ea0:	461a      	mov	r2, r3
 8006ea2:	4603      	mov	r3, r0
 8006ea4:	817b      	strh	r3, [r7, #10]
 8006ea6:	460b      	mov	r3, r1
 8006ea8:	813b      	strh	r3, [r7, #8]
 8006eaa:	4613      	mov	r3, r2
 8006eac:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	681a      	ldr	r2, [r3, #0]
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006ebc:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	681a      	ldr	r2, [r3, #0]
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006ecc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ed0:	9300      	str	r3, [sp, #0]
 8006ed2:	6a3b      	ldr	r3, [r7, #32]
 8006ed4:	2200      	movs	r2, #0
 8006ed6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006eda:	68f8      	ldr	r0, [r7, #12]
 8006edc:	f000 f8c2 	bl	8007064 <I2C_WaitOnFlagUntilTimeout>
 8006ee0:	4603      	mov	r3, r0
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d00d      	beq.n	8006f02 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ef0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006ef4:	d103      	bne.n	8006efe <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006efc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006efe:	2303      	movs	r3, #3
 8006f00:	e0aa      	b.n	8007058 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006f02:	897b      	ldrh	r3, [r7, #10]
 8006f04:	b2db      	uxtb	r3, r3
 8006f06:	461a      	mov	r2, r3
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006f10:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006f12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f14:	6a3a      	ldr	r2, [r7, #32]
 8006f16:	4952      	ldr	r1, [pc, #328]	; (8007060 <I2C_RequestMemoryRead+0x1cc>)
 8006f18:	68f8      	ldr	r0, [r7, #12]
 8006f1a:	f000 f8fa 	bl	8007112 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006f1e:	4603      	mov	r3, r0
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d001      	beq.n	8006f28 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006f24:	2301      	movs	r3, #1
 8006f26:	e097      	b.n	8007058 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006f28:	2300      	movs	r3, #0
 8006f2a:	617b      	str	r3, [r7, #20]
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	695b      	ldr	r3, [r3, #20]
 8006f32:	617b      	str	r3, [r7, #20]
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	699b      	ldr	r3, [r3, #24]
 8006f3a:	617b      	str	r3, [r7, #20]
 8006f3c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006f3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006f40:	6a39      	ldr	r1, [r7, #32]
 8006f42:	68f8      	ldr	r0, [r7, #12]
 8006f44:	f000 f964 	bl	8007210 <I2C_WaitOnTXEFlagUntilTimeout>
 8006f48:	4603      	mov	r3, r0
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d00d      	beq.n	8006f6a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f52:	2b04      	cmp	r3, #4
 8006f54:	d107      	bne.n	8006f66 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	681a      	ldr	r2, [r3, #0]
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006f64:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006f66:	2301      	movs	r3, #1
 8006f68:	e076      	b.n	8007058 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006f6a:	88fb      	ldrh	r3, [r7, #6]
 8006f6c:	2b01      	cmp	r3, #1
 8006f6e:	d105      	bne.n	8006f7c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006f70:	893b      	ldrh	r3, [r7, #8]
 8006f72:	b2da      	uxtb	r2, r3
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	611a      	str	r2, [r3, #16]
 8006f7a:	e021      	b.n	8006fc0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006f7c:	893b      	ldrh	r3, [r7, #8]
 8006f7e:	0a1b      	lsrs	r3, r3, #8
 8006f80:	b29b      	uxth	r3, r3
 8006f82:	b2da      	uxtb	r2, r3
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006f8a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006f8c:	6a39      	ldr	r1, [r7, #32]
 8006f8e:	68f8      	ldr	r0, [r7, #12]
 8006f90:	f000 f93e 	bl	8007210 <I2C_WaitOnTXEFlagUntilTimeout>
 8006f94:	4603      	mov	r3, r0
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d00d      	beq.n	8006fb6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f9e:	2b04      	cmp	r3, #4
 8006fa0:	d107      	bne.n	8006fb2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	681a      	ldr	r2, [r3, #0]
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006fb0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006fb2:	2301      	movs	r3, #1
 8006fb4:	e050      	b.n	8007058 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006fb6:	893b      	ldrh	r3, [r7, #8]
 8006fb8:	b2da      	uxtb	r2, r3
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006fc0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006fc2:	6a39      	ldr	r1, [r7, #32]
 8006fc4:	68f8      	ldr	r0, [r7, #12]
 8006fc6:	f000 f923 	bl	8007210 <I2C_WaitOnTXEFlagUntilTimeout>
 8006fca:	4603      	mov	r3, r0
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d00d      	beq.n	8006fec <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fd4:	2b04      	cmp	r3, #4
 8006fd6:	d107      	bne.n	8006fe8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	681a      	ldr	r2, [r3, #0]
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006fe6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006fe8:	2301      	movs	r3, #1
 8006fea:	e035      	b.n	8007058 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	681a      	ldr	r2, [r3, #0]
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006ffa:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006ffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ffe:	9300      	str	r3, [sp, #0]
 8007000:	6a3b      	ldr	r3, [r7, #32]
 8007002:	2200      	movs	r2, #0
 8007004:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007008:	68f8      	ldr	r0, [r7, #12]
 800700a:	f000 f82b 	bl	8007064 <I2C_WaitOnFlagUntilTimeout>
 800700e:	4603      	mov	r3, r0
 8007010:	2b00      	cmp	r3, #0
 8007012:	d00d      	beq.n	8007030 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800701e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007022:	d103      	bne.n	800702c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	f44f 7200 	mov.w	r2, #512	; 0x200
 800702a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800702c:	2303      	movs	r3, #3
 800702e:	e013      	b.n	8007058 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007030:	897b      	ldrh	r3, [r7, #10]
 8007032:	b2db      	uxtb	r3, r3
 8007034:	f043 0301 	orr.w	r3, r3, #1
 8007038:	b2da      	uxtb	r2, r3
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007040:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007042:	6a3a      	ldr	r2, [r7, #32]
 8007044:	4906      	ldr	r1, [pc, #24]	; (8007060 <I2C_RequestMemoryRead+0x1cc>)
 8007046:	68f8      	ldr	r0, [r7, #12]
 8007048:	f000 f863 	bl	8007112 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800704c:	4603      	mov	r3, r0
 800704e:	2b00      	cmp	r3, #0
 8007050:	d001      	beq.n	8007056 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8007052:	2301      	movs	r3, #1
 8007054:	e000      	b.n	8007058 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8007056:	2300      	movs	r3, #0
}
 8007058:	4618      	mov	r0, r3
 800705a:	3718      	adds	r7, #24
 800705c:	46bd      	mov	sp, r7
 800705e:	bd80      	pop	{r7, pc}
 8007060:	00010002 	.word	0x00010002

08007064 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007064:	b580      	push	{r7, lr}
 8007066:	b084      	sub	sp, #16
 8007068:	af00      	add	r7, sp, #0
 800706a:	60f8      	str	r0, [r7, #12]
 800706c:	60b9      	str	r1, [r7, #8]
 800706e:	603b      	str	r3, [r7, #0]
 8007070:	4613      	mov	r3, r2
 8007072:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007074:	e025      	b.n	80070c2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007076:	683b      	ldr	r3, [r7, #0]
 8007078:	f1b3 3fff 	cmp.w	r3, #4294967295
 800707c:	d021      	beq.n	80070c2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800707e:	f7fe fba5 	bl	80057cc <HAL_GetTick>
 8007082:	4602      	mov	r2, r0
 8007084:	69bb      	ldr	r3, [r7, #24]
 8007086:	1ad3      	subs	r3, r2, r3
 8007088:	683a      	ldr	r2, [r7, #0]
 800708a:	429a      	cmp	r2, r3
 800708c:	d302      	bcc.n	8007094 <I2C_WaitOnFlagUntilTimeout+0x30>
 800708e:	683b      	ldr	r3, [r7, #0]
 8007090:	2b00      	cmp	r3, #0
 8007092:	d116      	bne.n	80070c2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	2200      	movs	r2, #0
 8007098:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	2220      	movs	r2, #32
 800709e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	2200      	movs	r2, #0
 80070a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070ae:	f043 0220 	orr.w	r2, r3, #32
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	2200      	movs	r2, #0
 80070ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80070be:	2301      	movs	r3, #1
 80070c0:	e023      	b.n	800710a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80070c2:	68bb      	ldr	r3, [r7, #8]
 80070c4:	0c1b      	lsrs	r3, r3, #16
 80070c6:	b2db      	uxtb	r3, r3
 80070c8:	2b01      	cmp	r3, #1
 80070ca:	d10d      	bne.n	80070e8 <I2C_WaitOnFlagUntilTimeout+0x84>
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	695b      	ldr	r3, [r3, #20]
 80070d2:	43da      	mvns	r2, r3
 80070d4:	68bb      	ldr	r3, [r7, #8]
 80070d6:	4013      	ands	r3, r2
 80070d8:	b29b      	uxth	r3, r3
 80070da:	2b00      	cmp	r3, #0
 80070dc:	bf0c      	ite	eq
 80070de:	2301      	moveq	r3, #1
 80070e0:	2300      	movne	r3, #0
 80070e2:	b2db      	uxtb	r3, r3
 80070e4:	461a      	mov	r2, r3
 80070e6:	e00c      	b.n	8007102 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	699b      	ldr	r3, [r3, #24]
 80070ee:	43da      	mvns	r2, r3
 80070f0:	68bb      	ldr	r3, [r7, #8]
 80070f2:	4013      	ands	r3, r2
 80070f4:	b29b      	uxth	r3, r3
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	bf0c      	ite	eq
 80070fa:	2301      	moveq	r3, #1
 80070fc:	2300      	movne	r3, #0
 80070fe:	b2db      	uxtb	r3, r3
 8007100:	461a      	mov	r2, r3
 8007102:	79fb      	ldrb	r3, [r7, #7]
 8007104:	429a      	cmp	r2, r3
 8007106:	d0b6      	beq.n	8007076 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007108:	2300      	movs	r3, #0
}
 800710a:	4618      	mov	r0, r3
 800710c:	3710      	adds	r7, #16
 800710e:	46bd      	mov	sp, r7
 8007110:	bd80      	pop	{r7, pc}

08007112 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007112:	b580      	push	{r7, lr}
 8007114:	b084      	sub	sp, #16
 8007116:	af00      	add	r7, sp, #0
 8007118:	60f8      	str	r0, [r7, #12]
 800711a:	60b9      	str	r1, [r7, #8]
 800711c:	607a      	str	r2, [r7, #4]
 800711e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007120:	e051      	b.n	80071c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	695b      	ldr	r3, [r3, #20]
 8007128:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800712c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007130:	d123      	bne.n	800717a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	681a      	ldr	r2, [r3, #0]
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007140:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800714a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	2200      	movs	r2, #0
 8007150:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	2220      	movs	r2, #32
 8007156:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	2200      	movs	r2, #0
 800715e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007166:	f043 0204 	orr.w	r2, r3, #4
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	2200      	movs	r2, #0
 8007172:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007176:	2301      	movs	r3, #1
 8007178:	e046      	b.n	8007208 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007180:	d021      	beq.n	80071c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007182:	f7fe fb23 	bl	80057cc <HAL_GetTick>
 8007186:	4602      	mov	r2, r0
 8007188:	683b      	ldr	r3, [r7, #0]
 800718a:	1ad3      	subs	r3, r2, r3
 800718c:	687a      	ldr	r2, [r7, #4]
 800718e:	429a      	cmp	r2, r3
 8007190:	d302      	bcc.n	8007198 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	2b00      	cmp	r3, #0
 8007196:	d116      	bne.n	80071c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	2200      	movs	r2, #0
 800719c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	2220      	movs	r2, #32
 80071a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	2200      	movs	r2, #0
 80071aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071b2:	f043 0220 	orr.w	r2, r3, #32
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	2200      	movs	r2, #0
 80071be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80071c2:	2301      	movs	r3, #1
 80071c4:	e020      	b.n	8007208 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80071c6:	68bb      	ldr	r3, [r7, #8]
 80071c8:	0c1b      	lsrs	r3, r3, #16
 80071ca:	b2db      	uxtb	r3, r3
 80071cc:	2b01      	cmp	r3, #1
 80071ce:	d10c      	bne.n	80071ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	695b      	ldr	r3, [r3, #20]
 80071d6:	43da      	mvns	r2, r3
 80071d8:	68bb      	ldr	r3, [r7, #8]
 80071da:	4013      	ands	r3, r2
 80071dc:	b29b      	uxth	r3, r3
 80071de:	2b00      	cmp	r3, #0
 80071e0:	bf14      	ite	ne
 80071e2:	2301      	movne	r3, #1
 80071e4:	2300      	moveq	r3, #0
 80071e6:	b2db      	uxtb	r3, r3
 80071e8:	e00b      	b.n	8007202 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	699b      	ldr	r3, [r3, #24]
 80071f0:	43da      	mvns	r2, r3
 80071f2:	68bb      	ldr	r3, [r7, #8]
 80071f4:	4013      	ands	r3, r2
 80071f6:	b29b      	uxth	r3, r3
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	bf14      	ite	ne
 80071fc:	2301      	movne	r3, #1
 80071fe:	2300      	moveq	r3, #0
 8007200:	b2db      	uxtb	r3, r3
 8007202:	2b00      	cmp	r3, #0
 8007204:	d18d      	bne.n	8007122 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8007206:	2300      	movs	r3, #0
}
 8007208:	4618      	mov	r0, r3
 800720a:	3710      	adds	r7, #16
 800720c:	46bd      	mov	sp, r7
 800720e:	bd80      	pop	{r7, pc}

08007210 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007210:	b580      	push	{r7, lr}
 8007212:	b084      	sub	sp, #16
 8007214:	af00      	add	r7, sp, #0
 8007216:	60f8      	str	r0, [r7, #12]
 8007218:	60b9      	str	r1, [r7, #8]
 800721a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800721c:	e02d      	b.n	800727a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800721e:	68f8      	ldr	r0, [r7, #12]
 8007220:	f000 f8ce 	bl	80073c0 <I2C_IsAcknowledgeFailed>
 8007224:	4603      	mov	r3, r0
 8007226:	2b00      	cmp	r3, #0
 8007228:	d001      	beq.n	800722e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800722a:	2301      	movs	r3, #1
 800722c:	e02d      	b.n	800728a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800722e:	68bb      	ldr	r3, [r7, #8]
 8007230:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007234:	d021      	beq.n	800727a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007236:	f7fe fac9 	bl	80057cc <HAL_GetTick>
 800723a:	4602      	mov	r2, r0
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	1ad3      	subs	r3, r2, r3
 8007240:	68ba      	ldr	r2, [r7, #8]
 8007242:	429a      	cmp	r2, r3
 8007244:	d302      	bcc.n	800724c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007246:	68bb      	ldr	r3, [r7, #8]
 8007248:	2b00      	cmp	r3, #0
 800724a:	d116      	bne.n	800727a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	2200      	movs	r2, #0
 8007250:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	2220      	movs	r2, #32
 8007256:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	2200      	movs	r2, #0
 800725e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007266:	f043 0220 	orr.w	r2, r3, #32
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	2200      	movs	r2, #0
 8007272:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007276:	2301      	movs	r3, #1
 8007278:	e007      	b.n	800728a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	695b      	ldr	r3, [r3, #20]
 8007280:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007284:	2b80      	cmp	r3, #128	; 0x80
 8007286:	d1ca      	bne.n	800721e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007288:	2300      	movs	r3, #0
}
 800728a:	4618      	mov	r0, r3
 800728c:	3710      	adds	r7, #16
 800728e:	46bd      	mov	sp, r7
 8007290:	bd80      	pop	{r7, pc}

08007292 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007292:	b580      	push	{r7, lr}
 8007294:	b084      	sub	sp, #16
 8007296:	af00      	add	r7, sp, #0
 8007298:	60f8      	str	r0, [r7, #12]
 800729a:	60b9      	str	r1, [r7, #8]
 800729c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800729e:	e02d      	b.n	80072fc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80072a0:	68f8      	ldr	r0, [r7, #12]
 80072a2:	f000 f88d 	bl	80073c0 <I2C_IsAcknowledgeFailed>
 80072a6:	4603      	mov	r3, r0
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d001      	beq.n	80072b0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80072ac:	2301      	movs	r3, #1
 80072ae:	e02d      	b.n	800730c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80072b0:	68bb      	ldr	r3, [r7, #8]
 80072b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072b6:	d021      	beq.n	80072fc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80072b8:	f7fe fa88 	bl	80057cc <HAL_GetTick>
 80072bc:	4602      	mov	r2, r0
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	1ad3      	subs	r3, r2, r3
 80072c2:	68ba      	ldr	r2, [r7, #8]
 80072c4:	429a      	cmp	r2, r3
 80072c6:	d302      	bcc.n	80072ce <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80072c8:	68bb      	ldr	r3, [r7, #8]
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d116      	bne.n	80072fc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	2200      	movs	r2, #0
 80072d2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	2220      	movs	r2, #32
 80072d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	2200      	movs	r2, #0
 80072e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072e8:	f043 0220 	orr.w	r2, r3, #32
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	2200      	movs	r2, #0
 80072f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80072f8:	2301      	movs	r3, #1
 80072fa:	e007      	b.n	800730c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	695b      	ldr	r3, [r3, #20]
 8007302:	f003 0304 	and.w	r3, r3, #4
 8007306:	2b04      	cmp	r3, #4
 8007308:	d1ca      	bne.n	80072a0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800730a:	2300      	movs	r3, #0
}
 800730c:	4618      	mov	r0, r3
 800730e:	3710      	adds	r7, #16
 8007310:	46bd      	mov	sp, r7
 8007312:	bd80      	pop	{r7, pc}

08007314 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007314:	b580      	push	{r7, lr}
 8007316:	b084      	sub	sp, #16
 8007318:	af00      	add	r7, sp, #0
 800731a:	60f8      	str	r0, [r7, #12]
 800731c:	60b9      	str	r1, [r7, #8]
 800731e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007320:	e042      	b.n	80073a8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	695b      	ldr	r3, [r3, #20]
 8007328:	f003 0310 	and.w	r3, r3, #16
 800732c:	2b10      	cmp	r3, #16
 800732e:	d119      	bne.n	8007364 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	f06f 0210 	mvn.w	r2, #16
 8007338:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	2200      	movs	r2, #0
 800733e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	2220      	movs	r2, #32
 8007344:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	2200      	movs	r2, #0
 800734c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	2200      	movs	r2, #0
 800735c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007360:	2301      	movs	r3, #1
 8007362:	e029      	b.n	80073b8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007364:	f7fe fa32 	bl	80057cc <HAL_GetTick>
 8007368:	4602      	mov	r2, r0
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	1ad3      	subs	r3, r2, r3
 800736e:	68ba      	ldr	r2, [r7, #8]
 8007370:	429a      	cmp	r2, r3
 8007372:	d302      	bcc.n	800737a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007374:	68bb      	ldr	r3, [r7, #8]
 8007376:	2b00      	cmp	r3, #0
 8007378:	d116      	bne.n	80073a8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	2200      	movs	r2, #0
 800737e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	2220      	movs	r2, #32
 8007384:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	2200      	movs	r2, #0
 800738c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007394:	f043 0220 	orr.w	r2, r3, #32
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	2200      	movs	r2, #0
 80073a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80073a4:	2301      	movs	r3, #1
 80073a6:	e007      	b.n	80073b8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	695b      	ldr	r3, [r3, #20]
 80073ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073b2:	2b40      	cmp	r3, #64	; 0x40
 80073b4:	d1b5      	bne.n	8007322 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80073b6:	2300      	movs	r3, #0
}
 80073b8:	4618      	mov	r0, r3
 80073ba:	3710      	adds	r7, #16
 80073bc:	46bd      	mov	sp, r7
 80073be:	bd80      	pop	{r7, pc}

080073c0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80073c0:	b480      	push	{r7}
 80073c2:	b083      	sub	sp, #12
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	695b      	ldr	r3, [r3, #20]
 80073ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80073d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80073d6:	d11b      	bne.n	8007410 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80073e0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	2200      	movs	r2, #0
 80073e6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	2220      	movs	r2, #32
 80073ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	2200      	movs	r2, #0
 80073f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073fc:	f043 0204 	orr.w	r2, r3, #4
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	2200      	movs	r2, #0
 8007408:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800740c:	2301      	movs	r3, #1
 800740e:	e000      	b.n	8007412 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007410:	2300      	movs	r3, #0
}
 8007412:	4618      	mov	r0, r3
 8007414:	370c      	adds	r7, #12
 8007416:	46bd      	mov	sp, r7
 8007418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741c:	4770      	bx	lr
	...

08007420 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8007420:	b580      	push	{r7, lr}
 8007422:	b088      	sub	sp, #32
 8007424:	af00      	add	r7, sp, #0
 8007426:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	2b00      	cmp	r3, #0
 800742c:	d101      	bne.n	8007432 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800742e:	2301      	movs	r3, #1
 8007430:	e128      	b.n	8007684 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007438:	b2db      	uxtb	r3, r3
 800743a:	2b00      	cmp	r3, #0
 800743c:	d109      	bne.n	8007452 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	2200      	movs	r2, #0
 8007442:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	4a90      	ldr	r2, [pc, #576]	; (800768c <HAL_I2S_Init+0x26c>)
 800744a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 800744c:	6878      	ldr	r0, [r7, #4]
 800744e:	f7fd fde7 	bl	8005020 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	2202      	movs	r2, #2
 8007456:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	69db      	ldr	r3, [r3, #28]
 8007460:	687a      	ldr	r2, [r7, #4]
 8007462:	6812      	ldr	r2, [r2, #0]
 8007464:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8007468:	f023 030f 	bic.w	r3, r3, #15
 800746c:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	2202      	movs	r2, #2
 8007474:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	695b      	ldr	r3, [r3, #20]
 800747a:	2b02      	cmp	r3, #2
 800747c:	d060      	beq.n	8007540 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	68db      	ldr	r3, [r3, #12]
 8007482:	2b00      	cmp	r3, #0
 8007484:	d102      	bne.n	800748c <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8007486:	2310      	movs	r3, #16
 8007488:	617b      	str	r3, [r7, #20]
 800748a:	e001      	b.n	8007490 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 800748c:	2320      	movs	r3, #32
 800748e:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	689b      	ldr	r3, [r3, #8]
 8007494:	2b20      	cmp	r3, #32
 8007496:	d802      	bhi.n	800749e <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8007498:	697b      	ldr	r3, [r7, #20]
 800749a:	005b      	lsls	r3, r3, #1
 800749c:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 800749e:	2001      	movs	r0, #1
 80074a0:	f002 fb78 	bl	8009b94 <HAL_RCCEx_GetPeriphCLKFreq>
 80074a4:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	691b      	ldr	r3, [r3, #16]
 80074aa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80074ae:	d125      	bne.n	80074fc <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	68db      	ldr	r3, [r3, #12]
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d010      	beq.n	80074da <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80074b8:	697b      	ldr	r3, [r7, #20]
 80074ba:	009b      	lsls	r3, r3, #2
 80074bc:	68fa      	ldr	r2, [r7, #12]
 80074be:	fbb2 f2f3 	udiv	r2, r2, r3
 80074c2:	4613      	mov	r3, r2
 80074c4:	009b      	lsls	r3, r3, #2
 80074c6:	4413      	add	r3, r2
 80074c8:	005b      	lsls	r3, r3, #1
 80074ca:	461a      	mov	r2, r3
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	695b      	ldr	r3, [r3, #20]
 80074d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80074d4:	3305      	adds	r3, #5
 80074d6:	613b      	str	r3, [r7, #16]
 80074d8:	e01f      	b.n	800751a <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80074da:	697b      	ldr	r3, [r7, #20]
 80074dc:	00db      	lsls	r3, r3, #3
 80074de:	68fa      	ldr	r2, [r7, #12]
 80074e0:	fbb2 f2f3 	udiv	r2, r2, r3
 80074e4:	4613      	mov	r3, r2
 80074e6:	009b      	lsls	r3, r3, #2
 80074e8:	4413      	add	r3, r2
 80074ea:	005b      	lsls	r3, r3, #1
 80074ec:	461a      	mov	r2, r3
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	695b      	ldr	r3, [r3, #20]
 80074f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80074f6:	3305      	adds	r3, #5
 80074f8:	613b      	str	r3, [r7, #16]
 80074fa:	e00e      	b.n	800751a <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80074fc:	68fa      	ldr	r2, [r7, #12]
 80074fe:	697b      	ldr	r3, [r7, #20]
 8007500:	fbb2 f2f3 	udiv	r2, r2, r3
 8007504:	4613      	mov	r3, r2
 8007506:	009b      	lsls	r3, r3, #2
 8007508:	4413      	add	r3, r2
 800750a:	005b      	lsls	r3, r3, #1
 800750c:	461a      	mov	r2, r3
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	695b      	ldr	r3, [r3, #20]
 8007512:	fbb2 f3f3 	udiv	r3, r2, r3
 8007516:	3305      	adds	r3, #5
 8007518:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800751a:	693b      	ldr	r3, [r7, #16]
 800751c:	4a5c      	ldr	r2, [pc, #368]	; (8007690 <HAL_I2S_Init+0x270>)
 800751e:	fba2 2303 	umull	r2, r3, r2, r3
 8007522:	08db      	lsrs	r3, r3, #3
 8007524:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8007526:	693b      	ldr	r3, [r7, #16]
 8007528:	f003 0301 	and.w	r3, r3, #1
 800752c:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800752e:	693a      	ldr	r2, [r7, #16]
 8007530:	69bb      	ldr	r3, [r7, #24]
 8007532:	1ad3      	subs	r3, r2, r3
 8007534:	085b      	lsrs	r3, r3, #1
 8007536:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8007538:	69bb      	ldr	r3, [r7, #24]
 800753a:	021b      	lsls	r3, r3, #8
 800753c:	61bb      	str	r3, [r7, #24]
 800753e:	e003      	b.n	8007548 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8007540:	2302      	movs	r3, #2
 8007542:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8007544:	2300      	movs	r3, #0
 8007546:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8007548:	69fb      	ldr	r3, [r7, #28]
 800754a:	2b01      	cmp	r3, #1
 800754c:	d902      	bls.n	8007554 <HAL_I2S_Init+0x134>
 800754e:	69fb      	ldr	r3, [r7, #28]
 8007550:	2bff      	cmp	r3, #255	; 0xff
 8007552:	d907      	bls.n	8007564 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007558:	f043 0210 	orr.w	r2, r3, #16
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8007560:	2301      	movs	r3, #1
 8007562:	e08f      	b.n	8007684 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	691a      	ldr	r2, [r3, #16]
 8007568:	69bb      	ldr	r3, [r7, #24]
 800756a:	ea42 0103 	orr.w	r1, r2, r3
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	69fa      	ldr	r2, [r7, #28]
 8007574:	430a      	orrs	r2, r1
 8007576:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	69db      	ldr	r3, [r3, #28]
 800757e:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8007582:	f023 030f 	bic.w	r3, r3, #15
 8007586:	687a      	ldr	r2, [r7, #4]
 8007588:	6851      	ldr	r1, [r2, #4]
 800758a:	687a      	ldr	r2, [r7, #4]
 800758c:	6892      	ldr	r2, [r2, #8]
 800758e:	4311      	orrs	r1, r2
 8007590:	687a      	ldr	r2, [r7, #4]
 8007592:	68d2      	ldr	r2, [r2, #12]
 8007594:	4311      	orrs	r1, r2
 8007596:	687a      	ldr	r2, [r7, #4]
 8007598:	6992      	ldr	r2, [r2, #24]
 800759a:	430a      	orrs	r2, r1
 800759c:	431a      	orrs	r2, r3
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80075a6:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	6a1b      	ldr	r3, [r3, #32]
 80075ac:	2b01      	cmp	r3, #1
 80075ae:	d161      	bne.n	8007674 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	4a38      	ldr	r2, [pc, #224]	; (8007694 <HAL_I2S_Init+0x274>)
 80075b4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	4a37      	ldr	r2, [pc, #220]	; (8007698 <HAL_I2S_Init+0x278>)
 80075bc:	4293      	cmp	r3, r2
 80075be:	d101      	bne.n	80075c4 <HAL_I2S_Init+0x1a4>
 80075c0:	4b36      	ldr	r3, [pc, #216]	; (800769c <HAL_I2S_Init+0x27c>)
 80075c2:	e001      	b.n	80075c8 <HAL_I2S_Init+0x1a8>
 80075c4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80075c8:	69db      	ldr	r3, [r3, #28]
 80075ca:	687a      	ldr	r2, [r7, #4]
 80075cc:	6812      	ldr	r2, [r2, #0]
 80075ce:	4932      	ldr	r1, [pc, #200]	; (8007698 <HAL_I2S_Init+0x278>)
 80075d0:	428a      	cmp	r2, r1
 80075d2:	d101      	bne.n	80075d8 <HAL_I2S_Init+0x1b8>
 80075d4:	4a31      	ldr	r2, [pc, #196]	; (800769c <HAL_I2S_Init+0x27c>)
 80075d6:	e001      	b.n	80075dc <HAL_I2S_Init+0x1bc>
 80075d8:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80075dc:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80075e0:	f023 030f 	bic.w	r3, r3, #15
 80075e4:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	4a2b      	ldr	r2, [pc, #172]	; (8007698 <HAL_I2S_Init+0x278>)
 80075ec:	4293      	cmp	r3, r2
 80075ee:	d101      	bne.n	80075f4 <HAL_I2S_Init+0x1d4>
 80075f0:	4b2a      	ldr	r3, [pc, #168]	; (800769c <HAL_I2S_Init+0x27c>)
 80075f2:	e001      	b.n	80075f8 <HAL_I2S_Init+0x1d8>
 80075f4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80075f8:	2202      	movs	r2, #2
 80075fa:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	4a25      	ldr	r2, [pc, #148]	; (8007698 <HAL_I2S_Init+0x278>)
 8007602:	4293      	cmp	r3, r2
 8007604:	d101      	bne.n	800760a <HAL_I2S_Init+0x1ea>
 8007606:	4b25      	ldr	r3, [pc, #148]	; (800769c <HAL_I2S_Init+0x27c>)
 8007608:	e001      	b.n	800760e <HAL_I2S_Init+0x1ee>
 800760a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800760e:	69db      	ldr	r3, [r3, #28]
 8007610:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	685b      	ldr	r3, [r3, #4]
 8007616:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800761a:	d003      	beq.n	8007624 <HAL_I2S_Init+0x204>
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	685b      	ldr	r3, [r3, #4]
 8007620:	2b00      	cmp	r3, #0
 8007622:	d103      	bne.n	800762c <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8007624:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007628:	613b      	str	r3, [r7, #16]
 800762a:	e001      	b.n	8007630 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 800762c:	2300      	movs	r3, #0
 800762e:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8007630:	693b      	ldr	r3, [r7, #16]
 8007632:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	689b      	ldr	r3, [r3, #8]
 8007638:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800763a:	4313      	orrs	r3, r2
 800763c:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	68db      	ldr	r3, [r3, #12]
 8007642:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8007644:	4313      	orrs	r3, r2
 8007646:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	699b      	ldr	r3, [r3, #24]
 800764c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800764e:	4313      	orrs	r3, r2
 8007650:	b29a      	uxth	r2, r3
 8007652:	897b      	ldrh	r3, [r7, #10]
 8007654:	4313      	orrs	r3, r2
 8007656:	b29b      	uxth	r3, r3
 8007658:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800765c:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	4a0d      	ldr	r2, [pc, #52]	; (8007698 <HAL_I2S_Init+0x278>)
 8007664:	4293      	cmp	r3, r2
 8007666:	d101      	bne.n	800766c <HAL_I2S_Init+0x24c>
 8007668:	4b0c      	ldr	r3, [pc, #48]	; (800769c <HAL_I2S_Init+0x27c>)
 800766a:	e001      	b.n	8007670 <HAL_I2S_Init+0x250>
 800766c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007670:	897a      	ldrh	r2, [r7, #10]
 8007672:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	2200      	movs	r2, #0
 8007678:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	2201      	movs	r2, #1
 800767e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8007682:	2300      	movs	r3, #0
}
 8007684:	4618      	mov	r0, r3
 8007686:	3720      	adds	r7, #32
 8007688:	46bd      	mov	sp, r7
 800768a:	bd80      	pop	{r7, pc}
 800768c:	08007797 	.word	0x08007797
 8007690:	cccccccd 	.word	0xcccccccd
 8007694:	080078ad 	.word	0x080078ad
 8007698:	40003800 	.word	0x40003800
 800769c:	40003400 	.word	0x40003400

080076a0 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80076a0:	b480      	push	{r7}
 80076a2:	b083      	sub	sp, #12
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 80076a8:	bf00      	nop
 80076aa:	370c      	adds	r7, #12
 80076ac:	46bd      	mov	sp, r7
 80076ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b2:	4770      	bx	lr

080076b4 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80076b4:	b480      	push	{r7}
 80076b6:	b083      	sub	sp, #12
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80076bc:	bf00      	nop
 80076be:	370c      	adds	r7, #12
 80076c0:	46bd      	mov	sp, r7
 80076c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c6:	4770      	bx	lr

080076c8 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80076c8:	b480      	push	{r7}
 80076ca:	b083      	sub	sp, #12
 80076cc:	af00      	add	r7, sp, #0
 80076ce:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80076d0:	bf00      	nop
 80076d2:	370c      	adds	r7, #12
 80076d4:	46bd      	mov	sp, r7
 80076d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076da:	4770      	bx	lr

080076dc <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80076dc:	b580      	push	{r7, lr}
 80076de:	b082      	sub	sp, #8
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076e8:	881a      	ldrh	r2, [r3, #0]
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076f4:	1c9a      	adds	r2, r3, #2
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80076fe:	b29b      	uxth	r3, r3
 8007700:	3b01      	subs	r3, #1
 8007702:	b29a      	uxth	r2, r3
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800770c:	b29b      	uxth	r3, r3
 800770e:	2b00      	cmp	r3, #0
 8007710:	d10e      	bne.n	8007730 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	685a      	ldr	r2, [r3, #4]
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007720:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	2201      	movs	r2, #1
 8007726:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800772a:	6878      	ldr	r0, [r7, #4]
 800772c:	f7ff ffb8 	bl	80076a0 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8007730:	bf00      	nop
 8007732:	3708      	adds	r7, #8
 8007734:	46bd      	mov	sp, r7
 8007736:	bd80      	pop	{r7, pc}

08007738 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8007738:	b580      	push	{r7, lr}
 800773a:	b082      	sub	sp, #8
 800773c:	af00      	add	r7, sp, #0
 800773e:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	68da      	ldr	r2, [r3, #12]
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800774a:	b292      	uxth	r2, r2
 800774c:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007752:	1c9a      	adds	r2, r3, #2
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800775c:	b29b      	uxth	r3, r3
 800775e:	3b01      	subs	r3, #1
 8007760:	b29a      	uxth	r2, r3
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800776a:	b29b      	uxth	r3, r3
 800776c:	2b00      	cmp	r3, #0
 800776e:	d10e      	bne.n	800778e <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	685a      	ldr	r2, [r3, #4]
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800777e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	2201      	movs	r2, #1
 8007784:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8007788:	6878      	ldr	r0, [r7, #4]
 800778a:	f7ff ff93 	bl	80076b4 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800778e:	bf00      	nop
 8007790:	3708      	adds	r7, #8
 8007792:	46bd      	mov	sp, r7
 8007794:	bd80      	pop	{r7, pc}

08007796 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8007796:	b580      	push	{r7, lr}
 8007798:	b086      	sub	sp, #24
 800779a:	af00      	add	r7, sp, #0
 800779c:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	689b      	ldr	r3, [r3, #8]
 80077a4:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80077ac:	b2db      	uxtb	r3, r3
 80077ae:	2b04      	cmp	r3, #4
 80077b0:	d13a      	bne.n	8007828 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80077b2:	697b      	ldr	r3, [r7, #20]
 80077b4:	f003 0301 	and.w	r3, r3, #1
 80077b8:	2b01      	cmp	r3, #1
 80077ba:	d109      	bne.n	80077d0 <I2S_IRQHandler+0x3a>
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	685b      	ldr	r3, [r3, #4]
 80077c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077c6:	2b40      	cmp	r3, #64	; 0x40
 80077c8:	d102      	bne.n	80077d0 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80077ca:	6878      	ldr	r0, [r7, #4]
 80077cc:	f7ff ffb4 	bl	8007738 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80077d0:	697b      	ldr	r3, [r7, #20]
 80077d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077d6:	2b40      	cmp	r3, #64	; 0x40
 80077d8:	d126      	bne.n	8007828 <I2S_IRQHandler+0x92>
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	685b      	ldr	r3, [r3, #4]
 80077e0:	f003 0320 	and.w	r3, r3, #32
 80077e4:	2b20      	cmp	r3, #32
 80077e6:	d11f      	bne.n	8007828 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	685a      	ldr	r2, [r3, #4]
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80077f6:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80077f8:	2300      	movs	r3, #0
 80077fa:	613b      	str	r3, [r7, #16]
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	68db      	ldr	r3, [r3, #12]
 8007802:	613b      	str	r3, [r7, #16]
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	689b      	ldr	r3, [r3, #8]
 800780a:	613b      	str	r3, [r7, #16]
 800780c:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	2201      	movs	r2, #1
 8007812:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800781a:	f043 0202 	orr.w	r2, r3, #2
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007822:	6878      	ldr	r0, [r7, #4]
 8007824:	f7ff ff50 	bl	80076c8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800782e:	b2db      	uxtb	r3, r3
 8007830:	2b03      	cmp	r3, #3
 8007832:	d136      	bne.n	80078a2 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8007834:	697b      	ldr	r3, [r7, #20]
 8007836:	f003 0302 	and.w	r3, r3, #2
 800783a:	2b02      	cmp	r3, #2
 800783c:	d109      	bne.n	8007852 <I2S_IRQHandler+0xbc>
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	685b      	ldr	r3, [r3, #4]
 8007844:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007848:	2b80      	cmp	r3, #128	; 0x80
 800784a:	d102      	bne.n	8007852 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 800784c:	6878      	ldr	r0, [r7, #4]
 800784e:	f7ff ff45 	bl	80076dc <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8007852:	697b      	ldr	r3, [r7, #20]
 8007854:	f003 0308 	and.w	r3, r3, #8
 8007858:	2b08      	cmp	r3, #8
 800785a:	d122      	bne.n	80078a2 <I2S_IRQHandler+0x10c>
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	685b      	ldr	r3, [r3, #4]
 8007862:	f003 0320 	and.w	r3, r3, #32
 8007866:	2b20      	cmp	r3, #32
 8007868:	d11b      	bne.n	80078a2 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	685a      	ldr	r2, [r3, #4]
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007878:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800787a:	2300      	movs	r3, #0
 800787c:	60fb      	str	r3, [r7, #12]
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	689b      	ldr	r3, [r3, #8]
 8007884:	60fb      	str	r3, [r7, #12]
 8007886:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	2201      	movs	r2, #1
 800788c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007894:	f043 0204 	orr.w	r2, r3, #4
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800789c:	6878      	ldr	r0, [r7, #4]
 800789e:	f7ff ff13 	bl	80076c8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80078a2:	bf00      	nop
 80078a4:	3718      	adds	r7, #24
 80078a6:	46bd      	mov	sp, r7
 80078a8:	bd80      	pop	{r7, pc}
	...

080078ac <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80078ac:	b580      	push	{r7, lr}
 80078ae:	b088      	sub	sp, #32
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	689b      	ldr	r3, [r3, #8]
 80078ba:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	4aa2      	ldr	r2, [pc, #648]	; (8007b4c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80078c2:	4293      	cmp	r3, r2
 80078c4:	d101      	bne.n	80078ca <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80078c6:	4ba2      	ldr	r3, [pc, #648]	; (8007b50 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80078c8:	e001      	b.n	80078ce <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80078ca:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80078ce:	689b      	ldr	r3, [r3, #8]
 80078d0:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	685b      	ldr	r3, [r3, #4]
 80078d8:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	4a9b      	ldr	r2, [pc, #620]	; (8007b4c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80078e0:	4293      	cmp	r3, r2
 80078e2:	d101      	bne.n	80078e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80078e4:	4b9a      	ldr	r3, [pc, #616]	; (8007b50 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80078e6:	e001      	b.n	80078ec <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80078e8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80078ec:	685b      	ldr	r3, [r3, #4]
 80078ee:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	685b      	ldr	r3, [r3, #4]
 80078f4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80078f8:	d004      	beq.n	8007904 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	685b      	ldr	r3, [r3, #4]
 80078fe:	2b00      	cmp	r3, #0
 8007900:	f040 8099 	bne.w	8007a36 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8007904:	69fb      	ldr	r3, [r7, #28]
 8007906:	f003 0302 	and.w	r3, r3, #2
 800790a:	2b02      	cmp	r3, #2
 800790c:	d107      	bne.n	800791e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800790e:	697b      	ldr	r3, [r7, #20]
 8007910:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007914:	2b00      	cmp	r3, #0
 8007916:	d002      	beq.n	800791e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8007918:	6878      	ldr	r0, [r7, #4]
 800791a:	f000 f925 	bl	8007b68 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800791e:	69bb      	ldr	r3, [r7, #24]
 8007920:	f003 0301 	and.w	r3, r3, #1
 8007924:	2b01      	cmp	r3, #1
 8007926:	d107      	bne.n	8007938 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8007928:	693b      	ldr	r3, [r7, #16]
 800792a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800792e:	2b00      	cmp	r3, #0
 8007930:	d002      	beq.n	8007938 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8007932:	6878      	ldr	r0, [r7, #4]
 8007934:	f000 f9c8 	bl	8007cc8 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8007938:	69bb      	ldr	r3, [r7, #24]
 800793a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800793e:	2b40      	cmp	r3, #64	; 0x40
 8007940:	d13a      	bne.n	80079b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8007942:	693b      	ldr	r3, [r7, #16]
 8007944:	f003 0320 	and.w	r3, r3, #32
 8007948:	2b00      	cmp	r3, #0
 800794a:	d035      	beq.n	80079b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	4a7e      	ldr	r2, [pc, #504]	; (8007b4c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8007952:	4293      	cmp	r3, r2
 8007954:	d101      	bne.n	800795a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8007956:	4b7e      	ldr	r3, [pc, #504]	; (8007b50 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8007958:	e001      	b.n	800795e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800795a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800795e:	685a      	ldr	r2, [r3, #4]
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	4979      	ldr	r1, [pc, #484]	; (8007b4c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8007966:	428b      	cmp	r3, r1
 8007968:	d101      	bne.n	800796e <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800796a:	4b79      	ldr	r3, [pc, #484]	; (8007b50 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800796c:	e001      	b.n	8007972 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800796e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007972:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007976:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	685a      	ldr	r2, [r3, #4]
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007986:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8007988:	2300      	movs	r3, #0
 800798a:	60fb      	str	r3, [r7, #12]
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	68db      	ldr	r3, [r3, #12]
 8007992:	60fb      	str	r3, [r7, #12]
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	689b      	ldr	r3, [r3, #8]
 800799a:	60fb      	str	r3, [r7, #12]
 800799c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	2201      	movs	r2, #1
 80079a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80079aa:	f043 0202 	orr.w	r2, r3, #2
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80079b2:	6878      	ldr	r0, [r7, #4]
 80079b4:	f7ff fe88 	bl	80076c8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80079b8:	69fb      	ldr	r3, [r7, #28]
 80079ba:	f003 0308 	and.w	r3, r3, #8
 80079be:	2b08      	cmp	r3, #8
 80079c0:	f040 80be 	bne.w	8007b40 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 80079c4:	697b      	ldr	r3, [r7, #20]
 80079c6:	f003 0320 	and.w	r3, r3, #32
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	f000 80b8 	beq.w	8007b40 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	685a      	ldr	r2, [r3, #4]
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80079de:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	4a59      	ldr	r2, [pc, #356]	; (8007b4c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80079e6:	4293      	cmp	r3, r2
 80079e8:	d101      	bne.n	80079ee <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80079ea:	4b59      	ldr	r3, [pc, #356]	; (8007b50 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80079ec:	e001      	b.n	80079f2 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80079ee:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80079f2:	685a      	ldr	r2, [r3, #4]
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	4954      	ldr	r1, [pc, #336]	; (8007b4c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80079fa:	428b      	cmp	r3, r1
 80079fc:	d101      	bne.n	8007a02 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80079fe:	4b54      	ldr	r3, [pc, #336]	; (8007b50 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8007a00:	e001      	b.n	8007a06 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8007a02:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007a06:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007a0a:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8007a0c:	2300      	movs	r3, #0
 8007a0e:	60bb      	str	r3, [r7, #8]
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	689b      	ldr	r3, [r3, #8]
 8007a16:	60bb      	str	r3, [r7, #8]
 8007a18:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	2201      	movs	r2, #1
 8007a1e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a26:	f043 0204 	orr.w	r2, r3, #4
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007a2e:	6878      	ldr	r0, [r7, #4]
 8007a30:	f7ff fe4a 	bl	80076c8 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8007a34:	e084      	b.n	8007b40 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8007a36:	69bb      	ldr	r3, [r7, #24]
 8007a38:	f003 0302 	and.w	r3, r3, #2
 8007a3c:	2b02      	cmp	r3, #2
 8007a3e:	d107      	bne.n	8007a50 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8007a40:	693b      	ldr	r3, [r7, #16]
 8007a42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d002      	beq.n	8007a50 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8007a4a:	6878      	ldr	r0, [r7, #4]
 8007a4c:	f000 f8be 	bl	8007bcc <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8007a50:	69fb      	ldr	r3, [r7, #28]
 8007a52:	f003 0301 	and.w	r3, r3, #1
 8007a56:	2b01      	cmp	r3, #1
 8007a58:	d107      	bne.n	8007a6a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8007a5a:	697b      	ldr	r3, [r7, #20]
 8007a5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d002      	beq.n	8007a6a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8007a64:	6878      	ldr	r0, [r7, #4]
 8007a66:	f000 f8fd 	bl	8007c64 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8007a6a:	69fb      	ldr	r3, [r7, #28]
 8007a6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a70:	2b40      	cmp	r3, #64	; 0x40
 8007a72:	d12f      	bne.n	8007ad4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8007a74:	697b      	ldr	r3, [r7, #20]
 8007a76:	f003 0320 	and.w	r3, r3, #32
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d02a      	beq.n	8007ad4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	685a      	ldr	r2, [r3, #4]
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007a8c:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	4a2e      	ldr	r2, [pc, #184]	; (8007b4c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8007a94:	4293      	cmp	r3, r2
 8007a96:	d101      	bne.n	8007a9c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8007a98:	4b2d      	ldr	r3, [pc, #180]	; (8007b50 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8007a9a:	e001      	b.n	8007aa0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8007a9c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007aa0:	685a      	ldr	r2, [r3, #4]
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	4929      	ldr	r1, [pc, #164]	; (8007b4c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8007aa8:	428b      	cmp	r3, r1
 8007aaa:	d101      	bne.n	8007ab0 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8007aac:	4b28      	ldr	r3, [pc, #160]	; (8007b50 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8007aae:	e001      	b.n	8007ab4 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8007ab0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007ab4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007ab8:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	2201      	movs	r2, #1
 8007abe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ac6:	f043 0202 	orr.w	r2, r3, #2
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007ace:	6878      	ldr	r0, [r7, #4]
 8007ad0:	f7ff fdfa 	bl	80076c8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8007ad4:	69bb      	ldr	r3, [r7, #24]
 8007ad6:	f003 0308 	and.w	r3, r3, #8
 8007ada:	2b08      	cmp	r3, #8
 8007adc:	d131      	bne.n	8007b42 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 8007ade:	693b      	ldr	r3, [r7, #16]
 8007ae0:	f003 0320 	and.w	r3, r3, #32
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d02c      	beq.n	8007b42 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	4a17      	ldr	r2, [pc, #92]	; (8007b4c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8007aee:	4293      	cmp	r3, r2
 8007af0:	d101      	bne.n	8007af6 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8007af2:	4b17      	ldr	r3, [pc, #92]	; (8007b50 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8007af4:	e001      	b.n	8007afa <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8007af6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007afa:	685a      	ldr	r2, [r3, #4]
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	4912      	ldr	r1, [pc, #72]	; (8007b4c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8007b02:	428b      	cmp	r3, r1
 8007b04:	d101      	bne.n	8007b0a <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 8007b06:	4b12      	ldr	r3, [pc, #72]	; (8007b50 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8007b08:	e001      	b.n	8007b0e <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 8007b0a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007b0e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007b12:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	685a      	ldr	r2, [r3, #4]
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007b22:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	2201      	movs	r2, #1
 8007b28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b30:	f043 0204 	orr.w	r2, r3, #4
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007b38:	6878      	ldr	r0, [r7, #4]
 8007b3a:	f7ff fdc5 	bl	80076c8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007b3e:	e000      	b.n	8007b42 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8007b40:	bf00      	nop
}
 8007b42:	bf00      	nop
 8007b44:	3720      	adds	r7, #32
 8007b46:	46bd      	mov	sp, r7
 8007b48:	bd80      	pop	{r7, pc}
 8007b4a:	bf00      	nop
 8007b4c:	40003800 	.word	0x40003800
 8007b50:	40003400 	.word	0x40003400

08007b54 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8007b54:	b480      	push	{r7}
 8007b56:	b083      	sub	sp, #12
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8007b5c:	bf00      	nop
 8007b5e:	370c      	adds	r7, #12
 8007b60:	46bd      	mov	sp, r7
 8007b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b66:	4770      	bx	lr

08007b68 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8007b68:	b580      	push	{r7, lr}
 8007b6a:	b082      	sub	sp, #8
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b74:	1c99      	adds	r1, r3, #2
 8007b76:	687a      	ldr	r2, [r7, #4]
 8007b78:	6251      	str	r1, [r2, #36]	; 0x24
 8007b7a:	881a      	ldrh	r2, [r3, #0]
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b86:	b29b      	uxth	r3, r3
 8007b88:	3b01      	subs	r3, #1
 8007b8a:	b29a      	uxth	r2, r3
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b94:	b29b      	uxth	r3, r3
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d113      	bne.n	8007bc2 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	685a      	ldr	r2, [r3, #4]
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007ba8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007bae:	b29b      	uxth	r3, r3
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d106      	bne.n	8007bc2 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	2201      	movs	r2, #1
 8007bb8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8007bbc:	6878      	ldr	r0, [r7, #4]
 8007bbe:	f7ff ffc9 	bl	8007b54 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007bc2:	bf00      	nop
 8007bc4:	3708      	adds	r7, #8
 8007bc6:	46bd      	mov	sp, r7
 8007bc8:	bd80      	pop	{r7, pc}
	...

08007bcc <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8007bcc:	b580      	push	{r7, lr}
 8007bce:	b082      	sub	sp, #8
 8007bd0:	af00      	add	r7, sp, #0
 8007bd2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bd8:	1c99      	adds	r1, r3, #2
 8007bda:	687a      	ldr	r2, [r7, #4]
 8007bdc:	6251      	str	r1, [r2, #36]	; 0x24
 8007bde:	8819      	ldrh	r1, [r3, #0]
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	4a1d      	ldr	r2, [pc, #116]	; (8007c5c <I2SEx_TxISR_I2SExt+0x90>)
 8007be6:	4293      	cmp	r3, r2
 8007be8:	d101      	bne.n	8007bee <I2SEx_TxISR_I2SExt+0x22>
 8007bea:	4b1d      	ldr	r3, [pc, #116]	; (8007c60 <I2SEx_TxISR_I2SExt+0x94>)
 8007bec:	e001      	b.n	8007bf2 <I2SEx_TxISR_I2SExt+0x26>
 8007bee:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007bf2:	460a      	mov	r2, r1
 8007bf4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007bfa:	b29b      	uxth	r3, r3
 8007bfc:	3b01      	subs	r3, #1
 8007bfe:	b29a      	uxth	r2, r3
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c08:	b29b      	uxth	r3, r3
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d121      	bne.n	8007c52 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	4a12      	ldr	r2, [pc, #72]	; (8007c5c <I2SEx_TxISR_I2SExt+0x90>)
 8007c14:	4293      	cmp	r3, r2
 8007c16:	d101      	bne.n	8007c1c <I2SEx_TxISR_I2SExt+0x50>
 8007c18:	4b11      	ldr	r3, [pc, #68]	; (8007c60 <I2SEx_TxISR_I2SExt+0x94>)
 8007c1a:	e001      	b.n	8007c20 <I2SEx_TxISR_I2SExt+0x54>
 8007c1c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007c20:	685a      	ldr	r2, [r3, #4]
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	490d      	ldr	r1, [pc, #52]	; (8007c5c <I2SEx_TxISR_I2SExt+0x90>)
 8007c28:	428b      	cmp	r3, r1
 8007c2a:	d101      	bne.n	8007c30 <I2SEx_TxISR_I2SExt+0x64>
 8007c2c:	4b0c      	ldr	r3, [pc, #48]	; (8007c60 <I2SEx_TxISR_I2SExt+0x94>)
 8007c2e:	e001      	b.n	8007c34 <I2SEx_TxISR_I2SExt+0x68>
 8007c30:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007c34:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007c38:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007c3e:	b29b      	uxth	r3, r3
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d106      	bne.n	8007c52 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	2201      	movs	r2, #1
 8007c48:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8007c4c:	6878      	ldr	r0, [r7, #4]
 8007c4e:	f7ff ff81 	bl	8007b54 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007c52:	bf00      	nop
 8007c54:	3708      	adds	r7, #8
 8007c56:	46bd      	mov	sp, r7
 8007c58:	bd80      	pop	{r7, pc}
 8007c5a:	bf00      	nop
 8007c5c:	40003800 	.word	0x40003800
 8007c60:	40003400 	.word	0x40003400

08007c64 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8007c64:	b580      	push	{r7, lr}
 8007c66:	b082      	sub	sp, #8
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	68d8      	ldr	r0, [r3, #12]
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c76:	1c99      	adds	r1, r3, #2
 8007c78:	687a      	ldr	r2, [r7, #4]
 8007c7a:	62d1      	str	r1, [r2, #44]	; 0x2c
 8007c7c:	b282      	uxth	r2, r0
 8007c7e:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007c84:	b29b      	uxth	r3, r3
 8007c86:	3b01      	subs	r3, #1
 8007c88:	b29a      	uxth	r2, r3
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007c92:	b29b      	uxth	r3, r3
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d113      	bne.n	8007cc0 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	685a      	ldr	r2, [r3, #4]
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007ca6:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007cac:	b29b      	uxth	r3, r3
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d106      	bne.n	8007cc0 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	2201      	movs	r2, #1
 8007cb6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8007cba:	6878      	ldr	r0, [r7, #4]
 8007cbc:	f7ff ff4a 	bl	8007b54 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007cc0:	bf00      	nop
 8007cc2:	3708      	adds	r7, #8
 8007cc4:	46bd      	mov	sp, r7
 8007cc6:	bd80      	pop	{r7, pc}

08007cc8 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8007cc8:	b580      	push	{r7, lr}
 8007cca:	b082      	sub	sp, #8
 8007ccc:	af00      	add	r7, sp, #0
 8007cce:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	4a20      	ldr	r2, [pc, #128]	; (8007d58 <I2SEx_RxISR_I2SExt+0x90>)
 8007cd6:	4293      	cmp	r3, r2
 8007cd8:	d101      	bne.n	8007cde <I2SEx_RxISR_I2SExt+0x16>
 8007cda:	4b20      	ldr	r3, [pc, #128]	; (8007d5c <I2SEx_RxISR_I2SExt+0x94>)
 8007cdc:	e001      	b.n	8007ce2 <I2SEx_RxISR_I2SExt+0x1a>
 8007cde:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007ce2:	68d8      	ldr	r0, [r3, #12]
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ce8:	1c99      	adds	r1, r3, #2
 8007cea:	687a      	ldr	r2, [r7, #4]
 8007cec:	62d1      	str	r1, [r2, #44]	; 0x2c
 8007cee:	b282      	uxth	r2, r0
 8007cf0:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007cf6:	b29b      	uxth	r3, r3
 8007cf8:	3b01      	subs	r3, #1
 8007cfa:	b29a      	uxth	r2, r3
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007d04:	b29b      	uxth	r3, r3
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d121      	bne.n	8007d4e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	4a12      	ldr	r2, [pc, #72]	; (8007d58 <I2SEx_RxISR_I2SExt+0x90>)
 8007d10:	4293      	cmp	r3, r2
 8007d12:	d101      	bne.n	8007d18 <I2SEx_RxISR_I2SExt+0x50>
 8007d14:	4b11      	ldr	r3, [pc, #68]	; (8007d5c <I2SEx_RxISR_I2SExt+0x94>)
 8007d16:	e001      	b.n	8007d1c <I2SEx_RxISR_I2SExt+0x54>
 8007d18:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007d1c:	685a      	ldr	r2, [r3, #4]
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	490d      	ldr	r1, [pc, #52]	; (8007d58 <I2SEx_RxISR_I2SExt+0x90>)
 8007d24:	428b      	cmp	r3, r1
 8007d26:	d101      	bne.n	8007d2c <I2SEx_RxISR_I2SExt+0x64>
 8007d28:	4b0c      	ldr	r3, [pc, #48]	; (8007d5c <I2SEx_RxISR_I2SExt+0x94>)
 8007d2a:	e001      	b.n	8007d30 <I2SEx_RxISR_I2SExt+0x68>
 8007d2c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007d30:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007d34:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d3a:	b29b      	uxth	r3, r3
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d106      	bne.n	8007d4e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	2201      	movs	r2, #1
 8007d44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8007d48:	6878      	ldr	r0, [r7, #4]
 8007d4a:	f7ff ff03 	bl	8007b54 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007d4e:	bf00      	nop
 8007d50:	3708      	adds	r7, #8
 8007d52:	46bd      	mov	sp, r7
 8007d54:	bd80      	pop	{r7, pc}
 8007d56:	bf00      	nop
 8007d58:	40003800 	.word	0x40003800
 8007d5c:	40003400 	.word	0x40003400

08007d60 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8007d60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007d62:	b08f      	sub	sp, #60	; 0x3c
 8007d64:	af0a      	add	r7, sp, #40	; 0x28
 8007d66:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d101      	bne.n	8007d72 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8007d6e:	2301      	movs	r3, #1
 8007d70:	e10f      	b.n	8007f92 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8007d7e:	b2db      	uxtb	r3, r3
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d106      	bne.n	8007d92 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	2200      	movs	r2, #0
 8007d88:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8007d8c:	6878      	ldr	r0, [r7, #4]
 8007d8e:	f009 fecb 	bl	8011b28 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	2203      	movs	r2, #3
 8007d96:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8007d9a:	68bb      	ldr	r3, [r7, #8]
 8007d9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d102      	bne.n	8007dac <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	2200      	movs	r2, #0
 8007daa:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	4618      	mov	r0, r3
 8007db2:	f004 f82c 	bl	800be0e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	603b      	str	r3, [r7, #0]
 8007dbc:	687e      	ldr	r6, [r7, #4]
 8007dbe:	466d      	mov	r5, sp
 8007dc0:	f106 0410 	add.w	r4, r6, #16
 8007dc4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007dc6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007dc8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007dca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007dcc:	e894 0003 	ldmia.w	r4, {r0, r1}
 8007dd0:	e885 0003 	stmia.w	r5, {r0, r1}
 8007dd4:	1d33      	adds	r3, r6, #4
 8007dd6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007dd8:	6838      	ldr	r0, [r7, #0]
 8007dda:	f003 ff03 	bl	800bbe4 <USB_CoreInit>
 8007dde:	4603      	mov	r3, r0
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d005      	beq.n	8007df0 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	2202      	movs	r2, #2
 8007de8:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8007dec:	2301      	movs	r3, #1
 8007dee:	e0d0      	b.n	8007f92 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	2100      	movs	r1, #0
 8007df6:	4618      	mov	r0, r3
 8007df8:	f004 f81a 	bl	800be30 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007dfc:	2300      	movs	r3, #0
 8007dfe:	73fb      	strb	r3, [r7, #15]
 8007e00:	e04a      	b.n	8007e98 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8007e02:	7bfa      	ldrb	r2, [r7, #15]
 8007e04:	6879      	ldr	r1, [r7, #4]
 8007e06:	4613      	mov	r3, r2
 8007e08:	00db      	lsls	r3, r3, #3
 8007e0a:	1a9b      	subs	r3, r3, r2
 8007e0c:	009b      	lsls	r3, r3, #2
 8007e0e:	440b      	add	r3, r1
 8007e10:	333d      	adds	r3, #61	; 0x3d
 8007e12:	2201      	movs	r2, #1
 8007e14:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8007e16:	7bfa      	ldrb	r2, [r7, #15]
 8007e18:	6879      	ldr	r1, [r7, #4]
 8007e1a:	4613      	mov	r3, r2
 8007e1c:	00db      	lsls	r3, r3, #3
 8007e1e:	1a9b      	subs	r3, r3, r2
 8007e20:	009b      	lsls	r3, r3, #2
 8007e22:	440b      	add	r3, r1
 8007e24:	333c      	adds	r3, #60	; 0x3c
 8007e26:	7bfa      	ldrb	r2, [r7, #15]
 8007e28:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8007e2a:	7bfa      	ldrb	r2, [r7, #15]
 8007e2c:	7bfb      	ldrb	r3, [r7, #15]
 8007e2e:	b298      	uxth	r0, r3
 8007e30:	6879      	ldr	r1, [r7, #4]
 8007e32:	4613      	mov	r3, r2
 8007e34:	00db      	lsls	r3, r3, #3
 8007e36:	1a9b      	subs	r3, r3, r2
 8007e38:	009b      	lsls	r3, r3, #2
 8007e3a:	440b      	add	r3, r1
 8007e3c:	3342      	adds	r3, #66	; 0x42
 8007e3e:	4602      	mov	r2, r0
 8007e40:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8007e42:	7bfa      	ldrb	r2, [r7, #15]
 8007e44:	6879      	ldr	r1, [r7, #4]
 8007e46:	4613      	mov	r3, r2
 8007e48:	00db      	lsls	r3, r3, #3
 8007e4a:	1a9b      	subs	r3, r3, r2
 8007e4c:	009b      	lsls	r3, r3, #2
 8007e4e:	440b      	add	r3, r1
 8007e50:	333f      	adds	r3, #63	; 0x3f
 8007e52:	2200      	movs	r2, #0
 8007e54:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8007e56:	7bfa      	ldrb	r2, [r7, #15]
 8007e58:	6879      	ldr	r1, [r7, #4]
 8007e5a:	4613      	mov	r3, r2
 8007e5c:	00db      	lsls	r3, r3, #3
 8007e5e:	1a9b      	subs	r3, r3, r2
 8007e60:	009b      	lsls	r3, r3, #2
 8007e62:	440b      	add	r3, r1
 8007e64:	3344      	adds	r3, #68	; 0x44
 8007e66:	2200      	movs	r2, #0
 8007e68:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8007e6a:	7bfa      	ldrb	r2, [r7, #15]
 8007e6c:	6879      	ldr	r1, [r7, #4]
 8007e6e:	4613      	mov	r3, r2
 8007e70:	00db      	lsls	r3, r3, #3
 8007e72:	1a9b      	subs	r3, r3, r2
 8007e74:	009b      	lsls	r3, r3, #2
 8007e76:	440b      	add	r3, r1
 8007e78:	3348      	adds	r3, #72	; 0x48
 8007e7a:	2200      	movs	r2, #0
 8007e7c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8007e7e:	7bfa      	ldrb	r2, [r7, #15]
 8007e80:	6879      	ldr	r1, [r7, #4]
 8007e82:	4613      	mov	r3, r2
 8007e84:	00db      	lsls	r3, r3, #3
 8007e86:	1a9b      	subs	r3, r3, r2
 8007e88:	009b      	lsls	r3, r3, #2
 8007e8a:	440b      	add	r3, r1
 8007e8c:	3350      	adds	r3, #80	; 0x50
 8007e8e:	2200      	movs	r2, #0
 8007e90:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007e92:	7bfb      	ldrb	r3, [r7, #15]
 8007e94:	3301      	adds	r3, #1
 8007e96:	73fb      	strb	r3, [r7, #15]
 8007e98:	7bfa      	ldrb	r2, [r7, #15]
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	685b      	ldr	r3, [r3, #4]
 8007e9e:	429a      	cmp	r2, r3
 8007ea0:	d3af      	bcc.n	8007e02 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007ea2:	2300      	movs	r3, #0
 8007ea4:	73fb      	strb	r3, [r7, #15]
 8007ea6:	e044      	b.n	8007f32 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8007ea8:	7bfa      	ldrb	r2, [r7, #15]
 8007eaa:	6879      	ldr	r1, [r7, #4]
 8007eac:	4613      	mov	r3, r2
 8007eae:	00db      	lsls	r3, r3, #3
 8007eb0:	1a9b      	subs	r3, r3, r2
 8007eb2:	009b      	lsls	r3, r3, #2
 8007eb4:	440b      	add	r3, r1
 8007eb6:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8007eba:	2200      	movs	r2, #0
 8007ebc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8007ebe:	7bfa      	ldrb	r2, [r7, #15]
 8007ec0:	6879      	ldr	r1, [r7, #4]
 8007ec2:	4613      	mov	r3, r2
 8007ec4:	00db      	lsls	r3, r3, #3
 8007ec6:	1a9b      	subs	r3, r3, r2
 8007ec8:	009b      	lsls	r3, r3, #2
 8007eca:	440b      	add	r3, r1
 8007ecc:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8007ed0:	7bfa      	ldrb	r2, [r7, #15]
 8007ed2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8007ed4:	7bfa      	ldrb	r2, [r7, #15]
 8007ed6:	6879      	ldr	r1, [r7, #4]
 8007ed8:	4613      	mov	r3, r2
 8007eda:	00db      	lsls	r3, r3, #3
 8007edc:	1a9b      	subs	r3, r3, r2
 8007ede:	009b      	lsls	r3, r3, #2
 8007ee0:	440b      	add	r3, r1
 8007ee2:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8007ee6:	2200      	movs	r2, #0
 8007ee8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8007eea:	7bfa      	ldrb	r2, [r7, #15]
 8007eec:	6879      	ldr	r1, [r7, #4]
 8007eee:	4613      	mov	r3, r2
 8007ef0:	00db      	lsls	r3, r3, #3
 8007ef2:	1a9b      	subs	r3, r3, r2
 8007ef4:	009b      	lsls	r3, r3, #2
 8007ef6:	440b      	add	r3, r1
 8007ef8:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8007efc:	2200      	movs	r2, #0
 8007efe:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8007f00:	7bfa      	ldrb	r2, [r7, #15]
 8007f02:	6879      	ldr	r1, [r7, #4]
 8007f04:	4613      	mov	r3, r2
 8007f06:	00db      	lsls	r3, r3, #3
 8007f08:	1a9b      	subs	r3, r3, r2
 8007f0a:	009b      	lsls	r3, r3, #2
 8007f0c:	440b      	add	r3, r1
 8007f0e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8007f12:	2200      	movs	r2, #0
 8007f14:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8007f16:	7bfa      	ldrb	r2, [r7, #15]
 8007f18:	6879      	ldr	r1, [r7, #4]
 8007f1a:	4613      	mov	r3, r2
 8007f1c:	00db      	lsls	r3, r3, #3
 8007f1e:	1a9b      	subs	r3, r3, r2
 8007f20:	009b      	lsls	r3, r3, #2
 8007f22:	440b      	add	r3, r1
 8007f24:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8007f28:	2200      	movs	r2, #0
 8007f2a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007f2c:	7bfb      	ldrb	r3, [r7, #15]
 8007f2e:	3301      	adds	r3, #1
 8007f30:	73fb      	strb	r3, [r7, #15]
 8007f32:	7bfa      	ldrb	r2, [r7, #15]
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	685b      	ldr	r3, [r3, #4]
 8007f38:	429a      	cmp	r2, r3
 8007f3a:	d3b5      	bcc.n	8007ea8 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	603b      	str	r3, [r7, #0]
 8007f42:	687e      	ldr	r6, [r7, #4]
 8007f44:	466d      	mov	r5, sp
 8007f46:	f106 0410 	add.w	r4, r6, #16
 8007f4a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007f4c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007f4e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007f50:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007f52:	e894 0003 	ldmia.w	r4, {r0, r1}
 8007f56:	e885 0003 	stmia.w	r5, {r0, r1}
 8007f5a:	1d33      	adds	r3, r6, #4
 8007f5c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007f5e:	6838      	ldr	r0, [r7, #0]
 8007f60:	f003 ffb2 	bl	800bec8 <USB_DevInit>
 8007f64:	4603      	mov	r3, r0
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d005      	beq.n	8007f76 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	2202      	movs	r2, #2
 8007f6e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8007f72:	2301      	movs	r3, #1
 8007f74:	e00d      	b.n	8007f92 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	2200      	movs	r2, #0
 8007f7a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	2201      	movs	r2, #1
 8007f82:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	4618      	mov	r0, r3
 8007f8c:	f005 f82e 	bl	800cfec <USB_DevDisconnect>

  return HAL_OK;
 8007f90:	2300      	movs	r3, #0
}
 8007f92:	4618      	mov	r0, r3
 8007f94:	3714      	adds	r7, #20
 8007f96:	46bd      	mov	sp, r7
 8007f98:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007f9a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8007f9a:	b580      	push	{r7, lr}
 8007f9c:	b084      	sub	sp, #16
 8007f9e:	af00      	add	r7, sp, #0
 8007fa0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8007fae:	2b01      	cmp	r3, #1
 8007fb0:	d101      	bne.n	8007fb6 <HAL_PCD_Start+0x1c>
 8007fb2:	2302      	movs	r3, #2
 8007fb4:	e020      	b.n	8007ff8 <HAL_PCD_Start+0x5e>
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	2201      	movs	r2, #1
 8007fba:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007fc2:	2b01      	cmp	r3, #1
 8007fc4:	d109      	bne.n	8007fda <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8007fca:	2b01      	cmp	r3, #1
 8007fcc:	d005      	beq.n	8007fda <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fd2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	4618      	mov	r0, r3
 8007fe0:	f003 ff04 	bl	800bdec <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	4618      	mov	r0, r3
 8007fea:	f004 ffde 	bl	800cfaa <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	2200      	movs	r2, #0
 8007ff2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8007ff6:	2300      	movs	r3, #0
}
 8007ff8:	4618      	mov	r0, r3
 8007ffa:	3710      	adds	r7, #16
 8007ffc:	46bd      	mov	sp, r7
 8007ffe:	bd80      	pop	{r7, pc}

08008000 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8008000:	b590      	push	{r4, r7, lr}
 8008002:	b08d      	sub	sp, #52	; 0x34
 8008004:	af00      	add	r7, sp, #0
 8008006:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800800e:	6a3b      	ldr	r3, [r7, #32]
 8008010:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t temp;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	4618      	mov	r0, r3
 8008018:	f005 f89c 	bl	800d154 <USB_GetMode>
 800801c:	4603      	mov	r3, r0
 800801e:	2b00      	cmp	r3, #0
 8008020:	f040 839d 	bne.w	800875e <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	4618      	mov	r0, r3
 800802a:	f005 f800 	bl	800d02e <USB_ReadInterrupts>
 800802e:	4603      	mov	r3, r0
 8008030:	2b00      	cmp	r3, #0
 8008032:	f000 8393 	beq.w	800875c <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	4618      	mov	r0, r3
 800803c:	f004 fff7 	bl	800d02e <USB_ReadInterrupts>
 8008040:	4603      	mov	r3, r0
 8008042:	f003 0302 	and.w	r3, r3, #2
 8008046:	2b02      	cmp	r3, #2
 8008048:	d107      	bne.n	800805a <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	695a      	ldr	r2, [r3, #20]
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	f002 0202 	and.w	r2, r2, #2
 8008058:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	4618      	mov	r0, r3
 8008060:	f004 ffe5 	bl	800d02e <USB_ReadInterrupts>
 8008064:	4603      	mov	r3, r0
 8008066:	f003 0310 	and.w	r3, r3, #16
 800806a:	2b10      	cmp	r3, #16
 800806c:	d161      	bne.n	8008132 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	699a      	ldr	r2, [r3, #24]
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	f022 0210 	bic.w	r2, r2, #16
 800807c:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 800807e:	6a3b      	ldr	r3, [r7, #32]
 8008080:	6a1b      	ldr	r3, [r3, #32]
 8008082:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8008084:	69bb      	ldr	r3, [r7, #24]
 8008086:	f003 020f 	and.w	r2, r3, #15
 800808a:	4613      	mov	r3, r2
 800808c:	00db      	lsls	r3, r3, #3
 800808e:	1a9b      	subs	r3, r3, r2
 8008090:	009b      	lsls	r3, r3, #2
 8008092:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8008096:	687a      	ldr	r2, [r7, #4]
 8008098:	4413      	add	r3, r2
 800809a:	3304      	adds	r3, #4
 800809c:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800809e:	69bb      	ldr	r3, [r7, #24]
 80080a0:	0c5b      	lsrs	r3, r3, #17
 80080a2:	f003 030f 	and.w	r3, r3, #15
 80080a6:	2b02      	cmp	r3, #2
 80080a8:	d124      	bne.n	80080f4 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 80080aa:	69ba      	ldr	r2, [r7, #24]
 80080ac:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80080b0:	4013      	ands	r3, r2
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d035      	beq.n	8008122 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80080b6:	697b      	ldr	r3, [r7, #20]
 80080b8:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 80080ba:	69bb      	ldr	r3, [r7, #24]
 80080bc:	091b      	lsrs	r3, r3, #4
 80080be:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80080c0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80080c4:	b29b      	uxth	r3, r3
 80080c6:	461a      	mov	r2, r3
 80080c8:	6a38      	ldr	r0, [r7, #32]
 80080ca:	f004 fe1c 	bl	800cd06 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80080ce:	697b      	ldr	r3, [r7, #20]
 80080d0:	68da      	ldr	r2, [r3, #12]
 80080d2:	69bb      	ldr	r3, [r7, #24]
 80080d4:	091b      	lsrs	r3, r3, #4
 80080d6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80080da:	441a      	add	r2, r3
 80080dc:	697b      	ldr	r3, [r7, #20]
 80080de:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80080e0:	697b      	ldr	r3, [r7, #20]
 80080e2:	699a      	ldr	r2, [r3, #24]
 80080e4:	69bb      	ldr	r3, [r7, #24]
 80080e6:	091b      	lsrs	r3, r3, #4
 80080e8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80080ec:	441a      	add	r2, r3
 80080ee:	697b      	ldr	r3, [r7, #20]
 80080f0:	619a      	str	r2, [r3, #24]
 80080f2:	e016      	b.n	8008122 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 80080f4:	69bb      	ldr	r3, [r7, #24]
 80080f6:	0c5b      	lsrs	r3, r3, #17
 80080f8:	f003 030f 	and.w	r3, r3, #15
 80080fc:	2b06      	cmp	r3, #6
 80080fe:	d110      	bne.n	8008122 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8008106:	2208      	movs	r2, #8
 8008108:	4619      	mov	r1, r3
 800810a:	6a38      	ldr	r0, [r7, #32]
 800810c:	f004 fdfb 	bl	800cd06 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008110:	697b      	ldr	r3, [r7, #20]
 8008112:	699a      	ldr	r2, [r3, #24]
 8008114:	69bb      	ldr	r3, [r7, #24]
 8008116:	091b      	lsrs	r3, r3, #4
 8008118:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800811c:	441a      	add	r2, r3
 800811e:	697b      	ldr	r3, [r7, #20]
 8008120:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	699a      	ldr	r2, [r3, #24]
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	f042 0210 	orr.w	r2, r2, #16
 8008130:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	4618      	mov	r0, r3
 8008138:	f004 ff79 	bl	800d02e <USB_ReadInterrupts>
 800813c:	4603      	mov	r3, r0
 800813e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008142:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8008146:	d16e      	bne.n	8008226 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8008148:	2300      	movs	r3, #0
 800814a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	4618      	mov	r0, r3
 8008152:	f004 ff7f 	bl	800d054 <USB_ReadDevAllOutEpInterrupt>
 8008156:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8008158:	e062      	b.n	8008220 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 800815a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800815c:	f003 0301 	and.w	r3, r3, #1
 8008160:	2b00      	cmp	r3, #0
 8008162:	d057      	beq.n	8008214 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800816a:	b2d2      	uxtb	r2, r2
 800816c:	4611      	mov	r1, r2
 800816e:	4618      	mov	r0, r3
 8008170:	f004 ffa4 	bl	800d0bc <USB_ReadDevOutEPInterrupt>
 8008174:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8008176:	693b      	ldr	r3, [r7, #16]
 8008178:	f003 0301 	and.w	r3, r3, #1
 800817c:	2b00      	cmp	r3, #0
 800817e:	d00c      	beq.n	800819a <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8008180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008182:	015a      	lsls	r2, r3, #5
 8008184:	69fb      	ldr	r3, [r7, #28]
 8008186:	4413      	add	r3, r2
 8008188:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800818c:	461a      	mov	r2, r3
 800818e:	2301      	movs	r3, #1
 8008190:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8008192:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008194:	6878      	ldr	r0, [r7, #4]
 8008196:	f000 fdb1 	bl	8008cfc <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800819a:	693b      	ldr	r3, [r7, #16]
 800819c:	f003 0308 	and.w	r3, r3, #8
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d00c      	beq.n	80081be <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80081a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081a6:	015a      	lsls	r2, r3, #5
 80081a8:	69fb      	ldr	r3, [r7, #28]
 80081aa:	4413      	add	r3, r2
 80081ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081b0:	461a      	mov	r2, r3
 80081b2:	2308      	movs	r3, #8
 80081b4:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80081b6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80081b8:	6878      	ldr	r0, [r7, #4]
 80081ba:	f000 feab 	bl	8008f14 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80081be:	693b      	ldr	r3, [r7, #16]
 80081c0:	f003 0310 	and.w	r3, r3, #16
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d008      	beq.n	80081da <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80081c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081ca:	015a      	lsls	r2, r3, #5
 80081cc:	69fb      	ldr	r3, [r7, #28]
 80081ce:	4413      	add	r3, r2
 80081d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081d4:	461a      	mov	r2, r3
 80081d6:	2310      	movs	r3, #16
 80081d8:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80081da:	693b      	ldr	r3, [r7, #16]
 80081dc:	f003 0320 	and.w	r3, r3, #32
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d008      	beq.n	80081f6 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80081e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081e6:	015a      	lsls	r2, r3, #5
 80081e8:	69fb      	ldr	r3, [r7, #28]
 80081ea:	4413      	add	r3, r2
 80081ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081f0:	461a      	mov	r2, r3
 80081f2:	2320      	movs	r3, #32
 80081f4:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80081f6:	693b      	ldr	r3, [r7, #16]
 80081f8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d009      	beq.n	8008214 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8008200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008202:	015a      	lsls	r2, r3, #5
 8008204:	69fb      	ldr	r3, [r7, #28]
 8008206:	4413      	add	r3, r2
 8008208:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800820c:	461a      	mov	r2, r3
 800820e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008212:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8008214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008216:	3301      	adds	r3, #1
 8008218:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800821a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800821c:	085b      	lsrs	r3, r3, #1
 800821e:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8008220:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008222:	2b00      	cmp	r3, #0
 8008224:	d199      	bne.n	800815a <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	4618      	mov	r0, r3
 800822c:	f004 feff 	bl	800d02e <USB_ReadInterrupts>
 8008230:	4603      	mov	r3, r0
 8008232:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008236:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800823a:	f040 80c0 	bne.w	80083be <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	4618      	mov	r0, r3
 8008244:	f004 ff20 	bl	800d088 <USB_ReadDevAllInEpInterrupt>
 8008248:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800824a:	2300      	movs	r3, #0
 800824c:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800824e:	e0b2      	b.n	80083b6 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8008250:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008252:	f003 0301 	and.w	r3, r3, #1
 8008256:	2b00      	cmp	r3, #0
 8008258:	f000 80a7 	beq.w	80083aa <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008262:	b2d2      	uxtb	r2, r2
 8008264:	4611      	mov	r1, r2
 8008266:	4618      	mov	r0, r3
 8008268:	f004 ff46 	bl	800d0f8 <USB_ReadDevInEPInterrupt>
 800826c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800826e:	693b      	ldr	r3, [r7, #16]
 8008270:	f003 0301 	and.w	r3, r3, #1
 8008274:	2b00      	cmp	r3, #0
 8008276:	d057      	beq.n	8008328 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8008278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800827a:	f003 030f 	and.w	r3, r3, #15
 800827e:	2201      	movs	r2, #1
 8008280:	fa02 f303 	lsl.w	r3, r2, r3
 8008284:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8008286:	69fb      	ldr	r3, [r7, #28]
 8008288:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800828c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	43db      	mvns	r3, r3
 8008292:	69f9      	ldr	r1, [r7, #28]
 8008294:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008298:	4013      	ands	r3, r2
 800829a:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800829c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800829e:	015a      	lsls	r2, r3, #5
 80082a0:	69fb      	ldr	r3, [r7, #28]
 80082a2:	4413      	add	r3, r2
 80082a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082a8:	461a      	mov	r2, r3
 80082aa:	2301      	movs	r3, #1
 80082ac:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	691b      	ldr	r3, [r3, #16]
 80082b2:	2b01      	cmp	r3, #1
 80082b4:	d132      	bne.n	800831c <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80082b6:	6879      	ldr	r1, [r7, #4]
 80082b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80082ba:	4613      	mov	r3, r2
 80082bc:	00db      	lsls	r3, r3, #3
 80082be:	1a9b      	subs	r3, r3, r2
 80082c0:	009b      	lsls	r3, r3, #2
 80082c2:	440b      	add	r3, r1
 80082c4:	3348      	adds	r3, #72	; 0x48
 80082c6:	6819      	ldr	r1, [r3, #0]
 80082c8:	6878      	ldr	r0, [r7, #4]
 80082ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80082cc:	4613      	mov	r3, r2
 80082ce:	00db      	lsls	r3, r3, #3
 80082d0:	1a9b      	subs	r3, r3, r2
 80082d2:	009b      	lsls	r3, r3, #2
 80082d4:	4403      	add	r3, r0
 80082d6:	3344      	adds	r3, #68	; 0x44
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	4419      	add	r1, r3
 80082dc:	6878      	ldr	r0, [r7, #4]
 80082de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80082e0:	4613      	mov	r3, r2
 80082e2:	00db      	lsls	r3, r3, #3
 80082e4:	1a9b      	subs	r3, r3, r2
 80082e6:	009b      	lsls	r3, r3, #2
 80082e8:	4403      	add	r3, r0
 80082ea:	3348      	adds	r3, #72	; 0x48
 80082ec:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80082ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d113      	bne.n	800831c <HAL_PCD_IRQHandler+0x31c>
 80082f4:	6879      	ldr	r1, [r7, #4]
 80082f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80082f8:	4613      	mov	r3, r2
 80082fa:	00db      	lsls	r3, r3, #3
 80082fc:	1a9b      	subs	r3, r3, r2
 80082fe:	009b      	lsls	r3, r3, #2
 8008300:	440b      	add	r3, r1
 8008302:	3350      	adds	r3, #80	; 0x50
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	2b00      	cmp	r3, #0
 8008308:	d108      	bne.n	800831c <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	6818      	ldr	r0, [r3, #0]
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8008314:	461a      	mov	r2, r3
 8008316:	2101      	movs	r1, #1
 8008318:	f004 ff4e 	bl	800d1b8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800831c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800831e:	b2db      	uxtb	r3, r3
 8008320:	4619      	mov	r1, r3
 8008322:	6878      	ldr	r0, [r7, #4]
 8008324:	f009 fc8f 	bl	8011c46 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8008328:	693b      	ldr	r3, [r7, #16]
 800832a:	f003 0308 	and.w	r3, r3, #8
 800832e:	2b00      	cmp	r3, #0
 8008330:	d008      	beq.n	8008344 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8008332:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008334:	015a      	lsls	r2, r3, #5
 8008336:	69fb      	ldr	r3, [r7, #28]
 8008338:	4413      	add	r3, r2
 800833a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800833e:	461a      	mov	r2, r3
 8008340:	2308      	movs	r3, #8
 8008342:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8008344:	693b      	ldr	r3, [r7, #16]
 8008346:	f003 0310 	and.w	r3, r3, #16
 800834a:	2b00      	cmp	r3, #0
 800834c:	d008      	beq.n	8008360 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800834e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008350:	015a      	lsls	r2, r3, #5
 8008352:	69fb      	ldr	r3, [r7, #28]
 8008354:	4413      	add	r3, r2
 8008356:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800835a:	461a      	mov	r2, r3
 800835c:	2310      	movs	r3, #16
 800835e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8008360:	693b      	ldr	r3, [r7, #16]
 8008362:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008366:	2b00      	cmp	r3, #0
 8008368:	d008      	beq.n	800837c <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800836a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800836c:	015a      	lsls	r2, r3, #5
 800836e:	69fb      	ldr	r3, [r7, #28]
 8008370:	4413      	add	r3, r2
 8008372:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008376:	461a      	mov	r2, r3
 8008378:	2340      	movs	r3, #64	; 0x40
 800837a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800837c:	693b      	ldr	r3, [r7, #16]
 800837e:	f003 0302 	and.w	r3, r3, #2
 8008382:	2b00      	cmp	r3, #0
 8008384:	d008      	beq.n	8008398 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8008386:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008388:	015a      	lsls	r2, r3, #5
 800838a:	69fb      	ldr	r3, [r7, #28]
 800838c:	4413      	add	r3, r2
 800838e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008392:	461a      	mov	r2, r3
 8008394:	2302      	movs	r3, #2
 8008396:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8008398:	693b      	ldr	r3, [r7, #16]
 800839a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d003      	beq.n	80083aa <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80083a2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80083a4:	6878      	ldr	r0, [r7, #4]
 80083a6:	f000 fc1b 	bl	8008be0 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80083aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083ac:	3301      	adds	r3, #1
 80083ae:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80083b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083b2:	085b      	lsrs	r3, r3, #1
 80083b4:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80083b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	f47f af49 	bne.w	8008250 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	4618      	mov	r0, r3
 80083c4:	f004 fe33 	bl	800d02e <USB_ReadInterrupts>
 80083c8:	4603      	mov	r3, r0
 80083ca:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80083ce:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80083d2:	d122      	bne.n	800841a <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80083d4:	69fb      	ldr	r3, [r7, #28]
 80083d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80083da:	685b      	ldr	r3, [r3, #4]
 80083dc:	69fa      	ldr	r2, [r7, #28]
 80083de:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80083e2:	f023 0301 	bic.w	r3, r3, #1
 80083e6:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 80083ee:	2b01      	cmp	r3, #1
 80083f0:	d108      	bne.n	8008404 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	2200      	movs	r2, #0
 80083f6:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80083fa:	2100      	movs	r1, #0
 80083fc:	6878      	ldr	r0, [r7, #4]
 80083fe:	f000 fe27 	bl	8009050 <HAL_PCDEx_LPM_Callback>
 8008402:	e002      	b.n	800840a <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8008404:	6878      	ldr	r0, [r7, #4]
 8008406:	f009 fc8b 	bl	8011d20 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	695a      	ldr	r2, [r3, #20]
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8008418:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	4618      	mov	r0, r3
 8008420:	f004 fe05 	bl	800d02e <USB_ReadInterrupts>
 8008424:	4603      	mov	r3, r0
 8008426:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800842a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800842e:	d112      	bne.n	8008456 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8008430:	69fb      	ldr	r3, [r7, #28]
 8008432:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008436:	689b      	ldr	r3, [r3, #8]
 8008438:	f003 0301 	and.w	r3, r3, #1
 800843c:	2b01      	cmp	r3, #1
 800843e:	d102      	bne.n	8008446 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8008440:	6878      	ldr	r0, [r7, #4]
 8008442:	f009 fc47 	bl	8011cd4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	695a      	ldr	r2, [r3, #20]
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8008454:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	4618      	mov	r0, r3
 800845c:	f004 fde7 	bl	800d02e <USB_ReadInterrupts>
 8008460:	4603      	mov	r3, r0
 8008462:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008466:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800846a:	f040 80c7 	bne.w	80085fc <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800846e:	69fb      	ldr	r3, [r7, #28]
 8008470:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008474:	685b      	ldr	r3, [r3, #4]
 8008476:	69fa      	ldr	r2, [r7, #28]
 8008478:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800847c:	f023 0301 	bic.w	r3, r3, #1
 8008480:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	2110      	movs	r1, #16
 8008488:	4618      	mov	r0, r3
 800848a:	f003 fe81 	bl	800c190 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800848e:	2300      	movs	r3, #0
 8008490:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008492:	e056      	b.n	8008542 <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8008494:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008496:	015a      	lsls	r2, r3, #5
 8008498:	69fb      	ldr	r3, [r7, #28]
 800849a:	4413      	add	r3, r2
 800849c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084a0:	461a      	mov	r2, r3
 80084a2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80084a6:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80084a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084aa:	015a      	lsls	r2, r3, #5
 80084ac:	69fb      	ldr	r3, [r7, #28]
 80084ae:	4413      	add	r3, r2
 80084b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80084b8:	0151      	lsls	r1, r2, #5
 80084ba:	69fa      	ldr	r2, [r7, #28]
 80084bc:	440a      	add	r2, r1
 80084be:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80084c2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80084c6:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80084c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084ca:	015a      	lsls	r2, r3, #5
 80084cc:	69fb      	ldr	r3, [r7, #28]
 80084ce:	4413      	add	r3, r2
 80084d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80084d8:	0151      	lsls	r1, r2, #5
 80084da:	69fa      	ldr	r2, [r7, #28]
 80084dc:	440a      	add	r2, r1
 80084de:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80084e2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80084e6:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80084e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084ea:	015a      	lsls	r2, r3, #5
 80084ec:	69fb      	ldr	r3, [r7, #28]
 80084ee:	4413      	add	r3, r2
 80084f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80084f4:	461a      	mov	r2, r3
 80084f6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80084fa:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80084fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084fe:	015a      	lsls	r2, r3, #5
 8008500:	69fb      	ldr	r3, [r7, #28]
 8008502:	4413      	add	r3, r2
 8008504:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800850c:	0151      	lsls	r1, r2, #5
 800850e:	69fa      	ldr	r2, [r7, #28]
 8008510:	440a      	add	r2, r1
 8008512:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008516:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800851a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800851c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800851e:	015a      	lsls	r2, r3, #5
 8008520:	69fb      	ldr	r3, [r7, #28]
 8008522:	4413      	add	r3, r2
 8008524:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800852c:	0151      	lsls	r1, r2, #5
 800852e:	69fa      	ldr	r2, [r7, #28]
 8008530:	440a      	add	r2, r1
 8008532:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008536:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800853a:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800853c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800853e:	3301      	adds	r3, #1
 8008540:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	685b      	ldr	r3, [r3, #4]
 8008546:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008548:	429a      	cmp	r2, r3
 800854a:	d3a3      	bcc.n	8008494 <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800854c:	69fb      	ldr	r3, [r7, #28]
 800854e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008552:	69db      	ldr	r3, [r3, #28]
 8008554:	69fa      	ldr	r2, [r7, #28]
 8008556:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800855a:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800855e:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008564:	2b00      	cmp	r3, #0
 8008566:	d016      	beq.n	8008596 <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8008568:	69fb      	ldr	r3, [r7, #28]
 800856a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800856e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008572:	69fa      	ldr	r2, [r7, #28]
 8008574:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008578:	f043 030b 	orr.w	r3, r3, #11
 800857c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8008580:	69fb      	ldr	r3, [r7, #28]
 8008582:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008586:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008588:	69fa      	ldr	r2, [r7, #28]
 800858a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800858e:	f043 030b 	orr.w	r3, r3, #11
 8008592:	6453      	str	r3, [r2, #68]	; 0x44
 8008594:	e015      	b.n	80085c2 <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8008596:	69fb      	ldr	r3, [r7, #28]
 8008598:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800859c:	695b      	ldr	r3, [r3, #20]
 800859e:	69fa      	ldr	r2, [r7, #28]
 80085a0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80085a4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80085a8:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 80085ac:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80085ae:	69fb      	ldr	r3, [r7, #28]
 80085b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80085b4:	691b      	ldr	r3, [r3, #16]
 80085b6:	69fa      	ldr	r2, [r7, #28]
 80085b8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80085bc:	f043 030b 	orr.w	r3, r3, #11
 80085c0:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80085c2:	69fb      	ldr	r3, [r7, #28]
 80085c4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	69fa      	ldr	r2, [r7, #28]
 80085cc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80085d0:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80085d4:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	6818      	ldr	r0, [r3, #0]
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	691b      	ldr	r3, [r3, #16]
 80085de:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80085e6:	461a      	mov	r2, r3
 80085e8:	f004 fde6 	bl	800d1b8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	695a      	ldr	r2, [r3, #20]
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80085fa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	4618      	mov	r0, r3
 8008602:	f004 fd14 	bl	800d02e <USB_ReadInterrupts>
 8008606:	4603      	mov	r3, r0
 8008608:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800860c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008610:	d124      	bne.n	800865c <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	4618      	mov	r0, r3
 8008618:	f004 fdaa 	bl	800d170 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	4618      	mov	r0, r3
 8008622:	f003 fe12 	bl	800c24a <USB_GetDevSpeed>
 8008626:	4603      	mov	r3, r0
 8008628:	461a      	mov	r2, r3
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681c      	ldr	r4, [r3, #0]
 8008632:	f001 f959 	bl	80098e8 <HAL_RCC_GetHCLKFreq>
 8008636:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800863c:	b2db      	uxtb	r3, r3
 800863e:	461a      	mov	r2, r3
 8008640:	4620      	mov	r0, r4
 8008642:	f003 fb31 	bl	800bca8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8008646:	6878      	ldr	r0, [r7, #4]
 8008648:	f009 fb25 	bl	8011c96 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	695a      	ldr	r2, [r3, #20]
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 800865a:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	4618      	mov	r0, r3
 8008662:	f004 fce4 	bl	800d02e <USB_ReadInterrupts>
 8008666:	4603      	mov	r3, r0
 8008668:	f003 0308 	and.w	r3, r3, #8
 800866c:	2b08      	cmp	r3, #8
 800866e:	d10a      	bne.n	8008686 <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8008670:	6878      	ldr	r0, [r7, #4]
 8008672:	f009 fb02 	bl	8011c7a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	695a      	ldr	r2, [r3, #20]
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	f002 0208 	and.w	r2, r2, #8
 8008684:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	4618      	mov	r0, r3
 800868c:	f004 fccf 	bl	800d02e <USB_ReadInterrupts>
 8008690:	4603      	mov	r3, r0
 8008692:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008696:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800869a:	d10f      	bne.n	80086bc <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 800869c:	2300      	movs	r3, #0
 800869e:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80086a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086a2:	b2db      	uxtb	r3, r3
 80086a4:	4619      	mov	r1, r3
 80086a6:	6878      	ldr	r0, [r7, #4]
 80086a8:	f009 fb5a 	bl	8011d60 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	695a      	ldr	r2, [r3, #20]
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 80086ba:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	4618      	mov	r0, r3
 80086c2:	f004 fcb4 	bl	800d02e <USB_ReadInterrupts>
 80086c6:	4603      	mov	r3, r0
 80086c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80086cc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80086d0:	d10f      	bne.n	80086f2 <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 80086d2:	2300      	movs	r3, #0
 80086d4:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80086d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086d8:	b2db      	uxtb	r3, r3
 80086da:	4619      	mov	r1, r3
 80086dc:	6878      	ldr	r0, [r7, #4]
 80086de:	f009 fb2d 	bl	8011d3c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	695a      	ldr	r2, [r3, #20]
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 80086f0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	4618      	mov	r0, r3
 80086f8:	f004 fc99 	bl	800d02e <USB_ReadInterrupts>
 80086fc:	4603      	mov	r3, r0
 80086fe:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008702:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008706:	d10a      	bne.n	800871e <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8008708:	6878      	ldr	r0, [r7, #4]
 800870a:	f009 fb3b 	bl	8011d84 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	695a      	ldr	r2, [r3, #20]
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800871c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	4618      	mov	r0, r3
 8008724:	f004 fc83 	bl	800d02e <USB_ReadInterrupts>
 8008728:	4603      	mov	r3, r0
 800872a:	f003 0304 	and.w	r3, r3, #4
 800872e:	2b04      	cmp	r3, #4
 8008730:	d115      	bne.n	800875e <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	685b      	ldr	r3, [r3, #4]
 8008738:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800873a:	69bb      	ldr	r3, [r7, #24]
 800873c:	f003 0304 	and.w	r3, r3, #4
 8008740:	2b00      	cmp	r3, #0
 8008742:	d002      	beq.n	800874a <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8008744:	6878      	ldr	r0, [r7, #4]
 8008746:	f009 fb2b 	bl	8011da0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	6859      	ldr	r1, [r3, #4]
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	69ba      	ldr	r2, [r7, #24]
 8008756:	430a      	orrs	r2, r1
 8008758:	605a      	str	r2, [r3, #4]
 800875a:	e000      	b.n	800875e <HAL_PCD_IRQHandler+0x75e>
      return;
 800875c:	bf00      	nop
    }
  }
}
 800875e:	3734      	adds	r7, #52	; 0x34
 8008760:	46bd      	mov	sp, r7
 8008762:	bd90      	pop	{r4, r7, pc}

08008764 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8008764:	b580      	push	{r7, lr}
 8008766:	b082      	sub	sp, #8
 8008768:	af00      	add	r7, sp, #0
 800876a:	6078      	str	r0, [r7, #4]
 800876c:	460b      	mov	r3, r1
 800876e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8008776:	2b01      	cmp	r3, #1
 8008778:	d101      	bne.n	800877e <HAL_PCD_SetAddress+0x1a>
 800877a:	2302      	movs	r3, #2
 800877c:	e013      	b.n	80087a6 <HAL_PCD_SetAddress+0x42>
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	2201      	movs	r2, #1
 8008782:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	78fa      	ldrb	r2, [r7, #3]
 800878a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	78fa      	ldrb	r2, [r7, #3]
 8008794:	4611      	mov	r1, r2
 8008796:	4618      	mov	r0, r3
 8008798:	f004 fbe1 	bl	800cf5e <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	2200      	movs	r2, #0
 80087a0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80087a4:	2300      	movs	r3, #0
}
 80087a6:	4618      	mov	r0, r3
 80087a8:	3708      	adds	r7, #8
 80087aa:	46bd      	mov	sp, r7
 80087ac:	bd80      	pop	{r7, pc}

080087ae <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80087ae:	b580      	push	{r7, lr}
 80087b0:	b084      	sub	sp, #16
 80087b2:	af00      	add	r7, sp, #0
 80087b4:	6078      	str	r0, [r7, #4]
 80087b6:	4608      	mov	r0, r1
 80087b8:	4611      	mov	r1, r2
 80087ba:	461a      	mov	r2, r3
 80087bc:	4603      	mov	r3, r0
 80087be:	70fb      	strb	r3, [r7, #3]
 80087c0:	460b      	mov	r3, r1
 80087c2:	803b      	strh	r3, [r7, #0]
 80087c4:	4613      	mov	r3, r2
 80087c6:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80087c8:	2300      	movs	r3, #0
 80087ca:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80087cc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	da0f      	bge.n	80087f4 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80087d4:	78fb      	ldrb	r3, [r7, #3]
 80087d6:	f003 020f 	and.w	r2, r3, #15
 80087da:	4613      	mov	r3, r2
 80087dc:	00db      	lsls	r3, r3, #3
 80087de:	1a9b      	subs	r3, r3, r2
 80087e0:	009b      	lsls	r3, r3, #2
 80087e2:	3338      	adds	r3, #56	; 0x38
 80087e4:	687a      	ldr	r2, [r7, #4]
 80087e6:	4413      	add	r3, r2
 80087e8:	3304      	adds	r3, #4
 80087ea:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	2201      	movs	r2, #1
 80087f0:	705a      	strb	r2, [r3, #1]
 80087f2:	e00f      	b.n	8008814 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80087f4:	78fb      	ldrb	r3, [r7, #3]
 80087f6:	f003 020f 	and.w	r2, r3, #15
 80087fa:	4613      	mov	r3, r2
 80087fc:	00db      	lsls	r3, r3, #3
 80087fe:	1a9b      	subs	r3, r3, r2
 8008800:	009b      	lsls	r3, r3, #2
 8008802:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8008806:	687a      	ldr	r2, [r7, #4]
 8008808:	4413      	add	r3, r2
 800880a:	3304      	adds	r3, #4
 800880c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	2200      	movs	r2, #0
 8008812:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8008814:	78fb      	ldrb	r3, [r7, #3]
 8008816:	f003 030f 	and.w	r3, r3, #15
 800881a:	b2da      	uxtb	r2, r3
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8008820:	883a      	ldrh	r2, [r7, #0]
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	78ba      	ldrb	r2, [r7, #2]
 800882a:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	785b      	ldrb	r3, [r3, #1]
 8008830:	2b00      	cmp	r3, #0
 8008832:	d004      	beq.n	800883e <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	781b      	ldrb	r3, [r3, #0]
 8008838:	b29a      	uxth	r2, r3
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800883e:	78bb      	ldrb	r3, [r7, #2]
 8008840:	2b02      	cmp	r3, #2
 8008842:	d102      	bne.n	800884a <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	2200      	movs	r2, #0
 8008848:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8008850:	2b01      	cmp	r3, #1
 8008852:	d101      	bne.n	8008858 <HAL_PCD_EP_Open+0xaa>
 8008854:	2302      	movs	r3, #2
 8008856:	e00e      	b.n	8008876 <HAL_PCD_EP_Open+0xc8>
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	2201      	movs	r2, #1
 800885c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	68f9      	ldr	r1, [r7, #12]
 8008866:	4618      	mov	r0, r3
 8008868:	f003 fd14 	bl	800c294 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	2200      	movs	r2, #0
 8008870:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8008874:	7afb      	ldrb	r3, [r7, #11]
}
 8008876:	4618      	mov	r0, r3
 8008878:	3710      	adds	r7, #16
 800887a:	46bd      	mov	sp, r7
 800887c:	bd80      	pop	{r7, pc}

0800887e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800887e:	b580      	push	{r7, lr}
 8008880:	b084      	sub	sp, #16
 8008882:	af00      	add	r7, sp, #0
 8008884:	6078      	str	r0, [r7, #4]
 8008886:	460b      	mov	r3, r1
 8008888:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800888a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800888e:	2b00      	cmp	r3, #0
 8008890:	da0f      	bge.n	80088b2 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008892:	78fb      	ldrb	r3, [r7, #3]
 8008894:	f003 020f 	and.w	r2, r3, #15
 8008898:	4613      	mov	r3, r2
 800889a:	00db      	lsls	r3, r3, #3
 800889c:	1a9b      	subs	r3, r3, r2
 800889e:	009b      	lsls	r3, r3, #2
 80088a0:	3338      	adds	r3, #56	; 0x38
 80088a2:	687a      	ldr	r2, [r7, #4]
 80088a4:	4413      	add	r3, r2
 80088a6:	3304      	adds	r3, #4
 80088a8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	2201      	movs	r2, #1
 80088ae:	705a      	strb	r2, [r3, #1]
 80088b0:	e00f      	b.n	80088d2 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80088b2:	78fb      	ldrb	r3, [r7, #3]
 80088b4:	f003 020f 	and.w	r2, r3, #15
 80088b8:	4613      	mov	r3, r2
 80088ba:	00db      	lsls	r3, r3, #3
 80088bc:	1a9b      	subs	r3, r3, r2
 80088be:	009b      	lsls	r3, r3, #2
 80088c0:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80088c4:	687a      	ldr	r2, [r7, #4]
 80088c6:	4413      	add	r3, r2
 80088c8:	3304      	adds	r3, #4
 80088ca:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	2200      	movs	r2, #0
 80088d0:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80088d2:	78fb      	ldrb	r3, [r7, #3]
 80088d4:	f003 030f 	and.w	r3, r3, #15
 80088d8:	b2da      	uxtb	r2, r3
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80088e4:	2b01      	cmp	r3, #1
 80088e6:	d101      	bne.n	80088ec <HAL_PCD_EP_Close+0x6e>
 80088e8:	2302      	movs	r3, #2
 80088ea:	e00e      	b.n	800890a <HAL_PCD_EP_Close+0x8c>
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	2201      	movs	r2, #1
 80088f0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	68f9      	ldr	r1, [r7, #12]
 80088fa:	4618      	mov	r0, r3
 80088fc:	f003 fd52 	bl	800c3a4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	2200      	movs	r2, #0
 8008904:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8008908:	2300      	movs	r3, #0
}
 800890a:	4618      	mov	r0, r3
 800890c:	3710      	adds	r7, #16
 800890e:	46bd      	mov	sp, r7
 8008910:	bd80      	pop	{r7, pc}

08008912 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8008912:	b580      	push	{r7, lr}
 8008914:	b086      	sub	sp, #24
 8008916:	af00      	add	r7, sp, #0
 8008918:	60f8      	str	r0, [r7, #12]
 800891a:	607a      	str	r2, [r7, #4]
 800891c:	603b      	str	r3, [r7, #0]
 800891e:	460b      	mov	r3, r1
 8008920:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008922:	7afb      	ldrb	r3, [r7, #11]
 8008924:	f003 020f 	and.w	r2, r3, #15
 8008928:	4613      	mov	r3, r2
 800892a:	00db      	lsls	r3, r3, #3
 800892c:	1a9b      	subs	r3, r3, r2
 800892e:	009b      	lsls	r3, r3, #2
 8008930:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8008934:	68fa      	ldr	r2, [r7, #12]
 8008936:	4413      	add	r3, r2
 8008938:	3304      	adds	r3, #4
 800893a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800893c:	697b      	ldr	r3, [r7, #20]
 800893e:	687a      	ldr	r2, [r7, #4]
 8008940:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8008942:	697b      	ldr	r3, [r7, #20]
 8008944:	683a      	ldr	r2, [r7, #0]
 8008946:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8008948:	697b      	ldr	r3, [r7, #20]
 800894a:	2200      	movs	r2, #0
 800894c:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 800894e:	697b      	ldr	r3, [r7, #20]
 8008950:	2200      	movs	r2, #0
 8008952:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008954:	7afb      	ldrb	r3, [r7, #11]
 8008956:	f003 030f 	and.w	r3, r3, #15
 800895a:	b2da      	uxtb	r2, r3
 800895c:	697b      	ldr	r3, [r7, #20]
 800895e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	691b      	ldr	r3, [r3, #16]
 8008964:	2b01      	cmp	r3, #1
 8008966:	d102      	bne.n	800896e <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8008968:	687a      	ldr	r2, [r7, #4]
 800896a:	697b      	ldr	r3, [r7, #20]
 800896c:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800896e:	7afb      	ldrb	r3, [r7, #11]
 8008970:	f003 030f 	and.w	r3, r3, #15
 8008974:	2b00      	cmp	r3, #0
 8008976:	d109      	bne.n	800898c <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	6818      	ldr	r0, [r3, #0]
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	691b      	ldr	r3, [r3, #16]
 8008980:	b2db      	uxtb	r3, r3
 8008982:	461a      	mov	r2, r3
 8008984:	6979      	ldr	r1, [r7, #20]
 8008986:	f004 f82d 	bl	800c9e4 <USB_EP0StartXfer>
 800898a:	e008      	b.n	800899e <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	6818      	ldr	r0, [r3, #0]
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	691b      	ldr	r3, [r3, #16]
 8008994:	b2db      	uxtb	r3, r3
 8008996:	461a      	mov	r2, r3
 8008998:	6979      	ldr	r1, [r7, #20]
 800899a:	f003 fddf 	bl	800c55c <USB_EPStartXfer>
  }

  return HAL_OK;
 800899e:	2300      	movs	r3, #0
}
 80089a0:	4618      	mov	r0, r3
 80089a2:	3718      	adds	r7, #24
 80089a4:	46bd      	mov	sp, r7
 80089a6:	bd80      	pop	{r7, pc}

080089a8 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80089a8:	b480      	push	{r7}
 80089aa:	b083      	sub	sp, #12
 80089ac:	af00      	add	r7, sp, #0
 80089ae:	6078      	str	r0, [r7, #4]
 80089b0:	460b      	mov	r3, r1
 80089b2:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80089b4:	78fb      	ldrb	r3, [r7, #3]
 80089b6:	f003 020f 	and.w	r2, r3, #15
 80089ba:	6879      	ldr	r1, [r7, #4]
 80089bc:	4613      	mov	r3, r2
 80089be:	00db      	lsls	r3, r3, #3
 80089c0:	1a9b      	subs	r3, r3, r2
 80089c2:	009b      	lsls	r3, r3, #2
 80089c4:	440b      	add	r3, r1
 80089c6:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80089ca:	681b      	ldr	r3, [r3, #0]
}
 80089cc:	4618      	mov	r0, r3
 80089ce:	370c      	adds	r7, #12
 80089d0:	46bd      	mov	sp, r7
 80089d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d6:	4770      	bx	lr

080089d8 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80089d8:	b580      	push	{r7, lr}
 80089da:	b086      	sub	sp, #24
 80089dc:	af00      	add	r7, sp, #0
 80089de:	60f8      	str	r0, [r7, #12]
 80089e0:	607a      	str	r2, [r7, #4]
 80089e2:	603b      	str	r3, [r7, #0]
 80089e4:	460b      	mov	r3, r1
 80089e6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80089e8:	7afb      	ldrb	r3, [r7, #11]
 80089ea:	f003 020f 	and.w	r2, r3, #15
 80089ee:	4613      	mov	r3, r2
 80089f0:	00db      	lsls	r3, r3, #3
 80089f2:	1a9b      	subs	r3, r3, r2
 80089f4:	009b      	lsls	r3, r3, #2
 80089f6:	3338      	adds	r3, #56	; 0x38
 80089f8:	68fa      	ldr	r2, [r7, #12]
 80089fa:	4413      	add	r3, r2
 80089fc:	3304      	adds	r3, #4
 80089fe:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8008a00:	697b      	ldr	r3, [r7, #20]
 8008a02:	687a      	ldr	r2, [r7, #4]
 8008a04:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8008a06:	697b      	ldr	r3, [r7, #20]
 8008a08:	683a      	ldr	r2, [r7, #0]
 8008a0a:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8008a0c:	697b      	ldr	r3, [r7, #20]
 8008a0e:	2200      	movs	r2, #0
 8008a10:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8008a12:	697b      	ldr	r3, [r7, #20]
 8008a14:	2201      	movs	r2, #1
 8008a16:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008a18:	7afb      	ldrb	r3, [r7, #11]
 8008a1a:	f003 030f 	and.w	r3, r3, #15
 8008a1e:	b2da      	uxtb	r2, r3
 8008a20:	697b      	ldr	r3, [r7, #20]
 8008a22:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	691b      	ldr	r3, [r3, #16]
 8008a28:	2b01      	cmp	r3, #1
 8008a2a:	d102      	bne.n	8008a32 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8008a2c:	687a      	ldr	r2, [r7, #4]
 8008a2e:	697b      	ldr	r3, [r7, #20]
 8008a30:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8008a32:	7afb      	ldrb	r3, [r7, #11]
 8008a34:	f003 030f 	and.w	r3, r3, #15
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d109      	bne.n	8008a50 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	6818      	ldr	r0, [r3, #0]
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	691b      	ldr	r3, [r3, #16]
 8008a44:	b2db      	uxtb	r3, r3
 8008a46:	461a      	mov	r2, r3
 8008a48:	6979      	ldr	r1, [r7, #20]
 8008a4a:	f003 ffcb 	bl	800c9e4 <USB_EP0StartXfer>
 8008a4e:	e008      	b.n	8008a62 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	6818      	ldr	r0, [r3, #0]
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	691b      	ldr	r3, [r3, #16]
 8008a58:	b2db      	uxtb	r3, r3
 8008a5a:	461a      	mov	r2, r3
 8008a5c:	6979      	ldr	r1, [r7, #20]
 8008a5e:	f003 fd7d 	bl	800c55c <USB_EPStartXfer>
  }

  return HAL_OK;
 8008a62:	2300      	movs	r3, #0
}
 8008a64:	4618      	mov	r0, r3
 8008a66:	3718      	adds	r7, #24
 8008a68:	46bd      	mov	sp, r7
 8008a6a:	bd80      	pop	{r7, pc}

08008a6c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008a6c:	b580      	push	{r7, lr}
 8008a6e:	b084      	sub	sp, #16
 8008a70:	af00      	add	r7, sp, #0
 8008a72:	6078      	str	r0, [r7, #4]
 8008a74:	460b      	mov	r3, r1
 8008a76:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8008a78:	78fb      	ldrb	r3, [r7, #3]
 8008a7a:	f003 020f 	and.w	r2, r3, #15
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	685b      	ldr	r3, [r3, #4]
 8008a82:	429a      	cmp	r2, r3
 8008a84:	d901      	bls.n	8008a8a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8008a86:	2301      	movs	r3, #1
 8008a88:	e050      	b.n	8008b2c <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8008a8a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	da0f      	bge.n	8008ab2 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008a92:	78fb      	ldrb	r3, [r7, #3]
 8008a94:	f003 020f 	and.w	r2, r3, #15
 8008a98:	4613      	mov	r3, r2
 8008a9a:	00db      	lsls	r3, r3, #3
 8008a9c:	1a9b      	subs	r3, r3, r2
 8008a9e:	009b      	lsls	r3, r3, #2
 8008aa0:	3338      	adds	r3, #56	; 0x38
 8008aa2:	687a      	ldr	r2, [r7, #4]
 8008aa4:	4413      	add	r3, r2
 8008aa6:	3304      	adds	r3, #4
 8008aa8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	2201      	movs	r2, #1
 8008aae:	705a      	strb	r2, [r3, #1]
 8008ab0:	e00d      	b.n	8008ace <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8008ab2:	78fa      	ldrb	r2, [r7, #3]
 8008ab4:	4613      	mov	r3, r2
 8008ab6:	00db      	lsls	r3, r3, #3
 8008ab8:	1a9b      	subs	r3, r3, r2
 8008aba:	009b      	lsls	r3, r3, #2
 8008abc:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8008ac0:	687a      	ldr	r2, [r7, #4]
 8008ac2:	4413      	add	r3, r2
 8008ac4:	3304      	adds	r3, #4
 8008ac6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	2200      	movs	r2, #0
 8008acc:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	2201      	movs	r2, #1
 8008ad2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008ad4:	78fb      	ldrb	r3, [r7, #3]
 8008ad6:	f003 030f 	and.w	r3, r3, #15
 8008ada:	b2da      	uxtb	r2, r3
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8008ae6:	2b01      	cmp	r3, #1
 8008ae8:	d101      	bne.n	8008aee <HAL_PCD_EP_SetStall+0x82>
 8008aea:	2302      	movs	r3, #2
 8008aec:	e01e      	b.n	8008b2c <HAL_PCD_EP_SetStall+0xc0>
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	2201      	movs	r2, #1
 8008af2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	68f9      	ldr	r1, [r7, #12]
 8008afc:	4618      	mov	r0, r3
 8008afe:	f004 f95a 	bl	800cdb6 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8008b02:	78fb      	ldrb	r3, [r7, #3]
 8008b04:	f003 030f 	and.w	r3, r3, #15
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d10a      	bne.n	8008b22 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	6818      	ldr	r0, [r3, #0]
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	691b      	ldr	r3, [r3, #16]
 8008b14:	b2d9      	uxtb	r1, r3
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8008b1c:	461a      	mov	r2, r3
 8008b1e:	f004 fb4b 	bl	800d1b8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	2200      	movs	r2, #0
 8008b26:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8008b2a:	2300      	movs	r3, #0
}
 8008b2c:	4618      	mov	r0, r3
 8008b2e:	3710      	adds	r7, #16
 8008b30:	46bd      	mov	sp, r7
 8008b32:	bd80      	pop	{r7, pc}

08008b34 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008b34:	b580      	push	{r7, lr}
 8008b36:	b084      	sub	sp, #16
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	6078      	str	r0, [r7, #4]
 8008b3c:	460b      	mov	r3, r1
 8008b3e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8008b40:	78fb      	ldrb	r3, [r7, #3]
 8008b42:	f003 020f 	and.w	r2, r3, #15
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	685b      	ldr	r3, [r3, #4]
 8008b4a:	429a      	cmp	r2, r3
 8008b4c:	d901      	bls.n	8008b52 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8008b4e:	2301      	movs	r3, #1
 8008b50:	e042      	b.n	8008bd8 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8008b52:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	da0f      	bge.n	8008b7a <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008b5a:	78fb      	ldrb	r3, [r7, #3]
 8008b5c:	f003 020f 	and.w	r2, r3, #15
 8008b60:	4613      	mov	r3, r2
 8008b62:	00db      	lsls	r3, r3, #3
 8008b64:	1a9b      	subs	r3, r3, r2
 8008b66:	009b      	lsls	r3, r3, #2
 8008b68:	3338      	adds	r3, #56	; 0x38
 8008b6a:	687a      	ldr	r2, [r7, #4]
 8008b6c:	4413      	add	r3, r2
 8008b6e:	3304      	adds	r3, #4
 8008b70:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	2201      	movs	r2, #1
 8008b76:	705a      	strb	r2, [r3, #1]
 8008b78:	e00f      	b.n	8008b9a <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008b7a:	78fb      	ldrb	r3, [r7, #3]
 8008b7c:	f003 020f 	and.w	r2, r3, #15
 8008b80:	4613      	mov	r3, r2
 8008b82:	00db      	lsls	r3, r3, #3
 8008b84:	1a9b      	subs	r3, r3, r2
 8008b86:	009b      	lsls	r3, r3, #2
 8008b88:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8008b8c:	687a      	ldr	r2, [r7, #4]
 8008b8e:	4413      	add	r3, r2
 8008b90:	3304      	adds	r3, #4
 8008b92:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	2200      	movs	r2, #0
 8008b98:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	2200      	movs	r2, #0
 8008b9e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008ba0:	78fb      	ldrb	r3, [r7, #3]
 8008ba2:	f003 030f 	and.w	r3, r3, #15
 8008ba6:	b2da      	uxtb	r2, r3
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8008bb2:	2b01      	cmp	r3, #1
 8008bb4:	d101      	bne.n	8008bba <HAL_PCD_EP_ClrStall+0x86>
 8008bb6:	2302      	movs	r3, #2
 8008bb8:	e00e      	b.n	8008bd8 <HAL_PCD_EP_ClrStall+0xa4>
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	2201      	movs	r2, #1
 8008bbe:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	68f9      	ldr	r1, [r7, #12]
 8008bc8:	4618      	mov	r0, r3
 8008bca:	f004 f962 	bl	800ce92 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	2200      	movs	r2, #0
 8008bd2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8008bd6:	2300      	movs	r3, #0
}
 8008bd8:	4618      	mov	r0, r3
 8008bda:	3710      	adds	r7, #16
 8008bdc:	46bd      	mov	sp, r7
 8008bde:	bd80      	pop	{r7, pc}

08008be0 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8008be0:	b580      	push	{r7, lr}
 8008be2:	b08a      	sub	sp, #40	; 0x28
 8008be4:	af02      	add	r7, sp, #8
 8008be6:	6078      	str	r0, [r7, #4]
 8008be8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008bf0:	697b      	ldr	r3, [r7, #20]
 8008bf2:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8008bf4:	683a      	ldr	r2, [r7, #0]
 8008bf6:	4613      	mov	r3, r2
 8008bf8:	00db      	lsls	r3, r3, #3
 8008bfa:	1a9b      	subs	r3, r3, r2
 8008bfc:	009b      	lsls	r3, r3, #2
 8008bfe:	3338      	adds	r3, #56	; 0x38
 8008c00:	687a      	ldr	r2, [r7, #4]
 8008c02:	4413      	add	r3, r2
 8008c04:	3304      	adds	r3, #4
 8008c06:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	699a      	ldr	r2, [r3, #24]
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	695b      	ldr	r3, [r3, #20]
 8008c10:	429a      	cmp	r2, r3
 8008c12:	d901      	bls.n	8008c18 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8008c14:	2301      	movs	r3, #1
 8008c16:	e06c      	b.n	8008cf2 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	695a      	ldr	r2, [r3, #20]
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	699b      	ldr	r3, [r3, #24]
 8008c20:	1ad3      	subs	r3, r2, r3
 8008c22:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	689b      	ldr	r3, [r3, #8]
 8008c28:	69fa      	ldr	r2, [r7, #28]
 8008c2a:	429a      	cmp	r2, r3
 8008c2c:	d902      	bls.n	8008c34 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	689b      	ldr	r3, [r3, #8]
 8008c32:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8008c34:	69fb      	ldr	r3, [r7, #28]
 8008c36:	3303      	adds	r3, #3
 8008c38:	089b      	lsrs	r3, r3, #2
 8008c3a:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8008c3c:	e02b      	b.n	8008c96 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	695a      	ldr	r2, [r3, #20]
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	699b      	ldr	r3, [r3, #24]
 8008c46:	1ad3      	subs	r3, r2, r3
 8008c48:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	689b      	ldr	r3, [r3, #8]
 8008c4e:	69fa      	ldr	r2, [r7, #28]
 8008c50:	429a      	cmp	r2, r3
 8008c52:	d902      	bls.n	8008c5a <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	689b      	ldr	r3, [r3, #8]
 8008c58:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8008c5a:	69fb      	ldr	r3, [r7, #28]
 8008c5c:	3303      	adds	r3, #3
 8008c5e:	089b      	lsrs	r3, r3, #2
 8008c60:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	68d9      	ldr	r1, [r3, #12]
 8008c66:	683b      	ldr	r3, [r7, #0]
 8008c68:	b2da      	uxtb	r2, r3
 8008c6a:	69fb      	ldr	r3, [r7, #28]
 8008c6c:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8008c72:	b2db      	uxtb	r3, r3
 8008c74:	9300      	str	r3, [sp, #0]
 8008c76:	4603      	mov	r3, r0
 8008c78:	6978      	ldr	r0, [r7, #20]
 8008c7a:	f004 f806 	bl	800cc8a <USB_WritePacket>

    ep->xfer_buff  += len;
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	68da      	ldr	r2, [r3, #12]
 8008c82:	69fb      	ldr	r3, [r7, #28]
 8008c84:	441a      	add	r2, r3
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	699a      	ldr	r2, [r3, #24]
 8008c8e:	69fb      	ldr	r3, [r7, #28]
 8008c90:	441a      	add	r2, r3
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8008c96:	683b      	ldr	r3, [r7, #0]
 8008c98:	015a      	lsls	r2, r3, #5
 8008c9a:	693b      	ldr	r3, [r7, #16]
 8008c9c:	4413      	add	r3, r2
 8008c9e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ca2:	699b      	ldr	r3, [r3, #24]
 8008ca4:	b29b      	uxth	r3, r3
 8008ca6:	69ba      	ldr	r2, [r7, #24]
 8008ca8:	429a      	cmp	r2, r3
 8008caa:	d809      	bhi.n	8008cc0 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	699a      	ldr	r2, [r3, #24]
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8008cb4:	429a      	cmp	r2, r3
 8008cb6:	d203      	bcs.n	8008cc0 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	695b      	ldr	r3, [r3, #20]
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d1be      	bne.n	8008c3e <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	695a      	ldr	r2, [r3, #20]
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	699b      	ldr	r3, [r3, #24]
 8008cc8:	429a      	cmp	r2, r3
 8008cca:	d811      	bhi.n	8008cf0 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8008ccc:	683b      	ldr	r3, [r7, #0]
 8008cce:	f003 030f 	and.w	r3, r3, #15
 8008cd2:	2201      	movs	r2, #1
 8008cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8008cd8:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8008cda:	693b      	ldr	r3, [r7, #16]
 8008cdc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ce0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008ce2:	68bb      	ldr	r3, [r7, #8]
 8008ce4:	43db      	mvns	r3, r3
 8008ce6:	6939      	ldr	r1, [r7, #16]
 8008ce8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008cec:	4013      	ands	r3, r2
 8008cee:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8008cf0:	2300      	movs	r3, #0
}
 8008cf2:	4618      	mov	r0, r3
 8008cf4:	3720      	adds	r7, #32
 8008cf6:	46bd      	mov	sp, r7
 8008cf8:	bd80      	pop	{r7, pc}
	...

08008cfc <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8008cfc:	b580      	push	{r7, lr}
 8008cfe:	b086      	sub	sp, #24
 8008d00:	af00      	add	r7, sp, #0
 8008d02:	6078      	str	r0, [r7, #4]
 8008d04:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d0c:	697b      	ldr	r3, [r7, #20]
 8008d0e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8008d10:	697b      	ldr	r3, [r7, #20]
 8008d12:	333c      	adds	r3, #60	; 0x3c
 8008d14:	3304      	adds	r3, #4
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8008d1a:	683b      	ldr	r3, [r7, #0]
 8008d1c:	015a      	lsls	r2, r3, #5
 8008d1e:	693b      	ldr	r3, [r7, #16]
 8008d20:	4413      	add	r3, r2
 8008d22:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d26:	689b      	ldr	r3, [r3, #8]
 8008d28:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	691b      	ldr	r3, [r3, #16]
 8008d2e:	2b01      	cmp	r3, #1
 8008d30:	f040 80a0 	bne.w	8008e74 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8008d34:	68bb      	ldr	r3, [r7, #8]
 8008d36:	f003 0308 	and.w	r3, r3, #8
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d015      	beq.n	8008d6a <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	4a72      	ldr	r2, [pc, #456]	; (8008f0c <PCD_EP_OutXfrComplete_int+0x210>)
 8008d42:	4293      	cmp	r3, r2
 8008d44:	f240 80dd 	bls.w	8008f02 <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8008d48:	68bb      	ldr	r3, [r7, #8]
 8008d4a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	f000 80d7 	beq.w	8008f02 <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008d54:	683b      	ldr	r3, [r7, #0]
 8008d56:	015a      	lsls	r2, r3, #5
 8008d58:	693b      	ldr	r3, [r7, #16]
 8008d5a:	4413      	add	r3, r2
 8008d5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d60:	461a      	mov	r2, r3
 8008d62:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008d66:	6093      	str	r3, [r2, #8]
 8008d68:	e0cb      	b.n	8008f02 <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8008d6a:	68bb      	ldr	r3, [r7, #8]
 8008d6c:	f003 0320 	and.w	r3, r3, #32
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d009      	beq.n	8008d88 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8008d74:	683b      	ldr	r3, [r7, #0]
 8008d76:	015a      	lsls	r2, r3, #5
 8008d78:	693b      	ldr	r3, [r7, #16]
 8008d7a:	4413      	add	r3, r2
 8008d7c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d80:	461a      	mov	r2, r3
 8008d82:	2320      	movs	r3, #32
 8008d84:	6093      	str	r3, [r2, #8]
 8008d86:	e0bc      	b.n	8008f02 <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8008d88:	68bb      	ldr	r3, [r7, #8]
 8008d8a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	f040 80b7 	bne.w	8008f02 <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	4a5d      	ldr	r2, [pc, #372]	; (8008f0c <PCD_EP_OutXfrComplete_int+0x210>)
 8008d98:	4293      	cmp	r3, r2
 8008d9a:	d90f      	bls.n	8008dbc <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8008d9c:	68bb      	ldr	r3, [r7, #8]
 8008d9e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d00a      	beq.n	8008dbc <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008da6:	683b      	ldr	r3, [r7, #0]
 8008da8:	015a      	lsls	r2, r3, #5
 8008daa:	693b      	ldr	r3, [r7, #16]
 8008dac:	4413      	add	r3, r2
 8008dae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008db2:	461a      	mov	r2, r3
 8008db4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008db8:	6093      	str	r3, [r2, #8]
 8008dba:	e0a2      	b.n	8008f02 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8008dbc:	6879      	ldr	r1, [r7, #4]
 8008dbe:	683a      	ldr	r2, [r7, #0]
 8008dc0:	4613      	mov	r3, r2
 8008dc2:	00db      	lsls	r3, r3, #3
 8008dc4:	1a9b      	subs	r3, r3, r2
 8008dc6:	009b      	lsls	r3, r3, #2
 8008dc8:	440b      	add	r3, r1
 8008dca:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8008dce:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8008dd0:	683b      	ldr	r3, [r7, #0]
 8008dd2:	0159      	lsls	r1, r3, #5
 8008dd4:	693b      	ldr	r3, [r7, #16]
 8008dd6:	440b      	add	r3, r1
 8008dd8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ddc:	691b      	ldr	r3, [r3, #16]
 8008dde:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8008de2:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8008de4:	6878      	ldr	r0, [r7, #4]
 8008de6:	683a      	ldr	r2, [r7, #0]
 8008de8:	4613      	mov	r3, r2
 8008dea:	00db      	lsls	r3, r3, #3
 8008dec:	1a9b      	subs	r3, r3, r2
 8008dee:	009b      	lsls	r3, r3, #2
 8008df0:	4403      	add	r3, r0
 8008df2:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8008df6:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8008df8:	6879      	ldr	r1, [r7, #4]
 8008dfa:	683a      	ldr	r2, [r7, #0]
 8008dfc:	4613      	mov	r3, r2
 8008dfe:	00db      	lsls	r3, r3, #3
 8008e00:	1a9b      	subs	r3, r3, r2
 8008e02:	009b      	lsls	r3, r3, #2
 8008e04:	440b      	add	r3, r1
 8008e06:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8008e0a:	6819      	ldr	r1, [r3, #0]
 8008e0c:	6878      	ldr	r0, [r7, #4]
 8008e0e:	683a      	ldr	r2, [r7, #0]
 8008e10:	4613      	mov	r3, r2
 8008e12:	00db      	lsls	r3, r3, #3
 8008e14:	1a9b      	subs	r3, r3, r2
 8008e16:	009b      	lsls	r3, r3, #2
 8008e18:	4403      	add	r3, r0
 8008e1a:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	4419      	add	r1, r3
 8008e22:	6878      	ldr	r0, [r7, #4]
 8008e24:	683a      	ldr	r2, [r7, #0]
 8008e26:	4613      	mov	r3, r2
 8008e28:	00db      	lsls	r3, r3, #3
 8008e2a:	1a9b      	subs	r3, r3, r2
 8008e2c:	009b      	lsls	r3, r3, #2
 8008e2e:	4403      	add	r3, r0
 8008e30:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8008e34:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8008e36:	683b      	ldr	r3, [r7, #0]
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d114      	bne.n	8008e66 <PCD_EP_OutXfrComplete_int+0x16a>
 8008e3c:	6879      	ldr	r1, [r7, #4]
 8008e3e:	683a      	ldr	r2, [r7, #0]
 8008e40:	4613      	mov	r3, r2
 8008e42:	00db      	lsls	r3, r3, #3
 8008e44:	1a9b      	subs	r3, r3, r2
 8008e46:	009b      	lsls	r3, r3, #2
 8008e48:	440b      	add	r3, r1
 8008e4a:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d108      	bne.n	8008e66 <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	6818      	ldr	r0, [r3, #0]
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8008e5e:	461a      	mov	r2, r3
 8008e60:	2101      	movs	r1, #1
 8008e62:	f004 f9a9 	bl	800d1b8 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8008e66:	683b      	ldr	r3, [r7, #0]
 8008e68:	b2db      	uxtb	r3, r3
 8008e6a:	4619      	mov	r1, r3
 8008e6c:	6878      	ldr	r0, [r7, #4]
 8008e6e:	f008 fecf 	bl	8011c10 <HAL_PCD_DataOutStageCallback>
 8008e72:	e046      	b.n	8008f02 <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	4a26      	ldr	r2, [pc, #152]	; (8008f10 <PCD_EP_OutXfrComplete_int+0x214>)
 8008e78:	4293      	cmp	r3, r2
 8008e7a:	d124      	bne.n	8008ec6 <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8008e7c:	68bb      	ldr	r3, [r7, #8]
 8008e7e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d00a      	beq.n	8008e9c <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008e86:	683b      	ldr	r3, [r7, #0]
 8008e88:	015a      	lsls	r2, r3, #5
 8008e8a:	693b      	ldr	r3, [r7, #16]
 8008e8c:	4413      	add	r3, r2
 8008e8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e92:	461a      	mov	r2, r3
 8008e94:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008e98:	6093      	str	r3, [r2, #8]
 8008e9a:	e032      	b.n	8008f02 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8008e9c:	68bb      	ldr	r3, [r7, #8]
 8008e9e:	f003 0320 	and.w	r3, r3, #32
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d008      	beq.n	8008eb8 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8008ea6:	683b      	ldr	r3, [r7, #0]
 8008ea8:	015a      	lsls	r2, r3, #5
 8008eaa:	693b      	ldr	r3, [r7, #16]
 8008eac:	4413      	add	r3, r2
 8008eae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008eb2:	461a      	mov	r2, r3
 8008eb4:	2320      	movs	r3, #32
 8008eb6:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8008eb8:	683b      	ldr	r3, [r7, #0]
 8008eba:	b2db      	uxtb	r3, r3
 8008ebc:	4619      	mov	r1, r3
 8008ebe:	6878      	ldr	r0, [r7, #4]
 8008ec0:	f008 fea6 	bl	8011c10 <HAL_PCD_DataOutStageCallback>
 8008ec4:	e01d      	b.n	8008f02 <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8008ec6:	683b      	ldr	r3, [r7, #0]
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d114      	bne.n	8008ef6 <PCD_EP_OutXfrComplete_int+0x1fa>
 8008ecc:	6879      	ldr	r1, [r7, #4]
 8008ece:	683a      	ldr	r2, [r7, #0]
 8008ed0:	4613      	mov	r3, r2
 8008ed2:	00db      	lsls	r3, r3, #3
 8008ed4:	1a9b      	subs	r3, r3, r2
 8008ed6:	009b      	lsls	r3, r3, #2
 8008ed8:	440b      	add	r3, r1
 8008eda:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d108      	bne.n	8008ef6 <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	6818      	ldr	r0, [r3, #0]
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8008eee:	461a      	mov	r2, r3
 8008ef0:	2100      	movs	r1, #0
 8008ef2:	f004 f961 	bl	800d1b8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8008ef6:	683b      	ldr	r3, [r7, #0]
 8008ef8:	b2db      	uxtb	r3, r3
 8008efa:	4619      	mov	r1, r3
 8008efc:	6878      	ldr	r0, [r7, #4]
 8008efe:	f008 fe87 	bl	8011c10 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8008f02:	2300      	movs	r3, #0
}
 8008f04:	4618      	mov	r0, r3
 8008f06:	3718      	adds	r7, #24
 8008f08:	46bd      	mov	sp, r7
 8008f0a:	bd80      	pop	{r7, pc}
 8008f0c:	4f54300a 	.word	0x4f54300a
 8008f10:	4f54310a 	.word	0x4f54310a

08008f14 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8008f14:	b580      	push	{r7, lr}
 8008f16:	b086      	sub	sp, #24
 8008f18:	af00      	add	r7, sp, #0
 8008f1a:	6078      	str	r0, [r7, #4]
 8008f1c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f24:	697b      	ldr	r3, [r7, #20]
 8008f26:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8008f28:	697b      	ldr	r3, [r7, #20]
 8008f2a:	333c      	adds	r3, #60	; 0x3c
 8008f2c:	3304      	adds	r3, #4
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8008f32:	683b      	ldr	r3, [r7, #0]
 8008f34:	015a      	lsls	r2, r3, #5
 8008f36:	693b      	ldr	r3, [r7, #16]
 8008f38:	4413      	add	r3, r2
 8008f3a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f3e:	689b      	ldr	r3, [r3, #8]
 8008f40:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	4a15      	ldr	r2, [pc, #84]	; (8008f9c <PCD_EP_OutSetupPacket_int+0x88>)
 8008f46:	4293      	cmp	r3, r2
 8008f48:	d90e      	bls.n	8008f68 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8008f4a:	68bb      	ldr	r3, [r7, #8]
 8008f4c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d009      	beq.n	8008f68 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008f54:	683b      	ldr	r3, [r7, #0]
 8008f56:	015a      	lsls	r2, r3, #5
 8008f58:	693b      	ldr	r3, [r7, #16]
 8008f5a:	4413      	add	r3, r2
 8008f5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f60:	461a      	mov	r2, r3
 8008f62:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008f66:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8008f68:	6878      	ldr	r0, [r7, #4]
 8008f6a:	f008 fe3f 	bl	8011bec <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	4a0a      	ldr	r2, [pc, #40]	; (8008f9c <PCD_EP_OutSetupPacket_int+0x88>)
 8008f72:	4293      	cmp	r3, r2
 8008f74:	d90c      	bls.n	8008f90 <PCD_EP_OutSetupPacket_int+0x7c>
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	691b      	ldr	r3, [r3, #16]
 8008f7a:	2b01      	cmp	r3, #1
 8008f7c:	d108      	bne.n	8008f90 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	6818      	ldr	r0, [r3, #0]
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8008f88:	461a      	mov	r2, r3
 8008f8a:	2101      	movs	r1, #1
 8008f8c:	f004 f914 	bl	800d1b8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8008f90:	2300      	movs	r3, #0
}
 8008f92:	4618      	mov	r0, r3
 8008f94:	3718      	adds	r7, #24
 8008f96:	46bd      	mov	sp, r7
 8008f98:	bd80      	pop	{r7, pc}
 8008f9a:	bf00      	nop
 8008f9c:	4f54300a 	.word	0x4f54300a

08008fa0 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8008fa0:	b480      	push	{r7}
 8008fa2:	b085      	sub	sp, #20
 8008fa4:	af00      	add	r7, sp, #0
 8008fa6:	6078      	str	r0, [r7, #4]
 8008fa8:	460b      	mov	r3, r1
 8008faa:	70fb      	strb	r3, [r7, #3]
 8008fac:	4613      	mov	r3, r2
 8008fae:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fb6:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8008fb8:	78fb      	ldrb	r3, [r7, #3]
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d107      	bne.n	8008fce <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8008fbe:	883b      	ldrh	r3, [r7, #0]
 8008fc0:	0419      	lsls	r1, r3, #16
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	68ba      	ldr	r2, [r7, #8]
 8008fc8:	430a      	orrs	r2, r1
 8008fca:	629a      	str	r2, [r3, #40]	; 0x28
 8008fcc:	e028      	b.n	8009020 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008fd4:	0c1b      	lsrs	r3, r3, #16
 8008fd6:	68ba      	ldr	r2, [r7, #8]
 8008fd8:	4413      	add	r3, r2
 8008fda:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8008fdc:	2300      	movs	r3, #0
 8008fde:	73fb      	strb	r3, [r7, #15]
 8008fe0:	e00d      	b.n	8008ffe <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	681a      	ldr	r2, [r3, #0]
 8008fe6:	7bfb      	ldrb	r3, [r7, #15]
 8008fe8:	3340      	adds	r3, #64	; 0x40
 8008fea:	009b      	lsls	r3, r3, #2
 8008fec:	4413      	add	r3, r2
 8008fee:	685b      	ldr	r3, [r3, #4]
 8008ff0:	0c1b      	lsrs	r3, r3, #16
 8008ff2:	68ba      	ldr	r2, [r7, #8]
 8008ff4:	4413      	add	r3, r2
 8008ff6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8008ff8:	7bfb      	ldrb	r3, [r7, #15]
 8008ffa:	3301      	adds	r3, #1
 8008ffc:	73fb      	strb	r3, [r7, #15]
 8008ffe:	7bfa      	ldrb	r2, [r7, #15]
 8009000:	78fb      	ldrb	r3, [r7, #3]
 8009002:	3b01      	subs	r3, #1
 8009004:	429a      	cmp	r2, r3
 8009006:	d3ec      	bcc.n	8008fe2 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8009008:	883b      	ldrh	r3, [r7, #0]
 800900a:	0418      	lsls	r0, r3, #16
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	6819      	ldr	r1, [r3, #0]
 8009010:	78fb      	ldrb	r3, [r7, #3]
 8009012:	3b01      	subs	r3, #1
 8009014:	68ba      	ldr	r2, [r7, #8]
 8009016:	4302      	orrs	r2, r0
 8009018:	3340      	adds	r3, #64	; 0x40
 800901a:	009b      	lsls	r3, r3, #2
 800901c:	440b      	add	r3, r1
 800901e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8009020:	2300      	movs	r3, #0
}
 8009022:	4618      	mov	r0, r3
 8009024:	3714      	adds	r7, #20
 8009026:	46bd      	mov	sp, r7
 8009028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800902c:	4770      	bx	lr

0800902e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800902e:	b480      	push	{r7}
 8009030:	b083      	sub	sp, #12
 8009032:	af00      	add	r7, sp, #0
 8009034:	6078      	str	r0, [r7, #4]
 8009036:	460b      	mov	r3, r1
 8009038:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	887a      	ldrh	r2, [r7, #2]
 8009040:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8009042:	2300      	movs	r3, #0
}
 8009044:	4618      	mov	r0, r3
 8009046:	370c      	adds	r7, #12
 8009048:	46bd      	mov	sp, r7
 800904a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800904e:	4770      	bx	lr

08009050 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8009050:	b480      	push	{r7}
 8009052:	b083      	sub	sp, #12
 8009054:	af00      	add	r7, sp, #0
 8009056:	6078      	str	r0, [r7, #4]
 8009058:	460b      	mov	r3, r1
 800905a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800905c:	bf00      	nop
 800905e:	370c      	adds	r7, #12
 8009060:	46bd      	mov	sp, r7
 8009062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009066:	4770      	bx	lr

08009068 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009068:	b580      	push	{r7, lr}
 800906a:	b086      	sub	sp, #24
 800906c:	af00      	add	r7, sp, #0
 800906e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	2b00      	cmp	r3, #0
 8009074:	d101      	bne.n	800907a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009076:	2301      	movs	r3, #1
 8009078:	e264      	b.n	8009544 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	f003 0301 	and.w	r3, r3, #1
 8009082:	2b00      	cmp	r3, #0
 8009084:	d075      	beq.n	8009172 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8009086:	4ba3      	ldr	r3, [pc, #652]	; (8009314 <HAL_RCC_OscConfig+0x2ac>)
 8009088:	689b      	ldr	r3, [r3, #8]
 800908a:	f003 030c 	and.w	r3, r3, #12
 800908e:	2b04      	cmp	r3, #4
 8009090:	d00c      	beq.n	80090ac <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009092:	4ba0      	ldr	r3, [pc, #640]	; (8009314 <HAL_RCC_OscConfig+0x2ac>)
 8009094:	689b      	ldr	r3, [r3, #8]
 8009096:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800909a:	2b08      	cmp	r3, #8
 800909c:	d112      	bne.n	80090c4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800909e:	4b9d      	ldr	r3, [pc, #628]	; (8009314 <HAL_RCC_OscConfig+0x2ac>)
 80090a0:	685b      	ldr	r3, [r3, #4]
 80090a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80090a6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80090aa:	d10b      	bne.n	80090c4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80090ac:	4b99      	ldr	r3, [pc, #612]	; (8009314 <HAL_RCC_OscConfig+0x2ac>)
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d05b      	beq.n	8009170 <HAL_RCC_OscConfig+0x108>
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	685b      	ldr	r3, [r3, #4]
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d157      	bne.n	8009170 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80090c0:	2301      	movs	r3, #1
 80090c2:	e23f      	b.n	8009544 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	685b      	ldr	r3, [r3, #4]
 80090c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80090cc:	d106      	bne.n	80090dc <HAL_RCC_OscConfig+0x74>
 80090ce:	4b91      	ldr	r3, [pc, #580]	; (8009314 <HAL_RCC_OscConfig+0x2ac>)
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	4a90      	ldr	r2, [pc, #576]	; (8009314 <HAL_RCC_OscConfig+0x2ac>)
 80090d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80090d8:	6013      	str	r3, [r2, #0]
 80090da:	e01d      	b.n	8009118 <HAL_RCC_OscConfig+0xb0>
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	685b      	ldr	r3, [r3, #4]
 80090e0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80090e4:	d10c      	bne.n	8009100 <HAL_RCC_OscConfig+0x98>
 80090e6:	4b8b      	ldr	r3, [pc, #556]	; (8009314 <HAL_RCC_OscConfig+0x2ac>)
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	4a8a      	ldr	r2, [pc, #552]	; (8009314 <HAL_RCC_OscConfig+0x2ac>)
 80090ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80090f0:	6013      	str	r3, [r2, #0]
 80090f2:	4b88      	ldr	r3, [pc, #544]	; (8009314 <HAL_RCC_OscConfig+0x2ac>)
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	4a87      	ldr	r2, [pc, #540]	; (8009314 <HAL_RCC_OscConfig+0x2ac>)
 80090f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80090fc:	6013      	str	r3, [r2, #0]
 80090fe:	e00b      	b.n	8009118 <HAL_RCC_OscConfig+0xb0>
 8009100:	4b84      	ldr	r3, [pc, #528]	; (8009314 <HAL_RCC_OscConfig+0x2ac>)
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	4a83      	ldr	r2, [pc, #524]	; (8009314 <HAL_RCC_OscConfig+0x2ac>)
 8009106:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800910a:	6013      	str	r3, [r2, #0]
 800910c:	4b81      	ldr	r3, [pc, #516]	; (8009314 <HAL_RCC_OscConfig+0x2ac>)
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	4a80      	ldr	r2, [pc, #512]	; (8009314 <HAL_RCC_OscConfig+0x2ac>)
 8009112:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009116:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	685b      	ldr	r3, [r3, #4]
 800911c:	2b00      	cmp	r3, #0
 800911e:	d013      	beq.n	8009148 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009120:	f7fc fb54 	bl	80057cc <HAL_GetTick>
 8009124:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009126:	e008      	b.n	800913a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009128:	f7fc fb50 	bl	80057cc <HAL_GetTick>
 800912c:	4602      	mov	r2, r0
 800912e:	693b      	ldr	r3, [r7, #16]
 8009130:	1ad3      	subs	r3, r2, r3
 8009132:	2b64      	cmp	r3, #100	; 0x64
 8009134:	d901      	bls.n	800913a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8009136:	2303      	movs	r3, #3
 8009138:	e204      	b.n	8009544 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800913a:	4b76      	ldr	r3, [pc, #472]	; (8009314 <HAL_RCC_OscConfig+0x2ac>)
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009142:	2b00      	cmp	r3, #0
 8009144:	d0f0      	beq.n	8009128 <HAL_RCC_OscConfig+0xc0>
 8009146:	e014      	b.n	8009172 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009148:	f7fc fb40 	bl	80057cc <HAL_GetTick>
 800914c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800914e:	e008      	b.n	8009162 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009150:	f7fc fb3c 	bl	80057cc <HAL_GetTick>
 8009154:	4602      	mov	r2, r0
 8009156:	693b      	ldr	r3, [r7, #16]
 8009158:	1ad3      	subs	r3, r2, r3
 800915a:	2b64      	cmp	r3, #100	; 0x64
 800915c:	d901      	bls.n	8009162 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800915e:	2303      	movs	r3, #3
 8009160:	e1f0      	b.n	8009544 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009162:	4b6c      	ldr	r3, [pc, #432]	; (8009314 <HAL_RCC_OscConfig+0x2ac>)
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800916a:	2b00      	cmp	r3, #0
 800916c:	d1f0      	bne.n	8009150 <HAL_RCC_OscConfig+0xe8>
 800916e:	e000      	b.n	8009172 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009170:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	f003 0302 	and.w	r3, r3, #2
 800917a:	2b00      	cmp	r3, #0
 800917c:	d063      	beq.n	8009246 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800917e:	4b65      	ldr	r3, [pc, #404]	; (8009314 <HAL_RCC_OscConfig+0x2ac>)
 8009180:	689b      	ldr	r3, [r3, #8]
 8009182:	f003 030c 	and.w	r3, r3, #12
 8009186:	2b00      	cmp	r3, #0
 8009188:	d00b      	beq.n	80091a2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800918a:	4b62      	ldr	r3, [pc, #392]	; (8009314 <HAL_RCC_OscConfig+0x2ac>)
 800918c:	689b      	ldr	r3, [r3, #8]
 800918e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8009192:	2b08      	cmp	r3, #8
 8009194:	d11c      	bne.n	80091d0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009196:	4b5f      	ldr	r3, [pc, #380]	; (8009314 <HAL_RCC_OscConfig+0x2ac>)
 8009198:	685b      	ldr	r3, [r3, #4]
 800919a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d116      	bne.n	80091d0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80091a2:	4b5c      	ldr	r3, [pc, #368]	; (8009314 <HAL_RCC_OscConfig+0x2ac>)
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	f003 0302 	and.w	r3, r3, #2
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d005      	beq.n	80091ba <HAL_RCC_OscConfig+0x152>
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	68db      	ldr	r3, [r3, #12]
 80091b2:	2b01      	cmp	r3, #1
 80091b4:	d001      	beq.n	80091ba <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80091b6:	2301      	movs	r3, #1
 80091b8:	e1c4      	b.n	8009544 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80091ba:	4b56      	ldr	r3, [pc, #344]	; (8009314 <HAL_RCC_OscConfig+0x2ac>)
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	691b      	ldr	r3, [r3, #16]
 80091c6:	00db      	lsls	r3, r3, #3
 80091c8:	4952      	ldr	r1, [pc, #328]	; (8009314 <HAL_RCC_OscConfig+0x2ac>)
 80091ca:	4313      	orrs	r3, r2
 80091cc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80091ce:	e03a      	b.n	8009246 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	68db      	ldr	r3, [r3, #12]
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d020      	beq.n	800921a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80091d8:	4b4f      	ldr	r3, [pc, #316]	; (8009318 <HAL_RCC_OscConfig+0x2b0>)
 80091da:	2201      	movs	r2, #1
 80091dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80091de:	f7fc faf5 	bl	80057cc <HAL_GetTick>
 80091e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80091e4:	e008      	b.n	80091f8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80091e6:	f7fc faf1 	bl	80057cc <HAL_GetTick>
 80091ea:	4602      	mov	r2, r0
 80091ec:	693b      	ldr	r3, [r7, #16]
 80091ee:	1ad3      	subs	r3, r2, r3
 80091f0:	2b02      	cmp	r3, #2
 80091f2:	d901      	bls.n	80091f8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80091f4:	2303      	movs	r3, #3
 80091f6:	e1a5      	b.n	8009544 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80091f8:	4b46      	ldr	r3, [pc, #280]	; (8009314 <HAL_RCC_OscConfig+0x2ac>)
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	f003 0302 	and.w	r3, r3, #2
 8009200:	2b00      	cmp	r3, #0
 8009202:	d0f0      	beq.n	80091e6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009204:	4b43      	ldr	r3, [pc, #268]	; (8009314 <HAL_RCC_OscConfig+0x2ac>)
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	691b      	ldr	r3, [r3, #16]
 8009210:	00db      	lsls	r3, r3, #3
 8009212:	4940      	ldr	r1, [pc, #256]	; (8009314 <HAL_RCC_OscConfig+0x2ac>)
 8009214:	4313      	orrs	r3, r2
 8009216:	600b      	str	r3, [r1, #0]
 8009218:	e015      	b.n	8009246 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800921a:	4b3f      	ldr	r3, [pc, #252]	; (8009318 <HAL_RCC_OscConfig+0x2b0>)
 800921c:	2200      	movs	r2, #0
 800921e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009220:	f7fc fad4 	bl	80057cc <HAL_GetTick>
 8009224:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009226:	e008      	b.n	800923a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009228:	f7fc fad0 	bl	80057cc <HAL_GetTick>
 800922c:	4602      	mov	r2, r0
 800922e:	693b      	ldr	r3, [r7, #16]
 8009230:	1ad3      	subs	r3, r2, r3
 8009232:	2b02      	cmp	r3, #2
 8009234:	d901      	bls.n	800923a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8009236:	2303      	movs	r3, #3
 8009238:	e184      	b.n	8009544 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800923a:	4b36      	ldr	r3, [pc, #216]	; (8009314 <HAL_RCC_OscConfig+0x2ac>)
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	f003 0302 	and.w	r3, r3, #2
 8009242:	2b00      	cmp	r3, #0
 8009244:	d1f0      	bne.n	8009228 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	f003 0308 	and.w	r3, r3, #8
 800924e:	2b00      	cmp	r3, #0
 8009250:	d030      	beq.n	80092b4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	695b      	ldr	r3, [r3, #20]
 8009256:	2b00      	cmp	r3, #0
 8009258:	d016      	beq.n	8009288 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800925a:	4b30      	ldr	r3, [pc, #192]	; (800931c <HAL_RCC_OscConfig+0x2b4>)
 800925c:	2201      	movs	r2, #1
 800925e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009260:	f7fc fab4 	bl	80057cc <HAL_GetTick>
 8009264:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009266:	e008      	b.n	800927a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009268:	f7fc fab0 	bl	80057cc <HAL_GetTick>
 800926c:	4602      	mov	r2, r0
 800926e:	693b      	ldr	r3, [r7, #16]
 8009270:	1ad3      	subs	r3, r2, r3
 8009272:	2b02      	cmp	r3, #2
 8009274:	d901      	bls.n	800927a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8009276:	2303      	movs	r3, #3
 8009278:	e164      	b.n	8009544 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800927a:	4b26      	ldr	r3, [pc, #152]	; (8009314 <HAL_RCC_OscConfig+0x2ac>)
 800927c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800927e:	f003 0302 	and.w	r3, r3, #2
 8009282:	2b00      	cmp	r3, #0
 8009284:	d0f0      	beq.n	8009268 <HAL_RCC_OscConfig+0x200>
 8009286:	e015      	b.n	80092b4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009288:	4b24      	ldr	r3, [pc, #144]	; (800931c <HAL_RCC_OscConfig+0x2b4>)
 800928a:	2200      	movs	r2, #0
 800928c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800928e:	f7fc fa9d 	bl	80057cc <HAL_GetTick>
 8009292:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009294:	e008      	b.n	80092a8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009296:	f7fc fa99 	bl	80057cc <HAL_GetTick>
 800929a:	4602      	mov	r2, r0
 800929c:	693b      	ldr	r3, [r7, #16]
 800929e:	1ad3      	subs	r3, r2, r3
 80092a0:	2b02      	cmp	r3, #2
 80092a2:	d901      	bls.n	80092a8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80092a4:	2303      	movs	r3, #3
 80092a6:	e14d      	b.n	8009544 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80092a8:	4b1a      	ldr	r3, [pc, #104]	; (8009314 <HAL_RCC_OscConfig+0x2ac>)
 80092aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80092ac:	f003 0302 	and.w	r3, r3, #2
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d1f0      	bne.n	8009296 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	f003 0304 	and.w	r3, r3, #4
 80092bc:	2b00      	cmp	r3, #0
 80092be:	f000 80a0 	beq.w	8009402 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80092c2:	2300      	movs	r3, #0
 80092c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80092c6:	4b13      	ldr	r3, [pc, #76]	; (8009314 <HAL_RCC_OscConfig+0x2ac>)
 80092c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d10f      	bne.n	80092f2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80092d2:	2300      	movs	r3, #0
 80092d4:	60bb      	str	r3, [r7, #8]
 80092d6:	4b0f      	ldr	r3, [pc, #60]	; (8009314 <HAL_RCC_OscConfig+0x2ac>)
 80092d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092da:	4a0e      	ldr	r2, [pc, #56]	; (8009314 <HAL_RCC_OscConfig+0x2ac>)
 80092dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80092e0:	6413      	str	r3, [r2, #64]	; 0x40
 80092e2:	4b0c      	ldr	r3, [pc, #48]	; (8009314 <HAL_RCC_OscConfig+0x2ac>)
 80092e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80092ea:	60bb      	str	r3, [r7, #8]
 80092ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80092ee:	2301      	movs	r3, #1
 80092f0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80092f2:	4b0b      	ldr	r3, [pc, #44]	; (8009320 <HAL_RCC_OscConfig+0x2b8>)
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d121      	bne.n	8009342 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80092fe:	4b08      	ldr	r3, [pc, #32]	; (8009320 <HAL_RCC_OscConfig+0x2b8>)
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	4a07      	ldr	r2, [pc, #28]	; (8009320 <HAL_RCC_OscConfig+0x2b8>)
 8009304:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009308:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800930a:	f7fc fa5f 	bl	80057cc <HAL_GetTick>
 800930e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009310:	e011      	b.n	8009336 <HAL_RCC_OscConfig+0x2ce>
 8009312:	bf00      	nop
 8009314:	40023800 	.word	0x40023800
 8009318:	42470000 	.word	0x42470000
 800931c:	42470e80 	.word	0x42470e80
 8009320:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009324:	f7fc fa52 	bl	80057cc <HAL_GetTick>
 8009328:	4602      	mov	r2, r0
 800932a:	693b      	ldr	r3, [r7, #16]
 800932c:	1ad3      	subs	r3, r2, r3
 800932e:	2b02      	cmp	r3, #2
 8009330:	d901      	bls.n	8009336 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8009332:	2303      	movs	r3, #3
 8009334:	e106      	b.n	8009544 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009336:	4b85      	ldr	r3, [pc, #532]	; (800954c <HAL_RCC_OscConfig+0x4e4>)
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800933e:	2b00      	cmp	r3, #0
 8009340:	d0f0      	beq.n	8009324 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	689b      	ldr	r3, [r3, #8]
 8009346:	2b01      	cmp	r3, #1
 8009348:	d106      	bne.n	8009358 <HAL_RCC_OscConfig+0x2f0>
 800934a:	4b81      	ldr	r3, [pc, #516]	; (8009550 <HAL_RCC_OscConfig+0x4e8>)
 800934c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800934e:	4a80      	ldr	r2, [pc, #512]	; (8009550 <HAL_RCC_OscConfig+0x4e8>)
 8009350:	f043 0301 	orr.w	r3, r3, #1
 8009354:	6713      	str	r3, [r2, #112]	; 0x70
 8009356:	e01c      	b.n	8009392 <HAL_RCC_OscConfig+0x32a>
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	689b      	ldr	r3, [r3, #8]
 800935c:	2b05      	cmp	r3, #5
 800935e:	d10c      	bne.n	800937a <HAL_RCC_OscConfig+0x312>
 8009360:	4b7b      	ldr	r3, [pc, #492]	; (8009550 <HAL_RCC_OscConfig+0x4e8>)
 8009362:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009364:	4a7a      	ldr	r2, [pc, #488]	; (8009550 <HAL_RCC_OscConfig+0x4e8>)
 8009366:	f043 0304 	orr.w	r3, r3, #4
 800936a:	6713      	str	r3, [r2, #112]	; 0x70
 800936c:	4b78      	ldr	r3, [pc, #480]	; (8009550 <HAL_RCC_OscConfig+0x4e8>)
 800936e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009370:	4a77      	ldr	r2, [pc, #476]	; (8009550 <HAL_RCC_OscConfig+0x4e8>)
 8009372:	f043 0301 	orr.w	r3, r3, #1
 8009376:	6713      	str	r3, [r2, #112]	; 0x70
 8009378:	e00b      	b.n	8009392 <HAL_RCC_OscConfig+0x32a>
 800937a:	4b75      	ldr	r3, [pc, #468]	; (8009550 <HAL_RCC_OscConfig+0x4e8>)
 800937c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800937e:	4a74      	ldr	r2, [pc, #464]	; (8009550 <HAL_RCC_OscConfig+0x4e8>)
 8009380:	f023 0301 	bic.w	r3, r3, #1
 8009384:	6713      	str	r3, [r2, #112]	; 0x70
 8009386:	4b72      	ldr	r3, [pc, #456]	; (8009550 <HAL_RCC_OscConfig+0x4e8>)
 8009388:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800938a:	4a71      	ldr	r2, [pc, #452]	; (8009550 <HAL_RCC_OscConfig+0x4e8>)
 800938c:	f023 0304 	bic.w	r3, r3, #4
 8009390:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	689b      	ldr	r3, [r3, #8]
 8009396:	2b00      	cmp	r3, #0
 8009398:	d015      	beq.n	80093c6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800939a:	f7fc fa17 	bl	80057cc <HAL_GetTick>
 800939e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80093a0:	e00a      	b.n	80093b8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80093a2:	f7fc fa13 	bl	80057cc <HAL_GetTick>
 80093a6:	4602      	mov	r2, r0
 80093a8:	693b      	ldr	r3, [r7, #16]
 80093aa:	1ad3      	subs	r3, r2, r3
 80093ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80093b0:	4293      	cmp	r3, r2
 80093b2:	d901      	bls.n	80093b8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80093b4:	2303      	movs	r3, #3
 80093b6:	e0c5      	b.n	8009544 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80093b8:	4b65      	ldr	r3, [pc, #404]	; (8009550 <HAL_RCC_OscConfig+0x4e8>)
 80093ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80093bc:	f003 0302 	and.w	r3, r3, #2
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	d0ee      	beq.n	80093a2 <HAL_RCC_OscConfig+0x33a>
 80093c4:	e014      	b.n	80093f0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80093c6:	f7fc fa01 	bl	80057cc <HAL_GetTick>
 80093ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80093cc:	e00a      	b.n	80093e4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80093ce:	f7fc f9fd 	bl	80057cc <HAL_GetTick>
 80093d2:	4602      	mov	r2, r0
 80093d4:	693b      	ldr	r3, [r7, #16]
 80093d6:	1ad3      	subs	r3, r2, r3
 80093d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80093dc:	4293      	cmp	r3, r2
 80093de:	d901      	bls.n	80093e4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80093e0:	2303      	movs	r3, #3
 80093e2:	e0af      	b.n	8009544 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80093e4:	4b5a      	ldr	r3, [pc, #360]	; (8009550 <HAL_RCC_OscConfig+0x4e8>)
 80093e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80093e8:	f003 0302 	and.w	r3, r3, #2
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d1ee      	bne.n	80093ce <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80093f0:	7dfb      	ldrb	r3, [r7, #23]
 80093f2:	2b01      	cmp	r3, #1
 80093f4:	d105      	bne.n	8009402 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80093f6:	4b56      	ldr	r3, [pc, #344]	; (8009550 <HAL_RCC_OscConfig+0x4e8>)
 80093f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093fa:	4a55      	ldr	r2, [pc, #340]	; (8009550 <HAL_RCC_OscConfig+0x4e8>)
 80093fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009400:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	699b      	ldr	r3, [r3, #24]
 8009406:	2b00      	cmp	r3, #0
 8009408:	f000 809b 	beq.w	8009542 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800940c:	4b50      	ldr	r3, [pc, #320]	; (8009550 <HAL_RCC_OscConfig+0x4e8>)
 800940e:	689b      	ldr	r3, [r3, #8]
 8009410:	f003 030c 	and.w	r3, r3, #12
 8009414:	2b08      	cmp	r3, #8
 8009416:	d05c      	beq.n	80094d2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	699b      	ldr	r3, [r3, #24]
 800941c:	2b02      	cmp	r3, #2
 800941e:	d141      	bne.n	80094a4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009420:	4b4c      	ldr	r3, [pc, #304]	; (8009554 <HAL_RCC_OscConfig+0x4ec>)
 8009422:	2200      	movs	r2, #0
 8009424:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009426:	f7fc f9d1 	bl	80057cc <HAL_GetTick>
 800942a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800942c:	e008      	b.n	8009440 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800942e:	f7fc f9cd 	bl	80057cc <HAL_GetTick>
 8009432:	4602      	mov	r2, r0
 8009434:	693b      	ldr	r3, [r7, #16]
 8009436:	1ad3      	subs	r3, r2, r3
 8009438:	2b02      	cmp	r3, #2
 800943a:	d901      	bls.n	8009440 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800943c:	2303      	movs	r3, #3
 800943e:	e081      	b.n	8009544 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009440:	4b43      	ldr	r3, [pc, #268]	; (8009550 <HAL_RCC_OscConfig+0x4e8>)
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009448:	2b00      	cmp	r3, #0
 800944a:	d1f0      	bne.n	800942e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	69da      	ldr	r2, [r3, #28]
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	6a1b      	ldr	r3, [r3, #32]
 8009454:	431a      	orrs	r2, r3
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800945a:	019b      	lsls	r3, r3, #6
 800945c:	431a      	orrs	r2, r3
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009462:	085b      	lsrs	r3, r3, #1
 8009464:	3b01      	subs	r3, #1
 8009466:	041b      	lsls	r3, r3, #16
 8009468:	431a      	orrs	r2, r3
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800946e:	061b      	lsls	r3, r3, #24
 8009470:	4937      	ldr	r1, [pc, #220]	; (8009550 <HAL_RCC_OscConfig+0x4e8>)
 8009472:	4313      	orrs	r3, r2
 8009474:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009476:	4b37      	ldr	r3, [pc, #220]	; (8009554 <HAL_RCC_OscConfig+0x4ec>)
 8009478:	2201      	movs	r2, #1
 800947a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800947c:	f7fc f9a6 	bl	80057cc <HAL_GetTick>
 8009480:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009482:	e008      	b.n	8009496 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009484:	f7fc f9a2 	bl	80057cc <HAL_GetTick>
 8009488:	4602      	mov	r2, r0
 800948a:	693b      	ldr	r3, [r7, #16]
 800948c:	1ad3      	subs	r3, r2, r3
 800948e:	2b02      	cmp	r3, #2
 8009490:	d901      	bls.n	8009496 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8009492:	2303      	movs	r3, #3
 8009494:	e056      	b.n	8009544 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009496:	4b2e      	ldr	r3, [pc, #184]	; (8009550 <HAL_RCC_OscConfig+0x4e8>)
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d0f0      	beq.n	8009484 <HAL_RCC_OscConfig+0x41c>
 80094a2:	e04e      	b.n	8009542 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80094a4:	4b2b      	ldr	r3, [pc, #172]	; (8009554 <HAL_RCC_OscConfig+0x4ec>)
 80094a6:	2200      	movs	r2, #0
 80094a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80094aa:	f7fc f98f 	bl	80057cc <HAL_GetTick>
 80094ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80094b0:	e008      	b.n	80094c4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80094b2:	f7fc f98b 	bl	80057cc <HAL_GetTick>
 80094b6:	4602      	mov	r2, r0
 80094b8:	693b      	ldr	r3, [r7, #16]
 80094ba:	1ad3      	subs	r3, r2, r3
 80094bc:	2b02      	cmp	r3, #2
 80094be:	d901      	bls.n	80094c4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80094c0:	2303      	movs	r3, #3
 80094c2:	e03f      	b.n	8009544 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80094c4:	4b22      	ldr	r3, [pc, #136]	; (8009550 <HAL_RCC_OscConfig+0x4e8>)
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d1f0      	bne.n	80094b2 <HAL_RCC_OscConfig+0x44a>
 80094d0:	e037      	b.n	8009542 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	699b      	ldr	r3, [r3, #24]
 80094d6:	2b01      	cmp	r3, #1
 80094d8:	d101      	bne.n	80094de <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80094da:	2301      	movs	r3, #1
 80094dc:	e032      	b.n	8009544 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80094de:	4b1c      	ldr	r3, [pc, #112]	; (8009550 <HAL_RCC_OscConfig+0x4e8>)
 80094e0:	685b      	ldr	r3, [r3, #4]
 80094e2:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	699b      	ldr	r3, [r3, #24]
 80094e8:	2b01      	cmp	r3, #1
 80094ea:	d028      	beq.n	800953e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80094f6:	429a      	cmp	r2, r3
 80094f8:	d121      	bne.n	800953e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009504:	429a      	cmp	r2, r3
 8009506:	d11a      	bne.n	800953e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009508:	68fa      	ldr	r2, [r7, #12]
 800950a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800950e:	4013      	ands	r3, r2
 8009510:	687a      	ldr	r2, [r7, #4]
 8009512:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8009514:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009516:	4293      	cmp	r3, r2
 8009518:	d111      	bne.n	800953e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009524:	085b      	lsrs	r3, r3, #1
 8009526:	3b01      	subs	r3, #1
 8009528:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800952a:	429a      	cmp	r2, r3
 800952c:	d107      	bne.n	800953e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009538:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800953a:	429a      	cmp	r2, r3
 800953c:	d001      	beq.n	8009542 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800953e:	2301      	movs	r3, #1
 8009540:	e000      	b.n	8009544 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8009542:	2300      	movs	r3, #0
}
 8009544:	4618      	mov	r0, r3
 8009546:	3718      	adds	r7, #24
 8009548:	46bd      	mov	sp, r7
 800954a:	bd80      	pop	{r7, pc}
 800954c:	40007000 	.word	0x40007000
 8009550:	40023800 	.word	0x40023800
 8009554:	42470060 	.word	0x42470060

08009558 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009558:	b580      	push	{r7, lr}
 800955a:	b084      	sub	sp, #16
 800955c:	af00      	add	r7, sp, #0
 800955e:	6078      	str	r0, [r7, #4]
 8009560:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	2b00      	cmp	r3, #0
 8009566:	d101      	bne.n	800956c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009568:	2301      	movs	r3, #1
 800956a:	e0cc      	b.n	8009706 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800956c:	4b68      	ldr	r3, [pc, #416]	; (8009710 <HAL_RCC_ClockConfig+0x1b8>)
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	f003 0307 	and.w	r3, r3, #7
 8009574:	683a      	ldr	r2, [r7, #0]
 8009576:	429a      	cmp	r2, r3
 8009578:	d90c      	bls.n	8009594 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800957a:	4b65      	ldr	r3, [pc, #404]	; (8009710 <HAL_RCC_ClockConfig+0x1b8>)
 800957c:	683a      	ldr	r2, [r7, #0]
 800957e:	b2d2      	uxtb	r2, r2
 8009580:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009582:	4b63      	ldr	r3, [pc, #396]	; (8009710 <HAL_RCC_ClockConfig+0x1b8>)
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	f003 0307 	and.w	r3, r3, #7
 800958a:	683a      	ldr	r2, [r7, #0]
 800958c:	429a      	cmp	r2, r3
 800958e:	d001      	beq.n	8009594 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8009590:	2301      	movs	r3, #1
 8009592:	e0b8      	b.n	8009706 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	f003 0302 	and.w	r3, r3, #2
 800959c:	2b00      	cmp	r3, #0
 800959e:	d020      	beq.n	80095e2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	f003 0304 	and.w	r3, r3, #4
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d005      	beq.n	80095b8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80095ac:	4b59      	ldr	r3, [pc, #356]	; (8009714 <HAL_RCC_ClockConfig+0x1bc>)
 80095ae:	689b      	ldr	r3, [r3, #8]
 80095b0:	4a58      	ldr	r2, [pc, #352]	; (8009714 <HAL_RCC_ClockConfig+0x1bc>)
 80095b2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80095b6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	f003 0308 	and.w	r3, r3, #8
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d005      	beq.n	80095d0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80095c4:	4b53      	ldr	r3, [pc, #332]	; (8009714 <HAL_RCC_ClockConfig+0x1bc>)
 80095c6:	689b      	ldr	r3, [r3, #8]
 80095c8:	4a52      	ldr	r2, [pc, #328]	; (8009714 <HAL_RCC_ClockConfig+0x1bc>)
 80095ca:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80095ce:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80095d0:	4b50      	ldr	r3, [pc, #320]	; (8009714 <HAL_RCC_ClockConfig+0x1bc>)
 80095d2:	689b      	ldr	r3, [r3, #8]
 80095d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	689b      	ldr	r3, [r3, #8]
 80095dc:	494d      	ldr	r1, [pc, #308]	; (8009714 <HAL_RCC_ClockConfig+0x1bc>)
 80095de:	4313      	orrs	r3, r2
 80095e0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	f003 0301 	and.w	r3, r3, #1
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d044      	beq.n	8009678 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	685b      	ldr	r3, [r3, #4]
 80095f2:	2b01      	cmp	r3, #1
 80095f4:	d107      	bne.n	8009606 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80095f6:	4b47      	ldr	r3, [pc, #284]	; (8009714 <HAL_RCC_ClockConfig+0x1bc>)
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d119      	bne.n	8009636 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009602:	2301      	movs	r3, #1
 8009604:	e07f      	b.n	8009706 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	685b      	ldr	r3, [r3, #4]
 800960a:	2b02      	cmp	r3, #2
 800960c:	d003      	beq.n	8009616 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009612:	2b03      	cmp	r3, #3
 8009614:	d107      	bne.n	8009626 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009616:	4b3f      	ldr	r3, [pc, #252]	; (8009714 <HAL_RCC_ClockConfig+0x1bc>)
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800961e:	2b00      	cmp	r3, #0
 8009620:	d109      	bne.n	8009636 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009622:	2301      	movs	r3, #1
 8009624:	e06f      	b.n	8009706 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009626:	4b3b      	ldr	r3, [pc, #236]	; (8009714 <HAL_RCC_ClockConfig+0x1bc>)
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	f003 0302 	and.w	r3, r3, #2
 800962e:	2b00      	cmp	r3, #0
 8009630:	d101      	bne.n	8009636 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009632:	2301      	movs	r3, #1
 8009634:	e067      	b.n	8009706 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8009636:	4b37      	ldr	r3, [pc, #220]	; (8009714 <HAL_RCC_ClockConfig+0x1bc>)
 8009638:	689b      	ldr	r3, [r3, #8]
 800963a:	f023 0203 	bic.w	r2, r3, #3
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	685b      	ldr	r3, [r3, #4]
 8009642:	4934      	ldr	r1, [pc, #208]	; (8009714 <HAL_RCC_ClockConfig+0x1bc>)
 8009644:	4313      	orrs	r3, r2
 8009646:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8009648:	f7fc f8c0 	bl	80057cc <HAL_GetTick>
 800964c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800964e:	e00a      	b.n	8009666 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009650:	f7fc f8bc 	bl	80057cc <HAL_GetTick>
 8009654:	4602      	mov	r2, r0
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	1ad3      	subs	r3, r2, r3
 800965a:	f241 3288 	movw	r2, #5000	; 0x1388
 800965e:	4293      	cmp	r3, r2
 8009660:	d901      	bls.n	8009666 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8009662:	2303      	movs	r3, #3
 8009664:	e04f      	b.n	8009706 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009666:	4b2b      	ldr	r3, [pc, #172]	; (8009714 <HAL_RCC_ClockConfig+0x1bc>)
 8009668:	689b      	ldr	r3, [r3, #8]
 800966a:	f003 020c 	and.w	r2, r3, #12
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	685b      	ldr	r3, [r3, #4]
 8009672:	009b      	lsls	r3, r3, #2
 8009674:	429a      	cmp	r2, r3
 8009676:	d1eb      	bne.n	8009650 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009678:	4b25      	ldr	r3, [pc, #148]	; (8009710 <HAL_RCC_ClockConfig+0x1b8>)
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	f003 0307 	and.w	r3, r3, #7
 8009680:	683a      	ldr	r2, [r7, #0]
 8009682:	429a      	cmp	r2, r3
 8009684:	d20c      	bcs.n	80096a0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009686:	4b22      	ldr	r3, [pc, #136]	; (8009710 <HAL_RCC_ClockConfig+0x1b8>)
 8009688:	683a      	ldr	r2, [r7, #0]
 800968a:	b2d2      	uxtb	r2, r2
 800968c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800968e:	4b20      	ldr	r3, [pc, #128]	; (8009710 <HAL_RCC_ClockConfig+0x1b8>)
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	f003 0307 	and.w	r3, r3, #7
 8009696:	683a      	ldr	r2, [r7, #0]
 8009698:	429a      	cmp	r2, r3
 800969a:	d001      	beq.n	80096a0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800969c:	2301      	movs	r3, #1
 800969e:	e032      	b.n	8009706 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	f003 0304 	and.w	r3, r3, #4
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d008      	beq.n	80096be <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80096ac:	4b19      	ldr	r3, [pc, #100]	; (8009714 <HAL_RCC_ClockConfig+0x1bc>)
 80096ae:	689b      	ldr	r3, [r3, #8]
 80096b0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	68db      	ldr	r3, [r3, #12]
 80096b8:	4916      	ldr	r1, [pc, #88]	; (8009714 <HAL_RCC_ClockConfig+0x1bc>)
 80096ba:	4313      	orrs	r3, r2
 80096bc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	f003 0308 	and.w	r3, r3, #8
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d009      	beq.n	80096de <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80096ca:	4b12      	ldr	r3, [pc, #72]	; (8009714 <HAL_RCC_ClockConfig+0x1bc>)
 80096cc:	689b      	ldr	r3, [r3, #8]
 80096ce:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	691b      	ldr	r3, [r3, #16]
 80096d6:	00db      	lsls	r3, r3, #3
 80096d8:	490e      	ldr	r1, [pc, #56]	; (8009714 <HAL_RCC_ClockConfig+0x1bc>)
 80096da:	4313      	orrs	r3, r2
 80096dc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80096de:	f000 f821 	bl	8009724 <HAL_RCC_GetSysClockFreq>
 80096e2:	4602      	mov	r2, r0
 80096e4:	4b0b      	ldr	r3, [pc, #44]	; (8009714 <HAL_RCC_ClockConfig+0x1bc>)
 80096e6:	689b      	ldr	r3, [r3, #8]
 80096e8:	091b      	lsrs	r3, r3, #4
 80096ea:	f003 030f 	and.w	r3, r3, #15
 80096ee:	490a      	ldr	r1, [pc, #40]	; (8009718 <HAL_RCC_ClockConfig+0x1c0>)
 80096f0:	5ccb      	ldrb	r3, [r1, r3]
 80096f2:	fa22 f303 	lsr.w	r3, r2, r3
 80096f6:	4a09      	ldr	r2, [pc, #36]	; (800971c <HAL_RCC_ClockConfig+0x1c4>)
 80096f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80096fa:	4b09      	ldr	r3, [pc, #36]	; (8009720 <HAL_RCC_ClockConfig+0x1c8>)
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	4618      	mov	r0, r3
 8009700:	f7fb ff1c 	bl	800553c <HAL_InitTick>

  return HAL_OK;
 8009704:	2300      	movs	r3, #0
}
 8009706:	4618      	mov	r0, r3
 8009708:	3710      	adds	r7, #16
 800970a:	46bd      	mov	sp, r7
 800970c:	bd80      	pop	{r7, pc}
 800970e:	bf00      	nop
 8009710:	40023c00 	.word	0x40023c00
 8009714:	40023800 	.word	0x40023800
 8009718:	08013fa4 	.word	0x08013fa4
 800971c:	2000000c 	.word	0x2000000c
 8009720:	20000010 	.word	0x20000010

08009724 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009724:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8009728:	b084      	sub	sp, #16
 800972a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800972c:	2300      	movs	r3, #0
 800972e:	607b      	str	r3, [r7, #4]
 8009730:	2300      	movs	r3, #0
 8009732:	60fb      	str	r3, [r7, #12]
 8009734:	2300      	movs	r3, #0
 8009736:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8009738:	2300      	movs	r3, #0
 800973a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800973c:	4b67      	ldr	r3, [pc, #412]	; (80098dc <HAL_RCC_GetSysClockFreq+0x1b8>)
 800973e:	689b      	ldr	r3, [r3, #8]
 8009740:	f003 030c 	and.w	r3, r3, #12
 8009744:	2b08      	cmp	r3, #8
 8009746:	d00d      	beq.n	8009764 <HAL_RCC_GetSysClockFreq+0x40>
 8009748:	2b08      	cmp	r3, #8
 800974a:	f200 80bd 	bhi.w	80098c8 <HAL_RCC_GetSysClockFreq+0x1a4>
 800974e:	2b00      	cmp	r3, #0
 8009750:	d002      	beq.n	8009758 <HAL_RCC_GetSysClockFreq+0x34>
 8009752:	2b04      	cmp	r3, #4
 8009754:	d003      	beq.n	800975e <HAL_RCC_GetSysClockFreq+0x3a>
 8009756:	e0b7      	b.n	80098c8 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009758:	4b61      	ldr	r3, [pc, #388]	; (80098e0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800975a:	60bb      	str	r3, [r7, #8]
       break;
 800975c:	e0b7      	b.n	80098ce <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800975e:	4b61      	ldr	r3, [pc, #388]	; (80098e4 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8009760:	60bb      	str	r3, [r7, #8]
      break;
 8009762:	e0b4      	b.n	80098ce <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009764:	4b5d      	ldr	r3, [pc, #372]	; (80098dc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8009766:	685b      	ldr	r3, [r3, #4]
 8009768:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800976c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800976e:	4b5b      	ldr	r3, [pc, #364]	; (80098dc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8009770:	685b      	ldr	r3, [r3, #4]
 8009772:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009776:	2b00      	cmp	r3, #0
 8009778:	d04d      	beq.n	8009816 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800977a:	4b58      	ldr	r3, [pc, #352]	; (80098dc <HAL_RCC_GetSysClockFreq+0x1b8>)
 800977c:	685b      	ldr	r3, [r3, #4]
 800977e:	099b      	lsrs	r3, r3, #6
 8009780:	461a      	mov	r2, r3
 8009782:	f04f 0300 	mov.w	r3, #0
 8009786:	f240 10ff 	movw	r0, #511	; 0x1ff
 800978a:	f04f 0100 	mov.w	r1, #0
 800978e:	ea02 0800 	and.w	r8, r2, r0
 8009792:	ea03 0901 	and.w	r9, r3, r1
 8009796:	4640      	mov	r0, r8
 8009798:	4649      	mov	r1, r9
 800979a:	f04f 0200 	mov.w	r2, #0
 800979e:	f04f 0300 	mov.w	r3, #0
 80097a2:	014b      	lsls	r3, r1, #5
 80097a4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80097a8:	0142      	lsls	r2, r0, #5
 80097aa:	4610      	mov	r0, r2
 80097ac:	4619      	mov	r1, r3
 80097ae:	ebb0 0008 	subs.w	r0, r0, r8
 80097b2:	eb61 0109 	sbc.w	r1, r1, r9
 80097b6:	f04f 0200 	mov.w	r2, #0
 80097ba:	f04f 0300 	mov.w	r3, #0
 80097be:	018b      	lsls	r3, r1, #6
 80097c0:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80097c4:	0182      	lsls	r2, r0, #6
 80097c6:	1a12      	subs	r2, r2, r0
 80097c8:	eb63 0301 	sbc.w	r3, r3, r1
 80097cc:	f04f 0000 	mov.w	r0, #0
 80097d0:	f04f 0100 	mov.w	r1, #0
 80097d4:	00d9      	lsls	r1, r3, #3
 80097d6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80097da:	00d0      	lsls	r0, r2, #3
 80097dc:	4602      	mov	r2, r0
 80097de:	460b      	mov	r3, r1
 80097e0:	eb12 0208 	adds.w	r2, r2, r8
 80097e4:	eb43 0309 	adc.w	r3, r3, r9
 80097e8:	f04f 0000 	mov.w	r0, #0
 80097ec:	f04f 0100 	mov.w	r1, #0
 80097f0:	0259      	lsls	r1, r3, #9
 80097f2:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80097f6:	0250      	lsls	r0, r2, #9
 80097f8:	4602      	mov	r2, r0
 80097fa:	460b      	mov	r3, r1
 80097fc:	4610      	mov	r0, r2
 80097fe:	4619      	mov	r1, r3
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	461a      	mov	r2, r3
 8009804:	f04f 0300 	mov.w	r3, #0
 8009808:	f7f7 f9ce 	bl	8000ba8 <__aeabi_uldivmod>
 800980c:	4602      	mov	r2, r0
 800980e:	460b      	mov	r3, r1
 8009810:	4613      	mov	r3, r2
 8009812:	60fb      	str	r3, [r7, #12]
 8009814:	e04a      	b.n	80098ac <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009816:	4b31      	ldr	r3, [pc, #196]	; (80098dc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8009818:	685b      	ldr	r3, [r3, #4]
 800981a:	099b      	lsrs	r3, r3, #6
 800981c:	461a      	mov	r2, r3
 800981e:	f04f 0300 	mov.w	r3, #0
 8009822:	f240 10ff 	movw	r0, #511	; 0x1ff
 8009826:	f04f 0100 	mov.w	r1, #0
 800982a:	ea02 0400 	and.w	r4, r2, r0
 800982e:	ea03 0501 	and.w	r5, r3, r1
 8009832:	4620      	mov	r0, r4
 8009834:	4629      	mov	r1, r5
 8009836:	f04f 0200 	mov.w	r2, #0
 800983a:	f04f 0300 	mov.w	r3, #0
 800983e:	014b      	lsls	r3, r1, #5
 8009840:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8009844:	0142      	lsls	r2, r0, #5
 8009846:	4610      	mov	r0, r2
 8009848:	4619      	mov	r1, r3
 800984a:	1b00      	subs	r0, r0, r4
 800984c:	eb61 0105 	sbc.w	r1, r1, r5
 8009850:	f04f 0200 	mov.w	r2, #0
 8009854:	f04f 0300 	mov.w	r3, #0
 8009858:	018b      	lsls	r3, r1, #6
 800985a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800985e:	0182      	lsls	r2, r0, #6
 8009860:	1a12      	subs	r2, r2, r0
 8009862:	eb63 0301 	sbc.w	r3, r3, r1
 8009866:	f04f 0000 	mov.w	r0, #0
 800986a:	f04f 0100 	mov.w	r1, #0
 800986e:	00d9      	lsls	r1, r3, #3
 8009870:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009874:	00d0      	lsls	r0, r2, #3
 8009876:	4602      	mov	r2, r0
 8009878:	460b      	mov	r3, r1
 800987a:	1912      	adds	r2, r2, r4
 800987c:	eb45 0303 	adc.w	r3, r5, r3
 8009880:	f04f 0000 	mov.w	r0, #0
 8009884:	f04f 0100 	mov.w	r1, #0
 8009888:	0299      	lsls	r1, r3, #10
 800988a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800988e:	0290      	lsls	r0, r2, #10
 8009890:	4602      	mov	r2, r0
 8009892:	460b      	mov	r3, r1
 8009894:	4610      	mov	r0, r2
 8009896:	4619      	mov	r1, r3
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	461a      	mov	r2, r3
 800989c:	f04f 0300 	mov.w	r3, #0
 80098a0:	f7f7 f982 	bl	8000ba8 <__aeabi_uldivmod>
 80098a4:	4602      	mov	r2, r0
 80098a6:	460b      	mov	r3, r1
 80098a8:	4613      	mov	r3, r2
 80098aa:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80098ac:	4b0b      	ldr	r3, [pc, #44]	; (80098dc <HAL_RCC_GetSysClockFreq+0x1b8>)
 80098ae:	685b      	ldr	r3, [r3, #4]
 80098b0:	0c1b      	lsrs	r3, r3, #16
 80098b2:	f003 0303 	and.w	r3, r3, #3
 80098b6:	3301      	adds	r3, #1
 80098b8:	005b      	lsls	r3, r3, #1
 80098ba:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80098bc:	68fa      	ldr	r2, [r7, #12]
 80098be:	683b      	ldr	r3, [r7, #0]
 80098c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80098c4:	60bb      	str	r3, [r7, #8]
      break;
 80098c6:	e002      	b.n	80098ce <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80098c8:	4b05      	ldr	r3, [pc, #20]	; (80098e0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80098ca:	60bb      	str	r3, [r7, #8]
      break;
 80098cc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80098ce:	68bb      	ldr	r3, [r7, #8]
}
 80098d0:	4618      	mov	r0, r3
 80098d2:	3710      	adds	r7, #16
 80098d4:	46bd      	mov	sp, r7
 80098d6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80098da:	bf00      	nop
 80098dc:	40023800 	.word	0x40023800
 80098e0:	00f42400 	.word	0x00f42400
 80098e4:	007a1200 	.word	0x007a1200

080098e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80098e8:	b480      	push	{r7}
 80098ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80098ec:	4b03      	ldr	r3, [pc, #12]	; (80098fc <HAL_RCC_GetHCLKFreq+0x14>)
 80098ee:	681b      	ldr	r3, [r3, #0]
}
 80098f0:	4618      	mov	r0, r3
 80098f2:	46bd      	mov	sp, r7
 80098f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098f8:	4770      	bx	lr
 80098fa:	bf00      	nop
 80098fc:	2000000c 	.word	0x2000000c

08009900 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009900:	b580      	push	{r7, lr}
 8009902:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8009904:	f7ff fff0 	bl	80098e8 <HAL_RCC_GetHCLKFreq>
 8009908:	4602      	mov	r2, r0
 800990a:	4b05      	ldr	r3, [pc, #20]	; (8009920 <HAL_RCC_GetPCLK1Freq+0x20>)
 800990c:	689b      	ldr	r3, [r3, #8]
 800990e:	0a9b      	lsrs	r3, r3, #10
 8009910:	f003 0307 	and.w	r3, r3, #7
 8009914:	4903      	ldr	r1, [pc, #12]	; (8009924 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009916:	5ccb      	ldrb	r3, [r1, r3]
 8009918:	fa22 f303 	lsr.w	r3, r2, r3
}
 800991c:	4618      	mov	r0, r3
 800991e:	bd80      	pop	{r7, pc}
 8009920:	40023800 	.word	0x40023800
 8009924:	08013fb4 	.word	0x08013fb4

08009928 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009928:	b580      	push	{r7, lr}
 800992a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800992c:	f7ff ffdc 	bl	80098e8 <HAL_RCC_GetHCLKFreq>
 8009930:	4602      	mov	r2, r0
 8009932:	4b05      	ldr	r3, [pc, #20]	; (8009948 <HAL_RCC_GetPCLK2Freq+0x20>)
 8009934:	689b      	ldr	r3, [r3, #8]
 8009936:	0b5b      	lsrs	r3, r3, #13
 8009938:	f003 0307 	and.w	r3, r3, #7
 800993c:	4903      	ldr	r1, [pc, #12]	; (800994c <HAL_RCC_GetPCLK2Freq+0x24>)
 800993e:	5ccb      	ldrb	r3, [r1, r3]
 8009940:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009944:	4618      	mov	r0, r3
 8009946:	bd80      	pop	{r7, pc}
 8009948:	40023800 	.word	0x40023800
 800994c:	08013fb4 	.word	0x08013fb4

08009950 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8009950:	b480      	push	{r7}
 8009952:	b083      	sub	sp, #12
 8009954:	af00      	add	r7, sp, #0
 8009956:	6078      	str	r0, [r7, #4]
 8009958:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	220f      	movs	r2, #15
 800995e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8009960:	4b12      	ldr	r3, [pc, #72]	; (80099ac <HAL_RCC_GetClockConfig+0x5c>)
 8009962:	689b      	ldr	r3, [r3, #8]
 8009964:	f003 0203 	and.w	r2, r3, #3
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800996c:	4b0f      	ldr	r3, [pc, #60]	; (80099ac <HAL_RCC_GetClockConfig+0x5c>)
 800996e:	689b      	ldr	r3, [r3, #8]
 8009970:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8009978:	4b0c      	ldr	r3, [pc, #48]	; (80099ac <HAL_RCC_GetClockConfig+0x5c>)
 800997a:	689b      	ldr	r3, [r3, #8]
 800997c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8009984:	4b09      	ldr	r3, [pc, #36]	; (80099ac <HAL_RCC_GetClockConfig+0x5c>)
 8009986:	689b      	ldr	r3, [r3, #8]
 8009988:	08db      	lsrs	r3, r3, #3
 800998a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8009992:	4b07      	ldr	r3, [pc, #28]	; (80099b0 <HAL_RCC_GetClockConfig+0x60>)
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	f003 0207 	and.w	r2, r3, #7
 800999a:	683b      	ldr	r3, [r7, #0]
 800999c:	601a      	str	r2, [r3, #0]
}
 800999e:	bf00      	nop
 80099a0:	370c      	adds	r7, #12
 80099a2:	46bd      	mov	sp, r7
 80099a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099a8:	4770      	bx	lr
 80099aa:	bf00      	nop
 80099ac:	40023800 	.word	0x40023800
 80099b0:	40023c00 	.word	0x40023c00

080099b4 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80099b4:	b580      	push	{r7, lr}
 80099b6:	b086      	sub	sp, #24
 80099b8:	af00      	add	r7, sp, #0
 80099ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80099bc:	2300      	movs	r3, #0
 80099be:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80099c0:	2300      	movs	r3, #0
 80099c2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	f003 0301 	and.w	r3, r3, #1
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d105      	bne.n	80099dc <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d038      	beq.n	8009a4e <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80099dc:	4b68      	ldr	r3, [pc, #416]	; (8009b80 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80099de:	2200      	movs	r2, #0
 80099e0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80099e2:	f7fb fef3 	bl	80057cc <HAL_GetTick>
 80099e6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80099e8:	e008      	b.n	80099fc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80099ea:	f7fb feef 	bl	80057cc <HAL_GetTick>
 80099ee:	4602      	mov	r2, r0
 80099f0:	697b      	ldr	r3, [r7, #20]
 80099f2:	1ad3      	subs	r3, r2, r3
 80099f4:	2b02      	cmp	r3, #2
 80099f6:	d901      	bls.n	80099fc <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80099f8:	2303      	movs	r3, #3
 80099fa:	e0bd      	b.n	8009b78 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80099fc:	4b61      	ldr	r3, [pc, #388]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009a04:	2b00      	cmp	r3, #0
 8009a06:	d1f0      	bne.n	80099ea <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	685a      	ldr	r2, [r3, #4]
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	689b      	ldr	r3, [r3, #8]
 8009a10:	019b      	lsls	r3, r3, #6
 8009a12:	431a      	orrs	r2, r3
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	68db      	ldr	r3, [r3, #12]
 8009a18:	071b      	lsls	r3, r3, #28
 8009a1a:	495a      	ldr	r1, [pc, #360]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009a1c:	4313      	orrs	r3, r2
 8009a1e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8009a22:	4b57      	ldr	r3, [pc, #348]	; (8009b80 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8009a24:	2201      	movs	r2, #1
 8009a26:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8009a28:	f7fb fed0 	bl	80057cc <HAL_GetTick>
 8009a2c:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8009a2e:	e008      	b.n	8009a42 <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8009a30:	f7fb fecc 	bl	80057cc <HAL_GetTick>
 8009a34:	4602      	mov	r2, r0
 8009a36:	697b      	ldr	r3, [r7, #20]
 8009a38:	1ad3      	subs	r3, r2, r3
 8009a3a:	2b02      	cmp	r3, #2
 8009a3c:	d901      	bls.n	8009a42 <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009a3e:	2303      	movs	r3, #3
 8009a40:	e09a      	b.n	8009b78 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8009a42:	4b50      	ldr	r3, [pc, #320]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d0f0      	beq.n	8009a30 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	f003 0302 	and.w	r3, r3, #2
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	f000 8083 	beq.w	8009b62 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8009a5c:	2300      	movs	r3, #0
 8009a5e:	60fb      	str	r3, [r7, #12]
 8009a60:	4b48      	ldr	r3, [pc, #288]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009a62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a64:	4a47      	ldr	r2, [pc, #284]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009a66:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009a6a:	6413      	str	r3, [r2, #64]	; 0x40
 8009a6c:	4b45      	ldr	r3, [pc, #276]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009a6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009a74:	60fb      	str	r3, [r7, #12]
 8009a76:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8009a78:	4b43      	ldr	r3, [pc, #268]	; (8009b88 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	4a42      	ldr	r2, [pc, #264]	; (8009b88 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8009a7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009a82:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009a84:	f7fb fea2 	bl	80057cc <HAL_GetTick>
 8009a88:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8009a8a:	e008      	b.n	8009a9e <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8009a8c:	f7fb fe9e 	bl	80057cc <HAL_GetTick>
 8009a90:	4602      	mov	r2, r0
 8009a92:	697b      	ldr	r3, [r7, #20]
 8009a94:	1ad3      	subs	r3, r2, r3
 8009a96:	2b02      	cmp	r3, #2
 8009a98:	d901      	bls.n	8009a9e <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8009a9a:	2303      	movs	r3, #3
 8009a9c:	e06c      	b.n	8009b78 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8009a9e:	4b3a      	ldr	r3, [pc, #232]	; (8009b88 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d0f0      	beq.n	8009a8c <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8009aaa:	4b36      	ldr	r3, [pc, #216]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009aac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009aae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009ab2:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8009ab4:	693b      	ldr	r3, [r7, #16]
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d02f      	beq.n	8009b1a <HAL_RCCEx_PeriphCLKConfig+0x166>
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	691b      	ldr	r3, [r3, #16]
 8009abe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009ac2:	693a      	ldr	r2, [r7, #16]
 8009ac4:	429a      	cmp	r2, r3
 8009ac6:	d028      	beq.n	8009b1a <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009ac8:	4b2e      	ldr	r3, [pc, #184]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009aca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009acc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009ad0:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8009ad2:	4b2e      	ldr	r3, [pc, #184]	; (8009b8c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8009ad4:	2201      	movs	r2, #1
 8009ad6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8009ad8:	4b2c      	ldr	r3, [pc, #176]	; (8009b8c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8009ada:	2200      	movs	r2, #0
 8009adc:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8009ade:	4a29      	ldr	r2, [pc, #164]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009ae0:	693b      	ldr	r3, [r7, #16]
 8009ae2:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8009ae4:	4b27      	ldr	r3, [pc, #156]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009ae6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ae8:	f003 0301 	and.w	r3, r3, #1
 8009aec:	2b01      	cmp	r3, #1
 8009aee:	d114      	bne.n	8009b1a <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8009af0:	f7fb fe6c 	bl	80057cc <HAL_GetTick>
 8009af4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009af6:	e00a      	b.n	8009b0e <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009af8:	f7fb fe68 	bl	80057cc <HAL_GetTick>
 8009afc:	4602      	mov	r2, r0
 8009afe:	697b      	ldr	r3, [r7, #20]
 8009b00:	1ad3      	subs	r3, r2, r3
 8009b02:	f241 3288 	movw	r2, #5000	; 0x1388
 8009b06:	4293      	cmp	r3, r2
 8009b08:	d901      	bls.n	8009b0e <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8009b0a:	2303      	movs	r3, #3
 8009b0c:	e034      	b.n	8009b78 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009b0e:	4b1d      	ldr	r3, [pc, #116]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009b10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009b12:	f003 0302 	and.w	r3, r3, #2
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d0ee      	beq.n	8009af8 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	691b      	ldr	r3, [r3, #16]
 8009b1e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009b22:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009b26:	d10d      	bne.n	8009b44 <HAL_RCCEx_PeriphCLKConfig+0x190>
 8009b28:	4b16      	ldr	r3, [pc, #88]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009b2a:	689b      	ldr	r3, [r3, #8]
 8009b2c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	691b      	ldr	r3, [r3, #16]
 8009b34:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8009b38:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009b3c:	4911      	ldr	r1, [pc, #68]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009b3e:	4313      	orrs	r3, r2
 8009b40:	608b      	str	r3, [r1, #8]
 8009b42:	e005      	b.n	8009b50 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8009b44:	4b0f      	ldr	r3, [pc, #60]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009b46:	689b      	ldr	r3, [r3, #8]
 8009b48:	4a0e      	ldr	r2, [pc, #56]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009b4a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8009b4e:	6093      	str	r3, [r2, #8]
 8009b50:	4b0c      	ldr	r3, [pc, #48]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009b52:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	691b      	ldr	r3, [r3, #16]
 8009b58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009b5c:	4909      	ldr	r1, [pc, #36]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009b5e:	4313      	orrs	r3, r2
 8009b60:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	f003 0308 	and.w	r3, r3, #8
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d003      	beq.n	8009b76 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	7d1a      	ldrb	r2, [r3, #20]
 8009b72:	4b07      	ldr	r3, [pc, #28]	; (8009b90 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8009b74:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8009b76:	2300      	movs	r3, #0
}
 8009b78:	4618      	mov	r0, r3
 8009b7a:	3718      	adds	r7, #24
 8009b7c:	46bd      	mov	sp, r7
 8009b7e:	bd80      	pop	{r7, pc}
 8009b80:	42470068 	.word	0x42470068
 8009b84:	40023800 	.word	0x40023800
 8009b88:	40007000 	.word	0x40007000
 8009b8c:	42470e40 	.word	0x42470e40
 8009b90:	424711e0 	.word	0x424711e0

08009b94 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8009b94:	b480      	push	{r7}
 8009b96:	b087      	sub	sp, #28
 8009b98:	af00      	add	r7, sp, #0
 8009b9a:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8009b9c:	2300      	movs	r3, #0
 8009b9e:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8009ba0:	2300      	movs	r3, #0
 8009ba2:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8009ba4:	2300      	movs	r3, #0
 8009ba6:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8009ba8:	2300      	movs	r3, #0
 8009baa:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	2b01      	cmp	r3, #1
 8009bb0:	d140      	bne.n	8009c34 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8009bb2:	4b24      	ldr	r3, [pc, #144]	; (8009c44 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8009bb4:	689b      	ldr	r3, [r3, #8]
 8009bb6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009bba:	60fb      	str	r3, [r7, #12]
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d005      	beq.n	8009bce <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	2b01      	cmp	r3, #1
 8009bc6:	d131      	bne.n	8009c2c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8009bc8:	4b1f      	ldr	r3, [pc, #124]	; (8009c48 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8009bca:	617b      	str	r3, [r7, #20]
          break;
 8009bcc:	e031      	b.n	8009c32 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      case RCC_I2SCLKSOURCE_PLLI2S:
        {
#if defined(STM32F411xE)
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8009bce:	4b1d      	ldr	r3, [pc, #116]	; (8009c44 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8009bd0:	685b      	ldr	r3, [r3, #4]
 8009bd2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009bd6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009bda:	d109      	bne.n	8009bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8009bdc:	4b19      	ldr	r3, [pc, #100]	; (8009c44 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8009bde:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009be2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009be6:	4a19      	ldr	r2, [pc, #100]	; (8009c4c <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8009be8:	fbb2 f3f3 	udiv	r3, r2, r3
 8009bec:	613b      	str	r3, [r7, #16]
 8009bee:	e008      	b.n	8009c02 <HAL_RCCEx_GetPeriphCLKFreq+0x6e>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8009bf0:	4b14      	ldr	r3, [pc, #80]	; (8009c44 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8009bf2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009bf6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009bfa:	4a15      	ldr	r2, [pc, #84]	; (8009c50 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8009bfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c00:	613b      	str	r3, [r7, #16]
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8009c02:	4b10      	ldr	r3, [pc, #64]	; (8009c44 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8009c04:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009c08:	099b      	lsrs	r3, r3, #6
 8009c0a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009c0e:	693b      	ldr	r3, [r7, #16]
 8009c10:	fb02 f303 	mul.w	r3, r2, r3
 8009c14:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8009c16:	4b0b      	ldr	r3, [pc, #44]	; (8009c44 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8009c18:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009c1c:	0f1b      	lsrs	r3, r3, #28
 8009c1e:	f003 0307 	and.w	r3, r3, #7
 8009c22:	68ba      	ldr	r2, [r7, #8]
 8009c24:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c28:	617b      	str	r3, [r7, #20]
          break;
 8009c2a:	e002      	b.n	8009c32 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8009c2c:	2300      	movs	r3, #0
 8009c2e:	617b      	str	r3, [r7, #20]
          break;
 8009c30:	bf00      	nop
        }
      }
      break;
 8009c32:	bf00      	nop
    }
  }
  return frequency;
 8009c34:	697b      	ldr	r3, [r7, #20]
}
 8009c36:	4618      	mov	r0, r3
 8009c38:	371c      	adds	r7, #28
 8009c3a:	46bd      	mov	sp, r7
 8009c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c40:	4770      	bx	lr
 8009c42:	bf00      	nop
 8009c44:	40023800 	.word	0x40023800
 8009c48:	00bb8000 	.word	0x00bb8000
 8009c4c:	007a1200 	.word	0x007a1200
 8009c50:	00f42400 	.word	0x00f42400

08009c54 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009c54:	b580      	push	{r7, lr}
 8009c56:	b082      	sub	sp, #8
 8009c58:	af00      	add	r7, sp, #0
 8009c5a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d101      	bne.n	8009c66 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009c62:	2301      	movs	r3, #1
 8009c64:	e07b      	b.n	8009d5e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d108      	bne.n	8009c80 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	685b      	ldr	r3, [r3, #4]
 8009c72:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009c76:	d009      	beq.n	8009c8c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	2200      	movs	r2, #0
 8009c7c:	61da      	str	r2, [r3, #28]
 8009c7e:	e005      	b.n	8009c8c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	2200      	movs	r2, #0
 8009c84:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	2200      	movs	r2, #0
 8009c8a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	2200      	movs	r2, #0
 8009c90:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009c98:	b2db      	uxtb	r3, r3
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d106      	bne.n	8009cac <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	2200      	movs	r2, #0
 8009ca2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009ca6:	6878      	ldr	r0, [r7, #4]
 8009ca8:	f7fb fa3e 	bl	8005128 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	2202      	movs	r2, #2
 8009cb0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	681a      	ldr	r2, [r3, #0]
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009cc2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	685b      	ldr	r3, [r3, #4]
 8009cc8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	689b      	ldr	r3, [r3, #8]
 8009cd0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8009cd4:	431a      	orrs	r2, r3
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	68db      	ldr	r3, [r3, #12]
 8009cda:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009cde:	431a      	orrs	r2, r3
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	691b      	ldr	r3, [r3, #16]
 8009ce4:	f003 0302 	and.w	r3, r3, #2
 8009ce8:	431a      	orrs	r2, r3
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	695b      	ldr	r3, [r3, #20]
 8009cee:	f003 0301 	and.w	r3, r3, #1
 8009cf2:	431a      	orrs	r2, r3
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	699b      	ldr	r3, [r3, #24]
 8009cf8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009cfc:	431a      	orrs	r2, r3
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	69db      	ldr	r3, [r3, #28]
 8009d02:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009d06:	431a      	orrs	r2, r3
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	6a1b      	ldr	r3, [r3, #32]
 8009d0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009d10:	ea42 0103 	orr.w	r1, r2, r3
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009d18:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	430a      	orrs	r2, r1
 8009d22:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	699b      	ldr	r3, [r3, #24]
 8009d28:	0c1b      	lsrs	r3, r3, #16
 8009d2a:	f003 0104 	and.w	r1, r3, #4
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d32:	f003 0210 	and.w	r2, r3, #16
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	430a      	orrs	r2, r1
 8009d3c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	69da      	ldr	r2, [r3, #28]
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009d4c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	2200      	movs	r2, #0
 8009d52:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	2201      	movs	r2, #1
 8009d58:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8009d5c:	2300      	movs	r3, #0
}
 8009d5e:	4618      	mov	r0, r3
 8009d60:	3708      	adds	r7, #8
 8009d62:	46bd      	mov	sp, r7
 8009d64:	bd80      	pop	{r7, pc}

08009d66 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009d66:	b580      	push	{r7, lr}
 8009d68:	b088      	sub	sp, #32
 8009d6a:	af00      	add	r7, sp, #0
 8009d6c:	60f8      	str	r0, [r7, #12]
 8009d6e:	60b9      	str	r1, [r7, #8]
 8009d70:	603b      	str	r3, [r7, #0]
 8009d72:	4613      	mov	r3, r2
 8009d74:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009d76:	2300      	movs	r3, #0
 8009d78:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009d80:	2b01      	cmp	r3, #1
 8009d82:	d101      	bne.n	8009d88 <HAL_SPI_Transmit+0x22>
 8009d84:	2302      	movs	r3, #2
 8009d86:	e126      	b.n	8009fd6 <HAL_SPI_Transmit+0x270>
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	2201      	movs	r2, #1
 8009d8c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009d90:	f7fb fd1c 	bl	80057cc <HAL_GetTick>
 8009d94:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8009d96:	88fb      	ldrh	r3, [r7, #6]
 8009d98:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009da0:	b2db      	uxtb	r3, r3
 8009da2:	2b01      	cmp	r3, #1
 8009da4:	d002      	beq.n	8009dac <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8009da6:	2302      	movs	r3, #2
 8009da8:	77fb      	strb	r3, [r7, #31]
    goto error;
 8009daa:	e10b      	b.n	8009fc4 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8009dac:	68bb      	ldr	r3, [r7, #8]
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d002      	beq.n	8009db8 <HAL_SPI_Transmit+0x52>
 8009db2:	88fb      	ldrh	r3, [r7, #6]
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d102      	bne.n	8009dbe <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8009db8:	2301      	movs	r3, #1
 8009dba:	77fb      	strb	r3, [r7, #31]
    goto error;
 8009dbc:	e102      	b.n	8009fc4 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	2203      	movs	r2, #3
 8009dc2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	2200      	movs	r2, #0
 8009dca:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	68ba      	ldr	r2, [r7, #8]
 8009dd0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	88fa      	ldrh	r2, [r7, #6]
 8009dd6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	88fa      	ldrh	r2, [r7, #6]
 8009ddc:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	2200      	movs	r2, #0
 8009de2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	2200      	movs	r2, #0
 8009de8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	2200      	movs	r2, #0
 8009dee:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	2200      	movs	r2, #0
 8009df4:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	2200      	movs	r2, #0
 8009dfa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	689b      	ldr	r3, [r3, #8]
 8009e00:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009e04:	d10f      	bne.n	8009e26 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	681a      	ldr	r2, [r3, #0]
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009e14:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	681a      	ldr	r2, [r3, #0]
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009e24:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009e30:	2b40      	cmp	r3, #64	; 0x40
 8009e32:	d007      	beq.n	8009e44 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	681a      	ldr	r2, [r3, #0]
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009e42:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	68db      	ldr	r3, [r3, #12]
 8009e48:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009e4c:	d14b      	bne.n	8009ee6 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	685b      	ldr	r3, [r3, #4]
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d002      	beq.n	8009e5c <HAL_SPI_Transmit+0xf6>
 8009e56:	8afb      	ldrh	r3, [r7, #22]
 8009e58:	2b01      	cmp	r3, #1
 8009e5a:	d13e      	bne.n	8009eda <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e60:	881a      	ldrh	r2, [r3, #0]
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e6c:	1c9a      	adds	r2, r3, #2
 8009e6e:	68fb      	ldr	r3, [r7, #12]
 8009e70:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009e76:	b29b      	uxth	r3, r3
 8009e78:	3b01      	subs	r3, #1
 8009e7a:	b29a      	uxth	r2, r3
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8009e80:	e02b      	b.n	8009eda <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009e82:	68fb      	ldr	r3, [r7, #12]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	689b      	ldr	r3, [r3, #8]
 8009e88:	f003 0302 	and.w	r3, r3, #2
 8009e8c:	2b02      	cmp	r3, #2
 8009e8e:	d112      	bne.n	8009eb6 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e94:	881a      	ldrh	r2, [r3, #0]
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ea0:	1c9a      	adds	r2, r3, #2
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009eaa:	b29b      	uxth	r3, r3
 8009eac:	3b01      	subs	r3, #1
 8009eae:	b29a      	uxth	r2, r3
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	86da      	strh	r2, [r3, #54]	; 0x36
 8009eb4:	e011      	b.n	8009eda <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009eb6:	f7fb fc89 	bl	80057cc <HAL_GetTick>
 8009eba:	4602      	mov	r2, r0
 8009ebc:	69bb      	ldr	r3, [r7, #24]
 8009ebe:	1ad3      	subs	r3, r2, r3
 8009ec0:	683a      	ldr	r2, [r7, #0]
 8009ec2:	429a      	cmp	r2, r3
 8009ec4:	d803      	bhi.n	8009ece <HAL_SPI_Transmit+0x168>
 8009ec6:	683b      	ldr	r3, [r7, #0]
 8009ec8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ecc:	d102      	bne.n	8009ed4 <HAL_SPI_Transmit+0x16e>
 8009ece:	683b      	ldr	r3, [r7, #0]
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d102      	bne.n	8009eda <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8009ed4:	2303      	movs	r3, #3
 8009ed6:	77fb      	strb	r3, [r7, #31]
          goto error;
 8009ed8:	e074      	b.n	8009fc4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009ede:	b29b      	uxth	r3, r3
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d1ce      	bne.n	8009e82 <HAL_SPI_Transmit+0x11c>
 8009ee4:	e04c      	b.n	8009f80 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	685b      	ldr	r3, [r3, #4]
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d002      	beq.n	8009ef4 <HAL_SPI_Transmit+0x18e>
 8009eee:	8afb      	ldrh	r3, [r7, #22]
 8009ef0:	2b01      	cmp	r3, #1
 8009ef2:	d140      	bne.n	8009f76 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	330c      	adds	r3, #12
 8009efe:	7812      	ldrb	r2, [r2, #0]
 8009f00:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f06:	1c5a      	adds	r2, r3, #1
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009f10:	b29b      	uxth	r3, r3
 8009f12:	3b01      	subs	r3, #1
 8009f14:	b29a      	uxth	r2, r3
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8009f1a:	e02c      	b.n	8009f76 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	689b      	ldr	r3, [r3, #8]
 8009f22:	f003 0302 	and.w	r3, r3, #2
 8009f26:	2b02      	cmp	r3, #2
 8009f28:	d113      	bne.n	8009f52 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	330c      	adds	r3, #12
 8009f34:	7812      	ldrb	r2, [r2, #0]
 8009f36:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f3c:	1c5a      	adds	r2, r3, #1
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009f46:	b29b      	uxth	r3, r3
 8009f48:	3b01      	subs	r3, #1
 8009f4a:	b29a      	uxth	r2, r3
 8009f4c:	68fb      	ldr	r3, [r7, #12]
 8009f4e:	86da      	strh	r2, [r3, #54]	; 0x36
 8009f50:	e011      	b.n	8009f76 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009f52:	f7fb fc3b 	bl	80057cc <HAL_GetTick>
 8009f56:	4602      	mov	r2, r0
 8009f58:	69bb      	ldr	r3, [r7, #24]
 8009f5a:	1ad3      	subs	r3, r2, r3
 8009f5c:	683a      	ldr	r2, [r7, #0]
 8009f5e:	429a      	cmp	r2, r3
 8009f60:	d803      	bhi.n	8009f6a <HAL_SPI_Transmit+0x204>
 8009f62:	683b      	ldr	r3, [r7, #0]
 8009f64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f68:	d102      	bne.n	8009f70 <HAL_SPI_Transmit+0x20a>
 8009f6a:	683b      	ldr	r3, [r7, #0]
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d102      	bne.n	8009f76 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8009f70:	2303      	movs	r3, #3
 8009f72:	77fb      	strb	r3, [r7, #31]
          goto error;
 8009f74:	e026      	b.n	8009fc4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8009f76:	68fb      	ldr	r3, [r7, #12]
 8009f78:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009f7a:	b29b      	uxth	r3, r3
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d1cd      	bne.n	8009f1c <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009f80:	69ba      	ldr	r2, [r7, #24]
 8009f82:	6839      	ldr	r1, [r7, #0]
 8009f84:	68f8      	ldr	r0, [r7, #12]
 8009f86:	f000 fdcd 	bl	800ab24 <SPI_EndRxTxTransaction>
 8009f8a:	4603      	mov	r3, r0
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d002      	beq.n	8009f96 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	2220      	movs	r2, #32
 8009f94:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009f96:	68fb      	ldr	r3, [r7, #12]
 8009f98:	689b      	ldr	r3, [r3, #8]
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d10a      	bne.n	8009fb4 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009f9e:	2300      	movs	r3, #0
 8009fa0:	613b      	str	r3, [r7, #16]
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	68db      	ldr	r3, [r3, #12]
 8009fa8:	613b      	str	r3, [r7, #16]
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	689b      	ldr	r3, [r3, #8]
 8009fb0:	613b      	str	r3, [r7, #16]
 8009fb2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d002      	beq.n	8009fc2 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8009fbc:	2301      	movs	r3, #1
 8009fbe:	77fb      	strb	r3, [r7, #31]
 8009fc0:	e000      	b.n	8009fc4 <HAL_SPI_Transmit+0x25e>
  }

error:
 8009fc2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	2201      	movs	r2, #1
 8009fc8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	2200      	movs	r2, #0
 8009fd0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8009fd4:	7ffb      	ldrb	r3, [r7, #31]
}
 8009fd6:	4618      	mov	r0, r3
 8009fd8:	3720      	adds	r7, #32
 8009fda:	46bd      	mov	sp, r7
 8009fdc:	bd80      	pop	{r7, pc}

08009fde <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009fde:	b580      	push	{r7, lr}
 8009fe0:	b088      	sub	sp, #32
 8009fe2:	af02      	add	r7, sp, #8
 8009fe4:	60f8      	str	r0, [r7, #12]
 8009fe6:	60b9      	str	r1, [r7, #8]
 8009fe8:	603b      	str	r3, [r7, #0]
 8009fea:	4613      	mov	r3, r2
 8009fec:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009fee:	2300      	movs	r3, #0
 8009ff0:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	685b      	ldr	r3, [r3, #4]
 8009ff6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009ffa:	d112      	bne.n	800a022 <HAL_SPI_Receive+0x44>
 8009ffc:	68fb      	ldr	r3, [r7, #12]
 8009ffe:	689b      	ldr	r3, [r3, #8]
 800a000:	2b00      	cmp	r3, #0
 800a002:	d10e      	bne.n	800a022 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	2204      	movs	r2, #4
 800a008:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800a00c:	88fa      	ldrh	r2, [r7, #6]
 800a00e:	683b      	ldr	r3, [r7, #0]
 800a010:	9300      	str	r3, [sp, #0]
 800a012:	4613      	mov	r3, r2
 800a014:	68ba      	ldr	r2, [r7, #8]
 800a016:	68b9      	ldr	r1, [r7, #8]
 800a018:	68f8      	ldr	r0, [r7, #12]
 800a01a:	f000 f8f1 	bl	800a200 <HAL_SPI_TransmitReceive>
 800a01e:	4603      	mov	r3, r0
 800a020:	e0ea      	b.n	800a1f8 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a028:	2b01      	cmp	r3, #1
 800a02a:	d101      	bne.n	800a030 <HAL_SPI_Receive+0x52>
 800a02c:	2302      	movs	r3, #2
 800a02e:	e0e3      	b.n	800a1f8 <HAL_SPI_Receive+0x21a>
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	2201      	movs	r2, #1
 800a034:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a038:	f7fb fbc8 	bl	80057cc <HAL_GetTick>
 800a03c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a044:	b2db      	uxtb	r3, r3
 800a046:	2b01      	cmp	r3, #1
 800a048:	d002      	beq.n	800a050 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800a04a:	2302      	movs	r3, #2
 800a04c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800a04e:	e0ca      	b.n	800a1e6 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 800a050:	68bb      	ldr	r3, [r7, #8]
 800a052:	2b00      	cmp	r3, #0
 800a054:	d002      	beq.n	800a05c <HAL_SPI_Receive+0x7e>
 800a056:	88fb      	ldrh	r3, [r7, #6]
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d102      	bne.n	800a062 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800a05c:	2301      	movs	r3, #1
 800a05e:	75fb      	strb	r3, [r7, #23]
    goto error;
 800a060:	e0c1      	b.n	800a1e6 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	2204      	movs	r2, #4
 800a066:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	2200      	movs	r2, #0
 800a06e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	68ba      	ldr	r2, [r7, #8]
 800a074:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	88fa      	ldrh	r2, [r7, #6]
 800a07a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800a07c:	68fb      	ldr	r3, [r7, #12]
 800a07e:	88fa      	ldrh	r2, [r7, #6]
 800a080:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	2200      	movs	r2, #0
 800a086:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	2200      	movs	r2, #0
 800a08c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	2200      	movs	r2, #0
 800a092:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	2200      	movs	r2, #0
 800a098:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	2200      	movs	r2, #0
 800a09e:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	689b      	ldr	r3, [r3, #8]
 800a0a4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a0a8:	d10f      	bne.n	800a0ca <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	681a      	ldr	r2, [r3, #0]
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a0b8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	681a      	ldr	r2, [r3, #0]
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800a0c8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a0d4:	2b40      	cmp	r3, #64	; 0x40
 800a0d6:	d007      	beq.n	800a0e8 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	681a      	ldr	r2, [r3, #0]
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a0e6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	68db      	ldr	r3, [r3, #12]
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d162      	bne.n	800a1b6 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800a0f0:	e02e      	b.n	800a150 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	689b      	ldr	r3, [r3, #8]
 800a0f8:	f003 0301 	and.w	r3, r3, #1
 800a0fc:	2b01      	cmp	r3, #1
 800a0fe:	d115      	bne.n	800a12c <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	f103 020c 	add.w	r2, r3, #12
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a10c:	7812      	ldrb	r2, [r2, #0]
 800a10e:	b2d2      	uxtb	r2, r2
 800a110:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a116:	1c5a      	adds	r2, r3, #1
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a120:	b29b      	uxth	r3, r3
 800a122:	3b01      	subs	r3, #1
 800a124:	b29a      	uxth	r2, r3
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	87da      	strh	r2, [r3, #62]	; 0x3e
 800a12a:	e011      	b.n	800a150 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a12c:	f7fb fb4e 	bl	80057cc <HAL_GetTick>
 800a130:	4602      	mov	r2, r0
 800a132:	693b      	ldr	r3, [r7, #16]
 800a134:	1ad3      	subs	r3, r2, r3
 800a136:	683a      	ldr	r2, [r7, #0]
 800a138:	429a      	cmp	r2, r3
 800a13a:	d803      	bhi.n	800a144 <HAL_SPI_Receive+0x166>
 800a13c:	683b      	ldr	r3, [r7, #0]
 800a13e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a142:	d102      	bne.n	800a14a <HAL_SPI_Receive+0x16c>
 800a144:	683b      	ldr	r3, [r7, #0]
 800a146:	2b00      	cmp	r3, #0
 800a148:	d102      	bne.n	800a150 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 800a14a:	2303      	movs	r3, #3
 800a14c:	75fb      	strb	r3, [r7, #23]
          goto error;
 800a14e:	e04a      	b.n	800a1e6 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a154:	b29b      	uxth	r3, r3
 800a156:	2b00      	cmp	r3, #0
 800a158:	d1cb      	bne.n	800a0f2 <HAL_SPI_Receive+0x114>
 800a15a:	e031      	b.n	800a1c0 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	689b      	ldr	r3, [r3, #8]
 800a162:	f003 0301 	and.w	r3, r3, #1
 800a166:	2b01      	cmp	r3, #1
 800a168:	d113      	bne.n	800a192 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	68da      	ldr	r2, [r3, #12]
 800a170:	68fb      	ldr	r3, [r7, #12]
 800a172:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a174:	b292      	uxth	r2, r2
 800a176:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a178:	68fb      	ldr	r3, [r7, #12]
 800a17a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a17c:	1c9a      	adds	r2, r3, #2
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800a182:	68fb      	ldr	r3, [r7, #12]
 800a184:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a186:	b29b      	uxth	r3, r3
 800a188:	3b01      	subs	r3, #1
 800a18a:	b29a      	uxth	r2, r3
 800a18c:	68fb      	ldr	r3, [r7, #12]
 800a18e:	87da      	strh	r2, [r3, #62]	; 0x3e
 800a190:	e011      	b.n	800a1b6 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a192:	f7fb fb1b 	bl	80057cc <HAL_GetTick>
 800a196:	4602      	mov	r2, r0
 800a198:	693b      	ldr	r3, [r7, #16]
 800a19a:	1ad3      	subs	r3, r2, r3
 800a19c:	683a      	ldr	r2, [r7, #0]
 800a19e:	429a      	cmp	r2, r3
 800a1a0:	d803      	bhi.n	800a1aa <HAL_SPI_Receive+0x1cc>
 800a1a2:	683b      	ldr	r3, [r7, #0]
 800a1a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1a8:	d102      	bne.n	800a1b0 <HAL_SPI_Receive+0x1d2>
 800a1aa:	683b      	ldr	r3, [r7, #0]
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d102      	bne.n	800a1b6 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 800a1b0:	2303      	movs	r3, #3
 800a1b2:	75fb      	strb	r3, [r7, #23]
          goto error;
 800a1b4:	e017      	b.n	800a1e6 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a1ba:	b29b      	uxth	r3, r3
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	d1cd      	bne.n	800a15c <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a1c0:	693a      	ldr	r2, [r7, #16]
 800a1c2:	6839      	ldr	r1, [r7, #0]
 800a1c4:	68f8      	ldr	r0, [r7, #12]
 800a1c6:	f000 fc47 	bl	800aa58 <SPI_EndRxTransaction>
 800a1ca:	4603      	mov	r3, r0
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	d002      	beq.n	800a1d6 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	2220      	movs	r2, #32
 800a1d4:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d002      	beq.n	800a1e4 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 800a1de:	2301      	movs	r3, #1
 800a1e0:	75fb      	strb	r3, [r7, #23]
 800a1e2:	e000      	b.n	800a1e6 <HAL_SPI_Receive+0x208>
  }

error :
 800a1e4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	2201      	movs	r2, #1
 800a1ea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800a1ee:	68fb      	ldr	r3, [r7, #12]
 800a1f0:	2200      	movs	r2, #0
 800a1f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800a1f6:	7dfb      	ldrb	r3, [r7, #23]
}
 800a1f8:	4618      	mov	r0, r3
 800a1fa:	3718      	adds	r7, #24
 800a1fc:	46bd      	mov	sp, r7
 800a1fe:	bd80      	pop	{r7, pc}

0800a200 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800a200:	b580      	push	{r7, lr}
 800a202:	b08c      	sub	sp, #48	; 0x30
 800a204:	af00      	add	r7, sp, #0
 800a206:	60f8      	str	r0, [r7, #12]
 800a208:	60b9      	str	r1, [r7, #8]
 800a20a:	607a      	str	r2, [r7, #4]
 800a20c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800a20e:	2301      	movs	r3, #1
 800a210:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800a212:	2300      	movs	r3, #0
 800a214:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a21e:	2b01      	cmp	r3, #1
 800a220:	d101      	bne.n	800a226 <HAL_SPI_TransmitReceive+0x26>
 800a222:	2302      	movs	r3, #2
 800a224:	e18a      	b.n	800a53c <HAL_SPI_TransmitReceive+0x33c>
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	2201      	movs	r2, #1
 800a22a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a22e:	f7fb facd 	bl	80057cc <HAL_GetTick>
 800a232:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a23a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	685b      	ldr	r3, [r3, #4]
 800a242:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800a244:	887b      	ldrh	r3, [r7, #2]
 800a246:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800a248:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a24c:	2b01      	cmp	r3, #1
 800a24e:	d00f      	beq.n	800a270 <HAL_SPI_TransmitReceive+0x70>
 800a250:	69fb      	ldr	r3, [r7, #28]
 800a252:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a256:	d107      	bne.n	800a268 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	689b      	ldr	r3, [r3, #8]
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d103      	bne.n	800a268 <HAL_SPI_TransmitReceive+0x68>
 800a260:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a264:	2b04      	cmp	r3, #4
 800a266:	d003      	beq.n	800a270 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800a268:	2302      	movs	r3, #2
 800a26a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800a26e:	e15b      	b.n	800a528 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800a270:	68bb      	ldr	r3, [r7, #8]
 800a272:	2b00      	cmp	r3, #0
 800a274:	d005      	beq.n	800a282 <HAL_SPI_TransmitReceive+0x82>
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	2b00      	cmp	r3, #0
 800a27a:	d002      	beq.n	800a282 <HAL_SPI_TransmitReceive+0x82>
 800a27c:	887b      	ldrh	r3, [r7, #2]
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d103      	bne.n	800a28a <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800a282:	2301      	movs	r3, #1
 800a284:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800a288:	e14e      	b.n	800a528 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a290:	b2db      	uxtb	r3, r3
 800a292:	2b04      	cmp	r3, #4
 800a294:	d003      	beq.n	800a29e <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800a296:	68fb      	ldr	r3, [r7, #12]
 800a298:	2205      	movs	r2, #5
 800a29a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	2200      	movs	r2, #0
 800a2a2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	687a      	ldr	r2, [r7, #4]
 800a2a8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	887a      	ldrh	r2, [r7, #2]
 800a2ae:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800a2b0:	68fb      	ldr	r3, [r7, #12]
 800a2b2:	887a      	ldrh	r2, [r7, #2]
 800a2b4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	68ba      	ldr	r2, [r7, #8]
 800a2ba:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800a2bc:	68fb      	ldr	r3, [r7, #12]
 800a2be:	887a      	ldrh	r2, [r7, #2]
 800a2c0:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800a2c2:	68fb      	ldr	r3, [r7, #12]
 800a2c4:	887a      	ldrh	r2, [r7, #2]
 800a2c6:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	2200      	movs	r2, #0
 800a2cc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800a2ce:	68fb      	ldr	r3, [r7, #12]
 800a2d0:	2200      	movs	r2, #0
 800a2d2:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a2de:	2b40      	cmp	r3, #64	; 0x40
 800a2e0:	d007      	beq.n	800a2f2 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	681a      	ldr	r2, [r3, #0]
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a2f0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	68db      	ldr	r3, [r3, #12]
 800a2f6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a2fa:	d178      	bne.n	800a3ee <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	685b      	ldr	r3, [r3, #4]
 800a300:	2b00      	cmp	r3, #0
 800a302:	d002      	beq.n	800a30a <HAL_SPI_TransmitReceive+0x10a>
 800a304:	8b7b      	ldrh	r3, [r7, #26]
 800a306:	2b01      	cmp	r3, #1
 800a308:	d166      	bne.n	800a3d8 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a30e:	881a      	ldrh	r2, [r3, #0]
 800a310:	68fb      	ldr	r3, [r7, #12]
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a31a:	1c9a      	adds	r2, r3, #2
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a324:	b29b      	uxth	r3, r3
 800a326:	3b01      	subs	r3, #1
 800a328:	b29a      	uxth	r2, r3
 800a32a:	68fb      	ldr	r3, [r7, #12]
 800a32c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a32e:	e053      	b.n	800a3d8 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a330:	68fb      	ldr	r3, [r7, #12]
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	689b      	ldr	r3, [r3, #8]
 800a336:	f003 0302 	and.w	r3, r3, #2
 800a33a:	2b02      	cmp	r3, #2
 800a33c:	d11b      	bne.n	800a376 <HAL_SPI_TransmitReceive+0x176>
 800a33e:	68fb      	ldr	r3, [r7, #12]
 800a340:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a342:	b29b      	uxth	r3, r3
 800a344:	2b00      	cmp	r3, #0
 800a346:	d016      	beq.n	800a376 <HAL_SPI_TransmitReceive+0x176>
 800a348:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a34a:	2b01      	cmp	r3, #1
 800a34c:	d113      	bne.n	800a376 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a352:	881a      	ldrh	r2, [r3, #0]
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a35a:	68fb      	ldr	r3, [r7, #12]
 800a35c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a35e:	1c9a      	adds	r2, r3, #2
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a368:	b29b      	uxth	r3, r3
 800a36a:	3b01      	subs	r3, #1
 800a36c:	b29a      	uxth	r2, r3
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a372:	2300      	movs	r3, #0
 800a374:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a376:	68fb      	ldr	r3, [r7, #12]
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	689b      	ldr	r3, [r3, #8]
 800a37c:	f003 0301 	and.w	r3, r3, #1
 800a380:	2b01      	cmp	r3, #1
 800a382:	d119      	bne.n	800a3b8 <HAL_SPI_TransmitReceive+0x1b8>
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a388:	b29b      	uxth	r3, r3
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d014      	beq.n	800a3b8 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	68da      	ldr	r2, [r3, #12]
 800a394:	68fb      	ldr	r3, [r7, #12]
 800a396:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a398:	b292      	uxth	r2, r2
 800a39a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a39c:	68fb      	ldr	r3, [r7, #12]
 800a39e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3a0:	1c9a      	adds	r2, r3, #2
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a3aa:	b29b      	uxth	r3, r3
 800a3ac:	3b01      	subs	r3, #1
 800a3ae:	b29a      	uxth	r2, r3
 800a3b0:	68fb      	ldr	r3, [r7, #12]
 800a3b2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a3b4:	2301      	movs	r3, #1
 800a3b6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800a3b8:	f7fb fa08 	bl	80057cc <HAL_GetTick>
 800a3bc:	4602      	mov	r2, r0
 800a3be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3c0:	1ad3      	subs	r3, r2, r3
 800a3c2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a3c4:	429a      	cmp	r2, r3
 800a3c6:	d807      	bhi.n	800a3d8 <HAL_SPI_TransmitReceive+0x1d8>
 800a3c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3ce:	d003      	beq.n	800a3d8 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800a3d0:	2303      	movs	r3, #3
 800a3d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800a3d6:	e0a7      	b.n	800a528 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a3dc:	b29b      	uxth	r3, r3
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d1a6      	bne.n	800a330 <HAL_SPI_TransmitReceive+0x130>
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a3e6:	b29b      	uxth	r3, r3
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d1a1      	bne.n	800a330 <HAL_SPI_TransmitReceive+0x130>
 800a3ec:	e07c      	b.n	800a4e8 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	685b      	ldr	r3, [r3, #4]
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	d002      	beq.n	800a3fc <HAL_SPI_TransmitReceive+0x1fc>
 800a3f6:	8b7b      	ldrh	r3, [r7, #26]
 800a3f8:	2b01      	cmp	r3, #1
 800a3fa:	d16b      	bne.n	800a4d4 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a3fc:	68fb      	ldr	r3, [r7, #12]
 800a3fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	330c      	adds	r3, #12
 800a406:	7812      	ldrb	r2, [r2, #0]
 800a408:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a40e:	1c5a      	adds	r2, r3, #1
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a418:	b29b      	uxth	r3, r3
 800a41a:	3b01      	subs	r3, #1
 800a41c:	b29a      	uxth	r2, r3
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a422:	e057      	b.n	800a4d4 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a424:	68fb      	ldr	r3, [r7, #12]
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	689b      	ldr	r3, [r3, #8]
 800a42a:	f003 0302 	and.w	r3, r3, #2
 800a42e:	2b02      	cmp	r3, #2
 800a430:	d11c      	bne.n	800a46c <HAL_SPI_TransmitReceive+0x26c>
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a436:	b29b      	uxth	r3, r3
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d017      	beq.n	800a46c <HAL_SPI_TransmitReceive+0x26c>
 800a43c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a43e:	2b01      	cmp	r3, #1
 800a440:	d114      	bne.n	800a46c <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	330c      	adds	r3, #12
 800a44c:	7812      	ldrb	r2, [r2, #0]
 800a44e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a454:	1c5a      	adds	r2, r3, #1
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a45e:	b29b      	uxth	r3, r3
 800a460:	3b01      	subs	r3, #1
 800a462:	b29a      	uxth	r2, r3
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a468:	2300      	movs	r3, #0
 800a46a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	689b      	ldr	r3, [r3, #8]
 800a472:	f003 0301 	and.w	r3, r3, #1
 800a476:	2b01      	cmp	r3, #1
 800a478:	d119      	bne.n	800a4ae <HAL_SPI_TransmitReceive+0x2ae>
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a47e:	b29b      	uxth	r3, r3
 800a480:	2b00      	cmp	r3, #0
 800a482:	d014      	beq.n	800a4ae <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	68da      	ldr	r2, [r3, #12]
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a48e:	b2d2      	uxtb	r2, r2
 800a490:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800a492:	68fb      	ldr	r3, [r7, #12]
 800a494:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a496:	1c5a      	adds	r2, r3, #1
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a4a0:	b29b      	uxth	r3, r3
 800a4a2:	3b01      	subs	r3, #1
 800a4a4:	b29a      	uxth	r2, r3
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a4aa:	2301      	movs	r3, #1
 800a4ac:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800a4ae:	f7fb f98d 	bl	80057cc <HAL_GetTick>
 800a4b2:	4602      	mov	r2, r0
 800a4b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4b6:	1ad3      	subs	r3, r2, r3
 800a4b8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a4ba:	429a      	cmp	r2, r3
 800a4bc:	d803      	bhi.n	800a4c6 <HAL_SPI_TransmitReceive+0x2c6>
 800a4be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a4c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4c4:	d102      	bne.n	800a4cc <HAL_SPI_TransmitReceive+0x2cc>
 800a4c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	d103      	bne.n	800a4d4 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800a4cc:	2303      	movs	r3, #3
 800a4ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800a4d2:	e029      	b.n	800a528 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a4d8:	b29b      	uxth	r3, r3
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d1a2      	bne.n	800a424 <HAL_SPI_TransmitReceive+0x224>
 800a4de:	68fb      	ldr	r3, [r7, #12]
 800a4e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a4e2:	b29b      	uxth	r3, r3
 800a4e4:	2b00      	cmp	r3, #0
 800a4e6:	d19d      	bne.n	800a424 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a4e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a4ea:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800a4ec:	68f8      	ldr	r0, [r7, #12]
 800a4ee:	f000 fb19 	bl	800ab24 <SPI_EndRxTxTransaction>
 800a4f2:	4603      	mov	r3, r0
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	d006      	beq.n	800a506 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800a4f8:	2301      	movs	r3, #1
 800a4fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	2220      	movs	r2, #32
 800a502:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800a504:	e010      	b.n	800a528 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a506:	68fb      	ldr	r3, [r7, #12]
 800a508:	689b      	ldr	r3, [r3, #8]
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d10b      	bne.n	800a526 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a50e:	2300      	movs	r3, #0
 800a510:	617b      	str	r3, [r7, #20]
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	68db      	ldr	r3, [r3, #12]
 800a518:	617b      	str	r3, [r7, #20]
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	689b      	ldr	r3, [r3, #8]
 800a520:	617b      	str	r3, [r7, #20]
 800a522:	697b      	ldr	r3, [r7, #20]
 800a524:	e000      	b.n	800a528 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800a526:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800a528:	68fb      	ldr	r3, [r7, #12]
 800a52a:	2201      	movs	r2, #1
 800a52c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	2200      	movs	r2, #0
 800a534:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800a538:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800a53c:	4618      	mov	r0, r3
 800a53e:	3730      	adds	r7, #48	; 0x30
 800a540:	46bd      	mov	sp, r7
 800a542:	bd80      	pop	{r7, pc}

0800a544 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 800a544:	b580      	push	{r7, lr}
 800a546:	b086      	sub	sp, #24
 800a548:	af00      	add	r7, sp, #0
 800a54a:	60f8      	str	r0, [r7, #12]
 800a54c:	60b9      	str	r1, [r7, #8]
 800a54e:	607a      	str	r2, [r7, #4]
 800a550:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800a552:	2300      	movs	r3, #0
 800a554:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 800a556:	68fb      	ldr	r3, [r7, #12]
 800a558:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a55c:	2b01      	cmp	r3, #1
 800a55e:	d101      	bne.n	800a564 <HAL_SPI_TransmitReceive_DMA+0x20>
 800a560:	2302      	movs	r3, #2
 800a562:	e0e3      	b.n	800a72c <HAL_SPI_TransmitReceive_DMA+0x1e8>
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	2201      	movs	r2, #1
 800a568:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a572:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 800a574:	68fb      	ldr	r3, [r7, #12]
 800a576:	685b      	ldr	r3, [r3, #4]
 800a578:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 800a57a:	7dbb      	ldrb	r3, [r7, #22]
 800a57c:	2b01      	cmp	r3, #1
 800a57e:	d00d      	beq.n	800a59c <HAL_SPI_TransmitReceive_DMA+0x58>
 800a580:	693b      	ldr	r3, [r7, #16]
 800a582:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a586:	d106      	bne.n	800a596 <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800a588:	68fb      	ldr	r3, [r7, #12]
 800a58a:	689b      	ldr	r3, [r3, #8]
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	d102      	bne.n	800a596 <HAL_SPI_TransmitReceive_DMA+0x52>
 800a590:	7dbb      	ldrb	r3, [r7, #22]
 800a592:	2b04      	cmp	r3, #4
 800a594:	d002      	beq.n	800a59c <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 800a596:	2302      	movs	r3, #2
 800a598:	75fb      	strb	r3, [r7, #23]
    goto error;
 800a59a:	e0c2      	b.n	800a722 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800a59c:	68bb      	ldr	r3, [r7, #8]
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d005      	beq.n	800a5ae <HAL_SPI_TransmitReceive_DMA+0x6a>
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	d002      	beq.n	800a5ae <HAL_SPI_TransmitReceive_DMA+0x6a>
 800a5a8:	887b      	ldrh	r3, [r7, #2]
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d102      	bne.n	800a5b4 <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 800a5ae:	2301      	movs	r3, #1
 800a5b0:	75fb      	strb	r3, [r7, #23]
    goto error;
 800a5b2:	e0b6      	b.n	800a722 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a5ba:	b2db      	uxtb	r3, r3
 800a5bc:	2b04      	cmp	r3, #4
 800a5be:	d003      	beq.n	800a5c8 <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	2205      	movs	r2, #5
 800a5c4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	2200      	movs	r2, #0
 800a5cc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	68ba      	ldr	r2, [r7, #8]
 800a5d2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800a5d4:	68fb      	ldr	r3, [r7, #12]
 800a5d6:	887a      	ldrh	r2, [r7, #2]
 800a5d8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	887a      	ldrh	r2, [r7, #2]
 800a5de:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800a5e0:	68fb      	ldr	r3, [r7, #12]
 800a5e2:	687a      	ldr	r2, [r7, #4]
 800a5e4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800a5e6:	68fb      	ldr	r3, [r7, #12]
 800a5e8:	887a      	ldrh	r2, [r7, #2]
 800a5ea:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	887a      	ldrh	r2, [r7, #2]
 800a5f0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	2200      	movs	r2, #0
 800a5f6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	2200      	movs	r2, #0
 800a5fc:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a604:	b2db      	uxtb	r3, r3
 800a606:	2b04      	cmp	r3, #4
 800a608:	d108      	bne.n	800a61c <HAL_SPI_TransmitReceive_DMA+0xd8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a60e:	4a49      	ldr	r2, [pc, #292]	; (800a734 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 800a610:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a616:	4a48      	ldr	r2, [pc, #288]	; (800a738 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 800a618:	63da      	str	r2, [r3, #60]	; 0x3c
 800a61a:	e007      	b.n	800a62c <HAL_SPI_TransmitReceive_DMA+0xe8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a620:	4a46      	ldr	r2, [pc, #280]	; (800a73c <HAL_SPI_TransmitReceive_DMA+0x1f8>)
 800a622:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a628:	4a45      	ldr	r2, [pc, #276]	; (800a740 <HAL_SPI_TransmitReceive_DMA+0x1fc>)
 800a62a:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a630:	4a44      	ldr	r2, [pc, #272]	; (800a744 <HAL_SPI_TransmitReceive_DMA+0x200>)
 800a632:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a638:	2200      	movs	r2, #0
 800a63a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	330c      	adds	r3, #12
 800a646:	4619      	mov	r1, r3
 800a648:	68fb      	ldr	r3, [r7, #12]
 800a64a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a64c:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a652:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800a654:	f7fb fa7a 	bl	8005b4c <HAL_DMA_Start_IT>
 800a658:	4603      	mov	r3, r0
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d00c      	beq.n	800a678 <HAL_SPI_TransmitReceive_DMA+0x134>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a662:	f043 0210 	orr.w	r2, r3, #16
 800a666:	68fb      	ldr	r3, [r7, #12]
 800a668:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 800a66a:	2301      	movs	r3, #1
 800a66c:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	2201      	movs	r2, #1
 800a672:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 800a676:	e054      	b.n	800a722 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800a678:	68fb      	ldr	r3, [r7, #12]
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	685a      	ldr	r2, [r3, #4]
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	f042 0201 	orr.w	r2, r2, #1
 800a686:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a68c:	2200      	movs	r2, #0
 800a68e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 800a690:	68fb      	ldr	r3, [r7, #12]
 800a692:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a694:	2200      	movs	r2, #0
 800a696:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a69c:	2200      	movs	r2, #0
 800a69e:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 800a6a0:	68fb      	ldr	r3, [r7, #12]
 800a6a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a6a4:	2200      	movs	r2, #0
 800a6a6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	6c98      	ldr	r0, [r3, #72]	; 0x48
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6b0:	4619      	mov	r1, r3
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	330c      	adds	r3, #12
 800a6b8:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a6be:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800a6c0:	f7fb fa44 	bl	8005b4c <HAL_DMA_Start_IT>
 800a6c4:	4603      	mov	r3, r0
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	d00c      	beq.n	800a6e4 <HAL_SPI_TransmitReceive_DMA+0x1a0>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a6ce:	f043 0210 	orr.w	r2, r3, #16
 800a6d2:	68fb      	ldr	r3, [r7, #12]
 800a6d4:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 800a6d6:	2301      	movs	r3, #1
 800a6d8:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	2201      	movs	r2, #1
 800a6de:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 800a6e2:	e01e      	b.n	800a722 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	681b      	ldr	r3, [r3, #0]
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a6ee:	2b40      	cmp	r3, #64	; 0x40
 800a6f0:	d007      	beq.n	800a702 <HAL_SPI_TransmitReceive_DMA+0x1be>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	681a      	ldr	r2, [r3, #0]
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a700:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800a702:	68fb      	ldr	r3, [r7, #12]
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	685a      	ldr	r2, [r3, #4]
 800a708:	68fb      	ldr	r3, [r7, #12]
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	f042 0220 	orr.w	r2, r2, #32
 800a710:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	685a      	ldr	r2, [r3, #4]
 800a718:	68fb      	ldr	r3, [r7, #12]
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	f042 0202 	orr.w	r2, r2, #2
 800a720:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	2200      	movs	r2, #0
 800a726:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800a72a:	7dfb      	ldrb	r3, [r7, #23]
}
 800a72c:	4618      	mov	r0, r3
 800a72e:	3718      	adds	r7, #24
 800a730:	46bd      	mov	sp, r7
 800a732:	bd80      	pop	{r7, pc}
 800a734:	0800a8d1 	.word	0x0800a8d1
 800a738:	0800a799 	.word	0x0800a799
 800a73c:	0800a8ed 	.word	0x0800a8ed
 800a740:	0800a841 	.word	0x0800a841
 800a744:	0800a909 	.word	0x0800a909

0800a748 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800a748:	b480      	push	{r7}
 800a74a:	b083      	sub	sp, #12
 800a74c:	af00      	add	r7, sp, #0
 800a74e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800a750:	bf00      	nop
 800a752:	370c      	adds	r7, #12
 800a754:	46bd      	mov	sp, r7
 800a756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a75a:	4770      	bx	lr

0800a75c <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800a75c:	b480      	push	{r7}
 800a75e:	b083      	sub	sp, #12
 800a760:	af00      	add	r7, sp, #0
 800a762:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 800a764:	bf00      	nop
 800a766:	370c      	adds	r7, #12
 800a768:	46bd      	mov	sp, r7
 800a76a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a76e:	4770      	bx	lr

0800a770 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800a770:	b480      	push	{r7}
 800a772:	b083      	sub	sp, #12
 800a774:	af00      	add	r7, sp, #0
 800a776:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800a778:	bf00      	nop
 800a77a:	370c      	adds	r7, #12
 800a77c:	46bd      	mov	sp, r7
 800a77e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a782:	4770      	bx	lr

0800a784 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800a784:	b480      	push	{r7}
 800a786:	b083      	sub	sp, #12
 800a788:	af00      	add	r7, sp, #0
 800a78a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800a78c:	bf00      	nop
 800a78e:	370c      	adds	r7, #12
 800a790:	46bd      	mov	sp, r7
 800a792:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a796:	4770      	bx	lr

0800a798 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a798:	b580      	push	{r7, lr}
 800a79a:	b084      	sub	sp, #16
 800a79c:	af00      	add	r7, sp, #0
 800a79e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7a4:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a7a6:	f7fb f811 	bl	80057cc <HAL_GetTick>
 800a7aa:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	681b      	ldr	r3, [r3, #0]
 800a7b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a7b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a7ba:	d03b      	beq.n	800a834 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	685a      	ldr	r2, [r3, #4]
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	f022 0220 	bic.w	r2, r2, #32
 800a7ca:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800a7cc:	68fb      	ldr	r3, [r7, #12]
 800a7ce:	689b      	ldr	r3, [r3, #8]
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d10d      	bne.n	800a7f0 <SPI_DMAReceiveCplt+0x58>
 800a7d4:	68fb      	ldr	r3, [r7, #12]
 800a7d6:	685b      	ldr	r3, [r3, #4]
 800a7d8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a7dc:	d108      	bne.n	800a7f0 <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	685a      	ldr	r2, [r3, #4]
 800a7e4:	68fb      	ldr	r3, [r7, #12]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	f022 0203 	bic.w	r2, r2, #3
 800a7ec:	605a      	str	r2, [r3, #4]
 800a7ee:	e007      	b.n	800a800 <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800a7f0:	68fb      	ldr	r3, [r7, #12]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	685a      	ldr	r2, [r3, #4]
 800a7f6:	68fb      	ldr	r3, [r7, #12]
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	f022 0201 	bic.w	r2, r2, #1
 800a7fe:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800a800:	68ba      	ldr	r2, [r7, #8]
 800a802:	2164      	movs	r1, #100	; 0x64
 800a804:	68f8      	ldr	r0, [r7, #12]
 800a806:	f000 f927 	bl	800aa58 <SPI_EndRxTransaction>
 800a80a:	4603      	mov	r3, r0
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d002      	beq.n	800a816 <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	2220      	movs	r2, #32
 800a814:	655a      	str	r2, [r3, #84]	; 0x54
    }

    hspi->RxXferCount = 0U;
 800a816:	68fb      	ldr	r3, [r7, #12]
 800a818:	2200      	movs	r2, #0
 800a81a:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800a81c:	68fb      	ldr	r3, [r7, #12]
 800a81e:	2201      	movs	r2, #1
 800a820:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a824:	68fb      	ldr	r3, [r7, #12]
 800a826:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d003      	beq.n	800a834 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800a82c:	68f8      	ldr	r0, [r7, #12]
 800a82e:	f7ff ffa9 	bl	800a784 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800a832:	e002      	b.n	800a83a <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 800a834:	68f8      	ldr	r0, [r7, #12]
 800a836:	f7ff ff87 	bl	800a748 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a83a:	3710      	adds	r7, #16
 800a83c:	46bd      	mov	sp, r7
 800a83e:	bd80      	pop	{r7, pc}

0800a840 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a840:	b580      	push	{r7, lr}
 800a842:	b084      	sub	sp, #16
 800a844:	af00      	add	r7, sp, #0
 800a846:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a84c:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a84e:	f7fa ffbd 	bl	80057cc <HAL_GetTick>
 800a852:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a85e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a862:	d02f      	beq.n	800a8c4 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	685a      	ldr	r2, [r3, #4]
 800a86a:	68fb      	ldr	r3, [r7, #12]
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	f022 0220 	bic.w	r2, r2, #32
 800a872:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800a874:	68ba      	ldr	r2, [r7, #8]
 800a876:	2164      	movs	r1, #100	; 0x64
 800a878:	68f8      	ldr	r0, [r7, #12]
 800a87a:	f000 f953 	bl	800ab24 <SPI_EndRxTxTransaction>
 800a87e:	4603      	mov	r3, r0
 800a880:	2b00      	cmp	r3, #0
 800a882:	d005      	beq.n	800a890 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a884:	68fb      	ldr	r3, [r7, #12]
 800a886:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a888:	f043 0220 	orr.w	r2, r3, #32
 800a88c:	68fb      	ldr	r3, [r7, #12]
 800a88e:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	685a      	ldr	r2, [r3, #4]
 800a896:	68fb      	ldr	r3, [r7, #12]
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	f022 0203 	bic.w	r2, r2, #3
 800a89e:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	2200      	movs	r2, #0
 800a8a4:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->RxXferCount = 0U;
 800a8a6:	68fb      	ldr	r3, [r7, #12]
 800a8a8:	2200      	movs	r2, #0
 800a8aa:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800a8ac:	68fb      	ldr	r3, [r7, #12]
 800a8ae:	2201      	movs	r2, #1
 800a8b0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a8b4:	68fb      	ldr	r3, [r7, #12]
 800a8b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d003      	beq.n	800a8c4 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800a8bc:	68f8      	ldr	r0, [r7, #12]
 800a8be:	f7ff ff61 	bl	800a784 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800a8c2:	e002      	b.n	800a8ca <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 800a8c4:	68f8      	ldr	r0, [r7, #12]
 800a8c6:	f7f8 fde1 	bl	800348c <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a8ca:	3710      	adds	r7, #16
 800a8cc:	46bd      	mov	sp, r7
 800a8ce:	bd80      	pop	{r7, pc}

0800a8d0 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a8d0:	b580      	push	{r7, lr}
 800a8d2:	b084      	sub	sp, #16
 800a8d4:	af00      	add	r7, sp, #0
 800a8d6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a8dc:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800a8de:	68f8      	ldr	r0, [r7, #12]
 800a8e0:	f7ff ff3c 	bl	800a75c <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a8e4:	bf00      	nop
 800a8e6:	3710      	adds	r7, #16
 800a8e8:	46bd      	mov	sp, r7
 800a8ea:	bd80      	pop	{r7, pc}

0800a8ec <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a8ec:	b580      	push	{r7, lr}
 800a8ee:	b084      	sub	sp, #16
 800a8f0:	af00      	add	r7, sp, #0
 800a8f2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a8f8:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800a8fa:	68f8      	ldr	r0, [r7, #12]
 800a8fc:	f7ff ff38 	bl	800a770 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a900:	bf00      	nop
 800a902:	3710      	adds	r7, #16
 800a904:	46bd      	mov	sp, r7
 800a906:	bd80      	pop	{r7, pc}

0800a908 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800a908:	b580      	push	{r7, lr}
 800a90a:	b084      	sub	sp, #16
 800a90c:	af00      	add	r7, sp, #0
 800a90e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a914:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800a916:	68fb      	ldr	r3, [r7, #12]
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	685a      	ldr	r2, [r3, #4]
 800a91c:	68fb      	ldr	r3, [r7, #12]
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	f022 0203 	bic.w	r2, r2, #3
 800a924:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a92a:	f043 0210 	orr.w	r2, r3, #16
 800a92e:	68fb      	ldr	r3, [r7, #12]
 800a930:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	2201      	movs	r2, #1
 800a936:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800a93a:	68f8      	ldr	r0, [r7, #12]
 800a93c:	f7ff ff22 	bl	800a784 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a940:	bf00      	nop
 800a942:	3710      	adds	r7, #16
 800a944:	46bd      	mov	sp, r7
 800a946:	bd80      	pop	{r7, pc}

0800a948 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a948:	b580      	push	{r7, lr}
 800a94a:	b088      	sub	sp, #32
 800a94c:	af00      	add	r7, sp, #0
 800a94e:	60f8      	str	r0, [r7, #12]
 800a950:	60b9      	str	r1, [r7, #8]
 800a952:	603b      	str	r3, [r7, #0]
 800a954:	4613      	mov	r3, r2
 800a956:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800a958:	f7fa ff38 	bl	80057cc <HAL_GetTick>
 800a95c:	4602      	mov	r2, r0
 800a95e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a960:	1a9b      	subs	r3, r3, r2
 800a962:	683a      	ldr	r2, [r7, #0]
 800a964:	4413      	add	r3, r2
 800a966:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800a968:	f7fa ff30 	bl	80057cc <HAL_GetTick>
 800a96c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800a96e:	4b39      	ldr	r3, [pc, #228]	; (800aa54 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800a970:	681b      	ldr	r3, [r3, #0]
 800a972:	015b      	lsls	r3, r3, #5
 800a974:	0d1b      	lsrs	r3, r3, #20
 800a976:	69fa      	ldr	r2, [r7, #28]
 800a978:	fb02 f303 	mul.w	r3, r2, r3
 800a97c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a97e:	e054      	b.n	800aa2a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800a980:	683b      	ldr	r3, [r7, #0]
 800a982:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a986:	d050      	beq.n	800aa2a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a988:	f7fa ff20 	bl	80057cc <HAL_GetTick>
 800a98c:	4602      	mov	r2, r0
 800a98e:	69bb      	ldr	r3, [r7, #24]
 800a990:	1ad3      	subs	r3, r2, r3
 800a992:	69fa      	ldr	r2, [r7, #28]
 800a994:	429a      	cmp	r2, r3
 800a996:	d902      	bls.n	800a99e <SPI_WaitFlagStateUntilTimeout+0x56>
 800a998:	69fb      	ldr	r3, [r7, #28]
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	d13d      	bne.n	800aa1a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a99e:	68fb      	ldr	r3, [r7, #12]
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	685a      	ldr	r2, [r3, #4]
 800a9a4:	68fb      	ldr	r3, [r7, #12]
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800a9ac:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a9ae:	68fb      	ldr	r3, [r7, #12]
 800a9b0:	685b      	ldr	r3, [r3, #4]
 800a9b2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a9b6:	d111      	bne.n	800a9dc <SPI_WaitFlagStateUntilTimeout+0x94>
 800a9b8:	68fb      	ldr	r3, [r7, #12]
 800a9ba:	689b      	ldr	r3, [r3, #8]
 800a9bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a9c0:	d004      	beq.n	800a9cc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a9c2:	68fb      	ldr	r3, [r7, #12]
 800a9c4:	689b      	ldr	r3, [r3, #8]
 800a9c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a9ca:	d107      	bne.n	800a9dc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	681a      	ldr	r2, [r3, #0]
 800a9d2:	68fb      	ldr	r3, [r7, #12]
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a9da:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a9e0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a9e4:	d10f      	bne.n	800aa06 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800a9e6:	68fb      	ldr	r3, [r7, #12]
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	681a      	ldr	r2, [r3, #0]
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a9f4:	601a      	str	r2, [r3, #0]
 800a9f6:	68fb      	ldr	r3, [r7, #12]
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	681a      	ldr	r2, [r3, #0]
 800a9fc:	68fb      	ldr	r3, [r7, #12]
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800aa04:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800aa06:	68fb      	ldr	r3, [r7, #12]
 800aa08:	2201      	movs	r2, #1
 800aa0a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	2200      	movs	r2, #0
 800aa12:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800aa16:	2303      	movs	r3, #3
 800aa18:	e017      	b.n	800aa4a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800aa1a:	697b      	ldr	r3, [r7, #20]
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d101      	bne.n	800aa24 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800aa20:	2300      	movs	r3, #0
 800aa22:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800aa24:	697b      	ldr	r3, [r7, #20]
 800aa26:	3b01      	subs	r3, #1
 800aa28:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	689a      	ldr	r2, [r3, #8]
 800aa30:	68bb      	ldr	r3, [r7, #8]
 800aa32:	4013      	ands	r3, r2
 800aa34:	68ba      	ldr	r2, [r7, #8]
 800aa36:	429a      	cmp	r2, r3
 800aa38:	bf0c      	ite	eq
 800aa3a:	2301      	moveq	r3, #1
 800aa3c:	2300      	movne	r3, #0
 800aa3e:	b2db      	uxtb	r3, r3
 800aa40:	461a      	mov	r2, r3
 800aa42:	79fb      	ldrb	r3, [r7, #7]
 800aa44:	429a      	cmp	r2, r3
 800aa46:	d19b      	bne.n	800a980 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800aa48:	2300      	movs	r3, #0
}
 800aa4a:	4618      	mov	r0, r3
 800aa4c:	3720      	adds	r7, #32
 800aa4e:	46bd      	mov	sp, r7
 800aa50:	bd80      	pop	{r7, pc}
 800aa52:	bf00      	nop
 800aa54:	2000000c 	.word	0x2000000c

0800aa58 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800aa58:	b580      	push	{r7, lr}
 800aa5a:	b086      	sub	sp, #24
 800aa5c:	af02      	add	r7, sp, #8
 800aa5e:	60f8      	str	r0, [r7, #12]
 800aa60:	60b9      	str	r1, [r7, #8]
 800aa62:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800aa64:	68fb      	ldr	r3, [r7, #12]
 800aa66:	685b      	ldr	r3, [r3, #4]
 800aa68:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800aa6c:	d111      	bne.n	800aa92 <SPI_EndRxTransaction+0x3a>
 800aa6e:	68fb      	ldr	r3, [r7, #12]
 800aa70:	689b      	ldr	r3, [r3, #8]
 800aa72:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800aa76:	d004      	beq.n	800aa82 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800aa78:	68fb      	ldr	r3, [r7, #12]
 800aa7a:	689b      	ldr	r3, [r3, #8]
 800aa7c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800aa80:	d107      	bne.n	800aa92 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800aa82:	68fb      	ldr	r3, [r7, #12]
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	681a      	ldr	r2, [r3, #0]
 800aa88:	68fb      	ldr	r3, [r7, #12]
 800aa8a:	681b      	ldr	r3, [r3, #0]
 800aa8c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800aa90:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	685b      	ldr	r3, [r3, #4]
 800aa96:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800aa9a:	d12a      	bne.n	800aaf2 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800aa9c:	68fb      	ldr	r3, [r7, #12]
 800aa9e:	689b      	ldr	r3, [r3, #8]
 800aaa0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800aaa4:	d012      	beq.n	800aacc <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	9300      	str	r3, [sp, #0]
 800aaaa:	68bb      	ldr	r3, [r7, #8]
 800aaac:	2200      	movs	r2, #0
 800aaae:	2180      	movs	r1, #128	; 0x80
 800aab0:	68f8      	ldr	r0, [r7, #12]
 800aab2:	f7ff ff49 	bl	800a948 <SPI_WaitFlagStateUntilTimeout>
 800aab6:	4603      	mov	r3, r0
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	d02d      	beq.n	800ab18 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aac0:	f043 0220 	orr.w	r2, r3, #32
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800aac8:	2303      	movs	r3, #3
 800aaca:	e026      	b.n	800ab1a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	9300      	str	r3, [sp, #0]
 800aad0:	68bb      	ldr	r3, [r7, #8]
 800aad2:	2200      	movs	r2, #0
 800aad4:	2101      	movs	r1, #1
 800aad6:	68f8      	ldr	r0, [r7, #12]
 800aad8:	f7ff ff36 	bl	800a948 <SPI_WaitFlagStateUntilTimeout>
 800aadc:	4603      	mov	r3, r0
 800aade:	2b00      	cmp	r3, #0
 800aae0:	d01a      	beq.n	800ab18 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aae6:	f043 0220 	orr.w	r2, r3, #32
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800aaee:	2303      	movs	r3, #3
 800aaf0:	e013      	b.n	800ab1a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	9300      	str	r3, [sp, #0]
 800aaf6:	68bb      	ldr	r3, [r7, #8]
 800aaf8:	2200      	movs	r2, #0
 800aafa:	2101      	movs	r1, #1
 800aafc:	68f8      	ldr	r0, [r7, #12]
 800aafe:	f7ff ff23 	bl	800a948 <SPI_WaitFlagStateUntilTimeout>
 800ab02:	4603      	mov	r3, r0
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d007      	beq.n	800ab18 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ab0c:	f043 0220 	orr.w	r2, r3, #32
 800ab10:	68fb      	ldr	r3, [r7, #12]
 800ab12:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800ab14:	2303      	movs	r3, #3
 800ab16:	e000      	b.n	800ab1a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800ab18:	2300      	movs	r3, #0
}
 800ab1a:	4618      	mov	r0, r3
 800ab1c:	3710      	adds	r7, #16
 800ab1e:	46bd      	mov	sp, r7
 800ab20:	bd80      	pop	{r7, pc}
	...

0800ab24 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800ab24:	b580      	push	{r7, lr}
 800ab26:	b088      	sub	sp, #32
 800ab28:	af02      	add	r7, sp, #8
 800ab2a:	60f8      	str	r0, [r7, #12]
 800ab2c:	60b9      	str	r1, [r7, #8]
 800ab2e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800ab30:	4b1b      	ldr	r3, [pc, #108]	; (800aba0 <SPI_EndRxTxTransaction+0x7c>)
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	4a1b      	ldr	r2, [pc, #108]	; (800aba4 <SPI_EndRxTxTransaction+0x80>)
 800ab36:	fba2 2303 	umull	r2, r3, r2, r3
 800ab3a:	0d5b      	lsrs	r3, r3, #21
 800ab3c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800ab40:	fb02 f303 	mul.w	r3, r2, r3
 800ab44:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ab46:	68fb      	ldr	r3, [r7, #12]
 800ab48:	685b      	ldr	r3, [r3, #4]
 800ab4a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ab4e:	d112      	bne.n	800ab76 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	9300      	str	r3, [sp, #0]
 800ab54:	68bb      	ldr	r3, [r7, #8]
 800ab56:	2200      	movs	r2, #0
 800ab58:	2180      	movs	r1, #128	; 0x80
 800ab5a:	68f8      	ldr	r0, [r7, #12]
 800ab5c:	f7ff fef4 	bl	800a948 <SPI_WaitFlagStateUntilTimeout>
 800ab60:	4603      	mov	r3, r0
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d016      	beq.n	800ab94 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ab66:	68fb      	ldr	r3, [r7, #12]
 800ab68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ab6a:	f043 0220 	orr.w	r2, r3, #32
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800ab72:	2303      	movs	r3, #3
 800ab74:	e00f      	b.n	800ab96 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800ab76:	697b      	ldr	r3, [r7, #20]
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	d00a      	beq.n	800ab92 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800ab7c:	697b      	ldr	r3, [r7, #20]
 800ab7e:	3b01      	subs	r3, #1
 800ab80:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800ab82:	68fb      	ldr	r3, [r7, #12]
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	689b      	ldr	r3, [r3, #8]
 800ab88:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ab8c:	2b80      	cmp	r3, #128	; 0x80
 800ab8e:	d0f2      	beq.n	800ab76 <SPI_EndRxTxTransaction+0x52>
 800ab90:	e000      	b.n	800ab94 <SPI_EndRxTxTransaction+0x70>
        break;
 800ab92:	bf00      	nop
  }

  return HAL_OK;
 800ab94:	2300      	movs	r3, #0
}
 800ab96:	4618      	mov	r0, r3
 800ab98:	3718      	adds	r7, #24
 800ab9a:	46bd      	mov	sp, r7
 800ab9c:	bd80      	pop	{r7, pc}
 800ab9e:	bf00      	nop
 800aba0:	2000000c 	.word	0x2000000c
 800aba4:	165e9f81 	.word	0x165e9f81

0800aba8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800aba8:	b580      	push	{r7, lr}
 800abaa:	b082      	sub	sp, #8
 800abac:	af00      	add	r7, sp, #0
 800abae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	d101      	bne.n	800abba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800abb6:	2301      	movs	r3, #1
 800abb8:	e041      	b.n	800ac3e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800abc0:	b2db      	uxtb	r3, r3
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	d106      	bne.n	800abd4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	2200      	movs	r2, #0
 800abca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800abce:	6878      	ldr	r0, [r7, #4]
 800abd0:	f7fa fc02 	bl	80053d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	2202      	movs	r2, #2
 800abd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	681a      	ldr	r2, [r3, #0]
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	3304      	adds	r3, #4
 800abe4:	4619      	mov	r1, r3
 800abe6:	4610      	mov	r0, r2
 800abe8:	f000 fcae 	bl	800b548 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	2201      	movs	r2, #1
 800abf0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	2201      	movs	r2, #1
 800abf8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	2201      	movs	r2, #1
 800ac00:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	2201      	movs	r2, #1
 800ac08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	2201      	movs	r2, #1
 800ac10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	2201      	movs	r2, #1
 800ac18:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	2201      	movs	r2, #1
 800ac20:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	2201      	movs	r2, #1
 800ac28:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	2201      	movs	r2, #1
 800ac30:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	2201      	movs	r2, #1
 800ac38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ac3c:	2300      	movs	r3, #0
}
 800ac3e:	4618      	mov	r0, r3
 800ac40:	3708      	adds	r7, #8
 800ac42:	46bd      	mov	sp, r7
 800ac44:	bd80      	pop	{r7, pc}
	...

0800ac48 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800ac48:	b480      	push	{r7}
 800ac4a:	b085      	sub	sp, #20
 800ac4c:	af00      	add	r7, sp, #0
 800ac4e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ac56:	b2db      	uxtb	r3, r3
 800ac58:	2b01      	cmp	r3, #1
 800ac5a:	d001      	beq.n	800ac60 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800ac5c:	2301      	movs	r3, #1
 800ac5e:	e03c      	b.n	800acda <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	2202      	movs	r2, #2
 800ac64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	4a1e      	ldr	r2, [pc, #120]	; (800ace8 <HAL_TIM_Base_Start+0xa0>)
 800ac6e:	4293      	cmp	r3, r2
 800ac70:	d018      	beq.n	800aca4 <HAL_TIM_Base_Start+0x5c>
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ac7a:	d013      	beq.n	800aca4 <HAL_TIM_Base_Start+0x5c>
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	681b      	ldr	r3, [r3, #0]
 800ac80:	4a1a      	ldr	r2, [pc, #104]	; (800acec <HAL_TIM_Base_Start+0xa4>)
 800ac82:	4293      	cmp	r3, r2
 800ac84:	d00e      	beq.n	800aca4 <HAL_TIM_Base_Start+0x5c>
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	4a19      	ldr	r2, [pc, #100]	; (800acf0 <HAL_TIM_Base_Start+0xa8>)
 800ac8c:	4293      	cmp	r3, r2
 800ac8e:	d009      	beq.n	800aca4 <HAL_TIM_Base_Start+0x5c>
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	4a17      	ldr	r2, [pc, #92]	; (800acf4 <HAL_TIM_Base_Start+0xac>)
 800ac96:	4293      	cmp	r3, r2
 800ac98:	d004      	beq.n	800aca4 <HAL_TIM_Base_Start+0x5c>
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	4a16      	ldr	r2, [pc, #88]	; (800acf8 <HAL_TIM_Base_Start+0xb0>)
 800aca0:	4293      	cmp	r3, r2
 800aca2:	d111      	bne.n	800acc8 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	689b      	ldr	r3, [r3, #8]
 800acaa:	f003 0307 	and.w	r3, r3, #7
 800acae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	2b06      	cmp	r3, #6
 800acb4:	d010      	beq.n	800acd8 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	681a      	ldr	r2, [r3, #0]
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	681b      	ldr	r3, [r3, #0]
 800acc0:	f042 0201 	orr.w	r2, r2, #1
 800acc4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800acc6:	e007      	b.n	800acd8 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	681a      	ldr	r2, [r3, #0]
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	f042 0201 	orr.w	r2, r2, #1
 800acd6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800acd8:	2300      	movs	r3, #0
}
 800acda:	4618      	mov	r0, r3
 800acdc:	3714      	adds	r7, #20
 800acde:	46bd      	mov	sp, r7
 800ace0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ace4:	4770      	bx	lr
 800ace6:	bf00      	nop
 800ace8:	40010000 	.word	0x40010000
 800acec:	40000400 	.word	0x40000400
 800acf0:	40000800 	.word	0x40000800
 800acf4:	40000c00 	.word	0x40000c00
 800acf8:	40014000 	.word	0x40014000

0800acfc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800acfc:	b480      	push	{r7}
 800acfe:	b085      	sub	sp, #20
 800ad00:	af00      	add	r7, sp, #0
 800ad02:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ad0a:	b2db      	uxtb	r3, r3
 800ad0c:	2b01      	cmp	r3, #1
 800ad0e:	d001      	beq.n	800ad14 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800ad10:	2301      	movs	r3, #1
 800ad12:	e044      	b.n	800ad9e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	2202      	movs	r2, #2
 800ad18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	68da      	ldr	r2, [r3, #12]
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	f042 0201 	orr.w	r2, r2, #1
 800ad2a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	4a1e      	ldr	r2, [pc, #120]	; (800adac <HAL_TIM_Base_Start_IT+0xb0>)
 800ad32:	4293      	cmp	r3, r2
 800ad34:	d018      	beq.n	800ad68 <HAL_TIM_Base_Start_IT+0x6c>
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ad3e:	d013      	beq.n	800ad68 <HAL_TIM_Base_Start_IT+0x6c>
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	4a1a      	ldr	r2, [pc, #104]	; (800adb0 <HAL_TIM_Base_Start_IT+0xb4>)
 800ad46:	4293      	cmp	r3, r2
 800ad48:	d00e      	beq.n	800ad68 <HAL_TIM_Base_Start_IT+0x6c>
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	681b      	ldr	r3, [r3, #0]
 800ad4e:	4a19      	ldr	r2, [pc, #100]	; (800adb4 <HAL_TIM_Base_Start_IT+0xb8>)
 800ad50:	4293      	cmp	r3, r2
 800ad52:	d009      	beq.n	800ad68 <HAL_TIM_Base_Start_IT+0x6c>
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	4a17      	ldr	r2, [pc, #92]	; (800adb8 <HAL_TIM_Base_Start_IT+0xbc>)
 800ad5a:	4293      	cmp	r3, r2
 800ad5c:	d004      	beq.n	800ad68 <HAL_TIM_Base_Start_IT+0x6c>
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	4a16      	ldr	r2, [pc, #88]	; (800adbc <HAL_TIM_Base_Start_IT+0xc0>)
 800ad64:	4293      	cmp	r3, r2
 800ad66:	d111      	bne.n	800ad8c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	689b      	ldr	r3, [r3, #8]
 800ad6e:	f003 0307 	and.w	r3, r3, #7
 800ad72:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ad74:	68fb      	ldr	r3, [r7, #12]
 800ad76:	2b06      	cmp	r3, #6
 800ad78:	d010      	beq.n	800ad9c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	681a      	ldr	r2, [r3, #0]
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	f042 0201 	orr.w	r2, r2, #1
 800ad88:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ad8a:	e007      	b.n	800ad9c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	681a      	ldr	r2, [r3, #0]
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	f042 0201 	orr.w	r2, r2, #1
 800ad9a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800ad9c:	2300      	movs	r3, #0
}
 800ad9e:	4618      	mov	r0, r3
 800ada0:	3714      	adds	r7, #20
 800ada2:	46bd      	mov	sp, r7
 800ada4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ada8:	4770      	bx	lr
 800adaa:	bf00      	nop
 800adac:	40010000 	.word	0x40010000
 800adb0:	40000400 	.word	0x40000400
 800adb4:	40000800 	.word	0x40000800
 800adb8:	40000c00 	.word	0x40000c00
 800adbc:	40014000 	.word	0x40014000

0800adc0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800adc0:	b580      	push	{r7, lr}
 800adc2:	b082      	sub	sp, #8
 800adc4:	af00      	add	r7, sp, #0
 800adc6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	2b00      	cmp	r3, #0
 800adcc:	d101      	bne.n	800add2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800adce:	2301      	movs	r3, #1
 800add0:	e041      	b.n	800ae56 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800add8:	b2db      	uxtb	r3, r3
 800adda:	2b00      	cmp	r3, #0
 800addc:	d106      	bne.n	800adec <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	2200      	movs	r2, #0
 800ade2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800ade6:	6878      	ldr	r0, [r7, #4]
 800ade8:	f000 f839 	bl	800ae5e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	2202      	movs	r2, #2
 800adf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	681a      	ldr	r2, [r3, #0]
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	3304      	adds	r3, #4
 800adfc:	4619      	mov	r1, r3
 800adfe:	4610      	mov	r0, r2
 800ae00:	f000 fba2 	bl	800b548 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	2201      	movs	r2, #1
 800ae08:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	2201      	movs	r2, #1
 800ae10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	2201      	movs	r2, #1
 800ae18:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	2201      	movs	r2, #1
 800ae20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	2201      	movs	r2, #1
 800ae28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	2201      	movs	r2, #1
 800ae30:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	2201      	movs	r2, #1
 800ae38:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	2201      	movs	r2, #1
 800ae40:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	2201      	movs	r2, #1
 800ae48:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	2201      	movs	r2, #1
 800ae50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ae54:	2300      	movs	r3, #0
}
 800ae56:	4618      	mov	r0, r3
 800ae58:	3708      	adds	r7, #8
 800ae5a:	46bd      	mov	sp, r7
 800ae5c:	bd80      	pop	{r7, pc}

0800ae5e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800ae5e:	b480      	push	{r7}
 800ae60:	b083      	sub	sp, #12
 800ae62:	af00      	add	r7, sp, #0
 800ae64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800ae66:	bf00      	nop
 800ae68:	370c      	adds	r7, #12
 800ae6a:	46bd      	mov	sp, r7
 800ae6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae70:	4770      	bx	lr
	...

0800ae74 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ae74:	b580      	push	{r7, lr}
 800ae76:	b084      	sub	sp, #16
 800ae78:	af00      	add	r7, sp, #0
 800ae7a:	6078      	str	r0, [r7, #4]
 800ae7c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800ae7e:	683b      	ldr	r3, [r7, #0]
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	d109      	bne.n	800ae98 <HAL_TIM_PWM_Start+0x24>
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800ae8a:	b2db      	uxtb	r3, r3
 800ae8c:	2b01      	cmp	r3, #1
 800ae8e:	bf14      	ite	ne
 800ae90:	2301      	movne	r3, #1
 800ae92:	2300      	moveq	r3, #0
 800ae94:	b2db      	uxtb	r3, r3
 800ae96:	e022      	b.n	800aede <HAL_TIM_PWM_Start+0x6a>
 800ae98:	683b      	ldr	r3, [r7, #0]
 800ae9a:	2b04      	cmp	r3, #4
 800ae9c:	d109      	bne.n	800aeb2 <HAL_TIM_PWM_Start+0x3e>
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800aea4:	b2db      	uxtb	r3, r3
 800aea6:	2b01      	cmp	r3, #1
 800aea8:	bf14      	ite	ne
 800aeaa:	2301      	movne	r3, #1
 800aeac:	2300      	moveq	r3, #0
 800aeae:	b2db      	uxtb	r3, r3
 800aeb0:	e015      	b.n	800aede <HAL_TIM_PWM_Start+0x6a>
 800aeb2:	683b      	ldr	r3, [r7, #0]
 800aeb4:	2b08      	cmp	r3, #8
 800aeb6:	d109      	bne.n	800aecc <HAL_TIM_PWM_Start+0x58>
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800aebe:	b2db      	uxtb	r3, r3
 800aec0:	2b01      	cmp	r3, #1
 800aec2:	bf14      	ite	ne
 800aec4:	2301      	movne	r3, #1
 800aec6:	2300      	moveq	r3, #0
 800aec8:	b2db      	uxtb	r3, r3
 800aeca:	e008      	b.n	800aede <HAL_TIM_PWM_Start+0x6a>
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800aed2:	b2db      	uxtb	r3, r3
 800aed4:	2b01      	cmp	r3, #1
 800aed6:	bf14      	ite	ne
 800aed8:	2301      	movne	r3, #1
 800aeda:	2300      	moveq	r3, #0
 800aedc:	b2db      	uxtb	r3, r3
 800aede:	2b00      	cmp	r3, #0
 800aee0:	d001      	beq.n	800aee6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800aee2:	2301      	movs	r3, #1
 800aee4:	e068      	b.n	800afb8 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800aee6:	683b      	ldr	r3, [r7, #0]
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d104      	bne.n	800aef6 <HAL_TIM_PWM_Start+0x82>
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	2202      	movs	r2, #2
 800aef0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800aef4:	e013      	b.n	800af1e <HAL_TIM_PWM_Start+0xaa>
 800aef6:	683b      	ldr	r3, [r7, #0]
 800aef8:	2b04      	cmp	r3, #4
 800aefa:	d104      	bne.n	800af06 <HAL_TIM_PWM_Start+0x92>
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	2202      	movs	r2, #2
 800af00:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800af04:	e00b      	b.n	800af1e <HAL_TIM_PWM_Start+0xaa>
 800af06:	683b      	ldr	r3, [r7, #0]
 800af08:	2b08      	cmp	r3, #8
 800af0a:	d104      	bne.n	800af16 <HAL_TIM_PWM_Start+0xa2>
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	2202      	movs	r2, #2
 800af10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800af14:	e003      	b.n	800af1e <HAL_TIM_PWM_Start+0xaa>
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	2202      	movs	r2, #2
 800af1a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	681b      	ldr	r3, [r3, #0]
 800af22:	2201      	movs	r2, #1
 800af24:	6839      	ldr	r1, [r7, #0]
 800af26:	4618      	mov	r0, r3
 800af28:	f000 fdb4 	bl	800ba94 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	4a23      	ldr	r2, [pc, #140]	; (800afc0 <HAL_TIM_PWM_Start+0x14c>)
 800af32:	4293      	cmp	r3, r2
 800af34:	d107      	bne.n	800af46 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	681b      	ldr	r3, [r3, #0]
 800af3a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	681b      	ldr	r3, [r3, #0]
 800af40:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800af44:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	4a1d      	ldr	r2, [pc, #116]	; (800afc0 <HAL_TIM_PWM_Start+0x14c>)
 800af4c:	4293      	cmp	r3, r2
 800af4e:	d018      	beq.n	800af82 <HAL_TIM_PWM_Start+0x10e>
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	681b      	ldr	r3, [r3, #0]
 800af54:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800af58:	d013      	beq.n	800af82 <HAL_TIM_PWM_Start+0x10e>
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	4a19      	ldr	r2, [pc, #100]	; (800afc4 <HAL_TIM_PWM_Start+0x150>)
 800af60:	4293      	cmp	r3, r2
 800af62:	d00e      	beq.n	800af82 <HAL_TIM_PWM_Start+0x10e>
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	4a17      	ldr	r2, [pc, #92]	; (800afc8 <HAL_TIM_PWM_Start+0x154>)
 800af6a:	4293      	cmp	r3, r2
 800af6c:	d009      	beq.n	800af82 <HAL_TIM_PWM_Start+0x10e>
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	681b      	ldr	r3, [r3, #0]
 800af72:	4a16      	ldr	r2, [pc, #88]	; (800afcc <HAL_TIM_PWM_Start+0x158>)
 800af74:	4293      	cmp	r3, r2
 800af76:	d004      	beq.n	800af82 <HAL_TIM_PWM_Start+0x10e>
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	4a14      	ldr	r2, [pc, #80]	; (800afd0 <HAL_TIM_PWM_Start+0x15c>)
 800af7e:	4293      	cmp	r3, r2
 800af80:	d111      	bne.n	800afa6 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	681b      	ldr	r3, [r3, #0]
 800af86:	689b      	ldr	r3, [r3, #8]
 800af88:	f003 0307 	and.w	r3, r3, #7
 800af8c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800af8e:	68fb      	ldr	r3, [r7, #12]
 800af90:	2b06      	cmp	r3, #6
 800af92:	d010      	beq.n	800afb6 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	681b      	ldr	r3, [r3, #0]
 800af98:	681a      	ldr	r2, [r3, #0]
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	f042 0201 	orr.w	r2, r2, #1
 800afa2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800afa4:	e007      	b.n	800afb6 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	681a      	ldr	r2, [r3, #0]
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	f042 0201 	orr.w	r2, r2, #1
 800afb4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800afb6:	2300      	movs	r3, #0
}
 800afb8:	4618      	mov	r0, r3
 800afba:	3710      	adds	r7, #16
 800afbc:	46bd      	mov	sp, r7
 800afbe:	bd80      	pop	{r7, pc}
 800afc0:	40010000 	.word	0x40010000
 800afc4:	40000400 	.word	0x40000400
 800afc8:	40000800 	.word	0x40000800
 800afcc:	40000c00 	.word	0x40000c00
 800afd0:	40014000 	.word	0x40014000

0800afd4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800afd4:	b580      	push	{r7, lr}
 800afd6:	b082      	sub	sp, #8
 800afd8:	af00      	add	r7, sp, #0
 800afda:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	691b      	ldr	r3, [r3, #16]
 800afe2:	f003 0302 	and.w	r3, r3, #2
 800afe6:	2b02      	cmp	r3, #2
 800afe8:	d122      	bne.n	800b030 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	681b      	ldr	r3, [r3, #0]
 800afee:	68db      	ldr	r3, [r3, #12]
 800aff0:	f003 0302 	and.w	r3, r3, #2
 800aff4:	2b02      	cmp	r3, #2
 800aff6:	d11b      	bne.n	800b030 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	f06f 0202 	mvn.w	r2, #2
 800b000:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	2201      	movs	r2, #1
 800b006:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	699b      	ldr	r3, [r3, #24]
 800b00e:	f003 0303 	and.w	r3, r3, #3
 800b012:	2b00      	cmp	r3, #0
 800b014:	d003      	beq.n	800b01e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b016:	6878      	ldr	r0, [r7, #4]
 800b018:	f000 fa77 	bl	800b50a <HAL_TIM_IC_CaptureCallback>
 800b01c:	e005      	b.n	800b02a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b01e:	6878      	ldr	r0, [r7, #4]
 800b020:	f000 fa69 	bl	800b4f6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b024:	6878      	ldr	r0, [r7, #4]
 800b026:	f000 fa7a 	bl	800b51e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	2200      	movs	r2, #0
 800b02e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	691b      	ldr	r3, [r3, #16]
 800b036:	f003 0304 	and.w	r3, r3, #4
 800b03a:	2b04      	cmp	r3, #4
 800b03c:	d122      	bne.n	800b084 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	681b      	ldr	r3, [r3, #0]
 800b042:	68db      	ldr	r3, [r3, #12]
 800b044:	f003 0304 	and.w	r3, r3, #4
 800b048:	2b04      	cmp	r3, #4
 800b04a:	d11b      	bne.n	800b084 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	f06f 0204 	mvn.w	r2, #4
 800b054:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	2202      	movs	r2, #2
 800b05a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	699b      	ldr	r3, [r3, #24]
 800b062:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b066:	2b00      	cmp	r3, #0
 800b068:	d003      	beq.n	800b072 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b06a:	6878      	ldr	r0, [r7, #4]
 800b06c:	f000 fa4d 	bl	800b50a <HAL_TIM_IC_CaptureCallback>
 800b070:	e005      	b.n	800b07e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b072:	6878      	ldr	r0, [r7, #4]
 800b074:	f000 fa3f 	bl	800b4f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b078:	6878      	ldr	r0, [r7, #4]
 800b07a:	f000 fa50 	bl	800b51e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	2200      	movs	r2, #0
 800b082:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	681b      	ldr	r3, [r3, #0]
 800b088:	691b      	ldr	r3, [r3, #16]
 800b08a:	f003 0308 	and.w	r3, r3, #8
 800b08e:	2b08      	cmp	r3, #8
 800b090:	d122      	bne.n	800b0d8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	68db      	ldr	r3, [r3, #12]
 800b098:	f003 0308 	and.w	r3, r3, #8
 800b09c:	2b08      	cmp	r3, #8
 800b09e:	d11b      	bne.n	800b0d8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	681b      	ldr	r3, [r3, #0]
 800b0a4:	f06f 0208 	mvn.w	r2, #8
 800b0a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	2204      	movs	r2, #4
 800b0ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	681b      	ldr	r3, [r3, #0]
 800b0b4:	69db      	ldr	r3, [r3, #28]
 800b0b6:	f003 0303 	and.w	r3, r3, #3
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	d003      	beq.n	800b0c6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b0be:	6878      	ldr	r0, [r7, #4]
 800b0c0:	f000 fa23 	bl	800b50a <HAL_TIM_IC_CaptureCallback>
 800b0c4:	e005      	b.n	800b0d2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b0c6:	6878      	ldr	r0, [r7, #4]
 800b0c8:	f000 fa15 	bl	800b4f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b0cc:	6878      	ldr	r0, [r7, #4]
 800b0ce:	f000 fa26 	bl	800b51e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	2200      	movs	r2, #0
 800b0d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	691b      	ldr	r3, [r3, #16]
 800b0de:	f003 0310 	and.w	r3, r3, #16
 800b0e2:	2b10      	cmp	r3, #16
 800b0e4:	d122      	bne.n	800b12c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	68db      	ldr	r3, [r3, #12]
 800b0ec:	f003 0310 	and.w	r3, r3, #16
 800b0f0:	2b10      	cmp	r3, #16
 800b0f2:	d11b      	bne.n	800b12c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	681b      	ldr	r3, [r3, #0]
 800b0f8:	f06f 0210 	mvn.w	r2, #16
 800b0fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	2208      	movs	r2, #8
 800b102:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	681b      	ldr	r3, [r3, #0]
 800b108:	69db      	ldr	r3, [r3, #28]
 800b10a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d003      	beq.n	800b11a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b112:	6878      	ldr	r0, [r7, #4]
 800b114:	f000 f9f9 	bl	800b50a <HAL_TIM_IC_CaptureCallback>
 800b118:	e005      	b.n	800b126 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b11a:	6878      	ldr	r0, [r7, #4]
 800b11c:	f000 f9eb 	bl	800b4f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b120:	6878      	ldr	r0, [r7, #4]
 800b122:	f000 f9fc 	bl	800b51e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	2200      	movs	r2, #0
 800b12a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	691b      	ldr	r3, [r3, #16]
 800b132:	f003 0301 	and.w	r3, r3, #1
 800b136:	2b01      	cmp	r3, #1
 800b138:	d10e      	bne.n	800b158 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	681b      	ldr	r3, [r3, #0]
 800b13e:	68db      	ldr	r3, [r3, #12]
 800b140:	f003 0301 	and.w	r3, r3, #1
 800b144:	2b01      	cmp	r3, #1
 800b146:	d107      	bne.n	800b158 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	681b      	ldr	r3, [r3, #0]
 800b14c:	f06f 0201 	mvn.w	r2, #1
 800b150:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b152:	6878      	ldr	r0, [r7, #4]
 800b154:	f7f8 ffb2 	bl	80040bc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	681b      	ldr	r3, [r3, #0]
 800b15c:	691b      	ldr	r3, [r3, #16]
 800b15e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b162:	2b80      	cmp	r3, #128	; 0x80
 800b164:	d10e      	bne.n	800b184 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	681b      	ldr	r3, [r3, #0]
 800b16a:	68db      	ldr	r3, [r3, #12]
 800b16c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b170:	2b80      	cmp	r3, #128	; 0x80
 800b172:	d107      	bne.n	800b184 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800b17c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b17e:	6878      	ldr	r0, [r7, #4]
 800b180:	f000 fd26 	bl	800bbd0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	691b      	ldr	r3, [r3, #16]
 800b18a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b18e:	2b40      	cmp	r3, #64	; 0x40
 800b190:	d10e      	bne.n	800b1b0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	68db      	ldr	r3, [r3, #12]
 800b198:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b19c:	2b40      	cmp	r3, #64	; 0x40
 800b19e:	d107      	bne.n	800b1b0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800b1a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b1aa:	6878      	ldr	r0, [r7, #4]
 800b1ac:	f000 f9c1 	bl	800b532 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	691b      	ldr	r3, [r3, #16]
 800b1b6:	f003 0320 	and.w	r3, r3, #32
 800b1ba:	2b20      	cmp	r3, #32
 800b1bc:	d10e      	bne.n	800b1dc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	681b      	ldr	r3, [r3, #0]
 800b1c2:	68db      	ldr	r3, [r3, #12]
 800b1c4:	f003 0320 	and.w	r3, r3, #32
 800b1c8:	2b20      	cmp	r3, #32
 800b1ca:	d107      	bne.n	800b1dc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	681b      	ldr	r3, [r3, #0]
 800b1d0:	f06f 0220 	mvn.w	r2, #32
 800b1d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b1d6:	6878      	ldr	r0, [r7, #4]
 800b1d8:	f000 fcf0 	bl	800bbbc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b1dc:	bf00      	nop
 800b1de:	3708      	adds	r7, #8
 800b1e0:	46bd      	mov	sp, r7
 800b1e2:	bd80      	pop	{r7, pc}

0800b1e4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800b1e4:	b580      	push	{r7, lr}
 800b1e6:	b086      	sub	sp, #24
 800b1e8:	af00      	add	r7, sp, #0
 800b1ea:	60f8      	str	r0, [r7, #12]
 800b1ec:	60b9      	str	r1, [r7, #8]
 800b1ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b1f0:	2300      	movs	r3, #0
 800b1f2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800b1f4:	68fb      	ldr	r3, [r7, #12]
 800b1f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b1fa:	2b01      	cmp	r3, #1
 800b1fc:	d101      	bne.n	800b202 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800b1fe:	2302      	movs	r3, #2
 800b200:	e0ae      	b.n	800b360 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800b202:	68fb      	ldr	r3, [r7, #12]
 800b204:	2201      	movs	r2, #1
 800b206:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	2b0c      	cmp	r3, #12
 800b20e:	f200 809f 	bhi.w	800b350 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800b212:	a201      	add	r2, pc, #4	; (adr r2, 800b218 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800b214:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b218:	0800b24d 	.word	0x0800b24d
 800b21c:	0800b351 	.word	0x0800b351
 800b220:	0800b351 	.word	0x0800b351
 800b224:	0800b351 	.word	0x0800b351
 800b228:	0800b28d 	.word	0x0800b28d
 800b22c:	0800b351 	.word	0x0800b351
 800b230:	0800b351 	.word	0x0800b351
 800b234:	0800b351 	.word	0x0800b351
 800b238:	0800b2cf 	.word	0x0800b2cf
 800b23c:	0800b351 	.word	0x0800b351
 800b240:	0800b351 	.word	0x0800b351
 800b244:	0800b351 	.word	0x0800b351
 800b248:	0800b30f 	.word	0x0800b30f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800b24c:	68fb      	ldr	r3, [r7, #12]
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	68b9      	ldr	r1, [r7, #8]
 800b252:	4618      	mov	r0, r3
 800b254:	f000 f9f8 	bl	800b648 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800b258:	68fb      	ldr	r3, [r7, #12]
 800b25a:	681b      	ldr	r3, [r3, #0]
 800b25c:	699a      	ldr	r2, [r3, #24]
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	681b      	ldr	r3, [r3, #0]
 800b262:	f042 0208 	orr.w	r2, r2, #8
 800b266:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800b268:	68fb      	ldr	r3, [r7, #12]
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	699a      	ldr	r2, [r3, #24]
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	681b      	ldr	r3, [r3, #0]
 800b272:	f022 0204 	bic.w	r2, r2, #4
 800b276:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	681b      	ldr	r3, [r3, #0]
 800b27c:	6999      	ldr	r1, [r3, #24]
 800b27e:	68bb      	ldr	r3, [r7, #8]
 800b280:	691a      	ldr	r2, [r3, #16]
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	681b      	ldr	r3, [r3, #0]
 800b286:	430a      	orrs	r2, r1
 800b288:	619a      	str	r2, [r3, #24]
      break;
 800b28a:	e064      	b.n	800b356 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800b28c:	68fb      	ldr	r3, [r7, #12]
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	68b9      	ldr	r1, [r7, #8]
 800b292:	4618      	mov	r0, r3
 800b294:	f000 fa3e 	bl	800b714 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	681b      	ldr	r3, [r3, #0]
 800b29c:	699a      	ldr	r2, [r3, #24]
 800b29e:	68fb      	ldr	r3, [r7, #12]
 800b2a0:	681b      	ldr	r3, [r3, #0]
 800b2a2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b2a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800b2a8:	68fb      	ldr	r3, [r7, #12]
 800b2aa:	681b      	ldr	r3, [r3, #0]
 800b2ac:	699a      	ldr	r2, [r3, #24]
 800b2ae:	68fb      	ldr	r3, [r7, #12]
 800b2b0:	681b      	ldr	r3, [r3, #0]
 800b2b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b2b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800b2b8:	68fb      	ldr	r3, [r7, #12]
 800b2ba:	681b      	ldr	r3, [r3, #0]
 800b2bc:	6999      	ldr	r1, [r3, #24]
 800b2be:	68bb      	ldr	r3, [r7, #8]
 800b2c0:	691b      	ldr	r3, [r3, #16]
 800b2c2:	021a      	lsls	r2, r3, #8
 800b2c4:	68fb      	ldr	r3, [r7, #12]
 800b2c6:	681b      	ldr	r3, [r3, #0]
 800b2c8:	430a      	orrs	r2, r1
 800b2ca:	619a      	str	r2, [r3, #24]
      break;
 800b2cc:	e043      	b.n	800b356 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800b2ce:	68fb      	ldr	r3, [r7, #12]
 800b2d0:	681b      	ldr	r3, [r3, #0]
 800b2d2:	68b9      	ldr	r1, [r7, #8]
 800b2d4:	4618      	mov	r0, r3
 800b2d6:	f000 fa89 	bl	800b7ec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800b2da:	68fb      	ldr	r3, [r7, #12]
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	69da      	ldr	r2, [r3, #28]
 800b2e0:	68fb      	ldr	r3, [r7, #12]
 800b2e2:	681b      	ldr	r3, [r3, #0]
 800b2e4:	f042 0208 	orr.w	r2, r2, #8
 800b2e8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800b2ea:	68fb      	ldr	r3, [r7, #12]
 800b2ec:	681b      	ldr	r3, [r3, #0]
 800b2ee:	69da      	ldr	r2, [r3, #28]
 800b2f0:	68fb      	ldr	r3, [r7, #12]
 800b2f2:	681b      	ldr	r3, [r3, #0]
 800b2f4:	f022 0204 	bic.w	r2, r2, #4
 800b2f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800b2fa:	68fb      	ldr	r3, [r7, #12]
 800b2fc:	681b      	ldr	r3, [r3, #0]
 800b2fe:	69d9      	ldr	r1, [r3, #28]
 800b300:	68bb      	ldr	r3, [r7, #8]
 800b302:	691a      	ldr	r2, [r3, #16]
 800b304:	68fb      	ldr	r3, [r7, #12]
 800b306:	681b      	ldr	r3, [r3, #0]
 800b308:	430a      	orrs	r2, r1
 800b30a:	61da      	str	r2, [r3, #28]
      break;
 800b30c:	e023      	b.n	800b356 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800b30e:	68fb      	ldr	r3, [r7, #12]
 800b310:	681b      	ldr	r3, [r3, #0]
 800b312:	68b9      	ldr	r1, [r7, #8]
 800b314:	4618      	mov	r0, r3
 800b316:	f000 fad3 	bl	800b8c0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800b31a:	68fb      	ldr	r3, [r7, #12]
 800b31c:	681b      	ldr	r3, [r3, #0]
 800b31e:	69da      	ldr	r2, [r3, #28]
 800b320:	68fb      	ldr	r3, [r7, #12]
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b328:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800b32a:	68fb      	ldr	r3, [r7, #12]
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	69da      	ldr	r2, [r3, #28]
 800b330:	68fb      	ldr	r3, [r7, #12]
 800b332:	681b      	ldr	r3, [r3, #0]
 800b334:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b338:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800b33a:	68fb      	ldr	r3, [r7, #12]
 800b33c:	681b      	ldr	r3, [r3, #0]
 800b33e:	69d9      	ldr	r1, [r3, #28]
 800b340:	68bb      	ldr	r3, [r7, #8]
 800b342:	691b      	ldr	r3, [r3, #16]
 800b344:	021a      	lsls	r2, r3, #8
 800b346:	68fb      	ldr	r3, [r7, #12]
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	430a      	orrs	r2, r1
 800b34c:	61da      	str	r2, [r3, #28]
      break;
 800b34e:	e002      	b.n	800b356 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800b350:	2301      	movs	r3, #1
 800b352:	75fb      	strb	r3, [r7, #23]
      break;
 800b354:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800b356:	68fb      	ldr	r3, [r7, #12]
 800b358:	2200      	movs	r2, #0
 800b35a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800b35e:	7dfb      	ldrb	r3, [r7, #23]
}
 800b360:	4618      	mov	r0, r3
 800b362:	3718      	adds	r7, #24
 800b364:	46bd      	mov	sp, r7
 800b366:	bd80      	pop	{r7, pc}

0800b368 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b368:	b580      	push	{r7, lr}
 800b36a:	b084      	sub	sp, #16
 800b36c:	af00      	add	r7, sp, #0
 800b36e:	6078      	str	r0, [r7, #4]
 800b370:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b372:	2300      	movs	r3, #0
 800b374:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b37c:	2b01      	cmp	r3, #1
 800b37e:	d101      	bne.n	800b384 <HAL_TIM_ConfigClockSource+0x1c>
 800b380:	2302      	movs	r3, #2
 800b382:	e0b4      	b.n	800b4ee <HAL_TIM_ConfigClockSource+0x186>
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	2201      	movs	r2, #1
 800b388:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	2202      	movs	r2, #2
 800b390:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	681b      	ldr	r3, [r3, #0]
 800b398:	689b      	ldr	r3, [r3, #8]
 800b39a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b39c:	68bb      	ldr	r3, [r7, #8]
 800b39e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800b3a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b3a4:	68bb      	ldr	r3, [r7, #8]
 800b3a6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b3aa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	681b      	ldr	r3, [r3, #0]
 800b3b0:	68ba      	ldr	r2, [r7, #8]
 800b3b2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b3b4:	683b      	ldr	r3, [r7, #0]
 800b3b6:	681b      	ldr	r3, [r3, #0]
 800b3b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b3bc:	d03e      	beq.n	800b43c <HAL_TIM_ConfigClockSource+0xd4>
 800b3be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b3c2:	f200 8087 	bhi.w	800b4d4 <HAL_TIM_ConfigClockSource+0x16c>
 800b3c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b3ca:	f000 8086 	beq.w	800b4da <HAL_TIM_ConfigClockSource+0x172>
 800b3ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b3d2:	d87f      	bhi.n	800b4d4 <HAL_TIM_ConfigClockSource+0x16c>
 800b3d4:	2b70      	cmp	r3, #112	; 0x70
 800b3d6:	d01a      	beq.n	800b40e <HAL_TIM_ConfigClockSource+0xa6>
 800b3d8:	2b70      	cmp	r3, #112	; 0x70
 800b3da:	d87b      	bhi.n	800b4d4 <HAL_TIM_ConfigClockSource+0x16c>
 800b3dc:	2b60      	cmp	r3, #96	; 0x60
 800b3de:	d050      	beq.n	800b482 <HAL_TIM_ConfigClockSource+0x11a>
 800b3e0:	2b60      	cmp	r3, #96	; 0x60
 800b3e2:	d877      	bhi.n	800b4d4 <HAL_TIM_ConfigClockSource+0x16c>
 800b3e4:	2b50      	cmp	r3, #80	; 0x50
 800b3e6:	d03c      	beq.n	800b462 <HAL_TIM_ConfigClockSource+0xfa>
 800b3e8:	2b50      	cmp	r3, #80	; 0x50
 800b3ea:	d873      	bhi.n	800b4d4 <HAL_TIM_ConfigClockSource+0x16c>
 800b3ec:	2b40      	cmp	r3, #64	; 0x40
 800b3ee:	d058      	beq.n	800b4a2 <HAL_TIM_ConfigClockSource+0x13a>
 800b3f0:	2b40      	cmp	r3, #64	; 0x40
 800b3f2:	d86f      	bhi.n	800b4d4 <HAL_TIM_ConfigClockSource+0x16c>
 800b3f4:	2b30      	cmp	r3, #48	; 0x30
 800b3f6:	d064      	beq.n	800b4c2 <HAL_TIM_ConfigClockSource+0x15a>
 800b3f8:	2b30      	cmp	r3, #48	; 0x30
 800b3fa:	d86b      	bhi.n	800b4d4 <HAL_TIM_ConfigClockSource+0x16c>
 800b3fc:	2b20      	cmp	r3, #32
 800b3fe:	d060      	beq.n	800b4c2 <HAL_TIM_ConfigClockSource+0x15a>
 800b400:	2b20      	cmp	r3, #32
 800b402:	d867      	bhi.n	800b4d4 <HAL_TIM_ConfigClockSource+0x16c>
 800b404:	2b00      	cmp	r3, #0
 800b406:	d05c      	beq.n	800b4c2 <HAL_TIM_ConfigClockSource+0x15a>
 800b408:	2b10      	cmp	r3, #16
 800b40a:	d05a      	beq.n	800b4c2 <HAL_TIM_ConfigClockSource+0x15a>
 800b40c:	e062      	b.n	800b4d4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	6818      	ldr	r0, [r3, #0]
 800b412:	683b      	ldr	r3, [r7, #0]
 800b414:	6899      	ldr	r1, [r3, #8]
 800b416:	683b      	ldr	r3, [r7, #0]
 800b418:	685a      	ldr	r2, [r3, #4]
 800b41a:	683b      	ldr	r3, [r7, #0]
 800b41c:	68db      	ldr	r3, [r3, #12]
 800b41e:	f000 fb19 	bl	800ba54 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	689b      	ldr	r3, [r3, #8]
 800b428:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b42a:	68bb      	ldr	r3, [r7, #8]
 800b42c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800b430:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	681b      	ldr	r3, [r3, #0]
 800b436:	68ba      	ldr	r2, [r7, #8]
 800b438:	609a      	str	r2, [r3, #8]
      break;
 800b43a:	e04f      	b.n	800b4dc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	6818      	ldr	r0, [r3, #0]
 800b440:	683b      	ldr	r3, [r7, #0]
 800b442:	6899      	ldr	r1, [r3, #8]
 800b444:	683b      	ldr	r3, [r7, #0]
 800b446:	685a      	ldr	r2, [r3, #4]
 800b448:	683b      	ldr	r3, [r7, #0]
 800b44a:	68db      	ldr	r3, [r3, #12]
 800b44c:	f000 fb02 	bl	800ba54 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	689a      	ldr	r2, [r3, #8]
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	681b      	ldr	r3, [r3, #0]
 800b45a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b45e:	609a      	str	r2, [r3, #8]
      break;
 800b460:	e03c      	b.n	800b4dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	6818      	ldr	r0, [r3, #0]
 800b466:	683b      	ldr	r3, [r7, #0]
 800b468:	6859      	ldr	r1, [r3, #4]
 800b46a:	683b      	ldr	r3, [r7, #0]
 800b46c:	68db      	ldr	r3, [r3, #12]
 800b46e:	461a      	mov	r2, r3
 800b470:	f000 fa76 	bl	800b960 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	2150      	movs	r1, #80	; 0x50
 800b47a:	4618      	mov	r0, r3
 800b47c:	f000 facf 	bl	800ba1e <TIM_ITRx_SetConfig>
      break;
 800b480:	e02c      	b.n	800b4dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	6818      	ldr	r0, [r3, #0]
 800b486:	683b      	ldr	r3, [r7, #0]
 800b488:	6859      	ldr	r1, [r3, #4]
 800b48a:	683b      	ldr	r3, [r7, #0]
 800b48c:	68db      	ldr	r3, [r3, #12]
 800b48e:	461a      	mov	r2, r3
 800b490:	f000 fa95 	bl	800b9be <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	2160      	movs	r1, #96	; 0x60
 800b49a:	4618      	mov	r0, r3
 800b49c:	f000 fabf 	bl	800ba1e <TIM_ITRx_SetConfig>
      break;
 800b4a0:	e01c      	b.n	800b4dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	6818      	ldr	r0, [r3, #0]
 800b4a6:	683b      	ldr	r3, [r7, #0]
 800b4a8:	6859      	ldr	r1, [r3, #4]
 800b4aa:	683b      	ldr	r3, [r7, #0]
 800b4ac:	68db      	ldr	r3, [r3, #12]
 800b4ae:	461a      	mov	r2, r3
 800b4b0:	f000 fa56 	bl	800b960 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	681b      	ldr	r3, [r3, #0]
 800b4b8:	2140      	movs	r1, #64	; 0x40
 800b4ba:	4618      	mov	r0, r3
 800b4bc:	f000 faaf 	bl	800ba1e <TIM_ITRx_SetConfig>
      break;
 800b4c0:	e00c      	b.n	800b4dc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	681a      	ldr	r2, [r3, #0]
 800b4c6:	683b      	ldr	r3, [r7, #0]
 800b4c8:	681b      	ldr	r3, [r3, #0]
 800b4ca:	4619      	mov	r1, r3
 800b4cc:	4610      	mov	r0, r2
 800b4ce:	f000 faa6 	bl	800ba1e <TIM_ITRx_SetConfig>
      break;
 800b4d2:	e003      	b.n	800b4dc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800b4d4:	2301      	movs	r3, #1
 800b4d6:	73fb      	strb	r3, [r7, #15]
      break;
 800b4d8:	e000      	b.n	800b4dc <HAL_TIM_ConfigClockSource+0x174>
      break;
 800b4da:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	2201      	movs	r2, #1
 800b4e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	2200      	movs	r2, #0
 800b4e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800b4ec:	7bfb      	ldrb	r3, [r7, #15]
}
 800b4ee:	4618      	mov	r0, r3
 800b4f0:	3710      	adds	r7, #16
 800b4f2:	46bd      	mov	sp, r7
 800b4f4:	bd80      	pop	{r7, pc}

0800b4f6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b4f6:	b480      	push	{r7}
 800b4f8:	b083      	sub	sp, #12
 800b4fa:	af00      	add	r7, sp, #0
 800b4fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b4fe:	bf00      	nop
 800b500:	370c      	adds	r7, #12
 800b502:	46bd      	mov	sp, r7
 800b504:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b508:	4770      	bx	lr

0800b50a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b50a:	b480      	push	{r7}
 800b50c:	b083      	sub	sp, #12
 800b50e:	af00      	add	r7, sp, #0
 800b510:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b512:	bf00      	nop
 800b514:	370c      	adds	r7, #12
 800b516:	46bd      	mov	sp, r7
 800b518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b51c:	4770      	bx	lr

0800b51e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b51e:	b480      	push	{r7}
 800b520:	b083      	sub	sp, #12
 800b522:	af00      	add	r7, sp, #0
 800b524:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b526:	bf00      	nop
 800b528:	370c      	adds	r7, #12
 800b52a:	46bd      	mov	sp, r7
 800b52c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b530:	4770      	bx	lr

0800b532 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b532:	b480      	push	{r7}
 800b534:	b083      	sub	sp, #12
 800b536:	af00      	add	r7, sp, #0
 800b538:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b53a:	bf00      	nop
 800b53c:	370c      	adds	r7, #12
 800b53e:	46bd      	mov	sp, r7
 800b540:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b544:	4770      	bx	lr
	...

0800b548 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800b548:	b480      	push	{r7}
 800b54a:	b085      	sub	sp, #20
 800b54c:	af00      	add	r7, sp, #0
 800b54e:	6078      	str	r0, [r7, #4]
 800b550:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	681b      	ldr	r3, [r3, #0]
 800b556:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	4a34      	ldr	r2, [pc, #208]	; (800b62c <TIM_Base_SetConfig+0xe4>)
 800b55c:	4293      	cmp	r3, r2
 800b55e:	d00f      	beq.n	800b580 <TIM_Base_SetConfig+0x38>
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b566:	d00b      	beq.n	800b580 <TIM_Base_SetConfig+0x38>
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	4a31      	ldr	r2, [pc, #196]	; (800b630 <TIM_Base_SetConfig+0xe8>)
 800b56c:	4293      	cmp	r3, r2
 800b56e:	d007      	beq.n	800b580 <TIM_Base_SetConfig+0x38>
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	4a30      	ldr	r2, [pc, #192]	; (800b634 <TIM_Base_SetConfig+0xec>)
 800b574:	4293      	cmp	r3, r2
 800b576:	d003      	beq.n	800b580 <TIM_Base_SetConfig+0x38>
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	4a2f      	ldr	r2, [pc, #188]	; (800b638 <TIM_Base_SetConfig+0xf0>)
 800b57c:	4293      	cmp	r3, r2
 800b57e:	d108      	bne.n	800b592 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b580:	68fb      	ldr	r3, [r7, #12]
 800b582:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b586:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b588:	683b      	ldr	r3, [r7, #0]
 800b58a:	685b      	ldr	r3, [r3, #4]
 800b58c:	68fa      	ldr	r2, [r7, #12]
 800b58e:	4313      	orrs	r3, r2
 800b590:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	4a25      	ldr	r2, [pc, #148]	; (800b62c <TIM_Base_SetConfig+0xe4>)
 800b596:	4293      	cmp	r3, r2
 800b598:	d01b      	beq.n	800b5d2 <TIM_Base_SetConfig+0x8a>
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b5a0:	d017      	beq.n	800b5d2 <TIM_Base_SetConfig+0x8a>
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	4a22      	ldr	r2, [pc, #136]	; (800b630 <TIM_Base_SetConfig+0xe8>)
 800b5a6:	4293      	cmp	r3, r2
 800b5a8:	d013      	beq.n	800b5d2 <TIM_Base_SetConfig+0x8a>
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	4a21      	ldr	r2, [pc, #132]	; (800b634 <TIM_Base_SetConfig+0xec>)
 800b5ae:	4293      	cmp	r3, r2
 800b5b0:	d00f      	beq.n	800b5d2 <TIM_Base_SetConfig+0x8a>
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	4a20      	ldr	r2, [pc, #128]	; (800b638 <TIM_Base_SetConfig+0xf0>)
 800b5b6:	4293      	cmp	r3, r2
 800b5b8:	d00b      	beq.n	800b5d2 <TIM_Base_SetConfig+0x8a>
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	4a1f      	ldr	r2, [pc, #124]	; (800b63c <TIM_Base_SetConfig+0xf4>)
 800b5be:	4293      	cmp	r3, r2
 800b5c0:	d007      	beq.n	800b5d2 <TIM_Base_SetConfig+0x8a>
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	4a1e      	ldr	r2, [pc, #120]	; (800b640 <TIM_Base_SetConfig+0xf8>)
 800b5c6:	4293      	cmp	r3, r2
 800b5c8:	d003      	beq.n	800b5d2 <TIM_Base_SetConfig+0x8a>
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	4a1d      	ldr	r2, [pc, #116]	; (800b644 <TIM_Base_SetConfig+0xfc>)
 800b5ce:	4293      	cmp	r3, r2
 800b5d0:	d108      	bne.n	800b5e4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b5d2:	68fb      	ldr	r3, [r7, #12]
 800b5d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b5d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b5da:	683b      	ldr	r3, [r7, #0]
 800b5dc:	68db      	ldr	r3, [r3, #12]
 800b5de:	68fa      	ldr	r2, [r7, #12]
 800b5e0:	4313      	orrs	r3, r2
 800b5e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b5e4:	68fb      	ldr	r3, [r7, #12]
 800b5e6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800b5ea:	683b      	ldr	r3, [r7, #0]
 800b5ec:	695b      	ldr	r3, [r3, #20]
 800b5ee:	4313      	orrs	r3, r2
 800b5f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	68fa      	ldr	r2, [r7, #12]
 800b5f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b5f8:	683b      	ldr	r3, [r7, #0]
 800b5fa:	689a      	ldr	r2, [r3, #8]
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b600:	683b      	ldr	r3, [r7, #0]
 800b602:	681a      	ldr	r2, [r3, #0]
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	4a08      	ldr	r2, [pc, #32]	; (800b62c <TIM_Base_SetConfig+0xe4>)
 800b60c:	4293      	cmp	r3, r2
 800b60e:	d103      	bne.n	800b618 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b610:	683b      	ldr	r3, [r7, #0]
 800b612:	691a      	ldr	r2, [r3, #16]
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	2201      	movs	r2, #1
 800b61c:	615a      	str	r2, [r3, #20]
}
 800b61e:	bf00      	nop
 800b620:	3714      	adds	r7, #20
 800b622:	46bd      	mov	sp, r7
 800b624:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b628:	4770      	bx	lr
 800b62a:	bf00      	nop
 800b62c:	40010000 	.word	0x40010000
 800b630:	40000400 	.word	0x40000400
 800b634:	40000800 	.word	0x40000800
 800b638:	40000c00 	.word	0x40000c00
 800b63c:	40014000 	.word	0x40014000
 800b640:	40014400 	.word	0x40014400
 800b644:	40014800 	.word	0x40014800

0800b648 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b648:	b480      	push	{r7}
 800b64a:	b087      	sub	sp, #28
 800b64c:	af00      	add	r7, sp, #0
 800b64e:	6078      	str	r0, [r7, #4]
 800b650:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	6a1b      	ldr	r3, [r3, #32]
 800b656:	f023 0201 	bic.w	r2, r3, #1
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	6a1b      	ldr	r3, [r3, #32]
 800b662:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	685b      	ldr	r3, [r3, #4]
 800b668:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	699b      	ldr	r3, [r3, #24]
 800b66e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800b670:	68fb      	ldr	r3, [r7, #12]
 800b672:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b676:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b678:	68fb      	ldr	r3, [r7, #12]
 800b67a:	f023 0303 	bic.w	r3, r3, #3
 800b67e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b680:	683b      	ldr	r3, [r7, #0]
 800b682:	681b      	ldr	r3, [r3, #0]
 800b684:	68fa      	ldr	r2, [r7, #12]
 800b686:	4313      	orrs	r3, r2
 800b688:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800b68a:	697b      	ldr	r3, [r7, #20]
 800b68c:	f023 0302 	bic.w	r3, r3, #2
 800b690:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800b692:	683b      	ldr	r3, [r7, #0]
 800b694:	689b      	ldr	r3, [r3, #8]
 800b696:	697a      	ldr	r2, [r7, #20]
 800b698:	4313      	orrs	r3, r2
 800b69a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	4a1c      	ldr	r2, [pc, #112]	; (800b710 <TIM_OC1_SetConfig+0xc8>)
 800b6a0:	4293      	cmp	r3, r2
 800b6a2:	d10c      	bne.n	800b6be <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800b6a4:	697b      	ldr	r3, [r7, #20]
 800b6a6:	f023 0308 	bic.w	r3, r3, #8
 800b6aa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800b6ac:	683b      	ldr	r3, [r7, #0]
 800b6ae:	68db      	ldr	r3, [r3, #12]
 800b6b0:	697a      	ldr	r2, [r7, #20]
 800b6b2:	4313      	orrs	r3, r2
 800b6b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800b6b6:	697b      	ldr	r3, [r7, #20]
 800b6b8:	f023 0304 	bic.w	r3, r3, #4
 800b6bc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	4a13      	ldr	r2, [pc, #76]	; (800b710 <TIM_OC1_SetConfig+0xc8>)
 800b6c2:	4293      	cmp	r3, r2
 800b6c4:	d111      	bne.n	800b6ea <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800b6c6:	693b      	ldr	r3, [r7, #16]
 800b6c8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b6cc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b6ce:	693b      	ldr	r3, [r7, #16]
 800b6d0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800b6d4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800b6d6:	683b      	ldr	r3, [r7, #0]
 800b6d8:	695b      	ldr	r3, [r3, #20]
 800b6da:	693a      	ldr	r2, [r7, #16]
 800b6dc:	4313      	orrs	r3, r2
 800b6de:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800b6e0:	683b      	ldr	r3, [r7, #0]
 800b6e2:	699b      	ldr	r3, [r3, #24]
 800b6e4:	693a      	ldr	r2, [r7, #16]
 800b6e6:	4313      	orrs	r3, r2
 800b6e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	693a      	ldr	r2, [r7, #16]
 800b6ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	68fa      	ldr	r2, [r7, #12]
 800b6f4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b6f6:	683b      	ldr	r3, [r7, #0]
 800b6f8:	685a      	ldr	r2, [r3, #4]
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	697a      	ldr	r2, [r7, #20]
 800b702:	621a      	str	r2, [r3, #32]
}
 800b704:	bf00      	nop
 800b706:	371c      	adds	r7, #28
 800b708:	46bd      	mov	sp, r7
 800b70a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b70e:	4770      	bx	lr
 800b710:	40010000 	.word	0x40010000

0800b714 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b714:	b480      	push	{r7}
 800b716:	b087      	sub	sp, #28
 800b718:	af00      	add	r7, sp, #0
 800b71a:	6078      	str	r0, [r7, #4]
 800b71c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	6a1b      	ldr	r3, [r3, #32]
 800b722:	f023 0210 	bic.w	r2, r3, #16
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	6a1b      	ldr	r3, [r3, #32]
 800b72e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	685b      	ldr	r3, [r3, #4]
 800b734:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	699b      	ldr	r3, [r3, #24]
 800b73a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b73c:	68fb      	ldr	r3, [r7, #12]
 800b73e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b742:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b744:	68fb      	ldr	r3, [r7, #12]
 800b746:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b74a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b74c:	683b      	ldr	r3, [r7, #0]
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	021b      	lsls	r3, r3, #8
 800b752:	68fa      	ldr	r2, [r7, #12]
 800b754:	4313      	orrs	r3, r2
 800b756:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b758:	697b      	ldr	r3, [r7, #20]
 800b75a:	f023 0320 	bic.w	r3, r3, #32
 800b75e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b760:	683b      	ldr	r3, [r7, #0]
 800b762:	689b      	ldr	r3, [r3, #8]
 800b764:	011b      	lsls	r3, r3, #4
 800b766:	697a      	ldr	r2, [r7, #20]
 800b768:	4313      	orrs	r3, r2
 800b76a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	4a1e      	ldr	r2, [pc, #120]	; (800b7e8 <TIM_OC2_SetConfig+0xd4>)
 800b770:	4293      	cmp	r3, r2
 800b772:	d10d      	bne.n	800b790 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b774:	697b      	ldr	r3, [r7, #20]
 800b776:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b77a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b77c:	683b      	ldr	r3, [r7, #0]
 800b77e:	68db      	ldr	r3, [r3, #12]
 800b780:	011b      	lsls	r3, r3, #4
 800b782:	697a      	ldr	r2, [r7, #20]
 800b784:	4313      	orrs	r3, r2
 800b786:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b788:	697b      	ldr	r3, [r7, #20]
 800b78a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b78e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	4a15      	ldr	r2, [pc, #84]	; (800b7e8 <TIM_OC2_SetConfig+0xd4>)
 800b794:	4293      	cmp	r3, r2
 800b796:	d113      	bne.n	800b7c0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b798:	693b      	ldr	r3, [r7, #16]
 800b79a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b79e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b7a0:	693b      	ldr	r3, [r7, #16]
 800b7a2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b7a6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b7a8:	683b      	ldr	r3, [r7, #0]
 800b7aa:	695b      	ldr	r3, [r3, #20]
 800b7ac:	009b      	lsls	r3, r3, #2
 800b7ae:	693a      	ldr	r2, [r7, #16]
 800b7b0:	4313      	orrs	r3, r2
 800b7b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b7b4:	683b      	ldr	r3, [r7, #0]
 800b7b6:	699b      	ldr	r3, [r3, #24]
 800b7b8:	009b      	lsls	r3, r3, #2
 800b7ba:	693a      	ldr	r2, [r7, #16]
 800b7bc:	4313      	orrs	r3, r2
 800b7be:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	693a      	ldr	r2, [r7, #16]
 800b7c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	68fa      	ldr	r2, [r7, #12]
 800b7ca:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b7cc:	683b      	ldr	r3, [r7, #0]
 800b7ce:	685a      	ldr	r2, [r3, #4]
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	697a      	ldr	r2, [r7, #20]
 800b7d8:	621a      	str	r2, [r3, #32]
}
 800b7da:	bf00      	nop
 800b7dc:	371c      	adds	r7, #28
 800b7de:	46bd      	mov	sp, r7
 800b7e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7e4:	4770      	bx	lr
 800b7e6:	bf00      	nop
 800b7e8:	40010000 	.word	0x40010000

0800b7ec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b7ec:	b480      	push	{r7}
 800b7ee:	b087      	sub	sp, #28
 800b7f0:	af00      	add	r7, sp, #0
 800b7f2:	6078      	str	r0, [r7, #4]
 800b7f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	6a1b      	ldr	r3, [r3, #32]
 800b7fa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	6a1b      	ldr	r3, [r3, #32]
 800b806:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	685b      	ldr	r3, [r3, #4]
 800b80c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	69db      	ldr	r3, [r3, #28]
 800b812:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b814:	68fb      	ldr	r3, [r7, #12]
 800b816:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b81a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b81c:	68fb      	ldr	r3, [r7, #12]
 800b81e:	f023 0303 	bic.w	r3, r3, #3
 800b822:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b824:	683b      	ldr	r3, [r7, #0]
 800b826:	681b      	ldr	r3, [r3, #0]
 800b828:	68fa      	ldr	r2, [r7, #12]
 800b82a:	4313      	orrs	r3, r2
 800b82c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b82e:	697b      	ldr	r3, [r7, #20]
 800b830:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800b834:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b836:	683b      	ldr	r3, [r7, #0]
 800b838:	689b      	ldr	r3, [r3, #8]
 800b83a:	021b      	lsls	r3, r3, #8
 800b83c:	697a      	ldr	r2, [r7, #20]
 800b83e:	4313      	orrs	r3, r2
 800b840:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	4a1d      	ldr	r2, [pc, #116]	; (800b8bc <TIM_OC3_SetConfig+0xd0>)
 800b846:	4293      	cmp	r3, r2
 800b848:	d10d      	bne.n	800b866 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b84a:	697b      	ldr	r3, [r7, #20]
 800b84c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b850:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b852:	683b      	ldr	r3, [r7, #0]
 800b854:	68db      	ldr	r3, [r3, #12]
 800b856:	021b      	lsls	r3, r3, #8
 800b858:	697a      	ldr	r2, [r7, #20]
 800b85a:	4313      	orrs	r3, r2
 800b85c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b85e:	697b      	ldr	r3, [r7, #20]
 800b860:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b864:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	4a14      	ldr	r2, [pc, #80]	; (800b8bc <TIM_OC3_SetConfig+0xd0>)
 800b86a:	4293      	cmp	r3, r2
 800b86c:	d113      	bne.n	800b896 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b86e:	693b      	ldr	r3, [r7, #16]
 800b870:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b874:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b876:	693b      	ldr	r3, [r7, #16]
 800b878:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b87c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b87e:	683b      	ldr	r3, [r7, #0]
 800b880:	695b      	ldr	r3, [r3, #20]
 800b882:	011b      	lsls	r3, r3, #4
 800b884:	693a      	ldr	r2, [r7, #16]
 800b886:	4313      	orrs	r3, r2
 800b888:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b88a:	683b      	ldr	r3, [r7, #0]
 800b88c:	699b      	ldr	r3, [r3, #24]
 800b88e:	011b      	lsls	r3, r3, #4
 800b890:	693a      	ldr	r2, [r7, #16]
 800b892:	4313      	orrs	r3, r2
 800b894:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	693a      	ldr	r2, [r7, #16]
 800b89a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	68fa      	ldr	r2, [r7, #12]
 800b8a0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b8a2:	683b      	ldr	r3, [r7, #0]
 800b8a4:	685a      	ldr	r2, [r3, #4]
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	697a      	ldr	r2, [r7, #20]
 800b8ae:	621a      	str	r2, [r3, #32]
}
 800b8b0:	bf00      	nop
 800b8b2:	371c      	adds	r7, #28
 800b8b4:	46bd      	mov	sp, r7
 800b8b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ba:	4770      	bx	lr
 800b8bc:	40010000 	.word	0x40010000

0800b8c0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b8c0:	b480      	push	{r7}
 800b8c2:	b087      	sub	sp, #28
 800b8c4:	af00      	add	r7, sp, #0
 800b8c6:	6078      	str	r0, [r7, #4]
 800b8c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	6a1b      	ldr	r3, [r3, #32]
 800b8ce:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	6a1b      	ldr	r3, [r3, #32]
 800b8da:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	685b      	ldr	r3, [r3, #4]
 800b8e0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	69db      	ldr	r3, [r3, #28]
 800b8e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b8e8:	68fb      	ldr	r3, [r7, #12]
 800b8ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b8ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b8f0:	68fb      	ldr	r3, [r7, #12]
 800b8f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b8f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b8f8:	683b      	ldr	r3, [r7, #0]
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	021b      	lsls	r3, r3, #8
 800b8fe:	68fa      	ldr	r2, [r7, #12]
 800b900:	4313      	orrs	r3, r2
 800b902:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b904:	693b      	ldr	r3, [r7, #16]
 800b906:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b90a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b90c:	683b      	ldr	r3, [r7, #0]
 800b90e:	689b      	ldr	r3, [r3, #8]
 800b910:	031b      	lsls	r3, r3, #12
 800b912:	693a      	ldr	r2, [r7, #16]
 800b914:	4313      	orrs	r3, r2
 800b916:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	4a10      	ldr	r2, [pc, #64]	; (800b95c <TIM_OC4_SetConfig+0x9c>)
 800b91c:	4293      	cmp	r3, r2
 800b91e:	d109      	bne.n	800b934 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b920:	697b      	ldr	r3, [r7, #20]
 800b922:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b926:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b928:	683b      	ldr	r3, [r7, #0]
 800b92a:	695b      	ldr	r3, [r3, #20]
 800b92c:	019b      	lsls	r3, r3, #6
 800b92e:	697a      	ldr	r2, [r7, #20]
 800b930:	4313      	orrs	r3, r2
 800b932:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	697a      	ldr	r2, [r7, #20]
 800b938:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	68fa      	ldr	r2, [r7, #12]
 800b93e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b940:	683b      	ldr	r3, [r7, #0]
 800b942:	685a      	ldr	r2, [r3, #4]
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	693a      	ldr	r2, [r7, #16]
 800b94c:	621a      	str	r2, [r3, #32]
}
 800b94e:	bf00      	nop
 800b950:	371c      	adds	r7, #28
 800b952:	46bd      	mov	sp, r7
 800b954:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b958:	4770      	bx	lr
 800b95a:	bf00      	nop
 800b95c:	40010000 	.word	0x40010000

0800b960 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b960:	b480      	push	{r7}
 800b962:	b087      	sub	sp, #28
 800b964:	af00      	add	r7, sp, #0
 800b966:	60f8      	str	r0, [r7, #12]
 800b968:	60b9      	str	r1, [r7, #8]
 800b96a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b96c:	68fb      	ldr	r3, [r7, #12]
 800b96e:	6a1b      	ldr	r3, [r3, #32]
 800b970:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b972:	68fb      	ldr	r3, [r7, #12]
 800b974:	6a1b      	ldr	r3, [r3, #32]
 800b976:	f023 0201 	bic.w	r2, r3, #1
 800b97a:	68fb      	ldr	r3, [r7, #12]
 800b97c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b97e:	68fb      	ldr	r3, [r7, #12]
 800b980:	699b      	ldr	r3, [r3, #24]
 800b982:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b984:	693b      	ldr	r3, [r7, #16]
 800b986:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b98a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	011b      	lsls	r3, r3, #4
 800b990:	693a      	ldr	r2, [r7, #16]
 800b992:	4313      	orrs	r3, r2
 800b994:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b996:	697b      	ldr	r3, [r7, #20]
 800b998:	f023 030a 	bic.w	r3, r3, #10
 800b99c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b99e:	697a      	ldr	r2, [r7, #20]
 800b9a0:	68bb      	ldr	r3, [r7, #8]
 800b9a2:	4313      	orrs	r3, r2
 800b9a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b9a6:	68fb      	ldr	r3, [r7, #12]
 800b9a8:	693a      	ldr	r2, [r7, #16]
 800b9aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b9ac:	68fb      	ldr	r3, [r7, #12]
 800b9ae:	697a      	ldr	r2, [r7, #20]
 800b9b0:	621a      	str	r2, [r3, #32]
}
 800b9b2:	bf00      	nop
 800b9b4:	371c      	adds	r7, #28
 800b9b6:	46bd      	mov	sp, r7
 800b9b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9bc:	4770      	bx	lr

0800b9be <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b9be:	b480      	push	{r7}
 800b9c0:	b087      	sub	sp, #28
 800b9c2:	af00      	add	r7, sp, #0
 800b9c4:	60f8      	str	r0, [r7, #12]
 800b9c6:	60b9      	str	r1, [r7, #8]
 800b9c8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b9ca:	68fb      	ldr	r3, [r7, #12]
 800b9cc:	6a1b      	ldr	r3, [r3, #32]
 800b9ce:	f023 0210 	bic.w	r2, r3, #16
 800b9d2:	68fb      	ldr	r3, [r7, #12]
 800b9d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b9d6:	68fb      	ldr	r3, [r7, #12]
 800b9d8:	699b      	ldr	r3, [r3, #24]
 800b9da:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b9dc:	68fb      	ldr	r3, [r7, #12]
 800b9de:	6a1b      	ldr	r3, [r3, #32]
 800b9e0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b9e2:	697b      	ldr	r3, [r7, #20]
 800b9e4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800b9e8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	031b      	lsls	r3, r3, #12
 800b9ee:	697a      	ldr	r2, [r7, #20]
 800b9f0:	4313      	orrs	r3, r2
 800b9f2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b9f4:	693b      	ldr	r3, [r7, #16]
 800b9f6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800b9fa:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b9fc:	68bb      	ldr	r3, [r7, #8]
 800b9fe:	011b      	lsls	r3, r3, #4
 800ba00:	693a      	ldr	r2, [r7, #16]
 800ba02:	4313      	orrs	r3, r2
 800ba04:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800ba06:	68fb      	ldr	r3, [r7, #12]
 800ba08:	697a      	ldr	r2, [r7, #20]
 800ba0a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ba0c:	68fb      	ldr	r3, [r7, #12]
 800ba0e:	693a      	ldr	r2, [r7, #16]
 800ba10:	621a      	str	r2, [r3, #32]
}
 800ba12:	bf00      	nop
 800ba14:	371c      	adds	r7, #28
 800ba16:	46bd      	mov	sp, r7
 800ba18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba1c:	4770      	bx	lr

0800ba1e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800ba1e:	b480      	push	{r7}
 800ba20:	b085      	sub	sp, #20
 800ba22:	af00      	add	r7, sp, #0
 800ba24:	6078      	str	r0, [r7, #4]
 800ba26:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	689b      	ldr	r3, [r3, #8]
 800ba2c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800ba2e:	68fb      	ldr	r3, [r7, #12]
 800ba30:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ba34:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800ba36:	683a      	ldr	r2, [r7, #0]
 800ba38:	68fb      	ldr	r3, [r7, #12]
 800ba3a:	4313      	orrs	r3, r2
 800ba3c:	f043 0307 	orr.w	r3, r3, #7
 800ba40:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	68fa      	ldr	r2, [r7, #12]
 800ba46:	609a      	str	r2, [r3, #8]
}
 800ba48:	bf00      	nop
 800ba4a:	3714      	adds	r7, #20
 800ba4c:	46bd      	mov	sp, r7
 800ba4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba52:	4770      	bx	lr

0800ba54 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800ba54:	b480      	push	{r7}
 800ba56:	b087      	sub	sp, #28
 800ba58:	af00      	add	r7, sp, #0
 800ba5a:	60f8      	str	r0, [r7, #12]
 800ba5c:	60b9      	str	r1, [r7, #8]
 800ba5e:	607a      	str	r2, [r7, #4]
 800ba60:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800ba62:	68fb      	ldr	r3, [r7, #12]
 800ba64:	689b      	ldr	r3, [r3, #8]
 800ba66:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ba68:	697b      	ldr	r3, [r7, #20]
 800ba6a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800ba6e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800ba70:	683b      	ldr	r3, [r7, #0]
 800ba72:	021a      	lsls	r2, r3, #8
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	431a      	orrs	r2, r3
 800ba78:	68bb      	ldr	r3, [r7, #8]
 800ba7a:	4313      	orrs	r3, r2
 800ba7c:	697a      	ldr	r2, [r7, #20]
 800ba7e:	4313      	orrs	r3, r2
 800ba80:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ba82:	68fb      	ldr	r3, [r7, #12]
 800ba84:	697a      	ldr	r2, [r7, #20]
 800ba86:	609a      	str	r2, [r3, #8]
}
 800ba88:	bf00      	nop
 800ba8a:	371c      	adds	r7, #28
 800ba8c:	46bd      	mov	sp, r7
 800ba8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba92:	4770      	bx	lr

0800ba94 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800ba94:	b480      	push	{r7}
 800ba96:	b087      	sub	sp, #28
 800ba98:	af00      	add	r7, sp, #0
 800ba9a:	60f8      	str	r0, [r7, #12]
 800ba9c:	60b9      	str	r1, [r7, #8]
 800ba9e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800baa0:	68bb      	ldr	r3, [r7, #8]
 800baa2:	f003 031f 	and.w	r3, r3, #31
 800baa6:	2201      	movs	r2, #1
 800baa8:	fa02 f303 	lsl.w	r3, r2, r3
 800baac:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800baae:	68fb      	ldr	r3, [r7, #12]
 800bab0:	6a1a      	ldr	r2, [r3, #32]
 800bab2:	697b      	ldr	r3, [r7, #20]
 800bab4:	43db      	mvns	r3, r3
 800bab6:	401a      	ands	r2, r3
 800bab8:	68fb      	ldr	r3, [r7, #12]
 800baba:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800babc:	68fb      	ldr	r3, [r7, #12]
 800babe:	6a1a      	ldr	r2, [r3, #32]
 800bac0:	68bb      	ldr	r3, [r7, #8]
 800bac2:	f003 031f 	and.w	r3, r3, #31
 800bac6:	6879      	ldr	r1, [r7, #4]
 800bac8:	fa01 f303 	lsl.w	r3, r1, r3
 800bacc:	431a      	orrs	r2, r3
 800bace:	68fb      	ldr	r3, [r7, #12]
 800bad0:	621a      	str	r2, [r3, #32]
}
 800bad2:	bf00      	nop
 800bad4:	371c      	adds	r7, #28
 800bad6:	46bd      	mov	sp, r7
 800bad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800badc:	4770      	bx	lr
	...

0800bae0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800bae0:	b480      	push	{r7}
 800bae2:	b085      	sub	sp, #20
 800bae4:	af00      	add	r7, sp, #0
 800bae6:	6078      	str	r0, [r7, #4]
 800bae8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800baf0:	2b01      	cmp	r3, #1
 800baf2:	d101      	bne.n	800baf8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800baf4:	2302      	movs	r3, #2
 800baf6:	e050      	b.n	800bb9a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	2201      	movs	r2, #1
 800bafc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	2202      	movs	r2, #2
 800bb04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	685b      	ldr	r3, [r3, #4]
 800bb0e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	681b      	ldr	r3, [r3, #0]
 800bb14:	689b      	ldr	r3, [r3, #8]
 800bb16:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800bb18:	68fb      	ldr	r3, [r7, #12]
 800bb1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bb1e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800bb20:	683b      	ldr	r3, [r7, #0]
 800bb22:	681b      	ldr	r3, [r3, #0]
 800bb24:	68fa      	ldr	r2, [r7, #12]
 800bb26:	4313      	orrs	r3, r2
 800bb28:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	681b      	ldr	r3, [r3, #0]
 800bb2e:	68fa      	ldr	r2, [r7, #12]
 800bb30:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	681b      	ldr	r3, [r3, #0]
 800bb36:	4a1c      	ldr	r2, [pc, #112]	; (800bba8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800bb38:	4293      	cmp	r3, r2
 800bb3a:	d018      	beq.n	800bb6e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	681b      	ldr	r3, [r3, #0]
 800bb40:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bb44:	d013      	beq.n	800bb6e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	681b      	ldr	r3, [r3, #0]
 800bb4a:	4a18      	ldr	r2, [pc, #96]	; (800bbac <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800bb4c:	4293      	cmp	r3, r2
 800bb4e:	d00e      	beq.n	800bb6e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	681b      	ldr	r3, [r3, #0]
 800bb54:	4a16      	ldr	r2, [pc, #88]	; (800bbb0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800bb56:	4293      	cmp	r3, r2
 800bb58:	d009      	beq.n	800bb6e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	681b      	ldr	r3, [r3, #0]
 800bb5e:	4a15      	ldr	r2, [pc, #84]	; (800bbb4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800bb60:	4293      	cmp	r3, r2
 800bb62:	d004      	beq.n	800bb6e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	681b      	ldr	r3, [r3, #0]
 800bb68:	4a13      	ldr	r2, [pc, #76]	; (800bbb8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800bb6a:	4293      	cmp	r3, r2
 800bb6c:	d10c      	bne.n	800bb88 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800bb6e:	68bb      	ldr	r3, [r7, #8]
 800bb70:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bb74:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800bb76:	683b      	ldr	r3, [r7, #0]
 800bb78:	685b      	ldr	r3, [r3, #4]
 800bb7a:	68ba      	ldr	r2, [r7, #8]
 800bb7c:	4313      	orrs	r3, r2
 800bb7e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	681b      	ldr	r3, [r3, #0]
 800bb84:	68ba      	ldr	r2, [r7, #8]
 800bb86:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	2201      	movs	r2, #1
 800bb8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	2200      	movs	r2, #0
 800bb94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800bb98:	2300      	movs	r3, #0
}
 800bb9a:	4618      	mov	r0, r3
 800bb9c:	3714      	adds	r7, #20
 800bb9e:	46bd      	mov	sp, r7
 800bba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bba4:	4770      	bx	lr
 800bba6:	bf00      	nop
 800bba8:	40010000 	.word	0x40010000
 800bbac:	40000400 	.word	0x40000400
 800bbb0:	40000800 	.word	0x40000800
 800bbb4:	40000c00 	.word	0x40000c00
 800bbb8:	40014000 	.word	0x40014000

0800bbbc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800bbbc:	b480      	push	{r7}
 800bbbe:	b083      	sub	sp, #12
 800bbc0:	af00      	add	r7, sp, #0
 800bbc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800bbc4:	bf00      	nop
 800bbc6:	370c      	adds	r7, #12
 800bbc8:	46bd      	mov	sp, r7
 800bbca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbce:	4770      	bx	lr

0800bbd0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800bbd0:	b480      	push	{r7}
 800bbd2:	b083      	sub	sp, #12
 800bbd4:	af00      	add	r7, sp, #0
 800bbd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800bbd8:	bf00      	nop
 800bbda:	370c      	adds	r7, #12
 800bbdc:	46bd      	mov	sp, r7
 800bbde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbe2:	4770      	bx	lr

0800bbe4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800bbe4:	b084      	sub	sp, #16
 800bbe6:	b580      	push	{r7, lr}
 800bbe8:	b084      	sub	sp, #16
 800bbea:	af00      	add	r7, sp, #0
 800bbec:	6078      	str	r0, [r7, #4]
 800bbee:	f107 001c 	add.w	r0, r7, #28
 800bbf2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800bbf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbf8:	2b01      	cmp	r3, #1
 800bbfa:	d122      	bne.n	800bc42 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bc00:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	68db      	ldr	r3, [r3, #12]
 800bc0c:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800bc10:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800bc14:	687a      	ldr	r2, [r7, #4]
 800bc16:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	68db      	ldr	r3, [r3, #12]
 800bc1c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800bc24:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bc26:	2b01      	cmp	r3, #1
 800bc28:	d105      	bne.n	800bc36 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	68db      	ldr	r3, [r3, #12]
 800bc2e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800bc36:	6878      	ldr	r0, [r7, #4]
 800bc38:	f001 fb1c 	bl	800d274 <USB_CoreReset>
 800bc3c:	4603      	mov	r3, r0
 800bc3e:	73fb      	strb	r3, [r7, #15]
 800bc40:	e01a      	b.n	800bc78 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	68db      	ldr	r3, [r3, #12]
 800bc46:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800bc4e:	6878      	ldr	r0, [r7, #4]
 800bc50:	f001 fb10 	bl	800d274 <USB_CoreReset>
 800bc54:	4603      	mov	r3, r0
 800bc56:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800bc58:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	d106      	bne.n	800bc6c <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bc62:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	639a      	str	r2, [r3, #56]	; 0x38
 800bc6a:	e005      	b.n	800bc78 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bc70:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800bc78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc7a:	2b01      	cmp	r3, #1
 800bc7c:	d10b      	bne.n	800bc96 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	689b      	ldr	r3, [r3, #8]
 800bc82:	f043 0206 	orr.w	r2, r3, #6
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	689b      	ldr	r3, [r3, #8]
 800bc8e:	f043 0220 	orr.w	r2, r3, #32
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800bc96:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc98:	4618      	mov	r0, r3
 800bc9a:	3710      	adds	r7, #16
 800bc9c:	46bd      	mov	sp, r7
 800bc9e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800bca2:	b004      	add	sp, #16
 800bca4:	4770      	bx	lr
	...

0800bca8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800bca8:	b480      	push	{r7}
 800bcaa:	b087      	sub	sp, #28
 800bcac:	af00      	add	r7, sp, #0
 800bcae:	60f8      	str	r0, [r7, #12]
 800bcb0:	60b9      	str	r1, [r7, #8]
 800bcb2:	4613      	mov	r3, r2
 800bcb4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800bcb6:	79fb      	ldrb	r3, [r7, #7]
 800bcb8:	2b02      	cmp	r3, #2
 800bcba:	d165      	bne.n	800bd88 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800bcbc:	68bb      	ldr	r3, [r7, #8]
 800bcbe:	4a41      	ldr	r2, [pc, #260]	; (800bdc4 <USB_SetTurnaroundTime+0x11c>)
 800bcc0:	4293      	cmp	r3, r2
 800bcc2:	d906      	bls.n	800bcd2 <USB_SetTurnaroundTime+0x2a>
 800bcc4:	68bb      	ldr	r3, [r7, #8]
 800bcc6:	4a40      	ldr	r2, [pc, #256]	; (800bdc8 <USB_SetTurnaroundTime+0x120>)
 800bcc8:	4293      	cmp	r3, r2
 800bcca:	d202      	bcs.n	800bcd2 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800bccc:	230f      	movs	r3, #15
 800bcce:	617b      	str	r3, [r7, #20]
 800bcd0:	e062      	b.n	800bd98 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800bcd2:	68bb      	ldr	r3, [r7, #8]
 800bcd4:	4a3c      	ldr	r2, [pc, #240]	; (800bdc8 <USB_SetTurnaroundTime+0x120>)
 800bcd6:	4293      	cmp	r3, r2
 800bcd8:	d306      	bcc.n	800bce8 <USB_SetTurnaroundTime+0x40>
 800bcda:	68bb      	ldr	r3, [r7, #8]
 800bcdc:	4a3b      	ldr	r2, [pc, #236]	; (800bdcc <USB_SetTurnaroundTime+0x124>)
 800bcde:	4293      	cmp	r3, r2
 800bce0:	d202      	bcs.n	800bce8 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800bce2:	230e      	movs	r3, #14
 800bce4:	617b      	str	r3, [r7, #20]
 800bce6:	e057      	b.n	800bd98 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800bce8:	68bb      	ldr	r3, [r7, #8]
 800bcea:	4a38      	ldr	r2, [pc, #224]	; (800bdcc <USB_SetTurnaroundTime+0x124>)
 800bcec:	4293      	cmp	r3, r2
 800bcee:	d306      	bcc.n	800bcfe <USB_SetTurnaroundTime+0x56>
 800bcf0:	68bb      	ldr	r3, [r7, #8]
 800bcf2:	4a37      	ldr	r2, [pc, #220]	; (800bdd0 <USB_SetTurnaroundTime+0x128>)
 800bcf4:	4293      	cmp	r3, r2
 800bcf6:	d202      	bcs.n	800bcfe <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800bcf8:	230d      	movs	r3, #13
 800bcfa:	617b      	str	r3, [r7, #20]
 800bcfc:	e04c      	b.n	800bd98 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800bcfe:	68bb      	ldr	r3, [r7, #8]
 800bd00:	4a33      	ldr	r2, [pc, #204]	; (800bdd0 <USB_SetTurnaroundTime+0x128>)
 800bd02:	4293      	cmp	r3, r2
 800bd04:	d306      	bcc.n	800bd14 <USB_SetTurnaroundTime+0x6c>
 800bd06:	68bb      	ldr	r3, [r7, #8]
 800bd08:	4a32      	ldr	r2, [pc, #200]	; (800bdd4 <USB_SetTurnaroundTime+0x12c>)
 800bd0a:	4293      	cmp	r3, r2
 800bd0c:	d802      	bhi.n	800bd14 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800bd0e:	230c      	movs	r3, #12
 800bd10:	617b      	str	r3, [r7, #20]
 800bd12:	e041      	b.n	800bd98 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800bd14:	68bb      	ldr	r3, [r7, #8]
 800bd16:	4a2f      	ldr	r2, [pc, #188]	; (800bdd4 <USB_SetTurnaroundTime+0x12c>)
 800bd18:	4293      	cmp	r3, r2
 800bd1a:	d906      	bls.n	800bd2a <USB_SetTurnaroundTime+0x82>
 800bd1c:	68bb      	ldr	r3, [r7, #8]
 800bd1e:	4a2e      	ldr	r2, [pc, #184]	; (800bdd8 <USB_SetTurnaroundTime+0x130>)
 800bd20:	4293      	cmp	r3, r2
 800bd22:	d802      	bhi.n	800bd2a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800bd24:	230b      	movs	r3, #11
 800bd26:	617b      	str	r3, [r7, #20]
 800bd28:	e036      	b.n	800bd98 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800bd2a:	68bb      	ldr	r3, [r7, #8]
 800bd2c:	4a2a      	ldr	r2, [pc, #168]	; (800bdd8 <USB_SetTurnaroundTime+0x130>)
 800bd2e:	4293      	cmp	r3, r2
 800bd30:	d906      	bls.n	800bd40 <USB_SetTurnaroundTime+0x98>
 800bd32:	68bb      	ldr	r3, [r7, #8]
 800bd34:	4a29      	ldr	r2, [pc, #164]	; (800bddc <USB_SetTurnaroundTime+0x134>)
 800bd36:	4293      	cmp	r3, r2
 800bd38:	d802      	bhi.n	800bd40 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800bd3a:	230a      	movs	r3, #10
 800bd3c:	617b      	str	r3, [r7, #20]
 800bd3e:	e02b      	b.n	800bd98 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800bd40:	68bb      	ldr	r3, [r7, #8]
 800bd42:	4a26      	ldr	r2, [pc, #152]	; (800bddc <USB_SetTurnaroundTime+0x134>)
 800bd44:	4293      	cmp	r3, r2
 800bd46:	d906      	bls.n	800bd56 <USB_SetTurnaroundTime+0xae>
 800bd48:	68bb      	ldr	r3, [r7, #8]
 800bd4a:	4a25      	ldr	r2, [pc, #148]	; (800bde0 <USB_SetTurnaroundTime+0x138>)
 800bd4c:	4293      	cmp	r3, r2
 800bd4e:	d202      	bcs.n	800bd56 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800bd50:	2309      	movs	r3, #9
 800bd52:	617b      	str	r3, [r7, #20]
 800bd54:	e020      	b.n	800bd98 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800bd56:	68bb      	ldr	r3, [r7, #8]
 800bd58:	4a21      	ldr	r2, [pc, #132]	; (800bde0 <USB_SetTurnaroundTime+0x138>)
 800bd5a:	4293      	cmp	r3, r2
 800bd5c:	d306      	bcc.n	800bd6c <USB_SetTurnaroundTime+0xc4>
 800bd5e:	68bb      	ldr	r3, [r7, #8]
 800bd60:	4a20      	ldr	r2, [pc, #128]	; (800bde4 <USB_SetTurnaroundTime+0x13c>)
 800bd62:	4293      	cmp	r3, r2
 800bd64:	d802      	bhi.n	800bd6c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800bd66:	2308      	movs	r3, #8
 800bd68:	617b      	str	r3, [r7, #20]
 800bd6a:	e015      	b.n	800bd98 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800bd6c:	68bb      	ldr	r3, [r7, #8]
 800bd6e:	4a1d      	ldr	r2, [pc, #116]	; (800bde4 <USB_SetTurnaroundTime+0x13c>)
 800bd70:	4293      	cmp	r3, r2
 800bd72:	d906      	bls.n	800bd82 <USB_SetTurnaroundTime+0xda>
 800bd74:	68bb      	ldr	r3, [r7, #8]
 800bd76:	4a1c      	ldr	r2, [pc, #112]	; (800bde8 <USB_SetTurnaroundTime+0x140>)
 800bd78:	4293      	cmp	r3, r2
 800bd7a:	d202      	bcs.n	800bd82 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800bd7c:	2307      	movs	r3, #7
 800bd7e:	617b      	str	r3, [r7, #20]
 800bd80:	e00a      	b.n	800bd98 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800bd82:	2306      	movs	r3, #6
 800bd84:	617b      	str	r3, [r7, #20]
 800bd86:	e007      	b.n	800bd98 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800bd88:	79fb      	ldrb	r3, [r7, #7]
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	d102      	bne.n	800bd94 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800bd8e:	2309      	movs	r3, #9
 800bd90:	617b      	str	r3, [r7, #20]
 800bd92:	e001      	b.n	800bd98 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800bd94:	2309      	movs	r3, #9
 800bd96:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800bd98:	68fb      	ldr	r3, [r7, #12]
 800bd9a:	68db      	ldr	r3, [r3, #12]
 800bd9c:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800bda0:	68fb      	ldr	r3, [r7, #12]
 800bda2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800bda4:	68fb      	ldr	r3, [r7, #12]
 800bda6:	68da      	ldr	r2, [r3, #12]
 800bda8:	697b      	ldr	r3, [r7, #20]
 800bdaa:	029b      	lsls	r3, r3, #10
 800bdac:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800bdb0:	431a      	orrs	r2, r3
 800bdb2:	68fb      	ldr	r3, [r7, #12]
 800bdb4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800bdb6:	2300      	movs	r3, #0
}
 800bdb8:	4618      	mov	r0, r3
 800bdba:	371c      	adds	r7, #28
 800bdbc:	46bd      	mov	sp, r7
 800bdbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdc2:	4770      	bx	lr
 800bdc4:	00d8acbf 	.word	0x00d8acbf
 800bdc8:	00e4e1c0 	.word	0x00e4e1c0
 800bdcc:	00f42400 	.word	0x00f42400
 800bdd0:	01067380 	.word	0x01067380
 800bdd4:	011a499f 	.word	0x011a499f
 800bdd8:	01312cff 	.word	0x01312cff
 800bddc:	014ca43f 	.word	0x014ca43f
 800bde0:	016e3600 	.word	0x016e3600
 800bde4:	01a6ab1f 	.word	0x01a6ab1f
 800bde8:	01e84800 	.word	0x01e84800

0800bdec <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800bdec:	b480      	push	{r7}
 800bdee:	b083      	sub	sp, #12
 800bdf0:	af00      	add	r7, sp, #0
 800bdf2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	689b      	ldr	r3, [r3, #8]
 800bdf8:	f043 0201 	orr.w	r2, r3, #1
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800be00:	2300      	movs	r3, #0
}
 800be02:	4618      	mov	r0, r3
 800be04:	370c      	adds	r7, #12
 800be06:	46bd      	mov	sp, r7
 800be08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be0c:	4770      	bx	lr

0800be0e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800be0e:	b480      	push	{r7}
 800be10:	b083      	sub	sp, #12
 800be12:	af00      	add	r7, sp, #0
 800be14:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	689b      	ldr	r3, [r3, #8]
 800be1a:	f023 0201 	bic.w	r2, r3, #1
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800be22:	2300      	movs	r3, #0
}
 800be24:	4618      	mov	r0, r3
 800be26:	370c      	adds	r7, #12
 800be28:	46bd      	mov	sp, r7
 800be2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be2e:	4770      	bx	lr

0800be30 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800be30:	b580      	push	{r7, lr}
 800be32:	b084      	sub	sp, #16
 800be34:	af00      	add	r7, sp, #0
 800be36:	6078      	str	r0, [r7, #4]
 800be38:	460b      	mov	r3, r1
 800be3a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800be3c:	2300      	movs	r3, #0
 800be3e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	68db      	ldr	r3, [r3, #12]
 800be44:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800be4c:	78fb      	ldrb	r3, [r7, #3]
 800be4e:	2b01      	cmp	r3, #1
 800be50:	d115      	bne.n	800be7e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	68db      	ldr	r3, [r3, #12]
 800be56:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800be5e:	2001      	movs	r0, #1
 800be60:	f7f9 fcc0 	bl	80057e4 <HAL_Delay>
      ms++;
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	3301      	adds	r3, #1
 800be68:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800be6a:	6878      	ldr	r0, [r7, #4]
 800be6c:	f001 f972 	bl	800d154 <USB_GetMode>
 800be70:	4603      	mov	r3, r0
 800be72:	2b01      	cmp	r3, #1
 800be74:	d01e      	beq.n	800beb4 <USB_SetCurrentMode+0x84>
 800be76:	68fb      	ldr	r3, [r7, #12]
 800be78:	2b31      	cmp	r3, #49	; 0x31
 800be7a:	d9f0      	bls.n	800be5e <USB_SetCurrentMode+0x2e>
 800be7c:	e01a      	b.n	800beb4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800be7e:	78fb      	ldrb	r3, [r7, #3]
 800be80:	2b00      	cmp	r3, #0
 800be82:	d115      	bne.n	800beb0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	68db      	ldr	r3, [r3, #12]
 800be88:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800be90:	2001      	movs	r0, #1
 800be92:	f7f9 fca7 	bl	80057e4 <HAL_Delay>
      ms++;
 800be96:	68fb      	ldr	r3, [r7, #12]
 800be98:	3301      	adds	r3, #1
 800be9a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800be9c:	6878      	ldr	r0, [r7, #4]
 800be9e:	f001 f959 	bl	800d154 <USB_GetMode>
 800bea2:	4603      	mov	r3, r0
 800bea4:	2b00      	cmp	r3, #0
 800bea6:	d005      	beq.n	800beb4 <USB_SetCurrentMode+0x84>
 800bea8:	68fb      	ldr	r3, [r7, #12]
 800beaa:	2b31      	cmp	r3, #49	; 0x31
 800beac:	d9f0      	bls.n	800be90 <USB_SetCurrentMode+0x60>
 800beae:	e001      	b.n	800beb4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800beb0:	2301      	movs	r3, #1
 800beb2:	e005      	b.n	800bec0 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800beb4:	68fb      	ldr	r3, [r7, #12]
 800beb6:	2b32      	cmp	r3, #50	; 0x32
 800beb8:	d101      	bne.n	800bebe <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800beba:	2301      	movs	r3, #1
 800bebc:	e000      	b.n	800bec0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800bebe:	2300      	movs	r3, #0
}
 800bec0:	4618      	mov	r0, r3
 800bec2:	3710      	adds	r7, #16
 800bec4:	46bd      	mov	sp, r7
 800bec6:	bd80      	pop	{r7, pc}

0800bec8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800bec8:	b084      	sub	sp, #16
 800beca:	b580      	push	{r7, lr}
 800becc:	b086      	sub	sp, #24
 800bece:	af00      	add	r7, sp, #0
 800bed0:	6078      	str	r0, [r7, #4]
 800bed2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800bed6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800beda:	2300      	movs	r3, #0
 800bedc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800bee2:	2300      	movs	r3, #0
 800bee4:	613b      	str	r3, [r7, #16]
 800bee6:	e009      	b.n	800befc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800bee8:	687a      	ldr	r2, [r7, #4]
 800beea:	693b      	ldr	r3, [r7, #16]
 800beec:	3340      	adds	r3, #64	; 0x40
 800beee:	009b      	lsls	r3, r3, #2
 800bef0:	4413      	add	r3, r2
 800bef2:	2200      	movs	r2, #0
 800bef4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800bef6:	693b      	ldr	r3, [r7, #16]
 800bef8:	3301      	adds	r3, #1
 800befa:	613b      	str	r3, [r7, #16]
 800befc:	693b      	ldr	r3, [r7, #16]
 800befe:	2b0e      	cmp	r3, #14
 800bf00:	d9f2      	bls.n	800bee8 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800bf02:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bf04:	2b00      	cmp	r3, #0
 800bf06:	d11c      	bne.n	800bf42 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800bf08:	68fb      	ldr	r3, [r7, #12]
 800bf0a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bf0e:	685b      	ldr	r3, [r3, #4]
 800bf10:	68fa      	ldr	r2, [r7, #12]
 800bf12:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800bf16:	f043 0302 	orr.w	r3, r3, #2
 800bf1a:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf20:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf2c:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf38:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	639a      	str	r2, [r3, #56]	; 0x38
 800bf40:	e00b      	b.n	800bf5a <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf46:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf52:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800bf5a:	68fb      	ldr	r3, [r7, #12]
 800bf5c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800bf60:	461a      	mov	r2, r3
 800bf62:	2300      	movs	r3, #0
 800bf64:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800bf66:	68fb      	ldr	r3, [r7, #12]
 800bf68:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bf6c:	4619      	mov	r1, r3
 800bf6e:	68fb      	ldr	r3, [r7, #12]
 800bf70:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bf74:	461a      	mov	r2, r3
 800bf76:	680b      	ldr	r3, [r1, #0]
 800bf78:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800bf7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf7c:	2b01      	cmp	r3, #1
 800bf7e:	d10c      	bne.n	800bf9a <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800bf80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf82:	2b00      	cmp	r3, #0
 800bf84:	d104      	bne.n	800bf90 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800bf86:	2100      	movs	r1, #0
 800bf88:	6878      	ldr	r0, [r7, #4]
 800bf8a:	f000 f945 	bl	800c218 <USB_SetDevSpeed>
 800bf8e:	e008      	b.n	800bfa2 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800bf90:	2101      	movs	r1, #1
 800bf92:	6878      	ldr	r0, [r7, #4]
 800bf94:	f000 f940 	bl	800c218 <USB_SetDevSpeed>
 800bf98:	e003      	b.n	800bfa2 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800bf9a:	2103      	movs	r1, #3
 800bf9c:	6878      	ldr	r0, [r7, #4]
 800bf9e:	f000 f93b 	bl	800c218 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800bfa2:	2110      	movs	r1, #16
 800bfa4:	6878      	ldr	r0, [r7, #4]
 800bfa6:	f000 f8f3 	bl	800c190 <USB_FlushTxFifo>
 800bfaa:	4603      	mov	r3, r0
 800bfac:	2b00      	cmp	r3, #0
 800bfae:	d001      	beq.n	800bfb4 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800bfb0:	2301      	movs	r3, #1
 800bfb2:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800bfb4:	6878      	ldr	r0, [r7, #4]
 800bfb6:	f000 f90f 	bl	800c1d8 <USB_FlushRxFifo>
 800bfba:	4603      	mov	r3, r0
 800bfbc:	2b00      	cmp	r3, #0
 800bfbe:	d001      	beq.n	800bfc4 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800bfc0:	2301      	movs	r3, #1
 800bfc2:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800bfc4:	68fb      	ldr	r3, [r7, #12]
 800bfc6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bfca:	461a      	mov	r2, r3
 800bfcc:	2300      	movs	r3, #0
 800bfce:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800bfd0:	68fb      	ldr	r3, [r7, #12]
 800bfd2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bfd6:	461a      	mov	r2, r3
 800bfd8:	2300      	movs	r3, #0
 800bfda:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800bfdc:	68fb      	ldr	r3, [r7, #12]
 800bfde:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bfe2:	461a      	mov	r2, r3
 800bfe4:	2300      	movs	r3, #0
 800bfe6:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800bfe8:	2300      	movs	r3, #0
 800bfea:	613b      	str	r3, [r7, #16]
 800bfec:	e043      	b.n	800c076 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800bfee:	693b      	ldr	r3, [r7, #16]
 800bff0:	015a      	lsls	r2, r3, #5
 800bff2:	68fb      	ldr	r3, [r7, #12]
 800bff4:	4413      	add	r3, r2
 800bff6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bffa:	681b      	ldr	r3, [r3, #0]
 800bffc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c000:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c004:	d118      	bne.n	800c038 <USB_DevInit+0x170>
    {
      if (i == 0U)
 800c006:	693b      	ldr	r3, [r7, #16]
 800c008:	2b00      	cmp	r3, #0
 800c00a:	d10a      	bne.n	800c022 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800c00c:	693b      	ldr	r3, [r7, #16]
 800c00e:	015a      	lsls	r2, r3, #5
 800c010:	68fb      	ldr	r3, [r7, #12]
 800c012:	4413      	add	r3, r2
 800c014:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c018:	461a      	mov	r2, r3
 800c01a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800c01e:	6013      	str	r3, [r2, #0]
 800c020:	e013      	b.n	800c04a <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800c022:	693b      	ldr	r3, [r7, #16]
 800c024:	015a      	lsls	r2, r3, #5
 800c026:	68fb      	ldr	r3, [r7, #12]
 800c028:	4413      	add	r3, r2
 800c02a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c02e:	461a      	mov	r2, r3
 800c030:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800c034:	6013      	str	r3, [r2, #0]
 800c036:	e008      	b.n	800c04a <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800c038:	693b      	ldr	r3, [r7, #16]
 800c03a:	015a      	lsls	r2, r3, #5
 800c03c:	68fb      	ldr	r3, [r7, #12]
 800c03e:	4413      	add	r3, r2
 800c040:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c044:	461a      	mov	r2, r3
 800c046:	2300      	movs	r3, #0
 800c048:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800c04a:	693b      	ldr	r3, [r7, #16]
 800c04c:	015a      	lsls	r2, r3, #5
 800c04e:	68fb      	ldr	r3, [r7, #12]
 800c050:	4413      	add	r3, r2
 800c052:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c056:	461a      	mov	r2, r3
 800c058:	2300      	movs	r3, #0
 800c05a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800c05c:	693b      	ldr	r3, [r7, #16]
 800c05e:	015a      	lsls	r2, r3, #5
 800c060:	68fb      	ldr	r3, [r7, #12]
 800c062:	4413      	add	r3, r2
 800c064:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c068:	461a      	mov	r2, r3
 800c06a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800c06e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c070:	693b      	ldr	r3, [r7, #16]
 800c072:	3301      	adds	r3, #1
 800c074:	613b      	str	r3, [r7, #16]
 800c076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c078:	693a      	ldr	r2, [r7, #16]
 800c07a:	429a      	cmp	r2, r3
 800c07c:	d3b7      	bcc.n	800bfee <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c07e:	2300      	movs	r3, #0
 800c080:	613b      	str	r3, [r7, #16]
 800c082:	e043      	b.n	800c10c <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c084:	693b      	ldr	r3, [r7, #16]
 800c086:	015a      	lsls	r2, r3, #5
 800c088:	68fb      	ldr	r3, [r7, #12]
 800c08a:	4413      	add	r3, r2
 800c08c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c090:	681b      	ldr	r3, [r3, #0]
 800c092:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c096:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c09a:	d118      	bne.n	800c0ce <USB_DevInit+0x206>
    {
      if (i == 0U)
 800c09c:	693b      	ldr	r3, [r7, #16]
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	d10a      	bne.n	800c0b8 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800c0a2:	693b      	ldr	r3, [r7, #16]
 800c0a4:	015a      	lsls	r2, r3, #5
 800c0a6:	68fb      	ldr	r3, [r7, #12]
 800c0a8:	4413      	add	r3, r2
 800c0aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c0ae:	461a      	mov	r2, r3
 800c0b0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800c0b4:	6013      	str	r3, [r2, #0]
 800c0b6:	e013      	b.n	800c0e0 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800c0b8:	693b      	ldr	r3, [r7, #16]
 800c0ba:	015a      	lsls	r2, r3, #5
 800c0bc:	68fb      	ldr	r3, [r7, #12]
 800c0be:	4413      	add	r3, r2
 800c0c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c0c4:	461a      	mov	r2, r3
 800c0c6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800c0ca:	6013      	str	r3, [r2, #0]
 800c0cc:	e008      	b.n	800c0e0 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800c0ce:	693b      	ldr	r3, [r7, #16]
 800c0d0:	015a      	lsls	r2, r3, #5
 800c0d2:	68fb      	ldr	r3, [r7, #12]
 800c0d4:	4413      	add	r3, r2
 800c0d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c0da:	461a      	mov	r2, r3
 800c0dc:	2300      	movs	r3, #0
 800c0de:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800c0e0:	693b      	ldr	r3, [r7, #16]
 800c0e2:	015a      	lsls	r2, r3, #5
 800c0e4:	68fb      	ldr	r3, [r7, #12]
 800c0e6:	4413      	add	r3, r2
 800c0e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c0ec:	461a      	mov	r2, r3
 800c0ee:	2300      	movs	r3, #0
 800c0f0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800c0f2:	693b      	ldr	r3, [r7, #16]
 800c0f4:	015a      	lsls	r2, r3, #5
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	4413      	add	r3, r2
 800c0fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c0fe:	461a      	mov	r2, r3
 800c100:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800c104:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c106:	693b      	ldr	r3, [r7, #16]
 800c108:	3301      	adds	r3, #1
 800c10a:	613b      	str	r3, [r7, #16]
 800c10c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c10e:	693a      	ldr	r2, [r7, #16]
 800c110:	429a      	cmp	r2, r3
 800c112:	d3b7      	bcc.n	800c084 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800c114:	68fb      	ldr	r3, [r7, #12]
 800c116:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c11a:	691b      	ldr	r3, [r3, #16]
 800c11c:	68fa      	ldr	r2, [r7, #12]
 800c11e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c122:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c126:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	2200      	movs	r2, #0
 800c12c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800c134:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800c136:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c138:	2b00      	cmp	r3, #0
 800c13a:	d105      	bne.n	800c148 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	699b      	ldr	r3, [r3, #24]
 800c140:	f043 0210 	orr.w	r2, r3, #16
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	699a      	ldr	r2, [r3, #24]
 800c14c:	4b0f      	ldr	r3, [pc, #60]	; (800c18c <USB_DevInit+0x2c4>)
 800c14e:	4313      	orrs	r3, r2
 800c150:	687a      	ldr	r2, [r7, #4]
 800c152:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800c154:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c156:	2b00      	cmp	r3, #0
 800c158:	d005      	beq.n	800c166 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	699b      	ldr	r3, [r3, #24]
 800c15e:	f043 0208 	orr.w	r2, r3, #8
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800c166:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c168:	2b01      	cmp	r3, #1
 800c16a:	d107      	bne.n	800c17c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	699b      	ldr	r3, [r3, #24]
 800c170:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800c174:	f043 0304 	orr.w	r3, r3, #4
 800c178:	687a      	ldr	r2, [r7, #4]
 800c17a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800c17c:	7dfb      	ldrb	r3, [r7, #23]
}
 800c17e:	4618      	mov	r0, r3
 800c180:	3718      	adds	r7, #24
 800c182:	46bd      	mov	sp, r7
 800c184:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c188:	b004      	add	sp, #16
 800c18a:	4770      	bx	lr
 800c18c:	803c3800 	.word	0x803c3800

0800c190 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800c190:	b480      	push	{r7}
 800c192:	b085      	sub	sp, #20
 800c194:	af00      	add	r7, sp, #0
 800c196:	6078      	str	r0, [r7, #4]
 800c198:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800c19a:	2300      	movs	r3, #0
 800c19c:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800c19e:	683b      	ldr	r3, [r7, #0]
 800c1a0:	019b      	lsls	r3, r3, #6
 800c1a2:	f043 0220 	orr.w	r2, r3, #32
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800c1aa:	68fb      	ldr	r3, [r7, #12]
 800c1ac:	3301      	adds	r3, #1
 800c1ae:	60fb      	str	r3, [r7, #12]
 800c1b0:	4a08      	ldr	r2, [pc, #32]	; (800c1d4 <USB_FlushTxFifo+0x44>)
 800c1b2:	4293      	cmp	r3, r2
 800c1b4:	d901      	bls.n	800c1ba <USB_FlushTxFifo+0x2a>
    {
      return HAL_TIMEOUT;
 800c1b6:	2303      	movs	r3, #3
 800c1b8:	e006      	b.n	800c1c8 <USB_FlushTxFifo+0x38>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	691b      	ldr	r3, [r3, #16]
 800c1be:	f003 0320 	and.w	r3, r3, #32
 800c1c2:	2b20      	cmp	r3, #32
 800c1c4:	d0f1      	beq.n	800c1aa <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800c1c6:	2300      	movs	r3, #0
}
 800c1c8:	4618      	mov	r0, r3
 800c1ca:	3714      	adds	r7, #20
 800c1cc:	46bd      	mov	sp, r7
 800c1ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1d2:	4770      	bx	lr
 800c1d4:	00030d40 	.word	0x00030d40

0800c1d8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800c1d8:	b480      	push	{r7}
 800c1da:	b085      	sub	sp, #20
 800c1dc:	af00      	add	r7, sp, #0
 800c1de:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800c1e0:	2300      	movs	r3, #0
 800c1e2:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	2210      	movs	r2, #16
 800c1e8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800c1ea:	68fb      	ldr	r3, [r7, #12]
 800c1ec:	3301      	adds	r3, #1
 800c1ee:	60fb      	str	r3, [r7, #12]
 800c1f0:	4a08      	ldr	r2, [pc, #32]	; (800c214 <USB_FlushRxFifo+0x3c>)
 800c1f2:	4293      	cmp	r3, r2
 800c1f4:	d901      	bls.n	800c1fa <USB_FlushRxFifo+0x22>
    {
      return HAL_TIMEOUT;
 800c1f6:	2303      	movs	r3, #3
 800c1f8:	e006      	b.n	800c208 <USB_FlushRxFifo+0x30>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	691b      	ldr	r3, [r3, #16]
 800c1fe:	f003 0310 	and.w	r3, r3, #16
 800c202:	2b10      	cmp	r3, #16
 800c204:	d0f1      	beq.n	800c1ea <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800c206:	2300      	movs	r3, #0
}
 800c208:	4618      	mov	r0, r3
 800c20a:	3714      	adds	r7, #20
 800c20c:	46bd      	mov	sp, r7
 800c20e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c212:	4770      	bx	lr
 800c214:	00030d40 	.word	0x00030d40

0800c218 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800c218:	b480      	push	{r7}
 800c21a:	b085      	sub	sp, #20
 800c21c:	af00      	add	r7, sp, #0
 800c21e:	6078      	str	r0, [r7, #4]
 800c220:	460b      	mov	r3, r1
 800c222:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800c228:	68fb      	ldr	r3, [r7, #12]
 800c22a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c22e:	681a      	ldr	r2, [r3, #0]
 800c230:	78fb      	ldrb	r3, [r7, #3]
 800c232:	68f9      	ldr	r1, [r7, #12]
 800c234:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c238:	4313      	orrs	r3, r2
 800c23a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800c23c:	2300      	movs	r3, #0
}
 800c23e:	4618      	mov	r0, r3
 800c240:	3714      	adds	r7, #20
 800c242:	46bd      	mov	sp, r7
 800c244:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c248:	4770      	bx	lr

0800c24a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800c24a:	b480      	push	{r7}
 800c24c:	b087      	sub	sp, #28
 800c24e:	af00      	add	r7, sp, #0
 800c250:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800c256:	693b      	ldr	r3, [r7, #16]
 800c258:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c25c:	689b      	ldr	r3, [r3, #8]
 800c25e:	f003 0306 	and.w	r3, r3, #6
 800c262:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800c264:	68fb      	ldr	r3, [r7, #12]
 800c266:	2b00      	cmp	r3, #0
 800c268:	d102      	bne.n	800c270 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800c26a:	2300      	movs	r3, #0
 800c26c:	75fb      	strb	r3, [r7, #23]
 800c26e:	e00a      	b.n	800c286 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800c270:	68fb      	ldr	r3, [r7, #12]
 800c272:	2b02      	cmp	r3, #2
 800c274:	d002      	beq.n	800c27c <USB_GetDevSpeed+0x32>
 800c276:	68fb      	ldr	r3, [r7, #12]
 800c278:	2b06      	cmp	r3, #6
 800c27a:	d102      	bne.n	800c282 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800c27c:	2302      	movs	r3, #2
 800c27e:	75fb      	strb	r3, [r7, #23]
 800c280:	e001      	b.n	800c286 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800c282:	230f      	movs	r3, #15
 800c284:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800c286:	7dfb      	ldrb	r3, [r7, #23]
}
 800c288:	4618      	mov	r0, r3
 800c28a:	371c      	adds	r7, #28
 800c28c:	46bd      	mov	sp, r7
 800c28e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c292:	4770      	bx	lr

0800c294 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800c294:	b480      	push	{r7}
 800c296:	b085      	sub	sp, #20
 800c298:	af00      	add	r7, sp, #0
 800c29a:	6078      	str	r0, [r7, #4]
 800c29c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c2a2:	683b      	ldr	r3, [r7, #0]
 800c2a4:	781b      	ldrb	r3, [r3, #0]
 800c2a6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c2a8:	683b      	ldr	r3, [r7, #0]
 800c2aa:	785b      	ldrb	r3, [r3, #1]
 800c2ac:	2b01      	cmp	r3, #1
 800c2ae:	d13a      	bne.n	800c326 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800c2b0:	68fb      	ldr	r3, [r7, #12]
 800c2b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c2b6:	69da      	ldr	r2, [r3, #28]
 800c2b8:	683b      	ldr	r3, [r7, #0]
 800c2ba:	781b      	ldrb	r3, [r3, #0]
 800c2bc:	f003 030f 	and.w	r3, r3, #15
 800c2c0:	2101      	movs	r1, #1
 800c2c2:	fa01 f303 	lsl.w	r3, r1, r3
 800c2c6:	b29b      	uxth	r3, r3
 800c2c8:	68f9      	ldr	r1, [r7, #12]
 800c2ca:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c2ce:	4313      	orrs	r3, r2
 800c2d0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800c2d2:	68bb      	ldr	r3, [r7, #8]
 800c2d4:	015a      	lsls	r2, r3, #5
 800c2d6:	68fb      	ldr	r3, [r7, #12]
 800c2d8:	4413      	add	r3, r2
 800c2da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c2de:	681b      	ldr	r3, [r3, #0]
 800c2e0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c2e4:	2b00      	cmp	r3, #0
 800c2e6:	d155      	bne.n	800c394 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800c2e8:	68bb      	ldr	r3, [r7, #8]
 800c2ea:	015a      	lsls	r2, r3, #5
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	4413      	add	r3, r2
 800c2f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c2f4:	681a      	ldr	r2, [r3, #0]
 800c2f6:	683b      	ldr	r3, [r7, #0]
 800c2f8:	689b      	ldr	r3, [r3, #8]
 800c2fa:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800c2fe:	683b      	ldr	r3, [r7, #0]
 800c300:	78db      	ldrb	r3, [r3, #3]
 800c302:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800c304:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800c306:	68bb      	ldr	r3, [r7, #8]
 800c308:	059b      	lsls	r3, r3, #22
 800c30a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800c30c:	4313      	orrs	r3, r2
 800c30e:	68ba      	ldr	r2, [r7, #8]
 800c310:	0151      	lsls	r1, r2, #5
 800c312:	68fa      	ldr	r2, [r7, #12]
 800c314:	440a      	add	r2, r1
 800c316:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c31a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c31e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c322:	6013      	str	r3, [r2, #0]
 800c324:	e036      	b.n	800c394 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800c326:	68fb      	ldr	r3, [r7, #12]
 800c328:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c32c:	69da      	ldr	r2, [r3, #28]
 800c32e:	683b      	ldr	r3, [r7, #0]
 800c330:	781b      	ldrb	r3, [r3, #0]
 800c332:	f003 030f 	and.w	r3, r3, #15
 800c336:	2101      	movs	r1, #1
 800c338:	fa01 f303 	lsl.w	r3, r1, r3
 800c33c:	041b      	lsls	r3, r3, #16
 800c33e:	68f9      	ldr	r1, [r7, #12]
 800c340:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c344:	4313      	orrs	r3, r2
 800c346:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800c348:	68bb      	ldr	r3, [r7, #8]
 800c34a:	015a      	lsls	r2, r3, #5
 800c34c:	68fb      	ldr	r3, [r7, #12]
 800c34e:	4413      	add	r3, r2
 800c350:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c354:	681b      	ldr	r3, [r3, #0]
 800c356:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c35a:	2b00      	cmp	r3, #0
 800c35c:	d11a      	bne.n	800c394 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800c35e:	68bb      	ldr	r3, [r7, #8]
 800c360:	015a      	lsls	r2, r3, #5
 800c362:	68fb      	ldr	r3, [r7, #12]
 800c364:	4413      	add	r3, r2
 800c366:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c36a:	681a      	ldr	r2, [r3, #0]
 800c36c:	683b      	ldr	r3, [r7, #0]
 800c36e:	689b      	ldr	r3, [r3, #8]
 800c370:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800c374:	683b      	ldr	r3, [r7, #0]
 800c376:	78db      	ldrb	r3, [r3, #3]
 800c378:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800c37a:	430b      	orrs	r3, r1
 800c37c:	4313      	orrs	r3, r2
 800c37e:	68ba      	ldr	r2, [r7, #8]
 800c380:	0151      	lsls	r1, r2, #5
 800c382:	68fa      	ldr	r2, [r7, #12]
 800c384:	440a      	add	r2, r1
 800c386:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c38a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c38e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c392:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800c394:	2300      	movs	r3, #0
}
 800c396:	4618      	mov	r0, r3
 800c398:	3714      	adds	r7, #20
 800c39a:	46bd      	mov	sp, r7
 800c39c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3a0:	4770      	bx	lr
	...

0800c3a4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800c3a4:	b480      	push	{r7}
 800c3a6:	b085      	sub	sp, #20
 800c3a8:	af00      	add	r7, sp, #0
 800c3aa:	6078      	str	r0, [r7, #4]
 800c3ac:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c3b2:	683b      	ldr	r3, [r7, #0]
 800c3b4:	781b      	ldrb	r3, [r3, #0]
 800c3b6:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800c3b8:	683b      	ldr	r3, [r7, #0]
 800c3ba:	785b      	ldrb	r3, [r3, #1]
 800c3bc:	2b01      	cmp	r3, #1
 800c3be:	d161      	bne.n	800c484 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800c3c0:	68bb      	ldr	r3, [r7, #8]
 800c3c2:	015a      	lsls	r2, r3, #5
 800c3c4:	68fb      	ldr	r3, [r7, #12]
 800c3c6:	4413      	add	r3, r2
 800c3c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c3cc:	681b      	ldr	r3, [r3, #0]
 800c3ce:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c3d2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c3d6:	d11f      	bne.n	800c418 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800c3d8:	68bb      	ldr	r3, [r7, #8]
 800c3da:	015a      	lsls	r2, r3, #5
 800c3dc:	68fb      	ldr	r3, [r7, #12]
 800c3de:	4413      	add	r3, r2
 800c3e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c3e4:	681b      	ldr	r3, [r3, #0]
 800c3e6:	68ba      	ldr	r2, [r7, #8]
 800c3e8:	0151      	lsls	r1, r2, #5
 800c3ea:	68fa      	ldr	r2, [r7, #12]
 800c3ec:	440a      	add	r2, r1
 800c3ee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c3f2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800c3f6:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800c3f8:	68bb      	ldr	r3, [r7, #8]
 800c3fa:	015a      	lsls	r2, r3, #5
 800c3fc:	68fb      	ldr	r3, [r7, #12]
 800c3fe:	4413      	add	r3, r2
 800c400:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c404:	681b      	ldr	r3, [r3, #0]
 800c406:	68ba      	ldr	r2, [r7, #8]
 800c408:	0151      	lsls	r1, r2, #5
 800c40a:	68fa      	ldr	r2, [r7, #12]
 800c40c:	440a      	add	r2, r1
 800c40e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c412:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800c416:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800c418:	68fb      	ldr	r3, [r7, #12]
 800c41a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c41e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c420:	683b      	ldr	r3, [r7, #0]
 800c422:	781b      	ldrb	r3, [r3, #0]
 800c424:	f003 030f 	and.w	r3, r3, #15
 800c428:	2101      	movs	r1, #1
 800c42a:	fa01 f303 	lsl.w	r3, r1, r3
 800c42e:	b29b      	uxth	r3, r3
 800c430:	43db      	mvns	r3, r3
 800c432:	68f9      	ldr	r1, [r7, #12]
 800c434:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c438:	4013      	ands	r3, r2
 800c43a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800c43c:	68fb      	ldr	r3, [r7, #12]
 800c43e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c442:	69da      	ldr	r2, [r3, #28]
 800c444:	683b      	ldr	r3, [r7, #0]
 800c446:	781b      	ldrb	r3, [r3, #0]
 800c448:	f003 030f 	and.w	r3, r3, #15
 800c44c:	2101      	movs	r1, #1
 800c44e:	fa01 f303 	lsl.w	r3, r1, r3
 800c452:	b29b      	uxth	r3, r3
 800c454:	43db      	mvns	r3, r3
 800c456:	68f9      	ldr	r1, [r7, #12]
 800c458:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c45c:	4013      	ands	r3, r2
 800c45e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800c460:	68bb      	ldr	r3, [r7, #8]
 800c462:	015a      	lsls	r2, r3, #5
 800c464:	68fb      	ldr	r3, [r7, #12]
 800c466:	4413      	add	r3, r2
 800c468:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c46c:	681a      	ldr	r2, [r3, #0]
 800c46e:	68bb      	ldr	r3, [r7, #8]
 800c470:	0159      	lsls	r1, r3, #5
 800c472:	68fb      	ldr	r3, [r7, #12]
 800c474:	440b      	add	r3, r1
 800c476:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c47a:	4619      	mov	r1, r3
 800c47c:	4b35      	ldr	r3, [pc, #212]	; (800c554 <USB_DeactivateEndpoint+0x1b0>)
 800c47e:	4013      	ands	r3, r2
 800c480:	600b      	str	r3, [r1, #0]
 800c482:	e060      	b.n	800c546 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c484:	68bb      	ldr	r3, [r7, #8]
 800c486:	015a      	lsls	r2, r3, #5
 800c488:	68fb      	ldr	r3, [r7, #12]
 800c48a:	4413      	add	r3, r2
 800c48c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c490:	681b      	ldr	r3, [r3, #0]
 800c492:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c496:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c49a:	d11f      	bne.n	800c4dc <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800c49c:	68bb      	ldr	r3, [r7, #8]
 800c49e:	015a      	lsls	r2, r3, #5
 800c4a0:	68fb      	ldr	r3, [r7, #12]
 800c4a2:	4413      	add	r3, r2
 800c4a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c4a8:	681b      	ldr	r3, [r3, #0]
 800c4aa:	68ba      	ldr	r2, [r7, #8]
 800c4ac:	0151      	lsls	r1, r2, #5
 800c4ae:	68fa      	ldr	r2, [r7, #12]
 800c4b0:	440a      	add	r2, r1
 800c4b2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c4b6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800c4ba:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800c4bc:	68bb      	ldr	r3, [r7, #8]
 800c4be:	015a      	lsls	r2, r3, #5
 800c4c0:	68fb      	ldr	r3, [r7, #12]
 800c4c2:	4413      	add	r3, r2
 800c4c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c4c8:	681b      	ldr	r3, [r3, #0]
 800c4ca:	68ba      	ldr	r2, [r7, #8]
 800c4cc:	0151      	lsls	r1, r2, #5
 800c4ce:	68fa      	ldr	r2, [r7, #12]
 800c4d0:	440a      	add	r2, r1
 800c4d2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c4d6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800c4da:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800c4dc:	68fb      	ldr	r3, [r7, #12]
 800c4de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c4e2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c4e4:	683b      	ldr	r3, [r7, #0]
 800c4e6:	781b      	ldrb	r3, [r3, #0]
 800c4e8:	f003 030f 	and.w	r3, r3, #15
 800c4ec:	2101      	movs	r1, #1
 800c4ee:	fa01 f303 	lsl.w	r3, r1, r3
 800c4f2:	041b      	lsls	r3, r3, #16
 800c4f4:	43db      	mvns	r3, r3
 800c4f6:	68f9      	ldr	r1, [r7, #12]
 800c4f8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c4fc:	4013      	ands	r3, r2
 800c4fe:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800c500:	68fb      	ldr	r3, [r7, #12]
 800c502:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c506:	69da      	ldr	r2, [r3, #28]
 800c508:	683b      	ldr	r3, [r7, #0]
 800c50a:	781b      	ldrb	r3, [r3, #0]
 800c50c:	f003 030f 	and.w	r3, r3, #15
 800c510:	2101      	movs	r1, #1
 800c512:	fa01 f303 	lsl.w	r3, r1, r3
 800c516:	041b      	lsls	r3, r3, #16
 800c518:	43db      	mvns	r3, r3
 800c51a:	68f9      	ldr	r1, [r7, #12]
 800c51c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c520:	4013      	ands	r3, r2
 800c522:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800c524:	68bb      	ldr	r3, [r7, #8]
 800c526:	015a      	lsls	r2, r3, #5
 800c528:	68fb      	ldr	r3, [r7, #12]
 800c52a:	4413      	add	r3, r2
 800c52c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c530:	681a      	ldr	r2, [r3, #0]
 800c532:	68bb      	ldr	r3, [r7, #8]
 800c534:	0159      	lsls	r1, r3, #5
 800c536:	68fb      	ldr	r3, [r7, #12]
 800c538:	440b      	add	r3, r1
 800c53a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c53e:	4619      	mov	r1, r3
 800c540:	4b05      	ldr	r3, [pc, #20]	; (800c558 <USB_DeactivateEndpoint+0x1b4>)
 800c542:	4013      	ands	r3, r2
 800c544:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800c546:	2300      	movs	r3, #0
}
 800c548:	4618      	mov	r0, r3
 800c54a:	3714      	adds	r7, #20
 800c54c:	46bd      	mov	sp, r7
 800c54e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c552:	4770      	bx	lr
 800c554:	ec337800 	.word	0xec337800
 800c558:	eff37800 	.word	0xeff37800

0800c55c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800c55c:	b580      	push	{r7, lr}
 800c55e:	b08a      	sub	sp, #40	; 0x28
 800c560:	af02      	add	r7, sp, #8
 800c562:	60f8      	str	r0, [r7, #12]
 800c564:	60b9      	str	r1, [r7, #8]
 800c566:	4613      	mov	r3, r2
 800c568:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c56a:	68fb      	ldr	r3, [r7, #12]
 800c56c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800c56e:	68bb      	ldr	r3, [r7, #8]
 800c570:	781b      	ldrb	r3, [r3, #0]
 800c572:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800c574:	68bb      	ldr	r3, [r7, #8]
 800c576:	785b      	ldrb	r3, [r3, #1]
 800c578:	2b01      	cmp	r3, #1
 800c57a:	f040 815c 	bne.w	800c836 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800c57e:	68bb      	ldr	r3, [r7, #8]
 800c580:	695b      	ldr	r3, [r3, #20]
 800c582:	2b00      	cmp	r3, #0
 800c584:	d132      	bne.n	800c5ec <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800c586:	69bb      	ldr	r3, [r7, #24]
 800c588:	015a      	lsls	r2, r3, #5
 800c58a:	69fb      	ldr	r3, [r7, #28]
 800c58c:	4413      	add	r3, r2
 800c58e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c592:	691b      	ldr	r3, [r3, #16]
 800c594:	69ba      	ldr	r2, [r7, #24]
 800c596:	0151      	lsls	r1, r2, #5
 800c598:	69fa      	ldr	r2, [r7, #28]
 800c59a:	440a      	add	r2, r1
 800c59c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c5a0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c5a4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c5a8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800c5aa:	69bb      	ldr	r3, [r7, #24]
 800c5ac:	015a      	lsls	r2, r3, #5
 800c5ae:	69fb      	ldr	r3, [r7, #28]
 800c5b0:	4413      	add	r3, r2
 800c5b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c5b6:	691b      	ldr	r3, [r3, #16]
 800c5b8:	69ba      	ldr	r2, [r7, #24]
 800c5ba:	0151      	lsls	r1, r2, #5
 800c5bc:	69fa      	ldr	r2, [r7, #28]
 800c5be:	440a      	add	r2, r1
 800c5c0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c5c4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c5c8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c5ca:	69bb      	ldr	r3, [r7, #24]
 800c5cc:	015a      	lsls	r2, r3, #5
 800c5ce:	69fb      	ldr	r3, [r7, #28]
 800c5d0:	4413      	add	r3, r2
 800c5d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c5d6:	691b      	ldr	r3, [r3, #16]
 800c5d8:	69ba      	ldr	r2, [r7, #24]
 800c5da:	0151      	lsls	r1, r2, #5
 800c5dc:	69fa      	ldr	r2, [r7, #28]
 800c5de:	440a      	add	r2, r1
 800c5e0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c5e4:	0cdb      	lsrs	r3, r3, #19
 800c5e6:	04db      	lsls	r3, r3, #19
 800c5e8:	6113      	str	r3, [r2, #16]
 800c5ea:	e074      	b.n	800c6d6 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c5ec:	69bb      	ldr	r3, [r7, #24]
 800c5ee:	015a      	lsls	r2, r3, #5
 800c5f0:	69fb      	ldr	r3, [r7, #28]
 800c5f2:	4413      	add	r3, r2
 800c5f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c5f8:	691b      	ldr	r3, [r3, #16]
 800c5fa:	69ba      	ldr	r2, [r7, #24]
 800c5fc:	0151      	lsls	r1, r2, #5
 800c5fe:	69fa      	ldr	r2, [r7, #28]
 800c600:	440a      	add	r2, r1
 800c602:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c606:	0cdb      	lsrs	r3, r3, #19
 800c608:	04db      	lsls	r3, r3, #19
 800c60a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800c60c:	69bb      	ldr	r3, [r7, #24]
 800c60e:	015a      	lsls	r2, r3, #5
 800c610:	69fb      	ldr	r3, [r7, #28]
 800c612:	4413      	add	r3, r2
 800c614:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c618:	691b      	ldr	r3, [r3, #16]
 800c61a:	69ba      	ldr	r2, [r7, #24]
 800c61c:	0151      	lsls	r1, r2, #5
 800c61e:	69fa      	ldr	r2, [r7, #28]
 800c620:	440a      	add	r2, r1
 800c622:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c626:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c62a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c62e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800c630:	69bb      	ldr	r3, [r7, #24]
 800c632:	015a      	lsls	r2, r3, #5
 800c634:	69fb      	ldr	r3, [r7, #28]
 800c636:	4413      	add	r3, r2
 800c638:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c63c:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800c63e:	68bb      	ldr	r3, [r7, #8]
 800c640:	6959      	ldr	r1, [r3, #20]
 800c642:	68bb      	ldr	r3, [r7, #8]
 800c644:	689b      	ldr	r3, [r3, #8]
 800c646:	440b      	add	r3, r1
 800c648:	1e59      	subs	r1, r3, #1
 800c64a:	68bb      	ldr	r3, [r7, #8]
 800c64c:	689b      	ldr	r3, [r3, #8]
 800c64e:	fbb1 f3f3 	udiv	r3, r1, r3
 800c652:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800c654:	4b9d      	ldr	r3, [pc, #628]	; (800c8cc <USB_EPStartXfer+0x370>)
 800c656:	400b      	ands	r3, r1
 800c658:	69b9      	ldr	r1, [r7, #24]
 800c65a:	0148      	lsls	r0, r1, #5
 800c65c:	69f9      	ldr	r1, [r7, #28]
 800c65e:	4401      	add	r1, r0
 800c660:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800c664:	4313      	orrs	r3, r2
 800c666:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800c668:	69bb      	ldr	r3, [r7, #24]
 800c66a:	015a      	lsls	r2, r3, #5
 800c66c:	69fb      	ldr	r3, [r7, #28]
 800c66e:	4413      	add	r3, r2
 800c670:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c674:	691a      	ldr	r2, [r3, #16]
 800c676:	68bb      	ldr	r3, [r7, #8]
 800c678:	695b      	ldr	r3, [r3, #20]
 800c67a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c67e:	69b9      	ldr	r1, [r7, #24]
 800c680:	0148      	lsls	r0, r1, #5
 800c682:	69f9      	ldr	r1, [r7, #28]
 800c684:	4401      	add	r1, r0
 800c686:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800c68a:	4313      	orrs	r3, r2
 800c68c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800c68e:	68bb      	ldr	r3, [r7, #8]
 800c690:	78db      	ldrb	r3, [r3, #3]
 800c692:	2b01      	cmp	r3, #1
 800c694:	d11f      	bne.n	800c6d6 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800c696:	69bb      	ldr	r3, [r7, #24]
 800c698:	015a      	lsls	r2, r3, #5
 800c69a:	69fb      	ldr	r3, [r7, #28]
 800c69c:	4413      	add	r3, r2
 800c69e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c6a2:	691b      	ldr	r3, [r3, #16]
 800c6a4:	69ba      	ldr	r2, [r7, #24]
 800c6a6:	0151      	lsls	r1, r2, #5
 800c6a8:	69fa      	ldr	r2, [r7, #28]
 800c6aa:	440a      	add	r2, r1
 800c6ac:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c6b0:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800c6b4:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800c6b6:	69bb      	ldr	r3, [r7, #24]
 800c6b8:	015a      	lsls	r2, r3, #5
 800c6ba:	69fb      	ldr	r3, [r7, #28]
 800c6bc:	4413      	add	r3, r2
 800c6be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c6c2:	691b      	ldr	r3, [r3, #16]
 800c6c4:	69ba      	ldr	r2, [r7, #24]
 800c6c6:	0151      	lsls	r1, r2, #5
 800c6c8:	69fa      	ldr	r2, [r7, #28]
 800c6ca:	440a      	add	r2, r1
 800c6cc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c6d0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800c6d4:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800c6d6:	79fb      	ldrb	r3, [r7, #7]
 800c6d8:	2b01      	cmp	r3, #1
 800c6da:	d14b      	bne.n	800c774 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800c6dc:	68bb      	ldr	r3, [r7, #8]
 800c6de:	691b      	ldr	r3, [r3, #16]
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	d009      	beq.n	800c6f8 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800c6e4:	69bb      	ldr	r3, [r7, #24]
 800c6e6:	015a      	lsls	r2, r3, #5
 800c6e8:	69fb      	ldr	r3, [r7, #28]
 800c6ea:	4413      	add	r3, r2
 800c6ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c6f0:	461a      	mov	r2, r3
 800c6f2:	68bb      	ldr	r3, [r7, #8]
 800c6f4:	691b      	ldr	r3, [r3, #16]
 800c6f6:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800c6f8:	68bb      	ldr	r3, [r7, #8]
 800c6fa:	78db      	ldrb	r3, [r3, #3]
 800c6fc:	2b01      	cmp	r3, #1
 800c6fe:	d128      	bne.n	800c752 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c700:	69fb      	ldr	r3, [r7, #28]
 800c702:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c706:	689b      	ldr	r3, [r3, #8]
 800c708:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c70c:	2b00      	cmp	r3, #0
 800c70e:	d110      	bne.n	800c732 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800c710:	69bb      	ldr	r3, [r7, #24]
 800c712:	015a      	lsls	r2, r3, #5
 800c714:	69fb      	ldr	r3, [r7, #28]
 800c716:	4413      	add	r3, r2
 800c718:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c71c:	681b      	ldr	r3, [r3, #0]
 800c71e:	69ba      	ldr	r2, [r7, #24]
 800c720:	0151      	lsls	r1, r2, #5
 800c722:	69fa      	ldr	r2, [r7, #28]
 800c724:	440a      	add	r2, r1
 800c726:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c72a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800c72e:	6013      	str	r3, [r2, #0]
 800c730:	e00f      	b.n	800c752 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800c732:	69bb      	ldr	r3, [r7, #24]
 800c734:	015a      	lsls	r2, r3, #5
 800c736:	69fb      	ldr	r3, [r7, #28]
 800c738:	4413      	add	r3, r2
 800c73a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c73e:	681b      	ldr	r3, [r3, #0]
 800c740:	69ba      	ldr	r2, [r7, #24]
 800c742:	0151      	lsls	r1, r2, #5
 800c744:	69fa      	ldr	r2, [r7, #28]
 800c746:	440a      	add	r2, r1
 800c748:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c74c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c750:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c752:	69bb      	ldr	r3, [r7, #24]
 800c754:	015a      	lsls	r2, r3, #5
 800c756:	69fb      	ldr	r3, [r7, #28]
 800c758:	4413      	add	r3, r2
 800c75a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c75e:	681b      	ldr	r3, [r3, #0]
 800c760:	69ba      	ldr	r2, [r7, #24]
 800c762:	0151      	lsls	r1, r2, #5
 800c764:	69fa      	ldr	r2, [r7, #28]
 800c766:	440a      	add	r2, r1
 800c768:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c76c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c770:	6013      	str	r3, [r2, #0]
 800c772:	e12f      	b.n	800c9d4 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c774:	69bb      	ldr	r3, [r7, #24]
 800c776:	015a      	lsls	r2, r3, #5
 800c778:	69fb      	ldr	r3, [r7, #28]
 800c77a:	4413      	add	r3, r2
 800c77c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c780:	681b      	ldr	r3, [r3, #0]
 800c782:	69ba      	ldr	r2, [r7, #24]
 800c784:	0151      	lsls	r1, r2, #5
 800c786:	69fa      	ldr	r2, [r7, #28]
 800c788:	440a      	add	r2, r1
 800c78a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c78e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c792:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800c794:	68bb      	ldr	r3, [r7, #8]
 800c796:	78db      	ldrb	r3, [r3, #3]
 800c798:	2b01      	cmp	r3, #1
 800c79a:	d015      	beq.n	800c7c8 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800c79c:	68bb      	ldr	r3, [r7, #8]
 800c79e:	695b      	ldr	r3, [r3, #20]
 800c7a0:	2b00      	cmp	r3, #0
 800c7a2:	f000 8117 	beq.w	800c9d4 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800c7a6:	69fb      	ldr	r3, [r7, #28]
 800c7a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c7ac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c7ae:	68bb      	ldr	r3, [r7, #8]
 800c7b0:	781b      	ldrb	r3, [r3, #0]
 800c7b2:	f003 030f 	and.w	r3, r3, #15
 800c7b6:	2101      	movs	r1, #1
 800c7b8:	fa01 f303 	lsl.w	r3, r1, r3
 800c7bc:	69f9      	ldr	r1, [r7, #28]
 800c7be:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c7c2:	4313      	orrs	r3, r2
 800c7c4:	634b      	str	r3, [r1, #52]	; 0x34
 800c7c6:	e105      	b.n	800c9d4 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c7c8:	69fb      	ldr	r3, [r7, #28]
 800c7ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c7ce:	689b      	ldr	r3, [r3, #8]
 800c7d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c7d4:	2b00      	cmp	r3, #0
 800c7d6:	d110      	bne.n	800c7fa <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800c7d8:	69bb      	ldr	r3, [r7, #24]
 800c7da:	015a      	lsls	r2, r3, #5
 800c7dc:	69fb      	ldr	r3, [r7, #28]
 800c7de:	4413      	add	r3, r2
 800c7e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c7e4:	681b      	ldr	r3, [r3, #0]
 800c7e6:	69ba      	ldr	r2, [r7, #24]
 800c7e8:	0151      	lsls	r1, r2, #5
 800c7ea:	69fa      	ldr	r2, [r7, #28]
 800c7ec:	440a      	add	r2, r1
 800c7ee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c7f2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800c7f6:	6013      	str	r3, [r2, #0]
 800c7f8:	e00f      	b.n	800c81a <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800c7fa:	69bb      	ldr	r3, [r7, #24]
 800c7fc:	015a      	lsls	r2, r3, #5
 800c7fe:	69fb      	ldr	r3, [r7, #28]
 800c800:	4413      	add	r3, r2
 800c802:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c806:	681b      	ldr	r3, [r3, #0]
 800c808:	69ba      	ldr	r2, [r7, #24]
 800c80a:	0151      	lsls	r1, r2, #5
 800c80c:	69fa      	ldr	r2, [r7, #28]
 800c80e:	440a      	add	r2, r1
 800c810:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c814:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c818:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800c81a:	68bb      	ldr	r3, [r7, #8]
 800c81c:	68d9      	ldr	r1, [r3, #12]
 800c81e:	68bb      	ldr	r3, [r7, #8]
 800c820:	781a      	ldrb	r2, [r3, #0]
 800c822:	68bb      	ldr	r3, [r7, #8]
 800c824:	695b      	ldr	r3, [r3, #20]
 800c826:	b298      	uxth	r0, r3
 800c828:	79fb      	ldrb	r3, [r7, #7]
 800c82a:	9300      	str	r3, [sp, #0]
 800c82c:	4603      	mov	r3, r0
 800c82e:	68f8      	ldr	r0, [r7, #12]
 800c830:	f000 fa2b 	bl	800cc8a <USB_WritePacket>
 800c834:	e0ce      	b.n	800c9d4 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800c836:	69bb      	ldr	r3, [r7, #24]
 800c838:	015a      	lsls	r2, r3, #5
 800c83a:	69fb      	ldr	r3, [r7, #28]
 800c83c:	4413      	add	r3, r2
 800c83e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c842:	691b      	ldr	r3, [r3, #16]
 800c844:	69ba      	ldr	r2, [r7, #24]
 800c846:	0151      	lsls	r1, r2, #5
 800c848:	69fa      	ldr	r2, [r7, #28]
 800c84a:	440a      	add	r2, r1
 800c84c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c850:	0cdb      	lsrs	r3, r3, #19
 800c852:	04db      	lsls	r3, r3, #19
 800c854:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800c856:	69bb      	ldr	r3, [r7, #24]
 800c858:	015a      	lsls	r2, r3, #5
 800c85a:	69fb      	ldr	r3, [r7, #28]
 800c85c:	4413      	add	r3, r2
 800c85e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c862:	691b      	ldr	r3, [r3, #16]
 800c864:	69ba      	ldr	r2, [r7, #24]
 800c866:	0151      	lsls	r1, r2, #5
 800c868:	69fa      	ldr	r2, [r7, #28]
 800c86a:	440a      	add	r2, r1
 800c86c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c870:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c874:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c878:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800c87a:	68bb      	ldr	r3, [r7, #8]
 800c87c:	695b      	ldr	r3, [r3, #20]
 800c87e:	2b00      	cmp	r3, #0
 800c880:	d126      	bne.n	800c8d0 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800c882:	69bb      	ldr	r3, [r7, #24]
 800c884:	015a      	lsls	r2, r3, #5
 800c886:	69fb      	ldr	r3, [r7, #28]
 800c888:	4413      	add	r3, r2
 800c88a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c88e:	691a      	ldr	r2, [r3, #16]
 800c890:	68bb      	ldr	r3, [r7, #8]
 800c892:	689b      	ldr	r3, [r3, #8]
 800c894:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c898:	69b9      	ldr	r1, [r7, #24]
 800c89a:	0148      	lsls	r0, r1, #5
 800c89c:	69f9      	ldr	r1, [r7, #28]
 800c89e:	4401      	add	r1, r0
 800c8a0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800c8a4:	4313      	orrs	r3, r2
 800c8a6:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c8a8:	69bb      	ldr	r3, [r7, #24]
 800c8aa:	015a      	lsls	r2, r3, #5
 800c8ac:	69fb      	ldr	r3, [r7, #28]
 800c8ae:	4413      	add	r3, r2
 800c8b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c8b4:	691b      	ldr	r3, [r3, #16]
 800c8b6:	69ba      	ldr	r2, [r7, #24]
 800c8b8:	0151      	lsls	r1, r2, #5
 800c8ba:	69fa      	ldr	r2, [r7, #28]
 800c8bc:	440a      	add	r2, r1
 800c8be:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c8c2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c8c6:	6113      	str	r3, [r2, #16]
 800c8c8:	e036      	b.n	800c938 <USB_EPStartXfer+0x3dc>
 800c8ca:	bf00      	nop
 800c8cc:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800c8d0:	68bb      	ldr	r3, [r7, #8]
 800c8d2:	695a      	ldr	r2, [r3, #20]
 800c8d4:	68bb      	ldr	r3, [r7, #8]
 800c8d6:	689b      	ldr	r3, [r3, #8]
 800c8d8:	4413      	add	r3, r2
 800c8da:	1e5a      	subs	r2, r3, #1
 800c8dc:	68bb      	ldr	r3, [r7, #8]
 800c8de:	689b      	ldr	r3, [r3, #8]
 800c8e0:	fbb2 f3f3 	udiv	r3, r2, r3
 800c8e4:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800c8e6:	69bb      	ldr	r3, [r7, #24]
 800c8e8:	015a      	lsls	r2, r3, #5
 800c8ea:	69fb      	ldr	r3, [r7, #28]
 800c8ec:	4413      	add	r3, r2
 800c8ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c8f2:	691a      	ldr	r2, [r3, #16]
 800c8f4:	8afb      	ldrh	r3, [r7, #22]
 800c8f6:	04d9      	lsls	r1, r3, #19
 800c8f8:	4b39      	ldr	r3, [pc, #228]	; (800c9e0 <USB_EPStartXfer+0x484>)
 800c8fa:	400b      	ands	r3, r1
 800c8fc:	69b9      	ldr	r1, [r7, #24]
 800c8fe:	0148      	lsls	r0, r1, #5
 800c900:	69f9      	ldr	r1, [r7, #28]
 800c902:	4401      	add	r1, r0
 800c904:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800c908:	4313      	orrs	r3, r2
 800c90a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800c90c:	69bb      	ldr	r3, [r7, #24]
 800c90e:	015a      	lsls	r2, r3, #5
 800c910:	69fb      	ldr	r3, [r7, #28]
 800c912:	4413      	add	r3, r2
 800c914:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c918:	691a      	ldr	r2, [r3, #16]
 800c91a:	68bb      	ldr	r3, [r7, #8]
 800c91c:	689b      	ldr	r3, [r3, #8]
 800c91e:	8af9      	ldrh	r1, [r7, #22]
 800c920:	fb01 f303 	mul.w	r3, r1, r3
 800c924:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c928:	69b9      	ldr	r1, [r7, #24]
 800c92a:	0148      	lsls	r0, r1, #5
 800c92c:	69f9      	ldr	r1, [r7, #28]
 800c92e:	4401      	add	r1, r0
 800c930:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800c934:	4313      	orrs	r3, r2
 800c936:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800c938:	79fb      	ldrb	r3, [r7, #7]
 800c93a:	2b01      	cmp	r3, #1
 800c93c:	d10d      	bne.n	800c95a <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800c93e:	68bb      	ldr	r3, [r7, #8]
 800c940:	68db      	ldr	r3, [r3, #12]
 800c942:	2b00      	cmp	r3, #0
 800c944:	d009      	beq.n	800c95a <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800c946:	68bb      	ldr	r3, [r7, #8]
 800c948:	68d9      	ldr	r1, [r3, #12]
 800c94a:	69bb      	ldr	r3, [r7, #24]
 800c94c:	015a      	lsls	r2, r3, #5
 800c94e:	69fb      	ldr	r3, [r7, #28]
 800c950:	4413      	add	r3, r2
 800c952:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c956:	460a      	mov	r2, r1
 800c958:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800c95a:	68bb      	ldr	r3, [r7, #8]
 800c95c:	78db      	ldrb	r3, [r3, #3]
 800c95e:	2b01      	cmp	r3, #1
 800c960:	d128      	bne.n	800c9b4 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c962:	69fb      	ldr	r3, [r7, #28]
 800c964:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c968:	689b      	ldr	r3, [r3, #8]
 800c96a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c96e:	2b00      	cmp	r3, #0
 800c970:	d110      	bne.n	800c994 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800c972:	69bb      	ldr	r3, [r7, #24]
 800c974:	015a      	lsls	r2, r3, #5
 800c976:	69fb      	ldr	r3, [r7, #28]
 800c978:	4413      	add	r3, r2
 800c97a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c97e:	681b      	ldr	r3, [r3, #0]
 800c980:	69ba      	ldr	r2, [r7, #24]
 800c982:	0151      	lsls	r1, r2, #5
 800c984:	69fa      	ldr	r2, [r7, #28]
 800c986:	440a      	add	r2, r1
 800c988:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c98c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800c990:	6013      	str	r3, [r2, #0]
 800c992:	e00f      	b.n	800c9b4 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800c994:	69bb      	ldr	r3, [r7, #24]
 800c996:	015a      	lsls	r2, r3, #5
 800c998:	69fb      	ldr	r3, [r7, #28]
 800c99a:	4413      	add	r3, r2
 800c99c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c9a0:	681b      	ldr	r3, [r3, #0]
 800c9a2:	69ba      	ldr	r2, [r7, #24]
 800c9a4:	0151      	lsls	r1, r2, #5
 800c9a6:	69fa      	ldr	r2, [r7, #28]
 800c9a8:	440a      	add	r2, r1
 800c9aa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c9ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c9b2:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800c9b4:	69bb      	ldr	r3, [r7, #24]
 800c9b6:	015a      	lsls	r2, r3, #5
 800c9b8:	69fb      	ldr	r3, [r7, #28]
 800c9ba:	4413      	add	r3, r2
 800c9bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c9c0:	681b      	ldr	r3, [r3, #0]
 800c9c2:	69ba      	ldr	r2, [r7, #24]
 800c9c4:	0151      	lsls	r1, r2, #5
 800c9c6:	69fa      	ldr	r2, [r7, #28]
 800c9c8:	440a      	add	r2, r1
 800c9ca:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c9ce:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c9d2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c9d4:	2300      	movs	r3, #0
}
 800c9d6:	4618      	mov	r0, r3
 800c9d8:	3720      	adds	r7, #32
 800c9da:	46bd      	mov	sp, r7
 800c9dc:	bd80      	pop	{r7, pc}
 800c9de:	bf00      	nop
 800c9e0:	1ff80000 	.word	0x1ff80000

0800c9e4 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800c9e4:	b480      	push	{r7}
 800c9e6:	b087      	sub	sp, #28
 800c9e8:	af00      	add	r7, sp, #0
 800c9ea:	60f8      	str	r0, [r7, #12]
 800c9ec:	60b9      	str	r1, [r7, #8]
 800c9ee:	4613      	mov	r3, r2
 800c9f0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c9f2:	68fb      	ldr	r3, [r7, #12]
 800c9f4:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800c9f6:	68bb      	ldr	r3, [r7, #8]
 800c9f8:	781b      	ldrb	r3, [r3, #0]
 800c9fa:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800c9fc:	68bb      	ldr	r3, [r7, #8]
 800c9fe:	785b      	ldrb	r3, [r3, #1]
 800ca00:	2b01      	cmp	r3, #1
 800ca02:	f040 80cd 	bne.w	800cba0 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800ca06:	68bb      	ldr	r3, [r7, #8]
 800ca08:	695b      	ldr	r3, [r3, #20]
 800ca0a:	2b00      	cmp	r3, #0
 800ca0c:	d132      	bne.n	800ca74 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ca0e:	693b      	ldr	r3, [r7, #16]
 800ca10:	015a      	lsls	r2, r3, #5
 800ca12:	697b      	ldr	r3, [r7, #20]
 800ca14:	4413      	add	r3, r2
 800ca16:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ca1a:	691b      	ldr	r3, [r3, #16]
 800ca1c:	693a      	ldr	r2, [r7, #16]
 800ca1e:	0151      	lsls	r1, r2, #5
 800ca20:	697a      	ldr	r2, [r7, #20]
 800ca22:	440a      	add	r2, r1
 800ca24:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ca28:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800ca2c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800ca30:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800ca32:	693b      	ldr	r3, [r7, #16]
 800ca34:	015a      	lsls	r2, r3, #5
 800ca36:	697b      	ldr	r3, [r7, #20]
 800ca38:	4413      	add	r3, r2
 800ca3a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ca3e:	691b      	ldr	r3, [r3, #16]
 800ca40:	693a      	ldr	r2, [r7, #16]
 800ca42:	0151      	lsls	r1, r2, #5
 800ca44:	697a      	ldr	r2, [r7, #20]
 800ca46:	440a      	add	r2, r1
 800ca48:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ca4c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ca50:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ca52:	693b      	ldr	r3, [r7, #16]
 800ca54:	015a      	lsls	r2, r3, #5
 800ca56:	697b      	ldr	r3, [r7, #20]
 800ca58:	4413      	add	r3, r2
 800ca5a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ca5e:	691b      	ldr	r3, [r3, #16]
 800ca60:	693a      	ldr	r2, [r7, #16]
 800ca62:	0151      	lsls	r1, r2, #5
 800ca64:	697a      	ldr	r2, [r7, #20]
 800ca66:	440a      	add	r2, r1
 800ca68:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ca6c:	0cdb      	lsrs	r3, r3, #19
 800ca6e:	04db      	lsls	r3, r3, #19
 800ca70:	6113      	str	r3, [r2, #16]
 800ca72:	e04e      	b.n	800cb12 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ca74:	693b      	ldr	r3, [r7, #16]
 800ca76:	015a      	lsls	r2, r3, #5
 800ca78:	697b      	ldr	r3, [r7, #20]
 800ca7a:	4413      	add	r3, r2
 800ca7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ca80:	691b      	ldr	r3, [r3, #16]
 800ca82:	693a      	ldr	r2, [r7, #16]
 800ca84:	0151      	lsls	r1, r2, #5
 800ca86:	697a      	ldr	r2, [r7, #20]
 800ca88:	440a      	add	r2, r1
 800ca8a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ca8e:	0cdb      	lsrs	r3, r3, #19
 800ca90:	04db      	lsls	r3, r3, #19
 800ca92:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ca94:	693b      	ldr	r3, [r7, #16]
 800ca96:	015a      	lsls	r2, r3, #5
 800ca98:	697b      	ldr	r3, [r7, #20]
 800ca9a:	4413      	add	r3, r2
 800ca9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800caa0:	691b      	ldr	r3, [r3, #16]
 800caa2:	693a      	ldr	r2, [r7, #16]
 800caa4:	0151      	lsls	r1, r2, #5
 800caa6:	697a      	ldr	r2, [r7, #20]
 800caa8:	440a      	add	r2, r1
 800caaa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800caae:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800cab2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800cab6:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800cab8:	68bb      	ldr	r3, [r7, #8]
 800caba:	695a      	ldr	r2, [r3, #20]
 800cabc:	68bb      	ldr	r3, [r7, #8]
 800cabe:	689b      	ldr	r3, [r3, #8]
 800cac0:	429a      	cmp	r2, r3
 800cac2:	d903      	bls.n	800cacc <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800cac4:	68bb      	ldr	r3, [r7, #8]
 800cac6:	689a      	ldr	r2, [r3, #8]
 800cac8:	68bb      	ldr	r3, [r7, #8]
 800caca:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800cacc:	693b      	ldr	r3, [r7, #16]
 800cace:	015a      	lsls	r2, r3, #5
 800cad0:	697b      	ldr	r3, [r7, #20]
 800cad2:	4413      	add	r3, r2
 800cad4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cad8:	691b      	ldr	r3, [r3, #16]
 800cada:	693a      	ldr	r2, [r7, #16]
 800cadc:	0151      	lsls	r1, r2, #5
 800cade:	697a      	ldr	r2, [r7, #20]
 800cae0:	440a      	add	r2, r1
 800cae2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cae6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800caea:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800caec:	693b      	ldr	r3, [r7, #16]
 800caee:	015a      	lsls	r2, r3, #5
 800caf0:	697b      	ldr	r3, [r7, #20]
 800caf2:	4413      	add	r3, r2
 800caf4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800caf8:	691a      	ldr	r2, [r3, #16]
 800cafa:	68bb      	ldr	r3, [r7, #8]
 800cafc:	695b      	ldr	r3, [r3, #20]
 800cafe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cb02:	6939      	ldr	r1, [r7, #16]
 800cb04:	0148      	lsls	r0, r1, #5
 800cb06:	6979      	ldr	r1, [r7, #20]
 800cb08:	4401      	add	r1, r0
 800cb0a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800cb0e:	4313      	orrs	r3, r2
 800cb10:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800cb12:	79fb      	ldrb	r3, [r7, #7]
 800cb14:	2b01      	cmp	r3, #1
 800cb16:	d11e      	bne.n	800cb56 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800cb18:	68bb      	ldr	r3, [r7, #8]
 800cb1a:	691b      	ldr	r3, [r3, #16]
 800cb1c:	2b00      	cmp	r3, #0
 800cb1e:	d009      	beq.n	800cb34 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800cb20:	693b      	ldr	r3, [r7, #16]
 800cb22:	015a      	lsls	r2, r3, #5
 800cb24:	697b      	ldr	r3, [r7, #20]
 800cb26:	4413      	add	r3, r2
 800cb28:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cb2c:	461a      	mov	r2, r3
 800cb2e:	68bb      	ldr	r3, [r7, #8]
 800cb30:	691b      	ldr	r3, [r3, #16]
 800cb32:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800cb34:	693b      	ldr	r3, [r7, #16]
 800cb36:	015a      	lsls	r2, r3, #5
 800cb38:	697b      	ldr	r3, [r7, #20]
 800cb3a:	4413      	add	r3, r2
 800cb3c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cb40:	681b      	ldr	r3, [r3, #0]
 800cb42:	693a      	ldr	r2, [r7, #16]
 800cb44:	0151      	lsls	r1, r2, #5
 800cb46:	697a      	ldr	r2, [r7, #20]
 800cb48:	440a      	add	r2, r1
 800cb4a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cb4e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800cb52:	6013      	str	r3, [r2, #0]
 800cb54:	e092      	b.n	800cc7c <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800cb56:	693b      	ldr	r3, [r7, #16]
 800cb58:	015a      	lsls	r2, r3, #5
 800cb5a:	697b      	ldr	r3, [r7, #20]
 800cb5c:	4413      	add	r3, r2
 800cb5e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cb62:	681b      	ldr	r3, [r3, #0]
 800cb64:	693a      	ldr	r2, [r7, #16]
 800cb66:	0151      	lsls	r1, r2, #5
 800cb68:	697a      	ldr	r2, [r7, #20]
 800cb6a:	440a      	add	r2, r1
 800cb6c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cb70:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800cb74:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800cb76:	68bb      	ldr	r3, [r7, #8]
 800cb78:	695b      	ldr	r3, [r3, #20]
 800cb7a:	2b00      	cmp	r3, #0
 800cb7c:	d07e      	beq.n	800cc7c <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800cb7e:	697b      	ldr	r3, [r7, #20]
 800cb80:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cb84:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800cb86:	68bb      	ldr	r3, [r7, #8]
 800cb88:	781b      	ldrb	r3, [r3, #0]
 800cb8a:	f003 030f 	and.w	r3, r3, #15
 800cb8e:	2101      	movs	r1, #1
 800cb90:	fa01 f303 	lsl.w	r3, r1, r3
 800cb94:	6979      	ldr	r1, [r7, #20]
 800cb96:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cb9a:	4313      	orrs	r3, r2
 800cb9c:	634b      	str	r3, [r1, #52]	; 0x34
 800cb9e:	e06d      	b.n	800cc7c <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800cba0:	693b      	ldr	r3, [r7, #16]
 800cba2:	015a      	lsls	r2, r3, #5
 800cba4:	697b      	ldr	r3, [r7, #20]
 800cba6:	4413      	add	r3, r2
 800cba8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cbac:	691b      	ldr	r3, [r3, #16]
 800cbae:	693a      	ldr	r2, [r7, #16]
 800cbb0:	0151      	lsls	r1, r2, #5
 800cbb2:	697a      	ldr	r2, [r7, #20]
 800cbb4:	440a      	add	r2, r1
 800cbb6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cbba:	0cdb      	lsrs	r3, r3, #19
 800cbbc:	04db      	lsls	r3, r3, #19
 800cbbe:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800cbc0:	693b      	ldr	r3, [r7, #16]
 800cbc2:	015a      	lsls	r2, r3, #5
 800cbc4:	697b      	ldr	r3, [r7, #20]
 800cbc6:	4413      	add	r3, r2
 800cbc8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cbcc:	691b      	ldr	r3, [r3, #16]
 800cbce:	693a      	ldr	r2, [r7, #16]
 800cbd0:	0151      	lsls	r1, r2, #5
 800cbd2:	697a      	ldr	r2, [r7, #20]
 800cbd4:	440a      	add	r2, r1
 800cbd6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cbda:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800cbde:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800cbe2:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800cbe4:	68bb      	ldr	r3, [r7, #8]
 800cbe6:	695b      	ldr	r3, [r3, #20]
 800cbe8:	2b00      	cmp	r3, #0
 800cbea:	d003      	beq.n	800cbf4 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800cbec:	68bb      	ldr	r3, [r7, #8]
 800cbee:	689a      	ldr	r2, [r3, #8]
 800cbf0:	68bb      	ldr	r3, [r7, #8]
 800cbf2:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800cbf4:	693b      	ldr	r3, [r7, #16]
 800cbf6:	015a      	lsls	r2, r3, #5
 800cbf8:	697b      	ldr	r3, [r7, #20]
 800cbfa:	4413      	add	r3, r2
 800cbfc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cc00:	691b      	ldr	r3, [r3, #16]
 800cc02:	693a      	ldr	r2, [r7, #16]
 800cc04:	0151      	lsls	r1, r2, #5
 800cc06:	697a      	ldr	r2, [r7, #20]
 800cc08:	440a      	add	r2, r1
 800cc0a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cc0e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800cc12:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800cc14:	693b      	ldr	r3, [r7, #16]
 800cc16:	015a      	lsls	r2, r3, #5
 800cc18:	697b      	ldr	r3, [r7, #20]
 800cc1a:	4413      	add	r3, r2
 800cc1c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cc20:	691a      	ldr	r2, [r3, #16]
 800cc22:	68bb      	ldr	r3, [r7, #8]
 800cc24:	689b      	ldr	r3, [r3, #8]
 800cc26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cc2a:	6939      	ldr	r1, [r7, #16]
 800cc2c:	0148      	lsls	r0, r1, #5
 800cc2e:	6979      	ldr	r1, [r7, #20]
 800cc30:	4401      	add	r1, r0
 800cc32:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800cc36:	4313      	orrs	r3, r2
 800cc38:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800cc3a:	79fb      	ldrb	r3, [r7, #7]
 800cc3c:	2b01      	cmp	r3, #1
 800cc3e:	d10d      	bne.n	800cc5c <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800cc40:	68bb      	ldr	r3, [r7, #8]
 800cc42:	68db      	ldr	r3, [r3, #12]
 800cc44:	2b00      	cmp	r3, #0
 800cc46:	d009      	beq.n	800cc5c <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800cc48:	68bb      	ldr	r3, [r7, #8]
 800cc4a:	68d9      	ldr	r1, [r3, #12]
 800cc4c:	693b      	ldr	r3, [r7, #16]
 800cc4e:	015a      	lsls	r2, r3, #5
 800cc50:	697b      	ldr	r3, [r7, #20]
 800cc52:	4413      	add	r3, r2
 800cc54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cc58:	460a      	mov	r2, r1
 800cc5a:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800cc5c:	693b      	ldr	r3, [r7, #16]
 800cc5e:	015a      	lsls	r2, r3, #5
 800cc60:	697b      	ldr	r3, [r7, #20]
 800cc62:	4413      	add	r3, r2
 800cc64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cc68:	681b      	ldr	r3, [r3, #0]
 800cc6a:	693a      	ldr	r2, [r7, #16]
 800cc6c:	0151      	lsls	r1, r2, #5
 800cc6e:	697a      	ldr	r2, [r7, #20]
 800cc70:	440a      	add	r2, r1
 800cc72:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cc76:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800cc7a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800cc7c:	2300      	movs	r3, #0
}
 800cc7e:	4618      	mov	r0, r3
 800cc80:	371c      	adds	r7, #28
 800cc82:	46bd      	mov	sp, r7
 800cc84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc88:	4770      	bx	lr

0800cc8a <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800cc8a:	b480      	push	{r7}
 800cc8c:	b089      	sub	sp, #36	; 0x24
 800cc8e:	af00      	add	r7, sp, #0
 800cc90:	60f8      	str	r0, [r7, #12]
 800cc92:	60b9      	str	r1, [r7, #8]
 800cc94:	4611      	mov	r1, r2
 800cc96:	461a      	mov	r2, r3
 800cc98:	460b      	mov	r3, r1
 800cc9a:	71fb      	strb	r3, [r7, #7]
 800cc9c:	4613      	mov	r3, r2
 800cc9e:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cca0:	68fb      	ldr	r3, [r7, #12]
 800cca2:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800cca4:	68bb      	ldr	r3, [r7, #8]
 800cca6:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800cca8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800ccac:	2b00      	cmp	r3, #0
 800ccae:	d123      	bne.n	800ccf8 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800ccb0:	88bb      	ldrh	r3, [r7, #4]
 800ccb2:	3303      	adds	r3, #3
 800ccb4:	089b      	lsrs	r3, r3, #2
 800ccb6:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800ccb8:	2300      	movs	r3, #0
 800ccba:	61bb      	str	r3, [r7, #24]
 800ccbc:	e018      	b.n	800ccf0 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800ccbe:	79fb      	ldrb	r3, [r7, #7]
 800ccc0:	031a      	lsls	r2, r3, #12
 800ccc2:	697b      	ldr	r3, [r7, #20]
 800ccc4:	4413      	add	r3, r2
 800ccc6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ccca:	461a      	mov	r2, r3
 800cccc:	69fb      	ldr	r3, [r7, #28]
 800ccce:	681b      	ldr	r3, [r3, #0]
 800ccd0:	6013      	str	r3, [r2, #0]
      pSrc++;
 800ccd2:	69fb      	ldr	r3, [r7, #28]
 800ccd4:	3301      	adds	r3, #1
 800ccd6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800ccd8:	69fb      	ldr	r3, [r7, #28]
 800ccda:	3301      	adds	r3, #1
 800ccdc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800ccde:	69fb      	ldr	r3, [r7, #28]
 800cce0:	3301      	adds	r3, #1
 800cce2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800cce4:	69fb      	ldr	r3, [r7, #28]
 800cce6:	3301      	adds	r3, #1
 800cce8:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800ccea:	69bb      	ldr	r3, [r7, #24]
 800ccec:	3301      	adds	r3, #1
 800ccee:	61bb      	str	r3, [r7, #24]
 800ccf0:	69ba      	ldr	r2, [r7, #24]
 800ccf2:	693b      	ldr	r3, [r7, #16]
 800ccf4:	429a      	cmp	r2, r3
 800ccf6:	d3e2      	bcc.n	800ccbe <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800ccf8:	2300      	movs	r3, #0
}
 800ccfa:	4618      	mov	r0, r3
 800ccfc:	3724      	adds	r7, #36	; 0x24
 800ccfe:	46bd      	mov	sp, r7
 800cd00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd04:	4770      	bx	lr

0800cd06 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800cd06:	b480      	push	{r7}
 800cd08:	b08b      	sub	sp, #44	; 0x2c
 800cd0a:	af00      	add	r7, sp, #0
 800cd0c:	60f8      	str	r0, [r7, #12]
 800cd0e:	60b9      	str	r1, [r7, #8]
 800cd10:	4613      	mov	r3, r2
 800cd12:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cd14:	68fb      	ldr	r3, [r7, #12]
 800cd16:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800cd18:	68bb      	ldr	r3, [r7, #8]
 800cd1a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800cd1c:	88fb      	ldrh	r3, [r7, #6]
 800cd1e:	089b      	lsrs	r3, r3, #2
 800cd20:	b29b      	uxth	r3, r3
 800cd22:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800cd24:	88fb      	ldrh	r3, [r7, #6]
 800cd26:	f003 0303 	and.w	r3, r3, #3
 800cd2a:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800cd2c:	2300      	movs	r3, #0
 800cd2e:	623b      	str	r3, [r7, #32]
 800cd30:	e014      	b.n	800cd5c <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800cd32:	69bb      	ldr	r3, [r7, #24]
 800cd34:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cd38:	681a      	ldr	r2, [r3, #0]
 800cd3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd3c:	601a      	str	r2, [r3, #0]
    pDest++;
 800cd3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd40:	3301      	adds	r3, #1
 800cd42:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800cd44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd46:	3301      	adds	r3, #1
 800cd48:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800cd4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd4c:	3301      	adds	r3, #1
 800cd4e:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800cd50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd52:	3301      	adds	r3, #1
 800cd54:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800cd56:	6a3b      	ldr	r3, [r7, #32]
 800cd58:	3301      	adds	r3, #1
 800cd5a:	623b      	str	r3, [r7, #32]
 800cd5c:	6a3a      	ldr	r2, [r7, #32]
 800cd5e:	697b      	ldr	r3, [r7, #20]
 800cd60:	429a      	cmp	r2, r3
 800cd62:	d3e6      	bcc.n	800cd32 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800cd64:	8bfb      	ldrh	r3, [r7, #30]
 800cd66:	2b00      	cmp	r3, #0
 800cd68:	d01e      	beq.n	800cda8 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800cd6a:	2300      	movs	r3, #0
 800cd6c:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800cd6e:	69bb      	ldr	r3, [r7, #24]
 800cd70:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cd74:	461a      	mov	r2, r3
 800cd76:	f107 0310 	add.w	r3, r7, #16
 800cd7a:	6812      	ldr	r2, [r2, #0]
 800cd7c:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800cd7e:	693a      	ldr	r2, [r7, #16]
 800cd80:	6a3b      	ldr	r3, [r7, #32]
 800cd82:	b2db      	uxtb	r3, r3
 800cd84:	00db      	lsls	r3, r3, #3
 800cd86:	fa22 f303 	lsr.w	r3, r2, r3
 800cd8a:	b2da      	uxtb	r2, r3
 800cd8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd8e:	701a      	strb	r2, [r3, #0]
      i++;
 800cd90:	6a3b      	ldr	r3, [r7, #32]
 800cd92:	3301      	adds	r3, #1
 800cd94:	623b      	str	r3, [r7, #32]
      pDest++;
 800cd96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd98:	3301      	adds	r3, #1
 800cd9a:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800cd9c:	8bfb      	ldrh	r3, [r7, #30]
 800cd9e:	3b01      	subs	r3, #1
 800cda0:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800cda2:	8bfb      	ldrh	r3, [r7, #30]
 800cda4:	2b00      	cmp	r3, #0
 800cda6:	d1ea      	bne.n	800cd7e <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800cda8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800cdaa:	4618      	mov	r0, r3
 800cdac:	372c      	adds	r7, #44	; 0x2c
 800cdae:	46bd      	mov	sp, r7
 800cdb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdb4:	4770      	bx	lr

0800cdb6 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800cdb6:	b480      	push	{r7}
 800cdb8:	b085      	sub	sp, #20
 800cdba:	af00      	add	r7, sp, #0
 800cdbc:	6078      	str	r0, [r7, #4]
 800cdbe:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800cdc4:	683b      	ldr	r3, [r7, #0]
 800cdc6:	781b      	ldrb	r3, [r3, #0]
 800cdc8:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800cdca:	683b      	ldr	r3, [r7, #0]
 800cdcc:	785b      	ldrb	r3, [r3, #1]
 800cdce:	2b01      	cmp	r3, #1
 800cdd0:	d12c      	bne.n	800ce2c <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800cdd2:	68bb      	ldr	r3, [r7, #8]
 800cdd4:	015a      	lsls	r2, r3, #5
 800cdd6:	68fb      	ldr	r3, [r7, #12]
 800cdd8:	4413      	add	r3, r2
 800cdda:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cdde:	681b      	ldr	r3, [r3, #0]
 800cde0:	2b00      	cmp	r3, #0
 800cde2:	db12      	blt.n	800ce0a <USB_EPSetStall+0x54>
 800cde4:	68bb      	ldr	r3, [r7, #8]
 800cde6:	2b00      	cmp	r3, #0
 800cde8:	d00f      	beq.n	800ce0a <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800cdea:	68bb      	ldr	r3, [r7, #8]
 800cdec:	015a      	lsls	r2, r3, #5
 800cdee:	68fb      	ldr	r3, [r7, #12]
 800cdf0:	4413      	add	r3, r2
 800cdf2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cdf6:	681b      	ldr	r3, [r3, #0]
 800cdf8:	68ba      	ldr	r2, [r7, #8]
 800cdfa:	0151      	lsls	r1, r2, #5
 800cdfc:	68fa      	ldr	r2, [r7, #12]
 800cdfe:	440a      	add	r2, r1
 800ce00:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ce04:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800ce08:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800ce0a:	68bb      	ldr	r3, [r7, #8]
 800ce0c:	015a      	lsls	r2, r3, #5
 800ce0e:	68fb      	ldr	r3, [r7, #12]
 800ce10:	4413      	add	r3, r2
 800ce12:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ce16:	681b      	ldr	r3, [r3, #0]
 800ce18:	68ba      	ldr	r2, [r7, #8]
 800ce1a:	0151      	lsls	r1, r2, #5
 800ce1c:	68fa      	ldr	r2, [r7, #12]
 800ce1e:	440a      	add	r2, r1
 800ce20:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ce24:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800ce28:	6013      	str	r3, [r2, #0]
 800ce2a:	e02b      	b.n	800ce84 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800ce2c:	68bb      	ldr	r3, [r7, #8]
 800ce2e:	015a      	lsls	r2, r3, #5
 800ce30:	68fb      	ldr	r3, [r7, #12]
 800ce32:	4413      	add	r3, r2
 800ce34:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ce38:	681b      	ldr	r3, [r3, #0]
 800ce3a:	2b00      	cmp	r3, #0
 800ce3c:	db12      	blt.n	800ce64 <USB_EPSetStall+0xae>
 800ce3e:	68bb      	ldr	r3, [r7, #8]
 800ce40:	2b00      	cmp	r3, #0
 800ce42:	d00f      	beq.n	800ce64 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800ce44:	68bb      	ldr	r3, [r7, #8]
 800ce46:	015a      	lsls	r2, r3, #5
 800ce48:	68fb      	ldr	r3, [r7, #12]
 800ce4a:	4413      	add	r3, r2
 800ce4c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ce50:	681b      	ldr	r3, [r3, #0]
 800ce52:	68ba      	ldr	r2, [r7, #8]
 800ce54:	0151      	lsls	r1, r2, #5
 800ce56:	68fa      	ldr	r2, [r7, #12]
 800ce58:	440a      	add	r2, r1
 800ce5a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ce5e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800ce62:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800ce64:	68bb      	ldr	r3, [r7, #8]
 800ce66:	015a      	lsls	r2, r3, #5
 800ce68:	68fb      	ldr	r3, [r7, #12]
 800ce6a:	4413      	add	r3, r2
 800ce6c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ce70:	681b      	ldr	r3, [r3, #0]
 800ce72:	68ba      	ldr	r2, [r7, #8]
 800ce74:	0151      	lsls	r1, r2, #5
 800ce76:	68fa      	ldr	r2, [r7, #12]
 800ce78:	440a      	add	r2, r1
 800ce7a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ce7e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800ce82:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800ce84:	2300      	movs	r3, #0
}
 800ce86:	4618      	mov	r0, r3
 800ce88:	3714      	adds	r7, #20
 800ce8a:	46bd      	mov	sp, r7
 800ce8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce90:	4770      	bx	lr

0800ce92 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800ce92:	b480      	push	{r7}
 800ce94:	b085      	sub	sp, #20
 800ce96:	af00      	add	r7, sp, #0
 800ce98:	6078      	str	r0, [r7, #4]
 800ce9a:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800cea0:	683b      	ldr	r3, [r7, #0]
 800cea2:	781b      	ldrb	r3, [r3, #0]
 800cea4:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800cea6:	683b      	ldr	r3, [r7, #0]
 800cea8:	785b      	ldrb	r3, [r3, #1]
 800ceaa:	2b01      	cmp	r3, #1
 800ceac:	d128      	bne.n	800cf00 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800ceae:	68bb      	ldr	r3, [r7, #8]
 800ceb0:	015a      	lsls	r2, r3, #5
 800ceb2:	68fb      	ldr	r3, [r7, #12]
 800ceb4:	4413      	add	r3, r2
 800ceb6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ceba:	681b      	ldr	r3, [r3, #0]
 800cebc:	68ba      	ldr	r2, [r7, #8]
 800cebe:	0151      	lsls	r1, r2, #5
 800cec0:	68fa      	ldr	r2, [r7, #12]
 800cec2:	440a      	add	r2, r1
 800cec4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cec8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800cecc:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800cece:	683b      	ldr	r3, [r7, #0]
 800ced0:	78db      	ldrb	r3, [r3, #3]
 800ced2:	2b03      	cmp	r3, #3
 800ced4:	d003      	beq.n	800cede <USB_EPClearStall+0x4c>
 800ced6:	683b      	ldr	r3, [r7, #0]
 800ced8:	78db      	ldrb	r3, [r3, #3]
 800ceda:	2b02      	cmp	r3, #2
 800cedc:	d138      	bne.n	800cf50 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800cede:	68bb      	ldr	r3, [r7, #8]
 800cee0:	015a      	lsls	r2, r3, #5
 800cee2:	68fb      	ldr	r3, [r7, #12]
 800cee4:	4413      	add	r3, r2
 800cee6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ceea:	681b      	ldr	r3, [r3, #0]
 800ceec:	68ba      	ldr	r2, [r7, #8]
 800ceee:	0151      	lsls	r1, r2, #5
 800cef0:	68fa      	ldr	r2, [r7, #12]
 800cef2:	440a      	add	r2, r1
 800cef4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cef8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cefc:	6013      	str	r3, [r2, #0]
 800cefe:	e027      	b.n	800cf50 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800cf00:	68bb      	ldr	r3, [r7, #8]
 800cf02:	015a      	lsls	r2, r3, #5
 800cf04:	68fb      	ldr	r3, [r7, #12]
 800cf06:	4413      	add	r3, r2
 800cf08:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cf0c:	681b      	ldr	r3, [r3, #0]
 800cf0e:	68ba      	ldr	r2, [r7, #8]
 800cf10:	0151      	lsls	r1, r2, #5
 800cf12:	68fa      	ldr	r2, [r7, #12]
 800cf14:	440a      	add	r2, r1
 800cf16:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cf1a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800cf1e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800cf20:	683b      	ldr	r3, [r7, #0]
 800cf22:	78db      	ldrb	r3, [r3, #3]
 800cf24:	2b03      	cmp	r3, #3
 800cf26:	d003      	beq.n	800cf30 <USB_EPClearStall+0x9e>
 800cf28:	683b      	ldr	r3, [r7, #0]
 800cf2a:	78db      	ldrb	r3, [r3, #3]
 800cf2c:	2b02      	cmp	r3, #2
 800cf2e:	d10f      	bne.n	800cf50 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800cf30:	68bb      	ldr	r3, [r7, #8]
 800cf32:	015a      	lsls	r2, r3, #5
 800cf34:	68fb      	ldr	r3, [r7, #12]
 800cf36:	4413      	add	r3, r2
 800cf38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cf3c:	681b      	ldr	r3, [r3, #0]
 800cf3e:	68ba      	ldr	r2, [r7, #8]
 800cf40:	0151      	lsls	r1, r2, #5
 800cf42:	68fa      	ldr	r2, [r7, #12]
 800cf44:	440a      	add	r2, r1
 800cf46:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cf4a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cf4e:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800cf50:	2300      	movs	r3, #0
}
 800cf52:	4618      	mov	r0, r3
 800cf54:	3714      	adds	r7, #20
 800cf56:	46bd      	mov	sp, r7
 800cf58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf5c:	4770      	bx	lr

0800cf5e <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800cf5e:	b480      	push	{r7}
 800cf60:	b085      	sub	sp, #20
 800cf62:	af00      	add	r7, sp, #0
 800cf64:	6078      	str	r0, [r7, #4]
 800cf66:	460b      	mov	r3, r1
 800cf68:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800cf6e:	68fb      	ldr	r3, [r7, #12]
 800cf70:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cf74:	681b      	ldr	r3, [r3, #0]
 800cf76:	68fa      	ldr	r2, [r7, #12]
 800cf78:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800cf7c:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800cf80:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800cf82:	68fb      	ldr	r3, [r7, #12]
 800cf84:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cf88:	681a      	ldr	r2, [r3, #0]
 800cf8a:	78fb      	ldrb	r3, [r7, #3]
 800cf8c:	011b      	lsls	r3, r3, #4
 800cf8e:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800cf92:	68f9      	ldr	r1, [r7, #12]
 800cf94:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cf98:	4313      	orrs	r3, r2
 800cf9a:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800cf9c:	2300      	movs	r3, #0
}
 800cf9e:	4618      	mov	r0, r3
 800cfa0:	3714      	adds	r7, #20
 800cfa2:	46bd      	mov	sp, r7
 800cfa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfa8:	4770      	bx	lr

0800cfaa <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800cfaa:	b480      	push	{r7}
 800cfac:	b085      	sub	sp, #20
 800cfae:	af00      	add	r7, sp, #0
 800cfb0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800cfb6:	68fb      	ldr	r3, [r7, #12]
 800cfb8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800cfbc:	681b      	ldr	r3, [r3, #0]
 800cfbe:	68fa      	ldr	r2, [r7, #12]
 800cfc0:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800cfc4:	f023 0303 	bic.w	r3, r3, #3
 800cfc8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800cfca:	68fb      	ldr	r3, [r7, #12]
 800cfcc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cfd0:	685b      	ldr	r3, [r3, #4]
 800cfd2:	68fa      	ldr	r2, [r7, #12]
 800cfd4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800cfd8:	f023 0302 	bic.w	r3, r3, #2
 800cfdc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800cfde:	2300      	movs	r3, #0
}
 800cfe0:	4618      	mov	r0, r3
 800cfe2:	3714      	adds	r7, #20
 800cfe4:	46bd      	mov	sp, r7
 800cfe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfea:	4770      	bx	lr

0800cfec <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800cfec:	b480      	push	{r7}
 800cfee:	b085      	sub	sp, #20
 800cff0:	af00      	add	r7, sp, #0
 800cff2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800cff8:	68fb      	ldr	r3, [r7, #12]
 800cffa:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800cffe:	681b      	ldr	r3, [r3, #0]
 800d000:	68fa      	ldr	r2, [r7, #12]
 800d002:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800d006:	f023 0303 	bic.w	r3, r3, #3
 800d00a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800d00c:	68fb      	ldr	r3, [r7, #12]
 800d00e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d012:	685b      	ldr	r3, [r3, #4]
 800d014:	68fa      	ldr	r2, [r7, #12]
 800d016:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d01a:	f043 0302 	orr.w	r3, r3, #2
 800d01e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800d020:	2300      	movs	r3, #0
}
 800d022:	4618      	mov	r0, r3
 800d024:	3714      	adds	r7, #20
 800d026:	46bd      	mov	sp, r7
 800d028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d02c:	4770      	bx	lr

0800d02e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800d02e:	b480      	push	{r7}
 800d030:	b085      	sub	sp, #20
 800d032:	af00      	add	r7, sp, #0
 800d034:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	695b      	ldr	r3, [r3, #20]
 800d03a:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	699b      	ldr	r3, [r3, #24]
 800d040:	68fa      	ldr	r2, [r7, #12]
 800d042:	4013      	ands	r3, r2
 800d044:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800d046:	68fb      	ldr	r3, [r7, #12]
}
 800d048:	4618      	mov	r0, r3
 800d04a:	3714      	adds	r7, #20
 800d04c:	46bd      	mov	sp, r7
 800d04e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d052:	4770      	bx	lr

0800d054 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800d054:	b480      	push	{r7}
 800d056:	b085      	sub	sp, #20
 800d058:	af00      	add	r7, sp, #0
 800d05a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800d060:	68fb      	ldr	r3, [r7, #12]
 800d062:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d066:	699b      	ldr	r3, [r3, #24]
 800d068:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800d06a:	68fb      	ldr	r3, [r7, #12]
 800d06c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d070:	69db      	ldr	r3, [r3, #28]
 800d072:	68ba      	ldr	r2, [r7, #8]
 800d074:	4013      	ands	r3, r2
 800d076:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800d078:	68bb      	ldr	r3, [r7, #8]
 800d07a:	0c1b      	lsrs	r3, r3, #16
}
 800d07c:	4618      	mov	r0, r3
 800d07e:	3714      	adds	r7, #20
 800d080:	46bd      	mov	sp, r7
 800d082:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d086:	4770      	bx	lr

0800d088 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800d088:	b480      	push	{r7}
 800d08a:	b085      	sub	sp, #20
 800d08c:	af00      	add	r7, sp, #0
 800d08e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800d094:	68fb      	ldr	r3, [r7, #12]
 800d096:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d09a:	699b      	ldr	r3, [r3, #24]
 800d09c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800d09e:	68fb      	ldr	r3, [r7, #12]
 800d0a0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d0a4:	69db      	ldr	r3, [r3, #28]
 800d0a6:	68ba      	ldr	r2, [r7, #8]
 800d0a8:	4013      	ands	r3, r2
 800d0aa:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800d0ac:	68bb      	ldr	r3, [r7, #8]
 800d0ae:	b29b      	uxth	r3, r3
}
 800d0b0:	4618      	mov	r0, r3
 800d0b2:	3714      	adds	r7, #20
 800d0b4:	46bd      	mov	sp, r7
 800d0b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0ba:	4770      	bx	lr

0800d0bc <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800d0bc:	b480      	push	{r7}
 800d0be:	b085      	sub	sp, #20
 800d0c0:	af00      	add	r7, sp, #0
 800d0c2:	6078      	str	r0, [r7, #4]
 800d0c4:	460b      	mov	r3, r1
 800d0c6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d0c8:	687b      	ldr	r3, [r7, #4]
 800d0ca:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800d0cc:	78fb      	ldrb	r3, [r7, #3]
 800d0ce:	015a      	lsls	r2, r3, #5
 800d0d0:	68fb      	ldr	r3, [r7, #12]
 800d0d2:	4413      	add	r3, r2
 800d0d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d0d8:	689b      	ldr	r3, [r3, #8]
 800d0da:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800d0dc:	68fb      	ldr	r3, [r7, #12]
 800d0de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d0e2:	695b      	ldr	r3, [r3, #20]
 800d0e4:	68ba      	ldr	r2, [r7, #8]
 800d0e6:	4013      	ands	r3, r2
 800d0e8:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800d0ea:	68bb      	ldr	r3, [r7, #8]
}
 800d0ec:	4618      	mov	r0, r3
 800d0ee:	3714      	adds	r7, #20
 800d0f0:	46bd      	mov	sp, r7
 800d0f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0f6:	4770      	bx	lr

0800d0f8 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800d0f8:	b480      	push	{r7}
 800d0fa:	b087      	sub	sp, #28
 800d0fc:	af00      	add	r7, sp, #0
 800d0fe:	6078      	str	r0, [r7, #4]
 800d100:	460b      	mov	r3, r1
 800d102:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800d108:	697b      	ldr	r3, [r7, #20]
 800d10a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d10e:	691b      	ldr	r3, [r3, #16]
 800d110:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800d112:	697b      	ldr	r3, [r7, #20]
 800d114:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d118:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d11a:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800d11c:	78fb      	ldrb	r3, [r7, #3]
 800d11e:	f003 030f 	and.w	r3, r3, #15
 800d122:	68fa      	ldr	r2, [r7, #12]
 800d124:	fa22 f303 	lsr.w	r3, r2, r3
 800d128:	01db      	lsls	r3, r3, #7
 800d12a:	b2db      	uxtb	r3, r3
 800d12c:	693a      	ldr	r2, [r7, #16]
 800d12e:	4313      	orrs	r3, r2
 800d130:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800d132:	78fb      	ldrb	r3, [r7, #3]
 800d134:	015a      	lsls	r2, r3, #5
 800d136:	697b      	ldr	r3, [r7, #20]
 800d138:	4413      	add	r3, r2
 800d13a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d13e:	689b      	ldr	r3, [r3, #8]
 800d140:	693a      	ldr	r2, [r7, #16]
 800d142:	4013      	ands	r3, r2
 800d144:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800d146:	68bb      	ldr	r3, [r7, #8]
}
 800d148:	4618      	mov	r0, r3
 800d14a:	371c      	adds	r7, #28
 800d14c:	46bd      	mov	sp, r7
 800d14e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d152:	4770      	bx	lr

0800d154 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800d154:	b480      	push	{r7}
 800d156:	b083      	sub	sp, #12
 800d158:	af00      	add	r7, sp, #0
 800d15a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	695b      	ldr	r3, [r3, #20]
 800d160:	f003 0301 	and.w	r3, r3, #1
}
 800d164:	4618      	mov	r0, r3
 800d166:	370c      	adds	r7, #12
 800d168:	46bd      	mov	sp, r7
 800d16a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d16e:	4770      	bx	lr

0800d170 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800d170:	b480      	push	{r7}
 800d172:	b085      	sub	sp, #20
 800d174:	af00      	add	r7, sp, #0
 800d176:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800d17c:	68fb      	ldr	r3, [r7, #12]
 800d17e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d182:	681b      	ldr	r3, [r3, #0]
 800d184:	68fa      	ldr	r2, [r7, #12]
 800d186:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d18a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800d18e:	f023 0307 	bic.w	r3, r3, #7
 800d192:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800d194:	68fb      	ldr	r3, [r7, #12]
 800d196:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d19a:	685b      	ldr	r3, [r3, #4]
 800d19c:	68fa      	ldr	r2, [r7, #12]
 800d19e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d1a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d1a6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800d1a8:	2300      	movs	r3, #0
}
 800d1aa:	4618      	mov	r0, r3
 800d1ac:	3714      	adds	r7, #20
 800d1ae:	46bd      	mov	sp, r7
 800d1b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1b4:	4770      	bx	lr
	...

0800d1b8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800d1b8:	b480      	push	{r7}
 800d1ba:	b087      	sub	sp, #28
 800d1bc:	af00      	add	r7, sp, #0
 800d1be:	60f8      	str	r0, [r7, #12]
 800d1c0:	460b      	mov	r3, r1
 800d1c2:	607a      	str	r2, [r7, #4]
 800d1c4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d1c6:	68fb      	ldr	r3, [r7, #12]
 800d1c8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800d1ca:	68fb      	ldr	r3, [r7, #12]
 800d1cc:	333c      	adds	r3, #60	; 0x3c
 800d1ce:	3304      	adds	r3, #4
 800d1d0:	681b      	ldr	r3, [r3, #0]
 800d1d2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800d1d4:	693b      	ldr	r3, [r7, #16]
 800d1d6:	4a26      	ldr	r2, [pc, #152]	; (800d270 <USB_EP0_OutStart+0xb8>)
 800d1d8:	4293      	cmp	r3, r2
 800d1da:	d90a      	bls.n	800d1f2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d1dc:	697b      	ldr	r3, [r7, #20]
 800d1de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d1e2:	681b      	ldr	r3, [r3, #0]
 800d1e4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d1e8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d1ec:	d101      	bne.n	800d1f2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800d1ee:	2300      	movs	r3, #0
 800d1f0:	e037      	b.n	800d262 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800d1f2:	697b      	ldr	r3, [r7, #20]
 800d1f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d1f8:	461a      	mov	r2, r3
 800d1fa:	2300      	movs	r3, #0
 800d1fc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d1fe:	697b      	ldr	r3, [r7, #20]
 800d200:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d204:	691b      	ldr	r3, [r3, #16]
 800d206:	697a      	ldr	r2, [r7, #20]
 800d208:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d20c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d210:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800d212:	697b      	ldr	r3, [r7, #20]
 800d214:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d218:	691b      	ldr	r3, [r3, #16]
 800d21a:	697a      	ldr	r2, [r7, #20]
 800d21c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d220:	f043 0318 	orr.w	r3, r3, #24
 800d224:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800d226:	697b      	ldr	r3, [r7, #20]
 800d228:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d22c:	691b      	ldr	r3, [r3, #16]
 800d22e:	697a      	ldr	r2, [r7, #20]
 800d230:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d234:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800d238:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800d23a:	7afb      	ldrb	r3, [r7, #11]
 800d23c:	2b01      	cmp	r3, #1
 800d23e:	d10f      	bne.n	800d260 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800d240:	697b      	ldr	r3, [r7, #20]
 800d242:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d246:	461a      	mov	r2, r3
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800d24c:	697b      	ldr	r3, [r7, #20]
 800d24e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d252:	681b      	ldr	r3, [r3, #0]
 800d254:	697a      	ldr	r2, [r7, #20]
 800d256:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d25a:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800d25e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d260:	2300      	movs	r3, #0
}
 800d262:	4618      	mov	r0, r3
 800d264:	371c      	adds	r7, #28
 800d266:	46bd      	mov	sp, r7
 800d268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d26c:	4770      	bx	lr
 800d26e:	bf00      	nop
 800d270:	4f54300a 	.word	0x4f54300a

0800d274 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800d274:	b480      	push	{r7}
 800d276:	b085      	sub	sp, #20
 800d278:	af00      	add	r7, sp, #0
 800d27a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800d27c:	2300      	movs	r3, #0
 800d27e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800d280:	68fb      	ldr	r3, [r7, #12]
 800d282:	3301      	adds	r3, #1
 800d284:	60fb      	str	r3, [r7, #12]
 800d286:	4a13      	ldr	r2, [pc, #76]	; (800d2d4 <USB_CoreReset+0x60>)
 800d288:	4293      	cmp	r3, r2
 800d28a:	d901      	bls.n	800d290 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 800d28c:	2303      	movs	r3, #3
 800d28e:	e01a      	b.n	800d2c6 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	691b      	ldr	r3, [r3, #16]
 800d294:	2b00      	cmp	r3, #0
 800d296:	daf3      	bge.n	800d280 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800d298:	2300      	movs	r3, #0
 800d29a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	691b      	ldr	r3, [r3, #16]
 800d2a0:	f043 0201 	orr.w	r2, r3, #1
 800d2a4:	687b      	ldr	r3, [r7, #4]
 800d2a6:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800d2a8:	68fb      	ldr	r3, [r7, #12]
 800d2aa:	3301      	adds	r3, #1
 800d2ac:	60fb      	str	r3, [r7, #12]
 800d2ae:	4a09      	ldr	r2, [pc, #36]	; (800d2d4 <USB_CoreReset+0x60>)
 800d2b0:	4293      	cmp	r3, r2
 800d2b2:	d901      	bls.n	800d2b8 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 800d2b4:	2303      	movs	r3, #3
 800d2b6:	e006      	b.n	800d2c6 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800d2b8:	687b      	ldr	r3, [r7, #4]
 800d2ba:	691b      	ldr	r3, [r3, #16]
 800d2bc:	f003 0301 	and.w	r3, r3, #1
 800d2c0:	2b01      	cmp	r3, #1
 800d2c2:	d0f1      	beq.n	800d2a8 <USB_CoreReset+0x34>

  return HAL_OK;
 800d2c4:	2300      	movs	r3, #0
}
 800d2c6:	4618      	mov	r0, r3
 800d2c8:	3714      	adds	r7, #20
 800d2ca:	46bd      	mov	sp, r7
 800d2cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2d0:	4770      	bx	lr
 800d2d2:	bf00      	nop
 800d2d4:	00030d40 	.word	0x00030d40

0800d2d8 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d2d8:	b580      	push	{r7, lr}
 800d2da:	b084      	sub	sp, #16
 800d2dc:	af00      	add	r7, sp, #0
 800d2de:	6078      	str	r0, [r7, #4]
 800d2e0:	460b      	mov	r3, r1
 800d2e2:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800d2e4:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800d2e8:	f004 fef2 	bl	80120d0 <USBD_static_malloc>
 800d2ec:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800d2ee:	68fb      	ldr	r3, [r7, #12]
 800d2f0:	2b00      	cmp	r3, #0
 800d2f2:	d105      	bne.n	800d300 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	2200      	movs	r2, #0
 800d2f8:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800d2fc:	2302      	movs	r3, #2
 800d2fe:	e066      	b.n	800d3ce <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	68fa      	ldr	r2, [r7, #12]
 800d304:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d308:	687b      	ldr	r3, [r7, #4]
 800d30a:	7c1b      	ldrb	r3, [r3, #16]
 800d30c:	2b00      	cmp	r3, #0
 800d30e:	d119      	bne.n	800d344 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800d310:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d314:	2202      	movs	r2, #2
 800d316:	2181      	movs	r1, #129	; 0x81
 800d318:	6878      	ldr	r0, [r7, #4]
 800d31a:	f004 fdb6 	bl	8011e8a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800d31e:	687b      	ldr	r3, [r7, #4]
 800d320:	2201      	movs	r2, #1
 800d322:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800d324:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d328:	2202      	movs	r2, #2
 800d32a:	2101      	movs	r1, #1
 800d32c:	6878      	ldr	r0, [r7, #4]
 800d32e:	f004 fdac 	bl	8011e8a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800d332:	687b      	ldr	r3, [r7, #4]
 800d334:	2201      	movs	r2, #1
 800d336:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800d33a:	687b      	ldr	r3, [r7, #4]
 800d33c:	2210      	movs	r2, #16
 800d33e:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800d342:	e016      	b.n	800d372 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800d344:	2340      	movs	r3, #64	; 0x40
 800d346:	2202      	movs	r2, #2
 800d348:	2181      	movs	r1, #129	; 0x81
 800d34a:	6878      	ldr	r0, [r7, #4]
 800d34c:	f004 fd9d 	bl	8011e8a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800d350:	687b      	ldr	r3, [r7, #4]
 800d352:	2201      	movs	r2, #1
 800d354:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800d356:	2340      	movs	r3, #64	; 0x40
 800d358:	2202      	movs	r2, #2
 800d35a:	2101      	movs	r1, #1
 800d35c:	6878      	ldr	r0, [r7, #4]
 800d35e:	f004 fd94 	bl	8011e8a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800d362:	687b      	ldr	r3, [r7, #4]
 800d364:	2201      	movs	r2, #1
 800d366:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	2210      	movs	r2, #16
 800d36e:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800d372:	2308      	movs	r3, #8
 800d374:	2203      	movs	r2, #3
 800d376:	2182      	movs	r1, #130	; 0x82
 800d378:	6878      	ldr	r0, [r7, #4]
 800d37a:	f004 fd86 	bl	8011e8a <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800d37e:	687b      	ldr	r3, [r7, #4]
 800d380:	2201      	movs	r2, #1
 800d382:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d38c:	681b      	ldr	r3, [r3, #0]
 800d38e:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800d390:	68fb      	ldr	r3, [r7, #12]
 800d392:	2200      	movs	r2, #0
 800d394:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800d398:	68fb      	ldr	r3, [r7, #12]
 800d39a:	2200      	movs	r2, #0
 800d39c:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	7c1b      	ldrb	r3, [r3, #16]
 800d3a4:	2b00      	cmp	r3, #0
 800d3a6:	d109      	bne.n	800d3bc <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800d3a8:	68fb      	ldr	r3, [r7, #12]
 800d3aa:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800d3ae:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d3b2:	2101      	movs	r1, #1
 800d3b4:	6878      	ldr	r0, [r7, #4]
 800d3b6:	f004 fe57 	bl	8012068 <USBD_LL_PrepareReceive>
 800d3ba:	e007      	b.n	800d3cc <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800d3bc:	68fb      	ldr	r3, [r7, #12]
 800d3be:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800d3c2:	2340      	movs	r3, #64	; 0x40
 800d3c4:	2101      	movs	r1, #1
 800d3c6:	6878      	ldr	r0, [r7, #4]
 800d3c8:	f004 fe4e 	bl	8012068 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800d3cc:	2300      	movs	r3, #0
}
 800d3ce:	4618      	mov	r0, r3
 800d3d0:	3710      	adds	r7, #16
 800d3d2:	46bd      	mov	sp, r7
 800d3d4:	bd80      	pop	{r7, pc}

0800d3d6 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d3d6:	b580      	push	{r7, lr}
 800d3d8:	b082      	sub	sp, #8
 800d3da:	af00      	add	r7, sp, #0
 800d3dc:	6078      	str	r0, [r7, #4]
 800d3de:	460b      	mov	r3, r1
 800d3e0:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800d3e2:	2181      	movs	r1, #129	; 0x81
 800d3e4:	6878      	ldr	r0, [r7, #4]
 800d3e6:	f004 fd76 	bl	8011ed6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	2200      	movs	r2, #0
 800d3ee:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800d3f0:	2101      	movs	r1, #1
 800d3f2:	6878      	ldr	r0, [r7, #4]
 800d3f4:	f004 fd6f 	bl	8011ed6 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	2200      	movs	r2, #0
 800d3fc:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800d400:	2182      	movs	r1, #130	; 0x82
 800d402:	6878      	ldr	r0, [r7, #4]
 800d404:	f004 fd67 	bl	8011ed6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	2200      	movs	r2, #0
 800d40c:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	2200      	movs	r2, #0
 800d414:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800d418:	687b      	ldr	r3, [r7, #4]
 800d41a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d41e:	2b00      	cmp	r3, #0
 800d420:	d00e      	beq.n	800d440 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d428:	685b      	ldr	r3, [r3, #4]
 800d42a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800d42c:	687b      	ldr	r3, [r7, #4]
 800d42e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d432:	4618      	mov	r0, r3
 800d434:	f004 fe5a 	bl	80120ec <USBD_static_free>
    pdev->pClassData = NULL;
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	2200      	movs	r2, #0
 800d43c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800d440:	2300      	movs	r3, #0
}
 800d442:	4618      	mov	r0, r3
 800d444:	3708      	adds	r7, #8
 800d446:	46bd      	mov	sp, r7
 800d448:	bd80      	pop	{r7, pc}
	...

0800d44c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800d44c:	b580      	push	{r7, lr}
 800d44e:	b086      	sub	sp, #24
 800d450:	af00      	add	r7, sp, #0
 800d452:	6078      	str	r0, [r7, #4]
 800d454:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d456:	687b      	ldr	r3, [r7, #4]
 800d458:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d45c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800d45e:	2300      	movs	r3, #0
 800d460:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800d462:	2300      	movs	r3, #0
 800d464:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800d466:	2300      	movs	r3, #0
 800d468:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800d46a:	693b      	ldr	r3, [r7, #16]
 800d46c:	2b00      	cmp	r3, #0
 800d46e:	d101      	bne.n	800d474 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800d470:	2303      	movs	r3, #3
 800d472:	e0af      	b.n	800d5d4 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d474:	683b      	ldr	r3, [r7, #0]
 800d476:	781b      	ldrb	r3, [r3, #0]
 800d478:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800d47c:	2b00      	cmp	r3, #0
 800d47e:	d03f      	beq.n	800d500 <USBD_CDC_Setup+0xb4>
 800d480:	2b20      	cmp	r3, #32
 800d482:	f040 809f 	bne.w	800d5c4 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800d486:	683b      	ldr	r3, [r7, #0]
 800d488:	88db      	ldrh	r3, [r3, #6]
 800d48a:	2b00      	cmp	r3, #0
 800d48c:	d02e      	beq.n	800d4ec <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800d48e:	683b      	ldr	r3, [r7, #0]
 800d490:	781b      	ldrb	r3, [r3, #0]
 800d492:	b25b      	sxtb	r3, r3
 800d494:	2b00      	cmp	r3, #0
 800d496:	da16      	bge.n	800d4c6 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d49e:	689b      	ldr	r3, [r3, #8]
 800d4a0:	683a      	ldr	r2, [r7, #0]
 800d4a2:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800d4a4:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800d4a6:	683a      	ldr	r2, [r7, #0]
 800d4a8:	88d2      	ldrh	r2, [r2, #6]
 800d4aa:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800d4ac:	683b      	ldr	r3, [r7, #0]
 800d4ae:	88db      	ldrh	r3, [r3, #6]
 800d4b0:	2b07      	cmp	r3, #7
 800d4b2:	bf28      	it	cs
 800d4b4:	2307      	movcs	r3, #7
 800d4b6:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800d4b8:	693b      	ldr	r3, [r7, #16]
 800d4ba:	89fa      	ldrh	r2, [r7, #14]
 800d4bc:	4619      	mov	r1, r3
 800d4be:	6878      	ldr	r0, [r7, #4]
 800d4c0:	f001 fb19 	bl	800eaf6 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800d4c4:	e085      	b.n	800d5d2 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800d4c6:	683b      	ldr	r3, [r7, #0]
 800d4c8:	785a      	ldrb	r2, [r3, #1]
 800d4ca:	693b      	ldr	r3, [r7, #16]
 800d4cc:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800d4d0:	683b      	ldr	r3, [r7, #0]
 800d4d2:	88db      	ldrh	r3, [r3, #6]
 800d4d4:	b2da      	uxtb	r2, r3
 800d4d6:	693b      	ldr	r3, [r7, #16]
 800d4d8:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800d4dc:	6939      	ldr	r1, [r7, #16]
 800d4de:	683b      	ldr	r3, [r7, #0]
 800d4e0:	88db      	ldrh	r3, [r3, #6]
 800d4e2:	461a      	mov	r2, r3
 800d4e4:	6878      	ldr	r0, [r7, #4]
 800d4e6:	f001 fb32 	bl	800eb4e <USBD_CtlPrepareRx>
      break;
 800d4ea:	e072      	b.n	800d5d2 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d4f2:	689b      	ldr	r3, [r3, #8]
 800d4f4:	683a      	ldr	r2, [r7, #0]
 800d4f6:	7850      	ldrb	r0, [r2, #1]
 800d4f8:	2200      	movs	r2, #0
 800d4fa:	6839      	ldr	r1, [r7, #0]
 800d4fc:	4798      	blx	r3
      break;
 800d4fe:	e068      	b.n	800d5d2 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d500:	683b      	ldr	r3, [r7, #0]
 800d502:	785b      	ldrb	r3, [r3, #1]
 800d504:	2b0b      	cmp	r3, #11
 800d506:	d852      	bhi.n	800d5ae <USBD_CDC_Setup+0x162>
 800d508:	a201      	add	r2, pc, #4	; (adr r2, 800d510 <USBD_CDC_Setup+0xc4>)
 800d50a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d50e:	bf00      	nop
 800d510:	0800d541 	.word	0x0800d541
 800d514:	0800d5bd 	.word	0x0800d5bd
 800d518:	0800d5af 	.word	0x0800d5af
 800d51c:	0800d5af 	.word	0x0800d5af
 800d520:	0800d5af 	.word	0x0800d5af
 800d524:	0800d5af 	.word	0x0800d5af
 800d528:	0800d5af 	.word	0x0800d5af
 800d52c:	0800d5af 	.word	0x0800d5af
 800d530:	0800d5af 	.word	0x0800d5af
 800d534:	0800d5af 	.word	0x0800d5af
 800d538:	0800d56b 	.word	0x0800d56b
 800d53c:	0800d595 	.word	0x0800d595
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d546:	b2db      	uxtb	r3, r3
 800d548:	2b03      	cmp	r3, #3
 800d54a:	d107      	bne.n	800d55c <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800d54c:	f107 030a 	add.w	r3, r7, #10
 800d550:	2202      	movs	r2, #2
 800d552:	4619      	mov	r1, r3
 800d554:	6878      	ldr	r0, [r7, #4]
 800d556:	f001 face 	bl	800eaf6 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800d55a:	e032      	b.n	800d5c2 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800d55c:	6839      	ldr	r1, [r7, #0]
 800d55e:	6878      	ldr	r0, [r7, #4]
 800d560:	f001 fa58 	bl	800ea14 <USBD_CtlError>
            ret = USBD_FAIL;
 800d564:	2303      	movs	r3, #3
 800d566:	75fb      	strb	r3, [r7, #23]
          break;
 800d568:	e02b      	b.n	800d5c2 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d56a:	687b      	ldr	r3, [r7, #4]
 800d56c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d570:	b2db      	uxtb	r3, r3
 800d572:	2b03      	cmp	r3, #3
 800d574:	d107      	bne.n	800d586 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800d576:	f107 030d 	add.w	r3, r7, #13
 800d57a:	2201      	movs	r2, #1
 800d57c:	4619      	mov	r1, r3
 800d57e:	6878      	ldr	r0, [r7, #4]
 800d580:	f001 fab9 	bl	800eaf6 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800d584:	e01d      	b.n	800d5c2 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800d586:	6839      	ldr	r1, [r7, #0]
 800d588:	6878      	ldr	r0, [r7, #4]
 800d58a:	f001 fa43 	bl	800ea14 <USBD_CtlError>
            ret = USBD_FAIL;
 800d58e:	2303      	movs	r3, #3
 800d590:	75fb      	strb	r3, [r7, #23]
          break;
 800d592:	e016      	b.n	800d5c2 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800d594:	687b      	ldr	r3, [r7, #4]
 800d596:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d59a:	b2db      	uxtb	r3, r3
 800d59c:	2b03      	cmp	r3, #3
 800d59e:	d00f      	beq.n	800d5c0 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800d5a0:	6839      	ldr	r1, [r7, #0]
 800d5a2:	6878      	ldr	r0, [r7, #4]
 800d5a4:	f001 fa36 	bl	800ea14 <USBD_CtlError>
            ret = USBD_FAIL;
 800d5a8:	2303      	movs	r3, #3
 800d5aa:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800d5ac:	e008      	b.n	800d5c0 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800d5ae:	6839      	ldr	r1, [r7, #0]
 800d5b0:	6878      	ldr	r0, [r7, #4]
 800d5b2:	f001 fa2f 	bl	800ea14 <USBD_CtlError>
          ret = USBD_FAIL;
 800d5b6:	2303      	movs	r3, #3
 800d5b8:	75fb      	strb	r3, [r7, #23]
          break;
 800d5ba:	e002      	b.n	800d5c2 <USBD_CDC_Setup+0x176>
          break;
 800d5bc:	bf00      	nop
 800d5be:	e008      	b.n	800d5d2 <USBD_CDC_Setup+0x186>
          break;
 800d5c0:	bf00      	nop
      }
      break;
 800d5c2:	e006      	b.n	800d5d2 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800d5c4:	6839      	ldr	r1, [r7, #0]
 800d5c6:	6878      	ldr	r0, [r7, #4]
 800d5c8:	f001 fa24 	bl	800ea14 <USBD_CtlError>
      ret = USBD_FAIL;
 800d5cc:	2303      	movs	r3, #3
 800d5ce:	75fb      	strb	r3, [r7, #23]
      break;
 800d5d0:	bf00      	nop
  }

  return (uint8_t)ret;
 800d5d2:	7dfb      	ldrb	r3, [r7, #23]
}
 800d5d4:	4618      	mov	r0, r3
 800d5d6:	3718      	adds	r7, #24
 800d5d8:	46bd      	mov	sp, r7
 800d5da:	bd80      	pop	{r7, pc}

0800d5dc <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d5dc:	b580      	push	{r7, lr}
 800d5de:	b084      	sub	sp, #16
 800d5e0:	af00      	add	r7, sp, #0
 800d5e2:	6078      	str	r0, [r7, #4]
 800d5e4:	460b      	mov	r3, r1
 800d5e6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800d5ee:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800d5f0:	687b      	ldr	r3, [r7, #4]
 800d5f2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d5f6:	2b00      	cmp	r3, #0
 800d5f8:	d101      	bne.n	800d5fe <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800d5fa:	2303      	movs	r3, #3
 800d5fc:	e04f      	b.n	800d69e <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d5fe:	687b      	ldr	r3, [r7, #4]
 800d600:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d604:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800d606:	78fa      	ldrb	r2, [r7, #3]
 800d608:	6879      	ldr	r1, [r7, #4]
 800d60a:	4613      	mov	r3, r2
 800d60c:	009b      	lsls	r3, r3, #2
 800d60e:	4413      	add	r3, r2
 800d610:	009b      	lsls	r3, r3, #2
 800d612:	440b      	add	r3, r1
 800d614:	3318      	adds	r3, #24
 800d616:	681b      	ldr	r3, [r3, #0]
 800d618:	2b00      	cmp	r3, #0
 800d61a:	d029      	beq.n	800d670 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800d61c:	78fa      	ldrb	r2, [r7, #3]
 800d61e:	6879      	ldr	r1, [r7, #4]
 800d620:	4613      	mov	r3, r2
 800d622:	009b      	lsls	r3, r3, #2
 800d624:	4413      	add	r3, r2
 800d626:	009b      	lsls	r3, r3, #2
 800d628:	440b      	add	r3, r1
 800d62a:	3318      	adds	r3, #24
 800d62c:	681a      	ldr	r2, [r3, #0]
 800d62e:	78f9      	ldrb	r1, [r7, #3]
 800d630:	68f8      	ldr	r0, [r7, #12]
 800d632:	460b      	mov	r3, r1
 800d634:	00db      	lsls	r3, r3, #3
 800d636:	1a5b      	subs	r3, r3, r1
 800d638:	009b      	lsls	r3, r3, #2
 800d63a:	4403      	add	r3, r0
 800d63c:	3344      	adds	r3, #68	; 0x44
 800d63e:	681b      	ldr	r3, [r3, #0]
 800d640:	fbb2 f1f3 	udiv	r1, r2, r3
 800d644:	fb03 f301 	mul.w	r3, r3, r1
 800d648:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800d64a:	2b00      	cmp	r3, #0
 800d64c:	d110      	bne.n	800d670 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800d64e:	78fa      	ldrb	r2, [r7, #3]
 800d650:	6879      	ldr	r1, [r7, #4]
 800d652:	4613      	mov	r3, r2
 800d654:	009b      	lsls	r3, r3, #2
 800d656:	4413      	add	r3, r2
 800d658:	009b      	lsls	r3, r3, #2
 800d65a:	440b      	add	r3, r1
 800d65c:	3318      	adds	r3, #24
 800d65e:	2200      	movs	r2, #0
 800d660:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800d662:	78f9      	ldrb	r1, [r7, #3]
 800d664:	2300      	movs	r3, #0
 800d666:	2200      	movs	r2, #0
 800d668:	6878      	ldr	r0, [r7, #4]
 800d66a:	f004 fcdc 	bl	8012026 <USBD_LL_Transmit>
 800d66e:	e015      	b.n	800d69c <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800d670:	68bb      	ldr	r3, [r7, #8]
 800d672:	2200      	movs	r2, #0
 800d674:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d67e:	691b      	ldr	r3, [r3, #16]
 800d680:	2b00      	cmp	r3, #0
 800d682:	d00b      	beq.n	800d69c <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d68a:	691b      	ldr	r3, [r3, #16]
 800d68c:	68ba      	ldr	r2, [r7, #8]
 800d68e:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800d692:	68ba      	ldr	r2, [r7, #8]
 800d694:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800d698:	78fa      	ldrb	r2, [r7, #3]
 800d69a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800d69c:	2300      	movs	r3, #0
}
 800d69e:	4618      	mov	r0, r3
 800d6a0:	3710      	adds	r7, #16
 800d6a2:	46bd      	mov	sp, r7
 800d6a4:	bd80      	pop	{r7, pc}

0800d6a6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d6a6:	b580      	push	{r7, lr}
 800d6a8:	b084      	sub	sp, #16
 800d6aa:	af00      	add	r7, sp, #0
 800d6ac:	6078      	str	r0, [r7, #4]
 800d6ae:	460b      	mov	r3, r1
 800d6b0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d6b2:	687b      	ldr	r3, [r7, #4]
 800d6b4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d6b8:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800d6ba:	687b      	ldr	r3, [r7, #4]
 800d6bc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d6c0:	2b00      	cmp	r3, #0
 800d6c2:	d101      	bne.n	800d6c8 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800d6c4:	2303      	movs	r3, #3
 800d6c6:	e015      	b.n	800d6f4 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800d6c8:	78fb      	ldrb	r3, [r7, #3]
 800d6ca:	4619      	mov	r1, r3
 800d6cc:	6878      	ldr	r0, [r7, #4]
 800d6ce:	f004 fcec 	bl	80120aa <USBD_LL_GetRxDataSize>
 800d6d2:	4602      	mov	r2, r0
 800d6d4:	68fb      	ldr	r3, [r7, #12]
 800d6d6:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d6e0:	68db      	ldr	r3, [r3, #12]
 800d6e2:	68fa      	ldr	r2, [r7, #12]
 800d6e4:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800d6e8:	68fa      	ldr	r2, [r7, #12]
 800d6ea:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800d6ee:	4611      	mov	r1, r2
 800d6f0:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800d6f2:	2300      	movs	r3, #0
}
 800d6f4:	4618      	mov	r0, r3
 800d6f6:	3710      	adds	r7, #16
 800d6f8:	46bd      	mov	sp, r7
 800d6fa:	bd80      	pop	{r7, pc}

0800d6fc <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800d6fc:	b580      	push	{r7, lr}
 800d6fe:	b084      	sub	sp, #16
 800d700:	af00      	add	r7, sp, #0
 800d702:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d704:	687b      	ldr	r3, [r7, #4]
 800d706:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d70a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800d70c:	68fb      	ldr	r3, [r7, #12]
 800d70e:	2b00      	cmp	r3, #0
 800d710:	d101      	bne.n	800d716 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800d712:	2303      	movs	r3, #3
 800d714:	e01b      	b.n	800d74e <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800d716:	687b      	ldr	r3, [r7, #4]
 800d718:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d71c:	2b00      	cmp	r3, #0
 800d71e:	d015      	beq.n	800d74c <USBD_CDC_EP0_RxReady+0x50>
 800d720:	68fb      	ldr	r3, [r7, #12]
 800d722:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800d726:	2bff      	cmp	r3, #255	; 0xff
 800d728:	d010      	beq.n	800d74c <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d730:	689b      	ldr	r3, [r3, #8]
 800d732:	68fa      	ldr	r2, [r7, #12]
 800d734:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 800d738:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800d73a:	68fa      	ldr	r2, [r7, #12]
 800d73c:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800d740:	b292      	uxth	r2, r2
 800d742:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800d744:	68fb      	ldr	r3, [r7, #12]
 800d746:	22ff      	movs	r2, #255	; 0xff
 800d748:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800d74c:	2300      	movs	r3, #0
}
 800d74e:	4618      	mov	r0, r3
 800d750:	3710      	adds	r7, #16
 800d752:	46bd      	mov	sp, r7
 800d754:	bd80      	pop	{r7, pc}
	...

0800d758 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800d758:	b480      	push	{r7}
 800d75a:	b083      	sub	sp, #12
 800d75c:	af00      	add	r7, sp, #0
 800d75e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800d760:	687b      	ldr	r3, [r7, #4]
 800d762:	2243      	movs	r2, #67	; 0x43
 800d764:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800d766:	4b03      	ldr	r3, [pc, #12]	; (800d774 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800d768:	4618      	mov	r0, r3
 800d76a:	370c      	adds	r7, #12
 800d76c:	46bd      	mov	sp, r7
 800d76e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d772:	4770      	bx	lr
 800d774:	200000a0 	.word	0x200000a0

0800d778 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800d778:	b480      	push	{r7}
 800d77a:	b083      	sub	sp, #12
 800d77c:	af00      	add	r7, sp, #0
 800d77e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	2243      	movs	r2, #67	; 0x43
 800d784:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800d786:	4b03      	ldr	r3, [pc, #12]	; (800d794 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800d788:	4618      	mov	r0, r3
 800d78a:	370c      	adds	r7, #12
 800d78c:	46bd      	mov	sp, r7
 800d78e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d792:	4770      	bx	lr
 800d794:	2000005c 	.word	0x2000005c

0800d798 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800d798:	b480      	push	{r7}
 800d79a:	b083      	sub	sp, #12
 800d79c:	af00      	add	r7, sp, #0
 800d79e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800d7a0:	687b      	ldr	r3, [r7, #4]
 800d7a2:	2243      	movs	r2, #67	; 0x43
 800d7a4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800d7a6:	4b03      	ldr	r3, [pc, #12]	; (800d7b4 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800d7a8:	4618      	mov	r0, r3
 800d7aa:	370c      	adds	r7, #12
 800d7ac:	46bd      	mov	sp, r7
 800d7ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7b2:	4770      	bx	lr
 800d7b4:	200000e4 	.word	0x200000e4

0800d7b8 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800d7b8:	b480      	push	{r7}
 800d7ba:	b083      	sub	sp, #12
 800d7bc:	af00      	add	r7, sp, #0
 800d7be:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	220a      	movs	r2, #10
 800d7c4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800d7c6:	4b03      	ldr	r3, [pc, #12]	; (800d7d4 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800d7c8:	4618      	mov	r0, r3
 800d7ca:	370c      	adds	r7, #12
 800d7cc:	46bd      	mov	sp, r7
 800d7ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7d2:	4770      	bx	lr
 800d7d4:	20000018 	.word	0x20000018

0800d7d8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800d7d8:	b480      	push	{r7}
 800d7da:	b083      	sub	sp, #12
 800d7dc:	af00      	add	r7, sp, #0
 800d7de:	6078      	str	r0, [r7, #4]
 800d7e0:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800d7e2:	683b      	ldr	r3, [r7, #0]
 800d7e4:	2b00      	cmp	r3, #0
 800d7e6:	d101      	bne.n	800d7ec <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800d7e8:	2303      	movs	r3, #3
 800d7ea:	e004      	b.n	800d7f6 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800d7ec:	687b      	ldr	r3, [r7, #4]
 800d7ee:	683a      	ldr	r2, [r7, #0]
 800d7f0:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800d7f4:	2300      	movs	r3, #0
}
 800d7f6:	4618      	mov	r0, r3
 800d7f8:	370c      	adds	r7, #12
 800d7fa:	46bd      	mov	sp, r7
 800d7fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d800:	4770      	bx	lr

0800d802 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800d802:	b480      	push	{r7}
 800d804:	b087      	sub	sp, #28
 800d806:	af00      	add	r7, sp, #0
 800d808:	60f8      	str	r0, [r7, #12]
 800d80a:	60b9      	str	r1, [r7, #8]
 800d80c:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d80e:	68fb      	ldr	r3, [r7, #12]
 800d810:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d814:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800d816:	697b      	ldr	r3, [r7, #20]
 800d818:	2b00      	cmp	r3, #0
 800d81a:	d101      	bne.n	800d820 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800d81c:	2303      	movs	r3, #3
 800d81e:	e008      	b.n	800d832 <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800d820:	697b      	ldr	r3, [r7, #20]
 800d822:	68ba      	ldr	r2, [r7, #8]
 800d824:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800d828:	697b      	ldr	r3, [r7, #20]
 800d82a:	687a      	ldr	r2, [r7, #4]
 800d82c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800d830:	2300      	movs	r3, #0
}
 800d832:	4618      	mov	r0, r3
 800d834:	371c      	adds	r7, #28
 800d836:	46bd      	mov	sp, r7
 800d838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d83c:	4770      	bx	lr

0800d83e <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800d83e:	b480      	push	{r7}
 800d840:	b085      	sub	sp, #20
 800d842:	af00      	add	r7, sp, #0
 800d844:	6078      	str	r0, [r7, #4]
 800d846:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d848:	687b      	ldr	r3, [r7, #4]
 800d84a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d84e:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800d850:	68fb      	ldr	r3, [r7, #12]
 800d852:	2b00      	cmp	r3, #0
 800d854:	d101      	bne.n	800d85a <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800d856:	2303      	movs	r3, #3
 800d858:	e004      	b.n	800d864 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800d85a:	68fb      	ldr	r3, [r7, #12]
 800d85c:	683a      	ldr	r2, [r7, #0]
 800d85e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800d862:	2300      	movs	r3, #0
}
 800d864:	4618      	mov	r0, r3
 800d866:	3714      	adds	r7, #20
 800d868:	46bd      	mov	sp, r7
 800d86a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d86e:	4770      	bx	lr

0800d870 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800d870:	b580      	push	{r7, lr}
 800d872:	b084      	sub	sp, #16
 800d874:	af00      	add	r7, sp, #0
 800d876:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d87e:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800d880:	2301      	movs	r3, #1
 800d882:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d88a:	2b00      	cmp	r3, #0
 800d88c:	d101      	bne.n	800d892 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800d88e:	2303      	movs	r3, #3
 800d890:	e01a      	b.n	800d8c8 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800d892:	68bb      	ldr	r3, [r7, #8]
 800d894:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800d898:	2b00      	cmp	r3, #0
 800d89a:	d114      	bne.n	800d8c6 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800d89c:	68bb      	ldr	r3, [r7, #8]
 800d89e:	2201      	movs	r2, #1
 800d8a0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800d8a4:	68bb      	ldr	r3, [r7, #8]
 800d8a6:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800d8aa:	687b      	ldr	r3, [r7, #4]
 800d8ac:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800d8ae:	68bb      	ldr	r3, [r7, #8]
 800d8b0:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800d8b4:	68bb      	ldr	r3, [r7, #8]
 800d8b6:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800d8ba:	2181      	movs	r1, #129	; 0x81
 800d8bc:	6878      	ldr	r0, [r7, #4]
 800d8be:	f004 fbb2 	bl	8012026 <USBD_LL_Transmit>

    ret = USBD_OK;
 800d8c2:	2300      	movs	r3, #0
 800d8c4:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800d8c6:	7bfb      	ldrb	r3, [r7, #15]
}
 800d8c8:	4618      	mov	r0, r3
 800d8ca:	3710      	adds	r7, #16
 800d8cc:	46bd      	mov	sp, r7
 800d8ce:	bd80      	pop	{r7, pc}

0800d8d0 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800d8d0:	b580      	push	{r7, lr}
 800d8d2:	b084      	sub	sp, #16
 800d8d4:	af00      	add	r7, sp, #0
 800d8d6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d8de:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d8e6:	2b00      	cmp	r3, #0
 800d8e8:	d101      	bne.n	800d8ee <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800d8ea:	2303      	movs	r3, #3
 800d8ec:	e016      	b.n	800d91c <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d8ee:	687b      	ldr	r3, [r7, #4]
 800d8f0:	7c1b      	ldrb	r3, [r3, #16]
 800d8f2:	2b00      	cmp	r3, #0
 800d8f4:	d109      	bne.n	800d90a <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800d8f6:	68fb      	ldr	r3, [r7, #12]
 800d8f8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800d8fc:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d900:	2101      	movs	r1, #1
 800d902:	6878      	ldr	r0, [r7, #4]
 800d904:	f004 fbb0 	bl	8012068 <USBD_LL_PrepareReceive>
 800d908:	e007      	b.n	800d91a <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800d90a:	68fb      	ldr	r3, [r7, #12]
 800d90c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800d910:	2340      	movs	r3, #64	; 0x40
 800d912:	2101      	movs	r1, #1
 800d914:	6878      	ldr	r0, [r7, #4]
 800d916:	f004 fba7 	bl	8012068 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800d91a:	2300      	movs	r3, #0
}
 800d91c:	4618      	mov	r0, r3
 800d91e:	3710      	adds	r7, #16
 800d920:	46bd      	mov	sp, r7
 800d922:	bd80      	pop	{r7, pc}

0800d924 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800d924:	b580      	push	{r7, lr}
 800d926:	b086      	sub	sp, #24
 800d928:	af00      	add	r7, sp, #0
 800d92a:	60f8      	str	r0, [r7, #12]
 800d92c:	60b9      	str	r1, [r7, #8]
 800d92e:	4613      	mov	r3, r2
 800d930:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800d932:	68fb      	ldr	r3, [r7, #12]
 800d934:	2b00      	cmp	r3, #0
 800d936:	d101      	bne.n	800d93c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800d938:	2303      	movs	r3, #3
 800d93a:	e01f      	b.n	800d97c <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800d93c:	68fb      	ldr	r3, [r7, #12]
 800d93e:	2200      	movs	r2, #0
 800d940:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 800d944:	68fb      	ldr	r3, [r7, #12]
 800d946:	2200      	movs	r2, #0
 800d948:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 800d94c:	68fb      	ldr	r3, [r7, #12]
 800d94e:	2200      	movs	r2, #0
 800d950:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800d954:	68bb      	ldr	r3, [r7, #8]
 800d956:	2b00      	cmp	r3, #0
 800d958:	d003      	beq.n	800d962 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800d95a:	68fb      	ldr	r3, [r7, #12]
 800d95c:	68ba      	ldr	r2, [r7, #8]
 800d95e:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d962:	68fb      	ldr	r3, [r7, #12]
 800d964:	2201      	movs	r2, #1
 800d966:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800d96a:	68fb      	ldr	r3, [r7, #12]
 800d96c:	79fa      	ldrb	r2, [r7, #7]
 800d96e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800d970:	68f8      	ldr	r0, [r7, #12]
 800d972:	f004 fa23 	bl	8011dbc <USBD_LL_Init>
 800d976:	4603      	mov	r3, r0
 800d978:	75fb      	strb	r3, [r7, #23]

  return ret;
 800d97a:	7dfb      	ldrb	r3, [r7, #23]
}
 800d97c:	4618      	mov	r0, r3
 800d97e:	3718      	adds	r7, #24
 800d980:	46bd      	mov	sp, r7
 800d982:	bd80      	pop	{r7, pc}

0800d984 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800d984:	b580      	push	{r7, lr}
 800d986:	b084      	sub	sp, #16
 800d988:	af00      	add	r7, sp, #0
 800d98a:	6078      	str	r0, [r7, #4]
 800d98c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800d98e:	2300      	movs	r3, #0
 800d990:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800d992:	683b      	ldr	r3, [r7, #0]
 800d994:	2b00      	cmp	r3, #0
 800d996:	d101      	bne.n	800d99c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800d998:	2303      	movs	r3, #3
 800d99a:	e016      	b.n	800d9ca <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	683a      	ldr	r2, [r7, #0]
 800d9a0:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d9aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d9ac:	2b00      	cmp	r3, #0
 800d9ae:	d00b      	beq.n	800d9c8 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d9b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d9b8:	f107 020e 	add.w	r2, r7, #14
 800d9bc:	4610      	mov	r0, r2
 800d9be:	4798      	blx	r3
 800d9c0:	4602      	mov	r2, r0
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800d9c8:	2300      	movs	r3, #0
}
 800d9ca:	4618      	mov	r0, r3
 800d9cc:	3710      	adds	r7, #16
 800d9ce:	46bd      	mov	sp, r7
 800d9d0:	bd80      	pop	{r7, pc}

0800d9d2 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800d9d2:	b580      	push	{r7, lr}
 800d9d4:	b082      	sub	sp, #8
 800d9d6:	af00      	add	r7, sp, #0
 800d9d8:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800d9da:	6878      	ldr	r0, [r7, #4]
 800d9dc:	f004 fa3a 	bl	8011e54 <USBD_LL_Start>
 800d9e0:	4603      	mov	r3, r0
}
 800d9e2:	4618      	mov	r0, r3
 800d9e4:	3708      	adds	r7, #8
 800d9e6:	46bd      	mov	sp, r7
 800d9e8:	bd80      	pop	{r7, pc}

0800d9ea <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800d9ea:	b480      	push	{r7}
 800d9ec:	b083      	sub	sp, #12
 800d9ee:	af00      	add	r7, sp, #0
 800d9f0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800d9f2:	2300      	movs	r3, #0
}
 800d9f4:	4618      	mov	r0, r3
 800d9f6:	370c      	adds	r7, #12
 800d9f8:	46bd      	mov	sp, r7
 800d9fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9fe:	4770      	bx	lr

0800da00 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800da00:	b580      	push	{r7, lr}
 800da02:	b084      	sub	sp, #16
 800da04:	af00      	add	r7, sp, #0
 800da06:	6078      	str	r0, [r7, #4]
 800da08:	460b      	mov	r3, r1
 800da0a:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800da0c:	2303      	movs	r3, #3
 800da0e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800da16:	2b00      	cmp	r3, #0
 800da18:	d009      	beq.n	800da2e <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800da1a:	687b      	ldr	r3, [r7, #4]
 800da1c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800da20:	681b      	ldr	r3, [r3, #0]
 800da22:	78fa      	ldrb	r2, [r7, #3]
 800da24:	4611      	mov	r1, r2
 800da26:	6878      	ldr	r0, [r7, #4]
 800da28:	4798      	blx	r3
 800da2a:	4603      	mov	r3, r0
 800da2c:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800da2e:	7bfb      	ldrb	r3, [r7, #15]
}
 800da30:	4618      	mov	r0, r3
 800da32:	3710      	adds	r7, #16
 800da34:	46bd      	mov	sp, r7
 800da36:	bd80      	pop	{r7, pc}

0800da38 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800da38:	b580      	push	{r7, lr}
 800da3a:	b082      	sub	sp, #8
 800da3c:	af00      	add	r7, sp, #0
 800da3e:	6078      	str	r0, [r7, #4]
 800da40:	460b      	mov	r3, r1
 800da42:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800da4a:	2b00      	cmp	r3, #0
 800da4c:	d007      	beq.n	800da5e <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800da4e:	687b      	ldr	r3, [r7, #4]
 800da50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800da54:	685b      	ldr	r3, [r3, #4]
 800da56:	78fa      	ldrb	r2, [r7, #3]
 800da58:	4611      	mov	r1, r2
 800da5a:	6878      	ldr	r0, [r7, #4]
 800da5c:	4798      	blx	r3
  }

  return USBD_OK;
 800da5e:	2300      	movs	r3, #0
}
 800da60:	4618      	mov	r0, r3
 800da62:	3708      	adds	r7, #8
 800da64:	46bd      	mov	sp, r7
 800da66:	bd80      	pop	{r7, pc}

0800da68 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800da68:	b580      	push	{r7, lr}
 800da6a:	b084      	sub	sp, #16
 800da6c:	af00      	add	r7, sp, #0
 800da6e:	6078      	str	r0, [r7, #4]
 800da70:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800da72:	687b      	ldr	r3, [r7, #4]
 800da74:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800da78:	6839      	ldr	r1, [r7, #0]
 800da7a:	4618      	mov	r0, r3
 800da7c:	f000 ff90 	bl	800e9a0 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800da80:	687b      	ldr	r3, [r7, #4]
 800da82:	2201      	movs	r2, #1
 800da84:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800da8e:	461a      	mov	r2, r3
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800da96:	687b      	ldr	r3, [r7, #4]
 800da98:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800da9c:	f003 031f 	and.w	r3, r3, #31
 800daa0:	2b02      	cmp	r3, #2
 800daa2:	d01a      	beq.n	800dada <USBD_LL_SetupStage+0x72>
 800daa4:	2b02      	cmp	r3, #2
 800daa6:	d822      	bhi.n	800daee <USBD_LL_SetupStage+0x86>
 800daa8:	2b00      	cmp	r3, #0
 800daaa:	d002      	beq.n	800dab2 <USBD_LL_SetupStage+0x4a>
 800daac:	2b01      	cmp	r3, #1
 800daae:	d00a      	beq.n	800dac6 <USBD_LL_SetupStage+0x5e>
 800dab0:	e01d      	b.n	800daee <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800dab2:	687b      	ldr	r3, [r7, #4]
 800dab4:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800dab8:	4619      	mov	r1, r3
 800daba:	6878      	ldr	r0, [r7, #4]
 800dabc:	f000 fa62 	bl	800df84 <USBD_StdDevReq>
 800dac0:	4603      	mov	r3, r0
 800dac2:	73fb      	strb	r3, [r7, #15]
      break;
 800dac4:	e020      	b.n	800db08 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800dac6:	687b      	ldr	r3, [r7, #4]
 800dac8:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800dacc:	4619      	mov	r1, r3
 800dace:	6878      	ldr	r0, [r7, #4]
 800dad0:	f000 fac6 	bl	800e060 <USBD_StdItfReq>
 800dad4:	4603      	mov	r3, r0
 800dad6:	73fb      	strb	r3, [r7, #15]
      break;
 800dad8:	e016      	b.n	800db08 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800dae0:	4619      	mov	r1, r3
 800dae2:	6878      	ldr	r0, [r7, #4]
 800dae4:	f000 fb05 	bl	800e0f2 <USBD_StdEPReq>
 800dae8:	4603      	mov	r3, r0
 800daea:	73fb      	strb	r3, [r7, #15]
      break;
 800daec:	e00c      	b.n	800db08 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800daee:	687b      	ldr	r3, [r7, #4]
 800daf0:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800daf4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800daf8:	b2db      	uxtb	r3, r3
 800dafa:	4619      	mov	r1, r3
 800dafc:	6878      	ldr	r0, [r7, #4]
 800dafe:	f004 fa09 	bl	8011f14 <USBD_LL_StallEP>
 800db02:	4603      	mov	r3, r0
 800db04:	73fb      	strb	r3, [r7, #15]
      break;
 800db06:	bf00      	nop
  }

  return ret;
 800db08:	7bfb      	ldrb	r3, [r7, #15]
}
 800db0a:	4618      	mov	r0, r3
 800db0c:	3710      	adds	r7, #16
 800db0e:	46bd      	mov	sp, r7
 800db10:	bd80      	pop	{r7, pc}

0800db12 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800db12:	b580      	push	{r7, lr}
 800db14:	b086      	sub	sp, #24
 800db16:	af00      	add	r7, sp, #0
 800db18:	60f8      	str	r0, [r7, #12]
 800db1a:	460b      	mov	r3, r1
 800db1c:	607a      	str	r2, [r7, #4]
 800db1e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800db20:	7afb      	ldrb	r3, [r7, #11]
 800db22:	2b00      	cmp	r3, #0
 800db24:	d138      	bne.n	800db98 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800db26:	68fb      	ldr	r3, [r7, #12]
 800db28:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800db2c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800db2e:	68fb      	ldr	r3, [r7, #12]
 800db30:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800db34:	2b03      	cmp	r3, #3
 800db36:	d14a      	bne.n	800dbce <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800db38:	693b      	ldr	r3, [r7, #16]
 800db3a:	689a      	ldr	r2, [r3, #8]
 800db3c:	693b      	ldr	r3, [r7, #16]
 800db3e:	68db      	ldr	r3, [r3, #12]
 800db40:	429a      	cmp	r2, r3
 800db42:	d913      	bls.n	800db6c <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800db44:	693b      	ldr	r3, [r7, #16]
 800db46:	689a      	ldr	r2, [r3, #8]
 800db48:	693b      	ldr	r3, [r7, #16]
 800db4a:	68db      	ldr	r3, [r3, #12]
 800db4c:	1ad2      	subs	r2, r2, r3
 800db4e:	693b      	ldr	r3, [r7, #16]
 800db50:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800db52:	693b      	ldr	r3, [r7, #16]
 800db54:	68da      	ldr	r2, [r3, #12]
 800db56:	693b      	ldr	r3, [r7, #16]
 800db58:	689b      	ldr	r3, [r3, #8]
 800db5a:	4293      	cmp	r3, r2
 800db5c:	bf28      	it	cs
 800db5e:	4613      	movcs	r3, r2
 800db60:	461a      	mov	r2, r3
 800db62:	6879      	ldr	r1, [r7, #4]
 800db64:	68f8      	ldr	r0, [r7, #12]
 800db66:	f001 f80f 	bl	800eb88 <USBD_CtlContinueRx>
 800db6a:	e030      	b.n	800dbce <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800db6c:	68fb      	ldr	r3, [r7, #12]
 800db6e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800db72:	b2db      	uxtb	r3, r3
 800db74:	2b03      	cmp	r3, #3
 800db76:	d10b      	bne.n	800db90 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800db78:	68fb      	ldr	r3, [r7, #12]
 800db7a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800db7e:	691b      	ldr	r3, [r3, #16]
 800db80:	2b00      	cmp	r3, #0
 800db82:	d005      	beq.n	800db90 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800db84:	68fb      	ldr	r3, [r7, #12]
 800db86:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800db8a:	691b      	ldr	r3, [r3, #16]
 800db8c:	68f8      	ldr	r0, [r7, #12]
 800db8e:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800db90:	68f8      	ldr	r0, [r7, #12]
 800db92:	f001 f80a 	bl	800ebaa <USBD_CtlSendStatus>
 800db96:	e01a      	b.n	800dbce <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800db98:	68fb      	ldr	r3, [r7, #12]
 800db9a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800db9e:	b2db      	uxtb	r3, r3
 800dba0:	2b03      	cmp	r3, #3
 800dba2:	d114      	bne.n	800dbce <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800dba4:	68fb      	ldr	r3, [r7, #12]
 800dba6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dbaa:	699b      	ldr	r3, [r3, #24]
 800dbac:	2b00      	cmp	r3, #0
 800dbae:	d00e      	beq.n	800dbce <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800dbb0:	68fb      	ldr	r3, [r7, #12]
 800dbb2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dbb6:	699b      	ldr	r3, [r3, #24]
 800dbb8:	7afa      	ldrb	r2, [r7, #11]
 800dbba:	4611      	mov	r1, r2
 800dbbc:	68f8      	ldr	r0, [r7, #12]
 800dbbe:	4798      	blx	r3
 800dbc0:	4603      	mov	r3, r0
 800dbc2:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800dbc4:	7dfb      	ldrb	r3, [r7, #23]
 800dbc6:	2b00      	cmp	r3, #0
 800dbc8:	d001      	beq.n	800dbce <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800dbca:	7dfb      	ldrb	r3, [r7, #23]
 800dbcc:	e000      	b.n	800dbd0 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800dbce:	2300      	movs	r3, #0
}
 800dbd0:	4618      	mov	r0, r3
 800dbd2:	3718      	adds	r7, #24
 800dbd4:	46bd      	mov	sp, r7
 800dbd6:	bd80      	pop	{r7, pc}

0800dbd8 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800dbd8:	b580      	push	{r7, lr}
 800dbda:	b086      	sub	sp, #24
 800dbdc:	af00      	add	r7, sp, #0
 800dbde:	60f8      	str	r0, [r7, #12]
 800dbe0:	460b      	mov	r3, r1
 800dbe2:	607a      	str	r2, [r7, #4]
 800dbe4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800dbe6:	7afb      	ldrb	r3, [r7, #11]
 800dbe8:	2b00      	cmp	r3, #0
 800dbea:	d16b      	bne.n	800dcc4 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800dbec:	68fb      	ldr	r3, [r7, #12]
 800dbee:	3314      	adds	r3, #20
 800dbf0:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800dbf2:	68fb      	ldr	r3, [r7, #12]
 800dbf4:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800dbf8:	2b02      	cmp	r3, #2
 800dbfa:	d156      	bne.n	800dcaa <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800dbfc:	693b      	ldr	r3, [r7, #16]
 800dbfe:	689a      	ldr	r2, [r3, #8]
 800dc00:	693b      	ldr	r3, [r7, #16]
 800dc02:	68db      	ldr	r3, [r3, #12]
 800dc04:	429a      	cmp	r2, r3
 800dc06:	d914      	bls.n	800dc32 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800dc08:	693b      	ldr	r3, [r7, #16]
 800dc0a:	689a      	ldr	r2, [r3, #8]
 800dc0c:	693b      	ldr	r3, [r7, #16]
 800dc0e:	68db      	ldr	r3, [r3, #12]
 800dc10:	1ad2      	subs	r2, r2, r3
 800dc12:	693b      	ldr	r3, [r7, #16]
 800dc14:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800dc16:	693b      	ldr	r3, [r7, #16]
 800dc18:	689b      	ldr	r3, [r3, #8]
 800dc1a:	461a      	mov	r2, r3
 800dc1c:	6879      	ldr	r1, [r7, #4]
 800dc1e:	68f8      	ldr	r0, [r7, #12]
 800dc20:	f000 ff84 	bl	800eb2c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800dc24:	2300      	movs	r3, #0
 800dc26:	2200      	movs	r2, #0
 800dc28:	2100      	movs	r1, #0
 800dc2a:	68f8      	ldr	r0, [r7, #12]
 800dc2c:	f004 fa1c 	bl	8012068 <USBD_LL_PrepareReceive>
 800dc30:	e03b      	b.n	800dcaa <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800dc32:	693b      	ldr	r3, [r7, #16]
 800dc34:	68da      	ldr	r2, [r3, #12]
 800dc36:	693b      	ldr	r3, [r7, #16]
 800dc38:	689b      	ldr	r3, [r3, #8]
 800dc3a:	429a      	cmp	r2, r3
 800dc3c:	d11c      	bne.n	800dc78 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800dc3e:	693b      	ldr	r3, [r7, #16]
 800dc40:	685a      	ldr	r2, [r3, #4]
 800dc42:	693b      	ldr	r3, [r7, #16]
 800dc44:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800dc46:	429a      	cmp	r2, r3
 800dc48:	d316      	bcc.n	800dc78 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800dc4a:	693b      	ldr	r3, [r7, #16]
 800dc4c:	685a      	ldr	r2, [r3, #4]
 800dc4e:	68fb      	ldr	r3, [r7, #12]
 800dc50:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800dc54:	429a      	cmp	r2, r3
 800dc56:	d20f      	bcs.n	800dc78 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800dc58:	2200      	movs	r2, #0
 800dc5a:	2100      	movs	r1, #0
 800dc5c:	68f8      	ldr	r0, [r7, #12]
 800dc5e:	f000 ff65 	bl	800eb2c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800dc62:	68fb      	ldr	r3, [r7, #12]
 800dc64:	2200      	movs	r2, #0
 800dc66:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800dc6a:	2300      	movs	r3, #0
 800dc6c:	2200      	movs	r2, #0
 800dc6e:	2100      	movs	r1, #0
 800dc70:	68f8      	ldr	r0, [r7, #12]
 800dc72:	f004 f9f9 	bl	8012068 <USBD_LL_PrepareReceive>
 800dc76:	e018      	b.n	800dcaa <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dc78:	68fb      	ldr	r3, [r7, #12]
 800dc7a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dc7e:	b2db      	uxtb	r3, r3
 800dc80:	2b03      	cmp	r3, #3
 800dc82:	d10b      	bne.n	800dc9c <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800dc84:	68fb      	ldr	r3, [r7, #12]
 800dc86:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dc8a:	68db      	ldr	r3, [r3, #12]
 800dc8c:	2b00      	cmp	r3, #0
 800dc8e:	d005      	beq.n	800dc9c <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800dc90:	68fb      	ldr	r3, [r7, #12]
 800dc92:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dc96:	68db      	ldr	r3, [r3, #12]
 800dc98:	68f8      	ldr	r0, [r7, #12]
 800dc9a:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800dc9c:	2180      	movs	r1, #128	; 0x80
 800dc9e:	68f8      	ldr	r0, [r7, #12]
 800dca0:	f004 f938 	bl	8011f14 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800dca4:	68f8      	ldr	r0, [r7, #12]
 800dca6:	f000 ff93 	bl	800ebd0 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800dcaa:	68fb      	ldr	r3, [r7, #12]
 800dcac:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800dcb0:	2b01      	cmp	r3, #1
 800dcb2:	d122      	bne.n	800dcfa <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800dcb4:	68f8      	ldr	r0, [r7, #12]
 800dcb6:	f7ff fe98 	bl	800d9ea <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800dcba:	68fb      	ldr	r3, [r7, #12]
 800dcbc:	2200      	movs	r2, #0
 800dcbe:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800dcc2:	e01a      	b.n	800dcfa <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dcc4:	68fb      	ldr	r3, [r7, #12]
 800dcc6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dcca:	b2db      	uxtb	r3, r3
 800dccc:	2b03      	cmp	r3, #3
 800dcce:	d114      	bne.n	800dcfa <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800dcd0:	68fb      	ldr	r3, [r7, #12]
 800dcd2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dcd6:	695b      	ldr	r3, [r3, #20]
 800dcd8:	2b00      	cmp	r3, #0
 800dcda:	d00e      	beq.n	800dcfa <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800dcdc:	68fb      	ldr	r3, [r7, #12]
 800dcde:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dce2:	695b      	ldr	r3, [r3, #20]
 800dce4:	7afa      	ldrb	r2, [r7, #11]
 800dce6:	4611      	mov	r1, r2
 800dce8:	68f8      	ldr	r0, [r7, #12]
 800dcea:	4798      	blx	r3
 800dcec:	4603      	mov	r3, r0
 800dcee:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800dcf0:	7dfb      	ldrb	r3, [r7, #23]
 800dcf2:	2b00      	cmp	r3, #0
 800dcf4:	d001      	beq.n	800dcfa <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800dcf6:	7dfb      	ldrb	r3, [r7, #23]
 800dcf8:	e000      	b.n	800dcfc <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800dcfa:	2300      	movs	r3, #0
}
 800dcfc:	4618      	mov	r0, r3
 800dcfe:	3718      	adds	r7, #24
 800dd00:	46bd      	mov	sp, r7
 800dd02:	bd80      	pop	{r7, pc}

0800dd04 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800dd04:	b580      	push	{r7, lr}
 800dd06:	b082      	sub	sp, #8
 800dd08:	af00      	add	r7, sp, #0
 800dd0a:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800dd0c:	687b      	ldr	r3, [r7, #4]
 800dd0e:	2201      	movs	r2, #1
 800dd10:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	2200      	movs	r2, #0
 800dd18:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800dd1c:	687b      	ldr	r3, [r7, #4]
 800dd1e:	2200      	movs	r2, #0
 800dd20:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800dd22:	687b      	ldr	r3, [r7, #4]
 800dd24:	2200      	movs	r2, #0
 800dd26:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 800dd2a:	687b      	ldr	r3, [r7, #4]
 800dd2c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dd30:	2b00      	cmp	r3, #0
 800dd32:	d101      	bne.n	800dd38 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800dd34:	2303      	movs	r3, #3
 800dd36:	e02f      	b.n	800dd98 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800dd3e:	2b00      	cmp	r3, #0
 800dd40:	d00f      	beq.n	800dd62 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800dd42:	687b      	ldr	r3, [r7, #4]
 800dd44:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dd48:	685b      	ldr	r3, [r3, #4]
 800dd4a:	2b00      	cmp	r3, #0
 800dd4c:	d009      	beq.n	800dd62 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800dd4e:	687b      	ldr	r3, [r7, #4]
 800dd50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dd54:	685b      	ldr	r3, [r3, #4]
 800dd56:	687a      	ldr	r2, [r7, #4]
 800dd58:	6852      	ldr	r2, [r2, #4]
 800dd5a:	b2d2      	uxtb	r2, r2
 800dd5c:	4611      	mov	r1, r2
 800dd5e:	6878      	ldr	r0, [r7, #4]
 800dd60:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800dd62:	2340      	movs	r3, #64	; 0x40
 800dd64:	2200      	movs	r2, #0
 800dd66:	2100      	movs	r1, #0
 800dd68:	6878      	ldr	r0, [r7, #4]
 800dd6a:	f004 f88e 	bl	8011e8a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800dd6e:	687b      	ldr	r3, [r7, #4]
 800dd70:	2201      	movs	r2, #1
 800dd72:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800dd76:	687b      	ldr	r3, [r7, #4]
 800dd78:	2240      	movs	r2, #64	; 0x40
 800dd7a:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800dd7e:	2340      	movs	r3, #64	; 0x40
 800dd80:	2200      	movs	r2, #0
 800dd82:	2180      	movs	r1, #128	; 0x80
 800dd84:	6878      	ldr	r0, [r7, #4]
 800dd86:	f004 f880 	bl	8011e8a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800dd8a:	687b      	ldr	r3, [r7, #4]
 800dd8c:	2201      	movs	r2, #1
 800dd8e:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800dd90:	687b      	ldr	r3, [r7, #4]
 800dd92:	2240      	movs	r2, #64	; 0x40
 800dd94:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800dd96:	2300      	movs	r3, #0
}
 800dd98:	4618      	mov	r0, r3
 800dd9a:	3708      	adds	r7, #8
 800dd9c:	46bd      	mov	sp, r7
 800dd9e:	bd80      	pop	{r7, pc}

0800dda0 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800dda0:	b480      	push	{r7}
 800dda2:	b083      	sub	sp, #12
 800dda4:	af00      	add	r7, sp, #0
 800dda6:	6078      	str	r0, [r7, #4]
 800dda8:	460b      	mov	r3, r1
 800ddaa:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800ddac:	687b      	ldr	r3, [r7, #4]
 800ddae:	78fa      	ldrb	r2, [r7, #3]
 800ddb0:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800ddb2:	2300      	movs	r3, #0
}
 800ddb4:	4618      	mov	r0, r3
 800ddb6:	370c      	adds	r7, #12
 800ddb8:	46bd      	mov	sp, r7
 800ddba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddbe:	4770      	bx	lr

0800ddc0 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800ddc0:	b480      	push	{r7}
 800ddc2:	b083      	sub	sp, #12
 800ddc4:	af00      	add	r7, sp, #0
 800ddc6:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800ddc8:	687b      	ldr	r3, [r7, #4]
 800ddca:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ddce:	b2da      	uxtb	r2, r3
 800ddd0:	687b      	ldr	r3, [r7, #4]
 800ddd2:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800ddd6:	687b      	ldr	r3, [r7, #4]
 800ddd8:	2204      	movs	r2, #4
 800ddda:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800ddde:	2300      	movs	r3, #0
}
 800dde0:	4618      	mov	r0, r3
 800dde2:	370c      	adds	r7, #12
 800dde4:	46bd      	mov	sp, r7
 800dde6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddea:	4770      	bx	lr

0800ddec <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800ddec:	b480      	push	{r7}
 800ddee:	b083      	sub	sp, #12
 800ddf0:	af00      	add	r7, sp, #0
 800ddf2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ddfa:	b2db      	uxtb	r3, r3
 800ddfc:	2b04      	cmp	r3, #4
 800ddfe:	d106      	bne.n	800de0e <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800de00:	687b      	ldr	r3, [r7, #4]
 800de02:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800de06:	b2da      	uxtb	r2, r3
 800de08:	687b      	ldr	r3, [r7, #4]
 800de0a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800de0e:	2300      	movs	r3, #0
}
 800de10:	4618      	mov	r0, r3
 800de12:	370c      	adds	r7, #12
 800de14:	46bd      	mov	sp, r7
 800de16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de1a:	4770      	bx	lr

0800de1c <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800de1c:	b580      	push	{r7, lr}
 800de1e:	b082      	sub	sp, #8
 800de20:	af00      	add	r7, sp, #0
 800de22:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800de24:	687b      	ldr	r3, [r7, #4]
 800de26:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800de2a:	2b00      	cmp	r3, #0
 800de2c:	d101      	bne.n	800de32 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800de2e:	2303      	movs	r3, #3
 800de30:	e012      	b.n	800de58 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800de32:	687b      	ldr	r3, [r7, #4]
 800de34:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800de38:	b2db      	uxtb	r3, r3
 800de3a:	2b03      	cmp	r3, #3
 800de3c:	d10b      	bne.n	800de56 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800de3e:	687b      	ldr	r3, [r7, #4]
 800de40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800de44:	69db      	ldr	r3, [r3, #28]
 800de46:	2b00      	cmp	r3, #0
 800de48:	d005      	beq.n	800de56 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800de4a:	687b      	ldr	r3, [r7, #4]
 800de4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800de50:	69db      	ldr	r3, [r3, #28]
 800de52:	6878      	ldr	r0, [r7, #4]
 800de54:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800de56:	2300      	movs	r3, #0
}
 800de58:	4618      	mov	r0, r3
 800de5a:	3708      	adds	r7, #8
 800de5c:	46bd      	mov	sp, r7
 800de5e:	bd80      	pop	{r7, pc}

0800de60 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800de60:	b580      	push	{r7, lr}
 800de62:	b082      	sub	sp, #8
 800de64:	af00      	add	r7, sp, #0
 800de66:	6078      	str	r0, [r7, #4]
 800de68:	460b      	mov	r3, r1
 800de6a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800de72:	2b00      	cmp	r3, #0
 800de74:	d101      	bne.n	800de7a <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 800de76:	2303      	movs	r3, #3
 800de78:	e014      	b.n	800dea4 <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800de7a:	687b      	ldr	r3, [r7, #4]
 800de7c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800de80:	b2db      	uxtb	r3, r3
 800de82:	2b03      	cmp	r3, #3
 800de84:	d10d      	bne.n	800dea2 <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 800de86:	687b      	ldr	r3, [r7, #4]
 800de88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800de8c:	6a1b      	ldr	r3, [r3, #32]
 800de8e:	2b00      	cmp	r3, #0
 800de90:	d007      	beq.n	800dea2 <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 800de92:	687b      	ldr	r3, [r7, #4]
 800de94:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800de98:	6a1b      	ldr	r3, [r3, #32]
 800de9a:	78fa      	ldrb	r2, [r7, #3]
 800de9c:	4611      	mov	r1, r2
 800de9e:	6878      	ldr	r0, [r7, #4]
 800dea0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800dea2:	2300      	movs	r3, #0
}
 800dea4:	4618      	mov	r0, r3
 800dea6:	3708      	adds	r7, #8
 800dea8:	46bd      	mov	sp, r7
 800deaa:	bd80      	pop	{r7, pc}

0800deac <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800deac:	b580      	push	{r7, lr}
 800deae:	b082      	sub	sp, #8
 800deb0:	af00      	add	r7, sp, #0
 800deb2:	6078      	str	r0, [r7, #4]
 800deb4:	460b      	mov	r3, r1
 800deb6:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800deb8:	687b      	ldr	r3, [r7, #4]
 800deba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800debe:	2b00      	cmp	r3, #0
 800dec0:	d101      	bne.n	800dec6 <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 800dec2:	2303      	movs	r3, #3
 800dec4:	e014      	b.n	800def0 <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dec6:	687b      	ldr	r3, [r7, #4]
 800dec8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800decc:	b2db      	uxtb	r3, r3
 800dece:	2b03      	cmp	r3, #3
 800ded0:	d10d      	bne.n	800deee <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 800ded2:	687b      	ldr	r3, [r7, #4]
 800ded4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ded8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800deda:	2b00      	cmp	r3, #0
 800dedc:	d007      	beq.n	800deee <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 800dede:	687b      	ldr	r3, [r7, #4]
 800dee0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dee4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dee6:	78fa      	ldrb	r2, [r7, #3]
 800dee8:	4611      	mov	r1, r2
 800deea:	6878      	ldr	r0, [r7, #4]
 800deec:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800deee:	2300      	movs	r3, #0
}
 800def0:	4618      	mov	r0, r3
 800def2:	3708      	adds	r7, #8
 800def4:	46bd      	mov	sp, r7
 800def6:	bd80      	pop	{r7, pc}

0800def8 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800def8:	b480      	push	{r7}
 800defa:	b083      	sub	sp, #12
 800defc:	af00      	add	r7, sp, #0
 800defe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800df00:	2300      	movs	r3, #0
}
 800df02:	4618      	mov	r0, r3
 800df04:	370c      	adds	r7, #12
 800df06:	46bd      	mov	sp, r7
 800df08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df0c:	4770      	bx	lr

0800df0e <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800df0e:	b580      	push	{r7, lr}
 800df10:	b082      	sub	sp, #8
 800df12:	af00      	add	r7, sp, #0
 800df14:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800df16:	687b      	ldr	r3, [r7, #4]
 800df18:	2201      	movs	r2, #1
 800df1a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800df1e:	687b      	ldr	r3, [r7, #4]
 800df20:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800df24:	2b00      	cmp	r3, #0
 800df26:	d009      	beq.n	800df3c <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800df28:	687b      	ldr	r3, [r7, #4]
 800df2a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800df2e:	685b      	ldr	r3, [r3, #4]
 800df30:	687a      	ldr	r2, [r7, #4]
 800df32:	6852      	ldr	r2, [r2, #4]
 800df34:	b2d2      	uxtb	r2, r2
 800df36:	4611      	mov	r1, r2
 800df38:	6878      	ldr	r0, [r7, #4]
 800df3a:	4798      	blx	r3
  }

  return USBD_OK;
 800df3c:	2300      	movs	r3, #0
}
 800df3e:	4618      	mov	r0, r3
 800df40:	3708      	adds	r7, #8
 800df42:	46bd      	mov	sp, r7
 800df44:	bd80      	pop	{r7, pc}

0800df46 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800df46:	b480      	push	{r7}
 800df48:	b087      	sub	sp, #28
 800df4a:	af00      	add	r7, sp, #0
 800df4c:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800df52:	697b      	ldr	r3, [r7, #20]
 800df54:	781b      	ldrb	r3, [r3, #0]
 800df56:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800df58:	697b      	ldr	r3, [r7, #20]
 800df5a:	3301      	adds	r3, #1
 800df5c:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800df5e:	697b      	ldr	r3, [r7, #20]
 800df60:	781b      	ldrb	r3, [r3, #0]
 800df62:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800df64:	8a3b      	ldrh	r3, [r7, #16]
 800df66:	021b      	lsls	r3, r3, #8
 800df68:	b21a      	sxth	r2, r3
 800df6a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800df6e:	4313      	orrs	r3, r2
 800df70:	b21b      	sxth	r3, r3
 800df72:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800df74:	89fb      	ldrh	r3, [r7, #14]
}
 800df76:	4618      	mov	r0, r3
 800df78:	371c      	adds	r7, #28
 800df7a:	46bd      	mov	sp, r7
 800df7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df80:	4770      	bx	lr
	...

0800df84 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800df84:	b580      	push	{r7, lr}
 800df86:	b084      	sub	sp, #16
 800df88:	af00      	add	r7, sp, #0
 800df8a:	6078      	str	r0, [r7, #4]
 800df8c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800df8e:	2300      	movs	r3, #0
 800df90:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800df92:	683b      	ldr	r3, [r7, #0]
 800df94:	781b      	ldrb	r3, [r3, #0]
 800df96:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800df9a:	2b40      	cmp	r3, #64	; 0x40
 800df9c:	d005      	beq.n	800dfaa <USBD_StdDevReq+0x26>
 800df9e:	2b40      	cmp	r3, #64	; 0x40
 800dfa0:	d853      	bhi.n	800e04a <USBD_StdDevReq+0xc6>
 800dfa2:	2b00      	cmp	r3, #0
 800dfa4:	d00b      	beq.n	800dfbe <USBD_StdDevReq+0x3a>
 800dfa6:	2b20      	cmp	r3, #32
 800dfa8:	d14f      	bne.n	800e04a <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800dfaa:	687b      	ldr	r3, [r7, #4]
 800dfac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dfb0:	689b      	ldr	r3, [r3, #8]
 800dfb2:	6839      	ldr	r1, [r7, #0]
 800dfb4:	6878      	ldr	r0, [r7, #4]
 800dfb6:	4798      	blx	r3
 800dfb8:	4603      	mov	r3, r0
 800dfba:	73fb      	strb	r3, [r7, #15]
      break;
 800dfbc:	e04a      	b.n	800e054 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800dfbe:	683b      	ldr	r3, [r7, #0]
 800dfc0:	785b      	ldrb	r3, [r3, #1]
 800dfc2:	2b09      	cmp	r3, #9
 800dfc4:	d83b      	bhi.n	800e03e <USBD_StdDevReq+0xba>
 800dfc6:	a201      	add	r2, pc, #4	; (adr r2, 800dfcc <USBD_StdDevReq+0x48>)
 800dfc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dfcc:	0800e021 	.word	0x0800e021
 800dfd0:	0800e035 	.word	0x0800e035
 800dfd4:	0800e03f 	.word	0x0800e03f
 800dfd8:	0800e02b 	.word	0x0800e02b
 800dfdc:	0800e03f 	.word	0x0800e03f
 800dfe0:	0800dfff 	.word	0x0800dfff
 800dfe4:	0800dff5 	.word	0x0800dff5
 800dfe8:	0800e03f 	.word	0x0800e03f
 800dfec:	0800e017 	.word	0x0800e017
 800dff0:	0800e009 	.word	0x0800e009
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800dff4:	6839      	ldr	r1, [r7, #0]
 800dff6:	6878      	ldr	r0, [r7, #4]
 800dff8:	f000 f9de 	bl	800e3b8 <USBD_GetDescriptor>
          break;
 800dffc:	e024      	b.n	800e048 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800dffe:	6839      	ldr	r1, [r7, #0]
 800e000:	6878      	ldr	r0, [r7, #4]
 800e002:	f000 fb43 	bl	800e68c <USBD_SetAddress>
          break;
 800e006:	e01f      	b.n	800e048 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800e008:	6839      	ldr	r1, [r7, #0]
 800e00a:	6878      	ldr	r0, [r7, #4]
 800e00c:	f000 fb82 	bl	800e714 <USBD_SetConfig>
 800e010:	4603      	mov	r3, r0
 800e012:	73fb      	strb	r3, [r7, #15]
          break;
 800e014:	e018      	b.n	800e048 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800e016:	6839      	ldr	r1, [r7, #0]
 800e018:	6878      	ldr	r0, [r7, #4]
 800e01a:	f000 fc21 	bl	800e860 <USBD_GetConfig>
          break;
 800e01e:	e013      	b.n	800e048 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800e020:	6839      	ldr	r1, [r7, #0]
 800e022:	6878      	ldr	r0, [r7, #4]
 800e024:	f000 fc52 	bl	800e8cc <USBD_GetStatus>
          break;
 800e028:	e00e      	b.n	800e048 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800e02a:	6839      	ldr	r1, [r7, #0]
 800e02c:	6878      	ldr	r0, [r7, #4]
 800e02e:	f000 fc81 	bl	800e934 <USBD_SetFeature>
          break;
 800e032:	e009      	b.n	800e048 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800e034:	6839      	ldr	r1, [r7, #0]
 800e036:	6878      	ldr	r0, [r7, #4]
 800e038:	f000 fc90 	bl	800e95c <USBD_ClrFeature>
          break;
 800e03c:	e004      	b.n	800e048 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800e03e:	6839      	ldr	r1, [r7, #0]
 800e040:	6878      	ldr	r0, [r7, #4]
 800e042:	f000 fce7 	bl	800ea14 <USBD_CtlError>
          break;
 800e046:	bf00      	nop
      }
      break;
 800e048:	e004      	b.n	800e054 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800e04a:	6839      	ldr	r1, [r7, #0]
 800e04c:	6878      	ldr	r0, [r7, #4]
 800e04e:	f000 fce1 	bl	800ea14 <USBD_CtlError>
      break;
 800e052:	bf00      	nop
  }

  return ret;
 800e054:	7bfb      	ldrb	r3, [r7, #15]
}
 800e056:	4618      	mov	r0, r3
 800e058:	3710      	adds	r7, #16
 800e05a:	46bd      	mov	sp, r7
 800e05c:	bd80      	pop	{r7, pc}
 800e05e:	bf00      	nop

0800e060 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e060:	b580      	push	{r7, lr}
 800e062:	b084      	sub	sp, #16
 800e064:	af00      	add	r7, sp, #0
 800e066:	6078      	str	r0, [r7, #4]
 800e068:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e06a:	2300      	movs	r3, #0
 800e06c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e06e:	683b      	ldr	r3, [r7, #0]
 800e070:	781b      	ldrb	r3, [r3, #0]
 800e072:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800e076:	2b40      	cmp	r3, #64	; 0x40
 800e078:	d005      	beq.n	800e086 <USBD_StdItfReq+0x26>
 800e07a:	2b40      	cmp	r3, #64	; 0x40
 800e07c:	d82f      	bhi.n	800e0de <USBD_StdItfReq+0x7e>
 800e07e:	2b00      	cmp	r3, #0
 800e080:	d001      	beq.n	800e086 <USBD_StdItfReq+0x26>
 800e082:	2b20      	cmp	r3, #32
 800e084:	d12b      	bne.n	800e0de <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800e086:	687b      	ldr	r3, [r7, #4]
 800e088:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e08c:	b2db      	uxtb	r3, r3
 800e08e:	3b01      	subs	r3, #1
 800e090:	2b02      	cmp	r3, #2
 800e092:	d81d      	bhi.n	800e0d0 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800e094:	683b      	ldr	r3, [r7, #0]
 800e096:	889b      	ldrh	r3, [r3, #4]
 800e098:	b2db      	uxtb	r3, r3
 800e09a:	2b01      	cmp	r3, #1
 800e09c:	d813      	bhi.n	800e0c6 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e09e:	687b      	ldr	r3, [r7, #4]
 800e0a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e0a4:	689b      	ldr	r3, [r3, #8]
 800e0a6:	6839      	ldr	r1, [r7, #0]
 800e0a8:	6878      	ldr	r0, [r7, #4]
 800e0aa:	4798      	blx	r3
 800e0ac:	4603      	mov	r3, r0
 800e0ae:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800e0b0:	683b      	ldr	r3, [r7, #0]
 800e0b2:	88db      	ldrh	r3, [r3, #6]
 800e0b4:	2b00      	cmp	r3, #0
 800e0b6:	d110      	bne.n	800e0da <USBD_StdItfReq+0x7a>
 800e0b8:	7bfb      	ldrb	r3, [r7, #15]
 800e0ba:	2b00      	cmp	r3, #0
 800e0bc:	d10d      	bne.n	800e0da <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800e0be:	6878      	ldr	r0, [r7, #4]
 800e0c0:	f000 fd73 	bl	800ebaa <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800e0c4:	e009      	b.n	800e0da <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800e0c6:	6839      	ldr	r1, [r7, #0]
 800e0c8:	6878      	ldr	r0, [r7, #4]
 800e0ca:	f000 fca3 	bl	800ea14 <USBD_CtlError>
          break;
 800e0ce:	e004      	b.n	800e0da <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800e0d0:	6839      	ldr	r1, [r7, #0]
 800e0d2:	6878      	ldr	r0, [r7, #4]
 800e0d4:	f000 fc9e 	bl	800ea14 <USBD_CtlError>
          break;
 800e0d8:	e000      	b.n	800e0dc <USBD_StdItfReq+0x7c>
          break;
 800e0da:	bf00      	nop
      }
      break;
 800e0dc:	e004      	b.n	800e0e8 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800e0de:	6839      	ldr	r1, [r7, #0]
 800e0e0:	6878      	ldr	r0, [r7, #4]
 800e0e2:	f000 fc97 	bl	800ea14 <USBD_CtlError>
      break;
 800e0e6:	bf00      	nop
  }

  return ret;
 800e0e8:	7bfb      	ldrb	r3, [r7, #15]
}
 800e0ea:	4618      	mov	r0, r3
 800e0ec:	3710      	adds	r7, #16
 800e0ee:	46bd      	mov	sp, r7
 800e0f0:	bd80      	pop	{r7, pc}

0800e0f2 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e0f2:	b580      	push	{r7, lr}
 800e0f4:	b084      	sub	sp, #16
 800e0f6:	af00      	add	r7, sp, #0
 800e0f8:	6078      	str	r0, [r7, #4]
 800e0fa:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800e0fc:	2300      	movs	r3, #0
 800e0fe:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800e100:	683b      	ldr	r3, [r7, #0]
 800e102:	889b      	ldrh	r3, [r3, #4]
 800e104:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e106:	683b      	ldr	r3, [r7, #0]
 800e108:	781b      	ldrb	r3, [r3, #0]
 800e10a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800e10e:	2b40      	cmp	r3, #64	; 0x40
 800e110:	d007      	beq.n	800e122 <USBD_StdEPReq+0x30>
 800e112:	2b40      	cmp	r3, #64	; 0x40
 800e114:	f200 8145 	bhi.w	800e3a2 <USBD_StdEPReq+0x2b0>
 800e118:	2b00      	cmp	r3, #0
 800e11a:	d00c      	beq.n	800e136 <USBD_StdEPReq+0x44>
 800e11c:	2b20      	cmp	r3, #32
 800e11e:	f040 8140 	bne.w	800e3a2 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e122:	687b      	ldr	r3, [r7, #4]
 800e124:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e128:	689b      	ldr	r3, [r3, #8]
 800e12a:	6839      	ldr	r1, [r7, #0]
 800e12c:	6878      	ldr	r0, [r7, #4]
 800e12e:	4798      	blx	r3
 800e130:	4603      	mov	r3, r0
 800e132:	73fb      	strb	r3, [r7, #15]
      break;
 800e134:	e13a      	b.n	800e3ac <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e136:	683b      	ldr	r3, [r7, #0]
 800e138:	785b      	ldrb	r3, [r3, #1]
 800e13a:	2b03      	cmp	r3, #3
 800e13c:	d007      	beq.n	800e14e <USBD_StdEPReq+0x5c>
 800e13e:	2b03      	cmp	r3, #3
 800e140:	f300 8129 	bgt.w	800e396 <USBD_StdEPReq+0x2a4>
 800e144:	2b00      	cmp	r3, #0
 800e146:	d07f      	beq.n	800e248 <USBD_StdEPReq+0x156>
 800e148:	2b01      	cmp	r3, #1
 800e14a:	d03c      	beq.n	800e1c6 <USBD_StdEPReq+0xd4>
 800e14c:	e123      	b.n	800e396 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800e14e:	687b      	ldr	r3, [r7, #4]
 800e150:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e154:	b2db      	uxtb	r3, r3
 800e156:	2b02      	cmp	r3, #2
 800e158:	d002      	beq.n	800e160 <USBD_StdEPReq+0x6e>
 800e15a:	2b03      	cmp	r3, #3
 800e15c:	d016      	beq.n	800e18c <USBD_StdEPReq+0x9a>
 800e15e:	e02c      	b.n	800e1ba <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e160:	7bbb      	ldrb	r3, [r7, #14]
 800e162:	2b00      	cmp	r3, #0
 800e164:	d00d      	beq.n	800e182 <USBD_StdEPReq+0x90>
 800e166:	7bbb      	ldrb	r3, [r7, #14]
 800e168:	2b80      	cmp	r3, #128	; 0x80
 800e16a:	d00a      	beq.n	800e182 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800e16c:	7bbb      	ldrb	r3, [r7, #14]
 800e16e:	4619      	mov	r1, r3
 800e170:	6878      	ldr	r0, [r7, #4]
 800e172:	f003 fecf 	bl	8011f14 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800e176:	2180      	movs	r1, #128	; 0x80
 800e178:	6878      	ldr	r0, [r7, #4]
 800e17a:	f003 fecb 	bl	8011f14 <USBD_LL_StallEP>
 800e17e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800e180:	e020      	b.n	800e1c4 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800e182:	6839      	ldr	r1, [r7, #0]
 800e184:	6878      	ldr	r0, [r7, #4]
 800e186:	f000 fc45 	bl	800ea14 <USBD_CtlError>
              break;
 800e18a:	e01b      	b.n	800e1c4 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800e18c:	683b      	ldr	r3, [r7, #0]
 800e18e:	885b      	ldrh	r3, [r3, #2]
 800e190:	2b00      	cmp	r3, #0
 800e192:	d10e      	bne.n	800e1b2 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800e194:	7bbb      	ldrb	r3, [r7, #14]
 800e196:	2b00      	cmp	r3, #0
 800e198:	d00b      	beq.n	800e1b2 <USBD_StdEPReq+0xc0>
 800e19a:	7bbb      	ldrb	r3, [r7, #14]
 800e19c:	2b80      	cmp	r3, #128	; 0x80
 800e19e:	d008      	beq.n	800e1b2 <USBD_StdEPReq+0xc0>
 800e1a0:	683b      	ldr	r3, [r7, #0]
 800e1a2:	88db      	ldrh	r3, [r3, #6]
 800e1a4:	2b00      	cmp	r3, #0
 800e1a6:	d104      	bne.n	800e1b2 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800e1a8:	7bbb      	ldrb	r3, [r7, #14]
 800e1aa:	4619      	mov	r1, r3
 800e1ac:	6878      	ldr	r0, [r7, #4]
 800e1ae:	f003 feb1 	bl	8011f14 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800e1b2:	6878      	ldr	r0, [r7, #4]
 800e1b4:	f000 fcf9 	bl	800ebaa <USBD_CtlSendStatus>

              break;
 800e1b8:	e004      	b.n	800e1c4 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800e1ba:	6839      	ldr	r1, [r7, #0]
 800e1bc:	6878      	ldr	r0, [r7, #4]
 800e1be:	f000 fc29 	bl	800ea14 <USBD_CtlError>
              break;
 800e1c2:	bf00      	nop
          }
          break;
 800e1c4:	e0ec      	b.n	800e3a0 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800e1c6:	687b      	ldr	r3, [r7, #4]
 800e1c8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e1cc:	b2db      	uxtb	r3, r3
 800e1ce:	2b02      	cmp	r3, #2
 800e1d0:	d002      	beq.n	800e1d8 <USBD_StdEPReq+0xe6>
 800e1d2:	2b03      	cmp	r3, #3
 800e1d4:	d016      	beq.n	800e204 <USBD_StdEPReq+0x112>
 800e1d6:	e030      	b.n	800e23a <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e1d8:	7bbb      	ldrb	r3, [r7, #14]
 800e1da:	2b00      	cmp	r3, #0
 800e1dc:	d00d      	beq.n	800e1fa <USBD_StdEPReq+0x108>
 800e1de:	7bbb      	ldrb	r3, [r7, #14]
 800e1e0:	2b80      	cmp	r3, #128	; 0x80
 800e1e2:	d00a      	beq.n	800e1fa <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800e1e4:	7bbb      	ldrb	r3, [r7, #14]
 800e1e6:	4619      	mov	r1, r3
 800e1e8:	6878      	ldr	r0, [r7, #4]
 800e1ea:	f003 fe93 	bl	8011f14 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800e1ee:	2180      	movs	r1, #128	; 0x80
 800e1f0:	6878      	ldr	r0, [r7, #4]
 800e1f2:	f003 fe8f 	bl	8011f14 <USBD_LL_StallEP>
 800e1f6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800e1f8:	e025      	b.n	800e246 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800e1fa:	6839      	ldr	r1, [r7, #0]
 800e1fc:	6878      	ldr	r0, [r7, #4]
 800e1fe:	f000 fc09 	bl	800ea14 <USBD_CtlError>
              break;
 800e202:	e020      	b.n	800e246 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800e204:	683b      	ldr	r3, [r7, #0]
 800e206:	885b      	ldrh	r3, [r3, #2]
 800e208:	2b00      	cmp	r3, #0
 800e20a:	d11b      	bne.n	800e244 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800e20c:	7bbb      	ldrb	r3, [r7, #14]
 800e20e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e212:	2b00      	cmp	r3, #0
 800e214:	d004      	beq.n	800e220 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800e216:	7bbb      	ldrb	r3, [r7, #14]
 800e218:	4619      	mov	r1, r3
 800e21a:	6878      	ldr	r0, [r7, #4]
 800e21c:	f003 fe99 	bl	8011f52 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800e220:	6878      	ldr	r0, [r7, #4]
 800e222:	f000 fcc2 	bl	800ebaa <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e226:	687b      	ldr	r3, [r7, #4]
 800e228:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e22c:	689b      	ldr	r3, [r3, #8]
 800e22e:	6839      	ldr	r1, [r7, #0]
 800e230:	6878      	ldr	r0, [r7, #4]
 800e232:	4798      	blx	r3
 800e234:	4603      	mov	r3, r0
 800e236:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800e238:	e004      	b.n	800e244 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800e23a:	6839      	ldr	r1, [r7, #0]
 800e23c:	6878      	ldr	r0, [r7, #4]
 800e23e:	f000 fbe9 	bl	800ea14 <USBD_CtlError>
              break;
 800e242:	e000      	b.n	800e246 <USBD_StdEPReq+0x154>
              break;
 800e244:	bf00      	nop
          }
          break;
 800e246:	e0ab      	b.n	800e3a0 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800e248:	687b      	ldr	r3, [r7, #4]
 800e24a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e24e:	b2db      	uxtb	r3, r3
 800e250:	2b02      	cmp	r3, #2
 800e252:	d002      	beq.n	800e25a <USBD_StdEPReq+0x168>
 800e254:	2b03      	cmp	r3, #3
 800e256:	d032      	beq.n	800e2be <USBD_StdEPReq+0x1cc>
 800e258:	e097      	b.n	800e38a <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e25a:	7bbb      	ldrb	r3, [r7, #14]
 800e25c:	2b00      	cmp	r3, #0
 800e25e:	d007      	beq.n	800e270 <USBD_StdEPReq+0x17e>
 800e260:	7bbb      	ldrb	r3, [r7, #14]
 800e262:	2b80      	cmp	r3, #128	; 0x80
 800e264:	d004      	beq.n	800e270 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800e266:	6839      	ldr	r1, [r7, #0]
 800e268:	6878      	ldr	r0, [r7, #4]
 800e26a:	f000 fbd3 	bl	800ea14 <USBD_CtlError>
                break;
 800e26e:	e091      	b.n	800e394 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e270:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e274:	2b00      	cmp	r3, #0
 800e276:	da0b      	bge.n	800e290 <USBD_StdEPReq+0x19e>
 800e278:	7bbb      	ldrb	r3, [r7, #14]
 800e27a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e27e:	4613      	mov	r3, r2
 800e280:	009b      	lsls	r3, r3, #2
 800e282:	4413      	add	r3, r2
 800e284:	009b      	lsls	r3, r3, #2
 800e286:	3310      	adds	r3, #16
 800e288:	687a      	ldr	r2, [r7, #4]
 800e28a:	4413      	add	r3, r2
 800e28c:	3304      	adds	r3, #4
 800e28e:	e00b      	b.n	800e2a8 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800e290:	7bbb      	ldrb	r3, [r7, #14]
 800e292:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e296:	4613      	mov	r3, r2
 800e298:	009b      	lsls	r3, r3, #2
 800e29a:	4413      	add	r3, r2
 800e29c:	009b      	lsls	r3, r3, #2
 800e29e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800e2a2:	687a      	ldr	r2, [r7, #4]
 800e2a4:	4413      	add	r3, r2
 800e2a6:	3304      	adds	r3, #4
 800e2a8:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800e2aa:	68bb      	ldr	r3, [r7, #8]
 800e2ac:	2200      	movs	r2, #0
 800e2ae:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800e2b0:	68bb      	ldr	r3, [r7, #8]
 800e2b2:	2202      	movs	r2, #2
 800e2b4:	4619      	mov	r1, r3
 800e2b6:	6878      	ldr	r0, [r7, #4]
 800e2b8:	f000 fc1d 	bl	800eaf6 <USBD_CtlSendData>
              break;
 800e2bc:	e06a      	b.n	800e394 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800e2be:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e2c2:	2b00      	cmp	r3, #0
 800e2c4:	da11      	bge.n	800e2ea <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800e2c6:	7bbb      	ldrb	r3, [r7, #14]
 800e2c8:	f003 020f 	and.w	r2, r3, #15
 800e2cc:	6879      	ldr	r1, [r7, #4]
 800e2ce:	4613      	mov	r3, r2
 800e2d0:	009b      	lsls	r3, r3, #2
 800e2d2:	4413      	add	r3, r2
 800e2d4:	009b      	lsls	r3, r3, #2
 800e2d6:	440b      	add	r3, r1
 800e2d8:	3324      	adds	r3, #36	; 0x24
 800e2da:	881b      	ldrh	r3, [r3, #0]
 800e2dc:	2b00      	cmp	r3, #0
 800e2de:	d117      	bne.n	800e310 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800e2e0:	6839      	ldr	r1, [r7, #0]
 800e2e2:	6878      	ldr	r0, [r7, #4]
 800e2e4:	f000 fb96 	bl	800ea14 <USBD_CtlError>
                  break;
 800e2e8:	e054      	b.n	800e394 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800e2ea:	7bbb      	ldrb	r3, [r7, #14]
 800e2ec:	f003 020f 	and.w	r2, r3, #15
 800e2f0:	6879      	ldr	r1, [r7, #4]
 800e2f2:	4613      	mov	r3, r2
 800e2f4:	009b      	lsls	r3, r3, #2
 800e2f6:	4413      	add	r3, r2
 800e2f8:	009b      	lsls	r3, r3, #2
 800e2fa:	440b      	add	r3, r1
 800e2fc:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800e300:	881b      	ldrh	r3, [r3, #0]
 800e302:	2b00      	cmp	r3, #0
 800e304:	d104      	bne.n	800e310 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800e306:	6839      	ldr	r1, [r7, #0]
 800e308:	6878      	ldr	r0, [r7, #4]
 800e30a:	f000 fb83 	bl	800ea14 <USBD_CtlError>
                  break;
 800e30e:	e041      	b.n	800e394 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e310:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e314:	2b00      	cmp	r3, #0
 800e316:	da0b      	bge.n	800e330 <USBD_StdEPReq+0x23e>
 800e318:	7bbb      	ldrb	r3, [r7, #14]
 800e31a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e31e:	4613      	mov	r3, r2
 800e320:	009b      	lsls	r3, r3, #2
 800e322:	4413      	add	r3, r2
 800e324:	009b      	lsls	r3, r3, #2
 800e326:	3310      	adds	r3, #16
 800e328:	687a      	ldr	r2, [r7, #4]
 800e32a:	4413      	add	r3, r2
 800e32c:	3304      	adds	r3, #4
 800e32e:	e00b      	b.n	800e348 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800e330:	7bbb      	ldrb	r3, [r7, #14]
 800e332:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e336:	4613      	mov	r3, r2
 800e338:	009b      	lsls	r3, r3, #2
 800e33a:	4413      	add	r3, r2
 800e33c:	009b      	lsls	r3, r3, #2
 800e33e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800e342:	687a      	ldr	r2, [r7, #4]
 800e344:	4413      	add	r3, r2
 800e346:	3304      	adds	r3, #4
 800e348:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800e34a:	7bbb      	ldrb	r3, [r7, #14]
 800e34c:	2b00      	cmp	r3, #0
 800e34e:	d002      	beq.n	800e356 <USBD_StdEPReq+0x264>
 800e350:	7bbb      	ldrb	r3, [r7, #14]
 800e352:	2b80      	cmp	r3, #128	; 0x80
 800e354:	d103      	bne.n	800e35e <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800e356:	68bb      	ldr	r3, [r7, #8]
 800e358:	2200      	movs	r2, #0
 800e35a:	601a      	str	r2, [r3, #0]
 800e35c:	e00e      	b.n	800e37c <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800e35e:	7bbb      	ldrb	r3, [r7, #14]
 800e360:	4619      	mov	r1, r3
 800e362:	6878      	ldr	r0, [r7, #4]
 800e364:	f003 fe14 	bl	8011f90 <USBD_LL_IsStallEP>
 800e368:	4603      	mov	r3, r0
 800e36a:	2b00      	cmp	r3, #0
 800e36c:	d003      	beq.n	800e376 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800e36e:	68bb      	ldr	r3, [r7, #8]
 800e370:	2201      	movs	r2, #1
 800e372:	601a      	str	r2, [r3, #0]
 800e374:	e002      	b.n	800e37c <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800e376:	68bb      	ldr	r3, [r7, #8]
 800e378:	2200      	movs	r2, #0
 800e37a:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800e37c:	68bb      	ldr	r3, [r7, #8]
 800e37e:	2202      	movs	r2, #2
 800e380:	4619      	mov	r1, r3
 800e382:	6878      	ldr	r0, [r7, #4]
 800e384:	f000 fbb7 	bl	800eaf6 <USBD_CtlSendData>
              break;
 800e388:	e004      	b.n	800e394 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800e38a:	6839      	ldr	r1, [r7, #0]
 800e38c:	6878      	ldr	r0, [r7, #4]
 800e38e:	f000 fb41 	bl	800ea14 <USBD_CtlError>
              break;
 800e392:	bf00      	nop
          }
          break;
 800e394:	e004      	b.n	800e3a0 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800e396:	6839      	ldr	r1, [r7, #0]
 800e398:	6878      	ldr	r0, [r7, #4]
 800e39a:	f000 fb3b 	bl	800ea14 <USBD_CtlError>
          break;
 800e39e:	bf00      	nop
      }
      break;
 800e3a0:	e004      	b.n	800e3ac <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800e3a2:	6839      	ldr	r1, [r7, #0]
 800e3a4:	6878      	ldr	r0, [r7, #4]
 800e3a6:	f000 fb35 	bl	800ea14 <USBD_CtlError>
      break;
 800e3aa:	bf00      	nop
  }

  return ret;
 800e3ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800e3ae:	4618      	mov	r0, r3
 800e3b0:	3710      	adds	r7, #16
 800e3b2:	46bd      	mov	sp, r7
 800e3b4:	bd80      	pop	{r7, pc}
	...

0800e3b8 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e3b8:	b580      	push	{r7, lr}
 800e3ba:	b084      	sub	sp, #16
 800e3bc:	af00      	add	r7, sp, #0
 800e3be:	6078      	str	r0, [r7, #4]
 800e3c0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800e3c2:	2300      	movs	r3, #0
 800e3c4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800e3c6:	2300      	movs	r3, #0
 800e3c8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800e3ca:	2300      	movs	r3, #0
 800e3cc:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800e3ce:	683b      	ldr	r3, [r7, #0]
 800e3d0:	885b      	ldrh	r3, [r3, #2]
 800e3d2:	0a1b      	lsrs	r3, r3, #8
 800e3d4:	b29b      	uxth	r3, r3
 800e3d6:	3b01      	subs	r3, #1
 800e3d8:	2b06      	cmp	r3, #6
 800e3da:	f200 8128 	bhi.w	800e62e <USBD_GetDescriptor+0x276>
 800e3de:	a201      	add	r2, pc, #4	; (adr r2, 800e3e4 <USBD_GetDescriptor+0x2c>)
 800e3e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e3e4:	0800e401 	.word	0x0800e401
 800e3e8:	0800e419 	.word	0x0800e419
 800e3ec:	0800e459 	.word	0x0800e459
 800e3f0:	0800e62f 	.word	0x0800e62f
 800e3f4:	0800e62f 	.word	0x0800e62f
 800e3f8:	0800e5cf 	.word	0x0800e5cf
 800e3fc:	0800e5fb 	.word	0x0800e5fb
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800e400:	687b      	ldr	r3, [r7, #4]
 800e402:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e406:	681b      	ldr	r3, [r3, #0]
 800e408:	687a      	ldr	r2, [r7, #4]
 800e40a:	7c12      	ldrb	r2, [r2, #16]
 800e40c:	f107 0108 	add.w	r1, r7, #8
 800e410:	4610      	mov	r0, r2
 800e412:	4798      	blx	r3
 800e414:	60f8      	str	r0, [r7, #12]
      break;
 800e416:	e112      	b.n	800e63e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e418:	687b      	ldr	r3, [r7, #4]
 800e41a:	7c1b      	ldrb	r3, [r3, #16]
 800e41c:	2b00      	cmp	r3, #0
 800e41e:	d10d      	bne.n	800e43c <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800e420:	687b      	ldr	r3, [r7, #4]
 800e422:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e426:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e428:	f107 0208 	add.w	r2, r7, #8
 800e42c:	4610      	mov	r0, r2
 800e42e:	4798      	blx	r3
 800e430:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e432:	68fb      	ldr	r3, [r7, #12]
 800e434:	3301      	adds	r3, #1
 800e436:	2202      	movs	r2, #2
 800e438:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800e43a:	e100      	b.n	800e63e <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800e43c:	687b      	ldr	r3, [r7, #4]
 800e43e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e442:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e444:	f107 0208 	add.w	r2, r7, #8
 800e448:	4610      	mov	r0, r2
 800e44a:	4798      	blx	r3
 800e44c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e44e:	68fb      	ldr	r3, [r7, #12]
 800e450:	3301      	adds	r3, #1
 800e452:	2202      	movs	r2, #2
 800e454:	701a      	strb	r2, [r3, #0]
      break;
 800e456:	e0f2      	b.n	800e63e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800e458:	683b      	ldr	r3, [r7, #0]
 800e45a:	885b      	ldrh	r3, [r3, #2]
 800e45c:	b2db      	uxtb	r3, r3
 800e45e:	2b05      	cmp	r3, #5
 800e460:	f200 80ac 	bhi.w	800e5bc <USBD_GetDescriptor+0x204>
 800e464:	a201      	add	r2, pc, #4	; (adr r2, 800e46c <USBD_GetDescriptor+0xb4>)
 800e466:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e46a:	bf00      	nop
 800e46c:	0800e485 	.word	0x0800e485
 800e470:	0800e4b9 	.word	0x0800e4b9
 800e474:	0800e4ed 	.word	0x0800e4ed
 800e478:	0800e521 	.word	0x0800e521
 800e47c:	0800e555 	.word	0x0800e555
 800e480:	0800e589 	.word	0x0800e589
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800e484:	687b      	ldr	r3, [r7, #4]
 800e486:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e48a:	685b      	ldr	r3, [r3, #4]
 800e48c:	2b00      	cmp	r3, #0
 800e48e:	d00b      	beq.n	800e4a8 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800e490:	687b      	ldr	r3, [r7, #4]
 800e492:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e496:	685b      	ldr	r3, [r3, #4]
 800e498:	687a      	ldr	r2, [r7, #4]
 800e49a:	7c12      	ldrb	r2, [r2, #16]
 800e49c:	f107 0108 	add.w	r1, r7, #8
 800e4a0:	4610      	mov	r0, r2
 800e4a2:	4798      	blx	r3
 800e4a4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e4a6:	e091      	b.n	800e5cc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e4a8:	6839      	ldr	r1, [r7, #0]
 800e4aa:	6878      	ldr	r0, [r7, #4]
 800e4ac:	f000 fab2 	bl	800ea14 <USBD_CtlError>
            err++;
 800e4b0:	7afb      	ldrb	r3, [r7, #11]
 800e4b2:	3301      	adds	r3, #1
 800e4b4:	72fb      	strb	r3, [r7, #11]
          break;
 800e4b6:	e089      	b.n	800e5cc <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800e4b8:	687b      	ldr	r3, [r7, #4]
 800e4ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e4be:	689b      	ldr	r3, [r3, #8]
 800e4c0:	2b00      	cmp	r3, #0
 800e4c2:	d00b      	beq.n	800e4dc <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800e4c4:	687b      	ldr	r3, [r7, #4]
 800e4c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e4ca:	689b      	ldr	r3, [r3, #8]
 800e4cc:	687a      	ldr	r2, [r7, #4]
 800e4ce:	7c12      	ldrb	r2, [r2, #16]
 800e4d0:	f107 0108 	add.w	r1, r7, #8
 800e4d4:	4610      	mov	r0, r2
 800e4d6:	4798      	blx	r3
 800e4d8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e4da:	e077      	b.n	800e5cc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e4dc:	6839      	ldr	r1, [r7, #0]
 800e4de:	6878      	ldr	r0, [r7, #4]
 800e4e0:	f000 fa98 	bl	800ea14 <USBD_CtlError>
            err++;
 800e4e4:	7afb      	ldrb	r3, [r7, #11]
 800e4e6:	3301      	adds	r3, #1
 800e4e8:	72fb      	strb	r3, [r7, #11]
          break;
 800e4ea:	e06f      	b.n	800e5cc <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800e4ec:	687b      	ldr	r3, [r7, #4]
 800e4ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e4f2:	68db      	ldr	r3, [r3, #12]
 800e4f4:	2b00      	cmp	r3, #0
 800e4f6:	d00b      	beq.n	800e510 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800e4f8:	687b      	ldr	r3, [r7, #4]
 800e4fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e4fe:	68db      	ldr	r3, [r3, #12]
 800e500:	687a      	ldr	r2, [r7, #4]
 800e502:	7c12      	ldrb	r2, [r2, #16]
 800e504:	f107 0108 	add.w	r1, r7, #8
 800e508:	4610      	mov	r0, r2
 800e50a:	4798      	blx	r3
 800e50c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e50e:	e05d      	b.n	800e5cc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e510:	6839      	ldr	r1, [r7, #0]
 800e512:	6878      	ldr	r0, [r7, #4]
 800e514:	f000 fa7e 	bl	800ea14 <USBD_CtlError>
            err++;
 800e518:	7afb      	ldrb	r3, [r7, #11]
 800e51a:	3301      	adds	r3, #1
 800e51c:	72fb      	strb	r3, [r7, #11]
          break;
 800e51e:	e055      	b.n	800e5cc <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800e520:	687b      	ldr	r3, [r7, #4]
 800e522:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e526:	691b      	ldr	r3, [r3, #16]
 800e528:	2b00      	cmp	r3, #0
 800e52a:	d00b      	beq.n	800e544 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800e52c:	687b      	ldr	r3, [r7, #4]
 800e52e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e532:	691b      	ldr	r3, [r3, #16]
 800e534:	687a      	ldr	r2, [r7, #4]
 800e536:	7c12      	ldrb	r2, [r2, #16]
 800e538:	f107 0108 	add.w	r1, r7, #8
 800e53c:	4610      	mov	r0, r2
 800e53e:	4798      	blx	r3
 800e540:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e542:	e043      	b.n	800e5cc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e544:	6839      	ldr	r1, [r7, #0]
 800e546:	6878      	ldr	r0, [r7, #4]
 800e548:	f000 fa64 	bl	800ea14 <USBD_CtlError>
            err++;
 800e54c:	7afb      	ldrb	r3, [r7, #11]
 800e54e:	3301      	adds	r3, #1
 800e550:	72fb      	strb	r3, [r7, #11]
          break;
 800e552:	e03b      	b.n	800e5cc <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800e554:	687b      	ldr	r3, [r7, #4]
 800e556:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e55a:	695b      	ldr	r3, [r3, #20]
 800e55c:	2b00      	cmp	r3, #0
 800e55e:	d00b      	beq.n	800e578 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800e560:	687b      	ldr	r3, [r7, #4]
 800e562:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e566:	695b      	ldr	r3, [r3, #20]
 800e568:	687a      	ldr	r2, [r7, #4]
 800e56a:	7c12      	ldrb	r2, [r2, #16]
 800e56c:	f107 0108 	add.w	r1, r7, #8
 800e570:	4610      	mov	r0, r2
 800e572:	4798      	blx	r3
 800e574:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e576:	e029      	b.n	800e5cc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e578:	6839      	ldr	r1, [r7, #0]
 800e57a:	6878      	ldr	r0, [r7, #4]
 800e57c:	f000 fa4a 	bl	800ea14 <USBD_CtlError>
            err++;
 800e580:	7afb      	ldrb	r3, [r7, #11]
 800e582:	3301      	adds	r3, #1
 800e584:	72fb      	strb	r3, [r7, #11]
          break;
 800e586:	e021      	b.n	800e5cc <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800e588:	687b      	ldr	r3, [r7, #4]
 800e58a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e58e:	699b      	ldr	r3, [r3, #24]
 800e590:	2b00      	cmp	r3, #0
 800e592:	d00b      	beq.n	800e5ac <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800e594:	687b      	ldr	r3, [r7, #4]
 800e596:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e59a:	699b      	ldr	r3, [r3, #24]
 800e59c:	687a      	ldr	r2, [r7, #4]
 800e59e:	7c12      	ldrb	r2, [r2, #16]
 800e5a0:	f107 0108 	add.w	r1, r7, #8
 800e5a4:	4610      	mov	r0, r2
 800e5a6:	4798      	blx	r3
 800e5a8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e5aa:	e00f      	b.n	800e5cc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e5ac:	6839      	ldr	r1, [r7, #0]
 800e5ae:	6878      	ldr	r0, [r7, #4]
 800e5b0:	f000 fa30 	bl	800ea14 <USBD_CtlError>
            err++;
 800e5b4:	7afb      	ldrb	r3, [r7, #11]
 800e5b6:	3301      	adds	r3, #1
 800e5b8:	72fb      	strb	r3, [r7, #11]
          break;
 800e5ba:	e007      	b.n	800e5cc <USBD_GetDescriptor+0x214>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800e5bc:	6839      	ldr	r1, [r7, #0]
 800e5be:	6878      	ldr	r0, [r7, #4]
 800e5c0:	f000 fa28 	bl	800ea14 <USBD_CtlError>
          err++;
 800e5c4:	7afb      	ldrb	r3, [r7, #11]
 800e5c6:	3301      	adds	r3, #1
 800e5c8:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800e5ca:	bf00      	nop
      }
      break;
 800e5cc:	e037      	b.n	800e63e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e5ce:	687b      	ldr	r3, [r7, #4]
 800e5d0:	7c1b      	ldrb	r3, [r3, #16]
 800e5d2:	2b00      	cmp	r3, #0
 800e5d4:	d109      	bne.n	800e5ea <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800e5d6:	687b      	ldr	r3, [r7, #4]
 800e5d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e5dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e5de:	f107 0208 	add.w	r2, r7, #8
 800e5e2:	4610      	mov	r0, r2
 800e5e4:	4798      	blx	r3
 800e5e6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e5e8:	e029      	b.n	800e63e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800e5ea:	6839      	ldr	r1, [r7, #0]
 800e5ec:	6878      	ldr	r0, [r7, #4]
 800e5ee:	f000 fa11 	bl	800ea14 <USBD_CtlError>
        err++;
 800e5f2:	7afb      	ldrb	r3, [r7, #11]
 800e5f4:	3301      	adds	r3, #1
 800e5f6:	72fb      	strb	r3, [r7, #11]
      break;
 800e5f8:	e021      	b.n	800e63e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e5fa:	687b      	ldr	r3, [r7, #4]
 800e5fc:	7c1b      	ldrb	r3, [r3, #16]
 800e5fe:	2b00      	cmp	r3, #0
 800e600:	d10d      	bne.n	800e61e <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800e602:	687b      	ldr	r3, [r7, #4]
 800e604:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e60a:	f107 0208 	add.w	r2, r7, #8
 800e60e:	4610      	mov	r0, r2
 800e610:	4798      	blx	r3
 800e612:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800e614:	68fb      	ldr	r3, [r7, #12]
 800e616:	3301      	adds	r3, #1
 800e618:	2207      	movs	r2, #7
 800e61a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e61c:	e00f      	b.n	800e63e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800e61e:	6839      	ldr	r1, [r7, #0]
 800e620:	6878      	ldr	r0, [r7, #4]
 800e622:	f000 f9f7 	bl	800ea14 <USBD_CtlError>
        err++;
 800e626:	7afb      	ldrb	r3, [r7, #11]
 800e628:	3301      	adds	r3, #1
 800e62a:	72fb      	strb	r3, [r7, #11]
      break;
 800e62c:	e007      	b.n	800e63e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800e62e:	6839      	ldr	r1, [r7, #0]
 800e630:	6878      	ldr	r0, [r7, #4]
 800e632:	f000 f9ef 	bl	800ea14 <USBD_CtlError>
      err++;
 800e636:	7afb      	ldrb	r3, [r7, #11]
 800e638:	3301      	adds	r3, #1
 800e63a:	72fb      	strb	r3, [r7, #11]
      break;
 800e63c:	bf00      	nop
  }

  if (err != 0U)
 800e63e:	7afb      	ldrb	r3, [r7, #11]
 800e640:	2b00      	cmp	r3, #0
 800e642:	d11e      	bne.n	800e682 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800e644:	683b      	ldr	r3, [r7, #0]
 800e646:	88db      	ldrh	r3, [r3, #6]
 800e648:	2b00      	cmp	r3, #0
 800e64a:	d016      	beq.n	800e67a <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800e64c:	893b      	ldrh	r3, [r7, #8]
 800e64e:	2b00      	cmp	r3, #0
 800e650:	d00e      	beq.n	800e670 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800e652:	683b      	ldr	r3, [r7, #0]
 800e654:	88da      	ldrh	r2, [r3, #6]
 800e656:	893b      	ldrh	r3, [r7, #8]
 800e658:	4293      	cmp	r3, r2
 800e65a:	bf28      	it	cs
 800e65c:	4613      	movcs	r3, r2
 800e65e:	b29b      	uxth	r3, r3
 800e660:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800e662:	893b      	ldrh	r3, [r7, #8]
 800e664:	461a      	mov	r2, r3
 800e666:	68f9      	ldr	r1, [r7, #12]
 800e668:	6878      	ldr	r0, [r7, #4]
 800e66a:	f000 fa44 	bl	800eaf6 <USBD_CtlSendData>
 800e66e:	e009      	b.n	800e684 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800e670:	6839      	ldr	r1, [r7, #0]
 800e672:	6878      	ldr	r0, [r7, #4]
 800e674:	f000 f9ce 	bl	800ea14 <USBD_CtlError>
 800e678:	e004      	b.n	800e684 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800e67a:	6878      	ldr	r0, [r7, #4]
 800e67c:	f000 fa95 	bl	800ebaa <USBD_CtlSendStatus>
 800e680:	e000      	b.n	800e684 <USBD_GetDescriptor+0x2cc>
    return;
 800e682:	bf00      	nop
  }
}
 800e684:	3710      	adds	r7, #16
 800e686:	46bd      	mov	sp, r7
 800e688:	bd80      	pop	{r7, pc}
 800e68a:	bf00      	nop

0800e68c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e68c:	b580      	push	{r7, lr}
 800e68e:	b084      	sub	sp, #16
 800e690:	af00      	add	r7, sp, #0
 800e692:	6078      	str	r0, [r7, #4]
 800e694:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800e696:	683b      	ldr	r3, [r7, #0]
 800e698:	889b      	ldrh	r3, [r3, #4]
 800e69a:	2b00      	cmp	r3, #0
 800e69c:	d131      	bne.n	800e702 <USBD_SetAddress+0x76>
 800e69e:	683b      	ldr	r3, [r7, #0]
 800e6a0:	88db      	ldrh	r3, [r3, #6]
 800e6a2:	2b00      	cmp	r3, #0
 800e6a4:	d12d      	bne.n	800e702 <USBD_SetAddress+0x76>
 800e6a6:	683b      	ldr	r3, [r7, #0]
 800e6a8:	885b      	ldrh	r3, [r3, #2]
 800e6aa:	2b7f      	cmp	r3, #127	; 0x7f
 800e6ac:	d829      	bhi.n	800e702 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800e6ae:	683b      	ldr	r3, [r7, #0]
 800e6b0:	885b      	ldrh	r3, [r3, #2]
 800e6b2:	b2db      	uxtb	r3, r3
 800e6b4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e6b8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e6ba:	687b      	ldr	r3, [r7, #4]
 800e6bc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e6c0:	b2db      	uxtb	r3, r3
 800e6c2:	2b03      	cmp	r3, #3
 800e6c4:	d104      	bne.n	800e6d0 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800e6c6:	6839      	ldr	r1, [r7, #0]
 800e6c8:	6878      	ldr	r0, [r7, #4]
 800e6ca:	f000 f9a3 	bl	800ea14 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e6ce:	e01d      	b.n	800e70c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800e6d0:	687b      	ldr	r3, [r7, #4]
 800e6d2:	7bfa      	ldrb	r2, [r7, #15]
 800e6d4:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800e6d8:	7bfb      	ldrb	r3, [r7, #15]
 800e6da:	4619      	mov	r1, r3
 800e6dc:	6878      	ldr	r0, [r7, #4]
 800e6de:	f003 fc83 	bl	8011fe8 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800e6e2:	6878      	ldr	r0, [r7, #4]
 800e6e4:	f000 fa61 	bl	800ebaa <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800e6e8:	7bfb      	ldrb	r3, [r7, #15]
 800e6ea:	2b00      	cmp	r3, #0
 800e6ec:	d004      	beq.n	800e6f8 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e6ee:	687b      	ldr	r3, [r7, #4]
 800e6f0:	2202      	movs	r2, #2
 800e6f2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e6f6:	e009      	b.n	800e70c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800e6f8:	687b      	ldr	r3, [r7, #4]
 800e6fa:	2201      	movs	r2, #1
 800e6fc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e700:	e004      	b.n	800e70c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800e702:	6839      	ldr	r1, [r7, #0]
 800e704:	6878      	ldr	r0, [r7, #4]
 800e706:	f000 f985 	bl	800ea14 <USBD_CtlError>
  }
}
 800e70a:	bf00      	nop
 800e70c:	bf00      	nop
 800e70e:	3710      	adds	r7, #16
 800e710:	46bd      	mov	sp, r7
 800e712:	bd80      	pop	{r7, pc}

0800e714 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e714:	b580      	push	{r7, lr}
 800e716:	b084      	sub	sp, #16
 800e718:	af00      	add	r7, sp, #0
 800e71a:	6078      	str	r0, [r7, #4]
 800e71c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e71e:	2300      	movs	r3, #0
 800e720:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800e722:	683b      	ldr	r3, [r7, #0]
 800e724:	885b      	ldrh	r3, [r3, #2]
 800e726:	b2da      	uxtb	r2, r3
 800e728:	4b4c      	ldr	r3, [pc, #304]	; (800e85c <USBD_SetConfig+0x148>)
 800e72a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800e72c:	4b4b      	ldr	r3, [pc, #300]	; (800e85c <USBD_SetConfig+0x148>)
 800e72e:	781b      	ldrb	r3, [r3, #0]
 800e730:	2b01      	cmp	r3, #1
 800e732:	d905      	bls.n	800e740 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800e734:	6839      	ldr	r1, [r7, #0]
 800e736:	6878      	ldr	r0, [r7, #4]
 800e738:	f000 f96c 	bl	800ea14 <USBD_CtlError>
    return USBD_FAIL;
 800e73c:	2303      	movs	r3, #3
 800e73e:	e088      	b.n	800e852 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800e740:	687b      	ldr	r3, [r7, #4]
 800e742:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e746:	b2db      	uxtb	r3, r3
 800e748:	2b02      	cmp	r3, #2
 800e74a:	d002      	beq.n	800e752 <USBD_SetConfig+0x3e>
 800e74c:	2b03      	cmp	r3, #3
 800e74e:	d025      	beq.n	800e79c <USBD_SetConfig+0x88>
 800e750:	e071      	b.n	800e836 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800e752:	4b42      	ldr	r3, [pc, #264]	; (800e85c <USBD_SetConfig+0x148>)
 800e754:	781b      	ldrb	r3, [r3, #0]
 800e756:	2b00      	cmp	r3, #0
 800e758:	d01c      	beq.n	800e794 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800e75a:	4b40      	ldr	r3, [pc, #256]	; (800e85c <USBD_SetConfig+0x148>)
 800e75c:	781b      	ldrb	r3, [r3, #0]
 800e75e:	461a      	mov	r2, r3
 800e760:	687b      	ldr	r3, [r7, #4]
 800e762:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800e764:	4b3d      	ldr	r3, [pc, #244]	; (800e85c <USBD_SetConfig+0x148>)
 800e766:	781b      	ldrb	r3, [r3, #0]
 800e768:	4619      	mov	r1, r3
 800e76a:	6878      	ldr	r0, [r7, #4]
 800e76c:	f7ff f948 	bl	800da00 <USBD_SetClassConfig>
 800e770:	4603      	mov	r3, r0
 800e772:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800e774:	7bfb      	ldrb	r3, [r7, #15]
 800e776:	2b00      	cmp	r3, #0
 800e778:	d004      	beq.n	800e784 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800e77a:	6839      	ldr	r1, [r7, #0]
 800e77c:	6878      	ldr	r0, [r7, #4]
 800e77e:	f000 f949 	bl	800ea14 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800e782:	e065      	b.n	800e850 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800e784:	6878      	ldr	r0, [r7, #4]
 800e786:	f000 fa10 	bl	800ebaa <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800e78a:	687b      	ldr	r3, [r7, #4]
 800e78c:	2203      	movs	r2, #3
 800e78e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800e792:	e05d      	b.n	800e850 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800e794:	6878      	ldr	r0, [r7, #4]
 800e796:	f000 fa08 	bl	800ebaa <USBD_CtlSendStatus>
      break;
 800e79a:	e059      	b.n	800e850 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800e79c:	4b2f      	ldr	r3, [pc, #188]	; (800e85c <USBD_SetConfig+0x148>)
 800e79e:	781b      	ldrb	r3, [r3, #0]
 800e7a0:	2b00      	cmp	r3, #0
 800e7a2:	d112      	bne.n	800e7ca <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e7a4:	687b      	ldr	r3, [r7, #4]
 800e7a6:	2202      	movs	r2, #2
 800e7a8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800e7ac:	4b2b      	ldr	r3, [pc, #172]	; (800e85c <USBD_SetConfig+0x148>)
 800e7ae:	781b      	ldrb	r3, [r3, #0]
 800e7b0:	461a      	mov	r2, r3
 800e7b2:	687b      	ldr	r3, [r7, #4]
 800e7b4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800e7b6:	4b29      	ldr	r3, [pc, #164]	; (800e85c <USBD_SetConfig+0x148>)
 800e7b8:	781b      	ldrb	r3, [r3, #0]
 800e7ba:	4619      	mov	r1, r3
 800e7bc:	6878      	ldr	r0, [r7, #4]
 800e7be:	f7ff f93b 	bl	800da38 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800e7c2:	6878      	ldr	r0, [r7, #4]
 800e7c4:	f000 f9f1 	bl	800ebaa <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800e7c8:	e042      	b.n	800e850 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800e7ca:	4b24      	ldr	r3, [pc, #144]	; (800e85c <USBD_SetConfig+0x148>)
 800e7cc:	781b      	ldrb	r3, [r3, #0]
 800e7ce:	461a      	mov	r2, r3
 800e7d0:	687b      	ldr	r3, [r7, #4]
 800e7d2:	685b      	ldr	r3, [r3, #4]
 800e7d4:	429a      	cmp	r2, r3
 800e7d6:	d02a      	beq.n	800e82e <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e7d8:	687b      	ldr	r3, [r7, #4]
 800e7da:	685b      	ldr	r3, [r3, #4]
 800e7dc:	b2db      	uxtb	r3, r3
 800e7de:	4619      	mov	r1, r3
 800e7e0:	6878      	ldr	r0, [r7, #4]
 800e7e2:	f7ff f929 	bl	800da38 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800e7e6:	4b1d      	ldr	r3, [pc, #116]	; (800e85c <USBD_SetConfig+0x148>)
 800e7e8:	781b      	ldrb	r3, [r3, #0]
 800e7ea:	461a      	mov	r2, r3
 800e7ec:	687b      	ldr	r3, [r7, #4]
 800e7ee:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800e7f0:	4b1a      	ldr	r3, [pc, #104]	; (800e85c <USBD_SetConfig+0x148>)
 800e7f2:	781b      	ldrb	r3, [r3, #0]
 800e7f4:	4619      	mov	r1, r3
 800e7f6:	6878      	ldr	r0, [r7, #4]
 800e7f8:	f7ff f902 	bl	800da00 <USBD_SetClassConfig>
 800e7fc:	4603      	mov	r3, r0
 800e7fe:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800e800:	7bfb      	ldrb	r3, [r7, #15]
 800e802:	2b00      	cmp	r3, #0
 800e804:	d00f      	beq.n	800e826 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800e806:	6839      	ldr	r1, [r7, #0]
 800e808:	6878      	ldr	r0, [r7, #4]
 800e80a:	f000 f903 	bl	800ea14 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e80e:	687b      	ldr	r3, [r7, #4]
 800e810:	685b      	ldr	r3, [r3, #4]
 800e812:	b2db      	uxtb	r3, r3
 800e814:	4619      	mov	r1, r3
 800e816:	6878      	ldr	r0, [r7, #4]
 800e818:	f7ff f90e 	bl	800da38 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800e81c:	687b      	ldr	r3, [r7, #4]
 800e81e:	2202      	movs	r2, #2
 800e820:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800e824:	e014      	b.n	800e850 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800e826:	6878      	ldr	r0, [r7, #4]
 800e828:	f000 f9bf 	bl	800ebaa <USBD_CtlSendStatus>
      break;
 800e82c:	e010      	b.n	800e850 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800e82e:	6878      	ldr	r0, [r7, #4]
 800e830:	f000 f9bb 	bl	800ebaa <USBD_CtlSendStatus>
      break;
 800e834:	e00c      	b.n	800e850 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800e836:	6839      	ldr	r1, [r7, #0]
 800e838:	6878      	ldr	r0, [r7, #4]
 800e83a:	f000 f8eb 	bl	800ea14 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800e83e:	4b07      	ldr	r3, [pc, #28]	; (800e85c <USBD_SetConfig+0x148>)
 800e840:	781b      	ldrb	r3, [r3, #0]
 800e842:	4619      	mov	r1, r3
 800e844:	6878      	ldr	r0, [r7, #4]
 800e846:	f7ff f8f7 	bl	800da38 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800e84a:	2303      	movs	r3, #3
 800e84c:	73fb      	strb	r3, [r7, #15]
      break;
 800e84e:	bf00      	nop
  }

  return ret;
 800e850:	7bfb      	ldrb	r3, [r7, #15]
}
 800e852:	4618      	mov	r0, r3
 800e854:	3710      	adds	r7, #16
 800e856:	46bd      	mov	sp, r7
 800e858:	bd80      	pop	{r7, pc}
 800e85a:	bf00      	nop
 800e85c:	20000240 	.word	0x20000240

0800e860 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e860:	b580      	push	{r7, lr}
 800e862:	b082      	sub	sp, #8
 800e864:	af00      	add	r7, sp, #0
 800e866:	6078      	str	r0, [r7, #4]
 800e868:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800e86a:	683b      	ldr	r3, [r7, #0]
 800e86c:	88db      	ldrh	r3, [r3, #6]
 800e86e:	2b01      	cmp	r3, #1
 800e870:	d004      	beq.n	800e87c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800e872:	6839      	ldr	r1, [r7, #0]
 800e874:	6878      	ldr	r0, [r7, #4]
 800e876:	f000 f8cd 	bl	800ea14 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800e87a:	e023      	b.n	800e8c4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800e87c:	687b      	ldr	r3, [r7, #4]
 800e87e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e882:	b2db      	uxtb	r3, r3
 800e884:	2b02      	cmp	r3, #2
 800e886:	dc02      	bgt.n	800e88e <USBD_GetConfig+0x2e>
 800e888:	2b00      	cmp	r3, #0
 800e88a:	dc03      	bgt.n	800e894 <USBD_GetConfig+0x34>
 800e88c:	e015      	b.n	800e8ba <USBD_GetConfig+0x5a>
 800e88e:	2b03      	cmp	r3, #3
 800e890:	d00b      	beq.n	800e8aa <USBD_GetConfig+0x4a>
 800e892:	e012      	b.n	800e8ba <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800e894:	687b      	ldr	r3, [r7, #4]
 800e896:	2200      	movs	r2, #0
 800e898:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800e89a:	687b      	ldr	r3, [r7, #4]
 800e89c:	3308      	adds	r3, #8
 800e89e:	2201      	movs	r2, #1
 800e8a0:	4619      	mov	r1, r3
 800e8a2:	6878      	ldr	r0, [r7, #4]
 800e8a4:	f000 f927 	bl	800eaf6 <USBD_CtlSendData>
        break;
 800e8a8:	e00c      	b.n	800e8c4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800e8aa:	687b      	ldr	r3, [r7, #4]
 800e8ac:	3304      	adds	r3, #4
 800e8ae:	2201      	movs	r2, #1
 800e8b0:	4619      	mov	r1, r3
 800e8b2:	6878      	ldr	r0, [r7, #4]
 800e8b4:	f000 f91f 	bl	800eaf6 <USBD_CtlSendData>
        break;
 800e8b8:	e004      	b.n	800e8c4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800e8ba:	6839      	ldr	r1, [r7, #0]
 800e8bc:	6878      	ldr	r0, [r7, #4]
 800e8be:	f000 f8a9 	bl	800ea14 <USBD_CtlError>
        break;
 800e8c2:	bf00      	nop
}
 800e8c4:	bf00      	nop
 800e8c6:	3708      	adds	r7, #8
 800e8c8:	46bd      	mov	sp, r7
 800e8ca:	bd80      	pop	{r7, pc}

0800e8cc <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e8cc:	b580      	push	{r7, lr}
 800e8ce:	b082      	sub	sp, #8
 800e8d0:	af00      	add	r7, sp, #0
 800e8d2:	6078      	str	r0, [r7, #4]
 800e8d4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e8d6:	687b      	ldr	r3, [r7, #4]
 800e8d8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e8dc:	b2db      	uxtb	r3, r3
 800e8de:	3b01      	subs	r3, #1
 800e8e0:	2b02      	cmp	r3, #2
 800e8e2:	d81e      	bhi.n	800e922 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800e8e4:	683b      	ldr	r3, [r7, #0]
 800e8e6:	88db      	ldrh	r3, [r3, #6]
 800e8e8:	2b02      	cmp	r3, #2
 800e8ea:	d004      	beq.n	800e8f6 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800e8ec:	6839      	ldr	r1, [r7, #0]
 800e8ee:	6878      	ldr	r0, [r7, #4]
 800e8f0:	f000 f890 	bl	800ea14 <USBD_CtlError>
        break;
 800e8f4:	e01a      	b.n	800e92c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800e8f6:	687b      	ldr	r3, [r7, #4]
 800e8f8:	2201      	movs	r2, #1
 800e8fa:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800e8fc:	687b      	ldr	r3, [r7, #4]
 800e8fe:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800e902:	2b00      	cmp	r3, #0
 800e904:	d005      	beq.n	800e912 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800e906:	687b      	ldr	r3, [r7, #4]
 800e908:	68db      	ldr	r3, [r3, #12]
 800e90a:	f043 0202 	orr.w	r2, r3, #2
 800e90e:	687b      	ldr	r3, [r7, #4]
 800e910:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800e912:	687b      	ldr	r3, [r7, #4]
 800e914:	330c      	adds	r3, #12
 800e916:	2202      	movs	r2, #2
 800e918:	4619      	mov	r1, r3
 800e91a:	6878      	ldr	r0, [r7, #4]
 800e91c:	f000 f8eb 	bl	800eaf6 <USBD_CtlSendData>
      break;
 800e920:	e004      	b.n	800e92c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800e922:	6839      	ldr	r1, [r7, #0]
 800e924:	6878      	ldr	r0, [r7, #4]
 800e926:	f000 f875 	bl	800ea14 <USBD_CtlError>
      break;
 800e92a:	bf00      	nop
  }
}
 800e92c:	bf00      	nop
 800e92e:	3708      	adds	r7, #8
 800e930:	46bd      	mov	sp, r7
 800e932:	bd80      	pop	{r7, pc}

0800e934 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e934:	b580      	push	{r7, lr}
 800e936:	b082      	sub	sp, #8
 800e938:	af00      	add	r7, sp, #0
 800e93a:	6078      	str	r0, [r7, #4]
 800e93c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e93e:	683b      	ldr	r3, [r7, #0]
 800e940:	885b      	ldrh	r3, [r3, #2]
 800e942:	2b01      	cmp	r3, #1
 800e944:	d106      	bne.n	800e954 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800e946:	687b      	ldr	r3, [r7, #4]
 800e948:	2201      	movs	r2, #1
 800e94a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800e94e:	6878      	ldr	r0, [r7, #4]
 800e950:	f000 f92b 	bl	800ebaa <USBD_CtlSendStatus>
  }
}
 800e954:	bf00      	nop
 800e956:	3708      	adds	r7, #8
 800e958:	46bd      	mov	sp, r7
 800e95a:	bd80      	pop	{r7, pc}

0800e95c <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e95c:	b580      	push	{r7, lr}
 800e95e:	b082      	sub	sp, #8
 800e960:	af00      	add	r7, sp, #0
 800e962:	6078      	str	r0, [r7, #4]
 800e964:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e966:	687b      	ldr	r3, [r7, #4]
 800e968:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e96c:	b2db      	uxtb	r3, r3
 800e96e:	3b01      	subs	r3, #1
 800e970:	2b02      	cmp	r3, #2
 800e972:	d80b      	bhi.n	800e98c <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e974:	683b      	ldr	r3, [r7, #0]
 800e976:	885b      	ldrh	r3, [r3, #2]
 800e978:	2b01      	cmp	r3, #1
 800e97a:	d10c      	bne.n	800e996 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800e97c:	687b      	ldr	r3, [r7, #4]
 800e97e:	2200      	movs	r2, #0
 800e980:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800e984:	6878      	ldr	r0, [r7, #4]
 800e986:	f000 f910 	bl	800ebaa <USBD_CtlSendStatus>
      }
      break;
 800e98a:	e004      	b.n	800e996 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800e98c:	6839      	ldr	r1, [r7, #0]
 800e98e:	6878      	ldr	r0, [r7, #4]
 800e990:	f000 f840 	bl	800ea14 <USBD_CtlError>
      break;
 800e994:	e000      	b.n	800e998 <USBD_ClrFeature+0x3c>
      break;
 800e996:	bf00      	nop
  }
}
 800e998:	bf00      	nop
 800e99a:	3708      	adds	r7, #8
 800e99c:	46bd      	mov	sp, r7
 800e99e:	bd80      	pop	{r7, pc}

0800e9a0 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800e9a0:	b580      	push	{r7, lr}
 800e9a2:	b084      	sub	sp, #16
 800e9a4:	af00      	add	r7, sp, #0
 800e9a6:	6078      	str	r0, [r7, #4]
 800e9a8:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800e9aa:	683b      	ldr	r3, [r7, #0]
 800e9ac:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800e9ae:	68fb      	ldr	r3, [r7, #12]
 800e9b0:	781a      	ldrb	r2, [r3, #0]
 800e9b2:	687b      	ldr	r3, [r7, #4]
 800e9b4:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800e9b6:	68fb      	ldr	r3, [r7, #12]
 800e9b8:	3301      	adds	r3, #1
 800e9ba:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800e9bc:	68fb      	ldr	r3, [r7, #12]
 800e9be:	781a      	ldrb	r2, [r3, #0]
 800e9c0:	687b      	ldr	r3, [r7, #4]
 800e9c2:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800e9c4:	68fb      	ldr	r3, [r7, #12]
 800e9c6:	3301      	adds	r3, #1
 800e9c8:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800e9ca:	68f8      	ldr	r0, [r7, #12]
 800e9cc:	f7ff fabb 	bl	800df46 <SWAPBYTE>
 800e9d0:	4603      	mov	r3, r0
 800e9d2:	461a      	mov	r2, r3
 800e9d4:	687b      	ldr	r3, [r7, #4]
 800e9d6:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800e9d8:	68fb      	ldr	r3, [r7, #12]
 800e9da:	3301      	adds	r3, #1
 800e9dc:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800e9de:	68fb      	ldr	r3, [r7, #12]
 800e9e0:	3301      	adds	r3, #1
 800e9e2:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800e9e4:	68f8      	ldr	r0, [r7, #12]
 800e9e6:	f7ff faae 	bl	800df46 <SWAPBYTE>
 800e9ea:	4603      	mov	r3, r0
 800e9ec:	461a      	mov	r2, r3
 800e9ee:	687b      	ldr	r3, [r7, #4]
 800e9f0:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800e9f2:	68fb      	ldr	r3, [r7, #12]
 800e9f4:	3301      	adds	r3, #1
 800e9f6:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800e9f8:	68fb      	ldr	r3, [r7, #12]
 800e9fa:	3301      	adds	r3, #1
 800e9fc:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800e9fe:	68f8      	ldr	r0, [r7, #12]
 800ea00:	f7ff faa1 	bl	800df46 <SWAPBYTE>
 800ea04:	4603      	mov	r3, r0
 800ea06:	461a      	mov	r2, r3
 800ea08:	687b      	ldr	r3, [r7, #4]
 800ea0a:	80da      	strh	r2, [r3, #6]
}
 800ea0c:	bf00      	nop
 800ea0e:	3710      	adds	r7, #16
 800ea10:	46bd      	mov	sp, r7
 800ea12:	bd80      	pop	{r7, pc}

0800ea14 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ea14:	b580      	push	{r7, lr}
 800ea16:	b082      	sub	sp, #8
 800ea18:	af00      	add	r7, sp, #0
 800ea1a:	6078      	str	r0, [r7, #4]
 800ea1c:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800ea1e:	2180      	movs	r1, #128	; 0x80
 800ea20:	6878      	ldr	r0, [r7, #4]
 800ea22:	f003 fa77 	bl	8011f14 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800ea26:	2100      	movs	r1, #0
 800ea28:	6878      	ldr	r0, [r7, #4]
 800ea2a:	f003 fa73 	bl	8011f14 <USBD_LL_StallEP>
}
 800ea2e:	bf00      	nop
 800ea30:	3708      	adds	r7, #8
 800ea32:	46bd      	mov	sp, r7
 800ea34:	bd80      	pop	{r7, pc}

0800ea36 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800ea36:	b580      	push	{r7, lr}
 800ea38:	b086      	sub	sp, #24
 800ea3a:	af00      	add	r7, sp, #0
 800ea3c:	60f8      	str	r0, [r7, #12]
 800ea3e:	60b9      	str	r1, [r7, #8]
 800ea40:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800ea42:	2300      	movs	r3, #0
 800ea44:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800ea46:	68fb      	ldr	r3, [r7, #12]
 800ea48:	2b00      	cmp	r3, #0
 800ea4a:	d036      	beq.n	800eaba <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800ea4c:	68fb      	ldr	r3, [r7, #12]
 800ea4e:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800ea50:	6938      	ldr	r0, [r7, #16]
 800ea52:	f000 f836 	bl	800eac2 <USBD_GetLen>
 800ea56:	4603      	mov	r3, r0
 800ea58:	3301      	adds	r3, #1
 800ea5a:	b29b      	uxth	r3, r3
 800ea5c:	005b      	lsls	r3, r3, #1
 800ea5e:	b29a      	uxth	r2, r3
 800ea60:	687b      	ldr	r3, [r7, #4]
 800ea62:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800ea64:	7dfb      	ldrb	r3, [r7, #23]
 800ea66:	68ba      	ldr	r2, [r7, #8]
 800ea68:	4413      	add	r3, r2
 800ea6a:	687a      	ldr	r2, [r7, #4]
 800ea6c:	7812      	ldrb	r2, [r2, #0]
 800ea6e:	701a      	strb	r2, [r3, #0]
  idx++;
 800ea70:	7dfb      	ldrb	r3, [r7, #23]
 800ea72:	3301      	adds	r3, #1
 800ea74:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800ea76:	7dfb      	ldrb	r3, [r7, #23]
 800ea78:	68ba      	ldr	r2, [r7, #8]
 800ea7a:	4413      	add	r3, r2
 800ea7c:	2203      	movs	r2, #3
 800ea7e:	701a      	strb	r2, [r3, #0]
  idx++;
 800ea80:	7dfb      	ldrb	r3, [r7, #23]
 800ea82:	3301      	adds	r3, #1
 800ea84:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800ea86:	e013      	b.n	800eab0 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800ea88:	7dfb      	ldrb	r3, [r7, #23]
 800ea8a:	68ba      	ldr	r2, [r7, #8]
 800ea8c:	4413      	add	r3, r2
 800ea8e:	693a      	ldr	r2, [r7, #16]
 800ea90:	7812      	ldrb	r2, [r2, #0]
 800ea92:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800ea94:	693b      	ldr	r3, [r7, #16]
 800ea96:	3301      	adds	r3, #1
 800ea98:	613b      	str	r3, [r7, #16]
    idx++;
 800ea9a:	7dfb      	ldrb	r3, [r7, #23]
 800ea9c:	3301      	adds	r3, #1
 800ea9e:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800eaa0:	7dfb      	ldrb	r3, [r7, #23]
 800eaa2:	68ba      	ldr	r2, [r7, #8]
 800eaa4:	4413      	add	r3, r2
 800eaa6:	2200      	movs	r2, #0
 800eaa8:	701a      	strb	r2, [r3, #0]
    idx++;
 800eaaa:	7dfb      	ldrb	r3, [r7, #23]
 800eaac:	3301      	adds	r3, #1
 800eaae:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800eab0:	693b      	ldr	r3, [r7, #16]
 800eab2:	781b      	ldrb	r3, [r3, #0]
 800eab4:	2b00      	cmp	r3, #0
 800eab6:	d1e7      	bne.n	800ea88 <USBD_GetString+0x52>
 800eab8:	e000      	b.n	800eabc <USBD_GetString+0x86>
    return;
 800eaba:	bf00      	nop
  }
}
 800eabc:	3718      	adds	r7, #24
 800eabe:	46bd      	mov	sp, r7
 800eac0:	bd80      	pop	{r7, pc}

0800eac2 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800eac2:	b480      	push	{r7}
 800eac4:	b085      	sub	sp, #20
 800eac6:	af00      	add	r7, sp, #0
 800eac8:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800eaca:	2300      	movs	r3, #0
 800eacc:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800eace:	687b      	ldr	r3, [r7, #4]
 800ead0:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800ead2:	e005      	b.n	800eae0 <USBD_GetLen+0x1e>
  {
    len++;
 800ead4:	7bfb      	ldrb	r3, [r7, #15]
 800ead6:	3301      	adds	r3, #1
 800ead8:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800eada:	68bb      	ldr	r3, [r7, #8]
 800eadc:	3301      	adds	r3, #1
 800eade:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800eae0:	68bb      	ldr	r3, [r7, #8]
 800eae2:	781b      	ldrb	r3, [r3, #0]
 800eae4:	2b00      	cmp	r3, #0
 800eae6:	d1f5      	bne.n	800ead4 <USBD_GetLen+0x12>
  }

  return len;
 800eae8:	7bfb      	ldrb	r3, [r7, #15]
}
 800eaea:	4618      	mov	r0, r3
 800eaec:	3714      	adds	r7, #20
 800eaee:	46bd      	mov	sp, r7
 800eaf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaf4:	4770      	bx	lr

0800eaf6 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800eaf6:	b580      	push	{r7, lr}
 800eaf8:	b084      	sub	sp, #16
 800eafa:	af00      	add	r7, sp, #0
 800eafc:	60f8      	str	r0, [r7, #12]
 800eafe:	60b9      	str	r1, [r7, #8]
 800eb00:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800eb02:	68fb      	ldr	r3, [r7, #12]
 800eb04:	2202      	movs	r2, #2
 800eb06:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800eb0a:	68fb      	ldr	r3, [r7, #12]
 800eb0c:	687a      	ldr	r2, [r7, #4]
 800eb0e:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800eb10:	68fb      	ldr	r3, [r7, #12]
 800eb12:	687a      	ldr	r2, [r7, #4]
 800eb14:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800eb16:	687b      	ldr	r3, [r7, #4]
 800eb18:	68ba      	ldr	r2, [r7, #8]
 800eb1a:	2100      	movs	r1, #0
 800eb1c:	68f8      	ldr	r0, [r7, #12]
 800eb1e:	f003 fa82 	bl	8012026 <USBD_LL_Transmit>

  return USBD_OK;
 800eb22:	2300      	movs	r3, #0
}
 800eb24:	4618      	mov	r0, r3
 800eb26:	3710      	adds	r7, #16
 800eb28:	46bd      	mov	sp, r7
 800eb2a:	bd80      	pop	{r7, pc}

0800eb2c <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800eb2c:	b580      	push	{r7, lr}
 800eb2e:	b084      	sub	sp, #16
 800eb30:	af00      	add	r7, sp, #0
 800eb32:	60f8      	str	r0, [r7, #12]
 800eb34:	60b9      	str	r1, [r7, #8]
 800eb36:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800eb38:	687b      	ldr	r3, [r7, #4]
 800eb3a:	68ba      	ldr	r2, [r7, #8]
 800eb3c:	2100      	movs	r1, #0
 800eb3e:	68f8      	ldr	r0, [r7, #12]
 800eb40:	f003 fa71 	bl	8012026 <USBD_LL_Transmit>

  return USBD_OK;
 800eb44:	2300      	movs	r3, #0
}
 800eb46:	4618      	mov	r0, r3
 800eb48:	3710      	adds	r7, #16
 800eb4a:	46bd      	mov	sp, r7
 800eb4c:	bd80      	pop	{r7, pc}

0800eb4e <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800eb4e:	b580      	push	{r7, lr}
 800eb50:	b084      	sub	sp, #16
 800eb52:	af00      	add	r7, sp, #0
 800eb54:	60f8      	str	r0, [r7, #12]
 800eb56:	60b9      	str	r1, [r7, #8]
 800eb58:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800eb5a:	68fb      	ldr	r3, [r7, #12]
 800eb5c:	2203      	movs	r2, #3
 800eb5e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800eb62:	68fb      	ldr	r3, [r7, #12]
 800eb64:	687a      	ldr	r2, [r7, #4]
 800eb66:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800eb6a:	68fb      	ldr	r3, [r7, #12]
 800eb6c:	687a      	ldr	r2, [r7, #4]
 800eb6e:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800eb72:	687b      	ldr	r3, [r7, #4]
 800eb74:	68ba      	ldr	r2, [r7, #8]
 800eb76:	2100      	movs	r1, #0
 800eb78:	68f8      	ldr	r0, [r7, #12]
 800eb7a:	f003 fa75 	bl	8012068 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800eb7e:	2300      	movs	r3, #0
}
 800eb80:	4618      	mov	r0, r3
 800eb82:	3710      	adds	r7, #16
 800eb84:	46bd      	mov	sp, r7
 800eb86:	bd80      	pop	{r7, pc}

0800eb88 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800eb88:	b580      	push	{r7, lr}
 800eb8a:	b084      	sub	sp, #16
 800eb8c:	af00      	add	r7, sp, #0
 800eb8e:	60f8      	str	r0, [r7, #12]
 800eb90:	60b9      	str	r1, [r7, #8]
 800eb92:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800eb94:	687b      	ldr	r3, [r7, #4]
 800eb96:	68ba      	ldr	r2, [r7, #8]
 800eb98:	2100      	movs	r1, #0
 800eb9a:	68f8      	ldr	r0, [r7, #12]
 800eb9c:	f003 fa64 	bl	8012068 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800eba0:	2300      	movs	r3, #0
}
 800eba2:	4618      	mov	r0, r3
 800eba4:	3710      	adds	r7, #16
 800eba6:	46bd      	mov	sp, r7
 800eba8:	bd80      	pop	{r7, pc}

0800ebaa <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800ebaa:	b580      	push	{r7, lr}
 800ebac:	b082      	sub	sp, #8
 800ebae:	af00      	add	r7, sp, #0
 800ebb0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800ebb2:	687b      	ldr	r3, [r7, #4]
 800ebb4:	2204      	movs	r2, #4
 800ebb6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800ebba:	2300      	movs	r3, #0
 800ebbc:	2200      	movs	r2, #0
 800ebbe:	2100      	movs	r1, #0
 800ebc0:	6878      	ldr	r0, [r7, #4]
 800ebc2:	f003 fa30 	bl	8012026 <USBD_LL_Transmit>

  return USBD_OK;
 800ebc6:	2300      	movs	r3, #0
}
 800ebc8:	4618      	mov	r0, r3
 800ebca:	3708      	adds	r7, #8
 800ebcc:	46bd      	mov	sp, r7
 800ebce:	bd80      	pop	{r7, pc}

0800ebd0 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800ebd0:	b580      	push	{r7, lr}
 800ebd2:	b082      	sub	sp, #8
 800ebd4:	af00      	add	r7, sp, #0
 800ebd6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800ebd8:	687b      	ldr	r3, [r7, #4]
 800ebda:	2205      	movs	r2, #5
 800ebdc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ebe0:	2300      	movs	r3, #0
 800ebe2:	2200      	movs	r2, #0
 800ebe4:	2100      	movs	r1, #0
 800ebe6:	6878      	ldr	r0, [r7, #4]
 800ebe8:	f003 fa3e 	bl	8012068 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ebec:	2300      	movs	r3, #0
}
 800ebee:	4618      	mov	r0, r3
 800ebf0:	3708      	adds	r7, #8
 800ebf2:	46bd      	mov	sp, r7
 800ebf4:	bd80      	pop	{r7, pc}
	...

0800ebf8 <__NVIC_SetPriority>:
{
 800ebf8:	b480      	push	{r7}
 800ebfa:	b083      	sub	sp, #12
 800ebfc:	af00      	add	r7, sp, #0
 800ebfe:	4603      	mov	r3, r0
 800ec00:	6039      	str	r1, [r7, #0]
 800ec02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800ec04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ec08:	2b00      	cmp	r3, #0
 800ec0a:	db0a      	blt.n	800ec22 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ec0c:	683b      	ldr	r3, [r7, #0]
 800ec0e:	b2da      	uxtb	r2, r3
 800ec10:	490c      	ldr	r1, [pc, #48]	; (800ec44 <__NVIC_SetPriority+0x4c>)
 800ec12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ec16:	0112      	lsls	r2, r2, #4
 800ec18:	b2d2      	uxtb	r2, r2
 800ec1a:	440b      	add	r3, r1
 800ec1c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800ec20:	e00a      	b.n	800ec38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ec22:	683b      	ldr	r3, [r7, #0]
 800ec24:	b2da      	uxtb	r2, r3
 800ec26:	4908      	ldr	r1, [pc, #32]	; (800ec48 <__NVIC_SetPriority+0x50>)
 800ec28:	79fb      	ldrb	r3, [r7, #7]
 800ec2a:	f003 030f 	and.w	r3, r3, #15
 800ec2e:	3b04      	subs	r3, #4
 800ec30:	0112      	lsls	r2, r2, #4
 800ec32:	b2d2      	uxtb	r2, r2
 800ec34:	440b      	add	r3, r1
 800ec36:	761a      	strb	r2, [r3, #24]
}
 800ec38:	bf00      	nop
 800ec3a:	370c      	adds	r7, #12
 800ec3c:	46bd      	mov	sp, r7
 800ec3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec42:	4770      	bx	lr
 800ec44:	e000e100 	.word	0xe000e100
 800ec48:	e000ed00 	.word	0xe000ed00

0800ec4c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800ec4c:	b580      	push	{r7, lr}
 800ec4e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800ec50:	4b05      	ldr	r3, [pc, #20]	; (800ec68 <SysTick_Handler+0x1c>)
 800ec52:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800ec54:	f001 fcfe 	bl	8010654 <xTaskGetSchedulerState>
 800ec58:	4603      	mov	r3, r0
 800ec5a:	2b01      	cmp	r3, #1
 800ec5c:	d001      	beq.n	800ec62 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800ec5e:	f002 fae3 	bl	8011228 <xPortSysTickHandler>
  }
}
 800ec62:	bf00      	nop
 800ec64:	bd80      	pop	{r7, pc}
 800ec66:	bf00      	nop
 800ec68:	e000e010 	.word	0xe000e010

0800ec6c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800ec6c:	b580      	push	{r7, lr}
 800ec6e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800ec70:	2100      	movs	r1, #0
 800ec72:	f06f 0004 	mvn.w	r0, #4
 800ec76:	f7ff ffbf 	bl	800ebf8 <__NVIC_SetPriority>
#endif
}
 800ec7a:	bf00      	nop
 800ec7c:	bd80      	pop	{r7, pc}
	...

0800ec80 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800ec80:	b480      	push	{r7}
 800ec82:	b083      	sub	sp, #12
 800ec84:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ec86:	f3ef 8305 	mrs	r3, IPSR
 800ec8a:	603b      	str	r3, [r7, #0]
  return(result);
 800ec8c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ec8e:	2b00      	cmp	r3, #0
 800ec90:	d003      	beq.n	800ec9a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800ec92:	f06f 0305 	mvn.w	r3, #5
 800ec96:	607b      	str	r3, [r7, #4]
 800ec98:	e00c      	b.n	800ecb4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800ec9a:	4b0a      	ldr	r3, [pc, #40]	; (800ecc4 <osKernelInitialize+0x44>)
 800ec9c:	681b      	ldr	r3, [r3, #0]
 800ec9e:	2b00      	cmp	r3, #0
 800eca0:	d105      	bne.n	800ecae <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800eca2:	4b08      	ldr	r3, [pc, #32]	; (800ecc4 <osKernelInitialize+0x44>)
 800eca4:	2201      	movs	r2, #1
 800eca6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800eca8:	2300      	movs	r3, #0
 800ecaa:	607b      	str	r3, [r7, #4]
 800ecac:	e002      	b.n	800ecb4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800ecae:	f04f 33ff 	mov.w	r3, #4294967295
 800ecb2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800ecb4:	687b      	ldr	r3, [r7, #4]
}
 800ecb6:	4618      	mov	r0, r3
 800ecb8:	370c      	adds	r7, #12
 800ecba:	46bd      	mov	sp, r7
 800ecbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecc0:	4770      	bx	lr
 800ecc2:	bf00      	nop
 800ecc4:	20000244 	.word	0x20000244

0800ecc8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800ecc8:	b580      	push	{r7, lr}
 800ecca:	b082      	sub	sp, #8
 800eccc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ecce:	f3ef 8305 	mrs	r3, IPSR
 800ecd2:	603b      	str	r3, [r7, #0]
  return(result);
 800ecd4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ecd6:	2b00      	cmp	r3, #0
 800ecd8:	d003      	beq.n	800ece2 <osKernelStart+0x1a>
    stat = osErrorISR;
 800ecda:	f06f 0305 	mvn.w	r3, #5
 800ecde:	607b      	str	r3, [r7, #4]
 800ece0:	e010      	b.n	800ed04 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800ece2:	4b0b      	ldr	r3, [pc, #44]	; (800ed10 <osKernelStart+0x48>)
 800ece4:	681b      	ldr	r3, [r3, #0]
 800ece6:	2b01      	cmp	r3, #1
 800ece8:	d109      	bne.n	800ecfe <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800ecea:	f7ff ffbf 	bl	800ec6c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800ecee:	4b08      	ldr	r3, [pc, #32]	; (800ed10 <osKernelStart+0x48>)
 800ecf0:	2202      	movs	r2, #2
 800ecf2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800ecf4:	f001 f866 	bl	800fdc4 <vTaskStartScheduler>
      stat = osOK;
 800ecf8:	2300      	movs	r3, #0
 800ecfa:	607b      	str	r3, [r7, #4]
 800ecfc:	e002      	b.n	800ed04 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800ecfe:	f04f 33ff 	mov.w	r3, #4294967295
 800ed02:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800ed04:	687b      	ldr	r3, [r7, #4]
}
 800ed06:	4618      	mov	r0, r3
 800ed08:	3708      	adds	r7, #8
 800ed0a:	46bd      	mov	sp, r7
 800ed0c:	bd80      	pop	{r7, pc}
 800ed0e:	bf00      	nop
 800ed10:	20000244 	.word	0x20000244

0800ed14 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800ed14:	b580      	push	{r7, lr}
 800ed16:	b08e      	sub	sp, #56	; 0x38
 800ed18:	af04      	add	r7, sp, #16
 800ed1a:	60f8      	str	r0, [r7, #12]
 800ed1c:	60b9      	str	r1, [r7, #8]
 800ed1e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800ed20:	2300      	movs	r3, #0
 800ed22:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ed24:	f3ef 8305 	mrs	r3, IPSR
 800ed28:	617b      	str	r3, [r7, #20]
  return(result);
 800ed2a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800ed2c:	2b00      	cmp	r3, #0
 800ed2e:	d17e      	bne.n	800ee2e <osThreadNew+0x11a>
 800ed30:	68fb      	ldr	r3, [r7, #12]
 800ed32:	2b00      	cmp	r3, #0
 800ed34:	d07b      	beq.n	800ee2e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800ed36:	2380      	movs	r3, #128	; 0x80
 800ed38:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800ed3a:	2318      	movs	r3, #24
 800ed3c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800ed3e:	2300      	movs	r3, #0
 800ed40:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800ed42:	f04f 33ff 	mov.w	r3, #4294967295
 800ed46:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800ed48:	687b      	ldr	r3, [r7, #4]
 800ed4a:	2b00      	cmp	r3, #0
 800ed4c:	d045      	beq.n	800edda <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800ed4e:	687b      	ldr	r3, [r7, #4]
 800ed50:	681b      	ldr	r3, [r3, #0]
 800ed52:	2b00      	cmp	r3, #0
 800ed54:	d002      	beq.n	800ed5c <osThreadNew+0x48>
        name = attr->name;
 800ed56:	687b      	ldr	r3, [r7, #4]
 800ed58:	681b      	ldr	r3, [r3, #0]
 800ed5a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800ed5c:	687b      	ldr	r3, [r7, #4]
 800ed5e:	699b      	ldr	r3, [r3, #24]
 800ed60:	2b00      	cmp	r3, #0
 800ed62:	d002      	beq.n	800ed6a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800ed64:	687b      	ldr	r3, [r7, #4]
 800ed66:	699b      	ldr	r3, [r3, #24]
 800ed68:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800ed6a:	69fb      	ldr	r3, [r7, #28]
 800ed6c:	2b00      	cmp	r3, #0
 800ed6e:	d008      	beq.n	800ed82 <osThreadNew+0x6e>
 800ed70:	69fb      	ldr	r3, [r7, #28]
 800ed72:	2b38      	cmp	r3, #56	; 0x38
 800ed74:	d805      	bhi.n	800ed82 <osThreadNew+0x6e>
 800ed76:	687b      	ldr	r3, [r7, #4]
 800ed78:	685b      	ldr	r3, [r3, #4]
 800ed7a:	f003 0301 	and.w	r3, r3, #1
 800ed7e:	2b00      	cmp	r3, #0
 800ed80:	d001      	beq.n	800ed86 <osThreadNew+0x72>
        return (NULL);
 800ed82:	2300      	movs	r3, #0
 800ed84:	e054      	b.n	800ee30 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800ed86:	687b      	ldr	r3, [r7, #4]
 800ed88:	695b      	ldr	r3, [r3, #20]
 800ed8a:	2b00      	cmp	r3, #0
 800ed8c:	d003      	beq.n	800ed96 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800ed8e:	687b      	ldr	r3, [r7, #4]
 800ed90:	695b      	ldr	r3, [r3, #20]
 800ed92:	089b      	lsrs	r3, r3, #2
 800ed94:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800ed96:	687b      	ldr	r3, [r7, #4]
 800ed98:	689b      	ldr	r3, [r3, #8]
 800ed9a:	2b00      	cmp	r3, #0
 800ed9c:	d00e      	beq.n	800edbc <osThreadNew+0xa8>
 800ed9e:	687b      	ldr	r3, [r7, #4]
 800eda0:	68db      	ldr	r3, [r3, #12]
 800eda2:	2b5b      	cmp	r3, #91	; 0x5b
 800eda4:	d90a      	bls.n	800edbc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800eda6:	687b      	ldr	r3, [r7, #4]
 800eda8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800edaa:	2b00      	cmp	r3, #0
 800edac:	d006      	beq.n	800edbc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800edae:	687b      	ldr	r3, [r7, #4]
 800edb0:	695b      	ldr	r3, [r3, #20]
 800edb2:	2b00      	cmp	r3, #0
 800edb4:	d002      	beq.n	800edbc <osThreadNew+0xa8>
        mem = 1;
 800edb6:	2301      	movs	r3, #1
 800edb8:	61bb      	str	r3, [r7, #24]
 800edba:	e010      	b.n	800edde <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800edbc:	687b      	ldr	r3, [r7, #4]
 800edbe:	689b      	ldr	r3, [r3, #8]
 800edc0:	2b00      	cmp	r3, #0
 800edc2:	d10c      	bne.n	800edde <osThreadNew+0xca>
 800edc4:	687b      	ldr	r3, [r7, #4]
 800edc6:	68db      	ldr	r3, [r3, #12]
 800edc8:	2b00      	cmp	r3, #0
 800edca:	d108      	bne.n	800edde <osThreadNew+0xca>
 800edcc:	687b      	ldr	r3, [r7, #4]
 800edce:	691b      	ldr	r3, [r3, #16]
 800edd0:	2b00      	cmp	r3, #0
 800edd2:	d104      	bne.n	800edde <osThreadNew+0xca>
          mem = 0;
 800edd4:	2300      	movs	r3, #0
 800edd6:	61bb      	str	r3, [r7, #24]
 800edd8:	e001      	b.n	800edde <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800edda:	2300      	movs	r3, #0
 800eddc:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800edde:	69bb      	ldr	r3, [r7, #24]
 800ede0:	2b01      	cmp	r3, #1
 800ede2:	d110      	bne.n	800ee06 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800ede4:	687b      	ldr	r3, [r7, #4]
 800ede6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800ede8:	687a      	ldr	r2, [r7, #4]
 800edea:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800edec:	9202      	str	r2, [sp, #8]
 800edee:	9301      	str	r3, [sp, #4]
 800edf0:	69fb      	ldr	r3, [r7, #28]
 800edf2:	9300      	str	r3, [sp, #0]
 800edf4:	68bb      	ldr	r3, [r7, #8]
 800edf6:	6a3a      	ldr	r2, [r7, #32]
 800edf8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800edfa:	68f8      	ldr	r0, [r7, #12]
 800edfc:	f000 fe0c 	bl	800fa18 <xTaskCreateStatic>
 800ee00:	4603      	mov	r3, r0
 800ee02:	613b      	str	r3, [r7, #16]
 800ee04:	e013      	b.n	800ee2e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800ee06:	69bb      	ldr	r3, [r7, #24]
 800ee08:	2b00      	cmp	r3, #0
 800ee0a:	d110      	bne.n	800ee2e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800ee0c:	6a3b      	ldr	r3, [r7, #32]
 800ee0e:	b29a      	uxth	r2, r3
 800ee10:	f107 0310 	add.w	r3, r7, #16
 800ee14:	9301      	str	r3, [sp, #4]
 800ee16:	69fb      	ldr	r3, [r7, #28]
 800ee18:	9300      	str	r3, [sp, #0]
 800ee1a:	68bb      	ldr	r3, [r7, #8]
 800ee1c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ee1e:	68f8      	ldr	r0, [r7, #12]
 800ee20:	f000 fe57 	bl	800fad2 <xTaskCreate>
 800ee24:	4603      	mov	r3, r0
 800ee26:	2b01      	cmp	r3, #1
 800ee28:	d001      	beq.n	800ee2e <osThreadNew+0x11a>
            hTask = NULL;
 800ee2a:	2300      	movs	r3, #0
 800ee2c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800ee2e:	693b      	ldr	r3, [r7, #16]
}
 800ee30:	4618      	mov	r0, r3
 800ee32:	3728      	adds	r7, #40	; 0x28
 800ee34:	46bd      	mov	sp, r7
 800ee36:	bd80      	pop	{r7, pc}

0800ee38 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800ee38:	b580      	push	{r7, lr}
 800ee3a:	b084      	sub	sp, #16
 800ee3c:	af00      	add	r7, sp, #0
 800ee3e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ee40:	f3ef 8305 	mrs	r3, IPSR
 800ee44:	60bb      	str	r3, [r7, #8]
  return(result);
 800ee46:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ee48:	2b00      	cmp	r3, #0
 800ee4a:	d003      	beq.n	800ee54 <osDelay+0x1c>
    stat = osErrorISR;
 800ee4c:	f06f 0305 	mvn.w	r3, #5
 800ee50:	60fb      	str	r3, [r7, #12]
 800ee52:	e007      	b.n	800ee64 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800ee54:	2300      	movs	r3, #0
 800ee56:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800ee58:	687b      	ldr	r3, [r7, #4]
 800ee5a:	2b00      	cmp	r3, #0
 800ee5c:	d002      	beq.n	800ee64 <osDelay+0x2c>
      vTaskDelay(ticks);
 800ee5e:	6878      	ldr	r0, [r7, #4]
 800ee60:	f000 ff7c 	bl	800fd5c <vTaskDelay>
    }
  }

  return (stat);
 800ee64:	68fb      	ldr	r3, [r7, #12]
}
 800ee66:	4618      	mov	r0, r3
 800ee68:	3710      	adds	r7, #16
 800ee6a:	46bd      	mov	sp, r7
 800ee6c:	bd80      	pop	{r7, pc}
	...

0800ee70 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800ee70:	b480      	push	{r7}
 800ee72:	b085      	sub	sp, #20
 800ee74:	af00      	add	r7, sp, #0
 800ee76:	60f8      	str	r0, [r7, #12]
 800ee78:	60b9      	str	r1, [r7, #8]
 800ee7a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800ee7c:	68fb      	ldr	r3, [r7, #12]
 800ee7e:	4a07      	ldr	r2, [pc, #28]	; (800ee9c <vApplicationGetIdleTaskMemory+0x2c>)
 800ee80:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800ee82:	68bb      	ldr	r3, [r7, #8]
 800ee84:	4a06      	ldr	r2, [pc, #24]	; (800eea0 <vApplicationGetIdleTaskMemory+0x30>)
 800ee86:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800ee88:	687b      	ldr	r3, [r7, #4]
 800ee8a:	2280      	movs	r2, #128	; 0x80
 800ee8c:	601a      	str	r2, [r3, #0]
}
 800ee8e:	bf00      	nop
 800ee90:	3714      	adds	r7, #20
 800ee92:	46bd      	mov	sp, r7
 800ee94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee98:	4770      	bx	lr
 800ee9a:	bf00      	nop
 800ee9c:	20000248 	.word	0x20000248
 800eea0:	200002a4 	.word	0x200002a4

0800eea4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800eea4:	b480      	push	{r7}
 800eea6:	b085      	sub	sp, #20
 800eea8:	af00      	add	r7, sp, #0
 800eeaa:	60f8      	str	r0, [r7, #12]
 800eeac:	60b9      	str	r1, [r7, #8]
 800eeae:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800eeb0:	68fb      	ldr	r3, [r7, #12]
 800eeb2:	4a07      	ldr	r2, [pc, #28]	; (800eed0 <vApplicationGetTimerTaskMemory+0x2c>)
 800eeb4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800eeb6:	68bb      	ldr	r3, [r7, #8]
 800eeb8:	4a06      	ldr	r2, [pc, #24]	; (800eed4 <vApplicationGetTimerTaskMemory+0x30>)
 800eeba:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800eebc:	687b      	ldr	r3, [r7, #4]
 800eebe:	f44f 7280 	mov.w	r2, #256	; 0x100
 800eec2:	601a      	str	r2, [r3, #0]
}
 800eec4:	bf00      	nop
 800eec6:	3714      	adds	r7, #20
 800eec8:	46bd      	mov	sp, r7
 800eeca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eece:	4770      	bx	lr
 800eed0:	200004a4 	.word	0x200004a4
 800eed4:	20000500 	.word	0x20000500

0800eed8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800eed8:	b480      	push	{r7}
 800eeda:	b083      	sub	sp, #12
 800eedc:	af00      	add	r7, sp, #0
 800eede:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800eee0:	687b      	ldr	r3, [r7, #4]
 800eee2:	f103 0208 	add.w	r2, r3, #8
 800eee6:	687b      	ldr	r3, [r7, #4]
 800eee8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800eeea:	687b      	ldr	r3, [r7, #4]
 800eeec:	f04f 32ff 	mov.w	r2, #4294967295
 800eef0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800eef2:	687b      	ldr	r3, [r7, #4]
 800eef4:	f103 0208 	add.w	r2, r3, #8
 800eef8:	687b      	ldr	r3, [r7, #4]
 800eefa:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800eefc:	687b      	ldr	r3, [r7, #4]
 800eefe:	f103 0208 	add.w	r2, r3, #8
 800ef02:	687b      	ldr	r3, [r7, #4]
 800ef04:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800ef06:	687b      	ldr	r3, [r7, #4]
 800ef08:	2200      	movs	r2, #0
 800ef0a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800ef0c:	bf00      	nop
 800ef0e:	370c      	adds	r7, #12
 800ef10:	46bd      	mov	sp, r7
 800ef12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef16:	4770      	bx	lr

0800ef18 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800ef18:	b480      	push	{r7}
 800ef1a:	b083      	sub	sp, #12
 800ef1c:	af00      	add	r7, sp, #0
 800ef1e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800ef20:	687b      	ldr	r3, [r7, #4]
 800ef22:	2200      	movs	r2, #0
 800ef24:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800ef26:	bf00      	nop
 800ef28:	370c      	adds	r7, #12
 800ef2a:	46bd      	mov	sp, r7
 800ef2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef30:	4770      	bx	lr

0800ef32 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ef32:	b480      	push	{r7}
 800ef34:	b085      	sub	sp, #20
 800ef36:	af00      	add	r7, sp, #0
 800ef38:	6078      	str	r0, [r7, #4]
 800ef3a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800ef3c:	687b      	ldr	r3, [r7, #4]
 800ef3e:	685b      	ldr	r3, [r3, #4]
 800ef40:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800ef42:	683b      	ldr	r3, [r7, #0]
 800ef44:	68fa      	ldr	r2, [r7, #12]
 800ef46:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800ef48:	68fb      	ldr	r3, [r7, #12]
 800ef4a:	689a      	ldr	r2, [r3, #8]
 800ef4c:	683b      	ldr	r3, [r7, #0]
 800ef4e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800ef50:	68fb      	ldr	r3, [r7, #12]
 800ef52:	689b      	ldr	r3, [r3, #8]
 800ef54:	683a      	ldr	r2, [r7, #0]
 800ef56:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800ef58:	68fb      	ldr	r3, [r7, #12]
 800ef5a:	683a      	ldr	r2, [r7, #0]
 800ef5c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800ef5e:	683b      	ldr	r3, [r7, #0]
 800ef60:	687a      	ldr	r2, [r7, #4]
 800ef62:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ef64:	687b      	ldr	r3, [r7, #4]
 800ef66:	681b      	ldr	r3, [r3, #0]
 800ef68:	1c5a      	adds	r2, r3, #1
 800ef6a:	687b      	ldr	r3, [r7, #4]
 800ef6c:	601a      	str	r2, [r3, #0]
}
 800ef6e:	bf00      	nop
 800ef70:	3714      	adds	r7, #20
 800ef72:	46bd      	mov	sp, r7
 800ef74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef78:	4770      	bx	lr

0800ef7a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ef7a:	b480      	push	{r7}
 800ef7c:	b085      	sub	sp, #20
 800ef7e:	af00      	add	r7, sp, #0
 800ef80:	6078      	str	r0, [r7, #4]
 800ef82:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800ef84:	683b      	ldr	r3, [r7, #0]
 800ef86:	681b      	ldr	r3, [r3, #0]
 800ef88:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800ef8a:	68bb      	ldr	r3, [r7, #8]
 800ef8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ef90:	d103      	bne.n	800ef9a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800ef92:	687b      	ldr	r3, [r7, #4]
 800ef94:	691b      	ldr	r3, [r3, #16]
 800ef96:	60fb      	str	r3, [r7, #12]
 800ef98:	e00c      	b.n	800efb4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800ef9a:	687b      	ldr	r3, [r7, #4]
 800ef9c:	3308      	adds	r3, #8
 800ef9e:	60fb      	str	r3, [r7, #12]
 800efa0:	e002      	b.n	800efa8 <vListInsert+0x2e>
 800efa2:	68fb      	ldr	r3, [r7, #12]
 800efa4:	685b      	ldr	r3, [r3, #4]
 800efa6:	60fb      	str	r3, [r7, #12]
 800efa8:	68fb      	ldr	r3, [r7, #12]
 800efaa:	685b      	ldr	r3, [r3, #4]
 800efac:	681b      	ldr	r3, [r3, #0]
 800efae:	68ba      	ldr	r2, [r7, #8]
 800efb0:	429a      	cmp	r2, r3
 800efb2:	d2f6      	bcs.n	800efa2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800efb4:	68fb      	ldr	r3, [r7, #12]
 800efb6:	685a      	ldr	r2, [r3, #4]
 800efb8:	683b      	ldr	r3, [r7, #0]
 800efba:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800efbc:	683b      	ldr	r3, [r7, #0]
 800efbe:	685b      	ldr	r3, [r3, #4]
 800efc0:	683a      	ldr	r2, [r7, #0]
 800efc2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800efc4:	683b      	ldr	r3, [r7, #0]
 800efc6:	68fa      	ldr	r2, [r7, #12]
 800efc8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800efca:	68fb      	ldr	r3, [r7, #12]
 800efcc:	683a      	ldr	r2, [r7, #0]
 800efce:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800efd0:	683b      	ldr	r3, [r7, #0]
 800efd2:	687a      	ldr	r2, [r7, #4]
 800efd4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800efd6:	687b      	ldr	r3, [r7, #4]
 800efd8:	681b      	ldr	r3, [r3, #0]
 800efda:	1c5a      	adds	r2, r3, #1
 800efdc:	687b      	ldr	r3, [r7, #4]
 800efde:	601a      	str	r2, [r3, #0]
}
 800efe0:	bf00      	nop
 800efe2:	3714      	adds	r7, #20
 800efe4:	46bd      	mov	sp, r7
 800efe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efea:	4770      	bx	lr

0800efec <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800efec:	b480      	push	{r7}
 800efee:	b085      	sub	sp, #20
 800eff0:	af00      	add	r7, sp, #0
 800eff2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800eff4:	687b      	ldr	r3, [r7, #4]
 800eff6:	691b      	ldr	r3, [r3, #16]
 800eff8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800effa:	687b      	ldr	r3, [r7, #4]
 800effc:	685b      	ldr	r3, [r3, #4]
 800effe:	687a      	ldr	r2, [r7, #4]
 800f000:	6892      	ldr	r2, [r2, #8]
 800f002:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800f004:	687b      	ldr	r3, [r7, #4]
 800f006:	689b      	ldr	r3, [r3, #8]
 800f008:	687a      	ldr	r2, [r7, #4]
 800f00a:	6852      	ldr	r2, [r2, #4]
 800f00c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800f00e:	68fb      	ldr	r3, [r7, #12]
 800f010:	685b      	ldr	r3, [r3, #4]
 800f012:	687a      	ldr	r2, [r7, #4]
 800f014:	429a      	cmp	r2, r3
 800f016:	d103      	bne.n	800f020 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800f018:	687b      	ldr	r3, [r7, #4]
 800f01a:	689a      	ldr	r2, [r3, #8]
 800f01c:	68fb      	ldr	r3, [r7, #12]
 800f01e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800f020:	687b      	ldr	r3, [r7, #4]
 800f022:	2200      	movs	r2, #0
 800f024:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800f026:	68fb      	ldr	r3, [r7, #12]
 800f028:	681b      	ldr	r3, [r3, #0]
 800f02a:	1e5a      	subs	r2, r3, #1
 800f02c:	68fb      	ldr	r3, [r7, #12]
 800f02e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800f030:	68fb      	ldr	r3, [r7, #12]
 800f032:	681b      	ldr	r3, [r3, #0]
}
 800f034:	4618      	mov	r0, r3
 800f036:	3714      	adds	r7, #20
 800f038:	46bd      	mov	sp, r7
 800f03a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f03e:	4770      	bx	lr

0800f040 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800f040:	b580      	push	{r7, lr}
 800f042:	b084      	sub	sp, #16
 800f044:	af00      	add	r7, sp, #0
 800f046:	6078      	str	r0, [r7, #4]
 800f048:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800f04a:	687b      	ldr	r3, [r7, #4]
 800f04c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800f04e:	68fb      	ldr	r3, [r7, #12]
 800f050:	2b00      	cmp	r3, #0
 800f052:	d10a      	bne.n	800f06a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800f054:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f058:	f383 8811 	msr	BASEPRI, r3
 800f05c:	f3bf 8f6f 	isb	sy
 800f060:	f3bf 8f4f 	dsb	sy
 800f064:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800f066:	bf00      	nop
 800f068:	e7fe      	b.n	800f068 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800f06a:	f002 f84b 	bl	8011104 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f06e:	68fb      	ldr	r3, [r7, #12]
 800f070:	681a      	ldr	r2, [r3, #0]
 800f072:	68fb      	ldr	r3, [r7, #12]
 800f074:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f076:	68f9      	ldr	r1, [r7, #12]
 800f078:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800f07a:	fb01 f303 	mul.w	r3, r1, r3
 800f07e:	441a      	add	r2, r3
 800f080:	68fb      	ldr	r3, [r7, #12]
 800f082:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800f084:	68fb      	ldr	r3, [r7, #12]
 800f086:	2200      	movs	r2, #0
 800f088:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800f08a:	68fb      	ldr	r3, [r7, #12]
 800f08c:	681a      	ldr	r2, [r3, #0]
 800f08e:	68fb      	ldr	r3, [r7, #12]
 800f090:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f092:	68fb      	ldr	r3, [r7, #12]
 800f094:	681a      	ldr	r2, [r3, #0]
 800f096:	68fb      	ldr	r3, [r7, #12]
 800f098:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f09a:	3b01      	subs	r3, #1
 800f09c:	68f9      	ldr	r1, [r7, #12]
 800f09e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800f0a0:	fb01 f303 	mul.w	r3, r1, r3
 800f0a4:	441a      	add	r2, r3
 800f0a6:	68fb      	ldr	r3, [r7, #12]
 800f0a8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800f0aa:	68fb      	ldr	r3, [r7, #12]
 800f0ac:	22ff      	movs	r2, #255	; 0xff
 800f0ae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800f0b2:	68fb      	ldr	r3, [r7, #12]
 800f0b4:	22ff      	movs	r2, #255	; 0xff
 800f0b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800f0ba:	683b      	ldr	r3, [r7, #0]
 800f0bc:	2b00      	cmp	r3, #0
 800f0be:	d114      	bne.n	800f0ea <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f0c0:	68fb      	ldr	r3, [r7, #12]
 800f0c2:	691b      	ldr	r3, [r3, #16]
 800f0c4:	2b00      	cmp	r3, #0
 800f0c6:	d01a      	beq.n	800f0fe <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f0c8:	68fb      	ldr	r3, [r7, #12]
 800f0ca:	3310      	adds	r3, #16
 800f0cc:	4618      	mov	r0, r3
 800f0ce:	f001 f903 	bl	80102d8 <xTaskRemoveFromEventList>
 800f0d2:	4603      	mov	r3, r0
 800f0d4:	2b00      	cmp	r3, #0
 800f0d6:	d012      	beq.n	800f0fe <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800f0d8:	4b0c      	ldr	r3, [pc, #48]	; (800f10c <xQueueGenericReset+0xcc>)
 800f0da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f0de:	601a      	str	r2, [r3, #0]
 800f0e0:	f3bf 8f4f 	dsb	sy
 800f0e4:	f3bf 8f6f 	isb	sy
 800f0e8:	e009      	b.n	800f0fe <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800f0ea:	68fb      	ldr	r3, [r7, #12]
 800f0ec:	3310      	adds	r3, #16
 800f0ee:	4618      	mov	r0, r3
 800f0f0:	f7ff fef2 	bl	800eed8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800f0f4:	68fb      	ldr	r3, [r7, #12]
 800f0f6:	3324      	adds	r3, #36	; 0x24
 800f0f8:	4618      	mov	r0, r3
 800f0fa:	f7ff feed 	bl	800eed8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800f0fe:	f002 f831 	bl	8011164 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800f102:	2301      	movs	r3, #1
}
 800f104:	4618      	mov	r0, r3
 800f106:	3710      	adds	r7, #16
 800f108:	46bd      	mov	sp, r7
 800f10a:	bd80      	pop	{r7, pc}
 800f10c:	e000ed04 	.word	0xe000ed04

0800f110 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800f110:	b580      	push	{r7, lr}
 800f112:	b08e      	sub	sp, #56	; 0x38
 800f114:	af02      	add	r7, sp, #8
 800f116:	60f8      	str	r0, [r7, #12]
 800f118:	60b9      	str	r1, [r7, #8]
 800f11a:	607a      	str	r2, [r7, #4]
 800f11c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800f11e:	68fb      	ldr	r3, [r7, #12]
 800f120:	2b00      	cmp	r3, #0
 800f122:	d10a      	bne.n	800f13a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800f124:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f128:	f383 8811 	msr	BASEPRI, r3
 800f12c:	f3bf 8f6f 	isb	sy
 800f130:	f3bf 8f4f 	dsb	sy
 800f134:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800f136:	bf00      	nop
 800f138:	e7fe      	b.n	800f138 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800f13a:	683b      	ldr	r3, [r7, #0]
 800f13c:	2b00      	cmp	r3, #0
 800f13e:	d10a      	bne.n	800f156 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800f140:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f144:	f383 8811 	msr	BASEPRI, r3
 800f148:	f3bf 8f6f 	isb	sy
 800f14c:	f3bf 8f4f 	dsb	sy
 800f150:	627b      	str	r3, [r7, #36]	; 0x24
}
 800f152:	bf00      	nop
 800f154:	e7fe      	b.n	800f154 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800f156:	687b      	ldr	r3, [r7, #4]
 800f158:	2b00      	cmp	r3, #0
 800f15a:	d002      	beq.n	800f162 <xQueueGenericCreateStatic+0x52>
 800f15c:	68bb      	ldr	r3, [r7, #8]
 800f15e:	2b00      	cmp	r3, #0
 800f160:	d001      	beq.n	800f166 <xQueueGenericCreateStatic+0x56>
 800f162:	2301      	movs	r3, #1
 800f164:	e000      	b.n	800f168 <xQueueGenericCreateStatic+0x58>
 800f166:	2300      	movs	r3, #0
 800f168:	2b00      	cmp	r3, #0
 800f16a:	d10a      	bne.n	800f182 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800f16c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f170:	f383 8811 	msr	BASEPRI, r3
 800f174:	f3bf 8f6f 	isb	sy
 800f178:	f3bf 8f4f 	dsb	sy
 800f17c:	623b      	str	r3, [r7, #32]
}
 800f17e:	bf00      	nop
 800f180:	e7fe      	b.n	800f180 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800f182:	687b      	ldr	r3, [r7, #4]
 800f184:	2b00      	cmp	r3, #0
 800f186:	d102      	bne.n	800f18e <xQueueGenericCreateStatic+0x7e>
 800f188:	68bb      	ldr	r3, [r7, #8]
 800f18a:	2b00      	cmp	r3, #0
 800f18c:	d101      	bne.n	800f192 <xQueueGenericCreateStatic+0x82>
 800f18e:	2301      	movs	r3, #1
 800f190:	e000      	b.n	800f194 <xQueueGenericCreateStatic+0x84>
 800f192:	2300      	movs	r3, #0
 800f194:	2b00      	cmp	r3, #0
 800f196:	d10a      	bne.n	800f1ae <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800f198:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f19c:	f383 8811 	msr	BASEPRI, r3
 800f1a0:	f3bf 8f6f 	isb	sy
 800f1a4:	f3bf 8f4f 	dsb	sy
 800f1a8:	61fb      	str	r3, [r7, #28]
}
 800f1aa:	bf00      	nop
 800f1ac:	e7fe      	b.n	800f1ac <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800f1ae:	2350      	movs	r3, #80	; 0x50
 800f1b0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800f1b2:	697b      	ldr	r3, [r7, #20]
 800f1b4:	2b50      	cmp	r3, #80	; 0x50
 800f1b6:	d00a      	beq.n	800f1ce <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800f1b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f1bc:	f383 8811 	msr	BASEPRI, r3
 800f1c0:	f3bf 8f6f 	isb	sy
 800f1c4:	f3bf 8f4f 	dsb	sy
 800f1c8:	61bb      	str	r3, [r7, #24]
}
 800f1ca:	bf00      	nop
 800f1cc:	e7fe      	b.n	800f1cc <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800f1ce:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800f1d0:	683b      	ldr	r3, [r7, #0]
 800f1d2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800f1d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f1d6:	2b00      	cmp	r3, #0
 800f1d8:	d00d      	beq.n	800f1f6 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800f1da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f1dc:	2201      	movs	r2, #1
 800f1de:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800f1e2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800f1e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f1e8:	9300      	str	r3, [sp, #0]
 800f1ea:	4613      	mov	r3, r2
 800f1ec:	687a      	ldr	r2, [r7, #4]
 800f1ee:	68b9      	ldr	r1, [r7, #8]
 800f1f0:	68f8      	ldr	r0, [r7, #12]
 800f1f2:	f000 f805 	bl	800f200 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800f1f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800f1f8:	4618      	mov	r0, r3
 800f1fa:	3730      	adds	r7, #48	; 0x30
 800f1fc:	46bd      	mov	sp, r7
 800f1fe:	bd80      	pop	{r7, pc}

0800f200 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800f200:	b580      	push	{r7, lr}
 800f202:	b084      	sub	sp, #16
 800f204:	af00      	add	r7, sp, #0
 800f206:	60f8      	str	r0, [r7, #12]
 800f208:	60b9      	str	r1, [r7, #8]
 800f20a:	607a      	str	r2, [r7, #4]
 800f20c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800f20e:	68bb      	ldr	r3, [r7, #8]
 800f210:	2b00      	cmp	r3, #0
 800f212:	d103      	bne.n	800f21c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800f214:	69bb      	ldr	r3, [r7, #24]
 800f216:	69ba      	ldr	r2, [r7, #24]
 800f218:	601a      	str	r2, [r3, #0]
 800f21a:	e002      	b.n	800f222 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800f21c:	69bb      	ldr	r3, [r7, #24]
 800f21e:	687a      	ldr	r2, [r7, #4]
 800f220:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800f222:	69bb      	ldr	r3, [r7, #24]
 800f224:	68fa      	ldr	r2, [r7, #12]
 800f226:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800f228:	69bb      	ldr	r3, [r7, #24]
 800f22a:	68ba      	ldr	r2, [r7, #8]
 800f22c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800f22e:	2101      	movs	r1, #1
 800f230:	69b8      	ldr	r0, [r7, #24]
 800f232:	f7ff ff05 	bl	800f040 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800f236:	69bb      	ldr	r3, [r7, #24]
 800f238:	78fa      	ldrb	r2, [r7, #3]
 800f23a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800f23e:	bf00      	nop
 800f240:	3710      	adds	r7, #16
 800f242:	46bd      	mov	sp, r7
 800f244:	bd80      	pop	{r7, pc}
	...

0800f248 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800f248:	b580      	push	{r7, lr}
 800f24a:	b08e      	sub	sp, #56	; 0x38
 800f24c:	af00      	add	r7, sp, #0
 800f24e:	60f8      	str	r0, [r7, #12]
 800f250:	60b9      	str	r1, [r7, #8]
 800f252:	607a      	str	r2, [r7, #4]
 800f254:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800f256:	2300      	movs	r3, #0
 800f258:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f25a:	68fb      	ldr	r3, [r7, #12]
 800f25c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800f25e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f260:	2b00      	cmp	r3, #0
 800f262:	d10a      	bne.n	800f27a <xQueueGenericSend+0x32>
	__asm volatile
 800f264:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f268:	f383 8811 	msr	BASEPRI, r3
 800f26c:	f3bf 8f6f 	isb	sy
 800f270:	f3bf 8f4f 	dsb	sy
 800f274:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800f276:	bf00      	nop
 800f278:	e7fe      	b.n	800f278 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f27a:	68bb      	ldr	r3, [r7, #8]
 800f27c:	2b00      	cmp	r3, #0
 800f27e:	d103      	bne.n	800f288 <xQueueGenericSend+0x40>
 800f280:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f282:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f284:	2b00      	cmp	r3, #0
 800f286:	d101      	bne.n	800f28c <xQueueGenericSend+0x44>
 800f288:	2301      	movs	r3, #1
 800f28a:	e000      	b.n	800f28e <xQueueGenericSend+0x46>
 800f28c:	2300      	movs	r3, #0
 800f28e:	2b00      	cmp	r3, #0
 800f290:	d10a      	bne.n	800f2a8 <xQueueGenericSend+0x60>
	__asm volatile
 800f292:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f296:	f383 8811 	msr	BASEPRI, r3
 800f29a:	f3bf 8f6f 	isb	sy
 800f29e:	f3bf 8f4f 	dsb	sy
 800f2a2:	627b      	str	r3, [r7, #36]	; 0x24
}
 800f2a4:	bf00      	nop
 800f2a6:	e7fe      	b.n	800f2a6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f2a8:	683b      	ldr	r3, [r7, #0]
 800f2aa:	2b02      	cmp	r3, #2
 800f2ac:	d103      	bne.n	800f2b6 <xQueueGenericSend+0x6e>
 800f2ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f2b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f2b2:	2b01      	cmp	r3, #1
 800f2b4:	d101      	bne.n	800f2ba <xQueueGenericSend+0x72>
 800f2b6:	2301      	movs	r3, #1
 800f2b8:	e000      	b.n	800f2bc <xQueueGenericSend+0x74>
 800f2ba:	2300      	movs	r3, #0
 800f2bc:	2b00      	cmp	r3, #0
 800f2be:	d10a      	bne.n	800f2d6 <xQueueGenericSend+0x8e>
	__asm volatile
 800f2c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f2c4:	f383 8811 	msr	BASEPRI, r3
 800f2c8:	f3bf 8f6f 	isb	sy
 800f2cc:	f3bf 8f4f 	dsb	sy
 800f2d0:	623b      	str	r3, [r7, #32]
}
 800f2d2:	bf00      	nop
 800f2d4:	e7fe      	b.n	800f2d4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f2d6:	f001 f9bd 	bl	8010654 <xTaskGetSchedulerState>
 800f2da:	4603      	mov	r3, r0
 800f2dc:	2b00      	cmp	r3, #0
 800f2de:	d102      	bne.n	800f2e6 <xQueueGenericSend+0x9e>
 800f2e0:	687b      	ldr	r3, [r7, #4]
 800f2e2:	2b00      	cmp	r3, #0
 800f2e4:	d101      	bne.n	800f2ea <xQueueGenericSend+0xa2>
 800f2e6:	2301      	movs	r3, #1
 800f2e8:	e000      	b.n	800f2ec <xQueueGenericSend+0xa4>
 800f2ea:	2300      	movs	r3, #0
 800f2ec:	2b00      	cmp	r3, #0
 800f2ee:	d10a      	bne.n	800f306 <xQueueGenericSend+0xbe>
	__asm volatile
 800f2f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f2f4:	f383 8811 	msr	BASEPRI, r3
 800f2f8:	f3bf 8f6f 	isb	sy
 800f2fc:	f3bf 8f4f 	dsb	sy
 800f300:	61fb      	str	r3, [r7, #28]
}
 800f302:	bf00      	nop
 800f304:	e7fe      	b.n	800f304 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f306:	f001 fefd 	bl	8011104 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f30a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f30c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f30e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f310:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f312:	429a      	cmp	r2, r3
 800f314:	d302      	bcc.n	800f31c <xQueueGenericSend+0xd4>
 800f316:	683b      	ldr	r3, [r7, #0]
 800f318:	2b02      	cmp	r3, #2
 800f31a:	d129      	bne.n	800f370 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f31c:	683a      	ldr	r2, [r7, #0]
 800f31e:	68b9      	ldr	r1, [r7, #8]
 800f320:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f322:	f000 fa0b 	bl	800f73c <prvCopyDataToQueue>
 800f326:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f328:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f32a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f32c:	2b00      	cmp	r3, #0
 800f32e:	d010      	beq.n	800f352 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f330:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f332:	3324      	adds	r3, #36	; 0x24
 800f334:	4618      	mov	r0, r3
 800f336:	f000 ffcf 	bl	80102d8 <xTaskRemoveFromEventList>
 800f33a:	4603      	mov	r3, r0
 800f33c:	2b00      	cmp	r3, #0
 800f33e:	d013      	beq.n	800f368 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800f340:	4b3f      	ldr	r3, [pc, #252]	; (800f440 <xQueueGenericSend+0x1f8>)
 800f342:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f346:	601a      	str	r2, [r3, #0]
 800f348:	f3bf 8f4f 	dsb	sy
 800f34c:	f3bf 8f6f 	isb	sy
 800f350:	e00a      	b.n	800f368 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800f352:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f354:	2b00      	cmp	r3, #0
 800f356:	d007      	beq.n	800f368 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800f358:	4b39      	ldr	r3, [pc, #228]	; (800f440 <xQueueGenericSend+0x1f8>)
 800f35a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f35e:	601a      	str	r2, [r3, #0]
 800f360:	f3bf 8f4f 	dsb	sy
 800f364:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800f368:	f001 fefc 	bl	8011164 <vPortExitCritical>
				return pdPASS;
 800f36c:	2301      	movs	r3, #1
 800f36e:	e063      	b.n	800f438 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f370:	687b      	ldr	r3, [r7, #4]
 800f372:	2b00      	cmp	r3, #0
 800f374:	d103      	bne.n	800f37e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f376:	f001 fef5 	bl	8011164 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800f37a:	2300      	movs	r3, #0
 800f37c:	e05c      	b.n	800f438 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f37e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f380:	2b00      	cmp	r3, #0
 800f382:	d106      	bne.n	800f392 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f384:	f107 0314 	add.w	r3, r7, #20
 800f388:	4618      	mov	r0, r3
 800f38a:	f001 f809 	bl	80103a0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f38e:	2301      	movs	r3, #1
 800f390:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f392:	f001 fee7 	bl	8011164 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f396:	f000 fd7b 	bl	800fe90 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f39a:	f001 feb3 	bl	8011104 <vPortEnterCritical>
 800f39e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f3a0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800f3a4:	b25b      	sxtb	r3, r3
 800f3a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f3aa:	d103      	bne.n	800f3b4 <xQueueGenericSend+0x16c>
 800f3ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f3ae:	2200      	movs	r2, #0
 800f3b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800f3b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f3b6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800f3ba:	b25b      	sxtb	r3, r3
 800f3bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f3c0:	d103      	bne.n	800f3ca <xQueueGenericSend+0x182>
 800f3c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f3c4:	2200      	movs	r2, #0
 800f3c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800f3ca:	f001 fecb 	bl	8011164 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f3ce:	1d3a      	adds	r2, r7, #4
 800f3d0:	f107 0314 	add.w	r3, r7, #20
 800f3d4:	4611      	mov	r1, r2
 800f3d6:	4618      	mov	r0, r3
 800f3d8:	f000 fff8 	bl	80103cc <xTaskCheckForTimeOut>
 800f3dc:	4603      	mov	r3, r0
 800f3de:	2b00      	cmp	r3, #0
 800f3e0:	d124      	bne.n	800f42c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800f3e2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f3e4:	f000 faa2 	bl	800f92c <prvIsQueueFull>
 800f3e8:	4603      	mov	r3, r0
 800f3ea:	2b00      	cmp	r3, #0
 800f3ec:	d018      	beq.n	800f420 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800f3ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f3f0:	3310      	adds	r3, #16
 800f3f2:	687a      	ldr	r2, [r7, #4]
 800f3f4:	4611      	mov	r1, r2
 800f3f6:	4618      	mov	r0, r3
 800f3f8:	f000 ff1e 	bl	8010238 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800f3fc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f3fe:	f000 fa2d 	bl	800f85c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800f402:	f000 fd53 	bl	800feac <xTaskResumeAll>
 800f406:	4603      	mov	r3, r0
 800f408:	2b00      	cmp	r3, #0
 800f40a:	f47f af7c 	bne.w	800f306 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800f40e:	4b0c      	ldr	r3, [pc, #48]	; (800f440 <xQueueGenericSend+0x1f8>)
 800f410:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f414:	601a      	str	r2, [r3, #0]
 800f416:	f3bf 8f4f 	dsb	sy
 800f41a:	f3bf 8f6f 	isb	sy
 800f41e:	e772      	b.n	800f306 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800f420:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f422:	f000 fa1b 	bl	800f85c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f426:	f000 fd41 	bl	800feac <xTaskResumeAll>
 800f42a:	e76c      	b.n	800f306 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800f42c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f42e:	f000 fa15 	bl	800f85c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f432:	f000 fd3b 	bl	800feac <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800f436:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800f438:	4618      	mov	r0, r3
 800f43a:	3738      	adds	r7, #56	; 0x38
 800f43c:	46bd      	mov	sp, r7
 800f43e:	bd80      	pop	{r7, pc}
 800f440:	e000ed04 	.word	0xe000ed04

0800f444 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800f444:	b580      	push	{r7, lr}
 800f446:	b090      	sub	sp, #64	; 0x40
 800f448:	af00      	add	r7, sp, #0
 800f44a:	60f8      	str	r0, [r7, #12]
 800f44c:	60b9      	str	r1, [r7, #8]
 800f44e:	607a      	str	r2, [r7, #4]
 800f450:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800f452:	68fb      	ldr	r3, [r7, #12]
 800f454:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800f456:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f458:	2b00      	cmp	r3, #0
 800f45a:	d10a      	bne.n	800f472 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800f45c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f460:	f383 8811 	msr	BASEPRI, r3
 800f464:	f3bf 8f6f 	isb	sy
 800f468:	f3bf 8f4f 	dsb	sy
 800f46c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800f46e:	bf00      	nop
 800f470:	e7fe      	b.n	800f470 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f472:	68bb      	ldr	r3, [r7, #8]
 800f474:	2b00      	cmp	r3, #0
 800f476:	d103      	bne.n	800f480 <xQueueGenericSendFromISR+0x3c>
 800f478:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f47a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f47c:	2b00      	cmp	r3, #0
 800f47e:	d101      	bne.n	800f484 <xQueueGenericSendFromISR+0x40>
 800f480:	2301      	movs	r3, #1
 800f482:	e000      	b.n	800f486 <xQueueGenericSendFromISR+0x42>
 800f484:	2300      	movs	r3, #0
 800f486:	2b00      	cmp	r3, #0
 800f488:	d10a      	bne.n	800f4a0 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800f48a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f48e:	f383 8811 	msr	BASEPRI, r3
 800f492:	f3bf 8f6f 	isb	sy
 800f496:	f3bf 8f4f 	dsb	sy
 800f49a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800f49c:	bf00      	nop
 800f49e:	e7fe      	b.n	800f49e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f4a0:	683b      	ldr	r3, [r7, #0]
 800f4a2:	2b02      	cmp	r3, #2
 800f4a4:	d103      	bne.n	800f4ae <xQueueGenericSendFromISR+0x6a>
 800f4a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f4a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f4aa:	2b01      	cmp	r3, #1
 800f4ac:	d101      	bne.n	800f4b2 <xQueueGenericSendFromISR+0x6e>
 800f4ae:	2301      	movs	r3, #1
 800f4b0:	e000      	b.n	800f4b4 <xQueueGenericSendFromISR+0x70>
 800f4b2:	2300      	movs	r3, #0
 800f4b4:	2b00      	cmp	r3, #0
 800f4b6:	d10a      	bne.n	800f4ce <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800f4b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f4bc:	f383 8811 	msr	BASEPRI, r3
 800f4c0:	f3bf 8f6f 	isb	sy
 800f4c4:	f3bf 8f4f 	dsb	sy
 800f4c8:	623b      	str	r3, [r7, #32]
}
 800f4ca:	bf00      	nop
 800f4cc:	e7fe      	b.n	800f4cc <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800f4ce:	f001 fefb 	bl	80112c8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800f4d2:	f3ef 8211 	mrs	r2, BASEPRI
 800f4d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f4da:	f383 8811 	msr	BASEPRI, r3
 800f4de:	f3bf 8f6f 	isb	sy
 800f4e2:	f3bf 8f4f 	dsb	sy
 800f4e6:	61fa      	str	r2, [r7, #28]
 800f4e8:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800f4ea:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800f4ec:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f4ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f4f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f4f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f4f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f4f6:	429a      	cmp	r2, r3
 800f4f8:	d302      	bcc.n	800f500 <xQueueGenericSendFromISR+0xbc>
 800f4fa:	683b      	ldr	r3, [r7, #0]
 800f4fc:	2b02      	cmp	r3, #2
 800f4fe:	d12f      	bne.n	800f560 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800f500:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f502:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800f506:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f50a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f50c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f50e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f510:	683a      	ldr	r2, [r7, #0]
 800f512:	68b9      	ldr	r1, [r7, #8]
 800f514:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800f516:	f000 f911 	bl	800f73c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800f51a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800f51e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f522:	d112      	bne.n	800f54a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f524:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f526:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f528:	2b00      	cmp	r3, #0
 800f52a:	d016      	beq.n	800f55a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f52c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f52e:	3324      	adds	r3, #36	; 0x24
 800f530:	4618      	mov	r0, r3
 800f532:	f000 fed1 	bl	80102d8 <xTaskRemoveFromEventList>
 800f536:	4603      	mov	r3, r0
 800f538:	2b00      	cmp	r3, #0
 800f53a:	d00e      	beq.n	800f55a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800f53c:	687b      	ldr	r3, [r7, #4]
 800f53e:	2b00      	cmp	r3, #0
 800f540:	d00b      	beq.n	800f55a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800f542:	687b      	ldr	r3, [r7, #4]
 800f544:	2201      	movs	r2, #1
 800f546:	601a      	str	r2, [r3, #0]
 800f548:	e007      	b.n	800f55a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800f54a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800f54e:	3301      	adds	r3, #1
 800f550:	b2db      	uxtb	r3, r3
 800f552:	b25a      	sxtb	r2, r3
 800f554:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f556:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800f55a:	2301      	movs	r3, #1
 800f55c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800f55e:	e001      	b.n	800f564 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800f560:	2300      	movs	r3, #0
 800f562:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f564:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f566:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800f568:	697b      	ldr	r3, [r7, #20]
 800f56a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800f56e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800f570:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800f572:	4618      	mov	r0, r3
 800f574:	3740      	adds	r7, #64	; 0x40
 800f576:	46bd      	mov	sp, r7
 800f578:	bd80      	pop	{r7, pc}
	...

0800f57c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800f57c:	b580      	push	{r7, lr}
 800f57e:	b08c      	sub	sp, #48	; 0x30
 800f580:	af00      	add	r7, sp, #0
 800f582:	60f8      	str	r0, [r7, #12]
 800f584:	60b9      	str	r1, [r7, #8]
 800f586:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800f588:	2300      	movs	r3, #0
 800f58a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f58c:	68fb      	ldr	r3, [r7, #12]
 800f58e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800f590:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f592:	2b00      	cmp	r3, #0
 800f594:	d10a      	bne.n	800f5ac <xQueueReceive+0x30>
	__asm volatile
 800f596:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f59a:	f383 8811 	msr	BASEPRI, r3
 800f59e:	f3bf 8f6f 	isb	sy
 800f5a2:	f3bf 8f4f 	dsb	sy
 800f5a6:	623b      	str	r3, [r7, #32]
}
 800f5a8:	bf00      	nop
 800f5aa:	e7fe      	b.n	800f5aa <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f5ac:	68bb      	ldr	r3, [r7, #8]
 800f5ae:	2b00      	cmp	r3, #0
 800f5b0:	d103      	bne.n	800f5ba <xQueueReceive+0x3e>
 800f5b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f5b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f5b6:	2b00      	cmp	r3, #0
 800f5b8:	d101      	bne.n	800f5be <xQueueReceive+0x42>
 800f5ba:	2301      	movs	r3, #1
 800f5bc:	e000      	b.n	800f5c0 <xQueueReceive+0x44>
 800f5be:	2300      	movs	r3, #0
 800f5c0:	2b00      	cmp	r3, #0
 800f5c2:	d10a      	bne.n	800f5da <xQueueReceive+0x5e>
	__asm volatile
 800f5c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f5c8:	f383 8811 	msr	BASEPRI, r3
 800f5cc:	f3bf 8f6f 	isb	sy
 800f5d0:	f3bf 8f4f 	dsb	sy
 800f5d4:	61fb      	str	r3, [r7, #28]
}
 800f5d6:	bf00      	nop
 800f5d8:	e7fe      	b.n	800f5d8 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f5da:	f001 f83b 	bl	8010654 <xTaskGetSchedulerState>
 800f5de:	4603      	mov	r3, r0
 800f5e0:	2b00      	cmp	r3, #0
 800f5e2:	d102      	bne.n	800f5ea <xQueueReceive+0x6e>
 800f5e4:	687b      	ldr	r3, [r7, #4]
 800f5e6:	2b00      	cmp	r3, #0
 800f5e8:	d101      	bne.n	800f5ee <xQueueReceive+0x72>
 800f5ea:	2301      	movs	r3, #1
 800f5ec:	e000      	b.n	800f5f0 <xQueueReceive+0x74>
 800f5ee:	2300      	movs	r3, #0
 800f5f0:	2b00      	cmp	r3, #0
 800f5f2:	d10a      	bne.n	800f60a <xQueueReceive+0x8e>
	__asm volatile
 800f5f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f5f8:	f383 8811 	msr	BASEPRI, r3
 800f5fc:	f3bf 8f6f 	isb	sy
 800f600:	f3bf 8f4f 	dsb	sy
 800f604:	61bb      	str	r3, [r7, #24]
}
 800f606:	bf00      	nop
 800f608:	e7fe      	b.n	800f608 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f60a:	f001 fd7b 	bl	8011104 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f60e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f610:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f612:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f614:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f616:	2b00      	cmp	r3, #0
 800f618:	d01f      	beq.n	800f65a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800f61a:	68b9      	ldr	r1, [r7, #8]
 800f61c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f61e:	f000 f8f7 	bl	800f810 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800f622:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f624:	1e5a      	subs	r2, r3, #1
 800f626:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f628:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f62a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f62c:	691b      	ldr	r3, [r3, #16]
 800f62e:	2b00      	cmp	r3, #0
 800f630:	d00f      	beq.n	800f652 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f632:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f634:	3310      	adds	r3, #16
 800f636:	4618      	mov	r0, r3
 800f638:	f000 fe4e 	bl	80102d8 <xTaskRemoveFromEventList>
 800f63c:	4603      	mov	r3, r0
 800f63e:	2b00      	cmp	r3, #0
 800f640:	d007      	beq.n	800f652 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800f642:	4b3d      	ldr	r3, [pc, #244]	; (800f738 <xQueueReceive+0x1bc>)
 800f644:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f648:	601a      	str	r2, [r3, #0]
 800f64a:	f3bf 8f4f 	dsb	sy
 800f64e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800f652:	f001 fd87 	bl	8011164 <vPortExitCritical>
				return pdPASS;
 800f656:	2301      	movs	r3, #1
 800f658:	e069      	b.n	800f72e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f65a:	687b      	ldr	r3, [r7, #4]
 800f65c:	2b00      	cmp	r3, #0
 800f65e:	d103      	bne.n	800f668 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f660:	f001 fd80 	bl	8011164 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800f664:	2300      	movs	r3, #0
 800f666:	e062      	b.n	800f72e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f668:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f66a:	2b00      	cmp	r3, #0
 800f66c:	d106      	bne.n	800f67c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f66e:	f107 0310 	add.w	r3, r7, #16
 800f672:	4618      	mov	r0, r3
 800f674:	f000 fe94 	bl	80103a0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f678:	2301      	movs	r3, #1
 800f67a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f67c:	f001 fd72 	bl	8011164 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f680:	f000 fc06 	bl	800fe90 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f684:	f001 fd3e 	bl	8011104 <vPortEnterCritical>
 800f688:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f68a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800f68e:	b25b      	sxtb	r3, r3
 800f690:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f694:	d103      	bne.n	800f69e <xQueueReceive+0x122>
 800f696:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f698:	2200      	movs	r2, #0
 800f69a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800f69e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f6a0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800f6a4:	b25b      	sxtb	r3, r3
 800f6a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f6aa:	d103      	bne.n	800f6b4 <xQueueReceive+0x138>
 800f6ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f6ae:	2200      	movs	r2, #0
 800f6b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800f6b4:	f001 fd56 	bl	8011164 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f6b8:	1d3a      	adds	r2, r7, #4
 800f6ba:	f107 0310 	add.w	r3, r7, #16
 800f6be:	4611      	mov	r1, r2
 800f6c0:	4618      	mov	r0, r3
 800f6c2:	f000 fe83 	bl	80103cc <xTaskCheckForTimeOut>
 800f6c6:	4603      	mov	r3, r0
 800f6c8:	2b00      	cmp	r3, #0
 800f6ca:	d123      	bne.n	800f714 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f6cc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f6ce:	f000 f917 	bl	800f900 <prvIsQueueEmpty>
 800f6d2:	4603      	mov	r3, r0
 800f6d4:	2b00      	cmp	r3, #0
 800f6d6:	d017      	beq.n	800f708 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800f6d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f6da:	3324      	adds	r3, #36	; 0x24
 800f6dc:	687a      	ldr	r2, [r7, #4]
 800f6de:	4611      	mov	r1, r2
 800f6e0:	4618      	mov	r0, r3
 800f6e2:	f000 fda9 	bl	8010238 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800f6e6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f6e8:	f000 f8b8 	bl	800f85c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800f6ec:	f000 fbde 	bl	800feac <xTaskResumeAll>
 800f6f0:	4603      	mov	r3, r0
 800f6f2:	2b00      	cmp	r3, #0
 800f6f4:	d189      	bne.n	800f60a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800f6f6:	4b10      	ldr	r3, [pc, #64]	; (800f738 <xQueueReceive+0x1bc>)
 800f6f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f6fc:	601a      	str	r2, [r3, #0]
 800f6fe:	f3bf 8f4f 	dsb	sy
 800f702:	f3bf 8f6f 	isb	sy
 800f706:	e780      	b.n	800f60a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800f708:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f70a:	f000 f8a7 	bl	800f85c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f70e:	f000 fbcd 	bl	800feac <xTaskResumeAll>
 800f712:	e77a      	b.n	800f60a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800f714:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f716:	f000 f8a1 	bl	800f85c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f71a:	f000 fbc7 	bl	800feac <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f71e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f720:	f000 f8ee 	bl	800f900 <prvIsQueueEmpty>
 800f724:	4603      	mov	r3, r0
 800f726:	2b00      	cmp	r3, #0
 800f728:	f43f af6f 	beq.w	800f60a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800f72c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800f72e:	4618      	mov	r0, r3
 800f730:	3730      	adds	r7, #48	; 0x30
 800f732:	46bd      	mov	sp, r7
 800f734:	bd80      	pop	{r7, pc}
 800f736:	bf00      	nop
 800f738:	e000ed04 	.word	0xe000ed04

0800f73c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800f73c:	b580      	push	{r7, lr}
 800f73e:	b086      	sub	sp, #24
 800f740:	af00      	add	r7, sp, #0
 800f742:	60f8      	str	r0, [r7, #12]
 800f744:	60b9      	str	r1, [r7, #8]
 800f746:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800f748:	2300      	movs	r3, #0
 800f74a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f74c:	68fb      	ldr	r3, [r7, #12]
 800f74e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f750:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800f752:	68fb      	ldr	r3, [r7, #12]
 800f754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f756:	2b00      	cmp	r3, #0
 800f758:	d10d      	bne.n	800f776 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800f75a:	68fb      	ldr	r3, [r7, #12]
 800f75c:	681b      	ldr	r3, [r3, #0]
 800f75e:	2b00      	cmp	r3, #0
 800f760:	d14d      	bne.n	800f7fe <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800f762:	68fb      	ldr	r3, [r7, #12]
 800f764:	689b      	ldr	r3, [r3, #8]
 800f766:	4618      	mov	r0, r3
 800f768:	f000 ff92 	bl	8010690 <xTaskPriorityDisinherit>
 800f76c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800f76e:	68fb      	ldr	r3, [r7, #12]
 800f770:	2200      	movs	r2, #0
 800f772:	609a      	str	r2, [r3, #8]
 800f774:	e043      	b.n	800f7fe <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800f776:	687b      	ldr	r3, [r7, #4]
 800f778:	2b00      	cmp	r3, #0
 800f77a:	d119      	bne.n	800f7b0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800f77c:	68fb      	ldr	r3, [r7, #12]
 800f77e:	6858      	ldr	r0, [r3, #4]
 800f780:	68fb      	ldr	r3, [r7, #12]
 800f782:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f784:	461a      	mov	r2, r3
 800f786:	68b9      	ldr	r1, [r7, #8]
 800f788:	f002 fd10 	bl	80121ac <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800f78c:	68fb      	ldr	r3, [r7, #12]
 800f78e:	685a      	ldr	r2, [r3, #4]
 800f790:	68fb      	ldr	r3, [r7, #12]
 800f792:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f794:	441a      	add	r2, r3
 800f796:	68fb      	ldr	r3, [r7, #12]
 800f798:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800f79a:	68fb      	ldr	r3, [r7, #12]
 800f79c:	685a      	ldr	r2, [r3, #4]
 800f79e:	68fb      	ldr	r3, [r7, #12]
 800f7a0:	689b      	ldr	r3, [r3, #8]
 800f7a2:	429a      	cmp	r2, r3
 800f7a4:	d32b      	bcc.n	800f7fe <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800f7a6:	68fb      	ldr	r3, [r7, #12]
 800f7a8:	681a      	ldr	r2, [r3, #0]
 800f7aa:	68fb      	ldr	r3, [r7, #12]
 800f7ac:	605a      	str	r2, [r3, #4]
 800f7ae:	e026      	b.n	800f7fe <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800f7b0:	68fb      	ldr	r3, [r7, #12]
 800f7b2:	68d8      	ldr	r0, [r3, #12]
 800f7b4:	68fb      	ldr	r3, [r7, #12]
 800f7b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f7b8:	461a      	mov	r2, r3
 800f7ba:	68b9      	ldr	r1, [r7, #8]
 800f7bc:	f002 fcf6 	bl	80121ac <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800f7c0:	68fb      	ldr	r3, [r7, #12]
 800f7c2:	68da      	ldr	r2, [r3, #12]
 800f7c4:	68fb      	ldr	r3, [r7, #12]
 800f7c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f7c8:	425b      	negs	r3, r3
 800f7ca:	441a      	add	r2, r3
 800f7cc:	68fb      	ldr	r3, [r7, #12]
 800f7ce:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800f7d0:	68fb      	ldr	r3, [r7, #12]
 800f7d2:	68da      	ldr	r2, [r3, #12]
 800f7d4:	68fb      	ldr	r3, [r7, #12]
 800f7d6:	681b      	ldr	r3, [r3, #0]
 800f7d8:	429a      	cmp	r2, r3
 800f7da:	d207      	bcs.n	800f7ec <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800f7dc:	68fb      	ldr	r3, [r7, #12]
 800f7de:	689a      	ldr	r2, [r3, #8]
 800f7e0:	68fb      	ldr	r3, [r7, #12]
 800f7e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f7e4:	425b      	negs	r3, r3
 800f7e6:	441a      	add	r2, r3
 800f7e8:	68fb      	ldr	r3, [r7, #12]
 800f7ea:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800f7ec:	687b      	ldr	r3, [r7, #4]
 800f7ee:	2b02      	cmp	r3, #2
 800f7f0:	d105      	bne.n	800f7fe <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f7f2:	693b      	ldr	r3, [r7, #16]
 800f7f4:	2b00      	cmp	r3, #0
 800f7f6:	d002      	beq.n	800f7fe <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800f7f8:	693b      	ldr	r3, [r7, #16]
 800f7fa:	3b01      	subs	r3, #1
 800f7fc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800f7fe:	693b      	ldr	r3, [r7, #16]
 800f800:	1c5a      	adds	r2, r3, #1
 800f802:	68fb      	ldr	r3, [r7, #12]
 800f804:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800f806:	697b      	ldr	r3, [r7, #20]
}
 800f808:	4618      	mov	r0, r3
 800f80a:	3718      	adds	r7, #24
 800f80c:	46bd      	mov	sp, r7
 800f80e:	bd80      	pop	{r7, pc}

0800f810 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800f810:	b580      	push	{r7, lr}
 800f812:	b082      	sub	sp, #8
 800f814:	af00      	add	r7, sp, #0
 800f816:	6078      	str	r0, [r7, #4]
 800f818:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800f81a:	687b      	ldr	r3, [r7, #4]
 800f81c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f81e:	2b00      	cmp	r3, #0
 800f820:	d018      	beq.n	800f854 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800f822:	687b      	ldr	r3, [r7, #4]
 800f824:	68da      	ldr	r2, [r3, #12]
 800f826:	687b      	ldr	r3, [r7, #4]
 800f828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f82a:	441a      	add	r2, r3
 800f82c:	687b      	ldr	r3, [r7, #4]
 800f82e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800f830:	687b      	ldr	r3, [r7, #4]
 800f832:	68da      	ldr	r2, [r3, #12]
 800f834:	687b      	ldr	r3, [r7, #4]
 800f836:	689b      	ldr	r3, [r3, #8]
 800f838:	429a      	cmp	r2, r3
 800f83a:	d303      	bcc.n	800f844 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800f83c:	687b      	ldr	r3, [r7, #4]
 800f83e:	681a      	ldr	r2, [r3, #0]
 800f840:	687b      	ldr	r3, [r7, #4]
 800f842:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800f844:	687b      	ldr	r3, [r7, #4]
 800f846:	68d9      	ldr	r1, [r3, #12]
 800f848:	687b      	ldr	r3, [r7, #4]
 800f84a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f84c:	461a      	mov	r2, r3
 800f84e:	6838      	ldr	r0, [r7, #0]
 800f850:	f002 fcac 	bl	80121ac <memcpy>
	}
}
 800f854:	bf00      	nop
 800f856:	3708      	adds	r7, #8
 800f858:	46bd      	mov	sp, r7
 800f85a:	bd80      	pop	{r7, pc}

0800f85c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800f85c:	b580      	push	{r7, lr}
 800f85e:	b084      	sub	sp, #16
 800f860:	af00      	add	r7, sp, #0
 800f862:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800f864:	f001 fc4e 	bl	8011104 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800f868:	687b      	ldr	r3, [r7, #4]
 800f86a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800f86e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800f870:	e011      	b.n	800f896 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f872:	687b      	ldr	r3, [r7, #4]
 800f874:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f876:	2b00      	cmp	r3, #0
 800f878:	d012      	beq.n	800f8a0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f87a:	687b      	ldr	r3, [r7, #4]
 800f87c:	3324      	adds	r3, #36	; 0x24
 800f87e:	4618      	mov	r0, r3
 800f880:	f000 fd2a 	bl	80102d8 <xTaskRemoveFromEventList>
 800f884:	4603      	mov	r3, r0
 800f886:	2b00      	cmp	r3, #0
 800f888:	d001      	beq.n	800f88e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800f88a:	f000 fe01 	bl	8010490 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800f88e:	7bfb      	ldrb	r3, [r7, #15]
 800f890:	3b01      	subs	r3, #1
 800f892:	b2db      	uxtb	r3, r3
 800f894:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800f896:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f89a:	2b00      	cmp	r3, #0
 800f89c:	dce9      	bgt.n	800f872 <prvUnlockQueue+0x16>
 800f89e:	e000      	b.n	800f8a2 <prvUnlockQueue+0x46>
					break;
 800f8a0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800f8a2:	687b      	ldr	r3, [r7, #4]
 800f8a4:	22ff      	movs	r2, #255	; 0xff
 800f8a6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800f8aa:	f001 fc5b 	bl	8011164 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800f8ae:	f001 fc29 	bl	8011104 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800f8b2:	687b      	ldr	r3, [r7, #4]
 800f8b4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800f8b8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800f8ba:	e011      	b.n	800f8e0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f8bc:	687b      	ldr	r3, [r7, #4]
 800f8be:	691b      	ldr	r3, [r3, #16]
 800f8c0:	2b00      	cmp	r3, #0
 800f8c2:	d012      	beq.n	800f8ea <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f8c4:	687b      	ldr	r3, [r7, #4]
 800f8c6:	3310      	adds	r3, #16
 800f8c8:	4618      	mov	r0, r3
 800f8ca:	f000 fd05 	bl	80102d8 <xTaskRemoveFromEventList>
 800f8ce:	4603      	mov	r3, r0
 800f8d0:	2b00      	cmp	r3, #0
 800f8d2:	d001      	beq.n	800f8d8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800f8d4:	f000 fddc 	bl	8010490 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800f8d8:	7bbb      	ldrb	r3, [r7, #14]
 800f8da:	3b01      	subs	r3, #1
 800f8dc:	b2db      	uxtb	r3, r3
 800f8de:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800f8e0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f8e4:	2b00      	cmp	r3, #0
 800f8e6:	dce9      	bgt.n	800f8bc <prvUnlockQueue+0x60>
 800f8e8:	e000      	b.n	800f8ec <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800f8ea:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800f8ec:	687b      	ldr	r3, [r7, #4]
 800f8ee:	22ff      	movs	r2, #255	; 0xff
 800f8f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800f8f4:	f001 fc36 	bl	8011164 <vPortExitCritical>
}
 800f8f8:	bf00      	nop
 800f8fa:	3710      	adds	r7, #16
 800f8fc:	46bd      	mov	sp, r7
 800f8fe:	bd80      	pop	{r7, pc}

0800f900 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800f900:	b580      	push	{r7, lr}
 800f902:	b084      	sub	sp, #16
 800f904:	af00      	add	r7, sp, #0
 800f906:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800f908:	f001 fbfc 	bl	8011104 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800f90c:	687b      	ldr	r3, [r7, #4]
 800f90e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f910:	2b00      	cmp	r3, #0
 800f912:	d102      	bne.n	800f91a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800f914:	2301      	movs	r3, #1
 800f916:	60fb      	str	r3, [r7, #12]
 800f918:	e001      	b.n	800f91e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800f91a:	2300      	movs	r3, #0
 800f91c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800f91e:	f001 fc21 	bl	8011164 <vPortExitCritical>

	return xReturn;
 800f922:	68fb      	ldr	r3, [r7, #12]
}
 800f924:	4618      	mov	r0, r3
 800f926:	3710      	adds	r7, #16
 800f928:	46bd      	mov	sp, r7
 800f92a:	bd80      	pop	{r7, pc}

0800f92c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800f92c:	b580      	push	{r7, lr}
 800f92e:	b084      	sub	sp, #16
 800f930:	af00      	add	r7, sp, #0
 800f932:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800f934:	f001 fbe6 	bl	8011104 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800f938:	687b      	ldr	r3, [r7, #4]
 800f93a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f93c:	687b      	ldr	r3, [r7, #4]
 800f93e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f940:	429a      	cmp	r2, r3
 800f942:	d102      	bne.n	800f94a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800f944:	2301      	movs	r3, #1
 800f946:	60fb      	str	r3, [r7, #12]
 800f948:	e001      	b.n	800f94e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800f94a:	2300      	movs	r3, #0
 800f94c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800f94e:	f001 fc09 	bl	8011164 <vPortExitCritical>

	return xReturn;
 800f952:	68fb      	ldr	r3, [r7, #12]
}
 800f954:	4618      	mov	r0, r3
 800f956:	3710      	adds	r7, #16
 800f958:	46bd      	mov	sp, r7
 800f95a:	bd80      	pop	{r7, pc}

0800f95c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800f95c:	b480      	push	{r7}
 800f95e:	b085      	sub	sp, #20
 800f960:	af00      	add	r7, sp, #0
 800f962:	6078      	str	r0, [r7, #4]
 800f964:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800f966:	2300      	movs	r3, #0
 800f968:	60fb      	str	r3, [r7, #12]
 800f96a:	e014      	b.n	800f996 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800f96c:	4a0f      	ldr	r2, [pc, #60]	; (800f9ac <vQueueAddToRegistry+0x50>)
 800f96e:	68fb      	ldr	r3, [r7, #12]
 800f970:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800f974:	2b00      	cmp	r3, #0
 800f976:	d10b      	bne.n	800f990 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800f978:	490c      	ldr	r1, [pc, #48]	; (800f9ac <vQueueAddToRegistry+0x50>)
 800f97a:	68fb      	ldr	r3, [r7, #12]
 800f97c:	683a      	ldr	r2, [r7, #0]
 800f97e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800f982:	4a0a      	ldr	r2, [pc, #40]	; (800f9ac <vQueueAddToRegistry+0x50>)
 800f984:	68fb      	ldr	r3, [r7, #12]
 800f986:	00db      	lsls	r3, r3, #3
 800f988:	4413      	add	r3, r2
 800f98a:	687a      	ldr	r2, [r7, #4]
 800f98c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800f98e:	e006      	b.n	800f99e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800f990:	68fb      	ldr	r3, [r7, #12]
 800f992:	3301      	adds	r3, #1
 800f994:	60fb      	str	r3, [r7, #12]
 800f996:	68fb      	ldr	r3, [r7, #12]
 800f998:	2b07      	cmp	r3, #7
 800f99a:	d9e7      	bls.n	800f96c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800f99c:	bf00      	nop
 800f99e:	bf00      	nop
 800f9a0:	3714      	adds	r7, #20
 800f9a2:	46bd      	mov	sp, r7
 800f9a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9a8:	4770      	bx	lr
 800f9aa:	bf00      	nop
 800f9ac:	200059c0 	.word	0x200059c0

0800f9b0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800f9b0:	b580      	push	{r7, lr}
 800f9b2:	b086      	sub	sp, #24
 800f9b4:	af00      	add	r7, sp, #0
 800f9b6:	60f8      	str	r0, [r7, #12]
 800f9b8:	60b9      	str	r1, [r7, #8]
 800f9ba:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800f9bc:	68fb      	ldr	r3, [r7, #12]
 800f9be:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800f9c0:	f001 fba0 	bl	8011104 <vPortEnterCritical>
 800f9c4:	697b      	ldr	r3, [r7, #20]
 800f9c6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800f9ca:	b25b      	sxtb	r3, r3
 800f9cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f9d0:	d103      	bne.n	800f9da <vQueueWaitForMessageRestricted+0x2a>
 800f9d2:	697b      	ldr	r3, [r7, #20]
 800f9d4:	2200      	movs	r2, #0
 800f9d6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800f9da:	697b      	ldr	r3, [r7, #20]
 800f9dc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800f9e0:	b25b      	sxtb	r3, r3
 800f9e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f9e6:	d103      	bne.n	800f9f0 <vQueueWaitForMessageRestricted+0x40>
 800f9e8:	697b      	ldr	r3, [r7, #20]
 800f9ea:	2200      	movs	r2, #0
 800f9ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800f9f0:	f001 fbb8 	bl	8011164 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800f9f4:	697b      	ldr	r3, [r7, #20]
 800f9f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f9f8:	2b00      	cmp	r3, #0
 800f9fa:	d106      	bne.n	800fa0a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800f9fc:	697b      	ldr	r3, [r7, #20]
 800f9fe:	3324      	adds	r3, #36	; 0x24
 800fa00:	687a      	ldr	r2, [r7, #4]
 800fa02:	68b9      	ldr	r1, [r7, #8]
 800fa04:	4618      	mov	r0, r3
 800fa06:	f000 fc3b 	bl	8010280 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800fa0a:	6978      	ldr	r0, [r7, #20]
 800fa0c:	f7ff ff26 	bl	800f85c <prvUnlockQueue>
	}
 800fa10:	bf00      	nop
 800fa12:	3718      	adds	r7, #24
 800fa14:	46bd      	mov	sp, r7
 800fa16:	bd80      	pop	{r7, pc}

0800fa18 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800fa18:	b580      	push	{r7, lr}
 800fa1a:	b08e      	sub	sp, #56	; 0x38
 800fa1c:	af04      	add	r7, sp, #16
 800fa1e:	60f8      	str	r0, [r7, #12]
 800fa20:	60b9      	str	r1, [r7, #8]
 800fa22:	607a      	str	r2, [r7, #4]
 800fa24:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800fa26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fa28:	2b00      	cmp	r3, #0
 800fa2a:	d10a      	bne.n	800fa42 <xTaskCreateStatic+0x2a>
	__asm volatile
 800fa2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fa30:	f383 8811 	msr	BASEPRI, r3
 800fa34:	f3bf 8f6f 	isb	sy
 800fa38:	f3bf 8f4f 	dsb	sy
 800fa3c:	623b      	str	r3, [r7, #32]
}
 800fa3e:	bf00      	nop
 800fa40:	e7fe      	b.n	800fa40 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800fa42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fa44:	2b00      	cmp	r3, #0
 800fa46:	d10a      	bne.n	800fa5e <xTaskCreateStatic+0x46>
	__asm volatile
 800fa48:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fa4c:	f383 8811 	msr	BASEPRI, r3
 800fa50:	f3bf 8f6f 	isb	sy
 800fa54:	f3bf 8f4f 	dsb	sy
 800fa58:	61fb      	str	r3, [r7, #28]
}
 800fa5a:	bf00      	nop
 800fa5c:	e7fe      	b.n	800fa5c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800fa5e:	235c      	movs	r3, #92	; 0x5c
 800fa60:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800fa62:	693b      	ldr	r3, [r7, #16]
 800fa64:	2b5c      	cmp	r3, #92	; 0x5c
 800fa66:	d00a      	beq.n	800fa7e <xTaskCreateStatic+0x66>
	__asm volatile
 800fa68:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fa6c:	f383 8811 	msr	BASEPRI, r3
 800fa70:	f3bf 8f6f 	isb	sy
 800fa74:	f3bf 8f4f 	dsb	sy
 800fa78:	61bb      	str	r3, [r7, #24]
}
 800fa7a:	bf00      	nop
 800fa7c:	e7fe      	b.n	800fa7c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800fa7e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800fa80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fa82:	2b00      	cmp	r3, #0
 800fa84:	d01e      	beq.n	800fac4 <xTaskCreateStatic+0xac>
 800fa86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fa88:	2b00      	cmp	r3, #0
 800fa8a:	d01b      	beq.n	800fac4 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800fa8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fa8e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800fa90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa92:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800fa94:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800fa96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa98:	2202      	movs	r2, #2
 800fa9a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800fa9e:	2300      	movs	r3, #0
 800faa0:	9303      	str	r3, [sp, #12]
 800faa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800faa4:	9302      	str	r3, [sp, #8]
 800faa6:	f107 0314 	add.w	r3, r7, #20
 800faaa:	9301      	str	r3, [sp, #4]
 800faac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800faae:	9300      	str	r3, [sp, #0]
 800fab0:	683b      	ldr	r3, [r7, #0]
 800fab2:	687a      	ldr	r2, [r7, #4]
 800fab4:	68b9      	ldr	r1, [r7, #8]
 800fab6:	68f8      	ldr	r0, [r7, #12]
 800fab8:	f000 f850 	bl	800fb5c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800fabc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800fabe:	f000 f8dd 	bl	800fc7c <prvAddNewTaskToReadyList>
 800fac2:	e001      	b.n	800fac8 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800fac4:	2300      	movs	r3, #0
 800fac6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800fac8:	697b      	ldr	r3, [r7, #20]
	}
 800faca:	4618      	mov	r0, r3
 800facc:	3728      	adds	r7, #40	; 0x28
 800face:	46bd      	mov	sp, r7
 800fad0:	bd80      	pop	{r7, pc}

0800fad2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800fad2:	b580      	push	{r7, lr}
 800fad4:	b08c      	sub	sp, #48	; 0x30
 800fad6:	af04      	add	r7, sp, #16
 800fad8:	60f8      	str	r0, [r7, #12]
 800fada:	60b9      	str	r1, [r7, #8]
 800fadc:	603b      	str	r3, [r7, #0]
 800fade:	4613      	mov	r3, r2
 800fae0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800fae2:	88fb      	ldrh	r3, [r7, #6]
 800fae4:	009b      	lsls	r3, r3, #2
 800fae6:	4618      	mov	r0, r3
 800fae8:	f001 fc2e 	bl	8011348 <pvPortMalloc>
 800faec:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800faee:	697b      	ldr	r3, [r7, #20]
 800faf0:	2b00      	cmp	r3, #0
 800faf2:	d00e      	beq.n	800fb12 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800faf4:	205c      	movs	r0, #92	; 0x5c
 800faf6:	f001 fc27 	bl	8011348 <pvPortMalloc>
 800fafa:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800fafc:	69fb      	ldr	r3, [r7, #28]
 800fafe:	2b00      	cmp	r3, #0
 800fb00:	d003      	beq.n	800fb0a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800fb02:	69fb      	ldr	r3, [r7, #28]
 800fb04:	697a      	ldr	r2, [r7, #20]
 800fb06:	631a      	str	r2, [r3, #48]	; 0x30
 800fb08:	e005      	b.n	800fb16 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800fb0a:	6978      	ldr	r0, [r7, #20]
 800fb0c:	f001 fce8 	bl	80114e0 <vPortFree>
 800fb10:	e001      	b.n	800fb16 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800fb12:	2300      	movs	r3, #0
 800fb14:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800fb16:	69fb      	ldr	r3, [r7, #28]
 800fb18:	2b00      	cmp	r3, #0
 800fb1a:	d017      	beq.n	800fb4c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800fb1c:	69fb      	ldr	r3, [r7, #28]
 800fb1e:	2200      	movs	r2, #0
 800fb20:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800fb24:	88fa      	ldrh	r2, [r7, #6]
 800fb26:	2300      	movs	r3, #0
 800fb28:	9303      	str	r3, [sp, #12]
 800fb2a:	69fb      	ldr	r3, [r7, #28]
 800fb2c:	9302      	str	r3, [sp, #8]
 800fb2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fb30:	9301      	str	r3, [sp, #4]
 800fb32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fb34:	9300      	str	r3, [sp, #0]
 800fb36:	683b      	ldr	r3, [r7, #0]
 800fb38:	68b9      	ldr	r1, [r7, #8]
 800fb3a:	68f8      	ldr	r0, [r7, #12]
 800fb3c:	f000 f80e 	bl	800fb5c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800fb40:	69f8      	ldr	r0, [r7, #28]
 800fb42:	f000 f89b 	bl	800fc7c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800fb46:	2301      	movs	r3, #1
 800fb48:	61bb      	str	r3, [r7, #24]
 800fb4a:	e002      	b.n	800fb52 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800fb4c:	f04f 33ff 	mov.w	r3, #4294967295
 800fb50:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800fb52:	69bb      	ldr	r3, [r7, #24]
	}
 800fb54:	4618      	mov	r0, r3
 800fb56:	3720      	adds	r7, #32
 800fb58:	46bd      	mov	sp, r7
 800fb5a:	bd80      	pop	{r7, pc}

0800fb5c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800fb5c:	b580      	push	{r7, lr}
 800fb5e:	b088      	sub	sp, #32
 800fb60:	af00      	add	r7, sp, #0
 800fb62:	60f8      	str	r0, [r7, #12]
 800fb64:	60b9      	str	r1, [r7, #8]
 800fb66:	607a      	str	r2, [r7, #4]
 800fb68:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800fb6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fb6c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800fb6e:	687b      	ldr	r3, [r7, #4]
 800fb70:	009b      	lsls	r3, r3, #2
 800fb72:	461a      	mov	r2, r3
 800fb74:	21a5      	movs	r1, #165	; 0xa5
 800fb76:	f002 fb27 	bl	80121c8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800fb7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fb7c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800fb7e:	687b      	ldr	r3, [r7, #4]
 800fb80:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800fb84:	3b01      	subs	r3, #1
 800fb86:	009b      	lsls	r3, r3, #2
 800fb88:	4413      	add	r3, r2
 800fb8a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800fb8c:	69bb      	ldr	r3, [r7, #24]
 800fb8e:	f023 0307 	bic.w	r3, r3, #7
 800fb92:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800fb94:	69bb      	ldr	r3, [r7, #24]
 800fb96:	f003 0307 	and.w	r3, r3, #7
 800fb9a:	2b00      	cmp	r3, #0
 800fb9c:	d00a      	beq.n	800fbb4 <prvInitialiseNewTask+0x58>
	__asm volatile
 800fb9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fba2:	f383 8811 	msr	BASEPRI, r3
 800fba6:	f3bf 8f6f 	isb	sy
 800fbaa:	f3bf 8f4f 	dsb	sy
 800fbae:	617b      	str	r3, [r7, #20]
}
 800fbb0:	bf00      	nop
 800fbb2:	e7fe      	b.n	800fbb2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800fbb4:	68bb      	ldr	r3, [r7, #8]
 800fbb6:	2b00      	cmp	r3, #0
 800fbb8:	d01f      	beq.n	800fbfa <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800fbba:	2300      	movs	r3, #0
 800fbbc:	61fb      	str	r3, [r7, #28]
 800fbbe:	e012      	b.n	800fbe6 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800fbc0:	68ba      	ldr	r2, [r7, #8]
 800fbc2:	69fb      	ldr	r3, [r7, #28]
 800fbc4:	4413      	add	r3, r2
 800fbc6:	7819      	ldrb	r1, [r3, #0]
 800fbc8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800fbca:	69fb      	ldr	r3, [r7, #28]
 800fbcc:	4413      	add	r3, r2
 800fbce:	3334      	adds	r3, #52	; 0x34
 800fbd0:	460a      	mov	r2, r1
 800fbd2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800fbd4:	68ba      	ldr	r2, [r7, #8]
 800fbd6:	69fb      	ldr	r3, [r7, #28]
 800fbd8:	4413      	add	r3, r2
 800fbda:	781b      	ldrb	r3, [r3, #0]
 800fbdc:	2b00      	cmp	r3, #0
 800fbde:	d006      	beq.n	800fbee <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800fbe0:	69fb      	ldr	r3, [r7, #28]
 800fbe2:	3301      	adds	r3, #1
 800fbe4:	61fb      	str	r3, [r7, #28]
 800fbe6:	69fb      	ldr	r3, [r7, #28]
 800fbe8:	2b0f      	cmp	r3, #15
 800fbea:	d9e9      	bls.n	800fbc0 <prvInitialiseNewTask+0x64>
 800fbec:	e000      	b.n	800fbf0 <prvInitialiseNewTask+0x94>
			{
				break;
 800fbee:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800fbf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fbf2:	2200      	movs	r2, #0
 800fbf4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800fbf8:	e003      	b.n	800fc02 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800fbfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fbfc:	2200      	movs	r2, #0
 800fbfe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800fc02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc04:	2b37      	cmp	r3, #55	; 0x37
 800fc06:	d901      	bls.n	800fc0c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800fc08:	2337      	movs	r3, #55	; 0x37
 800fc0a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800fc0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fc0e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800fc10:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800fc12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fc14:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800fc16:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800fc18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fc1a:	2200      	movs	r2, #0
 800fc1c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800fc1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fc20:	3304      	adds	r3, #4
 800fc22:	4618      	mov	r0, r3
 800fc24:	f7ff f978 	bl	800ef18 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800fc28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fc2a:	3318      	adds	r3, #24
 800fc2c:	4618      	mov	r0, r3
 800fc2e:	f7ff f973 	bl	800ef18 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800fc32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fc34:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800fc36:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fc38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc3a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800fc3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fc40:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800fc42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fc44:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800fc46:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800fc48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fc4a:	2200      	movs	r2, #0
 800fc4c:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800fc4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fc50:	2200      	movs	r2, #0
 800fc52:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800fc56:	683a      	ldr	r2, [r7, #0]
 800fc58:	68f9      	ldr	r1, [r7, #12]
 800fc5a:	69b8      	ldr	r0, [r7, #24]
 800fc5c:	f001 f928 	bl	8010eb0 <pxPortInitialiseStack>
 800fc60:	4602      	mov	r2, r0
 800fc62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fc64:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800fc66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fc68:	2b00      	cmp	r3, #0
 800fc6a:	d002      	beq.n	800fc72 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800fc6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fc6e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800fc70:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800fc72:	bf00      	nop
 800fc74:	3720      	adds	r7, #32
 800fc76:	46bd      	mov	sp, r7
 800fc78:	bd80      	pop	{r7, pc}
	...

0800fc7c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800fc7c:	b580      	push	{r7, lr}
 800fc7e:	b082      	sub	sp, #8
 800fc80:	af00      	add	r7, sp, #0
 800fc82:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800fc84:	f001 fa3e 	bl	8011104 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800fc88:	4b2d      	ldr	r3, [pc, #180]	; (800fd40 <prvAddNewTaskToReadyList+0xc4>)
 800fc8a:	681b      	ldr	r3, [r3, #0]
 800fc8c:	3301      	adds	r3, #1
 800fc8e:	4a2c      	ldr	r2, [pc, #176]	; (800fd40 <prvAddNewTaskToReadyList+0xc4>)
 800fc90:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800fc92:	4b2c      	ldr	r3, [pc, #176]	; (800fd44 <prvAddNewTaskToReadyList+0xc8>)
 800fc94:	681b      	ldr	r3, [r3, #0]
 800fc96:	2b00      	cmp	r3, #0
 800fc98:	d109      	bne.n	800fcae <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800fc9a:	4a2a      	ldr	r2, [pc, #168]	; (800fd44 <prvAddNewTaskToReadyList+0xc8>)
 800fc9c:	687b      	ldr	r3, [r7, #4]
 800fc9e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800fca0:	4b27      	ldr	r3, [pc, #156]	; (800fd40 <prvAddNewTaskToReadyList+0xc4>)
 800fca2:	681b      	ldr	r3, [r3, #0]
 800fca4:	2b01      	cmp	r3, #1
 800fca6:	d110      	bne.n	800fcca <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800fca8:	f000 fc16 	bl	80104d8 <prvInitialiseTaskLists>
 800fcac:	e00d      	b.n	800fcca <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800fcae:	4b26      	ldr	r3, [pc, #152]	; (800fd48 <prvAddNewTaskToReadyList+0xcc>)
 800fcb0:	681b      	ldr	r3, [r3, #0]
 800fcb2:	2b00      	cmp	r3, #0
 800fcb4:	d109      	bne.n	800fcca <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800fcb6:	4b23      	ldr	r3, [pc, #140]	; (800fd44 <prvAddNewTaskToReadyList+0xc8>)
 800fcb8:	681b      	ldr	r3, [r3, #0]
 800fcba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fcbc:	687b      	ldr	r3, [r7, #4]
 800fcbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fcc0:	429a      	cmp	r2, r3
 800fcc2:	d802      	bhi.n	800fcca <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800fcc4:	4a1f      	ldr	r2, [pc, #124]	; (800fd44 <prvAddNewTaskToReadyList+0xc8>)
 800fcc6:	687b      	ldr	r3, [r7, #4]
 800fcc8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800fcca:	4b20      	ldr	r3, [pc, #128]	; (800fd4c <prvAddNewTaskToReadyList+0xd0>)
 800fccc:	681b      	ldr	r3, [r3, #0]
 800fcce:	3301      	adds	r3, #1
 800fcd0:	4a1e      	ldr	r2, [pc, #120]	; (800fd4c <prvAddNewTaskToReadyList+0xd0>)
 800fcd2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800fcd4:	4b1d      	ldr	r3, [pc, #116]	; (800fd4c <prvAddNewTaskToReadyList+0xd0>)
 800fcd6:	681a      	ldr	r2, [r3, #0]
 800fcd8:	687b      	ldr	r3, [r7, #4]
 800fcda:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800fcdc:	687b      	ldr	r3, [r7, #4]
 800fcde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fce0:	4b1b      	ldr	r3, [pc, #108]	; (800fd50 <prvAddNewTaskToReadyList+0xd4>)
 800fce2:	681b      	ldr	r3, [r3, #0]
 800fce4:	429a      	cmp	r2, r3
 800fce6:	d903      	bls.n	800fcf0 <prvAddNewTaskToReadyList+0x74>
 800fce8:	687b      	ldr	r3, [r7, #4]
 800fcea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fcec:	4a18      	ldr	r2, [pc, #96]	; (800fd50 <prvAddNewTaskToReadyList+0xd4>)
 800fcee:	6013      	str	r3, [r2, #0]
 800fcf0:	687b      	ldr	r3, [r7, #4]
 800fcf2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fcf4:	4613      	mov	r3, r2
 800fcf6:	009b      	lsls	r3, r3, #2
 800fcf8:	4413      	add	r3, r2
 800fcfa:	009b      	lsls	r3, r3, #2
 800fcfc:	4a15      	ldr	r2, [pc, #84]	; (800fd54 <prvAddNewTaskToReadyList+0xd8>)
 800fcfe:	441a      	add	r2, r3
 800fd00:	687b      	ldr	r3, [r7, #4]
 800fd02:	3304      	adds	r3, #4
 800fd04:	4619      	mov	r1, r3
 800fd06:	4610      	mov	r0, r2
 800fd08:	f7ff f913 	bl	800ef32 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800fd0c:	f001 fa2a 	bl	8011164 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800fd10:	4b0d      	ldr	r3, [pc, #52]	; (800fd48 <prvAddNewTaskToReadyList+0xcc>)
 800fd12:	681b      	ldr	r3, [r3, #0]
 800fd14:	2b00      	cmp	r3, #0
 800fd16:	d00e      	beq.n	800fd36 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800fd18:	4b0a      	ldr	r3, [pc, #40]	; (800fd44 <prvAddNewTaskToReadyList+0xc8>)
 800fd1a:	681b      	ldr	r3, [r3, #0]
 800fd1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fd1e:	687b      	ldr	r3, [r7, #4]
 800fd20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fd22:	429a      	cmp	r2, r3
 800fd24:	d207      	bcs.n	800fd36 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800fd26:	4b0c      	ldr	r3, [pc, #48]	; (800fd58 <prvAddNewTaskToReadyList+0xdc>)
 800fd28:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fd2c:	601a      	str	r2, [r3, #0]
 800fd2e:	f3bf 8f4f 	dsb	sy
 800fd32:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800fd36:	bf00      	nop
 800fd38:	3708      	adds	r7, #8
 800fd3a:	46bd      	mov	sp, r7
 800fd3c:	bd80      	pop	{r7, pc}
 800fd3e:	bf00      	nop
 800fd40:	20000dd4 	.word	0x20000dd4
 800fd44:	20000900 	.word	0x20000900
 800fd48:	20000de0 	.word	0x20000de0
 800fd4c:	20000df0 	.word	0x20000df0
 800fd50:	20000ddc 	.word	0x20000ddc
 800fd54:	20000904 	.word	0x20000904
 800fd58:	e000ed04 	.word	0xe000ed04

0800fd5c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800fd5c:	b580      	push	{r7, lr}
 800fd5e:	b084      	sub	sp, #16
 800fd60:	af00      	add	r7, sp, #0
 800fd62:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800fd64:	2300      	movs	r3, #0
 800fd66:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800fd68:	687b      	ldr	r3, [r7, #4]
 800fd6a:	2b00      	cmp	r3, #0
 800fd6c:	d017      	beq.n	800fd9e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800fd6e:	4b13      	ldr	r3, [pc, #76]	; (800fdbc <vTaskDelay+0x60>)
 800fd70:	681b      	ldr	r3, [r3, #0]
 800fd72:	2b00      	cmp	r3, #0
 800fd74:	d00a      	beq.n	800fd8c <vTaskDelay+0x30>
	__asm volatile
 800fd76:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fd7a:	f383 8811 	msr	BASEPRI, r3
 800fd7e:	f3bf 8f6f 	isb	sy
 800fd82:	f3bf 8f4f 	dsb	sy
 800fd86:	60bb      	str	r3, [r7, #8]
}
 800fd88:	bf00      	nop
 800fd8a:	e7fe      	b.n	800fd8a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800fd8c:	f000 f880 	bl	800fe90 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800fd90:	2100      	movs	r1, #0
 800fd92:	6878      	ldr	r0, [r7, #4]
 800fd94:	f000 fcea 	bl	801076c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800fd98:	f000 f888 	bl	800feac <xTaskResumeAll>
 800fd9c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800fd9e:	68fb      	ldr	r3, [r7, #12]
 800fda0:	2b00      	cmp	r3, #0
 800fda2:	d107      	bne.n	800fdb4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800fda4:	4b06      	ldr	r3, [pc, #24]	; (800fdc0 <vTaskDelay+0x64>)
 800fda6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fdaa:	601a      	str	r2, [r3, #0]
 800fdac:	f3bf 8f4f 	dsb	sy
 800fdb0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800fdb4:	bf00      	nop
 800fdb6:	3710      	adds	r7, #16
 800fdb8:	46bd      	mov	sp, r7
 800fdba:	bd80      	pop	{r7, pc}
 800fdbc:	20000dfc 	.word	0x20000dfc
 800fdc0:	e000ed04 	.word	0xe000ed04

0800fdc4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800fdc4:	b580      	push	{r7, lr}
 800fdc6:	b08a      	sub	sp, #40	; 0x28
 800fdc8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800fdca:	2300      	movs	r3, #0
 800fdcc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800fdce:	2300      	movs	r3, #0
 800fdd0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800fdd2:	463a      	mov	r2, r7
 800fdd4:	1d39      	adds	r1, r7, #4
 800fdd6:	f107 0308 	add.w	r3, r7, #8
 800fdda:	4618      	mov	r0, r3
 800fddc:	f7ff f848 	bl	800ee70 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800fde0:	6839      	ldr	r1, [r7, #0]
 800fde2:	687b      	ldr	r3, [r7, #4]
 800fde4:	68ba      	ldr	r2, [r7, #8]
 800fde6:	9202      	str	r2, [sp, #8]
 800fde8:	9301      	str	r3, [sp, #4]
 800fdea:	2300      	movs	r3, #0
 800fdec:	9300      	str	r3, [sp, #0]
 800fdee:	2300      	movs	r3, #0
 800fdf0:	460a      	mov	r2, r1
 800fdf2:	4921      	ldr	r1, [pc, #132]	; (800fe78 <vTaskStartScheduler+0xb4>)
 800fdf4:	4821      	ldr	r0, [pc, #132]	; (800fe7c <vTaskStartScheduler+0xb8>)
 800fdf6:	f7ff fe0f 	bl	800fa18 <xTaskCreateStatic>
 800fdfa:	4603      	mov	r3, r0
 800fdfc:	4a20      	ldr	r2, [pc, #128]	; (800fe80 <vTaskStartScheduler+0xbc>)
 800fdfe:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800fe00:	4b1f      	ldr	r3, [pc, #124]	; (800fe80 <vTaskStartScheduler+0xbc>)
 800fe02:	681b      	ldr	r3, [r3, #0]
 800fe04:	2b00      	cmp	r3, #0
 800fe06:	d002      	beq.n	800fe0e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800fe08:	2301      	movs	r3, #1
 800fe0a:	617b      	str	r3, [r7, #20]
 800fe0c:	e001      	b.n	800fe12 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800fe0e:	2300      	movs	r3, #0
 800fe10:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800fe12:	697b      	ldr	r3, [r7, #20]
 800fe14:	2b01      	cmp	r3, #1
 800fe16:	d102      	bne.n	800fe1e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800fe18:	f000 fcfc 	bl	8010814 <xTimerCreateTimerTask>
 800fe1c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800fe1e:	697b      	ldr	r3, [r7, #20]
 800fe20:	2b01      	cmp	r3, #1
 800fe22:	d116      	bne.n	800fe52 <vTaskStartScheduler+0x8e>
	__asm volatile
 800fe24:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe28:	f383 8811 	msr	BASEPRI, r3
 800fe2c:	f3bf 8f6f 	isb	sy
 800fe30:	f3bf 8f4f 	dsb	sy
 800fe34:	613b      	str	r3, [r7, #16]
}
 800fe36:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800fe38:	4b12      	ldr	r3, [pc, #72]	; (800fe84 <vTaskStartScheduler+0xc0>)
 800fe3a:	f04f 32ff 	mov.w	r2, #4294967295
 800fe3e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800fe40:	4b11      	ldr	r3, [pc, #68]	; (800fe88 <vTaskStartScheduler+0xc4>)
 800fe42:	2201      	movs	r2, #1
 800fe44:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800fe46:	4b11      	ldr	r3, [pc, #68]	; (800fe8c <vTaskStartScheduler+0xc8>)
 800fe48:	2200      	movs	r2, #0
 800fe4a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800fe4c:	f001 f8b8 	bl	8010fc0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800fe50:	e00e      	b.n	800fe70 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800fe52:	697b      	ldr	r3, [r7, #20]
 800fe54:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fe58:	d10a      	bne.n	800fe70 <vTaskStartScheduler+0xac>
	__asm volatile
 800fe5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe5e:	f383 8811 	msr	BASEPRI, r3
 800fe62:	f3bf 8f6f 	isb	sy
 800fe66:	f3bf 8f4f 	dsb	sy
 800fe6a:	60fb      	str	r3, [r7, #12]
}
 800fe6c:	bf00      	nop
 800fe6e:	e7fe      	b.n	800fe6e <vTaskStartScheduler+0xaa>
}
 800fe70:	bf00      	nop
 800fe72:	3718      	adds	r7, #24
 800fe74:	46bd      	mov	sp, r7
 800fe76:	bd80      	pop	{r7, pc}
 800fe78:	08013ea8 	.word	0x08013ea8
 800fe7c:	080104a9 	.word	0x080104a9
 800fe80:	20000df8 	.word	0x20000df8
 800fe84:	20000df4 	.word	0x20000df4
 800fe88:	20000de0 	.word	0x20000de0
 800fe8c:	20000dd8 	.word	0x20000dd8

0800fe90 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800fe90:	b480      	push	{r7}
 800fe92:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800fe94:	4b04      	ldr	r3, [pc, #16]	; (800fea8 <vTaskSuspendAll+0x18>)
 800fe96:	681b      	ldr	r3, [r3, #0]
 800fe98:	3301      	adds	r3, #1
 800fe9a:	4a03      	ldr	r2, [pc, #12]	; (800fea8 <vTaskSuspendAll+0x18>)
 800fe9c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800fe9e:	bf00      	nop
 800fea0:	46bd      	mov	sp, r7
 800fea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fea6:	4770      	bx	lr
 800fea8:	20000dfc 	.word	0x20000dfc

0800feac <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800feac:	b580      	push	{r7, lr}
 800feae:	b084      	sub	sp, #16
 800feb0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800feb2:	2300      	movs	r3, #0
 800feb4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800feb6:	2300      	movs	r3, #0
 800feb8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800feba:	4b42      	ldr	r3, [pc, #264]	; (800ffc4 <xTaskResumeAll+0x118>)
 800febc:	681b      	ldr	r3, [r3, #0]
 800febe:	2b00      	cmp	r3, #0
 800fec0:	d10a      	bne.n	800fed8 <xTaskResumeAll+0x2c>
	__asm volatile
 800fec2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fec6:	f383 8811 	msr	BASEPRI, r3
 800feca:	f3bf 8f6f 	isb	sy
 800fece:	f3bf 8f4f 	dsb	sy
 800fed2:	603b      	str	r3, [r7, #0]
}
 800fed4:	bf00      	nop
 800fed6:	e7fe      	b.n	800fed6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800fed8:	f001 f914 	bl	8011104 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800fedc:	4b39      	ldr	r3, [pc, #228]	; (800ffc4 <xTaskResumeAll+0x118>)
 800fede:	681b      	ldr	r3, [r3, #0]
 800fee0:	3b01      	subs	r3, #1
 800fee2:	4a38      	ldr	r2, [pc, #224]	; (800ffc4 <xTaskResumeAll+0x118>)
 800fee4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800fee6:	4b37      	ldr	r3, [pc, #220]	; (800ffc4 <xTaskResumeAll+0x118>)
 800fee8:	681b      	ldr	r3, [r3, #0]
 800feea:	2b00      	cmp	r3, #0
 800feec:	d162      	bne.n	800ffb4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800feee:	4b36      	ldr	r3, [pc, #216]	; (800ffc8 <xTaskResumeAll+0x11c>)
 800fef0:	681b      	ldr	r3, [r3, #0]
 800fef2:	2b00      	cmp	r3, #0
 800fef4:	d05e      	beq.n	800ffb4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800fef6:	e02f      	b.n	800ff58 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fef8:	4b34      	ldr	r3, [pc, #208]	; (800ffcc <xTaskResumeAll+0x120>)
 800fefa:	68db      	ldr	r3, [r3, #12]
 800fefc:	68db      	ldr	r3, [r3, #12]
 800fefe:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ff00:	68fb      	ldr	r3, [r7, #12]
 800ff02:	3318      	adds	r3, #24
 800ff04:	4618      	mov	r0, r3
 800ff06:	f7ff f871 	bl	800efec <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ff0a:	68fb      	ldr	r3, [r7, #12]
 800ff0c:	3304      	adds	r3, #4
 800ff0e:	4618      	mov	r0, r3
 800ff10:	f7ff f86c 	bl	800efec <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800ff14:	68fb      	ldr	r3, [r7, #12]
 800ff16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ff18:	4b2d      	ldr	r3, [pc, #180]	; (800ffd0 <xTaskResumeAll+0x124>)
 800ff1a:	681b      	ldr	r3, [r3, #0]
 800ff1c:	429a      	cmp	r2, r3
 800ff1e:	d903      	bls.n	800ff28 <xTaskResumeAll+0x7c>
 800ff20:	68fb      	ldr	r3, [r7, #12]
 800ff22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ff24:	4a2a      	ldr	r2, [pc, #168]	; (800ffd0 <xTaskResumeAll+0x124>)
 800ff26:	6013      	str	r3, [r2, #0]
 800ff28:	68fb      	ldr	r3, [r7, #12]
 800ff2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ff2c:	4613      	mov	r3, r2
 800ff2e:	009b      	lsls	r3, r3, #2
 800ff30:	4413      	add	r3, r2
 800ff32:	009b      	lsls	r3, r3, #2
 800ff34:	4a27      	ldr	r2, [pc, #156]	; (800ffd4 <xTaskResumeAll+0x128>)
 800ff36:	441a      	add	r2, r3
 800ff38:	68fb      	ldr	r3, [r7, #12]
 800ff3a:	3304      	adds	r3, #4
 800ff3c:	4619      	mov	r1, r3
 800ff3e:	4610      	mov	r0, r2
 800ff40:	f7fe fff7 	bl	800ef32 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ff44:	68fb      	ldr	r3, [r7, #12]
 800ff46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ff48:	4b23      	ldr	r3, [pc, #140]	; (800ffd8 <xTaskResumeAll+0x12c>)
 800ff4a:	681b      	ldr	r3, [r3, #0]
 800ff4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ff4e:	429a      	cmp	r2, r3
 800ff50:	d302      	bcc.n	800ff58 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800ff52:	4b22      	ldr	r3, [pc, #136]	; (800ffdc <xTaskResumeAll+0x130>)
 800ff54:	2201      	movs	r2, #1
 800ff56:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ff58:	4b1c      	ldr	r3, [pc, #112]	; (800ffcc <xTaskResumeAll+0x120>)
 800ff5a:	681b      	ldr	r3, [r3, #0]
 800ff5c:	2b00      	cmp	r3, #0
 800ff5e:	d1cb      	bne.n	800fef8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800ff60:	68fb      	ldr	r3, [r7, #12]
 800ff62:	2b00      	cmp	r3, #0
 800ff64:	d001      	beq.n	800ff6a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800ff66:	f000 fb55 	bl	8010614 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800ff6a:	4b1d      	ldr	r3, [pc, #116]	; (800ffe0 <xTaskResumeAll+0x134>)
 800ff6c:	681b      	ldr	r3, [r3, #0]
 800ff6e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800ff70:	687b      	ldr	r3, [r7, #4]
 800ff72:	2b00      	cmp	r3, #0
 800ff74:	d010      	beq.n	800ff98 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800ff76:	f000 f847 	bl	8010008 <xTaskIncrementTick>
 800ff7a:	4603      	mov	r3, r0
 800ff7c:	2b00      	cmp	r3, #0
 800ff7e:	d002      	beq.n	800ff86 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800ff80:	4b16      	ldr	r3, [pc, #88]	; (800ffdc <xTaskResumeAll+0x130>)
 800ff82:	2201      	movs	r2, #1
 800ff84:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800ff86:	687b      	ldr	r3, [r7, #4]
 800ff88:	3b01      	subs	r3, #1
 800ff8a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800ff8c:	687b      	ldr	r3, [r7, #4]
 800ff8e:	2b00      	cmp	r3, #0
 800ff90:	d1f1      	bne.n	800ff76 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800ff92:	4b13      	ldr	r3, [pc, #76]	; (800ffe0 <xTaskResumeAll+0x134>)
 800ff94:	2200      	movs	r2, #0
 800ff96:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800ff98:	4b10      	ldr	r3, [pc, #64]	; (800ffdc <xTaskResumeAll+0x130>)
 800ff9a:	681b      	ldr	r3, [r3, #0]
 800ff9c:	2b00      	cmp	r3, #0
 800ff9e:	d009      	beq.n	800ffb4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800ffa0:	2301      	movs	r3, #1
 800ffa2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800ffa4:	4b0f      	ldr	r3, [pc, #60]	; (800ffe4 <xTaskResumeAll+0x138>)
 800ffa6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ffaa:	601a      	str	r2, [r3, #0]
 800ffac:	f3bf 8f4f 	dsb	sy
 800ffb0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ffb4:	f001 f8d6 	bl	8011164 <vPortExitCritical>

	return xAlreadyYielded;
 800ffb8:	68bb      	ldr	r3, [r7, #8]
}
 800ffba:	4618      	mov	r0, r3
 800ffbc:	3710      	adds	r7, #16
 800ffbe:	46bd      	mov	sp, r7
 800ffc0:	bd80      	pop	{r7, pc}
 800ffc2:	bf00      	nop
 800ffc4:	20000dfc 	.word	0x20000dfc
 800ffc8:	20000dd4 	.word	0x20000dd4
 800ffcc:	20000d94 	.word	0x20000d94
 800ffd0:	20000ddc 	.word	0x20000ddc
 800ffd4:	20000904 	.word	0x20000904
 800ffd8:	20000900 	.word	0x20000900
 800ffdc:	20000de8 	.word	0x20000de8
 800ffe0:	20000de4 	.word	0x20000de4
 800ffe4:	e000ed04 	.word	0xe000ed04

0800ffe8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800ffe8:	b480      	push	{r7}
 800ffea:	b083      	sub	sp, #12
 800ffec:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800ffee:	4b05      	ldr	r3, [pc, #20]	; (8010004 <xTaskGetTickCount+0x1c>)
 800fff0:	681b      	ldr	r3, [r3, #0]
 800fff2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800fff4:	687b      	ldr	r3, [r7, #4]
}
 800fff6:	4618      	mov	r0, r3
 800fff8:	370c      	adds	r7, #12
 800fffa:	46bd      	mov	sp, r7
 800fffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010000:	4770      	bx	lr
 8010002:	bf00      	nop
 8010004:	20000dd8 	.word	0x20000dd8

08010008 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8010008:	b580      	push	{r7, lr}
 801000a:	b086      	sub	sp, #24
 801000c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 801000e:	2300      	movs	r3, #0
 8010010:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010012:	4b4f      	ldr	r3, [pc, #316]	; (8010150 <xTaskIncrementTick+0x148>)
 8010014:	681b      	ldr	r3, [r3, #0]
 8010016:	2b00      	cmp	r3, #0
 8010018:	f040 808f 	bne.w	801013a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 801001c:	4b4d      	ldr	r3, [pc, #308]	; (8010154 <xTaskIncrementTick+0x14c>)
 801001e:	681b      	ldr	r3, [r3, #0]
 8010020:	3301      	adds	r3, #1
 8010022:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8010024:	4a4b      	ldr	r2, [pc, #300]	; (8010154 <xTaskIncrementTick+0x14c>)
 8010026:	693b      	ldr	r3, [r7, #16]
 8010028:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 801002a:	693b      	ldr	r3, [r7, #16]
 801002c:	2b00      	cmp	r3, #0
 801002e:	d120      	bne.n	8010072 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8010030:	4b49      	ldr	r3, [pc, #292]	; (8010158 <xTaskIncrementTick+0x150>)
 8010032:	681b      	ldr	r3, [r3, #0]
 8010034:	681b      	ldr	r3, [r3, #0]
 8010036:	2b00      	cmp	r3, #0
 8010038:	d00a      	beq.n	8010050 <xTaskIncrementTick+0x48>
	__asm volatile
 801003a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801003e:	f383 8811 	msr	BASEPRI, r3
 8010042:	f3bf 8f6f 	isb	sy
 8010046:	f3bf 8f4f 	dsb	sy
 801004a:	603b      	str	r3, [r7, #0]
}
 801004c:	bf00      	nop
 801004e:	e7fe      	b.n	801004e <xTaskIncrementTick+0x46>
 8010050:	4b41      	ldr	r3, [pc, #260]	; (8010158 <xTaskIncrementTick+0x150>)
 8010052:	681b      	ldr	r3, [r3, #0]
 8010054:	60fb      	str	r3, [r7, #12]
 8010056:	4b41      	ldr	r3, [pc, #260]	; (801015c <xTaskIncrementTick+0x154>)
 8010058:	681b      	ldr	r3, [r3, #0]
 801005a:	4a3f      	ldr	r2, [pc, #252]	; (8010158 <xTaskIncrementTick+0x150>)
 801005c:	6013      	str	r3, [r2, #0]
 801005e:	4a3f      	ldr	r2, [pc, #252]	; (801015c <xTaskIncrementTick+0x154>)
 8010060:	68fb      	ldr	r3, [r7, #12]
 8010062:	6013      	str	r3, [r2, #0]
 8010064:	4b3e      	ldr	r3, [pc, #248]	; (8010160 <xTaskIncrementTick+0x158>)
 8010066:	681b      	ldr	r3, [r3, #0]
 8010068:	3301      	adds	r3, #1
 801006a:	4a3d      	ldr	r2, [pc, #244]	; (8010160 <xTaskIncrementTick+0x158>)
 801006c:	6013      	str	r3, [r2, #0]
 801006e:	f000 fad1 	bl	8010614 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8010072:	4b3c      	ldr	r3, [pc, #240]	; (8010164 <xTaskIncrementTick+0x15c>)
 8010074:	681b      	ldr	r3, [r3, #0]
 8010076:	693a      	ldr	r2, [r7, #16]
 8010078:	429a      	cmp	r2, r3
 801007a:	d349      	bcc.n	8010110 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801007c:	4b36      	ldr	r3, [pc, #216]	; (8010158 <xTaskIncrementTick+0x150>)
 801007e:	681b      	ldr	r3, [r3, #0]
 8010080:	681b      	ldr	r3, [r3, #0]
 8010082:	2b00      	cmp	r3, #0
 8010084:	d104      	bne.n	8010090 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010086:	4b37      	ldr	r3, [pc, #220]	; (8010164 <xTaskIncrementTick+0x15c>)
 8010088:	f04f 32ff 	mov.w	r2, #4294967295
 801008c:	601a      	str	r2, [r3, #0]
					break;
 801008e:	e03f      	b.n	8010110 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010090:	4b31      	ldr	r3, [pc, #196]	; (8010158 <xTaskIncrementTick+0x150>)
 8010092:	681b      	ldr	r3, [r3, #0]
 8010094:	68db      	ldr	r3, [r3, #12]
 8010096:	68db      	ldr	r3, [r3, #12]
 8010098:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 801009a:	68bb      	ldr	r3, [r7, #8]
 801009c:	685b      	ldr	r3, [r3, #4]
 801009e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80100a0:	693a      	ldr	r2, [r7, #16]
 80100a2:	687b      	ldr	r3, [r7, #4]
 80100a4:	429a      	cmp	r2, r3
 80100a6:	d203      	bcs.n	80100b0 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80100a8:	4a2e      	ldr	r2, [pc, #184]	; (8010164 <xTaskIncrementTick+0x15c>)
 80100aa:	687b      	ldr	r3, [r7, #4]
 80100ac:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80100ae:	e02f      	b.n	8010110 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80100b0:	68bb      	ldr	r3, [r7, #8]
 80100b2:	3304      	adds	r3, #4
 80100b4:	4618      	mov	r0, r3
 80100b6:	f7fe ff99 	bl	800efec <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80100ba:	68bb      	ldr	r3, [r7, #8]
 80100bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80100be:	2b00      	cmp	r3, #0
 80100c0:	d004      	beq.n	80100cc <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80100c2:	68bb      	ldr	r3, [r7, #8]
 80100c4:	3318      	adds	r3, #24
 80100c6:	4618      	mov	r0, r3
 80100c8:	f7fe ff90 	bl	800efec <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80100cc:	68bb      	ldr	r3, [r7, #8]
 80100ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80100d0:	4b25      	ldr	r3, [pc, #148]	; (8010168 <xTaskIncrementTick+0x160>)
 80100d2:	681b      	ldr	r3, [r3, #0]
 80100d4:	429a      	cmp	r2, r3
 80100d6:	d903      	bls.n	80100e0 <xTaskIncrementTick+0xd8>
 80100d8:	68bb      	ldr	r3, [r7, #8]
 80100da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80100dc:	4a22      	ldr	r2, [pc, #136]	; (8010168 <xTaskIncrementTick+0x160>)
 80100de:	6013      	str	r3, [r2, #0]
 80100e0:	68bb      	ldr	r3, [r7, #8]
 80100e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80100e4:	4613      	mov	r3, r2
 80100e6:	009b      	lsls	r3, r3, #2
 80100e8:	4413      	add	r3, r2
 80100ea:	009b      	lsls	r3, r3, #2
 80100ec:	4a1f      	ldr	r2, [pc, #124]	; (801016c <xTaskIncrementTick+0x164>)
 80100ee:	441a      	add	r2, r3
 80100f0:	68bb      	ldr	r3, [r7, #8]
 80100f2:	3304      	adds	r3, #4
 80100f4:	4619      	mov	r1, r3
 80100f6:	4610      	mov	r0, r2
 80100f8:	f7fe ff1b 	bl	800ef32 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80100fc:	68bb      	ldr	r3, [r7, #8]
 80100fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010100:	4b1b      	ldr	r3, [pc, #108]	; (8010170 <xTaskIncrementTick+0x168>)
 8010102:	681b      	ldr	r3, [r3, #0]
 8010104:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010106:	429a      	cmp	r2, r3
 8010108:	d3b8      	bcc.n	801007c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 801010a:	2301      	movs	r3, #1
 801010c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801010e:	e7b5      	b.n	801007c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8010110:	4b17      	ldr	r3, [pc, #92]	; (8010170 <xTaskIncrementTick+0x168>)
 8010112:	681b      	ldr	r3, [r3, #0]
 8010114:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010116:	4915      	ldr	r1, [pc, #84]	; (801016c <xTaskIncrementTick+0x164>)
 8010118:	4613      	mov	r3, r2
 801011a:	009b      	lsls	r3, r3, #2
 801011c:	4413      	add	r3, r2
 801011e:	009b      	lsls	r3, r3, #2
 8010120:	440b      	add	r3, r1
 8010122:	681b      	ldr	r3, [r3, #0]
 8010124:	2b01      	cmp	r3, #1
 8010126:	d901      	bls.n	801012c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8010128:	2301      	movs	r3, #1
 801012a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 801012c:	4b11      	ldr	r3, [pc, #68]	; (8010174 <xTaskIncrementTick+0x16c>)
 801012e:	681b      	ldr	r3, [r3, #0]
 8010130:	2b00      	cmp	r3, #0
 8010132:	d007      	beq.n	8010144 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8010134:	2301      	movs	r3, #1
 8010136:	617b      	str	r3, [r7, #20]
 8010138:	e004      	b.n	8010144 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 801013a:	4b0f      	ldr	r3, [pc, #60]	; (8010178 <xTaskIncrementTick+0x170>)
 801013c:	681b      	ldr	r3, [r3, #0]
 801013e:	3301      	adds	r3, #1
 8010140:	4a0d      	ldr	r2, [pc, #52]	; (8010178 <xTaskIncrementTick+0x170>)
 8010142:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8010144:	697b      	ldr	r3, [r7, #20]
}
 8010146:	4618      	mov	r0, r3
 8010148:	3718      	adds	r7, #24
 801014a:	46bd      	mov	sp, r7
 801014c:	bd80      	pop	{r7, pc}
 801014e:	bf00      	nop
 8010150:	20000dfc 	.word	0x20000dfc
 8010154:	20000dd8 	.word	0x20000dd8
 8010158:	20000d8c 	.word	0x20000d8c
 801015c:	20000d90 	.word	0x20000d90
 8010160:	20000dec 	.word	0x20000dec
 8010164:	20000df4 	.word	0x20000df4
 8010168:	20000ddc 	.word	0x20000ddc
 801016c:	20000904 	.word	0x20000904
 8010170:	20000900 	.word	0x20000900
 8010174:	20000de8 	.word	0x20000de8
 8010178:	20000de4 	.word	0x20000de4

0801017c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 801017c:	b480      	push	{r7}
 801017e:	b085      	sub	sp, #20
 8010180:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8010182:	4b28      	ldr	r3, [pc, #160]	; (8010224 <vTaskSwitchContext+0xa8>)
 8010184:	681b      	ldr	r3, [r3, #0]
 8010186:	2b00      	cmp	r3, #0
 8010188:	d003      	beq.n	8010192 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 801018a:	4b27      	ldr	r3, [pc, #156]	; (8010228 <vTaskSwitchContext+0xac>)
 801018c:	2201      	movs	r2, #1
 801018e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8010190:	e041      	b.n	8010216 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8010192:	4b25      	ldr	r3, [pc, #148]	; (8010228 <vTaskSwitchContext+0xac>)
 8010194:	2200      	movs	r2, #0
 8010196:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010198:	4b24      	ldr	r3, [pc, #144]	; (801022c <vTaskSwitchContext+0xb0>)
 801019a:	681b      	ldr	r3, [r3, #0]
 801019c:	60fb      	str	r3, [r7, #12]
 801019e:	e010      	b.n	80101c2 <vTaskSwitchContext+0x46>
 80101a0:	68fb      	ldr	r3, [r7, #12]
 80101a2:	2b00      	cmp	r3, #0
 80101a4:	d10a      	bne.n	80101bc <vTaskSwitchContext+0x40>
	__asm volatile
 80101a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80101aa:	f383 8811 	msr	BASEPRI, r3
 80101ae:	f3bf 8f6f 	isb	sy
 80101b2:	f3bf 8f4f 	dsb	sy
 80101b6:	607b      	str	r3, [r7, #4]
}
 80101b8:	bf00      	nop
 80101ba:	e7fe      	b.n	80101ba <vTaskSwitchContext+0x3e>
 80101bc:	68fb      	ldr	r3, [r7, #12]
 80101be:	3b01      	subs	r3, #1
 80101c0:	60fb      	str	r3, [r7, #12]
 80101c2:	491b      	ldr	r1, [pc, #108]	; (8010230 <vTaskSwitchContext+0xb4>)
 80101c4:	68fa      	ldr	r2, [r7, #12]
 80101c6:	4613      	mov	r3, r2
 80101c8:	009b      	lsls	r3, r3, #2
 80101ca:	4413      	add	r3, r2
 80101cc:	009b      	lsls	r3, r3, #2
 80101ce:	440b      	add	r3, r1
 80101d0:	681b      	ldr	r3, [r3, #0]
 80101d2:	2b00      	cmp	r3, #0
 80101d4:	d0e4      	beq.n	80101a0 <vTaskSwitchContext+0x24>
 80101d6:	68fa      	ldr	r2, [r7, #12]
 80101d8:	4613      	mov	r3, r2
 80101da:	009b      	lsls	r3, r3, #2
 80101dc:	4413      	add	r3, r2
 80101de:	009b      	lsls	r3, r3, #2
 80101e0:	4a13      	ldr	r2, [pc, #76]	; (8010230 <vTaskSwitchContext+0xb4>)
 80101e2:	4413      	add	r3, r2
 80101e4:	60bb      	str	r3, [r7, #8]
 80101e6:	68bb      	ldr	r3, [r7, #8]
 80101e8:	685b      	ldr	r3, [r3, #4]
 80101ea:	685a      	ldr	r2, [r3, #4]
 80101ec:	68bb      	ldr	r3, [r7, #8]
 80101ee:	605a      	str	r2, [r3, #4]
 80101f0:	68bb      	ldr	r3, [r7, #8]
 80101f2:	685a      	ldr	r2, [r3, #4]
 80101f4:	68bb      	ldr	r3, [r7, #8]
 80101f6:	3308      	adds	r3, #8
 80101f8:	429a      	cmp	r2, r3
 80101fa:	d104      	bne.n	8010206 <vTaskSwitchContext+0x8a>
 80101fc:	68bb      	ldr	r3, [r7, #8]
 80101fe:	685b      	ldr	r3, [r3, #4]
 8010200:	685a      	ldr	r2, [r3, #4]
 8010202:	68bb      	ldr	r3, [r7, #8]
 8010204:	605a      	str	r2, [r3, #4]
 8010206:	68bb      	ldr	r3, [r7, #8]
 8010208:	685b      	ldr	r3, [r3, #4]
 801020a:	68db      	ldr	r3, [r3, #12]
 801020c:	4a09      	ldr	r2, [pc, #36]	; (8010234 <vTaskSwitchContext+0xb8>)
 801020e:	6013      	str	r3, [r2, #0]
 8010210:	4a06      	ldr	r2, [pc, #24]	; (801022c <vTaskSwitchContext+0xb0>)
 8010212:	68fb      	ldr	r3, [r7, #12]
 8010214:	6013      	str	r3, [r2, #0]
}
 8010216:	bf00      	nop
 8010218:	3714      	adds	r7, #20
 801021a:	46bd      	mov	sp, r7
 801021c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010220:	4770      	bx	lr
 8010222:	bf00      	nop
 8010224:	20000dfc 	.word	0x20000dfc
 8010228:	20000de8 	.word	0x20000de8
 801022c:	20000ddc 	.word	0x20000ddc
 8010230:	20000904 	.word	0x20000904
 8010234:	20000900 	.word	0x20000900

08010238 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8010238:	b580      	push	{r7, lr}
 801023a:	b084      	sub	sp, #16
 801023c:	af00      	add	r7, sp, #0
 801023e:	6078      	str	r0, [r7, #4]
 8010240:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8010242:	687b      	ldr	r3, [r7, #4]
 8010244:	2b00      	cmp	r3, #0
 8010246:	d10a      	bne.n	801025e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8010248:	f04f 0350 	mov.w	r3, #80	; 0x50
 801024c:	f383 8811 	msr	BASEPRI, r3
 8010250:	f3bf 8f6f 	isb	sy
 8010254:	f3bf 8f4f 	dsb	sy
 8010258:	60fb      	str	r3, [r7, #12]
}
 801025a:	bf00      	nop
 801025c:	e7fe      	b.n	801025c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801025e:	4b07      	ldr	r3, [pc, #28]	; (801027c <vTaskPlaceOnEventList+0x44>)
 8010260:	681b      	ldr	r3, [r3, #0]
 8010262:	3318      	adds	r3, #24
 8010264:	4619      	mov	r1, r3
 8010266:	6878      	ldr	r0, [r7, #4]
 8010268:	f7fe fe87 	bl	800ef7a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 801026c:	2101      	movs	r1, #1
 801026e:	6838      	ldr	r0, [r7, #0]
 8010270:	f000 fa7c 	bl	801076c <prvAddCurrentTaskToDelayedList>
}
 8010274:	bf00      	nop
 8010276:	3710      	adds	r7, #16
 8010278:	46bd      	mov	sp, r7
 801027a:	bd80      	pop	{r7, pc}
 801027c:	20000900 	.word	0x20000900

08010280 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8010280:	b580      	push	{r7, lr}
 8010282:	b086      	sub	sp, #24
 8010284:	af00      	add	r7, sp, #0
 8010286:	60f8      	str	r0, [r7, #12]
 8010288:	60b9      	str	r1, [r7, #8]
 801028a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 801028c:	68fb      	ldr	r3, [r7, #12]
 801028e:	2b00      	cmp	r3, #0
 8010290:	d10a      	bne.n	80102a8 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8010292:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010296:	f383 8811 	msr	BASEPRI, r3
 801029a:	f3bf 8f6f 	isb	sy
 801029e:	f3bf 8f4f 	dsb	sy
 80102a2:	617b      	str	r3, [r7, #20]
}
 80102a4:	bf00      	nop
 80102a6:	e7fe      	b.n	80102a6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80102a8:	4b0a      	ldr	r3, [pc, #40]	; (80102d4 <vTaskPlaceOnEventListRestricted+0x54>)
 80102aa:	681b      	ldr	r3, [r3, #0]
 80102ac:	3318      	adds	r3, #24
 80102ae:	4619      	mov	r1, r3
 80102b0:	68f8      	ldr	r0, [r7, #12]
 80102b2:	f7fe fe3e 	bl	800ef32 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80102b6:	687b      	ldr	r3, [r7, #4]
 80102b8:	2b00      	cmp	r3, #0
 80102ba:	d002      	beq.n	80102c2 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80102bc:	f04f 33ff 	mov.w	r3, #4294967295
 80102c0:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80102c2:	6879      	ldr	r1, [r7, #4]
 80102c4:	68b8      	ldr	r0, [r7, #8]
 80102c6:	f000 fa51 	bl	801076c <prvAddCurrentTaskToDelayedList>
	}
 80102ca:	bf00      	nop
 80102cc:	3718      	adds	r7, #24
 80102ce:	46bd      	mov	sp, r7
 80102d0:	bd80      	pop	{r7, pc}
 80102d2:	bf00      	nop
 80102d4:	20000900 	.word	0x20000900

080102d8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80102d8:	b580      	push	{r7, lr}
 80102da:	b086      	sub	sp, #24
 80102dc:	af00      	add	r7, sp, #0
 80102de:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80102e0:	687b      	ldr	r3, [r7, #4]
 80102e2:	68db      	ldr	r3, [r3, #12]
 80102e4:	68db      	ldr	r3, [r3, #12]
 80102e6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80102e8:	693b      	ldr	r3, [r7, #16]
 80102ea:	2b00      	cmp	r3, #0
 80102ec:	d10a      	bne.n	8010304 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80102ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80102f2:	f383 8811 	msr	BASEPRI, r3
 80102f6:	f3bf 8f6f 	isb	sy
 80102fa:	f3bf 8f4f 	dsb	sy
 80102fe:	60fb      	str	r3, [r7, #12]
}
 8010300:	bf00      	nop
 8010302:	e7fe      	b.n	8010302 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8010304:	693b      	ldr	r3, [r7, #16]
 8010306:	3318      	adds	r3, #24
 8010308:	4618      	mov	r0, r3
 801030a:	f7fe fe6f 	bl	800efec <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801030e:	4b1e      	ldr	r3, [pc, #120]	; (8010388 <xTaskRemoveFromEventList+0xb0>)
 8010310:	681b      	ldr	r3, [r3, #0]
 8010312:	2b00      	cmp	r3, #0
 8010314:	d11d      	bne.n	8010352 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8010316:	693b      	ldr	r3, [r7, #16]
 8010318:	3304      	adds	r3, #4
 801031a:	4618      	mov	r0, r3
 801031c:	f7fe fe66 	bl	800efec <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8010320:	693b      	ldr	r3, [r7, #16]
 8010322:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010324:	4b19      	ldr	r3, [pc, #100]	; (801038c <xTaskRemoveFromEventList+0xb4>)
 8010326:	681b      	ldr	r3, [r3, #0]
 8010328:	429a      	cmp	r2, r3
 801032a:	d903      	bls.n	8010334 <xTaskRemoveFromEventList+0x5c>
 801032c:	693b      	ldr	r3, [r7, #16]
 801032e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010330:	4a16      	ldr	r2, [pc, #88]	; (801038c <xTaskRemoveFromEventList+0xb4>)
 8010332:	6013      	str	r3, [r2, #0]
 8010334:	693b      	ldr	r3, [r7, #16]
 8010336:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010338:	4613      	mov	r3, r2
 801033a:	009b      	lsls	r3, r3, #2
 801033c:	4413      	add	r3, r2
 801033e:	009b      	lsls	r3, r3, #2
 8010340:	4a13      	ldr	r2, [pc, #76]	; (8010390 <xTaskRemoveFromEventList+0xb8>)
 8010342:	441a      	add	r2, r3
 8010344:	693b      	ldr	r3, [r7, #16]
 8010346:	3304      	adds	r3, #4
 8010348:	4619      	mov	r1, r3
 801034a:	4610      	mov	r0, r2
 801034c:	f7fe fdf1 	bl	800ef32 <vListInsertEnd>
 8010350:	e005      	b.n	801035e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8010352:	693b      	ldr	r3, [r7, #16]
 8010354:	3318      	adds	r3, #24
 8010356:	4619      	mov	r1, r3
 8010358:	480e      	ldr	r0, [pc, #56]	; (8010394 <xTaskRemoveFromEventList+0xbc>)
 801035a:	f7fe fdea 	bl	800ef32 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 801035e:	693b      	ldr	r3, [r7, #16]
 8010360:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010362:	4b0d      	ldr	r3, [pc, #52]	; (8010398 <xTaskRemoveFromEventList+0xc0>)
 8010364:	681b      	ldr	r3, [r3, #0]
 8010366:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010368:	429a      	cmp	r2, r3
 801036a:	d905      	bls.n	8010378 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 801036c:	2301      	movs	r3, #1
 801036e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8010370:	4b0a      	ldr	r3, [pc, #40]	; (801039c <xTaskRemoveFromEventList+0xc4>)
 8010372:	2201      	movs	r2, #1
 8010374:	601a      	str	r2, [r3, #0]
 8010376:	e001      	b.n	801037c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8010378:	2300      	movs	r3, #0
 801037a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 801037c:	697b      	ldr	r3, [r7, #20]
}
 801037e:	4618      	mov	r0, r3
 8010380:	3718      	adds	r7, #24
 8010382:	46bd      	mov	sp, r7
 8010384:	bd80      	pop	{r7, pc}
 8010386:	bf00      	nop
 8010388:	20000dfc 	.word	0x20000dfc
 801038c:	20000ddc 	.word	0x20000ddc
 8010390:	20000904 	.word	0x20000904
 8010394:	20000d94 	.word	0x20000d94
 8010398:	20000900 	.word	0x20000900
 801039c:	20000de8 	.word	0x20000de8

080103a0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80103a0:	b480      	push	{r7}
 80103a2:	b083      	sub	sp, #12
 80103a4:	af00      	add	r7, sp, #0
 80103a6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80103a8:	4b06      	ldr	r3, [pc, #24]	; (80103c4 <vTaskInternalSetTimeOutState+0x24>)
 80103aa:	681a      	ldr	r2, [r3, #0]
 80103ac:	687b      	ldr	r3, [r7, #4]
 80103ae:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80103b0:	4b05      	ldr	r3, [pc, #20]	; (80103c8 <vTaskInternalSetTimeOutState+0x28>)
 80103b2:	681a      	ldr	r2, [r3, #0]
 80103b4:	687b      	ldr	r3, [r7, #4]
 80103b6:	605a      	str	r2, [r3, #4]
}
 80103b8:	bf00      	nop
 80103ba:	370c      	adds	r7, #12
 80103bc:	46bd      	mov	sp, r7
 80103be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103c2:	4770      	bx	lr
 80103c4:	20000dec 	.word	0x20000dec
 80103c8:	20000dd8 	.word	0x20000dd8

080103cc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80103cc:	b580      	push	{r7, lr}
 80103ce:	b088      	sub	sp, #32
 80103d0:	af00      	add	r7, sp, #0
 80103d2:	6078      	str	r0, [r7, #4]
 80103d4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80103d6:	687b      	ldr	r3, [r7, #4]
 80103d8:	2b00      	cmp	r3, #0
 80103da:	d10a      	bne.n	80103f2 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80103dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80103e0:	f383 8811 	msr	BASEPRI, r3
 80103e4:	f3bf 8f6f 	isb	sy
 80103e8:	f3bf 8f4f 	dsb	sy
 80103ec:	613b      	str	r3, [r7, #16]
}
 80103ee:	bf00      	nop
 80103f0:	e7fe      	b.n	80103f0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80103f2:	683b      	ldr	r3, [r7, #0]
 80103f4:	2b00      	cmp	r3, #0
 80103f6:	d10a      	bne.n	801040e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80103f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80103fc:	f383 8811 	msr	BASEPRI, r3
 8010400:	f3bf 8f6f 	isb	sy
 8010404:	f3bf 8f4f 	dsb	sy
 8010408:	60fb      	str	r3, [r7, #12]
}
 801040a:	bf00      	nop
 801040c:	e7fe      	b.n	801040c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 801040e:	f000 fe79 	bl	8011104 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8010412:	4b1d      	ldr	r3, [pc, #116]	; (8010488 <xTaskCheckForTimeOut+0xbc>)
 8010414:	681b      	ldr	r3, [r3, #0]
 8010416:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8010418:	687b      	ldr	r3, [r7, #4]
 801041a:	685b      	ldr	r3, [r3, #4]
 801041c:	69ba      	ldr	r2, [r7, #24]
 801041e:	1ad3      	subs	r3, r2, r3
 8010420:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8010422:	683b      	ldr	r3, [r7, #0]
 8010424:	681b      	ldr	r3, [r3, #0]
 8010426:	f1b3 3fff 	cmp.w	r3, #4294967295
 801042a:	d102      	bne.n	8010432 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 801042c:	2300      	movs	r3, #0
 801042e:	61fb      	str	r3, [r7, #28]
 8010430:	e023      	b.n	801047a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8010432:	687b      	ldr	r3, [r7, #4]
 8010434:	681a      	ldr	r2, [r3, #0]
 8010436:	4b15      	ldr	r3, [pc, #84]	; (801048c <xTaskCheckForTimeOut+0xc0>)
 8010438:	681b      	ldr	r3, [r3, #0]
 801043a:	429a      	cmp	r2, r3
 801043c:	d007      	beq.n	801044e <xTaskCheckForTimeOut+0x82>
 801043e:	687b      	ldr	r3, [r7, #4]
 8010440:	685b      	ldr	r3, [r3, #4]
 8010442:	69ba      	ldr	r2, [r7, #24]
 8010444:	429a      	cmp	r2, r3
 8010446:	d302      	bcc.n	801044e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8010448:	2301      	movs	r3, #1
 801044a:	61fb      	str	r3, [r7, #28]
 801044c:	e015      	b.n	801047a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 801044e:	683b      	ldr	r3, [r7, #0]
 8010450:	681b      	ldr	r3, [r3, #0]
 8010452:	697a      	ldr	r2, [r7, #20]
 8010454:	429a      	cmp	r2, r3
 8010456:	d20b      	bcs.n	8010470 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8010458:	683b      	ldr	r3, [r7, #0]
 801045a:	681a      	ldr	r2, [r3, #0]
 801045c:	697b      	ldr	r3, [r7, #20]
 801045e:	1ad2      	subs	r2, r2, r3
 8010460:	683b      	ldr	r3, [r7, #0]
 8010462:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8010464:	6878      	ldr	r0, [r7, #4]
 8010466:	f7ff ff9b 	bl	80103a0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 801046a:	2300      	movs	r3, #0
 801046c:	61fb      	str	r3, [r7, #28]
 801046e:	e004      	b.n	801047a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8010470:	683b      	ldr	r3, [r7, #0]
 8010472:	2200      	movs	r2, #0
 8010474:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8010476:	2301      	movs	r3, #1
 8010478:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 801047a:	f000 fe73 	bl	8011164 <vPortExitCritical>

	return xReturn;
 801047e:	69fb      	ldr	r3, [r7, #28]
}
 8010480:	4618      	mov	r0, r3
 8010482:	3720      	adds	r7, #32
 8010484:	46bd      	mov	sp, r7
 8010486:	bd80      	pop	{r7, pc}
 8010488:	20000dd8 	.word	0x20000dd8
 801048c:	20000dec 	.word	0x20000dec

08010490 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8010490:	b480      	push	{r7}
 8010492:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8010494:	4b03      	ldr	r3, [pc, #12]	; (80104a4 <vTaskMissedYield+0x14>)
 8010496:	2201      	movs	r2, #1
 8010498:	601a      	str	r2, [r3, #0]
}
 801049a:	bf00      	nop
 801049c:	46bd      	mov	sp, r7
 801049e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104a2:	4770      	bx	lr
 80104a4:	20000de8 	.word	0x20000de8

080104a8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80104a8:	b580      	push	{r7, lr}
 80104aa:	b082      	sub	sp, #8
 80104ac:	af00      	add	r7, sp, #0
 80104ae:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80104b0:	f000 f852 	bl	8010558 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80104b4:	4b06      	ldr	r3, [pc, #24]	; (80104d0 <prvIdleTask+0x28>)
 80104b6:	681b      	ldr	r3, [r3, #0]
 80104b8:	2b01      	cmp	r3, #1
 80104ba:	d9f9      	bls.n	80104b0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80104bc:	4b05      	ldr	r3, [pc, #20]	; (80104d4 <prvIdleTask+0x2c>)
 80104be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80104c2:	601a      	str	r2, [r3, #0]
 80104c4:	f3bf 8f4f 	dsb	sy
 80104c8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80104cc:	e7f0      	b.n	80104b0 <prvIdleTask+0x8>
 80104ce:	bf00      	nop
 80104d0:	20000904 	.word	0x20000904
 80104d4:	e000ed04 	.word	0xe000ed04

080104d8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80104d8:	b580      	push	{r7, lr}
 80104da:	b082      	sub	sp, #8
 80104dc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80104de:	2300      	movs	r3, #0
 80104e0:	607b      	str	r3, [r7, #4]
 80104e2:	e00c      	b.n	80104fe <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80104e4:	687a      	ldr	r2, [r7, #4]
 80104e6:	4613      	mov	r3, r2
 80104e8:	009b      	lsls	r3, r3, #2
 80104ea:	4413      	add	r3, r2
 80104ec:	009b      	lsls	r3, r3, #2
 80104ee:	4a12      	ldr	r2, [pc, #72]	; (8010538 <prvInitialiseTaskLists+0x60>)
 80104f0:	4413      	add	r3, r2
 80104f2:	4618      	mov	r0, r3
 80104f4:	f7fe fcf0 	bl	800eed8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80104f8:	687b      	ldr	r3, [r7, #4]
 80104fa:	3301      	adds	r3, #1
 80104fc:	607b      	str	r3, [r7, #4]
 80104fe:	687b      	ldr	r3, [r7, #4]
 8010500:	2b37      	cmp	r3, #55	; 0x37
 8010502:	d9ef      	bls.n	80104e4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8010504:	480d      	ldr	r0, [pc, #52]	; (801053c <prvInitialiseTaskLists+0x64>)
 8010506:	f7fe fce7 	bl	800eed8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801050a:	480d      	ldr	r0, [pc, #52]	; (8010540 <prvInitialiseTaskLists+0x68>)
 801050c:	f7fe fce4 	bl	800eed8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8010510:	480c      	ldr	r0, [pc, #48]	; (8010544 <prvInitialiseTaskLists+0x6c>)
 8010512:	f7fe fce1 	bl	800eed8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8010516:	480c      	ldr	r0, [pc, #48]	; (8010548 <prvInitialiseTaskLists+0x70>)
 8010518:	f7fe fcde 	bl	800eed8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 801051c:	480b      	ldr	r0, [pc, #44]	; (801054c <prvInitialiseTaskLists+0x74>)
 801051e:	f7fe fcdb 	bl	800eed8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8010522:	4b0b      	ldr	r3, [pc, #44]	; (8010550 <prvInitialiseTaskLists+0x78>)
 8010524:	4a05      	ldr	r2, [pc, #20]	; (801053c <prvInitialiseTaskLists+0x64>)
 8010526:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8010528:	4b0a      	ldr	r3, [pc, #40]	; (8010554 <prvInitialiseTaskLists+0x7c>)
 801052a:	4a05      	ldr	r2, [pc, #20]	; (8010540 <prvInitialiseTaskLists+0x68>)
 801052c:	601a      	str	r2, [r3, #0]
}
 801052e:	bf00      	nop
 8010530:	3708      	adds	r7, #8
 8010532:	46bd      	mov	sp, r7
 8010534:	bd80      	pop	{r7, pc}
 8010536:	bf00      	nop
 8010538:	20000904 	.word	0x20000904
 801053c:	20000d64 	.word	0x20000d64
 8010540:	20000d78 	.word	0x20000d78
 8010544:	20000d94 	.word	0x20000d94
 8010548:	20000da8 	.word	0x20000da8
 801054c:	20000dc0 	.word	0x20000dc0
 8010550:	20000d8c 	.word	0x20000d8c
 8010554:	20000d90 	.word	0x20000d90

08010558 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8010558:	b580      	push	{r7, lr}
 801055a:	b082      	sub	sp, #8
 801055c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801055e:	e019      	b.n	8010594 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8010560:	f000 fdd0 	bl	8011104 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010564:	4b10      	ldr	r3, [pc, #64]	; (80105a8 <prvCheckTasksWaitingTermination+0x50>)
 8010566:	68db      	ldr	r3, [r3, #12]
 8010568:	68db      	ldr	r3, [r3, #12]
 801056a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801056c:	687b      	ldr	r3, [r7, #4]
 801056e:	3304      	adds	r3, #4
 8010570:	4618      	mov	r0, r3
 8010572:	f7fe fd3b 	bl	800efec <uxListRemove>
				--uxCurrentNumberOfTasks;
 8010576:	4b0d      	ldr	r3, [pc, #52]	; (80105ac <prvCheckTasksWaitingTermination+0x54>)
 8010578:	681b      	ldr	r3, [r3, #0]
 801057a:	3b01      	subs	r3, #1
 801057c:	4a0b      	ldr	r2, [pc, #44]	; (80105ac <prvCheckTasksWaitingTermination+0x54>)
 801057e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8010580:	4b0b      	ldr	r3, [pc, #44]	; (80105b0 <prvCheckTasksWaitingTermination+0x58>)
 8010582:	681b      	ldr	r3, [r3, #0]
 8010584:	3b01      	subs	r3, #1
 8010586:	4a0a      	ldr	r2, [pc, #40]	; (80105b0 <prvCheckTasksWaitingTermination+0x58>)
 8010588:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 801058a:	f000 fdeb 	bl	8011164 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 801058e:	6878      	ldr	r0, [r7, #4]
 8010590:	f000 f810 	bl	80105b4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010594:	4b06      	ldr	r3, [pc, #24]	; (80105b0 <prvCheckTasksWaitingTermination+0x58>)
 8010596:	681b      	ldr	r3, [r3, #0]
 8010598:	2b00      	cmp	r3, #0
 801059a:	d1e1      	bne.n	8010560 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 801059c:	bf00      	nop
 801059e:	bf00      	nop
 80105a0:	3708      	adds	r7, #8
 80105a2:	46bd      	mov	sp, r7
 80105a4:	bd80      	pop	{r7, pc}
 80105a6:	bf00      	nop
 80105a8:	20000da8 	.word	0x20000da8
 80105ac:	20000dd4 	.word	0x20000dd4
 80105b0:	20000dbc 	.word	0x20000dbc

080105b4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80105b4:	b580      	push	{r7, lr}
 80105b6:	b084      	sub	sp, #16
 80105b8:	af00      	add	r7, sp, #0
 80105ba:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80105bc:	687b      	ldr	r3, [r7, #4]
 80105be:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80105c2:	2b00      	cmp	r3, #0
 80105c4:	d108      	bne.n	80105d8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80105c6:	687b      	ldr	r3, [r7, #4]
 80105c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80105ca:	4618      	mov	r0, r3
 80105cc:	f000 ff88 	bl	80114e0 <vPortFree>
				vPortFree( pxTCB );
 80105d0:	6878      	ldr	r0, [r7, #4]
 80105d2:	f000 ff85 	bl	80114e0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80105d6:	e018      	b.n	801060a <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80105d8:	687b      	ldr	r3, [r7, #4]
 80105da:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80105de:	2b01      	cmp	r3, #1
 80105e0:	d103      	bne.n	80105ea <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80105e2:	6878      	ldr	r0, [r7, #4]
 80105e4:	f000 ff7c 	bl	80114e0 <vPortFree>
	}
 80105e8:	e00f      	b.n	801060a <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80105ea:	687b      	ldr	r3, [r7, #4]
 80105ec:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80105f0:	2b02      	cmp	r3, #2
 80105f2:	d00a      	beq.n	801060a <prvDeleteTCB+0x56>
	__asm volatile
 80105f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80105f8:	f383 8811 	msr	BASEPRI, r3
 80105fc:	f3bf 8f6f 	isb	sy
 8010600:	f3bf 8f4f 	dsb	sy
 8010604:	60fb      	str	r3, [r7, #12]
}
 8010606:	bf00      	nop
 8010608:	e7fe      	b.n	8010608 <prvDeleteTCB+0x54>
	}
 801060a:	bf00      	nop
 801060c:	3710      	adds	r7, #16
 801060e:	46bd      	mov	sp, r7
 8010610:	bd80      	pop	{r7, pc}
	...

08010614 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8010614:	b480      	push	{r7}
 8010616:	b083      	sub	sp, #12
 8010618:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801061a:	4b0c      	ldr	r3, [pc, #48]	; (801064c <prvResetNextTaskUnblockTime+0x38>)
 801061c:	681b      	ldr	r3, [r3, #0]
 801061e:	681b      	ldr	r3, [r3, #0]
 8010620:	2b00      	cmp	r3, #0
 8010622:	d104      	bne.n	801062e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8010624:	4b0a      	ldr	r3, [pc, #40]	; (8010650 <prvResetNextTaskUnblockTime+0x3c>)
 8010626:	f04f 32ff 	mov.w	r2, #4294967295
 801062a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 801062c:	e008      	b.n	8010640 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801062e:	4b07      	ldr	r3, [pc, #28]	; (801064c <prvResetNextTaskUnblockTime+0x38>)
 8010630:	681b      	ldr	r3, [r3, #0]
 8010632:	68db      	ldr	r3, [r3, #12]
 8010634:	68db      	ldr	r3, [r3, #12]
 8010636:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8010638:	687b      	ldr	r3, [r7, #4]
 801063a:	685b      	ldr	r3, [r3, #4]
 801063c:	4a04      	ldr	r2, [pc, #16]	; (8010650 <prvResetNextTaskUnblockTime+0x3c>)
 801063e:	6013      	str	r3, [r2, #0]
}
 8010640:	bf00      	nop
 8010642:	370c      	adds	r7, #12
 8010644:	46bd      	mov	sp, r7
 8010646:	f85d 7b04 	ldr.w	r7, [sp], #4
 801064a:	4770      	bx	lr
 801064c:	20000d8c 	.word	0x20000d8c
 8010650:	20000df4 	.word	0x20000df4

08010654 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8010654:	b480      	push	{r7}
 8010656:	b083      	sub	sp, #12
 8010658:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 801065a:	4b0b      	ldr	r3, [pc, #44]	; (8010688 <xTaskGetSchedulerState+0x34>)
 801065c:	681b      	ldr	r3, [r3, #0]
 801065e:	2b00      	cmp	r3, #0
 8010660:	d102      	bne.n	8010668 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8010662:	2301      	movs	r3, #1
 8010664:	607b      	str	r3, [r7, #4]
 8010666:	e008      	b.n	801067a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010668:	4b08      	ldr	r3, [pc, #32]	; (801068c <xTaskGetSchedulerState+0x38>)
 801066a:	681b      	ldr	r3, [r3, #0]
 801066c:	2b00      	cmp	r3, #0
 801066e:	d102      	bne.n	8010676 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8010670:	2302      	movs	r3, #2
 8010672:	607b      	str	r3, [r7, #4]
 8010674:	e001      	b.n	801067a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8010676:	2300      	movs	r3, #0
 8010678:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 801067a:	687b      	ldr	r3, [r7, #4]
	}
 801067c:	4618      	mov	r0, r3
 801067e:	370c      	adds	r7, #12
 8010680:	46bd      	mov	sp, r7
 8010682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010686:	4770      	bx	lr
 8010688:	20000de0 	.word	0x20000de0
 801068c:	20000dfc 	.word	0x20000dfc

08010690 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8010690:	b580      	push	{r7, lr}
 8010692:	b086      	sub	sp, #24
 8010694:	af00      	add	r7, sp, #0
 8010696:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8010698:	687b      	ldr	r3, [r7, #4]
 801069a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 801069c:	2300      	movs	r3, #0
 801069e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80106a0:	687b      	ldr	r3, [r7, #4]
 80106a2:	2b00      	cmp	r3, #0
 80106a4:	d056      	beq.n	8010754 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80106a6:	4b2e      	ldr	r3, [pc, #184]	; (8010760 <xTaskPriorityDisinherit+0xd0>)
 80106a8:	681b      	ldr	r3, [r3, #0]
 80106aa:	693a      	ldr	r2, [r7, #16]
 80106ac:	429a      	cmp	r2, r3
 80106ae:	d00a      	beq.n	80106c6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80106b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80106b4:	f383 8811 	msr	BASEPRI, r3
 80106b8:	f3bf 8f6f 	isb	sy
 80106bc:	f3bf 8f4f 	dsb	sy
 80106c0:	60fb      	str	r3, [r7, #12]
}
 80106c2:	bf00      	nop
 80106c4:	e7fe      	b.n	80106c4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80106c6:	693b      	ldr	r3, [r7, #16]
 80106c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80106ca:	2b00      	cmp	r3, #0
 80106cc:	d10a      	bne.n	80106e4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80106ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80106d2:	f383 8811 	msr	BASEPRI, r3
 80106d6:	f3bf 8f6f 	isb	sy
 80106da:	f3bf 8f4f 	dsb	sy
 80106de:	60bb      	str	r3, [r7, #8]
}
 80106e0:	bf00      	nop
 80106e2:	e7fe      	b.n	80106e2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80106e4:	693b      	ldr	r3, [r7, #16]
 80106e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80106e8:	1e5a      	subs	r2, r3, #1
 80106ea:	693b      	ldr	r3, [r7, #16]
 80106ec:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80106ee:	693b      	ldr	r3, [r7, #16]
 80106f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80106f2:	693b      	ldr	r3, [r7, #16]
 80106f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80106f6:	429a      	cmp	r2, r3
 80106f8:	d02c      	beq.n	8010754 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80106fa:	693b      	ldr	r3, [r7, #16]
 80106fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80106fe:	2b00      	cmp	r3, #0
 8010700:	d128      	bne.n	8010754 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010702:	693b      	ldr	r3, [r7, #16]
 8010704:	3304      	adds	r3, #4
 8010706:	4618      	mov	r0, r3
 8010708:	f7fe fc70 	bl	800efec <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 801070c:	693b      	ldr	r3, [r7, #16]
 801070e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8010710:	693b      	ldr	r3, [r7, #16]
 8010712:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010714:	693b      	ldr	r3, [r7, #16]
 8010716:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010718:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 801071c:	693b      	ldr	r3, [r7, #16]
 801071e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8010720:	693b      	ldr	r3, [r7, #16]
 8010722:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010724:	4b0f      	ldr	r3, [pc, #60]	; (8010764 <xTaskPriorityDisinherit+0xd4>)
 8010726:	681b      	ldr	r3, [r3, #0]
 8010728:	429a      	cmp	r2, r3
 801072a:	d903      	bls.n	8010734 <xTaskPriorityDisinherit+0xa4>
 801072c:	693b      	ldr	r3, [r7, #16]
 801072e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010730:	4a0c      	ldr	r2, [pc, #48]	; (8010764 <xTaskPriorityDisinherit+0xd4>)
 8010732:	6013      	str	r3, [r2, #0]
 8010734:	693b      	ldr	r3, [r7, #16]
 8010736:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010738:	4613      	mov	r3, r2
 801073a:	009b      	lsls	r3, r3, #2
 801073c:	4413      	add	r3, r2
 801073e:	009b      	lsls	r3, r3, #2
 8010740:	4a09      	ldr	r2, [pc, #36]	; (8010768 <xTaskPriorityDisinherit+0xd8>)
 8010742:	441a      	add	r2, r3
 8010744:	693b      	ldr	r3, [r7, #16]
 8010746:	3304      	adds	r3, #4
 8010748:	4619      	mov	r1, r3
 801074a:	4610      	mov	r0, r2
 801074c:	f7fe fbf1 	bl	800ef32 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8010750:	2301      	movs	r3, #1
 8010752:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8010754:	697b      	ldr	r3, [r7, #20]
	}
 8010756:	4618      	mov	r0, r3
 8010758:	3718      	adds	r7, #24
 801075a:	46bd      	mov	sp, r7
 801075c:	bd80      	pop	{r7, pc}
 801075e:	bf00      	nop
 8010760:	20000900 	.word	0x20000900
 8010764:	20000ddc 	.word	0x20000ddc
 8010768:	20000904 	.word	0x20000904

0801076c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 801076c:	b580      	push	{r7, lr}
 801076e:	b084      	sub	sp, #16
 8010770:	af00      	add	r7, sp, #0
 8010772:	6078      	str	r0, [r7, #4]
 8010774:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8010776:	4b21      	ldr	r3, [pc, #132]	; (80107fc <prvAddCurrentTaskToDelayedList+0x90>)
 8010778:	681b      	ldr	r3, [r3, #0]
 801077a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801077c:	4b20      	ldr	r3, [pc, #128]	; (8010800 <prvAddCurrentTaskToDelayedList+0x94>)
 801077e:	681b      	ldr	r3, [r3, #0]
 8010780:	3304      	adds	r3, #4
 8010782:	4618      	mov	r0, r3
 8010784:	f7fe fc32 	bl	800efec <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8010788:	687b      	ldr	r3, [r7, #4]
 801078a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801078e:	d10a      	bne.n	80107a6 <prvAddCurrentTaskToDelayedList+0x3a>
 8010790:	683b      	ldr	r3, [r7, #0]
 8010792:	2b00      	cmp	r3, #0
 8010794:	d007      	beq.n	80107a6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010796:	4b1a      	ldr	r3, [pc, #104]	; (8010800 <prvAddCurrentTaskToDelayedList+0x94>)
 8010798:	681b      	ldr	r3, [r3, #0]
 801079a:	3304      	adds	r3, #4
 801079c:	4619      	mov	r1, r3
 801079e:	4819      	ldr	r0, [pc, #100]	; (8010804 <prvAddCurrentTaskToDelayedList+0x98>)
 80107a0:	f7fe fbc7 	bl	800ef32 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80107a4:	e026      	b.n	80107f4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80107a6:	68fa      	ldr	r2, [r7, #12]
 80107a8:	687b      	ldr	r3, [r7, #4]
 80107aa:	4413      	add	r3, r2
 80107ac:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80107ae:	4b14      	ldr	r3, [pc, #80]	; (8010800 <prvAddCurrentTaskToDelayedList+0x94>)
 80107b0:	681b      	ldr	r3, [r3, #0]
 80107b2:	68ba      	ldr	r2, [r7, #8]
 80107b4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80107b6:	68ba      	ldr	r2, [r7, #8]
 80107b8:	68fb      	ldr	r3, [r7, #12]
 80107ba:	429a      	cmp	r2, r3
 80107bc:	d209      	bcs.n	80107d2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80107be:	4b12      	ldr	r3, [pc, #72]	; (8010808 <prvAddCurrentTaskToDelayedList+0x9c>)
 80107c0:	681a      	ldr	r2, [r3, #0]
 80107c2:	4b0f      	ldr	r3, [pc, #60]	; (8010800 <prvAddCurrentTaskToDelayedList+0x94>)
 80107c4:	681b      	ldr	r3, [r3, #0]
 80107c6:	3304      	adds	r3, #4
 80107c8:	4619      	mov	r1, r3
 80107ca:	4610      	mov	r0, r2
 80107cc:	f7fe fbd5 	bl	800ef7a <vListInsert>
}
 80107d0:	e010      	b.n	80107f4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80107d2:	4b0e      	ldr	r3, [pc, #56]	; (801080c <prvAddCurrentTaskToDelayedList+0xa0>)
 80107d4:	681a      	ldr	r2, [r3, #0]
 80107d6:	4b0a      	ldr	r3, [pc, #40]	; (8010800 <prvAddCurrentTaskToDelayedList+0x94>)
 80107d8:	681b      	ldr	r3, [r3, #0]
 80107da:	3304      	adds	r3, #4
 80107dc:	4619      	mov	r1, r3
 80107de:	4610      	mov	r0, r2
 80107e0:	f7fe fbcb 	bl	800ef7a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80107e4:	4b0a      	ldr	r3, [pc, #40]	; (8010810 <prvAddCurrentTaskToDelayedList+0xa4>)
 80107e6:	681b      	ldr	r3, [r3, #0]
 80107e8:	68ba      	ldr	r2, [r7, #8]
 80107ea:	429a      	cmp	r2, r3
 80107ec:	d202      	bcs.n	80107f4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80107ee:	4a08      	ldr	r2, [pc, #32]	; (8010810 <prvAddCurrentTaskToDelayedList+0xa4>)
 80107f0:	68bb      	ldr	r3, [r7, #8]
 80107f2:	6013      	str	r3, [r2, #0]
}
 80107f4:	bf00      	nop
 80107f6:	3710      	adds	r7, #16
 80107f8:	46bd      	mov	sp, r7
 80107fa:	bd80      	pop	{r7, pc}
 80107fc:	20000dd8 	.word	0x20000dd8
 8010800:	20000900 	.word	0x20000900
 8010804:	20000dc0 	.word	0x20000dc0
 8010808:	20000d90 	.word	0x20000d90
 801080c:	20000d8c 	.word	0x20000d8c
 8010810:	20000df4 	.word	0x20000df4

08010814 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8010814:	b580      	push	{r7, lr}
 8010816:	b08a      	sub	sp, #40	; 0x28
 8010818:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 801081a:	2300      	movs	r3, #0
 801081c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 801081e:	f000 fb07 	bl	8010e30 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8010822:	4b1c      	ldr	r3, [pc, #112]	; (8010894 <xTimerCreateTimerTask+0x80>)
 8010824:	681b      	ldr	r3, [r3, #0]
 8010826:	2b00      	cmp	r3, #0
 8010828:	d021      	beq.n	801086e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 801082a:	2300      	movs	r3, #0
 801082c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 801082e:	2300      	movs	r3, #0
 8010830:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8010832:	1d3a      	adds	r2, r7, #4
 8010834:	f107 0108 	add.w	r1, r7, #8
 8010838:	f107 030c 	add.w	r3, r7, #12
 801083c:	4618      	mov	r0, r3
 801083e:	f7fe fb31 	bl	800eea4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8010842:	6879      	ldr	r1, [r7, #4]
 8010844:	68bb      	ldr	r3, [r7, #8]
 8010846:	68fa      	ldr	r2, [r7, #12]
 8010848:	9202      	str	r2, [sp, #8]
 801084a:	9301      	str	r3, [sp, #4]
 801084c:	2302      	movs	r3, #2
 801084e:	9300      	str	r3, [sp, #0]
 8010850:	2300      	movs	r3, #0
 8010852:	460a      	mov	r2, r1
 8010854:	4910      	ldr	r1, [pc, #64]	; (8010898 <xTimerCreateTimerTask+0x84>)
 8010856:	4811      	ldr	r0, [pc, #68]	; (801089c <xTimerCreateTimerTask+0x88>)
 8010858:	f7ff f8de 	bl	800fa18 <xTaskCreateStatic>
 801085c:	4603      	mov	r3, r0
 801085e:	4a10      	ldr	r2, [pc, #64]	; (80108a0 <xTimerCreateTimerTask+0x8c>)
 8010860:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8010862:	4b0f      	ldr	r3, [pc, #60]	; (80108a0 <xTimerCreateTimerTask+0x8c>)
 8010864:	681b      	ldr	r3, [r3, #0]
 8010866:	2b00      	cmp	r3, #0
 8010868:	d001      	beq.n	801086e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 801086a:	2301      	movs	r3, #1
 801086c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 801086e:	697b      	ldr	r3, [r7, #20]
 8010870:	2b00      	cmp	r3, #0
 8010872:	d10a      	bne.n	801088a <xTimerCreateTimerTask+0x76>
	__asm volatile
 8010874:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010878:	f383 8811 	msr	BASEPRI, r3
 801087c:	f3bf 8f6f 	isb	sy
 8010880:	f3bf 8f4f 	dsb	sy
 8010884:	613b      	str	r3, [r7, #16]
}
 8010886:	bf00      	nop
 8010888:	e7fe      	b.n	8010888 <xTimerCreateTimerTask+0x74>
	return xReturn;
 801088a:	697b      	ldr	r3, [r7, #20]
}
 801088c:	4618      	mov	r0, r3
 801088e:	3718      	adds	r7, #24
 8010890:	46bd      	mov	sp, r7
 8010892:	bd80      	pop	{r7, pc}
 8010894:	20000e30 	.word	0x20000e30
 8010898:	08013eb0 	.word	0x08013eb0
 801089c:	080109d9 	.word	0x080109d9
 80108a0:	20000e34 	.word	0x20000e34

080108a4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80108a4:	b580      	push	{r7, lr}
 80108a6:	b08a      	sub	sp, #40	; 0x28
 80108a8:	af00      	add	r7, sp, #0
 80108aa:	60f8      	str	r0, [r7, #12]
 80108ac:	60b9      	str	r1, [r7, #8]
 80108ae:	607a      	str	r2, [r7, #4]
 80108b0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80108b2:	2300      	movs	r3, #0
 80108b4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80108b6:	68fb      	ldr	r3, [r7, #12]
 80108b8:	2b00      	cmp	r3, #0
 80108ba:	d10a      	bne.n	80108d2 <xTimerGenericCommand+0x2e>
	__asm volatile
 80108bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80108c0:	f383 8811 	msr	BASEPRI, r3
 80108c4:	f3bf 8f6f 	isb	sy
 80108c8:	f3bf 8f4f 	dsb	sy
 80108cc:	623b      	str	r3, [r7, #32]
}
 80108ce:	bf00      	nop
 80108d0:	e7fe      	b.n	80108d0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80108d2:	4b1a      	ldr	r3, [pc, #104]	; (801093c <xTimerGenericCommand+0x98>)
 80108d4:	681b      	ldr	r3, [r3, #0]
 80108d6:	2b00      	cmp	r3, #0
 80108d8:	d02a      	beq.n	8010930 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80108da:	68bb      	ldr	r3, [r7, #8]
 80108dc:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80108de:	687b      	ldr	r3, [r7, #4]
 80108e0:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80108e2:	68fb      	ldr	r3, [r7, #12]
 80108e4:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80108e6:	68bb      	ldr	r3, [r7, #8]
 80108e8:	2b05      	cmp	r3, #5
 80108ea:	dc18      	bgt.n	801091e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80108ec:	f7ff feb2 	bl	8010654 <xTaskGetSchedulerState>
 80108f0:	4603      	mov	r3, r0
 80108f2:	2b02      	cmp	r3, #2
 80108f4:	d109      	bne.n	801090a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80108f6:	4b11      	ldr	r3, [pc, #68]	; (801093c <xTimerGenericCommand+0x98>)
 80108f8:	6818      	ldr	r0, [r3, #0]
 80108fa:	f107 0110 	add.w	r1, r7, #16
 80108fe:	2300      	movs	r3, #0
 8010900:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010902:	f7fe fca1 	bl	800f248 <xQueueGenericSend>
 8010906:	6278      	str	r0, [r7, #36]	; 0x24
 8010908:	e012      	b.n	8010930 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 801090a:	4b0c      	ldr	r3, [pc, #48]	; (801093c <xTimerGenericCommand+0x98>)
 801090c:	6818      	ldr	r0, [r3, #0]
 801090e:	f107 0110 	add.w	r1, r7, #16
 8010912:	2300      	movs	r3, #0
 8010914:	2200      	movs	r2, #0
 8010916:	f7fe fc97 	bl	800f248 <xQueueGenericSend>
 801091a:	6278      	str	r0, [r7, #36]	; 0x24
 801091c:	e008      	b.n	8010930 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 801091e:	4b07      	ldr	r3, [pc, #28]	; (801093c <xTimerGenericCommand+0x98>)
 8010920:	6818      	ldr	r0, [r3, #0]
 8010922:	f107 0110 	add.w	r1, r7, #16
 8010926:	2300      	movs	r3, #0
 8010928:	683a      	ldr	r2, [r7, #0]
 801092a:	f7fe fd8b 	bl	800f444 <xQueueGenericSendFromISR>
 801092e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8010930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8010932:	4618      	mov	r0, r3
 8010934:	3728      	adds	r7, #40	; 0x28
 8010936:	46bd      	mov	sp, r7
 8010938:	bd80      	pop	{r7, pc}
 801093a:	bf00      	nop
 801093c:	20000e30 	.word	0x20000e30

08010940 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8010940:	b580      	push	{r7, lr}
 8010942:	b088      	sub	sp, #32
 8010944:	af02      	add	r7, sp, #8
 8010946:	6078      	str	r0, [r7, #4]
 8010948:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801094a:	4b22      	ldr	r3, [pc, #136]	; (80109d4 <prvProcessExpiredTimer+0x94>)
 801094c:	681b      	ldr	r3, [r3, #0]
 801094e:	68db      	ldr	r3, [r3, #12]
 8010950:	68db      	ldr	r3, [r3, #12]
 8010952:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8010954:	697b      	ldr	r3, [r7, #20]
 8010956:	3304      	adds	r3, #4
 8010958:	4618      	mov	r0, r3
 801095a:	f7fe fb47 	bl	800efec <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801095e:	697b      	ldr	r3, [r7, #20]
 8010960:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010964:	f003 0304 	and.w	r3, r3, #4
 8010968:	2b00      	cmp	r3, #0
 801096a:	d022      	beq.n	80109b2 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 801096c:	697b      	ldr	r3, [r7, #20]
 801096e:	699a      	ldr	r2, [r3, #24]
 8010970:	687b      	ldr	r3, [r7, #4]
 8010972:	18d1      	adds	r1, r2, r3
 8010974:	687b      	ldr	r3, [r7, #4]
 8010976:	683a      	ldr	r2, [r7, #0]
 8010978:	6978      	ldr	r0, [r7, #20]
 801097a:	f000 f8d1 	bl	8010b20 <prvInsertTimerInActiveList>
 801097e:	4603      	mov	r3, r0
 8010980:	2b00      	cmp	r3, #0
 8010982:	d01f      	beq.n	80109c4 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8010984:	2300      	movs	r3, #0
 8010986:	9300      	str	r3, [sp, #0]
 8010988:	2300      	movs	r3, #0
 801098a:	687a      	ldr	r2, [r7, #4]
 801098c:	2100      	movs	r1, #0
 801098e:	6978      	ldr	r0, [r7, #20]
 8010990:	f7ff ff88 	bl	80108a4 <xTimerGenericCommand>
 8010994:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8010996:	693b      	ldr	r3, [r7, #16]
 8010998:	2b00      	cmp	r3, #0
 801099a:	d113      	bne.n	80109c4 <prvProcessExpiredTimer+0x84>
	__asm volatile
 801099c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80109a0:	f383 8811 	msr	BASEPRI, r3
 80109a4:	f3bf 8f6f 	isb	sy
 80109a8:	f3bf 8f4f 	dsb	sy
 80109ac:	60fb      	str	r3, [r7, #12]
}
 80109ae:	bf00      	nop
 80109b0:	e7fe      	b.n	80109b0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80109b2:	697b      	ldr	r3, [r7, #20]
 80109b4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80109b8:	f023 0301 	bic.w	r3, r3, #1
 80109bc:	b2da      	uxtb	r2, r3
 80109be:	697b      	ldr	r3, [r7, #20]
 80109c0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80109c4:	697b      	ldr	r3, [r7, #20]
 80109c6:	6a1b      	ldr	r3, [r3, #32]
 80109c8:	6978      	ldr	r0, [r7, #20]
 80109ca:	4798      	blx	r3
}
 80109cc:	bf00      	nop
 80109ce:	3718      	adds	r7, #24
 80109d0:	46bd      	mov	sp, r7
 80109d2:	bd80      	pop	{r7, pc}
 80109d4:	20000e28 	.word	0x20000e28

080109d8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80109d8:	b580      	push	{r7, lr}
 80109da:	b084      	sub	sp, #16
 80109dc:	af00      	add	r7, sp, #0
 80109de:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80109e0:	f107 0308 	add.w	r3, r7, #8
 80109e4:	4618      	mov	r0, r3
 80109e6:	f000 f857 	bl	8010a98 <prvGetNextExpireTime>
 80109ea:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80109ec:	68bb      	ldr	r3, [r7, #8]
 80109ee:	4619      	mov	r1, r3
 80109f0:	68f8      	ldr	r0, [r7, #12]
 80109f2:	f000 f803 	bl	80109fc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80109f6:	f000 f8d5 	bl	8010ba4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80109fa:	e7f1      	b.n	80109e0 <prvTimerTask+0x8>

080109fc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80109fc:	b580      	push	{r7, lr}
 80109fe:	b084      	sub	sp, #16
 8010a00:	af00      	add	r7, sp, #0
 8010a02:	6078      	str	r0, [r7, #4]
 8010a04:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8010a06:	f7ff fa43 	bl	800fe90 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8010a0a:	f107 0308 	add.w	r3, r7, #8
 8010a0e:	4618      	mov	r0, r3
 8010a10:	f000 f866 	bl	8010ae0 <prvSampleTimeNow>
 8010a14:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8010a16:	68bb      	ldr	r3, [r7, #8]
 8010a18:	2b00      	cmp	r3, #0
 8010a1a:	d130      	bne.n	8010a7e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8010a1c:	683b      	ldr	r3, [r7, #0]
 8010a1e:	2b00      	cmp	r3, #0
 8010a20:	d10a      	bne.n	8010a38 <prvProcessTimerOrBlockTask+0x3c>
 8010a22:	687a      	ldr	r2, [r7, #4]
 8010a24:	68fb      	ldr	r3, [r7, #12]
 8010a26:	429a      	cmp	r2, r3
 8010a28:	d806      	bhi.n	8010a38 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8010a2a:	f7ff fa3f 	bl	800feac <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8010a2e:	68f9      	ldr	r1, [r7, #12]
 8010a30:	6878      	ldr	r0, [r7, #4]
 8010a32:	f7ff ff85 	bl	8010940 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8010a36:	e024      	b.n	8010a82 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8010a38:	683b      	ldr	r3, [r7, #0]
 8010a3a:	2b00      	cmp	r3, #0
 8010a3c:	d008      	beq.n	8010a50 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8010a3e:	4b13      	ldr	r3, [pc, #76]	; (8010a8c <prvProcessTimerOrBlockTask+0x90>)
 8010a40:	681b      	ldr	r3, [r3, #0]
 8010a42:	681b      	ldr	r3, [r3, #0]
 8010a44:	2b00      	cmp	r3, #0
 8010a46:	d101      	bne.n	8010a4c <prvProcessTimerOrBlockTask+0x50>
 8010a48:	2301      	movs	r3, #1
 8010a4a:	e000      	b.n	8010a4e <prvProcessTimerOrBlockTask+0x52>
 8010a4c:	2300      	movs	r3, #0
 8010a4e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8010a50:	4b0f      	ldr	r3, [pc, #60]	; (8010a90 <prvProcessTimerOrBlockTask+0x94>)
 8010a52:	6818      	ldr	r0, [r3, #0]
 8010a54:	687a      	ldr	r2, [r7, #4]
 8010a56:	68fb      	ldr	r3, [r7, #12]
 8010a58:	1ad3      	subs	r3, r2, r3
 8010a5a:	683a      	ldr	r2, [r7, #0]
 8010a5c:	4619      	mov	r1, r3
 8010a5e:	f7fe ffa7 	bl	800f9b0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8010a62:	f7ff fa23 	bl	800feac <xTaskResumeAll>
 8010a66:	4603      	mov	r3, r0
 8010a68:	2b00      	cmp	r3, #0
 8010a6a:	d10a      	bne.n	8010a82 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8010a6c:	4b09      	ldr	r3, [pc, #36]	; (8010a94 <prvProcessTimerOrBlockTask+0x98>)
 8010a6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010a72:	601a      	str	r2, [r3, #0]
 8010a74:	f3bf 8f4f 	dsb	sy
 8010a78:	f3bf 8f6f 	isb	sy
}
 8010a7c:	e001      	b.n	8010a82 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8010a7e:	f7ff fa15 	bl	800feac <xTaskResumeAll>
}
 8010a82:	bf00      	nop
 8010a84:	3710      	adds	r7, #16
 8010a86:	46bd      	mov	sp, r7
 8010a88:	bd80      	pop	{r7, pc}
 8010a8a:	bf00      	nop
 8010a8c:	20000e2c 	.word	0x20000e2c
 8010a90:	20000e30 	.word	0x20000e30
 8010a94:	e000ed04 	.word	0xe000ed04

08010a98 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8010a98:	b480      	push	{r7}
 8010a9a:	b085      	sub	sp, #20
 8010a9c:	af00      	add	r7, sp, #0
 8010a9e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8010aa0:	4b0e      	ldr	r3, [pc, #56]	; (8010adc <prvGetNextExpireTime+0x44>)
 8010aa2:	681b      	ldr	r3, [r3, #0]
 8010aa4:	681b      	ldr	r3, [r3, #0]
 8010aa6:	2b00      	cmp	r3, #0
 8010aa8:	d101      	bne.n	8010aae <prvGetNextExpireTime+0x16>
 8010aaa:	2201      	movs	r2, #1
 8010aac:	e000      	b.n	8010ab0 <prvGetNextExpireTime+0x18>
 8010aae:	2200      	movs	r2, #0
 8010ab0:	687b      	ldr	r3, [r7, #4]
 8010ab2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8010ab4:	687b      	ldr	r3, [r7, #4]
 8010ab6:	681b      	ldr	r3, [r3, #0]
 8010ab8:	2b00      	cmp	r3, #0
 8010aba:	d105      	bne.n	8010ac8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8010abc:	4b07      	ldr	r3, [pc, #28]	; (8010adc <prvGetNextExpireTime+0x44>)
 8010abe:	681b      	ldr	r3, [r3, #0]
 8010ac0:	68db      	ldr	r3, [r3, #12]
 8010ac2:	681b      	ldr	r3, [r3, #0]
 8010ac4:	60fb      	str	r3, [r7, #12]
 8010ac6:	e001      	b.n	8010acc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8010ac8:	2300      	movs	r3, #0
 8010aca:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8010acc:	68fb      	ldr	r3, [r7, #12]
}
 8010ace:	4618      	mov	r0, r3
 8010ad0:	3714      	adds	r7, #20
 8010ad2:	46bd      	mov	sp, r7
 8010ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ad8:	4770      	bx	lr
 8010ada:	bf00      	nop
 8010adc:	20000e28 	.word	0x20000e28

08010ae0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8010ae0:	b580      	push	{r7, lr}
 8010ae2:	b084      	sub	sp, #16
 8010ae4:	af00      	add	r7, sp, #0
 8010ae6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8010ae8:	f7ff fa7e 	bl	800ffe8 <xTaskGetTickCount>
 8010aec:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8010aee:	4b0b      	ldr	r3, [pc, #44]	; (8010b1c <prvSampleTimeNow+0x3c>)
 8010af0:	681b      	ldr	r3, [r3, #0]
 8010af2:	68fa      	ldr	r2, [r7, #12]
 8010af4:	429a      	cmp	r2, r3
 8010af6:	d205      	bcs.n	8010b04 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8010af8:	f000 f936 	bl	8010d68 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8010afc:	687b      	ldr	r3, [r7, #4]
 8010afe:	2201      	movs	r2, #1
 8010b00:	601a      	str	r2, [r3, #0]
 8010b02:	e002      	b.n	8010b0a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8010b04:	687b      	ldr	r3, [r7, #4]
 8010b06:	2200      	movs	r2, #0
 8010b08:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8010b0a:	4a04      	ldr	r2, [pc, #16]	; (8010b1c <prvSampleTimeNow+0x3c>)
 8010b0c:	68fb      	ldr	r3, [r7, #12]
 8010b0e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8010b10:	68fb      	ldr	r3, [r7, #12]
}
 8010b12:	4618      	mov	r0, r3
 8010b14:	3710      	adds	r7, #16
 8010b16:	46bd      	mov	sp, r7
 8010b18:	bd80      	pop	{r7, pc}
 8010b1a:	bf00      	nop
 8010b1c:	20000e38 	.word	0x20000e38

08010b20 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8010b20:	b580      	push	{r7, lr}
 8010b22:	b086      	sub	sp, #24
 8010b24:	af00      	add	r7, sp, #0
 8010b26:	60f8      	str	r0, [r7, #12]
 8010b28:	60b9      	str	r1, [r7, #8]
 8010b2a:	607a      	str	r2, [r7, #4]
 8010b2c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8010b2e:	2300      	movs	r3, #0
 8010b30:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8010b32:	68fb      	ldr	r3, [r7, #12]
 8010b34:	68ba      	ldr	r2, [r7, #8]
 8010b36:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8010b38:	68fb      	ldr	r3, [r7, #12]
 8010b3a:	68fa      	ldr	r2, [r7, #12]
 8010b3c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8010b3e:	68ba      	ldr	r2, [r7, #8]
 8010b40:	687b      	ldr	r3, [r7, #4]
 8010b42:	429a      	cmp	r2, r3
 8010b44:	d812      	bhi.n	8010b6c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010b46:	687a      	ldr	r2, [r7, #4]
 8010b48:	683b      	ldr	r3, [r7, #0]
 8010b4a:	1ad2      	subs	r2, r2, r3
 8010b4c:	68fb      	ldr	r3, [r7, #12]
 8010b4e:	699b      	ldr	r3, [r3, #24]
 8010b50:	429a      	cmp	r2, r3
 8010b52:	d302      	bcc.n	8010b5a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8010b54:	2301      	movs	r3, #1
 8010b56:	617b      	str	r3, [r7, #20]
 8010b58:	e01b      	b.n	8010b92 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8010b5a:	4b10      	ldr	r3, [pc, #64]	; (8010b9c <prvInsertTimerInActiveList+0x7c>)
 8010b5c:	681a      	ldr	r2, [r3, #0]
 8010b5e:	68fb      	ldr	r3, [r7, #12]
 8010b60:	3304      	adds	r3, #4
 8010b62:	4619      	mov	r1, r3
 8010b64:	4610      	mov	r0, r2
 8010b66:	f7fe fa08 	bl	800ef7a <vListInsert>
 8010b6a:	e012      	b.n	8010b92 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8010b6c:	687a      	ldr	r2, [r7, #4]
 8010b6e:	683b      	ldr	r3, [r7, #0]
 8010b70:	429a      	cmp	r2, r3
 8010b72:	d206      	bcs.n	8010b82 <prvInsertTimerInActiveList+0x62>
 8010b74:	68ba      	ldr	r2, [r7, #8]
 8010b76:	683b      	ldr	r3, [r7, #0]
 8010b78:	429a      	cmp	r2, r3
 8010b7a:	d302      	bcc.n	8010b82 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8010b7c:	2301      	movs	r3, #1
 8010b7e:	617b      	str	r3, [r7, #20]
 8010b80:	e007      	b.n	8010b92 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8010b82:	4b07      	ldr	r3, [pc, #28]	; (8010ba0 <prvInsertTimerInActiveList+0x80>)
 8010b84:	681a      	ldr	r2, [r3, #0]
 8010b86:	68fb      	ldr	r3, [r7, #12]
 8010b88:	3304      	adds	r3, #4
 8010b8a:	4619      	mov	r1, r3
 8010b8c:	4610      	mov	r0, r2
 8010b8e:	f7fe f9f4 	bl	800ef7a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8010b92:	697b      	ldr	r3, [r7, #20]
}
 8010b94:	4618      	mov	r0, r3
 8010b96:	3718      	adds	r7, #24
 8010b98:	46bd      	mov	sp, r7
 8010b9a:	bd80      	pop	{r7, pc}
 8010b9c:	20000e2c 	.word	0x20000e2c
 8010ba0:	20000e28 	.word	0x20000e28

08010ba4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8010ba4:	b580      	push	{r7, lr}
 8010ba6:	b08e      	sub	sp, #56	; 0x38
 8010ba8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8010baa:	e0ca      	b.n	8010d42 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8010bac:	687b      	ldr	r3, [r7, #4]
 8010bae:	2b00      	cmp	r3, #0
 8010bb0:	da18      	bge.n	8010be4 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8010bb2:	1d3b      	adds	r3, r7, #4
 8010bb4:	3304      	adds	r3, #4
 8010bb6:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8010bb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010bba:	2b00      	cmp	r3, #0
 8010bbc:	d10a      	bne.n	8010bd4 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8010bbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010bc2:	f383 8811 	msr	BASEPRI, r3
 8010bc6:	f3bf 8f6f 	isb	sy
 8010bca:	f3bf 8f4f 	dsb	sy
 8010bce:	61fb      	str	r3, [r7, #28]
}
 8010bd0:	bf00      	nop
 8010bd2:	e7fe      	b.n	8010bd2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8010bd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010bd6:	681b      	ldr	r3, [r3, #0]
 8010bd8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010bda:	6850      	ldr	r0, [r2, #4]
 8010bdc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010bde:	6892      	ldr	r2, [r2, #8]
 8010be0:	4611      	mov	r1, r2
 8010be2:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8010be4:	687b      	ldr	r3, [r7, #4]
 8010be6:	2b00      	cmp	r3, #0
 8010be8:	f2c0 80aa 	blt.w	8010d40 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8010bec:	68fb      	ldr	r3, [r7, #12]
 8010bee:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8010bf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010bf2:	695b      	ldr	r3, [r3, #20]
 8010bf4:	2b00      	cmp	r3, #0
 8010bf6:	d004      	beq.n	8010c02 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8010bf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010bfa:	3304      	adds	r3, #4
 8010bfc:	4618      	mov	r0, r3
 8010bfe:	f7fe f9f5 	bl	800efec <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8010c02:	463b      	mov	r3, r7
 8010c04:	4618      	mov	r0, r3
 8010c06:	f7ff ff6b 	bl	8010ae0 <prvSampleTimeNow>
 8010c0a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8010c0c:	687b      	ldr	r3, [r7, #4]
 8010c0e:	2b09      	cmp	r3, #9
 8010c10:	f200 8097 	bhi.w	8010d42 <prvProcessReceivedCommands+0x19e>
 8010c14:	a201      	add	r2, pc, #4	; (adr r2, 8010c1c <prvProcessReceivedCommands+0x78>)
 8010c16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010c1a:	bf00      	nop
 8010c1c:	08010c45 	.word	0x08010c45
 8010c20:	08010c45 	.word	0x08010c45
 8010c24:	08010c45 	.word	0x08010c45
 8010c28:	08010cb9 	.word	0x08010cb9
 8010c2c:	08010ccd 	.word	0x08010ccd
 8010c30:	08010d17 	.word	0x08010d17
 8010c34:	08010c45 	.word	0x08010c45
 8010c38:	08010c45 	.word	0x08010c45
 8010c3c:	08010cb9 	.word	0x08010cb9
 8010c40:	08010ccd 	.word	0x08010ccd
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8010c44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010c46:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010c4a:	f043 0301 	orr.w	r3, r3, #1
 8010c4e:	b2da      	uxtb	r2, r3
 8010c50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010c52:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8010c56:	68ba      	ldr	r2, [r7, #8]
 8010c58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010c5a:	699b      	ldr	r3, [r3, #24]
 8010c5c:	18d1      	adds	r1, r2, r3
 8010c5e:	68bb      	ldr	r3, [r7, #8]
 8010c60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010c62:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010c64:	f7ff ff5c 	bl	8010b20 <prvInsertTimerInActiveList>
 8010c68:	4603      	mov	r3, r0
 8010c6a:	2b00      	cmp	r3, #0
 8010c6c:	d069      	beq.n	8010d42 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8010c6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010c70:	6a1b      	ldr	r3, [r3, #32]
 8010c72:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010c74:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8010c76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010c78:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010c7c:	f003 0304 	and.w	r3, r3, #4
 8010c80:	2b00      	cmp	r3, #0
 8010c82:	d05e      	beq.n	8010d42 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8010c84:	68ba      	ldr	r2, [r7, #8]
 8010c86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010c88:	699b      	ldr	r3, [r3, #24]
 8010c8a:	441a      	add	r2, r3
 8010c8c:	2300      	movs	r3, #0
 8010c8e:	9300      	str	r3, [sp, #0]
 8010c90:	2300      	movs	r3, #0
 8010c92:	2100      	movs	r1, #0
 8010c94:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010c96:	f7ff fe05 	bl	80108a4 <xTimerGenericCommand>
 8010c9a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8010c9c:	6a3b      	ldr	r3, [r7, #32]
 8010c9e:	2b00      	cmp	r3, #0
 8010ca0:	d14f      	bne.n	8010d42 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8010ca2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010ca6:	f383 8811 	msr	BASEPRI, r3
 8010caa:	f3bf 8f6f 	isb	sy
 8010cae:	f3bf 8f4f 	dsb	sy
 8010cb2:	61bb      	str	r3, [r7, #24]
}
 8010cb4:	bf00      	nop
 8010cb6:	e7fe      	b.n	8010cb6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8010cb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010cba:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010cbe:	f023 0301 	bic.w	r3, r3, #1
 8010cc2:	b2da      	uxtb	r2, r3
 8010cc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010cc6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8010cca:	e03a      	b.n	8010d42 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8010ccc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010cce:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010cd2:	f043 0301 	orr.w	r3, r3, #1
 8010cd6:	b2da      	uxtb	r2, r3
 8010cd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010cda:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8010cde:	68ba      	ldr	r2, [r7, #8]
 8010ce0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010ce2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8010ce4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010ce6:	699b      	ldr	r3, [r3, #24]
 8010ce8:	2b00      	cmp	r3, #0
 8010cea:	d10a      	bne.n	8010d02 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8010cec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010cf0:	f383 8811 	msr	BASEPRI, r3
 8010cf4:	f3bf 8f6f 	isb	sy
 8010cf8:	f3bf 8f4f 	dsb	sy
 8010cfc:	617b      	str	r3, [r7, #20]
}
 8010cfe:	bf00      	nop
 8010d00:	e7fe      	b.n	8010d00 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8010d02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010d04:	699a      	ldr	r2, [r3, #24]
 8010d06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010d08:	18d1      	adds	r1, r2, r3
 8010d0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010d0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010d0e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010d10:	f7ff ff06 	bl	8010b20 <prvInsertTimerInActiveList>
					break;
 8010d14:	e015      	b.n	8010d42 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8010d16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010d18:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010d1c:	f003 0302 	and.w	r3, r3, #2
 8010d20:	2b00      	cmp	r3, #0
 8010d22:	d103      	bne.n	8010d2c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8010d24:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010d26:	f000 fbdb 	bl	80114e0 <vPortFree>
 8010d2a:	e00a      	b.n	8010d42 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8010d2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010d2e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010d32:	f023 0301 	bic.w	r3, r3, #1
 8010d36:	b2da      	uxtb	r2, r3
 8010d38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010d3a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8010d3e:	e000      	b.n	8010d42 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8010d40:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8010d42:	4b08      	ldr	r3, [pc, #32]	; (8010d64 <prvProcessReceivedCommands+0x1c0>)
 8010d44:	681b      	ldr	r3, [r3, #0]
 8010d46:	1d39      	adds	r1, r7, #4
 8010d48:	2200      	movs	r2, #0
 8010d4a:	4618      	mov	r0, r3
 8010d4c:	f7fe fc16 	bl	800f57c <xQueueReceive>
 8010d50:	4603      	mov	r3, r0
 8010d52:	2b00      	cmp	r3, #0
 8010d54:	f47f af2a 	bne.w	8010bac <prvProcessReceivedCommands+0x8>
	}
}
 8010d58:	bf00      	nop
 8010d5a:	bf00      	nop
 8010d5c:	3730      	adds	r7, #48	; 0x30
 8010d5e:	46bd      	mov	sp, r7
 8010d60:	bd80      	pop	{r7, pc}
 8010d62:	bf00      	nop
 8010d64:	20000e30 	.word	0x20000e30

08010d68 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8010d68:	b580      	push	{r7, lr}
 8010d6a:	b088      	sub	sp, #32
 8010d6c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8010d6e:	e048      	b.n	8010e02 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8010d70:	4b2d      	ldr	r3, [pc, #180]	; (8010e28 <prvSwitchTimerLists+0xc0>)
 8010d72:	681b      	ldr	r3, [r3, #0]
 8010d74:	68db      	ldr	r3, [r3, #12]
 8010d76:	681b      	ldr	r3, [r3, #0]
 8010d78:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010d7a:	4b2b      	ldr	r3, [pc, #172]	; (8010e28 <prvSwitchTimerLists+0xc0>)
 8010d7c:	681b      	ldr	r3, [r3, #0]
 8010d7e:	68db      	ldr	r3, [r3, #12]
 8010d80:	68db      	ldr	r3, [r3, #12]
 8010d82:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8010d84:	68fb      	ldr	r3, [r7, #12]
 8010d86:	3304      	adds	r3, #4
 8010d88:	4618      	mov	r0, r3
 8010d8a:	f7fe f92f 	bl	800efec <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8010d8e:	68fb      	ldr	r3, [r7, #12]
 8010d90:	6a1b      	ldr	r3, [r3, #32]
 8010d92:	68f8      	ldr	r0, [r7, #12]
 8010d94:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8010d96:	68fb      	ldr	r3, [r7, #12]
 8010d98:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010d9c:	f003 0304 	and.w	r3, r3, #4
 8010da0:	2b00      	cmp	r3, #0
 8010da2:	d02e      	beq.n	8010e02 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8010da4:	68fb      	ldr	r3, [r7, #12]
 8010da6:	699b      	ldr	r3, [r3, #24]
 8010da8:	693a      	ldr	r2, [r7, #16]
 8010daa:	4413      	add	r3, r2
 8010dac:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8010dae:	68ba      	ldr	r2, [r7, #8]
 8010db0:	693b      	ldr	r3, [r7, #16]
 8010db2:	429a      	cmp	r2, r3
 8010db4:	d90e      	bls.n	8010dd4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8010db6:	68fb      	ldr	r3, [r7, #12]
 8010db8:	68ba      	ldr	r2, [r7, #8]
 8010dba:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8010dbc:	68fb      	ldr	r3, [r7, #12]
 8010dbe:	68fa      	ldr	r2, [r7, #12]
 8010dc0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8010dc2:	4b19      	ldr	r3, [pc, #100]	; (8010e28 <prvSwitchTimerLists+0xc0>)
 8010dc4:	681a      	ldr	r2, [r3, #0]
 8010dc6:	68fb      	ldr	r3, [r7, #12]
 8010dc8:	3304      	adds	r3, #4
 8010dca:	4619      	mov	r1, r3
 8010dcc:	4610      	mov	r0, r2
 8010dce:	f7fe f8d4 	bl	800ef7a <vListInsert>
 8010dd2:	e016      	b.n	8010e02 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8010dd4:	2300      	movs	r3, #0
 8010dd6:	9300      	str	r3, [sp, #0]
 8010dd8:	2300      	movs	r3, #0
 8010dda:	693a      	ldr	r2, [r7, #16]
 8010ddc:	2100      	movs	r1, #0
 8010dde:	68f8      	ldr	r0, [r7, #12]
 8010de0:	f7ff fd60 	bl	80108a4 <xTimerGenericCommand>
 8010de4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8010de6:	687b      	ldr	r3, [r7, #4]
 8010de8:	2b00      	cmp	r3, #0
 8010dea:	d10a      	bne.n	8010e02 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8010dec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010df0:	f383 8811 	msr	BASEPRI, r3
 8010df4:	f3bf 8f6f 	isb	sy
 8010df8:	f3bf 8f4f 	dsb	sy
 8010dfc:	603b      	str	r3, [r7, #0]
}
 8010dfe:	bf00      	nop
 8010e00:	e7fe      	b.n	8010e00 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8010e02:	4b09      	ldr	r3, [pc, #36]	; (8010e28 <prvSwitchTimerLists+0xc0>)
 8010e04:	681b      	ldr	r3, [r3, #0]
 8010e06:	681b      	ldr	r3, [r3, #0]
 8010e08:	2b00      	cmp	r3, #0
 8010e0a:	d1b1      	bne.n	8010d70 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8010e0c:	4b06      	ldr	r3, [pc, #24]	; (8010e28 <prvSwitchTimerLists+0xc0>)
 8010e0e:	681b      	ldr	r3, [r3, #0]
 8010e10:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8010e12:	4b06      	ldr	r3, [pc, #24]	; (8010e2c <prvSwitchTimerLists+0xc4>)
 8010e14:	681b      	ldr	r3, [r3, #0]
 8010e16:	4a04      	ldr	r2, [pc, #16]	; (8010e28 <prvSwitchTimerLists+0xc0>)
 8010e18:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8010e1a:	4a04      	ldr	r2, [pc, #16]	; (8010e2c <prvSwitchTimerLists+0xc4>)
 8010e1c:	697b      	ldr	r3, [r7, #20]
 8010e1e:	6013      	str	r3, [r2, #0]
}
 8010e20:	bf00      	nop
 8010e22:	3718      	adds	r7, #24
 8010e24:	46bd      	mov	sp, r7
 8010e26:	bd80      	pop	{r7, pc}
 8010e28:	20000e28 	.word	0x20000e28
 8010e2c:	20000e2c 	.word	0x20000e2c

08010e30 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8010e30:	b580      	push	{r7, lr}
 8010e32:	b082      	sub	sp, #8
 8010e34:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8010e36:	f000 f965 	bl	8011104 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8010e3a:	4b15      	ldr	r3, [pc, #84]	; (8010e90 <prvCheckForValidListAndQueue+0x60>)
 8010e3c:	681b      	ldr	r3, [r3, #0]
 8010e3e:	2b00      	cmp	r3, #0
 8010e40:	d120      	bne.n	8010e84 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8010e42:	4814      	ldr	r0, [pc, #80]	; (8010e94 <prvCheckForValidListAndQueue+0x64>)
 8010e44:	f7fe f848 	bl	800eed8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8010e48:	4813      	ldr	r0, [pc, #76]	; (8010e98 <prvCheckForValidListAndQueue+0x68>)
 8010e4a:	f7fe f845 	bl	800eed8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8010e4e:	4b13      	ldr	r3, [pc, #76]	; (8010e9c <prvCheckForValidListAndQueue+0x6c>)
 8010e50:	4a10      	ldr	r2, [pc, #64]	; (8010e94 <prvCheckForValidListAndQueue+0x64>)
 8010e52:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8010e54:	4b12      	ldr	r3, [pc, #72]	; (8010ea0 <prvCheckForValidListAndQueue+0x70>)
 8010e56:	4a10      	ldr	r2, [pc, #64]	; (8010e98 <prvCheckForValidListAndQueue+0x68>)
 8010e58:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8010e5a:	2300      	movs	r3, #0
 8010e5c:	9300      	str	r3, [sp, #0]
 8010e5e:	4b11      	ldr	r3, [pc, #68]	; (8010ea4 <prvCheckForValidListAndQueue+0x74>)
 8010e60:	4a11      	ldr	r2, [pc, #68]	; (8010ea8 <prvCheckForValidListAndQueue+0x78>)
 8010e62:	2110      	movs	r1, #16
 8010e64:	200a      	movs	r0, #10
 8010e66:	f7fe f953 	bl	800f110 <xQueueGenericCreateStatic>
 8010e6a:	4603      	mov	r3, r0
 8010e6c:	4a08      	ldr	r2, [pc, #32]	; (8010e90 <prvCheckForValidListAndQueue+0x60>)
 8010e6e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8010e70:	4b07      	ldr	r3, [pc, #28]	; (8010e90 <prvCheckForValidListAndQueue+0x60>)
 8010e72:	681b      	ldr	r3, [r3, #0]
 8010e74:	2b00      	cmp	r3, #0
 8010e76:	d005      	beq.n	8010e84 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8010e78:	4b05      	ldr	r3, [pc, #20]	; (8010e90 <prvCheckForValidListAndQueue+0x60>)
 8010e7a:	681b      	ldr	r3, [r3, #0]
 8010e7c:	490b      	ldr	r1, [pc, #44]	; (8010eac <prvCheckForValidListAndQueue+0x7c>)
 8010e7e:	4618      	mov	r0, r3
 8010e80:	f7fe fd6c 	bl	800f95c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8010e84:	f000 f96e 	bl	8011164 <vPortExitCritical>
}
 8010e88:	bf00      	nop
 8010e8a:	46bd      	mov	sp, r7
 8010e8c:	bd80      	pop	{r7, pc}
 8010e8e:	bf00      	nop
 8010e90:	20000e30 	.word	0x20000e30
 8010e94:	20000e00 	.word	0x20000e00
 8010e98:	20000e14 	.word	0x20000e14
 8010e9c:	20000e28 	.word	0x20000e28
 8010ea0:	20000e2c 	.word	0x20000e2c
 8010ea4:	20000edc 	.word	0x20000edc
 8010ea8:	20000e3c 	.word	0x20000e3c
 8010eac:	08013eb8 	.word	0x08013eb8

08010eb0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8010eb0:	b480      	push	{r7}
 8010eb2:	b085      	sub	sp, #20
 8010eb4:	af00      	add	r7, sp, #0
 8010eb6:	60f8      	str	r0, [r7, #12]
 8010eb8:	60b9      	str	r1, [r7, #8]
 8010eba:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8010ebc:	68fb      	ldr	r3, [r7, #12]
 8010ebe:	3b04      	subs	r3, #4
 8010ec0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8010ec2:	68fb      	ldr	r3, [r7, #12]
 8010ec4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8010ec8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8010eca:	68fb      	ldr	r3, [r7, #12]
 8010ecc:	3b04      	subs	r3, #4
 8010ece:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8010ed0:	68bb      	ldr	r3, [r7, #8]
 8010ed2:	f023 0201 	bic.w	r2, r3, #1
 8010ed6:	68fb      	ldr	r3, [r7, #12]
 8010ed8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8010eda:	68fb      	ldr	r3, [r7, #12]
 8010edc:	3b04      	subs	r3, #4
 8010ede:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8010ee0:	4a0c      	ldr	r2, [pc, #48]	; (8010f14 <pxPortInitialiseStack+0x64>)
 8010ee2:	68fb      	ldr	r3, [r7, #12]
 8010ee4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8010ee6:	68fb      	ldr	r3, [r7, #12]
 8010ee8:	3b14      	subs	r3, #20
 8010eea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8010eec:	687a      	ldr	r2, [r7, #4]
 8010eee:	68fb      	ldr	r3, [r7, #12]
 8010ef0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8010ef2:	68fb      	ldr	r3, [r7, #12]
 8010ef4:	3b04      	subs	r3, #4
 8010ef6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8010ef8:	68fb      	ldr	r3, [r7, #12]
 8010efa:	f06f 0202 	mvn.w	r2, #2
 8010efe:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8010f00:	68fb      	ldr	r3, [r7, #12]
 8010f02:	3b20      	subs	r3, #32
 8010f04:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8010f06:	68fb      	ldr	r3, [r7, #12]
}
 8010f08:	4618      	mov	r0, r3
 8010f0a:	3714      	adds	r7, #20
 8010f0c:	46bd      	mov	sp, r7
 8010f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f12:	4770      	bx	lr
 8010f14:	08010f19 	.word	0x08010f19

08010f18 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8010f18:	b480      	push	{r7}
 8010f1a:	b085      	sub	sp, #20
 8010f1c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8010f1e:	2300      	movs	r3, #0
 8010f20:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8010f22:	4b12      	ldr	r3, [pc, #72]	; (8010f6c <prvTaskExitError+0x54>)
 8010f24:	681b      	ldr	r3, [r3, #0]
 8010f26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010f2a:	d00a      	beq.n	8010f42 <prvTaskExitError+0x2a>
	__asm volatile
 8010f2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010f30:	f383 8811 	msr	BASEPRI, r3
 8010f34:	f3bf 8f6f 	isb	sy
 8010f38:	f3bf 8f4f 	dsb	sy
 8010f3c:	60fb      	str	r3, [r7, #12]
}
 8010f3e:	bf00      	nop
 8010f40:	e7fe      	b.n	8010f40 <prvTaskExitError+0x28>
	__asm volatile
 8010f42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010f46:	f383 8811 	msr	BASEPRI, r3
 8010f4a:	f3bf 8f6f 	isb	sy
 8010f4e:	f3bf 8f4f 	dsb	sy
 8010f52:	60bb      	str	r3, [r7, #8]
}
 8010f54:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8010f56:	bf00      	nop
 8010f58:	687b      	ldr	r3, [r7, #4]
 8010f5a:	2b00      	cmp	r3, #0
 8010f5c:	d0fc      	beq.n	8010f58 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8010f5e:	bf00      	nop
 8010f60:	bf00      	nop
 8010f62:	3714      	adds	r7, #20
 8010f64:	46bd      	mov	sp, r7
 8010f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f6a:	4770      	bx	lr
 8010f6c:	20000128 	.word	0x20000128

08010f70 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8010f70:	4b07      	ldr	r3, [pc, #28]	; (8010f90 <pxCurrentTCBConst2>)
 8010f72:	6819      	ldr	r1, [r3, #0]
 8010f74:	6808      	ldr	r0, [r1, #0]
 8010f76:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010f7a:	f380 8809 	msr	PSP, r0
 8010f7e:	f3bf 8f6f 	isb	sy
 8010f82:	f04f 0000 	mov.w	r0, #0
 8010f86:	f380 8811 	msr	BASEPRI, r0
 8010f8a:	4770      	bx	lr
 8010f8c:	f3af 8000 	nop.w

08010f90 <pxCurrentTCBConst2>:
 8010f90:	20000900 	.word	0x20000900
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8010f94:	bf00      	nop
 8010f96:	bf00      	nop

08010f98 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8010f98:	4808      	ldr	r0, [pc, #32]	; (8010fbc <prvPortStartFirstTask+0x24>)
 8010f9a:	6800      	ldr	r0, [r0, #0]
 8010f9c:	6800      	ldr	r0, [r0, #0]
 8010f9e:	f380 8808 	msr	MSP, r0
 8010fa2:	f04f 0000 	mov.w	r0, #0
 8010fa6:	f380 8814 	msr	CONTROL, r0
 8010faa:	b662      	cpsie	i
 8010fac:	b661      	cpsie	f
 8010fae:	f3bf 8f4f 	dsb	sy
 8010fb2:	f3bf 8f6f 	isb	sy
 8010fb6:	df00      	svc	0
 8010fb8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8010fba:	bf00      	nop
 8010fbc:	e000ed08 	.word	0xe000ed08

08010fc0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8010fc0:	b580      	push	{r7, lr}
 8010fc2:	b086      	sub	sp, #24
 8010fc4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8010fc6:	4b46      	ldr	r3, [pc, #280]	; (80110e0 <xPortStartScheduler+0x120>)
 8010fc8:	681b      	ldr	r3, [r3, #0]
 8010fca:	4a46      	ldr	r2, [pc, #280]	; (80110e4 <xPortStartScheduler+0x124>)
 8010fcc:	4293      	cmp	r3, r2
 8010fce:	d10a      	bne.n	8010fe6 <xPortStartScheduler+0x26>
	__asm volatile
 8010fd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010fd4:	f383 8811 	msr	BASEPRI, r3
 8010fd8:	f3bf 8f6f 	isb	sy
 8010fdc:	f3bf 8f4f 	dsb	sy
 8010fe0:	613b      	str	r3, [r7, #16]
}
 8010fe2:	bf00      	nop
 8010fe4:	e7fe      	b.n	8010fe4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8010fe6:	4b3e      	ldr	r3, [pc, #248]	; (80110e0 <xPortStartScheduler+0x120>)
 8010fe8:	681b      	ldr	r3, [r3, #0]
 8010fea:	4a3f      	ldr	r2, [pc, #252]	; (80110e8 <xPortStartScheduler+0x128>)
 8010fec:	4293      	cmp	r3, r2
 8010fee:	d10a      	bne.n	8011006 <xPortStartScheduler+0x46>
	__asm volatile
 8010ff0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010ff4:	f383 8811 	msr	BASEPRI, r3
 8010ff8:	f3bf 8f6f 	isb	sy
 8010ffc:	f3bf 8f4f 	dsb	sy
 8011000:	60fb      	str	r3, [r7, #12]
}
 8011002:	bf00      	nop
 8011004:	e7fe      	b.n	8011004 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8011006:	4b39      	ldr	r3, [pc, #228]	; (80110ec <xPortStartScheduler+0x12c>)
 8011008:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801100a:	697b      	ldr	r3, [r7, #20]
 801100c:	781b      	ldrb	r3, [r3, #0]
 801100e:	b2db      	uxtb	r3, r3
 8011010:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8011012:	697b      	ldr	r3, [r7, #20]
 8011014:	22ff      	movs	r2, #255	; 0xff
 8011016:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8011018:	697b      	ldr	r3, [r7, #20]
 801101a:	781b      	ldrb	r3, [r3, #0]
 801101c:	b2db      	uxtb	r3, r3
 801101e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8011020:	78fb      	ldrb	r3, [r7, #3]
 8011022:	b2db      	uxtb	r3, r3
 8011024:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8011028:	b2da      	uxtb	r2, r3
 801102a:	4b31      	ldr	r3, [pc, #196]	; (80110f0 <xPortStartScheduler+0x130>)
 801102c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 801102e:	4b31      	ldr	r3, [pc, #196]	; (80110f4 <xPortStartScheduler+0x134>)
 8011030:	2207      	movs	r2, #7
 8011032:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8011034:	e009      	b.n	801104a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8011036:	4b2f      	ldr	r3, [pc, #188]	; (80110f4 <xPortStartScheduler+0x134>)
 8011038:	681b      	ldr	r3, [r3, #0]
 801103a:	3b01      	subs	r3, #1
 801103c:	4a2d      	ldr	r2, [pc, #180]	; (80110f4 <xPortStartScheduler+0x134>)
 801103e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8011040:	78fb      	ldrb	r3, [r7, #3]
 8011042:	b2db      	uxtb	r3, r3
 8011044:	005b      	lsls	r3, r3, #1
 8011046:	b2db      	uxtb	r3, r3
 8011048:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801104a:	78fb      	ldrb	r3, [r7, #3]
 801104c:	b2db      	uxtb	r3, r3
 801104e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8011052:	2b80      	cmp	r3, #128	; 0x80
 8011054:	d0ef      	beq.n	8011036 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8011056:	4b27      	ldr	r3, [pc, #156]	; (80110f4 <xPortStartScheduler+0x134>)
 8011058:	681b      	ldr	r3, [r3, #0]
 801105a:	f1c3 0307 	rsb	r3, r3, #7
 801105e:	2b04      	cmp	r3, #4
 8011060:	d00a      	beq.n	8011078 <xPortStartScheduler+0xb8>
	__asm volatile
 8011062:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011066:	f383 8811 	msr	BASEPRI, r3
 801106a:	f3bf 8f6f 	isb	sy
 801106e:	f3bf 8f4f 	dsb	sy
 8011072:	60bb      	str	r3, [r7, #8]
}
 8011074:	bf00      	nop
 8011076:	e7fe      	b.n	8011076 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8011078:	4b1e      	ldr	r3, [pc, #120]	; (80110f4 <xPortStartScheduler+0x134>)
 801107a:	681b      	ldr	r3, [r3, #0]
 801107c:	021b      	lsls	r3, r3, #8
 801107e:	4a1d      	ldr	r2, [pc, #116]	; (80110f4 <xPortStartScheduler+0x134>)
 8011080:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8011082:	4b1c      	ldr	r3, [pc, #112]	; (80110f4 <xPortStartScheduler+0x134>)
 8011084:	681b      	ldr	r3, [r3, #0]
 8011086:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 801108a:	4a1a      	ldr	r2, [pc, #104]	; (80110f4 <xPortStartScheduler+0x134>)
 801108c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 801108e:	687b      	ldr	r3, [r7, #4]
 8011090:	b2da      	uxtb	r2, r3
 8011092:	697b      	ldr	r3, [r7, #20]
 8011094:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8011096:	4b18      	ldr	r3, [pc, #96]	; (80110f8 <xPortStartScheduler+0x138>)
 8011098:	681b      	ldr	r3, [r3, #0]
 801109a:	4a17      	ldr	r2, [pc, #92]	; (80110f8 <xPortStartScheduler+0x138>)
 801109c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80110a0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80110a2:	4b15      	ldr	r3, [pc, #84]	; (80110f8 <xPortStartScheduler+0x138>)
 80110a4:	681b      	ldr	r3, [r3, #0]
 80110a6:	4a14      	ldr	r2, [pc, #80]	; (80110f8 <xPortStartScheduler+0x138>)
 80110a8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80110ac:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80110ae:	f000 f8dd 	bl	801126c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80110b2:	4b12      	ldr	r3, [pc, #72]	; (80110fc <xPortStartScheduler+0x13c>)
 80110b4:	2200      	movs	r2, #0
 80110b6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80110b8:	f000 f8fc 	bl	80112b4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80110bc:	4b10      	ldr	r3, [pc, #64]	; (8011100 <xPortStartScheduler+0x140>)
 80110be:	681b      	ldr	r3, [r3, #0]
 80110c0:	4a0f      	ldr	r2, [pc, #60]	; (8011100 <xPortStartScheduler+0x140>)
 80110c2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80110c6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80110c8:	f7ff ff66 	bl	8010f98 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80110cc:	f7ff f856 	bl	801017c <vTaskSwitchContext>
	prvTaskExitError();
 80110d0:	f7ff ff22 	bl	8010f18 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80110d4:	2300      	movs	r3, #0
}
 80110d6:	4618      	mov	r0, r3
 80110d8:	3718      	adds	r7, #24
 80110da:	46bd      	mov	sp, r7
 80110dc:	bd80      	pop	{r7, pc}
 80110de:	bf00      	nop
 80110e0:	e000ed00 	.word	0xe000ed00
 80110e4:	410fc271 	.word	0x410fc271
 80110e8:	410fc270 	.word	0x410fc270
 80110ec:	e000e400 	.word	0xe000e400
 80110f0:	20000f2c 	.word	0x20000f2c
 80110f4:	20000f30 	.word	0x20000f30
 80110f8:	e000ed20 	.word	0xe000ed20
 80110fc:	20000128 	.word	0x20000128
 8011100:	e000ef34 	.word	0xe000ef34

08011104 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8011104:	b480      	push	{r7}
 8011106:	b083      	sub	sp, #12
 8011108:	af00      	add	r7, sp, #0
	__asm volatile
 801110a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801110e:	f383 8811 	msr	BASEPRI, r3
 8011112:	f3bf 8f6f 	isb	sy
 8011116:	f3bf 8f4f 	dsb	sy
 801111a:	607b      	str	r3, [r7, #4]
}
 801111c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 801111e:	4b0f      	ldr	r3, [pc, #60]	; (801115c <vPortEnterCritical+0x58>)
 8011120:	681b      	ldr	r3, [r3, #0]
 8011122:	3301      	adds	r3, #1
 8011124:	4a0d      	ldr	r2, [pc, #52]	; (801115c <vPortEnterCritical+0x58>)
 8011126:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8011128:	4b0c      	ldr	r3, [pc, #48]	; (801115c <vPortEnterCritical+0x58>)
 801112a:	681b      	ldr	r3, [r3, #0]
 801112c:	2b01      	cmp	r3, #1
 801112e:	d10f      	bne.n	8011150 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8011130:	4b0b      	ldr	r3, [pc, #44]	; (8011160 <vPortEnterCritical+0x5c>)
 8011132:	681b      	ldr	r3, [r3, #0]
 8011134:	b2db      	uxtb	r3, r3
 8011136:	2b00      	cmp	r3, #0
 8011138:	d00a      	beq.n	8011150 <vPortEnterCritical+0x4c>
	__asm volatile
 801113a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801113e:	f383 8811 	msr	BASEPRI, r3
 8011142:	f3bf 8f6f 	isb	sy
 8011146:	f3bf 8f4f 	dsb	sy
 801114a:	603b      	str	r3, [r7, #0]
}
 801114c:	bf00      	nop
 801114e:	e7fe      	b.n	801114e <vPortEnterCritical+0x4a>
	}
}
 8011150:	bf00      	nop
 8011152:	370c      	adds	r7, #12
 8011154:	46bd      	mov	sp, r7
 8011156:	f85d 7b04 	ldr.w	r7, [sp], #4
 801115a:	4770      	bx	lr
 801115c:	20000128 	.word	0x20000128
 8011160:	e000ed04 	.word	0xe000ed04

08011164 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8011164:	b480      	push	{r7}
 8011166:	b083      	sub	sp, #12
 8011168:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 801116a:	4b12      	ldr	r3, [pc, #72]	; (80111b4 <vPortExitCritical+0x50>)
 801116c:	681b      	ldr	r3, [r3, #0]
 801116e:	2b00      	cmp	r3, #0
 8011170:	d10a      	bne.n	8011188 <vPortExitCritical+0x24>
	__asm volatile
 8011172:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011176:	f383 8811 	msr	BASEPRI, r3
 801117a:	f3bf 8f6f 	isb	sy
 801117e:	f3bf 8f4f 	dsb	sy
 8011182:	607b      	str	r3, [r7, #4]
}
 8011184:	bf00      	nop
 8011186:	e7fe      	b.n	8011186 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8011188:	4b0a      	ldr	r3, [pc, #40]	; (80111b4 <vPortExitCritical+0x50>)
 801118a:	681b      	ldr	r3, [r3, #0]
 801118c:	3b01      	subs	r3, #1
 801118e:	4a09      	ldr	r2, [pc, #36]	; (80111b4 <vPortExitCritical+0x50>)
 8011190:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8011192:	4b08      	ldr	r3, [pc, #32]	; (80111b4 <vPortExitCritical+0x50>)
 8011194:	681b      	ldr	r3, [r3, #0]
 8011196:	2b00      	cmp	r3, #0
 8011198:	d105      	bne.n	80111a6 <vPortExitCritical+0x42>
 801119a:	2300      	movs	r3, #0
 801119c:	603b      	str	r3, [r7, #0]
	__asm volatile
 801119e:	683b      	ldr	r3, [r7, #0]
 80111a0:	f383 8811 	msr	BASEPRI, r3
}
 80111a4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80111a6:	bf00      	nop
 80111a8:	370c      	adds	r7, #12
 80111aa:	46bd      	mov	sp, r7
 80111ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111b0:	4770      	bx	lr
 80111b2:	bf00      	nop
 80111b4:	20000128 	.word	0x20000128
	...

080111c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80111c0:	f3ef 8009 	mrs	r0, PSP
 80111c4:	f3bf 8f6f 	isb	sy
 80111c8:	4b15      	ldr	r3, [pc, #84]	; (8011220 <pxCurrentTCBConst>)
 80111ca:	681a      	ldr	r2, [r3, #0]
 80111cc:	f01e 0f10 	tst.w	lr, #16
 80111d0:	bf08      	it	eq
 80111d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80111d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80111da:	6010      	str	r0, [r2, #0]
 80111dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80111e0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80111e4:	f380 8811 	msr	BASEPRI, r0
 80111e8:	f3bf 8f4f 	dsb	sy
 80111ec:	f3bf 8f6f 	isb	sy
 80111f0:	f7fe ffc4 	bl	801017c <vTaskSwitchContext>
 80111f4:	f04f 0000 	mov.w	r0, #0
 80111f8:	f380 8811 	msr	BASEPRI, r0
 80111fc:	bc09      	pop	{r0, r3}
 80111fe:	6819      	ldr	r1, [r3, #0]
 8011200:	6808      	ldr	r0, [r1, #0]
 8011202:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011206:	f01e 0f10 	tst.w	lr, #16
 801120a:	bf08      	it	eq
 801120c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8011210:	f380 8809 	msr	PSP, r0
 8011214:	f3bf 8f6f 	isb	sy
 8011218:	4770      	bx	lr
 801121a:	bf00      	nop
 801121c:	f3af 8000 	nop.w

08011220 <pxCurrentTCBConst>:
 8011220:	20000900 	.word	0x20000900
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8011224:	bf00      	nop
 8011226:	bf00      	nop

08011228 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8011228:	b580      	push	{r7, lr}
 801122a:	b082      	sub	sp, #8
 801122c:	af00      	add	r7, sp, #0
	__asm volatile
 801122e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011232:	f383 8811 	msr	BASEPRI, r3
 8011236:	f3bf 8f6f 	isb	sy
 801123a:	f3bf 8f4f 	dsb	sy
 801123e:	607b      	str	r3, [r7, #4]
}
 8011240:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8011242:	f7fe fee1 	bl	8010008 <xTaskIncrementTick>
 8011246:	4603      	mov	r3, r0
 8011248:	2b00      	cmp	r3, #0
 801124a:	d003      	beq.n	8011254 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801124c:	4b06      	ldr	r3, [pc, #24]	; (8011268 <xPortSysTickHandler+0x40>)
 801124e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011252:	601a      	str	r2, [r3, #0]
 8011254:	2300      	movs	r3, #0
 8011256:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011258:	683b      	ldr	r3, [r7, #0]
 801125a:	f383 8811 	msr	BASEPRI, r3
}
 801125e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8011260:	bf00      	nop
 8011262:	3708      	adds	r7, #8
 8011264:	46bd      	mov	sp, r7
 8011266:	bd80      	pop	{r7, pc}
 8011268:	e000ed04 	.word	0xe000ed04

0801126c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801126c:	b480      	push	{r7}
 801126e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8011270:	4b0b      	ldr	r3, [pc, #44]	; (80112a0 <vPortSetupTimerInterrupt+0x34>)
 8011272:	2200      	movs	r2, #0
 8011274:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8011276:	4b0b      	ldr	r3, [pc, #44]	; (80112a4 <vPortSetupTimerInterrupt+0x38>)
 8011278:	2200      	movs	r2, #0
 801127a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801127c:	4b0a      	ldr	r3, [pc, #40]	; (80112a8 <vPortSetupTimerInterrupt+0x3c>)
 801127e:	681b      	ldr	r3, [r3, #0]
 8011280:	4a0a      	ldr	r2, [pc, #40]	; (80112ac <vPortSetupTimerInterrupt+0x40>)
 8011282:	fba2 2303 	umull	r2, r3, r2, r3
 8011286:	099b      	lsrs	r3, r3, #6
 8011288:	4a09      	ldr	r2, [pc, #36]	; (80112b0 <vPortSetupTimerInterrupt+0x44>)
 801128a:	3b01      	subs	r3, #1
 801128c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801128e:	4b04      	ldr	r3, [pc, #16]	; (80112a0 <vPortSetupTimerInterrupt+0x34>)
 8011290:	2207      	movs	r2, #7
 8011292:	601a      	str	r2, [r3, #0]
}
 8011294:	bf00      	nop
 8011296:	46bd      	mov	sp, r7
 8011298:	f85d 7b04 	ldr.w	r7, [sp], #4
 801129c:	4770      	bx	lr
 801129e:	bf00      	nop
 80112a0:	e000e010 	.word	0xe000e010
 80112a4:	e000e018 	.word	0xe000e018
 80112a8:	2000000c 	.word	0x2000000c
 80112ac:	10624dd3 	.word	0x10624dd3
 80112b0:	e000e014 	.word	0xe000e014

080112b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80112b4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80112c4 <vPortEnableVFP+0x10>
 80112b8:	6801      	ldr	r1, [r0, #0]
 80112ba:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80112be:	6001      	str	r1, [r0, #0]
 80112c0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80112c2:	bf00      	nop
 80112c4:	e000ed88 	.word	0xe000ed88

080112c8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80112c8:	b480      	push	{r7}
 80112ca:	b085      	sub	sp, #20
 80112cc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80112ce:	f3ef 8305 	mrs	r3, IPSR
 80112d2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80112d4:	68fb      	ldr	r3, [r7, #12]
 80112d6:	2b0f      	cmp	r3, #15
 80112d8:	d914      	bls.n	8011304 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80112da:	4a17      	ldr	r2, [pc, #92]	; (8011338 <vPortValidateInterruptPriority+0x70>)
 80112dc:	68fb      	ldr	r3, [r7, #12]
 80112de:	4413      	add	r3, r2
 80112e0:	781b      	ldrb	r3, [r3, #0]
 80112e2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80112e4:	4b15      	ldr	r3, [pc, #84]	; (801133c <vPortValidateInterruptPriority+0x74>)
 80112e6:	781b      	ldrb	r3, [r3, #0]
 80112e8:	7afa      	ldrb	r2, [r7, #11]
 80112ea:	429a      	cmp	r2, r3
 80112ec:	d20a      	bcs.n	8011304 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80112ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80112f2:	f383 8811 	msr	BASEPRI, r3
 80112f6:	f3bf 8f6f 	isb	sy
 80112fa:	f3bf 8f4f 	dsb	sy
 80112fe:	607b      	str	r3, [r7, #4]
}
 8011300:	bf00      	nop
 8011302:	e7fe      	b.n	8011302 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8011304:	4b0e      	ldr	r3, [pc, #56]	; (8011340 <vPortValidateInterruptPriority+0x78>)
 8011306:	681b      	ldr	r3, [r3, #0]
 8011308:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 801130c:	4b0d      	ldr	r3, [pc, #52]	; (8011344 <vPortValidateInterruptPriority+0x7c>)
 801130e:	681b      	ldr	r3, [r3, #0]
 8011310:	429a      	cmp	r2, r3
 8011312:	d90a      	bls.n	801132a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8011314:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011318:	f383 8811 	msr	BASEPRI, r3
 801131c:	f3bf 8f6f 	isb	sy
 8011320:	f3bf 8f4f 	dsb	sy
 8011324:	603b      	str	r3, [r7, #0]
}
 8011326:	bf00      	nop
 8011328:	e7fe      	b.n	8011328 <vPortValidateInterruptPriority+0x60>
	}
 801132a:	bf00      	nop
 801132c:	3714      	adds	r7, #20
 801132e:	46bd      	mov	sp, r7
 8011330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011334:	4770      	bx	lr
 8011336:	bf00      	nop
 8011338:	e000e3f0 	.word	0xe000e3f0
 801133c:	20000f2c 	.word	0x20000f2c
 8011340:	e000ed0c 	.word	0xe000ed0c
 8011344:	20000f30 	.word	0x20000f30

08011348 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8011348:	b580      	push	{r7, lr}
 801134a:	b08a      	sub	sp, #40	; 0x28
 801134c:	af00      	add	r7, sp, #0
 801134e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8011350:	2300      	movs	r3, #0
 8011352:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8011354:	f7fe fd9c 	bl	800fe90 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8011358:	4b5b      	ldr	r3, [pc, #364]	; (80114c8 <pvPortMalloc+0x180>)
 801135a:	681b      	ldr	r3, [r3, #0]
 801135c:	2b00      	cmp	r3, #0
 801135e:	d101      	bne.n	8011364 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8011360:	f000 f920 	bl	80115a4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8011364:	4b59      	ldr	r3, [pc, #356]	; (80114cc <pvPortMalloc+0x184>)
 8011366:	681a      	ldr	r2, [r3, #0]
 8011368:	687b      	ldr	r3, [r7, #4]
 801136a:	4013      	ands	r3, r2
 801136c:	2b00      	cmp	r3, #0
 801136e:	f040 8093 	bne.w	8011498 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8011372:	687b      	ldr	r3, [r7, #4]
 8011374:	2b00      	cmp	r3, #0
 8011376:	d01d      	beq.n	80113b4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8011378:	2208      	movs	r2, #8
 801137a:	687b      	ldr	r3, [r7, #4]
 801137c:	4413      	add	r3, r2
 801137e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8011380:	687b      	ldr	r3, [r7, #4]
 8011382:	f003 0307 	and.w	r3, r3, #7
 8011386:	2b00      	cmp	r3, #0
 8011388:	d014      	beq.n	80113b4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801138a:	687b      	ldr	r3, [r7, #4]
 801138c:	f023 0307 	bic.w	r3, r3, #7
 8011390:	3308      	adds	r3, #8
 8011392:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011394:	687b      	ldr	r3, [r7, #4]
 8011396:	f003 0307 	and.w	r3, r3, #7
 801139a:	2b00      	cmp	r3, #0
 801139c:	d00a      	beq.n	80113b4 <pvPortMalloc+0x6c>
	__asm volatile
 801139e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80113a2:	f383 8811 	msr	BASEPRI, r3
 80113a6:	f3bf 8f6f 	isb	sy
 80113aa:	f3bf 8f4f 	dsb	sy
 80113ae:	617b      	str	r3, [r7, #20]
}
 80113b0:	bf00      	nop
 80113b2:	e7fe      	b.n	80113b2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80113b4:	687b      	ldr	r3, [r7, #4]
 80113b6:	2b00      	cmp	r3, #0
 80113b8:	d06e      	beq.n	8011498 <pvPortMalloc+0x150>
 80113ba:	4b45      	ldr	r3, [pc, #276]	; (80114d0 <pvPortMalloc+0x188>)
 80113bc:	681b      	ldr	r3, [r3, #0]
 80113be:	687a      	ldr	r2, [r7, #4]
 80113c0:	429a      	cmp	r2, r3
 80113c2:	d869      	bhi.n	8011498 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80113c4:	4b43      	ldr	r3, [pc, #268]	; (80114d4 <pvPortMalloc+0x18c>)
 80113c6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80113c8:	4b42      	ldr	r3, [pc, #264]	; (80114d4 <pvPortMalloc+0x18c>)
 80113ca:	681b      	ldr	r3, [r3, #0]
 80113cc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80113ce:	e004      	b.n	80113da <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80113d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80113d2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80113d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80113d6:	681b      	ldr	r3, [r3, #0]
 80113d8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80113da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80113dc:	685b      	ldr	r3, [r3, #4]
 80113de:	687a      	ldr	r2, [r7, #4]
 80113e0:	429a      	cmp	r2, r3
 80113e2:	d903      	bls.n	80113ec <pvPortMalloc+0xa4>
 80113e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80113e6:	681b      	ldr	r3, [r3, #0]
 80113e8:	2b00      	cmp	r3, #0
 80113ea:	d1f1      	bne.n	80113d0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80113ec:	4b36      	ldr	r3, [pc, #216]	; (80114c8 <pvPortMalloc+0x180>)
 80113ee:	681b      	ldr	r3, [r3, #0]
 80113f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80113f2:	429a      	cmp	r2, r3
 80113f4:	d050      	beq.n	8011498 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80113f6:	6a3b      	ldr	r3, [r7, #32]
 80113f8:	681b      	ldr	r3, [r3, #0]
 80113fa:	2208      	movs	r2, #8
 80113fc:	4413      	add	r3, r2
 80113fe:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8011400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011402:	681a      	ldr	r2, [r3, #0]
 8011404:	6a3b      	ldr	r3, [r7, #32]
 8011406:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8011408:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801140a:	685a      	ldr	r2, [r3, #4]
 801140c:	687b      	ldr	r3, [r7, #4]
 801140e:	1ad2      	subs	r2, r2, r3
 8011410:	2308      	movs	r3, #8
 8011412:	005b      	lsls	r3, r3, #1
 8011414:	429a      	cmp	r2, r3
 8011416:	d91f      	bls.n	8011458 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8011418:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801141a:	687b      	ldr	r3, [r7, #4]
 801141c:	4413      	add	r3, r2
 801141e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011420:	69bb      	ldr	r3, [r7, #24]
 8011422:	f003 0307 	and.w	r3, r3, #7
 8011426:	2b00      	cmp	r3, #0
 8011428:	d00a      	beq.n	8011440 <pvPortMalloc+0xf8>
	__asm volatile
 801142a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801142e:	f383 8811 	msr	BASEPRI, r3
 8011432:	f3bf 8f6f 	isb	sy
 8011436:	f3bf 8f4f 	dsb	sy
 801143a:	613b      	str	r3, [r7, #16]
}
 801143c:	bf00      	nop
 801143e:	e7fe      	b.n	801143e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8011440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011442:	685a      	ldr	r2, [r3, #4]
 8011444:	687b      	ldr	r3, [r7, #4]
 8011446:	1ad2      	subs	r2, r2, r3
 8011448:	69bb      	ldr	r3, [r7, #24]
 801144a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 801144c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801144e:	687a      	ldr	r2, [r7, #4]
 8011450:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8011452:	69b8      	ldr	r0, [r7, #24]
 8011454:	f000 f908 	bl	8011668 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8011458:	4b1d      	ldr	r3, [pc, #116]	; (80114d0 <pvPortMalloc+0x188>)
 801145a:	681a      	ldr	r2, [r3, #0]
 801145c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801145e:	685b      	ldr	r3, [r3, #4]
 8011460:	1ad3      	subs	r3, r2, r3
 8011462:	4a1b      	ldr	r2, [pc, #108]	; (80114d0 <pvPortMalloc+0x188>)
 8011464:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8011466:	4b1a      	ldr	r3, [pc, #104]	; (80114d0 <pvPortMalloc+0x188>)
 8011468:	681a      	ldr	r2, [r3, #0]
 801146a:	4b1b      	ldr	r3, [pc, #108]	; (80114d8 <pvPortMalloc+0x190>)
 801146c:	681b      	ldr	r3, [r3, #0]
 801146e:	429a      	cmp	r2, r3
 8011470:	d203      	bcs.n	801147a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8011472:	4b17      	ldr	r3, [pc, #92]	; (80114d0 <pvPortMalloc+0x188>)
 8011474:	681b      	ldr	r3, [r3, #0]
 8011476:	4a18      	ldr	r2, [pc, #96]	; (80114d8 <pvPortMalloc+0x190>)
 8011478:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 801147a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801147c:	685a      	ldr	r2, [r3, #4]
 801147e:	4b13      	ldr	r3, [pc, #76]	; (80114cc <pvPortMalloc+0x184>)
 8011480:	681b      	ldr	r3, [r3, #0]
 8011482:	431a      	orrs	r2, r3
 8011484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011486:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8011488:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801148a:	2200      	movs	r2, #0
 801148c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 801148e:	4b13      	ldr	r3, [pc, #76]	; (80114dc <pvPortMalloc+0x194>)
 8011490:	681b      	ldr	r3, [r3, #0]
 8011492:	3301      	adds	r3, #1
 8011494:	4a11      	ldr	r2, [pc, #68]	; (80114dc <pvPortMalloc+0x194>)
 8011496:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8011498:	f7fe fd08 	bl	800feac <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 801149c:	69fb      	ldr	r3, [r7, #28]
 801149e:	f003 0307 	and.w	r3, r3, #7
 80114a2:	2b00      	cmp	r3, #0
 80114a4:	d00a      	beq.n	80114bc <pvPortMalloc+0x174>
	__asm volatile
 80114a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80114aa:	f383 8811 	msr	BASEPRI, r3
 80114ae:	f3bf 8f6f 	isb	sy
 80114b2:	f3bf 8f4f 	dsb	sy
 80114b6:	60fb      	str	r3, [r7, #12]
}
 80114b8:	bf00      	nop
 80114ba:	e7fe      	b.n	80114ba <pvPortMalloc+0x172>
	return pvReturn;
 80114bc:	69fb      	ldr	r3, [r7, #28]
}
 80114be:	4618      	mov	r0, r3
 80114c0:	3728      	adds	r7, #40	; 0x28
 80114c2:	46bd      	mov	sp, r7
 80114c4:	bd80      	pop	{r7, pc}
 80114c6:	bf00      	nop
 80114c8:	20004b3c 	.word	0x20004b3c
 80114cc:	20004b50 	.word	0x20004b50
 80114d0:	20004b40 	.word	0x20004b40
 80114d4:	20004b34 	.word	0x20004b34
 80114d8:	20004b44 	.word	0x20004b44
 80114dc:	20004b48 	.word	0x20004b48

080114e0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80114e0:	b580      	push	{r7, lr}
 80114e2:	b086      	sub	sp, #24
 80114e4:	af00      	add	r7, sp, #0
 80114e6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80114e8:	687b      	ldr	r3, [r7, #4]
 80114ea:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80114ec:	687b      	ldr	r3, [r7, #4]
 80114ee:	2b00      	cmp	r3, #0
 80114f0:	d04d      	beq.n	801158e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80114f2:	2308      	movs	r3, #8
 80114f4:	425b      	negs	r3, r3
 80114f6:	697a      	ldr	r2, [r7, #20]
 80114f8:	4413      	add	r3, r2
 80114fa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80114fc:	697b      	ldr	r3, [r7, #20]
 80114fe:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8011500:	693b      	ldr	r3, [r7, #16]
 8011502:	685a      	ldr	r2, [r3, #4]
 8011504:	4b24      	ldr	r3, [pc, #144]	; (8011598 <vPortFree+0xb8>)
 8011506:	681b      	ldr	r3, [r3, #0]
 8011508:	4013      	ands	r3, r2
 801150a:	2b00      	cmp	r3, #0
 801150c:	d10a      	bne.n	8011524 <vPortFree+0x44>
	__asm volatile
 801150e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011512:	f383 8811 	msr	BASEPRI, r3
 8011516:	f3bf 8f6f 	isb	sy
 801151a:	f3bf 8f4f 	dsb	sy
 801151e:	60fb      	str	r3, [r7, #12]
}
 8011520:	bf00      	nop
 8011522:	e7fe      	b.n	8011522 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8011524:	693b      	ldr	r3, [r7, #16]
 8011526:	681b      	ldr	r3, [r3, #0]
 8011528:	2b00      	cmp	r3, #0
 801152a:	d00a      	beq.n	8011542 <vPortFree+0x62>
	__asm volatile
 801152c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011530:	f383 8811 	msr	BASEPRI, r3
 8011534:	f3bf 8f6f 	isb	sy
 8011538:	f3bf 8f4f 	dsb	sy
 801153c:	60bb      	str	r3, [r7, #8]
}
 801153e:	bf00      	nop
 8011540:	e7fe      	b.n	8011540 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8011542:	693b      	ldr	r3, [r7, #16]
 8011544:	685a      	ldr	r2, [r3, #4]
 8011546:	4b14      	ldr	r3, [pc, #80]	; (8011598 <vPortFree+0xb8>)
 8011548:	681b      	ldr	r3, [r3, #0]
 801154a:	4013      	ands	r3, r2
 801154c:	2b00      	cmp	r3, #0
 801154e:	d01e      	beq.n	801158e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8011550:	693b      	ldr	r3, [r7, #16]
 8011552:	681b      	ldr	r3, [r3, #0]
 8011554:	2b00      	cmp	r3, #0
 8011556:	d11a      	bne.n	801158e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8011558:	693b      	ldr	r3, [r7, #16]
 801155a:	685a      	ldr	r2, [r3, #4]
 801155c:	4b0e      	ldr	r3, [pc, #56]	; (8011598 <vPortFree+0xb8>)
 801155e:	681b      	ldr	r3, [r3, #0]
 8011560:	43db      	mvns	r3, r3
 8011562:	401a      	ands	r2, r3
 8011564:	693b      	ldr	r3, [r7, #16]
 8011566:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8011568:	f7fe fc92 	bl	800fe90 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 801156c:	693b      	ldr	r3, [r7, #16]
 801156e:	685a      	ldr	r2, [r3, #4]
 8011570:	4b0a      	ldr	r3, [pc, #40]	; (801159c <vPortFree+0xbc>)
 8011572:	681b      	ldr	r3, [r3, #0]
 8011574:	4413      	add	r3, r2
 8011576:	4a09      	ldr	r2, [pc, #36]	; (801159c <vPortFree+0xbc>)
 8011578:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 801157a:	6938      	ldr	r0, [r7, #16]
 801157c:	f000 f874 	bl	8011668 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8011580:	4b07      	ldr	r3, [pc, #28]	; (80115a0 <vPortFree+0xc0>)
 8011582:	681b      	ldr	r3, [r3, #0]
 8011584:	3301      	adds	r3, #1
 8011586:	4a06      	ldr	r2, [pc, #24]	; (80115a0 <vPortFree+0xc0>)
 8011588:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 801158a:	f7fe fc8f 	bl	800feac <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801158e:	bf00      	nop
 8011590:	3718      	adds	r7, #24
 8011592:	46bd      	mov	sp, r7
 8011594:	bd80      	pop	{r7, pc}
 8011596:	bf00      	nop
 8011598:	20004b50 	.word	0x20004b50
 801159c:	20004b40 	.word	0x20004b40
 80115a0:	20004b4c 	.word	0x20004b4c

080115a4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80115a4:	b480      	push	{r7}
 80115a6:	b085      	sub	sp, #20
 80115a8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80115aa:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80115ae:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80115b0:	4b27      	ldr	r3, [pc, #156]	; (8011650 <prvHeapInit+0xac>)
 80115b2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80115b4:	68fb      	ldr	r3, [r7, #12]
 80115b6:	f003 0307 	and.w	r3, r3, #7
 80115ba:	2b00      	cmp	r3, #0
 80115bc:	d00c      	beq.n	80115d8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80115be:	68fb      	ldr	r3, [r7, #12]
 80115c0:	3307      	adds	r3, #7
 80115c2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80115c4:	68fb      	ldr	r3, [r7, #12]
 80115c6:	f023 0307 	bic.w	r3, r3, #7
 80115ca:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80115cc:	68ba      	ldr	r2, [r7, #8]
 80115ce:	68fb      	ldr	r3, [r7, #12]
 80115d0:	1ad3      	subs	r3, r2, r3
 80115d2:	4a1f      	ldr	r2, [pc, #124]	; (8011650 <prvHeapInit+0xac>)
 80115d4:	4413      	add	r3, r2
 80115d6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80115d8:	68fb      	ldr	r3, [r7, #12]
 80115da:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80115dc:	4a1d      	ldr	r2, [pc, #116]	; (8011654 <prvHeapInit+0xb0>)
 80115de:	687b      	ldr	r3, [r7, #4]
 80115e0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80115e2:	4b1c      	ldr	r3, [pc, #112]	; (8011654 <prvHeapInit+0xb0>)
 80115e4:	2200      	movs	r2, #0
 80115e6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80115e8:	687b      	ldr	r3, [r7, #4]
 80115ea:	68ba      	ldr	r2, [r7, #8]
 80115ec:	4413      	add	r3, r2
 80115ee:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80115f0:	2208      	movs	r2, #8
 80115f2:	68fb      	ldr	r3, [r7, #12]
 80115f4:	1a9b      	subs	r3, r3, r2
 80115f6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80115f8:	68fb      	ldr	r3, [r7, #12]
 80115fa:	f023 0307 	bic.w	r3, r3, #7
 80115fe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8011600:	68fb      	ldr	r3, [r7, #12]
 8011602:	4a15      	ldr	r2, [pc, #84]	; (8011658 <prvHeapInit+0xb4>)
 8011604:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8011606:	4b14      	ldr	r3, [pc, #80]	; (8011658 <prvHeapInit+0xb4>)
 8011608:	681b      	ldr	r3, [r3, #0]
 801160a:	2200      	movs	r2, #0
 801160c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801160e:	4b12      	ldr	r3, [pc, #72]	; (8011658 <prvHeapInit+0xb4>)
 8011610:	681b      	ldr	r3, [r3, #0]
 8011612:	2200      	movs	r2, #0
 8011614:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8011616:	687b      	ldr	r3, [r7, #4]
 8011618:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 801161a:	683b      	ldr	r3, [r7, #0]
 801161c:	68fa      	ldr	r2, [r7, #12]
 801161e:	1ad2      	subs	r2, r2, r3
 8011620:	683b      	ldr	r3, [r7, #0]
 8011622:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8011624:	4b0c      	ldr	r3, [pc, #48]	; (8011658 <prvHeapInit+0xb4>)
 8011626:	681a      	ldr	r2, [r3, #0]
 8011628:	683b      	ldr	r3, [r7, #0]
 801162a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801162c:	683b      	ldr	r3, [r7, #0]
 801162e:	685b      	ldr	r3, [r3, #4]
 8011630:	4a0a      	ldr	r2, [pc, #40]	; (801165c <prvHeapInit+0xb8>)
 8011632:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8011634:	683b      	ldr	r3, [r7, #0]
 8011636:	685b      	ldr	r3, [r3, #4]
 8011638:	4a09      	ldr	r2, [pc, #36]	; (8011660 <prvHeapInit+0xbc>)
 801163a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 801163c:	4b09      	ldr	r3, [pc, #36]	; (8011664 <prvHeapInit+0xc0>)
 801163e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8011642:	601a      	str	r2, [r3, #0]
}
 8011644:	bf00      	nop
 8011646:	3714      	adds	r7, #20
 8011648:	46bd      	mov	sp, r7
 801164a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801164e:	4770      	bx	lr
 8011650:	20000f34 	.word	0x20000f34
 8011654:	20004b34 	.word	0x20004b34
 8011658:	20004b3c 	.word	0x20004b3c
 801165c:	20004b44 	.word	0x20004b44
 8011660:	20004b40 	.word	0x20004b40
 8011664:	20004b50 	.word	0x20004b50

08011668 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8011668:	b480      	push	{r7}
 801166a:	b085      	sub	sp, #20
 801166c:	af00      	add	r7, sp, #0
 801166e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8011670:	4b28      	ldr	r3, [pc, #160]	; (8011714 <prvInsertBlockIntoFreeList+0xac>)
 8011672:	60fb      	str	r3, [r7, #12]
 8011674:	e002      	b.n	801167c <prvInsertBlockIntoFreeList+0x14>
 8011676:	68fb      	ldr	r3, [r7, #12]
 8011678:	681b      	ldr	r3, [r3, #0]
 801167a:	60fb      	str	r3, [r7, #12]
 801167c:	68fb      	ldr	r3, [r7, #12]
 801167e:	681b      	ldr	r3, [r3, #0]
 8011680:	687a      	ldr	r2, [r7, #4]
 8011682:	429a      	cmp	r2, r3
 8011684:	d8f7      	bhi.n	8011676 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8011686:	68fb      	ldr	r3, [r7, #12]
 8011688:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 801168a:	68fb      	ldr	r3, [r7, #12]
 801168c:	685b      	ldr	r3, [r3, #4]
 801168e:	68ba      	ldr	r2, [r7, #8]
 8011690:	4413      	add	r3, r2
 8011692:	687a      	ldr	r2, [r7, #4]
 8011694:	429a      	cmp	r2, r3
 8011696:	d108      	bne.n	80116aa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8011698:	68fb      	ldr	r3, [r7, #12]
 801169a:	685a      	ldr	r2, [r3, #4]
 801169c:	687b      	ldr	r3, [r7, #4]
 801169e:	685b      	ldr	r3, [r3, #4]
 80116a0:	441a      	add	r2, r3
 80116a2:	68fb      	ldr	r3, [r7, #12]
 80116a4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80116a6:	68fb      	ldr	r3, [r7, #12]
 80116a8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80116aa:	687b      	ldr	r3, [r7, #4]
 80116ac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80116ae:	687b      	ldr	r3, [r7, #4]
 80116b0:	685b      	ldr	r3, [r3, #4]
 80116b2:	68ba      	ldr	r2, [r7, #8]
 80116b4:	441a      	add	r2, r3
 80116b6:	68fb      	ldr	r3, [r7, #12]
 80116b8:	681b      	ldr	r3, [r3, #0]
 80116ba:	429a      	cmp	r2, r3
 80116bc:	d118      	bne.n	80116f0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80116be:	68fb      	ldr	r3, [r7, #12]
 80116c0:	681a      	ldr	r2, [r3, #0]
 80116c2:	4b15      	ldr	r3, [pc, #84]	; (8011718 <prvInsertBlockIntoFreeList+0xb0>)
 80116c4:	681b      	ldr	r3, [r3, #0]
 80116c6:	429a      	cmp	r2, r3
 80116c8:	d00d      	beq.n	80116e6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80116ca:	687b      	ldr	r3, [r7, #4]
 80116cc:	685a      	ldr	r2, [r3, #4]
 80116ce:	68fb      	ldr	r3, [r7, #12]
 80116d0:	681b      	ldr	r3, [r3, #0]
 80116d2:	685b      	ldr	r3, [r3, #4]
 80116d4:	441a      	add	r2, r3
 80116d6:	687b      	ldr	r3, [r7, #4]
 80116d8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80116da:	68fb      	ldr	r3, [r7, #12]
 80116dc:	681b      	ldr	r3, [r3, #0]
 80116de:	681a      	ldr	r2, [r3, #0]
 80116e0:	687b      	ldr	r3, [r7, #4]
 80116e2:	601a      	str	r2, [r3, #0]
 80116e4:	e008      	b.n	80116f8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80116e6:	4b0c      	ldr	r3, [pc, #48]	; (8011718 <prvInsertBlockIntoFreeList+0xb0>)
 80116e8:	681a      	ldr	r2, [r3, #0]
 80116ea:	687b      	ldr	r3, [r7, #4]
 80116ec:	601a      	str	r2, [r3, #0]
 80116ee:	e003      	b.n	80116f8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80116f0:	68fb      	ldr	r3, [r7, #12]
 80116f2:	681a      	ldr	r2, [r3, #0]
 80116f4:	687b      	ldr	r3, [r7, #4]
 80116f6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80116f8:	68fa      	ldr	r2, [r7, #12]
 80116fa:	687b      	ldr	r3, [r7, #4]
 80116fc:	429a      	cmp	r2, r3
 80116fe:	d002      	beq.n	8011706 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8011700:	68fb      	ldr	r3, [r7, #12]
 8011702:	687a      	ldr	r2, [r7, #4]
 8011704:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8011706:	bf00      	nop
 8011708:	3714      	adds	r7, #20
 801170a:	46bd      	mov	sp, r7
 801170c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011710:	4770      	bx	lr
 8011712:	bf00      	nop
 8011714:	20004b34 	.word	0x20004b34
 8011718:	20004b3c 	.word	0x20004b3c

0801171c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 801171c:	b580      	push	{r7, lr}
 801171e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8011720:	2200      	movs	r2, #0
 8011722:	4912      	ldr	r1, [pc, #72]	; (801176c <MX_USB_DEVICE_Init+0x50>)
 8011724:	4812      	ldr	r0, [pc, #72]	; (8011770 <MX_USB_DEVICE_Init+0x54>)
 8011726:	f7fc f8fd 	bl	800d924 <USBD_Init>
 801172a:	4603      	mov	r3, r0
 801172c:	2b00      	cmp	r3, #0
 801172e:	d001      	beq.n	8011734 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8011730:	f7f2 fcd6 	bl	80040e0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8011734:	490f      	ldr	r1, [pc, #60]	; (8011774 <MX_USB_DEVICE_Init+0x58>)
 8011736:	480e      	ldr	r0, [pc, #56]	; (8011770 <MX_USB_DEVICE_Init+0x54>)
 8011738:	f7fc f924 	bl	800d984 <USBD_RegisterClass>
 801173c:	4603      	mov	r3, r0
 801173e:	2b00      	cmp	r3, #0
 8011740:	d001      	beq.n	8011746 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8011742:	f7f2 fccd 	bl	80040e0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8011746:	490c      	ldr	r1, [pc, #48]	; (8011778 <MX_USB_DEVICE_Init+0x5c>)
 8011748:	4809      	ldr	r0, [pc, #36]	; (8011770 <MX_USB_DEVICE_Init+0x54>)
 801174a:	f7fc f845 	bl	800d7d8 <USBD_CDC_RegisterInterface>
 801174e:	4603      	mov	r3, r0
 8011750:	2b00      	cmp	r3, #0
 8011752:	d001      	beq.n	8011758 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8011754:	f7f2 fcc4 	bl	80040e0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8011758:	4805      	ldr	r0, [pc, #20]	; (8011770 <MX_USB_DEVICE_Init+0x54>)
 801175a:	f7fc f93a 	bl	800d9d2 <USBD_Start>
 801175e:	4603      	mov	r3, r0
 8011760:	2b00      	cmp	r3, #0
 8011762:	d001      	beq.n	8011768 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8011764:	f7f2 fcbc 	bl	80040e0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8011768:	bf00      	nop
 801176a:	bd80      	pop	{r7, pc}
 801176c:	20000140 	.word	0x20000140
 8011770:	20005a00 	.word	0x20005a00
 8011774:	20000024 	.word	0x20000024
 8011778:	2000012c 	.word	0x2000012c

0801177c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 801177c:	b580      	push	{r7, lr}
 801177e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8011780:	2200      	movs	r2, #0
 8011782:	4905      	ldr	r1, [pc, #20]	; (8011798 <CDC_Init_FS+0x1c>)
 8011784:	4805      	ldr	r0, [pc, #20]	; (801179c <CDC_Init_FS+0x20>)
 8011786:	f7fc f83c 	bl	800d802 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 801178a:	4905      	ldr	r1, [pc, #20]	; (80117a0 <CDC_Init_FS+0x24>)
 801178c:	4803      	ldr	r0, [pc, #12]	; (801179c <CDC_Init_FS+0x20>)
 801178e:	f7fc f856 	bl	800d83e <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8011792:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8011794:	4618      	mov	r0, r3
 8011796:	bd80      	pop	{r7, pc}
 8011798:	200064d0 	.word	0x200064d0
 801179c:	20005a00 	.word	0x20005a00
 80117a0:	20005cd0 	.word	0x20005cd0

080117a4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80117a4:	b480      	push	{r7}
 80117a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80117a8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80117aa:	4618      	mov	r0, r3
 80117ac:	46bd      	mov	sp, r7
 80117ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117b2:	4770      	bx	lr

080117b4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80117b4:	b480      	push	{r7}
 80117b6:	b083      	sub	sp, #12
 80117b8:	af00      	add	r7, sp, #0
 80117ba:	4603      	mov	r3, r0
 80117bc:	6039      	str	r1, [r7, #0]
 80117be:	71fb      	strb	r3, [r7, #7]
 80117c0:	4613      	mov	r3, r2
 80117c2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80117c4:	79fb      	ldrb	r3, [r7, #7]
 80117c6:	2b23      	cmp	r3, #35	; 0x23
 80117c8:	d84a      	bhi.n	8011860 <CDC_Control_FS+0xac>
 80117ca:	a201      	add	r2, pc, #4	; (adr r2, 80117d0 <CDC_Control_FS+0x1c>)
 80117cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80117d0:	08011861 	.word	0x08011861
 80117d4:	08011861 	.word	0x08011861
 80117d8:	08011861 	.word	0x08011861
 80117dc:	08011861 	.word	0x08011861
 80117e0:	08011861 	.word	0x08011861
 80117e4:	08011861 	.word	0x08011861
 80117e8:	08011861 	.word	0x08011861
 80117ec:	08011861 	.word	0x08011861
 80117f0:	08011861 	.word	0x08011861
 80117f4:	08011861 	.word	0x08011861
 80117f8:	08011861 	.word	0x08011861
 80117fc:	08011861 	.word	0x08011861
 8011800:	08011861 	.word	0x08011861
 8011804:	08011861 	.word	0x08011861
 8011808:	08011861 	.word	0x08011861
 801180c:	08011861 	.word	0x08011861
 8011810:	08011861 	.word	0x08011861
 8011814:	08011861 	.word	0x08011861
 8011818:	08011861 	.word	0x08011861
 801181c:	08011861 	.word	0x08011861
 8011820:	08011861 	.word	0x08011861
 8011824:	08011861 	.word	0x08011861
 8011828:	08011861 	.word	0x08011861
 801182c:	08011861 	.word	0x08011861
 8011830:	08011861 	.word	0x08011861
 8011834:	08011861 	.word	0x08011861
 8011838:	08011861 	.word	0x08011861
 801183c:	08011861 	.word	0x08011861
 8011840:	08011861 	.word	0x08011861
 8011844:	08011861 	.word	0x08011861
 8011848:	08011861 	.word	0x08011861
 801184c:	08011861 	.word	0x08011861
 8011850:	08011861 	.word	0x08011861
 8011854:	08011861 	.word	0x08011861
 8011858:	08011861 	.word	0x08011861
 801185c:	08011861 	.word	0x08011861
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8011860:	bf00      	nop
  }

  return (USBD_OK);
 8011862:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8011864:	4618      	mov	r0, r3
 8011866:	370c      	adds	r7, #12
 8011868:	46bd      	mov	sp, r7
 801186a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801186e:	4770      	bx	lr

08011870 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8011870:	b580      	push	{r7, lr}
 8011872:	b082      	sub	sp, #8
 8011874:	af00      	add	r7, sp, #0
 8011876:	6078      	str	r0, [r7, #4]
 8011878:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 801187a:	6879      	ldr	r1, [r7, #4]
 801187c:	4805      	ldr	r0, [pc, #20]	; (8011894 <CDC_Receive_FS+0x24>)
 801187e:	f7fb ffde 	bl	800d83e <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8011882:	4804      	ldr	r0, [pc, #16]	; (8011894 <CDC_Receive_FS+0x24>)
 8011884:	f7fc f824 	bl	800d8d0 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8011888:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 801188a:	4618      	mov	r0, r3
 801188c:	3708      	adds	r7, #8
 801188e:	46bd      	mov	sp, r7
 8011890:	bd80      	pop	{r7, pc}
 8011892:	bf00      	nop
 8011894:	20005a00 	.word	0x20005a00

08011898 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8011898:	b580      	push	{r7, lr}
 801189a:	b084      	sub	sp, #16
 801189c:	af00      	add	r7, sp, #0
 801189e:	6078      	str	r0, [r7, #4]
 80118a0:	460b      	mov	r3, r1
 80118a2:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80118a4:	2300      	movs	r3, #0
 80118a6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80118a8:	4b0d      	ldr	r3, [pc, #52]	; (80118e0 <CDC_Transmit_FS+0x48>)
 80118aa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80118ae:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80118b0:	68bb      	ldr	r3, [r7, #8]
 80118b2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80118b6:	2b00      	cmp	r3, #0
 80118b8:	d001      	beq.n	80118be <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 80118ba:	2301      	movs	r3, #1
 80118bc:	e00b      	b.n	80118d6 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80118be:	887b      	ldrh	r3, [r7, #2]
 80118c0:	461a      	mov	r2, r3
 80118c2:	6879      	ldr	r1, [r7, #4]
 80118c4:	4806      	ldr	r0, [pc, #24]	; (80118e0 <CDC_Transmit_FS+0x48>)
 80118c6:	f7fb ff9c 	bl	800d802 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80118ca:	4805      	ldr	r0, [pc, #20]	; (80118e0 <CDC_Transmit_FS+0x48>)
 80118cc:	f7fb ffd0 	bl	800d870 <USBD_CDC_TransmitPacket>
 80118d0:	4603      	mov	r3, r0
 80118d2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80118d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80118d6:	4618      	mov	r0, r3
 80118d8:	3710      	adds	r7, #16
 80118da:	46bd      	mov	sp, r7
 80118dc:	bd80      	pop	{r7, pc}
 80118de:	bf00      	nop
 80118e0:	20005a00 	.word	0x20005a00

080118e4 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80118e4:	b480      	push	{r7}
 80118e6:	b087      	sub	sp, #28
 80118e8:	af00      	add	r7, sp, #0
 80118ea:	60f8      	str	r0, [r7, #12]
 80118ec:	60b9      	str	r1, [r7, #8]
 80118ee:	4613      	mov	r3, r2
 80118f0:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80118f2:	2300      	movs	r3, #0
 80118f4:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 80118f6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80118fa:	4618      	mov	r0, r3
 80118fc:	371c      	adds	r7, #28
 80118fe:	46bd      	mov	sp, r7
 8011900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011904:	4770      	bx	lr
	...

08011908 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011908:	b480      	push	{r7}
 801190a:	b083      	sub	sp, #12
 801190c:	af00      	add	r7, sp, #0
 801190e:	4603      	mov	r3, r0
 8011910:	6039      	str	r1, [r7, #0]
 8011912:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8011914:	683b      	ldr	r3, [r7, #0]
 8011916:	2212      	movs	r2, #18
 8011918:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 801191a:	4b03      	ldr	r3, [pc, #12]	; (8011928 <USBD_FS_DeviceDescriptor+0x20>)
}
 801191c:	4618      	mov	r0, r3
 801191e:	370c      	adds	r7, #12
 8011920:	46bd      	mov	sp, r7
 8011922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011926:	4770      	bx	lr
 8011928:	2000015c 	.word	0x2000015c

0801192c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801192c:	b480      	push	{r7}
 801192e:	b083      	sub	sp, #12
 8011930:	af00      	add	r7, sp, #0
 8011932:	4603      	mov	r3, r0
 8011934:	6039      	str	r1, [r7, #0]
 8011936:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8011938:	683b      	ldr	r3, [r7, #0]
 801193a:	2204      	movs	r2, #4
 801193c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 801193e:	4b03      	ldr	r3, [pc, #12]	; (801194c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8011940:	4618      	mov	r0, r3
 8011942:	370c      	adds	r7, #12
 8011944:	46bd      	mov	sp, r7
 8011946:	f85d 7b04 	ldr.w	r7, [sp], #4
 801194a:	4770      	bx	lr
 801194c:	20000170 	.word	0x20000170

08011950 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011950:	b580      	push	{r7, lr}
 8011952:	b082      	sub	sp, #8
 8011954:	af00      	add	r7, sp, #0
 8011956:	4603      	mov	r3, r0
 8011958:	6039      	str	r1, [r7, #0]
 801195a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801195c:	79fb      	ldrb	r3, [r7, #7]
 801195e:	2b00      	cmp	r3, #0
 8011960:	d105      	bne.n	801196e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8011962:	683a      	ldr	r2, [r7, #0]
 8011964:	4907      	ldr	r1, [pc, #28]	; (8011984 <USBD_FS_ProductStrDescriptor+0x34>)
 8011966:	4808      	ldr	r0, [pc, #32]	; (8011988 <USBD_FS_ProductStrDescriptor+0x38>)
 8011968:	f7fd f865 	bl	800ea36 <USBD_GetString>
 801196c:	e004      	b.n	8011978 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801196e:	683a      	ldr	r2, [r7, #0]
 8011970:	4904      	ldr	r1, [pc, #16]	; (8011984 <USBD_FS_ProductStrDescriptor+0x34>)
 8011972:	4805      	ldr	r0, [pc, #20]	; (8011988 <USBD_FS_ProductStrDescriptor+0x38>)
 8011974:	f7fd f85f 	bl	800ea36 <USBD_GetString>
  }
  return USBD_StrDesc;
 8011978:	4b02      	ldr	r3, [pc, #8]	; (8011984 <USBD_FS_ProductStrDescriptor+0x34>)
}
 801197a:	4618      	mov	r0, r3
 801197c:	3708      	adds	r7, #8
 801197e:	46bd      	mov	sp, r7
 8011980:	bd80      	pop	{r7, pc}
 8011982:	bf00      	nop
 8011984:	20006cd0 	.word	0x20006cd0
 8011988:	08013ec0 	.word	0x08013ec0

0801198c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801198c:	b580      	push	{r7, lr}
 801198e:	b082      	sub	sp, #8
 8011990:	af00      	add	r7, sp, #0
 8011992:	4603      	mov	r3, r0
 8011994:	6039      	str	r1, [r7, #0]
 8011996:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8011998:	683a      	ldr	r2, [r7, #0]
 801199a:	4904      	ldr	r1, [pc, #16]	; (80119ac <USBD_FS_ManufacturerStrDescriptor+0x20>)
 801199c:	4804      	ldr	r0, [pc, #16]	; (80119b0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 801199e:	f7fd f84a 	bl	800ea36 <USBD_GetString>
  return USBD_StrDesc;
 80119a2:	4b02      	ldr	r3, [pc, #8]	; (80119ac <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80119a4:	4618      	mov	r0, r3
 80119a6:	3708      	adds	r7, #8
 80119a8:	46bd      	mov	sp, r7
 80119aa:	bd80      	pop	{r7, pc}
 80119ac:	20006cd0 	.word	0x20006cd0
 80119b0:	08013ed0 	.word	0x08013ed0

080119b4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80119b4:	b580      	push	{r7, lr}
 80119b6:	b082      	sub	sp, #8
 80119b8:	af00      	add	r7, sp, #0
 80119ba:	4603      	mov	r3, r0
 80119bc:	6039      	str	r1, [r7, #0]
 80119be:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80119c0:	683b      	ldr	r3, [r7, #0]
 80119c2:	221a      	movs	r2, #26
 80119c4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80119c6:	f000 f843 	bl	8011a50 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80119ca:	4b02      	ldr	r3, [pc, #8]	; (80119d4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80119cc:	4618      	mov	r0, r3
 80119ce:	3708      	adds	r7, #8
 80119d0:	46bd      	mov	sp, r7
 80119d2:	bd80      	pop	{r7, pc}
 80119d4:	20000174 	.word	0x20000174

080119d8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80119d8:	b580      	push	{r7, lr}
 80119da:	b082      	sub	sp, #8
 80119dc:	af00      	add	r7, sp, #0
 80119de:	4603      	mov	r3, r0
 80119e0:	6039      	str	r1, [r7, #0]
 80119e2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80119e4:	79fb      	ldrb	r3, [r7, #7]
 80119e6:	2b00      	cmp	r3, #0
 80119e8:	d105      	bne.n	80119f6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80119ea:	683a      	ldr	r2, [r7, #0]
 80119ec:	4907      	ldr	r1, [pc, #28]	; (8011a0c <USBD_FS_ConfigStrDescriptor+0x34>)
 80119ee:	4808      	ldr	r0, [pc, #32]	; (8011a10 <USBD_FS_ConfigStrDescriptor+0x38>)
 80119f0:	f7fd f821 	bl	800ea36 <USBD_GetString>
 80119f4:	e004      	b.n	8011a00 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80119f6:	683a      	ldr	r2, [r7, #0]
 80119f8:	4904      	ldr	r1, [pc, #16]	; (8011a0c <USBD_FS_ConfigStrDescriptor+0x34>)
 80119fa:	4805      	ldr	r0, [pc, #20]	; (8011a10 <USBD_FS_ConfigStrDescriptor+0x38>)
 80119fc:	f7fd f81b 	bl	800ea36 <USBD_GetString>
  }
  return USBD_StrDesc;
 8011a00:	4b02      	ldr	r3, [pc, #8]	; (8011a0c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8011a02:	4618      	mov	r0, r3
 8011a04:	3708      	adds	r7, #8
 8011a06:	46bd      	mov	sp, r7
 8011a08:	bd80      	pop	{r7, pc}
 8011a0a:	bf00      	nop
 8011a0c:	20006cd0 	.word	0x20006cd0
 8011a10:	08013ee4 	.word	0x08013ee4

08011a14 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011a14:	b580      	push	{r7, lr}
 8011a16:	b082      	sub	sp, #8
 8011a18:	af00      	add	r7, sp, #0
 8011a1a:	4603      	mov	r3, r0
 8011a1c:	6039      	str	r1, [r7, #0]
 8011a1e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8011a20:	79fb      	ldrb	r3, [r7, #7]
 8011a22:	2b00      	cmp	r3, #0
 8011a24:	d105      	bne.n	8011a32 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8011a26:	683a      	ldr	r2, [r7, #0]
 8011a28:	4907      	ldr	r1, [pc, #28]	; (8011a48 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8011a2a:	4808      	ldr	r0, [pc, #32]	; (8011a4c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8011a2c:	f7fd f803 	bl	800ea36 <USBD_GetString>
 8011a30:	e004      	b.n	8011a3c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8011a32:	683a      	ldr	r2, [r7, #0]
 8011a34:	4904      	ldr	r1, [pc, #16]	; (8011a48 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8011a36:	4805      	ldr	r0, [pc, #20]	; (8011a4c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8011a38:	f7fc fffd 	bl	800ea36 <USBD_GetString>
  }
  return USBD_StrDesc;
 8011a3c:	4b02      	ldr	r3, [pc, #8]	; (8011a48 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8011a3e:	4618      	mov	r0, r3
 8011a40:	3708      	adds	r7, #8
 8011a42:	46bd      	mov	sp, r7
 8011a44:	bd80      	pop	{r7, pc}
 8011a46:	bf00      	nop
 8011a48:	20006cd0 	.word	0x20006cd0
 8011a4c:	08013ef0 	.word	0x08013ef0

08011a50 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8011a50:	b580      	push	{r7, lr}
 8011a52:	b084      	sub	sp, #16
 8011a54:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8011a56:	4b0f      	ldr	r3, [pc, #60]	; (8011a94 <Get_SerialNum+0x44>)
 8011a58:	681b      	ldr	r3, [r3, #0]
 8011a5a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8011a5c:	4b0e      	ldr	r3, [pc, #56]	; (8011a98 <Get_SerialNum+0x48>)
 8011a5e:	681b      	ldr	r3, [r3, #0]
 8011a60:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8011a62:	4b0e      	ldr	r3, [pc, #56]	; (8011a9c <Get_SerialNum+0x4c>)
 8011a64:	681b      	ldr	r3, [r3, #0]
 8011a66:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8011a68:	68fa      	ldr	r2, [r7, #12]
 8011a6a:	687b      	ldr	r3, [r7, #4]
 8011a6c:	4413      	add	r3, r2
 8011a6e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8011a70:	68fb      	ldr	r3, [r7, #12]
 8011a72:	2b00      	cmp	r3, #0
 8011a74:	d009      	beq.n	8011a8a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8011a76:	2208      	movs	r2, #8
 8011a78:	4909      	ldr	r1, [pc, #36]	; (8011aa0 <Get_SerialNum+0x50>)
 8011a7a:	68f8      	ldr	r0, [r7, #12]
 8011a7c:	f000 f814 	bl	8011aa8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8011a80:	2204      	movs	r2, #4
 8011a82:	4908      	ldr	r1, [pc, #32]	; (8011aa4 <Get_SerialNum+0x54>)
 8011a84:	68b8      	ldr	r0, [r7, #8]
 8011a86:	f000 f80f 	bl	8011aa8 <IntToUnicode>
  }
}
 8011a8a:	bf00      	nop
 8011a8c:	3710      	adds	r7, #16
 8011a8e:	46bd      	mov	sp, r7
 8011a90:	bd80      	pop	{r7, pc}
 8011a92:	bf00      	nop
 8011a94:	1fff7a10 	.word	0x1fff7a10
 8011a98:	1fff7a14 	.word	0x1fff7a14
 8011a9c:	1fff7a18 	.word	0x1fff7a18
 8011aa0:	20000176 	.word	0x20000176
 8011aa4:	20000186 	.word	0x20000186

08011aa8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8011aa8:	b480      	push	{r7}
 8011aaa:	b087      	sub	sp, #28
 8011aac:	af00      	add	r7, sp, #0
 8011aae:	60f8      	str	r0, [r7, #12]
 8011ab0:	60b9      	str	r1, [r7, #8]
 8011ab2:	4613      	mov	r3, r2
 8011ab4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8011ab6:	2300      	movs	r3, #0
 8011ab8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8011aba:	2300      	movs	r3, #0
 8011abc:	75fb      	strb	r3, [r7, #23]
 8011abe:	e027      	b.n	8011b10 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8011ac0:	68fb      	ldr	r3, [r7, #12]
 8011ac2:	0f1b      	lsrs	r3, r3, #28
 8011ac4:	2b09      	cmp	r3, #9
 8011ac6:	d80b      	bhi.n	8011ae0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8011ac8:	68fb      	ldr	r3, [r7, #12]
 8011aca:	0f1b      	lsrs	r3, r3, #28
 8011acc:	b2da      	uxtb	r2, r3
 8011ace:	7dfb      	ldrb	r3, [r7, #23]
 8011ad0:	005b      	lsls	r3, r3, #1
 8011ad2:	4619      	mov	r1, r3
 8011ad4:	68bb      	ldr	r3, [r7, #8]
 8011ad6:	440b      	add	r3, r1
 8011ad8:	3230      	adds	r2, #48	; 0x30
 8011ada:	b2d2      	uxtb	r2, r2
 8011adc:	701a      	strb	r2, [r3, #0]
 8011ade:	e00a      	b.n	8011af6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8011ae0:	68fb      	ldr	r3, [r7, #12]
 8011ae2:	0f1b      	lsrs	r3, r3, #28
 8011ae4:	b2da      	uxtb	r2, r3
 8011ae6:	7dfb      	ldrb	r3, [r7, #23]
 8011ae8:	005b      	lsls	r3, r3, #1
 8011aea:	4619      	mov	r1, r3
 8011aec:	68bb      	ldr	r3, [r7, #8]
 8011aee:	440b      	add	r3, r1
 8011af0:	3237      	adds	r2, #55	; 0x37
 8011af2:	b2d2      	uxtb	r2, r2
 8011af4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8011af6:	68fb      	ldr	r3, [r7, #12]
 8011af8:	011b      	lsls	r3, r3, #4
 8011afa:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8011afc:	7dfb      	ldrb	r3, [r7, #23]
 8011afe:	005b      	lsls	r3, r3, #1
 8011b00:	3301      	adds	r3, #1
 8011b02:	68ba      	ldr	r2, [r7, #8]
 8011b04:	4413      	add	r3, r2
 8011b06:	2200      	movs	r2, #0
 8011b08:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8011b0a:	7dfb      	ldrb	r3, [r7, #23]
 8011b0c:	3301      	adds	r3, #1
 8011b0e:	75fb      	strb	r3, [r7, #23]
 8011b10:	7dfa      	ldrb	r2, [r7, #23]
 8011b12:	79fb      	ldrb	r3, [r7, #7]
 8011b14:	429a      	cmp	r2, r3
 8011b16:	d3d3      	bcc.n	8011ac0 <IntToUnicode+0x18>
  }
}
 8011b18:	bf00      	nop
 8011b1a:	bf00      	nop
 8011b1c:	371c      	adds	r7, #28
 8011b1e:	46bd      	mov	sp, r7
 8011b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b24:	4770      	bx	lr
	...

08011b28 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8011b28:	b580      	push	{r7, lr}
 8011b2a:	b08a      	sub	sp, #40	; 0x28
 8011b2c:	af00      	add	r7, sp, #0
 8011b2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8011b30:	f107 0314 	add.w	r3, r7, #20
 8011b34:	2200      	movs	r2, #0
 8011b36:	601a      	str	r2, [r3, #0]
 8011b38:	605a      	str	r2, [r3, #4]
 8011b3a:	609a      	str	r2, [r3, #8]
 8011b3c:	60da      	str	r2, [r3, #12]
 8011b3e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8011b40:	687b      	ldr	r3, [r7, #4]
 8011b42:	681b      	ldr	r3, [r3, #0]
 8011b44:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8011b48:	d147      	bne.n	8011bda <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8011b4a:	2300      	movs	r3, #0
 8011b4c:	613b      	str	r3, [r7, #16]
 8011b4e:	4b25      	ldr	r3, [pc, #148]	; (8011be4 <HAL_PCD_MspInit+0xbc>)
 8011b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011b52:	4a24      	ldr	r2, [pc, #144]	; (8011be4 <HAL_PCD_MspInit+0xbc>)
 8011b54:	f043 0301 	orr.w	r3, r3, #1
 8011b58:	6313      	str	r3, [r2, #48]	; 0x30
 8011b5a:	4b22      	ldr	r3, [pc, #136]	; (8011be4 <HAL_PCD_MspInit+0xbc>)
 8011b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011b5e:	f003 0301 	and.w	r3, r3, #1
 8011b62:	613b      	str	r3, [r7, #16]
 8011b64:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8011b66:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011b6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8011b6c:	2300      	movs	r3, #0
 8011b6e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011b70:	2300      	movs	r3, #0
 8011b72:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8011b74:	f107 0314 	add.w	r3, r7, #20
 8011b78:	4619      	mov	r1, r3
 8011b7a:	481b      	ldr	r0, [pc, #108]	; (8011be8 <HAL_PCD_MspInit+0xc0>)
 8011b7c:	f7f4 faa8 	bl	80060d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8011b80:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8011b84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011b86:	2302      	movs	r3, #2
 8011b88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011b8a:	2300      	movs	r3, #0
 8011b8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8011b8e:	2303      	movs	r3, #3
 8011b90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8011b92:	230a      	movs	r3, #10
 8011b94:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8011b96:	f107 0314 	add.w	r3, r7, #20
 8011b9a:	4619      	mov	r1, r3
 8011b9c:	4812      	ldr	r0, [pc, #72]	; (8011be8 <HAL_PCD_MspInit+0xc0>)
 8011b9e:	f7f4 fa97 	bl	80060d0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8011ba2:	4b10      	ldr	r3, [pc, #64]	; (8011be4 <HAL_PCD_MspInit+0xbc>)
 8011ba4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011ba6:	4a0f      	ldr	r2, [pc, #60]	; (8011be4 <HAL_PCD_MspInit+0xbc>)
 8011ba8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011bac:	6353      	str	r3, [r2, #52]	; 0x34
 8011bae:	2300      	movs	r3, #0
 8011bb0:	60fb      	str	r3, [r7, #12]
 8011bb2:	4b0c      	ldr	r3, [pc, #48]	; (8011be4 <HAL_PCD_MspInit+0xbc>)
 8011bb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011bb6:	4a0b      	ldr	r2, [pc, #44]	; (8011be4 <HAL_PCD_MspInit+0xbc>)
 8011bb8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8011bbc:	6453      	str	r3, [r2, #68]	; 0x44
 8011bbe:	4b09      	ldr	r3, [pc, #36]	; (8011be4 <HAL_PCD_MspInit+0xbc>)
 8011bc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011bc2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8011bc6:	60fb      	str	r3, [r7, #12]
 8011bc8:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8011bca:	2200      	movs	r2, #0
 8011bcc:	2105      	movs	r1, #5
 8011bce:	2043      	movs	r0, #67	; 0x43
 8011bd0:	f7f3 fee4 	bl	800599c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8011bd4:	2043      	movs	r0, #67	; 0x43
 8011bd6:	f7f3 fefd 	bl	80059d4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8011bda:	bf00      	nop
 8011bdc:	3728      	adds	r7, #40	; 0x28
 8011bde:	46bd      	mov	sp, r7
 8011be0:	bd80      	pop	{r7, pc}
 8011be2:	bf00      	nop
 8011be4:	40023800 	.word	0x40023800
 8011be8:	40020000 	.word	0x40020000

08011bec <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011bec:	b580      	push	{r7, lr}
 8011bee:	b082      	sub	sp, #8
 8011bf0:	af00      	add	r7, sp, #0
 8011bf2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8011bf4:	687b      	ldr	r3, [r7, #4]
 8011bf6:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8011bfa:	687b      	ldr	r3, [r7, #4]
 8011bfc:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8011c00:	4619      	mov	r1, r3
 8011c02:	4610      	mov	r0, r2
 8011c04:	f7fb ff30 	bl	800da68 <USBD_LL_SetupStage>
}
 8011c08:	bf00      	nop
 8011c0a:	3708      	adds	r7, #8
 8011c0c:	46bd      	mov	sp, r7
 8011c0e:	bd80      	pop	{r7, pc}

08011c10 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011c10:	b580      	push	{r7, lr}
 8011c12:	b082      	sub	sp, #8
 8011c14:	af00      	add	r7, sp, #0
 8011c16:	6078      	str	r0, [r7, #4]
 8011c18:	460b      	mov	r3, r1
 8011c1a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8011c1c:	687b      	ldr	r3, [r7, #4]
 8011c1e:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8011c22:	78fa      	ldrb	r2, [r7, #3]
 8011c24:	6879      	ldr	r1, [r7, #4]
 8011c26:	4613      	mov	r3, r2
 8011c28:	00db      	lsls	r3, r3, #3
 8011c2a:	1a9b      	subs	r3, r3, r2
 8011c2c:	009b      	lsls	r3, r3, #2
 8011c2e:	440b      	add	r3, r1
 8011c30:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8011c34:	681a      	ldr	r2, [r3, #0]
 8011c36:	78fb      	ldrb	r3, [r7, #3]
 8011c38:	4619      	mov	r1, r3
 8011c3a:	f7fb ff6a 	bl	800db12 <USBD_LL_DataOutStage>
}
 8011c3e:	bf00      	nop
 8011c40:	3708      	adds	r7, #8
 8011c42:	46bd      	mov	sp, r7
 8011c44:	bd80      	pop	{r7, pc}

08011c46 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011c46:	b580      	push	{r7, lr}
 8011c48:	b082      	sub	sp, #8
 8011c4a:	af00      	add	r7, sp, #0
 8011c4c:	6078      	str	r0, [r7, #4]
 8011c4e:	460b      	mov	r3, r1
 8011c50:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8011c52:	687b      	ldr	r3, [r7, #4]
 8011c54:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8011c58:	78fa      	ldrb	r2, [r7, #3]
 8011c5a:	6879      	ldr	r1, [r7, #4]
 8011c5c:	4613      	mov	r3, r2
 8011c5e:	00db      	lsls	r3, r3, #3
 8011c60:	1a9b      	subs	r3, r3, r2
 8011c62:	009b      	lsls	r3, r3, #2
 8011c64:	440b      	add	r3, r1
 8011c66:	3348      	adds	r3, #72	; 0x48
 8011c68:	681a      	ldr	r2, [r3, #0]
 8011c6a:	78fb      	ldrb	r3, [r7, #3]
 8011c6c:	4619      	mov	r1, r3
 8011c6e:	f7fb ffb3 	bl	800dbd8 <USBD_LL_DataInStage>
}
 8011c72:	bf00      	nop
 8011c74:	3708      	adds	r7, #8
 8011c76:	46bd      	mov	sp, r7
 8011c78:	bd80      	pop	{r7, pc}

08011c7a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011c7a:	b580      	push	{r7, lr}
 8011c7c:	b082      	sub	sp, #8
 8011c7e:	af00      	add	r7, sp, #0
 8011c80:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8011c82:	687b      	ldr	r3, [r7, #4]
 8011c84:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011c88:	4618      	mov	r0, r3
 8011c8a:	f7fc f8c7 	bl	800de1c <USBD_LL_SOF>
}
 8011c8e:	bf00      	nop
 8011c90:	3708      	adds	r7, #8
 8011c92:	46bd      	mov	sp, r7
 8011c94:	bd80      	pop	{r7, pc}

08011c96 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011c96:	b580      	push	{r7, lr}
 8011c98:	b084      	sub	sp, #16
 8011c9a:	af00      	add	r7, sp, #0
 8011c9c:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8011c9e:	2301      	movs	r3, #1
 8011ca0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8011ca2:	687b      	ldr	r3, [r7, #4]
 8011ca4:	68db      	ldr	r3, [r3, #12]
 8011ca6:	2b02      	cmp	r3, #2
 8011ca8:	d001      	beq.n	8011cae <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8011caa:	f7f2 fa19 	bl	80040e0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8011cae:	687b      	ldr	r3, [r7, #4]
 8011cb0:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011cb4:	7bfa      	ldrb	r2, [r7, #15]
 8011cb6:	4611      	mov	r1, r2
 8011cb8:	4618      	mov	r0, r3
 8011cba:	f7fc f871 	bl	800dda0 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8011cbe:	687b      	ldr	r3, [r7, #4]
 8011cc0:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011cc4:	4618      	mov	r0, r3
 8011cc6:	f7fc f81d 	bl	800dd04 <USBD_LL_Reset>
}
 8011cca:	bf00      	nop
 8011ccc:	3710      	adds	r7, #16
 8011cce:	46bd      	mov	sp, r7
 8011cd0:	bd80      	pop	{r7, pc}
	...

08011cd4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011cd4:	b580      	push	{r7, lr}
 8011cd6:	b082      	sub	sp, #8
 8011cd8:	af00      	add	r7, sp, #0
 8011cda:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8011cdc:	687b      	ldr	r3, [r7, #4]
 8011cde:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011ce2:	4618      	mov	r0, r3
 8011ce4:	f7fc f86c 	bl	800ddc0 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8011ce8:	687b      	ldr	r3, [r7, #4]
 8011cea:	681b      	ldr	r3, [r3, #0]
 8011cec:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8011cf0:	681b      	ldr	r3, [r3, #0]
 8011cf2:	687a      	ldr	r2, [r7, #4]
 8011cf4:	6812      	ldr	r2, [r2, #0]
 8011cf6:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8011cfa:	f043 0301 	orr.w	r3, r3, #1
 8011cfe:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8011d00:	687b      	ldr	r3, [r7, #4]
 8011d02:	6a1b      	ldr	r3, [r3, #32]
 8011d04:	2b00      	cmp	r3, #0
 8011d06:	d005      	beq.n	8011d14 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8011d08:	4b04      	ldr	r3, [pc, #16]	; (8011d1c <HAL_PCD_SuspendCallback+0x48>)
 8011d0a:	691b      	ldr	r3, [r3, #16]
 8011d0c:	4a03      	ldr	r2, [pc, #12]	; (8011d1c <HAL_PCD_SuspendCallback+0x48>)
 8011d0e:	f043 0306 	orr.w	r3, r3, #6
 8011d12:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8011d14:	bf00      	nop
 8011d16:	3708      	adds	r7, #8
 8011d18:	46bd      	mov	sp, r7
 8011d1a:	bd80      	pop	{r7, pc}
 8011d1c:	e000ed00 	.word	0xe000ed00

08011d20 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011d20:	b580      	push	{r7, lr}
 8011d22:	b082      	sub	sp, #8
 8011d24:	af00      	add	r7, sp, #0
 8011d26:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8011d28:	687b      	ldr	r3, [r7, #4]
 8011d2a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011d2e:	4618      	mov	r0, r3
 8011d30:	f7fc f85c 	bl	800ddec <USBD_LL_Resume>
}
 8011d34:	bf00      	nop
 8011d36:	3708      	adds	r7, #8
 8011d38:	46bd      	mov	sp, r7
 8011d3a:	bd80      	pop	{r7, pc}

08011d3c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011d3c:	b580      	push	{r7, lr}
 8011d3e:	b082      	sub	sp, #8
 8011d40:	af00      	add	r7, sp, #0
 8011d42:	6078      	str	r0, [r7, #4]
 8011d44:	460b      	mov	r3, r1
 8011d46:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8011d48:	687b      	ldr	r3, [r7, #4]
 8011d4a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011d4e:	78fa      	ldrb	r2, [r7, #3]
 8011d50:	4611      	mov	r1, r2
 8011d52:	4618      	mov	r0, r3
 8011d54:	f7fc f8aa 	bl	800deac <USBD_LL_IsoOUTIncomplete>
}
 8011d58:	bf00      	nop
 8011d5a:	3708      	adds	r7, #8
 8011d5c:	46bd      	mov	sp, r7
 8011d5e:	bd80      	pop	{r7, pc}

08011d60 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011d60:	b580      	push	{r7, lr}
 8011d62:	b082      	sub	sp, #8
 8011d64:	af00      	add	r7, sp, #0
 8011d66:	6078      	str	r0, [r7, #4]
 8011d68:	460b      	mov	r3, r1
 8011d6a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8011d6c:	687b      	ldr	r3, [r7, #4]
 8011d6e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011d72:	78fa      	ldrb	r2, [r7, #3]
 8011d74:	4611      	mov	r1, r2
 8011d76:	4618      	mov	r0, r3
 8011d78:	f7fc f872 	bl	800de60 <USBD_LL_IsoINIncomplete>
}
 8011d7c:	bf00      	nop
 8011d7e:	3708      	adds	r7, #8
 8011d80:	46bd      	mov	sp, r7
 8011d82:	bd80      	pop	{r7, pc}

08011d84 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011d84:	b580      	push	{r7, lr}
 8011d86:	b082      	sub	sp, #8
 8011d88:	af00      	add	r7, sp, #0
 8011d8a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8011d8c:	687b      	ldr	r3, [r7, #4]
 8011d8e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011d92:	4618      	mov	r0, r3
 8011d94:	f7fc f8b0 	bl	800def8 <USBD_LL_DevConnected>
}
 8011d98:	bf00      	nop
 8011d9a:	3708      	adds	r7, #8
 8011d9c:	46bd      	mov	sp, r7
 8011d9e:	bd80      	pop	{r7, pc}

08011da0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011da0:	b580      	push	{r7, lr}
 8011da2:	b082      	sub	sp, #8
 8011da4:	af00      	add	r7, sp, #0
 8011da6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8011da8:	687b      	ldr	r3, [r7, #4]
 8011daa:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011dae:	4618      	mov	r0, r3
 8011db0:	f7fc f8ad 	bl	800df0e <USBD_LL_DevDisconnected>
}
 8011db4:	bf00      	nop
 8011db6:	3708      	adds	r7, #8
 8011db8:	46bd      	mov	sp, r7
 8011dba:	bd80      	pop	{r7, pc}

08011dbc <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8011dbc:	b580      	push	{r7, lr}
 8011dbe:	b082      	sub	sp, #8
 8011dc0:	af00      	add	r7, sp, #0
 8011dc2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8011dc4:	687b      	ldr	r3, [r7, #4]
 8011dc6:	781b      	ldrb	r3, [r3, #0]
 8011dc8:	2b00      	cmp	r3, #0
 8011dca:	d13c      	bne.n	8011e46 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8011dcc:	4a20      	ldr	r2, [pc, #128]	; (8011e50 <USBD_LL_Init+0x94>)
 8011dce:	687b      	ldr	r3, [r7, #4]
 8011dd0:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8011dd4:	687b      	ldr	r3, [r7, #4]
 8011dd6:	4a1e      	ldr	r2, [pc, #120]	; (8011e50 <USBD_LL_Init+0x94>)
 8011dd8:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8011ddc:	4b1c      	ldr	r3, [pc, #112]	; (8011e50 <USBD_LL_Init+0x94>)
 8011dde:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8011de2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8011de4:	4b1a      	ldr	r3, [pc, #104]	; (8011e50 <USBD_LL_Init+0x94>)
 8011de6:	2204      	movs	r2, #4
 8011de8:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8011dea:	4b19      	ldr	r3, [pc, #100]	; (8011e50 <USBD_LL_Init+0x94>)
 8011dec:	2202      	movs	r2, #2
 8011dee:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8011df0:	4b17      	ldr	r3, [pc, #92]	; (8011e50 <USBD_LL_Init+0x94>)
 8011df2:	2200      	movs	r2, #0
 8011df4:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8011df6:	4b16      	ldr	r3, [pc, #88]	; (8011e50 <USBD_LL_Init+0x94>)
 8011df8:	2202      	movs	r2, #2
 8011dfa:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8011dfc:	4b14      	ldr	r3, [pc, #80]	; (8011e50 <USBD_LL_Init+0x94>)
 8011dfe:	2200      	movs	r2, #0
 8011e00:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8011e02:	4b13      	ldr	r3, [pc, #76]	; (8011e50 <USBD_LL_Init+0x94>)
 8011e04:	2200      	movs	r2, #0
 8011e06:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8011e08:	4b11      	ldr	r3, [pc, #68]	; (8011e50 <USBD_LL_Init+0x94>)
 8011e0a:	2200      	movs	r2, #0
 8011e0c:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8011e0e:	4b10      	ldr	r3, [pc, #64]	; (8011e50 <USBD_LL_Init+0x94>)
 8011e10:	2201      	movs	r2, #1
 8011e12:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8011e14:	4b0e      	ldr	r3, [pc, #56]	; (8011e50 <USBD_LL_Init+0x94>)
 8011e16:	2200      	movs	r2, #0
 8011e18:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8011e1a:	480d      	ldr	r0, [pc, #52]	; (8011e50 <USBD_LL_Init+0x94>)
 8011e1c:	f7f5 ffa0 	bl	8007d60 <HAL_PCD_Init>
 8011e20:	4603      	mov	r3, r0
 8011e22:	2b00      	cmp	r3, #0
 8011e24:	d001      	beq.n	8011e2a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8011e26:	f7f2 f95b 	bl	80040e0 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8011e2a:	2180      	movs	r1, #128	; 0x80
 8011e2c:	4808      	ldr	r0, [pc, #32]	; (8011e50 <USBD_LL_Init+0x94>)
 8011e2e:	f7f7 f8fe 	bl	800902e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8011e32:	2240      	movs	r2, #64	; 0x40
 8011e34:	2100      	movs	r1, #0
 8011e36:	4806      	ldr	r0, [pc, #24]	; (8011e50 <USBD_LL_Init+0x94>)
 8011e38:	f7f7 f8b2 	bl	8008fa0 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8011e3c:	2280      	movs	r2, #128	; 0x80
 8011e3e:	2101      	movs	r1, #1
 8011e40:	4803      	ldr	r0, [pc, #12]	; (8011e50 <USBD_LL_Init+0x94>)
 8011e42:	f7f7 f8ad 	bl	8008fa0 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8011e46:	2300      	movs	r3, #0
}
 8011e48:	4618      	mov	r0, r3
 8011e4a:	3708      	adds	r7, #8
 8011e4c:	46bd      	mov	sp, r7
 8011e4e:	bd80      	pop	{r7, pc}
 8011e50:	20006ed0 	.word	0x20006ed0

08011e54 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8011e54:	b580      	push	{r7, lr}
 8011e56:	b084      	sub	sp, #16
 8011e58:	af00      	add	r7, sp, #0
 8011e5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011e5c:	2300      	movs	r3, #0
 8011e5e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011e60:	2300      	movs	r3, #0
 8011e62:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8011e64:	687b      	ldr	r3, [r7, #4]
 8011e66:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8011e6a:	4618      	mov	r0, r3
 8011e6c:	f7f6 f895 	bl	8007f9a <HAL_PCD_Start>
 8011e70:	4603      	mov	r3, r0
 8011e72:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011e74:	7bfb      	ldrb	r3, [r7, #15]
 8011e76:	4618      	mov	r0, r3
 8011e78:	f000 f942 	bl	8012100 <USBD_Get_USB_Status>
 8011e7c:	4603      	mov	r3, r0
 8011e7e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011e80:	7bbb      	ldrb	r3, [r7, #14]
}
 8011e82:	4618      	mov	r0, r3
 8011e84:	3710      	adds	r7, #16
 8011e86:	46bd      	mov	sp, r7
 8011e88:	bd80      	pop	{r7, pc}

08011e8a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8011e8a:	b580      	push	{r7, lr}
 8011e8c:	b084      	sub	sp, #16
 8011e8e:	af00      	add	r7, sp, #0
 8011e90:	6078      	str	r0, [r7, #4]
 8011e92:	4608      	mov	r0, r1
 8011e94:	4611      	mov	r1, r2
 8011e96:	461a      	mov	r2, r3
 8011e98:	4603      	mov	r3, r0
 8011e9a:	70fb      	strb	r3, [r7, #3]
 8011e9c:	460b      	mov	r3, r1
 8011e9e:	70bb      	strb	r3, [r7, #2]
 8011ea0:	4613      	mov	r3, r2
 8011ea2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011ea4:	2300      	movs	r3, #0
 8011ea6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011ea8:	2300      	movs	r3, #0
 8011eaa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8011eac:	687b      	ldr	r3, [r7, #4]
 8011eae:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8011eb2:	78bb      	ldrb	r3, [r7, #2]
 8011eb4:	883a      	ldrh	r2, [r7, #0]
 8011eb6:	78f9      	ldrb	r1, [r7, #3]
 8011eb8:	f7f6 fc79 	bl	80087ae <HAL_PCD_EP_Open>
 8011ebc:	4603      	mov	r3, r0
 8011ebe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011ec0:	7bfb      	ldrb	r3, [r7, #15]
 8011ec2:	4618      	mov	r0, r3
 8011ec4:	f000 f91c 	bl	8012100 <USBD_Get_USB_Status>
 8011ec8:	4603      	mov	r3, r0
 8011eca:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011ecc:	7bbb      	ldrb	r3, [r7, #14]
}
 8011ece:	4618      	mov	r0, r3
 8011ed0:	3710      	adds	r7, #16
 8011ed2:	46bd      	mov	sp, r7
 8011ed4:	bd80      	pop	{r7, pc}

08011ed6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011ed6:	b580      	push	{r7, lr}
 8011ed8:	b084      	sub	sp, #16
 8011eda:	af00      	add	r7, sp, #0
 8011edc:	6078      	str	r0, [r7, #4]
 8011ede:	460b      	mov	r3, r1
 8011ee0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011ee2:	2300      	movs	r3, #0
 8011ee4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011ee6:	2300      	movs	r3, #0
 8011ee8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8011eea:	687b      	ldr	r3, [r7, #4]
 8011eec:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8011ef0:	78fa      	ldrb	r2, [r7, #3]
 8011ef2:	4611      	mov	r1, r2
 8011ef4:	4618      	mov	r0, r3
 8011ef6:	f7f6 fcc2 	bl	800887e <HAL_PCD_EP_Close>
 8011efa:	4603      	mov	r3, r0
 8011efc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011efe:	7bfb      	ldrb	r3, [r7, #15]
 8011f00:	4618      	mov	r0, r3
 8011f02:	f000 f8fd 	bl	8012100 <USBD_Get_USB_Status>
 8011f06:	4603      	mov	r3, r0
 8011f08:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011f0a:	7bbb      	ldrb	r3, [r7, #14]
}
 8011f0c:	4618      	mov	r0, r3
 8011f0e:	3710      	adds	r7, #16
 8011f10:	46bd      	mov	sp, r7
 8011f12:	bd80      	pop	{r7, pc}

08011f14 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011f14:	b580      	push	{r7, lr}
 8011f16:	b084      	sub	sp, #16
 8011f18:	af00      	add	r7, sp, #0
 8011f1a:	6078      	str	r0, [r7, #4]
 8011f1c:	460b      	mov	r3, r1
 8011f1e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011f20:	2300      	movs	r3, #0
 8011f22:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011f24:	2300      	movs	r3, #0
 8011f26:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8011f28:	687b      	ldr	r3, [r7, #4]
 8011f2a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8011f2e:	78fa      	ldrb	r2, [r7, #3]
 8011f30:	4611      	mov	r1, r2
 8011f32:	4618      	mov	r0, r3
 8011f34:	f7f6 fd9a 	bl	8008a6c <HAL_PCD_EP_SetStall>
 8011f38:	4603      	mov	r3, r0
 8011f3a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011f3c:	7bfb      	ldrb	r3, [r7, #15]
 8011f3e:	4618      	mov	r0, r3
 8011f40:	f000 f8de 	bl	8012100 <USBD_Get_USB_Status>
 8011f44:	4603      	mov	r3, r0
 8011f46:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011f48:	7bbb      	ldrb	r3, [r7, #14]
}
 8011f4a:	4618      	mov	r0, r3
 8011f4c:	3710      	adds	r7, #16
 8011f4e:	46bd      	mov	sp, r7
 8011f50:	bd80      	pop	{r7, pc}

08011f52 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011f52:	b580      	push	{r7, lr}
 8011f54:	b084      	sub	sp, #16
 8011f56:	af00      	add	r7, sp, #0
 8011f58:	6078      	str	r0, [r7, #4]
 8011f5a:	460b      	mov	r3, r1
 8011f5c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011f5e:	2300      	movs	r3, #0
 8011f60:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011f62:	2300      	movs	r3, #0
 8011f64:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8011f66:	687b      	ldr	r3, [r7, #4]
 8011f68:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8011f6c:	78fa      	ldrb	r2, [r7, #3]
 8011f6e:	4611      	mov	r1, r2
 8011f70:	4618      	mov	r0, r3
 8011f72:	f7f6 fddf 	bl	8008b34 <HAL_PCD_EP_ClrStall>
 8011f76:	4603      	mov	r3, r0
 8011f78:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011f7a:	7bfb      	ldrb	r3, [r7, #15]
 8011f7c:	4618      	mov	r0, r3
 8011f7e:	f000 f8bf 	bl	8012100 <USBD_Get_USB_Status>
 8011f82:	4603      	mov	r3, r0
 8011f84:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011f86:	7bbb      	ldrb	r3, [r7, #14]
}
 8011f88:	4618      	mov	r0, r3
 8011f8a:	3710      	adds	r7, #16
 8011f8c:	46bd      	mov	sp, r7
 8011f8e:	bd80      	pop	{r7, pc}

08011f90 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011f90:	b480      	push	{r7}
 8011f92:	b085      	sub	sp, #20
 8011f94:	af00      	add	r7, sp, #0
 8011f96:	6078      	str	r0, [r7, #4]
 8011f98:	460b      	mov	r3, r1
 8011f9a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8011f9c:	687b      	ldr	r3, [r7, #4]
 8011f9e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8011fa2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8011fa4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8011fa8:	2b00      	cmp	r3, #0
 8011faa:	da0b      	bge.n	8011fc4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8011fac:	78fb      	ldrb	r3, [r7, #3]
 8011fae:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8011fb2:	68f9      	ldr	r1, [r7, #12]
 8011fb4:	4613      	mov	r3, r2
 8011fb6:	00db      	lsls	r3, r3, #3
 8011fb8:	1a9b      	subs	r3, r3, r2
 8011fba:	009b      	lsls	r3, r3, #2
 8011fbc:	440b      	add	r3, r1
 8011fbe:	333e      	adds	r3, #62	; 0x3e
 8011fc0:	781b      	ldrb	r3, [r3, #0]
 8011fc2:	e00b      	b.n	8011fdc <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8011fc4:	78fb      	ldrb	r3, [r7, #3]
 8011fc6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8011fca:	68f9      	ldr	r1, [r7, #12]
 8011fcc:	4613      	mov	r3, r2
 8011fce:	00db      	lsls	r3, r3, #3
 8011fd0:	1a9b      	subs	r3, r3, r2
 8011fd2:	009b      	lsls	r3, r3, #2
 8011fd4:	440b      	add	r3, r1
 8011fd6:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8011fda:	781b      	ldrb	r3, [r3, #0]
  }
}
 8011fdc:	4618      	mov	r0, r3
 8011fde:	3714      	adds	r7, #20
 8011fe0:	46bd      	mov	sp, r7
 8011fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fe6:	4770      	bx	lr

08011fe8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8011fe8:	b580      	push	{r7, lr}
 8011fea:	b084      	sub	sp, #16
 8011fec:	af00      	add	r7, sp, #0
 8011fee:	6078      	str	r0, [r7, #4]
 8011ff0:	460b      	mov	r3, r1
 8011ff2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011ff4:	2300      	movs	r3, #0
 8011ff6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011ff8:	2300      	movs	r3, #0
 8011ffa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8011ffc:	687b      	ldr	r3, [r7, #4]
 8011ffe:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8012002:	78fa      	ldrb	r2, [r7, #3]
 8012004:	4611      	mov	r1, r2
 8012006:	4618      	mov	r0, r3
 8012008:	f7f6 fbac 	bl	8008764 <HAL_PCD_SetAddress>
 801200c:	4603      	mov	r3, r0
 801200e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012010:	7bfb      	ldrb	r3, [r7, #15]
 8012012:	4618      	mov	r0, r3
 8012014:	f000 f874 	bl	8012100 <USBD_Get_USB_Status>
 8012018:	4603      	mov	r3, r0
 801201a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801201c:	7bbb      	ldrb	r3, [r7, #14]
}
 801201e:	4618      	mov	r0, r3
 8012020:	3710      	adds	r7, #16
 8012022:	46bd      	mov	sp, r7
 8012024:	bd80      	pop	{r7, pc}

08012026 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8012026:	b580      	push	{r7, lr}
 8012028:	b086      	sub	sp, #24
 801202a:	af00      	add	r7, sp, #0
 801202c:	60f8      	str	r0, [r7, #12]
 801202e:	607a      	str	r2, [r7, #4]
 8012030:	603b      	str	r3, [r7, #0]
 8012032:	460b      	mov	r3, r1
 8012034:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012036:	2300      	movs	r3, #0
 8012038:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801203a:	2300      	movs	r3, #0
 801203c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 801203e:	68fb      	ldr	r3, [r7, #12]
 8012040:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8012044:	7af9      	ldrb	r1, [r7, #11]
 8012046:	683b      	ldr	r3, [r7, #0]
 8012048:	687a      	ldr	r2, [r7, #4]
 801204a:	f7f6 fcc5 	bl	80089d8 <HAL_PCD_EP_Transmit>
 801204e:	4603      	mov	r3, r0
 8012050:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012052:	7dfb      	ldrb	r3, [r7, #23]
 8012054:	4618      	mov	r0, r3
 8012056:	f000 f853 	bl	8012100 <USBD_Get_USB_Status>
 801205a:	4603      	mov	r3, r0
 801205c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801205e:	7dbb      	ldrb	r3, [r7, #22]
}
 8012060:	4618      	mov	r0, r3
 8012062:	3718      	adds	r7, #24
 8012064:	46bd      	mov	sp, r7
 8012066:	bd80      	pop	{r7, pc}

08012068 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8012068:	b580      	push	{r7, lr}
 801206a:	b086      	sub	sp, #24
 801206c:	af00      	add	r7, sp, #0
 801206e:	60f8      	str	r0, [r7, #12]
 8012070:	607a      	str	r2, [r7, #4]
 8012072:	603b      	str	r3, [r7, #0]
 8012074:	460b      	mov	r3, r1
 8012076:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012078:	2300      	movs	r3, #0
 801207a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801207c:	2300      	movs	r3, #0
 801207e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8012080:	68fb      	ldr	r3, [r7, #12]
 8012082:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8012086:	7af9      	ldrb	r1, [r7, #11]
 8012088:	683b      	ldr	r3, [r7, #0]
 801208a:	687a      	ldr	r2, [r7, #4]
 801208c:	f7f6 fc41 	bl	8008912 <HAL_PCD_EP_Receive>
 8012090:	4603      	mov	r3, r0
 8012092:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012094:	7dfb      	ldrb	r3, [r7, #23]
 8012096:	4618      	mov	r0, r3
 8012098:	f000 f832 	bl	8012100 <USBD_Get_USB_Status>
 801209c:	4603      	mov	r3, r0
 801209e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80120a0:	7dbb      	ldrb	r3, [r7, #22]
}
 80120a2:	4618      	mov	r0, r3
 80120a4:	3718      	adds	r7, #24
 80120a6:	46bd      	mov	sp, r7
 80120a8:	bd80      	pop	{r7, pc}

080120aa <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80120aa:	b580      	push	{r7, lr}
 80120ac:	b082      	sub	sp, #8
 80120ae:	af00      	add	r7, sp, #0
 80120b0:	6078      	str	r0, [r7, #4]
 80120b2:	460b      	mov	r3, r1
 80120b4:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80120b6:	687b      	ldr	r3, [r7, #4]
 80120b8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80120bc:	78fa      	ldrb	r2, [r7, #3]
 80120be:	4611      	mov	r1, r2
 80120c0:	4618      	mov	r0, r3
 80120c2:	f7f6 fc71 	bl	80089a8 <HAL_PCD_EP_GetRxCount>
 80120c6:	4603      	mov	r3, r0
}
 80120c8:	4618      	mov	r0, r3
 80120ca:	3708      	adds	r7, #8
 80120cc:	46bd      	mov	sp, r7
 80120ce:	bd80      	pop	{r7, pc}

080120d0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80120d0:	b480      	push	{r7}
 80120d2:	b083      	sub	sp, #12
 80120d4:	af00      	add	r7, sp, #0
 80120d6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80120d8:	4b03      	ldr	r3, [pc, #12]	; (80120e8 <USBD_static_malloc+0x18>)
}
 80120da:	4618      	mov	r0, r3
 80120dc:	370c      	adds	r7, #12
 80120de:	46bd      	mov	sp, r7
 80120e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120e4:	4770      	bx	lr
 80120e6:	bf00      	nop
 80120e8:	20004b54 	.word	0x20004b54

080120ec <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80120ec:	b480      	push	{r7}
 80120ee:	b083      	sub	sp, #12
 80120f0:	af00      	add	r7, sp, #0
 80120f2:	6078      	str	r0, [r7, #4]

}
 80120f4:	bf00      	nop
 80120f6:	370c      	adds	r7, #12
 80120f8:	46bd      	mov	sp, r7
 80120fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120fe:	4770      	bx	lr

08012100 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8012100:	b480      	push	{r7}
 8012102:	b085      	sub	sp, #20
 8012104:	af00      	add	r7, sp, #0
 8012106:	4603      	mov	r3, r0
 8012108:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801210a:	2300      	movs	r3, #0
 801210c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801210e:	79fb      	ldrb	r3, [r7, #7]
 8012110:	2b03      	cmp	r3, #3
 8012112:	d817      	bhi.n	8012144 <USBD_Get_USB_Status+0x44>
 8012114:	a201      	add	r2, pc, #4	; (adr r2, 801211c <USBD_Get_USB_Status+0x1c>)
 8012116:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801211a:	bf00      	nop
 801211c:	0801212d 	.word	0x0801212d
 8012120:	08012133 	.word	0x08012133
 8012124:	08012139 	.word	0x08012139
 8012128:	0801213f 	.word	0x0801213f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 801212c:	2300      	movs	r3, #0
 801212e:	73fb      	strb	r3, [r7, #15]
    break;
 8012130:	e00b      	b.n	801214a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8012132:	2303      	movs	r3, #3
 8012134:	73fb      	strb	r3, [r7, #15]
    break;
 8012136:	e008      	b.n	801214a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8012138:	2301      	movs	r3, #1
 801213a:	73fb      	strb	r3, [r7, #15]
    break;
 801213c:	e005      	b.n	801214a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801213e:	2303      	movs	r3, #3
 8012140:	73fb      	strb	r3, [r7, #15]
    break;
 8012142:	e002      	b.n	801214a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8012144:	2303      	movs	r3, #3
 8012146:	73fb      	strb	r3, [r7, #15]
    break;
 8012148:	bf00      	nop
  }
  return usb_status;
 801214a:	7bfb      	ldrb	r3, [r7, #15]
}
 801214c:	4618      	mov	r0, r3
 801214e:	3714      	adds	r7, #20
 8012150:	46bd      	mov	sp, r7
 8012152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012156:	4770      	bx	lr

08012158 <__errno>:
 8012158:	4b01      	ldr	r3, [pc, #4]	; (8012160 <__errno+0x8>)
 801215a:	6818      	ldr	r0, [r3, #0]
 801215c:	4770      	bx	lr
 801215e:	bf00      	nop
 8012160:	20000190 	.word	0x20000190

08012164 <__libc_init_array>:
 8012164:	b570      	push	{r4, r5, r6, lr}
 8012166:	4d0d      	ldr	r5, [pc, #52]	; (801219c <__libc_init_array+0x38>)
 8012168:	4c0d      	ldr	r4, [pc, #52]	; (80121a0 <__libc_init_array+0x3c>)
 801216a:	1b64      	subs	r4, r4, r5
 801216c:	10a4      	asrs	r4, r4, #2
 801216e:	2600      	movs	r6, #0
 8012170:	42a6      	cmp	r6, r4
 8012172:	d109      	bne.n	8012188 <__libc_init_array+0x24>
 8012174:	4d0b      	ldr	r5, [pc, #44]	; (80121a4 <__libc_init_array+0x40>)
 8012176:	4c0c      	ldr	r4, [pc, #48]	; (80121a8 <__libc_init_array+0x44>)
 8012178:	f001 fe64 	bl	8013e44 <_init>
 801217c:	1b64      	subs	r4, r4, r5
 801217e:	10a4      	asrs	r4, r4, #2
 8012180:	2600      	movs	r6, #0
 8012182:	42a6      	cmp	r6, r4
 8012184:	d105      	bne.n	8012192 <__libc_init_array+0x2e>
 8012186:	bd70      	pop	{r4, r5, r6, pc}
 8012188:	f855 3b04 	ldr.w	r3, [r5], #4
 801218c:	4798      	blx	r3
 801218e:	3601      	adds	r6, #1
 8012190:	e7ee      	b.n	8012170 <__libc_init_array+0xc>
 8012192:	f855 3b04 	ldr.w	r3, [r5], #4
 8012196:	4798      	blx	r3
 8012198:	3601      	adds	r6, #1
 801219a:	e7f2      	b.n	8012182 <__libc_init_array+0x1e>
 801219c:	08014218 	.word	0x08014218
 80121a0:	08014218 	.word	0x08014218
 80121a4:	08014218 	.word	0x08014218
 80121a8:	0801421c 	.word	0x0801421c

080121ac <memcpy>:
 80121ac:	440a      	add	r2, r1
 80121ae:	4291      	cmp	r1, r2
 80121b0:	f100 33ff 	add.w	r3, r0, #4294967295
 80121b4:	d100      	bne.n	80121b8 <memcpy+0xc>
 80121b6:	4770      	bx	lr
 80121b8:	b510      	push	{r4, lr}
 80121ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80121be:	f803 4f01 	strb.w	r4, [r3, #1]!
 80121c2:	4291      	cmp	r1, r2
 80121c4:	d1f9      	bne.n	80121ba <memcpy+0xe>
 80121c6:	bd10      	pop	{r4, pc}

080121c8 <memset>:
 80121c8:	4402      	add	r2, r0
 80121ca:	4603      	mov	r3, r0
 80121cc:	4293      	cmp	r3, r2
 80121ce:	d100      	bne.n	80121d2 <memset+0xa>
 80121d0:	4770      	bx	lr
 80121d2:	f803 1b01 	strb.w	r1, [r3], #1
 80121d6:	e7f9      	b.n	80121cc <memset+0x4>

080121d8 <cos>:
 80121d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80121da:	ec53 2b10 	vmov	r2, r3, d0
 80121de:	4824      	ldr	r0, [pc, #144]	; (8012270 <cos+0x98>)
 80121e0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80121e4:	4281      	cmp	r1, r0
 80121e6:	dc06      	bgt.n	80121f6 <cos+0x1e>
 80121e8:	ed9f 1b1f 	vldr	d1, [pc, #124]	; 8012268 <cos+0x90>
 80121ec:	f000 fea8 	bl	8012f40 <__kernel_cos>
 80121f0:	ec51 0b10 	vmov	r0, r1, d0
 80121f4:	e007      	b.n	8012206 <cos+0x2e>
 80121f6:	481f      	ldr	r0, [pc, #124]	; (8012274 <cos+0x9c>)
 80121f8:	4281      	cmp	r1, r0
 80121fa:	dd09      	ble.n	8012210 <cos+0x38>
 80121fc:	ee10 0a10 	vmov	r0, s0
 8012200:	4619      	mov	r1, r3
 8012202:	f7ed fff1 	bl	80001e8 <__aeabi_dsub>
 8012206:	ec41 0b10 	vmov	d0, r0, r1
 801220a:	b005      	add	sp, #20
 801220c:	f85d fb04 	ldr.w	pc, [sp], #4
 8012210:	4668      	mov	r0, sp
 8012212:	f000 fbd5 	bl	80129c0 <__ieee754_rem_pio2>
 8012216:	f000 0003 	and.w	r0, r0, #3
 801221a:	2801      	cmp	r0, #1
 801221c:	d007      	beq.n	801222e <cos+0x56>
 801221e:	2802      	cmp	r0, #2
 8012220:	d012      	beq.n	8012248 <cos+0x70>
 8012222:	b9c0      	cbnz	r0, 8012256 <cos+0x7e>
 8012224:	ed9d 1b02 	vldr	d1, [sp, #8]
 8012228:	ed9d 0b00 	vldr	d0, [sp]
 801222c:	e7de      	b.n	80121ec <cos+0x14>
 801222e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8012232:	ed9d 0b00 	vldr	d0, [sp]
 8012236:	f001 fa8b 	bl	8013750 <__kernel_sin>
 801223a:	ec53 2b10 	vmov	r2, r3, d0
 801223e:	ee10 0a10 	vmov	r0, s0
 8012242:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8012246:	e7de      	b.n	8012206 <cos+0x2e>
 8012248:	ed9d 1b02 	vldr	d1, [sp, #8]
 801224c:	ed9d 0b00 	vldr	d0, [sp]
 8012250:	f000 fe76 	bl	8012f40 <__kernel_cos>
 8012254:	e7f1      	b.n	801223a <cos+0x62>
 8012256:	ed9d 1b02 	vldr	d1, [sp, #8]
 801225a:	ed9d 0b00 	vldr	d0, [sp]
 801225e:	2001      	movs	r0, #1
 8012260:	f001 fa76 	bl	8013750 <__kernel_sin>
 8012264:	e7c4      	b.n	80121f0 <cos+0x18>
 8012266:	bf00      	nop
	...
 8012270:	3fe921fb 	.word	0x3fe921fb
 8012274:	7fefffff 	.word	0x7fefffff

08012278 <sin>:
 8012278:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801227a:	ec53 2b10 	vmov	r2, r3, d0
 801227e:	4826      	ldr	r0, [pc, #152]	; (8012318 <sin+0xa0>)
 8012280:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8012284:	4281      	cmp	r1, r0
 8012286:	dc07      	bgt.n	8012298 <sin+0x20>
 8012288:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8012310 <sin+0x98>
 801228c:	2000      	movs	r0, #0
 801228e:	f001 fa5f 	bl	8013750 <__kernel_sin>
 8012292:	ec51 0b10 	vmov	r0, r1, d0
 8012296:	e007      	b.n	80122a8 <sin+0x30>
 8012298:	4820      	ldr	r0, [pc, #128]	; (801231c <sin+0xa4>)
 801229a:	4281      	cmp	r1, r0
 801229c:	dd09      	ble.n	80122b2 <sin+0x3a>
 801229e:	ee10 0a10 	vmov	r0, s0
 80122a2:	4619      	mov	r1, r3
 80122a4:	f7ed ffa0 	bl	80001e8 <__aeabi_dsub>
 80122a8:	ec41 0b10 	vmov	d0, r0, r1
 80122ac:	b005      	add	sp, #20
 80122ae:	f85d fb04 	ldr.w	pc, [sp], #4
 80122b2:	4668      	mov	r0, sp
 80122b4:	f000 fb84 	bl	80129c0 <__ieee754_rem_pio2>
 80122b8:	f000 0003 	and.w	r0, r0, #3
 80122bc:	2801      	cmp	r0, #1
 80122be:	d008      	beq.n	80122d2 <sin+0x5a>
 80122c0:	2802      	cmp	r0, #2
 80122c2:	d00d      	beq.n	80122e0 <sin+0x68>
 80122c4:	b9d0      	cbnz	r0, 80122fc <sin+0x84>
 80122c6:	ed9d 1b02 	vldr	d1, [sp, #8]
 80122ca:	ed9d 0b00 	vldr	d0, [sp]
 80122ce:	2001      	movs	r0, #1
 80122d0:	e7dd      	b.n	801228e <sin+0x16>
 80122d2:	ed9d 1b02 	vldr	d1, [sp, #8]
 80122d6:	ed9d 0b00 	vldr	d0, [sp]
 80122da:	f000 fe31 	bl	8012f40 <__kernel_cos>
 80122de:	e7d8      	b.n	8012292 <sin+0x1a>
 80122e0:	ed9d 1b02 	vldr	d1, [sp, #8]
 80122e4:	ed9d 0b00 	vldr	d0, [sp]
 80122e8:	2001      	movs	r0, #1
 80122ea:	f001 fa31 	bl	8013750 <__kernel_sin>
 80122ee:	ec53 2b10 	vmov	r2, r3, d0
 80122f2:	ee10 0a10 	vmov	r0, s0
 80122f6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80122fa:	e7d5      	b.n	80122a8 <sin+0x30>
 80122fc:	ed9d 1b02 	vldr	d1, [sp, #8]
 8012300:	ed9d 0b00 	vldr	d0, [sp]
 8012304:	f000 fe1c 	bl	8012f40 <__kernel_cos>
 8012308:	e7f1      	b.n	80122ee <sin+0x76>
 801230a:	bf00      	nop
 801230c:	f3af 8000 	nop.w
	...
 8012318:	3fe921fb 	.word	0x3fe921fb
 801231c:	7fefffff 	.word	0x7fefffff

08012320 <asin>:
 8012320:	b538      	push	{r3, r4, r5, lr}
 8012322:	ed2d 8b02 	vpush	{d8}
 8012326:	ec55 4b10 	vmov	r4, r5, d0
 801232a:	f000 f869 	bl	8012400 <__ieee754_asin>
 801232e:	4b16      	ldr	r3, [pc, #88]	; (8012388 <asin+0x68>)
 8012330:	eeb0 8a40 	vmov.f32	s16, s0
 8012334:	eef0 8a60 	vmov.f32	s17, s1
 8012338:	f993 3000 	ldrsb.w	r3, [r3]
 801233c:	3301      	adds	r3, #1
 801233e:	d01c      	beq.n	801237a <asin+0x5a>
 8012340:	4622      	mov	r2, r4
 8012342:	462b      	mov	r3, r5
 8012344:	4620      	mov	r0, r4
 8012346:	4629      	mov	r1, r5
 8012348:	f7ee fba0 	bl	8000a8c <__aeabi_dcmpun>
 801234c:	b9a8      	cbnz	r0, 801237a <asin+0x5a>
 801234e:	ec45 4b10 	vmov	d0, r4, r5
 8012352:	f001 fc5d 	bl	8013c10 <fabs>
 8012356:	4b0d      	ldr	r3, [pc, #52]	; (801238c <asin+0x6c>)
 8012358:	ec51 0b10 	vmov	r0, r1, d0
 801235c:	2200      	movs	r2, #0
 801235e:	f7ee fb8b 	bl	8000a78 <__aeabi_dcmpgt>
 8012362:	b150      	cbz	r0, 801237a <asin+0x5a>
 8012364:	f7ff fef8 	bl	8012158 <__errno>
 8012368:	ecbd 8b02 	vpop	{d8}
 801236c:	2321      	movs	r3, #33	; 0x21
 801236e:	6003      	str	r3, [r0, #0]
 8012370:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012374:	4806      	ldr	r0, [pc, #24]	; (8012390 <asin+0x70>)
 8012376:	f001 bcd7 	b.w	8013d28 <nan>
 801237a:	eeb0 0a48 	vmov.f32	s0, s16
 801237e:	eef0 0a68 	vmov.f32	s1, s17
 8012382:	ecbd 8b02 	vpop	{d8}
 8012386:	bd38      	pop	{r3, r4, r5, pc}
 8012388:	200001f4 	.word	0x200001f4
 801238c:	3ff00000 	.word	0x3ff00000
 8012390:	08013fc4 	.word	0x08013fc4

08012394 <atan2>:
 8012394:	f000 ba48 	b.w	8012828 <__ieee754_atan2>

08012398 <sqrt>:
 8012398:	b538      	push	{r3, r4, r5, lr}
 801239a:	ed2d 8b02 	vpush	{d8}
 801239e:	ec55 4b10 	vmov	r4, r5, d0
 80123a2:	f000 fd17 	bl	8012dd4 <__ieee754_sqrt>
 80123a6:	4b15      	ldr	r3, [pc, #84]	; (80123fc <sqrt+0x64>)
 80123a8:	eeb0 8a40 	vmov.f32	s16, s0
 80123ac:	eef0 8a60 	vmov.f32	s17, s1
 80123b0:	f993 3000 	ldrsb.w	r3, [r3]
 80123b4:	3301      	adds	r3, #1
 80123b6:	d019      	beq.n	80123ec <sqrt+0x54>
 80123b8:	4622      	mov	r2, r4
 80123ba:	462b      	mov	r3, r5
 80123bc:	4620      	mov	r0, r4
 80123be:	4629      	mov	r1, r5
 80123c0:	f7ee fb64 	bl	8000a8c <__aeabi_dcmpun>
 80123c4:	b990      	cbnz	r0, 80123ec <sqrt+0x54>
 80123c6:	2200      	movs	r2, #0
 80123c8:	2300      	movs	r3, #0
 80123ca:	4620      	mov	r0, r4
 80123cc:	4629      	mov	r1, r5
 80123ce:	f7ee fb35 	bl	8000a3c <__aeabi_dcmplt>
 80123d2:	b158      	cbz	r0, 80123ec <sqrt+0x54>
 80123d4:	f7ff fec0 	bl	8012158 <__errno>
 80123d8:	2321      	movs	r3, #33	; 0x21
 80123da:	6003      	str	r3, [r0, #0]
 80123dc:	2200      	movs	r2, #0
 80123de:	2300      	movs	r3, #0
 80123e0:	4610      	mov	r0, r2
 80123e2:	4619      	mov	r1, r3
 80123e4:	f7ee f9e2 	bl	80007ac <__aeabi_ddiv>
 80123e8:	ec41 0b18 	vmov	d8, r0, r1
 80123ec:	eeb0 0a48 	vmov.f32	s0, s16
 80123f0:	eef0 0a68 	vmov.f32	s1, s17
 80123f4:	ecbd 8b02 	vpop	{d8}
 80123f8:	bd38      	pop	{r3, r4, r5, pc}
 80123fa:	bf00      	nop
 80123fc:	200001f4 	.word	0x200001f4

08012400 <__ieee754_asin>:
 8012400:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012404:	ed2d 8b04 	vpush	{d8-d9}
 8012408:	ec55 4b10 	vmov	r4, r5, d0
 801240c:	4bcc      	ldr	r3, [pc, #816]	; (8012740 <__ieee754_asin+0x340>)
 801240e:	b083      	sub	sp, #12
 8012410:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8012414:	4598      	cmp	r8, r3
 8012416:	9501      	str	r5, [sp, #4]
 8012418:	dd35      	ble.n	8012486 <__ieee754_asin+0x86>
 801241a:	ee10 3a10 	vmov	r3, s0
 801241e:	f108 4840 	add.w	r8, r8, #3221225472	; 0xc0000000
 8012422:	f508 1880 	add.w	r8, r8, #1048576	; 0x100000
 8012426:	ea58 0303 	orrs.w	r3, r8, r3
 801242a:	d117      	bne.n	801245c <__ieee754_asin+0x5c>
 801242c:	a3aa      	add	r3, pc, #680	; (adr r3, 80126d8 <__ieee754_asin+0x2d8>)
 801242e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012432:	ee10 0a10 	vmov	r0, s0
 8012436:	4629      	mov	r1, r5
 8012438:	f7ee f88e 	bl	8000558 <__aeabi_dmul>
 801243c:	a3a8      	add	r3, pc, #672	; (adr r3, 80126e0 <__ieee754_asin+0x2e0>)
 801243e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012442:	4606      	mov	r6, r0
 8012444:	460f      	mov	r7, r1
 8012446:	4620      	mov	r0, r4
 8012448:	4629      	mov	r1, r5
 801244a:	f7ee f885 	bl	8000558 <__aeabi_dmul>
 801244e:	4602      	mov	r2, r0
 8012450:	460b      	mov	r3, r1
 8012452:	4630      	mov	r0, r6
 8012454:	4639      	mov	r1, r7
 8012456:	f7ed fec9 	bl	80001ec <__adddf3>
 801245a:	e00b      	b.n	8012474 <__ieee754_asin+0x74>
 801245c:	ee10 2a10 	vmov	r2, s0
 8012460:	462b      	mov	r3, r5
 8012462:	ee10 0a10 	vmov	r0, s0
 8012466:	4629      	mov	r1, r5
 8012468:	f7ed febe 	bl	80001e8 <__aeabi_dsub>
 801246c:	4602      	mov	r2, r0
 801246e:	460b      	mov	r3, r1
 8012470:	f7ee f99c 	bl	80007ac <__aeabi_ddiv>
 8012474:	4604      	mov	r4, r0
 8012476:	460d      	mov	r5, r1
 8012478:	ec45 4b10 	vmov	d0, r4, r5
 801247c:	b003      	add	sp, #12
 801247e:	ecbd 8b04 	vpop	{d8-d9}
 8012482:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012486:	4baf      	ldr	r3, [pc, #700]	; (8012744 <__ieee754_asin+0x344>)
 8012488:	4598      	cmp	r8, r3
 801248a:	dc11      	bgt.n	80124b0 <__ieee754_asin+0xb0>
 801248c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8012490:	f280 80ae 	bge.w	80125f0 <__ieee754_asin+0x1f0>
 8012494:	a394      	add	r3, pc, #592	; (adr r3, 80126e8 <__ieee754_asin+0x2e8>)
 8012496:	e9d3 2300 	ldrd	r2, r3, [r3]
 801249a:	ee10 0a10 	vmov	r0, s0
 801249e:	4629      	mov	r1, r5
 80124a0:	f7ed fea4 	bl	80001ec <__adddf3>
 80124a4:	4ba8      	ldr	r3, [pc, #672]	; (8012748 <__ieee754_asin+0x348>)
 80124a6:	2200      	movs	r2, #0
 80124a8:	f7ee fae6 	bl	8000a78 <__aeabi_dcmpgt>
 80124ac:	2800      	cmp	r0, #0
 80124ae:	d1e3      	bne.n	8012478 <__ieee754_asin+0x78>
 80124b0:	ec45 4b10 	vmov	d0, r4, r5
 80124b4:	f001 fbac 	bl	8013c10 <fabs>
 80124b8:	49a3      	ldr	r1, [pc, #652]	; (8012748 <__ieee754_asin+0x348>)
 80124ba:	ec53 2b10 	vmov	r2, r3, d0
 80124be:	2000      	movs	r0, #0
 80124c0:	f7ed fe92 	bl	80001e8 <__aeabi_dsub>
 80124c4:	4ba1      	ldr	r3, [pc, #644]	; (801274c <__ieee754_asin+0x34c>)
 80124c6:	2200      	movs	r2, #0
 80124c8:	f7ee f846 	bl	8000558 <__aeabi_dmul>
 80124cc:	a388      	add	r3, pc, #544	; (adr r3, 80126f0 <__ieee754_asin+0x2f0>)
 80124ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124d2:	4604      	mov	r4, r0
 80124d4:	460d      	mov	r5, r1
 80124d6:	f7ee f83f 	bl	8000558 <__aeabi_dmul>
 80124da:	a387      	add	r3, pc, #540	; (adr r3, 80126f8 <__ieee754_asin+0x2f8>)
 80124dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124e0:	f7ed fe84 	bl	80001ec <__adddf3>
 80124e4:	4622      	mov	r2, r4
 80124e6:	462b      	mov	r3, r5
 80124e8:	f7ee f836 	bl	8000558 <__aeabi_dmul>
 80124ec:	a384      	add	r3, pc, #528	; (adr r3, 8012700 <__ieee754_asin+0x300>)
 80124ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124f2:	f7ed fe79 	bl	80001e8 <__aeabi_dsub>
 80124f6:	4622      	mov	r2, r4
 80124f8:	462b      	mov	r3, r5
 80124fa:	f7ee f82d 	bl	8000558 <__aeabi_dmul>
 80124fe:	a382      	add	r3, pc, #520	; (adr r3, 8012708 <__ieee754_asin+0x308>)
 8012500:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012504:	f7ed fe72 	bl	80001ec <__adddf3>
 8012508:	4622      	mov	r2, r4
 801250a:	462b      	mov	r3, r5
 801250c:	f7ee f824 	bl	8000558 <__aeabi_dmul>
 8012510:	a37f      	add	r3, pc, #508	; (adr r3, 8012710 <__ieee754_asin+0x310>)
 8012512:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012516:	f7ed fe67 	bl	80001e8 <__aeabi_dsub>
 801251a:	4622      	mov	r2, r4
 801251c:	462b      	mov	r3, r5
 801251e:	f7ee f81b 	bl	8000558 <__aeabi_dmul>
 8012522:	a37d      	add	r3, pc, #500	; (adr r3, 8012718 <__ieee754_asin+0x318>)
 8012524:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012528:	f7ed fe60 	bl	80001ec <__adddf3>
 801252c:	4622      	mov	r2, r4
 801252e:	462b      	mov	r3, r5
 8012530:	f7ee f812 	bl	8000558 <__aeabi_dmul>
 8012534:	a37a      	add	r3, pc, #488	; (adr r3, 8012720 <__ieee754_asin+0x320>)
 8012536:	e9d3 2300 	ldrd	r2, r3, [r3]
 801253a:	ec41 0b18 	vmov	d8, r0, r1
 801253e:	4620      	mov	r0, r4
 8012540:	4629      	mov	r1, r5
 8012542:	f7ee f809 	bl	8000558 <__aeabi_dmul>
 8012546:	a378      	add	r3, pc, #480	; (adr r3, 8012728 <__ieee754_asin+0x328>)
 8012548:	e9d3 2300 	ldrd	r2, r3, [r3]
 801254c:	f7ed fe4c 	bl	80001e8 <__aeabi_dsub>
 8012550:	4622      	mov	r2, r4
 8012552:	462b      	mov	r3, r5
 8012554:	f7ee f800 	bl	8000558 <__aeabi_dmul>
 8012558:	a375      	add	r3, pc, #468	; (adr r3, 8012730 <__ieee754_asin+0x330>)
 801255a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801255e:	f7ed fe45 	bl	80001ec <__adddf3>
 8012562:	4622      	mov	r2, r4
 8012564:	462b      	mov	r3, r5
 8012566:	f7ed fff7 	bl	8000558 <__aeabi_dmul>
 801256a:	a373      	add	r3, pc, #460	; (adr r3, 8012738 <__ieee754_asin+0x338>)
 801256c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012570:	f7ed fe3a 	bl	80001e8 <__aeabi_dsub>
 8012574:	4622      	mov	r2, r4
 8012576:	462b      	mov	r3, r5
 8012578:	f7ed ffee 	bl	8000558 <__aeabi_dmul>
 801257c:	4b72      	ldr	r3, [pc, #456]	; (8012748 <__ieee754_asin+0x348>)
 801257e:	2200      	movs	r2, #0
 8012580:	f7ed fe34 	bl	80001ec <__adddf3>
 8012584:	ec45 4b10 	vmov	d0, r4, r5
 8012588:	4606      	mov	r6, r0
 801258a:	460f      	mov	r7, r1
 801258c:	f000 fc22 	bl	8012dd4 <__ieee754_sqrt>
 8012590:	4b6f      	ldr	r3, [pc, #444]	; (8012750 <__ieee754_asin+0x350>)
 8012592:	4598      	cmp	r8, r3
 8012594:	ec5b ab10 	vmov	sl, fp, d0
 8012598:	f340 80dc 	ble.w	8012754 <__ieee754_asin+0x354>
 801259c:	4632      	mov	r2, r6
 801259e:	463b      	mov	r3, r7
 80125a0:	ec51 0b18 	vmov	r0, r1, d8
 80125a4:	f7ee f902 	bl	80007ac <__aeabi_ddiv>
 80125a8:	4652      	mov	r2, sl
 80125aa:	465b      	mov	r3, fp
 80125ac:	f7ed ffd4 	bl	8000558 <__aeabi_dmul>
 80125b0:	4652      	mov	r2, sl
 80125b2:	465b      	mov	r3, fp
 80125b4:	f7ed fe1a 	bl	80001ec <__adddf3>
 80125b8:	4602      	mov	r2, r0
 80125ba:	460b      	mov	r3, r1
 80125bc:	f7ed fe16 	bl	80001ec <__adddf3>
 80125c0:	a347      	add	r3, pc, #284	; (adr r3, 80126e0 <__ieee754_asin+0x2e0>)
 80125c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80125c6:	f7ed fe0f 	bl	80001e8 <__aeabi_dsub>
 80125ca:	4602      	mov	r2, r0
 80125cc:	460b      	mov	r3, r1
 80125ce:	a142      	add	r1, pc, #264	; (adr r1, 80126d8 <__ieee754_asin+0x2d8>)
 80125d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80125d4:	f7ed fe08 	bl	80001e8 <__aeabi_dsub>
 80125d8:	9b01      	ldr	r3, [sp, #4]
 80125da:	2b00      	cmp	r3, #0
 80125dc:	bfdc      	itt	le
 80125de:	4602      	movle	r2, r0
 80125e0:	f101 4300 	addle.w	r3, r1, #2147483648	; 0x80000000
 80125e4:	4604      	mov	r4, r0
 80125e6:	460d      	mov	r5, r1
 80125e8:	bfdc      	itt	le
 80125ea:	4614      	movle	r4, r2
 80125ec:	461d      	movle	r5, r3
 80125ee:	e743      	b.n	8012478 <__ieee754_asin+0x78>
 80125f0:	ee10 2a10 	vmov	r2, s0
 80125f4:	ee10 0a10 	vmov	r0, s0
 80125f8:	462b      	mov	r3, r5
 80125fa:	4629      	mov	r1, r5
 80125fc:	f7ed ffac 	bl	8000558 <__aeabi_dmul>
 8012600:	a33b      	add	r3, pc, #236	; (adr r3, 80126f0 <__ieee754_asin+0x2f0>)
 8012602:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012606:	4606      	mov	r6, r0
 8012608:	460f      	mov	r7, r1
 801260a:	f7ed ffa5 	bl	8000558 <__aeabi_dmul>
 801260e:	a33a      	add	r3, pc, #232	; (adr r3, 80126f8 <__ieee754_asin+0x2f8>)
 8012610:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012614:	f7ed fdea 	bl	80001ec <__adddf3>
 8012618:	4632      	mov	r2, r6
 801261a:	463b      	mov	r3, r7
 801261c:	f7ed ff9c 	bl	8000558 <__aeabi_dmul>
 8012620:	a337      	add	r3, pc, #220	; (adr r3, 8012700 <__ieee754_asin+0x300>)
 8012622:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012626:	f7ed fddf 	bl	80001e8 <__aeabi_dsub>
 801262a:	4632      	mov	r2, r6
 801262c:	463b      	mov	r3, r7
 801262e:	f7ed ff93 	bl	8000558 <__aeabi_dmul>
 8012632:	a335      	add	r3, pc, #212	; (adr r3, 8012708 <__ieee754_asin+0x308>)
 8012634:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012638:	f7ed fdd8 	bl	80001ec <__adddf3>
 801263c:	4632      	mov	r2, r6
 801263e:	463b      	mov	r3, r7
 8012640:	f7ed ff8a 	bl	8000558 <__aeabi_dmul>
 8012644:	a332      	add	r3, pc, #200	; (adr r3, 8012710 <__ieee754_asin+0x310>)
 8012646:	e9d3 2300 	ldrd	r2, r3, [r3]
 801264a:	f7ed fdcd 	bl	80001e8 <__aeabi_dsub>
 801264e:	4632      	mov	r2, r6
 8012650:	463b      	mov	r3, r7
 8012652:	f7ed ff81 	bl	8000558 <__aeabi_dmul>
 8012656:	a330      	add	r3, pc, #192	; (adr r3, 8012718 <__ieee754_asin+0x318>)
 8012658:	e9d3 2300 	ldrd	r2, r3, [r3]
 801265c:	f7ed fdc6 	bl	80001ec <__adddf3>
 8012660:	4632      	mov	r2, r6
 8012662:	463b      	mov	r3, r7
 8012664:	f7ed ff78 	bl	8000558 <__aeabi_dmul>
 8012668:	a32d      	add	r3, pc, #180	; (adr r3, 8012720 <__ieee754_asin+0x320>)
 801266a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801266e:	4680      	mov	r8, r0
 8012670:	4689      	mov	r9, r1
 8012672:	4630      	mov	r0, r6
 8012674:	4639      	mov	r1, r7
 8012676:	f7ed ff6f 	bl	8000558 <__aeabi_dmul>
 801267a:	a32b      	add	r3, pc, #172	; (adr r3, 8012728 <__ieee754_asin+0x328>)
 801267c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012680:	f7ed fdb2 	bl	80001e8 <__aeabi_dsub>
 8012684:	4632      	mov	r2, r6
 8012686:	463b      	mov	r3, r7
 8012688:	f7ed ff66 	bl	8000558 <__aeabi_dmul>
 801268c:	a328      	add	r3, pc, #160	; (adr r3, 8012730 <__ieee754_asin+0x330>)
 801268e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012692:	f7ed fdab 	bl	80001ec <__adddf3>
 8012696:	4632      	mov	r2, r6
 8012698:	463b      	mov	r3, r7
 801269a:	f7ed ff5d 	bl	8000558 <__aeabi_dmul>
 801269e:	a326      	add	r3, pc, #152	; (adr r3, 8012738 <__ieee754_asin+0x338>)
 80126a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80126a4:	f7ed fda0 	bl	80001e8 <__aeabi_dsub>
 80126a8:	4632      	mov	r2, r6
 80126aa:	463b      	mov	r3, r7
 80126ac:	f7ed ff54 	bl	8000558 <__aeabi_dmul>
 80126b0:	4b25      	ldr	r3, [pc, #148]	; (8012748 <__ieee754_asin+0x348>)
 80126b2:	2200      	movs	r2, #0
 80126b4:	f7ed fd9a 	bl	80001ec <__adddf3>
 80126b8:	4602      	mov	r2, r0
 80126ba:	460b      	mov	r3, r1
 80126bc:	4640      	mov	r0, r8
 80126be:	4649      	mov	r1, r9
 80126c0:	f7ee f874 	bl	80007ac <__aeabi_ddiv>
 80126c4:	4622      	mov	r2, r4
 80126c6:	462b      	mov	r3, r5
 80126c8:	f7ed ff46 	bl	8000558 <__aeabi_dmul>
 80126cc:	4602      	mov	r2, r0
 80126ce:	460b      	mov	r3, r1
 80126d0:	4620      	mov	r0, r4
 80126d2:	4629      	mov	r1, r5
 80126d4:	e6bf      	b.n	8012456 <__ieee754_asin+0x56>
 80126d6:	bf00      	nop
 80126d8:	54442d18 	.word	0x54442d18
 80126dc:	3ff921fb 	.word	0x3ff921fb
 80126e0:	33145c07 	.word	0x33145c07
 80126e4:	3c91a626 	.word	0x3c91a626
 80126e8:	8800759c 	.word	0x8800759c
 80126ec:	7e37e43c 	.word	0x7e37e43c
 80126f0:	0dfdf709 	.word	0x0dfdf709
 80126f4:	3f023de1 	.word	0x3f023de1
 80126f8:	7501b288 	.word	0x7501b288
 80126fc:	3f49efe0 	.word	0x3f49efe0
 8012700:	b5688f3b 	.word	0xb5688f3b
 8012704:	3fa48228 	.word	0x3fa48228
 8012708:	0e884455 	.word	0x0e884455
 801270c:	3fc9c155 	.word	0x3fc9c155
 8012710:	03eb6f7d 	.word	0x03eb6f7d
 8012714:	3fd4d612 	.word	0x3fd4d612
 8012718:	55555555 	.word	0x55555555
 801271c:	3fc55555 	.word	0x3fc55555
 8012720:	b12e9282 	.word	0xb12e9282
 8012724:	3fb3b8c5 	.word	0x3fb3b8c5
 8012728:	1b8d0159 	.word	0x1b8d0159
 801272c:	3fe6066c 	.word	0x3fe6066c
 8012730:	9c598ac8 	.word	0x9c598ac8
 8012734:	40002ae5 	.word	0x40002ae5
 8012738:	1c8a2d4b 	.word	0x1c8a2d4b
 801273c:	40033a27 	.word	0x40033a27
 8012740:	3fefffff 	.word	0x3fefffff
 8012744:	3fdfffff 	.word	0x3fdfffff
 8012748:	3ff00000 	.word	0x3ff00000
 801274c:	3fe00000 	.word	0x3fe00000
 8012750:	3fef3332 	.word	0x3fef3332
 8012754:	ee10 2a10 	vmov	r2, s0
 8012758:	ee10 0a10 	vmov	r0, s0
 801275c:	465b      	mov	r3, fp
 801275e:	4659      	mov	r1, fp
 8012760:	f7ed fd44 	bl	80001ec <__adddf3>
 8012764:	4632      	mov	r2, r6
 8012766:	463b      	mov	r3, r7
 8012768:	ec41 0b19 	vmov	d9, r0, r1
 801276c:	ec51 0b18 	vmov	r0, r1, d8
 8012770:	f7ee f81c 	bl	80007ac <__aeabi_ddiv>
 8012774:	4602      	mov	r2, r0
 8012776:	460b      	mov	r3, r1
 8012778:	ec51 0b19 	vmov	r0, r1, d9
 801277c:	f7ed feec 	bl	8000558 <__aeabi_dmul>
 8012780:	f04f 0800 	mov.w	r8, #0
 8012784:	4606      	mov	r6, r0
 8012786:	460f      	mov	r7, r1
 8012788:	4642      	mov	r2, r8
 801278a:	465b      	mov	r3, fp
 801278c:	4640      	mov	r0, r8
 801278e:	4659      	mov	r1, fp
 8012790:	f7ed fee2 	bl	8000558 <__aeabi_dmul>
 8012794:	4602      	mov	r2, r0
 8012796:	460b      	mov	r3, r1
 8012798:	4620      	mov	r0, r4
 801279a:	4629      	mov	r1, r5
 801279c:	f7ed fd24 	bl	80001e8 <__aeabi_dsub>
 80127a0:	4642      	mov	r2, r8
 80127a2:	4604      	mov	r4, r0
 80127a4:	460d      	mov	r5, r1
 80127a6:	465b      	mov	r3, fp
 80127a8:	4650      	mov	r0, sl
 80127aa:	4659      	mov	r1, fp
 80127ac:	f7ed fd1e 	bl	80001ec <__adddf3>
 80127b0:	4602      	mov	r2, r0
 80127b2:	460b      	mov	r3, r1
 80127b4:	4620      	mov	r0, r4
 80127b6:	4629      	mov	r1, r5
 80127b8:	f7ed fff8 	bl	80007ac <__aeabi_ddiv>
 80127bc:	4602      	mov	r2, r0
 80127be:	460b      	mov	r3, r1
 80127c0:	f7ed fd14 	bl	80001ec <__adddf3>
 80127c4:	4602      	mov	r2, r0
 80127c6:	460b      	mov	r3, r1
 80127c8:	a113      	add	r1, pc, #76	; (adr r1, 8012818 <__ieee754_asin+0x418>)
 80127ca:	e9d1 0100 	ldrd	r0, r1, [r1]
 80127ce:	f7ed fd0b 	bl	80001e8 <__aeabi_dsub>
 80127d2:	4602      	mov	r2, r0
 80127d4:	460b      	mov	r3, r1
 80127d6:	4630      	mov	r0, r6
 80127d8:	4639      	mov	r1, r7
 80127da:	f7ed fd05 	bl	80001e8 <__aeabi_dsub>
 80127de:	4642      	mov	r2, r8
 80127e0:	4604      	mov	r4, r0
 80127e2:	460d      	mov	r5, r1
 80127e4:	465b      	mov	r3, fp
 80127e6:	4640      	mov	r0, r8
 80127e8:	4659      	mov	r1, fp
 80127ea:	f7ed fcff 	bl	80001ec <__adddf3>
 80127ee:	4602      	mov	r2, r0
 80127f0:	460b      	mov	r3, r1
 80127f2:	a10b      	add	r1, pc, #44	; (adr r1, 8012820 <__ieee754_asin+0x420>)
 80127f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80127f8:	f7ed fcf6 	bl	80001e8 <__aeabi_dsub>
 80127fc:	4602      	mov	r2, r0
 80127fe:	460b      	mov	r3, r1
 8012800:	4620      	mov	r0, r4
 8012802:	4629      	mov	r1, r5
 8012804:	f7ed fcf0 	bl	80001e8 <__aeabi_dsub>
 8012808:	4602      	mov	r2, r0
 801280a:	460b      	mov	r3, r1
 801280c:	a104      	add	r1, pc, #16	; (adr r1, 8012820 <__ieee754_asin+0x420>)
 801280e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012812:	e6df      	b.n	80125d4 <__ieee754_asin+0x1d4>
 8012814:	f3af 8000 	nop.w
 8012818:	33145c07 	.word	0x33145c07
 801281c:	3c91a626 	.word	0x3c91a626
 8012820:	54442d18 	.word	0x54442d18
 8012824:	3fe921fb 	.word	0x3fe921fb

08012828 <__ieee754_atan2>:
 8012828:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801282c:	ec57 6b11 	vmov	r6, r7, d1
 8012830:	4273      	negs	r3, r6
 8012832:	f8df e184 	ldr.w	lr, [pc, #388]	; 80129b8 <__ieee754_atan2+0x190>
 8012836:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 801283a:	4333      	orrs	r3, r6
 801283c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8012840:	4573      	cmp	r3, lr
 8012842:	ec51 0b10 	vmov	r0, r1, d0
 8012846:	ee11 8a10 	vmov	r8, s2
 801284a:	d80a      	bhi.n	8012862 <__ieee754_atan2+0x3a>
 801284c:	4244      	negs	r4, r0
 801284e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8012852:	4304      	orrs	r4, r0
 8012854:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8012858:	4574      	cmp	r4, lr
 801285a:	ee10 9a10 	vmov	r9, s0
 801285e:	468c      	mov	ip, r1
 8012860:	d907      	bls.n	8012872 <__ieee754_atan2+0x4a>
 8012862:	4632      	mov	r2, r6
 8012864:	463b      	mov	r3, r7
 8012866:	f7ed fcc1 	bl	80001ec <__adddf3>
 801286a:	ec41 0b10 	vmov	d0, r0, r1
 801286e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012872:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 8012876:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 801287a:	4334      	orrs	r4, r6
 801287c:	d103      	bne.n	8012886 <__ieee754_atan2+0x5e>
 801287e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012882:	f001 b825 	b.w	80138d0 <atan>
 8012886:	17bc      	asrs	r4, r7, #30
 8012888:	f004 0402 	and.w	r4, r4, #2
 801288c:	ea53 0909 	orrs.w	r9, r3, r9
 8012890:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8012894:	d107      	bne.n	80128a6 <__ieee754_atan2+0x7e>
 8012896:	2c02      	cmp	r4, #2
 8012898:	d060      	beq.n	801295c <__ieee754_atan2+0x134>
 801289a:	2c03      	cmp	r4, #3
 801289c:	d1e5      	bne.n	801286a <__ieee754_atan2+0x42>
 801289e:	a142      	add	r1, pc, #264	; (adr r1, 80129a8 <__ieee754_atan2+0x180>)
 80128a0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80128a4:	e7e1      	b.n	801286a <__ieee754_atan2+0x42>
 80128a6:	ea52 0808 	orrs.w	r8, r2, r8
 80128aa:	d106      	bne.n	80128ba <__ieee754_atan2+0x92>
 80128ac:	f1bc 0f00 	cmp.w	ip, #0
 80128b0:	da5f      	bge.n	8012972 <__ieee754_atan2+0x14a>
 80128b2:	a13f      	add	r1, pc, #252	; (adr r1, 80129b0 <__ieee754_atan2+0x188>)
 80128b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80128b8:	e7d7      	b.n	801286a <__ieee754_atan2+0x42>
 80128ba:	4572      	cmp	r2, lr
 80128bc:	d10f      	bne.n	80128de <__ieee754_atan2+0xb6>
 80128be:	4293      	cmp	r3, r2
 80128c0:	f104 34ff 	add.w	r4, r4, #4294967295
 80128c4:	d107      	bne.n	80128d6 <__ieee754_atan2+0xae>
 80128c6:	2c02      	cmp	r4, #2
 80128c8:	d84c      	bhi.n	8012964 <__ieee754_atan2+0x13c>
 80128ca:	4b35      	ldr	r3, [pc, #212]	; (80129a0 <__ieee754_atan2+0x178>)
 80128cc:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 80128d0:	e9d4 0100 	ldrd	r0, r1, [r4]
 80128d4:	e7c9      	b.n	801286a <__ieee754_atan2+0x42>
 80128d6:	2c02      	cmp	r4, #2
 80128d8:	d848      	bhi.n	801296c <__ieee754_atan2+0x144>
 80128da:	4b32      	ldr	r3, [pc, #200]	; (80129a4 <__ieee754_atan2+0x17c>)
 80128dc:	e7f6      	b.n	80128cc <__ieee754_atan2+0xa4>
 80128de:	4573      	cmp	r3, lr
 80128e0:	d0e4      	beq.n	80128ac <__ieee754_atan2+0x84>
 80128e2:	1a9b      	subs	r3, r3, r2
 80128e4:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 80128e8:	ea4f 5223 	mov.w	r2, r3, asr #20
 80128ec:	da1e      	bge.n	801292c <__ieee754_atan2+0x104>
 80128ee:	2f00      	cmp	r7, #0
 80128f0:	da01      	bge.n	80128f6 <__ieee754_atan2+0xce>
 80128f2:	323c      	adds	r2, #60	; 0x3c
 80128f4:	db1e      	blt.n	8012934 <__ieee754_atan2+0x10c>
 80128f6:	4632      	mov	r2, r6
 80128f8:	463b      	mov	r3, r7
 80128fa:	f7ed ff57 	bl	80007ac <__aeabi_ddiv>
 80128fe:	ec41 0b10 	vmov	d0, r0, r1
 8012902:	f001 f985 	bl	8013c10 <fabs>
 8012906:	f000 ffe3 	bl	80138d0 <atan>
 801290a:	ec51 0b10 	vmov	r0, r1, d0
 801290e:	2c01      	cmp	r4, #1
 8012910:	d013      	beq.n	801293a <__ieee754_atan2+0x112>
 8012912:	2c02      	cmp	r4, #2
 8012914:	d015      	beq.n	8012942 <__ieee754_atan2+0x11a>
 8012916:	2c00      	cmp	r4, #0
 8012918:	d0a7      	beq.n	801286a <__ieee754_atan2+0x42>
 801291a:	a319      	add	r3, pc, #100	; (adr r3, 8012980 <__ieee754_atan2+0x158>)
 801291c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012920:	f7ed fc62 	bl	80001e8 <__aeabi_dsub>
 8012924:	a318      	add	r3, pc, #96	; (adr r3, 8012988 <__ieee754_atan2+0x160>)
 8012926:	e9d3 2300 	ldrd	r2, r3, [r3]
 801292a:	e014      	b.n	8012956 <__ieee754_atan2+0x12e>
 801292c:	a118      	add	r1, pc, #96	; (adr r1, 8012990 <__ieee754_atan2+0x168>)
 801292e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012932:	e7ec      	b.n	801290e <__ieee754_atan2+0xe6>
 8012934:	2000      	movs	r0, #0
 8012936:	2100      	movs	r1, #0
 8012938:	e7e9      	b.n	801290e <__ieee754_atan2+0xe6>
 801293a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801293e:	4619      	mov	r1, r3
 8012940:	e793      	b.n	801286a <__ieee754_atan2+0x42>
 8012942:	a30f      	add	r3, pc, #60	; (adr r3, 8012980 <__ieee754_atan2+0x158>)
 8012944:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012948:	f7ed fc4e 	bl	80001e8 <__aeabi_dsub>
 801294c:	4602      	mov	r2, r0
 801294e:	460b      	mov	r3, r1
 8012950:	a10d      	add	r1, pc, #52	; (adr r1, 8012988 <__ieee754_atan2+0x160>)
 8012952:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012956:	f7ed fc47 	bl	80001e8 <__aeabi_dsub>
 801295a:	e786      	b.n	801286a <__ieee754_atan2+0x42>
 801295c:	a10a      	add	r1, pc, #40	; (adr r1, 8012988 <__ieee754_atan2+0x160>)
 801295e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012962:	e782      	b.n	801286a <__ieee754_atan2+0x42>
 8012964:	a10c      	add	r1, pc, #48	; (adr r1, 8012998 <__ieee754_atan2+0x170>)
 8012966:	e9d1 0100 	ldrd	r0, r1, [r1]
 801296a:	e77e      	b.n	801286a <__ieee754_atan2+0x42>
 801296c:	2000      	movs	r0, #0
 801296e:	2100      	movs	r1, #0
 8012970:	e77b      	b.n	801286a <__ieee754_atan2+0x42>
 8012972:	a107      	add	r1, pc, #28	; (adr r1, 8012990 <__ieee754_atan2+0x168>)
 8012974:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012978:	e777      	b.n	801286a <__ieee754_atan2+0x42>
 801297a:	bf00      	nop
 801297c:	f3af 8000 	nop.w
 8012980:	33145c07 	.word	0x33145c07
 8012984:	3ca1a626 	.word	0x3ca1a626
 8012988:	54442d18 	.word	0x54442d18
 801298c:	400921fb 	.word	0x400921fb
 8012990:	54442d18 	.word	0x54442d18
 8012994:	3ff921fb 	.word	0x3ff921fb
 8012998:	54442d18 	.word	0x54442d18
 801299c:	3fe921fb 	.word	0x3fe921fb
 80129a0:	08013fc8 	.word	0x08013fc8
 80129a4:	08013fe0 	.word	0x08013fe0
 80129a8:	54442d18 	.word	0x54442d18
 80129ac:	c00921fb 	.word	0xc00921fb
 80129b0:	54442d18 	.word	0x54442d18
 80129b4:	bff921fb 	.word	0xbff921fb
 80129b8:	7ff00000 	.word	0x7ff00000
 80129bc:	00000000 	.word	0x00000000

080129c0 <__ieee754_rem_pio2>:
 80129c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80129c4:	ed2d 8b02 	vpush	{d8}
 80129c8:	ec55 4b10 	vmov	r4, r5, d0
 80129cc:	4bca      	ldr	r3, [pc, #808]	; (8012cf8 <__ieee754_rem_pio2+0x338>)
 80129ce:	b08b      	sub	sp, #44	; 0x2c
 80129d0:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 80129d4:	4598      	cmp	r8, r3
 80129d6:	4682      	mov	sl, r0
 80129d8:	9502      	str	r5, [sp, #8]
 80129da:	dc08      	bgt.n	80129ee <__ieee754_rem_pio2+0x2e>
 80129dc:	2200      	movs	r2, #0
 80129de:	2300      	movs	r3, #0
 80129e0:	ed80 0b00 	vstr	d0, [r0]
 80129e4:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80129e8:	f04f 0b00 	mov.w	fp, #0
 80129ec:	e028      	b.n	8012a40 <__ieee754_rem_pio2+0x80>
 80129ee:	4bc3      	ldr	r3, [pc, #780]	; (8012cfc <__ieee754_rem_pio2+0x33c>)
 80129f0:	4598      	cmp	r8, r3
 80129f2:	dc78      	bgt.n	8012ae6 <__ieee754_rem_pio2+0x126>
 80129f4:	9b02      	ldr	r3, [sp, #8]
 80129f6:	4ec2      	ldr	r6, [pc, #776]	; (8012d00 <__ieee754_rem_pio2+0x340>)
 80129f8:	2b00      	cmp	r3, #0
 80129fa:	ee10 0a10 	vmov	r0, s0
 80129fe:	a3b0      	add	r3, pc, #704	; (adr r3, 8012cc0 <__ieee754_rem_pio2+0x300>)
 8012a00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a04:	4629      	mov	r1, r5
 8012a06:	dd39      	ble.n	8012a7c <__ieee754_rem_pio2+0xbc>
 8012a08:	f7ed fbee 	bl	80001e8 <__aeabi_dsub>
 8012a0c:	45b0      	cmp	r8, r6
 8012a0e:	4604      	mov	r4, r0
 8012a10:	460d      	mov	r5, r1
 8012a12:	d01b      	beq.n	8012a4c <__ieee754_rem_pio2+0x8c>
 8012a14:	a3ac      	add	r3, pc, #688	; (adr r3, 8012cc8 <__ieee754_rem_pio2+0x308>)
 8012a16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a1a:	f7ed fbe5 	bl	80001e8 <__aeabi_dsub>
 8012a1e:	4602      	mov	r2, r0
 8012a20:	460b      	mov	r3, r1
 8012a22:	e9ca 2300 	strd	r2, r3, [sl]
 8012a26:	4620      	mov	r0, r4
 8012a28:	4629      	mov	r1, r5
 8012a2a:	f7ed fbdd 	bl	80001e8 <__aeabi_dsub>
 8012a2e:	a3a6      	add	r3, pc, #664	; (adr r3, 8012cc8 <__ieee754_rem_pio2+0x308>)
 8012a30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a34:	f7ed fbd8 	bl	80001e8 <__aeabi_dsub>
 8012a38:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8012a3c:	f04f 0b01 	mov.w	fp, #1
 8012a40:	4658      	mov	r0, fp
 8012a42:	b00b      	add	sp, #44	; 0x2c
 8012a44:	ecbd 8b02 	vpop	{d8}
 8012a48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012a4c:	a3a0      	add	r3, pc, #640	; (adr r3, 8012cd0 <__ieee754_rem_pio2+0x310>)
 8012a4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a52:	f7ed fbc9 	bl	80001e8 <__aeabi_dsub>
 8012a56:	a3a0      	add	r3, pc, #640	; (adr r3, 8012cd8 <__ieee754_rem_pio2+0x318>)
 8012a58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a5c:	4604      	mov	r4, r0
 8012a5e:	460d      	mov	r5, r1
 8012a60:	f7ed fbc2 	bl	80001e8 <__aeabi_dsub>
 8012a64:	4602      	mov	r2, r0
 8012a66:	460b      	mov	r3, r1
 8012a68:	e9ca 2300 	strd	r2, r3, [sl]
 8012a6c:	4620      	mov	r0, r4
 8012a6e:	4629      	mov	r1, r5
 8012a70:	f7ed fbba 	bl	80001e8 <__aeabi_dsub>
 8012a74:	a398      	add	r3, pc, #608	; (adr r3, 8012cd8 <__ieee754_rem_pio2+0x318>)
 8012a76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a7a:	e7db      	b.n	8012a34 <__ieee754_rem_pio2+0x74>
 8012a7c:	f7ed fbb6 	bl	80001ec <__adddf3>
 8012a80:	45b0      	cmp	r8, r6
 8012a82:	4604      	mov	r4, r0
 8012a84:	460d      	mov	r5, r1
 8012a86:	d016      	beq.n	8012ab6 <__ieee754_rem_pio2+0xf6>
 8012a88:	a38f      	add	r3, pc, #572	; (adr r3, 8012cc8 <__ieee754_rem_pio2+0x308>)
 8012a8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a8e:	f7ed fbad 	bl	80001ec <__adddf3>
 8012a92:	4602      	mov	r2, r0
 8012a94:	460b      	mov	r3, r1
 8012a96:	e9ca 2300 	strd	r2, r3, [sl]
 8012a9a:	4620      	mov	r0, r4
 8012a9c:	4629      	mov	r1, r5
 8012a9e:	f7ed fba3 	bl	80001e8 <__aeabi_dsub>
 8012aa2:	a389      	add	r3, pc, #548	; (adr r3, 8012cc8 <__ieee754_rem_pio2+0x308>)
 8012aa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012aa8:	f7ed fba0 	bl	80001ec <__adddf3>
 8012aac:	f04f 3bff 	mov.w	fp, #4294967295
 8012ab0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8012ab4:	e7c4      	b.n	8012a40 <__ieee754_rem_pio2+0x80>
 8012ab6:	a386      	add	r3, pc, #536	; (adr r3, 8012cd0 <__ieee754_rem_pio2+0x310>)
 8012ab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012abc:	f7ed fb96 	bl	80001ec <__adddf3>
 8012ac0:	a385      	add	r3, pc, #532	; (adr r3, 8012cd8 <__ieee754_rem_pio2+0x318>)
 8012ac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ac6:	4604      	mov	r4, r0
 8012ac8:	460d      	mov	r5, r1
 8012aca:	f7ed fb8f 	bl	80001ec <__adddf3>
 8012ace:	4602      	mov	r2, r0
 8012ad0:	460b      	mov	r3, r1
 8012ad2:	e9ca 2300 	strd	r2, r3, [sl]
 8012ad6:	4620      	mov	r0, r4
 8012ad8:	4629      	mov	r1, r5
 8012ada:	f7ed fb85 	bl	80001e8 <__aeabi_dsub>
 8012ade:	a37e      	add	r3, pc, #504	; (adr r3, 8012cd8 <__ieee754_rem_pio2+0x318>)
 8012ae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ae4:	e7e0      	b.n	8012aa8 <__ieee754_rem_pio2+0xe8>
 8012ae6:	4b87      	ldr	r3, [pc, #540]	; (8012d04 <__ieee754_rem_pio2+0x344>)
 8012ae8:	4598      	cmp	r8, r3
 8012aea:	f300 80d9 	bgt.w	8012ca0 <__ieee754_rem_pio2+0x2e0>
 8012aee:	f001 f88f 	bl	8013c10 <fabs>
 8012af2:	ec55 4b10 	vmov	r4, r5, d0
 8012af6:	ee10 0a10 	vmov	r0, s0
 8012afa:	a379      	add	r3, pc, #484	; (adr r3, 8012ce0 <__ieee754_rem_pio2+0x320>)
 8012afc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b00:	4629      	mov	r1, r5
 8012b02:	f7ed fd29 	bl	8000558 <__aeabi_dmul>
 8012b06:	4b80      	ldr	r3, [pc, #512]	; (8012d08 <__ieee754_rem_pio2+0x348>)
 8012b08:	2200      	movs	r2, #0
 8012b0a:	f7ed fb6f 	bl	80001ec <__adddf3>
 8012b0e:	f7ed ffd3 	bl	8000ab8 <__aeabi_d2iz>
 8012b12:	4683      	mov	fp, r0
 8012b14:	f7ed fcb6 	bl	8000484 <__aeabi_i2d>
 8012b18:	4602      	mov	r2, r0
 8012b1a:	460b      	mov	r3, r1
 8012b1c:	ec43 2b18 	vmov	d8, r2, r3
 8012b20:	a367      	add	r3, pc, #412	; (adr r3, 8012cc0 <__ieee754_rem_pio2+0x300>)
 8012b22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b26:	f7ed fd17 	bl	8000558 <__aeabi_dmul>
 8012b2a:	4602      	mov	r2, r0
 8012b2c:	460b      	mov	r3, r1
 8012b2e:	4620      	mov	r0, r4
 8012b30:	4629      	mov	r1, r5
 8012b32:	f7ed fb59 	bl	80001e8 <__aeabi_dsub>
 8012b36:	a364      	add	r3, pc, #400	; (adr r3, 8012cc8 <__ieee754_rem_pio2+0x308>)
 8012b38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b3c:	4606      	mov	r6, r0
 8012b3e:	460f      	mov	r7, r1
 8012b40:	ec51 0b18 	vmov	r0, r1, d8
 8012b44:	f7ed fd08 	bl	8000558 <__aeabi_dmul>
 8012b48:	f1bb 0f1f 	cmp.w	fp, #31
 8012b4c:	4604      	mov	r4, r0
 8012b4e:	460d      	mov	r5, r1
 8012b50:	dc0d      	bgt.n	8012b6e <__ieee754_rem_pio2+0x1ae>
 8012b52:	4b6e      	ldr	r3, [pc, #440]	; (8012d0c <__ieee754_rem_pio2+0x34c>)
 8012b54:	f10b 32ff 	add.w	r2, fp, #4294967295
 8012b58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012b5c:	4543      	cmp	r3, r8
 8012b5e:	d006      	beq.n	8012b6e <__ieee754_rem_pio2+0x1ae>
 8012b60:	4622      	mov	r2, r4
 8012b62:	462b      	mov	r3, r5
 8012b64:	4630      	mov	r0, r6
 8012b66:	4639      	mov	r1, r7
 8012b68:	f7ed fb3e 	bl	80001e8 <__aeabi_dsub>
 8012b6c:	e00f      	b.n	8012b8e <__ieee754_rem_pio2+0x1ce>
 8012b6e:	462b      	mov	r3, r5
 8012b70:	4622      	mov	r2, r4
 8012b72:	4630      	mov	r0, r6
 8012b74:	4639      	mov	r1, r7
 8012b76:	f7ed fb37 	bl	80001e8 <__aeabi_dsub>
 8012b7a:	ea4f 5328 	mov.w	r3, r8, asr #20
 8012b7e:	9303      	str	r3, [sp, #12]
 8012b80:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8012b84:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 8012b88:	f1b8 0f10 	cmp.w	r8, #16
 8012b8c:	dc02      	bgt.n	8012b94 <__ieee754_rem_pio2+0x1d4>
 8012b8e:	e9ca 0100 	strd	r0, r1, [sl]
 8012b92:	e039      	b.n	8012c08 <__ieee754_rem_pio2+0x248>
 8012b94:	a34e      	add	r3, pc, #312	; (adr r3, 8012cd0 <__ieee754_rem_pio2+0x310>)
 8012b96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b9a:	ec51 0b18 	vmov	r0, r1, d8
 8012b9e:	f7ed fcdb 	bl	8000558 <__aeabi_dmul>
 8012ba2:	4604      	mov	r4, r0
 8012ba4:	460d      	mov	r5, r1
 8012ba6:	4602      	mov	r2, r0
 8012ba8:	460b      	mov	r3, r1
 8012baa:	4630      	mov	r0, r6
 8012bac:	4639      	mov	r1, r7
 8012bae:	f7ed fb1b 	bl	80001e8 <__aeabi_dsub>
 8012bb2:	4602      	mov	r2, r0
 8012bb4:	460b      	mov	r3, r1
 8012bb6:	4680      	mov	r8, r0
 8012bb8:	4689      	mov	r9, r1
 8012bba:	4630      	mov	r0, r6
 8012bbc:	4639      	mov	r1, r7
 8012bbe:	f7ed fb13 	bl	80001e8 <__aeabi_dsub>
 8012bc2:	4622      	mov	r2, r4
 8012bc4:	462b      	mov	r3, r5
 8012bc6:	f7ed fb0f 	bl	80001e8 <__aeabi_dsub>
 8012bca:	a343      	add	r3, pc, #268	; (adr r3, 8012cd8 <__ieee754_rem_pio2+0x318>)
 8012bcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012bd0:	4604      	mov	r4, r0
 8012bd2:	460d      	mov	r5, r1
 8012bd4:	ec51 0b18 	vmov	r0, r1, d8
 8012bd8:	f7ed fcbe 	bl	8000558 <__aeabi_dmul>
 8012bdc:	4622      	mov	r2, r4
 8012bde:	462b      	mov	r3, r5
 8012be0:	f7ed fb02 	bl	80001e8 <__aeabi_dsub>
 8012be4:	4602      	mov	r2, r0
 8012be6:	460b      	mov	r3, r1
 8012be8:	4604      	mov	r4, r0
 8012bea:	460d      	mov	r5, r1
 8012bec:	4640      	mov	r0, r8
 8012bee:	4649      	mov	r1, r9
 8012bf0:	f7ed fafa 	bl	80001e8 <__aeabi_dsub>
 8012bf4:	9a03      	ldr	r2, [sp, #12]
 8012bf6:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8012bfa:	1ad3      	subs	r3, r2, r3
 8012bfc:	2b31      	cmp	r3, #49	; 0x31
 8012bfe:	dc24      	bgt.n	8012c4a <__ieee754_rem_pio2+0x28a>
 8012c00:	e9ca 0100 	strd	r0, r1, [sl]
 8012c04:	4646      	mov	r6, r8
 8012c06:	464f      	mov	r7, r9
 8012c08:	e9da 8900 	ldrd	r8, r9, [sl]
 8012c0c:	4630      	mov	r0, r6
 8012c0e:	4642      	mov	r2, r8
 8012c10:	464b      	mov	r3, r9
 8012c12:	4639      	mov	r1, r7
 8012c14:	f7ed fae8 	bl	80001e8 <__aeabi_dsub>
 8012c18:	462b      	mov	r3, r5
 8012c1a:	4622      	mov	r2, r4
 8012c1c:	f7ed fae4 	bl	80001e8 <__aeabi_dsub>
 8012c20:	9b02      	ldr	r3, [sp, #8]
 8012c22:	2b00      	cmp	r3, #0
 8012c24:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8012c28:	f6bf af0a 	bge.w	8012a40 <__ieee754_rem_pio2+0x80>
 8012c2c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8012c30:	f8ca 3004 	str.w	r3, [sl, #4]
 8012c34:	f8ca 8000 	str.w	r8, [sl]
 8012c38:	f8ca 0008 	str.w	r0, [sl, #8]
 8012c3c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012c40:	f8ca 300c 	str.w	r3, [sl, #12]
 8012c44:	f1cb 0b00 	rsb	fp, fp, #0
 8012c48:	e6fa      	b.n	8012a40 <__ieee754_rem_pio2+0x80>
 8012c4a:	a327      	add	r3, pc, #156	; (adr r3, 8012ce8 <__ieee754_rem_pio2+0x328>)
 8012c4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c50:	ec51 0b18 	vmov	r0, r1, d8
 8012c54:	f7ed fc80 	bl	8000558 <__aeabi_dmul>
 8012c58:	4604      	mov	r4, r0
 8012c5a:	460d      	mov	r5, r1
 8012c5c:	4602      	mov	r2, r0
 8012c5e:	460b      	mov	r3, r1
 8012c60:	4640      	mov	r0, r8
 8012c62:	4649      	mov	r1, r9
 8012c64:	f7ed fac0 	bl	80001e8 <__aeabi_dsub>
 8012c68:	4602      	mov	r2, r0
 8012c6a:	460b      	mov	r3, r1
 8012c6c:	4606      	mov	r6, r0
 8012c6e:	460f      	mov	r7, r1
 8012c70:	4640      	mov	r0, r8
 8012c72:	4649      	mov	r1, r9
 8012c74:	f7ed fab8 	bl	80001e8 <__aeabi_dsub>
 8012c78:	4622      	mov	r2, r4
 8012c7a:	462b      	mov	r3, r5
 8012c7c:	f7ed fab4 	bl	80001e8 <__aeabi_dsub>
 8012c80:	a31b      	add	r3, pc, #108	; (adr r3, 8012cf0 <__ieee754_rem_pio2+0x330>)
 8012c82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c86:	4604      	mov	r4, r0
 8012c88:	460d      	mov	r5, r1
 8012c8a:	ec51 0b18 	vmov	r0, r1, d8
 8012c8e:	f7ed fc63 	bl	8000558 <__aeabi_dmul>
 8012c92:	4622      	mov	r2, r4
 8012c94:	462b      	mov	r3, r5
 8012c96:	f7ed faa7 	bl	80001e8 <__aeabi_dsub>
 8012c9a:	4604      	mov	r4, r0
 8012c9c:	460d      	mov	r5, r1
 8012c9e:	e75f      	b.n	8012b60 <__ieee754_rem_pio2+0x1a0>
 8012ca0:	4b1b      	ldr	r3, [pc, #108]	; (8012d10 <__ieee754_rem_pio2+0x350>)
 8012ca2:	4598      	cmp	r8, r3
 8012ca4:	dd36      	ble.n	8012d14 <__ieee754_rem_pio2+0x354>
 8012ca6:	ee10 2a10 	vmov	r2, s0
 8012caa:	462b      	mov	r3, r5
 8012cac:	4620      	mov	r0, r4
 8012cae:	4629      	mov	r1, r5
 8012cb0:	f7ed fa9a 	bl	80001e8 <__aeabi_dsub>
 8012cb4:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8012cb8:	e9ca 0100 	strd	r0, r1, [sl]
 8012cbc:	e694      	b.n	80129e8 <__ieee754_rem_pio2+0x28>
 8012cbe:	bf00      	nop
 8012cc0:	54400000 	.word	0x54400000
 8012cc4:	3ff921fb 	.word	0x3ff921fb
 8012cc8:	1a626331 	.word	0x1a626331
 8012ccc:	3dd0b461 	.word	0x3dd0b461
 8012cd0:	1a600000 	.word	0x1a600000
 8012cd4:	3dd0b461 	.word	0x3dd0b461
 8012cd8:	2e037073 	.word	0x2e037073
 8012cdc:	3ba3198a 	.word	0x3ba3198a
 8012ce0:	6dc9c883 	.word	0x6dc9c883
 8012ce4:	3fe45f30 	.word	0x3fe45f30
 8012ce8:	2e000000 	.word	0x2e000000
 8012cec:	3ba3198a 	.word	0x3ba3198a
 8012cf0:	252049c1 	.word	0x252049c1
 8012cf4:	397b839a 	.word	0x397b839a
 8012cf8:	3fe921fb 	.word	0x3fe921fb
 8012cfc:	4002d97b 	.word	0x4002d97b
 8012d00:	3ff921fb 	.word	0x3ff921fb
 8012d04:	413921fb 	.word	0x413921fb
 8012d08:	3fe00000 	.word	0x3fe00000
 8012d0c:	08013ff8 	.word	0x08013ff8
 8012d10:	7fefffff 	.word	0x7fefffff
 8012d14:	ea4f 5428 	mov.w	r4, r8, asr #20
 8012d18:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 8012d1c:	ee10 0a10 	vmov	r0, s0
 8012d20:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 8012d24:	ee10 6a10 	vmov	r6, s0
 8012d28:	460f      	mov	r7, r1
 8012d2a:	f7ed fec5 	bl	8000ab8 <__aeabi_d2iz>
 8012d2e:	f7ed fba9 	bl	8000484 <__aeabi_i2d>
 8012d32:	4602      	mov	r2, r0
 8012d34:	460b      	mov	r3, r1
 8012d36:	4630      	mov	r0, r6
 8012d38:	4639      	mov	r1, r7
 8012d3a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8012d3e:	f7ed fa53 	bl	80001e8 <__aeabi_dsub>
 8012d42:	4b22      	ldr	r3, [pc, #136]	; (8012dcc <__ieee754_rem_pio2+0x40c>)
 8012d44:	2200      	movs	r2, #0
 8012d46:	f7ed fc07 	bl	8000558 <__aeabi_dmul>
 8012d4a:	460f      	mov	r7, r1
 8012d4c:	4606      	mov	r6, r0
 8012d4e:	f7ed feb3 	bl	8000ab8 <__aeabi_d2iz>
 8012d52:	f7ed fb97 	bl	8000484 <__aeabi_i2d>
 8012d56:	4602      	mov	r2, r0
 8012d58:	460b      	mov	r3, r1
 8012d5a:	4630      	mov	r0, r6
 8012d5c:	4639      	mov	r1, r7
 8012d5e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8012d62:	f7ed fa41 	bl	80001e8 <__aeabi_dsub>
 8012d66:	4b19      	ldr	r3, [pc, #100]	; (8012dcc <__ieee754_rem_pio2+0x40c>)
 8012d68:	2200      	movs	r2, #0
 8012d6a:	f7ed fbf5 	bl	8000558 <__aeabi_dmul>
 8012d6e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8012d72:	ad04      	add	r5, sp, #16
 8012d74:	f04f 0803 	mov.w	r8, #3
 8012d78:	46a9      	mov	r9, r5
 8012d7a:	2600      	movs	r6, #0
 8012d7c:	2700      	movs	r7, #0
 8012d7e:	4632      	mov	r2, r6
 8012d80:	463b      	mov	r3, r7
 8012d82:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8012d86:	46c3      	mov	fp, r8
 8012d88:	3d08      	subs	r5, #8
 8012d8a:	f108 38ff 	add.w	r8, r8, #4294967295
 8012d8e:	f7ed fe4b 	bl	8000a28 <__aeabi_dcmpeq>
 8012d92:	2800      	cmp	r0, #0
 8012d94:	d1f3      	bne.n	8012d7e <__ieee754_rem_pio2+0x3be>
 8012d96:	4b0e      	ldr	r3, [pc, #56]	; (8012dd0 <__ieee754_rem_pio2+0x410>)
 8012d98:	9301      	str	r3, [sp, #4]
 8012d9a:	2302      	movs	r3, #2
 8012d9c:	9300      	str	r3, [sp, #0]
 8012d9e:	4622      	mov	r2, r4
 8012da0:	465b      	mov	r3, fp
 8012da2:	4651      	mov	r1, sl
 8012da4:	4648      	mov	r0, r9
 8012da6:	f000 f993 	bl	80130d0 <__kernel_rem_pio2>
 8012daa:	9b02      	ldr	r3, [sp, #8]
 8012dac:	2b00      	cmp	r3, #0
 8012dae:	4683      	mov	fp, r0
 8012db0:	f6bf ae46 	bge.w	8012a40 <__ieee754_rem_pio2+0x80>
 8012db4:	f8da 3004 	ldr.w	r3, [sl, #4]
 8012db8:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8012dbc:	f8ca 3004 	str.w	r3, [sl, #4]
 8012dc0:	f8da 300c 	ldr.w	r3, [sl, #12]
 8012dc4:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8012dc8:	e73a      	b.n	8012c40 <__ieee754_rem_pio2+0x280>
 8012dca:	bf00      	nop
 8012dcc:	41700000 	.word	0x41700000
 8012dd0:	08014078 	.word	0x08014078

08012dd4 <__ieee754_sqrt>:
 8012dd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012dd8:	ec55 4b10 	vmov	r4, r5, d0
 8012ddc:	4e56      	ldr	r6, [pc, #344]	; (8012f38 <__ieee754_sqrt+0x164>)
 8012dde:	43ae      	bics	r6, r5
 8012de0:	ee10 0a10 	vmov	r0, s0
 8012de4:	ee10 3a10 	vmov	r3, s0
 8012de8:	4629      	mov	r1, r5
 8012dea:	462a      	mov	r2, r5
 8012dec:	d110      	bne.n	8012e10 <__ieee754_sqrt+0x3c>
 8012dee:	ee10 2a10 	vmov	r2, s0
 8012df2:	462b      	mov	r3, r5
 8012df4:	f7ed fbb0 	bl	8000558 <__aeabi_dmul>
 8012df8:	4602      	mov	r2, r0
 8012dfa:	460b      	mov	r3, r1
 8012dfc:	4620      	mov	r0, r4
 8012dfe:	4629      	mov	r1, r5
 8012e00:	f7ed f9f4 	bl	80001ec <__adddf3>
 8012e04:	4604      	mov	r4, r0
 8012e06:	460d      	mov	r5, r1
 8012e08:	ec45 4b10 	vmov	d0, r4, r5
 8012e0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012e10:	2d00      	cmp	r5, #0
 8012e12:	dc10      	bgt.n	8012e36 <__ieee754_sqrt+0x62>
 8012e14:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8012e18:	4330      	orrs	r0, r6
 8012e1a:	d0f5      	beq.n	8012e08 <__ieee754_sqrt+0x34>
 8012e1c:	b15d      	cbz	r5, 8012e36 <__ieee754_sqrt+0x62>
 8012e1e:	ee10 2a10 	vmov	r2, s0
 8012e22:	462b      	mov	r3, r5
 8012e24:	ee10 0a10 	vmov	r0, s0
 8012e28:	f7ed f9de 	bl	80001e8 <__aeabi_dsub>
 8012e2c:	4602      	mov	r2, r0
 8012e2e:	460b      	mov	r3, r1
 8012e30:	f7ed fcbc 	bl	80007ac <__aeabi_ddiv>
 8012e34:	e7e6      	b.n	8012e04 <__ieee754_sqrt+0x30>
 8012e36:	1509      	asrs	r1, r1, #20
 8012e38:	d076      	beq.n	8012f28 <__ieee754_sqrt+0x154>
 8012e3a:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8012e3e:	07ce      	lsls	r6, r1, #31
 8012e40:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 8012e44:	bf5e      	ittt	pl
 8012e46:	0fda      	lsrpl	r2, r3, #31
 8012e48:	005b      	lslpl	r3, r3, #1
 8012e4a:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 8012e4e:	0fda      	lsrs	r2, r3, #31
 8012e50:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 8012e54:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8012e58:	2000      	movs	r0, #0
 8012e5a:	106d      	asrs	r5, r5, #1
 8012e5c:	005b      	lsls	r3, r3, #1
 8012e5e:	f04f 0e16 	mov.w	lr, #22
 8012e62:	4684      	mov	ip, r0
 8012e64:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8012e68:	eb0c 0401 	add.w	r4, ip, r1
 8012e6c:	4294      	cmp	r4, r2
 8012e6e:	bfde      	ittt	le
 8012e70:	1b12      	suble	r2, r2, r4
 8012e72:	eb04 0c01 	addle.w	ip, r4, r1
 8012e76:	1840      	addle	r0, r0, r1
 8012e78:	0052      	lsls	r2, r2, #1
 8012e7a:	f1be 0e01 	subs.w	lr, lr, #1
 8012e7e:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8012e82:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8012e86:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8012e8a:	d1ed      	bne.n	8012e68 <__ieee754_sqrt+0x94>
 8012e8c:	4671      	mov	r1, lr
 8012e8e:	2720      	movs	r7, #32
 8012e90:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8012e94:	4562      	cmp	r2, ip
 8012e96:	eb04 060e 	add.w	r6, r4, lr
 8012e9a:	dc02      	bgt.n	8012ea2 <__ieee754_sqrt+0xce>
 8012e9c:	d113      	bne.n	8012ec6 <__ieee754_sqrt+0xf2>
 8012e9e:	429e      	cmp	r6, r3
 8012ea0:	d811      	bhi.n	8012ec6 <__ieee754_sqrt+0xf2>
 8012ea2:	2e00      	cmp	r6, #0
 8012ea4:	eb06 0e04 	add.w	lr, r6, r4
 8012ea8:	da43      	bge.n	8012f32 <__ieee754_sqrt+0x15e>
 8012eaa:	f1be 0f00 	cmp.w	lr, #0
 8012eae:	db40      	blt.n	8012f32 <__ieee754_sqrt+0x15e>
 8012eb0:	f10c 0801 	add.w	r8, ip, #1
 8012eb4:	eba2 020c 	sub.w	r2, r2, ip
 8012eb8:	429e      	cmp	r6, r3
 8012eba:	bf88      	it	hi
 8012ebc:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8012ec0:	1b9b      	subs	r3, r3, r6
 8012ec2:	4421      	add	r1, r4
 8012ec4:	46c4      	mov	ip, r8
 8012ec6:	0052      	lsls	r2, r2, #1
 8012ec8:	3f01      	subs	r7, #1
 8012eca:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8012ece:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8012ed2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8012ed6:	d1dd      	bne.n	8012e94 <__ieee754_sqrt+0xc0>
 8012ed8:	4313      	orrs	r3, r2
 8012eda:	d006      	beq.n	8012eea <__ieee754_sqrt+0x116>
 8012edc:	1c4c      	adds	r4, r1, #1
 8012ede:	bf13      	iteet	ne
 8012ee0:	3101      	addne	r1, #1
 8012ee2:	3001      	addeq	r0, #1
 8012ee4:	4639      	moveq	r1, r7
 8012ee6:	f021 0101 	bicne.w	r1, r1, #1
 8012eea:	1043      	asrs	r3, r0, #1
 8012eec:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8012ef0:	0849      	lsrs	r1, r1, #1
 8012ef2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8012ef6:	07c2      	lsls	r2, r0, #31
 8012ef8:	bf48      	it	mi
 8012efa:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 8012efe:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 8012f02:	460c      	mov	r4, r1
 8012f04:	463d      	mov	r5, r7
 8012f06:	e77f      	b.n	8012e08 <__ieee754_sqrt+0x34>
 8012f08:	0ada      	lsrs	r2, r3, #11
 8012f0a:	3815      	subs	r0, #21
 8012f0c:	055b      	lsls	r3, r3, #21
 8012f0e:	2a00      	cmp	r2, #0
 8012f10:	d0fa      	beq.n	8012f08 <__ieee754_sqrt+0x134>
 8012f12:	02d7      	lsls	r7, r2, #11
 8012f14:	d50a      	bpl.n	8012f2c <__ieee754_sqrt+0x158>
 8012f16:	f1c1 0420 	rsb	r4, r1, #32
 8012f1a:	fa23 f404 	lsr.w	r4, r3, r4
 8012f1e:	1e4d      	subs	r5, r1, #1
 8012f20:	408b      	lsls	r3, r1
 8012f22:	4322      	orrs	r2, r4
 8012f24:	1b41      	subs	r1, r0, r5
 8012f26:	e788      	b.n	8012e3a <__ieee754_sqrt+0x66>
 8012f28:	4608      	mov	r0, r1
 8012f2a:	e7f0      	b.n	8012f0e <__ieee754_sqrt+0x13a>
 8012f2c:	0052      	lsls	r2, r2, #1
 8012f2e:	3101      	adds	r1, #1
 8012f30:	e7ef      	b.n	8012f12 <__ieee754_sqrt+0x13e>
 8012f32:	46e0      	mov	r8, ip
 8012f34:	e7be      	b.n	8012eb4 <__ieee754_sqrt+0xe0>
 8012f36:	bf00      	nop
 8012f38:	7ff00000 	.word	0x7ff00000
 8012f3c:	00000000 	.word	0x00000000

08012f40 <__kernel_cos>:
 8012f40:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012f44:	ec57 6b10 	vmov	r6, r7, d0
 8012f48:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8012f4c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8012f50:	ed8d 1b00 	vstr	d1, [sp]
 8012f54:	da07      	bge.n	8012f66 <__kernel_cos+0x26>
 8012f56:	ee10 0a10 	vmov	r0, s0
 8012f5a:	4639      	mov	r1, r7
 8012f5c:	f7ed fdac 	bl	8000ab8 <__aeabi_d2iz>
 8012f60:	2800      	cmp	r0, #0
 8012f62:	f000 8088 	beq.w	8013076 <__kernel_cos+0x136>
 8012f66:	4632      	mov	r2, r6
 8012f68:	463b      	mov	r3, r7
 8012f6a:	4630      	mov	r0, r6
 8012f6c:	4639      	mov	r1, r7
 8012f6e:	f7ed faf3 	bl	8000558 <__aeabi_dmul>
 8012f72:	4b51      	ldr	r3, [pc, #324]	; (80130b8 <__kernel_cos+0x178>)
 8012f74:	2200      	movs	r2, #0
 8012f76:	4604      	mov	r4, r0
 8012f78:	460d      	mov	r5, r1
 8012f7a:	f7ed faed 	bl	8000558 <__aeabi_dmul>
 8012f7e:	a340      	add	r3, pc, #256	; (adr r3, 8013080 <__kernel_cos+0x140>)
 8012f80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f84:	4682      	mov	sl, r0
 8012f86:	468b      	mov	fp, r1
 8012f88:	4620      	mov	r0, r4
 8012f8a:	4629      	mov	r1, r5
 8012f8c:	f7ed fae4 	bl	8000558 <__aeabi_dmul>
 8012f90:	a33d      	add	r3, pc, #244	; (adr r3, 8013088 <__kernel_cos+0x148>)
 8012f92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f96:	f7ed f929 	bl	80001ec <__adddf3>
 8012f9a:	4622      	mov	r2, r4
 8012f9c:	462b      	mov	r3, r5
 8012f9e:	f7ed fadb 	bl	8000558 <__aeabi_dmul>
 8012fa2:	a33b      	add	r3, pc, #236	; (adr r3, 8013090 <__kernel_cos+0x150>)
 8012fa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012fa8:	f7ed f91e 	bl	80001e8 <__aeabi_dsub>
 8012fac:	4622      	mov	r2, r4
 8012fae:	462b      	mov	r3, r5
 8012fb0:	f7ed fad2 	bl	8000558 <__aeabi_dmul>
 8012fb4:	a338      	add	r3, pc, #224	; (adr r3, 8013098 <__kernel_cos+0x158>)
 8012fb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012fba:	f7ed f917 	bl	80001ec <__adddf3>
 8012fbe:	4622      	mov	r2, r4
 8012fc0:	462b      	mov	r3, r5
 8012fc2:	f7ed fac9 	bl	8000558 <__aeabi_dmul>
 8012fc6:	a336      	add	r3, pc, #216	; (adr r3, 80130a0 <__kernel_cos+0x160>)
 8012fc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012fcc:	f7ed f90c 	bl	80001e8 <__aeabi_dsub>
 8012fd0:	4622      	mov	r2, r4
 8012fd2:	462b      	mov	r3, r5
 8012fd4:	f7ed fac0 	bl	8000558 <__aeabi_dmul>
 8012fd8:	a333      	add	r3, pc, #204	; (adr r3, 80130a8 <__kernel_cos+0x168>)
 8012fda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012fde:	f7ed f905 	bl	80001ec <__adddf3>
 8012fe2:	4622      	mov	r2, r4
 8012fe4:	462b      	mov	r3, r5
 8012fe6:	f7ed fab7 	bl	8000558 <__aeabi_dmul>
 8012fea:	4622      	mov	r2, r4
 8012fec:	462b      	mov	r3, r5
 8012fee:	f7ed fab3 	bl	8000558 <__aeabi_dmul>
 8012ff2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012ff6:	4604      	mov	r4, r0
 8012ff8:	460d      	mov	r5, r1
 8012ffa:	4630      	mov	r0, r6
 8012ffc:	4639      	mov	r1, r7
 8012ffe:	f7ed faab 	bl	8000558 <__aeabi_dmul>
 8013002:	460b      	mov	r3, r1
 8013004:	4602      	mov	r2, r0
 8013006:	4629      	mov	r1, r5
 8013008:	4620      	mov	r0, r4
 801300a:	f7ed f8ed 	bl	80001e8 <__aeabi_dsub>
 801300e:	4b2b      	ldr	r3, [pc, #172]	; (80130bc <__kernel_cos+0x17c>)
 8013010:	4598      	cmp	r8, r3
 8013012:	4606      	mov	r6, r0
 8013014:	460f      	mov	r7, r1
 8013016:	dc10      	bgt.n	801303a <__kernel_cos+0xfa>
 8013018:	4602      	mov	r2, r0
 801301a:	460b      	mov	r3, r1
 801301c:	4650      	mov	r0, sl
 801301e:	4659      	mov	r1, fp
 8013020:	f7ed f8e2 	bl	80001e8 <__aeabi_dsub>
 8013024:	460b      	mov	r3, r1
 8013026:	4926      	ldr	r1, [pc, #152]	; (80130c0 <__kernel_cos+0x180>)
 8013028:	4602      	mov	r2, r0
 801302a:	2000      	movs	r0, #0
 801302c:	f7ed f8dc 	bl	80001e8 <__aeabi_dsub>
 8013030:	ec41 0b10 	vmov	d0, r0, r1
 8013034:	b003      	add	sp, #12
 8013036:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801303a:	4b22      	ldr	r3, [pc, #136]	; (80130c4 <__kernel_cos+0x184>)
 801303c:	4920      	ldr	r1, [pc, #128]	; (80130c0 <__kernel_cos+0x180>)
 801303e:	4598      	cmp	r8, r3
 8013040:	bfcc      	ite	gt
 8013042:	4d21      	ldrgt	r5, [pc, #132]	; (80130c8 <__kernel_cos+0x188>)
 8013044:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8013048:	2400      	movs	r4, #0
 801304a:	4622      	mov	r2, r4
 801304c:	462b      	mov	r3, r5
 801304e:	2000      	movs	r0, #0
 8013050:	f7ed f8ca 	bl	80001e8 <__aeabi_dsub>
 8013054:	4622      	mov	r2, r4
 8013056:	4680      	mov	r8, r0
 8013058:	4689      	mov	r9, r1
 801305a:	462b      	mov	r3, r5
 801305c:	4650      	mov	r0, sl
 801305e:	4659      	mov	r1, fp
 8013060:	f7ed f8c2 	bl	80001e8 <__aeabi_dsub>
 8013064:	4632      	mov	r2, r6
 8013066:	463b      	mov	r3, r7
 8013068:	f7ed f8be 	bl	80001e8 <__aeabi_dsub>
 801306c:	4602      	mov	r2, r0
 801306e:	460b      	mov	r3, r1
 8013070:	4640      	mov	r0, r8
 8013072:	4649      	mov	r1, r9
 8013074:	e7da      	b.n	801302c <__kernel_cos+0xec>
 8013076:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 80130b0 <__kernel_cos+0x170>
 801307a:	e7db      	b.n	8013034 <__kernel_cos+0xf4>
 801307c:	f3af 8000 	nop.w
 8013080:	be8838d4 	.word	0xbe8838d4
 8013084:	bda8fae9 	.word	0xbda8fae9
 8013088:	bdb4b1c4 	.word	0xbdb4b1c4
 801308c:	3e21ee9e 	.word	0x3e21ee9e
 8013090:	809c52ad 	.word	0x809c52ad
 8013094:	3e927e4f 	.word	0x3e927e4f
 8013098:	19cb1590 	.word	0x19cb1590
 801309c:	3efa01a0 	.word	0x3efa01a0
 80130a0:	16c15177 	.word	0x16c15177
 80130a4:	3f56c16c 	.word	0x3f56c16c
 80130a8:	5555554c 	.word	0x5555554c
 80130ac:	3fa55555 	.word	0x3fa55555
 80130b0:	00000000 	.word	0x00000000
 80130b4:	3ff00000 	.word	0x3ff00000
 80130b8:	3fe00000 	.word	0x3fe00000
 80130bc:	3fd33332 	.word	0x3fd33332
 80130c0:	3ff00000 	.word	0x3ff00000
 80130c4:	3fe90000 	.word	0x3fe90000
 80130c8:	3fd20000 	.word	0x3fd20000
 80130cc:	00000000 	.word	0x00000000

080130d0 <__kernel_rem_pio2>:
 80130d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80130d4:	ed2d 8b02 	vpush	{d8}
 80130d8:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 80130dc:	f112 0f14 	cmn.w	r2, #20
 80130e0:	9308      	str	r3, [sp, #32]
 80130e2:	9101      	str	r1, [sp, #4]
 80130e4:	4bc6      	ldr	r3, [pc, #792]	; (8013400 <__kernel_rem_pio2+0x330>)
 80130e6:	99a4      	ldr	r1, [sp, #656]	; 0x290
 80130e8:	9009      	str	r0, [sp, #36]	; 0x24
 80130ea:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80130ee:	9304      	str	r3, [sp, #16]
 80130f0:	9b08      	ldr	r3, [sp, #32]
 80130f2:	f103 33ff 	add.w	r3, r3, #4294967295
 80130f6:	bfa8      	it	ge
 80130f8:	1ed4      	subge	r4, r2, #3
 80130fa:	9306      	str	r3, [sp, #24]
 80130fc:	bfb2      	itee	lt
 80130fe:	2400      	movlt	r4, #0
 8013100:	2318      	movge	r3, #24
 8013102:	fb94 f4f3 	sdivge	r4, r4, r3
 8013106:	f06f 0317 	mvn.w	r3, #23
 801310a:	fb04 3303 	mla	r3, r4, r3, r3
 801310e:	eb03 0a02 	add.w	sl, r3, r2
 8013112:	9b04      	ldr	r3, [sp, #16]
 8013114:	9a06      	ldr	r2, [sp, #24]
 8013116:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 80133f0 <__kernel_rem_pio2+0x320>
 801311a:	eb03 0802 	add.w	r8, r3, r2
 801311e:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8013120:	1aa7      	subs	r7, r4, r2
 8013122:	ae20      	add	r6, sp, #128	; 0x80
 8013124:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8013128:	2500      	movs	r5, #0
 801312a:	4545      	cmp	r5, r8
 801312c:	dd18      	ble.n	8013160 <__kernel_rem_pio2+0x90>
 801312e:	9b08      	ldr	r3, [sp, #32]
 8013130:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8013134:	aa20      	add	r2, sp, #128	; 0x80
 8013136:	ed9f 8bae 	vldr	d8, [pc, #696]	; 80133f0 <__kernel_rem_pio2+0x320>
 801313a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 801313e:	f1c3 0301 	rsb	r3, r3, #1
 8013142:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 8013146:	9307      	str	r3, [sp, #28]
 8013148:	9b07      	ldr	r3, [sp, #28]
 801314a:	9a04      	ldr	r2, [sp, #16]
 801314c:	4443      	add	r3, r8
 801314e:	429a      	cmp	r2, r3
 8013150:	db2f      	blt.n	80131b2 <__kernel_rem_pio2+0xe2>
 8013152:	ed8d 8b02 	vstr	d8, [sp, #8]
 8013156:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 801315a:	462f      	mov	r7, r5
 801315c:	2600      	movs	r6, #0
 801315e:	e01b      	b.n	8013198 <__kernel_rem_pio2+0xc8>
 8013160:	42ef      	cmn	r7, r5
 8013162:	d407      	bmi.n	8013174 <__kernel_rem_pio2+0xa4>
 8013164:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8013168:	f7ed f98c 	bl	8000484 <__aeabi_i2d>
 801316c:	e8e6 0102 	strd	r0, r1, [r6], #8
 8013170:	3501      	adds	r5, #1
 8013172:	e7da      	b.n	801312a <__kernel_rem_pio2+0x5a>
 8013174:	ec51 0b18 	vmov	r0, r1, d8
 8013178:	e7f8      	b.n	801316c <__kernel_rem_pio2+0x9c>
 801317a:	e9d7 2300 	ldrd	r2, r3, [r7]
 801317e:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8013182:	f7ed f9e9 	bl	8000558 <__aeabi_dmul>
 8013186:	4602      	mov	r2, r0
 8013188:	460b      	mov	r3, r1
 801318a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801318e:	f7ed f82d 	bl	80001ec <__adddf3>
 8013192:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013196:	3601      	adds	r6, #1
 8013198:	9b06      	ldr	r3, [sp, #24]
 801319a:	429e      	cmp	r6, r3
 801319c:	f1a7 0708 	sub.w	r7, r7, #8
 80131a0:	ddeb      	ble.n	801317a <__kernel_rem_pio2+0xaa>
 80131a2:	ed9d 7b02 	vldr	d7, [sp, #8]
 80131a6:	3508      	adds	r5, #8
 80131a8:	ecab 7b02 	vstmia	fp!, {d7}
 80131ac:	f108 0801 	add.w	r8, r8, #1
 80131b0:	e7ca      	b.n	8013148 <__kernel_rem_pio2+0x78>
 80131b2:	9b04      	ldr	r3, [sp, #16]
 80131b4:	aa0c      	add	r2, sp, #48	; 0x30
 80131b6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80131ba:	930b      	str	r3, [sp, #44]	; 0x2c
 80131bc:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 80131be:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80131c2:	9c04      	ldr	r4, [sp, #16]
 80131c4:	930a      	str	r3, [sp, #40]	; 0x28
 80131c6:	ab98      	add	r3, sp, #608	; 0x260
 80131c8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80131cc:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 80131d0:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 80131d4:	f8cd b008 	str.w	fp, [sp, #8]
 80131d8:	4625      	mov	r5, r4
 80131da:	2d00      	cmp	r5, #0
 80131dc:	dc78      	bgt.n	80132d0 <__kernel_rem_pio2+0x200>
 80131de:	ec47 6b10 	vmov	d0, r6, r7
 80131e2:	4650      	mov	r0, sl
 80131e4:	f000 fda8 	bl	8013d38 <scalbn>
 80131e8:	ec57 6b10 	vmov	r6, r7, d0
 80131ec:	2200      	movs	r2, #0
 80131ee:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80131f2:	ee10 0a10 	vmov	r0, s0
 80131f6:	4639      	mov	r1, r7
 80131f8:	f7ed f9ae 	bl	8000558 <__aeabi_dmul>
 80131fc:	ec41 0b10 	vmov	d0, r0, r1
 8013200:	f000 fd12 	bl	8013c28 <floor>
 8013204:	4b7f      	ldr	r3, [pc, #508]	; (8013404 <__kernel_rem_pio2+0x334>)
 8013206:	ec51 0b10 	vmov	r0, r1, d0
 801320a:	2200      	movs	r2, #0
 801320c:	f7ed f9a4 	bl	8000558 <__aeabi_dmul>
 8013210:	4602      	mov	r2, r0
 8013212:	460b      	mov	r3, r1
 8013214:	4630      	mov	r0, r6
 8013216:	4639      	mov	r1, r7
 8013218:	f7ec ffe6 	bl	80001e8 <__aeabi_dsub>
 801321c:	460f      	mov	r7, r1
 801321e:	4606      	mov	r6, r0
 8013220:	f7ed fc4a 	bl	8000ab8 <__aeabi_d2iz>
 8013224:	9007      	str	r0, [sp, #28]
 8013226:	f7ed f92d 	bl	8000484 <__aeabi_i2d>
 801322a:	4602      	mov	r2, r0
 801322c:	460b      	mov	r3, r1
 801322e:	4630      	mov	r0, r6
 8013230:	4639      	mov	r1, r7
 8013232:	f7ec ffd9 	bl	80001e8 <__aeabi_dsub>
 8013236:	f1ba 0f00 	cmp.w	sl, #0
 801323a:	4606      	mov	r6, r0
 801323c:	460f      	mov	r7, r1
 801323e:	dd70      	ble.n	8013322 <__kernel_rem_pio2+0x252>
 8013240:	1e62      	subs	r2, r4, #1
 8013242:	ab0c      	add	r3, sp, #48	; 0x30
 8013244:	9d07      	ldr	r5, [sp, #28]
 8013246:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 801324a:	f1ca 0118 	rsb	r1, sl, #24
 801324e:	fa40 f301 	asr.w	r3, r0, r1
 8013252:	441d      	add	r5, r3
 8013254:	408b      	lsls	r3, r1
 8013256:	1ac0      	subs	r0, r0, r3
 8013258:	ab0c      	add	r3, sp, #48	; 0x30
 801325a:	9507      	str	r5, [sp, #28]
 801325c:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8013260:	f1ca 0317 	rsb	r3, sl, #23
 8013264:	fa40 f303 	asr.w	r3, r0, r3
 8013268:	9302      	str	r3, [sp, #8]
 801326a:	9b02      	ldr	r3, [sp, #8]
 801326c:	2b00      	cmp	r3, #0
 801326e:	dd66      	ble.n	801333e <__kernel_rem_pio2+0x26e>
 8013270:	9b07      	ldr	r3, [sp, #28]
 8013272:	2200      	movs	r2, #0
 8013274:	3301      	adds	r3, #1
 8013276:	9307      	str	r3, [sp, #28]
 8013278:	4615      	mov	r5, r2
 801327a:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 801327e:	4294      	cmp	r4, r2
 8013280:	f300 8099 	bgt.w	80133b6 <__kernel_rem_pio2+0x2e6>
 8013284:	f1ba 0f00 	cmp.w	sl, #0
 8013288:	dd07      	ble.n	801329a <__kernel_rem_pio2+0x1ca>
 801328a:	f1ba 0f01 	cmp.w	sl, #1
 801328e:	f000 80a5 	beq.w	80133dc <__kernel_rem_pio2+0x30c>
 8013292:	f1ba 0f02 	cmp.w	sl, #2
 8013296:	f000 80c1 	beq.w	801341c <__kernel_rem_pio2+0x34c>
 801329a:	9b02      	ldr	r3, [sp, #8]
 801329c:	2b02      	cmp	r3, #2
 801329e:	d14e      	bne.n	801333e <__kernel_rem_pio2+0x26e>
 80132a0:	4632      	mov	r2, r6
 80132a2:	463b      	mov	r3, r7
 80132a4:	4958      	ldr	r1, [pc, #352]	; (8013408 <__kernel_rem_pio2+0x338>)
 80132a6:	2000      	movs	r0, #0
 80132a8:	f7ec ff9e 	bl	80001e8 <__aeabi_dsub>
 80132ac:	4606      	mov	r6, r0
 80132ae:	460f      	mov	r7, r1
 80132b0:	2d00      	cmp	r5, #0
 80132b2:	d044      	beq.n	801333e <__kernel_rem_pio2+0x26e>
 80132b4:	4650      	mov	r0, sl
 80132b6:	ed9f 0b50 	vldr	d0, [pc, #320]	; 80133f8 <__kernel_rem_pio2+0x328>
 80132ba:	f000 fd3d 	bl	8013d38 <scalbn>
 80132be:	4630      	mov	r0, r6
 80132c0:	4639      	mov	r1, r7
 80132c2:	ec53 2b10 	vmov	r2, r3, d0
 80132c6:	f7ec ff8f 	bl	80001e8 <__aeabi_dsub>
 80132ca:	4606      	mov	r6, r0
 80132cc:	460f      	mov	r7, r1
 80132ce:	e036      	b.n	801333e <__kernel_rem_pio2+0x26e>
 80132d0:	4b4e      	ldr	r3, [pc, #312]	; (801340c <__kernel_rem_pio2+0x33c>)
 80132d2:	2200      	movs	r2, #0
 80132d4:	4630      	mov	r0, r6
 80132d6:	4639      	mov	r1, r7
 80132d8:	f7ed f93e 	bl	8000558 <__aeabi_dmul>
 80132dc:	f7ed fbec 	bl	8000ab8 <__aeabi_d2iz>
 80132e0:	f7ed f8d0 	bl	8000484 <__aeabi_i2d>
 80132e4:	4b4a      	ldr	r3, [pc, #296]	; (8013410 <__kernel_rem_pio2+0x340>)
 80132e6:	2200      	movs	r2, #0
 80132e8:	4680      	mov	r8, r0
 80132ea:	4689      	mov	r9, r1
 80132ec:	f7ed f934 	bl	8000558 <__aeabi_dmul>
 80132f0:	4602      	mov	r2, r0
 80132f2:	460b      	mov	r3, r1
 80132f4:	4630      	mov	r0, r6
 80132f6:	4639      	mov	r1, r7
 80132f8:	f7ec ff76 	bl	80001e8 <__aeabi_dsub>
 80132fc:	f7ed fbdc 	bl	8000ab8 <__aeabi_d2iz>
 8013300:	9b02      	ldr	r3, [sp, #8]
 8013302:	f843 0b04 	str.w	r0, [r3], #4
 8013306:	3d01      	subs	r5, #1
 8013308:	9302      	str	r3, [sp, #8]
 801330a:	ab70      	add	r3, sp, #448	; 0x1c0
 801330c:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8013310:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013314:	4640      	mov	r0, r8
 8013316:	4649      	mov	r1, r9
 8013318:	f7ec ff68 	bl	80001ec <__adddf3>
 801331c:	4606      	mov	r6, r0
 801331e:	460f      	mov	r7, r1
 8013320:	e75b      	b.n	80131da <__kernel_rem_pio2+0x10a>
 8013322:	d105      	bne.n	8013330 <__kernel_rem_pio2+0x260>
 8013324:	1e63      	subs	r3, r4, #1
 8013326:	aa0c      	add	r2, sp, #48	; 0x30
 8013328:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 801332c:	15c3      	asrs	r3, r0, #23
 801332e:	e79b      	b.n	8013268 <__kernel_rem_pio2+0x198>
 8013330:	4b38      	ldr	r3, [pc, #224]	; (8013414 <__kernel_rem_pio2+0x344>)
 8013332:	2200      	movs	r2, #0
 8013334:	f7ed fb96 	bl	8000a64 <__aeabi_dcmpge>
 8013338:	2800      	cmp	r0, #0
 801333a:	d139      	bne.n	80133b0 <__kernel_rem_pio2+0x2e0>
 801333c:	9002      	str	r0, [sp, #8]
 801333e:	2200      	movs	r2, #0
 8013340:	2300      	movs	r3, #0
 8013342:	4630      	mov	r0, r6
 8013344:	4639      	mov	r1, r7
 8013346:	f7ed fb6f 	bl	8000a28 <__aeabi_dcmpeq>
 801334a:	2800      	cmp	r0, #0
 801334c:	f000 80b4 	beq.w	80134b8 <__kernel_rem_pio2+0x3e8>
 8013350:	f104 3bff 	add.w	fp, r4, #4294967295
 8013354:	465b      	mov	r3, fp
 8013356:	2200      	movs	r2, #0
 8013358:	9904      	ldr	r1, [sp, #16]
 801335a:	428b      	cmp	r3, r1
 801335c:	da65      	bge.n	801342a <__kernel_rem_pio2+0x35a>
 801335e:	2a00      	cmp	r2, #0
 8013360:	d07b      	beq.n	801345a <__kernel_rem_pio2+0x38a>
 8013362:	ab0c      	add	r3, sp, #48	; 0x30
 8013364:	f1aa 0a18 	sub.w	sl, sl, #24
 8013368:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 801336c:	2b00      	cmp	r3, #0
 801336e:	f000 80a0 	beq.w	80134b2 <__kernel_rem_pio2+0x3e2>
 8013372:	ed9f 0b21 	vldr	d0, [pc, #132]	; 80133f8 <__kernel_rem_pio2+0x328>
 8013376:	4650      	mov	r0, sl
 8013378:	f000 fcde 	bl	8013d38 <scalbn>
 801337c:	4f23      	ldr	r7, [pc, #140]	; (801340c <__kernel_rem_pio2+0x33c>)
 801337e:	ec55 4b10 	vmov	r4, r5, d0
 8013382:	46d8      	mov	r8, fp
 8013384:	2600      	movs	r6, #0
 8013386:	f1b8 0f00 	cmp.w	r8, #0
 801338a:	f280 80cf 	bge.w	801352c <__kernel_rem_pio2+0x45c>
 801338e:	ed9f 8b18 	vldr	d8, [pc, #96]	; 80133f0 <__kernel_rem_pio2+0x320>
 8013392:	465f      	mov	r7, fp
 8013394:	f04f 0800 	mov.w	r8, #0
 8013398:	2f00      	cmp	r7, #0
 801339a:	f2c0 80fd 	blt.w	8013598 <__kernel_rem_pio2+0x4c8>
 801339e:	ab70      	add	r3, sp, #448	; 0x1c0
 80133a0:	f8df a074 	ldr.w	sl, [pc, #116]	; 8013418 <__kernel_rem_pio2+0x348>
 80133a4:	ec55 4b18 	vmov	r4, r5, d8
 80133a8:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 80133ac:	2600      	movs	r6, #0
 80133ae:	e0e5      	b.n	801357c <__kernel_rem_pio2+0x4ac>
 80133b0:	2302      	movs	r3, #2
 80133b2:	9302      	str	r3, [sp, #8]
 80133b4:	e75c      	b.n	8013270 <__kernel_rem_pio2+0x1a0>
 80133b6:	f8db 3000 	ldr.w	r3, [fp]
 80133ba:	b955      	cbnz	r5, 80133d2 <__kernel_rem_pio2+0x302>
 80133bc:	b123      	cbz	r3, 80133c8 <__kernel_rem_pio2+0x2f8>
 80133be:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 80133c2:	f8cb 3000 	str.w	r3, [fp]
 80133c6:	2301      	movs	r3, #1
 80133c8:	3201      	adds	r2, #1
 80133ca:	f10b 0b04 	add.w	fp, fp, #4
 80133ce:	461d      	mov	r5, r3
 80133d0:	e755      	b.n	801327e <__kernel_rem_pio2+0x1ae>
 80133d2:	1acb      	subs	r3, r1, r3
 80133d4:	f8cb 3000 	str.w	r3, [fp]
 80133d8:	462b      	mov	r3, r5
 80133da:	e7f5      	b.n	80133c8 <__kernel_rem_pio2+0x2f8>
 80133dc:	1e62      	subs	r2, r4, #1
 80133de:	ab0c      	add	r3, sp, #48	; 0x30
 80133e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80133e4:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80133e8:	a90c      	add	r1, sp, #48	; 0x30
 80133ea:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80133ee:	e754      	b.n	801329a <__kernel_rem_pio2+0x1ca>
	...
 80133fc:	3ff00000 	.word	0x3ff00000
 8013400:	080141c0 	.word	0x080141c0
 8013404:	40200000 	.word	0x40200000
 8013408:	3ff00000 	.word	0x3ff00000
 801340c:	3e700000 	.word	0x3e700000
 8013410:	41700000 	.word	0x41700000
 8013414:	3fe00000 	.word	0x3fe00000
 8013418:	08014180 	.word	0x08014180
 801341c:	1e62      	subs	r2, r4, #1
 801341e:	ab0c      	add	r3, sp, #48	; 0x30
 8013420:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013424:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8013428:	e7de      	b.n	80133e8 <__kernel_rem_pio2+0x318>
 801342a:	a90c      	add	r1, sp, #48	; 0x30
 801342c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8013430:	3b01      	subs	r3, #1
 8013432:	430a      	orrs	r2, r1
 8013434:	e790      	b.n	8013358 <__kernel_rem_pio2+0x288>
 8013436:	3301      	adds	r3, #1
 8013438:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 801343c:	2900      	cmp	r1, #0
 801343e:	d0fa      	beq.n	8013436 <__kernel_rem_pio2+0x366>
 8013440:	9a08      	ldr	r2, [sp, #32]
 8013442:	18e3      	adds	r3, r4, r3
 8013444:	18a6      	adds	r6, r4, r2
 8013446:	aa20      	add	r2, sp, #128	; 0x80
 8013448:	1c65      	adds	r5, r4, #1
 801344a:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 801344e:	9302      	str	r3, [sp, #8]
 8013450:	9b02      	ldr	r3, [sp, #8]
 8013452:	42ab      	cmp	r3, r5
 8013454:	da04      	bge.n	8013460 <__kernel_rem_pio2+0x390>
 8013456:	461c      	mov	r4, r3
 8013458:	e6b5      	b.n	80131c6 <__kernel_rem_pio2+0xf6>
 801345a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801345c:	2301      	movs	r3, #1
 801345e:	e7eb      	b.n	8013438 <__kernel_rem_pio2+0x368>
 8013460:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013462:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8013466:	f7ed f80d 	bl	8000484 <__aeabi_i2d>
 801346a:	e8e6 0102 	strd	r0, r1, [r6], #8
 801346e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013470:	46b3      	mov	fp, r6
 8013472:	461c      	mov	r4, r3
 8013474:	2700      	movs	r7, #0
 8013476:	f04f 0800 	mov.w	r8, #0
 801347a:	f04f 0900 	mov.w	r9, #0
 801347e:	9b06      	ldr	r3, [sp, #24]
 8013480:	429f      	cmp	r7, r3
 8013482:	dd06      	ble.n	8013492 <__kernel_rem_pio2+0x3c2>
 8013484:	ab70      	add	r3, sp, #448	; 0x1c0
 8013486:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 801348a:	e9c3 8900 	strd	r8, r9, [r3]
 801348e:	3501      	adds	r5, #1
 8013490:	e7de      	b.n	8013450 <__kernel_rem_pio2+0x380>
 8013492:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8013496:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 801349a:	f7ed f85d 	bl	8000558 <__aeabi_dmul>
 801349e:	4602      	mov	r2, r0
 80134a0:	460b      	mov	r3, r1
 80134a2:	4640      	mov	r0, r8
 80134a4:	4649      	mov	r1, r9
 80134a6:	f7ec fea1 	bl	80001ec <__adddf3>
 80134aa:	3701      	adds	r7, #1
 80134ac:	4680      	mov	r8, r0
 80134ae:	4689      	mov	r9, r1
 80134b0:	e7e5      	b.n	801347e <__kernel_rem_pio2+0x3ae>
 80134b2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80134b6:	e754      	b.n	8013362 <__kernel_rem_pio2+0x292>
 80134b8:	ec47 6b10 	vmov	d0, r6, r7
 80134bc:	f1ca 0000 	rsb	r0, sl, #0
 80134c0:	f000 fc3a 	bl	8013d38 <scalbn>
 80134c4:	ec57 6b10 	vmov	r6, r7, d0
 80134c8:	4b9f      	ldr	r3, [pc, #636]	; (8013748 <__kernel_rem_pio2+0x678>)
 80134ca:	ee10 0a10 	vmov	r0, s0
 80134ce:	2200      	movs	r2, #0
 80134d0:	4639      	mov	r1, r7
 80134d2:	f7ed fac7 	bl	8000a64 <__aeabi_dcmpge>
 80134d6:	b300      	cbz	r0, 801351a <__kernel_rem_pio2+0x44a>
 80134d8:	4b9c      	ldr	r3, [pc, #624]	; (801374c <__kernel_rem_pio2+0x67c>)
 80134da:	2200      	movs	r2, #0
 80134dc:	4630      	mov	r0, r6
 80134de:	4639      	mov	r1, r7
 80134e0:	f7ed f83a 	bl	8000558 <__aeabi_dmul>
 80134e4:	f7ed fae8 	bl	8000ab8 <__aeabi_d2iz>
 80134e8:	4605      	mov	r5, r0
 80134ea:	f7ec ffcb 	bl	8000484 <__aeabi_i2d>
 80134ee:	4b96      	ldr	r3, [pc, #600]	; (8013748 <__kernel_rem_pio2+0x678>)
 80134f0:	2200      	movs	r2, #0
 80134f2:	f7ed f831 	bl	8000558 <__aeabi_dmul>
 80134f6:	460b      	mov	r3, r1
 80134f8:	4602      	mov	r2, r0
 80134fa:	4639      	mov	r1, r7
 80134fc:	4630      	mov	r0, r6
 80134fe:	f7ec fe73 	bl	80001e8 <__aeabi_dsub>
 8013502:	f7ed fad9 	bl	8000ab8 <__aeabi_d2iz>
 8013506:	f104 0b01 	add.w	fp, r4, #1
 801350a:	ab0c      	add	r3, sp, #48	; 0x30
 801350c:	f10a 0a18 	add.w	sl, sl, #24
 8013510:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8013514:	f843 502b 	str.w	r5, [r3, fp, lsl #2]
 8013518:	e72b      	b.n	8013372 <__kernel_rem_pio2+0x2a2>
 801351a:	4630      	mov	r0, r6
 801351c:	4639      	mov	r1, r7
 801351e:	f7ed facb 	bl	8000ab8 <__aeabi_d2iz>
 8013522:	ab0c      	add	r3, sp, #48	; 0x30
 8013524:	46a3      	mov	fp, r4
 8013526:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 801352a:	e722      	b.n	8013372 <__kernel_rem_pio2+0x2a2>
 801352c:	ab70      	add	r3, sp, #448	; 0x1c0
 801352e:	eb03 09c8 	add.w	r9, r3, r8, lsl #3
 8013532:	ab0c      	add	r3, sp, #48	; 0x30
 8013534:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8013538:	f7ec ffa4 	bl	8000484 <__aeabi_i2d>
 801353c:	4622      	mov	r2, r4
 801353e:	462b      	mov	r3, r5
 8013540:	f7ed f80a 	bl	8000558 <__aeabi_dmul>
 8013544:	4632      	mov	r2, r6
 8013546:	e9c9 0100 	strd	r0, r1, [r9]
 801354a:	463b      	mov	r3, r7
 801354c:	4620      	mov	r0, r4
 801354e:	4629      	mov	r1, r5
 8013550:	f7ed f802 	bl	8000558 <__aeabi_dmul>
 8013554:	f108 38ff 	add.w	r8, r8, #4294967295
 8013558:	4604      	mov	r4, r0
 801355a:	460d      	mov	r5, r1
 801355c:	e713      	b.n	8013386 <__kernel_rem_pio2+0x2b6>
 801355e:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 8013562:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 8013566:	f7ec fff7 	bl	8000558 <__aeabi_dmul>
 801356a:	4602      	mov	r2, r0
 801356c:	460b      	mov	r3, r1
 801356e:	4620      	mov	r0, r4
 8013570:	4629      	mov	r1, r5
 8013572:	f7ec fe3b 	bl	80001ec <__adddf3>
 8013576:	3601      	adds	r6, #1
 8013578:	4604      	mov	r4, r0
 801357a:	460d      	mov	r5, r1
 801357c:	9b04      	ldr	r3, [sp, #16]
 801357e:	429e      	cmp	r6, r3
 8013580:	dc01      	bgt.n	8013586 <__kernel_rem_pio2+0x4b6>
 8013582:	45b0      	cmp	r8, r6
 8013584:	daeb      	bge.n	801355e <__kernel_rem_pio2+0x48e>
 8013586:	ab48      	add	r3, sp, #288	; 0x120
 8013588:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801358c:	e9c3 4500 	strd	r4, r5, [r3]
 8013590:	3f01      	subs	r7, #1
 8013592:	f108 0801 	add.w	r8, r8, #1
 8013596:	e6ff      	b.n	8013398 <__kernel_rem_pio2+0x2c8>
 8013598:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 801359a:	2b02      	cmp	r3, #2
 801359c:	dc0b      	bgt.n	80135b6 <__kernel_rem_pio2+0x4e6>
 801359e:	2b00      	cmp	r3, #0
 80135a0:	dc6e      	bgt.n	8013680 <__kernel_rem_pio2+0x5b0>
 80135a2:	d045      	beq.n	8013630 <__kernel_rem_pio2+0x560>
 80135a4:	9b07      	ldr	r3, [sp, #28]
 80135a6:	f003 0007 	and.w	r0, r3, #7
 80135aa:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 80135ae:	ecbd 8b02 	vpop	{d8}
 80135b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80135b6:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 80135b8:	2b03      	cmp	r3, #3
 80135ba:	d1f3      	bne.n	80135a4 <__kernel_rem_pio2+0x4d4>
 80135bc:	ab48      	add	r3, sp, #288	; 0x120
 80135be:	eb03 0acb 	add.w	sl, r3, fp, lsl #3
 80135c2:	46d0      	mov	r8, sl
 80135c4:	46d9      	mov	r9, fp
 80135c6:	f1b9 0f00 	cmp.w	r9, #0
 80135ca:	f1a8 0808 	sub.w	r8, r8, #8
 80135ce:	dc64      	bgt.n	801369a <__kernel_rem_pio2+0x5ca>
 80135d0:	465c      	mov	r4, fp
 80135d2:	2c01      	cmp	r4, #1
 80135d4:	f1aa 0a08 	sub.w	sl, sl, #8
 80135d8:	dc7e      	bgt.n	80136d8 <__kernel_rem_pio2+0x608>
 80135da:	2000      	movs	r0, #0
 80135dc:	2100      	movs	r1, #0
 80135de:	f1bb 0f01 	cmp.w	fp, #1
 80135e2:	f300 8097 	bgt.w	8013714 <__kernel_rem_pio2+0x644>
 80135e6:	9b02      	ldr	r3, [sp, #8]
 80135e8:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	; 0x120
 80135ec:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 80135f0:	2b00      	cmp	r3, #0
 80135f2:	f040 8099 	bne.w	8013728 <__kernel_rem_pio2+0x658>
 80135f6:	9b01      	ldr	r3, [sp, #4]
 80135f8:	e9c3 5600 	strd	r5, r6, [r3]
 80135fc:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8013600:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8013604:	e7ce      	b.n	80135a4 <__kernel_rem_pio2+0x4d4>
 8013606:	ab48      	add	r3, sp, #288	; 0x120
 8013608:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 801360c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013610:	f7ec fdec 	bl	80001ec <__adddf3>
 8013614:	f10b 3bff 	add.w	fp, fp, #4294967295
 8013618:	f1bb 0f00 	cmp.w	fp, #0
 801361c:	daf3      	bge.n	8013606 <__kernel_rem_pio2+0x536>
 801361e:	9b02      	ldr	r3, [sp, #8]
 8013620:	b113      	cbz	r3, 8013628 <__kernel_rem_pio2+0x558>
 8013622:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013626:	4619      	mov	r1, r3
 8013628:	9b01      	ldr	r3, [sp, #4]
 801362a:	e9c3 0100 	strd	r0, r1, [r3]
 801362e:	e7b9      	b.n	80135a4 <__kernel_rem_pio2+0x4d4>
 8013630:	2000      	movs	r0, #0
 8013632:	2100      	movs	r1, #0
 8013634:	e7f0      	b.n	8013618 <__kernel_rem_pio2+0x548>
 8013636:	ab48      	add	r3, sp, #288	; 0x120
 8013638:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801363c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013640:	f7ec fdd4 	bl	80001ec <__adddf3>
 8013644:	3c01      	subs	r4, #1
 8013646:	2c00      	cmp	r4, #0
 8013648:	daf5      	bge.n	8013636 <__kernel_rem_pio2+0x566>
 801364a:	9b02      	ldr	r3, [sp, #8]
 801364c:	b1e3      	cbz	r3, 8013688 <__kernel_rem_pio2+0x5b8>
 801364e:	4602      	mov	r2, r0
 8013650:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013654:	9c01      	ldr	r4, [sp, #4]
 8013656:	e9c4 2300 	strd	r2, r3, [r4]
 801365a:	4602      	mov	r2, r0
 801365c:	460b      	mov	r3, r1
 801365e:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 8013662:	f7ec fdc1 	bl	80001e8 <__aeabi_dsub>
 8013666:	ad4a      	add	r5, sp, #296	; 0x128
 8013668:	2401      	movs	r4, #1
 801366a:	45a3      	cmp	fp, r4
 801366c:	da0f      	bge.n	801368e <__kernel_rem_pio2+0x5be>
 801366e:	9b02      	ldr	r3, [sp, #8]
 8013670:	b113      	cbz	r3, 8013678 <__kernel_rem_pio2+0x5a8>
 8013672:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013676:	4619      	mov	r1, r3
 8013678:	9b01      	ldr	r3, [sp, #4]
 801367a:	e9c3 0102 	strd	r0, r1, [r3, #8]
 801367e:	e791      	b.n	80135a4 <__kernel_rem_pio2+0x4d4>
 8013680:	465c      	mov	r4, fp
 8013682:	2000      	movs	r0, #0
 8013684:	2100      	movs	r1, #0
 8013686:	e7de      	b.n	8013646 <__kernel_rem_pio2+0x576>
 8013688:	4602      	mov	r2, r0
 801368a:	460b      	mov	r3, r1
 801368c:	e7e2      	b.n	8013654 <__kernel_rem_pio2+0x584>
 801368e:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 8013692:	f7ec fdab 	bl	80001ec <__adddf3>
 8013696:	3401      	adds	r4, #1
 8013698:	e7e7      	b.n	801366a <__kernel_rem_pio2+0x59a>
 801369a:	e9d8 4500 	ldrd	r4, r5, [r8]
 801369e:	e9d8 6702 	ldrd	r6, r7, [r8, #8]
 80136a2:	4620      	mov	r0, r4
 80136a4:	4632      	mov	r2, r6
 80136a6:	463b      	mov	r3, r7
 80136a8:	4629      	mov	r1, r5
 80136aa:	f7ec fd9f 	bl	80001ec <__adddf3>
 80136ae:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80136b2:	4602      	mov	r2, r0
 80136b4:	460b      	mov	r3, r1
 80136b6:	4620      	mov	r0, r4
 80136b8:	4629      	mov	r1, r5
 80136ba:	f7ec fd95 	bl	80001e8 <__aeabi_dsub>
 80136be:	4632      	mov	r2, r6
 80136c0:	463b      	mov	r3, r7
 80136c2:	f7ec fd93 	bl	80001ec <__adddf3>
 80136c6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80136ca:	e9c8 0102 	strd	r0, r1, [r8, #8]
 80136ce:	ed88 7b00 	vstr	d7, [r8]
 80136d2:	f109 39ff 	add.w	r9, r9, #4294967295
 80136d6:	e776      	b.n	80135c6 <__kernel_rem_pio2+0x4f6>
 80136d8:	e9da 8900 	ldrd	r8, r9, [sl]
 80136dc:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 80136e0:	4640      	mov	r0, r8
 80136e2:	4632      	mov	r2, r6
 80136e4:	463b      	mov	r3, r7
 80136e6:	4649      	mov	r1, r9
 80136e8:	f7ec fd80 	bl	80001ec <__adddf3>
 80136ec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80136f0:	4602      	mov	r2, r0
 80136f2:	460b      	mov	r3, r1
 80136f4:	4640      	mov	r0, r8
 80136f6:	4649      	mov	r1, r9
 80136f8:	f7ec fd76 	bl	80001e8 <__aeabi_dsub>
 80136fc:	4632      	mov	r2, r6
 80136fe:	463b      	mov	r3, r7
 8013700:	f7ec fd74 	bl	80001ec <__adddf3>
 8013704:	ed9d 7b04 	vldr	d7, [sp, #16]
 8013708:	e9ca 0102 	strd	r0, r1, [sl, #8]
 801370c:	ed8a 7b00 	vstr	d7, [sl]
 8013710:	3c01      	subs	r4, #1
 8013712:	e75e      	b.n	80135d2 <__kernel_rem_pio2+0x502>
 8013714:	ab48      	add	r3, sp, #288	; 0x120
 8013716:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 801371a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801371e:	f7ec fd65 	bl	80001ec <__adddf3>
 8013722:	f10b 3bff 	add.w	fp, fp, #4294967295
 8013726:	e75a      	b.n	80135de <__kernel_rem_pio2+0x50e>
 8013728:	9b01      	ldr	r3, [sp, #4]
 801372a:	9a01      	ldr	r2, [sp, #4]
 801372c:	601d      	str	r5, [r3, #0]
 801372e:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 8013732:	605c      	str	r4, [r3, #4]
 8013734:	609f      	str	r7, [r3, #8]
 8013736:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 801373a:	60d3      	str	r3, [r2, #12]
 801373c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013740:	6110      	str	r0, [r2, #16]
 8013742:	6153      	str	r3, [r2, #20]
 8013744:	e72e      	b.n	80135a4 <__kernel_rem_pio2+0x4d4>
 8013746:	bf00      	nop
 8013748:	41700000 	.word	0x41700000
 801374c:	3e700000 	.word	0x3e700000

08013750 <__kernel_sin>:
 8013750:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013754:	ed2d 8b04 	vpush	{d8-d9}
 8013758:	eeb0 8a41 	vmov.f32	s16, s2
 801375c:	eef0 8a61 	vmov.f32	s17, s3
 8013760:	ec55 4b10 	vmov	r4, r5, d0
 8013764:	b083      	sub	sp, #12
 8013766:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801376a:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 801376e:	9001      	str	r0, [sp, #4]
 8013770:	da06      	bge.n	8013780 <__kernel_sin+0x30>
 8013772:	ee10 0a10 	vmov	r0, s0
 8013776:	4629      	mov	r1, r5
 8013778:	f7ed f99e 	bl	8000ab8 <__aeabi_d2iz>
 801377c:	2800      	cmp	r0, #0
 801377e:	d051      	beq.n	8013824 <__kernel_sin+0xd4>
 8013780:	4622      	mov	r2, r4
 8013782:	462b      	mov	r3, r5
 8013784:	4620      	mov	r0, r4
 8013786:	4629      	mov	r1, r5
 8013788:	f7ec fee6 	bl	8000558 <__aeabi_dmul>
 801378c:	4682      	mov	sl, r0
 801378e:	468b      	mov	fp, r1
 8013790:	4602      	mov	r2, r0
 8013792:	460b      	mov	r3, r1
 8013794:	4620      	mov	r0, r4
 8013796:	4629      	mov	r1, r5
 8013798:	f7ec fede 	bl	8000558 <__aeabi_dmul>
 801379c:	a341      	add	r3, pc, #260	; (adr r3, 80138a4 <__kernel_sin+0x154>)
 801379e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80137a2:	4680      	mov	r8, r0
 80137a4:	4689      	mov	r9, r1
 80137a6:	4650      	mov	r0, sl
 80137a8:	4659      	mov	r1, fp
 80137aa:	f7ec fed5 	bl	8000558 <__aeabi_dmul>
 80137ae:	a33f      	add	r3, pc, #252	; (adr r3, 80138ac <__kernel_sin+0x15c>)
 80137b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80137b4:	f7ec fd18 	bl	80001e8 <__aeabi_dsub>
 80137b8:	4652      	mov	r2, sl
 80137ba:	465b      	mov	r3, fp
 80137bc:	f7ec fecc 	bl	8000558 <__aeabi_dmul>
 80137c0:	a33c      	add	r3, pc, #240	; (adr r3, 80138b4 <__kernel_sin+0x164>)
 80137c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80137c6:	f7ec fd11 	bl	80001ec <__adddf3>
 80137ca:	4652      	mov	r2, sl
 80137cc:	465b      	mov	r3, fp
 80137ce:	f7ec fec3 	bl	8000558 <__aeabi_dmul>
 80137d2:	a33a      	add	r3, pc, #232	; (adr r3, 80138bc <__kernel_sin+0x16c>)
 80137d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80137d8:	f7ec fd06 	bl	80001e8 <__aeabi_dsub>
 80137dc:	4652      	mov	r2, sl
 80137de:	465b      	mov	r3, fp
 80137e0:	f7ec feba 	bl	8000558 <__aeabi_dmul>
 80137e4:	a337      	add	r3, pc, #220	; (adr r3, 80138c4 <__kernel_sin+0x174>)
 80137e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80137ea:	f7ec fcff 	bl	80001ec <__adddf3>
 80137ee:	9b01      	ldr	r3, [sp, #4]
 80137f0:	4606      	mov	r6, r0
 80137f2:	460f      	mov	r7, r1
 80137f4:	b9eb      	cbnz	r3, 8013832 <__kernel_sin+0xe2>
 80137f6:	4602      	mov	r2, r0
 80137f8:	460b      	mov	r3, r1
 80137fa:	4650      	mov	r0, sl
 80137fc:	4659      	mov	r1, fp
 80137fe:	f7ec feab 	bl	8000558 <__aeabi_dmul>
 8013802:	a325      	add	r3, pc, #148	; (adr r3, 8013898 <__kernel_sin+0x148>)
 8013804:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013808:	f7ec fcee 	bl	80001e8 <__aeabi_dsub>
 801380c:	4642      	mov	r2, r8
 801380e:	464b      	mov	r3, r9
 8013810:	f7ec fea2 	bl	8000558 <__aeabi_dmul>
 8013814:	4602      	mov	r2, r0
 8013816:	460b      	mov	r3, r1
 8013818:	4620      	mov	r0, r4
 801381a:	4629      	mov	r1, r5
 801381c:	f7ec fce6 	bl	80001ec <__adddf3>
 8013820:	4604      	mov	r4, r0
 8013822:	460d      	mov	r5, r1
 8013824:	ec45 4b10 	vmov	d0, r4, r5
 8013828:	b003      	add	sp, #12
 801382a:	ecbd 8b04 	vpop	{d8-d9}
 801382e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013832:	4b1b      	ldr	r3, [pc, #108]	; (80138a0 <__kernel_sin+0x150>)
 8013834:	ec51 0b18 	vmov	r0, r1, d8
 8013838:	2200      	movs	r2, #0
 801383a:	f7ec fe8d 	bl	8000558 <__aeabi_dmul>
 801383e:	4632      	mov	r2, r6
 8013840:	ec41 0b19 	vmov	d9, r0, r1
 8013844:	463b      	mov	r3, r7
 8013846:	4640      	mov	r0, r8
 8013848:	4649      	mov	r1, r9
 801384a:	f7ec fe85 	bl	8000558 <__aeabi_dmul>
 801384e:	4602      	mov	r2, r0
 8013850:	460b      	mov	r3, r1
 8013852:	ec51 0b19 	vmov	r0, r1, d9
 8013856:	f7ec fcc7 	bl	80001e8 <__aeabi_dsub>
 801385a:	4652      	mov	r2, sl
 801385c:	465b      	mov	r3, fp
 801385e:	f7ec fe7b 	bl	8000558 <__aeabi_dmul>
 8013862:	ec53 2b18 	vmov	r2, r3, d8
 8013866:	f7ec fcbf 	bl	80001e8 <__aeabi_dsub>
 801386a:	a30b      	add	r3, pc, #44	; (adr r3, 8013898 <__kernel_sin+0x148>)
 801386c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013870:	4606      	mov	r6, r0
 8013872:	460f      	mov	r7, r1
 8013874:	4640      	mov	r0, r8
 8013876:	4649      	mov	r1, r9
 8013878:	f7ec fe6e 	bl	8000558 <__aeabi_dmul>
 801387c:	4602      	mov	r2, r0
 801387e:	460b      	mov	r3, r1
 8013880:	4630      	mov	r0, r6
 8013882:	4639      	mov	r1, r7
 8013884:	f7ec fcb2 	bl	80001ec <__adddf3>
 8013888:	4602      	mov	r2, r0
 801388a:	460b      	mov	r3, r1
 801388c:	4620      	mov	r0, r4
 801388e:	4629      	mov	r1, r5
 8013890:	f7ec fcaa 	bl	80001e8 <__aeabi_dsub>
 8013894:	e7c4      	b.n	8013820 <__kernel_sin+0xd0>
 8013896:	bf00      	nop
 8013898:	55555549 	.word	0x55555549
 801389c:	3fc55555 	.word	0x3fc55555
 80138a0:	3fe00000 	.word	0x3fe00000
 80138a4:	5acfd57c 	.word	0x5acfd57c
 80138a8:	3de5d93a 	.word	0x3de5d93a
 80138ac:	8a2b9ceb 	.word	0x8a2b9ceb
 80138b0:	3e5ae5e6 	.word	0x3e5ae5e6
 80138b4:	57b1fe7d 	.word	0x57b1fe7d
 80138b8:	3ec71de3 	.word	0x3ec71de3
 80138bc:	19c161d5 	.word	0x19c161d5
 80138c0:	3f2a01a0 	.word	0x3f2a01a0
 80138c4:	1110f8a6 	.word	0x1110f8a6
 80138c8:	3f811111 	.word	0x3f811111
 80138cc:	00000000 	.word	0x00000000

080138d0 <atan>:
 80138d0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80138d4:	ec55 4b10 	vmov	r4, r5, d0
 80138d8:	4bc3      	ldr	r3, [pc, #780]	; (8013be8 <atan+0x318>)
 80138da:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80138de:	429e      	cmp	r6, r3
 80138e0:	46ab      	mov	fp, r5
 80138e2:	dd18      	ble.n	8013916 <atan+0x46>
 80138e4:	4bc1      	ldr	r3, [pc, #772]	; (8013bec <atan+0x31c>)
 80138e6:	429e      	cmp	r6, r3
 80138e8:	dc01      	bgt.n	80138ee <atan+0x1e>
 80138ea:	d109      	bne.n	8013900 <atan+0x30>
 80138ec:	b144      	cbz	r4, 8013900 <atan+0x30>
 80138ee:	4622      	mov	r2, r4
 80138f0:	462b      	mov	r3, r5
 80138f2:	4620      	mov	r0, r4
 80138f4:	4629      	mov	r1, r5
 80138f6:	f7ec fc79 	bl	80001ec <__adddf3>
 80138fa:	4604      	mov	r4, r0
 80138fc:	460d      	mov	r5, r1
 80138fe:	e006      	b.n	801390e <atan+0x3e>
 8013900:	f1bb 0f00 	cmp.w	fp, #0
 8013904:	f300 8131 	bgt.w	8013b6a <atan+0x29a>
 8013908:	a59b      	add	r5, pc, #620	; (adr r5, 8013b78 <atan+0x2a8>)
 801390a:	e9d5 4500 	ldrd	r4, r5, [r5]
 801390e:	ec45 4b10 	vmov	d0, r4, r5
 8013912:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013916:	4bb6      	ldr	r3, [pc, #728]	; (8013bf0 <atan+0x320>)
 8013918:	429e      	cmp	r6, r3
 801391a:	dc14      	bgt.n	8013946 <atan+0x76>
 801391c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8013920:	429e      	cmp	r6, r3
 8013922:	dc0d      	bgt.n	8013940 <atan+0x70>
 8013924:	a396      	add	r3, pc, #600	; (adr r3, 8013b80 <atan+0x2b0>)
 8013926:	e9d3 2300 	ldrd	r2, r3, [r3]
 801392a:	ee10 0a10 	vmov	r0, s0
 801392e:	4629      	mov	r1, r5
 8013930:	f7ec fc5c 	bl	80001ec <__adddf3>
 8013934:	4baf      	ldr	r3, [pc, #700]	; (8013bf4 <atan+0x324>)
 8013936:	2200      	movs	r2, #0
 8013938:	f7ed f89e 	bl	8000a78 <__aeabi_dcmpgt>
 801393c:	2800      	cmp	r0, #0
 801393e:	d1e6      	bne.n	801390e <atan+0x3e>
 8013940:	f04f 3aff 	mov.w	sl, #4294967295
 8013944:	e02b      	b.n	801399e <atan+0xce>
 8013946:	f000 f963 	bl	8013c10 <fabs>
 801394a:	4bab      	ldr	r3, [pc, #684]	; (8013bf8 <atan+0x328>)
 801394c:	429e      	cmp	r6, r3
 801394e:	ec55 4b10 	vmov	r4, r5, d0
 8013952:	f300 80bf 	bgt.w	8013ad4 <atan+0x204>
 8013956:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 801395a:	429e      	cmp	r6, r3
 801395c:	f300 80a0 	bgt.w	8013aa0 <atan+0x1d0>
 8013960:	ee10 2a10 	vmov	r2, s0
 8013964:	ee10 0a10 	vmov	r0, s0
 8013968:	462b      	mov	r3, r5
 801396a:	4629      	mov	r1, r5
 801396c:	f7ec fc3e 	bl	80001ec <__adddf3>
 8013970:	4ba0      	ldr	r3, [pc, #640]	; (8013bf4 <atan+0x324>)
 8013972:	2200      	movs	r2, #0
 8013974:	f7ec fc38 	bl	80001e8 <__aeabi_dsub>
 8013978:	2200      	movs	r2, #0
 801397a:	4606      	mov	r6, r0
 801397c:	460f      	mov	r7, r1
 801397e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8013982:	4620      	mov	r0, r4
 8013984:	4629      	mov	r1, r5
 8013986:	f7ec fc31 	bl	80001ec <__adddf3>
 801398a:	4602      	mov	r2, r0
 801398c:	460b      	mov	r3, r1
 801398e:	4630      	mov	r0, r6
 8013990:	4639      	mov	r1, r7
 8013992:	f7ec ff0b 	bl	80007ac <__aeabi_ddiv>
 8013996:	f04f 0a00 	mov.w	sl, #0
 801399a:	4604      	mov	r4, r0
 801399c:	460d      	mov	r5, r1
 801399e:	4622      	mov	r2, r4
 80139a0:	462b      	mov	r3, r5
 80139a2:	4620      	mov	r0, r4
 80139a4:	4629      	mov	r1, r5
 80139a6:	f7ec fdd7 	bl	8000558 <__aeabi_dmul>
 80139aa:	4602      	mov	r2, r0
 80139ac:	460b      	mov	r3, r1
 80139ae:	4680      	mov	r8, r0
 80139b0:	4689      	mov	r9, r1
 80139b2:	f7ec fdd1 	bl	8000558 <__aeabi_dmul>
 80139b6:	a374      	add	r3, pc, #464	; (adr r3, 8013b88 <atan+0x2b8>)
 80139b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80139bc:	4606      	mov	r6, r0
 80139be:	460f      	mov	r7, r1
 80139c0:	f7ec fdca 	bl	8000558 <__aeabi_dmul>
 80139c4:	a372      	add	r3, pc, #456	; (adr r3, 8013b90 <atan+0x2c0>)
 80139c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80139ca:	f7ec fc0f 	bl	80001ec <__adddf3>
 80139ce:	4632      	mov	r2, r6
 80139d0:	463b      	mov	r3, r7
 80139d2:	f7ec fdc1 	bl	8000558 <__aeabi_dmul>
 80139d6:	a370      	add	r3, pc, #448	; (adr r3, 8013b98 <atan+0x2c8>)
 80139d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80139dc:	f7ec fc06 	bl	80001ec <__adddf3>
 80139e0:	4632      	mov	r2, r6
 80139e2:	463b      	mov	r3, r7
 80139e4:	f7ec fdb8 	bl	8000558 <__aeabi_dmul>
 80139e8:	a36d      	add	r3, pc, #436	; (adr r3, 8013ba0 <atan+0x2d0>)
 80139ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80139ee:	f7ec fbfd 	bl	80001ec <__adddf3>
 80139f2:	4632      	mov	r2, r6
 80139f4:	463b      	mov	r3, r7
 80139f6:	f7ec fdaf 	bl	8000558 <__aeabi_dmul>
 80139fa:	a36b      	add	r3, pc, #428	; (adr r3, 8013ba8 <atan+0x2d8>)
 80139fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a00:	f7ec fbf4 	bl	80001ec <__adddf3>
 8013a04:	4632      	mov	r2, r6
 8013a06:	463b      	mov	r3, r7
 8013a08:	f7ec fda6 	bl	8000558 <__aeabi_dmul>
 8013a0c:	a368      	add	r3, pc, #416	; (adr r3, 8013bb0 <atan+0x2e0>)
 8013a0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a12:	f7ec fbeb 	bl	80001ec <__adddf3>
 8013a16:	4642      	mov	r2, r8
 8013a18:	464b      	mov	r3, r9
 8013a1a:	f7ec fd9d 	bl	8000558 <__aeabi_dmul>
 8013a1e:	a366      	add	r3, pc, #408	; (adr r3, 8013bb8 <atan+0x2e8>)
 8013a20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a24:	4680      	mov	r8, r0
 8013a26:	4689      	mov	r9, r1
 8013a28:	4630      	mov	r0, r6
 8013a2a:	4639      	mov	r1, r7
 8013a2c:	f7ec fd94 	bl	8000558 <__aeabi_dmul>
 8013a30:	a363      	add	r3, pc, #396	; (adr r3, 8013bc0 <atan+0x2f0>)
 8013a32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a36:	f7ec fbd7 	bl	80001e8 <__aeabi_dsub>
 8013a3a:	4632      	mov	r2, r6
 8013a3c:	463b      	mov	r3, r7
 8013a3e:	f7ec fd8b 	bl	8000558 <__aeabi_dmul>
 8013a42:	a361      	add	r3, pc, #388	; (adr r3, 8013bc8 <atan+0x2f8>)
 8013a44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a48:	f7ec fbce 	bl	80001e8 <__aeabi_dsub>
 8013a4c:	4632      	mov	r2, r6
 8013a4e:	463b      	mov	r3, r7
 8013a50:	f7ec fd82 	bl	8000558 <__aeabi_dmul>
 8013a54:	a35e      	add	r3, pc, #376	; (adr r3, 8013bd0 <atan+0x300>)
 8013a56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a5a:	f7ec fbc5 	bl	80001e8 <__aeabi_dsub>
 8013a5e:	4632      	mov	r2, r6
 8013a60:	463b      	mov	r3, r7
 8013a62:	f7ec fd79 	bl	8000558 <__aeabi_dmul>
 8013a66:	a35c      	add	r3, pc, #368	; (adr r3, 8013bd8 <atan+0x308>)
 8013a68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a6c:	f7ec fbbc 	bl	80001e8 <__aeabi_dsub>
 8013a70:	4632      	mov	r2, r6
 8013a72:	463b      	mov	r3, r7
 8013a74:	f7ec fd70 	bl	8000558 <__aeabi_dmul>
 8013a78:	4602      	mov	r2, r0
 8013a7a:	460b      	mov	r3, r1
 8013a7c:	4640      	mov	r0, r8
 8013a7e:	4649      	mov	r1, r9
 8013a80:	f7ec fbb4 	bl	80001ec <__adddf3>
 8013a84:	4622      	mov	r2, r4
 8013a86:	462b      	mov	r3, r5
 8013a88:	f7ec fd66 	bl	8000558 <__aeabi_dmul>
 8013a8c:	f1ba 3fff 	cmp.w	sl, #4294967295
 8013a90:	4602      	mov	r2, r0
 8013a92:	460b      	mov	r3, r1
 8013a94:	d14b      	bne.n	8013b2e <atan+0x25e>
 8013a96:	4620      	mov	r0, r4
 8013a98:	4629      	mov	r1, r5
 8013a9a:	f7ec fba5 	bl	80001e8 <__aeabi_dsub>
 8013a9e:	e72c      	b.n	80138fa <atan+0x2a>
 8013aa0:	ee10 0a10 	vmov	r0, s0
 8013aa4:	4b53      	ldr	r3, [pc, #332]	; (8013bf4 <atan+0x324>)
 8013aa6:	2200      	movs	r2, #0
 8013aa8:	4629      	mov	r1, r5
 8013aaa:	f7ec fb9d 	bl	80001e8 <__aeabi_dsub>
 8013aae:	4b51      	ldr	r3, [pc, #324]	; (8013bf4 <atan+0x324>)
 8013ab0:	4606      	mov	r6, r0
 8013ab2:	460f      	mov	r7, r1
 8013ab4:	2200      	movs	r2, #0
 8013ab6:	4620      	mov	r0, r4
 8013ab8:	4629      	mov	r1, r5
 8013aba:	f7ec fb97 	bl	80001ec <__adddf3>
 8013abe:	4602      	mov	r2, r0
 8013ac0:	460b      	mov	r3, r1
 8013ac2:	4630      	mov	r0, r6
 8013ac4:	4639      	mov	r1, r7
 8013ac6:	f7ec fe71 	bl	80007ac <__aeabi_ddiv>
 8013aca:	f04f 0a01 	mov.w	sl, #1
 8013ace:	4604      	mov	r4, r0
 8013ad0:	460d      	mov	r5, r1
 8013ad2:	e764      	b.n	801399e <atan+0xce>
 8013ad4:	4b49      	ldr	r3, [pc, #292]	; (8013bfc <atan+0x32c>)
 8013ad6:	429e      	cmp	r6, r3
 8013ad8:	da1d      	bge.n	8013b16 <atan+0x246>
 8013ada:	ee10 0a10 	vmov	r0, s0
 8013ade:	4b48      	ldr	r3, [pc, #288]	; (8013c00 <atan+0x330>)
 8013ae0:	2200      	movs	r2, #0
 8013ae2:	4629      	mov	r1, r5
 8013ae4:	f7ec fb80 	bl	80001e8 <__aeabi_dsub>
 8013ae8:	4b45      	ldr	r3, [pc, #276]	; (8013c00 <atan+0x330>)
 8013aea:	4606      	mov	r6, r0
 8013aec:	460f      	mov	r7, r1
 8013aee:	2200      	movs	r2, #0
 8013af0:	4620      	mov	r0, r4
 8013af2:	4629      	mov	r1, r5
 8013af4:	f7ec fd30 	bl	8000558 <__aeabi_dmul>
 8013af8:	4b3e      	ldr	r3, [pc, #248]	; (8013bf4 <atan+0x324>)
 8013afa:	2200      	movs	r2, #0
 8013afc:	f7ec fb76 	bl	80001ec <__adddf3>
 8013b00:	4602      	mov	r2, r0
 8013b02:	460b      	mov	r3, r1
 8013b04:	4630      	mov	r0, r6
 8013b06:	4639      	mov	r1, r7
 8013b08:	f7ec fe50 	bl	80007ac <__aeabi_ddiv>
 8013b0c:	f04f 0a02 	mov.w	sl, #2
 8013b10:	4604      	mov	r4, r0
 8013b12:	460d      	mov	r5, r1
 8013b14:	e743      	b.n	801399e <atan+0xce>
 8013b16:	462b      	mov	r3, r5
 8013b18:	ee10 2a10 	vmov	r2, s0
 8013b1c:	4939      	ldr	r1, [pc, #228]	; (8013c04 <atan+0x334>)
 8013b1e:	2000      	movs	r0, #0
 8013b20:	f7ec fe44 	bl	80007ac <__aeabi_ddiv>
 8013b24:	f04f 0a03 	mov.w	sl, #3
 8013b28:	4604      	mov	r4, r0
 8013b2a:	460d      	mov	r5, r1
 8013b2c:	e737      	b.n	801399e <atan+0xce>
 8013b2e:	4b36      	ldr	r3, [pc, #216]	; (8013c08 <atan+0x338>)
 8013b30:	4e36      	ldr	r6, [pc, #216]	; (8013c0c <atan+0x33c>)
 8013b32:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8013b36:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 8013b3a:	e9da 2300 	ldrd	r2, r3, [sl]
 8013b3e:	f7ec fb53 	bl	80001e8 <__aeabi_dsub>
 8013b42:	4622      	mov	r2, r4
 8013b44:	462b      	mov	r3, r5
 8013b46:	f7ec fb4f 	bl	80001e8 <__aeabi_dsub>
 8013b4a:	4602      	mov	r2, r0
 8013b4c:	460b      	mov	r3, r1
 8013b4e:	e9d6 0100 	ldrd	r0, r1, [r6]
 8013b52:	f7ec fb49 	bl	80001e8 <__aeabi_dsub>
 8013b56:	f1bb 0f00 	cmp.w	fp, #0
 8013b5a:	4604      	mov	r4, r0
 8013b5c:	460d      	mov	r5, r1
 8013b5e:	f6bf aed6 	bge.w	801390e <atan+0x3e>
 8013b62:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013b66:	461d      	mov	r5, r3
 8013b68:	e6d1      	b.n	801390e <atan+0x3e>
 8013b6a:	a51d      	add	r5, pc, #116	; (adr r5, 8013be0 <atan+0x310>)
 8013b6c:	e9d5 4500 	ldrd	r4, r5, [r5]
 8013b70:	e6cd      	b.n	801390e <atan+0x3e>
 8013b72:	bf00      	nop
 8013b74:	f3af 8000 	nop.w
 8013b78:	54442d18 	.word	0x54442d18
 8013b7c:	bff921fb 	.word	0xbff921fb
 8013b80:	8800759c 	.word	0x8800759c
 8013b84:	7e37e43c 	.word	0x7e37e43c
 8013b88:	e322da11 	.word	0xe322da11
 8013b8c:	3f90ad3a 	.word	0x3f90ad3a
 8013b90:	24760deb 	.word	0x24760deb
 8013b94:	3fa97b4b 	.word	0x3fa97b4b
 8013b98:	a0d03d51 	.word	0xa0d03d51
 8013b9c:	3fb10d66 	.word	0x3fb10d66
 8013ba0:	c54c206e 	.word	0xc54c206e
 8013ba4:	3fb745cd 	.word	0x3fb745cd
 8013ba8:	920083ff 	.word	0x920083ff
 8013bac:	3fc24924 	.word	0x3fc24924
 8013bb0:	5555550d 	.word	0x5555550d
 8013bb4:	3fd55555 	.word	0x3fd55555
 8013bb8:	2c6a6c2f 	.word	0x2c6a6c2f
 8013bbc:	bfa2b444 	.word	0xbfa2b444
 8013bc0:	52defd9a 	.word	0x52defd9a
 8013bc4:	3fadde2d 	.word	0x3fadde2d
 8013bc8:	af749a6d 	.word	0xaf749a6d
 8013bcc:	3fb3b0f2 	.word	0x3fb3b0f2
 8013bd0:	fe231671 	.word	0xfe231671
 8013bd4:	3fbc71c6 	.word	0x3fbc71c6
 8013bd8:	9998ebc4 	.word	0x9998ebc4
 8013bdc:	3fc99999 	.word	0x3fc99999
 8013be0:	54442d18 	.word	0x54442d18
 8013be4:	3ff921fb 	.word	0x3ff921fb
 8013be8:	440fffff 	.word	0x440fffff
 8013bec:	7ff00000 	.word	0x7ff00000
 8013bf0:	3fdbffff 	.word	0x3fdbffff
 8013bf4:	3ff00000 	.word	0x3ff00000
 8013bf8:	3ff2ffff 	.word	0x3ff2ffff
 8013bfc:	40038000 	.word	0x40038000
 8013c00:	3ff80000 	.word	0x3ff80000
 8013c04:	bff00000 	.word	0xbff00000
 8013c08:	080141f0 	.word	0x080141f0
 8013c0c:	080141d0 	.word	0x080141d0

08013c10 <fabs>:
 8013c10:	ec51 0b10 	vmov	r0, r1, d0
 8013c14:	ee10 2a10 	vmov	r2, s0
 8013c18:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8013c1c:	ec43 2b10 	vmov	d0, r2, r3
 8013c20:	4770      	bx	lr
 8013c22:	0000      	movs	r0, r0
 8013c24:	0000      	movs	r0, r0
	...

08013c28 <floor>:
 8013c28:	ec51 0b10 	vmov	r0, r1, d0
 8013c2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013c30:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8013c34:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8013c38:	2e13      	cmp	r6, #19
 8013c3a:	ee10 5a10 	vmov	r5, s0
 8013c3e:	ee10 8a10 	vmov	r8, s0
 8013c42:	460c      	mov	r4, r1
 8013c44:	dc32      	bgt.n	8013cac <floor+0x84>
 8013c46:	2e00      	cmp	r6, #0
 8013c48:	da14      	bge.n	8013c74 <floor+0x4c>
 8013c4a:	a333      	add	r3, pc, #204	; (adr r3, 8013d18 <floor+0xf0>)
 8013c4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013c50:	f7ec facc 	bl	80001ec <__adddf3>
 8013c54:	2200      	movs	r2, #0
 8013c56:	2300      	movs	r3, #0
 8013c58:	f7ec ff0e 	bl	8000a78 <__aeabi_dcmpgt>
 8013c5c:	b138      	cbz	r0, 8013c6e <floor+0x46>
 8013c5e:	2c00      	cmp	r4, #0
 8013c60:	da57      	bge.n	8013d12 <floor+0xea>
 8013c62:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8013c66:	431d      	orrs	r5, r3
 8013c68:	d001      	beq.n	8013c6e <floor+0x46>
 8013c6a:	4c2d      	ldr	r4, [pc, #180]	; (8013d20 <floor+0xf8>)
 8013c6c:	2500      	movs	r5, #0
 8013c6e:	4621      	mov	r1, r4
 8013c70:	4628      	mov	r0, r5
 8013c72:	e025      	b.n	8013cc0 <floor+0x98>
 8013c74:	4f2b      	ldr	r7, [pc, #172]	; (8013d24 <floor+0xfc>)
 8013c76:	4137      	asrs	r7, r6
 8013c78:	ea01 0307 	and.w	r3, r1, r7
 8013c7c:	4303      	orrs	r3, r0
 8013c7e:	d01f      	beq.n	8013cc0 <floor+0x98>
 8013c80:	a325      	add	r3, pc, #148	; (adr r3, 8013d18 <floor+0xf0>)
 8013c82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013c86:	f7ec fab1 	bl	80001ec <__adddf3>
 8013c8a:	2200      	movs	r2, #0
 8013c8c:	2300      	movs	r3, #0
 8013c8e:	f7ec fef3 	bl	8000a78 <__aeabi_dcmpgt>
 8013c92:	2800      	cmp	r0, #0
 8013c94:	d0eb      	beq.n	8013c6e <floor+0x46>
 8013c96:	2c00      	cmp	r4, #0
 8013c98:	bfbe      	ittt	lt
 8013c9a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8013c9e:	fa43 f606 	asrlt.w	r6, r3, r6
 8013ca2:	19a4      	addlt	r4, r4, r6
 8013ca4:	ea24 0407 	bic.w	r4, r4, r7
 8013ca8:	2500      	movs	r5, #0
 8013caa:	e7e0      	b.n	8013c6e <floor+0x46>
 8013cac:	2e33      	cmp	r6, #51	; 0x33
 8013cae:	dd0b      	ble.n	8013cc8 <floor+0xa0>
 8013cb0:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8013cb4:	d104      	bne.n	8013cc0 <floor+0x98>
 8013cb6:	ee10 2a10 	vmov	r2, s0
 8013cba:	460b      	mov	r3, r1
 8013cbc:	f7ec fa96 	bl	80001ec <__adddf3>
 8013cc0:	ec41 0b10 	vmov	d0, r0, r1
 8013cc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013cc8:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8013ccc:	f04f 33ff 	mov.w	r3, #4294967295
 8013cd0:	fa23 f707 	lsr.w	r7, r3, r7
 8013cd4:	4207      	tst	r7, r0
 8013cd6:	d0f3      	beq.n	8013cc0 <floor+0x98>
 8013cd8:	a30f      	add	r3, pc, #60	; (adr r3, 8013d18 <floor+0xf0>)
 8013cda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013cde:	f7ec fa85 	bl	80001ec <__adddf3>
 8013ce2:	2200      	movs	r2, #0
 8013ce4:	2300      	movs	r3, #0
 8013ce6:	f7ec fec7 	bl	8000a78 <__aeabi_dcmpgt>
 8013cea:	2800      	cmp	r0, #0
 8013cec:	d0bf      	beq.n	8013c6e <floor+0x46>
 8013cee:	2c00      	cmp	r4, #0
 8013cf0:	da02      	bge.n	8013cf8 <floor+0xd0>
 8013cf2:	2e14      	cmp	r6, #20
 8013cf4:	d103      	bne.n	8013cfe <floor+0xd6>
 8013cf6:	3401      	adds	r4, #1
 8013cf8:	ea25 0507 	bic.w	r5, r5, r7
 8013cfc:	e7b7      	b.n	8013c6e <floor+0x46>
 8013cfe:	2301      	movs	r3, #1
 8013d00:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8013d04:	fa03 f606 	lsl.w	r6, r3, r6
 8013d08:	4435      	add	r5, r6
 8013d0a:	4545      	cmp	r5, r8
 8013d0c:	bf38      	it	cc
 8013d0e:	18e4      	addcc	r4, r4, r3
 8013d10:	e7f2      	b.n	8013cf8 <floor+0xd0>
 8013d12:	2500      	movs	r5, #0
 8013d14:	462c      	mov	r4, r5
 8013d16:	e7aa      	b.n	8013c6e <floor+0x46>
 8013d18:	8800759c 	.word	0x8800759c
 8013d1c:	7e37e43c 	.word	0x7e37e43c
 8013d20:	bff00000 	.word	0xbff00000
 8013d24:	000fffff 	.word	0x000fffff

08013d28 <nan>:
 8013d28:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8013d30 <nan+0x8>
 8013d2c:	4770      	bx	lr
 8013d2e:	bf00      	nop
 8013d30:	00000000 	.word	0x00000000
 8013d34:	7ff80000 	.word	0x7ff80000

08013d38 <scalbn>:
 8013d38:	b570      	push	{r4, r5, r6, lr}
 8013d3a:	ec55 4b10 	vmov	r4, r5, d0
 8013d3e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8013d42:	4606      	mov	r6, r0
 8013d44:	462b      	mov	r3, r5
 8013d46:	b99a      	cbnz	r2, 8013d70 <scalbn+0x38>
 8013d48:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8013d4c:	4323      	orrs	r3, r4
 8013d4e:	d036      	beq.n	8013dbe <scalbn+0x86>
 8013d50:	4b39      	ldr	r3, [pc, #228]	; (8013e38 <scalbn+0x100>)
 8013d52:	4629      	mov	r1, r5
 8013d54:	ee10 0a10 	vmov	r0, s0
 8013d58:	2200      	movs	r2, #0
 8013d5a:	f7ec fbfd 	bl	8000558 <__aeabi_dmul>
 8013d5e:	4b37      	ldr	r3, [pc, #220]	; (8013e3c <scalbn+0x104>)
 8013d60:	429e      	cmp	r6, r3
 8013d62:	4604      	mov	r4, r0
 8013d64:	460d      	mov	r5, r1
 8013d66:	da10      	bge.n	8013d8a <scalbn+0x52>
 8013d68:	a32b      	add	r3, pc, #172	; (adr r3, 8013e18 <scalbn+0xe0>)
 8013d6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013d6e:	e03a      	b.n	8013de6 <scalbn+0xae>
 8013d70:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8013d74:	428a      	cmp	r2, r1
 8013d76:	d10c      	bne.n	8013d92 <scalbn+0x5a>
 8013d78:	ee10 2a10 	vmov	r2, s0
 8013d7c:	4620      	mov	r0, r4
 8013d7e:	4629      	mov	r1, r5
 8013d80:	f7ec fa34 	bl	80001ec <__adddf3>
 8013d84:	4604      	mov	r4, r0
 8013d86:	460d      	mov	r5, r1
 8013d88:	e019      	b.n	8013dbe <scalbn+0x86>
 8013d8a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8013d8e:	460b      	mov	r3, r1
 8013d90:	3a36      	subs	r2, #54	; 0x36
 8013d92:	4432      	add	r2, r6
 8013d94:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8013d98:	428a      	cmp	r2, r1
 8013d9a:	dd08      	ble.n	8013dae <scalbn+0x76>
 8013d9c:	2d00      	cmp	r5, #0
 8013d9e:	a120      	add	r1, pc, #128	; (adr r1, 8013e20 <scalbn+0xe8>)
 8013da0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013da4:	da1c      	bge.n	8013de0 <scalbn+0xa8>
 8013da6:	a120      	add	r1, pc, #128	; (adr r1, 8013e28 <scalbn+0xf0>)
 8013da8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013dac:	e018      	b.n	8013de0 <scalbn+0xa8>
 8013dae:	2a00      	cmp	r2, #0
 8013db0:	dd08      	ble.n	8013dc4 <scalbn+0x8c>
 8013db2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8013db6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8013dba:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8013dbe:	ec45 4b10 	vmov	d0, r4, r5
 8013dc2:	bd70      	pop	{r4, r5, r6, pc}
 8013dc4:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8013dc8:	da19      	bge.n	8013dfe <scalbn+0xc6>
 8013dca:	f24c 3350 	movw	r3, #50000	; 0xc350
 8013dce:	429e      	cmp	r6, r3
 8013dd0:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8013dd4:	dd0a      	ble.n	8013dec <scalbn+0xb4>
 8013dd6:	a112      	add	r1, pc, #72	; (adr r1, 8013e20 <scalbn+0xe8>)
 8013dd8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013ddc:	2b00      	cmp	r3, #0
 8013dde:	d1e2      	bne.n	8013da6 <scalbn+0x6e>
 8013de0:	a30f      	add	r3, pc, #60	; (adr r3, 8013e20 <scalbn+0xe8>)
 8013de2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013de6:	f7ec fbb7 	bl	8000558 <__aeabi_dmul>
 8013dea:	e7cb      	b.n	8013d84 <scalbn+0x4c>
 8013dec:	a10a      	add	r1, pc, #40	; (adr r1, 8013e18 <scalbn+0xe0>)
 8013dee:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013df2:	2b00      	cmp	r3, #0
 8013df4:	d0b8      	beq.n	8013d68 <scalbn+0x30>
 8013df6:	a10e      	add	r1, pc, #56	; (adr r1, 8013e30 <scalbn+0xf8>)
 8013df8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013dfc:	e7b4      	b.n	8013d68 <scalbn+0x30>
 8013dfe:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8013e02:	3236      	adds	r2, #54	; 0x36
 8013e04:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8013e08:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8013e0c:	4620      	mov	r0, r4
 8013e0e:	4b0c      	ldr	r3, [pc, #48]	; (8013e40 <scalbn+0x108>)
 8013e10:	2200      	movs	r2, #0
 8013e12:	e7e8      	b.n	8013de6 <scalbn+0xae>
 8013e14:	f3af 8000 	nop.w
 8013e18:	c2f8f359 	.word	0xc2f8f359
 8013e1c:	01a56e1f 	.word	0x01a56e1f
 8013e20:	8800759c 	.word	0x8800759c
 8013e24:	7e37e43c 	.word	0x7e37e43c
 8013e28:	8800759c 	.word	0x8800759c
 8013e2c:	fe37e43c 	.word	0xfe37e43c
 8013e30:	c2f8f359 	.word	0xc2f8f359
 8013e34:	81a56e1f 	.word	0x81a56e1f
 8013e38:	43500000 	.word	0x43500000
 8013e3c:	ffff3cb0 	.word	0xffff3cb0
 8013e40:	3c900000 	.word	0x3c900000

08013e44 <_init>:
 8013e44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013e46:	bf00      	nop
 8013e48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013e4a:	bc08      	pop	{r3}
 8013e4c:	469e      	mov	lr, r3
 8013e4e:	4770      	bx	lr

08013e50 <_fini>:
 8013e50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013e52:	bf00      	nop
 8013e54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013e56:	bc08      	pop	{r3}
 8013e58:	469e      	mov	lr, r3
 8013e5a:	4770      	bx	lr
