<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p74" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_74{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_74{left:103px;bottom:68px;letter-spacing:0.1px;}
#t3_74{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_74{left:69px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t5_74{left:69px;bottom:1066px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t6_74{left:69px;bottom:1045px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t7_74{left:69px;bottom:986px;letter-spacing:0.12px;}
#t8_74{left:151px;bottom:986px;letter-spacing:0.15px;word-spacing:0.01px;}
#t9_74{left:69px;bottom:965px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#ta_74{left:69px;bottom:949px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tb_74{left:69px;bottom:932px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tc_74{left:69px;bottom:915px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#td_74{left:69px;bottom:793px;letter-spacing:-0.11px;}
#te_74{left:69px;bottom:185px;letter-spacing:0.15px;}
#tf_74{left:150px;bottom:185px;letter-spacing:0.21px;word-spacing:-0.04px;}
#tg_74{left:69px;bottom:163px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#th_74{left:69px;bottom:147px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ti_74{left:69px;bottom:130px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_74{left:69px;bottom:113px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tk_74{left:313px;bottom:878px;letter-spacing:0.11px;word-spacing:0.03px;}
#tl_74{left:399px;bottom:878px;letter-spacing:0.12px;word-spacing:0.03px;}
#tm_74{left:103px;bottom:855px;letter-spacing:-0.13px;word-spacing:0.06px;}
#tn_74{left:508px;bottom:855px;letter-spacing:-0.12px;}
#to_74{left:76px;bottom:831px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tp_74{left:238px;bottom:831px;letter-spacing:-0.13px;}
#tq_74{left:296px;bottom:753px;letter-spacing:0.1px;word-spacing:0.03px;}
#tr_74{left:381px;bottom:753px;letter-spacing:0.12px;}
#ts_74{left:111px;bottom:690px;letter-spacing:-0.12px;}
#tt_74{left:240.4px;bottom:687.6px;letter-spacing:-0.14px;}
#tu_74{left:279.7px;bottom:661.5px;letter-spacing:-0.14px;}
#tv_74{left:312.9px;bottom:657.3px;letter-spacing:-0.12px;word-spacing:-0.77px;}
#tw_74{left:329.8px;bottom:660.4px;letter-spacing:-0.13px;}
#tx_74{left:357.8px;bottom:682.4px;letter-spacing:-0.1px;}
#ty_74{left:548px;bottom:690px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tz_74{left:78px;bottom:626px;letter-spacing:-0.12px;}
#t10_74{left:217px;bottom:626px;}
#t11_74{left:254px;bottom:626px;}
#t12_74{left:296px;bottom:626px;}
#t13_74{left:335px;bottom:626px;}
#t14_74{left:371px;bottom:626px;letter-spacing:-0.11px;}
#t15_74{left:217px;bottom:602px;}
#t16_74{left:254px;bottom:602px;}
#t17_74{left:371px;bottom:602px;letter-spacing:-0.1px;}
#t18_74{left:217px;bottom:577px;}
#t19_74{left:254px;bottom:577px;}
#t1a_74{left:296px;bottom:577px;}
#t1b_74{left:335px;bottom:577px;}
#t1c_74{left:371px;bottom:577px;letter-spacing:-0.1px;}
#t1d_74{left:217px;bottom:553px;}
#t1e_74{left:254px;bottom:553px;}
#t1f_74{left:296px;bottom:553px;}
#t1g_74{left:335px;bottom:553px;}
#t1h_74{left:371px;bottom:553px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1i_74{left:296px;bottom:529px;}
#t1j_74{left:335px;bottom:529px;}
#t1k_74{left:371px;bottom:529px;letter-spacing:-0.11px;}
#t1l_74{left:78px;bottom:504px;letter-spacing:-0.12px;}
#t1m_74{left:217px;bottom:504px;}
#t1n_74{left:254px;bottom:504px;}
#t1o_74{left:296px;bottom:504px;}
#t1p_74{left:371px;bottom:504px;letter-spacing:-0.11px;}
#t1q_74{left:335px;bottom:480px;}
#t1r_74{left:371px;bottom:480px;letter-spacing:-0.12px;}
#t1s_74{left:78px;bottom:455px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1t_74{left:78px;bottom:438px;letter-spacing:-0.15px;}
#t1u_74{left:296px;bottom:455px;}
#t1v_74{left:371px;bottom:455px;letter-spacing:-0.11px;}
#t1w_74{left:371px;bottom:438px;letter-spacing:-0.1px;}
#t1x_74{left:371px;bottom:422px;letter-spacing:-0.11px;}
#t1y_74{left:371px;bottom:405px;letter-spacing:-0.12px;}
#t1z_74{left:335px;bottom:380px;}
#t20_74{left:371px;bottom:380px;letter-spacing:-0.11px;}
#t21_74{left:217px;bottom:356px;}
#t22_74{left:254px;bottom:356px;}
#t23_74{left:371px;bottom:356px;letter-spacing:-0.11px;}
#t24_74{left:371px;bottom:339px;letter-spacing:-0.13px;}
#t25_74{left:78px;bottom:315px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t26_74{left:78px;bottom:298px;letter-spacing:-0.14px;}
#t27_74{left:254px;bottom:315px;}
#t28_74{left:296px;bottom:315px;}
#t29_74{left:335px;bottom:315px;}
#t2a_74{left:371px;bottom:315px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t2b_74{left:78px;bottom:273px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2c_74{left:78px;bottom:257px;letter-spacing:-0.15px;}
#t2d_74{left:254px;bottom:273px;}
#t2e_74{left:296px;bottom:273px;}
#t2f_74{left:335px;bottom:273px;}
#t2g_74{left:371px;bottom:273px;letter-spacing:-0.11px;}
#t2h_74{left:371px;bottom:257px;letter-spacing:-0.11px;}

.s1_74{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_74{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_74{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s4_74{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_74{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s6_74{font-size:21px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s7_74{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s8_74{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.t.m0_74{transform:matrix(0,-1,1,0,0,0);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts74" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg74Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg74" style="-webkit-user-select: none;"><object width="935" height="1210" data="74/74.svg" type="image/svg+xml" id="pdf74" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_74" class="t s1_74">2-36 </span><span id="t2_74" class="t s1_74">Vol. 2A </span>
<span id="t3_74" class="t s2_74">INSTRUCTION FORMAT </span>
<span id="t4_74" class="t s3_74">Any VEX-encoded GPR instruction with a 66H, F2H, or F3H prefix preceding VEX will #UD. </span>
<span id="t5_74" class="t s3_74">Any VEX-encoded GPR instruction with a REX prefix proceeding VEX will #UD. </span>
<span id="t6_74" class="t s3_74">VEX-encoded GPR instructions are not supported in real and virtual 8086 modes. </span>
<span id="t7_74" class="t s4_74">2.6.1 </span><span id="t8_74" class="t s4_74">Exceptions Type 13 (VEX-Encoded GPR Instructions) </span>
<span id="t9_74" class="t s3_74">The exception conditions applicable to VEX-encoded GPR instruction differs from those of legacy GPR instructions. </span>
<span id="ta_74" class="t s3_74">Table 2-28 lists VEX-encoded GPR instructions. The exception conditions for VEX-encoded GRP instructions are </span>
<span id="tb_74" class="t s3_74">found in Table 2-29 for those instructions which have a default operand size of 32 bits and 16-bit operand size is </span>
<span id="tc_74" class="t s3_74">not encodable. </span>
<span id="td_74" class="t s5_74">(*) - Additional exception restrictions are present - see the Instruction description for details. </span>
<span id="te_74" class="t s6_74">2.7 </span><span id="tf_74" class="t s6_74">INTEL® AVX-512 ENCODING </span>
<span id="tg_74" class="t s3_74">The majority of the Intel AVX-512 family of instructions (operating on 512/256/128-bit vector register operands) </span>
<span id="th_74" class="t s3_74">are encoded using a new prefix (called EVEX). Opmask instructions (operating on opmask register operands) are </span>
<span id="ti_74" class="t s3_74">encoded using the VEX prefix. The EVEX prefix has some parts resembling the instruction encoding scheme using </span>
<span id="tj_74" class="t s3_74">the VEX prefix, and many other capabilities not available with the VEX prefix. </span>
<span id="tk_74" class="t s7_74">Table 2-28. </span><span id="tl_74" class="t s7_74">VEX-Encoded GPR Instructions </span>
<span id="tm_74" class="t s8_74">Exception Class </span><span id="tn_74" class="t s8_74">Instruction </span>
<span id="to_74" class="t s5_74">Type 13 </span><span id="tp_74" class="t s5_74">ANDN, BEXTR, BLSI, BLSMSK, BLSR, BZHI, MULX, PDEP, PEXT, RORX, SARX, SHLX, SHRX </span>
<span id="tq_74" class="t s7_74">Table 2-29. </span><span id="tr_74" class="t s7_74">Type 13 Class Exception Conditions </span>
<span id="ts_74" class="t s8_74">Exception </span>
<span id="tt_74" class="t m0_74 s8_74">Real </span>
<span id="tu_74" class="t m0_74 s8_74">Virtual-8086 </span>
<span id="tv_74" class="t m0_74 s8_74">Protected and </span>
<span id="tw_74" class="t m0_74 s8_74">Compatibility </span>
<span id="tx_74" class="t m0_74 s8_74">64-bit </span>
<span id="ty_74" class="t s8_74">Cause of Exception </span>
<span id="tz_74" class="t s5_74">Invalid Opcode, #UD </span><span id="t10_74" class="t s5_74">X </span><span id="t11_74" class="t s5_74">X </span><span id="t12_74" class="t s5_74">X </span><span id="t13_74" class="t s5_74">X </span><span id="t14_74" class="t s5_74">If BMI1/BMI2 CPUID feature flag is ‘0’. </span>
<span id="t15_74" class="t s5_74">X </span><span id="t16_74" class="t s5_74">X </span><span id="t17_74" class="t s5_74">If a VEX prefix is present. </span>
<span id="t18_74" class="t s5_74">X </span><span id="t19_74" class="t s5_74">X </span><span id="t1a_74" class="t s5_74">X </span><span id="t1b_74" class="t s5_74">X </span><span id="t1c_74" class="t s5_74">If VEX.L = 1. </span>
<span id="t1d_74" class="t s5_74">X </span><span id="t1e_74" class="t s5_74">X </span><span id="t1f_74" class="t s5_74">X </span><span id="t1g_74" class="t s5_74">X </span><span id="t1h_74" class="t s5_74">If preceded by a LOCK prefix (F0H). </span>
<span id="t1i_74" class="t s5_74">X </span><span id="t1j_74" class="t s5_74">X </span><span id="t1k_74" class="t s5_74">If any REX, F2, F3, or 66 prefixes precede a VEX prefix. </span>
<span id="t1l_74" class="t s5_74">Stack, #SS(0) </span><span id="t1m_74" class="t s5_74">X </span><span id="t1n_74" class="t s5_74">X </span><span id="t1o_74" class="t s5_74">X </span><span id="t1p_74" class="t s5_74">For an illegal address in the SS segment. </span>
<span id="t1q_74" class="t s5_74">X </span><span id="t1r_74" class="t s5_74">If a memory address referencing the SS segment is in a non-canonical form. </span>
<span id="t1s_74" class="t s5_74">General Protection, </span>
<span id="t1t_74" class="t s5_74">#GP(0) </span>
<span id="t1u_74" class="t s5_74">X </span><span id="t1v_74" class="t s5_74">For an illegal memory operand effective address in the CS, DS, ES, FS or GS seg- </span>
<span id="t1w_74" class="t s5_74">ments. </span>
<span id="t1x_74" class="t s5_74">If the DS, ES, FS, or GS register is used to access memory and it contains a null </span>
<span id="t1y_74" class="t s5_74">segment selector. </span>
<span id="t1z_74" class="t s5_74">X </span><span id="t20_74" class="t s5_74">If the memory address is in a non-canonical form. </span>
<span id="t21_74" class="t s5_74">X </span><span id="t22_74" class="t s5_74">X </span><span id="t23_74" class="t s5_74">If any part of the operand lies outside the effective address space from 0 to </span>
<span id="t24_74" class="t s5_74">FFFFH. </span>
<span id="t25_74" class="t s5_74">Page Fault #PF(fault- </span>
<span id="t26_74" class="t s5_74">code) </span>
<span id="t27_74" class="t s5_74">X </span><span id="t28_74" class="t s5_74">X </span><span id="t29_74" class="t s5_74">X </span><span id="t2a_74" class="t s5_74">For a page fault. </span>
<span id="t2b_74" class="t s5_74">Alignment Check </span>
<span id="t2c_74" class="t s5_74">#AC(0) </span>
<span id="t2d_74" class="t s5_74">X </span><span id="t2e_74" class="t s5_74">X </span><span id="t2f_74" class="t s5_74">X </span><span id="t2g_74" class="t s5_74">For 2, 4, or 8 byte memory access if alignment checking is enabled and an </span>
<span id="t2h_74" class="t s5_74">unaligned memory access is made while the current privilege level is 3. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
