Running: /vol/share/software/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /vol/home/s3787494/projects/fdsd/Task_2/my_status_register_my_status_register_sch_tb_isim_beh.exe -prj /vol/home/s3787494/projects/fdsd/Task_2/my_status_register_my_status_register_sch_tb_beh.prj work.my_status_register_my_status_register_sch_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 28
Turning on mult-threading, number of parallel sub-compilation jobs: 56 
Determining compilation order of HDL files
Parsing VHDL file "/vol/home/s3787494/projects/fdsd/Task_2/my_status_register.vhf" into library work
Parsing VHDL file "/vol/home/s3787494/projects/fdsd/Task_2/my_status_register_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 100636 KB
Fuse CPU Usage: 670 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling architecture fde_v of entity FDE [\FDE('0')\]
Compiling architecture behavioral of entity my_status_register [my_status_register_default]
Compiling architecture behavioral of entity my_status_register_my_status_reg...
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 VHDL Units
Built simulation executable /vol/home/s3787494/projects/fdsd/Task_2/my_status_register_my_status_register_sch_tb_isim_beh.exe
Fuse Memory Usage: 3819388 KB
Fuse CPU Usage: 710 ms
GCC CPU Usage: 900 ms
