# 4KB_Mem_DesignVerification
A 4KB Memory controller, capable of storing 32bit information in 1024 address location The Testbench is build using SV/UVM methodology, it has active mem agent driver, sequence, sequencer, monitor component
Does Read/Write operation based on the request
Respond to requested transaction, based on Ready,Valid handshake signals.
Verified multiple read/write transaction using scoreboard logic
