#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Tue Jan 26 14:27:51 2016
# Process ID: 3092
# Current directory: C:/FPGAPrj/VIVADO/FPGA_SYS/vhdl/vivado/xillydemo.runs/synth_1
# Command line: vivado.exe -log xillydemo.vds -mode batch -messageDb vivado.pb -notrace -source xillydemo.tcl
# Log file: C:/FPGAPrj/VIVADO/FPGA_SYS/vhdl/vivado/xillydemo.runs/synth_1/xillydemo.vds
# Journal file: C:/FPGAPrj/VIVADO/FPGA_SYS/vhdl/vivado/xillydemo.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source xillydemo.tcl -notrace
