From c05de66dce9f9d52438413680b05ebdeeb347b6d Mon Sep 17 00:00:00 2001
From: baochao <Chao.Bao@verisilicon.com>
Date: Wed, 23 Dec 2020 20:37:52 +0800
Subject: [PATCH 12/34] Modified the clock-frequency of csi1 to 500MHz. Need
 basler to refine the ar0821 output timing!

---
 arch/arm64/boot/dts/freescale/imx8mp-evk-dual-basler.dts | 4 ++++
 1 file changed, 4 insertions(+)

diff --git a/arch/arm64/boot/dts/freescale/imx8mp-evk-dual-basler.dts b/arch/arm64/boot/dts/freescale/imx8mp-evk-dual-basler.dts
index 22a4d86d7162..ce35be70ddb5 100755
--- a/arch/arm64/boot/dts/freescale/imx8mp-evk-dual-basler.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mp-evk-dual-basler.dts
@@ -102,6 +102,10 @@
 
 &mipi_csi_1 {
 	status = "okay";
+	/delete-property/clock-frequency;
+	/delete-property/delete-property;
+	clock-frequency = <500000000>;
+	assigned-clock-rates = <500000000>;
 
 	port@1 {
 		reg = <1>;
-- 
2.30.0

