
Starting:    C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
Hostname:    DESKTOP-7FLV13P
Date:        Mon Nov  4 12:43:18 2019
Version:     N-2018.03M-SP1-1

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log cdh_tsat5_system_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode

auto_infer_blackbox is not supported in current product.
log file: "C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr"
Running: synthesis in foreground

Running cdh_tsat5_system_syn|synthesis

Running Flow: compile (Compile) on cdh_tsat5_system_syn|synthesis
# Mon Nov  4 12:43:19 2019

Running Flow: compile_flow (Compile Process) on cdh_tsat5_system_syn|synthesis
# Mon Nov  4 12:43:19 2019

Running: compiler (Compile Input) on cdh_tsat5_system_syn|synthesis
# Mon Nov  4 12:43:19 2019
Copied C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\synwork\cdh_tsat5_system_comp.srs to C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srs

compiler completed
# Mon Nov  4 12:43:21 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on cdh_tsat5_system_syn|synthesis
# Mon Nov  4 12:43:21 2019

multi_srs_gen completed
# Mon Nov  4 12:43:22 2019

Return Code: 0
Run Time:00h:00m:01s
Copied C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\synwork\cdh_tsat5_system_mult.srs to C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srs
Complete: Compile Process on cdh_tsat5_system_syn|synthesis

Running: premap (Premap) on cdh_tsat5_system_syn|synthesis
# Mon Nov  4 12:43:22 2019

premap completed with warnings
# Mon Nov  4 12:43:23 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on cdh_tsat5_system_syn|synthesis

Running Flow: map (Map) on cdh_tsat5_system_syn|synthesis
# Mon Nov  4 12:43:23 2019
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on cdh_tsat5_system_syn|synthesis
# Mon Nov  4 12:43:23 2019
Copied C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\synwork\cdh_tsat5_system_m.srm to C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srm

fpga_mapper completed with warnings
# Mon Nov  4 12:43:26 2019

Return Code: 1
Run Time:00h:00m:03s
Complete: Map on cdh_tsat5_system_syn|synthesis
Complete: Logic Synthesis on cdh_tsat5_system_syn|synthesis
TCL script complete: "cdh_tsat5_system_syn.tcl"
exit status=0
exit status=0
License checkin: synplifypro_actel
