xpm_memory.sv,systemverilog,xpm,../../../../../../../../../../programme/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../programme/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_VCOMP.vhd,
TestBlockDesign_VGA_Controller_0_0.vhd,vhdl,xil_defaultlib,../../../bd/TestBlockDesign/ip/TestBlockDesign_VGA_Controller_0_0/sim/TestBlockDesign_VGA_Controller_0_0.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_8,../../../../VGA_Controller.gen/sources_1/bd/TestBlockDesign/ipshared/09bd/simulation/blk_mem_gen_v8_4.v,
TestBlockDesign_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/TestBlockDesign/ip/TestBlockDesign_blk_mem_gen_0_0/sim/TestBlockDesign_blk_mem_gen_0_0.v,
TestBlockDesign.vhd,vhdl,xil_defaultlib,../../../bd/TestBlockDesign/sim/TestBlockDesign.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
