void\r\nF_1 (\r\nT_1 V_1\r\n)\r\n{\r\nint V_2 ;\r\nV_1 -> V_3 = V_4 ;\r\nfor ( V_2 = 0 ; V_2 < 4 ; V_2 ++ )\r\nV_1 -> V_5 [ V_2 ] = V_4 ;\r\nV_1 -> V_6 = 0 ;\r\nfor ( V_2 = 0 ; V_2 < 4 ; V_2 ++ )\r\nV_1 -> V_7 [ V_2 ] = V_8 ;\r\nV_1 -> V_9 = 0 ;\r\nV_1 -> V_10 = 0 ;\r\nV_1 -> V_11 = 0 ;\r\nV_1 -> V_12 . V_13 = FALSE ;\r\nV_1 -> V_12 . V_14 = 0 ;\r\nV_1 -> V_15 = FALSE ;\r\n}\r\nvoid\r\nF_2 (\r\nT_1 V_1 ,\r\nT_2 V_16\r\n)\r\n{\r\nT_3 V_17 = NULL ;\r\nint V_18 , V_19 , V_20 , V_21 = 0 ;\r\nT_4 V_22 ;\r\nF_1 ( V_1 ) ;\r\nF_3 ( V_23 , V_24 L_1 , V_16 -> V_25 ) ;\r\nif ( ( V_16 -> V_25 >= 6 )\r\n&& ( V_16 -> V_26 == V_27 ) && ! memcmp ( V_16 -> V_28 , V_29 , 4 )\r\n&& ( V_16 -> V_30 == 1 ) ) {\r\nF_3 ( V_23 , V_24 L_2 ) ;\r\nif ( V_16 -> V_25 >= 10 )\r\n{\r\nif ( ! memcmp ( V_16 -> V_31 , V_29 , 4 ) )\r\nV_1 -> V_3 = V_32 ;\r\nelse if ( ! memcmp ( V_16 -> V_31 , V_33 , 4 ) )\r\nV_1 -> V_3 = V_4 ;\r\nelse if ( ! memcmp ( V_16 -> V_31 , V_34 , 4 ) )\r\nV_1 -> V_3 = V_35 ;\r\nelse if ( ! memcmp ( V_16 -> V_31 , V_36 , 4 ) )\r\nV_1 -> V_3 = V_37 ;\r\nelse if ( ! memcmp ( V_16 -> V_31 , V_38 , 4 ) )\r\nV_1 -> V_3 = V_39 ;\r\nelse\r\nV_1 -> V_3 = V_40 ;\r\nF_3 ( V_23 , V_24 L_3 , V_1 -> V_3 ) ;\r\n}\r\nif ( V_16 -> V_25 >= 12 )\r\n{\r\nV_19 = 0 ;\r\nF_3 ( V_23 , V_24 L_4 , V_16 -> V_6 , sizeof( V_1 -> V_5 ) ) ;\r\nfor ( V_18 = 0 ; ( V_18 < V_16 -> V_6 ) &&\r\n( V_19 < sizeof( V_1 -> V_5 ) / sizeof( V_41 ) ) ; V_18 ++ ) {\r\nif( V_16 -> V_25 >= 12 + V_18 * 4 + 4 ) {\r\nif ( ! memcmp ( V_16 -> V_42 [ V_18 ] . V_28 , V_43 , 4 ) )\r\nV_1 -> V_5 [ V_19 ++ ] = V_40 ;\r\nelse if ( ! memcmp ( V_16 -> V_42 [ V_18 ] . V_28 , V_33 , 4 ) )\r\nV_1 -> V_5 [ V_19 ++ ] = V_4 ;\r\nelse if ( ! memcmp ( V_16 -> V_42 [ V_18 ] . V_28 , V_34 , 4 ) )\r\nV_1 -> V_5 [ V_19 ++ ] = V_35 ;\r\nelse if ( ! memcmp ( V_16 -> V_42 [ V_18 ] . V_28 , V_36 , 4 ) )\r\nV_1 -> V_5 [ V_19 ++ ] = V_37 ;\r\nelse\r\n;\r\n}\r\nelse\r\nbreak;\r\n}\r\nV_1 -> V_6 = ( V_44 ) V_19 ;\r\nF_3 ( V_23 , V_24 L_5 , V_1 -> V_6 ) ;\r\n}\r\nV_20 = V_16 -> V_6 ;\r\nF_3 ( V_23 , V_24 L_6 , V_20 ) ;\r\nF_3 ( V_23 , V_24 L_7 , 14 + V_20 * 4 ) ;\r\nif ( V_16 -> V_25 >= 14 + V_20 * 4 ) {\r\nV_17 = ( T_3 ) V_16 -> V_42 [ V_20 ] . V_28 ;\r\nV_19 = 0 ;\r\nF_3 ( V_23 , V_24 L_8 ,\r\nV_17 -> V_9 , sizeof( V_1 -> V_7 ) ) ;\r\nfor ( V_18 = 0 ; ( V_18 < V_17 -> V_9 ) &&\r\n( V_19 < sizeof( V_1 -> V_7 ) / sizeof( V_41 ) ) ; V_18 ++ ) {\r\nif( V_16 -> V_25 >= 14 + 4 + ( V_20 + V_18 ) * 4 ) {\r\nif ( ! memcmp ( V_17 -> V_45 [ V_18 ] . V_28 , V_29 , 4 ) )\r\nV_1 -> V_7 [ V_19 ++ ] = V_8 ;\r\nelse if ( ! memcmp ( V_17 -> V_45 [ V_18 ] . V_28 , V_33 , 4 ) )\r\nV_1 -> V_7 [ V_19 ++ ] = V_46 ;\r\nelse\r\n;\r\n}\r\nelse\r\nbreak;\r\n}\r\nif( V_19 > 0 )\r\nV_1 -> V_9 = ( V_44 ) V_19 ;\r\nF_3 ( V_23 , V_24 L_9 , V_1 -> V_9 ) ;\r\n}\r\nif ( V_17 != NULL ) {\r\nV_21 = V_17 -> V_9 ;\r\nF_3 ( V_23 , V_24 L_10 , V_21 ) ;\r\nF_3 ( V_23 , V_24 L_11 , 14 + 4 + ( V_20 + V_21 ) * 4 ) ;\r\nif( V_16 -> V_25 + 2 >= 14 + 4 + ( V_20 + V_21 ) * 4 ) {\r\nV_22 = ( T_4 ) V_17 -> V_45 [ V_21 ] . V_28 ;\r\nV_1 -> V_10 = ( * V_22 ) & V_47 ;\r\nV_1 -> V_11 = 2 << ( ( * V_22 >> V_48 ) & V_49 ) ;\r\nV_1 -> V_12 . V_13 = TRUE ;\r\nV_1 -> V_12 . V_14 = * ( V_50 ) V_22 ;\r\n}\r\n}\r\nV_1 -> V_15 = TRUE ;\r\n}\r\n}\r\nBOOL\r\nF_4 (\r\nV_41 V_51 ,\r\nV_41 V_52 ,\r\nT_1 V_1\r\n)\r\n{\r\nint V_2 ;\r\nV_41 V_53 = V_40 ;\r\nif ( V_1 -> V_15 == FALSE )\r\nreturn FALSE ;\r\nswitch( V_51 ) {\r\ncase 0 :\r\nif ( V_52 != V_1 -> V_3 )\r\nreturn FALSE ;\r\nif ( V_1 -> V_6 > 0 ) {\r\nfor ( V_2 = 0 ; V_2 < V_1 -> V_6 ; V_2 ++ ) {\r\nif ( V_1 -> V_5 [ V_2 ] == V_37 )\r\nV_53 = V_37 ;\r\nelse if ( ( V_1 -> V_5 [ V_2 ] == V_4 ) && ( V_53 != V_37 ) )\r\nV_53 = V_4 ;\r\nelse if ( ( V_1 -> V_5 [ V_2 ] == V_32 ) && ( V_53 != V_37 ) && ( V_53 != V_4 ) )\r\nV_53 = V_32 ;\r\nelse if ( ( V_1 -> V_5 [ V_2 ] == V_39 ) && ( V_53 != V_37 ) && ( V_53 != V_4 ) )\r\nV_53 = V_39 ;\r\n}\r\nif ( V_52 != V_53 )\r\nreturn FALSE ;\r\n}\r\nreturn TRUE ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nreturn FALSE ;\r\n}\r\nBOOL\r\nF_5 (\r\nT_2 V_16\r\n)\r\n{\r\nif ( V_16 == NULL )\r\nreturn FALSE ;\r\nif ( ( V_16 -> V_25 >= 6 ) &&\r\n( V_16 -> V_26 == V_27 ) && ! memcmp ( V_16 -> V_28 , V_29 , 4 ) &&\r\n( V_16 -> V_30 == 1 ) ) {\r\nreturn TRUE ;\r\n}\r\nelse\r\nreturn FALSE ;\r\n}
