C:\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\xclk_subsys\pll_clk_base\syn_results   -part LFE5UM_25F  -package MG285C  -grade -6    -maxfan 50 -block -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -overilog "pll_clk_base.vm" -ovhdl "pll_clk_base.vhm" -summaryfile C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\xclk_subsys\pll_clk_base\syn_results\synlog\report\pll_clk_base_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  pll_clk_base  -implementation  syn_results  -flow mapping  -multisrs  -oedif  C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\xclk_subsys\pll_clk_base\syn_results\pll_clk_base.edn   -freq 100.000   -tcl  C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\xclk_subsys\pll_clk_base\pll_clk_base.fdc  C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\xclk_subsys\pll_clk_base\syn_results\synwork\pll_clk_base_prem.srd  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\ecp5um.v  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v  -ologparam  C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\xclk_subsys\pll_clk_base\syn_results\syntmp\pll_clk_base.plg  -osyn  C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\xclk_subsys\pll_clk_base\syn_results\pll_clk_base.srm  -prjdir  C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\xclk_subsys\pll_clk_base\syn_results\  -prjname  pll_clk_base  -log  C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\xclk_subsys\pll_clk_base\syn_results\synlog\pll_clk_base_fpga_mapper.srr  -sn  2021.03  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\syn_results -part LFE5UM_25F -package MG285C -grade -6 -maxfan 50 -block -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -overilog "pll_clk_base.vm" -ovhdl "pll_clk_base.vhm" -summaryfile ..\synlog\report\pll_clk_base_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module pll_clk_base -implementation syn_results -flow mapping -multisrs -oedif ..\pll_clk_base.edn -freq 100.000 -tcl ..\..\pll_clk_base.fdc ..\synwork\pll_clk_base_prem.srd -devicelib ..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\ecp5um.v -devicelib ..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v -ologparam pll_clk_base.plg -osyn ..\pll_clk_base.srm -prjdir ..\ -prjname pll_clk_base -log ..\synlog\pll_clk_base_fpga_mapper.srr -sn 2021.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:4
file:..\pll_clk_base.edn|io:o|time:1645972927|size:8877|exec:0|csum:
file:..\..\pll_clk_base.fdc|io:i|time:1645972918|size:31|exec:0|csum:2F2341A2DB93159234560DAEA3680AAC
file:..\synwork\pll_clk_base_prem.srd|io:i|time:1645972924|size:4774|exec:0|csum:CFD3A1DCC6DAEDDA71D68C712044FF43
file:..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\ecp5um.v|io:i|time:1640161406|size:89971|exec:0|csum:960D298011FBC8C19CD387FCAA9B362C
file:..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v|io:i|time:1640161408|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:pll_clk_base.plg|io:o|time:1645972928|size:276|exec:0|csum:
file:..\pll_clk_base.srm|io:o|time:1645972927|size:5527|exec:0|csum:
file:..\synlog\pll_clk_base_fpga_mapper.srr|io:o|time:1645972928|size:11315|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe|io:i|time:1640163250|size:41904128|exec:1|csum:850A26577BE3A8A2CCBAB19E7B99C0D2
