Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Sep  4 19:18:12 2017
| Host         : ALINX000008-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_drc -file uart_test_drc_routed.rpt -pb uart_test_drc_routed.pb -rpx uart_test_drc_routed.rpx
| Design       : uart_test
| Device       : xc7a100tfgg484-2
| Speed File   : -2
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 0
+------+----------+-------------+------------+
| Rule | Severity | Description | Violations |
+------+----------+-------------+------------+
+------+----------+-------------+------------+

2. REPORT DETAILS
-----------------

