<?xml version="1.0" encoding="ISO-8859-1" ?>
<?xml-stylesheet type="text/xsl" href="datasheet.xsl"?>
<datasheet>
  <header>cyq_SSD1</header>
  <project-settings>
    <fam>ProASIC3</fam>
    <die>A3P060</die>
    <package>100 VQFP</package>
    <speed-grade>STD</speed-grade>
    <voltage>1.5</voltage>
    <hdl-type>Verilog</hdl-type>
    <project-description>
    </project-description>
    <location>D:/Study/LiberoProjects/J3122008883_SLC/component/work/cyq_SSD1</location>
    <state>GENERATED ( Mon Dec 11 20:16:28 2023 )</state>
    <swide-toolchain>SoftConsole workspace has not been generated</swide-toolchain>
  </project-settings>
  <site-map>
  </site-map>
  <fileset>
    <name>HDL File(s)</name>
    <file>D:\Study\LiberoProjects\J3122008883_SLC\component\work\cyq_SSD1\cyq_SSD1.v</file>
    <file>D:\Study\LiberoProjects\J3122008883_SLC\hdl\cyq_FSM.v</file>
    <file>D:\Study\LiberoProjects\J3122008883_SLC\hdl\cyq_slc.v</file>
    <file>D:\Study\LiberoProjects\J3122008883_SLC\hdl\cyq_VM.v</file>
    <file>D:\Study\LiberoProjects\J3122008883_SLC\smartgen\counter\counter.v</file>
  </fileset>
  <io>
    <port-name>f</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>Aclr</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>COM_2</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>a</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>Clk</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>d</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>COM_3</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>e</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>COM_4</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>b</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>g</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>c</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>COM_1</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <core type="ComponentModule">
    <core-type>ComponentModule</core-type>
    <core-exttype>SmartGen</core-exttype>
    <core-location>D:/Study/LiberoProjects/J3122008883_SLC/smartgen/counter</core-location>
    <core-name>counter_0</core-name>
  </core>
  <core type="HdlModule">
    <core-type>HdlModule</core-type>
    <core-exttype>cyq_74HC138</core-exttype>
    <core-location>hdl\cyq_slc.v</core-location>
    <core-name>cyq_74HC138_0</core-name>
  </core>
  <core type="HdlModule">
    <core-type>HdlModule</core-type>
    <core-exttype>cyq_74HC4511</core-exttype>
    <core-location>hdl\cyq_slc.v</core-location>
    <core-name>cyq_74HC4511_0</core-name>
  </core>
  <memorysystem>
    <title>Memory Map for cyq_SSD1</title>
    <description>The project does not contain any subsystems.</description>
  </memorysystem>
</datasheet>
