module TB_RegisterFile();

reg [31:0] I1, I2;
reg [3:0] OP;
wire [31:0] O;

endmodule
