library IEEE;
use IEEE.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

-- write other comments here such as last update

entity segment_display is
 port (
	clk : in std_logic;
	dataIn : in std_logic;
	reset : in std_logic;
	number_input:in std_logic_vector(15 downto 0)
	
	segment7: out std_logic_vector(6 downto 0)
 );
end entity;
--Define architecture here
Architecture behavior of segment_display is


begin

segment7_decoder:process(shift_reg, num_decode)
begin
	case num_decode is
            when "0000"=> segment7 <="1111110";  -- '0'
            when "0001"=> segment7 <="0110000";  -- '1'
            when "0010"=> segment7 <="1101101";  -- '2'
            when "0011"=> segment7 <="1111001";  -- '3'
            when "0100"=> segment7 <="0110011";  -- '4' 
            when "0101"=> segment7 <="1011011";  -- '5'
            when "0110"=> segment7 <="1011111";  -- '6'
            when "0111"=> segment7 <="1110000";  -- '7'
            when "1000"=> segment7 <="1111111";  -- '8'
            when "1001"=> segment7 <="1111011";  -- '9'
            when others=> segment7 <="0000000";
	end case;
end process;
end architecture;