
final:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .init         00000470  00000000  60000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012e4c  00000470  60000470  00008470  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .ARM.exidx    00000008  20000000  600132bc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         000005a8  20000008  600132c4  00020008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          000001e8  200005b0  6001386c  000205b0  2**2
                  ALLOC
  5 .comment      000002db  00000000  00000000  000205b0  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000200  00000000  00000000  0002088b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 000018d8  00000000  00000000  00020a8b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000d926  00000000  00000000  00022363  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000173e  00000000  00000000  0002fc89  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   0000357c  00000000  00000000  000313c7  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00002f98  00000000  00000000  00034944  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00004808  00000000  00000000  000378dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000325a  00000000  00000000  0003c0e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 000574b2  00000000  00000000  0003f33e  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  000967f0  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000030  00000000  00000000  00096815  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000470 <__do_global_dtors_aux>:
     470:	f240 53b0 	movw	r3, #1456	; 0x5b0
     474:	f2c2 0300 	movt	r3, #8192	; 0x2000
     478:	781a      	ldrb	r2, [r3, #0]
     47a:	b90a      	cbnz	r2, 480 <__do_global_dtors_aux+0x10>
     47c:	2001      	movs	r0, #1
     47e:	7018      	strb	r0, [r3, #0]
     480:	4770      	bx	lr
     482:	bf00      	nop

00000484 <frame_dummy>:
     484:	f240 0008 	movw	r0, #8
     488:	f2c2 0000 	movt	r0, #8192	; 0x2000
     48c:	b508      	push	{r3, lr}
     48e:	6803      	ldr	r3, [r0, #0]
     490:	b12b      	cbz	r3, 49e <frame_dummy+0x1a>
     492:	f240 0300 	movw	r3, #0
     496:	f2c0 0300 	movt	r3, #0
     49a:	b103      	cbz	r3, 49e <frame_dummy+0x1a>
     49c:	4798      	blx	r3
     49e:	bd08      	pop	{r3, pc}

000004a0 <start_gun>:
ace_channel_handle_t adc_handler;
pwm_instance_t motors;
pwm_instance_t servos;
UART_instance_t g_uart;

void start_gun(){
     4a0:	b580      	push	{r7, lr}
     4a2:	af00      	add	r7, sp, #0
	//EFFECT: Starts gun motors
	MSS_GPIO_set_output(MSS_GPIO_15, 1);
     4a4:	f04f 000f 	mov.w	r0, #15
     4a8:	f04f 0101 	mov.w	r1, #1
     4ac:	f001 feb0 	bl	2210 <MSS_GPIO_set_output>
	firing = 1;
     4b0:	f240 6334 	movw	r3, #1588	; 0x634
     4b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     4b8:	f04f 0201 	mov.w	r2, #1
     4bc:	601a      	str	r2, [r3, #0]
	fire_counter = 0;
     4be:	f240 6340 	movw	r3, #1600	; 0x640
     4c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     4c6:	f04f 0200 	mov.w	r2, #0
     4ca:	601a      	str	r2, [r3, #0]
	return;
}
     4cc:	bd80      	pop	{r7, pc}
     4ce:	bf00      	nop

000004d0 <stop_gun>:

void stop_gun(){
     4d0:	b580      	push	{r7, lr}
     4d2:	af00      	add	r7, sp, #0
	//EFFECT: Stops gun motors
	MSS_GPIO_set_output(MSS_GPIO_15, 0);
     4d4:	f04f 000f 	mov.w	r0, #15
     4d8:	f04f 0100 	mov.w	r1, #0
     4dc:	f001 fe98 	bl	2210 <MSS_GPIO_set_output>
	firing = 0;
     4e0:	f240 6334 	movw	r3, #1588	; 0x634
     4e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     4e8:	f04f 0200 	mov.w	r2, #0
     4ec:	601a      	str	r2, [r3, #0]
	fire_counter = 0;
     4ee:	f240 6340 	movw	r3, #1600	; 0x640
     4f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     4f6:	f04f 0200 	mov.w	r2, #0
     4fa:	601a      	str	r2, [r3, #0]
	return;
}
     4fc:	bd80      	pop	{r7, pc}
     4fe:	bf00      	nop

00000500 <pull_trigger>:

void pull_trigger() {
     500:	b580      	push	{r7, lr}
     502:	af00      	add	r7, sp, #0
	PWM_set_duty_cycle(&servos, PWM_1, TRIGGER_PULLED);
     504:	f240 602c 	movw	r0, #1580	; 0x62c
     508:	f2c2 0000 	movt	r0, #8192	; 0x2000
     50c:	f04f 0101 	mov.w	r1, #1
     510:	f04f 02e1 	mov.w	r2, #225	; 0xe1
     514:	f005 fd48 	bl	5fa8 <PWM_set_duty_cycle>
	triggering = 1;
     518:	f240 6314 	movw	r3, #1556	; 0x614
     51c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     520:	f04f 0201 	mov.w	r2, #1
     524:	601a      	str	r2, [r3, #0]
}
     526:	bd80      	pop	{r7, pc}

00000528 <release_trigger>:

void release_trigger() {
     528:	b580      	push	{r7, lr}
     52a:	af00      	add	r7, sp, #0
	PWM_set_duty_cycle(&servos, PWM_1, 60);
     52c:	f240 602c 	movw	r0, #1580	; 0x62c
     530:	f2c2 0000 	movt	r0, #8192	; 0x2000
     534:	f04f 0101 	mov.w	r1, #1
     538:	f04f 023c 	mov.w	r2, #60	; 0x3c
     53c:	f005 fd34 	bl	5fa8 <PWM_set_duty_cycle>
	triggering = 0;
     540:	f240 6314 	movw	r3, #1556	; 0x614
     544:	f2c2 0300 	movt	r3, #8192	; 0x2000
     548:	f04f 0200 	mov.w	r2, #0
     54c:	601a      	str	r2, [r3, #0]
}
     54e:	bd80      	pop	{r7, pc}

00000550 <set_trigger>:

void set_trigger(int butt) {
     550:	b580      	push	{r7, lr}
     552:	b082      	sub	sp, #8
     554:	af00      	add	r7, sp, #0
     556:	6078      	str	r0, [r7, #4]
	PWM_set_duty_cycle(&servos, PWM_1, butt);
     558:	687b      	ldr	r3, [r7, #4]
     55a:	f240 602c 	movw	r0, #1580	; 0x62c
     55e:	f2c2 0000 	movt	r0, #8192	; 0x2000
     562:	f04f 0101 	mov.w	r1, #1
     566:	461a      	mov	r2, r3
     568:	f005 fd1e 	bl	5fa8 <PWM_set_duty_cycle>
}
     56c:	f107 0708 	add.w	r7, r7, #8
     570:	46bd      	mov	sp, r7
     572:	bd80      	pop	{r7, pc}

00000574 <pwm_init>:

void pwm_init(){
     574:	b580      	push	{r7, lr}
     576:	af00      	add	r7, sp, #0
	//EFFECT: Initializes PWM outputs
	//PWM_init(&s94156_pwm, FPIN_0, PWM_PRESCALE, PWM_SERVO_PERIOD);
	PWM_init(&motors, MOTOR_PWM_ADDRESS, MOTOR_PRESCALE, MOTOR_PERIOD);
     578:	f240 6028 	movw	r0, #1576	; 0x628
     57c:	f2c2 0000 	movt	r0, #8192	; 0x2000
     580:	f240 0100 	movw	r1, #0
     584:	f2c4 0105 	movt	r1, #16389	; 0x4005
     588:	f24f 52e1 	movw	r2, #62945	; 0xf5e1
     58c:	f2c0 0205 	movt	r2, #5
     590:	f44f 7380 	mov.w	r3, #256	; 0x100
     594:	f005 faac 	bl	5af0 <PWM_init>
	PWM_init(&servos, SERVO_PWM_ADDRESS, SERVO_PRESCALE, SERVO_PERIOD);
     598:	f240 602c 	movw	r0, #1580	; 0x62c
     59c:	f2c2 0000 	movt	r0, #8192	; 0x2000
     5a0:	f240 1100 	movw	r1, #256	; 0x100
     5a4:	f2c4 0105 	movt	r1, #16389	; 0x4005
     5a8:	f240 32e7 	movw	r2, #999	; 0x3e7
     5ac:	f240 73cf 	movw	r3, #1999	; 0x7cf
     5b0:	f005 fa9e 	bl	5af0 <PWM_init>
}
     5b4:	bd80      	pop	{r7, pc}
     5b6:	bf00      	nop

000005b8 <wheel1>:

void wheel1(int pwm){
     5b8:	b580      	push	{r7, lr}
     5ba:	b082      	sub	sp, #8
     5bc:	af00      	add	r7, sp, #0
     5be:	6078      	str	r0, [r7, #4]
	//REQUIRES: pwm_init() has been called
	//          Takes a number from -255 to 255 where 0 is stopped and
	//          255 is full speed ahead
	//EFFECTS: Modifies the speed of wheel1
	if (pwm == 0){
     5c0:	687b      	ldr	r3, [r7, #4]
     5c2:	2b00      	cmp	r3, #0
     5c4:	d110      	bne.n	5e8 <wheel1+0x30>
		PWM_disable(&motors, PWM_1);
     5c6:	f240 6028 	movw	r0, #1576	; 0x628
     5ca:	f2c2 0000 	movt	r0, #8192	; 0x2000
     5ce:	f04f 0101 	mov.w	r1, #1
     5d2:	f005 fbf1 	bl	5db8 <PWM_disable>
		PWM_disable(&motors, PWM_2);
     5d6:	f240 6028 	movw	r0, #1576	; 0x628
     5da:	f2c2 0000 	movt	r0, #8192	; 0x2000
     5de:	f04f 0102 	mov.w	r1, #2
     5e2:	f005 fbe9 	bl	5db8 <PWM_disable>
     5e6:	e03b      	b.n	660 <wheel1+0xa8>
	}
	else if (pwm > 0){
     5e8:	687b      	ldr	r3, [r7, #4]
     5ea:	2b00      	cmp	r3, #0
     5ec:	dd1a      	ble.n	624 <wheel1+0x6c>
		PWM_set_duty_cycle(&motors, PWM_1, pwm);
     5ee:	687b      	ldr	r3, [r7, #4]
     5f0:	f240 6028 	movw	r0, #1576	; 0x628
     5f4:	f2c2 0000 	movt	r0, #8192	; 0x2000
     5f8:	f04f 0101 	mov.w	r1, #1
     5fc:	461a      	mov	r2, r3
     5fe:	f005 fcd3 	bl	5fa8 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_1);
     602:	f240 6028 	movw	r0, #1576	; 0x628
     606:	f2c2 0000 	movt	r0, #8192	; 0x2000
     60a:	f04f 0101 	mov.w	r1, #1
     60e:	f005 fb49 	bl	5ca4 <PWM_enable>
		PWM_disable(&motors, PWM_2);
     612:	f240 6028 	movw	r0, #1576	; 0x628
     616:	f2c2 0000 	movt	r0, #8192	; 0x2000
     61a:	f04f 0102 	mov.w	r1, #2
     61e:	f005 fbcb 	bl	5db8 <PWM_disable>
     622:	e01d      	b.n	660 <wheel1+0xa8>
	}
	else {
		pwm = pwm * -1;
     624:	687b      	ldr	r3, [r7, #4]
     626:	f1c3 0300 	rsb	r3, r3, #0
     62a:	607b      	str	r3, [r7, #4]
		PWM_set_duty_cycle(&motors, PWM_2, pwm);
     62c:	687b      	ldr	r3, [r7, #4]
     62e:	f240 6028 	movw	r0, #1576	; 0x628
     632:	f2c2 0000 	movt	r0, #8192	; 0x2000
     636:	f04f 0102 	mov.w	r1, #2
     63a:	461a      	mov	r2, r3
     63c:	f005 fcb4 	bl	5fa8 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_2);
     640:	f240 6028 	movw	r0, #1576	; 0x628
     644:	f2c2 0000 	movt	r0, #8192	; 0x2000
     648:	f04f 0102 	mov.w	r1, #2
     64c:	f005 fb2a 	bl	5ca4 <PWM_enable>
		PWM_disable(&motors, PWM_1);
     650:	f240 6028 	movw	r0, #1576	; 0x628
     654:	f2c2 0000 	movt	r0, #8192	; 0x2000
     658:	f04f 0101 	mov.w	r1, #1
     65c:	f005 fbac 	bl	5db8 <PWM_disable>
	}
	return;
}
     660:	f107 0708 	add.w	r7, r7, #8
     664:	46bd      	mov	sp, r7
     666:	bd80      	pop	{r7, pc}

00000668 <wheel2>:

void wheel2(int pwm){
     668:	b580      	push	{r7, lr}
     66a:	b082      	sub	sp, #8
     66c:	af00      	add	r7, sp, #0
     66e:	6078      	str	r0, [r7, #4]
	//REQUIRES: pwm_init() has been called
	//          Takes a number from -255 to 255 where 0 is stopped and
	//          255 is full speed ahead
	//EFFECTS: Modifies the speed of wheel2
	if (pwm == 0){
     670:	687b      	ldr	r3, [r7, #4]
     672:	2b00      	cmp	r3, #0
     674:	d110      	bne.n	698 <wheel2+0x30>
		PWM_disable(&motors, PWM_3);
     676:	f240 6028 	movw	r0, #1576	; 0x628
     67a:	f2c2 0000 	movt	r0, #8192	; 0x2000
     67e:	f04f 0103 	mov.w	r1, #3
     682:	f005 fb99 	bl	5db8 <PWM_disable>
		PWM_disable(&motors, PWM_4);
     686:	f240 6028 	movw	r0, #1576	; 0x628
     68a:	f2c2 0000 	movt	r0, #8192	; 0x2000
     68e:	f04f 0104 	mov.w	r1, #4
     692:	f005 fb91 	bl	5db8 <PWM_disable>
     696:	e03b      	b.n	710 <wheel2+0xa8>
	}
	else if (pwm > 0){
     698:	687b      	ldr	r3, [r7, #4]
     69a:	2b00      	cmp	r3, #0
     69c:	dd1a      	ble.n	6d4 <wheel2+0x6c>
		PWM_set_duty_cycle(&motors, PWM_3, pwm);
     69e:	687b      	ldr	r3, [r7, #4]
     6a0:	f240 6028 	movw	r0, #1576	; 0x628
     6a4:	f2c2 0000 	movt	r0, #8192	; 0x2000
     6a8:	f04f 0103 	mov.w	r1, #3
     6ac:	461a      	mov	r2, r3
     6ae:	f005 fc7b 	bl	5fa8 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_3);
     6b2:	f240 6028 	movw	r0, #1576	; 0x628
     6b6:	f2c2 0000 	movt	r0, #8192	; 0x2000
     6ba:	f04f 0103 	mov.w	r1, #3
     6be:	f005 faf1 	bl	5ca4 <PWM_enable>
		PWM_disable(&motors, PWM_4);
     6c2:	f240 6028 	movw	r0, #1576	; 0x628
     6c6:	f2c2 0000 	movt	r0, #8192	; 0x2000
     6ca:	f04f 0104 	mov.w	r1, #4
     6ce:	f005 fb73 	bl	5db8 <PWM_disable>
     6d2:	e01d      	b.n	710 <wheel2+0xa8>
	}
	else {
		pwm = pwm * -1;
     6d4:	687b      	ldr	r3, [r7, #4]
     6d6:	f1c3 0300 	rsb	r3, r3, #0
     6da:	607b      	str	r3, [r7, #4]
		PWM_set_duty_cycle(&motors, PWM_4, pwm);
     6dc:	687b      	ldr	r3, [r7, #4]
     6de:	f240 6028 	movw	r0, #1576	; 0x628
     6e2:	f2c2 0000 	movt	r0, #8192	; 0x2000
     6e6:	f04f 0104 	mov.w	r1, #4
     6ea:	461a      	mov	r2, r3
     6ec:	f005 fc5c 	bl	5fa8 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_4);
     6f0:	f240 6028 	movw	r0, #1576	; 0x628
     6f4:	f2c2 0000 	movt	r0, #8192	; 0x2000
     6f8:	f04f 0104 	mov.w	r1, #4
     6fc:	f005 fad2 	bl	5ca4 <PWM_enable>
		PWM_disable(&motors, PWM_3);
     700:	f240 6028 	movw	r0, #1576	; 0x628
     704:	f2c2 0000 	movt	r0, #8192	; 0x2000
     708:	f04f 0103 	mov.w	r1, #3
     70c:	f005 fb54 	bl	5db8 <PWM_disable>
	}
	return;
}
     710:	f107 0708 	add.w	r7, r7, #8
     714:	46bd      	mov	sp, r7
     716:	bd80      	pop	{r7, pc}

00000718 <wheel3>:

void wheel3(int pwm){
     718:	b580      	push	{r7, lr}
     71a:	b082      	sub	sp, #8
     71c:	af00      	add	r7, sp, #0
     71e:	6078      	str	r0, [r7, #4]
	//REQUIRES: pwm_init() has been called
	//          Takes a number from -255 to 255 where 0 is stopped and
	//          255 is full speed ahead
	//EFFECTS: Modifies the speed of wheel3
	if (pwm == 0){
     720:	687b      	ldr	r3, [r7, #4]
     722:	2b00      	cmp	r3, #0
     724:	d110      	bne.n	748 <wheel3+0x30>
		PWM_disable(&motors, PWM_5);
     726:	f240 6028 	movw	r0, #1576	; 0x628
     72a:	f2c2 0000 	movt	r0, #8192	; 0x2000
     72e:	f04f 0105 	mov.w	r1, #5
     732:	f005 fb41 	bl	5db8 <PWM_disable>
		PWM_disable(&motors, PWM_6);
     736:	f240 6028 	movw	r0, #1576	; 0x628
     73a:	f2c2 0000 	movt	r0, #8192	; 0x2000
     73e:	f04f 0106 	mov.w	r1, #6
     742:	f005 fb39 	bl	5db8 <PWM_disable>
     746:	e03b      	b.n	7c0 <wheel3+0xa8>
	}
	else if (pwm > 0){
     748:	687b      	ldr	r3, [r7, #4]
     74a:	2b00      	cmp	r3, #0
     74c:	dd1a      	ble.n	784 <wheel3+0x6c>
		PWM_set_duty_cycle(&motors, PWM_5, pwm);
     74e:	687b      	ldr	r3, [r7, #4]
     750:	f240 6028 	movw	r0, #1576	; 0x628
     754:	f2c2 0000 	movt	r0, #8192	; 0x2000
     758:	f04f 0105 	mov.w	r1, #5
     75c:	461a      	mov	r2, r3
     75e:	f005 fc23 	bl	5fa8 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_5);
     762:	f240 6028 	movw	r0, #1576	; 0x628
     766:	f2c2 0000 	movt	r0, #8192	; 0x2000
     76a:	f04f 0105 	mov.w	r1, #5
     76e:	f005 fa99 	bl	5ca4 <PWM_enable>
		PWM_disable(&motors, PWM_6);
     772:	f240 6028 	movw	r0, #1576	; 0x628
     776:	f2c2 0000 	movt	r0, #8192	; 0x2000
     77a:	f04f 0106 	mov.w	r1, #6
     77e:	f005 fb1b 	bl	5db8 <PWM_disable>
     782:	e01d      	b.n	7c0 <wheel3+0xa8>
	}
	else {
		pwm = pwm * -1;
     784:	687b      	ldr	r3, [r7, #4]
     786:	f1c3 0300 	rsb	r3, r3, #0
     78a:	607b      	str	r3, [r7, #4]
		PWM_set_duty_cycle(&motors, PWM_6, pwm);
     78c:	687b      	ldr	r3, [r7, #4]
     78e:	f240 6028 	movw	r0, #1576	; 0x628
     792:	f2c2 0000 	movt	r0, #8192	; 0x2000
     796:	f04f 0106 	mov.w	r1, #6
     79a:	461a      	mov	r2, r3
     79c:	f005 fc04 	bl	5fa8 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_6);
     7a0:	f240 6028 	movw	r0, #1576	; 0x628
     7a4:	f2c2 0000 	movt	r0, #8192	; 0x2000
     7a8:	f04f 0106 	mov.w	r1, #6
     7ac:	f005 fa7a 	bl	5ca4 <PWM_enable>
		PWM_disable(&motors, PWM_5);
     7b0:	f240 6028 	movw	r0, #1576	; 0x628
     7b4:	f2c2 0000 	movt	r0, #8192	; 0x2000
     7b8:	f04f 0105 	mov.w	r1, #5
     7bc:	f005 fafc 	bl	5db8 <PWM_disable>
	}
	return;
}
     7c0:	f107 0708 	add.w	r7, r7, #8
     7c4:	46bd      	mov	sp, r7
     7c6:	bd80      	pop	{r7, pc}

000007c8 <wheel4>:

void wheel4(int pwm){
     7c8:	b580      	push	{r7, lr}
     7ca:	b082      	sub	sp, #8
     7cc:	af00      	add	r7, sp, #0
     7ce:	6078      	str	r0, [r7, #4]
	//REQUIRES: pwm_init() has been called
	//          Takes a number from -255 to 255 where 0 is stopped and
	//          255 is full speed ahead
	//EFFECTS: Modifies the speed of wheel4
	if (pwm == 0){
     7d0:	687b      	ldr	r3, [r7, #4]
     7d2:	2b00      	cmp	r3, #0
     7d4:	d110      	bne.n	7f8 <wheel4+0x30>
		PWM_disable(&motors, PWM_7);
     7d6:	f240 6028 	movw	r0, #1576	; 0x628
     7da:	f2c2 0000 	movt	r0, #8192	; 0x2000
     7de:	f04f 0107 	mov.w	r1, #7
     7e2:	f005 fae9 	bl	5db8 <PWM_disable>
		PWM_disable(&motors, PWM_8);
     7e6:	f240 6028 	movw	r0, #1576	; 0x628
     7ea:	f2c2 0000 	movt	r0, #8192	; 0x2000
     7ee:	f04f 0108 	mov.w	r1, #8
     7f2:	f005 fae1 	bl	5db8 <PWM_disable>
     7f6:	e03b      	b.n	870 <wheel4+0xa8>
	}
	else if (pwm > 0){
     7f8:	687b      	ldr	r3, [r7, #4]
     7fa:	2b00      	cmp	r3, #0
     7fc:	dd1a      	ble.n	834 <wheel4+0x6c>
		PWM_set_duty_cycle(&motors, PWM_7, pwm);
     7fe:	687b      	ldr	r3, [r7, #4]
     800:	f240 6028 	movw	r0, #1576	; 0x628
     804:	f2c2 0000 	movt	r0, #8192	; 0x2000
     808:	f04f 0107 	mov.w	r1, #7
     80c:	461a      	mov	r2, r3
     80e:	f005 fbcb 	bl	5fa8 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_7);
     812:	f240 6028 	movw	r0, #1576	; 0x628
     816:	f2c2 0000 	movt	r0, #8192	; 0x2000
     81a:	f04f 0107 	mov.w	r1, #7
     81e:	f005 fa41 	bl	5ca4 <PWM_enable>
		PWM_disable(&motors, PWM_8);
     822:	f240 6028 	movw	r0, #1576	; 0x628
     826:	f2c2 0000 	movt	r0, #8192	; 0x2000
     82a:	f04f 0108 	mov.w	r1, #8
     82e:	f005 fac3 	bl	5db8 <PWM_disable>
     832:	e01d      	b.n	870 <wheel4+0xa8>
	}
	else {
		pwm = pwm * -1;
     834:	687b      	ldr	r3, [r7, #4]
     836:	f1c3 0300 	rsb	r3, r3, #0
     83a:	607b      	str	r3, [r7, #4]
		PWM_set_duty_cycle(&motors, PWM_8, pwm);
     83c:	687b      	ldr	r3, [r7, #4]
     83e:	f240 6028 	movw	r0, #1576	; 0x628
     842:	f2c2 0000 	movt	r0, #8192	; 0x2000
     846:	f04f 0108 	mov.w	r1, #8
     84a:	461a      	mov	r2, r3
     84c:	f005 fbac 	bl	5fa8 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_8);
     850:	f240 6028 	movw	r0, #1576	; 0x628
     854:	f2c2 0000 	movt	r0, #8192	; 0x2000
     858:	f04f 0108 	mov.w	r1, #8
     85c:	f005 fa22 	bl	5ca4 <PWM_enable>
		PWM_disable(&motors, PWM_7);
     860:	f240 6028 	movw	r0, #1576	; 0x628
     864:	f2c2 0000 	movt	r0, #8192	; 0x2000
     868:	f04f 0107 	mov.w	r1, #7
     86c:	f005 faa4 	bl	5db8 <PWM_disable>
	}
	return;
}
     870:	f107 0708 	add.w	r7, r7, #8
     874:	46bd      	mov	sp, r7
     876:	bd80      	pop	{r7, pc}

00000878 <set_gun_angle>:

void set_gun_angle(int angle){
     878:	b480      	push	{r7}
     87a:	b083      	sub	sp, #12
     87c:	af00      	add	r7, sp, #0
     87e:	6078      	str	r0, [r7, #4]
	//REQUIRES: pwm_init() has been called
	//          angle is a number between 0 and 204
	//EFFECTS: Sets angle of gun on robot
	angle += 46;
     880:	687b      	ldr	r3, [r7, #4]
     882:	f103 032e 	add.w	r3, r3, #46	; 0x2e
     886:	607b      	str	r3, [r7, #4]
	//PWM_set_duty_cycle(&servos, PWM_1, angle);
	return;
}
     888:	f107 070c 	add.w	r7, r7, #12
     88c:	46bd      	mov	sp, r7
     88e:	bc80      	pop	{r7}
     890:	4770      	bx	lr
     892:	bf00      	nop

00000894 <range_init>:

void range_init() {
     894:	b580      	push	{r7, lr}
     896:	af00      	add	r7, sp, #0
	ACE_init();
     898:	f003 fe70 	bl	457c <ACE_init>
	adc_handler = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_0");
     89c:	f642 10e8 	movw	r0, #10728	; 0x29e8
     8a0:	f2c0 0001 	movt	r0, #1
     8a4:	f004 fc30 	bl	5108 <ACE_get_channel_handle>
     8a8:	4603      	mov	r3, r0
     8aa:	461a      	mov	r2, r3
     8ac:	f240 6338 	movw	r3, #1592	; 0x638
     8b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     8b4:	701a      	strb	r2, [r3, #0]
}
     8b6:	bd80      	pop	{r7, pc}

000008b8 <wait>:

void wait(int x) {
     8b8:	b480      	push	{r7}
     8ba:	b083      	sub	sp, #12
     8bc:	af00      	add	r7, sp, #0
     8be:	6078      	str	r0, [r7, #4]
	for (; x > 0; x--);
     8c0:	e003      	b.n	8ca <wait+0x12>
     8c2:	687b      	ldr	r3, [r7, #4]
     8c4:	f103 33ff 	add.w	r3, r3, #4294967295
     8c8:	607b      	str	r3, [r7, #4]
     8ca:	687b      	ldr	r3, [r7, #4]
     8cc:	2b00      	cmp	r3, #0
     8ce:	dcf8      	bgt.n	8c2 <wait+0xa>
}
     8d0:	f107 070c 	add.w	r7, r7, #12
     8d4:	46bd      	mov	sp, r7
     8d6:	bc80      	pop	{r7}
     8d8:	4770      	bx	lr
     8da:	bf00      	nop

000008dc <get_range>:

int get_range() {
     8dc:	b580      	push	{r7, lr}
     8de:	b086      	sub	sp, #24
     8e0:	af00      	add	r7, sp, #0
	int to_return;
	uint16_t adc_data = ACE_get_ppe_sample(adc_handler);
     8e2:	f240 6338 	movw	r3, #1592	; 0x638
     8e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     8ea:	781b      	ldrb	r3, [r3, #0]
     8ec:	4618      	mov	r0, r3
     8ee:	f004 fc6f 	bl	51d0 <ACE_get_ppe_sample>
     8f2:	4603      	mov	r3, r0
     8f4:	80fb      	strh	r3, [r7, #6]
	double voltage = ((double)(adc_data))/4095 * 5;
     8f6:	88fb      	ldrh	r3, [r7, #6]
     8f8:	4618      	mov	r0, r3
     8fa:	f007 f9c3 	bl	7c84 <__aeabi_ui2d>
     8fe:	4602      	mov	r2, r0
     900:	460b      	mov	r3, r1
     902:	4610      	mov	r0, r2
     904:	4619      	mov	r1, r3
     906:	a316      	add	r3, pc, #88	; (adr r3, 960 <get_range+0x84>)
     908:	e9d3 2300 	ldrd	r2, r3, [r3]
     90c:	f007 fb5a 	bl	7fc4 <__aeabi_ddiv>
     910:	4602      	mov	r2, r0
     912:	460b      	mov	r3, r1
     914:	4610      	mov	r0, r2
     916:	4619      	mov	r1, r3
     918:	f04f 0200 	mov.w	r2, #0
     91c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     920:	f503 13a0 	add.w	r3, r3, #1310720	; 0x140000
     924:	f007 fa24 	bl	7d70 <__aeabi_dmul>
     928:	4602      	mov	r2, r0
     92a:	460b      	mov	r3, r1
     92c:	e9c7 2302 	strd	r2, r3, [r7, #8]
	int inches = voltage * (512/5);
     930:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
     934:	a30c      	add	r3, pc, #48	; (adr r3, 968 <get_range+0x8c>)
     936:	e9d3 2300 	ldrd	r2, r3, [r3]
     93a:	f007 fa19 	bl	7d70 <__aeabi_dmul>
     93e:	4602      	mov	r2, r0
     940:	460b      	mov	r3, r1
     942:	4610      	mov	r0, r2
     944:	4619      	mov	r1, r3
     946:	f007 fc25 	bl	8194 <__aeabi_d2iz>
     94a:	4603      	mov	r3, r0
     94c:	617b      	str	r3, [r7, #20]
	return inches;
     94e:	697b      	ldr	r3, [r7, #20]
}
     950:	4618      	mov	r0, r3
     952:	f107 0718 	add.w	r7, r7, #24
     956:	46bd      	mov	sp, r7
     958:	bd80      	pop	{r7, pc}
     95a:	bf00      	nop
     95c:	f3af 8000 	nop.w
     960:	00000000 	.word	0x00000000
     964:	40affe00 	.word	0x40affe00
     968:	00000000 	.word	0x00000000
     96c:	40598000 	.word	0x40598000

00000970 <moveTurret>:

void moveTurret(int delta) {
     970:	b580      	push	{r7, lr}
     972:	b082      	sub	sp, #8
     974:	af00      	add	r7, sp, #0
     976:	6078      	str	r0, [r7, #4]
	if (!delta)
     978:	687b      	ldr	r3, [r7, #4]
     97a:	2b00      	cmp	r3, #0
     97c:	d030      	beq.n	9e0 <moveTurret+0x70>
		return;
	curr_angle += delta;
     97e:	f240 6310 	movw	r3, #1552	; 0x610
     982:	f2c2 0300 	movt	r3, #8192	; 0x2000
     986:	681a      	ldr	r2, [r3, #0]
     988:	687b      	ldr	r3, [r7, #4]
     98a:	441a      	add	r2, r3
     98c:	f240 6310 	movw	r3, #1552	; 0x610
     990:	f2c2 0300 	movt	r3, #8192	; 0x2000
     994:	601a      	str	r2, [r3, #0]
	if (curr_angle < 5)
     996:	f240 6310 	movw	r3, #1552	; 0x610
     99a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     99e:	681b      	ldr	r3, [r3, #0]
     9a0:	2b04      	cmp	r3, #4
     9a2:	dc06      	bgt.n	9b2 <moveTurret+0x42>
		curr_angle = 5;
     9a4:	f240 6310 	movw	r3, #1552	; 0x610
     9a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9ac:	f04f 0205 	mov.w	r2, #5
     9b0:	601a      	str	r2, [r3, #0]
	if (curr_angle > 204)
     9b2:	f240 6310 	movw	r3, #1552	; 0x610
     9b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9ba:	681b      	ldr	r3, [r3, #0]
     9bc:	2bcc      	cmp	r3, #204	; 0xcc
     9be:	dd06      	ble.n	9ce <moveTurret+0x5e>
		curr_angle = 204;
     9c0:	f240 6310 	movw	r3, #1552	; 0x610
     9c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9c8:	f04f 02cc 	mov.w	r2, #204	; 0xcc
     9cc:	601a      	str	r2, [r3, #0]
	set_gun_angle(curr_angle);
     9ce:	f240 6310 	movw	r3, #1552	; 0x610
     9d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9d6:	681b      	ldr	r3, [r3, #0]
     9d8:	4618      	mov	r0, r3
     9da:	f7ff ff4d 	bl	878 <set_gun_angle>
     9de:	e000      	b.n	9e2 <moveTurret+0x72>
	return inches;
}

void moveTurret(int delta) {
	if (!delta)
		return;
     9e0:	bf00      	nop
	if (curr_angle < 5)
		curr_angle = 5;
	if (curr_angle > 204)
		curr_angle = 204;
	set_gun_angle(curr_angle);
}
     9e2:	f107 0708 	add.w	r7, r7, #8
     9e6:	46bd      	mov	sp, r7
     9e8:	bd80      	pop	{r7, pc}
     9ea:	bf00      	nop

000009ec <moveDatTrigger>:

void moveDatTrigger(int delta) {
     9ec:	b580      	push	{r7, lr}
     9ee:	b082      	sub	sp, #8
     9f0:	af00      	add	r7, sp, #0
     9f2:	6078      	str	r0, [r7, #4]
	if (!delta)
     9f4:	687b      	ldr	r3, [r7, #4]
     9f6:	2b00      	cmp	r3, #0
     9f8:	d030      	beq.n	a5c <moveDatTrigger+0x70>
		return;
	curr_trigger += delta;
     9fa:	f240 6330 	movw	r3, #1584	; 0x630
     9fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a02:	681a      	ldr	r2, [r3, #0]
     a04:	687b      	ldr	r3, [r7, #4]
     a06:	441a      	add	r2, r3
     a08:	f240 6330 	movw	r3, #1584	; 0x630
     a0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a10:	601a      	str	r2, [r3, #0]
	if (curr_trigger < 60)
     a12:	f240 6330 	movw	r3, #1584	; 0x630
     a16:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a1a:	681b      	ldr	r3, [r3, #0]
     a1c:	2b3b      	cmp	r3, #59	; 0x3b
     a1e:	dc06      	bgt.n	a2e <moveDatTrigger+0x42>
		curr_trigger = 60;
     a20:	f240 6330 	movw	r3, #1584	; 0x630
     a24:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a28:	f04f 023c 	mov.w	r2, #60	; 0x3c
     a2c:	601a      	str	r2, [r3, #0]
	if (curr_trigger > TRIGGER_PULLED)
     a2e:	f240 6330 	movw	r3, #1584	; 0x630
     a32:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a36:	681b      	ldr	r3, [r3, #0]
     a38:	2be1      	cmp	r3, #225	; 0xe1
     a3a:	dd06      	ble.n	a4a <moveDatTrigger+0x5e>
		curr_trigger = TRIGGER_PULLED;
     a3c:	f240 6330 	movw	r3, #1584	; 0x630
     a40:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a44:	f04f 02e1 	mov.w	r2, #225	; 0xe1
     a48:	601a      	str	r2, [r3, #0]
	set_trigger(curr_trigger);
     a4a:	f240 6330 	movw	r3, #1584	; 0x630
     a4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a52:	681b      	ldr	r3, [r3, #0]
     a54:	4618      	mov	r0, r3
     a56:	f7ff fd7b 	bl	550 <set_trigger>
     a5a:	e000      	b.n	a5e <moveDatTrigger+0x72>
	set_gun_angle(curr_angle);
}

void moveDatTrigger(int delta) {
	if (!delta)
		return;
     a5c:	bf00      	nop
	if (curr_trigger < 60)
		curr_trigger = 60;
	if (curr_trigger > TRIGGER_PULLED)
		curr_trigger = TRIGGER_PULLED;
	set_trigger(curr_trigger);
}
     a5e:	f107 0708 	add.w	r7, r7, #8
     a62:	46bd      	mov	sp, r7
     a64:	bd80      	pop	{r7, pc}
     a66:	bf00      	nop

00000a68 <tankControl>:

void tankControl(jx, jy, cx, cy) {
     a68:	b580      	push	{r7, lr}
     a6a:	b084      	sub	sp, #16
     a6c:	af00      	add	r7, sp, #0
     a6e:	60f8      	str	r0, [r7, #12]
     a70:	60b9      	str	r1, [r7, #8]
     a72:	607a      	str	r2, [r7, #4]
     a74:	603b      	str	r3, [r7, #0]
	wheel1(jx);
     a76:	68f8      	ldr	r0, [r7, #12]
     a78:	f7ff fd9e 	bl	5b8 <wheel1>
	wheel3(cx);
     a7c:	6878      	ldr	r0, [r7, #4]
     a7e:	f7ff fe4b 	bl	718 <wheel3>
	wheel2(jy);
     a82:	68b8      	ldr	r0, [r7, #8]
     a84:	f7ff fdf0 	bl	668 <wheel2>
	wheel4(cy);
     a88:	6838      	ldr	r0, [r7, #0]
     a8a:	f7ff fe9d 	bl	7c8 <wheel4>
}
     a8e:	f107 0710 	add.w	r7, r7, #16
     a92:	46bd      	mov	sp, r7
     a94:	bd80      	pop	{r7, pc}
     a96:	bf00      	nop

00000a98 <main>:

int main(){
     a98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     a9c:	b0f0      	sub	sp, #448	; 0x1c0
     a9e:	af06      	add	r7, sp, #24
	pwm_init();
     aa0:	f7ff fd68 	bl	574 <pwm_init>
	MSS_GPIO_init();
     aa4:	f001 fb60 	bl	2168 <MSS_GPIO_init>
	range_init();
     aa8:	f7ff fef4 	bl	894 <range_init>
	MSS_GPIO_config(MSS_GPIO_15, MSS_GPIO_OUTPUT_MODE);
     aac:	f04f 000f 	mov.w	r0, #15
     ab0:	f04f 0105 	mov.w	r1, #5
     ab4:	f001 fb8e 	bl	21d4 <MSS_GPIO_config>
	UART_init(&g_uart, COREUARTAPB0_BASE_ADDR, 162, (DATA_8_BITS | NO_PARITY));
     ab8:	f240 601c 	movw	r0, #1564	; 0x61c
     abc:	f2c2 0000 	movt	r0, #8192	; 0x2000
     ac0:	f240 2100 	movw	r1, #512	; 0x200
     ac4:	f2c4 0105 	movt	r1, #16389	; 0x4005
     ac8:	f04f 02a2 	mov.w	r2, #162	; 0xa2
     acc:	f04f 0301 	mov.w	r3, #1
     ad0:	f004 fba8 	bl	5224 <UART_init>

	uint8_t buff[BUFFER_SIZE];
	int offset = 0;
     ad4:	f04f 0300 	mov.w	r3, #0
     ad8:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
	int receive_size;
	size_t received;
	int joyx, joyy, cx, cy, start, fire, left, right;
	int startDown = 0;
     adc:	f04f 0300 	mov.w	r3, #0
     ae0:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
	int mode = 0; // 0 for manual, 1 for automatic
     ae4:	f04f 0300 	mov.w	r3, #0
     ae8:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
	uint8_t tx[100];
	uint8_t size_buff[3];
	size_t txSize;
	int start_counter = 0;
     aec:	f04f 0300 	mov.w	r3, #0
     af0:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
	firing = 0;
     af4:	f240 6334 	movw	r3, #1588	; 0x634
     af8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     afc:	f04f 0200 	mov.w	r2, #0
     b00:	601a      	str	r2, [r3, #0]
	curr_angle = 0;
     b02:	f240 6310 	movw	r3, #1552	; 0x610
     b06:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b0a:	f04f 0200 	mov.w	r2, #0
     b0e:	601a      	str	r2, [r3, #0]
	curr_trigger = 60;
     b10:	f240 6330 	movw	r3, #1584	; 0x630
     b14:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b18:	f04f 023c 	mov.w	r2, #60	; 0x3c
     b1c:	601a      	str	r2, [r3, #0]
	shots_fired = 0;
     b1e:	f240 6318 	movw	r3, #1560	; 0x618
     b22:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b26:	f04f 0200 	mov.w	r2, #0
     b2a:	601a      	str	r2, [r3, #0]
	triggering = 0;
     b2c:	f240 6314 	movw	r3, #1556	; 0x614
     b30:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b34:	f04f 0200 	mov.w	r2, #0
     b38:	601a      	str	r2, [r3, #0]
	square_time = 0;
     b3a:	f240 633c 	movw	r3, #1596	; 0x63c
     b3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b42:	f04f 0200 	mov.w	r2, #0
     b46:	601a      	str	r2, [r3, #0]
	square_state = 0;
     b48:	f240 6324 	movw	r3, #1572	; 0x624
     b4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b50:	f04f 0200 	mov.w	r2, #0
     b54:	601a      	str	r2, [r3, #0]

	//release_trigger();
	MSS_GPIO_set_output(MSS_GPIO_15, 0);
     b56:	f04f 000f 	mov.w	r0, #15
     b5a:	f04f 0100 	mov.w	r1, #0
     b5e:	f001 fb57 	bl	2210 <MSS_GPIO_set_output>
		//wheel2(-255);
		//wheel3(255);
		//wheel4(-255);
	}*/
	while (1) {
		while (!(received = UART_get_rx(&g_uart, buff, 1)));
     b62:	f107 0384 	add.w	r3, r7, #132	; 0x84
     b66:	f240 601c 	movw	r0, #1564	; 0x61c
     b6a:	f2c2 0000 	movt	r0, #8192	; 0x2000
     b6e:	4619      	mov	r1, r3
     b70:	f04f 0201 	mov.w	r2, #1
     b74:	f004 fe14 	bl	57a0 <UART_get_rx>
     b78:	4603      	mov	r3, r0
     b7a:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
     b7e:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
     b82:	2b00      	cmp	r3, #0
     b84:	d0ed      	beq.n	b62 <main+0xca>
		if (buff[0] == '@') {
     b86:	f107 0384 	add.w	r3, r7, #132	; 0x84
     b8a:	781b      	ldrb	r3, [r3, #0]
     b8c:	2b40      	cmp	r3, #64	; 0x40
     b8e:	d11b      	bne.n	bc8 <main+0x130>
			while (!(received = UART_get_rx(&g_uart, buff, 1)));
     b90:	f107 0384 	add.w	r3, r7, #132	; 0x84
     b94:	f240 601c 	movw	r0, #1564	; 0x61c
     b98:	f2c2 0000 	movt	r0, #8192	; 0x2000
     b9c:	4619      	mov	r1, r3
     b9e:	f04f 0201 	mov.w	r2, #1
     ba2:	f004 fdfd 	bl	57a0 <UART_get_rx>
     ba6:	4603      	mov	r3, r0
     ba8:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
     bac:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
     bb0:	2b00      	cmp	r3, #0
     bb2:	d0ed      	beq.n	b90 <main+0xf8>
			receive_size = buff[0];
     bb4:	f107 0384 	add.w	r3, r7, #132	; 0x84
     bb8:	781b      	ldrb	r3, [r3, #0]
     bba:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
		}
		else
			continue;
		offset = 0;
     bbe:	f04f 0300 	mov.w	r3, #0
     bc2:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
     bc6:	e001      	b.n	bcc <main+0x134>
		if (buff[0] == '@') {
			while (!(received = UART_get_rx(&g_uart, buff, 1)));
			receive_size = buff[0];
		}
		else
			continue;
     bc8:	e27a      	b.n	10c0 <PROCESS_STACK_SIZE+0xc0>
			offset += received;
			receive_size -= received;
			if (receive_size <= 0) {
				break;
			}
		}
     bca:	bf00      	nop
		}
		else
			continue;
		offset = 0;
		while (1) {
			while (receive_size != 0 && !(received = UART_get_rx(&g_uart, buff + offset, receive_size)));
     bcc:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
     bd0:	2b00      	cmp	r3, #0
     bd2:	d014      	beq.n	bfe <main+0x166>
     bd4:	f8d7 2184 	ldr.w	r2, [r7, #388]	; 0x184
     bd8:	f107 0384 	add.w	r3, r7, #132	; 0x84
     bdc:	4413      	add	r3, r2
     bde:	f8d7 2188 	ldr.w	r2, [r7, #392]	; 0x188
     be2:	f240 601c 	movw	r0, #1564	; 0x61c
     be6:	f2c2 0000 	movt	r0, #8192	; 0x2000
     bea:	4619      	mov	r1, r3
     bec:	f004 fdd8 	bl	57a0 <UART_get_rx>
     bf0:	4603      	mov	r3, r0
     bf2:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
     bf6:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
     bfa:	2b00      	cmp	r3, #0
     bfc:	d0e6      	beq.n	bcc <main+0x134>
			offset += received;
     bfe:	f8d7 2184 	ldr.w	r2, [r7, #388]	; 0x184
     c02:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
     c06:	4413      	add	r3, r2
     c08:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
			receive_size -= received;
     c0c:	f8d7 2188 	ldr.w	r2, [r7, #392]	; 0x188
     c10:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
     c14:	ebc3 0302 	rsb	r3, r3, r2
     c18:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
			if (receive_size <= 0) {
     c1c:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
     c20:	2b00      	cmp	r3, #0
     c22:	dcd2      	bgt.n	bca <main+0x132>
				break;
			}
		}
		if (buff[offset - 1] != '\0')
     c24:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
     c28:	f103 33ff 	add.w	r3, r3, #4294967295
     c2c:	f107 0284 	add.w	r2, r7, #132	; 0x84
     c30:	5cd3      	ldrb	r3, [r2, r3]
     c32:	2b00      	cmp	r3, #0
     c34:	d000      	beq.n	c38 <main+0x1a0>
			continue;
     c36:	e243      	b.n	10c0 <PROCESS_STACK_SIZE+0xc0>
		if (6 != sscanf(buff, "%d %d %d %d %d %d", &joyx, &joyy, &cx, &cy, &fire, &start)) {
     c38:	f107 0184 	add.w	r1, r7, #132	; 0x84
     c3c:	f107 0280 	add.w	r2, r7, #128	; 0x80
     c40:	f107 037c 	add.w	r3, r7, #124	; 0x7c
     c44:	f107 0078 	add.w	r0, r7, #120	; 0x78
     c48:	9000      	str	r0, [sp, #0]
     c4a:	f107 0074 	add.w	r0, r7, #116	; 0x74
     c4e:	9001      	str	r0, [sp, #4]
     c50:	f107 006c 	add.w	r0, r7, #108	; 0x6c
     c54:	9002      	str	r0, [sp, #8]
     c56:	f107 0070 	add.w	r0, r7, #112	; 0x70
     c5a:	9003      	str	r0, [sp, #12]
     c5c:	4608      	mov	r0, r1
     c5e:	f642 11fc 	movw	r1, #10748	; 0x29fc
     c62:	f2c0 0101 	movt	r1, #1
     c66:	f007 fb9f 	bl	83a8 <sscanf>
     c6a:	4603      	mov	r3, r0
     c6c:	2b06      	cmp	r3, #6
     c6e:	d007      	beq.n	c80 <main+0x1e8>
			bzero(buff, BUFFER_SIZE);
     c70:	f107 0384 	add.w	r3, r7, #132	; 0x84
     c74:	4618      	mov	r0, r3
     c76:	f44f 7180 	mov.w	r1, #256	; 0x100
     c7a:	f007 fab3 	bl	81e4 <bzero>
			continue;
     c7e:	e21f      	b.n	10c0 <PROCESS_STACK_SIZE+0xc0>
		}
		if (start > 1 || start < 0) {
     c80:	f107 0370 	add.w	r3, r7, #112	; 0x70
     c84:	681b      	ldr	r3, [r3, #0]
     c86:	2b01      	cmp	r3, #1
     c88:	dc04      	bgt.n	c94 <main+0x1fc>
     c8a:	f107 0370 	add.w	r3, r7, #112	; 0x70
     c8e:	681b      	ldr	r3, [r3, #0]
     c90:	2b00      	cmp	r3, #0
     c92:	da07      	bge.n	ca4 <main+0x20c>
			bzero(buff, BUFFER_SIZE);
     c94:	f107 0384 	add.w	r3, r7, #132	; 0x84
     c98:	4618      	mov	r0, r3
     c9a:	f44f 7180 	mov.w	r1, #256	; 0x100
     c9e:	f007 faa1 	bl	81e4 <bzero>
			continue;
     ca2:	e20d      	b.n	10c0 <PROCESS_STACK_SIZE+0xc0>
		}
		offset = 0;
     ca4:	f04f 0300 	mov.w	r3, #0
     ca8:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184

		if (6 != sscanf(buff, "%d %d %d %d %d %d", &joyx, &joyy, &cx, &cy, &fire, &start)) {
     cac:	f107 0184 	add.w	r1, r7, #132	; 0x84
     cb0:	f107 0280 	add.w	r2, r7, #128	; 0x80
     cb4:	f107 037c 	add.w	r3, r7, #124	; 0x7c
     cb8:	f107 0078 	add.w	r0, r7, #120	; 0x78
     cbc:	9000      	str	r0, [sp, #0]
     cbe:	f107 0074 	add.w	r0, r7, #116	; 0x74
     cc2:	9001      	str	r0, [sp, #4]
     cc4:	f107 006c 	add.w	r0, r7, #108	; 0x6c
     cc8:	9002      	str	r0, [sp, #8]
     cca:	f107 0070 	add.w	r0, r7, #112	; 0x70
     cce:	9003      	str	r0, [sp, #12]
     cd0:	4608      	mov	r0, r1
     cd2:	f642 11fc 	movw	r1, #10748	; 0x29fc
     cd6:	f2c0 0101 	movt	r1, #1
     cda:	f007 fb65 	bl	83a8 <sscanf>
     cde:	4603      	mov	r3, r0
     ce0:	2b06      	cmp	r3, #6
     ce2:	d007      	beq.n	cf4 <main+0x25c>
			bzero(buff, BUFFER_SIZE);
     ce4:	f107 0384 	add.w	r3, r7, #132	; 0x84
     ce8:	4618      	mov	r0, r3
     cea:	f44f 7180 	mov.w	r1, #256	; 0x100
     cee:	f007 fa79 	bl	81e4 <bzero>
			continue;
     cf2:	e1e5      	b.n	10c0 <PROCESS_STACK_SIZE+0xc0>
		}
		//printf("%s\n\r", buff);

		printf("JoyX: %4d, JoyY: %4d, CX: %4d, CY: %4d, Fire: %d, Start: %d, Range: %d\n\r", joyx, joyy, cx, cy, fire, start, get_range());
     cf4:	f107 0380 	add.w	r3, r7, #128	; 0x80
     cf8:	681e      	ldr	r6, [r3, #0]
     cfa:	f107 037c 	add.w	r3, r7, #124	; 0x7c
     cfe:	681d      	ldr	r5, [r3, #0]
     d00:	f107 0378 	add.w	r3, r7, #120	; 0x78
     d04:	681c      	ldr	r4, [r3, #0]
     d06:	f107 0374 	add.w	r3, r7, #116	; 0x74
     d0a:	f8d3 9000 	ldr.w	r9, [r3]
     d0e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
     d12:	f8d3 a000 	ldr.w	sl, [r3]
     d16:	f107 0370 	add.w	r3, r7, #112	; 0x70
     d1a:	f8d3 8000 	ldr.w	r8, [r3]
     d1e:	f7ff fddd 	bl	8dc <get_range>
     d22:	4603      	mov	r3, r0
     d24:	f8cd 9000 	str.w	r9, [sp]
     d28:	f8cd a004 	str.w	sl, [sp, #4]
     d2c:	f8cd 8008 	str.w	r8, [sp, #8]
     d30:	9303      	str	r3, [sp, #12]
     d32:	f642 2010 	movw	r0, #10768	; 0x2a10
     d36:	f2c0 0001 	movt	r0, #1
     d3a:	4631      	mov	r1, r6
     d3c:	462a      	mov	r2, r5
     d3e:	4623      	mov	r3, r4
     d40:	f007 fa88 	bl	8254 <printf>

		if (start && !startDown) {
     d44:	f107 0370 	add.w	r3, r7, #112	; 0x70
     d48:	681b      	ldr	r3, [r3, #0]
     d4a:	2b00      	cmp	r3, #0
     d4c:	d019      	beq.n	d82 <main+0x2ea>
     d4e:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
     d52:	2b00      	cmp	r3, #0
     d54:	d115      	bne.n	d82 <main+0x2ea>
			mode ++;
     d56:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
     d5a:	f103 0301 	add.w	r3, r3, #1
     d5e:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
			if (mode > NUM_MODES-1)
     d62:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
     d66:	2b02      	cmp	r3, #2
     d68:	dd03      	ble.n	d72 <main+0x2da>
				mode = 0;
     d6a:	f04f 0300 	mov.w	r3, #0
     d6e:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
			startDown = 1;
     d72:	f04f 0301 	mov.w	r3, #1
     d76:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
			start_counter = 0;
     d7a:	f04f 0300 	mov.w	r3, #0
     d7e:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
		}
		if (!start && startDown) {
     d82:	f107 0370 	add.w	r3, r7, #112	; 0x70
     d86:	681b      	ldr	r3, [r3, #0]
     d88:	2b00      	cmp	r3, #0
     d8a:	d112      	bne.n	db2 <main+0x31a>
     d8c:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
     d90:	2b00      	cmp	r3, #0
     d92:	d00e      	beq.n	db2 <main+0x31a>
			if (start_counter >= 10)
     d94:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
     d98:	2b09      	cmp	r3, #9
     d9a:	dd04      	ble.n	da6 <main+0x30e>
				startDown = 0;
     d9c:	f04f 0300 	mov.w	r3, #0
     da0:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
     da4:	e005      	b.n	db2 <main+0x31a>
			else
				start_counter++;
     da6:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
     daa:	f103 0301 	add.w	r3, r3, #1
     dae:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
		}

		joyx = joyx * 4;
     db2:	f107 0380 	add.w	r3, r7, #128	; 0x80
     db6:	681b      	ldr	r3, [r3, #0]
     db8:	ea4f 0283 	mov.w	r2, r3, lsl #2
     dbc:	f107 0380 	add.w	r3, r7, #128	; 0x80
     dc0:	601a      	str	r2, [r3, #0]
		joyy = joyy * .65;
     dc2:	f107 037c 	add.w	r3, r7, #124	; 0x7c
     dc6:	681b      	ldr	r3, [r3, #0]
     dc8:	4618      	mov	r0, r3
     dca:	f006 ff6b 	bl	7ca4 <__aeabi_i2d>
     dce:	4602      	mov	r2, r0
     dd0:	460b      	mov	r3, r1
     dd2:	4610      	mov	r0, r2
     dd4:	4619      	mov	r1, r3
     dd6:	a3bc      	add	r3, pc, #752	; (adr r3, 10c8 <PROCESS_STACK_SIZE+0xc8>)
     dd8:	e9d3 2300 	ldrd	r2, r3, [r3]
     ddc:	f006 ffc8 	bl	7d70 <__aeabi_dmul>
     de0:	4602      	mov	r2, r0
     de2:	460b      	mov	r3, r1
     de4:	4610      	mov	r0, r2
     de6:	4619      	mov	r1, r3
     de8:	f007 f9d4 	bl	8194 <__aeabi_d2iz>
     dec:	4602      	mov	r2, r0
     dee:	f107 037c 	add.w	r3, r7, #124	; 0x7c
     df2:	601a      	str	r2, [r3, #0]

		/*if (joyx < 0)
			joyx -= 150;
		else if (joyx > 0)
			joyx += 150;*/
		if (joyy < 0)
     df4:	f107 037c 	add.w	r3, r7, #124	; 0x7c
     df8:	681b      	ldr	r3, [r3, #0]
     dfa:	2b00      	cmp	r3, #0
     dfc:	da08      	bge.n	e10 <main+0x378>
			joyy -= 150;
     dfe:	f107 037c 	add.w	r3, r7, #124	; 0x7c
     e02:	681b      	ldr	r3, [r3, #0]
     e04:	f1a3 0296 	sub.w	r2, r3, #150	; 0x96
     e08:	f107 037c 	add.w	r3, r7, #124	; 0x7c
     e0c:	601a      	str	r2, [r3, #0]
     e0e:	e00c      	b.n	e2a <main+0x392>
		else if (joyy > 0)
     e10:	f107 037c 	add.w	r3, r7, #124	; 0x7c
     e14:	681b      	ldr	r3, [r3, #0]
     e16:	2b00      	cmp	r3, #0
     e18:	dd07      	ble.n	e2a <main+0x392>
			joyy += 150;
     e1a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
     e1e:	681b      	ldr	r3, [r3, #0]
     e20:	f103 0296 	add.w	r2, r3, #150	; 0x96
     e24:	f107 037c 	add.w	r3, r7, #124	; 0x7c
     e28:	601a      	str	r2, [r3, #0]

		if(cx < -85)
     e2a:	f107 0378 	add.w	r3, r7, #120	; 0x78
     e2e:	681b      	ldr	r3, [r3, #0]
     e30:	f113 0f55 	cmn.w	r3, #85	; 0x55
     e34:	da04      	bge.n	e40 <main+0x3a8>
			cx = -85;
     e36:	f107 0378 	add.w	r3, r7, #120	; 0x78
     e3a:	f06f 0254 	mvn.w	r2, #84	; 0x54
     e3e:	601a      	str	r2, [r3, #0]

		left = joyx - cx*5;
     e40:	f107 0378 	add.w	r3, r7, #120	; 0x78
     e44:	681a      	ldr	r2, [r3, #0]
     e46:	4613      	mov	r3, r2
     e48:	ea4f 7383 	mov.w	r3, r3, lsl #30
     e4c:	ebc2 0303 	rsb	r3, r2, r3
     e50:	ea4f 0383 	mov.w	r3, r3, lsl #2
     e54:	ebc2 0203 	rsb	r2, r2, r3
     e58:	f107 0380 	add.w	r3, r7, #128	; 0x80
     e5c:	681b      	ldr	r3, [r3, #0]
     e5e:	4413      	add	r3, r2
     e60:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
		right = joyx + cx*5;
     e64:	f107 0378 	add.w	r3, r7, #120	; 0x78
     e68:	681a      	ldr	r2, [r3, #0]
     e6a:	4613      	mov	r3, r2
     e6c:	ea4f 0383 	mov.w	r3, r3, lsl #2
     e70:	441a      	add	r2, r3
     e72:	f107 0380 	add.w	r3, r7, #128	; 0x80
     e76:	681b      	ldr	r3, [r3, #0]
     e78:	4413      	add	r3, r2
     e7a:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194

		if(left < -255)
     e7e:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
     e82:	f113 0fff 	cmn.w	r3, #255	; 0xff
     e86:	da03      	bge.n	e90 <main+0x3f8>
			left = -255;
     e88:	f06f 03fe 	mvn.w	r3, #254	; 0xfe
     e8c:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
		if(left > 255)
     e90:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
     e94:	2bff      	cmp	r3, #255	; 0xff
     e96:	dd03      	ble.n	ea0 <main+0x408>
			left = 255;
     e98:	f04f 03ff 	mov.w	r3, #255	; 0xff
     e9c:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
		if(right < -255)
     ea0:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
     ea4:	f113 0fff 	cmn.w	r3, #255	; 0xff
     ea8:	da03      	bge.n	eb2 <main+0x41a>
			right = -255;
     eaa:	f06f 03fe 	mvn.w	r3, #254	; 0xfe
     eae:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
		if(right > 255)
     eb2:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
     eb6:	2bff      	cmp	r3, #255	; 0xff
     eb8:	dd03      	ble.n	ec2 <main+0x42a>
			right = 255;
     eba:	f04f 03ff 	mov.w	r3, #255	; 0xff
     ebe:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194




		wheel1(joyy);
     ec2:	f107 037c 	add.w	r3, r7, #124	; 0x7c
     ec6:	681b      	ldr	r3, [r3, #0]
     ec8:	4618      	mov	r0, r3
     eca:	f7ff fb75 	bl	5b8 <wheel1>
		wheel2(left);
     ece:	f8d7 0190 	ldr.w	r0, [r7, #400]	; 0x190
     ed2:	f7ff fbc9 	bl	668 <wheel2>
		wheel3(joyy);
     ed6:	f107 037c 	add.w	r3, r7, #124	; 0x7c
     eda:	681b      	ldr	r3, [r3, #0]
     edc:	4618      	mov	r0, r3
     ede:	f7ff fc1b 	bl	718 <wheel3>
		wheel4(right);
     ee2:	f8d7 0194 	ldr.w	r0, [r7, #404]	; 0x194
     ee6:	f7ff fc6f 	bl	7c8 <wheel4>

		moveTurret(cy/8);
     eea:	f107 0374 	add.w	r3, r7, #116	; 0x74
     eee:	681b      	ldr	r3, [r3, #0]
     ef0:	f103 0207 	add.w	r2, r3, #7
     ef4:	2b00      	cmp	r3, #0
     ef6:	bfb8      	it	lt
     ef8:	4613      	movlt	r3, r2
     efa:	ea4f 03e3 	mov.w	r3, r3, asr #3
     efe:	4618      	mov	r0, r3
     f00:	f7ff fd36 	bl	970 <moveTurret>
		//moveDatTrigger(cy/8);

		if ((fire && !firing) || (get_range() < FIRING_RANGE && !firing && mode)) {
     f04:	f107 036c 	add.w	r3, r7, #108	; 0x6c
     f08:	681b      	ldr	r3, [r3, #0]
     f0a:	2b00      	cmp	r3, #0
     f0c:	d006      	beq.n	f1c <main+0x484>
     f0e:	f240 6334 	movw	r3, #1588	; 0x634
     f12:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f16:	681b      	ldr	r3, [r3, #0]
     f18:	2b00      	cmp	r3, #0
     f1a:	d00f      	beq.n	f3c <main+0x4a4>
     f1c:	f7ff fcde 	bl	8dc <get_range>
     f20:	4603      	mov	r3, r0
     f22:	2b13      	cmp	r3, #19
     f24:	dc0c      	bgt.n	f40 <main+0x4a8>
     f26:	f240 6334 	movw	r3, #1588	; 0x634
     f2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f2e:	681b      	ldr	r3, [r3, #0]
     f30:	2b00      	cmp	r3, #0
     f32:	d105      	bne.n	f40 <main+0x4a8>
     f34:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
     f38:	2b00      	cmp	r3, #0
     f3a:	d001      	beq.n	f40 <main+0x4a8>
			start_gun();
     f3c:	f7ff fab0 	bl	4a0 <start_gun>
		}

		if (firing && fire_counter < FIRE_TIME)
     f40:	f240 6334 	movw	r3, #1588	; 0x634
     f44:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f48:	681b      	ldr	r3, [r3, #0]
     f4a:	2b00      	cmp	r3, #0
     f4c:	d012      	beq.n	f74 <main+0x4dc>
     f4e:	f240 6340 	movw	r3, #1600	; 0x640
     f52:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f56:	681b      	ldr	r3, [r3, #0]
     f58:	2b3b      	cmp	r3, #59	; 0x3b
     f5a:	dc0b      	bgt.n	f74 <main+0x4dc>
			fire_counter++;
     f5c:	f240 6340 	movw	r3, #1600	; 0x640
     f60:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f64:	681b      	ldr	r3, [r3, #0]
     f66:	f103 0201 	add.w	r2, r3, #1
     f6a:	f240 6340 	movw	r3, #1600	; 0x640
     f6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f72:	601a      	str	r2, [r3, #0]
		if (firing && fire_counter >= FIRE_TIME) {
     f74:	f240 6334 	movw	r3, #1588	; 0x634
     f78:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f7c:	681b      	ldr	r3, [r3, #0]
     f7e:	2b00      	cmp	r3, #0
     f80:	d014      	beq.n	fac <main+0x514>
     f82:	f240 6340 	movw	r3, #1600	; 0x640
     f86:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f8a:	681b      	ldr	r3, [r3, #0]
     f8c:	2b3b      	cmp	r3, #59	; 0x3b
     f8e:	dd0d      	ble.n	fac <main+0x514>
			stop_gun();
     f90:	f7ff fa9e 	bl	4d0 <stop_gun>
			shots_fired++;
     f94:	f240 6318 	movw	r3, #1560	; 0x618
     f98:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f9c:	681b      	ldr	r3, [r3, #0]
     f9e:	f103 0201 	add.w	r2, r3, #1
     fa2:	f240 6318 	movw	r3, #1560	; 0x618
     fa6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     faa:	601a      	str	r2, [r3, #0]
		}
		if (fire_counter > TRIGGER_START_TIME && !triggering)
     fac:	f240 6340 	movw	r3, #1600	; 0x640
     fb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fb4:	681b      	ldr	r3, [r3, #0]
     fb6:	2b19      	cmp	r3, #25
     fb8:	dd08      	ble.n	fcc <main+0x534>
     fba:	f240 6314 	movw	r3, #1556	; 0x614
     fbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fc2:	681b      	ldr	r3, [r3, #0]
     fc4:	2b00      	cmp	r3, #0
     fc6:	d101      	bne.n	fcc <main+0x534>
			pull_trigger();
     fc8:	f7ff fa9a 	bl	500 <pull_trigger>
		if (fire_counter > TRIGGER_END_TIME && triggering)
     fcc:	f240 6340 	movw	r3, #1600	; 0x640
     fd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fd4:	681b      	ldr	r3, [r3, #0]
     fd6:	2b37      	cmp	r3, #55	; 0x37
     fd8:	dd08      	ble.n	fec <main+0x554>
     fda:	f240 6314 	movw	r3, #1556	; 0x614
     fde:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fe2:	681b      	ldr	r3, [r3, #0]
     fe4:	2b00      	cmp	r3, #0
     fe6:	d001      	beq.n	fec <main+0x554>
			release_trigger();
     fe8:	f7ff fa9e 	bl	528 <release_trigger>

		txSize = sprintf(tx, "%d %d %d %d %d", mode, get_range(), shots_fired, ((curr_angle-5)*.25)-5, firing) + 1;
     fec:	f7ff fc76 	bl	8dc <get_range>
     ff0:	4604      	mov	r4, r0
     ff2:	f240 6318 	movw	r3, #1560	; 0x618
     ff6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ffa:	681d      	ldr	r5, [r3, #0]
     ffc:	f240 6310 	movw	r3, #1552	; 0x610
    1000:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1004:	681b      	ldr	r3, [r3, #0]
    1006:	f1a3 0305 	sub.w	r3, r3, #5
    100a:	4618      	mov	r0, r3
    100c:	f006 fe4a 	bl	7ca4 <__aeabi_i2d>
    1010:	4602      	mov	r2, r0
    1012:	460b      	mov	r3, r1
    1014:	4610      	mov	r0, r2
    1016:	4619      	mov	r1, r3
    1018:	f04f 0200 	mov.w	r2, #0
    101c:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
    1020:	f503 03a0 	add.w	r3, r3, #5242880	; 0x500000
    1024:	f006 fea4 	bl	7d70 <__aeabi_dmul>
    1028:	4602      	mov	r2, r0
    102a:	460b      	mov	r3, r1
    102c:	4610      	mov	r0, r2
    102e:	4619      	mov	r1, r3
    1030:	f04f 0200 	mov.w	r2, #0
    1034:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1038:	f503 13a0 	add.w	r3, r3, #1310720	; 0x140000
    103c:	f006 fce4 	bl	7a08 <__aeabi_dsub>
    1040:	4602      	mov	r2, r0
    1042:	460b      	mov	r3, r1
    1044:	4610      	mov	r0, r2
    1046:	4619      	mov	r1, r3
    1048:	f240 6334 	movw	r3, #1588	; 0x634
    104c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1050:	681a      	ldr	r2, [r3, #0]
    1052:	f107 0308 	add.w	r3, r7, #8
    1056:	9500      	str	r5, [sp, #0]
    1058:	e9cd 0102 	strd	r0, r1, [sp, #8]
    105c:	9204      	str	r2, [sp, #16]
    105e:	4618      	mov	r0, r3
    1060:	f642 215c 	movw	r1, #10844	; 0x2a5c
    1064:	f2c0 0101 	movt	r1, #1
    1068:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
    106c:	4623      	mov	r3, r4
    106e:	f007 f923 	bl	82b8 <sprintf>
    1072:	4603      	mov	r3, r0
    1074:	f103 0301 	add.w	r3, r3, #1
    1078:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
		sprintf(size_buff, "@%c", txSize);
    107c:	f107 0304 	add.w	r3, r7, #4
    1080:	4618      	mov	r0, r3
    1082:	f642 216c 	movw	r1, #10860	; 0x2a6c
    1086:	f2c0 0101 	movt	r1, #1
    108a:	f8d7 21a0 	ldr.w	r2, [r7, #416]	; 0x1a0
    108e:	f007 f913 	bl	82b8 <sprintf>
		UART_send(&g_uart, size_buff, 2);
    1092:	f107 0304 	add.w	r3, r7, #4
    1096:	f240 601c 	movw	r0, #1564	; 0x61c
    109a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    109e:	4619      	mov	r1, r3
    10a0:	f04f 0202 	mov.w	r2, #2
    10a4:	f004 fa0e 	bl	54c4 <UART_send>
		UART_send(&g_uart, tx, txSize);
    10a8:	f107 0308 	add.w	r3, r7, #8
    10ac:	f240 601c 	movw	r0, #1564	; 0x61c
    10b0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    10b4:	4619      	mov	r1, r3
    10b6:	f8d7 21a0 	ldr.w	r2, [r7, #416]	; 0x1a0
    10ba:	f004 fa03 	bl	54c4 <UART_send>
	}
    10be:	e550      	b.n	b62 <main+0xca>
    10c0:	e54f      	b.n	b62 <main+0xca>
    10c2:	bf00      	nop
    10c4:	f3af 8000 	nop.w
    10c8:	cccccccd 	.word	0xcccccccd
    10cc:	3fe4cccc 	.word	0x3fe4cccc

000010d0 <NVIC_init>:

/***************************************************************************//**
 * 
 */
void NVIC_init( void )
{
    10d0:	b480      	push	{r7}
    10d2:	af00      	add	r7, sp, #0
     * Please use SmartFusion CMSIS-PAL provided NVIC control functions.
     * The use of the Actel HAL NVIC control functions is obsolete on SmartFusion
     * devices.
     * Simply remove the call to NVIC_init() from your application code.
     */
    ASSERT(0);
    10d4:	be00      	bkpt	0x0000
}
    10d6:	46bd      	mov	sp, r7
    10d8:	bc80      	pop	{r7}
    10da:	4770      	bx	lr

000010dc <NVIC_set_handler>:
void NVIC_set_handler
(
    uint32_t interrupt_number,
    interrupt_handler_t handler
)
{
    10dc:	b480      	push	{r7}
    10de:	b083      	sub	sp, #12
    10e0:	af00      	add	r7, sp, #0
    10e2:	6078      	str	r0, [r7, #4]
    10e4:	6039      	str	r1, [r7, #0]
     * devices.
     * Please provide a function using the folowing prototype to handle interrupts
     * from peripherals implemeted in the SmartFusion FPGA fabric:
     *      void Fabric_IRQHandler( void )
     */
    ASSERT(0);
    10e6:	be00      	bkpt	0x0000
}
    10e8:	f107 070c 	add.w	r7, r7, #12
    10ec:	46bd      	mov	sp, r7
    10ee:	bc80      	pop	{r7}
    10f0:	4770      	bx	lr
    10f2:	bf00      	nop

000010f4 <NVIC_set_priority>:
void NVIC_set_priority
(
    uint32_t interrupt_number,
    uint8_t priority_level
)
{
    10f4:	b480      	push	{r7}
    10f6:	b083      	sub	sp, #12
    10f8:	af00      	add	r7, sp, #0
    10fa:	6078      	str	r0, [r7, #4]
    10fc:	460b      	mov	r3, r1
    10fe:	70fb      	strb	r3, [r7, #3]
     * Please replace calls to NVIC_set_priority() with a call to the CMSIS-PAL
     * void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) function where
     * IRQn is set to Fabric_IRQn in order to set the priority of interrupts
     * generated from peripheral implemented in the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    1100:	be00      	bkpt	0x0000
}
    1102:	f107 070c 	add.w	r7, r7, #12
    1106:	46bd      	mov	sp, r7
    1108:	bc80      	pop	{r7}
    110a:	4770      	bx	lr

0000110c <NVIC_enable_interrupt>:

/***************************************************************************//**
 * 
 */
void NVIC_enable_interrupt( uint32_t interrupt_number )
{
    110c:	b480      	push	{r7}
    110e:	b083      	sub	sp, #12
    1110:	af00      	add	r7, sp, #0
    1112:	6078      	str	r0, [r7, #4]
     * Please replace calls to NVIC_enable_interrupt() with a call to the CMSIS-PAL
     * void NVIC_EnableIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to enable interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    1114:	be00      	bkpt	0x0000
}
    1116:	f107 070c 	add.w	r7, r7, #12
    111a:	46bd      	mov	sp, r7
    111c:	bc80      	pop	{r7}
    111e:	4770      	bx	lr

00001120 <NVIC_disable_interrupt>:

/***************************************************************************//**
 * 
 */
void NVIC_disable_interrupt( uint32_t interrupt_number )
{
    1120:	b480      	push	{r7}
    1122:	b083      	sub	sp, #12
    1124:	af00      	add	r7, sp, #0
    1126:	6078      	str	r0, [r7, #4]
     * Please replace calls to NVIC_disable_interrupt() with a call to the CMSIS-PAL
     * void NVIC_DisableIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to disable interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    1128:	be00      	bkpt	0x0000
}
    112a:	f107 070c 	add.w	r7, r7, #12
    112e:	46bd      	mov	sp, r7
    1130:	bc80      	pop	{r7}
    1132:	4770      	bx	lr

00001134 <NVIC_clear_interrupt>:

/***************************************************************************//**
 * 
 */
void NVIC_clear_interrupt( uint32_t interrupt_number )
{
    1134:	b480      	push	{r7}
    1136:	b083      	sub	sp, #12
    1138:	af00      	add	r7, sp, #0
    113a:	6078      	str	r0, [r7, #4]
     * Please replace calls to NVIC_clear_interrupt() with a call to the CMSIS-PAL
     * void NVIC_ClearPendingIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to clear interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    113c:	be00      	bkpt	0x0000
}
    113e:	f107 070c 	add.w	r7, r7, #12
    1142:	46bd      	mov	sp, r7
    1144:	bc80      	pop	{r7}
    1146:	4770      	bx	lr

00001148 <HAL_disable_interrupts>:
    1148:	f3ef 8010 	mrs	r0, PRIMASK
    114c:	b672      	cpsid	i
    114e:	4770      	bx	lr

00001150 <HAL_restore_interrupts>:
    1150:	f380 8810 	msr	PRIMASK, r0
    1154:	4770      	bx	lr
	...

00001158 <HAL_assert_fail>:
void HAL_assert_fail
(
    const uint8_t * file_name,
    uint32_t line_no
)
{
    1158:	b480      	push	{r7}
    115a:	b087      	sub	sp, #28
    115c:	af00      	add	r7, sp, #0
    115e:	6078      	str	r0, [r7, #4]
    1160:	6039      	str	r1, [r7, #0]
    while(1)
    {
        volatile const uint8_t * assert_file = file_name;
    1162:	687b      	ldr	r3, [r7, #4]
    1164:	617b      	str	r3, [r7, #20]
        volatile uint32_t assert_line = line_no;
    1166:	683b      	ldr	r3, [r7, #0]
    1168:	613b      	str	r3, [r7, #16]
        volatile char dummy;
		volatile uint32_t i_dummy;
		
		/* following lines to avoid compiler warnings: */
        dummy = *assert_file;
    116a:	697b      	ldr	r3, [r7, #20]
    116c:	781b      	ldrb	r3, [r3, #0]
    116e:	b2db      	uxtb	r3, r3
    1170:	73fb      	strb	r3, [r7, #15]
		i_dummy = assert_line;
    1172:	693b      	ldr	r3, [r7, #16]
    1174:	60bb      	str	r3, [r7, #8]
		i_dummy++;
    1176:	68bb      	ldr	r3, [r7, #8]
    1178:	f103 0301 	add.w	r3, r3, #1
    117c:	60bb      	str	r3, [r7, #8]
    }
    117e:	e7f0      	b.n	1162 <HAL_assert_fail+0xa>

00001180 <HW_set_32bit_reg>:
    1180:	6001      	str	r1, [r0, #0]
    1182:	4770      	bx	lr

00001184 <HW_get_32bit_reg>:
    1184:	6800      	ldr	r0, [r0, #0]
    1186:	4770      	bx	lr

00001188 <HW_set_32bit_reg_field>:
    1188:	b50e      	push	{r1, r2, r3, lr}
    118a:	fa03 f301 	lsl.w	r3, r3, r1
    118e:	ea03 0302 	and.w	r3, r3, r2
    1192:	6801      	ldr	r1, [r0, #0]
    1194:	ea6f 0202 	mvn.w	r2, r2
    1198:	ea01 0102 	and.w	r1, r1, r2
    119c:	ea41 0103 	orr.w	r1, r1, r3
    11a0:	6001      	str	r1, [r0, #0]
    11a2:	bd0e      	pop	{r1, r2, r3, pc}

000011a4 <HW_get_32bit_reg_field>:
    11a4:	6800      	ldr	r0, [r0, #0]
    11a6:	ea00 0002 	and.w	r0, r0, r2
    11aa:	fa20 f001 	lsr.w	r0, r0, r1
    11ae:	4770      	bx	lr

000011b0 <HW_set_16bit_reg>:
    11b0:	8001      	strh	r1, [r0, #0]
    11b2:	4770      	bx	lr

000011b4 <HW_get_16bit_reg>:
    11b4:	8800      	ldrh	r0, [r0, #0]
    11b6:	4770      	bx	lr

000011b8 <HW_set_16bit_reg_field>:
    11b8:	b50e      	push	{r1, r2, r3, lr}
    11ba:	fa03 f301 	lsl.w	r3, r3, r1
    11be:	ea03 0302 	and.w	r3, r3, r2
    11c2:	8801      	ldrh	r1, [r0, #0]
    11c4:	ea6f 0202 	mvn.w	r2, r2
    11c8:	ea01 0102 	and.w	r1, r1, r2
    11cc:	ea41 0103 	orr.w	r1, r1, r3
    11d0:	8001      	strh	r1, [r0, #0]
    11d2:	bd0e      	pop	{r1, r2, r3, pc}

000011d4 <HW_get_16bit_reg_field>:
    11d4:	8800      	ldrh	r0, [r0, #0]
    11d6:	ea00 0002 	and.w	r0, r0, r2
    11da:	fa20 f001 	lsr.w	r0, r0, r1
    11de:	4770      	bx	lr

000011e0 <HW_set_8bit_reg>:
    11e0:	7001      	strb	r1, [r0, #0]
    11e2:	4770      	bx	lr

000011e4 <HW_get_8bit_reg>:
    11e4:	7800      	ldrb	r0, [r0, #0]
    11e6:	4770      	bx	lr

000011e8 <HW_set_8bit_reg_field>:
    11e8:	b50e      	push	{r1, r2, r3, lr}
    11ea:	fa03 f301 	lsl.w	r3, r3, r1
    11ee:	ea03 0302 	and.w	r3, r3, r2
    11f2:	7801      	ldrb	r1, [r0, #0]
    11f4:	ea6f 0202 	mvn.w	r2, r2
    11f8:	ea01 0102 	and.w	r1, r1, r2
    11fc:	ea41 0103 	orr.w	r1, r1, r3
    1200:	7001      	strb	r1, [r0, #0]
    1202:	bd0e      	pop	{r1, r2, r3, pc}

00001204 <HW_get_8bit_reg_field>:
    1204:	7800      	ldrb	r0, [r0, #0]
    1206:	ea00 0002 	and.w	r0, r0, r2
    120a:	fa20 f001 	lsr.w	r0, r0, r1
    120e:	4770      	bx	lr

00001210 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    1210:	b480      	push	{r7}
    1212:	b083      	sub	sp, #12
    1214:	af00      	add	r7, sp, #0
    1216:	4603      	mov	r3, r0
    1218:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    121a:	f24e 1300 	movw	r3, #57600	; 0xe100
    121e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1222:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1226:	ea4f 1252 	mov.w	r2, r2, lsr #5
    122a:	88f9      	ldrh	r1, [r7, #6]
    122c:	f001 011f 	and.w	r1, r1, #31
    1230:	f04f 0001 	mov.w	r0, #1
    1234:	fa00 f101 	lsl.w	r1, r0, r1
    1238:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    123c:	f107 070c 	add.w	r7, r7, #12
    1240:	46bd      	mov	sp, r7
    1242:	bc80      	pop	{r7}
    1244:	4770      	bx	lr
    1246:	bf00      	nop

00001248 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    1248:	b480      	push	{r7}
    124a:	b083      	sub	sp, #12
    124c:	af00      	add	r7, sp, #0
    124e:	4603      	mov	r3, r0
    1250:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    1252:	f24e 1300 	movw	r3, #57600	; 0xe100
    1256:	f2ce 0300 	movt	r3, #57344	; 0xe000
    125a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    125e:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1262:	88f9      	ldrh	r1, [r7, #6]
    1264:	f001 011f 	and.w	r1, r1, #31
    1268:	f04f 0001 	mov.w	r0, #1
    126c:	fa00 f101 	lsl.w	r1, r0, r1
    1270:	f102 0220 	add.w	r2, r2, #32
    1274:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1278:	f107 070c 	add.w	r7, r7, #12
    127c:	46bd      	mov	sp, r7
    127e:	bc80      	pop	{r7}
    1280:	4770      	bx	lr
    1282:	bf00      	nop

00001284 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    1284:	b480      	push	{r7}
    1286:	b083      	sub	sp, #12
    1288:	af00      	add	r7, sp, #0
    128a:	4603      	mov	r3, r0
    128c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    128e:	f24e 1300 	movw	r3, #57600	; 0xe100
    1292:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1296:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    129a:	ea4f 1252 	mov.w	r2, r2, lsr #5
    129e:	88f9      	ldrh	r1, [r7, #6]
    12a0:	f001 011f 	and.w	r1, r1, #31
    12a4:	f04f 0001 	mov.w	r0, #1
    12a8:	fa00 f101 	lsl.w	r1, r0, r1
    12ac:	f102 0260 	add.w	r2, r2, #96	; 0x60
    12b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    12b4:	f107 070c 	add.w	r7, r7, #12
    12b8:	46bd      	mov	sp, r7
    12ba:	bc80      	pop	{r7}
    12bc:	4770      	bx	lr
    12be:	bf00      	nop

000012c0 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
    12c0:	b580      	push	{r7, lr}
    12c2:	b088      	sub	sp, #32
    12c4:	af00      	add	r7, sp, #0
    12c6:	60f8      	str	r0, [r7, #12]
    12c8:	60b9      	str	r1, [r7, #8]
    12ca:	4613      	mov	r3, r2
    12cc:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
    12ce:	f04f 0301 	mov.w	r3, #1
    12d2:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
    12d4:	f04f 0300 	mov.w	r3, #0
    12d8:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    12da:	68fa      	ldr	r2, [r7, #12]
    12dc:	f240 636c 	movw	r3, #1644	; 0x66c
    12e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12e4:	429a      	cmp	r2, r3
    12e6:	d007      	beq.n	12f8 <MSS_UART_init+0x38>
    12e8:	68fa      	ldr	r2, [r7, #12]
    12ea:	f240 6344 	movw	r3, #1604	; 0x644
    12ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12f2:	429a      	cmp	r2, r3
    12f4:	d000      	beq.n	12f8 <MSS_UART_init+0x38>
    12f6:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
    12f8:	68bb      	ldr	r3, [r7, #8]
    12fa:	2b00      	cmp	r3, #0
    12fc:	d100      	bne.n	1300 <MSS_UART_init+0x40>
    12fe:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
    1300:	f006 f902 	bl	7508 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
    1304:	68fa      	ldr	r2, [r7, #12]
    1306:	f240 636c 	movw	r3, #1644	; 0x66c
    130a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    130e:	429a      	cmp	r2, r3
    1310:	d12e      	bne.n	1370 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
    1312:	68fb      	ldr	r3, [r7, #12]
    1314:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    1318:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
    131a:	68fb      	ldr	r3, [r7, #12]
    131c:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
    1320:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
    1322:	68fb      	ldr	r3, [r7, #12]
    1324:	f04f 020a 	mov.w	r2, #10
    1328:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
    132a:	f240 0358 	movw	r3, #88	; 0x58
    132e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1332:	681b      	ldr	r3, [r3, #0]
    1334:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
    1336:	f242 0300 	movw	r3, #8192	; 0x2000
    133a:	f2ce 0304 	movt	r3, #57348	; 0xe004
    133e:	f242 0200 	movw	r2, #8192	; 0x2000
    1342:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1346:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1348:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    134c:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
    134e:	f04f 000a 	mov.w	r0, #10
    1352:	f7ff ff97 	bl	1284 <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
    1356:	f242 0300 	movw	r3, #8192	; 0x2000
    135a:	f2ce 0304 	movt	r3, #57348	; 0xe004
    135e:	f242 0200 	movw	r2, #8192	; 0x2000
    1362:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1366:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1368:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    136c:	631a      	str	r2, [r3, #48]	; 0x30
    136e:	e031      	b.n	13d4 <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
    1370:	68fa      	ldr	r2, [r7, #12]
    1372:	f240 0300 	movw	r3, #0
    1376:	f2c4 0301 	movt	r3, #16385	; 0x4001
    137a:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
    137c:	68fa      	ldr	r2, [r7, #12]
    137e:	f240 0300 	movw	r3, #0
    1382:	f2c4 2320 	movt	r3, #16928	; 0x4220
    1386:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
    1388:	68fb      	ldr	r3, [r7, #12]
    138a:	f04f 020b 	mov.w	r2, #11
    138e:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
    1390:	f240 035c 	movw	r3, #92	; 0x5c
    1394:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1398:	681b      	ldr	r3, [r3, #0]
    139a:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
    139c:	f242 0300 	movw	r3, #8192	; 0x2000
    13a0:	f2ce 0304 	movt	r3, #57348	; 0xe004
    13a4:	f242 0200 	movw	r2, #8192	; 0x2000
    13a8:	f2ce 0204 	movt	r2, #57348	; 0xe004
    13ac:	6b12      	ldr	r2, [r2, #48]	; 0x30
    13ae:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    13b2:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
    13b4:	f04f 000b 	mov.w	r0, #11
    13b8:	f7ff ff64 	bl	1284 <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
    13bc:	f242 0300 	movw	r3, #8192	; 0x2000
    13c0:	f2ce 0304 	movt	r3, #57348	; 0xe004
    13c4:	f242 0200 	movw	r2, #8192	; 0x2000
    13c8:	f2ce 0204 	movt	r2, #57348	; 0xe004
    13cc:	6b12      	ldr	r2, [r2, #48]	; 0x30
    13ce:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    13d2:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
    13d4:	68fb      	ldr	r3, [r7, #12]
    13d6:	681b      	ldr	r3, [r3, #0]
    13d8:	f04f 0200 	mov.w	r2, #0
    13dc:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
    13de:	68bb      	ldr	r3, [r7, #8]
    13e0:	2b00      	cmp	r3, #0
    13e2:	d021      	beq.n	1428 <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
    13e4:	69ba      	ldr	r2, [r7, #24]
    13e6:	68bb      	ldr	r3, [r7, #8]
    13e8:	fbb2 f3f3 	udiv	r3, r2, r3
    13ec:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
    13ee:	69fb      	ldr	r3, [r7, #28]
    13f0:	f003 0308 	and.w	r3, r3, #8
    13f4:	2b00      	cmp	r3, #0
    13f6:	d006      	beq.n	1406 <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
    13f8:	69fb      	ldr	r3, [r7, #28]
    13fa:	ea4f 1313 	mov.w	r3, r3, lsr #4
    13fe:	f103 0301 	add.w	r3, r3, #1
    1402:	61fb      	str	r3, [r7, #28]
    1404:	e003      	b.n	140e <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
    1406:	69fb      	ldr	r3, [r7, #28]
    1408:	ea4f 1313 	mov.w	r3, r3, lsr #4
    140c:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
    140e:	69fa      	ldr	r2, [r7, #28]
    1410:	f64f 73ff 	movw	r3, #65535	; 0xffff
    1414:	429a      	cmp	r2, r3
    1416:	d900      	bls.n	141a <MSS_UART_init+0x15a>
    1418:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
    141a:	69fa      	ldr	r2, [r7, #28]
    141c:	f64f 73ff 	movw	r3, #65535	; 0xffff
    1420:	429a      	cmp	r2, r3
    1422:	d801      	bhi.n	1428 <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
    1424:	69fb      	ldr	r3, [r7, #28]
    1426:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
    1428:	68fb      	ldr	r3, [r7, #12]
    142a:	685b      	ldr	r3, [r3, #4]
    142c:	f04f 0201 	mov.w	r2, #1
    1430:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
    1434:	68fb      	ldr	r3, [r7, #12]
    1436:	681b      	ldr	r3, [r3, #0]
    1438:	8afa      	ldrh	r2, [r7, #22]
    143a:	ea4f 2212 	mov.w	r2, r2, lsr #8
    143e:	b292      	uxth	r2, r2
    1440:	b2d2      	uxtb	r2, r2
    1442:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
    1444:	68fb      	ldr	r3, [r7, #12]
    1446:	681b      	ldr	r3, [r3, #0]
    1448:	8afa      	ldrh	r2, [r7, #22]
    144a:	b2d2      	uxtb	r2, r2
    144c:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
    144e:	68fb      	ldr	r3, [r7, #12]
    1450:	685b      	ldr	r3, [r3, #4]
    1452:	f04f 0200 	mov.w	r2, #0
    1456:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
    145a:	68fb      	ldr	r3, [r7, #12]
    145c:	681b      	ldr	r3, [r3, #0]
    145e:	79fa      	ldrb	r2, [r7, #7]
    1460:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
    1462:	68fb      	ldr	r3, [r7, #12]
    1464:	681b      	ldr	r3, [r3, #0]
    1466:	f04f 020e 	mov.w	r2, #14
    146a:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
    146c:	68fb      	ldr	r3, [r7, #12]
    146e:	685b      	ldr	r3, [r3, #4]
    1470:	f04f 0200 	mov.w	r2, #0
    1474:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
    1478:	68fb      	ldr	r3, [r7, #12]
    147a:	f04f 0200 	mov.w	r2, #0
    147e:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
    1480:	68fb      	ldr	r3, [r7, #12]
    1482:	f04f 0200 	mov.w	r2, #0
    1486:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
    1488:	68fb      	ldr	r3, [r7, #12]
    148a:	f04f 0200 	mov.w	r2, #0
    148e:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
    1490:	68fb      	ldr	r3, [r7, #12]
    1492:	f04f 0200 	mov.w	r2, #0
    1496:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
    1498:	68fa      	ldr	r2, [r7, #12]
    149a:	f641 23b5 	movw	r3, #6837	; 0x1ab5
    149e:	f2c0 0300 	movt	r3, #0
    14a2:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
    14a4:	68fb      	ldr	r3, [r7, #12]
    14a6:	f04f 0200 	mov.w	r2, #0
    14aa:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
    14ac:	68fb      	ldr	r3, [r7, #12]
    14ae:	f04f 0200 	mov.w	r2, #0
    14b2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
    14b4:	68fb      	ldr	r3, [r7, #12]
    14b6:	f04f 0200 	mov.w	r2, #0
    14ba:	729a      	strb	r2, [r3, #10]
}
    14bc:	f107 0720 	add.w	r7, r7, #32
    14c0:	46bd      	mov	sp, r7
    14c2:	bd80      	pop	{r7, pc}

000014c4 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    14c4:	b480      	push	{r7}
    14c6:	b089      	sub	sp, #36	; 0x24
    14c8:	af00      	add	r7, sp, #0
    14ca:	60f8      	str	r0, [r7, #12]
    14cc:	60b9      	str	r1, [r7, #8]
    14ce:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
    14d0:	f04f 0300 	mov.w	r3, #0
    14d4:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    14d6:	68fa      	ldr	r2, [r7, #12]
    14d8:	f240 636c 	movw	r3, #1644	; 0x66c
    14dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    14e0:	429a      	cmp	r2, r3
    14e2:	d007      	beq.n	14f4 <MSS_UART_polled_tx+0x30>
    14e4:	68fa      	ldr	r2, [r7, #12]
    14e6:	f240 6344 	movw	r3, #1604	; 0x644
    14ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    14ee:	429a      	cmp	r2, r3
    14f0:	d000      	beq.n	14f4 <MSS_UART_polled_tx+0x30>
    14f2:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
    14f4:	68bb      	ldr	r3, [r7, #8]
    14f6:	2b00      	cmp	r3, #0
    14f8:	d100      	bne.n	14fc <MSS_UART_polled_tx+0x38>
    14fa:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    14fc:	687b      	ldr	r3, [r7, #4]
    14fe:	2b00      	cmp	r3, #0
    1500:	d100      	bne.n	1504 <MSS_UART_polled_tx+0x40>
    1502:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1504:	68fa      	ldr	r2, [r7, #12]
    1506:	f240 636c 	movw	r3, #1644	; 0x66c
    150a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    150e:	429a      	cmp	r2, r3
    1510:	d006      	beq.n	1520 <MSS_UART_polled_tx+0x5c>
    1512:	68fa      	ldr	r2, [r7, #12]
    1514:	f240 6344 	movw	r3, #1604	; 0x644
    1518:	f2c2 0300 	movt	r3, #8192	; 0x2000
    151c:	429a      	cmp	r2, r3
    151e:	d13d      	bne.n	159c <MSS_UART_polled_tx+0xd8>
    1520:	68bb      	ldr	r3, [r7, #8]
    1522:	2b00      	cmp	r3, #0
    1524:	d03a      	beq.n	159c <MSS_UART_polled_tx+0xd8>
    1526:	687b      	ldr	r3, [r7, #4]
    1528:	2b00      	cmp	r3, #0
    152a:	d037      	beq.n	159c <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
    152c:	68fb      	ldr	r3, [r7, #12]
    152e:	681b      	ldr	r3, [r3, #0]
    1530:	7d1b      	ldrb	r3, [r3, #20]
    1532:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
    1534:	68fb      	ldr	r3, [r7, #12]
    1536:	7a9a      	ldrb	r2, [r3, #10]
    1538:	7efb      	ldrb	r3, [r7, #27]
    153a:	ea42 0303 	orr.w	r3, r2, r3
    153e:	b2da      	uxtb	r2, r3
    1540:	68fb      	ldr	r3, [r7, #12]
    1542:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
    1544:	7efb      	ldrb	r3, [r7, #27]
    1546:	f003 0320 	and.w	r3, r3, #32
    154a:	2b00      	cmp	r3, #0
    154c:	d023      	beq.n	1596 <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
    154e:	f04f 0310 	mov.w	r3, #16
    1552:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
    1554:	687b      	ldr	r3, [r7, #4]
    1556:	2b0f      	cmp	r3, #15
    1558:	d801      	bhi.n	155e <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
    155a:	687b      	ldr	r3, [r7, #4]
    155c:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    155e:	f04f 0300 	mov.w	r3, #0
    1562:	617b      	str	r3, [r7, #20]
    1564:	e00e      	b.n	1584 <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
    1566:	68fb      	ldr	r3, [r7, #12]
    1568:	681b      	ldr	r3, [r3, #0]
    156a:	68b9      	ldr	r1, [r7, #8]
    156c:	693a      	ldr	r2, [r7, #16]
    156e:	440a      	add	r2, r1
    1570:	7812      	ldrb	r2, [r2, #0]
    1572:	701a      	strb	r2, [r3, #0]
    1574:	693b      	ldr	r3, [r7, #16]
    1576:	f103 0301 	add.w	r3, r3, #1
    157a:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    157c:	697b      	ldr	r3, [r7, #20]
    157e:	f103 0301 	add.w	r3, r3, #1
    1582:	617b      	str	r3, [r7, #20]
    1584:	697a      	ldr	r2, [r7, #20]
    1586:	69fb      	ldr	r3, [r7, #28]
    1588:	429a      	cmp	r2, r3
    158a:	d3ec      	bcc.n	1566 <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
    158c:	687a      	ldr	r2, [r7, #4]
    158e:	697b      	ldr	r3, [r7, #20]
    1590:	ebc3 0302 	rsb	r3, r3, r2
    1594:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
    1596:	687b      	ldr	r3, [r7, #4]
    1598:	2b00      	cmp	r3, #0
    159a:	d1c7      	bne.n	152c <MSS_UART_polled_tx+0x68>
    }
}
    159c:	f107 0724 	add.w	r7, r7, #36	; 0x24
    15a0:	46bd      	mov	sp, r7
    15a2:	bc80      	pop	{r7}
    15a4:	4770      	bx	lr
    15a6:	bf00      	nop

000015a8 <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
    15a8:	b480      	push	{r7}
    15aa:	b087      	sub	sp, #28
    15ac:	af00      	add	r7, sp, #0
    15ae:	6078      	str	r0, [r7, #4]
    15b0:	6039      	str	r1, [r7, #0]
    uint32_t char_idx = 0U;
    15b2:	f04f 0300 	mov.w	r3, #0
    15b6:	60bb      	str	r3, [r7, #8]
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    15b8:	687a      	ldr	r2, [r7, #4]
    15ba:	f240 636c 	movw	r3, #1644	; 0x66c
    15be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    15c2:	429a      	cmp	r2, r3
    15c4:	d007      	beq.n	15d6 <MSS_UART_polled_tx_string+0x2e>
    15c6:	687a      	ldr	r2, [r7, #4]
    15c8:	f240 6344 	movw	r3, #1604	; 0x644
    15cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    15d0:	429a      	cmp	r2, r3
    15d2:	d000      	beq.n	15d6 <MSS_UART_polled_tx_string+0x2e>
    15d4:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
    15d6:	683b      	ldr	r3, [r7, #0]
    15d8:	2b00      	cmp	r3, #0
    15da:	d100      	bne.n	15de <MSS_UART_polled_tx_string+0x36>
    15dc:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    15de:	687a      	ldr	r2, [r7, #4]
    15e0:	f240 636c 	movw	r3, #1644	; 0x66c
    15e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    15e8:	429a      	cmp	r2, r3
    15ea:	d006      	beq.n	15fa <MSS_UART_polled_tx_string+0x52>
    15ec:	687a      	ldr	r2, [r7, #4]
    15ee:	f240 6344 	movw	r3, #1604	; 0x644
    15f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    15f6:	429a      	cmp	r2, r3
    15f8:	d138      	bne.n	166c <MSS_UART_polled_tx_string+0xc4>
    15fa:	683b      	ldr	r3, [r7, #0]
    15fc:	2b00      	cmp	r3, #0
    15fe:	d035      	beq.n	166c <MSS_UART_polled_tx_string+0xc4>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
    1600:	683a      	ldr	r2, [r7, #0]
    1602:	68bb      	ldr	r3, [r7, #8]
    1604:	4413      	add	r3, r2
    1606:	781b      	ldrb	r3, [r3, #0]
    1608:	613b      	str	r3, [r7, #16]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
    160a:	e02c      	b.n	1666 <MSS_UART_polled_tx_string+0xbe>
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
    160c:	687b      	ldr	r3, [r7, #4]
    160e:	681b      	ldr	r3, [r3, #0]
    1610:	7d1b      	ldrb	r3, [r3, #20]
    1612:	75fb      	strb	r3, [r7, #23]
                this_uart->status |= status;
    1614:	687b      	ldr	r3, [r7, #4]
    1616:	7a9a      	ldrb	r2, [r3, #10]
    1618:	7dfb      	ldrb	r3, [r7, #23]
    161a:	ea42 0303 	orr.w	r3, r2, r3
    161e:	b2da      	uxtb	r2, r3
    1620:	687b      	ldr	r3, [r7, #4]
    1622:	729a      	strb	r2, [r3, #10]
            } while ( !( status & MSS_UART_THRE ) );
    1624:	7dfb      	ldrb	r3, [r7, #23]
    1626:	f003 0320 	and.w	r3, r3, #32
    162a:	2b00      	cmp	r3, #0
    162c:	d0ee      	beq.n	160c <MSS_UART_polled_tx_string+0x64>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
    162e:	f04f 0300 	mov.w	r3, #0
    1632:	60fb      	str	r3, [r7, #12]
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    1634:	e011      	b.n	165a <MSS_UART_polled_tx_string+0xb2>
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
    1636:	687b      	ldr	r3, [r7, #4]
    1638:	681b      	ldr	r3, [r3, #0]
    163a:	693a      	ldr	r2, [r7, #16]
    163c:	b2d2      	uxtb	r2, r2
    163e:	701a      	strb	r2, [r3, #0]
                ++fill_size;
    1640:	68fb      	ldr	r3, [r7, #12]
    1642:	f103 0301 	add.w	r3, r3, #1
    1646:	60fb      	str	r3, [r7, #12]
                char_idx++;
    1648:	68bb      	ldr	r3, [r7, #8]
    164a:	f103 0301 	add.w	r3, r3, #1
    164e:	60bb      	str	r3, [r7, #8]
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
    1650:	683a      	ldr	r2, [r7, #0]
    1652:	68bb      	ldr	r3, [r7, #8]
    1654:	4413      	add	r3, r2
    1656:	781b      	ldrb	r3, [r3, #0]
    1658:	613b      	str	r3, [r7, #16]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    165a:	693b      	ldr	r3, [r7, #16]
    165c:	2b00      	cmp	r3, #0
    165e:	d002      	beq.n	1666 <MSS_UART_polled_tx_string+0xbe>
    1660:	68fb      	ldr	r3, [r7, #12]
    1662:	2b0f      	cmp	r3, #15
    1664:	d9e7      	bls.n	1636 <MSS_UART_polled_tx_string+0x8e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
    1666:	693b      	ldr	r3, [r7, #16]
    1668:	2b00      	cmp	r3, #0
    166a:	d1cf      	bne.n	160c <MSS_UART_polled_tx_string+0x64>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
    166c:	f107 071c 	add.w	r7, r7, #28
    1670:	46bd      	mov	sp, r7
    1672:	bc80      	pop	{r7}
    1674:	4770      	bx	lr
    1676:	bf00      	nop

00001678 <MSS_UART_irq_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    1678:	b580      	push	{r7, lr}
    167a:	b084      	sub	sp, #16
    167c:	af00      	add	r7, sp, #0
    167e:	60f8      	str	r0, [r7, #12]
    1680:	60b9      	str	r1, [r7, #8]
    1682:	607a      	str	r2, [r7, #4]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1684:	68fa      	ldr	r2, [r7, #12]
    1686:	f240 636c 	movw	r3, #1644	; 0x66c
    168a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    168e:	429a      	cmp	r2, r3
    1690:	d007      	beq.n	16a2 <MSS_UART_irq_tx+0x2a>
    1692:	68fa      	ldr	r2, [r7, #12]
    1694:	f240 6344 	movw	r3, #1604	; 0x644
    1698:	f2c2 0300 	movt	r3, #8192	; 0x2000
    169c:	429a      	cmp	r2, r3
    169e:	d000      	beq.n	16a2 <MSS_UART_irq_tx+0x2a>
    16a0:	be00      	bkpt	0x0000
    ASSERT( pbuff != ((uint8_t *)0) );
    16a2:	68bb      	ldr	r3, [r7, #8]
    16a4:	2b00      	cmp	r3, #0
    16a6:	d100      	bne.n	16aa <MSS_UART_irq_tx+0x32>
    16a8:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    16aa:	687b      	ldr	r3, [r7, #4]
    16ac:	2b00      	cmp	r3, #0
    16ae:	d100      	bne.n	16b2 <MSS_UART_irq_tx+0x3a>
    16b0:	be00      	bkpt	0x0000

    if ( ( tx_size > 0U ) && ( pbuff != ((uint8_t *)0) ) &&
    16b2:	687b      	ldr	r3, [r7, #4]
    16b4:	2b00      	cmp	r3, #0
    16b6:	d032      	beq.n	171e <MSS_UART_irq_tx+0xa6>
    16b8:	68bb      	ldr	r3, [r7, #8]
    16ba:	2b00      	cmp	r3, #0
    16bc:	d02f      	beq.n	171e <MSS_UART_irq_tx+0xa6>
       ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) )
    16be:	68fa      	ldr	r2, [r7, #12]
    16c0:	f240 636c 	movw	r3, #1644	; 0x66c
    16c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16c8:	429a      	cmp	r2, r3
    16ca:	d006      	beq.n	16da <MSS_UART_irq_tx+0x62>
    16cc:	68fa      	ldr	r2, [r7, #12]
    16ce:	f240 6344 	movw	r3, #1604	; 0x644
    16d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16d6:	429a      	cmp	r2, r3
    16d8:	d121      	bne.n	171e <MSS_UART_irq_tx+0xa6>
    {
        /*Initialise the transmit info for the UART instance with the arguments.*/
        this_uart->tx_buffer = pbuff;
    16da:	68fb      	ldr	r3, [r7, #12]
    16dc:	68ba      	ldr	r2, [r7, #8]
    16de:	60da      	str	r2, [r3, #12]
        this_uart->tx_buff_size = tx_size;
    16e0:	68fb      	ldr	r3, [r7, #12]
    16e2:	687a      	ldr	r2, [r7, #4]
    16e4:	611a      	str	r2, [r3, #16]
        this_uart->tx_idx = (uint16_t)0;
    16e6:	68fb      	ldr	r3, [r7, #12]
    16e8:	f04f 0200 	mov.w	r2, #0
    16ec:	615a      	str	r2, [r3, #20]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    16ee:	68fb      	ldr	r3, [r7, #12]
    16f0:	891b      	ldrh	r3, [r3, #8]
    16f2:	b21b      	sxth	r3, r3
    16f4:	4618      	mov	r0, r3
    16f6:	f7ff fdc5 	bl	1284 <NVIC_ClearPendingIRQ>

        /* assign default handler for data transfer */
        this_uart->tx_handler = default_tx_handler;
    16fa:	68fa      	ldr	r2, [r7, #12]
    16fc:	f641 23b5 	movw	r3, #6837	; 0x1ab5
    1700:	f2c0 0300 	movt	r3, #0
    1704:	6213      	str	r3, [r2, #32]

        /* enables TX interrupt */
        this_uart->hw_reg_bit->IER_ETBEI = (uint32_t)1;
    1706:	68fb      	ldr	r3, [r7, #12]
    1708:	685b      	ldr	r3, [r3, #4]
    170a:	f04f 0201 	mov.w	r2, #1
    170e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    1712:	68fb      	ldr	r3, [r7, #12]
    1714:	891b      	ldrh	r3, [r3, #8]
    1716:	b21b      	sxth	r3, r3
    1718:	4618      	mov	r0, r3
    171a:	f7ff fd79 	bl	1210 <NVIC_EnableIRQ>
    }
}
    171e:	f107 0710 	add.w	r7, r7, #16
    1722:	46bd      	mov	sp, r7
    1724:	bd80      	pop	{r7, pc}
    1726:	bf00      	nop

00001728 <MSS_UART_tx_complete>:
int8_t
MSS_UART_tx_complete
(
    mss_uart_instance_t * this_uart
)
{
    1728:	b480      	push	{r7}
    172a:	b085      	sub	sp, #20
    172c:	af00      	add	r7, sp, #0
    172e:	6078      	str	r0, [r7, #4]
    int8_t ret_value = 0;
    1730:	f04f 0300 	mov.w	r3, #0
    1734:	73bb      	strb	r3, [r7, #14]
    uint8_t status = 0U;
    1736:	f04f 0300 	mov.w	r3, #0
    173a:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    173c:	687a      	ldr	r2, [r7, #4]
    173e:	f240 636c 	movw	r3, #1644	; 0x66c
    1742:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1746:	429a      	cmp	r2, r3
    1748:	d007      	beq.n	175a <MSS_UART_tx_complete+0x32>
    174a:	687a      	ldr	r2, [r7, #4]
    174c:	f240 6344 	movw	r3, #1604	; 0x644
    1750:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1754:	429a      	cmp	r2, r3
    1756:	d000      	beq.n	175a <MSS_UART_tx_complete+0x32>
    1758:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    175a:	687a      	ldr	r2, [r7, #4]
    175c:	f240 636c 	movw	r3, #1644	; 0x66c
    1760:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1764:	429a      	cmp	r2, r3
    1766:	d006      	beq.n	1776 <MSS_UART_tx_complete+0x4e>
    1768:	687a      	ldr	r2, [r7, #4]
    176a:	f240 6344 	movw	r3, #1604	; 0x644
    176e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1772:	429a      	cmp	r2, r3
    1774:	d117      	bne.n	17a6 <MSS_UART_tx_complete+0x7e>
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    1776:	687b      	ldr	r3, [r7, #4]
    1778:	681b      	ldr	r3, [r3, #0]
    177a:	7d1b      	ldrb	r3, [r3, #20]
    177c:	73fb      	strb	r3, [r7, #15]
        this_uart->status |= status;
    177e:	687b      	ldr	r3, [r7, #4]
    1780:	7a9a      	ldrb	r2, [r3, #10]
    1782:	7bfb      	ldrb	r3, [r7, #15]
    1784:	ea42 0303 	orr.w	r3, r2, r3
    1788:	b2da      	uxtb	r2, r3
    178a:	687b      	ldr	r3, [r7, #4]
    178c:	729a      	strb	r2, [r3, #10]

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
    178e:	687b      	ldr	r3, [r7, #4]
    1790:	691b      	ldr	r3, [r3, #16]
    1792:	2b00      	cmp	r3, #0
    1794:	d107      	bne.n	17a6 <MSS_UART_tx_complete+0x7e>
             ( status & MSS_UART_TEMT ) )
    1796:	7bfb      	ldrb	r3, [r7, #15]
    1798:	f003 0340 	and.w	r3, r3, #64	; 0x40
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
    179c:	2b00      	cmp	r3, #0
    179e:	d002      	beq.n	17a6 <MSS_UART_tx_complete+0x7e>
             ( status & MSS_UART_TEMT ) )
        {
            ret_value = (int8_t)1;
    17a0:	f04f 0301 	mov.w	r3, #1
    17a4:	73bb      	strb	r3, [r7, #14]
        }
    }
    return ret_value;
    17a6:	7bbb      	ldrb	r3, [r7, #14]
    17a8:	b25b      	sxtb	r3, r3
}
    17aa:	4618      	mov	r0, r3
    17ac:	f107 0714 	add.w	r7, r7, #20
    17b0:	46bd      	mov	sp, r7
    17b2:	bc80      	pop	{r7}
    17b4:	4770      	bx	lr
    17b6:	bf00      	nop

000017b8 <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
    17b8:	b480      	push	{r7}
    17ba:	b087      	sub	sp, #28
    17bc:	af00      	add	r7, sp, #0
    17be:	60f8      	str	r0, [r7, #12]
    17c0:	60b9      	str	r1, [r7, #8]
    17c2:	607a      	str	r2, [r7, #4]
    size_t rx_size = 0U;
    17c4:	f04f 0300 	mov.w	r3, #0
    17c8:	613b      	str	r3, [r7, #16]
    uint8_t status = 0U;
    17ca:	f04f 0300 	mov.w	r3, #0
    17ce:	75fb      	strb	r3, [r7, #23]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    17d0:	68fa      	ldr	r2, [r7, #12]
    17d2:	f240 636c 	movw	r3, #1644	; 0x66c
    17d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17da:	429a      	cmp	r2, r3
    17dc:	d007      	beq.n	17ee <MSS_UART_get_rx+0x36>
    17de:	68fa      	ldr	r2, [r7, #12]
    17e0:	f240 6344 	movw	r3, #1604	; 0x644
    17e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17e8:	429a      	cmp	r2, r3
    17ea:	d000      	beq.n	17ee <MSS_UART_get_rx+0x36>
    17ec:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
    17ee:	68bb      	ldr	r3, [r7, #8]
    17f0:	2b00      	cmp	r3, #0
    17f2:	d100      	bne.n	17f6 <MSS_UART_get_rx+0x3e>
    17f4:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
    17f6:	687b      	ldr	r3, [r7, #4]
    17f8:	2b00      	cmp	r3, #0
    17fa:	d100      	bne.n	17fe <MSS_UART_get_rx+0x46>
    17fc:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    17fe:	68fa      	ldr	r2, [r7, #12]
    1800:	f240 636c 	movw	r3, #1644	; 0x66c
    1804:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1808:	429a      	cmp	r2, r3
    180a:	d006      	beq.n	181a <MSS_UART_get_rx+0x62>
    180c:	68fa      	ldr	r2, [r7, #12]
    180e:	f240 6344 	movw	r3, #1604	; 0x644
    1812:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1816:	429a      	cmp	r2, r3
    1818:	d134      	bne.n	1884 <MSS_UART_get_rx+0xcc>
    181a:	68bb      	ldr	r3, [r7, #8]
    181c:	2b00      	cmp	r3, #0
    181e:	d031      	beq.n	1884 <MSS_UART_get_rx+0xcc>
    1820:	687b      	ldr	r3, [r7, #4]
    1822:	2b00      	cmp	r3, #0
    1824:	d02e      	beq.n	1884 <MSS_UART_get_rx+0xcc>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
    1826:	68fb      	ldr	r3, [r7, #12]
    1828:	681b      	ldr	r3, [r3, #0]
    182a:	7d1b      	ldrb	r3, [r3, #20]
    182c:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
    182e:	68fb      	ldr	r3, [r7, #12]
    1830:	7a9a      	ldrb	r2, [r3, #10]
    1832:	7dfb      	ldrb	r3, [r7, #23]
    1834:	ea42 0303 	orr.w	r3, r2, r3
    1838:	b2da      	uxtb	r2, r3
    183a:	68fb      	ldr	r3, [r7, #12]
    183c:	729a      	strb	r2, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    183e:	e017      	b.n	1870 <MSS_UART_get_rx+0xb8>
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
    1840:	68ba      	ldr	r2, [r7, #8]
    1842:	693b      	ldr	r3, [r7, #16]
    1844:	4413      	add	r3, r2
    1846:	68fa      	ldr	r2, [r7, #12]
    1848:	6812      	ldr	r2, [r2, #0]
    184a:	7812      	ldrb	r2, [r2, #0]
    184c:	b2d2      	uxtb	r2, r2
    184e:	701a      	strb	r2, [r3, #0]
            ++rx_size;
    1850:	693b      	ldr	r3, [r7, #16]
    1852:	f103 0301 	add.w	r3, r3, #1
    1856:	613b      	str	r3, [r7, #16]
            status = this_uart->hw_reg->LSR;
    1858:	68fb      	ldr	r3, [r7, #12]
    185a:	681b      	ldr	r3, [r3, #0]
    185c:	7d1b      	ldrb	r3, [r3, #20]
    185e:	75fb      	strb	r3, [r7, #23]
            this_uart->status |= status;
    1860:	68fb      	ldr	r3, [r7, #12]
    1862:	7a9a      	ldrb	r2, [r3, #10]
    1864:	7dfb      	ldrb	r3, [r7, #23]
    1866:	ea42 0303 	orr.w	r3, r2, r3
    186a:	b2da      	uxtb	r2, r3
    186c:	68fb      	ldr	r3, [r7, #12]
    186e:	729a      	strb	r2, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    1870:	7dfb      	ldrb	r3, [r7, #23]
    1872:	f003 0301 	and.w	r3, r3, #1
    1876:	b2db      	uxtb	r3, r3
    1878:	2b00      	cmp	r3, #0
    187a:	d003      	beq.n	1884 <MSS_UART_get_rx+0xcc>
    187c:	693a      	ldr	r2, [r7, #16]
    187e:	687b      	ldr	r3, [r7, #4]
    1880:	429a      	cmp	r2, r3
    1882:	d3dd      	bcc.n	1840 <MSS_UART_get_rx+0x88>
            ++rx_size;
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
    1884:	693b      	ldr	r3, [r7, #16]
}
    1886:	4618      	mov	r0, r3
    1888:	f107 071c 	add.w	r7, r7, #28
    188c:	46bd      	mov	sp, r7
    188e:	bc80      	pop	{r7}
    1890:	4770      	bx	lr
    1892:	bf00      	nop

00001894 <MSS_UART_enable_irq>:
MSS_UART_enable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    1894:	b580      	push	{r7, lr}
    1896:	b082      	sub	sp, #8
    1898:	af00      	add	r7, sp, #0
    189a:	6078      	str	r0, [r7, #4]
    189c:	460b      	mov	r3, r1
    189e:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    18a0:	687a      	ldr	r2, [r7, #4]
    18a2:	f240 636c 	movw	r3, #1644	; 0x66c
    18a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    18aa:	429a      	cmp	r2, r3
    18ac:	d007      	beq.n	18be <MSS_UART_enable_irq+0x2a>
    18ae:	687a      	ldr	r2, [r7, #4]
    18b0:	f240 6344 	movw	r3, #1604	; 0x644
    18b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    18b8:	429a      	cmp	r2, r3
    18ba:	d000      	beq.n	18be <MSS_UART_enable_irq+0x2a>
    18bc:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    18be:	687a      	ldr	r2, [r7, #4]
    18c0:	f240 636c 	movw	r3, #1644	; 0x66c
    18c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    18c8:	429a      	cmp	r2, r3
    18ca:	d006      	beq.n	18da <MSS_UART_enable_irq+0x46>
    18cc:	687a      	ldr	r2, [r7, #4]
    18ce:	f240 6344 	movw	r3, #1604	; 0x644
    18d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    18d6:	429a      	cmp	r2, r3
    18d8:	d116      	bne.n	1908 <MSS_UART_enable_irq+0x74>
    {
        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    18da:	687b      	ldr	r3, [r7, #4]
    18dc:	891b      	ldrh	r3, [r3, #8]
    18de:	b21b      	sxth	r3, r3
    18e0:	4618      	mov	r0, r3
    18e2:	f7ff fccf 	bl	1284 <NVIC_ClearPendingIRQ>
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER |= irq_mask;
    18e6:	687b      	ldr	r3, [r7, #4]
    18e8:	681b      	ldr	r3, [r3, #0]
    18ea:	687a      	ldr	r2, [r7, #4]
    18ec:	6812      	ldr	r2, [r2, #0]
    18ee:	7912      	ldrb	r2, [r2, #4]
    18f0:	b2d1      	uxtb	r1, r2
    18f2:	78fa      	ldrb	r2, [r7, #3]
    18f4:	ea41 0202 	orr.w	r2, r1, r2
    18f8:	b2d2      	uxtb	r2, r2
    18fa:	711a      	strb	r2, [r3, #4]

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    18fc:	687b      	ldr	r3, [r7, #4]
    18fe:	891b      	ldrh	r3, [r3, #8]
    1900:	b21b      	sxth	r3, r3
    1902:	4618      	mov	r0, r3
    1904:	f7ff fc84 	bl	1210 <NVIC_EnableIRQ>
    }
}
    1908:	f107 0708 	add.w	r7, r7, #8
    190c:	46bd      	mov	sp, r7
    190e:	bd80      	pop	{r7, pc}

00001910 <MSS_UART_disable_irq>:
MSS_UART_disable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    1910:	b580      	push	{r7, lr}
    1912:	b082      	sub	sp, #8
    1914:	af00      	add	r7, sp, #0
    1916:	6078      	str	r0, [r7, #4]
    1918:	460b      	mov	r3, r1
    191a:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    191c:	687a      	ldr	r2, [r7, #4]
    191e:	f240 636c 	movw	r3, #1644	; 0x66c
    1922:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1926:	429a      	cmp	r2, r3
    1928:	d007      	beq.n	193a <MSS_UART_disable_irq+0x2a>
    192a:	687a      	ldr	r2, [r7, #4]
    192c:	f240 6344 	movw	r3, #1604	; 0x644
    1930:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1934:	429a      	cmp	r2, r3
    1936:	d000      	beq.n	193a <MSS_UART_disable_irq+0x2a>
    1938:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    193a:	687a      	ldr	r2, [r7, #4]
    193c:	f240 636c 	movw	r3, #1644	; 0x66c
    1940:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1944:	429a      	cmp	r2, r3
    1946:	d006      	beq.n	1956 <MSS_UART_disable_irq+0x46>
    1948:	687a      	ldr	r2, [r7, #4]
    194a:	f240 6344 	movw	r3, #1604	; 0x644
    194e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1952:	429a      	cmp	r2, r3
    1954:	d11c      	bne.n	1990 <MSS_UART_disable_irq+0x80>
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER &= ( (uint8_t)~irq_mask );
    1956:	687b      	ldr	r3, [r7, #4]
    1958:	681b      	ldr	r3, [r3, #0]
    195a:	687a      	ldr	r2, [r7, #4]
    195c:	6812      	ldr	r2, [r2, #0]
    195e:	7912      	ldrb	r2, [r2, #4]
    1960:	b2d1      	uxtb	r1, r2
    1962:	78fa      	ldrb	r2, [r7, #3]
    1964:	ea6f 0202 	mvn.w	r2, r2
    1968:	b2d2      	uxtb	r2, r2
    196a:	ea01 0202 	and.w	r2, r1, r2
    196e:	b2d2      	uxtb	r2, r2
    1970:	711a      	strb	r2, [r3, #4]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    1972:	687b      	ldr	r3, [r7, #4]
    1974:	891b      	ldrh	r3, [r3, #8]
    1976:	b21b      	sxth	r3, r3
    1978:	4618      	mov	r0, r3
    197a:	f7ff fc83 	bl	1284 <NVIC_ClearPendingIRQ>

        if( irq_mask == IIRF_MASK )
    197e:	78fb      	ldrb	r3, [r7, #3]
    1980:	2b0f      	cmp	r3, #15
    1982:	d105      	bne.n	1990 <MSS_UART_disable_irq+0x80>
        {
            /* Disable UART instance interrupt in Cortex-M3 NVIC. */
            NVIC_DisableIRQ( this_uart->irqn );
    1984:	687b      	ldr	r3, [r7, #4]
    1986:	891b      	ldrh	r3, [r3, #8]
    1988:	b21b      	sxth	r3, r3
    198a:	4618      	mov	r0, r3
    198c:	f7ff fc5c 	bl	1248 <NVIC_DisableIRQ>

        }
    }
}
    1990:	f107 0708 	add.w	r7, r7, #8
    1994:	46bd      	mov	sp, r7
    1996:	bd80      	pop	{r7, pc}

00001998 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
    1998:	b580      	push	{r7, lr}
    199a:	b084      	sub	sp, #16
    199c:	af00      	add	r7, sp, #0
    199e:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    19a0:	687a      	ldr	r2, [r7, #4]
    19a2:	f240 636c 	movw	r3, #1644	; 0x66c
    19a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19aa:	429a      	cmp	r2, r3
    19ac:	d007      	beq.n	19be <MSS_UART_isr+0x26>
    19ae:	687a      	ldr	r2, [r7, #4]
    19b0:	f240 6344 	movw	r3, #1604	; 0x644
    19b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19b8:	429a      	cmp	r2, r3
    19ba:	d000      	beq.n	19be <MSS_UART_isr+0x26>
    19bc:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    19be:	687a      	ldr	r2, [r7, #4]
    19c0:	f240 636c 	movw	r3, #1644	; 0x66c
    19c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19c8:	429a      	cmp	r2, r3
    19ca:	d006      	beq.n	19da <MSS_UART_isr+0x42>
    19cc:	687a      	ldr	r2, [r7, #4]
    19ce:	f240 6344 	movw	r3, #1604	; 0x644
    19d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19d6:	429a      	cmp	r2, r3
    19d8:	d167      	bne.n	1aaa <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
    19da:	687b      	ldr	r3, [r7, #4]
    19dc:	681b      	ldr	r3, [r3, #0]
    19de:	7a1b      	ldrb	r3, [r3, #8]
    19e0:	b2db      	uxtb	r3, r3
    19e2:	f003 030f 	and.w	r3, r3, #15
    19e6:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
    19e8:	7bfb      	ldrb	r3, [r7, #15]
    19ea:	2b0c      	cmp	r3, #12
    19ec:	d854      	bhi.n	1a98 <MSS_UART_isr+0x100>
    19ee:	a201      	add	r2, pc, #4	; (adr r2, 19f4 <MSS_UART_isr+0x5c>)
    19f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    19f4:	00001a29 	.word	0x00001a29
    19f8:	00001a99 	.word	0x00001a99
    19fc:	00001a45 	.word	0x00001a45
    1a00:	00001a99 	.word	0x00001a99
    1a04:	00001a61 	.word	0x00001a61
    1a08:	00001a99 	.word	0x00001a99
    1a0c:	00001a7d 	.word	0x00001a7d
    1a10:	00001a99 	.word	0x00001a99
    1a14:	00001a99 	.word	0x00001a99
    1a18:	00001a99 	.word	0x00001a99
    1a1c:	00001a99 	.word	0x00001a99
    1a20:	00001a99 	.word	0x00001a99
    1a24:	00001a61 	.word	0x00001a61
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
    1a28:	687b      	ldr	r3, [r7, #4]
    1a2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    1a2c:	2b00      	cmp	r3, #0
    1a2e:	d100      	bne.n	1a32 <MSS_UART_isr+0x9a>
    1a30:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
    1a32:	687b      	ldr	r3, [r7, #4]
    1a34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    1a36:	2b00      	cmp	r3, #0
    1a38:	d030      	beq.n	1a9c <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
    1a3a:	687b      	ldr	r3, [r7, #4]
    1a3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    1a3e:	6878      	ldr	r0, [r7, #4]
    1a40:	4798      	blx	r3
                }
            }
            break;
    1a42:	e032      	b.n	1aaa <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
    1a44:	687b      	ldr	r3, [r7, #4]
    1a46:	6a1b      	ldr	r3, [r3, #32]
    1a48:	2b00      	cmp	r3, #0
    1a4a:	d100      	bne.n	1a4e <MSS_UART_isr+0xb6>
    1a4c:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
    1a4e:	687b      	ldr	r3, [r7, #4]
    1a50:	6a1b      	ldr	r3, [r3, #32]
    1a52:	2b00      	cmp	r3, #0
    1a54:	d024      	beq.n	1aa0 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
    1a56:	687b      	ldr	r3, [r7, #4]
    1a58:	6a1b      	ldr	r3, [r3, #32]
    1a5a:	6878      	ldr	r0, [r7, #4]
    1a5c:	4798      	blx	r3
                }
            }
            break;
    1a5e:	e024      	b.n	1aaa <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
    1a60:	687b      	ldr	r3, [r7, #4]
    1a62:	69db      	ldr	r3, [r3, #28]
    1a64:	2b00      	cmp	r3, #0
    1a66:	d100      	bne.n	1a6a <MSS_UART_isr+0xd2>
    1a68:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
    1a6a:	687b      	ldr	r3, [r7, #4]
    1a6c:	69db      	ldr	r3, [r3, #28]
    1a6e:	2b00      	cmp	r3, #0
    1a70:	d018      	beq.n	1aa4 <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
    1a72:	687b      	ldr	r3, [r7, #4]
    1a74:	69db      	ldr	r3, [r3, #28]
    1a76:	6878      	ldr	r0, [r7, #4]
    1a78:	4798      	blx	r3
                }
            }
            break;
    1a7a:	e016      	b.n	1aaa <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
    1a7c:	687b      	ldr	r3, [r7, #4]
    1a7e:	699b      	ldr	r3, [r3, #24]
    1a80:	2b00      	cmp	r3, #0
    1a82:	d100      	bne.n	1a86 <MSS_UART_isr+0xee>
    1a84:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
    1a86:	687b      	ldr	r3, [r7, #4]
    1a88:	699b      	ldr	r3, [r3, #24]
    1a8a:	2b00      	cmp	r3, #0
    1a8c:	d00c      	beq.n	1aa8 <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
    1a8e:	687b      	ldr	r3, [r7, #4]
    1a90:	699b      	ldr	r3, [r3, #24]
    1a92:	6878      	ldr	r0, [r7, #4]
    1a94:	4798      	blx	r3
                }
            }
            break;
    1a96:	e008      	b.n	1aaa <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
    1a98:	be00      	bkpt	0x0000
    1a9a:	e006      	b.n	1aaa <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
    1a9c:	bf00      	nop
    1a9e:	e004      	b.n	1aaa <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
    1aa0:	bf00      	nop
    1aa2:	e002      	b.n	1aaa <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
    1aa4:	bf00      	nop
    1aa6:	e000      	b.n	1aaa <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
    1aa8:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
    1aaa:	f107 0710 	add.w	r7, r7, #16
    1aae:	46bd      	mov	sp, r7
    1ab0:	bd80      	pop	{r7, pc}
    1ab2:	bf00      	nop

00001ab4 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
    1ab4:	b480      	push	{r7}
    1ab6:	b087      	sub	sp, #28
    1ab8:	af00      	add	r7, sp, #0
    1aba:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1abc:	687a      	ldr	r2, [r7, #4]
    1abe:	f240 636c 	movw	r3, #1644	; 0x66c
    1ac2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ac6:	429a      	cmp	r2, r3
    1ac8:	d007      	beq.n	1ada <default_tx_handler+0x26>
    1aca:	687a      	ldr	r2, [r7, #4]
    1acc:	f240 6344 	movw	r3, #1604	; 0x644
    1ad0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ad4:	429a      	cmp	r2, r3
    1ad6:	d000      	beq.n	1ada <default_tx_handler+0x26>
    1ad8:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    1ada:	687b      	ldr	r3, [r7, #4]
    1adc:	68db      	ldr	r3, [r3, #12]
    1ade:	2b00      	cmp	r3, #0
    1ae0:	d100      	bne.n	1ae4 <default_tx_handler+0x30>
    1ae2:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
    1ae4:	687b      	ldr	r3, [r7, #4]
    1ae6:	691b      	ldr	r3, [r3, #16]
    1ae8:	2b00      	cmp	r3, #0
    1aea:	d100      	bne.n	1aee <default_tx_handler+0x3a>
    1aec:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1aee:	687a      	ldr	r2, [r7, #4]
    1af0:	f240 636c 	movw	r3, #1644	; 0x66c
    1af4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1af8:	429a      	cmp	r2, r3
    1afa:	d006      	beq.n	1b0a <default_tx_handler+0x56>
    1afc:	687a      	ldr	r2, [r7, #4]
    1afe:	f240 6344 	movw	r3, #1604	; 0x644
    1b02:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b06:	429a      	cmp	r2, r3
    1b08:	d152      	bne.n	1bb0 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
    1b0a:	687b      	ldr	r3, [r7, #4]
    1b0c:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1b0e:	2b00      	cmp	r3, #0
    1b10:	d04e      	beq.n	1bb0 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    1b12:	687b      	ldr	r3, [r7, #4]
    1b14:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1b16:	2b00      	cmp	r3, #0
    1b18:	d04a      	beq.n	1bb0 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    1b1a:	687b      	ldr	r3, [r7, #4]
    1b1c:	681b      	ldr	r3, [r3, #0]
    1b1e:	7d1b      	ldrb	r3, [r3, #20]
    1b20:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
    1b22:	687b      	ldr	r3, [r7, #4]
    1b24:	7a9a      	ldrb	r2, [r3, #10]
    1b26:	7afb      	ldrb	r3, [r7, #11]
    1b28:	ea42 0303 	orr.w	r3, r2, r3
    1b2c:	b2da      	uxtb	r2, r3
    1b2e:	687b      	ldr	r3, [r7, #4]
    1b30:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
    1b32:	7afb      	ldrb	r3, [r7, #11]
    1b34:	f003 0320 	and.w	r3, r3, #32
    1b38:	2b00      	cmp	r3, #0
    1b3a:	d029      	beq.n	1b90 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
    1b3c:	f04f 0310 	mov.w	r3, #16
    1b40:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
    1b42:	687b      	ldr	r3, [r7, #4]
    1b44:	691a      	ldr	r2, [r3, #16]
    1b46:	687b      	ldr	r3, [r7, #4]
    1b48:	695b      	ldr	r3, [r3, #20]
    1b4a:	ebc3 0302 	rsb	r3, r3, r2
    1b4e:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
    1b50:	697b      	ldr	r3, [r7, #20]
    1b52:	2b0f      	cmp	r3, #15
    1b54:	d801      	bhi.n	1b5a <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
    1b56:	697b      	ldr	r3, [r7, #20]
    1b58:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    1b5a:	f04f 0300 	mov.w	r3, #0
    1b5e:	60fb      	str	r3, [r7, #12]
    1b60:	e012      	b.n	1b88 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
    1b62:	687b      	ldr	r3, [r7, #4]
    1b64:	681b      	ldr	r3, [r3, #0]
    1b66:	687a      	ldr	r2, [r7, #4]
    1b68:	68d1      	ldr	r1, [r2, #12]
    1b6a:	687a      	ldr	r2, [r7, #4]
    1b6c:	6952      	ldr	r2, [r2, #20]
    1b6e:	440a      	add	r2, r1
    1b70:	7812      	ldrb	r2, [r2, #0]
    1b72:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
    1b74:	687b      	ldr	r3, [r7, #4]
    1b76:	695b      	ldr	r3, [r3, #20]
    1b78:	f103 0201 	add.w	r2, r3, #1
    1b7c:	687b      	ldr	r3, [r7, #4]
    1b7e:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    1b80:	68fb      	ldr	r3, [r7, #12]
    1b82:	f103 0301 	add.w	r3, r3, #1
    1b86:	60fb      	str	r3, [r7, #12]
    1b88:	68fa      	ldr	r2, [r7, #12]
    1b8a:	693b      	ldr	r3, [r7, #16]
    1b8c:	429a      	cmp	r2, r3
    1b8e:	d3e8      	bcc.n	1b62 <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
    1b90:	687b      	ldr	r3, [r7, #4]
    1b92:	695a      	ldr	r2, [r3, #20]
    1b94:	687b      	ldr	r3, [r7, #4]
    1b96:	691b      	ldr	r3, [r3, #16]
    1b98:	429a      	cmp	r2, r3
    1b9a:	d109      	bne.n	1bb0 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
    1b9c:	687b      	ldr	r3, [r7, #4]
    1b9e:	f04f 0200 	mov.w	r2, #0
    1ba2:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
    1ba4:	687b      	ldr	r3, [r7, #4]
    1ba6:	685b      	ldr	r3, [r3, #4]
    1ba8:	f04f 0200 	mov.w	r2, #0
    1bac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
    1bb0:	f107 071c 	add.w	r7, r7, #28
    1bb4:	46bd      	mov	sp, r7
    1bb6:	bc80      	pop	{r7}
    1bb8:	4770      	bx	lr
    1bba:	bf00      	nop

00001bbc <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
    1bbc:	b580      	push	{r7, lr}
    1bbe:	b084      	sub	sp, #16
    1bc0:	af00      	add	r7, sp, #0
    1bc2:	60f8      	str	r0, [r7, #12]
    1bc4:	60b9      	str	r1, [r7, #8]
    1bc6:	4613      	mov	r3, r2
    1bc8:	71fb      	strb	r3, [r7, #7]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1bca:	68fa      	ldr	r2, [r7, #12]
    1bcc:	f240 636c 	movw	r3, #1644	; 0x66c
    1bd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1bd4:	429a      	cmp	r2, r3
    1bd6:	d007      	beq.n	1be8 <MSS_UART_set_rx_handler+0x2c>
    1bd8:	68fa      	ldr	r2, [r7, #12]
    1bda:	f240 6344 	movw	r3, #1604	; 0x644
    1bde:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1be2:	429a      	cmp	r2, r3
    1be4:	d000      	beq.n	1be8 <MSS_UART_set_rx_handler+0x2c>
    1be6:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
    1be8:	68bb      	ldr	r3, [r7, #8]
    1bea:	2b00      	cmp	r3, #0
    1bec:	d100      	bne.n	1bf0 <MSS_UART_set_rx_handler+0x34>
    1bee:	be00      	bkpt	0x0000
    ASSERT( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL );
    1bf0:	79fb      	ldrb	r3, [r7, #7]
    1bf2:	2bc0      	cmp	r3, #192	; 0xc0
    1bf4:	d900      	bls.n	1bf8 <MSS_UART_set_rx_handler+0x3c>
    1bf6:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1bf8:	68fa      	ldr	r2, [r7, #12]
    1bfa:	f240 636c 	movw	r3, #1644	; 0x66c
    1bfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c02:	429a      	cmp	r2, r3
    1c04:	d006      	beq.n	1c14 <MSS_UART_set_rx_handler+0x58>
    1c06:	68fa      	ldr	r2, [r7, #12]
    1c08:	f240 6344 	movw	r3, #1604	; 0x644
    1c0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c10:	429a      	cmp	r2, r3
    1c12:	d123      	bne.n	1c5c <MSS_UART_set_rx_handler+0xa0>
    1c14:	68bb      	ldr	r3, [r7, #8]
    1c16:	2b00      	cmp	r3, #0
    1c18:	d020      	beq.n	1c5c <MSS_UART_set_rx_handler+0xa0>
    1c1a:	79fb      	ldrb	r3, [r7, #7]
    1c1c:	2bc0      	cmp	r3, #192	; 0xc0
    1c1e:	d81d      	bhi.n	1c5c <MSS_UART_set_rx_handler+0xa0>
        ( handler != INVALID_IRQ_HANDLER) &&
        ( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL) )
    {
        this_uart->rx_handler = handler;
    1c20:	68fb      	ldr	r3, [r7, #12]
    1c22:	68ba      	ldr	r2, [r7, #8]
    1c24:	61da      	str	r2, [r3, #28]

        /* Set the receive interrupt trigger level. */
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
    1c26:	68fb      	ldr	r3, [r7, #12]
    1c28:	681a      	ldr	r2, [r3, #0]
    1c2a:	79fb      	ldrb	r3, [r7, #7]
    1c2c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    1c30:	f043 030a 	orr.w	r3, r3, #10
    1c34:	b2db      	uxtb	r3, r3
    1c36:	7213      	strb	r3, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    1c38:	68fb      	ldr	r3, [r7, #12]
    1c3a:	891b      	ldrh	r3, [r3, #8]
    1c3c:	b21b      	sxth	r3, r3
    1c3e:	4618      	mov	r0, r3
    1c40:	f7ff fb20 	bl	1284 <NVIC_ClearPendingIRQ>

        /* Enable receive interrupt. */
        this_uart->hw_reg_bit->IER_ERBFI = 1U;
    1c44:	68fb      	ldr	r3, [r7, #12]
    1c46:	685b      	ldr	r3, [r3, #4]
    1c48:	f04f 0201 	mov.w	r2, #1
    1c4c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    1c50:	68fb      	ldr	r3, [r7, #12]
    1c52:	891b      	ldrh	r3, [r3, #8]
    1c54:	b21b      	sxth	r3, r3
    1c56:	4618      	mov	r0, r3
    1c58:	f7ff fada 	bl	1210 <NVIC_EnableIRQ>
    }
}
    1c5c:	f107 0710 	add.w	r7, r7, #16
    1c60:	46bd      	mov	sp, r7
    1c62:	bd80      	pop	{r7, pc}

00001c64 <MSS_UART_set_loopback>:
MSS_UART_set_loopback
(
    mss_uart_instance_t *   this_uart,
    mss_uart_loopback_t     loopback
)
{
    1c64:	b480      	push	{r7}
    1c66:	b083      	sub	sp, #12
    1c68:	af00      	add	r7, sp, #0
    1c6a:	6078      	str	r0, [r7, #4]
    1c6c:	460b      	mov	r3, r1
    1c6e:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1c70:	687a      	ldr	r2, [r7, #4]
    1c72:	f240 636c 	movw	r3, #1644	; 0x66c
    1c76:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c7a:	429a      	cmp	r2, r3
    1c7c:	d007      	beq.n	1c8e <MSS_UART_set_loopback+0x2a>
    1c7e:	687a      	ldr	r2, [r7, #4]
    1c80:	f240 6344 	movw	r3, #1604	; 0x644
    1c84:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c88:	429a      	cmp	r2, r3
    1c8a:	d000      	beq.n	1c8e <MSS_UART_set_loopback+0x2a>
    1c8c:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    1c8e:	687a      	ldr	r2, [r7, #4]
    1c90:	f240 636c 	movw	r3, #1644	; 0x66c
    1c94:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c98:	429a      	cmp	r2, r3
    1c9a:	d006      	beq.n	1caa <MSS_UART_set_loopback+0x46>
    1c9c:	687a      	ldr	r2, [r7, #4]
    1c9e:	f240 6344 	movw	r3, #1604	; 0x644
    1ca2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ca6:	429a      	cmp	r2, r3
    1ca8:	d10f      	bne.n	1cca <MSS_UART_set_loopback+0x66>
    {
        if ( loopback == MSS_UART_LOOPBACK_OFF )
    1caa:	78fb      	ldrb	r3, [r7, #3]
    1cac:	2b00      	cmp	r3, #0
    1cae:	d106      	bne.n	1cbe <MSS_UART_set_loopback+0x5a>
        {
            this_uart->hw_reg_bit->MCR_LOOP = 0U;
    1cb0:	687b      	ldr	r3, [r7, #4]
    1cb2:	685b      	ldr	r3, [r3, #4]
    1cb4:	f04f 0200 	mov.w	r2, #0
    1cb8:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
    1cbc:	e005      	b.n	1cca <MSS_UART_set_loopback+0x66>
        }
        else
        {
            this_uart->hw_reg_bit->MCR_LOOP = 1U;
    1cbe:	687b      	ldr	r3, [r7, #4]
    1cc0:	685b      	ldr	r3, [r3, #4]
    1cc2:	f04f 0201 	mov.w	r2, #1
    1cc6:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
        }
    }
}
    1cca:	f107 070c 	add.w	r7, r7, #12
    1cce:	46bd      	mov	sp, r7
    1cd0:	bc80      	pop	{r7}
    1cd2:	4770      	bx	lr

00001cd4 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
    1cd4:	4668      	mov	r0, sp
    1cd6:	f020 0107 	bic.w	r1, r0, #7
    1cda:	468d      	mov	sp, r1
    1cdc:	b589      	push	{r0, r3, r7, lr}
    1cde:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
    1ce0:	f240 606c 	movw	r0, #1644	; 0x66c
    1ce4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1ce8:	f7ff fe56 	bl	1998 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
    1cec:	f04f 000a 	mov.w	r0, #10
    1cf0:	f7ff fac8 	bl	1284 <NVIC_ClearPendingIRQ>
}
    1cf4:	46bd      	mov	sp, r7
    1cf6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    1cfa:	4685      	mov	sp, r0
    1cfc:	4770      	bx	lr
    1cfe:	bf00      	nop

00001d00 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
    1d00:	4668      	mov	r0, sp
    1d02:	f020 0107 	bic.w	r1, r0, #7
    1d06:	468d      	mov	sp, r1
    1d08:	b589      	push	{r0, r3, r7, lr}
    1d0a:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
    1d0c:	f240 6044 	movw	r0, #1604	; 0x644
    1d10:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1d14:	f7ff fe40 	bl	1998 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
    1d18:	f04f 000b 	mov.w	r0, #11
    1d1c:	f7ff fab2 	bl	1284 <NVIC_ClearPendingIRQ>
}
    1d20:	46bd      	mov	sp, r7
    1d22:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    1d26:	4685      	mov	sp, r0
    1d28:	4770      	bx	lr
    1d2a:	bf00      	nop

00001d2c <MSS_UART_set_rxstatus_handler>:
MSS_UART_set_rxstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    1d2c:	b580      	push	{r7, lr}
    1d2e:	b082      	sub	sp, #8
    1d30:	af00      	add	r7, sp, #0
    1d32:	6078      	str	r0, [r7, #4]
    1d34:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1d36:	687a      	ldr	r2, [r7, #4]
    1d38:	f240 636c 	movw	r3, #1644	; 0x66c
    1d3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d40:	429a      	cmp	r2, r3
    1d42:	d007      	beq.n	1d54 <MSS_UART_set_rxstatus_handler+0x28>
    1d44:	687a      	ldr	r2, [r7, #4]
    1d46:	f240 6344 	movw	r3, #1604	; 0x644
    1d4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d4e:	429a      	cmp	r2, r3
    1d50:	d000      	beq.n	1d54 <MSS_UART_set_rxstatus_handler+0x28>
    1d52:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
    1d54:	683b      	ldr	r3, [r7, #0]
    1d56:	2b00      	cmp	r3, #0
    1d58:	d100      	bne.n	1d5c <MSS_UART_set_rxstatus_handler+0x30>
    1d5a:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1d5c:	687a      	ldr	r2, [r7, #4]
    1d5e:	f240 636c 	movw	r3, #1644	; 0x66c
    1d62:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d66:	429a      	cmp	r2, r3
    1d68:	d006      	beq.n	1d78 <MSS_UART_set_rxstatus_handler+0x4c>
    1d6a:	687a      	ldr	r2, [r7, #4]
    1d6c:	f240 6344 	movw	r3, #1604	; 0x644
    1d70:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d74:	429a      	cmp	r2, r3
    1d76:	d117      	bne.n	1da8 <MSS_UART_set_rxstatus_handler+0x7c>
    1d78:	683b      	ldr	r3, [r7, #0]
    1d7a:	2b00      	cmp	r3, #0
    1d7c:	d014      	beq.n	1da8 <MSS_UART_set_rxstatus_handler+0x7c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->linests_handler = handler;
    1d7e:	687b      	ldr	r3, [r7, #4]
    1d80:	683a      	ldr	r2, [r7, #0]
    1d82:	619a      	str	r2, [r3, #24]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    1d84:	687b      	ldr	r3, [r7, #4]
    1d86:	891b      	ldrh	r3, [r3, #8]
    1d88:	b21b      	sxth	r3, r3
    1d8a:	4618      	mov	r0, r3
    1d8c:	f7ff fa7a 	bl	1284 <NVIC_ClearPendingIRQ>

        /* Enable receiver line status interrupt. */
        this_uart->hw_reg_bit->IER_ELSI = 1U;
    1d90:	687b      	ldr	r3, [r7, #4]
    1d92:	685b      	ldr	r3, [r3, #4]
    1d94:	f04f 0201 	mov.w	r2, #1
    1d98:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    1d9c:	687b      	ldr	r3, [r7, #4]
    1d9e:	891b      	ldrh	r3, [r3, #8]
    1da0:	b21b      	sxth	r3, r3
    1da2:	4618      	mov	r0, r3
    1da4:	f7ff fa34 	bl	1210 <NVIC_EnableIRQ>
    }
}
    1da8:	f107 0708 	add.w	r7, r7, #8
    1dac:	46bd      	mov	sp, r7
    1dae:	bd80      	pop	{r7, pc}

00001db0 <MSS_UART_set_tx_handler>:
MSS_UART_set_tx_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    1db0:	b580      	push	{r7, lr}
    1db2:	b082      	sub	sp, #8
    1db4:	af00      	add	r7, sp, #0
    1db6:	6078      	str	r0, [r7, #4]
    1db8:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1dba:	687a      	ldr	r2, [r7, #4]
    1dbc:	f240 636c 	movw	r3, #1644	; 0x66c
    1dc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1dc4:	429a      	cmp	r2, r3
    1dc6:	d007      	beq.n	1dd8 <MSS_UART_set_tx_handler+0x28>
    1dc8:	687a      	ldr	r2, [r7, #4]
    1dca:	f240 6344 	movw	r3, #1604	; 0x644
    1dce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1dd2:	429a      	cmp	r2, r3
    1dd4:	d000      	beq.n	1dd8 <MSS_UART_set_tx_handler+0x28>
    1dd6:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
    1dd8:	683b      	ldr	r3, [r7, #0]
    1dda:	2b00      	cmp	r3, #0
    1ddc:	d100      	bne.n	1de0 <MSS_UART_set_tx_handler+0x30>
    1dde:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1de0:	687a      	ldr	r2, [r7, #4]
    1de2:	f240 636c 	movw	r3, #1644	; 0x66c
    1de6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1dea:	429a      	cmp	r2, r3
    1dec:	d006      	beq.n	1dfc <MSS_UART_set_tx_handler+0x4c>
    1dee:	687a      	ldr	r2, [r7, #4]
    1df0:	f240 6344 	movw	r3, #1604	; 0x644
    1df4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1df8:	429a      	cmp	r2, r3
    1dfa:	d11f      	bne.n	1e3c <MSS_UART_set_tx_handler+0x8c>
    1dfc:	683b      	ldr	r3, [r7, #0]
    1dfe:	2b00      	cmp	r3, #0
    1e00:	d01c      	beq.n	1e3c <MSS_UART_set_tx_handler+0x8c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->tx_handler = handler;
    1e02:	687b      	ldr	r3, [r7, #4]
    1e04:	683a      	ldr	r2, [r7, #0]
    1e06:	621a      	str	r2, [r3, #32]

        /* Make TX buffer info invalid */
        this_uart->tx_buffer = (const uint8_t *)0;
    1e08:	687b      	ldr	r3, [r7, #4]
    1e0a:	f04f 0200 	mov.w	r2, #0
    1e0e:	60da      	str	r2, [r3, #12]
        this_uart->tx_buff_size = 0U;
    1e10:	687b      	ldr	r3, [r7, #4]
    1e12:	f04f 0200 	mov.w	r2, #0
    1e16:	611a      	str	r2, [r3, #16]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    1e18:	687b      	ldr	r3, [r7, #4]
    1e1a:	891b      	ldrh	r3, [r3, #8]
    1e1c:	b21b      	sxth	r3, r3
    1e1e:	4618      	mov	r0, r3
    1e20:	f7ff fa30 	bl	1284 <NVIC_ClearPendingIRQ>

        /* Enable transmitter holding register Empty interrupt. */
        this_uart->hw_reg_bit->IER_ETBEI = 1U;
    1e24:	687b      	ldr	r3, [r7, #4]
    1e26:	685b      	ldr	r3, [r3, #4]
    1e28:	f04f 0201 	mov.w	r2, #1
    1e2c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    1e30:	687b      	ldr	r3, [r7, #4]
    1e32:	891b      	ldrh	r3, [r3, #8]
    1e34:	b21b      	sxth	r3, r3
    1e36:	4618      	mov	r0, r3
    1e38:	f7ff f9ea 	bl	1210 <NVIC_EnableIRQ>
    }
}
    1e3c:	f107 0708 	add.w	r7, r7, #8
    1e40:	46bd      	mov	sp, r7
    1e42:	bd80      	pop	{r7, pc}

00001e44 <MSS_UART_set_modemstatus_handler>:
MSS_UART_set_modemstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    1e44:	b580      	push	{r7, lr}
    1e46:	b082      	sub	sp, #8
    1e48:	af00      	add	r7, sp, #0
    1e4a:	6078      	str	r0, [r7, #4]
    1e4c:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1e4e:	687a      	ldr	r2, [r7, #4]
    1e50:	f240 636c 	movw	r3, #1644	; 0x66c
    1e54:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e58:	429a      	cmp	r2, r3
    1e5a:	d007      	beq.n	1e6c <MSS_UART_set_modemstatus_handler+0x28>
    1e5c:	687a      	ldr	r2, [r7, #4]
    1e5e:	f240 6344 	movw	r3, #1604	; 0x644
    1e62:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e66:	429a      	cmp	r2, r3
    1e68:	d000      	beq.n	1e6c <MSS_UART_set_modemstatus_handler+0x28>
    1e6a:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
    1e6c:	683b      	ldr	r3, [r7, #0]
    1e6e:	2b00      	cmp	r3, #0
    1e70:	d100      	bne.n	1e74 <MSS_UART_set_modemstatus_handler+0x30>
    1e72:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1e74:	687a      	ldr	r2, [r7, #4]
    1e76:	f240 636c 	movw	r3, #1644	; 0x66c
    1e7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e7e:	429a      	cmp	r2, r3
    1e80:	d006      	beq.n	1e90 <MSS_UART_set_modemstatus_handler+0x4c>
    1e82:	687a      	ldr	r2, [r7, #4]
    1e84:	f240 6344 	movw	r3, #1604	; 0x644
    1e88:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e8c:	429a      	cmp	r2, r3
    1e8e:	d117      	bne.n	1ec0 <MSS_UART_set_modemstatus_handler+0x7c>
    1e90:	683b      	ldr	r3, [r7, #0]
    1e92:	2b00      	cmp	r3, #0
    1e94:	d014      	beq.n	1ec0 <MSS_UART_set_modemstatus_handler+0x7c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->modemsts_handler = handler;
    1e96:	687b      	ldr	r3, [r7, #4]
    1e98:	683a      	ldr	r2, [r7, #0]
    1e9a:	625a      	str	r2, [r3, #36]	; 0x24

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    1e9c:	687b      	ldr	r3, [r7, #4]
    1e9e:	891b      	ldrh	r3, [r3, #8]
    1ea0:	b21b      	sxth	r3, r3
    1ea2:	4618      	mov	r0, r3
    1ea4:	f7ff f9ee 	bl	1284 <NVIC_ClearPendingIRQ>

        /* Enable modem status interrupt. */
        this_uart->hw_reg_bit->IER_EDSSI = 1U;
    1ea8:	687b      	ldr	r3, [r7, #4]
    1eaa:	685b      	ldr	r3, [r3, #4]
    1eac:	f04f 0201 	mov.w	r2, #1
    1eb0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    1eb4:	687b      	ldr	r3, [r7, #4]
    1eb6:	891b      	ldrh	r3, [r3, #8]
    1eb8:	b21b      	sxth	r3, r3
    1eba:	4618      	mov	r0, r3
    1ebc:	f7ff f9a8 	bl	1210 <NVIC_EnableIRQ>
    }
}
    1ec0:	f107 0708 	add.w	r7, r7, #8
    1ec4:	46bd      	mov	sp, r7
    1ec6:	bd80      	pop	{r7, pc}

00001ec8 <MSS_UART_fill_tx_fifo>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
    1ec8:	b480      	push	{r7}
    1eca:	b089      	sub	sp, #36	; 0x24
    1ecc:	af00      	add	r7, sp, #0
    1ece:	60f8      	str	r0, [r7, #12]
    1ed0:	60b9      	str	r1, [r7, #8]
    1ed2:	607a      	str	r2, [r7, #4]
    uint8_t status = 0U;
    1ed4:	f04f 0300 	mov.w	r3, #0
    1ed8:	75fb      	strb	r3, [r7, #23]
    size_t size_sent = 0U;
    1eda:	f04f 0300 	mov.w	r3, #0
    1ede:	61bb      	str	r3, [r7, #24]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1ee0:	68fa      	ldr	r2, [r7, #12]
    1ee2:	f240 636c 	movw	r3, #1644	; 0x66c
    1ee6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1eea:	429a      	cmp	r2, r3
    1eec:	d007      	beq.n	1efe <MSS_UART_fill_tx_fifo+0x36>
    1eee:	68fa      	ldr	r2, [r7, #12]
    1ef0:	f240 6344 	movw	r3, #1604	; 0x644
    1ef4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ef8:	429a      	cmp	r2, r3
    1efa:	d000      	beq.n	1efe <MSS_UART_fill_tx_fifo+0x36>
    1efc:	be00      	bkpt	0x0000
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
    1efe:	68bb      	ldr	r3, [r7, #8]
    1f00:	2b00      	cmp	r3, #0
    1f02:	d100      	bne.n	1f06 <MSS_UART_fill_tx_fifo+0x3e>
    1f04:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0 );
    1f06:	687b      	ldr	r3, [r7, #4]
    1f08:	2b00      	cmp	r3, #0
    1f0a:	d100      	bne.n	1f0e <MSS_UART_fill_tx_fifo+0x46>
    1f0c:	be00      	bkpt	0x0000

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1 ) ) &&
    1f0e:	68fa      	ldr	r2, [r7, #12]
    1f10:	f240 636c 	movw	r3, #1644	; 0x66c
    1f14:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f18:	429a      	cmp	r2, r3
    1f1a:	d006      	beq.n	1f2a <MSS_UART_fill_tx_fifo+0x62>
    1f1c:	68fa      	ldr	r2, [r7, #12]
    1f1e:	f240 6344 	movw	r3, #1604	; 0x644
    1f22:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f26:	429a      	cmp	r2, r3
    1f28:	d131      	bne.n	1f8e <MSS_UART_fill_tx_fifo+0xc6>
    1f2a:	68bb      	ldr	r3, [r7, #8]
    1f2c:	2b00      	cmp	r3, #0
    1f2e:	d02e      	beq.n	1f8e <MSS_UART_fill_tx_fifo+0xc6>
    1f30:	687b      	ldr	r3, [r7, #4]
    1f32:	2b00      	cmp	r3, #0
    1f34:	d02b      	beq.n	1f8e <MSS_UART_fill_tx_fifo+0xc6>
        (tx_buffer != ( (uint8_t *)0 ))   &&
        (tx_size > 0u) )
    {
        status = this_uart->hw_reg->LSR;
    1f36:	68fb      	ldr	r3, [r7, #12]
    1f38:	681b      	ldr	r3, [r3, #0]
    1f3a:	7d1b      	ldrb	r3, [r3, #20]
    1f3c:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
    1f3e:	68fb      	ldr	r3, [r7, #12]
    1f40:	7a9a      	ldrb	r2, [r3, #10]
    1f42:	7dfb      	ldrb	r3, [r7, #23]
    1f44:	ea42 0303 	orr.w	r3, r2, r3
    1f48:	b2da      	uxtb	r2, r3
    1f4a:	68fb      	ldr	r3, [r7, #12]
    1f4c:	729a      	strb	r2, [r3, #10]

        if( status & MSS_UART_THRE )
    1f4e:	7dfb      	ldrb	r3, [r7, #23]
    1f50:	f003 0320 	and.w	r3, r3, #32
    1f54:	2b00      	cmp	r3, #0
    1f56:	d01a      	beq.n	1f8e <MSS_UART_fill_tx_fifo+0xc6>
        {
            uint32_t fill_size = TX_FIFO_SIZE;
    1f58:	f04f 0310 	mov.w	r3, #16
    1f5c:	61fb      	str	r3, [r7, #28]

            if ( tx_size < TX_FIFO_SIZE )
    1f5e:	687b      	ldr	r3, [r7, #4]
    1f60:	2b0f      	cmp	r3, #15
    1f62:	d801      	bhi.n	1f68 <MSS_UART_fill_tx_fifo+0xa0>
            {
                fill_size = tx_size;
    1f64:	687b      	ldr	r3, [r7, #4]
    1f66:	61fb      	str	r3, [r7, #28]
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    1f68:	f04f 0300 	mov.w	r3, #0
    1f6c:	61bb      	str	r3, [r7, #24]
    1f6e:	e00a      	b.n	1f86 <MSS_UART_fill_tx_fifo+0xbe>
            {

                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
    1f70:	68fb      	ldr	r3, [r7, #12]
    1f72:	681b      	ldr	r3, [r3, #0]
    1f74:	68b9      	ldr	r1, [r7, #8]
    1f76:	69ba      	ldr	r2, [r7, #24]
    1f78:	440a      	add	r2, r1
    1f7a:	7812      	ldrb	r2, [r2, #0]
    1f7c:	701a      	strb	r2, [r3, #0]
            if ( tx_size < TX_FIFO_SIZE )
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    1f7e:	69bb      	ldr	r3, [r7, #24]
    1f80:	f103 0301 	add.w	r3, r3, #1
    1f84:	61bb      	str	r3, [r7, #24]
    1f86:	69ba      	ldr	r2, [r7, #24]
    1f88:	69fb      	ldr	r3, [r7, #28]
    1f8a:	429a      	cmp	r2, r3
    1f8c:	d3f0      	bcc.n	1f70 <MSS_UART_fill_tx_fifo+0xa8>
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
            }
        }
    }
    return size_sent;
    1f8e:	69bb      	ldr	r3, [r7, #24]
}
    1f90:	4618      	mov	r0, r3
    1f92:	f107 0724 	add.w	r7, r7, #36	; 0x24
    1f96:	46bd      	mov	sp, r7
    1f98:	bc80      	pop	{r7}
    1f9a:	4770      	bx	lr

00001f9c <MSS_UART_get_rx_status>:
uint8_t
MSS_UART_get_rx_status
(
    mss_uart_instance_t * this_uart
)
{
    1f9c:	b480      	push	{r7}
    1f9e:	b085      	sub	sp, #20
    1fa0:	af00      	add	r7, sp, #0
    1fa2:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_INVALID_PARAM;
    1fa4:	f04f 33ff 	mov.w	r3, #4294967295
    1fa8:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1faa:	687a      	ldr	r2, [r7, #4]
    1fac:	f240 636c 	movw	r3, #1644	; 0x66c
    1fb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1fb4:	429a      	cmp	r2, r3
    1fb6:	d007      	beq.n	1fc8 <MSS_UART_get_rx_status+0x2c>
    1fb8:	687a      	ldr	r2, [r7, #4]
    1fba:	f240 6344 	movw	r3, #1604	; 0x644
    1fbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1fc2:	429a      	cmp	r2, r3
    1fc4:	d000      	beq.n	1fc8 <MSS_UART_get_rx_status+0x2c>
    1fc6:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    1fc8:	687a      	ldr	r2, [r7, #4]
    1fca:	f240 636c 	movw	r3, #1644	; 0x66c
    1fce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1fd2:	429a      	cmp	r2, r3
    1fd4:	d006      	beq.n	1fe4 <MSS_UART_get_rx_status+0x48>
    1fd6:	687a      	ldr	r2, [r7, #4]
    1fd8:	f240 6344 	movw	r3, #1604	; 0x644
    1fdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1fe0:	429a      	cmp	r2, r3
    1fe2:	d113      	bne.n	200c <MAIN_STACK_SIZE+0xc>
         * Bit 2 - Parity error status
         * Bit 3 - Frame error status
         * Bit 4 - Break interrupt indicator
         * Bit 7 - FIFO data error status
         */
        this_uart->status |= (this_uart->hw_reg->LSR);
    1fe4:	687b      	ldr	r3, [r7, #4]
    1fe6:	7a9a      	ldrb	r2, [r3, #10]
    1fe8:	687b      	ldr	r3, [r7, #4]
    1fea:	681b      	ldr	r3, [r3, #0]
    1fec:	7d1b      	ldrb	r3, [r3, #20]
    1fee:	b2db      	uxtb	r3, r3
    1ff0:	ea42 0303 	orr.w	r3, r2, r3
    1ff4:	b2da      	uxtb	r2, r3
    1ff6:	687b      	ldr	r3, [r7, #4]
    1ff8:	729a      	strb	r2, [r3, #10]
        status = (this_uart->status & STATUS_ERROR_MASK );
    1ffa:	687b      	ldr	r3, [r7, #4]
    1ffc:	7a9b      	ldrb	r3, [r3, #10]
    1ffe:	f023 0361 	bic.w	r3, r3, #97	; 0x61
    2002:	73fb      	strb	r3, [r7, #15]
        /* Clear the sticky status after reading */
        this_uart->status = 0U;
    2004:	687b      	ldr	r3, [r7, #4]
    2006:	f04f 0200 	mov.w	r2, #0
    200a:	729a      	strb	r2, [r3, #10]
    }
    return status;
    200c:	7bfb      	ldrb	r3, [r7, #15]
}
    200e:	4618      	mov	r0, r3
    2010:	f107 0714 	add.w	r7, r7, #20
    2014:	46bd      	mov	sp, r7
    2016:	bc80      	pop	{r7}
    2018:	4770      	bx	lr
    201a:	bf00      	nop

0000201c <MSS_UART_get_modem_status>:
uint8_t
MSS_UART_get_modem_status
(
    mss_uart_instance_t * this_uart
)
{
    201c:	b480      	push	{r7}
    201e:	b085      	sub	sp, #20
    2020:	af00      	add	r7, sp, #0
    2022:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_INVALID_PARAM;
    2024:	f04f 33ff 	mov.w	r3, #4294967295
    2028:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    202a:	687a      	ldr	r2, [r7, #4]
    202c:	f240 636c 	movw	r3, #1644	; 0x66c
    2030:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2034:	429a      	cmp	r2, r3
    2036:	d007      	beq.n	2048 <MSS_UART_get_modem_status+0x2c>
    2038:	687a      	ldr	r2, [r7, #4]
    203a:	f240 6344 	movw	r3, #1604	; 0x644
    203e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2042:	429a      	cmp	r2, r3
    2044:	d000      	beq.n	2048 <MSS_UART_get_modem_status+0x2c>
    2046:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    2048:	687a      	ldr	r2, [r7, #4]
    204a:	f240 636c 	movw	r3, #1644	; 0x66c
    204e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2052:	429a      	cmp	r2, r3
    2054:	d006      	beq.n	2064 <MSS_UART_get_modem_status+0x48>
    2056:	687a      	ldr	r2, [r7, #4]
    2058:	f240 6344 	movw	r3, #1604	; 0x644
    205c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2060:	429a      	cmp	r2, r3
    2062:	d103      	bne.n	206c <MSS_UART_get_modem_status+0x50>
         * Bit 4 - Clear To Send
         * Bit 5 - Data Set Ready
         * Bit 6 - Ring Indicator
         * Bit 7 - Data Carrier Detect
         */
        status = this_uart->hw_reg->MSR;
    2064:	687b      	ldr	r3, [r7, #4]
    2066:	681b      	ldr	r3, [r3, #0]
    2068:	7e1b      	ldrb	r3, [r3, #24]
    206a:	73fb      	strb	r3, [r7, #15]
    }
    return status;
    206c:	7bfb      	ldrb	r3, [r7, #15]
}
    206e:	4618      	mov	r0, r3
    2070:	f107 0714 	add.w	r7, r7, #20
    2074:	46bd      	mov	sp, r7
    2076:	bc80      	pop	{r7}
    2078:	4770      	bx	lr
    207a:	bf00      	nop

0000207c <MSS_UART_get_tx_status>:
uint8_t
MSS_UART_get_tx_status
(
    mss_uart_instance_t * this_uart
)
{
    207c:	b480      	push	{r7}
    207e:	b085      	sub	sp, #20
    2080:	af00      	add	r7, sp, #0
    2082:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_TX_BUSY;
    2084:	f04f 0300 	mov.w	r3, #0
    2088:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    208a:	687a      	ldr	r2, [r7, #4]
    208c:	f240 636c 	movw	r3, #1644	; 0x66c
    2090:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2094:	429a      	cmp	r2, r3
    2096:	d007      	beq.n	20a8 <MSS_UART_get_tx_status+0x2c>
    2098:	687a      	ldr	r2, [r7, #4]
    209a:	f240 6344 	movw	r3, #1604	; 0x644
    209e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20a2:	429a      	cmp	r2, r3
    20a4:	d000      	beq.n	20a8 <MSS_UART_get_tx_status+0x2c>
    20a6:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    20a8:	687a      	ldr	r2, [r7, #4]
    20aa:	f240 636c 	movw	r3, #1644	; 0x66c
    20ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20b2:	429a      	cmp	r2, r3
    20b4:	d006      	beq.n	20c4 <MSS_UART_get_tx_status+0x48>
    20b6:	687a      	ldr	r2, [r7, #4]
    20b8:	f240 6344 	movw	r3, #1604	; 0x644
    20bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20c0:	429a      	cmp	r2, r3
    20c2:	d10f      	bne.n	20e4 <MSS_UART_get_tx_status+0x68>
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    20c4:	687b      	ldr	r3, [r7, #4]
    20c6:	681b      	ldr	r3, [r3, #0]
    20c8:	7d1b      	ldrb	r3, [r3, #20]
    20ca:	73fb      	strb	r3, [r7, #15]
        this_uart->status |= status;
    20cc:	687b      	ldr	r3, [r7, #4]
    20ce:	7a9a      	ldrb	r2, [r3, #10]
    20d0:	7bfb      	ldrb	r3, [r7, #15]
    20d2:	ea42 0303 	orr.w	r3, r2, r3
    20d6:	b2da      	uxtb	r2, r3
    20d8:	687b      	ldr	r3, [r7, #4]
    20da:	729a      	strb	r2, [r3, #10]
        /*
         * Extract the transmit status bits from the UART's Line Status Register.
         * Bit 5 - Transmitter Holding Register/FIFO Empty (THRE) status. (If = 1, TX FIFO is empty)
         * Bit 6 - Transmitter Empty (TEMT) status. (If = 1, both TX FIFO and shift register are empty)
         */
        status &= ( MSS_UART_THRE | MSS_UART_TEMT );
    20dc:	7bfb      	ldrb	r3, [r7, #15]
    20de:	f003 0360 	and.w	r3, r3, #96	; 0x60
    20e2:	73fb      	strb	r3, [r7, #15]
    }
    return status;
    20e4:	7bfb      	ldrb	r3, [r7, #15]
}
    20e6:	4618      	mov	r0, r3
    20e8:	f107 0714 	add.w	r7, r7, #20
    20ec:	46bd      	mov	sp, r7
    20ee:	bc80      	pop	{r7}
    20f0:	4770      	bx	lr
    20f2:	bf00      	nop

000020f4 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    20f4:	b480      	push	{r7}
    20f6:	b083      	sub	sp, #12
    20f8:	af00      	add	r7, sp, #0
    20fa:	4603      	mov	r3, r0
    20fc:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    20fe:	f24e 1300 	movw	r3, #57600	; 0xe100
    2102:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2106:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    210a:	ea4f 1252 	mov.w	r2, r2, lsr #5
    210e:	88f9      	ldrh	r1, [r7, #6]
    2110:	f001 011f 	and.w	r1, r1, #31
    2114:	f04f 0001 	mov.w	r0, #1
    2118:	fa00 f101 	lsl.w	r1, r0, r1
    211c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2120:	f107 070c 	add.w	r7, r7, #12
    2124:	46bd      	mov	sp, r7
    2126:	bc80      	pop	{r7}
    2128:	4770      	bx	lr
    212a:	bf00      	nop

0000212c <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    212c:	b480      	push	{r7}
    212e:	b083      	sub	sp, #12
    2130:	af00      	add	r7, sp, #0
    2132:	4603      	mov	r3, r0
    2134:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    2136:	f24e 1300 	movw	r3, #57600	; 0xe100
    213a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    213e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2142:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2146:	88f9      	ldrh	r1, [r7, #6]
    2148:	f001 011f 	and.w	r1, r1, #31
    214c:	f04f 0001 	mov.w	r0, #1
    2150:	fa00 f101 	lsl.w	r1, r0, r1
    2154:	f102 0260 	add.w	r2, r2, #96	; 0x60
    2158:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    215c:	f107 070c 	add.w	r7, r7, #12
    2160:	46bd      	mov	sp, r7
    2162:	bc80      	pop	{r7}
    2164:	4770      	bx	lr
    2166:	bf00      	nop

00002168 <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
    2168:	b580      	push	{r7, lr}
    216a:	b082      	sub	sp, #8
    216c:	af00      	add	r7, sp, #0
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    216e:	f242 0300 	movw	r3, #8192	; 0x2000
    2172:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2176:	f242 0200 	movw	r2, #8192	; 0x2000
    217a:	f2ce 0204 	movt	r2, #57348	; 0xe004
    217e:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2180:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
    2184:	631a      	str	r2, [r3, #48]	; 0x30
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    2186:	f04f 0300 	mov.w	r3, #0
    218a:	607b      	str	r3, [r7, #4]
    218c:	e00e      	b.n	21ac <MSS_GPIO_init+0x44>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    218e:	687a      	ldr	r2, [r7, #4]
    2190:	f642 335c 	movw	r3, #11100	; 0x2b5c
    2194:	f2c0 0301 	movt	r3, #1
    2198:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    219c:	b21b      	sxth	r3, r3
    219e:	4618      	mov	r0, r3
    21a0:	f7ff ffc4 	bl	212c <NVIC_ClearPendingIRQ>
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    21a4:	687b      	ldr	r3, [r7, #4]
    21a6:	f103 0301 	add.w	r3, r3, #1
    21aa:	607b      	str	r3, [r7, #4]
    21ac:	687b      	ldr	r3, [r7, #4]
    21ae:	2b1f      	cmp	r3, #31
    21b0:	d9ed      	bls.n	218e <MSS_GPIO_init+0x26>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
    21b2:	f242 0300 	movw	r3, #8192	; 0x2000
    21b6:	f2ce 0304 	movt	r3, #57348	; 0xe004
    21ba:	f242 0200 	movw	r2, #8192	; 0x2000
    21be:	f2ce 0204 	movt	r2, #57348	; 0xe004
    21c2:	6b12      	ldr	r2, [r2, #48]	; 0x30
    21c4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
    21c8:	631a      	str	r2, [r3, #48]	; 0x30
}
    21ca:	f107 0708 	add.w	r7, r7, #8
    21ce:	46bd      	mov	sp, r7
    21d0:	bd80      	pop	{r7, pc}
    21d2:	bf00      	nop

000021d4 <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
    21d4:	b480      	push	{r7}
    21d6:	b085      	sub	sp, #20
    21d8:	af00      	add	r7, sp, #0
    21da:	4603      	mov	r3, r0
    21dc:	6039      	str	r1, [r7, #0]
    21de:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    21e0:	79fb      	ldrb	r3, [r7, #7]
    21e2:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    21e4:	68fb      	ldr	r3, [r7, #12]
    21e6:	2b1f      	cmp	r3, #31
    21e8:	d900      	bls.n	21ec <MSS_GPIO_config+0x18>
    21ea:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
    21ec:	68fb      	ldr	r3, [r7, #12]
    21ee:	2b1f      	cmp	r3, #31
    21f0:	d808      	bhi.n	2204 <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
    21f2:	68fa      	ldr	r2, [r7, #12]
    21f4:	f642 23dc 	movw	r3, #10972	; 0x2adc
    21f8:	f2c0 0301 	movt	r3, #1
    21fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    2200:	683a      	ldr	r2, [r7, #0]
    2202:	601a      	str	r2, [r3, #0]
    }
}
    2204:	f107 0714 	add.w	r7, r7, #20
    2208:	46bd      	mov	sp, r7
    220a:	bc80      	pop	{r7}
    220c:	4770      	bx	lr
    220e:	bf00      	nop

00002210 <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t       port_id,
    uint8_t             value
)
{
    2210:	b480      	push	{r7}
    2212:	b085      	sub	sp, #20
    2214:	af00      	add	r7, sp, #0
    2216:	4602      	mov	r2, r0
    2218:	460b      	mov	r3, r1
    221a:	71fa      	strb	r2, [r7, #7]
    221c:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_idx = (uint32_t)port_id;
    221e:	79fb      	ldrb	r3, [r7, #7]
    2220:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    2222:	68fb      	ldr	r3, [r7, #12]
    2224:	2b1f      	cmp	r3, #31
    2226:	d900      	bls.n	222a <MSS_GPIO_set_output+0x1a>
    2228:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    222a:	68fb      	ldr	r3, [r7, #12]
    222c:	2b1f      	cmp	r3, #31
    222e:	d809      	bhi.n	2244 <MSS_GPIO_set_output+0x34>
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
    2230:	f240 0300 	movw	r3, #0
    2234:	f2c4 2326 	movt	r3, #16934	; 0x4226
    2238:	68fa      	ldr	r2, [r7, #12]
    223a:	79b9      	ldrb	r1, [r7, #6]
    223c:	f502 6288 	add.w	r2, r2, #1088	; 0x440
    2240:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
    2244:	f107 0714 	add.w	r7, r7, #20
    2248:	46bd      	mov	sp, r7
    224a:	bc80      	pop	{r7}
    224c:	4770      	bx	lr
    224e:	bf00      	nop

00002250 <MSS_GPIO_drive_inout>:
void MSS_GPIO_drive_inout
(
    mss_gpio_id_t port_id,
    mss_gpio_inout_state_t inout_state
)
{
    2250:	b480      	push	{r7}
    2252:	b087      	sub	sp, #28
    2254:	af00      	add	r7, sp, #0
    2256:	4602      	mov	r2, r0
    2258:	460b      	mov	r3, r1
    225a:	71fa      	strb	r2, [r7, #7]
    225c:	71bb      	strb	r3, [r7, #6]
    uint32_t outputs_state;
    uint32_t config;
    uint32_t gpio_idx = (uint32_t)port_id;
    225e:	79fb      	ldrb	r3, [r7, #7]
    2260:	617b      	str	r3, [r7, #20]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    2262:	697b      	ldr	r3, [r7, #20]
    2264:	2b1f      	cmp	r3, #31
    2266:	d900      	bls.n	226a <MSS_GPIO_drive_inout+0x1a>
    2268:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    226a:	697b      	ldr	r3, [r7, #20]
    226c:	2b1f      	cmp	r3, #31
    226e:	d87d      	bhi.n	236c <MSS_GPIO_drive_inout+0x11c>
    {
        switch( inout_state )
    2270:	79bb      	ldrb	r3, [r7, #6]
    2272:	2b01      	cmp	r3, #1
    2274:	d004      	beq.n	2280 <MSS_GPIO_drive_inout+0x30>
    2276:	2b02      	cmp	r3, #2
    2278:	d060      	beq.n	233c <MSS_GPIO_drive_inout+0xec>
    227a:	2b00      	cmp	r3, #0
    227c:	d02e      	beq.n	22dc <MSS_GPIO_drive_inout+0x8c>
    227e:	e074      	b.n	236a <MSS_GPIO_drive_inout+0x11a>
        {
        case MSS_GPIO_DRIVE_HIGH:
            /* Set output high */
            outputs_state = GPIO->GPIO_OUT;
    2280:	f243 0300 	movw	r3, #12288	; 0x3000
    2284:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2288:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
    228c:	60fb      	str	r3, [r7, #12]
            outputs_state |= (uint32_t)1 << gpio_idx;
    228e:	697b      	ldr	r3, [r7, #20]
    2290:	f04f 0201 	mov.w	r2, #1
    2294:	fa02 f303 	lsl.w	r3, r2, r3
    2298:	68fa      	ldr	r2, [r7, #12]
    229a:	ea42 0303 	orr.w	r3, r2, r3
    229e:	60fb      	str	r3, [r7, #12]
            GPIO->GPIO_OUT = outputs_state;
    22a0:	f243 0300 	movw	r3, #12288	; 0x3000
    22a4:	f2c4 0301 	movt	r3, #16385	; 0x4001
    22a8:	68fa      	ldr	r2, [r7, #12]
    22aa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    22ae:	697a      	ldr	r2, [r7, #20]
    22b0:	f642 23dc 	movw	r3, #10972	; 0x2adc
    22b4:	f2c0 0301 	movt	r3, #1
    22b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    22bc:	681b      	ldr	r3, [r3, #0]
    22be:	613b      	str	r3, [r7, #16]
            config |= OUTPUT_BUFFER_ENABLE_MASK;
    22c0:	693b      	ldr	r3, [r7, #16]
    22c2:	f043 0304 	orr.w	r3, r3, #4
    22c6:	613b      	str	r3, [r7, #16]
            *(g_config_reg_lut[gpio_idx]) = config;
    22c8:	697a      	ldr	r2, [r7, #20]
    22ca:	f642 23dc 	movw	r3, #10972	; 0x2adc
    22ce:	f2c0 0301 	movt	r3, #1
    22d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    22d6:	693a      	ldr	r2, [r7, #16]
    22d8:	601a      	str	r2, [r3, #0]
            break;
    22da:	e047      	b.n	236c <MSS_GPIO_drive_inout+0x11c>
            
        case MSS_GPIO_DRIVE_LOW:
            /* Set output low */
            outputs_state = GPIO->GPIO_OUT;
    22dc:	f243 0300 	movw	r3, #12288	; 0x3000
    22e0:	f2c4 0301 	movt	r3, #16385	; 0x4001
    22e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
    22e8:	60fb      	str	r3, [r7, #12]
            outputs_state &= ~((uint32_t)((uint32_t)1 << gpio_idx));
    22ea:	697b      	ldr	r3, [r7, #20]
    22ec:	f04f 0201 	mov.w	r2, #1
    22f0:	fa02 f303 	lsl.w	r3, r2, r3
    22f4:	ea6f 0303 	mvn.w	r3, r3
    22f8:	68fa      	ldr	r2, [r7, #12]
    22fa:	ea02 0303 	and.w	r3, r2, r3
    22fe:	60fb      	str	r3, [r7, #12]
            GPIO->GPIO_OUT = outputs_state;
    2300:	f243 0300 	movw	r3, #12288	; 0x3000
    2304:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2308:	68fa      	ldr	r2, [r7, #12]
    230a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    230e:	697a      	ldr	r2, [r7, #20]
    2310:	f642 23dc 	movw	r3, #10972	; 0x2adc
    2314:	f2c0 0301 	movt	r3, #1
    2318:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    231c:	681b      	ldr	r3, [r3, #0]
    231e:	613b      	str	r3, [r7, #16]
            config |= OUTPUT_BUFFER_ENABLE_MASK;
    2320:	693b      	ldr	r3, [r7, #16]
    2322:	f043 0304 	orr.w	r3, r3, #4
    2326:	613b      	str	r3, [r7, #16]
            *(g_config_reg_lut[gpio_idx]) = config;
    2328:	697a      	ldr	r2, [r7, #20]
    232a:	f642 23dc 	movw	r3, #10972	; 0x2adc
    232e:	f2c0 0301 	movt	r3, #1
    2332:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    2336:	693a      	ldr	r2, [r7, #16]
    2338:	601a      	str	r2, [r3, #0]
            break;
    233a:	e017      	b.n	236c <MSS_GPIO_drive_inout+0x11c>
            
        case MSS_GPIO_HIGH_Z:
            /* Disable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    233c:	697a      	ldr	r2, [r7, #20]
    233e:	f642 23dc 	movw	r3, #10972	; 0x2adc
    2342:	f2c0 0301 	movt	r3, #1
    2346:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    234a:	681b      	ldr	r3, [r3, #0]
    234c:	613b      	str	r3, [r7, #16]
            config &= ~OUTPUT_BUFFER_ENABLE_MASK;
    234e:	693b      	ldr	r3, [r7, #16]
    2350:	f023 0304 	bic.w	r3, r3, #4
    2354:	613b      	str	r3, [r7, #16]
            *(g_config_reg_lut[gpio_idx]) = config;
    2356:	697a      	ldr	r2, [r7, #20]
    2358:	f642 23dc 	movw	r3, #10972	; 0x2adc
    235c:	f2c0 0301 	movt	r3, #1
    2360:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    2364:	693a      	ldr	r2, [r7, #16]
    2366:	601a      	str	r2, [r3, #0]
            break;
    2368:	e000      	b.n	236c <MSS_GPIO_drive_inout+0x11c>
            
        default:
            ASSERT(0);
    236a:	be00      	bkpt	0x0000
            break;
        }
    }
}
    236c:	f107 071c 	add.w	r7, r7, #28
    2370:	46bd      	mov	sp, r7
    2372:	bc80      	pop	{r7}
    2374:	4770      	bx	lr
    2376:	bf00      	nop

00002378 <MSS_GPIO_enable_irq>:
 */
void MSS_GPIO_enable_irq
(
    mss_gpio_id_t port_id
)
{
    2378:	b580      	push	{r7, lr}
    237a:	b084      	sub	sp, #16
    237c:	af00      	add	r7, sp, #0
    237e:	4603      	mov	r3, r0
    2380:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    2382:	79fb      	ldrb	r3, [r7, #7]
    2384:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    2386:	68fb      	ldr	r3, [r7, #12]
    2388:	2b1f      	cmp	r3, #31
    238a:	d900      	bls.n	238e <MSS_GPIO_enable_irq+0x16>
    238c:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    238e:	68fb      	ldr	r3, [r7, #12]
    2390:	2b1f      	cmp	r3, #31
    2392:	d81e      	bhi.n	23d2 <MSS_GPIO_enable_irq+0x5a>
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
    2394:	68fa      	ldr	r2, [r7, #12]
    2396:	f642 23dc 	movw	r3, #10972	; 0x2adc
    239a:	f2c0 0301 	movt	r3, #1
    239e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    23a2:	681b      	ldr	r3, [r3, #0]
    23a4:	60bb      	str	r3, [r7, #8]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value | GPIO_INT_ENABLE_MASK);
    23a6:	68fa      	ldr	r2, [r7, #12]
    23a8:	f642 23dc 	movw	r3, #10972	; 0x2adc
    23ac:	f2c0 0301 	movt	r3, #1
    23b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    23b4:	68ba      	ldr	r2, [r7, #8]
    23b6:	f042 0208 	orr.w	r2, r2, #8
    23ba:	601a      	str	r2, [r3, #0]
        NVIC_EnableIRQ( g_gpio_irqn_lut[gpio_idx] );
    23bc:	68fa      	ldr	r2, [r7, #12]
    23be:	f642 335c 	movw	r3, #11100	; 0x2b5c
    23c2:	f2c0 0301 	movt	r3, #1
    23c6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    23ca:	b21b      	sxth	r3, r3
    23cc:	4618      	mov	r0, r3
    23ce:	f7ff fe91 	bl	20f4 <NVIC_EnableIRQ>
    }
}
    23d2:	f107 0710 	add.w	r7, r7, #16
    23d6:	46bd      	mov	sp, r7
    23d8:	bd80      	pop	{r7, pc}
    23da:	bf00      	nop

000023dc <MSS_GPIO_disable_irq>:
 */
void MSS_GPIO_disable_irq
(
    mss_gpio_id_t port_id
)
{
    23dc:	b480      	push	{r7}
    23de:	b085      	sub	sp, #20
    23e0:	af00      	add	r7, sp, #0
    23e2:	4603      	mov	r3, r0
    23e4:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    23e6:	79fb      	ldrb	r3, [r7, #7]
    23e8:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    23ea:	68fb      	ldr	r3, [r7, #12]
    23ec:	2b1f      	cmp	r3, #31
    23ee:	d900      	bls.n	23f2 <MSS_GPIO_disable_irq+0x16>
    23f0:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
    23f2:	68fb      	ldr	r3, [r7, #12]
    23f4:	2b1f      	cmp	r3, #31
    23f6:	d813      	bhi.n	2420 <MSS_GPIO_disable_irq+0x44>
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
    23f8:	68fa      	ldr	r2, [r7, #12]
    23fa:	f642 23dc 	movw	r3, #10972	; 0x2adc
    23fe:	f2c0 0301 	movt	r3, #1
    2402:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    2406:	681b      	ldr	r3, [r3, #0]
    2408:	60bb      	str	r3, [r7, #8]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value & ~GPIO_INT_ENABLE_MASK);
    240a:	68fa      	ldr	r2, [r7, #12]
    240c:	f642 23dc 	movw	r3, #10972	; 0x2adc
    2410:	f2c0 0301 	movt	r3, #1
    2414:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    2418:	68ba      	ldr	r2, [r7, #8]
    241a:	f022 0208 	bic.w	r2, r2, #8
    241e:	601a      	str	r2, [r3, #0]
    }
}
    2420:	f107 0714 	add.w	r7, r7, #20
    2424:	46bd      	mov	sp, r7
    2426:	bc80      	pop	{r7}
    2428:	4770      	bx	lr
    242a:	bf00      	nop

0000242c <MSS_GPIO_clear_irq>:
 */
void MSS_GPIO_clear_irq
(
    mss_gpio_id_t port_id
)
{
    242c:	b580      	push	{r7, lr}
    242e:	b084      	sub	sp, #16
    2430:	af00      	add	r7, sp, #0
    2432:	4603      	mov	r3, r0
    2434:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    2436:	79fb      	ldrb	r3, [r7, #7]
    2438:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    243a:	68fb      	ldr	r3, [r7, #12]
    243c:	2b1f      	cmp	r3, #31
    243e:	d900      	bls.n	2442 <MSS_GPIO_clear_irq+0x16>
    2440:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    2442:	68fb      	ldr	r3, [r7, #12]
    2444:	2b1f      	cmp	r3, #31
    2446:	d815      	bhi.n	2474 <MSS_GPIO_clear_irq+0x48>
    {
        GPIO->GPIO_IRQ = ((uint32_t)1) << gpio_idx;
    2448:	f243 0300 	movw	r3, #12288	; 0x3000
    244c:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2450:	68fa      	ldr	r2, [r7, #12]
    2452:	f04f 0101 	mov.w	r1, #1
    2456:	fa01 f202 	lsl.w	r2, r1, r2
    245a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[gpio_idx] );
    245e:	68fa      	ldr	r2, [r7, #12]
    2460:	f642 335c 	movw	r3, #11100	; 0x2b5c
    2464:	f2c0 0301 	movt	r3, #1
    2468:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    246c:	b21b      	sxth	r3, r3
    246e:	4618      	mov	r0, r3
    2470:	f7ff fe5c 	bl	212c <NVIC_ClearPendingIRQ>
    }
}
    2474:	f107 0710 	add.w	r7, r7, #16
    2478:	46bd      	mov	sp, r7
    247a:	bd80      	pop	{r7, pc}

0000247c <ACE_get_channel_type>:
channel_type_t
ACE_get_channel_type
(
    ace_channel_handle_t    channel_handle
)
{
    247c:	b480      	push	{r7}
    247e:	b085      	sub	sp, #20
    2480:	af00      	add	r7, sp, #0
    2482:	4603      	mov	r3, r0
    2484:	71fb      	strb	r3, [r7, #7]
    channel_type_t channel_type = VOLTAGE;
    2486:	f04f 0300 	mov.w	r3, #0
    248a:	73fb      	strb	r3, [r7, #15]
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    248c:	79fb      	ldrb	r3, [r7, #7]
    248e:	2b00      	cmp	r3, #0
    2490:	d000      	beq.n	2494 <ACE_get_channel_type+0x18>
    2492:	be00      	bkpt	0x0000
    
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    2494:	79fb      	ldrb	r3, [r7, #7]
    2496:	2b00      	cmp	r3, #0
    2498:	d107      	bne.n	24aa <ACE_get_channel_type+0x2e>
    {
        channel_type = channel_type_lut_h[channel_handle];
    249a:	79fa      	ldrb	r2, [r7, #7]
    249c:	f240 53c0 	movw	r3, #1472	; 0x5c0
    24a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24a4:	5c9b      	ldrb	r3, [r3, r2]
    24a6:	73fb      	strb	r3, [r7, #15]
    24a8:	e002      	b.n	24b0 <ACE_get_channel_type+0x34>
    }
    else
    {
        channel_type = VOLTAGE;
    24aa:	f04f 0300 	mov.w	r3, #0
    24ae:	73fb      	strb	r3, [r7, #15]
    }
    
    return channel_type;
    24b0:	7bfb      	ldrb	r3, [r7, #15]
}
    24b2:	4618      	mov	r0, r3
    24b4:	f107 0714 	add.w	r7, r7, #20
    24b8:	46bd      	mov	sp, r7
    24ba:	bc80      	pop	{r7}
    24bc:	4770      	bx	lr
    24be:	bf00      	nop

000024c0 <ACE_convert_adc_input_to_mV>:
uint32_t ACE_convert_adc_input_to_mV
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    24c0:	b480      	push	{r7}
    24c2:	b085      	sub	sp, #20
    24c4:	af00      	add	r7, sp, #0
    24c6:	4602      	mov	r2, r0
    24c8:	460b      	mov	r3, r1
    24ca:	71fa      	strb	r2, [r7, #7]
    24cc:	80bb      	strh	r3, [r7, #4]
    uint32_t voltage;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    24ce:	79fa      	ldrb	r2, [r7, #7]
    24d0:	f240 0318 	movw	r3, #24
    24d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24d8:	ea4f 1202 	mov.w	r2, r2, lsl #4
    24dc:	4413      	add	r3, r2
    24de:	791b      	ldrb	r3, [r3, #4]
    24e0:	73bb      	strb	r3, [r7, #14]
    adc_id = (uint8_t)channel_id >> 4u;
    24e2:	7bbb      	ldrb	r3, [r7, #14]
    24e4:	ea4f 1313 	mov.w	r3, r3, lsr #4
    24e8:	73fb      	strb	r3, [r7, #15]
    voltage = ( g_ace_adc_config[adc_id].va_ref * (uint32_t)sample_value ) / g_ace_adc_config[adc_id].adc_resolution;
    24ea:	7bfb      	ldrb	r3, [r7, #15]
    24ec:	f240 0210 	movw	r2, #16
    24f0:	f2c2 0200 	movt	r2, #8192	; 0x2000
    24f4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    24f8:	4413      	add	r3, r2
    24fa:	885b      	ldrh	r3, [r3, #2]
    24fc:	88ba      	ldrh	r2, [r7, #4]
    24fe:	fb02 f203 	mul.w	r2, r2, r3
    2502:	7bf9      	ldrb	r1, [r7, #15]
    2504:	f240 0310 	movw	r3, #16
    2508:	f2c2 0300 	movt	r3, #8192	; 0x2000
    250c:	f833 3021 	ldrh.w	r3, [r3, r1, lsl #2]
    2510:	fbb2 f3f3 	udiv	r3, r2, r3
    2514:	60bb      	str	r3, [r7, #8]
    
    return voltage;
    2516:	68bb      	ldr	r3, [r7, #8]
}
    2518:	4618      	mov	r0, r3
    251a:	f107 0714 	add.w	r7, r7, #20
    251e:	46bd      	mov	sp, r7
    2520:	bc80      	pop	{r7}
    2522:	4770      	bx	lr

00002524 <ace_init_convert>:

/*-------------------------------------------------------------------------*//**
 *
 */
void ace_init_convert(void)
{
    2524:	b480      	push	{r7}
    2526:	b087      	sub	sp, #28
    2528:	af00      	add	r7, sp, #0
    uint8_t abps_idx;
    int32_t channel;
    uint32_t saved_pc2_ctrl;
    
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    252a:	f240 0300 	movw	r3, #0
    252e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    2532:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    2536:	60fb      	str	r3, [r7, #12]
    ACE->PC2_CTRL = 0u;
    2538:	f240 0300 	movw	r3, #0
    253c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    2540:	f04f 0200 	mov.w	r2, #0
    2544:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
    2548:	f04f 0300 	mov.w	r3, #0
    254c:	71fb      	strb	r3, [r7, #7]
    254e:	e039      	b.n	25c4 <ace_init_convert+0xa0>
    {
        uint8_t quad_id;
        uint8_t acb_config_byte;
        uint8_t channel_is_abps2;
        
        quad_id = abps_idx / 2u;
    2550:	79fb      	ldrb	r3, [r7, #7]
    2552:	ea4f 0353 	mov.w	r3, r3, lsr #1
    2556:	747b      	strb	r3, [r7, #17]
        acb_config_byte = ACE->ACB_DATA[quad_id].b8;
    2558:	f240 0200 	movw	r2, #0
    255c:	f2c4 0202 	movt	r2, #16386	; 0x4002
    2560:	7c79      	ldrb	r1, [r7, #17]
    2562:	460b      	mov	r3, r1
    2564:	ea4f 0343 	mov.w	r3, r3, lsl #1
    2568:	440b      	add	r3, r1
    256a:	ea4f 1303 	mov.w	r3, r3, lsl #4
    256e:	4413      	add	r3, r2
    2570:	f503 7308 	add.w	r3, r3, #544	; 0x220
    2574:	791b      	ldrb	r3, [r3, #4]
    2576:	74bb      	strb	r3, [r7, #18]
        channel_is_abps2 = abps_idx & 0x01u;
    2578:	79fb      	ldrb	r3, [r7, #7]
    257a:	f003 0301 	and.w	r3, r3, #1
    257e:	74fb      	strb	r3, [r7, #19]
        if(channel_is_abps2)
    2580:	7cfb      	ldrb	r3, [r7, #19]
    2582:	2b00      	cmp	r3, #0
    2584:	d00d      	beq.n	25a2 <ace_init_convert+0x7e>
        {
            /* ABPS2 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 5u) & 0x03u;
    2586:	79f9      	ldrb	r1, [r7, #7]
    2588:	7cbb      	ldrb	r3, [r7, #18]
    258a:	ea4f 1353 	mov.w	r3, r3, lsr #5
    258e:	b2db      	uxtb	r3, r3
    2590:	461a      	mov	r2, r3
    2592:	f002 0203 	and.w	r2, r2, #3
    2596:	f240 53b4 	movw	r3, #1460	; 0x5b4
    259a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    259e:	545a      	strb	r2, [r3, r1]
    25a0:	e00c      	b.n	25bc <ace_init_convert+0x98>
        }
        else
        {
            /* ABPS1 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
    25a2:	79f9      	ldrb	r1, [r7, #7]
    25a4:	7cbb      	ldrb	r3, [r7, #18]
    25a6:	ea4f 0353 	mov.w	r3, r3, lsr #1
    25aa:	b2db      	uxtb	r3, r3
    25ac:	461a      	mov	r2, r3
    25ae:	f002 0203 	and.w	r2, r2, #3
    25b2:	f240 53b4 	movw	r3, #1460	; 0x5b4
    25b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    25ba:	545a      	strb	r2, [r3, r1]
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    ACE->PC2_CTRL = 0u;
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
    25bc:	79fb      	ldrb	r3, [r7, #7]
    25be:	f103 0301 	add.w	r3, r3, #1
    25c2:	71fb      	strb	r3, [r7, #7]
    25c4:	79fb      	ldrb	r3, [r7, #7]
    25c6:	2b09      	cmp	r3, #9
    25c8:	d9c2      	bls.n	2550 <ace_init_convert+0x2c>
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
    25ca:	f04f 0300 	mov.w	r3, #0
    25ce:	60bb      	str	r3, [r7, #8]
    25d0:	e073      	b.n	26ba <ace_init_convert+0x196>
        uint8_t quad_id;
        uint8_t acb_config_byte;
        adc_channel_id_t channel_id;
        channel_type_t channel_type;
    
        channel_id = g_ace_channel_desc_table[channel].signal_id;
    25d2:	68ba      	ldr	r2, [r7, #8]
    25d4:	f240 0318 	movw	r3, #24
    25d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    25dc:	ea4f 1202 	mov.w	r2, r2, lsl #4
    25e0:	4413      	add	r3, r2
    25e2:	791b      	ldrb	r3, [r3, #4]
    25e4:	75bb      	strb	r3, [r7, #22]
        quad_id = channel_quad_lut[channel_id];
    25e6:	7dba      	ldrb	r2, [r7, #22]
    25e8:	f642 33cc 	movw	r3, #11212	; 0x2bcc
    25ec:	f2c0 0301 	movt	r3, #1
    25f0:	5c9b      	ldrb	r3, [r3, r2]
    25f2:	753b      	strb	r3, [r7, #20]
        
        switch (channel_type_lut[channel_id])
    25f4:	7dba      	ldrb	r2, [r7, #22]
    25f6:	f642 339c 	movw	r3, #11164	; 0x2b9c
    25fa:	f2c0 0301 	movt	r3, #1
    25fe:	5c9b      	ldrb	r3, [r3, r2]
    2600:	2b01      	cmp	r3, #1
    2602:	d007      	beq.n	2614 <ace_init_convert+0xf0>
    2604:	2b02      	cmp	r3, #2
    2606:	d027      	beq.n	2658 <ace_init_convert+0x134>
    2608:	2b00      	cmp	r3, #0
    260a:	d147      	bne.n	269c <ace_init_convert+0x178>
        {
            case VOLTAGE_CHANNEL:
                channel_type = VOLTAGE;
    260c:	f04f 0300 	mov.w	r3, #0
    2610:	75fb      	strb	r3, [r7, #23]
                break;
    2612:	e047      	b.n	26a4 <ace_init_convert+0x180>
                
            case CURRENT_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
    2614:	7d3b      	ldrb	r3, [r7, #20]
    2616:	2bff      	cmp	r3, #255	; 0xff
    2618:	d100      	bne.n	261c <ace_init_convert+0xf8>
    261a:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b9;
    261c:	f240 0200 	movw	r2, #0
    2620:	f2c4 0202 	movt	r2, #16386	; 0x4002
    2624:	7d39      	ldrb	r1, [r7, #20]
    2626:	460b      	mov	r3, r1
    2628:	ea4f 0343 	mov.w	r3, r3, lsl #1
    262c:	440b      	add	r3, r1
    262e:	ea4f 1303 	mov.w	r3, r3, lsl #4
    2632:	4413      	add	r3, r2
    2634:	f503 7308 	add.w	r3, r3, #544	; 0x220
    2638:	7a1b      	ldrb	r3, [r3, #8]
    263a:	757b      	strb	r3, [r7, #21]
                if ( acb_config_byte & 0x01u )
    263c:	7d7b      	ldrb	r3, [r7, #21]
    263e:	f003 0301 	and.w	r3, r3, #1
    2642:	b2db      	uxtb	r3, r3
    2644:	2b00      	cmp	r3, #0
    2646:	d003      	beq.n	2650 <ace_init_convert+0x12c>
                {
                    channel_type = VOLTAGE;
    2648:	f04f 0300 	mov.w	r3, #0
    264c:	75fb      	strb	r3, [r7, #23]
                }
                else
                {
                    channel_type = CURRENT;
                }
                break;
    264e:	e029      	b.n	26a4 <ace_init_convert+0x180>
                {
                    channel_type = VOLTAGE;
                }
                else
                {
                    channel_type = CURRENT;
    2650:	f04f 0301 	mov.w	r3, #1
    2654:	75fb      	strb	r3, [r7, #23]
                }
                break;
    2656:	e025      	b.n	26a4 <ace_init_convert+0x180>
            
            case TEMPERATURE_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
    2658:	7d3b      	ldrb	r3, [r7, #20]
    265a:	2bff      	cmp	r3, #255	; 0xff
    265c:	d100      	bne.n	2660 <ace_init_convert+0x13c>
    265e:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b10;
    2660:	f240 0200 	movw	r2, #0
    2664:	f2c4 0202 	movt	r2, #16386	; 0x4002
    2668:	7d39      	ldrb	r1, [r7, #20]
    266a:	460b      	mov	r3, r1
    266c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    2670:	440b      	add	r3, r1
    2672:	ea4f 1303 	mov.w	r3, r3, lsl #4
    2676:	4413      	add	r3, r2
    2678:	f503 730a 	add.w	r3, r3, #552	; 0x228
    267c:	791b      	ldrb	r3, [r3, #4]
    267e:	757b      	strb	r3, [r7, #21]
                if ( acb_config_byte & 0x01u )
    2680:	7d7b      	ldrb	r3, [r7, #21]
    2682:	f003 0301 	and.w	r3, r3, #1
    2686:	b2db      	uxtb	r3, r3
    2688:	2b00      	cmp	r3, #0
    268a:	d003      	beq.n	2694 <ace_init_convert+0x170>
                {
                    channel_type = VOLTAGE;
    268c:	f04f 0300 	mov.w	r3, #0
    2690:	75fb      	strb	r3, [r7, #23]
                }
                else
                {
                    channel_type = TEMPERATURE;
                }
                break;
    2692:	e007      	b.n	26a4 <ace_init_convert+0x180>
                {
                    channel_type = VOLTAGE;
                }
                else
                {
                    channel_type = TEMPERATURE;
    2694:	f04f 0302 	mov.w	r3, #2
    2698:	75fb      	strb	r3, [r7, #23]
                }
                break;
    269a:	e003      	b.n	26a4 <ace_init_convert+0x180>
                
            default:
                ASSERT(0);
    269c:	be00      	bkpt	0x0000
                channel_type = VOLTAGE;
    269e:	f04f 0300 	mov.w	r3, #0
    26a2:	75fb      	strb	r3, [r7, #23]
                break;
        }
        
        channel_type_lut_h[channel] = channel_type;
    26a4:	68ba      	ldr	r2, [r7, #8]
    26a6:	f240 53c0 	movw	r3, #1472	; 0x5c0
    26aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26ae:	7df9      	ldrb	r1, [r7, #23]
    26b0:	5499      	strb	r1, [r3, r2]
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
    26b2:	68bb      	ldr	r3, [r7, #8]
    26b4:	f103 0301 	add.w	r3, r3, #1
    26b8:	60bb      	str	r3, [r7, #8]
    26ba:	68bb      	ldr	r3, [r7, #8]
    26bc:	2b00      	cmp	r3, #0
    26be:	dd88      	ble.n	25d2 <ace_init_convert+0xae>
        
        channel_type_lut_h[channel] = channel_type;
    }
    
    /* Restore SSE PC2 operations. */
    ACE->PC2_CTRL = saved_pc2_ctrl;
    26c0:	f240 0300 	movw	r3, #0
    26c4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    26c8:	68fa      	ldr	r2, [r7, #12]
    26ca:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
}
    26ce:	f107 071c 	add.w	r7, r7, #28
    26d2:	46bd      	mov	sp, r7
    26d4:	bc80      	pop	{r7}
    26d6:	4770      	bx	lr

000026d8 <ACE_convert_to_mV>:
int32_t ACE_convert_to_mV
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    26d8:	b480      	push	{r7}
    26da:	b08d      	sub	sp, #52	; 0x34
    26dc:	af00      	add	r7, sp, #0
    26de:	4602      	mov	r2, r0
    26e0:	460b      	mov	r3, r1
    26e2:	71fa      	strb	r2, [r7, #7]
    26e4:	80bb      	strh	r3, [r7, #4]
    int32_t voltage;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    26e6:	79fa      	ldrb	r2, [r7, #7]
    26e8:	f240 0318 	movw	r3, #24
    26ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26f0:	ea4f 1202 	mov.w	r2, r2, lsl #4
    26f4:	4413      	add	r3, r2
    26f6:	791b      	ldrb	r3, [r3, #4]
    26f8:	74bb      	strb	r3, [r7, #18]
    adc_id = (uint8_t)channel_id >> 4u;
    26fa:	7cbb      	ldrb	r3, [r7, #18]
    26fc:	ea4f 1313 	mov.w	r3, r3, lsr #4
    2700:	74fb      	strb	r3, [r7, #19]
    
    if (NON_ABPS_CHANNEL == abps_channel_lut[channel_id])
    2702:	7cba      	ldrb	r2, [r7, #18]
    2704:	f642 33fc 	movw	r3, #11260	; 0x2bfc
    2708:	f2c0 0301 	movt	r3, #1
    270c:	5c9b      	ldrb	r3, [r3, r2]
    270e:	2bff      	cmp	r3, #255	; 0xff
    2710:	d11c      	bne.n	274c <ACE_convert_to_mV+0x74>
    {
        uint32_t adc_voltage;
        
        adc_voltage = ( g_ace_adc_config[adc_id].va_ref * (uint32_t)sample_value ) / PPE_SAMPLES_RESOLUTION;
    2712:	7cfb      	ldrb	r3, [r7, #19]
    2714:	f240 0210 	movw	r2, #16
    2718:	f2c2 0200 	movt	r2, #8192	; 0x2000
    271c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2720:	4413      	add	r3, r2
    2722:	885b      	ldrh	r3, [r3, #2]
    2724:	88ba      	ldrh	r2, [r7, #4]
    2726:	fb02 f203 	mul.w	r2, r2, r3
    272a:	f240 1301 	movw	r3, #257	; 0x101
    272e:	f2c0 0310 	movt	r3, #16
    2732:	fba3 1302 	umull	r1, r3, r3, r2
    2736:	ebc3 0202 	rsb	r2, r3, r2
    273a:	ea4f 0252 	mov.w	r2, r2, lsr #1
    273e:	4413      	add	r3, r2
    2740:	ea4f 23d3 	mov.w	r3, r3, lsr #11
    2744:	617b      	str	r3, [r7, #20]
        voltage = (int32_t)adc_voltage;
    2746:	697b      	ldr	r3, [r7, #20]
    2748:	60fb      	str	r3, [r7, #12]
    274a:	e03d      	b.n	27c8 <ACE_convert_to_mV+0xf0>
        int32_t gain;
        int32_t va_ref;
        int32_t sample;
        int32_t ppe_resolution;
        
        apbs_idx = abps_idx_lut[channel_id];
    274c:	7cba      	ldrb	r2, [r7, #18]
    274e:	f642 432c 	movw	r3, #11308	; 0x2c2c
    2752:	f2c0 0301 	movt	r3, #1
    2756:	5c9b      	ldrb	r3, [r3, r2]
    2758:	76fb      	strb	r3, [r7, #27]
        gdec = g_gdec_lut[apbs_idx];
    275a:	7efa      	ldrb	r2, [r7, #27]
    275c:	f240 53b4 	movw	r3, #1460	; 0x5b4
    2760:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2764:	5c9b      	ldrb	r3, [r3, r2]
    2766:	76bb      	strb	r3, [r7, #26]

        sample = (int32_t)sample_value;
    2768:	88bb      	ldrh	r3, [r7, #4]
    276a:	62bb      	str	r3, [r7, #40]	; 0x28
        ppe_resolution = (int32_t)PPE_SAMPLES_RESOLUTION;
    276c:	f640 73ff 	movw	r3, #4095	; 0xfff
    2770:	62fb      	str	r3, [r7, #44]	; 0x2c
        gain = (int32_t)apbs_gain_lut[gdec];
    2772:	7eba      	ldrb	r2, [r7, #26]
    2774:	f642 435c 	movw	r3, #11356	; 0x2c5c
    2778:	f2c0 0301 	movt	r3, #1
    277c:	5c9b      	ldrb	r3, [r3, r2]
    277e:	623b      	str	r3, [r7, #32]
        range = (int32_t)apbs_range[gdec];
    2780:	7eba      	ldrb	r2, [r7, #26]
    2782:	f642 4360 	movw	r3, #11360	; 0x2c60
    2786:	f2c0 0301 	movt	r3, #1
    278a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    278e:	b21b      	sxth	r3, r3
    2790:	61fb      	str	r3, [r7, #28]
        va_ref = (int32_t)g_ace_adc_config[adc_id].va_ref;
    2792:	7cfb      	ldrb	r3, [r7, #19]
    2794:	f240 0210 	movw	r2, #16
    2798:	f2c2 0200 	movt	r2, #8192	; 0x2000
    279c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    27a0:	4413      	add	r3, r2
    27a2:	885b      	ldrh	r3, [r3, #2]
    27a4:	627b      	str	r3, [r7, #36]	; 0x24
        
        voltage = range - (((ppe_resolution - sample) * (va_ref * gain)) / ppe_resolution);
    27a6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    27a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
    27aa:	ebc3 0302 	rsb	r3, r3, r2
    27ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    27b0:	6a39      	ldr	r1, [r7, #32]
    27b2:	fb01 f202 	mul.w	r2, r1, r2
    27b6:	fb02 f203 	mul.w	r2, r2, r3
    27ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    27bc:	fb92 f3f3 	sdiv	r3, r2, r3
    27c0:	69fa      	ldr	r2, [r7, #28]
    27c2:	ebc3 0302 	rsb	r3, r3, r2
    27c6:	60fb      	str	r3, [r7, #12]
    }
    return voltage;
    27c8:	68fb      	ldr	r3, [r7, #12]
}
    27ca:	4618      	mov	r0, r3
    27cc:	f107 0734 	add.w	r7, r7, #52	; 0x34
    27d0:	46bd      	mov	sp, r7
    27d2:	bc80      	pop	{r7}
    27d4:	4770      	bx	lr
    27d6:	bf00      	nop

000027d8 <ACE_convert_to_mA>:
uint32_t ACE_convert_to_mA
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    27d8:	b580      	push	{r7, lr}
    27da:	b086      	sub	sp, #24
    27dc:	af00      	add	r7, sp, #0
    27de:	4602      	mov	r2, r0
    27e0:	460b      	mov	r3, r1
    27e2:	71fa      	strb	r2, [r7, #7]
    27e4:	80bb      	strh	r3, [r7, #4]
    uint32_t current = 0u;
    27e6:	f04f 0300 	mov.w	r3, #0
    27ea:	60bb      	str	r3, [r7, #8]
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    27ec:	79fb      	ldrb	r3, [r7, #7]
    27ee:	2b00      	cmp	r3, #0
    27f0:	d000      	beq.n	27f4 <ACE_convert_to_mA+0x1c>
    27f2:	be00      	bkpt	0x0000
    
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    27f4:	79fb      	ldrb	r3, [r7, #7]
    27f6:	2b00      	cmp	r3, #0
    27f8:	d142      	bne.n	2880 <ACE_convert_to_mA+0xa8>
    {
        adc_channel_id_t channel_id;
        uint8_t current_monitor_idx;
        
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    27fa:	79fa      	ldrb	r2, [r7, #7]
    27fc:	f240 0318 	movw	r3, #24
    2800:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2804:	ea4f 1202 	mov.w	r2, r2, lsl #4
    2808:	4413      	add	r3, r2
    280a:	791b      	ldrb	r3, [r3, #4]
    280c:	73bb      	strb	r3, [r7, #14]
        ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    280e:	7bbb      	ldrb	r3, [r7, #14]
    2810:	2b2f      	cmp	r3, #47	; 0x2f
    2812:	d900      	bls.n	2816 <ACE_convert_to_mA+0x3e>
    2814:	be00      	bkpt	0x0000
        if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    2816:	7bba      	ldrb	r2, [r7, #14]
    2818:	f642 339c 	movw	r3, #11164	; 0x2b9c
    281c:	f2c0 0301 	movt	r3, #1
    2820:	5c9b      	ldrb	r3, [r3, r2]
    2822:	2b01      	cmp	r3, #1
    2824:	d12c      	bne.n	2880 <ACE_convert_to_mA+0xa8>
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    2826:	7bbb      	ldrb	r3, [r7, #14]
    2828:	f003 0304 	and.w	r3, r3, #4
    282c:	ea4f 0393 	mov.w	r3, r3, lsr #2
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    2830:	b2da      	uxtb	r2, r3
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    2832:	7bbb      	ldrb	r3, [r7, #14]
    2834:	f003 0330 	and.w	r3, r3, #48	; 0x30
    2838:	ea4f 03d3 	mov.w	r3, r3, lsr #3
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    283c:	b2db      	uxtb	r3, r3
    283e:	4413      	add	r3, r2
    2840:	73fb      	strb	r3, [r7, #15]
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
            
            if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    2842:	7bfb      	ldrb	r3, [r7, #15]
    2844:	2b03      	cmp	r3, #3
    2846:	d81b      	bhi.n	2880 <ACE_convert_to_mA+0xa8>
            {
                /* Retrieve the current sensing external resistor value from 
                 * the ACE configuration data generated by the ACE configurator. */
                resistor = g_ace_current_resistors[current_monitor_idx];
    2848:	7bfa      	ldrb	r2, [r7, #15]
    284a:	f642 2370 	movw	r3, #10864	; 0x2a70
    284e:	f2c0 0301 	movt	r3, #1
    2852:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    2856:	613b      	str	r3, [r7, #16]
                
                /* Compute mA current value taking into account the amplication
                 * factor of 50 used within the current monitor hardware. */
                voltage = (uint32_t)ACE_convert_to_mV(channel_handle, sample_value);
    2858:	79fa      	ldrb	r2, [r7, #7]
    285a:	88bb      	ldrh	r3, [r7, #4]
    285c:	4610      	mov	r0, r2
    285e:	4619      	mov	r1, r3
    2860:	f7ff ff3a 	bl	26d8 <ACE_convert_to_mV>
    2864:	4603      	mov	r3, r0
    2866:	617b      	str	r3, [r7, #20]
                current = (voltage * 20u) / resistor;
    2868:	697a      	ldr	r2, [r7, #20]
    286a:	4613      	mov	r3, r2
    286c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2870:	4413      	add	r3, r2
    2872:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2876:	461a      	mov	r2, r3
    2878:	693b      	ldr	r3, [r7, #16]
    287a:	fbb2 f3f3 	udiv	r3, r2, r3
    287e:	60bb      	str	r3, [r7, #8]
            }
        }
    }
    

    return current;
    2880:	68bb      	ldr	r3, [r7, #8]
}
    2882:	4618      	mov	r0, r3
    2884:	f107 0718 	add.w	r7, r7, #24
    2888:	46bd      	mov	sp, r7
    288a:	bd80      	pop	{r7, pc}

0000288c <ACE_convert_to_uA>:
uint32_t ACE_convert_to_uA
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    288c:	b580      	push	{r7, lr}
    288e:	b086      	sub	sp, #24
    2890:	af00      	add	r7, sp, #0
    2892:	4602      	mov	r2, r0
    2894:	460b      	mov	r3, r1
    2896:	71fa      	strb	r2, [r7, #7]
    2898:	80bb      	strh	r3, [r7, #4]
    uint32_t current = 0u;
    289a:	f04f 0300 	mov.w	r3, #0
    289e:	60bb      	str	r3, [r7, #8]
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    28a0:	79fb      	ldrb	r3, [r7, #7]
    28a2:	2b00      	cmp	r3, #0
    28a4:	d000      	beq.n	28a8 <ACE_convert_to_uA+0x1c>
    28a6:	be00      	bkpt	0x0000
    
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    28a8:	79fb      	ldrb	r3, [r7, #7]
    28aa:	2b00      	cmp	r3, #0
    28ac:	d13f      	bne.n	292e <ACE_convert_to_uA+0xa2>
    {
        adc_channel_id_t channel_id;
        uint8_t current_monitor_idx;
        
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    28ae:	79fa      	ldrb	r2, [r7, #7]
    28b0:	f240 0318 	movw	r3, #24
    28b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    28b8:	ea4f 1202 	mov.w	r2, r2, lsl #4
    28bc:	4413      	add	r3, r2
    28be:	791b      	ldrb	r3, [r3, #4]
    28c0:	73bb      	strb	r3, [r7, #14]
        ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    28c2:	7bbb      	ldrb	r3, [r7, #14]
    28c4:	2b2f      	cmp	r3, #47	; 0x2f
    28c6:	d900      	bls.n	28ca <ACE_convert_to_uA+0x3e>
    28c8:	be00      	bkpt	0x0000
        if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    28ca:	7bba      	ldrb	r2, [r7, #14]
    28cc:	f642 339c 	movw	r3, #11164	; 0x2b9c
    28d0:	f2c0 0301 	movt	r3, #1
    28d4:	5c9b      	ldrb	r3, [r3, r2]
    28d6:	2b01      	cmp	r3, #1
    28d8:	d129      	bne.n	292e <ACE_convert_to_uA+0xa2>
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    28da:	7bbb      	ldrb	r3, [r7, #14]
    28dc:	f003 0304 	and.w	r3, r3, #4
    28e0:	ea4f 0393 	mov.w	r3, r3, lsr #2
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    28e4:	b2da      	uxtb	r2, r3
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    28e6:	7bbb      	ldrb	r3, [r7, #14]
    28e8:	f003 0330 	and.w	r3, r3, #48	; 0x30
    28ec:	ea4f 03d3 	mov.w	r3, r3, lsr #3
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    28f0:	b2db      	uxtb	r3, r3
    28f2:	4413      	add	r3, r2
    28f4:	73fb      	strb	r3, [r7, #15]
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
            
            if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    28f6:	7bfb      	ldrb	r3, [r7, #15]
    28f8:	2b03      	cmp	r3, #3
    28fa:	d818      	bhi.n	292e <ACE_convert_to_uA+0xa2>
            {
                /* Retrieve the current sensing external resistor value from 
                 * the ACE configuration data generated by the ACE configurator. */
                resistor = g_ace_current_resistors[current_monitor_idx];
    28fc:	7bfa      	ldrb	r2, [r7, #15]
    28fe:	f642 2370 	movw	r3, #10864	; 0x2a70
    2902:	f2c0 0301 	movt	r3, #1
    2906:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    290a:	613b      	str	r3, [r7, #16]
                
                /* Compute mA current value taking into account the amplication
                 * factor of 50 used within the current monitor hardware. */
                voltage = (uint32_t)ACE_convert_to_mV(channel_handle, sample_value);
    290c:	79fa      	ldrb	r2, [r7, #7]
    290e:	88bb      	ldrh	r3, [r7, #4]
    2910:	4610      	mov	r0, r2
    2912:	4619      	mov	r1, r3
    2914:	f7ff fee0 	bl	26d8 <ACE_convert_to_mV>
    2918:	4603      	mov	r3, r0
    291a:	617b      	str	r3, [r7, #20]
                current = (voltage * (1000000u / 50u) ) / resistor;
    291c:	697b      	ldr	r3, [r7, #20]
    291e:	f644 6220 	movw	r2, #20000	; 0x4e20
    2922:	fb02 f203 	mul.w	r2, r2, r3
    2926:	693b      	ldr	r3, [r7, #16]
    2928:	fbb2 f3f3 	udiv	r3, r2, r3
    292c:	60bb      	str	r3, [r7, #8]
            }
        }
    }
    
    return current;
    292e:	68bb      	ldr	r3, [r7, #8]
}
    2930:	4618      	mov	r0, r3
    2932:	f107 0718 	add.w	r7, r7, #24
    2936:	46bd      	mov	sp, r7
    2938:	bd80      	pop	{r7, pc}
    293a:	bf00      	nop

0000293c <ACE_convert_to_Kelvin>:
uint32_t ACE_convert_to_Kelvin
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    293c:	b580      	push	{r7, lr}
    293e:	b084      	sub	sp, #16
    2940:	af00      	add	r7, sp, #0
    2942:	4602      	mov	r2, r0
    2944:	460b      	mov	r3, r1
    2946:	71fa      	strb	r2, [r7, #7]
    2948:	80bb      	strh	r3, [r7, #4]
    uint32_t temperature;
    uint32_t voltage;
    
    voltage = (uint32_t)ACE_convert_to_mV( channel_handle, sample_value );
    294a:	79fa      	ldrb	r2, [r7, #7]
    294c:	88bb      	ldrh	r3, [r7, #4]
    294e:	4610      	mov	r0, r2
    2950:	4619      	mov	r1, r3
    2952:	f7ff fec1 	bl	26d8 <ACE_convert_to_mV>
    2956:	4603      	mov	r3, r0
    2958:	60fb      	str	r3, [r7, #12]
    
    /* Tk = (V * 10^3) / 2.5  */
    temperature = (voltage * 10u) / 25u;
    295a:	68fa      	ldr	r2, [r7, #12]
    295c:	4613      	mov	r3, r2
    295e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2962:	4413      	add	r3, r2
    2964:	ea4f 0343 	mov.w	r3, r3, lsl #1
    2968:	461a      	mov	r2, r3
    296a:	f248 531f 	movw	r3, #34079	; 0x851f
    296e:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
    2972:	fba3 1302 	umull	r1, r3, r3, r2
    2976:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    297a:	60bb      	str	r3, [r7, #8]
    
    return temperature;
    297c:	68bb      	ldr	r3, [r7, #8]
}
    297e:	4618      	mov	r0, r3
    2980:	f107 0710 	add.w	r7, r7, #16
    2984:	46bd      	mov	sp, r7
    2986:	bd80      	pop	{r7, pc}

00002988 <ACE_convert_to_Celsius>:
int32_t ACE_convert_to_Celsius
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    2988:	b580      	push	{r7, lr}
    298a:	b084      	sub	sp, #16
    298c:	af00      	add	r7, sp, #0
    298e:	4602      	mov	r2, r0
    2990:	460b      	mov	r3, r1
    2992:	71fa      	strb	r2, [r7, #7]
    2994:	80bb      	strh	r3, [r7, #4]
    int32_t temperature;
    int32_t voltage;
    
    voltage = (int32_t)ACE_convert_to_mV( channel_handle, sample_value );
    2996:	79fa      	ldrb	r2, [r7, #7]
    2998:	88bb      	ldrh	r3, [r7, #4]
    299a:	4610      	mov	r0, r2
    299c:	4619      	mov	r1, r3
    299e:	f7ff fe9b 	bl	26d8 <ACE_convert_to_mV>
    29a2:	4603      	mov	r3, r0
    29a4:	60fb      	str	r3, [r7, #12]
    
    /* Tk = (V * 10^3) / 2.5  */
    /* Tc = Tk - 273.15 */
    temperature = (voltage * 4) - 2731;
    29a6:	68fb      	ldr	r3, [r7, #12]
    29a8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    29ac:	f5a3 632a 	sub.w	r3, r3, #2720	; 0xaa0
    29b0:	f1a3 030b 	sub.w	r3, r3, #11
    29b4:	60bb      	str	r3, [r7, #8]
    
    return temperature;
    29b6:	68bb      	ldr	r3, [r7, #8]
}
    29b8:	4618      	mov	r0, r3
    29ba:	f107 0710 	add.w	r7, r7, #16
    29be:	46bd      	mov	sp, r7
    29c0:	bd80      	pop	{r7, pc}
    29c2:	bf00      	nop

000029c4 <ACE_convert_to_Fahrenheit>:
int32_t ACE_convert_to_Fahrenheit
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    29c4:	b580      	push	{r7, lr}
    29c6:	b084      	sub	sp, #16
    29c8:	af00      	add	r7, sp, #0
    29ca:	4602      	mov	r2, r0
    29cc:	460b      	mov	r3, r1
    29ce:	71fa      	strb	r2, [r7, #7]
    29d0:	80bb      	strh	r3, [r7, #4]
    int32_t temperature;
    
    temperature = (int32_t)ACE_convert_to_Kelvin( channel_handle, sample_value );
    29d2:	79fa      	ldrb	r2, [r7, #7]
    29d4:	88bb      	ldrh	r3, [r7, #4]
    29d6:	4610      	mov	r0, r2
    29d8:	4619      	mov	r1, r3
    29da:	f7ff ffaf 	bl	293c <ACE_convert_to_Kelvin>
    29de:	4603      	mov	r3, r0
    29e0:	60fb      	str	r3, [r7, #12]
    
    /* F = (K * 9/5) - 459.67 */
    temperature = ((temperature * 9) / 5) - 459;
    29e2:	68fa      	ldr	r2, [r7, #12]
    29e4:	4613      	mov	r3, r2
    29e6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    29ea:	441a      	add	r2, r3
    29ec:	f246 6367 	movw	r3, #26215	; 0x6667
    29f0:	f2c6 6366 	movt	r3, #26214	; 0x6666
    29f4:	fb83 1302 	smull	r1, r3, r3, r2
    29f8:	ea4f 0163 	mov.w	r1, r3, asr #1
    29fc:	ea4f 73e2 	mov.w	r3, r2, asr #31
    2a00:	ebc3 0301 	rsb	r3, r3, r1
    2a04:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
    2a08:	f1a3 0303 	sub.w	r3, r3, #3
    2a0c:	60fb      	str	r3, [r7, #12]
    
    return temperature;
    2a0e:	68fb      	ldr	r3, [r7, #12]
}
    2a10:	4618      	mov	r0, r3
    2a12:	f107 0710 	add.w	r7, r7, #16
    2a16:	46bd      	mov	sp, r7
    2a18:	bd80      	pop	{r7, pc}
    2a1a:	bf00      	nop

00002a1c <ACE_get_channel_name>:
 */
const uint8_t * ACE_get_channel_name
(
    ace_channel_handle_t    channel_handle
)
{
    2a1c:	b480      	push	{r7}
    2a1e:	b085      	sub	sp, #20
    2a20:	af00      	add	r7, sp, #0
    2a22:	4603      	mov	r3, r0
    2a24:	71fb      	strb	r3, [r7, #7]
    const uint8_t * p_channel_name = 0;
    2a26:	f04f 0300 	mov.w	r3, #0
    2a2a:	60fb      	str	r3, [r7, #12]
    
    if ( channel_handle < NB_OF_ACE_CHANNEL_HANDLES)
    2a2c:	79fb      	ldrb	r3, [r7, #7]
    2a2e:	2b00      	cmp	r3, #0
    2a30:	d109      	bne.n	2a46 <ACE_get_channel_name+0x2a>
    {
        p_channel_name = g_ace_channel_desc_table[channel_handle].p_sz_channel_name;
    2a32:	79fa      	ldrb	r2, [r7, #7]
    2a34:	f240 0318 	movw	r3, #24
    2a38:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a3c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    2a40:	4413      	add	r3, r2
    2a42:	681b      	ldr	r3, [r3, #0]
    2a44:	60fb      	str	r3, [r7, #12]
    }
    
    return p_channel_name;
    2a46:	68fb      	ldr	r3, [r7, #12]
}
    2a48:	4618      	mov	r0, r3
    2a4a:	f107 0714 	add.w	r7, r7, #20
    2a4e:	46bd      	mov	sp, r7
    2a50:	bc80      	pop	{r7}
    2a52:	4770      	bx	lr

00002a54 <ACE_convert_mV_to_adc_value>:
uint16_t ACE_convert_mV_to_adc_value
(
    ace_channel_handle_t    channel_handle,
    uint32_t                voltage
)
{
    2a54:	b480      	push	{r7}
    2a56:	b087      	sub	sp, #28
    2a58:	af00      	add	r7, sp, #0
    2a5a:	4603      	mov	r3, r0
    2a5c:	6039      	str	r1, [r7, #0]
    2a5e:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    2a60:	79fa      	ldrb	r2, [r7, #7]
    2a62:	f240 0318 	movw	r3, #24
    2a66:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a6a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    2a6e:	4413      	add	r3, r2
    2a70:	791b      	ldrb	r3, [r3, #4]
    2a72:	73bb      	strb	r3, [r7, #14]
    adc_id = (uint8_t)channel_id >> 4u;
    2a74:	7bbb      	ldrb	r3, [r7, #14]
    2a76:	ea4f 1313 	mov.w	r3, r3, lsr #4
    2a7a:	73fb      	strb	r3, [r7, #15]
    
    if (voltage > g_ace_adc_config[adc_id].va_ref)
    2a7c:	7bfb      	ldrb	r3, [r7, #15]
    2a7e:	f240 0210 	movw	r2, #16
    2a82:	f2c2 0200 	movt	r2, #8192	; 0x2000
    2a86:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2a8a:	4413      	add	r3, r2
    2a8c:	885b      	ldrh	r3, [r3, #2]
    2a8e:	461a      	mov	r2, r3
    2a90:	683b      	ldr	r3, [r7, #0]
    2a92:	429a      	cmp	r2, r3
    2a94:	d20a      	bcs.n	2aac <ACE_convert_mV_to_adc_value+0x58>
    {
        sample_value = g_ace_adc_config[adc_id].adc_resolution - 1u;
    2a96:	7bfa      	ldrb	r2, [r7, #15]
    2a98:	f240 0310 	movw	r3, #16
    2a9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2aa0:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
    2aa4:	f103 33ff 	add.w	r3, r3, #4294967295
    2aa8:	81bb      	strh	r3, [r7, #12]
    2aaa:	e01b      	b.n	2ae4 <ACE_convert_mV_to_adc_value+0x90>
    else
    {
        uint32_t va_ref;
        uint32_t adc_resolution;
        
        va_ref = g_ace_adc_config[adc_id].va_ref;
    2aac:	7bfb      	ldrb	r3, [r7, #15]
    2aae:	f240 0210 	movw	r2, #16
    2ab2:	f2c2 0200 	movt	r2, #8192	; 0x2000
    2ab6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2aba:	4413      	add	r3, r2
    2abc:	885b      	ldrh	r3, [r3, #2]
    2abe:	613b      	str	r3, [r7, #16]
        adc_resolution = g_ace_adc_config[adc_id].adc_resolution;
    2ac0:	7bfa      	ldrb	r2, [r7, #15]
    2ac2:	f240 0310 	movw	r3, #16
    2ac6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2aca:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
    2ace:	617b      	str	r3, [r7, #20]
        
        sample_value = (uint16_t)((voltage * (adc_resolution - 1u)) / va_ref);
    2ad0:	697b      	ldr	r3, [r7, #20]
    2ad2:	f103 33ff 	add.w	r3, r3, #4294967295
    2ad6:	683a      	ldr	r2, [r7, #0]
    2ad8:	fb02 f203 	mul.w	r2, r2, r3
    2adc:	693b      	ldr	r3, [r7, #16]
    2ade:	fbb2 f3f3 	udiv	r3, r2, r3
    2ae2:	81bb      	strh	r3, [r7, #12]
    }
    
    return sample_value;
    2ae4:	89bb      	ldrh	r3, [r7, #12]
}
    2ae6:	4618      	mov	r0, r3
    2ae8:	f107 071c 	add.w	r7, r7, #28
    2aec:	46bd      	mov	sp, r7
    2aee:	bc80      	pop	{r7}
    2af0:	4770      	bx	lr
    2af2:	bf00      	nop

00002af4 <convert_mV_to_ppe_value>:
static uint16_t convert_mV_to_ppe_value
(
    ace_channel_handle_t    channel_handle,
    uint32_t                voltage
)
{
    2af4:	b480      	push	{r7}
    2af6:	b085      	sub	sp, #20
    2af8:	af00      	add	r7, sp, #0
    2afa:	4603      	mov	r3, r0
    2afc:	6039      	str	r1, [r7, #0]
    2afe:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    2b00:	79fa      	ldrb	r2, [r7, #7]
    2b02:	f240 0318 	movw	r3, #24
    2b06:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b0a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    2b0e:	4413      	add	r3, r2
    2b10:	791b      	ldrb	r3, [r3, #4]
    2b12:	73bb      	strb	r3, [r7, #14]
    adc_id = (uint8_t)channel_id >> 4u;
    2b14:	7bbb      	ldrb	r3, [r7, #14]
    2b16:	ea4f 1313 	mov.w	r3, r3, lsr #4
    2b1a:	73fb      	strb	r3, [r7, #15]
    
    if (voltage > g_ace_adc_config[adc_id].va_ref)
    2b1c:	7bfb      	ldrb	r3, [r7, #15]
    2b1e:	f240 0210 	movw	r2, #16
    2b22:	f2c2 0200 	movt	r2, #8192	; 0x2000
    2b26:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2b2a:	4413      	add	r3, r2
    2b2c:	885b      	ldrh	r3, [r3, #2]
    2b2e:	461a      	mov	r2, r3
    2b30:	683b      	ldr	r3, [r7, #0]
    2b32:	429a      	cmp	r2, r3
    2b34:	d203      	bcs.n	2b3e <convert_mV_to_ppe_value+0x4a>
    {
        sample_value = PPE_SAMPLES_RESOLUTION;
    2b36:	f640 73ff 	movw	r3, #4095	; 0xfff
    2b3a:	81bb      	strh	r3, [r7, #12]
    2b3c:	e011      	b.n	2b62 <convert_mV_to_ppe_value+0x6e>
    }
    else
    {
        sample_value = (uint16_t)((voltage * PPE_SAMPLES_RESOLUTION) / g_ace_adc_config[adc_id].va_ref);
    2b3e:	683a      	ldr	r2, [r7, #0]
    2b40:	4613      	mov	r3, r2
    2b42:	ea4f 3303 	mov.w	r3, r3, lsl #12
    2b46:	ebc2 0103 	rsb	r1, r2, r3
    2b4a:	7bfb      	ldrb	r3, [r7, #15]
    2b4c:	f240 0210 	movw	r2, #16
    2b50:	f2c2 0200 	movt	r2, #8192	; 0x2000
    2b54:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2b58:	4413      	add	r3, r2
    2b5a:	885b      	ldrh	r3, [r3, #2]
    2b5c:	fbb1 f3f3 	udiv	r3, r1, r3
    2b60:	81bb      	strh	r3, [r7, #12]
    }
    
    return sample_value;
    2b62:	89bb      	ldrh	r3, [r7, #12]
}
    2b64:	4618      	mov	r0, r3
    2b66:	f107 0714 	add.w	r7, r7, #20
    2b6a:	46bd      	mov	sp, r7
    2b6c:	bc80      	pop	{r7}
    2b6e:	4770      	bx	lr

00002b70 <ACE_convert_from_mV>:
uint16_t ACE_convert_from_mV
(
    ace_channel_handle_t    channel_handle,
    int32_t                 voltage
)
{
    2b70:	b480      	push	{r7}
    2b72:	b08b      	sub	sp, #44	; 0x2c
    2b74:	af00      	add	r7, sp, #0
    2b76:	4603      	mov	r3, r0
    2b78:	6039      	str	r1, [r7, #0]
    2b7a:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    uint32_t adc_voltage;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    2b7c:	79fa      	ldrb	r2, [r7, #7]
    2b7e:	f240 0318 	movw	r3, #24
    2b82:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b86:	ea4f 1202 	mov.w	r2, r2, lsl #4
    2b8a:	4413      	add	r3, r2
    2b8c:	791b      	ldrb	r3, [r3, #4]
    2b8e:	72bb      	strb	r3, [r7, #10]
    adc_id = (uint8_t)channel_id >> 4u;
    2b90:	7abb      	ldrb	r3, [r7, #10]
    2b92:	ea4f 1313 	mov.w	r3, r3, lsr #4
    2b96:	72fb      	strb	r3, [r7, #11]
    
    if ( abps_channel_lut[channel_id] == NON_ABPS_CHANNEL )
    2b98:	7aba      	ldrb	r2, [r7, #10]
    2b9a:	f642 33fc 	movw	r3, #11260	; 0x2bfc
    2b9e:	f2c0 0301 	movt	r3, #1
    2ba2:	5c9b      	ldrb	r3, [r3, r2]
    2ba4:	2bff      	cmp	r3, #255	; 0xff
    2ba6:	d11b      	bne.n	2be0 <ACE_convert_from_mV+0x70>
    {
        if (voltage > 0)
    2ba8:	683b      	ldr	r3, [r7, #0]
    2baa:	2b00      	cmp	r3, #0
    2bac:	dd02      	ble.n	2bb4 <ACE_convert_from_mV+0x44>
        {
            adc_voltage = (uint32_t)voltage;
    2bae:	683b      	ldr	r3, [r7, #0]
    2bb0:	60fb      	str	r3, [r7, #12]
    2bb2:	e002      	b.n	2bba <ACE_convert_from_mV+0x4a>
        }
        else
        {
            adc_voltage = 0u;
    2bb4:	f04f 0300 	mov.w	r3, #0
    2bb8:	60fb      	str	r3, [r7, #12]
        }
        sample_value = (uint16_t)((adc_voltage * PPE_SAMPLES_RESOLUTION) / g_ace_adc_config[adc_id].va_ref);
    2bba:	68fa      	ldr	r2, [r7, #12]
    2bbc:	4613      	mov	r3, r2
    2bbe:	ea4f 3303 	mov.w	r3, r3, lsl #12
    2bc2:	ebc2 0103 	rsb	r1, r2, r3
    2bc6:	7afb      	ldrb	r3, [r7, #11]
    2bc8:	f240 0210 	movw	r2, #16
    2bcc:	f2c2 0200 	movt	r2, #8192	; 0x2000
    2bd0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2bd4:	4413      	add	r3, r2
    2bd6:	885b      	ldrh	r3, [r3, #2]
    2bd8:	fbb1 f3f3 	udiv	r3, r1, r3
    2bdc:	813b      	strh	r3, [r7, #8]
    2bde:	e03f      	b.n	2c60 <ACE_convert_from_mV+0xf0>
        int32_t actual_afe_voltage;
        uint32_t gain;
        uint32_t va_ref;
        uint32_t ppe_resolution;
        
        apbs_idx = abps_idx_lut[channel_id];
    2be0:	7aba      	ldrb	r2, [r7, #10]
    2be2:	f642 432c 	movw	r3, #11308	; 0x2c2c
    2be6:	f2c0 0301 	movt	r3, #1
    2bea:	5c9b      	ldrb	r3, [r3, r2]
    2bec:	74bb      	strb	r3, [r7, #18]
        gdec = g_gdec_lut[apbs_idx];
    2bee:	7cba      	ldrb	r2, [r7, #18]
    2bf0:	f240 53b4 	movw	r3, #1460	; 0x5b4
    2bf4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2bf8:	5c9b      	ldrb	r3, [r3, r2]
    2bfa:	74fb      	strb	r3, [r7, #19]

        ppe_resolution = (uint32_t)PPE_SAMPLES_RESOLUTION;
    2bfc:	f640 73ff 	movw	r3, #4095	; 0xfff
    2c00:	627b      	str	r3, [r7, #36]	; 0x24
        gain = (uint32_t)apbs_gain_lut[gdec];
    2c02:	7cfa      	ldrb	r2, [r7, #19]
    2c04:	f642 435c 	movw	r3, #11356	; 0x2c5c
    2c08:	f2c0 0301 	movt	r3, #1
    2c0c:	5c9b      	ldrb	r3, [r3, r2]
    2c0e:	61fb      	str	r3, [r7, #28]
        range = (int32_t)apbs_range[gdec];
    2c10:	7cfa      	ldrb	r2, [r7, #19]
    2c12:	f642 4360 	movw	r3, #11360	; 0x2c60
    2c16:	f2c0 0301 	movt	r3, #1
    2c1a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    2c1e:	b21b      	sxth	r3, r3
    2c20:	617b      	str	r3, [r7, #20]
        va_ref = (uint32_t)g_ace_adc_config[adc_id].va_ref;
    2c22:	7afb      	ldrb	r3, [r7, #11]
    2c24:	f240 0210 	movw	r2, #16
    2c28:	f2c2 0200 	movt	r2, #8192	; 0x2000
    2c2c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2c30:	4413      	add	r3, r2
    2c32:	885b      	ldrh	r3, [r3, #2]
    2c34:	623b      	str	r3, [r7, #32]
        
        actual_afe_voltage = range - voltage;
    2c36:	697a      	ldr	r2, [r7, #20]
    2c38:	683b      	ldr	r3, [r7, #0]
    2c3a:	ebc3 0302 	rsb	r3, r3, r2
    2c3e:	61bb      	str	r3, [r7, #24]
        sample_value = (uint16_t)(ppe_resolution - ((((ppe_resolution * (uint32_t)actual_afe_voltage) / gain) / va_ref)));
    2c40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    2c42:	b29a      	uxth	r2, r3
    2c44:	69bb      	ldr	r3, [r7, #24]
    2c46:	6a79      	ldr	r1, [r7, #36]	; 0x24
    2c48:	fb01 f103 	mul.w	r1, r1, r3
    2c4c:	69fb      	ldr	r3, [r7, #28]
    2c4e:	fbb1 f1f3 	udiv	r1, r1, r3
    2c52:	6a3b      	ldr	r3, [r7, #32]
    2c54:	fbb1 f3f3 	udiv	r3, r1, r3
    2c58:	b29b      	uxth	r3, r3
    2c5a:	ebc3 0302 	rsb	r3, r3, r2
    2c5e:	813b      	strh	r3, [r7, #8]
    }
        
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    2c60:	893a      	ldrh	r2, [r7, #8]
    2c62:	f640 73ff 	movw	r3, #4095	; 0xfff
    2c66:	429a      	cmp	r2, r3
    2c68:	d902      	bls.n	2c70 <ACE_convert_from_mV+0x100>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    2c6a:	f640 73ff 	movw	r3, #4095	; 0xfff
    2c6e:	813b      	strh	r3, [r7, #8]
    }
    
    return sample_value;
    2c70:	893b      	ldrh	r3, [r7, #8]
}
    2c72:	4618      	mov	r0, r3
    2c74:	f107 072c 	add.w	r7, r7, #44	; 0x2c
    2c78:	46bd      	mov	sp, r7
    2c7a:	bc80      	pop	{r7}
    2c7c:	4770      	bx	lr
    2c7e:	bf00      	nop

00002c80 <ACE_convert_from_mA>:
uint16_t ACE_convert_from_mA
(
    ace_channel_handle_t    channel_handle,
    uint32_t                current
)
{
    2c80:	b580      	push	{r7, lr}
    2c82:	b086      	sub	sp, #24
    2c84:	af00      	add	r7, sp, #0
    2c86:	4603      	mov	r3, r0
    2c88:	6039      	str	r1, [r7, #0]
    2c8a:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value = 0u;
    2c8c:	f04f 0300 	mov.w	r3, #0
    2c90:	817b      	strh	r3, [r7, #10]
    uint32_t voltage;
    uint32_t resistor = 1u;
    2c92:	f04f 0301 	mov.w	r3, #1
    2c96:	613b      	str	r3, [r7, #16]
    adc_channel_id_t channel_id;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    2c98:	79fb      	ldrb	r3, [r7, #7]
    2c9a:	2b00      	cmp	r3, #0
    2c9c:	d000      	beq.n	2ca0 <ACE_convert_from_mA+0x20>
    2c9e:	be00      	bkpt	0x0000
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    2ca0:	79fa      	ldrb	r2, [r7, #7]
    2ca2:	f240 0318 	movw	r3, #24
    2ca6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2caa:	ea4f 1202 	mov.w	r2, r2, lsl #4
    2cae:	4413      	add	r3, r2
    2cb0:	791b      	ldrb	r3, [r3, #4]
    2cb2:	75bb      	strb	r3, [r7, #22]
    ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    2cb4:	7dbb      	ldrb	r3, [r7, #22]
    2cb6:	2b2f      	cmp	r3, #47	; 0x2f
    2cb8:	d900      	bls.n	2cbc <ACE_convert_from_mA+0x3c>
    2cba:	be00      	bkpt	0x0000
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    2cbc:	7dba      	ldrb	r2, [r7, #22]
    2cbe:	f642 339c 	movw	r3, #11164	; 0x2b9c
    2cc2:	f2c0 0301 	movt	r3, #1
    2cc6:	5c9b      	ldrb	r3, [r3, r2]
    2cc8:	2b01      	cmp	r3, #1
    2cca:	d134      	bne.n	2d36 <ACE_convert_from_mA+0xb6>
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    2ccc:	7dbb      	ldrb	r3, [r7, #22]
    2cce:	f003 0304 	and.w	r3, r3, #4
    2cd2:	ea4f 0393 	mov.w	r3, r3, lsr #2
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    2cd6:	b2da      	uxtb	r2, r3
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    2cd8:	7dbb      	ldrb	r3, [r7, #22]
    2cda:	f003 0330 	and.w	r3, r3, #48	; 0x30
    2cde:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    2ce2:	b2db      	uxtb	r3, r3
    2ce4:	4413      	add	r3, r2
    2ce6:	75fb      	strb	r3, [r7, #23]
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    
        if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    2ce8:	7dfb      	ldrb	r3, [r7, #23]
    2cea:	2b03      	cmp	r3, #3
    2cec:	d823      	bhi.n	2d36 <ACE_convert_from_mA+0xb6>
        {
            resistor = g_ace_current_resistors[current_monitor_idx];
    2cee:	7dfa      	ldrb	r2, [r7, #23]
    2cf0:	f642 2370 	movw	r3, #10864	; 0x2a70
    2cf4:	f2c0 0301 	movt	r3, #1
    2cf8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    2cfc:	613b      	str	r3, [r7, #16]
            /* 
             * Keep in mind the multiply by 50 gain within the current monitor.
             * Therefore the voltage seen on the ADC input is:
             *      V = (I * 50 * R) / 1000.
             */
            voltage = (current * resistor) / 20u;
    2cfe:	683b      	ldr	r3, [r7, #0]
    2d00:	693a      	ldr	r2, [r7, #16]
    2d02:	fb02 f203 	mul.w	r2, r2, r3
    2d06:	f64c 43cd 	movw	r3, #52429	; 0xcccd
    2d0a:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
    2d0e:	fba3 1302 	umull	r1, r3, r3, r2
    2d12:	ea4f 1313 	mov.w	r3, r3, lsr #4
    2d16:	60fb      	str	r3, [r7, #12]
            sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    2d18:	79fb      	ldrb	r3, [r7, #7]
    2d1a:	4618      	mov	r0, r3
    2d1c:	68f9      	ldr	r1, [r7, #12]
    2d1e:	f7ff fee9 	bl	2af4 <convert_mV_to_ppe_value>
    2d22:	4603      	mov	r3, r0
    2d24:	817b      	strh	r3, [r7, #10]
            
            if (sample_value > MAX_PPE_SAMPLE_VALUE)
    2d26:	897a      	ldrh	r2, [r7, #10]
    2d28:	f640 73ff 	movw	r3, #4095	; 0xfff
    2d2c:	429a      	cmp	r2, r3
    2d2e:	d902      	bls.n	2d36 <ACE_convert_from_mA+0xb6>
            {
                sample_value = MAX_PPE_SAMPLE_VALUE;
    2d30:	f640 73ff 	movw	r3, #4095	; 0xfff
    2d34:	817b      	strh	r3, [r7, #10]
            }
        }
    }
    return sample_value;
    2d36:	897b      	ldrh	r3, [r7, #10]
}
    2d38:	4618      	mov	r0, r3
    2d3a:	f107 0718 	add.w	r7, r7, #24
    2d3e:	46bd      	mov	sp, r7
    2d40:	bd80      	pop	{r7, pc}
    2d42:	bf00      	nop

00002d44 <ACE_convert_from_uA>:
uint16_t ACE_convert_from_uA
(
    ace_channel_handle_t    channel_handle,
    uint32_t                current
)
{
    2d44:	b580      	push	{r7, lr}
    2d46:	b086      	sub	sp, #24
    2d48:	af00      	add	r7, sp, #0
    2d4a:	4603      	mov	r3, r0
    2d4c:	6039      	str	r1, [r7, #0]
    2d4e:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value = 0u;
    2d50:	f04f 0300 	mov.w	r3, #0
    2d54:	817b      	strh	r3, [r7, #10]
    uint32_t voltage;
    uint32_t resistor = 1u;
    2d56:	f04f 0301 	mov.w	r3, #1
    2d5a:	613b      	str	r3, [r7, #16]
    adc_channel_id_t channel_id;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    2d5c:	79fb      	ldrb	r3, [r7, #7]
    2d5e:	2b00      	cmp	r3, #0
    2d60:	d000      	beq.n	2d64 <ACE_convert_from_uA+0x20>
    2d62:	be00      	bkpt	0x0000
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    2d64:	79fa      	ldrb	r2, [r7, #7]
    2d66:	f240 0318 	movw	r3, #24
    2d6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2d6e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    2d72:	4413      	add	r3, r2
    2d74:	791b      	ldrb	r3, [r3, #4]
    2d76:	75bb      	strb	r3, [r7, #22]
    ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    2d78:	7dbb      	ldrb	r3, [r7, #22]
    2d7a:	2b2f      	cmp	r3, #47	; 0x2f
    2d7c:	d900      	bls.n	2d80 <ACE_convert_from_uA+0x3c>
    2d7e:	be00      	bkpt	0x0000
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    2d80:	7dba      	ldrb	r2, [r7, #22]
    2d82:	f642 339c 	movw	r3, #11164	; 0x2b9c
    2d86:	f2c0 0301 	movt	r3, #1
    2d8a:	5c9b      	ldrb	r3, [r3, r2]
    2d8c:	2b01      	cmp	r3, #1
    2d8e:	d134      	bne.n	2dfa <ACE_convert_from_uA+0xb6>
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    2d90:	7dbb      	ldrb	r3, [r7, #22]
    2d92:	f003 0304 	and.w	r3, r3, #4
    2d96:	ea4f 0393 	mov.w	r3, r3, lsr #2
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    2d9a:	b2da      	uxtb	r2, r3
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    2d9c:	7dbb      	ldrb	r3, [r7, #22]
    2d9e:	f003 0330 	and.w	r3, r3, #48	; 0x30
    2da2:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    2da6:	b2db      	uxtb	r3, r3
    2da8:	4413      	add	r3, r2
    2daa:	75fb      	strb	r3, [r7, #23]
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    
        if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    2dac:	7dfb      	ldrb	r3, [r7, #23]
    2dae:	2b03      	cmp	r3, #3
    2db0:	d823      	bhi.n	2dfa <ACE_convert_from_uA+0xb6>
        {
            resistor = g_ace_current_resistors[current_monitor_idx];
    2db2:	7dfa      	ldrb	r2, [r7, #23]
    2db4:	f642 2370 	movw	r3, #10864	; 0x2a70
    2db8:	f2c0 0301 	movt	r3, #1
    2dbc:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    2dc0:	613b      	str	r3, [r7, #16]
            voltage = (current * resistor) / 20000u;
    2dc2:	683b      	ldr	r3, [r7, #0]
    2dc4:	693a      	ldr	r2, [r7, #16]
    2dc6:	fb02 f203 	mul.w	r2, r2, r3
    2dca:	f241 7359 	movw	r3, #5977	; 0x1759
    2dce:	f2cd 13b7 	movt	r3, #53687	; 0xd1b7
    2dd2:	fba3 1302 	umull	r1, r3, r3, r2
    2dd6:	ea4f 3393 	mov.w	r3, r3, lsr #14
    2dda:	60fb      	str	r3, [r7, #12]
            sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    2ddc:	79fb      	ldrb	r3, [r7, #7]
    2dde:	4618      	mov	r0, r3
    2de0:	68f9      	ldr	r1, [r7, #12]
    2de2:	f7ff fe87 	bl	2af4 <convert_mV_to_ppe_value>
    2de6:	4603      	mov	r3, r0
    2de8:	817b      	strh	r3, [r7, #10]
            
            if (sample_value > MAX_PPE_SAMPLE_VALUE)
    2dea:	897a      	ldrh	r2, [r7, #10]
    2dec:	f640 73ff 	movw	r3, #4095	; 0xfff
    2df0:	429a      	cmp	r2, r3
    2df2:	d902      	bls.n	2dfa <ACE_convert_from_uA+0xb6>
            {
                sample_value = MAX_PPE_SAMPLE_VALUE;
    2df4:	f640 73ff 	movw	r3, #4095	; 0xfff
    2df8:	817b      	strh	r3, [r7, #10]
            }
        }
    }
    return sample_value;
    2dfa:	897b      	ldrh	r3, [r7, #10]
}
    2dfc:	4618      	mov	r0, r3
    2dfe:	f107 0718 	add.w	r7, r7, #24
    2e02:	46bd      	mov	sp, r7
    2e04:	bd80      	pop	{r7, pc}
    2e06:	bf00      	nop

00002e08 <ACE_convert_from_Kelvin>:
uint16_t ACE_convert_from_Kelvin
(
    ace_channel_handle_t    channel_handle,
    uint32_t                temperature
)
{
    2e08:	b580      	push	{r7, lr}
    2e0a:	b084      	sub	sp, #16
    2e0c:	af00      	add	r7, sp, #0
    2e0e:	4603      	mov	r3, r0
    2e10:	6039      	str	r1, [r7, #0]
    2e12:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    uint32_t voltage;
    
    voltage = (temperature * 25u) / 10u;
    2e14:	683a      	ldr	r2, [r7, #0]
    2e16:	4613      	mov	r3, r2
    2e18:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2e1c:	4413      	add	r3, r2
    2e1e:	ea4f 0283 	mov.w	r2, r3, lsl #2
    2e22:	441a      	add	r2, r3
    2e24:	f64c 43cd 	movw	r3, #52429	; 0xcccd
    2e28:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
    2e2c:	fba3 1302 	umull	r1, r3, r3, r2
    2e30:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    2e34:	60fb      	str	r3, [r7, #12]
    sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    2e36:	79fb      	ldrb	r3, [r7, #7]
    2e38:	4618      	mov	r0, r3
    2e3a:	68f9      	ldr	r1, [r7, #12]
    2e3c:	f7ff fe5a 	bl	2af4 <convert_mV_to_ppe_value>
    2e40:	4603      	mov	r3, r0
    2e42:	817b      	strh	r3, [r7, #10]
    
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    2e44:	897a      	ldrh	r2, [r7, #10]
    2e46:	f640 73ff 	movw	r3, #4095	; 0xfff
    2e4a:	429a      	cmp	r2, r3
    2e4c:	d902      	bls.n	2e54 <ACE_convert_from_Kelvin+0x4c>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    2e4e:	f640 73ff 	movw	r3, #4095	; 0xfff
    2e52:	817b      	strh	r3, [r7, #10]
    }
    return sample_value;
    2e54:	897b      	ldrh	r3, [r7, #10]
}
    2e56:	4618      	mov	r0, r3
    2e58:	f107 0710 	add.w	r7, r7, #16
    2e5c:	46bd      	mov	sp, r7
    2e5e:	bd80      	pop	{r7, pc}

00002e60 <ACE_convert_from_Celsius>:
uint16_t ACE_convert_from_Celsius
(
    ace_channel_handle_t    channel_handle,
    int32_t                 temperature
)
{
    2e60:	b580      	push	{r7, lr}
    2e62:	b084      	sub	sp, #16
    2e64:	af00      	add	r7, sp, #0
    2e66:	4603      	mov	r3, r0
    2e68:	6039      	str	r1, [r7, #0]
    2e6a:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    uint32_t voltage;
    
    temperature = temperature + 2731;
    2e6c:	683b      	ldr	r3, [r7, #0]
    2e6e:	f503 632a 	add.w	r3, r3, #2720	; 0xaa0
    2e72:	f103 030b 	add.w	r3, r3, #11
    2e76:	603b      	str	r3, [r7, #0]
    voltage = (uint32_t)temperature / 4u;
    2e78:	683b      	ldr	r3, [r7, #0]
    2e7a:	ea4f 0393 	mov.w	r3, r3, lsr #2
    2e7e:	60fb      	str	r3, [r7, #12]
    sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    2e80:	79fb      	ldrb	r3, [r7, #7]
    2e82:	4618      	mov	r0, r3
    2e84:	68f9      	ldr	r1, [r7, #12]
    2e86:	f7ff fe35 	bl	2af4 <convert_mV_to_ppe_value>
    2e8a:	4603      	mov	r3, r0
    2e8c:	817b      	strh	r3, [r7, #10]
    
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    2e8e:	897a      	ldrh	r2, [r7, #10]
    2e90:	f640 73ff 	movw	r3, #4095	; 0xfff
    2e94:	429a      	cmp	r2, r3
    2e96:	d902      	bls.n	2e9e <ACE_convert_from_Celsius+0x3e>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    2e98:	f640 73ff 	movw	r3, #4095	; 0xfff
    2e9c:	817b      	strh	r3, [r7, #10]
    }
    return sample_value;
    2e9e:	897b      	ldrh	r3, [r7, #10]
}
    2ea0:	4618      	mov	r0, r3
    2ea2:	f107 0710 	add.w	r7, r7, #16
    2ea6:	46bd      	mov	sp, r7
    2ea8:	bd80      	pop	{r7, pc}
    2eaa:	bf00      	nop

00002eac <ACE_convert_from_Fahrenheit>:
uint16_t ACE_convert_from_Fahrenheit
(
    ace_channel_handle_t    channel_handle,
    int32_t                 temperature
)
{
    2eac:	b580      	push	{r7, lr}
    2eae:	b084      	sub	sp, #16
    2eb0:	af00      	add	r7, sp, #0
    2eb2:	4603      	mov	r3, r0
    2eb4:	6039      	str	r1, [r7, #0]
    2eb6:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    uint32_t kelvin;
    
    temperature = temperature + 459;
    2eb8:	683b      	ldr	r3, [r7, #0]
    2eba:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
    2ebe:	f103 0303 	add.w	r3, r3, #3
    2ec2:	603b      	str	r3, [r7, #0]
    kelvin = (uint32_t)temperature;
    2ec4:	683b      	ldr	r3, [r7, #0]
    2ec6:	60fb      	str	r3, [r7, #12]
    kelvin = (kelvin * 5u) / 9u;
    2ec8:	68fa      	ldr	r2, [r7, #12]
    2eca:	4613      	mov	r3, r2
    2ecc:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2ed0:	441a      	add	r2, r3
    2ed2:	f648 6339 	movw	r3, #36409	; 0x8e39
    2ed6:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
    2eda:	fba3 1302 	umull	r1, r3, r3, r2
    2ede:	ea4f 0353 	mov.w	r3, r3, lsr #1
    2ee2:	60fb      	str	r3, [r7, #12]
    
    sample_value = ACE_convert_from_Kelvin( channel_handle, kelvin );
    2ee4:	79fb      	ldrb	r3, [r7, #7]
    2ee6:	4618      	mov	r0, r3
    2ee8:	68f9      	ldr	r1, [r7, #12]
    2eea:	f7ff ff8d 	bl	2e08 <ACE_convert_from_Kelvin>
    2eee:	4603      	mov	r3, r0
    2ef0:	817b      	strh	r3, [r7, #10]
    
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    2ef2:	897a      	ldrh	r2, [r7, #10]
    2ef4:	f640 73ff 	movw	r3, #4095	; 0xfff
    2ef8:	429a      	cmp	r2, r3
    2efa:	d902      	bls.n	2f02 <ACE_convert_from_Fahrenheit+0x56>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    2efc:	f640 73ff 	movw	r3, #4095	; 0xfff
    2f00:	817b      	strh	r3, [r7, #10]
    }
    return sample_value;
    2f02:	897b      	ldrh	r3, [r7, #10]
}
    2f04:	4618      	mov	r0, r3
    2f06:	f107 0710 	add.w	r7, r7, #16
    2f0a:	46bd      	mov	sp, r7
    2f0c:	bd80      	pop	{r7, pc}
    2f0e:	bf00      	nop

00002f10 <ACE_translate_pdma_value>:
uint16_t ACE_translate_pdma_value
(
    uint32_t            pdma_value,
    adc_channel_id_t *  channel_id
)
{
    2f10:	b480      	push	{r7}
    2f12:	b085      	sub	sp, #20
    2f14:	af00      	add	r7, sp, #0
    2f16:	6078      	str	r0, [r7, #4]
    2f18:	6039      	str	r1, [r7, #0]
    uint16_t ppe_value;
      
    ppe_value = (uint16_t)((pdma_value >> 8u) & 0xFFFFu);
    2f1a:	687b      	ldr	r3, [r7, #4]
    2f1c:	ea4f 2313 	mov.w	r3, r3, lsr #8
    2f20:	81fb      	strh	r3, [r7, #14]
    if ( channel_id != 0 )
    2f22:	683b      	ldr	r3, [r7, #0]
    2f24:	2b00      	cmp	r3, #0
    2f26:	d005      	beq.n	2f34 <ACE_translate_pdma_value+0x24>
    {
        *channel_id = (adc_channel_id_t)((pdma_value >> 24u) & 0xFFu);
    2f28:	687b      	ldr	r3, [r7, #4]
    2f2a:	ea4f 6313 	mov.w	r3, r3, lsr #24
    2f2e:	b2da      	uxtb	r2, r3
    2f30:	683b      	ldr	r3, [r7, #0]
    2f32:	701a      	strb	r2, [r3, #0]
    }
    
    return ppe_value;
    2f34:	89fb      	ldrh	r3, [r7, #14]
}
    2f36:	4618      	mov	r0, r3
    2f38:	f107 0714 	add.w	r7, r7, #20
    2f3c:	46bd      	mov	sp, r7
    2f3e:	bc80      	pop	{r7}
    2f40:	4770      	bx	lr
    2f42:	bf00      	nop

00002f44 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    2f44:	b480      	push	{r7}
    2f46:	b083      	sub	sp, #12
    2f48:	af00      	add	r7, sp, #0
    2f4a:	4603      	mov	r3, r0
    2f4c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    2f4e:	f24e 1300 	movw	r3, #57600	; 0xe100
    2f52:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2f56:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2f5a:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2f5e:	88f9      	ldrh	r1, [r7, #6]
    2f60:	f001 011f 	and.w	r1, r1, #31
    2f64:	f04f 0001 	mov.w	r0, #1
    2f68:	fa00 f101 	lsl.w	r1, r0, r1
    2f6c:	f102 0260 	add.w	r2, r2, #96	; 0x60
    2f70:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2f74:	f107 070c 	add.w	r7, r7, #12
    2f78:	46bd      	mov	sp, r7
    2f7a:	bc80      	pop	{r7}
    2f7c:	4770      	bx	lr
    2f7e:	bf00      	nop

00002f80 <ace_init_flags>:
/*-------------------------------------------------------------------------*//**
  Intialise the ACE driver's internal data structures used by flag control
  functions.
 */
void ace_init_flags( void )
{
    2f80:	b480      	push	{r7}
    2f82:	af00      	add	r7, sp, #0
        }
        
        g_ppe_global_flags_isr = 0u;
    }
#endif
}
    2f84:	46bd      	mov	sp, r7
    2f86:	bc80      	pop	{r7}
    2f88:	4770      	bx	lr
    2f8a:	bf00      	nop

00002f8c <ACE_is_hysteresis_flag>:

/*-------------------------------------------------------------------------*//**
 *
 */
uint32_t ACE_is_hysteresis_flag( ace_flag_handle_t   flag_handle )
{
    2f8c:	b480      	push	{r7}
    2f8e:	b085      	sub	sp, #20
    2f90:	af00      	add	r7, sp, #0
    2f92:	4603      	mov	r3, r0
    2f94:	71fb      	strb	r3, [r7, #7]
    uint32_t hysteresis = 0u;
    2f96:	f04f 0300 	mov.w	r3, #0
    2f9a:	60fb      	str	r3, [r7, #12]
    if ( g_ppe_flags_desc_table[flag_handle].flag_type >= DUAL_HYSTERESIS_OVER )
    {
        hysteresis = 1u;
    }
#endif
    return hysteresis;
    2f9c:	68fb      	ldr	r3, [r7, #12]
}
    2f9e:	4618      	mov	r0, r3
    2fa0:	f107 0714 	add.w	r7, r7, #20
    2fa4:	46bd      	mov	sp, r7
    2fa6:	bc80      	pop	{r7}
    2fa8:	4770      	bx	lr
    2faa:	bf00      	nop

00002fac <ACE_is_under_flag>:
 */
uint32_t ACE_is_under_flag
(
    ace_flag_handle_t   flag_handle
)
{
    2fac:	b480      	push	{r7}
    2fae:	b085      	sub	sp, #20
    2fb0:	af00      	add	r7, sp, #0
    2fb2:	4603      	mov	r3, r0
    2fb4:	71fb      	strb	r3, [r7, #7]
    uint32_t is_under = 0;
    2fb6:	f04f 0300 	mov.w	r3, #0
    2fba:	60fb      	str	r3, [r7, #12]
        {
            is_under = flag_type_lut[flag_type];
        }
    }
#endif
    return is_under;
    2fbc:	68fb      	ldr	r3, [r7, #12]
}
    2fbe:	4618      	mov	r0, r3
    2fc0:	f107 0714 	add.w	r7, r7, #20
    2fc4:	46bd      	mov	sp, r7
    2fc6:	bc80      	pop	{r7}
    2fc8:	4770      	bx	lr
    2fca:	bf00      	nop

00002fcc <ACE_set_flag_threshold>:
void ACE_set_flag_threshold
(
    ace_flag_handle_t   flag_handle,
    uint16_t            new_threshold
)
{
    2fcc:	b480      	push	{r7}
    2fce:	b083      	sub	sp, #12
    2fd0:	af00      	add	r7, sp, #0
    2fd2:	4602      	mov	r2, r0
    2fd4:	460b      	mov	r3, r1
    2fd6:	71fa      	strb	r2, [r7, #7]
    2fd8:	80bb      	strh	r3, [r7, #4]
                ACE->PPE_RAM_DATA[ppe_offset + 1u] = (ACE->PPE_RAM_DATA[ppe_offset + 1u] & (uint32_t)~PPE_RAM_THRESHOLD_MASK) + low_threshold;
            }
        }
    }
#endif
}
    2fda:	f107 070c 	add.w	r7, r7, #12
    2fde:	46bd      	mov	sp, r7
    2fe0:	bc80      	pop	{r7}
    2fe2:	4770      	bx	lr

00002fe4 <ACE_set_flag_assertion>:
void ACE_set_flag_assertion
(
    ace_flag_handle_t   flag_handle,
    uint16_t            assertion_value
)
{
    2fe4:	b480      	push	{r7}
    2fe6:	b083      	sub	sp, #12
    2fe8:	af00      	add	r7, sp, #0
    2fea:	4602      	mov	r2, r0
    2fec:	460b      	mov	r3, r1
    2fee:	71fa      	strb	r2, [r7, #7]
    2ff0:	80bb      	strh	r3, [r7, #4]
            ppe_offset = g_ppe_flags_desc_table[flag_handle].threshold_ppe_offset;
        }
        ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + assertion_value;
    }
#endif
}
    2ff2:	f107 070c 	add.w	r7, r7, #12
    2ff6:	46bd      	mov	sp, r7
    2ff8:	bc80      	pop	{r7}
    2ffa:	4770      	bx	lr

00002ffc <ACE_set_flag_deassertion>:
void ACE_set_flag_deassertion
(
    ace_flag_handle_t   flag_handle,
    uint16_t            assertion_value
)
{
    2ffc:	b480      	push	{r7}
    2ffe:	b083      	sub	sp, #12
    3000:	af00      	add	r7, sp, #0
    3002:	4602      	mov	r2, r0
    3004:	460b      	mov	r3, r1
    3006:	71fa      	strb	r2, [r7, #7]
    3008:	80bb      	strh	r3, [r7, #4]
        }
        
        ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + assertion_value;
    }
#endif
}
    300a:	f107 070c 	add.w	r7, r7, #12
    300e:	46bd      	mov	sp, r7
    3010:	bc80      	pop	{r7}
    3012:	4770      	bx	lr

00003014 <ACE_set_flag_hysteresis>:
ACE_set_flag_hysteresis
(
    ace_flag_handle_t   flag_handle,
    uint16_t            adc_hysteresis
)
{
    3014:	b480      	push	{r7}
    3016:	b083      	sub	sp, #12
    3018:	af00      	add	r7, sp, #0
    301a:	4602      	mov	r2, r0
    301c:	460b      	mov	r3, r1
    301e:	71fa      	strb	r2, [r7, #7]
    3020:	80bb      	strh	r3, [r7, #4]
            ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + high_threshold;
            ACE->PPE_RAM_DATA[ppe_offset + 1u] = (ACE->PPE_RAM_DATA[ppe_offset + 1u] & ~PPE_RAM_THRESHOLD_MASK) + low_threshold;
        }
    }
#endif
}
    3022:	f107 070c 	add.w	r7, r7, #12
    3026:	46bd      	mov	sp, r7
    3028:	bc80      	pop	{r7}
    302a:	4770      	bx	lr

0000302c <ACE_set_channel_hysteresis>:
ACE_set_channel_hysteresis
(
    ace_channel_handle_t    channel_handle,
    uint16_t                adc_hysteresis
)
{
    302c:	b480      	push	{r7}
    302e:	b083      	sub	sp, #12
    3030:	af00      	add	r7, sp, #0
    3032:	4602      	mov	r2, r0
    3034:	460b      	mov	r3, r1
    3036:	71fa      	strb	r2, [r7, #7]
    3038:	80bb      	strh	r3, [r7, #4]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[i];
            ACE_set_flag_hysteresis( flag_handle, adc_hysteresis );
        }
    }
#endif
}
    303a:	f107 070c 	add.w	r7, r7, #12
    303e:	46bd      	mov	sp, r7
    3040:	bc80      	pop	{r7}
    3042:	4770      	bx	lr

00003044 <ACE_get_flag_handle>:
ace_flag_handle_t
ACE_get_flag_handle
(
    const uint8_t * p_sz_full_flag_name
)
{
    3044:	b480      	push	{r7}
    3046:	b085      	sub	sp, #20
    3048:	af00      	add	r7, sp, #0
    304a:	6078      	str	r0, [r7, #4]
    ace_flag_handle_t flag_handle = INVALID_FLAG_HANDLE;
    304c:	f04f 0300 	mov.w	r3, #0
    3050:	73fb      	strb	r3, [r7, #15]
                break;
            }
        }
    }
#endif
    return flag_handle;
    3052:	7bfb      	ldrb	r3, [r7, #15]
}
    3054:	4618      	mov	r0, r3
    3056:	f107 0714 	add.w	r7, r7, #20
    305a:	46bd      	mov	sp, r7
    305c:	bc80      	pop	{r7}
    305e:	4770      	bx	lr

00003060 <ACE_get_flag_status>:
int32_t
ACE_get_flag_status
(
    ace_flag_handle_t   flag_handle
)
{
    3060:	b480      	push	{r7}
    3062:	b085      	sub	sp, #20
    3064:	af00      	add	r7, sp, #0
    3066:	4603      	mov	r3, r0
    3068:	71fb      	strb	r3, [r7, #7]
    int32_t flag_state = UNKNOWN_FLAG;
    306a:	f04f 33ff 	mov.w	r3, #4294967295
    306e:	60fb      	str	r3, [r7, #12]
            }
        }

    }
#endif
    return flag_state;
    3070:	68fb      	ldr	r3, [r7, #12]
}
    3072:	4618      	mov	r0, r3
    3074:	f107 0714 	add.w	r7, r7, #20
    3078:	46bd      	mov	sp, r7
    307a:	bc80      	pop	{r7}
    307c:	4770      	bx	lr
    307e:	bf00      	nop

00003080 <ACE_get_flag_name>:
const uint8_t *
ACE_get_flag_name
(
    ace_flag_handle_t flag_handle
)
{
    3080:	b480      	push	{r7}
    3082:	b085      	sub	sp, #20
    3084:	af00      	add	r7, sp, #0
    3086:	4603      	mov	r3, r0
    3088:	71fb      	strb	r3, [r7, #7]
    const uint8_t * psz_flag_name = 0;
    308a:	f04f 0300 	mov.w	r3, #0
    308e:	60fb      	str	r3, [r7, #12]
    if ( flag_handle < NB_OF_ACE_FLAG_HANDLES )
    {
        psz_flag_name = g_ppe_flags_desc_table[flag_handle].p_sz_flag_name;
    }
#endif
    return psz_flag_name;
    3090:	68fb      	ldr	r3, [r7, #12]
}
    3092:	4618      	mov	r0, r3
    3094:	f107 0714 	add.w	r7, r7, #20
    3098:	46bd      	mov	sp, r7
    309a:	bc80      	pop	{r7}
    309c:	4770      	bx	lr
    309e:	bf00      	nop

000030a0 <ACE_get_flag_channel>:
ace_channel_handle_t
ACE_get_flag_channel
(
    ace_flag_handle_t flag_handle
)
{
    30a0:	b480      	push	{r7}
    30a2:	b085      	sub	sp, #20
    30a4:	af00      	add	r7, sp, #0
    30a6:	4603      	mov	r3, r0
    30a8:	71fb      	strb	r3, [r7, #7]
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    30aa:	f04f 0301 	mov.w	r3, #1
    30ae:	73fb      	strb	r3, [r7, #15]
    if ( flag_handle < NB_OF_ACE_FLAG_HANDLES )
    {
        channel_handle = g_ppe_flags_desc_table[flag_handle].channel_handle;
    }
#endif
    return channel_handle;
    30b0:	7bfb      	ldrb	r3, [r7, #15]
}
    30b2:	4618      	mov	r0, r3
    30b4:	f107 0714 	add.w	r7, r7, #20
    30b8:	46bd      	mov	sp, r7
    30ba:	bc80      	pop	{r7}
    30bc:	4770      	bx	lr
    30be:	bf00      	nop

000030c0 <ACE_get_channel_flag_count>:
uint32_t
ACE_get_channel_flag_count
(
    ace_channel_handle_t    channel_handle
)
{
    30c0:	b480      	push	{r7}
    30c2:	b085      	sub	sp, #20
    30c4:	af00      	add	r7, sp, #0
    30c6:	4603      	mov	r3, r0
    30c8:	71fb      	strb	r3, [r7, #7]
    uint32_t flag_count = 0;
    30ca:	f04f 0300 	mov.w	r3, #0
    30ce:	60fb      	str	r3, [r7, #12]
    if (channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    {
        flag_count = g_ace_channel_desc_table[channel_handle].nb_of_flags;
    }
#endif
    return flag_count;
    30d0:	68fb      	ldr	r3, [r7, #12]
}
    30d2:	4618      	mov	r0, r3
    30d4:	f107 0714 	add.w	r7, r7, #20
    30d8:	46bd      	mov	sp, r7
    30da:	bc80      	pop	{r7}
    30dc:	4770      	bx	lr
    30de:	bf00      	nop

000030e0 <ACE_get_channel_first_flag>:
ACE_get_channel_first_flag
(
    ace_channel_handle_t    channel_handle,
    uint16_t *              iterator
)
{
    30e0:	b480      	push	{r7}
    30e2:	b085      	sub	sp, #20
    30e4:	af00      	add	r7, sp, #0
    30e6:	4603      	mov	r3, r0
    30e8:	6039      	str	r1, [r7, #0]
    30ea:	71fb      	strb	r3, [r7, #7]
    ace_flag_handle_t flag_handle = INVALID_FLAG_HANDLE;
    30ec:	f04f 0300 	mov.w	r3, #0
    30f0:	73fb      	strb	r3, [r7, #15]
        {
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[*iterator];
        }
    }
#endif    
    return flag_handle;
    30f2:	7bfb      	ldrb	r3, [r7, #15]
}
    30f4:	4618      	mov	r0, r3
    30f6:	f107 0714 	add.w	r7, r7, #20
    30fa:	46bd      	mov	sp, r7
    30fc:	bc80      	pop	{r7}
    30fe:	4770      	bx	lr

00003100 <ACE_get_channel_next_flag>:
ACE_get_channel_next_flag
(
    ace_channel_handle_t    channel_handle,
    uint16_t *              iterator
)
{
    3100:	b480      	push	{r7}
    3102:	b085      	sub	sp, #20
    3104:	af00      	add	r7, sp, #0
    3106:	4603      	mov	r3, r0
    3108:	6039      	str	r1, [r7, #0]
    310a:	71fb      	strb	r3, [r7, #7]
    ace_flag_handle_t flag_handle = INVALID_FLAG_HANDLE;
    310c:	f04f 0300 	mov.w	r3, #0
    3110:	73fb      	strb	r3, [r7, #15]
        {
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[*iterator];
        }
    }
#endif
    return flag_handle;
    3112:	7bfb      	ldrb	r3, [r7, #15]
}
    3114:	4618      	mov	r0, r3
    3116:	f107 0714 	add.w	r7, r7, #20
    311a:	46bd      	mov	sp, r7
    311c:	bc80      	pop	{r7}
    311e:	4770      	bx	lr

00003120 <ACE_enable_channel_flags_irq>:
 */
void ACE_enable_channel_flags_irq
(
    ace_channel_handle_t channel_handle
)
{
    3120:	b480      	push	{r7}
    3122:	b083      	sub	sp, #12
    3124:	af00      	add	r7, sp, #0
    3126:	4603      	mov	r3, r0
    3128:	71fb      	strb	r3, [r7, #7]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_enable_flag_irq( flag_handle );
        }
    }
#endif
}
    312a:	f107 070c 	add.w	r7, r7, #12
    312e:	46bd      	mov	sp, r7
    3130:	bc80      	pop	{r7}
    3132:	4770      	bx	lr

00003134 <ACE_disable_channel_flags_irq>:
 */
void ACE_disable_channel_flags_irq
(
    ace_channel_handle_t channel_handle
)
{
    3134:	b480      	push	{r7}
    3136:	b083      	sub	sp, #12
    3138:	af00      	add	r7, sp, #0
    313a:	4603      	mov	r3, r0
    313c:	71fb      	strb	r3, [r7, #7]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_disable_flag_irq( flag_handle );
        }
    }
#endif
}
    313e:	f107 070c 	add.w	r7, r7, #12
    3142:	46bd      	mov	sp, r7
    3144:	bc80      	pop	{r7}
    3146:	4770      	bx	lr

00003148 <ACE_clear_channel_flags_irq>:
 */
void ACE_clear_channel_flags_irq
(
    ace_channel_handle_t channel_handle
)
{
    3148:	b480      	push	{r7}
    314a:	b083      	sub	sp, #12
    314c:	af00      	add	r7, sp, #0
    314e:	4603      	mov	r3, r0
    3150:	71fb      	strb	r3, [r7, #7]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_clear_flag_irq( flag_handle );
        }
    }
#endif
}
    3152:	f107 070c 	add.w	r7, r7, #12
    3156:	46bd      	mov	sp, r7
    3158:	bc80      	pop	{r7}
    315a:	4770      	bx	lr

0000315c <ACE_enable_flag_irq>:
 */
void ACE_enable_flag_irq
(
    ace_flag_handle_t flag_handle
)
{
    315c:	b480      	push	{r7}
    315e:	b083      	sub	sp, #12
    3160:	af00      	add	r7, sp, #0
    3162:	4603      	mov	r3, r0
    3164:	71fb      	strb	r3, [r7, #7]
        }
        
        NVIC_EnableIRQ( threshold_irqn_lut[flag_bit_offset] );
    }
#endif
}
    3166:	f107 070c 	add.w	r7, r7, #12
    316a:	46bd      	mov	sp, r7
    316c:	bc80      	pop	{r7}
    316e:	4770      	bx	lr

00003170 <ACE_disable_flag_irq>:
 */
void ACE_disable_flag_irq
(
    ace_flag_handle_t flag_handle
)
{
    3170:	b480      	push	{r7}
    3172:	b083      	sub	sp, #12
    3174:	af00      	add	r7, sp, #0
    3176:	4603      	mov	r3, r0
    3178:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_enable_regs_lut[ppe_flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    317a:	f107 070c 	add.w	r7, r7, #12
    317e:	46bd      	mov	sp, r7
    3180:	bc80      	pop	{r7}
    3182:	4770      	bx	lr

00003184 <ACE_clear_flag_irq>:
 */
void ACE_clear_flag_irq
(
    ace_flag_handle_t flag_handle
)
{
    3184:	b480      	push	{r7}
    3186:	b083      	sub	sp, #12
    3188:	af00      	add	r7, sp, #0
    318a:	4603      	mov	r3, r0
    318c:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[ppe_flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    318e:	f107 070c 	add.w	r7, r7, #12
    3192:	46bd      	mov	sp, r7
    3194:	bc80      	pop	{r7}
    3196:	4770      	bx	lr

00003198 <ACE_register_flag_isr>:
void ACE_register_flag_isr
(
    ace_flag_handle_t   flag_handle,
    flag_isr_t          flag_isr
)
{
    3198:	b480      	push	{r7}
    319a:	b083      	sub	sp, #12
    319c:	af00      	add	r7, sp, #0
    319e:	4603      	mov	r3, r0
    31a0:	6039      	str	r1, [r7, #0]
    31a2:	71fb      	strb	r3, [r7, #7]
        {
            g_ppe_flags_isr_lut[flag_id] = flag_isr;
        }
    }
#endif
}
    31a4:	f107 070c 	add.w	r7, r7, #12
    31a8:	46bd      	mov	sp, r7
    31aa:	bc80      	pop	{r7}
    31ac:	4770      	bx	lr
    31ae:	bf00      	nop

000031b0 <ACE_register_channel_flags_isr>:
void ACE_register_channel_flags_isr
(
    ace_channel_handle_t    channel_handle,
    channel_flag_isr_t      channel_flag_isr
)
{
    31b0:	b480      	push	{r7}
    31b2:	b083      	sub	sp, #12
    31b4:	af00      	add	r7, sp, #0
    31b6:	4603      	mov	r3, r0
    31b8:	6039      	str	r1, [r7, #0]
    31ba:	71fb      	strb	r3, [r7, #7]
    if ( channel_handle < NB_OF_ACE_CHANNEL_HANDLES )
    {
        g_ppe_channel_flags_isr_lut[channel_handle] = channel_flag_isr;
    }
#endif
}
    31bc:	f107 070c 	add.w	r7, r7, #12
    31c0:	46bd      	mov	sp, r7
    31c2:	bc80      	pop	{r7}
    31c4:	4770      	bx	lr
    31c6:	bf00      	nop

000031c8 <ACE_register_global_flags_isr>:
 */
void ACE_register_global_flags_isr
(
    global_flag_isr_t  global_flag_isr
)
{
    31c8:	b480      	push	{r7}
    31ca:	b083      	sub	sp, #12
    31cc:	af00      	add	r7, sp, #0
    31ce:	6078      	str	r0, [r7, #4]
#if (ACE_NB_OF_PPE_FLAGS > 0)
    g_ppe_global_flags_isr = global_flag_isr;
#endif
}
    31d0:	f107 070c 	add.w	r7, r7, #12
    31d4:	46bd      	mov	sp, r7
    31d6:	bc80      	pop	{r7}
    31d8:	4770      	bx	lr
    31da:	bf00      	nop

000031dc <process_flag_irq>:
/*-------------------------------------------------------------------------*//**
 * Actual PPE flag interrupt service routines:
 */

static void process_flag_irq( uint8_t threshold_flag_id )
{
    31dc:	b480      	push	{r7}
    31de:	b083      	sub	sp, #12
    31e0:	af00      	add	r7, sp, #0
    31e2:	4603      	mov	r3, r0
    31e4:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    31e6:	f107 070c 	add.w	r7, r7, #12
    31ea:	46bd      	mov	sp, r7
    31ec:	bc80      	pop	{r7}
    31ee:	4770      	bx	lr

000031f0 <ACE_PPE_Flag0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag0_IRQHandler( void )
#else
void ACE_PPE_Flag0_IRQHandler( void )
#endif
{
    31f0:	4668      	mov	r0, sp
    31f2:	f020 0107 	bic.w	r1, r0, #7
    31f6:	468d      	mov	sp, r1
    31f8:	b589      	push	{r0, r3, r7, lr}
    31fa:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG0 );
    31fc:	f04f 0000 	mov.w	r0, #0
    3200:	f7ff ffec 	bl	31dc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag0_IRQn );
    3204:	f04f 0076 	mov.w	r0, #118	; 0x76
    3208:	f7ff fe9c 	bl	2f44 <NVIC_ClearPendingIRQ>
}
    320c:	46bd      	mov	sp, r7
    320e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3212:	4685      	mov	sp, r0
    3214:	4770      	bx	lr
    3216:	bf00      	nop

00003218 <ACE_PPE_Flag1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag1_IRQHandler( void )
#else
void ACE_PPE_Flag1_IRQHandler( void )
#endif
{
    3218:	4668      	mov	r0, sp
    321a:	f020 0107 	bic.w	r1, r0, #7
    321e:	468d      	mov	sp, r1
    3220:	b589      	push	{r0, r3, r7, lr}
    3222:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG1 );
    3224:	f04f 0001 	mov.w	r0, #1
    3228:	f7ff ffd8 	bl	31dc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag1_IRQn );
    322c:	f04f 0077 	mov.w	r0, #119	; 0x77
    3230:	f7ff fe88 	bl	2f44 <NVIC_ClearPendingIRQ>
}
    3234:	46bd      	mov	sp, r7
    3236:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    323a:	4685      	mov	sp, r0
    323c:	4770      	bx	lr
    323e:	bf00      	nop

00003240 <ACE_PPE_Flag2_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag2_IRQHandler( void )
#else
void ACE_PPE_Flag2_IRQHandler( void )
#endif
{
    3240:	4668      	mov	r0, sp
    3242:	f020 0107 	bic.w	r1, r0, #7
    3246:	468d      	mov	sp, r1
    3248:	b589      	push	{r0, r3, r7, lr}
    324a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG2 );
    324c:	f04f 0002 	mov.w	r0, #2
    3250:	f7ff ffc4 	bl	31dc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag2_IRQn );
    3254:	f04f 0078 	mov.w	r0, #120	; 0x78
    3258:	f7ff fe74 	bl	2f44 <NVIC_ClearPendingIRQ>
}
    325c:	46bd      	mov	sp, r7
    325e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3262:	4685      	mov	sp, r0
    3264:	4770      	bx	lr
    3266:	bf00      	nop

00003268 <ACE_PPE_Flag3_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag3_IRQHandler( void )
#else
void ACE_PPE_Flag3_IRQHandler( void )
#endif
{
    3268:	4668      	mov	r0, sp
    326a:	f020 0107 	bic.w	r1, r0, #7
    326e:	468d      	mov	sp, r1
    3270:	b589      	push	{r0, r3, r7, lr}
    3272:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG3 );
    3274:	f04f 0003 	mov.w	r0, #3
    3278:	f7ff ffb0 	bl	31dc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag3_IRQn );
    327c:	f04f 0079 	mov.w	r0, #121	; 0x79
    3280:	f7ff fe60 	bl	2f44 <NVIC_ClearPendingIRQ>
}
    3284:	46bd      	mov	sp, r7
    3286:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    328a:	4685      	mov	sp, r0
    328c:	4770      	bx	lr
    328e:	bf00      	nop

00003290 <ACE_PPE_Flag4_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag4_IRQHandler( void )
#else
void ACE_PPE_Flag4_IRQHandler( void )
#endif
{
    3290:	4668      	mov	r0, sp
    3292:	f020 0107 	bic.w	r1, r0, #7
    3296:	468d      	mov	sp, r1
    3298:	b589      	push	{r0, r3, r7, lr}
    329a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG4 );
    329c:	f04f 0004 	mov.w	r0, #4
    32a0:	f7ff ff9c 	bl	31dc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag4_IRQn );
    32a4:	f04f 007a 	mov.w	r0, #122	; 0x7a
    32a8:	f7ff fe4c 	bl	2f44 <NVIC_ClearPendingIRQ>
}
    32ac:	46bd      	mov	sp, r7
    32ae:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    32b2:	4685      	mov	sp, r0
    32b4:	4770      	bx	lr
    32b6:	bf00      	nop

000032b8 <ACE_PPE_Flag5_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag5_IRQHandler( void )
#else
void ACE_PPE_Flag5_IRQHandler( void )
#endif
{
    32b8:	4668      	mov	r0, sp
    32ba:	f020 0107 	bic.w	r1, r0, #7
    32be:	468d      	mov	sp, r1
    32c0:	b589      	push	{r0, r3, r7, lr}
    32c2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG5 );
    32c4:	f04f 0005 	mov.w	r0, #5
    32c8:	f7ff ff88 	bl	31dc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag5_IRQn );
    32cc:	f04f 007b 	mov.w	r0, #123	; 0x7b
    32d0:	f7ff fe38 	bl	2f44 <NVIC_ClearPendingIRQ>
}
    32d4:	46bd      	mov	sp, r7
    32d6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    32da:	4685      	mov	sp, r0
    32dc:	4770      	bx	lr
    32de:	bf00      	nop

000032e0 <ACE_PPE_Flag6_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag6_IRQHandler( void )
#else
void ACE_PPE_Flag6_IRQHandler( void )
#endif
{
    32e0:	4668      	mov	r0, sp
    32e2:	f020 0107 	bic.w	r1, r0, #7
    32e6:	468d      	mov	sp, r1
    32e8:	b589      	push	{r0, r3, r7, lr}
    32ea:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG6 );
    32ec:	f04f 0006 	mov.w	r0, #6
    32f0:	f7ff ff74 	bl	31dc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag6_IRQn );
    32f4:	f04f 007c 	mov.w	r0, #124	; 0x7c
    32f8:	f7ff fe24 	bl	2f44 <NVIC_ClearPendingIRQ>
}
    32fc:	46bd      	mov	sp, r7
    32fe:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3302:	4685      	mov	sp, r0
    3304:	4770      	bx	lr
    3306:	bf00      	nop

00003308 <ACE_PPE_Flag7_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag7_IRQHandler( void )
#else
void ACE_PPE_Flag7_IRQHandler( void )
#endif
{
    3308:	4668      	mov	r0, sp
    330a:	f020 0107 	bic.w	r1, r0, #7
    330e:	468d      	mov	sp, r1
    3310:	b589      	push	{r0, r3, r7, lr}
    3312:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG7 );
    3314:	f04f 0007 	mov.w	r0, #7
    3318:	f7ff ff60 	bl	31dc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag7_IRQn );
    331c:	f04f 007d 	mov.w	r0, #125	; 0x7d
    3320:	f7ff fe10 	bl	2f44 <NVIC_ClearPendingIRQ>
}
    3324:	46bd      	mov	sp, r7
    3326:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    332a:	4685      	mov	sp, r0
    332c:	4770      	bx	lr
    332e:	bf00      	nop

00003330 <ACE_PPE_Flag8_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag8_IRQHandler( void )
#else
void ACE_PPE_Flag8_IRQHandler( void )
#endif
{
    3330:	4668      	mov	r0, sp
    3332:	f020 0107 	bic.w	r1, r0, #7
    3336:	468d      	mov	sp, r1
    3338:	b589      	push	{r0, r3, r7, lr}
    333a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG8 );
    333c:	f04f 0008 	mov.w	r0, #8
    3340:	f7ff ff4c 	bl	31dc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag8_IRQn );
    3344:	f04f 007e 	mov.w	r0, #126	; 0x7e
    3348:	f7ff fdfc 	bl	2f44 <NVIC_ClearPendingIRQ>
}
    334c:	46bd      	mov	sp, r7
    334e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3352:	4685      	mov	sp, r0
    3354:	4770      	bx	lr
    3356:	bf00      	nop

00003358 <ACE_PPE_Flag9_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag9_IRQHandler( void )
#else
void ACE_PPE_Flag9_IRQHandler( void )
#endif
{
    3358:	4668      	mov	r0, sp
    335a:	f020 0107 	bic.w	r1, r0, #7
    335e:	468d      	mov	sp, r1
    3360:	b589      	push	{r0, r3, r7, lr}
    3362:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG9 );
    3364:	f04f 0009 	mov.w	r0, #9
    3368:	f7ff ff38 	bl	31dc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag9_IRQn );
    336c:	f04f 007f 	mov.w	r0, #127	; 0x7f
    3370:	f7ff fde8 	bl	2f44 <NVIC_ClearPendingIRQ>
}
    3374:	46bd      	mov	sp, r7
    3376:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    337a:	4685      	mov	sp, r0
    337c:	4770      	bx	lr
    337e:	bf00      	nop

00003380 <ACE_PPE_Flag10_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag10_IRQHandler( void )
#else
void ACE_PPE_Flag10_IRQHandler( void )
#endif
{
    3380:	4668      	mov	r0, sp
    3382:	f020 0107 	bic.w	r1, r0, #7
    3386:	468d      	mov	sp, r1
    3388:	b589      	push	{r0, r3, r7, lr}
    338a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG10 );
    338c:	f04f 000a 	mov.w	r0, #10
    3390:	f7ff ff24 	bl	31dc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag10_IRQn );
    3394:	f04f 0080 	mov.w	r0, #128	; 0x80
    3398:	f7ff fdd4 	bl	2f44 <NVIC_ClearPendingIRQ>
}
    339c:	46bd      	mov	sp, r7
    339e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    33a2:	4685      	mov	sp, r0
    33a4:	4770      	bx	lr
    33a6:	bf00      	nop

000033a8 <ACE_PPE_Flag11_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag11_IRQHandler( void )
#else
void ACE_PPE_Flag11_IRQHandler( void )
#endif
{
    33a8:	4668      	mov	r0, sp
    33aa:	f020 0107 	bic.w	r1, r0, #7
    33ae:	468d      	mov	sp, r1
    33b0:	b589      	push	{r0, r3, r7, lr}
    33b2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG11 );
    33b4:	f04f 000b 	mov.w	r0, #11
    33b8:	f7ff ff10 	bl	31dc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag11_IRQn );
    33bc:	f04f 0081 	mov.w	r0, #129	; 0x81
    33c0:	f7ff fdc0 	bl	2f44 <NVIC_ClearPendingIRQ>
}
    33c4:	46bd      	mov	sp, r7
    33c6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    33ca:	4685      	mov	sp, r0
    33cc:	4770      	bx	lr
    33ce:	bf00      	nop

000033d0 <ACE_PPE_Flag12_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag12_IRQHandler( void )
#else
void ACE_PPE_Flag12_IRQHandler( void )
#endif
{
    33d0:	4668      	mov	r0, sp
    33d2:	f020 0107 	bic.w	r1, r0, #7
    33d6:	468d      	mov	sp, r1
    33d8:	b589      	push	{r0, r3, r7, lr}
    33da:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG12 );
    33dc:	f04f 000c 	mov.w	r0, #12
    33e0:	f7ff fefc 	bl	31dc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag12_IRQn );
    33e4:	f04f 0082 	mov.w	r0, #130	; 0x82
    33e8:	f7ff fdac 	bl	2f44 <NVIC_ClearPendingIRQ>
}
    33ec:	46bd      	mov	sp, r7
    33ee:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    33f2:	4685      	mov	sp, r0
    33f4:	4770      	bx	lr
    33f6:	bf00      	nop

000033f8 <ACE_PPE_Flag13_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag13_IRQHandler( void )
#else
void ACE_PPE_Flag13_IRQHandler( void )
#endif
{
    33f8:	4668      	mov	r0, sp
    33fa:	f020 0107 	bic.w	r1, r0, #7
    33fe:	468d      	mov	sp, r1
    3400:	b589      	push	{r0, r3, r7, lr}
    3402:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG13 );
    3404:	f04f 000d 	mov.w	r0, #13
    3408:	f7ff fee8 	bl	31dc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag13_IRQn );
    340c:	f04f 0083 	mov.w	r0, #131	; 0x83
    3410:	f7ff fd98 	bl	2f44 <NVIC_ClearPendingIRQ>
}
    3414:	46bd      	mov	sp, r7
    3416:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    341a:	4685      	mov	sp, r0
    341c:	4770      	bx	lr
    341e:	bf00      	nop

00003420 <ACE_PPE_Flag14_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag14_IRQHandler( void )
#else
void ACE_PPE_Flag14_IRQHandler( void )
#endif
{
    3420:	4668      	mov	r0, sp
    3422:	f020 0107 	bic.w	r1, r0, #7
    3426:	468d      	mov	sp, r1
    3428:	b589      	push	{r0, r3, r7, lr}
    342a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG14 );
    342c:	f04f 000e 	mov.w	r0, #14
    3430:	f7ff fed4 	bl	31dc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag14_IRQn );
    3434:	f04f 0084 	mov.w	r0, #132	; 0x84
    3438:	f7ff fd84 	bl	2f44 <NVIC_ClearPendingIRQ>
}
    343c:	46bd      	mov	sp, r7
    343e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3442:	4685      	mov	sp, r0
    3444:	4770      	bx	lr
    3446:	bf00      	nop

00003448 <ACE_PPE_Flag15_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag15_IRQHandler( void )
#else
void ACE_PPE_Flag15_IRQHandler( void )
#endif
{
    3448:	4668      	mov	r0, sp
    344a:	f020 0107 	bic.w	r1, r0, #7
    344e:	468d      	mov	sp, r1
    3450:	b589      	push	{r0, r3, r7, lr}
    3452:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG15 );
    3454:	f04f 000f 	mov.w	r0, #15
    3458:	f7ff fec0 	bl	31dc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag15_IRQn );
    345c:	f04f 0085 	mov.w	r0, #133	; 0x85
    3460:	f7ff fd70 	bl	2f44 <NVIC_ClearPendingIRQ>
}
    3464:	46bd      	mov	sp, r7
    3466:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    346a:	4685      	mov	sp, r0
    346c:	4770      	bx	lr
    346e:	bf00      	nop

00003470 <ACE_PPE_Flag16_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag16_IRQHandler( void )
#else
void ACE_PPE_Flag16_IRQHandler( void )
#endif
{
    3470:	4668      	mov	r0, sp
    3472:	f020 0107 	bic.w	r1, r0, #7
    3476:	468d      	mov	sp, r1
    3478:	b589      	push	{r0, r3, r7, lr}
    347a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG16 );
    347c:	f04f 0010 	mov.w	r0, #16
    3480:	f7ff feac 	bl	31dc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag16_IRQn );
    3484:	f04f 0086 	mov.w	r0, #134	; 0x86
    3488:	f7ff fd5c 	bl	2f44 <NVIC_ClearPendingIRQ>
}
    348c:	46bd      	mov	sp, r7
    348e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3492:	4685      	mov	sp, r0
    3494:	4770      	bx	lr
    3496:	bf00      	nop

00003498 <ACE_PPE_Flag17_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag17_IRQHandler( void )
#else
void ACE_PPE_Flag17_IRQHandler( void )
#endif
{
    3498:	4668      	mov	r0, sp
    349a:	f020 0107 	bic.w	r1, r0, #7
    349e:	468d      	mov	sp, r1
    34a0:	b589      	push	{r0, r3, r7, lr}
    34a2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG17 );
    34a4:	f04f 0011 	mov.w	r0, #17
    34a8:	f7ff fe98 	bl	31dc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag17_IRQn );
    34ac:	f04f 0087 	mov.w	r0, #135	; 0x87
    34b0:	f7ff fd48 	bl	2f44 <NVIC_ClearPendingIRQ>
}
    34b4:	46bd      	mov	sp, r7
    34b6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    34ba:	4685      	mov	sp, r0
    34bc:	4770      	bx	lr
    34be:	bf00      	nop

000034c0 <ACE_PPE_Flag18_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag18_IRQHandler( void )
#else
void ACE_PPE_Flag18_IRQHandler( void )
#endif
{
    34c0:	4668      	mov	r0, sp
    34c2:	f020 0107 	bic.w	r1, r0, #7
    34c6:	468d      	mov	sp, r1
    34c8:	b589      	push	{r0, r3, r7, lr}
    34ca:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG18 );
    34cc:	f04f 0012 	mov.w	r0, #18
    34d0:	f7ff fe84 	bl	31dc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag18_IRQn );
    34d4:	f04f 0088 	mov.w	r0, #136	; 0x88
    34d8:	f7ff fd34 	bl	2f44 <NVIC_ClearPendingIRQ>
}
    34dc:	46bd      	mov	sp, r7
    34de:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    34e2:	4685      	mov	sp, r0
    34e4:	4770      	bx	lr
    34e6:	bf00      	nop

000034e8 <ACE_PPE_Flag19_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag19_IRQHandler( void )
#else
void ACE_PPE_Flag19_IRQHandler( void )
#endif
{
    34e8:	4668      	mov	r0, sp
    34ea:	f020 0107 	bic.w	r1, r0, #7
    34ee:	468d      	mov	sp, r1
    34f0:	b589      	push	{r0, r3, r7, lr}
    34f2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG19 );
    34f4:	f04f 0013 	mov.w	r0, #19
    34f8:	f7ff fe70 	bl	31dc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag19_IRQn );
    34fc:	f04f 0089 	mov.w	r0, #137	; 0x89
    3500:	f7ff fd20 	bl	2f44 <NVIC_ClearPendingIRQ>
}
    3504:	46bd      	mov	sp, r7
    3506:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    350a:	4685      	mov	sp, r0
    350c:	4770      	bx	lr
    350e:	bf00      	nop

00003510 <ACE_PPE_Flag20_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag20_IRQHandler( void )
#else
void ACE_PPE_Flag20_IRQHandler( void )
#endif
{
    3510:	4668      	mov	r0, sp
    3512:	f020 0107 	bic.w	r1, r0, #7
    3516:	468d      	mov	sp, r1
    3518:	b589      	push	{r0, r3, r7, lr}
    351a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG20 );
    351c:	f04f 0014 	mov.w	r0, #20
    3520:	f7ff fe5c 	bl	31dc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag20_IRQn );
    3524:	f04f 008a 	mov.w	r0, #138	; 0x8a
    3528:	f7ff fd0c 	bl	2f44 <NVIC_ClearPendingIRQ>
}
    352c:	46bd      	mov	sp, r7
    352e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3532:	4685      	mov	sp, r0
    3534:	4770      	bx	lr
    3536:	bf00      	nop

00003538 <ACE_PPE_Flag21_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag21_IRQHandler( void )
#else
void ACE_PPE_Flag21_IRQHandler( void )
#endif
{
    3538:	4668      	mov	r0, sp
    353a:	f020 0107 	bic.w	r1, r0, #7
    353e:	468d      	mov	sp, r1
    3540:	b589      	push	{r0, r3, r7, lr}
    3542:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG21 );
    3544:	f04f 0015 	mov.w	r0, #21
    3548:	f7ff fe48 	bl	31dc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag21_IRQn );
    354c:	f04f 008b 	mov.w	r0, #139	; 0x8b
    3550:	f7ff fcf8 	bl	2f44 <NVIC_ClearPendingIRQ>
}
    3554:	46bd      	mov	sp, r7
    3556:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    355a:	4685      	mov	sp, r0
    355c:	4770      	bx	lr
    355e:	bf00      	nop

00003560 <ACE_PPE_Flag22_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag22_IRQHandler( void )
#else
void ACE_PPE_Flag22_IRQHandler( void )
#endif
{
    3560:	4668      	mov	r0, sp
    3562:	f020 0107 	bic.w	r1, r0, #7
    3566:	468d      	mov	sp, r1
    3568:	b589      	push	{r0, r3, r7, lr}
    356a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG22 );
    356c:	f04f 0016 	mov.w	r0, #22
    3570:	f7ff fe34 	bl	31dc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag22_IRQn );
    3574:	f04f 008c 	mov.w	r0, #140	; 0x8c
    3578:	f7ff fce4 	bl	2f44 <NVIC_ClearPendingIRQ>
}
    357c:	46bd      	mov	sp, r7
    357e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3582:	4685      	mov	sp, r0
    3584:	4770      	bx	lr
    3586:	bf00      	nop

00003588 <ACE_PPE_Flag23_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag23_IRQHandler( void )
#else
void ACE_PPE_Flag23_IRQHandler( void )
#endif
{
    3588:	4668      	mov	r0, sp
    358a:	f020 0107 	bic.w	r1, r0, #7
    358e:	468d      	mov	sp, r1
    3590:	b589      	push	{r0, r3, r7, lr}
    3592:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG23 );
    3594:	f04f 0017 	mov.w	r0, #23
    3598:	f7ff fe20 	bl	31dc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag23_IRQn );
    359c:	f04f 008d 	mov.w	r0, #141	; 0x8d
    35a0:	f7ff fcd0 	bl	2f44 <NVIC_ClearPendingIRQ>
}
    35a4:	46bd      	mov	sp, r7
    35a6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    35aa:	4685      	mov	sp, r0
    35ac:	4770      	bx	lr
    35ae:	bf00      	nop

000035b0 <ACE_PPE_Flag24_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag24_IRQHandler( void )
#else
void ACE_PPE_Flag24_IRQHandler( void )
#endif
{
    35b0:	4668      	mov	r0, sp
    35b2:	f020 0107 	bic.w	r1, r0, #7
    35b6:	468d      	mov	sp, r1
    35b8:	b589      	push	{r0, r3, r7, lr}
    35ba:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG24 );
    35bc:	f04f 0018 	mov.w	r0, #24
    35c0:	f7ff fe0c 	bl	31dc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag24_IRQn );
    35c4:	f04f 008e 	mov.w	r0, #142	; 0x8e
    35c8:	f7ff fcbc 	bl	2f44 <NVIC_ClearPendingIRQ>
}
    35cc:	46bd      	mov	sp, r7
    35ce:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    35d2:	4685      	mov	sp, r0
    35d4:	4770      	bx	lr
    35d6:	bf00      	nop

000035d8 <ACE_PPE_Flag25_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag25_IRQHandler( void )
#else
void ACE_PPE_Flag25_IRQHandler( void )
#endif
{
    35d8:	4668      	mov	r0, sp
    35da:	f020 0107 	bic.w	r1, r0, #7
    35de:	468d      	mov	sp, r1
    35e0:	b589      	push	{r0, r3, r7, lr}
    35e2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG25 );
    35e4:	f04f 0019 	mov.w	r0, #25
    35e8:	f7ff fdf8 	bl	31dc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag25_IRQn );
    35ec:	f04f 008f 	mov.w	r0, #143	; 0x8f
    35f0:	f7ff fca8 	bl	2f44 <NVIC_ClearPendingIRQ>
}
    35f4:	46bd      	mov	sp, r7
    35f6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    35fa:	4685      	mov	sp, r0
    35fc:	4770      	bx	lr
    35fe:	bf00      	nop

00003600 <ACE_PPE_Flag26_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag26_IRQHandler( void )
#else
void ACE_PPE_Flag26_IRQHandler( void )
#endif
{
    3600:	4668      	mov	r0, sp
    3602:	f020 0107 	bic.w	r1, r0, #7
    3606:	468d      	mov	sp, r1
    3608:	b589      	push	{r0, r3, r7, lr}
    360a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG26 );
    360c:	f04f 001a 	mov.w	r0, #26
    3610:	f7ff fde4 	bl	31dc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag26_IRQn );
    3614:	f04f 0090 	mov.w	r0, #144	; 0x90
    3618:	f7ff fc94 	bl	2f44 <NVIC_ClearPendingIRQ>
}
    361c:	46bd      	mov	sp, r7
    361e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3622:	4685      	mov	sp, r0
    3624:	4770      	bx	lr
    3626:	bf00      	nop

00003628 <ACE_PPE_Flag27_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag27_IRQHandler( void )
#else
void ACE_PPE_Flag27_IRQHandler( void )
#endif
{
    3628:	4668      	mov	r0, sp
    362a:	f020 0107 	bic.w	r1, r0, #7
    362e:	468d      	mov	sp, r1
    3630:	b589      	push	{r0, r3, r7, lr}
    3632:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG27 );
    3634:	f04f 001b 	mov.w	r0, #27
    3638:	f7ff fdd0 	bl	31dc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag27_IRQn );
    363c:	f04f 0091 	mov.w	r0, #145	; 0x91
    3640:	f7ff fc80 	bl	2f44 <NVIC_ClearPendingIRQ>
}
    3644:	46bd      	mov	sp, r7
    3646:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    364a:	4685      	mov	sp, r0
    364c:	4770      	bx	lr
    364e:	bf00      	nop

00003650 <ACE_PPE_Flag28_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag28_IRQHandler( void )
#else
void ACE_PPE_Flag28_IRQHandler( void )
#endif
{
    3650:	4668      	mov	r0, sp
    3652:	f020 0107 	bic.w	r1, r0, #7
    3656:	468d      	mov	sp, r1
    3658:	b589      	push	{r0, r3, r7, lr}
    365a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG28 );
    365c:	f04f 001c 	mov.w	r0, #28
    3660:	f7ff fdbc 	bl	31dc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag28_IRQn );
    3664:	f04f 0092 	mov.w	r0, #146	; 0x92
    3668:	f7ff fc6c 	bl	2f44 <NVIC_ClearPendingIRQ>
}
    366c:	46bd      	mov	sp, r7
    366e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3672:	4685      	mov	sp, r0
    3674:	4770      	bx	lr
    3676:	bf00      	nop

00003678 <ACE_PPE_Flag29_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag29_IRQHandler( void )
#else
void ACE_PPE_Flag29_IRQHandler( void )
#endif
{
    3678:	4668      	mov	r0, sp
    367a:	f020 0107 	bic.w	r1, r0, #7
    367e:	468d      	mov	sp, r1
    3680:	b589      	push	{r0, r3, r7, lr}
    3682:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG29 );
    3684:	f04f 001d 	mov.w	r0, #29
    3688:	f7ff fda8 	bl	31dc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag29_IRQn );
    368c:	f04f 0093 	mov.w	r0, #147	; 0x93
    3690:	f7ff fc58 	bl	2f44 <NVIC_ClearPendingIRQ>
}
    3694:	46bd      	mov	sp, r7
    3696:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    369a:	4685      	mov	sp, r0
    369c:	4770      	bx	lr
    369e:	bf00      	nop

000036a0 <ACE_PPE_Flag30_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag30_IRQHandler( void )
#else
void ACE_PPE_Flag30_IRQHandler( void )
#endif
{
    36a0:	4668      	mov	r0, sp
    36a2:	f020 0107 	bic.w	r1, r0, #7
    36a6:	468d      	mov	sp, r1
    36a8:	b589      	push	{r0, r3, r7, lr}
    36aa:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG30 );
    36ac:	f04f 001e 	mov.w	r0, #30
    36b0:	f7ff fd94 	bl	31dc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag30_IRQn );
    36b4:	f04f 0094 	mov.w	r0, #148	; 0x94
    36b8:	f7ff fc44 	bl	2f44 <NVIC_ClearPendingIRQ>
}
    36bc:	46bd      	mov	sp, r7
    36be:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    36c2:	4685      	mov	sp, r0
    36c4:	4770      	bx	lr
    36c6:	bf00      	nop

000036c8 <ACE_PPE_Flag31_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag31_IRQHandler( void )
#else
void ACE_PPE_Flag31_IRQHandler( void )
#endif
{
    36c8:	4668      	mov	r0, sp
    36ca:	f020 0107 	bic.w	r1, r0, #7
    36ce:	468d      	mov	sp, r1
    36d0:	b589      	push	{r0, r3, r7, lr}
    36d2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG31 );
    36d4:	f04f 001f 	mov.w	r0, #31
    36d8:	f7ff fd80 	bl	31dc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag31_IRQn );
    36dc:	f04f 0095 	mov.w	r0, #149	; 0x95
    36e0:	f7ff fc30 	bl	2f44 <NVIC_ClearPendingIRQ>
}
    36e4:	46bd      	mov	sp, r7
    36e6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    36ea:	4685      	mov	sp, r0
    36ec:	4770      	bx	lr
    36ee:	bf00      	nop

000036f0 <ACE_get_sse_seq_handle>:
sse_sequence_handle_t
ACE_get_sse_seq_handle
(
    const uint8_t * p_sz_sequence_name
)
{
    36f0:	b580      	push	{r7, lr}
    36f2:	b084      	sub	sp, #16
    36f4:	af00      	add	r7, sp, #0
    36f6:	6078      	str	r0, [r7, #4]
    uint16_t seq_idx;
    sse_sequence_handle_t handle = INVALID_SSE_SEQ_HANDLE;
    36f8:	f64f 73ff 	movw	r3, #65535	; 0xffff
    36fc:	817b      	strh	r3, [r7, #10]
    
    for ( seq_idx = 0u;  seq_idx < (uint32_t)ACE_NB_OF_SSE_PROCEDURES; ++seq_idx )
    36fe:	f04f 0300 	mov.w	r3, #0
    3702:	813b      	strh	r3, [r7, #8]
    3704:	e02d      	b.n	3762 <ACE_get_sse_seq_handle+0x72>
    {
        if ( g_sse_sequences_desc_table[seq_idx].p_sz_proc_name != 0 )
    3706:	8939      	ldrh	r1, [r7, #8]
    3708:	f240 0228 	movw	r2, #40	; 0x28
    370c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3710:	460b      	mov	r3, r1
    3712:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3716:	440b      	add	r3, r1
    3718:	ea4f 0383 	mov.w	r3, r3, lsl #2
    371c:	4413      	add	r3, r2
    371e:	681b      	ldr	r3, [r3, #0]
    3720:	2b00      	cmp	r3, #0
    3722:	d01a      	beq.n	375a <ACE_get_sse_seq_handle+0x6a>
        {
            int32_t diff;
            diff = strncmp( (const char *)p_sz_sequence_name, (const char *)g_sse_sequences_desc_table[seq_idx].p_sz_proc_name, MAX_PROCEDURE_NAME_LENGTH );
    3724:	8939      	ldrh	r1, [r7, #8]
    3726:	f240 0228 	movw	r2, #40	; 0x28
    372a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    372e:	460b      	mov	r3, r1
    3730:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3734:	440b      	add	r3, r1
    3736:	ea4f 0383 	mov.w	r3, r3, lsl #2
    373a:	4413      	add	r3, r2
    373c:	681b      	ldr	r3, [r3, #0]
    373e:	6878      	ldr	r0, [r7, #4]
    3740:	4619      	mov	r1, r3
    3742:	f04f 0209 	mov.w	r2, #9
    3746:	f004 fe8d 	bl	8464 <strncmp>
    374a:	4603      	mov	r3, r0
    374c:	60fb      	str	r3, [r7, #12]
            if ( 0 == diff )
    374e:	68fb      	ldr	r3, [r7, #12]
    3750:	2b00      	cmp	r3, #0
    3752:	d102      	bne.n	375a <ACE_get_sse_seq_handle+0x6a>
            {
                /* channel name found. */
                handle = seq_idx;
    3754:	893b      	ldrh	r3, [r7, #8]
    3756:	817b      	strh	r3, [r7, #10]
                break;
    3758:	e006      	b.n	3768 <ACE_get_sse_seq_handle+0x78>
)
{
    uint16_t seq_idx;
    sse_sequence_handle_t handle = INVALID_SSE_SEQ_HANDLE;
    
    for ( seq_idx = 0u;  seq_idx < (uint32_t)ACE_NB_OF_SSE_PROCEDURES; ++seq_idx )
    375a:	893b      	ldrh	r3, [r7, #8]
    375c:	f103 0301 	add.w	r3, r3, #1
    3760:	813b      	strh	r3, [r7, #8]
    3762:	893b      	ldrh	r3, [r7, #8]
    3764:	2b01      	cmp	r3, #1
    3766:	d9ce      	bls.n	3706 <ACE_get_sse_seq_handle+0x16>
                handle = seq_idx;
                break;
            }
        }
    }
    return handle;
    3768:	897b      	ldrh	r3, [r7, #10]
}
    376a:	4618      	mov	r0, r3
    376c:	f107 0710 	add.w	r7, r7, #16
    3770:	46bd      	mov	sp, r7
    3772:	bd80      	pop	{r7, pc}

00003774 <ACE_load_sse>:
 */
void ACE_load_sse
(
    sse_sequence_handle_t  sequence
)
{
    3774:	b480      	push	{r7}
    3776:	b085      	sub	sp, #20
    3778:	af00      	add	r7, sp, #0
    377a:	4603      	mov	r3, r0
    377c:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES );
    377e:	88fb      	ldrh	r3, [r7, #6]
    3780:	2b01      	cmp	r3, #1
    3782:	d900      	bls.n	3786 <ACE_load_sse+0x12>
    3784:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    3786:	88fb      	ldrh	r3, [r7, #6]
    3788:	2b01      	cmp	r3, #1
    378a:	f200 8085 	bhi.w	3898 <ACE_load_sse+0x124>
    {
        uint16_t i;
        uint16_t offset;
        const uint16_t * p_ucode;
        
        ASSERT( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS );
    378e:	88f9      	ldrh	r1, [r7, #6]
    3790:	f240 0228 	movw	r2, #40	; 0x28
    3794:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3798:	460b      	mov	r3, r1
    379a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    379e:	440b      	add	r3, r1
    37a0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    37a4:	4413      	add	r3, r2
    37a6:	f103 0310 	add.w	r3, r3, #16
    37aa:	781b      	ldrb	r3, [r3, #0]
    37ac:	2b02      	cmp	r3, #2
    37ae:	d900      	bls.n	37b2 <ACE_load_sse+0x3e>
    37b0:	be00      	bkpt	0x0000
        
        if ( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS )
    37b2:	88f9      	ldrh	r1, [r7, #6]
    37b4:	f240 0228 	movw	r2, #40	; 0x28
    37b8:	f2c2 0200 	movt	r2, #8192	; 0x2000
    37bc:	460b      	mov	r3, r1
    37be:	ea4f 0383 	mov.w	r3, r3, lsl #2
    37c2:	440b      	add	r3, r1
    37c4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    37c8:	4413      	add	r3, r2
    37ca:	f103 0310 	add.w	r3, r3, #16
    37ce:	781b      	ldrb	r3, [r3, #0]
    37d0:	2b02      	cmp	r3, #2
    37d2:	d861      	bhi.n	3898 <ACE_load_sse+0x124>
        {
            /* Stop relevant program counter. */
            *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_STOP;
    37d4:	88f9      	ldrh	r1, [r7, #6]
    37d6:	f240 0228 	movw	r2, #40	; 0x28
    37da:	f2c2 0200 	movt	r2, #8192	; 0x2000
    37de:	460b      	mov	r3, r1
    37e0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    37e4:	440b      	add	r3, r1
    37e6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    37ea:	4413      	add	r3, r2
    37ec:	f103 0310 	add.w	r3, r3, #16
    37f0:	781b      	ldrb	r3, [r3, #0]
    37f2:	461a      	mov	r2, r3
    37f4:	f642 4368 	movw	r3, #11368	; 0x2c68
    37f8:	f2c0 0301 	movt	r3, #1
    37fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3800:	f04f 0200 	mov.w	r2, #0
    3804:	601a      	str	r2, [r3, #0]
            
            /* Load microcode into SEE RAM.*/
            p_ucode = g_sse_sequences_desc_table[sequence].sse_ucode;
    3806:	88f9      	ldrh	r1, [r7, #6]
    3808:	f240 0228 	movw	r2, #40	; 0x28
    380c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3810:	460b      	mov	r3, r1
    3812:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3816:	440b      	add	r3, r1
    3818:	ea4f 0383 	mov.w	r3, r3, lsl #2
    381c:	4413      	add	r3, r2
    381e:	f103 030c 	add.w	r3, r3, #12
    3822:	681b      	ldr	r3, [r3, #0]
    3824:	60fb      	str	r3, [r7, #12]
            offset = g_sse_sequences_desc_table[sequence].sse_load_offset;
    3826:	88f9      	ldrh	r1, [r7, #6]
    3828:	f240 0228 	movw	r2, #40	; 0x28
    382c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3830:	460b      	mov	r3, r1
    3832:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3836:	440b      	add	r3, r1
    3838:	ea4f 0383 	mov.w	r3, r3, lsl #2
    383c:	4413      	add	r3, r2
    383e:	88db      	ldrh	r3, [r3, #6]
    3840:	817b      	strh	r3, [r7, #10]
            
            for ( i = 0u; i < g_sse_sequences_desc_table[sequence].sse_ucode_length; ++i )
    3842:	f04f 0300 	mov.w	r3, #0
    3846:	813b      	strh	r3, [r7, #8]
    3848:	e014      	b.n	3874 <ACE_load_sse+0x100>
            {
                ACE->SSE_RAM_DATA[offset + i] = (uint32_t)*p_ucode;
    384a:	f240 0300 	movw	r3, #0
    384e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3852:	8979      	ldrh	r1, [r7, #10]
    3854:	893a      	ldrh	r2, [r7, #8]
    3856:	440a      	add	r2, r1
    3858:	68f9      	ldr	r1, [r7, #12]
    385a:	8809      	ldrh	r1, [r1, #0]
    385c:	f502 7200 	add.w	r2, r2, #512	; 0x200
    3860:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                ++p_ucode;
    3864:	68fb      	ldr	r3, [r7, #12]
    3866:	f103 0302 	add.w	r3, r3, #2
    386a:	60fb      	str	r3, [r7, #12]
            
            /* Load microcode into SEE RAM.*/
            p_ucode = g_sse_sequences_desc_table[sequence].sse_ucode;
            offset = g_sse_sequences_desc_table[sequence].sse_load_offset;
            
            for ( i = 0u; i < g_sse_sequences_desc_table[sequence].sse_ucode_length; ++i )
    386c:	893b      	ldrh	r3, [r7, #8]
    386e:	f103 0301 	add.w	r3, r3, #1
    3872:	813b      	strh	r3, [r7, #8]
    3874:	88f9      	ldrh	r1, [r7, #6]
    3876:	f240 0228 	movw	r2, #40	; 0x28
    387a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    387e:	460b      	mov	r3, r1
    3880:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3884:	440b      	add	r3, r1
    3886:	ea4f 0383 	mov.w	r3, r3, lsl #2
    388a:	4413      	add	r3, r2
    388c:	f103 0308 	add.w	r3, r3, #8
    3890:	881b      	ldrh	r3, [r3, #0]
    3892:	893a      	ldrh	r2, [r7, #8]
    3894:	429a      	cmp	r2, r3
    3896:	d3d8      	bcc.n	384a <ACE_load_sse+0xd6>
                ACE->SSE_RAM_DATA[offset + i] = (uint32_t)*p_ucode;
                ++p_ucode;
            }
        }
    }
}
    3898:	f107 0714 	add.w	r7, r7, #20
    389c:	46bd      	mov	sp, r7
    389e:	bc80      	pop	{r7}
    38a0:	4770      	bx	lr
    38a2:	bf00      	nop

000038a4 <ACE_start_sse>:
 */
void ACE_start_sse
(
    sse_sequence_handle_t  sequence
)
{
    38a4:	b480      	push	{r7}
    38a6:	b085      	sub	sp, #20
    38a8:	af00      	add	r7, sp, #0
    38aa:	4603      	mov	r3, r0
    38ac:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES );
    38ae:	88fb      	ldrh	r3, [r7, #6]
    38b0:	2b01      	cmp	r3, #1
    38b2:	d900      	bls.n	38b6 <ACE_start_sse+0x12>
    38b4:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    38b6:	88fb      	ldrh	r3, [r7, #6]
    38b8:	2b01      	cmp	r3, #1
    38ba:	f200 808d 	bhi.w	39d8 <ACE_start_sse+0x134>
    {
        uint16_t pc;
        
        ASSERT( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS );
    38be:	88f9      	ldrh	r1, [r7, #6]
    38c0:	f240 0228 	movw	r2, #40	; 0x28
    38c4:	f2c2 0200 	movt	r2, #8192	; 0x2000
    38c8:	460b      	mov	r3, r1
    38ca:	ea4f 0383 	mov.w	r3, r3, lsl #2
    38ce:	440b      	add	r3, r1
    38d0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    38d4:	4413      	add	r3, r2
    38d6:	f103 0310 	add.w	r3, r3, #16
    38da:	781b      	ldrb	r3, [r3, #0]
    38dc:	2b02      	cmp	r3, #2
    38de:	d900      	bls.n	38e2 <ACE_start_sse+0x3e>
    38e0:	be00      	bkpt	0x0000
        ASSERT( g_sse_sequences_desc_table[sequence].sse_load_offset < SEE_RAM_WORD_SIZE );
    38e2:	88f9      	ldrh	r1, [r7, #6]
    38e4:	f240 0228 	movw	r2, #40	; 0x28
    38e8:	f2c2 0200 	movt	r2, #8192	; 0x2000
    38ec:	460b      	mov	r3, r1
    38ee:	ea4f 0383 	mov.w	r3, r3, lsl #2
    38f2:	440b      	add	r3, r1
    38f4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    38f8:	4413      	add	r3, r2
    38fa:	88da      	ldrh	r2, [r3, #6]
    38fc:	f240 13ff 	movw	r3, #511	; 0x1ff
    3900:	429a      	cmp	r2, r3
    3902:	d900      	bls.n	3906 <ACE_start_sse+0x62>
    3904:	be00      	bkpt	0x0000
    
        pc = g_sse_sequences_desc_table[sequence].sse_load_offset;
    3906:	88f9      	ldrh	r1, [r7, #6]
    3908:	f240 0228 	movw	r2, #40	; 0x28
    390c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3910:	460b      	mov	r3, r1
    3912:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3916:	440b      	add	r3, r1
    3918:	ea4f 0383 	mov.w	r3, r3, lsl #2
    391c:	4413      	add	r3, r2
    391e:	88db      	ldrh	r3, [r3, #6]
    3920:	81fb      	strh	r3, [r7, #14]
        
        if ( pc < 256u )
    3922:	89fb      	ldrh	r3, [r7, #14]
    3924:	2bff      	cmp	r3, #255	; 0xff
    3926:	d818      	bhi.n	395a <ACE_start_sse+0xb6>
        {
            *sse_pc_lo_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc;
    3928:	88f9      	ldrh	r1, [r7, #6]
    392a:	f240 0228 	movw	r2, #40	; 0x28
    392e:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3932:	460b      	mov	r3, r1
    3934:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3938:	440b      	add	r3, r1
    393a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    393e:	4413      	add	r3, r2
    3940:	f103 0310 	add.w	r3, r3, #16
    3944:	781b      	ldrb	r3, [r3, #0]
    3946:	461a      	mov	r2, r3
    3948:	f642 4374 	movw	r3, #11380	; 0x2c74
    394c:	f2c0 0301 	movt	r3, #1
    3950:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3954:	89fa      	ldrh	r2, [r7, #14]
    3956:	601a      	str	r2, [r3, #0]
    3958:	e019      	b.n	398e <ACE_start_sse+0xea>
        }
        else
        {
            *sse_pc_hi_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc - 256;
    395a:	88f9      	ldrh	r1, [r7, #6]
    395c:	f240 0228 	movw	r2, #40	; 0x28
    3960:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3964:	460b      	mov	r3, r1
    3966:	ea4f 0383 	mov.w	r3, r3, lsl #2
    396a:	440b      	add	r3, r1
    396c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3970:	4413      	add	r3, r2
    3972:	f103 0310 	add.w	r3, r3, #16
    3976:	781b      	ldrb	r3, [r3, #0]
    3978:	461a      	mov	r2, r3
    397a:	f642 4380 	movw	r3, #11392	; 0x2c80
    397e:	f2c0 0301 	movt	r3, #1
    3982:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3986:	89fa      	ldrh	r2, [r7, #14]
    3988:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
    398c:	601a      	str	r2, [r3, #0]
        }
        
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_START;
    398e:	88f9      	ldrh	r1, [r7, #6]
    3990:	f240 0228 	movw	r2, #40	; 0x28
    3994:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3998:	460b      	mov	r3, r1
    399a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    399e:	440b      	add	r3, r1
    39a0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    39a4:	4413      	add	r3, r2
    39a6:	f103 0310 	add.w	r3, r3, #16
    39aa:	781b      	ldrb	r3, [r3, #0]
    39ac:	461a      	mov	r2, r3
    39ae:	f642 4368 	movw	r3, #11368	; 0x2c68
    39b2:	f2c0 0301 	movt	r3, #1
    39b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    39ba:	f04f 0201 	mov.w	r2, #1
    39be:	601a      	str	r2, [r3, #0]
        
        /* Enable Sample Sequencing Engine in case it was not done as part of
         * system boot. */
        ACE->SSE_TS_CTRL |= TS_ENABLE_MASK;
    39c0:	f240 0300 	movw	r3, #0
    39c4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    39c8:	f240 0200 	movw	r2, #0
    39cc:	f2c4 0202 	movt	r2, #16386	; 0x4002
    39d0:	6852      	ldr	r2, [r2, #4]
    39d2:	f042 0201 	orr.w	r2, r2, #1
    39d6:	605a      	str	r2, [r3, #4]
    }
}
    39d8:	f107 0714 	add.w	r7, r7, #20
    39dc:	46bd      	mov	sp, r7
    39de:	bc80      	pop	{r7}
    39e0:	4770      	bx	lr
    39e2:	bf00      	nop

000039e4 <ACE_restart_sse>:
 */
void ACE_restart_sse
(
    sse_sequence_handle_t  sequence
)
{
    39e4:	b480      	push	{r7}
    39e6:	b085      	sub	sp, #20
    39e8:	af00      	add	r7, sp, #0
    39ea:	4603      	mov	r3, r0
    39ec:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < ACE_NB_OF_SSE_PROCEDURES );
    39ee:	88fb      	ldrh	r3, [r7, #6]
    39f0:	2b01      	cmp	r3, #1
    39f2:	d900      	bls.n	39f6 <ACE_restart_sse+0x12>
    39f4:	be00      	bkpt	0x0000
    ASSERT( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS );
    39f6:	88f9      	ldrh	r1, [r7, #6]
    39f8:	f240 0228 	movw	r2, #40	; 0x28
    39fc:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3a00:	460b      	mov	r3, r1
    3a02:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3a06:	440b      	add	r3, r1
    3a08:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3a0c:	4413      	add	r3, r2
    3a0e:	f103 0310 	add.w	r3, r3, #16
    3a12:	781b      	ldrb	r3, [r3, #0]
    3a14:	2b02      	cmp	r3, #2
    3a16:	d900      	bls.n	3a1a <ACE_restart_sse+0x36>
    3a18:	be00      	bkpt	0x0000
    ASSERT( g_sse_sequences_desc_table[sequence].sse_load_offset < SEE_RAM_WORD_SIZE );
    3a1a:	88f9      	ldrh	r1, [r7, #6]
    3a1c:	f240 0228 	movw	r2, #40	; 0x28
    3a20:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3a24:	460b      	mov	r3, r1
    3a26:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3a2a:	440b      	add	r3, r1
    3a2c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3a30:	4413      	add	r3, r2
    3a32:	88da      	ldrh	r2, [r3, #6]
    3a34:	f240 13ff 	movw	r3, #511	; 0x1ff
    3a38:	429a      	cmp	r2, r3
    3a3a:	d900      	bls.n	3a3e <ACE_restart_sse+0x5a>
    3a3c:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    3a3e:	88fb      	ldrh	r3, [r7, #6]
    3a40:	2b01      	cmp	r3, #1
    3a42:	d85c      	bhi.n	3afe <ACE_restart_sse+0x11a>
    {
        uint16_t pc;
        
        pc = g_sse_sequences_desc_table[sequence].sse_loop_pc;
    3a44:	88f9      	ldrh	r1, [r7, #6]
    3a46:	f240 0228 	movw	r2, #40	; 0x28
    3a4a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3a4e:	460b      	mov	r3, r1
    3a50:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3a54:	440b      	add	r3, r1
    3a56:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3a5a:	4413      	add	r3, r2
    3a5c:	889b      	ldrh	r3, [r3, #4]
    3a5e:	81fb      	strh	r3, [r7, #14]
        
        if ( pc < 256u )
    3a60:	89fb      	ldrh	r3, [r7, #14]
    3a62:	2bff      	cmp	r3, #255	; 0xff
    3a64:	d818      	bhi.n	3a98 <ACE_restart_sse+0xb4>
        {
            *sse_pc_lo_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc;
    3a66:	88f9      	ldrh	r1, [r7, #6]
    3a68:	f240 0228 	movw	r2, #40	; 0x28
    3a6c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3a70:	460b      	mov	r3, r1
    3a72:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3a76:	440b      	add	r3, r1
    3a78:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3a7c:	4413      	add	r3, r2
    3a7e:	f103 0310 	add.w	r3, r3, #16
    3a82:	781b      	ldrb	r3, [r3, #0]
    3a84:	461a      	mov	r2, r3
    3a86:	f642 4374 	movw	r3, #11380	; 0x2c74
    3a8a:	f2c0 0301 	movt	r3, #1
    3a8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3a92:	89fa      	ldrh	r2, [r7, #14]
    3a94:	601a      	str	r2, [r3, #0]
    3a96:	e019      	b.n	3acc <ACE_restart_sse+0xe8>
        }
        else
        {
            *sse_pc_hi_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc - 256;
    3a98:	88f9      	ldrh	r1, [r7, #6]
    3a9a:	f240 0228 	movw	r2, #40	; 0x28
    3a9e:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3aa2:	460b      	mov	r3, r1
    3aa4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3aa8:	440b      	add	r3, r1
    3aaa:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3aae:	4413      	add	r3, r2
    3ab0:	f103 0310 	add.w	r3, r3, #16
    3ab4:	781b      	ldrb	r3, [r3, #0]
    3ab6:	461a      	mov	r2, r3
    3ab8:	f642 4380 	movw	r3, #11392	; 0x2c80
    3abc:	f2c0 0301 	movt	r3, #1
    3ac0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3ac4:	89fa      	ldrh	r2, [r7, #14]
    3ac6:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
    3aca:	601a      	str	r2, [r3, #0]
        }
        
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_START;
    3acc:	88f9      	ldrh	r1, [r7, #6]
    3ace:	f240 0228 	movw	r2, #40	; 0x28
    3ad2:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3ad6:	460b      	mov	r3, r1
    3ad8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3adc:	440b      	add	r3, r1
    3ade:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3ae2:	4413      	add	r3, r2
    3ae4:	f103 0310 	add.w	r3, r3, #16
    3ae8:	781b      	ldrb	r3, [r3, #0]
    3aea:	461a      	mov	r2, r3
    3aec:	f642 4368 	movw	r3, #11368	; 0x2c68
    3af0:	f2c0 0301 	movt	r3, #1
    3af4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3af8:	f04f 0201 	mov.w	r2, #1
    3afc:	601a      	str	r2, [r3, #0]
    }
}
    3afe:	f107 0714 	add.w	r7, r7, #20
    3b02:	46bd      	mov	sp, r7
    3b04:	bc80      	pop	{r7}
    3b06:	4770      	bx	lr

00003b08 <ACE_stop_sse>:
 */
void ACE_stop_sse
(
    sse_sequence_handle_t  sequence
)
{
    3b08:	b480      	push	{r7}
    3b0a:	b083      	sub	sp, #12
    3b0c:	af00      	add	r7, sp, #0
    3b0e:	4603      	mov	r3, r0
    3b10:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < ACE_NB_OF_SSE_PROCEDURES );
    3b12:	88fb      	ldrh	r3, [r7, #6]
    3b14:	2b01      	cmp	r3, #1
    3b16:	d900      	bls.n	3b1a <ACE_stop_sse+0x12>
    3b18:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    3b1a:	88fb      	ldrh	r3, [r7, #6]
    3b1c:	2b01      	cmp	r3, #1
    3b1e:	d818      	bhi.n	3b52 <ACE_stop_sse+0x4a>
    {
        /* Stop relevant program counter. */
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_STOP;
    3b20:	88f9      	ldrh	r1, [r7, #6]
    3b22:	f240 0228 	movw	r2, #40	; 0x28
    3b26:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3b2a:	460b      	mov	r3, r1
    3b2c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3b30:	440b      	add	r3, r1
    3b32:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3b36:	4413      	add	r3, r2
    3b38:	f103 0310 	add.w	r3, r3, #16
    3b3c:	781b      	ldrb	r3, [r3, #0]
    3b3e:	461a      	mov	r2, r3
    3b40:	f642 4368 	movw	r3, #11368	; 0x2c68
    3b44:	f2c0 0301 	movt	r3, #1
    3b48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3b4c:	f04f 0200 	mov.w	r2, #0
    3b50:	601a      	str	r2, [r3, #0]
    }
}
    3b52:	f107 070c 	add.w	r7, r7, #12
    3b56:	46bd      	mov	sp, r7
    3b58:	bc80      	pop	{r7}
    3b5a:	4770      	bx	lr

00003b5c <ACE_resume_sse>:
 */
void ACE_resume_sse
(
    sse_sequence_handle_t  sequence
)
{
    3b5c:	b480      	push	{r7}
    3b5e:	b083      	sub	sp, #12
    3b60:	af00      	add	r7, sp, #0
    3b62:	4603      	mov	r3, r0
    3b64:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < ACE_NB_OF_SSE_PROCEDURES );
    3b66:	88fb      	ldrh	r3, [r7, #6]
    3b68:	2b01      	cmp	r3, #1
    3b6a:	d900      	bls.n	3b6e <ACE_resume_sse+0x12>
    3b6c:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    3b6e:	88fb      	ldrh	r3, [r7, #6]
    3b70:	2b01      	cmp	r3, #1
    3b72:	d818      	bhi.n	3ba6 <ACE_resume_sse+0x4a>
    {
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_START;
    3b74:	88f9      	ldrh	r1, [r7, #6]
    3b76:	f240 0228 	movw	r2, #40	; 0x28
    3b7a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3b7e:	460b      	mov	r3, r1
    3b80:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3b84:	440b      	add	r3, r1
    3b86:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3b8a:	4413      	add	r3, r2
    3b8c:	f103 0310 	add.w	r3, r3, #16
    3b90:	781b      	ldrb	r3, [r3, #0]
    3b92:	461a      	mov	r2, r3
    3b94:	f642 4368 	movw	r3, #11368	; 0x2c68
    3b98:	f2c0 0301 	movt	r3, #1
    3b9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3ba0:	f04f 0201 	mov.w	r2, #1
    3ba4:	601a      	str	r2, [r3, #0]
    }
}
    3ba6:	f107 070c 	add.w	r7, r7, #12
    3baa:	46bd      	mov	sp, r7
    3bac:	bc80      	pop	{r7}
    3bae:	4770      	bx	lr

00003bb0 <ACE_enable_sse_irq>:
 */
void ACE_enable_sse_irq
(
	sse_irq_id_t sse_irq_id
)
{
    3bb0:	b480      	push	{r7}
    3bb2:	b083      	sub	sp, #12
    3bb4:	af00      	add	r7, sp, #0
    3bb6:	4603      	mov	r3, r0
    3bb8:	71fb      	strb	r3, [r7, #7]
    ASSERT( sse_irq_id < NB_OF_SSE_FLAG_IRQS );
    3bba:	79fb      	ldrb	r3, [r7, #7]
    3bbc:	2b14      	cmp	r3, #20
    3bbe:	d900      	bls.n	3bc2 <ACE_enable_sse_irq+0x12>
    3bc0:	be00      	bkpt	0x0000
    
    ACE->SSE_IRQ_EN |= 1uL << (uint32_t)sse_irq_id;
    3bc2:	f240 0300 	movw	r3, #0
    3bc6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3bca:	f240 0200 	movw	r2, #0
    3bce:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3bd2:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    3bd6:	6811      	ldr	r1, [r2, #0]
    3bd8:	79fa      	ldrb	r2, [r7, #7]
    3bda:	f04f 0001 	mov.w	r0, #1
    3bde:	fa00 f202 	lsl.w	r2, r0, r2
    3be2:	ea41 0202 	orr.w	r2, r1, r2
    3be6:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    3bea:	601a      	str	r2, [r3, #0]
}
    3bec:	f107 070c 	add.w	r7, r7, #12
    3bf0:	46bd      	mov	sp, r7
    3bf2:	bc80      	pop	{r7}
    3bf4:	4770      	bx	lr
    3bf6:	bf00      	nop

00003bf8 <ACE_disable_sse_irq>:
 */
void ACE_disable_sse_irq
(
	sse_irq_id_t sse_irq_id
)
{
    3bf8:	b480      	push	{r7}
    3bfa:	b085      	sub	sp, #20
    3bfc:	af00      	add	r7, sp, #0
    3bfe:	4603      	mov	r3, r0
    3c00:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( sse_irq_id < NB_OF_SSE_FLAG_IRQS );
    3c02:	79fb      	ldrb	r3, [r7, #7]
    3c04:	2b14      	cmp	r3, #20
    3c06:	d900      	bls.n	3c0a <ACE_disable_sse_irq+0x12>
    3c08:	be00      	bkpt	0x0000
    
    ACE->SSE_IRQ_EN &= (uint32_t)~(1uL << (uint32_t)sse_irq_id);
    3c0a:	f240 0300 	movw	r3, #0
    3c0e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3c12:	f240 0200 	movw	r2, #0
    3c16:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3c1a:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    3c1e:	6811      	ldr	r1, [r2, #0]
    3c20:	79fa      	ldrb	r2, [r7, #7]
    3c22:	f04f 0001 	mov.w	r0, #1
    3c26:	fa00 f202 	lsl.w	r2, r0, r2
    3c2a:	ea6f 0202 	mvn.w	r2, r2
    3c2e:	ea01 0202 	and.w	r2, r1, r2
    3c32:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    3c36:	601a      	str	r2, [r3, #0]
    /*
     * Ensure that the posted write to the SSE_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->SSE_IRQ_EN;
    3c38:	f240 0300 	movw	r3, #0
    3c3c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3c40:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    3c44:	681b      	ldr	r3, [r3, #0]
    3c46:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    3c48:	68fb      	ldr	r3, [r7, #12]
    3c4a:	f103 0301 	add.w	r3, r3, #1
    3c4e:	60fb      	str	r3, [r7, #12]
}
    3c50:	f107 0714 	add.w	r7, r7, #20
    3c54:	46bd      	mov	sp, r7
    3c56:	bc80      	pop	{r7}
    3c58:	4770      	bx	lr
    3c5a:	bf00      	nop

00003c5c <ACE_clear_sse_irq>:
 */
void ACE_clear_sse_irq
(
	sse_irq_id_t sse_irq_id
)
{
    3c5c:	b480      	push	{r7}
    3c5e:	b085      	sub	sp, #20
    3c60:	af00      	add	r7, sp, #0
    3c62:	4603      	mov	r3, r0
    3c64:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( sse_irq_id < NB_OF_SSE_FLAG_IRQS );
    3c66:	79fb      	ldrb	r3, [r7, #7]
    3c68:	2b14      	cmp	r3, #20
    3c6a:	d900      	bls.n	3c6e <ACE_clear_sse_irq+0x12>
    3c6c:	be00      	bkpt	0x0000
    
    ACE->SSE_IRQ_CLR |= 1uL << (uint32_t)sse_irq_id;
    3c6e:	f240 0300 	movw	r3, #0
    3c72:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3c76:	f240 0200 	movw	r2, #0
    3c7a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3c7e:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    3c82:	f102 0208 	add.w	r2, r2, #8
    3c86:	6811      	ldr	r1, [r2, #0]
    3c88:	79fa      	ldrb	r2, [r7, #7]
    3c8a:	f04f 0001 	mov.w	r0, #1
    3c8e:	fa00 f202 	lsl.w	r2, r0, r2
    3c92:	ea41 0202 	orr.w	r2, r1, r2
    3c96:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    3c9a:	f103 0308 	add.w	r3, r3, #8
    3c9e:	601a      	str	r2, [r3, #0]
     * Ensure that the posted write to the SSE_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->SSE_IRQ_CLR;
    3ca0:	f240 0300 	movw	r3, #0
    3ca4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3ca8:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    3cac:	f103 0308 	add.w	r3, r3, #8
    3cb0:	681b      	ldr	r3, [r3, #0]
    3cb2:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    3cb4:	68fb      	ldr	r3, [r7, #12]
    3cb6:	f103 0301 	add.w	r3, r3, #1
    3cba:	60fb      	str	r3, [r7, #12]
}
    3cbc:	f107 0714 	add.w	r7, r7, #20
    3cc0:	46bd      	mov	sp, r7
    3cc2:	bc80      	pop	{r7}
    3cc4:	4770      	bx	lr
    3cc6:	bf00      	nop

00003cc8 <ACE_clear_sample_pipeline>:

/*-------------------------------------------------------------------------*//**
 *
 */
void ACE_clear_sample_pipeline(void)
{
    3cc8:	b480      	push	{r7}
    3cca:	b083      	sub	sp, #12
    3ccc:	af00      	add	r7, sp, #0
    uint32_t saved_sse_ctrl;
    uint32_t saved_ppe_ctrl;
    
    /* Pause the Sample Sequencing Engine. */
    saved_sse_ctrl = ACE->SSE_TS_CTRL;
    3cce:	f240 0300 	movw	r3, #0
    3cd2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3cd6:	685b      	ldr	r3, [r3, #4]
    3cd8:	603b      	str	r3, [r7, #0]
    ACE->SSE_TS_CTRL = ACE->SSE_TS_CTRL & ~((uint32_t)TS_ENABLE_MASK);
    3cda:	f240 0300 	movw	r3, #0
    3cde:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3ce2:	f240 0200 	movw	r2, #0
    3ce6:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3cea:	6852      	ldr	r2, [r2, #4]
    3cec:	f022 0201 	bic.w	r2, r2, #1
    3cf0:	605a      	str	r2, [r3, #4]
    
    /* Pause the Post Processing Engine. */
    saved_ppe_ctrl = ACE->PPE_CTRL;
    3cf2:	f240 0300 	movw	r3, #0
    3cf6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3cfa:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
    3cfe:	f103 0304 	add.w	r3, r3, #4
    3d02:	681b      	ldr	r3, [r3, #0]
    3d04:	607b      	str	r3, [r7, #4]
    ACE->PPE_CTRL = ACE->PPE_CTRL & ~((uint32_t)PPE_ENABLE_MASK);
    3d06:	f240 0300 	movw	r3, #0
    3d0a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3d0e:	f240 0200 	movw	r2, #0
    3d12:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3d16:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
    3d1a:	f102 0204 	add.w	r2, r2, #4
    3d1e:	6812      	ldr	r2, [r2, #0]
    3d20:	f022 0201 	bic.w	r2, r2, #1
    3d24:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
    3d28:	f103 0304 	add.w	r3, r3, #4
    3d2c:	601a      	str	r2, [r3, #0]
    
    /* Reset the ADCs */
    ACE->ADC0_MISC_CTRL |= ADC_RESET_MASK;
    3d2e:	f240 0300 	movw	r3, #0
    3d32:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3d36:	f240 0200 	movw	r2, #0
    3d3a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3d3e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
    3d40:	f042 0210 	orr.w	r2, r2, #16
    3d44:	65da      	str	r2, [r3, #92]	; 0x5c
    ACE->ADC1_MISC_CTRL |= ADC_RESET_MASK;
    3d46:	f240 0300 	movw	r3, #0
    3d4a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3d4e:	f240 0200 	movw	r2, #0
    3d52:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3d56:	f8d2 209c 	ldr.w	r2, [r2, #156]	; 0x9c
    3d5a:	f042 0210 	orr.w	r2, r2, #16
    3d5e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    ACE->ADC2_MISC_CTRL |= ADC_RESET_MASK;
    3d62:	f240 0300 	movw	r3, #0
    3d66:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3d6a:	f240 0200 	movw	r2, #0
    3d6e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3d72:	f8d2 20dc 	ldr.w	r2, [r2, #220]	; 0xdc
    3d76:	f042 0210 	orr.w	r2, r2, #16
    3d7a:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
    
    /* Clear ADC FIFOs */
    ACE->ADC0_FIFO_CTRL |= ADC_FIFO_CLR_MASK;
    3d7e:	f240 0300 	movw	r3, #0
    3d82:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3d86:	f240 0200 	movw	r2, #0
    3d8a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3d8e:	f502 52a4 	add.w	r2, r2, #5248	; 0x1480
    3d92:	f102 0210 	add.w	r2, r2, #16
    3d96:	6812      	ldr	r2, [r2, #0]
    3d98:	f042 0204 	orr.w	r2, r2, #4
    3d9c:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
    3da0:	f103 0310 	add.w	r3, r3, #16
    3da4:	601a      	str	r2, [r3, #0]
    ACE->ADC1_FIFO_CTRL |= ADC_FIFO_CLR_MASK;
    3da6:	f240 0300 	movw	r3, #0
    3daa:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3dae:	f240 0200 	movw	r2, #0
    3db2:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3db6:	f502 52a4 	add.w	r2, r2, #5248	; 0x1480
    3dba:	f102 021c 	add.w	r2, r2, #28
    3dbe:	6812      	ldr	r2, [r2, #0]
    3dc0:	f042 0204 	orr.w	r2, r2, #4
    3dc4:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
    3dc8:	f103 031c 	add.w	r3, r3, #28
    3dcc:	601a      	str	r2, [r3, #0]
    ACE->ADC2_FIFO_CTRL |= ADC_FIFO_CLR_MASK;
    3dce:	f240 0300 	movw	r3, #0
    3dd2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3dd6:	f240 0200 	movw	r2, #0
    3dda:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3dde:	f502 52a4 	add.w	r2, r2, #5248	; 0x1480
    3de2:	f102 0228 	add.w	r2, r2, #40	; 0x28
    3de6:	6812      	ldr	r2, [r2, #0]
    3de8:	f042 0204 	orr.w	r2, r2, #4
    3dec:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
    3df0:	f103 0328 	add.w	r3, r3, #40	; 0x28
    3df4:	601a      	str	r2, [r3, #0]
    
    /* clear DMA FIFOs */
    ACE->PPE_PDMA_CTRL |= PDMA_DATAOUT_CLR_MASK;
    3df6:	f240 0300 	movw	r3, #0
    3dfa:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3dfe:	f240 0200 	movw	r2, #0
    3e02:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3e06:	f502 5298 	add.w	r2, r2, #4864	; 0x1300
    3e0a:	6812      	ldr	r2, [r2, #0]
    3e0c:	f042 0204 	orr.w	r2, r2, #4
    3e10:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
    3e14:	601a      	str	r2, [r3, #0]
    
    /* Unpause the Post Processing Engine. */
    ACE->PPE_CTRL = saved_ppe_ctrl;
    3e16:	f240 0300 	movw	r3, #0
    3e1a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3e1e:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
    3e22:	f103 0304 	add.w	r3, r3, #4
    3e26:	687a      	ldr	r2, [r7, #4]
    3e28:	601a      	str	r2, [r3, #0]
    
    /* Unpause the Sample Sequencing Engine. */
    ACE->SSE_TS_CTRL = saved_sse_ctrl;
    3e2a:	f240 0300 	movw	r3, #0
    3e2e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3e32:	683a      	ldr	r2, [r7, #0]
    3e34:	605a      	str	r2, [r3, #4]
}
    3e36:	f107 070c 	add.w	r7, r7, #12
    3e3a:	46bd      	mov	sp, r7
    3e3c:	bc80      	pop	{r7}
    3e3e:	4770      	bx	lr

00003e40 <ACE_get_default_m_factor>:
 */
int16_t ACE_get_default_m_factor
(
    ace_channel_handle_t channel_handle
)
{
    3e40:	b480      	push	{r7}
    3e42:	b083      	sub	sp, #12
    3e44:	af00      	add	r7, sp, #0
    3e46:	4603      	mov	r3, r0
    3e48:	71fb      	strb	r3, [r7, #7]
    ASSERT( channel_handle < NB_OF_ACE_CHANNEL_HANDLES );
    3e4a:	79fb      	ldrb	r3, [r7, #7]
    3e4c:	2b00      	cmp	r3, #0
    3e4e:	d000      	beq.n	3e52 <ACE_get_default_m_factor+0x12>
    3e50:	be00      	bkpt	0x0000
    
    return g_ace_ppe_transforms_desc_table[channel_handle].m_ppe_offset;
    3e52:	79fa      	ldrb	r2, [r7, #7]
    3e54:	f642 2390 	movw	r3, #10896	; 0x2a90
    3e58:	f2c0 0301 	movt	r3, #1
    3e5c:	f833 3032 	ldrh.w	r3, [r3, r2, lsl #3]
    3e60:	b21b      	sxth	r3, r3
}
    3e62:	4618      	mov	r0, r3
    3e64:	f107 070c 	add.w	r7, r7, #12
    3e68:	46bd      	mov	sp, r7
    3e6a:	bc80      	pop	{r7}
    3e6c:	4770      	bx	lr
    3e6e:	bf00      	nop

00003e70 <ACE_get_default_c_offset>:
 */
int16_t ACE_get_default_c_offset
(
    ace_channel_handle_t channel_handle
)
{
    3e70:	b480      	push	{r7}
    3e72:	b083      	sub	sp, #12
    3e74:	af00      	add	r7, sp, #0
    3e76:	4603      	mov	r3, r0
    3e78:	71fb      	strb	r3, [r7, #7]
    ASSERT( channel_handle < NB_OF_ACE_CHANNEL_HANDLES );
    3e7a:	79fb      	ldrb	r3, [r7, #7]
    3e7c:	2b00      	cmp	r3, #0
    3e7e:	d000      	beq.n	3e82 <ACE_get_default_c_offset+0x12>
    3e80:	be00      	bkpt	0x0000
    
    return g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    3e82:	79fb      	ldrb	r3, [r7, #7]
    3e84:	f642 2290 	movw	r2, #10896	; 0x2a90
    3e88:	f2c0 0201 	movt	r2, #1
    3e8c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    3e90:	4413      	add	r3, r2
    3e92:	885b      	ldrh	r3, [r3, #2]
    3e94:	b21b      	sxth	r3, r3
}
    3e96:	4618      	mov	r0, r3
    3e98:	f107 070c 	add.w	r7, r7, #12
    3e9c:	46bd      	mov	sp, r7
    3e9e:	bc80      	pop	{r7}
    3ea0:	4770      	bx	lr
    3ea2:	bf00      	nop

00003ea4 <ACE_set_linear_transform>:
(
    ace_channel_handle_t channel_handle,
	int16_t m2,
	int16_t c2
)
{
    3ea4:	b5b0      	push	{r4, r5, r7, lr}
    3ea6:	b092      	sub	sp, #72	; 0x48
    3ea8:	af00      	add	r7, sp, #0
    3eaa:	4613      	mov	r3, r2
    3eac:	4602      	mov	r2, r0
    3eae:	71fa      	strb	r2, [r7, #7]
    3eb0:	460a      	mov	r2, r1
    3eb2:	80ba      	strh	r2, [r7, #4]
    3eb4:	807b      	strh	r3, [r7, #2]
    int64_t c64_2;
    uint16_t m1;
    uint16_t c1;
    uint16_t mext;
    
    channel_calibration_t calibration = {0x4000u, 0x4000u, 0x0000u};
    3eb6:	f642 42e0 	movw	r2, #11488	; 0x2ce0
    3eba:	f2c0 0201 	movt	r2, #1
    3ebe:	f107 030c 	add.w	r3, r7, #12
    3ec2:	e892 0003 	ldmia.w	r2, {r0, r1}
    3ec6:	6018      	str	r0, [r3, #0]
    3ec8:	f103 0304 	add.w	r3, r3, #4
    3ecc:	8019      	strh	r1, [r3, #0]
    
    ASSERT( channel_handle < NB_OF_ACE_CHANNEL_HANDLES );
    3ece:	79fb      	ldrb	r3, [r7, #7]
    3ed0:	2b00      	cmp	r3, #0
    3ed2:	d000      	beq.n	3ed6 <ACE_set_linear_transform+0x32>
    3ed4:	be00      	bkpt	0x0000
    
    if(channel_handle < NB_OF_ACE_CHANNEL_HANDLES)
    3ed6:	79fb      	ldrb	r3, [r7, #7]
    3ed8:	2b00      	cmp	r3, #0
    3eda:	f040 809d 	bne.w	4018 <ACE_set_linear_transform+0x174>
    {
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    3ede:	79fa      	ldrb	r2, [r7, #7]
    3ee0:	f240 0318 	movw	r3, #24
    3ee4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3ee8:	ea4f 1202 	mov.w	r2, r2, lsl #4
    3eec:	4413      	add	r3, r2
    3eee:	791b      	ldrb	r3, [r3, #4]
    3ef0:	74fb      	strb	r3, [r7, #19]
        
        get_calibration(channel_id, &calibration);
    3ef2:	7cfa      	ldrb	r2, [r7, #19]
    3ef4:	f107 030c 	add.w	r3, r7, #12
    3ef8:	4610      	mov	r0, r2
    3efa:	4619      	mov	r1, r3
    3efc:	f000 f928 	bl	4150 <get_calibration>
        
        m1 = calibration.m1;
    3f00:	89fb      	ldrh	r3, [r7, #14]
    3f02:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        c1 = calibration.c1;
    3f06:	8a3b      	ldrh	r3, [r7, #16]
    3f08:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
        
        mext = calibration.mext;
    3f0c:	89bb      	ldrh	r3, [r7, #12]
    3f0e:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46

        /* 
         * m = m2 * m1 * mext
         */
        m32 = extend_sign(m2) * extend_sign(m1);
    3f12:	88bb      	ldrh	r3, [r7, #4]
    3f14:	4618      	mov	r0, r3
    3f16:	f000 f883 	bl	4020 <extend_sign>
    3f1a:	4604      	mov	r4, r0
    3f1c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
    3f20:	4618      	mov	r0, r3
    3f22:	f000 f87d 	bl	4020 <extend_sign>
    3f26:	4603      	mov	r3, r0
    3f28:	fb03 f304 	mul.w	r3, r3, r4
    3f2c:	61fb      	str	r3, [r7, #28]
        m64 = (int64_t)m32 * extend_sign(mext);
    3f2e:	69fb      	ldr	r3, [r7, #28]
    3f30:	461c      	mov	r4, r3
    3f32:	ea4f 75e4 	mov.w	r5, r4, asr #31
    3f36:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
    3f3a:	4618      	mov	r0, r3
    3f3c:	f000 f870 	bl	4020 <extend_sign>
    3f40:	4603      	mov	r3, r0
    3f42:	461a      	mov	r2, r3
    3f44:	ea4f 73e2 	mov.w	r3, r2, asr #31
    3f48:	fb02 f105 	mul.w	r1, r2, r5
    3f4c:	fb04 f003 	mul.w	r0, r4, r3
    3f50:	4401      	add	r1, r0
    3f52:	fba4 2302 	umull	r2, r3, r4, r2
    3f56:	4419      	add	r1, r3
    3f58:	460b      	mov	r3, r1
    3f5a:	e9c7 2308 	strd	r2, r3, [r7, #32]
    3f5e:	e9c7 2308 	strd	r2, r3, [r7, #32]
        
        /* Convert 48-bit result to 32-bit ACE format result. */
        m = adjust_to_16bit_ace_format(m64);
    3f62:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
    3f66:	f000 f8b3 	bl	40d0 <adjust_to_16bit_ace_format>
    3f6a:	4603      	mov	r3, r0
    3f6c:	617b      	str	r3, [r7, #20]

        /*
         * c = (m2 * c1 * mext) + (c2 * mext)
         */
        c32 = extend_sign(m2) * extend_sign(c1);
    3f6e:	88bb      	ldrh	r3, [r7, #4]
    3f70:	4618      	mov	r0, r3
    3f72:	f000 f855 	bl	4020 <extend_sign>
    3f76:	4604      	mov	r4, r0
    3f78:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
    3f7c:	4618      	mov	r0, r3
    3f7e:	f000 f84f 	bl	4020 <extend_sign>
    3f82:	4603      	mov	r3, r0
    3f84:	fb03 f304 	mul.w	r3, r3, r4
    3f88:	62fb      	str	r3, [r7, #44]	; 0x2c
        c64_1 = (int64_t)c32 * extend_sign(mext);
    3f8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    3f8c:	461c      	mov	r4, r3
    3f8e:	ea4f 75e4 	mov.w	r5, r4, asr #31
    3f92:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
    3f96:	4618      	mov	r0, r3
    3f98:	f000 f842 	bl	4020 <extend_sign>
    3f9c:	4603      	mov	r3, r0
    3f9e:	461a      	mov	r2, r3
    3fa0:	ea4f 73e2 	mov.w	r3, r2, asr #31
    3fa4:	fb02 f105 	mul.w	r1, r2, r5
    3fa8:	fb04 f003 	mul.w	r0, r4, r3
    3fac:	4401      	add	r1, r0
    3fae:	fba4 2302 	umull	r2, r3, r4, r2
    3fb2:	4419      	add	r1, r3
    3fb4:	460b      	mov	r3, r1
    3fb6:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    3fba:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

        c64_2 = ((int64_t)(extend_sign(c2) * extend_sign(mext))) << 14;
    3fbe:	887b      	ldrh	r3, [r7, #2]
    3fc0:	4618      	mov	r0, r3
    3fc2:	f000 f82d 	bl	4020 <extend_sign>
    3fc6:	4604      	mov	r4, r0
    3fc8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
    3fcc:	4618      	mov	r0, r3
    3fce:	f000 f827 	bl	4020 <extend_sign>
    3fd2:	4603      	mov	r3, r0
    3fd4:	fb03 f304 	mul.w	r3, r3, r4
    3fd8:	461a      	mov	r2, r3
    3fda:	ea4f 73e2 	mov.w	r3, r2, asr #31
    3fde:	ea4f 4192 	mov.w	r1, r2, lsr #18
    3fe2:	ea4f 3083 	mov.w	r0, r3, lsl #14
    3fe6:	ea40 0101 	orr.w	r1, r0, r1
    3fea:	63f9      	str	r1, [r7, #60]	; 0x3c
    3fec:	ea4f 3382 	mov.w	r3, r2, lsl #14
    3ff0:	63bb      	str	r3, [r7, #56]	; 0x38
        
        c = adjust_to_24bit_ace_format(c64_1 + c64_2);
    3ff2:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
    3ff6:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
    3ffa:	1812      	adds	r2, r2, r0
    3ffc:	eb43 0301 	adc.w	r3, r3, r1
    4000:	4610      	mov	r0, r2
    4002:	4619      	mov	r1, r3
    4004:	f000 f824 	bl	4050 <adjust_to_24bit_ace_format>
    4008:	4603      	mov	r3, r0
    400a:	61bb      	str	r3, [r7, #24]
        
        write_transform_coefficients(channel_handle, m, c);
    400c:	79fb      	ldrb	r3, [r7, #7]
    400e:	4618      	mov	r0, r3
    4010:	6979      	ldr	r1, [r7, #20]
    4012:	69ba      	ldr	r2, [r7, #24]
    4014:	f000 fa5c 	bl	44d0 <write_transform_coefficients>
    }
}
    4018:	f107 0748 	add.w	r7, r7, #72	; 0x48
    401c:	46bd      	mov	sp, r7
    401e:	bdb0      	pop	{r4, r5, r7, pc}

00004020 <extend_sign>:
 */
int32_t extend_sign
(
    uint16_t x
)
{
    4020:	b480      	push	{r7}
    4022:	b085      	sub	sp, #20
    4024:	af00      	add	r7, sp, #0
    4026:	4603      	mov	r3, r0
    4028:	80fb      	strh	r3, [r7, #6]
    int32_t y;
    const uint32_t sign_bit_mask = 0x00008000u;
    402a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    402e:	60fb      	str	r3, [r7, #12]
    
    y = (x ^ sign_bit_mask) - sign_bit_mask;
    4030:	88fa      	ldrh	r2, [r7, #6]
    4032:	68fb      	ldr	r3, [r7, #12]
    4034:	ea82 0203 	eor.w	r2, r2, r3
    4038:	68fb      	ldr	r3, [r7, #12]
    403a:	ebc3 0302 	rsb	r3, r3, r2
    403e:	60bb      	str	r3, [r7, #8]
    
    return y;
    4040:	68bb      	ldr	r3, [r7, #8]
}
    4042:	4618      	mov	r0, r3
    4044:	f107 0714 	add.w	r7, r7, #20
    4048:	46bd      	mov	sp, r7
    404a:	bc80      	pop	{r7}
    404c:	4770      	bx	lr
    404e:	bf00      	nop

00004050 <adjust_to_24bit_ace_format>:
 */
uint32_t adjust_to_24bit_ace_format
(
    int64_t signed48
)
{
    4050:	b4b0      	push	{r4, r5, r7}
    4052:	b089      	sub	sp, #36	; 0x24
    4054:	af00      	add	r7, sp, #0
    4056:	e9c7 0100 	strd	r0, r1, [r7]
    int32_t ace24_format;
    const int64_t MAX_POSITIVE = 0x00001FFFFFFFFFFFuLL; /* +7.9999 */
    405a:	f04f 30ff 	mov.w	r0, #4294967295
    405e:	f641 71ff 	movw	r1, #8191	; 0x1fff
    4062:	e9c7 0104 	strd	r0, r1, [r7, #16]
    const int64_t MIN_NEGATIVE = 0xFFFF200000000000uLL; /* -8 */
    4066:	f04f 0000 	mov.w	r0, #0
    406a:	f04f 4110 	mov.w	r1, #2415919104	; 0x90000000
    406e:	ea4f 31e1 	mov.w	r1, r1, asr #15
    4072:	e9c7 0106 	strd	r0, r1, [r7, #24]
    
    /* Check saturation. */
    if(signed48 > MAX_POSITIVE)
    4076:	e9d7 0100 	ldrd	r0, r1, [r7]
    407a:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
    407e:	4284      	cmp	r4, r0
    4080:	eb75 0c01 	sbcs.w	ip, r5, r1
    4084:	da04      	bge.n	4090 <adjust_to_24bit_ace_format+0x40>
    {
        signed48 = MAX_POSITIVE;
    4086:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
    408a:	e9c7 0100 	strd	r0, r1, [r7]
    408e:	e00b      	b.n	40a8 <adjust_to_24bit_ace_format+0x58>
    }
    else if(signed48 < MIN_NEGATIVE)
    4090:	e9d7 4500 	ldrd	r4, r5, [r7]
    4094:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    4098:	4284      	cmp	r4, r0
    409a:	eb75 0c01 	sbcs.w	ip, r5, r1
    409e:	da03      	bge.n	40a8 <adjust_to_24bit_ace_format+0x58>
    {
        signed48 = MIN_NEGATIVE;
    40a0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    40a4:	e9c7 0100 	strd	r0, r1, [r7]
    }
    
    /* Adjust to 24-bit ACE format. */
    ace24_format = (uint32_t)(signed48 >> 14);
    40a8:	6879      	ldr	r1, [r7, #4]
    40aa:	ea4f 4181 	mov.w	r1, r1, lsl #18
    40ae:	6838      	ldr	r0, [r7, #0]
    40b0:	ea4f 3290 	mov.w	r2, r0, lsr #14
    40b4:	ea41 0202 	orr.w	r2, r1, r2
    40b8:	6879      	ldr	r1, [r7, #4]
    40ba:	ea4f 33a1 	mov.w	r3, r1, asr #14
    40be:	4613      	mov	r3, r2
    40c0:	60fb      	str	r3, [r7, #12]
    
    return ace24_format;
    40c2:	68fb      	ldr	r3, [r7, #12]
}
    40c4:	4618      	mov	r0, r3
    40c6:	f107 0724 	add.w	r7, r7, #36	; 0x24
    40ca:	46bd      	mov	sp, r7
    40cc:	bcb0      	pop	{r4, r5, r7}
    40ce:	4770      	bx	lr

000040d0 <adjust_to_16bit_ace_format>:
 */
uint32_t adjust_to_16bit_ace_format
(
    int64_t signed48
)
{
    40d0:	b4b0      	push	{r4, r5, r7}
    40d2:	b089      	sub	sp, #36	; 0x24
    40d4:	af00      	add	r7, sp, #0
    40d6:	e9c7 0100 	strd	r0, r1, [r7]
    int32_t ace24_format;
    const int64_t MAX_POSITIVE = 0x00001FFFFFFFFFFFuLL; /* +7.9999 */
    40da:	f04f 30ff 	mov.w	r0, #4294967295
    40de:	f641 71ff 	movw	r1, #8191	; 0x1fff
    40e2:	e9c7 0104 	strd	r0, r1, [r7, #16]
    const int64_t MIN_NEGATIVE = 0xFFFF200000000000uLL; /* -8 */
    40e6:	f04f 0000 	mov.w	r0, #0
    40ea:	f04f 4110 	mov.w	r1, #2415919104	; 0x90000000
    40ee:	ea4f 31e1 	mov.w	r1, r1, asr #15
    40f2:	e9c7 0106 	strd	r0, r1, [r7, #24]
    
    /* Check saturation. */
    if(signed48 > MAX_POSITIVE)
    40f6:	e9d7 0100 	ldrd	r0, r1, [r7]
    40fa:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
    40fe:	4284      	cmp	r4, r0
    4100:	eb75 0c01 	sbcs.w	ip, r5, r1
    4104:	da04      	bge.n	4110 <adjust_to_16bit_ace_format+0x40>
    {
        signed48 = MAX_POSITIVE;
    4106:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
    410a:	e9c7 0100 	strd	r0, r1, [r7]
    410e:	e00b      	b.n	4128 <adjust_to_16bit_ace_format+0x58>
    }
    else if(signed48 < MIN_NEGATIVE)
    4110:	e9d7 4500 	ldrd	r4, r5, [r7]
    4114:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    4118:	4284      	cmp	r4, r0
    411a:	eb75 0c01 	sbcs.w	ip, r5, r1
    411e:	da03      	bge.n	4128 <adjust_to_16bit_ace_format+0x58>
    {
        signed48 = MIN_NEGATIVE;
    4120:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    4124:	e9c7 0100 	strd	r0, r1, [r7]
    }
    
    /* Adjust to 24-bit ACE format. */
    ace24_format = (uint32_t)(signed48 >> 20);
    4128:	6879      	ldr	r1, [r7, #4]
    412a:	ea4f 3101 	mov.w	r1, r1, lsl #12
    412e:	6838      	ldr	r0, [r7, #0]
    4130:	ea4f 5210 	mov.w	r2, r0, lsr #20
    4134:	ea41 0202 	orr.w	r2, r1, r2
    4138:	6879      	ldr	r1, [r7, #4]
    413a:	ea4f 5321 	mov.w	r3, r1, asr #20
    413e:	4613      	mov	r3, r2
    4140:	60fb      	str	r3, [r7, #12]
    
    return ace24_format;
    4142:	68fb      	ldr	r3, [r7, #12]
}
    4144:	4618      	mov	r0, r3
    4146:	f107 0724 	add.w	r7, r7, #36	; 0x24
    414a:	46bd      	mov	sp, r7
    414c:	bcb0      	pop	{r4, r5, r7}
    414e:	4770      	bx	lr

00004150 <get_calibration>:
void get_calibration
(
    adc_channel_id_t channel_id,
    channel_calibration_t * p_calibration
)
{
    4150:	b490      	push	{r4, r7}
    4152:	b0a4      	sub	sp, #144	; 0x90
    4154:	af00      	add	r7, sp, #0
    4156:	4603      	mov	r3, r0
    4158:	6039      	str	r1, [r7, #0]
    415a:	71fb      	strb	r3, [r7, #7]
    const uint32_t channel_mask = 0x0000000F;
    415c:	f04f 030f 	mov.w	r3, #15
    4160:	65bb      	str	r3, [r7, #88]	; 0x58
    const uint32_t CMB_MUX_SEL_MASK = 0x01;
    4162:	f04f 0301 	mov.w	r3, #1
    4166:	65fb      	str	r3, [r7, #92]	; 0x5c
    const uint32_t TMB_MUX_SEL_MASK = 0x01;
    4168:	f04f 0301 	mov.w	r3, #1
    416c:	663b      	str	r3, [r7, #96]	; 0x60
        DIRECT_ADC_INPUT_CHAN,
        DIRECT_ADC_INPUT_CHAN,
        FLOATING_CHAN,
        FLOATING_CHAN,
        OBDOUT_CHAN
    };
    416e:	f642 4390 	movw	r3, #11408	; 0x2c90
    4172:	f2c0 0301 	movt	r3, #1
    4176:	f107 0c48 	add.w	ip, r7, #72	; 0x48
    417a:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    417c:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    cal_channel_type_t channel_type;
    uint32_t channel_nb;
    uint32_t adc_nb;
    uint32_t range;
    uint32_t quad_id;
    mtd_calibration_mc_t const * p_mc_coeff = 0;
    4180:	f04f 0300 	mov.w	r3, #0
    4184:	67bb      	str	r3, [r7, #120]	; 0x78
    
    channel_nb = channel_id & channel_mask;
    4186:	79fa      	ldrb	r2, [r7, #7]
    4188:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    418a:	ea02 0303 	and.w	r3, r2, r3
    418e:	66bb      	str	r3, [r7, #104]	; 0x68
    channel_type = channel_type_lut[channel_nb];
    4190:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    4192:	f107 0290 	add.w	r2, r7, #144	; 0x90
    4196:	4413      	add	r3, r2
    4198:	f813 3c48 	ldrb.w	r3, [r3, #-72]
    419c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
    adc_nb = ((uint32_t)channel_id & 0x30u) >> 4u;
    41a0:	79fb      	ldrb	r3, [r7, #7]
    41a2:	f003 0330 	and.w	r3, r3, #48	; 0x30
    41a6:	ea4f 1313 	mov.w	r3, r3, lsr #4
    41aa:	66fb      	str	r3, [r7, #108]	; 0x6c
    
    quad_id = adc_nb * 2;
    41ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    41ae:	ea4f 0343 	mov.w	r3, r3, lsl #1
    41b2:	677b      	str	r3, [r7, #116]	; 0x74
    
    if ( (channel_nb > 4) && (channel_nb < 9) ) { ++quad_id; }
    41b4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    41b6:	2b04      	cmp	r3, #4
    41b8:	d906      	bls.n	41c8 <get_calibration+0x78>
    41ba:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    41bc:	2b08      	cmp	r3, #8
    41be:	d803      	bhi.n	41c8 <get_calibration+0x78>
    41c0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    41c2:	f103 0301 	add.w	r3, r3, #1
    41c6:	677b      	str	r3, [r7, #116]	; 0x74
    
    switch ( channel_type )
    41c8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
    41cc:	2b05      	cmp	r3, #5
    41ce:	f200 8151 	bhi.w	4474 <get_calibration+0x324>
    41d2:	a201      	add	r2, pc, #4	; (adr r2, 41d8 <get_calibration+0x88>)
    41d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    41d8:	000041f1 	.word	0x000041f1
    41dc:	0000423f 	.word	0x0000423f
    41e0:	00004295 	.word	0x00004295
    41e4:	000042fb 	.word	0x000042fb
    41e8:	0000436d 	.word	0x0000436d
    41ec:	000043d5 	.word	0x000043d5
    {
    case ABPS1_CHAN:
        range = (ACE->ACB_DATA[quad_id].b8 & ABPS1_CFG_BITS_MASK) >> ABPS1_CFG_BITS_SHIFT;
    41f0:	f240 0200 	movw	r2, #0
    41f4:	f2c4 0202 	movt	r2, #16386	; 0x4002
    41f8:	6f79      	ldr	r1, [r7, #116]	; 0x74
    41fa:	460b      	mov	r3, r1
    41fc:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4200:	440b      	add	r3, r1
    4202:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4206:	4413      	add	r3, r2
    4208:	f503 7308 	add.w	r3, r3, #544	; 0x220
    420c:	791b      	ldrb	r3, [r3, #4]
    420e:	b2db      	uxtb	r3, r3
    4210:	f003 0306 	and.w	r3, r3, #6
    4214:	ea4f 0353 	mov.w	r3, r3, lsr #1
    4218:	673b      	str	r3, [r7, #112]	; 0x70
        p_mc_coeff = &p_mtd_data->abps_calibration[quad_id][0][range];
    421a:	f642 438c 	movw	r3, #11404	; 0x2c8c
    421e:	f2c0 0301 	movt	r3, #1
    4222:	681b      	ldr	r3, [r3, #0]
    4224:	f103 0390 	add.w	r3, r3, #144	; 0x90
    4228:	461a      	mov	r2, r3
    422a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    422c:	ea4f 01c3 	mov.w	r1, r3, lsl #3
    4230:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    4232:	440b      	add	r3, r1
    4234:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4238:	4413      	add	r3, r2
    423a:	67bb      	str	r3, [r7, #120]	; 0x78
        break;
    423c:	e122      	b.n	4484 <get_calibration+0x334>
        
    case ABPS2_CHAN:
        range = (ACE->ACB_DATA[quad_id].b8 & ABPS2_CFG_BITS_MASK) >> ABPS2_CFG_BITS_SHIFT;
    423e:	f240 0200 	movw	r2, #0
    4242:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4246:	6f79      	ldr	r1, [r7, #116]	; 0x74
    4248:	460b      	mov	r3, r1
    424a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    424e:	440b      	add	r3, r1
    4250:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4254:	4413      	add	r3, r2
    4256:	f503 7308 	add.w	r3, r3, #544	; 0x220
    425a:	791b      	ldrb	r3, [r3, #4]
    425c:	b2db      	uxtb	r3, r3
    425e:	f003 0360 	and.w	r3, r3, #96	; 0x60
    4262:	ea4f 1353 	mov.w	r3, r3, lsr #5
    4266:	673b      	str	r3, [r7, #112]	; 0x70
        p_mc_coeff = &p_mtd_data->abps_calibration[quad_id][1][range];
    4268:	f642 438c 	movw	r3, #11404	; 0x2c8c
    426c:	f2c0 0301 	movt	r3, #1
    4270:	681b      	ldr	r3, [r3, #0]
    4272:	f103 0390 	add.w	r3, r3, #144	; 0x90
    4276:	461a      	mov	r2, r3
    4278:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    427a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    427e:	f103 0301 	add.w	r3, r3, #1
    4282:	ea4f 0183 	mov.w	r1, r3, lsl #2
    4286:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    4288:	440b      	add	r3, r1
    428a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    428e:	4413      	add	r3, r2
    4290:	67bb      	str	r3, [r7, #120]	; 0x78
        break;
    4292:	e0f7      	b.n	4484 <get_calibration+0x334>
        
    case CMB_CHAN:
        {
            uint32_t cmb_mux_sel = (uint32_t)ACE->ACB_DATA[quad_id].b9 & CMB_MUX_SEL_MASK;
    4294:	f240 0200 	movw	r2, #0
    4298:	f2c4 0202 	movt	r2, #16386	; 0x4002
    429c:	6f79      	ldr	r1, [r7, #116]	; 0x74
    429e:	460b      	mov	r3, r1
    42a0:	ea4f 0343 	mov.w	r3, r3, lsl #1
    42a4:	440b      	add	r3, r1
    42a6:	ea4f 1303 	mov.w	r3, r3, lsl #4
    42aa:	4413      	add	r3, r2
    42ac:	f503 7308 	add.w	r3, r3, #544	; 0x220
    42b0:	7a1b      	ldrb	r3, [r3, #8]
    42b2:	b2db      	uxtb	r3, r3
    42b4:	461a      	mov	r2, r3
    42b6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    42b8:	ea02 0303 	and.w	r3, r2, r3
    42bc:	67fb      	str	r3, [r7, #124]	; 0x7c
            if ( cmb_mux_sel == 0 )
    42be:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    42c0:	2b00      	cmp	r3, #0
    42c2:	d10c      	bne.n	42de <get_calibration+0x18e>
            {   /* current monitor */
                p_mc_coeff = &p_mtd_data->cm_calibration[quad_id];
    42c4:	f642 438c 	movw	r3, #11404	; 0x2c8c
    42c8:	f2c0 0301 	movt	r3, #1
    42cc:	681b      	ldr	r3, [r3, #0]
    42ce:	f503 72c0 	add.w	r2, r3, #384	; 0x180
    42d2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    42d4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    42d8:	4413      	add	r3, r2
    42da:	67bb      	str	r3, [r7, #120]	; 0x78
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][0];
            }
        }
        break;
    42dc:	e0d2      	b.n	4484 <get_calibration+0x334>
            {   /* current monitor */
                p_mc_coeff = &p_mtd_data->cm_calibration[quad_id];
            }
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][0];
    42de:	f642 438c 	movw	r3, #11404	; 0x2c8c
    42e2:	f2c0 0301 	movt	r3, #1
    42e6:	681b      	ldr	r3, [r3, #0]
    42e8:	f503 73d8 	add.w	r3, r3, #432	; 0x1b0
    42ec:	461a      	mov	r2, r3
    42ee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    42f0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    42f4:	4413      	add	r3, r2
    42f6:	67bb      	str	r3, [r7, #120]	; 0x78
            }
        }
        break;
    42f8:	e0c4      	b.n	4484 <get_calibration+0x334>
        
    case TMB_CHAN:
        {
            uint32_t tmb_mux_sel = (uint32_t)ACE->ACB_DATA[quad_id].b10 & TMB_MUX_SEL_MASK;
    42fa:	f240 0200 	movw	r2, #0
    42fe:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4302:	6f79      	ldr	r1, [r7, #116]	; 0x74
    4304:	460b      	mov	r3, r1
    4306:	ea4f 0343 	mov.w	r3, r3, lsl #1
    430a:	440b      	add	r3, r1
    430c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4310:	4413      	add	r3, r2
    4312:	f503 730a 	add.w	r3, r3, #552	; 0x228
    4316:	791b      	ldrb	r3, [r3, #4]
    4318:	b2db      	uxtb	r3, r3
    431a:	461a      	mov	r2, r3
    431c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    431e:	ea02 0303 	and.w	r3, r2, r3
    4322:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
            if ( tmb_mux_sel == 0 )
    4326:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
    432a:	2b00      	cmp	r3, #0
    432c:	d10c      	bne.n	4348 <get_calibration+0x1f8>
            {   /* temperature monitor */
                p_mc_coeff = &p_mtd_data->tm_calibration[quad_id];
    432e:	f642 438c 	movw	r3, #11404	; 0x2c8c
    4332:	f2c0 0301 	movt	r3, #1
    4336:	681b      	ldr	r3, [r3, #0]
    4338:	f503 72cc 	add.w	r2, r3, #408	; 0x198
    433c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    433e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4342:	4413      	add	r3, r2
    4344:	67bb      	str	r3, [r7, #120]	; 0x78
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][1];
            }
        }
        break;
    4346:	e09d      	b.n	4484 <get_calibration+0x334>
            {   /* temperature monitor */
                p_mc_coeff = &p_mtd_data->tm_calibration[quad_id];
            }
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][1];
    4348:	f642 438c 	movw	r3, #11404	; 0x2c8c
    434c:	f2c0 0301 	movt	r3, #1
    4350:	681b      	ldr	r3, [r3, #0]
    4352:	f503 73d8 	add.w	r3, r3, #432	; 0x1b0
    4356:	461a      	mov	r2, r3
    4358:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    435a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    435e:	f103 0301 	add.w	r3, r3, #1
    4362:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4366:	4413      	add	r3, r2
    4368:	67bb      	str	r3, [r7, #120]	; 0x78
            }
        }
        break;
    436a:	e08b      	b.n	4484 <get_calibration+0x334>
#ifdef SMARTFUSION_060_DEVICE
            const uint32_t channel_to_direct_in_lut[16]
                = { 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10 };
#else
            const uint32_t channel_to_direct_in_lut[16]
                = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 0, 0, 0 };
    436c:	f642 43a0 	movw	r3, #11424	; 0x2ca0
    4370:	f2c0 0301 	movt	r3, #1
    4374:	f107 0c08 	add.w	ip, r7, #8
    4378:	461c      	mov	r4, r3
    437a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    437c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    4380:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    4382:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    4386:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    4388:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    438c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
    4390:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
#endif
            uint32_t direct_in_id;
            
            direct_in_id = channel_to_direct_in_lut[channel_id & channel_mask];
    4394:	79fa      	ldrb	r2, [r7, #7]
    4396:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    4398:	ea02 0303 	and.w	r3, r2, r3
    439c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    43a0:	f107 0290 	add.w	r2, r7, #144	; 0x90
    43a4:	4413      	add	r3, r2
    43a6:	f853 3c88 	ldr.w	r3, [r3, #-136]
    43aa:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
            p_mc_coeff = &p_mtd_data->adc_direct_input_cal[adc_nb][direct_in_id];
    43ae:	f642 438c 	movw	r3, #11404	; 0x2c8c
    43b2:	f2c0 0301 	movt	r3, #1
    43b6:	681b      	ldr	r3, [r3, #0]
    43b8:	f503 73f0 	add.w	r3, r3, #480	; 0x1e0
    43bc:	461a      	mov	r2, r3
    43be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    43c0:	ea4f 0183 	mov.w	r1, r3, lsl #2
    43c4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
    43c8:	440b      	add	r3, r1
    43ca:	ea4f 0383 	mov.w	r3, r3, lsl #2
    43ce:	4413      	add	r3, r2
    43d0:	67bb      	str	r3, [r7, #120]	; 0x78
        }
        break;
    43d2:	e057      	b.n	4484 <get_calibration+0x334>
        
    case OBDOUT_CHAN:
        {
            uint32_t obd_mode = (uint32_t)ACE->ACB_DATA[quad_id].b6 & OBD_MODE_MASK;
    43d4:	f240 0200 	movw	r2, #0
    43d8:	f2c4 0202 	movt	r2, #16386	; 0x4002
    43dc:	6f79      	ldr	r1, [r7, #116]	; 0x74
    43de:	460b      	mov	r3, r1
    43e0:	ea4f 0343 	mov.w	r3, r3, lsl #1
    43e4:	440b      	add	r3, r1
    43e6:	ea4f 1303 	mov.w	r3, r3, lsl #4
    43ea:	4413      	add	r3, r2
    43ec:	f503 7306 	add.w	r3, r3, #536	; 0x218
    43f0:	791b      	ldrb	r3, [r3, #4]
    43f2:	b2db      	uxtb	r3, r3
    43f4:	f003 0301 	and.w	r3, r3, #1
    43f8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
            uint32_t chopping_option = (uint32_t)ACE->ACB_DATA[quad_id].b6 & OBD_CHOPPING_MASK;
    43fc:	f240 0200 	movw	r2, #0
    4400:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4404:	6f79      	ldr	r1, [r7, #116]	; 0x74
    4406:	460b      	mov	r3, r1
    4408:	ea4f 0343 	mov.w	r3, r3, lsl #1
    440c:	440b      	add	r3, r1
    440e:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4412:	4413      	add	r3, r2
    4414:	f503 7306 	add.w	r3, r3, #536	; 0x218
    4418:	791b      	ldrb	r3, [r3, #4]
    441a:	b2db      	uxtb	r3, r3
    441c:	f003 0302 	and.w	r3, r3, #2
    4420:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
            if (obd_mode > 0)
    4424:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
    4428:	2b00      	cmp	r3, #0
    442a:	d003      	beq.n	4434 <get_calibration+0x2e4>
            {
                obd_mode = 1;
    442c:	f04f 0301 	mov.w	r3, #1
    4430:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
            }
            if (chopping_option > 0)
    4434:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
    4438:	2b00      	cmp	r3, #0
    443a:	d003      	beq.n	4444 <get_calibration+0x2f4>
            {
                chopping_option = 1;
    443c:	f04f 0301 	mov.w	r3, #1
    4440:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
            }
            p_mc_coeff = &p_mtd_data->obd_calibration[adc_nb][obd_mode][chopping_option];
    4444:	f642 438c 	movw	r3, #11404	; 0x2c8c
    4448:	f2c0 0301 	movt	r3, #1
    444c:	681b      	ldr	r3, [r3, #0]
    444e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
    4452:	461a      	mov	r2, r3
    4454:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    4456:	ea4f 0143 	mov.w	r1, r3, lsl #1
    445a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
    445e:	440b      	add	r3, r1
    4460:	ea4f 0143 	mov.w	r1, r3, lsl #1
    4464:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
    4468:	440b      	add	r3, r1
    446a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    446e:	4413      	add	r3, r2
    4470:	67bb      	str	r3, [r7, #120]	; 0x78
        }
        break;
    4472:	e007      	b.n	4484 <get_calibration+0x334>
       
    case FLOATING_CHAN:
    default:
        /* Give neutral values is invalid channel. */
        p_calibration->m1 = NEUTRAL_M_FACTOR;
    4474:	683b      	ldr	r3, [r7, #0]
    4476:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    447a:	805a      	strh	r2, [r3, #2]
        p_calibration->c1 = NEUTRAL_C_OFFSET;
    447c:	683b      	ldr	r3, [r7, #0]
    447e:	f04f 0200 	mov.w	r2, #0
    4482:	809a      	strh	r2, [r3, #4]
        break;
    }
    
    if (p_mc_coeff != 0)
    4484:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    4486:	2b00      	cmp	r3, #0
    4488:	d007      	beq.n	449a <get_calibration+0x34a>
    {
        p_calibration->m1 = p_mc_coeff->m;
    448a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    448c:	881a      	ldrh	r2, [r3, #0]
    448e:	683b      	ldr	r3, [r7, #0]
    4490:	805a      	strh	r2, [r3, #2]
        p_calibration->c1 = p_mc_coeff->c;
    4492:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    4494:	885a      	ldrh	r2, [r3, #2]
    4496:	683b      	ldr	r3, [r7, #0]
    4498:	809a      	strh	r2, [r3, #4]
    
    /*--------------------------------------------------------------------------
      Retrieve the value of the mext factor. This depends if external VAREF is
      used by the ADC sampling the analog input channel.
     */
    if (g_ace_external_varef_used[adc_nb])
    449a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
    449c:	f642 2378 	movw	r3, #10872	; 0x2a78
    44a0:	f2c0 0301 	movt	r3, #1
    44a4:	5c9b      	ldrb	r3, [r3, r2]
    44a6:	2b00      	cmp	r3, #0
    44a8:	d008      	beq.n	44bc <get_calibration+0x36c>
    {
        p_calibration->mext = p_mtd_data->global_settings.varef_m;
    44aa:	f642 438c 	movw	r3, #11404	; 0x2c8c
    44ae:	f2c0 0301 	movt	r3, #1
    44b2:	681b      	ldr	r3, [r3, #0]
    44b4:	8b9a      	ldrh	r2, [r3, #28]
    44b6:	683b      	ldr	r3, [r7, #0]
    44b8:	801a      	strh	r2, [r3, #0]
    44ba:	e003      	b.n	44c4 <get_calibration+0x374>
    }
    else
    {
        p_calibration->mext = NEUTRAL_M_FACTOR;
    44bc:	683b      	ldr	r3, [r7, #0]
    44be:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    44c2:	801a      	strh	r2, [r3, #0]
    }
}
    44c4:	f107 0790 	add.w	r7, r7, #144	; 0x90
    44c8:	46bd      	mov	sp, r7
    44ca:	bc90      	pop	{r4, r7}
    44cc:	4770      	bx	lr
    44ce:	bf00      	nop

000044d0 <write_transform_coefficients>:
(
    ace_channel_handle_t channel_handle,
	uint32_t m,
	uint32_t c
)
{
    44d0:	b480      	push	{r7}
    44d2:	b087      	sub	sp, #28
    44d4:	af00      	add	r7, sp, #0
    44d6:	4603      	mov	r3, r0
    44d8:	60b9      	str	r1, [r7, #8]
    44da:	607a      	str	r2, [r7, #4]
    44dc:	73fb      	strb	r3, [r7, #15]
    uint16_t m_ppe_offset;
    uint16_t c_ppe_offset;
    const uint32_t PPE_OPCODE_MASK = 0xFF000000u;
    44de:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
    44e2:	617b      	str	r3, [r7, #20]
    
    m_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].m_ppe_offset;
    44e4:	7bfa      	ldrb	r2, [r7, #15]
    44e6:	f642 2390 	movw	r3, #10896	; 0x2a90
    44ea:	f2c0 0301 	movt	r3, #1
    44ee:	f833 3032 	ldrh.w	r3, [r3, r2, lsl #3]
    44f2:	823b      	strh	r3, [r7, #16]
    c_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    44f4:	7bfb      	ldrb	r3, [r7, #15]
    44f6:	f642 2290 	movw	r2, #10896	; 0x2a90
    44fa:	f2c0 0201 	movt	r2, #1
    44fe:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    4502:	4413      	add	r3, r2
    4504:	885b      	ldrh	r3, [r3, #2]
    4506:	827b      	strh	r3, [r7, #18]
    
    ACE->PPE_RAM_DATA[m_ppe_offset]
    4508:	f240 0300 	movw	r3, #0
    450c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4510:	8a38      	ldrh	r0, [r7, #16]
        = (ACE->PPE_RAM_DATA[m_ppe_offset] & PPE_OPCODE_MASK) | (m >> 8u);
    4512:	f240 0200 	movw	r2, #0
    4516:	f2c4 0202 	movt	r2, #16386	; 0x4002
    451a:	8a39      	ldrh	r1, [r7, #16]
    451c:	f501 61c0 	add.w	r1, r1, #1536	; 0x600
    4520:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
    4524:	697a      	ldr	r2, [r7, #20]
    4526:	ea01 0102 	and.w	r1, r1, r2
    452a:	68ba      	ldr	r2, [r7, #8]
    452c:	ea4f 2212 	mov.w	r2, r2, lsr #8
    4530:	ea41 0102 	orr.w	r1, r1, r2
    const uint32_t PPE_OPCODE_MASK = 0xFF000000u;
    
    m_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].m_ppe_offset;
    c_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    
    ACE->PPE_RAM_DATA[m_ppe_offset]
    4534:	f500 62c0 	add.w	r2, r0, #1536	; 0x600
    4538:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        = (ACE->PPE_RAM_DATA[m_ppe_offset] & PPE_OPCODE_MASK) | (m >> 8u);
        
    ACE->PPE_RAM_DATA[c_ppe_offset]
    453c:	f240 0300 	movw	r3, #0
    4540:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4544:	8a78      	ldrh	r0, [r7, #18]
        = (ACE->PPE_RAM_DATA[c_ppe_offset] & PPE_OPCODE_MASK) | (c >> 8u);
    4546:	f240 0200 	movw	r2, #0
    454a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    454e:	8a79      	ldrh	r1, [r7, #18]
    4550:	f501 61c0 	add.w	r1, r1, #1536	; 0x600
    4554:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
    4558:	697a      	ldr	r2, [r7, #20]
    455a:	ea01 0102 	and.w	r1, r1, r2
    455e:	687a      	ldr	r2, [r7, #4]
    4560:	ea4f 2212 	mov.w	r2, r2, lsr #8
    4564:	ea41 0102 	orr.w	r1, r1, r2
    c_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    
    ACE->PPE_RAM_DATA[m_ppe_offset]
        = (ACE->PPE_RAM_DATA[m_ppe_offset] & PPE_OPCODE_MASK) | (m >> 8u);
        
    ACE->PPE_RAM_DATA[c_ppe_offset]
    4568:	f500 62c0 	add.w	r2, r0, #1536	; 0x600
    456c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        = (ACE->PPE_RAM_DATA[c_ppe_offset] & PPE_OPCODE_MASK) | (c >> 8u);
}
    4570:	f107 071c 	add.w	r7, r7, #28
    4574:	46bd      	mov	sp, r7
    4576:	bc80      	pop	{r7}
    4578:	4770      	bx	lr
    457a:	bf00      	nop

0000457c <ACE_init>:

/*-------------------------------------------------------------------------*//**
  See "mss_ace.h" for details of how to use this function.
 */
void ACE_init( void )
{
    457c:	b580      	push	{r7, lr}
    457e:	af00      	add	r7, sp, #0
    /* Initialize driver's internal data. */
    ace_init_flags();
    4580:	f7fe fcfe 	bl	2f80 <ace_init_flags>
    
    /* Initialize the data structures used by conversion functions. */
    ace_init_convert();
    4584:	f7fd ffce 	bl	2524 <ace_init_convert>
}
    4588:	bd80      	pop	{r7, pc}
    458a:	bf00      	nop

0000458c <ACE_start_adc>:
 */
void ACE_start_adc
(
	adc_channel_id_t channel_id
)
{
    458c:	b480      	push	{r7}
    458e:	b083      	sub	sp, #12
    4590:	af00      	add	r7, sp, #0
    4592:	4603      	mov	r3, r0
    4594:	71fb      	strb	r3, [r7, #7]
    ACE->ADC0_CONV_CTRL = (uint32_t)((uint32_t)channel_id | START_ADC_CONVERSION);
    4596:	f240 0300 	movw	r3, #0
    459a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    459e:	79fa      	ldrb	r2, [r7, #7]
    45a0:	ea6f 6242 	mvn.w	r2, r2, lsl #25
    45a4:	ea6f 6252 	mvn.w	r2, r2, lsr #25
    45a8:	b2d2      	uxtb	r2, r2
    45aa:	651a      	str	r2, [r3, #80]	; 0x50
}
    45ac:	f107 070c 	add.w	r7, r7, #12
    45b0:	46bd      	mov	sp, r7
    45b2:	bc80      	pop	{r7}
    45b4:	4770      	bx	lr
    45b6:	bf00      	nop

000045b8 <ACE_get_adc_result>:

uint16_t ACE_get_adc_result
(
    uint8_t adc_id
)
{
    45b8:	b480      	push	{r7}
    45ba:	b085      	sub	sp, #20
    45bc:	af00      	add	r7, sp, #0
    45be:	4603      	mov	r3, r0
    45c0:	71fb      	strb	r3, [r7, #7]
    uint16_t result = 0u;
    45c2:	f04f 0300 	mov.w	r3, #0
    45c6:	817b      	strh	r3, [r7, #10]
    uint32_t data_valid;

    ASSERT( adc_id < NB_OF_ANALOG_MODULES );
    45c8:	79fb      	ldrb	r3, [r7, #7]
    45ca:	2b02      	cmp	r3, #2
    45cc:	d900      	bls.n	45d0 <ACE_get_adc_result+0x18>
    45ce:	be00      	bkpt	0x0000
    
    if ( adc_id < (uint8_t)NB_OF_ANALOG_MODULES )
    45d0:	79fb      	ldrb	r3, [r7, #7]
    45d2:	2b02      	cmp	r3, #2
    45d4:	d81b      	bhi.n	460e <ACE_get_adc_result+0x56>
    {
        do {
            data_valid = (uint32_t)(*adc_status_reg_lut[adc_id] & ADC_DATAVALID_MASK);
    45d6:	79fa      	ldrb	r2, [r7, #7]
    45d8:	f642 43e8 	movw	r3, #11496	; 0x2ce8
    45dc:	f2c0 0301 	movt	r3, #1
    45e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    45e4:	681b      	ldr	r3, [r3, #0]
    45e6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
    45ea:	60fb      	str	r3, [r7, #12]
        } while ( !data_valid );
    45ec:	68fb      	ldr	r3, [r7, #12]
    45ee:	2b00      	cmp	r3, #0
    45f0:	d0f1      	beq.n	45d6 <ACE_get_adc_result+0x1e>
        
        result = (uint16_t)(*adc_status_reg_lut[adc_id] & ADC_RESULT_MASK);
    45f2:	79fa      	ldrb	r2, [r7, #7]
    45f4:	f642 43e8 	movw	r3, #11496	; 0x2ce8
    45f8:	f2c0 0301 	movt	r3, #1
    45fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    4600:	681b      	ldr	r3, [r3, #0]
    4602:	b29b      	uxth	r3, r3
    4604:	ea4f 5303 	mov.w	r3, r3, lsl #20
    4608:	ea4f 5313 	mov.w	r3, r3, lsr #20
    460c:	817b      	strh	r3, [r7, #10]
    }
    return result;
    460e:	897b      	ldrh	r3, [r7, #10]
}
    4610:	4618      	mov	r0, r3
    4612:	f107 0714 	add.w	r7, r7, #20
    4616:	46bd      	mov	sp, r7
    4618:	bc80      	pop	{r7}
    461a:	4770      	bx	lr

0000461c <ACE_configure_sdd>:
	sdd_id_t            sdd_id,
	sdd_resolution_t    resolution,
    uint8_t             mode,
    sdd_update_method_t sync_update
)
{
    461c:	b490      	push	{r4, r7}
    461e:	b086      	sub	sp, #24
    4620:	af00      	add	r7, sp, #0
    4622:	71f8      	strb	r0, [r7, #7]
    4624:	71b9      	strb	r1, [r7, #6]
    4626:	717a      	strb	r2, [r7, #5]
    4628:	713b      	strb	r3, [r7, #4]
    ASSERT( sdd_id < NB_OF_SDD );
    462a:	79fb      	ldrb	r3, [r7, #7]
    462c:	2b02      	cmp	r3, #2
    462e:	d900      	bls.n	4632 <ACE_configure_sdd+0x16>
    4630:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    4632:	79fb      	ldrb	r3, [r7, #7]
    4634:	2b02      	cmp	r3, #2
    4636:	f200 80bc 	bhi.w	47b2 <ACE_configure_sdd+0x196>
    {
#ifdef SMARTFUSION_060_DEVICE
        const uint8_t sdd_2_quad_lut[NB_OF_SDD] = {0u};
#else	
        const uint8_t sdd_2_quad_lut[NB_OF_SDD] = {0u, 2u, 4u};
    463a:	f642 5234 	movw	r2, #11572	; 0x2d34
    463e:	f2c0 0201 	movt	r2, #1
    4642:	f107 030c 	add.w	r3, r7, #12
    4646:	6812      	ldr	r2, [r2, #0]
    4648:	4611      	mov	r1, r2
    464a:	8019      	strh	r1, [r3, #0]
    464c:	f103 0302 	add.w	r3, r3, #2
    4650:	ea4f 4212 	mov.w	r2, r2, lsr #16
    4654:	701a      	strb	r2, [r3, #0]
#endif
        uint8_t quad_id;
        uint8_t obd_mode_idx = 1u;
    4656:	f04f 0301 	mov.w	r3, #1
    465a:	74bb      	strb	r3, [r7, #18]
        uint8_t chopping_mode_idx = 0u;
    465c:	f04f 0300 	mov.w	r3, #0
    4660:	74fb      	strb	r3, [r7, #19]
        uint32_t saved_pc2_ctrl;
        
        quad_id = sdd_2_quad_lut[sdd_id];
    4662:	79fb      	ldrb	r3, [r7, #7]
    4664:	f107 0218 	add.w	r2, r7, #24
    4668:	4413      	add	r3, r2
    466a:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
    466e:	747b      	strb	r3, [r7, #17]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    4670:	f240 0300 	movw	r3, #0
    4674:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4678:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    467c:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    467e:	f240 0300 	movw	r3, #0
    4682:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4686:	f04f 0200 	mov.w	r2, #0
    468a:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        
        /* Select between voltage/current and RTZ modes.*/
        ACE->ACB_DATA[quad_id].b6 = mode;
    468e:	f240 0200 	movw	r2, #0
    4692:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4696:	7c79      	ldrb	r1, [r7, #17]
    4698:	460b      	mov	r3, r1
    469a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    469e:	440b      	add	r3, r1
    46a0:	ea4f 1303 	mov.w	r3, r3, lsl #4
    46a4:	4413      	add	r3, r2
    46a6:	f503 7306 	add.w	r3, r3, #536	; 0x218
    46aa:	797a      	ldrb	r2, [r7, #5]
    46ac:	711a      	strb	r2, [r3, #4]
        
        /* Load manufacturing generated trim value. */
        if ( (mode & OBD_MODE_MASK) > 0u )
    46ae:	797b      	ldrb	r3, [r7, #5]
    46b0:	f003 0301 	and.w	r3, r3, #1
    46b4:	b2db      	uxtb	r3, r3
    46b6:	2b00      	cmp	r3, #0
    46b8:	d002      	beq.n	46c0 <ACE_configure_sdd+0xa4>
        {
            obd_mode_idx = 0u;
    46ba:	f04f 0300 	mov.w	r3, #0
    46be:	74bb      	strb	r3, [r7, #18]
        }
        if ( (mode & OBD_CHOPPING_MASK) > 0u )
    46c0:	797b      	ldrb	r3, [r7, #5]
    46c2:	f003 0302 	and.w	r3, r3, #2
    46c6:	2b00      	cmp	r3, #0
    46c8:	d002      	beq.n	46d0 <ACE_configure_sdd+0xb4>
        {
            chopping_mode_idx = 1u;
    46ca:	f04f 0301 	mov.w	r3, #1
    46ce:	74fb      	strb	r3, [r7, #19]
        }
        ACE->ACB_DATA[quad_id].b4
    46d0:	f240 0200 	movw	r2, #0
    46d4:	f2c4 0202 	movt	r2, #16386	; 0x4002
    46d8:	7c79      	ldrb	r1, [r7, #17]
            = p_mtd_data->odb_trimming[sdd_id][obd_mode_idx][chopping_mode_idx];
    46da:	f642 5324 	movw	r3, #11556	; 0x2d24
    46de:	f2c0 0301 	movt	r3, #1
    46e2:	681b      	ldr	r3, [r3, #0]
    46e4:	79fc      	ldrb	r4, [r7, #7]
    46e6:	f897 c012 	ldrb.w	ip, [r7, #18]
    46ea:	7cf8      	ldrb	r0, [r7, #19]
    46ec:	ea4f 0444 	mov.w	r4, r4, lsl #1
    46f0:	44a4      	add	ip, r4
    46f2:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    46f6:	4460      	add	r0, ip
    46f8:	4403      	add	r3, r0
    46fa:	f103 0380 	add.w	r3, r3, #128	; 0x80
    46fe:	7918      	ldrb	r0, [r3, #4]
        }
        if ( (mode & OBD_CHOPPING_MASK) > 0u )
        {
            chopping_mode_idx = 1u;
        }
        ACE->ACB_DATA[quad_id].b4
    4700:	460b      	mov	r3, r1
    4702:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4706:	440b      	add	r3, r1
    4708:	ea4f 1303 	mov.w	r3, r3, lsl #4
    470c:	4413      	add	r3, r2
    470e:	f503 7304 	add.w	r3, r3, #528	; 0x210
    4712:	4602      	mov	r2, r0
    4714:	711a      	strb	r2, [r3, #4]
            = p_mtd_data->odb_trimming[sdd_id][obd_mode_idx][chopping_mode_idx];
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    4716:	f240 0300 	movw	r3, #0
    471a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    471e:	697a      	ldr	r2, [r7, #20]
    4720:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
        /* Set SDD resolution. */
        *dac_ctrl_reg_lut[sdd_id] = (uint32_t)resolution;
    4724:	79fa      	ldrb	r2, [r7, #7]
    4726:	f642 43f4 	movw	r3, #11508	; 0x2cf4
    472a:	f2c0 0301 	movt	r3, #1
    472e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    4732:	79ba      	ldrb	r2, [r7, #6]
    4734:	601a      	str	r2, [r3, #0]
        
        /* Update SDD value through SSE_DACn_BYTES01. */
        *dac_ctrl_reg_lut[sdd_id] |= SDD_REG_SEL_MASK;
    4736:	79fa      	ldrb	r2, [r7, #7]
    4738:	f642 43f4 	movw	r3, #11508	; 0x2cf4
    473c:	f2c0 0301 	movt	r3, #1
    4740:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    4744:	79f9      	ldrb	r1, [r7, #7]
    4746:	f642 43f4 	movw	r3, #11508	; 0x2cf4
    474a:	f2c0 0301 	movt	r3, #1
    474e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    4752:	681b      	ldr	r3, [r3, #0]
    4754:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    4758:	6013      	str	r3, [r2, #0]
        
        /* Synchronous or individual SDD update. */
        if ( INDIVIDUAL_UPDATE == sync_update )
    475a:	793b      	ldrb	r3, [r7, #4]
    475c:	2b00      	cmp	r3, #0
    475e:	d115      	bne.n	478c <ACE_configure_sdd+0x170>
        {
            ACE->DAC_SYNC_CTRL &= ~dac_enable_masks_lut[sdd_id];
    4760:	f240 0300 	movw	r3, #0
    4764:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4768:	f240 0200 	movw	r2, #0
    476c:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4770:	6911      	ldr	r1, [r2, #16]
    4772:	79f8      	ldrb	r0, [r7, #7]
    4774:	f642 5200 	movw	r2, #11520	; 0x2d00
    4778:	f2c0 0201 	movt	r2, #1
    477c:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
    4780:	ea6f 0202 	mvn.w	r2, r2
    4784:	ea01 0202 	and.w	r2, r1, r2
    4788:	611a      	str	r2, [r3, #16]
    478a:	e012      	b.n	47b2 <ACE_configure_sdd+0x196>
        }
        else
        {
            ACE->DAC_SYNC_CTRL |= dac_enable_masks_lut[sdd_id];
    478c:	f240 0300 	movw	r3, #0
    4790:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4794:	f240 0200 	movw	r2, #0
    4798:	f2c4 0202 	movt	r2, #16386	; 0x4002
    479c:	6911      	ldr	r1, [r2, #16]
    479e:	79f8      	ldrb	r0, [r7, #7]
    47a0:	f642 5200 	movw	r2, #11520	; 0x2d00
    47a4:	f2c0 0201 	movt	r2, #1
    47a8:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
    47ac:	ea41 0202 	orr.w	r2, r1, r2
    47b0:	611a      	str	r2, [r3, #16]
        }
    }
}
    47b2:	f107 0718 	add.w	r7, r7, #24
    47b6:	46bd      	mov	sp, r7
    47b8:	bc90      	pop	{r4, r7}
    47ba:	4770      	bx	lr

000047bc <ACE_enable_sdd>:
 */
void ACE_enable_sdd
(
	sdd_id_t    sdd_id
)
{
    47bc:	b480      	push	{r7}
    47be:	b083      	sub	sp, #12
    47c0:	af00      	add	r7, sp, #0
    47c2:	4603      	mov	r3, r0
    47c4:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    47c6:	79fb      	ldrb	r3, [r7, #7]
    47c8:	2b02      	cmp	r3, #2
    47ca:	d900      	bls.n	47ce <ACE_enable_sdd+0x12>
    47cc:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    47ce:	79fb      	ldrb	r3, [r7, #7]
    47d0:	2b02      	cmp	r3, #2
    47d2:	d811      	bhi.n	47f8 <ACE_enable_sdd+0x3c>
    {
        *dac_ctrl_reg_lut[sdd_id] |= SDD_ENABLE_MASK;
    47d4:	79fa      	ldrb	r2, [r7, #7]
    47d6:	f642 43f4 	movw	r3, #11508	; 0x2cf4
    47da:	f2c0 0301 	movt	r3, #1
    47de:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    47e2:	79f9      	ldrb	r1, [r7, #7]
    47e4:	f642 43f4 	movw	r3, #11508	; 0x2cf4
    47e8:	f2c0 0301 	movt	r3, #1
    47ec:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    47f0:	681b      	ldr	r3, [r3, #0]
    47f2:	f043 0320 	orr.w	r3, r3, #32
    47f6:	6013      	str	r3, [r2, #0]
    }
}
    47f8:	f107 070c 	add.w	r7, r7, #12
    47fc:	46bd      	mov	sp, r7
    47fe:	bc80      	pop	{r7}
    4800:	4770      	bx	lr
    4802:	bf00      	nop

00004804 <ACE_disable_sdd>:
 */
void ACE_disable_sdd
(
	sdd_id_t    sdd_id
)
{
    4804:	b480      	push	{r7}
    4806:	b083      	sub	sp, #12
    4808:	af00      	add	r7, sp, #0
    480a:	4603      	mov	r3, r0
    480c:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    480e:	79fb      	ldrb	r3, [r7, #7]
    4810:	2b02      	cmp	r3, #2
    4812:	d900      	bls.n	4816 <ACE_disable_sdd+0x12>
    4814:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    4816:	79fb      	ldrb	r3, [r7, #7]
    4818:	2b02      	cmp	r3, #2
    481a:	d811      	bhi.n	4840 <ACE_disable_sdd+0x3c>
    {
        *dac_ctrl_reg_lut[sdd_id] &= ~SDD_ENABLE_MASK;
    481c:	79fa      	ldrb	r2, [r7, #7]
    481e:	f642 43f4 	movw	r3, #11508	; 0x2cf4
    4822:	f2c0 0301 	movt	r3, #1
    4826:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    482a:	79f9      	ldrb	r1, [r7, #7]
    482c:	f642 43f4 	movw	r3, #11508	; 0x2cf4
    4830:	f2c0 0301 	movt	r3, #1
    4834:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    4838:	681b      	ldr	r3, [r3, #0]
    483a:	f023 0320 	bic.w	r3, r3, #32
    483e:	6013      	str	r3, [r2, #0]
    }
}
    4840:	f107 070c 	add.w	r7, r7, #12
    4844:	46bd      	mov	sp, r7
    4846:	bc80      	pop	{r7}
    4848:	4770      	bx	lr
    484a:	bf00      	nop

0000484c <ACE_set_sdd_value>:
void ACE_set_sdd_value
(
	sdd_id_t    sdd_id,
	uint32_t    sdd_value
)
{
    484c:	b480      	push	{r7}
    484e:	b083      	sub	sp, #12
    4850:	af00      	add	r7, sp, #0
    4852:	4603      	mov	r3, r0
    4854:	6039      	str	r1, [r7, #0]
    4856:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    4858:	79fb      	ldrb	r3, [r7, #7]
    485a:	2b02      	cmp	r3, #2
    485c:	d900      	bls.n	4860 <ACE_set_sdd_value+0x14>
    485e:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    4860:	79fb      	ldrb	r3, [r7, #7]
    4862:	2b02      	cmp	r3, #2
    4864:	d813      	bhi.n	488e <ACE_set_sdd_value+0x42>
    {
        *dac_byte2_reg_lut[sdd_id] = sdd_value >> 16;
    4866:	79fa      	ldrb	r2, [r7, #7]
    4868:	f642 5318 	movw	r3, #11544	; 0x2d18
    486c:	f2c0 0301 	movt	r3, #1
    4870:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    4874:	683a      	ldr	r2, [r7, #0]
    4876:	ea4f 4212 	mov.w	r2, r2, lsr #16
    487a:	601a      	str	r2, [r3, #0]
        *dac_byte01_reg_lut[sdd_id] = sdd_value;
    487c:	79fa      	ldrb	r2, [r7, #7]
    487e:	f642 530c 	movw	r3, #11532	; 0x2d0c
    4882:	f2c0 0301 	movt	r3, #1
    4886:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    488a:	683a      	ldr	r2, [r7, #0]
    488c:	601a      	str	r2, [r3, #0]
    }
}
    488e:	f107 070c 	add.w	r7, r7, #12
    4892:	46bd      	mov	sp, r7
    4894:	bc80      	pop	{r7}
    4896:	4770      	bx	lr

00004898 <ACE_set_sdd_value_sync>:
(
    uint32_t sdd0_value,
    uint32_t sdd1_value,
    uint32_t sdd2_value
)
{
    4898:	b480      	push	{r7}
    489a:	b087      	sub	sp, #28
    489c:	af00      	add	r7, sp, #0
    489e:	60f8      	str	r0, [r7, #12]
    48a0:	60b9      	str	r1, [r7, #8]
    48a2:	607a      	str	r2, [r7, #4]
    uint32_t dac_sync_ctrl;
    
    dac_sync_ctrl = ACE->DAC_SYNC_CTRL;
    48a4:	f240 0300 	movw	r3, #0
    48a8:	f2c4 0302 	movt	r3, #16386	; 0x4002
    48ac:	691b      	ldr	r3, [r3, #16]
    48ae:	617b      	str	r3, [r7, #20]
    
    if ( SDD_NO_UPDATE != sdd0_value )
    48b0:	68fb      	ldr	r3, [r7, #12]
    48b2:	f1b3 3fff 	cmp.w	r3, #4294967295
    48b6:	d012      	beq.n	48de <ACE_set_sdd_value_sync+0x46>
    {
        ACE->DAC0_BYTE2 = sdd0_value >> 16;
    48b8:	f240 0300 	movw	r3, #0
    48bc:	f2c4 0302 	movt	r3, #16386	; 0x4002
    48c0:	68fa      	ldr	r2, [r7, #12]
    48c2:	ea4f 4212 	mov.w	r2, r2, lsr #16
    48c6:	66da      	str	r2, [r3, #108]	; 0x6c
        ACE->SSE_DAC0_BYTES01 = sdd0_value;
    48c8:	f240 0300 	movw	r3, #0
    48cc:	f2c4 0302 	movt	r3, #16386	; 0x4002
    48d0:	68fa      	ldr	r2, [r7, #12]
    48d2:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
        dac_sync_ctrl |= DAC0_SYNC_UPDATE;
    48d6:	697b      	ldr	r3, [r7, #20]
    48d8:	f043 0301 	orr.w	r3, r3, #1
    48dc:	617b      	str	r3, [r7, #20]
    }

    if ( SDD_NO_UPDATE != sdd1_value )
    48de:	68bb      	ldr	r3, [r7, #8]
    48e0:	f1b3 3fff 	cmp.w	r3, #4294967295
    48e4:	d013      	beq.n	490e <ACE_set_sdd_value_sync+0x76>
    {
        ACE->DAC1_BYTE2 = sdd1_value >> 16;
    48e6:	f240 0300 	movw	r3, #0
    48ea:	f2c4 0302 	movt	r3, #16386	; 0x4002
    48ee:	68ba      	ldr	r2, [r7, #8]
    48f0:	ea4f 4212 	mov.w	r2, r2, lsr #16
    48f4:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
        ACE->SSE_DAC1_BYTES01 = sdd1_value;
    48f8:	f240 0300 	movw	r3, #0
    48fc:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4900:	68ba      	ldr	r2, [r7, #8]
    4902:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
        dac_sync_ctrl |= DAC1_SYNC_UPDATE;
    4906:	697b      	ldr	r3, [r7, #20]
    4908:	f043 0302 	orr.w	r3, r3, #2
    490c:	617b      	str	r3, [r7, #20]
    }

    if ( SDD_NO_UPDATE != sdd2_value )
    490e:	687b      	ldr	r3, [r7, #4]
    4910:	f1b3 3fff 	cmp.w	r3, #4294967295
    4914:	d01c      	beq.n	4950 <ACE_set_sdd_value_sync+0xb8>
    {
        ACE->DAC2_BYTE2 = sdd2_value >> 16;
    4916:	f240 0300 	movw	r3, #0
    491a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    491e:	687a      	ldr	r2, [r7, #4]
    4920:	ea4f 4212 	mov.w	r2, r2, lsr #16
    4924:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
        ACE->DAC2_BYTE1 = sdd2_value >> 8;
    4928:	f240 0300 	movw	r3, #0
    492c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4930:	687a      	ldr	r2, [r7, #4]
    4932:	ea4f 2212 	mov.w	r2, r2, lsr #8
    4936:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
        ACE->SSE_DAC2_BYTES01 = sdd2_value;
    493a:	f240 0300 	movw	r3, #0
    493e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4942:	687a      	ldr	r2, [r7, #4]
    4944:	f8c3 2508 	str.w	r2, [r3, #1288]	; 0x508
        dac_sync_ctrl |= DAC2_SYNC_UPDATE;
    4948:	697b      	ldr	r3, [r7, #20]
    494a:	f043 0304 	orr.w	r3, r3, #4
    494e:	617b      	str	r3, [r7, #20]
    }
    
    ACE->DAC_SYNC_CTRL = dac_sync_ctrl;
    4950:	f240 0300 	movw	r3, #0
    4954:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4958:	697a      	ldr	r2, [r7, #20]
    495a:	611a      	str	r2, [r3, #16]
}
    495c:	f107 071c 	add.w	r7, r7, #28
    4960:	46bd      	mov	sp, r7
    4962:	bc80      	pop	{r7}
    4964:	4770      	bx	lr
    4966:	bf00      	nop

00004968 <ACE_set_comp_reference>:
void ACE_set_comp_reference
(
    comparator_id_t     comp_id,
    comp_reference_t    reference
)
{
    4968:	b480      	push	{r7}
    496a:	b087      	sub	sp, #28
    496c:	af00      	add	r7, sp, #0
    496e:	4602      	mov	r2, r0
    4970:	460b      	mov	r3, r1
    4972:	71fa      	strb	r2, [r7, #7]
    4974:	71bb      	strb	r3, [r7, #6]
    uint8_t scb_id;
    uint32_t odd;
    
    odd = (uint32_t)comp_id & 0x01u;
    4976:	79fb      	ldrb	r3, [r7, #7]
    4978:	f003 0301 	and.w	r3, r3, #1
    497c:	613b      	str	r3, [r7, #16]
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    497e:	79fb      	ldrb	r3, [r7, #7]
    4980:	2b09      	cmp	r3, #9
    4982:	d900      	bls.n	4986 <ACE_set_comp_reference+0x1e>
    4984:	be00      	bkpt	0x0000
    ASSERT( reference < NB_OF_COMP_REF );
    4986:	79bb      	ldrb	r3, [r7, #6]
    4988:	2b03      	cmp	r3, #3
    498a:	d900      	bls.n	498e <ACE_set_comp_reference+0x26>
    498c:	be00      	bkpt	0x0000
    ASSERT( odd );    /* Only Temperature block comparators have configurable reference input. */
    498e:	693b      	ldr	r3, [r7, #16]
    4990:	2b00      	cmp	r3, #0
    4992:	d100      	bne.n	4996 <ACE_set_comp_reference+0x2e>
    4994:	be00      	bkpt	0x0000
    
    if ( (comp_id < NB_OF_COMPARATORS) && (reference < NB_OF_COMP_REF) && (odd) )
    4996:	79fb      	ldrb	r3, [r7, #7]
    4998:	2b09      	cmp	r3, #9
    499a:	f200 80b9 	bhi.w	4b10 <ACE_set_comp_reference+0x1a8>
    499e:	79bb      	ldrb	r3, [r7, #6]
    49a0:	2b03      	cmp	r3, #3
    49a2:	f200 80b5 	bhi.w	4b10 <ACE_set_comp_reference+0x1a8>
    49a6:	693b      	ldr	r3, [r7, #16]
    49a8:	2b00      	cmp	r3, #0
    49aa:	f000 80b1 	beq.w	4b10 <ACE_set_comp_reference+0x1a8>
    {
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    49ae:	79fa      	ldrb	r2, [r7, #7]
    49b0:	f642 5328 	movw	r3, #11560	; 0x2d28
    49b4:	f2c0 0301 	movt	r3, #1
    49b8:	5c9b      	ldrb	r3, [r3, r2]
    49ba:	73fb      	strb	r3, [r7, #15]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    49bc:	f240 0300 	movw	r3, #0
    49c0:	f2c4 0302 	movt	r3, #16386	; 0x4002
    49c4:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    49c8:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    49ca:	f240 0300 	movw	r3, #0
    49ce:	f2c4 0302 	movt	r3, #16386	; 0x4002
    49d2:	f04f 0200 	mov.w	r2, #0
    49d6:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
        if ( ADC_IN_COMP_REF == reference )
    49da:	79bb      	ldrb	r3, [r7, #6]
    49dc:	2b03      	cmp	r3, #3
    49de:	d146      	bne.n	4a6e <ACE_set_comp_reference+0x106>
        {
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~B10_COMP_VREF_SW_MASK;
    49e0:	f240 0100 	movw	r1, #0
    49e4:	f2c4 0102 	movt	r1, #16386	; 0x4002
    49e8:	7bf8      	ldrb	r0, [r7, #15]
    49ea:	f240 0200 	movw	r2, #0
    49ee:	f2c4 0202 	movt	r2, #16386	; 0x4002
    49f2:	f897 c00f 	ldrb.w	ip, [r7, #15]
    49f6:	4663      	mov	r3, ip
    49f8:	ea4f 0343 	mov.w	r3, r3, lsl #1
    49fc:	4463      	add	r3, ip
    49fe:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4a02:	4413      	add	r3, r2
    4a04:	f503 730a 	add.w	r3, r3, #552	; 0x228
    4a08:	791b      	ldrb	r3, [r3, #4]
    4a0a:	b2db      	uxtb	r3, r3
    4a0c:	461a      	mov	r2, r3
    4a0e:	f002 02df 	and.w	r2, r2, #223	; 0xdf
    4a12:	4603      	mov	r3, r0
    4a14:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4a18:	4403      	add	r3, r0
    4a1a:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4a1e:	440b      	add	r3, r1
    4a20:	f503 730a 	add.w	r3, r3, #552	; 0x228
    4a24:	711a      	strb	r2, [r3, #4]
            ACE->ACB_DATA[scb_id].b11 &= (uint8_t)~B11_DAC_MUXSEL_MASK;
    4a26:	f240 0100 	movw	r1, #0
    4a2a:	f2c4 0102 	movt	r1, #16386	; 0x4002
    4a2e:	7bf8      	ldrb	r0, [r7, #15]
    4a30:	f240 0200 	movw	r2, #0
    4a34:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4a38:	f897 c00f 	ldrb.w	ip, [r7, #15]
    4a3c:	4663      	mov	r3, ip
    4a3e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4a42:	4463      	add	r3, ip
    4a44:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4a48:	4413      	add	r3, r2
    4a4a:	f503 730a 	add.w	r3, r3, #552	; 0x228
    4a4e:	7a1b      	ldrb	r3, [r3, #8]
    4a50:	b2db      	uxtb	r3, r3
    4a52:	461a      	mov	r2, r3
    4a54:	f002 02fc 	and.w	r2, r2, #252	; 0xfc
    4a58:	4603      	mov	r3, r0
    4a5a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4a5e:	4403      	add	r3, r0
    4a60:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4a64:	440b      	add	r3, r1
    4a66:	f503 730a 	add.w	r3, r3, #552	; 0x228
    4a6a:	721a      	strb	r2, [r3, #8]
    4a6c:	e049      	b.n	4b02 <ACE_set_comp_reference+0x19a>
        }
        else
        {
            ACE->ACB_DATA[scb_id].b10 |= (uint8_t)B10_COMP_VREF_SW_MASK;
    4a6e:	f240 0200 	movw	r2, #0
    4a72:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4a76:	7bf8      	ldrb	r0, [r7, #15]
    4a78:	f240 0100 	movw	r1, #0
    4a7c:	f2c4 0102 	movt	r1, #16386	; 0x4002
    4a80:	f897 c00f 	ldrb.w	ip, [r7, #15]
    4a84:	4663      	mov	r3, ip
    4a86:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4a8a:	4463      	add	r3, ip
    4a8c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4a90:	440b      	add	r3, r1
    4a92:	f503 730a 	add.w	r3, r3, #552	; 0x228
    4a96:	791b      	ldrb	r3, [r3, #4]
    4a98:	b2db      	uxtb	r3, r3
    4a9a:	f043 0320 	orr.w	r3, r3, #32
    4a9e:	b2d9      	uxtb	r1, r3
    4aa0:	4603      	mov	r3, r0
    4aa2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4aa6:	4403      	add	r3, r0
    4aa8:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4aac:	4413      	add	r3, r2
    4aae:	f503 730a 	add.w	r3, r3, #552	; 0x228
    4ab2:	460a      	mov	r2, r1
    4ab4:	711a      	strb	r2, [r3, #4]
            ACE->ACB_DATA[scb_id].b11 = (ACE->ACB_DATA[scb_id].b11 & (uint8_t)~B11_DAC_MUXSEL_MASK) + (uint8_t)reference;
    4ab6:	f240 0200 	movw	r2, #0
    4aba:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4abe:	7bf8      	ldrb	r0, [r7, #15]
    4ac0:	f240 0100 	movw	r1, #0
    4ac4:	f2c4 0102 	movt	r1, #16386	; 0x4002
    4ac8:	f897 c00f 	ldrb.w	ip, [r7, #15]
    4acc:	4663      	mov	r3, ip
    4ace:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4ad2:	4463      	add	r3, ip
    4ad4:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4ad8:	440b      	add	r3, r1
    4ada:	f503 730a 	add.w	r3, r3, #552	; 0x228
    4ade:	7a1b      	ldrb	r3, [r3, #8]
    4ae0:	b2db      	uxtb	r3, r3
    4ae2:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
    4ae6:	79b9      	ldrb	r1, [r7, #6]
    4ae8:	440b      	add	r3, r1
    4aea:	b2d9      	uxtb	r1, r3
    4aec:	4603      	mov	r3, r0
    4aee:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4af2:	4403      	add	r3, r0
    4af4:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4af8:	4413      	add	r3, r2
    4afa:	f503 730a 	add.w	r3, r3, #552	; 0x228
    4afe:	460a      	mov	r2, r1
    4b00:	721a      	strb	r2, [r3, #8]
        }
    
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    4b02:	f240 0300 	movw	r3, #0
    4b06:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4b0a:	697a      	ldr	r2, [r7, #20]
    4b0c:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    4b10:	f107 071c 	add.w	r7, r7, #28
    4b14:	46bd      	mov	sp, r7
    4b16:	bc80      	pop	{r7}
    4b18:	4770      	bx	lr
    4b1a:	bf00      	nop

00004b1c <ACE_set_comp_hysteresis>:
void ACE_set_comp_hysteresis
(
	comparator_id_t     comp_id,
    comp_hysteresis_t   hysteresis
)
{
    4b1c:	b480      	push	{r7}
    4b1e:	b087      	sub	sp, #28
    4b20:	af00      	add	r7, sp, #0
    4b22:	4602      	mov	r2, r0
    4b24:	460b      	mov	r3, r1
    4b26:	71fa      	strb	r2, [r7, #7]
    4b28:	71bb      	strb	r3, [r7, #6]
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    4b2a:	79fb      	ldrb	r3, [r7, #7]
    4b2c:	2b09      	cmp	r3, #9
    4b2e:	d900      	bls.n	4b32 <ACE_set_comp_hysteresis+0x16>
    4b30:	be00      	bkpt	0x0000
    ASSERT( hysteresis < NB_OF_HYSTERESIS );
    4b32:	79bb      	ldrb	r3, [r7, #6]
    4b34:	2b03      	cmp	r3, #3
    4b36:	d900      	bls.n	4b3a <ACE_set_comp_hysteresis+0x1e>
    4b38:	be00      	bkpt	0x0000
    
    if ( (comp_id < NB_OF_COMPARATORS) && (hysteresis < NB_OF_HYSTERESIS) )
    4b3a:	79fb      	ldrb	r3, [r7, #7]
    4b3c:	2b09      	cmp	r3, #9
    4b3e:	d87b      	bhi.n	4c38 <ACE_set_comp_hysteresis+0x11c>
    4b40:	79bb      	ldrb	r3, [r7, #6]
    4b42:	2b03      	cmp	r3, #3
    4b44:	d878      	bhi.n	4c38 <ACE_set_comp_hysteresis+0x11c>
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    4b46:	79fa      	ldrb	r2, [r7, #7]
    4b48:	f642 5328 	movw	r3, #11560	; 0x2d28
    4b4c:	f2c0 0301 	movt	r3, #1
    4b50:	5c9b      	ldrb	r3, [r3, r2]
    4b52:	73fb      	strb	r3, [r7, #15]
        odd = (uint32_t)comp_id & 0x01u;
    4b54:	79fb      	ldrb	r3, [r7, #7]
    4b56:	f003 0301 	and.w	r3, r3, #1
    4b5a:	613b      	str	r3, [r7, #16]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    4b5c:	f240 0300 	movw	r3, #0
    4b60:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4b64:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    4b68:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    4b6a:	f240 0300 	movw	r3, #0
    4b6e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4b72:	f04f 0200 	mov.w	r2, #0
    4b76:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
        if ( odd )
    4b7a:	693b      	ldr	r3, [r7, #16]
    4b7c:	2b00      	cmp	r3, #0
    4b7e:	d02a      	beq.n	4bd6 <ACE_set_comp_hysteresis+0xba>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 = (ACE->ACB_DATA[scb_id].b10 & ~HYSTERESIS_MASK) | (uint8_t)((uint8_t)hysteresis << HYSTERESIS_SHIFT);
    4b80:	f240 0200 	movw	r2, #0
    4b84:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4b88:	7bf8      	ldrb	r0, [r7, #15]
    4b8a:	f240 0100 	movw	r1, #0
    4b8e:	f2c4 0102 	movt	r1, #16386	; 0x4002
    4b92:	f897 c00f 	ldrb.w	ip, [r7, #15]
    4b96:	4663      	mov	r3, ip
    4b98:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4b9c:	4463      	add	r3, ip
    4b9e:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4ba2:	440b      	add	r3, r1
    4ba4:	f503 730a 	add.w	r3, r3, #552	; 0x228
    4ba8:	791b      	ldrb	r3, [r3, #4]
    4baa:	b2db      	uxtb	r3, r3
    4bac:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    4bb0:	79b9      	ldrb	r1, [r7, #6]
    4bb2:	ea4f 1181 	mov.w	r1, r1, lsl #6
    4bb6:	b2c9      	uxtb	r1, r1
    4bb8:	ea43 0301 	orr.w	r3, r3, r1
    4bbc:	b2d9      	uxtb	r1, r3
    4bbe:	4603      	mov	r3, r0
    4bc0:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4bc4:	4403      	add	r3, r0
    4bc6:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4bca:	4413      	add	r3, r2
    4bcc:	f503 730a 	add.w	r3, r3, #552	; 0x228
    4bd0:	460a      	mov	r2, r1
    4bd2:	711a      	strb	r2, [r3, #4]
    4bd4:	e029      	b.n	4c2a <ACE_set_comp_hysteresis+0x10e>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 = (ACE->ACB_DATA[scb_id].b9 & ~HYSTERESIS_MASK) | (uint8_t)((uint8_t)hysteresis << HYSTERESIS_SHIFT);
    4bd6:	f240 0200 	movw	r2, #0
    4bda:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4bde:	7bf8      	ldrb	r0, [r7, #15]
    4be0:	f240 0100 	movw	r1, #0
    4be4:	f2c4 0102 	movt	r1, #16386	; 0x4002
    4be8:	f897 c00f 	ldrb.w	ip, [r7, #15]
    4bec:	4663      	mov	r3, ip
    4bee:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4bf2:	4463      	add	r3, ip
    4bf4:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4bf8:	440b      	add	r3, r1
    4bfa:	f503 7308 	add.w	r3, r3, #544	; 0x220
    4bfe:	7a1b      	ldrb	r3, [r3, #8]
    4c00:	b2db      	uxtb	r3, r3
    4c02:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    4c06:	79b9      	ldrb	r1, [r7, #6]
    4c08:	ea4f 1181 	mov.w	r1, r1, lsl #6
    4c0c:	b2c9      	uxtb	r1, r1
    4c0e:	ea43 0301 	orr.w	r3, r3, r1
    4c12:	b2d9      	uxtb	r1, r3
    4c14:	4603      	mov	r3, r0
    4c16:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4c1a:	4403      	add	r3, r0
    4c1c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4c20:	4413      	add	r3, r2
    4c22:	f503 7308 	add.w	r3, r3, #544	; 0x220
    4c26:	460a      	mov	r2, r1
    4c28:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    4c2a:	f240 0300 	movw	r3, #0
    4c2e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4c32:	697a      	ldr	r2, [r7, #20]
    4c34:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    4c38:	f107 071c 	add.w	r7, r7, #28
    4c3c:	46bd      	mov	sp, r7
    4c3e:	bc80      	pop	{r7}
    4c40:	4770      	bx	lr
    4c42:	bf00      	nop

00004c44 <ACE_enable_comp>:
 */
void ACE_enable_comp
(
	comparator_id_t comp_id
)
{
    4c44:	b480      	push	{r7}
    4c46:	b087      	sub	sp, #28
    4c48:	af00      	add	r7, sp, #0
    4c4a:	4603      	mov	r3, r0
    4c4c:	71fb      	strb	r3, [r7, #7]
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    4c4e:	79fb      	ldrb	r3, [r7, #7]
    4c50:	2b09      	cmp	r3, #9
    4c52:	d900      	bls.n	4c56 <ACE_enable_comp+0x12>
    4c54:	be00      	bkpt	0x0000
    
    if ( comp_id < NB_OF_COMPARATORS )
    4c56:	79fb      	ldrb	r3, [r7, #7]
    4c58:	2b09      	cmp	r3, #9
    4c5a:	d86c      	bhi.n	4d36 <ACE_enable_comp+0xf2>
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    4c5c:	79fa      	ldrb	r2, [r7, #7]
    4c5e:	f642 5328 	movw	r3, #11560	; 0x2d28
    4c62:	f2c0 0301 	movt	r3, #1
    4c66:	5c9b      	ldrb	r3, [r3, r2]
    4c68:	73fb      	strb	r3, [r7, #15]
        odd = (uint32_t)comp_id & 0x01u;
    4c6a:	79fb      	ldrb	r3, [r7, #7]
    4c6c:	f003 0301 	and.w	r3, r3, #1
    4c70:	613b      	str	r3, [r7, #16]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    4c72:	f240 0300 	movw	r3, #0
    4c76:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4c7a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    4c7e:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    4c80:	f240 0300 	movw	r3, #0
    4c84:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4c88:	f04f 0200 	mov.w	r2, #0
    4c8c:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        
        if ( odd )
    4c90:	693b      	ldr	r3, [r7, #16]
    4c92:	2b00      	cmp	r3, #0
    4c94:	d024      	beq.n	4ce0 <ACE_enable_comp+0x9c>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 |= COMPARATOR_ENABLE_MASK;
    4c96:	f240 0200 	movw	r2, #0
    4c9a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4c9e:	7bf8      	ldrb	r0, [r7, #15]
    4ca0:	f240 0100 	movw	r1, #0
    4ca4:	f2c4 0102 	movt	r1, #16386	; 0x4002
    4ca8:	f897 c00f 	ldrb.w	ip, [r7, #15]
    4cac:	4663      	mov	r3, ip
    4cae:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4cb2:	4463      	add	r3, ip
    4cb4:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4cb8:	440b      	add	r3, r1
    4cba:	f503 730a 	add.w	r3, r3, #552	; 0x228
    4cbe:	791b      	ldrb	r3, [r3, #4]
    4cc0:	b2db      	uxtb	r3, r3
    4cc2:	f043 0310 	orr.w	r3, r3, #16
    4cc6:	b2d9      	uxtb	r1, r3
    4cc8:	4603      	mov	r3, r0
    4cca:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4cce:	4403      	add	r3, r0
    4cd0:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4cd4:	4413      	add	r3, r2
    4cd6:	f503 730a 	add.w	r3, r3, #552	; 0x228
    4cda:	460a      	mov	r2, r1
    4cdc:	711a      	strb	r2, [r3, #4]
    4cde:	e023      	b.n	4d28 <ACE_enable_comp+0xe4>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 |= COMPARATOR_ENABLE_MASK;
    4ce0:	f240 0200 	movw	r2, #0
    4ce4:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4ce8:	7bf8      	ldrb	r0, [r7, #15]
    4cea:	f240 0100 	movw	r1, #0
    4cee:	f2c4 0102 	movt	r1, #16386	; 0x4002
    4cf2:	f897 c00f 	ldrb.w	ip, [r7, #15]
    4cf6:	4663      	mov	r3, ip
    4cf8:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4cfc:	4463      	add	r3, ip
    4cfe:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4d02:	440b      	add	r3, r1
    4d04:	f503 7308 	add.w	r3, r3, #544	; 0x220
    4d08:	7a1b      	ldrb	r3, [r3, #8]
    4d0a:	b2db      	uxtb	r3, r3
    4d0c:	f043 0310 	orr.w	r3, r3, #16
    4d10:	b2d9      	uxtb	r1, r3
    4d12:	4603      	mov	r3, r0
    4d14:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4d18:	4403      	add	r3, r0
    4d1a:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4d1e:	4413      	add	r3, r2
    4d20:	f503 7308 	add.w	r3, r3, #544	; 0x220
    4d24:	460a      	mov	r2, r1
    4d26:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    4d28:	f240 0300 	movw	r3, #0
    4d2c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4d30:	697a      	ldr	r2, [r7, #20]
    4d32:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    4d36:	f107 071c 	add.w	r7, r7, #28
    4d3a:	46bd      	mov	sp, r7
    4d3c:	bc80      	pop	{r7}
    4d3e:	4770      	bx	lr

00004d40 <ACE_disable_comp>:
 */
void ACE_disable_comp
(
	comparator_id_t comp_id
)
{
    4d40:	b480      	push	{r7}
    4d42:	b087      	sub	sp, #28
    4d44:	af00      	add	r7, sp, #0
    4d46:	4603      	mov	r3, r0
    4d48:	71fb      	strb	r3, [r7, #7]
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    4d4a:	79fb      	ldrb	r3, [r7, #7]
    4d4c:	2b09      	cmp	r3, #9
    4d4e:	d900      	bls.n	4d52 <ACE_disable_comp+0x12>
    4d50:	be00      	bkpt	0x0000
    
    if ( comp_id < NB_OF_COMPARATORS )
    4d52:	79fb      	ldrb	r3, [r7, #7]
    4d54:	2b09      	cmp	r3, #9
    4d56:	d86a      	bhi.n	4e2e <ACE_disable_comp+0xee>
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    4d58:	79fa      	ldrb	r2, [r7, #7]
    4d5a:	f642 5328 	movw	r3, #11560	; 0x2d28
    4d5e:	f2c0 0301 	movt	r3, #1
    4d62:	5c9b      	ldrb	r3, [r3, r2]
    4d64:	73fb      	strb	r3, [r7, #15]
        odd = (uint32_t)comp_id & 0x01u;
    4d66:	79fb      	ldrb	r3, [r7, #7]
    4d68:	f003 0301 	and.w	r3, r3, #1
    4d6c:	613b      	str	r3, [r7, #16]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    4d6e:	f240 0300 	movw	r3, #0
    4d72:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4d76:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    4d7a:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    4d7c:	f240 0300 	movw	r3, #0
    4d80:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4d84:	f04f 0200 	mov.w	r2, #0
    4d88:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        
        if ( odd )
    4d8c:	693b      	ldr	r3, [r7, #16]
    4d8e:	2b00      	cmp	r3, #0
    4d90:	d023      	beq.n	4dda <ACE_disable_comp+0x9a>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~COMPARATOR_ENABLE_MASK;
    4d92:	f240 0100 	movw	r1, #0
    4d96:	f2c4 0102 	movt	r1, #16386	; 0x4002
    4d9a:	7bf8      	ldrb	r0, [r7, #15]
    4d9c:	f240 0200 	movw	r2, #0
    4da0:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4da4:	f897 c00f 	ldrb.w	ip, [r7, #15]
    4da8:	4663      	mov	r3, ip
    4daa:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4dae:	4463      	add	r3, ip
    4db0:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4db4:	4413      	add	r3, r2
    4db6:	f503 730a 	add.w	r3, r3, #552	; 0x228
    4dba:	791b      	ldrb	r3, [r3, #4]
    4dbc:	b2db      	uxtb	r3, r3
    4dbe:	461a      	mov	r2, r3
    4dc0:	f002 02ef 	and.w	r2, r2, #239	; 0xef
    4dc4:	4603      	mov	r3, r0
    4dc6:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4dca:	4403      	add	r3, r0
    4dcc:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4dd0:	440b      	add	r3, r1
    4dd2:	f503 730a 	add.w	r3, r3, #552	; 0x228
    4dd6:	711a      	strb	r2, [r3, #4]
    4dd8:	e022      	b.n	4e20 <ACE_disable_comp+0xe0>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 &= (uint8_t)~COMPARATOR_ENABLE_MASK;
    4dda:	f240 0100 	movw	r1, #0
    4dde:	f2c4 0102 	movt	r1, #16386	; 0x4002
    4de2:	7bf8      	ldrb	r0, [r7, #15]
    4de4:	f240 0200 	movw	r2, #0
    4de8:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4dec:	f897 c00f 	ldrb.w	ip, [r7, #15]
    4df0:	4663      	mov	r3, ip
    4df2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4df6:	4463      	add	r3, ip
    4df8:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4dfc:	4413      	add	r3, r2
    4dfe:	f503 7308 	add.w	r3, r3, #544	; 0x220
    4e02:	7a1b      	ldrb	r3, [r3, #8]
    4e04:	b2db      	uxtb	r3, r3
    4e06:	461a      	mov	r2, r3
    4e08:	f002 02ef 	and.w	r2, r2, #239	; 0xef
    4e0c:	4603      	mov	r3, r0
    4e0e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4e12:	4403      	add	r3, r0
    4e14:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4e18:	440b      	add	r3, r1
    4e1a:	f503 7308 	add.w	r3, r3, #544	; 0x220
    4e1e:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    4e20:	f240 0300 	movw	r3, #0
    4e24:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4e28:	697a      	ldr	r2, [r7, #20]
    4e2a:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    4e2e:	f107 071c 	add.w	r7, r7, #28
    4e32:	46bd      	mov	sp, r7
    4e34:	bc80      	pop	{r7}
    4e36:	4770      	bx	lr

00004e38 <ACE_enable_comp_rise_irq>:
 */
void ACE_enable_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    4e38:	b480      	push	{r7}
    4e3a:	b083      	sub	sp, #12
    4e3c:	af00      	add	r7, sp, #0
    4e3e:	4603      	mov	r3, r0
    4e40:	71fb      	strb	r3, [r7, #7]
    ASSERT( comp_id < NB_OF_COMPARATORS );
    4e42:	79fb      	ldrb	r3, [r7, #7]
    4e44:	2b09      	cmp	r3, #9
    4e46:	d900      	bls.n	4e4a <ACE_enable_comp_rise_irq+0x12>
    4e48:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN |= (uint32_t)(FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
    4e4a:	f240 0300 	movw	r3, #0
    4e4e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4e52:	f240 0200 	movw	r2, #0
    4e56:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4e5a:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    4e5e:	f102 020c 	add.w	r2, r2, #12
    4e62:	6811      	ldr	r1, [r2, #0]
    4e64:	79fa      	ldrb	r2, [r7, #7]
    4e66:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    4e6a:	fa00 f202 	lsl.w	r2, r0, r2
    4e6e:	ea41 0202 	orr.w	r2, r1, r2
    4e72:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    4e76:	f103 030c 	add.w	r3, r3, #12
    4e7a:	601a      	str	r2, [r3, #0]
}
    4e7c:	f107 070c 	add.w	r7, r7, #12
    4e80:	46bd      	mov	sp, r7
    4e82:	bc80      	pop	{r7}
    4e84:	4770      	bx	lr
    4e86:	bf00      	nop

00004e88 <ACE_disable_comp_rise_irq>:
 */
void ACE_disable_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    4e88:	b480      	push	{r7}
    4e8a:	b085      	sub	sp, #20
    4e8c:	af00      	add	r7, sp, #0
    4e8e:	4603      	mov	r3, r0
    4e90:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    4e92:	79fb      	ldrb	r3, [r7, #7]
    4e94:	2b09      	cmp	r3, #9
    4e96:	d900      	bls.n	4e9a <ACE_disable_comp_rise_irq+0x12>
    4e98:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN &= ~(FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
    4e9a:	f240 0300 	movw	r3, #0
    4e9e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4ea2:	f240 0200 	movw	r2, #0
    4ea6:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4eaa:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    4eae:	f102 020c 	add.w	r2, r2, #12
    4eb2:	6811      	ldr	r1, [r2, #0]
    4eb4:	79fa      	ldrb	r2, [r7, #7]
    4eb6:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    4eba:	fa00 f202 	lsl.w	r2, r0, r2
    4ebe:	ea6f 0202 	mvn.w	r2, r2
    4ec2:	ea01 0202 	and.w	r2, r1, r2
    4ec6:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    4eca:	f103 030c 	add.w	r3, r3, #12
    4ece:	601a      	str	r2, [r3, #0]
    /*
     * Ensure that the posted write to the COMP_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->COMP_IRQ_EN;
    4ed0:	f240 0300 	movw	r3, #0
    4ed4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4ed8:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    4edc:	f103 030c 	add.w	r3, r3, #12
    4ee0:	681b      	ldr	r3, [r3, #0]
    4ee2:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    4ee4:	68fb      	ldr	r3, [r7, #12]
    4ee6:	f103 0301 	add.w	r3, r3, #1
    4eea:	60fb      	str	r3, [r7, #12]
}
    4eec:	f107 0714 	add.w	r7, r7, #20
    4ef0:	46bd      	mov	sp, r7
    4ef2:	bc80      	pop	{r7}
    4ef4:	4770      	bx	lr
    4ef6:	bf00      	nop

00004ef8 <ACE_clear_comp_rise_irq>:
 */
void ACE_clear_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    4ef8:	b480      	push	{r7}
    4efa:	b085      	sub	sp, #20
    4efc:	af00      	add	r7, sp, #0
    4efe:	4603      	mov	r3, r0
    4f00:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    4f02:	79fb      	ldrb	r3, [r7, #7]
    4f04:	2b09      	cmp	r3, #9
    4f06:	d900      	bls.n	4f0a <ACE_clear_comp_rise_irq+0x12>
    4f08:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_CLR |= (FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
    4f0a:	f240 0300 	movw	r3, #0
    4f0e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4f12:	f240 0200 	movw	r2, #0
    4f16:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4f1a:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    4f1e:	f102 0214 	add.w	r2, r2, #20
    4f22:	6811      	ldr	r1, [r2, #0]
    4f24:	79fa      	ldrb	r2, [r7, #7]
    4f26:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    4f2a:	fa00 f202 	lsl.w	r2, r0, r2
    4f2e:	ea41 0202 	orr.w	r2, r1, r2
    4f32:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    4f36:	f103 0314 	add.w	r3, r3, #20
    4f3a:	601a      	str	r2, [r3, #0]
     * Ensure that the posted write to the COMP_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->COMP_IRQ_CLR;
    4f3c:	f240 0300 	movw	r3, #0
    4f40:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4f44:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    4f48:	f103 0314 	add.w	r3, r3, #20
    4f4c:	681b      	ldr	r3, [r3, #0]
    4f4e:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    4f50:	68fb      	ldr	r3, [r7, #12]
    4f52:	f103 0301 	add.w	r3, r3, #1
    4f56:	60fb      	str	r3, [r7, #12]
}
    4f58:	f107 0714 	add.w	r7, r7, #20
    4f5c:	46bd      	mov	sp, r7
    4f5e:	bc80      	pop	{r7}
    4f60:	4770      	bx	lr
    4f62:	bf00      	nop

00004f64 <ACE_enable_comp_fall_irq>:
 */
void ACE_enable_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    4f64:	b480      	push	{r7}
    4f66:	b083      	sub	sp, #12
    4f68:	af00      	add	r7, sp, #0
    4f6a:	4603      	mov	r3, r0
    4f6c:	71fb      	strb	r3, [r7, #7]
    ASSERT( comp_id < NB_OF_COMPARATORS );
    4f6e:	79fb      	ldrb	r3, [r7, #7]
    4f70:	2b09      	cmp	r3, #9
    4f72:	d900      	bls.n	4f76 <ACE_enable_comp_fall_irq+0x12>
    4f74:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN |= (uint32_t)(FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
    4f76:	f240 0300 	movw	r3, #0
    4f7a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4f7e:	f240 0200 	movw	r2, #0
    4f82:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4f86:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    4f8a:	f102 020c 	add.w	r2, r2, #12
    4f8e:	6811      	ldr	r1, [r2, #0]
    4f90:	79fa      	ldrb	r2, [r7, #7]
    4f92:	f04f 0001 	mov.w	r0, #1
    4f96:	fa00 f202 	lsl.w	r2, r0, r2
    4f9a:	ea41 0202 	orr.w	r2, r1, r2
    4f9e:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    4fa2:	f103 030c 	add.w	r3, r3, #12
    4fa6:	601a      	str	r2, [r3, #0]
}
    4fa8:	f107 070c 	add.w	r7, r7, #12
    4fac:	46bd      	mov	sp, r7
    4fae:	bc80      	pop	{r7}
    4fb0:	4770      	bx	lr
    4fb2:	bf00      	nop

00004fb4 <ACE_disable_comp_fall_irq>:
 */
void ACE_disable_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    4fb4:	b480      	push	{r7}
    4fb6:	b085      	sub	sp, #20
    4fb8:	af00      	add	r7, sp, #0
    4fba:	4603      	mov	r3, r0
    4fbc:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    4fbe:	79fb      	ldrb	r3, [r7, #7]
    4fc0:	2b09      	cmp	r3, #9
    4fc2:	d900      	bls.n	4fc6 <ACE_disable_comp_fall_irq+0x12>
    4fc4:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN &= ~(FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
    4fc6:	f240 0300 	movw	r3, #0
    4fca:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4fce:	f240 0200 	movw	r2, #0
    4fd2:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4fd6:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    4fda:	f102 020c 	add.w	r2, r2, #12
    4fde:	6811      	ldr	r1, [r2, #0]
    4fe0:	79fa      	ldrb	r2, [r7, #7]
    4fe2:	f04f 0001 	mov.w	r0, #1
    4fe6:	fa00 f202 	lsl.w	r2, r0, r2
    4fea:	ea6f 0202 	mvn.w	r2, r2
    4fee:	ea01 0202 	and.w	r2, r1, r2
    4ff2:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    4ff6:	f103 030c 	add.w	r3, r3, #12
    4ffa:	601a      	str	r2, [r3, #0]
    /*
     * Ensure that the posted write to the COMP_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->COMP_IRQ_EN;
    4ffc:	f240 0300 	movw	r3, #0
    5000:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5004:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    5008:	f103 030c 	add.w	r3, r3, #12
    500c:	681b      	ldr	r3, [r3, #0]
    500e:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    5010:	68fb      	ldr	r3, [r7, #12]
    5012:	f103 0301 	add.w	r3, r3, #1
    5016:	60fb      	str	r3, [r7, #12]
}
    5018:	f107 0714 	add.w	r7, r7, #20
    501c:	46bd      	mov	sp, r7
    501e:	bc80      	pop	{r7}
    5020:	4770      	bx	lr
    5022:	bf00      	nop

00005024 <ACE_clear_comp_fall_irq>:
 */
void ACE_clear_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    5024:	b480      	push	{r7}
    5026:	b085      	sub	sp, #20
    5028:	af00      	add	r7, sp, #0
    502a:	4603      	mov	r3, r0
    502c:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    502e:	79fb      	ldrb	r3, [r7, #7]
    5030:	2b09      	cmp	r3, #9
    5032:	d900      	bls.n	5036 <ACE_clear_comp_fall_irq+0x12>
    5034:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_CLR |= (FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
    5036:	f240 0300 	movw	r3, #0
    503a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    503e:	f240 0200 	movw	r2, #0
    5042:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5046:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    504a:	f102 0214 	add.w	r2, r2, #20
    504e:	6811      	ldr	r1, [r2, #0]
    5050:	79fa      	ldrb	r2, [r7, #7]
    5052:	f04f 0001 	mov.w	r0, #1
    5056:	fa00 f202 	lsl.w	r2, r0, r2
    505a:	ea41 0202 	orr.w	r2, r1, r2
    505e:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    5062:	f103 0314 	add.w	r3, r3, #20
    5066:	601a      	str	r2, [r3, #0]
     * Ensure that the posted write to the COMP_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->COMP_IRQ_CLR;
    5068:	f240 0300 	movw	r3, #0
    506c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5070:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    5074:	f103 0314 	add.w	r3, r3, #20
    5078:	681b      	ldr	r3, [r3, #0]
    507a:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    507c:	68fb      	ldr	r3, [r7, #12]
    507e:	f103 0301 	add.w	r3, r3, #1
    5082:	60fb      	str	r3, [r7, #12]
}
    5084:	f107 0714 	add.w	r7, r7, #20
    5088:	46bd      	mov	sp, r7
    508a:	bc80      	pop	{r7}
    508c:	4770      	bx	lr
    508e:	bf00      	nop

00005090 <ACE_get_comp_status>:

/*-------------------------------------------------------------------------*//**
 * Returns the raw analog quad comparator status.
 */
uint32_t ACE_get_comp_status( void )
{
    5090:	b480      	push	{r7}
    5092:	af00      	add	r7, sp, #0
    return ACE->COMP_IRQ;
    5094:	f240 0300 	movw	r3, #0
    5098:	f2c4 0302 	movt	r3, #16386	; 0x4002
    509c:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    50a0:	f103 0310 	add.w	r3, r3, #16
    50a4:	681b      	ldr	r3, [r3, #0]
}
    50a6:	4618      	mov	r0, r3
    50a8:	46bd      	mov	sp, r7
    50aa:	bc80      	pop	{r7}
    50ac:	4770      	bx	lr
    50ae:	bf00      	nop

000050b0 <ACE_get_channel_count>:
uint32_t
ACE_get_channel_count
(
    void
)
{
    50b0:	b480      	push	{r7}
    50b2:	af00      	add	r7, sp, #0
    return (uint32_t)ACE_NB_OF_INPUT_CHANNELS;
    50b4:	f04f 0301 	mov.w	r3, #1
}
    50b8:	4618      	mov	r0, r3
    50ba:	46bd      	mov	sp, r7
    50bc:	bc80      	pop	{r7}
    50be:	4770      	bx	lr

000050c0 <ACE_get_first_channel>:
ace_channel_handle_t
ACE_get_first_channel
(
    void
)
{
    50c0:	b480      	push	{r7}
    50c2:	b083      	sub	sp, #12
    50c4:	af00      	add	r7, sp, #0
    ace_channel_handle_t channel_handle;
    
    channel_handle = (ace_channel_handle_t)0;
    50c6:	f04f 0300 	mov.w	r3, #0
    50ca:	71fb      	strb	r3, [r7, #7]
    
    return channel_handle;
    50cc:	79fb      	ldrb	r3, [r7, #7]
}
    50ce:	4618      	mov	r0, r3
    50d0:	f107 070c 	add.w	r7, r7, #12
    50d4:	46bd      	mov	sp, r7
    50d6:	bc80      	pop	{r7}
    50d8:	4770      	bx	lr
    50da:	bf00      	nop

000050dc <ACE_get_next_channel>:
ace_channel_handle_t
ACE_get_next_channel
(
    ace_channel_handle_t channel_handle
)
{
    50dc:	b480      	push	{r7}
    50de:	b083      	sub	sp, #12
    50e0:	af00      	add	r7, sp, #0
    50e2:	4603      	mov	r3, r0
    50e4:	71fb      	strb	r3, [r7, #7]
    ++channel_handle;
    50e6:	79fb      	ldrb	r3, [r7, #7]
    50e8:	f103 0301 	add.w	r3, r3, #1
    50ec:	71fb      	strb	r3, [r7, #7]
    
    if ( channel_handle >= NB_OF_ACE_CHANNEL_HANDLES )
    50ee:	79fb      	ldrb	r3, [r7, #7]
    50f0:	2b00      	cmp	r3, #0
    50f2:	d002      	beq.n	50fa <ACE_get_next_channel+0x1e>
    {
         channel_handle = (ace_channel_handle_t)0;
    50f4:	f04f 0300 	mov.w	r3, #0
    50f8:	71fb      	strb	r3, [r7, #7]
    }
    
    return channel_handle;
    50fa:	79fb      	ldrb	r3, [r7, #7]
}
    50fc:	4618      	mov	r0, r3
    50fe:	f107 070c 	add.w	r7, r7, #12
    5102:	46bd      	mov	sp, r7
    5104:	bc80      	pop	{r7}
    5106:	4770      	bx	lr

00005108 <ACE_get_channel_handle>:
ace_channel_handle_t
ACE_get_channel_handle
(
    const uint8_t * p_sz_channel_name
)
{
    5108:	b580      	push	{r7, lr}
    510a:	b084      	sub	sp, #16
    510c:	af00      	add	r7, sp, #0
    510e:	6078      	str	r0, [r7, #4]
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    5110:	f04f 0301 	mov.w	r3, #1
    5114:	72fb      	strb	r3, [r7, #11]
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    5116:	f04f 0300 	mov.w	r3, #0
    511a:	813b      	strh	r3, [r7, #8]
    511c:	e025      	b.n	516a <ACE_get_channel_handle+0x62>
    {
        if ( g_ace_channel_desc_table[channel_idx].p_sz_channel_name != 0 )
    511e:	893a      	ldrh	r2, [r7, #8]
    5120:	f240 0318 	movw	r3, #24
    5124:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5128:	ea4f 1202 	mov.w	r2, r2, lsl #4
    512c:	4413      	add	r3, r2
    512e:	681b      	ldr	r3, [r3, #0]
    5130:	2b00      	cmp	r3, #0
    5132:	d016      	beq.n	5162 <ACE_get_channel_handle+0x5a>
        {
            int32_t diff;
            diff = strncmp( (const char*)p_sz_channel_name, (const char*)g_ace_channel_desc_table[channel_idx].p_sz_channel_name, (size_t)MAX_CHANNEL_NAME_LENGTH );
    5134:	893a      	ldrh	r2, [r7, #8]
    5136:	f240 0318 	movw	r3, #24
    513a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    513e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    5142:	4413      	add	r3, r2
    5144:	681b      	ldr	r3, [r3, #0]
    5146:	6878      	ldr	r0, [r7, #4]
    5148:	4619      	mov	r1, r3
    514a:	f04f 0210 	mov.w	r2, #16
    514e:	f003 f989 	bl	8464 <strncmp>
    5152:	4603      	mov	r3, r0
    5154:	60fb      	str	r3, [r7, #12]
            if ( 0 == diff )
    5156:	68fb      	ldr	r3, [r7, #12]
    5158:	2b00      	cmp	r3, #0
    515a:	d102      	bne.n	5162 <ACE_get_channel_handle+0x5a>
            {
                /* channel name found. */
                channel_handle = (ace_channel_handle_t)channel_idx;
    515c:	893b      	ldrh	r3, [r7, #8]
    515e:	72fb      	strb	r3, [r7, #11]
                break;
    5160:	e006      	b.n	5170 <ACE_get_channel_handle+0x68>
)
{
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    5162:	893b      	ldrh	r3, [r7, #8]
    5164:	f103 0301 	add.w	r3, r3, #1
    5168:	813b      	strh	r3, [r7, #8]
    516a:	893b      	ldrh	r3, [r7, #8]
    516c:	2b00      	cmp	r3, #0
    516e:	d0d6      	beq.n	511e <ACE_get_channel_handle+0x16>
                channel_handle = (ace_channel_handle_t)channel_idx;
                break;
            }
        }
    }
    return channel_handle;
    5170:	7afb      	ldrb	r3, [r7, #11]
}
    5172:	4618      	mov	r0, r3
    5174:	f107 0710 	add.w	r7, r7, #16
    5178:	46bd      	mov	sp, r7
    517a:	bd80      	pop	{r7, pc}

0000517c <ACE_get_input_channel_handle>:
ace_channel_handle_t
ACE_get_input_channel_handle
(
    adc_channel_id_t    channel_id
)
{
    517c:	b480      	push	{r7}
    517e:	b085      	sub	sp, #20
    5180:	af00      	add	r7, sp, #0
    5182:	4603      	mov	r3, r0
    5184:	71fb      	strb	r3, [r7, #7]
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    5186:	f04f 0301 	mov.w	r3, #1
    518a:	73fb      	strb	r3, [r7, #15]
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    518c:	f04f 0300 	mov.w	r3, #0
    5190:	81bb      	strh	r3, [r7, #12]
    5192:	e012      	b.n	51ba <ACE_get_input_channel_handle+0x3e>
    {
        if ( g_ace_channel_desc_table[channel_idx].signal_id == channel_id )
    5194:	89ba      	ldrh	r2, [r7, #12]
    5196:	f240 0318 	movw	r3, #24
    519a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    519e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    51a2:	4413      	add	r3, r2
    51a4:	791b      	ldrb	r3, [r3, #4]
    51a6:	79fa      	ldrb	r2, [r7, #7]
    51a8:	429a      	cmp	r2, r3
    51aa:	d102      	bne.n	51b2 <ACE_get_input_channel_handle+0x36>
        {
            /* channel ID found. */
            channel_handle = (ace_channel_handle_t)channel_idx;
    51ac:	89bb      	ldrh	r3, [r7, #12]
    51ae:	73fb      	strb	r3, [r7, #15]
            break;
    51b0:	e006      	b.n	51c0 <ACE_get_input_channel_handle+0x44>
)
{
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    51b2:	89bb      	ldrh	r3, [r7, #12]
    51b4:	f103 0301 	add.w	r3, r3, #1
    51b8:	81bb      	strh	r3, [r7, #12]
    51ba:	89bb      	ldrh	r3, [r7, #12]
    51bc:	2b00      	cmp	r3, #0
    51be:	d0e9      	beq.n	5194 <ACE_get_input_channel_handle+0x18>
            /* channel ID found. */
            channel_handle = (ace_channel_handle_t)channel_idx;
            break;
        }
    }
    return channel_handle;
    51c0:	7bfb      	ldrb	r3, [r7, #15]
}
    51c2:	4618      	mov	r0, r3
    51c4:	f107 0714 	add.w	r7, r7, #20
    51c8:	46bd      	mov	sp, r7
    51ca:	bc80      	pop	{r7}
    51cc:	4770      	bx	lr
    51ce:	bf00      	nop

000051d0 <ACE_get_ppe_sample>:
uint16_t
ACE_get_ppe_sample
(
    ace_channel_handle_t channel_handle
)
{
    51d0:	b480      	push	{r7}
    51d2:	b085      	sub	sp, #20
    51d4:	af00      	add	r7, sp, #0
    51d6:	4603      	mov	r3, r0
    51d8:	71fb      	strb	r3, [r7, #7]
    uint16_t sample;
    uint16_t ppe_offset;
    
    ppe_offset = g_ace_channel_desc_table[channel_handle].signal_ppe_offset;
    51da:	79fa      	ldrb	r2, [r7, #7]
    51dc:	f240 0318 	movw	r3, #24
    51e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    51e4:	ea4f 1202 	mov.w	r2, r2, lsl #4
    51e8:	4413      	add	r3, r2
    51ea:	88db      	ldrh	r3, [r3, #6]
    51ec:	81fb      	strh	r3, [r7, #14]
    sample = (uint16_t)(ACE->PPE_RAM_DATA[ppe_offset] >> 16u);
    51ee:	f240 0300 	movw	r3, #0
    51f2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    51f6:	89fa      	ldrh	r2, [r7, #14]
    51f8:	f502 62c0 	add.w	r2, r2, #1536	; 0x600
    51fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    5200:	ea4f 4313 	mov.w	r3, r3, lsr #16
    5204:	81bb      	strh	r3, [r7, #12]
    
    /* Check that the PPE processing did not result into a negative value.*/
    if((sample & 0x8000u) > 0u)
    5206:	89bb      	ldrh	r3, [r7, #12]
    5208:	b21b      	sxth	r3, r3
    520a:	2b00      	cmp	r3, #0
    520c:	da02      	bge.n	5214 <ACE_get_ppe_sample+0x44>
    {
        /* Normalize negative value to zero. */
        sample = 0u;
    520e:	f04f 0300 	mov.w	r3, #0
    5212:	81bb      	strh	r3, [r7, #12]
    }
    
    return sample;
    5214:	89bb      	ldrh	r3, [r7, #12]
}
    5216:	4618      	mov	r0, r3
    5218:	f107 0714 	add.w	r7, r7, #20
    521c:	46bd      	mov	sp, r7
    521e:	bc80      	pop	{r7}
    5220:	4770      	bx	lr
    5222:	bf00      	nop

00005224 <UART_init>:
	UART_instance_t * this_uart,
	addr_t base_addr,
	uint16_t baud_value,
	uint8_t line_config
)
{
    5224:	b580      	push	{r7, lr}
    5226:	b090      	sub	sp, #64	; 0x40
    5228:	af00      	add	r7, sp, #0
    522a:	60f8      	str	r0, [r7, #12]
    522c:	60b9      	str	r1, [r7, #8]
    522e:	80fa      	strh	r2, [r7, #6]
    5230:	717b      	strb	r3, [r7, #5]
    uint8_t rx_full;
    
	HAL_ASSERT( this_uart != NULL_INSTANCE )
    5232:	68fb      	ldr	r3, [r7, #12]
    5234:	2b00      	cmp	r3, #0
    5236:	d123      	bne.n	5280 <UART_init+0x5c>
    5238:	f642 5338 	movw	r3, #11576	; 0x2d38
    523c:	f2c0 0301 	movt	r3, #1
    5240:	f107 0c10 	add.w	ip, r7, #16
    5244:	469e      	mov	lr, r3
    5246:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    524a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    524e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5252:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5256:	e89e 0003 	ldmia.w	lr, {r0, r1}
    525a:	f8cc 0000 	str.w	r0, [ip]
    525e:	f10c 0c04 	add.w	ip, ip, #4
    5262:	f8ac 1000 	strh.w	r1, [ip]
    5266:	f10c 0c02 	add.w	ip, ip, #2
    526a:	ea4f 4311 	mov.w	r3, r1, lsr #16
    526e:	f88c 3000 	strb.w	r3, [ip]
    5272:	f107 0310 	add.w	r3, r7, #16
    5276:	4618      	mov	r0, r3
    5278:	f04f 0130 	mov.w	r1, #48	; 0x30
    527c:	f7fb ff6c 	bl	1158 <HAL_assert_fail>
	HAL_ASSERT( line_config <= MAX_LINE_CONFIG )
    5280:	797b      	ldrb	r3, [r7, #5]
    5282:	2b07      	cmp	r3, #7
    5284:	d923      	bls.n	52ce <UART_init+0xaa>
    5286:	f642 5338 	movw	r3, #11576	; 0x2d38
    528a:	f2c0 0301 	movt	r3, #1
    528e:	f107 0c10 	add.w	ip, r7, #16
    5292:	469e      	mov	lr, r3
    5294:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5298:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    529c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    52a0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    52a4:	e89e 0003 	ldmia.w	lr, {r0, r1}
    52a8:	f8cc 0000 	str.w	r0, [ip]
    52ac:	f10c 0c04 	add.w	ip, ip, #4
    52b0:	f8ac 1000 	strh.w	r1, [ip]
    52b4:	f10c 0c02 	add.w	ip, ip, #2
    52b8:	ea4f 4311 	mov.w	r3, r1, lsr #16
    52bc:	f88c 3000 	strb.w	r3, [ip]
    52c0:	f107 0310 	add.w	r3, r7, #16
    52c4:	4618      	mov	r0, r3
    52c6:	f04f 0131 	mov.w	r1, #49	; 0x31
    52ca:	f7fb ff45 	bl	1158 <HAL_assert_fail>
    HAL_ASSERT( baud_value <= MAX_BAUD_VALUE )
    52ce:	88fa      	ldrh	r2, [r7, #6]
    52d0:	f641 73ff 	movw	r3, #8191	; 0x1fff
    52d4:	429a      	cmp	r2, r3
    52d6:	d923      	bls.n	5320 <UART_init+0xfc>
    52d8:	f642 5338 	movw	r3, #11576	; 0x2d38
    52dc:	f2c0 0301 	movt	r3, #1
    52e0:	f107 0c10 	add.w	ip, r7, #16
    52e4:	469e      	mov	lr, r3
    52e6:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    52ea:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    52ee:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    52f2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    52f6:	e89e 0003 	ldmia.w	lr, {r0, r1}
    52fa:	f8cc 0000 	str.w	r0, [ip]
    52fe:	f10c 0c04 	add.w	ip, ip, #4
    5302:	f8ac 1000 	strh.w	r1, [ip]
    5306:	f10c 0c02 	add.w	ip, ip, #2
    530a:	ea4f 4311 	mov.w	r3, r1, lsr #16
    530e:	f88c 3000 	strb.w	r3, [ip]
    5312:	f107 0310 	add.w	r3, r7, #16
    5316:	4618      	mov	r0, r3
    5318:	f04f 0132 	mov.w	r1, #50	; 0x32
    531c:	f7fb ff1c 	bl	1158 <HAL_assert_fail>

    if( ( this_uart != NULL_INSTANCE ) &&
    5320:	68fb      	ldr	r3, [r7, #12]
    5322:	2b00      	cmp	r3, #0
    5324:	f000 80ca 	beq.w	54bc <UART_init+0x298>
    5328:	797b      	ldrb	r3, [r7, #5]
    532a:	2b07      	cmp	r3, #7
    532c:	f200 80c6 	bhi.w	54bc <UART_init+0x298>
    5330:	88fa      	ldrh	r2, [r7, #6]
    5332:	f641 73ff 	movw	r3, #8191	; 0x1fff
    5336:	429a      	cmp	r2, r3
    5338:	f200 80c0 	bhi.w	54bc <UART_init+0x298>
        ( baud_value <= MAX_BAUD_VALUE ) )
    {
        /*
         * Store lower 8-bits of baud value in CTRL1.
         */
        HAL_set_8bit_reg( base_addr, CTRL1, (uint_fast8_t)(baud_value &
    533c:	68bb      	ldr	r3, [r7, #8]
    533e:	f103 0208 	add.w	r2, r3, #8
    5342:	88fb      	ldrh	r3, [r7, #6]
    5344:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    5348:	4610      	mov	r0, r2
    534a:	4619      	mov	r1, r3
    534c:	f7fb ff48 	bl	11e0 <HW_set_8bit_reg>
    
        /*
         * Extract higher 5-bits of baud value and store in higher 5-bits 
         * of CTRL2, along with line configuration in lower 3 three bits.
         */
        HAL_set_8bit_reg( base_addr, CTRL2, (uint_fast8_t)line_config | 
    5350:	68bb      	ldr	r3, [r7, #8]
    5352:	f103 020c 	add.w	r2, r3, #12
    5356:	7979      	ldrb	r1, [r7, #5]
                                           (uint_fast8_t)((baud_value &
                                   BAUDVALUE_MSB) >> BAUDVALUE_SHIFT ) );
    5358:	88fb      	ldrh	r3, [r7, #6]
    535a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    535e:	ea4f 1363 	mov.w	r3, r3, asr #5
    
        /*
         * Extract higher 5-bits of baud value and store in higher 5-bits 
         * of CTRL2, along with line configuration in lower 3 three bits.
         */
        HAL_set_8bit_reg( base_addr, CTRL2, (uint_fast8_t)line_config | 
    5362:	ea41 0303 	orr.w	r3, r1, r3
    5366:	4610      	mov	r0, r2
    5368:	4619      	mov	r1, r3
    536a:	f7fb ff39 	bl	11e0 <HW_set_8bit_reg>
                                           (uint_fast8_t)((baud_value &
                                   BAUDVALUE_MSB) >> BAUDVALUE_SHIFT ) );
    
        this_uart->base_address = base_addr;
    536e:	68fb      	ldr	r3, [r7, #12]
    5370:	68ba      	ldr	r2, [r7, #8]
    5372:	601a      	str	r2, [r3, #0]
#ifndef NDEBUG
        {
            uint8_t  config;
            uint8_t  temp;
            uint16_t baud_val;
            baud_val = HAL_get_8bit_reg( this_uart->base_address, CTRL1 );
    5374:	68fb      	ldr	r3, [r7, #12]
    5376:	681b      	ldr	r3, [r3, #0]
    5378:	f103 0308 	add.w	r3, r3, #8
    537c:	4618      	mov	r0, r3
    537e:	f7fb ff31 	bl	11e4 <HW_get_8bit_reg>
    5382:	4603      	mov	r3, r0
    5384:	87fb      	strh	r3, [r7, #62]	; 0x3e
            config =  HAL_get_8bit_reg( this_uart->base_address, CTRL2 );
    5386:	68fb      	ldr	r3, [r7, #12]
    5388:	681b      	ldr	r3, [r3, #0]
    538a:	f103 030c 	add.w	r3, r3, #12
    538e:	4618      	mov	r0, r3
    5390:	f7fb ff28 	bl	11e4 <HW_get_8bit_reg>
    5394:	4603      	mov	r3, r0
    5396:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
            /*
             * To resolve operator precedence between & and <<
             */
            temp =  ( config  &  (uint8_t)(CTRL2_BAUDVALUE_MASK ) );
    539a:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
    539e:	f023 0307 	bic.w	r3, r3, #7
    53a2:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
            baud_val |= (uint16_t)( (uint16_t)(temp) << BAUDVALUE_SHIFT );
    53a6:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
    53aa:	ea4f 1343 	mov.w	r3, r3, lsl #5
    53ae:	b29a      	uxth	r2, r3
    53b0:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
    53b2:	ea42 0303 	orr.w	r3, r2, r3
    53b6:	87fb      	strh	r3, [r7, #62]	; 0x3e
            config &= (uint8_t)(~CTRL2_BAUDVALUE_MASK);
    53b8:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
    53bc:	f003 0307 	and.w	r3, r3, #7
    53c0:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
            HAL_ASSERT( baud_val == baud_value );
    53c4:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
    53c6:	88fb      	ldrh	r3, [r7, #6]
    53c8:	429a      	cmp	r2, r3
    53ca:	d023      	beq.n	5414 <UART_init+0x1f0>
    53cc:	f642 5338 	movw	r3, #11576	; 0x2d38
    53d0:	f2c0 0301 	movt	r3, #1
    53d4:	f107 0c10 	add.w	ip, r7, #16
    53d8:	469e      	mov	lr, r3
    53da:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    53de:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    53e2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    53e6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    53ea:	e89e 0003 	ldmia.w	lr, {r0, r1}
    53ee:	f8cc 0000 	str.w	r0, [ip]
    53f2:	f10c 0c04 	add.w	ip, ip, #4
    53f6:	f8ac 1000 	strh.w	r1, [ip]
    53fa:	f10c 0c02 	add.w	ip, ip, #2
    53fe:	ea4f 4311 	mov.w	r3, r1, lsr #16
    5402:	f88c 3000 	strb.w	r3, [ip]
    5406:	f107 0310 	add.w	r3, r7, #16
    540a:	4618      	mov	r0, r3
    540c:	f04f 0154 	mov.w	r1, #84	; 0x54
    5410:	f7fb fea2 	bl	1158 <HAL_assert_fail>
            HAL_ASSERT( config == line_config );
    5414:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
    5418:	797b      	ldrb	r3, [r7, #5]
    541a:	429a      	cmp	r2, r3
    541c:	d023      	beq.n	5466 <UART_init+0x242>
    541e:	f642 5338 	movw	r3, #11576	; 0x2d38
    5422:	f2c0 0301 	movt	r3, #1
    5426:	f107 0c10 	add.w	ip, r7, #16
    542a:	469e      	mov	lr, r3
    542c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5430:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5434:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5438:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    543c:	e89e 0003 	ldmia.w	lr, {r0, r1}
    5440:	f8cc 0000 	str.w	r0, [ip]
    5444:	f10c 0c04 	add.w	ip, ip, #4
    5448:	f8ac 1000 	strh.w	r1, [ip]
    544c:	f10c 0c02 	add.w	ip, ip, #2
    5450:	ea4f 4311 	mov.w	r3, r1, lsr #16
    5454:	f88c 3000 	strb.w	r3, [ip]
    5458:	f107 0310 	add.w	r3, r7, #16
    545c:	4618      	mov	r0, r3
    545e:	f04f 0155 	mov.w	r1, #85	; 0x55
    5462:	f7fb fe79 	bl	1158 <HAL_assert_fail>
        
        /*
         * Flush the receive FIFO of data that may have been received before the
         * driver was initialized.
         */
        rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    5466:	68fb      	ldr	r3, [r7, #12]
    5468:	681b      	ldr	r3, [r3, #0]
    546a:	f103 0310 	add.w	r3, r3, #16
    546e:	4618      	mov	r0, r3
    5470:	f7fb feb8 	bl	11e4 <HW_get_8bit_reg>
    5474:	4603      	mov	r3, r0
    5476:	f003 0302 	and.w	r3, r3, #2
    547a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
        		                                    STATUS_RXFULL_MASK;
        while ( rx_full )
    547e:	e015      	b.n	54ac <UART_init+0x288>
        {
            volatile uint8_t rx_byte;
            rx_byte = HAL_get_8bit_reg( this_uart->base_address, RXDATA );
    5480:	68fb      	ldr	r3, [r7, #12]
    5482:	681b      	ldr	r3, [r3, #0]
    5484:	f103 0304 	add.w	r3, r3, #4
    5488:	4618      	mov	r0, r3
    548a:	f7fb feab 	bl	11e4 <HW_get_8bit_reg>
    548e:	4603      	mov	r3, r0
    5490:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
            rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    5494:	68fb      	ldr	r3, [r7, #12]
    5496:	681b      	ldr	r3, [r3, #0]
    5498:	f103 0310 	add.w	r3, r3, #16
    549c:	4618      	mov	r0, r3
    549e:	f7fb fea1 	bl	11e4 <HW_get_8bit_reg>
    54a2:	4603      	mov	r3, r0
    54a4:	f003 0302 	and.w	r3, r3, #2
    54a8:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
         * Flush the receive FIFO of data that may have been received before the
         * driver was initialized.
         */
        rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
        		                                    STATUS_RXFULL_MASK;
        while ( rx_full )
    54ac:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
    54b0:	2b00      	cmp	r3, #0
    54b2:	d1e5      	bne.n	5480 <UART_init+0x25c>
        }

        /*
         * Clear status of the UART instance.
         */
        this_uart->status = (uint8_t)0;
    54b4:	68fb      	ldr	r3, [r7, #12]
    54b6:	f04f 0200 	mov.w	r2, #0
    54ba:	711a      	strb	r2, [r3, #4]
    }
}
    54bc:	f107 0740 	add.w	r7, r7, #64	; 0x40
    54c0:	46bd      	mov	sp, r7
    54c2:	bd80      	pop	{r7, pc}

000054c4 <UART_send>:
(
    UART_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
    54c4:	b580      	push	{r7, lr}
    54c6:	b090      	sub	sp, #64	; 0x40
    54c8:	af00      	add	r7, sp, #0
    54ca:	60f8      	str	r0, [r7, #12]
    54cc:	60b9      	str	r1, [r7, #8]
    54ce:	607a      	str	r2, [r7, #4]
	size_t char_idx;
    uint8_t tx_ready;

	HAL_ASSERT( this_uart != NULL_INSTANCE )
    54d0:	68fb      	ldr	r3, [r7, #12]
    54d2:	2b00      	cmp	r3, #0
    54d4:	d123      	bne.n	551e <UART_send+0x5a>
    54d6:	f642 5338 	movw	r3, #11576	; 0x2d38
    54da:	f2c0 0301 	movt	r3, #1
    54de:	f107 0c10 	add.w	ip, r7, #16
    54e2:	469e      	mov	lr, r3
    54e4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    54e8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    54ec:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    54f0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    54f4:	e89e 0003 	ldmia.w	lr, {r0, r1}
    54f8:	f8cc 0000 	str.w	r0, [ip]
    54fc:	f10c 0c04 	add.w	ip, ip, #4
    5500:	f8ac 1000 	strh.w	r1, [ip]
    5504:	f10c 0c02 	add.w	ip, ip, #2
    5508:	ea4f 4311 	mov.w	r3, r1, lsr #16
    550c:	f88c 3000 	strb.w	r3, [ip]
    5510:	f107 0310 	add.w	r3, r7, #16
    5514:	4618      	mov	r0, r3
    5516:	f04f 017d 	mov.w	r1, #125	; 0x7d
    551a:	f7fb fe1d 	bl	1158 <HAL_assert_fail>
	HAL_ASSERT( tx_buffer != NULL_BUFFER )
    551e:	68bb      	ldr	r3, [r7, #8]
    5520:	2b00      	cmp	r3, #0
    5522:	d123      	bne.n	556c <UART_send+0xa8>
    5524:	f642 5338 	movw	r3, #11576	; 0x2d38
    5528:	f2c0 0301 	movt	r3, #1
    552c:	f107 0c10 	add.w	ip, r7, #16
    5530:	469e      	mov	lr, r3
    5532:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5536:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    553a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    553e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5542:	e89e 0003 	ldmia.w	lr, {r0, r1}
    5546:	f8cc 0000 	str.w	r0, [ip]
    554a:	f10c 0c04 	add.w	ip, ip, #4
    554e:	f8ac 1000 	strh.w	r1, [ip]
    5552:	f10c 0c02 	add.w	ip, ip, #2
    5556:	ea4f 4311 	mov.w	r3, r1, lsr #16
    555a:	f88c 3000 	strb.w	r3, [ip]
    555e:	f107 0310 	add.w	r3, r7, #16
    5562:	4618      	mov	r0, r3
    5564:	f04f 017e 	mov.w	r1, #126	; 0x7e
    5568:	f7fb fdf6 	bl	1158 <HAL_assert_fail>
	HAL_ASSERT( tx_size > 0 )
    556c:	687b      	ldr	r3, [r7, #4]
    556e:	2b00      	cmp	r3, #0
    5570:	d123      	bne.n	55ba <UART_send+0xf6>
    5572:	f642 5338 	movw	r3, #11576	; 0x2d38
    5576:	f2c0 0301 	movt	r3, #1
    557a:	f107 0c10 	add.w	ip, r7, #16
    557e:	469e      	mov	lr, r3
    5580:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5584:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5588:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    558c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5590:	e89e 0003 	ldmia.w	lr, {r0, r1}
    5594:	f8cc 0000 	str.w	r0, [ip]
    5598:	f10c 0c04 	add.w	ip, ip, #4
    559c:	f8ac 1000 	strh.w	r1, [ip]
    55a0:	f10c 0c02 	add.w	ip, ip, #2
    55a4:	ea4f 4311 	mov.w	r3, r1, lsr #16
    55a8:	f88c 3000 	strb.w	r3, [ip]
    55ac:	f107 0310 	add.w	r3, r7, #16
    55b0:	4618      	mov	r0, r3
    55b2:	f04f 017f 	mov.w	r1, #127	; 0x7f
    55b6:	f7fb fdcf 	bl	1158 <HAL_assert_fail>
      
    if( (this_uart != NULL_INSTANCE) &&
    55ba:	68fb      	ldr	r3, [r7, #12]
    55bc:	2b00      	cmp	r3, #0
    55be:	d02b      	beq.n	5618 <UART_send+0x154>
    55c0:	68bb      	ldr	r3, [r7, #8]
    55c2:	2b00      	cmp	r3, #0
    55c4:	d028      	beq.n	5618 <UART_send+0x154>
    55c6:	687b      	ldr	r3, [r7, #4]
    55c8:	2b00      	cmp	r3, #0
    55ca:	d025      	beq.n	5618 <UART_send+0x154>
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > (size_t)0) )
    {
        for ( char_idx = (size_t)0; char_idx < tx_size; char_idx++ )
    55cc:	f04f 0300 	mov.w	r3, #0
    55d0:	63bb      	str	r3, [r7, #56]	; 0x38
    55d2:	e01d      	b.n	5610 <UART_send+0x14c>
        {
            /* Wait for UART to become ready to transmit. */
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    55d4:	68fb      	ldr	r3, [r7, #12]
    55d6:	681b      	ldr	r3, [r3, #0]
    55d8:	f103 0310 	add.w	r3, r3, #16
    55dc:	4618      	mov	r0, r3
    55de:	f7fb fe01 	bl	11e4 <HW_get_8bit_reg>
    55e2:	4603      	mov	r3, r0
    55e4:	f003 0301 	and.w	r3, r3, #1
    55e8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
                		                                      STATUS_TXRDY_MASK;
            } while ( !tx_ready );
    55ec:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
    55f0:	2b00      	cmp	r3, #0
    55f2:	d0ef      	beq.n	55d4 <UART_send+0x110>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    55f4:	68fb      	ldr	r3, [r7, #12]
    55f6:	681a      	ldr	r2, [r3, #0]
            		          (uint_fast8_t)tx_buffer[char_idx] );
    55f8:	68b9      	ldr	r1, [r7, #8]
    55fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    55fc:	440b      	add	r3, r1
    55fe:	781b      	ldrb	r3, [r3, #0]
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
                		                                      STATUS_TXRDY_MASK;
            } while ( !tx_ready );
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    5600:	4610      	mov	r0, r2
    5602:	4619      	mov	r1, r3
    5604:	f7fb fdec 	bl	11e0 <HW_set_8bit_reg>
      
    if( (this_uart != NULL_INSTANCE) &&
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > (size_t)0) )
    {
        for ( char_idx = (size_t)0; char_idx < tx_size; char_idx++ )
    5608:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    560a:	f103 0301 	add.w	r3, r3, #1
    560e:	63bb      	str	r3, [r7, #56]	; 0x38
    5610:	6bba      	ldr	r2, [r7, #56]	; 0x38
    5612:	687b      	ldr	r3, [r7, #4]
    5614:	429a      	cmp	r2, r3
    5616:	d3dd      	bcc.n	55d4 <UART_send+0x110>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
            		          (uint_fast8_t)tx_buffer[char_idx] );
        }
    }
}
    5618:	f107 0740 	add.w	r7, r7, #64	; 0x40
    561c:	46bd      	mov	sp, r7
    561e:	bd80      	pop	{r7, pc}

00005620 <UART_fill_tx_fifo>:
(
	UART_instance_t * this_uart,
	const uint8_t * tx_buffer,
	size_t tx_size
)
{
    5620:	b580      	push	{r7, lr}
    5622:	b090      	sub	sp, #64	; 0x40
    5624:	af00      	add	r7, sp, #0
    5626:	60f8      	str	r0, [r7, #12]
    5628:	60b9      	str	r1, [r7, #8]
    562a:	607a      	str	r2, [r7, #4]
    uint8_t tx_ready;
    size_t size_sent = 0u;
    562c:	f04f 0300 	mov.w	r3, #0
    5630:	63fb      	str	r3, [r7, #60]	; 0x3c
    
	HAL_ASSERT( this_uart != NULL_INSTANCE )
    5632:	68fb      	ldr	r3, [r7, #12]
    5634:	2b00      	cmp	r3, #0
    5636:	d123      	bne.n	5680 <UART_fill_tx_fifo+0x60>
    5638:	f642 5338 	movw	r3, #11576	; 0x2d38
    563c:	f2c0 0301 	movt	r3, #1
    5640:	f107 0c14 	add.w	ip, r7, #20
    5644:	469e      	mov	lr, r3
    5646:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    564a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    564e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5652:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5656:	e89e 0003 	ldmia.w	lr, {r0, r1}
    565a:	f8cc 0000 	str.w	r0, [ip]
    565e:	f10c 0c04 	add.w	ip, ip, #4
    5662:	f8ac 1000 	strh.w	r1, [ip]
    5666:	f10c 0c02 	add.w	ip, ip, #2
    566a:	ea4f 4311 	mov.w	r3, r1, lsr #16
    566e:	f88c 3000 	strb.w	r3, [ip]
    5672:	f107 0314 	add.w	r3, r7, #20
    5676:	4618      	mov	r0, r3
    5678:	f04f 01a2 	mov.w	r1, #162	; 0xa2
    567c:	f7fb fd6c 	bl	1158 <HAL_assert_fail>
	HAL_ASSERT( tx_buffer != NULL_BUFFER )
    5680:	68bb      	ldr	r3, [r7, #8]
    5682:	2b00      	cmp	r3, #0
    5684:	d123      	bne.n	56ce <UART_fill_tx_fifo+0xae>
    5686:	f642 5338 	movw	r3, #11576	; 0x2d38
    568a:	f2c0 0301 	movt	r3, #1
    568e:	f107 0c14 	add.w	ip, r7, #20
    5692:	469e      	mov	lr, r3
    5694:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5698:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    569c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    56a0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    56a4:	e89e 0003 	ldmia.w	lr, {r0, r1}
    56a8:	f8cc 0000 	str.w	r0, [ip]
    56ac:	f10c 0c04 	add.w	ip, ip, #4
    56b0:	f8ac 1000 	strh.w	r1, [ip]
    56b4:	f10c 0c02 	add.w	ip, ip, #2
    56b8:	ea4f 4311 	mov.w	r3, r1, lsr #16
    56bc:	f88c 3000 	strb.w	r3, [ip]
    56c0:	f107 0314 	add.w	r3, r7, #20
    56c4:	4618      	mov	r0, r3
    56c6:	f04f 01a3 	mov.w	r1, #163	; 0xa3
    56ca:	f7fb fd45 	bl	1158 <HAL_assert_fail>
	HAL_ASSERT( tx_size > 0 )
    56ce:	687b      	ldr	r3, [r7, #4]
    56d0:	2b00      	cmp	r3, #0
    56d2:	d123      	bne.n	571c <UART_fill_tx_fifo+0xfc>
    56d4:	f642 5338 	movw	r3, #11576	; 0x2d38
    56d8:	f2c0 0301 	movt	r3, #1
    56dc:	f107 0c14 	add.w	ip, r7, #20
    56e0:	469e      	mov	lr, r3
    56e2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    56e6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    56ea:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    56ee:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    56f2:	e89e 0003 	ldmia.w	lr, {r0, r1}
    56f6:	f8cc 0000 	str.w	r0, [ip]
    56fa:	f10c 0c04 	add.w	ip, ip, #4
    56fe:	f8ac 1000 	strh.w	r1, [ip]
    5702:	f10c 0c02 	add.w	ip, ip, #2
    5706:	ea4f 4311 	mov.w	r3, r1, lsr #16
    570a:	f88c 3000 	strb.w	r3, [ip]
    570e:	f107 0314 	add.w	r3, r7, #20
    5712:	4618      	mov	r0, r3
    5714:	f04f 01a4 	mov.w	r1, #164	; 0xa4
    5718:	f7fb fd1e 	bl	1158 <HAL_assert_fail>
      
    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input 
     * buffer has been written. */
    if( (this_uart != NULL_INSTANCE) &&
    571c:	68fb      	ldr	r3, [r7, #12]
    571e:	2b00      	cmp	r3, #0
    5720:	d037      	beq.n	5792 <UART_fill_tx_fifo+0x172>
    5722:	68bb      	ldr	r3, [r7, #8]
    5724:	2b00      	cmp	r3, #0
    5726:	d034      	beq.n	5792 <UART_fill_tx_fifo+0x172>
    5728:	687b      	ldr	r3, [r7, #4]
    572a:	2b00      	cmp	r3, #0
    572c:	d031      	beq.n	5792 <UART_fill_tx_fifo+0x172>
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > 0u) )
    {
        tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    572e:	68fb      	ldr	r3, [r7, #12]
    5730:	681b      	ldr	r3, [r3, #0]
    5732:	f103 0310 	add.w	r3, r3, #16
    5736:	4618      	mov	r0, r3
    5738:	f7fb fd54 	bl	11e4 <HW_get_8bit_reg>
    573c:	4603      	mov	r3, r0
    573e:	f003 0301 	and.w	r3, r3, #1
    5742:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
        		                                      STATUS_TXRDY_MASK;
        if ( tx_ready )
    5746:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
    574a:	2b00      	cmp	r3, #0
    574c:	d021      	beq.n	5792 <UART_fill_tx_fifo+0x172>
        {
            do {
                HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    574e:	68fb      	ldr	r3, [r7, #12]
    5750:	681a      	ldr	r2, [r3, #0]
                		          (uint_fast8_t)tx_buffer[size_sent] );
    5752:	68b9      	ldr	r1, [r7, #8]
    5754:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    5756:	440b      	add	r3, r1
    5758:	781b      	ldrb	r3, [r3, #0]
        tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
        		                                      STATUS_TXRDY_MASK;
        if ( tx_ready )
        {
            do {
                HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    575a:	4610      	mov	r0, r2
    575c:	4619      	mov	r1, r3
    575e:	f7fb fd3f 	bl	11e0 <HW_set_8bit_reg>
                		          (uint_fast8_t)tx_buffer[size_sent] );
                size_sent++;
    5762:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    5764:	f103 0301 	add.w	r3, r3, #1
    5768:	63fb      	str	r3, [r7, #60]	; 0x3c
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    576a:	68fb      	ldr	r3, [r7, #12]
    576c:	681b      	ldr	r3, [r3, #0]
    576e:	f103 0310 	add.w	r3, r3, #16
    5772:	4618      	mov	r0, r3
    5774:	f7fb fd36 	bl	11e4 <HW_get_8bit_reg>
    5778:	4603      	mov	r3, r0
    577a:	f003 0301 	and.w	r3, r3, #1
    577e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
                		                                      STATUS_TXRDY_MASK;
            } while ( (tx_ready) && ( size_sent < tx_size ) );
    5782:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
    5786:	2b00      	cmp	r3, #0
    5788:	d003      	beq.n	5792 <UART_fill_tx_fifo+0x172>
    578a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    578c:	687b      	ldr	r3, [r7, #4]
    578e:	429a      	cmp	r2, r3
    5790:	d3dd      	bcc.n	574e <UART_fill_tx_fifo+0x12e>
        }
    }    
    return size_sent;
    5792:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
    5794:	4618      	mov	r0, r3
    5796:	f107 0740 	add.w	r7, r7, #64	; 0x40
    579a:	46bd      	mov	sp, r7
    579c:	bd80      	pop	{r7, pc}
    579e:	bf00      	nop

000057a0 <UART_get_rx>:
(
    UART_instance_t * this_uart,
    uint8_t * rx_buffer,
    size_t buff_size
)
{
    57a0:	b590      	push	{r4, r7, lr}
    57a2:	b091      	sub	sp, #68	; 0x44
    57a4:	af00      	add	r7, sp, #0
    57a6:	60f8      	str	r0, [r7, #12]
    57a8:	60b9      	str	r1, [r7, #8]
    57aa:	607a      	str	r2, [r7, #4]
    uint8_t new_status;
    uint8_t rx_full;
	size_t rx_idx = 0u;
    57ac:	f04f 0300 	mov.w	r3, #0
    57b0:	63fb      	str	r3, [r7, #60]	; 0x3c
    
	HAL_ASSERT( this_uart != NULL_INSTANCE )
    57b2:	68fb      	ldr	r3, [r7, #12]
    57b4:	2b00      	cmp	r3, #0
    57b6:	d123      	bne.n	5800 <UART_get_rx+0x60>
    57b8:	f642 5338 	movw	r3, #11576	; 0x2d38
    57bc:	f2c0 0301 	movt	r3, #1
    57c0:	f107 0c10 	add.w	ip, r7, #16
    57c4:	469e      	mov	lr, r3
    57c6:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    57ca:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    57ce:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    57d2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    57d6:	e89e 0003 	ldmia.w	lr, {r0, r1}
    57da:	f8cc 0000 	str.w	r0, [ip]
    57de:	f10c 0c04 	add.w	ip, ip, #4
    57e2:	f8ac 1000 	strh.w	r1, [ip]
    57e6:	f10c 0c02 	add.w	ip, ip, #2
    57ea:	ea4f 4311 	mov.w	r3, r1, lsr #16
    57ee:	f88c 3000 	strb.w	r3, [ip]
    57f2:	f107 0310 	add.w	r3, r7, #16
    57f6:	4618      	mov	r0, r3
    57f8:	f04f 01cc 	mov.w	r1, #204	; 0xcc
    57fc:	f7fb fcac 	bl	1158 <HAL_assert_fail>
	HAL_ASSERT( rx_buffer != NULL_BUFFER )
    5800:	68bb      	ldr	r3, [r7, #8]
    5802:	2b00      	cmp	r3, #0
    5804:	d123      	bne.n	584e <UART_get_rx+0xae>
    5806:	f642 5338 	movw	r3, #11576	; 0x2d38
    580a:	f2c0 0301 	movt	r3, #1
    580e:	f107 0c10 	add.w	ip, r7, #16
    5812:	469e      	mov	lr, r3
    5814:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5818:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    581c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5820:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5824:	e89e 0003 	ldmia.w	lr, {r0, r1}
    5828:	f8cc 0000 	str.w	r0, [ip]
    582c:	f10c 0c04 	add.w	ip, ip, #4
    5830:	f8ac 1000 	strh.w	r1, [ip]
    5834:	f10c 0c02 	add.w	ip, ip, #2
    5838:	ea4f 4311 	mov.w	r3, r1, lsr #16
    583c:	f88c 3000 	strb.w	r3, [ip]
    5840:	f107 0310 	add.w	r3, r7, #16
    5844:	4618      	mov	r0, r3
    5846:	f04f 01cd 	mov.w	r1, #205	; 0xcd
    584a:	f7fb fc85 	bl	1158 <HAL_assert_fail>
	HAL_ASSERT( buff_size > 0 )
    584e:	687b      	ldr	r3, [r7, #4]
    5850:	2b00      	cmp	r3, #0
    5852:	d123      	bne.n	589c <UART_get_rx+0xfc>
    5854:	f642 5338 	movw	r3, #11576	; 0x2d38
    5858:	f2c0 0301 	movt	r3, #1
    585c:	f107 0c10 	add.w	ip, r7, #16
    5860:	469e      	mov	lr, r3
    5862:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5866:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    586a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    586e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5872:	e89e 0003 	ldmia.w	lr, {r0, r1}
    5876:	f8cc 0000 	str.w	r0, [ip]
    587a:	f10c 0c04 	add.w	ip, ip, #4
    587e:	f8ac 1000 	strh.w	r1, [ip]
    5882:	f10c 0c02 	add.w	ip, ip, #2
    5886:	ea4f 4311 	mov.w	r3, r1, lsr #16
    588a:	f88c 3000 	strb.w	r3, [ip]
    588e:	f107 0310 	add.w	r3, r7, #16
    5892:	4618      	mov	r0, r3
    5894:	f04f 01ce 	mov.w	r1, #206	; 0xce
    5898:	f7fb fc5e 	bl	1158 <HAL_assert_fail>
      
    if( (this_uart != NULL_INSTANCE) &&
    589c:	68fb      	ldr	r3, [r7, #12]
    589e:	2b00      	cmp	r3, #0
    58a0:	d054      	beq.n	594c <UART_get_rx+0x1ac>
    58a2:	68bb      	ldr	r3, [r7, #8]
    58a4:	2b00      	cmp	r3, #0
    58a6:	d051      	beq.n	594c <UART_get_rx+0x1ac>
    58a8:	687b      	ldr	r3, [r7, #4]
    58aa:	2b00      	cmp	r3, #0
    58ac:	d04e      	beq.n	594c <UART_get_rx+0x1ac>
        (rx_buffer != NULL_BUFFER)   &&
        (buff_size > 0u) )
    {
        rx_idx = 0u;
    58ae:	f04f 0300 	mov.w	r3, #0
    58b2:	63fb      	str	r3, [r7, #60]	; 0x3c
        new_status = HAL_get_8bit_reg( this_uart->base_address, STATUS );
    58b4:	68fb      	ldr	r3, [r7, #12]
    58b6:	681b      	ldr	r3, [r3, #0]
    58b8:	f103 0310 	add.w	r3, r3, #16
    58bc:	4618      	mov	r0, r3
    58be:	f7fb fc91 	bl	11e4 <HW_get_8bit_reg>
    58c2:	4603      	mov	r3, r0
    58c4:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
        this_uart->status |= new_status;
    58c8:	68fb      	ldr	r3, [r7, #12]
    58ca:	791a      	ldrb	r2, [r3, #4]
    58cc:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
    58d0:	ea42 0303 	orr.w	r3, r2, r3
    58d4:	b2da      	uxtb	r2, r3
    58d6:	68fb      	ldr	r3, [r7, #12]
    58d8:	711a      	strb	r2, [r3, #4]
        rx_full = new_status & STATUS_RXFULL_MASK;
    58da:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
    58de:	f003 0302 	and.w	r3, r3, #2
    58e2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
        while ( ( rx_full ) && ( rx_idx < buff_size ) )
    58e6:	e029      	b.n	593c <UART_get_rx+0x19c>
        {
            rx_buffer[rx_idx] = HAL_get_8bit_reg( this_uart->base_address,
    58e8:	68ba      	ldr	r2, [r7, #8]
    58ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    58ec:	eb02 0403 	add.w	r4, r2, r3
    58f0:	68fb      	ldr	r3, [r7, #12]
    58f2:	681b      	ldr	r3, [r3, #0]
    58f4:	f103 0304 	add.w	r3, r3, #4
    58f8:	4618      	mov	r0, r3
    58fa:	f7fb fc73 	bl	11e4 <HW_get_8bit_reg>
    58fe:	4603      	mov	r3, r0
    5900:	7023      	strb	r3, [r4, #0]
            		                              RXDATA );
            rx_idx++;
    5902:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    5904:	f103 0301 	add.w	r3, r3, #1
    5908:	63fb      	str	r3, [r7, #60]	; 0x3c
            new_status = HAL_get_8bit_reg( this_uart->base_address, STATUS );
    590a:	68fb      	ldr	r3, [r7, #12]
    590c:	681b      	ldr	r3, [r3, #0]
    590e:	f103 0310 	add.w	r3, r3, #16
    5912:	4618      	mov	r0, r3
    5914:	f7fb fc66 	bl	11e4 <HW_get_8bit_reg>
    5918:	4603      	mov	r3, r0
    591a:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
            this_uart->status |= new_status;
    591e:	68fb      	ldr	r3, [r7, #12]
    5920:	791a      	ldrb	r2, [r3, #4]
    5922:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
    5926:	ea42 0303 	orr.w	r3, r2, r3
    592a:	b2da      	uxtb	r2, r3
    592c:	68fb      	ldr	r3, [r7, #12]
    592e:	711a      	strb	r2, [r3, #4]
            rx_full = new_status & STATUS_RXFULL_MASK;
    5930:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
    5934:	f003 0302 	and.w	r3, r3, #2
    5938:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
    {
        rx_idx = 0u;
        new_status = HAL_get_8bit_reg( this_uart->base_address, STATUS );
        this_uart->status |= new_status;
        rx_full = new_status & STATUS_RXFULL_MASK;
        while ( ( rx_full ) && ( rx_idx < buff_size ) )
    593c:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
    5940:	2b00      	cmp	r3, #0
    5942:	d003      	beq.n	594c <UART_get_rx+0x1ac>
    5944:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    5946:	687b      	ldr	r3, [r7, #4]
    5948:	429a      	cmp	r2, r3
    594a:	d3cd      	bcc.n	58e8 <UART_get_rx+0x148>
            new_status = HAL_get_8bit_reg( this_uart->base_address, STATUS );
            this_uart->status |= new_status;
            rx_full = new_status & STATUS_RXFULL_MASK;
        }
    }
    return rx_idx;
    594c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
    594e:	4618      	mov	r0, r3
    5950:	f107 0744 	add.w	r7, r7, #68	; 0x44
    5954:	46bd      	mov	sp, r7
    5956:	bd90      	pop	{r4, r7, pc}

00005958 <UART_polled_tx_string>:
UART_polled_tx_string
( 
	UART_instance_t * this_uart, 
	const uint8_t * p_sz_string
)
{
    5958:	b580      	push	{r7, lr}
    595a:	b08e      	sub	sp, #56	; 0x38
    595c:	af00      	add	r7, sp, #0
    595e:	6078      	str	r0, [r7, #4]
    5960:	6039      	str	r1, [r7, #0]
	uint32_t char_idx;
    uint8_t tx_ready;

    HAL_ASSERT( this_uart != NULL_INSTANCE )
    5962:	687b      	ldr	r3, [r7, #4]
    5964:	2b00      	cmp	r3, #0
    5966:	d123      	bne.n	59b0 <UART_polled_tx_string+0x58>
    5968:	f642 5338 	movw	r3, #11576	; 0x2d38
    596c:	f2c0 0301 	movt	r3, #1
    5970:	f107 0c08 	add.w	ip, r7, #8
    5974:	469e      	mov	lr, r3
    5976:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    597a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    597e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5982:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5986:	e89e 0003 	ldmia.w	lr, {r0, r1}
    598a:	f8cc 0000 	str.w	r0, [ip]
    598e:	f10c 0c04 	add.w	ip, ip, #4
    5992:	f8ac 1000 	strh.w	r1, [ip]
    5996:	f10c 0c02 	add.w	ip, ip, #2
    599a:	ea4f 4311 	mov.w	r3, r1, lsr #16
    599e:	f88c 3000 	strb.w	r3, [ip]
    59a2:	f107 0308 	add.w	r3, r7, #8
    59a6:	4618      	mov	r0, r3
    59a8:	f04f 01f3 	mov.w	r1, #243	; 0xf3
    59ac:	f7fb fbd4 	bl	1158 <HAL_assert_fail>
	HAL_ASSERT( p_sz_string != NULL_BUFFER )
    59b0:	683b      	ldr	r3, [r7, #0]
    59b2:	2b00      	cmp	r3, #0
    59b4:	d123      	bne.n	59fe <UART_polled_tx_string+0xa6>
    59b6:	f642 5338 	movw	r3, #11576	; 0x2d38
    59ba:	f2c0 0301 	movt	r3, #1
    59be:	f107 0c08 	add.w	ip, r7, #8
    59c2:	469e      	mov	lr, r3
    59c4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    59c8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    59cc:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    59d0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    59d4:	e89e 0003 	ldmia.w	lr, {r0, r1}
    59d8:	f8cc 0000 	str.w	r0, [ip]
    59dc:	f10c 0c04 	add.w	ip, ip, #4
    59e0:	f8ac 1000 	strh.w	r1, [ip]
    59e4:	f10c 0c02 	add.w	ip, ip, #2
    59e8:	ea4f 4311 	mov.w	r3, r1, lsr #16
    59ec:	f88c 3000 	strb.w	r3, [ip]
    59f0:	f107 0308 	add.w	r3, r7, #8
    59f4:	4618      	mov	r0, r3
    59f6:	f04f 01f4 	mov.w	r1, #244	; 0xf4
    59fa:	f7fb fbad 	bl	1158 <HAL_assert_fail>
    
    if( ( this_uart != NULL_INSTANCE ) && ( p_sz_string != NULL_BUFFER ) )
    59fe:	687b      	ldr	r3, [r7, #4]
    5a00:	2b00      	cmp	r3, #0
    5a02:	d02a      	beq.n	5a5a <UART_polled_tx_string+0x102>
    5a04:	683b      	ldr	r3, [r7, #0]
    5a06:	2b00      	cmp	r3, #0
    5a08:	d027      	beq.n	5a5a <UART_polled_tx_string+0x102>
    {
        char_idx = 0U;
    5a0a:	f04f 0300 	mov.w	r3, #0
    5a0e:	633b      	str	r3, [r7, #48]	; 0x30
        while( 0U != p_sz_string[char_idx] )
    5a10:	e01d      	b.n	5a4e <UART_polled_tx_string+0xf6>
        {
            /* Wait for UART to become ready to transmit. */
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    5a12:	687b      	ldr	r3, [r7, #4]
    5a14:	681b      	ldr	r3, [r3, #0]
    5a16:	f103 0310 	add.w	r3, r3, #16
    5a1a:	4618      	mov	r0, r3
    5a1c:	f7fb fbe2 	bl	11e4 <HW_get_8bit_reg>
    5a20:	4603      	mov	r3, r0
    5a22:	f003 0301 	and.w	r3, r3, #1
    5a26:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
                		                                      STATUS_TXRDY_MASK;
            } while ( !tx_ready );
    5a2a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
    5a2e:	2b00      	cmp	r3, #0
    5a30:	d0ef      	beq.n	5a12 <UART_polled_tx_string+0xba>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    5a32:	687b      	ldr	r3, [r7, #4]
    5a34:	681a      	ldr	r2, [r3, #0]
            		          (uint_fast8_t)p_sz_string[char_idx] );
    5a36:	6839      	ldr	r1, [r7, #0]
    5a38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    5a3a:	440b      	add	r3, r1
    5a3c:	781b      	ldrb	r3, [r3, #0]
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
                		                                      STATUS_TXRDY_MASK;
            } while ( !tx_ready );
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    5a3e:	4610      	mov	r0, r2
    5a40:	4619      	mov	r1, r3
    5a42:	f7fb fbcd 	bl	11e0 <HW_set_8bit_reg>
            		          (uint_fast8_t)p_sz_string[char_idx] );
            char_idx++;
    5a46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    5a48:	f103 0301 	add.w	r3, r3, #1
    5a4c:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_ASSERT( p_sz_string != NULL_BUFFER )
    
    if( ( this_uart != NULL_INSTANCE ) && ( p_sz_string != NULL_BUFFER ) )
    {
        char_idx = 0U;
        while( 0U != p_sz_string[char_idx] )
    5a4e:	683a      	ldr	r2, [r7, #0]
    5a50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    5a52:	4413      	add	r3, r2
    5a54:	781b      	ldrb	r3, [r3, #0]
    5a56:	2b00      	cmp	r3, #0
    5a58:	d1db      	bne.n	5a12 <UART_polled_tx_string+0xba>
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
            		          (uint_fast8_t)p_sz_string[char_idx] );
            char_idx++;
        }
    }
}
    5a5a:	f107 0738 	add.w	r7, r7, #56	; 0x38
    5a5e:	46bd      	mov	sp, r7
    5a60:	bd80      	pop	{r7, pc}
    5a62:	bf00      	nop

00005a64 <UART_get_rx_status>:
uint8_t
UART_get_rx_status
(
    UART_instance_t * this_uart
)
{
    5a64:	b580      	push	{r7, lr}
    5a66:	b08c      	sub	sp, #48	; 0x30
    5a68:	af00      	add	r7, sp, #0
    5a6a:	6078      	str	r0, [r7, #4]
	uint8_t status = UART_APB_INVALID_PARAM;
    5a6c:	f04f 33ff 	mov.w	r3, #4294967295
    5a70:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    HAL_ASSERT( this_uart != NULL_INSTANCE )
    5a74:	687b      	ldr	r3, [r7, #4]
    5a76:	2b00      	cmp	r3, #0
    5a78:	d123      	bne.n	5ac2 <UART_get_rx_status+0x5e>
    5a7a:	f642 5338 	movw	r3, #11576	; 0x2d38
    5a7e:	f2c0 0301 	movt	r3, #1
    5a82:	f107 0c08 	add.w	ip, r7, #8
    5a86:	469e      	mov	lr, r3
    5a88:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5a8c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5a90:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5a94:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5a98:	e89e 0003 	ldmia.w	lr, {r0, r1}
    5a9c:	f8cc 0000 	str.w	r0, [ip]
    5aa0:	f10c 0c04 	add.w	ip, ip, #4
    5aa4:	f8ac 1000 	strh.w	r1, [ip]
    5aa8:	f10c 0c02 	add.w	ip, ip, #2
    5aac:	ea4f 4311 	mov.w	r3, r1, lsr #16
    5ab0:	f88c 3000 	strb.w	r3, [ip]
    5ab4:	f107 0308 	add.w	r3, r7, #8
    5ab8:	4618      	mov	r0, r3
    5aba:	f44f 718a 	mov.w	r1, #276	; 0x114
    5abe:	f7fb fb4b 	bl	1158 <HAL_assert_fail>
     * Extract UART error status and place in lower bits of "status".
     * Bit 0 - Parity error status
     * Bit 1 - Overflow error status
     * Bit 2 - Frame error status
     */
    if( this_uart != NULL_INSTANCE )
    5ac2:	687b      	ldr	r3, [r7, #4]
    5ac4:	2b00      	cmp	r3, #0
    5ac6:	d00b      	beq.n	5ae0 <UART_get_rx_status+0x7c>
    {
        status = ( ( this_uart->status & STATUS_ERROR_MASK ) >> 
    5ac8:	687b      	ldr	r3, [r7, #4]
    5aca:	791b      	ldrb	r3, [r3, #4]
    5acc:	f003 031c 	and.w	r3, r3, #28
    5ad0:	ea4f 03a3 	mov.w	r3, r3, asr #2
    5ad4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                                          STATUS_ERROR_OFFSET );
        /*
         * Clear the sticky status for this instance.
         */
        this_uart->status = (uint8_t)0;
    5ad8:	687b      	ldr	r3, [r7, #4]
    5ada:	f04f 0200 	mov.w	r2, #0
    5ade:	711a      	strb	r2, [r3, #4]
    }
    return status;
    5ae0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
    5ae4:	4618      	mov	r0, r3
    5ae6:	f107 0730 	add.w	r7, r7, #48	; 0x30
    5aea:	46bd      	mov	sp, r7
    5aec:	bd80      	pop	{r7, pc}
    5aee:	bf00      	nop

00005af0 <PWM_init>:
    pwm_instance_t * pwm_inst,
    addr_t base_addr,
    uint32_t prescale,
    uint32_t period
)
{
    5af0:	b580      	push	{r7, lr}
    5af2:	b08c      	sub	sp, #48	; 0x30
    5af4:	af00      	add	r7, sp, #0
    5af6:	60f8      	str	r0, [r7, #12]
    5af8:	60b9      	str	r1, [r7, #8]
    5afa:	607a      	str	r2, [r7, #4]
    5afc:	603b      	str	r3, [r7, #0]
    pwm_inst->address = base_addr;
    5afe:	68fb      	ldr	r3, [r7, #12]
    5b00:	68ba      	ldr	r2, [r7, #8]
    5b02:	601a      	str	r2, [r3, #0]

    HAL_set_8bit_reg( pwm_inst->address, PWM_ENABLE_1, 0u );
    5b04:	68fb      	ldr	r3, [r7, #12]
    5b06:	681b      	ldr	r3, [r3, #0]
    5b08:	f103 0308 	add.w	r3, r3, #8
    5b0c:	4618      	mov	r0, r3
    5b0e:	f04f 0100 	mov.w	r1, #0
    5b12:	f7fb fb65 	bl	11e0 <HW_set_8bit_reg>
    HAL_set_8bit_reg( pwm_inst->address, PWM_ENABLE_2, 0u );
    5b16:	68fb      	ldr	r3, [r7, #12]
    5b18:	681b      	ldr	r3, [r3, #0]
    5b1a:	f103 030c 	add.w	r3, r3, #12
    5b1e:	4618      	mov	r0, r3
    5b20:	f04f 0100 	mov.w	r1, #0
    5b24:	f7fb fb5c 	bl	11e0 <HW_set_8bit_reg>

    HAL_set_32bit_reg( pwm_inst->address, PRESCALE, (uint_fast32_t)prescale );
    5b28:	68fb      	ldr	r3, [r7, #12]
    5b2a:	681b      	ldr	r3, [r3, #0]
    5b2c:	4618      	mov	r0, r3
    5b2e:	6879      	ldr	r1, [r7, #4]
    5b30:	f7fb fb26 	bl	1180 <HW_set_32bit_reg>

    /*
     * The minimum allowed period parameter value is 1.
     * This simplifies the duty cycle and edge value calculations for the driver.
     */
    HAL_ASSERT( period >= 1 )
    5b34:	683b      	ldr	r3, [r7, #0]
    5b36:	2b00      	cmp	r3, #0
    5b38:	d117      	bne.n	5b6a <PWM_init+0x7a>
    5b3a:	f642 6364 	movw	r3, #11876	; 0x2e64
    5b3e:	f2c0 0301 	movt	r3, #1
    5b42:	f107 0c10 	add.w	ip, r7, #16
    5b46:	469e      	mov	lr, r3
    5b48:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5b4c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5b50:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    5b54:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    5b58:	f8ac 3000 	strh.w	r3, [ip]
    5b5c:	f107 0310 	add.w	r3, r7, #16
    5b60:	4618      	mov	r0, r3
    5b62:	f04f 01ae 	mov.w	r1, #174	; 0xae
    5b66:	f7fb faf7 	bl	1158 <HAL_assert_fail>

    HAL_set_32bit_reg( pwm_inst->address, PERIOD, (uint_fast32_t)period );
    5b6a:	68fb      	ldr	r3, [r7, #12]
    5b6c:	681b      	ldr	r3, [r3, #0]
    5b6e:	f103 0304 	add.w	r3, r3, #4
    5b72:	4618      	mov	r0, r3
    5b74:	6839      	ldr	r1, [r7, #0]
    5b76:	f7fb fb03 	bl	1180 <HW_set_32bit_reg>

    /* Set positive edge to 0 for all PWMs. */
    HAL_set_32bit_reg( pwm_inst->address, PWM1_POSEDGE, 0u );
    5b7a:	68fb      	ldr	r3, [r7, #12]
    5b7c:	681b      	ldr	r3, [r3, #0]
    5b7e:	f103 0310 	add.w	r3, r3, #16
    5b82:	4618      	mov	r0, r3
    5b84:	f04f 0100 	mov.w	r1, #0
    5b88:	f7fb fafa 	bl	1180 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM2_POSEDGE, 0u );
    5b8c:	68fb      	ldr	r3, [r7, #12]
    5b8e:	681b      	ldr	r3, [r3, #0]
    5b90:	f103 0318 	add.w	r3, r3, #24
    5b94:	4618      	mov	r0, r3
    5b96:	f04f 0100 	mov.w	r1, #0
    5b9a:	f7fb faf1 	bl	1180 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM3_POSEDGE, 0u );
    5b9e:	68fb      	ldr	r3, [r7, #12]
    5ba0:	681b      	ldr	r3, [r3, #0]
    5ba2:	f103 0320 	add.w	r3, r3, #32
    5ba6:	4618      	mov	r0, r3
    5ba8:	f04f 0100 	mov.w	r1, #0
    5bac:	f7fb fae8 	bl	1180 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM4_POSEDGE, 0u );
    5bb0:	68fb      	ldr	r3, [r7, #12]
    5bb2:	681b      	ldr	r3, [r3, #0]
    5bb4:	f103 0328 	add.w	r3, r3, #40	; 0x28
    5bb8:	4618      	mov	r0, r3
    5bba:	f04f 0100 	mov.w	r1, #0
    5bbe:	f7fb fadf 	bl	1180 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM5_POSEDGE, 0u );
    5bc2:	68fb      	ldr	r3, [r7, #12]
    5bc4:	681b      	ldr	r3, [r3, #0]
    5bc6:	f103 0330 	add.w	r3, r3, #48	; 0x30
    5bca:	4618      	mov	r0, r3
    5bcc:	f04f 0100 	mov.w	r1, #0
    5bd0:	f7fb fad6 	bl	1180 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM6_POSEDGE, 0u );
    5bd4:	68fb      	ldr	r3, [r7, #12]
    5bd6:	681b      	ldr	r3, [r3, #0]
    5bd8:	f103 0338 	add.w	r3, r3, #56	; 0x38
    5bdc:	4618      	mov	r0, r3
    5bde:	f04f 0100 	mov.w	r1, #0
    5be2:	f7fb facd 	bl	1180 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM7_POSEDGE, 0u );
    5be6:	68fb      	ldr	r3, [r7, #12]
    5be8:	681b      	ldr	r3, [r3, #0]
    5bea:	f103 0340 	add.w	r3, r3, #64	; 0x40
    5bee:	4618      	mov	r0, r3
    5bf0:	f04f 0100 	mov.w	r1, #0
    5bf4:	f7fb fac4 	bl	1180 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM8_POSEDGE, 0u );
    5bf8:	68fb      	ldr	r3, [r7, #12]
    5bfa:	681b      	ldr	r3, [r3, #0]
    5bfc:	f103 0348 	add.w	r3, r3, #72	; 0x48
    5c00:	4618      	mov	r0, r3
    5c02:	f04f 0100 	mov.w	r1, #0
    5c06:	f7fb fabb 	bl	1180 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM9_POSEDGE, 0u );
    5c0a:	68fb      	ldr	r3, [r7, #12]
    5c0c:	681b      	ldr	r3, [r3, #0]
    5c0e:	f103 0350 	add.w	r3, r3, #80	; 0x50
    5c12:	4618      	mov	r0, r3
    5c14:	f04f 0100 	mov.w	r1, #0
    5c18:	f7fb fab2 	bl	1180 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM10_POSEDGE, 0u );
    5c1c:	68fb      	ldr	r3, [r7, #12]
    5c1e:	681b      	ldr	r3, [r3, #0]
    5c20:	f103 0358 	add.w	r3, r3, #88	; 0x58
    5c24:	4618      	mov	r0, r3
    5c26:	f04f 0100 	mov.w	r1, #0
    5c2a:	f7fb faa9 	bl	1180 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM11_POSEDGE, 0u );
    5c2e:	68fb      	ldr	r3, [r7, #12]
    5c30:	681b      	ldr	r3, [r3, #0]
    5c32:	f103 0360 	add.w	r3, r3, #96	; 0x60
    5c36:	4618      	mov	r0, r3
    5c38:	f04f 0100 	mov.w	r1, #0
    5c3c:	f7fb faa0 	bl	1180 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM12_POSEDGE, 0u );
    5c40:	68fb      	ldr	r3, [r7, #12]
    5c42:	681b      	ldr	r3, [r3, #0]
    5c44:	f103 0368 	add.w	r3, r3, #104	; 0x68
    5c48:	4618      	mov	r0, r3
    5c4a:	f04f 0100 	mov.w	r1, #0
    5c4e:	f7fb fa97 	bl	1180 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM13_POSEDGE, 0u );
    5c52:	68fb      	ldr	r3, [r7, #12]
    5c54:	681b      	ldr	r3, [r3, #0]
    5c56:	f103 0370 	add.w	r3, r3, #112	; 0x70
    5c5a:	4618      	mov	r0, r3
    5c5c:	f04f 0100 	mov.w	r1, #0
    5c60:	f7fb fa8e 	bl	1180 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM14_POSEDGE, 0u );
    5c64:	68fb      	ldr	r3, [r7, #12]
    5c66:	681b      	ldr	r3, [r3, #0]
    5c68:	f103 0378 	add.w	r3, r3, #120	; 0x78
    5c6c:	4618      	mov	r0, r3
    5c6e:	f04f 0100 	mov.w	r1, #0
    5c72:	f7fb fa85 	bl	1180 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM15_POSEDGE, 0u );
    5c76:	68fb      	ldr	r3, [r7, #12]
    5c78:	681b      	ldr	r3, [r3, #0]
    5c7a:	f103 0380 	add.w	r3, r3, #128	; 0x80
    5c7e:	4618      	mov	r0, r3
    5c80:	f04f 0100 	mov.w	r1, #0
    5c84:	f7fb fa7c 	bl	1180 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM16_POSEDGE, 0u );
    5c88:	68fb      	ldr	r3, [r7, #12]
    5c8a:	681b      	ldr	r3, [r3, #0]
    5c8c:	f103 0388 	add.w	r3, r3, #136	; 0x88
    5c90:	4618      	mov	r0, r3
    5c92:	f04f 0100 	mov.w	r1, #0
    5c96:	f7fb fa73 	bl	1180 <HW_set_32bit_reg>
}
    5c9a:	f107 0730 	add.w	r7, r7, #48	; 0x30
    5c9e:	46bd      	mov	sp, r7
    5ca0:	bd80      	pop	{r7, pc}
    5ca2:	bf00      	nop

00005ca4 <PWM_enable>:
void PWM_enable
(
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id
)
{
    5ca4:	b580      	push	{r7, lr}
    5ca6:	b092      	sub	sp, #72	; 0x48
    5ca8:	af00      	add	r7, sp, #0
    5caa:	6078      	str	r0, [r7, #4]
    5cac:	460b      	mov	r3, r1
    5cae:	70fb      	strb	r3, [r7, #3]
    uint8_t pwm_enables;
    uint8_t pwm_id_mask;

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
    5cb0:	78fb      	ldrb	r3, [r7, #3]
    5cb2:	2b00      	cmp	r3, #0
    5cb4:	d117      	bne.n	5ce6 <PWM_enable+0x42>
    5cb6:	f642 6364 	movw	r3, #11876	; 0x2e64
    5cba:	f2c0 0301 	movt	r3, #1
    5cbe:	f107 0c28 	add.w	ip, r7, #40	; 0x28
    5cc2:	469e      	mov	lr, r3
    5cc4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5cc8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5ccc:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    5cd0:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    5cd4:	f8ac 3000 	strh.w	r3, [ip]
    5cd8:	f107 0328 	add.w	r3, r7, #40	; 0x28
    5cdc:	4618      	mov	r0, r3
    5cde:	f04f 01d3 	mov.w	r1, #211	; 0xd3
    5ce2:	f7fb fa39 	bl	1158 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
    5ce6:	78fb      	ldrb	r3, [r7, #3]
    5ce8:	2b10      	cmp	r3, #16
    5cea:	d917      	bls.n	5d1c <PWM_enable+0x78>
    5cec:	f642 6364 	movw	r3, #11876	; 0x2e64
    5cf0:	f2c0 0301 	movt	r3, #1
    5cf4:	f107 0c08 	add.w	ip, r7, #8
    5cf8:	469e      	mov	lr, r3
    5cfa:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5cfe:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5d02:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    5d06:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    5d0a:	f8ac 3000 	strh.w	r3, [ip]
    5d0e:	f107 0308 	add.w	r3, r7, #8
    5d12:	4618      	mov	r0, r3
    5d14:	f04f 01d4 	mov.w	r1, #212	; 0xd4
    5d18:	f7fb fa1e 	bl	1158 <HAL_assert_fail>

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
    5d1c:	78fb      	ldrb	r3, [r7, #3]
    5d1e:	2b00      	cmp	r3, #0
    5d20:	d046      	beq.n	5db0 <PWM_enable+0x10c>
    5d22:	78fb      	ldrb	r3, [r7, #3]
    5d24:	2b10      	cmp	r3, #16
    5d26:	d843      	bhi.n	5db0 <PWM_enable+0x10c>
    {
        pwm_id_mask = g_pwm_id_mask_lut[pwm_id];
    5d28:	78fa      	ldrb	r2, [r7, #3]
    5d2a:	f642 5360 	movw	r3, #11616	; 0x2d60
    5d2e:	f2c0 0301 	movt	r3, #1
    5d32:	5c9b      	ldrb	r3, [r3, r2]
    5d34:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

        if ( pwm_id < PWM_9 )
    5d38:	78fb      	ldrb	r3, [r7, #3]
    5d3a:	2b08      	cmp	r3, #8
    5d3c:	d81c      	bhi.n	5d78 <PWM_enable+0xd4>
        {
            pwm_enables = HAL_get_8bit_reg( pwm_inst->address, PWM_ENABLE_1 );
    5d3e:	687b      	ldr	r3, [r7, #4]
    5d40:	681b      	ldr	r3, [r3, #0]
    5d42:	f103 0308 	add.w	r3, r3, #8
    5d46:	4618      	mov	r0, r3
    5d48:	f7fb fa4c 	bl	11e4 <HW_get_8bit_reg>
    5d4c:	4603      	mov	r3, r0
    5d4e:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
            pwm_enables |= pwm_id_mask;
    5d52:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
    5d56:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
    5d5a:	ea42 0303 	orr.w	r3, r2, r3
    5d5e:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
            HAL_set_8bit_reg
    5d62:	687b      	ldr	r3, [r7, #4]
    5d64:	681b      	ldr	r3, [r3, #0]
    5d66:	f103 0208 	add.w	r2, r3, #8
    5d6a:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
    5d6e:	4610      	mov	r0, r2
    5d70:	4619      	mov	r1, r3
    5d72:	f7fb fa35 	bl	11e0 <HW_set_8bit_reg>
    5d76:	e01b      	b.n	5db0 <PWM_enable+0x10c>
                  (uint_fast8_t)pwm_enables
                 );
        }
        else
        {
            pwm_enables = HAL_get_8bit_reg( pwm_inst->address, PWM_ENABLE_2 );
    5d78:	687b      	ldr	r3, [r7, #4]
    5d7a:	681b      	ldr	r3, [r3, #0]
    5d7c:	f103 030c 	add.w	r3, r3, #12
    5d80:	4618      	mov	r0, r3
    5d82:	f7fb fa2f 	bl	11e4 <HW_get_8bit_reg>
    5d86:	4603      	mov	r3, r0
    5d88:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
            pwm_enables |= pwm_id_mask;
    5d8c:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
    5d90:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
    5d94:	ea42 0303 	orr.w	r3, r2, r3
    5d98:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
            HAL_set_8bit_reg
    5d9c:	687b      	ldr	r3, [r7, #4]
    5d9e:	681b      	ldr	r3, [r3, #0]
    5da0:	f103 020c 	add.w	r2, r3, #12
    5da4:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
    5da8:	4610      	mov	r0, r2
    5daa:	4619      	mov	r1, r3
    5dac:	f7fb fa18 	bl	11e0 <HW_set_8bit_reg>
                  PWM_ENABLE_2,
                  (uint_fast8_t)pwm_enables
                );
        }
    }
}
    5db0:	f107 0748 	add.w	r7, r7, #72	; 0x48
    5db4:	46bd      	mov	sp, r7
    5db6:	bd80      	pop	{r7, pc}

00005db8 <PWM_disable>:
void PWM_disable
(
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id
)
{
    5db8:	b580      	push	{r7, lr}
    5dba:	b092      	sub	sp, #72	; 0x48
    5dbc:	af00      	add	r7, sp, #0
    5dbe:	6078      	str	r0, [r7, #4]
    5dc0:	460b      	mov	r3, r1
    5dc2:	70fb      	strb	r3, [r7, #3]
    uint8_t pwm_enables;
    uint8_t pwm_id_mask;

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
    5dc4:	78fb      	ldrb	r3, [r7, #3]
    5dc6:	2b00      	cmp	r3, #0
    5dc8:	d117      	bne.n	5dfa <PWM_disable+0x42>
    5dca:	f642 6364 	movw	r3, #11876	; 0x2e64
    5dce:	f2c0 0301 	movt	r3, #1
    5dd2:	f107 0c28 	add.w	ip, r7, #40	; 0x28
    5dd6:	469e      	mov	lr, r3
    5dd8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5ddc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5de0:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    5de4:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    5de8:	f8ac 3000 	strh.w	r3, [ip]
    5dec:	f107 0328 	add.w	r3, r7, #40	; 0x28
    5df0:	4618      	mov	r0, r3
    5df2:	f240 1101 	movw	r1, #257	; 0x101
    5df6:	f7fb f9af 	bl	1158 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
    5dfa:	78fb      	ldrb	r3, [r7, #3]
    5dfc:	2b10      	cmp	r3, #16
    5dfe:	d917      	bls.n	5e30 <PWM_disable+0x78>
    5e00:	f642 6364 	movw	r3, #11876	; 0x2e64
    5e04:	f2c0 0301 	movt	r3, #1
    5e08:	f107 0c08 	add.w	ip, r7, #8
    5e0c:	469e      	mov	lr, r3
    5e0e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5e12:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5e16:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    5e1a:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    5e1e:	f8ac 3000 	strh.w	r3, [ip]
    5e22:	f107 0308 	add.w	r3, r7, #8
    5e26:	4618      	mov	r0, r3
    5e28:	f44f 7181 	mov.w	r1, #258	; 0x102
    5e2c:	f7fb f994 	bl	1158 <HAL_assert_fail>

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
    5e30:	78fb      	ldrb	r3, [r7, #3]
    5e32:	2b00      	cmp	r3, #0
    5e34:	d04c      	beq.n	5ed0 <PWM_disable+0x118>
    5e36:	78fb      	ldrb	r3, [r7, #3]
    5e38:	2b10      	cmp	r3, #16
    5e3a:	d849      	bhi.n	5ed0 <PWM_disable+0x118>
    {
        pwm_id_mask = g_pwm_id_mask_lut[pwm_id];
    5e3c:	78fa      	ldrb	r2, [r7, #3]
    5e3e:	f642 5360 	movw	r3, #11616	; 0x2d60
    5e42:	f2c0 0301 	movt	r3, #1
    5e46:	5c9b      	ldrb	r3, [r3, r2]
    5e48:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

        if ( pwm_id < PWM_9 )
    5e4c:	78fb      	ldrb	r3, [r7, #3]
    5e4e:	2b08      	cmp	r3, #8
    5e50:	d81f      	bhi.n	5e92 <PWM_disable+0xda>
        {
            pwm_enables = HAL_get_8bit_reg( pwm_inst->address, PWM_ENABLE_1 );
    5e52:	687b      	ldr	r3, [r7, #4]
    5e54:	681b      	ldr	r3, [r3, #0]
    5e56:	f103 0308 	add.w	r3, r3, #8
    5e5a:	4618      	mov	r0, r3
    5e5c:	f7fb f9c2 	bl	11e4 <HW_get_8bit_reg>
    5e60:	4603      	mov	r3, r0
    5e62:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
            pwm_enables &= (uint8_t)~pwm_id_mask;
    5e66:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
    5e6a:	ea6f 0303 	mvn.w	r3, r3
    5e6e:	b2da      	uxtb	r2, r3
    5e70:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
    5e74:	ea02 0303 	and.w	r3, r2, r3
    5e78:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
            HAL_set_8bit_reg
    5e7c:	687b      	ldr	r3, [r7, #4]
    5e7e:	681b      	ldr	r3, [r3, #0]
    5e80:	f103 0208 	add.w	r2, r3, #8
    5e84:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
    5e88:	4610      	mov	r0, r2
    5e8a:	4619      	mov	r1, r3
    5e8c:	f7fb f9a8 	bl	11e0 <HW_set_8bit_reg>
    5e90:	e01e      	b.n	5ed0 <PWM_disable+0x118>
                  (uint_fast8_t)pwm_enables
                 );
        }
        else
        {
            pwm_enables = HAL_get_8bit_reg( pwm_inst->address, PWM_ENABLE_2 );
    5e92:	687b      	ldr	r3, [r7, #4]
    5e94:	681b      	ldr	r3, [r3, #0]
    5e96:	f103 030c 	add.w	r3, r3, #12
    5e9a:	4618      	mov	r0, r3
    5e9c:	f7fb f9a2 	bl	11e4 <HW_get_8bit_reg>
    5ea0:	4603      	mov	r3, r0
    5ea2:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
            pwm_enables &= (uint8_t)~pwm_id_mask;
    5ea6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
    5eaa:	ea6f 0303 	mvn.w	r3, r3
    5eae:	b2da      	uxtb	r2, r3
    5eb0:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
    5eb4:	ea02 0303 	and.w	r3, r2, r3
    5eb8:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
            HAL_set_8bit_reg
    5ebc:	687b      	ldr	r3, [r7, #4]
    5ebe:	681b      	ldr	r3, [r3, #0]
    5ec0:	f103 020c 	add.w	r2, r3, #12
    5ec4:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
    5ec8:	4610      	mov	r0, r2
    5eca:	4619      	mov	r1, r3
    5ecc:	f7fb f988 	bl	11e0 <HW_set_8bit_reg>
                  PWM_ENABLE_2,
                  (uint_fast8_t)pwm_enables
                );
        }
    }
}
    5ed0:	f107 0748 	add.w	r7, r7, #72	; 0x48
    5ed4:	46bd      	mov	sp, r7
    5ed6:	bd80      	pop	{r7, pc}

00005ed8 <PWM_enable_synch_update>:
 */
void PWM_enable_synch_update
(
    pwm_instance_t * pwm_inst
)
{
    5ed8:	b580      	push	{r7, lr}
    5eda:	b08a      	sub	sp, #40	; 0x28
    5edc:	af00      	add	r7, sp, #0
    5ede:	6078      	str	r0, [r7, #4]
    HAL_set_16bit_reg( pwm_inst->address, SYNC_UPDATE, 1u );
    5ee0:	687b      	ldr	r3, [r7, #4]
    5ee2:	681b      	ldr	r3, [r3, #0]
    5ee4:	f103 03e4 	add.w	r3, r3, #228	; 0xe4
    5ee8:	4618      	mov	r0, r3
    5eea:	f04f 0101 	mov.w	r1, #1
    5eee:	f7fb f95f 	bl	11b0 <HW_set_16bit_reg>

    /*
     * Assertion will ensure PWM feature has been enabled for CorePWM
     * hardware instance.
     */
    HAL_ASSERT( HAL_get_16bit_reg( pwm_inst->address, SYNC_UPDATE ) == 1u)
    5ef2:	687b      	ldr	r3, [r7, #4]
    5ef4:	681b      	ldr	r3, [r3, #0]
    5ef6:	f103 03e4 	add.w	r3, r3, #228	; 0xe4
    5efa:	4618      	mov	r0, r3
    5efc:	f7fb f95a 	bl	11b4 <HW_get_16bit_reg>
    5f00:	4603      	mov	r3, r0
    5f02:	2b01      	cmp	r3, #1
    5f04:	d017      	beq.n	5f36 <PWM_enable_synch_update+0x5e>
    5f06:	f642 6364 	movw	r3, #11876	; 0x2e64
    5f0a:	f2c0 0301 	movt	r3, #1
    5f0e:	f107 0c08 	add.w	ip, r7, #8
    5f12:	469e      	mov	lr, r3
    5f14:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5f18:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5f1c:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    5f20:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    5f24:	f8ac 3000 	strh.w	r3, [ip]
    5f28:	f107 0308 	add.w	r3, r7, #8
    5f2c:	4618      	mov	r0, r3
    5f2e:	f44f 7198 	mov.w	r1, #304	; 0x130
    5f32:	f7fb f911 	bl	1158 <HAL_assert_fail>
}
    5f36:	f107 0728 	add.w	r7, r7, #40	; 0x28
    5f3a:	46bd      	mov	sp, r7
    5f3c:	bd80      	pop	{r7, pc}
    5f3e:	bf00      	nop

00005f40 <PWM_disable_synch_update>:
 */
void PWM_disable_synch_update
(
   pwm_instance_t * pwm_inst
)
{
    5f40:	b580      	push	{r7, lr}
    5f42:	b08a      	sub	sp, #40	; 0x28
    5f44:	af00      	add	r7, sp, #0
    5f46:	6078      	str	r0, [r7, #4]
    HAL_set_16bit_reg( pwm_inst->address, SYNC_UPDATE, 0u );
    5f48:	687b      	ldr	r3, [r7, #4]
    5f4a:	681b      	ldr	r3, [r3, #0]
    5f4c:	f103 03e4 	add.w	r3, r3, #228	; 0xe4
    5f50:	4618      	mov	r0, r3
    5f52:	f04f 0100 	mov.w	r1, #0
    5f56:	f7fb f92b 	bl	11b0 <HW_set_16bit_reg>

    /*
     * Assertion will ensure PWM feature has been enabled for CorePWM
     * hardware instance.
     */
    HAL_ASSERT( HAL_get_16bit_reg( pwm_inst->address, SYNC_UPDATE ) == 0u)
    5f5a:	687b      	ldr	r3, [r7, #4]
    5f5c:	681b      	ldr	r3, [r3, #0]
    5f5e:	f103 03e4 	add.w	r3, r3, #228	; 0xe4
    5f62:	4618      	mov	r0, r3
    5f64:	f7fb f926 	bl	11b4 <HW_get_16bit_reg>
    5f68:	4603      	mov	r3, r0
    5f6a:	2b00      	cmp	r3, #0
    5f6c:	d017      	beq.n	5f9e <PWM_disable_synch_update+0x5e>
    5f6e:	f642 6364 	movw	r3, #11876	; 0x2e64
    5f72:	f2c0 0301 	movt	r3, #1
    5f76:	f107 0c08 	add.w	ip, r7, #8
    5f7a:	469e      	mov	lr, r3
    5f7c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5f80:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5f84:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    5f88:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    5f8c:	f8ac 3000 	strh.w	r3, [ip]
    5f90:	f107 0308 	add.w	r3, r7, #8
    5f94:	4618      	mov	r0, r3
    5f96:	f44f 71a1 	mov.w	r1, #322	; 0x142
    5f9a:	f7fb f8dd 	bl	1158 <HAL_assert_fail>
}
    5f9e:	f107 0728 	add.w	r7, r7, #40	; 0x28
    5fa2:	46bd      	mov	sp, r7
    5fa4:	bd80      	pop	{r7, pc}
    5fa6:	bf00      	nop

00005fa8 <PWM_set_duty_cycle>:
(
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id,
    uint32_t duty_cycle
)
{
    5fa8:	b580      	push	{r7, lr}
    5faa:	b0a8      	sub	sp, #160	; 0xa0
    5fac:	af00      	add	r7, sp, #0
    5fae:	60f8      	str	r0, [r7, #12]
    5fb0:	460b      	mov	r3, r1
    5fb2:	607a      	str	r2, [r7, #4]
    5fb4:	72fb      	strb	r3, [r7, #11]

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
    5fb6:	7afb      	ldrb	r3, [r7, #11]
    5fb8:	2b00      	cmp	r3, #0
    5fba:	d117      	bne.n	5fec <PWM_set_duty_cycle+0x44>
    5fbc:	f642 6364 	movw	r3, #11876	; 0x2e64
    5fc0:	f2c0 0301 	movt	r3, #1
    5fc4:	f107 0c74 	add.w	ip, r7, #116	; 0x74
    5fc8:	469e      	mov	lr, r3
    5fca:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5fce:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5fd2:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    5fd6:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    5fda:	f8ac 3000 	strh.w	r3, [ip]
    5fde:	f107 0374 	add.w	r3, r7, #116	; 0x74
    5fe2:	4618      	mov	r0, r3
    5fe4:	f44f 71a9 	mov.w	r1, #338	; 0x152
    5fe8:	f7fb f8b6 	bl	1158 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
    5fec:	7afb      	ldrb	r3, [r7, #11]
    5fee:	2b10      	cmp	r3, #16
    5ff0:	d917      	bls.n	6022 <PWM_set_duty_cycle+0x7a>
    5ff2:	f642 6364 	movw	r3, #11876	; 0x2e64
    5ff6:	f2c0 0301 	movt	r3, #1
    5ffa:	f107 0c54 	add.w	ip, r7, #84	; 0x54
    5ffe:	469e      	mov	lr, r3
    6000:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6004:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6008:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    600c:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6010:	f8ac 3000 	strh.w	r3, [ip]
    6014:	f107 0354 	add.w	r3, r7, #84	; 0x54
    6018:	4618      	mov	r0, r3
    601a:	f240 1153 	movw	r1, #339	; 0x153
    601e:	f7fb f89b 	bl	1158 <HAL_assert_fail>

    /* Assertion will ensure duty cycle is less than or equal to period value. */
#ifndef NDEBUG
  {
    uint32_t period ;
    period = HAL_get_32bit_reg( pwm_inst->address, PERIOD );
    6022:	68fb      	ldr	r3, [r7, #12]
    6024:	681b      	ldr	r3, [r3, #0]
    6026:	f103 0304 	add.w	r3, r3, #4
    602a:	4618      	mov	r0, r3
    602c:	f7fb f8aa 	bl	1184 <HW_get_32bit_reg>
    6030:	4603      	mov	r3, r0
    6032:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_ASSERT( duty_cycle <= period );
    6036:	687a      	ldr	r2, [r7, #4]
    6038:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
    603c:	429a      	cmp	r2, r3
    603e:	d917      	bls.n	6070 <PWM_set_duty_cycle+0xc8>
    6040:	f642 6364 	movw	r3, #11876	; 0x2e64
    6044:	f2c0 0301 	movt	r3, #1
    6048:	f107 0c34 	add.w	ip, r7, #52	; 0x34
    604c:	469e      	mov	lr, r3
    604e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6052:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6056:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    605a:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    605e:	f8ac 3000 	strh.w	r3, [ip]
    6062:	f107 0334 	add.w	r3, r7, #52	; 0x34
    6066:	4618      	mov	r0, r3
    6068:	f44f 71ad 	mov.w	r1, #346	; 0x15a
    606c:	f7fb f874 	bl	1158 <HAL_assert_fail>
  }
#endif

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
    6070:	7afb      	ldrb	r3, [r7, #11]
    6072:	2b00      	cmp	r3, #0
    6074:	d05f      	beq.n	6136 <PWM_set_duty_cycle+0x18e>
    6076:	7afb      	ldrb	r3, [r7, #11]
    6078:	2b10      	cmp	r3, #16
    607a:	d85c      	bhi.n	6136 <PWM_set_duty_cycle+0x18e>
    {
        if ( duty_cycle == 0u )
    607c:	687b      	ldr	r3, [r7, #4]
    607e:	2b00      	cmp	r3, #0
    6080:	d105      	bne.n	608e <PWM_set_duty_cycle+0xe6>
        {
            PWM_disable( pwm_inst, pwm_id );
    6082:	7afb      	ldrb	r3, [r7, #11]
    6084:	68f8      	ldr	r0, [r7, #12]
    6086:	4619      	mov	r1, r3
    6088:	f7ff fe96 	bl	5db8 <PWM_disable>
    608c:	e053      	b.n	6136 <PWM_set_duty_cycle+0x18e>
        }
        else
        {
            HW_set_32bit_reg
    608e:	68fb      	ldr	r3, [r7, #12]
    6090:	681a      	ldr	r2, [r3, #0]
    6092:	7af9      	ldrb	r1, [r7, #11]
               (
                    pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
    6094:	f642 5398 	movw	r3, #11672	; 0x2d98
    6098:	f2c0 0301 	movt	r3, #1
    609c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
        {
            PWM_disable( pwm_inst, pwm_id );
        }
        else
        {
            HW_set_32bit_reg
    60a0:	4413      	add	r3, r2
    60a2:	4618      	mov	r0, r3
    60a4:	f04f 0100 	mov.w	r1, #0
    60a8:	f7fb f86a 	bl	1180 <HW_set_32bit_reg>
               (
                    pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
                    0u
               );

            HW_set_32bit_reg
    60ac:	68fb      	ldr	r3, [r7, #12]
    60ae:	681a      	ldr	r2, [r3, #0]
    60b0:	7af9      	ldrb	r1, [r7, #11]
               (
                 pwm_inst->address + g_pwm_negedge_offset_lut[pwm_id],
    60b2:	f642 53dc 	movw	r3, #11740	; 0x2ddc
    60b6:	f2c0 0301 	movt	r3, #1
    60ba:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
               (
                    pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
                    0u
               );

            HW_set_32bit_reg
    60be:	4413      	add	r3, r2
    60c0:	4618      	mov	r0, r3
    60c2:	6879      	ldr	r1, [r7, #4]
    60c4:	f7fb f85c 	bl	1180 <HW_set_32bit_reg>
#ifndef NDEBUG
        {
            uint8_t edge_value ;
            addr_t neg_addr;

            neg_addr = g_pwm_negedge_offset_lut[pwm_id] ;
    60c8:	7afa      	ldrb	r2, [r7, #11]
    60ca:	f642 53dc 	movw	r3, #11740	; 0x2ddc
    60ce:	f2c0 0301 	movt	r3, #1
    60d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    60d6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
            edge_value = HW_get_8bit_reg(pwm_inst->address + neg_addr );
    60da:	68fb      	ldr	r3, [r7, #12]
    60dc:	681a      	ldr	r2, [r3, #0]
    60de:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
    60e2:	4413      	add	r3, r2
    60e4:	4618      	mov	r0, r3
    60e6:	f7fb f87d 	bl	11e4 <HW_get_8bit_reg>
    60ea:	4603      	mov	r3, r0
    60ec:	f887 309b 	strb.w	r3, [r7, #155]	; 0x9b
            HAL_ASSERT( edge_value == (uint8_t)duty_cycle )
    60f0:	687b      	ldr	r3, [r7, #4]
    60f2:	b2db      	uxtb	r3, r3
    60f4:	f897 209b 	ldrb.w	r2, [r7, #155]	; 0x9b
    60f8:	429a      	cmp	r2, r3
    60fa:	d017      	beq.n	612c <PWM_set_duty_cycle+0x184>
    60fc:	f642 6364 	movw	r3, #11876	; 0x2e64
    6100:	f2c0 0301 	movt	r3, #1
    6104:	f107 0c14 	add.w	ip, r7, #20
    6108:	469e      	mov	lr, r3
    610a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    610e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6112:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6116:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    611a:	f8ac 3000 	strh.w	r3, [ip]
    611e:	f107 0314 	add.w	r3, r7, #20
    6122:	4618      	mov	r0, r3
    6124:	f240 117d 	movw	r1, #381	; 0x17d
    6128:	f7fb f816 	bl	1158 <HAL_assert_fail>
        }
#endif
            PWM_enable( pwm_inst, pwm_id );
    612c:	7afb      	ldrb	r3, [r7, #11]
    612e:	68f8      	ldr	r0, [r7, #12]
    6130:	4619      	mov	r1, r3
    6132:	f7ff fdb7 	bl	5ca4 <PWM_enable>
        }
    }
}
    6136:	f107 07a0 	add.w	r7, r7, #160	; 0xa0
    613a:	46bd      	mov	sp, r7
    613c:	bd80      	pop	{r7, pc}
    613e:	bf00      	nop

00006140 <PWM_set_edges>:
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id,
    uint32_t pos_edge,
    uint32_t neg_edge
)
{
    6140:	b580      	push	{r7, lr}
    6142:	b0ba      	sub	sp, #232	; 0xe8
    6144:	af00      	add	r7, sp, #0
    6146:	60f8      	str	r0, [r7, #12]
    6148:	607a      	str	r2, [r7, #4]
    614a:	603b      	str	r3, [r7, #0]
    614c:	460b      	mov	r3, r1
    614e:	72fb      	strb	r3, [r7, #11]
    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
    6150:	7afb      	ldrb	r3, [r7, #11]
    6152:	2b00      	cmp	r3, #0
    6154:	d117      	bne.n	6186 <PWM_set_edges+0x46>
    6156:	f642 6364 	movw	r3, #11876	; 0x2e64
    615a:	f2c0 0301 	movt	r3, #1
    615e:	f107 0cb4 	add.w	ip, r7, #180	; 0xb4
    6162:	469e      	mov	lr, r3
    6164:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6168:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    616c:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6170:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6174:	f8ac 3000 	strh.w	r3, [ip]
    6178:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
    617c:	4618      	mov	r0, r3
    617e:	f44f 71c9 	mov.w	r1, #402	; 0x192
    6182:	f7fa ffe9 	bl	1158 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
    6186:	7afb      	ldrb	r3, [r7, #11]
    6188:	2b10      	cmp	r3, #16
    618a:	d917      	bls.n	61bc <PWM_set_edges+0x7c>
    618c:	f642 6364 	movw	r3, #11876	; 0x2e64
    6190:	f2c0 0301 	movt	r3, #1
    6194:	f107 0c94 	add.w	ip, r7, #148	; 0x94
    6198:	469e      	mov	lr, r3
    619a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    619e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    61a2:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    61a6:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    61aa:	f8ac 3000 	strh.w	r3, [ip]
    61ae:	f107 0394 	add.w	r3, r7, #148	; 0x94
    61b2:	4618      	mov	r0, r3
    61b4:	f240 1193 	movw	r1, #403	; 0x193
    61b8:	f7fa ffce 	bl	1158 <HAL_assert_fail>
     * period value.
     */
#ifndef NDEBUG
  {
    uint32_t period ;
    period = HAL_get_32bit_reg( pwm_inst->address, PERIOD );
    61bc:	68fb      	ldr	r3, [r7, #12]
    61be:	681b      	ldr	r3, [r3, #0]
    61c0:	f103 0304 	add.w	r3, r3, #4
    61c4:	4618      	mov	r0, r3
    61c6:	f7fa ffdd 	bl	1184 <HW_get_32bit_reg>
    61ca:	4603      	mov	r3, r0
    61cc:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_ASSERT( pos_edge <= period );
    61d0:	687a      	ldr	r2, [r7, #4]
    61d2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
    61d6:	429a      	cmp	r2, r3
    61d8:	d917      	bls.n	620a <PWM_set_edges+0xca>
    61da:	f642 6364 	movw	r3, #11876	; 0x2e64
    61de:	f2c0 0301 	movt	r3, #1
    61e2:	f107 0c74 	add.w	ip, r7, #116	; 0x74
    61e6:	469e      	mov	lr, r3
    61e8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    61ec:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    61f0:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    61f4:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    61f8:	f8ac 3000 	strh.w	r3, [ip]
    61fc:	f107 0374 	add.w	r3, r7, #116	; 0x74
    6200:	4618      	mov	r0, r3
    6202:	f240 119d 	movw	r1, #413	; 0x19d
    6206:	f7fa ffa7 	bl	1158 <HAL_assert_fail>
    HAL_ASSERT( neg_edge <= period );
    620a:	683a      	ldr	r2, [r7, #0]
    620c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
    6210:	429a      	cmp	r2, r3
    6212:	d917      	bls.n	6244 <PWM_set_edges+0x104>
    6214:	f642 6364 	movw	r3, #11876	; 0x2e64
    6218:	f2c0 0301 	movt	r3, #1
    621c:	f107 0c54 	add.w	ip, r7, #84	; 0x54
    6220:	469e      	mov	lr, r3
    6222:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6226:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    622a:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    622e:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6232:	f8ac 3000 	strh.w	r3, [ip]
    6236:	f107 0354 	add.w	r3, r7, #84	; 0x54
    623a:	4618      	mov	r0, r3
    623c:	f44f 71cf 	mov.w	r1, #414	; 0x19e
    6240:	f7fa ff8a 	bl	1158 <HAL_assert_fail>
  }
#endif

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
    6244:	7afb      	ldrb	r3, [r7, #11]
    6246:	2b00      	cmp	r3, #0
    6248:	f000 8083 	beq.w	6352 <PWM_set_edges+0x212>
    624c:	7afb      	ldrb	r3, [r7, #11]
    624e:	2b10      	cmp	r3, #16
    6250:	d87f      	bhi.n	6352 <PWM_set_edges+0x212>
    {
        HW_set_32bit_reg
    6252:	68fb      	ldr	r3, [r7, #12]
    6254:	681a      	ldr	r2, [r3, #0]
    6256:	7af9      	ldrb	r1, [r7, #11]
           (
             pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
    6258:	f642 5398 	movw	r3, #11672	; 0x2d98
    625c:	f2c0 0301 	movt	r3, #1
    6260:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
  }
#endif

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
    {
        HW_set_32bit_reg
    6264:	4413      	add	r3, r2
    6266:	4618      	mov	r0, r3
    6268:	6879      	ldr	r1, [r7, #4]
    626a:	f7fa ff89 	bl	1180 <HW_set_32bit_reg>
#ifndef NDEBUG
    {
        uint8_t edge_value ;
        addr_t pos_addr;

        pos_addr = g_pwm_posedge_offset_lut[pwm_id];
    626e:	7afa      	ldrb	r2, [r7, #11]
    6270:	f642 5398 	movw	r3, #11672	; 0x2d98
    6274:	f2c0 0301 	movt	r3, #1
    6278:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    627c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
        edge_value = HW_get_8bit_reg(pwm_inst->address + pos_addr );
    6280:	68fb      	ldr	r3, [r7, #12]
    6282:	681a      	ldr	r2, [r3, #0]
    6284:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
    6288:	4413      	add	r3, r2
    628a:	4618      	mov	r0, r3
    628c:	f7fa ffaa 	bl	11e4 <HW_get_8bit_reg>
    6290:	4603      	mov	r3, r0
    6292:	f887 30db 	strb.w	r3, [r7, #219]	; 0xdb
        HAL_ASSERT( edge_value == (uint8_t)pos_edge )
    6296:	687b      	ldr	r3, [r7, #4]
    6298:	b2db      	uxtb	r3, r3
    629a:	f897 20db 	ldrb.w	r2, [r7, #219]	; 0xdb
    629e:	429a      	cmp	r2, r3
    62a0:	d017      	beq.n	62d2 <PWM_set_edges+0x192>
    62a2:	f642 6364 	movw	r3, #11876	; 0x2e64
    62a6:	f2c0 0301 	movt	r3, #1
    62aa:	f107 0c34 	add.w	ip, r7, #52	; 0x34
    62ae:	469e      	mov	lr, r3
    62b0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    62b4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    62b8:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    62bc:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    62c0:	f8ac 3000 	strh.w	r3, [ip]
    62c4:	f107 0334 	add.w	r3, r7, #52	; 0x34
    62c8:	4618      	mov	r0, r3
    62ca:	f240 11b5 	movw	r1, #437	; 0x1b5
    62ce:	f7fa ff43 	bl	1158 <HAL_assert_fail>
    }
#endif

        HW_set_32bit_reg
    62d2:	68fb      	ldr	r3, [r7, #12]
    62d4:	681a      	ldr	r2, [r3, #0]
    62d6:	7af9      	ldrb	r1, [r7, #11]
           (
             pwm_inst->address + g_pwm_negedge_offset_lut[pwm_id],
    62d8:	f642 53dc 	movw	r3, #11740	; 0x2ddc
    62dc:	f2c0 0301 	movt	r3, #1
    62e0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
        edge_value = HW_get_8bit_reg(pwm_inst->address + pos_addr );
        HAL_ASSERT( edge_value == (uint8_t)pos_edge )
    }
#endif

        HW_set_32bit_reg
    62e4:	4413      	add	r3, r2
    62e6:	4618      	mov	r0, r3
    62e8:	6839      	ldr	r1, [r7, #0]
    62ea:	f7fa ff49 	bl	1180 <HW_set_32bit_reg>
#ifndef NDEBUG
    {
        uint8_t edge_value ;
        addr_t neg_addr;

        neg_addr = g_pwm_negedge_offset_lut[pwm_id];
    62ee:	7afa      	ldrb	r2, [r7, #11]
    62f0:	f642 53dc 	movw	r3, #11740	; 0x2ddc
    62f4:	f2c0 0301 	movt	r3, #1
    62f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    62fc:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
        edge_value = HW_get_8bit_reg(pwm_inst->address + neg_addr );
    6300:	68fb      	ldr	r3, [r7, #12]
    6302:	681a      	ldr	r2, [r3, #0]
    6304:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    6308:	4413      	add	r3, r2
    630a:	4618      	mov	r0, r3
    630c:	f7fa ff6a 	bl	11e4 <HW_get_8bit_reg>
    6310:	4603      	mov	r3, r0
    6312:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        HAL_ASSERT( edge_value == (uint8_t)neg_edge )
    6316:	683b      	ldr	r3, [r7, #0]
    6318:	b2db      	uxtb	r3, r3
    631a:	f897 20e3 	ldrb.w	r2, [r7, #227]	; 0xe3
    631e:	429a      	cmp	r2, r3
    6320:	d017      	beq.n	6352 <PWM_set_edges+0x212>
    6322:	f642 6364 	movw	r3, #11876	; 0x2e64
    6326:	f2c0 0301 	movt	r3, #1
    632a:	f107 0c14 	add.w	ip, r7, #20
    632e:	469e      	mov	lr, r3
    6330:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6334:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6338:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    633c:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6340:	f8ac 3000 	strh.w	r3, [ip]
    6344:	f107 0314 	add.w	r3, r7, #20
    6348:	4618      	mov	r0, r3
    634a:	f44f 71e5 	mov.w	r1, #458	; 0x1ca
    634e:	f7fa ff03 	bl	1158 <HAL_assert_fail>
    }
#endif
    }
}
    6352:	f107 07e8 	add.w	r7, r7, #232	; 0xe8
    6356:	46bd      	mov	sp, r7
    6358:	bd80      	pop	{r7, pc}
    635a:	bf00      	nop

0000635c <PWM_get_duty_cycle>:
uint32_t PWM_get_duty_cycle
(
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id
)
{
    635c:	b580      	push	{r7, lr}
    635e:	b098      	sub	sp, #96	; 0x60
    6360:	af00      	add	r7, sp, #0
    6362:	6078      	str	r0, [r7, #4]
    6364:	460b      	mov	r3, r1
    6366:	70fb      	strb	r3, [r7, #3]
    uint32_t pos_edge ;
    uint32_t neg_edge ;
    uint32_t duty_cycle = 0u;
    6368:	f04f 0300 	mov.w	r3, #0
    636c:	657b      	str	r3, [r7, #84]	; 0x54
    uint32_t period ;
    uint8_t pwm_enables;
    uint8_t pwm_id_mask;

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
    636e:	78fb      	ldrb	r3, [r7, #3]
    6370:	2b00      	cmp	r3, #0
    6372:	d117      	bne.n	63a4 <PWM_get_duty_cycle+0x48>
    6374:	f642 6364 	movw	r3, #11876	; 0x2e64
    6378:	f2c0 0301 	movt	r3, #1
    637c:	f107 0c2c 	add.w	ip, r7, #44	; 0x2c
    6380:	469e      	mov	lr, r3
    6382:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6386:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    638a:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    638e:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6392:	f8ac 3000 	strh.w	r3, [ip]
    6396:	f107 032c 	add.w	r3, r7, #44	; 0x2c
    639a:	4618      	mov	r0, r3
    639c:	f44f 71f1 	mov.w	r1, #482	; 0x1e2
    63a0:	f7fa feda 	bl	1158 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
    63a4:	78fb      	ldrb	r3, [r7, #3]
    63a6:	2b10      	cmp	r3, #16
    63a8:	d917      	bls.n	63da <PWM_get_duty_cycle+0x7e>
    63aa:	f642 6364 	movw	r3, #11876	; 0x2e64
    63ae:	f2c0 0301 	movt	r3, #1
    63b2:	f107 0c0c 	add.w	ip, r7, #12
    63b6:	469e      	mov	lr, r3
    63b8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    63bc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    63c0:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    63c4:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    63c8:	f8ac 3000 	strh.w	r3, [ip]
    63cc:	f107 030c 	add.w	r3, r7, #12
    63d0:	4618      	mov	r0, r3
    63d2:	f240 11e3 	movw	r1, #483	; 0x1e3
    63d6:	f7fa febf 	bl	1158 <HAL_assert_fail>

    if ((pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
    63da:	78fb      	ldrb	r3, [r7, #3]
    63dc:	2b00      	cmp	r3, #0
    63de:	d070      	beq.n	64c2 <PWM_get_duty_cycle+0x166>
    63e0:	78fb      	ldrb	r3, [r7, #3]
    63e2:	2b10      	cmp	r3, #16
    63e4:	d86d      	bhi.n	64c2 <PWM_get_duty_cycle+0x166>
    {
        pwm_id_mask = g_pwm_id_mask_lut[pwm_id];
    63e6:	78fa      	ldrb	r2, [r7, #3]
    63e8:	f642 5360 	movw	r3, #11616	; 0x2d60
    63ec:	f2c0 0301 	movt	r3, #1
    63f0:	5c9b      	ldrb	r3, [r3, r2]
    63f2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

        /* Find out if the PWM output is enabled or disabled */
        if (pwm_id < PWM_9)
    63f6:	78fb      	ldrb	r3, [r7, #3]
    63f8:	2b08      	cmp	r3, #8
    63fa:	d812      	bhi.n	6422 <PWM_get_duty_cycle+0xc6>
        {
            pwm_enables = HAL_get_8bit_reg( pwm_inst->address, PWM_ENABLE_1 );
    63fc:	687b      	ldr	r3, [r7, #4]
    63fe:	681b      	ldr	r3, [r3, #0]
    6400:	f103 0308 	add.w	r3, r3, #8
    6404:	4618      	mov	r0, r3
    6406:	f7fa feed 	bl	11e4 <HW_get_8bit_reg>
    640a:	4603      	mov	r3, r0
    640c:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
            pwm_enables &= pwm_id_mask;
    6410:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
    6414:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
    6418:	ea02 0303 	and.w	r3, r2, r3
    641c:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
    6420:	e011      	b.n	6446 <PWM_get_duty_cycle+0xea>
        }
        else
        {
            pwm_enables = HAL_get_8bit_reg( pwm_inst->address, PWM_ENABLE_2 );
    6422:	687b      	ldr	r3, [r7, #4]
    6424:	681b      	ldr	r3, [r3, #0]
    6426:	f103 030c 	add.w	r3, r3, #12
    642a:	4618      	mov	r0, r3
    642c:	f7fa feda 	bl	11e4 <HW_get_8bit_reg>
    6430:	4603      	mov	r3, r0
    6432:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
            pwm_enables &= pwm_id_mask;
    6436:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
    643a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
    643e:	ea02 0303 	and.w	r3, r2, r3
    6442:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
         *   requested.
         *
         * Otherwise the PWM output is enabled, so read the positive and
         * negative edge and period registers and calculate the duty cycle.
         */
        if (pwm_enables)
    6446:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
    644a:	2b00      	cmp	r3, #0
    644c:	d039      	beq.n	64c2 <PWM_get_duty_cycle+0x166>
        {
            pos_edge = HW_get_32bit_reg
    644e:	687b      	ldr	r3, [r7, #4]
    6450:	681a      	ldr	r2, [r3, #0]
    6452:	78f9      	ldrb	r1, [r7, #3]
                        (
                          pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id]
    6454:	f642 5398 	movw	r3, #11672	; 0x2d98
    6458:	f2c0 0301 	movt	r3, #1
    645c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
         * Otherwise the PWM output is enabled, so read the positive and
         * negative edge and period registers and calculate the duty cycle.
         */
        if (pwm_enables)
        {
            pos_edge = HW_get_32bit_reg
    6460:	4413      	add	r3, r2
    6462:	4618      	mov	r0, r3
    6464:	f7fa fe8e 	bl	1184 <HW_get_32bit_reg>
    6468:	4603      	mov	r3, r0
    646a:	64fb      	str	r3, [r7, #76]	; 0x4c
                        (
                          pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id]
                        );

            neg_edge = HW_get_32bit_reg
    646c:	687b      	ldr	r3, [r7, #4]
    646e:	681a      	ldr	r2, [r3, #0]
    6470:	78f9      	ldrb	r1, [r7, #3]
                        (
                          pwm_inst->address + g_pwm_negedge_offset_lut[pwm_id]
    6472:	f642 53dc 	movw	r3, #11740	; 0x2ddc
    6476:	f2c0 0301 	movt	r3, #1
    647a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
            pos_edge = HW_get_32bit_reg
                        (
                          pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id]
                        );

            neg_edge = HW_get_32bit_reg
    647e:	4413      	add	r3, r2
    6480:	4618      	mov	r0, r3
    6482:	f7fa fe7f 	bl	1184 <HW_get_32bit_reg>
    6486:	4603      	mov	r3, r0
    6488:	653b      	str	r3, [r7, #80]	; 0x50
                        (
                          pwm_inst->address + g_pwm_negedge_offset_lut[pwm_id]
                        );

            period = HAL_get_32bit_reg( pwm_inst->address, PERIOD );
    648a:	687b      	ldr	r3, [r7, #4]
    648c:	681b      	ldr	r3, [r3, #0]
    648e:	f103 0304 	add.w	r3, r3, #4
    6492:	4618      	mov	r0, r3
    6494:	f7fa fe76 	bl	1184 <HW_get_32bit_reg>
    6498:	4603      	mov	r3, r0
    649a:	65bb      	str	r3, [r7, #88]	; 0x58
             *   and this is also the reset state for the edge registers. The
             *   PWM_set_duty_cycle() and PWM_generate_aligned_wave() functions
             *   cannot set pos_edge = neg_edge, instead they simply disable
             *   the PWM output when duty_cycle = 0 is requested.
             */
            if (pos_edge <= neg_edge)
    649c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
    649e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    64a0:	429a      	cmp	r2, r3
    64a2:	d805      	bhi.n	64b0 <PWM_get_duty_cycle+0x154>
            {
                duty_cycle = neg_edge - pos_edge ;
    64a4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
    64a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    64a8:	ebc3 0302 	rsb	r3, r3, r2
    64ac:	657b      	str	r3, [r7, #84]	; 0x54
    64ae:	e008      	b.n	64c2 <PWM_get_duty_cycle+0x166>
            }
            else
            {
                duty_cycle = (period - (pos_edge - neg_edge))+1u ;
    64b0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
    64b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    64b4:	ebc3 0202 	rsb	r2, r3, r2
    64b8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    64ba:	4413      	add	r3, r2
    64bc:	f103 0301 	add.w	r3, r3, #1
    64c0:	657b      	str	r3, [r7, #84]	; 0x54
            }
        }
    }

    return(duty_cycle);
    64c2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
}
    64c4:	4618      	mov	r0, r3
    64c6:	f107 0760 	add.w	r7, r7, #96	; 0x60
    64ca:	46bd      	mov	sp, r7
    64cc:	bd80      	pop	{r7, pc}
    64ce:	bf00      	nop

000064d0 <PWM_generate_aligned_wave>:
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id,
    uint32_t duty_cycle,
    pwm_wave_align_t alignment_type
)
{
    64d0:	b580      	push	{r7, lr}
    64d2:	b0b2      	sub	sp, #200	; 0xc8
    64d4:	af00      	add	r7, sp, #0
    64d6:	60f8      	str	r0, [r7, #12]
    64d8:	607a      	str	r2, [r7, #4]
    64da:	460a      	mov	r2, r1
    64dc:	72fa      	strb	r2, [r7, #11]
    64de:	70fb      	strb	r3, [r7, #3]
    uint32_t period;
    uint32_t pos_edge = 0u;
    64e0:	f04f 0300 	mov.w	r3, #0
    64e4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    uint32_t neg_edge = 0u;
    64e8:	f04f 0300 	mov.w	r3, #0
    64ec:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
    64f0:	7afb      	ldrb	r3, [r7, #11]
    64f2:	2b00      	cmp	r3, #0
    64f4:	d117      	bne.n	6526 <PWM_generate_aligned_wave+0x56>
    64f6:	f642 6364 	movw	r3, #11876	; 0x2e64
    64fa:	f2c0 0301 	movt	r3, #1
    64fe:	f107 0c94 	add.w	ip, r7, #148	; 0x94
    6502:	469e      	mov	lr, r3
    6504:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6508:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    650c:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6510:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6514:	f8ac 3000 	strh.w	r3, [ip]
    6518:	f107 0394 	add.w	r3, r7, #148	; 0x94
    651c:	4618      	mov	r0, r3
    651e:	f240 215e 	movw	r1, #606	; 0x25e
    6522:	f7fa fe19 	bl	1158 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
    6526:	7afb      	ldrb	r3, [r7, #11]
    6528:	2b10      	cmp	r3, #16
    652a:	d917      	bls.n	655c <PWM_generate_aligned_wave+0x8c>
    652c:	f642 6364 	movw	r3, #11876	; 0x2e64
    6530:	f2c0 0301 	movt	r3, #1
    6534:	f107 0c74 	add.w	ip, r7, #116	; 0x74
    6538:	469e      	mov	lr, r3
    653a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    653e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6542:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6546:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    654a:	f8ac 3000 	strh.w	r3, [ip]
    654e:	f107 0374 	add.w	r3, r7, #116	; 0x74
    6552:	4618      	mov	r0, r3
    6554:	f240 215f 	movw	r1, #607	; 0x25f
    6558:	f7fa fdfe 	bl	1158 <HAL_assert_fail>

    if( (pwm_id >= PWM_1) && (pwm_id <= PWM_16) )
    655c:	7afb      	ldrb	r3, [r7, #11]
    655e:	2b00      	cmp	r3, #0
    6560:	f000 8105 	beq.w	676e <PWM_generate_aligned_wave+0x29e>
    6564:	7afb      	ldrb	r3, [r7, #11]
    6566:	2b10      	cmp	r3, #16
    6568:	f200 8101 	bhi.w	676e <PWM_generate_aligned_wave+0x29e>
    {
        period = HAL_get_32bit_reg( pwm_inst->address, PERIOD );
    656c:	68fb      	ldr	r3, [r7, #12]
    656e:	681b      	ldr	r3, [r3, #0]
    6570:	f103 0304 	add.w	r3, r3, #4
    6574:	4618      	mov	r0, r3
    6576:	f7fa fe05 	bl	1184 <HW_get_32bit_reg>
    657a:	4603      	mov	r3, r0
    657c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4

        /*
         * Assertion will ensure duty cycle is less than or equal to
         * period value.
         */
        HAL_ASSERT( duty_cycle <= period );
    6580:	687a      	ldr	r2, [r7, #4]
    6582:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
    6586:	429a      	cmp	r2, r3
    6588:	d917      	bls.n	65ba <PWM_generate_aligned_wave+0xea>
    658a:	f642 6364 	movw	r3, #11876	; 0x2e64
    658e:	f2c0 0301 	movt	r3, #1
    6592:	f107 0c54 	add.w	ip, r7, #84	; 0x54
    6596:	469e      	mov	lr, r3
    6598:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    659c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    65a0:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    65a4:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    65a8:	f8ac 3000 	strh.w	r3, [ip]
    65ac:	f107 0354 	add.w	r3, r7, #84	; 0x54
    65b0:	4618      	mov	r0, r3
    65b2:	f240 2169 	movw	r1, #617	; 0x269
    65b6:	f7fa fdcf 	bl	1158 <HAL_assert_fail>

        if( 0u == duty_cycle)
    65ba:	687b      	ldr	r3, [r7, #4]
    65bc:	2b00      	cmp	r3, #0
    65be:	d105      	bne.n	65cc <PWM_generate_aligned_wave+0xfc>
             * this is the setting for PWM output toggle mode (50% duty cycle).
             * See CorePWM Handbook, Fig1-3, PWM4, for a description of toggle
             * mode.
             * Instead, for a duty cycle of 0, disable the PWM output.
             */
            PWM_disable( pwm_inst, pwm_id );
    65c0:	7afb      	ldrb	r3, [r7, #11]
    65c2:	68f8      	ldr	r0, [r7, #12]
    65c4:	4619      	mov	r1, r3
    65c6:	f7ff fbf7 	bl	5db8 <PWM_disable>
    65ca:	e0d0      	b.n	676e <PWM_generate_aligned_wave+0x29e>
        }
        else
        {
            switch(alignment_type)
    65cc:	78fb      	ldrb	r3, [r7, #3]
    65ce:	2b01      	cmp	r3, #1
    65d0:	d00b      	beq.n	65ea <PWM_generate_aligned_wave+0x11a>
    65d2:	2b02      	cmp	r3, #2
    65d4:	d035      	beq.n	6642 <PWM_generate_aligned_wave+0x172>
    65d6:	2b00      	cmp	r3, #0
    65d8:	d140      	bne.n	665c <PWM_generate_aligned_wave+0x18c>
            {
                case PWM_LEFT_ALIGN :
                    pos_edge = 0u;
    65da:	f04f 0300 	mov.w	r3, #0
    65de:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
                    neg_edge = duty_cycle;
    65e2:	687b      	ldr	r3, [r7, #4]
    65e4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
                    break;
    65e8:	e038      	b.n	665c <PWM_generate_aligned_wave+0x18c>

                case PWM_CENTER_ALIGN :
                    if( (uint32_t)0x1 & (period ^ duty_cycle))
    65ea:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
    65ee:	687b      	ldr	r3, [r7, #4]
    65f0:	ea82 0303 	eor.w	r3, r2, r3
    65f4:	f003 0301 	and.w	r3, r3, #1
    65f8:	b2db      	uxtb	r3, r3
    65fa:	2b00      	cmp	r3, #0
    65fc:	d011      	beq.n	6622 <PWM_generate_aligned_wave+0x152>
                         * an odd number, then the duty cycle can
                         * be exactly centered in the period. The
                         * test for an "odd sum" may be expressed as,
                         * (lsb of period) XOR (lsb of duty_cycle) = 1
                         */
                        pos_edge = ((period - duty_cycle) +1u) >> 1 ;
    65fe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
    6602:	687b      	ldr	r3, [r7, #4]
    6604:	ebc3 0302 	rsb	r3, r3, r2
    6608:	f103 0301 	add.w	r3, r3, #1
    660c:	ea4f 0353 	mov.w	r3, r3, lsr #1
    6610:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
                        neg_edge = pos_edge + duty_cycle ;
    6614:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
    6618:	687b      	ldr	r3, [r7, #4]
    661a:	4413      	add	r3, r2
    661c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
                        /* case 2 -- left Shift */
                        pos_edge = (period - duty_cycle) >> 1 ;
                        neg_edge = pos_edge + duty_cycle ;
#endif
                    }
                    break;
    6620:	e01c      	b.n	665c <PWM_generate_aligned_wave+0x18c>
                             */
                            neg_edge = 0u;
                        }
#else
                        /* case 2 -- left Shift */
                        pos_edge = (period - duty_cycle) >> 1 ;
    6622:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
    6626:	687b      	ldr	r3, [r7, #4]
    6628:	ebc3 0302 	rsb	r3, r3, r2
    662c:	ea4f 0353 	mov.w	r3, r3, lsr #1
    6630:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
                        neg_edge = pos_edge + duty_cycle ;
    6634:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
    6638:	687b      	ldr	r3, [r7, #4]
    663a:	4413      	add	r3, r2
    663c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
#endif
                    }
                    break;
    6640:	e00c      	b.n	665c <PWM_generate_aligned_wave+0x18c>

                case PWM_RIGHT_ALIGN :
                    pos_edge = (period-duty_cycle) + 1u;
    6642:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
    6646:	687b      	ldr	r3, [r7, #4]
    6648:	ebc3 0302 	rsb	r3, r3, r2
    664c:	f103 0301 	add.w	r3, r3, #1
    6650:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
                    neg_edge = 0u ;
    6654:	f04f 0300 	mov.w	r3, #0
    6658:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

                default :
                    break ;
            }

            HW_set_32bit_reg
    665c:	68fb      	ldr	r3, [r7, #12]
    665e:	681a      	ldr	r2, [r3, #0]
    6660:	7af9      	ldrb	r1, [r7, #11]
               (
                  pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
    6662:	f642 5398 	movw	r3, #11672	; 0x2d98
    6666:	f2c0 0301 	movt	r3, #1
    666a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]

                default :
                    break ;
            }

            HW_set_32bit_reg
    666e:	4413      	add	r3, r2
    6670:	4618      	mov	r0, r3
    6672:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
    6676:	f7fa fd83 	bl	1180 <HW_set_32bit_reg>
               (
                  pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
                  (uint_fast32_t)pos_edge
               );

            HW_set_32bit_reg
    667a:	68fb      	ldr	r3, [r7, #12]
    667c:	681a      	ldr	r2, [r3, #0]
    667e:	7af9      	ldrb	r1, [r7, #11]
               (
                  pwm_inst->address + g_pwm_negedge_offset_lut[pwm_id],
    6680:	f642 53dc 	movw	r3, #11740	; 0x2ddc
    6684:	f2c0 0301 	movt	r3, #1
    6688:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
               (
                  pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
                  (uint_fast32_t)pos_edge
               );

            HW_set_32bit_reg
    668c:	4413      	add	r3, r2
    668e:	4618      	mov	r0, r3
    6690:	f8d7 10bc 	ldr.w	r1, [r7, #188]	; 0xbc
    6694:	f7fa fd74 	bl	1180 <HW_set_32bit_reg>
#ifndef NDEBUG
            {
            uint8_t edge_value ;
            addr_t edge_addr;

            edge_addr = g_pwm_posedge_offset_lut[pwm_id];
    6698:	7afa      	ldrb	r2, [r7, #11]
    669a:	f642 5398 	movw	r3, #11672	; 0x2d98
    669e:	f2c0 0301 	movt	r3, #1
    66a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    66a6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
            edge_value = HW_get_8bit_reg(pwm_inst->address + edge_addr );
    66aa:	68fb      	ldr	r3, [r7, #12]
    66ac:	681a      	ldr	r2, [r3, #0]
    66ae:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
    66b2:	4413      	add	r3, r2
    66b4:	4618      	mov	r0, r3
    66b6:	f7fa fd95 	bl	11e4 <HW_get_8bit_reg>
    66ba:	4603      	mov	r3, r0
    66bc:	f887 30c3 	strb.w	r3, [r7, #195]	; 0xc3
            HAL_ASSERT( edge_value == (uint8_t)pos_edge )
    66c0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
    66c4:	b2db      	uxtb	r3, r3
    66c6:	f897 20c3 	ldrb.w	r2, [r7, #195]	; 0xc3
    66ca:	429a      	cmp	r2, r3
    66cc:	d017      	beq.n	66fe <PWM_generate_aligned_wave+0x22e>
    66ce:	f642 6364 	movw	r3, #11876	; 0x2e64
    66d2:	f2c0 0301 	movt	r3, #1
    66d6:	f107 0c34 	add.w	ip, r7, #52	; 0x34
    66da:	469e      	mov	lr, r3
    66dc:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    66e0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    66e4:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    66e8:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    66ec:	f8ac 3000 	strh.w	r3, [ip]
    66f0:	f107 0334 	add.w	r3, r7, #52	; 0x34
    66f4:	4618      	mov	r0, r3
    66f6:	f240 21cb 	movw	r1, #715	; 0x2cb
    66fa:	f7fa fd2d 	bl	1158 <HAL_assert_fail>

            edge_addr = g_pwm_negedge_offset_lut[pwm_id];
    66fe:	7afa      	ldrb	r2, [r7, #11]
    6700:	f642 53dc 	movw	r3, #11740	; 0x2ddc
    6704:	f2c0 0301 	movt	r3, #1
    6708:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    670c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
            edge_value = HW_get_8bit_reg(pwm_inst->address + edge_addr );
    6710:	68fb      	ldr	r3, [r7, #12]
    6712:	681a      	ldr	r2, [r3, #0]
    6714:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
    6718:	4413      	add	r3, r2
    671a:	4618      	mov	r0, r3
    671c:	f7fa fd62 	bl	11e4 <HW_get_8bit_reg>
    6720:	4603      	mov	r3, r0
    6722:	f887 30c3 	strb.w	r3, [r7, #195]	; 0xc3
            HAL_ASSERT( edge_value == (uint8_t)neg_edge )
    6726:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
    672a:	b2db      	uxtb	r3, r3
    672c:	f897 20c3 	ldrb.w	r2, [r7, #195]	; 0xc3
    6730:	429a      	cmp	r2, r3
    6732:	d017      	beq.n	6764 <PWM_generate_aligned_wave+0x294>
    6734:	f642 6364 	movw	r3, #11876	; 0x2e64
    6738:	f2c0 0301 	movt	r3, #1
    673c:	f107 0c14 	add.w	ip, r7, #20
    6740:	469e      	mov	lr, r3
    6742:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6746:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    674a:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    674e:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6752:	f8ac 3000 	strh.w	r3, [ip]
    6756:	f107 0314 	add.w	r3, r7, #20
    675a:	4618      	mov	r0, r3
    675c:	f240 21cf 	movw	r1, #719	; 0x2cf
    6760:	f7fa fcfa 	bl	1158 <HAL_assert_fail>
            }
#endif
            PWM_enable( pwm_inst, pwm_id );
    6764:	7afb      	ldrb	r3, [r7, #11]
    6766:	68f8      	ldr	r0, [r7, #12]
    6768:	4619      	mov	r1, r3
    676a:	f7ff fa9b 	bl	5ca4 <PWM_enable>
        }
    }
}
    676e:	f107 07c8 	add.w	r7, r7, #200	; 0xc8
    6772:	46bd      	mov	sp, r7
    6774:	bd80      	pop	{r7, pc}
    6776:	bf00      	nop

00006778 <PWM_enable_stretch_pulse>:
void PWM_enable_stretch_pulse
(
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id
)
{
    6778:	b580      	push	{r7, lr}
    677a:	b09c      	sub	sp, #112	; 0x70
    677c:	af00      	add	r7, sp, #0
    677e:	6078      	str	r0, [r7, #4]
    6780:	460b      	mov	r3, r1
    6782:	70fb      	strb	r3, [r7, #3]
    uint16_t stretch_value ;
    uint16_t pwm_id_mask ;

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
    6784:	78fb      	ldrb	r3, [r7, #3]
    6786:	2b00      	cmp	r3, #0
    6788:	d117      	bne.n	67ba <PWM_enable_stretch_pulse+0x42>
    678a:	f642 6364 	movw	r3, #11876	; 0x2e64
    678e:	f2c0 0301 	movt	r3, #1
    6792:	f107 0c4c 	add.w	ip, r7, #76	; 0x4c
    6796:	469e      	mov	lr, r3
    6798:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    679c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    67a0:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    67a4:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    67a8:	f8ac 3000 	strh.w	r3, [ip]
    67ac:	f107 034c 	add.w	r3, r7, #76	; 0x4c
    67b0:	4618      	mov	r0, r3
    67b2:	f240 21e5 	movw	r1, #741	; 0x2e5
    67b6:	f7fa fccf 	bl	1158 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
    67ba:	78fb      	ldrb	r3, [r7, #3]
    67bc:	2b10      	cmp	r3, #16
    67be:	d917      	bls.n	67f0 <PWM_enable_stretch_pulse+0x78>
    67c0:	f642 6364 	movw	r3, #11876	; 0x2e64
    67c4:	f2c0 0301 	movt	r3, #1
    67c8:	f107 0c2c 	add.w	ip, r7, #44	; 0x2c
    67cc:	469e      	mov	lr, r3
    67ce:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    67d2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    67d6:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    67da:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    67de:	f8ac 3000 	strh.w	r3, [ip]
    67e2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
    67e6:	4618      	mov	r0, r3
    67e8:	f240 21e6 	movw	r1, #742	; 0x2e6
    67ec:	f7fa fcb4 	bl	1158 <HAL_assert_fail>

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
    67f0:	78fb      	ldrb	r3, [r7, #3]
    67f2:	2b00      	cmp	r3, #0
    67f4:	d04f      	beq.n	6896 <PWM_enable_stretch_pulse+0x11e>
    67f6:	78fb      	ldrb	r3, [r7, #3]
    67f8:	2b10      	cmp	r3, #16
    67fa:	d84c      	bhi.n	6896 <PWM_enable_stretch_pulse+0x11e>
    {
        pwm_id_mask = g_pwm_tach_id_mask_lut[pwm_id];
    67fc:	78fa      	ldrb	r2, [r7, #3]
    67fe:	f642 5374 	movw	r3, #11636	; 0x2d74
    6802:	f2c0 0301 	movt	r3, #1
    6806:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    680a:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

        stretch_value = HAL_get_16bit_reg( pwm_inst->address,PWM_STRETCH );
    680e:	687b      	ldr	r3, [r7, #4]
    6810:	681b      	ldr	r3, [r3, #0]
    6812:	f103 0390 	add.w	r3, r3, #144	; 0x90
    6816:	4618      	mov	r0, r3
    6818:	f7fa fccc 	bl	11b4 <HW_get_16bit_reg>
    681c:	4603      	mov	r3, r0
    681e:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
        stretch_value |= pwm_id_mask;
    6822:	f8b7 206a 	ldrh.w	r2, [r7, #106]	; 0x6a
    6826:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
    682a:	ea42 0303 	orr.w	r3, r2, r3
    682e:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a

        HAL_set_16bit_reg
    6832:	687b      	ldr	r3, [r7, #4]
    6834:	681b      	ldr	r3, [r3, #0]
    6836:	f103 0290 	add.w	r2, r3, #144	; 0x90
    683a:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
    683e:	4610      	mov	r0, r2
    6840:	4619      	mov	r1, r3
    6842:	f7fa fcb5 	bl	11b0 <HW_set_16bit_reg>
         * for CorePWM hardware instance.
         */
#ifndef NDEBUG
    {
        uint16_t pwm_stretch ;
        pwm_stretch = HAL_get_16bit_reg( pwm_inst->address, PWM_STRETCH );
    6846:	687b      	ldr	r3, [r7, #4]
    6848:	681b      	ldr	r3, [r3, #0]
    684a:	f103 0390 	add.w	r3, r3, #144	; 0x90
    684e:	4618      	mov	r0, r3
    6850:	f7fa fcb0 	bl	11b4 <HW_get_16bit_reg>
    6854:	4603      	mov	r3, r0
    6856:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
        HAL_ASSERT( pwm_stretch == stretch_value )
    685a:	f8b7 206e 	ldrh.w	r2, [r7, #110]	; 0x6e
    685e:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
    6862:	429a      	cmp	r2, r3
    6864:	d017      	beq.n	6896 <PWM_enable_stretch_pulse+0x11e>
    6866:	f642 6364 	movw	r3, #11876	; 0x2e64
    686a:	f2c0 0301 	movt	r3, #1
    686e:	f107 0c0c 	add.w	ip, r7, #12
    6872:	469e      	mov	lr, r3
    6874:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6878:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    687c:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6880:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6884:	f8ac 3000 	strh.w	r3, [ip]
    6888:	f107 030c 	add.w	r3, r7, #12
    688c:	4618      	mov	r0, r3
    688e:	f240 21fe 	movw	r1, #766	; 0x2fe
    6892:	f7fa fc61 	bl	1158 <HAL_assert_fail>
    }
#endif
    }
}
    6896:	f107 0770 	add.w	r7, r7, #112	; 0x70
    689a:	46bd      	mov	sp, r7
    689c:	bd80      	pop	{r7, pc}
    689e:	bf00      	nop

000068a0 <PWM_disable_stretch_pulse>:
void PWM_disable_stretch_pulse
(
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id
)
{
    68a0:	b580      	push	{r7, lr}
    68a2:	b09c      	sub	sp, #112	; 0x70
    68a4:	af00      	add	r7, sp, #0
    68a6:	6078      	str	r0, [r7, #4]
    68a8:	460b      	mov	r3, r1
    68aa:	70fb      	strb	r3, [r7, #3]
    uint16_t stretch_value ;
    uint16_t pwm_id_mask ;

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
    68ac:	78fb      	ldrb	r3, [r7, #3]
    68ae:	2b00      	cmp	r3, #0
    68b0:	d117      	bne.n	68e2 <PWM_disable_stretch_pulse+0x42>
    68b2:	f642 6364 	movw	r3, #11876	; 0x2e64
    68b6:	f2c0 0301 	movt	r3, #1
    68ba:	f107 0c4c 	add.w	ip, r7, #76	; 0x4c
    68be:	469e      	mov	lr, r3
    68c0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    68c4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    68c8:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    68cc:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    68d0:	f8ac 3000 	strh.w	r3, [ip]
    68d4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
    68d8:	4618      	mov	r0, r3
    68da:	f240 3112 	movw	r1, #786	; 0x312
    68de:	f7fa fc3b 	bl	1158 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
    68e2:	78fb      	ldrb	r3, [r7, #3]
    68e4:	2b10      	cmp	r3, #16
    68e6:	d917      	bls.n	6918 <PWM_disable_stretch_pulse+0x78>
    68e8:	f642 6364 	movw	r3, #11876	; 0x2e64
    68ec:	f2c0 0301 	movt	r3, #1
    68f0:	f107 0c2c 	add.w	ip, r7, #44	; 0x2c
    68f4:	469e      	mov	lr, r3
    68f6:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    68fa:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    68fe:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6902:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6906:	f8ac 3000 	strh.w	r3, [ip]
    690a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
    690e:	4618      	mov	r0, r3
    6910:	f240 3113 	movw	r1, #787	; 0x313
    6914:	f7fa fc20 	bl	1158 <HAL_assert_fail>

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
    6918:	78fb      	ldrb	r3, [r7, #3]
    691a:	2b00      	cmp	r3, #0
    691c:	d052      	beq.n	69c4 <PWM_disable_stretch_pulse+0x124>
    691e:	78fb      	ldrb	r3, [r7, #3]
    6920:	2b10      	cmp	r3, #16
    6922:	d84f      	bhi.n	69c4 <PWM_disable_stretch_pulse+0x124>
    {
        pwm_id_mask = g_pwm_tach_id_mask_lut[pwm_id];
    6924:	78fa      	ldrb	r2, [r7, #3]
    6926:	f642 5374 	movw	r3, #11636	; 0x2d74
    692a:	f2c0 0301 	movt	r3, #1
    692e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    6932:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

        stretch_value = HAL_get_16bit_reg( pwm_inst->address,PWM_STRETCH );
    6936:	687b      	ldr	r3, [r7, #4]
    6938:	681b      	ldr	r3, [r3, #0]
    693a:	f103 0390 	add.w	r3, r3, #144	; 0x90
    693e:	4618      	mov	r0, r3
    6940:	f7fa fc38 	bl	11b4 <HW_get_16bit_reg>
    6944:	4603      	mov	r3, r0
    6946:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
        stretch_value &= (uint16_t)~pwm_id_mask;
    694a:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
    694e:	ea6f 0303 	mvn.w	r3, r3
    6952:	b29a      	uxth	r2, r3
    6954:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
    6958:	ea02 0303 	and.w	r3, r2, r3
    695c:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a

        HAL_set_16bit_reg
    6960:	687b      	ldr	r3, [r7, #4]
    6962:	681b      	ldr	r3, [r3, #0]
    6964:	f103 0290 	add.w	r2, r3, #144	; 0x90
    6968:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
    696c:	4610      	mov	r0, r2
    696e:	4619      	mov	r1, r3
    6970:	f7fa fc1e 	bl	11b0 <HW_set_16bit_reg>
         * for CorePWM hardware instance.
         */
#ifndef NDEBUG
    {
        uint16_t pwm_stretch ;
        pwm_stretch = HAL_get_16bit_reg( pwm_inst->address, PWM_STRETCH );
    6974:	687b      	ldr	r3, [r7, #4]
    6976:	681b      	ldr	r3, [r3, #0]
    6978:	f103 0390 	add.w	r3, r3, #144	; 0x90
    697c:	4618      	mov	r0, r3
    697e:	f7fa fc19 	bl	11b4 <HW_get_16bit_reg>
    6982:	4603      	mov	r3, r0
    6984:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
        HAL_ASSERT( pwm_stretch == stretch_value )
    6988:	f8b7 206e 	ldrh.w	r2, [r7, #110]	; 0x6e
    698c:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
    6990:	429a      	cmp	r2, r3
    6992:	d017      	beq.n	69c4 <PWM_disable_stretch_pulse+0x124>
    6994:	f642 6364 	movw	r3, #11876	; 0x2e64
    6998:	f2c0 0301 	movt	r3, #1
    699c:	f107 0c0c 	add.w	ip, r7, #12
    69a0:	469e      	mov	lr, r3
    69a2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    69a6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    69aa:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    69ae:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    69b2:	f8ac 3000 	strh.w	r3, [ip]
    69b6:	f107 030c 	add.w	r3, r7, #12
    69ba:	4618      	mov	r0, r3
    69bc:	f240 312b 	movw	r1, #811	; 0x32b
    69c0:	f7fa fbca 	bl	1158 <HAL_assert_fail>
    }
#endif
    }
}
    69c4:	f107 0770 	add.w	r7, r7, #112	; 0x70
    69c8:	46bd      	mov	sp, r7
    69ca:	bd80      	pop	{r7, pc}

000069cc <PWM_tach_init>:
void PWM_tach_init
(
    pwm_instance_t * pwm_inst,
    pwm_tach_prescale_t tach_prescale
)
{
    69cc:	b580      	push	{r7, lr}
    69ce:	b08a      	sub	sp, #40	; 0x28
    69d0:	af00      	add	r7, sp, #0
    69d2:	6078      	str	r0, [r7, #4]
    69d4:	460b      	mov	r3, r1
    69d6:	70fb      	strb	r3, [r7, #3]
    HAL_set_16bit_reg
    69d8:	687b      	ldr	r3, [r7, #4]
    69da:	681b      	ldr	r3, [r3, #0]
    69dc:	f103 0294 	add.w	r2, r3, #148	; 0x94
    69e0:	78fb      	ldrb	r3, [r7, #3]
    69e2:	4610      	mov	r0, r2
    69e4:	4619      	mov	r1, r3
    69e6:	f7fa fbe3 	bl	11b0 <HW_set_16bit_reg>
     * for CorePWM hardware instance.
     */
#ifndef NDEBUG
{
    uint16_t prescale ;
    prescale = HAL_get_16bit_reg(pwm_inst->address,TACHPRESCALE);
    69ea:	687b      	ldr	r3, [r7, #4]
    69ec:	681b      	ldr	r3, [r3, #0]
    69ee:	f103 0394 	add.w	r3, r3, #148	; 0x94
    69f2:	4618      	mov	r0, r3
    69f4:	f7fa fbde 	bl	11b4 <HW_get_16bit_reg>
    69f8:	4603      	mov	r3, r0
    69fa:	84fb      	strh	r3, [r7, #38]	; 0x26
    HAL_ASSERT( (pwm_tach_prescale_t)prescale == tach_prescale )
    69fc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    69fe:	b2db      	uxtb	r3, r3
    6a00:	78fa      	ldrb	r2, [r7, #3]
    6a02:	429a      	cmp	r2, r3
    6a04:	d017      	beq.n	6a36 <PWM_tach_init+0x6a>
    6a06:	f642 6364 	movw	r3, #11876	; 0x2e64
    6a0a:	f2c0 0301 	movt	r3, #1
    6a0e:	f107 0c08 	add.w	ip, r7, #8
    6a12:	469e      	mov	lr, r3
    6a14:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6a18:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6a1c:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6a20:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6a24:	f8ac 3000 	strh.w	r3, [ip]
    6a28:	f107 0308 	add.w	r3, r7, #8
    6a2c:	4618      	mov	r0, r3
    6a2e:	f240 314a 	movw	r1, #842	; 0x34a
    6a32:	f7fa fb91 	bl	1158 <HAL_assert_fail>

    /*
     * Tachometer mode and IRQ mask registers are updated with default value.
     * So no need to check assertion.
     */
    HAL_set_16bit_reg(pwm_inst->address,TACHMODE,COREPWM_TACHMODE_DEFAULT );
    6a36:	687b      	ldr	r3, [r7, #4]
    6a38:	681b      	ldr	r3, [r3, #0]
    6a3a:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
    6a3e:	4618      	mov	r0, r3
    6a40:	f04f 0100 	mov.w	r1, #0
    6a44:	f7fa fbb4 	bl	11b0 <HW_set_16bit_reg>
    HAL_set_16bit_reg(pwm_inst->address,TACHIRQMASK,COREPWM_TACHIRQMASK_DEFAULT);
    6a48:	687b      	ldr	r3, [r7, #4]
    6a4a:	681b      	ldr	r3, [r3, #0]
    6a4c:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    6a50:	4618      	mov	r0, r3
    6a52:	f04f 0100 	mov.w	r1, #0
    6a56:	f7fa fbab 	bl	11b0 <HW_set_16bit_reg>

    /* Clear any pending interrupts for all the tachometer inputs.*/
    HAL_set_16bit_reg(pwm_inst->address,TACHSTATUS,COREPWM_TACHSTATUS_DEFAULT );
    6a5a:	687b      	ldr	r3, [r7, #4]
    6a5c:	681b      	ldr	r3, [r3, #0]
    6a5e:	f103 0398 	add.w	r3, r3, #152	; 0x98
    6a62:	4618      	mov	r0, r3
    6a64:	f64f 71ff 	movw	r1, #65535	; 0xffff
    6a68:	f7fa fba2 	bl	11b0 <HW_set_16bit_reg>

}
    6a6c:	f107 0728 	add.w	r7, r7, #40	; 0x28
    6a70:	46bd      	mov	sp, r7
    6a72:	bd80      	pop	{r7, pc}

00006a74 <PWM_tach_set_mode>:
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t  pwm_tach_id,
    uint16_t       pwm_tachmode
)
{
    6a74:	b580      	push	{r7, lr}
    6a76:	b09c      	sub	sp, #112	; 0x70
    6a78:	af00      	add	r7, sp, #0
    6a7a:	6078      	str	r0, [r7, #4]
    6a7c:	4613      	mov	r3, r2
    6a7e:	460a      	mov	r2, r1
    6a80:	70fa      	strb	r2, [r7, #3]
    6a82:	803b      	strh	r3, [r7, #0]
    uint16_t pwm_tach_config;
    uint16_t pwm_tach_id_mask;

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    6a84:	78fb      	ldrb	r3, [r7, #3]
    6a86:	2b00      	cmp	r3, #0
    6a88:	d117      	bne.n	6aba <PWM_tach_set_mode+0x46>
    6a8a:	f642 6364 	movw	r3, #11876	; 0x2e64
    6a8e:	f2c0 0301 	movt	r3, #1
    6a92:	f107 0c4c 	add.w	ip, r7, #76	; 0x4c
    6a96:	469e      	mov	lr, r3
    6a98:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6a9c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6aa0:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6aa4:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6aa8:	f8ac 3000 	strh.w	r3, [ip]
    6aac:	f107 034c 	add.w	r3, r7, #76	; 0x4c
    6ab0:	4618      	mov	r0, r3
    6ab2:	f240 3169 	movw	r1, #873	; 0x369
    6ab6:	f7fa fb4f 	bl	1158 <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
    6aba:	78fb      	ldrb	r3, [r7, #3]
    6abc:	2b10      	cmp	r3, #16
    6abe:	d917      	bls.n	6af0 <PWM_tach_set_mode+0x7c>
    6ac0:	f642 6364 	movw	r3, #11876	; 0x2e64
    6ac4:	f2c0 0301 	movt	r3, #1
    6ac8:	f107 0c2c 	add.w	ip, r7, #44	; 0x2c
    6acc:	469e      	mov	lr, r3
    6ace:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6ad2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6ad6:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6ada:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6ade:	f8ac 3000 	strh.w	r3, [ip]
    6ae2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
    6ae6:	4618      	mov	r0, r3
    6ae8:	f240 316a 	movw	r1, #874	; 0x36a
    6aec:	f7fa fb34 	bl	1158 <HAL_assert_fail>

    if ( (pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    6af0:	78fb      	ldrb	r3, [r7, #3]
    6af2:	2b00      	cmp	r3, #0
    6af4:	d05e      	beq.n	6bb4 <PWM_tach_set_mode+0x140>
    6af6:	78fb      	ldrb	r3, [r7, #3]
    6af8:	2b10      	cmp	r3, #16
    6afa:	d85b      	bhi.n	6bb4 <PWM_tach_set_mode+0x140>
    {
        pwm_tach_id_mask = g_pwm_tach_id_mask_lut[pwm_tach_id];
    6afc:	78fa      	ldrb	r2, [r7, #3]
    6afe:	f642 5374 	movw	r3, #11636	; 0x2d74
    6b02:	f2c0 0301 	movt	r3, #1
    6b06:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    6b0a:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

        pwm_tach_config = HAL_get_16bit_reg( pwm_inst->address, TACHMODE );
    6b0e:	687b      	ldr	r3, [r7, #4]
    6b10:	681b      	ldr	r3, [r3, #0]
    6b12:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
    6b16:	4618      	mov	r0, r3
    6b18:	f7fa fb4c 	bl	11b4 <HW_get_16bit_reg>
    6b1c:	4603      	mov	r3, r0
    6b1e:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
        if (pwm_tachmode)
    6b22:	883b      	ldrh	r3, [r7, #0]
    6b24:	2b00      	cmp	r3, #0
    6b26:	d008      	beq.n	6b3a <PWM_tach_set_mode+0xc6>
        {
            pwm_tach_config |= pwm_tach_id_mask;
    6b28:	f8b7 206a 	ldrh.w	r2, [r7, #106]	; 0x6a
    6b2c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
    6b30:	ea42 0303 	orr.w	r3, r2, r3
    6b34:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
    6b38:	e00a      	b.n	6b50 <PWM_tach_set_mode+0xdc>
        }
        else
        {
            pwm_tach_config &= (uint16_t)~pwm_tach_id_mask;
    6b3a:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
    6b3e:	ea6f 0303 	mvn.w	r3, r3
    6b42:	b29a      	uxth	r2, r3
    6b44:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
    6b48:	ea02 0303 	and.w	r3, r2, r3
    6b4c:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
        }

        HAL_set_16bit_reg(pwm_inst->address,TACHMODE,(uint_fast16_t)pwm_tach_config);
    6b50:	687b      	ldr	r3, [r7, #4]
    6b52:	681b      	ldr	r3, [r3, #0]
    6b54:	f103 02a0 	add.w	r2, r3, #160	; 0xa0
    6b58:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
    6b5c:	4610      	mov	r0, r2
    6b5e:	4619      	mov	r1, r3
    6b60:	f7fa fb26 	bl	11b0 <HW_set_16bit_reg>
         * for CorePWM hardware instance.
         */
#ifndef NDEBUG
    {
        uint16_t tach_mode;
        tach_mode = HAL_get_16bit_reg( pwm_inst->address, TACHMODE);
    6b64:	687b      	ldr	r3, [r7, #4]
    6b66:	681b      	ldr	r3, [r3, #0]
    6b68:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
    6b6c:	4618      	mov	r0, r3
    6b6e:	f7fa fb21 	bl	11b4 <HW_get_16bit_reg>
    6b72:	4603      	mov	r3, r0
    6b74:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
        HAL_ASSERT( tach_mode == pwm_tach_config )
    6b78:	f8b7 206e 	ldrh.w	r2, [r7, #110]	; 0x6e
    6b7c:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
    6b80:	429a      	cmp	r2, r3
    6b82:	d017      	beq.n	6bb4 <PWM_tach_set_mode+0x140>
    6b84:	f642 6364 	movw	r3, #11876	; 0x2e64
    6b88:	f2c0 0301 	movt	r3, #1
    6b8c:	f107 0c0c 	add.w	ip, r7, #12
    6b90:	469e      	mov	lr, r3
    6b92:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6b96:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6b9a:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6b9e:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6ba2:	f8ac 3000 	strh.w	r3, [ip]
    6ba6:	f107 030c 	add.w	r3, r7, #12
    6baa:	4618      	mov	r0, r3
    6bac:	f44f 7161 	mov.w	r1, #900	; 0x384
    6bb0:	f7fa fad2 	bl	1158 <HAL_assert_fail>
    }
#endif
    }
}
    6bb4:	f107 0770 	add.w	r7, r7, #112	; 0x70
    6bb8:	46bd      	mov	sp, r7
    6bba:	bd80      	pop	{r7, pc}

00006bbc <PWM_tach_read_value>:
uint16_t PWM_tach_read_value
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t    pwm_tach_id
)
{
    6bbc:	b580      	push	{r7, lr}
    6bbe:	b092      	sub	sp, #72	; 0x48
    6bc0:	af00      	add	r7, sp, #0
    6bc2:	6078      	str	r0, [r7, #4]
    6bc4:	460b      	mov	r3, r1
    6bc6:	70fb      	strb	r3, [r7, #3]
    uint16_t tach_value = 0u;
    6bc8:	f04f 0300 	mov.w	r3, #0
    6bcc:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    6bd0:	78fb      	ldrb	r3, [r7, #3]
    6bd2:	2b00      	cmp	r3, #0
    6bd4:	d117      	bne.n	6c06 <PWM_tach_read_value+0x4a>
    6bd6:	f642 6364 	movw	r3, #11876	; 0x2e64
    6bda:	f2c0 0301 	movt	r3, #1
    6bde:	f107 0c28 	add.w	ip, r7, #40	; 0x28
    6be2:	469e      	mov	lr, r3
    6be4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6be8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6bec:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6bf0:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6bf4:	f8ac 3000 	strh.w	r3, [ip]
    6bf8:	f107 0328 	add.w	r3, r7, #40	; 0x28
    6bfc:	4618      	mov	r0, r3
    6bfe:	f44f 7166 	mov.w	r1, #920	; 0x398
    6c02:	f7fa faa9 	bl	1158 <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
    6c06:	78fb      	ldrb	r3, [r7, #3]
    6c08:	2b10      	cmp	r3, #16
    6c0a:	d917      	bls.n	6c3c <PWM_tach_read_value+0x80>
    6c0c:	f642 6364 	movw	r3, #11876	; 0x2e64
    6c10:	f2c0 0301 	movt	r3, #1
    6c14:	f107 0c08 	add.w	ip, r7, #8
    6c18:	469e      	mov	lr, r3
    6c1a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6c1e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6c22:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6c26:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6c2a:	f8ac 3000 	strh.w	r3, [ip]
    6c2e:	f107 0308 	add.w	r3, r7, #8
    6c32:	4618      	mov	r0, r3
    6c34:	f240 3199 	movw	r1, #921	; 0x399
    6c38:	f7fa fa8e 	bl	1158 <HAL_assert_fail>

    if ((pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    6c3c:	78fb      	ldrb	r3, [r7, #3]
    6c3e:	2b00      	cmp	r3, #0
    6c40:	d012      	beq.n	6c68 <PWM_tach_read_value+0xac>
    6c42:	78fb      	ldrb	r3, [r7, #3]
    6c44:	2b10      	cmp	r3, #16
    6c46:	d80f      	bhi.n	6c68 <PWM_tach_read_value+0xac>
    {
        tach_value = HW_get_16bit_reg
    6c48:	687b      	ldr	r3, [r7, #4]
    6c4a:	681a      	ldr	r2, [r3, #0]
    6c4c:	78f9      	ldrb	r1, [r7, #3]
                        (
                          pwm_inst->address + g_tachpulsedur_offset_lut[pwm_tach_id]
    6c4e:	f642 6320 	movw	r3, #11808	; 0x2e20
    6c52:	f2c0 0301 	movt	r3, #1
    6c56:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )

    if ((pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    {
        tach_value = HW_get_16bit_reg
    6c5a:	4413      	add	r3, r2
    6c5c:	4618      	mov	r0, r3
    6c5e:	f7fa faa9 	bl	11b4 <HW_get_16bit_reg>
    6c62:	4603      	mov	r3, r0
    6c64:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
                        (
                          pwm_inst->address + g_tachpulsedur_offset_lut[pwm_tach_id]
                         );
    }
    return( tach_value );
    6c68:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
}
    6c6c:	4618      	mov	r0, r3
    6c6e:	f107 0748 	add.w	r7, r7, #72	; 0x48
    6c72:	46bd      	mov	sp, r7
    6c74:	bd80      	pop	{r7, pc}
    6c76:	bf00      	nop

00006c78 <PWM_tach_clear_status>:
void PWM_tach_clear_status
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t    pwm_tach_id
)
{
    6c78:	b580      	push	{r7, lr}
    6c7a:	b092      	sub	sp, #72	; 0x48
    6c7c:	af00      	add	r7, sp, #0
    6c7e:	6078      	str	r0, [r7, #4]
    6c80:	460b      	mov	r3, r1
    6c82:	70fb      	strb	r3, [r7, #3]
    uint16_t pwm_tach_id_mask;

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    6c84:	78fb      	ldrb	r3, [r7, #3]
    6c86:	2b00      	cmp	r3, #0
    6c88:	d117      	bne.n	6cba <PWM_tach_clear_status+0x42>
    6c8a:	f642 6364 	movw	r3, #11876	; 0x2e64
    6c8e:	f2c0 0301 	movt	r3, #1
    6c92:	f107 0c28 	add.w	ip, r7, #40	; 0x28
    6c96:	469e      	mov	lr, r3
    6c98:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6c9c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6ca0:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6ca4:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6ca8:	f8ac 3000 	strh.w	r3, [ip]
    6cac:	f107 0328 	add.w	r3, r7, #40	; 0x28
    6cb0:	4618      	mov	r0, r3
    6cb2:	f240 31b3 	movw	r1, #947	; 0x3b3
    6cb6:	f7fa fa4f 	bl	1158 <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
    6cba:	78fb      	ldrb	r3, [r7, #3]
    6cbc:	2b10      	cmp	r3, #16
    6cbe:	d917      	bls.n	6cf0 <PWM_tach_clear_status+0x78>
    6cc0:	f642 6364 	movw	r3, #11876	; 0x2e64
    6cc4:	f2c0 0301 	movt	r3, #1
    6cc8:	f107 0c08 	add.w	ip, r7, #8
    6ccc:	469e      	mov	lr, r3
    6cce:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6cd2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6cd6:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6cda:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6cde:	f8ac 3000 	strh.w	r3, [ip]
    6ce2:	f107 0308 	add.w	r3, r7, #8
    6ce6:	4618      	mov	r0, r3
    6ce8:	f44f 716d 	mov.w	r1, #948	; 0x3b4
    6cec:	f7fa fa34 	bl	1158 <HAL_assert_fail>

    if ( (pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    6cf0:	78fb      	ldrb	r3, [r7, #3]
    6cf2:	2b00      	cmp	r3, #0
    6cf4:	d015      	beq.n	6d22 <PWM_tach_clear_status+0xaa>
    6cf6:	78fb      	ldrb	r3, [r7, #3]
    6cf8:	2b10      	cmp	r3, #16
    6cfa:	d812      	bhi.n	6d22 <PWM_tach_clear_status+0xaa>
    {
        pwm_tach_id_mask = g_pwm_tach_id_mask_lut[pwm_tach_id];
    6cfc:	78fa      	ldrb	r2, [r7, #3]
    6cfe:	f642 5374 	movw	r3, #11636	; 0x2d74
    6d02:	f2c0 0301 	movt	r3, #1
    6d06:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    6d0a:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46

        /* 0 does not have any effect. So, write 1 to the right one */
        HAL_set_16bit_reg
    6d0e:	687b      	ldr	r3, [r7, #4]
    6d10:	681b      	ldr	r3, [r3, #0]
    6d12:	f103 0298 	add.w	r2, r3, #152	; 0x98
    6d16:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
    6d1a:	4610      	mov	r0, r2
    6d1c:	4619      	mov	r1, r3
    6d1e:	f7fa fa47 	bl	11b0 <HW_set_16bit_reg>
              pwm_inst->address ,
              TACHSTATUS,
              (uint_fast16_t) pwm_tach_id_mask
            );
    }
}
    6d22:	f107 0748 	add.w	r7, r7, #72	; 0x48
    6d26:	46bd      	mov	sp, r7
    6d28:	bd80      	pop	{r7, pc}
    6d2a:	bf00      	nop

00006d2c <PWM_tach_read_status>:
uint16_t PWM_tach_read_status
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t    pwm_tach_id
)
{
    6d2c:	b580      	push	{r7, lr}
    6d2e:	b094      	sub	sp, #80	; 0x50
    6d30:	af00      	add	r7, sp, #0
    6d32:	6078      	str	r0, [r7, #4]
    6d34:	460b      	mov	r3, r1
    6d36:	70fb      	strb	r3, [r7, #3]
    uint16_t pwm_tach_id_mask ;
    uint16_t pwm_tach_status = 0u;
    6d38:	f04f 0300 	mov.w	r3, #0
    6d3c:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    6d40:	78fb      	ldrb	r3, [r7, #3]
    6d42:	2b00      	cmp	r3, #0
    6d44:	d117      	bne.n	6d76 <PWM_tach_read_status+0x4a>
    6d46:	f642 6364 	movw	r3, #11876	; 0x2e64
    6d4a:	f2c0 0301 	movt	r3, #1
    6d4e:	f107 0c2c 	add.w	ip, r7, #44	; 0x2c
    6d52:	469e      	mov	lr, r3
    6d54:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6d58:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6d5c:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6d60:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6d64:	f8ac 3000 	strh.w	r3, [ip]
    6d68:	f107 032c 	add.w	r3, r7, #44	; 0x2c
    6d6c:	4618      	mov	r0, r3
    6d6e:	f240 31d3 	movw	r1, #979	; 0x3d3
    6d72:	f7fa f9f1 	bl	1158 <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
    6d76:	78fb      	ldrb	r3, [r7, #3]
    6d78:	2b10      	cmp	r3, #16
    6d7a:	d917      	bls.n	6dac <PWM_tach_read_status+0x80>
    6d7c:	f642 6364 	movw	r3, #11876	; 0x2e64
    6d80:	f2c0 0301 	movt	r3, #1
    6d84:	f107 0c0c 	add.w	ip, r7, #12
    6d88:	469e      	mov	lr, r3
    6d8a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6d8e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6d92:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6d96:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6d9a:	f8ac 3000 	strh.w	r3, [ip]
    6d9e:	f107 030c 	add.w	r3, r7, #12
    6da2:	4618      	mov	r0, r3
    6da4:	f44f 7175 	mov.w	r1, #980	; 0x3d4
    6da8:	f7fa f9d6 	bl	1158 <HAL_assert_fail>

    if((pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    6dac:	78fb      	ldrb	r3, [r7, #3]
    6dae:	2b00      	cmp	r3, #0
    6db0:	d01d      	beq.n	6dee <PWM_tach_read_status+0xc2>
    6db2:	78fb      	ldrb	r3, [r7, #3]
    6db4:	2b10      	cmp	r3, #16
    6db6:	d81a      	bhi.n	6dee <PWM_tach_read_status+0xc2>
    {
        pwm_tach_id_mask = g_pwm_tach_id_mask_lut[pwm_tach_id];
    6db8:	78fa      	ldrb	r2, [r7, #3]
    6dba:	f642 5374 	movw	r3, #11636	; 0x2d74
    6dbe:	f2c0 0301 	movt	r3, #1
    6dc2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    6dc6:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
        pwm_tach_status = HAL_get_16bit_reg( pwm_inst->address , TACHSTATUS);
    6dca:	687b      	ldr	r3, [r7, #4]
    6dcc:	681b      	ldr	r3, [r3, #0]
    6dce:	f103 0398 	add.w	r3, r3, #152	; 0x98
    6dd2:	4618      	mov	r0, r3
    6dd4:	f7fa f9ee 	bl	11b4 <HW_get_16bit_reg>
    6dd8:	4603      	mov	r3, r0
    6dda:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
        pwm_tach_status = ( pwm_tach_status & pwm_tach_id_mask);
    6dde:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
    6de2:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
    6de6:	ea02 0303 	and.w	r3, r2, r3
    6dea:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
    }
    return ( pwm_tach_status );
    6dee:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
}
    6df2:	4618      	mov	r0, r3
    6df4:	f107 0750 	add.w	r7, r7, #80	; 0x50
    6df8:	46bd      	mov	sp, r7
    6dfa:	bd80      	pop	{r7, pc}

00006dfc <PWM_tach_get_irq_source>:
 */
pwm_tach_id_t PWM_tach_get_irq_source
(
    pwm_instance_t * pwm_inst
)
{
    6dfc:	b580      	push	{r7, lr}
    6dfe:	b084      	sub	sp, #16
    6e00:	af00      	add	r7, sp, #0
    6e02:	6078      	str	r0, [r7, #4]
    uint16_t status;
    uint16_t irq_mask;
    pwm_tach_id_t tach_id;
    uint16_t n;

    irq_mask = HAL_get_16bit_reg( pwm_inst->address , TACHIRQMASK );
    6e04:	687b      	ldr	r3, [r7, #4]
    6e06:	681b      	ldr	r3, [r3, #0]
    6e08:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    6e0c:	4618      	mov	r0, r3
    6e0e:	f7fa f9d1 	bl	11b4 <HW_get_16bit_reg>
    6e12:	4603      	mov	r3, r0
    6e14:	817b      	strh	r3, [r7, #10]
    status = HAL_get_16bit_reg( pwm_inst->address , TACHSTATUS );
    6e16:	687b      	ldr	r3, [r7, #4]
    6e18:	681b      	ldr	r3, [r3, #0]
    6e1a:	f103 0398 	add.w	r3, r3, #152	; 0x98
    6e1e:	4618      	mov	r0, r3
    6e20:	f7fa f9c8 	bl	11b4 <HW_get_16bit_reg>
    6e24:	4603      	mov	r3, r0
    6e26:	813b      	strh	r3, [r7, #8]
    status = status & irq_mask;
    6e28:	893a      	ldrh	r2, [r7, #8]
    6e2a:	897b      	ldrh	r3, [r7, #10]
    6e2c:	ea02 0303 	and.w	r3, r2, r3
    6e30:	813b      	strh	r3, [r7, #8]

    if(0u == status)
    6e32:	893b      	ldrh	r3, [r7, #8]
    6e34:	2b00      	cmp	r3, #0
    6e36:	d103      	bne.n	6e40 <PWM_tach_get_irq_source+0x44>
    {
        tach_id = PWM_TACH_INVALID;
    6e38:	f04f 0300 	mov.w	r3, #0
    6e3c:	737b      	strb	r3, [r7, #13]
    6e3e:	e034      	b.n	6eaa <PWM_tach_get_irq_source+0xae>
    }
    else
    {
        n = 1u;
    6e40:	f04f 0301 	mov.w	r3, #1
    6e44:	81fb      	strh	r3, [r7, #14]
        if((status & 0x00FFu) == 0u) {n = n + 8u; status = status >> 8;}
    6e46:	893b      	ldrh	r3, [r7, #8]
    6e48:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    6e4c:	2b00      	cmp	r3, #0
    6e4e:	d107      	bne.n	6e60 <PWM_tach_get_irq_source+0x64>
    6e50:	89fb      	ldrh	r3, [r7, #14]
    6e52:	f103 0308 	add.w	r3, r3, #8
    6e56:	81fb      	strh	r3, [r7, #14]
    6e58:	893b      	ldrh	r3, [r7, #8]
    6e5a:	ea4f 2313 	mov.w	r3, r3, lsr #8
    6e5e:	813b      	strh	r3, [r7, #8]
        if((status & 0x000Fu) == 0u) {n = n + 4u; status = status >> 4;}
    6e60:	893b      	ldrh	r3, [r7, #8]
    6e62:	f003 030f 	and.w	r3, r3, #15
    6e66:	2b00      	cmp	r3, #0
    6e68:	d107      	bne.n	6e7a <PWM_tach_get_irq_source+0x7e>
    6e6a:	89fb      	ldrh	r3, [r7, #14]
    6e6c:	f103 0304 	add.w	r3, r3, #4
    6e70:	81fb      	strh	r3, [r7, #14]
    6e72:	893b      	ldrh	r3, [r7, #8]
    6e74:	ea4f 1313 	mov.w	r3, r3, lsr #4
    6e78:	813b      	strh	r3, [r7, #8]
        if((status & 0x0003u) == 0u) {n = n + 2u; status = status >> 2;}
    6e7a:	893b      	ldrh	r3, [r7, #8]
    6e7c:	f003 0303 	and.w	r3, r3, #3
    6e80:	2b00      	cmp	r3, #0
    6e82:	d107      	bne.n	6e94 <PWM_tach_get_irq_source+0x98>
    6e84:	89fb      	ldrh	r3, [r7, #14]
    6e86:	f103 0302 	add.w	r3, r3, #2
    6e8a:	81fb      	strh	r3, [r7, #14]
    6e8c:	893b      	ldrh	r3, [r7, #8]
    6e8e:	ea4f 0393 	mov.w	r3, r3, lsr #2
    6e92:	813b      	strh	r3, [r7, #8]
        if((status & 0x0001u) == 0u) {n = n + 1u;}
    6e94:	893b      	ldrh	r3, [r7, #8]
    6e96:	f003 0301 	and.w	r3, r3, #1
    6e9a:	2b00      	cmp	r3, #0
    6e9c:	d103      	bne.n	6ea6 <PWM_tach_get_irq_source+0xaa>
    6e9e:	89fb      	ldrh	r3, [r7, #14]
    6ea0:	f103 0301 	add.w	r3, r3, #1
    6ea4:	81fb      	strh	r3, [r7, #14]
        tach_id = (pwm_tach_id_t)n ;
    6ea6:	89fb      	ldrh	r3, [r7, #14]
    6ea8:	737b      	strb	r3, [r7, #13]
    }

    return tach_id;
    6eaa:	7b7b      	ldrb	r3, [r7, #13]
}
    6eac:	4618      	mov	r0, r3
    6eae:	f107 0710 	add.w	r7, r7, #16
    6eb2:	46bd      	mov	sp, r7
    6eb4:	bd80      	pop	{r7, pc}
    6eb6:	bf00      	nop

00006eb8 <PWM_tach_enable_irq>:
void PWM_tach_enable_irq
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t  pwm_tach_id
)
{
    6eb8:	b580      	push	{r7, lr}
    6eba:	b09c      	sub	sp, #112	; 0x70
    6ebc:	af00      	add	r7, sp, #0
    6ebe:	6078      	str	r0, [r7, #4]
    6ec0:	460b      	mov	r3, r1
    6ec2:	70fb      	strb	r3, [r7, #3]
    uint16_t pwm_tach_irq;
    uint16_t pwm_tach_id_mask;

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    6ec4:	78fb      	ldrb	r3, [r7, #3]
    6ec6:	2b00      	cmp	r3, #0
    6ec8:	d117      	bne.n	6efa <PWM_tach_enable_irq+0x42>
    6eca:	f642 6364 	movw	r3, #11876	; 0x2e64
    6ece:	f2c0 0301 	movt	r3, #1
    6ed2:	f107 0c4c 	add.w	ip, r7, #76	; 0x4c
    6ed6:	469e      	mov	lr, r3
    6ed8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6edc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6ee0:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6ee4:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6ee8:	f8ac 3000 	strh.w	r3, [ip]
    6eec:	f107 034c 	add.w	r3, r7, #76	; 0x4c
    6ef0:	4618      	mov	r0, r3
    6ef2:	f44f 6182 	mov.w	r1, #1040	; 0x410
    6ef6:	f7fa f92f 	bl	1158 <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
    6efa:	78fb      	ldrb	r3, [r7, #3]
    6efc:	2b10      	cmp	r3, #16
    6efe:	d917      	bls.n	6f30 <PWM_tach_enable_irq+0x78>
    6f00:	f642 6364 	movw	r3, #11876	; 0x2e64
    6f04:	f2c0 0301 	movt	r3, #1
    6f08:	f107 0c2c 	add.w	ip, r7, #44	; 0x2c
    6f0c:	469e      	mov	lr, r3
    6f0e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6f12:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6f16:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6f1a:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6f1e:	f8ac 3000 	strh.w	r3, [ip]
    6f22:	f107 032c 	add.w	r3, r7, #44	; 0x2c
    6f26:	4618      	mov	r0, r3
    6f28:	f240 4111 	movw	r1, #1041	; 0x411
    6f2c:	f7fa f914 	bl	1158 <HAL_assert_fail>

    if ( (pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    6f30:	78fb      	ldrb	r3, [r7, #3]
    6f32:	2b00      	cmp	r3, #0
    6f34:	d04f      	beq.n	6fd6 <PWM_tach_enable_irq+0x11e>
    6f36:	78fb      	ldrb	r3, [r7, #3]
    6f38:	2b10      	cmp	r3, #16
    6f3a:	d84c      	bhi.n	6fd6 <PWM_tach_enable_irq+0x11e>
    {
        pwm_tach_id_mask = g_pwm_tach_id_mask_lut[pwm_tach_id];
    6f3c:	78fa      	ldrb	r2, [r7, #3]
    6f3e:	f642 5374 	movw	r3, #11636	; 0x2d74
    6f42:	f2c0 0301 	movt	r3, #1
    6f46:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    6f4a:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
        pwm_tach_irq = HAL_get_16bit_reg( pwm_inst->address, TACHIRQMASK );
    6f4e:	687b      	ldr	r3, [r7, #4]
    6f50:	681b      	ldr	r3, [r3, #0]
    6f52:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    6f56:	4618      	mov	r0, r3
    6f58:	f7fa f92c 	bl	11b4 <HW_get_16bit_reg>
    6f5c:	4603      	mov	r3, r0
    6f5e:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
        pwm_tach_irq |= pwm_tach_id_mask;
    6f62:	f8b7 206a 	ldrh.w	r2, [r7, #106]	; 0x6a
    6f66:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
    6f6a:	ea42 0303 	orr.w	r3, r2, r3
    6f6e:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
        HAL_set_16bit_reg
    6f72:	687b      	ldr	r3, [r7, #4]
    6f74:	681b      	ldr	r3, [r3, #0]
    6f76:	f103 029c 	add.w	r2, r3, #156	; 0x9c
    6f7a:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
    6f7e:	4610      	mov	r0, r2
    6f80:	4619      	mov	r1, r3
    6f82:	f7fa f915 	bl	11b0 <HW_set_16bit_reg>
         * for CorePWM hardware instance.
         */
#ifndef NDEBUG
    {
        uint16_t tach_irq ;
        tach_irq = HAL_get_16bit_reg( pwm_inst->address, TACHIRQMASK) ;
    6f86:	687b      	ldr	r3, [r7, #4]
    6f88:	681b      	ldr	r3, [r3, #0]
    6f8a:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    6f8e:	4618      	mov	r0, r3
    6f90:	f7fa f910 	bl	11b4 <HW_get_16bit_reg>
    6f94:	4603      	mov	r3, r0
    6f96:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
        HAL_ASSERT( tach_irq == pwm_tach_irq )
    6f9a:	f8b7 206e 	ldrh.w	r2, [r7, #110]	; 0x6e
    6f9e:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
    6fa2:	429a      	cmp	r2, r3
    6fa4:	d017      	beq.n	6fd6 <PWM_tach_enable_irq+0x11e>
    6fa6:	f642 6364 	movw	r3, #11876	; 0x2e64
    6faa:	f2c0 0301 	movt	r3, #1
    6fae:	f107 0c0c 	add.w	ip, r7, #12
    6fb2:	469e      	mov	lr, r3
    6fb4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6fb8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6fbc:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6fc0:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6fc4:	f8ac 3000 	strh.w	r3, [ip]
    6fc8:	f107 030c 	add.w	r3, r7, #12
    6fcc:	4618      	mov	r0, r3
    6fce:	f240 4127 	movw	r1, #1063	; 0x427
    6fd2:	f7fa f8c1 	bl	1158 <HAL_assert_fail>
    }
#endif
    }
}
    6fd6:	f107 0770 	add.w	r7, r7, #112	; 0x70
    6fda:	46bd      	mov	sp, r7
    6fdc:	bd80      	pop	{r7, pc}
    6fde:	bf00      	nop

00006fe0 <PWM_tach_disable_irq>:
void PWM_tach_disable_irq
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t  pwm_tach_id
)
{
    6fe0:	b580      	push	{r7, lr}
    6fe2:	b09c      	sub	sp, #112	; 0x70
    6fe4:	af00      	add	r7, sp, #0
    6fe6:	6078      	str	r0, [r7, #4]
    6fe8:	460b      	mov	r3, r1
    6fea:	70fb      	strb	r3, [r7, #3]
    uint16_t pwm_tach_irq;
    uint16_t pwm_tach_id_mask;

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    6fec:	78fb      	ldrb	r3, [r7, #3]
    6fee:	2b00      	cmp	r3, #0
    6ff0:	d117      	bne.n	7022 <PWM_tach_disable_irq+0x42>
    6ff2:	f642 6364 	movw	r3, #11876	; 0x2e64
    6ff6:	f2c0 0301 	movt	r3, #1
    6ffa:	f107 0c4c 	add.w	ip, r7, #76	; 0x4c
    6ffe:	469e      	mov	lr, r3
    7000:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    7004:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    7008:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    700c:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    7010:	f8ac 3000 	strh.w	r3, [ip]
    7014:	f107 034c 	add.w	r3, r7, #76	; 0x4c
    7018:	4618      	mov	r0, r3
    701a:	f240 413b 	movw	r1, #1083	; 0x43b
    701e:	f7fa f89b 	bl	1158 <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
    7022:	78fb      	ldrb	r3, [r7, #3]
    7024:	2b10      	cmp	r3, #16
    7026:	d917      	bls.n	7058 <PWM_tach_disable_irq+0x78>
    7028:	f642 6364 	movw	r3, #11876	; 0x2e64
    702c:	f2c0 0301 	movt	r3, #1
    7030:	f107 0c2c 	add.w	ip, r7, #44	; 0x2c
    7034:	469e      	mov	lr, r3
    7036:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    703a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    703e:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    7042:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    7046:	f8ac 3000 	strh.w	r3, [ip]
    704a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
    704e:	4618      	mov	r0, r3
    7050:	f240 413c 	movw	r1, #1084	; 0x43c
    7054:	f7fa f880 	bl	1158 <HAL_assert_fail>

    if ( (pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    7058:	78fb      	ldrb	r3, [r7, #3]
    705a:	2b00      	cmp	r3, #0
    705c:	d052      	beq.n	7104 <PWM_tach_disable_irq+0x124>
    705e:	78fb      	ldrb	r3, [r7, #3]
    7060:	2b10      	cmp	r3, #16
    7062:	d84f      	bhi.n	7104 <PWM_tach_disable_irq+0x124>
    {
        pwm_tach_id_mask = g_pwm_tach_id_mask_lut[pwm_tach_id];
    7064:	78fa      	ldrb	r2, [r7, #3]
    7066:	f642 5374 	movw	r3, #11636	; 0x2d74
    706a:	f2c0 0301 	movt	r3, #1
    706e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    7072:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
        pwm_tach_irq = HAL_get_16bit_reg( pwm_inst->address, TACHIRQMASK );
    7076:	687b      	ldr	r3, [r7, #4]
    7078:	681b      	ldr	r3, [r3, #0]
    707a:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    707e:	4618      	mov	r0, r3
    7080:	f7fa f898 	bl	11b4 <HW_get_16bit_reg>
    7084:	4603      	mov	r3, r0
    7086:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
        pwm_tach_irq &= (uint16_t)~pwm_tach_id_mask;
    708a:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
    708e:	ea6f 0303 	mvn.w	r3, r3
    7092:	b29a      	uxth	r2, r3
    7094:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
    7098:	ea02 0303 	and.w	r3, r2, r3
    709c:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
        HAL_set_16bit_reg
    70a0:	687b      	ldr	r3, [r7, #4]
    70a2:	681b      	ldr	r3, [r3, #0]
    70a4:	f103 029c 	add.w	r2, r3, #156	; 0x9c
    70a8:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
    70ac:	4610      	mov	r0, r2
    70ae:	4619      	mov	r1, r3
    70b0:	f7fa f87e 	bl	11b0 <HW_set_16bit_reg>
         * for CorePWM hardware instance.
         */
#ifndef NDEBUG
    {
        uint16_t tach_irq ;
        tach_irq = HAL_get_16bit_reg( pwm_inst->address, TACHIRQMASK) ;
    70b4:	687b      	ldr	r3, [r7, #4]
    70b6:	681b      	ldr	r3, [r3, #0]
    70b8:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    70bc:	4618      	mov	r0, r3
    70be:	f7fa f879 	bl	11b4 <HW_get_16bit_reg>
    70c2:	4603      	mov	r3, r0
    70c4:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
        HAL_ASSERT( tach_irq == pwm_tach_irq )
    70c8:	f8b7 206e 	ldrh.w	r2, [r7, #110]	; 0x6e
    70cc:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
    70d0:	429a      	cmp	r2, r3
    70d2:	d017      	beq.n	7104 <PWM_tach_disable_irq+0x124>
    70d4:	f642 6364 	movw	r3, #11876	; 0x2e64
    70d8:	f2c0 0301 	movt	r3, #1
    70dc:	f107 0c0c 	add.w	ip, r7, #12
    70e0:	469e      	mov	lr, r3
    70e2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    70e6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    70ea:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    70ee:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    70f2:	f8ac 3000 	strh.w	r3, [ip]
    70f6:	f107 030c 	add.w	r3, r7, #12
    70fa:	4618      	mov	r0, r3
    70fc:	f240 4152 	movw	r1, #1106	; 0x452
    7100:	f7fa f82a 	bl	1158 <HAL_assert_fail>
    }
#endif
    }
}
    7104:	f107 0770 	add.w	r7, r7, #112	; 0x70
    7108:	46bd      	mov	sp, r7
    710a:	bd80      	pop	{r7, pc}

0000710c <PWM_tach_clear_irq>:
void PWM_tach_clear_irq
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t    pwm_tach_id
)
{
    710c:	b580      	push	{r7, lr}
    710e:	b092      	sub	sp, #72	; 0x48
    7110:	af00      	add	r7, sp, #0
    7112:	6078      	str	r0, [r7, #4]
    7114:	460b      	mov	r3, r1
    7116:	70fb      	strb	r3, [r7, #3]
    uint16_t pwm_tach_id_mask;

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    7118:	78fb      	ldrb	r3, [r7, #3]
    711a:	2b00      	cmp	r3, #0
    711c:	d117      	bne.n	714e <PWM_tach_clear_irq+0x42>
    711e:	f642 6364 	movw	r3, #11876	; 0x2e64
    7122:	f2c0 0301 	movt	r3, #1
    7126:	f107 0c28 	add.w	ip, r7, #40	; 0x28
    712a:	469e      	mov	lr, r3
    712c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    7130:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    7134:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    7138:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    713c:	f8ac 3000 	strh.w	r3, [ip]
    7140:	f107 0328 	add.w	r3, r7, #40	; 0x28
    7144:	4618      	mov	r0, r3
    7146:	f240 4166 	movw	r1, #1126	; 0x466
    714a:	f7fa f805 	bl	1158 <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
    714e:	78fb      	ldrb	r3, [r7, #3]
    7150:	2b10      	cmp	r3, #16
    7152:	d917      	bls.n	7184 <PWM_tach_clear_irq+0x78>
    7154:	f642 6364 	movw	r3, #11876	; 0x2e64
    7158:	f2c0 0301 	movt	r3, #1
    715c:	f107 0c08 	add.w	ip, r7, #8
    7160:	469e      	mov	lr, r3
    7162:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    7166:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    716a:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    716e:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    7172:	f8ac 3000 	strh.w	r3, [ip]
    7176:	f107 0308 	add.w	r3, r7, #8
    717a:	4618      	mov	r0, r3
    717c:	f240 4167 	movw	r1, #1127	; 0x467
    7180:	f7f9 ffea 	bl	1158 <HAL_assert_fail>

    if ( (pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    7184:	78fb      	ldrb	r3, [r7, #3]
    7186:	2b00      	cmp	r3, #0
    7188:	d015      	beq.n	71b6 <PWM_tach_clear_irq+0xaa>
    718a:	78fb      	ldrb	r3, [r7, #3]
    718c:	2b10      	cmp	r3, #16
    718e:	d812      	bhi.n	71b6 <PWM_tach_clear_irq+0xaa>
    {
        pwm_tach_id_mask = g_pwm_tach_id_mask_lut[pwm_tach_id];
    7190:	78fa      	ldrb	r2, [r7, #3]
    7192:	f642 5374 	movw	r3, #11636	; 0x2d74
    7196:	f2c0 0301 	movt	r3, #1
    719a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    719e:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46

        /* 0 does not have any effect. So, write 1 to the right one. */
        HAL_set_16bit_reg
    71a2:	687b      	ldr	r3, [r7, #4]
    71a4:	681b      	ldr	r3, [r3, #0]
    71a6:	f103 0298 	add.w	r2, r3, #152	; 0x98
    71aa:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
    71ae:	4610      	mov	r0, r2
    71b0:	4619      	mov	r1, r3
    71b2:	f7f9 fffd 	bl	11b0 <HW_set_16bit_reg>
              pwm_inst->address ,
              TACHSTATUS,
              (uint_fast16_t)pwm_tach_id_mask
             );
    }
}
    71b6:	f107 0748 	add.w	r7, r7, #72	; 0x48
    71ba:	46bd      	mov	sp, r7
    71bc:	bd80      	pop	{r7, pc}
    71be:	bf00      	nop

000071c0 <BrownOut_1_5V_IRQHandler>:
#elif defined( __ICCARM__ )
__irq void BrownOut_1_5V_IRQHandler( void )
#else
void BrownOut_1_5V_IRQHandler( void )
#endif
{
    71c0:	4668      	mov	r0, sp
    71c2:	f020 0107 	bic.w	r1, r0, #7
    71c6:	468d      	mov	sp, r1
    71c8:	b481      	push	{r0, r7}
    71ca:	b082      	sub	sp, #8
    71cc:	af00      	add	r7, sp, #0
     * Reduce frequency to 3MHz.
     * 	1) Select RC oscillator as CLKC clock source.
     *  2) Set divider to maximum allowed value (divide by 28).
     *  3) Set glitchless mux to use CLKC as MSS clock source.
     */
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~CLKC_SOURCE_MASK) | CLKC_SOURCE_VALUE;
    71ce:	f242 0300 	movw	r3, #8192	; 0x2000
    71d2:	f2ce 0304 	movt	r3, #57348	; 0xe004
    71d6:	f242 0200 	movw	r2, #8192	; 0x2000
    71da:	f2ce 0204 	movt	r2, #57348	; 0xe004
    71de:	6d12      	ldr	r2, [r2, #80]	; 0x50
    71e0:	f442 22e0 	orr.w	r2, r2, #458752	; 0x70000
    71e4:	651a      	str	r2, [r3, #80]	; 0x50
    SYSREG->MSS_CCC_DIV_CR = (SYSREG->MSS_CCC_DIV_CR & ~GLC_DIV_MASK) | GLC_DIV_VALUE;
    71e6:	f242 0300 	movw	r3, #8192	; 0x2000
    71ea:	f2ce 0304 	movt	r3, #57348	; 0xe004
    71ee:	f242 0200 	movw	r2, #8192	; 0x2000
    71f2:	f2ce 0204 	movt	r2, #57348	; 0xe004
    71f6:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
    71f8:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
    71fc:	f442 1270 	orr.w	r2, r2, #3932160	; 0x3c0000
    7200:	64da      	str	r2, [r3, #76]	; 0x4c
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~GLMUX_MASK) | GLMUX_VALUE;
    7202:	f242 0300 	movw	r3, #8192	; 0x2000
    7206:	f2ce 0304 	movt	r3, #57348	; 0xe004
    720a:	f242 0200 	movw	r2, #8192	; 0x2000
    720e:	f2ce 0204 	movt	r2, #57348	; 0xe004
    7212:	6d12      	ldr	r2, [r2, #80]	; 0x50
    7214:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
    7218:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
    721c:	651a      	str	r2, [r3, #80]	; 0x50
	
    /*
     * Wait for supplies to become stable.
     */
    delay_count = STABLE_SUPPLY_DELAY;
    721e:	f04f 0364 	mov.w	r3, #100	; 0x64
    7222:	603b      	str	r3, [r7, #0]
    do
    {
        brownout_status = SYSREG->DEVICE_SR & BROWNOUT_SYNCN_MASK;
    7224:	f242 0300 	movw	r3, #8192	; 0x2000
    7228:	f2ce 0304 	movt	r3, #57348	; 0xe004
    722c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    722e:	f003 0303 	and.w	r3, r3, #3
    7232:	607b      	str	r3, [r7, #4]
        if ( NO_BROWNOUT == brownout_status )
    7234:	687b      	ldr	r3, [r7, #4]
    7236:	2b03      	cmp	r3, #3
    7238:	d104      	bne.n	7244 <BrownOut_1_5V_IRQHandler+0x84>
        {
            --delay_count;
    723a:	683b      	ldr	r3, [r7, #0]
    723c:	f103 33ff 	add.w	r3, r3, #4294967295
    7240:	603b      	str	r3, [r7, #0]
    7242:	e002      	b.n	724a <BrownOut_1_5V_IRQHandler+0x8a>
        }
        else
        {
            delay_count = STABLE_SUPPLY_DELAY;
    7244:	f04f 0364 	mov.w	r3, #100	; 0x64
    7248:	603b      	str	r3, [r7, #0]
        }
    } while ( delay_count != 0 );
    724a:	683b      	ldr	r3, [r7, #0]
    724c:	2b00      	cmp	r3, #0
    724e:	d1e9      	bne.n	7224 <BrownOut_1_5V_IRQHandler+0x64>
	
    /*
     * Issue system reset request.
     */
    SCB->AIRCR = SYS_RESET_REQUEST;
    7250:	f64e 5300 	movw	r3, #60672	; 0xed00
    7254:	f2ce 0300 	movt	r3, #57344	; 0xe000
    7258:	f240 0204 	movw	r2, #4
    725c:	f2c0 52fa 	movt	r2, #1530	; 0x5fa
    7260:	60da      	str	r2, [r3, #12]
}
    7262:	f107 0708 	add.w	r7, r7, #8
    7266:	46bd      	mov	sp, r7
    7268:	bc81      	pop	{r0, r7}
    726a:	4685      	mov	sp, r0
    726c:	4770      	bx	lr
    726e:	bf00      	nop

00007270 <__get_PSP>:
 * Return the actual process stack pointer
 */
uint32_t __get_PSP(void) __attribute__( ( naked ) );
uint32_t __get_PSP(void)
{
  uint32_t result=0;
    7270:	f04f 0400 	mov.w	r4, #0

  __ASM volatile ("MRS %0, psp\n\t" 
    7274:	f3ef 8409 	mrs	r4, PSP
    7278:	4620      	mov	r0, r4
    727a:	4770      	bx	lr
                  "MOV r0, %0 \n\t"
                  "BX  lr     \n\t"  : "=r" (result) );
  return(result);
    727c:	4623      	mov	r3, r4
}
    727e:	4618      	mov	r0, r3

00007280 <__set_PSP>:
 * Assign the value ProcessStackPointer to the MSP 
 * (process stack pointer) Cortex processor register
 */
void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
void __set_PSP(uint32_t topOfProcStack)
{
    7280:	4603      	mov	r3, r0
  __ASM volatile ("MSR psp, %0\n\t"
    7282:	f383 8809 	msr	PSP, r3
    7286:	4770      	bx	lr

00007288 <__get_MSP>:
 * Cortex processor register
 */
uint32_t __get_MSP(void) __attribute__( ( naked ) );
uint32_t __get_MSP(void)
{
  uint32_t result=0;
    7288:	f04f 0400 	mov.w	r4, #0

  __ASM volatile ("MRS %0, msp\n\t" 
    728c:	f3ef 8408 	mrs	r4, MSP
    7290:	4620      	mov	r0, r4
    7292:	4770      	bx	lr
                  "MOV r0, %0 \n\t"
                  "BX  lr     \n\t"  : "=r" (result) );
  return(result);
    7294:	4623      	mov	r3, r4
}
    7296:	4618      	mov	r0, r3

00007298 <__set_MSP>:
 * Assign the value mainStackPointer to the MSP 
 * (main stack pointer) Cortex processor register
 */
void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
void __set_MSP(uint32_t topOfMainStack)
{
    7298:	4603      	mov	r3, r0
  __ASM volatile ("MSR msp, %0\n\t"
    729a:	f383 8808 	msr	MSP, r3
    729e:	4770      	bx	lr

000072a0 <__get_BASEPRI>:
 * @return BasePriority
 *
 * Return the content of the base priority register
 */
uint32_t __get_BASEPRI(void)
{
    72a0:	b480      	push	{r7}
    72a2:	b083      	sub	sp, #12
    72a4:	af00      	add	r7, sp, #0
  uint32_t result=0;
    72a6:	f04f 0300 	mov.w	r3, #0
    72aa:	607b      	str	r3, [r7, #4]
  
  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
    72ac:	f3ef 8312 	mrs	r3, BASEPRI_MASK
    72b0:	607b      	str	r3, [r7, #4]
  return(result);
    72b2:	687b      	ldr	r3, [r7, #4]
}
    72b4:	4618      	mov	r0, r3
    72b6:	f107 070c 	add.w	r7, r7, #12
    72ba:	46bd      	mov	sp, r7
    72bc:	bc80      	pop	{r7}
    72be:	4770      	bx	lr

000072c0 <__set_BASEPRI>:
 * @param  basePri  BasePriority
 *
 * Set the base priority register
 */
void __set_BASEPRI(uint32_t value)
{
    72c0:	b480      	push	{r7}
    72c2:	b083      	sub	sp, #12
    72c4:	af00      	add	r7, sp, #0
    72c6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (value) );
    72c8:	687b      	ldr	r3, [r7, #4]
    72ca:	f383 8811 	msr	BASEPRI, r3
}
    72ce:	f107 070c 	add.w	r7, r7, #12
    72d2:	46bd      	mov	sp, r7
    72d4:	bc80      	pop	{r7}
    72d6:	4770      	bx	lr

000072d8 <__get_PRIMASK>:
 * @return PriMask
 *
 * Return state of the priority mask bit from the priority mask register
 */
uint32_t __get_PRIMASK(void)
{
    72d8:	b480      	push	{r7}
    72da:	b083      	sub	sp, #12
    72dc:	af00      	add	r7, sp, #0
  uint32_t result=0;
    72de:	f04f 0300 	mov.w	r3, #0
    72e2:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    72e4:	f3ef 8310 	mrs	r3, PRIMASK
    72e8:	607b      	str	r3, [r7, #4]
  return(result);
    72ea:	687b      	ldr	r3, [r7, #4]
}
    72ec:	4618      	mov	r0, r3
    72ee:	f107 070c 	add.w	r7, r7, #12
    72f2:	46bd      	mov	sp, r7
    72f4:	bc80      	pop	{r7}
    72f6:	4770      	bx	lr

000072f8 <__set_PRIMASK>:
 * @param  priMask  PriMask
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
    72f8:	b480      	push	{r7}
    72fa:	b083      	sub	sp, #12
    72fc:	af00      	add	r7, sp, #0
    72fe:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
    7300:	687b      	ldr	r3, [r7, #4]
    7302:	f383 8810 	msr	PRIMASK, r3
}
    7306:	f107 070c 	add.w	r7, r7, #12
    730a:	46bd      	mov	sp, r7
    730c:	bc80      	pop	{r7}
    730e:	4770      	bx	lr

00007310 <__get_FAULTMASK>:
 * @return FaultMask
 *
 * Return the content of the fault mask register
 */
uint32_t __get_FAULTMASK(void)
{
    7310:	b480      	push	{r7}
    7312:	b083      	sub	sp, #12
    7314:	af00      	add	r7, sp, #0
  uint32_t result=0;
    7316:	f04f 0300 	mov.w	r3, #0
    731a:	607b      	str	r3, [r7, #4]
  
  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
    731c:	f3ef 8313 	mrs	r3, FAULTMASK
    7320:	607b      	str	r3, [r7, #4]
  return(result);
    7322:	687b      	ldr	r3, [r7, #4]
}
    7324:	4618      	mov	r0, r3
    7326:	f107 070c 	add.w	r7, r7, #12
    732a:	46bd      	mov	sp, r7
    732c:	bc80      	pop	{r7}
    732e:	4770      	bx	lr

00007330 <__set_FAULTMASK>:
 * @param  faultMask  faultMask value
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
    7330:	b480      	push	{r7}
    7332:	b083      	sub	sp, #12
    7334:	af00      	add	r7, sp, #0
    7336:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
    7338:	687b      	ldr	r3, [r7, #4]
    733a:	f383 8813 	msr	FAULTMASK, r3
}
    733e:	f107 070c 	add.w	r7, r7, #12
    7342:	46bd      	mov	sp, r7
    7344:	bc80      	pop	{r7}
    7346:	4770      	bx	lr

00007348 <__get_CONTROL>:
*  @return Control value
 *
 * Return the content of the control register
 */
uint32_t __get_CONTROL(void)
{
    7348:	b480      	push	{r7}
    734a:	b083      	sub	sp, #12
    734c:	af00      	add	r7, sp, #0
  uint32_t result=0;
    734e:	f04f 0300 	mov.w	r3, #0
    7352:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, control" : "=r" (result) );
    7354:	f3ef 8314 	mrs	r3, CONTROL
    7358:	607b      	str	r3, [r7, #4]
  return(result);
    735a:	687b      	ldr	r3, [r7, #4]
}
    735c:	4618      	mov	r0, r3
    735e:	f107 070c 	add.w	r7, r7, #12
    7362:	46bd      	mov	sp, r7
    7364:	bc80      	pop	{r7}
    7366:	4770      	bx	lr

00007368 <__set_CONTROL>:
 * @param  control  Control value
 *
 * Set the control register
 */
void __set_CONTROL(uint32_t control)
{
    7368:	b480      	push	{r7}
    736a:	b083      	sub	sp, #12
    736c:	af00      	add	r7, sp, #0
    736e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR control, %0" : : "r" (control) );
    7370:	687b      	ldr	r3, [r7, #4]
    7372:	f383 8814 	msr	CONTROL, r3
}
    7376:	f107 070c 	add.w	r7, r7, #12
    737a:	46bd      	mov	sp, r7
    737c:	bc80      	pop	{r7}
    737e:	4770      	bx	lr

00007380 <__REV>:
 * @return        reversed value
 *
 * Reverse byte order in integer value
 */
uint32_t __REV(uint32_t value)
{
    7380:	b480      	push	{r7}
    7382:	b085      	sub	sp, #20
    7384:	af00      	add	r7, sp, #0
    7386:	6078      	str	r0, [r7, #4]
  uint32_t result=0;
    7388:	f04f 0300 	mov.w	r3, #0
    738c:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
    738e:	687b      	ldr	r3, [r7, #4]
    7390:	ba1b      	rev	r3, r3
    7392:	60fb      	str	r3, [r7, #12]
  return(result);
    7394:	68fb      	ldr	r3, [r7, #12]
}
    7396:	4618      	mov	r0, r3
    7398:	f107 0714 	add.w	r7, r7, #20
    739c:	46bd      	mov	sp, r7
    739e:	bc80      	pop	{r7}
    73a0:	4770      	bx	lr
    73a2:	bf00      	nop

000073a4 <__REV16>:
 * @return        reversed value
 *
 * Reverse byte order in unsigned short value
 */
uint32_t __REV16(uint16_t value)
{
    73a4:	b480      	push	{r7}
    73a6:	b085      	sub	sp, #20
    73a8:	af00      	add	r7, sp, #0
    73aa:	4603      	mov	r3, r0
    73ac:	80fb      	strh	r3, [r7, #6]
  uint32_t result=0;
    73ae:	f04f 0300 	mov.w	r3, #0
    73b2:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
    73b4:	88fb      	ldrh	r3, [r7, #6]
    73b6:	ba5b      	rev16	r3, r3
    73b8:	60fb      	str	r3, [r7, #12]
  return(result);
    73ba:	68fb      	ldr	r3, [r7, #12]
}
    73bc:	4618      	mov	r0, r3
    73be:	f107 0714 	add.w	r7, r7, #20
    73c2:	46bd      	mov	sp, r7
    73c4:	bc80      	pop	{r7}
    73c6:	4770      	bx	lr

000073c8 <__REVSH>:
 * @return        reversed value
 *
 * Reverse byte order in signed short value with sign extension to integer
 */
int32_t __REVSH(int16_t value)
{
    73c8:	b480      	push	{r7}
    73ca:	b085      	sub	sp, #20
    73cc:	af00      	add	r7, sp, #0
    73ce:	4603      	mov	r3, r0
    73d0:	80fb      	strh	r3, [r7, #6]
  uint32_t result=0;
    73d2:	f04f 0300 	mov.w	r3, #0
    73d6:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
    73d8:	88fb      	ldrh	r3, [r7, #6]
    73da:	badb      	revsh	r3, r3
    73dc:	60fb      	str	r3, [r7, #12]
  return(result);
    73de:	68fb      	ldr	r3, [r7, #12]
}
    73e0:	4618      	mov	r0, r3
    73e2:	f107 0714 	add.w	r7, r7, #20
    73e6:	46bd      	mov	sp, r7
    73e8:	bc80      	pop	{r7}
    73ea:	4770      	bx	lr

000073ec <__RBIT>:
 * @return        reversed value
 *
 * Reverse bit order of value
 */
uint32_t __RBIT(uint32_t value)
{
    73ec:	b480      	push	{r7}
    73ee:	b085      	sub	sp, #20
    73f0:	af00      	add	r7, sp, #0
    73f2:	6078      	str	r0, [r7, #4]
  uint32_t result=0;
    73f4:	f04f 0300 	mov.w	r3, #0
    73f8:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
    73fa:	687b      	ldr	r3, [r7, #4]
    73fc:	fa93 f3a3 	rbit	r3, r3
    7400:	60fb      	str	r3, [r7, #12]
   return(result);
    7402:	68fb      	ldr	r3, [r7, #12]
}
    7404:	4618      	mov	r0, r3
    7406:	f107 0714 	add.w	r7, r7, #20
    740a:	46bd      	mov	sp, r7
    740c:	bc80      	pop	{r7}
    740e:	4770      	bx	lr

00007410 <__LDREXB>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 8 bit value
 */
uint8_t __LDREXB(uint8_t *addr)
{
    7410:	b480      	push	{r7}
    7412:	b085      	sub	sp, #20
    7414:	af00      	add	r7, sp, #0
    7416:	6078      	str	r0, [r7, #4]
    uint8_t result=0;
    7418:	f04f 0300 	mov.w	r3, #0
    741c:	73fb      	strb	r3, [r7, #15]
  
   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
    741e:	687b      	ldr	r3, [r7, #4]
    7420:	e8d3 3f4f 	ldrexb	r3, [r3]
    7424:	73fb      	strb	r3, [r7, #15]
   return(result);
    7426:	7bfb      	ldrb	r3, [r7, #15]
}
    7428:	4618      	mov	r0, r3
    742a:	f107 0714 	add.w	r7, r7, #20
    742e:	46bd      	mov	sp, r7
    7430:	bc80      	pop	{r7}
    7432:	4770      	bx	lr

00007434 <__LDREXH>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 16 bit values
 */
uint16_t __LDREXH(uint16_t *addr)
{
    7434:	b480      	push	{r7}
    7436:	b085      	sub	sp, #20
    7438:	af00      	add	r7, sp, #0
    743a:	6078      	str	r0, [r7, #4]
    uint16_t result=0;
    743c:	f04f 0300 	mov.w	r3, #0
    7440:	81fb      	strh	r3, [r7, #14]
  
   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
    7442:	687b      	ldr	r3, [r7, #4]
    7444:	e8d3 3f5f 	ldrexh	r3, [r3]
    7448:	81fb      	strh	r3, [r7, #14]
   return(result);
    744a:	89fb      	ldrh	r3, [r7, #14]
}
    744c:	4618      	mov	r0, r3
    744e:	f107 0714 	add.w	r7, r7, #20
    7452:	46bd      	mov	sp, r7
    7454:	bc80      	pop	{r7}
    7456:	4770      	bx	lr

00007458 <__LDREXW>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 32 bit values
 */
uint32_t __LDREXW(uint32_t *addr)
{
    7458:	b480      	push	{r7}
    745a:	b085      	sub	sp, #20
    745c:	af00      	add	r7, sp, #0
    745e:	6078      	str	r0, [r7, #4]
    uint32_t result=0;
    7460:	f04f 0300 	mov.w	r3, #0
    7464:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
    7466:	687b      	ldr	r3, [r7, #4]
    7468:	e853 3f00 	ldrex	r3, [r3]
    746c:	60fb      	str	r3, [r7, #12]
   return(result);
    746e:	68fb      	ldr	r3, [r7, #12]
}
    7470:	4618      	mov	r0, r3
    7472:	f107 0714 	add.w	r7, r7, #20
    7476:	46bd      	mov	sp, r7
    7478:	bc80      	pop	{r7}
    747a:	4770      	bx	lr

0000747c <__STREXB>:
 * @return        successful / failed
 *
 * Exclusive STR command for 8 bit values
 */
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
    747c:	b480      	push	{r7}
    747e:	b085      	sub	sp, #20
    7480:	af00      	add	r7, sp, #0
    7482:	4603      	mov	r3, r0
    7484:	6039      	str	r1, [r7, #0]
    7486:	71fb      	strb	r3, [r7, #7]
   uint32_t result=0;
    7488:	f04f 0300 	mov.w	r3, #0
    748c:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strexb %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
    748e:	683b      	ldr	r3, [r7, #0]
    7490:	79fa      	ldrb	r2, [r7, #7]
    7492:	e8c3 2f43 	strexb	r3, r2, [r3]
    7496:	60fb      	str	r3, [r7, #12]
   return(result);
    7498:	68fb      	ldr	r3, [r7, #12]
}
    749a:	4618      	mov	r0, r3
    749c:	f107 0714 	add.w	r7, r7, #20
    74a0:	46bd      	mov	sp, r7
    74a2:	bc80      	pop	{r7}
    74a4:	4770      	bx	lr
    74a6:	bf00      	nop

000074a8 <__STREXH>:
 * @return        successful / failed
 *
 * Exclusive STR command for 16 bit values
 */
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
    74a8:	b480      	push	{r7}
    74aa:	b085      	sub	sp, #20
    74ac:	af00      	add	r7, sp, #0
    74ae:	4603      	mov	r3, r0
    74b0:	6039      	str	r1, [r7, #0]
    74b2:	80fb      	strh	r3, [r7, #6]
   uint32_t result=0;
    74b4:	f04f 0300 	mov.w	r3, #0
    74b8:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strexh %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
    74ba:	683b      	ldr	r3, [r7, #0]
    74bc:	88fa      	ldrh	r2, [r7, #6]
    74be:	e8c3 2f53 	strexh	r3, r2, [r3]
    74c2:	60fb      	str	r3, [r7, #12]
   return(result);
    74c4:	68fb      	ldr	r3, [r7, #12]
}
    74c6:	4618      	mov	r0, r3
    74c8:	f107 0714 	add.w	r7, r7, #20
    74cc:	46bd      	mov	sp, r7
    74ce:	bc80      	pop	{r7}
    74d0:	4770      	bx	lr
    74d2:	bf00      	nop

000074d4 <__STREXW>:
 * @return        successful / failed
 *
 * Exclusive STR command for 32 bit values
 */
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
    74d4:	b480      	push	{r7}
    74d6:	b085      	sub	sp, #20
    74d8:	af00      	add	r7, sp, #0
    74da:	6078      	str	r0, [r7, #4]
    74dc:	6039      	str	r1, [r7, #0]
   uint32_t result=0;
    74de:	f04f 0300 	mov.w	r3, #0
    74e2:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
    74e4:	683b      	ldr	r3, [r7, #0]
    74e6:	687a      	ldr	r2, [r7, #4]
    74e8:	e843 2300 	strex	r3, r2, [r3]
    74ec:	60fb      	str	r3, [r7, #12]
   return(result);
    74ee:	68fb      	ldr	r3, [r7, #12]
}
    74f0:	4618      	mov	r0, r3
    74f2:	f107 0714 	add.w	r7, r7, #20
    74f6:	46bd      	mov	sp, r7
    74f8:	bc80      	pop	{r7}
    74fa:	4770      	bx	lr

000074fc <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
    74fc:	b480      	push	{r7}
    74fe:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
    7500:	46bd      	mov	sp, r7
    7502:	bc80      	pop	{r7}
    7504:	4770      	bx	lr
    7506:	bf00      	nop

00007508 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
    7508:	b580      	push	{r7, lr}
    750a:	b08a      	sub	sp, #40	; 0x28
    750c:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
    750e:	f642 6384 	movw	r3, #11908	; 0x2e84
    7512:	f2c0 0301 	movt	r3, #1
    7516:	46bc      	mov	ip, r7
    7518:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    751a:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
    751e:	f242 0300 	movw	r3, #8192	; 0x2000
    7522:	f2ce 0304 	movt	r3, #57348	; 0xe004
    7526:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    7528:	ea4f 0393 	mov.w	r3, r3, lsr #2
    752c:	f003 0303 	and.w	r3, r3, #3
    7530:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7534:	f107 0228 	add.w	r2, r7, #40	; 0x28
    7538:	4413      	add	r3, r2
    753a:	f853 3c28 	ldr.w	r3, [r3, #-40]
    753e:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
    7540:	f242 0300 	movw	r3, #8192	; 0x2000
    7544:	f2ce 0304 	movt	r3, #57348	; 0xe004
    7548:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    754a:	ea4f 1313 	mov.w	r3, r3, lsr #4
    754e:	f003 0303 	and.w	r3, r3, #3
    7552:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7556:	f107 0228 	add.w	r2, r7, #40	; 0x28
    755a:	4413      	add	r3, r2
    755c:	f853 3c28 	ldr.w	r3, [r3, #-40]
    7560:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
    7562:	f242 0300 	movw	r3, #8192	; 0x2000
    7566:	f2ce 0304 	movt	r3, #57348	; 0xe004
    756a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    756c:	ea4f 1393 	mov.w	r3, r3, lsr #6
    7570:	f003 0303 	and.w	r3, r3, #3
    7574:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7578:	f107 0228 	add.w	r2, r7, #40	; 0x28
    757c:	4413      	add	r3, r2
    757e:	f853 3c28 	ldr.w	r3, [r3, #-40]
    7582:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
    7584:	f242 0300 	movw	r3, #8192	; 0x2000
    7588:	f2ce 0304 	movt	r3, #57348	; 0xe004
    758c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    758e:	ea4f 2313 	mov.w	r3, r3, lsr #8
    7592:	f003 031f 	and.w	r3, r3, #31
    7596:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
    7598:	f242 0300 	movw	r3, #8192	; 0x2000
    759c:	f2ce 0304 	movt	r3, #57348	; 0xe004
    75a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    75a2:	ea4f 3353 	mov.w	r3, r3, lsr #13
    75a6:	f003 0301 	and.w	r3, r3, #1
    75aa:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
    75ac:	6a3b      	ldr	r3, [r7, #32]
    75ae:	f103 0301 	add.w	r3, r3, #1
    75b2:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
    75b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    75b6:	2b00      	cmp	r3, #0
    75b8:	d003      	beq.n	75c2 <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
    75ba:	69fb      	ldr	r3, [r7, #28]
    75bc:	ea4f 0343 	mov.w	r3, r3, lsl #1
    75c0:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
    75c2:	f000 f849 	bl	7658 <GetSystemClock>
    75c6:	4602      	mov	r2, r0
    75c8:	f240 0354 	movw	r3, #84	; 0x54
    75cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    75d0:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
    75d2:	f240 0354 	movw	r3, #84	; 0x54
    75d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    75da:	681a      	ldr	r2, [r3, #0]
    75dc:	693b      	ldr	r3, [r7, #16]
    75de:	fbb2 f2f3 	udiv	r2, r2, r3
    75e2:	f240 0358 	movw	r3, #88	; 0x58
    75e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    75ea:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
    75ec:	f240 0354 	movw	r3, #84	; 0x54
    75f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    75f4:	681a      	ldr	r2, [r3, #0]
    75f6:	697b      	ldr	r3, [r7, #20]
    75f8:	fbb2 f2f3 	udiv	r2, r2, r3
    75fc:	f240 035c 	movw	r3, #92	; 0x5c
    7600:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7604:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
    7606:	f240 0354 	movw	r3, #84	; 0x54
    760a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    760e:	681a      	ldr	r2, [r3, #0]
    7610:	69bb      	ldr	r3, [r7, #24]
    7612:	fbb2 f2f3 	udiv	r2, r2, r3
    7616:	f240 0360 	movw	r3, #96	; 0x60
    761a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    761e:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
    7620:	f240 0354 	movw	r3, #84	; 0x54
    7624:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7628:	681a      	ldr	r2, [r3, #0]
    762a:	69fb      	ldr	r3, [r7, #28]
    762c:	fbb2 f2f3 	udiv	r2, r2, r3
    7630:	f240 0364 	movw	r3, #100	; 0x64
    7634:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7638:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
    763a:	f240 0354 	movw	r3, #84	; 0x54
    763e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7642:	681a      	ldr	r2, [r3, #0]
    7644:	f240 0350 	movw	r3, #80	; 0x50
    7648:	f2c2 0300 	movt	r3, #8192	; 0x2000
    764c:	601a      	str	r2, [r3, #0]
}
    764e:	f107 0728 	add.w	r7, r7, #40	; 0x28
    7652:	46bd      	mov	sp, r7
    7654:	bd80      	pop	{r7, pc}
    7656:	bf00      	nop

00007658 <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
    7658:	b480      	push	{r7}
    765a:	b08b      	sub	sp, #44	; 0x2c
    765c:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
    765e:	f04f 0300 	mov.w	r3, #0
    7662:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
    7664:	f640 031c 	movw	r3, #2076	; 0x81c
    7668:	f2c6 0308 	movt	r3, #24584	; 0x6008
    766c:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
    766e:	f240 2330 	movw	r3, #560	; 0x230
    7672:	f2c6 0308 	movt	r3, #24584	; 0x6008
    7676:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
    7678:	68fb      	ldr	r3, [r7, #12]
    767a:	681b      	ldr	r3, [r3, #0]
    767c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
    7680:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
    7682:	693a      	ldr	r2, [r7, #16]
    7684:	f241 13cf 	movw	r3, #4559	; 0x11cf
    7688:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
    768c:	429a      	cmp	r2, r3
    768e:	d108      	bne.n	76a2 <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
    7690:	f64e 732c 	movw	r3, #61228	; 0xef2c
    7694:	f2c6 0301 	movt	r3, #24577	; 0x6001
    7698:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
    769a:	697b      	ldr	r3, [r7, #20]
    769c:	681b      	ldr	r3, [r3, #0]
    769e:	607b      	str	r3, [r7, #4]
    76a0:	e03d      	b.n	771e <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
    76a2:	68bb      	ldr	r3, [r7, #8]
    76a4:	681a      	ldr	r2, [r3, #0]
    76a6:	f244 3341 	movw	r3, #17217	; 0x4341
    76aa:	f6c4 4354 	movt	r3, #19540	; 0x4c54
    76ae:	429a      	cmp	r2, r3
    76b0:	d135      	bne.n	771e <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
    76b2:	f640 0340 	movw	r3, #2112	; 0x840
    76b6:	f2c6 0308 	movt	r3, #24584	; 0x6008
    76ba:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
    76bc:	69bb      	ldr	r3, [r7, #24]
    76be:	681b      	ldr	r3, [r3, #0]
    76c0:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
    76c2:	69fb      	ldr	r3, [r7, #28]
    76c4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    76c8:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
    76ca:	69fa      	ldr	r2, [r7, #28]
    76cc:	f240 3300 	movw	r3, #768	; 0x300
    76d0:	f2c0 0301 	movt	r3, #1
    76d4:	429a      	cmp	r2, r3
    76d6:	d922      	bls.n	771e <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
    76d8:	69fa      	ldr	r2, [r7, #28]
    76da:	f64f 73ff 	movw	r3, #65535	; 0xffff
    76de:	f2c0 0301 	movt	r3, #1
    76e2:	429a      	cmp	r2, r3
    76e4:	d808      	bhi.n	76f8 <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
    76e6:	f241 632c 	movw	r3, #5676	; 0x162c
    76ea:	f2c6 0308 	movt	r3, #24584	; 0x6008
    76ee:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
    76f0:	6a3b      	ldr	r3, [r7, #32]
    76f2:	681b      	ldr	r3, [r3, #0]
    76f4:	607b      	str	r3, [r7, #4]
    76f6:	e012      	b.n	771e <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
    76f8:	69fa      	ldr	r2, [r7, #28]
    76fa:	f64f 73ff 	movw	r3, #65535	; 0xffff
    76fe:	f2c0 0302 	movt	r3, #2
    7702:	429a      	cmp	r2, r3
    7704:	d808      	bhi.n	7718 <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
    7706:	f641 63ac 	movw	r3, #7852	; 0x1eac
    770a:	f2c6 0308 	movt	r3, #24584	; 0x6008
    770e:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
    7710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    7712:	681b      	ldr	r3, [r3, #0]
    7714:	607b      	str	r3, [r7, #4]
    7716:	e002      	b.n	771e <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
    7718:	f04f 0300 	mov.w	r3, #0
    771c:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
    771e:	687b      	ldr	r3, [r7, #4]
    7720:	2b00      	cmp	r3, #0
    7722:	d105      	bne.n	7730 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
    7724:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
    7726:	f647 0340 	movw	r3, #30784	; 0x7840
    772a:	f2c0 137d 	movt	r3, #381	; 0x17d
    772e:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
    7730:	687b      	ldr	r3, [r7, #4]
}
    7732:	4618      	mov	r0, r3
    7734:	f107 072c 	add.w	r7, r7, #44	; 0x2c
    7738:	46bd      	mov	sp, r7
    773a:	bc80      	pop	{r7}
    773c:	4770      	bx	lr
    773e:	bf00      	nop

00007740 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
    7740:	b480      	push	{r7}
    7742:	b083      	sub	sp, #12
    7744:	af00      	add	r7, sp, #0
    7746:	6078      	str	r0, [r7, #4]
    return -1;
    7748:	f04f 33ff 	mov.w	r3, #4294967295
}
    774c:	4618      	mov	r0, r3
    774e:	f107 070c 	add.w	r7, r7, #12
    7752:	46bd      	mov	sp, r7
    7754:	bc80      	pop	{r7}
    7756:	4770      	bx	lr

00007758 <_execve>:

/*==============================================================================
 * Transfer control to a new process.
 */
int _execve(char *name, char **argv, char **env)
{
    7758:	b580      	push	{r7, lr}
    775a:	b084      	sub	sp, #16
    775c:	af00      	add	r7, sp, #0
    775e:	60f8      	str	r0, [r7, #12]
    7760:	60b9      	str	r1, [r7, #8]
    7762:	607a      	str	r2, [r7, #4]
    errno = ENOMEM;
    7764:	f000 fd48 	bl	81f8 <__errno>
    7768:	4603      	mov	r3, r0
    776a:	f04f 020c 	mov.w	r2, #12
    776e:	601a      	str	r2, [r3, #0]
    return -1;
    7770:	f04f 33ff 	mov.w	r3, #4294967295
}
    7774:	4618      	mov	r0, r3
    7776:	f107 0710 	add.w	r7, r7, #16
    777a:	46bd      	mov	sp, r7
    777c:	bd80      	pop	{r7, pc}
    777e:	bf00      	nop

00007780 <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
    7780:	b480      	push	{r7}
    7782:	b083      	sub	sp, #12
    7784:	af00      	add	r7, sp, #0
    7786:	6078      	str	r0, [r7, #4]
    7788:	e7fe      	b.n	7788 <_exit+0x8>
    778a:	bf00      	nop

0000778c <_fork>:

/*==============================================================================
 * Create a new process.
 */
int _fork(void)
{
    778c:	b580      	push	{r7, lr}
    778e:	af00      	add	r7, sp, #0
    errno = EAGAIN;
    7790:	f000 fd32 	bl	81f8 <__errno>
    7794:	4603      	mov	r3, r0
    7796:	f04f 020b 	mov.w	r2, #11
    779a:	601a      	str	r2, [r3, #0]
    return -1;
    779c:	f04f 33ff 	mov.w	r3, #4294967295
}
    77a0:	4618      	mov	r0, r3
    77a2:	bd80      	pop	{r7, pc}

000077a4 <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
    77a4:	b480      	push	{r7}
    77a6:	b083      	sub	sp, #12
    77a8:	af00      	add	r7, sp, #0
    77aa:	6078      	str	r0, [r7, #4]
    77ac:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
    77ae:	683b      	ldr	r3, [r7, #0]
    77b0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    77b4:	605a      	str	r2, [r3, #4]
    return 0;
    77b6:	f04f 0300 	mov.w	r3, #0
}
    77ba:	4618      	mov	r0, r3
    77bc:	f107 070c 	add.w	r7, r7, #12
    77c0:	46bd      	mov	sp, r7
    77c2:	bc80      	pop	{r7}
    77c4:	4770      	bx	lr
    77c6:	bf00      	nop

000077c8 <_getpid>:

/*==============================================================================
 * Process-ID
 */
int _getpid(void)
{
    77c8:	b480      	push	{r7}
    77ca:	af00      	add	r7, sp, #0
    return 1;
    77cc:	f04f 0301 	mov.w	r3, #1
}
    77d0:	4618      	mov	r0, r3
    77d2:	46bd      	mov	sp, r7
    77d4:	bc80      	pop	{r7}
    77d6:	4770      	bx	lr

000077d8 <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
    77d8:	b480      	push	{r7}
    77da:	b083      	sub	sp, #12
    77dc:	af00      	add	r7, sp, #0
    77de:	6078      	str	r0, [r7, #4]
    return 1;
    77e0:	f04f 0301 	mov.w	r3, #1
}
    77e4:	4618      	mov	r0, r3
    77e6:	f107 070c 	add.w	r7, r7, #12
    77ea:	46bd      	mov	sp, r7
    77ec:	bc80      	pop	{r7}
    77ee:	4770      	bx	lr

000077f0 <_kill>:

/*==============================================================================
 * Send a signal.
 */
int _kill(int pid, int sig)
{
    77f0:	b580      	push	{r7, lr}
    77f2:	b082      	sub	sp, #8
    77f4:	af00      	add	r7, sp, #0
    77f6:	6078      	str	r0, [r7, #4]
    77f8:	6039      	str	r1, [r7, #0]
    errno = EINVAL;
    77fa:	f000 fcfd 	bl	81f8 <__errno>
    77fe:	4603      	mov	r3, r0
    7800:	f04f 0216 	mov.w	r2, #22
    7804:	601a      	str	r2, [r3, #0]
    return -1;
    7806:	f04f 33ff 	mov.w	r3, #4294967295
}
    780a:	4618      	mov	r0, r3
    780c:	f107 0708 	add.w	r7, r7, #8
    7810:	46bd      	mov	sp, r7
    7812:	bd80      	pop	{r7, pc}

00007814 <_link>:

/*==============================================================================
 * Establish a new name for an existing file.
 */
int _link(char *old, char *new)
{
    7814:	b580      	push	{r7, lr}
    7816:	b082      	sub	sp, #8
    7818:	af00      	add	r7, sp, #0
    781a:	6078      	str	r0, [r7, #4]
    781c:	6039      	str	r1, [r7, #0]
    errno = EMLINK;
    781e:	f000 fceb 	bl	81f8 <__errno>
    7822:	4603      	mov	r3, r0
    7824:	f04f 021f 	mov.w	r2, #31
    7828:	601a      	str	r2, [r3, #0]
    return -1;
    782a:	f04f 33ff 	mov.w	r3, #4294967295
}
    782e:	4618      	mov	r0, r3
    7830:	f107 0708 	add.w	r7, r7, #8
    7834:	46bd      	mov	sp, r7
    7836:	bd80      	pop	{r7, pc}

00007838 <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
    7838:	b480      	push	{r7}
    783a:	b085      	sub	sp, #20
    783c:	af00      	add	r7, sp, #0
    783e:	60f8      	str	r0, [r7, #12]
    7840:	60b9      	str	r1, [r7, #8]
    7842:	607a      	str	r2, [r7, #4]
    return 0;
    7844:	f04f 0300 	mov.w	r3, #0
}
    7848:	4618      	mov	r0, r3
    784a:	f107 0714 	add.w	r7, r7, #20
    784e:	46bd      	mov	sp, r7
    7850:	bc80      	pop	{r7}
    7852:	4770      	bx	lr

00007854 <_open>:

/*==============================================================================
 * Open a file.
 */
int _open(const char *name, int flags, int mode)
{
    7854:	b480      	push	{r7}
    7856:	b085      	sub	sp, #20
    7858:	af00      	add	r7, sp, #0
    785a:	60f8      	str	r0, [r7, #12]
    785c:	60b9      	str	r1, [r7, #8]
    785e:	607a      	str	r2, [r7, #4]
    return -1;
    7860:	f04f 33ff 	mov.w	r3, #4294967295
}
    7864:	4618      	mov	r0, r3
    7866:	f107 0714 	add.w	r7, r7, #20
    786a:	46bd      	mov	sp, r7
    786c:	bc80      	pop	{r7}
    786e:	4770      	bx	lr

00007870 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
    7870:	b480      	push	{r7}
    7872:	b085      	sub	sp, #20
    7874:	af00      	add	r7, sp, #0
    7876:	60f8      	str	r0, [r7, #12]
    7878:	60b9      	str	r1, [r7, #8]
    787a:	607a      	str	r2, [r7, #4]
    return 0;
    787c:	f04f 0300 	mov.w	r3, #0
}
    7880:	4618      	mov	r0, r3
    7882:	f107 0714 	add.w	r7, r7, #20
    7886:	46bd      	mov	sp, r7
    7888:	bc80      	pop	{r7}
    788a:	4770      	bx	lr

0000788c <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
    788c:	b580      	push	{r7, lr}
    788e:	b084      	sub	sp, #16
    7890:	af00      	add	r7, sp, #0
    7892:	60f8      	str	r0, [r7, #12]
    7894:	60b9      	str	r1, [r7, #8]
    7896:	607a      	str	r2, [r7, #4]
    7898:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
    789a:	f240 53c4 	movw	r3, #1476	; 0x5c4
    789e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    78a2:	681b      	ldr	r3, [r3, #0]
    78a4:	2b00      	cmp	r3, #0
    78a6:	d110      	bne.n	78ca <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
    78a8:	f240 606c 	movw	r0, #1644	; 0x66c
    78ac:	f2c2 0000 	movt	r0, #8192	; 0x2000
    78b0:	f44f 4161 	mov.w	r1, #57600	; 0xe100
    78b4:	f04f 0203 	mov.w	r2, #3
    78b8:	f7f9 fd02 	bl	12c0 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
    78bc:	f240 53c4 	movw	r3, #1476	; 0x5c4
    78c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    78c4:	f04f 0201 	mov.w	r2, #1
    78c8:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
    78ca:	683b      	ldr	r3, [r7, #0]
    78cc:	f240 606c 	movw	r0, #1644	; 0x66c
    78d0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    78d4:	6879      	ldr	r1, [r7, #4]
    78d6:	461a      	mov	r2, r3
    78d8:	f7f9 fdf4 	bl	14c4 <MSS_UART_polled_tx>
    
    return len;
    78dc:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
    78de:	4618      	mov	r0, r3
    78e0:	f107 0710 	add.w	r7, r7, #16
    78e4:	46bd      	mov	sp, r7
    78e6:	bd80      	pop	{r7, pc}

000078e8 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
    78e8:	b580      	push	{r7, lr}
    78ea:	b084      	sub	sp, #16
    78ec:	af00      	add	r7, sp, #0
    78ee:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
    78f0:	f240 53cc 	movw	r3, #1484	; 0x5cc
    78f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    78f8:	681b      	ldr	r3, [r3, #0]
    78fa:	2b00      	cmp	r3, #0
    78fc:	d108      	bne.n	7910 <_sbrk+0x28>
    {
      heap_end = &_end;
    78fe:	f240 53cc 	movw	r3, #1484	; 0x5cc
    7902:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7906:	f240 7298 	movw	r2, #1944	; 0x798
    790a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    790e:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
    7910:	f240 53cc 	movw	r3, #1484	; 0x5cc
    7914:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7918:	681b      	ldr	r3, [r3, #0]
    791a:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
    791c:	f3ef 8308 	mrs	r3, MSP
    7920:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
    7922:	f240 53cc 	movw	r3, #1484	; 0x5cc
    7926:	f2c2 0300 	movt	r3, #8192	; 0x2000
    792a:	681a      	ldr	r2, [r3, #0]
    792c:	687b      	ldr	r3, [r7, #4]
    792e:	441a      	add	r2, r3
    7930:	68fb      	ldr	r3, [r7, #12]
    7932:	429a      	cmp	r2, r3
    7934:	d90f      	bls.n	7956 <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
    7936:	f04f 0000 	mov.w	r0, #0
    793a:	f04f 0101 	mov.w	r1, #1
    793e:	f642 6294 	movw	r2, #11924	; 0x2e94
    7942:	f2c0 0201 	movt	r2, #1
    7946:	f04f 0319 	mov.w	r3, #25
    794a:	f7ff ff9f 	bl	788c <_write_r>
      _exit (1);
    794e:	f04f 0001 	mov.w	r0, #1
    7952:	f7ff ff15 	bl	7780 <_exit>
    }
  
    heap_end += incr;
    7956:	f240 53cc 	movw	r3, #1484	; 0x5cc
    795a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    795e:	681a      	ldr	r2, [r3, #0]
    7960:	687b      	ldr	r3, [r7, #4]
    7962:	441a      	add	r2, r3
    7964:	f240 53cc 	movw	r3, #1484	; 0x5cc
    7968:	f2c2 0300 	movt	r3, #8192	; 0x2000
    796c:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
    796e:	68bb      	ldr	r3, [r7, #8]
}
    7970:	4618      	mov	r0, r3
    7972:	f107 0710 	add.w	r7, r7, #16
    7976:	46bd      	mov	sp, r7
    7978:	bd80      	pop	{r7, pc}
    797a:	bf00      	nop

0000797c <_stat>:

/*==============================================================================
 * Status of a file (by name).
 */
int _stat(char *file, struct stat *st)
{
    797c:	b480      	push	{r7}
    797e:	b083      	sub	sp, #12
    7980:	af00      	add	r7, sp, #0
    7982:	6078      	str	r0, [r7, #4]
    7984:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
    7986:	683b      	ldr	r3, [r7, #0]
    7988:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    798c:	605a      	str	r2, [r3, #4]
    return 0;
    798e:	f04f 0300 	mov.w	r3, #0
}
    7992:	4618      	mov	r0, r3
    7994:	f107 070c 	add.w	r7, r7, #12
    7998:	46bd      	mov	sp, r7
    799a:	bc80      	pop	{r7}
    799c:	4770      	bx	lr
    799e:	bf00      	nop

000079a0 <_times>:

/*==============================================================================
 * Timing information for current process.
 */
int _times(struct tms *buf)
{
    79a0:	b480      	push	{r7}
    79a2:	b083      	sub	sp, #12
    79a4:	af00      	add	r7, sp, #0
    79a6:	6078      	str	r0, [r7, #4]
    return -1;
    79a8:	f04f 33ff 	mov.w	r3, #4294967295
}
    79ac:	4618      	mov	r0, r3
    79ae:	f107 070c 	add.w	r7, r7, #12
    79b2:	46bd      	mov	sp, r7
    79b4:	bc80      	pop	{r7}
    79b6:	4770      	bx	lr

000079b8 <_unlink>:

/*==============================================================================
 * Remove a file's directory entry.
 */
int _unlink(char *name)
{
    79b8:	b580      	push	{r7, lr}
    79ba:	b082      	sub	sp, #8
    79bc:	af00      	add	r7, sp, #0
    79be:	6078      	str	r0, [r7, #4]
    errno = ENOENT;
    79c0:	f000 fc1a 	bl	81f8 <__errno>
    79c4:	4603      	mov	r3, r0
    79c6:	f04f 0202 	mov.w	r2, #2
    79ca:	601a      	str	r2, [r3, #0]
    return -1;
    79cc:	f04f 33ff 	mov.w	r3, #4294967295
}
    79d0:	4618      	mov	r0, r3
    79d2:	f107 0708 	add.w	r7, r7, #8
    79d6:	46bd      	mov	sp, r7
    79d8:	bd80      	pop	{r7, pc}
    79da:	bf00      	nop

000079dc <_wait>:

/*==============================================================================
 * Wait for a child process.
 */
int _wait(int *status)
{
    79dc:	b580      	push	{r7, lr}
    79de:	b082      	sub	sp, #8
    79e0:	af00      	add	r7, sp, #0
    79e2:	6078      	str	r0, [r7, #4]
    errno = ECHILD;
    79e4:	f000 fc08 	bl	81f8 <__errno>
    79e8:	4603      	mov	r3, r0
    79ea:	f04f 020a 	mov.w	r2, #10
    79ee:	601a      	str	r2, [r3, #0]
    return -1;
    79f0:	f04f 33ff 	mov.w	r3, #4294967295
}
    79f4:	4618      	mov	r0, r3
    79f6:	f107 0708 	add.w	r7, r7, #8
    79fa:	46bd      	mov	sp, r7
    79fc:	bd80      	pop	{r7, pc}
    79fe:	bf00      	nop

00007a00 <__aeabi_drsub>:
    7a00:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
    7a04:	e002      	b.n	7a0c <__adddf3>
    7a06:	bf00      	nop

00007a08 <__aeabi_dsub>:
    7a08:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00007a0c <__adddf3>:
    7a0c:	b530      	push	{r4, r5, lr}
    7a0e:	ea4f 0441 	mov.w	r4, r1, lsl #1
    7a12:	ea4f 0543 	mov.w	r5, r3, lsl #1
    7a16:	ea94 0f05 	teq	r4, r5
    7a1a:	bf08      	it	eq
    7a1c:	ea90 0f02 	teqeq	r0, r2
    7a20:	bf1f      	itttt	ne
    7a22:	ea54 0c00 	orrsne.w	ip, r4, r0
    7a26:	ea55 0c02 	orrsne.w	ip, r5, r2
    7a2a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
    7a2e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    7a32:	f000 80e2 	beq.w	7bfa <__adddf3+0x1ee>
    7a36:	ea4f 5454 	mov.w	r4, r4, lsr #21
    7a3a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
    7a3e:	bfb8      	it	lt
    7a40:	426d      	neglt	r5, r5
    7a42:	dd0c      	ble.n	7a5e <__adddf3+0x52>
    7a44:	442c      	add	r4, r5
    7a46:	ea80 0202 	eor.w	r2, r0, r2
    7a4a:	ea81 0303 	eor.w	r3, r1, r3
    7a4e:	ea82 0000 	eor.w	r0, r2, r0
    7a52:	ea83 0101 	eor.w	r1, r3, r1
    7a56:	ea80 0202 	eor.w	r2, r0, r2
    7a5a:	ea81 0303 	eor.w	r3, r1, r3
    7a5e:	2d36      	cmp	r5, #54	; 0x36
    7a60:	bf88      	it	hi
    7a62:	bd30      	pophi	{r4, r5, pc}
    7a64:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    7a68:	ea4f 3101 	mov.w	r1, r1, lsl #12
    7a6c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
    7a70:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
    7a74:	d002      	beq.n	7a7c <__adddf3+0x70>
    7a76:	4240      	negs	r0, r0
    7a78:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    7a7c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
    7a80:	ea4f 3303 	mov.w	r3, r3, lsl #12
    7a84:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
    7a88:	d002      	beq.n	7a90 <__adddf3+0x84>
    7a8a:	4252      	negs	r2, r2
    7a8c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    7a90:	ea94 0f05 	teq	r4, r5
    7a94:	f000 80a7 	beq.w	7be6 <__adddf3+0x1da>
    7a98:	f1a4 0401 	sub.w	r4, r4, #1
    7a9c:	f1d5 0e20 	rsbs	lr, r5, #32
    7aa0:	db0d      	blt.n	7abe <__adddf3+0xb2>
    7aa2:	fa02 fc0e 	lsl.w	ip, r2, lr
    7aa6:	fa22 f205 	lsr.w	r2, r2, r5
    7aaa:	1880      	adds	r0, r0, r2
    7aac:	f141 0100 	adc.w	r1, r1, #0
    7ab0:	fa03 f20e 	lsl.w	r2, r3, lr
    7ab4:	1880      	adds	r0, r0, r2
    7ab6:	fa43 f305 	asr.w	r3, r3, r5
    7aba:	4159      	adcs	r1, r3
    7abc:	e00e      	b.n	7adc <__adddf3+0xd0>
    7abe:	f1a5 0520 	sub.w	r5, r5, #32
    7ac2:	f10e 0e20 	add.w	lr, lr, #32
    7ac6:	2a01      	cmp	r2, #1
    7ac8:	fa03 fc0e 	lsl.w	ip, r3, lr
    7acc:	bf28      	it	cs
    7ace:	f04c 0c02 	orrcs.w	ip, ip, #2
    7ad2:	fa43 f305 	asr.w	r3, r3, r5
    7ad6:	18c0      	adds	r0, r0, r3
    7ad8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
    7adc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    7ae0:	d507      	bpl.n	7af2 <__adddf3+0xe6>
    7ae2:	f04f 0e00 	mov.w	lr, #0
    7ae6:	f1dc 0c00 	rsbs	ip, ip, #0
    7aea:	eb7e 0000 	sbcs.w	r0, lr, r0
    7aee:	eb6e 0101 	sbc.w	r1, lr, r1
    7af2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    7af6:	d31b      	bcc.n	7b30 <__adddf3+0x124>
    7af8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    7afc:	d30c      	bcc.n	7b18 <__adddf3+0x10c>
    7afe:	0849      	lsrs	r1, r1, #1
    7b00:	ea5f 0030 	movs.w	r0, r0, rrx
    7b04:	ea4f 0c3c 	mov.w	ip, ip, rrx
    7b08:	f104 0401 	add.w	r4, r4, #1
    7b0c:	ea4f 5244 	mov.w	r2, r4, lsl #21
    7b10:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
    7b14:	f080 809a 	bcs.w	7c4c <__adddf3+0x240>
    7b18:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    7b1c:	bf08      	it	eq
    7b1e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    7b22:	f150 0000 	adcs.w	r0, r0, #0
    7b26:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    7b2a:	ea41 0105 	orr.w	r1, r1, r5
    7b2e:	bd30      	pop	{r4, r5, pc}
    7b30:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
    7b34:	4140      	adcs	r0, r0
    7b36:	eb41 0101 	adc.w	r1, r1, r1
    7b3a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    7b3e:	f1a4 0401 	sub.w	r4, r4, #1
    7b42:	d1e9      	bne.n	7b18 <__adddf3+0x10c>
    7b44:	f091 0f00 	teq	r1, #0
    7b48:	bf04      	itt	eq
    7b4a:	4601      	moveq	r1, r0
    7b4c:	2000      	moveq	r0, #0
    7b4e:	fab1 f381 	clz	r3, r1
    7b52:	bf08      	it	eq
    7b54:	3320      	addeq	r3, #32
    7b56:	f1a3 030b 	sub.w	r3, r3, #11
    7b5a:	f1b3 0220 	subs.w	r2, r3, #32
    7b5e:	da0c      	bge.n	7b7a <__adddf3+0x16e>
    7b60:	320c      	adds	r2, #12
    7b62:	dd08      	ble.n	7b76 <__adddf3+0x16a>
    7b64:	f102 0c14 	add.w	ip, r2, #20
    7b68:	f1c2 020c 	rsb	r2, r2, #12
    7b6c:	fa01 f00c 	lsl.w	r0, r1, ip
    7b70:	fa21 f102 	lsr.w	r1, r1, r2
    7b74:	e00c      	b.n	7b90 <__adddf3+0x184>
    7b76:	f102 0214 	add.w	r2, r2, #20
    7b7a:	bfd8      	it	le
    7b7c:	f1c2 0c20 	rsble	ip, r2, #32
    7b80:	fa01 f102 	lsl.w	r1, r1, r2
    7b84:	fa20 fc0c 	lsr.w	ip, r0, ip
    7b88:	bfdc      	itt	le
    7b8a:	ea41 010c 	orrle.w	r1, r1, ip
    7b8e:	4090      	lslle	r0, r2
    7b90:	1ae4      	subs	r4, r4, r3
    7b92:	bfa2      	ittt	ge
    7b94:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
    7b98:	4329      	orrge	r1, r5
    7b9a:	bd30      	popge	{r4, r5, pc}
    7b9c:	ea6f 0404 	mvn.w	r4, r4
    7ba0:	3c1f      	subs	r4, #31
    7ba2:	da1c      	bge.n	7bde <__adddf3+0x1d2>
    7ba4:	340c      	adds	r4, #12
    7ba6:	dc0e      	bgt.n	7bc6 <__adddf3+0x1ba>
    7ba8:	f104 0414 	add.w	r4, r4, #20
    7bac:	f1c4 0220 	rsb	r2, r4, #32
    7bb0:	fa20 f004 	lsr.w	r0, r0, r4
    7bb4:	fa01 f302 	lsl.w	r3, r1, r2
    7bb8:	ea40 0003 	orr.w	r0, r0, r3
    7bbc:	fa21 f304 	lsr.w	r3, r1, r4
    7bc0:	ea45 0103 	orr.w	r1, r5, r3
    7bc4:	bd30      	pop	{r4, r5, pc}
    7bc6:	f1c4 040c 	rsb	r4, r4, #12
    7bca:	f1c4 0220 	rsb	r2, r4, #32
    7bce:	fa20 f002 	lsr.w	r0, r0, r2
    7bd2:	fa01 f304 	lsl.w	r3, r1, r4
    7bd6:	ea40 0003 	orr.w	r0, r0, r3
    7bda:	4629      	mov	r1, r5
    7bdc:	bd30      	pop	{r4, r5, pc}
    7bde:	fa21 f004 	lsr.w	r0, r1, r4
    7be2:	4629      	mov	r1, r5
    7be4:	bd30      	pop	{r4, r5, pc}
    7be6:	f094 0f00 	teq	r4, #0
    7bea:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
    7bee:	bf06      	itte	eq
    7bf0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
    7bf4:	3401      	addeq	r4, #1
    7bf6:	3d01      	subne	r5, #1
    7bf8:	e74e      	b.n	7a98 <__adddf3+0x8c>
    7bfa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    7bfe:	bf18      	it	ne
    7c00:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    7c04:	d029      	beq.n	7c5a <__adddf3+0x24e>
    7c06:	ea94 0f05 	teq	r4, r5
    7c0a:	bf08      	it	eq
    7c0c:	ea90 0f02 	teqeq	r0, r2
    7c10:	d005      	beq.n	7c1e <__adddf3+0x212>
    7c12:	ea54 0c00 	orrs.w	ip, r4, r0
    7c16:	bf04      	itt	eq
    7c18:	4619      	moveq	r1, r3
    7c1a:	4610      	moveq	r0, r2
    7c1c:	bd30      	pop	{r4, r5, pc}
    7c1e:	ea91 0f03 	teq	r1, r3
    7c22:	bf1e      	ittt	ne
    7c24:	2100      	movne	r1, #0
    7c26:	2000      	movne	r0, #0
    7c28:	bd30      	popne	{r4, r5, pc}
    7c2a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
    7c2e:	d105      	bne.n	7c3c <__adddf3+0x230>
    7c30:	0040      	lsls	r0, r0, #1
    7c32:	4149      	adcs	r1, r1
    7c34:	bf28      	it	cs
    7c36:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
    7c3a:	bd30      	pop	{r4, r5, pc}
    7c3c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
    7c40:	bf3c      	itt	cc
    7c42:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
    7c46:	bd30      	popcc	{r4, r5, pc}
    7c48:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    7c4c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
    7c50:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    7c54:	f04f 0000 	mov.w	r0, #0
    7c58:	bd30      	pop	{r4, r5, pc}
    7c5a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    7c5e:	bf1a      	itte	ne
    7c60:	4619      	movne	r1, r3
    7c62:	4610      	movne	r0, r2
    7c64:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
    7c68:	bf1c      	itt	ne
    7c6a:	460b      	movne	r3, r1
    7c6c:	4602      	movne	r2, r0
    7c6e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    7c72:	bf06      	itte	eq
    7c74:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
    7c78:	ea91 0f03 	teqeq	r1, r3
    7c7c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
    7c80:	bd30      	pop	{r4, r5, pc}
    7c82:	bf00      	nop

00007c84 <__aeabi_ui2d>:
    7c84:	f090 0f00 	teq	r0, #0
    7c88:	bf04      	itt	eq
    7c8a:	2100      	moveq	r1, #0
    7c8c:	4770      	bxeq	lr
    7c8e:	b530      	push	{r4, r5, lr}
    7c90:	f44f 6480 	mov.w	r4, #1024	; 0x400
    7c94:	f104 0432 	add.w	r4, r4, #50	; 0x32
    7c98:	f04f 0500 	mov.w	r5, #0
    7c9c:	f04f 0100 	mov.w	r1, #0
    7ca0:	e750      	b.n	7b44 <__adddf3+0x138>
    7ca2:	bf00      	nop

00007ca4 <__aeabi_i2d>:
    7ca4:	f090 0f00 	teq	r0, #0
    7ca8:	bf04      	itt	eq
    7caa:	2100      	moveq	r1, #0
    7cac:	4770      	bxeq	lr
    7cae:	b530      	push	{r4, r5, lr}
    7cb0:	f44f 6480 	mov.w	r4, #1024	; 0x400
    7cb4:	f104 0432 	add.w	r4, r4, #50	; 0x32
    7cb8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
    7cbc:	bf48      	it	mi
    7cbe:	4240      	negmi	r0, r0
    7cc0:	f04f 0100 	mov.w	r1, #0
    7cc4:	e73e      	b.n	7b44 <__adddf3+0x138>
    7cc6:	bf00      	nop

00007cc8 <__aeabi_f2d>:
    7cc8:	0042      	lsls	r2, r0, #1
    7cca:	ea4f 01e2 	mov.w	r1, r2, asr #3
    7cce:	ea4f 0131 	mov.w	r1, r1, rrx
    7cd2:	ea4f 7002 	mov.w	r0, r2, lsl #28
    7cd6:	bf1f      	itttt	ne
    7cd8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
    7cdc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    7ce0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
    7ce4:	4770      	bxne	lr
    7ce6:	f092 0f00 	teq	r2, #0
    7cea:	bf14      	ite	ne
    7cec:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    7cf0:	4770      	bxeq	lr
    7cf2:	b530      	push	{r4, r5, lr}
    7cf4:	f44f 7460 	mov.w	r4, #896	; 0x380
    7cf8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    7cfc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    7d00:	e720      	b.n	7b44 <__adddf3+0x138>
    7d02:	bf00      	nop

00007d04 <__aeabi_ul2d>:
    7d04:	ea50 0201 	orrs.w	r2, r0, r1
    7d08:	bf08      	it	eq
    7d0a:	4770      	bxeq	lr
    7d0c:	b530      	push	{r4, r5, lr}
    7d0e:	f04f 0500 	mov.w	r5, #0
    7d12:	e00a      	b.n	7d2a <__aeabi_l2d+0x16>

00007d14 <__aeabi_l2d>:
    7d14:	ea50 0201 	orrs.w	r2, r0, r1
    7d18:	bf08      	it	eq
    7d1a:	4770      	bxeq	lr
    7d1c:	b530      	push	{r4, r5, lr}
    7d1e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
    7d22:	d502      	bpl.n	7d2a <__aeabi_l2d+0x16>
    7d24:	4240      	negs	r0, r0
    7d26:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    7d2a:	f44f 6480 	mov.w	r4, #1024	; 0x400
    7d2e:	f104 0432 	add.w	r4, r4, #50	; 0x32
    7d32:	ea5f 5c91 	movs.w	ip, r1, lsr #22
    7d36:	f43f aedc 	beq.w	7af2 <__adddf3+0xe6>
    7d3a:	f04f 0203 	mov.w	r2, #3
    7d3e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    7d42:	bf18      	it	ne
    7d44:	3203      	addne	r2, #3
    7d46:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    7d4a:	bf18      	it	ne
    7d4c:	3203      	addne	r2, #3
    7d4e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
    7d52:	f1c2 0320 	rsb	r3, r2, #32
    7d56:	fa00 fc03 	lsl.w	ip, r0, r3
    7d5a:	fa20 f002 	lsr.w	r0, r0, r2
    7d5e:	fa01 fe03 	lsl.w	lr, r1, r3
    7d62:	ea40 000e 	orr.w	r0, r0, lr
    7d66:	fa21 f102 	lsr.w	r1, r1, r2
    7d6a:	4414      	add	r4, r2
    7d6c:	e6c1      	b.n	7af2 <__adddf3+0xe6>
    7d6e:	bf00      	nop

00007d70 <__aeabi_dmul>:
    7d70:	b570      	push	{r4, r5, r6, lr}
    7d72:	f04f 0cff 	mov.w	ip, #255	; 0xff
    7d76:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    7d7a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    7d7e:	bf1d      	ittte	ne
    7d80:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    7d84:	ea94 0f0c 	teqne	r4, ip
    7d88:	ea95 0f0c 	teqne	r5, ip
    7d8c:	f000 f8de 	bleq	7f4c <__aeabi_dmul+0x1dc>
    7d90:	442c      	add	r4, r5
    7d92:	ea81 0603 	eor.w	r6, r1, r3
    7d96:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
    7d9a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
    7d9e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
    7da2:	bf18      	it	ne
    7da4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
    7da8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    7dac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    7db0:	d038      	beq.n	7e24 <__aeabi_dmul+0xb4>
    7db2:	fba0 ce02 	umull	ip, lr, r0, r2
    7db6:	f04f 0500 	mov.w	r5, #0
    7dba:	fbe1 e502 	umlal	lr, r5, r1, r2
    7dbe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
    7dc2:	fbe0 e503 	umlal	lr, r5, r0, r3
    7dc6:	f04f 0600 	mov.w	r6, #0
    7dca:	fbe1 5603 	umlal	r5, r6, r1, r3
    7dce:	f09c 0f00 	teq	ip, #0
    7dd2:	bf18      	it	ne
    7dd4:	f04e 0e01 	orrne.w	lr, lr, #1
    7dd8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
    7ddc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
    7de0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
    7de4:	d204      	bcs.n	7df0 <__aeabi_dmul+0x80>
    7de6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
    7dea:	416d      	adcs	r5, r5
    7dec:	eb46 0606 	adc.w	r6, r6, r6
    7df0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
    7df4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
    7df8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
    7dfc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
    7e00:	ea4f 2ece 	mov.w	lr, lr, lsl #11
    7e04:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    7e08:	bf88      	it	hi
    7e0a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    7e0e:	d81e      	bhi.n	7e4e <__aeabi_dmul+0xde>
    7e10:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
    7e14:	bf08      	it	eq
    7e16:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
    7e1a:	f150 0000 	adcs.w	r0, r0, #0
    7e1e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    7e22:	bd70      	pop	{r4, r5, r6, pc}
    7e24:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
    7e28:	ea46 0101 	orr.w	r1, r6, r1
    7e2c:	ea40 0002 	orr.w	r0, r0, r2
    7e30:	ea81 0103 	eor.w	r1, r1, r3
    7e34:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
    7e38:	bfc2      	ittt	gt
    7e3a:	ebd4 050c 	rsbsgt	r5, r4, ip
    7e3e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    7e42:	bd70      	popgt	{r4, r5, r6, pc}
    7e44:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    7e48:	f04f 0e00 	mov.w	lr, #0
    7e4c:	3c01      	subs	r4, #1
    7e4e:	f300 80ab 	bgt.w	7fa8 <__aeabi_dmul+0x238>
    7e52:	f114 0f36 	cmn.w	r4, #54	; 0x36
    7e56:	bfde      	ittt	le
    7e58:	2000      	movle	r0, #0
    7e5a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
    7e5e:	bd70      	pople	{r4, r5, r6, pc}
    7e60:	f1c4 0400 	rsb	r4, r4, #0
    7e64:	3c20      	subs	r4, #32
    7e66:	da35      	bge.n	7ed4 <__aeabi_dmul+0x164>
    7e68:	340c      	adds	r4, #12
    7e6a:	dc1b      	bgt.n	7ea4 <__aeabi_dmul+0x134>
    7e6c:	f104 0414 	add.w	r4, r4, #20
    7e70:	f1c4 0520 	rsb	r5, r4, #32
    7e74:	fa00 f305 	lsl.w	r3, r0, r5
    7e78:	fa20 f004 	lsr.w	r0, r0, r4
    7e7c:	fa01 f205 	lsl.w	r2, r1, r5
    7e80:	ea40 0002 	orr.w	r0, r0, r2
    7e84:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
    7e88:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    7e8c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    7e90:	fa21 f604 	lsr.w	r6, r1, r4
    7e94:	eb42 0106 	adc.w	r1, r2, r6
    7e98:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    7e9c:	bf08      	it	eq
    7e9e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    7ea2:	bd70      	pop	{r4, r5, r6, pc}
    7ea4:	f1c4 040c 	rsb	r4, r4, #12
    7ea8:	f1c4 0520 	rsb	r5, r4, #32
    7eac:	fa00 f304 	lsl.w	r3, r0, r4
    7eb0:	fa20 f005 	lsr.w	r0, r0, r5
    7eb4:	fa01 f204 	lsl.w	r2, r1, r4
    7eb8:	ea40 0002 	orr.w	r0, r0, r2
    7ebc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    7ec0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    7ec4:	f141 0100 	adc.w	r1, r1, #0
    7ec8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    7ecc:	bf08      	it	eq
    7ece:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    7ed2:	bd70      	pop	{r4, r5, r6, pc}
    7ed4:	f1c4 0520 	rsb	r5, r4, #32
    7ed8:	fa00 f205 	lsl.w	r2, r0, r5
    7edc:	ea4e 0e02 	orr.w	lr, lr, r2
    7ee0:	fa20 f304 	lsr.w	r3, r0, r4
    7ee4:	fa01 f205 	lsl.w	r2, r1, r5
    7ee8:	ea43 0302 	orr.w	r3, r3, r2
    7eec:	fa21 f004 	lsr.w	r0, r1, r4
    7ef0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    7ef4:	fa21 f204 	lsr.w	r2, r1, r4
    7ef8:	ea20 0002 	bic.w	r0, r0, r2
    7efc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
    7f00:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    7f04:	bf08      	it	eq
    7f06:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    7f0a:	bd70      	pop	{r4, r5, r6, pc}
    7f0c:	f094 0f00 	teq	r4, #0
    7f10:	d10f      	bne.n	7f32 <__aeabi_dmul+0x1c2>
    7f12:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
    7f16:	0040      	lsls	r0, r0, #1
    7f18:	eb41 0101 	adc.w	r1, r1, r1
    7f1c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    7f20:	bf08      	it	eq
    7f22:	3c01      	subeq	r4, #1
    7f24:	d0f7      	beq.n	7f16 <__aeabi_dmul+0x1a6>
    7f26:	ea41 0106 	orr.w	r1, r1, r6
    7f2a:	f095 0f00 	teq	r5, #0
    7f2e:	bf18      	it	ne
    7f30:	4770      	bxne	lr
    7f32:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
    7f36:	0052      	lsls	r2, r2, #1
    7f38:	eb43 0303 	adc.w	r3, r3, r3
    7f3c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    7f40:	bf08      	it	eq
    7f42:	3d01      	subeq	r5, #1
    7f44:	d0f7      	beq.n	7f36 <__aeabi_dmul+0x1c6>
    7f46:	ea43 0306 	orr.w	r3, r3, r6
    7f4a:	4770      	bx	lr
    7f4c:	ea94 0f0c 	teq	r4, ip
    7f50:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    7f54:	bf18      	it	ne
    7f56:	ea95 0f0c 	teqne	r5, ip
    7f5a:	d00c      	beq.n	7f76 <__aeabi_dmul+0x206>
    7f5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    7f60:	bf18      	it	ne
    7f62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    7f66:	d1d1      	bne.n	7f0c <__aeabi_dmul+0x19c>
    7f68:	ea81 0103 	eor.w	r1, r1, r3
    7f6c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    7f70:	f04f 0000 	mov.w	r0, #0
    7f74:	bd70      	pop	{r4, r5, r6, pc}
    7f76:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    7f7a:	bf06      	itte	eq
    7f7c:	4610      	moveq	r0, r2
    7f7e:	4619      	moveq	r1, r3
    7f80:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    7f84:	d019      	beq.n	7fba <__aeabi_dmul+0x24a>
    7f86:	ea94 0f0c 	teq	r4, ip
    7f8a:	d102      	bne.n	7f92 <__aeabi_dmul+0x222>
    7f8c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
    7f90:	d113      	bne.n	7fba <__aeabi_dmul+0x24a>
    7f92:	ea95 0f0c 	teq	r5, ip
    7f96:	d105      	bne.n	7fa4 <__aeabi_dmul+0x234>
    7f98:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
    7f9c:	bf1c      	itt	ne
    7f9e:	4610      	movne	r0, r2
    7fa0:	4619      	movne	r1, r3
    7fa2:	d10a      	bne.n	7fba <__aeabi_dmul+0x24a>
    7fa4:	ea81 0103 	eor.w	r1, r1, r3
    7fa8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    7fac:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    7fb0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    7fb4:	f04f 0000 	mov.w	r0, #0
    7fb8:	bd70      	pop	{r4, r5, r6, pc}
    7fba:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    7fbe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
    7fc2:	bd70      	pop	{r4, r5, r6, pc}

00007fc4 <__aeabi_ddiv>:
    7fc4:	b570      	push	{r4, r5, r6, lr}
    7fc6:	f04f 0cff 	mov.w	ip, #255	; 0xff
    7fca:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    7fce:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    7fd2:	bf1d      	ittte	ne
    7fd4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    7fd8:	ea94 0f0c 	teqne	r4, ip
    7fdc:	ea95 0f0c 	teqne	r5, ip
    7fe0:	f000 f8a7 	bleq	8132 <__aeabi_ddiv+0x16e>
    7fe4:	eba4 0405 	sub.w	r4, r4, r5
    7fe8:	ea81 0e03 	eor.w	lr, r1, r3
    7fec:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    7ff0:	ea4f 3101 	mov.w	r1, r1, lsl #12
    7ff4:	f000 8088 	beq.w	8108 <__aeabi_ddiv+0x144>
    7ff8:	ea4f 3303 	mov.w	r3, r3, lsl #12
    7ffc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    8000:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
    8004:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    8008:	ea4f 2202 	mov.w	r2, r2, lsl #8
    800c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
    8010:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
    8014:	ea4f 2600 	mov.w	r6, r0, lsl #8
    8018:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
    801c:	429d      	cmp	r5, r3
    801e:	bf08      	it	eq
    8020:	4296      	cmpeq	r6, r2
    8022:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
    8026:	f504 7440 	add.w	r4, r4, #768	; 0x300
    802a:	d202      	bcs.n	8032 <__aeabi_ddiv+0x6e>
    802c:	085b      	lsrs	r3, r3, #1
    802e:	ea4f 0232 	mov.w	r2, r2, rrx
    8032:	1ab6      	subs	r6, r6, r2
    8034:	eb65 0503 	sbc.w	r5, r5, r3
    8038:	085b      	lsrs	r3, r3, #1
    803a:	ea4f 0232 	mov.w	r2, r2, rrx
    803e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    8042:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
    8046:	ebb6 0e02 	subs.w	lr, r6, r2
    804a:	eb75 0e03 	sbcs.w	lr, r5, r3
    804e:	bf22      	ittt	cs
    8050:	1ab6      	subcs	r6, r6, r2
    8052:	4675      	movcs	r5, lr
    8054:	ea40 000c 	orrcs.w	r0, r0, ip
    8058:	085b      	lsrs	r3, r3, #1
    805a:	ea4f 0232 	mov.w	r2, r2, rrx
    805e:	ebb6 0e02 	subs.w	lr, r6, r2
    8062:	eb75 0e03 	sbcs.w	lr, r5, r3
    8066:	bf22      	ittt	cs
    8068:	1ab6      	subcs	r6, r6, r2
    806a:	4675      	movcs	r5, lr
    806c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    8070:	085b      	lsrs	r3, r3, #1
    8072:	ea4f 0232 	mov.w	r2, r2, rrx
    8076:	ebb6 0e02 	subs.w	lr, r6, r2
    807a:	eb75 0e03 	sbcs.w	lr, r5, r3
    807e:	bf22      	ittt	cs
    8080:	1ab6      	subcs	r6, r6, r2
    8082:	4675      	movcs	r5, lr
    8084:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    8088:	085b      	lsrs	r3, r3, #1
    808a:	ea4f 0232 	mov.w	r2, r2, rrx
    808e:	ebb6 0e02 	subs.w	lr, r6, r2
    8092:	eb75 0e03 	sbcs.w	lr, r5, r3
    8096:	bf22      	ittt	cs
    8098:	1ab6      	subcs	r6, r6, r2
    809a:	4675      	movcs	r5, lr
    809c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    80a0:	ea55 0e06 	orrs.w	lr, r5, r6
    80a4:	d018      	beq.n	80d8 <__aeabi_ddiv+0x114>
    80a6:	ea4f 1505 	mov.w	r5, r5, lsl #4
    80aa:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
    80ae:	ea4f 1606 	mov.w	r6, r6, lsl #4
    80b2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    80b6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    80ba:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    80be:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
    80c2:	d1c0      	bne.n	8046 <__aeabi_ddiv+0x82>
    80c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    80c8:	d10b      	bne.n	80e2 <__aeabi_ddiv+0x11e>
    80ca:	ea41 0100 	orr.w	r1, r1, r0
    80ce:	f04f 0000 	mov.w	r0, #0
    80d2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
    80d6:	e7b6      	b.n	8046 <__aeabi_ddiv+0x82>
    80d8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    80dc:	bf04      	itt	eq
    80de:	4301      	orreq	r1, r0
    80e0:	2000      	moveq	r0, #0
    80e2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    80e6:	bf88      	it	hi
    80e8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    80ec:	f63f aeaf 	bhi.w	7e4e <__aeabi_dmul+0xde>
    80f0:	ebb5 0c03 	subs.w	ip, r5, r3
    80f4:	bf04      	itt	eq
    80f6:	ebb6 0c02 	subseq.w	ip, r6, r2
    80fa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    80fe:	f150 0000 	adcs.w	r0, r0, #0
    8102:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    8106:	bd70      	pop	{r4, r5, r6, pc}
    8108:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
    810c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
    8110:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
    8114:	bfc2      	ittt	gt
    8116:	ebd4 050c 	rsbsgt	r5, r4, ip
    811a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    811e:	bd70      	popgt	{r4, r5, r6, pc}
    8120:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    8124:	f04f 0e00 	mov.w	lr, #0
    8128:	3c01      	subs	r4, #1
    812a:	e690      	b.n	7e4e <__aeabi_dmul+0xde>
    812c:	ea45 0e06 	orr.w	lr, r5, r6
    8130:	e68d      	b.n	7e4e <__aeabi_dmul+0xde>
    8132:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    8136:	ea94 0f0c 	teq	r4, ip
    813a:	bf08      	it	eq
    813c:	ea95 0f0c 	teqeq	r5, ip
    8140:	f43f af3b 	beq.w	7fba <__aeabi_dmul+0x24a>
    8144:	ea94 0f0c 	teq	r4, ip
    8148:	d10a      	bne.n	8160 <__aeabi_ddiv+0x19c>
    814a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    814e:	f47f af34 	bne.w	7fba <__aeabi_dmul+0x24a>
    8152:	ea95 0f0c 	teq	r5, ip
    8156:	f47f af25 	bne.w	7fa4 <__aeabi_dmul+0x234>
    815a:	4610      	mov	r0, r2
    815c:	4619      	mov	r1, r3
    815e:	e72c      	b.n	7fba <__aeabi_dmul+0x24a>
    8160:	ea95 0f0c 	teq	r5, ip
    8164:	d106      	bne.n	8174 <__aeabi_ddiv+0x1b0>
    8166:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    816a:	f43f aefd 	beq.w	7f68 <__aeabi_dmul+0x1f8>
    816e:	4610      	mov	r0, r2
    8170:	4619      	mov	r1, r3
    8172:	e722      	b.n	7fba <__aeabi_dmul+0x24a>
    8174:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    8178:	bf18      	it	ne
    817a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    817e:	f47f aec5 	bne.w	7f0c <__aeabi_dmul+0x19c>
    8182:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
    8186:	f47f af0d 	bne.w	7fa4 <__aeabi_dmul+0x234>
    818a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
    818e:	f47f aeeb 	bne.w	7f68 <__aeabi_dmul+0x1f8>
    8192:	e712      	b.n	7fba <__aeabi_dmul+0x24a>

00008194 <__aeabi_d2iz>:
    8194:	ea4f 0241 	mov.w	r2, r1, lsl #1
    8198:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    819c:	d215      	bcs.n	81ca <__aeabi_d2iz+0x36>
    819e:	d511      	bpl.n	81c4 <__aeabi_d2iz+0x30>
    81a0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    81a4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    81a8:	d912      	bls.n	81d0 <__aeabi_d2iz+0x3c>
    81aa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    81ae:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    81b2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    81b6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    81ba:	fa23 f002 	lsr.w	r0, r3, r2
    81be:	bf18      	it	ne
    81c0:	4240      	negne	r0, r0
    81c2:	4770      	bx	lr
    81c4:	f04f 0000 	mov.w	r0, #0
    81c8:	4770      	bx	lr
    81ca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    81ce:	d105      	bne.n	81dc <__aeabi_d2iz+0x48>
    81d0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
    81d4:	bf08      	it	eq
    81d6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
    81da:	4770      	bx	lr
    81dc:	f04f 0000 	mov.w	r0, #0
    81e0:	4770      	bx	lr
    81e2:	bf00      	nop

000081e4 <bzero>:
    81e4:	460b      	mov	r3, r1
    81e6:	b129      	cbz	r1, 81f4 <bzero+0x10>
    81e8:	2200      	movs	r2, #0
    81ea:	4611      	mov	r1, r2
    81ec:	5481      	strb	r1, [r0, r2]
    81ee:	3201      	adds	r2, #1
    81f0:	429a      	cmp	r2, r3
    81f2:	d1fb      	bne.n	81ec <bzero+0x8>
    81f4:	4770      	bx	lr
    81f6:	bf00      	nop

000081f8 <__errno>:
    81f8:	f240 036c 	movw	r3, #108	; 0x6c
    81fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8200:	6818      	ldr	r0, [r3, #0]
    8202:	4770      	bx	lr

00008204 <__libc_init_array>:
    8204:	b570      	push	{r4, r5, r6, lr}
    8206:	f243 26b4 	movw	r6, #12980	; 0x32b4
    820a:	f243 25b4 	movw	r5, #12980	; 0x32b4
    820e:	f2c0 0601 	movt	r6, #1
    8212:	f2c0 0501 	movt	r5, #1
    8216:	1b76      	subs	r6, r6, r5
    8218:	10b6      	asrs	r6, r6, #2
    821a:	d006      	beq.n	822a <__libc_init_array+0x26>
    821c:	2400      	movs	r4, #0
    821e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    8222:	3401      	adds	r4, #1
    8224:	4798      	blx	r3
    8226:	42a6      	cmp	r6, r4
    8228:	d8f9      	bhi.n	821e <__libc_init_array+0x1a>
    822a:	f243 25b4 	movw	r5, #12980	; 0x32b4
    822e:	f243 26b8 	movw	r6, #12984	; 0x32b8
    8232:	f2c0 0501 	movt	r5, #1
    8236:	f2c0 0601 	movt	r6, #1
    823a:	1b76      	subs	r6, r6, r5
    823c:	f00b f82e 	bl	1329c <_init>
    8240:	10b6      	asrs	r6, r6, #2
    8242:	d006      	beq.n	8252 <__libc_init_array+0x4e>
    8244:	2400      	movs	r4, #0
    8246:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    824a:	3401      	adds	r4, #1
    824c:	4798      	blx	r3
    824e:	42a6      	cmp	r6, r4
    8250:	d8f9      	bhi.n	8246 <__libc_init_array+0x42>
    8252:	bd70      	pop	{r4, r5, r6, pc}

00008254 <printf>:
    8254:	b40f      	push	{r0, r1, r2, r3}
    8256:	f240 036c 	movw	r3, #108	; 0x6c
    825a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    825e:	b510      	push	{r4, lr}
    8260:	681c      	ldr	r4, [r3, #0]
    8262:	b082      	sub	sp, #8
    8264:	b124      	cbz	r4, 8270 <printf+0x1c>
    8266:	69a3      	ldr	r3, [r4, #24]
    8268:	b913      	cbnz	r3, 8270 <printf+0x1c>
    826a:	4620      	mov	r0, r4
    826c:	f005 fbec 	bl	da48 <__sinit>
    8270:	4620      	mov	r0, r4
    8272:	ac05      	add	r4, sp, #20
    8274:	9a04      	ldr	r2, [sp, #16]
    8276:	4623      	mov	r3, r4
    8278:	6881      	ldr	r1, [r0, #8]
    827a:	9401      	str	r4, [sp, #4]
    827c:	f002 fd82 	bl	ad84 <_vfprintf_r>
    8280:	b002      	add	sp, #8
    8282:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    8286:	b004      	add	sp, #16
    8288:	4770      	bx	lr
    828a:	bf00      	nop

0000828c <_printf_r>:
    828c:	b40e      	push	{r1, r2, r3}
    828e:	b510      	push	{r4, lr}
    8290:	4604      	mov	r4, r0
    8292:	b083      	sub	sp, #12
    8294:	b118      	cbz	r0, 829e <_printf_r+0x12>
    8296:	6983      	ldr	r3, [r0, #24]
    8298:	b90b      	cbnz	r3, 829e <_printf_r+0x12>
    829a:	f005 fbd5 	bl	da48 <__sinit>
    829e:	4620      	mov	r0, r4
    82a0:	ac06      	add	r4, sp, #24
    82a2:	9a05      	ldr	r2, [sp, #20]
    82a4:	4623      	mov	r3, r4
    82a6:	6881      	ldr	r1, [r0, #8]
    82a8:	9401      	str	r4, [sp, #4]
    82aa:	f002 fd6b 	bl	ad84 <_vfprintf_r>
    82ae:	b003      	add	sp, #12
    82b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    82b4:	b003      	add	sp, #12
    82b6:	4770      	bx	lr

000082b8 <sprintf>:
    82b8:	b40e      	push	{r1, r2, r3}
    82ba:	f240 036c 	movw	r3, #108	; 0x6c
    82be:	b530      	push	{r4, r5, lr}
    82c0:	b09c      	sub	sp, #112	; 0x70
    82c2:	ac1f      	add	r4, sp, #124	; 0x7c
    82c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    82c8:	4605      	mov	r5, r0
    82ca:	a901      	add	r1, sp, #4
    82cc:	f854 2b04 	ldr.w	r2, [r4], #4
    82d0:	f04f 3cff 	mov.w	ip, #4294967295
    82d4:	6818      	ldr	r0, [r3, #0]
    82d6:	f44f 7302 	mov.w	r3, #520	; 0x208
    82da:	f8ad 3010 	strh.w	r3, [sp, #16]
    82de:	4623      	mov	r3, r4
    82e0:	9505      	str	r5, [sp, #20]
    82e2:	9501      	str	r5, [sp, #4]
    82e4:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
    82e8:	f8ad c012 	strh.w	ip, [sp, #18]
    82ec:	9506      	str	r5, [sp, #24]
    82ee:	9503      	str	r5, [sp, #12]
    82f0:	941b      	str	r4, [sp, #108]	; 0x6c
    82f2:	f000 f999 	bl	8628 <_svfprintf_r>
    82f6:	9b01      	ldr	r3, [sp, #4]
    82f8:	2200      	movs	r2, #0
    82fa:	701a      	strb	r2, [r3, #0]
    82fc:	b01c      	add	sp, #112	; 0x70
    82fe:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    8302:	b003      	add	sp, #12
    8304:	4770      	bx	lr
    8306:	bf00      	nop

00008308 <_sprintf_r>:
    8308:	b40c      	push	{r2, r3}
    830a:	460b      	mov	r3, r1
    830c:	b510      	push	{r4, lr}
    830e:	b09c      	sub	sp, #112	; 0x70
    8310:	ac1e      	add	r4, sp, #120	; 0x78
    8312:	a901      	add	r1, sp, #4
    8314:	9305      	str	r3, [sp, #20]
    8316:	f44f 7c02 	mov.w	ip, #520	; 0x208
    831a:	f854 2b04 	ldr.w	r2, [r4], #4
    831e:	9301      	str	r3, [sp, #4]
    8320:	f04f 33ff 	mov.w	r3, #4294967295
    8324:	f8ad 3012 	strh.w	r3, [sp, #18]
    8328:	4623      	mov	r3, r4
    832a:	941b      	str	r4, [sp, #108]	; 0x6c
    832c:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
    8330:	f8ad c010 	strh.w	ip, [sp, #16]
    8334:	9406      	str	r4, [sp, #24]
    8336:	9403      	str	r4, [sp, #12]
    8338:	f000 f976 	bl	8628 <_svfprintf_r>
    833c:	9b01      	ldr	r3, [sp, #4]
    833e:	2200      	movs	r2, #0
    8340:	701a      	strb	r2, [r3, #0]
    8342:	b01c      	add	sp, #112	; 0x70
    8344:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    8348:	b002      	add	sp, #8
    834a:	4770      	bx	lr

0000834c <eofread>:
    834c:	2000      	movs	r0, #0
    834e:	4770      	bx	lr

00008350 <_sscanf_r>:
    8350:	b40c      	push	{r2, r3}
    8352:	f44f 7301 	mov.w	r3, #516	; 0x204
    8356:	b5f0      	push	{r4, r5, r6, r7, lr}
    8358:	b09d      	sub	sp, #116	; 0x74
    835a:	ac22      	add	r4, sp, #136	; 0x88
    835c:	4605      	mov	r5, r0
    835e:	4608      	mov	r0, r1
    8360:	f8ad 3010 	strh.w	r3, [sp, #16]
    8364:	f854 7b04 	ldr.w	r7, [r4], #4
    8368:	9101      	str	r1, [sp, #4]
    836a:	9105      	str	r1, [sp, #20]
    836c:	f000 f84a 	bl	8404 <strlen>
    8370:	463a      	mov	r2, r7
    8372:	4623      	mov	r3, r4
    8374:	a901      	add	r1, sp, #4
    8376:	f04f 3cff 	mov.w	ip, #4294967295
    837a:	941b      	str	r4, [sp, #108]	; 0x6c
    837c:	f8ad c012 	strh.w	ip, [sp, #18]
    8380:	4606      	mov	r6, r0
    8382:	4628      	mov	r0, r5
    8384:	f248 354d 	movw	r5, #33613	; 0x834d
    8388:	9606      	str	r6, [sp, #24]
    838a:	f2c0 0500 	movt	r5, #0
    838e:	9602      	str	r6, [sp, #8]
    8390:	950a      	str	r5, [sp, #40]	; 0x28
    8392:	2500      	movs	r5, #0
    8394:	9513      	str	r5, [sp, #76]	; 0x4c
    8396:	950e      	str	r5, [sp, #56]	; 0x38
    8398:	f001 fbf2 	bl	9b80 <__ssvfscanf_r>
    839c:	b01d      	add	sp, #116	; 0x74
    839e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    83a2:	b002      	add	sp, #8
    83a4:	4770      	bx	lr
    83a6:	bf00      	nop

000083a8 <sscanf>:
    83a8:	b40e      	push	{r1, r2, r3}
    83aa:	f44f 7301 	mov.w	r3, #516	; 0x204
    83ae:	b570      	push	{r4, r5, r6, lr}
    83b0:	b09d      	sub	sp, #116	; 0x74
    83b2:	ac21      	add	r4, sp, #132	; 0x84
    83b4:	f8ad 3010 	strh.w	r3, [sp, #16]
    83b8:	f854 5b04 	ldr.w	r5, [r4], #4
    83bc:	9005      	str	r0, [sp, #20]
    83be:	9001      	str	r0, [sp, #4]
    83c0:	f000 f820 	bl	8404 <strlen>
    83c4:	f240 016c 	movw	r1, #108	; 0x6c
    83c8:	462a      	mov	r2, r5
    83ca:	f2c2 0100 	movt	r1, #8192	; 0x2000
    83ce:	4623      	mov	r3, r4
    83d0:	f248 354d 	movw	r5, #33613	; 0x834d
    83d4:	f04f 3cff 	mov.w	ip, #4294967295
    83d8:	f2c0 0500 	movt	r5, #0
    83dc:	f8ad c012 	strh.w	ip, [sp, #18]
    83e0:	950a      	str	r5, [sp, #40]	; 0x28
    83e2:	2500      	movs	r5, #0
    83e4:	941b      	str	r4, [sp, #108]	; 0x6c
    83e6:	9513      	str	r5, [sp, #76]	; 0x4c
    83e8:	950e      	str	r5, [sp, #56]	; 0x38
    83ea:	4606      	mov	r6, r0
    83ec:	6808      	ldr	r0, [r1, #0]
    83ee:	a901      	add	r1, sp, #4
    83f0:	9606      	str	r6, [sp, #24]
    83f2:	9602      	str	r6, [sp, #8]
    83f4:	f001 fbc4 	bl	9b80 <__ssvfscanf_r>
    83f8:	b01d      	add	sp, #116	; 0x74
    83fa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    83fe:	b003      	add	sp, #12
    8400:	4770      	bx	lr
    8402:	bf00      	nop

00008404 <strlen>:
    8404:	f020 0103 	bic.w	r1, r0, #3
    8408:	f010 0003 	ands.w	r0, r0, #3
    840c:	f1c0 0000 	rsb	r0, r0, #0
    8410:	f851 3b04 	ldr.w	r3, [r1], #4
    8414:	f100 0c04 	add.w	ip, r0, #4
    8418:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
    841c:	f06f 0200 	mvn.w	r2, #0
    8420:	bf1c      	itt	ne
    8422:	fa22 f20c 	lsrne.w	r2, r2, ip
    8426:	4313      	orrne	r3, r2
    8428:	f04f 0c01 	mov.w	ip, #1
    842c:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
    8430:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
    8434:	eba3 020c 	sub.w	r2, r3, ip
    8438:	ea22 0203 	bic.w	r2, r2, r3
    843c:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
    8440:	bf04      	itt	eq
    8442:	f851 3b04 	ldreq.w	r3, [r1], #4
    8446:	3004      	addeq	r0, #4
    8448:	d0f4      	beq.n	8434 <strlen+0x30>
    844a:	f013 0fff 	tst.w	r3, #255	; 0xff
    844e:	bf1f      	itttt	ne
    8450:	3001      	addne	r0, #1
    8452:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
    8456:	3001      	addne	r0, #1
    8458:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
    845c:	bf18      	it	ne
    845e:	3001      	addne	r0, #1
    8460:	4770      	bx	lr
    8462:	bf00      	nop

00008464 <strncmp>:
    8464:	b430      	push	{r4, r5}
    8466:	4613      	mov	r3, r2
    8468:	2a00      	cmp	r2, #0
    846a:	d043      	beq.n	84f4 <strncmp+0x90>
    846c:	ea41 0200 	orr.w	r2, r1, r0
    8470:	f012 0f03 	tst.w	r2, #3
    8474:	d125      	bne.n	84c2 <strncmp+0x5e>
    8476:	2b03      	cmp	r3, #3
    8478:	4604      	mov	r4, r0
    847a:	460d      	mov	r5, r1
    847c:	d93d      	bls.n	84fa <strncmp+0x96>
    847e:	6802      	ldr	r2, [r0, #0]
    8480:	6809      	ldr	r1, [r1, #0]
    8482:	428a      	cmp	r2, r1
    8484:	d139      	bne.n	84fa <strncmp+0x96>
    8486:	3b04      	subs	r3, #4
    8488:	d034      	beq.n	84f4 <strncmp+0x90>
    848a:	f1a2 3101 	sub.w	r1, r2, #16843009	; 0x1010101
    848e:	ea21 0202 	bic.w	r2, r1, r2
    8492:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
    8496:	d00d      	beq.n	84b4 <strncmp+0x50>
    8498:	e02c      	b.n	84f4 <strncmp+0x90>
    849a:	6822      	ldr	r2, [r4, #0]
    849c:	6829      	ldr	r1, [r5, #0]
    849e:	f1a2 3001 	sub.w	r0, r2, #16843009	; 0x1010101
    84a2:	428a      	cmp	r2, r1
    84a4:	ea20 0002 	bic.w	r0, r0, r2
    84a8:	d127      	bne.n	84fa <strncmp+0x96>
    84aa:	3b04      	subs	r3, #4
    84ac:	d022      	beq.n	84f4 <strncmp+0x90>
    84ae:	f010 3f80 	tst.w	r0, #2155905152	; 0x80808080
    84b2:	d11f      	bne.n	84f4 <strncmp+0x90>
    84b4:	3404      	adds	r4, #4
    84b6:	3504      	adds	r5, #4
    84b8:	2b03      	cmp	r3, #3
    84ba:	d8ee      	bhi.n	849a <strncmp+0x36>
    84bc:	4620      	mov	r0, r4
    84be:	4629      	mov	r1, r5
    84c0:	b1f3      	cbz	r3, 8500 <strncmp+0x9c>
    84c2:	7804      	ldrb	r4, [r0, #0]
    84c4:	3b01      	subs	r3, #1
    84c6:	f891 c000 	ldrb.w	ip, [r1]
    84ca:	4564      	cmp	r4, ip
    84cc:	d10f      	bne.n	84ee <strncmp+0x8a>
    84ce:	b18b      	cbz	r3, 84f4 <strncmp+0x90>
    84d0:	b184      	cbz	r4, 84f4 <strncmp+0x90>
    84d2:	3b01      	subs	r3, #1
    84d4:	2200      	movs	r2, #0
    84d6:	e002      	b.n	84de <strncmp+0x7a>
    84d8:	b163      	cbz	r3, 84f4 <strncmp+0x90>
    84da:	b15c      	cbz	r4, 84f4 <strncmp+0x90>
    84dc:	3b01      	subs	r3, #1
    84de:	1884      	adds	r4, r0, r2
    84e0:	188d      	adds	r5, r1, r2
    84e2:	3201      	adds	r2, #1
    84e4:	7864      	ldrb	r4, [r4, #1]
    84e6:	f895 c001 	ldrb.w	ip, [r5, #1]
    84ea:	4564      	cmp	r4, ip
    84ec:	d0f4      	beq.n	84d8 <strncmp+0x74>
    84ee:	ebcc 0004 	rsb	r0, ip, r4
    84f2:	e000      	b.n	84f6 <strncmp+0x92>
    84f4:	2000      	movs	r0, #0
    84f6:	bc30      	pop	{r4, r5}
    84f8:	4770      	bx	lr
    84fa:	4620      	mov	r0, r4
    84fc:	4629      	mov	r1, r5
    84fe:	e7e0      	b.n	84c2 <strncmp+0x5e>
    8500:	7824      	ldrb	r4, [r4, #0]
    8502:	f895 c000 	ldrb.w	ip, [r5]
    8506:	ebcc 0004 	rsb	r0, ip, r4
    850a:	e7f4      	b.n	84f6 <strncmp+0x92>

0000850c <__sprint_r>:
    850c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8510:	b085      	sub	sp, #20
    8512:	4692      	mov	sl, r2
    8514:	460c      	mov	r4, r1
    8516:	9003      	str	r0, [sp, #12]
    8518:	6890      	ldr	r0, [r2, #8]
    851a:	6817      	ldr	r7, [r2, #0]
    851c:	2800      	cmp	r0, #0
    851e:	f000 8081 	beq.w	8624 <__sprint_r+0x118>
    8522:	f04f 0900 	mov.w	r9, #0
    8526:	680b      	ldr	r3, [r1, #0]
    8528:	464d      	mov	r5, r9
    852a:	2d00      	cmp	r5, #0
    852c:	d054      	beq.n	85d8 <__sprint_r+0xcc>
    852e:	68a6      	ldr	r6, [r4, #8]
    8530:	42b5      	cmp	r5, r6
    8532:	46b0      	mov	r8, r6
    8534:	bf3e      	ittt	cc
    8536:	4618      	movcc	r0, r3
    8538:	462e      	movcc	r6, r5
    853a:	46a8      	movcc	r8, r5
    853c:	d33c      	bcc.n	85b8 <__sprint_r+0xac>
    853e:	89a0      	ldrh	r0, [r4, #12]
    8540:	f410 6f90 	tst.w	r0, #1152	; 0x480
    8544:	bf08      	it	eq
    8546:	4618      	moveq	r0, r3
    8548:	d036      	beq.n	85b8 <__sprint_r+0xac>
    854a:	6962      	ldr	r2, [r4, #20]
    854c:	6921      	ldr	r1, [r4, #16]
    854e:	eb02 0b42 	add.w	fp, r2, r2, lsl #1
    8552:	1a5b      	subs	r3, r3, r1
    8554:	f103 0c01 	add.w	ip, r3, #1
    8558:	eb0b 7bdb 	add.w	fp, fp, fp, lsr #31
    855c:	44ac      	add	ip, r5
    855e:	ea4f 0b6b 	mov.w	fp, fp, asr #1
    8562:	45e3      	cmp	fp, ip
    8564:	465a      	mov	r2, fp
    8566:	bf3c      	itt	cc
    8568:	46e3      	movcc	fp, ip
    856a:	465a      	movcc	r2, fp
    856c:	f410 6f80 	tst.w	r0, #1024	; 0x400
    8570:	d037      	beq.n	85e2 <__sprint_r+0xd6>
    8572:	4611      	mov	r1, r2
    8574:	9803      	ldr	r0, [sp, #12]
    8576:	9301      	str	r3, [sp, #4]
    8578:	f005 fe7a 	bl	e270 <_malloc_r>
    857c:	9b01      	ldr	r3, [sp, #4]
    857e:	2800      	cmp	r0, #0
    8580:	d03b      	beq.n	85fa <__sprint_r+0xee>
    8582:	461a      	mov	r2, r3
    8584:	6921      	ldr	r1, [r4, #16]
    8586:	9301      	str	r3, [sp, #4]
    8588:	9002      	str	r0, [sp, #8]
    858a:	f006 f9c7 	bl	e91c <memcpy>
    858e:	89a2      	ldrh	r2, [r4, #12]
    8590:	9b01      	ldr	r3, [sp, #4]
    8592:	f8dd c008 	ldr.w	ip, [sp, #8]
    8596:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
    859a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    859e:	81a2      	strh	r2, [r4, #12]
    85a0:	462e      	mov	r6, r5
    85a2:	46a8      	mov	r8, r5
    85a4:	ebc3 020b 	rsb	r2, r3, fp
    85a8:	eb0c 0003 	add.w	r0, ip, r3
    85ac:	60a2      	str	r2, [r4, #8]
    85ae:	f8c4 c010 	str.w	ip, [r4, #16]
    85b2:	6020      	str	r0, [r4, #0]
    85b4:	f8c4 b014 	str.w	fp, [r4, #20]
    85b8:	4642      	mov	r2, r8
    85ba:	4649      	mov	r1, r9
    85bc:	f006 fa76 	bl	eaac <memmove>
    85c0:	68a2      	ldr	r2, [r4, #8]
    85c2:	6823      	ldr	r3, [r4, #0]
    85c4:	1b96      	subs	r6, r2, r6
    85c6:	60a6      	str	r6, [r4, #8]
    85c8:	f8da 2008 	ldr.w	r2, [sl, #8]
    85cc:	4443      	add	r3, r8
    85ce:	6023      	str	r3, [r4, #0]
    85d0:	1b55      	subs	r5, r2, r5
    85d2:	f8ca 5008 	str.w	r5, [sl, #8]
    85d6:	b1fd      	cbz	r5, 8618 <__sprint_r+0x10c>
    85d8:	f8d7 9000 	ldr.w	r9, [r7]
    85dc:	687d      	ldr	r5, [r7, #4]
    85de:	3708      	adds	r7, #8
    85e0:	e7a3      	b.n	852a <__sprint_r+0x1e>
    85e2:	9803      	ldr	r0, [sp, #12]
    85e4:	9301      	str	r3, [sp, #4]
    85e6:	f006 ffd7 	bl	f598 <_realloc_r>
    85ea:	9b01      	ldr	r3, [sp, #4]
    85ec:	4684      	mov	ip, r0
    85ee:	2800      	cmp	r0, #0
    85f0:	d1d6      	bne.n	85a0 <__sprint_r+0x94>
    85f2:	9803      	ldr	r0, [sp, #12]
    85f4:	6921      	ldr	r1, [r4, #16]
    85f6:	f005 faab 	bl	db50 <_free_r>
    85fa:	9a03      	ldr	r2, [sp, #12]
    85fc:	230c      	movs	r3, #12
    85fe:	f04f 30ff 	mov.w	r0, #4294967295
    8602:	6013      	str	r3, [r2, #0]
    8604:	2300      	movs	r3, #0
    8606:	89a2      	ldrh	r2, [r4, #12]
    8608:	f8ca 3004 	str.w	r3, [sl, #4]
    860c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    8610:	f8ca 3008 	str.w	r3, [sl, #8]
    8614:	81a2      	strh	r2, [r4, #12]
    8616:	e002      	b.n	861e <__sprint_r+0x112>
    8618:	4628      	mov	r0, r5
    861a:	f8ca 5004 	str.w	r5, [sl, #4]
    861e:	b005      	add	sp, #20
    8620:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8624:	6050      	str	r0, [r2, #4]
    8626:	e7fa      	b.n	861e <__sprint_r+0x112>

00008628 <_svfprintf_r>:
    8628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    862c:	b0c5      	sub	sp, #276	; 0x114
    862e:	460e      	mov	r6, r1
    8630:	469a      	mov	sl, r3
    8632:	4615      	mov	r5, r2
    8634:	9009      	str	r0, [sp, #36]	; 0x24
    8636:	f005 fd69 	bl	e10c <_localeconv_r>
    863a:	89b3      	ldrh	r3, [r6, #12]
    863c:	f013 0f80 	tst.w	r3, #128	; 0x80
    8640:	6800      	ldr	r0, [r0, #0]
    8642:	901b      	str	r0, [sp, #108]	; 0x6c
    8644:	d003      	beq.n	864e <_svfprintf_r+0x26>
    8646:	6933      	ldr	r3, [r6, #16]
    8648:	2b00      	cmp	r3, #0
    864a:	f001 808c 	beq.w	9766 <_svfprintf_r+0x113e>
    864e:	f10d 0974 	add.w	r9, sp, #116	; 0x74
    8652:	46b3      	mov	fp, r6
    8654:	464c      	mov	r4, r9
    8656:	2200      	movs	r2, #0
    8658:	9210      	str	r2, [sp, #64]	; 0x40
    865a:	2300      	movs	r3, #0
    865c:	9218      	str	r2, [sp, #96]	; 0x60
    865e:	9217      	str	r2, [sp, #92]	; 0x5c
    8660:	921a      	str	r2, [sp, #104]	; 0x68
    8662:	920d      	str	r2, [sp, #52]	; 0x34
    8664:	aa2d      	add	r2, sp, #180	; 0xb4
    8666:	9319      	str	r3, [sp, #100]	; 0x64
    8668:	3228      	adds	r2, #40	; 0x28
    866a:	f10d 03f7 	add.w	r3, sp, #247	; 0xf7
    866e:	9216      	str	r2, [sp, #88]	; 0x58
    8670:	9307      	str	r3, [sp, #28]
    8672:	2300      	movs	r3, #0
    8674:	f8cd 90dc 	str.w	r9, [sp, #220]	; 0xdc
    8678:	9338      	str	r3, [sp, #224]	; 0xe0
    867a:	9339      	str	r3, [sp, #228]	; 0xe4
    867c:	782b      	ldrb	r3, [r5, #0]
    867e:	f1b3 0225 	subs.w	r2, r3, #37	; 0x25
    8682:	bf18      	it	ne
    8684:	2201      	movne	r2, #1
    8686:	2b00      	cmp	r3, #0
    8688:	bf0c      	ite	eq
    868a:	2200      	moveq	r2, #0
    868c:	f002 0201 	andne.w	r2, r2, #1
    8690:	b302      	cbz	r2, 86d4 <_svfprintf_r+0xac>
    8692:	462e      	mov	r6, r5
    8694:	f816 3f01 	ldrb.w	r3, [r6, #1]!
    8698:	1e1a      	subs	r2, r3, #0
    869a:	bf18      	it	ne
    869c:	2201      	movne	r2, #1
    869e:	2b25      	cmp	r3, #37	; 0x25
    86a0:	bf0c      	ite	eq
    86a2:	2200      	moveq	r2, #0
    86a4:	f002 0201 	andne.w	r2, r2, #1
    86a8:	2a00      	cmp	r2, #0
    86aa:	d1f3      	bne.n	8694 <_svfprintf_r+0x6c>
    86ac:	1b77      	subs	r7, r6, r5
    86ae:	bf08      	it	eq
    86b0:	4635      	moveq	r5, r6
    86b2:	d00f      	beq.n	86d4 <_svfprintf_r+0xac>
    86b4:	6067      	str	r7, [r4, #4]
    86b6:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    86b8:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    86ba:	3301      	adds	r3, #1
    86bc:	6025      	str	r5, [r4, #0]
    86be:	19d2      	adds	r2, r2, r7
    86c0:	2b07      	cmp	r3, #7
    86c2:	9239      	str	r2, [sp, #228]	; 0xe4
    86c4:	9338      	str	r3, [sp, #224]	; 0xe0
    86c6:	dc79      	bgt.n	87bc <_svfprintf_r+0x194>
    86c8:	3408      	adds	r4, #8
    86ca:	980d      	ldr	r0, [sp, #52]	; 0x34
    86cc:	4635      	mov	r5, r6
    86ce:	19c0      	adds	r0, r0, r7
    86d0:	900d      	str	r0, [sp, #52]	; 0x34
    86d2:	7833      	ldrb	r3, [r6, #0]
    86d4:	2b00      	cmp	r3, #0
    86d6:	f000 8737 	beq.w	9548 <_svfprintf_r+0xf20>
    86da:	2100      	movs	r1, #0
    86dc:	f04f 0200 	mov.w	r2, #0
    86e0:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
    86e4:	1c6b      	adds	r3, r5, #1
    86e6:	910c      	str	r1, [sp, #48]	; 0x30
    86e8:	f04f 38ff 	mov.w	r8, #4294967295
    86ec:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
    86f0:	468a      	mov	sl, r1
    86f2:	786a      	ldrb	r2, [r5, #1]
    86f4:	202b      	movs	r0, #43	; 0x2b
    86f6:	f04f 0c20 	mov.w	ip, #32
    86fa:	1c5d      	adds	r5, r3, #1
    86fc:	f1a2 0320 	sub.w	r3, r2, #32
    8700:	2b58      	cmp	r3, #88	; 0x58
    8702:	f200 8219 	bhi.w	8b38 <_svfprintf_r+0x510>
    8706:	e8df f013 	tbh	[pc, r3, lsl #1]
    870a:	0229      	.short	0x0229
    870c:	02170217 	.word	0x02170217
    8710:	02170235 	.word	0x02170235
    8714:	02170217 	.word	0x02170217
    8718:	02170217 	.word	0x02170217
    871c:	023c0217 	.word	0x023c0217
    8720:	02170248 	.word	0x02170248
    8724:	02cf02c8 	.word	0x02cf02c8
    8728:	02ef0217 	.word	0x02ef0217
    872c:	02f602f6 	.word	0x02f602f6
    8730:	02f602f6 	.word	0x02f602f6
    8734:	02f602f6 	.word	0x02f602f6
    8738:	02f602f6 	.word	0x02f602f6
    873c:	021702f6 	.word	0x021702f6
    8740:	02170217 	.word	0x02170217
    8744:	02170217 	.word	0x02170217
    8748:	02170217 	.word	0x02170217
    874c:	02170217 	.word	0x02170217
    8750:	024f0217 	.word	0x024f0217
    8754:	02170288 	.word	0x02170288
    8758:	02170288 	.word	0x02170288
    875c:	02170217 	.word	0x02170217
    8760:	02c10217 	.word	0x02c10217
    8764:	02170217 	.word	0x02170217
    8768:	021703ee 	.word	0x021703ee
    876c:	02170217 	.word	0x02170217
    8770:	02170217 	.word	0x02170217
    8774:	02170393 	.word	0x02170393
    8778:	03ad0217 	.word	0x03ad0217
    877c:	02170217 	.word	0x02170217
    8780:	02170217 	.word	0x02170217
    8784:	02170217 	.word	0x02170217
    8788:	02170217 	.word	0x02170217
    878c:	02170217 	.word	0x02170217
    8790:	03d803c7 	.word	0x03d803c7
    8794:	02880288 	.word	0x02880288
    8798:	030b0288 	.word	0x030b0288
    879c:	021703d8 	.word	0x021703d8
    87a0:	030f0217 	.word	0x030f0217
    87a4:	03190217 	.word	0x03190217
    87a8:	033e0329 	.word	0x033e0329
    87ac:	0217038c 	.word	0x0217038c
    87b0:	02170359 	.word	0x02170359
    87b4:	02170384 	.word	0x02170384
    87b8:	00ea0217 	.word	0x00ea0217
    87bc:	9809      	ldr	r0, [sp, #36]	; 0x24
    87be:	4659      	mov	r1, fp
    87c0:	aa37      	add	r2, sp, #220	; 0xdc
    87c2:	f7ff fea3 	bl	850c <__sprint_r>
    87c6:	2800      	cmp	r0, #0
    87c8:	d17c      	bne.n	88c4 <_svfprintf_r+0x29c>
    87ca:	464c      	mov	r4, r9
    87cc:	e77d      	b.n	86ca <_svfprintf_r+0xa2>
    87ce:	9918      	ldr	r1, [sp, #96]	; 0x60
    87d0:	2901      	cmp	r1, #1
    87d2:	f340 8452 	ble.w	907a <_svfprintf_r+0xa52>
    87d6:	9a11      	ldr	r2, [sp, #68]	; 0x44
    87d8:	2301      	movs	r3, #1
    87da:	6063      	str	r3, [r4, #4]
    87dc:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    87de:	6022      	str	r2, [r4, #0]
    87e0:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    87e2:	3301      	adds	r3, #1
    87e4:	9338      	str	r3, [sp, #224]	; 0xe0
    87e6:	3201      	adds	r2, #1
    87e8:	2b07      	cmp	r3, #7
    87ea:	9239      	str	r2, [sp, #228]	; 0xe4
    87ec:	f300 8596 	bgt.w	931c <_svfprintf_r+0xcf4>
    87f0:	3408      	adds	r4, #8
    87f2:	2301      	movs	r3, #1
    87f4:	6063      	str	r3, [r4, #4]
    87f6:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    87f8:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    87fa:	3301      	adds	r3, #1
    87fc:	981b      	ldr	r0, [sp, #108]	; 0x6c
    87fe:	3201      	adds	r2, #1
    8800:	2b07      	cmp	r3, #7
    8802:	9239      	str	r2, [sp, #228]	; 0xe4
    8804:	6020      	str	r0, [r4, #0]
    8806:	9338      	str	r3, [sp, #224]	; 0xe0
    8808:	f300 857d 	bgt.w	9306 <_svfprintf_r+0xcde>
    880c:	3408      	adds	r4, #8
    880e:	9810      	ldr	r0, [sp, #64]	; 0x40
    8810:	2200      	movs	r2, #0
    8812:	2300      	movs	r3, #0
    8814:	9919      	ldr	r1, [sp, #100]	; 0x64
    8816:	f009 fc5b 	bl	120d0 <__aeabi_dcmpeq>
    881a:	2800      	cmp	r0, #0
    881c:	f040 8503 	bne.w	9226 <_svfprintf_r+0xbfe>
    8820:	9918      	ldr	r1, [sp, #96]	; 0x60
    8822:	9b11      	ldr	r3, [sp, #68]	; 0x44
    8824:	1e4a      	subs	r2, r1, #1
    8826:	6062      	str	r2, [r4, #4]
    8828:	1c59      	adds	r1, r3, #1
    882a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    882c:	6021      	str	r1, [r4, #0]
    882e:	9939      	ldr	r1, [sp, #228]	; 0xe4
    8830:	3301      	adds	r3, #1
    8832:	9338      	str	r3, [sp, #224]	; 0xe0
    8834:	188a      	adds	r2, r1, r2
    8836:	2b07      	cmp	r3, #7
    8838:	9239      	str	r2, [sp, #228]	; 0xe4
    883a:	f300 842f 	bgt.w	909c <_svfprintf_r+0xa74>
    883e:	3408      	adds	r4, #8
    8840:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    8842:	981a      	ldr	r0, [sp, #104]	; 0x68
    8844:	6062      	str	r2, [r4, #4]
    8846:	aa3e      	add	r2, sp, #248	; 0xf8
    8848:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    884a:	6022      	str	r2, [r4, #0]
    884c:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    884e:	3301      	adds	r3, #1
    8850:	9338      	str	r3, [sp, #224]	; 0xe0
    8852:	1812      	adds	r2, r2, r0
    8854:	2b07      	cmp	r3, #7
    8856:	9239      	str	r2, [sp, #228]	; 0xe4
    8858:	f300 814f 	bgt.w	8afa <_svfprintf_r+0x4d2>
    885c:	f104 0308 	add.w	r3, r4, #8
    8860:	f01a 0f04 	tst.w	sl, #4
    8864:	f000 8156 	beq.w	8b14 <_svfprintf_r+0x4ec>
    8868:	990c      	ldr	r1, [sp, #48]	; 0x30
    886a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    886c:	1a8e      	subs	r6, r1, r2
    886e:	2e00      	cmp	r6, #0
    8870:	f340 8150 	ble.w	8b14 <_svfprintf_r+0x4ec>
    8874:	2e10      	cmp	r6, #16
    8876:	f642 67b8 	movw	r7, #11960	; 0x2eb8
    887a:	bfd8      	it	le
    887c:	f2c0 0701 	movtle	r7, #1
    8880:	f340 83de 	ble.w	9040 <_svfprintf_r+0xa18>
    8884:	2410      	movs	r4, #16
    8886:	f2c0 0701 	movt	r7, #1
    888a:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    888e:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
    8892:	e003      	b.n	889c <_svfprintf_r+0x274>
    8894:	3e10      	subs	r6, #16
    8896:	2e10      	cmp	r6, #16
    8898:	f340 83d2 	ble.w	9040 <_svfprintf_r+0xa18>
    889c:	605c      	str	r4, [r3, #4]
    889e:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    88a0:	9939      	ldr	r1, [sp, #228]	; 0xe4
    88a2:	3201      	adds	r2, #1
    88a4:	601f      	str	r7, [r3, #0]
    88a6:	3110      	adds	r1, #16
    88a8:	2a07      	cmp	r2, #7
    88aa:	9139      	str	r1, [sp, #228]	; 0xe4
    88ac:	f103 0308 	add.w	r3, r3, #8
    88b0:	9238      	str	r2, [sp, #224]	; 0xe0
    88b2:	ddef      	ble.n	8894 <_svfprintf_r+0x26c>
    88b4:	4650      	mov	r0, sl
    88b6:	4659      	mov	r1, fp
    88b8:	4642      	mov	r2, r8
    88ba:	f7ff fe27 	bl	850c <__sprint_r>
    88be:	464b      	mov	r3, r9
    88c0:	2800      	cmp	r0, #0
    88c2:	d0e7      	beq.n	8894 <_svfprintf_r+0x26c>
    88c4:	465e      	mov	r6, fp
    88c6:	89b3      	ldrh	r3, [r6, #12]
    88c8:	980d      	ldr	r0, [sp, #52]	; 0x34
    88ca:	f013 0f40 	tst.w	r3, #64	; 0x40
    88ce:	bf18      	it	ne
    88d0:	f04f 30ff 	movne.w	r0, #4294967295
    88d4:	900d      	str	r0, [sp, #52]	; 0x34
    88d6:	980d      	ldr	r0, [sp, #52]	; 0x34
    88d8:	b045      	add	sp, #276	; 0x114
    88da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    88de:	f01a 0f20 	tst.w	sl, #32
    88e2:	f642 60fc 	movw	r0, #12028	; 0x2efc
    88e6:	f2c0 0001 	movt	r0, #1
    88ea:	9214      	str	r2, [sp, #80]	; 0x50
    88ec:	9017      	str	r0, [sp, #92]	; 0x5c
    88ee:	f000 82c3 	beq.w	8e78 <_svfprintf_r+0x850>
    88f2:	990a      	ldr	r1, [sp, #40]	; 0x28
    88f4:	1dcb      	adds	r3, r1, #7
    88f6:	f023 0307 	bic.w	r3, r3, #7
    88fa:	f103 0208 	add.w	r2, r3, #8
    88fe:	920a      	str	r2, [sp, #40]	; 0x28
    8900:	e9d3 6700 	ldrd	r6, r7, [r3]
    8904:	ea56 0107 	orrs.w	r1, r6, r7
    8908:	bf0c      	ite	eq
    890a:	2200      	moveq	r2, #0
    890c:	2201      	movne	r2, #1
    890e:	ea1a 0f02 	tst.w	sl, r2
    8912:	f040 84bc 	bne.w	928e <_svfprintf_r+0xc66>
    8916:	2302      	movs	r3, #2
    8918:	f04f 0100 	mov.w	r1, #0
    891c:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
    8920:	f1b8 0f00 	cmp.w	r8, #0
    8924:	bfa8      	it	ge
    8926:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
    892a:	f1b8 0f00 	cmp.w	r8, #0
    892e:	bf18      	it	ne
    8930:	f042 0201 	orrne.w	r2, r2, #1
    8934:	2a00      	cmp	r2, #0
    8936:	f000 8160 	beq.w	8bfa <_svfprintf_r+0x5d2>
    893a:	2b01      	cmp	r3, #1
    893c:	f000 8434 	beq.w	91a8 <_svfprintf_r+0xb80>
    8940:	2b02      	cmp	r3, #2
    8942:	f000 8417 	beq.w	9174 <_svfprintf_r+0xb4c>
    8946:	9916      	ldr	r1, [sp, #88]	; 0x58
    8948:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    894c:	9111      	str	r1, [sp, #68]	; 0x44
    894e:	ea4f 08d6 	mov.w	r8, r6, lsr #3
    8952:	ea4f 0cd7 	mov.w	ip, r7, lsr #3
    8956:	ea48 7847 	orr.w	r8, r8, r7, lsl #29
    895a:	f006 0007 	and.w	r0, r6, #7
    895e:	4667      	mov	r7, ip
    8960:	4646      	mov	r6, r8
    8962:	3030      	adds	r0, #48	; 0x30
    8964:	ea56 0207 	orrs.w	r2, r6, r7
    8968:	f801 0d01 	strb.w	r0, [r1, #-1]!
    896c:	d1ef      	bne.n	894e <_svfprintf_r+0x326>
    896e:	f01a 0f01 	tst.w	sl, #1
    8972:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
    8976:	9111      	str	r1, [sp, #68]	; 0x44
    8978:	f040 84db 	bne.w	9332 <_svfprintf_r+0xd0a>
    897c:	9b16      	ldr	r3, [sp, #88]	; 0x58
    897e:	1a5b      	subs	r3, r3, r1
    8980:	930e      	str	r3, [sp, #56]	; 0x38
    8982:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    8984:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
    8988:	4543      	cmp	r3, r8
    898a:	bfb8      	it	lt
    898c:	4643      	movlt	r3, r8
    898e:	930b      	str	r3, [sp, #44]	; 0x2c
    8990:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    8994:	b113      	cbz	r3, 899c <_svfprintf_r+0x374>
    8996:	990b      	ldr	r1, [sp, #44]	; 0x2c
    8998:	3101      	adds	r1, #1
    899a:	910b      	str	r1, [sp, #44]	; 0x2c
    899c:	f01a 0202 	ands.w	r2, sl, #2
    89a0:	9213      	str	r2, [sp, #76]	; 0x4c
    89a2:	d002      	beq.n	89aa <_svfprintf_r+0x382>
    89a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    89a6:	3302      	adds	r3, #2
    89a8:	930b      	str	r3, [sp, #44]	; 0x2c
    89aa:	f01a 0084 	ands.w	r0, sl, #132	; 0x84
    89ae:	9012      	str	r0, [sp, #72]	; 0x48
    89b0:	d138      	bne.n	8a24 <_svfprintf_r+0x3fc>
    89b2:	990c      	ldr	r1, [sp, #48]	; 0x30
    89b4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    89b6:	1a8e      	subs	r6, r1, r2
    89b8:	2e00      	cmp	r6, #0
    89ba:	dd33      	ble.n	8a24 <_svfprintf_r+0x3fc>
    89bc:	2e10      	cmp	r6, #16
    89be:	f642 67b8 	movw	r7, #11960	; 0x2eb8
    89c2:	bfd8      	it	le
    89c4:	f2c0 0701 	movtle	r7, #1
    89c8:	dd20      	ble.n	8a0c <_svfprintf_r+0x3e4>
    89ca:	f04f 0810 	mov.w	r8, #16
    89ce:	f2c0 0701 	movt	r7, #1
    89d2:	e002      	b.n	89da <_svfprintf_r+0x3b2>
    89d4:	3e10      	subs	r6, #16
    89d6:	2e10      	cmp	r6, #16
    89d8:	dd18      	ble.n	8a0c <_svfprintf_r+0x3e4>
    89da:	f8c4 8004 	str.w	r8, [r4, #4]
    89de:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    89e0:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    89e2:	3301      	adds	r3, #1
    89e4:	6027      	str	r7, [r4, #0]
    89e6:	3210      	adds	r2, #16
    89e8:	2b07      	cmp	r3, #7
    89ea:	9239      	str	r2, [sp, #228]	; 0xe4
    89ec:	f104 0408 	add.w	r4, r4, #8
    89f0:	9338      	str	r3, [sp, #224]	; 0xe0
    89f2:	ddef      	ble.n	89d4 <_svfprintf_r+0x3ac>
    89f4:	9809      	ldr	r0, [sp, #36]	; 0x24
    89f6:	4659      	mov	r1, fp
    89f8:	aa37      	add	r2, sp, #220	; 0xdc
    89fa:	464c      	mov	r4, r9
    89fc:	f7ff fd86 	bl	850c <__sprint_r>
    8a00:	2800      	cmp	r0, #0
    8a02:	f47f af5f 	bne.w	88c4 <_svfprintf_r+0x29c>
    8a06:	3e10      	subs	r6, #16
    8a08:	2e10      	cmp	r6, #16
    8a0a:	dce6      	bgt.n	89da <_svfprintf_r+0x3b2>
    8a0c:	6066      	str	r6, [r4, #4]
    8a0e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    8a10:	6027      	str	r7, [r4, #0]
    8a12:	1c5a      	adds	r2, r3, #1
    8a14:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    8a16:	9238      	str	r2, [sp, #224]	; 0xe0
    8a18:	199b      	adds	r3, r3, r6
    8a1a:	2a07      	cmp	r2, #7
    8a1c:	9339      	str	r3, [sp, #228]	; 0xe4
    8a1e:	f300 83f7 	bgt.w	9210 <_svfprintf_r+0xbe8>
    8a22:	3408      	adds	r4, #8
    8a24:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    8a28:	b173      	cbz	r3, 8a48 <_svfprintf_r+0x420>
    8a2a:	2301      	movs	r3, #1
    8a2c:	6063      	str	r3, [r4, #4]
    8a2e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    8a30:	aa43      	add	r2, sp, #268	; 0x10c
    8a32:	3203      	adds	r2, #3
    8a34:	6022      	str	r2, [r4, #0]
    8a36:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    8a38:	3301      	adds	r3, #1
    8a3a:	9338      	str	r3, [sp, #224]	; 0xe0
    8a3c:	3201      	adds	r2, #1
    8a3e:	2b07      	cmp	r3, #7
    8a40:	9239      	str	r2, [sp, #228]	; 0xe4
    8a42:	f300 8340 	bgt.w	90c6 <_svfprintf_r+0xa9e>
    8a46:	3408      	adds	r4, #8
    8a48:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    8a4a:	b16b      	cbz	r3, 8a68 <_svfprintf_r+0x440>
    8a4c:	2302      	movs	r3, #2
    8a4e:	6063      	str	r3, [r4, #4]
    8a50:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    8a52:	aa43      	add	r2, sp, #268	; 0x10c
    8a54:	6022      	str	r2, [r4, #0]
    8a56:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    8a58:	3301      	adds	r3, #1
    8a5a:	9338      	str	r3, [sp, #224]	; 0xe0
    8a5c:	3202      	adds	r2, #2
    8a5e:	2b07      	cmp	r3, #7
    8a60:	9239      	str	r2, [sp, #228]	; 0xe4
    8a62:	f300 833a 	bgt.w	90da <_svfprintf_r+0xab2>
    8a66:	3408      	adds	r4, #8
    8a68:	9812      	ldr	r0, [sp, #72]	; 0x48
    8a6a:	2880      	cmp	r0, #128	; 0x80
    8a6c:	f000 82b2 	beq.w	8fd4 <_svfprintf_r+0x9ac>
    8a70:	9815      	ldr	r0, [sp, #84]	; 0x54
    8a72:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    8a74:	1ac6      	subs	r6, r0, r3
    8a76:	2e00      	cmp	r6, #0
    8a78:	dd2e      	ble.n	8ad8 <_svfprintf_r+0x4b0>
    8a7a:	2e10      	cmp	r6, #16
    8a7c:	4fa7      	ldr	r7, [pc, #668]	; (8d1c <_svfprintf_r+0x6f4>)
    8a7e:	bfc8      	it	gt
    8a80:	f04f 0810 	movgt.w	r8, #16
    8a84:	dc03      	bgt.n	8a8e <_svfprintf_r+0x466>
    8a86:	e01b      	b.n	8ac0 <_svfprintf_r+0x498>
    8a88:	3e10      	subs	r6, #16
    8a8a:	2e10      	cmp	r6, #16
    8a8c:	dd18      	ble.n	8ac0 <_svfprintf_r+0x498>
    8a8e:	f8c4 8004 	str.w	r8, [r4, #4]
    8a92:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    8a94:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    8a96:	3301      	adds	r3, #1
    8a98:	6027      	str	r7, [r4, #0]
    8a9a:	3210      	adds	r2, #16
    8a9c:	2b07      	cmp	r3, #7
    8a9e:	9239      	str	r2, [sp, #228]	; 0xe4
    8aa0:	f104 0408 	add.w	r4, r4, #8
    8aa4:	9338      	str	r3, [sp, #224]	; 0xe0
    8aa6:	ddef      	ble.n	8a88 <_svfprintf_r+0x460>
    8aa8:	9809      	ldr	r0, [sp, #36]	; 0x24
    8aaa:	4659      	mov	r1, fp
    8aac:	aa37      	add	r2, sp, #220	; 0xdc
    8aae:	464c      	mov	r4, r9
    8ab0:	f7ff fd2c 	bl	850c <__sprint_r>
    8ab4:	2800      	cmp	r0, #0
    8ab6:	f47f af05 	bne.w	88c4 <_svfprintf_r+0x29c>
    8aba:	3e10      	subs	r6, #16
    8abc:	2e10      	cmp	r6, #16
    8abe:	dce6      	bgt.n	8a8e <_svfprintf_r+0x466>
    8ac0:	6066      	str	r6, [r4, #4]
    8ac2:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    8ac4:	6027      	str	r7, [r4, #0]
    8ac6:	1c5a      	adds	r2, r3, #1
    8ac8:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    8aca:	9238      	str	r2, [sp, #224]	; 0xe0
    8acc:	199b      	adds	r3, r3, r6
    8ace:	2a07      	cmp	r2, #7
    8ad0:	9339      	str	r3, [sp, #228]	; 0xe4
    8ad2:	f300 82ee 	bgt.w	90b2 <_svfprintf_r+0xa8a>
    8ad6:	3408      	adds	r4, #8
    8ad8:	f41a 7f80 	tst.w	sl, #256	; 0x100
    8adc:	f040 8219 	bne.w	8f12 <_svfprintf_r+0x8ea>
    8ae0:	990e      	ldr	r1, [sp, #56]	; 0x38
    8ae2:	9a11      	ldr	r2, [sp, #68]	; 0x44
    8ae4:	6061      	str	r1, [r4, #4]
    8ae6:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    8ae8:	6022      	str	r2, [r4, #0]
    8aea:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    8aec:	3301      	adds	r3, #1
    8aee:	9338      	str	r3, [sp, #224]	; 0xe0
    8af0:	1852      	adds	r2, r2, r1
    8af2:	2b07      	cmp	r3, #7
    8af4:	9239      	str	r2, [sp, #228]	; 0xe4
    8af6:	f77f aeb1 	ble.w	885c <_svfprintf_r+0x234>
    8afa:	9809      	ldr	r0, [sp, #36]	; 0x24
    8afc:	4659      	mov	r1, fp
    8afe:	aa37      	add	r2, sp, #220	; 0xdc
    8b00:	f7ff fd04 	bl	850c <__sprint_r>
    8b04:	2800      	cmp	r0, #0
    8b06:	f47f aedd 	bne.w	88c4 <_svfprintf_r+0x29c>
    8b0a:	f01a 0f04 	tst.w	sl, #4
    8b0e:	464b      	mov	r3, r9
    8b10:	f47f aeaa 	bne.w	8868 <_svfprintf_r+0x240>
    8b14:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    8b16:	980d      	ldr	r0, [sp, #52]	; 0x34
    8b18:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    8b1a:	990c      	ldr	r1, [sp, #48]	; 0x30
    8b1c:	428a      	cmp	r2, r1
    8b1e:	bfac      	ite	ge
    8b20:	1880      	addge	r0, r0, r2
    8b22:	1840      	addlt	r0, r0, r1
    8b24:	900d      	str	r0, [sp, #52]	; 0x34
    8b26:	2b00      	cmp	r3, #0
    8b28:	f040 829e 	bne.w	9068 <_svfprintf_r+0xa40>
    8b2c:	2300      	movs	r3, #0
    8b2e:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
    8b32:	9338      	str	r3, [sp, #224]	; 0xe0
    8b34:	464c      	mov	r4, r9
    8b36:	e5a1      	b.n	867c <_svfprintf_r+0x54>
    8b38:	9214      	str	r2, [sp, #80]	; 0x50
    8b3a:	2a00      	cmp	r2, #0
    8b3c:	f000 8504 	beq.w	9548 <_svfprintf_r+0xf20>
    8b40:	2001      	movs	r0, #1
    8b42:	f88d 20b4 	strb.w	r2, [sp, #180]	; 0xb4
    8b46:	f04f 0100 	mov.w	r1, #0
    8b4a:	aa2d      	add	r2, sp, #180	; 0xb4
    8b4c:	900b      	str	r0, [sp, #44]	; 0x2c
    8b4e:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
    8b52:	9211      	str	r2, [sp, #68]	; 0x44
    8b54:	900e      	str	r0, [sp, #56]	; 0x38
    8b56:	2100      	movs	r1, #0
    8b58:	9115      	str	r1, [sp, #84]	; 0x54
    8b5a:	e71f      	b.n	899c <_svfprintf_r+0x374>
    8b5c:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    8b60:	2b00      	cmp	r3, #0
    8b62:	f040 840c 	bne.w	937e <_svfprintf_r+0xd56>
    8b66:	990a      	ldr	r1, [sp, #40]	; 0x28
    8b68:	462b      	mov	r3, r5
    8b6a:	f88d c10f 	strb.w	ip, [sp, #271]	; 0x10f
    8b6e:	782a      	ldrb	r2, [r5, #0]
    8b70:	910a      	str	r1, [sp, #40]	; 0x28
    8b72:	e5c2      	b.n	86fa <_svfprintf_r+0xd2>
    8b74:	990a      	ldr	r1, [sp, #40]	; 0x28
    8b76:	f04a 0a01 	orr.w	sl, sl, #1
    8b7a:	782a      	ldrb	r2, [r5, #0]
    8b7c:	462b      	mov	r3, r5
    8b7e:	910a      	str	r1, [sp, #40]	; 0x28
    8b80:	e5bb      	b.n	86fa <_svfprintf_r+0xd2>
    8b82:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    8b84:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    8b86:	681b      	ldr	r3, [r3, #0]
    8b88:	1d11      	adds	r1, r2, #4
    8b8a:	2b00      	cmp	r3, #0
    8b8c:	930c      	str	r3, [sp, #48]	; 0x30
    8b8e:	f2c0 85b2 	blt.w	96f6 <_svfprintf_r+0x10ce>
    8b92:	782a      	ldrb	r2, [r5, #0]
    8b94:	462b      	mov	r3, r5
    8b96:	910a      	str	r1, [sp, #40]	; 0x28
    8b98:	e5af      	b.n	86fa <_svfprintf_r+0xd2>
    8b9a:	990a      	ldr	r1, [sp, #40]	; 0x28
    8b9c:	462b      	mov	r3, r5
    8b9e:	f88d 010f 	strb.w	r0, [sp, #271]	; 0x10f
    8ba2:	782a      	ldrb	r2, [r5, #0]
    8ba4:	910a      	str	r1, [sp, #40]	; 0x28
    8ba6:	e5a8      	b.n	86fa <_svfprintf_r+0xd2>
    8ba8:	f04a 0a10 	orr.w	sl, sl, #16
    8bac:	9214      	str	r2, [sp, #80]	; 0x50
    8bae:	f01a 0f20 	tst.w	sl, #32
    8bb2:	f000 8187 	beq.w	8ec4 <_svfprintf_r+0x89c>
    8bb6:	980a      	ldr	r0, [sp, #40]	; 0x28
    8bb8:	1dc3      	adds	r3, r0, #7
    8bba:	f023 0307 	bic.w	r3, r3, #7
    8bbe:	f103 0108 	add.w	r1, r3, #8
    8bc2:	910a      	str	r1, [sp, #40]	; 0x28
    8bc4:	e9d3 6700 	ldrd	r6, r7, [r3]
    8bc8:	2e00      	cmp	r6, #0
    8bca:	f177 0000 	sbcs.w	r0, r7, #0
    8bce:	f2c0 8376 	blt.w	92be <_svfprintf_r+0xc96>
    8bd2:	ea56 0107 	orrs.w	r1, r6, r7
    8bd6:	f04f 0301 	mov.w	r3, #1
    8bda:	bf0c      	ite	eq
    8bdc:	2200      	moveq	r2, #0
    8bde:	2201      	movne	r2, #1
    8be0:	f1b8 0f00 	cmp.w	r8, #0
    8be4:	bfa8      	it	ge
    8be6:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
    8bea:	f1b8 0f00 	cmp.w	r8, #0
    8bee:	bf18      	it	ne
    8bf0:	f042 0201 	orrne.w	r2, r2, #1
    8bf4:	2a00      	cmp	r2, #0
    8bf6:	f47f aea0 	bne.w	893a <_svfprintf_r+0x312>
    8bfa:	2b00      	cmp	r3, #0
    8bfc:	f040 81e5 	bne.w	8fca <_svfprintf_r+0x9a2>
    8c00:	f01a 0f01 	tst.w	sl, #1
    8c04:	f000 81e1 	beq.w	8fca <_svfprintf_r+0x9a2>
    8c08:	2330      	movs	r3, #48	; 0x30
    8c0a:	f88d 30db 	strb.w	r3, [sp, #219]	; 0xdb
    8c0e:	ab2d      	add	r3, sp, #180	; 0xb4
    8c10:	2001      	movs	r0, #1
    8c12:	3327      	adds	r3, #39	; 0x27
    8c14:	900e      	str	r0, [sp, #56]	; 0x38
    8c16:	9311      	str	r3, [sp, #68]	; 0x44
    8c18:	e6b3      	b.n	8982 <_svfprintf_r+0x35a>
    8c1a:	f01a 0f08 	tst.w	sl, #8
    8c1e:	9214      	str	r2, [sp, #80]	; 0x50
    8c20:	f000 83bf 	beq.w	93a2 <_svfprintf_r+0xd7a>
    8c24:	980a      	ldr	r0, [sp, #40]	; 0x28
    8c26:	1dc3      	adds	r3, r0, #7
    8c28:	f023 0307 	bic.w	r3, r3, #7
    8c2c:	f103 0108 	add.w	r1, r3, #8
    8c30:	910a      	str	r1, [sp, #40]	; 0x28
    8c32:	685e      	ldr	r6, [r3, #4]
    8c34:	681f      	ldr	r7, [r3, #0]
    8c36:	9619      	str	r6, [sp, #100]	; 0x64
    8c38:	9710      	str	r7, [sp, #64]	; 0x40
    8c3a:	4638      	mov	r0, r7
    8c3c:	4631      	mov	r1, r6
    8c3e:	f006 fe85 	bl	f94c <__isinfd>
    8c42:	4603      	mov	r3, r0
    8c44:	2800      	cmp	r0, #0
    8c46:	f000 8493 	beq.w	9570 <_svfprintf_r+0xf48>
    8c4a:	4638      	mov	r0, r7
    8c4c:	2200      	movs	r2, #0
    8c4e:	2300      	movs	r3, #0
    8c50:	4631      	mov	r1, r6
    8c52:	f009 fa47 	bl	120e4 <__aeabi_dcmplt>
    8c56:	2800      	cmp	r0, #0
    8c58:	f040 8415 	bne.w	9486 <_svfprintf_r+0xe5e>
    8c5c:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    8c60:	2003      	movs	r0, #3
    8c62:	f642 62f0 	movw	r2, #12016	; 0x2ef0
    8c66:	f642 61ec 	movw	r1, #12012	; 0x2eec
    8c6a:	900b      	str	r0, [sp, #44]	; 0x2c
    8c6c:	9814      	ldr	r0, [sp, #80]	; 0x50
    8c6e:	f2c0 0101 	movt	r1, #1
    8c72:	f2c0 0201 	movt	r2, #1
    8c76:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
    8c7a:	2847      	cmp	r0, #71	; 0x47
    8c7c:	bfd8      	it	le
    8c7e:	460a      	movle	r2, r1
    8c80:	2103      	movs	r1, #3
    8c82:	9211      	str	r2, [sp, #68]	; 0x44
    8c84:	2200      	movs	r2, #0
    8c86:	910e      	str	r1, [sp, #56]	; 0x38
    8c88:	9215      	str	r2, [sp, #84]	; 0x54
    8c8a:	e683      	b.n	8994 <_svfprintf_r+0x36c>
    8c8c:	990a      	ldr	r1, [sp, #40]	; 0x28
    8c8e:	f04a 0a08 	orr.w	sl, sl, #8
    8c92:	782a      	ldrb	r2, [r5, #0]
    8c94:	462b      	mov	r3, r5
    8c96:	910a      	str	r1, [sp, #40]	; 0x28
    8c98:	e52f      	b.n	86fa <_svfprintf_r+0xd2>
    8c9a:	990a      	ldr	r1, [sp, #40]	; 0x28
    8c9c:	782a      	ldrb	r2, [r5, #0]
    8c9e:	f04a 0a04 	orr.w	sl, sl, #4
    8ca2:	462b      	mov	r3, r5
    8ca4:	910a      	str	r1, [sp, #40]	; 0x28
    8ca6:	e528      	b.n	86fa <_svfprintf_r+0xd2>
    8ca8:	462b      	mov	r3, r5
    8caa:	f813 2b01 	ldrb.w	r2, [r3], #1
    8cae:	2a2a      	cmp	r2, #42	; 0x2a
    8cb0:	f000 86cf 	beq.w	9a52 <_svfprintf_r+0x142a>
    8cb4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    8cb8:	2909      	cmp	r1, #9
    8cba:	bf88      	it	hi
    8cbc:	f04f 0800 	movhi.w	r8, #0
    8cc0:	d810      	bhi.n	8ce4 <_svfprintf_r+0x6bc>
    8cc2:	3502      	adds	r5, #2
    8cc4:	f04f 0800 	mov.w	r8, #0
    8cc8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    8ccc:	eb08 0888 	add.w	r8, r8, r8, lsl #2
    8cd0:	462b      	mov	r3, r5
    8cd2:	3501      	adds	r5, #1
    8cd4:	eb01 0848 	add.w	r8, r1, r8, lsl #1
    8cd8:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    8cdc:	2909      	cmp	r1, #9
    8cde:	d9f3      	bls.n	8cc8 <_svfprintf_r+0x6a0>
    8ce0:	ea48 78e8 	orr.w	r8, r8, r8, asr #31
    8ce4:	461d      	mov	r5, r3
    8ce6:	e509      	b.n	86fc <_svfprintf_r+0xd4>
    8ce8:	990a      	ldr	r1, [sp, #40]	; 0x28
    8cea:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
    8cee:	782a      	ldrb	r2, [r5, #0]
    8cf0:	462b      	mov	r3, r5
    8cf2:	910a      	str	r1, [sp, #40]	; 0x28
    8cf4:	e501      	b.n	86fa <_svfprintf_r+0xd2>
    8cf6:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    8cfa:	2600      	movs	r6, #0
    8cfc:	462b      	mov	r3, r5
    8cfe:	eb06 0686 	add.w	r6, r6, r6, lsl #2
    8d02:	f813 2b01 	ldrb.w	r2, [r3], #1
    8d06:	eb01 0646 	add.w	r6, r1, r6, lsl #1
    8d0a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    8d0e:	461d      	mov	r5, r3
    8d10:	2909      	cmp	r1, #9
    8d12:	d9f3      	bls.n	8cfc <_svfprintf_r+0x6d4>
    8d14:	960c      	str	r6, [sp, #48]	; 0x30
    8d16:	461d      	mov	r5, r3
    8d18:	e4f0      	b.n	86fc <_svfprintf_r+0xd4>
    8d1a:	bf00      	nop
    8d1c:	00012ec8 	.word	0x00012ec8
    8d20:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
    8d24:	990a      	ldr	r1, [sp, #40]	; 0x28
    8d26:	e734      	b.n	8b92 <_svfprintf_r+0x56a>
    8d28:	782a      	ldrb	r2, [r5, #0]
    8d2a:	2a6c      	cmp	r2, #108	; 0x6c
    8d2c:	f000 8418 	beq.w	9560 <_svfprintf_r+0xf38>
    8d30:	990a      	ldr	r1, [sp, #40]	; 0x28
    8d32:	f04a 0a10 	orr.w	sl, sl, #16
    8d36:	462b      	mov	r3, r5
    8d38:	910a      	str	r1, [sp, #40]	; 0x28
    8d3a:	e4de      	b.n	86fa <_svfprintf_r+0xd2>
    8d3c:	f01a 0f20 	tst.w	sl, #32
    8d40:	f000 8323 	beq.w	938a <_svfprintf_r+0xd62>
    8d44:	990a      	ldr	r1, [sp, #40]	; 0x28
    8d46:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    8d48:	680b      	ldr	r3, [r1, #0]
    8d4a:	4610      	mov	r0, r2
    8d4c:	ea4f 71e0 	mov.w	r1, r0, asr #31
    8d50:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    8d52:	e9c3 0100 	strd	r0, r1, [r3]
    8d56:	f102 0a04 	add.w	sl, r2, #4
    8d5a:	e48f      	b.n	867c <_svfprintf_r+0x54>
    8d5c:	f01a 0320 	ands.w	r3, sl, #32
    8d60:	9214      	str	r2, [sp, #80]	; 0x50
    8d62:	f000 80c7 	beq.w	8ef4 <_svfprintf_r+0x8cc>
    8d66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    8d68:	1dda      	adds	r2, r3, #7
    8d6a:	2300      	movs	r3, #0
    8d6c:	f022 0207 	bic.w	r2, r2, #7
    8d70:	f102 0008 	add.w	r0, r2, #8
    8d74:	900a      	str	r0, [sp, #40]	; 0x28
    8d76:	e9d2 6700 	ldrd	r6, r7, [r2]
    8d7a:	ea56 0107 	orrs.w	r1, r6, r7
    8d7e:	bf0c      	ite	eq
    8d80:	2200      	moveq	r2, #0
    8d82:	2201      	movne	r2, #1
    8d84:	e5c8      	b.n	8918 <_svfprintf_r+0x2f0>
    8d86:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    8d88:	f642 60fc 	movw	r0, #12028	; 0x2efc
    8d8c:	990a      	ldr	r1, [sp, #40]	; 0x28
    8d8e:	2378      	movs	r3, #120	; 0x78
    8d90:	f2c0 0001 	movt	r0, #1
    8d94:	9314      	str	r3, [sp, #80]	; 0x50
    8d96:	6816      	ldr	r6, [r2, #0]
    8d98:	3104      	adds	r1, #4
    8d9a:	f88d 310d 	strb.w	r3, [sp, #269]	; 0x10d
    8d9e:	f04a 0a02 	orr.w	sl, sl, #2
    8da2:	2330      	movs	r3, #48	; 0x30
    8da4:	1e32      	subs	r2, r6, #0
    8da6:	bf18      	it	ne
    8da8:	2201      	movne	r2, #1
    8daa:	f88d 310c 	strb.w	r3, [sp, #268]	; 0x10c
    8dae:	4636      	mov	r6, r6
    8db0:	f04f 0700 	mov.w	r7, #0
    8db4:	9017      	str	r0, [sp, #92]	; 0x5c
    8db6:	2302      	movs	r3, #2
    8db8:	910a      	str	r1, [sp, #40]	; 0x28
    8dba:	e5ad      	b.n	8918 <_svfprintf_r+0x2f0>
    8dbc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    8dbe:	9214      	str	r2, [sp, #80]	; 0x50
    8dc0:	f04f 0200 	mov.w	r2, #0
    8dc4:	1d18      	adds	r0, r3, #4
    8dc6:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
    8dca:	681b      	ldr	r3, [r3, #0]
    8dcc:	900a      	str	r0, [sp, #40]	; 0x28
    8dce:	9311      	str	r3, [sp, #68]	; 0x44
    8dd0:	2b00      	cmp	r3, #0
    8dd2:	f000 854d 	beq.w	9870 <_svfprintf_r+0x1248>
    8dd6:	f1b8 0f00 	cmp.w	r8, #0
    8dda:	9811      	ldr	r0, [sp, #68]	; 0x44
    8ddc:	f2c0 852a 	blt.w	9834 <_svfprintf_r+0x120c>
    8de0:	2100      	movs	r1, #0
    8de2:	4642      	mov	r2, r8
    8de4:	f005 fd60 	bl	e8a8 <memchr>
    8de8:	4603      	mov	r3, r0
    8dea:	2800      	cmp	r0, #0
    8dec:	f000 856e 	beq.w	98cc <_svfprintf_r+0x12a4>
    8df0:	9811      	ldr	r0, [sp, #68]	; 0x44
    8df2:	1a1b      	subs	r3, r3, r0
    8df4:	930e      	str	r3, [sp, #56]	; 0x38
    8df6:	4543      	cmp	r3, r8
    8df8:	f340 8482 	ble.w	9700 <_svfprintf_r+0x10d8>
    8dfc:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
    8e00:	2100      	movs	r1, #0
    8e02:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
    8e06:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    8e0a:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    8e0e:	9115      	str	r1, [sp, #84]	; 0x54
    8e10:	e5c0      	b.n	8994 <_svfprintf_r+0x36c>
    8e12:	f01a 0f20 	tst.w	sl, #32
    8e16:	9214      	str	r2, [sp, #80]	; 0x50
    8e18:	d010      	beq.n	8e3c <_svfprintf_r+0x814>
    8e1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    8e1c:	1dda      	adds	r2, r3, #7
    8e1e:	2301      	movs	r3, #1
    8e20:	e7a4      	b.n	8d6c <_svfprintf_r+0x744>
    8e22:	990a      	ldr	r1, [sp, #40]	; 0x28
    8e24:	f04a 0a20 	orr.w	sl, sl, #32
    8e28:	782a      	ldrb	r2, [r5, #0]
    8e2a:	462b      	mov	r3, r5
    8e2c:	910a      	str	r1, [sp, #40]	; 0x28
    8e2e:	e464      	b.n	86fa <_svfprintf_r+0xd2>
    8e30:	f04a 0a10 	orr.w	sl, sl, #16
    8e34:	9214      	str	r2, [sp, #80]	; 0x50
    8e36:	f01a 0f20 	tst.w	sl, #32
    8e3a:	d1ee      	bne.n	8e1a <_svfprintf_r+0x7f2>
    8e3c:	f01a 0f10 	tst.w	sl, #16
    8e40:	f040 8254 	bne.w	92ec <_svfprintf_r+0xcc4>
    8e44:	f01a 0f40 	tst.w	sl, #64	; 0x40
    8e48:	f000 8250 	beq.w	92ec <_svfprintf_r+0xcc4>
    8e4c:	980a      	ldr	r0, [sp, #40]	; 0x28
    8e4e:	2301      	movs	r3, #1
    8e50:	1d01      	adds	r1, r0, #4
    8e52:	910a      	str	r1, [sp, #40]	; 0x28
    8e54:	8806      	ldrh	r6, [r0, #0]
    8e56:	1e32      	subs	r2, r6, #0
    8e58:	bf18      	it	ne
    8e5a:	2201      	movne	r2, #1
    8e5c:	4636      	mov	r6, r6
    8e5e:	f04f 0700 	mov.w	r7, #0
    8e62:	e559      	b.n	8918 <_svfprintf_r+0x2f0>
    8e64:	f01a 0f20 	tst.w	sl, #32
    8e68:	9214      	str	r2, [sp, #80]	; 0x50
    8e6a:	f642 62d8 	movw	r2, #11992	; 0x2ed8
    8e6e:	f2c0 0201 	movt	r2, #1
    8e72:	9217      	str	r2, [sp, #92]	; 0x5c
    8e74:	f47f ad3d 	bne.w	88f2 <_svfprintf_r+0x2ca>
    8e78:	f01a 0f10 	tst.w	sl, #16
    8e7c:	f040 822d 	bne.w	92da <_svfprintf_r+0xcb2>
    8e80:	f01a 0f40 	tst.w	sl, #64	; 0x40
    8e84:	f000 8229 	beq.w	92da <_svfprintf_r+0xcb2>
    8e88:	990a      	ldr	r1, [sp, #40]	; 0x28
    8e8a:	1d0a      	adds	r2, r1, #4
    8e8c:	920a      	str	r2, [sp, #40]	; 0x28
    8e8e:	880e      	ldrh	r6, [r1, #0]
    8e90:	4636      	mov	r6, r6
    8e92:	f04f 0700 	mov.w	r7, #0
    8e96:	e535      	b.n	8904 <_svfprintf_r+0x2dc>
    8e98:	9214      	str	r2, [sp, #80]	; 0x50
    8e9a:	2001      	movs	r0, #1
    8e9c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    8e9e:	f04f 0100 	mov.w	r1, #0
    8ea2:	900b      	str	r0, [sp, #44]	; 0x2c
    8ea4:	900e      	str	r0, [sp, #56]	; 0x38
    8ea6:	6813      	ldr	r3, [r2, #0]
    8ea8:	3204      	adds	r2, #4
    8eaa:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
    8eae:	920a      	str	r2, [sp, #40]	; 0x28
    8eb0:	aa2d      	add	r2, sp, #180	; 0xb4
    8eb2:	f88d 30b4 	strb.w	r3, [sp, #180]	; 0xb4
    8eb6:	9211      	str	r2, [sp, #68]	; 0x44
    8eb8:	e64d      	b.n	8b56 <_svfprintf_r+0x52e>
    8eba:	f01a 0f20 	tst.w	sl, #32
    8ebe:	9214      	str	r2, [sp, #80]	; 0x50
    8ec0:	f47f ae79 	bne.w	8bb6 <_svfprintf_r+0x58e>
    8ec4:	f01a 0f10 	tst.w	sl, #16
    8ec8:	f040 81ed 	bne.w	92a6 <_svfprintf_r+0xc7e>
    8ecc:	f01a 0f40 	tst.w	sl, #64	; 0x40
    8ed0:	f000 81e9 	beq.w	92a6 <_svfprintf_r+0xc7e>
    8ed4:	980a      	ldr	r0, [sp, #40]	; 0x28
    8ed6:	1d01      	adds	r1, r0, #4
    8ed8:	910a      	str	r1, [sp, #40]	; 0x28
    8eda:	f9b0 6000 	ldrsh.w	r6, [r0]
    8ede:	4636      	mov	r6, r6
    8ee0:	ea4f 77e6 	mov.w	r7, r6, asr #31
    8ee4:	e670      	b.n	8bc8 <_svfprintf_r+0x5a0>
    8ee6:	f04a 0a10 	orr.w	sl, sl, #16
    8eea:	9214      	str	r2, [sp, #80]	; 0x50
    8eec:	f01a 0320 	ands.w	r3, sl, #32
    8ef0:	f47f af39 	bne.w	8d66 <_svfprintf_r+0x73e>
    8ef4:	f01a 0210 	ands.w	r2, sl, #16
    8ef8:	f000 825f 	beq.w	93ba <_svfprintf_r+0xd92>
    8efc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    8efe:	1d10      	adds	r0, r2, #4
    8f00:	900a      	str	r0, [sp, #40]	; 0x28
    8f02:	6816      	ldr	r6, [r2, #0]
    8f04:	1e32      	subs	r2, r6, #0
    8f06:	bf18      	it	ne
    8f08:	2201      	movne	r2, #1
    8f0a:	4636      	mov	r6, r6
    8f0c:	f04f 0700 	mov.w	r7, #0
    8f10:	e502      	b.n	8918 <_svfprintf_r+0x2f0>
    8f12:	9b14      	ldr	r3, [sp, #80]	; 0x50
    8f14:	2b65      	cmp	r3, #101	; 0x65
    8f16:	f77f ac5a 	ble.w	87ce <_svfprintf_r+0x1a6>
    8f1a:	9810      	ldr	r0, [sp, #64]	; 0x40
    8f1c:	2200      	movs	r2, #0
    8f1e:	2300      	movs	r3, #0
    8f20:	9919      	ldr	r1, [sp, #100]	; 0x64
    8f22:	f009 f8d5 	bl	120d0 <__aeabi_dcmpeq>
    8f26:	2800      	cmp	r0, #0
    8f28:	f000 80e1 	beq.w	90ee <_svfprintf_r+0xac6>
    8f2c:	2301      	movs	r3, #1
    8f2e:	6063      	str	r3, [r4, #4]
    8f30:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    8f32:	f642 7318 	movw	r3, #12056	; 0x2f18
    8f36:	f2c0 0301 	movt	r3, #1
    8f3a:	6023      	str	r3, [r4, #0]
    8f3c:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    8f3e:	3201      	adds	r2, #1
    8f40:	9238      	str	r2, [sp, #224]	; 0xe0
    8f42:	3301      	adds	r3, #1
    8f44:	2a07      	cmp	r2, #7
    8f46:	9339      	str	r3, [sp, #228]	; 0xe4
    8f48:	bfd8      	it	le
    8f4a:	f104 0308 	addle.w	r3, r4, #8
    8f4e:	f300 829f 	bgt.w	9490 <_svfprintf_r+0xe68>
    8f52:	9a42      	ldr	r2, [sp, #264]	; 0x108
    8f54:	9818      	ldr	r0, [sp, #96]	; 0x60
    8f56:	4282      	cmp	r2, r0
    8f58:	db03      	blt.n	8f62 <_svfprintf_r+0x93a>
    8f5a:	f01a 0f01 	tst.w	sl, #1
    8f5e:	f43f ac7f 	beq.w	8860 <_svfprintf_r+0x238>
    8f62:	991b      	ldr	r1, [sp, #108]	; 0x6c
    8f64:	2201      	movs	r2, #1
    8f66:	605a      	str	r2, [r3, #4]
    8f68:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    8f6a:	6019      	str	r1, [r3, #0]
    8f6c:	9939      	ldr	r1, [sp, #228]	; 0xe4
    8f6e:	3201      	adds	r2, #1
    8f70:	9238      	str	r2, [sp, #224]	; 0xe0
    8f72:	3101      	adds	r1, #1
    8f74:	2a07      	cmp	r2, #7
    8f76:	9139      	str	r1, [sp, #228]	; 0xe4
    8f78:	f300 83eb 	bgt.w	9752 <_svfprintf_r+0x112a>
    8f7c:	3308      	adds	r3, #8
    8f7e:	9a18      	ldr	r2, [sp, #96]	; 0x60
    8f80:	1e56      	subs	r6, r2, #1
    8f82:	2e00      	cmp	r6, #0
    8f84:	f77f ac6c 	ble.w	8860 <_svfprintf_r+0x238>
    8f88:	2e10      	cmp	r6, #16
    8f8a:	4fa0      	ldr	r7, [pc, #640]	; (920c <_svfprintf_r+0xbe4>)
    8f8c:	f340 81e9 	ble.w	9362 <_svfprintf_r+0xd3a>
    8f90:	2410      	movs	r4, #16
    8f92:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    8f96:	e003      	b.n	8fa0 <_svfprintf_r+0x978>
    8f98:	3e10      	subs	r6, #16
    8f9a:	2e10      	cmp	r6, #16
    8f9c:	f340 81e1 	ble.w	9362 <_svfprintf_r+0xd3a>
    8fa0:	605c      	str	r4, [r3, #4]
    8fa2:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    8fa4:	9939      	ldr	r1, [sp, #228]	; 0xe4
    8fa6:	3201      	adds	r2, #1
    8fa8:	601f      	str	r7, [r3, #0]
    8faa:	3110      	adds	r1, #16
    8fac:	2a07      	cmp	r2, #7
    8fae:	9139      	str	r1, [sp, #228]	; 0xe4
    8fb0:	f103 0308 	add.w	r3, r3, #8
    8fb4:	9238      	str	r2, [sp, #224]	; 0xe0
    8fb6:	ddef      	ble.n	8f98 <_svfprintf_r+0x970>
    8fb8:	9809      	ldr	r0, [sp, #36]	; 0x24
    8fba:	4659      	mov	r1, fp
    8fbc:	4642      	mov	r2, r8
    8fbe:	f7ff faa5 	bl	850c <__sprint_r>
    8fc2:	464b      	mov	r3, r9
    8fc4:	2800      	cmp	r0, #0
    8fc6:	d0e7      	beq.n	8f98 <_svfprintf_r+0x970>
    8fc8:	e47c      	b.n	88c4 <_svfprintf_r+0x29c>
    8fca:	9916      	ldr	r1, [sp, #88]	; 0x58
    8fcc:	2200      	movs	r2, #0
    8fce:	920e      	str	r2, [sp, #56]	; 0x38
    8fd0:	9111      	str	r1, [sp, #68]	; 0x44
    8fd2:	e4d6      	b.n	8982 <_svfprintf_r+0x35a>
    8fd4:	990c      	ldr	r1, [sp, #48]	; 0x30
    8fd6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    8fd8:	1a8e      	subs	r6, r1, r2
    8fda:	2e00      	cmp	r6, #0
    8fdc:	f77f ad48 	ble.w	8a70 <_svfprintf_r+0x448>
    8fe0:	2e10      	cmp	r6, #16
    8fe2:	4f8a      	ldr	r7, [pc, #552]	; (920c <_svfprintf_r+0xbe4>)
    8fe4:	bfc8      	it	gt
    8fe6:	f04f 0810 	movgt.w	r8, #16
    8fea:	dc03      	bgt.n	8ff4 <_svfprintf_r+0x9cc>
    8fec:	e01b      	b.n	9026 <_svfprintf_r+0x9fe>
    8fee:	3e10      	subs	r6, #16
    8ff0:	2e10      	cmp	r6, #16
    8ff2:	dd18      	ble.n	9026 <_svfprintf_r+0x9fe>
    8ff4:	f8c4 8004 	str.w	r8, [r4, #4]
    8ff8:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    8ffa:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    8ffc:	3301      	adds	r3, #1
    8ffe:	6027      	str	r7, [r4, #0]
    9000:	3210      	adds	r2, #16
    9002:	2b07      	cmp	r3, #7
    9004:	9239      	str	r2, [sp, #228]	; 0xe4
    9006:	f104 0408 	add.w	r4, r4, #8
    900a:	9338      	str	r3, [sp, #224]	; 0xe0
    900c:	ddef      	ble.n	8fee <_svfprintf_r+0x9c6>
    900e:	9809      	ldr	r0, [sp, #36]	; 0x24
    9010:	4659      	mov	r1, fp
    9012:	aa37      	add	r2, sp, #220	; 0xdc
    9014:	464c      	mov	r4, r9
    9016:	f7ff fa79 	bl	850c <__sprint_r>
    901a:	2800      	cmp	r0, #0
    901c:	f47f ac52 	bne.w	88c4 <_svfprintf_r+0x29c>
    9020:	3e10      	subs	r6, #16
    9022:	2e10      	cmp	r6, #16
    9024:	dce6      	bgt.n	8ff4 <_svfprintf_r+0x9cc>
    9026:	6066      	str	r6, [r4, #4]
    9028:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    902a:	6027      	str	r7, [r4, #0]
    902c:	1c5a      	adds	r2, r3, #1
    902e:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    9030:	9238      	str	r2, [sp, #224]	; 0xe0
    9032:	199b      	adds	r3, r3, r6
    9034:	2a07      	cmp	r2, #7
    9036:	9339      	str	r3, [sp, #228]	; 0xe4
    9038:	f300 8188 	bgt.w	934c <_svfprintf_r+0xd24>
    903c:	3408      	adds	r4, #8
    903e:	e517      	b.n	8a70 <_svfprintf_r+0x448>
    9040:	605e      	str	r6, [r3, #4]
    9042:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    9044:	601f      	str	r7, [r3, #0]
    9046:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    9048:	3201      	adds	r2, #1
    904a:	9238      	str	r2, [sp, #224]	; 0xe0
    904c:	18f3      	adds	r3, r6, r3
    904e:	2a07      	cmp	r2, #7
    9050:	9339      	str	r3, [sp, #228]	; 0xe4
    9052:	f77f ad60 	ble.w	8b16 <_svfprintf_r+0x4ee>
    9056:	9809      	ldr	r0, [sp, #36]	; 0x24
    9058:	4659      	mov	r1, fp
    905a:	aa37      	add	r2, sp, #220	; 0xdc
    905c:	f7ff fa56 	bl	850c <__sprint_r>
    9060:	2800      	cmp	r0, #0
    9062:	f43f ad57 	beq.w	8b14 <_svfprintf_r+0x4ec>
    9066:	e42d      	b.n	88c4 <_svfprintf_r+0x29c>
    9068:	9809      	ldr	r0, [sp, #36]	; 0x24
    906a:	4659      	mov	r1, fp
    906c:	aa37      	add	r2, sp, #220	; 0xdc
    906e:	f7ff fa4d 	bl	850c <__sprint_r>
    9072:	2800      	cmp	r0, #0
    9074:	f43f ad5a 	beq.w	8b2c <_svfprintf_r+0x504>
    9078:	e424      	b.n	88c4 <_svfprintf_r+0x29c>
    907a:	f01a 0f01 	tst.w	sl, #1
    907e:	f47f abaa 	bne.w	87d6 <_svfprintf_r+0x1ae>
    9082:	2301      	movs	r3, #1
    9084:	6063      	str	r3, [r4, #4]
    9086:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    9088:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    908a:	3301      	adds	r3, #1
    908c:	9911      	ldr	r1, [sp, #68]	; 0x44
    908e:	3201      	adds	r2, #1
    9090:	2b07      	cmp	r3, #7
    9092:	9239      	str	r2, [sp, #228]	; 0xe4
    9094:	6021      	str	r1, [r4, #0]
    9096:	9338      	str	r3, [sp, #224]	; 0xe0
    9098:	f77f abd1 	ble.w	883e <_svfprintf_r+0x216>
    909c:	9809      	ldr	r0, [sp, #36]	; 0x24
    909e:	4659      	mov	r1, fp
    90a0:	aa37      	add	r2, sp, #220	; 0xdc
    90a2:	f7ff fa33 	bl	850c <__sprint_r>
    90a6:	2800      	cmp	r0, #0
    90a8:	f47f ac0c 	bne.w	88c4 <_svfprintf_r+0x29c>
    90ac:	464c      	mov	r4, r9
    90ae:	f7ff bbc7 	b.w	8840 <_svfprintf_r+0x218>
    90b2:	9809      	ldr	r0, [sp, #36]	; 0x24
    90b4:	4659      	mov	r1, fp
    90b6:	aa37      	add	r2, sp, #220	; 0xdc
    90b8:	f7ff fa28 	bl	850c <__sprint_r>
    90bc:	2800      	cmp	r0, #0
    90be:	f47f ac01 	bne.w	88c4 <_svfprintf_r+0x29c>
    90c2:	464c      	mov	r4, r9
    90c4:	e508      	b.n	8ad8 <_svfprintf_r+0x4b0>
    90c6:	9809      	ldr	r0, [sp, #36]	; 0x24
    90c8:	4659      	mov	r1, fp
    90ca:	aa37      	add	r2, sp, #220	; 0xdc
    90cc:	f7ff fa1e 	bl	850c <__sprint_r>
    90d0:	2800      	cmp	r0, #0
    90d2:	f47f abf7 	bne.w	88c4 <_svfprintf_r+0x29c>
    90d6:	464c      	mov	r4, r9
    90d8:	e4b6      	b.n	8a48 <_svfprintf_r+0x420>
    90da:	9809      	ldr	r0, [sp, #36]	; 0x24
    90dc:	4659      	mov	r1, fp
    90de:	aa37      	add	r2, sp, #220	; 0xdc
    90e0:	f7ff fa14 	bl	850c <__sprint_r>
    90e4:	2800      	cmp	r0, #0
    90e6:	f47f abed 	bne.w	88c4 <_svfprintf_r+0x29c>
    90ea:	464c      	mov	r4, r9
    90ec:	e4bc      	b.n	8a68 <_svfprintf_r+0x440>
    90ee:	9b42      	ldr	r3, [sp, #264]	; 0x108
    90f0:	2b00      	cmp	r3, #0
    90f2:	f340 81d9 	ble.w	94a8 <_svfprintf_r+0xe80>
    90f6:	9918      	ldr	r1, [sp, #96]	; 0x60
    90f8:	428b      	cmp	r3, r1
    90fa:	f2c0 816f 	blt.w	93dc <_svfprintf_r+0xdb4>
    90fe:	9a11      	ldr	r2, [sp, #68]	; 0x44
    9100:	6061      	str	r1, [r4, #4]
    9102:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    9104:	6022      	str	r2, [r4, #0]
    9106:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    9108:	3301      	adds	r3, #1
    910a:	9338      	str	r3, [sp, #224]	; 0xe0
    910c:	1852      	adds	r2, r2, r1
    910e:	2b07      	cmp	r3, #7
    9110:	9239      	str	r2, [sp, #228]	; 0xe4
    9112:	bfd8      	it	le
    9114:	f104 0308 	addle.w	r3, r4, #8
    9118:	f300 83ba 	bgt.w	9890 <_svfprintf_r+0x1268>
    911c:	9c42      	ldr	r4, [sp, #264]	; 0x108
    911e:	9818      	ldr	r0, [sp, #96]	; 0x60
    9120:	1a24      	subs	r4, r4, r0
    9122:	2c00      	cmp	r4, #0
    9124:	f340 819b 	ble.w	945e <_svfprintf_r+0xe36>
    9128:	2c10      	cmp	r4, #16
    912a:	4f38      	ldr	r7, [pc, #224]	; (920c <_svfprintf_r+0xbe4>)
    912c:	f340 818b 	ble.w	9446 <_svfprintf_r+0xe1e>
    9130:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
    9134:	2610      	movs	r6, #16
    9136:	46aa      	mov	sl, r5
    9138:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    913c:	9d09      	ldr	r5, [sp, #36]	; 0x24
    913e:	e003      	b.n	9148 <_svfprintf_r+0xb20>
    9140:	3c10      	subs	r4, #16
    9142:	2c10      	cmp	r4, #16
    9144:	f340 817c 	ble.w	9440 <_svfprintf_r+0xe18>
    9148:	605e      	str	r6, [r3, #4]
    914a:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    914c:	9939      	ldr	r1, [sp, #228]	; 0xe4
    914e:	3201      	adds	r2, #1
    9150:	601f      	str	r7, [r3, #0]
    9152:	3110      	adds	r1, #16
    9154:	2a07      	cmp	r2, #7
    9156:	9139      	str	r1, [sp, #228]	; 0xe4
    9158:	f103 0308 	add.w	r3, r3, #8
    915c:	9238      	str	r2, [sp, #224]	; 0xe0
    915e:	ddef      	ble.n	9140 <_svfprintf_r+0xb18>
    9160:	4628      	mov	r0, r5
    9162:	4659      	mov	r1, fp
    9164:	4642      	mov	r2, r8
    9166:	f7ff f9d1 	bl	850c <__sprint_r>
    916a:	464b      	mov	r3, r9
    916c:	2800      	cmp	r0, #0
    916e:	d0e7      	beq.n	9140 <_svfprintf_r+0xb18>
    9170:	f7ff bba8 	b.w	88c4 <_svfprintf_r+0x29c>
    9174:	9816      	ldr	r0, [sp, #88]	; 0x58
    9176:	f8dd c05c 	ldr.w	ip, [sp, #92]	; 0x5c
    917a:	4603      	mov	r3, r0
    917c:	9011      	str	r0, [sp, #68]	; 0x44
    917e:	0931      	lsrs	r1, r6, #4
    9180:	f006 020f 	and.w	r2, r6, #15
    9184:	ea41 7107 	orr.w	r1, r1, r7, lsl #28
    9188:	0938      	lsrs	r0, r7, #4
    918a:	f81c 2002 	ldrb.w	r2, [ip, r2]
    918e:	460e      	mov	r6, r1
    9190:	4607      	mov	r7, r0
    9192:	ea56 0107 	orrs.w	r1, r6, r7
    9196:	f803 2d01 	strb.w	r2, [r3, #-1]!
    919a:	d1f0      	bne.n	917e <_svfprintf_r+0xb56>
    919c:	9a16      	ldr	r2, [sp, #88]	; 0x58
    919e:	9311      	str	r3, [sp, #68]	; 0x44
    91a0:	1ad2      	subs	r2, r2, r3
    91a2:	920e      	str	r2, [sp, #56]	; 0x38
    91a4:	f7ff bbed 	b.w	8982 <_svfprintf_r+0x35a>
    91a8:	2300      	movs	r3, #0
    91aa:	2209      	movs	r2, #9
    91ac:	42b2      	cmp	r2, r6
    91ae:	eb73 0007 	sbcs.w	r0, r3, r7
    91b2:	9b16      	ldr	r3, [sp, #88]	; 0x58
    91b4:	bf3e      	ittt	cc
    91b6:	f8cd 802c 	strcc.w	r8, [sp, #44]	; 0x2c
    91ba:	46a0      	movcc	r8, r4
    91bc:	461c      	movcc	r4, r3
    91be:	d21a      	bcs.n	91f6 <_svfprintf_r+0xbce>
    91c0:	4630      	mov	r0, r6
    91c2:	4639      	mov	r1, r7
    91c4:	220a      	movs	r2, #10
    91c6:	2300      	movs	r3, #0
    91c8:	f009 f89a 	bl	12300 <__aeabi_uldivmod>
    91cc:	4630      	mov	r0, r6
    91ce:	4639      	mov	r1, r7
    91d0:	2300      	movs	r3, #0
    91d2:	f102 0c30 	add.w	ip, r2, #48	; 0x30
    91d6:	220a      	movs	r2, #10
    91d8:	f804 cd01 	strb.w	ip, [r4, #-1]!
    91dc:	f009 f890 	bl	12300 <__aeabi_uldivmod>
    91e0:	4606      	mov	r6, r0
    91e2:	460f      	mov	r7, r1
    91e4:	2009      	movs	r0, #9
    91e6:	2100      	movs	r1, #0
    91e8:	42b0      	cmp	r0, r6
    91ea:	41b9      	sbcs	r1, r7
    91ec:	d3e8      	bcc.n	91c0 <_svfprintf_r+0xb98>
    91ee:	4623      	mov	r3, r4
    91f0:	4644      	mov	r4, r8
    91f2:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
    91f6:	1e5a      	subs	r2, r3, #1
    91f8:	3630      	adds	r6, #48	; 0x30
    91fa:	9211      	str	r2, [sp, #68]	; 0x44
    91fc:	f803 6c01 	strb.w	r6, [r3, #-1]
    9200:	9b16      	ldr	r3, [sp, #88]	; 0x58
    9202:	1a9b      	subs	r3, r3, r2
    9204:	930e      	str	r3, [sp, #56]	; 0x38
    9206:	f7ff bbbc 	b.w	8982 <_svfprintf_r+0x35a>
    920a:	bf00      	nop
    920c:	00012ec8 	.word	0x00012ec8
    9210:	9809      	ldr	r0, [sp, #36]	; 0x24
    9212:	4659      	mov	r1, fp
    9214:	aa37      	add	r2, sp, #220	; 0xdc
    9216:	f7ff f979 	bl	850c <__sprint_r>
    921a:	2800      	cmp	r0, #0
    921c:	f47f ab52 	bne.w	88c4 <_svfprintf_r+0x29c>
    9220:	464c      	mov	r4, r9
    9222:	f7ff bbff 	b.w	8a24 <_svfprintf_r+0x3fc>
    9226:	9818      	ldr	r0, [sp, #96]	; 0x60
    9228:	1e46      	subs	r6, r0, #1
    922a:	2e00      	cmp	r6, #0
    922c:	f77f ab08 	ble.w	8840 <_svfprintf_r+0x218>
    9230:	2e10      	cmp	r6, #16
    9232:	4f9c      	ldr	r7, [pc, #624]	; (94a4 <_svfprintf_r+0xe7c>)
    9234:	bfc8      	it	gt
    9236:	f04f 0810 	movgt.w	r8, #16
    923a:	dc03      	bgt.n	9244 <_svfprintf_r+0xc1c>
    923c:	e01b      	b.n	9276 <_svfprintf_r+0xc4e>
    923e:	3e10      	subs	r6, #16
    9240:	2e10      	cmp	r6, #16
    9242:	dd18      	ble.n	9276 <_svfprintf_r+0xc4e>
    9244:	f8c4 8004 	str.w	r8, [r4, #4]
    9248:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    924a:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    924c:	3301      	adds	r3, #1
    924e:	6027      	str	r7, [r4, #0]
    9250:	3210      	adds	r2, #16
    9252:	2b07      	cmp	r3, #7
    9254:	9239      	str	r2, [sp, #228]	; 0xe4
    9256:	f104 0408 	add.w	r4, r4, #8
    925a:	9338      	str	r3, [sp, #224]	; 0xe0
    925c:	ddef      	ble.n	923e <_svfprintf_r+0xc16>
    925e:	9809      	ldr	r0, [sp, #36]	; 0x24
    9260:	4659      	mov	r1, fp
    9262:	aa37      	add	r2, sp, #220	; 0xdc
    9264:	464c      	mov	r4, r9
    9266:	f7ff f951 	bl	850c <__sprint_r>
    926a:	2800      	cmp	r0, #0
    926c:	f47f ab2a 	bne.w	88c4 <_svfprintf_r+0x29c>
    9270:	3e10      	subs	r6, #16
    9272:	2e10      	cmp	r6, #16
    9274:	dce6      	bgt.n	9244 <_svfprintf_r+0xc1c>
    9276:	6066      	str	r6, [r4, #4]
    9278:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    927a:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    927c:	3301      	adds	r3, #1
    927e:	6027      	str	r7, [r4, #0]
    9280:	1992      	adds	r2, r2, r6
    9282:	2b07      	cmp	r3, #7
    9284:	9239      	str	r2, [sp, #228]	; 0xe4
    9286:	9338      	str	r3, [sp, #224]	; 0xe0
    9288:	f77f aad9 	ble.w	883e <_svfprintf_r+0x216>
    928c:	e706      	b.n	909c <_svfprintf_r+0xa74>
    928e:	9814      	ldr	r0, [sp, #80]	; 0x50
    9290:	2130      	movs	r1, #48	; 0x30
    9292:	f04a 0a02 	orr.w	sl, sl, #2
    9296:	2201      	movs	r2, #1
    9298:	2302      	movs	r3, #2
    929a:	f88d 110c 	strb.w	r1, [sp, #268]	; 0x10c
    929e:	f88d 010d 	strb.w	r0, [sp, #269]	; 0x10d
    92a2:	f7ff bb39 	b.w	8918 <_svfprintf_r+0x2f0>
    92a6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    92a8:	1d13      	adds	r3, r2, #4
    92aa:	6816      	ldr	r6, [r2, #0]
    92ac:	930a      	str	r3, [sp, #40]	; 0x28
    92ae:	4636      	mov	r6, r6
    92b0:	ea4f 77e6 	mov.w	r7, r6, asr #31
    92b4:	2e00      	cmp	r6, #0
    92b6:	f177 0000 	sbcs.w	r0, r7, #0
    92ba:	f6bf ac8a 	bge.w	8bd2 <_svfprintf_r+0x5aa>
    92be:	4276      	negs	r6, r6
    92c0:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
    92c4:	232d      	movs	r3, #45	; 0x2d
    92c6:	ea56 0207 	orrs.w	r2, r6, r7
    92ca:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
    92ce:	bf0c      	ite	eq
    92d0:	2200      	moveq	r2, #0
    92d2:	2201      	movne	r2, #1
    92d4:	2301      	movs	r3, #1
    92d6:	f7ff bb23 	b.w	8920 <_svfprintf_r+0x2f8>
    92da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    92dc:	1d18      	adds	r0, r3, #4
    92de:	681e      	ldr	r6, [r3, #0]
    92e0:	900a      	str	r0, [sp, #40]	; 0x28
    92e2:	4636      	mov	r6, r6
    92e4:	f04f 0700 	mov.w	r7, #0
    92e8:	f7ff bb0c 	b.w	8904 <_svfprintf_r+0x2dc>
    92ec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    92ee:	1d13      	adds	r3, r2, #4
    92f0:	6816      	ldr	r6, [r2, #0]
    92f2:	930a      	str	r3, [sp, #40]	; 0x28
    92f4:	2301      	movs	r3, #1
    92f6:	1e32      	subs	r2, r6, #0
    92f8:	bf18      	it	ne
    92fa:	2201      	movne	r2, #1
    92fc:	4636      	mov	r6, r6
    92fe:	f04f 0700 	mov.w	r7, #0
    9302:	f7ff bb09 	b.w	8918 <_svfprintf_r+0x2f0>
    9306:	9809      	ldr	r0, [sp, #36]	; 0x24
    9308:	4659      	mov	r1, fp
    930a:	aa37      	add	r2, sp, #220	; 0xdc
    930c:	f7ff f8fe 	bl	850c <__sprint_r>
    9310:	2800      	cmp	r0, #0
    9312:	f47f aad7 	bne.w	88c4 <_svfprintf_r+0x29c>
    9316:	464c      	mov	r4, r9
    9318:	f7ff ba79 	b.w	880e <_svfprintf_r+0x1e6>
    931c:	9809      	ldr	r0, [sp, #36]	; 0x24
    931e:	4659      	mov	r1, fp
    9320:	aa37      	add	r2, sp, #220	; 0xdc
    9322:	f7ff f8f3 	bl	850c <__sprint_r>
    9326:	2800      	cmp	r0, #0
    9328:	f47f aacc 	bne.w	88c4 <_svfprintf_r+0x29c>
    932c:	464c      	mov	r4, r9
    932e:	f7ff ba60 	b.w	87f2 <_svfprintf_r+0x1ca>
    9332:	2830      	cmp	r0, #48	; 0x30
    9334:	f000 8296 	beq.w	9864 <_svfprintf_r+0x123c>
    9338:	9a11      	ldr	r2, [sp, #68]	; 0x44
    933a:	2330      	movs	r3, #48	; 0x30
    933c:	f802 3d01 	strb.w	r3, [r2, #-1]!
    9340:	9b16      	ldr	r3, [sp, #88]	; 0x58
    9342:	9211      	str	r2, [sp, #68]	; 0x44
    9344:	1a9b      	subs	r3, r3, r2
    9346:	930e      	str	r3, [sp, #56]	; 0x38
    9348:	f7ff bb1b 	b.w	8982 <_svfprintf_r+0x35a>
    934c:	9809      	ldr	r0, [sp, #36]	; 0x24
    934e:	4659      	mov	r1, fp
    9350:	aa37      	add	r2, sp, #220	; 0xdc
    9352:	f7ff f8db 	bl	850c <__sprint_r>
    9356:	2800      	cmp	r0, #0
    9358:	f47f aab4 	bne.w	88c4 <_svfprintf_r+0x29c>
    935c:	464c      	mov	r4, r9
    935e:	f7ff bb87 	b.w	8a70 <_svfprintf_r+0x448>
    9362:	605e      	str	r6, [r3, #4]
    9364:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    9366:	9939      	ldr	r1, [sp, #228]	; 0xe4
    9368:	3201      	adds	r2, #1
    936a:	601f      	str	r7, [r3, #0]
    936c:	1989      	adds	r1, r1, r6
    936e:	2a07      	cmp	r2, #7
    9370:	9139      	str	r1, [sp, #228]	; 0xe4
    9372:	9238      	str	r2, [sp, #224]	; 0xe0
    9374:	f73f abc1 	bgt.w	8afa <_svfprintf_r+0x4d2>
    9378:	3308      	adds	r3, #8
    937a:	f7ff ba71 	b.w	8860 <_svfprintf_r+0x238>
    937e:	990a      	ldr	r1, [sp, #40]	; 0x28
    9380:	462b      	mov	r3, r5
    9382:	782a      	ldrb	r2, [r5, #0]
    9384:	910a      	str	r1, [sp, #40]	; 0x28
    9386:	f7ff b9b8 	b.w	86fa <_svfprintf_r+0xd2>
    938a:	f01a 0f10 	tst.w	sl, #16
    938e:	f000 81cd 	beq.w	972c <_svfprintf_r+0x1104>
    9392:	980a      	ldr	r0, [sp, #40]	; 0x28
    9394:	990d      	ldr	r1, [sp, #52]	; 0x34
    9396:	f100 0a04 	add.w	sl, r0, #4
    939a:	6803      	ldr	r3, [r0, #0]
    939c:	6019      	str	r1, [r3, #0]
    939e:	f7ff b96d 	b.w	867c <_svfprintf_r+0x54>
    93a2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    93a4:	1dd3      	adds	r3, r2, #7
    93a6:	f023 0307 	bic.w	r3, r3, #7
    93aa:	f103 0008 	add.w	r0, r3, #8
    93ae:	900a      	str	r0, [sp, #40]	; 0x28
    93b0:	685e      	ldr	r6, [r3, #4]
    93b2:	681f      	ldr	r7, [r3, #0]
    93b4:	9619      	str	r6, [sp, #100]	; 0x64
    93b6:	9710      	str	r7, [sp, #64]	; 0x40
    93b8:	e43f      	b.n	8c3a <_svfprintf_r+0x612>
    93ba:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
    93be:	f000 81a9 	beq.w	9714 <_svfprintf_r+0x10ec>
    93c2:	990a      	ldr	r1, [sp, #40]	; 0x28
    93c4:	4613      	mov	r3, r2
    93c6:	1d0a      	adds	r2, r1, #4
    93c8:	920a      	str	r2, [sp, #40]	; 0x28
    93ca:	880e      	ldrh	r6, [r1, #0]
    93cc:	1e32      	subs	r2, r6, #0
    93ce:	bf18      	it	ne
    93d0:	2201      	movne	r2, #1
    93d2:	4636      	mov	r6, r6
    93d4:	f04f 0700 	mov.w	r7, #0
    93d8:	f7ff ba9e 	b.w	8918 <_svfprintf_r+0x2f0>
    93dc:	9a11      	ldr	r2, [sp, #68]	; 0x44
    93de:	6063      	str	r3, [r4, #4]
    93e0:	9938      	ldr	r1, [sp, #224]	; 0xe0
    93e2:	6022      	str	r2, [r4, #0]
    93e4:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    93e6:	3101      	adds	r1, #1
    93e8:	9138      	str	r1, [sp, #224]	; 0xe0
    93ea:	18d3      	adds	r3, r2, r3
    93ec:	2907      	cmp	r1, #7
    93ee:	9339      	str	r3, [sp, #228]	; 0xe4
    93f0:	f300 8262 	bgt.w	98b8 <_svfprintf_r+0x1290>
    93f4:	3408      	adds	r4, #8
    93f6:	2301      	movs	r3, #1
    93f8:	9e42      	ldr	r6, [sp, #264]	; 0x108
    93fa:	6063      	str	r3, [r4, #4]
    93fc:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    93fe:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    9400:	3301      	adds	r3, #1
    9402:	981b      	ldr	r0, [sp, #108]	; 0x6c
    9404:	3201      	adds	r2, #1
    9406:	2b07      	cmp	r3, #7
    9408:	9338      	str	r3, [sp, #224]	; 0xe0
    940a:	bfd8      	it	le
    940c:	f104 0308 	addle.w	r3, r4, #8
    9410:	6020      	str	r0, [r4, #0]
    9412:	9239      	str	r2, [sp, #228]	; 0xe4
    9414:	f300 8246 	bgt.w	98a4 <_svfprintf_r+0x127c>
    9418:	9a42      	ldr	r2, [sp, #264]	; 0x108
    941a:	9911      	ldr	r1, [sp, #68]	; 0x44
    941c:	9818      	ldr	r0, [sp, #96]	; 0x60
    941e:	198e      	adds	r6, r1, r6
    9420:	601e      	str	r6, [r3, #0]
    9422:	1a81      	subs	r1, r0, r2
    9424:	6059      	str	r1, [r3, #4]
    9426:	9939      	ldr	r1, [sp, #228]	; 0xe4
    9428:	1a8a      	subs	r2, r1, r2
    942a:	9938      	ldr	r1, [sp, #224]	; 0xe0
    942c:	1812      	adds	r2, r2, r0
    942e:	9239      	str	r2, [sp, #228]	; 0xe4
    9430:	3101      	adds	r1, #1
    9432:	9138      	str	r1, [sp, #224]	; 0xe0
    9434:	2907      	cmp	r1, #7
    9436:	f73f ab60 	bgt.w	8afa <_svfprintf_r+0x4d2>
    943a:	3308      	adds	r3, #8
    943c:	f7ff ba10 	b.w	8860 <_svfprintf_r+0x238>
    9440:	4655      	mov	r5, sl
    9442:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
    9446:	605c      	str	r4, [r3, #4]
    9448:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    944a:	9939      	ldr	r1, [sp, #228]	; 0xe4
    944c:	3201      	adds	r2, #1
    944e:	601f      	str	r7, [r3, #0]
    9450:	1909      	adds	r1, r1, r4
    9452:	2a07      	cmp	r2, #7
    9454:	9139      	str	r1, [sp, #228]	; 0xe4
    9456:	9238      	str	r2, [sp, #224]	; 0xe0
    9458:	f300 827f 	bgt.w	995a <_svfprintf_r+0x1332>
    945c:	3308      	adds	r3, #8
    945e:	f01a 0f01 	tst.w	sl, #1
    9462:	f43f a9fd 	beq.w	8860 <_svfprintf_r+0x238>
    9466:	991b      	ldr	r1, [sp, #108]	; 0x6c
    9468:	2201      	movs	r2, #1
    946a:	605a      	str	r2, [r3, #4]
    946c:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    946e:	6019      	str	r1, [r3, #0]
    9470:	9939      	ldr	r1, [sp, #228]	; 0xe4
    9472:	3201      	adds	r2, #1
    9474:	9238      	str	r2, [sp, #224]	; 0xe0
    9476:	3101      	adds	r1, #1
    9478:	2a07      	cmp	r2, #7
    947a:	9139      	str	r1, [sp, #228]	; 0xe4
    947c:	f73f ab3d 	bgt.w	8afa <_svfprintf_r+0x4d2>
    9480:	3308      	adds	r3, #8
    9482:	f7ff b9ed 	b.w	8860 <_svfprintf_r+0x238>
    9486:	232d      	movs	r3, #45	; 0x2d
    9488:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
    948c:	f7ff bbe8 	b.w	8c60 <_svfprintf_r+0x638>
    9490:	9809      	ldr	r0, [sp, #36]	; 0x24
    9492:	4659      	mov	r1, fp
    9494:	aa37      	add	r2, sp, #220	; 0xdc
    9496:	f7ff f839 	bl	850c <__sprint_r>
    949a:	2800      	cmp	r0, #0
    949c:	f47f aa12 	bne.w	88c4 <_svfprintf_r+0x29c>
    94a0:	464b      	mov	r3, r9
    94a2:	e556      	b.n	8f52 <_svfprintf_r+0x92a>
    94a4:	00012ec8 	.word	0x00012ec8
    94a8:	2301      	movs	r3, #1
    94aa:	6063      	str	r3, [r4, #4]
    94ac:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    94ae:	f642 7318 	movw	r3, #12056	; 0x2f18
    94b2:	f2c0 0301 	movt	r3, #1
    94b6:	6023      	str	r3, [r4, #0]
    94b8:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    94ba:	3201      	adds	r2, #1
    94bc:	9238      	str	r2, [sp, #224]	; 0xe0
    94be:	3301      	adds	r3, #1
    94c0:	2a07      	cmp	r2, #7
    94c2:	9339      	str	r3, [sp, #228]	; 0xe4
    94c4:	bfd8      	it	le
    94c6:	f104 0308 	addle.w	r3, r4, #8
    94ca:	f300 8173 	bgt.w	97b4 <_svfprintf_r+0x118c>
    94ce:	9a42      	ldr	r2, [sp, #264]	; 0x108
    94d0:	b92a      	cbnz	r2, 94de <_svfprintf_r+0xeb6>
    94d2:	9818      	ldr	r0, [sp, #96]	; 0x60
    94d4:	b918      	cbnz	r0, 94de <_svfprintf_r+0xeb6>
    94d6:	f01a 0f01 	tst.w	sl, #1
    94da:	f43f a9c1 	beq.w	8860 <_svfprintf_r+0x238>
    94de:	991b      	ldr	r1, [sp, #108]	; 0x6c
    94e0:	2201      	movs	r2, #1
    94e2:	605a      	str	r2, [r3, #4]
    94e4:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    94e6:	6019      	str	r1, [r3, #0]
    94e8:	9939      	ldr	r1, [sp, #228]	; 0xe4
    94ea:	3201      	adds	r2, #1
    94ec:	9238      	str	r2, [sp, #224]	; 0xe0
    94ee:	3101      	adds	r1, #1
    94f0:	2a07      	cmp	r2, #7
    94f2:	9139      	str	r1, [sp, #228]	; 0xe4
    94f4:	f300 8168 	bgt.w	97c8 <_svfprintf_r+0x11a0>
    94f8:	3308      	adds	r3, #8
    94fa:	9c42      	ldr	r4, [sp, #264]	; 0x108
    94fc:	4264      	negs	r4, r4
    94fe:	2c00      	cmp	r4, #0
    9500:	f340 8187 	ble.w	9812 <_svfprintf_r+0x11ea>
    9504:	2c10      	cmp	r4, #16
    9506:	4f9e      	ldr	r7, [pc, #632]	; (9780 <_svfprintf_r+0x1158>)
    9508:	f340 81a0 	ble.w	984c <_svfprintf_r+0x1224>
    950c:	2610      	movs	r6, #16
    950e:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    9512:	e003      	b.n	951c <_svfprintf_r+0xef4>
    9514:	3c10      	subs	r4, #16
    9516:	2c10      	cmp	r4, #16
    9518:	f340 8198 	ble.w	984c <_svfprintf_r+0x1224>
    951c:	605e      	str	r6, [r3, #4]
    951e:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    9520:	9939      	ldr	r1, [sp, #228]	; 0xe4
    9522:	3201      	adds	r2, #1
    9524:	601f      	str	r7, [r3, #0]
    9526:	3110      	adds	r1, #16
    9528:	2a07      	cmp	r2, #7
    952a:	9139      	str	r1, [sp, #228]	; 0xe4
    952c:	f103 0308 	add.w	r3, r3, #8
    9530:	9238      	str	r2, [sp, #224]	; 0xe0
    9532:	ddef      	ble.n	9514 <_svfprintf_r+0xeec>
    9534:	9809      	ldr	r0, [sp, #36]	; 0x24
    9536:	4659      	mov	r1, fp
    9538:	4642      	mov	r2, r8
    953a:	f7fe ffe7 	bl	850c <__sprint_r>
    953e:	464b      	mov	r3, r9
    9540:	2800      	cmp	r0, #0
    9542:	d0e7      	beq.n	9514 <_svfprintf_r+0xeec>
    9544:	f7ff b9be 	b.w	88c4 <_svfprintf_r+0x29c>
    9548:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    954a:	465e      	mov	r6, fp
    954c:	2b00      	cmp	r3, #0
    954e:	f43f a9ba 	beq.w	88c6 <_svfprintf_r+0x29e>
    9552:	9809      	ldr	r0, [sp, #36]	; 0x24
    9554:	4659      	mov	r1, fp
    9556:	aa37      	add	r2, sp, #220	; 0xdc
    9558:	f7fe ffd8 	bl	850c <__sprint_r>
    955c:	f7ff b9b3 	b.w	88c6 <_svfprintf_r+0x29e>
    9560:	990a      	ldr	r1, [sp, #40]	; 0x28
    9562:	f04a 0a20 	orr.w	sl, sl, #32
    9566:	786a      	ldrb	r2, [r5, #1]
    9568:	1c6b      	adds	r3, r5, #1
    956a:	910a      	str	r1, [sp, #40]	; 0x28
    956c:	f7ff b8c5 	b.w	86fa <_svfprintf_r+0xd2>
    9570:	4638      	mov	r0, r7
    9572:	4631      	mov	r1, r6
    9574:	9308      	str	r3, [sp, #32]
    9576:	f006 f9fb 	bl	f970 <__isnand>
    957a:	9b08      	ldr	r3, [sp, #32]
    957c:	2800      	cmp	r0, #0
    957e:	f040 8101 	bne.w	9784 <_svfprintf_r+0x115c>
    9582:	f1b8 3fff 	cmp.w	r8, #4294967295
    9586:	bf08      	it	eq
    9588:	f108 0807 	addeq.w	r8, r8, #7
    958c:	d00e      	beq.n	95ac <_svfprintf_r+0xf84>
    958e:	9a14      	ldr	r2, [sp, #80]	; 0x50
    9590:	2a67      	cmp	r2, #103	; 0x67
    9592:	bf14      	ite	ne
    9594:	2300      	movne	r3, #0
    9596:	2301      	moveq	r3, #1
    9598:	2a47      	cmp	r2, #71	; 0x47
    959a:	bf08      	it	eq
    959c:	f043 0301 	orreq.w	r3, r3, #1
    95a0:	b123      	cbz	r3, 95ac <_svfprintf_r+0xf84>
    95a2:	f1b8 0f00 	cmp.w	r8, #0
    95a6:	bf08      	it	eq
    95a8:	f04f 0801 	moveq.w	r8, #1
    95ac:	4633      	mov	r3, r6
    95ae:	463a      	mov	r2, r7
    95b0:	e9cd 233a 	strd	r2, r3, [sp, #232]	; 0xe8
    95b4:	f44a 7a80 	orr.w	sl, sl, #256	; 0x100
    95b8:	9b3b      	ldr	r3, [sp, #236]	; 0xec
    95ba:	2b00      	cmp	r3, #0
    95bc:	f2c0 820a 	blt.w	99d4 <_svfprintf_r+0x13ac>
    95c0:	2300      	movs	r3, #0
    95c2:	9315      	str	r3, [sp, #84]	; 0x54
    95c4:	9914      	ldr	r1, [sp, #80]	; 0x50
    95c6:	2966      	cmp	r1, #102	; 0x66
    95c8:	bf14      	ite	ne
    95ca:	2300      	movne	r3, #0
    95cc:	2301      	moveq	r3, #1
    95ce:	2946      	cmp	r1, #70	; 0x46
    95d0:	bf08      	it	eq
    95d2:	f043 0301 	orreq.w	r3, r3, #1
    95d6:	9312      	str	r3, [sp, #72]	; 0x48
    95d8:	2b00      	cmp	r3, #0
    95da:	f000 818a 	beq.w	98f2 <_svfprintf_r+0x12ca>
    95de:	2303      	movs	r3, #3
    95e0:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    95e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
    95e6:	970e      	str	r7, [sp, #56]	; 0x38
    95e8:	960f      	str	r6, [sp, #60]	; 0x3c
    95ea:	9300      	str	r3, [sp, #0]
    95ec:	9809      	ldr	r0, [sp, #36]	; 0x24
    95ee:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
    95f2:	9101      	str	r1, [sp, #4]
    95f4:	a942      	add	r1, sp, #264	; 0x108
    95f6:	9102      	str	r1, [sp, #8]
    95f8:	a941      	add	r1, sp, #260	; 0x104
    95fa:	9103      	str	r1, [sp, #12]
    95fc:	a940      	add	r1, sp, #256	; 0x100
    95fe:	9104      	str	r1, [sp, #16]
    9600:	f003 f966 	bl	c8d0 <_dtoa_r>
    9604:	9a14      	ldr	r2, [sp, #80]	; 0x50
    9606:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
    960a:	bf18      	it	ne
    960c:	2301      	movne	r3, #1
    960e:	2a47      	cmp	r2, #71	; 0x47
    9610:	bf0c      	ite	eq
    9612:	2300      	moveq	r3, #0
    9614:	f003 0301 	andne.w	r3, r3, #1
    9618:	9011      	str	r0, [sp, #68]	; 0x44
    961a:	b92b      	cbnz	r3, 9628 <_svfprintf_r+0x1000>
    961c:	f01a 0f01 	tst.w	sl, #1
    9620:	bf08      	it	eq
    9622:	f8dd c100 	ldreq.w	ip, [sp, #256]	; 0x100
    9626:	d01a      	beq.n	965e <_svfprintf_r+0x1036>
    9628:	9b11      	ldr	r3, [sp, #68]	; 0x44
    962a:	980b      	ldr	r0, [sp, #44]	; 0x2c
    962c:	9912      	ldr	r1, [sp, #72]	; 0x48
    962e:	eb03 0c00 	add.w	ip, r3, r0
    9632:	b129      	cbz	r1, 9640 <_svfprintf_r+0x1018>
    9634:	781b      	ldrb	r3, [r3, #0]
    9636:	2b30      	cmp	r3, #48	; 0x30
    9638:	f000 80d0 	beq.w	97dc <_svfprintf_r+0x11b4>
    963c:	9b42      	ldr	r3, [sp, #264]	; 0x108
    963e:	449c      	add	ip, r3
    9640:	4638      	mov	r0, r7
    9642:	2200      	movs	r2, #0
    9644:	2300      	movs	r3, #0
    9646:	4631      	mov	r1, r6
    9648:	f8cd c020 	str.w	ip, [sp, #32]
    964c:	f008 fd40 	bl	120d0 <__aeabi_dcmpeq>
    9650:	f8dd c020 	ldr.w	ip, [sp, #32]
    9654:	2800      	cmp	r0, #0
    9656:	f000 8173 	beq.w	9940 <_svfprintf_r+0x1318>
    965a:	f8cd c100 	str.w	ip, [sp, #256]	; 0x100
    965e:	9814      	ldr	r0, [sp, #80]	; 0x50
    9660:	9911      	ldr	r1, [sp, #68]	; 0x44
    9662:	2867      	cmp	r0, #103	; 0x67
    9664:	bf14      	ite	ne
    9666:	2300      	movne	r3, #0
    9668:	2301      	moveq	r3, #1
    966a:	2847      	cmp	r0, #71	; 0x47
    966c:	bf08      	it	eq
    966e:	f043 0301 	orreq.w	r3, r3, #1
    9672:	ebc1 010c 	rsb	r1, r1, ip
    9676:	9118      	str	r1, [sp, #96]	; 0x60
    9678:	2b00      	cmp	r3, #0
    967a:	f000 814a 	beq.w	9912 <_svfprintf_r+0x12ea>
    967e:	9a42      	ldr	r2, [sp, #264]	; 0x108
    9680:	f112 0f03 	cmn.w	r2, #3
    9684:	920e      	str	r2, [sp, #56]	; 0x38
    9686:	db02      	blt.n	968e <_svfprintf_r+0x1066>
    9688:	4590      	cmp	r8, r2
    968a:	f280 814b 	bge.w	9924 <_svfprintf_r+0x12fc>
    968e:	9b14      	ldr	r3, [sp, #80]	; 0x50
    9690:	3b02      	subs	r3, #2
    9692:	9314      	str	r3, [sp, #80]	; 0x50
    9694:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    9696:	9814      	ldr	r0, [sp, #80]	; 0x50
    9698:	1e53      	subs	r3, r2, #1
    969a:	9342      	str	r3, [sp, #264]	; 0x108
    969c:	2b00      	cmp	r3, #0
    969e:	f88d 00f8 	strb.w	r0, [sp, #248]	; 0xf8
    96a2:	f2c0 81d1 	blt.w	9a48 <_svfprintf_r+0x1420>
    96a6:	222b      	movs	r2, #43	; 0x2b
    96a8:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
    96ac:	2b09      	cmp	r3, #9
    96ae:	f300 8162 	bgt.w	9976 <_svfprintf_r+0x134e>
    96b2:	a93f      	add	r1, sp, #252	; 0xfc
    96b4:	3330      	adds	r3, #48	; 0x30
    96b6:	f88d 30fb 	strb.w	r3, [sp, #251]	; 0xfb
    96ba:	2330      	movs	r3, #48	; 0x30
    96bc:	f88d 30fa 	strb.w	r3, [sp, #250]	; 0xfa
    96c0:	ab3e      	add	r3, sp, #248	; 0xf8
    96c2:	9a18      	ldr	r2, [sp, #96]	; 0x60
    96c4:	1acb      	subs	r3, r1, r3
    96c6:	9918      	ldr	r1, [sp, #96]	; 0x60
    96c8:	931a      	str	r3, [sp, #104]	; 0x68
    96ca:	1859      	adds	r1, r3, r1
    96cc:	2a01      	cmp	r2, #1
    96ce:	910e      	str	r1, [sp, #56]	; 0x38
    96d0:	f340 81cc 	ble.w	9a6c <_svfprintf_r+0x1444>
    96d4:	980e      	ldr	r0, [sp, #56]	; 0x38
    96d6:	3001      	adds	r0, #1
    96d8:	900e      	str	r0, [sp, #56]	; 0x38
    96da:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
    96de:	910b      	str	r1, [sp, #44]	; 0x2c
    96e0:	9b15      	ldr	r3, [sp, #84]	; 0x54
    96e2:	2b00      	cmp	r3, #0
    96e4:	f000 80fd 	beq.w	98e2 <_svfprintf_r+0x12ba>
    96e8:	232d      	movs	r3, #45	; 0x2d
    96ea:	2000      	movs	r0, #0
    96ec:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
    96f0:	9015      	str	r0, [sp, #84]	; 0x54
    96f2:	f7ff b950 	b.w	8996 <_svfprintf_r+0x36e>
    96f6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    96f8:	425b      	negs	r3, r3
    96fa:	930c      	str	r3, [sp, #48]	; 0x30
    96fc:	f7ff bace 	b.w	8c9c <_svfprintf_r+0x674>
    9700:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    9702:	2000      	movs	r0, #0
    9704:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    9708:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
    970c:	9015      	str	r0, [sp, #84]	; 0x54
    970e:	920b      	str	r2, [sp, #44]	; 0x2c
    9710:	f7ff b940 	b.w	8994 <_svfprintf_r+0x36c>
    9714:	980a      	ldr	r0, [sp, #40]	; 0x28
    9716:	1d01      	adds	r1, r0, #4
    9718:	910a      	str	r1, [sp, #40]	; 0x28
    971a:	6806      	ldr	r6, [r0, #0]
    971c:	1e32      	subs	r2, r6, #0
    971e:	bf18      	it	ne
    9720:	2201      	movne	r2, #1
    9722:	4636      	mov	r6, r6
    9724:	f04f 0700 	mov.w	r7, #0
    9728:	f7ff b8f6 	b.w	8918 <_svfprintf_r+0x2f0>
    972c:	f01a 0f40 	tst.w	sl, #64	; 0x40
    9730:	bf17      	itett	ne
    9732:	9a0a      	ldrne	r2, [sp, #40]	; 0x28
    9734:	990a      	ldreq	r1, [sp, #40]	; 0x28
    9736:	980d      	ldrne	r0, [sp, #52]	; 0x34
    9738:	f102 0a04 	addne.w	sl, r2, #4
    973c:	bf11      	iteee	ne
    973e:	6813      	ldrne	r3, [r2, #0]
    9740:	f101 0a04 	addeq.w	sl, r1, #4
    9744:	680b      	ldreq	r3, [r1, #0]
    9746:	9a0d      	ldreq	r2, [sp, #52]	; 0x34
    9748:	bf14      	ite	ne
    974a:	8018      	strhne	r0, [r3, #0]
    974c:	601a      	streq	r2, [r3, #0]
    974e:	f7fe bf95 	b.w	867c <_svfprintf_r+0x54>
    9752:	9809      	ldr	r0, [sp, #36]	; 0x24
    9754:	4659      	mov	r1, fp
    9756:	aa37      	add	r2, sp, #220	; 0xdc
    9758:	f7fe fed8 	bl	850c <__sprint_r>
    975c:	2800      	cmp	r0, #0
    975e:	f47f a8b1 	bne.w	88c4 <_svfprintf_r+0x29c>
    9762:	464b      	mov	r3, r9
    9764:	e40b      	b.n	8f7e <_svfprintf_r+0x956>
    9766:	9809      	ldr	r0, [sp, #36]	; 0x24
    9768:	2140      	movs	r1, #64	; 0x40
    976a:	f004 fd81 	bl	e270 <_malloc_r>
    976e:	6030      	str	r0, [r6, #0]
    9770:	6130      	str	r0, [r6, #16]
    9772:	2800      	cmp	r0, #0
    9774:	f000 818d 	beq.w	9a92 <_svfprintf_r+0x146a>
    9778:	2340      	movs	r3, #64	; 0x40
    977a:	6173      	str	r3, [r6, #20]
    977c:	f7fe bf67 	b.w	864e <_svfprintf_r+0x26>
    9780:	00012ec8 	.word	0x00012ec8
    9784:	2003      	movs	r0, #3
    9786:	f642 62f8 	movw	r2, #12024	; 0x2ef8
    978a:	f642 61f4 	movw	r1, #12020	; 0x2ef4
    978e:	900b      	str	r0, [sp, #44]	; 0x2c
    9790:	9814      	ldr	r0, [sp, #80]	; 0x50
    9792:	f2c0 0101 	movt	r1, #1
    9796:	f2c0 0201 	movt	r2, #1
    979a:	9315      	str	r3, [sp, #84]	; 0x54
    979c:	2847      	cmp	r0, #71	; 0x47
    979e:	bfd8      	it	le
    97a0:	460a      	movle	r2, r1
    97a2:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
    97a6:	2103      	movs	r1, #3
    97a8:	9211      	str	r2, [sp, #68]	; 0x44
    97aa:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    97ae:	910e      	str	r1, [sp, #56]	; 0x38
    97b0:	f7ff b8f0 	b.w	8994 <_svfprintf_r+0x36c>
    97b4:	9809      	ldr	r0, [sp, #36]	; 0x24
    97b6:	4659      	mov	r1, fp
    97b8:	aa37      	add	r2, sp, #220	; 0xdc
    97ba:	f7fe fea7 	bl	850c <__sprint_r>
    97be:	2800      	cmp	r0, #0
    97c0:	f47f a880 	bne.w	88c4 <_svfprintf_r+0x29c>
    97c4:	464b      	mov	r3, r9
    97c6:	e682      	b.n	94ce <_svfprintf_r+0xea6>
    97c8:	9809      	ldr	r0, [sp, #36]	; 0x24
    97ca:	4659      	mov	r1, fp
    97cc:	aa37      	add	r2, sp, #220	; 0xdc
    97ce:	f7fe fe9d 	bl	850c <__sprint_r>
    97d2:	2800      	cmp	r0, #0
    97d4:	f47f a876 	bne.w	88c4 <_svfprintf_r+0x29c>
    97d8:	464b      	mov	r3, r9
    97da:	e68e      	b.n	94fa <_svfprintf_r+0xed2>
    97dc:	4638      	mov	r0, r7
    97de:	2200      	movs	r2, #0
    97e0:	2300      	movs	r3, #0
    97e2:	4631      	mov	r1, r6
    97e4:	f8cd c020 	str.w	ip, [sp, #32]
    97e8:	f008 fc72 	bl	120d0 <__aeabi_dcmpeq>
    97ec:	f8dd c020 	ldr.w	ip, [sp, #32]
    97f0:	2800      	cmp	r0, #0
    97f2:	f47f af23 	bne.w	963c <_svfprintf_r+0x1014>
    97f6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    97f8:	f1c2 0301 	rsb	r3, r2, #1
    97fc:	9342      	str	r3, [sp, #264]	; 0x108
    97fe:	e71e      	b.n	963e <_svfprintf_r+0x1016>
    9800:	9809      	ldr	r0, [sp, #36]	; 0x24
    9802:	4659      	mov	r1, fp
    9804:	aa37      	add	r2, sp, #220	; 0xdc
    9806:	f7fe fe81 	bl	850c <__sprint_r>
    980a:	2800      	cmp	r0, #0
    980c:	f47f a85a 	bne.w	88c4 <_svfprintf_r+0x29c>
    9810:	464b      	mov	r3, r9
    9812:	9a18      	ldr	r2, [sp, #96]	; 0x60
    9814:	9811      	ldr	r0, [sp, #68]	; 0x44
    9816:	605a      	str	r2, [r3, #4]
    9818:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    981a:	9939      	ldr	r1, [sp, #228]	; 0xe4
    981c:	6018      	str	r0, [r3, #0]
    981e:	3201      	adds	r2, #1
    9820:	9818      	ldr	r0, [sp, #96]	; 0x60
    9822:	9238      	str	r2, [sp, #224]	; 0xe0
    9824:	1809      	adds	r1, r1, r0
    9826:	2a07      	cmp	r2, #7
    9828:	9139      	str	r1, [sp, #228]	; 0xe4
    982a:	f73f a966 	bgt.w	8afa <_svfprintf_r+0x4d2>
    982e:	3308      	adds	r3, #8
    9830:	f7ff b816 	b.w	8860 <_svfprintf_r+0x238>
    9834:	2100      	movs	r1, #0
    9836:	9115      	str	r1, [sp, #84]	; 0x54
    9838:	f7fe fde4 	bl	8404 <strlen>
    983c:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    9840:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    9844:	900e      	str	r0, [sp, #56]	; 0x38
    9846:	920b      	str	r2, [sp, #44]	; 0x2c
    9848:	f7ff b8a4 	b.w	8994 <_svfprintf_r+0x36c>
    984c:	605c      	str	r4, [r3, #4]
    984e:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    9850:	601f      	str	r7, [r3, #0]
    9852:	1c51      	adds	r1, r2, #1
    9854:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    9856:	9138      	str	r1, [sp, #224]	; 0xe0
    9858:	1912      	adds	r2, r2, r4
    985a:	2907      	cmp	r1, #7
    985c:	9239      	str	r2, [sp, #228]	; 0xe4
    985e:	dccf      	bgt.n	9800 <_svfprintf_r+0x11d8>
    9860:	3308      	adds	r3, #8
    9862:	e7d6      	b.n	9812 <_svfprintf_r+0x11ea>
    9864:	9916      	ldr	r1, [sp, #88]	; 0x58
    9866:	9811      	ldr	r0, [sp, #68]	; 0x44
    9868:	1a08      	subs	r0, r1, r0
    986a:	900e      	str	r0, [sp, #56]	; 0x38
    986c:	f7ff b889 	b.w	8982 <_svfprintf_r+0x35a>
    9870:	f1b8 0f06 	cmp.w	r8, #6
    9874:	bf34      	ite	cc
    9876:	4641      	movcc	r1, r8
    9878:	2106      	movcs	r1, #6
    987a:	f642 7210 	movw	r2, #12048	; 0x2f10
    987e:	f2c0 0201 	movt	r2, #1
    9882:	ea21 73e1 	bic.w	r3, r1, r1, asr #31
    9886:	910e      	str	r1, [sp, #56]	; 0x38
    9888:	9211      	str	r2, [sp, #68]	; 0x44
    988a:	930b      	str	r3, [sp, #44]	; 0x2c
    988c:	f7ff b963 	b.w	8b56 <_svfprintf_r+0x52e>
    9890:	9809      	ldr	r0, [sp, #36]	; 0x24
    9892:	4659      	mov	r1, fp
    9894:	aa37      	add	r2, sp, #220	; 0xdc
    9896:	f7fe fe39 	bl	850c <__sprint_r>
    989a:	2800      	cmp	r0, #0
    989c:	f47f a812 	bne.w	88c4 <_svfprintf_r+0x29c>
    98a0:	464b      	mov	r3, r9
    98a2:	e43b      	b.n	911c <_svfprintf_r+0xaf4>
    98a4:	9809      	ldr	r0, [sp, #36]	; 0x24
    98a6:	4659      	mov	r1, fp
    98a8:	aa37      	add	r2, sp, #220	; 0xdc
    98aa:	f7fe fe2f 	bl	850c <__sprint_r>
    98ae:	2800      	cmp	r0, #0
    98b0:	f47f a808 	bne.w	88c4 <_svfprintf_r+0x29c>
    98b4:	464b      	mov	r3, r9
    98b6:	e5af      	b.n	9418 <_svfprintf_r+0xdf0>
    98b8:	9809      	ldr	r0, [sp, #36]	; 0x24
    98ba:	4659      	mov	r1, fp
    98bc:	aa37      	add	r2, sp, #220	; 0xdc
    98be:	f7fe fe25 	bl	850c <__sprint_r>
    98c2:	2800      	cmp	r0, #0
    98c4:	f47e affe 	bne.w	88c4 <_svfprintf_r+0x29c>
    98c8:	464c      	mov	r4, r9
    98ca:	e594      	b.n	93f6 <_svfprintf_r+0xdce>
    98cc:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
    98d0:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
    98d4:	9015      	str	r0, [sp, #84]	; 0x54
    98d6:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    98da:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    98de:	f7ff b859 	b.w	8994 <_svfprintf_r+0x36c>
    98e2:	980e      	ldr	r0, [sp, #56]	; 0x38
    98e4:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    98e8:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
    98ec:	900b      	str	r0, [sp, #44]	; 0x2c
    98ee:	f7ff b851 	b.w	8994 <_svfprintf_r+0x36c>
    98f2:	9a14      	ldr	r2, [sp, #80]	; 0x50
    98f4:	2a65      	cmp	r2, #101	; 0x65
    98f6:	bf14      	ite	ne
    98f8:	2300      	movne	r3, #0
    98fa:	2301      	moveq	r3, #1
    98fc:	2a45      	cmp	r2, #69	; 0x45
    98fe:	bf08      	it	eq
    9900:	f043 0301 	orreq.w	r3, r3, #1
    9904:	2b00      	cmp	r3, #0
    9906:	d032      	beq.n	996e <_svfprintf_r+0x1346>
    9908:	f108 0301 	add.w	r3, r8, #1
    990c:	930b      	str	r3, [sp, #44]	; 0x2c
    990e:	2302      	movs	r3, #2
    9910:	e668      	b.n	95e4 <_svfprintf_r+0xfbc>
    9912:	9814      	ldr	r0, [sp, #80]	; 0x50
    9914:	2865      	cmp	r0, #101	; 0x65
    9916:	dd62      	ble.n	99de <_svfprintf_r+0x13b6>
    9918:	9a14      	ldr	r2, [sp, #80]	; 0x50
    991a:	2a66      	cmp	r2, #102	; 0x66
    991c:	bf1c      	itt	ne
    991e:	9b42      	ldrne	r3, [sp, #264]	; 0x108
    9920:	930e      	strne	r3, [sp, #56]	; 0x38
    9922:	d06f      	beq.n	9a04 <_svfprintf_r+0x13dc>
    9924:	9a18      	ldr	r2, [sp, #96]	; 0x60
    9926:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    9928:	429a      	cmp	r2, r3
    992a:	dc5b      	bgt.n	99e4 <_svfprintf_r+0x13bc>
    992c:	f01a 0f01 	tst.w	sl, #1
    9930:	f040 8081 	bne.w	9a36 <_svfprintf_r+0x140e>
    9934:	ea23 70e3 	bic.w	r0, r3, r3, asr #31
    9938:	2167      	movs	r1, #103	; 0x67
    993a:	900b      	str	r0, [sp, #44]	; 0x2c
    993c:	9114      	str	r1, [sp, #80]	; 0x50
    993e:	e6cf      	b.n	96e0 <_svfprintf_r+0x10b8>
    9940:	9b40      	ldr	r3, [sp, #256]	; 0x100
    9942:	459c      	cmp	ip, r3
    9944:	bf98      	it	ls
    9946:	469c      	movls	ip, r3
    9948:	f67f ae89 	bls.w	965e <_svfprintf_r+0x1036>
    994c:	2230      	movs	r2, #48	; 0x30
    994e:	f803 2b01 	strb.w	r2, [r3], #1
    9952:	459c      	cmp	ip, r3
    9954:	9340      	str	r3, [sp, #256]	; 0x100
    9956:	d8fa      	bhi.n	994e <_svfprintf_r+0x1326>
    9958:	e681      	b.n	965e <_svfprintf_r+0x1036>
    995a:	9809      	ldr	r0, [sp, #36]	; 0x24
    995c:	4659      	mov	r1, fp
    995e:	aa37      	add	r2, sp, #220	; 0xdc
    9960:	f7fe fdd4 	bl	850c <__sprint_r>
    9964:	2800      	cmp	r0, #0
    9966:	f47e afad 	bne.w	88c4 <_svfprintf_r+0x29c>
    996a:	464b      	mov	r3, r9
    996c:	e577      	b.n	945e <_svfprintf_r+0xe36>
    996e:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    9972:	3302      	adds	r3, #2
    9974:	e636      	b.n	95e4 <_svfprintf_r+0xfbc>
    9976:	f246 6c67 	movw	ip, #26215	; 0x6667
    997a:	f10d 00f7 	add.w	r0, sp, #247	; 0xf7
    997e:	f2c6 6c66 	movt	ip, #26214	; 0x6666
    9982:	fb8c 2103 	smull	r2, r1, ip, r3
    9986:	17da      	asrs	r2, r3, #31
    9988:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
    998c:	eb02 0182 	add.w	r1, r2, r2, lsl #2
    9990:	eba3 0141 	sub.w	r1, r3, r1, lsl #1
    9994:	4613      	mov	r3, r2
    9996:	3130      	adds	r1, #48	; 0x30
    9998:	2a09      	cmp	r2, #9
    999a:	f800 1d01 	strb.w	r1, [r0, #-1]!
    999e:	dcf0      	bgt.n	9982 <_svfprintf_r+0x135a>
    99a0:	3330      	adds	r3, #48	; 0x30
    99a2:	1e42      	subs	r2, r0, #1
    99a4:	b2d9      	uxtb	r1, r3
    99a6:	f800 1c01 	strb.w	r1, [r0, #-1]
    99aa:	9b07      	ldr	r3, [sp, #28]
    99ac:	4293      	cmp	r3, r2
    99ae:	bf98      	it	ls
    99b0:	f10d 01fa 	addls.w	r1, sp, #250	; 0xfa
    99b4:	f67f ae84 	bls.w	96c0 <_svfprintf_r+0x1098>
    99b8:	4602      	mov	r2, r0
    99ba:	f10d 03fb 	add.w	r3, sp, #251	; 0xfb
    99be:	e001      	b.n	99c4 <_svfprintf_r+0x139c>
    99c0:	f812 1b01 	ldrb.w	r1, [r2], #1
    99c4:	f803 1c01 	strb.w	r1, [r3, #-1]
    99c8:	4619      	mov	r1, r3
    99ca:	9807      	ldr	r0, [sp, #28]
    99cc:	3301      	adds	r3, #1
    99ce:	4290      	cmp	r0, r2
    99d0:	d8f6      	bhi.n	99c0 <_svfprintf_r+0x1398>
    99d2:	e675      	b.n	96c0 <_svfprintf_r+0x1098>
    99d4:	202d      	movs	r0, #45	; 0x2d
    99d6:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
    99da:	9015      	str	r0, [sp, #84]	; 0x54
    99dc:	e5f2      	b.n	95c4 <_svfprintf_r+0xf9c>
    99de:	9942      	ldr	r1, [sp, #264]	; 0x108
    99e0:	910e      	str	r1, [sp, #56]	; 0x38
    99e2:	e657      	b.n	9694 <_svfprintf_r+0x106c>
    99e4:	990e      	ldr	r1, [sp, #56]	; 0x38
    99e6:	9818      	ldr	r0, [sp, #96]	; 0x60
    99e8:	2900      	cmp	r1, #0
    99ea:	bfda      	itte	le
    99ec:	9a0e      	ldrle	r2, [sp, #56]	; 0x38
    99ee:	f1c2 0302 	rsble	r3, r2, #2
    99f2:	2301      	movgt	r3, #1
    99f4:	181b      	adds	r3, r3, r0
    99f6:	2167      	movs	r1, #103	; 0x67
    99f8:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
    99fc:	930e      	str	r3, [sp, #56]	; 0x38
    99fe:	9114      	str	r1, [sp, #80]	; 0x50
    9a00:	920b      	str	r2, [sp, #44]	; 0x2c
    9a02:	e66d      	b.n	96e0 <_svfprintf_r+0x10b8>
    9a04:	9842      	ldr	r0, [sp, #264]	; 0x108
    9a06:	2800      	cmp	r0, #0
    9a08:	900e      	str	r0, [sp, #56]	; 0x38
    9a0a:	dd38      	ble.n	9a7e <_svfprintf_r+0x1456>
    9a0c:	f1b8 0f00 	cmp.w	r8, #0
    9a10:	d107      	bne.n	9a22 <_svfprintf_r+0x13fa>
    9a12:	f01a 0f01 	tst.w	sl, #1
    9a16:	bf04      	itt	eq
    9a18:	ea20 71e0 	biceq.w	r1, r0, r0, asr #31
    9a1c:	910b      	streq	r1, [sp, #44]	; 0x2c
    9a1e:	f43f ae5f 	beq.w	96e0 <_svfprintf_r+0x10b8>
    9a22:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    9a24:	2066      	movs	r0, #102	; 0x66
    9a26:	9014      	str	r0, [sp, #80]	; 0x50
    9a28:	1c53      	adds	r3, r2, #1
    9a2a:	4443      	add	r3, r8
    9a2c:	930e      	str	r3, [sp, #56]	; 0x38
    9a2e:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
    9a32:	910b      	str	r1, [sp, #44]	; 0x2c
    9a34:	e654      	b.n	96e0 <_svfprintf_r+0x10b8>
    9a36:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    9a38:	2367      	movs	r3, #103	; 0x67
    9a3a:	9314      	str	r3, [sp, #80]	; 0x50
    9a3c:	3201      	adds	r2, #1
    9a3e:	920e      	str	r2, [sp, #56]	; 0x38
    9a40:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
    9a44:	900b      	str	r0, [sp, #44]	; 0x2c
    9a46:	e64b      	b.n	96e0 <_svfprintf_r+0x10b8>
    9a48:	222d      	movs	r2, #45	; 0x2d
    9a4a:	425b      	negs	r3, r3
    9a4c:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
    9a50:	e62c      	b.n	96ac <_svfprintf_r+0x1084>
    9a52:	990a      	ldr	r1, [sp, #40]	; 0x28
    9a54:	781a      	ldrb	r2, [r3, #0]
    9a56:	f8d1 8000 	ldr.w	r8, [r1]
    9a5a:	3104      	adds	r1, #4
    9a5c:	910a      	str	r1, [sp, #40]	; 0x28
    9a5e:	f1b8 0f00 	cmp.w	r8, #0
    9a62:	bfb8      	it	lt
    9a64:	f04f 38ff 	movlt.w	r8, #4294967295
    9a68:	f7fe be47 	b.w	86fa <_svfprintf_r+0xd2>
    9a6c:	f01a 0f01 	tst.w	sl, #1
    9a70:	bf04      	itt	eq
    9a72:	ea21 73e1 	biceq.w	r3, r1, r1, asr #31
    9a76:	930b      	streq	r3, [sp, #44]	; 0x2c
    9a78:	f43f ae32 	beq.w	96e0 <_svfprintf_r+0x10b8>
    9a7c:	e62a      	b.n	96d4 <_svfprintf_r+0x10ac>
    9a7e:	f1b8 0f00 	cmp.w	r8, #0
    9a82:	d10e      	bne.n	9aa2 <_svfprintf_r+0x147a>
    9a84:	f01a 0f01 	tst.w	sl, #1
    9a88:	d10b      	bne.n	9aa2 <_svfprintf_r+0x147a>
    9a8a:	2201      	movs	r2, #1
    9a8c:	920b      	str	r2, [sp, #44]	; 0x2c
    9a8e:	920e      	str	r2, [sp, #56]	; 0x38
    9a90:	e626      	b.n	96e0 <_svfprintf_r+0x10b8>
    9a92:	9809      	ldr	r0, [sp, #36]	; 0x24
    9a94:	230c      	movs	r3, #12
    9a96:	f04f 31ff 	mov.w	r1, #4294967295
    9a9a:	910d      	str	r1, [sp, #52]	; 0x34
    9a9c:	6003      	str	r3, [r0, #0]
    9a9e:	f7fe bf1a 	b.w	88d6 <_svfprintf_r+0x2ae>
    9aa2:	f108 0302 	add.w	r3, r8, #2
    9aa6:	2066      	movs	r0, #102	; 0x66
    9aa8:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
    9aac:	930e      	str	r3, [sp, #56]	; 0x38
    9aae:	9014      	str	r0, [sp, #80]	; 0x50
    9ab0:	910b      	str	r1, [sp, #44]	; 0x2c
    9ab2:	e615      	b.n	96e0 <_svfprintf_r+0x10b8>

00009ab4 <__ssrefill_r>:
    9ab4:	b510      	push	{r4, lr}
    9ab6:	460c      	mov	r4, r1
    9ab8:	6b49      	ldr	r1, [r1, #52]	; 0x34
    9aba:	b169      	cbz	r1, 9ad8 <__ssrefill_r+0x24>
    9abc:	f104 0344 	add.w	r3, r4, #68	; 0x44
    9ac0:	4299      	cmp	r1, r3
    9ac2:	d001      	beq.n	9ac8 <__ssrefill_r+0x14>
    9ac4:	f004 f844 	bl	db50 <_free_r>
    9ac8:	6c23      	ldr	r3, [r4, #64]	; 0x40
    9aca:	2000      	movs	r0, #0
    9acc:	6360      	str	r0, [r4, #52]	; 0x34
    9ace:	6063      	str	r3, [r4, #4]
    9ad0:	b113      	cbz	r3, 9ad8 <__ssrefill_r+0x24>
    9ad2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    9ad4:	6023      	str	r3, [r4, #0]
    9ad6:	bd10      	pop	{r4, pc}
    9ad8:	6922      	ldr	r2, [r4, #16]
    9ada:	2100      	movs	r1, #0
    9adc:	89a3      	ldrh	r3, [r4, #12]
    9ade:	f04f 30ff 	mov.w	r0, #4294967295
    9ae2:	6061      	str	r1, [r4, #4]
    9ae4:	f043 0320 	orr.w	r3, r3, #32
    9ae8:	6022      	str	r2, [r4, #0]
    9aea:	81a3      	strh	r3, [r4, #12]
    9aec:	bd10      	pop	{r4, pc}
    9aee:	bf00      	nop

00009af0 <_sungetc_r>:
    9af0:	f1b1 3fff 	cmp.w	r1, #4294967295
    9af4:	b530      	push	{r4, r5, lr}
    9af6:	b083      	sub	sp, #12
    9af8:	d014      	beq.n	9b24 <_sungetc_r+0x34>
    9afa:	f8b2 c00c 	ldrh.w	ip, [r2, #12]
    9afe:	b2cc      	uxtb	r4, r1
    9b00:	6b53      	ldr	r3, [r2, #52]	; 0x34
    9b02:	f02c 0120 	bic.w	r1, ip, #32
    9b06:	8191      	strh	r1, [r2, #12]
    9b08:	b17b      	cbz	r3, 9b2a <_sungetc_r+0x3a>
    9b0a:	6851      	ldr	r1, [r2, #4]
    9b0c:	6b93      	ldr	r3, [r2, #56]	; 0x38
    9b0e:	4299      	cmp	r1, r3
    9b10:	da2c      	bge.n	9b6c <_sungetc_r+0x7c>
    9b12:	6813      	ldr	r3, [r2, #0]
    9b14:	4621      	mov	r1, r4
    9b16:	1e58      	subs	r0, r3, #1
    9b18:	6010      	str	r0, [r2, #0]
    9b1a:	f803 4c01 	strb.w	r4, [r3, #-1]
    9b1e:	6853      	ldr	r3, [r2, #4]
    9b20:	3301      	adds	r3, #1
    9b22:	6053      	str	r3, [r2, #4]
    9b24:	4608      	mov	r0, r1
    9b26:	b003      	add	sp, #12
    9b28:	bd30      	pop	{r4, r5, pc}
    9b2a:	6913      	ldr	r3, [r2, #16]
    9b2c:	b1e3      	cbz	r3, 9b68 <_sungetc_r+0x78>
    9b2e:	6810      	ldr	r0, [r2, #0]
    9b30:	4283      	cmp	r3, r0
    9b32:	d204      	bcs.n	9b3e <_sungetc_r+0x4e>
    9b34:	f810 1c01 	ldrb.w	r1, [r0, #-1]
    9b38:	1e43      	subs	r3, r0, #1
    9b3a:	42a1      	cmp	r1, r4
    9b3c:	d00f      	beq.n	9b5e <_sungetc_r+0x6e>
    9b3e:	6855      	ldr	r5, [r2, #4]
    9b40:	4613      	mov	r3, r2
    9b42:	63d0      	str	r0, [r2, #60]	; 0x3c
    9b44:	4621      	mov	r1, r4
    9b46:	f102 0044 	add.w	r0, r2, #68	; 0x44
    9b4a:	f803 4f46 	strb.w	r4, [r3, #70]!
    9b4e:	6350      	str	r0, [r2, #52]	; 0x34
    9b50:	2003      	movs	r0, #3
    9b52:	6415      	str	r5, [r2, #64]	; 0x40
    9b54:	6390      	str	r0, [r2, #56]	; 0x38
    9b56:	2001      	movs	r0, #1
    9b58:	6013      	str	r3, [r2, #0]
    9b5a:	6050      	str	r0, [r2, #4]
    9b5c:	e7e2      	b.n	9b24 <_sungetc_r+0x34>
    9b5e:	6850      	ldr	r0, [r2, #4]
    9b60:	6013      	str	r3, [r2, #0]
    9b62:	1c43      	adds	r3, r0, #1
    9b64:	6053      	str	r3, [r2, #4]
    9b66:	e7dd      	b.n	9b24 <_sungetc_r+0x34>
    9b68:	6810      	ldr	r0, [r2, #0]
    9b6a:	e7e8      	b.n	9b3e <_sungetc_r+0x4e>
    9b6c:	4611      	mov	r1, r2
    9b6e:	9201      	str	r2, [sp, #4]
    9b70:	f001 f81c 	bl	abac <__submore>
    9b74:	9a01      	ldr	r2, [sp, #4]
    9b76:	2800      	cmp	r0, #0
    9b78:	d0cb      	beq.n	9b12 <_sungetc_r+0x22>
    9b7a:	f04f 31ff 	mov.w	r1, #4294967295
    9b7e:	e7d1      	b.n	9b24 <_sungetc_r+0x34>

00009b80 <__ssvfscanf_r>:
    9b80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9b84:	f5ad 7d2f 	sub.w	sp, sp, #700	; 0x2bc
    9b88:	460c      	mov	r4, r1
    9b8a:	4617      	mov	r7, r2
    9b8c:	4680      	mov	r8, r0
    9b8e:	9309      	str	r3, [sp, #36]	; 0x24
    9b90:	f003 fea6 	bl	d8e0 <__sfp_lock_acquire>
    9b94:	89a3      	ldrh	r3, [r4, #12]
    9b96:	f240 1168 	movw	r1, #360	; 0x168
    9b9a:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    9b9e:	f2c2 0100 	movt	r1, #8192	; 0x2000
    9ba2:	bf02      	ittt	eq
    9ba4:	f443 5300 	orreq.w	r3, r3, #8192	; 0x2000
    9ba8:	81a3      	strheq	r3, [r4, #12]
    9baa:	6e62      	ldreq	r2, [r4, #100]	; 0x64
    9bac:	910d      	str	r1, [sp, #52]	; 0x34
    9bae:	bf04      	itt	eq
    9bb0:	f422 5300 	biceq.w	r3, r2, #8192	; 0x2000
    9bb4:	6663      	streq	r3, [r4, #100]	; 0x64
    9bb6:	2000      	movs	r0, #0
    9bb8:	aa67      	add	r2, sp, #412	; 0x19c
    9bba:	4605      	mov	r5, r0
    9bbc:	3203      	adds	r2, #3
    9bbe:	900a      	str	r0, [sp, #40]	; 0x28
    9bc0:	900c      	str	r0, [sp, #48]	; 0x30
    9bc2:	900b      	str	r0, [sp, #44]	; 0x2c
    9bc4:	9203      	str	r2, [sp, #12]
    9bc6:	783a      	ldrb	r2, [r7, #0]
    9bc8:	92ad      	str	r2, [sp, #692]	; 0x2b4
    9bca:	b33a      	cbz	r2, 9c1c <__ssvfscanf_r+0x9c>
    9bcc:	f240 1664 	movw	r6, #356	; 0x164
    9bd0:	3701      	adds	r7, #1
    9bd2:	f2c2 0600 	movt	r6, #8192	; 0x2000
    9bd6:	6833      	ldr	r3, [r6, #0]
    9bd8:	1899      	adds	r1, r3, r2
    9bda:	f891 9001 	ldrb.w	r9, [r1, #1]
    9bde:	f019 0908 	ands.w	r9, r9, #8
    9be2:	d023      	beq.n	9c2c <__ssvfscanf_r+0xac>
    9be4:	6863      	ldr	r3, [r4, #4]
    9be6:	e00d      	b.n	9c04 <__ssvfscanf_r+0x84>
    9be8:	6823      	ldr	r3, [r4, #0]
    9bea:	6831      	ldr	r1, [r6, #0]
    9bec:	1c5a      	adds	r2, r3, #1
    9bee:	781b      	ldrb	r3, [r3, #0]
    9bf0:	185b      	adds	r3, r3, r1
    9bf2:	785b      	ldrb	r3, [r3, #1]
    9bf4:	f013 0f08 	tst.w	r3, #8
    9bf8:	d0e5      	beq.n	9bc6 <__ssvfscanf_r+0x46>
    9bfa:	6863      	ldr	r3, [r4, #4]
    9bfc:	3501      	adds	r5, #1
    9bfe:	6022      	str	r2, [r4, #0]
    9c00:	3b01      	subs	r3, #1
    9c02:	6063      	str	r3, [r4, #4]
    9c04:	2b00      	cmp	r3, #0
    9c06:	dcef      	bgt.n	9be8 <__ssvfscanf_r+0x68>
    9c08:	4640      	mov	r0, r8
    9c0a:	4621      	mov	r1, r4
    9c0c:	f7ff ff52 	bl	9ab4 <__ssrefill_r>
    9c10:	2800      	cmp	r0, #0
    9c12:	d0e9      	beq.n	9be8 <__ssvfscanf_r+0x68>
    9c14:	783a      	ldrb	r2, [r7, #0]
    9c16:	92ad      	str	r2, [sp, #692]	; 0x2b4
    9c18:	2a00      	cmp	r2, #0
    9c1a:	d1d7      	bne.n	9bcc <__ssvfscanf_r+0x4c>
    9c1c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    9c1e:	f003 fe61 	bl	d8e4 <__sfp_lock_release>
    9c22:	4628      	mov	r0, r5
    9c24:	f50d 7d2f 	add.w	sp, sp, #700	; 0x2bc
    9c28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9c2c:	2a25      	cmp	r2, #37	; 0x25
    9c2e:	d010      	beq.n	9c52 <__ssvfscanf_r+0xd2>
    9c30:	6863      	ldr	r3, [r4, #4]
    9c32:	2b00      	cmp	r3, #0
    9c34:	f340 810a 	ble.w	9e4c <__ssvfscanf_r+0x2cc>
    9c38:	6823      	ldr	r3, [r4, #0]
    9c3a:	f817 2c01 	ldrb.w	r2, [r7, #-1]
    9c3e:	7819      	ldrb	r1, [r3, #0]
    9c40:	4291      	cmp	r1, r2
    9c42:	d1eb      	bne.n	9c1c <__ssvfscanf_r+0x9c>
    9c44:	6862      	ldr	r2, [r4, #4]
    9c46:	3301      	adds	r3, #1
    9c48:	3501      	adds	r5, #1
    9c4a:	6023      	str	r3, [r4, #0]
    9c4c:	1e53      	subs	r3, r2, #1
    9c4e:	6063      	str	r3, [r4, #4]
    9c50:	e7b9      	b.n	9bc6 <__ssvfscanf_r+0x46>
    9c52:	783a      	ldrb	r2, [r7, #0]
    9c54:	46cb      	mov	fp, r9
    9c56:	210a      	movs	r1, #10
    9c58:	3701      	adds	r7, #1
    9c5a:	2a78      	cmp	r2, #120	; 0x78
    9c5c:	f200 83c4 	bhi.w	a3e8 <__ssvfscanf_r+0x868>
    9c60:	f20f 0c04 	addw	ip, pc, #4
    9c64:	f85c f022 	ldr.w	pc, [ip, r2, lsl #2]
    9c68:	0000a40d 	.word	0x0000a40d
    9c6c:	0000a3e9 	.word	0x0000a3e9
    9c70:	0000a3e9 	.word	0x0000a3e9
    9c74:	0000a3e9 	.word	0x0000a3e9
    9c78:	0000a3e9 	.word	0x0000a3e9
    9c7c:	0000a3e9 	.word	0x0000a3e9
    9c80:	0000a3e9 	.word	0x0000a3e9
    9c84:	0000a3e9 	.word	0x0000a3e9
    9c88:	0000a3e9 	.word	0x0000a3e9
    9c8c:	0000a3e9 	.word	0x0000a3e9
    9c90:	0000a3e9 	.word	0x0000a3e9
    9c94:	0000a3e9 	.word	0x0000a3e9
    9c98:	0000a3e9 	.word	0x0000a3e9
    9c9c:	0000a3e9 	.word	0x0000a3e9
    9ca0:	0000a3e9 	.word	0x0000a3e9
    9ca4:	0000a3e9 	.word	0x0000a3e9
    9ca8:	0000a3e9 	.word	0x0000a3e9
    9cac:	0000a3e9 	.word	0x0000a3e9
    9cb0:	0000a3e9 	.word	0x0000a3e9
    9cb4:	0000a3e9 	.word	0x0000a3e9
    9cb8:	0000a3e9 	.word	0x0000a3e9
    9cbc:	0000a3e9 	.word	0x0000a3e9
    9cc0:	0000a3e9 	.word	0x0000a3e9
    9cc4:	0000a3e9 	.word	0x0000a3e9
    9cc8:	0000a3e9 	.word	0x0000a3e9
    9ccc:	0000a3e9 	.word	0x0000a3e9
    9cd0:	0000a3e9 	.word	0x0000a3e9
    9cd4:	0000a3e9 	.word	0x0000a3e9
    9cd8:	0000a3e9 	.word	0x0000a3e9
    9cdc:	0000a3e9 	.word	0x0000a3e9
    9ce0:	0000a3e9 	.word	0x0000a3e9
    9ce4:	0000a3e9 	.word	0x0000a3e9
    9ce8:	0000a3e9 	.word	0x0000a3e9
    9cec:	0000a3e9 	.word	0x0000a3e9
    9cf0:	0000a3e9 	.word	0x0000a3e9
    9cf4:	0000a3e9 	.word	0x0000a3e9
    9cf8:	0000a3e9 	.word	0x0000a3e9
    9cfc:	00009c31 	.word	0x00009c31
    9d00:	0000a3e9 	.word	0x0000a3e9
    9d04:	0000a3e9 	.word	0x0000a3e9
    9d08:	0000a3e9 	.word	0x0000a3e9
    9d0c:	0000a3e9 	.word	0x0000a3e9
    9d10:	0000a417 	.word	0x0000a417
    9d14:	0000a3e9 	.word	0x0000a3e9
    9d18:	0000a3e9 	.word	0x0000a3e9
    9d1c:	0000a3e9 	.word	0x0000a3e9
    9d20:	0000a3e9 	.word	0x0000a3e9
    9d24:	0000a3e9 	.word	0x0000a3e9
    9d28:	0000a41f 	.word	0x0000a41f
    9d2c:	0000a41f 	.word	0x0000a41f
    9d30:	0000a41f 	.word	0x0000a41f
    9d34:	0000a41f 	.word	0x0000a41f
    9d38:	0000a41f 	.word	0x0000a41f
    9d3c:	0000a41f 	.word	0x0000a41f
    9d40:	0000a41f 	.word	0x0000a41f
    9d44:	0000a41f 	.word	0x0000a41f
    9d48:	0000a41f 	.word	0x0000a41f
    9d4c:	0000a41f 	.word	0x0000a41f
    9d50:	0000a3e9 	.word	0x0000a3e9
    9d54:	0000a3e9 	.word	0x0000a3e9
    9d58:	0000a3e9 	.word	0x0000a3e9
    9d5c:	0000a3e9 	.word	0x0000a3e9
    9d60:	0000a3e9 	.word	0x0000a3e9
    9d64:	0000a3e9 	.word	0x0000a3e9
    9d68:	0000a3e9 	.word	0x0000a3e9
    9d6c:	0000a3e9 	.word	0x0000a3e9
    9d70:	0000a3e9 	.word	0x0000a3e9
    9d74:	0000a3e9 	.word	0x0000a3e9
    9d78:	00009e73 	.word	0x00009e73
    9d7c:	0000a42d 	.word	0x0000a42d
    9d80:	0000a3e9 	.word	0x0000a3e9
    9d84:	0000a42d 	.word	0x0000a42d
    9d88:	0000a3e9 	.word	0x0000a3e9
    9d8c:	0000a3e9 	.word	0x0000a3e9
    9d90:	0000a3e9 	.word	0x0000a3e9
    9d94:	0000a3e9 	.word	0x0000a3e9
    9d98:	0000a435 	.word	0x0000a435
    9d9c:	0000a3e9 	.word	0x0000a3e9
    9da0:	0000a3e9 	.word	0x0000a3e9
    9da4:	0000a43d 	.word	0x0000a43d
    9da8:	0000a3e9 	.word	0x0000a3e9
    9dac:	0000a3e9 	.word	0x0000a3e9
    9db0:	0000a3e9 	.word	0x0000a3e9
    9db4:	0000a3e9 	.word	0x0000a3e9
    9db8:	0000a3e9 	.word	0x0000a3e9
    9dbc:	0000a3e9 	.word	0x0000a3e9
    9dc0:	0000a3e9 	.word	0x0000a3e9
    9dc4:	0000a3e9 	.word	0x0000a3e9
    9dc8:	0000a457 	.word	0x0000a457
    9dcc:	0000a3e9 	.word	0x0000a3e9
    9dd0:	0000a3e9 	.word	0x0000a3e9
    9dd4:	0000a475 	.word	0x0000a475
    9dd8:	0000a3e9 	.word	0x0000a3e9
    9ddc:	0000a3e9 	.word	0x0000a3e9
    9de0:	0000a3e9 	.word	0x0000a3e9
    9de4:	0000a3e9 	.word	0x0000a3e9
    9de8:	0000a3e9 	.word	0x0000a3e9
    9dec:	0000a3e9 	.word	0x0000a3e9
    9df0:	0000a3e9 	.word	0x0000a3e9
    9df4:	0000a48b 	.word	0x0000a48b
    9df8:	00009e77 	.word	0x00009e77
    9dfc:	0000a42d 	.word	0x0000a42d
    9e00:	0000a42d 	.word	0x0000a42d
    9e04:	0000a42d 	.word	0x0000a42d
    9e08:	0000a34d 	.word	0x0000a34d
    9e0c:	0000a355 	.word	0x0000a355
    9e10:	0000a3e9 	.word	0x0000a3e9
    9e14:	0000a3e9 	.word	0x0000a3e9
    9e18:	0000a36b 	.word	0x0000a36b
    9e1c:	0000a3e9 	.word	0x0000a3e9
    9e20:	0000a37f 	.word	0x0000a37f
    9e24:	0000a39b 	.word	0x0000a39b
    9e28:	0000a3b1 	.word	0x0000a3b1
    9e2c:	0000a3e9 	.word	0x0000a3e9
    9e30:	0000a3e9 	.word	0x0000a3e9
    9e34:	0000a3cb 	.word	0x0000a3cb
    9e38:	0000a3e9 	.word	0x0000a3e9
    9e3c:	0000a3d3 	.word	0x0000a3d3
    9e40:	0000a3e9 	.word	0x0000a3e9
    9e44:	0000a3e9 	.word	0x0000a3e9
    9e48:	0000a457 	.word	0x0000a457
    9e4c:	4640      	mov	r0, r8
    9e4e:	4621      	mov	r1, r4
    9e50:	f7ff fe30 	bl	9ab4 <__ssrefill_r>
    9e54:	2800      	cmp	r0, #0
    9e56:	f43f aeef 	beq.w	9c38 <__ssvfscanf_r+0xb8>
    9e5a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    9e5c:	f003 fd42 	bl	d8e4 <__sfp_lock_release>
    9e60:	b125      	cbz	r5, 9e6c <__ssvfscanf_r+0x2ec>
    9e62:	89a3      	ldrh	r3, [r4, #12]
    9e64:	f013 0f40 	tst.w	r3, #64	; 0x40
    9e68:	f43f aedb 	beq.w	9c22 <__ssvfscanf_r+0xa2>
    9e6c:	f04f 35ff 	mov.w	r5, #4294967295
    9e70:	e6d7      	b.n	9c22 <__ssvfscanf_r+0xa2>
    9e72:	f049 0901 	orr.w	r9, r9, #1
    9e76:	46da      	mov	sl, fp
    9e78:	f640 42b1 	movw	r2, #3249	; 0xcb1
    9e7c:	f2c0 0201 	movt	r2, #1
    9e80:	230a      	movs	r3, #10
    9e82:	f04f 0c03 	mov.w	ip, #3
    9e86:	920b      	str	r2, [sp, #44]	; 0x2c
    9e88:	930a      	str	r3, [sp, #40]	; 0x28
    9e8a:	f8cd c020 	str.w	ip, [sp, #32]
    9e8e:	6863      	ldr	r3, [r4, #4]
    9e90:	2b00      	cmp	r3, #0
    9e92:	f340 824a 	ble.w	a32a <__ssvfscanf_r+0x7aa>
    9e96:	f019 0f40 	tst.w	r9, #64	; 0x40
    9e9a:	bf08      	it	eq
    9e9c:	6823      	ldreq	r3, [r4, #0]
    9e9e:	d012      	beq.n	9ec6 <__ssvfscanf_r+0x346>
    9ea0:	9a08      	ldr	r2, [sp, #32]
    9ea2:	1e53      	subs	r3, r2, #1
    9ea4:	2b03      	cmp	r3, #3
    9ea6:	f200 80d7 	bhi.w	a058 <__ssvfscanf_r+0x4d8>
    9eaa:	e8df f013 	tbh	[pc, r3, lsl #1]
    9eae:	01aa      	.short	0x01aa
    9eb0:	001d0094 	.word	0x001d0094
    9eb4:	0136      	.short	0x0136
    9eb6:	4640      	mov	r0, r8
    9eb8:	4621      	mov	r1, r4
    9eba:	f7ff fdfb 	bl	9ab4 <__ssrefill_r>
    9ebe:	2800      	cmp	r0, #0
    9ec0:	d1cb      	bne.n	9e5a <__ssvfscanf_r+0x2da>
    9ec2:	6823      	ldr	r3, [r4, #0]
    9ec4:	3501      	adds	r5, #1
    9ec6:	7819      	ldrb	r1, [r3, #0]
    9ec8:	3301      	adds	r3, #1
    9eca:	6832      	ldr	r2, [r6, #0]
    9ecc:	188a      	adds	r2, r1, r2
    9ece:	7852      	ldrb	r2, [r2, #1]
    9ed0:	f012 0f08 	tst.w	r2, #8
    9ed4:	d0e4      	beq.n	9ea0 <__ssvfscanf_r+0x320>
    9ed6:	6862      	ldr	r2, [r4, #4]
    9ed8:	3a01      	subs	r2, #1
    9eda:	6062      	str	r2, [r4, #4]
    9edc:	2a00      	cmp	r2, #0
    9ede:	bfc8      	it	gt
    9ee0:	6023      	strgt	r3, [r4, #0]
    9ee2:	dde8      	ble.n	9eb6 <__ssvfscanf_r+0x336>
    9ee4:	3501      	adds	r5, #1
    9ee6:	e7ee      	b.n	9ec6 <__ssvfscanf_r+0x346>
    9ee8:	f10b 33ff 	add.w	r3, fp, #4294967295
    9eec:	f449 6c58 	orr.w	ip, r9, #3456	; 0xd80
    9ef0:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
    9ef4:	f642 731c 	movw	r3, #12060	; 0x2f1c
    9ef8:	bf88      	it	hi
    9efa:	f5ab 7bae 	subhi.w	fp, fp, #348	; 0x15c
    9efe:	f10d 094c 	add.w	r9, sp, #76	; 0x4c
    9f02:	f2c0 0301 	movt	r3, #1
    9f06:	970e      	str	r7, [sp, #56]	; 0x38
    9f08:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    9f0a:	bf92      	itee	ls
    9f0c:	f04f 0b00 	movls.w	fp, #0
    9f10:	f240 1a5d 	movwhi	sl, #349	; 0x15d
    9f14:	f10b 3bff 	addhi.w	fp, fp, #4294967295
    9f18:	462a      	mov	r2, r5
    9f1a:	2600      	movs	r6, #0
    9f1c:	464d      	mov	r5, r9
    9f1e:	9608      	str	r6, [sp, #32]
    9f20:	4699      	mov	r9, r3
    9f22:	4666      	mov	r6, ip
    9f24:	f8d4 c000 	ldr.w	ip, [r4]
    9f28:	f89c 0000 	ldrb.w	r0, [ip]
    9f2c:	f1a0 012b 	sub.w	r1, r0, #43	; 0x2b
    9f30:	294d      	cmp	r1, #77	; 0x4d
    9f32:	f200 81a7 	bhi.w	a284 <__ssvfscanf_r+0x704>
    9f36:	e8df f011 	tbh	[pc, r1, lsl #1]
    9f3a:	01c7      	.short	0x01c7
    9f3c:	01c701a5 	.word	0x01c701a5
    9f40:	01a501a5 	.word	0x01a501a5
    9f44:	01cd01d2 	.word	0x01cd01d2
    9f48:	01cd01cd 	.word	0x01cd01cd
    9f4c:	01cd01cd 	.word	0x01cd01cd
    9f50:	01cd01cd 	.word	0x01cd01cd
    9f54:	01f101f1 	.word	0x01f101f1
    9f58:	01a501a5 	.word	0x01a501a5
    9f5c:	01a501a5 	.word	0x01a501a5
    9f60:	01a501a5 	.word	0x01a501a5
    9f64:	01ec01a5 	.word	0x01ec01a5
    9f68:	01ec01ec 	.word	0x01ec01ec
    9f6c:	01ec01ec 	.word	0x01ec01ec
    9f70:	01a501ec 	.word	0x01a501ec
    9f74:	01a501a5 	.word	0x01a501a5
    9f78:	01a501a5 	.word	0x01a501a5
    9f7c:	01a501a5 	.word	0x01a501a5
    9f80:	01a501a5 	.word	0x01a501a5
    9f84:	01a501a5 	.word	0x01a501a5
    9f88:	01a501a5 	.word	0x01a501a5
    9f8c:	01a501a5 	.word	0x01a501a5
    9f90:	01a501a5 	.word	0x01a501a5
    9f94:	01a5018c 	.word	0x01a5018c
    9f98:	01a501a5 	.word	0x01a501a5
    9f9c:	01a501a5 	.word	0x01a501a5
    9fa0:	01a501a5 	.word	0x01a501a5
    9fa4:	01ec01a5 	.word	0x01ec01a5
    9fa8:	01ec01ec 	.word	0x01ec01ec
    9fac:	01ec01ec 	.word	0x01ec01ec
    9fb0:	01a501ec 	.word	0x01a501ec
    9fb4:	01a501a5 	.word	0x01a501a5
    9fb8:	01a501a5 	.word	0x01a501a5
    9fbc:	01a501a5 	.word	0x01a501a5
    9fc0:	01a501a5 	.word	0x01a501a5
    9fc4:	01a501a5 	.word	0x01a501a5
    9fc8:	01a501a5 	.word	0x01a501a5
    9fcc:	01a501a5 	.word	0x01a501a5
    9fd0:	01a501a5 	.word	0x01a501a5
    9fd4:	018c      	.short	0x018c
    9fd6:	f1bb 0f00 	cmp.w	fp, #0
    9fda:	bf14      	ite	ne
    9fdc:	46da      	movne	sl, fp
    9fde:	f04f 3aff 	moveq.w	sl, #4294967295
    9fe2:	f019 0301 	ands.w	r3, r9, #1
    9fe6:	f000 83ed 	beq.w	a7c4 <__ssvfscanf_r+0xc44>
    9fea:	f019 0010 	ands.w	r0, r9, #16
    9fee:	9008      	str	r0, [sp, #32]
    9ff0:	bf18      	it	ne
    9ff2:	f50d 7b2d 	addne.w	fp, sp, #692	; 0x2b4
    9ff6:	d104      	bne.n	a002 <__ssvfscanf_r+0x482>
    9ff8:	9909      	ldr	r1, [sp, #36]	; 0x24
    9ffa:	f8d1 b000 	ldr.w	fp, [r1]
    9ffe:	3104      	adds	r1, #4
    a000:	9109      	str	r1, [sp, #36]	; 0x24
    a002:	463b      	mov	r3, r7
    a004:	f04f 0900 	mov.w	r9, #0
    a008:	462f      	mov	r7, r5
    a00a:	465d      	mov	r5, fp
    a00c:	469b      	mov	fp, r3
    a00e:	960e      	str	r6, [sp, #56]	; 0x38
    a010:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    a012:	6822      	ldr	r2, [r4, #0]
    a014:	6819      	ldr	r1, [r3, #0]
    a016:	7813      	ldrb	r3, [r2, #0]
    a018:	1859      	adds	r1, r3, r1
    a01a:	7849      	ldrb	r1, [r1, #1]
    a01c:	f081 0108 	eor.w	r1, r1, #8
    a020:	f3c1 01c0 	ubfx	r1, r1, #3, #1
    a024:	f1ba 0f00 	cmp.w	sl, #0
    a028:	bf0c      	ite	eq
    a02a:	2100      	moveq	r1, #0
    a02c:	f001 0101 	andne.w	r1, r1, #1
    a030:	2900      	cmp	r1, #0
    a032:	f040 8446 	bne.w	a8c2 <__ssvfscanf_r+0xd42>
    a036:	465b      	mov	r3, fp
    a038:	46ab      	mov	fp, r5
    a03a:	463d      	mov	r5, r7
    a03c:	461f      	mov	r7, r3
    a03e:	9e08      	ldr	r6, [sp, #32]
    a040:	2e00      	cmp	r6, #0
    a042:	f47f adc0 	bne.w	9bc6 <__ssvfscanf_r+0x46>
    a046:	f8cb 6000 	str.w	r6, [fp]
    a04a:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
    a04e:	f10c 0c01 	add.w	ip, ip, #1
    a052:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    a056:	e5b6      	b.n	9bc6 <__ssvfscanf_r+0x46>
    a058:	f1bb 0f00 	cmp.w	fp, #0
    a05c:	bf14      	ite	ne
    a05e:	46da      	movne	sl, fp
    a060:	f04f 0a01 	moveq.w	sl, #1
    a064:	f019 0601 	ands.w	r6, r9, #1
    a068:	f000 835a 	beq.w	a720 <__ssvfscanf_r+0xba0>
    a06c:	f019 0010 	ands.w	r0, r9, #16
    a070:	9008      	str	r0, [sp, #32]
    a072:	bf18      	it	ne
    a074:	f04f 0900 	movne.w	r9, #0
    a078:	d104      	bne.n	a084 <__ssvfscanf_r+0x504>
    a07a:	9909      	ldr	r1, [sp, #36]	; 0x24
    a07c:	f8d1 9000 	ldr.w	r9, [r1]
    a080:	3104      	adds	r1, #4
    a082:	9109      	str	r1, [sp, #36]	; 0x24
    a084:	462b      	mov	r3, r5
    a086:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
    a08a:	46c1      	mov	r9, r8
    a08c:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
    a090:	4655      	mov	r5, sl
    a092:	2600      	movs	r6, #0
    a094:	f10d 0b4c 	add.w	fp, sp, #76	; 0x4c
    a098:	469a      	mov	sl, r3
    a09a:	970e      	str	r7, [sp, #56]	; 0x38
    a09c:	f8d8 3000 	ldr.w	r3, [r8]
    a0a0:	429e      	cmp	r6, r3
    a0a2:	f43f aeda 	beq.w	9e5a <__ssvfscanf_r+0x2da>
    a0a6:	6823      	ldr	r3, [r4, #0]
    a0a8:	2100      	movs	r1, #0
    a0aa:	f8d4 e004 	ldr.w	lr, [r4, #4]
    a0ae:	2208      	movs	r2, #8
    a0b0:	a8ab      	add	r0, sp, #684	; 0x2ac
    a0b2:	afab      	add	r7, sp, #684	; 0x2ac
    a0b4:	f813 cb01 	ldrb.w	ip, [r3], #1
    a0b8:	f10e 3eff 	add.w	lr, lr, #4294967295
    a0bc:	f8c4 e004 	str.w	lr, [r4, #4]
    a0c0:	f80b c006 	strb.w	ip, [fp, r6]
    a0c4:	3601      	adds	r6, #1
    a0c6:	6023      	str	r3, [r4, #0]
    a0c8:	f004 fd4c 	bl	eb64 <memset>
    a0cc:	4648      	mov	r0, r9
    a0ce:	990f      	ldr	r1, [sp, #60]	; 0x3c
    a0d0:	465a      	mov	r2, fp
    a0d2:	4633      	mov	r3, r6
    a0d4:	9700      	str	r7, [sp, #0]
    a0d6:	f004 fb9d 	bl	e814 <_mbrtowc_r>
    a0da:	f1b0 3fff 	cmp.w	r0, #4294967295
    a0de:	f43f aebc 	beq.w	9e5a <__ssvfscanf_r+0x2da>
    a0e2:	2800      	cmp	r0, #0
    a0e4:	f040 83b9 	bne.w	a85a <__ssvfscanf_r+0xcda>
    a0e8:	9808      	ldr	r0, [sp, #32]
    a0ea:	b908      	cbnz	r0, a0f0 <__ssvfscanf_r+0x570>
    a0ec:	990f      	ldr	r1, [sp, #60]	; 0x3c
    a0ee:	6008      	str	r0, [r1, #0]
    a0f0:	9a08      	ldr	r2, [sp, #32]
    a0f2:	44b2      	add	sl, r6
    a0f4:	3d01      	subs	r5, #1
    a0f6:	2a00      	cmp	r2, #0
    a0f8:	f000 83b9 	beq.w	a86e <__ssvfscanf_r+0xcee>
    a0fc:	2600      	movs	r6, #0
    a0fe:	6863      	ldr	r3, [r4, #4]
    a100:	2b00      	cmp	r3, #0
    a102:	f340 8350 	ble.w	a7a6 <__ssvfscanf_r+0xc26>
    a106:	2d00      	cmp	r5, #0
    a108:	d1c8      	bne.n	a09c <__ssvfscanf_r+0x51c>
    a10a:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    a10c:	4655      	mov	r5, sl
    a10e:	46c8      	mov	r8, r9
    a110:	9e08      	ldr	r6, [sp, #32]
    a112:	2e00      	cmp	r6, #0
    a114:	f47f ad57 	bne.w	9bc6 <__ssvfscanf_r+0x46>
    a118:	e797      	b.n	a04a <__ssvfscanf_r+0x4ca>
    a11a:	f10b 33ff 	add.w	r3, fp, #4294967295
    a11e:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
    a122:	f200 82f7 	bhi.w	a714 <__ssvfscanf_r+0xb94>
    a126:	2200      	movs	r2, #0
    a128:	f04f 0b00 	mov.w	fp, #0
    a12c:	4641      	mov	r1, r8
    a12e:	9711      	str	r7, [sp, #68]	; 0x44
    a130:	4690      	mov	r8, r2
    a132:	f449 69f0 	orr.w	r9, r9, #1920	; 0x780
    a136:	ae13      	add	r6, sp, #76	; 0x4c
    a138:	465b      	mov	r3, fp
    a13a:	465f      	mov	r7, fp
    a13c:	460a      	mov	r2, r1
    a13e:	f8cd b020 	str.w	fp, [sp, #32]
    a142:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
    a146:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
    a14a:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
    a14e:	f8d4 e000 	ldr.w	lr, [r4]
    a152:	f89e 0000 	ldrb.w	r0, [lr]
    a156:	f1a0 012b 	sub.w	r1, r0, #43	; 0x2b
    a15a:	294e      	cmp	r1, #78	; 0x4e
    a15c:	f200 81d6 	bhi.w	a50c <__ssvfscanf_r+0x98c>
    a160:	e8df f011 	tbh	[pc, r1, lsl #1]
    a164:	01d4025d 	.word	0x01d4025d
    a168:	0255025d 	.word	0x0255025d
    a16c:	024501d4 	.word	0x024501d4
    a170:	01be01be 	.word	0x01be01be
    a174:	01be01be 	.word	0x01be01be
    a178:	01be01be 	.word	0x01be01be
    a17c:	01be01be 	.word	0x01be01be
    a180:	01d401be 	.word	0x01d401be
    a184:	01d401d4 	.word	0x01d401d4
    a188:	01d401d4 	.word	0x01d401d4
    a18c:	01d401d4 	.word	0x01d401d4
    a190:	01d402d3 	.word	0x01d402d3
    a194:	01d401d4 	.word	0x01d401d4
    a198:	02b302ba 	.word	0x02b302ba
    a19c:	01d401d4 	.word	0x01d401d4
    a1a0:	01d40296 	.word	0x01d40296
    a1a4:	01d401d4 	.word	0x01d401d4
    a1a8:	026b01d4 	.word	0x026b01d4
    a1ac:	01d401d4 	.word	0x01d401d4
    a1b0:	01d401d4 	.word	0x01d401d4
    a1b4:	026401d4 	.word	0x026401d4
    a1b8:	01d401d4 	.word	0x01d401d4
    a1bc:	01d401d4 	.word	0x01d401d4
    a1c0:	01d4028f 	.word	0x01d4028f
    a1c4:	01d401d4 	.word	0x01d401d4
    a1c8:	01d401d4 	.word	0x01d401d4
    a1cc:	01d401d4 	.word	0x01d401d4
    a1d0:	01d402d3 	.word	0x01d402d3
    a1d4:	01d401d4 	.word	0x01d401d4
    a1d8:	02b302ba 	.word	0x02b302ba
    a1dc:	01d401d4 	.word	0x01d401d4
    a1e0:	01d40296 	.word	0x01d40296
    a1e4:	01d401d4 	.word	0x01d401d4
    a1e8:	026b01d4 	.word	0x026b01d4
    a1ec:	01d401d4 	.word	0x01d401d4
    a1f0:	01d401d4 	.word	0x01d401d4
    a1f4:	026401d4 	.word	0x026401d4
    a1f8:	01d401d4 	.word	0x01d401d4
    a1fc:	01d401d4 	.word	0x01d401d4
    a200:	028f      	.short	0x028f
    a202:	f1bb 0f00 	cmp.w	fp, #0
    a206:	bf14      	ite	ne
    a208:	46da      	movne	sl, fp
    a20a:	f04f 3aff 	moveq.w	sl, #4294967295
    a20e:	f019 0f10 	tst.w	r9, #16
    a212:	f000 8140 	beq.w	a496 <__ssvfscanf_r+0x916>
    a216:	6823      	ldr	r3, [r4, #0]
    a218:	2600      	movs	r6, #0
    a21a:	781a      	ldrb	r2, [r3, #0]
    a21c:	f50d 7cd6 	add.w	ip, sp, #428	; 0x1ac
    a220:	3301      	adds	r3, #1
    a222:	f81c 2002 	ldrb.w	r2, [ip, r2]
    a226:	2a00      	cmp	r2, #0
    a228:	f000 83b8 	beq.w	a99c <__ssvfscanf_r+0xe1c>
    a22c:	6862      	ldr	r2, [r4, #4]
    a22e:	3601      	adds	r6, #1
    a230:	6023      	str	r3, [r4, #0]
    a232:	3a01      	subs	r2, #1
    a234:	45b2      	cmp	sl, r6
    a236:	6062      	str	r2, [r4, #4]
    a238:	f000 82b2 	beq.w	a7a0 <__ssvfscanf_r+0xc20>
    a23c:	2a00      	cmp	r2, #0
    a23e:	dcec      	bgt.n	a21a <__ssvfscanf_r+0x69a>
    a240:	4640      	mov	r0, r8
    a242:	4621      	mov	r1, r4
    a244:	f7ff fc36 	bl	9ab4 <__ssrefill_r>
    a248:	2800      	cmp	r0, #0
    a24a:	f040 82a9 	bne.w	a7a0 <__ssvfscanf_r+0xc20>
    a24e:	6823      	ldr	r3, [r4, #0]
    a250:	e7e3      	b.n	a21a <__ssvfscanf_r+0x69a>
    a252:	f406 61c0 	and.w	r1, r6, #1536	; 0x600
    a256:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    a25a:	d113      	bne.n	a284 <__ssvfscanf_r+0x704>
    a25c:	f426 7600 	bic.w	r6, r6, #512	; 0x200
    a260:	2710      	movs	r7, #16
    a262:	f446 66a0 	orr.w	r6, r6, #1280	; 0x500
    a266:	f805 0b01 	strb.w	r0, [r5], #1
    a26a:	6861      	ldr	r1, [r4, #4]
    a26c:	3901      	subs	r1, #1
    a26e:	6061      	str	r1, [r4, #4]
    a270:	2900      	cmp	r1, #0
    a272:	bfc4      	itt	gt
    a274:	f10c 0101 	addgt.w	r1, ip, #1
    a278:	6021      	strgt	r1, [r4, #0]
    a27a:	dd5e      	ble.n	a33a <__ssvfscanf_r+0x7ba>
    a27c:	f1ba 0a01 	subs.w	sl, sl, #1
    a280:	f47f ae50 	bne.w	9f24 <__ssvfscanf_r+0x3a4>
    a284:	f416 7f80 	tst.w	r6, #256	; 0x100
    a288:	46a9      	mov	r9, r5
    a28a:	970a      	str	r7, [sp, #40]	; 0x28
    a28c:	46b4      	mov	ip, r6
    a28e:	4615      	mov	r5, r2
    a290:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    a292:	d00f      	beq.n	a2b4 <__ssvfscanf_r+0x734>
    a294:	f10d 0a4c 	add.w	sl, sp, #76	; 0x4c
    a298:	45ca      	cmp	sl, r9
    a29a:	d208      	bcs.n	a2ae <__ssvfscanf_r+0x72e>
    a29c:	f819 1d01 	ldrb.w	r1, [r9, #-1]!
    a2a0:	4640      	mov	r0, r8
    a2a2:	4622      	mov	r2, r4
    a2a4:	9607      	str	r6, [sp, #28]
    a2a6:	f7ff fc23 	bl	9af0 <_sungetc_r>
    a2aa:	f8dd c01c 	ldr.w	ip, [sp, #28]
    a2ae:	45ca      	cmp	sl, r9
    a2b0:	f43f acb4 	beq.w	9c1c <__ssvfscanf_r+0x9c>
    a2b4:	f01c 0210 	ands.w	r2, ip, #16
    a2b8:	f000 8354 	beq.w	a964 <__ssvfscanf_r+0xde4>
    a2bc:	ab13      	add	r3, sp, #76	; 0x4c
    a2be:	9808      	ldr	r0, [sp, #32]
    a2c0:	1aed      	subs	r5, r5, r3
    a2c2:	182d      	adds	r5, r5, r0
    a2c4:	444d      	add	r5, r9
    a2c6:	e47e      	b.n	9bc6 <__ssvfscanf_r+0x46>
    a2c8:	f016 0f80 	tst.w	r6, #128	; 0x80
    a2cc:	d0da      	beq.n	a284 <__ssvfscanf_r+0x704>
    a2ce:	f026 0680 	bic.w	r6, r6, #128	; 0x80
    a2d2:	e7c8      	b.n	a266 <__ssvfscanf_r+0x6e6>
    a2d4:	f939 7017 	ldrsh.w	r7, [r9, r7, lsl #1]
    a2d8:	f426 6638 	bic.w	r6, r6, #2944	; 0xb80
    a2dc:	e7c3      	b.n	a266 <__ssvfscanf_r+0x6e6>
    a2de:	f416 6f00 	tst.w	r6, #2048	; 0x800
    a2e2:	d0c0      	beq.n	a266 <__ssvfscanf_r+0x6e6>
    a2e4:	b917      	cbnz	r7, a2ec <__ssvfscanf_r+0x76c>
    a2e6:	f446 7600 	orr.w	r6, r6, #512	; 0x200
    a2ea:	3708      	adds	r7, #8
    a2ec:	f416 6f80 	tst.w	r6, #1024	; 0x400
    a2f0:	bf18      	it	ne
    a2f2:	f426 66b0 	bicne.w	r6, r6, #1408	; 0x580
    a2f6:	d1b6      	bne.n	a266 <__ssvfscanf_r+0x6e6>
    a2f8:	f1bb 0f00 	cmp.w	fp, #0
    a2fc:	d003      	beq.n	a306 <__ssvfscanf_r+0x786>
    a2fe:	f10b 3bff 	add.w	fp, fp, #4294967295
    a302:	f10a 0a01 	add.w	sl, sl, #1
    a306:	9808      	ldr	r0, [sp, #32]
    a308:	f426 7660 	bic.w	r6, r6, #896	; 0x380
    a30c:	3001      	adds	r0, #1
    a30e:	9008      	str	r0, [sp, #32]
    a310:	e7ab      	b.n	a26a <__ssvfscanf_r+0x6ea>
    a312:	2f0a      	cmp	r7, #10
    a314:	ddb6      	ble.n	a284 <__ssvfscanf_r+0x704>
    a316:	f426 6638 	bic.w	r6, r6, #2944	; 0xb80
    a31a:	e7a4      	b.n	a266 <__ssvfscanf_r+0x6e6>
    a31c:	f939 7017 	ldrsh.w	r7, [r9, r7, lsl #1]
    a320:	2f08      	cmp	r7, #8
    a322:	ddaf      	ble.n	a284 <__ssvfscanf_r+0x704>
    a324:	f426 6638 	bic.w	r6, r6, #2944	; 0xb80
    a328:	e79d      	b.n	a266 <__ssvfscanf_r+0x6e6>
    a32a:	4640      	mov	r0, r8
    a32c:	4621      	mov	r1, r4
    a32e:	f7ff fbc1 	bl	9ab4 <__ssrefill_r>
    a332:	2800      	cmp	r0, #0
    a334:	f43f adaf 	beq.w	9e96 <__ssvfscanf_r+0x316>
    a338:	e58f      	b.n	9e5a <__ssvfscanf_r+0x2da>
    a33a:	4640      	mov	r0, r8
    a33c:	4621      	mov	r1, r4
    a33e:	9207      	str	r2, [sp, #28]
    a340:	f7ff fbb8 	bl	9ab4 <__ssrefill_r>
    a344:	9a07      	ldr	r2, [sp, #28]
    a346:	2800      	cmp	r0, #0
    a348:	d098      	beq.n	a27c <__ssvfscanf_r+0x6fc>
    a34a:	e79b      	b.n	a284 <__ssvfscanf_r+0x704>
    a34c:	f049 0904 	orr.w	r9, r9, #4
    a350:	783a      	ldrb	r2, [r7, #0]
    a352:	e481      	b.n	9c58 <__ssvfscanf_r+0xd8>
    a354:	f640 40b1 	movw	r0, #3249	; 0xcb1
    a358:	2100      	movs	r1, #0
    a35a:	f2c0 0001 	movt	r0, #1
    a35e:	2203      	movs	r2, #3
    a360:	46da      	mov	sl, fp
    a362:	900b      	str	r0, [sp, #44]	; 0x2c
    a364:	910a      	str	r1, [sp, #40]	; 0x28
    a366:	9208      	str	r2, [sp, #32]
    a368:	e591      	b.n	9e8e <__ssvfscanf_r+0x30e>
    a36a:	783a      	ldrb	r2, [r7, #0]
    a36c:	2a6c      	cmp	r2, #108	; 0x6c
    a36e:	bf0a      	itet	eq
    a370:	f049 0902 	orreq.w	r9, r9, #2
    a374:	f049 0901 	orrne.w	r9, r9, #1
    a378:	f817 2f01 	ldrbeq.w	r2, [r7, #1]!
    a37c:	e46c      	b.n	9c58 <__ssvfscanf_r+0xd8>
    a37e:	f019 0f10 	tst.w	r9, #16
    a382:	f47f ac20 	bne.w	9bc6 <__ssvfscanf_r+0x46>
    a386:	f019 0f04 	tst.w	r9, #4
    a38a:	f000 8377 	beq.w	aa7c <__ssvfscanf_r+0xefc>
    a38e:	9e09      	ldr	r6, [sp, #36]	; 0x24
    a390:	6833      	ldr	r3, [r6, #0]
    a392:	3604      	adds	r6, #4
    a394:	9609      	str	r6, [sp, #36]	; 0x24
    a396:	801d      	strh	r5, [r3, #0]
    a398:	e415      	b.n	9bc6 <__ssvfscanf_r+0x46>
    a39a:	f640 73f9 	movw	r3, #4089	; 0xff9
    a39e:	2008      	movs	r0, #8
    a3a0:	f2c0 0301 	movt	r3, #1
    a3a4:	2103      	movs	r1, #3
    a3a6:	46da      	mov	sl, fp
    a3a8:	930b      	str	r3, [sp, #44]	; 0x2c
    a3aa:	900a      	str	r0, [sp, #40]	; 0x28
    a3ac:	9108      	str	r1, [sp, #32]
    a3ae:	e56e      	b.n	9e8e <__ssvfscanf_r+0x30e>
    a3b0:	f640 70f9 	movw	r0, #4089	; 0xff9
    a3b4:	2110      	movs	r1, #16
    a3b6:	f2c0 0001 	movt	r0, #1
    a3ba:	2203      	movs	r2, #3
    a3bc:	f449 7908 	orr.w	r9, r9, #544	; 0x220
    a3c0:	900b      	str	r0, [sp, #44]	; 0x2c
    a3c2:	46da      	mov	sl, fp
    a3c4:	910a      	str	r1, [sp, #40]	; 0x28
    a3c6:	9208      	str	r2, [sp, #32]
    a3c8:	e561      	b.n	9e8e <__ssvfscanf_r+0x30e>
    a3ca:	2102      	movs	r1, #2
    a3cc:	46da      	mov	sl, fp
    a3ce:	9108      	str	r1, [sp, #32]
    a3d0:	e55d      	b.n	9e8e <__ssvfscanf_r+0x30e>
    a3d2:	f640 70f9 	movw	r0, #4089	; 0xff9
    a3d6:	210a      	movs	r1, #10
    a3d8:	f2c0 0001 	movt	r0, #1
    a3dc:	2203      	movs	r2, #3
    a3de:	46da      	mov	sl, fp
    a3e0:	900b      	str	r0, [sp, #44]	; 0x2c
    a3e2:	910a      	str	r1, [sp, #40]	; 0x28
    a3e4:	9208      	str	r2, [sp, #32]
    a3e6:	e552      	b.n	9e8e <__ssvfscanf_r+0x30e>
    a3e8:	18d3      	adds	r3, r2, r3
    a3ea:	46da      	mov	sl, fp
    a3ec:	785b      	ldrb	r3, [r3, #1]
    a3ee:	f013 0f01 	tst.w	r3, #1
    a3f2:	f640 43b1 	movw	r3, #3249	; 0xcb1
    a3f6:	bf18      	it	ne
    a3f8:	f049 0901 	orrne.w	r9, r9, #1
    a3fc:	f2c0 0301 	movt	r3, #1
    a400:	200a      	movs	r0, #10
    a402:	2103      	movs	r1, #3
    a404:	930b      	str	r3, [sp, #44]	; 0x2c
    a406:	900a      	str	r0, [sp, #40]	; 0x28
    a408:	9108      	str	r1, [sp, #32]
    a40a:	e540      	b.n	9e8e <__ssvfscanf_r+0x30e>
    a40c:	f003 fa6a 	bl	d8e4 <__sfp_lock_release>
    a410:	f04f 35ff 	mov.w	r5, #4294967295
    a414:	e405      	b.n	9c22 <__ssvfscanf_r+0xa2>
    a416:	f049 0910 	orr.w	r9, r9, #16
    a41a:	783a      	ldrb	r2, [r7, #0]
    a41c:	e41c      	b.n	9c58 <__ssvfscanf_r+0xd8>
    a41e:	fb01 fb0b 	mul.w	fp, r1, fp
    a422:	f1ab 0b30 	sub.w	fp, fp, #48	; 0x30
    a426:	4493      	add	fp, r2
    a428:	783a      	ldrb	r2, [r7, #0]
    a42a:	e415      	b.n	9c58 <__ssvfscanf_r+0xd8>
    a42c:	2004      	movs	r0, #4
    a42e:	46da      	mov	sl, fp
    a430:	9008      	str	r0, [sp, #32]
    a432:	e52c      	b.n	9e8e <__ssvfscanf_r+0x30e>
    a434:	f049 0902 	orr.w	r9, r9, #2
    a438:	783a      	ldrb	r2, [r7, #0]
    a43a:	e40d      	b.n	9c58 <__ssvfscanf_r+0xd8>
    a43c:	f640 73f9 	movw	r3, #4089	; 0xff9
    a440:	2008      	movs	r0, #8
    a442:	f2c0 0301 	movt	r3, #1
    a446:	2103      	movs	r1, #3
    a448:	f049 0901 	orr.w	r9, r9, #1
    a44c:	930b      	str	r3, [sp, #44]	; 0x2c
    a44e:	46da      	mov	sl, fp
    a450:	900a      	str	r0, [sp, #40]	; 0x28
    a452:	9108      	str	r1, [sp, #32]
    a454:	e51b      	b.n	9e8e <__ssvfscanf_r+0x30e>
    a456:	f640 72f9 	movw	r2, #4089	; 0xff9
    a45a:	2310      	movs	r3, #16
    a45c:	f2c0 0201 	movt	r2, #1
    a460:	f04f 0c03 	mov.w	ip, #3
    a464:	f449 7900 	orr.w	r9, r9, #512	; 0x200
    a468:	920b      	str	r2, [sp, #44]	; 0x2c
    a46a:	46da      	mov	sl, fp
    a46c:	930a      	str	r3, [sp, #40]	; 0x28
    a46e:	f8cd c020 	str.w	ip, [sp, #32]
    a472:	e50c      	b.n	9e8e <__ssvfscanf_r+0x30e>
    a474:	4639      	mov	r1, r7
    a476:	a86b      	add	r0, sp, #428	; 0x1ac
    a478:	f005 fa9c 	bl	f9b4 <__sccl>
    a47c:	f049 0940 	orr.w	r9, r9, #64	; 0x40
    a480:	2201      	movs	r2, #1
    a482:	46da      	mov	sl, fp
    a484:	9208      	str	r2, [sp, #32]
    a486:	4607      	mov	r7, r0
    a488:	e501      	b.n	9e8e <__ssvfscanf_r+0x30e>
    a48a:	2300      	movs	r3, #0
    a48c:	f049 0940 	orr.w	r9, r9, #64	; 0x40
    a490:	46da      	mov	sl, fp
    a492:	9308      	str	r3, [sp, #32]
    a494:	e4fb      	b.n	9e8e <__ssvfscanf_r+0x30e>
    a496:	9809      	ldr	r0, [sp, #36]	; 0x24
    a498:	6822      	ldr	r2, [r4, #0]
    a49a:	6806      	ldr	r6, [r0, #0]
    a49c:	4633      	mov	r3, r6
    a49e:	7812      	ldrb	r2, [r2, #0]
    a4a0:	a96b      	add	r1, sp, #428	; 0x1ac
    a4a2:	5c8a      	ldrb	r2, [r1, r2]
    a4a4:	2a00      	cmp	r2, #0
    a4a6:	f000 81f6 	beq.w	a896 <__ssvfscanf_r+0xd16>
    a4aa:	6822      	ldr	r2, [r4, #0]
    a4ac:	6861      	ldr	r1, [r4, #4]
    a4ae:	3901      	subs	r1, #1
    a4b0:	6061      	str	r1, [r4, #4]
    a4b2:	f812 1b01 	ldrb.w	r1, [r2], #1
    a4b6:	f1ba 0a01 	subs.w	sl, sl, #1
    a4ba:	f803 1b01 	strb.w	r1, [r3], #1
    a4be:	6022      	str	r2, [r4, #0]
    a4c0:	f000 81e9 	beq.w	a896 <__ssvfscanf_r+0xd16>
    a4c4:	6861      	ldr	r1, [r4, #4]
    a4c6:	2900      	cmp	r1, #0
    a4c8:	dce9      	bgt.n	a49e <__ssvfscanf_r+0x91e>
    a4ca:	4640      	mov	r0, r8
    a4cc:	4621      	mov	r1, r4
    a4ce:	9306      	str	r3, [sp, #24]
    a4d0:	f7ff faf0 	bl	9ab4 <__ssrefill_r>
    a4d4:	9b06      	ldr	r3, [sp, #24]
    a4d6:	2800      	cmp	r0, #0
    a4d8:	f040 81da 	bne.w	a890 <__ssvfscanf_r+0xd10>
    a4dc:	6822      	ldr	r2, [r4, #0]
    a4de:	e7de      	b.n	a49e <__ssvfscanf_r+0x91e>
    a4e0:	eb0b 0107 	add.w	r1, fp, r7
    a4e4:	b991      	cbnz	r1, a50c <__ssvfscanf_r+0x98c>
    a4e6:	f429 79c0 	bic.w	r9, r9, #384	; 0x180
    a4ea:	f806 0b01 	strb.w	r0, [r6], #1
    a4ee:	6861      	ldr	r1, [r4, #4]
    a4f0:	3501      	adds	r5, #1
    a4f2:	3901      	subs	r1, #1
    a4f4:	6061      	str	r1, [r4, #4]
    a4f6:	2900      	cmp	r1, #0
    a4f8:	bfc4      	itt	gt
    a4fa:	f10e 0101 	addgt.w	r1, lr, #1
    a4fe:	6021      	strgt	r1, [r4, #0]
    a500:	f340 81ba 	ble.w	a878 <__ssvfscanf_r+0xcf8>
    a504:	f1ba 0a01 	subs.w	sl, sl, #1
    a508:	f47f ae21 	bne.w	a14e <__ssvfscanf_r+0x5ce>
    a50c:	930e      	str	r3, [sp, #56]	; 0x38
    a50e:	4690      	mov	r8, r2
    a510:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    a512:	463b      	mov	r3, r7
    a514:	9f11      	ldr	r7, [sp, #68]	; 0x44
    a516:	b10a      	cbz	r2, a51c <__ssvfscanf_r+0x99c>
    a518:	f429 7980 	bic.w	r9, r9, #256	; 0x100
    a51c:	3b01      	subs	r3, #1
    a51e:	2b01      	cmp	r3, #1
    a520:	f240 8323 	bls.w	ab6a <__ssvfscanf_r+0xfea>
    a524:	f10b 33ff 	add.w	r3, fp, #4294967295
    a528:	2b06      	cmp	r3, #6
    a52a:	d821      	bhi.n	a570 <__ssvfscanf_r+0x9f0>
    a52c:	f1bb 0f02 	cmp.w	fp, #2
    a530:	f240 830f 	bls.w	ab52 <__ssvfscanf_r+0xfd2>
    a534:	f1bb 0f03 	cmp.w	fp, #3
    a538:	d01a      	beq.n	a570 <__ssvfscanf_r+0x9f0>
    a53a:	f8cd 9044 	str.w	r9, [sp, #68]	; 0x44
    a53e:	46da      	mov	sl, fp
    a540:	46b1      	mov	r9, r6
    a542:	f10a 3aff 	add.w	sl, sl, #4294967295
    a546:	4640      	mov	r0, r8
    a548:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    a54c:	4622      	mov	r2, r4
    a54e:	fa5f fa8a 	uxtb.w	sl, sl
    a552:	f7ff facd 	bl	9af0 <_sungetc_r>
    a556:	f1ba 0f03 	cmp.w	sl, #3
    a55a:	d8f2      	bhi.n	a542 <__ssvfscanf_r+0x9c2>
    a55c:	f1ab 0304 	sub.w	r3, fp, #4
    a560:	3d01      	subs	r5, #1
    a562:	464e      	mov	r6, r9
    a564:	f8dd 9044 	ldr.w	r9, [sp, #68]	; 0x44
    a568:	b2db      	uxtb	r3, r3
    a56a:	1aed      	subs	r5, r5, r3
    a56c:	43db      	mvns	r3, r3
    a56e:	18f6      	adds	r6, r6, r3
    a570:	f419 7f80 	tst.w	r9, #256	; 0x100
    a574:	d016      	beq.n	a5a4 <__ssvfscanf_r+0xa24>
    a576:	f419 6f80 	tst.w	r9, #1024	; 0x400
    a57a:	f040 830b 	bne.w	ab94 <__ssvfscanf_r+0x1014>
    a57e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    a582:	3d01      	subs	r5, #1
    a584:	f1b1 0365 	subs.w	r3, r1, #101	; 0x65
    a588:	bf18      	it	ne
    a58a:	2301      	movne	r3, #1
    a58c:	2945      	cmp	r1, #69	; 0x45
    a58e:	bf0c      	ite	eq
    a590:	2300      	moveq	r3, #0
    a592:	f003 0301 	andne.w	r3, r3, #1
    a596:	2b00      	cmp	r3, #0
    a598:	f040 8259 	bne.w	aa4e <__ssvfscanf_r+0xece>
    a59c:	4640      	mov	r0, r8
    a59e:	4622      	mov	r2, r4
    a5a0:	f7ff faa6 	bl	9af0 <_sungetc_r>
    a5a4:	f019 0210 	ands.w	r2, r9, #16
    a5a8:	f47f ab0d 	bne.w	9bc6 <__ssvfscanf_r+0x46>
    a5ac:	f409 63c0 	and.w	r3, r9, #1536	; 0x600
    a5b0:	7032      	strb	r2, [r6, #0]
    a5b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
    a5b6:	f000 8240 	beq.w	aa3a <__ssvfscanf_r+0xeba>
    a5ba:	9810      	ldr	r0, [sp, #64]	; 0x40
    a5bc:	2800      	cmp	r0, #0
    a5be:	f040 8224 	bne.w	aa0a <__ssvfscanf_r+0xe8a>
    a5c2:	2200      	movs	r2, #0
    a5c4:	4640      	mov	r0, r8
    a5c6:	a913      	add	r1, sp, #76	; 0x4c
    a5c8:	f005 fb6a 	bl	fca0 <_strtod_r>
    a5cc:	f019 0f01 	tst.w	r9, #1
    a5d0:	4682      	mov	sl, r0
    a5d2:	468b      	mov	fp, r1
    a5d4:	f000 81e8 	beq.w	a9a8 <__ssvfscanf_r+0xe28>
    a5d8:	9a09      	ldr	r2, [sp, #36]	; 0x24
    a5da:	1d16      	adds	r6, r2, #4
    a5dc:	6813      	ldr	r3, [r2, #0]
    a5de:	e9c3 ab00 	strd	sl, fp, [r3]
    a5e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    a5e4:	9609      	str	r6, [sp, #36]	; 0x24
    a5e6:	3301      	adds	r3, #1
    a5e8:	930c      	str	r3, [sp, #48]	; 0x30
    a5ea:	f7ff baec 	b.w	9bc6 <__ssvfscanf_r+0x46>
    a5ee:	f419 7f80 	tst.w	r9, #256	; 0x100
    a5f2:	f43f af75 	beq.w	a4e0 <__ssvfscanf_r+0x960>
    a5f6:	f029 0980 	bic.w	r9, r9, #128	; 0x80
    a5fa:	3301      	adds	r3, #1
    a5fc:	f1b8 0f00 	cmp.w	r8, #0
    a600:	f43f af75 	beq.w	a4ee <__ssvfscanf_r+0x96e>
    a604:	f108 38ff 	add.w	r8, r8, #4294967295
    a608:	f10a 0a01 	add.w	sl, sl, #1
    a60c:	e76f      	b.n	a4ee <__ssvfscanf_r+0x96e>
    a60e:	f419 7f00 	tst.w	r9, #512	; 0x200
    a612:	f43f af7b 	beq.w	a50c <__ssvfscanf_r+0x98c>
    a616:	f429 7920 	bic.w	r9, r9, #640	; 0x280
    a61a:	930f      	str	r3, [sp, #60]	; 0x3c
    a61c:	e765      	b.n	a4ea <__ssvfscanf_r+0x96a>
    a61e:	f019 0f80 	tst.w	r9, #128	; 0x80
    a622:	f43f af73 	beq.w	a50c <__ssvfscanf_r+0x98c>
    a626:	f029 0980 	bic.w	r9, r9, #128	; 0x80
    a62a:	e75e      	b.n	a4ea <__ssvfscanf_r+0x96a>
    a62c:	f1bb 0f06 	cmp.w	fp, #6
    a630:	f47f af6c 	bne.w	a50c <__ssvfscanf_r+0x98c>
    a634:	f04f 0b07 	mov.w	fp, #7
    a638:	e757      	b.n	a4ea <__ssvfscanf_r+0x96a>
    a63a:	f1d7 0101 	rsbs	r1, r7, #1
    a63e:	bf38      	it	cc
    a640:	2100      	movcc	r1, #0
    a642:	2b00      	cmp	r3, #0
    a644:	bf14      	ite	ne
    a646:	2100      	movne	r1, #0
    a648:	f001 0101 	andeq.w	r1, r1, #1
    a64c:	2900      	cmp	r1, #0
    a64e:	f000 8133 	beq.w	a8b8 <__ssvfscanf_r+0xd38>
    a652:	f409 61e0 	and.w	r1, r9, #1792	; 0x700
    a656:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
    a65a:	f000 81d1 	beq.w	aa00 <__ssvfscanf_r+0xe80>
    a65e:	f1bb 0f01 	cmp.w	fp, #1
    a662:	bf14      	ite	ne
    a664:	2100      	movne	r1, #0
    a666:	2101      	moveq	r1, #1
    a668:	f1bb 0f04 	cmp.w	fp, #4
    a66c:	bf08      	it	eq
    a66e:	f041 0101 	orreq.w	r1, r1, #1
    a672:	2900      	cmp	r1, #0
    a674:	f43f af4a 	beq.w	a50c <__ssvfscanf_r+0x98c>
    a678:	f10b 0b01 	add.w	fp, fp, #1
    a67c:	fa5f fb8b 	uxtb.w	fp, fp
    a680:	e733      	b.n	a4ea <__ssvfscanf_r+0x96a>
    a682:	f1bb 0f07 	cmp.w	fp, #7
    a686:	f47f af41 	bne.w	a50c <__ssvfscanf_r+0x98c>
    a68a:	f04f 0b08 	mov.w	fp, #8
    a68e:	e72c      	b.n	a4ea <__ssvfscanf_r+0x96a>
    a690:	f1db 0101 	rsbs	r1, fp, #1
    a694:	bf38      	it	cc
    a696:	2100      	movcc	r1, #0
    a698:	2b00      	cmp	r3, #0
    a69a:	bf14      	ite	ne
    a69c:	2100      	movne	r1, #0
    a69e:	f001 0101 	andeq.w	r1, r1, #1
    a6a2:	b129      	cbz	r1, a6b0 <__ssvfscanf_r+0xb30>
    a6a4:	f409 61e0 	and.w	r1, r9, #1792	; 0x700
    a6a8:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
    a6ac:	f000 81e0 	beq.w	aa70 <__ssvfscanf_r+0xef0>
    a6b0:	f1bb 0f03 	cmp.w	fp, #3
    a6b4:	bf14      	ite	ne
    a6b6:	2100      	movne	r1, #0
    a6b8:	2101      	moveq	r1, #1
    a6ba:	f1bb 0f05 	cmp.w	fp, #5
    a6be:	bf08      	it	eq
    a6c0:	f041 0101 	orreq.w	r1, r1, #1
    a6c4:	2900      	cmp	r1, #0
    a6c6:	d1d7      	bne.n	a678 <__ssvfscanf_r+0xaf8>
    a6c8:	e720      	b.n	a50c <__ssvfscanf_r+0x98c>
    a6ca:	f1bb 0f02 	cmp.w	fp, #2
    a6ce:	f47f af1d 	bne.w	a50c <__ssvfscanf_r+0x98c>
    a6d2:	f04f 0b03 	mov.w	fp, #3
    a6d6:	e708      	b.n	a4ea <__ssvfscanf_r+0x96a>
    a6d8:	f409 61a0 	and.w	r1, r9, #1280	; 0x500
    a6dc:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
    a6e0:	d006      	beq.n	a6f0 <__ssvfscanf_r+0xb70>
    a6e2:	1e19      	subs	r1, r3, #0
    a6e4:	bf18      	it	ne
    a6e6:	2101      	movne	r1, #1
    a6e8:	ea11 2199 	ands.w	r1, r1, r9, lsr #10
    a6ec:	f43f af0e 	beq.w	a50c <__ssvfscanf_r+0x98c>
    a6f0:	f419 7f00 	tst.w	r9, #512	; 0x200
    a6f4:	d103      	bne.n	a6fe <__ssvfscanf_r+0xb7e>
    a6f6:	990f      	ldr	r1, [sp, #60]	; 0x3c
    a6f8:	9608      	str	r6, [sp, #32]
    a6fa:	1a5b      	subs	r3, r3, r1
    a6fc:	9310      	str	r3, [sp, #64]	; 0x40
    a6fe:	f429 69f0 	bic.w	r9, r9, #1920	; 0x780
    a702:	2300      	movs	r3, #0
    a704:	f449 79c0 	orr.w	r9, r9, #384	; 0x180
    a708:	e6ef      	b.n	a4ea <__ssvfscanf_r+0x96a>
    a70a:	2f01      	cmp	r7, #1
    a70c:	f47f aefe 	bne.w	a50c <__ssvfscanf_r+0x98c>
    a710:	2702      	movs	r7, #2
    a712:	e6ea      	b.n	a4ea <__ssvfscanf_r+0x96a>
    a714:	f5ab 72ae 	sub.w	r2, fp, #348	; 0x15c
    a718:	f240 1a5d 	movw	sl, #349	; 0x15d
    a71c:	3a01      	subs	r2, #1
    a71e:	e503      	b.n	a128 <__ssvfscanf_r+0x5a8>
    a720:	f019 0910 	ands.w	r9, r9, #16
    a724:	d129      	bne.n	a77a <__ssvfscanf_r+0xbfa>
    a726:	9809      	ldr	r0, [sp, #36]	; 0x24
    a728:	4656      	mov	r6, sl
    a72a:	46d1      	mov	r9, sl
    a72c:	46aa      	mov	sl, r5
    a72e:	f8d0 b000 	ldr.w	fp, [r0]
    a732:	6865      	ldr	r5, [r4, #4]
    a734:	4658      	mov	r0, fp
    a736:	42ae      	cmp	r6, r5
    a738:	462a      	mov	r2, r5
    a73a:	f240 81f7 	bls.w	ab2c <__ssvfscanf_r+0xfac>
    a73e:	6821      	ldr	r1, [r4, #0]
    a740:	1b76      	subs	r6, r6, r5
    a742:	f004 f8eb 	bl	e91c <memcpy>
    a746:	6823      	ldr	r3, [r4, #0]
    a748:	2100      	movs	r1, #0
    a74a:	4640      	mov	r0, r8
    a74c:	6061      	str	r1, [r4, #4]
    a74e:	195b      	adds	r3, r3, r5
    a750:	4621      	mov	r1, r4
    a752:	6023      	str	r3, [r4, #0]
    a754:	44ab      	add	fp, r5
    a756:	f7ff f9ad 	bl	9ab4 <__ssrefill_r>
    a75a:	2800      	cmp	r0, #0
    a75c:	d0e9      	beq.n	a732 <__ssvfscanf_r+0xbb2>
    a75e:	4655      	mov	r5, sl
    a760:	ebb9 0a06 	subs.w	sl, r9, r6
    a764:	f43f ab79 	beq.w	9e5a <__ssvfscanf_r+0x2da>
    a768:	9a09      	ldr	r2, [sp, #36]	; 0x24
    a76a:	4455      	add	r5, sl
    a76c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    a76e:	3204      	adds	r2, #4
    a770:	9209      	str	r2, [sp, #36]	; 0x24
    a772:	3301      	adds	r3, #1
    a774:	930c      	str	r3, [sp, #48]	; 0x30
    a776:	f7ff ba26 	b.w	9bc6 <__ssvfscanf_r+0x46>
    a77a:	6863      	ldr	r3, [r4, #4]
    a77c:	4640      	mov	r0, r8
    a77e:	4621      	mov	r1, r4
    a780:	4553      	cmp	r3, sl
    a782:	f280 81af 	bge.w	aae4 <__ssvfscanf_r+0xf64>
    a786:	6822      	ldr	r2, [r4, #0]
    a788:	18f6      	adds	r6, r6, r3
    a78a:	ebc3 0a0a 	rsb	sl, r3, sl
    a78e:	18d3      	adds	r3, r2, r3
    a790:	6023      	str	r3, [r4, #0]
    a792:	f7ff f98f 	bl	9ab4 <__ssrefill_r>
    a796:	2800      	cmp	r0, #0
    a798:	d0ef      	beq.n	a77a <__ssvfscanf_r+0xbfa>
    a79a:	2e00      	cmp	r6, #0
    a79c:	f43f ab5d 	beq.w	9e5a <__ssvfscanf_r+0x2da>
    a7a0:	19ad      	adds	r5, r5, r6
    a7a2:	f7ff ba10 	b.w	9bc6 <__ssvfscanf_r+0x46>
    a7a6:	4648      	mov	r0, r9
    a7a8:	4621      	mov	r1, r4
    a7aa:	f7ff f983 	bl	9ab4 <__ssrefill_r>
    a7ae:	2800      	cmp	r0, #0
    a7b0:	f43f aca9 	beq.w	a106 <__ssvfscanf_r+0x586>
    a7b4:	4655      	mov	r5, sl
    a7b6:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    a7b8:	46c8      	mov	r8, r9
    a7ba:	2e00      	cmp	r6, #0
    a7bc:	f43f aca8 	beq.w	a110 <__ssvfscanf_r+0x590>
    a7c0:	f7ff bb4b 	b.w	9e5a <__ssvfscanf_r+0x2da>
    a7c4:	f019 0f10 	tst.w	r9, #16
    a7c8:	bf1c      	itt	ne
    a7ca:	4699      	movne	r9, r3
    a7cc:	6823      	ldrne	r3, [r4, #0]
    a7ce:	d12f      	bne.n	a830 <__ssvfscanf_r+0xcb0>
    a7d0:	9809      	ldr	r0, [sp, #36]	; 0x24
    a7d2:	6822      	ldr	r2, [r4, #0]
    a7d4:	f8d0 9000 	ldr.w	r9, [r0]
    a7d8:	464b      	mov	r3, r9
    a7da:	7811      	ldrb	r1, [r2, #0]
    a7dc:	6832      	ldr	r2, [r6, #0]
    a7de:	188a      	adds	r2, r1, r2
    a7e0:	7852      	ldrb	r2, [r2, #1]
    a7e2:	f012 0f08 	tst.w	r2, #8
    a7e6:	f040 80b0 	bne.w	a94a <__ssvfscanf_r+0xdca>
    a7ea:	6822      	ldr	r2, [r4, #0]
    a7ec:	6861      	ldr	r1, [r4, #4]
    a7ee:	3901      	subs	r1, #1
    a7f0:	6061      	str	r1, [r4, #4]
    a7f2:	f812 1b01 	ldrb.w	r1, [r2], #1
    a7f6:	f1ba 0a01 	subs.w	sl, sl, #1
    a7fa:	f803 1b01 	strb.w	r1, [r3], #1
    a7fe:	6022      	str	r2, [r4, #0]
    a800:	f000 80a3 	beq.w	a94a <__ssvfscanf_r+0xdca>
    a804:	6861      	ldr	r1, [r4, #4]
    a806:	2900      	cmp	r1, #0
    a808:	dce7      	bgt.n	a7da <__ssvfscanf_r+0xc5a>
    a80a:	4640      	mov	r0, r8
    a80c:	4621      	mov	r1, r4
    a80e:	9306      	str	r3, [sp, #24]
    a810:	f7ff f950 	bl	9ab4 <__ssrefill_r>
    a814:	9b06      	ldr	r3, [sp, #24]
    a816:	2800      	cmp	r0, #0
    a818:	f040 8097 	bne.w	a94a <__ssvfscanf_r+0xdca>
    a81c:	6822      	ldr	r2, [r4, #0]
    a81e:	e7dc      	b.n	a7da <__ssvfscanf_r+0xc5a>
    a820:	4640      	mov	r0, r8
    a822:	4621      	mov	r1, r4
    a824:	f7ff f946 	bl	9ab4 <__ssrefill_r>
    a828:	2800      	cmp	r0, #0
    a82a:	f47f ad4b 	bne.w	a2c4 <__ssvfscanf_r+0x744>
    a82e:	6823      	ldr	r3, [r4, #0]
    a830:	7819      	ldrb	r1, [r3, #0]
    a832:	3301      	adds	r3, #1
    a834:	6832      	ldr	r2, [r6, #0]
    a836:	188a      	adds	r2, r1, r2
    a838:	7852      	ldrb	r2, [r2, #1]
    a83a:	f012 0f08 	tst.w	r2, #8
    a83e:	f47f ad41 	bne.w	a2c4 <__ssvfscanf_r+0x744>
    a842:	6862      	ldr	r2, [r4, #4]
    a844:	f109 0901 	add.w	r9, r9, #1
    a848:	6023      	str	r3, [r4, #0]
    a84a:	3a01      	subs	r2, #1
    a84c:	45d1      	cmp	r9, sl
    a84e:	6062      	str	r2, [r4, #4]
    a850:	f43f ad38 	beq.w	a2c4 <__ssvfscanf_r+0x744>
    a854:	2a00      	cmp	r2, #0
    a856:	dceb      	bgt.n	a830 <__ssvfscanf_r+0xcb0>
    a858:	e7e2      	b.n	a820 <__ssvfscanf_r+0xca0>
    a85a:	f110 0f02 	cmn.w	r0, #2
    a85e:	f43f ac4e 	beq.w	a0fe <__ssvfscanf_r+0x57e>
    a862:	9a08      	ldr	r2, [sp, #32]
    a864:	44b2      	add	sl, r6
    a866:	3d01      	subs	r5, #1
    a868:	2a00      	cmp	r2, #0
    a86a:	f47f ac47 	bne.w	a0fc <__ssvfscanf_r+0x57c>
    a86e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    a870:	9e08      	ldr	r6, [sp, #32]
    a872:	3304      	adds	r3, #4
    a874:	930f      	str	r3, [sp, #60]	; 0x3c
    a876:	e442      	b.n	a0fe <__ssvfscanf_r+0x57e>
    a878:	4610      	mov	r0, r2
    a87a:	4621      	mov	r1, r4
    a87c:	9207      	str	r2, [sp, #28]
    a87e:	9306      	str	r3, [sp, #24]
    a880:	f7ff f918 	bl	9ab4 <__ssrefill_r>
    a884:	9a07      	ldr	r2, [sp, #28]
    a886:	9b06      	ldr	r3, [sp, #24]
    a888:	2800      	cmp	r0, #0
    a88a:	f43f ae3b 	beq.w	a504 <__ssvfscanf_r+0x984>
    a88e:	e63d      	b.n	a50c <__ssvfscanf_r+0x98c>
    a890:	429e      	cmp	r6, r3
    a892:	f43f aae2 	beq.w	9e5a <__ssvfscanf_r+0x2da>
    a896:	1b9e      	subs	r6, r3, r6
    a898:	f43f a9c0 	beq.w	9c1c <__ssvfscanf_r+0x9c>
    a89c:	9a09      	ldr	r2, [sp, #36]	; 0x24
    a89e:	19ad      	adds	r5, r5, r6
    a8a0:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
    a8a4:	3204      	adds	r2, #4
    a8a6:	9209      	str	r2, [sp, #36]	; 0x24
    a8a8:	f10c 0c01 	add.w	ip, ip, #1
    a8ac:	2200      	movs	r2, #0
    a8ae:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    a8b2:	701a      	strb	r2, [r3, #0]
    a8b4:	f7ff b987 	b.w	9bc6 <__ssvfscanf_r+0x46>
    a8b8:	2f02      	cmp	r7, #2
    a8ba:	f47f aed0 	bne.w	a65e <__ssvfscanf_r+0xade>
    a8be:	3701      	adds	r7, #1
    a8c0:	e613      	b.n	a4ea <__ssvfscanf_r+0x96a>
    a8c2:	9e0d      	ldr	r6, [sp, #52]	; 0x34
    a8c4:	6831      	ldr	r1, [r6, #0]
    a8c6:	4589      	cmp	r9, r1
    a8c8:	f43f aac7 	beq.w	9e5a <__ssvfscanf_r+0x2da>
    a8cc:	6861      	ldr	r1, [r4, #4]
    a8ce:	f10d 0c4c 	add.w	ip, sp, #76	; 0x4c
    a8d2:	3201      	adds	r2, #1
    a8d4:	a8ab      	add	r0, sp, #684	; 0x2ac
    a8d6:	f80c 3009 	strb.w	r3, [ip, r9]
    a8da:	3901      	subs	r1, #1
    a8dc:	6022      	str	r2, [r4, #0]
    a8de:	f109 0901 	add.w	r9, r9, #1
    a8e2:	2208      	movs	r2, #8
    a8e4:	6061      	str	r1, [r4, #4]
    a8e6:	2100      	movs	r1, #0
    a8e8:	aeab      	add	r6, sp, #684	; 0x2ac
    a8ea:	f004 f93b 	bl	eb64 <memset>
    a8ee:	4640      	mov	r0, r8
    a8f0:	4629      	mov	r1, r5
    a8f2:	aa13      	add	r2, sp, #76	; 0x4c
    a8f4:	464b      	mov	r3, r9
    a8f6:	9600      	str	r6, [sp, #0]
    a8f8:	f003 ff8c 	bl	e814 <_mbrtowc_r>
    a8fc:	f1b0 3fff 	cmp.w	r0, #4294967295
    a900:	f43f aaab 	beq.w	9e5a <__ssvfscanf_r+0x2da>
    a904:	2800      	cmp	r0, #0
    a906:	d159      	bne.n	a9bc <__ssvfscanf_r+0xe3c>
    a908:	6028      	str	r0, [r5, #0]
    a90a:	f003 fbeb 	bl	e0e4 <iswspace>
    a90e:	4603      	mov	r3, r0
    a910:	2800      	cmp	r0, #0
    a912:	f000 80a4 	beq.w	aa5e <__ssvfscanf_r+0xede>
    a916:	465b      	mov	r3, fp
    a918:	46ab      	mov	fp, r5
    a91a:	463d      	mov	r5, r7
    a91c:	461f      	mov	r7, r3
    a91e:	f1b9 0f00 	cmp.w	r9, #0
    a922:	f43f ab8c 	beq.w	a03e <__ssvfscanf_r+0x4be>
    a926:	f10d 0c4c 	add.w	ip, sp, #76	; 0x4c
    a92a:	46a2      	mov	sl, r4
    a92c:	eb0c 0609 	add.w	r6, ip, r9
    a930:	464c      	mov	r4, r9
    a932:	3c01      	subs	r4, #1
    a934:	4640      	mov	r0, r8
    a936:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    a93a:	4652      	mov	r2, sl
    a93c:	f7ff f8d8 	bl	9af0 <_sungetc_r>
    a940:	2c00      	cmp	r4, #0
    a942:	d1f6      	bne.n	a932 <__ssvfscanf_r+0xdb2>
    a944:	4654      	mov	r4, sl
    a946:	f7ff bb7a 	b.w	a03e <__ssvfscanf_r+0x4be>
    a94a:	9909      	ldr	r1, [sp, #36]	; 0x24
    a94c:	ebc9 0505 	rsb	r5, r9, r5
    a950:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    a952:	18ed      	adds	r5, r5, r3
    a954:	3104      	adds	r1, #4
    a956:	9109      	str	r1, [sp, #36]	; 0x24
    a958:	3201      	adds	r2, #1
    a95a:	920c      	str	r2, [sp, #48]	; 0x30
    a95c:	2200      	movs	r2, #0
    a95e:	701a      	strb	r2, [r3, #0]
    a960:	f7ff b931 	b.w	9bc6 <__ssvfscanf_r+0x46>
    a964:	f889 2000 	strb.w	r2, [r9]
    a968:	f10d 0a4c 	add.w	sl, sp, #76	; 0x4c
    a96c:	f8cd c01c 	str.w	ip, [sp, #28]
    a970:	4640      	mov	r0, r8
    a972:	4651      	mov	r1, sl
    a974:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    a976:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    a978:	47b0      	blx	r6
    a97a:	f8dd c01c 	ldr.w	ip, [sp, #28]
    a97e:	f01c 0f20 	tst.w	ip, #32
    a982:	d033      	beq.n	a9ec <__ssvfscanf_r+0xe6c>
    a984:	9909      	ldr	r1, [sp, #36]	; 0x24
    a986:	680b      	ldr	r3, [r1, #0]
    a988:	3104      	adds	r1, #4
    a98a:	9109      	str	r1, [sp, #36]	; 0x24
    a98c:	6018      	str	r0, [r3, #0]
    a98e:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
    a992:	f10c 0c01 	add.w	ip, ip, #1
    a996:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    a99a:	e48f      	b.n	a2bc <__ssvfscanf_r+0x73c>
    a99c:	2e00      	cmp	r6, #0
    a99e:	f43f a93d 	beq.w	9c1c <__ssvfscanf_r+0x9c>
    a9a2:	19ad      	adds	r5, r5, r6
    a9a4:	f7ff b90f 	b.w	9bc6 <__ssvfscanf_r+0x46>
    a9a8:	f019 0302 	ands.w	r3, r9, #2
    a9ac:	f000 8089 	beq.w	aac2 <__ssvfscanf_r+0xf42>
    a9b0:	9e09      	ldr	r6, [sp, #36]	; 0x24
    a9b2:	6833      	ldr	r3, [r6, #0]
    a9b4:	3604      	adds	r6, #4
    a9b6:	e9c3 ab00 	strd	sl, fp, [r3]
    a9ba:	e612      	b.n	a5e2 <__ssvfscanf_r+0xa62>
    a9bc:	f110 0f02 	cmn.w	r0, #2
    a9c0:	d17d      	bne.n	aabe <__ssvfscanf_r+0xf3e>
    a9c2:	6863      	ldr	r3, [r4, #4]
    a9c4:	2b00      	cmp	r3, #0
    a9c6:	f73f ab23 	bgt.w	a010 <__ssvfscanf_r+0x490>
    a9ca:	4640      	mov	r0, r8
    a9cc:	4621      	mov	r1, r4
    a9ce:	f7ff f871 	bl	9ab4 <__ssrefill_r>
    a9d2:	2800      	cmp	r0, #0
    a9d4:	f43f ab1c 	beq.w	a010 <__ssvfscanf_r+0x490>
    a9d8:	465b      	mov	r3, fp
    a9da:	46ab      	mov	fp, r5
    a9dc:	463d      	mov	r5, r7
    a9de:	461f      	mov	r7, r3
    a9e0:	f1b9 0f00 	cmp.w	r9, #0
    a9e4:	f47f aa39 	bne.w	9e5a <__ssvfscanf_r+0x2da>
    a9e8:	f7ff bb29 	b.w	a03e <__ssvfscanf_r+0x4be>
    a9ec:	f01c 0f04 	tst.w	ip, #4
    a9f0:	f000 8083 	beq.w	aafa <__ssvfscanf_r+0xf7a>
    a9f4:	9a09      	ldr	r2, [sp, #36]	; 0x24
    a9f6:	6813      	ldr	r3, [r2, #0]
    a9f8:	3204      	adds	r2, #4
    a9fa:	9209      	str	r2, [sp, #36]	; 0x24
    a9fc:	8018      	strh	r0, [r3, #0]
    a9fe:	e7c6      	b.n	a98e <__ssvfscanf_r+0xe0e>
    aa00:	f429 69f0 	bic.w	r9, r9, #1920	; 0x780
    aa04:	2701      	movs	r7, #1
    aa06:	2300      	movs	r3, #0
    aa08:	e56f      	b.n	a4ea <__ssvfscanf_r+0x96a>
    aa0a:	9b08      	ldr	r3, [sp, #32]
    aa0c:	4640      	mov	r0, r8
    aa0e:	1c59      	adds	r1, r3, #1
    aa10:	230a      	movs	r3, #10
    aa12:	f006 f94d 	bl	10cb0 <_strtol_r>
    aa16:	9e10      	ldr	r6, [sp, #64]	; 0x40
    aa18:	1b82      	subs	r2, r0, r6
    aa1a:	9808      	ldr	r0, [sp, #32]
    aa1c:	f8dd c00c 	ldr.w	ip, [sp, #12]
    aa20:	4584      	cmp	ip, r0
    aa22:	bf9c      	itt	ls
    aa24:	f50d 71cf 	addls.w	r1, sp, #414	; 0x19e
    aa28:	9108      	strls	r1, [sp, #32]
    aa2a:	f642 7140 	movw	r1, #12096	; 0x2f40
    aa2e:	9808      	ldr	r0, [sp, #32]
    aa30:	f2c0 0101 	movt	r1, #1
    aa34:	f7fd fc40 	bl	82b8 <sprintf>
    aa38:	e5c3      	b.n	a5c2 <__ssvfscanf_r+0xa42>
    aa3a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    aa3c:	f8dd c03c 	ldr.w	ip, [sp, #60]	; 0x3c
    aa40:	ebb3 020c 	subs.w	r2, r3, ip
    aa44:	f43f adbd 	beq.w	a5c2 <__ssvfscanf_r+0xa42>
    aa48:	4252      	negs	r2, r2
    aa4a:	9608      	str	r6, [sp, #32]
    aa4c:	e7e5      	b.n	aa1a <__ssvfscanf_r+0xe9a>
    aa4e:	4640      	mov	r0, r8
    aa50:	4622      	mov	r2, r4
    aa52:	f7ff f84d 	bl	9af0 <_sungetc_r>
    aa56:	3d01      	subs	r5, #1
    aa58:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    aa5c:	e59e      	b.n	a59c <__ssvfscanf_r+0xa1c>
    aa5e:	9808      	ldr	r0, [sp, #32]
    aa60:	444f      	add	r7, r9
    aa62:	f10a 3aff 	add.w	sl, sl, #4294967295
    aa66:	bb08      	cbnz	r0, aaac <__ssvfscanf_r+0xf2c>
    aa68:	3504      	adds	r5, #4
    aa6a:	f8dd 9020 	ldr.w	r9, [sp, #32]
    aa6e:	e7a8      	b.n	a9c2 <__ssvfscanf_r+0xe42>
    aa70:	f429 69f0 	bic.w	r9, r9, #1920	; 0x780
    aa74:	f04f 0b01 	mov.w	fp, #1
    aa78:	2300      	movs	r3, #0
    aa7a:	e536      	b.n	a4ea <__ssvfscanf_r+0x96a>
    aa7c:	f019 0f01 	tst.w	r9, #1
    aa80:	d10d      	bne.n	aa9e <__ssvfscanf_r+0xf1e>
    aa82:	f019 0f02 	tst.w	r9, #2
    aa86:	d013      	beq.n	aab0 <__ssvfscanf_r+0xf30>
    aa88:	9909      	ldr	r1, [sp, #36]	; 0x24
    aa8a:	680b      	ldr	r3, [r1, #0]
    aa8c:	3104      	adds	r1, #4
    aa8e:	9109      	str	r1, [sp, #36]	; 0x24
    aa90:	4628      	mov	r0, r5
    aa92:	ea4f 71e0 	mov.w	r1, r0, asr #31
    aa96:	e9c3 0100 	strd	r0, r1, [r3]
    aa9a:	f7ff b894 	b.w	9bc6 <__ssvfscanf_r+0x46>
    aa9e:	9809      	ldr	r0, [sp, #36]	; 0x24
    aaa0:	6803      	ldr	r3, [r0, #0]
    aaa2:	3004      	adds	r0, #4
    aaa4:	9009      	str	r0, [sp, #36]	; 0x24
    aaa6:	601d      	str	r5, [r3, #0]
    aaa8:	f7ff b88d 	b.w	9bc6 <__ssvfscanf_r+0x46>
    aaac:	4699      	mov	r9, r3
    aaae:	e788      	b.n	a9c2 <__ssvfscanf_r+0xe42>
    aab0:	9a09      	ldr	r2, [sp, #36]	; 0x24
    aab2:	6813      	ldr	r3, [r2, #0]
    aab4:	3204      	adds	r2, #4
    aab6:	9209      	str	r2, [sp, #36]	; 0x24
    aab8:	601d      	str	r5, [r3, #0]
    aaba:	f7ff b884 	b.w	9bc6 <__ssvfscanf_r+0x46>
    aabe:	6828      	ldr	r0, [r5, #0]
    aac0:	e723      	b.n	a90a <__ssvfscanf_r+0xd8a>
    aac2:	9a09      	ldr	r2, [sp, #36]	; 0x24
    aac4:	9306      	str	r3, [sp, #24]
    aac6:	1d16      	adds	r6, r2, #4
    aac8:	f8d2 9000 	ldr.w	r9, [r2]
    aacc:	f004 ff50 	bl	f970 <__isnand>
    aad0:	9b06      	ldr	r3, [sp, #24]
    aad2:	2800      	cmp	r0, #0
    aad4:	d155      	bne.n	ab82 <__ssvfscanf_r+0x1002>
    aad6:	4650      	mov	r0, sl
    aad8:	4659      	mov	r1, fp
    aada:	f007 fb4b 	bl	12174 <__aeabi_d2f>
    aade:	f8c9 0000 	str.w	r0, [r9]
    aae2:	e57e      	b.n	a5e2 <__ssvfscanf_r+0xa62>
    aae4:	6822      	ldr	r2, [r4, #0]
    aae6:	4456      	add	r6, sl
    aae8:	ebca 0303 	rsb	r3, sl, r3
    aaec:	19ad      	adds	r5, r5, r6
    aaee:	6063      	str	r3, [r4, #4]
    aaf0:	eb02 030a 	add.w	r3, r2, sl
    aaf4:	6023      	str	r3, [r4, #0]
    aaf6:	f7ff b866 	b.w	9bc6 <__ssvfscanf_r+0x46>
    aafa:	f01c 0201 	ands.w	r2, ip, #1
    aafe:	d122      	bne.n	ab46 <__ssvfscanf_r+0xfc6>
    ab00:	f01c 0f02 	tst.w	ip, #2
    ab04:	d01f      	beq.n	ab46 <__ssvfscanf_r+0xfc6>
    ab06:	980b      	ldr	r0, [sp, #44]	; 0x2c
    ab08:	f640 73f9 	movw	r3, #4089	; 0xff9
    ab0c:	f2c0 0301 	movt	r3, #1
    ab10:	4651      	mov	r1, sl
    ab12:	4298      	cmp	r0, r3
    ab14:	4640      	mov	r0, r8
    ab16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    ab18:	d039      	beq.n	ab8e <__ssvfscanf_r+0x100e>
    ab1a:	f006 f975 	bl	10e08 <_strtoll_r>
    ab1e:	9a09      	ldr	r2, [sp, #36]	; 0x24
    ab20:	6813      	ldr	r3, [r2, #0]
    ab22:	3204      	adds	r2, #4
    ab24:	9209      	str	r2, [sp, #36]	; 0x24
    ab26:	6059      	str	r1, [r3, #4]
    ab28:	6018      	str	r0, [r3, #0]
    ab2a:	e730      	b.n	a98e <__ssvfscanf_r+0xe0e>
    ab2c:	4632      	mov	r2, r6
    ab2e:	6821      	ldr	r1, [r4, #0]
    ab30:	f003 fef4 	bl	e91c <memcpy>
    ab34:	6862      	ldr	r2, [r4, #4]
    ab36:	6823      	ldr	r3, [r4, #0]
    ab38:	4655      	mov	r5, sl
    ab3a:	1b92      	subs	r2, r2, r6
    ab3c:	46ca      	mov	sl, r9
    ab3e:	199e      	adds	r6, r3, r6
    ab40:	6062      	str	r2, [r4, #4]
    ab42:	6026      	str	r6, [r4, #0]
    ab44:	e610      	b.n	a768 <__ssvfscanf_r+0xbe8>
    ab46:	9e09      	ldr	r6, [sp, #36]	; 0x24
    ab48:	6833      	ldr	r3, [r6, #0]
    ab4a:	3604      	adds	r6, #4
    ab4c:	9609      	str	r6, [sp, #36]	; 0x24
    ab4e:	6018      	str	r0, [r3, #0]
    ab50:	e71d      	b.n	a98e <__ssvfscanf_r+0xe0e>
    ab52:	ad13      	add	r5, sp, #76	; 0x4c
    ab54:	e003      	b.n	ab5e <__ssvfscanf_r+0xfde>
    ab56:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    ab5a:	f7fe ffc9 	bl	9af0 <_sungetc_r>
    ab5e:	42b5      	cmp	r5, r6
    ab60:	4640      	mov	r0, r8
    ab62:	4622      	mov	r2, r4
    ab64:	d3f7      	bcc.n	ab56 <__ssvfscanf_r+0xfd6>
    ab66:	f7ff b859 	b.w	9c1c <__ssvfscanf_r+0x9c>
    ab6a:	ad13      	add	r5, sp, #76	; 0x4c
    ab6c:	e003      	b.n	ab76 <__ssvfscanf_r+0xff6>
    ab6e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    ab72:	f7fe ffbd 	bl	9af0 <_sungetc_r>
    ab76:	42b5      	cmp	r5, r6
    ab78:	4640      	mov	r0, r8
    ab7a:	4622      	mov	r2, r4
    ab7c:	d3f7      	bcc.n	ab6e <__ssvfscanf_r+0xfee>
    ab7e:	f7ff b84d 	b.w	9c1c <__ssvfscanf_r+0x9c>
    ab82:	4618      	mov	r0, r3
    ab84:	f004 ff50 	bl	fa28 <nanf>
    ab88:	f8c9 0000 	str.w	r0, [r9]
    ab8c:	e529      	b.n	a5e2 <__ssvfscanf_r+0xa62>
    ab8e:	f006 fadd 	bl	1114c <_strtoull_r>
    ab92:	e7c4      	b.n	ab1e <__ssvfscanf_r+0xf9e>
    ab94:	ad13      	add	r5, sp, #76	; 0x4c
    ab96:	e003      	b.n	aba0 <__ssvfscanf_r+0x1020>
    ab98:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    ab9c:	f7fe ffa8 	bl	9af0 <_sungetc_r>
    aba0:	42b5      	cmp	r5, r6
    aba2:	4640      	mov	r0, r8
    aba4:	4622      	mov	r2, r4
    aba6:	d3f7      	bcc.n	ab98 <__ssvfscanf_r+0x1018>
    aba8:	f7ff b838 	b.w	9c1c <__ssvfscanf_r+0x9c>

0000abac <__submore>:
    abac:	f101 0344 	add.w	r3, r1, #68	; 0x44
    abb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    abb4:	460c      	mov	r4, r1
    abb6:	6b49      	ldr	r1, [r1, #52]	; 0x34
    abb8:	4299      	cmp	r1, r3
    abba:	d018      	beq.n	abee <__submore+0x42>
    abbc:	6ba5      	ldr	r5, [r4, #56]	; 0x38
    abbe:	006f      	lsls	r7, r5, #1
    abc0:	463a      	mov	r2, r7
    abc2:	f004 fce9 	bl	f598 <_realloc_r>
    abc6:	4606      	mov	r6, r0
    abc8:	b168      	cbz	r0, abe6 <__submore+0x3a>
    abca:	eb00 0805 	add.w	r8, r0, r5
    abce:	462a      	mov	r2, r5
    abd0:	4640      	mov	r0, r8
    abd2:	4631      	mov	r1, r6
    abd4:	f003 fea2 	bl	e91c <memcpy>
    abd8:	63a7      	str	r7, [r4, #56]	; 0x38
    abda:	f8c4 8000 	str.w	r8, [r4]
    abde:	2000      	movs	r0, #0
    abe0:	6366      	str	r6, [r4, #52]	; 0x34
    abe2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    abe6:	f04f 30ff 	mov.w	r0, #4294967295
    abea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    abee:	f44f 6180 	mov.w	r1, #1024	; 0x400
    abf2:	f003 fb3d 	bl	e270 <_malloc_r>
    abf6:	4603      	mov	r3, r0
    abf8:	2800      	cmp	r0, #0
    abfa:	d0f4      	beq.n	abe6 <__submore+0x3a>
    abfc:	f894 1046 	ldrb.w	r1, [r4, #70]	; 0x46
    ac00:	f500 727e 	add.w	r2, r0, #1016	; 0x3f8
    ac04:	3205      	adds	r2, #5
    ac06:	6360      	str	r0, [r4, #52]	; 0x34
    ac08:	f44f 6080 	mov.w	r0, #1024	; 0x400
    ac0c:	63a0      	str	r0, [r4, #56]	; 0x38
    ac0e:	7091      	strb	r1, [r2, #2]
    ac10:	2000      	movs	r0, #0
    ac12:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
    ac16:	7051      	strb	r1, [r2, #1]
    ac18:	f894 1044 	ldrb.w	r1, [r4, #68]	; 0x44
    ac1c:	f883 13fd 	strb.w	r1, [r3, #1021]	; 0x3fd
    ac20:	6022      	str	r2, [r4, #0]
    ac22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    ac26:	bf00      	nop

0000ac28 <_ungetc_r>:
    ac28:	f1b1 3fff 	cmp.w	r1, #4294967295
    ac2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ac2e:	460c      	mov	r4, r1
    ac30:	4615      	mov	r5, r2
    ac32:	4606      	mov	r6, r0
    ac34:	d03a      	beq.n	acac <_ungetc_r+0x84>
    ac36:	b110      	cbz	r0, ac3e <_ungetc_r+0x16>
    ac38:	6983      	ldr	r3, [r0, #24]
    ac3a:	2b00      	cmp	r3, #0
    ac3c:	d041      	beq.n	acc2 <_ungetc_r+0x9a>
    ac3e:	f243 037c 	movw	r3, #12412	; 0x307c
    ac42:	f2c0 0301 	movt	r3, #1
    ac46:	429d      	cmp	r5, r3
    ac48:	bf08      	it	eq
    ac4a:	6875      	ldreq	r5, [r6, #4]
    ac4c:	d00e      	beq.n	ac6c <_ungetc_r+0x44>
    ac4e:	f243 039c 	movw	r3, #12444	; 0x309c
    ac52:	f2c0 0301 	movt	r3, #1
    ac56:	429d      	cmp	r5, r3
    ac58:	bf08      	it	eq
    ac5a:	68b5      	ldreq	r5, [r6, #8]
    ac5c:	d006      	beq.n	ac6c <_ungetc_r+0x44>
    ac5e:	f243 03bc 	movw	r3, #12476	; 0x30bc
    ac62:	f2c0 0301 	movt	r3, #1
    ac66:	429d      	cmp	r5, r3
    ac68:	bf08      	it	eq
    ac6a:	68f5      	ldreq	r5, [r6, #12]
    ac6c:	89ab      	ldrh	r3, [r5, #12]
    ac6e:	b299      	uxth	r1, r3
    ac70:	f411 5f00 	tst.w	r1, #8192	; 0x2000
    ac74:	d01c      	beq.n	acb0 <_ungetc_r+0x88>
    ac76:	f64f 72df 	movw	r2, #65503	; 0xffdf
    ac7a:	f2c0 0200 	movt	r2, #0
    ac7e:	ea01 0202 	and.w	r2, r1, r2
    ac82:	81aa      	strh	r2, [r5, #12]
    ac84:	b293      	uxth	r3, r2
    ac86:	f013 0f04 	tst.w	r3, #4
    ac8a:	d03e      	beq.n	ad0a <_ungetc_r+0xe2>
    ac8c:	6b6b      	ldr	r3, [r5, #52]	; 0x34
    ac8e:	b2e7      	uxtb	r7, r4
    ac90:	b1d3      	cbz	r3, acc8 <_ungetc_r+0xa0>
    ac92:	686a      	ldr	r2, [r5, #4]
    ac94:	6bab      	ldr	r3, [r5, #56]	; 0x38
    ac96:	429a      	cmp	r2, r3
    ac98:	da41      	bge.n	ad1e <_ungetc_r+0xf6>
    ac9a:	682b      	ldr	r3, [r5, #0]
    ac9c:	463c      	mov	r4, r7
    ac9e:	1e5a      	subs	r2, r3, #1
    aca0:	602a      	str	r2, [r5, #0]
    aca2:	f803 7c01 	strb.w	r7, [r3, #-1]
    aca6:	686b      	ldr	r3, [r5, #4]
    aca8:	3301      	adds	r3, #1
    acaa:	606b      	str	r3, [r5, #4]
    acac:	4620      	mov	r0, r4
    acae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    acb0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    acb4:	6e6a      	ldr	r2, [r5, #100]	; 0x64
    acb6:	81ab      	strh	r3, [r5, #12]
    acb8:	b299      	uxth	r1, r3
    acba:	f422 5300 	bic.w	r3, r2, #8192	; 0x2000
    acbe:	666b      	str	r3, [r5, #100]	; 0x64
    acc0:	e7d9      	b.n	ac76 <_ungetc_r+0x4e>
    acc2:	f002 fec1 	bl	da48 <__sinit>
    acc6:	e7ba      	b.n	ac3e <_ungetc_r+0x16>
    acc8:	692b      	ldr	r3, [r5, #16]
    acca:	2b00      	cmp	r3, #0
    accc:	d030      	beq.n	ad30 <_ungetc_r+0x108>
    acce:	682a      	ldr	r2, [r5, #0]
    acd0:	4293      	cmp	r3, r2
    acd2:	d204      	bcs.n	acde <_ungetc_r+0xb6>
    acd4:	f812 4c01 	ldrb.w	r4, [r2, #-1]
    acd8:	1e53      	subs	r3, r2, #1
    acda:	42bc      	cmp	r4, r7
    acdc:	d010      	beq.n	ad00 <_ungetc_r+0xd8>
    acde:	6869      	ldr	r1, [r5, #4]
    ace0:	462b      	mov	r3, r5
    ace2:	463c      	mov	r4, r7
    ace4:	63ea      	str	r2, [r5, #60]	; 0x3c
    ace6:	f803 7f46 	strb.w	r7, [r3, #70]!
    acea:	f105 0244 	add.w	r2, r5, #68	; 0x44
    acee:	6429      	str	r1, [r5, #64]	; 0x40
    acf0:	4620      	mov	r0, r4
    acf2:	636a      	str	r2, [r5, #52]	; 0x34
    acf4:	2201      	movs	r2, #1
    acf6:	602b      	str	r3, [r5, #0]
    acf8:	606a      	str	r2, [r5, #4]
    acfa:	2203      	movs	r2, #3
    acfc:	63aa      	str	r2, [r5, #56]	; 0x38
    acfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ad00:	686a      	ldr	r2, [r5, #4]
    ad02:	602b      	str	r3, [r5, #0]
    ad04:	1c53      	adds	r3, r2, #1
    ad06:	606b      	str	r3, [r5, #4]
    ad08:	e7d0      	b.n	acac <_ungetc_r+0x84>
    ad0a:	f013 0f10 	tst.w	r3, #16
    ad0e:	d00c      	beq.n	ad2a <_ungetc_r+0x102>
    ad10:	f013 0f08 	tst.w	r3, #8
    ad14:	d10e      	bne.n	ad34 <_ungetc_r+0x10c>
    ad16:	f042 0204 	orr.w	r2, r2, #4
    ad1a:	81aa      	strh	r2, [r5, #12]
    ad1c:	e7b6      	b.n	ac8c <_ungetc_r+0x64>
    ad1e:	4630      	mov	r0, r6
    ad20:	4629      	mov	r1, r5
    ad22:	f7ff ff43 	bl	abac <__submore>
    ad26:	2800      	cmp	r0, #0
    ad28:	d0b7      	beq.n	ac9a <_ungetc_r+0x72>
    ad2a:	f04f 34ff 	mov.w	r4, #4294967295
    ad2e:	e7bd      	b.n	acac <_ungetc_r+0x84>
    ad30:	682a      	ldr	r2, [r5, #0]
    ad32:	e7d4      	b.n	acde <_ungetc_r+0xb6>
    ad34:	4630      	mov	r0, r6
    ad36:	4629      	mov	r1, r5
    ad38:	f002 fd16 	bl	d768 <_fflush_r>
    ad3c:	2800      	cmp	r0, #0
    ad3e:	d1f4      	bne.n	ad2a <_ungetc_r+0x102>
    ad40:	89a9      	ldrh	r1, [r5, #12]
    ad42:	f64f 72f7 	movw	r2, #65527	; 0xfff7
    ad46:	f2c0 0200 	movt	r2, #0
    ad4a:	61a8      	str	r0, [r5, #24]
    ad4c:	ea01 0202 	and.w	r2, r1, r2
    ad50:	60a8      	str	r0, [r5, #8]
    ad52:	81aa      	strh	r2, [r5, #12]
    ad54:	e7df      	b.n	ad16 <_ungetc_r+0xee>
    ad56:	bf00      	nop

0000ad58 <ungetc>:
    ad58:	f240 036c 	movw	r3, #108	; 0x6c
    ad5c:	460a      	mov	r2, r1
    ad5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ad62:	4601      	mov	r1, r0
    ad64:	6818      	ldr	r0, [r3, #0]
    ad66:	e75f      	b.n	ac28 <_ungetc_r>

0000ad68 <__sprint_r>:
    ad68:	6893      	ldr	r3, [r2, #8]
    ad6a:	b510      	push	{r4, lr}
    ad6c:	4614      	mov	r4, r2
    ad6e:	b913      	cbnz	r3, ad76 <__sprint_r+0xe>
    ad70:	6053      	str	r3, [r2, #4]
    ad72:	4618      	mov	r0, r3
    ad74:	bd10      	pop	{r4, pc}
    ad76:	f002 ffcb 	bl	dd10 <__sfvwrite_r>
    ad7a:	2300      	movs	r3, #0
    ad7c:	6063      	str	r3, [r4, #4]
    ad7e:	60a3      	str	r3, [r4, #8]
    ad80:	bd10      	pop	{r4, pc}
    ad82:	bf00      	nop

0000ad84 <_vfprintf_r>:
    ad84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ad88:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
    ad8c:	b083      	sub	sp, #12
    ad8e:	460e      	mov	r6, r1
    ad90:	4615      	mov	r5, r2
    ad92:	469a      	mov	sl, r3
    ad94:	4681      	mov	r9, r0
    ad96:	f003 f9b9 	bl	e10c <_localeconv_r>
    ad9a:	6800      	ldr	r0, [r0, #0]
    ad9c:	901d      	str	r0, [sp, #116]	; 0x74
    ad9e:	f1b9 0f00 	cmp.w	r9, #0
    ada2:	d004      	beq.n	adae <_vfprintf_r+0x2a>
    ada4:	f8d9 3018 	ldr.w	r3, [r9, #24]
    ada8:	2b00      	cmp	r3, #0
    adaa:	f000 815a 	beq.w	b062 <_vfprintf_r+0x2de>
    adae:	f243 037c 	movw	r3, #12412	; 0x307c
    adb2:	f2c0 0301 	movt	r3, #1
    adb6:	429e      	cmp	r6, r3
    adb8:	bf08      	it	eq
    adba:	f8d9 6004 	ldreq.w	r6, [r9, #4]
    adbe:	d010      	beq.n	ade2 <_vfprintf_r+0x5e>
    adc0:	f243 039c 	movw	r3, #12444	; 0x309c
    adc4:	f2c0 0301 	movt	r3, #1
    adc8:	429e      	cmp	r6, r3
    adca:	bf08      	it	eq
    adcc:	f8d9 6008 	ldreq.w	r6, [r9, #8]
    add0:	d007      	beq.n	ade2 <_vfprintf_r+0x5e>
    add2:	f243 03bc 	movw	r3, #12476	; 0x30bc
    add6:	f2c0 0301 	movt	r3, #1
    adda:	429e      	cmp	r6, r3
    addc:	bf08      	it	eq
    adde:	f8d9 600c 	ldreq.w	r6, [r9, #12]
    ade2:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    ade6:	fa1f f38c 	uxth.w	r3, ip
    adea:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    adee:	d109      	bne.n	ae04 <_vfprintf_r+0x80>
    adf0:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
    adf4:	6e72      	ldr	r2, [r6, #100]	; 0x64
    adf6:	f8a6 c00c 	strh.w	ip, [r6, #12]
    adfa:	fa1f f38c 	uxth.w	r3, ip
    adfe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
    ae02:	6672      	str	r2, [r6, #100]	; 0x64
    ae04:	f013 0f08 	tst.w	r3, #8
    ae08:	f001 8301 	beq.w	c40e <_vfprintf_r+0x168a>
    ae0c:	6932      	ldr	r2, [r6, #16]
    ae0e:	2a00      	cmp	r2, #0
    ae10:	f001 82fd 	beq.w	c40e <_vfprintf_r+0x168a>
    ae14:	f003 031a 	and.w	r3, r3, #26
    ae18:	2b0a      	cmp	r3, #10
    ae1a:	f000 80e0 	beq.w	afde <_vfprintf_r+0x25a>
    ae1e:	2200      	movs	r2, #0
    ae20:	9212      	str	r2, [sp, #72]	; 0x48
    ae22:	921a      	str	r2, [sp, #104]	; 0x68
    ae24:	2300      	movs	r3, #0
    ae26:	921c      	str	r2, [sp, #112]	; 0x70
    ae28:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    ae2c:	9211      	str	r2, [sp, #68]	; 0x44
    ae2e:	3404      	adds	r4, #4
    ae30:	9219      	str	r2, [sp, #100]	; 0x64
    ae32:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    ae36:	931b      	str	r3, [sp, #108]	; 0x6c
    ae38:	3204      	adds	r2, #4
    ae3a:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
    ae3e:	3228      	adds	r2, #40	; 0x28
    ae40:	3303      	adds	r3, #3
    ae42:	9218      	str	r2, [sp, #96]	; 0x60
    ae44:	9307      	str	r3, [sp, #28]
    ae46:	2300      	movs	r3, #0
    ae48:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
    ae4c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    ae50:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    ae54:	782b      	ldrb	r3, [r5, #0]
    ae56:	1e1a      	subs	r2, r3, #0
    ae58:	bf18      	it	ne
    ae5a:	2201      	movne	r2, #1
    ae5c:	2b25      	cmp	r3, #37	; 0x25
    ae5e:	bf0c      	ite	eq
    ae60:	2200      	moveq	r2, #0
    ae62:	f002 0201 	andne.w	r2, r2, #1
    ae66:	b332      	cbz	r2, aeb6 <_vfprintf_r+0x132>
    ae68:	462f      	mov	r7, r5
    ae6a:	f817 3f01 	ldrb.w	r3, [r7, #1]!
    ae6e:	1e1a      	subs	r2, r3, #0
    ae70:	bf18      	it	ne
    ae72:	2201      	movne	r2, #1
    ae74:	2b25      	cmp	r3, #37	; 0x25
    ae76:	bf0c      	ite	eq
    ae78:	2200      	moveq	r2, #0
    ae7a:	f002 0201 	andne.w	r2, r2, #1
    ae7e:	2a00      	cmp	r2, #0
    ae80:	d1f3      	bne.n	ae6a <_vfprintf_r+0xe6>
    ae82:	ebb7 0805 	subs.w	r8, r7, r5
    ae86:	bf08      	it	eq
    ae88:	463d      	moveq	r5, r7
    ae8a:	d014      	beq.n	aeb6 <_vfprintf_r+0x132>
    ae8c:	f8c4 8004 	str.w	r8, [r4, #4]
    ae90:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    ae94:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    ae98:	3301      	adds	r3, #1
    ae9a:	6025      	str	r5, [r4, #0]
    ae9c:	2b07      	cmp	r3, #7
    ae9e:	4442      	add	r2, r8
    aea0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    aea4:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    aea8:	dc78      	bgt.n	af9c <_vfprintf_r+0x218>
    aeaa:	3408      	adds	r4, #8
    aeac:	9811      	ldr	r0, [sp, #68]	; 0x44
    aeae:	463d      	mov	r5, r7
    aeb0:	4440      	add	r0, r8
    aeb2:	9011      	str	r0, [sp, #68]	; 0x44
    aeb4:	783b      	ldrb	r3, [r7, #0]
    aeb6:	2b00      	cmp	r3, #0
    aeb8:	d07c      	beq.n	afb4 <_vfprintf_r+0x230>
    aeba:	1c6b      	adds	r3, r5, #1
    aebc:	f04f 37ff 	mov.w	r7, #4294967295
    aec0:	202b      	movs	r0, #43	; 0x2b
    aec2:	f04f 0c20 	mov.w	ip, #32
    aec6:	2100      	movs	r1, #0
    aec8:	f04f 0200 	mov.w	r2, #0
    aecc:	910f      	str	r1, [sp, #60]	; 0x3c
    aece:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    aed2:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
    aed6:	786a      	ldrb	r2, [r5, #1]
    aed8:	910a      	str	r1, [sp, #40]	; 0x28
    aeda:	1c5d      	adds	r5, r3, #1
    aedc:	f1a2 0320 	sub.w	r3, r2, #32
    aee0:	2b58      	cmp	r3, #88	; 0x58
    aee2:	f200 8286 	bhi.w	b3f2 <_vfprintf_r+0x66e>
    aee6:	e8df f013 	tbh	[pc, r3, lsl #1]
    aeea:	0298      	.short	0x0298
    aeec:	02840284 	.word	0x02840284
    aef0:	028402a4 	.word	0x028402a4
    aef4:	02840284 	.word	0x02840284
    aef8:	02840284 	.word	0x02840284
    aefc:	02ad0284 	.word	0x02ad0284
    af00:	028402ba 	.word	0x028402ba
    af04:	02ca02c1 	.word	0x02ca02c1
    af08:	02e70284 	.word	0x02e70284
    af0c:	02f002f0 	.word	0x02f002f0
    af10:	02f002f0 	.word	0x02f002f0
    af14:	02f002f0 	.word	0x02f002f0
    af18:	02f002f0 	.word	0x02f002f0
    af1c:	028402f0 	.word	0x028402f0
    af20:	02840284 	.word	0x02840284
    af24:	02840284 	.word	0x02840284
    af28:	02840284 	.word	0x02840284
    af2c:	02840284 	.word	0x02840284
    af30:	03040284 	.word	0x03040284
    af34:	02840326 	.word	0x02840326
    af38:	02840326 	.word	0x02840326
    af3c:	02840284 	.word	0x02840284
    af40:	036a0284 	.word	0x036a0284
    af44:	02840284 	.word	0x02840284
    af48:	02840481 	.word	0x02840481
    af4c:	02840284 	.word	0x02840284
    af50:	02840284 	.word	0x02840284
    af54:	02840414 	.word	0x02840414
    af58:	042f0284 	.word	0x042f0284
    af5c:	02840284 	.word	0x02840284
    af60:	02840284 	.word	0x02840284
    af64:	02840284 	.word	0x02840284
    af68:	02840284 	.word	0x02840284
    af6c:	02840284 	.word	0x02840284
    af70:	0465044f 	.word	0x0465044f
    af74:	03260326 	.word	0x03260326
    af78:	03730326 	.word	0x03730326
    af7c:	02840465 	.word	0x02840465
    af80:	03790284 	.word	0x03790284
    af84:	03850284 	.word	0x03850284
    af88:	03ad0396 	.word	0x03ad0396
    af8c:	0284040a 	.word	0x0284040a
    af90:	028403cc 	.word	0x028403cc
    af94:	028403f4 	.word	0x028403f4
    af98:	00c00284 	.word	0x00c00284
    af9c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    afa0:	4648      	mov	r0, r9
    afa2:	4631      	mov	r1, r6
    afa4:	320c      	adds	r2, #12
    afa6:	f7ff fedf 	bl	ad68 <__sprint_r>
    afaa:	b958      	cbnz	r0, afc4 <_vfprintf_r+0x240>
    afac:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    afb0:	3404      	adds	r4, #4
    afb2:	e77b      	b.n	aeac <_vfprintf_r+0x128>
    afb4:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    afb8:	2b00      	cmp	r3, #0
    afba:	f041 8192 	bne.w	c2e2 <_vfprintf_r+0x155e>
    afbe:	2300      	movs	r3, #0
    afc0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    afc4:	89b3      	ldrh	r3, [r6, #12]
    afc6:	f013 0f40 	tst.w	r3, #64	; 0x40
    afca:	d002      	beq.n	afd2 <_vfprintf_r+0x24e>
    afcc:	f04f 30ff 	mov.w	r0, #4294967295
    afd0:	9011      	str	r0, [sp, #68]	; 0x44
    afd2:	9811      	ldr	r0, [sp, #68]	; 0x44
    afd4:	b05f      	add	sp, #380	; 0x17c
    afd6:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
    afda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    afde:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
    afe2:	2b00      	cmp	r3, #0
    afe4:	f6ff af1b 	blt.w	ae1e <_vfprintf_r+0x9a>
    afe8:	6a37      	ldr	r7, [r6, #32]
    afea:	f02c 0c02 	bic.w	ip, ip, #2
    afee:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
    aff2:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
    aff6:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
    affa:	340c      	adds	r4, #12
    affc:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
    b000:	462a      	mov	r2, r5
    b002:	4653      	mov	r3, sl
    b004:	4648      	mov	r0, r9
    b006:	4621      	mov	r1, r4
    b008:	ad1f      	add	r5, sp, #124	; 0x7c
    b00a:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
    b00e:	2700      	movs	r7, #0
    b010:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
    b014:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
    b018:	f44f 6580 	mov.w	r5, #1024	; 0x400
    b01c:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
    b020:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
    b024:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
    b028:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
    b02c:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
    b030:	f7ff fea8 	bl	ad84 <_vfprintf_r>
    b034:	2800      	cmp	r0, #0
    b036:	9011      	str	r0, [sp, #68]	; 0x44
    b038:	db09      	blt.n	b04e <_vfprintf_r+0x2ca>
    b03a:	4621      	mov	r1, r4
    b03c:	4648      	mov	r0, r9
    b03e:	f002 fb93 	bl	d768 <_fflush_r>
    b042:	9911      	ldr	r1, [sp, #68]	; 0x44
    b044:	42b8      	cmp	r0, r7
    b046:	bf18      	it	ne
    b048:	f04f 31ff 	movne.w	r1, #4294967295
    b04c:	9111      	str	r1, [sp, #68]	; 0x44
    b04e:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
    b052:	f013 0f40 	tst.w	r3, #64	; 0x40
    b056:	d0bc      	beq.n	afd2 <_vfprintf_r+0x24e>
    b058:	89b3      	ldrh	r3, [r6, #12]
    b05a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    b05e:	81b3      	strh	r3, [r6, #12]
    b060:	e7b7      	b.n	afd2 <_vfprintf_r+0x24e>
    b062:	4648      	mov	r0, r9
    b064:	f002 fcf0 	bl	da48 <__sinit>
    b068:	e6a1      	b.n	adae <_vfprintf_r+0x2a>
    b06a:	980a      	ldr	r0, [sp, #40]	; 0x28
    b06c:	f642 6cfc 	movw	ip, #12028	; 0x2efc
    b070:	f2c0 0c01 	movt	ip, #1
    b074:	9216      	str	r2, [sp, #88]	; 0x58
    b076:	f010 0f20 	tst.w	r0, #32
    b07a:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
    b07e:	f000 836e 	beq.w	b75e <_vfprintf_r+0x9da>
    b082:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b084:	1dcb      	adds	r3, r1, #7
    b086:	f023 0307 	bic.w	r3, r3, #7
    b08a:	f103 0208 	add.w	r2, r3, #8
    b08e:	920b      	str	r2, [sp, #44]	; 0x2c
    b090:	e9d3 ab00 	ldrd	sl, fp, [r3]
    b094:	ea5a 020b 	orrs.w	r2, sl, fp
    b098:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b09a:	bf0c      	ite	eq
    b09c:	2200      	moveq	r2, #0
    b09e:	2201      	movne	r2, #1
    b0a0:	4213      	tst	r3, r2
    b0a2:	f040 866b 	bne.w	bd7c <_vfprintf_r+0xff8>
    b0a6:	2302      	movs	r3, #2
    b0a8:	f04f 0100 	mov.w	r1, #0
    b0ac:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
    b0b0:	2f00      	cmp	r7, #0
    b0b2:	bfa2      	ittt	ge
    b0b4:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
    b0b8:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
    b0bc:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
    b0c0:	2f00      	cmp	r7, #0
    b0c2:	bf18      	it	ne
    b0c4:	f042 0201 	orrne.w	r2, r2, #1
    b0c8:	2a00      	cmp	r2, #0
    b0ca:	f000 841e 	beq.w	b90a <_vfprintf_r+0xb86>
    b0ce:	2b01      	cmp	r3, #1
    b0d0:	f000 85de 	beq.w	bc90 <_vfprintf_r+0xf0c>
    b0d4:	2b02      	cmp	r3, #2
    b0d6:	f000 85c1 	beq.w	bc5c <_vfprintf_r+0xed8>
    b0da:	9918      	ldr	r1, [sp, #96]	; 0x60
    b0dc:	9113      	str	r1, [sp, #76]	; 0x4c
    b0de:	ea4f 08da 	mov.w	r8, sl, lsr #3
    b0e2:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
    b0e6:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
    b0ea:	f00a 0007 	and.w	r0, sl, #7
    b0ee:	46e3      	mov	fp, ip
    b0f0:	46c2      	mov	sl, r8
    b0f2:	3030      	adds	r0, #48	; 0x30
    b0f4:	ea5a 020b 	orrs.w	r2, sl, fp
    b0f8:	f801 0d01 	strb.w	r0, [r1, #-1]!
    b0fc:	d1ef      	bne.n	b0de <_vfprintf_r+0x35a>
    b0fe:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    b102:	9113      	str	r1, [sp, #76]	; 0x4c
    b104:	f01c 0f01 	tst.w	ip, #1
    b108:	f040 868c 	bne.w	be24 <_vfprintf_r+0x10a0>
    b10c:	9818      	ldr	r0, [sp, #96]	; 0x60
    b10e:	1a40      	subs	r0, r0, r1
    b110:	9010      	str	r0, [sp, #64]	; 0x40
    b112:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    b116:	9a10      	ldr	r2, [sp, #64]	; 0x40
    b118:	9717      	str	r7, [sp, #92]	; 0x5c
    b11a:	42ba      	cmp	r2, r7
    b11c:	bfb8      	it	lt
    b11e:	463a      	movlt	r2, r7
    b120:	920c      	str	r2, [sp, #48]	; 0x30
    b122:	b113      	cbz	r3, b12a <_vfprintf_r+0x3a6>
    b124:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    b126:	3201      	adds	r2, #1
    b128:	920c      	str	r2, [sp, #48]	; 0x30
    b12a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b12c:	980a      	ldr	r0, [sp, #40]	; 0x28
    b12e:	f013 0302 	ands.w	r3, r3, #2
    b132:	9315      	str	r3, [sp, #84]	; 0x54
    b134:	bf1e      	ittt	ne
    b136:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
    b13a:	f10c 0c02 	addne.w	ip, ip, #2
    b13e:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
    b142:	f010 0084 	ands.w	r0, r0, #132	; 0x84
    b146:	9014      	str	r0, [sp, #80]	; 0x50
    b148:	d14d      	bne.n	b1e6 <_vfprintf_r+0x462>
    b14a:	990f      	ldr	r1, [sp, #60]	; 0x3c
    b14c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    b14e:	1a8f      	subs	r7, r1, r2
    b150:	2f00      	cmp	r7, #0
    b152:	dd48      	ble.n	b1e6 <_vfprintf_r+0x462>
    b154:	2f10      	cmp	r7, #16
    b156:	f642 7848 	movw	r8, #12104	; 0x2f48
    b15a:	bfd8      	it	le
    b15c:	f2c0 0801 	movtle	r8, #1
    b160:	dd30      	ble.n	b1c4 <_vfprintf_r+0x440>
    b162:	f2c0 0801 	movt	r8, #1
    b166:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    b16a:	4643      	mov	r3, r8
    b16c:	f04f 0a10 	mov.w	sl, #16
    b170:	46a8      	mov	r8, r5
    b172:	f10b 0b0c 	add.w	fp, fp, #12
    b176:	461d      	mov	r5, r3
    b178:	e002      	b.n	b180 <_vfprintf_r+0x3fc>
    b17a:	3f10      	subs	r7, #16
    b17c:	2f10      	cmp	r7, #16
    b17e:	dd1e      	ble.n	b1be <_vfprintf_r+0x43a>
    b180:	f8c4 a004 	str.w	sl, [r4, #4]
    b184:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    b188:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    b18c:	3301      	adds	r3, #1
    b18e:	6025      	str	r5, [r4, #0]
    b190:	3210      	adds	r2, #16
    b192:	2b07      	cmp	r3, #7
    b194:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    b198:	f104 0408 	add.w	r4, r4, #8
    b19c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    b1a0:	ddeb      	ble.n	b17a <_vfprintf_r+0x3f6>
    b1a2:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    b1a6:	4648      	mov	r0, r9
    b1a8:	4631      	mov	r1, r6
    b1aa:	465a      	mov	r2, fp
    b1ac:	3404      	adds	r4, #4
    b1ae:	f7ff fddb 	bl	ad68 <__sprint_r>
    b1b2:	2800      	cmp	r0, #0
    b1b4:	f47f af06 	bne.w	afc4 <_vfprintf_r+0x240>
    b1b8:	3f10      	subs	r7, #16
    b1ba:	2f10      	cmp	r7, #16
    b1bc:	dce0      	bgt.n	b180 <_vfprintf_r+0x3fc>
    b1be:	462b      	mov	r3, r5
    b1c0:	4645      	mov	r5, r8
    b1c2:	4698      	mov	r8, r3
    b1c4:	6067      	str	r7, [r4, #4]
    b1c6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    b1ca:	f8c4 8000 	str.w	r8, [r4]
    b1ce:	1c5a      	adds	r2, r3, #1
    b1d0:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    b1d4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    b1d8:	19db      	adds	r3, r3, r7
    b1da:	2a07      	cmp	r2, #7
    b1dc:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    b1e0:	f300 858a 	bgt.w	bcf8 <_vfprintf_r+0xf74>
    b1e4:	3408      	adds	r4, #8
    b1e6:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    b1ea:	b19b      	cbz	r3, b214 <_vfprintf_r+0x490>
    b1ec:	2301      	movs	r3, #1
    b1ee:	6063      	str	r3, [r4, #4]
    b1f0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    b1f4:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    b1f8:	3207      	adds	r2, #7
    b1fa:	6022      	str	r2, [r4, #0]
    b1fc:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    b200:	3301      	adds	r3, #1
    b202:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    b206:	3201      	adds	r2, #1
    b208:	2b07      	cmp	r3, #7
    b20a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    b20e:	f300 84b6 	bgt.w	bb7e <_vfprintf_r+0xdfa>
    b212:	3408      	adds	r4, #8
    b214:	9b15      	ldr	r3, [sp, #84]	; 0x54
    b216:	b19b      	cbz	r3, b240 <_vfprintf_r+0x4bc>
    b218:	2302      	movs	r3, #2
    b21a:	6063      	str	r3, [r4, #4]
    b21c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    b220:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    b224:	3204      	adds	r2, #4
    b226:	6022      	str	r2, [r4, #0]
    b228:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    b22c:	3301      	adds	r3, #1
    b22e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    b232:	3202      	adds	r2, #2
    b234:	2b07      	cmp	r3, #7
    b236:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    b23a:	f300 84af 	bgt.w	bb9c <_vfprintf_r+0xe18>
    b23e:	3408      	adds	r4, #8
    b240:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
    b244:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
    b248:	f000 8376 	beq.w	b938 <_vfprintf_r+0xbb4>
    b24c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    b24e:	9a10      	ldr	r2, [sp, #64]	; 0x40
    b250:	1a9f      	subs	r7, r3, r2
    b252:	2f00      	cmp	r7, #0
    b254:	dd43      	ble.n	b2de <_vfprintf_r+0x55a>
    b256:	2f10      	cmp	r7, #16
    b258:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; bde8 <_vfprintf_r+0x1064>
    b25c:	dd2e      	ble.n	b2bc <_vfprintf_r+0x538>
    b25e:	4643      	mov	r3, r8
    b260:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    b264:	46a8      	mov	r8, r5
    b266:	f04f 0a10 	mov.w	sl, #16
    b26a:	f10b 0b0c 	add.w	fp, fp, #12
    b26e:	461d      	mov	r5, r3
    b270:	e002      	b.n	b278 <_vfprintf_r+0x4f4>
    b272:	3f10      	subs	r7, #16
    b274:	2f10      	cmp	r7, #16
    b276:	dd1e      	ble.n	b2b6 <_vfprintf_r+0x532>
    b278:	f8c4 a004 	str.w	sl, [r4, #4]
    b27c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    b280:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    b284:	3301      	adds	r3, #1
    b286:	6025      	str	r5, [r4, #0]
    b288:	3210      	adds	r2, #16
    b28a:	2b07      	cmp	r3, #7
    b28c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    b290:	f104 0408 	add.w	r4, r4, #8
    b294:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    b298:	ddeb      	ble.n	b272 <_vfprintf_r+0x4ee>
    b29a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    b29e:	4648      	mov	r0, r9
    b2a0:	4631      	mov	r1, r6
    b2a2:	465a      	mov	r2, fp
    b2a4:	3404      	adds	r4, #4
    b2a6:	f7ff fd5f 	bl	ad68 <__sprint_r>
    b2aa:	2800      	cmp	r0, #0
    b2ac:	f47f ae8a 	bne.w	afc4 <_vfprintf_r+0x240>
    b2b0:	3f10      	subs	r7, #16
    b2b2:	2f10      	cmp	r7, #16
    b2b4:	dce0      	bgt.n	b278 <_vfprintf_r+0x4f4>
    b2b6:	462b      	mov	r3, r5
    b2b8:	4645      	mov	r5, r8
    b2ba:	4698      	mov	r8, r3
    b2bc:	6067      	str	r7, [r4, #4]
    b2be:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    b2c2:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    b2c6:	3301      	adds	r3, #1
    b2c8:	f8c4 8000 	str.w	r8, [r4]
    b2cc:	19d2      	adds	r2, r2, r7
    b2ce:	2b07      	cmp	r3, #7
    b2d0:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    b2d4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    b2d8:	f300 8442 	bgt.w	bb60 <_vfprintf_r+0xddc>
    b2dc:	3408      	adds	r4, #8
    b2de:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    b2e2:	f41c 7f80 	tst.w	ip, #256	; 0x100
    b2e6:	f040 829d 	bne.w	b824 <_vfprintf_r+0xaa0>
    b2ea:	9810      	ldr	r0, [sp, #64]	; 0x40
    b2ec:	9913      	ldr	r1, [sp, #76]	; 0x4c
    b2ee:	6060      	str	r0, [r4, #4]
    b2f0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    b2f4:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    b2f8:	3301      	adds	r3, #1
    b2fa:	6021      	str	r1, [r4, #0]
    b2fc:	1812      	adds	r2, r2, r0
    b2fe:	2b07      	cmp	r3, #7
    b300:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    b304:	bfd8      	it	le
    b306:	f104 0308 	addle.w	r3, r4, #8
    b30a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    b30e:	f300 839b 	bgt.w	ba48 <_vfprintf_r+0xcc4>
    b312:	990a      	ldr	r1, [sp, #40]	; 0x28
    b314:	f011 0f04 	tst.w	r1, #4
    b318:	d055      	beq.n	b3c6 <_vfprintf_r+0x642>
    b31a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    b31c:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
    b320:	ebcc 0702 	rsb	r7, ip, r2
    b324:	2f00      	cmp	r7, #0
    b326:	dd4e      	ble.n	b3c6 <_vfprintf_r+0x642>
    b328:	2f10      	cmp	r7, #16
    b32a:	f642 7848 	movw	r8, #12104	; 0x2f48
    b32e:	bfd8      	it	le
    b330:	f2c0 0801 	movtle	r8, #1
    b334:	dd2e      	ble.n	b394 <_vfprintf_r+0x610>
    b336:	f2c0 0801 	movt	r8, #1
    b33a:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    b33e:	4642      	mov	r2, r8
    b340:	2410      	movs	r4, #16
    b342:	46a8      	mov	r8, r5
    b344:	f10a 0a0c 	add.w	sl, sl, #12
    b348:	4615      	mov	r5, r2
    b34a:	e002      	b.n	b352 <_vfprintf_r+0x5ce>
    b34c:	3f10      	subs	r7, #16
    b34e:	2f10      	cmp	r7, #16
    b350:	dd1d      	ble.n	b38e <_vfprintf_r+0x60a>
    b352:	605c      	str	r4, [r3, #4]
    b354:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    b358:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    b35c:	3201      	adds	r2, #1
    b35e:	601d      	str	r5, [r3, #0]
    b360:	3110      	adds	r1, #16
    b362:	2a07      	cmp	r2, #7
    b364:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    b368:	f103 0308 	add.w	r3, r3, #8
    b36c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    b370:	ddec      	ble.n	b34c <_vfprintf_r+0x5c8>
    b372:	4648      	mov	r0, r9
    b374:	4631      	mov	r1, r6
    b376:	4652      	mov	r2, sl
    b378:	f7ff fcf6 	bl	ad68 <__sprint_r>
    b37c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    b380:	3304      	adds	r3, #4
    b382:	2800      	cmp	r0, #0
    b384:	f47f ae1e 	bne.w	afc4 <_vfprintf_r+0x240>
    b388:	3f10      	subs	r7, #16
    b38a:	2f10      	cmp	r7, #16
    b38c:	dce1      	bgt.n	b352 <_vfprintf_r+0x5ce>
    b38e:	462a      	mov	r2, r5
    b390:	4645      	mov	r5, r8
    b392:	4690      	mov	r8, r2
    b394:	605f      	str	r7, [r3, #4]
    b396:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    b39a:	f8c3 8000 	str.w	r8, [r3]
    b39e:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    b3a2:	3201      	adds	r2, #1
    b3a4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    b3a8:	18fb      	adds	r3, r7, r3
    b3aa:	2a07      	cmp	r2, #7
    b3ac:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    b3b0:	dd0b      	ble.n	b3ca <_vfprintf_r+0x646>
    b3b2:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    b3b6:	4648      	mov	r0, r9
    b3b8:	4631      	mov	r1, r6
    b3ba:	320c      	adds	r2, #12
    b3bc:	f7ff fcd4 	bl	ad68 <__sprint_r>
    b3c0:	2800      	cmp	r0, #0
    b3c2:	f47f adff 	bne.w	afc4 <_vfprintf_r+0x240>
    b3c6:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    b3ca:	9811      	ldr	r0, [sp, #68]	; 0x44
    b3cc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    b3ce:	990f      	ldr	r1, [sp, #60]	; 0x3c
    b3d0:	428a      	cmp	r2, r1
    b3d2:	bfac      	ite	ge
    b3d4:	1880      	addge	r0, r0, r2
    b3d6:	1840      	addlt	r0, r0, r1
    b3d8:	9011      	str	r0, [sp, #68]	; 0x44
    b3da:	2b00      	cmp	r3, #0
    b3dc:	f040 8342 	bne.w	ba64 <_vfprintf_r+0xce0>
    b3e0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    b3e4:	2300      	movs	r3, #0
    b3e6:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
    b3ea:	3404      	adds	r4, #4
    b3ec:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    b3f0:	e530      	b.n	ae54 <_vfprintf_r+0xd0>
    b3f2:	9216      	str	r2, [sp, #88]	; 0x58
    b3f4:	2a00      	cmp	r2, #0
    b3f6:	f43f addd 	beq.w	afb4 <_vfprintf_r+0x230>
    b3fa:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
    b3fe:	2301      	movs	r3, #1
    b400:	f04f 0c00 	mov.w	ip, #0
    b404:	3004      	adds	r0, #4
    b406:	930c      	str	r3, [sp, #48]	; 0x30
    b408:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
    b40c:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    b410:	9013      	str	r0, [sp, #76]	; 0x4c
    b412:	9310      	str	r3, [sp, #64]	; 0x40
    b414:	2100      	movs	r1, #0
    b416:	9117      	str	r1, [sp, #92]	; 0x5c
    b418:	e687      	b.n	b12a <_vfprintf_r+0x3a6>
    b41a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    b41e:	2b00      	cmp	r3, #0
    b420:	f040 852b 	bne.w	be7a <_vfprintf_r+0x10f6>
    b424:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b426:	462b      	mov	r3, r5
    b428:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    b42c:	782a      	ldrb	r2, [r5, #0]
    b42e:	910b      	str	r1, [sp, #44]	; 0x2c
    b430:	e553      	b.n	aeda <_vfprintf_r+0x156>
    b432:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b434:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b436:	f043 0301 	orr.w	r3, r3, #1
    b43a:	930a      	str	r3, [sp, #40]	; 0x28
    b43c:	462b      	mov	r3, r5
    b43e:	782a      	ldrb	r2, [r5, #0]
    b440:	910b      	str	r1, [sp, #44]	; 0x2c
    b442:	e54a      	b.n	aeda <_vfprintf_r+0x156>
    b444:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b446:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    b448:	6809      	ldr	r1, [r1, #0]
    b44a:	910f      	str	r1, [sp, #60]	; 0x3c
    b44c:	1d11      	adds	r1, r2, #4
    b44e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    b450:	2b00      	cmp	r3, #0
    b452:	f2c0 8780 	blt.w	c356 <_vfprintf_r+0x15d2>
    b456:	782a      	ldrb	r2, [r5, #0]
    b458:	462b      	mov	r3, r5
    b45a:	910b      	str	r1, [sp, #44]	; 0x2c
    b45c:	e53d      	b.n	aeda <_vfprintf_r+0x156>
    b45e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b460:	462b      	mov	r3, r5
    b462:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    b466:	782a      	ldrb	r2, [r5, #0]
    b468:	910b      	str	r1, [sp, #44]	; 0x2c
    b46a:	e536      	b.n	aeda <_vfprintf_r+0x156>
    b46c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b46e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b470:	f043 0304 	orr.w	r3, r3, #4
    b474:	930a      	str	r3, [sp, #40]	; 0x28
    b476:	462b      	mov	r3, r5
    b478:	782a      	ldrb	r2, [r5, #0]
    b47a:	910b      	str	r1, [sp, #44]	; 0x2c
    b47c:	e52d      	b.n	aeda <_vfprintf_r+0x156>
    b47e:	462b      	mov	r3, r5
    b480:	f813 2b01 	ldrb.w	r2, [r3], #1
    b484:	2a2a      	cmp	r2, #42	; 0x2a
    b486:	f001 80cd 	beq.w	c624 <_vfprintf_r+0x18a0>
    b48a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    b48e:	2909      	cmp	r1, #9
    b490:	f201 8037 	bhi.w	c502 <_vfprintf_r+0x177e>
    b494:	3502      	adds	r5, #2
    b496:	2700      	movs	r7, #0
    b498:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    b49c:	eb07 0787 	add.w	r7, r7, r7, lsl #2
    b4a0:	462b      	mov	r3, r5
    b4a2:	3501      	adds	r5, #1
    b4a4:	eb01 0747 	add.w	r7, r1, r7, lsl #1
    b4a8:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    b4ac:	2909      	cmp	r1, #9
    b4ae:	d9f3      	bls.n	b498 <_vfprintf_r+0x714>
    b4b0:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
    b4b4:	461d      	mov	r5, r3
    b4b6:	e511      	b.n	aedc <_vfprintf_r+0x158>
    b4b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b4ba:	462b      	mov	r3, r5
    b4bc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    b4be:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    b4c2:	920a      	str	r2, [sp, #40]	; 0x28
    b4c4:	782a      	ldrb	r2, [r5, #0]
    b4c6:	910b      	str	r1, [sp, #44]	; 0x2c
    b4c8:	e507      	b.n	aeda <_vfprintf_r+0x156>
    b4ca:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    b4ce:	f04f 0800 	mov.w	r8, #0
    b4d2:	462b      	mov	r3, r5
    b4d4:	eb08 0888 	add.w	r8, r8, r8, lsl #2
    b4d8:	f813 2b01 	ldrb.w	r2, [r3], #1
    b4dc:	eb01 0848 	add.w	r8, r1, r8, lsl #1
    b4e0:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    b4e4:	461d      	mov	r5, r3
    b4e6:	2909      	cmp	r1, #9
    b4e8:	d9f3      	bls.n	b4d2 <_vfprintf_r+0x74e>
    b4ea:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
    b4ee:	461d      	mov	r5, r3
    b4f0:	e4f4      	b.n	aedc <_vfprintf_r+0x158>
    b4f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b4f4:	9216      	str	r2, [sp, #88]	; 0x58
    b4f6:	f043 0310 	orr.w	r3, r3, #16
    b4fa:	930a      	str	r3, [sp, #40]	; 0x28
    b4fc:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    b500:	f01c 0f20 	tst.w	ip, #32
    b504:	f000 815d 	beq.w	b7c2 <_vfprintf_r+0xa3e>
    b508:	980b      	ldr	r0, [sp, #44]	; 0x2c
    b50a:	1dc3      	adds	r3, r0, #7
    b50c:	f023 0307 	bic.w	r3, r3, #7
    b510:	f103 0108 	add.w	r1, r3, #8
    b514:	910b      	str	r1, [sp, #44]	; 0x2c
    b516:	e9d3 ab00 	ldrd	sl, fp, [r3]
    b51a:	f1ba 0f00 	cmp.w	sl, #0
    b51e:	f17b 0200 	sbcs.w	r2, fp, #0
    b522:	f2c0 849b 	blt.w	be5c <_vfprintf_r+0x10d8>
    b526:	ea5a 030b 	orrs.w	r3, sl, fp
    b52a:	f04f 0301 	mov.w	r3, #1
    b52e:	bf0c      	ite	eq
    b530:	2200      	moveq	r2, #0
    b532:	2201      	movne	r2, #1
    b534:	e5bc      	b.n	b0b0 <_vfprintf_r+0x32c>
    b536:	980a      	ldr	r0, [sp, #40]	; 0x28
    b538:	9216      	str	r2, [sp, #88]	; 0x58
    b53a:	f010 0f08 	tst.w	r0, #8
    b53e:	f000 84ed 	beq.w	bf1c <_vfprintf_r+0x1198>
    b542:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b544:	1dcb      	adds	r3, r1, #7
    b546:	f023 0307 	bic.w	r3, r3, #7
    b54a:	f103 0208 	add.w	r2, r3, #8
    b54e:	920b      	str	r2, [sp, #44]	; 0x2c
    b550:	f8d3 8004 	ldr.w	r8, [r3, #4]
    b554:	f8d3 a000 	ldr.w	sl, [r3]
    b558:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    b55c:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    b560:	4650      	mov	r0, sl
    b562:	4641      	mov	r1, r8
    b564:	f004 f9f2 	bl	f94c <__isinfd>
    b568:	4683      	mov	fp, r0
    b56a:	2800      	cmp	r0, #0
    b56c:	f000 8599 	beq.w	c0a2 <_vfprintf_r+0x131e>
    b570:	4650      	mov	r0, sl
    b572:	2200      	movs	r2, #0
    b574:	2300      	movs	r3, #0
    b576:	4641      	mov	r1, r8
    b578:	f006 fdb4 	bl	120e4 <__aeabi_dcmplt>
    b57c:	2800      	cmp	r0, #0
    b57e:	f040 850b 	bne.w	bf98 <_vfprintf_r+0x1214>
    b582:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    b586:	f642 61f0 	movw	r1, #12016	; 0x2ef0
    b58a:	f642 62ec 	movw	r2, #12012	; 0x2eec
    b58e:	9816      	ldr	r0, [sp, #88]	; 0x58
    b590:	f2c0 0101 	movt	r1, #1
    b594:	f2c0 0201 	movt	r2, #1
    b598:	f04f 0c03 	mov.w	ip, #3
    b59c:	2847      	cmp	r0, #71	; 0x47
    b59e:	bfd8      	it	le
    b5a0:	4611      	movle	r1, r2
    b5a2:	9113      	str	r1, [sp, #76]	; 0x4c
    b5a4:	990a      	ldr	r1, [sp, #40]	; 0x28
    b5a6:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    b5aa:	f021 0180 	bic.w	r1, r1, #128	; 0x80
    b5ae:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    b5b2:	910a      	str	r1, [sp, #40]	; 0x28
    b5b4:	f04f 0c00 	mov.w	ip, #0
    b5b8:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    b5bc:	e5b1      	b.n	b122 <_vfprintf_r+0x39e>
    b5be:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b5c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b5c2:	f043 0308 	orr.w	r3, r3, #8
    b5c6:	930a      	str	r3, [sp, #40]	; 0x28
    b5c8:	462b      	mov	r3, r5
    b5ca:	782a      	ldrb	r2, [r5, #0]
    b5cc:	910b      	str	r1, [sp, #44]	; 0x2c
    b5ce:	e484      	b.n	aeda <_vfprintf_r+0x156>
    b5d0:	990a      	ldr	r1, [sp, #40]	; 0x28
    b5d2:	f041 0140 	orr.w	r1, r1, #64	; 0x40
    b5d6:	910a      	str	r1, [sp, #40]	; 0x28
    b5d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b5da:	e73c      	b.n	b456 <_vfprintf_r+0x6d2>
    b5dc:	782a      	ldrb	r2, [r5, #0]
    b5de:	2a6c      	cmp	r2, #108	; 0x6c
    b5e0:	f000 8555 	beq.w	c08e <_vfprintf_r+0x130a>
    b5e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b5e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b5e8:	910b      	str	r1, [sp, #44]	; 0x2c
    b5ea:	f043 0310 	orr.w	r3, r3, #16
    b5ee:	930a      	str	r3, [sp, #40]	; 0x28
    b5f0:	462b      	mov	r3, r5
    b5f2:	e472      	b.n	aeda <_vfprintf_r+0x156>
    b5f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    b5f6:	f012 0f20 	tst.w	r2, #32
    b5fa:	f000 8482 	beq.w	bf02 <_vfprintf_r+0x117e>
    b5fe:	980b      	ldr	r0, [sp, #44]	; 0x2c
    b600:	9a11      	ldr	r2, [sp, #68]	; 0x44
    b602:	6803      	ldr	r3, [r0, #0]
    b604:	4610      	mov	r0, r2
    b606:	ea4f 71e0 	mov.w	r1, r0, asr #31
    b60a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    b60c:	e9c3 0100 	strd	r0, r1, [r3]
    b610:	f102 0a04 	add.w	sl, r2, #4
    b614:	e41e      	b.n	ae54 <_vfprintf_r+0xd0>
    b616:	9216      	str	r2, [sp, #88]	; 0x58
    b618:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    b61a:	f012 0320 	ands.w	r3, r2, #32
    b61e:	f000 80ef 	beq.w	b800 <_vfprintf_r+0xa7c>
    b622:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b624:	1dda      	adds	r2, r3, #7
    b626:	2300      	movs	r3, #0
    b628:	f022 0207 	bic.w	r2, r2, #7
    b62c:	f102 0c08 	add.w	ip, r2, #8
    b630:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    b634:	e9d2 ab00 	ldrd	sl, fp, [r2]
    b638:	ea5a 000b 	orrs.w	r0, sl, fp
    b63c:	bf0c      	ite	eq
    b63e:	2200      	moveq	r2, #0
    b640:	2201      	movne	r2, #1
    b642:	e531      	b.n	b0a8 <_vfprintf_r+0x324>
    b644:	980b      	ldr	r0, [sp, #44]	; 0x2c
    b646:	2178      	movs	r1, #120	; 0x78
    b648:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    b64c:	9116      	str	r1, [sp, #88]	; 0x58
    b64e:	6803      	ldr	r3, [r0, #0]
    b650:	f642 60fc 	movw	r0, #12028	; 0x2efc
    b654:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
    b658:	2130      	movs	r1, #48	; 0x30
    b65a:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    b65e:	f04c 0c02 	orr.w	ip, ip, #2
    b662:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b664:	1e1a      	subs	r2, r3, #0
    b666:	bf18      	it	ne
    b668:	2201      	movne	r2, #1
    b66a:	f2c0 0001 	movt	r0, #1
    b66e:	469a      	mov	sl, r3
    b670:	f04f 0b00 	mov.w	fp, #0
    b674:	3104      	adds	r1, #4
    b676:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    b67a:	9019      	str	r0, [sp, #100]	; 0x64
    b67c:	2302      	movs	r3, #2
    b67e:	910b      	str	r1, [sp, #44]	; 0x2c
    b680:	e512      	b.n	b0a8 <_vfprintf_r+0x324>
    b682:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b684:	9216      	str	r2, [sp, #88]	; 0x58
    b686:	f04f 0200 	mov.w	r2, #0
    b68a:	1d18      	adds	r0, r3, #4
    b68c:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    b690:	681b      	ldr	r3, [r3, #0]
    b692:	900b      	str	r0, [sp, #44]	; 0x2c
    b694:	9313      	str	r3, [sp, #76]	; 0x4c
    b696:	2b00      	cmp	r3, #0
    b698:	f000 86c6 	beq.w	c428 <_vfprintf_r+0x16a4>
    b69c:	2f00      	cmp	r7, #0
    b69e:	9813      	ldr	r0, [sp, #76]	; 0x4c
    b6a0:	f2c0 868f 	blt.w	c3c2 <_vfprintf_r+0x163e>
    b6a4:	2100      	movs	r1, #0
    b6a6:	463a      	mov	r2, r7
    b6a8:	f003 f8fe 	bl	e8a8 <memchr>
    b6ac:	4603      	mov	r3, r0
    b6ae:	2800      	cmp	r0, #0
    b6b0:	f000 86f5 	beq.w	c49e <_vfprintf_r+0x171a>
    b6b4:	9813      	ldr	r0, [sp, #76]	; 0x4c
    b6b6:	1a1b      	subs	r3, r3, r0
    b6b8:	9310      	str	r3, [sp, #64]	; 0x40
    b6ba:	42bb      	cmp	r3, r7
    b6bc:	f340 85be 	ble.w	c23c <_vfprintf_r+0x14b8>
    b6c0:	9710      	str	r7, [sp, #64]	; 0x40
    b6c2:	2100      	movs	r1, #0
    b6c4:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    b6c8:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    b6cc:	970c      	str	r7, [sp, #48]	; 0x30
    b6ce:	9117      	str	r1, [sp, #92]	; 0x5c
    b6d0:	e527      	b.n	b122 <_vfprintf_r+0x39e>
    b6d2:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    b6d6:	9216      	str	r2, [sp, #88]	; 0x58
    b6d8:	f01c 0f20 	tst.w	ip, #32
    b6dc:	d023      	beq.n	b726 <_vfprintf_r+0x9a2>
    b6de:	980b      	ldr	r0, [sp, #44]	; 0x2c
    b6e0:	2301      	movs	r3, #1
    b6e2:	1dc2      	adds	r2, r0, #7
    b6e4:	f022 0207 	bic.w	r2, r2, #7
    b6e8:	f102 0108 	add.w	r1, r2, #8
    b6ec:	910b      	str	r1, [sp, #44]	; 0x2c
    b6ee:	e9d2 ab00 	ldrd	sl, fp, [r2]
    b6f2:	ea5a 020b 	orrs.w	r2, sl, fp
    b6f6:	bf0c      	ite	eq
    b6f8:	2200      	moveq	r2, #0
    b6fa:	2201      	movne	r2, #1
    b6fc:	e4d4      	b.n	b0a8 <_vfprintf_r+0x324>
    b6fe:	990a      	ldr	r1, [sp, #40]	; 0x28
    b700:	462b      	mov	r3, r5
    b702:	f041 0120 	orr.w	r1, r1, #32
    b706:	910a      	str	r1, [sp, #40]	; 0x28
    b708:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b70a:	782a      	ldrb	r2, [r5, #0]
    b70c:	910b      	str	r1, [sp, #44]	; 0x2c
    b70e:	f7ff bbe4 	b.w	aeda <_vfprintf_r+0x156>
    b712:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b714:	9216      	str	r2, [sp, #88]	; 0x58
    b716:	f043 0310 	orr.w	r3, r3, #16
    b71a:	930a      	str	r3, [sp, #40]	; 0x28
    b71c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    b720:	f01c 0f20 	tst.w	ip, #32
    b724:	d1db      	bne.n	b6de <_vfprintf_r+0x95a>
    b726:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b728:	f013 0f10 	tst.w	r3, #16
    b72c:	f000 83d5 	beq.w	beda <_vfprintf_r+0x1156>
    b730:	980b      	ldr	r0, [sp, #44]	; 0x2c
    b732:	2301      	movs	r3, #1
    b734:	1d02      	adds	r2, r0, #4
    b736:	920b      	str	r2, [sp, #44]	; 0x2c
    b738:	6801      	ldr	r1, [r0, #0]
    b73a:	1e0a      	subs	r2, r1, #0
    b73c:	bf18      	it	ne
    b73e:	2201      	movne	r2, #1
    b740:	468a      	mov	sl, r1
    b742:	f04f 0b00 	mov.w	fp, #0
    b746:	e4af      	b.n	b0a8 <_vfprintf_r+0x324>
    b748:	980a      	ldr	r0, [sp, #40]	; 0x28
    b74a:	9216      	str	r2, [sp, #88]	; 0x58
    b74c:	f642 62d8 	movw	r2, #11992	; 0x2ed8
    b750:	f010 0f20 	tst.w	r0, #32
    b754:	f2c0 0201 	movt	r2, #1
    b758:	9219      	str	r2, [sp, #100]	; 0x64
    b75a:	f47f ac92 	bne.w	b082 <_vfprintf_r+0x2fe>
    b75e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b760:	f013 0f10 	tst.w	r3, #16
    b764:	f040 831a 	bne.w	bd9c <_vfprintf_r+0x1018>
    b768:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    b76a:	f012 0f40 	tst.w	r2, #64	; 0x40
    b76e:	f000 8315 	beq.w	bd9c <_vfprintf_r+0x1018>
    b772:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b774:	f103 0c04 	add.w	ip, r3, #4
    b778:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    b77c:	f8b3 a000 	ldrh.w	sl, [r3]
    b780:	46d2      	mov	sl, sl
    b782:	f04f 0b00 	mov.w	fp, #0
    b786:	e485      	b.n	b094 <_vfprintf_r+0x310>
    b788:	9216      	str	r2, [sp, #88]	; 0x58
    b78a:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
    b78e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    b790:	f04f 0c01 	mov.w	ip, #1
    b794:	f04f 0000 	mov.w	r0, #0
    b798:	3104      	adds	r1, #4
    b79a:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    b79e:	6813      	ldr	r3, [r2, #0]
    b7a0:	3204      	adds	r2, #4
    b7a2:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    b7a6:	920b      	str	r2, [sp, #44]	; 0x2c
    b7a8:	9113      	str	r1, [sp, #76]	; 0x4c
    b7aa:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    b7ae:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
    b7b2:	e62f      	b.n	b414 <_vfprintf_r+0x690>
    b7b4:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    b7b8:	9216      	str	r2, [sp, #88]	; 0x58
    b7ba:	f01c 0f20 	tst.w	ip, #32
    b7be:	f47f aea3 	bne.w	b508 <_vfprintf_r+0x784>
    b7c2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    b7c4:	f012 0f10 	tst.w	r2, #16
    b7c8:	f040 82f1 	bne.w	bdae <_vfprintf_r+0x102a>
    b7cc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    b7ce:	f012 0f40 	tst.w	r2, #64	; 0x40
    b7d2:	f000 82ec 	beq.w	bdae <_vfprintf_r+0x102a>
    b7d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b7d8:	f103 0c04 	add.w	ip, r3, #4
    b7dc:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    b7e0:	f9b3 a000 	ldrsh.w	sl, [r3]
    b7e4:	46d2      	mov	sl, sl
    b7e6:	ea4f 7bea 	mov.w	fp, sl, asr #31
    b7ea:	e696      	b.n	b51a <_vfprintf_r+0x796>
    b7ec:	990a      	ldr	r1, [sp, #40]	; 0x28
    b7ee:	9216      	str	r2, [sp, #88]	; 0x58
    b7f0:	f041 0110 	orr.w	r1, r1, #16
    b7f4:	910a      	str	r1, [sp, #40]	; 0x28
    b7f6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    b7f8:	f012 0320 	ands.w	r3, r2, #32
    b7fc:	f47f af11 	bne.w	b622 <_vfprintf_r+0x89e>
    b800:	990a      	ldr	r1, [sp, #40]	; 0x28
    b802:	f011 0210 	ands.w	r2, r1, #16
    b806:	f000 8354 	beq.w	beb2 <_vfprintf_r+0x112e>
    b80a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    b80c:	f102 0c04 	add.w	ip, r2, #4
    b810:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    b814:	6811      	ldr	r1, [r2, #0]
    b816:	1e0a      	subs	r2, r1, #0
    b818:	bf18      	it	ne
    b81a:	2201      	movne	r2, #1
    b81c:	468a      	mov	sl, r1
    b81e:	f04f 0b00 	mov.w	fp, #0
    b822:	e441      	b.n	b0a8 <_vfprintf_r+0x324>
    b824:	9a16      	ldr	r2, [sp, #88]	; 0x58
    b826:	2a65      	cmp	r2, #101	; 0x65
    b828:	f340 8128 	ble.w	ba7c <_vfprintf_r+0xcf8>
    b82c:	9812      	ldr	r0, [sp, #72]	; 0x48
    b82e:	2200      	movs	r2, #0
    b830:	2300      	movs	r3, #0
    b832:	991b      	ldr	r1, [sp, #108]	; 0x6c
    b834:	f006 fc4c 	bl	120d0 <__aeabi_dcmpeq>
    b838:	2800      	cmp	r0, #0
    b83a:	f000 81be 	beq.w	bbba <_vfprintf_r+0xe36>
    b83e:	2301      	movs	r3, #1
    b840:	6063      	str	r3, [r4, #4]
    b842:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    b846:	f642 7318 	movw	r3, #12056	; 0x2f18
    b84a:	f2c0 0301 	movt	r3, #1
    b84e:	6023      	str	r3, [r4, #0]
    b850:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    b854:	3201      	adds	r2, #1
    b856:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    b85a:	3301      	adds	r3, #1
    b85c:	2a07      	cmp	r2, #7
    b85e:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    b862:	bfd8      	it	le
    b864:	f104 0308 	addle.w	r3, r4, #8
    b868:	f300 839b 	bgt.w	bfa2 <_vfprintf_r+0x121e>
    b86c:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    b870:	981a      	ldr	r0, [sp, #104]	; 0x68
    b872:	4282      	cmp	r2, r0
    b874:	db04      	blt.n	b880 <_vfprintf_r+0xafc>
    b876:	990a      	ldr	r1, [sp, #40]	; 0x28
    b878:	f011 0f01 	tst.w	r1, #1
    b87c:	f43f ad49 	beq.w	b312 <_vfprintf_r+0x58e>
    b880:	2201      	movs	r2, #1
    b882:	605a      	str	r2, [r3, #4]
    b884:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    b888:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    b88c:	3201      	adds	r2, #1
    b88e:	981d      	ldr	r0, [sp, #116]	; 0x74
    b890:	3101      	adds	r1, #1
    b892:	2a07      	cmp	r2, #7
    b894:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    b898:	6018      	str	r0, [r3, #0]
    b89a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    b89e:	f300 855f 	bgt.w	c360 <_vfprintf_r+0x15dc>
    b8a2:	3308      	adds	r3, #8
    b8a4:	991a      	ldr	r1, [sp, #104]	; 0x68
    b8a6:	1e4f      	subs	r7, r1, #1
    b8a8:	2f00      	cmp	r7, #0
    b8aa:	f77f ad32 	ble.w	b312 <_vfprintf_r+0x58e>
    b8ae:	2f10      	cmp	r7, #16
    b8b0:	f8df 8534 	ldr.w	r8, [pc, #1332]	; bde8 <_vfprintf_r+0x1064>
    b8b4:	f340 82ea 	ble.w	be8c <_vfprintf_r+0x1108>
    b8b8:	4642      	mov	r2, r8
    b8ba:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    b8be:	46a8      	mov	r8, r5
    b8c0:	2410      	movs	r4, #16
    b8c2:	f10a 0a0c 	add.w	sl, sl, #12
    b8c6:	4615      	mov	r5, r2
    b8c8:	e003      	b.n	b8d2 <_vfprintf_r+0xb4e>
    b8ca:	3f10      	subs	r7, #16
    b8cc:	2f10      	cmp	r7, #16
    b8ce:	f340 82da 	ble.w	be86 <_vfprintf_r+0x1102>
    b8d2:	605c      	str	r4, [r3, #4]
    b8d4:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    b8d8:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    b8dc:	3201      	adds	r2, #1
    b8de:	601d      	str	r5, [r3, #0]
    b8e0:	3110      	adds	r1, #16
    b8e2:	2a07      	cmp	r2, #7
    b8e4:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    b8e8:	f103 0308 	add.w	r3, r3, #8
    b8ec:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    b8f0:	ddeb      	ble.n	b8ca <_vfprintf_r+0xb46>
    b8f2:	4648      	mov	r0, r9
    b8f4:	4631      	mov	r1, r6
    b8f6:	4652      	mov	r2, sl
    b8f8:	f7ff fa36 	bl	ad68 <__sprint_r>
    b8fc:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    b900:	3304      	adds	r3, #4
    b902:	2800      	cmp	r0, #0
    b904:	d0e1      	beq.n	b8ca <_vfprintf_r+0xb46>
    b906:	f7ff bb5d 	b.w	afc4 <_vfprintf_r+0x240>
    b90a:	b97b      	cbnz	r3, b92c <_vfprintf_r+0xba8>
    b90c:	990a      	ldr	r1, [sp, #40]	; 0x28
    b90e:	f011 0f01 	tst.w	r1, #1
    b912:	d00b      	beq.n	b92c <_vfprintf_r+0xba8>
    b914:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    b918:	2330      	movs	r3, #48	; 0x30
    b91a:	3204      	adds	r2, #4
    b91c:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
    b920:	3227      	adds	r2, #39	; 0x27
    b922:	2301      	movs	r3, #1
    b924:	9213      	str	r2, [sp, #76]	; 0x4c
    b926:	9310      	str	r3, [sp, #64]	; 0x40
    b928:	f7ff bbf3 	b.w	b112 <_vfprintf_r+0x38e>
    b92c:	9818      	ldr	r0, [sp, #96]	; 0x60
    b92e:	2100      	movs	r1, #0
    b930:	9110      	str	r1, [sp, #64]	; 0x40
    b932:	9013      	str	r0, [sp, #76]	; 0x4c
    b934:	f7ff bbed 	b.w	b112 <_vfprintf_r+0x38e>
    b938:	980f      	ldr	r0, [sp, #60]	; 0x3c
    b93a:	990c      	ldr	r1, [sp, #48]	; 0x30
    b93c:	1a47      	subs	r7, r0, r1
    b93e:	2f00      	cmp	r7, #0
    b940:	f77f ac84 	ble.w	b24c <_vfprintf_r+0x4c8>
    b944:	2f10      	cmp	r7, #16
    b946:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; bde8 <_vfprintf_r+0x1064>
    b94a:	dd2e      	ble.n	b9aa <_vfprintf_r+0xc26>
    b94c:	4643      	mov	r3, r8
    b94e:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    b952:	46a8      	mov	r8, r5
    b954:	f04f 0a10 	mov.w	sl, #16
    b958:	f10b 0b0c 	add.w	fp, fp, #12
    b95c:	461d      	mov	r5, r3
    b95e:	e002      	b.n	b966 <_vfprintf_r+0xbe2>
    b960:	3f10      	subs	r7, #16
    b962:	2f10      	cmp	r7, #16
    b964:	dd1e      	ble.n	b9a4 <_vfprintf_r+0xc20>
    b966:	f8c4 a004 	str.w	sl, [r4, #4]
    b96a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    b96e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    b972:	3301      	adds	r3, #1
    b974:	6025      	str	r5, [r4, #0]
    b976:	3210      	adds	r2, #16
    b978:	2b07      	cmp	r3, #7
    b97a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    b97e:	f104 0408 	add.w	r4, r4, #8
    b982:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    b986:	ddeb      	ble.n	b960 <_vfprintf_r+0xbdc>
    b988:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    b98c:	4648      	mov	r0, r9
    b98e:	4631      	mov	r1, r6
    b990:	465a      	mov	r2, fp
    b992:	3404      	adds	r4, #4
    b994:	f7ff f9e8 	bl	ad68 <__sprint_r>
    b998:	2800      	cmp	r0, #0
    b99a:	f47f ab13 	bne.w	afc4 <_vfprintf_r+0x240>
    b99e:	3f10      	subs	r7, #16
    b9a0:	2f10      	cmp	r7, #16
    b9a2:	dce0      	bgt.n	b966 <_vfprintf_r+0xbe2>
    b9a4:	462b      	mov	r3, r5
    b9a6:	4645      	mov	r5, r8
    b9a8:	4698      	mov	r8, r3
    b9aa:	6067      	str	r7, [r4, #4]
    b9ac:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    b9b0:	f8c4 8000 	str.w	r8, [r4]
    b9b4:	1c5a      	adds	r2, r3, #1
    b9b6:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    b9ba:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    b9be:	19db      	adds	r3, r3, r7
    b9c0:	2a07      	cmp	r2, #7
    b9c2:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    b9c6:	f300 823a 	bgt.w	be3e <_vfprintf_r+0x10ba>
    b9ca:	3408      	adds	r4, #8
    b9cc:	e43e      	b.n	b24c <_vfprintf_r+0x4c8>
    b9ce:	9913      	ldr	r1, [sp, #76]	; 0x4c
    b9d0:	6063      	str	r3, [r4, #4]
    b9d2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    b9d6:	6021      	str	r1, [r4, #0]
    b9d8:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    b9dc:	3201      	adds	r2, #1
    b9de:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    b9e2:	18cb      	adds	r3, r1, r3
    b9e4:	2a07      	cmp	r2, #7
    b9e6:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    b9ea:	f300 8549 	bgt.w	c480 <_vfprintf_r+0x16fc>
    b9ee:	3408      	adds	r4, #8
    b9f0:	9a1d      	ldr	r2, [sp, #116]	; 0x74
    b9f2:	2301      	movs	r3, #1
    b9f4:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    b9f8:	6063      	str	r3, [r4, #4]
    b9fa:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    b9fe:	6022      	str	r2, [r4, #0]
    ba00:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    ba04:	3301      	adds	r3, #1
    ba06:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    ba0a:	3201      	adds	r2, #1
    ba0c:	2b07      	cmp	r3, #7
    ba0e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    ba12:	bfd8      	it	le
    ba14:	f104 0308 	addle.w	r3, r4, #8
    ba18:	f300 8523 	bgt.w	c462 <_vfprintf_r+0x16de>
    ba1c:	9813      	ldr	r0, [sp, #76]	; 0x4c
    ba1e:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    ba22:	19c7      	adds	r7, r0, r7
    ba24:	981a      	ldr	r0, [sp, #104]	; 0x68
    ba26:	601f      	str	r7, [r3, #0]
    ba28:	1a81      	subs	r1, r0, r2
    ba2a:	6059      	str	r1, [r3, #4]
    ba2c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    ba30:	1a8a      	subs	r2, r1, r2
    ba32:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
    ba36:	1812      	adds	r2, r2, r0
    ba38:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    ba3c:	3101      	adds	r1, #1
    ba3e:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
    ba42:	2907      	cmp	r1, #7
    ba44:	f340 8232 	ble.w	beac <_vfprintf_r+0x1128>
    ba48:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    ba4c:	4648      	mov	r0, r9
    ba4e:	4631      	mov	r1, r6
    ba50:	320c      	adds	r2, #12
    ba52:	f7ff f989 	bl	ad68 <__sprint_r>
    ba56:	2800      	cmp	r0, #0
    ba58:	f47f aab4 	bne.w	afc4 <_vfprintf_r+0x240>
    ba5c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    ba60:	3304      	adds	r3, #4
    ba62:	e456      	b.n	b312 <_vfprintf_r+0x58e>
    ba64:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    ba68:	4648      	mov	r0, r9
    ba6a:	4631      	mov	r1, r6
    ba6c:	320c      	adds	r2, #12
    ba6e:	f7ff f97b 	bl	ad68 <__sprint_r>
    ba72:	2800      	cmp	r0, #0
    ba74:	f43f acb4 	beq.w	b3e0 <_vfprintf_r+0x65c>
    ba78:	f7ff baa4 	b.w	afc4 <_vfprintf_r+0x240>
    ba7c:	991a      	ldr	r1, [sp, #104]	; 0x68
    ba7e:	2901      	cmp	r1, #1
    ba80:	dd4c      	ble.n	bb1c <_vfprintf_r+0xd98>
    ba82:	2301      	movs	r3, #1
    ba84:	6063      	str	r3, [r4, #4]
    ba86:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    ba8a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    ba8e:	3301      	adds	r3, #1
    ba90:	9813      	ldr	r0, [sp, #76]	; 0x4c
    ba92:	3201      	adds	r2, #1
    ba94:	2b07      	cmp	r3, #7
    ba96:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    ba9a:	6020      	str	r0, [r4, #0]
    ba9c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    baa0:	f300 81b2 	bgt.w	be08 <_vfprintf_r+0x1084>
    baa4:	3408      	adds	r4, #8
    baa6:	2301      	movs	r3, #1
    baa8:	6063      	str	r3, [r4, #4]
    baaa:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    baae:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    bab2:	3301      	adds	r3, #1
    bab4:	991d      	ldr	r1, [sp, #116]	; 0x74
    bab6:	3201      	adds	r2, #1
    bab8:	2b07      	cmp	r3, #7
    baba:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    babe:	6021      	str	r1, [r4, #0]
    bac0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    bac4:	f300 8192 	bgt.w	bdec <_vfprintf_r+0x1068>
    bac8:	3408      	adds	r4, #8
    baca:	9812      	ldr	r0, [sp, #72]	; 0x48
    bacc:	2200      	movs	r2, #0
    bace:	2300      	movs	r3, #0
    bad0:	991b      	ldr	r1, [sp, #108]	; 0x6c
    bad2:	f006 fafd 	bl	120d0 <__aeabi_dcmpeq>
    bad6:	2800      	cmp	r0, #0
    bad8:	f040 811d 	bne.w	bd16 <_vfprintf_r+0xf92>
    badc:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    bade:	9813      	ldr	r0, [sp, #76]	; 0x4c
    bae0:	1e5a      	subs	r2, r3, #1
    bae2:	6062      	str	r2, [r4, #4]
    bae4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    bae8:	1c41      	adds	r1, r0, #1
    baea:	6021      	str	r1, [r4, #0]
    baec:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    baf0:	3301      	adds	r3, #1
    baf2:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    baf6:	188a      	adds	r2, r1, r2
    baf8:	2b07      	cmp	r3, #7
    bafa:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    bafe:	dc21      	bgt.n	bb44 <_vfprintf_r+0xdc0>
    bb00:	3408      	adds	r4, #8
    bb02:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    bb04:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    bb08:	981c      	ldr	r0, [sp, #112]	; 0x70
    bb0a:	6022      	str	r2, [r4, #0]
    bb0c:	6063      	str	r3, [r4, #4]
    bb0e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    bb12:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    bb16:	3301      	adds	r3, #1
    bb18:	f7ff bbf0 	b.w	b2fc <_vfprintf_r+0x578>
    bb1c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    bb1e:	f012 0f01 	tst.w	r2, #1
    bb22:	d1ae      	bne.n	ba82 <_vfprintf_r+0xcfe>
    bb24:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    bb26:	2301      	movs	r3, #1
    bb28:	6063      	str	r3, [r4, #4]
    bb2a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    bb2e:	6022      	str	r2, [r4, #0]
    bb30:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    bb34:	3301      	adds	r3, #1
    bb36:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    bb3a:	3201      	adds	r2, #1
    bb3c:	2b07      	cmp	r3, #7
    bb3e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    bb42:	dddd      	ble.n	bb00 <_vfprintf_r+0xd7c>
    bb44:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    bb48:	4648      	mov	r0, r9
    bb4a:	4631      	mov	r1, r6
    bb4c:	320c      	adds	r2, #12
    bb4e:	f7ff f90b 	bl	ad68 <__sprint_r>
    bb52:	2800      	cmp	r0, #0
    bb54:	f47f aa36 	bne.w	afc4 <_vfprintf_r+0x240>
    bb58:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    bb5c:	3404      	adds	r4, #4
    bb5e:	e7d0      	b.n	bb02 <_vfprintf_r+0xd7e>
    bb60:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    bb64:	4648      	mov	r0, r9
    bb66:	4631      	mov	r1, r6
    bb68:	320c      	adds	r2, #12
    bb6a:	f7ff f8fd 	bl	ad68 <__sprint_r>
    bb6e:	2800      	cmp	r0, #0
    bb70:	f47f aa28 	bne.w	afc4 <_vfprintf_r+0x240>
    bb74:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    bb78:	3404      	adds	r4, #4
    bb7a:	f7ff bbb0 	b.w	b2de <_vfprintf_r+0x55a>
    bb7e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    bb82:	4648      	mov	r0, r9
    bb84:	4631      	mov	r1, r6
    bb86:	320c      	adds	r2, #12
    bb88:	f7ff f8ee 	bl	ad68 <__sprint_r>
    bb8c:	2800      	cmp	r0, #0
    bb8e:	f47f aa19 	bne.w	afc4 <_vfprintf_r+0x240>
    bb92:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    bb96:	3404      	adds	r4, #4
    bb98:	f7ff bb3c 	b.w	b214 <_vfprintf_r+0x490>
    bb9c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    bba0:	4648      	mov	r0, r9
    bba2:	4631      	mov	r1, r6
    bba4:	320c      	adds	r2, #12
    bba6:	f7ff f8df 	bl	ad68 <__sprint_r>
    bbaa:	2800      	cmp	r0, #0
    bbac:	f47f aa0a 	bne.w	afc4 <_vfprintf_r+0x240>
    bbb0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    bbb4:	3404      	adds	r4, #4
    bbb6:	f7ff bb43 	b.w	b240 <_vfprintf_r+0x4bc>
    bbba:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    bbbe:	2b00      	cmp	r3, #0
    bbc0:	f340 81fd 	ble.w	bfbe <_vfprintf_r+0x123a>
    bbc4:	991a      	ldr	r1, [sp, #104]	; 0x68
    bbc6:	428b      	cmp	r3, r1
    bbc8:	f6ff af01 	blt.w	b9ce <_vfprintf_r+0xc4a>
    bbcc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    bbce:	6061      	str	r1, [r4, #4]
    bbd0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    bbd4:	6022      	str	r2, [r4, #0]
    bbd6:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    bbda:	3301      	adds	r3, #1
    bbdc:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    bbe0:	1852      	adds	r2, r2, r1
    bbe2:	2b07      	cmp	r3, #7
    bbe4:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    bbe8:	bfd8      	it	le
    bbea:	f104 0308 	addle.w	r3, r4, #8
    bbee:	f300 8429 	bgt.w	c444 <_vfprintf_r+0x16c0>
    bbf2:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
    bbf6:	981a      	ldr	r0, [sp, #104]	; 0x68
    bbf8:	1a24      	subs	r4, r4, r0
    bbfa:	2c00      	cmp	r4, #0
    bbfc:	f340 81b3 	ble.w	bf66 <_vfprintf_r+0x11e2>
    bc00:	2c10      	cmp	r4, #16
    bc02:	f8df 81e4 	ldr.w	r8, [pc, #484]	; bde8 <_vfprintf_r+0x1064>
    bc06:	f340 819d 	ble.w	bf44 <_vfprintf_r+0x11c0>
    bc0a:	4642      	mov	r2, r8
    bc0c:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    bc10:	46a8      	mov	r8, r5
    bc12:	2710      	movs	r7, #16
    bc14:	f10a 0a0c 	add.w	sl, sl, #12
    bc18:	4615      	mov	r5, r2
    bc1a:	e003      	b.n	bc24 <_vfprintf_r+0xea0>
    bc1c:	3c10      	subs	r4, #16
    bc1e:	2c10      	cmp	r4, #16
    bc20:	f340 818d 	ble.w	bf3e <_vfprintf_r+0x11ba>
    bc24:	605f      	str	r7, [r3, #4]
    bc26:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    bc2a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    bc2e:	3201      	adds	r2, #1
    bc30:	601d      	str	r5, [r3, #0]
    bc32:	3110      	adds	r1, #16
    bc34:	2a07      	cmp	r2, #7
    bc36:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    bc3a:	f103 0308 	add.w	r3, r3, #8
    bc3e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    bc42:	ddeb      	ble.n	bc1c <_vfprintf_r+0xe98>
    bc44:	4648      	mov	r0, r9
    bc46:	4631      	mov	r1, r6
    bc48:	4652      	mov	r2, sl
    bc4a:	f7ff f88d 	bl	ad68 <__sprint_r>
    bc4e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    bc52:	3304      	adds	r3, #4
    bc54:	2800      	cmp	r0, #0
    bc56:	d0e1      	beq.n	bc1c <_vfprintf_r+0xe98>
    bc58:	f7ff b9b4 	b.w	afc4 <_vfprintf_r+0x240>
    bc5c:	9a18      	ldr	r2, [sp, #96]	; 0x60
    bc5e:	9819      	ldr	r0, [sp, #100]	; 0x64
    bc60:	4613      	mov	r3, r2
    bc62:	9213      	str	r2, [sp, #76]	; 0x4c
    bc64:	f00a 020f 	and.w	r2, sl, #15
    bc68:	ea4f 111a 	mov.w	r1, sl, lsr #4
    bc6c:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
    bc70:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
    bc74:	5c82      	ldrb	r2, [r0, r2]
    bc76:	468a      	mov	sl, r1
    bc78:	46e3      	mov	fp, ip
    bc7a:	ea5a 0c0b 	orrs.w	ip, sl, fp
    bc7e:	f803 2d01 	strb.w	r2, [r3, #-1]!
    bc82:	d1ef      	bne.n	bc64 <_vfprintf_r+0xee0>
    bc84:	9818      	ldr	r0, [sp, #96]	; 0x60
    bc86:	9313      	str	r3, [sp, #76]	; 0x4c
    bc88:	1ac0      	subs	r0, r0, r3
    bc8a:	9010      	str	r0, [sp, #64]	; 0x40
    bc8c:	f7ff ba41 	b.w	b112 <_vfprintf_r+0x38e>
    bc90:	2209      	movs	r2, #9
    bc92:	2300      	movs	r3, #0
    bc94:	4552      	cmp	r2, sl
    bc96:	eb73 000b 	sbcs.w	r0, r3, fp
    bc9a:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
    bc9e:	d21f      	bcs.n	bce0 <_vfprintf_r+0xf5c>
    bca0:	4623      	mov	r3, r4
    bca2:	4644      	mov	r4, r8
    bca4:	46b8      	mov	r8, r7
    bca6:	461f      	mov	r7, r3
    bca8:	4650      	mov	r0, sl
    bcaa:	4659      	mov	r1, fp
    bcac:	220a      	movs	r2, #10
    bcae:	2300      	movs	r3, #0
    bcb0:	f006 fb26 	bl	12300 <__aeabi_uldivmod>
    bcb4:	2300      	movs	r3, #0
    bcb6:	4650      	mov	r0, sl
    bcb8:	4659      	mov	r1, fp
    bcba:	f102 0c30 	add.w	ip, r2, #48	; 0x30
    bcbe:	220a      	movs	r2, #10
    bcc0:	f804 cd01 	strb.w	ip, [r4, #-1]!
    bcc4:	f006 fb1c 	bl	12300 <__aeabi_uldivmod>
    bcc8:	2209      	movs	r2, #9
    bcca:	2300      	movs	r3, #0
    bccc:	4682      	mov	sl, r0
    bcce:	468b      	mov	fp, r1
    bcd0:	4552      	cmp	r2, sl
    bcd2:	eb73 030b 	sbcs.w	r3, r3, fp
    bcd6:	d3e7      	bcc.n	bca8 <_vfprintf_r+0xf24>
    bcd8:	463b      	mov	r3, r7
    bcda:	4647      	mov	r7, r8
    bcdc:	46a0      	mov	r8, r4
    bcde:	461c      	mov	r4, r3
    bce0:	f108 30ff 	add.w	r0, r8, #4294967295
    bce4:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
    bce8:	9013      	str	r0, [sp, #76]	; 0x4c
    bcea:	f808 ac01 	strb.w	sl, [r8, #-1]
    bcee:	9918      	ldr	r1, [sp, #96]	; 0x60
    bcf0:	1a09      	subs	r1, r1, r0
    bcf2:	9110      	str	r1, [sp, #64]	; 0x40
    bcf4:	f7ff ba0d 	b.w	b112 <_vfprintf_r+0x38e>
    bcf8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    bcfc:	4648      	mov	r0, r9
    bcfe:	4631      	mov	r1, r6
    bd00:	320c      	adds	r2, #12
    bd02:	f7ff f831 	bl	ad68 <__sprint_r>
    bd06:	2800      	cmp	r0, #0
    bd08:	f47f a95c 	bne.w	afc4 <_vfprintf_r+0x240>
    bd0c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    bd10:	3404      	adds	r4, #4
    bd12:	f7ff ba68 	b.w	b1e6 <_vfprintf_r+0x462>
    bd16:	991a      	ldr	r1, [sp, #104]	; 0x68
    bd18:	1e4f      	subs	r7, r1, #1
    bd1a:	2f00      	cmp	r7, #0
    bd1c:	f77f aef1 	ble.w	bb02 <_vfprintf_r+0xd7e>
    bd20:	2f10      	cmp	r7, #16
    bd22:	f8df 80c4 	ldr.w	r8, [pc, #196]	; bde8 <_vfprintf_r+0x1064>
    bd26:	dd4e      	ble.n	bdc6 <_vfprintf_r+0x1042>
    bd28:	4643      	mov	r3, r8
    bd2a:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    bd2e:	46a8      	mov	r8, r5
    bd30:	f04f 0a10 	mov.w	sl, #16
    bd34:	f10b 0b0c 	add.w	fp, fp, #12
    bd38:	461d      	mov	r5, r3
    bd3a:	e002      	b.n	bd42 <_vfprintf_r+0xfbe>
    bd3c:	3f10      	subs	r7, #16
    bd3e:	2f10      	cmp	r7, #16
    bd40:	dd3e      	ble.n	bdc0 <_vfprintf_r+0x103c>
    bd42:	f8c4 a004 	str.w	sl, [r4, #4]
    bd46:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    bd4a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    bd4e:	3301      	adds	r3, #1
    bd50:	6025      	str	r5, [r4, #0]
    bd52:	3210      	adds	r2, #16
    bd54:	2b07      	cmp	r3, #7
    bd56:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    bd5a:	f104 0408 	add.w	r4, r4, #8
    bd5e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    bd62:	ddeb      	ble.n	bd3c <_vfprintf_r+0xfb8>
    bd64:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    bd68:	4648      	mov	r0, r9
    bd6a:	4631      	mov	r1, r6
    bd6c:	465a      	mov	r2, fp
    bd6e:	3404      	adds	r4, #4
    bd70:	f7fe fffa 	bl	ad68 <__sprint_r>
    bd74:	2800      	cmp	r0, #0
    bd76:	d0e1      	beq.n	bd3c <_vfprintf_r+0xfb8>
    bd78:	f7ff b924 	b.w	afc4 <_vfprintf_r+0x240>
    bd7c:	9816      	ldr	r0, [sp, #88]	; 0x58
    bd7e:	2130      	movs	r1, #48	; 0x30
    bd80:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    bd84:	2201      	movs	r2, #1
    bd86:	2302      	movs	r3, #2
    bd88:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    bd8c:	f04c 0c02 	orr.w	ip, ip, #2
    bd90:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
    bd94:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    bd98:	f7ff b986 	b.w	b0a8 <_vfprintf_r+0x324>
    bd9c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    bd9e:	1d01      	adds	r1, r0, #4
    bda0:	6803      	ldr	r3, [r0, #0]
    bda2:	910b      	str	r1, [sp, #44]	; 0x2c
    bda4:	469a      	mov	sl, r3
    bda6:	f04f 0b00 	mov.w	fp, #0
    bdaa:	f7ff b973 	b.w	b094 <_vfprintf_r+0x310>
    bdae:	980b      	ldr	r0, [sp, #44]	; 0x2c
    bdb0:	1d01      	adds	r1, r0, #4
    bdb2:	6803      	ldr	r3, [r0, #0]
    bdb4:	910b      	str	r1, [sp, #44]	; 0x2c
    bdb6:	469a      	mov	sl, r3
    bdb8:	ea4f 7bea 	mov.w	fp, sl, asr #31
    bdbc:	f7ff bbad 	b.w	b51a <_vfprintf_r+0x796>
    bdc0:	462b      	mov	r3, r5
    bdc2:	4645      	mov	r5, r8
    bdc4:	4698      	mov	r8, r3
    bdc6:	6067      	str	r7, [r4, #4]
    bdc8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    bdcc:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    bdd0:	3301      	adds	r3, #1
    bdd2:	f8c4 8000 	str.w	r8, [r4]
    bdd6:	19d2      	adds	r2, r2, r7
    bdd8:	2b07      	cmp	r3, #7
    bdda:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    bdde:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    bde2:	f77f ae8d 	ble.w	bb00 <_vfprintf_r+0xd7c>
    bde6:	e6ad      	b.n	bb44 <_vfprintf_r+0xdc0>
    bde8:	00012f58 	.word	0x00012f58
    bdec:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    bdf0:	4648      	mov	r0, r9
    bdf2:	4631      	mov	r1, r6
    bdf4:	320c      	adds	r2, #12
    bdf6:	f7fe ffb7 	bl	ad68 <__sprint_r>
    bdfa:	2800      	cmp	r0, #0
    bdfc:	f47f a8e2 	bne.w	afc4 <_vfprintf_r+0x240>
    be00:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    be04:	3404      	adds	r4, #4
    be06:	e660      	b.n	baca <_vfprintf_r+0xd46>
    be08:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    be0c:	4648      	mov	r0, r9
    be0e:	4631      	mov	r1, r6
    be10:	320c      	adds	r2, #12
    be12:	f7fe ffa9 	bl	ad68 <__sprint_r>
    be16:	2800      	cmp	r0, #0
    be18:	f47f a8d4 	bne.w	afc4 <_vfprintf_r+0x240>
    be1c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    be20:	3404      	adds	r4, #4
    be22:	e640      	b.n	baa6 <_vfprintf_r+0xd22>
    be24:	2830      	cmp	r0, #48	; 0x30
    be26:	f000 82ec 	beq.w	c402 <_vfprintf_r+0x167e>
    be2a:	9813      	ldr	r0, [sp, #76]	; 0x4c
    be2c:	2330      	movs	r3, #48	; 0x30
    be2e:	f800 3d01 	strb.w	r3, [r0, #-1]!
    be32:	9918      	ldr	r1, [sp, #96]	; 0x60
    be34:	9013      	str	r0, [sp, #76]	; 0x4c
    be36:	1a09      	subs	r1, r1, r0
    be38:	9110      	str	r1, [sp, #64]	; 0x40
    be3a:	f7ff b96a 	b.w	b112 <_vfprintf_r+0x38e>
    be3e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    be42:	4648      	mov	r0, r9
    be44:	4631      	mov	r1, r6
    be46:	320c      	adds	r2, #12
    be48:	f7fe ff8e 	bl	ad68 <__sprint_r>
    be4c:	2800      	cmp	r0, #0
    be4e:	f47f a8b9 	bne.w	afc4 <_vfprintf_r+0x240>
    be52:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    be56:	3404      	adds	r4, #4
    be58:	f7ff b9f8 	b.w	b24c <_vfprintf_r+0x4c8>
    be5c:	f1da 0a00 	rsbs	sl, sl, #0
    be60:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
    be64:	232d      	movs	r3, #45	; 0x2d
    be66:	ea5a 0c0b 	orrs.w	ip, sl, fp
    be6a:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    be6e:	bf0c      	ite	eq
    be70:	2200      	moveq	r2, #0
    be72:	2201      	movne	r2, #1
    be74:	2301      	movs	r3, #1
    be76:	f7ff b91b 	b.w	b0b0 <_vfprintf_r+0x32c>
    be7a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    be7c:	462b      	mov	r3, r5
    be7e:	782a      	ldrb	r2, [r5, #0]
    be80:	910b      	str	r1, [sp, #44]	; 0x2c
    be82:	f7ff b82a 	b.w	aeda <_vfprintf_r+0x156>
    be86:	462a      	mov	r2, r5
    be88:	4645      	mov	r5, r8
    be8a:	4690      	mov	r8, r2
    be8c:	605f      	str	r7, [r3, #4]
    be8e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    be92:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    be96:	3201      	adds	r2, #1
    be98:	f8c3 8000 	str.w	r8, [r3]
    be9c:	19c9      	adds	r1, r1, r7
    be9e:	2a07      	cmp	r2, #7
    bea0:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    bea4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    bea8:	f73f adce 	bgt.w	ba48 <_vfprintf_r+0xcc4>
    beac:	3308      	adds	r3, #8
    beae:	f7ff ba30 	b.w	b312 <_vfprintf_r+0x58e>
    beb2:	980a      	ldr	r0, [sp, #40]	; 0x28
    beb4:	f010 0340 	ands.w	r3, r0, #64	; 0x40
    beb8:	f000 81ed 	beq.w	c296 <_vfprintf_r+0x1512>
    bebc:	990b      	ldr	r1, [sp, #44]	; 0x2c
    bebe:	4613      	mov	r3, r2
    bec0:	1d0a      	adds	r2, r1, #4
    bec2:	920b      	str	r2, [sp, #44]	; 0x2c
    bec4:	f8b1 a000 	ldrh.w	sl, [r1]
    bec8:	f1ba 0200 	subs.w	r2, sl, #0
    becc:	bf18      	it	ne
    bece:	2201      	movne	r2, #1
    bed0:	46d2      	mov	sl, sl
    bed2:	f04f 0b00 	mov.w	fp, #0
    bed6:	f7ff b8e7 	b.w	b0a8 <_vfprintf_r+0x324>
    beda:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    bedc:	f013 0f40 	tst.w	r3, #64	; 0x40
    bee0:	f000 81cc 	beq.w	c27c <_vfprintf_r+0x14f8>
    bee4:	980b      	ldr	r0, [sp, #44]	; 0x2c
    bee6:	2301      	movs	r3, #1
    bee8:	1d01      	adds	r1, r0, #4
    beea:	910b      	str	r1, [sp, #44]	; 0x2c
    beec:	f8b0 a000 	ldrh.w	sl, [r0]
    bef0:	f1ba 0200 	subs.w	r2, sl, #0
    bef4:	bf18      	it	ne
    bef6:	2201      	movne	r2, #1
    bef8:	46d2      	mov	sl, sl
    befa:	f04f 0b00 	mov.w	fp, #0
    befe:	f7ff b8d3 	b.w	b0a8 <_vfprintf_r+0x324>
    bf02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    bf04:	f013 0f10 	tst.w	r3, #16
    bf08:	f000 81a4 	beq.w	c254 <_vfprintf_r+0x14d0>
    bf0c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    bf0e:	9911      	ldr	r1, [sp, #68]	; 0x44
    bf10:	f100 0a04 	add.w	sl, r0, #4
    bf14:	6803      	ldr	r3, [r0, #0]
    bf16:	6019      	str	r1, [r3, #0]
    bf18:	f7fe bf9c 	b.w	ae54 <_vfprintf_r+0xd0>
    bf1c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    bf1e:	1dc3      	adds	r3, r0, #7
    bf20:	f023 0307 	bic.w	r3, r3, #7
    bf24:	f103 0108 	add.w	r1, r3, #8
    bf28:	910b      	str	r1, [sp, #44]	; 0x2c
    bf2a:	f8d3 8004 	ldr.w	r8, [r3, #4]
    bf2e:	f8d3 a000 	ldr.w	sl, [r3]
    bf32:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    bf36:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    bf3a:	f7ff bb11 	b.w	b560 <_vfprintf_r+0x7dc>
    bf3e:	462a      	mov	r2, r5
    bf40:	4645      	mov	r5, r8
    bf42:	4690      	mov	r8, r2
    bf44:	605c      	str	r4, [r3, #4]
    bf46:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    bf4a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    bf4e:	3201      	adds	r2, #1
    bf50:	f8c3 8000 	str.w	r8, [r3]
    bf54:	1909      	adds	r1, r1, r4
    bf56:	2a07      	cmp	r2, #7
    bf58:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    bf5c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    bf60:	f300 82ea 	bgt.w	c538 <_vfprintf_r+0x17b4>
    bf64:	3308      	adds	r3, #8
    bf66:	990a      	ldr	r1, [sp, #40]	; 0x28
    bf68:	f011 0f01 	tst.w	r1, #1
    bf6c:	f43f a9d1 	beq.w	b312 <_vfprintf_r+0x58e>
    bf70:	2201      	movs	r2, #1
    bf72:	605a      	str	r2, [r3, #4]
    bf74:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    bf78:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    bf7c:	3201      	adds	r2, #1
    bf7e:	981d      	ldr	r0, [sp, #116]	; 0x74
    bf80:	3101      	adds	r1, #1
    bf82:	2a07      	cmp	r2, #7
    bf84:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    bf88:	6018      	str	r0, [r3, #0]
    bf8a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    bf8e:	f73f ad5b 	bgt.w	ba48 <_vfprintf_r+0xcc4>
    bf92:	3308      	adds	r3, #8
    bf94:	f7ff b9bd 	b.w	b312 <_vfprintf_r+0x58e>
    bf98:	232d      	movs	r3, #45	; 0x2d
    bf9a:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    bf9e:	f7ff baf2 	b.w	b586 <_vfprintf_r+0x802>
    bfa2:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    bfa6:	4648      	mov	r0, r9
    bfa8:	4631      	mov	r1, r6
    bfaa:	320c      	adds	r2, #12
    bfac:	f7fe fedc 	bl	ad68 <__sprint_r>
    bfb0:	2800      	cmp	r0, #0
    bfb2:	f47f a807 	bne.w	afc4 <_vfprintf_r+0x240>
    bfb6:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    bfba:	3304      	adds	r3, #4
    bfbc:	e456      	b.n	b86c <_vfprintf_r+0xae8>
    bfbe:	2301      	movs	r3, #1
    bfc0:	6063      	str	r3, [r4, #4]
    bfc2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    bfc6:	f642 7318 	movw	r3, #12056	; 0x2f18
    bfca:	f2c0 0301 	movt	r3, #1
    bfce:	6023      	str	r3, [r4, #0]
    bfd0:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    bfd4:	3201      	adds	r2, #1
    bfd6:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    bfda:	3301      	adds	r3, #1
    bfdc:	2a07      	cmp	r2, #7
    bfde:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    bfe2:	bfd8      	it	le
    bfe4:	f104 0308 	addle.w	r3, r4, #8
    bfe8:	f300 8187 	bgt.w	c2fa <_vfprintf_r+0x1576>
    bfec:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    bff0:	b93a      	cbnz	r2, c002 <_vfprintf_r+0x127e>
    bff2:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    bff4:	b92a      	cbnz	r2, c002 <_vfprintf_r+0x127e>
    bff6:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    bffa:	f01c 0f01 	tst.w	ip, #1
    bffe:	f43f a988 	beq.w	b312 <_vfprintf_r+0x58e>
    c002:	2201      	movs	r2, #1
    c004:	605a      	str	r2, [r3, #4]
    c006:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    c00a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    c00e:	3201      	adds	r2, #1
    c010:	981d      	ldr	r0, [sp, #116]	; 0x74
    c012:	3101      	adds	r1, #1
    c014:	2a07      	cmp	r2, #7
    c016:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    c01a:	6018      	str	r0, [r3, #0]
    c01c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    c020:	f300 8179 	bgt.w	c316 <_vfprintf_r+0x1592>
    c024:	3308      	adds	r3, #8
    c026:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    c02a:	427f      	negs	r7, r7
    c02c:	2f00      	cmp	r7, #0
    c02e:	f340 81b3 	ble.w	c398 <_vfprintf_r+0x1614>
    c032:	2f10      	cmp	r7, #16
    c034:	f8df 8650 	ldr.w	r8, [pc, #1616]	; c688 <_vfprintf_r+0x1904>
    c038:	f340 81d2 	ble.w	c3e0 <_vfprintf_r+0x165c>
    c03c:	4642      	mov	r2, r8
    c03e:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    c042:	46a8      	mov	r8, r5
    c044:	2410      	movs	r4, #16
    c046:	f10a 0a0c 	add.w	sl, sl, #12
    c04a:	4615      	mov	r5, r2
    c04c:	e003      	b.n	c056 <_vfprintf_r+0x12d2>
    c04e:	3f10      	subs	r7, #16
    c050:	2f10      	cmp	r7, #16
    c052:	f340 81c2 	ble.w	c3da <_vfprintf_r+0x1656>
    c056:	605c      	str	r4, [r3, #4]
    c058:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    c05c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    c060:	3201      	adds	r2, #1
    c062:	601d      	str	r5, [r3, #0]
    c064:	3110      	adds	r1, #16
    c066:	2a07      	cmp	r2, #7
    c068:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    c06c:	f103 0308 	add.w	r3, r3, #8
    c070:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    c074:	ddeb      	ble.n	c04e <_vfprintf_r+0x12ca>
    c076:	4648      	mov	r0, r9
    c078:	4631      	mov	r1, r6
    c07a:	4652      	mov	r2, sl
    c07c:	f7fe fe74 	bl	ad68 <__sprint_r>
    c080:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    c084:	3304      	adds	r3, #4
    c086:	2800      	cmp	r0, #0
    c088:	d0e1      	beq.n	c04e <_vfprintf_r+0x12ca>
    c08a:	f7fe bf9b 	b.w	afc4 <_vfprintf_r+0x240>
    c08e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    c090:	1c6b      	adds	r3, r5, #1
    c092:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    c094:	f042 0220 	orr.w	r2, r2, #32
    c098:	920a      	str	r2, [sp, #40]	; 0x28
    c09a:	786a      	ldrb	r2, [r5, #1]
    c09c:	910b      	str	r1, [sp, #44]	; 0x2c
    c09e:	f7fe bf1c 	b.w	aeda <_vfprintf_r+0x156>
    c0a2:	4650      	mov	r0, sl
    c0a4:	4641      	mov	r1, r8
    c0a6:	f003 fc63 	bl	f970 <__isnand>
    c0aa:	2800      	cmp	r0, #0
    c0ac:	f040 80ff 	bne.w	c2ae <_vfprintf_r+0x152a>
    c0b0:	f1b7 3fff 	cmp.w	r7, #4294967295
    c0b4:	f000 8251 	beq.w	c55a <_vfprintf_r+0x17d6>
    c0b8:	9816      	ldr	r0, [sp, #88]	; 0x58
    c0ba:	2867      	cmp	r0, #103	; 0x67
    c0bc:	bf14      	ite	ne
    c0be:	2300      	movne	r3, #0
    c0c0:	2301      	moveq	r3, #1
    c0c2:	2847      	cmp	r0, #71	; 0x47
    c0c4:	bf08      	it	eq
    c0c6:	f043 0301 	orreq.w	r3, r3, #1
    c0ca:	b113      	cbz	r3, c0d2 <_vfprintf_r+0x134e>
    c0cc:	2f00      	cmp	r7, #0
    c0ce:	bf08      	it	eq
    c0d0:	2701      	moveq	r7, #1
    c0d2:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
    c0d6:	4643      	mov	r3, r8
    c0d8:	4652      	mov	r2, sl
    c0da:	990a      	ldr	r1, [sp, #40]	; 0x28
    c0dc:	e9c0 2300 	strd	r2, r3, [r0]
    c0e0:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
    c0e4:	f441 7180 	orr.w	r1, r1, #256	; 0x100
    c0e8:	910a      	str	r1, [sp, #40]	; 0x28
    c0ea:	2b00      	cmp	r3, #0
    c0ec:	f2c0 8264 	blt.w	c5b8 <_vfprintf_r+0x1834>
    c0f0:	2100      	movs	r1, #0
    c0f2:	9117      	str	r1, [sp, #92]	; 0x5c
    c0f4:	9816      	ldr	r0, [sp, #88]	; 0x58
    c0f6:	2866      	cmp	r0, #102	; 0x66
    c0f8:	bf14      	ite	ne
    c0fa:	2300      	movne	r3, #0
    c0fc:	2301      	moveq	r3, #1
    c0fe:	2846      	cmp	r0, #70	; 0x46
    c100:	bf08      	it	eq
    c102:	f043 0301 	orreq.w	r3, r3, #1
    c106:	9310      	str	r3, [sp, #64]	; 0x40
    c108:	2b00      	cmp	r3, #0
    c10a:	f000 81d1 	beq.w	c4b0 <_vfprintf_r+0x172c>
    c10e:	46bc      	mov	ip, r7
    c110:	2303      	movs	r3, #3
    c112:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
    c116:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
    c11a:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
    c11e:	4648      	mov	r0, r9
    c120:	9300      	str	r3, [sp, #0]
    c122:	9102      	str	r1, [sp, #8]
    c124:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
    c128:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    c12c:	310c      	adds	r1, #12
    c12e:	f8cd c004 	str.w	ip, [sp, #4]
    c132:	9103      	str	r1, [sp, #12]
    c134:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
    c138:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    c13c:	9104      	str	r1, [sp, #16]
    c13e:	f000 fbc7 	bl	c8d0 <_dtoa_r>
    c142:	9a16      	ldr	r2, [sp, #88]	; 0x58
    c144:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    c148:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
    c14c:	bf18      	it	ne
    c14e:	2301      	movne	r3, #1
    c150:	2a47      	cmp	r2, #71	; 0x47
    c152:	bf0c      	ite	eq
    c154:	2300      	moveq	r3, #0
    c156:	f003 0301 	andne.w	r3, r3, #1
    c15a:	9013      	str	r0, [sp, #76]	; 0x4c
    c15c:	b933      	cbnz	r3, c16c <_vfprintf_r+0x13e8>
    c15e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    c160:	f013 0f01 	tst.w	r3, #1
    c164:	bf08      	it	eq
    c166:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
    c16a:	d016      	beq.n	c19a <_vfprintf_r+0x1416>
    c16c:	9813      	ldr	r0, [sp, #76]	; 0x4c
    c16e:	9910      	ldr	r1, [sp, #64]	; 0x40
    c170:	eb00 0b0c 	add.w	fp, r0, ip
    c174:	b131      	cbz	r1, c184 <_vfprintf_r+0x1400>
    c176:	7803      	ldrb	r3, [r0, #0]
    c178:	2b30      	cmp	r3, #48	; 0x30
    c17a:	f000 80da 	beq.w	c332 <_vfprintf_r+0x15ae>
    c17e:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    c182:	449b      	add	fp, r3
    c184:	4650      	mov	r0, sl
    c186:	2200      	movs	r2, #0
    c188:	2300      	movs	r3, #0
    c18a:	4641      	mov	r1, r8
    c18c:	f005 ffa0 	bl	120d0 <__aeabi_dcmpeq>
    c190:	2800      	cmp	r0, #0
    c192:	f000 81c2 	beq.w	c51a <_vfprintf_r+0x1796>
    c196:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
    c19a:	9a16      	ldr	r2, [sp, #88]	; 0x58
    c19c:	9813      	ldr	r0, [sp, #76]	; 0x4c
    c19e:	2a67      	cmp	r2, #103	; 0x67
    c1a0:	bf14      	ite	ne
    c1a2:	2300      	movne	r3, #0
    c1a4:	2301      	moveq	r3, #1
    c1a6:	2a47      	cmp	r2, #71	; 0x47
    c1a8:	bf08      	it	eq
    c1aa:	f043 0301 	orreq.w	r3, r3, #1
    c1ae:	ebc0 000b 	rsb	r0, r0, fp
    c1b2:	901a      	str	r0, [sp, #104]	; 0x68
    c1b4:	2b00      	cmp	r3, #0
    c1b6:	f000 818a 	beq.w	c4ce <_vfprintf_r+0x174a>
    c1ba:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
    c1be:	f111 0f03 	cmn.w	r1, #3
    c1c2:	9110      	str	r1, [sp, #64]	; 0x40
    c1c4:	db02      	blt.n	c1cc <_vfprintf_r+0x1448>
    c1c6:	428f      	cmp	r7, r1
    c1c8:	f280 818c 	bge.w	c4e4 <_vfprintf_r+0x1760>
    c1cc:	9a16      	ldr	r2, [sp, #88]	; 0x58
    c1ce:	3a02      	subs	r2, #2
    c1d0:	9216      	str	r2, [sp, #88]	; 0x58
    c1d2:	9910      	ldr	r1, [sp, #64]	; 0x40
    c1d4:	9a16      	ldr	r2, [sp, #88]	; 0x58
    c1d6:	1e4b      	subs	r3, r1, #1
    c1d8:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    c1dc:	2b00      	cmp	r3, #0
    c1de:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
    c1e2:	f2c0 8234 	blt.w	c64e <_vfprintf_r+0x18ca>
    c1e6:	222b      	movs	r2, #43	; 0x2b
    c1e8:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    c1ec:	2b09      	cmp	r3, #9
    c1ee:	f300 81b6 	bgt.w	c55e <_vfprintf_r+0x17da>
    c1f2:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    c1f6:	3330      	adds	r3, #48	; 0x30
    c1f8:	3204      	adds	r2, #4
    c1fa:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
    c1fe:	2330      	movs	r3, #48	; 0x30
    c200:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
    c204:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    c208:	981a      	ldr	r0, [sp, #104]	; 0x68
    c20a:	991a      	ldr	r1, [sp, #104]	; 0x68
    c20c:	1ad3      	subs	r3, r2, r3
    c20e:	1818      	adds	r0, r3, r0
    c210:	931c      	str	r3, [sp, #112]	; 0x70
    c212:	2901      	cmp	r1, #1
    c214:	9010      	str	r0, [sp, #64]	; 0x40
    c216:	f340 8210 	ble.w	c63a <_vfprintf_r+0x18b6>
    c21a:	9810      	ldr	r0, [sp, #64]	; 0x40
    c21c:	3001      	adds	r0, #1
    c21e:	9010      	str	r0, [sp, #64]	; 0x40
    c220:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
    c224:	910c      	str	r1, [sp, #48]	; 0x30
    c226:	9817      	ldr	r0, [sp, #92]	; 0x5c
    c228:	2800      	cmp	r0, #0
    c22a:	f000 816e 	beq.w	c50a <_vfprintf_r+0x1786>
    c22e:	232d      	movs	r3, #45	; 0x2d
    c230:	2100      	movs	r1, #0
    c232:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    c236:	9117      	str	r1, [sp, #92]	; 0x5c
    c238:	f7fe bf74 	b.w	b124 <_vfprintf_r+0x3a0>
    c23c:	9a10      	ldr	r2, [sp, #64]	; 0x40
    c23e:	f04f 0c00 	mov.w	ip, #0
    c242:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    c246:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
    c24a:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    c24e:	920c      	str	r2, [sp, #48]	; 0x30
    c250:	f7fe bf67 	b.w	b122 <_vfprintf_r+0x39e>
    c254:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    c256:	f012 0f40 	tst.w	r2, #64	; 0x40
    c25a:	bf17      	itett	ne
    c25c:	980b      	ldrne	r0, [sp, #44]	; 0x2c
    c25e:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
    c260:	9911      	ldrne	r1, [sp, #68]	; 0x44
    c262:	f100 0a04 	addne.w	sl, r0, #4
    c266:	bf11      	iteee	ne
    c268:	6803      	ldrne	r3, [r0, #0]
    c26a:	f102 0a04 	addeq.w	sl, r2, #4
    c26e:	6813      	ldreq	r3, [r2, #0]
    c270:	9811      	ldreq	r0, [sp, #68]	; 0x44
    c272:	bf14      	ite	ne
    c274:	8019      	strhne	r1, [r3, #0]
    c276:	6018      	streq	r0, [r3, #0]
    c278:	f7fe bdec 	b.w	ae54 <_vfprintf_r+0xd0>
    c27c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    c27e:	1d13      	adds	r3, r2, #4
    c280:	930b      	str	r3, [sp, #44]	; 0x2c
    c282:	6811      	ldr	r1, [r2, #0]
    c284:	2301      	movs	r3, #1
    c286:	1e0a      	subs	r2, r1, #0
    c288:	bf18      	it	ne
    c28a:	2201      	movne	r2, #1
    c28c:	468a      	mov	sl, r1
    c28e:	f04f 0b00 	mov.w	fp, #0
    c292:	f7fe bf09 	b.w	b0a8 <_vfprintf_r+0x324>
    c296:	980b      	ldr	r0, [sp, #44]	; 0x2c
    c298:	1d02      	adds	r2, r0, #4
    c29a:	920b      	str	r2, [sp, #44]	; 0x2c
    c29c:	6801      	ldr	r1, [r0, #0]
    c29e:	1e0a      	subs	r2, r1, #0
    c2a0:	bf18      	it	ne
    c2a2:	2201      	movne	r2, #1
    c2a4:	468a      	mov	sl, r1
    c2a6:	f04f 0b00 	mov.w	fp, #0
    c2aa:	f7fe befd 	b.w	b0a8 <_vfprintf_r+0x324>
    c2ae:	f642 62f8 	movw	r2, #12024	; 0x2ef8
    c2b2:	f642 63f4 	movw	r3, #12020	; 0x2ef4
    c2b6:	9916      	ldr	r1, [sp, #88]	; 0x58
    c2b8:	f2c0 0301 	movt	r3, #1
    c2bc:	f2c0 0201 	movt	r2, #1
    c2c0:	2003      	movs	r0, #3
    c2c2:	2947      	cmp	r1, #71	; 0x47
    c2c4:	bfd8      	it	le
    c2c6:	461a      	movle	r2, r3
    c2c8:	9213      	str	r2, [sp, #76]	; 0x4c
    c2ca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    c2cc:	900c      	str	r0, [sp, #48]	; 0x30
    c2ce:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    c2d2:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
    c2d6:	920a      	str	r2, [sp, #40]	; 0x28
    c2d8:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    c2dc:	9010      	str	r0, [sp, #64]	; 0x40
    c2de:	f7fe bf20 	b.w	b122 <_vfprintf_r+0x39e>
    c2e2:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    c2e6:	4648      	mov	r0, r9
    c2e8:	4631      	mov	r1, r6
    c2ea:	320c      	adds	r2, #12
    c2ec:	f7fe fd3c 	bl	ad68 <__sprint_r>
    c2f0:	2800      	cmp	r0, #0
    c2f2:	f47e ae67 	bne.w	afc4 <_vfprintf_r+0x240>
    c2f6:	f7fe be62 	b.w	afbe <_vfprintf_r+0x23a>
    c2fa:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    c2fe:	4648      	mov	r0, r9
    c300:	4631      	mov	r1, r6
    c302:	320c      	adds	r2, #12
    c304:	f7fe fd30 	bl	ad68 <__sprint_r>
    c308:	2800      	cmp	r0, #0
    c30a:	f47e ae5b 	bne.w	afc4 <_vfprintf_r+0x240>
    c30e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    c312:	3304      	adds	r3, #4
    c314:	e66a      	b.n	bfec <_vfprintf_r+0x1268>
    c316:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    c31a:	4648      	mov	r0, r9
    c31c:	4631      	mov	r1, r6
    c31e:	320c      	adds	r2, #12
    c320:	f7fe fd22 	bl	ad68 <__sprint_r>
    c324:	2800      	cmp	r0, #0
    c326:	f47e ae4d 	bne.w	afc4 <_vfprintf_r+0x240>
    c32a:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    c32e:	3304      	adds	r3, #4
    c330:	e679      	b.n	c026 <_vfprintf_r+0x12a2>
    c332:	4650      	mov	r0, sl
    c334:	2200      	movs	r2, #0
    c336:	2300      	movs	r3, #0
    c338:	4641      	mov	r1, r8
    c33a:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    c33e:	f005 fec7 	bl	120d0 <__aeabi_dcmpeq>
    c342:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    c346:	2800      	cmp	r0, #0
    c348:	f47f af19 	bne.w	c17e <_vfprintf_r+0x13fa>
    c34c:	f1cc 0301 	rsb	r3, ip, #1
    c350:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    c354:	e715      	b.n	c182 <_vfprintf_r+0x13fe>
    c356:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    c358:	4252      	negs	r2, r2
    c35a:	920f      	str	r2, [sp, #60]	; 0x3c
    c35c:	f7ff b887 	b.w	b46e <_vfprintf_r+0x6ea>
    c360:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    c364:	4648      	mov	r0, r9
    c366:	4631      	mov	r1, r6
    c368:	320c      	adds	r2, #12
    c36a:	f7fe fcfd 	bl	ad68 <__sprint_r>
    c36e:	2800      	cmp	r0, #0
    c370:	f47e ae28 	bne.w	afc4 <_vfprintf_r+0x240>
    c374:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    c378:	3304      	adds	r3, #4
    c37a:	f7ff ba93 	b.w	b8a4 <_vfprintf_r+0xb20>
    c37e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    c382:	4648      	mov	r0, r9
    c384:	4631      	mov	r1, r6
    c386:	320c      	adds	r2, #12
    c388:	f7fe fcee 	bl	ad68 <__sprint_r>
    c38c:	2800      	cmp	r0, #0
    c38e:	f47e ae19 	bne.w	afc4 <_vfprintf_r+0x240>
    c392:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    c396:	3304      	adds	r3, #4
    c398:	991a      	ldr	r1, [sp, #104]	; 0x68
    c39a:	9813      	ldr	r0, [sp, #76]	; 0x4c
    c39c:	6059      	str	r1, [r3, #4]
    c39e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    c3a2:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    c3a6:	6018      	str	r0, [r3, #0]
    c3a8:	3201      	adds	r2, #1
    c3aa:	981a      	ldr	r0, [sp, #104]	; 0x68
    c3ac:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    c3b0:	1809      	adds	r1, r1, r0
    c3b2:	2a07      	cmp	r2, #7
    c3b4:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    c3b8:	f73f ab46 	bgt.w	ba48 <_vfprintf_r+0xcc4>
    c3bc:	3308      	adds	r3, #8
    c3be:	f7fe bfa8 	b.w	b312 <_vfprintf_r+0x58e>
    c3c2:	2100      	movs	r1, #0
    c3c4:	9117      	str	r1, [sp, #92]	; 0x5c
    c3c6:	f7fc f81d 	bl	8404 <strlen>
    c3ca:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    c3ce:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    c3d2:	9010      	str	r0, [sp, #64]	; 0x40
    c3d4:	920c      	str	r2, [sp, #48]	; 0x30
    c3d6:	f7fe bea4 	b.w	b122 <_vfprintf_r+0x39e>
    c3da:	462a      	mov	r2, r5
    c3dc:	4645      	mov	r5, r8
    c3de:	4690      	mov	r8, r2
    c3e0:	605f      	str	r7, [r3, #4]
    c3e2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    c3e6:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    c3ea:	3201      	adds	r2, #1
    c3ec:	f8c3 8000 	str.w	r8, [r3]
    c3f0:	19c9      	adds	r1, r1, r7
    c3f2:	2a07      	cmp	r2, #7
    c3f4:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    c3f8:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    c3fc:	dcbf      	bgt.n	c37e <_vfprintf_r+0x15fa>
    c3fe:	3308      	adds	r3, #8
    c400:	e7ca      	b.n	c398 <_vfprintf_r+0x1614>
    c402:	9a18      	ldr	r2, [sp, #96]	; 0x60
    c404:	9913      	ldr	r1, [sp, #76]	; 0x4c
    c406:	1a51      	subs	r1, r2, r1
    c408:	9110      	str	r1, [sp, #64]	; 0x40
    c40a:	f7fe be82 	b.w	b112 <_vfprintf_r+0x38e>
    c40e:	4648      	mov	r0, r9
    c410:	4631      	mov	r1, r6
    c412:	f000 f949 	bl	c6a8 <__swsetup_r>
    c416:	2800      	cmp	r0, #0
    c418:	f47e add8 	bne.w	afcc <_vfprintf_r+0x248>
    c41c:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    c420:	fa1f f38c 	uxth.w	r3, ip
    c424:	f7fe bcf6 	b.w	ae14 <_vfprintf_r+0x90>
    c428:	2f06      	cmp	r7, #6
    c42a:	bf28      	it	cs
    c42c:	2706      	movcs	r7, #6
    c42e:	f642 7110 	movw	r1, #12048	; 0x2f10
    c432:	f2c0 0101 	movt	r1, #1
    c436:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    c43a:	9710      	str	r7, [sp, #64]	; 0x40
    c43c:	9113      	str	r1, [sp, #76]	; 0x4c
    c43e:	920c      	str	r2, [sp, #48]	; 0x30
    c440:	f7fe bfe8 	b.w	b414 <_vfprintf_r+0x690>
    c444:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    c448:	4648      	mov	r0, r9
    c44a:	4631      	mov	r1, r6
    c44c:	320c      	adds	r2, #12
    c44e:	f7fe fc8b 	bl	ad68 <__sprint_r>
    c452:	2800      	cmp	r0, #0
    c454:	f47e adb6 	bne.w	afc4 <_vfprintf_r+0x240>
    c458:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    c45c:	3304      	adds	r3, #4
    c45e:	f7ff bbc8 	b.w	bbf2 <_vfprintf_r+0xe6e>
    c462:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    c466:	4648      	mov	r0, r9
    c468:	4631      	mov	r1, r6
    c46a:	320c      	adds	r2, #12
    c46c:	f7fe fc7c 	bl	ad68 <__sprint_r>
    c470:	2800      	cmp	r0, #0
    c472:	f47e ada7 	bne.w	afc4 <_vfprintf_r+0x240>
    c476:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    c47a:	3304      	adds	r3, #4
    c47c:	f7ff bace 	b.w	ba1c <_vfprintf_r+0xc98>
    c480:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    c484:	4648      	mov	r0, r9
    c486:	4631      	mov	r1, r6
    c488:	320c      	adds	r2, #12
    c48a:	f7fe fc6d 	bl	ad68 <__sprint_r>
    c48e:	2800      	cmp	r0, #0
    c490:	f47e ad98 	bne.w	afc4 <_vfprintf_r+0x240>
    c494:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    c498:	3404      	adds	r4, #4
    c49a:	f7ff baa9 	b.w	b9f0 <_vfprintf_r+0xc6c>
    c49e:	9710      	str	r7, [sp, #64]	; 0x40
    c4a0:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    c4a4:	9017      	str	r0, [sp, #92]	; 0x5c
    c4a6:	970c      	str	r7, [sp, #48]	; 0x30
    c4a8:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    c4ac:	f7fe be39 	b.w	b122 <_vfprintf_r+0x39e>
    c4b0:	9916      	ldr	r1, [sp, #88]	; 0x58
    c4b2:	2965      	cmp	r1, #101	; 0x65
    c4b4:	bf14      	ite	ne
    c4b6:	2300      	movne	r3, #0
    c4b8:	2301      	moveq	r3, #1
    c4ba:	2945      	cmp	r1, #69	; 0x45
    c4bc:	bf08      	it	eq
    c4be:	f043 0301 	orreq.w	r3, r3, #1
    c4c2:	2b00      	cmp	r3, #0
    c4c4:	d046      	beq.n	c554 <_vfprintf_r+0x17d0>
    c4c6:	f107 0c01 	add.w	ip, r7, #1
    c4ca:	2302      	movs	r3, #2
    c4cc:	e621      	b.n	c112 <_vfprintf_r+0x138e>
    c4ce:	9b16      	ldr	r3, [sp, #88]	; 0x58
    c4d0:	2b65      	cmp	r3, #101	; 0x65
    c4d2:	dd76      	ble.n	c5c2 <_vfprintf_r+0x183e>
    c4d4:	9a16      	ldr	r2, [sp, #88]	; 0x58
    c4d6:	2a66      	cmp	r2, #102	; 0x66
    c4d8:	bf1c      	itt	ne
    c4da:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
    c4de:	9310      	strne	r3, [sp, #64]	; 0x40
    c4e0:	f000 8083 	beq.w	c5ea <_vfprintf_r+0x1866>
    c4e4:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    c4e6:	9810      	ldr	r0, [sp, #64]	; 0x40
    c4e8:	4283      	cmp	r3, r0
    c4ea:	dc6e      	bgt.n	c5ca <_vfprintf_r+0x1846>
    c4ec:	990a      	ldr	r1, [sp, #40]	; 0x28
    c4ee:	f011 0f01 	tst.w	r1, #1
    c4f2:	f040 808e 	bne.w	c612 <_vfprintf_r+0x188e>
    c4f6:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    c4fa:	2367      	movs	r3, #103	; 0x67
    c4fc:	920c      	str	r2, [sp, #48]	; 0x30
    c4fe:	9316      	str	r3, [sp, #88]	; 0x58
    c500:	e691      	b.n	c226 <_vfprintf_r+0x14a2>
    c502:	2700      	movs	r7, #0
    c504:	461d      	mov	r5, r3
    c506:	f7fe bce9 	b.w	aedc <_vfprintf_r+0x158>
    c50a:	9910      	ldr	r1, [sp, #64]	; 0x40
    c50c:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    c510:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    c514:	910c      	str	r1, [sp, #48]	; 0x30
    c516:	f7fe be04 	b.w	b122 <_vfprintf_r+0x39e>
    c51a:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
    c51e:	459b      	cmp	fp, r3
    c520:	bf98      	it	ls
    c522:	469b      	movls	fp, r3
    c524:	f67f ae39 	bls.w	c19a <_vfprintf_r+0x1416>
    c528:	2230      	movs	r2, #48	; 0x30
    c52a:	f803 2b01 	strb.w	r2, [r3], #1
    c52e:	459b      	cmp	fp, r3
    c530:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
    c534:	d8f9      	bhi.n	c52a <_vfprintf_r+0x17a6>
    c536:	e630      	b.n	c19a <_vfprintf_r+0x1416>
    c538:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    c53c:	4648      	mov	r0, r9
    c53e:	4631      	mov	r1, r6
    c540:	320c      	adds	r2, #12
    c542:	f7fe fc11 	bl	ad68 <__sprint_r>
    c546:	2800      	cmp	r0, #0
    c548:	f47e ad3c 	bne.w	afc4 <_vfprintf_r+0x240>
    c54c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    c550:	3304      	adds	r3, #4
    c552:	e508      	b.n	bf66 <_vfprintf_r+0x11e2>
    c554:	46bc      	mov	ip, r7
    c556:	3302      	adds	r3, #2
    c558:	e5db      	b.n	c112 <_vfprintf_r+0x138e>
    c55a:	3707      	adds	r7, #7
    c55c:	e5b9      	b.n	c0d2 <_vfprintf_r+0x134e>
    c55e:	f246 6c67 	movw	ip, #26215	; 0x6667
    c562:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
    c566:	3103      	adds	r1, #3
    c568:	f2c6 6c66 	movt	ip, #26214	; 0x6666
    c56c:	fb8c 2003 	smull	r2, r0, ip, r3
    c570:	17da      	asrs	r2, r3, #31
    c572:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
    c576:	eb02 0082 	add.w	r0, r2, r2, lsl #2
    c57a:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
    c57e:	4613      	mov	r3, r2
    c580:	3030      	adds	r0, #48	; 0x30
    c582:	2a09      	cmp	r2, #9
    c584:	f801 0d01 	strb.w	r0, [r1, #-1]!
    c588:	dcf0      	bgt.n	c56c <_vfprintf_r+0x17e8>
    c58a:	3330      	adds	r3, #48	; 0x30
    c58c:	1e48      	subs	r0, r1, #1
    c58e:	b2da      	uxtb	r2, r3
    c590:	f801 2c01 	strb.w	r2, [r1, #-1]
    c594:	9b07      	ldr	r3, [sp, #28]
    c596:	4283      	cmp	r3, r0
    c598:	d96a      	bls.n	c670 <_vfprintf_r+0x18ec>
    c59a:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    c59e:	3303      	adds	r3, #3
    c5a0:	e001      	b.n	c5a6 <_vfprintf_r+0x1822>
    c5a2:	f811 2b01 	ldrb.w	r2, [r1], #1
    c5a6:	f803 2c01 	strb.w	r2, [r3, #-1]
    c5aa:	461a      	mov	r2, r3
    c5ac:	f8dd c01c 	ldr.w	ip, [sp, #28]
    c5b0:	3301      	adds	r3, #1
    c5b2:	458c      	cmp	ip, r1
    c5b4:	d8f5      	bhi.n	c5a2 <_vfprintf_r+0x181e>
    c5b6:	e625      	b.n	c204 <_vfprintf_r+0x1480>
    c5b8:	222d      	movs	r2, #45	; 0x2d
    c5ba:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
    c5be:	9217      	str	r2, [sp, #92]	; 0x5c
    c5c0:	e598      	b.n	c0f4 <_vfprintf_r+0x1370>
    c5c2:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    c5c6:	9010      	str	r0, [sp, #64]	; 0x40
    c5c8:	e603      	b.n	c1d2 <_vfprintf_r+0x144e>
    c5ca:	9b10      	ldr	r3, [sp, #64]	; 0x40
    c5cc:	991a      	ldr	r1, [sp, #104]	; 0x68
    c5ce:	2b00      	cmp	r3, #0
    c5d0:	bfda      	itte	le
    c5d2:	9810      	ldrle	r0, [sp, #64]	; 0x40
    c5d4:	f1c0 0302 	rsble	r3, r0, #2
    c5d8:	2301      	movgt	r3, #1
    c5da:	185b      	adds	r3, r3, r1
    c5dc:	2267      	movs	r2, #103	; 0x67
    c5de:	9310      	str	r3, [sp, #64]	; 0x40
    c5e0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    c5e4:	9216      	str	r2, [sp, #88]	; 0x58
    c5e6:	930c      	str	r3, [sp, #48]	; 0x30
    c5e8:	e61d      	b.n	c226 <_vfprintf_r+0x14a2>
    c5ea:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    c5ee:	2800      	cmp	r0, #0
    c5f0:	9010      	str	r0, [sp, #64]	; 0x40
    c5f2:	dd31      	ble.n	c658 <_vfprintf_r+0x18d4>
    c5f4:	b91f      	cbnz	r7, c5fe <_vfprintf_r+0x187a>
    c5f6:	990a      	ldr	r1, [sp, #40]	; 0x28
    c5f8:	f011 0f01 	tst.w	r1, #1
    c5fc:	d00e      	beq.n	c61c <_vfprintf_r+0x1898>
    c5fe:	9810      	ldr	r0, [sp, #64]	; 0x40
    c600:	2166      	movs	r1, #102	; 0x66
    c602:	9116      	str	r1, [sp, #88]	; 0x58
    c604:	1c43      	adds	r3, r0, #1
    c606:	19db      	adds	r3, r3, r7
    c608:	9310      	str	r3, [sp, #64]	; 0x40
    c60a:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
    c60e:	920c      	str	r2, [sp, #48]	; 0x30
    c610:	e609      	b.n	c226 <_vfprintf_r+0x14a2>
    c612:	9810      	ldr	r0, [sp, #64]	; 0x40
    c614:	2167      	movs	r1, #103	; 0x67
    c616:	9116      	str	r1, [sp, #88]	; 0x58
    c618:	3001      	adds	r0, #1
    c61a:	9010      	str	r0, [sp, #64]	; 0x40
    c61c:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    c620:	920c      	str	r2, [sp, #48]	; 0x30
    c622:	e600      	b.n	c226 <_vfprintf_r+0x14a2>
    c624:	990b      	ldr	r1, [sp, #44]	; 0x2c
    c626:	781a      	ldrb	r2, [r3, #0]
    c628:	680f      	ldr	r7, [r1, #0]
    c62a:	3104      	adds	r1, #4
    c62c:	910b      	str	r1, [sp, #44]	; 0x2c
    c62e:	2f00      	cmp	r7, #0
    c630:	bfb8      	it	lt
    c632:	f04f 37ff 	movlt.w	r7, #4294967295
    c636:	f7fe bc50 	b.w	aeda <_vfprintf_r+0x156>
    c63a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    c63c:	f012 0f01 	tst.w	r2, #1
    c640:	bf04      	itt	eq
    c642:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
    c646:	930c      	streq	r3, [sp, #48]	; 0x30
    c648:	f43f aded 	beq.w	c226 <_vfprintf_r+0x14a2>
    c64c:	e5e5      	b.n	c21a <_vfprintf_r+0x1496>
    c64e:	222d      	movs	r2, #45	; 0x2d
    c650:	425b      	negs	r3, r3
    c652:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    c656:	e5c9      	b.n	c1ec <_vfprintf_r+0x1468>
    c658:	b977      	cbnz	r7, c678 <_vfprintf_r+0x18f4>
    c65a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    c65c:	f013 0f01 	tst.w	r3, #1
    c660:	d10a      	bne.n	c678 <_vfprintf_r+0x18f4>
    c662:	f04f 0c01 	mov.w	ip, #1
    c666:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    c66a:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    c66e:	e5da      	b.n	c226 <_vfprintf_r+0x14a2>
    c670:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    c674:	3202      	adds	r2, #2
    c676:	e5c5      	b.n	c204 <_vfprintf_r+0x1480>
    c678:	3702      	adds	r7, #2
    c67a:	2166      	movs	r1, #102	; 0x66
    c67c:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    c680:	9710      	str	r7, [sp, #64]	; 0x40
    c682:	9116      	str	r1, [sp, #88]	; 0x58
    c684:	920c      	str	r2, [sp, #48]	; 0x30
    c686:	e5ce      	b.n	c226 <_vfprintf_r+0x14a2>
    c688:	00012f58 	.word	0x00012f58

0000c68c <vfprintf>:
    c68c:	b410      	push	{r4}
    c68e:	f240 046c 	movw	r4, #108	; 0x6c
    c692:	f2c2 0400 	movt	r4, #8192	; 0x2000
    c696:	468c      	mov	ip, r1
    c698:	4613      	mov	r3, r2
    c69a:	4601      	mov	r1, r0
    c69c:	4662      	mov	r2, ip
    c69e:	6820      	ldr	r0, [r4, #0]
    c6a0:	bc10      	pop	{r4}
    c6a2:	f7fe bb6f 	b.w	ad84 <_vfprintf_r>
    c6a6:	bf00      	nop

0000c6a8 <__swsetup_r>:
    c6a8:	b570      	push	{r4, r5, r6, lr}
    c6aa:	f240 056c 	movw	r5, #108	; 0x6c
    c6ae:	f2c2 0500 	movt	r5, #8192	; 0x2000
    c6b2:	4606      	mov	r6, r0
    c6b4:	460c      	mov	r4, r1
    c6b6:	6828      	ldr	r0, [r5, #0]
    c6b8:	b110      	cbz	r0, c6c0 <__swsetup_r+0x18>
    c6ba:	6983      	ldr	r3, [r0, #24]
    c6bc:	2b00      	cmp	r3, #0
    c6be:	d036      	beq.n	c72e <__swsetup_r+0x86>
    c6c0:	f243 037c 	movw	r3, #12412	; 0x307c
    c6c4:	f2c0 0301 	movt	r3, #1
    c6c8:	429c      	cmp	r4, r3
    c6ca:	d038      	beq.n	c73e <__swsetup_r+0x96>
    c6cc:	f243 039c 	movw	r3, #12444	; 0x309c
    c6d0:	f2c0 0301 	movt	r3, #1
    c6d4:	429c      	cmp	r4, r3
    c6d6:	d041      	beq.n	c75c <__swsetup_r+0xb4>
    c6d8:	f243 03bc 	movw	r3, #12476	; 0x30bc
    c6dc:	f2c0 0301 	movt	r3, #1
    c6e0:	429c      	cmp	r4, r3
    c6e2:	bf04      	itt	eq
    c6e4:	682b      	ldreq	r3, [r5, #0]
    c6e6:	68dc      	ldreq	r4, [r3, #12]
    c6e8:	89a2      	ldrh	r2, [r4, #12]
    c6ea:	4611      	mov	r1, r2
    c6ec:	b293      	uxth	r3, r2
    c6ee:	f013 0f08 	tst.w	r3, #8
    c6f2:	4618      	mov	r0, r3
    c6f4:	bf18      	it	ne
    c6f6:	6922      	ldrne	r2, [r4, #16]
    c6f8:	d033      	beq.n	c762 <__swsetup_r+0xba>
    c6fa:	b31a      	cbz	r2, c744 <__swsetup_r+0x9c>
    c6fc:	f013 0101 	ands.w	r1, r3, #1
    c700:	d007      	beq.n	c712 <__swsetup_r+0x6a>
    c702:	6963      	ldr	r3, [r4, #20]
    c704:	2100      	movs	r1, #0
    c706:	60a1      	str	r1, [r4, #8]
    c708:	425b      	negs	r3, r3
    c70a:	61a3      	str	r3, [r4, #24]
    c70c:	b142      	cbz	r2, c720 <__swsetup_r+0x78>
    c70e:	2000      	movs	r0, #0
    c710:	bd70      	pop	{r4, r5, r6, pc}
    c712:	f013 0f02 	tst.w	r3, #2
    c716:	bf08      	it	eq
    c718:	6961      	ldreq	r1, [r4, #20]
    c71a:	60a1      	str	r1, [r4, #8]
    c71c:	2a00      	cmp	r2, #0
    c71e:	d1f6      	bne.n	c70e <__swsetup_r+0x66>
    c720:	89a3      	ldrh	r3, [r4, #12]
    c722:	f013 0f80 	tst.w	r3, #128	; 0x80
    c726:	d0f2      	beq.n	c70e <__swsetup_r+0x66>
    c728:	f04f 30ff 	mov.w	r0, #4294967295
    c72c:	bd70      	pop	{r4, r5, r6, pc}
    c72e:	f001 f98b 	bl	da48 <__sinit>
    c732:	f243 037c 	movw	r3, #12412	; 0x307c
    c736:	f2c0 0301 	movt	r3, #1
    c73a:	429c      	cmp	r4, r3
    c73c:	d1c6      	bne.n	c6cc <__swsetup_r+0x24>
    c73e:	682b      	ldr	r3, [r5, #0]
    c740:	685c      	ldr	r4, [r3, #4]
    c742:	e7d1      	b.n	c6e8 <__swsetup_r+0x40>
    c744:	f403 7120 	and.w	r1, r3, #640	; 0x280
    c748:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    c74c:	d0d6      	beq.n	c6fc <__swsetup_r+0x54>
    c74e:	4630      	mov	r0, r6
    c750:	4621      	mov	r1, r4
    c752:	f001 fd0f 	bl	e174 <__smakebuf_r>
    c756:	89a3      	ldrh	r3, [r4, #12]
    c758:	6922      	ldr	r2, [r4, #16]
    c75a:	e7cf      	b.n	c6fc <__swsetup_r+0x54>
    c75c:	682b      	ldr	r3, [r5, #0]
    c75e:	689c      	ldr	r4, [r3, #8]
    c760:	e7c2      	b.n	c6e8 <__swsetup_r+0x40>
    c762:	f013 0f10 	tst.w	r3, #16
    c766:	d0df      	beq.n	c728 <__swsetup_r+0x80>
    c768:	f013 0f04 	tst.w	r3, #4
    c76c:	bf08      	it	eq
    c76e:	6922      	ldreq	r2, [r4, #16]
    c770:	d017      	beq.n	c7a2 <__swsetup_r+0xfa>
    c772:	6b61      	ldr	r1, [r4, #52]	; 0x34
    c774:	b151      	cbz	r1, c78c <__swsetup_r+0xe4>
    c776:	f104 0344 	add.w	r3, r4, #68	; 0x44
    c77a:	4299      	cmp	r1, r3
    c77c:	d003      	beq.n	c786 <__swsetup_r+0xde>
    c77e:	4630      	mov	r0, r6
    c780:	f001 f9e6 	bl	db50 <_free_r>
    c784:	89a2      	ldrh	r2, [r4, #12]
    c786:	b290      	uxth	r0, r2
    c788:	2300      	movs	r3, #0
    c78a:	6363      	str	r3, [r4, #52]	; 0x34
    c78c:	6922      	ldr	r2, [r4, #16]
    c78e:	f64f 71db 	movw	r1, #65499	; 0xffdb
    c792:	f2c0 0100 	movt	r1, #0
    c796:	2300      	movs	r3, #0
    c798:	ea00 0101 	and.w	r1, r0, r1
    c79c:	6063      	str	r3, [r4, #4]
    c79e:	81a1      	strh	r1, [r4, #12]
    c7a0:	6022      	str	r2, [r4, #0]
    c7a2:	f041 0308 	orr.w	r3, r1, #8
    c7a6:	81a3      	strh	r3, [r4, #12]
    c7a8:	b29b      	uxth	r3, r3
    c7aa:	e7a6      	b.n	c6fa <__swsetup_r+0x52>
    c7ac:	0000      	lsls	r0, r0, #0
	...

0000c7b0 <quorem>:
    c7b0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c7b4:	6903      	ldr	r3, [r0, #16]
    c7b6:	690e      	ldr	r6, [r1, #16]
    c7b8:	4682      	mov	sl, r0
    c7ba:	4689      	mov	r9, r1
    c7bc:	429e      	cmp	r6, r3
    c7be:	f300 8083 	bgt.w	c8c8 <quorem+0x118>
    c7c2:	1cf2      	adds	r2, r6, #3
    c7c4:	f101 0514 	add.w	r5, r1, #20
    c7c8:	f100 0414 	add.w	r4, r0, #20
    c7cc:	3e01      	subs	r6, #1
    c7ce:	0092      	lsls	r2, r2, #2
    c7d0:	188b      	adds	r3, r1, r2
    c7d2:	1812      	adds	r2, r2, r0
    c7d4:	f103 0804 	add.w	r8, r3, #4
    c7d8:	6859      	ldr	r1, [r3, #4]
    c7da:	6850      	ldr	r0, [r2, #4]
    c7dc:	3101      	adds	r1, #1
    c7de:	f005 fae3 	bl	11da8 <__aeabi_uidiv>
    c7e2:	4607      	mov	r7, r0
    c7e4:	2800      	cmp	r0, #0
    c7e6:	d039      	beq.n	c85c <quorem+0xac>
    c7e8:	2300      	movs	r3, #0
    c7ea:	469c      	mov	ip, r3
    c7ec:	461a      	mov	r2, r3
    c7ee:	58e9      	ldr	r1, [r5, r3]
    c7f0:	58e0      	ldr	r0, [r4, r3]
    c7f2:	fa1f fe81 	uxth.w	lr, r1
    c7f6:	ea4f 4b11 	mov.w	fp, r1, lsr #16
    c7fa:	b281      	uxth	r1, r0
    c7fc:	fb0e ce07 	mla	lr, lr, r7, ip
    c800:	1851      	adds	r1, r2, r1
    c802:	fb0b fc07 	mul.w	ip, fp, r7
    c806:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
    c80a:	fa1f fe8e 	uxth.w	lr, lr
    c80e:	ebce 0101 	rsb	r1, lr, r1
    c812:	fa1f f28c 	uxth.w	r2, ip
    c816:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    c81a:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    c81e:	fa1f fe81 	uxth.w	lr, r1
    c822:	eb02 4221 	add.w	r2, r2, r1, asr #16
    c826:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
    c82a:	50e1      	str	r1, [r4, r3]
    c82c:	3304      	adds	r3, #4
    c82e:	1412      	asrs	r2, r2, #16
    c830:	1959      	adds	r1, r3, r5
    c832:	4588      	cmp	r8, r1
    c834:	d2db      	bcs.n	c7ee <quorem+0x3e>
    c836:	1d32      	adds	r2, r6, #4
    c838:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    c83c:	6859      	ldr	r1, [r3, #4]
    c83e:	b969      	cbnz	r1, c85c <quorem+0xac>
    c840:	429c      	cmp	r4, r3
    c842:	d209      	bcs.n	c858 <quorem+0xa8>
    c844:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    c848:	b112      	cbz	r2, c850 <quorem+0xa0>
    c84a:	e005      	b.n	c858 <quorem+0xa8>
    c84c:	681a      	ldr	r2, [r3, #0]
    c84e:	b91a      	cbnz	r2, c858 <quorem+0xa8>
    c850:	3b04      	subs	r3, #4
    c852:	3e01      	subs	r6, #1
    c854:	429c      	cmp	r4, r3
    c856:	d3f9      	bcc.n	c84c <quorem+0x9c>
    c858:	f8ca 6010 	str.w	r6, [sl, #16]
    c85c:	4649      	mov	r1, r9
    c85e:	4650      	mov	r0, sl
    c860:	f002 fa40 	bl	ece4 <__mcmp>
    c864:	2800      	cmp	r0, #0
    c866:	db2c      	blt.n	c8c2 <quorem+0x112>
    c868:	2300      	movs	r3, #0
    c86a:	3701      	adds	r7, #1
    c86c:	469c      	mov	ip, r3
    c86e:	58ea      	ldr	r2, [r5, r3]
    c870:	58e0      	ldr	r0, [r4, r3]
    c872:	b291      	uxth	r1, r2
    c874:	0c12      	lsrs	r2, r2, #16
    c876:	fa1f f980 	uxth.w	r9, r0
    c87a:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    c87e:	ebc1 0109 	rsb	r1, r1, r9
    c882:	4461      	add	r1, ip
    c884:	eb02 4221 	add.w	r2, r2, r1, asr #16
    c888:	b289      	uxth	r1, r1
    c88a:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
    c88e:	50e1      	str	r1, [r4, r3]
    c890:	3304      	adds	r3, #4
    c892:	ea4f 4c22 	mov.w	ip, r2, asr #16
    c896:	195a      	adds	r2, r3, r5
    c898:	4590      	cmp	r8, r2
    c89a:	d2e8      	bcs.n	c86e <quorem+0xbe>
    c89c:	1d32      	adds	r2, r6, #4
    c89e:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    c8a2:	6859      	ldr	r1, [r3, #4]
    c8a4:	b969      	cbnz	r1, c8c2 <quorem+0x112>
    c8a6:	429c      	cmp	r4, r3
    c8a8:	d209      	bcs.n	c8be <quorem+0x10e>
    c8aa:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    c8ae:	b112      	cbz	r2, c8b6 <quorem+0x106>
    c8b0:	e005      	b.n	c8be <quorem+0x10e>
    c8b2:	681a      	ldr	r2, [r3, #0]
    c8b4:	b91a      	cbnz	r2, c8be <quorem+0x10e>
    c8b6:	3b04      	subs	r3, #4
    c8b8:	3e01      	subs	r6, #1
    c8ba:	429c      	cmp	r4, r3
    c8bc:	d3f9      	bcc.n	c8b2 <quorem+0x102>
    c8be:	f8ca 6010 	str.w	r6, [sl, #16]
    c8c2:	4638      	mov	r0, r7
    c8c4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    c8c8:	2000      	movs	r0, #0
    c8ca:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    c8ce:	bf00      	nop

0000c8d0 <_dtoa_r>:
    c8d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c8d4:	6a46      	ldr	r6, [r0, #36]	; 0x24
    c8d6:	b0a1      	sub	sp, #132	; 0x84
    c8d8:	4604      	mov	r4, r0
    c8da:	4690      	mov	r8, r2
    c8dc:	4699      	mov	r9, r3
    c8de:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
    c8e0:	2e00      	cmp	r6, #0
    c8e2:	f000 8423 	beq.w	d12c <_dtoa_r+0x85c>
    c8e6:	6832      	ldr	r2, [r6, #0]
    c8e8:	b182      	cbz	r2, c90c <_dtoa_r+0x3c>
    c8ea:	6a61      	ldr	r1, [r4, #36]	; 0x24
    c8ec:	f04f 0c01 	mov.w	ip, #1
    c8f0:	6876      	ldr	r6, [r6, #4]
    c8f2:	4620      	mov	r0, r4
    c8f4:	680b      	ldr	r3, [r1, #0]
    c8f6:	6056      	str	r6, [r2, #4]
    c8f8:	684a      	ldr	r2, [r1, #4]
    c8fa:	4619      	mov	r1, r3
    c8fc:	fa0c f202 	lsl.w	r2, ip, r2
    c900:	609a      	str	r2, [r3, #8]
    c902:	f002 fb29 	bl	ef58 <_Bfree>
    c906:	6a63      	ldr	r3, [r4, #36]	; 0x24
    c908:	2200      	movs	r2, #0
    c90a:	601a      	str	r2, [r3, #0]
    c90c:	f1b9 0600 	subs.w	r6, r9, #0
    c910:	db38      	blt.n	c984 <_dtoa_r+0xb4>
    c912:	2300      	movs	r3, #0
    c914:	602b      	str	r3, [r5, #0]
    c916:	f240 0300 	movw	r3, #0
    c91a:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    c91e:	461a      	mov	r2, r3
    c920:	ea06 0303 	and.w	r3, r6, r3
    c924:	4293      	cmp	r3, r2
    c926:	d017      	beq.n	c958 <_dtoa_r+0x88>
    c928:	2200      	movs	r2, #0
    c92a:	2300      	movs	r3, #0
    c92c:	4640      	mov	r0, r8
    c92e:	4649      	mov	r1, r9
    c930:	e9cd 8906 	strd	r8, r9, [sp, #24]
    c934:	f005 fbcc 	bl	120d0 <__aeabi_dcmpeq>
    c938:	2800      	cmp	r0, #0
    c93a:	d029      	beq.n	c990 <_dtoa_r+0xc0>
    c93c:	982c      	ldr	r0, [sp, #176]	; 0xb0
    c93e:	2301      	movs	r3, #1
    c940:	992e      	ldr	r1, [sp, #184]	; 0xb8
    c942:	6003      	str	r3, [r0, #0]
    c944:	2900      	cmp	r1, #0
    c946:	f000 80d0 	beq.w	caea <_dtoa_r+0x21a>
    c94a:	4b79      	ldr	r3, [pc, #484]	; (cb30 <_dtoa_r+0x260>)
    c94c:	1e58      	subs	r0, r3, #1
    c94e:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    c950:	6013      	str	r3, [r2, #0]
    c952:	b021      	add	sp, #132	; 0x84
    c954:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    c958:	982c      	ldr	r0, [sp, #176]	; 0xb0
    c95a:	f242 730f 	movw	r3, #9999	; 0x270f
    c95e:	6003      	str	r3, [r0, #0]
    c960:	f1b8 0f00 	cmp.w	r8, #0
    c964:	f000 8095 	beq.w	ca92 <_dtoa_r+0x1c2>
    c968:	f243 0078 	movw	r0, #12408	; 0x3078
    c96c:	f2c0 0001 	movt	r0, #1
    c970:	992e      	ldr	r1, [sp, #184]	; 0xb8
    c972:	2900      	cmp	r1, #0
    c974:	d0ed      	beq.n	c952 <_dtoa_r+0x82>
    c976:	78c2      	ldrb	r2, [r0, #3]
    c978:	1cc3      	adds	r3, r0, #3
    c97a:	2a00      	cmp	r2, #0
    c97c:	d0e7      	beq.n	c94e <_dtoa_r+0x7e>
    c97e:	f100 0308 	add.w	r3, r0, #8
    c982:	e7e4      	b.n	c94e <_dtoa_r+0x7e>
    c984:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
    c988:	2301      	movs	r3, #1
    c98a:	46b1      	mov	r9, r6
    c98c:	602b      	str	r3, [r5, #0]
    c98e:	e7c2      	b.n	c916 <_dtoa_r+0x46>
    c990:	4620      	mov	r0, r4
    c992:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    c996:	a91e      	add	r1, sp, #120	; 0x78
    c998:	9100      	str	r1, [sp, #0]
    c99a:	a91f      	add	r1, sp, #124	; 0x7c
    c99c:	9101      	str	r1, [sp, #4]
    c99e:	f002 fb2d 	bl	effc <__d2b>
    c9a2:	f3c6 550a 	ubfx	r5, r6, #20, #11
    c9a6:	4683      	mov	fp, r0
    c9a8:	2d00      	cmp	r5, #0
    c9aa:	d07e      	beq.n	caaa <_dtoa_r+0x1da>
    c9ac:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    c9b0:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
    c9b4:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    c9b6:	3d07      	subs	r5, #7
    c9b8:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
    c9bc:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    c9c0:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
    c9c4:	2300      	movs	r3, #0
    c9c6:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
    c9ca:	9319      	str	r3, [sp, #100]	; 0x64
    c9cc:	f240 0300 	movw	r3, #0
    c9d0:	2200      	movs	r2, #0
    c9d2:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
    c9d6:	f7fb f817 	bl	7a08 <__aeabi_dsub>
    c9da:	a34f      	add	r3, pc, #316	; (adr r3, cb18 <_dtoa_r+0x248>)
    c9dc:	e9d3 2300 	ldrd	r2, r3, [r3]
    c9e0:	f7fb f9c6 	bl	7d70 <__aeabi_dmul>
    c9e4:	a34e      	add	r3, pc, #312	; (adr r3, cb20 <_dtoa_r+0x250>)
    c9e6:	e9d3 2300 	ldrd	r2, r3, [r3]
    c9ea:	f7fb f80f 	bl	7a0c <__adddf3>
    c9ee:	e9cd 0108 	strd	r0, r1, [sp, #32]
    c9f2:	4628      	mov	r0, r5
    c9f4:	f7fb f956 	bl	7ca4 <__aeabi_i2d>
    c9f8:	a34b      	add	r3, pc, #300	; (adr r3, cb28 <_dtoa_r+0x258>)
    c9fa:	e9d3 2300 	ldrd	r2, r3, [r3]
    c9fe:	f7fb f9b7 	bl	7d70 <__aeabi_dmul>
    ca02:	4602      	mov	r2, r0
    ca04:	460b      	mov	r3, r1
    ca06:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    ca0a:	f7fa ffff 	bl	7a0c <__adddf3>
    ca0e:	e9cd 0108 	strd	r0, r1, [sp, #32]
    ca12:	f7fb fbbf 	bl	8194 <__aeabi_d2iz>
    ca16:	2200      	movs	r2, #0
    ca18:	2300      	movs	r3, #0
    ca1a:	4606      	mov	r6, r0
    ca1c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    ca20:	f005 fb60 	bl	120e4 <__aeabi_dcmplt>
    ca24:	b140      	cbz	r0, ca38 <_dtoa_r+0x168>
    ca26:	4630      	mov	r0, r6
    ca28:	f7fb f93c 	bl	7ca4 <__aeabi_i2d>
    ca2c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
    ca30:	f005 fb4e 	bl	120d0 <__aeabi_dcmpeq>
    ca34:	b900      	cbnz	r0, ca38 <_dtoa_r+0x168>
    ca36:	3e01      	subs	r6, #1
    ca38:	2e16      	cmp	r6, #22
    ca3a:	d95b      	bls.n	caf4 <_dtoa_r+0x224>
    ca3c:	2301      	movs	r3, #1
    ca3e:	9318      	str	r3, [sp, #96]	; 0x60
    ca40:	3f01      	subs	r7, #1
    ca42:	ebb7 0a05 	subs.w	sl, r7, r5
    ca46:	bf42      	ittt	mi
    ca48:	f1ca 0a00 	rsbmi	sl, sl, #0
    ca4c:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
    ca50:	f04f 0a00 	movmi.w	sl, #0
    ca54:	d401      	bmi.n	ca5a <_dtoa_r+0x18a>
    ca56:	2200      	movs	r2, #0
    ca58:	920f      	str	r2, [sp, #60]	; 0x3c
    ca5a:	2e00      	cmp	r6, #0
    ca5c:	f2c0 8371 	blt.w	d142 <_dtoa_r+0x872>
    ca60:	44b2      	add	sl, r6
    ca62:	2300      	movs	r3, #0
    ca64:	9617      	str	r6, [sp, #92]	; 0x5c
    ca66:	9315      	str	r3, [sp, #84]	; 0x54
    ca68:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
    ca6a:	2b09      	cmp	r3, #9
    ca6c:	d862      	bhi.n	cb34 <_dtoa_r+0x264>
    ca6e:	2b05      	cmp	r3, #5
    ca70:	f340 8677 	ble.w	d762 <_dtoa_r+0xe92>
    ca74:	982a      	ldr	r0, [sp, #168]	; 0xa8
    ca76:	2700      	movs	r7, #0
    ca78:	3804      	subs	r0, #4
    ca7a:	902a      	str	r0, [sp, #168]	; 0xa8
    ca7c:	992a      	ldr	r1, [sp, #168]	; 0xa8
    ca7e:	1e8b      	subs	r3, r1, #2
    ca80:	2b03      	cmp	r3, #3
    ca82:	f200 83dd 	bhi.w	d240 <_dtoa_r+0x970>
    ca86:	e8df f013 	tbh	[pc, r3, lsl #1]
    ca8a:	03a5      	.short	0x03a5
    ca8c:	03d503d8 	.word	0x03d503d8
    ca90:	03c4      	.short	0x03c4
    ca92:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
    ca96:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
    ca9a:	2e00      	cmp	r6, #0
    ca9c:	f47f af64 	bne.w	c968 <_dtoa_r+0x98>
    caa0:	f243 006c 	movw	r0, #12396	; 0x306c
    caa4:	f2c0 0001 	movt	r0, #1
    caa8:	e762      	b.n	c970 <_dtoa_r+0xa0>
    caaa:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    caac:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    caae:	18fb      	adds	r3, r7, r3
    cab0:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    cab4:	1c9d      	adds	r5, r3, #2
    cab6:	2d20      	cmp	r5, #32
    cab8:	bfdc      	itt	le
    caba:	f1c5 0020 	rsble	r0, r5, #32
    cabe:	fa08 f000 	lslle.w	r0, r8, r0
    cac2:	dd08      	ble.n	cad6 <_dtoa_r+0x206>
    cac4:	3b1e      	subs	r3, #30
    cac6:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
    caca:	fa16 f202 	lsls.w	r2, r6, r2
    cace:	fa28 f303 	lsr.w	r3, r8, r3
    cad2:	ea42 0003 	orr.w	r0, r2, r3
    cad6:	f7fb f8d5 	bl	7c84 <__aeabi_ui2d>
    cada:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
    cade:	2201      	movs	r2, #1
    cae0:	3d03      	subs	r5, #3
    cae2:	9219      	str	r2, [sp, #100]	; 0x64
    cae4:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
    cae8:	e770      	b.n	c9cc <_dtoa_r+0xfc>
    caea:	f642 7018 	movw	r0, #12056	; 0x2f18
    caee:	f2c0 0001 	movt	r0, #1
    caf2:	e72e      	b.n	c952 <_dtoa_r+0x82>
    caf4:	f243 1320 	movw	r3, #12576	; 0x3120
    caf8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    cafc:	f2c0 0301 	movt	r3, #1
    cb00:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    cb04:	e9d3 2300 	ldrd	r2, r3, [r3]
    cb08:	f005 faec 	bl	120e4 <__aeabi_dcmplt>
    cb0c:	2800      	cmp	r0, #0
    cb0e:	f040 8320 	bne.w	d152 <_dtoa_r+0x882>
    cb12:	9018      	str	r0, [sp, #96]	; 0x60
    cb14:	e794      	b.n	ca40 <_dtoa_r+0x170>
    cb16:	bf00      	nop
    cb18:	636f4361 	.word	0x636f4361
    cb1c:	3fd287a7 	.word	0x3fd287a7
    cb20:	8b60c8b3 	.word	0x8b60c8b3
    cb24:	3fc68a28 	.word	0x3fc68a28
    cb28:	509f79fb 	.word	0x509f79fb
    cb2c:	3fd34413 	.word	0x3fd34413
    cb30:	00012f19 	.word	0x00012f19
    cb34:	2300      	movs	r3, #0
    cb36:	f04f 30ff 	mov.w	r0, #4294967295
    cb3a:	461f      	mov	r7, r3
    cb3c:	2101      	movs	r1, #1
    cb3e:	932a      	str	r3, [sp, #168]	; 0xa8
    cb40:	9011      	str	r0, [sp, #68]	; 0x44
    cb42:	9116      	str	r1, [sp, #88]	; 0x58
    cb44:	9008      	str	r0, [sp, #32]
    cb46:	932b      	str	r3, [sp, #172]	; 0xac
    cb48:	6a65      	ldr	r5, [r4, #36]	; 0x24
    cb4a:	2300      	movs	r3, #0
    cb4c:	606b      	str	r3, [r5, #4]
    cb4e:	4620      	mov	r0, r4
    cb50:	6869      	ldr	r1, [r5, #4]
    cb52:	f002 fa1d 	bl	ef90 <_Balloc>
    cb56:	6a63      	ldr	r3, [r4, #36]	; 0x24
    cb58:	6028      	str	r0, [r5, #0]
    cb5a:	681b      	ldr	r3, [r3, #0]
    cb5c:	9310      	str	r3, [sp, #64]	; 0x40
    cb5e:	2f00      	cmp	r7, #0
    cb60:	f000 815b 	beq.w	ce1a <_dtoa_r+0x54a>
    cb64:	2e00      	cmp	r6, #0
    cb66:	f340 842a 	ble.w	d3be <_dtoa_r+0xaee>
    cb6a:	f243 1320 	movw	r3, #12576	; 0x3120
    cb6e:	f006 020f 	and.w	r2, r6, #15
    cb72:	f2c0 0301 	movt	r3, #1
    cb76:	1135      	asrs	r5, r6, #4
    cb78:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    cb7c:	f015 0f10 	tst.w	r5, #16
    cb80:	e9d3 0100 	ldrd	r0, r1, [r3]
    cb84:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    cb88:	f000 82e7 	beq.w	d15a <_dtoa_r+0x88a>
    cb8c:	f243 13f8 	movw	r3, #12792	; 0x31f8
    cb90:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    cb94:	f2c0 0301 	movt	r3, #1
    cb98:	f005 050f 	and.w	r5, r5, #15
    cb9c:	f04f 0803 	mov.w	r8, #3
    cba0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
    cba4:	f7fb fa0e 	bl	7fc4 <__aeabi_ddiv>
    cba8:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
    cbac:	b1bd      	cbz	r5, cbde <_dtoa_r+0x30e>
    cbae:	f243 17f8 	movw	r7, #12792	; 0x31f8
    cbb2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    cbb6:	f2c0 0701 	movt	r7, #1
    cbba:	f015 0f01 	tst.w	r5, #1
    cbbe:	4610      	mov	r0, r2
    cbc0:	4619      	mov	r1, r3
    cbc2:	d007      	beq.n	cbd4 <_dtoa_r+0x304>
    cbc4:	e9d7 2300 	ldrd	r2, r3, [r7]
    cbc8:	f108 0801 	add.w	r8, r8, #1
    cbcc:	f7fb f8d0 	bl	7d70 <__aeabi_dmul>
    cbd0:	4602      	mov	r2, r0
    cbd2:	460b      	mov	r3, r1
    cbd4:	3708      	adds	r7, #8
    cbd6:	106d      	asrs	r5, r5, #1
    cbd8:	d1ef      	bne.n	cbba <_dtoa_r+0x2ea>
    cbda:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    cbde:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    cbe2:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
    cbe6:	f7fb f9ed 	bl	7fc4 <__aeabi_ddiv>
    cbea:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    cbee:	9918      	ldr	r1, [sp, #96]	; 0x60
    cbf0:	2900      	cmp	r1, #0
    cbf2:	f000 80de 	beq.w	cdb2 <_dtoa_r+0x4e2>
    cbf6:	f240 0300 	movw	r3, #0
    cbfa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    cbfe:	2200      	movs	r2, #0
    cc00:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
    cc04:	f04f 0500 	mov.w	r5, #0
    cc08:	f005 fa6c 	bl	120e4 <__aeabi_dcmplt>
    cc0c:	b108      	cbz	r0, cc12 <_dtoa_r+0x342>
    cc0e:	f04f 0501 	mov.w	r5, #1
    cc12:	9a08      	ldr	r2, [sp, #32]
    cc14:	2a00      	cmp	r2, #0
    cc16:	bfd4      	ite	le
    cc18:	2500      	movle	r5, #0
    cc1a:	f005 0501 	andgt.w	r5, r5, #1
    cc1e:	2d00      	cmp	r5, #0
    cc20:	f000 80c7 	beq.w	cdb2 <_dtoa_r+0x4e2>
    cc24:	9b11      	ldr	r3, [sp, #68]	; 0x44
    cc26:	2b00      	cmp	r3, #0
    cc28:	f340 80f5 	ble.w	ce16 <_dtoa_r+0x546>
    cc2c:	f240 0300 	movw	r3, #0
    cc30:	2200      	movs	r2, #0
    cc32:	f2c4 0324 	movt	r3, #16420	; 0x4024
    cc36:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    cc3a:	f7fb f899 	bl	7d70 <__aeabi_dmul>
    cc3e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    cc42:	f108 0001 	add.w	r0, r8, #1
    cc46:	1e71      	subs	r1, r6, #1
    cc48:	9112      	str	r1, [sp, #72]	; 0x48
    cc4a:	f7fb f82b 	bl	7ca4 <__aeabi_i2d>
    cc4e:	4602      	mov	r2, r0
    cc50:	460b      	mov	r3, r1
    cc52:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    cc56:	f7fb f88b 	bl	7d70 <__aeabi_dmul>
    cc5a:	f240 0300 	movw	r3, #0
    cc5e:	2200      	movs	r2, #0
    cc60:	f2c4 031c 	movt	r3, #16412	; 0x401c
    cc64:	f7fa fed2 	bl	7a0c <__adddf3>
    cc68:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
    cc6c:	4680      	mov	r8, r0
    cc6e:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
    cc72:	9b16      	ldr	r3, [sp, #88]	; 0x58
    cc74:	2b00      	cmp	r3, #0
    cc76:	f000 83ad 	beq.w	d3d4 <_dtoa_r+0xb04>
    cc7a:	f243 1320 	movw	r3, #12576	; 0x3120
    cc7e:	f240 0100 	movw	r1, #0
    cc82:	f2c0 0301 	movt	r3, #1
    cc86:	2000      	movs	r0, #0
    cc88:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
    cc8c:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    cc90:	f8cd c00c 	str.w	ip, [sp, #12]
    cc94:	e953 2302 	ldrd	r2, r3, [r3, #-8]
    cc98:	f7fb f994 	bl	7fc4 <__aeabi_ddiv>
    cc9c:	4642      	mov	r2, r8
    cc9e:	464b      	mov	r3, r9
    cca0:	9d10      	ldr	r5, [sp, #64]	; 0x40
    cca2:	f7fa feb1 	bl	7a08 <__aeabi_dsub>
    cca6:	4680      	mov	r8, r0
    cca8:	4689      	mov	r9, r1
    ccaa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    ccae:	f7fb fa71 	bl	8194 <__aeabi_d2iz>
    ccb2:	4607      	mov	r7, r0
    ccb4:	f7fa fff6 	bl	7ca4 <__aeabi_i2d>
    ccb8:	4602      	mov	r2, r0
    ccba:	460b      	mov	r3, r1
    ccbc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    ccc0:	f7fa fea2 	bl	7a08 <__aeabi_dsub>
    ccc4:	f107 0330 	add.w	r3, r7, #48	; 0x30
    ccc8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    cccc:	4640      	mov	r0, r8
    ccce:	f805 3b01 	strb.w	r3, [r5], #1
    ccd2:	4649      	mov	r1, r9
    ccd4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    ccd8:	f005 fa22 	bl	12120 <__aeabi_dcmpgt>
    ccdc:	2800      	cmp	r0, #0
    ccde:	f040 8213 	bne.w	d108 <_dtoa_r+0x838>
    cce2:	f240 0100 	movw	r1, #0
    cce6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    ccea:	2000      	movs	r0, #0
    ccec:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    ccf0:	f7fa fe8a 	bl	7a08 <__aeabi_dsub>
    ccf4:	4602      	mov	r2, r0
    ccf6:	460b      	mov	r3, r1
    ccf8:	4640      	mov	r0, r8
    ccfa:	4649      	mov	r1, r9
    ccfc:	f005 fa10 	bl	12120 <__aeabi_dcmpgt>
    cd00:	f8dd c00c 	ldr.w	ip, [sp, #12]
    cd04:	2800      	cmp	r0, #0
    cd06:	f040 83e7 	bne.w	d4d8 <_dtoa_r+0xc08>
    cd0a:	f1bc 0f01 	cmp.w	ip, #1
    cd0e:	f340 8082 	ble.w	ce16 <_dtoa_r+0x546>
    cd12:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
    cd16:	2701      	movs	r7, #1
    cd18:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
    cd1c:	961d      	str	r6, [sp, #116]	; 0x74
    cd1e:	4666      	mov	r6, ip
    cd20:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
    cd24:	940c      	str	r4, [sp, #48]	; 0x30
    cd26:	e010      	b.n	cd4a <_dtoa_r+0x47a>
    cd28:	f240 0100 	movw	r1, #0
    cd2c:	2000      	movs	r0, #0
    cd2e:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    cd32:	f7fa fe69 	bl	7a08 <__aeabi_dsub>
    cd36:	4642      	mov	r2, r8
    cd38:	464b      	mov	r3, r9
    cd3a:	f005 f9d3 	bl	120e4 <__aeabi_dcmplt>
    cd3e:	2800      	cmp	r0, #0
    cd40:	f040 83c7 	bne.w	d4d2 <_dtoa_r+0xc02>
    cd44:	42b7      	cmp	r7, r6
    cd46:	f280 848b 	bge.w	d660 <_dtoa_r+0xd90>
    cd4a:	f240 0300 	movw	r3, #0
    cd4e:	4640      	mov	r0, r8
    cd50:	4649      	mov	r1, r9
    cd52:	2200      	movs	r2, #0
    cd54:	f2c4 0324 	movt	r3, #16420	; 0x4024
    cd58:	3501      	adds	r5, #1
    cd5a:	f7fb f809 	bl	7d70 <__aeabi_dmul>
    cd5e:	f240 0300 	movw	r3, #0
    cd62:	2200      	movs	r2, #0
    cd64:	f2c4 0324 	movt	r3, #16420	; 0x4024
    cd68:	4680      	mov	r8, r0
    cd6a:	4689      	mov	r9, r1
    cd6c:	4650      	mov	r0, sl
    cd6e:	4659      	mov	r1, fp
    cd70:	f7fa fffe 	bl	7d70 <__aeabi_dmul>
    cd74:	468b      	mov	fp, r1
    cd76:	4682      	mov	sl, r0
    cd78:	f7fb fa0c 	bl	8194 <__aeabi_d2iz>
    cd7c:	4604      	mov	r4, r0
    cd7e:	f7fa ff91 	bl	7ca4 <__aeabi_i2d>
    cd82:	3430      	adds	r4, #48	; 0x30
    cd84:	4602      	mov	r2, r0
    cd86:	460b      	mov	r3, r1
    cd88:	4650      	mov	r0, sl
    cd8a:	4659      	mov	r1, fp
    cd8c:	f7fa fe3c 	bl	7a08 <__aeabi_dsub>
    cd90:	9a10      	ldr	r2, [sp, #64]	; 0x40
    cd92:	464b      	mov	r3, r9
    cd94:	55d4      	strb	r4, [r2, r7]
    cd96:	4642      	mov	r2, r8
    cd98:	3701      	adds	r7, #1
    cd9a:	4682      	mov	sl, r0
    cd9c:	468b      	mov	fp, r1
    cd9e:	f005 f9a1 	bl	120e4 <__aeabi_dcmplt>
    cda2:	4652      	mov	r2, sl
    cda4:	465b      	mov	r3, fp
    cda6:	2800      	cmp	r0, #0
    cda8:	d0be      	beq.n	cd28 <_dtoa_r+0x458>
    cdaa:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    cdae:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    cdb0:	e1aa      	b.n	d108 <_dtoa_r+0x838>
    cdb2:	4640      	mov	r0, r8
    cdb4:	f7fa ff76 	bl	7ca4 <__aeabi_i2d>
    cdb8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    cdbc:	f7fa ffd8 	bl	7d70 <__aeabi_dmul>
    cdc0:	f240 0300 	movw	r3, #0
    cdc4:	2200      	movs	r2, #0
    cdc6:	f2c4 031c 	movt	r3, #16412	; 0x401c
    cdca:	f7fa fe1f 	bl	7a0c <__adddf3>
    cdce:	9a08      	ldr	r2, [sp, #32]
    cdd0:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
    cdd4:	4680      	mov	r8, r0
    cdd6:	46a9      	mov	r9, r5
    cdd8:	2a00      	cmp	r2, #0
    cdda:	f040 82ec 	bne.w	d3b6 <_dtoa_r+0xae6>
    cdde:	f240 0300 	movw	r3, #0
    cde2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    cde6:	2200      	movs	r2, #0
    cde8:	f2c4 0314 	movt	r3, #16404	; 0x4014
    cdec:	f7fa fe0c 	bl	7a08 <__aeabi_dsub>
    cdf0:	4642      	mov	r2, r8
    cdf2:	462b      	mov	r3, r5
    cdf4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    cdf8:	f005 f992 	bl	12120 <__aeabi_dcmpgt>
    cdfc:	2800      	cmp	r0, #0
    cdfe:	f040 824a 	bne.w	d296 <_dtoa_r+0x9c6>
    ce02:	4642      	mov	r2, r8
    ce04:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    ce08:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
    ce0c:	f005 f96a 	bl	120e4 <__aeabi_dcmplt>
    ce10:	2800      	cmp	r0, #0
    ce12:	f040 81d5 	bne.w	d1c0 <_dtoa_r+0x8f0>
    ce16:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
    ce1a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    ce1c:	ea6f 0703 	mvn.w	r7, r3
    ce20:	ea4f 77d7 	mov.w	r7, r7, lsr #31
    ce24:	2e0e      	cmp	r6, #14
    ce26:	bfcc      	ite	gt
    ce28:	2700      	movgt	r7, #0
    ce2a:	f007 0701 	andle.w	r7, r7, #1
    ce2e:	2f00      	cmp	r7, #0
    ce30:	f000 80b7 	beq.w	cfa2 <_dtoa_r+0x6d2>
    ce34:	982b      	ldr	r0, [sp, #172]	; 0xac
    ce36:	f243 1320 	movw	r3, #12576	; 0x3120
    ce3a:	f2c0 0301 	movt	r3, #1
    ce3e:	9908      	ldr	r1, [sp, #32]
    ce40:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    ce44:	0fc2      	lsrs	r2, r0, #31
    ce46:	2900      	cmp	r1, #0
    ce48:	bfcc      	ite	gt
    ce4a:	2200      	movgt	r2, #0
    ce4c:	f002 0201 	andle.w	r2, r2, #1
    ce50:	e9d3 0100 	ldrd	r0, r1, [r3]
    ce54:	e9cd 0104 	strd	r0, r1, [sp, #16]
    ce58:	2a00      	cmp	r2, #0
    ce5a:	f040 81a0 	bne.w	d19e <_dtoa_r+0x8ce>
    ce5e:	4602      	mov	r2, r0
    ce60:	460b      	mov	r3, r1
    ce62:	4640      	mov	r0, r8
    ce64:	4649      	mov	r1, r9
    ce66:	f7fb f8ad 	bl	7fc4 <__aeabi_ddiv>
    ce6a:	9d10      	ldr	r5, [sp, #64]	; 0x40
    ce6c:	f7fb f992 	bl	8194 <__aeabi_d2iz>
    ce70:	4682      	mov	sl, r0
    ce72:	f7fa ff17 	bl	7ca4 <__aeabi_i2d>
    ce76:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    ce7a:	f7fa ff79 	bl	7d70 <__aeabi_dmul>
    ce7e:	4602      	mov	r2, r0
    ce80:	460b      	mov	r3, r1
    ce82:	4640      	mov	r0, r8
    ce84:	4649      	mov	r1, r9
    ce86:	f7fa fdbf 	bl	7a08 <__aeabi_dsub>
    ce8a:	f10a 0330 	add.w	r3, sl, #48	; 0x30
    ce8e:	f805 3b01 	strb.w	r3, [r5], #1
    ce92:	9a08      	ldr	r2, [sp, #32]
    ce94:	2a01      	cmp	r2, #1
    ce96:	4680      	mov	r8, r0
    ce98:	4689      	mov	r9, r1
    ce9a:	d052      	beq.n	cf42 <_dtoa_r+0x672>
    ce9c:	f240 0300 	movw	r3, #0
    cea0:	2200      	movs	r2, #0
    cea2:	f2c4 0324 	movt	r3, #16420	; 0x4024
    cea6:	f7fa ff63 	bl	7d70 <__aeabi_dmul>
    ceaa:	2200      	movs	r2, #0
    ceac:	2300      	movs	r3, #0
    ceae:	e9cd 0106 	strd	r0, r1, [sp, #24]
    ceb2:	f005 f90d 	bl	120d0 <__aeabi_dcmpeq>
    ceb6:	2800      	cmp	r0, #0
    ceb8:	f040 81eb 	bne.w	d292 <_dtoa_r+0x9c2>
    cebc:	9810      	ldr	r0, [sp, #64]	; 0x40
    cebe:	f04f 0801 	mov.w	r8, #1
    cec2:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
    cec6:	46a3      	mov	fp, r4
    cec8:	1c87      	adds	r7, r0, #2
    ceca:	960f      	str	r6, [sp, #60]	; 0x3c
    cecc:	f8dd 9020 	ldr.w	r9, [sp, #32]
    ced0:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
    ced4:	e00a      	b.n	ceec <_dtoa_r+0x61c>
    ced6:	f7fa ff4b 	bl	7d70 <__aeabi_dmul>
    ceda:	2200      	movs	r2, #0
    cedc:	2300      	movs	r3, #0
    cede:	4604      	mov	r4, r0
    cee0:	460d      	mov	r5, r1
    cee2:	f005 f8f5 	bl	120d0 <__aeabi_dcmpeq>
    cee6:	2800      	cmp	r0, #0
    cee8:	f040 81ce 	bne.w	d288 <_dtoa_r+0x9b8>
    ceec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    cef0:	4620      	mov	r0, r4
    cef2:	4629      	mov	r1, r5
    cef4:	f108 0801 	add.w	r8, r8, #1
    cef8:	f7fb f864 	bl	7fc4 <__aeabi_ddiv>
    cefc:	463e      	mov	r6, r7
    cefe:	f7fb f949 	bl	8194 <__aeabi_d2iz>
    cf02:	4682      	mov	sl, r0
    cf04:	f7fa fece 	bl	7ca4 <__aeabi_i2d>
    cf08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    cf0c:	f7fa ff30 	bl	7d70 <__aeabi_dmul>
    cf10:	4602      	mov	r2, r0
    cf12:	460b      	mov	r3, r1
    cf14:	4620      	mov	r0, r4
    cf16:	4629      	mov	r1, r5
    cf18:	f7fa fd76 	bl	7a08 <__aeabi_dsub>
    cf1c:	2200      	movs	r2, #0
    cf1e:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
    cf22:	f807 cc01 	strb.w	ip, [r7, #-1]
    cf26:	3701      	adds	r7, #1
    cf28:	45c1      	cmp	r9, r8
    cf2a:	f240 0300 	movw	r3, #0
    cf2e:	f2c4 0324 	movt	r3, #16420	; 0x4024
    cf32:	d1d0      	bne.n	ced6 <_dtoa_r+0x606>
    cf34:	4635      	mov	r5, r6
    cf36:	465c      	mov	r4, fp
    cf38:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    cf3a:	4680      	mov	r8, r0
    cf3c:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    cf40:	4689      	mov	r9, r1
    cf42:	4642      	mov	r2, r8
    cf44:	464b      	mov	r3, r9
    cf46:	4640      	mov	r0, r8
    cf48:	4649      	mov	r1, r9
    cf4a:	f7fa fd5f 	bl	7a0c <__adddf3>
    cf4e:	4680      	mov	r8, r0
    cf50:	4689      	mov	r9, r1
    cf52:	4642      	mov	r2, r8
    cf54:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    cf58:	464b      	mov	r3, r9
    cf5a:	f005 f8c3 	bl	120e4 <__aeabi_dcmplt>
    cf5e:	b960      	cbnz	r0, cf7a <_dtoa_r+0x6aa>
    cf60:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    cf64:	4642      	mov	r2, r8
    cf66:	464b      	mov	r3, r9
    cf68:	f005 f8b2 	bl	120d0 <__aeabi_dcmpeq>
    cf6c:	2800      	cmp	r0, #0
    cf6e:	f000 8190 	beq.w	d292 <_dtoa_r+0x9c2>
    cf72:	f01a 0f01 	tst.w	sl, #1
    cf76:	f000 818c 	beq.w	d292 <_dtoa_r+0x9c2>
    cf7a:	9910      	ldr	r1, [sp, #64]	; 0x40
    cf7c:	e000      	b.n	cf80 <_dtoa_r+0x6b0>
    cf7e:	461d      	mov	r5, r3
    cf80:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    cf84:	1e6b      	subs	r3, r5, #1
    cf86:	2a39      	cmp	r2, #57	; 0x39
    cf88:	f040 8367 	bne.w	d65a <_dtoa_r+0xd8a>
    cf8c:	428b      	cmp	r3, r1
    cf8e:	d1f6      	bne.n	cf7e <_dtoa_r+0x6ae>
    cf90:	9910      	ldr	r1, [sp, #64]	; 0x40
    cf92:	2330      	movs	r3, #48	; 0x30
    cf94:	3601      	adds	r6, #1
    cf96:	2231      	movs	r2, #49	; 0x31
    cf98:	700b      	strb	r3, [r1, #0]
    cf9a:	9b10      	ldr	r3, [sp, #64]	; 0x40
    cf9c:	701a      	strb	r2, [r3, #0]
    cf9e:	9612      	str	r6, [sp, #72]	; 0x48
    cfa0:	e0b2      	b.n	d108 <_dtoa_r+0x838>
    cfa2:	9a16      	ldr	r2, [sp, #88]	; 0x58
    cfa4:	2a00      	cmp	r2, #0
    cfa6:	f040 80df 	bne.w	d168 <_dtoa_r+0x898>
    cfaa:	9f15      	ldr	r7, [sp, #84]	; 0x54
    cfac:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    cfae:	920c      	str	r2, [sp, #48]	; 0x30
    cfb0:	2d00      	cmp	r5, #0
    cfb2:	bfd4      	ite	le
    cfb4:	2300      	movle	r3, #0
    cfb6:	2301      	movgt	r3, #1
    cfb8:	f1ba 0f00 	cmp.w	sl, #0
    cfbc:	bfd4      	ite	le
    cfbe:	2300      	movle	r3, #0
    cfc0:	f003 0301 	andgt.w	r3, r3, #1
    cfc4:	b14b      	cbz	r3, cfda <_dtoa_r+0x70a>
    cfc6:	45aa      	cmp	sl, r5
    cfc8:	bfb4      	ite	lt
    cfca:	4653      	movlt	r3, sl
    cfcc:	462b      	movge	r3, r5
    cfce:	980f      	ldr	r0, [sp, #60]	; 0x3c
    cfd0:	ebc3 0a0a 	rsb	sl, r3, sl
    cfd4:	1aed      	subs	r5, r5, r3
    cfd6:	1ac0      	subs	r0, r0, r3
    cfd8:	900f      	str	r0, [sp, #60]	; 0x3c
    cfda:	9915      	ldr	r1, [sp, #84]	; 0x54
    cfdc:	2900      	cmp	r1, #0
    cfde:	dd1c      	ble.n	d01a <_dtoa_r+0x74a>
    cfe0:	9a16      	ldr	r2, [sp, #88]	; 0x58
    cfe2:	2a00      	cmp	r2, #0
    cfe4:	f000 82e9 	beq.w	d5ba <_dtoa_r+0xcea>
    cfe8:	2f00      	cmp	r7, #0
    cfea:	dd12      	ble.n	d012 <_dtoa_r+0x742>
    cfec:	990c      	ldr	r1, [sp, #48]	; 0x30
    cfee:	463a      	mov	r2, r7
    cff0:	4620      	mov	r0, r4
    cff2:	f002 fa2d 	bl	f450 <__pow5mult>
    cff6:	465a      	mov	r2, fp
    cff8:	900c      	str	r0, [sp, #48]	; 0x30
    cffa:	4620      	mov	r0, r4
    cffc:	990c      	ldr	r1, [sp, #48]	; 0x30
    cffe:	f002 f93f 	bl	f280 <__multiply>
    d002:	4659      	mov	r1, fp
    d004:	4603      	mov	r3, r0
    d006:	4620      	mov	r0, r4
    d008:	9303      	str	r3, [sp, #12]
    d00a:	f001 ffa5 	bl	ef58 <_Bfree>
    d00e:	9b03      	ldr	r3, [sp, #12]
    d010:	469b      	mov	fp, r3
    d012:	9b15      	ldr	r3, [sp, #84]	; 0x54
    d014:	1bda      	subs	r2, r3, r7
    d016:	f040 8311 	bne.w	d63c <_dtoa_r+0xd6c>
    d01a:	2101      	movs	r1, #1
    d01c:	4620      	mov	r0, r4
    d01e:	f002 f9c9 	bl	f3b4 <__i2b>
    d022:	9006      	str	r0, [sp, #24]
    d024:	9817      	ldr	r0, [sp, #92]	; 0x5c
    d026:	2800      	cmp	r0, #0
    d028:	dd05      	ble.n	d036 <_dtoa_r+0x766>
    d02a:	9906      	ldr	r1, [sp, #24]
    d02c:	4620      	mov	r0, r4
    d02e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    d030:	f002 fa0e 	bl	f450 <__pow5mult>
    d034:	9006      	str	r0, [sp, #24]
    d036:	992a      	ldr	r1, [sp, #168]	; 0xa8
    d038:	2901      	cmp	r1, #1
    d03a:	f340 810a 	ble.w	d252 <_dtoa_r+0x982>
    d03e:	2700      	movs	r7, #0
    d040:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    d042:	2b00      	cmp	r3, #0
    d044:	f040 8261 	bne.w	d50a <_dtoa_r+0xc3a>
    d048:	2301      	movs	r3, #1
    d04a:	4453      	add	r3, sl
    d04c:	f013 031f 	ands.w	r3, r3, #31
    d050:	f040 812a 	bne.w	d2a8 <_dtoa_r+0x9d8>
    d054:	231c      	movs	r3, #28
    d056:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    d058:	449a      	add	sl, r3
    d05a:	18ed      	adds	r5, r5, r3
    d05c:	18d2      	adds	r2, r2, r3
    d05e:	920f      	str	r2, [sp, #60]	; 0x3c
    d060:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    d062:	2b00      	cmp	r3, #0
    d064:	dd05      	ble.n	d072 <_dtoa_r+0x7a2>
    d066:	4659      	mov	r1, fp
    d068:	461a      	mov	r2, r3
    d06a:	4620      	mov	r0, r4
    d06c:	f002 f8aa 	bl	f1c4 <__lshift>
    d070:	4683      	mov	fp, r0
    d072:	f1ba 0f00 	cmp.w	sl, #0
    d076:	dd05      	ble.n	d084 <_dtoa_r+0x7b4>
    d078:	9906      	ldr	r1, [sp, #24]
    d07a:	4652      	mov	r2, sl
    d07c:	4620      	mov	r0, r4
    d07e:	f002 f8a1 	bl	f1c4 <__lshift>
    d082:	9006      	str	r0, [sp, #24]
    d084:	9818      	ldr	r0, [sp, #96]	; 0x60
    d086:	2800      	cmp	r0, #0
    d088:	f040 8229 	bne.w	d4de <_dtoa_r+0xc0e>
    d08c:	982a      	ldr	r0, [sp, #168]	; 0xa8
    d08e:	9908      	ldr	r1, [sp, #32]
    d090:	2802      	cmp	r0, #2
    d092:	bfd4      	ite	le
    d094:	2300      	movle	r3, #0
    d096:	2301      	movgt	r3, #1
    d098:	2900      	cmp	r1, #0
    d09a:	bfcc      	ite	gt
    d09c:	2300      	movgt	r3, #0
    d09e:	f003 0301 	andle.w	r3, r3, #1
    d0a2:	2b00      	cmp	r3, #0
    d0a4:	f000 810c 	beq.w	d2c0 <_dtoa_r+0x9f0>
    d0a8:	2900      	cmp	r1, #0
    d0aa:	f040 808c 	bne.w	d1c6 <_dtoa_r+0x8f6>
    d0ae:	2205      	movs	r2, #5
    d0b0:	9906      	ldr	r1, [sp, #24]
    d0b2:	9b08      	ldr	r3, [sp, #32]
    d0b4:	4620      	mov	r0, r4
    d0b6:	f002 f987 	bl	f3c8 <__multadd>
    d0ba:	9006      	str	r0, [sp, #24]
    d0bc:	4658      	mov	r0, fp
    d0be:	9906      	ldr	r1, [sp, #24]
    d0c0:	f001 fe10 	bl	ece4 <__mcmp>
    d0c4:	2800      	cmp	r0, #0
    d0c6:	dd7e      	ble.n	d1c6 <_dtoa_r+0x8f6>
    d0c8:	9d10      	ldr	r5, [sp, #64]	; 0x40
    d0ca:	3601      	adds	r6, #1
    d0cc:	2700      	movs	r7, #0
    d0ce:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    d0d2:	2331      	movs	r3, #49	; 0x31
    d0d4:	f805 3b01 	strb.w	r3, [r5], #1
    d0d8:	9906      	ldr	r1, [sp, #24]
    d0da:	4620      	mov	r0, r4
    d0dc:	f001 ff3c 	bl	ef58 <_Bfree>
    d0e0:	f1ba 0f00 	cmp.w	sl, #0
    d0e4:	f000 80d5 	beq.w	d292 <_dtoa_r+0x9c2>
    d0e8:	1e3b      	subs	r3, r7, #0
    d0ea:	bf18      	it	ne
    d0ec:	2301      	movne	r3, #1
    d0ee:	4557      	cmp	r7, sl
    d0f0:	bf0c      	ite	eq
    d0f2:	2300      	moveq	r3, #0
    d0f4:	f003 0301 	andne.w	r3, r3, #1
    d0f8:	2b00      	cmp	r3, #0
    d0fa:	f040 80d0 	bne.w	d29e <_dtoa_r+0x9ce>
    d0fe:	4651      	mov	r1, sl
    d100:	4620      	mov	r0, r4
    d102:	f001 ff29 	bl	ef58 <_Bfree>
    d106:	9612      	str	r6, [sp, #72]	; 0x48
    d108:	4620      	mov	r0, r4
    d10a:	4659      	mov	r1, fp
    d10c:	f001 ff24 	bl	ef58 <_Bfree>
    d110:	9a12      	ldr	r2, [sp, #72]	; 0x48
    d112:	1c53      	adds	r3, r2, #1
    d114:	2200      	movs	r2, #0
    d116:	702a      	strb	r2, [r5, #0]
    d118:	982c      	ldr	r0, [sp, #176]	; 0xb0
    d11a:	992e      	ldr	r1, [sp, #184]	; 0xb8
    d11c:	6003      	str	r3, [r0, #0]
    d11e:	2900      	cmp	r1, #0
    d120:	f000 81d4 	beq.w	d4cc <_dtoa_r+0xbfc>
    d124:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    d126:	9810      	ldr	r0, [sp, #64]	; 0x40
    d128:	6015      	str	r5, [r2, #0]
    d12a:	e412      	b.n	c952 <_dtoa_r+0x82>
    d12c:	2010      	movs	r0, #16
    d12e:	f001 f897 	bl	e260 <malloc>
    d132:	60c6      	str	r6, [r0, #12]
    d134:	6046      	str	r6, [r0, #4]
    d136:	6086      	str	r6, [r0, #8]
    d138:	6006      	str	r6, [r0, #0]
    d13a:	4606      	mov	r6, r0
    d13c:	6260      	str	r0, [r4, #36]	; 0x24
    d13e:	f7ff bbd2 	b.w	c8e6 <_dtoa_r+0x16>
    d142:	980f      	ldr	r0, [sp, #60]	; 0x3c
    d144:	4271      	negs	r1, r6
    d146:	2200      	movs	r2, #0
    d148:	9115      	str	r1, [sp, #84]	; 0x54
    d14a:	1b80      	subs	r0, r0, r6
    d14c:	9217      	str	r2, [sp, #92]	; 0x5c
    d14e:	900f      	str	r0, [sp, #60]	; 0x3c
    d150:	e48a      	b.n	ca68 <_dtoa_r+0x198>
    d152:	2100      	movs	r1, #0
    d154:	3e01      	subs	r6, #1
    d156:	9118      	str	r1, [sp, #96]	; 0x60
    d158:	e472      	b.n	ca40 <_dtoa_r+0x170>
    d15a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    d15e:	f04f 0802 	mov.w	r8, #2
    d162:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
    d166:	e521      	b.n	cbac <_dtoa_r+0x2dc>
    d168:	982a      	ldr	r0, [sp, #168]	; 0xa8
    d16a:	2801      	cmp	r0, #1
    d16c:	f340 826c 	ble.w	d648 <_dtoa_r+0xd78>
    d170:	9a08      	ldr	r2, [sp, #32]
    d172:	9815      	ldr	r0, [sp, #84]	; 0x54
    d174:	1e53      	subs	r3, r2, #1
    d176:	4298      	cmp	r0, r3
    d178:	f2c0 8258 	blt.w	d62c <_dtoa_r+0xd5c>
    d17c:	1ac7      	subs	r7, r0, r3
    d17e:	9b08      	ldr	r3, [sp, #32]
    d180:	2b00      	cmp	r3, #0
    d182:	bfa8      	it	ge
    d184:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
    d186:	f2c0 8273 	blt.w	d670 <_dtoa_r+0xda0>
    d18a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    d18c:	4620      	mov	r0, r4
    d18e:	2101      	movs	r1, #1
    d190:	449a      	add	sl, r3
    d192:	18d2      	adds	r2, r2, r3
    d194:	920f      	str	r2, [sp, #60]	; 0x3c
    d196:	f002 f90d 	bl	f3b4 <__i2b>
    d19a:	900c      	str	r0, [sp, #48]	; 0x30
    d19c:	e708      	b.n	cfb0 <_dtoa_r+0x6e0>
    d19e:	9b08      	ldr	r3, [sp, #32]
    d1a0:	b973      	cbnz	r3, d1c0 <_dtoa_r+0x8f0>
    d1a2:	f240 0300 	movw	r3, #0
    d1a6:	2200      	movs	r2, #0
    d1a8:	f2c4 0314 	movt	r3, #16404	; 0x4014
    d1ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    d1b0:	f7fa fdde 	bl	7d70 <__aeabi_dmul>
    d1b4:	4642      	mov	r2, r8
    d1b6:	464b      	mov	r3, r9
    d1b8:	f004 ffa8 	bl	1210c <__aeabi_dcmpge>
    d1bc:	2800      	cmp	r0, #0
    d1be:	d06a      	beq.n	d296 <_dtoa_r+0x9c6>
    d1c0:	2200      	movs	r2, #0
    d1c2:	9206      	str	r2, [sp, #24]
    d1c4:	920c      	str	r2, [sp, #48]	; 0x30
    d1c6:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    d1c8:	2700      	movs	r7, #0
    d1ca:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    d1ce:	43de      	mvns	r6, r3
    d1d0:	9d10      	ldr	r5, [sp, #64]	; 0x40
    d1d2:	e781      	b.n	d0d8 <_dtoa_r+0x808>
    d1d4:	2100      	movs	r1, #0
    d1d6:	9116      	str	r1, [sp, #88]	; 0x58
    d1d8:	982b      	ldr	r0, [sp, #172]	; 0xac
    d1da:	2800      	cmp	r0, #0
    d1dc:	f340 819f 	ble.w	d51e <_dtoa_r+0xc4e>
    d1e0:	982b      	ldr	r0, [sp, #172]	; 0xac
    d1e2:	4601      	mov	r1, r0
    d1e4:	9011      	str	r0, [sp, #68]	; 0x44
    d1e6:	9008      	str	r0, [sp, #32]
    d1e8:	6a65      	ldr	r5, [r4, #36]	; 0x24
    d1ea:	2200      	movs	r2, #0
    d1ec:	2917      	cmp	r1, #23
    d1ee:	606a      	str	r2, [r5, #4]
    d1f0:	f240 82ab 	bls.w	d74a <_dtoa_r+0xe7a>
    d1f4:	2304      	movs	r3, #4
    d1f6:	005b      	lsls	r3, r3, #1
    d1f8:	3201      	adds	r2, #1
    d1fa:	f103 0014 	add.w	r0, r3, #20
    d1fe:	4288      	cmp	r0, r1
    d200:	d9f9      	bls.n	d1f6 <_dtoa_r+0x926>
    d202:	9b08      	ldr	r3, [sp, #32]
    d204:	606a      	str	r2, [r5, #4]
    d206:	2b0e      	cmp	r3, #14
    d208:	bf8c      	ite	hi
    d20a:	2700      	movhi	r7, #0
    d20c:	f007 0701 	andls.w	r7, r7, #1
    d210:	e49d      	b.n	cb4e <_dtoa_r+0x27e>
    d212:	2201      	movs	r2, #1
    d214:	9216      	str	r2, [sp, #88]	; 0x58
    d216:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    d218:	18f3      	adds	r3, r6, r3
    d21a:	9311      	str	r3, [sp, #68]	; 0x44
    d21c:	1c59      	adds	r1, r3, #1
    d21e:	2900      	cmp	r1, #0
    d220:	bfc8      	it	gt
    d222:	9108      	strgt	r1, [sp, #32]
    d224:	dce0      	bgt.n	d1e8 <_dtoa_r+0x918>
    d226:	290e      	cmp	r1, #14
    d228:	bf8c      	ite	hi
    d22a:	2700      	movhi	r7, #0
    d22c:	f007 0701 	andls.w	r7, r7, #1
    d230:	9108      	str	r1, [sp, #32]
    d232:	e489      	b.n	cb48 <_dtoa_r+0x278>
    d234:	2301      	movs	r3, #1
    d236:	9316      	str	r3, [sp, #88]	; 0x58
    d238:	e7ce      	b.n	d1d8 <_dtoa_r+0x908>
    d23a:	2200      	movs	r2, #0
    d23c:	9216      	str	r2, [sp, #88]	; 0x58
    d23e:	e7ea      	b.n	d216 <_dtoa_r+0x946>
    d240:	f04f 33ff 	mov.w	r3, #4294967295
    d244:	2700      	movs	r7, #0
    d246:	2001      	movs	r0, #1
    d248:	9311      	str	r3, [sp, #68]	; 0x44
    d24a:	9016      	str	r0, [sp, #88]	; 0x58
    d24c:	9308      	str	r3, [sp, #32]
    d24e:	972b      	str	r7, [sp, #172]	; 0xac
    d250:	e47a      	b.n	cb48 <_dtoa_r+0x278>
    d252:	f1b8 0f00 	cmp.w	r8, #0
    d256:	f47f aef2 	bne.w	d03e <_dtoa_r+0x76e>
    d25a:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
    d25e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    d262:	2b00      	cmp	r3, #0
    d264:	f47f aeeb 	bne.w	d03e <_dtoa_r+0x76e>
    d268:	f240 0300 	movw	r3, #0
    d26c:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    d270:	ea09 0303 	and.w	r3, r9, r3
    d274:	2b00      	cmp	r3, #0
    d276:	f43f aee2 	beq.w	d03e <_dtoa_r+0x76e>
    d27a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    d27c:	f10a 0a01 	add.w	sl, sl, #1
    d280:	2701      	movs	r7, #1
    d282:	3201      	adds	r2, #1
    d284:	920f      	str	r2, [sp, #60]	; 0x3c
    d286:	e6db      	b.n	d040 <_dtoa_r+0x770>
    d288:	4635      	mov	r5, r6
    d28a:	465c      	mov	r4, fp
    d28c:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    d28e:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    d292:	9612      	str	r6, [sp, #72]	; 0x48
    d294:	e738      	b.n	d108 <_dtoa_r+0x838>
    d296:	2000      	movs	r0, #0
    d298:	9006      	str	r0, [sp, #24]
    d29a:	900c      	str	r0, [sp, #48]	; 0x30
    d29c:	e714      	b.n	d0c8 <_dtoa_r+0x7f8>
    d29e:	4639      	mov	r1, r7
    d2a0:	4620      	mov	r0, r4
    d2a2:	f001 fe59 	bl	ef58 <_Bfree>
    d2a6:	e72a      	b.n	d0fe <_dtoa_r+0x82e>
    d2a8:	f1c3 0320 	rsb	r3, r3, #32
    d2ac:	2b04      	cmp	r3, #4
    d2ae:	f340 8254 	ble.w	d75a <_dtoa_r+0xe8a>
    d2b2:	990f      	ldr	r1, [sp, #60]	; 0x3c
    d2b4:	3b04      	subs	r3, #4
    d2b6:	449a      	add	sl, r3
    d2b8:	18ed      	adds	r5, r5, r3
    d2ba:	18c9      	adds	r1, r1, r3
    d2bc:	910f      	str	r1, [sp, #60]	; 0x3c
    d2be:	e6cf      	b.n	d060 <_dtoa_r+0x790>
    d2c0:	9916      	ldr	r1, [sp, #88]	; 0x58
    d2c2:	2900      	cmp	r1, #0
    d2c4:	f000 8131 	beq.w	d52a <_dtoa_r+0xc5a>
    d2c8:	2d00      	cmp	r5, #0
    d2ca:	dd05      	ble.n	d2d8 <_dtoa_r+0xa08>
    d2cc:	990c      	ldr	r1, [sp, #48]	; 0x30
    d2ce:	462a      	mov	r2, r5
    d2d0:	4620      	mov	r0, r4
    d2d2:	f001 ff77 	bl	f1c4 <__lshift>
    d2d6:	900c      	str	r0, [sp, #48]	; 0x30
    d2d8:	2f00      	cmp	r7, #0
    d2da:	f040 81ea 	bne.w	d6b2 <_dtoa_r+0xde2>
    d2de:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    d2e2:	9d10      	ldr	r5, [sp, #64]	; 0x40
    d2e4:	2301      	movs	r3, #1
    d2e6:	f008 0001 	and.w	r0, r8, #1
    d2ea:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    d2ec:	9011      	str	r0, [sp, #68]	; 0x44
    d2ee:	950f      	str	r5, [sp, #60]	; 0x3c
    d2f0:	461d      	mov	r5, r3
    d2f2:	960c      	str	r6, [sp, #48]	; 0x30
    d2f4:	9906      	ldr	r1, [sp, #24]
    d2f6:	4658      	mov	r0, fp
    d2f8:	f7ff fa5a 	bl	c7b0 <quorem>
    d2fc:	4639      	mov	r1, r7
    d2fe:	3030      	adds	r0, #48	; 0x30
    d300:	900b      	str	r0, [sp, #44]	; 0x2c
    d302:	4658      	mov	r0, fp
    d304:	f001 fcee 	bl	ece4 <__mcmp>
    d308:	9906      	ldr	r1, [sp, #24]
    d30a:	4652      	mov	r2, sl
    d30c:	4606      	mov	r6, r0
    d30e:	4620      	mov	r0, r4
    d310:	f001 fedc 	bl	f0cc <__mdiff>
    d314:	68c3      	ldr	r3, [r0, #12]
    d316:	4680      	mov	r8, r0
    d318:	2b00      	cmp	r3, #0
    d31a:	d03d      	beq.n	d398 <_dtoa_r+0xac8>
    d31c:	f04f 0901 	mov.w	r9, #1
    d320:	4641      	mov	r1, r8
    d322:	4620      	mov	r0, r4
    d324:	f001 fe18 	bl	ef58 <_Bfree>
    d328:	992a      	ldr	r1, [sp, #168]	; 0xa8
    d32a:	ea59 0101 	orrs.w	r1, r9, r1
    d32e:	d103      	bne.n	d338 <_dtoa_r+0xa68>
    d330:	9a11      	ldr	r2, [sp, #68]	; 0x44
    d332:	2a00      	cmp	r2, #0
    d334:	f000 81eb 	beq.w	d70e <_dtoa_r+0xe3e>
    d338:	2e00      	cmp	r6, #0
    d33a:	f2c0 819e 	blt.w	d67a <_dtoa_r+0xdaa>
    d33e:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
    d340:	4332      	orrs	r2, r6
    d342:	d103      	bne.n	d34c <_dtoa_r+0xa7c>
    d344:	9b11      	ldr	r3, [sp, #68]	; 0x44
    d346:	2b00      	cmp	r3, #0
    d348:	f000 8197 	beq.w	d67a <_dtoa_r+0xdaa>
    d34c:	f1b9 0f00 	cmp.w	r9, #0
    d350:	f300 81ce 	bgt.w	d6f0 <_dtoa_r+0xe20>
    d354:	990f      	ldr	r1, [sp, #60]	; 0x3c
    d356:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    d358:	f801 2b01 	strb.w	r2, [r1], #1
    d35c:	9b08      	ldr	r3, [sp, #32]
    d35e:	910f      	str	r1, [sp, #60]	; 0x3c
    d360:	429d      	cmp	r5, r3
    d362:	f000 81c2 	beq.w	d6ea <_dtoa_r+0xe1a>
    d366:	4659      	mov	r1, fp
    d368:	220a      	movs	r2, #10
    d36a:	2300      	movs	r3, #0
    d36c:	4620      	mov	r0, r4
    d36e:	f002 f82b 	bl	f3c8 <__multadd>
    d372:	4557      	cmp	r7, sl
    d374:	4639      	mov	r1, r7
    d376:	4683      	mov	fp, r0
    d378:	d014      	beq.n	d3a4 <_dtoa_r+0xad4>
    d37a:	220a      	movs	r2, #10
    d37c:	2300      	movs	r3, #0
    d37e:	4620      	mov	r0, r4
    d380:	3501      	adds	r5, #1
    d382:	f002 f821 	bl	f3c8 <__multadd>
    d386:	4651      	mov	r1, sl
    d388:	220a      	movs	r2, #10
    d38a:	2300      	movs	r3, #0
    d38c:	4607      	mov	r7, r0
    d38e:	4620      	mov	r0, r4
    d390:	f002 f81a 	bl	f3c8 <__multadd>
    d394:	4682      	mov	sl, r0
    d396:	e7ad      	b.n	d2f4 <_dtoa_r+0xa24>
    d398:	4658      	mov	r0, fp
    d39a:	4641      	mov	r1, r8
    d39c:	f001 fca2 	bl	ece4 <__mcmp>
    d3a0:	4681      	mov	r9, r0
    d3a2:	e7bd      	b.n	d320 <_dtoa_r+0xa50>
    d3a4:	4620      	mov	r0, r4
    d3a6:	220a      	movs	r2, #10
    d3a8:	2300      	movs	r3, #0
    d3aa:	3501      	adds	r5, #1
    d3ac:	f002 f80c 	bl	f3c8 <__multadd>
    d3b0:	4607      	mov	r7, r0
    d3b2:	4682      	mov	sl, r0
    d3b4:	e79e      	b.n	d2f4 <_dtoa_r+0xa24>
    d3b6:	9612      	str	r6, [sp, #72]	; 0x48
    d3b8:	f8dd c020 	ldr.w	ip, [sp, #32]
    d3bc:	e459      	b.n	cc72 <_dtoa_r+0x3a2>
    d3be:	4275      	negs	r5, r6
    d3c0:	2d00      	cmp	r5, #0
    d3c2:	f040 8101 	bne.w	d5c8 <_dtoa_r+0xcf8>
    d3c6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    d3ca:	f04f 0802 	mov.w	r8, #2
    d3ce:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    d3d2:	e40c      	b.n	cbee <_dtoa_r+0x31e>
    d3d4:	f243 1120 	movw	r1, #12576	; 0x3120
    d3d8:	4642      	mov	r2, r8
    d3da:	f2c0 0101 	movt	r1, #1
    d3de:	464b      	mov	r3, r9
    d3e0:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
    d3e4:	f8cd c00c 	str.w	ip, [sp, #12]
    d3e8:	9d10      	ldr	r5, [sp, #64]	; 0x40
    d3ea:	e951 0102 	ldrd	r0, r1, [r1, #-8]
    d3ee:	f7fa fcbf 	bl	7d70 <__aeabi_dmul>
    d3f2:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
    d3f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    d3fa:	f7fa fecb 	bl	8194 <__aeabi_d2iz>
    d3fe:	4607      	mov	r7, r0
    d400:	f7fa fc50 	bl	7ca4 <__aeabi_i2d>
    d404:	460b      	mov	r3, r1
    d406:	4602      	mov	r2, r0
    d408:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    d40c:	f7fa fafc 	bl	7a08 <__aeabi_dsub>
    d410:	f107 0330 	add.w	r3, r7, #48	; 0x30
    d414:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    d418:	f805 3b01 	strb.w	r3, [r5], #1
    d41c:	f8dd c00c 	ldr.w	ip, [sp, #12]
    d420:	f1bc 0f01 	cmp.w	ip, #1
    d424:	d029      	beq.n	d47a <_dtoa_r+0xbaa>
    d426:	46d1      	mov	r9, sl
    d428:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    d42c:	46b2      	mov	sl, r6
    d42e:	9e10      	ldr	r6, [sp, #64]	; 0x40
    d430:	951c      	str	r5, [sp, #112]	; 0x70
    d432:	2701      	movs	r7, #1
    d434:	4665      	mov	r5, ip
    d436:	46a0      	mov	r8, r4
    d438:	f240 0300 	movw	r3, #0
    d43c:	2200      	movs	r2, #0
    d43e:	f2c4 0324 	movt	r3, #16420	; 0x4024
    d442:	f7fa fc95 	bl	7d70 <__aeabi_dmul>
    d446:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    d44a:	f7fa fea3 	bl	8194 <__aeabi_d2iz>
    d44e:	4604      	mov	r4, r0
    d450:	f7fa fc28 	bl	7ca4 <__aeabi_i2d>
    d454:	3430      	adds	r4, #48	; 0x30
    d456:	4602      	mov	r2, r0
    d458:	460b      	mov	r3, r1
    d45a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    d45e:	f7fa fad3 	bl	7a08 <__aeabi_dsub>
    d462:	55f4      	strb	r4, [r6, r7]
    d464:	3701      	adds	r7, #1
    d466:	42af      	cmp	r7, r5
    d468:	d1e6      	bne.n	d438 <_dtoa_r+0xb68>
    d46a:	9d1c      	ldr	r5, [sp, #112]	; 0x70
    d46c:	3f01      	subs	r7, #1
    d46e:	4656      	mov	r6, sl
    d470:	4644      	mov	r4, r8
    d472:	46ca      	mov	sl, r9
    d474:	19ed      	adds	r5, r5, r7
    d476:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    d47a:	f240 0300 	movw	r3, #0
    d47e:	2200      	movs	r2, #0
    d480:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
    d484:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
    d488:	f7fa fac0 	bl	7a0c <__adddf3>
    d48c:	4602      	mov	r2, r0
    d48e:	460b      	mov	r3, r1
    d490:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    d494:	f004 fe44 	bl	12120 <__aeabi_dcmpgt>
    d498:	b9f0      	cbnz	r0, d4d8 <_dtoa_r+0xc08>
    d49a:	f240 0100 	movw	r1, #0
    d49e:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
    d4a2:	2000      	movs	r0, #0
    d4a4:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    d4a8:	f7fa faae 	bl	7a08 <__aeabi_dsub>
    d4ac:	4602      	mov	r2, r0
    d4ae:	460b      	mov	r3, r1
    d4b0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    d4b4:	f004 fe16 	bl	120e4 <__aeabi_dcmplt>
    d4b8:	2800      	cmp	r0, #0
    d4ba:	f43f acac 	beq.w	ce16 <_dtoa_r+0x546>
    d4be:	462b      	mov	r3, r5
    d4c0:	461d      	mov	r5, r3
    d4c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    d4c6:	2a30      	cmp	r2, #48	; 0x30
    d4c8:	d0fa      	beq.n	d4c0 <_dtoa_r+0xbf0>
    d4ca:	e61d      	b.n	d108 <_dtoa_r+0x838>
    d4cc:	9810      	ldr	r0, [sp, #64]	; 0x40
    d4ce:	f7ff ba40 	b.w	c952 <_dtoa_r+0x82>
    d4d2:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    d4d6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    d4d8:	9e12      	ldr	r6, [sp, #72]	; 0x48
    d4da:	9910      	ldr	r1, [sp, #64]	; 0x40
    d4dc:	e550      	b.n	cf80 <_dtoa_r+0x6b0>
    d4de:	4658      	mov	r0, fp
    d4e0:	9906      	ldr	r1, [sp, #24]
    d4e2:	f001 fbff 	bl	ece4 <__mcmp>
    d4e6:	2800      	cmp	r0, #0
    d4e8:	f6bf add0 	bge.w	d08c <_dtoa_r+0x7bc>
    d4ec:	4659      	mov	r1, fp
    d4ee:	4620      	mov	r0, r4
    d4f0:	220a      	movs	r2, #10
    d4f2:	2300      	movs	r3, #0
    d4f4:	f001 ff68 	bl	f3c8 <__multadd>
    d4f8:	9916      	ldr	r1, [sp, #88]	; 0x58
    d4fa:	3e01      	subs	r6, #1
    d4fc:	4683      	mov	fp, r0
    d4fe:	2900      	cmp	r1, #0
    d500:	f040 8119 	bne.w	d736 <_dtoa_r+0xe66>
    d504:	9a11      	ldr	r2, [sp, #68]	; 0x44
    d506:	9208      	str	r2, [sp, #32]
    d508:	e5c0      	b.n	d08c <_dtoa_r+0x7bc>
    d50a:	9806      	ldr	r0, [sp, #24]
    d50c:	6903      	ldr	r3, [r0, #16]
    d50e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    d512:	6918      	ldr	r0, [r3, #16]
    d514:	f001 fb94 	bl	ec40 <__hi0bits>
    d518:	f1c0 0320 	rsb	r3, r0, #32
    d51c:	e595      	b.n	d04a <_dtoa_r+0x77a>
    d51e:	2101      	movs	r1, #1
    d520:	9111      	str	r1, [sp, #68]	; 0x44
    d522:	9108      	str	r1, [sp, #32]
    d524:	912b      	str	r1, [sp, #172]	; 0xac
    d526:	f7ff bb0f 	b.w	cb48 <_dtoa_r+0x278>
    d52a:	9d10      	ldr	r5, [sp, #64]	; 0x40
    d52c:	46b1      	mov	r9, r6
    d52e:	9f16      	ldr	r7, [sp, #88]	; 0x58
    d530:	46aa      	mov	sl, r5
    d532:	f8dd 8018 	ldr.w	r8, [sp, #24]
    d536:	9e08      	ldr	r6, [sp, #32]
    d538:	e002      	b.n	d540 <_dtoa_r+0xc70>
    d53a:	f001 ff45 	bl	f3c8 <__multadd>
    d53e:	4683      	mov	fp, r0
    d540:	4641      	mov	r1, r8
    d542:	4658      	mov	r0, fp
    d544:	f7ff f934 	bl	c7b0 <quorem>
    d548:	3501      	adds	r5, #1
    d54a:	220a      	movs	r2, #10
    d54c:	2300      	movs	r3, #0
    d54e:	4659      	mov	r1, fp
    d550:	f100 0c30 	add.w	ip, r0, #48	; 0x30
    d554:	f80a c007 	strb.w	ip, [sl, r7]
    d558:	3701      	adds	r7, #1
    d55a:	4620      	mov	r0, r4
    d55c:	42be      	cmp	r6, r7
    d55e:	dcec      	bgt.n	d53a <_dtoa_r+0xc6a>
    d560:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    d564:	464e      	mov	r6, r9
    d566:	2700      	movs	r7, #0
    d568:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    d56c:	4659      	mov	r1, fp
    d56e:	2201      	movs	r2, #1
    d570:	4620      	mov	r0, r4
    d572:	f001 fe27 	bl	f1c4 <__lshift>
    d576:	9906      	ldr	r1, [sp, #24]
    d578:	4683      	mov	fp, r0
    d57a:	f001 fbb3 	bl	ece4 <__mcmp>
    d57e:	2800      	cmp	r0, #0
    d580:	dd0f      	ble.n	d5a2 <_dtoa_r+0xcd2>
    d582:	9910      	ldr	r1, [sp, #64]	; 0x40
    d584:	e000      	b.n	d588 <_dtoa_r+0xcb8>
    d586:	461d      	mov	r5, r3
    d588:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    d58c:	1e6b      	subs	r3, r5, #1
    d58e:	2a39      	cmp	r2, #57	; 0x39
    d590:	f040 808c 	bne.w	d6ac <_dtoa_r+0xddc>
    d594:	428b      	cmp	r3, r1
    d596:	d1f6      	bne.n	d586 <_dtoa_r+0xcb6>
    d598:	9910      	ldr	r1, [sp, #64]	; 0x40
    d59a:	2331      	movs	r3, #49	; 0x31
    d59c:	3601      	adds	r6, #1
    d59e:	700b      	strb	r3, [r1, #0]
    d5a0:	e59a      	b.n	d0d8 <_dtoa_r+0x808>
    d5a2:	d103      	bne.n	d5ac <_dtoa_r+0xcdc>
    d5a4:	980b      	ldr	r0, [sp, #44]	; 0x2c
    d5a6:	f010 0f01 	tst.w	r0, #1
    d5aa:	d1ea      	bne.n	d582 <_dtoa_r+0xcb2>
    d5ac:	462b      	mov	r3, r5
    d5ae:	461d      	mov	r5, r3
    d5b0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    d5b4:	2a30      	cmp	r2, #48	; 0x30
    d5b6:	d0fa      	beq.n	d5ae <_dtoa_r+0xcde>
    d5b8:	e58e      	b.n	d0d8 <_dtoa_r+0x808>
    d5ba:	4659      	mov	r1, fp
    d5bc:	9a15      	ldr	r2, [sp, #84]	; 0x54
    d5be:	4620      	mov	r0, r4
    d5c0:	f001 ff46 	bl	f450 <__pow5mult>
    d5c4:	4683      	mov	fp, r0
    d5c6:	e528      	b.n	d01a <_dtoa_r+0x74a>
    d5c8:	f005 030f 	and.w	r3, r5, #15
    d5cc:	f243 1220 	movw	r2, #12576	; 0x3120
    d5d0:	f2c0 0201 	movt	r2, #1
    d5d4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    d5d8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    d5dc:	e9d3 2300 	ldrd	r2, r3, [r3]
    d5e0:	f7fa fbc6 	bl	7d70 <__aeabi_dmul>
    d5e4:	112d      	asrs	r5, r5, #4
    d5e6:	bf08      	it	eq
    d5e8:	f04f 0802 	moveq.w	r8, #2
    d5ec:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    d5f0:	f43f aafd 	beq.w	cbee <_dtoa_r+0x31e>
    d5f4:	f243 17f8 	movw	r7, #12792	; 0x31f8
    d5f8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    d5fc:	f04f 0802 	mov.w	r8, #2
    d600:	f2c0 0701 	movt	r7, #1
    d604:	f015 0f01 	tst.w	r5, #1
    d608:	4610      	mov	r0, r2
    d60a:	4619      	mov	r1, r3
    d60c:	d007      	beq.n	d61e <_dtoa_r+0xd4e>
    d60e:	e9d7 2300 	ldrd	r2, r3, [r7]
    d612:	f108 0801 	add.w	r8, r8, #1
    d616:	f7fa fbab 	bl	7d70 <__aeabi_dmul>
    d61a:	4602      	mov	r2, r0
    d61c:	460b      	mov	r3, r1
    d61e:	3708      	adds	r7, #8
    d620:	106d      	asrs	r5, r5, #1
    d622:	d1ef      	bne.n	d604 <_dtoa_r+0xd34>
    d624:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    d628:	f7ff bae1 	b.w	cbee <_dtoa_r+0x31e>
    d62c:	9915      	ldr	r1, [sp, #84]	; 0x54
    d62e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    d630:	1a5b      	subs	r3, r3, r1
    d632:	18c9      	adds	r1, r1, r3
    d634:	18d2      	adds	r2, r2, r3
    d636:	9115      	str	r1, [sp, #84]	; 0x54
    d638:	9217      	str	r2, [sp, #92]	; 0x5c
    d63a:	e5a0      	b.n	d17e <_dtoa_r+0x8ae>
    d63c:	4659      	mov	r1, fp
    d63e:	4620      	mov	r0, r4
    d640:	f001 ff06 	bl	f450 <__pow5mult>
    d644:	4683      	mov	fp, r0
    d646:	e4e8      	b.n	d01a <_dtoa_r+0x74a>
    d648:	9919      	ldr	r1, [sp, #100]	; 0x64
    d64a:	2900      	cmp	r1, #0
    d64c:	d047      	beq.n	d6de <_dtoa_r+0xe0e>
    d64e:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    d652:	9f15      	ldr	r7, [sp, #84]	; 0x54
    d654:	3303      	adds	r3, #3
    d656:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    d658:	e597      	b.n	d18a <_dtoa_r+0x8ba>
    d65a:	3201      	adds	r2, #1
    d65c:	b2d2      	uxtb	r2, r2
    d65e:	e49d      	b.n	cf9c <_dtoa_r+0x6cc>
    d660:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    d664:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
    d668:	9e1d      	ldr	r6, [sp, #116]	; 0x74
    d66a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    d66c:	f7ff bbd3 	b.w	ce16 <_dtoa_r+0x546>
    d670:	990f      	ldr	r1, [sp, #60]	; 0x3c
    d672:	2300      	movs	r3, #0
    d674:	9808      	ldr	r0, [sp, #32]
    d676:	1a0d      	subs	r5, r1, r0
    d678:	e587      	b.n	d18a <_dtoa_r+0x8ba>
    d67a:	f1b9 0f00 	cmp.w	r9, #0
    d67e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    d680:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    d682:	dd0f      	ble.n	d6a4 <_dtoa_r+0xdd4>
    d684:	4659      	mov	r1, fp
    d686:	2201      	movs	r2, #1
    d688:	4620      	mov	r0, r4
    d68a:	f001 fd9b 	bl	f1c4 <__lshift>
    d68e:	9906      	ldr	r1, [sp, #24]
    d690:	4683      	mov	fp, r0
    d692:	f001 fb27 	bl	ece4 <__mcmp>
    d696:	2800      	cmp	r0, #0
    d698:	dd47      	ble.n	d72a <_dtoa_r+0xe5a>
    d69a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    d69c:	2939      	cmp	r1, #57	; 0x39
    d69e:	d031      	beq.n	d704 <_dtoa_r+0xe34>
    d6a0:	3101      	adds	r1, #1
    d6a2:	910b      	str	r1, [sp, #44]	; 0x2c
    d6a4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    d6a6:	f805 2b01 	strb.w	r2, [r5], #1
    d6aa:	e515      	b.n	d0d8 <_dtoa_r+0x808>
    d6ac:	3201      	adds	r2, #1
    d6ae:	701a      	strb	r2, [r3, #0]
    d6b0:	e512      	b.n	d0d8 <_dtoa_r+0x808>
    d6b2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    d6b4:	4620      	mov	r0, r4
    d6b6:	6851      	ldr	r1, [r2, #4]
    d6b8:	f001 fc6a 	bl	ef90 <_Balloc>
    d6bc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    d6be:	f103 010c 	add.w	r1, r3, #12
    d6c2:	691a      	ldr	r2, [r3, #16]
    d6c4:	3202      	adds	r2, #2
    d6c6:	0092      	lsls	r2, r2, #2
    d6c8:	4605      	mov	r5, r0
    d6ca:	300c      	adds	r0, #12
    d6cc:	f001 f926 	bl	e91c <memcpy>
    d6d0:	4620      	mov	r0, r4
    d6d2:	4629      	mov	r1, r5
    d6d4:	2201      	movs	r2, #1
    d6d6:	f001 fd75 	bl	f1c4 <__lshift>
    d6da:	4682      	mov	sl, r0
    d6dc:	e601      	b.n	d2e2 <_dtoa_r+0xa12>
    d6de:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    d6e0:	9f15      	ldr	r7, [sp, #84]	; 0x54
    d6e2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    d6e4:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
    d6e8:	e54f      	b.n	d18a <_dtoa_r+0x8ba>
    d6ea:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    d6ec:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    d6ee:	e73d      	b.n	d56c <_dtoa_r+0xc9c>
    d6f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    d6f2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    d6f4:	2b39      	cmp	r3, #57	; 0x39
    d6f6:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    d6f8:	d004      	beq.n	d704 <_dtoa_r+0xe34>
    d6fa:	980b      	ldr	r0, [sp, #44]	; 0x2c
    d6fc:	1c43      	adds	r3, r0, #1
    d6fe:	f805 3b01 	strb.w	r3, [r5], #1
    d702:	e4e9      	b.n	d0d8 <_dtoa_r+0x808>
    d704:	2339      	movs	r3, #57	; 0x39
    d706:	f805 3b01 	strb.w	r3, [r5], #1
    d70a:	9910      	ldr	r1, [sp, #64]	; 0x40
    d70c:	e73c      	b.n	d588 <_dtoa_r+0xcb8>
    d70e:	980b      	ldr	r0, [sp, #44]	; 0x2c
    d710:	4633      	mov	r3, r6
    d712:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    d714:	2839      	cmp	r0, #57	; 0x39
    d716:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    d718:	d0f4      	beq.n	d704 <_dtoa_r+0xe34>
    d71a:	2b00      	cmp	r3, #0
    d71c:	dd01      	ble.n	d722 <_dtoa_r+0xe52>
    d71e:	3001      	adds	r0, #1
    d720:	900b      	str	r0, [sp, #44]	; 0x2c
    d722:	990b      	ldr	r1, [sp, #44]	; 0x2c
    d724:	f805 1b01 	strb.w	r1, [r5], #1
    d728:	e4d6      	b.n	d0d8 <_dtoa_r+0x808>
    d72a:	d1bb      	bne.n	d6a4 <_dtoa_r+0xdd4>
    d72c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    d72e:	f010 0f01 	tst.w	r0, #1
    d732:	d0b7      	beq.n	d6a4 <_dtoa_r+0xdd4>
    d734:	e7b1      	b.n	d69a <_dtoa_r+0xdca>
    d736:	2300      	movs	r3, #0
    d738:	990c      	ldr	r1, [sp, #48]	; 0x30
    d73a:	4620      	mov	r0, r4
    d73c:	220a      	movs	r2, #10
    d73e:	f001 fe43 	bl	f3c8 <__multadd>
    d742:	9b11      	ldr	r3, [sp, #68]	; 0x44
    d744:	9308      	str	r3, [sp, #32]
    d746:	900c      	str	r0, [sp, #48]	; 0x30
    d748:	e4a0      	b.n	d08c <_dtoa_r+0x7bc>
    d74a:	9908      	ldr	r1, [sp, #32]
    d74c:	290e      	cmp	r1, #14
    d74e:	bf8c      	ite	hi
    d750:	2700      	movhi	r7, #0
    d752:	f007 0701 	andls.w	r7, r7, #1
    d756:	f7ff b9fa 	b.w	cb4e <_dtoa_r+0x27e>
    d75a:	f43f ac81 	beq.w	d060 <_dtoa_r+0x790>
    d75e:	331c      	adds	r3, #28
    d760:	e479      	b.n	d056 <_dtoa_r+0x786>
    d762:	2701      	movs	r7, #1
    d764:	f7ff b98a 	b.w	ca7c <_dtoa_r+0x1ac>

0000d768 <_fflush_r>:
    d768:	690b      	ldr	r3, [r1, #16]
    d76a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    d76e:	460c      	mov	r4, r1
    d770:	4680      	mov	r8, r0
    d772:	2b00      	cmp	r3, #0
    d774:	d071      	beq.n	d85a <_fflush_r+0xf2>
    d776:	b110      	cbz	r0, d77e <_fflush_r+0x16>
    d778:	6983      	ldr	r3, [r0, #24]
    d77a:	2b00      	cmp	r3, #0
    d77c:	d078      	beq.n	d870 <_fflush_r+0x108>
    d77e:	f243 037c 	movw	r3, #12412	; 0x307c
    d782:	f2c0 0301 	movt	r3, #1
    d786:	429c      	cmp	r4, r3
    d788:	bf08      	it	eq
    d78a:	f8d8 4004 	ldreq.w	r4, [r8, #4]
    d78e:	d010      	beq.n	d7b2 <_fflush_r+0x4a>
    d790:	f243 039c 	movw	r3, #12444	; 0x309c
    d794:	f2c0 0301 	movt	r3, #1
    d798:	429c      	cmp	r4, r3
    d79a:	bf08      	it	eq
    d79c:	f8d8 4008 	ldreq.w	r4, [r8, #8]
    d7a0:	d007      	beq.n	d7b2 <_fflush_r+0x4a>
    d7a2:	f243 03bc 	movw	r3, #12476	; 0x30bc
    d7a6:	f2c0 0301 	movt	r3, #1
    d7aa:	429c      	cmp	r4, r3
    d7ac:	bf08      	it	eq
    d7ae:	f8d8 400c 	ldreq.w	r4, [r8, #12]
    d7b2:	89a3      	ldrh	r3, [r4, #12]
    d7b4:	b21a      	sxth	r2, r3
    d7b6:	f012 0f08 	tst.w	r2, #8
    d7ba:	d135      	bne.n	d828 <_fflush_r+0xc0>
    d7bc:	6862      	ldr	r2, [r4, #4]
    d7be:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    d7c2:	81a3      	strh	r3, [r4, #12]
    d7c4:	2a00      	cmp	r2, #0
    d7c6:	dd5e      	ble.n	d886 <_fflush_r+0x11e>
    d7c8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    d7ca:	2e00      	cmp	r6, #0
    d7cc:	d045      	beq.n	d85a <_fflush_r+0xf2>
    d7ce:	b29b      	uxth	r3, r3
    d7d0:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
    d7d4:	bf18      	it	ne
    d7d6:	6d65      	ldrne	r5, [r4, #84]	; 0x54
    d7d8:	d059      	beq.n	d88e <_fflush_r+0x126>
    d7da:	f013 0f04 	tst.w	r3, #4
    d7de:	d14a      	bne.n	d876 <_fflush_r+0x10e>
    d7e0:	2300      	movs	r3, #0
    d7e2:	4640      	mov	r0, r8
    d7e4:	6a21      	ldr	r1, [r4, #32]
    d7e6:	462a      	mov	r2, r5
    d7e8:	47b0      	blx	r6
    d7ea:	4285      	cmp	r5, r0
    d7ec:	d138      	bne.n	d860 <_fflush_r+0xf8>
    d7ee:	89a1      	ldrh	r1, [r4, #12]
    d7f0:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
    d7f4:	6922      	ldr	r2, [r4, #16]
    d7f6:	f2c0 0300 	movt	r3, #0
    d7fa:	ea01 0303 	and.w	r3, r1, r3
    d7fe:	2100      	movs	r1, #0
    d800:	6061      	str	r1, [r4, #4]
    d802:	f413 5f80 	tst.w	r3, #4096	; 0x1000
    d806:	6b61      	ldr	r1, [r4, #52]	; 0x34
    d808:	81a3      	strh	r3, [r4, #12]
    d80a:	6022      	str	r2, [r4, #0]
    d80c:	bf18      	it	ne
    d80e:	6565      	strne	r5, [r4, #84]	; 0x54
    d810:	b319      	cbz	r1, d85a <_fflush_r+0xf2>
    d812:	f104 0344 	add.w	r3, r4, #68	; 0x44
    d816:	4299      	cmp	r1, r3
    d818:	d002      	beq.n	d820 <_fflush_r+0xb8>
    d81a:	4640      	mov	r0, r8
    d81c:	f000 f998 	bl	db50 <_free_r>
    d820:	2000      	movs	r0, #0
    d822:	6360      	str	r0, [r4, #52]	; 0x34
    d824:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    d828:	6926      	ldr	r6, [r4, #16]
    d82a:	b1b6      	cbz	r6, d85a <_fflush_r+0xf2>
    d82c:	6825      	ldr	r5, [r4, #0]
    d82e:	6026      	str	r6, [r4, #0]
    d830:	1bad      	subs	r5, r5, r6
    d832:	f012 0f03 	tst.w	r2, #3
    d836:	bf0c      	ite	eq
    d838:	6963      	ldreq	r3, [r4, #20]
    d83a:	2300      	movne	r3, #0
    d83c:	60a3      	str	r3, [r4, #8]
    d83e:	e00a      	b.n	d856 <_fflush_r+0xee>
    d840:	4632      	mov	r2, r6
    d842:	462b      	mov	r3, r5
    d844:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    d846:	4640      	mov	r0, r8
    d848:	6a21      	ldr	r1, [r4, #32]
    d84a:	47b8      	blx	r7
    d84c:	2800      	cmp	r0, #0
    d84e:	ebc0 0505 	rsb	r5, r0, r5
    d852:	4406      	add	r6, r0
    d854:	dd04      	ble.n	d860 <_fflush_r+0xf8>
    d856:	2d00      	cmp	r5, #0
    d858:	dcf2      	bgt.n	d840 <_fflush_r+0xd8>
    d85a:	2000      	movs	r0, #0
    d85c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    d860:	89a3      	ldrh	r3, [r4, #12]
    d862:	f04f 30ff 	mov.w	r0, #4294967295
    d866:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    d86a:	81a3      	strh	r3, [r4, #12]
    d86c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    d870:	f000 f8ea 	bl	da48 <__sinit>
    d874:	e783      	b.n	d77e <_fflush_r+0x16>
    d876:	6862      	ldr	r2, [r4, #4]
    d878:	6b63      	ldr	r3, [r4, #52]	; 0x34
    d87a:	1aad      	subs	r5, r5, r2
    d87c:	2b00      	cmp	r3, #0
    d87e:	d0af      	beq.n	d7e0 <_fflush_r+0x78>
    d880:	6c23      	ldr	r3, [r4, #64]	; 0x40
    d882:	1aed      	subs	r5, r5, r3
    d884:	e7ac      	b.n	d7e0 <_fflush_r+0x78>
    d886:	6c22      	ldr	r2, [r4, #64]	; 0x40
    d888:	2a00      	cmp	r2, #0
    d88a:	dc9d      	bgt.n	d7c8 <_fflush_r+0x60>
    d88c:	e7e5      	b.n	d85a <_fflush_r+0xf2>
    d88e:	2301      	movs	r3, #1
    d890:	4640      	mov	r0, r8
    d892:	6a21      	ldr	r1, [r4, #32]
    d894:	47b0      	blx	r6
    d896:	f1b0 3fff 	cmp.w	r0, #4294967295
    d89a:	4605      	mov	r5, r0
    d89c:	d002      	beq.n	d8a4 <_fflush_r+0x13c>
    d89e:	89a3      	ldrh	r3, [r4, #12]
    d8a0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    d8a2:	e79a      	b.n	d7da <_fflush_r+0x72>
    d8a4:	f8d8 3000 	ldr.w	r3, [r8]
    d8a8:	2b1d      	cmp	r3, #29
    d8aa:	d0d6      	beq.n	d85a <_fflush_r+0xf2>
    d8ac:	89a3      	ldrh	r3, [r4, #12]
    d8ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    d8b2:	81a3      	strh	r3, [r4, #12]
    d8b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000d8b8 <fflush>:
    d8b8:	4601      	mov	r1, r0
    d8ba:	b128      	cbz	r0, d8c8 <fflush+0x10>
    d8bc:	f240 036c 	movw	r3, #108	; 0x6c
    d8c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d8c4:	6818      	ldr	r0, [r3, #0]
    d8c6:	e74f      	b.n	d768 <_fflush_r>
    d8c8:	f642 63b0 	movw	r3, #11952	; 0x2eb0
    d8cc:	f24d 7169 	movw	r1, #55145	; 0xd769
    d8d0:	f2c0 0301 	movt	r3, #1
    d8d4:	f2c0 0100 	movt	r1, #0
    d8d8:	6818      	ldr	r0, [r3, #0]
    d8da:	f000 bbb3 	b.w	e044 <_fwalk_reent>
    d8de:	bf00      	nop

0000d8e0 <__sfp_lock_acquire>:
    d8e0:	4770      	bx	lr
    d8e2:	bf00      	nop

0000d8e4 <__sfp_lock_release>:
    d8e4:	4770      	bx	lr
    d8e6:	bf00      	nop

0000d8e8 <__sinit_lock_acquire>:
    d8e8:	4770      	bx	lr
    d8ea:	bf00      	nop

0000d8ec <__sinit_lock_release>:
    d8ec:	4770      	bx	lr
    d8ee:	bf00      	nop

0000d8f0 <__fp_lock>:
    d8f0:	2000      	movs	r0, #0
    d8f2:	4770      	bx	lr

0000d8f4 <__fp_unlock>:
    d8f4:	2000      	movs	r0, #0
    d8f6:	4770      	bx	lr

0000d8f8 <__fp_unlock_all>:
    d8f8:	f240 036c 	movw	r3, #108	; 0x6c
    d8fc:	f64d 01f5 	movw	r1, #55541	; 0xd8f5
    d900:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d904:	f2c0 0100 	movt	r1, #0
    d908:	6818      	ldr	r0, [r3, #0]
    d90a:	f000 bbc5 	b.w	e098 <_fwalk>
    d90e:	bf00      	nop

0000d910 <__fp_lock_all>:
    d910:	f240 036c 	movw	r3, #108	; 0x6c
    d914:	f64d 01f1 	movw	r1, #55537	; 0xd8f1
    d918:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d91c:	f2c0 0100 	movt	r1, #0
    d920:	6818      	ldr	r0, [r3, #0]
    d922:	f000 bbb9 	b.w	e098 <_fwalk>
    d926:	bf00      	nop

0000d928 <_cleanup_r>:
    d928:	f241 4179 	movw	r1, #5241	; 0x1479
    d92c:	f2c0 0101 	movt	r1, #1
    d930:	f000 bbb2 	b.w	e098 <_fwalk>

0000d934 <_cleanup>:
    d934:	f642 63b0 	movw	r3, #11952	; 0x2eb0
    d938:	f2c0 0301 	movt	r3, #1
    d93c:	6818      	ldr	r0, [r3, #0]
    d93e:	e7f3      	b.n	d928 <_cleanup_r>

0000d940 <std>:
    d940:	b510      	push	{r4, lr}
    d942:	4604      	mov	r4, r0
    d944:	2300      	movs	r3, #0
    d946:	305c      	adds	r0, #92	; 0x5c
    d948:	81a1      	strh	r1, [r4, #12]
    d94a:	4619      	mov	r1, r3
    d94c:	81e2      	strh	r2, [r4, #14]
    d94e:	2208      	movs	r2, #8
    d950:	6023      	str	r3, [r4, #0]
    d952:	6063      	str	r3, [r4, #4]
    d954:	60a3      	str	r3, [r4, #8]
    d956:	6663      	str	r3, [r4, #100]	; 0x64
    d958:	6123      	str	r3, [r4, #16]
    d95a:	6163      	str	r3, [r4, #20]
    d95c:	61a3      	str	r3, [r4, #24]
    d95e:	f001 f901 	bl	eb64 <memset>
    d962:	f64f 20a1 	movw	r0, #64161	; 0xfaa1
    d966:	f64f 2165 	movw	r1, #64101	; 0xfa65
    d96a:	f64f 223d 	movw	r2, #64061	; 0xfa3d
    d96e:	f64f 2335 	movw	r3, #64053	; 0xfa35
    d972:	f2c0 0000 	movt	r0, #0
    d976:	f2c0 0100 	movt	r1, #0
    d97a:	f2c0 0200 	movt	r2, #0
    d97e:	f2c0 0300 	movt	r3, #0
    d982:	6260      	str	r0, [r4, #36]	; 0x24
    d984:	62a1      	str	r1, [r4, #40]	; 0x28
    d986:	62e2      	str	r2, [r4, #44]	; 0x2c
    d988:	6323      	str	r3, [r4, #48]	; 0x30
    d98a:	6224      	str	r4, [r4, #32]
    d98c:	bd10      	pop	{r4, pc}
    d98e:	bf00      	nop

0000d990 <__sfmoreglue>:
    d990:	b570      	push	{r4, r5, r6, lr}
    d992:	2568      	movs	r5, #104	; 0x68
    d994:	460e      	mov	r6, r1
    d996:	fb05 f501 	mul.w	r5, r5, r1
    d99a:	f105 010c 	add.w	r1, r5, #12
    d99e:	f000 fc67 	bl	e270 <_malloc_r>
    d9a2:	4604      	mov	r4, r0
    d9a4:	b148      	cbz	r0, d9ba <__sfmoreglue+0x2a>
    d9a6:	f100 030c 	add.w	r3, r0, #12
    d9aa:	2100      	movs	r1, #0
    d9ac:	6046      	str	r6, [r0, #4]
    d9ae:	462a      	mov	r2, r5
    d9b0:	4618      	mov	r0, r3
    d9b2:	6021      	str	r1, [r4, #0]
    d9b4:	60a3      	str	r3, [r4, #8]
    d9b6:	f001 f8d5 	bl	eb64 <memset>
    d9ba:	4620      	mov	r0, r4
    d9bc:	bd70      	pop	{r4, r5, r6, pc}
    d9be:	bf00      	nop

0000d9c0 <__sfp>:
    d9c0:	f642 63b0 	movw	r3, #11952	; 0x2eb0
    d9c4:	f2c0 0301 	movt	r3, #1
    d9c8:	b570      	push	{r4, r5, r6, lr}
    d9ca:	681d      	ldr	r5, [r3, #0]
    d9cc:	4606      	mov	r6, r0
    d9ce:	69ab      	ldr	r3, [r5, #24]
    d9d0:	2b00      	cmp	r3, #0
    d9d2:	d02a      	beq.n	da2a <__sfp+0x6a>
    d9d4:	35d8      	adds	r5, #216	; 0xd8
    d9d6:	686b      	ldr	r3, [r5, #4]
    d9d8:	68ac      	ldr	r4, [r5, #8]
    d9da:	3b01      	subs	r3, #1
    d9dc:	d503      	bpl.n	d9e6 <__sfp+0x26>
    d9de:	e020      	b.n	da22 <__sfp+0x62>
    d9e0:	3468      	adds	r4, #104	; 0x68
    d9e2:	3b01      	subs	r3, #1
    d9e4:	d41d      	bmi.n	da22 <__sfp+0x62>
    d9e6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    d9ea:	2a00      	cmp	r2, #0
    d9ec:	d1f8      	bne.n	d9e0 <__sfp+0x20>
    d9ee:	2500      	movs	r5, #0
    d9f0:	f04f 33ff 	mov.w	r3, #4294967295
    d9f4:	6665      	str	r5, [r4, #100]	; 0x64
    d9f6:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    d9fa:	81e3      	strh	r3, [r4, #14]
    d9fc:	4629      	mov	r1, r5
    d9fe:	f04f 0301 	mov.w	r3, #1
    da02:	6025      	str	r5, [r4, #0]
    da04:	81a3      	strh	r3, [r4, #12]
    da06:	2208      	movs	r2, #8
    da08:	60a5      	str	r5, [r4, #8]
    da0a:	6065      	str	r5, [r4, #4]
    da0c:	6125      	str	r5, [r4, #16]
    da0e:	6165      	str	r5, [r4, #20]
    da10:	61a5      	str	r5, [r4, #24]
    da12:	f001 f8a7 	bl	eb64 <memset>
    da16:	64e5      	str	r5, [r4, #76]	; 0x4c
    da18:	6365      	str	r5, [r4, #52]	; 0x34
    da1a:	63a5      	str	r5, [r4, #56]	; 0x38
    da1c:	64a5      	str	r5, [r4, #72]	; 0x48
    da1e:	4620      	mov	r0, r4
    da20:	bd70      	pop	{r4, r5, r6, pc}
    da22:	6828      	ldr	r0, [r5, #0]
    da24:	b128      	cbz	r0, da32 <__sfp+0x72>
    da26:	4605      	mov	r5, r0
    da28:	e7d5      	b.n	d9d6 <__sfp+0x16>
    da2a:	4628      	mov	r0, r5
    da2c:	f000 f80c 	bl	da48 <__sinit>
    da30:	e7d0      	b.n	d9d4 <__sfp+0x14>
    da32:	4630      	mov	r0, r6
    da34:	2104      	movs	r1, #4
    da36:	f7ff ffab 	bl	d990 <__sfmoreglue>
    da3a:	6028      	str	r0, [r5, #0]
    da3c:	2800      	cmp	r0, #0
    da3e:	d1f2      	bne.n	da26 <__sfp+0x66>
    da40:	230c      	movs	r3, #12
    da42:	4604      	mov	r4, r0
    da44:	6033      	str	r3, [r6, #0]
    da46:	e7ea      	b.n	da1e <__sfp+0x5e>

0000da48 <__sinit>:
    da48:	b570      	push	{r4, r5, r6, lr}
    da4a:	6986      	ldr	r6, [r0, #24]
    da4c:	4604      	mov	r4, r0
    da4e:	b106      	cbz	r6, da52 <__sinit+0xa>
    da50:	bd70      	pop	{r4, r5, r6, pc}
    da52:	f64d 1329 	movw	r3, #55593	; 0xd929
    da56:	2501      	movs	r5, #1
    da58:	f2c0 0300 	movt	r3, #0
    da5c:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
    da60:	6283      	str	r3, [r0, #40]	; 0x28
    da62:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
    da66:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
    da6a:	6185      	str	r5, [r0, #24]
    da6c:	f7ff ffa8 	bl	d9c0 <__sfp>
    da70:	6060      	str	r0, [r4, #4]
    da72:	4620      	mov	r0, r4
    da74:	f7ff ffa4 	bl	d9c0 <__sfp>
    da78:	60a0      	str	r0, [r4, #8]
    da7a:	4620      	mov	r0, r4
    da7c:	f7ff ffa0 	bl	d9c0 <__sfp>
    da80:	4632      	mov	r2, r6
    da82:	2104      	movs	r1, #4
    da84:	4623      	mov	r3, r4
    da86:	60e0      	str	r0, [r4, #12]
    da88:	6860      	ldr	r0, [r4, #4]
    da8a:	f7ff ff59 	bl	d940 <std>
    da8e:	462a      	mov	r2, r5
    da90:	68a0      	ldr	r0, [r4, #8]
    da92:	2109      	movs	r1, #9
    da94:	4623      	mov	r3, r4
    da96:	f7ff ff53 	bl	d940 <std>
    da9a:	4623      	mov	r3, r4
    da9c:	68e0      	ldr	r0, [r4, #12]
    da9e:	2112      	movs	r1, #18
    daa0:	2202      	movs	r2, #2
    daa2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    daa6:	e74b      	b.n	d940 <std>

0000daa8 <_malloc_trim_r>:
    daa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    daaa:	f240 1478 	movw	r4, #376	; 0x178
    daae:	f2c2 0400 	movt	r4, #8192	; 0x2000
    dab2:	460f      	mov	r7, r1
    dab4:	4605      	mov	r5, r0
    dab6:	f001 f8bf 	bl	ec38 <__malloc_lock>
    daba:	68a3      	ldr	r3, [r4, #8]
    dabc:	685e      	ldr	r6, [r3, #4]
    dabe:	f026 0603 	bic.w	r6, r6, #3
    dac2:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
    dac6:	330f      	adds	r3, #15
    dac8:	1bdf      	subs	r7, r3, r7
    daca:	0b3f      	lsrs	r7, r7, #12
    dacc:	3f01      	subs	r7, #1
    dace:	033f      	lsls	r7, r7, #12
    dad0:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
    dad4:	db07      	blt.n	dae6 <_malloc_trim_r+0x3e>
    dad6:	2100      	movs	r1, #0
    dad8:	4628      	mov	r0, r5
    dada:	f001 ff57 	bl	f98c <_sbrk_r>
    dade:	68a3      	ldr	r3, [r4, #8]
    dae0:	18f3      	adds	r3, r6, r3
    dae2:	4283      	cmp	r3, r0
    dae4:	d004      	beq.n	daf0 <_malloc_trim_r+0x48>
    dae6:	4628      	mov	r0, r5
    dae8:	f001 f8a8 	bl	ec3c <__malloc_unlock>
    daec:	2000      	movs	r0, #0
    daee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    daf0:	4279      	negs	r1, r7
    daf2:	4628      	mov	r0, r5
    daf4:	f001 ff4a 	bl	f98c <_sbrk_r>
    daf8:	f1b0 3fff 	cmp.w	r0, #4294967295
    dafc:	d010      	beq.n	db20 <_malloc_trim_r+0x78>
    dafe:	68a2      	ldr	r2, [r4, #8]
    db00:	f240 53e0 	movw	r3, #1504	; 0x5e0
    db04:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db08:	1bf6      	subs	r6, r6, r7
    db0a:	f046 0601 	orr.w	r6, r6, #1
    db0e:	4628      	mov	r0, r5
    db10:	6056      	str	r6, [r2, #4]
    db12:	681a      	ldr	r2, [r3, #0]
    db14:	1bd7      	subs	r7, r2, r7
    db16:	601f      	str	r7, [r3, #0]
    db18:	f001 f890 	bl	ec3c <__malloc_unlock>
    db1c:	2001      	movs	r0, #1
    db1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    db20:	2100      	movs	r1, #0
    db22:	4628      	mov	r0, r5
    db24:	f001 ff32 	bl	f98c <_sbrk_r>
    db28:	68a3      	ldr	r3, [r4, #8]
    db2a:	1ac2      	subs	r2, r0, r3
    db2c:	2a0f      	cmp	r2, #15
    db2e:	ddda      	ble.n	dae6 <_malloc_trim_r+0x3e>
    db30:	f240 5480 	movw	r4, #1408	; 0x580
    db34:	f240 51e0 	movw	r1, #1504	; 0x5e0
    db38:	f2c2 0400 	movt	r4, #8192	; 0x2000
    db3c:	f2c2 0100 	movt	r1, #8192	; 0x2000
    db40:	f042 0201 	orr.w	r2, r2, #1
    db44:	6824      	ldr	r4, [r4, #0]
    db46:	1b00      	subs	r0, r0, r4
    db48:	6008      	str	r0, [r1, #0]
    db4a:	605a      	str	r2, [r3, #4]
    db4c:	e7cb      	b.n	dae6 <_malloc_trim_r+0x3e>
    db4e:	bf00      	nop

0000db50 <_free_r>:
    db50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    db54:	4605      	mov	r5, r0
    db56:	460c      	mov	r4, r1
    db58:	2900      	cmp	r1, #0
    db5a:	f000 8088 	beq.w	dc6e <_free_r+0x11e>
    db5e:	f001 f86b 	bl	ec38 <__malloc_lock>
    db62:	f1a4 0208 	sub.w	r2, r4, #8
    db66:	f240 1078 	movw	r0, #376	; 0x178
    db6a:	6856      	ldr	r6, [r2, #4]
    db6c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    db70:	f026 0301 	bic.w	r3, r6, #1
    db74:	f8d0 c008 	ldr.w	ip, [r0, #8]
    db78:	18d1      	adds	r1, r2, r3
    db7a:	458c      	cmp	ip, r1
    db7c:	684f      	ldr	r7, [r1, #4]
    db7e:	f027 0703 	bic.w	r7, r7, #3
    db82:	f000 8095 	beq.w	dcb0 <_free_r+0x160>
    db86:	f016 0601 	ands.w	r6, r6, #1
    db8a:	604f      	str	r7, [r1, #4]
    db8c:	d05f      	beq.n	dc4e <_free_r+0xfe>
    db8e:	2600      	movs	r6, #0
    db90:	19cc      	adds	r4, r1, r7
    db92:	6864      	ldr	r4, [r4, #4]
    db94:	f014 0f01 	tst.w	r4, #1
    db98:	d106      	bne.n	dba8 <_free_r+0x58>
    db9a:	19db      	adds	r3, r3, r7
    db9c:	2e00      	cmp	r6, #0
    db9e:	d07a      	beq.n	dc96 <_free_r+0x146>
    dba0:	688c      	ldr	r4, [r1, #8]
    dba2:	68c9      	ldr	r1, [r1, #12]
    dba4:	608c      	str	r4, [r1, #8]
    dba6:	60e1      	str	r1, [r4, #12]
    dba8:	f043 0101 	orr.w	r1, r3, #1
    dbac:	50d3      	str	r3, [r2, r3]
    dbae:	6051      	str	r1, [r2, #4]
    dbb0:	2e00      	cmp	r6, #0
    dbb2:	d147      	bne.n	dc44 <_free_r+0xf4>
    dbb4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    dbb8:	d35b      	bcc.n	dc72 <_free_r+0x122>
    dbba:	0a59      	lsrs	r1, r3, #9
    dbbc:	2904      	cmp	r1, #4
    dbbe:	bf9e      	ittt	ls
    dbc0:	ea4f 1c93 	movls.w	ip, r3, lsr #6
    dbc4:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
    dbc8:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    dbcc:	d928      	bls.n	dc20 <_free_r+0xd0>
    dbce:	2914      	cmp	r1, #20
    dbd0:	bf9c      	itt	ls
    dbd2:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
    dbd6:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    dbda:	d921      	bls.n	dc20 <_free_r+0xd0>
    dbdc:	2954      	cmp	r1, #84	; 0x54
    dbde:	bf9e      	ittt	ls
    dbe0:	ea4f 3c13 	movls.w	ip, r3, lsr #12
    dbe4:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
    dbe8:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    dbec:	d918      	bls.n	dc20 <_free_r+0xd0>
    dbee:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
    dbf2:	bf9e      	ittt	ls
    dbf4:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
    dbf8:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
    dbfc:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    dc00:	d90e      	bls.n	dc20 <_free_r+0xd0>
    dc02:	f240 5c54 	movw	ip, #1364	; 0x554
    dc06:	4561      	cmp	r1, ip
    dc08:	bf95      	itete	ls
    dc0a:	ea4f 4c93 	movls.w	ip, r3, lsr #18
    dc0e:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
    dc12:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
    dc16:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
    dc1a:	bf98      	it	ls
    dc1c:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    dc20:	1904      	adds	r4, r0, r4
    dc22:	68a1      	ldr	r1, [r4, #8]
    dc24:	42a1      	cmp	r1, r4
    dc26:	d103      	bne.n	dc30 <_free_r+0xe0>
    dc28:	e064      	b.n	dcf4 <_free_r+0x1a4>
    dc2a:	6889      	ldr	r1, [r1, #8]
    dc2c:	428c      	cmp	r4, r1
    dc2e:	d004      	beq.n	dc3a <_free_r+0xea>
    dc30:	6848      	ldr	r0, [r1, #4]
    dc32:	f020 0003 	bic.w	r0, r0, #3
    dc36:	4283      	cmp	r3, r0
    dc38:	d3f7      	bcc.n	dc2a <_free_r+0xda>
    dc3a:	68cb      	ldr	r3, [r1, #12]
    dc3c:	60d3      	str	r3, [r2, #12]
    dc3e:	6091      	str	r1, [r2, #8]
    dc40:	60ca      	str	r2, [r1, #12]
    dc42:	609a      	str	r2, [r3, #8]
    dc44:	4628      	mov	r0, r5
    dc46:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    dc4a:	f000 bff7 	b.w	ec3c <__malloc_unlock>
    dc4e:	f854 4c08 	ldr.w	r4, [r4, #-8]
    dc52:	f100 0c08 	add.w	ip, r0, #8
    dc56:	1b12      	subs	r2, r2, r4
    dc58:	191b      	adds	r3, r3, r4
    dc5a:	6894      	ldr	r4, [r2, #8]
    dc5c:	4564      	cmp	r4, ip
    dc5e:	d047      	beq.n	dcf0 <_free_r+0x1a0>
    dc60:	f8d2 c00c 	ldr.w	ip, [r2, #12]
    dc64:	f8cc 4008 	str.w	r4, [ip, #8]
    dc68:	f8c4 c00c 	str.w	ip, [r4, #12]
    dc6c:	e790      	b.n	db90 <_free_r+0x40>
    dc6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    dc72:	08db      	lsrs	r3, r3, #3
    dc74:	f04f 0c01 	mov.w	ip, #1
    dc78:	6846      	ldr	r6, [r0, #4]
    dc7a:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
    dc7e:	109b      	asrs	r3, r3, #2
    dc80:	fa0c f303 	lsl.w	r3, ip, r3
    dc84:	60d1      	str	r1, [r2, #12]
    dc86:	688c      	ldr	r4, [r1, #8]
    dc88:	ea46 0303 	orr.w	r3, r6, r3
    dc8c:	6043      	str	r3, [r0, #4]
    dc8e:	6094      	str	r4, [r2, #8]
    dc90:	60e2      	str	r2, [r4, #12]
    dc92:	608a      	str	r2, [r1, #8]
    dc94:	e7d6      	b.n	dc44 <_free_r+0xf4>
    dc96:	688c      	ldr	r4, [r1, #8]
    dc98:	4f1c      	ldr	r7, [pc, #112]	; (dd0c <_free_r+0x1bc>)
    dc9a:	42bc      	cmp	r4, r7
    dc9c:	d181      	bne.n	dba2 <_free_r+0x52>
    dc9e:	50d3      	str	r3, [r2, r3]
    dca0:	f043 0301 	orr.w	r3, r3, #1
    dca4:	60e2      	str	r2, [r4, #12]
    dca6:	60a2      	str	r2, [r4, #8]
    dca8:	6053      	str	r3, [r2, #4]
    dcaa:	6094      	str	r4, [r2, #8]
    dcac:	60d4      	str	r4, [r2, #12]
    dcae:	e7c9      	b.n	dc44 <_free_r+0xf4>
    dcb0:	18fb      	adds	r3, r7, r3
    dcb2:	f016 0f01 	tst.w	r6, #1
    dcb6:	d107      	bne.n	dcc8 <_free_r+0x178>
    dcb8:	f854 1c08 	ldr.w	r1, [r4, #-8]
    dcbc:	1a52      	subs	r2, r2, r1
    dcbe:	185b      	adds	r3, r3, r1
    dcc0:	68d4      	ldr	r4, [r2, #12]
    dcc2:	6891      	ldr	r1, [r2, #8]
    dcc4:	60a1      	str	r1, [r4, #8]
    dcc6:	60cc      	str	r4, [r1, #12]
    dcc8:	f240 5184 	movw	r1, #1412	; 0x584
    dccc:	6082      	str	r2, [r0, #8]
    dcce:	f2c2 0100 	movt	r1, #8192	; 0x2000
    dcd2:	f043 0001 	orr.w	r0, r3, #1
    dcd6:	6050      	str	r0, [r2, #4]
    dcd8:	680a      	ldr	r2, [r1, #0]
    dcda:	4293      	cmp	r3, r2
    dcdc:	d3b2      	bcc.n	dc44 <_free_r+0xf4>
    dcde:	f240 53dc 	movw	r3, #1500	; 0x5dc
    dce2:	4628      	mov	r0, r5
    dce4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dce8:	6819      	ldr	r1, [r3, #0]
    dcea:	f7ff fedd 	bl	daa8 <_malloc_trim_r>
    dcee:	e7a9      	b.n	dc44 <_free_r+0xf4>
    dcf0:	2601      	movs	r6, #1
    dcf2:	e74d      	b.n	db90 <_free_r+0x40>
    dcf4:	2601      	movs	r6, #1
    dcf6:	6844      	ldr	r4, [r0, #4]
    dcf8:	ea4f 0cac 	mov.w	ip, ip, asr #2
    dcfc:	460b      	mov	r3, r1
    dcfe:	fa06 fc0c 	lsl.w	ip, r6, ip
    dd02:	ea44 040c 	orr.w	r4, r4, ip
    dd06:	6044      	str	r4, [r0, #4]
    dd08:	e798      	b.n	dc3c <_free_r+0xec>
    dd0a:	bf00      	nop
    dd0c:	20000180 	.word	0x20000180

0000dd10 <__sfvwrite_r>:
    dd10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    dd14:	6893      	ldr	r3, [r2, #8]
    dd16:	b085      	sub	sp, #20
    dd18:	4690      	mov	r8, r2
    dd1a:	460c      	mov	r4, r1
    dd1c:	9003      	str	r0, [sp, #12]
    dd1e:	2b00      	cmp	r3, #0
    dd20:	d064      	beq.n	ddec <__sfvwrite_r+0xdc>
    dd22:	8988      	ldrh	r0, [r1, #12]
    dd24:	fa1f fa80 	uxth.w	sl, r0
    dd28:	f01a 0f08 	tst.w	sl, #8
    dd2c:	f000 80a0 	beq.w	de70 <__sfvwrite_r+0x160>
    dd30:	690b      	ldr	r3, [r1, #16]
    dd32:	2b00      	cmp	r3, #0
    dd34:	f000 809c 	beq.w	de70 <__sfvwrite_r+0x160>
    dd38:	f01a 0b02 	ands.w	fp, sl, #2
    dd3c:	f8d8 5000 	ldr.w	r5, [r8]
    dd40:	bf1c      	itt	ne
    dd42:	f04f 0a00 	movne.w	sl, #0
    dd46:	4657      	movne	r7, sl
    dd48:	d136      	bne.n	ddb8 <__sfvwrite_r+0xa8>
    dd4a:	f01a 0a01 	ands.w	sl, sl, #1
    dd4e:	bf1d      	ittte	ne
    dd50:	46dc      	movne	ip, fp
    dd52:	46d9      	movne	r9, fp
    dd54:	465f      	movne	r7, fp
    dd56:	4656      	moveq	r6, sl
    dd58:	d152      	bne.n	de00 <__sfvwrite_r+0xf0>
    dd5a:	b326      	cbz	r6, dda6 <__sfvwrite_r+0x96>
    dd5c:	b280      	uxth	r0, r0
    dd5e:	68a7      	ldr	r7, [r4, #8]
    dd60:	f410 7f00 	tst.w	r0, #512	; 0x200
    dd64:	f000 808f 	beq.w	de86 <__sfvwrite_r+0x176>
    dd68:	42be      	cmp	r6, r7
    dd6a:	46bb      	mov	fp, r7
    dd6c:	f080 80a7 	bcs.w	debe <__sfvwrite_r+0x1ae>
    dd70:	6820      	ldr	r0, [r4, #0]
    dd72:	4637      	mov	r7, r6
    dd74:	46b3      	mov	fp, r6
    dd76:	465a      	mov	r2, fp
    dd78:	4651      	mov	r1, sl
    dd7a:	f000 fe97 	bl	eaac <memmove>
    dd7e:	68a2      	ldr	r2, [r4, #8]
    dd80:	6823      	ldr	r3, [r4, #0]
    dd82:	46b1      	mov	r9, r6
    dd84:	1bd7      	subs	r7, r2, r7
    dd86:	60a7      	str	r7, [r4, #8]
    dd88:	4637      	mov	r7, r6
    dd8a:	445b      	add	r3, fp
    dd8c:	6023      	str	r3, [r4, #0]
    dd8e:	f8d8 3008 	ldr.w	r3, [r8, #8]
    dd92:	ebc9 0606 	rsb	r6, r9, r6
    dd96:	44ca      	add	sl, r9
    dd98:	1bdf      	subs	r7, r3, r7
    dd9a:	f8c8 7008 	str.w	r7, [r8, #8]
    dd9e:	b32f      	cbz	r7, ddec <__sfvwrite_r+0xdc>
    dda0:	89a0      	ldrh	r0, [r4, #12]
    dda2:	2e00      	cmp	r6, #0
    dda4:	d1da      	bne.n	dd5c <__sfvwrite_r+0x4c>
    dda6:	f8d5 a000 	ldr.w	sl, [r5]
    ddaa:	686e      	ldr	r6, [r5, #4]
    ddac:	3508      	adds	r5, #8
    ddae:	e7d4      	b.n	dd5a <__sfvwrite_r+0x4a>
    ddb0:	f8d5 a000 	ldr.w	sl, [r5]
    ddb4:	686f      	ldr	r7, [r5, #4]
    ddb6:	3508      	adds	r5, #8
    ddb8:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
    ddbc:	bf34      	ite	cc
    ddbe:	463b      	movcc	r3, r7
    ddc0:	f44f 6380 	movcs.w	r3, #1024	; 0x400
    ddc4:	4652      	mov	r2, sl
    ddc6:	9803      	ldr	r0, [sp, #12]
    ddc8:	2f00      	cmp	r7, #0
    ddca:	d0f1      	beq.n	ddb0 <__sfvwrite_r+0xa0>
    ddcc:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    ddce:	6a21      	ldr	r1, [r4, #32]
    ddd0:	47b0      	blx	r6
    ddd2:	2800      	cmp	r0, #0
    ddd4:	4482      	add	sl, r0
    ddd6:	ebc0 0707 	rsb	r7, r0, r7
    ddda:	f340 80ec 	ble.w	dfb6 <__sfvwrite_r+0x2a6>
    ddde:	f8d8 3008 	ldr.w	r3, [r8, #8]
    dde2:	1a18      	subs	r0, r3, r0
    dde4:	f8c8 0008 	str.w	r0, [r8, #8]
    dde8:	2800      	cmp	r0, #0
    ddea:	d1e5      	bne.n	ddb8 <__sfvwrite_r+0xa8>
    ddec:	2000      	movs	r0, #0
    ddee:	b005      	add	sp, #20
    ddf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ddf4:	f8d5 9000 	ldr.w	r9, [r5]
    ddf8:	f04f 0c00 	mov.w	ip, #0
    ddfc:	686f      	ldr	r7, [r5, #4]
    ddfe:	3508      	adds	r5, #8
    de00:	2f00      	cmp	r7, #0
    de02:	d0f7      	beq.n	ddf4 <__sfvwrite_r+0xe4>
    de04:	f1bc 0f00 	cmp.w	ip, #0
    de08:	f000 80b5 	beq.w	df76 <__sfvwrite_r+0x266>
    de0c:	6963      	ldr	r3, [r4, #20]
    de0e:	45bb      	cmp	fp, r7
    de10:	bf34      	ite	cc
    de12:	46da      	movcc	sl, fp
    de14:	46ba      	movcs	sl, r7
    de16:	68a6      	ldr	r6, [r4, #8]
    de18:	6820      	ldr	r0, [r4, #0]
    de1a:	6922      	ldr	r2, [r4, #16]
    de1c:	199e      	adds	r6, r3, r6
    de1e:	4290      	cmp	r0, r2
    de20:	bf94      	ite	ls
    de22:	2200      	movls	r2, #0
    de24:	2201      	movhi	r2, #1
    de26:	45b2      	cmp	sl, r6
    de28:	bfd4      	ite	le
    de2a:	2200      	movle	r2, #0
    de2c:	f002 0201 	andgt.w	r2, r2, #1
    de30:	2a00      	cmp	r2, #0
    de32:	f040 80ae 	bne.w	df92 <__sfvwrite_r+0x282>
    de36:	459a      	cmp	sl, r3
    de38:	f2c0 8082 	blt.w	df40 <__sfvwrite_r+0x230>
    de3c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    de3e:	464a      	mov	r2, r9
    de40:	f8cd c004 	str.w	ip, [sp, #4]
    de44:	9803      	ldr	r0, [sp, #12]
    de46:	6a21      	ldr	r1, [r4, #32]
    de48:	47b0      	blx	r6
    de4a:	f8dd c004 	ldr.w	ip, [sp, #4]
    de4e:	1e06      	subs	r6, r0, #0
    de50:	f340 80b1 	ble.w	dfb6 <__sfvwrite_r+0x2a6>
    de54:	ebbb 0b06 	subs.w	fp, fp, r6
    de58:	f000 8086 	beq.w	df68 <__sfvwrite_r+0x258>
    de5c:	f8d8 3008 	ldr.w	r3, [r8, #8]
    de60:	44b1      	add	r9, r6
    de62:	1bbf      	subs	r7, r7, r6
    de64:	1b9e      	subs	r6, r3, r6
    de66:	f8c8 6008 	str.w	r6, [r8, #8]
    de6a:	2e00      	cmp	r6, #0
    de6c:	d1c8      	bne.n	de00 <__sfvwrite_r+0xf0>
    de6e:	e7bd      	b.n	ddec <__sfvwrite_r+0xdc>
    de70:	9803      	ldr	r0, [sp, #12]
    de72:	4621      	mov	r1, r4
    de74:	f7fe fc18 	bl	c6a8 <__swsetup_r>
    de78:	2800      	cmp	r0, #0
    de7a:	f040 80d4 	bne.w	e026 <__sfvwrite_r+0x316>
    de7e:	89a0      	ldrh	r0, [r4, #12]
    de80:	fa1f fa80 	uxth.w	sl, r0
    de84:	e758      	b.n	dd38 <__sfvwrite_r+0x28>
    de86:	6820      	ldr	r0, [r4, #0]
    de88:	46b9      	mov	r9, r7
    de8a:	6923      	ldr	r3, [r4, #16]
    de8c:	4298      	cmp	r0, r3
    de8e:	bf94      	ite	ls
    de90:	2300      	movls	r3, #0
    de92:	2301      	movhi	r3, #1
    de94:	42b7      	cmp	r7, r6
    de96:	bf2c      	ite	cs
    de98:	2300      	movcs	r3, #0
    de9a:	f003 0301 	andcc.w	r3, r3, #1
    de9e:	2b00      	cmp	r3, #0
    dea0:	f040 809d 	bne.w	dfde <__sfvwrite_r+0x2ce>
    dea4:	6963      	ldr	r3, [r4, #20]
    dea6:	429e      	cmp	r6, r3
    dea8:	f0c0 808c 	bcc.w	dfc4 <__sfvwrite_r+0x2b4>
    deac:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    deae:	4652      	mov	r2, sl
    deb0:	9803      	ldr	r0, [sp, #12]
    deb2:	6a21      	ldr	r1, [r4, #32]
    deb4:	47b8      	blx	r7
    deb6:	1e07      	subs	r7, r0, #0
    deb8:	dd7d      	ble.n	dfb6 <__sfvwrite_r+0x2a6>
    deba:	46b9      	mov	r9, r7
    debc:	e767      	b.n	dd8e <__sfvwrite_r+0x7e>
    debe:	f410 6f90 	tst.w	r0, #1152	; 0x480
    dec2:	bf08      	it	eq
    dec4:	6820      	ldreq	r0, [r4, #0]
    dec6:	f43f af56 	beq.w	dd76 <__sfvwrite_r+0x66>
    deca:	6962      	ldr	r2, [r4, #20]
    decc:	6921      	ldr	r1, [r4, #16]
    dece:	6823      	ldr	r3, [r4, #0]
    ded0:	eb02 0942 	add.w	r9, r2, r2, lsl #1
    ded4:	1a5b      	subs	r3, r3, r1
    ded6:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
    deda:	f103 0c01 	add.w	ip, r3, #1
    dede:	44b4      	add	ip, r6
    dee0:	ea4f 0969 	mov.w	r9, r9, asr #1
    dee4:	45e1      	cmp	r9, ip
    dee6:	464a      	mov	r2, r9
    dee8:	bf3c      	itt	cc
    deea:	46e1      	movcc	r9, ip
    deec:	464a      	movcc	r2, r9
    deee:	f410 6f80 	tst.w	r0, #1024	; 0x400
    def2:	f000 8083 	beq.w	dffc <__sfvwrite_r+0x2ec>
    def6:	4611      	mov	r1, r2
    def8:	9803      	ldr	r0, [sp, #12]
    defa:	9302      	str	r3, [sp, #8]
    defc:	f000 f9b8 	bl	e270 <_malloc_r>
    df00:	9b02      	ldr	r3, [sp, #8]
    df02:	2800      	cmp	r0, #0
    df04:	f000 8099 	beq.w	e03a <__sfvwrite_r+0x32a>
    df08:	461a      	mov	r2, r3
    df0a:	6921      	ldr	r1, [r4, #16]
    df0c:	9302      	str	r3, [sp, #8]
    df0e:	9001      	str	r0, [sp, #4]
    df10:	f000 fd04 	bl	e91c <memcpy>
    df14:	89a2      	ldrh	r2, [r4, #12]
    df16:	9b02      	ldr	r3, [sp, #8]
    df18:	f8dd c004 	ldr.w	ip, [sp, #4]
    df1c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
    df20:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    df24:	81a2      	strh	r2, [r4, #12]
    df26:	ebc3 0209 	rsb	r2, r3, r9
    df2a:	eb0c 0003 	add.w	r0, ip, r3
    df2e:	4637      	mov	r7, r6
    df30:	46b3      	mov	fp, r6
    df32:	60a2      	str	r2, [r4, #8]
    df34:	f8c4 c010 	str.w	ip, [r4, #16]
    df38:	6020      	str	r0, [r4, #0]
    df3a:	f8c4 9014 	str.w	r9, [r4, #20]
    df3e:	e71a      	b.n	dd76 <__sfvwrite_r+0x66>
    df40:	4652      	mov	r2, sl
    df42:	4649      	mov	r1, r9
    df44:	4656      	mov	r6, sl
    df46:	f8cd c004 	str.w	ip, [sp, #4]
    df4a:	f000 fdaf 	bl	eaac <memmove>
    df4e:	68a2      	ldr	r2, [r4, #8]
    df50:	6823      	ldr	r3, [r4, #0]
    df52:	ebbb 0b06 	subs.w	fp, fp, r6
    df56:	ebca 0202 	rsb	r2, sl, r2
    df5a:	f8dd c004 	ldr.w	ip, [sp, #4]
    df5e:	4453      	add	r3, sl
    df60:	60a2      	str	r2, [r4, #8]
    df62:	6023      	str	r3, [r4, #0]
    df64:	f47f af7a 	bne.w	de5c <__sfvwrite_r+0x14c>
    df68:	9803      	ldr	r0, [sp, #12]
    df6a:	4621      	mov	r1, r4
    df6c:	f7ff fbfc 	bl	d768 <_fflush_r>
    df70:	bb08      	cbnz	r0, dfb6 <__sfvwrite_r+0x2a6>
    df72:	46dc      	mov	ip, fp
    df74:	e772      	b.n	de5c <__sfvwrite_r+0x14c>
    df76:	4648      	mov	r0, r9
    df78:	210a      	movs	r1, #10
    df7a:	463a      	mov	r2, r7
    df7c:	f000 fc94 	bl	e8a8 <memchr>
    df80:	2800      	cmp	r0, #0
    df82:	d04b      	beq.n	e01c <__sfvwrite_r+0x30c>
    df84:	f100 0b01 	add.w	fp, r0, #1
    df88:	f04f 0c01 	mov.w	ip, #1
    df8c:	ebc9 0b0b 	rsb	fp, r9, fp
    df90:	e73c      	b.n	de0c <__sfvwrite_r+0xfc>
    df92:	4649      	mov	r1, r9
    df94:	4632      	mov	r2, r6
    df96:	f8cd c004 	str.w	ip, [sp, #4]
    df9a:	f000 fd87 	bl	eaac <memmove>
    df9e:	6823      	ldr	r3, [r4, #0]
    dfa0:	4621      	mov	r1, r4
    dfa2:	9803      	ldr	r0, [sp, #12]
    dfa4:	199b      	adds	r3, r3, r6
    dfa6:	6023      	str	r3, [r4, #0]
    dfa8:	f7ff fbde 	bl	d768 <_fflush_r>
    dfac:	f8dd c004 	ldr.w	ip, [sp, #4]
    dfb0:	2800      	cmp	r0, #0
    dfb2:	f43f af4f 	beq.w	de54 <__sfvwrite_r+0x144>
    dfb6:	89a3      	ldrh	r3, [r4, #12]
    dfb8:	f04f 30ff 	mov.w	r0, #4294967295
    dfbc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    dfc0:	81a3      	strh	r3, [r4, #12]
    dfc2:	e714      	b.n	ddee <__sfvwrite_r+0xde>
    dfc4:	4632      	mov	r2, r6
    dfc6:	4651      	mov	r1, sl
    dfc8:	f000 fd70 	bl	eaac <memmove>
    dfcc:	68a2      	ldr	r2, [r4, #8]
    dfce:	6823      	ldr	r3, [r4, #0]
    dfd0:	4637      	mov	r7, r6
    dfd2:	1b92      	subs	r2, r2, r6
    dfd4:	46b1      	mov	r9, r6
    dfd6:	199b      	adds	r3, r3, r6
    dfd8:	60a2      	str	r2, [r4, #8]
    dfda:	6023      	str	r3, [r4, #0]
    dfdc:	e6d7      	b.n	dd8e <__sfvwrite_r+0x7e>
    dfde:	4651      	mov	r1, sl
    dfe0:	463a      	mov	r2, r7
    dfe2:	f000 fd63 	bl	eaac <memmove>
    dfe6:	6823      	ldr	r3, [r4, #0]
    dfe8:	9803      	ldr	r0, [sp, #12]
    dfea:	4621      	mov	r1, r4
    dfec:	19db      	adds	r3, r3, r7
    dfee:	6023      	str	r3, [r4, #0]
    dff0:	f7ff fbba 	bl	d768 <_fflush_r>
    dff4:	2800      	cmp	r0, #0
    dff6:	f43f aeca 	beq.w	dd8e <__sfvwrite_r+0x7e>
    dffa:	e7dc      	b.n	dfb6 <__sfvwrite_r+0x2a6>
    dffc:	9803      	ldr	r0, [sp, #12]
    dffe:	9302      	str	r3, [sp, #8]
    e000:	f001 faca 	bl	f598 <_realloc_r>
    e004:	9b02      	ldr	r3, [sp, #8]
    e006:	4684      	mov	ip, r0
    e008:	2800      	cmp	r0, #0
    e00a:	d18c      	bne.n	df26 <__sfvwrite_r+0x216>
    e00c:	6921      	ldr	r1, [r4, #16]
    e00e:	9803      	ldr	r0, [sp, #12]
    e010:	f7ff fd9e 	bl	db50 <_free_r>
    e014:	9903      	ldr	r1, [sp, #12]
    e016:	230c      	movs	r3, #12
    e018:	600b      	str	r3, [r1, #0]
    e01a:	e7cc      	b.n	dfb6 <__sfvwrite_r+0x2a6>
    e01c:	f107 0b01 	add.w	fp, r7, #1
    e020:	f04f 0c01 	mov.w	ip, #1
    e024:	e6f2      	b.n	de0c <__sfvwrite_r+0xfc>
    e026:	9903      	ldr	r1, [sp, #12]
    e028:	2209      	movs	r2, #9
    e02a:	89a3      	ldrh	r3, [r4, #12]
    e02c:	f04f 30ff 	mov.w	r0, #4294967295
    e030:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    e034:	600a      	str	r2, [r1, #0]
    e036:	81a3      	strh	r3, [r4, #12]
    e038:	e6d9      	b.n	ddee <__sfvwrite_r+0xde>
    e03a:	9a03      	ldr	r2, [sp, #12]
    e03c:	230c      	movs	r3, #12
    e03e:	6013      	str	r3, [r2, #0]
    e040:	e7b9      	b.n	dfb6 <__sfvwrite_r+0x2a6>
    e042:	bf00      	nop

0000e044 <_fwalk_reent>:
    e044:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    e048:	4607      	mov	r7, r0
    e04a:	468a      	mov	sl, r1
    e04c:	f7ff fc48 	bl	d8e0 <__sfp_lock_acquire>
    e050:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
    e054:	bf08      	it	eq
    e056:	46b0      	moveq	r8, r6
    e058:	d018      	beq.n	e08c <_fwalk_reent+0x48>
    e05a:	f04f 0800 	mov.w	r8, #0
    e05e:	6875      	ldr	r5, [r6, #4]
    e060:	68b4      	ldr	r4, [r6, #8]
    e062:	3d01      	subs	r5, #1
    e064:	d40f      	bmi.n	e086 <_fwalk_reent+0x42>
    e066:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    e06a:	b14b      	cbz	r3, e080 <_fwalk_reent+0x3c>
    e06c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    e070:	4621      	mov	r1, r4
    e072:	4638      	mov	r0, r7
    e074:	f1b3 3fff 	cmp.w	r3, #4294967295
    e078:	d002      	beq.n	e080 <_fwalk_reent+0x3c>
    e07a:	47d0      	blx	sl
    e07c:	ea48 0800 	orr.w	r8, r8, r0
    e080:	3468      	adds	r4, #104	; 0x68
    e082:	3d01      	subs	r5, #1
    e084:	d5ef      	bpl.n	e066 <_fwalk_reent+0x22>
    e086:	6836      	ldr	r6, [r6, #0]
    e088:	2e00      	cmp	r6, #0
    e08a:	d1e8      	bne.n	e05e <_fwalk_reent+0x1a>
    e08c:	f7ff fc2a 	bl	d8e4 <__sfp_lock_release>
    e090:	4640      	mov	r0, r8
    e092:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    e096:	bf00      	nop

0000e098 <_fwalk>:
    e098:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    e09c:	4606      	mov	r6, r0
    e09e:	4688      	mov	r8, r1
    e0a0:	f7ff fc1e 	bl	d8e0 <__sfp_lock_acquire>
    e0a4:	36d8      	adds	r6, #216	; 0xd8
    e0a6:	bf08      	it	eq
    e0a8:	4637      	moveq	r7, r6
    e0aa:	d015      	beq.n	e0d8 <_fwalk+0x40>
    e0ac:	2700      	movs	r7, #0
    e0ae:	6875      	ldr	r5, [r6, #4]
    e0b0:	68b4      	ldr	r4, [r6, #8]
    e0b2:	3d01      	subs	r5, #1
    e0b4:	d40d      	bmi.n	e0d2 <_fwalk+0x3a>
    e0b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    e0ba:	b13b      	cbz	r3, e0cc <_fwalk+0x34>
    e0bc:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    e0c0:	4620      	mov	r0, r4
    e0c2:	f1b3 3fff 	cmp.w	r3, #4294967295
    e0c6:	d001      	beq.n	e0cc <_fwalk+0x34>
    e0c8:	47c0      	blx	r8
    e0ca:	4307      	orrs	r7, r0
    e0cc:	3468      	adds	r4, #104	; 0x68
    e0ce:	3d01      	subs	r5, #1
    e0d0:	d5f1      	bpl.n	e0b6 <_fwalk+0x1e>
    e0d2:	6836      	ldr	r6, [r6, #0]
    e0d4:	2e00      	cmp	r6, #0
    e0d6:	d1ea      	bne.n	e0ae <_fwalk+0x16>
    e0d8:	f7ff fc04 	bl	d8e4 <__sfp_lock_release>
    e0dc:	4638      	mov	r0, r7
    e0de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    e0e2:	bf00      	nop

0000e0e4 <iswspace>:
    e0e4:	28ff      	cmp	r0, #255	; 0xff
    e0e6:	d809      	bhi.n	e0fc <iswspace+0x18>
    e0e8:	f240 1364 	movw	r3, #356	; 0x164
    e0ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e0f0:	681b      	ldr	r3, [r3, #0]
    e0f2:	18c0      	adds	r0, r0, r3
    e0f4:	7840      	ldrb	r0, [r0, #1]
    e0f6:	f000 0008 	and.w	r0, r0, #8
    e0fa:	4770      	bx	lr
    e0fc:	2000      	movs	r0, #0
    e0fe:	4770      	bx	lr

0000e100 <__locale_charset>:
    e100:	f243 03dc 	movw	r3, #12508	; 0x30dc
    e104:	f2c0 0301 	movt	r3, #1
    e108:	6818      	ldr	r0, [r3, #0]
    e10a:	4770      	bx	lr

0000e10c <_localeconv_r>:
    e10c:	4800      	ldr	r0, [pc, #0]	; (e110 <_localeconv_r+0x4>)
    e10e:	4770      	bx	lr
    e110:	000130e0 	.word	0x000130e0

0000e114 <localeconv>:
    e114:	4800      	ldr	r0, [pc, #0]	; (e118 <localeconv+0x4>)
    e116:	4770      	bx	lr
    e118:	000130e0 	.word	0x000130e0

0000e11c <_setlocale_r>:
    e11c:	b570      	push	{r4, r5, r6, lr}
    e11e:	4605      	mov	r5, r0
    e120:	460e      	mov	r6, r1
    e122:	4614      	mov	r4, r2
    e124:	b172      	cbz	r2, e144 <_setlocale_r+0x28>
    e126:	f642 61b4 	movw	r1, #11956	; 0x2eb4
    e12a:	4610      	mov	r0, r2
    e12c:	f2c0 0101 	movt	r1, #1
    e130:	f001 fcc8 	bl	fac4 <strcmp>
    e134:	b958      	cbnz	r0, e14e <_setlocale_r+0x32>
    e136:	f642 60b4 	movw	r0, #11956	; 0x2eb4
    e13a:	622c      	str	r4, [r5, #32]
    e13c:	f2c0 0001 	movt	r0, #1
    e140:	61ee      	str	r6, [r5, #28]
    e142:	bd70      	pop	{r4, r5, r6, pc}
    e144:	f642 60b4 	movw	r0, #11956	; 0x2eb4
    e148:	f2c0 0001 	movt	r0, #1
    e14c:	bd70      	pop	{r4, r5, r6, pc}
    e14e:	f642 61e8 	movw	r1, #12008	; 0x2ee8
    e152:	4620      	mov	r0, r4
    e154:	f2c0 0101 	movt	r1, #1
    e158:	f001 fcb4 	bl	fac4 <strcmp>
    e15c:	2800      	cmp	r0, #0
    e15e:	d0ea      	beq.n	e136 <_setlocale_r+0x1a>
    e160:	2000      	movs	r0, #0
    e162:	bd70      	pop	{r4, r5, r6, pc}

0000e164 <setlocale>:
    e164:	f240 036c 	movw	r3, #108	; 0x6c
    e168:	460a      	mov	r2, r1
    e16a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e16e:	4601      	mov	r1, r0
    e170:	6818      	ldr	r0, [r3, #0]
    e172:	e7d3      	b.n	e11c <_setlocale_r>

0000e174 <__smakebuf_r>:
    e174:	898b      	ldrh	r3, [r1, #12]
    e176:	b5f0      	push	{r4, r5, r6, r7, lr}
    e178:	460c      	mov	r4, r1
    e17a:	b29a      	uxth	r2, r3
    e17c:	b091      	sub	sp, #68	; 0x44
    e17e:	f012 0f02 	tst.w	r2, #2
    e182:	4605      	mov	r5, r0
    e184:	d141      	bne.n	e20a <__smakebuf_r+0x96>
    e186:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    e18a:	2900      	cmp	r1, #0
    e18c:	db18      	blt.n	e1c0 <__smakebuf_r+0x4c>
    e18e:	aa01      	add	r2, sp, #4
    e190:	f003 f97a 	bl	11488 <_fstat_r>
    e194:	2800      	cmp	r0, #0
    e196:	db11      	blt.n	e1bc <__smakebuf_r+0x48>
    e198:	9b02      	ldr	r3, [sp, #8]
    e19a:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
    e19e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
    e1a2:	bf14      	ite	ne
    e1a4:	2700      	movne	r7, #0
    e1a6:	2701      	moveq	r7, #1
    e1a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    e1ac:	d040      	beq.n	e230 <__smakebuf_r+0xbc>
    e1ae:	89a3      	ldrh	r3, [r4, #12]
    e1b0:	f44f 6680 	mov.w	r6, #1024	; 0x400
    e1b4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    e1b8:	81a3      	strh	r3, [r4, #12]
    e1ba:	e00b      	b.n	e1d4 <__smakebuf_r+0x60>
    e1bc:	89a3      	ldrh	r3, [r4, #12]
    e1be:	b29a      	uxth	r2, r3
    e1c0:	f012 0f80 	tst.w	r2, #128	; 0x80
    e1c4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    e1c8:	bf0c      	ite	eq
    e1ca:	f44f 6680 	moveq.w	r6, #1024	; 0x400
    e1ce:	2640      	movne	r6, #64	; 0x40
    e1d0:	2700      	movs	r7, #0
    e1d2:	81a3      	strh	r3, [r4, #12]
    e1d4:	4628      	mov	r0, r5
    e1d6:	4631      	mov	r1, r6
    e1d8:	f000 f84a 	bl	e270 <_malloc_r>
    e1dc:	b170      	cbz	r0, e1fc <__smakebuf_r+0x88>
    e1de:	89a1      	ldrh	r1, [r4, #12]
    e1e0:	f64d 1229 	movw	r2, #55593	; 0xd929
    e1e4:	f2c0 0200 	movt	r2, #0
    e1e8:	6120      	str	r0, [r4, #16]
    e1ea:	f041 0180 	orr.w	r1, r1, #128	; 0x80
    e1ee:	6166      	str	r6, [r4, #20]
    e1f0:	62aa      	str	r2, [r5, #40]	; 0x28
    e1f2:	81a1      	strh	r1, [r4, #12]
    e1f4:	6020      	str	r0, [r4, #0]
    e1f6:	b97f      	cbnz	r7, e218 <__smakebuf_r+0xa4>
    e1f8:	b011      	add	sp, #68	; 0x44
    e1fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    e1fc:	89a3      	ldrh	r3, [r4, #12]
    e1fe:	f413 7f00 	tst.w	r3, #512	; 0x200
    e202:	d1f9      	bne.n	e1f8 <__smakebuf_r+0x84>
    e204:	f043 0302 	orr.w	r3, r3, #2
    e208:	81a3      	strh	r3, [r4, #12]
    e20a:	f104 0347 	add.w	r3, r4, #71	; 0x47
    e20e:	6123      	str	r3, [r4, #16]
    e210:	6023      	str	r3, [r4, #0]
    e212:	2301      	movs	r3, #1
    e214:	6163      	str	r3, [r4, #20]
    e216:	e7ef      	b.n	e1f8 <__smakebuf_r+0x84>
    e218:	4628      	mov	r0, r5
    e21a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    e21e:	f003 fcfb 	bl	11c18 <_isatty_r>
    e222:	2800      	cmp	r0, #0
    e224:	d0e8      	beq.n	e1f8 <__smakebuf_r+0x84>
    e226:	89a3      	ldrh	r3, [r4, #12]
    e228:	f043 0301 	orr.w	r3, r3, #1
    e22c:	81a3      	strh	r3, [r4, #12]
    e22e:	e7e3      	b.n	e1f8 <__smakebuf_r+0x84>
    e230:	f64f 233d 	movw	r3, #64061	; 0xfa3d
    e234:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    e236:	f2c0 0300 	movt	r3, #0
    e23a:	429a      	cmp	r2, r3
    e23c:	d1b7      	bne.n	e1ae <__smakebuf_r+0x3a>
    e23e:	89a2      	ldrh	r2, [r4, #12]
    e240:	f44f 6380 	mov.w	r3, #1024	; 0x400
    e244:	461e      	mov	r6, r3
    e246:	6523      	str	r3, [r4, #80]	; 0x50
    e248:	ea42 0303 	orr.w	r3, r2, r3
    e24c:	81a3      	strh	r3, [r4, #12]
    e24e:	e7c1      	b.n	e1d4 <__smakebuf_r+0x60>

0000e250 <free>:
    e250:	f240 036c 	movw	r3, #108	; 0x6c
    e254:	4601      	mov	r1, r0
    e256:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e25a:	6818      	ldr	r0, [r3, #0]
    e25c:	f7ff bc78 	b.w	db50 <_free_r>

0000e260 <malloc>:
    e260:	f240 036c 	movw	r3, #108	; 0x6c
    e264:	4601      	mov	r1, r0
    e266:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e26a:	6818      	ldr	r0, [r3, #0]
    e26c:	f000 b800 	b.w	e270 <_malloc_r>

0000e270 <_malloc_r>:
    e270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    e274:	f101 040b 	add.w	r4, r1, #11
    e278:	2c16      	cmp	r4, #22
    e27a:	b083      	sub	sp, #12
    e27c:	4606      	mov	r6, r0
    e27e:	d82f      	bhi.n	e2e0 <_malloc_r+0x70>
    e280:	2300      	movs	r3, #0
    e282:	2410      	movs	r4, #16
    e284:	428c      	cmp	r4, r1
    e286:	bf2c      	ite	cs
    e288:	4619      	movcs	r1, r3
    e28a:	f043 0101 	orrcc.w	r1, r3, #1
    e28e:	2900      	cmp	r1, #0
    e290:	d130      	bne.n	e2f4 <_malloc_r+0x84>
    e292:	4630      	mov	r0, r6
    e294:	f000 fcd0 	bl	ec38 <__malloc_lock>
    e298:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
    e29c:	d22e      	bcs.n	e2fc <_malloc_r+0x8c>
    e29e:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
    e2a2:	f240 1578 	movw	r5, #376	; 0x178
    e2a6:	f2c2 0500 	movt	r5, #8192	; 0x2000
    e2aa:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
    e2ae:	68d3      	ldr	r3, [r2, #12]
    e2b0:	4293      	cmp	r3, r2
    e2b2:	f000 8206 	beq.w	e6c2 <_malloc_r+0x452>
    e2b6:	685a      	ldr	r2, [r3, #4]
    e2b8:	f103 0508 	add.w	r5, r3, #8
    e2bc:	68d9      	ldr	r1, [r3, #12]
    e2be:	4630      	mov	r0, r6
    e2c0:	f022 0c03 	bic.w	ip, r2, #3
    e2c4:	689a      	ldr	r2, [r3, #8]
    e2c6:	4463      	add	r3, ip
    e2c8:	685c      	ldr	r4, [r3, #4]
    e2ca:	608a      	str	r2, [r1, #8]
    e2cc:	f044 0401 	orr.w	r4, r4, #1
    e2d0:	60d1      	str	r1, [r2, #12]
    e2d2:	605c      	str	r4, [r3, #4]
    e2d4:	f000 fcb2 	bl	ec3c <__malloc_unlock>
    e2d8:	4628      	mov	r0, r5
    e2da:	b003      	add	sp, #12
    e2dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    e2e0:	f024 0407 	bic.w	r4, r4, #7
    e2e4:	0fe3      	lsrs	r3, r4, #31
    e2e6:	428c      	cmp	r4, r1
    e2e8:	bf2c      	ite	cs
    e2ea:	4619      	movcs	r1, r3
    e2ec:	f043 0101 	orrcc.w	r1, r3, #1
    e2f0:	2900      	cmp	r1, #0
    e2f2:	d0ce      	beq.n	e292 <_malloc_r+0x22>
    e2f4:	230c      	movs	r3, #12
    e2f6:	2500      	movs	r5, #0
    e2f8:	6033      	str	r3, [r6, #0]
    e2fa:	e7ed      	b.n	e2d8 <_malloc_r+0x68>
    e2fc:	ea5f 2e54 	movs.w	lr, r4, lsr #9
    e300:	bf04      	itt	eq
    e302:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
    e306:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
    e30a:	f040 8090 	bne.w	e42e <_malloc_r+0x1be>
    e30e:	f240 1578 	movw	r5, #376	; 0x178
    e312:	f2c2 0500 	movt	r5, #8192	; 0x2000
    e316:	1828      	adds	r0, r5, r0
    e318:	68c3      	ldr	r3, [r0, #12]
    e31a:	4298      	cmp	r0, r3
    e31c:	d106      	bne.n	e32c <_malloc_r+0xbc>
    e31e:	e00d      	b.n	e33c <_malloc_r+0xcc>
    e320:	2a00      	cmp	r2, #0
    e322:	f280 816f 	bge.w	e604 <_malloc_r+0x394>
    e326:	68db      	ldr	r3, [r3, #12]
    e328:	4298      	cmp	r0, r3
    e32a:	d007      	beq.n	e33c <_malloc_r+0xcc>
    e32c:	6859      	ldr	r1, [r3, #4]
    e32e:	f021 0103 	bic.w	r1, r1, #3
    e332:	1b0a      	subs	r2, r1, r4
    e334:	2a0f      	cmp	r2, #15
    e336:	ddf3      	ble.n	e320 <_malloc_r+0xb0>
    e338:	f10e 3eff 	add.w	lr, lr, #4294967295
    e33c:	f10e 0e01 	add.w	lr, lr, #1
    e340:	f240 1778 	movw	r7, #376	; 0x178
    e344:	f2c2 0700 	movt	r7, #8192	; 0x2000
    e348:	f107 0108 	add.w	r1, r7, #8
    e34c:	688b      	ldr	r3, [r1, #8]
    e34e:	4299      	cmp	r1, r3
    e350:	bf08      	it	eq
    e352:	687a      	ldreq	r2, [r7, #4]
    e354:	d026      	beq.n	e3a4 <_malloc_r+0x134>
    e356:	685a      	ldr	r2, [r3, #4]
    e358:	f022 0c03 	bic.w	ip, r2, #3
    e35c:	ebc4 020c 	rsb	r2, r4, ip
    e360:	2a0f      	cmp	r2, #15
    e362:	f300 8194 	bgt.w	e68e <_malloc_r+0x41e>
    e366:	2a00      	cmp	r2, #0
    e368:	60c9      	str	r1, [r1, #12]
    e36a:	6089      	str	r1, [r1, #8]
    e36c:	f280 8099 	bge.w	e4a2 <_malloc_r+0x232>
    e370:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
    e374:	f080 8165 	bcs.w	e642 <_malloc_r+0x3d2>
    e378:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
    e37c:	f04f 0a01 	mov.w	sl, #1
    e380:	687a      	ldr	r2, [r7, #4]
    e382:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
    e386:	ea4f 0cac 	mov.w	ip, ip, asr #2
    e38a:	fa0a fc0c 	lsl.w	ip, sl, ip
    e38e:	60d8      	str	r0, [r3, #12]
    e390:	f8d0 8008 	ldr.w	r8, [r0, #8]
    e394:	ea4c 0202 	orr.w	r2, ip, r2
    e398:	607a      	str	r2, [r7, #4]
    e39a:	f8c3 8008 	str.w	r8, [r3, #8]
    e39e:	f8c8 300c 	str.w	r3, [r8, #12]
    e3a2:	6083      	str	r3, [r0, #8]
    e3a4:	f04f 0c01 	mov.w	ip, #1
    e3a8:	ea4f 03ae 	mov.w	r3, lr, asr #2
    e3ac:	fa0c fc03 	lsl.w	ip, ip, r3
    e3b0:	4594      	cmp	ip, r2
    e3b2:	f200 8082 	bhi.w	e4ba <_malloc_r+0x24a>
    e3b6:	ea12 0f0c 	tst.w	r2, ip
    e3ba:	d108      	bne.n	e3ce <_malloc_r+0x15e>
    e3bc:	f02e 0e03 	bic.w	lr, lr, #3
    e3c0:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    e3c4:	f10e 0e04 	add.w	lr, lr, #4
    e3c8:	ea12 0f0c 	tst.w	r2, ip
    e3cc:	d0f8      	beq.n	e3c0 <_malloc_r+0x150>
    e3ce:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
    e3d2:	46f2      	mov	sl, lr
    e3d4:	46c8      	mov	r8, r9
    e3d6:	f8d8 300c 	ldr.w	r3, [r8, #12]
    e3da:	4598      	cmp	r8, r3
    e3dc:	d107      	bne.n	e3ee <_malloc_r+0x17e>
    e3de:	e168      	b.n	e6b2 <_malloc_r+0x442>
    e3e0:	2a00      	cmp	r2, #0
    e3e2:	f280 8178 	bge.w	e6d6 <_malloc_r+0x466>
    e3e6:	68db      	ldr	r3, [r3, #12]
    e3e8:	4598      	cmp	r8, r3
    e3ea:	f000 8162 	beq.w	e6b2 <_malloc_r+0x442>
    e3ee:	6858      	ldr	r0, [r3, #4]
    e3f0:	f020 0003 	bic.w	r0, r0, #3
    e3f4:	1b02      	subs	r2, r0, r4
    e3f6:	2a0f      	cmp	r2, #15
    e3f8:	ddf2      	ble.n	e3e0 <_malloc_r+0x170>
    e3fa:	461d      	mov	r5, r3
    e3fc:	191f      	adds	r7, r3, r4
    e3fe:	f8d3 c00c 	ldr.w	ip, [r3, #12]
    e402:	f044 0e01 	orr.w	lr, r4, #1
    e406:	f855 4f08 	ldr.w	r4, [r5, #8]!
    e40a:	4630      	mov	r0, r6
    e40c:	50ba      	str	r2, [r7, r2]
    e40e:	f042 0201 	orr.w	r2, r2, #1
    e412:	f8c3 e004 	str.w	lr, [r3, #4]
    e416:	f8cc 4008 	str.w	r4, [ip, #8]
    e41a:	f8c4 c00c 	str.w	ip, [r4, #12]
    e41e:	608f      	str	r7, [r1, #8]
    e420:	60cf      	str	r7, [r1, #12]
    e422:	607a      	str	r2, [r7, #4]
    e424:	60b9      	str	r1, [r7, #8]
    e426:	60f9      	str	r1, [r7, #12]
    e428:	f000 fc08 	bl	ec3c <__malloc_unlock>
    e42c:	e754      	b.n	e2d8 <_malloc_r+0x68>
    e42e:	f1be 0f04 	cmp.w	lr, #4
    e432:	bf9e      	ittt	ls
    e434:	ea4f 1e94 	movls.w	lr, r4, lsr #6
    e438:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
    e43c:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    e440:	f67f af65 	bls.w	e30e <_malloc_r+0x9e>
    e444:	f1be 0f14 	cmp.w	lr, #20
    e448:	bf9c      	itt	ls
    e44a:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
    e44e:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    e452:	f67f af5c 	bls.w	e30e <_malloc_r+0x9e>
    e456:	f1be 0f54 	cmp.w	lr, #84	; 0x54
    e45a:	bf9e      	ittt	ls
    e45c:	ea4f 3e14 	movls.w	lr, r4, lsr #12
    e460:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
    e464:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    e468:	f67f af51 	bls.w	e30e <_malloc_r+0x9e>
    e46c:	f5be 7faa 	cmp.w	lr, #340	; 0x154
    e470:	bf9e      	ittt	ls
    e472:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
    e476:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
    e47a:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    e47e:	f67f af46 	bls.w	e30e <_malloc_r+0x9e>
    e482:	f240 5354 	movw	r3, #1364	; 0x554
    e486:	459e      	cmp	lr, r3
    e488:	bf95      	itete	ls
    e48a:	ea4f 4e94 	movls.w	lr, r4, lsr #18
    e48e:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
    e492:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
    e496:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
    e49a:	bf98      	it	ls
    e49c:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    e4a0:	e735      	b.n	e30e <_malloc_r+0x9e>
    e4a2:	eb03 020c 	add.w	r2, r3, ip
    e4a6:	f103 0508 	add.w	r5, r3, #8
    e4aa:	4630      	mov	r0, r6
    e4ac:	6853      	ldr	r3, [r2, #4]
    e4ae:	f043 0301 	orr.w	r3, r3, #1
    e4b2:	6053      	str	r3, [r2, #4]
    e4b4:	f000 fbc2 	bl	ec3c <__malloc_unlock>
    e4b8:	e70e      	b.n	e2d8 <_malloc_r+0x68>
    e4ba:	f8d7 8008 	ldr.w	r8, [r7, #8]
    e4be:	f8d8 3004 	ldr.w	r3, [r8, #4]
    e4c2:	f023 0903 	bic.w	r9, r3, #3
    e4c6:	ebc4 0209 	rsb	r2, r4, r9
    e4ca:	454c      	cmp	r4, r9
    e4cc:	bf94      	ite	ls
    e4ce:	2300      	movls	r3, #0
    e4d0:	2301      	movhi	r3, #1
    e4d2:	2a0f      	cmp	r2, #15
    e4d4:	bfd8      	it	le
    e4d6:	f043 0301 	orrle.w	r3, r3, #1
    e4da:	2b00      	cmp	r3, #0
    e4dc:	f000 80a1 	beq.w	e622 <_malloc_r+0x3b2>
    e4e0:	f240 5bdc 	movw	fp, #1500	; 0x5dc
    e4e4:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
    e4e8:	f2c2 0b00 	movt	fp, #8192	; 0x2000
    e4ec:	f8db 3000 	ldr.w	r3, [fp]
    e4f0:	3310      	adds	r3, #16
    e4f2:	191b      	adds	r3, r3, r4
    e4f4:	f1b2 3fff 	cmp.w	r2, #4294967295
    e4f8:	d006      	beq.n	e508 <_malloc_r+0x298>
    e4fa:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
    e4fe:	331f      	adds	r3, #31
    e500:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
    e504:	f023 031f 	bic.w	r3, r3, #31
    e508:	4619      	mov	r1, r3
    e50a:	4630      	mov	r0, r6
    e50c:	9301      	str	r3, [sp, #4]
    e50e:	f001 fa3d 	bl	f98c <_sbrk_r>
    e512:	9b01      	ldr	r3, [sp, #4]
    e514:	f1b0 3fff 	cmp.w	r0, #4294967295
    e518:	4682      	mov	sl, r0
    e51a:	f000 80f4 	beq.w	e706 <_malloc_r+0x496>
    e51e:	eb08 0109 	add.w	r1, r8, r9
    e522:	4281      	cmp	r1, r0
    e524:	f200 80ec 	bhi.w	e700 <_malloc_r+0x490>
    e528:	f8db 2004 	ldr.w	r2, [fp, #4]
    e52c:	189a      	adds	r2, r3, r2
    e52e:	4551      	cmp	r1, sl
    e530:	f8cb 2004 	str.w	r2, [fp, #4]
    e534:	f000 8145 	beq.w	e7c2 <_malloc_r+0x552>
    e538:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
    e53c:	f240 1078 	movw	r0, #376	; 0x178
    e540:	f2c2 0000 	movt	r0, #8192	; 0x2000
    e544:	f1b5 3fff 	cmp.w	r5, #4294967295
    e548:	bf08      	it	eq
    e54a:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
    e54e:	d003      	beq.n	e558 <_malloc_r+0x2e8>
    e550:	4452      	add	r2, sl
    e552:	1a51      	subs	r1, r2, r1
    e554:	f8cb 1004 	str.w	r1, [fp, #4]
    e558:	f01a 0507 	ands.w	r5, sl, #7
    e55c:	4630      	mov	r0, r6
    e55e:	bf17      	itett	ne
    e560:	f1c5 0508 	rsbne	r5, r5, #8
    e564:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
    e568:	44aa      	addne	sl, r5
    e56a:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
    e56e:	4453      	add	r3, sl
    e570:	051b      	lsls	r3, r3, #20
    e572:	0d1b      	lsrs	r3, r3, #20
    e574:	1aed      	subs	r5, r5, r3
    e576:	4629      	mov	r1, r5
    e578:	f001 fa08 	bl	f98c <_sbrk_r>
    e57c:	f1b0 3fff 	cmp.w	r0, #4294967295
    e580:	f000 812c 	beq.w	e7dc <_malloc_r+0x56c>
    e584:	ebca 0100 	rsb	r1, sl, r0
    e588:	1949      	adds	r1, r1, r5
    e58a:	f041 0101 	orr.w	r1, r1, #1
    e58e:	f8db 2004 	ldr.w	r2, [fp, #4]
    e592:	f240 53dc 	movw	r3, #1500	; 0x5dc
    e596:	f8c7 a008 	str.w	sl, [r7, #8]
    e59a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e59e:	18aa      	adds	r2, r5, r2
    e5a0:	45b8      	cmp	r8, r7
    e5a2:	f8cb 2004 	str.w	r2, [fp, #4]
    e5a6:	f8ca 1004 	str.w	r1, [sl, #4]
    e5aa:	d017      	beq.n	e5dc <_malloc_r+0x36c>
    e5ac:	f1b9 0f0f 	cmp.w	r9, #15
    e5b0:	f240 80df 	bls.w	e772 <_malloc_r+0x502>
    e5b4:	f1a9 010c 	sub.w	r1, r9, #12
    e5b8:	2505      	movs	r5, #5
    e5ba:	f021 0107 	bic.w	r1, r1, #7
    e5be:	eb08 0001 	add.w	r0, r8, r1
    e5c2:	290f      	cmp	r1, #15
    e5c4:	6085      	str	r5, [r0, #8]
    e5c6:	6045      	str	r5, [r0, #4]
    e5c8:	f8d8 0004 	ldr.w	r0, [r8, #4]
    e5cc:	f000 0001 	and.w	r0, r0, #1
    e5d0:	ea41 0000 	orr.w	r0, r1, r0
    e5d4:	f8c8 0004 	str.w	r0, [r8, #4]
    e5d8:	f200 80ac 	bhi.w	e734 <_malloc_r+0x4c4>
    e5dc:	46d0      	mov	r8, sl
    e5de:	f240 53dc 	movw	r3, #1500	; 0x5dc
    e5e2:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
    e5e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e5ea:	428a      	cmp	r2, r1
    e5ec:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
    e5f0:	bf88      	it	hi
    e5f2:	62da      	strhi	r2, [r3, #44]	; 0x2c
    e5f4:	f240 53dc 	movw	r3, #1500	; 0x5dc
    e5f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e5fc:	428a      	cmp	r2, r1
    e5fe:	bf88      	it	hi
    e600:	631a      	strhi	r2, [r3, #48]	; 0x30
    e602:	e082      	b.n	e70a <_malloc_r+0x49a>
    e604:	185c      	adds	r4, r3, r1
    e606:	689a      	ldr	r2, [r3, #8]
    e608:	68d9      	ldr	r1, [r3, #12]
    e60a:	4630      	mov	r0, r6
    e60c:	6866      	ldr	r6, [r4, #4]
    e60e:	f103 0508 	add.w	r5, r3, #8
    e612:	608a      	str	r2, [r1, #8]
    e614:	f046 0301 	orr.w	r3, r6, #1
    e618:	60d1      	str	r1, [r2, #12]
    e61a:	6063      	str	r3, [r4, #4]
    e61c:	f000 fb0e 	bl	ec3c <__malloc_unlock>
    e620:	e65a      	b.n	e2d8 <_malloc_r+0x68>
    e622:	eb08 0304 	add.w	r3, r8, r4
    e626:	f042 0201 	orr.w	r2, r2, #1
    e62a:	f044 0401 	orr.w	r4, r4, #1
    e62e:	4630      	mov	r0, r6
    e630:	f8c8 4004 	str.w	r4, [r8, #4]
    e634:	f108 0508 	add.w	r5, r8, #8
    e638:	605a      	str	r2, [r3, #4]
    e63a:	60bb      	str	r3, [r7, #8]
    e63c:	f000 fafe 	bl	ec3c <__malloc_unlock>
    e640:	e64a      	b.n	e2d8 <_malloc_r+0x68>
    e642:	ea4f 225c 	mov.w	r2, ip, lsr #9
    e646:	2a04      	cmp	r2, #4
    e648:	d954      	bls.n	e6f4 <_malloc_r+0x484>
    e64a:	2a14      	cmp	r2, #20
    e64c:	f200 8089 	bhi.w	e762 <_malloc_r+0x4f2>
    e650:	325b      	adds	r2, #91	; 0x5b
    e652:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    e656:	44a8      	add	r8, r5
    e658:	f240 1778 	movw	r7, #376	; 0x178
    e65c:	f2c2 0700 	movt	r7, #8192	; 0x2000
    e660:	f8d8 0008 	ldr.w	r0, [r8, #8]
    e664:	4540      	cmp	r0, r8
    e666:	d103      	bne.n	e670 <_malloc_r+0x400>
    e668:	e06f      	b.n	e74a <_malloc_r+0x4da>
    e66a:	6880      	ldr	r0, [r0, #8]
    e66c:	4580      	cmp	r8, r0
    e66e:	d004      	beq.n	e67a <_malloc_r+0x40a>
    e670:	6842      	ldr	r2, [r0, #4]
    e672:	f022 0203 	bic.w	r2, r2, #3
    e676:	4594      	cmp	ip, r2
    e678:	d3f7      	bcc.n	e66a <_malloc_r+0x3fa>
    e67a:	f8d0 c00c 	ldr.w	ip, [r0, #12]
    e67e:	f8c3 c00c 	str.w	ip, [r3, #12]
    e682:	6098      	str	r0, [r3, #8]
    e684:	687a      	ldr	r2, [r7, #4]
    e686:	60c3      	str	r3, [r0, #12]
    e688:	f8cc 3008 	str.w	r3, [ip, #8]
    e68c:	e68a      	b.n	e3a4 <_malloc_r+0x134>
    e68e:	191f      	adds	r7, r3, r4
    e690:	4630      	mov	r0, r6
    e692:	f044 0401 	orr.w	r4, r4, #1
    e696:	60cf      	str	r7, [r1, #12]
    e698:	605c      	str	r4, [r3, #4]
    e69a:	f103 0508 	add.w	r5, r3, #8
    e69e:	50ba      	str	r2, [r7, r2]
    e6a0:	f042 0201 	orr.w	r2, r2, #1
    e6a4:	608f      	str	r7, [r1, #8]
    e6a6:	607a      	str	r2, [r7, #4]
    e6a8:	60b9      	str	r1, [r7, #8]
    e6aa:	60f9      	str	r1, [r7, #12]
    e6ac:	f000 fac6 	bl	ec3c <__malloc_unlock>
    e6b0:	e612      	b.n	e2d8 <_malloc_r+0x68>
    e6b2:	f10a 0a01 	add.w	sl, sl, #1
    e6b6:	f01a 0f03 	tst.w	sl, #3
    e6ba:	d05f      	beq.n	e77c <_malloc_r+0x50c>
    e6bc:	f103 0808 	add.w	r8, r3, #8
    e6c0:	e689      	b.n	e3d6 <_malloc_r+0x166>
    e6c2:	f103 0208 	add.w	r2, r3, #8
    e6c6:	68d3      	ldr	r3, [r2, #12]
    e6c8:	429a      	cmp	r2, r3
    e6ca:	bf08      	it	eq
    e6cc:	f10e 0e02 	addeq.w	lr, lr, #2
    e6d0:	f43f ae36 	beq.w	e340 <_malloc_r+0xd0>
    e6d4:	e5ef      	b.n	e2b6 <_malloc_r+0x46>
    e6d6:	461d      	mov	r5, r3
    e6d8:	1819      	adds	r1, r3, r0
    e6da:	68da      	ldr	r2, [r3, #12]
    e6dc:	4630      	mov	r0, r6
    e6de:	f855 3f08 	ldr.w	r3, [r5, #8]!
    e6e2:	684c      	ldr	r4, [r1, #4]
    e6e4:	6093      	str	r3, [r2, #8]
    e6e6:	f044 0401 	orr.w	r4, r4, #1
    e6ea:	60da      	str	r2, [r3, #12]
    e6ec:	604c      	str	r4, [r1, #4]
    e6ee:	f000 faa5 	bl	ec3c <__malloc_unlock>
    e6f2:	e5f1      	b.n	e2d8 <_malloc_r+0x68>
    e6f4:	ea4f 129c 	mov.w	r2, ip, lsr #6
    e6f8:	3238      	adds	r2, #56	; 0x38
    e6fa:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    e6fe:	e7aa      	b.n	e656 <_malloc_r+0x3e6>
    e700:	45b8      	cmp	r8, r7
    e702:	f43f af11 	beq.w	e528 <_malloc_r+0x2b8>
    e706:	f8d7 8008 	ldr.w	r8, [r7, #8]
    e70a:	f8d8 2004 	ldr.w	r2, [r8, #4]
    e70e:	f022 0203 	bic.w	r2, r2, #3
    e712:	4294      	cmp	r4, r2
    e714:	bf94      	ite	ls
    e716:	2300      	movls	r3, #0
    e718:	2301      	movhi	r3, #1
    e71a:	1b12      	subs	r2, r2, r4
    e71c:	2a0f      	cmp	r2, #15
    e71e:	bfd8      	it	le
    e720:	f043 0301 	orrle.w	r3, r3, #1
    e724:	2b00      	cmp	r3, #0
    e726:	f43f af7c 	beq.w	e622 <_malloc_r+0x3b2>
    e72a:	4630      	mov	r0, r6
    e72c:	2500      	movs	r5, #0
    e72e:	f000 fa85 	bl	ec3c <__malloc_unlock>
    e732:	e5d1      	b.n	e2d8 <_malloc_r+0x68>
    e734:	f108 0108 	add.w	r1, r8, #8
    e738:	4630      	mov	r0, r6
    e73a:	9301      	str	r3, [sp, #4]
    e73c:	f7ff fa08 	bl	db50 <_free_r>
    e740:	9b01      	ldr	r3, [sp, #4]
    e742:	f8d7 8008 	ldr.w	r8, [r7, #8]
    e746:	685a      	ldr	r2, [r3, #4]
    e748:	e749      	b.n	e5de <_malloc_r+0x36e>
    e74a:	f04f 0a01 	mov.w	sl, #1
    e74e:	f8d7 8004 	ldr.w	r8, [r7, #4]
    e752:	1092      	asrs	r2, r2, #2
    e754:	4684      	mov	ip, r0
    e756:	fa0a f202 	lsl.w	r2, sl, r2
    e75a:	ea48 0202 	orr.w	r2, r8, r2
    e75e:	607a      	str	r2, [r7, #4]
    e760:	e78d      	b.n	e67e <_malloc_r+0x40e>
    e762:	2a54      	cmp	r2, #84	; 0x54
    e764:	d824      	bhi.n	e7b0 <_malloc_r+0x540>
    e766:	ea4f 321c 	mov.w	r2, ip, lsr #12
    e76a:	326e      	adds	r2, #110	; 0x6e
    e76c:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    e770:	e771      	b.n	e656 <_malloc_r+0x3e6>
    e772:	2301      	movs	r3, #1
    e774:	46d0      	mov	r8, sl
    e776:	f8ca 3004 	str.w	r3, [sl, #4]
    e77a:	e7c6      	b.n	e70a <_malloc_r+0x49a>
    e77c:	464a      	mov	r2, r9
    e77e:	f01e 0f03 	tst.w	lr, #3
    e782:	4613      	mov	r3, r2
    e784:	f10e 3eff 	add.w	lr, lr, #4294967295
    e788:	d033      	beq.n	e7f2 <_malloc_r+0x582>
    e78a:	f853 2908 	ldr.w	r2, [r3], #-8
    e78e:	429a      	cmp	r2, r3
    e790:	d0f5      	beq.n	e77e <_malloc_r+0x50e>
    e792:	687b      	ldr	r3, [r7, #4]
    e794:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    e798:	459c      	cmp	ip, r3
    e79a:	f63f ae8e 	bhi.w	e4ba <_malloc_r+0x24a>
    e79e:	f1bc 0f00 	cmp.w	ip, #0
    e7a2:	f43f ae8a 	beq.w	e4ba <_malloc_r+0x24a>
    e7a6:	ea1c 0f03 	tst.w	ip, r3
    e7aa:	d027      	beq.n	e7fc <_malloc_r+0x58c>
    e7ac:	46d6      	mov	lr, sl
    e7ae:	e60e      	b.n	e3ce <_malloc_r+0x15e>
    e7b0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
    e7b4:	d815      	bhi.n	e7e2 <_malloc_r+0x572>
    e7b6:	ea4f 32dc 	mov.w	r2, ip, lsr #15
    e7ba:	3277      	adds	r2, #119	; 0x77
    e7bc:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    e7c0:	e749      	b.n	e656 <_malloc_r+0x3e6>
    e7c2:	0508      	lsls	r0, r1, #20
    e7c4:	0d00      	lsrs	r0, r0, #20
    e7c6:	2800      	cmp	r0, #0
    e7c8:	f47f aeb6 	bne.w	e538 <_malloc_r+0x2c8>
    e7cc:	f8d7 8008 	ldr.w	r8, [r7, #8]
    e7d0:	444b      	add	r3, r9
    e7d2:	f043 0301 	orr.w	r3, r3, #1
    e7d6:	f8c8 3004 	str.w	r3, [r8, #4]
    e7da:	e700      	b.n	e5de <_malloc_r+0x36e>
    e7dc:	2101      	movs	r1, #1
    e7de:	2500      	movs	r5, #0
    e7e0:	e6d5      	b.n	e58e <_malloc_r+0x31e>
    e7e2:	f240 5054 	movw	r0, #1364	; 0x554
    e7e6:	4282      	cmp	r2, r0
    e7e8:	d90d      	bls.n	e806 <_malloc_r+0x596>
    e7ea:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
    e7ee:	227e      	movs	r2, #126	; 0x7e
    e7f0:	e731      	b.n	e656 <_malloc_r+0x3e6>
    e7f2:	687b      	ldr	r3, [r7, #4]
    e7f4:	ea23 030c 	bic.w	r3, r3, ip
    e7f8:	607b      	str	r3, [r7, #4]
    e7fa:	e7cb      	b.n	e794 <_malloc_r+0x524>
    e7fc:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    e800:	f10a 0a04 	add.w	sl, sl, #4
    e804:	e7cf      	b.n	e7a6 <_malloc_r+0x536>
    e806:	ea4f 429c 	mov.w	r2, ip, lsr #18
    e80a:	327c      	adds	r2, #124	; 0x7c
    e80c:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    e810:	e721      	b.n	e656 <_malloc_r+0x3e6>
    e812:	bf00      	nop

0000e814 <_mbrtowc_r>:
    e814:	b530      	push	{r4, r5, lr}
    e816:	b083      	sub	sp, #12
    e818:	4605      	mov	r5, r0
    e81a:	4694      	mov	ip, r2
    e81c:	9c06      	ldr	r4, [sp, #24]
    e81e:	b15a      	cbz	r2, e838 <_mbrtowc_r+0x24>
    e820:	9400      	str	r4, [sp, #0]
    e822:	f000 f825 	bl	e870 <_mbtowc_r>
    e826:	f1b0 3fff 	cmp.w	r0, #4294967295
    e82a:	d103      	bne.n	e834 <_mbrtowc_r+0x20>
    e82c:	2300      	movs	r3, #0
    e82e:	6023      	str	r3, [r4, #0]
    e830:	238a      	movs	r3, #138	; 0x8a
    e832:	602b      	str	r3, [r5, #0]
    e834:	b003      	add	sp, #12
    e836:	bd30      	pop	{r4, r5, pc}
    e838:	f642 62e8 	movw	r2, #12008	; 0x2ee8
    e83c:	4661      	mov	r1, ip
    e83e:	f2c0 0201 	movt	r2, #1
    e842:	2301      	movs	r3, #1
    e844:	9400      	str	r4, [sp, #0]
    e846:	f000 f813 	bl	e870 <_mbtowc_r>
    e84a:	e7ec      	b.n	e826 <_mbrtowc_r+0x12>

0000e84c <mbrtowc>:
    e84c:	b530      	push	{r4, r5, lr}
    e84e:	f240 046c 	movw	r4, #108	; 0x6c
    e852:	b083      	sub	sp, #12
    e854:	f2c2 0400 	movt	r4, #8192	; 0x2000
    e858:	4605      	mov	r5, r0
    e85a:	468e      	mov	lr, r1
    e85c:	4694      	mov	ip, r2
    e85e:	9300      	str	r3, [sp, #0]
    e860:	6820      	ldr	r0, [r4, #0]
    e862:	4629      	mov	r1, r5
    e864:	4672      	mov	r2, lr
    e866:	4663      	mov	r3, ip
    e868:	f7ff ffd4 	bl	e814 <_mbrtowc_r>
    e86c:	b003      	add	sp, #12
    e86e:	bd30      	pop	{r4, r5, pc}

0000e870 <_mbtowc_r>:
    e870:	b082      	sub	sp, #8
    e872:	4608      	mov	r0, r1
    e874:	b1a1      	cbz	r1, e8a0 <_mbtowc_r+0x30>
    e876:	1e11      	subs	r1, r2, #0
    e878:	bf18      	it	ne
    e87a:	2101      	movne	r1, #1
    e87c:	2b00      	cmp	r3, #0
    e87e:	bf14      	ite	ne
    e880:	2300      	movne	r3, #0
    e882:	f001 0301 	andeq.w	r3, r1, #1
    e886:	b943      	cbnz	r3, e89a <_mbtowc_r+0x2a>
    e888:	b162      	cbz	r2, e8a4 <_mbtowc_r+0x34>
    e88a:	7813      	ldrb	r3, [r2, #0]
    e88c:	6003      	str	r3, [r0, #0]
    e88e:	7810      	ldrb	r0, [r2, #0]
    e890:	3800      	subs	r0, #0
    e892:	bf18      	it	ne
    e894:	2001      	movne	r0, #1
    e896:	b002      	add	sp, #8
    e898:	4770      	bx	lr
    e89a:	f06f 0001 	mvn.w	r0, #1
    e89e:	e7fa      	b.n	e896 <_mbtowc_r+0x26>
    e8a0:	a801      	add	r0, sp, #4
    e8a2:	e7e8      	b.n	e876 <_mbtowc_r+0x6>
    e8a4:	4610      	mov	r0, r2
    e8a6:	e7f6      	b.n	e896 <_mbtowc_r+0x26>

0000e8a8 <memchr>:
    e8a8:	f010 0f03 	tst.w	r0, #3
    e8ac:	b2c9      	uxtb	r1, r1
    e8ae:	b410      	push	{r4}
    e8b0:	d010      	beq.n	e8d4 <memchr+0x2c>
    e8b2:	2a00      	cmp	r2, #0
    e8b4:	d02f      	beq.n	e916 <memchr+0x6e>
    e8b6:	7803      	ldrb	r3, [r0, #0]
    e8b8:	428b      	cmp	r3, r1
    e8ba:	d02a      	beq.n	e912 <memchr+0x6a>
    e8bc:	3a01      	subs	r2, #1
    e8be:	e005      	b.n	e8cc <memchr+0x24>
    e8c0:	2a00      	cmp	r2, #0
    e8c2:	d028      	beq.n	e916 <memchr+0x6e>
    e8c4:	7803      	ldrb	r3, [r0, #0]
    e8c6:	3a01      	subs	r2, #1
    e8c8:	428b      	cmp	r3, r1
    e8ca:	d022      	beq.n	e912 <memchr+0x6a>
    e8cc:	3001      	adds	r0, #1
    e8ce:	f010 0f03 	tst.w	r0, #3
    e8d2:	d1f5      	bne.n	e8c0 <memchr+0x18>
    e8d4:	2a03      	cmp	r2, #3
    e8d6:	d911      	bls.n	e8fc <memchr+0x54>
    e8d8:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
    e8dc:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
    e8e0:	6803      	ldr	r3, [r0, #0]
    e8e2:	ea84 0303 	eor.w	r3, r4, r3
    e8e6:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
    e8ea:	ea2c 0303 	bic.w	r3, ip, r3
    e8ee:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
    e8f2:	d103      	bne.n	e8fc <memchr+0x54>
    e8f4:	3a04      	subs	r2, #4
    e8f6:	3004      	adds	r0, #4
    e8f8:	2a03      	cmp	r2, #3
    e8fa:	d8f1      	bhi.n	e8e0 <memchr+0x38>
    e8fc:	b15a      	cbz	r2, e916 <memchr+0x6e>
    e8fe:	7803      	ldrb	r3, [r0, #0]
    e900:	428b      	cmp	r3, r1
    e902:	d006      	beq.n	e912 <memchr+0x6a>
    e904:	3a01      	subs	r2, #1
    e906:	b132      	cbz	r2, e916 <memchr+0x6e>
    e908:	f810 3f01 	ldrb.w	r3, [r0, #1]!
    e90c:	3a01      	subs	r2, #1
    e90e:	428b      	cmp	r3, r1
    e910:	d1f9      	bne.n	e906 <memchr+0x5e>
    e912:	bc10      	pop	{r4}
    e914:	4770      	bx	lr
    e916:	2000      	movs	r0, #0
    e918:	e7fb      	b.n	e912 <memchr+0x6a>
    e91a:	bf00      	nop

0000e91c <memcpy>:
    e91c:	2a03      	cmp	r2, #3
    e91e:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
    e922:	d80b      	bhi.n	e93c <memcpy+0x20>
    e924:	b13a      	cbz	r2, e936 <memcpy+0x1a>
    e926:	2300      	movs	r3, #0
    e928:	f811 c003 	ldrb.w	ip, [r1, r3]
    e92c:	f800 c003 	strb.w	ip, [r0, r3]
    e930:	3301      	adds	r3, #1
    e932:	4293      	cmp	r3, r2
    e934:	d1f8      	bne.n	e928 <memcpy+0xc>
    e936:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
    e93a:	4770      	bx	lr
    e93c:	1882      	adds	r2, r0, r2
    e93e:	460c      	mov	r4, r1
    e940:	4603      	mov	r3, r0
    e942:	e003      	b.n	e94c <memcpy+0x30>
    e944:	f814 1c01 	ldrb.w	r1, [r4, #-1]
    e948:	f803 1c01 	strb.w	r1, [r3, #-1]
    e94c:	f003 0603 	and.w	r6, r3, #3
    e950:	4619      	mov	r1, r3
    e952:	46a4      	mov	ip, r4
    e954:	3301      	adds	r3, #1
    e956:	3401      	adds	r4, #1
    e958:	2e00      	cmp	r6, #0
    e95a:	d1f3      	bne.n	e944 <memcpy+0x28>
    e95c:	f01c 0403 	ands.w	r4, ip, #3
    e960:	4663      	mov	r3, ip
    e962:	bf08      	it	eq
    e964:	ebc1 0c02 	rsbeq	ip, r1, r2
    e968:	d068      	beq.n	ea3c <memcpy+0x120>
    e96a:	4265      	negs	r5, r4
    e96c:	f1c4 0a04 	rsb	sl, r4, #4
    e970:	eb0c 0705 	add.w	r7, ip, r5
    e974:	4633      	mov	r3, r6
    e976:	ea4f 0aca 	mov.w	sl, sl, lsl #3
    e97a:	f85c 6005 	ldr.w	r6, [ip, r5]
    e97e:	ea4f 08c4 	mov.w	r8, r4, lsl #3
    e982:	1a55      	subs	r5, r2, r1
    e984:	e008      	b.n	e998 <memcpy+0x7c>
    e986:	f857 4f04 	ldr.w	r4, [r7, #4]!
    e98a:	4626      	mov	r6, r4
    e98c:	fa04 f40a 	lsl.w	r4, r4, sl
    e990:	ea49 0404 	orr.w	r4, r9, r4
    e994:	50cc      	str	r4, [r1, r3]
    e996:	3304      	adds	r3, #4
    e998:	185c      	adds	r4, r3, r1
    e99a:	2d03      	cmp	r5, #3
    e99c:	fa26 f908 	lsr.w	r9, r6, r8
    e9a0:	f1a5 0504 	sub.w	r5, r5, #4
    e9a4:	eb0c 0603 	add.w	r6, ip, r3
    e9a8:	dced      	bgt.n	e986 <memcpy+0x6a>
    e9aa:	2300      	movs	r3, #0
    e9ac:	e002      	b.n	e9b4 <memcpy+0x98>
    e9ae:	5cf1      	ldrb	r1, [r6, r3]
    e9b0:	54e1      	strb	r1, [r4, r3]
    e9b2:	3301      	adds	r3, #1
    e9b4:	1919      	adds	r1, r3, r4
    e9b6:	4291      	cmp	r1, r2
    e9b8:	d3f9      	bcc.n	e9ae <memcpy+0x92>
    e9ba:	e7bc      	b.n	e936 <memcpy+0x1a>
    e9bc:	f853 4c40 	ldr.w	r4, [r3, #-64]
    e9c0:	f841 4c40 	str.w	r4, [r1, #-64]
    e9c4:	f853 4c3c 	ldr.w	r4, [r3, #-60]
    e9c8:	f841 4c3c 	str.w	r4, [r1, #-60]
    e9cc:	f853 4c38 	ldr.w	r4, [r3, #-56]
    e9d0:	f841 4c38 	str.w	r4, [r1, #-56]
    e9d4:	f853 4c34 	ldr.w	r4, [r3, #-52]
    e9d8:	f841 4c34 	str.w	r4, [r1, #-52]
    e9dc:	f853 4c30 	ldr.w	r4, [r3, #-48]
    e9e0:	f841 4c30 	str.w	r4, [r1, #-48]
    e9e4:	f853 4c2c 	ldr.w	r4, [r3, #-44]
    e9e8:	f841 4c2c 	str.w	r4, [r1, #-44]
    e9ec:	f853 4c28 	ldr.w	r4, [r3, #-40]
    e9f0:	f841 4c28 	str.w	r4, [r1, #-40]
    e9f4:	f853 4c24 	ldr.w	r4, [r3, #-36]
    e9f8:	f841 4c24 	str.w	r4, [r1, #-36]
    e9fc:	f853 4c20 	ldr.w	r4, [r3, #-32]
    ea00:	f841 4c20 	str.w	r4, [r1, #-32]
    ea04:	f853 4c1c 	ldr.w	r4, [r3, #-28]
    ea08:	f841 4c1c 	str.w	r4, [r1, #-28]
    ea0c:	f853 4c18 	ldr.w	r4, [r3, #-24]
    ea10:	f841 4c18 	str.w	r4, [r1, #-24]
    ea14:	f853 4c14 	ldr.w	r4, [r3, #-20]
    ea18:	f841 4c14 	str.w	r4, [r1, #-20]
    ea1c:	f853 4c10 	ldr.w	r4, [r3, #-16]
    ea20:	f841 4c10 	str.w	r4, [r1, #-16]
    ea24:	f853 4c0c 	ldr.w	r4, [r3, #-12]
    ea28:	f841 4c0c 	str.w	r4, [r1, #-12]
    ea2c:	f853 4c08 	ldr.w	r4, [r3, #-8]
    ea30:	f841 4c08 	str.w	r4, [r1, #-8]
    ea34:	f853 4c04 	ldr.w	r4, [r3, #-4]
    ea38:	f841 4c04 	str.w	r4, [r1, #-4]
    ea3c:	461c      	mov	r4, r3
    ea3e:	460d      	mov	r5, r1
    ea40:	3340      	adds	r3, #64	; 0x40
    ea42:	3140      	adds	r1, #64	; 0x40
    ea44:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
    ea48:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
    ea4c:	dcb6      	bgt.n	e9bc <memcpy+0xa0>
    ea4e:	4621      	mov	r1, r4
    ea50:	462b      	mov	r3, r5
    ea52:	1b54      	subs	r4, r2, r5
    ea54:	e00f      	b.n	ea76 <memcpy+0x15a>
    ea56:	f851 5c10 	ldr.w	r5, [r1, #-16]
    ea5a:	f843 5c10 	str.w	r5, [r3, #-16]
    ea5e:	f851 5c0c 	ldr.w	r5, [r1, #-12]
    ea62:	f843 5c0c 	str.w	r5, [r3, #-12]
    ea66:	f851 5c08 	ldr.w	r5, [r1, #-8]
    ea6a:	f843 5c08 	str.w	r5, [r3, #-8]
    ea6e:	f851 5c04 	ldr.w	r5, [r1, #-4]
    ea72:	f843 5c04 	str.w	r5, [r3, #-4]
    ea76:	2c0f      	cmp	r4, #15
    ea78:	460d      	mov	r5, r1
    ea7a:	469c      	mov	ip, r3
    ea7c:	f101 0110 	add.w	r1, r1, #16
    ea80:	f103 0310 	add.w	r3, r3, #16
    ea84:	f1a4 0410 	sub.w	r4, r4, #16
    ea88:	dce5      	bgt.n	ea56 <memcpy+0x13a>
    ea8a:	ebcc 0102 	rsb	r1, ip, r2
    ea8e:	2300      	movs	r3, #0
    ea90:	e003      	b.n	ea9a <memcpy+0x17e>
    ea92:	58ec      	ldr	r4, [r5, r3]
    ea94:	f84c 4003 	str.w	r4, [ip, r3]
    ea98:	3304      	adds	r3, #4
    ea9a:	195e      	adds	r6, r3, r5
    ea9c:	2903      	cmp	r1, #3
    ea9e:	eb03 040c 	add.w	r4, r3, ip
    eaa2:	f1a1 0104 	sub.w	r1, r1, #4
    eaa6:	dcf4      	bgt.n	ea92 <memcpy+0x176>
    eaa8:	e77f      	b.n	e9aa <memcpy+0x8e>
    eaaa:	bf00      	nop

0000eaac <memmove>:
    eaac:	4288      	cmp	r0, r1
    eaae:	468c      	mov	ip, r1
    eab0:	b470      	push	{r4, r5, r6}
    eab2:	4605      	mov	r5, r0
    eab4:	4614      	mov	r4, r2
    eab6:	d90e      	bls.n	ead6 <memmove+0x2a>
    eab8:	188b      	adds	r3, r1, r2
    eaba:	4298      	cmp	r0, r3
    eabc:	d20b      	bcs.n	ead6 <memmove+0x2a>
    eabe:	b142      	cbz	r2, ead2 <memmove+0x26>
    eac0:	ebc2 0c03 	rsb	ip, r2, r3
    eac4:	4601      	mov	r1, r0
    eac6:	1e53      	subs	r3, r2, #1
    eac8:	f81c 2003 	ldrb.w	r2, [ip, r3]
    eacc:	54ca      	strb	r2, [r1, r3]
    eace:	3b01      	subs	r3, #1
    ead0:	d2fa      	bcs.n	eac8 <memmove+0x1c>
    ead2:	bc70      	pop	{r4, r5, r6}
    ead4:	4770      	bx	lr
    ead6:	2a0f      	cmp	r2, #15
    ead8:	d809      	bhi.n	eaee <memmove+0x42>
    eada:	2c00      	cmp	r4, #0
    eadc:	d0f9      	beq.n	ead2 <memmove+0x26>
    eade:	2300      	movs	r3, #0
    eae0:	f81c 2003 	ldrb.w	r2, [ip, r3]
    eae4:	54ea      	strb	r2, [r5, r3]
    eae6:	3301      	adds	r3, #1
    eae8:	42a3      	cmp	r3, r4
    eaea:	d1f9      	bne.n	eae0 <memmove+0x34>
    eaec:	e7f1      	b.n	ead2 <memmove+0x26>
    eaee:	ea41 0300 	orr.w	r3, r1, r0
    eaf2:	f013 0f03 	tst.w	r3, #3
    eaf6:	d1f0      	bne.n	eada <memmove+0x2e>
    eaf8:	4694      	mov	ip, r2
    eafa:	460c      	mov	r4, r1
    eafc:	4603      	mov	r3, r0
    eafe:	6825      	ldr	r5, [r4, #0]
    eb00:	f1ac 0c10 	sub.w	ip, ip, #16
    eb04:	601d      	str	r5, [r3, #0]
    eb06:	6865      	ldr	r5, [r4, #4]
    eb08:	605d      	str	r5, [r3, #4]
    eb0a:	68a5      	ldr	r5, [r4, #8]
    eb0c:	609d      	str	r5, [r3, #8]
    eb0e:	68e5      	ldr	r5, [r4, #12]
    eb10:	3410      	adds	r4, #16
    eb12:	60dd      	str	r5, [r3, #12]
    eb14:	3310      	adds	r3, #16
    eb16:	f1bc 0f0f 	cmp.w	ip, #15
    eb1a:	d8f0      	bhi.n	eafe <memmove+0x52>
    eb1c:	3a10      	subs	r2, #16
    eb1e:	ea4f 1c12 	mov.w	ip, r2, lsr #4
    eb22:	f10c 0501 	add.w	r5, ip, #1
    eb26:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
    eb2a:	012d      	lsls	r5, r5, #4
    eb2c:	eb02 160c 	add.w	r6, r2, ip, lsl #4
    eb30:	eb01 0c05 	add.w	ip, r1, r5
    eb34:	1945      	adds	r5, r0, r5
    eb36:	2e03      	cmp	r6, #3
    eb38:	4634      	mov	r4, r6
    eb3a:	d9ce      	bls.n	eada <memmove+0x2e>
    eb3c:	2300      	movs	r3, #0
    eb3e:	f85c 2003 	ldr.w	r2, [ip, r3]
    eb42:	50ea      	str	r2, [r5, r3]
    eb44:	3304      	adds	r3, #4
    eb46:	1af2      	subs	r2, r6, r3
    eb48:	2a03      	cmp	r2, #3
    eb4a:	d8f8      	bhi.n	eb3e <memmove+0x92>
    eb4c:	3e04      	subs	r6, #4
    eb4e:	08b3      	lsrs	r3, r6, #2
    eb50:	1c5a      	adds	r2, r3, #1
    eb52:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
    eb56:	0092      	lsls	r2, r2, #2
    eb58:	4494      	add	ip, r2
    eb5a:	eb06 0483 	add.w	r4, r6, r3, lsl #2
    eb5e:	18ad      	adds	r5, r5, r2
    eb60:	e7bb      	b.n	eada <memmove+0x2e>
    eb62:	bf00      	nop

0000eb64 <memset>:
    eb64:	2a03      	cmp	r2, #3
    eb66:	b2c9      	uxtb	r1, r1
    eb68:	b430      	push	{r4, r5}
    eb6a:	d807      	bhi.n	eb7c <memset+0x18>
    eb6c:	b122      	cbz	r2, eb78 <memset+0x14>
    eb6e:	2300      	movs	r3, #0
    eb70:	54c1      	strb	r1, [r0, r3]
    eb72:	3301      	adds	r3, #1
    eb74:	4293      	cmp	r3, r2
    eb76:	d1fb      	bne.n	eb70 <memset+0xc>
    eb78:	bc30      	pop	{r4, r5}
    eb7a:	4770      	bx	lr
    eb7c:	eb00 0c02 	add.w	ip, r0, r2
    eb80:	4603      	mov	r3, r0
    eb82:	e001      	b.n	eb88 <memset+0x24>
    eb84:	f803 1c01 	strb.w	r1, [r3, #-1]
    eb88:	f003 0403 	and.w	r4, r3, #3
    eb8c:	461a      	mov	r2, r3
    eb8e:	3301      	adds	r3, #1
    eb90:	2c00      	cmp	r4, #0
    eb92:	d1f7      	bne.n	eb84 <memset+0x20>
    eb94:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
    eb98:	ebc2 040c 	rsb	r4, r2, ip
    eb9c:	fb03 f301 	mul.w	r3, r3, r1
    eba0:	e01f      	b.n	ebe2 <memset+0x7e>
    eba2:	f842 3c40 	str.w	r3, [r2, #-64]
    eba6:	f842 3c3c 	str.w	r3, [r2, #-60]
    ebaa:	f842 3c38 	str.w	r3, [r2, #-56]
    ebae:	f842 3c34 	str.w	r3, [r2, #-52]
    ebb2:	f842 3c30 	str.w	r3, [r2, #-48]
    ebb6:	f842 3c2c 	str.w	r3, [r2, #-44]
    ebba:	f842 3c28 	str.w	r3, [r2, #-40]
    ebbe:	f842 3c24 	str.w	r3, [r2, #-36]
    ebc2:	f842 3c20 	str.w	r3, [r2, #-32]
    ebc6:	f842 3c1c 	str.w	r3, [r2, #-28]
    ebca:	f842 3c18 	str.w	r3, [r2, #-24]
    ebce:	f842 3c14 	str.w	r3, [r2, #-20]
    ebd2:	f842 3c10 	str.w	r3, [r2, #-16]
    ebd6:	f842 3c0c 	str.w	r3, [r2, #-12]
    ebda:	f842 3c08 	str.w	r3, [r2, #-8]
    ebde:	f842 3c04 	str.w	r3, [r2, #-4]
    ebe2:	4615      	mov	r5, r2
    ebe4:	3240      	adds	r2, #64	; 0x40
    ebe6:	2c3f      	cmp	r4, #63	; 0x3f
    ebe8:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
    ebec:	dcd9      	bgt.n	eba2 <memset+0x3e>
    ebee:	462a      	mov	r2, r5
    ebf0:	ebc5 040c 	rsb	r4, r5, ip
    ebf4:	e007      	b.n	ec06 <memset+0xa2>
    ebf6:	f842 3c10 	str.w	r3, [r2, #-16]
    ebfa:	f842 3c0c 	str.w	r3, [r2, #-12]
    ebfe:	f842 3c08 	str.w	r3, [r2, #-8]
    ec02:	f842 3c04 	str.w	r3, [r2, #-4]
    ec06:	4615      	mov	r5, r2
    ec08:	3210      	adds	r2, #16
    ec0a:	2c0f      	cmp	r4, #15
    ec0c:	f1a4 0410 	sub.w	r4, r4, #16
    ec10:	dcf1      	bgt.n	ebf6 <memset+0x92>
    ec12:	462a      	mov	r2, r5
    ec14:	ebc5 050c 	rsb	r5, r5, ip
    ec18:	e001      	b.n	ec1e <memset+0xba>
    ec1a:	f842 3c04 	str.w	r3, [r2, #-4]
    ec1e:	4614      	mov	r4, r2
    ec20:	3204      	adds	r2, #4
    ec22:	2d03      	cmp	r5, #3
    ec24:	f1a5 0504 	sub.w	r5, r5, #4
    ec28:	dcf7      	bgt.n	ec1a <memset+0xb6>
    ec2a:	e001      	b.n	ec30 <memset+0xcc>
    ec2c:	f804 1b01 	strb.w	r1, [r4], #1
    ec30:	4564      	cmp	r4, ip
    ec32:	d3fb      	bcc.n	ec2c <memset+0xc8>
    ec34:	e7a0      	b.n	eb78 <memset+0x14>
    ec36:	bf00      	nop

0000ec38 <__malloc_lock>:
    ec38:	4770      	bx	lr
    ec3a:	bf00      	nop

0000ec3c <__malloc_unlock>:
    ec3c:	4770      	bx	lr
    ec3e:	bf00      	nop

0000ec40 <__hi0bits>:
    ec40:	0c02      	lsrs	r2, r0, #16
    ec42:	4603      	mov	r3, r0
    ec44:	0412      	lsls	r2, r2, #16
    ec46:	b1b2      	cbz	r2, ec76 <__hi0bits+0x36>
    ec48:	2000      	movs	r0, #0
    ec4a:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
    ec4e:	d101      	bne.n	ec54 <__hi0bits+0x14>
    ec50:	3008      	adds	r0, #8
    ec52:	021b      	lsls	r3, r3, #8
    ec54:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
    ec58:	d101      	bne.n	ec5e <__hi0bits+0x1e>
    ec5a:	3004      	adds	r0, #4
    ec5c:	011b      	lsls	r3, r3, #4
    ec5e:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
    ec62:	d101      	bne.n	ec68 <__hi0bits+0x28>
    ec64:	3002      	adds	r0, #2
    ec66:	009b      	lsls	r3, r3, #2
    ec68:	2b00      	cmp	r3, #0
    ec6a:	db03      	blt.n	ec74 <__hi0bits+0x34>
    ec6c:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
    ec70:	d004      	beq.n	ec7c <__hi0bits+0x3c>
    ec72:	3001      	adds	r0, #1
    ec74:	4770      	bx	lr
    ec76:	0403      	lsls	r3, r0, #16
    ec78:	2010      	movs	r0, #16
    ec7a:	e7e6      	b.n	ec4a <__hi0bits+0xa>
    ec7c:	2020      	movs	r0, #32
    ec7e:	4770      	bx	lr

0000ec80 <__lo0bits>:
    ec80:	6803      	ldr	r3, [r0, #0]
    ec82:	4602      	mov	r2, r0
    ec84:	f013 0007 	ands.w	r0, r3, #7
    ec88:	d009      	beq.n	ec9e <__lo0bits+0x1e>
    ec8a:	f013 0f01 	tst.w	r3, #1
    ec8e:	d121      	bne.n	ecd4 <__lo0bits+0x54>
    ec90:	f013 0f02 	tst.w	r3, #2
    ec94:	d122      	bne.n	ecdc <__lo0bits+0x5c>
    ec96:	089b      	lsrs	r3, r3, #2
    ec98:	2002      	movs	r0, #2
    ec9a:	6013      	str	r3, [r2, #0]
    ec9c:	4770      	bx	lr
    ec9e:	b299      	uxth	r1, r3
    eca0:	b909      	cbnz	r1, eca6 <__lo0bits+0x26>
    eca2:	0c1b      	lsrs	r3, r3, #16
    eca4:	2010      	movs	r0, #16
    eca6:	f013 0fff 	tst.w	r3, #255	; 0xff
    ecaa:	d101      	bne.n	ecb0 <__lo0bits+0x30>
    ecac:	3008      	adds	r0, #8
    ecae:	0a1b      	lsrs	r3, r3, #8
    ecb0:	f013 0f0f 	tst.w	r3, #15
    ecb4:	d101      	bne.n	ecba <__lo0bits+0x3a>
    ecb6:	3004      	adds	r0, #4
    ecb8:	091b      	lsrs	r3, r3, #4
    ecba:	f013 0f03 	tst.w	r3, #3
    ecbe:	d101      	bne.n	ecc4 <__lo0bits+0x44>
    ecc0:	3002      	adds	r0, #2
    ecc2:	089b      	lsrs	r3, r3, #2
    ecc4:	f013 0f01 	tst.w	r3, #1
    ecc8:	d102      	bne.n	ecd0 <__lo0bits+0x50>
    ecca:	085b      	lsrs	r3, r3, #1
    eccc:	d004      	beq.n	ecd8 <__lo0bits+0x58>
    ecce:	3001      	adds	r0, #1
    ecd0:	6013      	str	r3, [r2, #0]
    ecd2:	4770      	bx	lr
    ecd4:	2000      	movs	r0, #0
    ecd6:	4770      	bx	lr
    ecd8:	2020      	movs	r0, #32
    ecda:	4770      	bx	lr
    ecdc:	085b      	lsrs	r3, r3, #1
    ecde:	2001      	movs	r0, #1
    ece0:	6013      	str	r3, [r2, #0]
    ece2:	4770      	bx	lr

0000ece4 <__mcmp>:
    ece4:	4603      	mov	r3, r0
    ece6:	690a      	ldr	r2, [r1, #16]
    ece8:	6900      	ldr	r0, [r0, #16]
    ecea:	b410      	push	{r4}
    ecec:	1a80      	subs	r0, r0, r2
    ecee:	d111      	bne.n	ed14 <__mcmp+0x30>
    ecf0:	3204      	adds	r2, #4
    ecf2:	f103 0c14 	add.w	ip, r3, #20
    ecf6:	0092      	lsls	r2, r2, #2
    ecf8:	189b      	adds	r3, r3, r2
    ecfa:	1889      	adds	r1, r1, r2
    ecfc:	3104      	adds	r1, #4
    ecfe:	3304      	adds	r3, #4
    ed00:	f853 4c04 	ldr.w	r4, [r3, #-4]
    ed04:	3b04      	subs	r3, #4
    ed06:	f851 2c04 	ldr.w	r2, [r1, #-4]
    ed0a:	3904      	subs	r1, #4
    ed0c:	4294      	cmp	r4, r2
    ed0e:	d103      	bne.n	ed18 <__mcmp+0x34>
    ed10:	459c      	cmp	ip, r3
    ed12:	d3f5      	bcc.n	ed00 <__mcmp+0x1c>
    ed14:	bc10      	pop	{r4}
    ed16:	4770      	bx	lr
    ed18:	bf38      	it	cc
    ed1a:	f04f 30ff 	movcc.w	r0, #4294967295
    ed1e:	d3f9      	bcc.n	ed14 <__mcmp+0x30>
    ed20:	2001      	movs	r0, #1
    ed22:	e7f7      	b.n	ed14 <__mcmp+0x30>

0000ed24 <__ulp>:
    ed24:	f240 0300 	movw	r3, #0
    ed28:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    ed2c:	ea01 0303 	and.w	r3, r1, r3
    ed30:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
    ed34:	2b00      	cmp	r3, #0
    ed36:	dd02      	ble.n	ed3e <__ulp+0x1a>
    ed38:	4619      	mov	r1, r3
    ed3a:	2000      	movs	r0, #0
    ed3c:	4770      	bx	lr
    ed3e:	425b      	negs	r3, r3
    ed40:	151b      	asrs	r3, r3, #20
    ed42:	2b13      	cmp	r3, #19
    ed44:	dd0e      	ble.n	ed64 <__ulp+0x40>
    ed46:	3b14      	subs	r3, #20
    ed48:	2b1e      	cmp	r3, #30
    ed4a:	dd03      	ble.n	ed54 <__ulp+0x30>
    ed4c:	2301      	movs	r3, #1
    ed4e:	2100      	movs	r1, #0
    ed50:	4618      	mov	r0, r3
    ed52:	4770      	bx	lr
    ed54:	2201      	movs	r2, #1
    ed56:	f1c3 031f 	rsb	r3, r3, #31
    ed5a:	2100      	movs	r1, #0
    ed5c:	fa12 f303 	lsls.w	r3, r2, r3
    ed60:	4618      	mov	r0, r3
    ed62:	4770      	bx	lr
    ed64:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    ed68:	2000      	movs	r0, #0
    ed6a:	fa52 f103 	asrs.w	r1, r2, r3
    ed6e:	4770      	bx	lr

0000ed70 <__b2d>:
    ed70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    ed74:	6904      	ldr	r4, [r0, #16]
    ed76:	f100 0614 	add.w	r6, r0, #20
    ed7a:	460f      	mov	r7, r1
    ed7c:	3404      	adds	r4, #4
    ed7e:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
    ed82:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    ed86:	46a0      	mov	r8, r4
    ed88:	4628      	mov	r0, r5
    ed8a:	f7ff ff59 	bl	ec40 <__hi0bits>
    ed8e:	280a      	cmp	r0, #10
    ed90:	f1c0 0320 	rsb	r3, r0, #32
    ed94:	603b      	str	r3, [r7, #0]
    ed96:	dc14      	bgt.n	edc2 <__b2d+0x52>
    ed98:	42a6      	cmp	r6, r4
    ed9a:	f1c0 030b 	rsb	r3, r0, #11
    ed9e:	d237      	bcs.n	ee10 <__b2d+0xa0>
    eda0:	f854 1c04 	ldr.w	r1, [r4, #-4]
    eda4:	40d9      	lsrs	r1, r3
    eda6:	fa25 fc03 	lsr.w	ip, r5, r3
    edaa:	3015      	adds	r0, #21
    edac:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
    edb0:	4085      	lsls	r5, r0
    edb2:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
    edb6:	ea41 0205 	orr.w	r2, r1, r5
    edba:	4610      	mov	r0, r2
    edbc:	4619      	mov	r1, r3
    edbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    edc2:	42a6      	cmp	r6, r4
    edc4:	d320      	bcc.n	ee08 <__b2d+0x98>
    edc6:	2100      	movs	r1, #0
    edc8:	380b      	subs	r0, #11
    edca:	bf02      	ittt	eq
    edcc:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
    edd0:	460a      	moveq	r2, r1
    edd2:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
    edd6:	d0f0      	beq.n	edba <__b2d+0x4a>
    edd8:	42b4      	cmp	r4, r6
    edda:	f1c0 0320 	rsb	r3, r0, #32
    edde:	d919      	bls.n	ee14 <__b2d+0xa4>
    ede0:	f854 4c04 	ldr.w	r4, [r4, #-4]
    ede4:	40dc      	lsrs	r4, r3
    ede6:	4085      	lsls	r5, r0
    ede8:	fa21 fc03 	lsr.w	ip, r1, r3
    edec:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
    edf0:	fa11 f000 	lsls.w	r0, r1, r0
    edf4:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
    edf8:	ea44 0200 	orr.w	r2, r4, r0
    edfc:	ea45 030c 	orr.w	r3, r5, ip
    ee00:	4610      	mov	r0, r2
    ee02:	4619      	mov	r1, r3
    ee04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    ee08:	f854 1c04 	ldr.w	r1, [r4, #-4]
    ee0c:	3c04      	subs	r4, #4
    ee0e:	e7db      	b.n	edc8 <__b2d+0x58>
    ee10:	2100      	movs	r1, #0
    ee12:	e7c8      	b.n	eda6 <__b2d+0x36>
    ee14:	2400      	movs	r4, #0
    ee16:	e7e6      	b.n	ede6 <__b2d+0x76>

0000ee18 <__ratio>:
    ee18:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    ee1c:	b083      	sub	sp, #12
    ee1e:	460e      	mov	r6, r1
    ee20:	a901      	add	r1, sp, #4
    ee22:	4607      	mov	r7, r0
    ee24:	f7ff ffa4 	bl	ed70 <__b2d>
    ee28:	460d      	mov	r5, r1
    ee2a:	4604      	mov	r4, r0
    ee2c:	4669      	mov	r1, sp
    ee2e:	4630      	mov	r0, r6
    ee30:	f7ff ff9e 	bl	ed70 <__b2d>
    ee34:	f8dd c004 	ldr.w	ip, [sp, #4]
    ee38:	46a9      	mov	r9, r5
    ee3a:	46a0      	mov	r8, r4
    ee3c:	460b      	mov	r3, r1
    ee3e:	4602      	mov	r2, r0
    ee40:	6931      	ldr	r1, [r6, #16]
    ee42:	4616      	mov	r6, r2
    ee44:	6938      	ldr	r0, [r7, #16]
    ee46:	461f      	mov	r7, r3
    ee48:	1a40      	subs	r0, r0, r1
    ee4a:	9900      	ldr	r1, [sp, #0]
    ee4c:	ebc1 010c 	rsb	r1, r1, ip
    ee50:	eb01 1140 	add.w	r1, r1, r0, lsl #5
    ee54:	2900      	cmp	r1, #0
    ee56:	bfc9      	itett	gt
    ee58:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
    ee5c:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
    ee60:	4624      	movgt	r4, r4
    ee62:	464d      	movgt	r5, r9
    ee64:	bfdc      	itt	le
    ee66:	4612      	movle	r2, r2
    ee68:	463b      	movle	r3, r7
    ee6a:	4620      	mov	r0, r4
    ee6c:	4629      	mov	r1, r5
    ee6e:	f7f9 f8a9 	bl	7fc4 <__aeabi_ddiv>
    ee72:	b003      	add	sp, #12
    ee74:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0000ee78 <_mprec_log10>:
    ee78:	2817      	cmp	r0, #23
    ee7a:	b510      	push	{r4, lr}
    ee7c:	4604      	mov	r4, r0
    ee7e:	dd0e      	ble.n	ee9e <_mprec_log10+0x26>
    ee80:	f240 0100 	movw	r1, #0
    ee84:	2000      	movs	r0, #0
    ee86:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    ee8a:	f240 0300 	movw	r3, #0
    ee8e:	2200      	movs	r2, #0
    ee90:	f2c4 0324 	movt	r3, #16420	; 0x4024
    ee94:	f7f8 ff6c 	bl	7d70 <__aeabi_dmul>
    ee98:	3c01      	subs	r4, #1
    ee9a:	d1f6      	bne.n	ee8a <_mprec_log10+0x12>
    ee9c:	bd10      	pop	{r4, pc}
    ee9e:	f243 1320 	movw	r3, #12576	; 0x3120
    eea2:	f2c0 0301 	movt	r3, #1
    eea6:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
    eeaa:	e9d3 0100 	ldrd	r0, r1, [r3]
    eeae:	bd10      	pop	{r4, pc}

0000eeb0 <__copybits>:
    eeb0:	6913      	ldr	r3, [r2, #16]
    eeb2:	3901      	subs	r1, #1
    eeb4:	f102 0c14 	add.w	ip, r2, #20
    eeb8:	b410      	push	{r4}
    eeba:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    eebe:	114c      	asrs	r4, r1, #5
    eec0:	3214      	adds	r2, #20
    eec2:	3401      	adds	r4, #1
    eec4:	4594      	cmp	ip, r2
    eec6:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    eeca:	d20f      	bcs.n	eeec <__copybits+0x3c>
    eecc:	2300      	movs	r3, #0
    eece:	f85c 1003 	ldr.w	r1, [ip, r3]
    eed2:	50c1      	str	r1, [r0, r3]
    eed4:	3304      	adds	r3, #4
    eed6:	eb03 010c 	add.w	r1, r3, ip
    eeda:	428a      	cmp	r2, r1
    eedc:	d8f7      	bhi.n	eece <__copybits+0x1e>
    eede:	ea6f 0c0c 	mvn.w	ip, ip
    eee2:	4462      	add	r2, ip
    eee4:	f022 0203 	bic.w	r2, r2, #3
    eee8:	3204      	adds	r2, #4
    eeea:	1880      	adds	r0, r0, r2
    eeec:	4284      	cmp	r4, r0
    eeee:	d904      	bls.n	eefa <__copybits+0x4a>
    eef0:	2300      	movs	r3, #0
    eef2:	f840 3b04 	str.w	r3, [r0], #4
    eef6:	4284      	cmp	r4, r0
    eef8:	d8fb      	bhi.n	eef2 <__copybits+0x42>
    eefa:	bc10      	pop	{r4}
    eefc:	4770      	bx	lr
    eefe:	bf00      	nop

0000ef00 <__any_on>:
    ef00:	6902      	ldr	r2, [r0, #16]
    ef02:	114b      	asrs	r3, r1, #5
    ef04:	429a      	cmp	r2, r3
    ef06:	db10      	blt.n	ef2a <__any_on+0x2a>
    ef08:	dd0e      	ble.n	ef28 <__any_on+0x28>
    ef0a:	f011 011f 	ands.w	r1, r1, #31
    ef0e:	d00b      	beq.n	ef28 <__any_on+0x28>
    ef10:	461a      	mov	r2, r3
    ef12:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    ef16:	695b      	ldr	r3, [r3, #20]
    ef18:	fa23 fc01 	lsr.w	ip, r3, r1
    ef1c:	fa0c f101 	lsl.w	r1, ip, r1
    ef20:	4299      	cmp	r1, r3
    ef22:	d002      	beq.n	ef2a <__any_on+0x2a>
    ef24:	2001      	movs	r0, #1
    ef26:	4770      	bx	lr
    ef28:	461a      	mov	r2, r3
    ef2a:	3204      	adds	r2, #4
    ef2c:	f100 0114 	add.w	r1, r0, #20
    ef30:	eb00 0382 	add.w	r3, r0, r2, lsl #2
    ef34:	f103 0c04 	add.w	ip, r3, #4
    ef38:	4561      	cmp	r1, ip
    ef3a:	d20b      	bcs.n	ef54 <__any_on+0x54>
    ef3c:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
    ef40:	2a00      	cmp	r2, #0
    ef42:	d1ef      	bne.n	ef24 <__any_on+0x24>
    ef44:	4299      	cmp	r1, r3
    ef46:	d205      	bcs.n	ef54 <__any_on+0x54>
    ef48:	f853 2d04 	ldr.w	r2, [r3, #-4]!
    ef4c:	2a00      	cmp	r2, #0
    ef4e:	d1e9      	bne.n	ef24 <__any_on+0x24>
    ef50:	4299      	cmp	r1, r3
    ef52:	d3f9      	bcc.n	ef48 <__any_on+0x48>
    ef54:	2000      	movs	r0, #0
    ef56:	4770      	bx	lr

0000ef58 <_Bfree>:
    ef58:	b530      	push	{r4, r5, lr}
    ef5a:	6a45      	ldr	r5, [r0, #36]	; 0x24
    ef5c:	b083      	sub	sp, #12
    ef5e:	4604      	mov	r4, r0
    ef60:	b155      	cbz	r5, ef78 <_Bfree+0x20>
    ef62:	b139      	cbz	r1, ef74 <_Bfree+0x1c>
    ef64:	6a63      	ldr	r3, [r4, #36]	; 0x24
    ef66:	684a      	ldr	r2, [r1, #4]
    ef68:	68db      	ldr	r3, [r3, #12]
    ef6a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
    ef6e:	6008      	str	r0, [r1, #0]
    ef70:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    ef74:	b003      	add	sp, #12
    ef76:	bd30      	pop	{r4, r5, pc}
    ef78:	2010      	movs	r0, #16
    ef7a:	9101      	str	r1, [sp, #4]
    ef7c:	f7ff f970 	bl	e260 <malloc>
    ef80:	9901      	ldr	r1, [sp, #4]
    ef82:	6260      	str	r0, [r4, #36]	; 0x24
    ef84:	60c5      	str	r5, [r0, #12]
    ef86:	6045      	str	r5, [r0, #4]
    ef88:	6085      	str	r5, [r0, #8]
    ef8a:	6005      	str	r5, [r0, #0]
    ef8c:	e7e9      	b.n	ef62 <_Bfree+0xa>
    ef8e:	bf00      	nop

0000ef90 <_Balloc>:
    ef90:	b570      	push	{r4, r5, r6, lr}
    ef92:	6a44      	ldr	r4, [r0, #36]	; 0x24
    ef94:	4606      	mov	r6, r0
    ef96:	460d      	mov	r5, r1
    ef98:	b164      	cbz	r4, efb4 <_Balloc+0x24>
    ef9a:	68e2      	ldr	r2, [r4, #12]
    ef9c:	b1a2      	cbz	r2, efc8 <_Balloc+0x38>
    ef9e:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
    efa2:	b1eb      	cbz	r3, efe0 <_Balloc+0x50>
    efa4:	6819      	ldr	r1, [r3, #0]
    efa6:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
    efaa:	2200      	movs	r2, #0
    efac:	60da      	str	r2, [r3, #12]
    efae:	611a      	str	r2, [r3, #16]
    efb0:	4618      	mov	r0, r3
    efb2:	bd70      	pop	{r4, r5, r6, pc}
    efb4:	2010      	movs	r0, #16
    efb6:	f7ff f953 	bl	e260 <malloc>
    efba:	2300      	movs	r3, #0
    efbc:	4604      	mov	r4, r0
    efbe:	6270      	str	r0, [r6, #36]	; 0x24
    efc0:	60c3      	str	r3, [r0, #12]
    efc2:	6043      	str	r3, [r0, #4]
    efc4:	6083      	str	r3, [r0, #8]
    efc6:	6003      	str	r3, [r0, #0]
    efc8:	2210      	movs	r2, #16
    efca:	4630      	mov	r0, r6
    efcc:	2104      	movs	r1, #4
    efce:	f002 f9b3 	bl	11338 <_calloc_r>
    efd2:	6a73      	ldr	r3, [r6, #36]	; 0x24
    efd4:	60e0      	str	r0, [r4, #12]
    efd6:	68da      	ldr	r2, [r3, #12]
    efd8:	2a00      	cmp	r2, #0
    efda:	d1e0      	bne.n	ef9e <_Balloc+0xe>
    efdc:	4613      	mov	r3, r2
    efde:	e7e7      	b.n	efb0 <_Balloc+0x20>
    efe0:	2401      	movs	r4, #1
    efe2:	4630      	mov	r0, r6
    efe4:	4621      	mov	r1, r4
    efe6:	40ac      	lsls	r4, r5
    efe8:	1d62      	adds	r2, r4, #5
    efea:	0092      	lsls	r2, r2, #2
    efec:	f002 f9a4 	bl	11338 <_calloc_r>
    eff0:	4603      	mov	r3, r0
    eff2:	2800      	cmp	r0, #0
    eff4:	d0dc      	beq.n	efb0 <_Balloc+0x20>
    eff6:	6045      	str	r5, [r0, #4]
    eff8:	6084      	str	r4, [r0, #8]
    effa:	e7d6      	b.n	efaa <_Balloc+0x1a>

0000effc <__d2b>:
    effc:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    f000:	b083      	sub	sp, #12
    f002:	2101      	movs	r1, #1
    f004:	461d      	mov	r5, r3
    f006:	4614      	mov	r4, r2
    f008:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    f00a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    f00c:	f7ff ffc0 	bl	ef90 <_Balloc>
    f010:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
    f014:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
    f018:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    f01c:	4615      	mov	r5, r2
    f01e:	ea5f 5a12 	movs.w	sl, r2, lsr #20
    f022:	9300      	str	r3, [sp, #0]
    f024:	bf1c      	itt	ne
    f026:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
    f02a:	9300      	strne	r3, [sp, #0]
    f02c:	4680      	mov	r8, r0
    f02e:	2c00      	cmp	r4, #0
    f030:	d023      	beq.n	f07a <__d2b+0x7e>
    f032:	a802      	add	r0, sp, #8
    f034:	f840 4d04 	str.w	r4, [r0, #-4]!
    f038:	f7ff fe22 	bl	ec80 <__lo0bits>
    f03c:	4603      	mov	r3, r0
    f03e:	2800      	cmp	r0, #0
    f040:	d137      	bne.n	f0b2 <__d2b+0xb6>
    f042:	9901      	ldr	r1, [sp, #4]
    f044:	9a00      	ldr	r2, [sp, #0]
    f046:	f8c8 1014 	str.w	r1, [r8, #20]
    f04a:	2a00      	cmp	r2, #0
    f04c:	bf14      	ite	ne
    f04e:	2402      	movne	r4, #2
    f050:	2401      	moveq	r4, #1
    f052:	f8c8 2018 	str.w	r2, [r8, #24]
    f056:	f8c8 4010 	str.w	r4, [r8, #16]
    f05a:	f1ba 0f00 	cmp.w	sl, #0
    f05e:	d01b      	beq.n	f098 <__d2b+0x9c>
    f060:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
    f064:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
    f068:	f1aa 0a03 	sub.w	sl, sl, #3
    f06c:	4453      	add	r3, sl
    f06e:	603b      	str	r3, [r7, #0]
    f070:	6032      	str	r2, [r6, #0]
    f072:	4640      	mov	r0, r8
    f074:	b003      	add	sp, #12
    f076:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    f07a:	4668      	mov	r0, sp
    f07c:	f7ff fe00 	bl	ec80 <__lo0bits>
    f080:	2301      	movs	r3, #1
    f082:	461c      	mov	r4, r3
    f084:	f8c8 3010 	str.w	r3, [r8, #16]
    f088:	9b00      	ldr	r3, [sp, #0]
    f08a:	f8c8 3014 	str.w	r3, [r8, #20]
    f08e:	f100 0320 	add.w	r3, r0, #32
    f092:	f1ba 0f00 	cmp.w	sl, #0
    f096:	d1e3      	bne.n	f060 <__d2b+0x64>
    f098:	eb08 0284 	add.w	r2, r8, r4, lsl #2
    f09c:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
    f0a0:	3b02      	subs	r3, #2
    f0a2:	603b      	str	r3, [r7, #0]
    f0a4:	6910      	ldr	r0, [r2, #16]
    f0a6:	f7ff fdcb 	bl	ec40 <__hi0bits>
    f0aa:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
    f0ae:	6030      	str	r0, [r6, #0]
    f0b0:	e7df      	b.n	f072 <__d2b+0x76>
    f0b2:	9a00      	ldr	r2, [sp, #0]
    f0b4:	f1c0 0120 	rsb	r1, r0, #32
    f0b8:	fa12 f101 	lsls.w	r1, r2, r1
    f0bc:	40c2      	lsrs	r2, r0
    f0be:	9801      	ldr	r0, [sp, #4]
    f0c0:	4301      	orrs	r1, r0
    f0c2:	f8c8 1014 	str.w	r1, [r8, #20]
    f0c6:	9200      	str	r2, [sp, #0]
    f0c8:	e7bf      	b.n	f04a <__d2b+0x4e>
    f0ca:	bf00      	nop

0000f0cc <__mdiff>:
    f0cc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f0d0:	6913      	ldr	r3, [r2, #16]
    f0d2:	690f      	ldr	r7, [r1, #16]
    f0d4:	460c      	mov	r4, r1
    f0d6:	4615      	mov	r5, r2
    f0d8:	1aff      	subs	r7, r7, r3
    f0da:	2f00      	cmp	r7, #0
    f0dc:	d04f      	beq.n	f17e <__mdiff+0xb2>
    f0de:	db6a      	blt.n	f1b6 <__mdiff+0xea>
    f0e0:	2700      	movs	r7, #0
    f0e2:	f101 0614 	add.w	r6, r1, #20
    f0e6:	6861      	ldr	r1, [r4, #4]
    f0e8:	f7ff ff52 	bl	ef90 <_Balloc>
    f0ec:	f8d5 8010 	ldr.w	r8, [r5, #16]
    f0f0:	f8d4 c010 	ldr.w	ip, [r4, #16]
    f0f4:	f105 0114 	add.w	r1, r5, #20
    f0f8:	2200      	movs	r2, #0
    f0fa:	eb05 0588 	add.w	r5, r5, r8, lsl #2
    f0fe:	eb04 048c 	add.w	r4, r4, ip, lsl #2
    f102:	f105 0814 	add.w	r8, r5, #20
    f106:	3414      	adds	r4, #20
    f108:	f100 0314 	add.w	r3, r0, #20
    f10c:	60c7      	str	r7, [r0, #12]
    f10e:	f851 7b04 	ldr.w	r7, [r1], #4
    f112:	f856 5b04 	ldr.w	r5, [r6], #4
    f116:	46bb      	mov	fp, r7
    f118:	fa1f fa87 	uxth.w	sl, r7
    f11c:	0c3f      	lsrs	r7, r7, #16
    f11e:	fa1f f985 	uxth.w	r9, r5
    f122:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
    f126:	ebca 0a09 	rsb	sl, sl, r9
    f12a:	4452      	add	r2, sl
    f12c:	eb07 4722 	add.w	r7, r7, r2, asr #16
    f130:	b292      	uxth	r2, r2
    f132:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
    f136:	f843 2b04 	str.w	r2, [r3], #4
    f13a:	143a      	asrs	r2, r7, #16
    f13c:	4588      	cmp	r8, r1
    f13e:	d8e6      	bhi.n	f10e <__mdiff+0x42>
    f140:	42a6      	cmp	r6, r4
    f142:	d20e      	bcs.n	f162 <__mdiff+0x96>
    f144:	f856 1b04 	ldr.w	r1, [r6], #4
    f148:	b28d      	uxth	r5, r1
    f14a:	0c09      	lsrs	r1, r1, #16
    f14c:	1952      	adds	r2, r2, r5
    f14e:	eb01 4122 	add.w	r1, r1, r2, asr #16
    f152:	b292      	uxth	r2, r2
    f154:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
    f158:	f843 2b04 	str.w	r2, [r3], #4
    f15c:	140a      	asrs	r2, r1, #16
    f15e:	42b4      	cmp	r4, r6
    f160:	d8f0      	bhi.n	f144 <__mdiff+0x78>
    f162:	f853 2c04 	ldr.w	r2, [r3, #-4]
    f166:	b932      	cbnz	r2, f176 <__mdiff+0xaa>
    f168:	f853 2c08 	ldr.w	r2, [r3, #-8]
    f16c:	f10c 3cff 	add.w	ip, ip, #4294967295
    f170:	3b04      	subs	r3, #4
    f172:	2a00      	cmp	r2, #0
    f174:	d0f8      	beq.n	f168 <__mdiff+0x9c>
    f176:	f8c0 c010 	str.w	ip, [r0, #16]
    f17a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    f17e:	3304      	adds	r3, #4
    f180:	f101 0614 	add.w	r6, r1, #20
    f184:	009b      	lsls	r3, r3, #2
    f186:	18d2      	adds	r2, r2, r3
    f188:	18cb      	adds	r3, r1, r3
    f18a:	3304      	adds	r3, #4
    f18c:	3204      	adds	r2, #4
    f18e:	f853 cc04 	ldr.w	ip, [r3, #-4]
    f192:	3b04      	subs	r3, #4
    f194:	f852 1c04 	ldr.w	r1, [r2, #-4]
    f198:	3a04      	subs	r2, #4
    f19a:	458c      	cmp	ip, r1
    f19c:	d10a      	bne.n	f1b4 <__mdiff+0xe8>
    f19e:	429e      	cmp	r6, r3
    f1a0:	d3f5      	bcc.n	f18e <__mdiff+0xc2>
    f1a2:	2100      	movs	r1, #0
    f1a4:	f7ff fef4 	bl	ef90 <_Balloc>
    f1a8:	2301      	movs	r3, #1
    f1aa:	6103      	str	r3, [r0, #16]
    f1ac:	2300      	movs	r3, #0
    f1ae:	6143      	str	r3, [r0, #20]
    f1b0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    f1b4:	d297      	bcs.n	f0e6 <__mdiff+0x1a>
    f1b6:	4623      	mov	r3, r4
    f1b8:	462c      	mov	r4, r5
    f1ba:	2701      	movs	r7, #1
    f1bc:	461d      	mov	r5, r3
    f1be:	f104 0614 	add.w	r6, r4, #20
    f1c2:	e790      	b.n	f0e6 <__mdiff+0x1a>

0000f1c4 <__lshift>:
    f1c4:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    f1c8:	690d      	ldr	r5, [r1, #16]
    f1ca:	688b      	ldr	r3, [r1, #8]
    f1cc:	1156      	asrs	r6, r2, #5
    f1ce:	3501      	adds	r5, #1
    f1d0:	460c      	mov	r4, r1
    f1d2:	19ad      	adds	r5, r5, r6
    f1d4:	4690      	mov	r8, r2
    f1d6:	429d      	cmp	r5, r3
    f1d8:	4682      	mov	sl, r0
    f1da:	6849      	ldr	r1, [r1, #4]
    f1dc:	dd03      	ble.n	f1e6 <__lshift+0x22>
    f1de:	005b      	lsls	r3, r3, #1
    f1e0:	3101      	adds	r1, #1
    f1e2:	429d      	cmp	r5, r3
    f1e4:	dcfb      	bgt.n	f1de <__lshift+0x1a>
    f1e6:	4650      	mov	r0, sl
    f1e8:	f7ff fed2 	bl	ef90 <_Balloc>
    f1ec:	2e00      	cmp	r6, #0
    f1ee:	4607      	mov	r7, r0
    f1f0:	f100 0214 	add.w	r2, r0, #20
    f1f4:	dd0a      	ble.n	f20c <__lshift+0x48>
    f1f6:	2300      	movs	r3, #0
    f1f8:	4619      	mov	r1, r3
    f1fa:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    f1fe:	3301      	adds	r3, #1
    f200:	42b3      	cmp	r3, r6
    f202:	d1fa      	bne.n	f1fa <__lshift+0x36>
    f204:	eb07 0383 	add.w	r3, r7, r3, lsl #2
    f208:	f103 0214 	add.w	r2, r3, #20
    f20c:	6920      	ldr	r0, [r4, #16]
    f20e:	f104 0314 	add.w	r3, r4, #20
    f212:	eb04 0080 	add.w	r0, r4, r0, lsl #2
    f216:	3014      	adds	r0, #20
    f218:	f018 081f 	ands.w	r8, r8, #31
    f21c:	d01b      	beq.n	f256 <__lshift+0x92>
    f21e:	f1c8 0e20 	rsb	lr, r8, #32
    f222:	2100      	movs	r1, #0
    f224:	681e      	ldr	r6, [r3, #0]
    f226:	fa06 fc08 	lsl.w	ip, r6, r8
    f22a:	ea41 010c 	orr.w	r1, r1, ip
    f22e:	f842 1b04 	str.w	r1, [r2], #4
    f232:	f853 1b04 	ldr.w	r1, [r3], #4
    f236:	4298      	cmp	r0, r3
    f238:	fa21 f10e 	lsr.w	r1, r1, lr
    f23c:	d8f2      	bhi.n	f224 <__lshift+0x60>
    f23e:	6011      	str	r1, [r2, #0]
    f240:	b101      	cbz	r1, f244 <__lshift+0x80>
    f242:	3501      	adds	r5, #1
    f244:	4650      	mov	r0, sl
    f246:	3d01      	subs	r5, #1
    f248:	4621      	mov	r1, r4
    f24a:	613d      	str	r5, [r7, #16]
    f24c:	f7ff fe84 	bl	ef58 <_Bfree>
    f250:	4638      	mov	r0, r7
    f252:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    f256:	f853 1008 	ldr.w	r1, [r3, r8]
    f25a:	f842 1008 	str.w	r1, [r2, r8]
    f25e:	f108 0804 	add.w	r8, r8, #4
    f262:	eb08 0103 	add.w	r1, r8, r3
    f266:	4288      	cmp	r0, r1
    f268:	d9ec      	bls.n	f244 <__lshift+0x80>
    f26a:	f853 1008 	ldr.w	r1, [r3, r8]
    f26e:	f842 1008 	str.w	r1, [r2, r8]
    f272:	f108 0804 	add.w	r8, r8, #4
    f276:	eb08 0103 	add.w	r1, r8, r3
    f27a:	4288      	cmp	r0, r1
    f27c:	d8eb      	bhi.n	f256 <__lshift+0x92>
    f27e:	e7e1      	b.n	f244 <__lshift+0x80>

0000f280 <__multiply>:
    f280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f284:	f8d1 8010 	ldr.w	r8, [r1, #16]
    f288:	6917      	ldr	r7, [r2, #16]
    f28a:	460d      	mov	r5, r1
    f28c:	4616      	mov	r6, r2
    f28e:	b087      	sub	sp, #28
    f290:	45b8      	cmp	r8, r7
    f292:	bfb5      	itete	lt
    f294:	4615      	movlt	r5, r2
    f296:	463b      	movge	r3, r7
    f298:	460b      	movlt	r3, r1
    f29a:	4647      	movge	r7, r8
    f29c:	bfb4      	ite	lt
    f29e:	461e      	movlt	r6, r3
    f2a0:	4698      	movge	r8, r3
    f2a2:	68ab      	ldr	r3, [r5, #8]
    f2a4:	eb08 0407 	add.w	r4, r8, r7
    f2a8:	6869      	ldr	r1, [r5, #4]
    f2aa:	429c      	cmp	r4, r3
    f2ac:	bfc8      	it	gt
    f2ae:	3101      	addgt	r1, #1
    f2b0:	f7ff fe6e 	bl	ef90 <_Balloc>
    f2b4:	eb00 0384 	add.w	r3, r0, r4, lsl #2
    f2b8:	f100 0b14 	add.w	fp, r0, #20
    f2bc:	3314      	adds	r3, #20
    f2be:	9003      	str	r0, [sp, #12]
    f2c0:	459b      	cmp	fp, r3
    f2c2:	9304      	str	r3, [sp, #16]
    f2c4:	d206      	bcs.n	f2d4 <__multiply+0x54>
    f2c6:	9904      	ldr	r1, [sp, #16]
    f2c8:	465b      	mov	r3, fp
    f2ca:	2200      	movs	r2, #0
    f2cc:	f843 2b04 	str.w	r2, [r3], #4
    f2d0:	4299      	cmp	r1, r3
    f2d2:	d8fb      	bhi.n	f2cc <__multiply+0x4c>
    f2d4:	eb06 0888 	add.w	r8, r6, r8, lsl #2
    f2d8:	f106 0914 	add.w	r9, r6, #20
    f2dc:	f108 0814 	add.w	r8, r8, #20
    f2e0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
    f2e4:	3514      	adds	r5, #20
    f2e6:	45c1      	cmp	r9, r8
    f2e8:	f8cd 8004 	str.w	r8, [sp, #4]
    f2ec:	f10c 0c14 	add.w	ip, ip, #20
    f2f0:	9502      	str	r5, [sp, #8]
    f2f2:	d24b      	bcs.n	f38c <__multiply+0x10c>
    f2f4:	f04f 0a00 	mov.w	sl, #0
    f2f8:	9405      	str	r4, [sp, #20]
    f2fa:	f859 400a 	ldr.w	r4, [r9, sl]
    f2fe:	eb0a 080b 	add.w	r8, sl, fp
    f302:	b2a0      	uxth	r0, r4
    f304:	b1d8      	cbz	r0, f33e <__multiply+0xbe>
    f306:	9a02      	ldr	r2, [sp, #8]
    f308:	4643      	mov	r3, r8
    f30a:	2400      	movs	r4, #0
    f30c:	f852 5b04 	ldr.w	r5, [r2], #4
    f310:	6819      	ldr	r1, [r3, #0]
    f312:	b2af      	uxth	r7, r5
    f314:	0c2d      	lsrs	r5, r5, #16
    f316:	b28e      	uxth	r6, r1
    f318:	0c09      	lsrs	r1, r1, #16
    f31a:	fb00 6607 	mla	r6, r0, r7, r6
    f31e:	fb00 1105 	mla	r1, r0, r5, r1
    f322:	1936      	adds	r6, r6, r4
    f324:	eb01 4116 	add.w	r1, r1, r6, lsr #16
    f328:	b2b6      	uxth	r6, r6
    f32a:	0c0c      	lsrs	r4, r1, #16
    f32c:	4594      	cmp	ip, r2
    f32e:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
    f332:	f843 6b04 	str.w	r6, [r3], #4
    f336:	d8e9      	bhi.n	f30c <__multiply+0x8c>
    f338:	601c      	str	r4, [r3, #0]
    f33a:	f859 400a 	ldr.w	r4, [r9, sl]
    f33e:	0c24      	lsrs	r4, r4, #16
    f340:	d01c      	beq.n	f37c <__multiply+0xfc>
    f342:	f85b 200a 	ldr.w	r2, [fp, sl]
    f346:	4641      	mov	r1, r8
    f348:	9b02      	ldr	r3, [sp, #8]
    f34a:	2500      	movs	r5, #0
    f34c:	4610      	mov	r0, r2
    f34e:	881e      	ldrh	r6, [r3, #0]
    f350:	b297      	uxth	r7, r2
    f352:	fb06 5504 	mla	r5, r6, r4, r5
    f356:	eb05 4510 	add.w	r5, r5, r0, lsr #16
    f35a:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
    f35e:	600f      	str	r7, [r1, #0]
    f360:	f851 0f04 	ldr.w	r0, [r1, #4]!
    f364:	f853 2b04 	ldr.w	r2, [r3], #4
    f368:	b286      	uxth	r6, r0
    f36a:	0c12      	lsrs	r2, r2, #16
    f36c:	fb02 6204 	mla	r2, r2, r4, r6
    f370:	eb02 4215 	add.w	r2, r2, r5, lsr #16
    f374:	0c15      	lsrs	r5, r2, #16
    f376:	459c      	cmp	ip, r3
    f378:	d8e9      	bhi.n	f34e <__multiply+0xce>
    f37a:	600a      	str	r2, [r1, #0]
    f37c:	f10a 0a04 	add.w	sl, sl, #4
    f380:	9a01      	ldr	r2, [sp, #4]
    f382:	eb0a 0309 	add.w	r3, sl, r9
    f386:	429a      	cmp	r2, r3
    f388:	d8b7      	bhi.n	f2fa <__multiply+0x7a>
    f38a:	9c05      	ldr	r4, [sp, #20]
    f38c:	2c00      	cmp	r4, #0
    f38e:	dd0b      	ble.n	f3a8 <__multiply+0x128>
    f390:	9a04      	ldr	r2, [sp, #16]
    f392:	f852 3c04 	ldr.w	r3, [r2, #-4]
    f396:	b93b      	cbnz	r3, f3a8 <__multiply+0x128>
    f398:	4613      	mov	r3, r2
    f39a:	e003      	b.n	f3a4 <__multiply+0x124>
    f39c:	f853 2c08 	ldr.w	r2, [r3, #-8]
    f3a0:	3b04      	subs	r3, #4
    f3a2:	b90a      	cbnz	r2, f3a8 <__multiply+0x128>
    f3a4:	3c01      	subs	r4, #1
    f3a6:	d1f9      	bne.n	f39c <__multiply+0x11c>
    f3a8:	9b03      	ldr	r3, [sp, #12]
    f3aa:	4618      	mov	r0, r3
    f3ac:	611c      	str	r4, [r3, #16]
    f3ae:	b007      	add	sp, #28
    f3b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0000f3b4 <__i2b>:
    f3b4:	b510      	push	{r4, lr}
    f3b6:	460c      	mov	r4, r1
    f3b8:	2101      	movs	r1, #1
    f3ba:	f7ff fde9 	bl	ef90 <_Balloc>
    f3be:	2201      	movs	r2, #1
    f3c0:	6144      	str	r4, [r0, #20]
    f3c2:	6102      	str	r2, [r0, #16]
    f3c4:	bd10      	pop	{r4, pc}
    f3c6:	bf00      	nop

0000f3c8 <__multadd>:
    f3c8:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    f3cc:	460d      	mov	r5, r1
    f3ce:	2100      	movs	r1, #0
    f3d0:	4606      	mov	r6, r0
    f3d2:	692c      	ldr	r4, [r5, #16]
    f3d4:	b083      	sub	sp, #12
    f3d6:	f105 0814 	add.w	r8, r5, #20
    f3da:	4608      	mov	r0, r1
    f3dc:	f858 7001 	ldr.w	r7, [r8, r1]
    f3e0:	3001      	adds	r0, #1
    f3e2:	fa1f fa87 	uxth.w	sl, r7
    f3e6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
    f3ea:	fb0a 3302 	mla	r3, sl, r2, r3
    f3ee:	fb0c fc02 	mul.w	ip, ip, r2
    f3f2:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
    f3f6:	b29b      	uxth	r3, r3
    f3f8:	eb03 430c 	add.w	r3, r3, ip, lsl #16
    f3fc:	f848 3001 	str.w	r3, [r8, r1]
    f400:	3104      	adds	r1, #4
    f402:	4284      	cmp	r4, r0
    f404:	ea4f 431c 	mov.w	r3, ip, lsr #16
    f408:	dce8      	bgt.n	f3dc <__multadd+0x14>
    f40a:	b13b      	cbz	r3, f41c <__multadd+0x54>
    f40c:	68aa      	ldr	r2, [r5, #8]
    f40e:	4294      	cmp	r4, r2
    f410:	da08      	bge.n	f424 <__multadd+0x5c>
    f412:	eb05 0284 	add.w	r2, r5, r4, lsl #2
    f416:	3401      	adds	r4, #1
    f418:	612c      	str	r4, [r5, #16]
    f41a:	6153      	str	r3, [r2, #20]
    f41c:	4628      	mov	r0, r5
    f41e:	b003      	add	sp, #12
    f420:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    f424:	6869      	ldr	r1, [r5, #4]
    f426:	4630      	mov	r0, r6
    f428:	9301      	str	r3, [sp, #4]
    f42a:	3101      	adds	r1, #1
    f42c:	f7ff fdb0 	bl	ef90 <_Balloc>
    f430:	692a      	ldr	r2, [r5, #16]
    f432:	f105 010c 	add.w	r1, r5, #12
    f436:	3202      	adds	r2, #2
    f438:	0092      	lsls	r2, r2, #2
    f43a:	4607      	mov	r7, r0
    f43c:	300c      	adds	r0, #12
    f43e:	f7ff fa6d 	bl	e91c <memcpy>
    f442:	4629      	mov	r1, r5
    f444:	4630      	mov	r0, r6
    f446:	463d      	mov	r5, r7
    f448:	f7ff fd86 	bl	ef58 <_Bfree>
    f44c:	9b01      	ldr	r3, [sp, #4]
    f44e:	e7e0      	b.n	f412 <__multadd+0x4a>

0000f450 <__pow5mult>:
    f450:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    f454:	4615      	mov	r5, r2
    f456:	f012 0203 	ands.w	r2, r2, #3
    f45a:	4604      	mov	r4, r0
    f45c:	4688      	mov	r8, r1
    f45e:	d12c      	bne.n	f4ba <__pow5mult+0x6a>
    f460:	10ad      	asrs	r5, r5, #2
    f462:	d01e      	beq.n	f4a2 <__pow5mult+0x52>
    f464:	6a66      	ldr	r6, [r4, #36]	; 0x24
    f466:	2e00      	cmp	r6, #0
    f468:	d034      	beq.n	f4d4 <__pow5mult+0x84>
    f46a:	68b7      	ldr	r7, [r6, #8]
    f46c:	2f00      	cmp	r7, #0
    f46e:	d03b      	beq.n	f4e8 <__pow5mult+0x98>
    f470:	f015 0f01 	tst.w	r5, #1
    f474:	d108      	bne.n	f488 <__pow5mult+0x38>
    f476:	106d      	asrs	r5, r5, #1
    f478:	d013      	beq.n	f4a2 <__pow5mult+0x52>
    f47a:	683e      	ldr	r6, [r7, #0]
    f47c:	b1a6      	cbz	r6, f4a8 <__pow5mult+0x58>
    f47e:	4630      	mov	r0, r6
    f480:	4607      	mov	r7, r0
    f482:	f015 0f01 	tst.w	r5, #1
    f486:	d0f6      	beq.n	f476 <__pow5mult+0x26>
    f488:	4641      	mov	r1, r8
    f48a:	463a      	mov	r2, r7
    f48c:	4620      	mov	r0, r4
    f48e:	f7ff fef7 	bl	f280 <__multiply>
    f492:	4641      	mov	r1, r8
    f494:	4606      	mov	r6, r0
    f496:	4620      	mov	r0, r4
    f498:	f7ff fd5e 	bl	ef58 <_Bfree>
    f49c:	106d      	asrs	r5, r5, #1
    f49e:	46b0      	mov	r8, r6
    f4a0:	d1eb      	bne.n	f47a <__pow5mult+0x2a>
    f4a2:	4640      	mov	r0, r8
    f4a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    f4a8:	4639      	mov	r1, r7
    f4aa:	463a      	mov	r2, r7
    f4ac:	4620      	mov	r0, r4
    f4ae:	f7ff fee7 	bl	f280 <__multiply>
    f4b2:	6038      	str	r0, [r7, #0]
    f4b4:	4607      	mov	r7, r0
    f4b6:	6006      	str	r6, [r0, #0]
    f4b8:	e7e3      	b.n	f482 <__pow5mult+0x32>
    f4ba:	f243 1c20 	movw	ip, #12576	; 0x3120
    f4be:	2300      	movs	r3, #0
    f4c0:	f2c0 0c01 	movt	ip, #1
    f4c4:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
    f4c8:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
    f4cc:	f7ff ff7c 	bl	f3c8 <__multadd>
    f4d0:	4680      	mov	r8, r0
    f4d2:	e7c5      	b.n	f460 <__pow5mult+0x10>
    f4d4:	2010      	movs	r0, #16
    f4d6:	f7fe fec3 	bl	e260 <malloc>
    f4da:	2300      	movs	r3, #0
    f4dc:	4606      	mov	r6, r0
    f4de:	6260      	str	r0, [r4, #36]	; 0x24
    f4e0:	60c3      	str	r3, [r0, #12]
    f4e2:	6043      	str	r3, [r0, #4]
    f4e4:	6083      	str	r3, [r0, #8]
    f4e6:	6003      	str	r3, [r0, #0]
    f4e8:	4620      	mov	r0, r4
    f4ea:	f240 2171 	movw	r1, #625	; 0x271
    f4ee:	f7ff ff61 	bl	f3b4 <__i2b>
    f4f2:	2300      	movs	r3, #0
    f4f4:	60b0      	str	r0, [r6, #8]
    f4f6:	4607      	mov	r7, r0
    f4f8:	6003      	str	r3, [r0, #0]
    f4fa:	e7b9      	b.n	f470 <__pow5mult+0x20>

0000f4fc <__s2b>:
    f4fc:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    f500:	461e      	mov	r6, r3
    f502:	f648 6339 	movw	r3, #36409	; 0x8e39
    f506:	f106 0c08 	add.w	ip, r6, #8
    f50a:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
    f50e:	4688      	mov	r8, r1
    f510:	4605      	mov	r5, r0
    f512:	4617      	mov	r7, r2
    f514:	fb83 130c 	smull	r1, r3, r3, ip
    f518:	ea4f 7cec 	mov.w	ip, ip, asr #31
    f51c:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
    f520:	f1bc 0f01 	cmp.w	ip, #1
    f524:	dd35      	ble.n	f592 <__s2b+0x96>
    f526:	2100      	movs	r1, #0
    f528:	2201      	movs	r2, #1
    f52a:	0052      	lsls	r2, r2, #1
    f52c:	3101      	adds	r1, #1
    f52e:	4594      	cmp	ip, r2
    f530:	dcfb      	bgt.n	f52a <__s2b+0x2e>
    f532:	4628      	mov	r0, r5
    f534:	f7ff fd2c 	bl	ef90 <_Balloc>
    f538:	9b08      	ldr	r3, [sp, #32]
    f53a:	6143      	str	r3, [r0, #20]
    f53c:	2301      	movs	r3, #1
    f53e:	2f09      	cmp	r7, #9
    f540:	6103      	str	r3, [r0, #16]
    f542:	dd22      	ble.n	f58a <__s2b+0x8e>
    f544:	f108 0a09 	add.w	sl, r8, #9
    f548:	2409      	movs	r4, #9
    f54a:	f818 3004 	ldrb.w	r3, [r8, r4]
    f54e:	4601      	mov	r1, r0
    f550:	220a      	movs	r2, #10
    f552:	3401      	adds	r4, #1
    f554:	3b30      	subs	r3, #48	; 0x30
    f556:	4628      	mov	r0, r5
    f558:	f7ff ff36 	bl	f3c8 <__multadd>
    f55c:	42a7      	cmp	r7, r4
    f55e:	dcf4      	bgt.n	f54a <__s2b+0x4e>
    f560:	eb0a 0807 	add.w	r8, sl, r7
    f564:	f1a8 0808 	sub.w	r8, r8, #8
    f568:	42be      	cmp	r6, r7
    f56a:	dd0c      	ble.n	f586 <__s2b+0x8a>
    f56c:	2400      	movs	r4, #0
    f56e:	f818 3004 	ldrb.w	r3, [r8, r4]
    f572:	4601      	mov	r1, r0
    f574:	3401      	adds	r4, #1
    f576:	220a      	movs	r2, #10
    f578:	3b30      	subs	r3, #48	; 0x30
    f57a:	4628      	mov	r0, r5
    f57c:	f7ff ff24 	bl	f3c8 <__multadd>
    f580:	19e3      	adds	r3, r4, r7
    f582:	429e      	cmp	r6, r3
    f584:	dcf3      	bgt.n	f56e <__s2b+0x72>
    f586:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    f58a:	f108 080a 	add.w	r8, r8, #10
    f58e:	2709      	movs	r7, #9
    f590:	e7ea      	b.n	f568 <__s2b+0x6c>
    f592:	2100      	movs	r1, #0
    f594:	e7cd      	b.n	f532 <__s2b+0x36>
    f596:	bf00      	nop

0000f598 <_realloc_r>:
    f598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f59c:	4691      	mov	r9, r2
    f59e:	b083      	sub	sp, #12
    f5a0:	4607      	mov	r7, r0
    f5a2:	460e      	mov	r6, r1
    f5a4:	2900      	cmp	r1, #0
    f5a6:	f000 813a 	beq.w	f81e <_realloc_r+0x286>
    f5aa:	f1a1 0808 	sub.w	r8, r1, #8
    f5ae:	f109 040b 	add.w	r4, r9, #11
    f5b2:	f7ff fb41 	bl	ec38 <__malloc_lock>
    f5b6:	2c16      	cmp	r4, #22
    f5b8:	f8d8 1004 	ldr.w	r1, [r8, #4]
    f5bc:	460b      	mov	r3, r1
    f5be:	f200 80a0 	bhi.w	f702 <_realloc_r+0x16a>
    f5c2:	2210      	movs	r2, #16
    f5c4:	2500      	movs	r5, #0
    f5c6:	4614      	mov	r4, r2
    f5c8:	454c      	cmp	r4, r9
    f5ca:	bf38      	it	cc
    f5cc:	f045 0501 	orrcc.w	r5, r5, #1
    f5d0:	2d00      	cmp	r5, #0
    f5d2:	f040 812a 	bne.w	f82a <_realloc_r+0x292>
    f5d6:	f021 0a03 	bic.w	sl, r1, #3
    f5da:	4592      	cmp	sl, r2
    f5dc:	bfa2      	ittt	ge
    f5de:	4640      	movge	r0, r8
    f5e0:	4655      	movge	r5, sl
    f5e2:	f108 0808 	addge.w	r8, r8, #8
    f5e6:	da75      	bge.n	f6d4 <_realloc_r+0x13c>
    f5e8:	f240 1378 	movw	r3, #376	; 0x178
    f5ec:	eb08 000a 	add.w	r0, r8, sl
    f5f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f5f4:	f8d3 e008 	ldr.w	lr, [r3, #8]
    f5f8:	4586      	cmp	lr, r0
    f5fa:	f000 811a 	beq.w	f832 <_realloc_r+0x29a>
    f5fe:	f8d0 c004 	ldr.w	ip, [r0, #4]
    f602:	f02c 0b01 	bic.w	fp, ip, #1
    f606:	4483      	add	fp, r0
    f608:	f8db b004 	ldr.w	fp, [fp, #4]
    f60c:	f01b 0f01 	tst.w	fp, #1
    f610:	d07c      	beq.n	f70c <_realloc_r+0x174>
    f612:	46ac      	mov	ip, r5
    f614:	4628      	mov	r0, r5
    f616:	f011 0f01 	tst.w	r1, #1
    f61a:	f040 809b 	bne.w	f754 <_realloc_r+0x1bc>
    f61e:	f856 1c08 	ldr.w	r1, [r6, #-8]
    f622:	ebc1 0b08 	rsb	fp, r1, r8
    f626:	f8db 5004 	ldr.w	r5, [fp, #4]
    f62a:	f025 0503 	bic.w	r5, r5, #3
    f62e:	2800      	cmp	r0, #0
    f630:	f000 80dd 	beq.w	f7ee <_realloc_r+0x256>
    f634:	4570      	cmp	r0, lr
    f636:	f000 811f 	beq.w	f878 <_realloc_r+0x2e0>
    f63a:	eb05 030a 	add.w	r3, r5, sl
    f63e:	eb0c 0503 	add.w	r5, ip, r3
    f642:	4295      	cmp	r5, r2
    f644:	bfb8      	it	lt
    f646:	461d      	movlt	r5, r3
    f648:	f2c0 80d2 	blt.w	f7f0 <_realloc_r+0x258>
    f64c:	6881      	ldr	r1, [r0, #8]
    f64e:	465b      	mov	r3, fp
    f650:	68c0      	ldr	r0, [r0, #12]
    f652:	f1aa 0204 	sub.w	r2, sl, #4
    f656:	2a24      	cmp	r2, #36	; 0x24
    f658:	6081      	str	r1, [r0, #8]
    f65a:	60c8      	str	r0, [r1, #12]
    f65c:	f853 1f08 	ldr.w	r1, [r3, #8]!
    f660:	f8db 000c 	ldr.w	r0, [fp, #12]
    f664:	6081      	str	r1, [r0, #8]
    f666:	60c8      	str	r0, [r1, #12]
    f668:	f200 80d0 	bhi.w	f80c <_realloc_r+0x274>
    f66c:	2a13      	cmp	r2, #19
    f66e:	469c      	mov	ip, r3
    f670:	d921      	bls.n	f6b6 <_realloc_r+0x11e>
    f672:	4631      	mov	r1, r6
    f674:	f10b 0c10 	add.w	ip, fp, #16
    f678:	f851 0b04 	ldr.w	r0, [r1], #4
    f67c:	f8cb 0008 	str.w	r0, [fp, #8]
    f680:	6870      	ldr	r0, [r6, #4]
    f682:	1d0e      	adds	r6, r1, #4
    f684:	2a1b      	cmp	r2, #27
    f686:	f8cb 000c 	str.w	r0, [fp, #12]
    f68a:	d914      	bls.n	f6b6 <_realloc_r+0x11e>
    f68c:	6848      	ldr	r0, [r1, #4]
    f68e:	1d31      	adds	r1, r6, #4
    f690:	f10b 0c18 	add.w	ip, fp, #24
    f694:	f8cb 0010 	str.w	r0, [fp, #16]
    f698:	6870      	ldr	r0, [r6, #4]
    f69a:	1d0e      	adds	r6, r1, #4
    f69c:	2a24      	cmp	r2, #36	; 0x24
    f69e:	f8cb 0014 	str.w	r0, [fp, #20]
    f6a2:	d108      	bne.n	f6b6 <_realloc_r+0x11e>
    f6a4:	684a      	ldr	r2, [r1, #4]
    f6a6:	f10b 0c20 	add.w	ip, fp, #32
    f6aa:	f8cb 2018 	str.w	r2, [fp, #24]
    f6ae:	6872      	ldr	r2, [r6, #4]
    f6b0:	3608      	adds	r6, #8
    f6b2:	f8cb 201c 	str.w	r2, [fp, #28]
    f6b6:	4631      	mov	r1, r6
    f6b8:	4698      	mov	r8, r3
    f6ba:	4662      	mov	r2, ip
    f6bc:	4658      	mov	r0, fp
    f6be:	f851 3b04 	ldr.w	r3, [r1], #4
    f6c2:	f842 3b04 	str.w	r3, [r2], #4
    f6c6:	6873      	ldr	r3, [r6, #4]
    f6c8:	f8cc 3004 	str.w	r3, [ip, #4]
    f6cc:	684b      	ldr	r3, [r1, #4]
    f6ce:	6053      	str	r3, [r2, #4]
    f6d0:	f8db 3004 	ldr.w	r3, [fp, #4]
    f6d4:	ebc4 0c05 	rsb	ip, r4, r5
    f6d8:	f1bc 0f0f 	cmp.w	ip, #15
    f6dc:	d826      	bhi.n	f72c <_realloc_r+0x194>
    f6de:	1942      	adds	r2, r0, r5
    f6e0:	f003 0301 	and.w	r3, r3, #1
    f6e4:	ea43 0505 	orr.w	r5, r3, r5
    f6e8:	6045      	str	r5, [r0, #4]
    f6ea:	6853      	ldr	r3, [r2, #4]
    f6ec:	f043 0301 	orr.w	r3, r3, #1
    f6f0:	6053      	str	r3, [r2, #4]
    f6f2:	4638      	mov	r0, r7
    f6f4:	4645      	mov	r5, r8
    f6f6:	f7ff faa1 	bl	ec3c <__malloc_unlock>
    f6fa:	4628      	mov	r0, r5
    f6fc:	b003      	add	sp, #12
    f6fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    f702:	f024 0407 	bic.w	r4, r4, #7
    f706:	4622      	mov	r2, r4
    f708:	0fe5      	lsrs	r5, r4, #31
    f70a:	e75d      	b.n	f5c8 <_realloc_r+0x30>
    f70c:	f02c 0c03 	bic.w	ip, ip, #3
    f710:	eb0c 050a 	add.w	r5, ip, sl
    f714:	4295      	cmp	r5, r2
    f716:	f6ff af7e 	blt.w	f616 <_realloc_r+0x7e>
    f71a:	6882      	ldr	r2, [r0, #8]
    f71c:	460b      	mov	r3, r1
    f71e:	68c1      	ldr	r1, [r0, #12]
    f720:	4640      	mov	r0, r8
    f722:	f108 0808 	add.w	r8, r8, #8
    f726:	608a      	str	r2, [r1, #8]
    f728:	60d1      	str	r1, [r2, #12]
    f72a:	e7d3      	b.n	f6d4 <_realloc_r+0x13c>
    f72c:	1901      	adds	r1, r0, r4
    f72e:	f003 0301 	and.w	r3, r3, #1
    f732:	eb01 020c 	add.w	r2, r1, ip
    f736:	ea43 0404 	orr.w	r4, r3, r4
    f73a:	f04c 0301 	orr.w	r3, ip, #1
    f73e:	6044      	str	r4, [r0, #4]
    f740:	604b      	str	r3, [r1, #4]
    f742:	4638      	mov	r0, r7
    f744:	6853      	ldr	r3, [r2, #4]
    f746:	3108      	adds	r1, #8
    f748:	f043 0301 	orr.w	r3, r3, #1
    f74c:	6053      	str	r3, [r2, #4]
    f74e:	f7fe f9ff 	bl	db50 <_free_r>
    f752:	e7ce      	b.n	f6f2 <_realloc_r+0x15a>
    f754:	4649      	mov	r1, r9
    f756:	4638      	mov	r0, r7
    f758:	f7fe fd8a 	bl	e270 <_malloc_r>
    f75c:	4605      	mov	r5, r0
    f75e:	2800      	cmp	r0, #0
    f760:	d041      	beq.n	f7e6 <_realloc_r+0x24e>
    f762:	f8d8 3004 	ldr.w	r3, [r8, #4]
    f766:	f1a0 0208 	sub.w	r2, r0, #8
    f76a:	f023 0101 	bic.w	r1, r3, #1
    f76e:	4441      	add	r1, r8
    f770:	428a      	cmp	r2, r1
    f772:	f000 80d7 	beq.w	f924 <_realloc_r+0x38c>
    f776:	f1aa 0204 	sub.w	r2, sl, #4
    f77a:	4631      	mov	r1, r6
    f77c:	2a24      	cmp	r2, #36	; 0x24
    f77e:	d878      	bhi.n	f872 <_realloc_r+0x2da>
    f780:	2a13      	cmp	r2, #19
    f782:	4603      	mov	r3, r0
    f784:	d921      	bls.n	f7ca <_realloc_r+0x232>
    f786:	4634      	mov	r4, r6
    f788:	f854 3b04 	ldr.w	r3, [r4], #4
    f78c:	1d21      	adds	r1, r4, #4
    f78e:	f840 3b04 	str.w	r3, [r0], #4
    f792:	1d03      	adds	r3, r0, #4
    f794:	f8d6 c004 	ldr.w	ip, [r6, #4]
    f798:	2a1b      	cmp	r2, #27
    f79a:	f8c5 c004 	str.w	ip, [r5, #4]
    f79e:	d914      	bls.n	f7ca <_realloc_r+0x232>
    f7a0:	f8d4 e004 	ldr.w	lr, [r4, #4]
    f7a4:	1d1c      	adds	r4, r3, #4
    f7a6:	f101 0c04 	add.w	ip, r1, #4
    f7aa:	f8c0 e004 	str.w	lr, [r0, #4]
    f7ae:	6848      	ldr	r0, [r1, #4]
    f7b0:	f10c 0104 	add.w	r1, ip, #4
    f7b4:	6058      	str	r0, [r3, #4]
    f7b6:	1d23      	adds	r3, r4, #4
    f7b8:	2a24      	cmp	r2, #36	; 0x24
    f7ba:	d106      	bne.n	f7ca <_realloc_r+0x232>
    f7bc:	f8dc 2004 	ldr.w	r2, [ip, #4]
    f7c0:	6062      	str	r2, [r4, #4]
    f7c2:	684a      	ldr	r2, [r1, #4]
    f7c4:	3108      	adds	r1, #8
    f7c6:	605a      	str	r2, [r3, #4]
    f7c8:	3308      	adds	r3, #8
    f7ca:	4608      	mov	r0, r1
    f7cc:	461a      	mov	r2, r3
    f7ce:	f850 4b04 	ldr.w	r4, [r0], #4
    f7d2:	f842 4b04 	str.w	r4, [r2], #4
    f7d6:	6849      	ldr	r1, [r1, #4]
    f7d8:	6059      	str	r1, [r3, #4]
    f7da:	6843      	ldr	r3, [r0, #4]
    f7dc:	6053      	str	r3, [r2, #4]
    f7de:	4631      	mov	r1, r6
    f7e0:	4638      	mov	r0, r7
    f7e2:	f7fe f9b5 	bl	db50 <_free_r>
    f7e6:	4638      	mov	r0, r7
    f7e8:	f7ff fa28 	bl	ec3c <__malloc_unlock>
    f7ec:	e785      	b.n	f6fa <_realloc_r+0x162>
    f7ee:	4455      	add	r5, sl
    f7f0:	4295      	cmp	r5, r2
    f7f2:	dbaf      	blt.n	f754 <_realloc_r+0x1bc>
    f7f4:	465b      	mov	r3, fp
    f7f6:	f8db 000c 	ldr.w	r0, [fp, #12]
    f7fa:	f1aa 0204 	sub.w	r2, sl, #4
    f7fe:	f853 1f08 	ldr.w	r1, [r3, #8]!
    f802:	2a24      	cmp	r2, #36	; 0x24
    f804:	6081      	str	r1, [r0, #8]
    f806:	60c8      	str	r0, [r1, #12]
    f808:	f67f af30 	bls.w	f66c <_realloc_r+0xd4>
    f80c:	4618      	mov	r0, r3
    f80e:	4631      	mov	r1, r6
    f810:	4698      	mov	r8, r3
    f812:	f7ff f94b 	bl	eaac <memmove>
    f816:	4658      	mov	r0, fp
    f818:	f8db 3004 	ldr.w	r3, [fp, #4]
    f81c:	e75a      	b.n	f6d4 <_realloc_r+0x13c>
    f81e:	4611      	mov	r1, r2
    f820:	b003      	add	sp, #12
    f822:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f826:	f7fe bd23 	b.w	e270 <_malloc_r>
    f82a:	230c      	movs	r3, #12
    f82c:	2500      	movs	r5, #0
    f82e:	603b      	str	r3, [r7, #0]
    f830:	e763      	b.n	f6fa <_realloc_r+0x162>
    f832:	f8de 5004 	ldr.w	r5, [lr, #4]
    f836:	f104 0b10 	add.w	fp, r4, #16
    f83a:	f025 0c03 	bic.w	ip, r5, #3
    f83e:	eb0c 000a 	add.w	r0, ip, sl
    f842:	4558      	cmp	r0, fp
    f844:	bfb8      	it	lt
    f846:	4670      	movlt	r0, lr
    f848:	f6ff aee5 	blt.w	f616 <_realloc_r+0x7e>
    f84c:	eb08 0204 	add.w	r2, r8, r4
    f850:	1b01      	subs	r1, r0, r4
    f852:	f041 0101 	orr.w	r1, r1, #1
    f856:	609a      	str	r2, [r3, #8]
    f858:	6051      	str	r1, [r2, #4]
    f85a:	4638      	mov	r0, r7
    f85c:	f8d8 1004 	ldr.w	r1, [r8, #4]
    f860:	4635      	mov	r5, r6
    f862:	f001 0301 	and.w	r3, r1, #1
    f866:	431c      	orrs	r4, r3
    f868:	f8c8 4004 	str.w	r4, [r8, #4]
    f86c:	f7ff f9e6 	bl	ec3c <__malloc_unlock>
    f870:	e743      	b.n	f6fa <_realloc_r+0x162>
    f872:	f7ff f91b 	bl	eaac <memmove>
    f876:	e7b2      	b.n	f7de <_realloc_r+0x246>
    f878:	4455      	add	r5, sl
    f87a:	f104 0110 	add.w	r1, r4, #16
    f87e:	44ac      	add	ip, r5
    f880:	458c      	cmp	ip, r1
    f882:	dbb5      	blt.n	f7f0 <_realloc_r+0x258>
    f884:	465d      	mov	r5, fp
    f886:	f8db 000c 	ldr.w	r0, [fp, #12]
    f88a:	f1aa 0204 	sub.w	r2, sl, #4
    f88e:	f855 1f08 	ldr.w	r1, [r5, #8]!
    f892:	2a24      	cmp	r2, #36	; 0x24
    f894:	6081      	str	r1, [r0, #8]
    f896:	60c8      	str	r0, [r1, #12]
    f898:	d84c      	bhi.n	f934 <_realloc_r+0x39c>
    f89a:	2a13      	cmp	r2, #19
    f89c:	4628      	mov	r0, r5
    f89e:	d924      	bls.n	f8ea <_realloc_r+0x352>
    f8a0:	4631      	mov	r1, r6
    f8a2:	f10b 0010 	add.w	r0, fp, #16
    f8a6:	f851 eb04 	ldr.w	lr, [r1], #4
    f8aa:	f8cb e008 	str.w	lr, [fp, #8]
    f8ae:	f8d6 e004 	ldr.w	lr, [r6, #4]
    f8b2:	1d0e      	adds	r6, r1, #4
    f8b4:	2a1b      	cmp	r2, #27
    f8b6:	f8cb e00c 	str.w	lr, [fp, #12]
    f8ba:	d916      	bls.n	f8ea <_realloc_r+0x352>
    f8bc:	f8d1 e004 	ldr.w	lr, [r1, #4]
    f8c0:	1d31      	adds	r1, r6, #4
    f8c2:	f10b 0018 	add.w	r0, fp, #24
    f8c6:	f8cb e010 	str.w	lr, [fp, #16]
    f8ca:	f8d6 e004 	ldr.w	lr, [r6, #4]
    f8ce:	1d0e      	adds	r6, r1, #4
    f8d0:	2a24      	cmp	r2, #36	; 0x24
    f8d2:	f8cb e014 	str.w	lr, [fp, #20]
    f8d6:	d108      	bne.n	f8ea <_realloc_r+0x352>
    f8d8:	684a      	ldr	r2, [r1, #4]
    f8da:	f10b 0020 	add.w	r0, fp, #32
    f8de:	f8cb 2018 	str.w	r2, [fp, #24]
    f8e2:	6872      	ldr	r2, [r6, #4]
    f8e4:	3608      	adds	r6, #8
    f8e6:	f8cb 201c 	str.w	r2, [fp, #28]
    f8ea:	4631      	mov	r1, r6
    f8ec:	4602      	mov	r2, r0
    f8ee:	f851 eb04 	ldr.w	lr, [r1], #4
    f8f2:	f842 eb04 	str.w	lr, [r2], #4
    f8f6:	6876      	ldr	r6, [r6, #4]
    f8f8:	6046      	str	r6, [r0, #4]
    f8fa:	6849      	ldr	r1, [r1, #4]
    f8fc:	6051      	str	r1, [r2, #4]
    f8fe:	eb0b 0204 	add.w	r2, fp, r4
    f902:	ebc4 010c 	rsb	r1, r4, ip
    f906:	f041 0101 	orr.w	r1, r1, #1
    f90a:	609a      	str	r2, [r3, #8]
    f90c:	6051      	str	r1, [r2, #4]
    f90e:	4638      	mov	r0, r7
    f910:	f8db 1004 	ldr.w	r1, [fp, #4]
    f914:	f001 0301 	and.w	r3, r1, #1
    f918:	431c      	orrs	r4, r3
    f91a:	f8cb 4004 	str.w	r4, [fp, #4]
    f91e:	f7ff f98d 	bl	ec3c <__malloc_unlock>
    f922:	e6ea      	b.n	f6fa <_realloc_r+0x162>
    f924:	6855      	ldr	r5, [r2, #4]
    f926:	4640      	mov	r0, r8
    f928:	f108 0808 	add.w	r8, r8, #8
    f92c:	f025 0503 	bic.w	r5, r5, #3
    f930:	4455      	add	r5, sl
    f932:	e6cf      	b.n	f6d4 <_realloc_r+0x13c>
    f934:	4631      	mov	r1, r6
    f936:	4628      	mov	r0, r5
    f938:	9300      	str	r3, [sp, #0]
    f93a:	f8cd c004 	str.w	ip, [sp, #4]
    f93e:	f7ff f8b5 	bl	eaac <memmove>
    f942:	f8dd c004 	ldr.w	ip, [sp, #4]
    f946:	9b00      	ldr	r3, [sp, #0]
    f948:	e7d9      	b.n	f8fe <_realloc_r+0x366>
    f94a:	bf00      	nop

0000f94c <__isinfd>:
    f94c:	4602      	mov	r2, r0
    f94e:	4240      	negs	r0, r0
    f950:	ea40 0302 	orr.w	r3, r0, r2
    f954:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    f958:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
    f95c:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
    f960:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
    f964:	4258      	negs	r0, r3
    f966:	ea40 0303 	orr.w	r3, r0, r3
    f96a:	17d8      	asrs	r0, r3, #31
    f96c:	3001      	adds	r0, #1
    f96e:	4770      	bx	lr

0000f970 <__isnand>:
    f970:	4602      	mov	r2, r0
    f972:	4240      	negs	r0, r0
    f974:	4310      	orrs	r0, r2
    f976:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    f97a:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
    f97e:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
    f982:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
    f986:	0fc0      	lsrs	r0, r0, #31
    f988:	4770      	bx	lr
    f98a:	bf00      	nop

0000f98c <_sbrk_r>:
    f98c:	b538      	push	{r3, r4, r5, lr}
    f98e:	f240 7494 	movw	r4, #1940	; 0x794
    f992:	f2c2 0400 	movt	r4, #8192	; 0x2000
    f996:	4605      	mov	r5, r0
    f998:	4608      	mov	r0, r1
    f99a:	2300      	movs	r3, #0
    f99c:	6023      	str	r3, [r4, #0]
    f99e:	f7f7 ffa3 	bl	78e8 <_sbrk>
    f9a2:	f1b0 3fff 	cmp.w	r0, #4294967295
    f9a6:	d000      	beq.n	f9aa <_sbrk_r+0x1e>
    f9a8:	bd38      	pop	{r3, r4, r5, pc}
    f9aa:	6823      	ldr	r3, [r4, #0]
    f9ac:	2b00      	cmp	r3, #0
    f9ae:	d0fb      	beq.n	f9a8 <_sbrk_r+0x1c>
    f9b0:	602b      	str	r3, [r5, #0]
    f9b2:	bd38      	pop	{r3, r4, r5, pc}

0000f9b4 <__sccl>:
    f9b4:	4602      	mov	r2, r0
    f9b6:	4608      	mov	r0, r1
    f9b8:	b470      	push	{r4, r5, r6}
    f9ba:	f810 4b01 	ldrb.w	r4, [r0], #1
    f9be:	2c5e      	cmp	r4, #94	; 0x5e
    f9c0:	d02e      	beq.n	fa20 <__sccl+0x6c>
    f9c2:	2100      	movs	r1, #0
    f9c4:	2300      	movs	r3, #0
    f9c6:	54d1      	strb	r1, [r2, r3]
    f9c8:	3301      	adds	r3, #1
    f9ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    f9ce:	d1fa      	bne.n	f9c6 <__sccl+0x12>
    f9d0:	b18c      	cbz	r4, f9f6 <__sccl+0x42>
    f9d2:	f081 0c01 	eor.w	ip, r1, #1
    f9d6:	4601      	mov	r1, r0
    f9d8:	f802 c004 	strb.w	ip, [r2, r4]
    f9dc:	4608      	mov	r0, r1
    f9de:	f810 3b01 	ldrb.w	r3, [r0], #1
    f9e2:	2b2d      	cmp	r3, #45	; 0x2d
    f9e4:	d009      	beq.n	f9fa <__sccl+0x46>
    f9e6:	2b5d      	cmp	r3, #93	; 0x5d
    f9e8:	d001      	beq.n	f9ee <__sccl+0x3a>
    f9ea:	b913      	cbnz	r3, f9f2 <__sccl+0x3e>
    f9ec:	4608      	mov	r0, r1
    f9ee:	bc70      	pop	{r4, r5, r6}
    f9f0:	4770      	bx	lr
    f9f2:	461c      	mov	r4, r3
    f9f4:	e7ef      	b.n	f9d6 <__sccl+0x22>
    f9f6:	3801      	subs	r0, #1
    f9f8:	e7f9      	b.n	f9ee <__sccl+0x3a>
    f9fa:	784d      	ldrb	r5, [r1, #1]
    f9fc:	2d5d      	cmp	r5, #93	; 0x5d
    f9fe:	bf14      	ite	ne
    fa00:	2600      	movne	r6, #0
    fa02:	2601      	moveq	r6, #1
    fa04:	42a5      	cmp	r5, r4
    fa06:	bfb8      	it	lt
    fa08:	f046 0601 	orrlt.w	r6, r6, #1
    fa0c:	2e00      	cmp	r6, #0
    fa0e:	d1f0      	bne.n	f9f2 <__sccl+0x3e>
    fa10:	1913      	adds	r3, r2, r4
    fa12:	3401      	adds	r4, #1
    fa14:	f803 cf01 	strb.w	ip, [r3, #1]!
    fa18:	42a5      	cmp	r5, r4
    fa1a:	dcfa      	bgt.n	fa12 <__sccl+0x5e>
    fa1c:	3102      	adds	r1, #2
    fa1e:	e7dd      	b.n	f9dc <__sccl+0x28>
    fa20:	784c      	ldrb	r4, [r1, #1]
    fa22:	3001      	adds	r0, #1
    fa24:	2101      	movs	r1, #1
    fa26:	e7cd      	b.n	f9c4 <__sccl+0x10>

0000fa28 <nanf>:
    fa28:	f240 0000 	movw	r0, #0
    fa2c:	f6c7 70c0 	movt	r0, #32704	; 0x7fc0
    fa30:	4770      	bx	lr
    fa32:	bf00      	nop

0000fa34 <__sclose>:
    fa34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    fa38:	f001 bcac 	b.w	11394 <_close_r>

0000fa3c <__sseek>:
    fa3c:	b510      	push	{r4, lr}
    fa3e:	460c      	mov	r4, r1
    fa40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    fa44:	f002 f8fc 	bl	11c40 <_lseek_r>
    fa48:	89a3      	ldrh	r3, [r4, #12]
    fa4a:	f1b0 3fff 	cmp.w	r0, #4294967295
    fa4e:	bf15      	itete	ne
    fa50:	6560      	strne	r0, [r4, #84]	; 0x54
    fa52:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
    fa56:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
    fa5a:	81a3      	strheq	r3, [r4, #12]
    fa5c:	bf18      	it	ne
    fa5e:	81a3      	strhne	r3, [r4, #12]
    fa60:	bd10      	pop	{r4, pc}
    fa62:	bf00      	nop

0000fa64 <__swrite>:
    fa64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    fa68:	461d      	mov	r5, r3
    fa6a:	898b      	ldrh	r3, [r1, #12]
    fa6c:	460c      	mov	r4, r1
    fa6e:	4616      	mov	r6, r2
    fa70:	4607      	mov	r7, r0
    fa72:	f413 7f80 	tst.w	r3, #256	; 0x100
    fa76:	d006      	beq.n	fa86 <__swrite+0x22>
    fa78:	2302      	movs	r3, #2
    fa7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    fa7e:	2200      	movs	r2, #0
    fa80:	f002 f8de 	bl	11c40 <_lseek_r>
    fa84:	89a3      	ldrh	r3, [r4, #12]
    fa86:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    fa8a:	4638      	mov	r0, r7
    fa8c:	81a3      	strh	r3, [r4, #12]
    fa8e:	4632      	mov	r2, r6
    fa90:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    fa94:	462b      	mov	r3, r5
    fa96:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    fa9a:	f7f7 bef7 	b.w	788c <_write_r>
    fa9e:	bf00      	nop

0000faa0 <__sread>:
    faa0:	b510      	push	{r4, lr}
    faa2:	460c      	mov	r4, r1
    faa4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    faa8:	f002 f8e0 	bl	11c6c <_read_r>
    faac:	2800      	cmp	r0, #0
    faae:	db03      	blt.n	fab8 <__sread+0x18>
    fab0:	6d63      	ldr	r3, [r4, #84]	; 0x54
    fab2:	181b      	adds	r3, r3, r0
    fab4:	6563      	str	r3, [r4, #84]	; 0x54
    fab6:	bd10      	pop	{r4, pc}
    fab8:	89a3      	ldrh	r3, [r4, #12]
    faba:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    fabe:	81a3      	strh	r3, [r4, #12]
    fac0:	bd10      	pop	{r4, pc}
    fac2:	bf00      	nop

0000fac4 <strcmp>:
    fac4:	ea80 0201 	eor.w	r2, r0, r1
    fac8:	f012 0f03 	tst.w	r2, #3
    facc:	d13a      	bne.n	fb44 <strcmp_unaligned>
    face:	f010 0203 	ands.w	r2, r0, #3
    fad2:	f020 0003 	bic.w	r0, r0, #3
    fad6:	f021 0103 	bic.w	r1, r1, #3
    fada:	f850 cb04 	ldr.w	ip, [r0], #4
    fade:	bf08      	it	eq
    fae0:	f851 3b04 	ldreq.w	r3, [r1], #4
    fae4:	d00d      	beq.n	fb02 <strcmp+0x3e>
    fae6:	f082 0203 	eor.w	r2, r2, #3
    faea:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    faee:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
    faf2:	fa23 f202 	lsr.w	r2, r3, r2
    faf6:	f851 3b04 	ldr.w	r3, [r1], #4
    fafa:	ea4c 0c02 	orr.w	ip, ip, r2
    fafe:	ea43 0302 	orr.w	r3, r3, r2
    fb02:	bf00      	nop
    fb04:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
    fb08:	459c      	cmp	ip, r3
    fb0a:	bf01      	itttt	eq
    fb0c:	ea22 020c 	biceq.w	r2, r2, ip
    fb10:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
    fb14:	f850 cb04 	ldreq.w	ip, [r0], #4
    fb18:	f851 3b04 	ldreq.w	r3, [r1], #4
    fb1c:	d0f2      	beq.n	fb04 <strcmp+0x40>
    fb1e:	ea4f 600c 	mov.w	r0, ip, lsl #24
    fb22:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
    fb26:	2801      	cmp	r0, #1
    fb28:	bf28      	it	cs
    fb2a:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
    fb2e:	bf08      	it	eq
    fb30:	0a1b      	lsreq	r3, r3, #8
    fb32:	d0f4      	beq.n	fb1e <strcmp+0x5a>
    fb34:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    fb38:	ea4f 6010 	mov.w	r0, r0, lsr #24
    fb3c:	eba0 0003 	sub.w	r0, r0, r3
    fb40:	4770      	bx	lr
    fb42:	bf00      	nop

0000fb44 <strcmp_unaligned>:
    fb44:	f010 0f03 	tst.w	r0, #3
    fb48:	d00a      	beq.n	fb60 <strcmp_unaligned+0x1c>
    fb4a:	f810 2b01 	ldrb.w	r2, [r0], #1
    fb4e:	f811 3b01 	ldrb.w	r3, [r1], #1
    fb52:	2a01      	cmp	r2, #1
    fb54:	bf28      	it	cs
    fb56:	429a      	cmpcs	r2, r3
    fb58:	d0f4      	beq.n	fb44 <strcmp_unaligned>
    fb5a:	eba2 0003 	sub.w	r0, r2, r3
    fb5e:	4770      	bx	lr
    fb60:	f84d 5d04 	str.w	r5, [sp, #-4]!
    fb64:	f84d 4d04 	str.w	r4, [sp, #-4]!
    fb68:	f04f 0201 	mov.w	r2, #1
    fb6c:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
    fb70:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
    fb74:	f001 0c03 	and.w	ip, r1, #3
    fb78:	f021 0103 	bic.w	r1, r1, #3
    fb7c:	f850 4b04 	ldr.w	r4, [r0], #4
    fb80:	f851 5b04 	ldr.w	r5, [r1], #4
    fb84:	f1bc 0f02 	cmp.w	ip, #2
    fb88:	d026      	beq.n	fbd8 <strcmp_unaligned+0x94>
    fb8a:	d84b      	bhi.n	fc24 <strcmp_unaligned+0xe0>
    fb8c:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
    fb90:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
    fb94:	eba4 0302 	sub.w	r3, r4, r2
    fb98:	ea23 0304 	bic.w	r3, r3, r4
    fb9c:	d10d      	bne.n	fbba <strcmp_unaligned+0x76>
    fb9e:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    fba2:	bf08      	it	eq
    fba4:	f851 5b04 	ldreq.w	r5, [r1], #4
    fba8:	d10a      	bne.n	fbc0 <strcmp_unaligned+0x7c>
    fbaa:	ea8c 0c04 	eor.w	ip, ip, r4
    fbae:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
    fbb2:	d10c      	bne.n	fbce <strcmp_unaligned+0x8a>
    fbb4:	f850 4b04 	ldr.w	r4, [r0], #4
    fbb8:	e7e8      	b.n	fb8c <strcmp_unaligned+0x48>
    fbba:	ea4f 2515 	mov.w	r5, r5, lsr #8
    fbbe:	e05c      	b.n	fc7a <strcmp_unaligned+0x136>
    fbc0:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
    fbc4:	d152      	bne.n	fc6c <strcmp_unaligned+0x128>
    fbc6:	780d      	ldrb	r5, [r1, #0]
    fbc8:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    fbcc:	e055      	b.n	fc7a <strcmp_unaligned+0x136>
    fbce:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    fbd2:	f005 05ff 	and.w	r5, r5, #255	; 0xff
    fbd6:	e050      	b.n	fc7a <strcmp_unaligned+0x136>
    fbd8:	ea4f 4c04 	mov.w	ip, r4, lsl #16
    fbdc:	eba4 0302 	sub.w	r3, r4, r2
    fbe0:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    fbe4:	ea23 0304 	bic.w	r3, r3, r4
    fbe8:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
    fbec:	d117      	bne.n	fc1e <strcmp_unaligned+0xda>
    fbee:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    fbf2:	bf08      	it	eq
    fbf4:	f851 5b04 	ldreq.w	r5, [r1], #4
    fbf8:	d107      	bne.n	fc0a <strcmp_unaligned+0xc6>
    fbfa:	ea8c 0c04 	eor.w	ip, ip, r4
    fbfe:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
    fc02:	d108      	bne.n	fc16 <strcmp_unaligned+0xd2>
    fc04:	f850 4b04 	ldr.w	r4, [r0], #4
    fc08:	e7e6      	b.n	fbd8 <strcmp_unaligned+0x94>
    fc0a:	041b      	lsls	r3, r3, #16
    fc0c:	d12e      	bne.n	fc6c <strcmp_unaligned+0x128>
    fc0e:	880d      	ldrh	r5, [r1, #0]
    fc10:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    fc14:	e031      	b.n	fc7a <strcmp_unaligned+0x136>
    fc16:	ea4f 4505 	mov.w	r5, r5, lsl #16
    fc1a:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    fc1e:	ea4f 4515 	mov.w	r5, r5, lsr #16
    fc22:	e02a      	b.n	fc7a <strcmp_unaligned+0x136>
    fc24:	f004 0cff 	and.w	ip, r4, #255	; 0xff
    fc28:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
    fc2c:	eba4 0302 	sub.w	r3, r4, r2
    fc30:	ea23 0304 	bic.w	r3, r3, r4
    fc34:	d10d      	bne.n	fc52 <strcmp_unaligned+0x10e>
    fc36:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    fc3a:	bf08      	it	eq
    fc3c:	f851 5b04 	ldreq.w	r5, [r1], #4
    fc40:	d10a      	bne.n	fc58 <strcmp_unaligned+0x114>
    fc42:	ea8c 0c04 	eor.w	ip, ip, r4
    fc46:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
    fc4a:	d10a      	bne.n	fc62 <strcmp_unaligned+0x11e>
    fc4c:	f850 4b04 	ldr.w	r4, [r0], #4
    fc50:	e7e8      	b.n	fc24 <strcmp_unaligned+0xe0>
    fc52:	ea4f 6515 	mov.w	r5, r5, lsr #24
    fc56:	e010      	b.n	fc7a <strcmp_unaligned+0x136>
    fc58:	f014 0fff 	tst.w	r4, #255	; 0xff
    fc5c:	d006      	beq.n	fc6c <strcmp_unaligned+0x128>
    fc5e:	f851 5b04 	ldr.w	r5, [r1], #4
    fc62:	ea4f 2c14 	mov.w	ip, r4, lsr #8
    fc66:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
    fc6a:	e006      	b.n	fc7a <strcmp_unaligned+0x136>
    fc6c:	f04f 0000 	mov.w	r0, #0
    fc70:	f85d 4b04 	ldr.w	r4, [sp], #4
    fc74:	f85d 5b04 	ldr.w	r5, [sp], #4
    fc78:	4770      	bx	lr
    fc7a:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
    fc7e:	f005 00ff 	and.w	r0, r5, #255	; 0xff
    fc82:	2801      	cmp	r0, #1
    fc84:	bf28      	it	cs
    fc86:	4290      	cmpcs	r0, r2
    fc88:	bf04      	itt	eq
    fc8a:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
    fc8e:	0a2d      	lsreq	r5, r5, #8
    fc90:	d0f3      	beq.n	fc7a <strcmp_unaligned+0x136>
    fc92:	eba2 0000 	sub.w	r0, r2, r0
    fc96:	f85d 4b04 	ldr.w	r4, [sp], #4
    fc9a:	f85d 5b04 	ldr.w	r5, [sp], #4
    fc9e:	4770      	bx	lr

0000fca0 <_strtod_r>:
    fca0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    fca4:	b0a3      	sub	sp, #140	; 0x8c
    fca6:	4604      	mov	r4, r0
    fca8:	2600      	movs	r6, #0
    fcaa:	920a      	str	r2, [sp, #40]	; 0x28
    fcac:	460a      	mov	r2, r1
    fcae:	2700      	movs	r7, #0
    fcb0:	911f      	str	r1, [sp, #124]	; 0x7c
    fcb2:	e9cd 6718 	strd	r6, r7, [sp, #96]	; 0x60
    fcb6:	7810      	ldrb	r0, [r2, #0]
    fcb8:	282d      	cmp	r0, #45	; 0x2d
    fcba:	f200 8123 	bhi.w	ff04 <_strtod_r+0x264>
    fcbe:	e8df f010 	tbh	[pc, r0, lsl #1]
    fcc2:	00b2      	.short	0x00b2
    fcc4:	01210121 	.word	0x01210121
    fcc8:	01210121 	.word	0x01210121
    fccc:	01210121 	.word	0x01210121
    fcd0:	01210121 	.word	0x01210121
    fcd4:	011e011e 	.word	0x011e011e
    fcd8:	011e011e 	.word	0x011e011e
    fcdc:	0121011e 	.word	0x0121011e
    fce0:	01210121 	.word	0x01210121
    fce4:	01210121 	.word	0x01210121
    fce8:	01210121 	.word	0x01210121
    fcec:	01210121 	.word	0x01210121
    fcf0:	01210121 	.word	0x01210121
    fcf4:	01210121 	.word	0x01210121
    fcf8:	01210121 	.word	0x01210121
    fcfc:	01210121 	.word	0x01210121
    fd00:	011e0121 	.word	0x011e0121
    fd04:	01210121 	.word	0x01210121
    fd08:	01210121 	.word	0x01210121
    fd0c:	01210121 	.word	0x01210121
    fd10:	01210121 	.word	0x01210121
    fd14:	01210121 	.word	0x01210121
    fd18:	0121011b 	.word	0x0121011b
    fd1c:	00c3      	.short	0x00c3
    fd1e:	2700      	movs	r7, #0
    fd20:	463e      	mov	r6, r7
    fd22:	463d      	mov	r5, r7
    fd24:	f04f 0c00 	mov.w	ip, #0
    fd28:	9206      	str	r2, [sp, #24]
    fd2a:	46e3      	mov	fp, ip
    fd2c:	9510      	str	r5, [sp, #64]	; 0x40
    fd2e:	f8cd c010 	str.w	ip, [sp, #16]
    fd32:	2865      	cmp	r0, #101	; 0x65
    fd34:	bf14      	ite	ne
    fd36:	2200      	movne	r2, #0
    fd38:	2201      	moveq	r2, #1
    fd3a:	2845      	cmp	r0, #69	; 0x45
    fd3c:	bf08      	it	eq
    fd3e:	f042 0201 	orreq.w	r2, r2, #1
    fd42:	2a00      	cmp	r2, #0
    fd44:	f000 80f9 	beq.w	ff3a <_strtod_r+0x29a>
    fd48:	ea45 020c 	orr.w	r2, r5, ip
    fd4c:	ea52 0208 	orrs.w	r2, r2, r8
    fd50:	d069      	beq.n	fe26 <_strtod_r+0x186>
    fd52:	991f      	ldr	r1, [sp, #124]	; 0x7c
    fd54:	f101 0a01 	add.w	sl, r1, #1
    fd58:	f8cd a07c 	str.w	sl, [sp, #124]	; 0x7c
    fd5c:	7848      	ldrb	r0, [r1, #1]
    fd5e:	282b      	cmp	r0, #43	; 0x2b
    fd60:	f000 8521 	beq.w	107a6 <RAM_SIZE+0x7a6>
    fd64:	282d      	cmp	r0, #45	; 0x2d
    fd66:	f000 83b8 	beq.w	104da <RAM_SIZE+0x4da>
    fd6a:	2200      	movs	r2, #0
    fd6c:	9208      	str	r2, [sp, #32]
    fd6e:	f1a0 0230 	sub.w	r2, r0, #48	; 0x30
    fd72:	2a09      	cmp	r2, #9
    fd74:	bf84      	itt	hi
    fd76:	911f      	strhi	r1, [sp, #124]	; 0x7c
    fd78:	f04f 0a00 	movhi.w	sl, #0
    fd7c:	d848      	bhi.n	fe10 <_strtod_r+0x170>
    fd7e:	2830      	cmp	r0, #48	; 0x30
    fd80:	d107      	bne.n	fd92 <_strtod_r+0xf2>
    fd82:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    fd84:	9b10      	ldr	r3, [sp, #64]	; 0x40
    fd86:	3201      	adds	r2, #1
    fd88:	921f      	str	r2, [sp, #124]	; 0x7c
    fd8a:	7810      	ldrb	r0, [r2, #0]
    fd8c:	2830      	cmp	r0, #48	; 0x30
    fd8e:	d0fa      	beq.n	fd86 <_strtod_r+0xe6>
    fd90:	9310      	str	r3, [sp, #64]	; 0x40
    fd92:	f1a0 0231 	sub.w	r2, r0, #49	; 0x31
    fd96:	2a08      	cmp	r2, #8
    fd98:	f200 80cf 	bhi.w	ff3a <_strtod_r+0x29a>
    fd9c:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    fd9e:	f1a0 0a30 	sub.w	sl, r0, #48	; 0x30
    fda2:	1c53      	adds	r3, r2, #1
    fda4:	930b      	str	r3, [sp, #44]	; 0x2c
    fda6:	9209      	str	r2, [sp, #36]	; 0x24
    fda8:	931f      	str	r3, [sp, #124]	; 0x7c
    fdaa:	7850      	ldrb	r0, [r2, #1]
    fdac:	282f      	cmp	r0, #47	; 0x2f
    fdae:	dd1a      	ble.n	fde6 <_strtod_r+0x146>
    fdb0:	2839      	cmp	r0, #57	; 0x39
    fdb2:	dc18      	bgt.n	fde6 <_strtod_r+0x146>
    fdb4:	1c93      	adds	r3, r2, #2
    fdb6:	9a10      	ldr	r2, [sp, #64]	; 0x40
    fdb8:	46a9      	mov	r9, r5
    fdba:	920b      	str	r2, [sp, #44]	; 0x2c
    fdbc:	461a      	mov	r2, r3
    fdbe:	e002      	b.n	fdc6 <_strtod_r+0x126>
    fdc0:	2839      	cmp	r0, #57	; 0x39
    fdc2:	f300 8625 	bgt.w	10a10 <RAM_SIZE+0xa10>
    fdc6:	921f      	str	r2, [sp, #124]	; 0x7c
    fdc8:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
    fdcc:	7810      	ldrb	r0, [r2, #0]
    fdce:	eb0a 0a8a 	add.w	sl, sl, sl, lsl #2
    fdd2:	4615      	mov	r5, r2
    fdd4:	3201      	adds	r2, #1
    fdd6:	282f      	cmp	r0, #47	; 0x2f
    fdd8:	eb03 0a4a 	add.w	sl, r3, sl, lsl #1
    fddc:	dcf0      	bgt.n	fdc0 <_strtod_r+0x120>
    fdde:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    fde0:	950b      	str	r5, [sp, #44]	; 0x2c
    fde2:	464d      	mov	r5, r9
    fde4:	9210      	str	r2, [sp, #64]	; 0x40
    fde6:	9a09      	ldr	r2, [sp, #36]	; 0x24
    fde8:	f644 691f 	movw	r9, #19999	; 0x4e1f
    fdec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    fdee:	1a9b      	subs	r3, r3, r2
    fdf0:	45ca      	cmp	sl, r9
    fdf2:	bfd4      	ite	le
    fdf4:	2200      	movle	r2, #0
    fdf6:	2201      	movgt	r2, #1
    fdf8:	2b08      	cmp	r3, #8
    fdfa:	bfc8      	it	gt
    fdfc:	f042 0201 	orrgt.w	r2, r2, #1
    fe00:	9309      	str	r3, [sp, #36]	; 0x24
    fe02:	9b08      	ldr	r3, [sp, #32]
    fe04:	2a00      	cmp	r2, #0
    fe06:	bf18      	it	ne
    fe08:	46ca      	movne	sl, r9
    fe0a:	b10b      	cbz	r3, fe10 <_strtod_r+0x170>
    fe0c:	f1ca 0a00 	rsb	sl, sl, #0
    fe10:	2d00      	cmp	r5, #0
    fe12:	f040 8097 	bne.w	ff44 <_strtod_r+0x2a4>
    fe16:	ea5c 0c08 	orrs.w	ip, ip, r8
    fe1a:	f040 8119 	bne.w	10050 <RAM_SIZE+0x50>
    fe1e:	9f04      	ldr	r7, [sp, #16]
    fe20:	2f00      	cmp	r7, #0
    fe22:	f000 829f 	beq.w	10364 <RAM_SIZE+0x364>
    fe26:	2300      	movs	r3, #0
    fe28:	911f      	str	r1, [sp, #124]	; 0x7c
    fe2a:	461a      	mov	r2, r3
    fe2c:	930f      	str	r3, [sp, #60]	; 0x3c
    fe2e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    fe30:	b10f      	cbz	r7, fe36 <_strtod_r+0x196>
    fe32:	991f      	ldr	r1, [sp, #124]	; 0x7c
    fe34:	6039      	str	r1, [r7, #0]
    fe36:	980f      	ldr	r0, [sp, #60]	; 0x3c
    fe38:	b108      	cbz	r0, fe3e <_strtod_r+0x19e>
    fe3a:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
    fe3e:	4618      	mov	r0, r3
    fe40:	4611      	mov	r1, r2
    fe42:	b023      	add	sp, #140	; 0x8c
    fe44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    fe48:	2001      	movs	r0, #1
    fe4a:	900f      	str	r0, [sp, #60]	; 0x3c
    fe4c:	3201      	adds	r2, #1
    fe4e:	921f      	str	r2, [sp, #124]	; 0x7c
    fe50:	7810      	ldrb	r0, [r2, #0]
    fe52:	2800      	cmp	r0, #0
    fe54:	d0e7      	beq.n	fe26 <_strtod_r+0x186>
    fe56:	2830      	cmp	r0, #48	; 0x30
    fe58:	bf18      	it	ne
    fe5a:	f04f 0800 	movne.w	r8, #0
    fe5e:	d058      	beq.n	ff12 <_strtod_r+0x272>
    fe60:	282f      	cmp	r0, #47	; 0x2f
    fe62:	f340 855f 	ble.w	10924 <RAM_SIZE+0x924>
    fe66:	2839      	cmp	r0, #57	; 0x39
    fe68:	f73f af59 	bgt.w	fd1e <_strtod_r+0x7e>
    fe6c:	2700      	movs	r7, #0
    fe6e:	463e      	mov	r6, r7
    fe70:	463d      	mov	r5, r7
    fe72:	e002      	b.n	fe7a <_strtod_r+0x1da>
    fe74:	2839      	cmp	r0, #57	; 0x39
    fe76:	f73f af55 	bgt.w	fd24 <_strtod_r+0x84>
    fe7a:	eb06 0386 	add.w	r3, r6, r6, lsl #2
    fe7e:	2d08      	cmp	r5, #8
    fe80:	eb00 0343 	add.w	r3, r0, r3, lsl #1
    fe84:	bfd8      	it	le
    fe86:	f1a3 0630 	suble.w	r6, r3, #48	; 0x30
    fe8a:	dd07      	ble.n	fe9c <_strtod_r+0x1fc>
    fe8c:	eb07 0387 	add.w	r3, r7, r7, lsl #2
    fe90:	2d0f      	cmp	r5, #15
    fe92:	eb00 0043 	add.w	r0, r0, r3, lsl #1
    fe96:	bfd8      	it	le
    fe98:	f1a0 0730 	suble.w	r7, r0, #48	; 0x30
    fe9c:	3501      	adds	r5, #1
    fe9e:	18ab      	adds	r3, r5, r2
    fea0:	931f      	str	r3, [sp, #124]	; 0x7c
    fea2:	5d50      	ldrb	r0, [r2, r5]
    fea4:	282f      	cmp	r0, #47	; 0x2f
    fea6:	dce5      	bgt.n	fe74 <_strtod_r+0x1d4>
    fea8:	469c      	mov	ip, r3
    feaa:	9510      	str	r5, [sp, #64]	; 0x40
    feac:	282e      	cmp	r0, #46	; 0x2e
    feae:	f040 80d2 	bne.w	10056 <RAM_SIZE+0x56>
    feb2:	9b10      	ldr	r3, [sp, #64]	; 0x40
    feb4:	f10c 0001 	add.w	r0, ip, #1
    feb8:	901f      	str	r0, [sp, #124]	; 0x7c
    feba:	f89c 0001 	ldrb.w	r0, [ip, #1]
    febe:	2b00      	cmp	r3, #0
    fec0:	f000 822b 	beq.w	1031a <RAM_SIZE+0x31a>
    fec4:	f04f 0c00 	mov.w	ip, #0
    fec8:	461d      	mov	r5, r3
    feca:	46e3      	mov	fp, ip
    fecc:	9206      	str	r2, [sp, #24]
    fece:	f1a0 0a30 	sub.w	sl, r0, #48	; 0x30
    fed2:	f1ba 0f09 	cmp.w	sl, #9
    fed6:	f200 8242 	bhi.w	1035e <RAM_SIZE+0x35e>
    feda:	981f      	ldr	r0, [sp, #124]	; 0x7c
    fedc:	f10c 0c01 	add.w	ip, ip, #1
    fee0:	9504      	str	r5, [sp, #16]
    fee2:	9008      	str	r0, [sp, #32]
    fee4:	f1ba 0f00 	cmp.w	sl, #0
    fee8:	f040 8522 	bne.w	10930 <RAM_SIZE+0x930>
    feec:	9d04      	ldr	r5, [sp, #16]
    feee:	9808      	ldr	r0, [sp, #32]
    fef0:	1c42      	adds	r2, r0, #1
    fef2:	921f      	str	r2, [sp, #124]	; 0x7c
    fef4:	7840      	ldrb	r0, [r0, #1]
    fef6:	e7ea      	b.n	fece <_strtod_r+0x22e>
    fef8:	2700      	movs	r7, #0
    fefa:	970f      	str	r7, [sp, #60]	; 0x3c
    fefc:	e7a6      	b.n	fe4c <_strtod_r+0x1ac>
    fefe:	3201      	adds	r2, #1
    ff00:	921f      	str	r2, [sp, #124]	; 0x7c
    ff02:	e6d8      	b.n	fcb6 <_strtod_r+0x16>
    ff04:	2300      	movs	r3, #0
    ff06:	2830      	cmp	r0, #48	; 0x30
    ff08:	930f      	str	r3, [sp, #60]	; 0x3c
    ff0a:	bf18      	it	ne
    ff0c:	f04f 0800 	movne.w	r8, #0
    ff10:	d1a6      	bne.n	fe60 <_strtod_r+0x1c0>
    ff12:	7853      	ldrb	r3, [r2, #1]
    ff14:	1c55      	adds	r5, r2, #1
    ff16:	2b58      	cmp	r3, #88	; 0x58
    ff18:	f000 83c3 	beq.w	106a2 <RAM_SIZE+0x6a2>
    ff1c:	2b78      	cmp	r3, #120	; 0x78
    ff1e:	f000 83c0 	beq.w	106a2 <RAM_SIZE+0x6a2>
    ff22:	462a      	mov	r2, r5
    ff24:	951f      	str	r5, [sp, #124]	; 0x7c
    ff26:	3501      	adds	r5, #1
    ff28:	7810      	ldrb	r0, [r2, #0]
    ff2a:	2830      	cmp	r0, #48	; 0x30
    ff2c:	d0f9      	beq.n	ff22 <_strtod_r+0x282>
    ff2e:	2800      	cmp	r0, #0
    ff30:	f000 808e 	beq.w	10050 <RAM_SIZE+0x50>
    ff34:	f04f 0801 	mov.w	r8, #1
    ff38:	e792      	b.n	fe60 <_strtod_r+0x1c0>
    ff3a:	f04f 0a00 	mov.w	sl, #0
    ff3e:	2d00      	cmp	r5, #0
    ff40:	f43f af69 	beq.w	fe16 <_strtod_r+0x176>
    ff44:	4630      	mov	r0, r6
    ff46:	ebcb 0a0a 	rsb	sl, fp, sl
    ff4a:	f8cd a020 	str.w	sl, [sp, #32]
    ff4e:	f7f7 fe99 	bl	7c84 <__aeabi_ui2d>
    ff52:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
    ff56:	2d10      	cmp	r5, #16
    ff58:	bfb4      	ite	lt
    ff5a:	46a8      	movlt	r8, r5
    ff5c:	f04f 0810 	movge.w	r8, #16
    ff60:	f1b9 0f00 	cmp.w	r9, #0
    ff64:	bf08      	it	eq
    ff66:	46a9      	moveq	r9, r5
    ff68:	f1b8 0f09 	cmp.w	r8, #9
    ff6c:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    ff70:	dd16      	ble.n	ffa0 <_strtod_r+0x300>
    ff72:	f243 1320 	movw	r3, #12576	; 0x3120
    ff76:	f2c0 0301 	movt	r3, #1
    ff7a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
    ff7e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
    ff82:	f7f7 fef5 	bl	7d70 <__aeabi_dmul>
    ff86:	4682      	mov	sl, r0
    ff88:	4638      	mov	r0, r7
    ff8a:	468b      	mov	fp, r1
    ff8c:	f7f7 fe7a 	bl	7c84 <__aeabi_ui2d>
    ff90:	4602      	mov	r2, r0
    ff92:	460b      	mov	r3, r1
    ff94:	4650      	mov	r0, sl
    ff96:	4659      	mov	r1, fp
    ff98:	f7f7 fd38 	bl	7a0c <__adddf3>
    ff9c:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    ffa0:	2d0f      	cmp	r5, #15
    ffa2:	dc60      	bgt.n	10066 <RAM_SIZE+0x66>
    ffa4:	9f08      	ldr	r7, [sp, #32]
    ffa6:	2f00      	cmp	r7, #0
    ffa8:	d04f      	beq.n	1004a <RAM_SIZE+0x4a>
    ffaa:	f340 8537 	ble.w	10a1c <RAM_SIZE+0xa1c>
    ffae:	9808      	ldr	r0, [sp, #32]
    ffb0:	2816      	cmp	r0, #22
    ffb2:	f300 84fa 	bgt.w	109aa <RAM_SIZE+0x9aa>
    ffb6:	9a08      	ldr	r2, [sp, #32]
    ffb8:	f243 1320 	movw	r3, #12576	; 0x3120
    ffbc:	f2c0 0301 	movt	r3, #1
    ffc0:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    ffc4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    ffc8:	e9d3 2300 	ldrd	r2, r3, [r3]
    ffcc:	f7f7 fed0 	bl	7d70 <__aeabi_dmul>
    ffd0:	4603      	mov	r3, r0
    ffd2:	460a      	mov	r2, r1
    ffd4:	e72b      	b.n	fe2e <_strtod_r+0x18e>
    ffd6:	4649      	mov	r1, r9
    ffd8:	9806      	ldr	r0, [sp, #24]
    ffda:	f7f8 f8db 	bl	8194 <__aeabi_d2iz>
    ffde:	f7f7 fe61 	bl	7ca4 <__aeabi_i2d>
    ffe2:	4602      	mov	r2, r0
    ffe4:	460b      	mov	r3, r1
    ffe6:	9806      	ldr	r0, [sp, #24]
    ffe8:	4649      	mov	r1, r9
    ffea:	f7f7 fd0d 	bl	7a08 <__aeabi_dsub>
    ffee:	9a09      	ldr	r2, [sp, #36]	; 0x24
    fff0:	e9cd 0104 	strd	r0, r1, [sp, #16]
    fff4:	2a00      	cmp	r2, #0
    fff6:	f040 833c 	bne.w	10672 <RAM_SIZE+0x672>
    fffa:	9b18      	ldr	r3, [sp, #96]	; 0x60
    fffc:	2b00      	cmp	r3, #0
    fffe:	f040 8338 	bne.w	10672 <RAM_SIZE+0x672>
   10002:	f02b 437f 	bic.w	r3, fp, #4278190080	; 0xff000000
   10006:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
   1000a:	2b00      	cmp	r3, #0
   1000c:	f040 8331 	bne.w	10672 <RAM_SIZE+0x672>
   10010:	f20f 735c 	addw	r3, pc, #1884	; 0x75c
   10014:	e9d3 2300 	ldrd	r2, r3, [r3]
   10018:	f002 f864 	bl	120e4 <__aeabi_dcmplt>
   1001c:	2800      	cmp	r0, #0
   1001e:	f000 8167 	beq.w	102f0 <RAM_SIZE+0x2f0>
   10022:	4620      	mov	r0, r4
   10024:	991e      	ldr	r1, [sp, #120]	; 0x78
   10026:	f7fe ff97 	bl	ef58 <_Bfree>
   1002a:	4620      	mov	r0, r4
   1002c:	4639      	mov	r1, r7
   1002e:	f7fe ff93 	bl	ef58 <_Bfree>
   10032:	4620      	mov	r0, r4
   10034:	4631      	mov	r1, r6
   10036:	f7fe ff8f 	bl	ef58 <_Bfree>
   1003a:	4620      	mov	r0, r4
   1003c:	990b      	ldr	r1, [sp, #44]	; 0x2c
   1003e:	f7fe ff8b 	bl	ef58 <_Bfree>
   10042:	4620      	mov	r0, r4
   10044:	4641      	mov	r1, r8
   10046:	f7fe ff87 	bl	ef58 <_Bfree>
   1004a:	9b18      	ldr	r3, [sp, #96]	; 0x60
   1004c:	9a19      	ldr	r2, [sp, #100]	; 0x64
   1004e:	e6ee      	b.n	fe2e <_strtod_r+0x18e>
   10050:	2300      	movs	r3, #0
   10052:	461a      	mov	r2, r3
   10054:	e6eb      	b.n	fe2e <_strtod_r+0x18e>
   10056:	f04f 0c00 	mov.w	ip, #0
   1005a:	9206      	str	r2, [sp, #24]
   1005c:	9d10      	ldr	r5, [sp, #64]	; 0x40
   1005e:	46e3      	mov	fp, ip
   10060:	f8cd c010 	str.w	ip, [sp, #16]
   10064:	e665      	b.n	fd32 <_strtod_r+0x92>
   10066:	9f08      	ldr	r7, [sp, #32]
   10068:	ebc8 0a05 	rsb	sl, r8, r5
   1006c:	44ba      	add	sl, r7
   1006e:	f1ba 0f00 	cmp.w	sl, #0
   10072:	f340 844f 	ble.w	10914 <RAM_SIZE+0x914>
   10076:	f01a 020f 	ands.w	r2, sl, #15
   1007a:	d00d      	beq.n	10098 <RAM_SIZE+0x98>
   1007c:	f243 1320 	movw	r3, #12576	; 0x3120
   10080:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
   10084:	f2c0 0301 	movt	r3, #1
   10088:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   1008c:	e9d3 2300 	ldrd	r2, r3, [r3]
   10090:	f7f7 fe6e 	bl	7d70 <__aeabi_dmul>
   10094:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
   10098:	f03a 0a0f 	bics.w	sl, sl, #15
   1009c:	f040 81b6 	bne.w	1040c <RAM_SIZE+0x40c>
   100a0:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
   100a4:	e9cd 2304 	strd	r2, r3, [sp, #16]
   100a8:	462b      	mov	r3, r5
   100aa:	9906      	ldr	r1, [sp, #24]
   100ac:	464a      	mov	r2, r9
   100ae:	4620      	mov	r0, r4
   100b0:	9600      	str	r6, [sp, #0]
   100b2:	f7ff fa23 	bl	f4fc <__s2b>
   100b6:	9f08      	ldr	r7, [sp, #32]
   100b8:	427f      	negs	r7, r7
   100ba:	9711      	str	r7, [sp, #68]	; 0x44
   100bc:	f100 030c 	add.w	r3, r0, #12
   100c0:	900b      	str	r0, [sp, #44]	; 0x2c
   100c2:	9310      	str	r3, [sp, #64]	; 0x40
   100c4:	980b      	ldr	r0, [sp, #44]	; 0x2c
   100c6:	6841      	ldr	r1, [r0, #4]
   100c8:	4620      	mov	r0, r4
   100ca:	f7fe ff61 	bl	ef90 <_Balloc>
   100ce:	990b      	ldr	r1, [sp, #44]	; 0x2c
   100d0:	690a      	ldr	r2, [r1, #16]
   100d2:	9910      	ldr	r1, [sp, #64]	; 0x40
   100d4:	3202      	adds	r2, #2
   100d6:	0092      	lsls	r2, r2, #2
   100d8:	4607      	mov	r7, r0
   100da:	300c      	adds	r0, #12
   100dc:	f7fe fc1e 	bl	e91c <memcpy>
   100e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   100e4:	4620      	mov	r0, r4
   100e6:	a921      	add	r1, sp, #132	; 0x84
   100e8:	9100      	str	r1, [sp, #0]
   100ea:	a920      	add	r1, sp, #128	; 0x80
   100ec:	9101      	str	r1, [sp, #4]
   100ee:	f7fe ff85 	bl	effc <__d2b>
   100f2:	2101      	movs	r1, #1
   100f4:	901e      	str	r0, [sp, #120]	; 0x78
   100f6:	4620      	mov	r0, r4
   100f8:	f7ff f95c 	bl	f3b4 <__i2b>
   100fc:	9a08      	ldr	r2, [sp, #32]
   100fe:	2a00      	cmp	r2, #0
   10100:	4606      	mov	r6, r0
   10102:	f2c0 822c 	blt.w	1055e <RAM_SIZE+0x55e>
   10106:	f8dd 9020 	ldr.w	r9, [sp, #32]
   1010a:	2200      	movs	r2, #0
   1010c:	4693      	mov	fp, r2
   1010e:	464b      	mov	r3, r9
   10110:	9d21      	ldr	r5, [sp, #132]	; 0x84
   10112:	f46f 707f 	mvn.w	r0, #1020	; 0x3fc
   10116:	9920      	ldr	r1, [sp, #128]	; 0x80
   10118:	2d00      	cmp	r5, #0
   1011a:	bfac      	ite	ge
   1011c:	eb02 0b05 	addge.w	fp, r2, r5
   10120:	1b5b      	sublt	r3, r3, r5
   10122:	ebca 0505 	rsb	r5, sl, r5
   10126:	eb05 0c01 	add.w	ip, r5, r1
   1012a:	4584      	cmp	ip, r0
   1012c:	bfb6      	itet	lt
   1012e:	f505 6186 	addlt.w	r1, r5, #1072	; 0x430
   10132:	f1c1 0136 	rsbge	r1, r1, #54	; 0x36
   10136:	3103      	addlt	r1, #3
   10138:	eb03 050a 	add.w	r5, r3, sl
   1013c:	eb01 080b 	add.w	r8, r1, fp
   10140:	186d      	adds	r5, r5, r1
   10142:	45a8      	cmp	r8, r5
   10144:	bfb4      	ite	lt
   10146:	4643      	movlt	r3, r8
   10148:	462b      	movge	r3, r5
   1014a:	455b      	cmp	r3, fp
   1014c:	bfa8      	it	ge
   1014e:	465b      	movge	r3, fp
   10150:	2b00      	cmp	r3, #0
   10152:	bfc2      	ittt	gt
   10154:	ebc3 0b0b 	rsbgt	fp, r3, fp
   10158:	ebc3 0808 	rsbgt	r8, r3, r8
   1015c:	1aed      	subgt	r5, r5, r3
   1015e:	b18a      	cbz	r2, 10184 <RAM_SIZE+0x184>
   10160:	4631      	mov	r1, r6
   10162:	4620      	mov	r0, r4
   10164:	f7ff f974 	bl	f450 <__pow5mult>
   10168:	9a1e      	ldr	r2, [sp, #120]	; 0x78
   1016a:	4606      	mov	r6, r0
   1016c:	4620      	mov	r0, r4
   1016e:	4631      	mov	r1, r6
   10170:	f7ff f886 	bl	f280 <__multiply>
   10174:	991e      	ldr	r1, [sp, #120]	; 0x78
   10176:	4603      	mov	r3, r0
   10178:	4620      	mov	r0, r4
   1017a:	9303      	str	r3, [sp, #12]
   1017c:	f7fe feec 	bl	ef58 <_Bfree>
   10180:	9b03      	ldr	r3, [sp, #12]
   10182:	931e      	str	r3, [sp, #120]	; 0x78
   10184:	f1b8 0f00 	cmp.w	r8, #0
   10188:	dd05      	ble.n	10196 <RAM_SIZE+0x196>
   1018a:	4642      	mov	r2, r8
   1018c:	4620      	mov	r0, r4
   1018e:	991e      	ldr	r1, [sp, #120]	; 0x78
   10190:	f7ff f818 	bl	f1c4 <__lshift>
   10194:	901e      	str	r0, [sp, #120]	; 0x78
   10196:	f1b9 0f00 	cmp.w	r9, #0
   1019a:	d005      	beq.n	101a8 <RAM_SIZE+0x1a8>
   1019c:	4639      	mov	r1, r7
   1019e:	464a      	mov	r2, r9
   101a0:	4620      	mov	r0, r4
   101a2:	f7ff f955 	bl	f450 <__pow5mult>
   101a6:	4607      	mov	r7, r0
   101a8:	2d00      	cmp	r5, #0
   101aa:	dd05      	ble.n	101b8 <RAM_SIZE+0x1b8>
   101ac:	4639      	mov	r1, r7
   101ae:	462a      	mov	r2, r5
   101b0:	4620      	mov	r0, r4
   101b2:	f7ff f807 	bl	f1c4 <__lshift>
   101b6:	4607      	mov	r7, r0
   101b8:	f1bb 0f00 	cmp.w	fp, #0
   101bc:	dd05      	ble.n	101ca <RAM_SIZE+0x1ca>
   101be:	4631      	mov	r1, r6
   101c0:	465a      	mov	r2, fp
   101c2:	4620      	mov	r0, r4
   101c4:	f7fe fffe 	bl	f1c4 <__lshift>
   101c8:	4606      	mov	r6, r0
   101ca:	991e      	ldr	r1, [sp, #120]	; 0x78
   101cc:	463a      	mov	r2, r7
   101ce:	4620      	mov	r0, r4
   101d0:	f7fe ff7c 	bl	f0cc <__mdiff>
   101d4:	2200      	movs	r2, #0
   101d6:	4631      	mov	r1, r6
   101d8:	68c3      	ldr	r3, [r0, #12]
   101da:	4680      	mov	r8, r0
   101dc:	60c2      	str	r2, [r0, #12]
   101de:	9309      	str	r3, [sp, #36]	; 0x24
   101e0:	f7fe fd80 	bl	ece4 <__mcmp>
   101e4:	2800      	cmp	r0, #0
   101e6:	f2c0 82e1 	blt.w	107ac <RAM_SIZE+0x7ac>
   101ea:	f000 832e 	beq.w	1084a <RAM_SIZE+0x84a>
   101ee:	4640      	mov	r0, r8
   101f0:	4631      	mov	r1, r6
   101f2:	f7fe fe11 	bl	ee18 <__ratio>
   101f6:	2200      	movs	r2, #0
   101f8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   101fc:	e9cd 0106 	strd	r0, r1, [sp, #24]
   10200:	f001 ff7a 	bl	120f8 <__aeabi_dcmple>
   10204:	2800      	cmp	r0, #0
   10206:	f000 8194 	beq.w	10532 <RAM_SIZE+0x532>
   1020a:	9a09      	ldr	r2, [sp, #36]	; 0x24
   1020c:	2a00      	cmp	r2, #0
   1020e:	f000 81ac 	beq.w	1056a <RAM_SIZE+0x56a>
   10212:	f240 0900 	movw	r9, #0
   10216:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
   1021a:	f6c3 79f0 	movt	r9, #16368	; 0x3ff0
   1021e:	f240 0300 	movw	r3, #0
   10222:	2200      	movs	r2, #0
   10224:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
   10228:	e9cd 231a 	strd	r2, r3, [sp, #104]	; 0x68
   1022c:	2200      	movs	r2, #0
   1022e:	9206      	str	r2, [sp, #24]
   10230:	f240 0500 	movw	r5, #0
   10234:	f240 0300 	movw	r3, #0
   10238:	f6c7 75f0 	movt	r5, #32752	; 0x7ff0
   1023c:	f6c7 73e0 	movt	r3, #32736	; 0x7fe0
   10240:	ea0c 0505 	and.w	r5, ip, r5
   10244:	f240 0b00 	movw	fp, #0
   10248:	429d      	cmp	r5, r3
   1024a:	f6c7 7bf0 	movt	fp, #32752	; 0x7ff0
   1024e:	f000 81c5 	beq.w	105dc <RAM_SIZE+0x5dc>
   10252:	f1ba 0300 	subs.w	r3, sl, #0
   10256:	bf18      	it	ne
   10258:	2301      	movne	r3, #1
   1025a:	f1b5 6fd4 	cmp.w	r5, #111149056	; 0x6a00000
   1025e:	bf8c      	ite	hi
   10260:	2300      	movhi	r3, #0
   10262:	f003 0301 	andls.w	r3, r3, #1
   10266:	b30b      	cbz	r3, 102ac <RAM_SIZE+0x2ac>
   10268:	9806      	ldr	r0, [sp, #24]
   1026a:	4649      	mov	r1, r9
   1026c:	f20f 5308 	addw	r3, pc, #1288	; 0x508
   10270:	e9d3 2300 	ldrd	r2, r3, [r3]
   10274:	f001 ff40 	bl	120f8 <__aeabi_dcmple>
   10278:	b198      	cbz	r0, 102a2 <RAM_SIZE+0x2a2>
   1027a:	4649      	mov	r1, r9
   1027c:	9806      	ldr	r0, [sp, #24]
   1027e:	f001 ff59 	bl	12134 <__aeabi_d2uiz>
   10282:	2800      	cmp	r0, #0
   10284:	bf08      	it	eq
   10286:	2001      	moveq	r0, #1
   10288:	f7f7 fcfc 	bl	7c84 <__aeabi_ui2d>
   1028c:	9b09      	ldr	r3, [sp, #36]	; 0x24
   1028e:	9006      	str	r0, [sp, #24]
   10290:	4689      	mov	r9, r1
   10292:	2b00      	cmp	r3, #0
   10294:	f000 8202 	beq.w	1069c <RAM_SIZE+0x69c>
   10298:	460b      	mov	r3, r1
   1029a:	9806      	ldr	r0, [sp, #24]
   1029c:	4619      	mov	r1, r3
   1029e:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
   102a2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
   102a4:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
   102a8:	1b5b      	subs	r3, r3, r5
   102aa:	931b      	str	r3, [sp, #108]	; 0x6c
   102ac:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
   102b0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   102b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   102b8:	f7fe fd34 	bl	ed24 <__ulp>
   102bc:	4602      	mov	r2, r0
   102be:	460b      	mov	r3, r1
   102c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   102c4:	f7f7 fd54 	bl	7d70 <__aeabi_dmul>
   102c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   102cc:	f7f7 fb9e 	bl	7a0c <__adddf3>
   102d0:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
   102d4:	f8dd b064 	ldr.w	fp, [sp, #100]	; 0x64
   102d8:	f1ba 0f00 	cmp.w	sl, #0
   102dc:	d108      	bne.n	102f0 <RAM_SIZE+0x2f0>
   102de:	f240 0300 	movw	r3, #0
   102e2:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
   102e6:	ea0b 0303 	and.w	r3, fp, r3
   102ea:	429d      	cmp	r5, r3
   102ec:	f43f ae73 	beq.w	ffd6 <_strtod_r+0x336>
   102f0:	4620      	mov	r0, r4
   102f2:	991e      	ldr	r1, [sp, #120]	; 0x78
   102f4:	f7fe fe30 	bl	ef58 <_Bfree>
   102f8:	4620      	mov	r0, r4
   102fa:	4639      	mov	r1, r7
   102fc:	f7fe fe2c 	bl	ef58 <_Bfree>
   10300:	4620      	mov	r0, r4
   10302:	4631      	mov	r1, r6
   10304:	f7fe fe28 	bl	ef58 <_Bfree>
   10308:	4620      	mov	r0, r4
   1030a:	4641      	mov	r1, r8
   1030c:	f7fe fe24 	bl	ef58 <_Bfree>
   10310:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
   10314:	e9cd 0104 	strd	r0, r1, [sp, #16]
   10318:	e6d4      	b.n	100c4 <RAM_SIZE+0xc4>
   1031a:	2830      	cmp	r0, #48	; 0x30
   1031c:	bf18      	it	ne
   1031e:	f8dd c040 	ldrne.w	ip, [sp, #64]	; 0x40
   10322:	d10c      	bne.n	1033e <RAM_SIZE+0x33e>
   10324:	f10c 0502 	add.w	r5, ip, #2
   10328:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
   1032c:	4663      	mov	r3, ip
   1032e:	951f      	str	r5, [sp, #124]	; 0x7c
   10330:	f10c 0c01 	add.w	ip, ip, #1
   10334:	f815 0b01 	ldrb.w	r0, [r5], #1
   10338:	2830      	cmp	r0, #48	; 0x30
   1033a:	d0f8      	beq.n	1032e <RAM_SIZE+0x32e>
   1033c:	9310      	str	r3, [sp, #64]	; 0x40
   1033e:	f1a0 0531 	sub.w	r5, r0, #49	; 0x31
   10342:	2d08      	cmp	r5, #8
   10344:	f200 80c3 	bhi.w	104ce <RAM_SIZE+0x4ce>
   10348:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   1034a:	46e3      	mov	fp, ip
   1034c:	2300      	movs	r3, #0
   1034e:	f1a0 0a30 	sub.w	sl, r0, #48	; 0x30
   10352:	9304      	str	r3, [sp, #16]
   10354:	f04f 0c01 	mov.w	ip, #1
   10358:	9206      	str	r2, [sp, #24]
   1035a:	9208      	str	r2, [sp, #32]
   1035c:	e5c2      	b.n	fee4 <_strtod_r+0x244>
   1035e:	2301      	movs	r3, #1
   10360:	9304      	str	r3, [sp, #16]
   10362:	e4e6      	b.n	fd32 <_strtod_r+0x92>
   10364:	3849      	subs	r0, #73	; 0x49
   10366:	2825      	cmp	r0, #37	; 0x25
   10368:	f63f ad5d 	bhi.w	fe26 <_strtod_r+0x186>
   1036c:	a201      	add	r2, pc, #4	; (adr r2, 10374 <RAM_SIZE+0x374>)
   1036e:	f852 f020 	ldr.w	pc, [r2, r0, lsl #2]
   10372:	bf00      	nop
   10374:	0001050f 	.word	0x0001050f
   10378:	0000fe27 	.word	0x0000fe27
   1037c:	0000fe27 	.word	0x0000fe27
   10380:	0000fe27 	.word	0x0000fe27
   10384:	0000fe27 	.word	0x0000fe27
   10388:	000104eb 	.word	0x000104eb
   1038c:	0000fe27 	.word	0x0000fe27
   10390:	0000fe27 	.word	0x0000fe27
   10394:	0000fe27 	.word	0x0000fe27
   10398:	0000fe27 	.word	0x0000fe27
   1039c:	0000fe27 	.word	0x0000fe27
   103a0:	0000fe27 	.word	0x0000fe27
   103a4:	0000fe27 	.word	0x0000fe27
   103a8:	0000fe27 	.word	0x0000fe27
   103ac:	0000fe27 	.word	0x0000fe27
   103b0:	0000fe27 	.word	0x0000fe27
   103b4:	0000fe27 	.word	0x0000fe27
   103b8:	0000fe27 	.word	0x0000fe27
   103bc:	0000fe27 	.word	0x0000fe27
   103c0:	0000fe27 	.word	0x0000fe27
   103c4:	0000fe27 	.word	0x0000fe27
   103c8:	0000fe27 	.word	0x0000fe27
   103cc:	0000fe27 	.word	0x0000fe27
   103d0:	0000fe27 	.word	0x0000fe27
   103d4:	0000fe27 	.word	0x0000fe27
   103d8:	0000fe27 	.word	0x0000fe27
   103dc:	0000fe27 	.word	0x0000fe27
   103e0:	0000fe27 	.word	0x0000fe27
   103e4:	0000fe27 	.word	0x0000fe27
   103e8:	0000fe27 	.word	0x0000fe27
   103ec:	0000fe27 	.word	0x0000fe27
   103f0:	0000fe27 	.word	0x0000fe27
   103f4:	0001050f 	.word	0x0001050f
   103f8:	0000fe27 	.word	0x0000fe27
   103fc:	0000fe27 	.word	0x0000fe27
   10400:	0000fe27 	.word	0x0000fe27
   10404:	0000fe27 	.word	0x0000fe27
   10408:	000104eb 	.word	0x000104eb
   1040c:	f5ba 7f9a 	cmp.w	sl, #308	; 0x134
   10410:	f300 8277 	bgt.w	10902 <RAM_SIZE+0x902>
   10414:	ea4f 172a 	mov.w	r7, sl, asr #4
   10418:	f243 1bf8 	movw	fp, #12792	; 0x31f8
   1041c:	2f01      	cmp	r7, #1
   1041e:	bfdc      	itt	le
   10420:	f04f 0a00 	movle.w	sl, #0
   10424:	f2c0 0b01 	movtle	fp, #1
   10428:	dd1f      	ble.n	1046a <RAM_SIZE+0x46a>
   1042a:	4621      	mov	r1, r4
   1042c:	f2c0 0b01 	movt	fp, #1
   10430:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
   10434:	46a8      	mov	r8, r5
   10436:	f04f 0a00 	mov.w	sl, #0
   1043a:	465c      	mov	r4, fp
   1043c:	460d      	mov	r5, r1
   1043e:	f017 0f01 	tst.w	r7, #1
   10442:	4610      	mov	r0, r2
   10444:	4619      	mov	r1, r3
   10446:	f10a 0a01 	add.w	sl, sl, #1
   1044a:	ea4f 0767 	mov.w	r7, r7, asr #1
   1044e:	d005      	beq.n	1045c <RAM_SIZE+0x45c>
   10450:	e9d4 2300 	ldrd	r2, r3, [r4]
   10454:	f7f7 fc8c 	bl	7d70 <__aeabi_dmul>
   10458:	4602      	mov	r2, r0
   1045a:	460b      	mov	r3, r1
   1045c:	3408      	adds	r4, #8
   1045e:	2f01      	cmp	r7, #1
   10460:	dced      	bgt.n	1043e <RAM_SIZE+0x43e>
   10462:	462c      	mov	r4, r5
   10464:	4645      	mov	r5, r8
   10466:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
   1046a:	9a19      	ldr	r2, [sp, #100]	; 0x64
   1046c:	eb0b 03ca 	add.w	r3, fp, sl, lsl #3
   10470:	f1a2 7254 	sub.w	r2, r2, #55574528	; 0x3500000
   10474:	9219      	str	r2, [sp, #100]	; 0x64
   10476:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
   1047a:	e9d3 2300 	ldrd	r2, r3, [r3]
   1047e:	f7f7 fc77 	bl	7d70 <__aeabi_dmul>
   10482:	f240 0300 	movw	r3, #0
   10486:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
   1048a:	f240 0200 	movw	r2, #0
   1048e:	f6c7 42a0 	movt	r2, #31904	; 0x7ca0
   10492:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
   10496:	9919      	ldr	r1, [sp, #100]	; 0x64
   10498:	ea01 0303 	and.w	r3, r1, r3
   1049c:	4293      	cmp	r3, r2
   1049e:	f200 8230 	bhi.w	10902 <RAM_SIZE+0x902>
   104a2:	f240 0200 	movw	r2, #0
   104a6:	f6c7 4290 	movt	r2, #31888	; 0x7c90
   104aa:	4293      	cmp	r3, r2
   104ac:	f240 82fd 	bls.w	10aaa <RAM_SIZE+0xaaa>
   104b0:	f64f 73ff 	movw	r3, #65535	; 0xffff
   104b4:	f04f 32ff 	mov.w	r2, #4294967295
   104b8:	f6c7 73ef 	movt	r3, #32751	; 0x7fef
   104bc:	9218      	str	r2, [sp, #96]	; 0x60
   104be:	9319      	str	r3, [sp, #100]	; 0x64
   104c0:	f04f 0a00 	mov.w	sl, #0
   104c4:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
   104c8:	e9cd 0104 	strd	r0, r1, [sp, #16]
   104cc:	e5ec      	b.n	100a8 <RAM_SIZE+0xa8>
   104ce:	2500      	movs	r5, #0
   104d0:	9206      	str	r2, [sp, #24]
   104d2:	46ab      	mov	fp, r5
   104d4:	2201      	movs	r2, #1
   104d6:	9204      	str	r2, [sp, #16]
   104d8:	e42b      	b.n	fd32 <_strtod_r+0x92>
   104da:	2301      	movs	r3, #1
   104dc:	9308      	str	r3, [sp, #32]
   104de:	f10a 0201 	add.w	r2, sl, #1
   104e2:	921f      	str	r2, [sp, #124]	; 0x7c
   104e4:	f89a 0001 	ldrb.w	r0, [sl, #1]
   104e8:	e441      	b.n	fd6e <_strtod_r+0xce>
   104ea:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   104ec:	489e      	ldr	r0, [pc, #632]	; (10768 <RAM_SIZE+0x768>)
   104ee:	f810 4c01 	ldrb.w	r4, [r0, #-1]
   104f2:	3001      	adds	r0, #1
   104f4:	2c00      	cmp	r4, #0
   104f6:	f000 82e3 	beq.w	10ac0 <RAM_SIZE+0xac0>
   104fa:	7853      	ldrb	r3, [r2, #1]
   104fc:	3201      	adds	r2, #1
   104fe:	2b40      	cmp	r3, #64	; 0x40
   10500:	dd02      	ble.n	10508 <RAM_SIZE+0x508>
   10502:	2b5a      	cmp	r3, #90	; 0x5a
   10504:	bfd8      	it	le
   10506:	3320      	addle	r3, #32
   10508:	42a3      	cmp	r3, r4
   1050a:	d0f0      	beq.n	104ee <RAM_SIZE+0x4ee>
   1050c:	e48b      	b.n	fe26 <_strtod_r+0x186>
   1050e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   10510:	4896      	ldr	r0, [pc, #600]	; (1076c <RAM_SIZE+0x76c>)
   10512:	f810 4c01 	ldrb.w	r4, [r0, #-1]
   10516:	3001      	adds	r0, #1
   10518:	2c00      	cmp	r4, #0
   1051a:	f000 82e9 	beq.w	10af0 <RAM_SIZE+0xaf0>
   1051e:	7853      	ldrb	r3, [r2, #1]
   10520:	3201      	adds	r2, #1
   10522:	2b40      	cmp	r3, #64	; 0x40
   10524:	dd02      	ble.n	1052c <RAM_SIZE+0x52c>
   10526:	2b5a      	cmp	r3, #90	; 0x5a
   10528:	bfd8      	it	le
   1052a:	3320      	addle	r3, #32
   1052c:	42a3      	cmp	r3, r4
   1052e:	d0f0      	beq.n	10512 <RAM_SIZE+0x512>
   10530:	e479      	b.n	fe26 <_strtod_r+0x186>
   10532:	f240 0300 	movw	r3, #0
   10536:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   1053a:	2200      	movs	r2, #0
   1053c:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
   10540:	f7f7 fc16 	bl	7d70 <__aeabi_dmul>
   10544:	9a09      	ldr	r2, [sp, #36]	; 0x24
   10546:	9006      	str	r0, [sp, #24]
   10548:	4689      	mov	r9, r1
   1054a:	b90a      	cbnz	r2, 10550 <RAM_SIZE+0x550>
   1054c:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
   10550:	9a06      	ldr	r2, [sp, #24]
   10552:	460b      	mov	r3, r1
   10554:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
   10558:	e9cd 231a 	strd	r2, r3, [sp, #104]	; 0x68
   1055c:	e668      	b.n	10230 <RAM_SIZE+0x230>
   1055e:	9a11      	ldr	r2, [sp, #68]	; 0x44
   10560:	f04f 0900 	mov.w	r9, #0
   10564:	464b      	mov	r3, r9
   10566:	4693      	mov	fp, r2
   10568:	e5d2      	b.n	10110 <RAM_SIZE+0x110>
   1056a:	9b18      	ldr	r3, [sp, #96]	; 0x60
   1056c:	2b00      	cmp	r3, #0
   1056e:	d174      	bne.n	1065a <RAM_SIZE+0x65a>
   10570:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
   10574:	f02c 437f 	bic.w	r3, ip, #4278190080	; 0xff000000
   10578:	4662      	mov	r2, ip
   1057a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
   1057e:	b9f3      	cbnz	r3, 105be <RAM_SIZE+0x5be>
   10580:	f240 0300 	movw	r3, #0
   10584:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   10588:	2200      	movs	r2, #0
   1058a:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
   1058e:	f8cd c00c 	str.w	ip, [sp, #12]
   10592:	f001 fda7 	bl	120e4 <__aeabi_dcmplt>
   10596:	f8dd c00c 	ldr.w	ip, [sp, #12]
   1059a:	2800      	cmp	r0, #0
   1059c:	f000 80f0 	beq.w	10780 <RAM_SIZE+0x780>
   105a0:	f240 0300 	movw	r3, #0
   105a4:	f240 0900 	movw	r9, #0
   105a8:	f6cb 73e0 	movt	r3, #49120	; 0xbfe0
   105ac:	f6c3 79e0 	movt	r9, #16352	; 0x3fe0
   105b0:	2200      	movs	r2, #0
   105b2:	9206      	str	r2, [sp, #24]
   105b4:	4610      	mov	r0, r2
   105b6:	4619      	mov	r1, r3
   105b8:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
   105bc:	e638      	b.n	10230 <RAM_SIZE+0x230>
   105be:	f240 0900 	movw	r9, #0
   105c2:	f240 0100 	movw	r1, #0
   105c6:	f6cb 71f0 	movt	r1, #49136	; 0xbff0
   105ca:	2000      	movs	r0, #0
   105cc:	4694      	mov	ip, r2
   105ce:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
   105d2:	f6c3 79f0 	movt	r9, #16368	; 0x3ff0
   105d6:	2100      	movs	r1, #0
   105d8:	9106      	str	r1, [sp, #24]
   105da:	e629      	b.n	10230 <RAM_SIZE+0x230>
   105dc:	f1ac 7354 	sub.w	r3, ip, #55574528	; 0x3500000
   105e0:	9319      	str	r3, [sp, #100]	; 0x64
   105e2:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
   105e6:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
   105ea:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
   105ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   105f2:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   105f6:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
   105fa:	f7fe fb93 	bl	ed24 <__ulp>
   105fe:	4602      	mov	r2, r0
   10600:	460b      	mov	r3, r1
   10602:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
   10606:	f7f7 fbb3 	bl	7d70 <__aeabi_dmul>
   1060a:	4602      	mov	r2, r0
   1060c:	460b      	mov	r3, r1
   1060e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   10612:	f7f7 f9fb 	bl	7a0c <__adddf3>
   10616:	f64f 7cff 	movw	ip, #65535	; 0xffff
   1061a:	f6c7 4c9f 	movt	ip, #31903	; 0x7c9f
   1061e:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
   10622:	9a19      	ldr	r2, [sp, #100]	; 0x64
   10624:	ea02 030b 	and.w	r3, r2, fp
   10628:	4563      	cmp	r3, ip
   1062a:	bf9c      	itt	ls
   1062c:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
   10630:	f8cd b064 	strls.w	fp, [sp, #100]	; 0x64
   10634:	f67f ae50 	bls.w	102d8 <RAM_SIZE+0x2d8>
   10638:	f64f 73ff 	movw	r3, #65535	; 0xffff
   1063c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   1063e:	f6c7 73ef 	movt	r3, #32751	; 0x7fef
   10642:	429a      	cmp	r2, r3
   10644:	f000 8150 	beq.w	108e8 <RAM_SIZE+0x8e8>
   10648:	f64f 73ff 	movw	r3, #65535	; 0xffff
   1064c:	f04f 32ff 	mov.w	r2, #4294967295
   10650:	f6c7 73ef 	movt	r3, #32751	; 0x7fef
   10654:	9218      	str	r2, [sp, #96]	; 0x60
   10656:	9319      	str	r3, [sp, #100]	; 0x64
   10658:	e64a      	b.n	102f0 <RAM_SIZE+0x2f0>
   1065a:	2b01      	cmp	r3, #1
   1065c:	9a19      	ldr	r2, [sp, #100]	; 0x64
   1065e:	d1ae      	bne.n	105be <RAM_SIZE+0x5be>
   10660:	2a00      	cmp	r2, #0
   10662:	d1ac      	bne.n	105be <RAM_SIZE+0x5be>
   10664:	2300      	movs	r3, #0
   10666:	2200      	movs	r2, #0
   10668:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
   1066c:	2322      	movs	r3, #34	; 0x22
   1066e:	6023      	str	r3, [r4, #0]
   10670:	e4d7      	b.n	10022 <RAM_SIZE+0x22>
   10672:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   10676:	a338      	add	r3, pc, #224	; (adr r3, 10758 <RAM_SIZE+0x758>)
   10678:	e9d3 2300 	ldrd	r2, r3, [r3]
   1067c:	f001 fd32 	bl	120e4 <__aeabi_dcmplt>
   10680:	2800      	cmp	r0, #0
   10682:	f47f acce 	bne.w	10022 <RAM_SIZE+0x22>
   10686:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   1068a:	a335      	add	r3, pc, #212	; (adr r3, 10760 <RAM_SIZE+0x760>)
   1068c:	e9d3 2300 	ldrd	r2, r3, [r3]
   10690:	f001 fd46 	bl	12120 <__aeabi_dcmpgt>
   10694:	2800      	cmp	r0, #0
   10696:	f43f ae2b 	beq.w	102f0 <RAM_SIZE+0x2f0>
   1069a:	e4c2      	b.n	10022 <RAM_SIZE+0x22>
   1069c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
   106a0:	e5fb      	b.n	1029a <RAM_SIZE+0x29a>
   106a2:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
   106a4:	f240 5688 	movw	r6, #1416	; 0x588
   106a8:	f2c2 0600 	movt	r6, #8192	; 0x2000
   106ac:	4620      	mov	r0, r4
   106ae:	a91f      	add	r1, sp, #124	; 0x7c
   106b0:	4632      	mov	r2, r6
   106b2:	ab1d      	add	r3, sp, #116	; 0x74
   106b4:	9701      	str	r7, [sp, #4]
   106b6:	af1e      	add	r7, sp, #120	; 0x78
   106b8:	9700      	str	r7, [sp, #0]
   106ba:	f000 ff71 	bl	115a0 <__gethex>
   106be:	f010 0807 	ands.w	r8, r0, #7
   106c2:	4607      	mov	r7, r0
   106c4:	f43f acc4 	beq.w	10050 <RAM_SIZE+0x50>
   106c8:	f1b8 0f06 	cmp.w	r8, #6
   106cc:	f000 8168 	beq.w	109a0 <RAM_SIZE+0x9a0>
   106d0:	9a1e      	ldr	r2, [sp, #120]	; 0x78
   106d2:	b13a      	cbz	r2, 106e4 <RAM_SIZE+0x6e4>
   106d4:	6831      	ldr	r1, [r6, #0]
   106d6:	a814      	add	r0, sp, #80	; 0x50
   106d8:	f7fe fbea 	bl	eeb0 <__copybits>
   106dc:	4620      	mov	r0, r4
   106de:	991e      	ldr	r1, [sp, #120]	; 0x78
   106e0:	f7fe fc3a 	bl	ef58 <_Bfree>
   106e4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
   106e6:	f1b8 0f06 	cmp.w	r8, #6
   106ea:	d80b      	bhi.n	10704 <RAM_SIZE+0x704>
   106ec:	e8df f008 	tbb	[pc, r8]
   106f0:	141c212d 	.word	0x141c212d
   106f4:	2104      	.short	0x2104
   106f6:	2d          	.byte	0x2d
   106f7:	00          	.byte	0x00
   106f8:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
   106fc:	9319      	str	r3, [sp, #100]	; 0x64
   106fe:	f04f 33ff 	mov.w	r3, #4294967295
   10702:	9318      	str	r3, [sp, #96]	; 0x60
   10704:	f017 0f08 	tst.w	r7, #8
   10708:	f43f ac9f 	beq.w	1004a <RAM_SIZE+0x4a>
   1070c:	9a19      	ldr	r2, [sp, #100]	; 0x64
   1070e:	9b18      	ldr	r3, [sp, #96]	; 0x60
   10710:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
   10714:	f7ff bb8b 	b.w	fe2e <_strtod_r+0x18e>
   10718:	f240 0300 	movw	r3, #0
   1071c:	2200      	movs	r2, #0
   1071e:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
   10722:	9218      	str	r2, [sp, #96]	; 0x60
   10724:	9319      	str	r3, [sp, #100]	; 0x64
   10726:	e7ed      	b.n	10704 <RAM_SIZE+0x704>
   10728:	9b14      	ldr	r3, [sp, #80]	; 0x50
   1072a:	9318      	str	r3, [sp, #96]	; 0x60
   1072c:	9b15      	ldr	r3, [sp, #84]	; 0x54
   1072e:	9319      	str	r3, [sp, #100]	; 0x64
   10730:	e7e8      	b.n	10704 <RAM_SIZE+0x704>
   10732:	f503 6386 	add.w	r3, r3, #1072	; 0x430
   10736:	9a15      	ldr	r2, [sp, #84]	; 0x54
   10738:	9914      	ldr	r1, [sp, #80]	; 0x50
   1073a:	3303      	adds	r3, #3
   1073c:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
   10740:	ea42 5303 	orr.w	r3, r2, r3, lsl #20
   10744:	9319      	str	r3, [sp, #100]	; 0x64
   10746:	9118      	str	r1, [sp, #96]	; 0x60
   10748:	e7dc      	b.n	10704 <RAM_SIZE+0x704>
   1074a:	2300      	movs	r3, #0
   1074c:	9318      	str	r3, [sp, #96]	; 0x60
   1074e:	9319      	str	r3, [sp, #100]	; 0x64
   10750:	e7d8      	b.n	10704 <RAM_SIZE+0x704>
   10752:	bf00      	nop
   10754:	f3af 8000 	nop.w
   10758:	94a03595 	.word	0x94a03595
   1075c:	3fdfffff 	.word	0x3fdfffff
   10760:	35afe535 	.word	0x35afe535
   10764:	3fe00000 	.word	0x3fe00000
   10768:	0001327d 	.word	0x0001327d
   1076c:	00013271 	.word	0x00013271
   10770:	94a03595 	.word	0x94a03595
   10774:	3fcfffff 	.word	0x3fcfffff
   10778:	ffc00000 	.word	0xffc00000
   1077c:	41dfffff 	.word	0x41dfffff
   10780:	f240 0300 	movw	r3, #0
   10784:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   10788:	2200      	movs	r2, #0
   1078a:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
   1078e:	f8cd c00c 	str.w	ip, [sp, #12]
   10792:	f7f7 faed 	bl	7d70 <__aeabi_dmul>
   10796:	f8dd c00c 	ldr.w	ip, [sp, #12]
   1079a:	9006      	str	r0, [sp, #24]
   1079c:	4689      	mov	r9, r1
   1079e:	4602      	mov	r2, r0
   107a0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
   107a4:	e706      	b.n	105b4 <RAM_SIZE+0x5b4>
   107a6:	2300      	movs	r3, #0
   107a8:	9308      	str	r3, [sp, #32]
   107aa:	e698      	b.n	104de <RAM_SIZE+0x4de>
   107ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
   107ae:	2b00      	cmp	r3, #0
   107b0:	d17c      	bne.n	108ac <RAM_SIZE+0x8ac>
   107b2:	9b18      	ldr	r3, [sp, #96]	; 0x60
   107b4:	2b00      	cmp	r3, #0
   107b6:	d179      	bne.n	108ac <RAM_SIZE+0x8ac>
   107b8:	9a19      	ldr	r2, [sp, #100]	; 0x64
   107ba:	f022 437f 	bic.w	r3, r2, #4278190080	; 0xff000000
   107be:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
   107c2:	2b00      	cmp	r3, #0
   107c4:	d172      	bne.n	108ac <RAM_SIZE+0x8ac>
   107c6:	f240 0500 	movw	r5, #0
   107ca:	f6c7 75f0 	movt	r5, #32752	; 0x7ff0
   107ce:	ea02 0505 	and.w	r5, r2, r5
   107d2:	f1b5 6fd6 	cmp.w	r5, #112197632	; 0x6b00000
   107d6:	d969      	bls.n	108ac <RAM_SIZE+0x8ac>
   107d8:	f8d8 3014 	ldr.w	r3, [r8, #20]
   107dc:	b91b      	cbnz	r3, 107e6 <RAM_SIZE+0x7e6>
   107de:	f8d8 3010 	ldr.w	r3, [r8, #16]
   107e2:	2b01      	cmp	r3, #1
   107e4:	dd62      	ble.n	108ac <RAM_SIZE+0x8ac>
   107e6:	4641      	mov	r1, r8
   107e8:	2201      	movs	r2, #1
   107ea:	4620      	mov	r0, r4
   107ec:	f7fe fcea 	bl	f1c4 <__lshift>
   107f0:	4631      	mov	r1, r6
   107f2:	4680      	mov	r8, r0
   107f4:	f7fe fa76 	bl	ece4 <__mcmp>
   107f8:	2800      	cmp	r0, #0
   107fa:	dd57      	ble.n	108ac <RAM_SIZE+0x8ac>
   107fc:	f1ba 0f00 	cmp.w	sl, #0
   10800:	f000 816b 	beq.w	10ada <RAM_SIZE+0xada>
   10804:	f1b5 6fd6 	cmp.w	r5, #112197632	; 0x6b00000
   10808:	f200 8167 	bhi.w	10ada <RAM_SIZE+0xada>
   1080c:	f1b5 7f5c 	cmp.w	r5, #57671680	; 0x3700000
   10810:	f67f af28 	bls.w	10664 <RAM_SIZE+0x664>
   10814:	f240 0300 	movw	r3, #0
   10818:	2200      	movs	r2, #0
   1081a:	f6c3 1350 	movt	r3, #14672	; 0x3950
   1081e:	9216      	str	r2, [sp, #88]	; 0x58
   10820:	9317      	str	r3, [sp, #92]	; 0x5c
   10822:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
   10826:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   1082a:	f7f7 faa1 	bl	7d70 <__aeabi_dmul>
   1082e:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
   10832:	9b19      	ldr	r3, [sp, #100]	; 0x64
   10834:	2b00      	cmp	r3, #0
   10836:	f47f abf4 	bne.w	10022 <RAM_SIZE+0x22>
   1083a:	9b18      	ldr	r3, [sp, #96]	; 0x60
   1083c:	2b00      	cmp	r3, #0
   1083e:	f47f abf0 	bne.w	10022 <RAM_SIZE+0x22>
   10842:	2322      	movs	r3, #34	; 0x22
   10844:	6023      	str	r3, [r4, #0]
   10846:	f7ff bbec 	b.w	10022 <RAM_SIZE+0x22>
   1084a:	9809      	ldr	r0, [sp, #36]	; 0x24
   1084c:	2800      	cmp	r0, #0
   1084e:	f000 80cc 	beq.w	109ea <RAM_SIZE+0x9ea>
   10852:	9a19      	ldr	r2, [sp, #100]	; 0x64
   10854:	f64f 73ff 	movw	r3, #65535	; 0xffff
   10858:	f2c0 030f 	movt	r3, #15
   1085c:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
   10860:	f421 0170 	bic.w	r1, r1, #15728640	; 0xf00000
   10864:	4299      	cmp	r1, r3
   10866:	d12a      	bne.n	108be <RAM_SIZE+0x8be>
   10868:	9b18      	ldr	r3, [sp, #96]	; 0x60
   1086a:	f1ba 0f00 	cmp.w	sl, #0
   1086e:	f000 81ab 	beq.w	10bc8 <RAM_SIZE+0xbc8>
   10872:	f240 0100 	movw	r1, #0
   10876:	f6c7 71f0 	movt	r1, #32752	; 0x7ff0
   1087a:	ea02 0101 	and.w	r1, r2, r1
   1087e:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
   10882:	f200 81a1 	bhi.w	10bc8 <RAM_SIZE+0xbc8>
   10886:	0d09      	lsrs	r1, r1, #20
   10888:	f1c1 006b 	rsb	r0, r1, #107	; 0x6b
   1088c:	f04f 31ff 	mov.w	r1, #4294967295
   10890:	4081      	lsls	r1, r0
   10892:	428b      	cmp	r3, r1
   10894:	d114      	bne.n	108c0 <RAM_SIZE+0x8c0>
   10896:	f240 0300 	movw	r3, #0
   1089a:	2100      	movs	r1, #0
   1089c:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
   108a0:	9118      	str	r1, [sp, #96]	; 0x60
   108a2:	ea02 0303 	and.w	r3, r2, r3
   108a6:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
   108aa:	9319      	str	r3, [sp, #100]	; 0x64
   108ac:	f1ba 0f00 	cmp.w	sl, #0
   108b0:	f43f abb7 	beq.w	10022 <RAM_SIZE+0x22>
   108b4:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
   108b8:	e9cd 2304 	strd	r2, r3, [sp, #16]
   108bc:	e7aa      	b.n	10814 <RAM_SIZE+0x814>
   108be:	9b18      	ldr	r3, [sp, #96]	; 0x60
   108c0:	f013 0f01 	tst.w	r3, #1
   108c4:	d0f2      	beq.n	108ac <RAM_SIZE+0x8ac>
   108c6:	9909      	ldr	r1, [sp, #36]	; 0x24
   108c8:	2900      	cmp	r1, #0
   108ca:	f000 80da 	beq.w	10a82 <RAM_SIZE+0xa82>
   108ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   108d2:	f7fe fa27 	bl	ed24 <__ulp>
   108d6:	4602      	mov	r2, r0
   108d8:	460b      	mov	r3, r1
   108da:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   108de:	f7f7 f895 	bl	7a0c <__adddf3>
   108e2:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
   108e6:	e7e1      	b.n	108ac <RAM_SIZE+0x8ac>
   108e8:	9b16      	ldr	r3, [sp, #88]	; 0x58
   108ea:	f1b3 3fff 	cmp.w	r3, #4294967295
   108ee:	f47f aeab 	bne.w	10648 <RAM_SIZE+0x648>
   108f2:	2322      	movs	r3, #34	; 0x22
   108f4:	f8cd b064 	str.w	fp, [sp, #100]	; 0x64
   108f8:	6023      	str	r3, [r4, #0]
   108fa:	3b22      	subs	r3, #34	; 0x22
   108fc:	9318      	str	r3, [sp, #96]	; 0x60
   108fe:	f7ff bb90 	b.w	10022 <RAM_SIZE+0x22>
   10902:	f240 0200 	movw	r2, #0
   10906:	2322      	movs	r3, #34	; 0x22
   10908:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
   1090c:	6023      	str	r3, [r4, #0]
   1090e:	2300      	movs	r3, #0
   10910:	f7ff ba8d 	b.w	fe2e <_strtod_r+0x18e>
   10914:	f040 8099 	bne.w	10a4a <RAM_SIZE+0xa4a>
   10918:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
   1091c:	e9cd 0104 	strd	r0, r1, [sp, #16]
   10920:	f7ff bbc2 	b.w	100a8 <RAM_SIZE+0xa8>
   10924:	2700      	movs	r7, #0
   10926:	4694      	mov	ip, r2
   10928:	463e      	mov	r6, r7
   1092a:	9710      	str	r7, [sp, #64]	; 0x40
   1092c:	f7ff babe 	b.w	feac <_strtod_r+0x20c>
   10930:	f1bc 0f01 	cmp.w	ip, #1
   10934:	44e3      	add	fp, ip
   10936:	d01d      	beq.n	10974 <RAM_SIZE+0x974>
   10938:	9804      	ldr	r0, [sp, #16]
   1093a:	9d10      	ldr	r5, [sp, #64]	; 0x40
   1093c:	eb00 090c 	add.w	r9, r0, ip
   10940:	4602      	mov	r2, r0
   10942:	f109 39ff 	add.w	r9, r9, #4294967295
   10946:	e002      	b.n	1094e <RAM_SIZE+0x94e>
   10948:	0046      	lsls	r6, r0, #1
   1094a:	454a      	cmp	r2, r9
   1094c:	d00b      	beq.n	10966 <RAM_SIZE+0x966>
   1094e:	3201      	adds	r2, #1
   10950:	eb06 0086 	add.w	r0, r6, r6, lsl #2
   10954:	1e53      	subs	r3, r2, #1
   10956:	2b08      	cmp	r3, #8
   10958:	ddf6      	ble.n	10948 <RAM_SIZE+0x948>
   1095a:	eb07 0387 	add.w	r3, r7, r7, lsl #2
   1095e:	2a10      	cmp	r2, #16
   10960:	bfd8      	it	le
   10962:	005f      	lslle	r7, r3, #1
   10964:	e7f1      	b.n	1094a <RAM_SIZE+0x94a>
   10966:	9a04      	ldr	r2, [sp, #16]
   10968:	9510      	str	r5, [sp, #64]	; 0x40
   1096a:	4494      	add	ip, r2
   1096c:	f10c 3cff 	add.w	ip, ip, #4294967295
   10970:	f8cd c010 	str.w	ip, [sp, #16]
   10974:	9b04      	ldr	r3, [sp, #16]
   10976:	1c5d      	adds	r5, r3, #1
   10978:	2b08      	cmp	r3, #8
   1097a:	bfde      	ittt	le
   1097c:	eb06 0686 	addle.w	r6, r6, r6, lsl #2
   10980:	f04f 0c00 	movle.w	ip, #0
   10984:	eb0a 0646 	addle.w	r6, sl, r6, lsl #1
   10988:	f77f aab1 	ble.w	feee <_strtod_r+0x24e>
   1098c:	2d10      	cmp	r5, #16
   1098e:	f04f 0c00 	mov.w	ip, #0
   10992:	f73f aaac 	bgt.w	feee <_strtod_r+0x24e>
   10996:	220a      	movs	r2, #10
   10998:	fb02 a707 	mla	r7, r2, r7, sl
   1099c:	f7ff baa7 	b.w	feee <_strtod_r+0x24e>
   109a0:	2300      	movs	r3, #0
   109a2:	951f      	str	r5, [sp, #124]	; 0x7c
   109a4:	461a      	mov	r2, r3
   109a6:	f7ff ba42 	b.w	fe2e <_strtod_r+0x18e>
   109aa:	f1c5 070f 	rsb	r7, r5, #15
   109ae:	9808      	ldr	r0, [sp, #32]
   109b0:	f107 0316 	add.w	r3, r7, #22
   109b4:	4298      	cmp	r0, r3
   109b6:	f73f ab56 	bgt.w	10066 <RAM_SIZE+0x66>
   109ba:	f243 1420 	movw	r4, #12576	; 0x3120
   109be:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
   109c2:	f2c0 0401 	movt	r4, #1
   109c6:	eb04 03c7 	add.w	r3, r4, r7, lsl #3
   109ca:	e9d3 2300 	ldrd	r2, r3, [r3]
   109ce:	f7f7 f9cf 	bl	7d70 <__aeabi_dmul>
   109d2:	9a08      	ldr	r2, [sp, #32]
   109d4:	1bd7      	subs	r7, r2, r7
   109d6:	eb04 04c7 	add.w	r4, r4, r7, lsl #3
   109da:	e9d4 2300 	ldrd	r2, r3, [r4]
   109de:	f7f7 f9c7 	bl	7d70 <__aeabi_dmul>
   109e2:	4603      	mov	r3, r0
   109e4:	460a      	mov	r2, r1
   109e6:	f7ff ba22 	b.w	fe2e <_strtod_r+0x18e>
   109ea:	9a19      	ldr	r2, [sp, #100]	; 0x64
   109ec:	f022 437f 	bic.w	r3, r2, #4278190080	; 0xff000000
   109f0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
   109f4:	2b00      	cmp	r3, #0
   109f6:	f47f af62 	bne.w	108be <RAM_SIZE+0x8be>
   109fa:	9b18      	ldr	r3, [sp, #96]	; 0x60
   109fc:	2b00      	cmp	r3, #0
   109fe:	f47f af5f 	bne.w	108c0 <RAM_SIZE+0x8c0>
   10a02:	f240 0500 	movw	r5, #0
   10a06:	f6c7 75f0 	movt	r5, #32752	; 0x7ff0
   10a0a:	ea02 0505 	and.w	r5, r2, r5
   10a0e:	e6f5      	b.n	107fc <RAM_SIZE+0x7fc>
   10a10:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   10a12:	950b      	str	r5, [sp, #44]	; 0x2c
   10a14:	464d      	mov	r5, r9
   10a16:	9310      	str	r3, [sp, #64]	; 0x40
   10a18:	f7ff b9e5 	b.w	fde6 <_strtod_r+0x146>
   10a1c:	9b08      	ldr	r3, [sp, #32]
   10a1e:	f113 0f16 	cmn.w	r3, #22
   10a22:	f6ff ab20 	blt.w	10066 <RAM_SIZE+0x66>
   10a26:	ebc3 7243 	rsb	r2, r3, r3, lsl #29
   10a2a:	f243 1320 	movw	r3, #12576	; 0x3120
   10a2e:	f2c0 0301 	movt	r3, #1
   10a32:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
   10a36:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   10a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
   10a3e:	f7f7 fac1 	bl	7fc4 <__aeabi_ddiv>
   10a42:	4603      	mov	r3, r0
   10a44:	460a      	mov	r2, r1
   10a46:	f7ff b9f2 	b.w	fe2e <_strtod_r+0x18e>
   10a4a:	f1ca 0700 	rsb	r7, sl, #0
   10a4e:	f017 020f 	ands.w	r2, r7, #15
   10a52:	d00d      	beq.n	10a70 <RAM_SIZE+0xa70>
   10a54:	f243 1320 	movw	r3, #12576	; 0x3120
   10a58:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
   10a5c:	f2c0 0301 	movt	r3, #1
   10a60:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   10a64:	e9d3 2300 	ldrd	r2, r3, [r3]
   10a68:	f7f7 faac 	bl	7fc4 <__aeabi_ddiv>
   10a6c:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
   10a70:	113f      	asrs	r7, r7, #4
   10a72:	d157      	bne.n	10b24 <RAM_SIZE+0xb24>
   10a74:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
   10a78:	46ba      	mov	sl, r7
   10a7a:	e9cd 2304 	strd	r2, r3, [sp, #16]
   10a7e:	f7ff bb13 	b.w	100a8 <RAM_SIZE+0xa8>
   10a82:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   10a86:	f7fe f94d 	bl	ed24 <__ulp>
   10a8a:	4602      	mov	r2, r0
   10a8c:	460b      	mov	r3, r1
   10a8e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   10a92:	f7f6 ffb9 	bl	7a08 <__aeabi_dsub>
   10a96:	2200      	movs	r2, #0
   10a98:	2300      	movs	r3, #0
   10a9a:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
   10a9e:	f001 fb17 	bl	120d0 <__aeabi_dcmpeq>
   10aa2:	2800      	cmp	r0, #0
   10aa4:	f43f af02 	beq.w	108ac <RAM_SIZE+0x8ac>
   10aa8:	e5dc      	b.n	10664 <RAM_SIZE+0x664>
   10aaa:	f101 7154 	add.w	r1, r1, #55574528	; 0x3500000
   10aae:	9119      	str	r1, [sp, #100]	; 0x64
   10ab0:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
   10ab4:	f04f 0a00 	mov.w	sl, #0
   10ab8:	e9cd 2304 	strd	r2, r3, [sp, #16]
   10abc:	f7ff baf4 	b.w	100a8 <RAM_SIZE+0xa8>
   10ac0:	1c53      	adds	r3, r2, #1
   10ac2:	931f      	str	r3, [sp, #124]	; 0x7c
   10ac4:	7853      	ldrb	r3, [r2, #1]
   10ac6:	2b28      	cmp	r3, #40	; 0x28
   10ac8:	f000 8084 	beq.w	10bd4 <RAM_SIZE+0xbd4>
   10acc:	f240 0200 	movw	r2, #0
   10ad0:	2300      	movs	r3, #0
   10ad2:	f6cf 72f8 	movt	r2, #65528	; 0xfff8
   10ad6:	f7ff b9aa 	b.w	fe2e <_strtod_r+0x18e>
   10ada:	f5a5 1380 	sub.w	r3, r5, #1048576	; 0x100000
   10ade:	f04f 32ff 	mov.w	r2, #4294967295
   10ae2:	9218      	str	r2, [sp, #96]	; 0x60
   10ae4:	ea6f 5313 	mvn.w	r3, r3, lsr #20
   10ae8:	ea6f 5303 	mvn.w	r3, r3, lsl #20
   10aec:	9319      	str	r3, [sp, #100]	; 0x64
   10aee:	e6dd      	b.n	108ac <RAM_SIZE+0x8ac>
   10af0:	4845      	ldr	r0, [pc, #276]	; (10c08 <RAM_SIZE+0xc08>)
   10af2:	4611      	mov	r1, r2
   10af4:	921f      	str	r2, [sp, #124]	; 0x7c
   10af6:	f810 4c01 	ldrb.w	r4, [r0, #-1]
   10afa:	3001      	adds	r0, #1
   10afc:	2c00      	cmp	r4, #0
   10afe:	d066      	beq.n	10bce <RAM_SIZE+0xbce>
   10b00:	784b      	ldrb	r3, [r1, #1]
   10b02:	3101      	adds	r1, #1
   10b04:	2b40      	cmp	r3, #64	; 0x40
   10b06:	dd02      	ble.n	10b0e <RAM_SIZE+0xb0e>
   10b08:	2b5a      	cmp	r3, #90	; 0x5a
   10b0a:	bfd8      	it	le
   10b0c:	3320      	addle	r3, #32
   10b0e:	42a3      	cmp	r3, r4
   10b10:	d0f1      	beq.n	10af6 <RAM_SIZE+0xaf6>
   10b12:	3201      	adds	r2, #1
   10b14:	921f      	str	r2, [sp, #124]	; 0x7c
   10b16:	f240 0200 	movw	r2, #0
   10b1a:	2300      	movs	r3, #0
   10b1c:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
   10b20:	f7ff b985 	b.w	fe2e <_strtod_r+0x18e>
   10b24:	2f1f      	cmp	r7, #31
   10b26:	dc49      	bgt.n	10bbc <RAM_SIZE+0xbbc>
   10b28:	f017 0a10 	ands.w	sl, r7, #16
   10b2c:	bf18      	it	ne
   10b2e:	f04f 0a6a 	movne.w	sl, #106	; 0x6a
   10b32:	2f00      	cmp	r7, #0
   10b34:	dd16      	ble.n	10b64 <RAM_SIZE+0xb64>
   10b36:	f243 2848 	movw	r8, #12872	; 0x3248
   10b3a:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
   10b3e:	f2c0 0801 	movt	r8, #1
   10b42:	f017 0f01 	tst.w	r7, #1
   10b46:	4610      	mov	r0, r2
   10b48:	4619      	mov	r1, r3
   10b4a:	d005      	beq.n	10b58 <RAM_SIZE+0xb58>
   10b4c:	e9d8 2300 	ldrd	r2, r3, [r8]
   10b50:	f7f7 f90e 	bl	7d70 <__aeabi_dmul>
   10b54:	4602      	mov	r2, r0
   10b56:	460b      	mov	r3, r1
   10b58:	107f      	asrs	r7, r7, #1
   10b5a:	f108 0808 	add.w	r8, r8, #8
   10b5e:	d1f0      	bne.n	10b42 <RAM_SIZE+0xb42>
   10b60:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
   10b64:	f1ba 0f00 	cmp.w	sl, #0
   10b68:	d01d      	beq.n	10ba6 <RAM_SIZE+0xba6>
   10b6a:	9a19      	ldr	r2, [sp, #100]	; 0x64
   10b6c:	f240 0300 	movw	r3, #0
   10b70:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
   10b74:	ea02 0303 	and.w	r3, r2, r3
   10b78:	0d1b      	lsrs	r3, r3, #20
   10b7a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
   10b7e:	2b00      	cmp	r3, #0
   10b80:	dd11      	ble.n	10ba6 <RAM_SIZE+0xba6>
   10b82:	2b1f      	cmp	r3, #31
   10b84:	dd36      	ble.n	10bf4 <RAM_SIZE+0xbf4>
   10b86:	2100      	movs	r1, #0
   10b88:	2b34      	cmp	r3, #52	; 0x34
   10b8a:	bfc8      	it	gt
   10b8c:	f04f 735c 	movgt.w	r3, #57671680	; 0x3700000
   10b90:	9118      	str	r1, [sp, #96]	; 0x60
   10b92:	bfc8      	it	gt
   10b94:	9319      	strgt	r3, [sp, #100]	; 0x64
   10b96:	dc06      	bgt.n	10ba6 <RAM_SIZE+0xba6>
   10b98:	f04f 31ff 	mov.w	r1, #4294967295
   10b9c:	3b20      	subs	r3, #32
   10b9e:	fa11 f303 	lsls.w	r3, r1, r3
   10ba2:	401a      	ands	r2, r3
   10ba4:	9219      	str	r2, [sp, #100]	; 0x64
   10ba6:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
   10baa:	2200      	movs	r2, #0
   10bac:	2300      	movs	r3, #0
   10bae:	e9cd 0104 	strd	r0, r1, [sp, #16]
   10bb2:	f001 fa8d 	bl	120d0 <__aeabi_dcmpeq>
   10bb6:	2800      	cmp	r0, #0
   10bb8:	f43f aa76 	beq.w	100a8 <RAM_SIZE+0xa8>
   10bbc:	2300      	movs	r3, #0
   10bbe:	2222      	movs	r2, #34	; 0x22
   10bc0:	6022      	str	r2, [r4, #0]
   10bc2:	461a      	mov	r2, r3
   10bc4:	f7ff b933 	b.w	fe2e <_strtod_r+0x18e>
   10bc8:	f04f 31ff 	mov.w	r1, #4294967295
   10bcc:	e661      	b.n	10892 <RAM_SIZE+0x892>
   10bce:	3101      	adds	r1, #1
   10bd0:	911f      	str	r1, [sp, #124]	; 0x7c
   10bd2:	e7a0      	b.n	10b16 <RAM_SIZE+0xb16>
   10bd4:	a81f      	add	r0, sp, #124	; 0x7c
   10bd6:	490d      	ldr	r1, [pc, #52]	; (10c0c <RAM_SIZE+0xc0c>)
   10bd8:	aa14      	add	r2, sp, #80	; 0x50
   10bda:	f000 ff3f 	bl	11a5c <__hexnan>
   10bde:	2805      	cmp	r0, #5
   10be0:	f47f af74 	bne.w	10acc <RAM_SIZE+0xacc>
   10be4:	9a15      	ldr	r2, [sp, #84]	; 0x54
   10be6:	9b14      	ldr	r3, [sp, #80]	; 0x50
   10be8:	f042 42fe 	orr.w	r2, r2, #2130706432	; 0x7f000000
   10bec:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
   10bf0:	f7ff b91d 	b.w	fe2e <_strtod_r+0x18e>
   10bf4:	f04f 32ff 	mov.w	r2, #4294967295
   10bf8:	fa12 f303 	lsls.w	r3, r2, r3
   10bfc:	9a18      	ldr	r2, [sp, #96]	; 0x60
   10bfe:	ea02 0303 	and.w	r3, r2, r3
   10c02:	9318      	str	r3, [sp, #96]	; 0x60
   10c04:	e7cf      	b.n	10ba6 <RAM_SIZE+0xba6>
   10c06:	bf00      	nop
   10c08:	00013275 	.word	0x00013275
   10c0c:	2000059c 	.word	0x2000059c

00010c10 <strtof>:
   10c10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   10c12:	f240 046c 	movw	r4, #108	; 0x6c
   10c16:	f2c2 0400 	movt	r4, #8192	; 0x2000
   10c1a:	460a      	mov	r2, r1
   10c1c:	4601      	mov	r1, r0
   10c1e:	6820      	ldr	r0, [r4, #0]
   10c20:	f7ff f83e 	bl	fca0 <_strtod_r>
   10c24:	460f      	mov	r7, r1
   10c26:	4606      	mov	r6, r0
   10c28:	f001 faa4 	bl	12174 <__aeabi_d2f>
   10c2c:	2100      	movs	r1, #0
   10c2e:	4605      	mov	r5, r0
   10c30:	f001 fb34 	bl	1229c <__aeabi_fcmpeq>
   10c34:	b158      	cbz	r0, 10c4e <strtof+0x3e>
   10c36:	4630      	mov	r0, r6
   10c38:	4639      	mov	r1, r7
   10c3a:	2200      	movs	r2, #0
   10c3c:	2300      	movs	r3, #0
   10c3e:	f001 fa47 	bl	120d0 <__aeabi_dcmpeq>
   10c42:	b920      	cbnz	r0, 10c4e <strtof+0x3e>
   10c44:	6823      	ldr	r3, [r4, #0]
   10c46:	2222      	movs	r2, #34	; 0x22
   10c48:	601a      	str	r2, [r3, #0]
   10c4a:	4628      	mov	r0, r5
   10c4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   10c4e:	f64f 71ff 	movw	r1, #65535	; 0xffff
   10c52:	4628      	mov	r0, r5
   10c54:	f6c7 717f 	movt	r1, #32639	; 0x7f7f
   10c58:	f001 fb48 	bl	122ec <__aeabi_fcmpgt>
   10c5c:	b158      	cbz	r0, 10c76 <strtof+0x66>
   10c5e:	f64f 73ff 	movw	r3, #65535	; 0xffff
   10c62:	4630      	mov	r0, r6
   10c64:	4639      	mov	r1, r7
   10c66:	f04f 32ff 	mov.w	r2, #4294967295
   10c6a:	f6c7 73ef 	movt	r3, #32751	; 0x7fef
   10c6e:	f001 fa57 	bl	12120 <__aeabi_dcmpgt>
   10c72:	2800      	cmp	r0, #0
   10c74:	d0e6      	beq.n	10c44 <strtof+0x34>
   10c76:	4628      	mov	r0, r5
   10c78:	f46f 0100 	mvn.w	r1, #8388608	; 0x800000
   10c7c:	f001 fb18 	bl	122b0 <__aeabi_fcmplt>
   10c80:	2800      	cmp	r0, #0
   10c82:	d0e2      	beq.n	10c4a <strtof+0x3a>
   10c84:	4630      	mov	r0, r6
   10c86:	4639      	mov	r1, r7
   10c88:	f04f 32ff 	mov.w	r2, #4294967295
   10c8c:	f46f 1380 	mvn.w	r3, #1048576	; 0x100000
   10c90:	f001 fa28 	bl	120e4 <__aeabi_dcmplt>
   10c94:	2800      	cmp	r0, #0
   10c96:	d0d5      	beq.n	10c44 <strtof+0x34>
   10c98:	4628      	mov	r0, r5
   10c9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00010c9c <strtod>:
   10c9c:	f240 036c 	movw	r3, #108	; 0x6c
   10ca0:	460a      	mov	r2, r1
   10ca2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10ca6:	4601      	mov	r1, r0
   10ca8:	6818      	ldr	r0, [r3, #0]
   10caa:	f7fe bff9 	b.w	fca0 <_strtod_r>
   10cae:	bf00      	nop

00010cb0 <_strtol_r>:
   10cb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10cb4:	f240 1564 	movw	r5, #356	; 0x164
   10cb8:	f2c2 0500 	movt	r5, #8192	; 0x2000
   10cbc:	b083      	sub	sp, #12
   10cbe:	460c      	mov	r4, r1
   10cc0:	461f      	mov	r7, r3
   10cc2:	f8d5 8000 	ldr.w	r8, [r5]
   10cc6:	460e      	mov	r6, r1
   10cc8:	9001      	str	r0, [sp, #4]
   10cca:	9200      	str	r2, [sp, #0]
   10ccc:	f816 5b01 	ldrb.w	r5, [r6], #1
   10cd0:	eb08 0305 	add.w	r3, r8, r5
   10cd4:	f893 b001 	ldrb.w	fp, [r3, #1]
   10cd8:	f01b 0b08 	ands.w	fp, fp, #8
   10cdc:	d1f6      	bne.n	10ccc <_strtol_r+0x1c>
   10cde:	2d2d      	cmp	r5, #45	; 0x2d
   10ce0:	d065      	beq.n	10dae <_strtol_r+0xfe>
   10ce2:	2d2b      	cmp	r5, #43	; 0x2b
   10ce4:	bf08      	it	eq
   10ce6:	f816 5b01 	ldrbeq.w	r5, [r6], #1
   10cea:	f1d7 0301 	rsbs	r3, r7, #1
   10cee:	bf38      	it	cc
   10cf0:	2300      	movcc	r3, #0
   10cf2:	2f10      	cmp	r7, #16
   10cf4:	bf14      	ite	ne
   10cf6:	461a      	movne	r2, r3
   10cf8:	f043 0201 	orreq.w	r2, r3, #1
   10cfc:	b132      	cbz	r2, 10d0c <_strtol_r+0x5c>
   10cfe:	2d30      	cmp	r5, #48	; 0x30
   10d00:	d066      	beq.n	10dd0 <_strtol_r+0x120>
   10d02:	b11b      	cbz	r3, 10d0c <_strtol_r+0x5c>
   10d04:	2d30      	cmp	r5, #48	; 0x30
   10d06:	bf0c      	ite	eq
   10d08:	2708      	moveq	r7, #8
   10d0a:	270a      	movne	r7, #10
   10d0c:	f1bb 0f00 	cmp.w	fp, #0
   10d10:	4639      	mov	r1, r7
   10d12:	bf14      	ite	ne
   10d14:	f04f 4900 	movne.w	r9, #2147483648	; 0x80000000
   10d18:	f06f 4900 	mvneq.w	r9, #2147483648	; 0x80000000
   10d1c:	4648      	mov	r0, r9
   10d1e:	f001 f971 	bl	12004 <__aeabi_uidivmod>
   10d22:	4648      	mov	r0, r9
   10d24:	468a      	mov	sl, r1
   10d26:	4639      	mov	r1, r7
   10d28:	f001 f83e 	bl	11da8 <__aeabi_uidiv>
   10d2c:	2100      	movs	r1, #0
   10d2e:	468c      	mov	ip, r1
   10d30:	eb08 0205 	add.w	r2, r8, r5
   10d34:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
   10d38:	7852      	ldrb	r2, [r2, #1]
   10d3a:	f012 0f04 	tst.w	r2, #4
   10d3e:	d108      	bne.n	10d52 <_strtol_r+0xa2>
   10d40:	f012 0f03 	tst.w	r2, #3
   10d44:	d020      	beq.n	10d88 <_strtol_r+0xd8>
   10d46:	f012 0f01 	tst.w	r2, #1
   10d4a:	bf14      	ite	ne
   10d4c:	2337      	movne	r3, #55	; 0x37
   10d4e:	2357      	moveq	r3, #87	; 0x57
   10d50:	1aeb      	subs	r3, r5, r3
   10d52:	429f      	cmp	r7, r3
   10d54:	dd18      	ble.n	10d88 <_strtol_r+0xd8>
   10d56:	4584      	cmp	ip, r0
   10d58:	bf94      	ite	ls
   10d5a:	2200      	movls	r2, #0
   10d5c:	2201      	movhi	r2, #1
   10d5e:	ea52 71d1 	orrs.w	r1, r2, r1, lsr #31
   10d62:	f04f 31ff 	mov.w	r1, #4294967295
   10d66:	d10c      	bne.n	10d82 <_strtol_r+0xd2>
   10d68:	4584      	cmp	ip, r0
   10d6a:	bf14      	ite	ne
   10d6c:	2200      	movne	r2, #0
   10d6e:	2201      	moveq	r2, #1
   10d70:	4553      	cmp	r3, sl
   10d72:	bfd4      	ite	le
   10d74:	2200      	movle	r2, #0
   10d76:	f002 0201 	andgt.w	r2, r2, #1
   10d7a:	b912      	cbnz	r2, 10d82 <_strtol_r+0xd2>
   10d7c:	fb07 3c0c 	mla	ip, r7, ip, r3
   10d80:	2101      	movs	r1, #1
   10d82:	f816 5b01 	ldrb.w	r5, [r6], #1
   10d86:	e7d3      	b.n	10d30 <_strtol_r+0x80>
   10d88:	f1b1 3fff 	cmp.w	r1, #4294967295
   10d8c:	d014      	beq.n	10db8 <_strtol_r+0x108>
   10d8e:	f1bb 0f00 	cmp.w	fp, #0
   10d92:	d109      	bne.n	10da8 <_strtol_r+0xf8>
   10d94:	4660      	mov	r0, ip
   10d96:	9b00      	ldr	r3, [sp, #0]
   10d98:	b11b      	cbz	r3, 10da2 <_strtol_r+0xf2>
   10d9a:	b101      	cbz	r1, 10d9e <_strtol_r+0xee>
   10d9c:	1e74      	subs	r4, r6, #1
   10d9e:	9a00      	ldr	r2, [sp, #0]
   10da0:	6014      	str	r4, [r2, #0]
   10da2:	b003      	add	sp, #12
   10da4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10da8:	f1cc 0000 	rsb	r0, ip, #0
   10dac:	e7f3      	b.n	10d96 <_strtol_r+0xe6>
   10dae:	f816 5b01 	ldrb.w	r5, [r6], #1
   10db2:	f04f 0b01 	mov.w	fp, #1
   10db6:	e798      	b.n	10cea <_strtol_r+0x3a>
   10db8:	9a01      	ldr	r2, [sp, #4]
   10dba:	f1bb 0f00 	cmp.w	fp, #0
   10dbe:	f04f 0322 	mov.w	r3, #34	; 0x22
   10dc2:	bf14      	ite	ne
   10dc4:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
   10dc8:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   10dcc:	6013      	str	r3, [r2, #0]
   10dce:	e7e2      	b.n	10d96 <_strtol_r+0xe6>
   10dd0:	7832      	ldrb	r2, [r6, #0]
   10dd2:	2a78      	cmp	r2, #120	; 0x78
   10dd4:	bf14      	ite	ne
   10dd6:	2100      	movne	r1, #0
   10dd8:	2101      	moveq	r1, #1
   10dda:	2a58      	cmp	r2, #88	; 0x58
   10ddc:	bf14      	ite	ne
   10dde:	460a      	movne	r2, r1
   10de0:	f041 0201 	orreq.w	r2, r1, #1
   10de4:	2a00      	cmp	r2, #0
   10de6:	d08c      	beq.n	10d02 <_strtol_r+0x52>
   10de8:	7875      	ldrb	r5, [r6, #1]
   10dea:	2710      	movs	r7, #16
   10dec:	3602      	adds	r6, #2
   10dee:	e78d      	b.n	10d0c <_strtol_r+0x5c>

00010df0 <strtol>:
   10df0:	b410      	push	{r4}
   10df2:	f240 046c 	movw	r4, #108	; 0x6c
   10df6:	f2c2 0400 	movt	r4, #8192	; 0x2000
   10dfa:	468c      	mov	ip, r1
   10dfc:	4613      	mov	r3, r2
   10dfe:	4601      	mov	r1, r0
   10e00:	4662      	mov	r2, ip
   10e02:	6820      	ldr	r0, [r4, #0]
   10e04:	bc10      	pop	{r4}
   10e06:	e753      	b.n	10cb0 <_strtol_r>

00010e08 <_strtoll_r>:
   10e08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10e0c:	f240 1464 	movw	r4, #356	; 0x164
   10e10:	f2c2 0400 	movt	r4, #8192	; 0x2000
   10e14:	b08b      	sub	sp, #44	; 0x2c
   10e16:	469a      	mov	sl, r3
   10e18:	460d      	mov	r5, r1
   10e1a:	6826      	ldr	r6, [r4, #0]
   10e1c:	9106      	str	r1, [sp, #24]
   10e1e:	9009      	str	r0, [sp, #36]	; 0x24
   10e20:	9208      	str	r2, [sp, #32]
   10e22:	f815 4b01 	ldrb.w	r4, [r5], #1
   10e26:	1933      	adds	r3, r6, r4
   10e28:	785b      	ldrb	r3, [r3, #1]
   10e2a:	f013 0308 	ands.w	r3, r3, #8
   10e2e:	d1f8      	bne.n	10e22 <_strtoll_r+0x1a>
   10e30:	2c2d      	cmp	r4, #45	; 0x2d
   10e32:	f000 80aa 	beq.w	10f8a <_strtoll_r+0x182>
   10e36:	2c2b      	cmp	r4, #43	; 0x2b
   10e38:	bf08      	it	eq
   10e3a:	f815 4b01 	ldrbeq.w	r4, [r5], #1
   10e3e:	9307      	str	r3, [sp, #28]
   10e40:	f1da 0301 	rsbs	r3, sl, #1
   10e44:	bf38      	it	cc
   10e46:	2300      	movcc	r3, #0
   10e48:	f1ba 0f10 	cmp.w	sl, #16
   10e4c:	bf14      	ite	ne
   10e4e:	461a      	movne	r2, r3
   10e50:	f043 0201 	orreq.w	r2, r3, #1
   10e54:	b1aa      	cbz	r2, 10e82 <_strtoll_r+0x7a>
   10e56:	2c30      	cmp	r4, #48	; 0x30
   10e58:	f000 80a5 	beq.w	10fa6 <_strtoll_r+0x19e>
   10e5c:	2b00      	cmp	r3, #0
   10e5e:	f000 80c5 	beq.w	10fec <_strtoll_r+0x1e4>
   10e62:	2c30      	cmp	r4, #48	; 0x30
   10e64:	f000 80b9 	beq.w	10fda <_strtoll_r+0x1d2>
   10e68:	9807      	ldr	r0, [sp, #28]
   10e6a:	220a      	movs	r2, #10
   10e6c:	2300      	movs	r3, #0
   10e6e:	f04f 0a0a 	mov.w	sl, #10
   10e72:	e9cd 2304 	strd	r2, r3, [sp, #16]
   10e76:	b160      	cbz	r0, 10e92 <_strtoll_r+0x8a>
   10e78:	f04f 0800 	mov.w	r8, #0
   10e7c:	f04f 4900 	mov.w	r9, #2147483648	; 0x80000000
   10e80:	e00b      	b.n	10e9a <_strtoll_r+0x92>
   10e82:	4652      	mov	r2, sl
   10e84:	ea4f 73e2 	mov.w	r3, r2, asr #31
   10e88:	e9cd 2304 	strd	r2, r3, [sp, #16]
   10e8c:	9807      	ldr	r0, [sp, #28]
   10e8e:	2800      	cmp	r0, #0
   10e90:	d1f2      	bne.n	10e78 <_strtoll_r+0x70>
   10e92:	f04f 38ff 	mov.w	r8, #4294967295
   10e96:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
   10e9a:	4640      	mov	r0, r8
   10e9c:	4649      	mov	r1, r9
   10e9e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   10ea2:	2700      	movs	r7, #0
   10ea4:	f001 fa2c 	bl	12300 <__aeabi_uldivmod>
   10ea8:	4640      	mov	r0, r8
   10eaa:	4649      	mov	r1, r9
   10eac:	4693      	mov	fp, r2
   10eae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   10eb2:	f001 fa25 	bl	12300 <__aeabi_uldivmod>
   10eb6:	2200      	movs	r2, #0
   10eb8:	2300      	movs	r3, #0
   10eba:	f8cd b004 	str.w	fp, [sp, #4]
   10ebe:	f8cd a000 	str.w	sl, [sp]
   10ec2:	4680      	mov	r8, r0
   10ec4:	4689      	mov	r9, r1
   10ec6:	1930      	adds	r0, r6, r4
   10ec8:	f1a4 0130 	sub.w	r1, r4, #48	; 0x30
   10ecc:	7840      	ldrb	r0, [r0, #1]
   10ece:	f010 0f04 	tst.w	r0, #4
   10ed2:	d108      	bne.n	10ee6 <_strtoll_r+0xde>
   10ed4:	f010 0f03 	tst.w	r0, #3
   10ed8:	d040      	beq.n	10f5c <_strtoll_r+0x154>
   10eda:	f010 0f01 	tst.w	r0, #1
   10ede:	bf14      	ite	ne
   10ee0:	2137      	movne	r1, #55	; 0x37
   10ee2:	2157      	moveq	r1, #87	; 0x57
   10ee4:	1a61      	subs	r1, r4, r1
   10ee6:	ea83 0b09 	eor.w	fp, r3, r9
   10eea:	ea82 0a08 	eor.w	sl, r2, r8
   10eee:	e9cd ab02 	strd	sl, fp, [sp, #8]
   10ef2:	f8dd b000 	ldr.w	fp, [sp]
   10ef6:	458b      	cmp	fp, r1
   10ef8:	dd30      	ble.n	10f5c <_strtoll_r+0x154>
   10efa:	4590      	cmp	r8, r2
   10efc:	eb79 0003 	sbcs.w	r0, r9, r3
   10f00:	bf2c      	ite	cs
   10f02:	2000      	movcs	r0, #0
   10f04:	2001      	movcc	r0, #1
   10f06:	ea50 77d7 	orrs.w	r7, r0, r7, lsr #31
   10f0a:	f04f 37ff 	mov.w	r7, #4294967295
   10f0e:	d122      	bne.n	10f56 <_strtoll_r+0x14e>
   10f10:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
   10f14:	9805      	ldr	r0, [sp, #20]
   10f16:	9c04      	ldr	r4, [sp, #16]
   10f18:	ea5a 0b0b 	orrs.w	fp, sl, fp
   10f1c:	f8dd a004 	ldr.w	sl, [sp, #4]
   10f20:	fb02 fc00 	mul.w	ip, r2, r0
   10f24:	bf14      	ite	ne
   10f26:	2000      	movne	r0, #0
   10f28:	2001      	moveq	r0, #1
   10f2a:	4551      	cmp	r1, sl
   10f2c:	bfd4      	ite	le
   10f2e:	2000      	movle	r0, #0
   10f30:	f000 0001 	andgt.w	r0, r0, #1
   10f34:	fba2 ab04 	umull	sl, fp, r2, r4
   10f38:	fb04 cc03 	mla	ip, r4, r3, ip
   10f3c:	e9cd ab02 	strd	sl, fp, [sp, #8]
   10f40:	b948      	cbnz	r0, 10f56 <_strtoll_r+0x14e>
   10f42:	44e3      	add	fp, ip
   10f44:	f8cd b00c 	str.w	fp, [sp, #12]
   10f48:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
   10f4c:	2701      	movs	r7, #1
   10f4e:	eb1a 0201 	adds.w	r2, sl, r1
   10f52:	eb4b 73e1 	adc.w	r3, fp, r1, asr #31
   10f56:	f815 4b01 	ldrb.w	r4, [r5], #1
   10f5a:	e7b4      	b.n	10ec6 <_strtoll_r+0xbe>
   10f5c:	f1b7 3fff 	cmp.w	r7, #4294967295
   10f60:	9807      	ldr	r0, [sp, #28]
   10f62:	d017      	beq.n	10f94 <_strtoll_r+0x18c>
   10f64:	b968      	cbnz	r0, 10f82 <_strtoll_r+0x17a>
   10f66:	9908      	ldr	r1, [sp, #32]
   10f68:	b119      	cbz	r1, 10f72 <_strtoll_r+0x16a>
   10f6a:	b93f      	cbnz	r7, 10f7c <_strtoll_r+0x174>
   10f6c:	9806      	ldr	r0, [sp, #24]
   10f6e:	9c08      	ldr	r4, [sp, #32]
   10f70:	6020      	str	r0, [r4, #0]
   10f72:	4619      	mov	r1, r3
   10f74:	4610      	mov	r0, r2
   10f76:	b00b      	add	sp, #44	; 0x2c
   10f78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10f7c:	3d01      	subs	r5, #1
   10f7e:	9506      	str	r5, [sp, #24]
   10f80:	e7f4      	b.n	10f6c <_strtoll_r+0x164>
   10f82:	4252      	negs	r2, r2
   10f84:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   10f88:	e7ed      	b.n	10f66 <_strtoll_r+0x15e>
   10f8a:	f815 4b01 	ldrb.w	r4, [r5], #1
   10f8e:	2001      	movs	r0, #1
   10f90:	9007      	str	r0, [sp, #28]
   10f92:	e755      	b.n	10e40 <_strtoll_r+0x38>
   10f94:	b9e8      	cbnz	r0, 10fd2 <_strtoll_r+0x1ca>
   10f96:	f04f 32ff 	mov.w	r2, #4294967295
   10f9a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
   10f9e:	9c09      	ldr	r4, [sp, #36]	; 0x24
   10fa0:	2122      	movs	r1, #34	; 0x22
   10fa2:	6021      	str	r1, [r4, #0]
   10fa4:	e7df      	b.n	10f66 <_strtoll_r+0x15e>
   10fa6:	782a      	ldrb	r2, [r5, #0]
   10fa8:	2a78      	cmp	r2, #120	; 0x78
   10faa:	bf14      	ite	ne
   10fac:	2100      	movne	r1, #0
   10fae:	2101      	moveq	r1, #1
   10fb0:	2a58      	cmp	r2, #88	; 0x58
   10fb2:	bf14      	ite	ne
   10fb4:	460a      	movne	r2, r1
   10fb6:	f041 0201 	orreq.w	r2, r1, #1
   10fba:	2a00      	cmp	r2, #0
   10fbc:	f43f af4e 	beq.w	10e5c <_strtoll_r+0x54>
   10fc0:	786c      	ldrb	r4, [r5, #1]
   10fc2:	2210      	movs	r2, #16
   10fc4:	2300      	movs	r3, #0
   10fc6:	3502      	adds	r5, #2
   10fc8:	e9cd 2304 	strd	r2, r3, [sp, #16]
   10fcc:	f04f 0a10 	mov.w	sl, #16
   10fd0:	e75c      	b.n	10e8c <_strtoll_r+0x84>
   10fd2:	2200      	movs	r2, #0
   10fd4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
   10fd8:	e7e1      	b.n	10f9e <_strtoll_r+0x196>
   10fda:	f04f 0a08 	mov.w	sl, #8
   10fde:	f04f 0b00 	mov.w	fp, #0
   10fe2:	e9cd ab04 	strd	sl, fp, [sp, #16]
   10fe6:	f04f 0a08 	mov.w	sl, #8
   10fea:	e74f      	b.n	10e8c <_strtoll_r+0x84>
   10fec:	4650      	mov	r0, sl
   10fee:	ea4f 71e0 	mov.w	r1, r0, asr #31
   10ff2:	e9cd 0104 	strd	r0, r1, [sp, #16]
   10ff6:	e749      	b.n	10e8c <_strtoll_r+0x84>

00010ff8 <_strtoul_r>:
   10ff8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10ffc:	f240 1664 	movw	r6, #356	; 0x164
   11000:	f2c2 0600 	movt	r6, #8192	; 0x2000
   11004:	b083      	sub	sp, #12
   11006:	460c      	mov	r4, r1
   11008:	4615      	mov	r5, r2
   1100a:	f8d6 a000 	ldr.w	sl, [r6]
   1100e:	4698      	mov	r8, r3
   11010:	460f      	mov	r7, r1
   11012:	9001      	str	r0, [sp, #4]
   11014:	f817 6b01 	ldrb.w	r6, [r7], #1
   11018:	eb0a 0306 	add.w	r3, sl, r6
   1101c:	f893 b001 	ldrb.w	fp, [r3, #1]
   11020:	f01b 0b08 	ands.w	fp, fp, #8
   11024:	d1f6      	bne.n	11014 <_strtoul_r+0x1c>
   11026:	2e2d      	cmp	r6, #45	; 0x2d
   11028:	d06c      	beq.n	11104 <_strtoul_r+0x10c>
   1102a:	2e2b      	cmp	r6, #43	; 0x2b
   1102c:	bf08      	it	eq
   1102e:	f817 6b01 	ldrbeq.w	r6, [r7], #1
   11032:	f1d8 0301 	rsbs	r3, r8, #1
   11036:	bf38      	it	cc
   11038:	2300      	movcc	r3, #0
   1103a:	f1b8 0f10 	cmp.w	r8, #16
   1103e:	bf14      	ite	ne
   11040:	461a      	movne	r2, r3
   11042:	f043 0201 	orreq.w	r2, r3, #1
   11046:	b172      	cbz	r2, 11066 <_strtoul_r+0x6e>
   11048:	2e30      	cmp	r6, #48	; 0x30
   1104a:	d060      	beq.n	1110e <_strtoul_r+0x116>
   1104c:	b15b      	cbz	r3, 11066 <_strtoul_r+0x6e>
   1104e:	2e30      	cmp	r6, #48	; 0x30
   11050:	bf0c      	ite	eq
   11052:	f04f 0808 	moveq.w	r8, #8
   11056:	f04f 080a 	movne.w	r8, #10
   1105a:	bf0c      	ite	eq
   1105c:	f04f 0907 	moveq.w	r9, #7
   11060:	f04f 0905 	movne.w	r9, #5
   11064:	e005      	b.n	11072 <_strtoul_r+0x7a>
   11066:	f04f 30ff 	mov.w	r0, #4294967295
   1106a:	4641      	mov	r1, r8
   1106c:	f000 ffca 	bl	12004 <__aeabi_uidivmod>
   11070:	4689      	mov	r9, r1
   11072:	4641      	mov	r1, r8
   11074:	f04f 30ff 	mov.w	r0, #4294967295
   11078:	f000 fe96 	bl	11da8 <__aeabi_uidiv>
   1107c:	2100      	movs	r1, #0
   1107e:	4684      	mov	ip, r0
   11080:	4608      	mov	r0, r1
   11082:	eb0a 0206 	add.w	r2, sl, r6
   11086:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
   1108a:	7852      	ldrb	r2, [r2, #1]
   1108c:	f012 0f04 	tst.w	r2, #4
   11090:	d108      	bne.n	110a4 <_strtoul_r+0xac>
   11092:	f012 0f03 	tst.w	r2, #3
   11096:	d020      	beq.n	110da <_strtoul_r+0xe2>
   11098:	f012 0f01 	tst.w	r2, #1
   1109c:	bf14      	ite	ne
   1109e:	2337      	movne	r3, #55	; 0x37
   110a0:	2357      	moveq	r3, #87	; 0x57
   110a2:	1af3      	subs	r3, r6, r3
   110a4:	4598      	cmp	r8, r3
   110a6:	dd18      	ble.n	110da <_strtoul_r+0xe2>
   110a8:	4560      	cmp	r0, ip
   110aa:	bf94      	ite	ls
   110ac:	2200      	movls	r2, #0
   110ae:	2201      	movhi	r2, #1
   110b0:	ea52 71d1 	orrs.w	r1, r2, r1, lsr #31
   110b4:	f04f 31ff 	mov.w	r1, #4294967295
   110b8:	d10c      	bne.n	110d4 <_strtoul_r+0xdc>
   110ba:	4560      	cmp	r0, ip
   110bc:	bf14      	ite	ne
   110be:	2200      	movne	r2, #0
   110c0:	2201      	moveq	r2, #1
   110c2:	454b      	cmp	r3, r9
   110c4:	bfd4      	ite	le
   110c6:	2200      	movle	r2, #0
   110c8:	f002 0201 	andgt.w	r2, r2, #1
   110cc:	b912      	cbnz	r2, 110d4 <_strtoul_r+0xdc>
   110ce:	fb08 3000 	mla	r0, r8, r0, r3
   110d2:	2101      	movs	r1, #1
   110d4:	f817 6b01 	ldrb.w	r6, [r7], #1
   110d8:	e7d3      	b.n	11082 <_strtoul_r+0x8a>
   110da:	f1b1 3fff 	cmp.w	r1, #4294967295
   110de:	d00c      	beq.n	110fa <_strtoul_r+0x102>
   110e0:	f1bb 0f00 	cmp.w	fp, #0
   110e4:	d107      	bne.n	110f6 <_strtoul_r+0xfe>
   110e6:	b10d      	cbz	r5, 110ec <_strtoul_r+0xf4>
   110e8:	b919      	cbnz	r1, 110f2 <_strtoul_r+0xfa>
   110ea:	602c      	str	r4, [r5, #0]
   110ec:	b003      	add	sp, #12
   110ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   110f2:	1e7c      	subs	r4, r7, #1
   110f4:	e7f9      	b.n	110ea <_strtoul_r+0xf2>
   110f6:	4240      	negs	r0, r0
   110f8:	e7f5      	b.n	110e6 <_strtoul_r+0xee>
   110fa:	9a01      	ldr	r2, [sp, #4]
   110fc:	2322      	movs	r3, #34	; 0x22
   110fe:	4608      	mov	r0, r1
   11100:	6013      	str	r3, [r2, #0]
   11102:	e7f0      	b.n	110e6 <_strtoul_r+0xee>
   11104:	f817 6b01 	ldrb.w	r6, [r7], #1
   11108:	f04f 0b01 	mov.w	fp, #1
   1110c:	e791      	b.n	11032 <_strtoul_r+0x3a>
   1110e:	783a      	ldrb	r2, [r7, #0]
   11110:	2a78      	cmp	r2, #120	; 0x78
   11112:	bf14      	ite	ne
   11114:	2100      	movne	r1, #0
   11116:	2101      	moveq	r1, #1
   11118:	2a58      	cmp	r2, #88	; 0x58
   1111a:	bf14      	ite	ne
   1111c:	460a      	movne	r2, r1
   1111e:	f041 0201 	orreq.w	r2, r1, #1
   11122:	2a00      	cmp	r2, #0
   11124:	d092      	beq.n	1104c <_strtoul_r+0x54>
   11126:	787e      	ldrb	r6, [r7, #1]
   11128:	f04f 090f 	mov.w	r9, #15
   1112c:	3702      	adds	r7, #2
   1112e:	f04f 0810 	mov.w	r8, #16
   11132:	e79e      	b.n	11072 <_strtoul_r+0x7a>

00011134 <strtoul>:
   11134:	b410      	push	{r4}
   11136:	f240 046c 	movw	r4, #108	; 0x6c
   1113a:	f2c2 0400 	movt	r4, #8192	; 0x2000
   1113e:	468c      	mov	ip, r1
   11140:	4613      	mov	r3, r2
   11142:	4601      	mov	r1, r0
   11144:	4662      	mov	r2, ip
   11146:	6820      	ldr	r0, [r4, #0]
   11148:	bc10      	pop	{r4}
   1114a:	e755      	b.n	10ff8 <_strtoul_r>

0001114c <_strtoull_r>:
   1114c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11150:	f240 1464 	movw	r4, #356	; 0x164
   11154:	f2c2 0400 	movt	r4, #8192	; 0x2000
   11158:	b08b      	sub	sp, #44	; 0x2c
   1115a:	469a      	mov	sl, r3
   1115c:	460d      	mov	r5, r1
   1115e:	6826      	ldr	r6, [r4, #0]
   11160:	9106      	str	r1, [sp, #24]
   11162:	9009      	str	r0, [sp, #36]	; 0x24
   11164:	9207      	str	r2, [sp, #28]
   11166:	f815 4b01 	ldrb.w	r4, [r5], #1
   1116a:	1933      	adds	r3, r6, r4
   1116c:	785b      	ldrb	r3, [r3, #1]
   1116e:	f013 0308 	ands.w	r3, r3, #8
   11172:	d1f8      	bne.n	11166 <_strtoull_r+0x1a>
   11174:	2c2d      	cmp	r4, #45	; 0x2d
   11176:	f000 80a9 	beq.w	112cc <_strtoull_r+0x180>
   1117a:	2c2b      	cmp	r4, #43	; 0x2b
   1117c:	bf08      	it	eq
   1117e:	f815 4b01 	ldrbeq.w	r4, [r5], #1
   11182:	9308      	str	r3, [sp, #32]
   11184:	f1da 0301 	rsbs	r3, sl, #1
   11188:	bf38      	it	cc
   1118a:	2300      	movcc	r3, #0
   1118c:	f1ba 0f10 	cmp.w	sl, #16
   11190:	bf14      	ite	ne
   11192:	461a      	movne	r2, r3
   11194:	f043 0201 	orreq.w	r2, r3, #1
   11198:	b18a      	cbz	r2, 111be <_strtoull_r+0x72>
   1119a:	2c30      	cmp	r4, #48	; 0x30
   1119c:	f000 809b 	beq.w	112d6 <_strtoull_r+0x18a>
   111a0:	2b00      	cmp	r3, #0
   111a2:	f000 80b9 	beq.w	11318 <_strtoull_r+0x1cc>
   111a6:	2c30      	cmp	r4, #48	; 0x30
   111a8:	f000 80ad 	beq.w	11306 <_strtoull_r+0x1ba>
   111ac:	220a      	movs	r2, #10
   111ae:	2300      	movs	r3, #0
   111b0:	f04f 0b05 	mov.w	fp, #5
   111b4:	e9cd 2304 	strd	r2, r3, [sp, #16]
   111b8:	f04f 0a0a 	mov.w	sl, #10
   111bc:	e00b      	b.n	111d6 <_strtoull_r+0x8a>
   111be:	4652      	mov	r2, sl
   111c0:	ea4f 73e2 	mov.w	r3, r2, asr #31
   111c4:	f04f 30ff 	mov.w	r0, #4294967295
   111c8:	f04f 31ff 	mov.w	r1, #4294967295
   111cc:	e9cd 2304 	strd	r2, r3, [sp, #16]
   111d0:	f001 f896 	bl	12300 <__aeabi_uldivmod>
   111d4:	4693      	mov	fp, r2
   111d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   111da:	f04f 30ff 	mov.w	r0, #4294967295
   111de:	f04f 31ff 	mov.w	r1, #4294967295
   111e2:	2700      	movs	r7, #0
   111e4:	f001 f88c 	bl	12300 <__aeabi_uldivmod>
   111e8:	2200      	movs	r2, #0
   111ea:	2300      	movs	r3, #0
   111ec:	f8cd b004 	str.w	fp, [sp, #4]
   111f0:	f8cd a000 	str.w	sl, [sp]
   111f4:	4680      	mov	r8, r0
   111f6:	4689      	mov	r9, r1
   111f8:	1930      	adds	r0, r6, r4
   111fa:	f1a4 0130 	sub.w	r1, r4, #48	; 0x30
   111fe:	7840      	ldrb	r0, [r0, #1]
   11200:	f010 0f04 	tst.w	r0, #4
   11204:	d108      	bne.n	11218 <_strtoull_r+0xcc>
   11206:	f010 0f03 	tst.w	r0, #3
   1120a:	d040      	beq.n	1128e <_strtoull_r+0x142>
   1120c:	f010 0f01 	tst.w	r0, #1
   11210:	bf14      	ite	ne
   11212:	2137      	movne	r1, #55	; 0x37
   11214:	2157      	moveq	r1, #87	; 0x57
   11216:	1a61      	subs	r1, r4, r1
   11218:	ea83 0b09 	eor.w	fp, r3, r9
   1121c:	ea82 0a08 	eor.w	sl, r2, r8
   11220:	e9cd ab02 	strd	sl, fp, [sp, #8]
   11224:	f8dd b000 	ldr.w	fp, [sp]
   11228:	458b      	cmp	fp, r1
   1122a:	dd30      	ble.n	1128e <_strtoull_r+0x142>
   1122c:	4590      	cmp	r8, r2
   1122e:	eb79 0003 	sbcs.w	r0, r9, r3
   11232:	bf2c      	ite	cs
   11234:	2000      	movcs	r0, #0
   11236:	2001      	movcc	r0, #1
   11238:	ea50 77d7 	orrs.w	r7, r0, r7, lsr #31
   1123c:	f04f 37ff 	mov.w	r7, #4294967295
   11240:	d122      	bne.n	11288 <_strtoull_r+0x13c>
   11242:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
   11246:	9805      	ldr	r0, [sp, #20]
   11248:	9c04      	ldr	r4, [sp, #16]
   1124a:	ea5a 0b0b 	orrs.w	fp, sl, fp
   1124e:	f8dd a004 	ldr.w	sl, [sp, #4]
   11252:	fb02 fc00 	mul.w	ip, r2, r0
   11256:	bf14      	ite	ne
   11258:	2000      	movne	r0, #0
   1125a:	2001      	moveq	r0, #1
   1125c:	4551      	cmp	r1, sl
   1125e:	bfd4      	ite	le
   11260:	2000      	movle	r0, #0
   11262:	f000 0001 	andgt.w	r0, r0, #1
   11266:	fba2 ab04 	umull	sl, fp, r2, r4
   1126a:	fb04 cc03 	mla	ip, r4, r3, ip
   1126e:	e9cd ab02 	strd	sl, fp, [sp, #8]
   11272:	b948      	cbnz	r0, 11288 <_strtoull_r+0x13c>
   11274:	44e3      	add	fp, ip
   11276:	f8cd b00c 	str.w	fp, [sp, #12]
   1127a:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
   1127e:	2701      	movs	r7, #1
   11280:	eb1a 0201 	adds.w	r2, sl, r1
   11284:	eb4b 73e1 	adc.w	r3, fp, r1, asr #31
   11288:	f815 4b01 	ldrb.w	r4, [r5], #1
   1128c:	e7b4      	b.n	111f8 <_strtoull_r+0xac>
   1128e:	f1b7 3fff 	cmp.w	r7, #4294967295
   11292:	d013      	beq.n	112bc <_strtoull_r+0x170>
   11294:	9908      	ldr	r1, [sp, #32]
   11296:	b969      	cbnz	r1, 112b4 <_strtoull_r+0x168>
   11298:	9c07      	ldr	r4, [sp, #28]
   1129a:	b11c      	cbz	r4, 112a4 <_strtoull_r+0x158>
   1129c:	b93f      	cbnz	r7, 112ae <_strtoull_r+0x162>
   1129e:	9906      	ldr	r1, [sp, #24]
   112a0:	9807      	ldr	r0, [sp, #28]
   112a2:	6001      	str	r1, [r0, #0]
   112a4:	4619      	mov	r1, r3
   112a6:	4610      	mov	r0, r2
   112a8:	b00b      	add	sp, #44	; 0x2c
   112aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   112ae:	3d01      	subs	r5, #1
   112b0:	9506      	str	r5, [sp, #24]
   112b2:	e7f4      	b.n	1129e <_strtoull_r+0x152>
   112b4:	4252      	negs	r2, r2
   112b6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   112ba:	e7ed      	b.n	11298 <_strtoull_r+0x14c>
   112bc:	9809      	ldr	r0, [sp, #36]	; 0x24
   112be:	2322      	movs	r3, #34	; 0x22
   112c0:	f04f 32ff 	mov.w	r2, #4294967295
   112c4:	6003      	str	r3, [r0, #0]
   112c6:	f04f 33ff 	mov.w	r3, #4294967295
   112ca:	e7e5      	b.n	11298 <_strtoull_r+0x14c>
   112cc:	f815 4b01 	ldrb.w	r4, [r5], #1
   112d0:	2001      	movs	r0, #1
   112d2:	9008      	str	r0, [sp, #32]
   112d4:	e756      	b.n	11184 <_strtoull_r+0x38>
   112d6:	782a      	ldrb	r2, [r5, #0]
   112d8:	2a78      	cmp	r2, #120	; 0x78
   112da:	bf14      	ite	ne
   112dc:	2100      	movne	r1, #0
   112de:	2101      	moveq	r1, #1
   112e0:	2a58      	cmp	r2, #88	; 0x58
   112e2:	bf14      	ite	ne
   112e4:	460a      	movne	r2, r1
   112e6:	f041 0201 	orreq.w	r2, r1, #1
   112ea:	2a00      	cmp	r2, #0
   112ec:	f43f af58 	beq.w	111a0 <_strtoull_r+0x54>
   112f0:	786c      	ldrb	r4, [r5, #1]
   112f2:	2210      	movs	r2, #16
   112f4:	2300      	movs	r3, #0
   112f6:	3502      	adds	r5, #2
   112f8:	f04f 0b0f 	mov.w	fp, #15
   112fc:	e9cd 2304 	strd	r2, r3, [sp, #16]
   11300:	f04f 0a10 	mov.w	sl, #16
   11304:	e767      	b.n	111d6 <_strtoull_r+0x8a>
   11306:	2008      	movs	r0, #8
   11308:	2100      	movs	r1, #0
   1130a:	f04f 0b07 	mov.w	fp, #7
   1130e:	e9cd 0104 	strd	r0, r1, [sp, #16]
   11312:	f04f 0a08 	mov.w	sl, #8
   11316:	e75e      	b.n	111d6 <_strtoull_r+0x8a>
   11318:	4650      	mov	r0, sl
   1131a:	ea4f 71e0 	mov.w	r1, r0, asr #31
   1131e:	e9cd 0104 	strd	r0, r1, [sp, #16]
   11322:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   11326:	f04f 30ff 	mov.w	r0, #4294967295
   1132a:	f04f 31ff 	mov.w	r1, #4294967295
   1132e:	f000 ffe7 	bl	12300 <__aeabi_uldivmod>
   11332:	4693      	mov	fp, r2
   11334:	e74f      	b.n	111d6 <_strtoull_r+0x8a>
   11336:	bf00      	nop

00011338 <_calloc_r>:
   11338:	b538      	push	{r3, r4, r5, lr}
   1133a:	fb01 f102 	mul.w	r1, r1, r2
   1133e:	f7fc ff97 	bl	e270 <_malloc_r>
   11342:	4604      	mov	r4, r0
   11344:	b1f8      	cbz	r0, 11386 <_calloc_r+0x4e>
   11346:	f850 2c04 	ldr.w	r2, [r0, #-4]
   1134a:	f022 0203 	bic.w	r2, r2, #3
   1134e:	3a04      	subs	r2, #4
   11350:	2a24      	cmp	r2, #36	; 0x24
   11352:	d81a      	bhi.n	1138a <_calloc_r+0x52>
   11354:	2a13      	cmp	r2, #19
   11356:	4603      	mov	r3, r0
   11358:	d90f      	bls.n	1137a <_calloc_r+0x42>
   1135a:	2100      	movs	r1, #0
   1135c:	f840 1b04 	str.w	r1, [r0], #4
   11360:	1d03      	adds	r3, r0, #4
   11362:	2a1b      	cmp	r2, #27
   11364:	6061      	str	r1, [r4, #4]
   11366:	d908      	bls.n	1137a <_calloc_r+0x42>
   11368:	1d1d      	adds	r5, r3, #4
   1136a:	6041      	str	r1, [r0, #4]
   1136c:	6059      	str	r1, [r3, #4]
   1136e:	1d2b      	adds	r3, r5, #4
   11370:	2a24      	cmp	r2, #36	; 0x24
   11372:	bf02      	ittt	eq
   11374:	6069      	streq	r1, [r5, #4]
   11376:	6059      	streq	r1, [r3, #4]
   11378:	3308      	addeq	r3, #8
   1137a:	461a      	mov	r2, r3
   1137c:	2100      	movs	r1, #0
   1137e:	f842 1b04 	str.w	r1, [r2], #4
   11382:	6059      	str	r1, [r3, #4]
   11384:	6051      	str	r1, [r2, #4]
   11386:	4620      	mov	r0, r4
   11388:	bd38      	pop	{r3, r4, r5, pc}
   1138a:	2100      	movs	r1, #0
   1138c:	f7fd fbea 	bl	eb64 <memset>
   11390:	4620      	mov	r0, r4
   11392:	bd38      	pop	{r3, r4, r5, pc}

00011394 <_close_r>:
   11394:	b538      	push	{r3, r4, r5, lr}
   11396:	f240 7494 	movw	r4, #1940	; 0x794
   1139a:	f2c2 0400 	movt	r4, #8192	; 0x2000
   1139e:	4605      	mov	r5, r0
   113a0:	4608      	mov	r0, r1
   113a2:	2300      	movs	r3, #0
   113a4:	6023      	str	r3, [r4, #0]
   113a6:	f7f6 f9cb 	bl	7740 <_close>
   113aa:	f1b0 3fff 	cmp.w	r0, #4294967295
   113ae:	d000      	beq.n	113b2 <_close_r+0x1e>
   113b0:	bd38      	pop	{r3, r4, r5, pc}
   113b2:	6823      	ldr	r3, [r4, #0]
   113b4:	2b00      	cmp	r3, #0
   113b6:	d0fb      	beq.n	113b0 <_close_r+0x1c>
   113b8:	602b      	str	r3, [r5, #0]
   113ba:	bd38      	pop	{r3, r4, r5, pc}

000113bc <_fclose_r>:
   113bc:	b570      	push	{r4, r5, r6, lr}
   113be:	4605      	mov	r5, r0
   113c0:	460c      	mov	r4, r1
   113c2:	2900      	cmp	r1, #0
   113c4:	d04b      	beq.n	1145e <_fclose_r+0xa2>
   113c6:	f7fc fa8b 	bl	d8e0 <__sfp_lock_acquire>
   113ca:	b115      	cbz	r5, 113d2 <_fclose_r+0x16>
   113cc:	69ab      	ldr	r3, [r5, #24]
   113ce:	2b00      	cmp	r3, #0
   113d0:	d048      	beq.n	11464 <_fclose_r+0xa8>
   113d2:	f243 037c 	movw	r3, #12412	; 0x307c
   113d6:	f2c0 0301 	movt	r3, #1
   113da:	429c      	cmp	r4, r3
   113dc:	bf08      	it	eq
   113de:	686c      	ldreq	r4, [r5, #4]
   113e0:	d00e      	beq.n	11400 <_fclose_r+0x44>
   113e2:	f243 039c 	movw	r3, #12444	; 0x309c
   113e6:	f2c0 0301 	movt	r3, #1
   113ea:	429c      	cmp	r4, r3
   113ec:	bf08      	it	eq
   113ee:	68ac      	ldreq	r4, [r5, #8]
   113f0:	d006      	beq.n	11400 <_fclose_r+0x44>
   113f2:	f243 03bc 	movw	r3, #12476	; 0x30bc
   113f6:	f2c0 0301 	movt	r3, #1
   113fa:	429c      	cmp	r4, r3
   113fc:	bf08      	it	eq
   113fe:	68ec      	ldreq	r4, [r5, #12]
   11400:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
   11404:	b33e      	cbz	r6, 11456 <_fclose_r+0x9a>
   11406:	4628      	mov	r0, r5
   11408:	4621      	mov	r1, r4
   1140a:	f7fc f9ad 	bl	d768 <_fflush_r>
   1140e:	6b23      	ldr	r3, [r4, #48]	; 0x30
   11410:	4606      	mov	r6, r0
   11412:	b13b      	cbz	r3, 11424 <_fclose_r+0x68>
   11414:	4628      	mov	r0, r5
   11416:	6a21      	ldr	r1, [r4, #32]
   11418:	4798      	blx	r3
   1141a:	ea36 0620 	bics.w	r6, r6, r0, asr #32
   1141e:	bf28      	it	cs
   11420:	f04f 36ff 	movcs.w	r6, #4294967295
   11424:	89a3      	ldrh	r3, [r4, #12]
   11426:	f013 0f80 	tst.w	r3, #128	; 0x80
   1142a:	d11f      	bne.n	1146c <_fclose_r+0xb0>
   1142c:	6b61      	ldr	r1, [r4, #52]	; 0x34
   1142e:	b141      	cbz	r1, 11442 <_fclose_r+0x86>
   11430:	f104 0344 	add.w	r3, r4, #68	; 0x44
   11434:	4299      	cmp	r1, r3
   11436:	d002      	beq.n	1143e <_fclose_r+0x82>
   11438:	4628      	mov	r0, r5
   1143a:	f7fc fb89 	bl	db50 <_free_r>
   1143e:	2300      	movs	r3, #0
   11440:	6363      	str	r3, [r4, #52]	; 0x34
   11442:	6ca1      	ldr	r1, [r4, #72]	; 0x48
   11444:	b121      	cbz	r1, 11450 <_fclose_r+0x94>
   11446:	4628      	mov	r0, r5
   11448:	f7fc fb82 	bl	db50 <_free_r>
   1144c:	2300      	movs	r3, #0
   1144e:	64a3      	str	r3, [r4, #72]	; 0x48
   11450:	f04f 0300 	mov.w	r3, #0
   11454:	81a3      	strh	r3, [r4, #12]
   11456:	f7fc fa45 	bl	d8e4 <__sfp_lock_release>
   1145a:	4630      	mov	r0, r6
   1145c:	bd70      	pop	{r4, r5, r6, pc}
   1145e:	460e      	mov	r6, r1
   11460:	4630      	mov	r0, r6
   11462:	bd70      	pop	{r4, r5, r6, pc}
   11464:	4628      	mov	r0, r5
   11466:	f7fc faef 	bl	da48 <__sinit>
   1146a:	e7b2      	b.n	113d2 <_fclose_r+0x16>
   1146c:	4628      	mov	r0, r5
   1146e:	6921      	ldr	r1, [r4, #16]
   11470:	f7fc fb6e 	bl	db50 <_free_r>
   11474:	e7da      	b.n	1142c <_fclose_r+0x70>
   11476:	bf00      	nop

00011478 <fclose>:
   11478:	f240 036c 	movw	r3, #108	; 0x6c
   1147c:	4601      	mov	r1, r0
   1147e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11482:	6818      	ldr	r0, [r3, #0]
   11484:	e79a      	b.n	113bc <_fclose_r>
   11486:	bf00      	nop

00011488 <_fstat_r>:
   11488:	b538      	push	{r3, r4, r5, lr}
   1148a:	f240 7494 	movw	r4, #1940	; 0x794
   1148e:	f2c2 0400 	movt	r4, #8192	; 0x2000
   11492:	4605      	mov	r5, r0
   11494:	4608      	mov	r0, r1
   11496:	4611      	mov	r1, r2
   11498:	2300      	movs	r3, #0
   1149a:	6023      	str	r3, [r4, #0]
   1149c:	f7f6 f982 	bl	77a4 <_fstat>
   114a0:	f1b0 3fff 	cmp.w	r0, #4294967295
   114a4:	d000      	beq.n	114a8 <_fstat_r+0x20>
   114a6:	bd38      	pop	{r3, r4, r5, pc}
   114a8:	6823      	ldr	r3, [r4, #0]
   114aa:	2b00      	cmp	r3, #0
   114ac:	d0fb      	beq.n	114a6 <_fstat_r+0x1e>
   114ae:	602b      	str	r3, [r5, #0]
   114b0:	bd38      	pop	{r3, r4, r5, pc}
   114b2:	bf00      	nop

000114b4 <__hexdig_init>:
   114b4:	f243 2090 	movw	r0, #12944	; 0x3290
   114b8:	f240 6394 	movw	r3, #1684	; 0x694
   114bc:	f2c0 0001 	movt	r0, #1
   114c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   114c4:	2110      	movs	r1, #16
   114c6:	2230      	movs	r2, #48	; 0x30
   114c8:	54d1      	strb	r1, [r2, r3]
   114ca:	3101      	adds	r1, #1
   114cc:	f810 2f01 	ldrb.w	r2, [r0, #1]!
   114d0:	b2c9      	uxtb	r1, r1
   114d2:	2a00      	cmp	r2, #0
   114d4:	d1f8      	bne.n	114c8 <__hexdig_init+0x14>
   114d6:	f243 2088 	movw	r0, #12936	; 0x3288
   114da:	211a      	movs	r1, #26
   114dc:	f2c0 0001 	movt	r0, #1
   114e0:	2261      	movs	r2, #97	; 0x61
   114e2:	54d1      	strb	r1, [r2, r3]
   114e4:	3101      	adds	r1, #1
   114e6:	f810 2f01 	ldrb.w	r2, [r0, #1]!
   114ea:	b2c9      	uxtb	r1, r1
   114ec:	2a00      	cmp	r2, #0
   114ee:	d1f8      	bne.n	114e2 <__hexdig_init+0x2e>
   114f0:	f243 2080 	movw	r0, #12928	; 0x3280
   114f4:	211a      	movs	r1, #26
   114f6:	f2c0 0001 	movt	r0, #1
   114fa:	2241      	movs	r2, #65	; 0x41
   114fc:	54d1      	strb	r1, [r2, r3]
   114fe:	3101      	adds	r1, #1
   11500:	f810 2f01 	ldrb.w	r2, [r0, #1]!
   11504:	b2c9      	uxtb	r1, r1
   11506:	2a00      	cmp	r2, #0
   11508:	d1f8      	bne.n	114fc <__hexdig_init+0x48>
   1150a:	4770      	bx	lr

0001150c <rshift>:
   1150c:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
   11510:	6904      	ldr	r4, [r0, #16]
   11512:	114b      	asrs	r3, r1, #5
   11514:	f100 0214 	add.w	r2, r0, #20
   11518:	42a3      	cmp	r3, r4
   1151a:	4617      	mov	r7, r2
   1151c:	da27      	bge.n	1156e <rshift+0x62>
   1151e:	3304      	adds	r3, #4
   11520:	eb00 0484 	add.w	r4, r0, r4, lsl #2
   11524:	3414      	adds	r4, #20
   11526:	eb00 0383 	add.w	r3, r0, r3, lsl #2
   1152a:	1d1d      	adds	r5, r3, #4
   1152c:	f011 011f 	ands.w	r1, r1, #31
   11530:	d025      	beq.n	1157e <rshift+0x72>
   11532:	685e      	ldr	r6, [r3, #4]
   11534:	1d2b      	adds	r3, r5, #4
   11536:	f1c1 0820 	rsb	r8, r1, #32
   1153a:	40ce      	lsrs	r6, r1
   1153c:	429c      	cmp	r4, r3
   1153e:	d914      	bls.n	1156a <rshift+0x5e>
   11540:	f04f 0c00 	mov.w	ip, #0
   11544:	681f      	ldr	r7, [r3, #0]
   11546:	fa07 f708 	lsl.w	r7, r7, r8
   1154a:	433e      	orrs	r6, r7
   1154c:	f842 600c 	str.w	r6, [r2, ip]
   11550:	f853 6b04 	ldr.w	r6, [r3], #4
   11554:	f10c 0c04 	add.w	ip, ip, #4
   11558:	40ce      	lsrs	r6, r1
   1155a:	429c      	cmp	r4, r3
   1155c:	d8f2      	bhi.n	11544 <rshift+0x38>
   1155e:	1b67      	subs	r7, r4, r5
   11560:	3f05      	subs	r7, #5
   11562:	f027 0703 	bic.w	r7, r7, #3
   11566:	19c7      	adds	r7, r0, r7
   11568:	3718      	adds	r7, #24
   1156a:	603e      	str	r6, [r7, #0]
   1156c:	b9b6      	cbnz	r6, 1159c <rshift+0x90>
   1156e:	1aba      	subs	r2, r7, r2
   11570:	1092      	asrs	r2, r2, #2
   11572:	6102      	str	r2, [r0, #16]
   11574:	b902      	cbnz	r2, 11578 <rshift+0x6c>
   11576:	6142      	str	r2, [r0, #20]
   11578:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
   1157c:	4770      	bx	lr
   1157e:	42ac      	cmp	r4, r5
   11580:	d9f5      	bls.n	1156e <rshift+0x62>
   11582:	586b      	ldr	r3, [r5, r1]
   11584:	5053      	str	r3, [r2, r1]
   11586:	3104      	adds	r1, #4
   11588:	194b      	adds	r3, r1, r5
   1158a:	429c      	cmp	r4, r3
   1158c:	d8f9      	bhi.n	11582 <rshift+0x76>
   1158e:	43ef      	mvns	r7, r5
   11590:	193f      	adds	r7, r7, r4
   11592:	f027 0703 	bic.w	r7, r7, #3
   11596:	19c7      	adds	r7, r0, r7
   11598:	3718      	adds	r7, #24
   1159a:	e7e8      	b.n	1156e <rshift+0x62>
   1159c:	3704      	adds	r7, #4
   1159e:	e7e6      	b.n	1156e <rshift+0x62>

000115a0 <__gethex>:
   115a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   115a4:	f240 6494 	movw	r4, #1684	; 0x694
   115a8:	b085      	sub	sp, #20
   115aa:	f2c2 0400 	movt	r4, #8192	; 0x2000
   115ae:	4693      	mov	fp, r2
   115b0:	9302      	str	r3, [sp, #8]
   115b2:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
   115b6:	9001      	str	r0, [sp, #4]
   115b8:	2b00      	cmp	r3, #0
   115ba:	f000 8105 	beq.w	117c8 <__gethex+0x228>
   115be:	680b      	ldr	r3, [r1, #0]
   115c0:	1c9e      	adds	r6, r3, #2
   115c2:	f893 c002 	ldrb.w	ip, [r3, #2]
   115c6:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
   115ca:	f040 81cc 	bne.w	11966 <__gethex+0x3c6>
   115ce:	3303      	adds	r3, #3
   115d0:	2000      	movs	r0, #0
   115d2:	461e      	mov	r6, r3
   115d4:	f813 cb01 	ldrb.w	ip, [r3], #1
   115d8:	3001      	adds	r0, #1
   115da:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
   115de:	d0f8      	beq.n	115d2 <__gethex+0x32>
   115e0:	f814 500c 	ldrb.w	r5, [r4, ip]
   115e4:	f240 6294 	movw	r2, #1684	; 0x694
   115e8:	f2c2 0200 	movt	r2, #8192	; 0x2000
   115ec:	2d00      	cmp	r5, #0
   115ee:	d03a      	beq.n	11666 <__gethex+0xc6>
   115f0:	f04f 0800 	mov.w	r8, #0
   115f4:	4633      	mov	r3, r6
   115f6:	4645      	mov	r5, r8
   115f8:	7832      	ldrb	r2, [r6, #0]
   115fa:	e001      	b.n	11600 <__gethex+0x60>
   115fc:	f813 2f01 	ldrb.w	r2, [r3, #1]!
   11600:	5ca7      	ldrb	r7, [r4, r2]
   11602:	2f00      	cmp	r7, #0
   11604:	d1fa      	bne.n	115fc <__gethex+0x5c>
   11606:	f1d5 0c01 	rsbs	ip, r5, #1
   1160a:	bf38      	it	cc
   1160c:	f04f 0c00 	movcc.w	ip, #0
   11610:	2a2e      	cmp	r2, #46	; 0x2e
   11612:	bf14      	ite	ne
   11614:	2200      	movne	r2, #0
   11616:	f00c 0201 	andeq.w	r2, ip, #1
   1161a:	b162      	cbz	r2, 11636 <__gethex+0x96>
   1161c:	785a      	ldrb	r2, [r3, #1]
   1161e:	1c5f      	adds	r7, r3, #1
   11620:	5ca3      	ldrb	r3, [r4, r2]
   11622:	2b00      	cmp	r3, #0
   11624:	f000 81e0 	beq.w	119e8 <__gethex+0x448>
   11628:	463b      	mov	r3, r7
   1162a:	f813 2f01 	ldrb.w	r2, [r3, #1]!
   1162e:	5ca2      	ldrb	r2, [r4, r2]
   11630:	2a00      	cmp	r2, #0
   11632:	d1fa      	bne.n	1162a <__gethex+0x8a>
   11634:	463d      	mov	r5, r7
   11636:	461f      	mov	r7, r3
   11638:	2d00      	cmp	r5, #0
   1163a:	f000 8159 	beq.w	118f0 <__gethex+0x350>
   1163e:	1bed      	subs	r5, r5, r7
   11640:	783b      	ldrb	r3, [r7, #0]
   11642:	00ad      	lsls	r5, r5, #2
   11644:	2b50      	cmp	r3, #80	; 0x50
   11646:	d018      	beq.n	1167a <__gethex+0xda>
   11648:	2b70      	cmp	r3, #112	; 0x70
   1164a:	d016      	beq.n	1167a <__gethex+0xda>
   1164c:	463a      	mov	r2, r7
   1164e:	600a      	str	r2, [r1, #0]
   11650:	f1b8 0f00 	cmp.w	r8, #0
   11654:	d04d      	beq.n	116f2 <__gethex+0x152>
   11656:	2800      	cmp	r0, #0
   11658:	bf0c      	ite	eq
   1165a:	2406      	moveq	r4, #6
   1165c:	2400      	movne	r4, #0
   1165e:	4620      	mov	r0, r4
   11660:	b005      	add	sp, #20
   11662:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11666:	f1bc 0f2e 	cmp.w	ip, #46	; 0x2e
   1166a:	f000 812c 	beq.w	118c6 <__gethex+0x326>
   1166e:	7833      	ldrb	r3, [r6, #0]
   11670:	4637      	mov	r7, r6
   11672:	f04f 0801 	mov.w	r8, #1
   11676:	2b50      	cmp	r3, #80	; 0x50
   11678:	d1e6      	bne.n	11648 <__gethex+0xa8>
   1167a:	787b      	ldrb	r3, [r7, #1]
   1167c:	f107 0901 	add.w	r9, r7, #1
   11680:	2b2b      	cmp	r3, #43	; 0x2b
   11682:	f000 8149 	beq.w	11918 <__gethex+0x378>
   11686:	2b2d      	cmp	r3, #45	; 0x2d
   11688:	f000 8141 	beq.w	1190e <__gethex+0x36e>
   1168c:	2200      	movs	r2, #0
   1168e:	9203      	str	r2, [sp, #12]
   11690:	f814 c003 	ldrb.w	ip, [r4, r3]
   11694:	f240 6394 	movw	r3, #1684	; 0x694
   11698:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1169c:	f1bc 0f00 	cmp.w	ip, #0
   116a0:	d0d4      	beq.n	1164c <__gethex+0xac>
   116a2:	f1bc 0f19 	cmp.w	ip, #25
   116a6:	dcd1      	bgt.n	1164c <__gethex+0xac>
   116a8:	f899 a001 	ldrb.w	sl, [r9, #1]
   116ac:	f1ac 0c10 	sub.w	ip, ip, #16
   116b0:	f109 0201 	add.w	r2, r9, #1
   116b4:	f813 300a 	ldrb.w	r3, [r3, sl]
   116b8:	b193      	cbz	r3, 116e0 <__gethex+0x140>
   116ba:	2b19      	cmp	r3, #25
   116bc:	dc10      	bgt.n	116e0 <__gethex+0x140>
   116be:	46a9      	mov	r9, r5
   116c0:	e001      	b.n	116c6 <__gethex+0x126>
   116c2:	2b19      	cmp	r3, #25
   116c4:	dc0b      	bgt.n	116de <__gethex+0x13e>
   116c6:	f812 af01 	ldrb.w	sl, [r2, #1]!
   116ca:	f1a3 0510 	sub.w	r5, r3, #16
   116ce:	eb0c 0c8c 	add.w	ip, ip, ip, lsl #2
   116d2:	f814 300a 	ldrb.w	r3, [r4, sl]
   116d6:	eb05 0c4c 	add.w	ip, r5, ip, lsl #1
   116da:	2b00      	cmp	r3, #0
   116dc:	d1f1      	bne.n	116c2 <__gethex+0x122>
   116de:	464d      	mov	r5, r9
   116e0:	9b03      	ldr	r3, [sp, #12]
   116e2:	b10b      	cbz	r3, 116e8 <__gethex+0x148>
   116e4:	f1cc 0c00 	rsb	ip, ip, #0
   116e8:	4465      	add	r5, ip
   116ea:	600a      	str	r2, [r1, #0]
   116ec:	f1b8 0f00 	cmp.w	r8, #0
   116f0:	d1b1      	bne.n	11656 <__gethex+0xb6>
   116f2:	1e7b      	subs	r3, r7, #1
   116f4:	4641      	mov	r1, r8
   116f6:	1b9b      	subs	r3, r3, r6
   116f8:	2b07      	cmp	r3, #7
   116fa:	dd03      	ble.n	11704 <__gethex+0x164>
   116fc:	105b      	asrs	r3, r3, #1
   116fe:	3101      	adds	r1, #1
   11700:	2b07      	cmp	r3, #7
   11702:	dcfb      	bgt.n	116fc <__gethex+0x15c>
   11704:	9801      	ldr	r0, [sp, #4]
   11706:	f7fd fc43 	bl	ef90 <_Balloc>
   1170a:	42be      	cmp	r6, r7
   1170c:	4680      	mov	r8, r0
   1170e:	f100 0a14 	add.w	sl, r0, #20
   11712:	f080 8164 	bcs.w	119de <__gethex+0x43e>
   11716:	2300      	movs	r3, #0
   11718:	46ac      	mov	ip, r5
   1171a:	461a      	mov	r2, r3
   1171c:	4655      	mov	r5, sl
   1171e:	e009      	b.n	11734 <__gethex+0x194>
   11720:	5c61      	ldrb	r1, [r4, r1]
   11722:	f001 010f 	and.w	r1, r1, #15
   11726:	fa11 f202 	lsls.w	r2, r1, r2
   1172a:	4313      	orrs	r3, r2
   1172c:	3f01      	subs	r7, #1
   1172e:	4602      	mov	r2, r0
   11730:	42be      	cmp	r6, r7
   11732:	d210      	bcs.n	11756 <__gethex+0x1b6>
   11734:	f817 1c01 	ldrb.w	r1, [r7, #-1]
   11738:	1d10      	adds	r0, r2, #4
   1173a:	292e      	cmp	r1, #46	; 0x2e
   1173c:	bf08      	it	eq
   1173e:	4610      	moveq	r0, r2
   11740:	d0f4      	beq.n	1172c <__gethex+0x18c>
   11742:	2a20      	cmp	r2, #32
   11744:	d1ec      	bne.n	11720 <__gethex+0x180>
   11746:	f845 3b04 	str.w	r3, [r5], #4
   1174a:	2300      	movs	r3, #0
   1174c:	f817 1c01 	ldrb.w	r1, [r7, #-1]
   11750:	461a      	mov	r2, r3
   11752:	2004      	movs	r0, #4
   11754:	e7e4      	b.n	11720 <__gethex+0x180>
   11756:	462a      	mov	r2, r5
   11758:	4665      	mov	r5, ip
   1175a:	4694      	mov	ip, r2
   1175c:	4662      	mov	r2, ip
   1175e:	4618      	mov	r0, r3
   11760:	f842 3b04 	str.w	r3, [r2], #4
   11764:	ebca 0402 	rsb	r4, sl, r2
   11768:	10a4      	asrs	r4, r4, #2
   1176a:	f8c8 4010 	str.w	r4, [r8, #16]
   1176e:	f7fd fa67 	bl	ec40 <__hi0bits>
   11772:	f8db 6000 	ldr.w	r6, [fp]
   11776:	0164      	lsls	r4, r4, #5
   11778:	1a24      	subs	r4, r4, r0
   1177a:	42b4      	cmp	r4, r6
   1177c:	f300 80d1 	bgt.w	11922 <__gethex+0x382>
   11780:	f2c0 80ab 	blt.w	118da <__gethex+0x33a>
   11784:	2700      	movs	r7, #0
   11786:	f8db 3008 	ldr.w	r3, [fp, #8]
   1178a:	429d      	cmp	r5, r3
   1178c:	f300 8092 	bgt.w	118b4 <__gethex+0x314>
   11790:	f8db 3004 	ldr.w	r3, [fp, #4]
   11794:	429d      	cmp	r5, r3
   11796:	f280 809e 	bge.w	118d6 <__gethex+0x336>
   1179a:	1b5c      	subs	r4, r3, r5
   1179c:	42a6      	cmp	r6, r4
   1179e:	dc18      	bgt.n	117d2 <__gethex+0x232>
   117a0:	f8db 200c 	ldr.w	r2, [fp, #12]
   117a4:	2a02      	cmp	r2, #2
   117a6:	f000 80f9 	beq.w	1199c <__gethex+0x3fc>
   117aa:	2a03      	cmp	r2, #3
   117ac:	f000 8135 	beq.w	11a1a <__gethex+0x47a>
   117b0:	2a01      	cmp	r2, #1
   117b2:	f000 8123 	beq.w	119fc <__gethex+0x45c>
   117b6:	9801      	ldr	r0, [sp, #4]
   117b8:	4641      	mov	r1, r8
   117ba:	f7fd fbcd 	bl	ef58 <_Bfree>
   117be:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   117c0:	2300      	movs	r3, #0
   117c2:	2450      	movs	r4, #80	; 0x50
   117c4:	6013      	str	r3, [r2, #0]
   117c6:	e74a      	b.n	1165e <__gethex+0xbe>
   117c8:	9100      	str	r1, [sp, #0]
   117ca:	f7ff fe73 	bl	114b4 <__hexdig_init>
   117ce:	9900      	ldr	r1, [sp, #0]
   117d0:	e6f5      	b.n	115be <__gethex+0x1e>
   117d2:	1e65      	subs	r5, r4, #1
   117d4:	2f00      	cmp	r7, #0
   117d6:	f040 80d9 	bne.w	1198c <__gethex+0x3ec>
   117da:	2d00      	cmp	r5, #0
   117dc:	dd04      	ble.n	117e8 <__gethex+0x248>
   117de:	4640      	mov	r0, r8
   117e0:	4629      	mov	r1, r5
   117e2:	f7fd fb8d 	bl	ef00 <__any_on>
   117e6:	4607      	mov	r7, r0
   117e8:	116b      	asrs	r3, r5, #5
   117ea:	2201      	movs	r2, #1
   117ec:	f005 051f 	and.w	r5, r5, #31
   117f0:	4621      	mov	r1, r4
   117f2:	f85a 3023 	ldr.w	r3, [sl, r3, lsl #2]
   117f6:	40aa      	lsls	r2, r5
   117f8:	4640      	mov	r0, r8
   117fa:	421a      	tst	r2, r3
   117fc:	bf18      	it	ne
   117fe:	f047 0702 	orrne.w	r7, r7, #2
   11802:	f7ff fe83 	bl	1150c <rshift>
   11806:	f8db 5004 	ldr.w	r5, [fp, #4]
   1180a:	1b36      	subs	r6, r6, r4
   1180c:	2402      	movs	r4, #2
   1180e:	2f00      	cmp	r7, #0
   11810:	d077      	beq.n	11902 <__gethex+0x362>
   11812:	f8db 300c 	ldr.w	r3, [fp, #12]
   11816:	2b02      	cmp	r3, #2
   11818:	d06c      	beq.n	118f4 <__gethex+0x354>
   1181a:	2b03      	cmp	r3, #3
   1181c:	f000 80e9 	beq.w	119f2 <__gethex+0x452>
   11820:	2b01      	cmp	r3, #1
   11822:	d16c      	bne.n	118fe <__gethex+0x35e>
   11824:	f017 0f02 	tst.w	r7, #2
   11828:	d069      	beq.n	118fe <__gethex+0x35e>
   1182a:	f8da 3000 	ldr.w	r3, [sl]
   1182e:	431f      	orrs	r7, r3
   11830:	f017 0f01 	tst.w	r7, #1
   11834:	d063      	beq.n	118fe <__gethex+0x35e>
   11836:	f8d8 7010 	ldr.w	r7, [r8, #16]
   1183a:	4653      	mov	r3, sl
   1183c:	2000      	movs	r0, #0
   1183e:	eb08 0187 	add.w	r1, r8, r7, lsl #2
   11842:	3114      	adds	r1, #20
   11844:	681a      	ldr	r2, [r3, #0]
   11846:	f1b2 3fff 	cmp.w	r2, #4294967295
   1184a:	f040 80ed 	bne.w	11a28 <__gethex+0x488>
   1184e:	f843 0b04 	str.w	r0, [r3], #4
   11852:	4299      	cmp	r1, r3
   11854:	d8f6      	bhi.n	11844 <__gethex+0x2a4>
   11856:	f8d8 2008 	ldr.w	r2, [r8, #8]
   1185a:	463b      	mov	r3, r7
   1185c:	4297      	cmp	r7, r2
   1185e:	bfb8      	it	lt
   11860:	46c2      	movlt	sl, r8
   11862:	f280 80e4 	bge.w	11a2e <__gethex+0x48e>
   11866:	eb0a 0283 	add.w	r2, sl, r3, lsl #2
   1186a:	46d0      	mov	r8, sl
   1186c:	3301      	adds	r3, #1
   1186e:	f8ca 3010 	str.w	r3, [sl, #16]
   11872:	2301      	movs	r3, #1
   11874:	6153      	str	r3, [r2, #20]
   11876:	2c02      	cmp	r4, #2
   11878:	f000 80a0 	beq.w	119bc <__gethex+0x41c>
   1187c:	f8d8 3010 	ldr.w	r3, [r8, #16]
   11880:	429f      	cmp	r7, r3
   11882:	db0d      	blt.n	118a0 <__gethex+0x300>
   11884:	f016 061f 	ands.w	r6, r6, #31
   11888:	f000 80a7 	beq.w	119da <__gethex+0x43a>
   1188c:	eb08 0787 	add.w	r7, r8, r7, lsl #2
   11890:	f1c6 0620 	rsb	r6, r6, #32
   11894:	6938      	ldr	r0, [r7, #16]
   11896:	f7fd f9d3 	bl	ec40 <__hi0bits>
   1189a:	42b0      	cmp	r0, r6
   1189c:	f280 809d 	bge.w	119da <__gethex+0x43a>
   118a0:	2101      	movs	r1, #1
   118a2:	4640      	mov	r0, r8
   118a4:	f7ff fe32 	bl	1150c <rshift>
   118a8:	f8db 3008 	ldr.w	r3, [fp, #8]
   118ac:	3501      	adds	r5, #1
   118ae:	429d      	cmp	r5, r3
   118b0:	f340 8093 	ble.w	119da <__gethex+0x43a>
   118b4:	9801      	ldr	r0, [sp, #4]
   118b6:	4641      	mov	r1, r8
   118b8:	f7fd fb4e 	bl	ef58 <_Bfree>
   118bc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   118be:	2300      	movs	r3, #0
   118c0:	24a3      	movs	r4, #163	; 0xa3
   118c2:	6013      	str	r3, [r2, #0]
   118c4:	e6cb      	b.n	1165e <__gethex+0xbe>
   118c6:	7873      	ldrb	r3, [r6, #1]
   118c8:	1c77      	adds	r7, r6, #1
   118ca:	5cd5      	ldrb	r5, [r2, r3]
   118cc:	2d00      	cmp	r5, #0
   118ce:	d14c      	bne.n	1196a <__gethex+0x3ca>
   118d0:	f04f 0801 	mov.w	r8, #1
   118d4:	e6b6      	b.n	11644 <__gethex+0xa4>
   118d6:	2401      	movs	r4, #1
   118d8:	e799      	b.n	1180e <__gethex+0x26e>
   118da:	1b34      	subs	r4, r6, r4
   118dc:	4641      	mov	r1, r8
   118de:	9801      	ldr	r0, [sp, #4]
   118e0:	4622      	mov	r2, r4
   118e2:	f7fd fc6f 	bl	f1c4 <__lshift>
   118e6:	1b2d      	subs	r5, r5, r4
   118e8:	4680      	mov	r8, r0
   118ea:	f100 0a14 	add.w	sl, r0, #20
   118ee:	e749      	b.n	11784 <__gethex+0x1e4>
   118f0:	783b      	ldrb	r3, [r7, #0]
   118f2:	e6a7      	b.n	11644 <__gethex+0xa4>
   118f4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   118f6:	f1c2 0301 	rsb	r3, r2, #1
   118fa:	2b00      	cmp	r3, #0
   118fc:	d19b      	bne.n	11836 <__gethex+0x296>
   118fe:	f044 0410 	orr.w	r4, r4, #16
   11902:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   11904:	9a02      	ldr	r2, [sp, #8]
   11906:	f8c3 8000 	str.w	r8, [r3]
   1190a:	6015      	str	r5, [r2, #0]
   1190c:	e6a7      	b.n	1165e <__gethex+0xbe>
   1190e:	2201      	movs	r2, #1
   11910:	9203      	str	r2, [sp, #12]
   11912:	f819 3f01 	ldrb.w	r3, [r9, #1]!
   11916:	e6bb      	b.n	11690 <__gethex+0xf0>
   11918:	2300      	movs	r3, #0
   1191a:	9303      	str	r3, [sp, #12]
   1191c:	f819 3f01 	ldrb.w	r3, [r9, #1]!
   11920:	e6b6      	b.n	11690 <__gethex+0xf0>
   11922:	1ba4      	subs	r4, r4, r6
   11924:	4640      	mov	r0, r8
   11926:	4621      	mov	r1, r4
   11928:	f7fd faea 	bl	ef00 <__any_on>
   1192c:	4607      	mov	r7, r0
   1192e:	b1a0      	cbz	r0, 1195a <__gethex+0x3ba>
   11930:	1e61      	subs	r1, r4, #1
   11932:	2701      	movs	r7, #1
   11934:	f001 021f 	and.w	r2, r1, #31
   11938:	114b      	asrs	r3, r1, #5
   1193a:	fa17 f202 	lsls.w	r2, r7, r2
   1193e:	eb08 0383 	add.w	r3, r8, r3, lsl #2
   11942:	695b      	ldr	r3, [r3, #20]
   11944:	421a      	tst	r2, r3
   11946:	d008      	beq.n	1195a <__gethex+0x3ba>
   11948:	42b9      	cmp	r1, r7
   1194a:	dd4b      	ble.n	119e4 <__gethex+0x444>
   1194c:	3901      	subs	r1, #1
   1194e:	4640      	mov	r0, r8
   11950:	f7fd fad6 	bl	ef00 <__any_on>
   11954:	2800      	cmp	r0, #0
   11956:	d045      	beq.n	119e4 <__gethex+0x444>
   11958:	3702      	adds	r7, #2
   1195a:	4640      	mov	r0, r8
   1195c:	4621      	mov	r1, r4
   1195e:	f7ff fdd5 	bl	1150c <rshift>
   11962:	192d      	adds	r5, r5, r4
   11964:	e70f      	b.n	11786 <__gethex+0x1e6>
   11966:	2000      	movs	r0, #0
   11968:	e63a      	b.n	115e0 <__gethex+0x40>
   1196a:	2b30      	cmp	r3, #48	; 0x30
   1196c:	463b      	mov	r3, r7
   1196e:	bf18      	it	ne
   11970:	783a      	ldrbne	r2, [r7, #0]
   11972:	d10d      	bne.n	11990 <__gethex+0x3f0>
   11974:	f813 2f01 	ldrb.w	r2, [r3, #1]!
   11978:	2a30      	cmp	r2, #48	; 0x30
   1197a:	d0fb      	beq.n	11974 <__gethex+0x3d4>
   1197c:	5ca0      	ldrb	r0, [r4, r2]
   1197e:	b938      	cbnz	r0, 11990 <__gethex+0x3f0>
   11980:	f04f 0801 	mov.w	r8, #1
   11984:	463d      	mov	r5, r7
   11986:	461e      	mov	r6, r3
   11988:	4640      	mov	r0, r8
   1198a:	e639      	b.n	11600 <__gethex+0x60>
   1198c:	2701      	movs	r7, #1
   1198e:	e72b      	b.n	117e8 <__gethex+0x248>
   11990:	463d      	mov	r5, r7
   11992:	461e      	mov	r6, r3
   11994:	f04f 0800 	mov.w	r8, #0
   11998:	2001      	movs	r0, #1
   1199a:	e631      	b.n	11600 <__gethex+0x60>
   1199c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   1199e:	2a00      	cmp	r2, #0
   119a0:	f47f af09 	bne.w	117b6 <__gethex+0x216>
   119a4:	9a02      	ldr	r2, [sp, #8]
   119a6:	2462      	movs	r4, #98	; 0x62
   119a8:	6013      	str	r3, [r2, #0]
   119aa:	2301      	movs	r3, #1
   119ac:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   119ae:	f8ca 3000 	str.w	r3, [sl]
   119b2:	f8c8 3010 	str.w	r3, [r8, #16]
   119b6:	f8c2 8000 	str.w	r8, [r2]
   119ba:	e650      	b.n	1165e <__gethex+0xbe>
   119bc:	f8db 3000 	ldr.w	r3, [fp]
   119c0:	3b01      	subs	r3, #1
   119c2:	42b3      	cmp	r3, r6
   119c4:	d12e      	bne.n	11a24 <__gethex+0x484>
   119c6:	1173      	asrs	r3, r6, #5
   119c8:	2201      	movs	r2, #1
   119ca:	f006 061f 	and.w	r6, r6, #31
   119ce:	eb08 0383 	add.w	r3, r8, r3, lsl #2
   119d2:	40b2      	lsls	r2, r6
   119d4:	695b      	ldr	r3, [r3, #20]
   119d6:	421a      	tst	r2, r3
   119d8:	d024      	beq.n	11a24 <__gethex+0x484>
   119da:	2421      	movs	r4, #33	; 0x21
   119dc:	e791      	b.n	11902 <__gethex+0x362>
   119de:	46d4      	mov	ip, sl
   119e0:	2300      	movs	r3, #0
   119e2:	e6bb      	b.n	1175c <__gethex+0x1bc>
   119e4:	2702      	movs	r7, #2
   119e6:	e7b8      	b.n	1195a <__gethex+0x3ba>
   119e8:	463d      	mov	r5, r7
   119ea:	2d00      	cmp	r5, #0
   119ec:	f47f ae27 	bne.w	1163e <__gethex+0x9e>
   119f0:	e77e      	b.n	118f0 <__gethex+0x350>
   119f2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   119f4:	2b00      	cmp	r3, #0
   119f6:	f47f af1e 	bne.w	11836 <__gethex+0x296>
   119fa:	e780      	b.n	118fe <__gethex+0x35e>
   119fc:	42b4      	cmp	r4, r6
   119fe:	f47f aeda 	bne.w	117b6 <__gethex+0x216>
   11a02:	2e01      	cmp	r6, #1
   11a04:	ddce      	ble.n	119a4 <__gethex+0x404>
   11a06:	1e71      	subs	r1, r6, #1
   11a08:	4640      	mov	r0, r8
   11a0a:	f7fd fa79 	bl	ef00 <__any_on>
   11a0e:	2800      	cmp	r0, #0
   11a10:	f43f aed1 	beq.w	117b6 <__gethex+0x216>
   11a14:	f8db 3004 	ldr.w	r3, [fp, #4]
   11a18:	e7c4      	b.n	119a4 <__gethex+0x404>
   11a1a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   11a1c:	2a00      	cmp	r2, #0
   11a1e:	f43f aeca 	beq.w	117b6 <__gethex+0x216>
   11a22:	e7bf      	b.n	119a4 <__gethex+0x404>
   11a24:	2422      	movs	r4, #34	; 0x22
   11a26:	e76c      	b.n	11902 <__gethex+0x362>
   11a28:	3201      	adds	r2, #1
   11a2a:	601a      	str	r2, [r3, #0]
   11a2c:	e723      	b.n	11876 <__gethex+0x2d6>
   11a2e:	f8d8 1004 	ldr.w	r1, [r8, #4]
   11a32:	9801      	ldr	r0, [sp, #4]
   11a34:	3101      	adds	r1, #1
   11a36:	f7fd faab 	bl	ef90 <_Balloc>
   11a3a:	f8d8 2010 	ldr.w	r2, [r8, #16]
   11a3e:	f108 010c 	add.w	r1, r8, #12
   11a42:	3202      	adds	r2, #2
   11a44:	0092      	lsls	r2, r2, #2
   11a46:	4682      	mov	sl, r0
   11a48:	300c      	adds	r0, #12
   11a4a:	f7fc ff67 	bl	e91c <memcpy>
   11a4e:	9801      	ldr	r0, [sp, #4]
   11a50:	4641      	mov	r1, r8
   11a52:	f7fd fa81 	bl	ef58 <_Bfree>
   11a56:	f8da 3010 	ldr.w	r3, [sl, #16]
   11a5a:	e704      	b.n	11866 <__gethex+0x2c6>

00011a5c <__hexnan>:
   11a5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11a60:	f240 6494 	movw	r4, #1684	; 0x694
   11a64:	f2c2 0400 	movt	r4, #8192	; 0x2000
   11a68:	b085      	sub	sp, #20
   11a6a:	460d      	mov	r5, r1
   11a6c:	4691      	mov	r9, r2
   11a6e:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
   11a72:	9002      	str	r0, [sp, #8]
   11a74:	2b00      	cmp	r3, #0
   11a76:	f000 80af 	beq.w	11bd8 <__hexnan+0x17c>
   11a7a:	682a      	ldr	r2, [r5, #0]
   11a7c:	9902      	ldr	r1, [sp, #8]
   11a7e:	1153      	asrs	r3, r2, #5
   11a80:	f012 021f 	ands.w	r2, r2, #31
   11a84:	9203      	str	r2, [sp, #12]
   11a86:	eb09 0383 	add.w	r3, r9, r3, lsl #2
   11a8a:	680e      	ldr	r6, [r1, #0]
   11a8c:	bf18      	it	ne
   11a8e:	3304      	addne	r3, #4
   11a90:	2200      	movs	r2, #0
   11a92:	1f18      	subs	r0, r3, #4
   11a94:	4692      	mov	sl, r2
   11a96:	4680      	mov	r8, r0
   11a98:	4601      	mov	r1, r0
   11a9a:	4693      	mov	fp, r2
   11a9c:	4617      	mov	r7, r2
   11a9e:	9001      	str	r0, [sp, #4]
   11aa0:	f843 2c04 	str.w	r2, [r3, #-4]
   11aa4:	f816 3f01 	ldrb.w	r3, [r6, #1]!
   11aa8:	2b00      	cmp	r3, #0
   11aaa:	d035      	beq.n	11b18 <__hexnan+0xbc>
   11aac:	5ce2      	ldrb	r2, [r4, r3]
   11aae:	2a00      	cmp	r2, #0
   11ab0:	d175      	bne.n	11b9e <__hexnan+0x142>
   11ab2:	2b20      	cmp	r3, #32
   11ab4:	f200 808a 	bhi.w	11bcc <__hexnan+0x170>
   11ab8:	455f      	cmp	r7, fp
   11aba:	ddf3      	ble.n	11aa4 <__hexnan+0x48>
   11abc:	4541      	cmp	r1, r8
   11abe:	bf2c      	ite	cs
   11ac0:	2300      	movcs	r3, #0
   11ac2:	2301      	movcc	r3, #1
   11ac4:	f1ba 0f07 	cmp.w	sl, #7
   11ac8:	bfcc      	ite	gt
   11aca:	2300      	movgt	r3, #0
   11acc:	f003 0301 	andle.w	r3, r3, #1
   11ad0:	b19b      	cbz	r3, 11afa <__hexnan+0x9e>
   11ad2:	f1ca 0508 	rsb	r5, sl, #8
   11ad6:	680a      	ldr	r2, [r1, #0]
   11ad8:	460b      	mov	r3, r1
   11ada:	468c      	mov	ip, r1
   11adc:	00ad      	lsls	r5, r5, #2
   11ade:	f1c5 0a20 	rsb	sl, r5, #32
   11ae2:	6859      	ldr	r1, [r3, #4]
   11ae4:	fa01 f00a 	lsl.w	r0, r1, sl
   11ae8:	4302      	orrs	r2, r0
   11aea:	601a      	str	r2, [r3, #0]
   11aec:	fa31 f205 	lsrs.w	r2, r1, r5
   11af0:	f843 2f04 	str.w	r2, [r3, #4]!
   11af4:	4598      	cmp	r8, r3
   11af6:	d8f4      	bhi.n	11ae2 <__hexnan+0x86>
   11af8:	4661      	mov	r1, ip
   11afa:	4549      	cmp	r1, r9
   11afc:	bf98      	it	ls
   11afe:	f04f 0a08 	movls.w	sl, #8
   11b02:	d9cf      	bls.n	11aa4 <__hexnan+0x48>
   11b04:	2200      	movs	r2, #0
   11b06:	f841 2d04 	str.w	r2, [r1, #-4]!
   11b0a:	f816 3f01 	ldrb.w	r3, [r6, #1]!
   11b0e:	46bb      	mov	fp, r7
   11b10:	4688      	mov	r8, r1
   11b12:	4692      	mov	sl, r2
   11b14:	2b00      	cmp	r3, #0
   11b16:	d1c9      	bne.n	11aac <__hexnan+0x50>
   11b18:	2f00      	cmp	r7, #0
   11b1a:	d059      	beq.n	11bd0 <__hexnan+0x174>
   11b1c:	4541      	cmp	r1, r8
   11b1e:	bf2c      	ite	cs
   11b20:	2300      	movcs	r3, #0
   11b22:	2301      	movcc	r3, #1
   11b24:	f1ba 0f07 	cmp.w	sl, #7
   11b28:	bfcc      	ite	gt
   11b2a:	2300      	movgt	r3, #0
   11b2c:	f003 0301 	andle.w	r3, r3, #1
   11b30:	b19b      	cbz	r3, 11b5a <__hexnan+0xfe>
   11b32:	f1ca 0a08 	rsb	sl, sl, #8
   11b36:	680a      	ldr	r2, [r1, #0]
   11b38:	460b      	mov	r3, r1
   11b3a:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
   11b3e:	f1ca 0420 	rsb	r4, sl, #32
   11b42:	6858      	ldr	r0, [r3, #4]
   11b44:	fa00 fc04 	lsl.w	ip, r0, r4
   11b48:	ea42 020c 	orr.w	r2, r2, ip
   11b4c:	601a      	str	r2, [r3, #0]
   11b4e:	fa20 f20a 	lsr.w	r2, r0, sl
   11b52:	f843 2f04 	str.w	r2, [r3, #4]!
   11b56:	4598      	cmp	r8, r3
   11b58:	d8f3      	bhi.n	11b42 <__hexnan+0xe6>
   11b5a:	4589      	cmp	r9, r1
   11b5c:	d23f      	bcs.n	11bde <__hexnan+0x182>
   11b5e:	9801      	ldr	r0, [sp, #4]
   11b60:	464b      	mov	r3, r9
   11b62:	f851 2b04 	ldr.w	r2, [r1], #4
   11b66:	4288      	cmp	r0, r1
   11b68:	f843 2b04 	str.w	r2, [r3], #4
   11b6c:	d2f9      	bcs.n	11b62 <__hexnan+0x106>
   11b6e:	9901      	ldr	r1, [sp, #4]
   11b70:	2200      	movs	r2, #0
   11b72:	f843 2b04 	str.w	r2, [r3], #4
   11b76:	4299      	cmp	r1, r3
   11b78:	d2fb      	bcs.n	11b72 <__hexnan+0x116>
   11b7a:	9801      	ldr	r0, [sp, #4]
   11b7c:	6803      	ldr	r3, [r0, #0]
   11b7e:	b963      	cbnz	r3, 11b9a <__hexnan+0x13e>
   11b80:	9901      	ldr	r1, [sp, #4]
   11b82:	4589      	cmp	r9, r1
   11b84:	bf18      	it	ne
   11b86:	9b01      	ldrne	r3, [sp, #4]
   11b88:	d102      	bne.n	11b90 <__hexnan+0x134>
   11b8a:	e037      	b.n	11bfc <__hexnan+0x1a0>
   11b8c:	4599      	cmp	r9, r3
   11b8e:	d035      	beq.n	11bfc <__hexnan+0x1a0>
   11b90:	f853 2c04 	ldr.w	r2, [r3, #-4]
   11b94:	3b04      	subs	r3, #4
   11b96:	2a00      	cmp	r2, #0
   11b98:	d0f8      	beq.n	11b8c <__hexnan+0x130>
   11b9a:	2005      	movs	r0, #5
   11b9c:	e019      	b.n	11bd2 <__hexnan+0x176>
   11b9e:	f10a 0a01 	add.w	sl, sl, #1
   11ba2:	3701      	adds	r7, #1
   11ba4:	f1ba 0f08 	cmp.w	sl, #8
   11ba8:	dc07      	bgt.n	11bba <__hexnan+0x15e>
   11baa:	680b      	ldr	r3, [r1, #0]
   11bac:	011b      	lsls	r3, r3, #4
   11bae:	f002 020f 	and.w	r2, r2, #15
   11bb2:	ea43 0202 	orr.w	r2, r3, r2
   11bb6:	600a      	str	r2, [r1, #0]
   11bb8:	e774      	b.n	11aa4 <__hexnan+0x48>
   11bba:	4549      	cmp	r1, r9
   11bbc:	f67f af72 	bls.w	11aa4 <__hexnan+0x48>
   11bc0:	2300      	movs	r3, #0
   11bc2:	f04f 0a01 	mov.w	sl, #1
   11bc6:	f841 3d04 	str.w	r3, [r1, #-4]!
   11bca:	e7f0      	b.n	11bae <__hexnan+0x152>
   11bcc:	2b29      	cmp	r3, #41	; 0x29
   11bce:	d01d      	beq.n	11c0c <__hexnan+0x1b0>
   11bd0:	2004      	movs	r0, #4
   11bd2:	b005      	add	sp, #20
   11bd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11bd8:	f7ff fc6c 	bl	114b4 <__hexdig_init>
   11bdc:	e74d      	b.n	11a7a <__hexnan+0x1e>
   11bde:	9903      	ldr	r1, [sp, #12]
   11be0:	b189      	cbz	r1, 11c06 <__hexnan+0x1aa>
   11be2:	9801      	ldr	r0, [sp, #4]
   11be4:	f04f 31ff 	mov.w	r1, #4294967295
   11be8:	9b03      	ldr	r3, [sp, #12]
   11bea:	f1c3 0220 	rsb	r2, r3, #32
   11bee:	6803      	ldr	r3, [r0, #0]
   11bf0:	fa31 f202 	lsrs.w	r2, r1, r2
   11bf4:	ea02 0303 	and.w	r3, r2, r3
   11bf8:	6003      	str	r3, [r0, #0]
   11bfa:	e7c0      	b.n	11b7e <__hexnan+0x122>
   11bfc:	2301      	movs	r3, #1
   11bfe:	2005      	movs	r0, #5
   11c00:	f8c9 3000 	str.w	r3, [r9]
   11c04:	e7e5      	b.n	11bd2 <__hexnan+0x176>
   11c06:	9a01      	ldr	r2, [sp, #4]
   11c08:	6813      	ldr	r3, [r2, #0]
   11c0a:	e7b8      	b.n	11b7e <__hexnan+0x122>
   11c0c:	9b02      	ldr	r3, [sp, #8]
   11c0e:	3601      	adds	r6, #1
   11c10:	601e      	str	r6, [r3, #0]
   11c12:	2f00      	cmp	r7, #0
   11c14:	d182      	bne.n	11b1c <__hexnan+0xc0>
   11c16:	e7db      	b.n	11bd0 <__hexnan+0x174>

00011c18 <_isatty_r>:
   11c18:	b538      	push	{r3, r4, r5, lr}
   11c1a:	f240 7494 	movw	r4, #1940	; 0x794
   11c1e:	f2c2 0400 	movt	r4, #8192	; 0x2000
   11c22:	4605      	mov	r5, r0
   11c24:	4608      	mov	r0, r1
   11c26:	2300      	movs	r3, #0
   11c28:	6023      	str	r3, [r4, #0]
   11c2a:	f7f5 fdd5 	bl	77d8 <_isatty>
   11c2e:	f1b0 3fff 	cmp.w	r0, #4294967295
   11c32:	d000      	beq.n	11c36 <_isatty_r+0x1e>
   11c34:	bd38      	pop	{r3, r4, r5, pc}
   11c36:	6823      	ldr	r3, [r4, #0]
   11c38:	2b00      	cmp	r3, #0
   11c3a:	d0fb      	beq.n	11c34 <_isatty_r+0x1c>
   11c3c:	602b      	str	r3, [r5, #0]
   11c3e:	bd38      	pop	{r3, r4, r5, pc}

00011c40 <_lseek_r>:
   11c40:	b538      	push	{r3, r4, r5, lr}
   11c42:	f240 7494 	movw	r4, #1940	; 0x794
   11c46:	f2c2 0400 	movt	r4, #8192	; 0x2000
   11c4a:	4605      	mov	r5, r0
   11c4c:	4608      	mov	r0, r1
   11c4e:	4611      	mov	r1, r2
   11c50:	461a      	mov	r2, r3
   11c52:	2300      	movs	r3, #0
   11c54:	6023      	str	r3, [r4, #0]
   11c56:	f7f5 fdef 	bl	7838 <_lseek>
   11c5a:	f1b0 3fff 	cmp.w	r0, #4294967295
   11c5e:	d000      	beq.n	11c62 <_lseek_r+0x22>
   11c60:	bd38      	pop	{r3, r4, r5, pc}
   11c62:	6823      	ldr	r3, [r4, #0]
   11c64:	2b00      	cmp	r3, #0
   11c66:	d0fb      	beq.n	11c60 <_lseek_r+0x20>
   11c68:	602b      	str	r3, [r5, #0]
   11c6a:	bd38      	pop	{r3, r4, r5, pc}

00011c6c <_read_r>:
   11c6c:	b538      	push	{r3, r4, r5, lr}
   11c6e:	f240 7494 	movw	r4, #1940	; 0x794
   11c72:	f2c2 0400 	movt	r4, #8192	; 0x2000
   11c76:	4605      	mov	r5, r0
   11c78:	4608      	mov	r0, r1
   11c7a:	4611      	mov	r1, r2
   11c7c:	461a      	mov	r2, r3
   11c7e:	2300      	movs	r3, #0
   11c80:	6023      	str	r3, [r4, #0]
   11c82:	f7f5 fdf5 	bl	7870 <_read>
   11c86:	f1b0 3fff 	cmp.w	r0, #4294967295
   11c8a:	d000      	beq.n	11c8e <_read_r+0x22>
   11c8c:	bd38      	pop	{r3, r4, r5, pc}
   11c8e:	6823      	ldr	r3, [r4, #0]
   11c90:	2b00      	cmp	r3, #0
   11c92:	d0fb      	beq.n	11c8c <_read_r+0x20>
   11c94:	602b      	str	r3, [r5, #0]
   11c96:	bd38      	pop	{r3, r4, r5, pc}

00011c98 <_wrapup_reent>:
   11c98:	b570      	push	{r4, r5, r6, lr}
   11c9a:	4604      	mov	r4, r0
   11c9c:	b188      	cbz	r0, 11cc2 <_wrapup_reent+0x2a>
   11c9e:	f104 0248 	add.w	r2, r4, #72	; 0x48
   11ca2:	6853      	ldr	r3, [r2, #4]
   11ca4:	1e5d      	subs	r5, r3, #1
   11ca6:	d407      	bmi.n	11cb8 <_wrapup_reent+0x20>
   11ca8:	3302      	adds	r3, #2
   11caa:	eb02 0683 	add.w	r6, r2, r3, lsl #2
   11cae:	f856 3d04 	ldr.w	r3, [r6, #-4]!
   11cb2:	4798      	blx	r3
   11cb4:	3d01      	subs	r5, #1
   11cb6:	d5fa      	bpl.n	11cae <_wrapup_reent+0x16>
   11cb8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   11cba:	b10b      	cbz	r3, 11cc0 <_wrapup_reent+0x28>
   11cbc:	4620      	mov	r0, r4
   11cbe:	4798      	blx	r3
   11cc0:	bd70      	pop	{r4, r5, r6, pc}
   11cc2:	f240 036c 	movw	r3, #108	; 0x6c
   11cc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11cca:	681c      	ldr	r4, [r3, #0]
   11ccc:	e7e7      	b.n	11c9e <_wrapup_reent+0x6>
   11cce:	bf00      	nop

00011cd0 <cleanup_glue>:
   11cd0:	b570      	push	{r4, r5, r6, lr}
   11cd2:	460c      	mov	r4, r1
   11cd4:	6809      	ldr	r1, [r1, #0]
   11cd6:	4605      	mov	r5, r0
   11cd8:	b109      	cbz	r1, 11cde <cleanup_glue+0xe>
   11cda:	f7ff fff9 	bl	11cd0 <cleanup_glue>
   11cde:	4628      	mov	r0, r5
   11ce0:	4621      	mov	r1, r4
   11ce2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   11ce6:	f7fb bf33 	b.w	db50 <_free_r>
   11cea:	bf00      	nop

00011cec <_reclaim_reent>:
   11cec:	f240 036c 	movw	r3, #108	; 0x6c
   11cf0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11cf4:	b570      	push	{r4, r5, r6, lr}
   11cf6:	681b      	ldr	r3, [r3, #0]
   11cf8:	4605      	mov	r5, r0
   11cfa:	4298      	cmp	r0, r3
   11cfc:	d046      	beq.n	11d8c <_reclaim_reent+0xa0>
   11cfe:	6a43      	ldr	r3, [r0, #36]	; 0x24
   11d00:	4619      	mov	r1, r3
   11d02:	b1bb      	cbz	r3, 11d34 <_reclaim_reent+0x48>
   11d04:	68da      	ldr	r2, [r3, #12]
   11d06:	b1aa      	cbz	r2, 11d34 <_reclaim_reent+0x48>
   11d08:	2600      	movs	r6, #0
   11d0a:	5991      	ldr	r1, [r2, r6]
   11d0c:	b141      	cbz	r1, 11d20 <_reclaim_reent+0x34>
   11d0e:	680c      	ldr	r4, [r1, #0]
   11d10:	4628      	mov	r0, r5
   11d12:	f7fb ff1d 	bl	db50 <_free_r>
   11d16:	4621      	mov	r1, r4
   11d18:	2c00      	cmp	r4, #0
   11d1a:	d1f8      	bne.n	11d0e <_reclaim_reent+0x22>
   11d1c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
   11d1e:	68da      	ldr	r2, [r3, #12]
   11d20:	3604      	adds	r6, #4
   11d22:	2e3c      	cmp	r6, #60	; 0x3c
   11d24:	d001      	beq.n	11d2a <_reclaim_reent+0x3e>
   11d26:	68da      	ldr	r2, [r3, #12]
   11d28:	e7ef      	b.n	11d0a <_reclaim_reent+0x1e>
   11d2a:	4611      	mov	r1, r2
   11d2c:	4628      	mov	r0, r5
   11d2e:	f7fb ff0f 	bl	db50 <_free_r>
   11d32:	6a69      	ldr	r1, [r5, #36]	; 0x24
   11d34:	6809      	ldr	r1, [r1, #0]
   11d36:	b111      	cbz	r1, 11d3e <_reclaim_reent+0x52>
   11d38:	4628      	mov	r0, r5
   11d3a:	f7fb ff09 	bl	db50 <_free_r>
   11d3e:	6969      	ldr	r1, [r5, #20]
   11d40:	b111      	cbz	r1, 11d48 <_reclaim_reent+0x5c>
   11d42:	4628      	mov	r0, r5
   11d44:	f7fb ff04 	bl	db50 <_free_r>
   11d48:	6a69      	ldr	r1, [r5, #36]	; 0x24
   11d4a:	b111      	cbz	r1, 11d52 <_reclaim_reent+0x66>
   11d4c:	4628      	mov	r0, r5
   11d4e:	f7fb feff 	bl	db50 <_free_r>
   11d52:	6ba9      	ldr	r1, [r5, #56]	; 0x38
   11d54:	b111      	cbz	r1, 11d5c <_reclaim_reent+0x70>
   11d56:	4628      	mov	r0, r5
   11d58:	f7fb fefa 	bl	db50 <_free_r>
   11d5c:	6be9      	ldr	r1, [r5, #60]	; 0x3c
   11d5e:	b111      	cbz	r1, 11d66 <_reclaim_reent+0x7a>
   11d60:	4628      	mov	r0, r5
   11d62:	f7fb fef5 	bl	db50 <_free_r>
   11d66:	6c29      	ldr	r1, [r5, #64]	; 0x40
   11d68:	b111      	cbz	r1, 11d70 <_reclaim_reent+0x84>
   11d6a:	4628      	mov	r0, r5
   11d6c:	f7fb fef0 	bl	db50 <_free_r>
   11d70:	6cab      	ldr	r3, [r5, #72]	; 0x48
   11d72:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
   11d76:	b111      	cbz	r1, 11d7e <_reclaim_reent+0x92>
   11d78:	4628      	mov	r0, r5
   11d7a:	f7fb fee9 	bl	db50 <_free_r>
   11d7e:	6b69      	ldr	r1, [r5, #52]	; 0x34
   11d80:	b111      	cbz	r1, 11d88 <_reclaim_reent+0x9c>
   11d82:	4628      	mov	r0, r5
   11d84:	f7fb fee4 	bl	db50 <_free_r>
   11d88:	69ab      	ldr	r3, [r5, #24]
   11d8a:	b903      	cbnz	r3, 11d8e <_reclaim_reent+0xa2>
   11d8c:	bd70      	pop	{r4, r5, r6, pc}
   11d8e:	6aab      	ldr	r3, [r5, #40]	; 0x28
   11d90:	4628      	mov	r0, r5
   11d92:	4798      	blx	r3
   11d94:	f8d5 10d8 	ldr.w	r1, [r5, #216]	; 0xd8
   11d98:	2900      	cmp	r1, #0
   11d9a:	d0f7      	beq.n	11d8c <_reclaim_reent+0xa0>
   11d9c:	4628      	mov	r0, r5
   11d9e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   11da2:	e795      	b.n	11cd0 <cleanup_glue>
   11da4:	0000      	lsls	r0, r0, #0
	...

00011da8 <__aeabi_uidiv>:
   11da8:	1e4a      	subs	r2, r1, #1
   11daa:	bf08      	it	eq
   11dac:	4770      	bxeq	lr
   11dae:	f0c0 8124 	bcc.w	11ffa <__aeabi_uidiv+0x252>
   11db2:	4288      	cmp	r0, r1
   11db4:	f240 8116 	bls.w	11fe4 <__aeabi_uidiv+0x23c>
   11db8:	4211      	tst	r1, r2
   11dba:	f000 8117 	beq.w	11fec <__aeabi_uidiv+0x244>
   11dbe:	fab0 f380 	clz	r3, r0
   11dc2:	fab1 f281 	clz	r2, r1
   11dc6:	eba2 0303 	sub.w	r3, r2, r3
   11dca:	f1c3 031f 	rsb	r3, r3, #31
   11dce:	a204      	add	r2, pc, #16	; (adr r2, 11de0 <__aeabi_uidiv+0x38>)
   11dd0:	eb02 1303 	add.w	r3, r2, r3, lsl #4
   11dd4:	f04f 0200 	mov.w	r2, #0
   11dd8:	469f      	mov	pc, r3
   11dda:	bf00      	nop
   11ddc:	f3af 8000 	nop.w
   11de0:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
   11de4:	bf00      	nop
   11de6:	eb42 0202 	adc.w	r2, r2, r2
   11dea:	bf28      	it	cs
   11dec:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
   11df0:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
   11df4:	bf00      	nop
   11df6:	eb42 0202 	adc.w	r2, r2, r2
   11dfa:	bf28      	it	cs
   11dfc:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
   11e00:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
   11e04:	bf00      	nop
   11e06:	eb42 0202 	adc.w	r2, r2, r2
   11e0a:	bf28      	it	cs
   11e0c:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
   11e10:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
   11e14:	bf00      	nop
   11e16:	eb42 0202 	adc.w	r2, r2, r2
   11e1a:	bf28      	it	cs
   11e1c:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
   11e20:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
   11e24:	bf00      	nop
   11e26:	eb42 0202 	adc.w	r2, r2, r2
   11e2a:	bf28      	it	cs
   11e2c:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
   11e30:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
   11e34:	bf00      	nop
   11e36:	eb42 0202 	adc.w	r2, r2, r2
   11e3a:	bf28      	it	cs
   11e3c:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
   11e40:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
   11e44:	bf00      	nop
   11e46:	eb42 0202 	adc.w	r2, r2, r2
   11e4a:	bf28      	it	cs
   11e4c:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
   11e50:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
   11e54:	bf00      	nop
   11e56:	eb42 0202 	adc.w	r2, r2, r2
   11e5a:	bf28      	it	cs
   11e5c:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
   11e60:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
   11e64:	bf00      	nop
   11e66:	eb42 0202 	adc.w	r2, r2, r2
   11e6a:	bf28      	it	cs
   11e6c:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
   11e70:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
   11e74:	bf00      	nop
   11e76:	eb42 0202 	adc.w	r2, r2, r2
   11e7a:	bf28      	it	cs
   11e7c:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
   11e80:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
   11e84:	bf00      	nop
   11e86:	eb42 0202 	adc.w	r2, r2, r2
   11e8a:	bf28      	it	cs
   11e8c:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
   11e90:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
   11e94:	bf00      	nop
   11e96:	eb42 0202 	adc.w	r2, r2, r2
   11e9a:	bf28      	it	cs
   11e9c:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
   11ea0:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
   11ea4:	bf00      	nop
   11ea6:	eb42 0202 	adc.w	r2, r2, r2
   11eaa:	bf28      	it	cs
   11eac:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
   11eb0:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
   11eb4:	bf00      	nop
   11eb6:	eb42 0202 	adc.w	r2, r2, r2
   11eba:	bf28      	it	cs
   11ebc:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
   11ec0:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
   11ec4:	bf00      	nop
   11ec6:	eb42 0202 	adc.w	r2, r2, r2
   11eca:	bf28      	it	cs
   11ecc:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
   11ed0:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
   11ed4:	bf00      	nop
   11ed6:	eb42 0202 	adc.w	r2, r2, r2
   11eda:	bf28      	it	cs
   11edc:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
   11ee0:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
   11ee4:	bf00      	nop
   11ee6:	eb42 0202 	adc.w	r2, r2, r2
   11eea:	bf28      	it	cs
   11eec:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
   11ef0:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
   11ef4:	bf00      	nop
   11ef6:	eb42 0202 	adc.w	r2, r2, r2
   11efa:	bf28      	it	cs
   11efc:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
   11f00:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
   11f04:	bf00      	nop
   11f06:	eb42 0202 	adc.w	r2, r2, r2
   11f0a:	bf28      	it	cs
   11f0c:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
   11f10:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
   11f14:	bf00      	nop
   11f16:	eb42 0202 	adc.w	r2, r2, r2
   11f1a:	bf28      	it	cs
   11f1c:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
   11f20:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
   11f24:	bf00      	nop
   11f26:	eb42 0202 	adc.w	r2, r2, r2
   11f2a:	bf28      	it	cs
   11f2c:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
   11f30:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
   11f34:	bf00      	nop
   11f36:	eb42 0202 	adc.w	r2, r2, r2
   11f3a:	bf28      	it	cs
   11f3c:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
   11f40:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
   11f44:	bf00      	nop
   11f46:	eb42 0202 	adc.w	r2, r2, r2
   11f4a:	bf28      	it	cs
   11f4c:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
   11f50:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
   11f54:	bf00      	nop
   11f56:	eb42 0202 	adc.w	r2, r2, r2
   11f5a:	bf28      	it	cs
   11f5c:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
   11f60:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
   11f64:	bf00      	nop
   11f66:	eb42 0202 	adc.w	r2, r2, r2
   11f6a:	bf28      	it	cs
   11f6c:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
   11f70:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
   11f74:	bf00      	nop
   11f76:	eb42 0202 	adc.w	r2, r2, r2
   11f7a:	bf28      	it	cs
   11f7c:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
   11f80:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
   11f84:	bf00      	nop
   11f86:	eb42 0202 	adc.w	r2, r2, r2
   11f8a:	bf28      	it	cs
   11f8c:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
   11f90:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
   11f94:	bf00      	nop
   11f96:	eb42 0202 	adc.w	r2, r2, r2
   11f9a:	bf28      	it	cs
   11f9c:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
   11fa0:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
   11fa4:	bf00      	nop
   11fa6:	eb42 0202 	adc.w	r2, r2, r2
   11faa:	bf28      	it	cs
   11fac:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
   11fb0:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
   11fb4:	bf00      	nop
   11fb6:	eb42 0202 	adc.w	r2, r2, r2
   11fba:	bf28      	it	cs
   11fbc:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
   11fc0:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
   11fc4:	bf00      	nop
   11fc6:	eb42 0202 	adc.w	r2, r2, r2
   11fca:	bf28      	it	cs
   11fcc:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
   11fd0:	ebb0 0f01 	cmp.w	r0, r1
   11fd4:	bf00      	nop
   11fd6:	eb42 0202 	adc.w	r2, r2, r2
   11fda:	bf28      	it	cs
   11fdc:	eba0 0001 	subcs.w	r0, r0, r1
   11fe0:	4610      	mov	r0, r2
   11fe2:	4770      	bx	lr
   11fe4:	bf0c      	ite	eq
   11fe6:	2001      	moveq	r0, #1
   11fe8:	2000      	movne	r0, #0
   11fea:	4770      	bx	lr
   11fec:	fab1 f281 	clz	r2, r1
   11ff0:	f1c2 021f 	rsb	r2, r2, #31
   11ff4:	fa20 f002 	lsr.w	r0, r0, r2
   11ff8:	4770      	bx	lr
   11ffa:	b108      	cbz	r0, 12000 <__aeabi_uidiv+0x258>
   11ffc:	f04f 30ff 	mov.w	r0, #4294967295
   12000:	f000 b80e 	b.w	12020 <__aeabi_idiv0>

00012004 <__aeabi_uidivmod>:
   12004:	2900      	cmp	r1, #0
   12006:	d0f8      	beq.n	11ffa <__aeabi_uidiv+0x252>
   12008:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
   1200c:	f7ff fecc 	bl	11da8 <__aeabi_uidiv>
   12010:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
   12014:	fb02 f300 	mul.w	r3, r2, r0
   12018:	eba1 0103 	sub.w	r1, r1, r3
   1201c:	4770      	bx	lr
   1201e:	bf00      	nop

00012020 <__aeabi_idiv0>:
   12020:	4770      	bx	lr
   12022:	bf00      	nop

00012024 <__gedf2>:
   12024:	f04f 3cff 	mov.w	ip, #4294967295
   12028:	e006      	b.n	12038 <__cmpdf2+0x4>
   1202a:	bf00      	nop

0001202c <__ledf2>:
   1202c:	f04f 0c01 	mov.w	ip, #1
   12030:	e002      	b.n	12038 <__cmpdf2+0x4>
   12032:	bf00      	nop

00012034 <__cmpdf2>:
   12034:	f04f 0c01 	mov.w	ip, #1
   12038:	f84d cd04 	str.w	ip, [sp, #-4]!
   1203c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   12040:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   12044:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   12048:	bf18      	it	ne
   1204a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
   1204e:	d01b      	beq.n	12088 <__cmpdf2+0x54>
   12050:	b001      	add	sp, #4
   12052:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
   12056:	bf0c      	ite	eq
   12058:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
   1205c:	ea91 0f03 	teqne	r1, r3
   12060:	bf02      	ittt	eq
   12062:	ea90 0f02 	teqeq	r0, r2
   12066:	2000      	moveq	r0, #0
   12068:	4770      	bxeq	lr
   1206a:	f110 0f00 	cmn.w	r0, #0
   1206e:	ea91 0f03 	teq	r1, r3
   12072:	bf58      	it	pl
   12074:	4299      	cmppl	r1, r3
   12076:	bf08      	it	eq
   12078:	4290      	cmpeq	r0, r2
   1207a:	bf2c      	ite	cs
   1207c:	17d8      	asrcs	r0, r3, #31
   1207e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
   12082:	f040 0001 	orr.w	r0, r0, #1
   12086:	4770      	bx	lr
   12088:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   1208c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   12090:	d102      	bne.n	12098 <__cmpdf2+0x64>
   12092:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   12096:	d107      	bne.n	120a8 <__cmpdf2+0x74>
   12098:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   1209c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   120a0:	d1d6      	bne.n	12050 <__cmpdf2+0x1c>
   120a2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   120a6:	d0d3      	beq.n	12050 <__cmpdf2+0x1c>
   120a8:	f85d 0b04 	ldr.w	r0, [sp], #4
   120ac:	4770      	bx	lr
   120ae:	bf00      	nop

000120b0 <__aeabi_cdrcmple>:
   120b0:	4684      	mov	ip, r0
   120b2:	4610      	mov	r0, r2
   120b4:	4662      	mov	r2, ip
   120b6:	468c      	mov	ip, r1
   120b8:	4619      	mov	r1, r3
   120ba:	4663      	mov	r3, ip
   120bc:	e000      	b.n	120c0 <__aeabi_cdcmpeq>
   120be:	bf00      	nop

000120c0 <__aeabi_cdcmpeq>:
   120c0:	b501      	push	{r0, lr}
   120c2:	f7ff ffb7 	bl	12034 <__cmpdf2>
   120c6:	2800      	cmp	r0, #0
   120c8:	bf48      	it	mi
   120ca:	f110 0f00 	cmnmi.w	r0, #0
   120ce:	bd01      	pop	{r0, pc}

000120d0 <__aeabi_dcmpeq>:
   120d0:	f84d ed08 	str.w	lr, [sp, #-8]!
   120d4:	f7ff fff4 	bl	120c0 <__aeabi_cdcmpeq>
   120d8:	bf0c      	ite	eq
   120da:	2001      	moveq	r0, #1
   120dc:	2000      	movne	r0, #0
   120de:	f85d fb08 	ldr.w	pc, [sp], #8
   120e2:	bf00      	nop

000120e4 <__aeabi_dcmplt>:
   120e4:	f84d ed08 	str.w	lr, [sp, #-8]!
   120e8:	f7ff ffea 	bl	120c0 <__aeabi_cdcmpeq>
   120ec:	bf34      	ite	cc
   120ee:	2001      	movcc	r0, #1
   120f0:	2000      	movcs	r0, #0
   120f2:	f85d fb08 	ldr.w	pc, [sp], #8
   120f6:	bf00      	nop

000120f8 <__aeabi_dcmple>:
   120f8:	f84d ed08 	str.w	lr, [sp, #-8]!
   120fc:	f7ff ffe0 	bl	120c0 <__aeabi_cdcmpeq>
   12100:	bf94      	ite	ls
   12102:	2001      	movls	r0, #1
   12104:	2000      	movhi	r0, #0
   12106:	f85d fb08 	ldr.w	pc, [sp], #8
   1210a:	bf00      	nop

0001210c <__aeabi_dcmpge>:
   1210c:	f84d ed08 	str.w	lr, [sp, #-8]!
   12110:	f7ff ffce 	bl	120b0 <__aeabi_cdrcmple>
   12114:	bf94      	ite	ls
   12116:	2001      	movls	r0, #1
   12118:	2000      	movhi	r0, #0
   1211a:	f85d fb08 	ldr.w	pc, [sp], #8
   1211e:	bf00      	nop

00012120 <__aeabi_dcmpgt>:
   12120:	f84d ed08 	str.w	lr, [sp, #-8]!
   12124:	f7ff ffc4 	bl	120b0 <__aeabi_cdrcmple>
   12128:	bf34      	ite	cc
   1212a:	2001      	movcc	r0, #1
   1212c:	2000      	movcs	r0, #0
   1212e:	f85d fb08 	ldr.w	pc, [sp], #8
   12132:	bf00      	nop

00012134 <__aeabi_d2uiz>:
   12134:	004a      	lsls	r2, r1, #1
   12136:	d211      	bcs.n	1215c <__aeabi_d2uiz+0x28>
   12138:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   1213c:	d211      	bcs.n	12162 <__aeabi_d2uiz+0x2e>
   1213e:	d50d      	bpl.n	1215c <__aeabi_d2uiz+0x28>
   12140:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   12144:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   12148:	d40e      	bmi.n	12168 <__aeabi_d2uiz+0x34>
   1214a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   1214e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   12152:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   12156:	fa23 f002 	lsr.w	r0, r3, r2
   1215a:	4770      	bx	lr
   1215c:	f04f 0000 	mov.w	r0, #0
   12160:	4770      	bx	lr
   12162:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   12166:	d102      	bne.n	1216e <__aeabi_d2uiz+0x3a>
   12168:	f04f 30ff 	mov.w	r0, #4294967295
   1216c:	4770      	bx	lr
   1216e:	f04f 0000 	mov.w	r0, #0
   12172:	4770      	bx	lr

00012174 <__aeabi_d2f>:
   12174:	ea4f 0241 	mov.w	r2, r1, lsl #1
   12178:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
   1217c:	bf24      	itt	cs
   1217e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
   12182:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
   12186:	d90d      	bls.n	121a4 <__aeabi_d2f+0x30>
   12188:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   1218c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
   12190:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
   12194:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
   12198:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
   1219c:	bf08      	it	eq
   1219e:	f020 0001 	biceq.w	r0, r0, #1
   121a2:	4770      	bx	lr
   121a4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
   121a8:	d121      	bne.n	121ee <__aeabi_d2f+0x7a>
   121aa:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
   121ae:	bfbc      	itt	lt
   121b0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
   121b4:	4770      	bxlt	lr
   121b6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   121ba:	ea4f 5252 	mov.w	r2, r2, lsr #21
   121be:	f1c2 0218 	rsb	r2, r2, #24
   121c2:	f1c2 0c20 	rsb	ip, r2, #32
   121c6:	fa10 f30c 	lsls.w	r3, r0, ip
   121ca:	fa20 f002 	lsr.w	r0, r0, r2
   121ce:	bf18      	it	ne
   121d0:	f040 0001 	orrne.w	r0, r0, #1
   121d4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   121d8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
   121dc:	fa03 fc0c 	lsl.w	ip, r3, ip
   121e0:	ea40 000c 	orr.w	r0, r0, ip
   121e4:	fa23 f302 	lsr.w	r3, r3, r2
   121e8:	ea4f 0343 	mov.w	r3, r3, lsl #1
   121ec:	e7cc      	b.n	12188 <__aeabi_d2f+0x14>
   121ee:	ea7f 5362 	mvns.w	r3, r2, asr #21
   121f2:	d107      	bne.n	12204 <__aeabi_d2f+0x90>
   121f4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
   121f8:	bf1e      	ittt	ne
   121fa:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
   121fe:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
   12202:	4770      	bxne	lr
   12204:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
   12208:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   1220c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   12210:	4770      	bx	lr
   12212:	bf00      	nop

00012214 <__gesf2>:
   12214:	f04f 3cff 	mov.w	ip, #4294967295
   12218:	e006      	b.n	12228 <__cmpsf2+0x4>
   1221a:	bf00      	nop

0001221c <__lesf2>:
   1221c:	f04f 0c01 	mov.w	ip, #1
   12220:	e002      	b.n	12228 <__cmpsf2+0x4>
   12222:	bf00      	nop

00012224 <__cmpsf2>:
   12224:	f04f 0c01 	mov.w	ip, #1
   12228:	f84d cd04 	str.w	ip, [sp, #-4]!
   1222c:	ea4f 0240 	mov.w	r2, r0, lsl #1
   12230:	ea4f 0341 	mov.w	r3, r1, lsl #1
   12234:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   12238:	bf18      	it	ne
   1223a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   1223e:	d011      	beq.n	12264 <__cmpsf2+0x40>
   12240:	b001      	add	sp, #4
   12242:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
   12246:	bf18      	it	ne
   12248:	ea90 0f01 	teqne	r0, r1
   1224c:	bf58      	it	pl
   1224e:	ebb2 0003 	subspl.w	r0, r2, r3
   12252:	bf88      	it	hi
   12254:	17c8      	asrhi	r0, r1, #31
   12256:	bf38      	it	cc
   12258:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
   1225c:	bf18      	it	ne
   1225e:	f040 0001 	orrne.w	r0, r0, #1
   12262:	4770      	bx	lr
   12264:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   12268:	d102      	bne.n	12270 <__cmpsf2+0x4c>
   1226a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
   1226e:	d105      	bne.n	1227c <__cmpsf2+0x58>
   12270:	ea7f 6c23 	mvns.w	ip, r3, asr #24
   12274:	d1e4      	bne.n	12240 <__cmpsf2+0x1c>
   12276:	ea5f 2c41 	movs.w	ip, r1, lsl #9
   1227a:	d0e1      	beq.n	12240 <__cmpsf2+0x1c>
   1227c:	f85d 0b04 	ldr.w	r0, [sp], #4
   12280:	4770      	bx	lr
   12282:	bf00      	nop

00012284 <__aeabi_cfrcmple>:
   12284:	4684      	mov	ip, r0
   12286:	4608      	mov	r0, r1
   12288:	4661      	mov	r1, ip
   1228a:	e7ff      	b.n	1228c <__aeabi_cfcmpeq>

0001228c <__aeabi_cfcmpeq>:
   1228c:	b50f      	push	{r0, r1, r2, r3, lr}
   1228e:	f7ff ffc9 	bl	12224 <__cmpsf2>
   12292:	2800      	cmp	r0, #0
   12294:	bf48      	it	mi
   12296:	f110 0f00 	cmnmi.w	r0, #0
   1229a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0001229c <__aeabi_fcmpeq>:
   1229c:	f84d ed08 	str.w	lr, [sp, #-8]!
   122a0:	f7ff fff4 	bl	1228c <__aeabi_cfcmpeq>
   122a4:	bf0c      	ite	eq
   122a6:	2001      	moveq	r0, #1
   122a8:	2000      	movne	r0, #0
   122aa:	f85d fb08 	ldr.w	pc, [sp], #8
   122ae:	bf00      	nop

000122b0 <__aeabi_fcmplt>:
   122b0:	f84d ed08 	str.w	lr, [sp, #-8]!
   122b4:	f7ff ffea 	bl	1228c <__aeabi_cfcmpeq>
   122b8:	bf34      	ite	cc
   122ba:	2001      	movcc	r0, #1
   122bc:	2000      	movcs	r0, #0
   122be:	f85d fb08 	ldr.w	pc, [sp], #8
   122c2:	bf00      	nop

000122c4 <__aeabi_fcmple>:
   122c4:	f84d ed08 	str.w	lr, [sp, #-8]!
   122c8:	f7ff ffe0 	bl	1228c <__aeabi_cfcmpeq>
   122cc:	bf94      	ite	ls
   122ce:	2001      	movls	r0, #1
   122d0:	2000      	movhi	r0, #0
   122d2:	f85d fb08 	ldr.w	pc, [sp], #8
   122d6:	bf00      	nop

000122d8 <__aeabi_fcmpge>:
   122d8:	f84d ed08 	str.w	lr, [sp, #-8]!
   122dc:	f7ff ffd2 	bl	12284 <__aeabi_cfrcmple>
   122e0:	bf94      	ite	ls
   122e2:	2001      	movls	r0, #1
   122e4:	2000      	movhi	r0, #0
   122e6:	f85d fb08 	ldr.w	pc, [sp], #8
   122ea:	bf00      	nop

000122ec <__aeabi_fcmpgt>:
   122ec:	f84d ed08 	str.w	lr, [sp, #-8]!
   122f0:	f7ff ffc8 	bl	12284 <__aeabi_cfrcmple>
   122f4:	bf34      	ite	cc
   122f6:	2001      	movcc	r0, #1
   122f8:	2000      	movcs	r0, #0
   122fa:	f85d fb08 	ldr.w	pc, [sp], #8
   122fe:	bf00      	nop

00012300 <__aeabi_uldivmod>:
   12300:	b94b      	cbnz	r3, 12316 <__aeabi_uldivmod+0x16>
   12302:	b942      	cbnz	r2, 12316 <__aeabi_uldivmod+0x16>
   12304:	2900      	cmp	r1, #0
   12306:	bf08      	it	eq
   12308:	2800      	cmpeq	r0, #0
   1230a:	d002      	beq.n	12312 <__aeabi_uldivmod+0x12>
   1230c:	f04f 31ff 	mov.w	r1, #4294967295
   12310:	4608      	mov	r0, r1
   12312:	f7ff be85 	b.w	12020 <__aeabi_idiv0>
   12316:	b082      	sub	sp, #8
   12318:	46ec      	mov	ip, sp
   1231a:	e92d 5000 	stmdb	sp!, {ip, lr}
   1231e:	f000 f805 	bl	1232c <__gnu_uldivmod_helper>
   12322:	f8dd e004 	ldr.w	lr, [sp, #4]
   12326:	b002      	add	sp, #8
   12328:	bc0c      	pop	{r2, r3}
   1232a:	4770      	bx	lr

0001232c <__gnu_uldivmod_helper>:
   1232c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1232e:	4614      	mov	r4, r2
   12330:	461d      	mov	r5, r3
   12332:	4606      	mov	r6, r0
   12334:	460f      	mov	r7, r1
   12336:	f000 f9d7 	bl	126e8 <__udivdi3>
   1233a:	fb00 f505 	mul.w	r5, r0, r5
   1233e:	fba0 2304 	umull	r2, r3, r0, r4
   12342:	fb04 5401 	mla	r4, r4, r1, r5
   12346:	18e3      	adds	r3, r4, r3
   12348:	1ab6      	subs	r6, r6, r2
   1234a:	eb67 0703 	sbc.w	r7, r7, r3
   1234e:	9b06      	ldr	r3, [sp, #24]
   12350:	e9c3 6700 	strd	r6, r7, [r3]
   12354:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   12356:	bf00      	nop

00012358 <__gnu_ldivmod_helper>:
   12358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1235a:	4614      	mov	r4, r2
   1235c:	461d      	mov	r5, r3
   1235e:	4606      	mov	r6, r0
   12360:	460f      	mov	r7, r1
   12362:	f000 f80f 	bl	12384 <__divdi3>
   12366:	fb00 f505 	mul.w	r5, r0, r5
   1236a:	fba0 2304 	umull	r2, r3, r0, r4
   1236e:	fb04 5401 	mla	r4, r4, r1, r5
   12372:	18e3      	adds	r3, r4, r3
   12374:	1ab6      	subs	r6, r6, r2
   12376:	eb67 0703 	sbc.w	r7, r7, r3
   1237a:	9b06      	ldr	r3, [sp, #24]
   1237c:	e9c3 6700 	strd	r6, r7, [r3]
   12380:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   12382:	bf00      	nop

00012384 <__divdi3>:
   12384:	2900      	cmp	r1, #0
   12386:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1238a:	b085      	sub	sp, #20
   1238c:	f2c0 80c8 	blt.w	12520 <__divdi3+0x19c>
   12390:	2600      	movs	r6, #0
   12392:	2b00      	cmp	r3, #0
   12394:	f2c0 80bf 	blt.w	12516 <__divdi3+0x192>
   12398:	4689      	mov	r9, r1
   1239a:	4614      	mov	r4, r2
   1239c:	4605      	mov	r5, r0
   1239e:	469b      	mov	fp, r3
   123a0:	2b00      	cmp	r3, #0
   123a2:	d14a      	bne.n	1243a <__divdi3+0xb6>
   123a4:	428a      	cmp	r2, r1
   123a6:	d957      	bls.n	12458 <__divdi3+0xd4>
   123a8:	fab2 f382 	clz	r3, r2
   123ac:	b153      	cbz	r3, 123c4 <__divdi3+0x40>
   123ae:	f1c3 0020 	rsb	r0, r3, #32
   123b2:	fa01 f903 	lsl.w	r9, r1, r3
   123b6:	fa25 f800 	lsr.w	r8, r5, r0
   123ba:	fa12 f403 	lsls.w	r4, r2, r3
   123be:	409d      	lsls	r5, r3
   123c0:	ea48 0909 	orr.w	r9, r8, r9
   123c4:	0c27      	lsrs	r7, r4, #16
   123c6:	4648      	mov	r0, r9
   123c8:	4639      	mov	r1, r7
   123ca:	fa1f fb84 	uxth.w	fp, r4
   123ce:	f7ff fceb 	bl	11da8 <__aeabi_uidiv>
   123d2:	4639      	mov	r1, r7
   123d4:	4682      	mov	sl, r0
   123d6:	4648      	mov	r0, r9
   123d8:	f7ff fe14 	bl	12004 <__aeabi_uidivmod>
   123dc:	0c2a      	lsrs	r2, r5, #16
   123de:	fb0b f30a 	mul.w	r3, fp, sl
   123e2:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
   123e6:	454b      	cmp	r3, r9
   123e8:	d909      	bls.n	123fe <__divdi3+0x7a>
   123ea:	eb19 0904 	adds.w	r9, r9, r4
   123ee:	f10a 3aff 	add.w	sl, sl, #4294967295
   123f2:	d204      	bcs.n	123fe <__divdi3+0x7a>
   123f4:	454b      	cmp	r3, r9
   123f6:	bf84      	itt	hi
   123f8:	f10a 3aff 	addhi.w	sl, sl, #4294967295
   123fc:	44a1      	addhi	r9, r4
   123fe:	ebc3 0909 	rsb	r9, r3, r9
   12402:	4639      	mov	r1, r7
   12404:	4648      	mov	r0, r9
   12406:	b2ad      	uxth	r5, r5
   12408:	f7ff fcce 	bl	11da8 <__aeabi_uidiv>
   1240c:	4639      	mov	r1, r7
   1240e:	4680      	mov	r8, r0
   12410:	4648      	mov	r0, r9
   12412:	f7ff fdf7 	bl	12004 <__aeabi_uidivmod>
   12416:	fb0b fb08 	mul.w	fp, fp, r8
   1241a:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   1241e:	45ab      	cmp	fp, r5
   12420:	d907      	bls.n	12432 <__divdi3+0xae>
   12422:	192d      	adds	r5, r5, r4
   12424:	f108 38ff 	add.w	r8, r8, #4294967295
   12428:	d203      	bcs.n	12432 <__divdi3+0xae>
   1242a:	45ab      	cmp	fp, r5
   1242c:	bf88      	it	hi
   1242e:	f108 38ff 	addhi.w	r8, r8, #4294967295
   12432:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
   12436:	2700      	movs	r7, #0
   12438:	e003      	b.n	12442 <__divdi3+0xbe>
   1243a:	428b      	cmp	r3, r1
   1243c:	d957      	bls.n	124ee <__divdi3+0x16a>
   1243e:	2700      	movs	r7, #0
   12440:	46b8      	mov	r8, r7
   12442:	4642      	mov	r2, r8
   12444:	463b      	mov	r3, r7
   12446:	b116      	cbz	r6, 1244e <__divdi3+0xca>
   12448:	4252      	negs	r2, r2
   1244a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   1244e:	4619      	mov	r1, r3
   12450:	4610      	mov	r0, r2
   12452:	b005      	add	sp, #20
   12454:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12458:	b922      	cbnz	r2, 12464 <__divdi3+0xe0>
   1245a:	4611      	mov	r1, r2
   1245c:	2001      	movs	r0, #1
   1245e:	f7ff fca3 	bl	11da8 <__aeabi_uidiv>
   12462:	4604      	mov	r4, r0
   12464:	fab4 f884 	clz	r8, r4
   12468:	f1b8 0f00 	cmp.w	r8, #0
   1246c:	d15e      	bne.n	1252c <__divdi3+0x1a8>
   1246e:	ebc4 0809 	rsb	r8, r4, r9
   12472:	0c27      	lsrs	r7, r4, #16
   12474:	fa1f f984 	uxth.w	r9, r4
   12478:	2101      	movs	r1, #1
   1247a:	9102      	str	r1, [sp, #8]
   1247c:	4639      	mov	r1, r7
   1247e:	4640      	mov	r0, r8
   12480:	f7ff fc92 	bl	11da8 <__aeabi_uidiv>
   12484:	4639      	mov	r1, r7
   12486:	4682      	mov	sl, r0
   12488:	4640      	mov	r0, r8
   1248a:	f7ff fdbb 	bl	12004 <__aeabi_uidivmod>
   1248e:	ea4f 4815 	mov.w	r8, r5, lsr #16
   12492:	fb09 f30a 	mul.w	r3, r9, sl
   12496:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
   1249a:	455b      	cmp	r3, fp
   1249c:	d909      	bls.n	124b2 <__divdi3+0x12e>
   1249e:	eb1b 0b04 	adds.w	fp, fp, r4
   124a2:	f10a 3aff 	add.w	sl, sl, #4294967295
   124a6:	d204      	bcs.n	124b2 <__divdi3+0x12e>
   124a8:	455b      	cmp	r3, fp
   124aa:	bf84      	itt	hi
   124ac:	f10a 3aff 	addhi.w	sl, sl, #4294967295
   124b0:	44a3      	addhi	fp, r4
   124b2:	ebc3 0b0b 	rsb	fp, r3, fp
   124b6:	4639      	mov	r1, r7
   124b8:	4658      	mov	r0, fp
   124ba:	b2ad      	uxth	r5, r5
   124bc:	f7ff fc74 	bl	11da8 <__aeabi_uidiv>
   124c0:	4639      	mov	r1, r7
   124c2:	4680      	mov	r8, r0
   124c4:	4658      	mov	r0, fp
   124c6:	f7ff fd9d 	bl	12004 <__aeabi_uidivmod>
   124ca:	fb09 f908 	mul.w	r9, r9, r8
   124ce:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   124d2:	45a9      	cmp	r9, r5
   124d4:	d907      	bls.n	124e6 <__divdi3+0x162>
   124d6:	192d      	adds	r5, r5, r4
   124d8:	f108 38ff 	add.w	r8, r8, #4294967295
   124dc:	d203      	bcs.n	124e6 <__divdi3+0x162>
   124de:	45a9      	cmp	r9, r5
   124e0:	bf88      	it	hi
   124e2:	f108 38ff 	addhi.w	r8, r8, #4294967295
   124e6:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
   124ea:	9f02      	ldr	r7, [sp, #8]
   124ec:	e7a9      	b.n	12442 <__divdi3+0xbe>
   124ee:	fab3 f783 	clz	r7, r3
   124f2:	2f00      	cmp	r7, #0
   124f4:	d168      	bne.n	125c8 <__divdi3+0x244>
   124f6:	428b      	cmp	r3, r1
   124f8:	bf2c      	ite	cs
   124fa:	f04f 0900 	movcs.w	r9, #0
   124fe:	f04f 0901 	movcc.w	r9, #1
   12502:	4282      	cmp	r2, r0
   12504:	bf8c      	ite	hi
   12506:	464c      	movhi	r4, r9
   12508:	f049 0401 	orrls.w	r4, r9, #1
   1250c:	2c00      	cmp	r4, #0
   1250e:	d096      	beq.n	1243e <__divdi3+0xba>
   12510:	f04f 0801 	mov.w	r8, #1
   12514:	e795      	b.n	12442 <__divdi3+0xbe>
   12516:	4252      	negs	r2, r2
   12518:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   1251c:	43f6      	mvns	r6, r6
   1251e:	e73b      	b.n	12398 <__divdi3+0x14>
   12520:	4240      	negs	r0, r0
   12522:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   12526:	f04f 36ff 	mov.w	r6, #4294967295
   1252a:	e732      	b.n	12392 <__divdi3+0xe>
   1252c:	fa04 f408 	lsl.w	r4, r4, r8
   12530:	f1c8 0720 	rsb	r7, r8, #32
   12534:	fa35 f307 	lsrs.w	r3, r5, r7
   12538:	fa29 fa07 	lsr.w	sl, r9, r7
   1253c:	0c27      	lsrs	r7, r4, #16
   1253e:	fa09 fb08 	lsl.w	fp, r9, r8
   12542:	4639      	mov	r1, r7
   12544:	4650      	mov	r0, sl
   12546:	ea43 020b 	orr.w	r2, r3, fp
   1254a:	9202      	str	r2, [sp, #8]
   1254c:	f7ff fc2c 	bl	11da8 <__aeabi_uidiv>
   12550:	4639      	mov	r1, r7
   12552:	fa1f f984 	uxth.w	r9, r4
   12556:	4683      	mov	fp, r0
   12558:	4650      	mov	r0, sl
   1255a:	f7ff fd53 	bl	12004 <__aeabi_uidivmod>
   1255e:	9802      	ldr	r0, [sp, #8]
   12560:	fb09 f20b 	mul.w	r2, r9, fp
   12564:	0c03      	lsrs	r3, r0, #16
   12566:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
   1256a:	429a      	cmp	r2, r3
   1256c:	d904      	bls.n	12578 <__divdi3+0x1f4>
   1256e:	191b      	adds	r3, r3, r4
   12570:	f10b 3bff 	add.w	fp, fp, #4294967295
   12574:	f0c0 80b1 	bcc.w	126da <__divdi3+0x356>
   12578:	1a9b      	subs	r3, r3, r2
   1257a:	4639      	mov	r1, r7
   1257c:	4618      	mov	r0, r3
   1257e:	9301      	str	r3, [sp, #4]
   12580:	f7ff fc12 	bl	11da8 <__aeabi_uidiv>
   12584:	9901      	ldr	r1, [sp, #4]
   12586:	4682      	mov	sl, r0
   12588:	4608      	mov	r0, r1
   1258a:	4639      	mov	r1, r7
   1258c:	f7ff fd3a 	bl	12004 <__aeabi_uidivmod>
   12590:	f8dd c008 	ldr.w	ip, [sp, #8]
   12594:	fb09 f30a 	mul.w	r3, r9, sl
   12598:	fa1f f08c 	uxth.w	r0, ip
   1259c:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
   125a0:	4293      	cmp	r3, r2
   125a2:	d908      	bls.n	125b6 <__divdi3+0x232>
   125a4:	1912      	adds	r2, r2, r4
   125a6:	f10a 3aff 	add.w	sl, sl, #4294967295
   125aa:	d204      	bcs.n	125b6 <__divdi3+0x232>
   125ac:	4293      	cmp	r3, r2
   125ae:	bf84      	itt	hi
   125b0:	f10a 3aff 	addhi.w	sl, sl, #4294967295
   125b4:	1912      	addhi	r2, r2, r4
   125b6:	fa05 f508 	lsl.w	r5, r5, r8
   125ba:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
   125be:	ebc3 0802 	rsb	r8, r3, r2
   125c2:	f8cd e008 	str.w	lr, [sp, #8]
   125c6:	e759      	b.n	1247c <__divdi3+0xf8>
   125c8:	f1c7 0020 	rsb	r0, r7, #32
   125cc:	fa03 fa07 	lsl.w	sl, r3, r7
   125d0:	40c2      	lsrs	r2, r0
   125d2:	fa35 f300 	lsrs.w	r3, r5, r0
   125d6:	ea42 0b0a 	orr.w	fp, r2, sl
   125da:	fa21 f800 	lsr.w	r8, r1, r0
   125de:	fa01 f907 	lsl.w	r9, r1, r7
   125e2:	4640      	mov	r0, r8
   125e4:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
   125e8:	ea43 0109 	orr.w	r1, r3, r9
   125ec:	9102      	str	r1, [sp, #8]
   125ee:	4651      	mov	r1, sl
   125f0:	fa1f f28b 	uxth.w	r2, fp
   125f4:	9203      	str	r2, [sp, #12]
   125f6:	f7ff fbd7 	bl	11da8 <__aeabi_uidiv>
   125fa:	4651      	mov	r1, sl
   125fc:	4681      	mov	r9, r0
   125fe:	4640      	mov	r0, r8
   12600:	f7ff fd00 	bl	12004 <__aeabi_uidivmod>
   12604:	9b03      	ldr	r3, [sp, #12]
   12606:	f8dd c008 	ldr.w	ip, [sp, #8]
   1260a:	fb03 f209 	mul.w	r2, r3, r9
   1260e:	ea4f 401c 	mov.w	r0, ip, lsr #16
   12612:	fa14 f307 	lsls.w	r3, r4, r7
   12616:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
   1261a:	42a2      	cmp	r2, r4
   1261c:	d904      	bls.n	12628 <__divdi3+0x2a4>
   1261e:	eb14 040b 	adds.w	r4, r4, fp
   12622:	f109 39ff 	add.w	r9, r9, #4294967295
   12626:	d352      	bcc.n	126ce <__divdi3+0x34a>
   12628:	1aa4      	subs	r4, r4, r2
   1262a:	4651      	mov	r1, sl
   1262c:	4620      	mov	r0, r4
   1262e:	9301      	str	r3, [sp, #4]
   12630:	f7ff fbba 	bl	11da8 <__aeabi_uidiv>
   12634:	4651      	mov	r1, sl
   12636:	4680      	mov	r8, r0
   12638:	4620      	mov	r0, r4
   1263a:	f7ff fce3 	bl	12004 <__aeabi_uidivmod>
   1263e:	9803      	ldr	r0, [sp, #12]
   12640:	f8dd c008 	ldr.w	ip, [sp, #8]
   12644:	fb00 f208 	mul.w	r2, r0, r8
   12648:	fa1f f38c 	uxth.w	r3, ip
   1264c:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
   12650:	9b01      	ldr	r3, [sp, #4]
   12652:	4282      	cmp	r2, r0
   12654:	d904      	bls.n	12660 <__divdi3+0x2dc>
   12656:	eb10 000b 	adds.w	r0, r0, fp
   1265a:	f108 38ff 	add.w	r8, r8, #4294967295
   1265e:	d330      	bcc.n	126c2 <__divdi3+0x33e>
   12660:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
   12664:	fa1f fc83 	uxth.w	ip, r3
   12668:	0c1b      	lsrs	r3, r3, #16
   1266a:	1a80      	subs	r0, r0, r2
   1266c:	fa1f fe88 	uxth.w	lr, r8
   12670:	ea4f 4a18 	mov.w	sl, r8, lsr #16
   12674:	fb0c f90e 	mul.w	r9, ip, lr
   12678:	fb0c fc0a 	mul.w	ip, ip, sl
   1267c:	fb03 c10e 	mla	r1, r3, lr, ip
   12680:	fb03 f20a 	mul.w	r2, r3, sl
   12684:	eb01 4119 	add.w	r1, r1, r9, lsr #16
   12688:	458c      	cmp	ip, r1
   1268a:	bf88      	it	hi
   1268c:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
   12690:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
   12694:	4570      	cmp	r0, lr
   12696:	d310      	bcc.n	126ba <__divdi3+0x336>
   12698:	fa1f f989 	uxth.w	r9, r9
   1269c:	fa05 f707 	lsl.w	r7, r5, r7
   126a0:	eb09 4001 	add.w	r0, r9, r1, lsl #16
   126a4:	bf14      	ite	ne
   126a6:	2200      	movne	r2, #0
   126a8:	2201      	moveq	r2, #1
   126aa:	4287      	cmp	r7, r0
   126ac:	bf2c      	ite	cs
   126ae:	2700      	movcs	r7, #0
   126b0:	f002 0701 	andcc.w	r7, r2, #1
   126b4:	2f00      	cmp	r7, #0
   126b6:	f43f aec4 	beq.w	12442 <__divdi3+0xbe>
   126ba:	f108 38ff 	add.w	r8, r8, #4294967295
   126be:	2700      	movs	r7, #0
   126c0:	e6bf      	b.n	12442 <__divdi3+0xbe>
   126c2:	4282      	cmp	r2, r0
   126c4:	bf84      	itt	hi
   126c6:	4458      	addhi	r0, fp
   126c8:	f108 38ff 	addhi.w	r8, r8, #4294967295
   126cc:	e7c8      	b.n	12660 <__divdi3+0x2dc>
   126ce:	42a2      	cmp	r2, r4
   126d0:	bf84      	itt	hi
   126d2:	f109 39ff 	addhi.w	r9, r9, #4294967295
   126d6:	445c      	addhi	r4, fp
   126d8:	e7a6      	b.n	12628 <__divdi3+0x2a4>
   126da:	429a      	cmp	r2, r3
   126dc:	bf84      	itt	hi
   126de:	f10b 3bff 	addhi.w	fp, fp, #4294967295
   126e2:	191b      	addhi	r3, r3, r4
   126e4:	e748      	b.n	12578 <__divdi3+0x1f4>
   126e6:	bf00      	nop

000126e8 <__udivdi3>:
   126e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   126ec:	460c      	mov	r4, r1
   126ee:	b083      	sub	sp, #12
   126f0:	4680      	mov	r8, r0
   126f2:	4616      	mov	r6, r2
   126f4:	4689      	mov	r9, r1
   126f6:	461f      	mov	r7, r3
   126f8:	4615      	mov	r5, r2
   126fa:	468a      	mov	sl, r1
   126fc:	2b00      	cmp	r3, #0
   126fe:	d14b      	bne.n	12798 <__udivdi3+0xb0>
   12700:	428a      	cmp	r2, r1
   12702:	d95c      	bls.n	127be <__udivdi3+0xd6>
   12704:	fab2 f382 	clz	r3, r2
   12708:	b15b      	cbz	r3, 12722 <__udivdi3+0x3a>
   1270a:	f1c3 0020 	rsb	r0, r3, #32
   1270e:	fa01 fa03 	lsl.w	sl, r1, r3
   12712:	fa28 f200 	lsr.w	r2, r8, r0
   12716:	fa16 f503 	lsls.w	r5, r6, r3
   1271a:	fa08 f803 	lsl.w	r8, r8, r3
   1271e:	ea42 0a0a 	orr.w	sl, r2, sl
   12722:	0c2e      	lsrs	r6, r5, #16
   12724:	4650      	mov	r0, sl
   12726:	4631      	mov	r1, r6
   12728:	b2af      	uxth	r7, r5
   1272a:	f7ff fb3d 	bl	11da8 <__aeabi_uidiv>
   1272e:	4631      	mov	r1, r6
   12730:	ea4f 4418 	mov.w	r4, r8, lsr #16
   12734:	4681      	mov	r9, r0
   12736:	4650      	mov	r0, sl
   12738:	f7ff fc64 	bl	12004 <__aeabi_uidivmod>
   1273c:	fb07 f309 	mul.w	r3, r7, r9
   12740:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
   12744:	4553      	cmp	r3, sl
   12746:	d909      	bls.n	1275c <__udivdi3+0x74>
   12748:	eb1a 0a05 	adds.w	sl, sl, r5
   1274c:	f109 39ff 	add.w	r9, r9, #4294967295
   12750:	d204      	bcs.n	1275c <__udivdi3+0x74>
   12752:	4553      	cmp	r3, sl
   12754:	bf84      	itt	hi
   12756:	f109 39ff 	addhi.w	r9, r9, #4294967295
   1275a:	44aa      	addhi	sl, r5
   1275c:	ebc3 0a0a 	rsb	sl, r3, sl
   12760:	4631      	mov	r1, r6
   12762:	4650      	mov	r0, sl
   12764:	fa1f f888 	uxth.w	r8, r8
   12768:	f7ff fb1e 	bl	11da8 <__aeabi_uidiv>
   1276c:	4631      	mov	r1, r6
   1276e:	4604      	mov	r4, r0
   12770:	4650      	mov	r0, sl
   12772:	f7ff fc47 	bl	12004 <__aeabi_uidivmod>
   12776:	fb07 f704 	mul.w	r7, r7, r4
   1277a:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
   1277e:	4547      	cmp	r7, r8
   12780:	d906      	bls.n	12790 <__udivdi3+0xa8>
   12782:	3c01      	subs	r4, #1
   12784:	eb18 0805 	adds.w	r8, r8, r5
   12788:	d202      	bcs.n	12790 <__udivdi3+0xa8>
   1278a:	4547      	cmp	r7, r8
   1278c:	bf88      	it	hi
   1278e:	3c01      	subhi	r4, #1
   12790:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
   12794:	2600      	movs	r6, #0
   12796:	e05c      	b.n	12852 <__udivdi3+0x16a>
   12798:	428b      	cmp	r3, r1
   1279a:	d858      	bhi.n	1284e <__udivdi3+0x166>
   1279c:	fab3 f683 	clz	r6, r3
   127a0:	2e00      	cmp	r6, #0
   127a2:	d15b      	bne.n	1285c <__udivdi3+0x174>
   127a4:	428b      	cmp	r3, r1
   127a6:	bf2c      	ite	cs
   127a8:	2200      	movcs	r2, #0
   127aa:	2201      	movcc	r2, #1
   127ac:	4285      	cmp	r5, r0
   127ae:	bf8c      	ite	hi
   127b0:	4615      	movhi	r5, r2
   127b2:	f042 0501 	orrls.w	r5, r2, #1
   127b6:	2d00      	cmp	r5, #0
   127b8:	d049      	beq.n	1284e <__udivdi3+0x166>
   127ba:	2401      	movs	r4, #1
   127bc:	e049      	b.n	12852 <__udivdi3+0x16a>
   127be:	b922      	cbnz	r2, 127ca <__udivdi3+0xe2>
   127c0:	4611      	mov	r1, r2
   127c2:	2001      	movs	r0, #1
   127c4:	f7ff faf0 	bl	11da8 <__aeabi_uidiv>
   127c8:	4605      	mov	r5, r0
   127ca:	fab5 f685 	clz	r6, r5
   127ce:	2e00      	cmp	r6, #0
   127d0:	f040 80ba 	bne.w	12948 <__udivdi3+0x260>
   127d4:	1b64      	subs	r4, r4, r5
   127d6:	0c2f      	lsrs	r7, r5, #16
   127d8:	fa1f fa85 	uxth.w	sl, r5
   127dc:	2601      	movs	r6, #1
   127de:	4639      	mov	r1, r7
   127e0:	4620      	mov	r0, r4
   127e2:	f7ff fae1 	bl	11da8 <__aeabi_uidiv>
   127e6:	4639      	mov	r1, r7
   127e8:	ea4f 4b18 	mov.w	fp, r8, lsr #16
   127ec:	4681      	mov	r9, r0
   127ee:	4620      	mov	r0, r4
   127f0:	f7ff fc08 	bl	12004 <__aeabi_uidivmod>
   127f4:	fb0a f309 	mul.w	r3, sl, r9
   127f8:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
   127fc:	455b      	cmp	r3, fp
   127fe:	d909      	bls.n	12814 <__udivdi3+0x12c>
   12800:	eb1b 0b05 	adds.w	fp, fp, r5
   12804:	f109 39ff 	add.w	r9, r9, #4294967295
   12808:	d204      	bcs.n	12814 <__udivdi3+0x12c>
   1280a:	455b      	cmp	r3, fp
   1280c:	bf84      	itt	hi
   1280e:	f109 39ff 	addhi.w	r9, r9, #4294967295
   12812:	44ab      	addhi	fp, r5
   12814:	ebc3 0b0b 	rsb	fp, r3, fp
   12818:	4639      	mov	r1, r7
   1281a:	4658      	mov	r0, fp
   1281c:	fa1f f888 	uxth.w	r8, r8
   12820:	f7ff fac2 	bl	11da8 <__aeabi_uidiv>
   12824:	4639      	mov	r1, r7
   12826:	4604      	mov	r4, r0
   12828:	4658      	mov	r0, fp
   1282a:	f7ff fbeb 	bl	12004 <__aeabi_uidivmod>
   1282e:	fb0a fa04 	mul.w	sl, sl, r4
   12832:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
   12836:	45c2      	cmp	sl, r8
   12838:	d906      	bls.n	12848 <__udivdi3+0x160>
   1283a:	3c01      	subs	r4, #1
   1283c:	eb18 0805 	adds.w	r8, r8, r5
   12840:	d202      	bcs.n	12848 <__udivdi3+0x160>
   12842:	45c2      	cmp	sl, r8
   12844:	bf88      	it	hi
   12846:	3c01      	subhi	r4, #1
   12848:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
   1284c:	e001      	b.n	12852 <__udivdi3+0x16a>
   1284e:	2600      	movs	r6, #0
   12850:	4634      	mov	r4, r6
   12852:	4631      	mov	r1, r6
   12854:	4620      	mov	r0, r4
   12856:	b003      	add	sp, #12
   12858:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1285c:	f1c6 0020 	rsb	r0, r6, #32
   12860:	40b3      	lsls	r3, r6
   12862:	fa32 f700 	lsrs.w	r7, r2, r0
   12866:	fa21 fb00 	lsr.w	fp, r1, r0
   1286a:	431f      	orrs	r7, r3
   1286c:	fa14 f206 	lsls.w	r2, r4, r6
   12870:	fa28 f100 	lsr.w	r1, r8, r0
   12874:	4658      	mov	r0, fp
   12876:	ea4f 4a17 	mov.w	sl, r7, lsr #16
   1287a:	4311      	orrs	r1, r2
   1287c:	9100      	str	r1, [sp, #0]
   1287e:	4651      	mov	r1, sl
   12880:	b2bb      	uxth	r3, r7
   12882:	9301      	str	r3, [sp, #4]
   12884:	f7ff fa90 	bl	11da8 <__aeabi_uidiv>
   12888:	4651      	mov	r1, sl
   1288a:	40b5      	lsls	r5, r6
   1288c:	4681      	mov	r9, r0
   1288e:	4658      	mov	r0, fp
   12890:	f7ff fbb8 	bl	12004 <__aeabi_uidivmod>
   12894:	9c01      	ldr	r4, [sp, #4]
   12896:	9800      	ldr	r0, [sp, #0]
   12898:	fb04 f309 	mul.w	r3, r4, r9
   1289c:	ea4f 4c10 	mov.w	ip, r0, lsr #16
   128a0:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
   128a4:	455b      	cmp	r3, fp
   128a6:	d905      	bls.n	128b4 <__udivdi3+0x1cc>
   128a8:	eb1b 0b07 	adds.w	fp, fp, r7
   128ac:	f109 39ff 	add.w	r9, r9, #4294967295
   128b0:	f0c0 808e 	bcc.w	129d0 <__udivdi3+0x2e8>
   128b4:	ebc3 0b0b 	rsb	fp, r3, fp
   128b8:	4651      	mov	r1, sl
   128ba:	4658      	mov	r0, fp
   128bc:	f7ff fa74 	bl	11da8 <__aeabi_uidiv>
   128c0:	4651      	mov	r1, sl
   128c2:	4604      	mov	r4, r0
   128c4:	4658      	mov	r0, fp
   128c6:	f7ff fb9d 	bl	12004 <__aeabi_uidivmod>
   128ca:	9801      	ldr	r0, [sp, #4]
   128cc:	9a00      	ldr	r2, [sp, #0]
   128ce:	fb00 f304 	mul.w	r3, r0, r4
   128d2:	fa1f fc82 	uxth.w	ip, r2
   128d6:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
   128da:	4293      	cmp	r3, r2
   128dc:	d906      	bls.n	128ec <__udivdi3+0x204>
   128de:	3c01      	subs	r4, #1
   128e0:	19d2      	adds	r2, r2, r7
   128e2:	d203      	bcs.n	128ec <__udivdi3+0x204>
   128e4:	4293      	cmp	r3, r2
   128e6:	d901      	bls.n	128ec <__udivdi3+0x204>
   128e8:	19d2      	adds	r2, r2, r7
   128ea:	3c01      	subs	r4, #1
   128ec:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
   128f0:	b2a8      	uxth	r0, r5
   128f2:	1ad2      	subs	r2, r2, r3
   128f4:	0c2d      	lsrs	r5, r5, #16
   128f6:	fa1f fc84 	uxth.w	ip, r4
   128fa:	0c23      	lsrs	r3, r4, #16
   128fc:	fb00 f70c 	mul.w	r7, r0, ip
   12900:	fb00 fe03 	mul.w	lr, r0, r3
   12904:	fb05 e10c 	mla	r1, r5, ip, lr
   12908:	fb05 f503 	mul.w	r5, r5, r3
   1290c:	eb01 4117 	add.w	r1, r1, r7, lsr #16
   12910:	458e      	cmp	lr, r1
   12912:	bf88      	it	hi
   12914:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
   12918:	eb05 4511 	add.w	r5, r5, r1, lsr #16
   1291c:	42aa      	cmp	r2, r5
   1291e:	d310      	bcc.n	12942 <__udivdi3+0x25a>
   12920:	b2bf      	uxth	r7, r7
   12922:	fa08 f606 	lsl.w	r6, r8, r6
   12926:	eb07 4201 	add.w	r2, r7, r1, lsl #16
   1292a:	bf14      	ite	ne
   1292c:	f04f 0e00 	movne.w	lr, #0
   12930:	f04f 0e01 	moveq.w	lr, #1
   12934:	4296      	cmp	r6, r2
   12936:	bf2c      	ite	cs
   12938:	2600      	movcs	r6, #0
   1293a:	f00e 0601 	andcc.w	r6, lr, #1
   1293e:	2e00      	cmp	r6, #0
   12940:	d087      	beq.n	12852 <__udivdi3+0x16a>
   12942:	3c01      	subs	r4, #1
   12944:	2600      	movs	r6, #0
   12946:	e784      	b.n	12852 <__udivdi3+0x16a>
   12948:	40b5      	lsls	r5, r6
   1294a:	f1c6 0120 	rsb	r1, r6, #32
   1294e:	fa24 f901 	lsr.w	r9, r4, r1
   12952:	fa28 f201 	lsr.w	r2, r8, r1
   12956:	0c2f      	lsrs	r7, r5, #16
   12958:	40b4      	lsls	r4, r6
   1295a:	4639      	mov	r1, r7
   1295c:	4648      	mov	r0, r9
   1295e:	4322      	orrs	r2, r4
   12960:	9200      	str	r2, [sp, #0]
   12962:	f7ff fa21 	bl	11da8 <__aeabi_uidiv>
   12966:	4639      	mov	r1, r7
   12968:	fa1f fa85 	uxth.w	sl, r5
   1296c:	4683      	mov	fp, r0
   1296e:	4648      	mov	r0, r9
   12970:	f7ff fb48 	bl	12004 <__aeabi_uidivmod>
   12974:	9b00      	ldr	r3, [sp, #0]
   12976:	0c1a      	lsrs	r2, r3, #16
   12978:	fb0a f30b 	mul.w	r3, sl, fp
   1297c:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
   12980:	42a3      	cmp	r3, r4
   12982:	d903      	bls.n	1298c <__udivdi3+0x2a4>
   12984:	1964      	adds	r4, r4, r5
   12986:	f10b 3bff 	add.w	fp, fp, #4294967295
   1298a:	d327      	bcc.n	129dc <__udivdi3+0x2f4>
   1298c:	1ae4      	subs	r4, r4, r3
   1298e:	4639      	mov	r1, r7
   12990:	4620      	mov	r0, r4
   12992:	f7ff fa09 	bl	11da8 <__aeabi_uidiv>
   12996:	4639      	mov	r1, r7
   12998:	4681      	mov	r9, r0
   1299a:	4620      	mov	r0, r4
   1299c:	f7ff fb32 	bl	12004 <__aeabi_uidivmod>
   129a0:	9800      	ldr	r0, [sp, #0]
   129a2:	fb0a f309 	mul.w	r3, sl, r9
   129a6:	fa1f fc80 	uxth.w	ip, r0
   129aa:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
   129ae:	42a3      	cmp	r3, r4
   129b0:	d908      	bls.n	129c4 <__udivdi3+0x2dc>
   129b2:	1964      	adds	r4, r4, r5
   129b4:	f109 39ff 	add.w	r9, r9, #4294967295
   129b8:	d204      	bcs.n	129c4 <__udivdi3+0x2dc>
   129ba:	42a3      	cmp	r3, r4
   129bc:	bf84      	itt	hi
   129be:	f109 39ff 	addhi.w	r9, r9, #4294967295
   129c2:	1964      	addhi	r4, r4, r5
   129c4:	fa08 f806 	lsl.w	r8, r8, r6
   129c8:	1ae4      	subs	r4, r4, r3
   129ca:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
   129ce:	e706      	b.n	127de <__udivdi3+0xf6>
   129d0:	455b      	cmp	r3, fp
   129d2:	bf84      	itt	hi
   129d4:	f109 39ff 	addhi.w	r9, r9, #4294967295
   129d8:	44bb      	addhi	fp, r7
   129da:	e76b      	b.n	128b4 <__udivdi3+0x1cc>
   129dc:	42a3      	cmp	r3, r4
   129de:	bf84      	itt	hi
   129e0:	f10b 3bff 	addhi.w	fp, fp, #4294967295
   129e4:	1964      	addhi	r4, r4, r5
   129e6:	e7d1      	b.n	1298c <__udivdi3+0x2a4>
   129e8:	44434441 	.word	0x44434441
   129ec:	63657269 	.word	0x63657269
   129f0:	706e4974 	.word	0x706e4974
   129f4:	305f7475 	.word	0x305f7475
   129f8:	00000000 	.word	0x00000000
   129fc:	25206425 	.word	0x25206425
   12a00:	64252064 	.word	0x64252064
   12a04:	20642520 	.word	0x20642520
   12a08:	25206425 	.word	0x25206425
   12a0c:	00000064 	.word	0x00000064
   12a10:	58796f4a 	.word	0x58796f4a
   12a14:	3425203a 	.word	0x3425203a
   12a18:	4a202c64 	.word	0x4a202c64
   12a1c:	3a59796f 	.word	0x3a59796f
   12a20:	64342520 	.word	0x64342520
   12a24:	5843202c 	.word	0x5843202c
   12a28:	3425203a 	.word	0x3425203a
   12a2c:	43202c64 	.word	0x43202c64
   12a30:	25203a59 	.word	0x25203a59
   12a34:	202c6434 	.word	0x202c6434
   12a38:	65726946 	.word	0x65726946
   12a3c:	6425203a 	.word	0x6425203a
   12a40:	7453202c 	.word	0x7453202c
   12a44:	3a747261 	.word	0x3a747261
   12a48:	2c642520 	.word	0x2c642520
   12a4c:	6e615220 	.word	0x6e615220
   12a50:	203a6567 	.word	0x203a6567
   12a54:	0d0a6425 	.word	0x0d0a6425
   12a58:	00000000 	.word	0x00000000
   12a5c:	25206425 	.word	0x25206425
   12a60:	64252064 	.word	0x64252064
   12a64:	20642520 	.word	0x20642520
   12a68:	00006425 	.word	0x00006425
   12a6c:	00632540 	.word	0x00632540

00012a70 <g_ace_current_resistors>:
   12a70:	00010001 00010001                       ........

00012a78 <g_ace_external_varef_used>:
   12a78:	00000000                                ....

00012a7c <g_ace_channel_0_name>:
   12a7c:	44434441 63657269 706e4974 305f7475     ADCDirectInput_0
   12a8c:	00000000                                ....

00012a90 <g_ace_ppe_transforms_desc_table>:
   12a90:	00110010 00004000                       .....@..

00012a98 <g_ace_sse_proc_0_name>:
   12a98:	30434441 49414d5f 0000004e              ADC0_MAIN...

00012aa4 <g_ace_sse_proc_0_sequence>:
   12aa4:	16021705 00001200                       ........

00012aac <g_ace_sse_proc_1_name>:
   12aac:	31434441 49414d5f 0000004e              ADC1_MAIN...

00012ab8 <g_ace_sse_proc_1_sequence>:
   12ab8:	26022705 24ca2551 23ff0000 23ff0000     .'.&Q%.$...#...#
   12ac8:	23ff0000 23ff0000 23ff0000 23a30000     ...#...#...#...#
   12ad8:	20050000                                ... 

00012adc <g_config_reg_lut>:
   12adc:	40013000 40013004 40013008 4001300c     .0.@.0.@.0.@.0.@
   12aec:	40013010 40013014 40013018 4001301c     .0.@.0.@.0.@.0.@
   12afc:	40013020 40013024 40013028 4001302c      0.@$0.@(0.@,0.@
   12b0c:	40013030 40013034 40013038 4001303c     00.@40.@80.@<0.@
   12b1c:	40013040 40013044 40013048 4001304c     @0.@D0.@H0.@L0.@
   12b2c:	40013050 40013054 40013058 4001305c     P0.@T0.@X0.@\0.@
   12b3c:	40013060 40013064 40013068 4001306c     `0.@d0.@h0.@l0.@
   12b4c:	40013070 40013074 40013078 4001307c     p0.@t0.@x0.@|0.@

00012b5c <g_gpio_irqn_lut>:
   12b5c:	00210020 00230022 00250024 00270026      .!.".#.$.%.&.'.
   12b6c:	00290028 002b002a 002d002c 002f002e     (.).*.+.,.-.../.
   12b7c:	00310030 00330032 00350034 00370036     0.1.2.3.4.5.6.7.
   12b8c:	00390038 003b003a 003d003c 003f003e     8.9.:.;.<.=.>.?.

00012b9c <channel_type_lut>:
   12b9c:	01000000 01000002 00000002 00ffff00     ................
   12bac:	01000000 01000002 00000002 00ffff00     ................
   12bbc:	01000000 ffffff02 000000ff 00ffff00     ................

00012bcc <channel_quad_lut>:
   12bcc:	000000ff 01010100 ffffff01 ffffffff     ................
   12bdc:	020202ff 03030302 ffffff03 ffffffff     ................
   12bec:	040404ff ffffff04 ffffffff ffffffff     ................

00012bfc <abps_channel_lut>:
   12bfc:	ff0000ff ff0101ff ffffffff ffffffff     ................
   12c0c:	ff0202ff ff0303ff ffffffff ffffffff     ................
   12c1c:	ff0404ff ffffffff ffffffff ffffffff     ................

00012c2c <abps_idx_lut>:
   12c2c:	ff0100ff ff0302ff ffffffff ffffffff     ................
   12c3c:	ff0504ff ff0706ff ffffffff ffffffff     ................
   12c4c:	ff0908ff ffffffff ffffffff ffffffff     ................

00012c5c <apbs_gain_lut>:
   12c5c:	0204080c                                ....

00012c60 <apbs_range>:
   12c60:	28003c00 0a001400                       .<.(....

00012c68 <sse_pc_ctrl_lut>:
   12c68:	40020048 40020088 400200c8              H..@...@...@

00012c74 <sse_pc_lo_lut>:
   12c74:	40020040 40020080 400200c0              @..@...@...@

00012c80 <sse_pc_hi_lut>:
   12c80:	40020044 40020084 400200c4              D..@...@...@

00012c8c <p_mtd_data>:
   12c8c:	60080010                                ...`

00012c90 <C.24.3275>:
   12c90:	02010006 02010003 04040403 05060604     ................

00012ca0 <C.36.3339>:
	...
   12cc8:	00000001 00000002 00000003 00000000     ................
	...

00012ce0 <C.18.3185>:
   12ce0:	40004000 00000000                       .@.@....

00012ce8 <adc_status_reg_lut>:
   12ce8:	40021000 40021004 40021008              ...@...@...@

00012cf4 <dac_ctrl_reg_lut>:
   12cf4:	40020060 400200a0 400200e0              `..@...@...@

00012d00 <dac_enable_masks_lut>:
   12d00:	00000010 00000020 00000040              .... ...@...

00012d0c <dac_byte01_reg_lut>:
   12d0c:	40020500 40020504 40020508              ...@...@...@

00012d18 <dac_byte2_reg_lut>:
   12d18:	4002006c 400200ac 400200ec              l..@...@...@

00012d24 <p_mtd_data>:
   12d24:	60080010                                ...`

00012d28 <comp_id_2_scb_lut>:
   12d28:	01010000 03030202 00000404              ............

00012d34 <C.18.3510>:
   12d34:	00040200 642f2e2e 65766972 432f7372     ....../drivers/C
   12d44:	5565726f 61545241 632f6270 5f65726f     oreUARTapb/core_
   12d54:	74726175 6270615f 0000632e              uart_apb.c..

00012d60 <g_pwm_id_mask_lut>:
   12d60:	04020100 40201008 04020180 40201008     ...... @...... @
   12d70:	00000080                                ....

00012d74 <g_pwm_tach_id_mask_lut>:
   12d74:	00010000 00040002 00100008 00400020     ............ .@.
   12d84:	01000080 04000200 10000800 40002000     ............. .@
   12d94:	00008000                                ....

00012d98 <g_pwm_posedge_offset_lut>:
   12d98:	00000000 00000010 00000018 00000020     ............ ...
   12da8:	00000028 00000030 00000038 00000040     (...0...8...@...
   12db8:	00000048 00000050 00000058 00000060     H...P...X...`...
   12dc8:	00000068 00000070 00000078 00000080     h...p...x.......
   12dd8:	00000088                                ....

00012ddc <g_pwm_negedge_offset_lut>:
   12ddc:	00000000 00000014 0000001c 00000024     ............$...
   12dec:	0000002c 00000034 0000003c 00000044     ,...4...<...D...
   12dfc:	0000004c 00000054 0000005c 00000064     L...T...\...d...
   12e0c:	0000006c 00000074 0000007c 00000084     l...t...|.......
   12e1c:	0000008c                                ....

00012e20 <g_tachpulsedur_offset_lut>:
   12e20:	00000000 000000a4 000000a8 000000ac     ................
   12e30:	000000b0 000000b4 000000b8 000000bc     ................
   12e40:	000000c0 000000c4 000000c8 000000cc     ................
   12e50:	000000d0 000000d4 000000d8 000000dc     ................
   12e60:	000000e0 642f2e2e 65766972 432f7372     ....../drivers/C
   12e70:	5065726f 632f4d57 5f65726f 2e6d7770     orePWM/core_pwm.
   12e80:	00000063                                c...

00012e84 <C.18.2576>:
   12e84:	00000001 00000002 00000004 00000001     ................
   12e94:	70616548 646e6120 61747320 63206b63     Heap and stack c
   12ea4:	696c6c6f 6e6f6973 0000000a              ollision....

00012eb0 <_global_impure_ptr>:
   12eb0:	20000070 00000043                       p.. C...

00012eb8 <blanks.3595>:
   12eb8:	20202020 20202020 20202020 20202020                     

00012ec8 <zeroes.3596>:
   12ec8:	30303030 30303030 30303030 30303030     0000000000000000
   12ed8:	33323130 37363534 42413938 46454443     0123456789ABCDEF
   12ee8:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
   12ef8:	006e616e 33323130 37363534 62613938     nan.0123456789ab
   12f08:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
   12f18:	00000030                                0...

00012f1c <basefix.3536>:
   12f1c:	0001000a 00030002 00050004 00070006     ................
   12f2c:	00090008 000b000a 000d000c 000f000e     ................
   12f3c:	00000010 646c2565 00000000              ....e%ld....

00012f48 <blanks.3577>:
   12f48:	20202020 20202020 20202020 20202020                     

00012f58 <zeroes.3578>:
   12f58:	30303030 30303030 30303030 30303030     0000000000000000

00012f68 <_ctype_>:
   12f68:	20202000 20202020 28282020 20282828     .         ((((( 
   12f78:	20202020 20202020 20202020 20202020                     
   12f88:	10108820 10101010 10101010 10101010      ...............
   12f98:	04040410 04040404 10040404 10101010     ................
   12fa8:	41411010 41414141 01010101 01010101     ..AAAAAA........
   12fb8:	01010101 01010101 01010101 10101010     ................
   12fc8:	42421010 42424242 02020202 02020202     ..BBBBBB........
   12fd8:	02020202 02020202 02020202 10101010     ................
   12fe8:	00000020 00000000 00000000 00000000      ...............
	...
   1306c:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.

0001307c <__sf_fake_stdin>:
	...

0001309c <__sf_fake_stdout>:
	...

000130bc <__sf_fake_stderr>:
	...

000130dc <charset>:
   130dc:	00013114                                .1..

000130e0 <lconv>:
   130e0:	00013110 00012ee8 00012ee8 00012ee8     .1..............
   130f0:	00012ee8 00012ee8 00012ee8 00012ee8     ................
   13100:	00012ee8 00012ee8 ffffffff ffffffff     ................
   13110:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..

00013120 <__mprec_tens>:
   13120:	00000000 3ff00000 00000000 40240000     .......?......$@
   13130:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
   13140:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
   13150:	00000000 412e8480 00000000 416312d0     .......A......cA
   13160:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
   13170:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
   13180:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
   13190:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
   131a0:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
   131b0:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
   131c0:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
   131d0:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
   131e0:	79d99db4 44ea7843                       ...yCx.D

000131e8 <p05.2463>:
   131e8:	00000005 00000019 0000007d 00000000     ........}.......

000131f8 <__mprec_bigtens>:
   131f8:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
   13208:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
   13218:	7f73bf3c 75154fdd                       <.s..O.u

00013220 <__mprec_tinytens>:
   13220:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
   13230:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
   13240:	64ac6f43 0ac80628                       Co.d(...

00013248 <tinytens>:
   13248:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
   13258:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
   13268:	64ac6f43 0e180628 0000666e 74696e69     Co.d(...nf..init
   13278:	00000079 00006e61 44434241 00004645     y...an..ABCDEF..
   13288:	64636261 00006665 33323130 37363534     abcdef..01234567
   13298:	00003938                                89..

0001329c <_init>:
   1329c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1329e:	bf00      	nop
   132a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
   132a2:	bc08      	pop	{r3}
   132a4:	469e      	mov	lr, r3
   132a6:	4770      	bx	lr

000132a8 <_fini>:
   132a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   132aa:	bf00      	nop
   132ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
   132ae:	bc08      	pop	{r3}
   132b0:	469e      	mov	lr, r3
   132b2:	4770      	bx	lr

000132b4 <__frame_dummy_init_array_entry>:
   132b4:	0485 0000                                   ....

000132b8 <__do_global_dtors_aux_fini_array_entry>:
   132b8:	0471 0000                                   q...
