
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119484 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.013015    0.048153    0.185632    0.305116 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.048153    0.000062    0.305178 v _214_/A (sg13g2_xnor2_1)
     1    0.001554    0.026801    0.061754    0.366932 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.026801    0.000000    0.366933 v _300_/D (sg13g2_dfrbpq_1)
                                              0.366933   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119484 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269484   clock uncertainty
                                  0.000000    0.269484   clock reconvergence pessimism
                                 -0.035977    0.233508   library hold time
                                              0.233508   data required time
---------------------------------------------------------------------------------------------
                                              0.233508   data required time
                                             -0.366933   data arrival time
---------------------------------------------------------------------------------------------
                                              0.133425   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.011861    0.045639    0.182851    0.302347 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.045639    0.000017    0.302363 v fanout74/A (sg13g2_buf_8)
     8    0.038907    0.029851    0.089285    0.391649 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.029852    0.000173    0.391822 v _192_/A (sg13g2_xnor2_1)
     1    0.001554    0.026418    0.054969    0.446791 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.026418    0.000000    0.446792 v _294_/D (sg13g2_dfrbpq_1)
                                              0.446792   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119485 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269485   clock uncertainty
                                  0.000000    0.269485   clock reconvergence pessimism
                                 -0.035855    0.233629   library hold time
                                              0.233629   data required time
---------------------------------------------------------------------------------------------
                                              0.233629   data required time
                                             -0.446792   data arrival time
---------------------------------------------------------------------------------------------
                                              0.213162   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.012235    0.060278    0.191024    0.310520 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.060278    0.000017    0.310537 ^ fanout74/A (sg13g2_buf_8)
     8    0.040138    0.033826    0.091446    0.401983 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033827    0.000156    0.402139 ^ _128_/A (sg13g2_inv_2)
     5    0.018813    0.036289    0.043860    0.445999 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036289    0.000051    0.446050 v _293_/D (sg13g2_dfrbpq_1)
                                              0.446050   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269496   clock uncertainty
                                  0.000000    0.269496   clock reconvergence pessimism
                                 -0.038984    0.230512   library hold time
                                              0.230512   data required time
---------------------------------------------------------------------------------------------
                                              0.230512   data required time
                                             -0.446050   data arrival time
---------------------------------------------------------------------------------------------
                                              0.215538   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000030    0.119495 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011544    0.044732    0.182075    0.301570 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044732    0.000005    0.301575 v fanout51/A (sg13g2_buf_8)
     8    0.035224    0.028618    0.087505    0.389080 v fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.028619    0.000356    0.389436 v _218_/A1 (sg13g2_o21ai_1)
     1    0.004503    0.048429    0.095093    0.484529 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.048429    0.000022    0.484551 ^ _219_/A (sg13g2_inv_1)
     1    0.001551    0.017587    0.028986    0.513537 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.017587    0.000000    0.513538 v _301_/D (sg13g2_dfrbpq_1)
                                              0.513538   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000030    0.119495 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269495   clock uncertainty
                                  0.000000    0.269495   clock reconvergence pessimism
                                 -0.033057    0.236438   library hold time
                                              0.236438   data required time
---------------------------------------------------------------------------------------------
                                              0.236438   data required time
                                             -0.513538   data arrival time
---------------------------------------------------------------------------------------------
                                              0.277099   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000027    0.119492 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036198    0.174784    0.294276 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.036198    0.000005    0.294281 v fanout70/A (sg13g2_buf_8)
     8    0.047373    0.032455    0.087575    0.381856 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.032469    0.000596    0.382452 v _195_/A (sg13g2_xor2_1)
     2    0.009118    0.045319    0.084276    0.466727 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.045319    0.000008    0.466736 v _196_/B (sg13g2_xor2_1)
     1    0.002240    0.025849    0.054608    0.521344 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.025849    0.000005    0.521349 v _295_/D (sg13g2_dfrbpq_1)
                                              0.521349   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000027    0.119492 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269492   clock uncertainty
                                  0.000000    0.269492   clock reconvergence pessimism
                                 -0.035675    0.233817   library hold time
                                              0.233817   data required time
---------------------------------------------------------------------------------------------
                                              0.233817   data required time
                                             -0.521349   data arrival time
---------------------------------------------------------------------------------------------
                                              0.287532   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000012    0.119157 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002731    0.019092    0.160318    0.279475 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.019092    0.000004    0.279480 v fanout56/A (sg13g2_buf_1)
     4    0.024237    0.081136    0.109899    0.389379 v fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.081136    0.000103    0.389482 v _210_/B (sg13g2_xnor2_1)
     1    0.005543    0.048274    0.083488    0.472970 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.048274    0.000009    0.472979 v _211_/B (sg13g2_xnor2_1)
     1    0.001554    0.025904    0.053995    0.526974 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.025904    0.000000    0.526975 v _299_/D (sg13g2_dfrbpq_1)
                                              0.526975   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000012    0.119157 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269157   clock uncertainty
                                  0.000000    0.269157   clock reconvergence pessimism
                                 -0.035770    0.233387   library hold time
                                              0.233387   data required time
---------------------------------------------------------------------------------------------
                                              0.233387   data required time
                                             -0.526975   data arrival time
---------------------------------------------------------------------------------------------
                                              0.293588   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000030    0.119495 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011544    0.044732    0.182075    0.301570 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044732    0.000005    0.301575 v fanout51/A (sg13g2_buf_8)
     8    0.035224    0.028618    0.087505    0.389080 v fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.028618    0.000146    0.389226 v _202_/B (sg13g2_xor2_1)
     2    0.010432    0.047597    0.083523    0.472749 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.047597    0.000034    0.472783 v _204_/A (sg13g2_xor2_1)
     1    0.001873    0.024747    0.058865    0.531649 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.024747    0.000003    0.531651 v _297_/D (sg13g2_dfrbpq_1)
                                              0.531651   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000009    0.119153 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269153   clock uncertainty
                                  0.000000    0.269153   clock reconvergence pessimism
                                 -0.035403    0.233751   library hold time
                                              0.233751   data required time
---------------------------------------------------------------------------------------------
                                              0.233751   data required time
                                             -0.531651   data arrival time
---------------------------------------------------------------------------------------------
                                              0.297900   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000030    0.119495 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011544    0.044732    0.182075    0.301570 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044732    0.000006    0.301576 v fanout52/A (sg13g2_buf_2)
     5    0.026538    0.052719    0.107641    0.409217 v fanout52/X (sg13g2_buf_2)
                                                         net52 (net)
                      0.052719    0.000137    0.409354 v _199_/B (sg13g2_xnor2_1)
     2    0.008820    0.066021    0.087925    0.497279 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.066021    0.000006    0.497285 v _200_/B (sg13g2_xor2_1)
     1    0.002025    0.024896    0.061602    0.558886 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.024896    0.000004    0.558890 v _296_/D (sg13g2_dfrbpq_1)
                                              0.558890   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000038    0.119182 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269182   clock uncertainty
                                  0.000000    0.269182   clock reconvergence pessimism
                                 -0.035450    0.233732   library hold time
                                              0.233732   data required time
---------------------------------------------------------------------------------------------
                                              0.233732   data required time
                                             -0.558890   data arrival time
---------------------------------------------------------------------------------------------
                                              0.325157   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119484 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.013015    0.048153    0.185632    0.305116 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.048153    0.000072    0.305188 v output2/A (sg13g2_buf_2)
     1    0.080875    0.131290    0.174982    0.480171 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.131290    0.000263    0.480433 v sign (out)
                                              0.480433   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.480433   data arrival time
---------------------------------------------------------------------------------------------
                                              0.330433   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000030    0.119495 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011544    0.044732    0.182075    0.301570 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044732    0.000006    0.301576 v fanout52/A (sg13g2_buf_2)
     5    0.026538    0.052719    0.107641    0.409217 v fanout52/X (sg13g2_buf_2)
                                                         net52 (net)
                      0.052719    0.000151    0.409367 v _206_/B (sg13g2_xnor2_1)
     2    0.010927    0.077458    0.097333    0.506701 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.077458    0.000019    0.506720 v _208_/A (sg13g2_xor2_1)
     1    0.002240    0.025774    0.071766    0.578486 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.025774    0.000005    0.578491 v _298_/D (sg13g2_dfrbpq_1)
                                              0.578491   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000016    0.119160 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269160   clock uncertainty
                                  0.000000    0.269160   clock reconvergence pessimism
                                 -0.035728    0.233432   library hold time
                                              0.233432   data required time
---------------------------------------------------------------------------------------------
                                              0.233432   data required time
                                             -0.578491   data arrival time
---------------------------------------------------------------------------------------------
                                              0.345059   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119484 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.013272    0.062545    0.194008    0.313492 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.062545    0.000069    0.313561 ^ _127_/A (sg13g2_inv_1)
     1    0.006035    0.031983    0.046045    0.359606 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.031983    0.000053    0.359659 v output3/A (sg13g2_buf_2)
     1    0.081640    0.132444    0.167864    0.527522 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.132444    0.000482    0.528004 v signB (out)
                                              0.528004   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.528004   data arrival time
---------------------------------------------------------------------------------------------
                                              0.378004   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000016    0.119160 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002703    0.023695    0.163070    0.282230 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.023695    0.000004    0.282234 ^ fanout61/A (sg13g2_buf_1)
     5    0.021390    0.094264    0.111468    0.393701 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.094264    0.000261    0.393962 ^ _275_/A (sg13g2_nor2_1)
     1    0.004962    0.028505    0.063234    0.457197 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.028505    0.000032    0.457229 v output30/A (sg13g2_buf_2)
     1    0.082865    0.134367    0.167300    0.624529 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.134371    0.000824    0.625352 v sine_out[3] (out)
                                              0.625352   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.625352   data arrival time
---------------------------------------------------------------------------------------------
                                              0.475352   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000016    0.119160 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002703    0.023695    0.163070    0.282230 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.023695    0.000004    0.282234 ^ fanout61/A (sg13g2_buf_1)
     5    0.021390    0.094264    0.111468    0.393701 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.094264    0.000334    0.394035 ^ _212_/A (sg13g2_nor2_1)
     2    0.008757    0.039214    0.075285    0.469320 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.039214    0.000022    0.469342 v output26/A (sg13g2_buf_2)
     1    0.083559    0.135504    0.173085    0.642426 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.135511    0.001044    0.643470 v sine_out[2] (out)
                                              0.643470   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.643470   data arrival time
---------------------------------------------------------------------------------------------
                                              0.493470   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000009    0.119153 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.048335    0.181778    0.300931 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048335    0.000013    0.300944 ^ fanout66/A (sg13g2_buf_8)
     5    0.030574    0.029113    0.081839    0.382783 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029114    0.000291    0.383074 ^ _156_/A_N (sg13g2_nand2b_1)
     2    0.007262    0.042159    0.074909    0.457983 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.042159    0.000007    0.457990 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.003464    0.033881    0.057110    0.515100 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.033881    0.000010    0.515110 v output23/A (sg13g2_buf_2)
     1    0.083117    0.134788    0.170113    0.685223 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.134792    0.000911    0.686134 v sine_out[27] (out)
                                              0.686134   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.686134   data arrival time
---------------------------------------------------------------------------------------------
                                              0.536134   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000009    0.119153 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.048335    0.181778    0.300931 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048335    0.000013    0.300944 ^ fanout66/A (sg13g2_buf_8)
     5    0.030574    0.029113    0.081839    0.382783 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029113    0.000214    0.382997 ^ fanout65/A (sg13g2_buf_8)
     8    0.032626    0.029185    0.073326    0.456323 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.029185    0.000134    0.456457 ^ _155_/A2 (sg13g2_a221oi_1)
     1    0.003357    0.030462    0.068105    0.524562 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.030462    0.000009    0.524571 v output12/A (sg13g2_buf_2)
     1    0.081778    0.132653    0.167264    0.691835 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.132654    0.000507    0.692342 v sine_out[17] (out)
                                              0.692342   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.692342   data arrival time
---------------------------------------------------------------------------------------------
                                              0.542342   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000009    0.119153 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.048335    0.181778    0.300931 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048335    0.000013    0.300944 ^ fanout66/A (sg13g2_buf_8)
     5    0.030574    0.029113    0.081839    0.382783 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029114    0.000291    0.383074 ^ _156_/A_N (sg13g2_nand2b_1)
     2    0.007262    0.042159    0.074909    0.457983 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.042159    0.000009    0.457992 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.004411    0.029746    0.067205    0.525197 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.029746    0.000024    0.525221 v output13/A (sg13g2_buf_2)
     1    0.081821    0.132719    0.166957    0.692178 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.132720    0.000521    0.692699 v sine_out[18] (out)
                                              0.692699   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.692699   data arrival time
---------------------------------------------------------------------------------------------
                                              0.542699   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000009    0.119153 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.048335    0.181778    0.300931 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048335    0.000013    0.300944 ^ fanout66/A (sg13g2_buf_8)
     5    0.030574    0.029113    0.081839    0.382783 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029113    0.000214    0.382997 ^ fanout65/A (sg13g2_buf_8)
     8    0.032626    0.029185    0.073326    0.456323 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.029185    0.000126    0.456450 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.004034    0.042363    0.063008    0.519457 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.042363    0.000017    0.519475 v output29/A (sg13g2_buf_2)
     1    0.084091    0.136355    0.175084    0.694559 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.136364    0.001204    0.695762 v sine_out[32] (out)
                                              0.695762   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.695762   data arrival time
---------------------------------------------------------------------------------------------
                                              0.545762   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000009    0.119153 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.048335    0.181778    0.300931 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048335    0.000013    0.300944 ^ fanout66/A (sg13g2_buf_8)
     5    0.030574    0.029113    0.081839    0.382783 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029114    0.000281    0.383065 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.003456    0.020632    0.054000    0.437064 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.020632    0.000007    0.437071 v _179_/B (sg13g2_nand2_1)
     2    0.007754    0.043278    0.046506    0.483577 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.043278    0.000021    0.483598 ^ _281_/B (sg13g2_nor2_1)
     1    0.006849    0.031953    0.044209    0.527806 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.031953    0.000076    0.527882 v output35/A (sg13g2_buf_2)
     1    0.082329    0.133535    0.168472    0.696353 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.133537    0.000680    0.697034 v sine_out[8] (out)
                                              0.697034   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.697034   data arrival time
---------------------------------------------------------------------------------------------
                                              0.547033   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000027    0.119492 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.181168    0.300660 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.047297    0.000005    0.300665 ^ fanout70/A (sg13g2_buf_8)
     8    0.049034    0.037302    0.088432    0.389096 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.037307    0.000453    0.389549 ^ fanout69/A (sg13g2_buf_8)
     8    0.029050    0.027962    0.075925    0.465474 ^ fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.027962    0.000136    0.465610 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.002873    0.038279    0.057596    0.523207 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.038279    0.000003    0.523210 v output28/A (sg13g2_buf_2)
     1    0.083693    0.135715    0.172746    0.695956 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.135722    0.001094    0.697050 v sine_out[31] (out)
                                              0.697050   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.697050   data arrival time
---------------------------------------------------------------------------------------------
                                              0.547050   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000027    0.119492 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.181168    0.300660 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.047297    0.000005    0.300665 ^ fanout70/A (sg13g2_buf_8)
     8    0.049034    0.037302    0.088432    0.389096 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.037308    0.000476    0.389573 ^ _140_/B (sg13g2_nor2_2)
     5    0.021619    0.043479    0.054381    0.443954 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.043479    0.000122    0.444076 v _169_/A (sg13g2_nand2_1)
     1    0.003577    0.029783    0.037588    0.481664 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.029783    0.000006    0.481670 ^ _170_/B (sg13g2_nand2_1)
     1    0.004335    0.036378    0.052710    0.534380 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.036378    0.000022    0.534402 v output20/A (sg13g2_buf_2)
     1    0.082112    0.133206    0.170417    0.704819 v output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.133208    0.000612    0.705431 v sine_out[24] (out)
                                              0.705431   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.705431   data arrival time
---------------------------------------------------------------------------------------------
                                              0.555431   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000009    0.119153 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.048335    0.181778    0.300931 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048335    0.000013    0.300944 ^ fanout66/A (sg13g2_buf_8)
     5    0.030574    0.029113    0.081839    0.382783 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029114    0.000281    0.383065 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.003456    0.020632    0.054000    0.437064 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.020632    0.000007    0.437071 v _179_/B (sg13g2_nand2_1)
     2    0.007754    0.043278    0.046506    0.483577 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.043278    0.000003    0.483580 ^ _180_/B (sg13g2_nand2_1)
     1    0.004170    0.037024    0.056574    0.540154 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.037024    0.000019    0.540173 v output24/A (sg13g2_buf_2)
     1    0.083125    0.134810    0.171644    0.711817 v output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.134814    0.000906    0.712723 v sine_out[28] (out)
                                              0.712723   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.712723   data arrival time
---------------------------------------------------------------------------------------------
                                              0.562723   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000027    0.119492 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036198    0.174784    0.294276 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.036198    0.000005    0.294281 v fanout70/A (sg13g2_buf_8)
     8    0.047373    0.032455    0.087575    0.381856 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.032468    0.000582    0.382438 v _215_/C (sg13g2_nand3_1)
     2    0.006522    0.039694    0.053269    0.435707 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.039694    0.000016    0.435723 ^ _284_/B (sg13g2_and2_1)
     1    0.005947    0.036901    0.094460    0.530183 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.036901    0.000051    0.530234 ^ output7/A (sg13g2_buf_2)
     1    0.081951    0.172423    0.184111    0.714345 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.172425    0.000562    0.714907 ^ sine_out[12] (out)
                                              0.714907   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.714907   data arrival time
---------------------------------------------------------------------------------------------
                                              0.564907   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000012    0.119157 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002789    0.024027    0.163322    0.282479 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.024027    0.000005    0.282483 ^ fanout56/A (sg13g2_buf_1)
     4    0.024639    0.106413    0.121060    0.403544 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.106413    0.000123    0.403667 ^ fanout53/A (sg13g2_buf_8)
     8    0.032842    0.032679    0.109350    0.513017 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.032686    0.000485    0.513502 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.003630    0.038166    0.050047    0.563550 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.038166    0.000012    0.563561 v output15/A (sg13g2_buf_2)
     1    0.083918    0.136069    0.172896    0.736457 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.136077    0.001159    0.737616 v sine_out[1] (out)
                                              0.737616   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.737616   data arrival time
---------------------------------------------------------------------------------------------
                                              0.587616   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000038    0.119182 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.012629    0.060071    0.191979    0.311162 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.060071    0.000030    0.311192 ^ fanout67/A (sg13g2_buf_8)
     8    0.035507    0.031785    0.089488    0.400680 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.031785    0.000124    0.400804 ^ _158_/A (sg13g2_nor2_1)
     3    0.012957    0.047975    0.058863    0.459668 v _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.047975    0.000072    0.459740 v _159_/A2 (sg13g2_a21oi_1)
     1    0.003418    0.045166    0.079959    0.539699 ^ _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.045166    0.000005    0.539704 ^ _160_/B (sg13g2_nor2_1)
     1    0.003685    0.023626    0.036396    0.576100 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.023626    0.000012    0.576112 v output14/A (sg13g2_buf_2)
     1    0.081895    0.132816    0.164068    0.740180 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.132816    0.000544    0.740724 v sine_out[19] (out)
                                              0.740724   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.740724   data arrival time
---------------------------------------------------------------------------------------------
                                              0.590724   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000009    0.119153 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.048335    0.181778    0.300931 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048335    0.000013    0.300944 ^ fanout66/A (sg13g2_buf_8)
     5    0.030574    0.029113    0.081839    0.382783 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029113    0.000252    0.383035 ^ fanout64/A (sg13g2_buf_8)
     7    0.034261    0.029891    0.073899    0.456934 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.029893    0.000373    0.457308 ^ fanout62/A (sg13g2_buf_8)
     8    0.028335    0.027316    0.072047    0.529354 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.027316    0.000028    0.529383 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.002873    0.031668    0.050789    0.580172 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.031668    0.000003    0.580175 v output5/A (sg13g2_buf_2)
     1    0.082038    0.133071    0.168077    0.748251 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.133072    0.000589    0.748840 v sine_out[10] (out)
                                              0.748840   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.748840   data arrival time
---------------------------------------------------------------------------------------------
                                              0.598840   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000009    0.119153 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.048335    0.181778    0.300931 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048335    0.000013    0.300944 ^ fanout66/A (sg13g2_buf_8)
     5    0.030574    0.029113    0.081839    0.382783 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029113    0.000252    0.383035 ^ fanout64/A (sg13g2_buf_8)
     7    0.034261    0.029891    0.073899    0.456934 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.029893    0.000373    0.457308 ^ fanout62/A (sg13g2_buf_8)
     8    0.028335    0.027316    0.072047    0.529354 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.027316    0.000034    0.529389 ^ _280_/A1 (sg13g2_a21oi_1)
     1    0.003337    0.032331    0.052785    0.582174 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.032331    0.000008    0.582182 v output36/A (sg13g2_buf_2)
     1    0.082207    0.133340    0.168552    0.750734 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.133342    0.000634    0.751368 v sine_out[9] (out)
                                              0.751368   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.751368   data arrival time
---------------------------------------------------------------------------------------------
                                              0.601368   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000012    0.119157 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002789    0.024027    0.163322    0.282479 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.024027    0.000005    0.282483 ^ fanout56/A (sg13g2_buf_1)
     4    0.024639    0.106413    0.121060    0.403544 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.106413    0.000129    0.403672 ^ fanout55/A (sg13g2_buf_2)
     8    0.027492    0.067075    0.137813    0.541485 ^ fanout55/X (sg13g2_buf_2)
                                                         net55 (net)
                      0.067075    0.000125    0.541610 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.003935    0.028521    0.043843    0.585452 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.028521    0.000017    0.585469 v output11/A (sg13g2_buf_2)
     1    0.081809    0.132695    0.166355    0.751824 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.132696    0.000517    0.752341 v sine_out[16] (out)
                                              0.752341   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.752341   data arrival time
---------------------------------------------------------------------------------------------
                                              0.602341   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000012    0.119157 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002789    0.024027    0.163322    0.282479 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.024027    0.000005    0.282483 ^ fanout56/A (sg13g2_buf_1)
     4    0.024639    0.106413    0.121060    0.403544 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.106413    0.000129    0.403672 ^ fanout55/A (sg13g2_buf_2)
     8    0.027492    0.067075    0.137813    0.541485 ^ fanout55/X (sg13g2_buf_2)
                                                         net55 (net)
                      0.067075    0.000058    0.541543 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.003978    0.028633    0.043973    0.585516 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.028633    0.000017    0.585533 v output16/A (sg13g2_buf_2)
     1    0.081908    0.132854    0.166496    0.752029 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.132854    0.000548    0.752577 v sine_out[20] (out)
                                              0.752577   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.752577   data arrival time
---------------------------------------------------------------------------------------------
                                              0.602577   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000009    0.119153 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.048335    0.181778    0.300931 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048335    0.000013    0.300944 ^ fanout66/A (sg13g2_buf_8)
     5    0.030574    0.029113    0.081839    0.382783 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029113    0.000214    0.382997 ^ fanout65/A (sg13g2_buf_8)
     8    0.032626    0.029185    0.073326    0.456323 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.029185    0.000089    0.456413 ^ _135_/B (sg13g2_nor2_1)
     1    0.005200    0.024726    0.035155    0.491567 v _135_/Y (sg13g2_nor2_1)
                                                         _105_ (net)
                      0.024726    0.000035    0.491602 v _174_/A (sg13g2_nand2_1)
     1    0.003231    0.024473    0.030924    0.522525 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.024473    0.000002    0.522527 ^ _175_/B (sg13g2_nand2_1)
     1    0.005584    0.042342    0.056141    0.578668 v _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.042342    0.000044    0.578713 v output22/A (sg13g2_buf_2)
     1    0.082554    0.133927    0.173693    0.752405 v output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.133930    0.000743    0.753149 v sine_out[26] (out)
                                              0.753149   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.753149   data arrival time
---------------------------------------------------------------------------------------------
                                              0.603149   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000027    0.119492 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.181168    0.300660 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.047297    0.000005    0.300665 ^ fanout70/A (sg13g2_buf_8)
     8    0.049034    0.037302    0.088432    0.389096 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.037308    0.000476    0.389573 ^ _140_/B (sg13g2_nor2_2)
     5    0.021619    0.043479    0.054381    0.443954 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.043479    0.000133    0.444087 v _144_/A (sg13g2_nand2_1)
     2    0.009907    0.052452    0.057626    0.501713 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.052452    0.000083    0.501796 ^ _145_/B (sg13g2_nand2_1)
     1    0.007118    0.053324    0.072606    0.574402 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.053324    0.000080    0.574482 v output9/A (sg13g2_buf_2)
     1    0.081864    0.132875    0.178381    0.752863 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.132875    0.000534    0.753397 v sine_out[14] (out)
                                              0.753397   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.753397   data arrival time
---------------------------------------------------------------------------------------------
                                              0.603397   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000027    0.119492 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.181168    0.300660 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.047297    0.000005    0.300665 ^ fanout70/A (sg13g2_buf_8)
     8    0.049034    0.037302    0.088432    0.389096 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.037308    0.000476    0.389573 ^ _140_/B (sg13g2_nor2_2)
     5    0.021619    0.043479    0.054381    0.443954 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.043479    0.000141    0.444095 v _152_/B (sg13g2_nor2_2)
     4    0.018229    0.089815    0.093362    0.537457 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.089815    0.000091    0.537548 ^ _277_/B (sg13g2_nor2_1)
     1    0.004324    0.028434    0.052386    0.589934 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.028434    0.000022    0.589956 v output32/A (sg13g2_buf_2)
     1    0.082306    0.133484    0.166758    0.756714 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.133485    0.000665    0.757379 v sine_out[5] (out)
                                              0.757379   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.757379   data arrival time
---------------------------------------------------------------------------------------------
                                              0.607379   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000012    0.119157 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002789    0.024027    0.163322    0.282479 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.024027    0.000005    0.282483 ^ fanout56/A (sg13g2_buf_1)
     4    0.024639    0.106413    0.121060    0.403544 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.106413    0.000129    0.403672 ^ fanout55/A (sg13g2_buf_2)
     8    0.027492    0.067075    0.137813    0.541485 ^ fanout55/X (sg13g2_buf_2)
                                                         net55 (net)
                      0.067075    0.000148    0.541633 ^ _167_/A (sg13g2_nor2_1)
     1    0.004032    0.026209    0.050161    0.591794 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.026209    0.000018    0.591812 v output19/A (sg13g2_buf_2)
     1    0.082069    0.133101    0.165468    0.757280 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.133102    0.000598    0.757879 v sine_out[23] (out)
                                              0.757879   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.757879   data arrival time
---------------------------------------------------------------------------------------------
                                              0.607879   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.011861    0.045639    0.182851    0.302347 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.045639    0.000017    0.302363 v fanout74/A (sg13g2_buf_8)
     8    0.038907    0.029851    0.089285    0.391649 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.029852    0.000151    0.391800 v _128_/A (sg13g2_inv_2)
     5    0.019050    0.046218    0.047789    0.439589 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.046218    0.000126    0.439715 ^ _138_/A (sg13g2_nor2_1)
     2    0.008421    0.040056    0.053889    0.493604 v _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.040056    0.000033    0.493636 v _279_/B (sg13g2_nor2_1)
     1    0.005111    0.061977    0.066661    0.560297 ^ _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.061977    0.000034    0.560331 ^ output34/A (sg13g2_buf_2)
     1    0.082372    0.173219    0.196979    0.757310 ^ output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.173272    0.000694    0.758004 ^ sine_out[7] (out)
                                              0.758004   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.758004   data arrival time
---------------------------------------------------------------------------------------------
                                              0.608004   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.011861    0.045639    0.182851    0.302347 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.045639    0.000017    0.302363 v fanout74/A (sg13g2_buf_8)
     8    0.038907    0.029851    0.089285    0.391649 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.029852    0.000151    0.391800 v _128_/A (sg13g2_inv_2)
     5    0.019050    0.046218    0.047789    0.439589 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.046218    0.000126    0.439715 ^ _138_/A (sg13g2_nor2_1)
     2    0.008421    0.040056    0.053889    0.493604 v _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.040056    0.000026    0.493629 v _139_/A2 (sg13g2_a21oi_1)
     1    0.003855    0.049124    0.079629    0.573259 ^ _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.049124    0.000015    0.573273 ^ output8/A (sg13g2_buf_2)
     1    0.081908    0.172252    0.190093    0.763366 ^ output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.172302    0.000548    0.763914 ^ sine_out[13] (out)
                                              0.763914   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.763914   data arrival time
---------------------------------------------------------------------------------------------
                                              0.613914   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000009    0.119153 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.048335    0.181778    0.300931 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048335    0.000013    0.300944 ^ fanout66/A (sg13g2_buf_8)
     5    0.030574    0.029113    0.081839    0.382783 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029113    0.000214    0.382997 ^ fanout65/A (sg13g2_buf_8)
     8    0.032626    0.029185    0.073326    0.456323 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.029185    0.000086    0.456410 ^ _183_/A (sg13g2_and2_1)
     2    0.007138    0.041207    0.089543    0.545952 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.041207    0.000019    0.545971 ^ _186_/A1 (sg13g2_a21oi_1)
     1    0.004045    0.029770    0.061323    0.607294 v _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.029770    0.000017    0.607311 v output27/A (sg13g2_buf_2)
     1    0.083528    0.135420    0.168505    0.775816 v output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.135426    0.001023    0.776839 v sine_out[30] (out)
                                              0.776839   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.776839   data arrival time
---------------------------------------------------------------------------------------------
                                              0.626839   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000009    0.119153 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.048335    0.181778    0.300931 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048335    0.000013    0.300944 ^ fanout66/A (sg13g2_buf_8)
     5    0.030574    0.029113    0.081839    0.382783 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029113    0.000214    0.382997 ^ fanout65/A (sg13g2_buf_8)
     8    0.032626    0.029185    0.073326    0.456323 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.029185    0.000086    0.456410 ^ _183_/A (sg13g2_and2_1)
     2    0.007138    0.041207    0.089543    0.545952 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.041207    0.000011    0.545964 ^ _184_/A2 (sg13g2_a21oi_1)
     1    0.003747    0.029008    0.063963    0.609926 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.029008    0.000013    0.609940 v output25/A (sg13g2_buf_2)
     1    0.083354    0.135142    0.167983    0.777923 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.135147    0.000968    0.778891 v sine_out[29] (out)
                                              0.778891   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.778891   data arrival time
---------------------------------------------------------------------------------------------
                                              0.628891   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000012    0.119157 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002731    0.019092    0.160318    0.279475 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.019092    0.000004    0.279480 v fanout56/A (sg13g2_buf_1)
     4    0.024237    0.081136    0.109899    0.389379 v fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.081136    0.000121    0.389499 v _239_/A (sg13g2_and3_1)
     1    0.005133    0.027454    0.098894    0.488393 v _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.027454    0.000032    0.488425 v _256_/A2 (sg13g2_a22oi_1)
     1    0.005414    0.069217    0.090647    0.579072 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.069217    0.000041    0.579113 ^ output4/A (sg13g2_buf_2)
     1    0.084316    0.177234    0.202879    0.781992 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.177246    0.001258    0.783249 ^ sine_out[0] (out)
                                              0.783249   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.783249   data arrival time
---------------------------------------------------------------------------------------------
                                              0.633249   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000027    0.119492 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.181168    0.300660 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.047297    0.000005    0.300665 ^ fanout70/A (sg13g2_buf_8)
     8    0.049034    0.037302    0.088432    0.389096 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.037308    0.000476    0.389573 ^ _140_/B (sg13g2_nor2_2)
     5    0.021619    0.043479    0.054381    0.443954 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.043479    0.000141    0.444095 v _152_/B (sg13g2_nor2_2)
     4    0.018229    0.089815    0.093362    0.537457 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.089815    0.000041    0.537499 ^ _165_/A2 (sg13g2_a21oi_1)
     1    0.003213    0.026822    0.080130    0.617629 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.026822    0.000007    0.617636 v output18/A (sg13g2_buf_2)
     1    0.081994    0.132985    0.165698    0.783335 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.132985    0.000575    0.783910 v sine_out[22] (out)
                                              0.783910   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.783910   data arrival time
---------------------------------------------------------------------------------------------
                                              0.633910   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000027    0.119492 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.181168    0.300660 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.047297    0.000005    0.300665 ^ fanout70/A (sg13g2_buf_8)
     8    0.049034    0.037302    0.088432    0.389096 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.037308    0.000476    0.389573 ^ _140_/B (sg13g2_nor2_2)
     5    0.021619    0.043479    0.054381    0.443954 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.043479    0.000141    0.444095 v _152_/B (sg13g2_nor2_2)
     4    0.018229    0.089815    0.093362    0.537457 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.089815    0.000050    0.537508 ^ _283_/A2 (sg13g2_a21oi_1)
     1    0.003198    0.032591    0.080060    0.617567 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.032591    0.000007    0.617574 v output6/A (sg13g2_buf_2)
     1    0.081994    0.133006    0.168484    0.786058 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.133006    0.000575    0.786633 v sine_out[11] (out)
                                              0.786633   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.786633   data arrival time
---------------------------------------------------------------------------------------------
                                              0.636633   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.012235    0.060278    0.191024    0.310520 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.060278    0.000017    0.310537 ^ fanout74/A (sg13g2_buf_8)
     8    0.040138    0.033826    0.091446    0.401983 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033827    0.000127    0.402110 ^ _146_/A2 (sg13g2_o21ai_1)
     4    0.015337    0.098973    0.105727    0.507837 v _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.098973    0.000015    0.507852 v _171_/A (sg13g2_nand2_1)
     1    0.004360    0.032975    0.057002    0.564854 ^ _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.032975    0.000018    0.564872 ^ _172_/B (sg13g2_nand2_1)
     1    0.004190    0.035979    0.053174    0.618046 v _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.035979    0.000020    0.618066 v output21/A (sg13g2_buf_2)
     1    0.082372    0.133618    0.170454    0.788520 v output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.133620    0.000694    0.789214 v sine_out[25] (out)
                                              0.789214   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.789214   data arrival time
---------------------------------------------------------------------------------------------
                                              0.639214   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000009    0.119153 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.048335    0.181778    0.300931 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048335    0.000013    0.300944 ^ fanout66/A (sg13g2_buf_8)
     5    0.030574    0.029113    0.081839    0.382783 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029113    0.000214    0.382997 ^ fanout65/A (sg13g2_buf_8)
     8    0.032626    0.029185    0.073326    0.456323 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.029185    0.000105    0.456429 ^ _150_/B (sg13g2_and2_1)
     3    0.009871    0.053140    0.102367    0.558796 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.053140    0.000005    0.558800 ^ _164_/A1 (sg13g2_a21oi_1)
     1    0.004195    0.029340    0.066719    0.625520 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.029340    0.000020    0.625540 v output17/A (sg13g2_buf_2)
     1    0.081951    0.132925    0.166876    0.792416 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.132925    0.000562    0.792977 v sine_out[21] (out)
                                              0.792977   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.792977   data arrival time
---------------------------------------------------------------------------------------------
                                              0.642977   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000038    0.119182 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.012285    0.045980    0.183692    0.302875 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.045980    0.000029    0.302904 v fanout67/A (sg13g2_buf_8)
     8    0.034670    0.028478    0.087920    0.390824 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.028478    0.000246    0.391070 v _125_/A (sg13g2_inv_2)
     3    0.015679    0.039374    0.042232    0.433303 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.039374    0.000033    0.433336 ^ fanout50/A (sg13g2_buf_8)
     8    0.033719    0.030110    0.078729    0.512066 ^ fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.030110    0.000176    0.512241 ^ _185_/A (sg13g2_nor2_2)
     5    0.019172    0.040823    0.051289    0.563531 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.040823    0.000036    0.563566 v _278_/B (sg13g2_nor2_1)
     1    0.003476    0.051548    0.056993    0.620559 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.051548    0.000010    0.620569 ^ output33/A (sg13g2_buf_2)
     1    0.082415    0.173338    0.191887    0.812456 ^ output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.173342    0.000708    0.813163 ^ sine_out[6] (out)
                                              0.813163   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.813163   data arrival time
---------------------------------------------------------------------------------------------
                                              0.663163   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000012    0.119157 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002789    0.024027    0.163322    0.282479 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.024027    0.000005    0.282483 ^ fanout56/A (sg13g2_buf_1)
     4    0.024639    0.106413    0.121060    0.403544 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.106413    0.000123    0.403667 ^ fanout53/A (sg13g2_buf_8)
     8    0.032842    0.032679    0.109350    0.513017 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.032686    0.000540    0.513556 ^ _130_/B (sg13g2_nor2_1)
     2    0.009946    0.039119    0.048230    0.561786 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.039119    0.000048    0.561834 v _136_/B (sg13g2_nand2b_2)
     4    0.015844    0.043649    0.048627    0.610462 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.043649    0.000016    0.610478 ^ _276_/A (sg13g2_nor2_1)
     1    0.002995    0.025306    0.038757    0.649236 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.025306    0.000004    0.649240 v output31/A (sg13g2_buf_2)
     1    0.082349    0.133541    0.165285    0.814525 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.133543    0.000679    0.815204 v sine_out[4] (out)
                                              0.815204   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.815204   data arrival time
---------------------------------------------------------------------------------------------
                                              0.665204   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.012235    0.060278    0.191024    0.310520 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.060278    0.000017    0.310537 ^ fanout74/A (sg13g2_buf_8)
     8    0.040138    0.033826    0.091446    0.401983 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033827    0.000127    0.402110 ^ _146_/A2 (sg13g2_o21ai_1)
     4    0.015337    0.098973    0.105727    0.507837 v _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.098973    0.000033    0.507870 v _147_/B (sg13g2_nand2_1)
     2    0.010650    0.053378    0.087872    0.595742 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.053379    0.000123    0.595864 ^ _149_/B (sg13g2_nand2_1)
     1    0.007039    0.052996    0.072590    0.668454 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.052996    0.000078    0.668533 v output10/A (sg13g2_buf_2)
     1    0.081821    0.132805    0.178184    0.846717 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.132805    0.000521    0.847238 v sine_out[15] (out)
                                              0.847238   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.847238   data arrival time
---------------------------------------------------------------------------------------------
                                              0.697237   slack (MET)



