

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_93_1_proc'
================================================================
* Date:           Mon Dec  2 17:12:59 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.506 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       20|      564|  0.200 us|  5.640 us|   20|  564|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_93_1   |       19|      562|   19 ~ 35|          -|          -|  1 ~ 16|        no|
        | + VITIS_LOOP_10_1  |       16|       16|         1|          -|          -|      16|        no|
        | + VITIS_LOOP_10_1  |       16|       16|         1|          -|          -|      16|        no|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 3 4 
4 --> 4 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.22>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%d_V = alloca i32 1"   --->   Operation 6 'alloca' 'd_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%m_V = alloca i32 1"   --->   Operation 7 'alloca' 'm_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%a_V = alloca i32 1"   --->   Operation 8 'alloca' 'a_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (3.63ns)   --->   "%p_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read" [rsa.cpp:91]   --->   Operation 9 'read' 'p_read_1' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %N, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (3.63ns)   --->   "%N_V = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %N"   --->   Operation 11 'read' 'N_V' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (3.63ns)   --->   "%d_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %d" [rsa.cpp:91]   --->   Operation 13 'read' 'd_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%conv_i_i35 = zext i16 %N_V"   --->   Operation 14 'zext' 'conv_i_i35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i16 %N_V" [rsa.cpp:93]   --->   Operation 15 'zext' 'zext_ln93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln93 = store i16 %p_read_1, i16 %a_V" [rsa.cpp:93]   --->   Operation 16 'store' 'store_ln93' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln93 = store i16 1, i16 %m_V" [rsa.cpp:93]   --->   Operation 17 'store' 'store_ln93' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln93 = store i16 %d_read, i16 %d_V" [rsa.cpp:93]   --->   Operation 18 'store' 'store_ln93' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln93 = store i5 0, i5 %i" [rsa.cpp:93]   --->   Operation 19 'store' 'store_ln93' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln93 = br void %for.cond" [rsa.cpp:93]   --->   Operation 20 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i_6 = load i5 %i" [rsa.cpp:93]   --->   Operation 21 'load' 'i_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%a_V_3 = load i16 %m_V"   --->   Operation 22 'load' 'a_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%b_V = load i16 %a_V"   --->   Operation 23 'load' 'b_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.36ns)   --->   "%icmp_ln93 = icmp_eq  i5 %i_6, i5 16" [rsa.cpp:93]   --->   Operation 24 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 16, i64 8"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.78ns)   --->   "%i_9 = add i5 %i_6, i5 1" [rsa.cpp:93]   --->   Operation 26 'add' 'i_9' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln93, void %for.body, void %for.end.exitStub" [rsa.cpp:93]   --->   Operation 27 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%d_V_load = load i16 %d_V" [rsa.cpp:8]   --->   Operation 28 'load' 'd_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln1633 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2"   --->   Operation 29 'specloopname' 'specloopname_ln1633' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln8 = trunc i16 %d_V_load" [rsa.cpp:8]   --->   Operation 30 'trunc' 'trunc_ln8' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %trunc_ln8, void %if.end, void %for.body.i.preheader" [rsa.cpp:94]   --->   Operation 31 'br' 'br_ln94' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln1495 = zext i16 %b_V"   --->   Operation 32 'zext' 'zext_ln1495' <Predicate = (!icmp_ln93 & trunc_ln8)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.58ns)   --->   "%br_ln10 = br void %for.body.i" [rsa.cpp:10]   --->   Operation 33 'br' 'br_ln10' <Predicate = (!icmp_ln93 & trunc_ln8)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty_30 = phi i16 %zext_ln1669, void %for.body.i.split, i16 %a_V_3, void %for.body.i.preheader"   --->   Operation 34 'phi' 'empty_30' <Predicate = (trunc_ln8)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%i_1 = phi i5 %i_7, void %for.body.i.split, i5 0, void %for.body.i.preheader"   --->   Operation 35 'phi' 'i_1' <Predicate = (trunc_ln8)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%m_V_2 = phi i31 %select_ln16, void %for.body.i.split, i31 0, void %for.body.i.preheader" [rsa.cpp:16]   --->   Operation 36 'phi' 'm_V_2' <Predicate = (trunc_ln8)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.36ns)   --->   "%icmp_ln10 = icmp_eq  i5 %i_1, i5 16" [rsa.cpp:10]   --->   Operation 37 'icmp' 'icmp_ln10' <Predicate = (trunc_ln8)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%empty_31 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 38 'speclooptripcount' 'empty_31' <Predicate = (trunc_ln8)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.78ns)   --->   "%i_7 = add i5 %i_1, i5 1" [rsa.cpp:10]   --->   Operation 39 'add' 'i_7' <Predicate = (trunc_ln8)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %for.body.i.split, void %_Z10Montgomery7ap_uintILi16EES0_S0_.exit" [rsa.cpp:10]   --->   Operation 40 'br' 'br_ln10' <Predicate = (trunc_ln8)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln1633 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10"   --->   Operation 41 'specloopname' 'specloopname_ln1633' <Predicate = (trunc_ln8 & !icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i31 %m_V_2" [rsa.cpp:10]   --->   Operation 42 'zext' 'zext_ln10' <Predicate = (trunc_ln8 & !icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (2.52ns)   --->   "%m_V_16 = add i32 %zext_ln10, i32 %zext_ln1495"   --->   Operation 43 'add' 'm_V_16' <Predicate = (trunc_ln8 & !icmp_ln10)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln10 = trunc i16 %empty_30" [rsa.cpp:10]   --->   Operation 44 'trunc' 'trunc_ln10' <Predicate = (trunc_ln8 & !icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.69ns)   --->   "%m_V_17 = select i1 %trunc_ln10, i32 %m_V_16, i32 %zext_ln10" [rsa.cpp:12]   --->   Operation 45 'select' 'm_V_17' <Predicate = (trunc_ln8 & !icmp_ln10)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln9 = trunc i32 %m_V_17" [rsa.cpp:9]   --->   Operation 46 'trunc' 'trunc_ln9' <Predicate = (trunc_ln8 & !icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (2.55ns)   --->   "%m_V_18 = add i32 %m_V_17, i32 %conv_i_i35"   --->   Operation 47 'add' 'm_V_18' <Predicate = (trunc_ln8 & !icmp_ln10)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %m_V_18, i32 1, i32 31"   --->   Operation 48 'partselect' 'tmp' <Predicate = (trunc_ln8 & !icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %m_V_17, i32 1, i32 31"   --->   Operation 49 'partselect' 'tmp_1' <Predicate = (trunc_ln8 & !icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.73ns)   --->   "%select_ln16 = select i1 %trunc_ln9, i31 %tmp, i31 %tmp_1" [rsa.cpp:16]   --->   Operation 50 'select' 'select_ln16' <Predicate = (trunc_ln8 & !icmp_ln10)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%r_V_1 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %empty_30, i32 1, i32 15"   --->   Operation 51 'partselect' 'r_V_1' <Predicate = (trunc_ln8 & !icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln1669 = zext i15 %r_V_1"   --->   Operation 52 'zext' 'zext_ln1669' <Predicate = (trunc_ln8 & !icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln10 = br void %for.body.i" [rsa.cpp:10]   --->   Operation 53 'br' 'br_ln10' <Predicate = (trunc_ln8 & !icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (2.47ns)   --->   "%icmp_ln1031 = icmp_ult  i31 %m_V_2, i31 %zext_ln93"   --->   Operation 54 'icmp' 'icmp_ln1031' <Predicate = (trunc_ln8 & icmp_ln10)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node m_V_15)   --->   "%xor_ln1031 = xor i1 %icmp_ln1031, i1 1"   --->   Operation 55 'xor' 'xor_ln1031' <Predicate = (trunc_ln8 & icmp_ln10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i31 %m_V_2"   --->   Operation 56 'trunc' 'trunc_ln186' <Predicate = (trunc_ln8 & icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (2.07ns)   --->   "%sub_ln24 = sub i16 %trunc_ln186, i16 %N_V" [rsa.cpp:24]   --->   Operation 57 'sub' 'sub_ln24' <Predicate = (trunc_ln8 & icmp_ln10)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.97ns) (out node of the LUT)   --->   "%m_V_15 = select i1 %xor_ln1031, i16 %sub_ln24, i16 %trunc_ln186" [rsa.cpp:24]   --->   Operation 58 'select' 'm_V_15' <Predicate = (trunc_ln8 & icmp_ln10)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln98 = store i16 %m_V_15, i16 %m_V" [rsa.cpp:98]   --->   Operation 59 'store' 'store_ln98' <Predicate = (trunc_ln8 & icmp_ln10)> <Delay = 1.58>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln98 = br void %if.end" [rsa.cpp:98]   --->   Operation 60 'br' 'br_ln98' <Predicate = (trunc_ln8 & icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln1495_1 = zext i16 %b_V"   --->   Operation 61 'zext' 'zext_ln1495_1' <Predicate = (icmp_ln10) | (!trunc_ln8)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.58ns)   --->   "%br_ln10 = br void %for.body.i34" [rsa.cpp:10]   --->   Operation 62 'br' 'br_ln10' <Predicate = (icmp_ln10) | (!trunc_ln8)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%empty_28 = phi i16 %b_V, void %if.end, i16 %zext_ln1669_2, void %for.body.i34.split"   --->   Operation 63 'phi' 'empty_28' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%i_3 = phi i5 0, void %if.end, i5 %i_8, void %for.body.i34.split"   --->   Operation 64 'phi' 'i_3' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%m_V_9 = phi i31 0, void %if.end, i31 %select_ln16_1, void %for.body.i34.split" [rsa.cpp:16]   --->   Operation 65 'phi' 'm_V_9' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (1.36ns)   --->   "%icmp_ln10_1 = icmp_eq  i5 %i_3, i5 16" [rsa.cpp:10]   --->   Operation 66 'icmp' 'icmp_ln10_1' <Predicate = (!icmp_ln93)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%empty_29 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 67 'speclooptripcount' 'empty_29' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (1.78ns)   --->   "%i_8 = add i5 %i_3, i5 1" [rsa.cpp:10]   --->   Operation 68 'add' 'i_8' <Predicate = (!icmp_ln93)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10_1, void %for.body.i34.split, void %_Z10Montgomery7ap_uintILi16EES0_S0_.exit42" [rsa.cpp:10]   --->   Operation 69 'br' 'br_ln10' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln1633 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10"   --->   Operation 70 'specloopname' 'specloopname_ln1633' <Predicate = (!icmp_ln93 & !icmp_ln10_1)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln10_1 = zext i31 %m_V_9" [rsa.cpp:10]   --->   Operation 71 'zext' 'zext_ln10_1' <Predicate = (!icmp_ln93 & !icmp_ln10_1)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (2.52ns)   --->   "%m_V_19 = add i32 %zext_ln10_1, i32 %zext_ln1495_1"   --->   Operation 72 'add' 'm_V_19' <Predicate = (!icmp_ln93 & !icmp_ln10_1)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln10_1 = trunc i16 %empty_28" [rsa.cpp:10]   --->   Operation 73 'trunc' 'trunc_ln10_1' <Predicate = (!icmp_ln93 & !icmp_ln10_1)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.69ns)   --->   "%m_V_20 = select i1 %trunc_ln10_1, i32 %m_V_19, i32 %zext_ln10_1" [rsa.cpp:12]   --->   Operation 74 'select' 'm_V_20' <Predicate = (!icmp_ln93 & !icmp_ln10_1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln9_1 = trunc i32 %m_V_20" [rsa.cpp:9]   --->   Operation 75 'trunc' 'trunc_ln9_1' <Predicate = (!icmp_ln93 & !icmp_ln10_1)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (2.55ns)   --->   "%m_V_21 = add i32 %m_V_20, i32 %conv_i_i35"   --->   Operation 76 'add' 'm_V_21' <Predicate = (!icmp_ln93 & !icmp_ln10_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %m_V_21, i32 1, i32 31"   --->   Operation 77 'partselect' 'tmp_2' <Predicate = (!icmp_ln93 & !icmp_ln10_1)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %m_V_20, i32 1, i32 31"   --->   Operation 78 'partselect' 'tmp_3' <Predicate = (!icmp_ln93 & !icmp_ln10_1)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.73ns)   --->   "%select_ln16_1 = select i1 %trunc_ln9_1, i31 %tmp_2, i31 %tmp_3" [rsa.cpp:16]   --->   Operation 79 'select' 'select_ln16_1' <Predicate = (!icmp_ln93 & !icmp_ln10_1)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%r_V = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %empty_28, i32 1, i32 15"   --->   Operation 80 'partselect' 'r_V' <Predicate = (!icmp_ln93 & !icmp_ln10_1)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln1669_2 = zext i15 %r_V"   --->   Operation 81 'zext' 'zext_ln1669_2' <Predicate = (!icmp_ln93 & !icmp_ln10_1)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln10 = br void %for.body.i34" [rsa.cpp:10]   --->   Operation 82 'br' 'br_ln10' <Predicate = (!icmp_ln93 & !icmp_ln10_1)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%d_V_load_1 = load i16 %d_V"   --->   Operation 83 'load' 'd_V_load_1' <Predicate = (!icmp_ln93 & icmp_ln10_1)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (2.47ns)   --->   "%icmp_ln1031_1 = icmp_ult  i31 %m_V_9, i31 %zext_ln93"   --->   Operation 84 'icmp' 'icmp_ln1031_1' <Predicate = (!icmp_ln93 & icmp_ln10_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node t_V)   --->   "%xor_ln1031_1 = xor i1 %icmp_ln1031_1, i1 1"   --->   Operation 85 'xor' 'xor_ln1031_1' <Predicate = (!icmp_ln93 & icmp_ln10_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln186_1 = trunc i31 %m_V_9"   --->   Operation 86 'trunc' 'trunc_ln186_1' <Predicate = (!icmp_ln93 & icmp_ln10_1)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (2.07ns)   --->   "%sub_ln24_1 = sub i16 %trunc_ln186_1, i16 %N_V" [rsa.cpp:24]   --->   Operation 87 'sub' 'sub_ln24_1' <Predicate = (!icmp_ln93 & icmp_ln10_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.97ns) (out node of the LUT)   --->   "%t_V = select i1 %xor_ln1031_1, i16 %sub_ln24_1, i16 %trunc_ln186_1" [rsa.cpp:24]   --->   Operation 88 'select' 't_V' <Predicate = (!icmp_ln93 & icmp_ln10_1)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%r_V_2 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %d_V_load_1, i32 1, i32 15"   --->   Operation 89 'partselect' 'r_V_2' <Predicate = (!icmp_ln93 & icmp_ln10_1)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln1669_1 = zext i15 %r_V_2"   --->   Operation 90 'zext' 'zext_ln1669_1' <Predicate = (!icmp_ln93 & icmp_ln10_1)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (2.31ns)   --->   "%icmp_ln1019 = icmp_eq  i15 %r_V_2, i15 0"   --->   Operation 91 'icmp' 'icmp_ln1019' <Predicate = (!icmp_ln93 & icmp_ln10_1)> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %icmp_ln1019, void %for.inc, void %for.end.exitStub" [rsa.cpp:103]   --->   Operation 92 'br' 'br_ln103' <Predicate = (!icmp_ln93 & icmp_ln10_1)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (1.58ns)   --->   "%store_ln93 = store i16 %t_V, i16 %a_V" [rsa.cpp:93]   --->   Operation 93 'store' 'store_ln93' <Predicate = (!icmp_ln93 & icmp_ln10_1 & !icmp_ln1019)> <Delay = 1.58>
ST_4 : Operation 94 [1/1] (1.58ns)   --->   "%store_ln93 = store i16 %zext_ln1669_1, i16 %d_V" [rsa.cpp:93]   --->   Operation 94 'store' 'store_ln93' <Predicate = (!icmp_ln93 & icmp_ln10_1 & !icmp_ln1019)> <Delay = 1.58>
ST_4 : Operation 95 [1/1] (1.58ns)   --->   "%store_ln93 = store i5 %i_9, i5 %i" [rsa.cpp:93]   --->   Operation 95 'store' 'store_ln93' <Predicate = (!icmp_ln93 & icmp_ln10_1 & !icmp_ln1019)> <Delay = 1.58>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln93 = br void %for.cond" [rsa.cpp:93]   --->   Operation 96 'br' 'br_ln93' <Predicate = (!icmp_ln93 & icmp_ln10_1 & !icmp_ln1019)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i16 %a_V_3"   --->   Operation 97 'ret' 'ret_ln0' <Predicate = (icmp_ln10_1 & icmp_ln1019) | (icmp_ln93)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ N]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ d]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                   (alloca           ) [ 01111]
d_V                 (alloca           ) [ 01111]
m_V                 (alloca           ) [ 01111]
a_V                 (alloca           ) [ 01111]
p_read_1            (read             ) [ 00000]
specinterface_ln0   (specinterface    ) [ 00000]
N_V                 (read             ) [ 00111]
specinterface_ln0   (specinterface    ) [ 00000]
d_read              (read             ) [ 00000]
conv_i_i35          (zext             ) [ 00111]
zext_ln93           (zext             ) [ 00111]
store_ln93          (store            ) [ 00000]
store_ln93          (store            ) [ 00000]
store_ln93          (store            ) [ 00000]
store_ln93          (store            ) [ 00000]
br_ln93             (br               ) [ 00000]
i_6                 (load             ) [ 00000]
a_V_3               (load             ) [ 00111]
b_V                 (load             ) [ 00011]
icmp_ln93           (icmp             ) [ 00111]
empty               (speclooptripcount) [ 00000]
i_9                 (add              ) [ 00011]
br_ln93             (br               ) [ 00000]
d_V_load            (load             ) [ 00000]
specloopname_ln1633 (specloopname     ) [ 00000]
trunc_ln8           (trunc            ) [ 00111]
br_ln94             (br               ) [ 00000]
zext_ln1495         (zext             ) [ 00010]
br_ln10             (br               ) [ 00111]
empty_30            (phi              ) [ 00010]
i_1                 (phi              ) [ 00010]
m_V_2               (phi              ) [ 00010]
icmp_ln10           (icmp             ) [ 00111]
empty_31            (speclooptripcount) [ 00000]
i_7                 (add              ) [ 00111]
br_ln10             (br               ) [ 00000]
specloopname_ln1633 (specloopname     ) [ 00000]
zext_ln10           (zext             ) [ 00000]
m_V_16              (add              ) [ 00000]
trunc_ln10          (trunc            ) [ 00000]
m_V_17              (select           ) [ 00000]
trunc_ln9           (trunc            ) [ 00000]
m_V_18              (add              ) [ 00000]
tmp                 (partselect       ) [ 00000]
tmp_1               (partselect       ) [ 00000]
select_ln16         (select           ) [ 00111]
r_V_1               (partselect       ) [ 00000]
zext_ln1669         (zext             ) [ 00111]
br_ln10             (br               ) [ 00111]
icmp_ln1031         (icmp             ) [ 00000]
xor_ln1031          (xor              ) [ 00000]
trunc_ln186         (trunc            ) [ 00000]
sub_ln24            (sub              ) [ 00000]
m_V_15              (select           ) [ 00000]
store_ln98          (store            ) [ 00000]
br_ln98             (br               ) [ 00000]
zext_ln1495_1       (zext             ) [ 00101]
br_ln10             (br               ) [ 00111]
empty_28            (phi              ) [ 00001]
i_3                 (phi              ) [ 00001]
m_V_9               (phi              ) [ 00001]
icmp_ln10_1         (icmp             ) [ 00111]
empty_29            (speclooptripcount) [ 00000]
i_8                 (add              ) [ 00111]
br_ln10             (br               ) [ 00000]
specloopname_ln1633 (specloopname     ) [ 00000]
zext_ln10_1         (zext             ) [ 00000]
m_V_19              (add              ) [ 00000]
trunc_ln10_1        (trunc            ) [ 00000]
m_V_20              (select           ) [ 00000]
trunc_ln9_1         (trunc            ) [ 00000]
m_V_21              (add              ) [ 00000]
tmp_2               (partselect       ) [ 00000]
tmp_3               (partselect       ) [ 00000]
select_ln16_1       (select           ) [ 00111]
r_V                 (partselect       ) [ 00000]
zext_ln1669_2       (zext             ) [ 00111]
br_ln10             (br               ) [ 00111]
d_V_load_1          (load             ) [ 00000]
icmp_ln1031_1       (icmp             ) [ 00000]
xor_ln1031_1        (xor              ) [ 00000]
trunc_ln186_1       (trunc            ) [ 00000]
sub_ln24_1          (sub              ) [ 00000]
t_V                 (select           ) [ 00000]
r_V_2               (partselect       ) [ 00000]
zext_ln1669_1       (zext             ) [ 00000]
icmp_ln1019         (icmp             ) [ 00111]
br_ln103            (br               ) [ 00000]
store_ln93          (store            ) [ 00000]
store_ln93          (store            ) [ 00000]
store_ln93          (store            ) [ 00000]
br_ln93             (br               ) [ 00000]
ret_ln0             (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="N">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="d">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="i_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="d_V_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="d_V/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="m_V_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m_V/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="a_V_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_V/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="p_read_1_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="0"/>
<pin id="83" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="N_V_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="0" index="1" bw="16" slack="0"/>
<pin id="89" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N_V/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="d_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="0"/>
<pin id="95" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_read/1 "/>
</bind>
</comp>

<comp id="98" class="1005" name="empty_30_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="100" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_30 (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="empty_30_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="15" slack="0"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_30/3 "/>
</bind>
</comp>

<comp id="107" class="1005" name="i_1_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="5" slack="1"/>
<pin id="109" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="i_1_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="5" slack="0"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="1" slack="1"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="118" class="1005" name="m_V_2_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="31" slack="1"/>
<pin id="120" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="m_V_2 (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="m_V_2_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="31" slack="0"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="1" slack="1"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m_V_2/3 "/>
</bind>
</comp>

<comp id="129" class="1005" name="empty_28_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="131" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_28 (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="empty_28_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="15" slack="0"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_28/4 "/>
</bind>
</comp>

<comp id="138" class="1005" name="i_3_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="5" slack="1"/>
<pin id="140" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="i_3_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="1"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="5" slack="0"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/4 "/>
</bind>
</comp>

<comp id="149" class="1005" name="m_V_9_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="31" slack="1"/>
<pin id="151" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="m_V_9 (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="m_V_9_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="31" slack="0"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m_V_9/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_load_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="1"/>
<pin id="162" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_V_load/2 d_V_load_1/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="conv_i_i35_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="16" slack="0"/>
<pin id="165" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv_i_i35/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="zext_ln93_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="16" slack="0"/>
<pin id="169" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln93_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="16" slack="0"/>
<pin id="173" dir="0" index="1" bw="16" slack="0"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln93_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="16" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln93_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="16" slack="0"/>
<pin id="183" dir="0" index="1" bw="16" slack="0"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln93_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="5" slack="0"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="i_6_load_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="5" slack="1"/>
<pin id="193" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_6/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="a_V_3_load_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="1"/>
<pin id="196" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_V_3/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="b_V_load_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="16" slack="1"/>
<pin id="199" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_V/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="icmp_ln93_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="5" slack="0"/>
<pin id="202" dir="0" index="1" bw="5" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln93/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="i_9_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="5" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_9/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="trunc_ln8_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="0"/>
<pin id="214" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln8/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln1495_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1495/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="icmp_ln10_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="5" slack="0"/>
<pin id="222" dir="0" index="1" bw="5" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="i_7_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="5" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln10_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="31" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="m_V_16_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="31" slack="0"/>
<pin id="238" dir="0" index="1" bw="16" slack="1"/>
<pin id="239" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_V_16/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="trunc_ln10_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="16" slack="0"/>
<pin id="243" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln10/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="m_V_17_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="0"/>
<pin id="248" dir="0" index="2" bw="31" slack="0"/>
<pin id="249" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_V_17/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="trunc_ln9_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln9/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="m_V_18_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="16" slack="2"/>
<pin id="260" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_V_18/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="31" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="0" index="2" bw="1" slack="0"/>
<pin id="266" dir="0" index="3" bw="6" slack="0"/>
<pin id="267" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="31" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="0" index="2" bw="1" slack="0"/>
<pin id="276" dir="0" index="3" bw="6" slack="0"/>
<pin id="277" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="select_ln16_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="31" slack="0"/>
<pin id="285" dir="0" index="2" bw="31" slack="0"/>
<pin id="286" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="r_V_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="15" slack="0"/>
<pin id="292" dir="0" index="1" bw="16" slack="0"/>
<pin id="293" dir="0" index="2" bw="1" slack="0"/>
<pin id="294" dir="0" index="3" bw="5" slack="0"/>
<pin id="295" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_1/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="zext_ln1669_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="15" slack="0"/>
<pin id="302" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1669/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="icmp_ln1031_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="31" slack="0"/>
<pin id="306" dir="0" index="1" bw="16" slack="2"/>
<pin id="307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1031/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="xor_ln1031_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1031/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="trunc_ln186_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="31" slack="0"/>
<pin id="317" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln186/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="sub_ln24_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="16" slack="0"/>
<pin id="321" dir="0" index="1" bw="16" slack="2"/>
<pin id="322" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln24/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="m_V_15_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="16" slack="0"/>
<pin id="327" dir="0" index="2" bw="16" slack="0"/>
<pin id="328" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_V_15/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="store_ln98_store_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="16" slack="0"/>
<pin id="334" dir="0" index="1" bw="16" slack="2"/>
<pin id="335" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="zext_ln1495_1_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="339" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1495_1/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="icmp_ln10_1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="0"/>
<pin id="342" dir="0" index="1" bw="5" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10_1/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="i_8_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="5" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln10_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="31" slack="0"/>
<pin id="354" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10_1/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="m_V_19_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="31" slack="0"/>
<pin id="358" dir="0" index="1" bw="16" slack="1"/>
<pin id="359" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_V_19/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="trunc_ln10_1_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="16" slack="0"/>
<pin id="363" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln10_1/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="m_V_20_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="32" slack="0"/>
<pin id="368" dir="0" index="2" bw="31" slack="0"/>
<pin id="369" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_V_20/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="trunc_ln9_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln9_1/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="m_V_21_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="0" index="1" bw="16" slack="3"/>
<pin id="380" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_V_21/4 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_2_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="31" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="0"/>
<pin id="385" dir="0" index="2" bw="1" slack="0"/>
<pin id="386" dir="0" index="3" bw="6" slack="0"/>
<pin id="387" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_3_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="31" slack="0"/>
<pin id="394" dir="0" index="1" bw="32" slack="0"/>
<pin id="395" dir="0" index="2" bw="1" slack="0"/>
<pin id="396" dir="0" index="3" bw="6" slack="0"/>
<pin id="397" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="select_ln16_1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="31" slack="0"/>
<pin id="405" dir="0" index="2" bw="31" slack="0"/>
<pin id="406" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16_1/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="r_V_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="15" slack="0"/>
<pin id="412" dir="0" index="1" bw="16" slack="0"/>
<pin id="413" dir="0" index="2" bw="1" slack="0"/>
<pin id="414" dir="0" index="3" bw="5" slack="0"/>
<pin id="415" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="zext_ln1669_2_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="15" slack="0"/>
<pin id="422" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1669_2/4 "/>
</bind>
</comp>

<comp id="424" class="1004" name="icmp_ln1031_1_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="31" slack="0"/>
<pin id="426" dir="0" index="1" bw="16" slack="3"/>
<pin id="427" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1031_1/4 "/>
</bind>
</comp>

<comp id="429" class="1004" name="xor_ln1031_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1031_1/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="trunc_ln186_1_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="31" slack="0"/>
<pin id="437" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln186_1/4 "/>
</bind>
</comp>

<comp id="439" class="1004" name="sub_ln24_1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="16" slack="0"/>
<pin id="441" dir="0" index="1" bw="16" slack="3"/>
<pin id="442" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln24_1/4 "/>
</bind>
</comp>

<comp id="444" class="1004" name="t_V_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="16" slack="0"/>
<pin id="447" dir="0" index="2" bw="16" slack="0"/>
<pin id="448" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_V/4 "/>
</bind>
</comp>

<comp id="452" class="1004" name="r_V_2_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="15" slack="0"/>
<pin id="454" dir="0" index="1" bw="16" slack="0"/>
<pin id="455" dir="0" index="2" bw="1" slack="0"/>
<pin id="456" dir="0" index="3" bw="5" slack="0"/>
<pin id="457" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_2/4 "/>
</bind>
</comp>

<comp id="462" class="1004" name="zext_ln1669_1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="15" slack="0"/>
<pin id="464" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1669_1/4 "/>
</bind>
</comp>

<comp id="466" class="1004" name="icmp_ln1019_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="15" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019/4 "/>
</bind>
</comp>

<comp id="472" class="1004" name="store_ln93_store_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="16" slack="0"/>
<pin id="474" dir="0" index="1" bw="16" slack="3"/>
<pin id="475" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/4 "/>
</bind>
</comp>

<comp id="477" class="1004" name="store_ln93_store_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="15" slack="0"/>
<pin id="479" dir="0" index="1" bw="16" slack="3"/>
<pin id="480" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/4 "/>
</bind>
</comp>

<comp id="482" class="1004" name="store_ln93_store_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="5" slack="2"/>
<pin id="484" dir="0" index="1" bw="5" slack="3"/>
<pin id="485" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/4 "/>
</bind>
</comp>

<comp id="486" class="1005" name="i_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="5" slack="0"/>
<pin id="488" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="493" class="1005" name="d_V_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="16" slack="0"/>
<pin id="495" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="d_V "/>
</bind>
</comp>

<comp id="500" class="1005" name="m_V_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="16" slack="0"/>
<pin id="502" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="m_V "/>
</bind>
</comp>

<comp id="507" class="1005" name="a_V_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="16" slack="0"/>
<pin id="509" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="a_V "/>
</bind>
</comp>

<comp id="514" class="1005" name="N_V_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="16" slack="2"/>
<pin id="516" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="N_V "/>
</bind>
</comp>

<comp id="520" class="1005" name="conv_i_i35_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="2"/>
<pin id="522" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="conv_i_i35 "/>
</bind>
</comp>

<comp id="526" class="1005" name="zext_ln93_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="31" slack="2"/>
<pin id="528" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln93 "/>
</bind>
</comp>

<comp id="532" class="1005" name="a_V_3_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="16" slack="2"/>
<pin id="534" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="a_V_3 "/>
</bind>
</comp>

<comp id="539" class="1005" name="icmp_ln93_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="2"/>
<pin id="541" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln93 "/>
</bind>
</comp>

<comp id="543" class="1005" name="i_9_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="5" slack="2"/>
<pin id="545" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="i_9 "/>
</bind>
</comp>

<comp id="548" class="1005" name="trunc_ln8_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="1"/>
<pin id="550" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln8 "/>
</bind>
</comp>

<comp id="552" class="1005" name="zext_ln1495_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="1"/>
<pin id="554" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1495 "/>
</bind>
</comp>

<comp id="560" class="1005" name="i_7_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="5" slack="0"/>
<pin id="562" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="565" class="1005" name="select_ln16_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="31" slack="0"/>
<pin id="567" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="select_ln16 "/>
</bind>
</comp>

<comp id="570" class="1005" name="zext_ln1669_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="16" slack="0"/>
<pin id="572" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="zext_ln1669 "/>
</bind>
</comp>

<comp id="575" class="1005" name="zext_ln1495_1_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="1"/>
<pin id="577" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1495_1 "/>
</bind>
</comp>

<comp id="583" class="1005" name="i_8_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="5" slack="0"/>
<pin id="585" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="588" class="1005" name="select_ln16_1_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="31" slack="0"/>
<pin id="590" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="select_ln16_1 "/>
</bind>
</comp>

<comp id="593" class="1005" name="zext_ln1669_2_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="16" slack="0"/>
<pin id="595" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="zext_ln1669_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="26" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="26" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="110"><net_src comp="30" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="107" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="121"><net_src comp="48" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="118" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="141"><net_src comp="30" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="48" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="166"><net_src comp="86" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="86" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="80" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="180"><net_src comp="28" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="92" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="30" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="204"><net_src comp="191" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="32" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="191" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="42" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="160" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="197" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="111" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="32" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="111" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="42" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="235"><net_src comp="122" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="101" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="241" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="236" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="232" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="256"><net_src comp="245" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="245" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="268"><net_src comp="52" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="257" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="270"><net_src comp="6" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="271"><net_src comp="54" pin="0"/><net_sink comp="262" pin=3"/></net>

<net id="278"><net_src comp="52" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="245" pin="3"/><net_sink comp="272" pin=1"/></net>

<net id="280"><net_src comp="6" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="281"><net_src comp="54" pin="0"/><net_sink comp="272" pin=3"/></net>

<net id="287"><net_src comp="253" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="262" pin="4"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="272" pin="4"/><net_sink comp="282" pin=2"/></net>

<net id="296"><net_src comp="56" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="101" pin="4"/><net_sink comp="290" pin=1"/></net>

<net id="298"><net_src comp="6" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="299"><net_src comp="58" pin="0"/><net_sink comp="290" pin=3"/></net>

<net id="303"><net_src comp="290" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="122" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="304" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="60" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="318"><net_src comp="122" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="323"><net_src comp="315" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="309" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="319" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="315" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="336"><net_src comp="324" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="344"><net_src comp="142" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="32" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="142" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="42" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="153" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="352" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="364"><net_src comp="132" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="370"><net_src comp="361" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="356" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="352" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="376"><net_src comp="365" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="365" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="388"><net_src comp="52" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="377" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="390"><net_src comp="6" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="391"><net_src comp="54" pin="0"/><net_sink comp="382" pin=3"/></net>

<net id="398"><net_src comp="52" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="365" pin="3"/><net_sink comp="392" pin=1"/></net>

<net id="400"><net_src comp="6" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="401"><net_src comp="54" pin="0"/><net_sink comp="392" pin=3"/></net>

<net id="407"><net_src comp="373" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="382" pin="4"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="392" pin="4"/><net_sink comp="402" pin=2"/></net>

<net id="416"><net_src comp="56" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="132" pin="4"/><net_sink comp="410" pin=1"/></net>

<net id="418"><net_src comp="6" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="419"><net_src comp="58" pin="0"/><net_sink comp="410" pin=3"/></net>

<net id="423"><net_src comp="410" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="428"><net_src comp="153" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="433"><net_src comp="424" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="60" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="438"><net_src comp="153" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="443"><net_src comp="435" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="449"><net_src comp="429" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="439" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="435" pin="1"/><net_sink comp="444" pin=2"/></net>

<net id="458"><net_src comp="56" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="160" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="460"><net_src comp="6" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="461"><net_src comp="58" pin="0"/><net_sink comp="452" pin=3"/></net>

<net id="465"><net_src comp="452" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="470"><net_src comp="452" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="62" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="444" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="481"><net_src comp="462" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="489"><net_src comp="64" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="491"><net_src comp="486" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="492"><net_src comp="486" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="496"><net_src comp="68" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="498"><net_src comp="493" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="499"><net_src comp="493" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="503"><net_src comp="72" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="505"><net_src comp="500" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="506"><net_src comp="500" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="510"><net_src comp="76" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="512"><net_src comp="507" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="513"><net_src comp="507" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="517"><net_src comp="86" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="523"><net_src comp="163" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="525"><net_src comp="520" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="529"><net_src comp="167" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="531"><net_src comp="526" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="535"><net_src comp="194" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="542"><net_src comp="200" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="546"><net_src comp="206" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="551"><net_src comp="212" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="216" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="563"><net_src comp="226" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="568"><net_src comp="282" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="573"><net_src comp="300" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="578"><net_src comp="337" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="586"><net_src comp="346" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="591"><net_src comp="402" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="596"><net_src comp="420" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="132" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: Loop_VITIS_LOOP_93_1_proc : p_read | {1 }
	Port: Loop_VITIS_LOOP_93_1_proc : N | {1 }
	Port: Loop_VITIS_LOOP_93_1_proc : d | {1 }
  - Chain level:
	State 1
		store_ln93 : 1
		store_ln93 : 1
	State 2
		icmp_ln93 : 1
		i_9 : 1
		br_ln93 : 2
		trunc_ln8 : 1
		br_ln94 : 2
		zext_ln1495 : 1
	State 3
		icmp_ln10 : 1
		i_7 : 1
		br_ln10 : 2
		zext_ln10 : 1
		m_V_16 : 2
		trunc_ln10 : 1
		m_V_17 : 3
		trunc_ln9 : 4
		m_V_18 : 4
		tmp : 5
		tmp_1 : 4
		select_ln16 : 6
		r_V_1 : 1
		zext_ln1669 : 2
		icmp_ln1031 : 1
		xor_ln1031 : 2
		trunc_ln186 : 1
		sub_ln24 : 2
		m_V_15 : 3
		store_ln98 : 4
	State 4
		icmp_ln10_1 : 1
		i_8 : 1
		br_ln10 : 2
		zext_ln10_1 : 1
		m_V_19 : 2
		trunc_ln10_1 : 1
		m_V_20 : 3
		trunc_ln9_1 : 4
		m_V_21 : 4
		tmp_2 : 5
		tmp_3 : 4
		select_ln16_1 : 6
		r_V : 1
		zext_ln1669_2 : 2
		icmp_ln1031_1 : 1
		xor_ln1031_1 : 2
		trunc_ln186_1 : 1
		sub_ln24_1 : 2
		t_V : 3
		r_V_2 : 1
		zext_ln1669_1 : 2
		icmp_ln1019 : 2
		br_ln103 : 3
		store_ln93 : 4
		store_ln93 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |      i_9_fu_206      |    0    |    13   |
|          |      i_7_fu_226      |    0    |    13   |
|          |     m_V_16_fu_236    |    0    |    38   |
|    add   |     m_V_18_fu_257    |    0    |    39   |
|          |      i_8_fu_346      |    0    |    13   |
|          |     m_V_19_fu_356    |    0    |    38   |
|          |     m_V_21_fu_377    |    0    |    39   |
|----------|----------------------|---------|---------|
|          |     m_V_17_fu_245    |    0    |    32   |
|          |  select_ln16_fu_282  |    0    |    31   |
|  select  |     m_V_15_fu_324    |    0    |    16   |
|          |     m_V_20_fu_365    |    0    |    32   |
|          | select_ln16_1_fu_402 |    0    |    31   |
|          |      t_V_fu_444      |    0    |    16   |
|----------|----------------------|---------|---------|
|          |   icmp_ln93_fu_200   |    0    |    9    |
|          |   icmp_ln10_fu_220   |    0    |    9    |
|   icmp   |  icmp_ln1031_fu_304  |    0    |    17   |
|          |  icmp_ln10_1_fu_340  |    0    |    9    |
|          | icmp_ln1031_1_fu_424 |    0    |    17   |
|          |  icmp_ln1019_fu_466  |    0    |    12   |
|----------|----------------------|---------|---------|
|    sub   |    sub_ln24_fu_319   |    0    |    23   |
|          |   sub_ln24_1_fu_439  |    0    |    23   |
|----------|----------------------|---------|---------|
|    xor   |   xor_ln1031_fu_309  |    0    |    2    |
|          |  xor_ln1031_1_fu_429 |    0    |    2    |
|----------|----------------------|---------|---------|
|          |  p_read_1_read_fu_80 |    0    |    0    |
|   read   |    N_V_read_fu_86    |    0    |    0    |
|          |   d_read_read_fu_92  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   conv_i_i35_fu_163  |    0    |    0    |
|          |   zext_ln93_fu_167   |    0    |    0    |
|          |  zext_ln1495_fu_216  |    0    |    0    |
|          |   zext_ln10_fu_232   |    0    |    0    |
|   zext   |  zext_ln1669_fu_300  |    0    |    0    |
|          | zext_ln1495_1_fu_337 |    0    |    0    |
|          |  zext_ln10_1_fu_352  |    0    |    0    |
|          | zext_ln1669_2_fu_420 |    0    |    0    |
|          | zext_ln1669_1_fu_462 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   trunc_ln8_fu_212   |    0    |    0    |
|          |   trunc_ln10_fu_241  |    0    |    0    |
|          |   trunc_ln9_fu_253   |    0    |    0    |
|   trunc  |  trunc_ln186_fu_315  |    0    |    0    |
|          |  trunc_ln10_1_fu_361 |    0    |    0    |
|          |  trunc_ln9_1_fu_373  |    0    |    0    |
|          | trunc_ln186_1_fu_435 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |      tmp_fu_262      |    0    |    0    |
|          |     tmp_1_fu_272     |    0    |    0    |
|          |     r_V_1_fu_290     |    0    |    0    |
|partselect|     tmp_2_fu_382     |    0    |    0    |
|          |     tmp_3_fu_392     |    0    |    0    |
|          |      r_V_fu_410      |    0    |    0    |
|          |     r_V_2_fu_452     |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   474   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|     N_V_reg_514     |   16   |
|    a_V_3_reg_532    |   16   |
|     a_V_reg_507     |   16   |
|  conv_i_i35_reg_520 |   32   |
|     d_V_reg_493     |   16   |
|   empty_28_reg_129  |   16   |
|   empty_30_reg_98   |   16   |
|     i_1_reg_107     |    5   |
|     i_3_reg_138     |    5   |
|     i_7_reg_560     |    5   |
|     i_8_reg_583     |    5   |
|     i_9_reg_543     |    5   |
|      i_reg_486      |    5   |
|  icmp_ln93_reg_539  |    1   |
|    m_V_2_reg_118    |   31   |
|    m_V_9_reg_149    |   31   |
|     m_V_reg_500     |   16   |
|select_ln16_1_reg_588|   31   |
| select_ln16_reg_565 |   31   |
|  trunc_ln8_reg_548  |    1   |
|zext_ln1495_1_reg_575|   32   |
| zext_ln1495_reg_552 |   32   |
|zext_ln1669_2_reg_593|   16   |
| zext_ln1669_reg_570 |   16   |
|  zext_ln93_reg_526  |   31   |
+---------------------+--------+
|        Total        |   427  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   474  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   427  |    -   |
+-----------+--------+--------+
|   Total   |   427  |   474  |
+-----------+--------+--------+
