C:\Program Files\Lattice\diamond\3.13\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  "C:\Users\enact\Projects\Fipsy-FPGA-edu\Examples\FipsyV2 - XO2-1200\1. Blinky\project_files\Implementation"  -flow prepass  -gcc_prepass  -osrd  "C:\Users\enact\Projects\Fipsy-FPGA-edu\Examples\FipsyV2 - XO2-1200\1. Blinky\project_files\Implementation\synwork\Implementation_prem.srd"   -part LCMXO2_1200HC  -package SG32C  -grade -4    -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -lattice -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile "C:\Users\enact\Projects\Fipsy-FPGA-edu\Examples\FipsyV2 - XO2-1200\1. Blinky\project_files\Implementation\synlog\report\Implementation_premap.xml" -merge_inferred_clocks 0  -implementation  Implementation  -oedif  "C:\Users\enact\Projects\Fipsy-FPGA-edu\Examples\FipsyV2 - XO2-1200\1. Blinky\project_files\Implementation\Implementation.edi"  -conchk_prepass  "C:\Users\enact\Projects\Fipsy-FPGA-edu\Examples\FipsyV2 - XO2-1200\1. Blinky\project_files\Implementation\Implementation_cck.rpt"   -autoconstraint  -freq 1.000   "C:\Users\enact\Projects\Fipsy-FPGA-edu\Examples\FipsyV2 - XO2-1200\1. Blinky\project_files\Implementation\synwork\Implementation_mult.srs"  -devicelib  "C:\Program Files\Lattice\diamond\3.13\synpbase\lib\lucent\machxo2.v"  -devicelib  "C:\Program Files\Lattice\diamond\3.13\synpbase\lib\lucent\pmi_def.v"  -ologparam  "C:\Users\enact\Projects\Fipsy-FPGA-edu\Examples\FipsyV2 - XO2-1200\1. Blinky\project_files\Implementation\syntmp\Implementation.plg"  -osyn  "C:\Users\enact\Projects\Fipsy-FPGA-edu\Examples\FipsyV2 - XO2-1200\1. Blinky\project_files\Implementation\synwork\Implementation_prem.srd"  -prjdir  "C:\Users\enact\Projects\Fipsy-FPGA-edu\Examples\FipsyV2 - XO2-1200\1. Blinky\project_files\Implementation\"  -prjname  Implementation_syn  -log  "C:\Users\enact\Projects\Fipsy-FPGA-edu\Examples\FipsyV2 - XO2-1200\1. Blinky\project_files\Implementation\synlog\Implementation_premap.srr"  -sn  2023.03  -jobname  "premap" 
relcom:..\..\..\..\..\..\..\..\..\..\Program Files\Lattice\diamond\3.13\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir "C:\Users\enact\Projects\Fipsy-FPGA-edu\Examples\FipsyV2 - XO2-1200\1. Blinky\project_files\Implementation" -flow prepass -gcc_prepass -osrd "C:\Users\enact\Projects\Fipsy-FPGA-edu\Examples\FipsyV2 - XO2-1200\1. Blinky\project_files\Implementation\synwork\Implementation_prem.srd" -part LCMXO2_1200HC -package SG32C -grade -4 -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -lattice -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile "C:\Users\enact\Projects\Fipsy-FPGA-edu\Examples\FipsyV2 - XO2-1200\1. Blinky\project_files\Implementation\synlog\report\Implementation_premap.xml" -merge_inferred_clocks 0 -implementation Implementation -oedif "C:\Users\enact\Projects\Fipsy-FPGA-edu\Examples\FipsyV2 - XO2-1200\1. Blinky\project_files\Implementation\Implementation.edi" -conchk_prepass "C:\Users\enact\Projects\Fipsy-FPGA-edu\Examples\FipsyV2 - XO2-1200\1. Blinky\project_files\Implementation\Implementation_cck.rpt" -autoconstraint -freq 1.000 "C:\Users\enact\Projects\Fipsy-FPGA-edu\Examples\FipsyV2 - XO2-1200\1. Blinky\project_files\Implementation\synwork\Implementation_mult.srs" -devicelib "C:\Program Files\Lattice\diamond\3.13\synpbase\lib\lucent\machxo2.v" -devicelib "C:\Program Files\Lattice\diamond\3.13\synpbase\lib\lucent\pmi_def.v" -ologparam "C:\Users\enact\Projects\Fipsy-FPGA-edu\Examples\FipsyV2 - XO2-1200\1. Blinky\project_files\Implementation\syntmp\Implementation.plg" -osyn "C:\Users\enact\Projects\Fipsy-FPGA-edu\Examples\FipsyV2 - XO2-1200\1. Blinky\project_files\Implementation\synwork\Implementation_prem.srd" -prjdir "C:\Users\enact\Projects\Fipsy-FPGA-edu\Examples\FipsyV2 - XO2-1200\1. Blinky\project_files\Implementation\" -prjname Implementation_syn -log "C:\Users\enact\Projects\Fipsy-FPGA-edu\Examples\FipsyV2 - XO2-1200\1. Blinky\project_files\Implementation\synlog\Implementation_premap.srr" -sn 2023.03 -jobname "premap"
rc:1 success:1 runtime:2
file:..\synwork\implementation_prem.srd|io:o|time:1724799610|size:4282|exec:0|csum:
file:..\implementation.edi|io:o|time:0|size:-1|exec:0|csum:
file:..\implementation_cck.rpt|io:o|time:1724799610|size:2462|exec:0|csum:
file:..\synwork\implementation_mult.srs|io:i|time:1724799609|size:2727|exec:0|csum:1CCB4A34E6ED12DE1CBDB2C2014DA38F
file:..\..\..\..\..\..\..\..\..\..\program files\lattice\diamond\3.13\synpbase\lib\lucent\machxo2.v|io:i|time:1691686602|size:54295|exec:0|csum:CFBBE5B6AB5A98F0C71C4E305509B0E3
file:..\..\..\..\..\..\..\..\..\..\program files\lattice\diamond\3.13\synpbase\lib\lucent\pmi_def.v|io:i|time:1691686602|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:"c:\users\enact\projects\fipsy-fpga-edu\examples\fipsyv2 - xo2-1200\1. blinky\project_files\implementation\syntmp\implementation.plg"|io:o|time:0|size:-1|exec:0|csum:
file:..\synwork\implementation_prem.srd|io:o|time:1724799610|size:4282|exec:0|csum:
file:..\synlog\implementation_premap.srr|io:o|time:1724799611|size:7928|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\..\program files\lattice\diamond\3.13\synpbase\bin64\m_gen_lattice.exe|io:i|time:1693500090|size:46102016|exec:1|csum:39C6CE25C68DC18FC7D36829B768C215
