Amjad, H.2004. Model checking the AMBA protocol in HOL. Tech. rep., Computer Laboratory, University of Cambridge.
Christel Baier , Joost-Pieter Katoen, Principles of Model Checking (Representation and Mind Series), The MIT Press, 2008
Luca Benini , Giovanni De Micheli, Networks on Chips: A New SoC Paradigm, Computer, v.35 n.1, p.70-78, January 2002[doi>10.1109/2.976921]
Dominique Borrione , Amr Helmy , Laurence Pierre , Julien Schmaltz, A Generic Model for Formally Verifying NoC Communication Architectures: A Case Study, Proceedings of the First International Symposium on Networks-on-Chip, p.127-136, May 07-09, 2007[doi>10.1109/NOCS.2007.1]
Dominique Borrione , Amr Helmy , Laurence Pierre , Julien Schmaltz, Executable formal specification and validation of NoC communication infrastructures, Proceedings of the 21st annual symposium on Integrated circuits and system design, September 01-04, 2008, Gramado, Brazil[doi>10.1145/1404371.1404421]
Dominique Borrione , Amr Helmy , Laurence Pierre , Julien Schmaltz, A formal approach to the verification of networks on chip, EURASIP Journal on Embedded Systems, 2009, p.1-14, January 2009[doi>10.1155/2009/548324]
Satrajit Chatterjee , Michael Kishinevsky, Automatic generation of inductive invariants from high-level microarchitectural models of communication fabrics, Proceedings of the 22nd international conference on Computer Aided Verification, July 15-19, 2010, Edinburgh, UK[doi>10.1007/978-3-642-14295-6_29]
Chatterjee, S., Kishinevsky, M., and Ogras, U.2010. Quick formal modeling of communication fabrics to enable verification. InProceedings of the High Level Design Validation and Test Workshop (HLDVT’10). 42--49.
Thomas T. Cormen , Charles E. Leiserson , Ronald L. Rivest, Introduction to algorithms, MIT Press, Cambridge, MA, 1990
Dally, W.2009. The end of denial architecture. InProceedings of the Design Automation Conference (DAC’09).
W. J. Dally , C. L. Seitz, Deadlock-Free Message Routing in Multiprocessor Interconnection Networks, IEEE Transactions on Computers, v.36 n.5, p.547-553, May 1987[doi>10.1109/TC.1987.1676939]
William J. Dally , Brian Towles, Route packets, not wires: on-chip inteconnection networks, Proceedings of the 38th annual Design Automation Conference, p.684-689, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379048]
José Duato, A Necessary and Sufficient Condition for Deadlock-Free Adaptive Routing in Wormhole Networks, IEEE Transactions on Parallel and Distributed Systems, v.6 n.10, p.1055-1067, October 1995[doi>10.1109/71.473515]
José Duato, A Necessary and Sufficient Condition for Deadlock-Free Routing in Cut-Through and Store-and-Forward Networks, IEEE Transactions on Parallel and Distributed Systems, v.7 n.8, p.841-854, August 1996[doi>10.1109/71.532115]
Jose Duato , Sudhakar Yalamanchili , Ni Lionel, Interconnection Networks: An Engineering Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2002
Eric Fleury , Pierre Fraigniaud, A General Theory for Deadlock Avoidance in Wormhole-Routed Networks, IEEE Transactions on Parallel and Distributed Systems, v.9 n.7, p.626-638, July 1998[doi>10.1109/71.707539]
Biniam Gebremichael , Frits Vaandrager , Miaomiao Zhang , Kees Goossens , Edwin Rijpkema , Andrei Rădulescu, Deadlock prevention in the ÆTHEREAL protocol, Proceedings of the 13 IFIP WG 10.5 international conference on Correct Hardware Design and Verification Methods, October 03-06, 2005, Saarbrücken, Germany[doi>10.1007/11560548_28]
Christopher J. Glass , Lionel M. Ni, The turn model for adaptive routing, Journal of the ACM (JACM), v.41 n.5, p.874-902, Sept. 1994[doi>10.1145/185675.185682]
B. Hajek, Bounds on evacuation time for deflection routing, Distributed Computing, v.5 n.1, p.1-6, June 1991[doi>10.1007/BF02311228]
Helmy, A., Pierre, L., and Jantsch, A.2010. Theorem proving techniques for the formal verification of NoC communications with non-minimal adaptive routing. InProceedings of the IEEE Symposium on Design and Diagnostics of Electronic System (DDECS’10).
Kaufmann, M., Manolios, P., and Moore, J. S.2000.ACL2 Computer-Aided Reasoning: An Approach.Kluwer Academic Press.
K. Keutzer , A. R. Newton , J. M. Rabaey , A. Sangiovanni-Vincentelli, System-level design: orthogonalization of concerns and platform-based design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.19 n.12, p.1523-1543, November 2006[doi>10.1109/43.898830]
Fernando Moraes , Ney Calazans , Aline Mello , Leandro Möller , Luciano Ost, HERMES: an infrastructure for low area overhead packet-switching networks on chip, Integration, the VLSI Journal, v.38 n.1, p.69-93, October 2004[doi>10.1016/j.vlsi.2004.03.003]
Lionel M. Ni , Philip K. McKinley, A Survey of Wormhole Routing Techniques in Direct Networks, Computer, v.26 n.2, p.62-76, February 1993[doi>10.1109/2.191995]
Abhik Roychoudhury , Tulika Mitra , S. R. Karri, Using Formal Techniques to Debug the AMBA System-on-Chip Bus Protocol, Proceedings of the conference on Design, Automation and Test in Europe, p.10828, March 03-07, 2003
Schmaltz, J.2006. Une formalisation fonctionnelle des communications sur la puce. Ph.D. dissertation,, Joseph Fourier University, Grenoble. www.cs.ru.nl/~julien/. (In French.)
Schmaltz, J. and Borrione, D.2004. A functional approach to the formal specification of networks on chip. InProceedings of Formal Methods in Computer-Aided Design (FMCAD’04). Lecture Notes in Computer Science, vol. 3312, A. Hu and A. Martin Eds., Springer, Berlin, 52--66.
Julien Schmaltz , Dominique Borrione, Towards a formal theory of on chip communications in the ACL2 logic, Proceedings of the sixth international workshop on the ACL2 theorem prover and its applications, August 15-16, 2006, Seattle, Washington[doi>10.1145/1217975.1217985]
Julien Schmaltz , Dominique Borrione, A functional formalization of on chip communications, Formal Aspects of Computing, v.20 n.3, p.241-258, May 2008[doi>10.1007/s00165-007-0049-0]
Federico Silla , Manuel P. Malumbres , Antonio Robles , Pedro López , José Duato, Efficient Adaptive Routing in Networks of Workstations with Irregular Topology, Proceedings of the First International Workshop on Communication and Architectural Support for Network-Based Parallel Computing, p.46-60, February 01-02, 1997
Sami Taktak , Emmanuelle Encrenaz , Jean-Lou Desbarbieux, A Polynomial Algorithm to Prove Deadlock-Freeness of Wormhole Networks, Proceedings of the 2010 18th Euromicro Conference on Parallel, Distributed and Network-based Processing, p.121-128, February 17-19, 2010[doi>10.1109/PDP.2010.19]
Freek Verbeek , Julien Schmaltz, A formal proof of a necessary and sufficient condition for deadlock-free adaptive networks, Proceedings of the First international conference on Interactive Theorem Proving, July 11-14, 2010, Edinburgh, UK[doi>10.1007/978-3-642-14052-5_7]
Freek Verbeek , Julien Schmaltz, Formal specification of networks-on-chips: deadlock and evacuation, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Freek Verbeek , Julien Schmaltz, Proof Pearl: A Formal Proof of Dally and Seitz' Necessary and Sufficient Condition for Deadlock-Free Routing in Interconnection Networks, Journal of Automated Reasoning, v.48 n.4, p.419-439, April     2012[doi>10.1007/s10817-010-9206-x]
Freek Verbeek , Julien Schmaltz, A Comment on “A Necessary and Sufficient Condition for Deadlock-Free Adaptive Routing in Wormhole Networks”, IEEE Transactions on Parallel and Distributed Systems, v.22 n.10, p.1775-1776, October 2011[doi>10.1109/TPDS.2011.16]
Freek Verbeek , Julien Schmaltz, A Fast and Verified Algorithm for Proving Store-and-Forward Networks Deadlock-Free, Proceedings of the 2011 19th International Euromicro Conference on Parallel, Distributed and Network-Based Processing, p.3-10, February 09-11, 2011[doi>10.1109/PDP.2011.23]
Freek Verbeek , Julien Schmaltz, On Necessary and Sufficient Conditions for Deadlock-Free Routing in Wormhole Networks, IEEE Transactions on Parallel and Distributed Systems, v.22 n.12, p.2022-2032, December 2011[doi>10.1109/TPDS.2011.60]
