Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Apr 29 17:30:24 2020
| Host         : DESKTOP-D0BHML6 running 64-bit major release  (build 9200)
| Command      : report_methodology -file tictactoe_top_methodology_drc_routed.rpt -pb tictactoe_top_methodology_drc_routed.pb -rpx tictactoe_top_methodology_drc_routed.rpx
| Design       : tictactoe_top
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 59
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell   | 22         |
| LUTAR-1   | Warning          | LUT drives async reset alert  | 1          |
| TIMING-18 | Warning          | Missing input or output delay | 6          |
| TIMING-20 | Warning          | Non-clocked latch             | 30         |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin dc/bright_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin dc/clk25_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin dc/hCount_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin dc/hCount_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin dc/hCount_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin dc/hCount_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin dc/hCount_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin dc/hCount_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin dc/hCount_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin dc/hCount_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin dc/hCount_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin dc/hCount_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin dc/vCount_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin dc/vCount_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin dc/vCount_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin dc/vCount_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin dc/vCount_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin dc/vCount_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin dc/vCount_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin dc/vCount_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin dc/vCount_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin dc/vCount_reg[9]/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell tictactoe_sm_0/played0_reg_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vbc/played0_reg/CLR, vbc/played1_reg/CLR, vbc/played2_reg/CLR, vbc/played3_reg/CLR, vbc/played4_reg/CLR, vbc/played5_reg/CLR, vbc/played6_reg/CLR, vbc/played7_reg/CLR, vbc/played8_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on BtnC relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on BtnD relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on BtnL relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on BtnR relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on BtnU relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on Sw0 relative to clock(s) ClkPort
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch vbc/c0_reg[11] cannot be properly analyzed as its control pin vbc/c0_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch vbc/c0_reg[7] cannot be properly analyzed as its control pin vbc/c0_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch vbc/c1_reg[11] cannot be properly analyzed as its control pin vbc/c1_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch vbc/c1_reg[7] cannot be properly analyzed as its control pin vbc/c1_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch vbc/c2_reg[11] cannot be properly analyzed as its control pin vbc/c2_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch vbc/c2_reg[7] cannot be properly analyzed as its control pin vbc/c2_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch vbc/c3_reg[11] cannot be properly analyzed as its control pin vbc/c3_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch vbc/c3_reg[7] cannot be properly analyzed as its control pin vbc/c3_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch vbc/c4_reg[11] cannot be properly analyzed as its control pin vbc/c4_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch vbc/c4_reg[7] cannot be properly analyzed as its control pin vbc/c4_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch vbc/c5_reg[11] cannot be properly analyzed as its control pin vbc/c5_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch vbc/c5_reg[7] cannot be properly analyzed as its control pin vbc/c5_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch vbc/c6_reg[11] cannot be properly analyzed as its control pin vbc/c6_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch vbc/c6_reg[7] cannot be properly analyzed as its control pin vbc/c6_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch vbc/c7_reg[11] cannot be properly analyzed as its control pin vbc/c7_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch vbc/c7_reg[7] cannot be properly analyzed as its control pin vbc/c7_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch vbc/c8_reg[11] cannot be properly analyzed as its control pin vbc/c8_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch vbc/c8_reg[7] cannot be properly analyzed as its control pin vbc/c8_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch vbc/played0_reg cannot be properly analyzed as its control pin vbc/played0_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch vbc/played1_reg cannot be properly analyzed as its control pin vbc/played1_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch vbc/played2_reg cannot be properly analyzed as its control pin vbc/played2_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch vbc/played3_reg cannot be properly analyzed as its control pin vbc/played3_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch vbc/played4_reg cannot be properly analyzed as its control pin vbc/played4_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch vbc/played5_reg cannot be properly analyzed as its control pin vbc/played5_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch vbc/played6_reg cannot be properly analyzed as its control pin vbc/played6_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch vbc/played7_reg cannot be properly analyzed as its control pin vbc/played7_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch vbc/played8_reg cannot be properly analyzed as its control pin vbc/played8_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch vbc/rgb_reg[11] cannot be properly analyzed as its control pin vbc/rgb_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch vbc/rgb_reg[3] cannot be properly analyzed as its control pin vbc/rgb_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch vbc/rgb_reg[7] cannot be properly analyzed as its control pin vbc/rgb_reg[7]/G is not reached by a timing clock
Related violations: <none>


