INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:16:02 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             8.325ns  (required time - arrival time)
  Source:                 buffer42/dataReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.350ns period=14.700ns})
  Destination:            lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.350ns period=14.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.700ns  (clk rise@14.700ns - clk rise@0.000ns)
  Data Path Delay:        6.122ns  (logic 1.365ns (22.297%)  route 4.757ns (77.703%))
  Logic Levels:           15  (CARRY4=4 LUT3=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 15.183 - 14.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2999, unset)         0.508     0.508    buffer42/clk
                         FDRE                                         r  buffer42/dataReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer42/dataReg_reg[4]/Q
                         net (fo=7, unplaced)         0.423     1.157    buffer42/control/dataReg_reg[4]_0[4]
                         LUT3 (Prop_lut3_I0_O)        0.125     1.282 r  buffer42/control/outs[4]_i_4/O
                         net (fo=3, unplaced)         0.723     2.005    buffer42/control/outs[4]_i_4_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.048 f  buffer42/control/transmitValue_i_3__50/O
                         net (fo=24, unplaced)        0.308     2.356    fork46/control/generateBlocks[3].regblock/dataReg_reg[0]_1
                         LUT5 (Prop_lut5_I4_O)        0.047     2.403 f  fork46/control/generateBlocks[3].regblock/memEndValid_i_5__0/O
                         net (fo=11, unplaced)        0.290     2.693    control_merge5/fork_valid/generateBlocks[0].regblock/transmitValue_i_12__0_1
                         LUT6 (Prop_lut6_I3_O)        0.043     2.736 f  control_merge5/fork_valid/generateBlocks[0].regblock/transmitValue_i_13__0/O
                         net (fo=2, unplaced)         0.255     2.991    control_merge6/tehb/control/transmitValue_i_9__0_0
                         LUT6 (Prop_lut6_I4_O)        0.043     3.034 f  control_merge6/tehb/control/transmitValue_i_11__0/O
                         net (fo=1, unplaced)         0.377     3.411    control_merge6/tehb/control/transmitValue_i_11__0_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     3.454 f  control_merge6/tehb/control/transmitValue_i_9__0/O
                         net (fo=1, unplaced)         0.244     3.698    buffer49/control/transmitValue_reg_34
                         LUT6 (Prop_lut6_I4_O)        0.043     3.741 r  buffer49/control/transmitValue_i_7__5/O
                         net (fo=30, unplaced)        0.314     4.055    fork37/control/generateBlocks[3].regblock/fork36_outs_1_valid
                         LUT6 (Prop_lut6_I1_O)        0.043     4.098 r  fork37/control/generateBlocks[3].regblock/dataReg[6]_i_3__4/O
                         net (fo=6, unplaced)         0.276     4.374    buffer46/fifo/Full_reg_2
                         LUT3 (Prop_lut3_I1_O)        0.047     4.421 r  buffer46/fifo/fullReg_i_2__4/O
                         net (fo=25, unplaced)        0.309     4.730    lsq2/handshake_lsq_lsq2_core/load6_addrOut_valid
                         LUT4 (Prop_lut4_I3_O)        0.043     4.773 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_1_q[6]_i_3/O
                         net (fo=4, unplaced)         0.483     5.256    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/entry_port_options_1_1
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     5.501 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_0_q_reg[6]_i_3/CO[3]
                         net (fo=1, unplaced)         0.007     5.508    lsq2/handshake_lsq_lsq2_core/ldq_addr_0_q_reg[6]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.558 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[6]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.558    lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[6]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.608 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_0_q_reg[6]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     5.608    lsq2/handshake_lsq_lsq2_core/ldq_addr_0_q_reg[6]_i_6_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     5.762 f  lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[6]_i_6/O[3]
                         net (fo=2, unplaced)         0.467     6.229    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/TEMP_11_double_out_110_out[15]
                         LUT6 (Prop_lut6_I3_O)        0.120     6.349 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q[6]_i_1/O
                         net (fo=7, unplaced)         0.281     6.630    lsq2/handshake_lsq_lsq2_core/ldq_addr_wen_7
                         FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.700    14.700 r  
                                                      0.000    14.700 r  clk (IN)
                         net (fo=2999, unset)         0.483    15.183    lsq2/handshake_lsq_lsq2_core/clk
                         FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[0]/C
                         clock pessimism              0.000    15.183    
                         clock uncertainty           -0.035    15.147    
                         FDRE (Setup_fdre_C_CE)      -0.192    14.955    lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                          -6.630    
  -------------------------------------------------------------------
                         slack                                  8.325    




