digraph "CFG for '_Z12kernel_bfs_tPiS_S_Pbiiiiii' function" {
	label="CFG for '_Z12kernel_bfs_tPiS_S_Pbiiiiii' function";

	Node0x53afbd0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%10:\l  %11 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %12 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %13 = getelementptr i8, i8 addrspace(4)* %12, i64 4\l  %14 = bitcast i8 addrspace(4)* %13 to i16 addrspace(4)*\l  %15 = load i16, i16 addrspace(4)* %14, align 4, !range !4, !invariant.load !5\l  %16 = zext i16 %15 to i32\l  %17 = and i32 %11, 16777215\l  %18 = mul i32 %17, %16\l  %19 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %20 = add i32 %18, %19\l  %21 = icmp slt i32 %20, %4\l  br i1 %21, label %22, label %53\l|{<s0>T|<s1>F}}"];
	Node0x53afbd0:s0 -> Node0x53b2770;
	Node0x53afbd0:s1 -> Node0x53b2800;
	Node0x53b2770 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ec7f6370",label="{%22:\l22:                                               \l  %23 = sext i32 %20 to i64\l  %24 = getelementptr inbounds i8, i8 addrspace(1)* %3, i64 %23\l  %25 = load i8, i8 addrspace(1)* %24, align 1, !tbaa !7, !range !11,\l... !amdgpu.noclobber !5\l  %26 = icmp eq i8 %25, 0\l  br i1 %26, label %53, label %27\l|{<s0>T|<s1>F}}"];
	Node0x53b2770:s0 -> Node0x53b2800;
	Node0x53b2770:s1 -> Node0x53b3420;
	Node0x53b3420 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7ac8e70",label="{%27:\l27:                                               \l  %28 = freeze i32 %20\l  %29 = freeze i32 %8\l  %30 = sdiv i32 %28, %29\l  %31 = mul i32 %30, %29\l  %32 = sub i32 %28, %31\l  %33 = icmp sgt i32 %32, 0\l  %34 = icmp sgt i32 %30, 0\l  %35 = and i1 %33, %34\l  %36 = add nsw i32 %5, -1\l  %37 = icmp slt i32 %32, %36\l  %38 = select i1 %35, i1 %37, i1 false\l  %39 = add nsw i32 %6, -1\l  %40 = icmp slt i32 %30, %39\l  %41 = select i1 %38, i1 %40, i1 false\l  br i1 %41, label %42, label %46\l|{<s0>T|<s1>F}}"];
	Node0x53b3420:s0 -> Node0x53b3ef0;
	Node0x53b3420:s1 -> Node0x53b3f40;
	Node0x53b3ef0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%42:\l42:                                               \l  %43 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %23\l  %44 = load i32, i32 addrspace(1)* %43, align 4, !tbaa !12, !amdgpu.noclobber\l... !5\l  %45 = icmp sgt i32 %44, 0\l  br i1 %45, label %50, label %46\l|{<s0>T|<s1>F}}"];
	Node0x53b3ef0:s0 -> Node0x53b4390;
	Node0x53b3ef0:s1 -> Node0x53b3f40;
	Node0x53b3f40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f2cab570",label="{%46:\l46:                                               \l  %47 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %23\l  %48 = load i32, i32 addrspace(1)* %47, align 4, !tbaa !12, !amdgpu.noclobber\l... !5\l  %49 = icmp sgt i32 %48, 0\l  br i1 %49, label %50, label %53\l|{<s0>T|<s1>F}}"];
	Node0x53b3f40:s0 -> Node0x53b4390;
	Node0x53b3f40:s1 -> Node0x53b2800;
	Node0x53b4390 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f2cab570",label="{%50:\l50:                                               \l  %51 = phi i32 [ 1, %42 ], [ -1, %46 ]\l  %52 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %23\l  store i32 %51, i32 addrspace(1)* %52, align 4, !tbaa !12\l  store i8 0, i8 addrspace(1)* %24, align 1, !tbaa !7\l  br label %53\l}"];
	Node0x53b4390 -> Node0x53b2800;
	Node0x53b2800 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%53:\l53:                                               \l  ret void\l}"];
}
