FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * Copyright 2016 Advanced Micro Devices, Inc.
/* bench 4405.1.0 a60122c265d6 */
/* bench 4405.1.1 949b37ea7a80 */
/* bench 4405.1.2 63a566eb32db */
/* bench 4405.1.3 a813c791a10a */
/* bench 4405.1.4 9ad868569f99 */
/* bench 4405.1.5 bc4ad8608127 */
/* bench 4405.1.6 575ca4c1fddb */
/* bench 4405.1.7 618a215c460d */
/* bench 4405.1.8 a974d0ec7c3b */
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
/* bench 3176.1.0 16512195a26b */
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 *
 */

#ifndef _SMU7_CLOCK_POWER_GATING_H_
#define _SMU7_CLOCK_POWER_GATING_H_

#include "smu7_hwmgr.h"

void smu7_powergate_vce(struct pp_hwmgr *hwmgr, bool bgate);
void smu7_powergate_uvd(struct pp_hwmgr *hwmgr, bool bgate);
int smu7_powerdown_uvd(struct pp_hwmgr *hwmgr);
int smu7_powergate_acp(struct pp_hwmgr *hwmgr, bool bgate);
int smu7_disable_clock_power_gating(struct pp_hwmgr *hwmgr);
int smu7_update_clock_gatings(struct pp_hwmgr *hwmgr,
/* bench 7280.0.0 a3be232fa039 */
/* bench 7280.0.1 3228f6a907d8 */
/* bench 11015.3.0 bc9a961a2cb6 */
/* bench 11015.3.1 9a62dbc71cd8 */
/* bench 11015.3.2 cdde9d9e45f0 */
/* bench 11015.3.3 57be8b8699c6 */
/* bench 11015.3.4 dd15528033b3 */
/* bench 11015.3.5 bc61d26521f5 */
/* bench 11015.3.6 e57448e25bdc */
/* bench 11015.3.7 4cde7430933a */
/* bench 11015.3.8 8cb03ef3f6db */
/* bench 11015.3.9 0e44b98900a6 */
/* bench 11015.3.10 72c7b05ac36e */
/* bench 11015.3.11 f30e61c93a0e */
/* bench 11015.3.12 6d11ca681014 */
/* bench 11015.3.13 b319949b3cec */
/* bench 7280.0.3 b909e4d8d516 */
/* bench 7280.0.4 012b87120442 */
/* bench 7280.0.5 c5db1c858453 */
					const uint32_t *msg_id);
int smu7_powergate_gfx(struct pp_hwmgr *hwmgr, bool enable);

#endif
