{"context": " More than 1 year has passed since last update.\n\nYosys\u306b\u3064\u3044\u3066\nYosys\u306fVerilog RTL\u5411\u3051\u5408\u6210\u30d5\u30ec\u30fc\u30e0\u30ef\u30fc\u30af\u3067\u3059\u3002\n\u4eca\u306e\u3068\u3053\u308d\u3001Verilog2005\u3092\u30b5\u30dd\u30fc\u30c8\u3057\u3066\u304a\u308a\u3001\u3055\u307e\u3056\u307e\u306a\u30a2\u30d7\u30ea\u30b1\u30fc\u30b7\u30e7\u30f3\u5411\u3051\u306e\n\u57fa\u672c\u7684\u306a\u5408\u6210\u30a2\u30eb\u30b4\u30ea\u30ba\u30e0\u3092\u5099\u3048\u3066\u3044\u307e\u3059\u3002\nYosys\u306f\u3001\u30b9\u30af\u30ea\u30d7\u30c8\u3092\u4f7f\u3063\u305f\u65e2\u5b58\u306e\u51e6\u7406\uff08\u30a2\u30eb\u30b4\u30ea\u30ba\u30e0\uff09\u3068yosys\u72ec\u81ea\u306eC++\u30d9\u30fc\u30b9\u306e\u62e1\u5f35\u306b\u3088\u308b\n\u8ffd\u52a0\u51e6\u7406\u3092\u6df7\u5728\u3055\u305b\u305f\u5408\u6210\u624b\u6cd5\u3092\u63d0\u4f9b\u3057\u307e\u3059\u3002\nYosys\u306fISC\u30e9\u30a4\u30bb\u30f3\u30b9\u306b\u57fa\u3065\u3044\u305f\u30d5\u30ea\u30fc\u30bd\u30d5\u30c8\u30a6\u30a8\u30a2\u3067\u3059\u3002\n\n\u4f7f\u7528\u4f8b\nYosys\u306f\u5408\u6210\u30b9\u30af\u30ea\u30d7\u30c8\u3067\u5236\u5fa1\u3055\u308c\u307e\u3059\u3002\u4f8b\u3048\u3070\u3001\u6b21\u306b\u793a\u3059yosys\u30b9\u30af\u30ea\u30d7\u30c8\u306f\u3001\n\uff08mytop\u3068\u3044\u3046\u30c8\u30c3\u30d7\u968e\u5c64\u3092\u6301\u3064\uff09\u30c7\u30b6\u30a4\u30f3\u3092mydesign.v Verilog\u30d5\u30a1\u30a4\u30eb\u304b\u3089\u8aad\u307f\u8fbc\u307f\u3001\nmycell.lib\u3068\u3044\u3046Liberty\u30d5\u30a1\u30a4\u30eb\u3092\u4f7f\u3063\u3066\u30b2\u30fc\u30c8\u30ec\u30d9\u30eb\u30cd\u30c3\u30c8\u30ea\u30b9\u30c8\u306b\u8ad6\u7406\u5408\u6210\u3057\u3001\nsynth.v\u3068\u3044\u3046\u540d\u524d\u306eVerilog\u30cd\u30c3\u30c8\u30ea\u30b9\u30c8\u306b\u66f8\u304d\u51fa\u3057\u307e\u3059\u3002\n\ntest.yosys\n\n# \u30c7\u30b6\u30a4\u30f3\u306e\u8aad\u307f\u8fbc\u307f\nread_verilog mydesign.v\nhierarchy -check -top mytop\n\n# \u9ad8\u4f4d\u8981\u7d20\nproc; opt; memory; opt; fsm; opt\n\n# \u5185\u90e8\u306e\u30bb\u30eb\u30e9\u30a4\u30d6\u30e9\u30ea\u3078\u306e\u30de\u30c3\u30d4\u30f3\u30b0\ntechmap; opt\n\n# FF\u306e\u30de\u30c3\u30d4\u30f3\u30b0\ndfflibmap -liberty mycells.lib\n\n# \u30ed\u30b8\u30c3\u30af\u90e8\u5206\u306e\u30de\u30c3\u30d4\u30f3\u30b0\nabc -liberty mycells.lib\n\n# \u30af\u30ea\u30fc\u30f3\u30ca\u30c3\u30d7\nclean\n\n# \u5408\u6210\u7d50\u679c\u3092\u66f8\u304d\u51fa\u3059\nwrite_verilog synth.v\n\n\n\n--\nhttp://www.clifford.at/yosys/\n## Yosys\u306b\u3064\u3044\u3066 ##\n\nYosys\u306fVerilog RTL\u5411\u3051\u5408\u6210\u30d5\u30ec\u30fc\u30e0\u30ef\u30fc\u30af\u3067\u3059\u3002\n\u4eca\u306e\u3068\u3053\u308d\u3001Verilog2005\u3092\u30b5\u30dd\u30fc\u30c8\u3057\u3066\u304a\u308a\u3001\u3055\u307e\u3056\u307e\u306a\u30a2\u30d7\u30ea\u30b1\u30fc\u30b7\u30e7\u30f3\u5411\u3051\u306e\n\u57fa\u672c\u7684\u306a\u5408\u6210\u30a2\u30eb\u30b4\u30ea\u30ba\u30e0\u3092\u5099\u3048\u3066\u3044\u307e\u3059\u3002\n\nYosys\u306f\u3001\u30b9\u30af\u30ea\u30d7\u30c8\u3092\u4f7f\u3063\u305f\u65e2\u5b58\u306e\u51e6\u7406\uff08\u30a2\u30eb\u30b4\u30ea\u30ba\u30e0\uff09\u3068yosys\u72ec\u81ea\u306eC++\u30d9\u30fc\u30b9\u306e\u62e1\u5f35\u306b\u3088\u308b\n\u8ffd\u52a0\u51e6\u7406\u3092\u6df7\u5728\u3055\u305b\u305f\u5408\u6210\u624b\u6cd5\u3092\u63d0\u4f9b\u3057\u307e\u3059\u3002\n\nYosys\u306fISC\u30e9\u30a4\u30bb\u30f3\u30b9\u306b\u57fa\u3065\u3044\u305f\u30d5\u30ea\u30fc\u30bd\u30d5\u30c8\u30a6\u30a8\u30a2\u3067\u3059\u3002\n\n## \u4f7f\u7528\u4f8b ##\n\nYosys\u306f\u5408\u6210\u30b9\u30af\u30ea\u30d7\u30c8\u3067\u5236\u5fa1\u3055\u308c\u307e\u3059\u3002\u4f8b\u3048\u3070\u3001\u6b21\u306b\u793a\u3059yosys\u30b9\u30af\u30ea\u30d7\u30c8\u306f\u3001\n\uff08mytop\u3068\u3044\u3046\u30c8\u30c3\u30d7\u968e\u5c64\u3092\u6301\u3064\uff09\u30c7\u30b6\u30a4\u30f3\u3092mydesign.v Verilog\u30d5\u30a1\u30a4\u30eb\u304b\u3089\u8aad\u307f\u8fbc\u307f\u3001\nmycell.lib\u3068\u3044\u3046Liberty\u30d5\u30a1\u30a4\u30eb\u3092\u4f7f\u3063\u3066\u30b2\u30fc\u30c8\u30ec\u30d9\u30eb\u30cd\u30c3\u30c8\u30ea\u30b9\u30c8\u306b\u8ad6\u7406\u5408\u6210\u3057\u3001\nsynth.v\u3068\u3044\u3046\u540d\u524d\u306eVerilog\u30cd\u30c3\u30c8\u30ea\u30b9\u30c8\u306b\u66f8\u304d\u51fa\u3057\u307e\u3059\u3002\n\n```lang:test.yosys\n\n# \u30c7\u30b6\u30a4\u30f3\u306e\u8aad\u307f\u8fbc\u307f\nread_verilog mydesign.v\nhierarchy -check -top mytop\n\n# \u9ad8\u4f4d\u8981\u7d20\nproc; opt; memory; opt; fsm; opt\n\n# \u5185\u90e8\u306e\u30bb\u30eb\u30e9\u30a4\u30d6\u30e9\u30ea\u3078\u306e\u30de\u30c3\u30d4\u30f3\u30b0\ntechmap; opt\n\n# FF\u306e\u30de\u30c3\u30d4\u30f3\u30b0\ndfflibmap -liberty mycells.lib\n\n# \u30ed\u30b8\u30c3\u30af\u90e8\u5206\u306e\u30de\u30c3\u30d4\u30f3\u30b0\nabc -liberty mycells.lib\n\n# \u30af\u30ea\u30fc\u30f3\u30ca\u30c3\u30d7\nclean\n\n# \u5408\u6210\u7d50\u679c\u3092\u66f8\u304d\u51fa\u3059\nwrite_verilog synth.v\n\n```\n\n--\nhttp://www.clifford.at/yosys/\n \n", "tags": ["FPGA"]}