INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu/cpu.srcs/sources_1/new/7_SegLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SegLED
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu/cpu.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu/cpu.srcs/sources_1/new/CLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu/cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol WrRegDSrc, assumed default net type wire [D:/cpu/cpu/cpu.srcs/sources_1/new/CPU.v:191]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu/cpu.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu/cpu.srcs/sources_1/new/Dtrigger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dtrigger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu/cpu.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu/cpu.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu/cpu.srcs/sources_1/new/Jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Jump
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu/cpu.srcs/sources_1/new/MUX_4_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu/cpu.srcs/sources_1/new/Mux_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu/cpu.srcs/sources_1/new/Mux_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu/cpu.srcs/sources_1/new/Mux_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu/cpu.srcs/sources_1/new/NextStatus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextStatus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu/cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu/cpu.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu/cpu.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu/cpu.srcs/sources_1/new/basys3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basys3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu/cpu.srcs/sources_1/new/keyboard_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu/cpu.srcs/sources_1/new/mux4_r2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_r2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu/cpu.srcs/sources_1/new/timeDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timeDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu/cpu.srcs/sim_1/new/basys_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basys_sim
