#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x560b4c026330 .scope module, "register_tb" "register_tb" 2 3;
 .timescale -9 -12;
v0x560b4c052600_0 .var/i "cycle_count", 31 0;
v0x560b4c052700_0 .var "input_clock1_1", 0 0;
v0x560b4c0527c0_0 .var "input_clock2_2", 0 0;
v0x560b4c052860_0 .net "output_led1_0_3", 0 0, L_0x560b4c053060;  1 drivers
v0x560b4c052900_0 .net "output_led2_0_4", 0 0, L_0x560b4c053120;  1 drivers
v0x560b4c0529f0_0 .net "output_led3_0_5", 0 0, L_0x560b4c053220;  1 drivers
v0x560b4c052a90_0 .net "output_led4_0_6", 0 0, L_0x560b4c0532e0;  1 drivers
v0x560b4c052b60_0 .var/i "pass_count", 31 0;
v0x560b4c052c00_0 .var "previous_state", 3 0;
v0x560b4c052ca0_0 .var "register_state", 3 0;
v0x560b4c052d40_0 .var/i "test_count", 31 0;
E_0x560b4c01fc50 .event posedge, v0x560b4c051bf0_0, v0x560b4c051b30_0;
E_0x560b4c01fec0 .event edge, v0x560b4c0521f0_0, v0x560b4c052130_0, v0x560b4c052070_0, v0x560b4c051fb0_0;
S_0x560b4c0264f0 .scope module, "dut" "register" 2 21, 3 14 0, S_0x560b4c026330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clock1_1";
    .port_info 1 /INPUT 1 "input_clock2_2";
    .port_info 2 /OUTPUT 1 "output_led1_0_3";
    .port_info 3 /OUTPUT 1 "output_led2_0_4";
    .port_info 4 /OUTPUT 1 "output_led3_0_5";
    .port_info 5 /OUTPUT 1 "output_led4_0_6";
L_0x560b4c018420 .functor BUFZ 1, L_0x560b4c018490, C4<0>, C4<0>, C4<0>;
L_0x560b4c018490 .functor BUFZ 1, L_0x560b4c052e60, C4<0>, C4<0>, C4<0>;
L_0x560b4c052e60 .functor BUFZ 1, L_0x560b4c052f20, C4<0>, C4<0>, C4<0>;
L_0x560b4c052f20 .functor BUFZ 1, v0x560b4c052700_0, C4<0>, C4<0>, C4<0>;
L_0x560b4c053060 .functor BUFZ 1, v0x560b4c0519b0_0, C4<0>, C4<0>, C4<0>;
L_0x560b4c053120 .functor BUFZ 1, v0x560b4c051680_0, C4<0>, C4<0>, C4<0>;
L_0x560b4c053220 .functor BUFZ 1, v0x560b4c0517e0_0, C4<0>, C4<0>, C4<0>;
L_0x560b4c0532e0 .functor BUFZ 1, v0x560b4c026750_0, C4<0>, C4<0>, C4<0>;
v0x560b4c026750_0 .var "d_flip_flop_11_0_q", 0 0;
v0x560b4c0515c0_0 .var "d_flip_flop_11_1_q", 0 0;
v0x560b4c051680_0 .var "d_flip_flop_12_0_q", 0 0;
v0x560b4c051720_0 .var "d_flip_flop_12_1_q", 0 0;
v0x560b4c0517e0_0 .var "d_flip_flop_14_0_q", 0 0;
v0x560b4c0518f0_0 .var "d_flip_flop_14_1_q", 0 0;
v0x560b4c0519b0_0 .var "d_flip_flop_9_0_q", 0 0;
v0x560b4c051a70_0 .var "d_flip_flop_9_1_q", 0 0;
v0x560b4c051b30_0 .net "input_clock1_1", 0 0, v0x560b4c052700_0;  1 drivers
v0x560b4c051bf0_0 .net "input_clock2_2", 0 0, v0x560b4c0527c0_0;  1 drivers
v0x560b4c051cb0_0 .net "node_10", 0 0, L_0x560b4c018490;  1 drivers
v0x560b4c051d70_0 .net "node_13", 0 0, L_0x560b4c018420;  1 drivers
v0x560b4c051e30_0 .net "node_7", 0 0, L_0x560b4c052f20;  1 drivers
v0x560b4c051ef0_0 .net "node_8", 0 0, L_0x560b4c052e60;  1 drivers
v0x560b4c051fb0_0 .net "output_led1_0_3", 0 0, L_0x560b4c053060;  alias, 1 drivers
v0x560b4c052070_0 .net "output_led2_0_4", 0 0, L_0x560b4c053120;  alias, 1 drivers
v0x560b4c052130_0 .net "output_led3_0_5", 0 0, L_0x560b4c053220;  alias, 1 drivers
v0x560b4c0521f0_0 .net "output_led4_0_6", 0 0, L_0x560b4c0532e0;  alias, 1 drivers
E_0x560b4c00a9d0 .event posedge, v0x560b4c051e30_0;
E_0x560b4c01d910 .event posedge, v0x560b4c051ef0_0;
E_0x560b4c01d8d0 .event posedge, v0x560b4c051cb0_0;
E_0x560b4c011970 .event posedge, v0x560b4c051d70_0;
S_0x560b4c052370 .scope task, "test_clock_scenario" "test_clock_scenario" 2 69, 2 69 0, S_0x560b4c026330;
 .timescale -9 -12;
v0x560b4c052520_0 .var "clock_values", 1 0;
TD_register_tb.test_clock_scenario ;
    %vpi_call 2 72 "$display", "\012Testing clock scenario with values: %2b", v0x560b4c052520_0 {0 0 0};
    %load/vec4 v0x560b4c052520_0;
    %split/vec4 1;
    %store/vec4 v0x560b4c0527c0_0, 0, 1;
    %store/vec4 v0x560b4c052700_0, 0, 1;
    %delay 50000, 0;
    %vpi_call 2 77 "$display", "Clock1=%b, Clock2=%b => Register: %4b", v0x560b4c052700_0, v0x560b4c0527c0_0, v0x560b4c052ca0_0 {0 0 0};
    %end;
    .scope S_0x560b4c0264f0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b4c0519b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b4c051a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b4c026750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b4c0515c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b4c051680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b4c051720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b4c0517e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b4c0518f0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x560b4c0264f0;
T_2 ;
    %wait E_0x560b4c011970;
    %load/vec4 v0x560b4c051680_0;
    %assign/vec4 v0x560b4c0517e0_0, 0;
    %load/vec4 v0x560b4c051680_0;
    %inv;
    %assign/vec4 v0x560b4c0518f0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x560b4c0264f0;
T_3 ;
    %wait E_0x560b4c01d8d0;
    %load/vec4 v0x560b4c026750_0;
    %assign/vec4 v0x560b4c051680_0, 0;
    %load/vec4 v0x560b4c026750_0;
    %inv;
    %assign/vec4 v0x560b4c051720_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x560b4c0264f0;
T_4 ;
    %wait E_0x560b4c01d910;
    %load/vec4 v0x560b4c0519b0_0;
    %assign/vec4 v0x560b4c026750_0, 0;
    %load/vec4 v0x560b4c0519b0_0;
    %inv;
    %assign/vec4 v0x560b4c0515c0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x560b4c0264f0;
T_5 ;
    %wait E_0x560b4c00a9d0;
    %load/vec4 v0x560b4c051bf0_0;
    %assign/vec4 v0x560b4c0519b0_0, 0;
    %load/vec4 v0x560b4c051bf0_0;
    %inv;
    %assign/vec4 v0x560b4c051a70_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x560b4c026330;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b4c052d40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b4c052b60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b4c052600_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0x560b4c026330;
T_7 ;
    %delay 100000, 0;
    %load/vec4 v0x560b4c052700_0;
    %inv;
    %store/vec4 v0x560b4c052700_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x560b4c026330;
T_8 ;
    %delay 50000, 0;
    %delay 200000, 0;
    %load/vec4 v0x560b4c0527c0_0;
    %inv;
    %store/vec4 v0x560b4c0527c0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x560b4c026330;
T_9 ;
    %wait E_0x560b4c01fec0;
    %load/vec4 v0x560b4c052a90_0;
    %load/vec4 v0x560b4c0529f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560b4c052900_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560b4c052860_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560b4c052ca0_0, 0, 4;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x560b4c026330;
T_10 ;
    %wait E_0x560b4c01fc50;
    %load/vec4 v0x560b4c052600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560b4c052600_0, 0, 32;
    %delay 20000, 0;
    %load/vec4 v0x560b4c052ca0_0;
    %store/vec4 v0x560b4c052c00_0, 0, 4;
    %vpi_call 2 53 "$display", "Cycle %0d: Clk1=%b, Clk2=%b => Register: %4b", v0x560b4c052600_0, v0x560b4c052700_0, v0x560b4c0527c0_0, v0x560b4c052ca0_0 {0 0 0};
    %load/vec4 v0x560b4c052d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560b4c052d40_0, 0, 32;
    %load/vec4 v0x560b4c052ca0_0;
    %load/vec4 v0x560b4c052c00_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %load/vec4 v0x560b4c052600_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x560b4c052b60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560b4c052b60_0, 0, 32;
    %vpi_call 2 61 "$display", "      PASS: Register state update detected" {0 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call 2 63 "$display", "      INFO: Register state unchanged" {0 0 0};
    %load/vec4 v0x560b4c052b60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560b4c052b60_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x560b4c026330;
T_11 ;
    %vpi_call 2 84 "$display", "=== REGISTER TESTBENCH ===" {0 0 0};
    %vpi_call 2 85 "$display", "Testing register with dual clock inputs" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b4c052700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b4c0527c0_0, 0, 1;
    %delay 150000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b4c052520_0, 0, 2;
    %fork TD_register_tb.test_clock_scenario, S_0x560b4c052370;
    %join;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x560b4c052520_0, 0, 2;
    %fork TD_register_tb.test_clock_scenario, S_0x560b4c052370;
    %join;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x560b4c052520_0, 0, 2;
    %fork TD_register_tb.test_clock_scenario, S_0x560b4c052370;
    %join;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x560b4c052520_0, 0, 2;
    %fork TD_register_tb.test_clock_scenario, S_0x560b4c052370;
    %join;
    %vpi_call 2 101 "$display", "\012Running with free-running clocks for 2000ns..." {0 0 0};
    %delay 2000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b4c052700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b4c0527c0_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 2 111 "$display", "\012Final register state: %4b", v0x560b4c052ca0_0 {0 0 0};
    %vpi_call 2 114 "$display", "\012Testing clock edge interactions:" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b4c052700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b4c0527c0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b4c052700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b4c0527c0_0, 0, 1;
    %delay 50000, 0;
    %vpi_call 2 119 "$display", "After Clock1 edge: %4b", v0x560b4c052ca0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b4c052700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b4c0527c0_0, 0, 1;
    %delay 50000, 0;
    %vpi_call 2 122 "$display", "After Clock2 edge: %4b", v0x560b4c052ca0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b4c052700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b4c0527c0_0, 0, 1;
    %delay 50000, 0;
    %vpi_call 2 125 "$display", "After Clock1 fall: %4b", v0x560b4c052ca0_0 {0 0 0};
    %vpi_call 2 128 "$display", "\012=== TEST SUMMARY ===" {0 0 0};
    %vpi_call 2 129 "$display", "Total tests: %0d", v0x560b4c052d40_0 {0 0 0};
    %vpi_call 2 130 "$display", "Passed: %0d", v0x560b4c052b60_0 {0 0 0};
    %load/vec4 v0x560b4c052d40_0;
    %load/vec4 v0x560b4c052b60_0;
    %sub;
    %vpi_call 2 131 "$display", "Failed: %0d", S<0,vec4,s32> {1 0 0};
    %vpi_call 2 132 "$display", "Clock cycles observed: %0d", v0x560b4c052600_0 {0 0 0};
    %load/vec4 v0x560b4c052d40_0;
    %cvt/rv/s;
    %pushi/real 1717986918, 4065; load=0.800000
    %pushi/real 1677722, 4043; load=0.800000
    %add/wr;
    %mul/wr;
    %load/vec4 v0x560b4c052b60_0;
    %cvt/rv/s;
    %cmp/wr;
    %flag_or 5, 4;
    %jmp/0xz  T_11.0, 5;
    %vpi_call 2 135 "$display", "*** TESTS MOSTLY PASSED ***" {0 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call 2 137 "$display", "*** MANY TESTS FAILED ***" {0 0 0};
T_11.1 ;
    %vpi_call 2 140 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x560b4c026330;
T_12 ;
    %vpi_call 2 145 "$dumpfile", "register_tb.vcd" {0 0 0};
    %vpi_call 2 146 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x560b4c026330 {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "register_tb.v";
    "register.v";
