[EFX-0000 INFO] Efinix FPGA Synthesis.
[EFX-0000 INFO] Version: 2023.2.307
[EFX-0000 INFO] Compiled: Dec 15 2023.
[EFX-0000 INFO] 
[EFX-0000 INFO] Copyright (C) 2013 - 2023 Efinix, Inc. All rights reserved.

INFO: Read project database "/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/UART.xml"
-- Analyzing Verilog file '/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_peri_lib.v' (VERI-1482)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_peri_lib.v(8): INFO: compiling module 'EFX_IBUF' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_peri_lib.v(16): INFO: compiling module 'EFX_OBUF' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_peri_lib.v(23): INFO: compiling module 'EFX_IO_BUF' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_peri_lib.v(33): INFO: compiling module 'EFX_CLKOUT' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_peri_lib.v(41): INFO: compiling module 'EFX_IREG' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_peri_lib.v(51): INFO: compiling module 'EFX_OREG' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_peri_lib.v(60): INFO: compiling module 'EFX_IOREG' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_peri_lib.v(75): INFO: compiling module 'EFX_IDDIO' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_peri_lib.v(87): INFO: compiling module 'EFX_ODDIO' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_peri_lib.v(99): INFO: compiling module 'EFX_GPIO_V1' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_peri_lib.v(118): INFO: compiling module 'EFX_PLL_V1' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_peri_lib.v(136): INFO: compiling module 'EFX_OSC_V1' (VERI-1018)
INFO: Read project database "/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/UART.xml"
INFO: ***** Beginning Analysis ... *****
INFO: default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
-- Analyzing Verilog file '/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v' (VERI-1482)
-- Analyzing Verilog file '/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_peri_lib.v' (VERI-1482)
-- Analyzing Verilog file '/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart.v' (VERI-1482)
-- Analyzing Verilog file '/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart_tx.v' (VERI-1482)
/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart_tx.v(12): WARNING: parameter 's_IDLE' becomes localparam in 'uart_tx' with formal parameter declaration list (VERI-1199)
/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart_tx.v(13): WARNING: parameter 's_TX_START_BIT' becomes localparam in 'uart_tx' with formal parameter declaration list (VERI-1199)
/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart_tx.v(14): WARNING: parameter 's_TX_DATA_BITS' becomes localparam in 'uart_tx' with formal parameter declaration list (VERI-1199)
/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart_tx.v(15): WARNING: parameter 's_TX_STOP_BIT' becomes localparam in 'uart_tx' with formal parameter declaration list (VERI-1199)
/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart_tx.v(16): WARNING: parameter 's_CLEANUP' becomes localparam in 'uart_tx' with formal parameter declaration list (VERI-1199)
-- Analyzing Verilog file '/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart_rx.v' (VERI-1482)
/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart_rx.v(11): WARNING: parameter 's_IDLE' becomes localparam in 'uart_rx' with formal parameter declaration list (VERI-1199)
/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart_rx.v(12): WARNING: parameter 's_RX_START_BIT' becomes localparam in 'uart_rx' with formal parameter declaration list (VERI-1199)
/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart_rx.v(13): WARNING: parameter 's_RX_DATA_BITS' becomes localparam in 'uart_rx' with formal parameter declaration list (VERI-1199)
/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart_rx.v(14): WARNING: parameter 's_RX_STOP_BIT' becomes localparam in 'uart_rx' with formal parameter declaration list (VERI-1199)
/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart_rx.v(15): WARNING: parameter 's_CLEANUP' becomes localparam in 'uart_rx' with formal parameter declaration list (VERI-1199)
INFO: Analysis took 0.00570223 seconds.
INFO: 	Analysis took 0.01 seconds (approximately) in total CPU time.
INFO: Analysis virtual memory usage: begin = 192.616 MB, end = 192.616 MB, delta = 0 MB
INFO: Analysis resident set memory usage: begin = 67.344 MB, end = 67.6 MB, delta = 0.256 MB
INFO: 	Analysis peak resident set memory usage = 125.288 MB
INFO: ***** Ending Analysis ... *****
INFO: ***** Beginning Elaboration ... *****
/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart.v(30): WARNING: port 'o_Rx_Verify' remains unconnected for this instance (VERI-1927)
/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart.v(1): INFO: compiling module 'uart' (VERI-1018)
/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart_tx.v(1): INFO: compiling module 'uart_tx' (VERI-1018)
/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart_tx.v(55): WARNING: expression size 9 truncated to fit in target size 8 (VERI-1209)
/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart_tx.v(73): WARNING: expression size 9 truncated to fit in target size 8 (VERI-1209)
/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart_tx.v(83): WARNING: expression size 4 truncated to fit in target size 3 (VERI-1209)
/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart_tx.v(103): WARNING: expression size 9 truncated to fit in target size 8 (VERI-1209)
/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart_rx.v(1): INFO: compiling module 'uart_rx' (VERI-1018)
/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart_rx.v(68): WARNING: expression size 9 truncated to fit in target size 8 (VERI-1209)
/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart_rx.v(79): WARNING: expression size 9 truncated to fit in target size 8 (VERI-1209)
/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart_rx.v(90): WARNING: expression size 4 truncated to fit in target size 3 (VERI-1209)
/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart_rx.v(108): WARNING: expression size 9 truncated to fit in target size 8 (VERI-1209)
INFO: Elaboration took 0.00362292 seconds.
INFO: 	Elaboration took 0 seconds (approximately) in total CPU time.
INFO: Elaboration virtual memory usage: begin = 192.616 MB, end = 192.748 MB, delta = 0.132 MB
INFO: Elaboration resident set memory usage: begin = 67.728 MB, end = 68.24 MB, delta = 0.512 MB
INFO: 	Elaboration peak resident set memory usage = 125.288 MB
INFO: ***** Ending Elaboration ... *****
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
INFO: ***** Beginning Reading Mapping Library ... *****
-- Analyzing Verilog file '/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v' (VERI-1482)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v(8): INFO: compiling module 'EFX_ADD' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v(21): INFO: compiling module 'EFX_FF' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v(38): INFO: compiling module 'EFX_COMB4' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v(48): INFO: compiling module 'EFX_GBUFCE' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v(57): INFO: compiling module 'EFX_LUT4' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v(65): INFO: compiling module 'EFX_MULT' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v(100): INFO: compiling module 'EFX_DSP48' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v(156): INFO: compiling module 'EFX_DSP24' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v(209): INFO: compiling module 'EFX_DSP12' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v(262): INFO: compiling module 'EFX_RAM_4K' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v(322): INFO: compiling module 'EFX_RAM_5K' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v(394): INFO: compiling module 'EFX_DPRAM_5K' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v(499): INFO: compiling module 'RAMB5' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v(561): INFO: compiling module 'EFX_RAM_10K' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v(653): INFO: compiling module 'EFX_RAM10' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v(754): INFO: compiling module 'EFX_DPRAM10' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v(884): INFO: compiling module 'EFX_SRL8' (VERI-1018)
INFO: Reading Mapping Library took 0.00799337 seconds.
INFO: 	Reading Mapping Library took 0 seconds (approximately) in total CPU time.
INFO: Reading Mapping Library virtual memory usage: begin = 192.884 MB, end = 193.26 MB, delta = 0.376 MB
INFO: Reading Mapping Library resident set memory usage: begin = 68.624 MB, end = 69.136 MB, delta = 0.512 MB
INFO: 	Reading Mapping Library peak resident set memory usage = 125.288 MB
INFO: ***** Ending Reading Mapping Library ... *****
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 125288KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 125288KB)
[EFX-0000 INFO] ... Mapping design "uart"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 125288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 125288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 28 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 125288KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 125288KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 125288KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 125288KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 125288KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'i_Clock' with 50 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 15 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 125288KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 125288KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 80, ed: 264, lv: 3, pw: 148.11
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 125288KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 125288KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'i_Clock' with 49 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 9s CPU sys time : 0s MEM : 125288KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 125288KB)
INFO: ***** Beginning VDB Netlist Checker ... *****
INFO: VDB Netlist Checker took 0.00120737 seconds.
INFO: 	VDB Netlist Checker took 0 seconds (approximately) in total CPU time.
INFO: VDB Netlist Checker virtual memory usage: begin = 203.164 MB, end = 203.164 MB, delta = 0 MB
INFO: VDB Netlist Checker resident set memory usage: begin = 80.532 MB, end = 80.532 MB, delta = 0 MB
INFO: 	VDB Netlist Checker peak resident set memory usage = 125.288 MB
INFO: ***** Ending VDB Netlist Checker ... *****
-- Writing netlist 'uart' to Verilog file '/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/outflow/UART.map.v' (VDB-1030)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	80
[EFX-0000 INFO] EFX_FF          : 	49
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
