0.6
2019.2
Nov  6 2019
21:57:16
C:/workspace/Mipsfpga_soc_Seg/ip_repo/Segment_1/hdl/Seg_Controller_Int.v,1715363161,verilog,,C:/workspace/Mipsfpga_soc_Seg/ip_repo/Segment_1/hdl/Seg_Controller_tb.v,,Seg_Controller_Int,,,,,,,,
C:/workspace/Mipsfpga_soc_Seg/ip_repo/Segment_1/hdl/Seg_Controller_tb.v,1715356991,verilog,,,,Seg_Controller_tb,,,,,,,,
C:/workspace/Mipsfpga_soc_Seg/ip_repo/edit_Segment_v1_0.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
