@W: CG188 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/ecp5pll/hdl/sv/ecp5pll.sv":147:51:147:51|All paths in the function do not assign a return value
@W: CG1246 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/ecp5pll/hdl/sv/ecp5pll.sv":147:51:147:51|Function return value is unassigned - returning 0
@W: CG188 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/ecp5pll/hdl/sv/ecp5pll.sv":147:51:147:51|All paths in the function do not assign a return value
@W: CG1246 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/ecp5pll/hdl/sv/ecp5pll.sv":147:51:147:51|Function return value is unassigned - returning 0
@W: CG532 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/ecp5pll/hdl/sv/ecp5pll.sv":136:1:136:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/ecp5pll/hdl/sv/ecp5pll.sv":194:1:194:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG309 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/ecp5pll/hdl/sv/ecp5pll.sv":282:14:282:17|Could not find module with name frameBuffer, performing a case compare ...
@W: CG311 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/ecp5pll/hdl/sv/ecp5pll.sv":282:14:282:17|Module with name frameBuffer could not be found even with a case compare
@W: CG532 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/dvi/top/top_vgatest.v":92:4:92:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/dvi/top/top_vgatest.v":93:4:93:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/dvi/top/top_vgatest.v":94:4:94:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CS263 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/dvi/top/top_vgatest.v":269:13:269:13|Port-width mismatch for port RST. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/dvi/top/top_vgatest.v":276:13:276:13|Port-width mismatch for port RST. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/dvi/top/top_vgatest.v":283:13:283:13|Port-width mismatch for port RST. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/dvi/top/top_vgatest.v":290:13:290:13|Port-width mismatch for port RST. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CG309 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/dvi/top/top_vgatest.v":132:6:132:19|Could not find module with name frameBuffer, performing a case compare ...
@W: CG311 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/dvi/top/top_vgatest.v":132:6:132:19|Module with name frameBuffer could not be found even with a case compare
@W: CG781 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/dvi/top/top_vgatest.v":79:6:79:17|Input reset on instance ecp5pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/dvi/top/top_vgatest.v":79:6:79:17|Input standby on instance ecp5pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/dvi/top/top_vgatest.v":79:6:79:17|Input phasesel on instance ecp5pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/dvi/top/top_vgatest.v":79:6:79:17|Input phasedir on instance ecp5pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/dvi/top/top_vgatest.v":79:6:79:17|Input phasestep on instance ecp5pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/dvi/top/top_vgatest.v":79:6:79:17|Input phaseloadreg on instance ecp5pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/dvi/top/top_vgatest.v":108:6:108:17|Input r_i on instance vga_instance is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/dvi/top/top_vgatest.v":108:6:108:17|Input g_i on instance vga_instance is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/dvi/top/top_vgatest.v":108:6:108:17|Input b_i on instance vga_instance is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG309 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/dvi/top/top_vgatest.v":132:6:132:19|Could not find module with name frameBuffer, performing a case compare ...
@W: CG311 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/dvi/top/top_vgatest.v":132:6:132:19|Module with name frameBuffer could not be found even with a case compare
@W: CG309 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/dvi/top/top_vgatest.v":132:6:132:19|Could not find module with name frameBuffer, performing a case compare ...
@W: CG311 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/dvi/top/top_vgatest.v":132:6:132:19|Module with name frameBuffer could not be found even with a case compare
@W: CG309 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/dvi/top/top_vgatest.v":132:6:132:19|Could not find module with name frameBuffer, performing a case compare ...
@W: CG311 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/dvi/top/top_vgatest.v":132:6:132:19|Module with name frameBuffer could not be found even with a case compare
@W: CG141 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/dvi/top/top_vgatest.v":132:6:132:19|Creating black box for frameBuffer

