Info: Generated by version: 23.3 build 104
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /nfs/site/disks/psg_board_1/xinyul3x/Stratix10GX/stratix10GX_1sg280u50_fpga_revd_htile_v23.1/qts_qsfp_sdi/ip/xcvr_test_system/xcvr_test_system_clk_50.ip --block-symbol-file --output-directory=/nfs/site/disks/psg_board_1/xinyul3x/Stratix10GX/stratix10GX_1sg280u50_fpga_revd_htile_v23.1/qts_qsfp_sdi/ip/xcvr_test_system/xcvr_test_system_clk_50 --family="Stratix 10" --part=1SG280HU2F50E2VG
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /nfs/site/disks/psg_board_1/xinyul3x/Stratix10GX/stratix10GX_1sg280u50_fpga_revd_htile_v23.1/qts_qsfp_sdi/ip/xcvr_test_system/xcvr_test_system_clk_50.ip --synthesis=VERILOG --output-directory=/nfs/site/disks/psg_board_1/xinyul3x/Stratix10GX/stratix10GX_1sg280u50_fpga_revd_htile_v23.1/qts_qsfp_sdi/ip/xcvr_test_system/xcvr_test_system_clk_50 --family="Stratix 10" --part=1SG280HU2F50E2VG
Info: xcvr_test_system_clk_50: "Transforming system: xcvr_test_system_clk_50"
Info: xcvr_test_system_clk_50: "Naming system components in system: xcvr_test_system_clk_50"
Info: xcvr_test_system_clk_50: "Processing generation queue"
Info: xcvr_test_system_clk_50: "Generating: xcvr_test_system_clk_50"
Info: xcvr_test_system_clk_50: Done "xcvr_test_system_clk_50" with 1 modules, 1 files
Info: Finished: Create HDL design files for synthesis
