Running: xsim.dir/Sequence_Detector_MOORE_Verilog_behav/xsimk.exe -simmode gui -wdb Sequence_Detector_MOORE_Verilog_behav.wdb -simrunnum 0 -socket 50861
Design successfully loaded
Design Loading Memory Usage: 7212 KB (Peak: 7212 KB)
Design Loading CPU Usage: 61 ms
Simulation completed
Simulation Memory Usage: 7780 KB (Peak: 7780 KB)
Simulation CPU Usage: 77 ms
