{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 28 14:36:38 2019 " "Info: Processing started: Sun Apr 28 14:36:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Datapath -c Datapath --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Datapath -c Datapath --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Counter_positivi:cnt_2\|HA:HalfAdder\|OUT_HA\[0\] " "Warning: Node \"Counter_positivi:cnt_2\|HA:HalfAdder\|OUT_HA\[0\]\" is a latch" {  } { { "HA.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/HA.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Counter_positivi:cnt_2\|HA:HalfAdder\|OUT_HA\[1\] " "Warning: Node \"Counter_positivi:cnt_2\|HA:HalfAdder\|OUT_HA\[1\]\" is a latch" {  } { { "HA.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/HA.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Counter_positivi:cnt_2\|HA:HalfAdder\|OUT_HA\[2\] " "Warning: Node \"Counter_positivi:cnt_2\|HA:HalfAdder\|OUT_HA\[2\]\" is a latch" {  } { { "HA.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/HA.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Counter_positivi:cnt_2\|HA:HalfAdder\|OUT_HA\[3\] " "Warning: Node \"Counter_positivi:cnt_2\|HA:HalfAdder\|OUT_HA\[3\]\" is a latch" {  } { { "HA.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/HA.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Counter_positivi:cnt_2\|HA:HalfAdder\|OUT_HA\[4\] " "Warning: Node \"Counter_positivi:cnt_2\|HA:HalfAdder\|OUT_HA\[4\]\" is a latch" {  } { { "HA.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/HA.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Counter_positivi:cnt_2\|HA:HalfAdder\|OUT_HA\[5\] " "Warning: Node \"Counter_positivi:cnt_2\|HA:HalfAdder\|OUT_HA\[5\]\" is a latch" {  } { { "HA.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/HA.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Counter_positivi:cnt_2\|HA:HalfAdder\|OUT_HA\[6\] " "Warning: Node \"Counter_positivi:cnt_2\|HA:HalfAdder\|OUT_HA\[6\]\" is a latch" {  } { { "HA.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/HA.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Counter_positivi:cnt_2\|HA:HalfAdder\|OUT_HA\[7\] " "Warning: Node \"Counter_positivi:cnt_2\|HA:HalfAdder\|OUT_HA\[7\]\" is a latch" {  } { { "HA.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/HA.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Counter_positivi:cnt_2\|HA:HalfAdder\|OUT_HA\[8\] " "Warning: Node \"Counter_positivi:cnt_2\|HA:HalfAdder\|OUT_HA\[8\]\" is a latch" {  } { { "HA.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/HA.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Counter_positivi:cnt_2\|HA:HalfAdder\|OUT_HA\[9\] " "Warning: Node \"Counter_positivi:cnt_2\|HA:HalfAdder\|OUT_HA\[9\]\" is a latch" {  } { { "HA.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/HA.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Counter_positivi:cnt_2\|HA:HalfAdder\|OUT_HA\[10\] " "Warning: Node \"Counter_positivi:cnt_2\|HA:HalfAdder\|OUT_HA\[10\]\" is a latch" {  } { { "HA.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/HA.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "EN_CNT_2 " "Info: Assuming node \"EN_CNT_2\" is a latch enable. Will not compute fmax for this pin." {  } { { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 14 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register reg_sig:ff_2\|Q\[2\] register rounder:rounding\|OUT_ROUND\[0\] 175.04 MHz 5.713 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 175.04 MHz between source register \"reg_sig:ff_2\|Q\[2\]\" and destination register \"rounder:rounding\|OUT_ROUND\[0\]\" (period= 5.713 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.504 ns + Longest register register " "Info: + Longest register to register delay is 5.504 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_sig:ff_2\|Q\[2\] 1 REG LCFF_X44_Y31_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y31_N25; Fanout = 2; REG Node = 'reg_sig:ff_2\|Q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_sig:ff_2|Q[2] } "NODE_NAME" } } { "Reg_signed.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Reg_signed.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.512 ns) + CELL(0.416 ns) 0.928 ns Adder:sommatore\|Add0~39 2 COMB LCCOMB_X44_Y31_N30 1 " "Info: 2: + IC(0.512 ns) + CELL(0.416 ns) = 0.928 ns; Loc. = LCCOMB_X44_Y31_N30; Fanout = 1; COMB Node = 'Adder:sommatore\|Add0~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { reg_sig:ff_2|Q[2] Adder:sommatore|Add0~39 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.271 ns) 1.658 ns Adder:sommatore\|Add0~42 3 COMB LCCOMB_X45_Y31_N28 2 " "Info: 3: + IC(0.459 ns) + CELL(0.271 ns) = 1.658 ns; Loc. = LCCOMB_X45_Y31_N28; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { Adder:sommatore|Add0~39 Adder:sommatore|Add0~42 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.414 ns) 2.751 ns Adder:sommatore\|Add0~50 4 COMB LCCOMB_X43_Y31_N10 2 " "Info: 4: + IC(0.679 ns) + CELL(0.414 ns) = 2.751 ns; Loc. = LCCOMB_X43_Y31_N10; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.093 ns" { Adder:sommatore|Add0~42 Adder:sommatore|Add0~50 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.822 ns Adder:sommatore\|Add0~52 5 COMB LCCOMB_X43_Y31_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.822 ns; Loc. = LCCOMB_X43_Y31_N12; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~52'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Adder:sommatore|Add0~50 Adder:sommatore|Add0~52 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.981 ns Adder:sommatore\|Add0~54 6 COMB LCCOMB_X43_Y31_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.159 ns) = 2.981 ns; Loc. = LCCOMB_X43_Y31_N14; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~54'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Adder:sommatore|Add0~52 Adder:sommatore|Add0~54 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.052 ns Adder:sommatore\|Add0~56 7 COMB LCCOMB_X43_Y31_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.052 ns; Loc. = LCCOMB_X43_Y31_N16; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~56'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Adder:sommatore|Add0~54 Adder:sommatore|Add0~56 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.123 ns Adder:sommatore\|Add0~58 8 COMB LCCOMB_X43_Y31_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.123 ns; Loc. = LCCOMB_X43_Y31_N18; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Adder:sommatore|Add0~56 Adder:sommatore|Add0~58 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.194 ns Adder:sommatore\|Add0~60 9 COMB LCCOMB_X43_Y31_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.194 ns; Loc. = LCCOMB_X43_Y31_N20; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~60'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Adder:sommatore|Add0~58 Adder:sommatore|Add0~60 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.265 ns Adder:sommatore\|Add0~62 10 COMB LCCOMB_X43_Y31_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.265 ns; Loc. = LCCOMB_X43_Y31_N22; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Adder:sommatore|Add0~60 Adder:sommatore|Add0~62 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.336 ns Adder:sommatore\|Add0~67 11 COMB LCCOMB_X43_Y31_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 3.336 ns; Loc. = LCCOMB_X43_Y31_N24; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~67'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Adder:sommatore|Add0~62 Adder:sommatore|Add0~67 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.746 ns Adder:sommatore\|Add0~68 12 COMB LCCOMB_X43_Y31_N26 3 " "Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 3.746 ns; Loc. = LCCOMB_X43_Y31_N26; Fanout = 3; COMB Node = 'Adder:sommatore\|Add0~68'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Adder:sommatore|Add0~67 Adder:sommatore|Add0~68 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.275 ns) 4.467 ns rounder:rounding\|Comparison~0 13 COMB LCCOMB_X43_Y31_N30 7 " "Info: 13: + IC(0.446 ns) + CELL(0.275 ns) = 4.467 ns; Loc. = LCCOMB_X43_Y31_N30; Fanout = 7; COMB Node = 'rounder:rounding\|Comparison~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.721 ns" { Adder:sommatore|Add0~68 rounder:rounding|Comparison~0 } "NODE_NAME" } } { "rounder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/rounder.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.803 ns) + CELL(0.150 ns) 5.420 ns rounder:rounding\|OUT_ROUND~0 14 COMB LCCOMB_X43_Y32_N16 1 " "Info: 14: + IC(0.803 ns) + CELL(0.150 ns) = 5.420 ns; Loc. = LCCOMB_X43_Y32_N16; Fanout = 1; COMB Node = 'rounder:rounding\|OUT_ROUND~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.953 ns" { rounder:rounding|Comparison~0 rounder:rounding|OUT_ROUND~0 } "NODE_NAME" } } { "rounder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/rounder.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.504 ns rounder:rounding\|OUT_ROUND\[0\] 15 REG LCFF_X43_Y32_N17 1 " "Info: 15: + IC(0.000 ns) + CELL(0.084 ns) = 5.504 ns; Loc. = LCFF_X43_Y32_N17; Fanout = 1; REG Node = 'rounder:rounding\|OUT_ROUND\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { rounder:rounding|OUT_ROUND~0 rounder:rounding|OUT_ROUND[0] } "NODE_NAME" } } { "rounder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/rounder.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.605 ns ( 47.33 % ) " "Info: Total cell delay = 2.605 ns ( 47.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.899 ns ( 52.67 % ) " "Info: Total interconnect delay = 2.899 ns ( 52.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.504 ns" { reg_sig:ff_2|Q[2] Adder:sommatore|Add0~39 Adder:sommatore|Add0~42 Adder:sommatore|Add0~50 Adder:sommatore|Add0~52 Adder:sommatore|Add0~54 Adder:sommatore|Add0~56 Adder:sommatore|Add0~58 Adder:sommatore|Add0~60 Adder:sommatore|Add0~62 Adder:sommatore|Add0~67 Adder:sommatore|Add0~68 rounder:rounding|Comparison~0 rounder:rounding|OUT_ROUND~0 rounder:rounding|OUT_ROUND[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.504 ns" { reg_sig:ff_2|Q[2] {} Adder:sommatore|Add0~39 {} Adder:sommatore|Add0~42 {} Adder:sommatore|Add0~50 {} Adder:sommatore|Add0~52 {} Adder:sommatore|Add0~54 {} Adder:sommatore|Add0~56 {} Adder:sommatore|Add0~58 {} Adder:sommatore|Add0~60 {} Adder:sommatore|Add0~62 {} Adder:sommatore|Add0~67 {} Adder:sommatore|Add0~68 {} rounder:rounding|Comparison~0 {} rounder:rounding|OUT_ROUND~0 {} rounder:rounding|OUT_ROUND[0] {} } { 0.000ns 0.512ns 0.459ns 0.679ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.446ns 0.803ns 0.000ns } { 0.000ns 0.416ns 0.271ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.005 ns - Smallest " "Info: - Smallest clock skew is 0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.677 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 67 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 67; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 2.677 ns rounder:rounding\|OUT_ROUND\[0\] 3 REG LCFF_X43_Y32_N17 1 " "Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X43_Y32_N17; Fanout = 1; REG Node = 'rounder:rounding\|OUT_ROUND\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { CLK~clkctrl rounder:rounding|OUT_ROUND[0] } "NODE_NAME" } } { "rounder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/rounder.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.38 % ) " "Info: Total cell delay = 1.536 ns ( 57.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.141 ns ( 42.62 % ) " "Info: Total interconnect delay = 1.141 ns ( 42.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { CLK CLK~clkctrl rounder:rounding|OUT_ROUND[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rounder:rounding|OUT_ROUND[0] {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.672 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 67 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 67; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 2.672 ns reg_sig:ff_2\|Q\[2\] 3 REG LCFF_X44_Y31_N25 2 " "Info: 3: + IC(1.018 ns) + CELL(0.537 ns) = 2.672 ns; Loc. = LCFF_X44_Y31_N25; Fanout = 2; REG Node = 'reg_sig:ff_2\|Q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { CLK~clkctrl reg_sig:ff_2|Q[2] } "NODE_NAME" } } { "Reg_signed.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Reg_signed.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.49 % ) " "Info: Total cell delay = 1.536 ns ( 57.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.136 ns ( 42.51 % ) " "Info: Total interconnect delay = 1.136 ns ( 42.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { CLK CLK~clkctrl reg_sig:ff_2|Q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg_sig:ff_2|Q[2] {} } { 0.000ns 0.000ns 0.118ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { CLK CLK~clkctrl rounder:rounding|OUT_ROUND[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rounder:rounding|OUT_ROUND[0] {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { CLK CLK~clkctrl reg_sig:ff_2|Q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg_sig:ff_2|Q[2] {} } { 0.000ns 0.000ns 0.118ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Reg_signed.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Reg_signed.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "rounder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/rounder.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.504 ns" { reg_sig:ff_2|Q[2] Adder:sommatore|Add0~39 Adder:sommatore|Add0~42 Adder:sommatore|Add0~50 Adder:sommatore|Add0~52 Adder:sommatore|Add0~54 Adder:sommatore|Add0~56 Adder:sommatore|Add0~58 Adder:sommatore|Add0~60 Adder:sommatore|Add0~62 Adder:sommatore|Add0~67 Adder:sommatore|Add0~68 rounder:rounding|Comparison~0 rounder:rounding|OUT_ROUND~0 rounder:rounding|OUT_ROUND[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.504 ns" { reg_sig:ff_2|Q[2] {} Adder:sommatore|Add0~39 {} Adder:sommatore|Add0~42 {} Adder:sommatore|Add0~50 {} Adder:sommatore|Add0~52 {} Adder:sommatore|Add0~54 {} Adder:sommatore|Add0~56 {} Adder:sommatore|Add0~58 {} Adder:sommatore|Add0~60 {} Adder:sommatore|Add0~62 {} Adder:sommatore|Add0~67 {} Adder:sommatore|Add0~68 {} rounder:rounding|Comparison~0 {} rounder:rounding|OUT_ROUND~0 {} rounder:rounding|OUT_ROUND[0] {} } { 0.000ns 0.512ns 0.459ns 0.679ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.446ns 0.803ns 0.000ns } { 0.000ns 0.416ns 0.271ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { CLK CLK~clkctrl rounder:rounding|OUT_ROUND[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rounder:rounding|OUT_ROUND[0] {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { CLK CLK~clkctrl reg_sig:ff_2|Q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg_sig:ff_2|Q[2] {} } { 0.000ns 0.000ns 0.118ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "rounder:rounding\|OUT_ROUND\[0\] SEL_MUX2\[1\] CLK 10.285 ns register " "Info: tsu for register \"rounder:rounding\|OUT_ROUND\[0\]\" (data pin = \"SEL_MUX2\[1\]\", clock pin = \"CLK\") is 10.285 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.998 ns + Longest pin register " "Info: + Longest pin to register delay is 12.998 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.882 ns) 0.882 ns SEL_MUX2\[1\] 1 PIN PIN_B25 9 " "Info: 1: + IC(0.000 ns) + CELL(0.882 ns) = 0.882 ns; Loc. = PIN_B25; Fanout = 9; PIN Node = 'SEL_MUX2\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SEL_MUX2[1] } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.225 ns) + CELL(0.437 ns) 6.544 ns Adder:sommatore\|Add0~5 2 COMB LCCOMB_X42_Y32_N8 14 " "Info: 2: + IC(5.225 ns) + CELL(0.437 ns) = 6.544 ns; Loc. = LCCOMB_X42_Y32_N8; Fanout = 14; COMB Node = 'Adder:sommatore\|Add0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.662 ns" { SEL_MUX2[1] Adder:sommatore|Add0~5 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.505 ns) + CELL(0.436 ns) 8.485 ns Adder:sommatore\|Add0~41 3 COMB LCCOMB_X45_Y31_N26 1 " "Info: 3: + IC(1.505 ns) + CELL(0.436 ns) = 8.485 ns; Loc. = LCCOMB_X45_Y31_N26; Fanout = 1; COMB Node = 'Adder:sommatore\|Add0~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.941 ns" { Adder:sommatore|Add0~5 Adder:sommatore|Add0~41 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.419 ns) 9.152 ns Adder:sommatore\|Add0~42 4 COMB LCCOMB_X45_Y31_N28 2 " "Info: 4: + IC(0.248 ns) + CELL(0.419 ns) = 9.152 ns; Loc. = LCCOMB_X45_Y31_N28; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.667 ns" { Adder:sommatore|Add0~41 Adder:sommatore|Add0~42 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.414 ns) 10.245 ns Adder:sommatore\|Add0~50 5 COMB LCCOMB_X43_Y31_N10 2 " "Info: 5: + IC(0.679 ns) + CELL(0.414 ns) = 10.245 ns; Loc. = LCCOMB_X43_Y31_N10; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.093 ns" { Adder:sommatore|Add0~42 Adder:sommatore|Add0~50 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.316 ns Adder:sommatore\|Add0~52 6 COMB LCCOMB_X43_Y31_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 10.316 ns; Loc. = LCCOMB_X43_Y31_N12; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~52'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Adder:sommatore|Add0~50 Adder:sommatore|Add0~52 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 10.475 ns Adder:sommatore\|Add0~54 7 COMB LCCOMB_X43_Y31_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.159 ns) = 10.475 ns; Loc. = LCCOMB_X43_Y31_N14; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~54'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Adder:sommatore|Add0~52 Adder:sommatore|Add0~54 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.546 ns Adder:sommatore\|Add0~56 8 COMB LCCOMB_X43_Y31_N16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 10.546 ns; Loc. = LCCOMB_X43_Y31_N16; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~56'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Adder:sommatore|Add0~54 Adder:sommatore|Add0~56 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.617 ns Adder:sommatore\|Add0~58 9 COMB LCCOMB_X43_Y31_N18 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 10.617 ns; Loc. = LCCOMB_X43_Y31_N18; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Adder:sommatore|Add0~56 Adder:sommatore|Add0~58 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.688 ns Adder:sommatore\|Add0~60 10 COMB LCCOMB_X43_Y31_N20 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 10.688 ns; Loc. = LCCOMB_X43_Y31_N20; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~60'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Adder:sommatore|Add0~58 Adder:sommatore|Add0~60 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.759 ns Adder:sommatore\|Add0~62 11 COMB LCCOMB_X43_Y31_N22 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 10.759 ns; Loc. = LCCOMB_X43_Y31_N22; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Adder:sommatore|Add0~60 Adder:sommatore|Add0~62 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.830 ns Adder:sommatore\|Add0~67 12 COMB LCCOMB_X43_Y31_N24 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 10.830 ns; Loc. = LCCOMB_X43_Y31_N24; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~67'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Adder:sommatore|Add0~62 Adder:sommatore|Add0~67 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 11.240 ns Adder:sommatore\|Add0~68 13 COMB LCCOMB_X43_Y31_N26 3 " "Info: 13: + IC(0.000 ns) + CELL(0.410 ns) = 11.240 ns; Loc. = LCCOMB_X43_Y31_N26; Fanout = 3; COMB Node = 'Adder:sommatore\|Add0~68'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Adder:sommatore|Add0~67 Adder:sommatore|Add0~68 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.275 ns) 11.961 ns rounder:rounding\|Comparison~0 14 COMB LCCOMB_X43_Y31_N30 7 " "Info: 14: + IC(0.446 ns) + CELL(0.275 ns) = 11.961 ns; Loc. = LCCOMB_X43_Y31_N30; Fanout = 7; COMB Node = 'rounder:rounding\|Comparison~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.721 ns" { Adder:sommatore|Add0~68 rounder:rounding|Comparison~0 } "NODE_NAME" } } { "rounder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/rounder.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.803 ns) + CELL(0.150 ns) 12.914 ns rounder:rounding\|OUT_ROUND~0 15 COMB LCCOMB_X43_Y32_N16 1 " "Info: 15: + IC(0.803 ns) + CELL(0.150 ns) = 12.914 ns; Loc. = LCCOMB_X43_Y32_N16; Fanout = 1; COMB Node = 'rounder:rounding\|OUT_ROUND~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.953 ns" { rounder:rounding|Comparison~0 rounder:rounding|OUT_ROUND~0 } "NODE_NAME" } } { "rounder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/rounder.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 12.998 ns rounder:rounding\|OUT_ROUND\[0\] 16 REG LCFF_X43_Y32_N17 1 " "Info: 16: + IC(0.000 ns) + CELL(0.084 ns) = 12.998 ns; Loc. = LCFF_X43_Y32_N17; Fanout = 1; REG Node = 'rounder:rounding\|OUT_ROUND\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { rounder:rounding|OUT_ROUND~0 rounder:rounding|OUT_ROUND[0] } "NODE_NAME" } } { "rounder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/rounder.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.092 ns ( 31.48 % ) " "Info: Total cell delay = 4.092 ns ( 31.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.906 ns ( 68.52 % ) " "Info: Total interconnect delay = 8.906 ns ( 68.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.998 ns" { SEL_MUX2[1] Adder:sommatore|Add0~5 Adder:sommatore|Add0~41 Adder:sommatore|Add0~42 Adder:sommatore|Add0~50 Adder:sommatore|Add0~52 Adder:sommatore|Add0~54 Adder:sommatore|Add0~56 Adder:sommatore|Add0~58 Adder:sommatore|Add0~60 Adder:sommatore|Add0~62 Adder:sommatore|Add0~67 Adder:sommatore|Add0~68 rounder:rounding|Comparison~0 rounder:rounding|OUT_ROUND~0 rounder:rounding|OUT_ROUND[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.998 ns" { SEL_MUX2[1] {} SEL_MUX2[1]~combout {} Adder:sommatore|Add0~5 {} Adder:sommatore|Add0~41 {} Adder:sommatore|Add0~42 {} Adder:sommatore|Add0~50 {} Adder:sommatore|Add0~52 {} Adder:sommatore|Add0~54 {} Adder:sommatore|Add0~56 {} Adder:sommatore|Add0~58 {} Adder:sommatore|Add0~60 {} Adder:sommatore|Add0~62 {} Adder:sommatore|Add0~67 {} Adder:sommatore|Add0~68 {} rounder:rounding|Comparison~0 {} rounder:rounding|OUT_ROUND~0 {} rounder:rounding|OUT_ROUND[0] {} } { 0.000ns 0.000ns 5.225ns 1.505ns 0.248ns 0.679ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.446ns 0.803ns 0.000ns } { 0.000ns 0.882ns 0.437ns 0.436ns 0.419ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "rounder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/rounder.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.677 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 67 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 67; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 2.677 ns rounder:rounding\|OUT_ROUND\[0\] 3 REG LCFF_X43_Y32_N17 1 " "Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X43_Y32_N17; Fanout = 1; REG Node = 'rounder:rounding\|OUT_ROUND\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { CLK~clkctrl rounder:rounding|OUT_ROUND[0] } "NODE_NAME" } } { "rounder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/rounder.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.38 % ) " "Info: Total cell delay = 1.536 ns ( 57.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.141 ns ( 42.62 % ) " "Info: Total interconnect delay = 1.141 ns ( 42.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { CLK CLK~clkctrl rounder:rounding|OUT_ROUND[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rounder:rounding|OUT_ROUND[0] {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.998 ns" { SEL_MUX2[1] Adder:sommatore|Add0~5 Adder:sommatore|Add0~41 Adder:sommatore|Add0~42 Adder:sommatore|Add0~50 Adder:sommatore|Add0~52 Adder:sommatore|Add0~54 Adder:sommatore|Add0~56 Adder:sommatore|Add0~58 Adder:sommatore|Add0~60 Adder:sommatore|Add0~62 Adder:sommatore|Add0~67 Adder:sommatore|Add0~68 rounder:rounding|Comparison~0 rounder:rounding|OUT_ROUND~0 rounder:rounding|OUT_ROUND[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.998 ns" { SEL_MUX2[1] {} SEL_MUX2[1]~combout {} Adder:sommatore|Add0~5 {} Adder:sommatore|Add0~41 {} Adder:sommatore|Add0~42 {} Adder:sommatore|Add0~50 {} Adder:sommatore|Add0~52 {} Adder:sommatore|Add0~54 {} Adder:sommatore|Add0~56 {} Adder:sommatore|Add0~58 {} Adder:sommatore|Add0~60 {} Adder:sommatore|Add0~62 {} Adder:sommatore|Add0~67 {} Adder:sommatore|Add0~68 {} rounder:rounding|Comparison~0 {} rounder:rounding|OUT_ROUND~0 {} rounder:rounding|OUT_ROUND[0] {} } { 0.000ns 0.000ns 5.225ns 1.505ns 0.248ns 0.679ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.446ns 0.803ns 0.000ns } { 0.000ns 0.882ns 0.437ns 0.436ns 0.419ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { CLK CLK~clkctrl rounder:rounding|OUT_ROUND[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rounder:rounding|OUT_ROUND[0] {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK TC_CNT_1 counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:2:TFF_X\|dflipflop:ff\|Q 7.719 ns register " "Info: tco from clock \"CLK\" to destination pin \"TC_CNT_1\" through register \"counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:2:TFF_X\|dflipflop:ff\|Q\" is 7.719 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.660 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 67 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 67; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 2.660 ns counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:2:TFF_X\|dflipflop:ff\|Q 3 REG LCFF_X1_Y30_N29 4 " "Info: 3: + IC(1.006 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X1_Y30_N29; Fanout = 4; REG Node = 'counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:2:TFF_X\|dflipflop:ff\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { CLK~clkctrl counter_Nbit:cnt_1|tflipflop:\GEN_CNT:2:TFF_X|dflipflop:ff|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/dflipflop.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.74 % ) " "Info: Total cell delay = 1.536 ns ( 57.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.124 ns ( 42.26 % ) " "Info: Total interconnect delay = 1.124 ns ( 42.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { CLK CLK~clkctrl counter_Nbit:cnt_1|tflipflop:\GEN_CNT:2:TFF_X|dflipflop:ff|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { CLK {} CLK~combout {} CLK~clkctrl {} counter_Nbit:cnt_1|tflipflop:\GEN_CNT:2:TFF_X|dflipflop:ff|Q {} } { 0.000ns 0.000ns 0.118ns 1.006ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "dflipflop.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/dflipflop.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.809 ns + Longest register pin " "Info: + Longest register to pin delay is 4.809 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:2:TFF_X\|dflipflop:ff\|Q 1 REG LCFF_X1_Y30_N29 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y30_N29; Fanout = 4; REG Node = 'counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:2:TFF_X\|dflipflop:ff\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_Nbit:cnt_1|tflipflop:\GEN_CNT:2:TFF_X|dflipflop:ff|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/dflipflop.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.684 ns) + CELL(0.393 ns) 1.077 ns TC_CNT_1~0 2 COMB LCCOMB_X1_Y30_N0 1 " "Info: 2: + IC(0.684 ns) + CELL(0.393 ns) = 1.077 ns; Loc. = LCCOMB_X1_Y30_N0; Fanout = 1; COMB Node = 'TC_CNT_1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { counter_Nbit:cnt_1|tflipflop:\GEN_CNT:2:TFF_X|dflipflop:ff|Q TC_CNT_1~0 } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.393 ns) 1.717 ns TC_CNT_1~2 3 COMB LCCOMB_X1_Y30_N24 1 " "Info: 3: + IC(0.247 ns) + CELL(0.393 ns) = 1.717 ns; Loc. = LCCOMB_X1_Y30_N24; Fanout = 1; COMB Node = 'TC_CNT_1~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { TC_CNT_1~0 TC_CNT_1~2 } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(2.632 ns) 4.809 ns TC_CNT_1 4 PIN PIN_G4 0 " "Info: 4: + IC(0.460 ns) + CELL(2.632 ns) = 4.809 ns; Loc. = PIN_G4; Fanout = 0; PIN Node = 'TC_CNT_1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.092 ns" { TC_CNT_1~2 TC_CNT_1 } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.418 ns ( 71.08 % ) " "Info: Total cell delay = 3.418 ns ( 71.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.391 ns ( 28.92 % ) " "Info: Total interconnect delay = 1.391 ns ( 28.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.809 ns" { counter_Nbit:cnt_1|tflipflop:\GEN_CNT:2:TFF_X|dflipflop:ff|Q TC_CNT_1~0 TC_CNT_1~2 TC_CNT_1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.809 ns" { counter_Nbit:cnt_1|tflipflop:\GEN_CNT:2:TFF_X|dflipflop:ff|Q {} TC_CNT_1~0 {} TC_CNT_1~2 {} TC_CNT_1 {} } { 0.000ns 0.684ns 0.247ns 0.460ns } { 0.000ns 0.393ns 0.393ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { CLK CLK~clkctrl counter_Nbit:cnt_1|tflipflop:\GEN_CNT:2:TFF_X|dflipflop:ff|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { CLK {} CLK~combout {} CLK~clkctrl {} counter_Nbit:cnt_1|tflipflop:\GEN_CNT:2:TFF_X|dflipflop:ff|Q {} } { 0.000ns 0.000ns 0.118ns 1.006ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.809 ns" { counter_Nbit:cnt_1|tflipflop:\GEN_CNT:2:TFF_X|dflipflop:ff|Q TC_CNT_1~0 TC_CNT_1~2 TC_CNT_1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.809 ns" { counter_Nbit:cnt_1|tflipflop:\GEN_CNT:2:TFF_X|dflipflop:ff|Q {} TC_CNT_1~0 {} TC_CNT_1~2 {} TC_CNT_1 {} } { 0.000ns 0.684ns 0.247ns 0.460ns } { 0.000ns 0.393ns 0.393ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Counter_positivi:cnt_2\|reg_unsigned:reg\|Q\[0\] EN_CNT_2 CLK 0.600 ns register " "Info: th for register \"Counter_positivi:cnt_2\|reg_unsigned:reg\|Q\[0\]\" (data pin = \"EN_CNT_2\", clock pin = \"CLK\") is 0.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.665 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 67 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 67; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.537 ns) 2.665 ns Counter_positivi:cnt_2\|reg_unsigned:reg\|Q\[0\] 3 REG LCFF_X1_Y14_N29 4 " "Info: 3: + IC(1.011 ns) + CELL(0.537 ns) = 2.665 ns; Loc. = LCFF_X1_Y14_N29; Fanout = 4; REG Node = 'Counter_positivi:cnt_2\|reg_unsigned:reg\|Q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { CLK~clkctrl Counter_positivi:cnt_2|reg_unsigned:reg|Q[0] } "NODE_NAME" } } { "Reg_unsigned.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Reg_unsigned.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.64 % ) " "Info: Total cell delay = 1.536 ns ( 57.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.129 ns ( 42.36 % ) " "Info: Total interconnect delay = 1.129 ns ( 42.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { CLK CLK~clkctrl Counter_positivi:cnt_2|reg_unsigned:reg|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Counter_positivi:cnt_2|reg_unsigned:reg|Q[0] {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Reg_unsigned.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Reg_unsigned.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.331 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.331 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns EN_CNT_2 1 CLK PIN_P1 12 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 12; CLK Node = 'EN_CNT_2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN_CNT_2 } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.660 ns) 2.331 ns Counter_positivi:cnt_2\|reg_unsigned:reg\|Q\[0\] 2 REG LCFF_X1_Y14_N29 4 " "Info: 2: + IC(0.672 ns) + CELL(0.660 ns) = 2.331 ns; Loc. = LCFF_X1_Y14_N29; Fanout = 4; REG Node = 'Counter_positivi:cnt_2\|reg_unsigned:reg\|Q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.332 ns" { EN_CNT_2 Counter_positivi:cnt_2|reg_unsigned:reg|Q[0] } "NODE_NAME" } } { "Reg_unsigned.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Reg_unsigned.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 71.17 % ) " "Info: Total cell delay = 1.659 ns ( 71.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.672 ns ( 28.83 % ) " "Info: Total interconnect delay = 0.672 ns ( 28.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { EN_CNT_2 Counter_positivi:cnt_2|reg_unsigned:reg|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.331 ns" { EN_CNT_2 {} EN_CNT_2~combout {} Counter_positivi:cnt_2|reg_unsigned:reg|Q[0] {} } { 0.000ns 0.000ns 0.672ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { CLK CLK~clkctrl Counter_positivi:cnt_2|reg_unsigned:reg|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Counter_positivi:cnt_2|reg_unsigned:reg|Q[0] {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { EN_CNT_2 Counter_positivi:cnt_2|reg_unsigned:reg|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.331 ns" { EN_CNT_2 {} EN_CNT_2~combout {} Counter_positivi:cnt_2|reg_unsigned:reg|Q[0] {} } { 0.000ns 0.000ns 0.672ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 13 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 28 14:36:38 2019 " "Info: Processing ended: Sun Apr 28 14:36:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
