INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Projects/SNU/2022-1/HardwareSystemDesign/hsd-lab05/hsd-lab05.srcs/sources_1/new/my_pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_pe
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Projects/SNU/2022-1/HardwareSystemDesign/hsd-lab05/hsd-lab05.srcs/sim_1/new/tb_pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_pe
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Projects/SNU/2022-1/HardwareSystemDesign/hsd-lab05/hsd-lab05.srcs/sources_1/ip/floating_point_myfusedmult/sim/floating_point_myfusedmult.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'floating_point_myfusedmult'
