<stg><name>load_and_rearrange_q</name>


<trans_list>

<trans id="1710" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1909" from="2" to="100">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1910" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1812" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1813" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1814" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1815" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1816" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1817" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1818" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1819" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1820" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1821" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1822" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1823" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1824" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1825" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1826" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1827" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1828" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1829" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1830" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1831" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1832" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1833" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1834" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1835" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1836" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1837" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1838" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1839" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1840" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1841" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1842" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1843" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1844" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1845" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1846" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1847" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1848" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1849" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1850" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1851" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1852" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1853" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1854" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1855" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1856" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1857" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1858" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1859" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1860" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1861" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1862" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1863" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1864" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1865" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1866" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1867" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1868" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1869" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1870" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1871" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1872" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1873" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1874" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1875" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1876" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1877" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1878" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1879" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1880" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1881" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1882" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1883" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1884" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1885" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1886" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1887" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1888" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1889" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1890" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1891" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1892" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1893" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1894" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1895" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1896" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1897" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1898" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1899" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1900" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1901" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1902" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1903" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1904" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1905" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1906" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1907" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1908" from="99" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten = phi i7 [ 0, %0 ], [ %add_ln36, %hls_label_0 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:1  %b_0 = phi i3 [ 0, %0 ], [ %select_ln36_2, %hls_label_0 ]

]]></Node>
<StgValue><ssdm name="b_0"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader:2  %t_0 = phi i5 [ 0, %0 ], [ %t, %hls_label_0 ]

]]></Node>
<StgValue><ssdm name="t_0"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="2" op_0_bw="3">
<![CDATA[
.preheader:3  %trunc_ln40 = trunc i3 %b_0 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln40"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="14" op_0_bw="14" op_1_bw="2" op_2_bw="12">
<![CDATA[
.preheader:4  %shl_ln = call i14 @_ssdm_op_BitConcatenate.i14.i2.i12(i2 %trunc_ln40, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="15" op_0_bw="14">
<![CDATA[
.preheader:5  %zext_ln40 = zext i14 %shl_ln to i15

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="12" op_0_bw="12" op_1_bw="2" op_2_bw="10">
<![CDATA[
.preheader:6  %shl_ln40_1 = call i12 @_ssdm_op_BitConcatenate.i12.i2.i10(i2 %trunc_ln40, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln40_1"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="15" op_0_bw="12">
<![CDATA[
.preheader:7  %zext_ln40_1 = zext i12 %shl_ln40_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln40_1"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader:8  %sub_ln40 = sub i15 %zext_ln40, %zext_ln40_1

]]></Node>
<StgValue><ssdm name="sub_ln40"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:9  %icmp_ln36 = icmp eq i7 %indvar_flatten, -64

]]></Node>
<StgValue><ssdm name="icmp_ln36"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:10  %add_ln36 = add i7 1, %indvar_flatten

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:11  br i1 %icmp_ln36, label %1, label %hls_label_0

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_0:0  %b = add i3 1, %b_0

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_0:2  %icmp_ln37 = icmp eq i5 %t_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln37"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_0:3  %select_ln36 = select i1 %icmp_ln37, i5 0, i5 %t_0

]]></Node>
<StgValue><ssdm name="select_ln36"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="3">
<![CDATA[
hls_label_0:4  %trunc_ln40_1 = trunc i3 %b to i2

]]></Node>
<StgValue><ssdm name="trunc_ln40_1"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="14" op_0_bw="14" op_1_bw="2" op_2_bw="12">
<![CDATA[
hls_label_0:5  %shl_ln40_mid1 = call i14 @_ssdm_op_BitConcatenate.i14.i2.i12(i2 %trunc_ln40_1, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln40_mid1"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="15" op_0_bw="14">
<![CDATA[
hls_label_0:6  %zext_ln40_4 = zext i14 %shl_ln40_mid1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln40_4"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="12" op_1_bw="2" op_2_bw="10">
<![CDATA[
hls_label_0:7  %shl_ln40_1_mid1 = call i12 @_ssdm_op_BitConcatenate.i12.i2.i10(i2 %trunc_ln40_1, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln40_1_mid1"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="15" op_0_bw="12">
<![CDATA[
hls_label_0:8  %zext_ln40_5 = zext i12 %shl_ln40_1_mid1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln40_5"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:9  %sub_ln40_2 = sub i15 %zext_ln40_4, %zext_ln40_5

]]></Node>
<StgValue><ssdm name="sub_ln40_2"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
hls_label_0:10  %select_ln36_1 = select i1 %icmp_ln37, i15 %sub_ln40_2, i15 %sub_ln40

]]></Node>
<StgValue><ssdm name="select_ln36_1"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
hls_label_0:11  %select_ln36_2 = select i1 %icmp_ln37, i3 %b, i3 %b_0

]]></Node>
<StgValue><ssdm name="select_ln36_2"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="5">
<![CDATA[
hls_label_0:16  %trunc_ln40_2 = trunc i5 %select_ln36 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln40_2"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
hls_label_0:17  %shl_ln40_2 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %trunc_ln40_2, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln40_2"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="13" op_0_bw="12">
<![CDATA[
hls_label_0:18  %zext_ln40_2 = zext i12 %shl_ln40_2 to i13

]]></Node>
<StgValue><ssdm name="zext_ln40_2"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
hls_label_0:19  %shl_ln40_3 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %trunc_ln40_2, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln40_3"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="13" op_0_bw="10">
<![CDATA[
hls_label_0:20  %zext_ln40_3 = zext i10 %shl_ln40_3 to i13

]]></Node>
<StgValue><ssdm name="zext_ln40_3"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_0:21  %sub_ln40_1 = sub i13 %zext_ln40_2, %zext_ln40_3

]]></Node>
<StgValue><ssdm name="sub_ln40_1"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="15" op_0_bw="13">
<![CDATA[
hls_label_0:22  %sext_ln40 = sext i13 %sub_ln40_1 to i15

]]></Node>
<StgValue><ssdm name="sext_ln40"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:249  %add_ln40 = add i15 %sext_ln40, %select_ln36_1

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:250  %sext_ln40_1 = sext i15 %add_ln40 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_1"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:251  %zext_ln41 = zext i32 %sext_ln40_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:252  %input_data_addr = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="input_data_addr"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:253  %input_data_load = load float* %input_data_addr, align 4

]]></Node>
<StgValue><ssdm name="input_data_load"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:255  %or_ln40 = or i32 %sext_ln40_1, 1

]]></Node>
<StgValue><ssdm name="or_ln40"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:256  %zext_ln41_1 = zext i32 %or_ln40 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_1"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:257  %input_data_addr_1 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_1

]]></Node>
<StgValue><ssdm name="input_data_addr_1"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:258  %input_data_load_1 = load float* %input_data_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
hls_label_0:12  %tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %select_ln36_2, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="7">
<![CDATA[
hls_label_0:13  %zext_ln37 = zext i7 %tmp_s to i8

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="5">
<![CDATA[
hls_label_0:23  %zext_ln52 = zext i5 %select_ln36 to i8

]]></Node>
<StgValue><ssdm name="zext_ln52"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0:24  %add_ln52 = add i8 %zext_ln37, %zext_ln52

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_0:25  %tmp_18 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln52, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="12">
<![CDATA[
hls_label_0:26  %zext_ln52_1 = zext i12 %tmp_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln52_1"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:28  %or_ln52 = or i12 %tmp_18, 1

]]></Node>
<StgValue><ssdm name="or_ln52"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="12">
<![CDATA[
hls_label_0:29  %zext_ln52_2 = zext i12 %or_ln52 to i64

]]></Node>
<StgValue><ssdm name="zext_ln52_2"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:121  %Q_0_addr = getelementptr [1024 x float]* @Q_0, i64 0, i64 %zext_ln52_1

]]></Node>
<StgValue><ssdm name="Q_0_addr"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:122  %Q_0_addr_1 = getelementptr [1024 x float]* @Q_0, i64 0, i64 %zext_ln52_2

]]></Node>
<StgValue><ssdm name="Q_0_addr_1"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:253  %input_data_load = load float* %input_data_addr, align 4

]]></Node>
<StgValue><ssdm name="input_data_load"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:254  store float %input_data_load, float* %Q_0_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:258  %input_data_load_1 = load float* %input_data_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_1"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:259  store float %input_data_load_1, float* %Q_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:260  %or_ln40_1 = or i15 %add_ln40, 2

]]></Node>
<StgValue><ssdm name="or_ln40_1"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:261  %sext_ln40_2 = sext i15 %or_ln40_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_2"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:262  %zext_ln41_2 = zext i32 %sext_ln40_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_2"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:263  %input_data_addr_2 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_2

]]></Node>
<StgValue><ssdm name="input_data_addr_2"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:264  %input_data_load_2 = load float* %input_data_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_2"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:266  %or_ln40_2 = or i15 %add_ln40, 3

]]></Node>
<StgValue><ssdm name="or_ln40_2"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:267  %sext_ln40_3 = sext i15 %or_ln40_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_3"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:268  %zext_ln41_3 = zext i32 %sext_ln40_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_3"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:269  %input_data_addr_3 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_3

]]></Node>
<StgValue><ssdm name="input_data_addr_3"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:270  %input_data_load_3 = load float* %input_data_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:31  %or_ln52_1 = or i12 %tmp_18, 2

]]></Node>
<StgValue><ssdm name="or_ln52_1"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="12">
<![CDATA[
hls_label_0:32  %zext_ln52_3 = zext i12 %or_ln52_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln52_3"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:34  %or_ln52_2 = or i12 %tmp_18, 3

]]></Node>
<StgValue><ssdm name="or_ln52_2"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="12">
<![CDATA[
hls_label_0:35  %zext_ln52_4 = zext i12 %or_ln52_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln52_4"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:123  %Q_0_addr_2 = getelementptr [1024 x float]* @Q_0, i64 0, i64 %zext_ln52_3

]]></Node>
<StgValue><ssdm name="Q_0_addr_2"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:124  %Q_0_addr_3 = getelementptr [1024 x float]* @Q_0, i64 0, i64 %zext_ln52_4

]]></Node>
<StgValue><ssdm name="Q_0_addr_3"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:264  %input_data_load_2 = load float* %input_data_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_2"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:265  store float %input_data_load_2, float* %Q_0_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:270  %input_data_load_3 = load float* %input_data_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_3"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:271  store float %input_data_load_3, float* %Q_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:272  %or_ln40_3 = or i15 %add_ln40, 4

]]></Node>
<StgValue><ssdm name="or_ln40_3"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:273  %sext_ln40_4 = sext i15 %or_ln40_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_4"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:274  %zext_ln41_4 = zext i32 %sext_ln40_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_4"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:275  %input_data_addr_4 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_4

]]></Node>
<StgValue><ssdm name="input_data_addr_4"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:276  %input_data_load_4 = load float* %input_data_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_4"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:278  %or_ln40_4 = or i15 %add_ln40, 5

]]></Node>
<StgValue><ssdm name="or_ln40_4"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:279  %sext_ln40_5 = sext i15 %or_ln40_4 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_5"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:280  %zext_ln41_5 = zext i32 %sext_ln40_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_5"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:281  %input_data_addr_5 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_5

]]></Node>
<StgValue><ssdm name="input_data_addr_5"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:282  %input_data_load_5 = load float* %input_data_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="185" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:37  %or_ln52_3 = or i12 %tmp_18, 4

]]></Node>
<StgValue><ssdm name="or_ln52_3"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="12">
<![CDATA[
hls_label_0:38  %zext_ln52_5 = zext i12 %or_ln52_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln52_5"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:40  %or_ln52_4 = or i12 %tmp_18, 5

]]></Node>
<StgValue><ssdm name="or_ln52_4"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="12">
<![CDATA[
hls_label_0:41  %zext_ln52_6 = zext i12 %or_ln52_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln52_6"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:125  %Q_0_addr_4 = getelementptr [1024 x float]* @Q_0, i64 0, i64 %zext_ln52_5

]]></Node>
<StgValue><ssdm name="Q_0_addr_4"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:126  %Q_0_addr_5 = getelementptr [1024 x float]* @Q_0, i64 0, i64 %zext_ln52_6

]]></Node>
<StgValue><ssdm name="Q_0_addr_5"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:276  %input_data_load_4 = load float* %input_data_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_4"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:277  store float %input_data_load_4, float* %Q_0_addr_4, align 16

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:282  %input_data_load_5 = load float* %input_data_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_5"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:283  store float %input_data_load_5, float* %Q_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:284  %or_ln40_5 = or i15 %add_ln40, 6

]]></Node>
<StgValue><ssdm name="or_ln40_5"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:285  %sext_ln40_6 = sext i15 %or_ln40_5 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_6"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:286  %zext_ln41_6 = zext i32 %sext_ln40_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_6"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:287  %input_data_addr_6 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_6

]]></Node>
<StgValue><ssdm name="input_data_addr_6"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:288  %input_data_load_6 = load float* %input_data_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_6"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:290  %or_ln40_6 = or i15 %add_ln40, 7

]]></Node>
<StgValue><ssdm name="or_ln40_6"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:291  %sext_ln40_7 = sext i15 %or_ln40_6 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_7"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:292  %zext_ln41_7 = zext i32 %sext_ln40_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_7"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:293  %input_data_addr_7 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_7

]]></Node>
<StgValue><ssdm name="input_data_addr_7"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:294  %input_data_load_7 = load float* %input_data_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="205" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:43  %or_ln52_5 = or i12 %tmp_18, 6

]]></Node>
<StgValue><ssdm name="or_ln52_5"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="12">
<![CDATA[
hls_label_0:44  %zext_ln52_7 = zext i12 %or_ln52_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln52_7"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:46  %or_ln52_6 = or i12 %tmp_18, 7

]]></Node>
<StgValue><ssdm name="or_ln52_6"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="12">
<![CDATA[
hls_label_0:47  %zext_ln52_8 = zext i12 %or_ln52_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln52_8"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:127  %Q_0_addr_6 = getelementptr [1024 x float]* @Q_0, i64 0, i64 %zext_ln52_7

]]></Node>
<StgValue><ssdm name="Q_0_addr_6"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:128  %Q_0_addr_7 = getelementptr [1024 x float]* @Q_0, i64 0, i64 %zext_ln52_8

]]></Node>
<StgValue><ssdm name="Q_0_addr_7"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:288  %input_data_load_6 = load float* %input_data_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_6"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:289  store float %input_data_load_6, float* %Q_0_addr_6, align 8

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:294  %input_data_load_7 = load float* %input_data_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_7"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:295  store float %input_data_load_7, float* %Q_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:296  %or_ln40_7 = or i15 %add_ln40, 8

]]></Node>
<StgValue><ssdm name="or_ln40_7"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:297  %sext_ln40_8 = sext i15 %or_ln40_7 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_8"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:298  %zext_ln41_8 = zext i32 %sext_ln40_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_8"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:299  %input_data_addr_8 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_8

]]></Node>
<StgValue><ssdm name="input_data_addr_8"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:300  %input_data_load_8 = load float* %input_data_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_8"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:302  %or_ln40_8 = or i15 %add_ln40, 9

]]></Node>
<StgValue><ssdm name="or_ln40_8"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:303  %sext_ln40_9 = sext i15 %or_ln40_8 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_9"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:304  %zext_ln41_9 = zext i32 %sext_ln40_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_9"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:305  %input_data_addr_9 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_9

]]></Node>
<StgValue><ssdm name="input_data_addr_9"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:306  %input_data_load_9 = load float* %input_data_addr_9, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_9"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="225" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:49  %or_ln52_7 = or i12 %tmp_18, 8

]]></Node>
<StgValue><ssdm name="or_ln52_7"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="12">
<![CDATA[
hls_label_0:50  %zext_ln52_9 = zext i12 %or_ln52_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln52_9"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:52  %or_ln52_8 = or i12 %tmp_18, 9

]]></Node>
<StgValue><ssdm name="or_ln52_8"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="12">
<![CDATA[
hls_label_0:53  %zext_ln52_10 = zext i12 %or_ln52_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln52_10"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:129  %Q_0_addr_8 = getelementptr [1024 x float]* @Q_0, i64 0, i64 %zext_ln52_9

]]></Node>
<StgValue><ssdm name="Q_0_addr_8"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:130  %Q_0_addr_9 = getelementptr [1024 x float]* @Q_0, i64 0, i64 %zext_ln52_10

]]></Node>
<StgValue><ssdm name="Q_0_addr_9"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:300  %input_data_load_8 = load float* %input_data_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_8"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:301  store float %input_data_load_8, float* %Q_0_addr_8, align 16

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:306  %input_data_load_9 = load float* %input_data_addr_9, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_9"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:307  store float %input_data_load_9, float* %Q_0_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:308  %or_ln40_9 = or i15 %add_ln40, 10

]]></Node>
<StgValue><ssdm name="or_ln40_9"/></StgValue>
</operation>

<operation id="236" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:309  %sext_ln40_10 = sext i15 %or_ln40_9 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_10"/></StgValue>
</operation>

<operation id="237" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:310  %zext_ln41_10 = zext i32 %sext_ln40_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_10"/></StgValue>
</operation>

<operation id="238" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:311  %input_data_addr_10 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_10

]]></Node>
<StgValue><ssdm name="input_data_addr_10"/></StgValue>
</operation>

<operation id="239" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:312  %input_data_load_10 = load float* %input_data_addr_10, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_10"/></StgValue>
</operation>

<operation id="240" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:314  %or_ln40_10 = or i15 %add_ln40, 11

]]></Node>
<StgValue><ssdm name="or_ln40_10"/></StgValue>
</operation>

<operation id="241" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:315  %sext_ln40_11 = sext i15 %or_ln40_10 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_11"/></StgValue>
</operation>

<operation id="242" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:316  %zext_ln41_11 = zext i32 %sext_ln40_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_11"/></StgValue>
</operation>

<operation id="243" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:317  %input_data_addr_11 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_11

]]></Node>
<StgValue><ssdm name="input_data_addr_11"/></StgValue>
</operation>

<operation id="244" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:318  %input_data_load_11 = load float* %input_data_addr_11, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_11"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="245" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:55  %or_ln52_9 = or i12 %tmp_18, 10

]]></Node>
<StgValue><ssdm name="or_ln52_9"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="12">
<![CDATA[
hls_label_0:56  %zext_ln52_11 = zext i12 %or_ln52_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln52_11"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:58  %or_ln52_10 = or i12 %tmp_18, 11

]]></Node>
<StgValue><ssdm name="or_ln52_10"/></StgValue>
</operation>

<operation id="248" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="12">
<![CDATA[
hls_label_0:59  %zext_ln52_12 = zext i12 %or_ln52_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln52_12"/></StgValue>
</operation>

<operation id="249" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:131  %Q_0_addr_10 = getelementptr [1024 x float]* @Q_0, i64 0, i64 %zext_ln52_11

]]></Node>
<StgValue><ssdm name="Q_0_addr_10"/></StgValue>
</operation>

<operation id="250" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:132  %Q_0_addr_11 = getelementptr [1024 x float]* @Q_0, i64 0, i64 %zext_ln52_12

]]></Node>
<StgValue><ssdm name="Q_0_addr_11"/></StgValue>
</operation>

<operation id="251" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:312  %input_data_load_10 = load float* %input_data_addr_10, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_10"/></StgValue>
</operation>

<operation id="252" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:313  store float %input_data_load_10, float* %Q_0_addr_10, align 8

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="253" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:318  %input_data_load_11 = load float* %input_data_addr_11, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_11"/></StgValue>
</operation>

<operation id="254" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:319  store float %input_data_load_11, float* %Q_0_addr_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="255" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:320  %or_ln40_11 = or i15 %add_ln40, 12

]]></Node>
<StgValue><ssdm name="or_ln40_11"/></StgValue>
</operation>

<operation id="256" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:321  %sext_ln40_12 = sext i15 %or_ln40_11 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_12"/></StgValue>
</operation>

<operation id="257" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:322  %zext_ln41_12 = zext i32 %sext_ln40_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_12"/></StgValue>
</operation>

<operation id="258" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:323  %input_data_addr_12 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_12

]]></Node>
<StgValue><ssdm name="input_data_addr_12"/></StgValue>
</operation>

<operation id="259" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:324  %input_data_load_12 = load float* %input_data_addr_12, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_12"/></StgValue>
</operation>

<operation id="260" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:326  %or_ln40_12 = or i15 %add_ln40, 13

]]></Node>
<StgValue><ssdm name="or_ln40_12"/></StgValue>
</operation>

<operation id="261" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:327  %sext_ln40_13 = sext i15 %or_ln40_12 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_13"/></StgValue>
</operation>

<operation id="262" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:328  %zext_ln41_13 = zext i32 %sext_ln40_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_13"/></StgValue>
</operation>

<operation id="263" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:329  %input_data_addr_13 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_13

]]></Node>
<StgValue><ssdm name="input_data_addr_13"/></StgValue>
</operation>

<operation id="264" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:330  %input_data_load_13 = load float* %input_data_addr_13, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_13"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="265" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:61  %or_ln52_11 = or i12 %tmp_18, 12

]]></Node>
<StgValue><ssdm name="or_ln52_11"/></StgValue>
</operation>

<operation id="266" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="12">
<![CDATA[
hls_label_0:62  %zext_ln52_13 = zext i12 %or_ln52_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln52_13"/></StgValue>
</operation>

<operation id="267" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:64  %or_ln52_12 = or i12 %tmp_18, 13

]]></Node>
<StgValue><ssdm name="or_ln52_12"/></StgValue>
</operation>

<operation id="268" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="12">
<![CDATA[
hls_label_0:65  %zext_ln52_14 = zext i12 %or_ln52_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln52_14"/></StgValue>
</operation>

<operation id="269" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:133  %Q_0_addr_12 = getelementptr [1024 x float]* @Q_0, i64 0, i64 %zext_ln52_13

]]></Node>
<StgValue><ssdm name="Q_0_addr_12"/></StgValue>
</operation>

<operation id="270" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:134  %Q_0_addr_13 = getelementptr [1024 x float]* @Q_0, i64 0, i64 %zext_ln52_14

]]></Node>
<StgValue><ssdm name="Q_0_addr_13"/></StgValue>
</operation>

<operation id="271" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:324  %input_data_load_12 = load float* %input_data_addr_12, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_12"/></StgValue>
</operation>

<operation id="272" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:325  store float %input_data_load_12, float* %Q_0_addr_12, align 16

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="273" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:330  %input_data_load_13 = load float* %input_data_addr_13, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_13"/></StgValue>
</operation>

<operation id="274" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:331  store float %input_data_load_13, float* %Q_0_addr_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="275" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:332  %or_ln40_13 = or i15 %add_ln40, 14

]]></Node>
<StgValue><ssdm name="or_ln40_13"/></StgValue>
</operation>

<operation id="276" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:333  %sext_ln40_14 = sext i15 %or_ln40_13 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_14"/></StgValue>
</operation>

<operation id="277" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:334  %zext_ln41_14 = zext i32 %sext_ln40_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_14"/></StgValue>
</operation>

<operation id="278" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:335  %input_data_addr_14 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_14

]]></Node>
<StgValue><ssdm name="input_data_addr_14"/></StgValue>
</operation>

<operation id="279" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:336  %input_data_load_14 = load float* %input_data_addr_14, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_14"/></StgValue>
</operation>

<operation id="280" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:338  %or_ln40_14 = or i15 %add_ln40, 15

]]></Node>
<StgValue><ssdm name="or_ln40_14"/></StgValue>
</operation>

<operation id="281" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:339  %sext_ln40_15 = sext i15 %or_ln40_14 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_15"/></StgValue>
</operation>

<operation id="282" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:340  %zext_ln41_15 = zext i32 %sext_ln40_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_15"/></StgValue>
</operation>

<operation id="283" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:341  %input_data_addr_15 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_15

]]></Node>
<StgValue><ssdm name="input_data_addr_15"/></StgValue>
</operation>

<operation id="284" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:342  %input_data_load_15 = load float* %input_data_addr_15, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_15"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="285" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:67  %or_ln52_13 = or i12 %tmp_18, 14

]]></Node>
<StgValue><ssdm name="or_ln52_13"/></StgValue>
</operation>

<operation id="286" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="12">
<![CDATA[
hls_label_0:68  %zext_ln52_15 = zext i12 %or_ln52_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln52_15"/></StgValue>
</operation>

<operation id="287" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:70  %or_ln52_14 = or i12 %tmp_18, 15

]]></Node>
<StgValue><ssdm name="or_ln52_14"/></StgValue>
</operation>

<operation id="288" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="12">
<![CDATA[
hls_label_0:71  %zext_ln52_16 = zext i12 %or_ln52_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln52_16"/></StgValue>
</operation>

<operation id="289" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:135  %Q_0_addr_14 = getelementptr [1024 x float]* @Q_0, i64 0, i64 %zext_ln52_15

]]></Node>
<StgValue><ssdm name="Q_0_addr_14"/></StgValue>
</operation>

<operation id="290" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:136  %Q_0_addr_15 = getelementptr [1024 x float]* @Q_0, i64 0, i64 %zext_ln52_16

]]></Node>
<StgValue><ssdm name="Q_0_addr_15"/></StgValue>
</operation>

<operation id="291" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:336  %input_data_load_14 = load float* %input_data_addr_14, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_14"/></StgValue>
</operation>

<operation id="292" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:337  store float %input_data_load_14, float* %Q_0_addr_14, align 8

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="293" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:342  %input_data_load_15 = load float* %input_data_addr_15, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_15"/></StgValue>
</operation>

<operation id="294" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:343  store float %input_data_load_15, float* %Q_0_addr_15, align 4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="295" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:344  %or_ln40_15 = or i15 %add_ln40, 16

]]></Node>
<StgValue><ssdm name="or_ln40_15"/></StgValue>
</operation>

<operation id="296" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:345  %sext_ln40_16 = sext i15 %or_ln40_15 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_16"/></StgValue>
</operation>

<operation id="297" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:346  %zext_ln41_16 = zext i32 %sext_ln40_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_16"/></StgValue>
</operation>

<operation id="298" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:347  %input_data_addr_16 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_16

]]></Node>
<StgValue><ssdm name="input_data_addr_16"/></StgValue>
</operation>

<operation id="299" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:348  %input_data_load_16 = load float* %input_data_addr_16, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_16"/></StgValue>
</operation>

<operation id="300" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:350  %or_ln40_16 = or i15 %add_ln40, 17

]]></Node>
<StgValue><ssdm name="or_ln40_16"/></StgValue>
</operation>

<operation id="301" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:351  %sext_ln40_17 = sext i15 %or_ln40_16 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_17"/></StgValue>
</operation>

<operation id="302" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:352  %zext_ln41_17 = zext i32 %sext_ln40_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_17"/></StgValue>
</operation>

<operation id="303" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:353  %input_data_addr_17 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_17

]]></Node>
<StgValue><ssdm name="input_data_addr_17"/></StgValue>
</operation>

<operation id="304" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:354  %input_data_load_17 = load float* %input_data_addr_17, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_17"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="305" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:137  %Q_1_addr = getelementptr [1024 x float]* @Q_1, i64 0, i64 %zext_ln52_1

]]></Node>
<StgValue><ssdm name="Q_1_addr"/></StgValue>
</operation>

<operation id="306" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:138  %Q_1_addr_1 = getelementptr [1024 x float]* @Q_1, i64 0, i64 %zext_ln52_2

]]></Node>
<StgValue><ssdm name="Q_1_addr_1"/></StgValue>
</operation>

<operation id="307" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:348  %input_data_load_16 = load float* %input_data_addr_16, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_16"/></StgValue>
</operation>

<operation id="308" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:349  store float %input_data_load_16, float* %Q_1_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="309" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:354  %input_data_load_17 = load float* %input_data_addr_17, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_17"/></StgValue>
</operation>

<operation id="310" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:355  store float %input_data_load_17, float* %Q_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="311" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:356  %or_ln40_17 = or i15 %add_ln40, 18

]]></Node>
<StgValue><ssdm name="or_ln40_17"/></StgValue>
</operation>

<operation id="312" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:357  %sext_ln40_18 = sext i15 %or_ln40_17 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_18"/></StgValue>
</operation>

<operation id="313" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:358  %zext_ln41_18 = zext i32 %sext_ln40_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_18"/></StgValue>
</operation>

<operation id="314" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:359  %input_data_addr_18 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_18

]]></Node>
<StgValue><ssdm name="input_data_addr_18"/></StgValue>
</operation>

<operation id="315" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:360  %input_data_load_18 = load float* %input_data_addr_18, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_18"/></StgValue>
</operation>

<operation id="316" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:362  %or_ln40_18 = or i15 %add_ln40, 19

]]></Node>
<StgValue><ssdm name="or_ln40_18"/></StgValue>
</operation>

<operation id="317" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:363  %sext_ln40_19 = sext i15 %or_ln40_18 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_19"/></StgValue>
</operation>

<operation id="318" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:364  %zext_ln41_19 = zext i32 %sext_ln40_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_19"/></StgValue>
</operation>

<operation id="319" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:365  %input_data_addr_19 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_19

]]></Node>
<StgValue><ssdm name="input_data_addr_19"/></StgValue>
</operation>

<operation id="320" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:366  %input_data_load_19 = load float* %input_data_addr_19, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_19"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="321" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:139  %Q_1_addr_2 = getelementptr [1024 x float]* @Q_1, i64 0, i64 %zext_ln52_3

]]></Node>
<StgValue><ssdm name="Q_1_addr_2"/></StgValue>
</operation>

<operation id="322" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:140  %Q_1_addr_3 = getelementptr [1024 x float]* @Q_1, i64 0, i64 %zext_ln52_4

]]></Node>
<StgValue><ssdm name="Q_1_addr_3"/></StgValue>
</operation>

<operation id="323" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:360  %input_data_load_18 = load float* %input_data_addr_18, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_18"/></StgValue>
</operation>

<operation id="324" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:361  store float %input_data_load_18, float* %Q_1_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="325" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:366  %input_data_load_19 = load float* %input_data_addr_19, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_19"/></StgValue>
</operation>

<operation id="326" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:367  store float %input_data_load_19, float* %Q_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="327" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:368  %or_ln40_19 = or i15 %add_ln40, 20

]]></Node>
<StgValue><ssdm name="or_ln40_19"/></StgValue>
</operation>

<operation id="328" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:369  %sext_ln40_20 = sext i15 %or_ln40_19 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_20"/></StgValue>
</operation>

<operation id="329" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:370  %zext_ln41_20 = zext i32 %sext_ln40_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_20"/></StgValue>
</operation>

<operation id="330" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:371  %input_data_addr_20 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_20

]]></Node>
<StgValue><ssdm name="input_data_addr_20"/></StgValue>
</operation>

<operation id="331" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:372  %input_data_load_20 = load float* %input_data_addr_20, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_20"/></StgValue>
</operation>

<operation id="332" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:374  %or_ln40_20 = or i15 %add_ln40, 21

]]></Node>
<StgValue><ssdm name="or_ln40_20"/></StgValue>
</operation>

<operation id="333" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:375  %sext_ln40_21 = sext i15 %or_ln40_20 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_21"/></StgValue>
</operation>

<operation id="334" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:376  %zext_ln41_21 = zext i32 %sext_ln40_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_21"/></StgValue>
</operation>

<operation id="335" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:377  %input_data_addr_21 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_21

]]></Node>
<StgValue><ssdm name="input_data_addr_21"/></StgValue>
</operation>

<operation id="336" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:378  %input_data_load_21 = load float* %input_data_addr_21, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_21"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="337" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:141  %Q_1_addr_4 = getelementptr [1024 x float]* @Q_1, i64 0, i64 %zext_ln52_5

]]></Node>
<StgValue><ssdm name="Q_1_addr_4"/></StgValue>
</operation>

<operation id="338" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:142  %Q_1_addr_5 = getelementptr [1024 x float]* @Q_1, i64 0, i64 %zext_ln52_6

]]></Node>
<StgValue><ssdm name="Q_1_addr_5"/></StgValue>
</operation>

<operation id="339" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:372  %input_data_load_20 = load float* %input_data_addr_20, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_20"/></StgValue>
</operation>

<operation id="340" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:373  store float %input_data_load_20, float* %Q_1_addr_4, align 16

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="341" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:378  %input_data_load_21 = load float* %input_data_addr_21, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_21"/></StgValue>
</operation>

<operation id="342" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:379  store float %input_data_load_21, float* %Q_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="343" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:380  %or_ln40_21 = or i15 %add_ln40, 22

]]></Node>
<StgValue><ssdm name="or_ln40_21"/></StgValue>
</operation>

<operation id="344" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:381  %sext_ln40_22 = sext i15 %or_ln40_21 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_22"/></StgValue>
</operation>

<operation id="345" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:382  %zext_ln41_22 = zext i32 %sext_ln40_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_22"/></StgValue>
</operation>

<operation id="346" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:383  %input_data_addr_22 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_22

]]></Node>
<StgValue><ssdm name="input_data_addr_22"/></StgValue>
</operation>

<operation id="347" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:384  %input_data_load_22 = load float* %input_data_addr_22, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_22"/></StgValue>
</operation>

<operation id="348" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:386  %or_ln40_22 = or i15 %add_ln40, 23

]]></Node>
<StgValue><ssdm name="or_ln40_22"/></StgValue>
</operation>

<operation id="349" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:387  %sext_ln40_23 = sext i15 %or_ln40_22 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_23"/></StgValue>
</operation>

<operation id="350" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:388  %zext_ln41_23 = zext i32 %sext_ln40_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_23"/></StgValue>
</operation>

<operation id="351" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:389  %input_data_addr_23 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_23

]]></Node>
<StgValue><ssdm name="input_data_addr_23"/></StgValue>
</operation>

<operation id="352" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:390  %input_data_load_23 = load float* %input_data_addr_23, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_23"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="353" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:143  %Q_1_addr_6 = getelementptr [1024 x float]* @Q_1, i64 0, i64 %zext_ln52_7

]]></Node>
<StgValue><ssdm name="Q_1_addr_6"/></StgValue>
</operation>

<operation id="354" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:144  %Q_1_addr_7 = getelementptr [1024 x float]* @Q_1, i64 0, i64 %zext_ln52_8

]]></Node>
<StgValue><ssdm name="Q_1_addr_7"/></StgValue>
</operation>

<operation id="355" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:384  %input_data_load_22 = load float* %input_data_addr_22, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_22"/></StgValue>
</operation>

<operation id="356" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:385  store float %input_data_load_22, float* %Q_1_addr_6, align 8

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="357" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:390  %input_data_load_23 = load float* %input_data_addr_23, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_23"/></StgValue>
</operation>

<operation id="358" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:391  store float %input_data_load_23, float* %Q_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="359" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:392  %or_ln40_23 = or i15 %add_ln40, 24

]]></Node>
<StgValue><ssdm name="or_ln40_23"/></StgValue>
</operation>

<operation id="360" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:393  %sext_ln40_24 = sext i15 %or_ln40_23 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_24"/></StgValue>
</operation>

<operation id="361" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:394  %zext_ln41_24 = zext i32 %sext_ln40_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_24"/></StgValue>
</operation>

<operation id="362" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:395  %input_data_addr_24 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_24

]]></Node>
<StgValue><ssdm name="input_data_addr_24"/></StgValue>
</operation>

<operation id="363" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:396  %input_data_load_24 = load float* %input_data_addr_24, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_24"/></StgValue>
</operation>

<operation id="364" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:398  %or_ln40_24 = or i15 %add_ln40, 25

]]></Node>
<StgValue><ssdm name="or_ln40_24"/></StgValue>
</operation>

<operation id="365" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:399  %sext_ln40_25 = sext i15 %or_ln40_24 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_25"/></StgValue>
</operation>

<operation id="366" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:400  %zext_ln41_25 = zext i32 %sext_ln40_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_25"/></StgValue>
</operation>

<operation id="367" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:401  %input_data_addr_25 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_25

]]></Node>
<StgValue><ssdm name="input_data_addr_25"/></StgValue>
</operation>

<operation id="368" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:402  %input_data_load_25 = load float* %input_data_addr_25, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_25"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="369" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:145  %Q_1_addr_8 = getelementptr [1024 x float]* @Q_1, i64 0, i64 %zext_ln52_9

]]></Node>
<StgValue><ssdm name="Q_1_addr_8"/></StgValue>
</operation>

<operation id="370" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:146  %Q_1_addr_9 = getelementptr [1024 x float]* @Q_1, i64 0, i64 %zext_ln52_10

]]></Node>
<StgValue><ssdm name="Q_1_addr_9"/></StgValue>
</operation>

<operation id="371" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:396  %input_data_load_24 = load float* %input_data_addr_24, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_24"/></StgValue>
</operation>

<operation id="372" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:397  store float %input_data_load_24, float* %Q_1_addr_8, align 16

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="373" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:402  %input_data_load_25 = load float* %input_data_addr_25, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_25"/></StgValue>
</operation>

<operation id="374" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:403  store float %input_data_load_25, float* %Q_1_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="375" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:404  %or_ln40_25 = or i15 %add_ln40, 26

]]></Node>
<StgValue><ssdm name="or_ln40_25"/></StgValue>
</operation>

<operation id="376" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:405  %sext_ln40_26 = sext i15 %or_ln40_25 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_26"/></StgValue>
</operation>

<operation id="377" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:406  %zext_ln41_26 = zext i32 %sext_ln40_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_26"/></StgValue>
</operation>

<operation id="378" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:407  %input_data_addr_26 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_26

]]></Node>
<StgValue><ssdm name="input_data_addr_26"/></StgValue>
</operation>

<operation id="379" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:408  %input_data_load_26 = load float* %input_data_addr_26, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_26"/></StgValue>
</operation>

<operation id="380" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:410  %or_ln40_26 = or i15 %add_ln40, 27

]]></Node>
<StgValue><ssdm name="or_ln40_26"/></StgValue>
</operation>

<operation id="381" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:411  %sext_ln40_27 = sext i15 %or_ln40_26 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_27"/></StgValue>
</operation>

<operation id="382" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:412  %zext_ln41_27 = zext i32 %sext_ln40_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_27"/></StgValue>
</operation>

<operation id="383" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:413  %input_data_addr_27 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_27

]]></Node>
<StgValue><ssdm name="input_data_addr_27"/></StgValue>
</operation>

<operation id="384" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:414  %input_data_load_27 = load float* %input_data_addr_27, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_27"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="385" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:147  %Q_1_addr_10 = getelementptr [1024 x float]* @Q_1, i64 0, i64 %zext_ln52_11

]]></Node>
<StgValue><ssdm name="Q_1_addr_10"/></StgValue>
</operation>

<operation id="386" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:148  %Q_1_addr_11 = getelementptr [1024 x float]* @Q_1, i64 0, i64 %zext_ln52_12

]]></Node>
<StgValue><ssdm name="Q_1_addr_11"/></StgValue>
</operation>

<operation id="387" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:408  %input_data_load_26 = load float* %input_data_addr_26, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_26"/></StgValue>
</operation>

<operation id="388" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:409  store float %input_data_load_26, float* %Q_1_addr_10, align 8

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="389" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:414  %input_data_load_27 = load float* %input_data_addr_27, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_27"/></StgValue>
</operation>

<operation id="390" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:415  store float %input_data_load_27, float* %Q_1_addr_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="391" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:416  %or_ln40_27 = or i15 %add_ln40, 28

]]></Node>
<StgValue><ssdm name="or_ln40_27"/></StgValue>
</operation>

<operation id="392" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:417  %sext_ln40_28 = sext i15 %or_ln40_27 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_28"/></StgValue>
</operation>

<operation id="393" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:418  %zext_ln41_28 = zext i32 %sext_ln40_28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_28"/></StgValue>
</operation>

<operation id="394" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:419  %input_data_addr_28 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_28

]]></Node>
<StgValue><ssdm name="input_data_addr_28"/></StgValue>
</operation>

<operation id="395" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:420  %input_data_load_28 = load float* %input_data_addr_28, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_28"/></StgValue>
</operation>

<operation id="396" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:422  %or_ln40_28 = or i15 %add_ln40, 29

]]></Node>
<StgValue><ssdm name="or_ln40_28"/></StgValue>
</operation>

<operation id="397" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:423  %sext_ln40_29 = sext i15 %or_ln40_28 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_29"/></StgValue>
</operation>

<operation id="398" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:424  %zext_ln41_29 = zext i32 %sext_ln40_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_29"/></StgValue>
</operation>

<operation id="399" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:425  %input_data_addr_29 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_29

]]></Node>
<StgValue><ssdm name="input_data_addr_29"/></StgValue>
</operation>

<operation id="400" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:426  %input_data_load_29 = load float* %input_data_addr_29, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_29"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="401" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:149  %Q_1_addr_12 = getelementptr [1024 x float]* @Q_1, i64 0, i64 %zext_ln52_13

]]></Node>
<StgValue><ssdm name="Q_1_addr_12"/></StgValue>
</operation>

<operation id="402" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:150  %Q_1_addr_13 = getelementptr [1024 x float]* @Q_1, i64 0, i64 %zext_ln52_14

]]></Node>
<StgValue><ssdm name="Q_1_addr_13"/></StgValue>
</operation>

<operation id="403" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:420  %input_data_load_28 = load float* %input_data_addr_28, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_28"/></StgValue>
</operation>

<operation id="404" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:421  store float %input_data_load_28, float* %Q_1_addr_12, align 16

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="405" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:426  %input_data_load_29 = load float* %input_data_addr_29, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_29"/></StgValue>
</operation>

<operation id="406" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:427  store float %input_data_load_29, float* %Q_1_addr_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="407" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:428  %or_ln40_29 = or i15 %add_ln40, 30

]]></Node>
<StgValue><ssdm name="or_ln40_29"/></StgValue>
</operation>

<operation id="408" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:429  %sext_ln40_30 = sext i15 %or_ln40_29 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_30"/></StgValue>
</operation>

<operation id="409" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:430  %zext_ln41_30 = zext i32 %sext_ln40_30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_30"/></StgValue>
</operation>

<operation id="410" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:431  %input_data_addr_30 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_30

]]></Node>
<StgValue><ssdm name="input_data_addr_30"/></StgValue>
</operation>

<operation id="411" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:432  %input_data_load_30 = load float* %input_data_addr_30, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_30"/></StgValue>
</operation>

<operation id="412" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:434  %or_ln40_30 = or i15 %add_ln40, 31

]]></Node>
<StgValue><ssdm name="or_ln40_30"/></StgValue>
</operation>

<operation id="413" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:435  %sext_ln40_31 = sext i15 %or_ln40_30 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_31"/></StgValue>
</operation>

<operation id="414" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:436  %zext_ln41_31 = zext i32 %sext_ln40_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_31"/></StgValue>
</operation>

<operation id="415" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:437  %input_data_addr_31 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_31

]]></Node>
<StgValue><ssdm name="input_data_addr_31"/></StgValue>
</operation>

<operation id="416" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:438  %input_data_load_31 = load float* %input_data_addr_31, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_31"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="417" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:151  %Q_1_addr_14 = getelementptr [1024 x float]* @Q_1, i64 0, i64 %zext_ln52_15

]]></Node>
<StgValue><ssdm name="Q_1_addr_14"/></StgValue>
</operation>

<operation id="418" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:152  %Q_1_addr_15 = getelementptr [1024 x float]* @Q_1, i64 0, i64 %zext_ln52_16

]]></Node>
<StgValue><ssdm name="Q_1_addr_15"/></StgValue>
</operation>

<operation id="419" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:432  %input_data_load_30 = load float* %input_data_addr_30, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_30"/></StgValue>
</operation>

<operation id="420" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:433  store float %input_data_load_30, float* %Q_1_addr_14, align 8

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="421" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:438  %input_data_load_31 = load float* %input_data_addr_31, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_31"/></StgValue>
</operation>

<operation id="422" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:439  store float %input_data_load_31, float* %Q_1_addr_15, align 4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="423" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:440  %or_ln40_31 = or i15 %add_ln40, 32

]]></Node>
<StgValue><ssdm name="or_ln40_31"/></StgValue>
</operation>

<operation id="424" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:441  %sext_ln40_32 = sext i15 %or_ln40_31 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_32"/></StgValue>
</operation>

<operation id="425" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:442  %zext_ln41_32 = zext i32 %sext_ln40_32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_32"/></StgValue>
</operation>

<operation id="426" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:443  %input_data_addr_32 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_32

]]></Node>
<StgValue><ssdm name="input_data_addr_32"/></StgValue>
</operation>

<operation id="427" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:444  %input_data_load_32 = load float* %input_data_addr_32, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_32"/></StgValue>
</operation>

<operation id="428" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:446  %or_ln40_32 = or i15 %add_ln40, 33

]]></Node>
<StgValue><ssdm name="or_ln40_32"/></StgValue>
</operation>

<operation id="429" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:447  %sext_ln40_33 = sext i15 %or_ln40_32 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_33"/></StgValue>
</operation>

<operation id="430" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:448  %zext_ln41_33 = zext i32 %sext_ln40_33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_33"/></StgValue>
</operation>

<operation id="431" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:449  %input_data_addr_33 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_33

]]></Node>
<StgValue><ssdm name="input_data_addr_33"/></StgValue>
</operation>

<operation id="432" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:450  %input_data_load_33 = load float* %input_data_addr_33, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_33"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="433" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:153  %Q_2_addr = getelementptr [1024 x float]* @Q_2, i64 0, i64 %zext_ln52_1

]]></Node>
<StgValue><ssdm name="Q_2_addr"/></StgValue>
</operation>

<operation id="434" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:154  %Q_2_addr_1 = getelementptr [1024 x float]* @Q_2, i64 0, i64 %zext_ln52_2

]]></Node>
<StgValue><ssdm name="Q_2_addr_1"/></StgValue>
</operation>

<operation id="435" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:444  %input_data_load_32 = load float* %input_data_addr_32, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_32"/></StgValue>
</operation>

<operation id="436" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:445  store float %input_data_load_32, float* %Q_2_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="437" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:450  %input_data_load_33 = load float* %input_data_addr_33, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_33"/></StgValue>
</operation>

<operation id="438" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:451  store float %input_data_load_33, float* %Q_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="439" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:452  %or_ln40_33 = or i15 %add_ln40, 34

]]></Node>
<StgValue><ssdm name="or_ln40_33"/></StgValue>
</operation>

<operation id="440" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:453  %sext_ln40_34 = sext i15 %or_ln40_33 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_34"/></StgValue>
</operation>

<operation id="441" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:454  %zext_ln41_34 = zext i32 %sext_ln40_34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_34"/></StgValue>
</operation>

<operation id="442" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:455  %input_data_addr_34 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_34

]]></Node>
<StgValue><ssdm name="input_data_addr_34"/></StgValue>
</operation>

<operation id="443" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:456  %input_data_load_34 = load float* %input_data_addr_34, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_34"/></StgValue>
</operation>

<operation id="444" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:458  %or_ln40_34 = or i15 %add_ln40, 35

]]></Node>
<StgValue><ssdm name="or_ln40_34"/></StgValue>
</operation>

<operation id="445" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:459  %sext_ln40_35 = sext i15 %or_ln40_34 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_35"/></StgValue>
</operation>

<operation id="446" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:460  %zext_ln41_35 = zext i32 %sext_ln40_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_35"/></StgValue>
</operation>

<operation id="447" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:461  %input_data_addr_35 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_35

]]></Node>
<StgValue><ssdm name="input_data_addr_35"/></StgValue>
</operation>

<operation id="448" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:462  %input_data_load_35 = load float* %input_data_addr_35, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_35"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="449" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:155  %Q_2_addr_2 = getelementptr [1024 x float]* @Q_2, i64 0, i64 %zext_ln52_3

]]></Node>
<StgValue><ssdm name="Q_2_addr_2"/></StgValue>
</operation>

<operation id="450" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:156  %Q_2_addr_3 = getelementptr [1024 x float]* @Q_2, i64 0, i64 %zext_ln52_4

]]></Node>
<StgValue><ssdm name="Q_2_addr_3"/></StgValue>
</operation>

<operation id="451" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:456  %input_data_load_34 = load float* %input_data_addr_34, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_34"/></StgValue>
</operation>

<operation id="452" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:457  store float %input_data_load_34, float* %Q_2_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="453" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:462  %input_data_load_35 = load float* %input_data_addr_35, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_35"/></StgValue>
</operation>

<operation id="454" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:463  store float %input_data_load_35, float* %Q_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="455" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:464  %or_ln40_35 = or i15 %add_ln40, 36

]]></Node>
<StgValue><ssdm name="or_ln40_35"/></StgValue>
</operation>

<operation id="456" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:465  %sext_ln40_36 = sext i15 %or_ln40_35 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_36"/></StgValue>
</operation>

<operation id="457" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:466  %zext_ln41_36 = zext i32 %sext_ln40_36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_36"/></StgValue>
</operation>

<operation id="458" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:467  %input_data_addr_36 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_36

]]></Node>
<StgValue><ssdm name="input_data_addr_36"/></StgValue>
</operation>

<operation id="459" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:468  %input_data_load_36 = load float* %input_data_addr_36, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_36"/></StgValue>
</operation>

<operation id="460" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:470  %or_ln40_36 = or i15 %add_ln40, 37

]]></Node>
<StgValue><ssdm name="or_ln40_36"/></StgValue>
</operation>

<operation id="461" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:471  %sext_ln40_37 = sext i15 %or_ln40_36 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_37"/></StgValue>
</operation>

<operation id="462" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:472  %zext_ln41_37 = zext i32 %sext_ln40_37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_37"/></StgValue>
</operation>

<operation id="463" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:473  %input_data_addr_37 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_37

]]></Node>
<StgValue><ssdm name="input_data_addr_37"/></StgValue>
</operation>

<operation id="464" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:474  %input_data_load_37 = load float* %input_data_addr_37, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_37"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="465" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:157  %Q_2_addr_4 = getelementptr [1024 x float]* @Q_2, i64 0, i64 %zext_ln52_5

]]></Node>
<StgValue><ssdm name="Q_2_addr_4"/></StgValue>
</operation>

<operation id="466" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:158  %Q_2_addr_5 = getelementptr [1024 x float]* @Q_2, i64 0, i64 %zext_ln52_6

]]></Node>
<StgValue><ssdm name="Q_2_addr_5"/></StgValue>
</operation>

<operation id="467" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:468  %input_data_load_36 = load float* %input_data_addr_36, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_36"/></StgValue>
</operation>

<operation id="468" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:469  store float %input_data_load_36, float* %Q_2_addr_4, align 16

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="469" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:474  %input_data_load_37 = load float* %input_data_addr_37, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_37"/></StgValue>
</operation>

<operation id="470" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:475  store float %input_data_load_37, float* %Q_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="471" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:476  %or_ln40_37 = or i15 %add_ln40, 38

]]></Node>
<StgValue><ssdm name="or_ln40_37"/></StgValue>
</operation>

<operation id="472" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:477  %sext_ln40_38 = sext i15 %or_ln40_37 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_38"/></StgValue>
</operation>

<operation id="473" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:478  %zext_ln41_38 = zext i32 %sext_ln40_38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_38"/></StgValue>
</operation>

<operation id="474" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:479  %input_data_addr_38 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_38

]]></Node>
<StgValue><ssdm name="input_data_addr_38"/></StgValue>
</operation>

<operation id="475" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:480  %input_data_load_38 = load float* %input_data_addr_38, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_38"/></StgValue>
</operation>

<operation id="476" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:482  %or_ln40_38 = or i15 %add_ln40, 39

]]></Node>
<StgValue><ssdm name="or_ln40_38"/></StgValue>
</operation>

<operation id="477" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:483  %sext_ln40_39 = sext i15 %or_ln40_38 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_39"/></StgValue>
</operation>

<operation id="478" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:484  %zext_ln41_39 = zext i32 %sext_ln40_39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_39"/></StgValue>
</operation>

<operation id="479" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:485  %input_data_addr_39 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_39

]]></Node>
<StgValue><ssdm name="input_data_addr_39"/></StgValue>
</operation>

<operation id="480" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:486  %input_data_load_39 = load float* %input_data_addr_39, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_39"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="481" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:159  %Q_2_addr_6 = getelementptr [1024 x float]* @Q_2, i64 0, i64 %zext_ln52_7

]]></Node>
<StgValue><ssdm name="Q_2_addr_6"/></StgValue>
</operation>

<operation id="482" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:160  %Q_2_addr_7 = getelementptr [1024 x float]* @Q_2, i64 0, i64 %zext_ln52_8

]]></Node>
<StgValue><ssdm name="Q_2_addr_7"/></StgValue>
</operation>

<operation id="483" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:480  %input_data_load_38 = load float* %input_data_addr_38, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_38"/></StgValue>
</operation>

<operation id="484" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:481  store float %input_data_load_38, float* %Q_2_addr_6, align 8

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="485" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:486  %input_data_load_39 = load float* %input_data_addr_39, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_39"/></StgValue>
</operation>

<operation id="486" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:487  store float %input_data_load_39, float* %Q_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="487" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:488  %or_ln40_39 = or i15 %add_ln40, 40

]]></Node>
<StgValue><ssdm name="or_ln40_39"/></StgValue>
</operation>

<operation id="488" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:489  %sext_ln40_40 = sext i15 %or_ln40_39 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_40"/></StgValue>
</operation>

<operation id="489" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:490  %zext_ln41_40 = zext i32 %sext_ln40_40 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_40"/></StgValue>
</operation>

<operation id="490" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:491  %input_data_addr_40 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_40

]]></Node>
<StgValue><ssdm name="input_data_addr_40"/></StgValue>
</operation>

<operation id="491" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:492  %input_data_load_40 = load float* %input_data_addr_40, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_40"/></StgValue>
</operation>

<operation id="492" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:494  %or_ln40_40 = or i15 %add_ln40, 41

]]></Node>
<StgValue><ssdm name="or_ln40_40"/></StgValue>
</operation>

<operation id="493" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:495  %sext_ln40_41 = sext i15 %or_ln40_40 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_41"/></StgValue>
</operation>

<operation id="494" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:496  %zext_ln41_41 = zext i32 %sext_ln40_41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_41"/></StgValue>
</operation>

<operation id="495" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:497  %input_data_addr_41 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_41

]]></Node>
<StgValue><ssdm name="input_data_addr_41"/></StgValue>
</operation>

<operation id="496" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:498  %input_data_load_41 = load float* %input_data_addr_41, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_41"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="497" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:161  %Q_2_addr_8 = getelementptr [1024 x float]* @Q_2, i64 0, i64 %zext_ln52_9

]]></Node>
<StgValue><ssdm name="Q_2_addr_8"/></StgValue>
</operation>

<operation id="498" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:162  %Q_2_addr_9 = getelementptr [1024 x float]* @Q_2, i64 0, i64 %zext_ln52_10

]]></Node>
<StgValue><ssdm name="Q_2_addr_9"/></StgValue>
</operation>

<operation id="499" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:492  %input_data_load_40 = load float* %input_data_addr_40, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_40"/></StgValue>
</operation>

<operation id="500" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:493  store float %input_data_load_40, float* %Q_2_addr_8, align 16

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="501" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:498  %input_data_load_41 = load float* %input_data_addr_41, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_41"/></StgValue>
</operation>

<operation id="502" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:499  store float %input_data_load_41, float* %Q_2_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="503" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:500  %or_ln40_41 = or i15 %add_ln40, 42

]]></Node>
<StgValue><ssdm name="or_ln40_41"/></StgValue>
</operation>

<operation id="504" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:501  %sext_ln40_42 = sext i15 %or_ln40_41 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_42"/></StgValue>
</operation>

<operation id="505" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:502  %zext_ln41_42 = zext i32 %sext_ln40_42 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_42"/></StgValue>
</operation>

<operation id="506" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:503  %input_data_addr_42 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_42

]]></Node>
<StgValue><ssdm name="input_data_addr_42"/></StgValue>
</operation>

<operation id="507" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:504  %input_data_load_42 = load float* %input_data_addr_42, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_42"/></StgValue>
</operation>

<operation id="508" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:506  %or_ln40_42 = or i15 %add_ln40, 43

]]></Node>
<StgValue><ssdm name="or_ln40_42"/></StgValue>
</operation>

<operation id="509" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:507  %sext_ln40_43 = sext i15 %or_ln40_42 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_43"/></StgValue>
</operation>

<operation id="510" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:508  %zext_ln41_43 = zext i32 %sext_ln40_43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_43"/></StgValue>
</operation>

<operation id="511" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:509  %input_data_addr_43 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_43

]]></Node>
<StgValue><ssdm name="input_data_addr_43"/></StgValue>
</operation>

<operation id="512" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:510  %input_data_load_43 = load float* %input_data_addr_43, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_43"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="513" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:163  %Q_2_addr_10 = getelementptr [1024 x float]* @Q_2, i64 0, i64 %zext_ln52_11

]]></Node>
<StgValue><ssdm name="Q_2_addr_10"/></StgValue>
</operation>

<operation id="514" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:164  %Q_2_addr_11 = getelementptr [1024 x float]* @Q_2, i64 0, i64 %zext_ln52_12

]]></Node>
<StgValue><ssdm name="Q_2_addr_11"/></StgValue>
</operation>

<operation id="515" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:504  %input_data_load_42 = load float* %input_data_addr_42, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_42"/></StgValue>
</operation>

<operation id="516" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:505  store float %input_data_load_42, float* %Q_2_addr_10, align 8

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="517" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:510  %input_data_load_43 = load float* %input_data_addr_43, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_43"/></StgValue>
</operation>

<operation id="518" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:511  store float %input_data_load_43, float* %Q_2_addr_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="519" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:512  %or_ln40_43 = or i15 %add_ln40, 44

]]></Node>
<StgValue><ssdm name="or_ln40_43"/></StgValue>
</operation>

<operation id="520" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:513  %sext_ln40_44 = sext i15 %or_ln40_43 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_44"/></StgValue>
</operation>

<operation id="521" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:514  %zext_ln41_44 = zext i32 %sext_ln40_44 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_44"/></StgValue>
</operation>

<operation id="522" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:515  %input_data_addr_44 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_44

]]></Node>
<StgValue><ssdm name="input_data_addr_44"/></StgValue>
</operation>

<operation id="523" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:516  %input_data_load_44 = load float* %input_data_addr_44, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_44"/></StgValue>
</operation>

<operation id="524" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:518  %or_ln40_44 = or i15 %add_ln40, 45

]]></Node>
<StgValue><ssdm name="or_ln40_44"/></StgValue>
</operation>

<operation id="525" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:519  %sext_ln40_45 = sext i15 %or_ln40_44 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_45"/></StgValue>
</operation>

<operation id="526" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:520  %zext_ln41_45 = zext i32 %sext_ln40_45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_45"/></StgValue>
</operation>

<operation id="527" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:521  %input_data_addr_45 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_45

]]></Node>
<StgValue><ssdm name="input_data_addr_45"/></StgValue>
</operation>

<operation id="528" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:522  %input_data_load_45 = load float* %input_data_addr_45, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_45"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="529" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:165  %Q_2_addr_12 = getelementptr [1024 x float]* @Q_2, i64 0, i64 %zext_ln52_13

]]></Node>
<StgValue><ssdm name="Q_2_addr_12"/></StgValue>
</operation>

<operation id="530" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:166  %Q_2_addr_13 = getelementptr [1024 x float]* @Q_2, i64 0, i64 %zext_ln52_14

]]></Node>
<StgValue><ssdm name="Q_2_addr_13"/></StgValue>
</operation>

<operation id="531" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:516  %input_data_load_44 = load float* %input_data_addr_44, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_44"/></StgValue>
</operation>

<operation id="532" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:517  store float %input_data_load_44, float* %Q_2_addr_12, align 16

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="533" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:522  %input_data_load_45 = load float* %input_data_addr_45, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_45"/></StgValue>
</operation>

<operation id="534" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:523  store float %input_data_load_45, float* %Q_2_addr_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="535" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:524  %or_ln40_45 = or i15 %add_ln40, 46

]]></Node>
<StgValue><ssdm name="or_ln40_45"/></StgValue>
</operation>

<operation id="536" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:525  %sext_ln40_46 = sext i15 %or_ln40_45 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_46"/></StgValue>
</operation>

<operation id="537" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:526  %zext_ln41_46 = zext i32 %sext_ln40_46 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_46"/></StgValue>
</operation>

<operation id="538" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:527  %input_data_addr_46 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_46

]]></Node>
<StgValue><ssdm name="input_data_addr_46"/></StgValue>
</operation>

<operation id="539" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:528  %input_data_load_46 = load float* %input_data_addr_46, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_46"/></StgValue>
</operation>

<operation id="540" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:530  %or_ln40_46 = or i15 %add_ln40, 47

]]></Node>
<StgValue><ssdm name="or_ln40_46"/></StgValue>
</operation>

<operation id="541" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:531  %sext_ln40_47 = sext i15 %or_ln40_46 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_47"/></StgValue>
</operation>

<operation id="542" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:532  %zext_ln41_47 = zext i32 %sext_ln40_47 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_47"/></StgValue>
</operation>

<operation id="543" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:533  %input_data_addr_47 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_47

]]></Node>
<StgValue><ssdm name="input_data_addr_47"/></StgValue>
</operation>

<operation id="544" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:534  %input_data_load_47 = load float* %input_data_addr_47, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_47"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="545" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:167  %Q_2_addr_14 = getelementptr [1024 x float]* @Q_2, i64 0, i64 %zext_ln52_15

]]></Node>
<StgValue><ssdm name="Q_2_addr_14"/></StgValue>
</operation>

<operation id="546" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:168  %Q_2_addr_15 = getelementptr [1024 x float]* @Q_2, i64 0, i64 %zext_ln52_16

]]></Node>
<StgValue><ssdm name="Q_2_addr_15"/></StgValue>
</operation>

<operation id="547" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:528  %input_data_load_46 = load float* %input_data_addr_46, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_46"/></StgValue>
</operation>

<operation id="548" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:529  store float %input_data_load_46, float* %Q_2_addr_14, align 8

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="549" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:534  %input_data_load_47 = load float* %input_data_addr_47, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_47"/></StgValue>
</operation>

<operation id="550" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:535  store float %input_data_load_47, float* %Q_2_addr_15, align 4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="551" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:536  %or_ln40_47 = or i15 %add_ln40, 48

]]></Node>
<StgValue><ssdm name="or_ln40_47"/></StgValue>
</operation>

<operation id="552" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:537  %sext_ln40_48 = sext i15 %or_ln40_47 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_48"/></StgValue>
</operation>

<operation id="553" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:538  %zext_ln41_48 = zext i32 %sext_ln40_48 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_48"/></StgValue>
</operation>

<operation id="554" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:539  %input_data_addr_48 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_48

]]></Node>
<StgValue><ssdm name="input_data_addr_48"/></StgValue>
</operation>

<operation id="555" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:540  %input_data_load_48 = load float* %input_data_addr_48, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_48"/></StgValue>
</operation>

<operation id="556" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:542  %or_ln40_48 = or i15 %add_ln40, 49

]]></Node>
<StgValue><ssdm name="or_ln40_48"/></StgValue>
</operation>

<operation id="557" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:543  %sext_ln40_49 = sext i15 %or_ln40_48 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_49"/></StgValue>
</operation>

<operation id="558" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:544  %zext_ln41_49 = zext i32 %sext_ln40_49 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_49"/></StgValue>
</operation>

<operation id="559" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:545  %input_data_addr_49 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_49

]]></Node>
<StgValue><ssdm name="input_data_addr_49"/></StgValue>
</operation>

<operation id="560" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:546  %input_data_load_49 = load float* %input_data_addr_49, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_49"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="561" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:169  %Q_3_addr = getelementptr [1024 x float]* @Q_3, i64 0, i64 %zext_ln52_1

]]></Node>
<StgValue><ssdm name="Q_3_addr"/></StgValue>
</operation>

<operation id="562" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:170  %Q_3_addr_1 = getelementptr [1024 x float]* @Q_3, i64 0, i64 %zext_ln52_2

]]></Node>
<StgValue><ssdm name="Q_3_addr_1"/></StgValue>
</operation>

<operation id="563" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:540  %input_data_load_48 = load float* %input_data_addr_48, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_48"/></StgValue>
</operation>

<operation id="564" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:541  store float %input_data_load_48, float* %Q_3_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="565" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:546  %input_data_load_49 = load float* %input_data_addr_49, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_49"/></StgValue>
</operation>

<operation id="566" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:547  store float %input_data_load_49, float* %Q_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="567" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:548  %or_ln40_49 = or i15 %add_ln40, 50

]]></Node>
<StgValue><ssdm name="or_ln40_49"/></StgValue>
</operation>

<operation id="568" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:549  %sext_ln40_50 = sext i15 %or_ln40_49 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_50"/></StgValue>
</operation>

<operation id="569" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:550  %zext_ln41_50 = zext i32 %sext_ln40_50 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_50"/></StgValue>
</operation>

<operation id="570" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:551  %input_data_addr_50 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_50

]]></Node>
<StgValue><ssdm name="input_data_addr_50"/></StgValue>
</operation>

<operation id="571" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:552  %input_data_load_50 = load float* %input_data_addr_50, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_50"/></StgValue>
</operation>

<operation id="572" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:554  %or_ln40_50 = or i15 %add_ln40, 51

]]></Node>
<StgValue><ssdm name="or_ln40_50"/></StgValue>
</operation>

<operation id="573" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:555  %sext_ln40_51 = sext i15 %or_ln40_50 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_51"/></StgValue>
</operation>

<operation id="574" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:556  %zext_ln41_51 = zext i32 %sext_ln40_51 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_51"/></StgValue>
</operation>

<operation id="575" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:557  %input_data_addr_51 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_51

]]></Node>
<StgValue><ssdm name="input_data_addr_51"/></StgValue>
</operation>

<operation id="576" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:558  %input_data_load_51 = load float* %input_data_addr_51, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_51"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="577" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:171  %Q_3_addr_2 = getelementptr [1024 x float]* @Q_3, i64 0, i64 %zext_ln52_3

]]></Node>
<StgValue><ssdm name="Q_3_addr_2"/></StgValue>
</operation>

<operation id="578" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:172  %Q_3_addr_3 = getelementptr [1024 x float]* @Q_3, i64 0, i64 %zext_ln52_4

]]></Node>
<StgValue><ssdm name="Q_3_addr_3"/></StgValue>
</operation>

<operation id="579" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:552  %input_data_load_50 = load float* %input_data_addr_50, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_50"/></StgValue>
</operation>

<operation id="580" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:553  store float %input_data_load_50, float* %Q_3_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="581" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:558  %input_data_load_51 = load float* %input_data_addr_51, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_51"/></StgValue>
</operation>

<operation id="582" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:559  store float %input_data_load_51, float* %Q_3_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="583" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:560  %or_ln40_51 = or i15 %add_ln40, 52

]]></Node>
<StgValue><ssdm name="or_ln40_51"/></StgValue>
</operation>

<operation id="584" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:561  %sext_ln40_52 = sext i15 %or_ln40_51 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_52"/></StgValue>
</operation>

<operation id="585" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:562  %zext_ln41_52 = zext i32 %sext_ln40_52 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_52"/></StgValue>
</operation>

<operation id="586" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:563  %input_data_addr_52 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_52

]]></Node>
<StgValue><ssdm name="input_data_addr_52"/></StgValue>
</operation>

<operation id="587" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:564  %input_data_load_52 = load float* %input_data_addr_52, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_52"/></StgValue>
</operation>

<operation id="588" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:566  %or_ln40_52 = or i15 %add_ln40, 53

]]></Node>
<StgValue><ssdm name="or_ln40_52"/></StgValue>
</operation>

<operation id="589" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:567  %sext_ln40_53 = sext i15 %or_ln40_52 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_53"/></StgValue>
</operation>

<operation id="590" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:568  %zext_ln41_53 = zext i32 %sext_ln40_53 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_53"/></StgValue>
</operation>

<operation id="591" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:569  %input_data_addr_53 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_53

]]></Node>
<StgValue><ssdm name="input_data_addr_53"/></StgValue>
</operation>

<operation id="592" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:570  %input_data_load_53 = load float* %input_data_addr_53, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_53"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="593" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:173  %Q_3_addr_4 = getelementptr [1024 x float]* @Q_3, i64 0, i64 %zext_ln52_5

]]></Node>
<StgValue><ssdm name="Q_3_addr_4"/></StgValue>
</operation>

<operation id="594" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:174  %Q_3_addr_5 = getelementptr [1024 x float]* @Q_3, i64 0, i64 %zext_ln52_6

]]></Node>
<StgValue><ssdm name="Q_3_addr_5"/></StgValue>
</operation>

<operation id="595" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:564  %input_data_load_52 = load float* %input_data_addr_52, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_52"/></StgValue>
</operation>

<operation id="596" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:565  store float %input_data_load_52, float* %Q_3_addr_4, align 16

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="597" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:570  %input_data_load_53 = load float* %input_data_addr_53, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_53"/></StgValue>
</operation>

<operation id="598" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:571  store float %input_data_load_53, float* %Q_3_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="599" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:572  %or_ln40_53 = or i15 %add_ln40, 54

]]></Node>
<StgValue><ssdm name="or_ln40_53"/></StgValue>
</operation>

<operation id="600" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:573  %sext_ln40_54 = sext i15 %or_ln40_53 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_54"/></StgValue>
</operation>

<operation id="601" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:574  %zext_ln41_54 = zext i32 %sext_ln40_54 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_54"/></StgValue>
</operation>

<operation id="602" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:575  %input_data_addr_54 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_54

]]></Node>
<StgValue><ssdm name="input_data_addr_54"/></StgValue>
</operation>

<operation id="603" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:576  %input_data_load_54 = load float* %input_data_addr_54, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_54"/></StgValue>
</operation>

<operation id="604" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:578  %or_ln40_54 = or i15 %add_ln40, 55

]]></Node>
<StgValue><ssdm name="or_ln40_54"/></StgValue>
</operation>

<operation id="605" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:579  %sext_ln40_55 = sext i15 %or_ln40_54 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_55"/></StgValue>
</operation>

<operation id="606" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:580  %zext_ln41_55 = zext i32 %sext_ln40_55 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_55"/></StgValue>
</operation>

<operation id="607" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:581  %input_data_addr_55 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_55

]]></Node>
<StgValue><ssdm name="input_data_addr_55"/></StgValue>
</operation>

<operation id="608" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:582  %input_data_load_55 = load float* %input_data_addr_55, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_55"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="609" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:175  %Q_3_addr_6 = getelementptr [1024 x float]* @Q_3, i64 0, i64 %zext_ln52_7

]]></Node>
<StgValue><ssdm name="Q_3_addr_6"/></StgValue>
</operation>

<operation id="610" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:176  %Q_3_addr_7 = getelementptr [1024 x float]* @Q_3, i64 0, i64 %zext_ln52_8

]]></Node>
<StgValue><ssdm name="Q_3_addr_7"/></StgValue>
</operation>

<operation id="611" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:576  %input_data_load_54 = load float* %input_data_addr_54, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_54"/></StgValue>
</operation>

<operation id="612" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:577  store float %input_data_load_54, float* %Q_3_addr_6, align 8

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="613" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:582  %input_data_load_55 = load float* %input_data_addr_55, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_55"/></StgValue>
</operation>

<operation id="614" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:583  store float %input_data_load_55, float* %Q_3_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="615" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:584  %or_ln40_55 = or i15 %add_ln40, 56

]]></Node>
<StgValue><ssdm name="or_ln40_55"/></StgValue>
</operation>

<operation id="616" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:585  %sext_ln40_56 = sext i15 %or_ln40_55 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_56"/></StgValue>
</operation>

<operation id="617" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:586  %zext_ln41_56 = zext i32 %sext_ln40_56 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_56"/></StgValue>
</operation>

<operation id="618" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:587  %input_data_addr_56 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_56

]]></Node>
<StgValue><ssdm name="input_data_addr_56"/></StgValue>
</operation>

<operation id="619" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:588  %input_data_load_56 = load float* %input_data_addr_56, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_56"/></StgValue>
</operation>

<operation id="620" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:590  %or_ln40_56 = or i15 %add_ln40, 57

]]></Node>
<StgValue><ssdm name="or_ln40_56"/></StgValue>
</operation>

<operation id="621" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:591  %sext_ln40_57 = sext i15 %or_ln40_56 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_57"/></StgValue>
</operation>

<operation id="622" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:592  %zext_ln41_57 = zext i32 %sext_ln40_57 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_57"/></StgValue>
</operation>

<operation id="623" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:593  %input_data_addr_57 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_57

]]></Node>
<StgValue><ssdm name="input_data_addr_57"/></StgValue>
</operation>

<operation id="624" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:594  %input_data_load_57 = load float* %input_data_addr_57, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_57"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="625" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:177  %Q_3_addr_8 = getelementptr [1024 x float]* @Q_3, i64 0, i64 %zext_ln52_9

]]></Node>
<StgValue><ssdm name="Q_3_addr_8"/></StgValue>
</operation>

<operation id="626" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:178  %Q_3_addr_9 = getelementptr [1024 x float]* @Q_3, i64 0, i64 %zext_ln52_10

]]></Node>
<StgValue><ssdm name="Q_3_addr_9"/></StgValue>
</operation>

<operation id="627" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:588  %input_data_load_56 = load float* %input_data_addr_56, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_56"/></StgValue>
</operation>

<operation id="628" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:589  store float %input_data_load_56, float* %Q_3_addr_8, align 16

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="629" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:594  %input_data_load_57 = load float* %input_data_addr_57, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_57"/></StgValue>
</operation>

<operation id="630" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:595  store float %input_data_load_57, float* %Q_3_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="631" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:596  %or_ln40_57 = or i15 %add_ln40, 58

]]></Node>
<StgValue><ssdm name="or_ln40_57"/></StgValue>
</operation>

<operation id="632" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:597  %sext_ln40_58 = sext i15 %or_ln40_57 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_58"/></StgValue>
</operation>

<operation id="633" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:598  %zext_ln41_58 = zext i32 %sext_ln40_58 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_58"/></StgValue>
</operation>

<operation id="634" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:599  %input_data_addr_58 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_58

]]></Node>
<StgValue><ssdm name="input_data_addr_58"/></StgValue>
</operation>

<operation id="635" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:600  %input_data_load_58 = load float* %input_data_addr_58, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_58"/></StgValue>
</operation>

<operation id="636" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:602  %or_ln40_58 = or i15 %add_ln40, 59

]]></Node>
<StgValue><ssdm name="or_ln40_58"/></StgValue>
</operation>

<operation id="637" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:603  %sext_ln40_59 = sext i15 %or_ln40_58 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_59"/></StgValue>
</operation>

<operation id="638" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:604  %zext_ln41_59 = zext i32 %sext_ln40_59 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_59"/></StgValue>
</operation>

<operation id="639" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:605  %input_data_addr_59 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_59

]]></Node>
<StgValue><ssdm name="input_data_addr_59"/></StgValue>
</operation>

<operation id="640" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:606  %input_data_load_59 = load float* %input_data_addr_59, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_59"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="641" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:179  %Q_3_addr_10 = getelementptr [1024 x float]* @Q_3, i64 0, i64 %zext_ln52_11

]]></Node>
<StgValue><ssdm name="Q_3_addr_10"/></StgValue>
</operation>

<operation id="642" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:180  %Q_3_addr_11 = getelementptr [1024 x float]* @Q_3, i64 0, i64 %zext_ln52_12

]]></Node>
<StgValue><ssdm name="Q_3_addr_11"/></StgValue>
</operation>

<operation id="643" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:600  %input_data_load_58 = load float* %input_data_addr_58, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_58"/></StgValue>
</operation>

<operation id="644" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:601  store float %input_data_load_58, float* %Q_3_addr_10, align 8

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="645" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:606  %input_data_load_59 = load float* %input_data_addr_59, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_59"/></StgValue>
</operation>

<operation id="646" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:607  store float %input_data_load_59, float* %Q_3_addr_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="647" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:608  %or_ln40_59 = or i15 %add_ln40, 60

]]></Node>
<StgValue><ssdm name="or_ln40_59"/></StgValue>
</operation>

<operation id="648" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:609  %sext_ln40_60 = sext i15 %or_ln40_59 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_60"/></StgValue>
</operation>

<operation id="649" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:610  %zext_ln41_60 = zext i32 %sext_ln40_60 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_60"/></StgValue>
</operation>

<operation id="650" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:611  %input_data_addr_60 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_60

]]></Node>
<StgValue><ssdm name="input_data_addr_60"/></StgValue>
</operation>

<operation id="651" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:612  %input_data_load_60 = load float* %input_data_addr_60, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_60"/></StgValue>
</operation>

<operation id="652" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:614  %or_ln40_60 = or i15 %add_ln40, 61

]]></Node>
<StgValue><ssdm name="or_ln40_60"/></StgValue>
</operation>

<operation id="653" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:615  %sext_ln40_61 = sext i15 %or_ln40_60 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_61"/></StgValue>
</operation>

<operation id="654" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:616  %zext_ln41_61 = zext i32 %sext_ln40_61 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_61"/></StgValue>
</operation>

<operation id="655" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:617  %input_data_addr_61 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_61

]]></Node>
<StgValue><ssdm name="input_data_addr_61"/></StgValue>
</operation>

<operation id="656" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:618  %input_data_load_61 = load float* %input_data_addr_61, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_61"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="657" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:181  %Q_3_addr_12 = getelementptr [1024 x float]* @Q_3, i64 0, i64 %zext_ln52_13

]]></Node>
<StgValue><ssdm name="Q_3_addr_12"/></StgValue>
</operation>

<operation id="658" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:182  %Q_3_addr_13 = getelementptr [1024 x float]* @Q_3, i64 0, i64 %zext_ln52_14

]]></Node>
<StgValue><ssdm name="Q_3_addr_13"/></StgValue>
</operation>

<operation id="659" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:612  %input_data_load_60 = load float* %input_data_addr_60, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_60"/></StgValue>
</operation>

<operation id="660" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:613  store float %input_data_load_60, float* %Q_3_addr_12, align 16

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="661" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:618  %input_data_load_61 = load float* %input_data_addr_61, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_61"/></StgValue>
</operation>

<operation id="662" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:619  store float %input_data_load_61, float* %Q_3_addr_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="663" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:620  %or_ln40_61 = or i15 %add_ln40, 62

]]></Node>
<StgValue><ssdm name="or_ln40_61"/></StgValue>
</operation>

<operation id="664" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:621  %sext_ln40_62 = sext i15 %or_ln40_61 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_62"/></StgValue>
</operation>

<operation id="665" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:622  %zext_ln41_62 = zext i32 %sext_ln40_62 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_62"/></StgValue>
</operation>

<operation id="666" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:623  %input_data_addr_62 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_62

]]></Node>
<StgValue><ssdm name="input_data_addr_62"/></StgValue>
</operation>

<operation id="667" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:624  %input_data_load_62 = load float* %input_data_addr_62, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_62"/></StgValue>
</operation>

<operation id="668" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:626  %or_ln40_62 = or i15 %add_ln40, 63

]]></Node>
<StgValue><ssdm name="or_ln40_62"/></StgValue>
</operation>

<operation id="669" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:627  %sext_ln40_63 = sext i15 %or_ln40_62 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_63"/></StgValue>
</operation>

<operation id="670" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:628  %zext_ln41_63 = zext i32 %sext_ln40_63 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_63"/></StgValue>
</operation>

<operation id="671" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:629  %input_data_addr_63 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_63

]]></Node>
<StgValue><ssdm name="input_data_addr_63"/></StgValue>
</operation>

<operation id="672" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:630  %input_data_load_63 = load float* %input_data_addr_63, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_63"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="673" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:183  %Q_3_addr_14 = getelementptr [1024 x float]* @Q_3, i64 0, i64 %zext_ln52_15

]]></Node>
<StgValue><ssdm name="Q_3_addr_14"/></StgValue>
</operation>

<operation id="674" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:184  %Q_3_addr_15 = getelementptr [1024 x float]* @Q_3, i64 0, i64 %zext_ln52_16

]]></Node>
<StgValue><ssdm name="Q_3_addr_15"/></StgValue>
</operation>

<operation id="675" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:624  %input_data_load_62 = load float* %input_data_addr_62, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_62"/></StgValue>
</operation>

<operation id="676" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:625  store float %input_data_load_62, float* %Q_3_addr_14, align 8

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="677" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:630  %input_data_load_63 = load float* %input_data_addr_63, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_63"/></StgValue>
</operation>

<operation id="678" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:631  store float %input_data_load_63, float* %Q_3_addr_15, align 4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="679" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:632  %add_ln40_1 = add i15 64, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_1"/></StgValue>
</operation>

<operation id="680" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:633  %sext_ln40_64 = sext i15 %add_ln40_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_64"/></StgValue>
</operation>

<operation id="681" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:634  %zext_ln41_64 = zext i32 %sext_ln40_64 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_64"/></StgValue>
</operation>

<operation id="682" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:635  %input_data_addr_64 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_64

]]></Node>
<StgValue><ssdm name="input_data_addr_64"/></StgValue>
</operation>

<operation id="683" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:636  %input_data_load_64 = load float* %input_data_addr_64, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_64"/></StgValue>
</operation>

<operation id="684" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:638  %add_ln40_2 = add i15 65, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_2"/></StgValue>
</operation>

<operation id="685" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:639  %sext_ln40_65 = sext i15 %add_ln40_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_65"/></StgValue>
</operation>

<operation id="686" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:640  %zext_ln41_65 = zext i32 %sext_ln40_65 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_65"/></StgValue>
</operation>

<operation id="687" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:641  %input_data_addr_65 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_65

]]></Node>
<StgValue><ssdm name="input_data_addr_65"/></StgValue>
</operation>

<operation id="688" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:642  %input_data_load_65 = load float* %input_data_addr_65, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_65"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="689" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:27  %K_0_addr = getelementptr [1024 x float]* @K_0, i64 0, i64 %zext_ln52_1

]]></Node>
<StgValue><ssdm name="K_0_addr"/></StgValue>
</operation>

<operation id="690" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:30  %K_0_addr_1 = getelementptr [1024 x float]* @K_0, i64 0, i64 %zext_ln52_2

]]></Node>
<StgValue><ssdm name="K_0_addr_1"/></StgValue>
</operation>

<operation id="691" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:636  %input_data_load_64 = load float* %input_data_addr_64, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_64"/></StgValue>
</operation>

<operation id="692" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:637  store float %input_data_load_64, float* %K_0_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="693" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:642  %input_data_load_65 = load float* %input_data_addr_65, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_65"/></StgValue>
</operation>

<operation id="694" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:643  store float %input_data_load_65, float* %K_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="695" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:644  %add_ln40_3 = add i15 66, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_3"/></StgValue>
</operation>

<operation id="696" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:645  %sext_ln40_66 = sext i15 %add_ln40_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_66"/></StgValue>
</operation>

<operation id="697" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:646  %zext_ln41_66 = zext i32 %sext_ln40_66 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_66"/></StgValue>
</operation>

<operation id="698" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:647  %input_data_addr_66 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_66

]]></Node>
<StgValue><ssdm name="input_data_addr_66"/></StgValue>
</operation>

<operation id="699" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:648  %input_data_load_66 = load float* %input_data_addr_66, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_66"/></StgValue>
</operation>

<operation id="700" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:650  %add_ln40_4 = add i15 67, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_4"/></StgValue>
</operation>

<operation id="701" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:651  %sext_ln40_67 = sext i15 %add_ln40_4 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_67"/></StgValue>
</operation>

<operation id="702" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:652  %zext_ln41_67 = zext i32 %sext_ln40_67 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_67"/></StgValue>
</operation>

<operation id="703" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:653  %input_data_addr_67 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_67

]]></Node>
<StgValue><ssdm name="input_data_addr_67"/></StgValue>
</operation>

<operation id="704" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:654  %input_data_load_67 = load float* %input_data_addr_67, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_67"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="705" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:33  %K_0_addr_2 = getelementptr [1024 x float]* @K_0, i64 0, i64 %zext_ln52_3

]]></Node>
<StgValue><ssdm name="K_0_addr_2"/></StgValue>
</operation>

<operation id="706" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:36  %K_0_addr_3 = getelementptr [1024 x float]* @K_0, i64 0, i64 %zext_ln52_4

]]></Node>
<StgValue><ssdm name="K_0_addr_3"/></StgValue>
</operation>

<operation id="707" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:648  %input_data_load_66 = load float* %input_data_addr_66, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_66"/></StgValue>
</operation>

<operation id="708" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:649  store float %input_data_load_66, float* %K_0_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="709" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:654  %input_data_load_67 = load float* %input_data_addr_67, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_67"/></StgValue>
</operation>

<operation id="710" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:655  store float %input_data_load_67, float* %K_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="711" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:656  %add_ln40_5 = add i15 68, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_5"/></StgValue>
</operation>

<operation id="712" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:657  %sext_ln40_68 = sext i15 %add_ln40_5 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_68"/></StgValue>
</operation>

<operation id="713" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:658  %zext_ln41_68 = zext i32 %sext_ln40_68 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_68"/></StgValue>
</operation>

<operation id="714" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:659  %input_data_addr_68 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_68

]]></Node>
<StgValue><ssdm name="input_data_addr_68"/></StgValue>
</operation>

<operation id="715" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:660  %input_data_load_68 = load float* %input_data_addr_68, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_68"/></StgValue>
</operation>

<operation id="716" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:662  %add_ln40_6 = add i15 69, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_6"/></StgValue>
</operation>

<operation id="717" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:663  %sext_ln40_69 = sext i15 %add_ln40_6 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_69"/></StgValue>
</operation>

<operation id="718" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:664  %zext_ln41_69 = zext i32 %sext_ln40_69 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_69"/></StgValue>
</operation>

<operation id="719" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:665  %input_data_addr_69 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_69

]]></Node>
<StgValue><ssdm name="input_data_addr_69"/></StgValue>
</operation>

<operation id="720" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:666  %input_data_load_69 = load float* %input_data_addr_69, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_69"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="721" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:39  %K_0_addr_4 = getelementptr [1024 x float]* @K_0, i64 0, i64 %zext_ln52_5

]]></Node>
<StgValue><ssdm name="K_0_addr_4"/></StgValue>
</operation>

<operation id="722" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:42  %K_0_addr_5 = getelementptr [1024 x float]* @K_0, i64 0, i64 %zext_ln52_6

]]></Node>
<StgValue><ssdm name="K_0_addr_5"/></StgValue>
</operation>

<operation id="723" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:660  %input_data_load_68 = load float* %input_data_addr_68, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_68"/></StgValue>
</operation>

<operation id="724" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:661  store float %input_data_load_68, float* %K_0_addr_4, align 16

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="725" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:666  %input_data_load_69 = load float* %input_data_addr_69, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_69"/></StgValue>
</operation>

<operation id="726" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:667  store float %input_data_load_69, float* %K_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="727" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:668  %add_ln40_7 = add i15 70, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_7"/></StgValue>
</operation>

<operation id="728" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:669  %sext_ln40_70 = sext i15 %add_ln40_7 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_70"/></StgValue>
</operation>

<operation id="729" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:670  %zext_ln41_70 = zext i32 %sext_ln40_70 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_70"/></StgValue>
</operation>

<operation id="730" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:671  %input_data_addr_70 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_70

]]></Node>
<StgValue><ssdm name="input_data_addr_70"/></StgValue>
</operation>

<operation id="731" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:672  %input_data_load_70 = load float* %input_data_addr_70, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_70"/></StgValue>
</operation>

<operation id="732" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:674  %add_ln40_8 = add i15 71, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_8"/></StgValue>
</operation>

<operation id="733" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:675  %sext_ln40_71 = sext i15 %add_ln40_8 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_71"/></StgValue>
</operation>

<operation id="734" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:676  %zext_ln41_71 = zext i32 %sext_ln40_71 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_71"/></StgValue>
</operation>

<operation id="735" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:677  %input_data_addr_71 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_71

]]></Node>
<StgValue><ssdm name="input_data_addr_71"/></StgValue>
</operation>

<operation id="736" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:678  %input_data_load_71 = load float* %input_data_addr_71, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_71"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="737" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:45  %K_0_addr_6 = getelementptr [1024 x float]* @K_0, i64 0, i64 %zext_ln52_7

]]></Node>
<StgValue><ssdm name="K_0_addr_6"/></StgValue>
</operation>

<operation id="738" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:48  %K_0_addr_7 = getelementptr [1024 x float]* @K_0, i64 0, i64 %zext_ln52_8

]]></Node>
<StgValue><ssdm name="K_0_addr_7"/></StgValue>
</operation>

<operation id="739" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:672  %input_data_load_70 = load float* %input_data_addr_70, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_70"/></StgValue>
</operation>

<operation id="740" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:673  store float %input_data_load_70, float* %K_0_addr_6, align 8

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="741" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:678  %input_data_load_71 = load float* %input_data_addr_71, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_71"/></StgValue>
</operation>

<operation id="742" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:679  store float %input_data_load_71, float* %K_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="743" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:680  %add_ln40_9 = add i15 72, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_9"/></StgValue>
</operation>

<operation id="744" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:681  %sext_ln40_72 = sext i15 %add_ln40_9 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_72"/></StgValue>
</operation>

<operation id="745" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:682  %zext_ln41_72 = zext i32 %sext_ln40_72 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_72"/></StgValue>
</operation>

<operation id="746" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:683  %input_data_addr_72 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_72

]]></Node>
<StgValue><ssdm name="input_data_addr_72"/></StgValue>
</operation>

<operation id="747" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:684  %input_data_load_72 = load float* %input_data_addr_72, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_72"/></StgValue>
</operation>

<operation id="748" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:686  %add_ln40_10 = add i15 73, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_10"/></StgValue>
</operation>

<operation id="749" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:687  %sext_ln40_73 = sext i15 %add_ln40_10 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_73"/></StgValue>
</operation>

<operation id="750" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:688  %zext_ln41_73 = zext i32 %sext_ln40_73 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_73"/></StgValue>
</operation>

<operation id="751" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:689  %input_data_addr_73 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_73

]]></Node>
<StgValue><ssdm name="input_data_addr_73"/></StgValue>
</operation>

<operation id="752" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:690  %input_data_load_73 = load float* %input_data_addr_73, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_73"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="753" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:51  %K_0_addr_8 = getelementptr [1024 x float]* @K_0, i64 0, i64 %zext_ln52_9

]]></Node>
<StgValue><ssdm name="K_0_addr_8"/></StgValue>
</operation>

<operation id="754" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:54  %K_0_addr_9 = getelementptr [1024 x float]* @K_0, i64 0, i64 %zext_ln52_10

]]></Node>
<StgValue><ssdm name="K_0_addr_9"/></StgValue>
</operation>

<operation id="755" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:684  %input_data_load_72 = load float* %input_data_addr_72, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_72"/></StgValue>
</operation>

<operation id="756" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:685  store float %input_data_load_72, float* %K_0_addr_8, align 16

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="757" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:690  %input_data_load_73 = load float* %input_data_addr_73, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_73"/></StgValue>
</operation>

<operation id="758" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:691  store float %input_data_load_73, float* %K_0_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="759" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:692  %add_ln40_11 = add i15 74, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_11"/></StgValue>
</operation>

<operation id="760" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:693  %sext_ln40_74 = sext i15 %add_ln40_11 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_74"/></StgValue>
</operation>

<operation id="761" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:694  %zext_ln41_74 = zext i32 %sext_ln40_74 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_74"/></StgValue>
</operation>

<operation id="762" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:695  %input_data_addr_74 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_74

]]></Node>
<StgValue><ssdm name="input_data_addr_74"/></StgValue>
</operation>

<operation id="763" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:696  %input_data_load_74 = load float* %input_data_addr_74, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_74"/></StgValue>
</operation>

<operation id="764" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:698  %add_ln40_12 = add i15 75, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_12"/></StgValue>
</operation>

<operation id="765" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:699  %sext_ln40_75 = sext i15 %add_ln40_12 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_75"/></StgValue>
</operation>

<operation id="766" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:700  %zext_ln41_75 = zext i32 %sext_ln40_75 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_75"/></StgValue>
</operation>

<operation id="767" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:701  %input_data_addr_75 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_75

]]></Node>
<StgValue><ssdm name="input_data_addr_75"/></StgValue>
</operation>

<operation id="768" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:702  %input_data_load_75 = load float* %input_data_addr_75, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_75"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="769" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:57  %K_0_addr_10 = getelementptr [1024 x float]* @K_0, i64 0, i64 %zext_ln52_11

]]></Node>
<StgValue><ssdm name="K_0_addr_10"/></StgValue>
</operation>

<operation id="770" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:60  %K_0_addr_11 = getelementptr [1024 x float]* @K_0, i64 0, i64 %zext_ln52_12

]]></Node>
<StgValue><ssdm name="K_0_addr_11"/></StgValue>
</operation>

<operation id="771" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:696  %input_data_load_74 = load float* %input_data_addr_74, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_74"/></StgValue>
</operation>

<operation id="772" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:697  store float %input_data_load_74, float* %K_0_addr_10, align 8

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="773" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:702  %input_data_load_75 = load float* %input_data_addr_75, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_75"/></StgValue>
</operation>

<operation id="774" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:703  store float %input_data_load_75, float* %K_0_addr_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="775" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:704  %add_ln40_13 = add i15 76, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_13"/></StgValue>
</operation>

<operation id="776" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:705  %sext_ln40_76 = sext i15 %add_ln40_13 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_76"/></StgValue>
</operation>

<operation id="777" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:706  %zext_ln41_76 = zext i32 %sext_ln40_76 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_76"/></StgValue>
</operation>

<operation id="778" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:707  %input_data_addr_76 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_76

]]></Node>
<StgValue><ssdm name="input_data_addr_76"/></StgValue>
</operation>

<operation id="779" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:708  %input_data_load_76 = load float* %input_data_addr_76, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_76"/></StgValue>
</operation>

<operation id="780" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:710  %add_ln40_14 = add i15 77, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_14"/></StgValue>
</operation>

<operation id="781" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:711  %sext_ln40_77 = sext i15 %add_ln40_14 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_77"/></StgValue>
</operation>

<operation id="782" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:712  %zext_ln41_77 = zext i32 %sext_ln40_77 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_77"/></StgValue>
</operation>

<operation id="783" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:713  %input_data_addr_77 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_77

]]></Node>
<StgValue><ssdm name="input_data_addr_77"/></StgValue>
</operation>

<operation id="784" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:714  %input_data_load_77 = load float* %input_data_addr_77, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_77"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="785" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:63  %K_0_addr_12 = getelementptr [1024 x float]* @K_0, i64 0, i64 %zext_ln52_13

]]></Node>
<StgValue><ssdm name="K_0_addr_12"/></StgValue>
</operation>

<operation id="786" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:66  %K_0_addr_13 = getelementptr [1024 x float]* @K_0, i64 0, i64 %zext_ln52_14

]]></Node>
<StgValue><ssdm name="K_0_addr_13"/></StgValue>
</operation>

<operation id="787" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:708  %input_data_load_76 = load float* %input_data_addr_76, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_76"/></StgValue>
</operation>

<operation id="788" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:709  store float %input_data_load_76, float* %K_0_addr_12, align 16

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="789" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:714  %input_data_load_77 = load float* %input_data_addr_77, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_77"/></StgValue>
</operation>

<operation id="790" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:715  store float %input_data_load_77, float* %K_0_addr_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="791" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:716  %add_ln40_15 = add i15 78, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_15"/></StgValue>
</operation>

<operation id="792" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:717  %sext_ln40_78 = sext i15 %add_ln40_15 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_78"/></StgValue>
</operation>

<operation id="793" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:718  %zext_ln41_78 = zext i32 %sext_ln40_78 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_78"/></StgValue>
</operation>

<operation id="794" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:719  %input_data_addr_78 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_78

]]></Node>
<StgValue><ssdm name="input_data_addr_78"/></StgValue>
</operation>

<operation id="795" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:720  %input_data_load_78 = load float* %input_data_addr_78, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_78"/></StgValue>
</operation>

<operation id="796" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:722  %add_ln40_16 = add i15 79, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_16"/></StgValue>
</operation>

<operation id="797" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:723  %sext_ln40_79 = sext i15 %add_ln40_16 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_79"/></StgValue>
</operation>

<operation id="798" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:724  %zext_ln41_79 = zext i32 %sext_ln40_79 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_79"/></StgValue>
</operation>

<operation id="799" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:725  %input_data_addr_79 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_79

]]></Node>
<StgValue><ssdm name="input_data_addr_79"/></StgValue>
</operation>

<operation id="800" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:726  %input_data_load_79 = load float* %input_data_addr_79, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_79"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="801" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:69  %K_0_addr_14 = getelementptr [1024 x float]* @K_0, i64 0, i64 %zext_ln52_15

]]></Node>
<StgValue><ssdm name="K_0_addr_14"/></StgValue>
</operation>

<operation id="802" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:72  %K_0_addr_15 = getelementptr [1024 x float]* @K_0, i64 0, i64 %zext_ln52_16

]]></Node>
<StgValue><ssdm name="K_0_addr_15"/></StgValue>
</operation>

<operation id="803" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:720  %input_data_load_78 = load float* %input_data_addr_78, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_78"/></StgValue>
</operation>

<operation id="804" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:721  store float %input_data_load_78, float* %K_0_addr_14, align 8

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="805" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:726  %input_data_load_79 = load float* %input_data_addr_79, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_79"/></StgValue>
</operation>

<operation id="806" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:727  store float %input_data_load_79, float* %K_0_addr_15, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="807" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:728  %add_ln40_17 = add i15 80, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_17"/></StgValue>
</operation>

<operation id="808" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:729  %sext_ln40_80 = sext i15 %add_ln40_17 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_80"/></StgValue>
</operation>

<operation id="809" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:730  %zext_ln41_80 = zext i32 %sext_ln40_80 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_80"/></StgValue>
</operation>

<operation id="810" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:731  %input_data_addr_80 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_80

]]></Node>
<StgValue><ssdm name="input_data_addr_80"/></StgValue>
</operation>

<operation id="811" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:732  %input_data_load_80 = load float* %input_data_addr_80, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_80"/></StgValue>
</operation>

<operation id="812" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:734  %add_ln40_18 = add i15 81, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_18"/></StgValue>
</operation>

<operation id="813" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:735  %sext_ln40_81 = sext i15 %add_ln40_18 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_81"/></StgValue>
</operation>

<operation id="814" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:736  %zext_ln41_81 = zext i32 %sext_ln40_81 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_81"/></StgValue>
</operation>

<operation id="815" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:737  %input_data_addr_81 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_81

]]></Node>
<StgValue><ssdm name="input_data_addr_81"/></StgValue>
</operation>

<operation id="816" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:738  %input_data_load_81 = load float* %input_data_addr_81, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_81"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="817" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:73  %K_1_addr = getelementptr [1024 x float]* @K_1, i64 0, i64 %zext_ln52_1

]]></Node>
<StgValue><ssdm name="K_1_addr"/></StgValue>
</operation>

<operation id="818" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:74  %K_1_addr_1 = getelementptr [1024 x float]* @K_1, i64 0, i64 %zext_ln52_2

]]></Node>
<StgValue><ssdm name="K_1_addr_1"/></StgValue>
</operation>

<operation id="819" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:732  %input_data_load_80 = load float* %input_data_addr_80, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_80"/></StgValue>
</operation>

<operation id="820" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:733  store float %input_data_load_80, float* %K_1_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="821" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:738  %input_data_load_81 = load float* %input_data_addr_81, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_81"/></StgValue>
</operation>

<operation id="822" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:739  store float %input_data_load_81, float* %K_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="823" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:740  %add_ln40_19 = add i15 82, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_19"/></StgValue>
</operation>

<operation id="824" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:741  %sext_ln40_82 = sext i15 %add_ln40_19 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_82"/></StgValue>
</operation>

<operation id="825" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:742  %zext_ln41_82 = zext i32 %sext_ln40_82 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_82"/></StgValue>
</operation>

<operation id="826" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:743  %input_data_addr_82 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_82

]]></Node>
<StgValue><ssdm name="input_data_addr_82"/></StgValue>
</operation>

<operation id="827" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:744  %input_data_load_82 = load float* %input_data_addr_82, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_82"/></StgValue>
</operation>

<operation id="828" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:746  %add_ln40_20 = add i15 83, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_20"/></StgValue>
</operation>

<operation id="829" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:747  %sext_ln40_83 = sext i15 %add_ln40_20 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_83"/></StgValue>
</operation>

<operation id="830" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:748  %zext_ln41_83 = zext i32 %sext_ln40_83 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_83"/></StgValue>
</operation>

<operation id="831" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:749  %input_data_addr_83 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_83

]]></Node>
<StgValue><ssdm name="input_data_addr_83"/></StgValue>
</operation>

<operation id="832" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:750  %input_data_load_83 = load float* %input_data_addr_83, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_83"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="833" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:75  %K_1_addr_2 = getelementptr [1024 x float]* @K_1, i64 0, i64 %zext_ln52_3

]]></Node>
<StgValue><ssdm name="K_1_addr_2"/></StgValue>
</operation>

<operation id="834" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:76  %K_1_addr_3 = getelementptr [1024 x float]* @K_1, i64 0, i64 %zext_ln52_4

]]></Node>
<StgValue><ssdm name="K_1_addr_3"/></StgValue>
</operation>

<operation id="835" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:744  %input_data_load_82 = load float* %input_data_addr_82, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_82"/></StgValue>
</operation>

<operation id="836" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:745  store float %input_data_load_82, float* %K_1_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="837" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:750  %input_data_load_83 = load float* %input_data_addr_83, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_83"/></StgValue>
</operation>

<operation id="838" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:751  store float %input_data_load_83, float* %K_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="839" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:752  %add_ln40_21 = add i15 84, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_21"/></StgValue>
</operation>

<operation id="840" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:753  %sext_ln40_84 = sext i15 %add_ln40_21 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_84"/></StgValue>
</operation>

<operation id="841" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:754  %zext_ln41_84 = zext i32 %sext_ln40_84 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_84"/></StgValue>
</operation>

<operation id="842" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:755  %input_data_addr_84 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_84

]]></Node>
<StgValue><ssdm name="input_data_addr_84"/></StgValue>
</operation>

<operation id="843" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:756  %input_data_load_84 = load float* %input_data_addr_84, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_84"/></StgValue>
</operation>

<operation id="844" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:758  %add_ln40_22 = add i15 85, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_22"/></StgValue>
</operation>

<operation id="845" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:759  %sext_ln40_85 = sext i15 %add_ln40_22 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_85"/></StgValue>
</operation>

<operation id="846" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:760  %zext_ln41_85 = zext i32 %sext_ln40_85 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_85"/></StgValue>
</operation>

<operation id="847" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:761  %input_data_addr_85 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_85

]]></Node>
<StgValue><ssdm name="input_data_addr_85"/></StgValue>
</operation>

<operation id="848" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:762  %input_data_load_85 = load float* %input_data_addr_85, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_85"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="849" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:77  %K_1_addr_4 = getelementptr [1024 x float]* @K_1, i64 0, i64 %zext_ln52_5

]]></Node>
<StgValue><ssdm name="K_1_addr_4"/></StgValue>
</operation>

<operation id="850" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:78  %K_1_addr_5 = getelementptr [1024 x float]* @K_1, i64 0, i64 %zext_ln52_6

]]></Node>
<StgValue><ssdm name="K_1_addr_5"/></StgValue>
</operation>

<operation id="851" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:756  %input_data_load_84 = load float* %input_data_addr_84, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_84"/></StgValue>
</operation>

<operation id="852" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:757  store float %input_data_load_84, float* %K_1_addr_4, align 16

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="853" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:762  %input_data_load_85 = load float* %input_data_addr_85, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_85"/></StgValue>
</operation>

<operation id="854" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:763  store float %input_data_load_85, float* %K_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="855" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:764  %add_ln40_23 = add i15 86, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_23"/></StgValue>
</operation>

<operation id="856" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:765  %sext_ln40_86 = sext i15 %add_ln40_23 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_86"/></StgValue>
</operation>

<operation id="857" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:766  %zext_ln41_86 = zext i32 %sext_ln40_86 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_86"/></StgValue>
</operation>

<operation id="858" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:767  %input_data_addr_86 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_86

]]></Node>
<StgValue><ssdm name="input_data_addr_86"/></StgValue>
</operation>

<operation id="859" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:768  %input_data_load_86 = load float* %input_data_addr_86, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_86"/></StgValue>
</operation>

<operation id="860" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:770  %add_ln40_24 = add i15 87, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_24"/></StgValue>
</operation>

<operation id="861" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:771  %sext_ln40_87 = sext i15 %add_ln40_24 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_87"/></StgValue>
</operation>

<operation id="862" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:772  %zext_ln41_87 = zext i32 %sext_ln40_87 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_87"/></StgValue>
</operation>

<operation id="863" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:773  %input_data_addr_87 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_87

]]></Node>
<StgValue><ssdm name="input_data_addr_87"/></StgValue>
</operation>

<operation id="864" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:774  %input_data_load_87 = load float* %input_data_addr_87, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_87"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="865" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:79  %K_1_addr_6 = getelementptr [1024 x float]* @K_1, i64 0, i64 %zext_ln52_7

]]></Node>
<StgValue><ssdm name="K_1_addr_6"/></StgValue>
</operation>

<operation id="866" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:80  %K_1_addr_7 = getelementptr [1024 x float]* @K_1, i64 0, i64 %zext_ln52_8

]]></Node>
<StgValue><ssdm name="K_1_addr_7"/></StgValue>
</operation>

<operation id="867" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:768  %input_data_load_86 = load float* %input_data_addr_86, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_86"/></StgValue>
</operation>

<operation id="868" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:769  store float %input_data_load_86, float* %K_1_addr_6, align 8

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="869" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:774  %input_data_load_87 = load float* %input_data_addr_87, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_87"/></StgValue>
</operation>

<operation id="870" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:775  store float %input_data_load_87, float* %K_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="871" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:776  %add_ln40_25 = add i15 88, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_25"/></StgValue>
</operation>

<operation id="872" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:777  %sext_ln40_88 = sext i15 %add_ln40_25 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_88"/></StgValue>
</operation>

<operation id="873" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:778  %zext_ln41_88 = zext i32 %sext_ln40_88 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_88"/></StgValue>
</operation>

<operation id="874" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:779  %input_data_addr_88 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_88

]]></Node>
<StgValue><ssdm name="input_data_addr_88"/></StgValue>
</operation>

<operation id="875" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:780  %input_data_load_88 = load float* %input_data_addr_88, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_88"/></StgValue>
</operation>

<operation id="876" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:782  %add_ln40_26 = add i15 89, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_26"/></StgValue>
</operation>

<operation id="877" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:783  %sext_ln40_89 = sext i15 %add_ln40_26 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_89"/></StgValue>
</operation>

<operation id="878" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:784  %zext_ln41_89 = zext i32 %sext_ln40_89 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_89"/></StgValue>
</operation>

<operation id="879" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:785  %input_data_addr_89 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_89

]]></Node>
<StgValue><ssdm name="input_data_addr_89"/></StgValue>
</operation>

<operation id="880" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:786  %input_data_load_89 = load float* %input_data_addr_89, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_89"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="881" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:81  %K_1_addr_8 = getelementptr [1024 x float]* @K_1, i64 0, i64 %zext_ln52_9

]]></Node>
<StgValue><ssdm name="K_1_addr_8"/></StgValue>
</operation>

<operation id="882" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:82  %K_1_addr_9 = getelementptr [1024 x float]* @K_1, i64 0, i64 %zext_ln52_10

]]></Node>
<StgValue><ssdm name="K_1_addr_9"/></StgValue>
</operation>

<operation id="883" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:780  %input_data_load_88 = load float* %input_data_addr_88, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_88"/></StgValue>
</operation>

<operation id="884" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:781  store float %input_data_load_88, float* %K_1_addr_8, align 16

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="885" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:786  %input_data_load_89 = load float* %input_data_addr_89, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_89"/></StgValue>
</operation>

<operation id="886" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:787  store float %input_data_load_89, float* %K_1_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="887" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:788  %add_ln40_27 = add i15 90, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_27"/></StgValue>
</operation>

<operation id="888" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:789  %sext_ln40_90 = sext i15 %add_ln40_27 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_90"/></StgValue>
</operation>

<operation id="889" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:790  %zext_ln41_90 = zext i32 %sext_ln40_90 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_90"/></StgValue>
</operation>

<operation id="890" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:791  %input_data_addr_90 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_90

]]></Node>
<StgValue><ssdm name="input_data_addr_90"/></StgValue>
</operation>

<operation id="891" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:792  %input_data_load_90 = load float* %input_data_addr_90, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_90"/></StgValue>
</operation>

<operation id="892" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:794  %add_ln40_28 = add i15 91, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_28"/></StgValue>
</operation>

<operation id="893" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:795  %sext_ln40_91 = sext i15 %add_ln40_28 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_91"/></StgValue>
</operation>

<operation id="894" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:796  %zext_ln41_91 = zext i32 %sext_ln40_91 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_91"/></StgValue>
</operation>

<operation id="895" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:797  %input_data_addr_91 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_91

]]></Node>
<StgValue><ssdm name="input_data_addr_91"/></StgValue>
</operation>

<operation id="896" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:798  %input_data_load_91 = load float* %input_data_addr_91, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_91"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="897" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:83  %K_1_addr_10 = getelementptr [1024 x float]* @K_1, i64 0, i64 %zext_ln52_11

]]></Node>
<StgValue><ssdm name="K_1_addr_10"/></StgValue>
</operation>

<operation id="898" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:84  %K_1_addr_11 = getelementptr [1024 x float]* @K_1, i64 0, i64 %zext_ln52_12

]]></Node>
<StgValue><ssdm name="K_1_addr_11"/></StgValue>
</operation>

<operation id="899" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:792  %input_data_load_90 = load float* %input_data_addr_90, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_90"/></StgValue>
</operation>

<operation id="900" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:793  store float %input_data_load_90, float* %K_1_addr_10, align 8

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="901" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:798  %input_data_load_91 = load float* %input_data_addr_91, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_91"/></StgValue>
</operation>

<operation id="902" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:799  store float %input_data_load_91, float* %K_1_addr_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="903" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:800  %add_ln40_29 = add i15 92, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_29"/></StgValue>
</operation>

<operation id="904" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:801  %sext_ln40_92 = sext i15 %add_ln40_29 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_92"/></StgValue>
</operation>

<operation id="905" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:802  %zext_ln41_92 = zext i32 %sext_ln40_92 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_92"/></StgValue>
</operation>

<operation id="906" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:803  %input_data_addr_92 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_92

]]></Node>
<StgValue><ssdm name="input_data_addr_92"/></StgValue>
</operation>

<operation id="907" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:804  %input_data_load_92 = load float* %input_data_addr_92, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_92"/></StgValue>
</operation>

<operation id="908" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:806  %add_ln40_30 = add i15 93, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_30"/></StgValue>
</operation>

<operation id="909" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:807  %sext_ln40_93 = sext i15 %add_ln40_30 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_93"/></StgValue>
</operation>

<operation id="910" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:808  %zext_ln41_93 = zext i32 %sext_ln40_93 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_93"/></StgValue>
</operation>

<operation id="911" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:809  %input_data_addr_93 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_93

]]></Node>
<StgValue><ssdm name="input_data_addr_93"/></StgValue>
</operation>

<operation id="912" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:810  %input_data_load_93 = load float* %input_data_addr_93, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_93"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="913" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:85  %K_1_addr_12 = getelementptr [1024 x float]* @K_1, i64 0, i64 %zext_ln52_13

]]></Node>
<StgValue><ssdm name="K_1_addr_12"/></StgValue>
</operation>

<operation id="914" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:86  %K_1_addr_13 = getelementptr [1024 x float]* @K_1, i64 0, i64 %zext_ln52_14

]]></Node>
<StgValue><ssdm name="K_1_addr_13"/></StgValue>
</operation>

<operation id="915" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:804  %input_data_load_92 = load float* %input_data_addr_92, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_92"/></StgValue>
</operation>

<operation id="916" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:805  store float %input_data_load_92, float* %K_1_addr_12, align 16

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="917" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:810  %input_data_load_93 = load float* %input_data_addr_93, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_93"/></StgValue>
</operation>

<operation id="918" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:811  store float %input_data_load_93, float* %K_1_addr_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="919" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:812  %add_ln40_31 = add i15 94, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_31"/></StgValue>
</operation>

<operation id="920" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:813  %sext_ln40_94 = sext i15 %add_ln40_31 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_94"/></StgValue>
</operation>

<operation id="921" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:814  %zext_ln41_94 = zext i32 %sext_ln40_94 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_94"/></StgValue>
</operation>

<operation id="922" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:815  %input_data_addr_94 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_94

]]></Node>
<StgValue><ssdm name="input_data_addr_94"/></StgValue>
</operation>

<operation id="923" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:816  %input_data_load_94 = load float* %input_data_addr_94, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_94"/></StgValue>
</operation>

<operation id="924" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:818  %add_ln40_32 = add i15 95, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_32"/></StgValue>
</operation>

<operation id="925" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:819  %sext_ln40_95 = sext i15 %add_ln40_32 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_95"/></StgValue>
</operation>

<operation id="926" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:820  %zext_ln41_95 = zext i32 %sext_ln40_95 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_95"/></StgValue>
</operation>

<operation id="927" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:821  %input_data_addr_95 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_95

]]></Node>
<StgValue><ssdm name="input_data_addr_95"/></StgValue>
</operation>

<operation id="928" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:822  %input_data_load_95 = load float* %input_data_addr_95, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_95"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="929" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:87  %K_1_addr_14 = getelementptr [1024 x float]* @K_1, i64 0, i64 %zext_ln52_15

]]></Node>
<StgValue><ssdm name="K_1_addr_14"/></StgValue>
</operation>

<operation id="930" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:88  %K_1_addr_15 = getelementptr [1024 x float]* @K_1, i64 0, i64 %zext_ln52_16

]]></Node>
<StgValue><ssdm name="K_1_addr_15"/></StgValue>
</operation>

<operation id="931" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:816  %input_data_load_94 = load float* %input_data_addr_94, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_94"/></StgValue>
</operation>

<operation id="932" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:817  store float %input_data_load_94, float* %K_1_addr_14, align 8

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="933" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:822  %input_data_load_95 = load float* %input_data_addr_95, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_95"/></StgValue>
</operation>

<operation id="934" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:823  store float %input_data_load_95, float* %K_1_addr_15, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="935" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:824  %add_ln40_33 = add i15 96, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_33"/></StgValue>
</operation>

<operation id="936" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:825  %sext_ln40_96 = sext i15 %add_ln40_33 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_96"/></StgValue>
</operation>

<operation id="937" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:826  %zext_ln41_96 = zext i32 %sext_ln40_96 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_96"/></StgValue>
</operation>

<operation id="938" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:827  %input_data_addr_96 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_96

]]></Node>
<StgValue><ssdm name="input_data_addr_96"/></StgValue>
</operation>

<operation id="939" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:828  %input_data_load_96 = load float* %input_data_addr_96, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_96"/></StgValue>
</operation>

<operation id="940" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:830  %add_ln40_34 = add i15 97, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_34"/></StgValue>
</operation>

<operation id="941" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:831  %sext_ln40_97 = sext i15 %add_ln40_34 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_97"/></StgValue>
</operation>

<operation id="942" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:832  %zext_ln41_97 = zext i32 %sext_ln40_97 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_97"/></StgValue>
</operation>

<operation id="943" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:833  %input_data_addr_97 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_97

]]></Node>
<StgValue><ssdm name="input_data_addr_97"/></StgValue>
</operation>

<operation id="944" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:834  %input_data_load_97 = load float* %input_data_addr_97, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_97"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="945" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:89  %K_2_addr = getelementptr [1024 x float]* @K_2, i64 0, i64 %zext_ln52_1

]]></Node>
<StgValue><ssdm name="K_2_addr"/></StgValue>
</operation>

<operation id="946" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:90  %K_2_addr_1 = getelementptr [1024 x float]* @K_2, i64 0, i64 %zext_ln52_2

]]></Node>
<StgValue><ssdm name="K_2_addr_1"/></StgValue>
</operation>

<operation id="947" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:828  %input_data_load_96 = load float* %input_data_addr_96, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_96"/></StgValue>
</operation>

<operation id="948" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:829  store float %input_data_load_96, float* %K_2_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="949" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:834  %input_data_load_97 = load float* %input_data_addr_97, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_97"/></StgValue>
</operation>

<operation id="950" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:835  store float %input_data_load_97, float* %K_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="951" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:836  %add_ln40_35 = add i15 98, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_35"/></StgValue>
</operation>

<operation id="952" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:837  %sext_ln40_98 = sext i15 %add_ln40_35 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_98"/></StgValue>
</operation>

<operation id="953" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:838  %zext_ln41_98 = zext i32 %sext_ln40_98 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_98"/></StgValue>
</operation>

<operation id="954" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:839  %input_data_addr_98 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_98

]]></Node>
<StgValue><ssdm name="input_data_addr_98"/></StgValue>
</operation>

<operation id="955" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:840  %input_data_load_98 = load float* %input_data_addr_98, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_98"/></StgValue>
</operation>

<operation id="956" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:842  %add_ln40_36 = add i15 99, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_36"/></StgValue>
</operation>

<operation id="957" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:843  %sext_ln40_99 = sext i15 %add_ln40_36 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_99"/></StgValue>
</operation>

<operation id="958" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:844  %zext_ln41_99 = zext i32 %sext_ln40_99 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_99"/></StgValue>
</operation>

<operation id="959" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:845  %input_data_addr_99 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_99

]]></Node>
<StgValue><ssdm name="input_data_addr_99"/></StgValue>
</operation>

<operation id="960" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:846  %input_data_load_99 = load float* %input_data_addr_99, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_99"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="961" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:91  %K_2_addr_2 = getelementptr [1024 x float]* @K_2, i64 0, i64 %zext_ln52_3

]]></Node>
<StgValue><ssdm name="K_2_addr_2"/></StgValue>
</operation>

<operation id="962" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:92  %K_2_addr_3 = getelementptr [1024 x float]* @K_2, i64 0, i64 %zext_ln52_4

]]></Node>
<StgValue><ssdm name="K_2_addr_3"/></StgValue>
</operation>

<operation id="963" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:840  %input_data_load_98 = load float* %input_data_addr_98, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_98"/></StgValue>
</operation>

<operation id="964" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:841  store float %input_data_load_98, float* %K_2_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="965" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:846  %input_data_load_99 = load float* %input_data_addr_99, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_99"/></StgValue>
</operation>

<operation id="966" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:847  store float %input_data_load_99, float* %K_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="967" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:848  %add_ln40_37 = add i15 100, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_37"/></StgValue>
</operation>

<operation id="968" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:849  %sext_ln40_100 = sext i15 %add_ln40_37 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_100"/></StgValue>
</operation>

<operation id="969" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:850  %zext_ln41_100 = zext i32 %sext_ln40_100 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_100"/></StgValue>
</operation>

<operation id="970" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:851  %input_data_addr_100 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_100

]]></Node>
<StgValue><ssdm name="input_data_addr_100"/></StgValue>
</operation>

<operation id="971" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:852  %input_data_load_100 = load float* %input_data_addr_100, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_100"/></StgValue>
</operation>

<operation id="972" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:854  %add_ln40_38 = add i15 101, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_38"/></StgValue>
</operation>

<operation id="973" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:855  %sext_ln40_101 = sext i15 %add_ln40_38 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_101"/></StgValue>
</operation>

<operation id="974" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:856  %zext_ln41_101 = zext i32 %sext_ln40_101 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_101"/></StgValue>
</operation>

<operation id="975" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:857  %input_data_addr_101 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_101

]]></Node>
<StgValue><ssdm name="input_data_addr_101"/></StgValue>
</operation>

<operation id="976" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:858  %input_data_load_101 = load float* %input_data_addr_101, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_101"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="977" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:93  %K_2_addr_4 = getelementptr [1024 x float]* @K_2, i64 0, i64 %zext_ln52_5

]]></Node>
<StgValue><ssdm name="K_2_addr_4"/></StgValue>
</operation>

<operation id="978" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:94  %K_2_addr_5 = getelementptr [1024 x float]* @K_2, i64 0, i64 %zext_ln52_6

]]></Node>
<StgValue><ssdm name="K_2_addr_5"/></StgValue>
</operation>

<operation id="979" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:852  %input_data_load_100 = load float* %input_data_addr_100, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_100"/></StgValue>
</operation>

<operation id="980" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:853  store float %input_data_load_100, float* %K_2_addr_4, align 16

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="981" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:858  %input_data_load_101 = load float* %input_data_addr_101, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_101"/></StgValue>
</operation>

<operation id="982" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:859  store float %input_data_load_101, float* %K_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="983" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:860  %add_ln40_39 = add i15 102, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_39"/></StgValue>
</operation>

<operation id="984" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:861  %sext_ln40_102 = sext i15 %add_ln40_39 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_102"/></StgValue>
</operation>

<operation id="985" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:862  %zext_ln41_102 = zext i32 %sext_ln40_102 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_102"/></StgValue>
</operation>

<operation id="986" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:863  %input_data_addr_102 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_102

]]></Node>
<StgValue><ssdm name="input_data_addr_102"/></StgValue>
</operation>

<operation id="987" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:864  %input_data_load_102 = load float* %input_data_addr_102, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_102"/></StgValue>
</operation>

<operation id="988" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:866  %add_ln40_40 = add i15 103, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_40"/></StgValue>
</operation>

<operation id="989" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:867  %sext_ln40_103 = sext i15 %add_ln40_40 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_103"/></StgValue>
</operation>

<operation id="990" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:868  %zext_ln41_103 = zext i32 %sext_ln40_103 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_103"/></StgValue>
</operation>

<operation id="991" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:869  %input_data_addr_103 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_103

]]></Node>
<StgValue><ssdm name="input_data_addr_103"/></StgValue>
</operation>

<operation id="992" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:870  %input_data_load_103 = load float* %input_data_addr_103, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_103"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="993" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:95  %K_2_addr_6 = getelementptr [1024 x float]* @K_2, i64 0, i64 %zext_ln52_7

]]></Node>
<StgValue><ssdm name="K_2_addr_6"/></StgValue>
</operation>

<operation id="994" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:96  %K_2_addr_7 = getelementptr [1024 x float]* @K_2, i64 0, i64 %zext_ln52_8

]]></Node>
<StgValue><ssdm name="K_2_addr_7"/></StgValue>
</operation>

<operation id="995" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:864  %input_data_load_102 = load float* %input_data_addr_102, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_102"/></StgValue>
</operation>

<operation id="996" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:865  store float %input_data_load_102, float* %K_2_addr_6, align 8

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="997" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:870  %input_data_load_103 = load float* %input_data_addr_103, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_103"/></StgValue>
</operation>

<operation id="998" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:871  store float %input_data_load_103, float* %K_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="999" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:872  %add_ln40_41 = add i15 104, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_41"/></StgValue>
</operation>

<operation id="1000" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:873  %sext_ln40_104 = sext i15 %add_ln40_41 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_104"/></StgValue>
</operation>

<operation id="1001" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:874  %zext_ln41_104 = zext i32 %sext_ln40_104 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_104"/></StgValue>
</operation>

<operation id="1002" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:875  %input_data_addr_104 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_104

]]></Node>
<StgValue><ssdm name="input_data_addr_104"/></StgValue>
</operation>

<operation id="1003" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:876  %input_data_load_104 = load float* %input_data_addr_104, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_104"/></StgValue>
</operation>

<operation id="1004" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:878  %add_ln40_42 = add i15 105, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_42"/></StgValue>
</operation>

<operation id="1005" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:879  %sext_ln40_105 = sext i15 %add_ln40_42 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_105"/></StgValue>
</operation>

<operation id="1006" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:880  %zext_ln41_105 = zext i32 %sext_ln40_105 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_105"/></StgValue>
</operation>

<operation id="1007" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:881  %input_data_addr_105 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_105

]]></Node>
<StgValue><ssdm name="input_data_addr_105"/></StgValue>
</operation>

<operation id="1008" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:882  %input_data_load_105 = load float* %input_data_addr_105, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_105"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1009" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:97  %K_2_addr_8 = getelementptr [1024 x float]* @K_2, i64 0, i64 %zext_ln52_9

]]></Node>
<StgValue><ssdm name="K_2_addr_8"/></StgValue>
</operation>

<operation id="1010" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:98  %K_2_addr_9 = getelementptr [1024 x float]* @K_2, i64 0, i64 %zext_ln52_10

]]></Node>
<StgValue><ssdm name="K_2_addr_9"/></StgValue>
</operation>

<operation id="1011" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:876  %input_data_load_104 = load float* %input_data_addr_104, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_104"/></StgValue>
</operation>

<operation id="1012" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:877  store float %input_data_load_104, float* %K_2_addr_8, align 16

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="1013" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:882  %input_data_load_105 = load float* %input_data_addr_105, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_105"/></StgValue>
</operation>

<operation id="1014" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:883  store float %input_data_load_105, float* %K_2_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="1015" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:884  %add_ln40_43 = add i15 106, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_43"/></StgValue>
</operation>

<operation id="1016" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:885  %sext_ln40_106 = sext i15 %add_ln40_43 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_106"/></StgValue>
</operation>

<operation id="1017" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:886  %zext_ln41_106 = zext i32 %sext_ln40_106 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_106"/></StgValue>
</operation>

<operation id="1018" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:887  %input_data_addr_106 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_106

]]></Node>
<StgValue><ssdm name="input_data_addr_106"/></StgValue>
</operation>

<operation id="1019" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:888  %input_data_load_106 = load float* %input_data_addr_106, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_106"/></StgValue>
</operation>

<operation id="1020" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:890  %add_ln40_44 = add i15 107, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_44"/></StgValue>
</operation>

<operation id="1021" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:891  %sext_ln40_107 = sext i15 %add_ln40_44 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_107"/></StgValue>
</operation>

<operation id="1022" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:892  %zext_ln41_107 = zext i32 %sext_ln40_107 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_107"/></StgValue>
</operation>

<operation id="1023" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:893  %input_data_addr_107 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_107

]]></Node>
<StgValue><ssdm name="input_data_addr_107"/></StgValue>
</operation>

<operation id="1024" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:894  %input_data_load_107 = load float* %input_data_addr_107, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_107"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1025" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:99  %K_2_addr_10 = getelementptr [1024 x float]* @K_2, i64 0, i64 %zext_ln52_11

]]></Node>
<StgValue><ssdm name="K_2_addr_10"/></StgValue>
</operation>

<operation id="1026" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:100  %K_2_addr_11 = getelementptr [1024 x float]* @K_2, i64 0, i64 %zext_ln52_12

]]></Node>
<StgValue><ssdm name="K_2_addr_11"/></StgValue>
</operation>

<operation id="1027" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:888  %input_data_load_106 = load float* %input_data_addr_106, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_106"/></StgValue>
</operation>

<operation id="1028" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:889  store float %input_data_load_106, float* %K_2_addr_10, align 8

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="1029" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:894  %input_data_load_107 = load float* %input_data_addr_107, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_107"/></StgValue>
</operation>

<operation id="1030" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:895  store float %input_data_load_107, float* %K_2_addr_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="1031" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:896  %add_ln40_45 = add i15 108, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_45"/></StgValue>
</operation>

<operation id="1032" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:897  %sext_ln40_108 = sext i15 %add_ln40_45 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_108"/></StgValue>
</operation>

<operation id="1033" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:898  %zext_ln41_108 = zext i32 %sext_ln40_108 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_108"/></StgValue>
</operation>

<operation id="1034" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:899  %input_data_addr_108 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_108

]]></Node>
<StgValue><ssdm name="input_data_addr_108"/></StgValue>
</operation>

<operation id="1035" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:900  %input_data_load_108 = load float* %input_data_addr_108, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_108"/></StgValue>
</operation>

<operation id="1036" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:902  %add_ln40_46 = add i15 109, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_46"/></StgValue>
</operation>

<operation id="1037" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:903  %sext_ln40_109 = sext i15 %add_ln40_46 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_109"/></StgValue>
</operation>

<operation id="1038" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:904  %zext_ln41_109 = zext i32 %sext_ln40_109 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_109"/></StgValue>
</operation>

<operation id="1039" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:905  %input_data_addr_109 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_109

]]></Node>
<StgValue><ssdm name="input_data_addr_109"/></StgValue>
</operation>

<operation id="1040" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:906  %input_data_load_109 = load float* %input_data_addr_109, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_109"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1041" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:101  %K_2_addr_12 = getelementptr [1024 x float]* @K_2, i64 0, i64 %zext_ln52_13

]]></Node>
<StgValue><ssdm name="K_2_addr_12"/></StgValue>
</operation>

<operation id="1042" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:102  %K_2_addr_13 = getelementptr [1024 x float]* @K_2, i64 0, i64 %zext_ln52_14

]]></Node>
<StgValue><ssdm name="K_2_addr_13"/></StgValue>
</operation>

<operation id="1043" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:900  %input_data_load_108 = load float* %input_data_addr_108, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_108"/></StgValue>
</operation>

<operation id="1044" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:901  store float %input_data_load_108, float* %K_2_addr_12, align 16

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="1045" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:906  %input_data_load_109 = load float* %input_data_addr_109, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_109"/></StgValue>
</operation>

<operation id="1046" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:907  store float %input_data_load_109, float* %K_2_addr_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="1047" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:908  %add_ln40_47 = add i15 110, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_47"/></StgValue>
</operation>

<operation id="1048" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:909  %sext_ln40_110 = sext i15 %add_ln40_47 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_110"/></StgValue>
</operation>

<operation id="1049" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:910  %zext_ln41_110 = zext i32 %sext_ln40_110 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_110"/></StgValue>
</operation>

<operation id="1050" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:911  %input_data_addr_110 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_110

]]></Node>
<StgValue><ssdm name="input_data_addr_110"/></StgValue>
</operation>

<operation id="1051" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:912  %input_data_load_110 = load float* %input_data_addr_110, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_110"/></StgValue>
</operation>

<operation id="1052" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:914  %add_ln40_48 = add i15 111, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_48"/></StgValue>
</operation>

<operation id="1053" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:915  %sext_ln40_111 = sext i15 %add_ln40_48 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_111"/></StgValue>
</operation>

<operation id="1054" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:916  %zext_ln41_111 = zext i32 %sext_ln40_111 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_111"/></StgValue>
</operation>

<operation id="1055" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:917  %input_data_addr_111 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_111

]]></Node>
<StgValue><ssdm name="input_data_addr_111"/></StgValue>
</operation>

<operation id="1056" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:918  %input_data_load_111 = load float* %input_data_addr_111, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_111"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1057" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:103  %K_2_addr_14 = getelementptr [1024 x float]* @K_2, i64 0, i64 %zext_ln52_15

]]></Node>
<StgValue><ssdm name="K_2_addr_14"/></StgValue>
</operation>

<operation id="1058" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:104  %K_2_addr_15 = getelementptr [1024 x float]* @K_2, i64 0, i64 %zext_ln52_16

]]></Node>
<StgValue><ssdm name="K_2_addr_15"/></StgValue>
</operation>

<operation id="1059" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:912  %input_data_load_110 = load float* %input_data_addr_110, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_110"/></StgValue>
</operation>

<operation id="1060" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:913  store float %input_data_load_110, float* %K_2_addr_14, align 8

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="1061" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:918  %input_data_load_111 = load float* %input_data_addr_111, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_111"/></StgValue>
</operation>

<operation id="1062" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:919  store float %input_data_load_111, float* %K_2_addr_15, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="1063" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:920  %add_ln40_49 = add i15 112, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_49"/></StgValue>
</operation>

<operation id="1064" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:921  %sext_ln40_112 = sext i15 %add_ln40_49 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_112"/></StgValue>
</operation>

<operation id="1065" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:922  %zext_ln41_112 = zext i32 %sext_ln40_112 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_112"/></StgValue>
</operation>

<operation id="1066" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:923  %input_data_addr_112 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_112

]]></Node>
<StgValue><ssdm name="input_data_addr_112"/></StgValue>
</operation>

<operation id="1067" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:924  %input_data_load_112 = load float* %input_data_addr_112, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_112"/></StgValue>
</operation>

<operation id="1068" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:926  %add_ln40_50 = add i15 113, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_50"/></StgValue>
</operation>

<operation id="1069" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:927  %sext_ln40_113 = sext i15 %add_ln40_50 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_113"/></StgValue>
</operation>

<operation id="1070" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:928  %zext_ln41_113 = zext i32 %sext_ln40_113 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_113"/></StgValue>
</operation>

<operation id="1071" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:929  %input_data_addr_113 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_113

]]></Node>
<StgValue><ssdm name="input_data_addr_113"/></StgValue>
</operation>

<operation id="1072" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:930  %input_data_load_113 = load float* %input_data_addr_113, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_113"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1073" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:105  %K_3_addr = getelementptr [1024 x float]* @K_3, i64 0, i64 %zext_ln52_1

]]></Node>
<StgValue><ssdm name="K_3_addr"/></StgValue>
</operation>

<operation id="1074" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:106  %K_3_addr_1 = getelementptr [1024 x float]* @K_3, i64 0, i64 %zext_ln52_2

]]></Node>
<StgValue><ssdm name="K_3_addr_1"/></StgValue>
</operation>

<operation id="1075" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:924  %input_data_load_112 = load float* %input_data_addr_112, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_112"/></StgValue>
</operation>

<operation id="1076" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:925  store float %input_data_load_112, float* %K_3_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="1077" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:930  %input_data_load_113 = load float* %input_data_addr_113, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_113"/></StgValue>
</operation>

<operation id="1078" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:931  store float %input_data_load_113, float* %K_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="1079" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:932  %add_ln40_51 = add i15 114, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_51"/></StgValue>
</operation>

<operation id="1080" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:933  %sext_ln40_114 = sext i15 %add_ln40_51 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_114"/></StgValue>
</operation>

<operation id="1081" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:934  %zext_ln41_114 = zext i32 %sext_ln40_114 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_114"/></StgValue>
</operation>

<operation id="1082" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:935  %input_data_addr_114 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_114

]]></Node>
<StgValue><ssdm name="input_data_addr_114"/></StgValue>
</operation>

<operation id="1083" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:936  %input_data_load_114 = load float* %input_data_addr_114, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_114"/></StgValue>
</operation>

<operation id="1084" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:938  %add_ln40_52 = add i15 115, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_52"/></StgValue>
</operation>

<operation id="1085" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:939  %sext_ln40_115 = sext i15 %add_ln40_52 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_115"/></StgValue>
</operation>

<operation id="1086" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:940  %zext_ln41_115 = zext i32 %sext_ln40_115 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_115"/></StgValue>
</operation>

<operation id="1087" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:941  %input_data_addr_115 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_115

]]></Node>
<StgValue><ssdm name="input_data_addr_115"/></StgValue>
</operation>

<operation id="1088" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:942  %input_data_load_115 = load float* %input_data_addr_115, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_115"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1089" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:107  %K_3_addr_2 = getelementptr [1024 x float]* @K_3, i64 0, i64 %zext_ln52_3

]]></Node>
<StgValue><ssdm name="K_3_addr_2"/></StgValue>
</operation>

<operation id="1090" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:108  %K_3_addr_3 = getelementptr [1024 x float]* @K_3, i64 0, i64 %zext_ln52_4

]]></Node>
<StgValue><ssdm name="K_3_addr_3"/></StgValue>
</operation>

<operation id="1091" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:936  %input_data_load_114 = load float* %input_data_addr_114, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_114"/></StgValue>
</operation>

<operation id="1092" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:937  store float %input_data_load_114, float* %K_3_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="1093" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:942  %input_data_load_115 = load float* %input_data_addr_115, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_115"/></StgValue>
</operation>

<operation id="1094" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:943  store float %input_data_load_115, float* %K_3_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="1095" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:944  %add_ln40_53 = add i15 116, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_53"/></StgValue>
</operation>

<operation id="1096" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:945  %sext_ln40_116 = sext i15 %add_ln40_53 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_116"/></StgValue>
</operation>

<operation id="1097" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:946  %zext_ln41_116 = zext i32 %sext_ln40_116 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_116"/></StgValue>
</operation>

<operation id="1098" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:947  %input_data_addr_116 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_116

]]></Node>
<StgValue><ssdm name="input_data_addr_116"/></StgValue>
</operation>

<operation id="1099" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:948  %input_data_load_116 = load float* %input_data_addr_116, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_116"/></StgValue>
</operation>

<operation id="1100" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:950  %add_ln40_54 = add i15 117, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_54"/></StgValue>
</operation>

<operation id="1101" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:951  %sext_ln40_117 = sext i15 %add_ln40_54 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_117"/></StgValue>
</operation>

<operation id="1102" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:952  %zext_ln41_117 = zext i32 %sext_ln40_117 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_117"/></StgValue>
</operation>

<operation id="1103" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:953  %input_data_addr_117 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_117

]]></Node>
<StgValue><ssdm name="input_data_addr_117"/></StgValue>
</operation>

<operation id="1104" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:954  %input_data_load_117 = load float* %input_data_addr_117, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_117"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1105" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:109  %K_3_addr_4 = getelementptr [1024 x float]* @K_3, i64 0, i64 %zext_ln52_5

]]></Node>
<StgValue><ssdm name="K_3_addr_4"/></StgValue>
</operation>

<operation id="1106" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:110  %K_3_addr_5 = getelementptr [1024 x float]* @K_3, i64 0, i64 %zext_ln52_6

]]></Node>
<StgValue><ssdm name="K_3_addr_5"/></StgValue>
</operation>

<operation id="1107" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:948  %input_data_load_116 = load float* %input_data_addr_116, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_116"/></StgValue>
</operation>

<operation id="1108" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:949  store float %input_data_load_116, float* %K_3_addr_4, align 16

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="1109" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:954  %input_data_load_117 = load float* %input_data_addr_117, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_117"/></StgValue>
</operation>

<operation id="1110" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:955  store float %input_data_load_117, float* %K_3_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="1111" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:956  %add_ln40_55 = add i15 118, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_55"/></StgValue>
</operation>

<operation id="1112" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:957  %sext_ln40_118 = sext i15 %add_ln40_55 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_118"/></StgValue>
</operation>

<operation id="1113" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:958  %zext_ln41_118 = zext i32 %sext_ln40_118 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_118"/></StgValue>
</operation>

<operation id="1114" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:959  %input_data_addr_118 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_118

]]></Node>
<StgValue><ssdm name="input_data_addr_118"/></StgValue>
</operation>

<operation id="1115" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:960  %input_data_load_118 = load float* %input_data_addr_118, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_118"/></StgValue>
</operation>

<operation id="1116" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:962  %add_ln40_56 = add i15 119, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_56"/></StgValue>
</operation>

<operation id="1117" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:963  %sext_ln40_119 = sext i15 %add_ln40_56 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_119"/></StgValue>
</operation>

<operation id="1118" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:964  %zext_ln41_119 = zext i32 %sext_ln40_119 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_119"/></StgValue>
</operation>

<operation id="1119" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:965  %input_data_addr_119 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_119

]]></Node>
<StgValue><ssdm name="input_data_addr_119"/></StgValue>
</operation>

<operation id="1120" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:966  %input_data_load_119 = load float* %input_data_addr_119, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_119"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1121" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:111  %K_3_addr_6 = getelementptr [1024 x float]* @K_3, i64 0, i64 %zext_ln52_7

]]></Node>
<StgValue><ssdm name="K_3_addr_6"/></StgValue>
</operation>

<operation id="1122" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:112  %K_3_addr_7 = getelementptr [1024 x float]* @K_3, i64 0, i64 %zext_ln52_8

]]></Node>
<StgValue><ssdm name="K_3_addr_7"/></StgValue>
</operation>

<operation id="1123" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:960  %input_data_load_118 = load float* %input_data_addr_118, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_118"/></StgValue>
</operation>

<operation id="1124" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:961  store float %input_data_load_118, float* %K_3_addr_6, align 8

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="1125" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:966  %input_data_load_119 = load float* %input_data_addr_119, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_119"/></StgValue>
</operation>

<operation id="1126" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:967  store float %input_data_load_119, float* %K_3_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="1127" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:968  %add_ln40_57 = add i15 120, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_57"/></StgValue>
</operation>

<operation id="1128" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:969  %sext_ln40_120 = sext i15 %add_ln40_57 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_120"/></StgValue>
</operation>

<operation id="1129" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:970  %zext_ln41_120 = zext i32 %sext_ln40_120 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_120"/></StgValue>
</operation>

<operation id="1130" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:971  %input_data_addr_120 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_120

]]></Node>
<StgValue><ssdm name="input_data_addr_120"/></StgValue>
</operation>

<operation id="1131" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:972  %input_data_load_120 = load float* %input_data_addr_120, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_120"/></StgValue>
</operation>

<operation id="1132" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:974  %add_ln40_58 = add i15 121, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_58"/></StgValue>
</operation>

<operation id="1133" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:975  %sext_ln40_121 = sext i15 %add_ln40_58 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_121"/></StgValue>
</operation>

<operation id="1134" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:976  %zext_ln41_121 = zext i32 %sext_ln40_121 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_121"/></StgValue>
</operation>

<operation id="1135" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:977  %input_data_addr_121 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_121

]]></Node>
<StgValue><ssdm name="input_data_addr_121"/></StgValue>
</operation>

<operation id="1136" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:978  %input_data_load_121 = load float* %input_data_addr_121, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_121"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1137" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:113  %K_3_addr_8 = getelementptr [1024 x float]* @K_3, i64 0, i64 %zext_ln52_9

]]></Node>
<StgValue><ssdm name="K_3_addr_8"/></StgValue>
</operation>

<operation id="1138" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:114  %K_3_addr_9 = getelementptr [1024 x float]* @K_3, i64 0, i64 %zext_ln52_10

]]></Node>
<StgValue><ssdm name="K_3_addr_9"/></StgValue>
</operation>

<operation id="1139" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:972  %input_data_load_120 = load float* %input_data_addr_120, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_120"/></StgValue>
</operation>

<operation id="1140" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:973  store float %input_data_load_120, float* %K_3_addr_8, align 16

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="1141" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:978  %input_data_load_121 = load float* %input_data_addr_121, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_121"/></StgValue>
</operation>

<operation id="1142" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:979  store float %input_data_load_121, float* %K_3_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="1143" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:980  %add_ln40_59 = add i15 122, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_59"/></StgValue>
</operation>

<operation id="1144" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:981  %sext_ln40_122 = sext i15 %add_ln40_59 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_122"/></StgValue>
</operation>

<operation id="1145" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:982  %zext_ln41_122 = zext i32 %sext_ln40_122 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_122"/></StgValue>
</operation>

<operation id="1146" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:983  %input_data_addr_122 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_122

]]></Node>
<StgValue><ssdm name="input_data_addr_122"/></StgValue>
</operation>

<operation id="1147" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:984  %input_data_load_122 = load float* %input_data_addr_122, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_122"/></StgValue>
</operation>

<operation id="1148" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:986  %add_ln40_60 = add i15 123, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_60"/></StgValue>
</operation>

<operation id="1149" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:987  %sext_ln40_123 = sext i15 %add_ln40_60 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_123"/></StgValue>
</operation>

<operation id="1150" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:988  %zext_ln41_123 = zext i32 %sext_ln40_123 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_123"/></StgValue>
</operation>

<operation id="1151" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:989  %input_data_addr_123 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_123

]]></Node>
<StgValue><ssdm name="input_data_addr_123"/></StgValue>
</operation>

<operation id="1152" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:990  %input_data_load_123 = load float* %input_data_addr_123, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_123"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1153" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:115  %K_3_addr_10 = getelementptr [1024 x float]* @K_3, i64 0, i64 %zext_ln52_11

]]></Node>
<StgValue><ssdm name="K_3_addr_10"/></StgValue>
</operation>

<operation id="1154" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:116  %K_3_addr_11 = getelementptr [1024 x float]* @K_3, i64 0, i64 %zext_ln52_12

]]></Node>
<StgValue><ssdm name="K_3_addr_11"/></StgValue>
</operation>

<operation id="1155" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:984  %input_data_load_122 = load float* %input_data_addr_122, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_122"/></StgValue>
</operation>

<operation id="1156" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:985  store float %input_data_load_122, float* %K_3_addr_10, align 8

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="1157" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:990  %input_data_load_123 = load float* %input_data_addr_123, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_123"/></StgValue>
</operation>

<operation id="1158" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:991  store float %input_data_load_123, float* %K_3_addr_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="1159" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:992  %add_ln40_61 = add i15 124, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_61"/></StgValue>
</operation>

<operation id="1160" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:993  %sext_ln40_124 = sext i15 %add_ln40_61 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_124"/></StgValue>
</operation>

<operation id="1161" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:994  %zext_ln41_124 = zext i32 %sext_ln40_124 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_124"/></StgValue>
</operation>

<operation id="1162" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:995  %input_data_addr_124 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_124

]]></Node>
<StgValue><ssdm name="input_data_addr_124"/></StgValue>
</operation>

<operation id="1163" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:996  %input_data_load_124 = load float* %input_data_addr_124, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_124"/></StgValue>
</operation>

<operation id="1164" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:998  %add_ln40_62 = add i15 125, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_62"/></StgValue>
</operation>

<operation id="1165" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:999  %sext_ln40_125 = sext i15 %add_ln40_62 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_125"/></StgValue>
</operation>

<operation id="1166" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1000  %zext_ln41_125 = zext i32 %sext_ln40_125 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_125"/></StgValue>
</operation>

<operation id="1167" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1001  %input_data_addr_125 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_125

]]></Node>
<StgValue><ssdm name="input_data_addr_125"/></StgValue>
</operation>

<operation id="1168" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1002  %input_data_load_125 = load float* %input_data_addr_125, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_125"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1169" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:117  %K_3_addr_12 = getelementptr [1024 x float]* @K_3, i64 0, i64 %zext_ln52_13

]]></Node>
<StgValue><ssdm name="K_3_addr_12"/></StgValue>
</operation>

<operation id="1170" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:118  %K_3_addr_13 = getelementptr [1024 x float]* @K_3, i64 0, i64 %zext_ln52_14

]]></Node>
<StgValue><ssdm name="K_3_addr_13"/></StgValue>
</operation>

<operation id="1171" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:996  %input_data_load_124 = load float* %input_data_addr_124, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_124"/></StgValue>
</operation>

<operation id="1172" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:997  store float %input_data_load_124, float* %K_3_addr_12, align 16

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="1173" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1002  %input_data_load_125 = load float* %input_data_addr_125, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_125"/></StgValue>
</operation>

<operation id="1174" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1003  store float %input_data_load_125, float* %K_3_addr_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="1175" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1004  %add_ln40_63 = add i15 126, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_63"/></StgValue>
</operation>

<operation id="1176" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1005  %sext_ln40_126 = sext i15 %add_ln40_63 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_126"/></StgValue>
</operation>

<operation id="1177" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1006  %zext_ln41_126 = zext i32 %sext_ln40_126 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_126"/></StgValue>
</operation>

<operation id="1178" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1007  %input_data_addr_126 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_126

]]></Node>
<StgValue><ssdm name="input_data_addr_126"/></StgValue>
</operation>

<operation id="1179" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1008  %input_data_load_126 = load float* %input_data_addr_126, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_126"/></StgValue>
</operation>

<operation id="1180" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1010  %add_ln40_64 = add i15 127, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_64"/></StgValue>
</operation>

<operation id="1181" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1011  %sext_ln40_127 = sext i15 %add_ln40_64 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_127"/></StgValue>
</operation>

<operation id="1182" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1012  %zext_ln41_127 = zext i32 %sext_ln40_127 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_127"/></StgValue>
</operation>

<operation id="1183" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1013  %input_data_addr_127 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_127

]]></Node>
<StgValue><ssdm name="input_data_addr_127"/></StgValue>
</operation>

<operation id="1184" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1014  %input_data_load_127 = load float* %input_data_addr_127, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_127"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1185" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:119  %K_3_addr_14 = getelementptr [1024 x float]* @K_3, i64 0, i64 %zext_ln52_15

]]></Node>
<StgValue><ssdm name="K_3_addr_14"/></StgValue>
</operation>

<operation id="1186" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:120  %K_3_addr_15 = getelementptr [1024 x float]* @K_3, i64 0, i64 %zext_ln52_16

]]></Node>
<StgValue><ssdm name="K_3_addr_15"/></StgValue>
</operation>

<operation id="1187" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1008  %input_data_load_126 = load float* %input_data_addr_126, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_126"/></StgValue>
</operation>

<operation id="1188" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1009  store float %input_data_load_126, float* %K_3_addr_14, align 8

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="1189" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1014  %input_data_load_127 = load float* %input_data_addr_127, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_127"/></StgValue>
</operation>

<operation id="1190" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1015  store float %input_data_load_127, float* %K_3_addr_15, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="1191" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1016  %add_ln40_65 = add i15 128, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_65"/></StgValue>
</operation>

<operation id="1192" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1017  %sext_ln40_128 = sext i15 %add_ln40_65 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_128"/></StgValue>
</operation>

<operation id="1193" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1018  %zext_ln41_128 = zext i32 %sext_ln40_128 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_128"/></StgValue>
</operation>

<operation id="1194" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1019  %input_data_addr_128 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_128

]]></Node>
<StgValue><ssdm name="input_data_addr_128"/></StgValue>
</operation>

<operation id="1195" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1020  %input_data_load_128 = load float* %input_data_addr_128, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_128"/></StgValue>
</operation>

<operation id="1196" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1022  %add_ln40_66 = add i15 129, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_66"/></StgValue>
</operation>

<operation id="1197" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1023  %sext_ln40_129 = sext i15 %add_ln40_66 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_129"/></StgValue>
</operation>

<operation id="1198" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1024  %zext_ln41_129 = zext i32 %sext_ln40_129 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_129"/></StgValue>
</operation>

<operation id="1199" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1025  %input_data_addr_129 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_129

]]></Node>
<StgValue><ssdm name="input_data_addr_129"/></StgValue>
</operation>

<operation id="1200" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1026  %input_data_load_129 = load float* %input_data_addr_129, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_129"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1201" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:185  %V_0_addr = getelementptr [1024 x float]* @V_0, i64 0, i64 %zext_ln52_1

]]></Node>
<StgValue><ssdm name="V_0_addr"/></StgValue>
</operation>

<operation id="1202" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:186  %V_0_addr_1 = getelementptr [1024 x float]* @V_0, i64 0, i64 %zext_ln52_2

]]></Node>
<StgValue><ssdm name="V_0_addr_1"/></StgValue>
</operation>

<operation id="1203" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1020  %input_data_load_128 = load float* %input_data_addr_128, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_128"/></StgValue>
</operation>

<operation id="1204" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1021  store float %input_data_load_128, float* %V_0_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1205" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1026  %input_data_load_129 = load float* %input_data_addr_129, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_129"/></StgValue>
</operation>

<operation id="1206" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1027  store float %input_data_load_129, float* %V_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1207" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1028  %add_ln40_67 = add i15 130, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_67"/></StgValue>
</operation>

<operation id="1208" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1029  %sext_ln40_130 = sext i15 %add_ln40_67 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_130"/></StgValue>
</operation>

<operation id="1209" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1030  %zext_ln41_130 = zext i32 %sext_ln40_130 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_130"/></StgValue>
</operation>

<operation id="1210" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1031  %input_data_addr_130 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_130

]]></Node>
<StgValue><ssdm name="input_data_addr_130"/></StgValue>
</operation>

<operation id="1211" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1032  %input_data_load_130 = load float* %input_data_addr_130, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_130"/></StgValue>
</operation>

<operation id="1212" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1034  %add_ln40_68 = add i15 131, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_68"/></StgValue>
</operation>

<operation id="1213" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1035  %sext_ln40_131 = sext i15 %add_ln40_68 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_131"/></StgValue>
</operation>

<operation id="1214" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1036  %zext_ln41_131 = zext i32 %sext_ln40_131 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_131"/></StgValue>
</operation>

<operation id="1215" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1037  %input_data_addr_131 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_131

]]></Node>
<StgValue><ssdm name="input_data_addr_131"/></StgValue>
</operation>

<operation id="1216" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1038  %input_data_load_131 = load float* %input_data_addr_131, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_131"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1217" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:187  %V_0_addr_2 = getelementptr [1024 x float]* @V_0, i64 0, i64 %zext_ln52_3

]]></Node>
<StgValue><ssdm name="V_0_addr_2"/></StgValue>
</operation>

<operation id="1218" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:188  %V_0_addr_3 = getelementptr [1024 x float]* @V_0, i64 0, i64 %zext_ln52_4

]]></Node>
<StgValue><ssdm name="V_0_addr_3"/></StgValue>
</operation>

<operation id="1219" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1032  %input_data_load_130 = load float* %input_data_addr_130, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_130"/></StgValue>
</operation>

<operation id="1220" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1033  store float %input_data_load_130, float* %V_0_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1221" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1038  %input_data_load_131 = load float* %input_data_addr_131, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_131"/></StgValue>
</operation>

<operation id="1222" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1039  store float %input_data_load_131, float* %V_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1223" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1040  %add_ln40_69 = add i15 132, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_69"/></StgValue>
</operation>

<operation id="1224" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1041  %sext_ln40_132 = sext i15 %add_ln40_69 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_132"/></StgValue>
</operation>

<operation id="1225" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1042  %zext_ln41_132 = zext i32 %sext_ln40_132 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_132"/></StgValue>
</operation>

<operation id="1226" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1043  %input_data_addr_132 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_132

]]></Node>
<StgValue><ssdm name="input_data_addr_132"/></StgValue>
</operation>

<operation id="1227" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1044  %input_data_load_132 = load float* %input_data_addr_132, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_132"/></StgValue>
</operation>

<operation id="1228" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1046  %add_ln40_70 = add i15 133, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_70"/></StgValue>
</operation>

<operation id="1229" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1047  %sext_ln40_133 = sext i15 %add_ln40_70 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_133"/></StgValue>
</operation>

<operation id="1230" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1048  %zext_ln41_133 = zext i32 %sext_ln40_133 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_133"/></StgValue>
</operation>

<operation id="1231" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1049  %input_data_addr_133 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_133

]]></Node>
<StgValue><ssdm name="input_data_addr_133"/></StgValue>
</operation>

<operation id="1232" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1050  %input_data_load_133 = load float* %input_data_addr_133, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_133"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1233" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:189  %V_0_addr_4 = getelementptr [1024 x float]* @V_0, i64 0, i64 %zext_ln52_5

]]></Node>
<StgValue><ssdm name="V_0_addr_4"/></StgValue>
</operation>

<operation id="1234" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:190  %V_0_addr_5 = getelementptr [1024 x float]* @V_0, i64 0, i64 %zext_ln52_6

]]></Node>
<StgValue><ssdm name="V_0_addr_5"/></StgValue>
</operation>

<operation id="1235" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1044  %input_data_load_132 = load float* %input_data_addr_132, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_132"/></StgValue>
</operation>

<operation id="1236" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1045  store float %input_data_load_132, float* %V_0_addr_4, align 16

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1237" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1050  %input_data_load_133 = load float* %input_data_addr_133, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_133"/></StgValue>
</operation>

<operation id="1238" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1051  store float %input_data_load_133, float* %V_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1239" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1052  %add_ln40_71 = add i15 134, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_71"/></StgValue>
</operation>

<operation id="1240" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1053  %sext_ln40_134 = sext i15 %add_ln40_71 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_134"/></StgValue>
</operation>

<operation id="1241" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1054  %zext_ln41_134 = zext i32 %sext_ln40_134 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_134"/></StgValue>
</operation>

<operation id="1242" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1055  %input_data_addr_134 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_134

]]></Node>
<StgValue><ssdm name="input_data_addr_134"/></StgValue>
</operation>

<operation id="1243" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1056  %input_data_load_134 = load float* %input_data_addr_134, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_134"/></StgValue>
</operation>

<operation id="1244" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1058  %add_ln40_72 = add i15 135, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_72"/></StgValue>
</operation>

<operation id="1245" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1059  %sext_ln40_135 = sext i15 %add_ln40_72 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_135"/></StgValue>
</operation>

<operation id="1246" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1060  %zext_ln41_135 = zext i32 %sext_ln40_135 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_135"/></StgValue>
</operation>

<operation id="1247" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1061  %input_data_addr_135 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_135

]]></Node>
<StgValue><ssdm name="input_data_addr_135"/></StgValue>
</operation>

<operation id="1248" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1062  %input_data_load_135 = load float* %input_data_addr_135, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_135"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1249" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:191  %V_0_addr_6 = getelementptr [1024 x float]* @V_0, i64 0, i64 %zext_ln52_7

]]></Node>
<StgValue><ssdm name="V_0_addr_6"/></StgValue>
</operation>

<operation id="1250" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:192  %V_0_addr_7 = getelementptr [1024 x float]* @V_0, i64 0, i64 %zext_ln52_8

]]></Node>
<StgValue><ssdm name="V_0_addr_7"/></StgValue>
</operation>

<operation id="1251" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1056  %input_data_load_134 = load float* %input_data_addr_134, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_134"/></StgValue>
</operation>

<operation id="1252" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1057  store float %input_data_load_134, float* %V_0_addr_6, align 8

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1253" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1062  %input_data_load_135 = load float* %input_data_addr_135, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_135"/></StgValue>
</operation>

<operation id="1254" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1063  store float %input_data_load_135, float* %V_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1255" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1064  %add_ln40_73 = add i15 136, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_73"/></StgValue>
</operation>

<operation id="1256" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1065  %sext_ln40_136 = sext i15 %add_ln40_73 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_136"/></StgValue>
</operation>

<operation id="1257" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1066  %zext_ln41_136 = zext i32 %sext_ln40_136 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_136"/></StgValue>
</operation>

<operation id="1258" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1067  %input_data_addr_136 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_136

]]></Node>
<StgValue><ssdm name="input_data_addr_136"/></StgValue>
</operation>

<operation id="1259" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1068  %input_data_load_136 = load float* %input_data_addr_136, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_136"/></StgValue>
</operation>

<operation id="1260" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1070  %add_ln40_74 = add i15 137, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_74"/></StgValue>
</operation>

<operation id="1261" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1071  %sext_ln40_137 = sext i15 %add_ln40_74 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_137"/></StgValue>
</operation>

<operation id="1262" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1072  %zext_ln41_137 = zext i32 %sext_ln40_137 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_137"/></StgValue>
</operation>

<operation id="1263" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1073  %input_data_addr_137 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_137

]]></Node>
<StgValue><ssdm name="input_data_addr_137"/></StgValue>
</operation>

<operation id="1264" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1074  %input_data_load_137 = load float* %input_data_addr_137, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_137"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1265" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:193  %V_0_addr_8 = getelementptr [1024 x float]* @V_0, i64 0, i64 %zext_ln52_9

]]></Node>
<StgValue><ssdm name="V_0_addr_8"/></StgValue>
</operation>

<operation id="1266" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:194  %V_0_addr_9 = getelementptr [1024 x float]* @V_0, i64 0, i64 %zext_ln52_10

]]></Node>
<StgValue><ssdm name="V_0_addr_9"/></StgValue>
</operation>

<operation id="1267" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1068  %input_data_load_136 = load float* %input_data_addr_136, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_136"/></StgValue>
</operation>

<operation id="1268" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1069  store float %input_data_load_136, float* %V_0_addr_8, align 16

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1269" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1074  %input_data_load_137 = load float* %input_data_addr_137, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_137"/></StgValue>
</operation>

<operation id="1270" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1075  store float %input_data_load_137, float* %V_0_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1271" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1076  %add_ln40_75 = add i15 138, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_75"/></StgValue>
</operation>

<operation id="1272" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1077  %sext_ln40_138 = sext i15 %add_ln40_75 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_138"/></StgValue>
</operation>

<operation id="1273" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1078  %zext_ln41_138 = zext i32 %sext_ln40_138 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_138"/></StgValue>
</operation>

<operation id="1274" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1079  %input_data_addr_138 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_138

]]></Node>
<StgValue><ssdm name="input_data_addr_138"/></StgValue>
</operation>

<operation id="1275" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1080  %input_data_load_138 = load float* %input_data_addr_138, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_138"/></StgValue>
</operation>

<operation id="1276" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1082  %add_ln40_76 = add i15 139, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_76"/></StgValue>
</operation>

<operation id="1277" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1083  %sext_ln40_139 = sext i15 %add_ln40_76 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_139"/></StgValue>
</operation>

<operation id="1278" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1084  %zext_ln41_139 = zext i32 %sext_ln40_139 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_139"/></StgValue>
</operation>

<operation id="1279" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1085  %input_data_addr_139 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_139

]]></Node>
<StgValue><ssdm name="input_data_addr_139"/></StgValue>
</operation>

<operation id="1280" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1086  %input_data_load_139 = load float* %input_data_addr_139, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_139"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1281" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:195  %V_0_addr_10 = getelementptr [1024 x float]* @V_0, i64 0, i64 %zext_ln52_11

]]></Node>
<StgValue><ssdm name="V_0_addr_10"/></StgValue>
</operation>

<operation id="1282" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:196  %V_0_addr_11 = getelementptr [1024 x float]* @V_0, i64 0, i64 %zext_ln52_12

]]></Node>
<StgValue><ssdm name="V_0_addr_11"/></StgValue>
</operation>

<operation id="1283" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1080  %input_data_load_138 = load float* %input_data_addr_138, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_138"/></StgValue>
</operation>

<operation id="1284" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1081  store float %input_data_load_138, float* %V_0_addr_10, align 8

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1285" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1086  %input_data_load_139 = load float* %input_data_addr_139, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_139"/></StgValue>
</operation>

<operation id="1286" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1087  store float %input_data_load_139, float* %V_0_addr_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1287" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1088  %add_ln40_77 = add i15 140, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_77"/></StgValue>
</operation>

<operation id="1288" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1089  %sext_ln40_140 = sext i15 %add_ln40_77 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_140"/></StgValue>
</operation>

<operation id="1289" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1090  %zext_ln41_140 = zext i32 %sext_ln40_140 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_140"/></StgValue>
</operation>

<operation id="1290" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1091  %input_data_addr_140 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_140

]]></Node>
<StgValue><ssdm name="input_data_addr_140"/></StgValue>
</operation>

<operation id="1291" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1092  %input_data_load_140 = load float* %input_data_addr_140, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_140"/></StgValue>
</operation>

<operation id="1292" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1094  %add_ln40_78 = add i15 141, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_78"/></StgValue>
</operation>

<operation id="1293" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1095  %sext_ln40_141 = sext i15 %add_ln40_78 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_141"/></StgValue>
</operation>

<operation id="1294" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1096  %zext_ln41_141 = zext i32 %sext_ln40_141 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_141"/></StgValue>
</operation>

<operation id="1295" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1097  %input_data_addr_141 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_141

]]></Node>
<StgValue><ssdm name="input_data_addr_141"/></StgValue>
</operation>

<operation id="1296" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1098  %input_data_load_141 = load float* %input_data_addr_141, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_141"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1297" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:197  %V_0_addr_12 = getelementptr [1024 x float]* @V_0, i64 0, i64 %zext_ln52_13

]]></Node>
<StgValue><ssdm name="V_0_addr_12"/></StgValue>
</operation>

<operation id="1298" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:198  %V_0_addr_13 = getelementptr [1024 x float]* @V_0, i64 0, i64 %zext_ln52_14

]]></Node>
<StgValue><ssdm name="V_0_addr_13"/></StgValue>
</operation>

<operation id="1299" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1092  %input_data_load_140 = load float* %input_data_addr_140, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_140"/></StgValue>
</operation>

<operation id="1300" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1093  store float %input_data_load_140, float* %V_0_addr_12, align 16

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1301" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1098  %input_data_load_141 = load float* %input_data_addr_141, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_141"/></StgValue>
</operation>

<operation id="1302" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1099  store float %input_data_load_141, float* %V_0_addr_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1303" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1100  %add_ln40_79 = add i15 142, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_79"/></StgValue>
</operation>

<operation id="1304" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1101  %sext_ln40_142 = sext i15 %add_ln40_79 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_142"/></StgValue>
</operation>

<operation id="1305" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1102  %zext_ln41_142 = zext i32 %sext_ln40_142 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_142"/></StgValue>
</operation>

<operation id="1306" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1103  %input_data_addr_142 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_142

]]></Node>
<StgValue><ssdm name="input_data_addr_142"/></StgValue>
</operation>

<operation id="1307" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1104  %input_data_load_142 = load float* %input_data_addr_142, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_142"/></StgValue>
</operation>

<operation id="1308" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1106  %add_ln40_80 = add i15 143, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_80"/></StgValue>
</operation>

<operation id="1309" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1107  %sext_ln40_143 = sext i15 %add_ln40_80 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_143"/></StgValue>
</operation>

<operation id="1310" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1108  %zext_ln41_143 = zext i32 %sext_ln40_143 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_143"/></StgValue>
</operation>

<operation id="1311" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1109  %input_data_addr_143 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_143

]]></Node>
<StgValue><ssdm name="input_data_addr_143"/></StgValue>
</operation>

<operation id="1312" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1110  %input_data_load_143 = load float* %input_data_addr_143, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_143"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1313" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:199  %V_0_addr_14 = getelementptr [1024 x float]* @V_0, i64 0, i64 %zext_ln52_15

]]></Node>
<StgValue><ssdm name="V_0_addr_14"/></StgValue>
</operation>

<operation id="1314" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:200  %V_0_addr_15 = getelementptr [1024 x float]* @V_0, i64 0, i64 %zext_ln52_16

]]></Node>
<StgValue><ssdm name="V_0_addr_15"/></StgValue>
</operation>

<operation id="1315" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1104  %input_data_load_142 = load float* %input_data_addr_142, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_142"/></StgValue>
</operation>

<operation id="1316" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1105  store float %input_data_load_142, float* %V_0_addr_14, align 8

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1317" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1110  %input_data_load_143 = load float* %input_data_addr_143, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_143"/></StgValue>
</operation>

<operation id="1318" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1111  store float %input_data_load_143, float* %V_0_addr_15, align 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1319" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1112  %add_ln40_81 = add i15 144, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_81"/></StgValue>
</operation>

<operation id="1320" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1113  %sext_ln40_144 = sext i15 %add_ln40_81 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_144"/></StgValue>
</operation>

<operation id="1321" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1114  %zext_ln41_144 = zext i32 %sext_ln40_144 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_144"/></StgValue>
</operation>

<operation id="1322" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1115  %input_data_addr_144 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_144

]]></Node>
<StgValue><ssdm name="input_data_addr_144"/></StgValue>
</operation>

<operation id="1323" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1116  %input_data_load_144 = load float* %input_data_addr_144, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_144"/></StgValue>
</operation>

<operation id="1324" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1118  %add_ln40_82 = add i15 145, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_82"/></StgValue>
</operation>

<operation id="1325" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1119  %sext_ln40_145 = sext i15 %add_ln40_82 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_145"/></StgValue>
</operation>

<operation id="1326" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1120  %zext_ln41_145 = zext i32 %sext_ln40_145 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_145"/></StgValue>
</operation>

<operation id="1327" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1121  %input_data_addr_145 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_145

]]></Node>
<StgValue><ssdm name="input_data_addr_145"/></StgValue>
</operation>

<operation id="1328" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1122  %input_data_load_145 = load float* %input_data_addr_145, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_145"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1329" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:201  %V_1_addr = getelementptr [1024 x float]* @V_1, i64 0, i64 %zext_ln52_1

]]></Node>
<StgValue><ssdm name="V_1_addr"/></StgValue>
</operation>

<operation id="1330" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:202  %V_1_addr_1 = getelementptr [1024 x float]* @V_1, i64 0, i64 %zext_ln52_2

]]></Node>
<StgValue><ssdm name="V_1_addr_1"/></StgValue>
</operation>

<operation id="1331" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1116  %input_data_load_144 = load float* %input_data_addr_144, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_144"/></StgValue>
</operation>

<operation id="1332" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1117  store float %input_data_load_144, float* %V_1_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1333" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1122  %input_data_load_145 = load float* %input_data_addr_145, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_145"/></StgValue>
</operation>

<operation id="1334" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1123  store float %input_data_load_145, float* %V_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1335" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1124  %add_ln40_83 = add i15 146, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_83"/></StgValue>
</operation>

<operation id="1336" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1125  %sext_ln40_146 = sext i15 %add_ln40_83 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_146"/></StgValue>
</operation>

<operation id="1337" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1126  %zext_ln41_146 = zext i32 %sext_ln40_146 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_146"/></StgValue>
</operation>

<operation id="1338" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1127  %input_data_addr_146 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_146

]]></Node>
<StgValue><ssdm name="input_data_addr_146"/></StgValue>
</operation>

<operation id="1339" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1128  %input_data_load_146 = load float* %input_data_addr_146, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_146"/></StgValue>
</operation>

<operation id="1340" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1130  %add_ln40_84 = add i15 147, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_84"/></StgValue>
</operation>

<operation id="1341" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1131  %sext_ln40_147 = sext i15 %add_ln40_84 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_147"/></StgValue>
</operation>

<operation id="1342" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1132  %zext_ln41_147 = zext i32 %sext_ln40_147 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_147"/></StgValue>
</operation>

<operation id="1343" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1133  %input_data_addr_147 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_147

]]></Node>
<StgValue><ssdm name="input_data_addr_147"/></StgValue>
</operation>

<operation id="1344" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1134  %input_data_load_147 = load float* %input_data_addr_147, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_147"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1345" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:203  %V_1_addr_2 = getelementptr [1024 x float]* @V_1, i64 0, i64 %zext_ln52_3

]]></Node>
<StgValue><ssdm name="V_1_addr_2"/></StgValue>
</operation>

<operation id="1346" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:204  %V_1_addr_3 = getelementptr [1024 x float]* @V_1, i64 0, i64 %zext_ln52_4

]]></Node>
<StgValue><ssdm name="V_1_addr_3"/></StgValue>
</operation>

<operation id="1347" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1128  %input_data_load_146 = load float* %input_data_addr_146, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_146"/></StgValue>
</operation>

<operation id="1348" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1129  store float %input_data_load_146, float* %V_1_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1349" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1134  %input_data_load_147 = load float* %input_data_addr_147, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_147"/></StgValue>
</operation>

<operation id="1350" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1135  store float %input_data_load_147, float* %V_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1351" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1136  %add_ln40_85 = add i15 148, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_85"/></StgValue>
</operation>

<operation id="1352" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1137  %sext_ln40_148 = sext i15 %add_ln40_85 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_148"/></StgValue>
</operation>

<operation id="1353" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1138  %zext_ln41_148 = zext i32 %sext_ln40_148 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_148"/></StgValue>
</operation>

<operation id="1354" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1139  %input_data_addr_148 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_148

]]></Node>
<StgValue><ssdm name="input_data_addr_148"/></StgValue>
</operation>

<operation id="1355" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1140  %input_data_load_148 = load float* %input_data_addr_148, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_148"/></StgValue>
</operation>

<operation id="1356" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1142  %add_ln40_86 = add i15 149, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_86"/></StgValue>
</operation>

<operation id="1357" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1143  %sext_ln40_149 = sext i15 %add_ln40_86 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_149"/></StgValue>
</operation>

<operation id="1358" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1144  %zext_ln41_149 = zext i32 %sext_ln40_149 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_149"/></StgValue>
</operation>

<operation id="1359" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1145  %input_data_addr_149 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_149

]]></Node>
<StgValue><ssdm name="input_data_addr_149"/></StgValue>
</operation>

<operation id="1360" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1146  %input_data_load_149 = load float* %input_data_addr_149, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_149"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1361" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:205  %V_1_addr_4 = getelementptr [1024 x float]* @V_1, i64 0, i64 %zext_ln52_5

]]></Node>
<StgValue><ssdm name="V_1_addr_4"/></StgValue>
</operation>

<operation id="1362" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:206  %V_1_addr_5 = getelementptr [1024 x float]* @V_1, i64 0, i64 %zext_ln52_6

]]></Node>
<StgValue><ssdm name="V_1_addr_5"/></StgValue>
</operation>

<operation id="1363" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1140  %input_data_load_148 = load float* %input_data_addr_148, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_148"/></StgValue>
</operation>

<operation id="1364" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1141  store float %input_data_load_148, float* %V_1_addr_4, align 16

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1365" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1146  %input_data_load_149 = load float* %input_data_addr_149, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_149"/></StgValue>
</operation>

<operation id="1366" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1147  store float %input_data_load_149, float* %V_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1367" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1148  %add_ln40_87 = add i15 150, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_87"/></StgValue>
</operation>

<operation id="1368" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1149  %sext_ln40_150 = sext i15 %add_ln40_87 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_150"/></StgValue>
</operation>

<operation id="1369" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1150  %zext_ln41_150 = zext i32 %sext_ln40_150 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_150"/></StgValue>
</operation>

<operation id="1370" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1151  %input_data_addr_150 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_150

]]></Node>
<StgValue><ssdm name="input_data_addr_150"/></StgValue>
</operation>

<operation id="1371" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1152  %input_data_load_150 = load float* %input_data_addr_150, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_150"/></StgValue>
</operation>

<operation id="1372" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1154  %add_ln40_88 = add i15 151, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_88"/></StgValue>
</operation>

<operation id="1373" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1155  %sext_ln40_151 = sext i15 %add_ln40_88 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_151"/></StgValue>
</operation>

<operation id="1374" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1156  %zext_ln41_151 = zext i32 %sext_ln40_151 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_151"/></StgValue>
</operation>

<operation id="1375" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1157  %input_data_addr_151 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_151

]]></Node>
<StgValue><ssdm name="input_data_addr_151"/></StgValue>
</operation>

<operation id="1376" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1158  %input_data_load_151 = load float* %input_data_addr_151, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_151"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1377" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:207  %V_1_addr_6 = getelementptr [1024 x float]* @V_1, i64 0, i64 %zext_ln52_7

]]></Node>
<StgValue><ssdm name="V_1_addr_6"/></StgValue>
</operation>

<operation id="1378" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:208  %V_1_addr_7 = getelementptr [1024 x float]* @V_1, i64 0, i64 %zext_ln52_8

]]></Node>
<StgValue><ssdm name="V_1_addr_7"/></StgValue>
</operation>

<operation id="1379" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1152  %input_data_load_150 = load float* %input_data_addr_150, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_150"/></StgValue>
</operation>

<operation id="1380" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1153  store float %input_data_load_150, float* %V_1_addr_6, align 8

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1381" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1158  %input_data_load_151 = load float* %input_data_addr_151, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_151"/></StgValue>
</operation>

<operation id="1382" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1159  store float %input_data_load_151, float* %V_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1383" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1160  %add_ln40_89 = add i15 152, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_89"/></StgValue>
</operation>

<operation id="1384" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1161  %sext_ln40_152 = sext i15 %add_ln40_89 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_152"/></StgValue>
</operation>

<operation id="1385" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1162  %zext_ln41_152 = zext i32 %sext_ln40_152 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_152"/></StgValue>
</operation>

<operation id="1386" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1163  %input_data_addr_152 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_152

]]></Node>
<StgValue><ssdm name="input_data_addr_152"/></StgValue>
</operation>

<operation id="1387" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1164  %input_data_load_152 = load float* %input_data_addr_152, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_152"/></StgValue>
</operation>

<operation id="1388" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1166  %add_ln40_90 = add i15 153, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_90"/></StgValue>
</operation>

<operation id="1389" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1167  %sext_ln40_153 = sext i15 %add_ln40_90 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_153"/></StgValue>
</operation>

<operation id="1390" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1168  %zext_ln41_153 = zext i32 %sext_ln40_153 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_153"/></StgValue>
</operation>

<operation id="1391" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1169  %input_data_addr_153 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_153

]]></Node>
<StgValue><ssdm name="input_data_addr_153"/></StgValue>
</operation>

<operation id="1392" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1170  %input_data_load_153 = load float* %input_data_addr_153, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_153"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1393" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:209  %V_1_addr_8 = getelementptr [1024 x float]* @V_1, i64 0, i64 %zext_ln52_9

]]></Node>
<StgValue><ssdm name="V_1_addr_8"/></StgValue>
</operation>

<operation id="1394" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:210  %V_1_addr_9 = getelementptr [1024 x float]* @V_1, i64 0, i64 %zext_ln52_10

]]></Node>
<StgValue><ssdm name="V_1_addr_9"/></StgValue>
</operation>

<operation id="1395" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1164  %input_data_load_152 = load float* %input_data_addr_152, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_152"/></StgValue>
</operation>

<operation id="1396" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1165  store float %input_data_load_152, float* %V_1_addr_8, align 16

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1397" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1170  %input_data_load_153 = load float* %input_data_addr_153, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_153"/></StgValue>
</operation>

<operation id="1398" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1171  store float %input_data_load_153, float* %V_1_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1399" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1172  %add_ln40_91 = add i15 154, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_91"/></StgValue>
</operation>

<operation id="1400" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1173  %sext_ln40_154 = sext i15 %add_ln40_91 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_154"/></StgValue>
</operation>

<operation id="1401" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1174  %zext_ln41_154 = zext i32 %sext_ln40_154 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_154"/></StgValue>
</operation>

<operation id="1402" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1175  %input_data_addr_154 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_154

]]></Node>
<StgValue><ssdm name="input_data_addr_154"/></StgValue>
</operation>

<operation id="1403" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1176  %input_data_load_154 = load float* %input_data_addr_154, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_154"/></StgValue>
</operation>

<operation id="1404" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1178  %add_ln40_92 = add i15 155, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_92"/></StgValue>
</operation>

<operation id="1405" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1179  %sext_ln40_155 = sext i15 %add_ln40_92 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_155"/></StgValue>
</operation>

<operation id="1406" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1180  %zext_ln41_155 = zext i32 %sext_ln40_155 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_155"/></StgValue>
</operation>

<operation id="1407" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1181  %input_data_addr_155 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_155

]]></Node>
<StgValue><ssdm name="input_data_addr_155"/></StgValue>
</operation>

<operation id="1408" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1182  %input_data_load_155 = load float* %input_data_addr_155, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_155"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1409" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:211  %V_1_addr_10 = getelementptr [1024 x float]* @V_1, i64 0, i64 %zext_ln52_11

]]></Node>
<StgValue><ssdm name="V_1_addr_10"/></StgValue>
</operation>

<operation id="1410" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:212  %V_1_addr_11 = getelementptr [1024 x float]* @V_1, i64 0, i64 %zext_ln52_12

]]></Node>
<StgValue><ssdm name="V_1_addr_11"/></StgValue>
</operation>

<operation id="1411" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1176  %input_data_load_154 = load float* %input_data_addr_154, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_154"/></StgValue>
</operation>

<operation id="1412" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1177  store float %input_data_load_154, float* %V_1_addr_10, align 8

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1413" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1182  %input_data_load_155 = load float* %input_data_addr_155, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_155"/></StgValue>
</operation>

<operation id="1414" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1183  store float %input_data_load_155, float* %V_1_addr_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1415" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1184  %add_ln40_93 = add i15 156, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_93"/></StgValue>
</operation>

<operation id="1416" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1185  %sext_ln40_156 = sext i15 %add_ln40_93 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_156"/></StgValue>
</operation>

<operation id="1417" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1186  %zext_ln41_156 = zext i32 %sext_ln40_156 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_156"/></StgValue>
</operation>

<operation id="1418" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1187  %input_data_addr_156 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_156

]]></Node>
<StgValue><ssdm name="input_data_addr_156"/></StgValue>
</operation>

<operation id="1419" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1188  %input_data_load_156 = load float* %input_data_addr_156, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_156"/></StgValue>
</operation>

<operation id="1420" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1190  %add_ln40_94 = add i15 157, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_94"/></StgValue>
</operation>

<operation id="1421" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1191  %sext_ln40_157 = sext i15 %add_ln40_94 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_157"/></StgValue>
</operation>

<operation id="1422" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1192  %zext_ln41_157 = zext i32 %sext_ln40_157 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_157"/></StgValue>
</operation>

<operation id="1423" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1193  %input_data_addr_157 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_157

]]></Node>
<StgValue><ssdm name="input_data_addr_157"/></StgValue>
</operation>

<operation id="1424" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1194  %input_data_load_157 = load float* %input_data_addr_157, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_157"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1425" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:213  %V_1_addr_12 = getelementptr [1024 x float]* @V_1, i64 0, i64 %zext_ln52_13

]]></Node>
<StgValue><ssdm name="V_1_addr_12"/></StgValue>
</operation>

<operation id="1426" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:214  %V_1_addr_13 = getelementptr [1024 x float]* @V_1, i64 0, i64 %zext_ln52_14

]]></Node>
<StgValue><ssdm name="V_1_addr_13"/></StgValue>
</operation>

<operation id="1427" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1188  %input_data_load_156 = load float* %input_data_addr_156, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_156"/></StgValue>
</operation>

<operation id="1428" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1189  store float %input_data_load_156, float* %V_1_addr_12, align 16

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1429" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1194  %input_data_load_157 = load float* %input_data_addr_157, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_157"/></StgValue>
</operation>

<operation id="1430" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1195  store float %input_data_load_157, float* %V_1_addr_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1431" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1196  %add_ln40_95 = add i15 158, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_95"/></StgValue>
</operation>

<operation id="1432" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1197  %sext_ln40_158 = sext i15 %add_ln40_95 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_158"/></StgValue>
</operation>

<operation id="1433" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1198  %zext_ln41_158 = zext i32 %sext_ln40_158 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_158"/></StgValue>
</operation>

<operation id="1434" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1199  %input_data_addr_158 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_158

]]></Node>
<StgValue><ssdm name="input_data_addr_158"/></StgValue>
</operation>

<operation id="1435" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1200  %input_data_load_158 = load float* %input_data_addr_158, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_158"/></StgValue>
</operation>

<operation id="1436" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1202  %add_ln40_96 = add i15 159, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_96"/></StgValue>
</operation>

<operation id="1437" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1203  %sext_ln40_159 = sext i15 %add_ln40_96 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_159"/></StgValue>
</operation>

<operation id="1438" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1204  %zext_ln41_159 = zext i32 %sext_ln40_159 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_159"/></StgValue>
</operation>

<operation id="1439" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1205  %input_data_addr_159 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_159

]]></Node>
<StgValue><ssdm name="input_data_addr_159"/></StgValue>
</operation>

<operation id="1440" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1206  %input_data_load_159 = load float* %input_data_addr_159, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_159"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1441" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:215  %V_1_addr_14 = getelementptr [1024 x float]* @V_1, i64 0, i64 %zext_ln52_15

]]></Node>
<StgValue><ssdm name="V_1_addr_14"/></StgValue>
</operation>

<operation id="1442" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:216  %V_1_addr_15 = getelementptr [1024 x float]* @V_1, i64 0, i64 %zext_ln52_16

]]></Node>
<StgValue><ssdm name="V_1_addr_15"/></StgValue>
</operation>

<operation id="1443" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1200  %input_data_load_158 = load float* %input_data_addr_158, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_158"/></StgValue>
</operation>

<operation id="1444" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1201  store float %input_data_load_158, float* %V_1_addr_14, align 8

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1445" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1206  %input_data_load_159 = load float* %input_data_addr_159, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_159"/></StgValue>
</operation>

<operation id="1446" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1207  store float %input_data_load_159, float* %V_1_addr_15, align 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1447" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1208  %add_ln40_97 = add i15 160, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_97"/></StgValue>
</operation>

<operation id="1448" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1209  %sext_ln40_160 = sext i15 %add_ln40_97 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_160"/></StgValue>
</operation>

<operation id="1449" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1210  %zext_ln41_160 = zext i32 %sext_ln40_160 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_160"/></StgValue>
</operation>

<operation id="1450" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1211  %input_data_addr_160 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_160

]]></Node>
<StgValue><ssdm name="input_data_addr_160"/></StgValue>
</operation>

<operation id="1451" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1212  %input_data_load_160 = load float* %input_data_addr_160, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_160"/></StgValue>
</operation>

<operation id="1452" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1214  %add_ln40_98 = add i15 161, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_98"/></StgValue>
</operation>

<operation id="1453" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1215  %sext_ln40_161 = sext i15 %add_ln40_98 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_161"/></StgValue>
</operation>

<operation id="1454" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1216  %zext_ln41_161 = zext i32 %sext_ln40_161 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_161"/></StgValue>
</operation>

<operation id="1455" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1217  %input_data_addr_161 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_161

]]></Node>
<StgValue><ssdm name="input_data_addr_161"/></StgValue>
</operation>

<operation id="1456" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1218  %input_data_load_161 = load float* %input_data_addr_161, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_161"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1457" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:217  %V_2_addr = getelementptr [1024 x float]* @V_2, i64 0, i64 %zext_ln52_1

]]></Node>
<StgValue><ssdm name="V_2_addr"/></StgValue>
</operation>

<operation id="1458" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:218  %V_2_addr_1 = getelementptr [1024 x float]* @V_2, i64 0, i64 %zext_ln52_2

]]></Node>
<StgValue><ssdm name="V_2_addr_1"/></StgValue>
</operation>

<operation id="1459" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1212  %input_data_load_160 = load float* %input_data_addr_160, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_160"/></StgValue>
</operation>

<operation id="1460" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1213  store float %input_data_load_160, float* %V_2_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1461" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1218  %input_data_load_161 = load float* %input_data_addr_161, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_161"/></StgValue>
</operation>

<operation id="1462" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1219  store float %input_data_load_161, float* %V_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1463" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1220  %add_ln40_99 = add i15 162, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_99"/></StgValue>
</operation>

<operation id="1464" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1221  %sext_ln40_162 = sext i15 %add_ln40_99 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_162"/></StgValue>
</operation>

<operation id="1465" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1222  %zext_ln41_162 = zext i32 %sext_ln40_162 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_162"/></StgValue>
</operation>

<operation id="1466" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1223  %input_data_addr_162 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_162

]]></Node>
<StgValue><ssdm name="input_data_addr_162"/></StgValue>
</operation>

<operation id="1467" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1224  %input_data_load_162 = load float* %input_data_addr_162, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_162"/></StgValue>
</operation>

<operation id="1468" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1226  %add_ln40_100 = add i15 163, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_100"/></StgValue>
</operation>

<operation id="1469" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1227  %sext_ln40_163 = sext i15 %add_ln40_100 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_163"/></StgValue>
</operation>

<operation id="1470" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1228  %zext_ln41_163 = zext i32 %sext_ln40_163 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_163"/></StgValue>
</operation>

<operation id="1471" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1229  %input_data_addr_163 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_163

]]></Node>
<StgValue><ssdm name="input_data_addr_163"/></StgValue>
</operation>

<operation id="1472" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1230  %input_data_load_163 = load float* %input_data_addr_163, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_163"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1473" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:219  %V_2_addr_2 = getelementptr [1024 x float]* @V_2, i64 0, i64 %zext_ln52_3

]]></Node>
<StgValue><ssdm name="V_2_addr_2"/></StgValue>
</operation>

<operation id="1474" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:220  %V_2_addr_3 = getelementptr [1024 x float]* @V_2, i64 0, i64 %zext_ln52_4

]]></Node>
<StgValue><ssdm name="V_2_addr_3"/></StgValue>
</operation>

<operation id="1475" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1224  %input_data_load_162 = load float* %input_data_addr_162, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_162"/></StgValue>
</operation>

<operation id="1476" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1225  store float %input_data_load_162, float* %V_2_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1477" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1230  %input_data_load_163 = load float* %input_data_addr_163, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_163"/></StgValue>
</operation>

<operation id="1478" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1231  store float %input_data_load_163, float* %V_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1479" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1232  %add_ln40_101 = add i15 164, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_101"/></StgValue>
</operation>

<operation id="1480" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1233  %sext_ln40_164 = sext i15 %add_ln40_101 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_164"/></StgValue>
</operation>

<operation id="1481" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1234  %zext_ln41_164 = zext i32 %sext_ln40_164 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_164"/></StgValue>
</operation>

<operation id="1482" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1235  %input_data_addr_164 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_164

]]></Node>
<StgValue><ssdm name="input_data_addr_164"/></StgValue>
</operation>

<operation id="1483" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1236  %input_data_load_164 = load float* %input_data_addr_164, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_164"/></StgValue>
</operation>

<operation id="1484" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1238  %add_ln40_102 = add i15 165, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_102"/></StgValue>
</operation>

<operation id="1485" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1239  %sext_ln40_165 = sext i15 %add_ln40_102 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_165"/></StgValue>
</operation>

<operation id="1486" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1240  %zext_ln41_165 = zext i32 %sext_ln40_165 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_165"/></StgValue>
</operation>

<operation id="1487" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1241  %input_data_addr_165 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_165

]]></Node>
<StgValue><ssdm name="input_data_addr_165"/></StgValue>
</operation>

<operation id="1488" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1242  %input_data_load_165 = load float* %input_data_addr_165, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_165"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1489" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:221  %V_2_addr_4 = getelementptr [1024 x float]* @V_2, i64 0, i64 %zext_ln52_5

]]></Node>
<StgValue><ssdm name="V_2_addr_4"/></StgValue>
</operation>

<operation id="1490" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:222  %V_2_addr_5 = getelementptr [1024 x float]* @V_2, i64 0, i64 %zext_ln52_6

]]></Node>
<StgValue><ssdm name="V_2_addr_5"/></StgValue>
</operation>

<operation id="1491" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1236  %input_data_load_164 = load float* %input_data_addr_164, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_164"/></StgValue>
</operation>

<operation id="1492" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1237  store float %input_data_load_164, float* %V_2_addr_4, align 16

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1493" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1242  %input_data_load_165 = load float* %input_data_addr_165, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_165"/></StgValue>
</operation>

<operation id="1494" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1243  store float %input_data_load_165, float* %V_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1495" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1244  %add_ln40_103 = add i15 166, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_103"/></StgValue>
</operation>

<operation id="1496" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1245  %sext_ln40_166 = sext i15 %add_ln40_103 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_166"/></StgValue>
</operation>

<operation id="1497" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1246  %zext_ln41_166 = zext i32 %sext_ln40_166 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_166"/></StgValue>
</operation>

<operation id="1498" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1247  %input_data_addr_166 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_166

]]></Node>
<StgValue><ssdm name="input_data_addr_166"/></StgValue>
</operation>

<operation id="1499" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1248  %input_data_load_166 = load float* %input_data_addr_166, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_166"/></StgValue>
</operation>

<operation id="1500" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1250  %add_ln40_104 = add i15 167, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_104"/></StgValue>
</operation>

<operation id="1501" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1251  %sext_ln40_167 = sext i15 %add_ln40_104 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_167"/></StgValue>
</operation>

<operation id="1502" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1252  %zext_ln41_167 = zext i32 %sext_ln40_167 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_167"/></StgValue>
</operation>

<operation id="1503" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1253  %input_data_addr_167 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_167

]]></Node>
<StgValue><ssdm name="input_data_addr_167"/></StgValue>
</operation>

<operation id="1504" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1254  %input_data_load_167 = load float* %input_data_addr_167, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_167"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1505" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:223  %V_2_addr_6 = getelementptr [1024 x float]* @V_2, i64 0, i64 %zext_ln52_7

]]></Node>
<StgValue><ssdm name="V_2_addr_6"/></StgValue>
</operation>

<operation id="1506" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:224  %V_2_addr_7 = getelementptr [1024 x float]* @V_2, i64 0, i64 %zext_ln52_8

]]></Node>
<StgValue><ssdm name="V_2_addr_7"/></StgValue>
</operation>

<operation id="1507" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1248  %input_data_load_166 = load float* %input_data_addr_166, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_166"/></StgValue>
</operation>

<operation id="1508" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1249  store float %input_data_load_166, float* %V_2_addr_6, align 8

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1509" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1254  %input_data_load_167 = load float* %input_data_addr_167, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_167"/></StgValue>
</operation>

<operation id="1510" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1255  store float %input_data_load_167, float* %V_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1511" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1256  %add_ln40_105 = add i15 168, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_105"/></StgValue>
</operation>

<operation id="1512" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1257  %sext_ln40_168 = sext i15 %add_ln40_105 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_168"/></StgValue>
</operation>

<operation id="1513" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1258  %zext_ln41_168 = zext i32 %sext_ln40_168 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_168"/></StgValue>
</operation>

<operation id="1514" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1259  %input_data_addr_168 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_168

]]></Node>
<StgValue><ssdm name="input_data_addr_168"/></StgValue>
</operation>

<operation id="1515" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1260  %input_data_load_168 = load float* %input_data_addr_168, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_168"/></StgValue>
</operation>

<operation id="1516" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1262  %add_ln40_106 = add i15 169, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_106"/></StgValue>
</operation>

<operation id="1517" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1263  %sext_ln40_169 = sext i15 %add_ln40_106 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_169"/></StgValue>
</operation>

<operation id="1518" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1264  %zext_ln41_169 = zext i32 %sext_ln40_169 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_169"/></StgValue>
</operation>

<operation id="1519" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1265  %input_data_addr_169 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_169

]]></Node>
<StgValue><ssdm name="input_data_addr_169"/></StgValue>
</operation>

<operation id="1520" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1266  %input_data_load_169 = load float* %input_data_addr_169, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_169"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1521" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:225  %V_2_addr_8 = getelementptr [1024 x float]* @V_2, i64 0, i64 %zext_ln52_9

]]></Node>
<StgValue><ssdm name="V_2_addr_8"/></StgValue>
</operation>

<operation id="1522" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:226  %V_2_addr_9 = getelementptr [1024 x float]* @V_2, i64 0, i64 %zext_ln52_10

]]></Node>
<StgValue><ssdm name="V_2_addr_9"/></StgValue>
</operation>

<operation id="1523" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1260  %input_data_load_168 = load float* %input_data_addr_168, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_168"/></StgValue>
</operation>

<operation id="1524" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1261  store float %input_data_load_168, float* %V_2_addr_8, align 16

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1525" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1266  %input_data_load_169 = load float* %input_data_addr_169, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_169"/></StgValue>
</operation>

<operation id="1526" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1267  store float %input_data_load_169, float* %V_2_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1527" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1268  %add_ln40_107 = add i15 170, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_107"/></StgValue>
</operation>

<operation id="1528" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1269  %sext_ln40_170 = sext i15 %add_ln40_107 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_170"/></StgValue>
</operation>

<operation id="1529" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1270  %zext_ln41_170 = zext i32 %sext_ln40_170 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_170"/></StgValue>
</operation>

<operation id="1530" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1271  %input_data_addr_170 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_170

]]></Node>
<StgValue><ssdm name="input_data_addr_170"/></StgValue>
</operation>

<operation id="1531" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1272  %input_data_load_170 = load float* %input_data_addr_170, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_170"/></StgValue>
</operation>

<operation id="1532" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1274  %add_ln40_108 = add i15 171, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_108"/></StgValue>
</operation>

<operation id="1533" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1275  %sext_ln40_171 = sext i15 %add_ln40_108 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_171"/></StgValue>
</operation>

<operation id="1534" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1276  %zext_ln41_171 = zext i32 %sext_ln40_171 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_171"/></StgValue>
</operation>

<operation id="1535" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1277  %input_data_addr_171 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_171

]]></Node>
<StgValue><ssdm name="input_data_addr_171"/></StgValue>
</operation>

<operation id="1536" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1278  %input_data_load_171 = load float* %input_data_addr_171, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_171"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1537" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:227  %V_2_addr_10 = getelementptr [1024 x float]* @V_2, i64 0, i64 %zext_ln52_11

]]></Node>
<StgValue><ssdm name="V_2_addr_10"/></StgValue>
</operation>

<operation id="1538" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:228  %V_2_addr_11 = getelementptr [1024 x float]* @V_2, i64 0, i64 %zext_ln52_12

]]></Node>
<StgValue><ssdm name="V_2_addr_11"/></StgValue>
</operation>

<operation id="1539" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1272  %input_data_load_170 = load float* %input_data_addr_170, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_170"/></StgValue>
</operation>

<operation id="1540" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1273  store float %input_data_load_170, float* %V_2_addr_10, align 8

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1541" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1278  %input_data_load_171 = load float* %input_data_addr_171, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_171"/></StgValue>
</operation>

<operation id="1542" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1279  store float %input_data_load_171, float* %V_2_addr_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1543" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1280  %add_ln40_109 = add i15 172, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_109"/></StgValue>
</operation>

<operation id="1544" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1281  %sext_ln40_172 = sext i15 %add_ln40_109 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_172"/></StgValue>
</operation>

<operation id="1545" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1282  %zext_ln41_172 = zext i32 %sext_ln40_172 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_172"/></StgValue>
</operation>

<operation id="1546" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1283  %input_data_addr_172 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_172

]]></Node>
<StgValue><ssdm name="input_data_addr_172"/></StgValue>
</operation>

<operation id="1547" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1284  %input_data_load_172 = load float* %input_data_addr_172, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_172"/></StgValue>
</operation>

<operation id="1548" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1286  %add_ln40_110 = add i15 173, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_110"/></StgValue>
</operation>

<operation id="1549" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1287  %sext_ln40_173 = sext i15 %add_ln40_110 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_173"/></StgValue>
</operation>

<operation id="1550" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1288  %zext_ln41_173 = zext i32 %sext_ln40_173 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_173"/></StgValue>
</operation>

<operation id="1551" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1289  %input_data_addr_173 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_173

]]></Node>
<StgValue><ssdm name="input_data_addr_173"/></StgValue>
</operation>

<operation id="1552" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1290  %input_data_load_173 = load float* %input_data_addr_173, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_173"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1553" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:229  %V_2_addr_12 = getelementptr [1024 x float]* @V_2, i64 0, i64 %zext_ln52_13

]]></Node>
<StgValue><ssdm name="V_2_addr_12"/></StgValue>
</operation>

<operation id="1554" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:230  %V_2_addr_13 = getelementptr [1024 x float]* @V_2, i64 0, i64 %zext_ln52_14

]]></Node>
<StgValue><ssdm name="V_2_addr_13"/></StgValue>
</operation>

<operation id="1555" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1284  %input_data_load_172 = load float* %input_data_addr_172, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_172"/></StgValue>
</operation>

<operation id="1556" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1285  store float %input_data_load_172, float* %V_2_addr_12, align 16

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1557" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1290  %input_data_load_173 = load float* %input_data_addr_173, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_173"/></StgValue>
</operation>

<operation id="1558" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1291  store float %input_data_load_173, float* %V_2_addr_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1559" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1292  %add_ln40_111 = add i15 174, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_111"/></StgValue>
</operation>

<operation id="1560" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1293  %sext_ln40_174 = sext i15 %add_ln40_111 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_174"/></StgValue>
</operation>

<operation id="1561" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1294  %zext_ln41_174 = zext i32 %sext_ln40_174 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_174"/></StgValue>
</operation>

<operation id="1562" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1295  %input_data_addr_174 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_174

]]></Node>
<StgValue><ssdm name="input_data_addr_174"/></StgValue>
</operation>

<operation id="1563" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1296  %input_data_load_174 = load float* %input_data_addr_174, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_174"/></StgValue>
</operation>

<operation id="1564" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1298  %add_ln40_112 = add i15 175, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_112"/></StgValue>
</operation>

<operation id="1565" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1299  %sext_ln40_175 = sext i15 %add_ln40_112 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_175"/></StgValue>
</operation>

<operation id="1566" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1300  %zext_ln41_175 = zext i32 %sext_ln40_175 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_175"/></StgValue>
</operation>

<operation id="1567" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1301  %input_data_addr_175 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_175

]]></Node>
<StgValue><ssdm name="input_data_addr_175"/></StgValue>
</operation>

<operation id="1568" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1302  %input_data_load_175 = load float* %input_data_addr_175, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_175"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1569" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:231  %V_2_addr_14 = getelementptr [1024 x float]* @V_2, i64 0, i64 %zext_ln52_15

]]></Node>
<StgValue><ssdm name="V_2_addr_14"/></StgValue>
</operation>

<operation id="1570" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:232  %V_2_addr_15 = getelementptr [1024 x float]* @V_2, i64 0, i64 %zext_ln52_16

]]></Node>
<StgValue><ssdm name="V_2_addr_15"/></StgValue>
</operation>

<operation id="1571" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1296  %input_data_load_174 = load float* %input_data_addr_174, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_174"/></StgValue>
</operation>

<operation id="1572" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1297  store float %input_data_load_174, float* %V_2_addr_14, align 8

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1573" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1302  %input_data_load_175 = load float* %input_data_addr_175, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_175"/></StgValue>
</operation>

<operation id="1574" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1303  store float %input_data_load_175, float* %V_2_addr_15, align 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1575" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1304  %add_ln40_113 = add i15 176, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_113"/></StgValue>
</operation>

<operation id="1576" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1305  %sext_ln40_176 = sext i15 %add_ln40_113 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_176"/></StgValue>
</operation>

<operation id="1577" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1306  %zext_ln41_176 = zext i32 %sext_ln40_176 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_176"/></StgValue>
</operation>

<operation id="1578" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1307  %input_data_addr_176 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_176

]]></Node>
<StgValue><ssdm name="input_data_addr_176"/></StgValue>
</operation>

<operation id="1579" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1308  %input_data_load_176 = load float* %input_data_addr_176, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_176"/></StgValue>
</operation>

<operation id="1580" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1310  %add_ln40_114 = add i15 177, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_114"/></StgValue>
</operation>

<operation id="1581" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1311  %sext_ln40_177 = sext i15 %add_ln40_114 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_177"/></StgValue>
</operation>

<operation id="1582" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1312  %zext_ln41_177 = zext i32 %sext_ln40_177 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_177"/></StgValue>
</operation>

<operation id="1583" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1313  %input_data_addr_177 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_177

]]></Node>
<StgValue><ssdm name="input_data_addr_177"/></StgValue>
</operation>

<operation id="1584" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1314  %input_data_load_177 = load float* %input_data_addr_177, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_177"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1585" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:233  %V_3_addr = getelementptr [1024 x float]* @V_3, i64 0, i64 %zext_ln52_1

]]></Node>
<StgValue><ssdm name="V_3_addr"/></StgValue>
</operation>

<operation id="1586" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:234  %V_3_addr_1 = getelementptr [1024 x float]* @V_3, i64 0, i64 %zext_ln52_2

]]></Node>
<StgValue><ssdm name="V_3_addr_1"/></StgValue>
</operation>

<operation id="1587" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1308  %input_data_load_176 = load float* %input_data_addr_176, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_176"/></StgValue>
</operation>

<operation id="1588" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1309  store float %input_data_load_176, float* %V_3_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1589" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1314  %input_data_load_177 = load float* %input_data_addr_177, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_177"/></StgValue>
</operation>

<operation id="1590" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1315  store float %input_data_load_177, float* %V_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1591" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1316  %add_ln40_115 = add i15 178, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_115"/></StgValue>
</operation>

<operation id="1592" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1317  %sext_ln40_178 = sext i15 %add_ln40_115 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_178"/></StgValue>
</operation>

<operation id="1593" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1318  %zext_ln41_178 = zext i32 %sext_ln40_178 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_178"/></StgValue>
</operation>

<operation id="1594" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1319  %input_data_addr_178 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_178

]]></Node>
<StgValue><ssdm name="input_data_addr_178"/></StgValue>
</operation>

<operation id="1595" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1320  %input_data_load_178 = load float* %input_data_addr_178, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_178"/></StgValue>
</operation>

<operation id="1596" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1322  %add_ln40_116 = add i15 179, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_116"/></StgValue>
</operation>

<operation id="1597" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1323  %sext_ln40_179 = sext i15 %add_ln40_116 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_179"/></StgValue>
</operation>

<operation id="1598" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1324  %zext_ln41_179 = zext i32 %sext_ln40_179 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_179"/></StgValue>
</operation>

<operation id="1599" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1325  %input_data_addr_179 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_179

]]></Node>
<StgValue><ssdm name="input_data_addr_179"/></StgValue>
</operation>

<operation id="1600" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1326  %input_data_load_179 = load float* %input_data_addr_179, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_179"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1601" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:235  %V_3_addr_2 = getelementptr [1024 x float]* @V_3, i64 0, i64 %zext_ln52_3

]]></Node>
<StgValue><ssdm name="V_3_addr_2"/></StgValue>
</operation>

<operation id="1602" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:236  %V_3_addr_3 = getelementptr [1024 x float]* @V_3, i64 0, i64 %zext_ln52_4

]]></Node>
<StgValue><ssdm name="V_3_addr_3"/></StgValue>
</operation>

<operation id="1603" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1320  %input_data_load_178 = load float* %input_data_addr_178, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_178"/></StgValue>
</operation>

<operation id="1604" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1321  store float %input_data_load_178, float* %V_3_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1605" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1326  %input_data_load_179 = load float* %input_data_addr_179, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_179"/></StgValue>
</operation>

<operation id="1606" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1327  store float %input_data_load_179, float* %V_3_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1607" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1328  %add_ln40_117 = add i15 180, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_117"/></StgValue>
</operation>

<operation id="1608" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1329  %sext_ln40_180 = sext i15 %add_ln40_117 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_180"/></StgValue>
</operation>

<operation id="1609" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1330  %zext_ln41_180 = zext i32 %sext_ln40_180 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_180"/></StgValue>
</operation>

<operation id="1610" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1331  %input_data_addr_180 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_180

]]></Node>
<StgValue><ssdm name="input_data_addr_180"/></StgValue>
</operation>

<operation id="1611" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1332  %input_data_load_180 = load float* %input_data_addr_180, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_180"/></StgValue>
</operation>

<operation id="1612" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1334  %add_ln40_118 = add i15 181, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_118"/></StgValue>
</operation>

<operation id="1613" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1335  %sext_ln40_181 = sext i15 %add_ln40_118 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_181"/></StgValue>
</operation>

<operation id="1614" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1336  %zext_ln41_181 = zext i32 %sext_ln40_181 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_181"/></StgValue>
</operation>

<operation id="1615" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1337  %input_data_addr_181 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_181

]]></Node>
<StgValue><ssdm name="input_data_addr_181"/></StgValue>
</operation>

<operation id="1616" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1338  %input_data_load_181 = load float* %input_data_addr_181, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_181"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1617" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:237  %V_3_addr_4 = getelementptr [1024 x float]* @V_3, i64 0, i64 %zext_ln52_5

]]></Node>
<StgValue><ssdm name="V_3_addr_4"/></StgValue>
</operation>

<operation id="1618" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:238  %V_3_addr_5 = getelementptr [1024 x float]* @V_3, i64 0, i64 %zext_ln52_6

]]></Node>
<StgValue><ssdm name="V_3_addr_5"/></StgValue>
</operation>

<operation id="1619" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1332  %input_data_load_180 = load float* %input_data_addr_180, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_180"/></StgValue>
</operation>

<operation id="1620" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1333  store float %input_data_load_180, float* %V_3_addr_4, align 16

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1621" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1338  %input_data_load_181 = load float* %input_data_addr_181, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_181"/></StgValue>
</operation>

<operation id="1622" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1339  store float %input_data_load_181, float* %V_3_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1623" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1340  %add_ln40_119 = add i15 182, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_119"/></StgValue>
</operation>

<operation id="1624" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1341  %sext_ln40_182 = sext i15 %add_ln40_119 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_182"/></StgValue>
</operation>

<operation id="1625" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1342  %zext_ln41_182 = zext i32 %sext_ln40_182 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_182"/></StgValue>
</operation>

<operation id="1626" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1343  %input_data_addr_182 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_182

]]></Node>
<StgValue><ssdm name="input_data_addr_182"/></StgValue>
</operation>

<operation id="1627" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1344  %input_data_load_182 = load float* %input_data_addr_182, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_182"/></StgValue>
</operation>

<operation id="1628" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1346  %add_ln40_120 = add i15 183, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_120"/></StgValue>
</operation>

<operation id="1629" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1347  %sext_ln40_183 = sext i15 %add_ln40_120 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_183"/></StgValue>
</operation>

<operation id="1630" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1348  %zext_ln41_183 = zext i32 %sext_ln40_183 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_183"/></StgValue>
</operation>

<operation id="1631" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1349  %input_data_addr_183 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_183

]]></Node>
<StgValue><ssdm name="input_data_addr_183"/></StgValue>
</operation>

<operation id="1632" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1350  %input_data_load_183 = load float* %input_data_addr_183, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_183"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1633" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:239  %V_3_addr_6 = getelementptr [1024 x float]* @V_3, i64 0, i64 %zext_ln52_7

]]></Node>
<StgValue><ssdm name="V_3_addr_6"/></StgValue>
</operation>

<operation id="1634" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:240  %V_3_addr_7 = getelementptr [1024 x float]* @V_3, i64 0, i64 %zext_ln52_8

]]></Node>
<StgValue><ssdm name="V_3_addr_7"/></StgValue>
</operation>

<operation id="1635" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1344  %input_data_load_182 = load float* %input_data_addr_182, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_182"/></StgValue>
</operation>

<operation id="1636" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1345  store float %input_data_load_182, float* %V_3_addr_6, align 8

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1637" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1350  %input_data_load_183 = load float* %input_data_addr_183, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_183"/></StgValue>
</operation>

<operation id="1638" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1351  store float %input_data_load_183, float* %V_3_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1639" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1352  %add_ln40_121 = add i15 184, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_121"/></StgValue>
</operation>

<operation id="1640" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1353  %sext_ln40_184 = sext i15 %add_ln40_121 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_184"/></StgValue>
</operation>

<operation id="1641" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1354  %zext_ln41_184 = zext i32 %sext_ln40_184 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_184"/></StgValue>
</operation>

<operation id="1642" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1355  %input_data_addr_184 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_184

]]></Node>
<StgValue><ssdm name="input_data_addr_184"/></StgValue>
</operation>

<operation id="1643" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1356  %input_data_load_184 = load float* %input_data_addr_184, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_184"/></StgValue>
</operation>

<operation id="1644" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1358  %add_ln40_122 = add i15 185, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_122"/></StgValue>
</operation>

<operation id="1645" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1359  %sext_ln40_185 = sext i15 %add_ln40_122 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_185"/></StgValue>
</operation>

<operation id="1646" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1360  %zext_ln41_185 = zext i32 %sext_ln40_185 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_185"/></StgValue>
</operation>

<operation id="1647" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1361  %input_data_addr_185 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_185

]]></Node>
<StgValue><ssdm name="input_data_addr_185"/></StgValue>
</operation>

<operation id="1648" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1362  %input_data_load_185 = load float* %input_data_addr_185, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_185"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1649" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:241  %V_3_addr_8 = getelementptr [1024 x float]* @V_3, i64 0, i64 %zext_ln52_9

]]></Node>
<StgValue><ssdm name="V_3_addr_8"/></StgValue>
</operation>

<operation id="1650" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:242  %V_3_addr_9 = getelementptr [1024 x float]* @V_3, i64 0, i64 %zext_ln52_10

]]></Node>
<StgValue><ssdm name="V_3_addr_9"/></StgValue>
</operation>

<operation id="1651" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1356  %input_data_load_184 = load float* %input_data_addr_184, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_184"/></StgValue>
</operation>

<operation id="1652" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1357  store float %input_data_load_184, float* %V_3_addr_8, align 16

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1653" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1362  %input_data_load_185 = load float* %input_data_addr_185, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_185"/></StgValue>
</operation>

<operation id="1654" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1363  store float %input_data_load_185, float* %V_3_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1655" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1364  %add_ln40_123 = add i15 186, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_123"/></StgValue>
</operation>

<operation id="1656" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1365  %sext_ln40_186 = sext i15 %add_ln40_123 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_186"/></StgValue>
</operation>

<operation id="1657" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1366  %zext_ln41_186 = zext i32 %sext_ln40_186 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_186"/></StgValue>
</operation>

<operation id="1658" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1367  %input_data_addr_186 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_186

]]></Node>
<StgValue><ssdm name="input_data_addr_186"/></StgValue>
</operation>

<operation id="1659" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1368  %input_data_load_186 = load float* %input_data_addr_186, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_186"/></StgValue>
</operation>

<operation id="1660" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1370  %add_ln40_124 = add i15 187, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_124"/></StgValue>
</operation>

<operation id="1661" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1371  %sext_ln40_187 = sext i15 %add_ln40_124 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_187"/></StgValue>
</operation>

<operation id="1662" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1372  %zext_ln41_187 = zext i32 %sext_ln40_187 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_187"/></StgValue>
</operation>

<operation id="1663" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1373  %input_data_addr_187 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_187

]]></Node>
<StgValue><ssdm name="input_data_addr_187"/></StgValue>
</operation>

<operation id="1664" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1374  %input_data_load_187 = load float* %input_data_addr_187, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_187"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1665" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:243  %V_3_addr_10 = getelementptr [1024 x float]* @V_3, i64 0, i64 %zext_ln52_11

]]></Node>
<StgValue><ssdm name="V_3_addr_10"/></StgValue>
</operation>

<operation id="1666" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:244  %V_3_addr_11 = getelementptr [1024 x float]* @V_3, i64 0, i64 %zext_ln52_12

]]></Node>
<StgValue><ssdm name="V_3_addr_11"/></StgValue>
</operation>

<operation id="1667" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1368  %input_data_load_186 = load float* %input_data_addr_186, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_186"/></StgValue>
</operation>

<operation id="1668" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1369  store float %input_data_load_186, float* %V_3_addr_10, align 8

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1669" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1374  %input_data_load_187 = load float* %input_data_addr_187, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_187"/></StgValue>
</operation>

<operation id="1670" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1375  store float %input_data_load_187, float* %V_3_addr_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1671" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1376  %add_ln40_125 = add i15 188, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_125"/></StgValue>
</operation>

<operation id="1672" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1377  %sext_ln40_188 = sext i15 %add_ln40_125 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_188"/></StgValue>
</operation>

<operation id="1673" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1378  %zext_ln41_188 = zext i32 %sext_ln40_188 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_188"/></StgValue>
</operation>

<operation id="1674" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1379  %input_data_addr_188 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_188

]]></Node>
<StgValue><ssdm name="input_data_addr_188"/></StgValue>
</operation>

<operation id="1675" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1380  %input_data_load_188 = load float* %input_data_addr_188, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_188"/></StgValue>
</operation>

<operation id="1676" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1382  %add_ln40_126 = add i15 189, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_126"/></StgValue>
</operation>

<operation id="1677" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1383  %sext_ln40_189 = sext i15 %add_ln40_126 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_189"/></StgValue>
</operation>

<operation id="1678" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1384  %zext_ln41_189 = zext i32 %sext_ln40_189 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_189"/></StgValue>
</operation>

<operation id="1679" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1385  %input_data_addr_189 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_189

]]></Node>
<StgValue><ssdm name="input_data_addr_189"/></StgValue>
</operation>

<operation id="1680" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1386  %input_data_load_189 = load float* %input_data_addr_189, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_189"/></StgValue>
</operation>

<operation id="1681" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_0:1401  %t = add i5 1, %select_ln36

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1682" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:245  %V_3_addr_12 = getelementptr [1024 x float]* @V_3, i64 0, i64 %zext_ln52_13

]]></Node>
<StgValue><ssdm name="V_3_addr_12"/></StgValue>
</operation>

<operation id="1683" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:246  %V_3_addr_13 = getelementptr [1024 x float]* @V_3, i64 0, i64 %zext_ln52_14

]]></Node>
<StgValue><ssdm name="V_3_addr_13"/></StgValue>
</operation>

<operation id="1684" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1380  %input_data_load_188 = load float* %input_data_addr_188, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_188"/></StgValue>
</operation>

<operation id="1685" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1381  store float %input_data_load_188, float* %V_3_addr_12, align 16

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1686" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1386  %input_data_load_189 = load float* %input_data_addr_189, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_189"/></StgValue>
</operation>

<operation id="1687" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1387  store float %input_data_load_189, float* %V_3_addr_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1688" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1388  %add_ln40_127 = add i15 190, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_127"/></StgValue>
</operation>

<operation id="1689" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1389  %sext_ln40_190 = sext i15 %add_ln40_127 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_190"/></StgValue>
</operation>

<operation id="1690" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1390  %zext_ln41_190 = zext i32 %sext_ln40_190 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_190"/></StgValue>
</operation>

<operation id="1691" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1391  %input_data_addr_190 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_190

]]></Node>
<StgValue><ssdm name="input_data_addr_190"/></StgValue>
</operation>

<operation id="1692" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1392  %input_data_load_190 = load float* %input_data_addr_190, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_190"/></StgValue>
</operation>

<operation id="1693" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:1394  %add_ln40_128 = add i15 191, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_128"/></StgValue>
</operation>

<operation id="1694" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:1395  %sext_ln40_191 = sext i15 %add_ln40_128 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_191"/></StgValue>
</operation>

<operation id="1695" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1396  %zext_ln41_191 = zext i32 %sext_ln40_191 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_191"/></StgValue>
</operation>

<operation id="1696" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1397  %input_data_addr_191 = getelementptr [12288 x float]* %input_data, i64 0, i64 %zext_ln41_191

]]></Node>
<StgValue><ssdm name="input_data_addr_191"/></StgValue>
</operation>

<operation id="1697" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1398  %input_data_load_191 = load float* %input_data_addr_191, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_191"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1698" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_0:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="1699" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0:14  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="1700" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_0:15  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln38"/></StgValue>
</operation>

<operation id="1701" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:247  %V_3_addr_14 = getelementptr [1024 x float]* @V_3, i64 0, i64 %zext_ln52_15

]]></Node>
<StgValue><ssdm name="V_3_addr_14"/></StgValue>
</operation>

<operation id="1702" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:248  %V_3_addr_15 = getelementptr [1024 x float]* @V_3, i64 0, i64 %zext_ln52_16

]]></Node>
<StgValue><ssdm name="V_3_addr_15"/></StgValue>
</operation>

<operation id="1703" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1392  %input_data_load_190 = load float* %input_data_addr_190, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_190"/></StgValue>
</operation>

<operation id="1704" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1393  store float %input_data_load_190, float* %V_3_addr_14, align 8

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1705" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1398  %input_data_load_191 = load float* %input_data_addr_191, align 4

]]></Node>
<StgValue><ssdm name="input_data_load_191"/></StgValue>
</operation>

<operation id="1706" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
hls_label_0:1399  store float %input_data_load_191, float* %V_3_addr_15, align 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1707" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0:1400  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="1708" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0:1402  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1709" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln62"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
