#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Feb 16 16:06:57 2025
# Process ID: 6304
# Current directory: D:/vivadoproject/project532/important_ip/ip_repo/stream2vga/stream2vga
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29312 D:\vivadoproject\project532\important_ip\ip_repo\stream2vga\stream2vga\stream2vga.xpr
# Log file: D:/vivadoproject/project532/important_ip/ip_repo/stream2vga/stream2vga/vivado.log
# Journal file: D:/vivadoproject/project532/important_ip/ip_repo/stream2vga/stream2vga\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vivadoproject/project532/important_ip/ip_repo/stream2vga/stream2vga/stream2vga.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 861.262 ; gain = 204.891
update_compile_order -fileset sources_1
ipx::open_ipxact_file D:/vivadoproject/project532/important_ip/ip_repo/stream2vga/component.xml
WARNING: [IP_Flow 19-5226] Project source file 'd:/vivadoproject/project532/important_ip/ip_repo/stream2vga/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/vivadoproject/project532/important_ip/ip_repo/stream2vga/stream2vga/stream2vga.srcs/sources_1/new/vga.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/vivadoproject/project532/important_ip/ip_repo/stream2vga/stream2vga/stream2vga.srcs/sources_1/new/vga.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/vivadoproject/project532/important_ip/ip_repo/stream2vga/component.xml' ignored by IP packager.
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  d:/vivadoproject/project532/important_ip/ip_repo/stream2vga [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/vivadoproject/project532/important_ip/ip_repo/stream2vga'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/vivadoproject/project532/important_ip/ip_repo/stream2vga' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/vivadoproject/project532/important_ip/ip_repo/stream2vga/stream2vga'.)
set_property core_revision 5 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/vivadoproject/project532/important_ip/ip_repo/stream2vga
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/vivadoproject/project532/important_ip/ip_repo/stream2vga'
close [ open D:/vivadoproject/project532/important_ip/ip_repo/stream2vga/stream2vga/stream2vga.srcs/sources_1/new/vga_convert.v w ]
add_files D:/vivadoproject/project532/important_ip/ip_repo/stream2vga/stream2vga/stream2vga.srcs/sources_1/new/vga_convert.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/vivadoproject/project532/important_ip/ip_repo/stream2vga/component.xml' ignored by IP packager.
INFO: [IP_Flow 7-560]  
INFO: [IP_Flow 7-560]  
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/vivadoproject/project532/important_ip/ip_repo/stream2vga/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/vivadoproject/project532/important_ip/ip_repo/stream2vga/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 6 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/vivadoproject/project532/important_ip/ip_repo/stream2vga
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/vivadoproject/project532/important_ip/ip_repo/stream2vga'
ipx::add_bus_interface S00_SLV [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:axis_rtl:1.0 [ipx::get_bus_interfaces S00_SLV -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:axis:1.0 [ipx::get_bus_interfaces S00_SLV -of_objects [ipx::current_core]]
ipx::add_port_map TDATA [ipx::get_bus_interfaces S00_SLV -of_objects [ipx::current_core]]
set_property physical_name rgb_in [ipx::get_port_maps TDATA -of_objects [ipx::get_bus_interfaces S00_SLV -of_objects [ipx::current_core]]]
create_ip -name v_axi4s_vid_out -vendor xilinx.com -library ip -version 4.0 -module_name v_axi4s_vid_out_0 -dir d:/vivadoproject/project532/important_ip/ip_repo/stream2vga/stream2vga/stream2vga.srcs/sources_1/ip
set_property -dict [list CONFIG.C_VTG_MASTER_SLAVE {0}] [get_ips v_axi4s_vid_out_0]
generate_target {instantiation_template} [get_files d:/vivadoproject/project532/important_ip/ip_repo/stream2vga/stream2vga/stream2vga.srcs/sources_1/ip/v_axi4s_vid_out_0/v_axi4s_vid_out_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'v_axi4s_vid_out_0'...
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files d:/vivadoproject/project532/important_ip/ip_repo/stream2vga/stream2vga/stream2vga.srcs/sources_1/ip/v_axi4s_vid_out_0/v_axi4s_vid_out_0.xci] -no_script -reset -force -quiet
remove_files  d:/vivadoproject/project532/important_ip/ip_repo/stream2vga/stream2vga/stream2vga.srcs/sources_1/ip/v_axi4s_vid_out_0/v_axi4s_vid_out_0.xci
file delete -force d:/vivadoproject/project532/important_ip/ip_repo/stream2vga/stream2vga/stream2vga.srcs/sources_1/ip/v_axi4s_vid_out_0
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/vivadoproject/project532/important_ip/ip_repo/stream2vga/component.xml' ignored by IP packager.
INFO: [IP_Flow 7-560]  
INFO: [IP_Flow 7-560]  
INFO: [IP_Flow 19-3445] Bus interface 'S00_SLV': Replace port-map physical named 'rgb_in' by 'resetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S00_SLV'.
set_property physical_name tdata [ipx::get_port_maps TDATA -of_objects [ipx::get_bus_interfaces S00_SLV -of_objects [ipx::current_core]]]
ipx::add_port_map TVALID [ipx::get_bus_interfaces S00_SLV -of_objects [ipx::current_core]]
set_property physical_name tvalid [ipx::get_port_maps TVALID -of_objects [ipx::get_bus_interfaces S00_SLV -of_objects [ipx::current_core]]]
ipx::add_port_map TREADY [ipx::get_bus_interfaces S00_SLV -of_objects [ipx::current_core]]
set_property physical_name tready [ipx::get_port_maps TREADY -of_objects [ipx::get_bus_interfaces S00_SLV -of_objects [ipx::current_core]]]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/vivadoproject/project532/important_ip/ip_repo/stream2vga/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 7 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/vivadoproject/project532/important_ip/ip_repo/stream2vga
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/vivadoproject/project532/important_ip/ip_repo/stream2vga'
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/vivadoproject/project532/important_ip/ip_repo/stream2vga/component.xml' ignored by IP packager.
set_property core_revision 8 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/vivadoproject/project532/important_ip/ip_repo/stream2vga
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/vivadoproject/project532/important_ip/ip_repo/stream2vga'
file mkdir D:/vivadoproject/project532/important_ip/ip_repo/stream2vga/stream2vga/stream2vga.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/vivadoproject/project532/important_ip/ip_repo/stream2vga/stream2vga/stream2vga.srcs/sim_1/new/stream2vga_tb.v w ]
add_files -fileset sim_1 D:/vivadoproject/project532/important_ip/ip_repo/stream2vga/stream2vga/stream2vga.srcs/sim_1/new/stream2vga_tb.v
update_compile_order -fileset sim_1
set_property core_revision 9 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/vivadoproject/project532/important_ip/ip_repo/stream2vga
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/vivadoproject/project532/important_ip/ip_repo/stream2vga'
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/vivadoproject/project532/important_ip/ip_repo/stream2vga/component.xml' ignored by IP packager.
set_property core_revision 10 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/vivadoproject/project532/important_ip/ip_repo/stream2vga
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/vivadoproject/project532/important_ip/ip_repo/stream2vga'
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/vivadoproject/project532/important_ip/ip_repo/stream2vga/stream2vga/stream2vga.srcs/sources_1/new/vga.v'.
WARNING: [IP_Flow 19-5226] Project source file 'd:/vivadoproject/project532/important_ip/ip_repo/stream2vga/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/vivadoproject/project532/important_ip/ip_repo/stream2vga/stream2vga/stream2vga.srcs/sources_1/new/vga.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/vivadoproject/project532/important_ip/ip_repo/stream2vga/stream2vga/stream2vga.srcs/sources_1/new/vga.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/vivadoproject/project532/important_ip/ip_repo/stream2vga/stream2vga/stream2vga.srcs/sources_1/new/vga.v'.
WARNING: [IP_Flow 19-5226] Project source file 'd:/vivadoproject/project532/important_ip/ip_repo/stream2vga/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-5107] Inferred bus interface 'resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'resetn'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 11 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/vivadoproject/project532/important_ip/ip_repo/stream2vga
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/vivadoproject/project532/important_ip/ip_repo/stream2vga'
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb 16 20:43:27 2025...
