[
  {
    "url": "https://github.com/genome/pindel",
    "size": 84981,
    "language": "SystemVerilog"
  },
  {
    "url": "https://github.com/getvictor/eda-playground",
    "size": 34243,
    "language": "SystemVerilog"
  },
  {
    "url": "https://github.com/swetland/zynq-sandbox",
    "size": 475,
    "language": "SystemVerilog"
  },
  {
    "url": "https://github.com/VerificationExcellence/SystemVerilogReference",
    "size": 277,
    "language": "SystemVerilog"
  },
  {
    "url": "https://github.com/cjdrake/AES",
    "size": 236,
    "language": "SystemVerilog"
  },
  {
    "url": "https://github.com/UCLONG/NetEmulation",
    "size": 8201,
    "language": "SystemVerilog"
  },
  {
    "url": "https://github.com/iDFLO/ece337project",
    "size": 540,
    "language": "SystemVerilog"
  },
  {
    "url": "https://github.com/rdsalemi/uvmprimer",
    "size": 6224,
    "language": "SystemVerilog"
  },
  {
    "url": "https://github.com/udit-gupta/cse502",
    "size": 380,
    "language": "SystemVerilog"
  },
  {
    "url": "https://github.com/sidharthms/asic-edge-detector",
    "size": 6400,
    "language": "SystemVerilog"
  },
  {
    "url": "https://github.com/kouamano/SOC",
    "size": 281760,
    "language": "SystemVerilog"
  },
  {
    "url": "https://github.com/VerificationExcellence/SystemVerilogAssertions",
    "size": 172,
    "language": "SystemVerilog"
  },
  {
    "url": "https://github.com/dovstamler/uvm_agents",
    "size": 300,
    "language": "SystemVerilog"
  },
  {
    "url": "https://github.com/arunov/musk",
    "size": 776,
    "language": "SystemVerilog"
  },
  {
    "url": "https://github.com/doswellf/combinator-uvm",
    "size": 18998,
    "language": "SystemVerilog"
  },
  {
    "url": "https://github.com/melt-umn/Oberon0",
    "size": 188,
    "language": "SystemVerilog"
  },
  {
    "url": "https://github.com/baylesj/vlsi",
    "size": 1656,
    "language": "SystemVerilog"
  },
  {
    "url": "https://github.com/ppnipuna/Asynchronous_FIFO",
    "size": 408,
    "language": "SystemVerilog"
  },
  {
    "url": "https://github.com/BenjaminSmith-cpe/Vic-1",
    "size": 132,
    "language": "SystemVerilog"
  },
  {
    "url": "https://github.com/CicyCui/Kalman-Filter",
    "size": 388,
    "language": "SystemVerilog"
  }
]