
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _1367_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    58    0.339075    9.594445    5.282809    9.282809 ^ rst_n (in)
                                                         rst_n (net)
                      9.594445    0.000000    9.282809 ^ _0631_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     7    0.030375    2.648599    1.541962   10.824772 v _0631_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0186_ (net)
                      2.648599    0.000000   10.824772 v _1146_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004870    0.822524    0.932992   11.757764 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0564_ (net)
                      0.822524    0.000000   11.757764 ^ _1147_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004067    0.630474    0.220451   11.978215 v _1147_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0565_ (net)
                      0.630474    0.000000   11.978215 v _1148_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.514736    0.488513   12.466728 ^ _1148_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0137_ (net)
                      0.514736    0.000000   12.466728 ^ _1367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             12.466728   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.511682   19.238319   library setup time
                                             19.238319   data required time
---------------------------------------------------------------------------------------------
                                             19.238319   data required time
                                            -12.466728   data arrival time
---------------------------------------------------------------------------------------------
                                              6.771592   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1378_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    58    0.339075    9.594445    5.282809    9.282809 ^ rst_n (in)
                                                         rst_n (net)
                      9.594445    0.000000    9.282809 ^ _0631_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     7    0.030375    2.648599    1.541962   10.824772 v _0631_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0186_ (net)
                      2.648599    0.000000   10.824772 v _1169_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002378    0.881380    0.995732   11.820503 ^ _1169_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0148_ (net)
                      0.881380    0.000000   11.820503 ^ _1378_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.820503   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.539834   19.210167   library setup time
                                             19.210167   data required time
---------------------------------------------------------------------------------------------
                                             19.210167   data required time
                                            -11.820503   data arrival time
---------------------------------------------------------------------------------------------
                                              7.389663   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1368_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    58    0.339075    9.594445    5.282809    9.282809 ^ rst_n (in)
                                                         rst_n (net)
                      9.594445    0.000000    9.282809 ^ _1149_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     5    0.022076    2.427243    0.604467    9.887276 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0566_ (net)
                      2.427243    0.000000    9.887276 v _1152_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002378    0.836105    0.942438   10.829715 ^ _1152_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0138_ (net)
                      0.836105    0.000000   10.829715 ^ _1368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.829715   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.536857   19.213144   library setup time
                                             19.213144   data required time
---------------------------------------------------------------------------------------------
                                             19.213144   data required time
                                            -10.829715   data arrival time
---------------------------------------------------------------------------------------------
                                              8.383430   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1369_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    58    0.339075    9.594445    5.282809    9.282809 ^ rst_n (in)
                                                         rst_n (net)
                      9.594445    0.000000    9.282809 ^ _1149_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     5    0.022076    2.427243    0.604467    9.887276 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0566_ (net)
                      2.427243    0.000000    9.887276 v _1155_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002378    0.836105    0.942438   10.829715 ^ _1155_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0139_ (net)
                      0.836105    0.000000   10.829715 ^ _1369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.829715   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.536857   19.213144   library setup time
                                             19.213144   data required time
---------------------------------------------------------------------------------------------
                                             19.213144   data required time
                                            -10.829715   data arrival time
---------------------------------------------------------------------------------------------
                                              8.383430   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1370_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    58    0.339075    9.594445    5.282809    9.282809 ^ rst_n (in)
                                                         rst_n (net)
                      9.594445    0.000000    9.282809 ^ _1149_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     5    0.022076    2.427243    0.604467    9.887276 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0566_ (net)
                      2.427243    0.000000    9.887276 v _1158_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002378    0.836105    0.942438   10.829715 ^ _1158_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0140_ (net)
                      0.836105    0.000000   10.829715 ^ _1370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.829715   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.536857   19.213144   library setup time
                                             19.213144   data required time
---------------------------------------------------------------------------------------------
                                             19.213144   data required time
                                            -10.829715   data arrival time
---------------------------------------------------------------------------------------------
                                              8.383430   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1371_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    58    0.339075    9.594445    5.282809    9.282809 ^ rst_n (in)
                                                         rst_n (net)
                      9.594445    0.000000    9.282809 ^ _1149_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     5    0.022076    2.427243    0.604467    9.887276 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0566_ (net)
                      2.427243    0.000000    9.887276 v _1160_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    0.653916    0.766925   10.654202 ^ _1160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0141_ (net)
                      0.653916    0.000000   10.654202 ^ _1371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.654202   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.524876   19.225124   library setup time
                                             19.225124   data required time
---------------------------------------------------------------------------------------------
                                             19.225124   data required time
                                            -10.654202   data arrival time
---------------------------------------------------------------------------------------------
                                              8.570924   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1372_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    58    0.339075    9.594445    5.282809    9.282809 ^ rst_n (in)
                                                         rst_n (net)
                      9.594445    0.000000    9.282809 ^ _1149_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     5    0.022076    2.427243    0.604467    9.887276 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0566_ (net)
                      2.427243    0.000000    9.887276 v _1162_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    0.653916    0.766925   10.654202 ^ _1162_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0142_ (net)
                      0.653916    0.000000   10.654202 ^ _1372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.654202   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.524876   19.225124   library setup time
                                             19.225124   data required time
---------------------------------------------------------------------------------------------
                                             19.225124   data required time
                                            -10.654202   data arrival time
---------------------------------------------------------------------------------------------
                                              8.570924   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _1373_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     4    0.016857    0.561831    0.266287    4.266287 ^ ena (in)
                                                         ena (net)
                      0.561831    0.000000    4.266287 ^ _0634_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     8    0.026380    0.804192    0.624421    4.890708 v _0634_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0189_ (net)
                      0.804192    0.000000    4.890708 v _1163_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002378    0.185060    0.628213    5.518920 v _1163_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0143_ (net)
                      0.185060    0.000000    5.518920 v _1373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              5.518920   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.473139   19.276863   library setup time
                                             19.276863   data required time
---------------------------------------------------------------------------------------------
                                             19.276863   data required time
                                             -5.518920   data arrival time
---------------------------------------------------------------------------------------------
                                             13.757943   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _1374_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     4    0.016857    0.561831    0.266287    4.266287 ^ ena (in)
                                                         ena (net)
                      0.561831    0.000000    4.266287 ^ _0634_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     8    0.026380    0.804192    0.624421    4.890708 v _0634_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0189_ (net)
                      0.804192    0.000000    4.890708 v _1164_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002378    0.185060    0.628213    5.518920 v _1164_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0144_ (net)
                      0.185060    0.000000    5.518920 v _1374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              5.518920   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.473139   19.276863   library setup time
                                             19.276863   data required time
---------------------------------------------------------------------------------------------
                                             19.276863   data required time
                                             -5.518920   data arrival time
---------------------------------------------------------------------------------------------
                                             13.757943   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _1375_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     4    0.016857    0.561831    0.266287    4.266287 ^ ena (in)
                                                         ena (net)
                      0.561831    0.000000    4.266287 ^ _0634_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     8    0.026380    0.804192    0.624421    4.890708 v _0634_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0189_ (net)
                      0.804192    0.000000    4.890708 v _1165_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002378    0.185060    0.628213    5.518920 v _1165_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0145_ (net)
                      0.185060    0.000000    5.518920 v _1375_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              5.518920   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1375_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.473139   19.276863   library setup time
                                             19.276863   data required time
---------------------------------------------------------------------------------------------
                                             19.276863   data required time
                                             -5.518920   data arrival time
---------------------------------------------------------------------------------------------
                                             13.757943   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _1376_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     4    0.016857    0.561831    0.266287    4.266287 ^ ena (in)
                                                         ena (net)
                      0.561831    0.000000    4.266287 ^ _0634_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     8    0.026380    0.804192    0.624421    4.890708 v _0634_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0189_ (net)
                      0.804192    0.000000    4.890708 v _1166_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002378    0.185060    0.628213    5.518920 v _1166_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0146_ (net)
                      0.185060    0.000000    5.518920 v _1376_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              5.518920   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.473139   19.276863   library setup time
                                             19.276863   data required time
---------------------------------------------------------------------------------------------
                                             19.276863   data required time
                                             -5.518920   data arrival time
---------------------------------------------------------------------------------------------
                                             13.757943   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _1377_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     4    0.016857    0.561831    0.266287    4.266287 ^ ena (in)
                                                         ena (net)
                      0.561831    0.000000    4.266287 ^ _0634_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     8    0.026380    0.804192    0.624421    4.890708 v _0634_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0189_ (net)
                      0.804192    0.000000    4.890708 v _1167_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002378    0.185060    0.628213    5.518920 v _1167_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0147_ (net)
                      0.185060    0.000000    5.518920 v _1377_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              5.518920   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.473139   19.276863   library setup time
                                             19.276863   data required time
---------------------------------------------------------------------------------------------
                                             19.276863   data required time
                                             -5.518920   data arrival time
---------------------------------------------------------------------------------------------
                                             13.757943   slack (MET)



