set ::env(PDK) "sky130A"
set ::env(PDKPATH) "/home/prormrxcn/.ciel/sky130A"
set ::env(STD_CELL_LIBRARY) "sky130_fd_sc_hd"
set ::env(SCLPATH) "/home/prormrxcn/.ciel/sky130A/sky130_fd_sc_hd"
set ::env(DESIGN_DIR) "/home/prormrxcn/OpenLane/designs/fifo"
set ::env(DESIGN_NAME) "fifo"
set ::env(VERILOG_FILES) "/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v"
set ::env(CLOCK_PORT) "clk"
set ::env(CLOCK_PERIOD) "10"
set ::env(POWER_PINS) "vdd gnd"
set ::env(FP_CORE_UTIL) "30"
set ::env(FP_ASPECT_RATIO) "1.0"
set ::env(DIE_AREA) "0 0 500 500"
set ::env(FP_PDN_VPITCH) "30"
set ::env(FP_PDN_HPITCH) "30"
set ::env(FP_PDN_VWIDTH) "2"
set ::env(FP_PDN_HWIDTH) "2"
