Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Sep  9 16:25:51 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/0828/default/mul22/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  484         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (484)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (484)
5. checking no_input_delay (43)
6. checking no_output_delay (45)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (484)
--------------------------
 There are 484 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[12]/C
src13_reg[13]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[11]/C
src14_reg[12]/C
src14_reg[13]/C
src14_reg[14]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src15_reg[0]/C
src15_reg[10]/C
src15_reg[11]/C
src15_reg[12]/C
src15_reg[13]/C
src15_reg[14]/C
src15_reg[15]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src15_reg[8]/C
src15_reg[9]/C
src16_reg[0]/C
src16_reg[10]/C
src16_reg[11]/C
src16_reg[12]/C
src16_reg[13]/C
src16_reg[14]/C
src16_reg[15]/C
src16_reg[16]/C
src16_reg[1]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src16_reg[7]/C
src16_reg[8]/C
src16_reg[9]/C
src17_reg[0]/C
src17_reg[10]/C
src17_reg[11]/C
src17_reg[12]/C
src17_reg[13]/C
src17_reg[14]/C
src17_reg[15]/C
src17_reg[16]/C
src17_reg[17]/C
src17_reg[1]/C
src17_reg[2]/C
src17_reg[3]/C
src17_reg[4]/C
src17_reg[5]/C
src17_reg[6]/C
src17_reg[7]/C
src17_reg[8]/C
src17_reg[9]/C
src18_reg[0]/C
src18_reg[10]/C
src18_reg[11]/C
src18_reg[12]/C
src18_reg[13]/C
src18_reg[14]/C
src18_reg[15]/C
src18_reg[16]/C
src18_reg[17]/C
src18_reg[18]/C
src18_reg[1]/C
src18_reg[2]/C
src18_reg[3]/C
src18_reg[4]/C
src18_reg[5]/C
src18_reg[6]/C
src18_reg[7]/C
src18_reg[8]/C
src18_reg[9]/C
src19_reg[0]/C
src19_reg[10]/C
src19_reg[11]/C
src19_reg[12]/C
src19_reg[13]/C
src19_reg[14]/C
src19_reg[15]/C
src19_reg[16]/C
src19_reg[17]/C
src19_reg[18]/C
src19_reg[19]/C
src19_reg[1]/C
src19_reg[2]/C
src19_reg[3]/C
src19_reg[4]/C
src19_reg[5]/C
src19_reg[6]/C
src19_reg[7]/C
src19_reg[8]/C
src19_reg[9]/C
src1_reg[0]/C
src1_reg[1]/C
src20_reg[0]/C
src20_reg[10]/C
src20_reg[11]/C
src20_reg[12]/C
src20_reg[13]/C
src20_reg[14]/C
src20_reg[15]/C
src20_reg[16]/C
src20_reg[17]/C
src20_reg[18]/C
src20_reg[19]/C
src20_reg[1]/C
src20_reg[20]/C
src20_reg[2]/C
src20_reg[3]/C
src20_reg[4]/C
src20_reg[5]/C
src20_reg[6]/C
src20_reg[7]/C
src20_reg[8]/C
src20_reg[9]/C
src21_reg[0]/C
src21_reg[10]/C
src21_reg[11]/C
src21_reg[12]/C
src21_reg[13]/C
src21_reg[14]/C
src21_reg[15]/C
src21_reg[16]/C
src21_reg[17]/C
src21_reg[18]/C
src21_reg[19]/C
src21_reg[1]/C
src21_reg[20]/C
src21_reg[21]/C
src21_reg[2]/C
src21_reg[3]/C
src21_reg[4]/C
src21_reg[5]/C
src21_reg[6]/C
src21_reg[7]/C
src21_reg[8]/C
src21_reg[9]/C
src22_reg[0]/C
src22_reg[10]/C
src22_reg[11]/C
src22_reg[12]/C
src22_reg[13]/C
src22_reg[14]/C
src22_reg[15]/C
src22_reg[16]/C
src22_reg[17]/C
src22_reg[18]/C
src22_reg[19]/C
src22_reg[1]/C
src22_reg[20]/C
src22_reg[2]/C
src22_reg[3]/C
src22_reg[4]/C
src22_reg[5]/C
src22_reg[6]/C
src22_reg[7]/C
src22_reg[8]/C
src22_reg[9]/C
src23_reg[0]/C
src23_reg[10]/C
src23_reg[11]/C
src23_reg[12]/C
src23_reg[13]/C
src23_reg[14]/C
src23_reg[15]/C
src23_reg[16]/C
src23_reg[17]/C
src23_reg[18]/C
src23_reg[19]/C
src23_reg[1]/C
src23_reg[2]/C
src23_reg[3]/C
src23_reg[4]/C
src23_reg[5]/C
src23_reg[6]/C
src23_reg[7]/C
src23_reg[8]/C
src23_reg[9]/C
src24_reg[0]/C
src24_reg[10]/C
src24_reg[11]/C
src24_reg[12]/C
src24_reg[13]/C
src24_reg[14]/C
src24_reg[15]/C
src24_reg[16]/C
src24_reg[17]/C
src24_reg[18]/C
src24_reg[1]/C
src24_reg[2]/C
src24_reg[3]/C
src24_reg[4]/C
src24_reg[5]/C
src24_reg[6]/C
src24_reg[7]/C
src24_reg[8]/C
src24_reg[9]/C
src25_reg[0]/C
src25_reg[10]/C
src25_reg[11]/C
src25_reg[12]/C
src25_reg[13]/C
src25_reg[14]/C
src25_reg[15]/C
src25_reg[16]/C
src25_reg[17]/C
src25_reg[1]/C
src25_reg[2]/C
src25_reg[3]/C
src25_reg[4]/C
src25_reg[5]/C
src25_reg[6]/C
src25_reg[7]/C
src25_reg[8]/C
src25_reg[9]/C
src26_reg[0]/C
src26_reg[10]/C
src26_reg[11]/C
src26_reg[12]/C
src26_reg[13]/C
src26_reg[14]/C
src26_reg[15]/C
src26_reg[16]/C
src26_reg[1]/C
src26_reg[2]/C
src26_reg[3]/C
src26_reg[4]/C
src26_reg[5]/C
src26_reg[6]/C
src26_reg[7]/C
src26_reg[8]/C
src26_reg[9]/C
src27_reg[0]/C
src27_reg[10]/C
src27_reg[11]/C
src27_reg[12]/C
src27_reg[13]/C
src27_reg[14]/C
src27_reg[15]/C
src27_reg[1]/C
src27_reg[2]/C
src27_reg[3]/C
src27_reg[4]/C
src27_reg[5]/C
src27_reg[6]/C
src27_reg[7]/C
src27_reg[8]/C
src27_reg[9]/C
src28_reg[0]/C
src28_reg[10]/C
src28_reg[11]/C
src28_reg[12]/C
src28_reg[13]/C
src28_reg[14]/C
src28_reg[1]/C
src28_reg[2]/C
src28_reg[3]/C
src28_reg[4]/C
src28_reg[5]/C
src28_reg[6]/C
src28_reg[7]/C
src28_reg[8]/C
src28_reg[9]/C
src29_reg[0]/C
src29_reg[10]/C
src29_reg[11]/C
src29_reg[12]/C
src29_reg[13]/C
src29_reg[1]/C
src29_reg[2]/C
src29_reg[3]/C
src29_reg[4]/C
src29_reg[5]/C
src29_reg[6]/C
src29_reg[7]/C
src29_reg[8]/C
src29_reg[9]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src30_reg[0]/C
src30_reg[10]/C
src30_reg[11]/C
src30_reg[12]/C
src30_reg[1]/C
src30_reg[2]/C
src30_reg[3]/C
src30_reg[4]/C
src30_reg[5]/C
src30_reg[6]/C
src30_reg[7]/C
src30_reg[8]/C
src30_reg[9]/C
src31_reg[0]/C
src31_reg[10]/C
src31_reg[11]/C
src31_reg[1]/C
src31_reg[2]/C
src31_reg[3]/C
src31_reg[4]/C
src31_reg[5]/C
src31_reg[6]/C
src31_reg[7]/C
src31_reg[8]/C
src31_reg[9]/C
src32_reg[0]/C
src32_reg[10]/C
src32_reg[1]/C
src32_reg[2]/C
src32_reg[3]/C
src32_reg[4]/C
src32_reg[5]/C
src32_reg[6]/C
src32_reg[7]/C
src32_reg[8]/C
src32_reg[9]/C
src33_reg[0]/C
src33_reg[1]/C
src33_reg[2]/C
src33_reg[3]/C
src33_reg[4]/C
src33_reg[5]/C
src33_reg[6]/C
src33_reg[7]/C
src33_reg[8]/C
src33_reg[9]/C
src34_reg[0]/C
src34_reg[1]/C
src34_reg[2]/C
src34_reg[3]/C
src34_reg[4]/C
src34_reg[5]/C
src34_reg[6]/C
src34_reg[7]/C
src34_reg[8]/C
src35_reg[0]/C
src35_reg[1]/C
src35_reg[2]/C
src35_reg[3]/C
src35_reg[4]/C
src35_reg[5]/C
src35_reg[6]/C
src35_reg[7]/C
src36_reg[0]/C
src36_reg[1]/C
src36_reg[2]/C
src36_reg[3]/C
src36_reg[4]/C
src36_reg[5]/C
src36_reg[6]/C
src37_reg[0]/C
src37_reg[1]/C
src37_reg[2]/C
src37_reg[3]/C
src37_reg[4]/C
src37_reg[5]/C
src38_reg[0]/C
src38_reg[1]/C
src38_reg[2]/C
src38_reg[3]/C
src38_reg[4]/C
src39_reg[0]/C
src39_reg[1]/C
src39_reg[2]/C
src39_reg[3]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src40_reg[0]/C
src40_reg[1]/C
src40_reg[2]/C
src41_reg[0]/C
src41_reg[1]/C
src42_reg[0]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src9_reg[0]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (484)
--------------------------------------------------
 There are 484 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[12]/D
src13_reg[13]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[11]/D
src14_reg[12]/D
src14_reg[13]/D
src14_reg[14]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src15_reg[0]/D
src15_reg[10]/D
src15_reg[11]/D
src15_reg[12]/D
src15_reg[13]/D
src15_reg[14]/D
src15_reg[15]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src15_reg[8]/D
src15_reg[9]/D
src16_reg[0]/D
src16_reg[10]/D
src16_reg[11]/D
src16_reg[12]/D
src16_reg[13]/D
src16_reg[14]/D
src16_reg[15]/D
src16_reg[16]/D
src16_reg[1]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src16_reg[7]/D
src16_reg[8]/D
src16_reg[9]/D
src17_reg[0]/D
src17_reg[10]/D
src17_reg[11]/D
src17_reg[12]/D
src17_reg[13]/D
src17_reg[14]/D
src17_reg[15]/D
src17_reg[16]/D
src17_reg[17]/D
src17_reg[1]/D
src17_reg[2]/D
src17_reg[3]/D
src17_reg[4]/D
src17_reg[5]/D
src17_reg[6]/D
src17_reg[7]/D
src17_reg[8]/D
src17_reg[9]/D
src18_reg[0]/D
src18_reg[10]/D
src18_reg[11]/D
src18_reg[12]/D
src18_reg[13]/D
src18_reg[14]/D
src18_reg[15]/D
src18_reg[16]/D
src18_reg[17]/D
src18_reg[18]/D
src18_reg[1]/D
src18_reg[2]/D
src18_reg[3]/D
src18_reg[4]/D
src18_reg[5]/D
src18_reg[6]/D
src18_reg[7]/D
src18_reg[8]/D
src18_reg[9]/D
src19_reg[0]/D
src19_reg[10]/D
src19_reg[11]/D
src19_reg[12]/D
src19_reg[13]/D
src19_reg[14]/D
src19_reg[15]/D
src19_reg[16]/D
src19_reg[17]/D
src19_reg[18]/D
src19_reg[19]/D
src19_reg[1]/D
src19_reg[2]/D
src19_reg[3]/D
src19_reg[4]/D
src19_reg[5]/D
src19_reg[6]/D
src19_reg[7]/D
src19_reg[8]/D
src19_reg[9]/D
src1_reg[0]/D
src1_reg[1]/D
src20_reg[0]/D
src20_reg[10]/D
src20_reg[11]/D
src20_reg[12]/D
src20_reg[13]/D
src20_reg[14]/D
src20_reg[15]/D
src20_reg[16]/D
src20_reg[17]/D
src20_reg[18]/D
src20_reg[19]/D
src20_reg[1]/D
src20_reg[20]/D
src20_reg[2]/D
src20_reg[3]/D
src20_reg[4]/D
src20_reg[5]/D
src20_reg[6]/D
src20_reg[7]/D
src20_reg[8]/D
src20_reg[9]/D
src21_reg[0]/D
src21_reg[10]/D
src21_reg[11]/D
src21_reg[12]/D
src21_reg[13]/D
src21_reg[14]/D
src21_reg[15]/D
src21_reg[16]/D
src21_reg[17]/D
src21_reg[18]/D
src21_reg[19]/D
src21_reg[1]/D
src21_reg[20]/D
src21_reg[21]/D
src21_reg[2]/D
src21_reg[3]/D
src21_reg[4]/D
src21_reg[5]/D
src21_reg[6]/D
src21_reg[7]/D
src21_reg[8]/D
src21_reg[9]/D
src22_reg[0]/D
src22_reg[10]/D
src22_reg[11]/D
src22_reg[12]/D
src22_reg[13]/D
src22_reg[14]/D
src22_reg[15]/D
src22_reg[16]/D
src22_reg[17]/D
src22_reg[18]/D
src22_reg[19]/D
src22_reg[1]/D
src22_reg[20]/D
src22_reg[2]/D
src22_reg[3]/D
src22_reg[4]/D
src22_reg[5]/D
src22_reg[6]/D
src22_reg[7]/D
src22_reg[8]/D
src22_reg[9]/D
src23_reg[0]/D
src23_reg[10]/D
src23_reg[11]/D
src23_reg[12]/D
src23_reg[13]/D
src23_reg[14]/D
src23_reg[15]/D
src23_reg[16]/D
src23_reg[17]/D
src23_reg[18]/D
src23_reg[19]/D
src23_reg[1]/D
src23_reg[2]/D
src23_reg[3]/D
src23_reg[4]/D
src23_reg[5]/D
src23_reg[6]/D
src23_reg[7]/D
src23_reg[8]/D
src23_reg[9]/D
src24_reg[0]/D
src24_reg[10]/D
src24_reg[11]/D
src24_reg[12]/D
src24_reg[13]/D
src24_reg[14]/D
src24_reg[15]/D
src24_reg[16]/D
src24_reg[17]/D
src24_reg[18]/D
src24_reg[1]/D
src24_reg[2]/D
src24_reg[3]/D
src24_reg[4]/D
src24_reg[5]/D
src24_reg[6]/D
src24_reg[7]/D
src24_reg[8]/D
src24_reg[9]/D
src25_reg[0]/D
src25_reg[10]/D
src25_reg[11]/D
src25_reg[12]/D
src25_reg[13]/D
src25_reg[14]/D
src25_reg[15]/D
src25_reg[16]/D
src25_reg[17]/D
src25_reg[1]/D
src25_reg[2]/D
src25_reg[3]/D
src25_reg[4]/D
src25_reg[5]/D
src25_reg[6]/D
src25_reg[7]/D
src25_reg[8]/D
src25_reg[9]/D
src26_reg[0]/D
src26_reg[10]/D
src26_reg[11]/D
src26_reg[12]/D
src26_reg[13]/D
src26_reg[14]/D
src26_reg[15]/D
src26_reg[16]/D
src26_reg[1]/D
src26_reg[2]/D
src26_reg[3]/D
src26_reg[4]/D
src26_reg[5]/D
src26_reg[6]/D
src26_reg[7]/D
src26_reg[8]/D
src26_reg[9]/D
src27_reg[0]/D
src27_reg[10]/D
src27_reg[11]/D
src27_reg[12]/D
src27_reg[13]/D
src27_reg[14]/D
src27_reg[15]/D
src27_reg[1]/D
src27_reg[2]/D
src27_reg[3]/D
src27_reg[4]/D
src27_reg[5]/D
src27_reg[6]/D
src27_reg[7]/D
src27_reg[8]/D
src27_reg[9]/D
src28_reg[0]/D
src28_reg[10]/D
src28_reg[11]/D
src28_reg[12]/D
src28_reg[13]/D
src28_reg[14]/D
src28_reg[1]/D
src28_reg[2]/D
src28_reg[3]/D
src28_reg[4]/D
src28_reg[5]/D
src28_reg[6]/D
src28_reg[7]/D
src28_reg[8]/D
src28_reg[9]/D
src29_reg[0]/D
src29_reg[10]/D
src29_reg[11]/D
src29_reg[12]/D
src29_reg[13]/D
src29_reg[1]/D
src29_reg[2]/D
src29_reg[3]/D
src29_reg[4]/D
src29_reg[5]/D
src29_reg[6]/D
src29_reg[7]/D
src29_reg[8]/D
src29_reg[9]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src30_reg[0]/D
src30_reg[10]/D
src30_reg[11]/D
src30_reg[12]/D
src30_reg[1]/D
src30_reg[2]/D
src30_reg[3]/D
src30_reg[4]/D
src30_reg[5]/D
src30_reg[6]/D
src30_reg[7]/D
src30_reg[8]/D
src30_reg[9]/D
src31_reg[0]/D
src31_reg[10]/D
src31_reg[11]/D
src31_reg[1]/D
src31_reg[2]/D
src31_reg[3]/D
src31_reg[4]/D
src31_reg[5]/D
src31_reg[6]/D
src31_reg[7]/D
src31_reg[8]/D
src31_reg[9]/D
src32_reg[0]/D
src32_reg[10]/D
src32_reg[1]/D
src32_reg[2]/D
src32_reg[3]/D
src32_reg[4]/D
src32_reg[5]/D
src32_reg[6]/D
src32_reg[7]/D
src32_reg[8]/D
src32_reg[9]/D
src33_reg[0]/D
src33_reg[1]/D
src33_reg[2]/D
src33_reg[3]/D
src33_reg[4]/D
src33_reg[5]/D
src33_reg[6]/D
src33_reg[7]/D
src33_reg[8]/D
src33_reg[9]/D
src34_reg[0]/D
src34_reg[1]/D
src34_reg[2]/D
src34_reg[3]/D
src34_reg[4]/D
src34_reg[5]/D
src34_reg[6]/D
src34_reg[7]/D
src34_reg[8]/D
src35_reg[0]/D
src35_reg[1]/D
src35_reg[2]/D
src35_reg[3]/D
src35_reg[4]/D
src35_reg[5]/D
src35_reg[6]/D
src35_reg[7]/D
src36_reg[0]/D
src36_reg[1]/D
src36_reg[2]/D
src36_reg[3]/D
src36_reg[4]/D
src36_reg[5]/D
src36_reg[6]/D
src37_reg[0]/D
src37_reg[1]/D
src37_reg[2]/D
src37_reg[3]/D
src37_reg[4]/D
src37_reg[5]/D
src38_reg[0]/D
src38_reg[1]/D
src38_reg[2]/D
src38_reg[3]/D
src38_reg[4]/D
src39_reg[0]/D
src39_reg[1]/D
src39_reg[2]/D
src39_reg[3]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src40_reg[0]/D
src40_reg[1]/D
src40_reg[2]/D
src41_reg[0]/D
src41_reg[1]/D
src42_reg[0]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src9_reg[0]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (43)
-------------------------------
 There are 43 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src18_
src19_
src1_
src20_
src21_
src22_
src23_
src24_
src25_
src26_
src27_
src28_
src29_
src2_
src30_
src31_
src32_
src33_
src34_
src35_
src36_
src37_
src38_
src39_
src3_
src40_
src41_
src42_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (45)
--------------------------------
 There are 45 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst22[0]
dst23[0]
dst24[0]
dst25[0]
dst26[0]
dst27[0]
dst28[0]
dst29[0]
dst2[0]
dst30[0]
dst31[0]
dst32[0]
dst33[0]
dst34[0]
dst35[0]
dst36[0]
dst37[0]
dst38[0]
dst39[0]
dst3[0]
dst40[0]
dst41[0]
dst42[0]
dst43[0]
dst44[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  529          inf        0.000                      0                  529           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           529 Endpoints
Min Delay           529 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src21_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst37[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.821ns  (logic 5.140ns (47.497%)  route 5.682ns (52.503%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT2=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         FDRE                         0.000     0.000 r  src21_reg[0]/C
    SLICE_X6Y109         FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src21_reg[0]/Q
                         net (fo=3, routed)           1.217     1.610    compressor/comp/gpc16/src21[0]
    SLICE_X8Y99                                                       r  compressor/comp/gpc16/lut4_prop1/I3
    SLICE_X8Y99          LUT4 (Prop_lut4_I3_O)        0.097     1.707 r  compressor/comp/gpc16/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.707    compressor/comp/gpc16/lut4_prop1_n_0
    SLICE_X8Y99                                                       r  compressor/comp/gpc16/carry4_inst0/S[1]
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     2.109 r  compressor/comp/gpc16/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.962     3.071    compressor/comp/gpc112/src2[4]
    SLICE_X10Y101                                                     r  compressor/comp/gpc112/lut5_prop3/I4
    SLICE_X10Y101        LUT5 (Prop_lut5_I4_O)        0.097     3.168 r  compressor/comp/gpc112/lut5_prop3/O
                         net (fo=1, routed)           0.000     3.168    compressor/comp/gpc112/lut5_prop3_n_0
    SLICE_X10Y101                                                     r  compressor/comp/gpc112/carry4_inst0/S[3]
    SLICE_X10Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.452 r  compressor/comp/gpc112/carry4_inst0/CO[3]
                         net (fo=2, routed)           1.007     4.458    compressor/comp/gpc198/stage2_26[0]
    SLICE_X7Y101                                                      r  compressor/comp/gpc198/lut4_prop0/I3
    SLICE_X7Y101         LUT4 (Prop_lut4_I3_O)        0.097     4.555 r  compressor/comp/gpc198/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.555    compressor/comp/gpc198/lut4_prop0_n_0
    SLICE_X7Y101                                                      r  compressor/comp/gpc198/carry4_inst0/S[0]
    SLICE_X7Y101         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     5.007 r  compressor/comp/gpc198/carry4_inst0/O[3]
                         net (fo=2, routed)           0.716     5.724    compressor/ra/ra/rowadder_0/cascade_fa_44/lut2_gene30_0[3]
    SLICE_X2Y99                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_44/lut2_prop29/I1
    SLICE_X2Y99          LUT2 (Prop_lut2_I1_O)        0.234     5.958 r  compressor/ra/ra/rowadder_0/cascade_fa_44/lut2_prop29/O
                         net (fo=1, routed)           0.000     5.958    compressor/ra/ra/rowadder_0/cascade_fa_44/prop[29]
    SLICE_X2Y99                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_44/carry4_inst7/S[1]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.360 r  compressor/ra/ra/rowadder_0/cascade_fa_44/carry4_inst7/CO[3]
                         net (fo=1, routed)           0.001     6.360    compressor/ra/ra/rowadder_0/cascade_fa_44/carryout[31]
    SLICE_X2Y100                                                      r  compressor/ra/ra/rowadder_0/cascade_fa_44/carry4_inst8/CI
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.452 r  compressor/ra/ra/rowadder_0/cascade_fa_44/carry4_inst8/CO[3]
                         net (fo=1, routed)           0.000     6.452    compressor/ra/ra/rowadder_0/cascade_fa_44/carryout[35]
    SLICE_X2Y101                                                      r  compressor/ra/ra/rowadder_0/cascade_fa_44/carry4_inst9/CI
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.675 r  compressor/ra/ra/rowadder_0/cascade_fa_44/carry4_inst9/O[1]
                         net (fo=1, routed)           1.779     8.455    dst37_OBUF[0]
    N17                                                               r  dst37_OBUF[0]_inst/I
    N17                  OBUF (Prop_obuf_I_O)         2.367    10.821 r  dst37_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.821    dst37[0]
    N17                                                               r  dst37[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src16_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst25[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.810ns  (logic 5.305ns (49.075%)  route 5.505ns (50.925%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=2 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE                         0.000     0.000 r  src16_reg[11]/C
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src16_reg[11]/Q
                         net (fo=3, routed)           1.082     1.423    compressor/comp/gpc11/src16[0]
    SLICE_X10Y96                                                      r  compressor/comp/gpc11/lut4_prop0/I3
    SLICE_X10Y96         LUT4 (Prop_lut4_I3_O)        0.097     1.520 r  compressor/comp/gpc11/lut4_prop0/O
                         net (fo=1, routed)           0.000     1.520    compressor/comp/gpc11/lut4_prop0_n_0
    SLICE_X10Y96                                                      r  compressor/comp/gpc11/carry4_inst0/S[0]
    SLICE_X10Y96         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     1.926 r  compressor/comp/gpc11/carry4_inst0/O[2]
                         net (fo=4, routed)           0.860     2.786    compressor/comp/gpc107/lut6_2_inst2/I2
    SLICE_X6Y97                                                       r  compressor/comp/gpc107/lut6_2_inst2/LUT5/I2
    SLICE_X6Y97          LUT5 (Prop_lut5_I2_O)        0.235     3.021 r  compressor/comp/gpc107/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     3.021    compressor/comp/gpc107/lut6_2_inst2_n_0
    SLICE_X6Y97                                                       r  compressor/comp/gpc107/carry4_inst0/DI[2]
    SLICE_X6Y97          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.289     3.310 r  compressor/comp/gpc107/carry4_inst0/O[3]
                         net (fo=2, routed)           0.765     4.075    compressor/comp/gpc195/src1[2]
    SLICE_X6Y96                                                       r  compressor/comp/gpc195/lut2_prop1/I1
    SLICE_X6Y96          LUT2 (Prop_lut2_I1_O)        0.222     4.297 r  compressor/comp/gpc195/lut2_prop1/O
                         net (fo=1, routed)           0.000     4.297    compressor/comp/gpc195/lut2_prop1_n_0
    SLICE_X6Y96                                                       r  compressor/comp/gpc195/carry4_inst0/S[1]
    SLICE_X6Y96          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     4.778 r  compressor/comp/gpc195/carry4_inst0/O[3]
                         net (fo=2, routed)           0.697     5.476    compressor/ra/ra/rowadder_0/cascade_fa_44/lut2_gene22_0[3]
    SLICE_X2Y97                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_44/lut2_prop21/I1
    SLICE_X2Y97          LUT2 (Prop_lut2_I1_O)        0.222     5.698 r  compressor/ra/ra/rowadder_0/cascade_fa_44/lut2_prop21/O
                         net (fo=1, routed)           0.000     5.698    compressor/ra/ra/rowadder_0/cascade_fa_44/prop[21]
    SLICE_X2Y97                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_44/carry4_inst5/S[1]
    SLICE_X2Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.100 r  compressor/ra/ra/rowadder_0/cascade_fa_44/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     6.100    compressor/ra/ra/rowadder_0/cascade_fa_44/carryout[23]
    SLICE_X2Y98                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_44/carry4_inst6/CI
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.323 r  compressor/ra/ra/rowadder_0/cascade_fa_44/carry4_inst6/O[1]
                         net (fo=1, routed)           2.100     8.423    dst25_OBUF[0]
    V15                                                               r  dst25_OBUF[0]_inst/I
    V15                  OBUF (Prop_obuf_I_O)         2.387    10.810 r  dst25_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.810    dst25[0]
    V15                                                               r  dst25[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src21_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst43[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.803ns  (logic 5.283ns (48.903%)  route 5.520ns (51.097%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT2=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         FDRE                         0.000     0.000 r  src21_reg[0]/C
    SLICE_X6Y109         FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src21_reg[0]/Q
                         net (fo=3, routed)           1.217     1.610    compressor/comp/gpc16/src21[0]
    SLICE_X8Y99                                                       r  compressor/comp/gpc16/lut4_prop1/I3
    SLICE_X8Y99          LUT4 (Prop_lut4_I3_O)        0.097     1.707 r  compressor/comp/gpc16/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.707    compressor/comp/gpc16/lut4_prop1_n_0
    SLICE_X8Y99                                                       r  compressor/comp/gpc16/carry4_inst0/S[1]
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     2.109 r  compressor/comp/gpc16/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.962     3.071    compressor/comp/gpc112/src2[4]
    SLICE_X10Y101                                                     r  compressor/comp/gpc112/lut5_prop3/I4
    SLICE_X10Y101        LUT5 (Prop_lut5_I4_O)        0.097     3.168 r  compressor/comp/gpc112/lut5_prop3/O
                         net (fo=1, routed)           0.000     3.168    compressor/comp/gpc112/lut5_prop3_n_0
    SLICE_X10Y101                                                     r  compressor/comp/gpc112/carry4_inst0/S[3]
    SLICE_X10Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.452 r  compressor/comp/gpc112/carry4_inst0/CO[3]
                         net (fo=2, routed)           1.007     4.458    compressor/comp/gpc198/stage2_26[0]
    SLICE_X7Y101                                                      r  compressor/comp/gpc198/lut4_prop0/I3
    SLICE_X7Y101         LUT4 (Prop_lut4_I3_O)        0.097     4.555 r  compressor/comp/gpc198/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.555    compressor/comp/gpc198/lut4_prop0_n_0
    SLICE_X7Y101                                                      r  compressor/comp/gpc198/carry4_inst0/S[0]
    SLICE_X7Y101         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     5.007 r  compressor/comp/gpc198/carry4_inst0/O[3]
                         net (fo=2, routed)           0.716     5.724    compressor/ra/ra/rowadder_0/cascade_fa_44/lut2_gene30_0[3]
    SLICE_X2Y99                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_44/lut2_prop29/I1
    SLICE_X2Y99          LUT2 (Prop_lut2_I1_O)        0.234     5.958 r  compressor/ra/ra/rowadder_0/cascade_fa_44/lut2_prop29/O
                         net (fo=1, routed)           0.000     5.958    compressor/ra/ra/rowadder_0/cascade_fa_44/prop[29]
    SLICE_X2Y99                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_44/carry4_inst7/S[1]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.360 r  compressor/ra/ra/rowadder_0/cascade_fa_44/carry4_inst7/CO[3]
                         net (fo=1, routed)           0.001     6.360    compressor/ra/ra/rowadder_0/cascade_fa_44/carryout[31]
    SLICE_X2Y100                                                      r  compressor/ra/ra/rowadder_0/cascade_fa_44/carry4_inst8/CI
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.452 r  compressor/ra/ra/rowadder_0/cascade_fa_44/carry4_inst8/CO[3]
                         net (fo=1, routed)           0.000     6.452    compressor/ra/ra/rowadder_0/cascade_fa_44/carryout[35]
    SLICE_X2Y101                                                      r  compressor/ra/ra/rowadder_0/cascade_fa_44/carry4_inst9/CI
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.544 r  compressor/ra/ra/rowadder_0/cascade_fa_44/carry4_inst9/CO[3]
                         net (fo=1, routed)           0.000     6.544    compressor/ra/ra/rowadder_0/cascade_fa_44/carryout[39]
    SLICE_X2Y102                                                      r  compressor/ra/ra/rowadder_0/cascade_fa_44/carry4_inst10/CI
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     6.781 r  compressor/ra/ra/rowadder_0/cascade_fa_44/carry4_inst10/O[3]
                         net (fo=1, routed)           1.618     8.399    dst43_OBUF[0]
    R13                                                               r  dst43_OBUF[0]_inst/I
    R13                  OBUF (Prop_obuf_I_O)         2.404    10.803 r  dst43_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.803    dst43[0]
    R13                                                               r  dst43[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src16_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst29[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.795ns  (logic 5.397ns (49.994%)  route 5.398ns (50.006%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT2=2 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE                         0.000     0.000 r  src16_reg[11]/C
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src16_reg[11]/Q
                         net (fo=3, routed)           1.082     1.423    compressor/comp/gpc11/src16[0]
    SLICE_X10Y96                                                      r  compressor/comp/gpc11/lut4_prop0/I3
    SLICE_X10Y96         LUT4 (Prop_lut4_I3_O)        0.097     1.520 r  compressor/comp/gpc11/lut4_prop0/O
                         net (fo=1, routed)           0.000     1.520    compressor/comp/gpc11/lut4_prop0_n_0
    SLICE_X10Y96                                                      r  compressor/comp/gpc11/carry4_inst0/S[0]
    SLICE_X10Y96         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     1.926 r  compressor/comp/gpc11/carry4_inst0/O[2]
                         net (fo=4, routed)           0.860     2.786    compressor/comp/gpc107/lut6_2_inst2/I2
    SLICE_X6Y97                                                       r  compressor/comp/gpc107/lut6_2_inst2/LUT5/I2
    SLICE_X6Y97          LUT5 (Prop_lut5_I2_O)        0.235     3.021 r  compressor/comp/gpc107/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     3.021    compressor/comp/gpc107/lut6_2_inst2_n_0
    SLICE_X6Y97                                                       r  compressor/comp/gpc107/carry4_inst0/DI[2]
    SLICE_X6Y97          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.289     3.310 r  compressor/comp/gpc107/carry4_inst0/O[3]
                         net (fo=2, routed)           0.765     4.075    compressor/comp/gpc195/src1[2]
    SLICE_X6Y96                                                       r  compressor/comp/gpc195/lut2_prop1/I1
    SLICE_X6Y96          LUT2 (Prop_lut2_I1_O)        0.222     4.297 r  compressor/comp/gpc195/lut2_prop1/O
                         net (fo=1, routed)           0.000     4.297    compressor/comp/gpc195/lut2_prop1_n_0
    SLICE_X6Y96                                                       r  compressor/comp/gpc195/carry4_inst0/S[1]
    SLICE_X6Y96          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     4.778 r  compressor/comp/gpc195/carry4_inst0/O[3]
                         net (fo=2, routed)           0.697     5.476    compressor/ra/ra/rowadder_0/cascade_fa_44/lut2_gene22_0[3]
    SLICE_X2Y97                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_44/lut2_prop21/I1
    SLICE_X2Y97          LUT2 (Prop_lut2_I1_O)        0.222     5.698 r  compressor/ra/ra/rowadder_0/cascade_fa_44/lut2_prop21/O
                         net (fo=1, routed)           0.000     5.698    compressor/ra/ra/rowadder_0/cascade_fa_44/prop[21]
    SLICE_X2Y97                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_44/carry4_inst5/S[1]
    SLICE_X2Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.100 r  compressor/ra/ra/rowadder_0/cascade_fa_44/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     6.100    compressor/ra/ra/rowadder_0/cascade_fa_44/carryout[23]
    SLICE_X2Y98                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_44/carry4_inst6/CI
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.192 r  compressor/ra/ra/rowadder_0/cascade_fa_44/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     6.192    compressor/ra/ra/rowadder_0/cascade_fa_44/carryout[27]
    SLICE_X2Y99                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_44/carry4_inst7/CI
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.415 r  compressor/ra/ra/rowadder_0/cascade_fa_44/carry4_inst7/O[1]
                         net (fo=1, routed)           1.994     8.408    dst29_OBUF[0]
    T14                                                               r  dst29_OBUF[0]_inst/I
    T14                  OBUF (Prop_obuf_I_O)         2.387    10.795 r  dst29_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.795    dst29[0]
    T14                                                               r  dst29[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src21_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst41[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.791ns  (logic 5.240ns (48.561%)  route 5.551ns (51.439%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT2=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         FDRE                         0.000     0.000 r  src21_reg[0]/C
    SLICE_X6Y109         FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src21_reg[0]/Q
                         net (fo=3, routed)           1.217     1.610    compressor/comp/gpc16/src21[0]
    SLICE_X8Y99                                                       r  compressor/comp/gpc16/lut4_prop1/I3
    SLICE_X8Y99          LUT4 (Prop_lut4_I3_O)        0.097     1.707 r  compressor/comp/gpc16/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.707    compressor/comp/gpc16/lut4_prop1_n_0
    SLICE_X8Y99                                                       r  compressor/comp/gpc16/carry4_inst0/S[1]
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     2.109 r  compressor/comp/gpc16/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.962     3.071    compressor/comp/gpc112/src2[4]
    SLICE_X10Y101                                                     r  compressor/comp/gpc112/lut5_prop3/I4
    SLICE_X10Y101        LUT5 (Prop_lut5_I4_O)        0.097     3.168 r  compressor/comp/gpc112/lut5_prop3/O
                         net (fo=1, routed)           0.000     3.168    compressor/comp/gpc112/lut5_prop3_n_0
    SLICE_X10Y101                                                     r  compressor/comp/gpc112/carry4_inst0/S[3]
    SLICE_X10Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.452 r  compressor/comp/gpc112/carry4_inst0/CO[3]
                         net (fo=2, routed)           1.007     4.458    compressor/comp/gpc198/stage2_26[0]
    SLICE_X7Y101                                                      r  compressor/comp/gpc198/lut4_prop0/I3
    SLICE_X7Y101         LUT4 (Prop_lut4_I3_O)        0.097     4.555 r  compressor/comp/gpc198/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.555    compressor/comp/gpc198/lut4_prop0_n_0
    SLICE_X7Y101                                                      r  compressor/comp/gpc198/carry4_inst0/S[0]
    SLICE_X7Y101         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     5.007 r  compressor/comp/gpc198/carry4_inst0/O[3]
                         net (fo=2, routed)           0.716     5.724    compressor/ra/ra/rowadder_0/cascade_fa_44/lut2_gene30_0[3]
    SLICE_X2Y99                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_44/lut2_prop29/I1
    SLICE_X2Y99          LUT2 (Prop_lut2_I1_O)        0.234     5.958 r  compressor/ra/ra/rowadder_0/cascade_fa_44/lut2_prop29/O
                         net (fo=1, routed)           0.000     5.958    compressor/ra/ra/rowadder_0/cascade_fa_44/prop[29]
    SLICE_X2Y99                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_44/carry4_inst7/S[1]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.360 r  compressor/ra/ra/rowadder_0/cascade_fa_44/carry4_inst7/CO[3]
                         net (fo=1, routed)           0.001     6.360    compressor/ra/ra/rowadder_0/cascade_fa_44/carryout[31]
    SLICE_X2Y100                                                      r  compressor/ra/ra/rowadder_0/cascade_fa_44/carry4_inst8/CI
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.452 r  compressor/ra/ra/rowadder_0/cascade_fa_44/carry4_inst8/CO[3]
                         net (fo=1, routed)           0.000     6.452    compressor/ra/ra/rowadder_0/cascade_fa_44/carryout[35]
    SLICE_X2Y101                                                      r  compressor/ra/ra/rowadder_0/cascade_fa_44/carry4_inst9/CI
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.544 r  compressor/ra/ra/rowadder_0/cascade_fa_44/carry4_inst9/CO[3]
                         net (fo=1, routed)           0.000     6.544    compressor/ra/ra/rowadder_0/cascade_fa_44/carryout[39]
    SLICE_X2Y102                                                      r  compressor/ra/ra/rowadder_0/cascade_fa_44/carry4_inst10/CI
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.767 r  compressor/ra/ra/rowadder_0/cascade_fa_44/carry4_inst10/O[1]
                         net (fo=1, routed)           1.649     8.416    dst41_OBUF[0]
    M13                                                               r  dst41_OBUF[0]_inst/I
    M13                  OBUF (Prop_obuf_I_O)         2.375    10.791 r  dst41_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.791    dst41[0]
    M13                                                               r  dst41[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src21_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst33[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.764ns  (logic 5.040ns (46.826%)  route 5.723ns (53.174%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         FDRE                         0.000     0.000 r  src21_reg[0]/C
    SLICE_X6Y109         FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src21_reg[0]/Q
                         net (fo=3, routed)           1.217     1.610    compressor/comp/gpc16/src21[0]
    SLICE_X8Y99                                                       r  compressor/comp/gpc16/lut4_prop1/I3
    SLICE_X8Y99          LUT4 (Prop_lut4_I3_O)        0.097     1.707 r  compressor/comp/gpc16/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.707    compressor/comp/gpc16/lut4_prop1_n_0
    SLICE_X8Y99                                                       r  compressor/comp/gpc16/carry4_inst0/S[1]
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     2.109 r  compressor/comp/gpc16/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.962     3.071    compressor/comp/gpc112/src2[4]
    SLICE_X10Y101                                                     r  compressor/comp/gpc112/lut5_prop3/I4
    SLICE_X10Y101        LUT5 (Prop_lut5_I4_O)        0.097     3.168 r  compressor/comp/gpc112/lut5_prop3/O
                         net (fo=1, routed)           0.000     3.168    compressor/comp/gpc112/lut5_prop3_n_0
    SLICE_X10Y101                                                     r  compressor/comp/gpc112/carry4_inst0/S[3]
    SLICE_X10Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.452 r  compressor/comp/gpc112/carry4_inst0/CO[3]
                         net (fo=2, routed)           1.007     4.458    compressor/comp/gpc198/stage2_26[0]
    SLICE_X7Y101                                                      r  compressor/comp/gpc198/lut4_prop0/I3
    SLICE_X7Y101         LUT4 (Prop_lut4_I3_O)        0.097     4.555 r  compressor/comp/gpc198/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.555    compressor/comp/gpc198/lut4_prop0_n_0
    SLICE_X7Y101                                                      r  compressor/comp/gpc198/carry4_inst0/S[0]
    SLICE_X7Y101         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     5.007 r  compressor/comp/gpc198/carry4_inst0/O[3]
                         net (fo=2, routed)           0.716     5.724    compressor/ra/ra/rowadder_0/cascade_fa_44/lut2_gene30_0[3]
    SLICE_X2Y99                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_44/lut2_prop29/I1
    SLICE_X2Y99          LUT2 (Prop_lut2_I1_O)        0.234     5.958 r  compressor/ra/ra/rowadder_0/cascade_fa_44/lut2_prop29/O
                         net (fo=1, routed)           0.000     5.958    compressor/ra/ra/rowadder_0/cascade_fa_44/prop[29]
    SLICE_X2Y99                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_44/carry4_inst7/S[1]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.360 r  compressor/ra/ra/rowadder_0/cascade_fa_44/carry4_inst7/CO[3]
                         net (fo=1, routed)           0.001     6.360    compressor/ra/ra/rowadder_0/cascade_fa_44/carryout[31]
    SLICE_X2Y100                                                      r  compressor/ra/ra/rowadder_0/cascade_fa_44/carry4_inst8/CI
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.583 r  compressor/ra/ra/rowadder_0/cascade_fa_44/carry4_inst8/O[1]
                         net (fo=1, routed)           1.821     8.404    dst33_OBUF[0]
    N16                                                               r  dst33_OBUF[0]_inst/I
    N16                  OBUF (Prop_obuf_I_O)         2.359    10.764 r  dst33_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.764    dst33[0]
    N16                                                               r  dst33[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src16_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst24[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.754ns  (logic 5.228ns (48.613%)  route 5.526ns (51.387%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=2 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE                         0.000     0.000 r  src16_reg[11]/C
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src16_reg[11]/Q
                         net (fo=3, routed)           1.082     1.423    compressor/comp/gpc11/src16[0]
    SLICE_X10Y96                                                      r  compressor/comp/gpc11/lut4_prop0/I3
    SLICE_X10Y96         LUT4 (Prop_lut4_I3_O)        0.097     1.520 r  compressor/comp/gpc11/lut4_prop0/O
                         net (fo=1, routed)           0.000     1.520    compressor/comp/gpc11/lut4_prop0_n_0
    SLICE_X10Y96                                                      r  compressor/comp/gpc11/carry4_inst0/S[0]
    SLICE_X10Y96         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     1.926 r  compressor/comp/gpc11/carry4_inst0/O[2]
                         net (fo=4, routed)           0.860     2.786    compressor/comp/gpc107/lut6_2_inst2/I2
    SLICE_X6Y97                                                       r  compressor/comp/gpc107/lut6_2_inst2/LUT5/I2
    SLICE_X6Y97          LUT5 (Prop_lut5_I2_O)        0.235     3.021 r  compressor/comp/gpc107/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     3.021    compressor/comp/gpc107/lut6_2_inst2_n_0
    SLICE_X6Y97                                                       r  compressor/comp/gpc107/carry4_inst0/DI[2]
    SLICE_X6Y97          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.289     3.310 r  compressor/comp/gpc107/carry4_inst0/O[3]
                         net (fo=2, routed)           0.765     4.075    compressor/comp/gpc195/src1[2]
    SLICE_X6Y96                                                       r  compressor/comp/gpc195/lut2_prop1/I1
    SLICE_X6Y96          LUT2 (Prop_lut2_I1_O)        0.222     4.297 r  compressor/comp/gpc195/lut2_prop1/O
                         net (fo=1, routed)           0.000     4.297    compressor/comp/gpc195/lut2_prop1_n_0
    SLICE_X6Y96                                                       r  compressor/comp/gpc195/carry4_inst0/S[1]
    SLICE_X6Y96          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     4.778 r  compressor/comp/gpc195/carry4_inst0/O[3]
                         net (fo=2, routed)           0.697     5.476    compressor/ra/ra/rowadder_0/cascade_fa_44/lut2_gene22_0[3]
    SLICE_X2Y97                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_44/lut2_prop21/I1
    SLICE_X2Y97          LUT2 (Prop_lut2_I1_O)        0.222     5.698 r  compressor/ra/ra/rowadder_0/cascade_fa_44/lut2_prop21/O
                         net (fo=1, routed)           0.000     5.698    compressor/ra/ra/rowadder_0/cascade_fa_44/prop[21]
    SLICE_X2Y97                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_44/carry4_inst5/S[1]
    SLICE_X2Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.100 r  compressor/ra/ra/rowadder_0/cascade_fa_44/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     6.100    compressor/ra/ra/rowadder_0/cascade_fa_44/carryout[23]
    SLICE_X2Y98                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_44/carry4_inst6/CI
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.257 r  compressor/ra/ra/rowadder_0/cascade_fa_44/carry4_inst6/O[0]
                         net (fo=1, routed)           2.122     8.378    dst24_OBUF[0]
    V16                                                               r  dst24_OBUF[0]_inst/I
    V16                  OBUF (Prop_obuf_I_O)         2.376    10.754 r  dst24_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.754    dst24[0]
    V16                                                               r  dst24[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src21_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst35[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.749ns  (logic 5.057ns (47.050%)  route 5.691ns (52.950%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         FDRE                         0.000     0.000 r  src21_reg[0]/C
    SLICE_X6Y109         FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src21_reg[0]/Q
                         net (fo=3, routed)           1.217     1.610    compressor/comp/gpc16/src21[0]
    SLICE_X8Y99                                                       r  compressor/comp/gpc16/lut4_prop1/I3
    SLICE_X8Y99          LUT4 (Prop_lut4_I3_O)        0.097     1.707 r  compressor/comp/gpc16/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.707    compressor/comp/gpc16/lut4_prop1_n_0
    SLICE_X8Y99                                                       r  compressor/comp/gpc16/carry4_inst0/S[1]
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     2.109 r  compressor/comp/gpc16/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.962     3.071    compressor/comp/gpc112/src2[4]
    SLICE_X10Y101                                                     r  compressor/comp/gpc112/lut5_prop3/I4
    SLICE_X10Y101        LUT5 (Prop_lut5_I4_O)        0.097     3.168 r  compressor/comp/gpc112/lut5_prop3/O
                         net (fo=1, routed)           0.000     3.168    compressor/comp/gpc112/lut5_prop3_n_0
    SLICE_X10Y101                                                     r  compressor/comp/gpc112/carry4_inst0/S[3]
    SLICE_X10Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.452 r  compressor/comp/gpc112/carry4_inst0/CO[3]
                         net (fo=2, routed)           1.007     4.458    compressor/comp/gpc198/stage2_26[0]
    SLICE_X7Y101                                                      r  compressor/comp/gpc198/lut4_prop0/I3
    SLICE_X7Y101         LUT4 (Prop_lut4_I3_O)        0.097     4.555 r  compressor/comp/gpc198/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.555    compressor/comp/gpc198/lut4_prop0_n_0
    SLICE_X7Y101                                                      r  compressor/comp/gpc198/carry4_inst0/S[0]
    SLICE_X7Y101         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     5.007 r  compressor/comp/gpc198/carry4_inst0/O[3]
                         net (fo=2, routed)           0.716     5.724    compressor/ra/ra/rowadder_0/cascade_fa_44/lut2_gene30_0[3]
    SLICE_X2Y99                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_44/lut2_prop29/I1
    SLICE_X2Y99          LUT2 (Prop_lut2_I1_O)        0.234     5.958 r  compressor/ra/ra/rowadder_0/cascade_fa_44/lut2_prop29/O
                         net (fo=1, routed)           0.000     5.958    compressor/ra/ra/rowadder_0/cascade_fa_44/prop[29]
    SLICE_X2Y99                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_44/carry4_inst7/S[1]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.360 r  compressor/ra/ra/rowadder_0/cascade_fa_44/carry4_inst7/CO[3]
                         net (fo=1, routed)           0.001     6.360    compressor/ra/ra/rowadder_0/cascade_fa_44/carryout[31]
    SLICE_X2Y100                                                      r  compressor/ra/ra/rowadder_0/cascade_fa_44/carry4_inst8/CI
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     6.597 r  compressor/ra/ra/rowadder_0/cascade_fa_44/carry4_inst8/O[3]
                         net (fo=1, routed)           1.789     8.386    dst35_OBUF[0]
    M16                                                               r  dst35_OBUF[0]_inst/I
    M16                  OBUF (Prop_obuf_I_O)         2.362    10.749 r  dst35_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.749    dst35[0]
    M16                                                               r  dst35[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src21_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst30[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.726ns  (logic 4.858ns (45.292%)  route 5.868ns (54.708%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT2=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         FDRE                         0.000     0.000 r  src21_reg[0]/C
    SLICE_X6Y109         FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src21_reg[0]/Q
                         net (fo=3, routed)           1.217     1.610    compressor/comp/gpc16/src21[0]
    SLICE_X8Y99                                                       r  compressor/comp/gpc16/lut4_prop1/I3
    SLICE_X8Y99          LUT4 (Prop_lut4_I3_O)        0.097     1.707 r  compressor/comp/gpc16/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.707    compressor/comp/gpc16/lut4_prop1_n_0
    SLICE_X8Y99                                                       r  compressor/comp/gpc16/carry4_inst0/S[1]
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     2.109 r  compressor/comp/gpc16/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.962     3.071    compressor/comp/gpc112/src2[4]
    SLICE_X10Y101                                                     r  compressor/comp/gpc112/lut5_prop3/I4
    SLICE_X10Y101        LUT5 (Prop_lut5_I4_O)        0.097     3.168 r  compressor/comp/gpc112/lut5_prop3/O
                         net (fo=1, routed)           0.000     3.168    compressor/comp/gpc112/lut5_prop3_n_0
    SLICE_X10Y101                                                     r  compressor/comp/gpc112/carry4_inst0/S[3]
    SLICE_X10Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.452 r  compressor/comp/gpc112/carry4_inst0/CO[3]
                         net (fo=2, routed)           1.007     4.458    compressor/comp/gpc198/stage2_26[0]
    SLICE_X7Y101                                                      r  compressor/comp/gpc198/lut4_prop0/I3
    SLICE_X7Y101         LUT4 (Prop_lut4_I3_O)        0.097     4.555 r  compressor/comp/gpc198/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.555    compressor/comp/gpc198/lut4_prop0_n_0
    SLICE_X7Y101                                                      r  compressor/comp/gpc198/carry4_inst0/S[0]
    SLICE_X7Y101         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     5.007 r  compressor/comp/gpc198/carry4_inst0/O[3]
                         net (fo=2, routed)           0.716     5.724    compressor/ra/ra/rowadder_0/cascade_fa_44/lut2_gene30_0[3]
    SLICE_X2Y99                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_44/lut2_prop29/I1
    SLICE_X2Y99          LUT2 (Prop_lut2_I1_O)        0.234     5.958 r  compressor/ra/ra/rowadder_0/cascade_fa_44/lut2_prop29/O
                         net (fo=1, routed)           0.000     5.958    compressor/ra/ra/rowadder_0/cascade_fa_44/prop[29]
    SLICE_X2Y99                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_44/carry4_inst7/S[1]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     6.390 r  compressor/ra/ra/rowadder_0/cascade_fa_44/carry4_inst7/O[2]
                         net (fo=1, routed)           1.966     8.356    dst30_OBUF[0]
    P15                                                               r  dst30_OBUF[0]_inst/I
    P15                  OBUF (Prop_obuf_I_O)         2.370    10.726 r  dst30_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.726    dst30[0]
    P15                                                               r  dst30[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src21_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst32[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.718ns  (logic 4.986ns (46.522%)  route 5.732ns (53.478%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         FDRE                         0.000     0.000 r  src21_reg[0]/C
    SLICE_X6Y109         FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src21_reg[0]/Q
                         net (fo=3, routed)           1.217     1.610    compressor/comp/gpc16/src21[0]
    SLICE_X8Y99                                                       r  compressor/comp/gpc16/lut4_prop1/I3
    SLICE_X8Y99          LUT4 (Prop_lut4_I3_O)        0.097     1.707 r  compressor/comp/gpc16/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.707    compressor/comp/gpc16/lut4_prop1_n_0
    SLICE_X8Y99                                                       r  compressor/comp/gpc16/carry4_inst0/S[1]
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     2.109 r  compressor/comp/gpc16/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.962     3.071    compressor/comp/gpc112/src2[4]
    SLICE_X10Y101                                                     r  compressor/comp/gpc112/lut5_prop3/I4
    SLICE_X10Y101        LUT5 (Prop_lut5_I4_O)        0.097     3.168 r  compressor/comp/gpc112/lut5_prop3/O
                         net (fo=1, routed)           0.000     3.168    compressor/comp/gpc112/lut5_prop3_n_0
    SLICE_X10Y101                                                     r  compressor/comp/gpc112/carry4_inst0/S[3]
    SLICE_X10Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.452 r  compressor/comp/gpc112/carry4_inst0/CO[3]
                         net (fo=2, routed)           1.007     4.458    compressor/comp/gpc198/stage2_26[0]
    SLICE_X7Y101                                                      r  compressor/comp/gpc198/lut4_prop0/I3
    SLICE_X7Y101         LUT4 (Prop_lut4_I3_O)        0.097     4.555 r  compressor/comp/gpc198/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.555    compressor/comp/gpc198/lut4_prop0_n_0
    SLICE_X7Y101                                                      r  compressor/comp/gpc198/carry4_inst0/S[0]
    SLICE_X7Y101         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     5.007 r  compressor/comp/gpc198/carry4_inst0/O[3]
                         net (fo=2, routed)           0.716     5.724    compressor/ra/ra/rowadder_0/cascade_fa_44/lut2_gene30_0[3]
    SLICE_X2Y99                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_44/lut2_prop29/I1
    SLICE_X2Y99          LUT2 (Prop_lut2_I1_O)        0.234     5.958 r  compressor/ra/ra/rowadder_0/cascade_fa_44/lut2_prop29/O
                         net (fo=1, routed)           0.000     5.958    compressor/ra/ra/rowadder_0/cascade_fa_44/prop[29]
    SLICE_X2Y99                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_44/carry4_inst7/S[1]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.360 r  compressor/ra/ra/rowadder_0/cascade_fa_44/carry4_inst7/CO[3]
                         net (fo=1, routed)           0.001     6.360    compressor/ra/ra/rowadder_0/cascade_fa_44/carryout[31]
    SLICE_X2Y100                                                      r  compressor/ra/ra/rowadder_0/cascade_fa_44/carry4_inst8/CI
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.517 r  compressor/ra/ra/rowadder_0/cascade_fa_44/carry4_inst8/O[0]
                         net (fo=1, routed)           1.829     8.347    dst32_OBUF[0]
    P17                                                               r  dst32_OBUF[0]_inst/I
    P17                  OBUF (Prop_obuf_I_O)         2.371    10.718 r  dst32_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.718    dst32[0]
    P17                                                               r  dst32[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src15_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src15_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.198ns  (logic 0.128ns (64.789%)  route 0.070ns (35.211%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE                         0.000     0.000 r  src15_reg[9]/C
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src15_reg[9]/Q
                         net (fo=5, routed)           0.070     0.198    src15[9]
    SLICE_X4Y97          FDRE                                         r  src15_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src13_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.199ns  (logic 0.128ns (64.163%)  route 0.071ns (35.837%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE                         0.000     0.000 r  src13_reg[9]/C
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src13_reg[9]/Q
                         net (fo=5, routed)           0.071     0.199    src13[9]
    SLICE_X5Y96          FDRE                                         r  src13_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src22_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src22_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.141ns (68.045%)  route 0.066ns (31.955%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDRE                         0.000     0.000 r  src22_reg[16]/C
    SLICE_X11Y102        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src22_reg[16]/Q
                         net (fo=3, routed)           0.066     0.207    src22[16]
    SLICE_X10Y102        FDRE                                         r  src22_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src24_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src24_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.141ns (68.013%)  route 0.066ns (31.987%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y103        FDRE                         0.000     0.000 r  src24_reg[7]/C
    SLICE_X11Y103        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src24_reg[7]/Q
                         net (fo=5, routed)           0.066     0.207    src24[7]
    SLICE_X10Y103        FDRE                                         r  src24_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src20_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src20_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.128ns (53.623%)  route 0.111ns (46.377%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE                         0.000     0.000 r  src20_reg[14]/C
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src20_reg[14]/Q
                         net (fo=5, routed)           0.111     0.239    src20[14]
    SLICE_X11Y98         FDRE                                         r  src20_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src16_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src16_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.128ns (53.404%)  route 0.112ns (46.596%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE                         0.000     0.000 r  src16_reg[14]/C
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src16_reg[14]/Q
                         net (fo=5, routed)           0.112     0.240    src16[14]
    SLICE_X9Y96          FDRE                                         r  src16_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src25_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src25_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.897%)  route 0.114ns (47.103%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDRE                         0.000     0.000 r  src25_reg[9]/C
    SLICE_X9Y104         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src25_reg[9]/Q
                         net (fo=2, routed)           0.114     0.242    src25[9]
    SLICE_X9Y104         FDRE                                         r  src25_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src11_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.128ns (52.580%)  route 0.115ns (47.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE                         0.000     0.000 r  src11_reg[9]/C
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src11_reg[9]/Q
                         net (fo=5, routed)           0.115     0.243    src11[9]
    SLICE_X5Y95          FDRE                                         r  src11_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src14_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src14_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.557%)  route 0.116ns (47.443%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE                         0.000     0.000 r  src14_reg[9]/C
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src14_reg[9]/Q
                         net (fo=5, routed)           0.116     0.244    src14[9]
    SLICE_X5Y98          FDRE                                         r  src14_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src11_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.141ns (57.549%)  route 0.104ns (42.451%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE                         0.000     0.000 r  src11_reg[3]/C
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src11_reg[3]/Q
                         net (fo=5, routed)           0.104     0.245    src11[3]
    SLICE_X5Y95          FDRE                                         r  src11_reg[4]/D
  -------------------------------------------------------------------    -------------------





