# digital-logic-design

This repo consists of 6 projects implemented with Verilog language, ModelSim environment, and Quartus.

- CA1: Basic Switch and Gate Structures in Verilog
- CA2: Gate, and Expressions in Verilog
- CA3: Small-scale RT Level Components, Iterative Logic
- CA4: Basic flip-flops and memory elements, Iterative structures
- CA5: Basic Counter with Frequency Divider
- CA6: RTL Processing Element Design and Implementation
