// Seed: 1099364816
module module_0 (
    output tri0 id_0,
    input supply0 id_1,
    input tri id_2,
    output uwire id_3,
    input wand id_4,
    output tri id_5,
    output tri1 id_6,
    input tri1 id_7,
    input wire id_8,
    input uwire id_9,
    input wire id_10,
    input tri1 id_11,
    input uwire id_12,
    output supply1 id_13,
    output supply1 id_14,
    input wire id_15,
    input tri0 id_16,
    output wand id_17,
    output tri id_18,
    input wand id_19,
    input uwire id_20,
    input tri0 id_21,
    input wor id_22,
    output uwire id_23
);
  logic id_25;
  ;
  assign module_1.id_1 = 0;
  logic id_26;
  wire  id_27;
endmodule
module module_1 (
    input  tri1  id_0,
    input  wor   id_1,
    output logic id_2,
    output wand  id_3
);
  always @(posedge -1'b0 or posedge 1'd0) if (1 && 1) id_2 = id_0;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0,
      id_3,
      id_1,
      id_3,
      id_3,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_3,
      id_3,
      id_0,
      id_0,
      id_3,
      id_3,
      id_0,
      id_0,
      id_1,
      id_0,
      id_3
  );
endmodule
