
---------- Begin Simulation Statistics ----------
final_tick                                 3192651000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 196113                       # Simulator instruction rate (inst/s)
host_mem_usage                                 887496                       # Number of bytes of host memory used
host_op_rate                                   244664                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    50.99                       # Real time elapsed on the host
host_tick_rate                               62611689                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      12475748                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003193                       # Number of seconds simulated
sim_ticks                                  3192651000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.626444                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  742219                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               745002                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 13                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3412                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1288180                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             164002                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          165229                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1227                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1985091                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  284692                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          381                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2005686                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1930492                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2630                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1967618                       # Number of branches committed
system.cpu.commit.bw_lim_events                942936                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls           92788                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           55099                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10054802                       # Number of instructions committed
system.cpu.commit.committedOps               12530549                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      6292840                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.991239                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.875404                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2921213     46.42%     46.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1368804     21.75%     68.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       430148      6.84%     75.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       286359      4.55%     79.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        75063      1.19%     80.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       125877      2.00%     82.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        27833      0.44%     83.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       114607      1.82%     85.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       942936     14.98%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      6292840                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               282682                       # Number of function calls committed.
system.cpu.commit.int_insts                  11829875                       # Number of committed integer instructions.
system.cpu.commit.loads                       2457360                       # Number of loads committed
system.cpu.commit.membars                       92725                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          199      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7602165     60.67%     60.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           46394      0.37%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                2      0.00%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              1      0.00%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              1      0.00%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              1      0.00%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             2      0.00%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             473      0.00%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             999      0.01%     61.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             796      0.01%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            576      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2457360     19.61%     80.67% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2421580     19.33%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          12530549                       # Class of committed instruction
system.cpu.commit.refs                        4878940                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     26238                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      12475748                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.638530                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.638530                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               3006541                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   801                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               741787                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               12609751                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1190882                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1912260                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2925                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2259                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                188861                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     1985091                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1642796                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       4632302                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1819                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       10141302                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    7414                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.310884                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1665460                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1190913                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.588226                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            6301469                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.004645                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.958186                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3913425     62.10%     62.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   150690      2.39%     64.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   261683      4.15%     68.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   288045      4.57%     73.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   232295      3.69%     76.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   230190      3.65%     80.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   302341      4.80%     85.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   182559      2.90%     88.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   740241     11.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6301469                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           83834                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 3157                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1973254                       # Number of branches executed
system.cpu.iew.exec_nop                         54956                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.982817                       # Inst execution rate
system.cpu.iew.exec_refs                      5036450                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    2425486                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    7277                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2466334                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              92854                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               628                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2429082                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            12586765                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2610964                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5762                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              12660887                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     33                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 47496                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2925                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 47531                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            72                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           187686                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          228                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       147473                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         8970                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         7499                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            228                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2582                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            575                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   9886637                       # num instructions consuming a value
system.cpu.iew.wb_count                      12508741                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.558335                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5520053                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.958989                       # insts written-back per cycle
system.cpu.iew.wb_sent                       12511626                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 15736220                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9185303                       # number of integer regfile writes
system.cpu.ipc                               1.566097                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.566097                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               218      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7577954     59.83%     59.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                46437      0.37%     60.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     5      0.00%     60.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   1      0.00%     60.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   1      0.00%     60.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   5      0.00%     60.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     60.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     60.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     60.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  2      0.00%     60.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     60.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  515      0.00%     60.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     60.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1120      0.01%     60.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  858      0.01%     60.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     60.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 621      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2612434     20.62%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2426478     19.16%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12666649                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      215931                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.017047                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   15191      7.04%      7.04% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      7.04% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      7.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      7.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      7.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      7.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      7.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      7.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      7.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      7.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      7.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      7.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      7.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     39      0.02%      7.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     28      0.01%      7.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      7.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      7.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      7.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      7.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      7.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      7.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      7.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      7.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      7.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      7.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      7.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      7.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      7.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      7.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      7.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      7.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      7.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      7.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      7.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      7.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      7.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      7.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      7.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      7.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      7.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      7.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      7.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      7.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      7.07% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  96367     44.63%     51.69% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                104306     48.31%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               12855193                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           31796659                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     12481914                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          12558963                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   12438955                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  12666649                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               92854                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           56050                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               554                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             65                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        34598                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       6301469                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.010110                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.294950                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2516244     39.93%     39.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              973565     15.45%     55.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              576191      9.14%     64.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              556175      8.83%     73.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              714866     11.34%     84.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              387493      6.15%     90.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              210234      3.34%     94.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              119764      1.90%     96.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              246937      3.92%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6301469                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.983719                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  27169                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              54593                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        26827                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             29110                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads            215211                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           155581                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2466334                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2429082                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9648354                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 370905                       # number of misc regfile writes
system.cpu.numCycles                          6385303                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pred_regfile_reads                       1                       # number of predicate regfile reads
system.cpu.rename.BlockCycles                    8919                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11280741                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    101                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1240407                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                      3                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    59                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              17913384                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               12599216                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            11348008                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2051498                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  15364                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2925                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                202545                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    67248                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         15625344                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles        2795175                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts             140338                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    713430                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts          92854                       # count of temporary serializing insts renamed
system.cpu.rename.vec_pred_rename_lookups            1                       # Number of vector predicate rename lookups
system.cpu.rename.vec_rename_lookups            19146                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     17933849                       # The number of ROB reads
system.cpu.rob.rob_writes                    25180009                       # The number of ROB writes
system.cpu.timesIdled                             784                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    17727                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   14562                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    62                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5424                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         4878                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        11603                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1872                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1733                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1733                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1872                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1819                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         9029                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   9029                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       230720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  230720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5424                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5424    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5424                       # Request fanout histogram
system.membus.reqLayer0.occupancy             6554000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           19098750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3192651000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              3115                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         3624                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          458                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             794                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1791                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1791                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1283                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1832                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1819                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1819                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3022                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        15306                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 18328                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       111296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       463808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 575104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               2                       # Total snoops (count)
system.tol2bus.snoopTraffic                       128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             6727                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001338                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.036555                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   6718     99.87%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      9      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               6727                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            9883500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6345499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1924999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3192651000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  113                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1186                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1299                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 113                       # number of overall hits
system.l2.overall_hits::.cpu.data                1186                       # number of overall hits
system.l2.overall_hits::total                    1299                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1168                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2437                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3605                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1168                       # number of overall misses
system.l2.overall_misses::.cpu.data              2437                       # number of overall misses
system.l2.overall_misses::total                  3605                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     91795500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    195152500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        286948000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     91795500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    195152500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       286948000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1281                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             3623                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4904                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1281                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            3623                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4904                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.911788                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.672647                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.735114                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.911788                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.672647                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.735114                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78592.037671                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80078.990562                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79597.226075                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78592.037671                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80078.990562                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79597.226075                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1168                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2437                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3605                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1168                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2437                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3605                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     80115500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    170782500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    250898000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     80115500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    170782500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    250898000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.911788                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.672647                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.735114                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.911788                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.672647                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.735114                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68592.037671                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70078.990562                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69597.226075                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68592.037671                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70078.990562                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69597.226075                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         3624                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             3624                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         3624                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         3624                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          458                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              458                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          458                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          458                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                58                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    58                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1733                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1733                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    137820000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     137820000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          1791                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1791                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.967616                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.967616                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79526.832083                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79526.832083                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1733                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1733                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    120490000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    120490000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.967616                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.967616                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69526.832083                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69526.832083                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            113                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                113                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1168                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1168                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     91795500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     91795500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1281                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1281                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.911788                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.911788                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78592.037671                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78592.037671                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1168                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1168                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     80115500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     80115500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.911788                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.911788                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68592.037671                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68592.037671                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1128                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1128                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          704                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             704                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     57332500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     57332500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1832                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1832                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.384279                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.384279                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81438.210227                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81438.210227                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          704                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          704                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     50292500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     50292500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.384279                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.384279                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71438.210227                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71438.210227                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data         1819                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1819                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data         1819                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1819                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data         1819                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1819                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     43061500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     43061500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 23673.172073                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 23673.172073                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3192651000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4198.155150                       # Cycle average of tags in use
system.l2.tags.total_refs                        9780                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5424                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.803097                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1509.337209                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1149.890554                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1538.927386                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.011515                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.008773                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.011741                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.032029                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5424                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          497                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4871                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.041382                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     98216                       # Number of tag accesses
system.l2.tags.data_accesses                    98216                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3192651000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          74752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         155968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             230720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        74752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         74752                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2437                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3605                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          23413771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          48852192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              72265963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     23413771                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         23413771                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         23413771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         48852192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             72265963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1168.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2437.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000574000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                7927                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3605                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3605                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                66                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     34816000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   18025000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               102409750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9657.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28407.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2805                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3605                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2846                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     447                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          800                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    288.400000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   226.796914                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   215.344669                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          131     16.38%     16.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          117     14.62%     31.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          429     53.62%     84.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           43      5.38%     90.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            8      1.00%     91.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           17      2.12%     93.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           17      2.12%     95.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      1.00%     96.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           30      3.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          800                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 230720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  230720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        72.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     72.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3191694000                       # Total gap between requests
system.mem_ctrls.avgGap                     885352.01                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        74752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       155968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 23413771.188896000385                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 48852192.112448245287                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2437                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     32051500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     70358250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27441.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28870.85                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    77.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              3120180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1658415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            13715940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     252002400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        896006370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        471446400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1637949705                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        513.037506                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1218194000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    106600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1867857000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2591820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1377585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            12023760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     252002400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        582654570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        735321600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1585971735                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        496.757001                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1906794000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    106600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1179257000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3192651000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1641157                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1641157                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1641157                       # number of overall hits
system.cpu.icache.overall_hits::total         1641157                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1639                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1639                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1639                       # number of overall misses
system.cpu.icache.overall_misses::total          1639                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    116749500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    116749500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    116749500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    116749500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1642796                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1642796                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1642796                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1642796                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000998                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000998                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000998                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000998                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71232.153752                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71232.153752                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71232.153752                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71232.153752                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          458                       # number of writebacks
system.cpu.icache.writebacks::total               458                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          356                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          356                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          356                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          356                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1283                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1283                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1283                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1283                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     94930000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     94930000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     94930000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     94930000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000781                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000781                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000781                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000781                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73990.646921                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73990.646921                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73990.646921                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73990.646921                       # average overall mshr miss latency
system.cpu.icache.replacements                    458                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1641157                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1641157                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1639                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1639                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    116749500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    116749500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1642796                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1642796                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000998                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000998                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71232.153752                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71232.153752                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          356                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          356                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1283                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1283                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     94930000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     94930000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000781                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000781                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73990.646921                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73990.646921                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3192651000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3192651000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           812.919439                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1642440                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1283                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1280.155885                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   812.919439                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.793867                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.793867                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          823                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          823                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.803711                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3286875                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3286875                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3192651000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3192651000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3192651000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3192651000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3192651000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4457650                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4457650                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4506543                       # number of overall hits
system.cpu.dcache.overall_hits::total         4506543                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7764                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7764                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         8279                       # number of overall misses
system.cpu.dcache.overall_misses::total          8279                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    420232428                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    420232428                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    420232428                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    420232428                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4465414                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4465414                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4514822                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4514822                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001739                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001739                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001834                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001834                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54125.763524                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54125.763524                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 50758.838990                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50758.838990                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          858                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                56                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.321429                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3624                       # number of writebacks
system.cpu.dcache.writebacks::total              3624                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2730                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2730                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2730                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2730                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5034                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5034                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5444                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5444                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    268409928                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    268409928                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    282978928                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    282978928                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001127                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001127                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001206                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001206                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 53319.413588                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53319.413588                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 51979.964732                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51979.964732                       # average overall mshr miss latency
system.cpu.dcache.replacements                   4418                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2133843                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2133843                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2700                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2700                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    114745500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    114745500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2136543                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2136543                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001264                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001264                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42498.333333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42498.333333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          951                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          951                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1749                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1749                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     82025000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     82025000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000819                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000819                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 46898.227559                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46898.227559                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      2323807                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2323807                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3258                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3258                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    234250000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    234250000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      2327065                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2327065                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001400                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001400                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71899.938613                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71899.938613                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1779                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1779                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1479                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1479                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    116954000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    116954000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000636                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000636                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79076.402975                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79076.402975                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        48893                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         48893                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          515                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          515                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        49408                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        49408                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.010423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.010423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          410                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          410                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     14569000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     14569000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.008298                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.008298                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 35534.146341                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 35534.146341                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data         1806                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total         1806                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     71236928                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     71236928                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data         1806                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total         1806                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 39444.589147                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 39444.589147                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data         1806                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total         1806                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     69430928                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     69430928                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 38444.589147                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 38444.589147                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        92751                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        92751                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        14000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        14000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        92752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        92752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        14000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        14000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data        92725                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        92725                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        92725                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        92725                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3192651000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1007.757891                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4697463                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5442                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            863.186880                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            254500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1007.757891                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984139                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984139                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          499                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          467                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9406040                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9406040                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3192651000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3192651000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
