// Seed: 3557751976
module module_0 (
    output wire id_0,
    output supply0 id_1,
    input wire id_2,
    output wire id_3
);
  wire id_5;
  assign module_1.id_1 = 0;
  assign id_1 = id_2;
endmodule
module module_0 #(
    parameter id_6 = 32'd61
) (
    input wire id_0,
    input supply1 id_1,
    input tri id_2
    , id_23,
    input supply0 id_3,
    input tri1 id_4,
    output wire module_1,
    input wor _id_6,
    input supply1 id_7,
    output supply0 id_8,
    input tri1 id_9,
    input tri0 id_10,
    input tri0 id_11,
    input supply0 id_12,
    output tri id_13,
    input tri0 id_14,
    input supply0 id_15,
    output wire id_16,
    input tri id_17,
    output wor id_18,
    output uwire id_19,
    output tri id_20,
    output tri1 id_21
);
  logic [id_6 : 1] id_24 = 1;
  wire id_25;
  module_0 modCall_1 (
      id_20,
      id_21,
      id_11,
      id_20
  );
endmodule
