// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module RRArbiter_1(	// src/main/scala/chisel3/util/Arbiter.scala:118:7
  input        clock,	// src/main/scala/chisel3/util/Arbiter.scala:118:7
               io_in_0_valid,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [7:0] io_in_0_bits_rsAddr,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input        io_in_1_valid,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [7:0] io_in_1_bits_rsAddr,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input        io_in_2_valid,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [7:0] io_in_2_bits_rsAddr,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
               io_in_3_bits_rsAddr,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input        io_in_4_valid,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [7:0] io_in_4_bits_rsAddr,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input        io_in_5_valid,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [7:0] io_in_5_bits_rsAddr,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input        io_in_6_valid,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [7:0] io_in_6_bits_rsAddr,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
               io_in_7_bits_rsAddr,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input        io_in_8_valid,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [7:0] io_in_8_bits_rsAddr,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input        io_in_9_valid,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [7:0] io_in_9_bits_rsAddr,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input        io_in_10_valid,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [7:0] io_in_10_bits_rsAddr,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
               io_in_11_bits_rsAddr,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input        io_in_12_valid,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [7:0] io_in_12_bits_rsAddr,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input        io_in_13_valid,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [7:0] io_in_13_bits_rsAddr,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input        io_in_14_valid,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [7:0] io_in_14_bits_rsAddr,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
               io_in_15_bits_rsAddr,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output       io_out_valid,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output [7:0] io_out_bits_rsAddr,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output [3:0] io_chosen	// src/main/scala/chisel3/util/Arbiter.scala:52:14
);

  wire [3:0]       io_chosen_choice;	// src/main/scala/chisel3/util/Arbiter.scala:94:{24,33}
  wire [15:0]      _GEN =
    {{1'h0},
     {io_in_14_valid},
     {io_in_13_valid},
     {io_in_12_valid},
     {1'h0},
     {io_in_10_valid},
     {io_in_9_valid},
     {io_in_8_valid},
     {1'h0},
     {io_in_6_valid},
     {io_in_5_valid},
     {io_in_4_valid},
     {1'h0},
     {io_in_2_valid},
     {io_in_1_valid},
     {io_in_0_valid}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7
  wire             io_out_valid_0 = _GEN[io_chosen_choice];	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}
  wire [15:0][7:0] _GEN_0 =
    {{io_in_15_bits_rsAddr},
     {io_in_14_bits_rsAddr},
     {io_in_13_bits_rsAddr},
     {io_in_12_bits_rsAddr},
     {io_in_11_bits_rsAddr},
     {io_in_10_bits_rsAddr},
     {io_in_9_bits_rsAddr},
     {io_in_8_bits_rsAddr},
     {io_in_7_bits_rsAddr},
     {io_in_6_bits_rsAddr},
     {io_in_5_bits_rsAddr},
     {io_in_4_bits_rsAddr},
     {io_in_3_bits_rsAddr},
     {io_in_2_bits_rsAddr},
     {io_in_1_bits_rsAddr},
     {io_in_0_bits_rsAddr}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16
  reg  [3:0]       ctrl_validMask_grantMask_lastGrant;	// src/main/scala/chisel3/util/Arbiter.scala:81:33
  wire             ctrl_validMask_1 =
    io_in_1_valid & ctrl_validMask_grantMask_lastGrant == 4'h0;	// src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49, :83:76, :92:{26,35}
  wire             ctrl_validMask_2 =
    io_in_2_valid & ctrl_validMask_grantMask_lastGrant < 4'h2;	// src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49, :83:76, :92:{26,35}
  wire             ctrl_validMask_4 =
    io_in_4_valid & ctrl_validMask_grantMask_lastGrant < 4'h4;	// src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49, :83:76, :92:{26,35}
  wire             ctrl_validMask_5 =
    io_in_5_valid & ctrl_validMask_grantMask_lastGrant < 4'h5;	// src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49, :83:76, :92:{26,35}
  wire             ctrl_validMask_6 =
    io_in_6_valid & ctrl_validMask_grantMask_lastGrant < 4'h6;	// src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49, :83:76, :92:{26,35}
  wire             ctrl_validMask_8 =
    io_in_8_valid & ~(ctrl_validMask_grantMask_lastGrant[3]);	// src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49, :83:76
  wire             ctrl_validMask_9 =
    io_in_9_valid & ctrl_validMask_grantMask_lastGrant < 4'h9;	// src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49, :83:76
  wire             ctrl_validMask_10 =
    io_in_10_valid & ctrl_validMask_grantMask_lastGrant < 4'hA;	// src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49, :83:76
  wire             ctrl_validMask_12 =
    io_in_12_valid & ctrl_validMask_grantMask_lastGrant[3:2] != 2'h3;	// src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49, :83:76
  wire             ctrl_validMask_13 =
    io_in_13_valid & ctrl_validMask_grantMask_lastGrant < 4'hD;	// src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49, :83:76
  wire             ctrl_validMask_14 =
    io_in_14_valid & ctrl_validMask_grantMask_lastGrant[3:1] != 3'h7;	// src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49, :83:76
  wire [3:0]       _GEN_1 =
    io_in_0_valid
      ? 4'h0
      : io_in_1_valid
          ? 4'h1
          : io_in_2_valid
              ? 4'h2
              : io_in_4_valid
                  ? 4'h4
                  : io_in_5_valid
                      ? 4'h5
                      : io_in_6_valid
                          ? 4'h6
                          : io_in_8_valid
                              ? 4'h8
                              : io_in_9_valid
                                  ? 4'h9
                                  : io_in_10_valid
                                      ? 4'hA
                                      : io_in_12_valid
                                          ? 4'hC
                                          : io_in_13_valid
                                              ? 4'hD
                                              : {3'h7, ~io_in_14_valid};	// src/main/scala/chisel3/util/Arbiter.scala:82:49, :90:41, :92:{26,35}
  assign io_chosen_choice =
    ctrl_validMask_1
      ? 4'h1
      : ctrl_validMask_2
          ? 4'h2
          : ctrl_validMask_4
              ? 4'h4
              : ctrl_validMask_5
                  ? 4'h5
                  : ctrl_validMask_6
                      ? 4'h6
                      : ctrl_validMask_8
                          ? 4'h8
                          : ctrl_validMask_9
                              ? 4'h9
                              : ctrl_validMask_10
                                  ? 4'hA
                                  : ctrl_validMask_12
                                      ? 4'hC
                                      : ctrl_validMask_13
                                          ? 4'hD
                                          : ctrl_validMask_14 ? 4'hE : _GEN_1;	// src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76, :92:{26,35}, :94:{24,33}
  always @(posedge clock) begin	// src/main/scala/chisel3/util/Arbiter.scala:118:7
    if (io_out_valid_0) begin	// src/main/scala/chisel3/util/Arbiter.scala:55:16
      if (ctrl_validMask_1)	// src/main/scala/chisel3/util/Arbiter.scala:83:76
        ctrl_validMask_grantMask_lastGrant <= 4'h1;	// src/main/scala/chisel3/util/Arbiter.scala:81:33, :92:{26,35}
      else if (ctrl_validMask_2)	// src/main/scala/chisel3/util/Arbiter.scala:83:76
        ctrl_validMask_grantMask_lastGrant <= 4'h2;	// src/main/scala/chisel3/util/Arbiter.scala:81:33, :92:{26,35}
      else if (ctrl_validMask_4)	// src/main/scala/chisel3/util/Arbiter.scala:83:76
        ctrl_validMask_grantMask_lastGrant <= 4'h4;	// src/main/scala/chisel3/util/Arbiter.scala:81:33, :92:{26,35}
      else if (ctrl_validMask_5)	// src/main/scala/chisel3/util/Arbiter.scala:83:76
        ctrl_validMask_grantMask_lastGrant <= 4'h5;	// src/main/scala/chisel3/util/Arbiter.scala:81:33, :92:{26,35}
      else if (ctrl_validMask_6)	// src/main/scala/chisel3/util/Arbiter.scala:83:76
        ctrl_validMask_grantMask_lastGrant <= 4'h6;	// src/main/scala/chisel3/util/Arbiter.scala:81:33, :92:{26,35}
      else if (ctrl_validMask_8)	// src/main/scala/chisel3/util/Arbiter.scala:83:76
        ctrl_validMask_grantMask_lastGrant <= 4'h8;	// src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49
      else if (ctrl_validMask_9)	// src/main/scala/chisel3/util/Arbiter.scala:83:76
        ctrl_validMask_grantMask_lastGrant <= 4'h9;	// src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49
      else if (ctrl_validMask_10)	// src/main/scala/chisel3/util/Arbiter.scala:83:76
        ctrl_validMask_grantMask_lastGrant <= 4'hA;	// src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49
      else if (ctrl_validMask_12)	// src/main/scala/chisel3/util/Arbiter.scala:83:76
        ctrl_validMask_grantMask_lastGrant <= 4'hC;	// src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49
      else if (ctrl_validMask_13)	// src/main/scala/chisel3/util/Arbiter.scala:83:76
        ctrl_validMask_grantMask_lastGrant <= 4'hD;	// src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49
      else if (ctrl_validMask_14)	// src/main/scala/chisel3/util/Arbiter.scala:83:76
        ctrl_validMask_grantMask_lastGrant <= 4'hE;	// src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49
      else	// src/main/scala/chisel3/util/Arbiter.scala:83:76
        ctrl_validMask_grantMask_lastGrant <= _GEN_1;	// src/main/scala/chisel3/util/Arbiter.scala:81:33, :92:{26,35}
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Arbiter.scala:118:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Arbiter.scala:118:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Arbiter.scala:118:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Arbiter.scala:118:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Arbiter.scala:118:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Arbiter.scala:118:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Arbiter.scala:118:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Arbiter.scala:118:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Arbiter.scala:118:7
        ctrl_validMask_grantMask_lastGrant = _RANDOM[/*Zero width*/ 1'b0][3:0];	// src/main/scala/chisel3/util/Arbiter.scala:81:33, :118:7
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Arbiter.scala:118:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Arbiter.scala:118:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_out_valid = io_out_valid_0;	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7
  assign io_out_bits_rsAddr = _GEN_0[io_chosen_choice];	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}, :118:7
  assign io_chosen = io_chosen_choice;	// src/main/scala/chisel3/util/Arbiter.scala:94:{24,33}, :118:7
endmodule

