$date
	Thu Feb 08 22:53:05 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module prio_enco_8x3_tst $end
$var wire 3 ! d_out [2:0] $end
$var reg 8 " d_in [7:0] $end
$scope module u1 $end
$var wire 8 # d_in [7:0] $end
$var wire 3 $ d_out [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b111 $
b11001100 #
b11001100 "
b111 !
$end
#10000
b110 !
b110 $
b1100110 "
b1100110 #
#20000
b101 !
b101 $
b110011 "
b110011 #
#30000
b100 !
b100 $
b10010 "
b10010 #
#40000
b11 !
b11 $
b1001 "
b1001 #
#50000
b10 !
b10 $
b100 "
b100 #
#60000
b1 !
b1 $
b11 "
b11 #
#70000
b0 !
b0 $
b1 "
b1 #
#80000
bx !
bx $
b0 "
b0 #
#90000
