

Implementation tool: Xilinx Vivado v.2025.1.1
Project:             project_1
Solution:            hls
Device target:       xczu3eg-sbva484-1-e
Report date:         Mon Feb 23 01:07:38 EST 2026

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:          15921
FF:           11898
DSP:            120
BRAM:            92
URAM:             0
LATCH:            0
SRL:            225
CLB:           3473

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      4.780
CP achieved post-implementation: 5.769
Timing met
