@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)
@N: MT206 |Auto Constrain mode is enabled
@N: FX271 :"e:\github_repos\gray_code_core\gray_code_core\hdl\gray_to_binary_freq_test.vhd":45:2:45:3|Replicating instance g_buf[31] (in view: work.gray_to_binary_freq_test(architecture_gray_to_binary_freq_test)) with 4 loads 1 time to improve timing.
@N: FX271 :"e:\github_repos\gray_code_core\gray_code_core\hdl\gray_to_binary_freq_test.vhd":45:2:45:3|Replicating instance g_buf[26] (in view: work.gray_to_binary_freq_test(architecture_gray_to_binary_freq_test)) with 4 loads 1 time to improve timing.
@N: FX271 :"e:\github_repos\gray_code_core\gray_code_core\hdl\gray_to_binary_freq_test.vhd":45:2:45:3|Replicating instance g_buf[30] (in view: work.gray_to_binary_freq_test(architecture_gray_to_binary_freq_test)) with 4 loads 1 time to improve timing.
@N: FX271 :"e:\github_repos\gray_code_core\gray_code_core\hdl\gray_to_binary_freq_test.vhd":45:2:45:3|Replicating instance g_buf[27] (in view: work.gray_to_binary_freq_test(architecture_gray_to_binary_freq_test)) with 4 loads 1 time to improve timing.
@N: FX271 :"e:\github_repos\gray_code_core\gray_code_core\hdl\gray_to_binary_freq_test.vhd":45:2:45:3|Replicating instance g_buf[23] (in view: work.gray_to_binary_freq_test(architecture_gray_to_binary_freq_test)) with 15 loads 2 times to improve timing.
@N: FP130 |Promoting Net RSTn on CLKINT  I_76 
@N: FP130 |Promoting Net CLK on CLKINT  I_77 
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
