###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =         1002   # Number of DRAM cycles
epoch_num                      =            0   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =           40   # Number of WRITE/WRITEP commands
num_reads_done                 =           53   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =            0   # Number of REF commands
num_read_row_hits              =           51   # Number of read row buffer hits
num_read_cmds                  =           87   # Number of READ/READP commands
num_writes_done                =           44   # Number of read requests issued
num_write_row_hits             =           21   # Number of write row buffer hits
num_act_cmds                   =           55   # Number of ACT commands
num_pre_cmds                   =           40   # Number of PRE commands
num_ondemand_pres              =           40   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =          960   # Cyles of rank active rank.0
rank_active_cycles.1           =          860   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =           42   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =          142   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =            1   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          100   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            1   # Write cmd latency (cycles)
write_latency[60-79]           =            4   # Write cmd latency (cycles)
write_latency[80-99]           =            8   # Write cmd latency (cycles)
write_latency[100-119]         =            4   # Write cmd latency (cycles)
write_latency[120-139]         =            1   # Write cmd latency (cycles)
write_latency[140-159]         =            3   # Write cmd latency (cycles)
write_latency[160-179]         =            4   # Write cmd latency (cycles)
write_latency[180-199]         =            3   # Write cmd latency (cycles)
write_latency[200-]            =           12   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           15   # Read request latency (cycles)
read_latency[20-39]            =           27   # Read request latency (cycles)
read_latency[40-59]            =            6   # Read request latency (cycles)
read_latency[60-79]            =            4   # Read request latency (cycles)
read_latency[80-99]            =            0   # Read request latency (cycles)
read_latency[100-119]          =            1   # Read request latency (cycles)
read_latency[120-139]          =            0   # Read request latency (cycles)
read_latency[140-159]          =            0   # Read request latency (cycles)
read_latency[160-179]          =            0   # Read request latency (cycles)
read_latency[180-199]          =            0   # Read request latency (cycles)
read_latency[200-]             =            0   # Read request latency (cycles)
ref_energy                     =            0   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =       127872   # Write energy
read_energy                    =       278122   # Read energy
act_energy                     =       468666   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =      16329.6   # Precharge standby energy rank.0
pre_stb_energy.1               =      55209.6   # Precharge standby energy rank.1
act_stb_energy.0               =       528768   # Active standby energy rank.0
act_stb_energy.1               =       473688   # Active standby energy rank.1
average_read_latency           =      32.3962   # Average read request latency (cycles)
average_interarrival           =      9.92079   # Average request interarrival latency (cycles)
total_energy                   =  1.94865e+06   # Total energy (pJ)
average_power                  =      1944.77   # Average power (mW)
average_bandwidth              =      4.95649   # Average bandwidth
