// Seed: 1165456044
module module_0 (
    input  wire id_0,
    output tri0 id_1,
    input  tri1 id_2
);
  tri0 id_4;
  reg  id_5;
  always @(negedge id_4 or posedge 1) id_5 <= "";
endmodule
module module_1 (
    output uwire id_0,
    output supply0 id_1,
    input wor id_2,
    input supply0 id_3,
    output tri id_4,
    input supply1 id_5,
    input tri id_6,
    input supply1 id_7,
    output wand id_8,
    output supply1 id_9,
    output uwire id_10,
    output wor id_11,
    output wire id_12,
    input uwire id_13,
    input supply0 id_14,
    output wire id_15,
    input wand id_16,
    input supply0 id_17,
    output uwire id_18,
    input wand id_19,
    output tri0 id_20,
    input tri0 id_21,
    output supply0 id_22,
    input wor id_23,
    input tri0 id_24,
    output tri id_25,
    input supply1 id_26,
    input tri0 id_27,
    output wor id_28
);
  wire id_30;
  assign id_20 = 1'b0;
  module_0(
      id_6, id_15, id_2
  );
endmodule
