# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../reaction_timer.srcs/sources_1/new/clk_divider.vhd" \
"../../../../reaction_timer.srcs/sources_1/new/counter_3b.vhd" \
"../../../../reaction_timer.srcs/sources_1/new/counter_9i_plus.vhd" \
"../../../../reaction_timer.srcs/sources_1/new/decoder_3b.vhd" \
"../../../../reaction_timer.srcs/sources_1/new/seven_seg_decoder.vhd" \
"../../../../reaction_timer.srcs/sim_1/new/main_tb.vhd" \

# Do not sort compile order
nosort
