/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.3
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* VL1 */
#define VL1__0__DR CYREG_GPIO_PRT2_DR
#define VL1__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define VL1__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define VL1__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define VL1__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define VL1__0__HSIOM_MASK 0x00000F00u
#define VL1__0__HSIOM_SHIFT 8u
#define VL1__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define VL1__0__INTR CYREG_GPIO_PRT2_INTR
#define VL1__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define VL1__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define VL1__0__MASK 0x04u
#define VL1__0__PC CYREG_GPIO_PRT2_PC
#define VL1__0__PC2 CYREG_GPIO_PRT2_PC2
#define VL1__0__PORT 2u
#define VL1__0__PS CYREG_GPIO_PRT2_PS
#define VL1__0__SHIFT 2u
#define VL1__DR CYREG_GPIO_PRT2_DR
#define VL1__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define VL1__DR_INV CYREG_GPIO_PRT2_DR_INV
#define VL1__DR_SET CYREG_GPIO_PRT2_DR_SET
#define VL1__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define VL1__INTR CYREG_GPIO_PRT2_INTR
#define VL1__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define VL1__INTSTAT CYREG_GPIO_PRT2_INTR
#define VL1__MASK 0x04u
#define VL1__PC CYREG_GPIO_PRT2_PC
#define VL1__PC2 CYREG_GPIO_PRT2_PC2
#define VL1__PORT 2u
#define VL1__PS CYREG_GPIO_PRT2_PS
#define VL1__SHIFT 2u

/* VL2 */
#define VL2__0__DR CYREG_GPIO_PRT2_DR
#define VL2__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define VL2__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define VL2__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define VL2__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define VL2__0__HSIOM_MASK 0x000000F0u
#define VL2__0__HSIOM_SHIFT 4u
#define VL2__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define VL2__0__INTR CYREG_GPIO_PRT2_INTR
#define VL2__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define VL2__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define VL2__0__MASK 0x02u
#define VL2__0__PC CYREG_GPIO_PRT2_PC
#define VL2__0__PC2 CYREG_GPIO_PRT2_PC2
#define VL2__0__PORT 2u
#define VL2__0__PS CYREG_GPIO_PRT2_PS
#define VL2__0__SHIFT 1u
#define VL2__DR CYREG_GPIO_PRT2_DR
#define VL2__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define VL2__DR_INV CYREG_GPIO_PRT2_DR_INV
#define VL2__DR_SET CYREG_GPIO_PRT2_DR_SET
#define VL2__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define VL2__INTR CYREG_GPIO_PRT2_INTR
#define VL2__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define VL2__INTSTAT CYREG_GPIO_PRT2_INTR
#define VL2__MASK 0x02u
#define VL2__PC CYREG_GPIO_PRT2_PC
#define VL2__PC2 CYREG_GPIO_PRT2_PC2
#define VL2__PORT 2u
#define VL2__PS CYREG_GPIO_PRT2_PS
#define VL2__SHIFT 1u

/* VL3 */
#define VL3__0__DR CYREG_GPIO_PRT2_DR
#define VL3__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define VL3__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define VL3__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define VL3__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define VL3__0__HSIOM_MASK 0x0000000Fu
#define VL3__0__HSIOM_SHIFT 0u
#define VL3__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define VL3__0__INTR CYREG_GPIO_PRT2_INTR
#define VL3__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define VL3__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define VL3__0__MASK 0x01u
#define VL3__0__PC CYREG_GPIO_PRT2_PC
#define VL3__0__PC2 CYREG_GPIO_PRT2_PC2
#define VL3__0__PORT 2u
#define VL3__0__PS CYREG_GPIO_PRT2_PS
#define VL3__0__SHIFT 0u
#define VL3__DR CYREG_GPIO_PRT2_DR
#define VL3__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define VL3__DR_INV CYREG_GPIO_PRT2_DR_INV
#define VL3__DR_SET CYREG_GPIO_PRT2_DR_SET
#define VL3__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define VL3__INTR CYREG_GPIO_PRT2_INTR
#define VL3__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define VL3__INTSTAT CYREG_GPIO_PRT2_INTR
#define VL3__MASK 0x01u
#define VL3__PC CYREG_GPIO_PRT2_PC
#define VL3__PC2 CYREG_GPIO_PRT2_PC2
#define VL3__PORT 2u
#define VL3__PS CYREG_GPIO_PRT2_PS
#define VL3__SHIFT 0u

/* Buzzer */
#define Buzzer__0__DR CYREG_GPIO_PRT1_DR
#define Buzzer__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Buzzer__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Buzzer__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Buzzer__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Buzzer__0__HSIOM_MASK 0xF0000000u
#define Buzzer__0__HSIOM_SHIFT 28u
#define Buzzer__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Buzzer__0__INTR CYREG_GPIO_PRT1_INTR
#define Buzzer__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Buzzer__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Buzzer__0__MASK 0x80u
#define Buzzer__0__PC CYREG_GPIO_PRT1_PC
#define Buzzer__0__PC2 CYREG_GPIO_PRT1_PC2
#define Buzzer__0__PORT 1u
#define Buzzer__0__PS CYREG_GPIO_PRT1_PS
#define Buzzer__0__SHIFT 7u
#define Buzzer__DR CYREG_GPIO_PRT1_DR
#define Buzzer__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Buzzer__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Buzzer__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Buzzer__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Buzzer__INTR CYREG_GPIO_PRT1_INTR
#define Buzzer__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Buzzer__INTSTAT CYREG_GPIO_PRT1_INTR
#define Buzzer__MASK 0x80u
#define Buzzer__PC CYREG_GPIO_PRT1_PC
#define Buzzer__PC2 CYREG_GPIO_PRT1_PC2
#define Buzzer__PORT 1u
#define Buzzer__PS CYREG_GPIO_PRT1_PS
#define Buzzer__SHIFT 7u

/* LED_RO */
#define LED_RO__0__DR CYREG_GPIO_PRT1_DR
#define LED_RO__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define LED_RO__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define LED_RO__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define LED_RO__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define LED_RO__0__HSIOM_MASK 0x0000000Fu
#define LED_RO__0__HSIOM_SHIFT 0u
#define LED_RO__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define LED_RO__0__INTR CYREG_GPIO_PRT1_INTR
#define LED_RO__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define LED_RO__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define LED_RO__0__MASK 0x01u
#define LED_RO__0__PC CYREG_GPIO_PRT1_PC
#define LED_RO__0__PC2 CYREG_GPIO_PRT1_PC2
#define LED_RO__0__PORT 1u
#define LED_RO__0__PS CYREG_GPIO_PRT1_PS
#define LED_RO__0__SHIFT 0u
#define LED_RO__DR CYREG_GPIO_PRT1_DR
#define LED_RO__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define LED_RO__DR_INV CYREG_GPIO_PRT1_DR_INV
#define LED_RO__DR_SET CYREG_GPIO_PRT1_DR_SET
#define LED_RO__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define LED_RO__INTR CYREG_GPIO_PRT1_INTR
#define LED_RO__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define LED_RO__INTSTAT CYREG_GPIO_PRT1_INTR
#define LED_RO__MASK 0x01u
#define LED_RO__PC CYREG_GPIO_PRT1_PC
#define LED_RO__PC2 CYREG_GPIO_PRT1_PC2
#define LED_RO__PORT 1u
#define LED_RO__PS CYREG_GPIO_PRT1_PS
#define LED_RO__SHIFT 0u

/* COLD_K1 */
#define COLD_K1__0__DR CYREG_GPIO_PRT2_DR
#define COLD_K1__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define COLD_K1__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define COLD_K1__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define COLD_K1__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define COLD_K1__0__HSIOM_MASK 0xF0000000u
#define COLD_K1__0__HSIOM_SHIFT 28u
#define COLD_K1__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define COLD_K1__0__INTR CYREG_GPIO_PRT2_INTR
#define COLD_K1__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define COLD_K1__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define COLD_K1__0__MASK 0x80u
#define COLD_K1__0__PC CYREG_GPIO_PRT2_PC
#define COLD_K1__0__PC2 CYREG_GPIO_PRT2_PC2
#define COLD_K1__0__PORT 2u
#define COLD_K1__0__PS CYREG_GPIO_PRT2_PS
#define COLD_K1__0__SHIFT 7u
#define COLD_K1__DR CYREG_GPIO_PRT2_DR
#define COLD_K1__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define COLD_K1__DR_INV CYREG_GPIO_PRT2_DR_INV
#define COLD_K1__DR_SET CYREG_GPIO_PRT2_DR_SET
#define COLD_K1__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define COLD_K1__INTR CYREG_GPIO_PRT2_INTR
#define COLD_K1__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define COLD_K1__INTSTAT CYREG_GPIO_PRT2_INTR
#define COLD_K1__MASK 0x80u
#define COLD_K1__PC CYREG_GPIO_PRT2_PC
#define COLD_K1__PC2 CYREG_GPIO_PRT2_PC2
#define COLD_K1__PORT 2u
#define COLD_K1__PS CYREG_GPIO_PRT2_PS
#define COLD_K1__SHIFT 7u

/* LED_HOT */
#define LED_HOT__0__DR CYREG_GPIO_PRT1_DR
#define LED_HOT__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define LED_HOT__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define LED_HOT__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define LED_HOT__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define LED_HOT__0__HSIOM_MASK 0x00000F00u
#define LED_HOT__0__HSIOM_SHIFT 8u
#define LED_HOT__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define LED_HOT__0__INTR CYREG_GPIO_PRT1_INTR
#define LED_HOT__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define LED_HOT__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define LED_HOT__0__MASK 0x04u
#define LED_HOT__0__PC CYREG_GPIO_PRT1_PC
#define LED_HOT__0__PC2 CYREG_GPIO_PRT1_PC2
#define LED_HOT__0__PORT 1u
#define LED_HOT__0__PS CYREG_GPIO_PRT1_PS
#define LED_HOT__0__SHIFT 2u
#define LED_HOT__DR CYREG_GPIO_PRT1_DR
#define LED_HOT__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define LED_HOT__DR_INV CYREG_GPIO_PRT1_DR_INV
#define LED_HOT__DR_SET CYREG_GPIO_PRT1_DR_SET
#define LED_HOT__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define LED_HOT__INTR CYREG_GPIO_PRT1_INTR
#define LED_HOT__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define LED_HOT__INTSTAT CYREG_GPIO_PRT1_INTR
#define LED_HOT__MASK 0x04u
#define LED_HOT__PC CYREG_GPIO_PRT1_PC
#define LED_HOT__PC2 CYREG_GPIO_PRT1_PC2
#define LED_HOT__PORT 1u
#define LED_HOT__PS CYREG_GPIO_PRT1_PS
#define LED_HOT__SHIFT 2u

/* CapSense */
#define CapSense_AdcInput__0__DR CYREG_GPIO_PRT4_DR
#define CapSense_AdcInput__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_AdcInput__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_AdcInput__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_AdcInput__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define CapSense_AdcInput__0__HSIOM_MASK 0x0000F000u
#define CapSense_AdcInput__0__HSIOM_SHIFT 12u
#define CapSense_AdcInput__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_AdcInput__0__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_AdcInput__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_AdcInput__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_AdcInput__0__MASK 0x08u
#define CapSense_AdcInput__0__PC CYREG_GPIO_PRT4_PC
#define CapSense_AdcInput__0__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_AdcInput__0__PORT 4u
#define CapSense_AdcInput__0__PS CYREG_GPIO_PRT4_PS
#define CapSense_AdcInput__0__SHIFT 3u
#define CapSense_AdcInput__Ch0__DR CYREG_GPIO_PRT4_DR
#define CapSense_AdcInput__Ch0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_AdcInput__Ch0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_AdcInput__Ch0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_AdcInput__Ch0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_AdcInput__Ch0__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_AdcInput__Ch0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_AdcInput__Ch0__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_AdcInput__Ch0__MASK 0x08u
#define CapSense_AdcInput__Ch0__PC CYREG_GPIO_PRT4_PC
#define CapSense_AdcInput__Ch0__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_AdcInput__Ch0__PORT 4u
#define CapSense_AdcInput__Ch0__PS CYREG_GPIO_PRT4_PS
#define CapSense_AdcInput__Ch0__SHIFT 3u
#define CapSense_AdcInput__DR CYREG_GPIO_PRT4_DR
#define CapSense_AdcInput__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_AdcInput__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_AdcInput__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_AdcInput__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_AdcInput__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_AdcInput__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_AdcInput__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_AdcInput__MASK 0x08u
#define CapSense_AdcInput__PC CYREG_GPIO_PRT4_PC
#define CapSense_AdcInput__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_AdcInput__PORT 4u
#define CapSense_AdcInput__PS CYREG_GPIO_PRT4_PS
#define CapSense_AdcInput__SHIFT 3u
#define CapSense_Cmod__0__DR CYREG_GPIO_PRT4_DR
#define CapSense_Cmod__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_Cmod__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_Cmod__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_Cmod__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define CapSense_Cmod__0__HSIOM_MASK 0x00000F00u
#define CapSense_Cmod__0__HSIOM_SHIFT 8u
#define CapSense_Cmod__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Cmod__0__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_Cmod__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Cmod__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_Cmod__0__MASK 0x04u
#define CapSense_Cmod__0__PC CYREG_GPIO_PRT4_PC
#define CapSense_Cmod__0__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_Cmod__0__PORT 4u
#define CapSense_Cmod__0__PS CYREG_GPIO_PRT4_PS
#define CapSense_Cmod__0__SHIFT 2u
#define CapSense_Cmod__Cmod__DR CYREG_GPIO_PRT4_DR
#define CapSense_Cmod__Cmod__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_Cmod__Cmod__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_Cmod__Cmod__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_Cmod__Cmod__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Cmod__Cmod__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_Cmod__Cmod__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Cmod__Cmod__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_Cmod__Cmod__MASK 0x04u
#define CapSense_Cmod__Cmod__PC CYREG_GPIO_PRT4_PC
#define CapSense_Cmod__Cmod__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_Cmod__Cmod__PORT 4u
#define CapSense_Cmod__Cmod__PS CYREG_GPIO_PRT4_PS
#define CapSense_Cmod__Cmod__SHIFT 2u
#define CapSense_Cmod__DR CYREG_GPIO_PRT4_DR
#define CapSense_Cmod__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_Cmod__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_Cmod__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_Cmod__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Cmod__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_Cmod__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Cmod__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_Cmod__MASK 0x04u
#define CapSense_Cmod__PC CYREG_GPIO_PRT4_PC
#define CapSense_Cmod__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_Cmod__PORT 4u
#define CapSense_Cmod__PS CYREG_GPIO_PRT4_PS
#define CapSense_Cmod__SHIFT 2u
#define CapSense_CSD__ADC_CTL CYREG_CSD_ADC_CTL
#define CapSense_CSD__CMOD_PAD 1u
#define CapSense_CSD__CSD_CONFIG CYREG_CSD_CONFIG
#define CapSense_CSD__CSD_INTR CYREG_CSD_INTR
#define CapSense_CSD__CSD_INTR_SET CYREG_CSD_INTR_SET
#define CapSense_CSD__CSD_NUMBER 0u
#define CapSense_CSD__CSD_STATUS CYREG_CSD_STATUS
#define CapSense_CSD__CSDCMP CYREG_CSD_CSDCMP
#define CapSense_CSD__CSH_TANK_PAD 2u
#define CapSense_CSD__CSHIELD_PAD 4u
#define CapSense_CSD__DEDICATED_IO0 CapSense_CSD__CMOD_PAD
#define CapSense_CSD__HSCMP CYREG_CSD_HSCMP
#define CapSense_CSD__INTR_MASK CYREG_CSD_INTR_MASK
#define CapSense_CSD__REFGEN CYREG_CSD_REFGEN
#define CapSense_CSD__RESULT_VAL1 CYREG_CSD_RESULT_VAL1
#define CapSense_CSD__RESULT_VAL2 CYREG_CSD_RESULT_VAL2
#define CapSense_CSD__SENSE_DUTY CYREG_CSD_SENSE_DUTY
#define CapSense_CSD__SENSE_PERIOD CYREG_CSD_SENSE_PERIOD
#define CapSense_CSD__SEQ_INIT_CNT CYREG_CSD_SEQ_INIT_CNT
#define CapSense_CSD__SEQ_NORM_CNT CYREG_CSD_SEQ_NORM_CNT
#define CapSense_CSD__SEQ_START CYREG_CSD_SEQ_START
#define CapSense_CSD__SEQ_TIME CYREG_CSD_SEQ_TIME
#define CapSense_CSD__SW_AMUXBUF_SEL CYREG_CSD_SW_AMUXBUF_SEL
#define CapSense_CSD__SW_BYP_SEL CYREG_CSD_SW_BYP_SEL
#define CapSense_CSD__SW_CMP_N_SEL CYREG_CSD_SW_CMP_N_SEL
#define CapSense_CSD__SW_CMP_P_SEL CYREG_CSD_SW_CMP_P_SEL
#define CapSense_CSD__SW_DSI_SEL CYREG_CSD_SW_DSI_SEL
#define CapSense_CSD__SW_FW_MOD_SEL CYREG_CSD_SW_FW_MOD_SEL
#define CapSense_CSD__SW_FW_TANK_SEL CYREG_CSD_SW_FW_TANK_SEL
#define CapSense_CSD__SW_HS_N_SEL CYREG_CSD_SW_HS_N_SEL
#define CapSense_CSD__SW_HS_P_SEL CYREG_CSD_SW_HS_P_SEL
#define CapSense_CSD__SW_REFGEN_SEL CYREG_CSD_SW_REFGEN_SEL
#define CapSense_CSD__SW_RES CYREG_CSD_SW_RES
#define CapSense_CSD__SW_SHIELD_SEL CYREG_CSD_SW_SHIELD_SEL
#define CapSense_CSD__VREF_EXT_PAD 8u
#define CapSense_IDACComp__CONFIG CYREG_CSD_CONFIG
#define CapSense_IDACComp__IDAC CYREG_CSD_IDACB
#define CapSense_IDACComp__POSITION 1u
#define CapSense_IDACMod__CONFIG CYREG_CSD_CONFIG
#define CapSense_IDACMod__IDAC CYREG_CSD_IDACA
#define CapSense_IDACMod__POSITION 0u
#define CapSense_ISR__INTC_CLR_EN_REG CYREG_CM0P_ICER
#define CapSense_ISR__INTC_CLR_PD_REG CYREG_CM0P_ICPR
#define CapSense_ISR__INTC_MASK 0x400u
#define CapSense_ISR__INTC_NUMBER 10u
#define CapSense_ISR__INTC_PRIOR_MASK 0xC00000u
#define CapSense_ISR__INTC_PRIOR_NUM 3u
#define CapSense_ISR__INTC_PRIOR_REG CYREG_CM0P_IPR2
#define CapSense_ISR__INTC_SET_EN_REG CYREG_CM0P_ISER
#define CapSense_ISR__INTC_SET_PD_REG CYREG_CM0P_ISPR
#define CapSense_ModClk__CTRL_REGISTER CYREG_PERI_PCLK_CTL2
#define CapSense_ModClk__DIV_ID 0x00000040u
#define CapSense_ModClk__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define CapSense_ModClk__PA_DIV_ID 0x000000FFu
#define CapSense_Sns__0__DR CYREG_GPIO_PRT0_DR
#define CapSense_Sns__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CapSense_Sns__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CapSense_Sns__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CapSense_Sns__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define CapSense_Sns__0__HSIOM_MASK 0x0000000Fu
#define CapSense_Sns__0__HSIOM_SHIFT 0u
#define CapSense_Sns__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__0__INTR CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__0__MASK 0x01u
#define CapSense_Sns__0__PC CYREG_GPIO_PRT0_PC
#define CapSense_Sns__0__PC2 CYREG_GPIO_PRT0_PC2
#define CapSense_Sns__0__PORT 0u
#define CapSense_Sns__0__PS CYREG_GPIO_PRT0_PS
#define CapSense_Sns__0__SHIFT 0u
#define CapSense_Sns__1__DR CYREG_GPIO_PRT0_DR
#define CapSense_Sns__1__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CapSense_Sns__1__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CapSense_Sns__1__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CapSense_Sns__1__HSIOM CYREG_HSIOM_PORT_SEL0
#define CapSense_Sns__1__HSIOM_MASK 0x000000F0u
#define CapSense_Sns__1__HSIOM_SHIFT 4u
#define CapSense_Sns__1__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__1__INTR CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__1__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__1__INTSTAT CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__1__MASK 0x02u
#define CapSense_Sns__1__PC CYREG_GPIO_PRT0_PC
#define CapSense_Sns__1__PC2 CYREG_GPIO_PRT0_PC2
#define CapSense_Sns__1__PORT 0u
#define CapSense_Sns__1__PS CYREG_GPIO_PRT0_PS
#define CapSense_Sns__1__SHIFT 1u
#define CapSense_Sns__2__DR CYREG_GPIO_PRT0_DR
#define CapSense_Sns__2__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CapSense_Sns__2__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CapSense_Sns__2__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CapSense_Sns__2__HSIOM CYREG_HSIOM_PORT_SEL0
#define CapSense_Sns__2__HSIOM_MASK 0x00000F00u
#define CapSense_Sns__2__HSIOM_SHIFT 8u
#define CapSense_Sns__2__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__2__INTR CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__2__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__2__INTSTAT CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__2__MASK 0x04u
#define CapSense_Sns__2__PC CYREG_GPIO_PRT0_PC
#define CapSense_Sns__2__PC2 CYREG_GPIO_PRT0_PC2
#define CapSense_Sns__2__PORT 0u
#define CapSense_Sns__2__PS CYREG_GPIO_PRT0_PS
#define CapSense_Sns__2__SHIFT 2u
#define CapSense_Sns__3__DR CYREG_GPIO_PRT0_DR
#define CapSense_Sns__3__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CapSense_Sns__3__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CapSense_Sns__3__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CapSense_Sns__3__HSIOM CYREG_HSIOM_PORT_SEL0
#define CapSense_Sns__3__HSIOM_MASK 0x0000F000u
#define CapSense_Sns__3__HSIOM_SHIFT 12u
#define CapSense_Sns__3__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__3__INTR CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__3__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__3__INTSTAT CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__3__MASK 0x08u
#define CapSense_Sns__3__PC CYREG_GPIO_PRT0_PC
#define CapSense_Sns__3__PC2 CYREG_GPIO_PRT0_PC2
#define CapSense_Sns__3__PORT 0u
#define CapSense_Sns__3__PS CYREG_GPIO_PRT0_PS
#define CapSense_Sns__3__SHIFT 3u
#define CapSense_Sns__btnCOLD_Sns0__DR CYREG_GPIO_PRT0_DR
#define CapSense_Sns__btnCOLD_Sns0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CapSense_Sns__btnCOLD_Sns0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CapSense_Sns__btnCOLD_Sns0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CapSense_Sns__btnCOLD_Sns0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__btnCOLD_Sns0__INTR CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__btnCOLD_Sns0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__btnCOLD_Sns0__INTSTAT CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__btnCOLD_Sns0__MASK 0x02u
#define CapSense_Sns__btnCOLD_Sns0__PC CYREG_GPIO_PRT0_PC
#define CapSense_Sns__btnCOLD_Sns0__PC2 CYREG_GPIO_PRT0_PC2
#define CapSense_Sns__btnCOLD_Sns0__PORT 0u
#define CapSense_Sns__btnCOLD_Sns0__PS CYREG_GPIO_PRT0_PS
#define CapSense_Sns__btnCOLD_Sns0__SHIFT 1u
#define CapSense_Sns__btnHOT_Sns0__DR CYREG_GPIO_PRT0_DR
#define CapSense_Sns__btnHOT_Sns0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CapSense_Sns__btnHOT_Sns0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CapSense_Sns__btnHOT_Sns0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CapSense_Sns__btnHOT_Sns0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__btnHOT_Sns0__INTR CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__btnHOT_Sns0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__btnHOT_Sns0__INTSTAT CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__btnHOT_Sns0__MASK 0x04u
#define CapSense_Sns__btnHOT_Sns0__PC CYREG_GPIO_PRT0_PC
#define CapSense_Sns__btnHOT_Sns0__PC2 CYREG_GPIO_PRT0_PC2
#define CapSense_Sns__btnHOT_Sns0__PORT 0u
#define CapSense_Sns__btnHOT_Sns0__PS CYREG_GPIO_PRT0_PS
#define CapSense_Sns__btnHOT_Sns0__SHIFT 2u
#define CapSense_Sns__btnLOCK_Sns0__DR CYREG_GPIO_PRT0_DR
#define CapSense_Sns__btnLOCK_Sns0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CapSense_Sns__btnLOCK_Sns0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CapSense_Sns__btnLOCK_Sns0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CapSense_Sns__btnLOCK_Sns0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__btnLOCK_Sns0__INTR CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__btnLOCK_Sns0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__btnLOCK_Sns0__INTSTAT CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__btnLOCK_Sns0__MASK 0x08u
#define CapSense_Sns__btnLOCK_Sns0__PC CYREG_GPIO_PRT0_PC
#define CapSense_Sns__btnLOCK_Sns0__PC2 CYREG_GPIO_PRT0_PC2
#define CapSense_Sns__btnLOCK_Sns0__PORT 0u
#define CapSense_Sns__btnLOCK_Sns0__PS CYREG_GPIO_PRT0_PS
#define CapSense_Sns__btnLOCK_Sns0__SHIFT 3u
#define CapSense_Sns__btnRO_Sns0__DR CYREG_GPIO_PRT0_DR
#define CapSense_Sns__btnRO_Sns0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CapSense_Sns__btnRO_Sns0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CapSense_Sns__btnRO_Sns0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CapSense_Sns__btnRO_Sns0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__btnRO_Sns0__INTR CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__btnRO_Sns0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__btnRO_Sns0__INTSTAT CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__btnRO_Sns0__MASK 0x01u
#define CapSense_Sns__btnRO_Sns0__PC CYREG_GPIO_PRT0_PC
#define CapSense_Sns__btnRO_Sns0__PC2 CYREG_GPIO_PRT0_PC2
#define CapSense_Sns__btnRO_Sns0__PORT 0u
#define CapSense_Sns__btnRO_Sns0__PS CYREG_GPIO_PRT0_PS
#define CapSense_Sns__btnRO_Sns0__SHIFT 0u
#define CapSense_Sns__DR CYREG_GPIO_PRT0_DR
#define CapSense_Sns__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CapSense_Sns__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CapSense_Sns__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CapSense_Sns__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__INTR CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__INTSTAT CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__PC CYREG_GPIO_PRT0_PC
#define CapSense_Sns__PC2 CYREG_GPIO_PRT0_PC2
#define CapSense_Sns__PORT 0u
#define CapSense_Sns__PS CYREG_GPIO_PRT0_PS

/* LED_COLD */
#define LED_COLD__0__DR CYREG_GPIO_PRT1_DR
#define LED_COLD__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define LED_COLD__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define LED_COLD__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define LED_COLD__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define LED_COLD__0__HSIOM_MASK 0x000000F0u
#define LED_COLD__0__HSIOM_SHIFT 4u
#define LED_COLD__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define LED_COLD__0__INTR CYREG_GPIO_PRT1_INTR
#define LED_COLD__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define LED_COLD__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define LED_COLD__0__MASK 0x02u
#define LED_COLD__0__PC CYREG_GPIO_PRT1_PC
#define LED_COLD__0__PC2 CYREG_GPIO_PRT1_PC2
#define LED_COLD__0__PORT 1u
#define LED_COLD__0__PS CYREG_GPIO_PRT1_PS
#define LED_COLD__0__SHIFT 1u
#define LED_COLD__DR CYREG_GPIO_PRT1_DR
#define LED_COLD__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define LED_COLD__DR_INV CYREG_GPIO_PRT1_DR_INV
#define LED_COLD__DR_SET CYREG_GPIO_PRT1_DR_SET
#define LED_COLD__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define LED_COLD__INTR CYREG_GPIO_PRT1_INTR
#define LED_COLD__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define LED_COLD__INTSTAT CYREG_GPIO_PRT1_INTR
#define LED_COLD__MASK 0x02u
#define LED_COLD__PC CYREG_GPIO_PRT1_PC
#define LED_COLD__PC2 CYREG_GPIO_PRT1_PC2
#define LED_COLD__PORT 1u
#define LED_COLD__PS CYREG_GPIO_PRT1_PS
#define LED_COLD__SHIFT 1u

/* LED_LOCK */
#define LED_LOCK__0__DR CYREG_GPIO_PRT1_DR
#define LED_LOCK__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define LED_LOCK__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define LED_LOCK__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define LED_LOCK__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define LED_LOCK__0__HSIOM_MASK 0x0000F000u
#define LED_LOCK__0__HSIOM_SHIFT 12u
#define LED_LOCK__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define LED_LOCK__0__INTR CYREG_GPIO_PRT1_INTR
#define LED_LOCK__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define LED_LOCK__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define LED_LOCK__0__MASK 0x08u
#define LED_LOCK__0__PC CYREG_GPIO_PRT1_PC
#define LED_LOCK__0__PC2 CYREG_GPIO_PRT1_PC2
#define LED_LOCK__0__PORT 1u
#define LED_LOCK__0__PS CYREG_GPIO_PRT1_PS
#define LED_LOCK__0__SHIFT 3u
#define LED_LOCK__DR CYREG_GPIO_PRT1_DR
#define LED_LOCK__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define LED_LOCK__DR_INV CYREG_GPIO_PRT1_DR_INV
#define LED_LOCK__DR_SET CYREG_GPIO_PRT1_DR_SET
#define LED_LOCK__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define LED_LOCK__INTR CYREG_GPIO_PRT1_INTR
#define LED_LOCK__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define LED_LOCK__INTSTAT CYREG_GPIO_PRT1_INTR
#define LED_LOCK__MASK 0x08u
#define LED_LOCK__PC CYREG_GPIO_PRT1_PC
#define LED_LOCK__PC2 CYREG_GPIO_PRT1_PC2
#define LED_LOCK__PORT 1u
#define LED_LOCK__PS CYREG_GPIO_PRT1_PS
#define LED_LOCK__SHIFT 3u

/* SW_Tx_UART */
#define SW_Tx_UART_tx__0__DR CYREG_GPIO_PRT3_DR
#define SW_Tx_UART_tx__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define SW_Tx_UART_tx__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define SW_Tx_UART_tx__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define SW_Tx_UART_tx__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define SW_Tx_UART_tx__0__HSIOM_MASK 0x000000F0u
#define SW_Tx_UART_tx__0__HSIOM_SHIFT 4u
#define SW_Tx_UART_tx__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define SW_Tx_UART_tx__0__INTR CYREG_GPIO_PRT3_INTR
#define SW_Tx_UART_tx__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define SW_Tx_UART_tx__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define SW_Tx_UART_tx__0__MASK 0x02u
#define SW_Tx_UART_tx__0__PC CYREG_GPIO_PRT3_PC
#define SW_Tx_UART_tx__0__PC2 CYREG_GPIO_PRT3_PC2
#define SW_Tx_UART_tx__0__PORT 3u
#define SW_Tx_UART_tx__0__PS CYREG_GPIO_PRT3_PS
#define SW_Tx_UART_tx__0__SHIFT 1u
#define SW_Tx_UART_tx__DR CYREG_GPIO_PRT3_DR
#define SW_Tx_UART_tx__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define SW_Tx_UART_tx__DR_INV CYREG_GPIO_PRT3_DR_INV
#define SW_Tx_UART_tx__DR_SET CYREG_GPIO_PRT3_DR_SET
#define SW_Tx_UART_tx__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define SW_Tx_UART_tx__INTR CYREG_GPIO_PRT3_INTR
#define SW_Tx_UART_tx__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define SW_Tx_UART_tx__INTSTAT CYREG_GPIO_PRT3_INTR
#define SW_Tx_UART_tx__MASK 0x02u
#define SW_Tx_UART_tx__PC CYREG_GPIO_PRT3_PC
#define SW_Tx_UART_tx__PC2 CYREG_GPIO_PRT3_PC2
#define SW_Tx_UART_tx__PORT 3u
#define SW_Tx_UART_tx__PS CYREG_GPIO_PRT3_PS
#define SW_Tx_UART_tx__SHIFT 1u

/* Miscellaneous */
#define CY_PROJECT_NAME "Design01"
#define CY_VERSION "PSoC Creator  4.3"
#define CYDEV_BANDGAP_VOLTAGE 1.200
#define CYDEV_BCLK__HFCLK__HZ 24000000U
#define CYDEV_BCLK__HFCLK__KHZ 24000U
#define CYDEV_BCLK__HFCLK__MHZ 24U
#define CYDEV_BCLK__SYSCLK__HZ 24000000U
#define CYDEV_BCLK__SYSCLK__KHZ 24000U
#define CYDEV_BCLK__SYSCLK__MHZ 24U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 24u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x190B11A9u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 24u
#define CYDEV_CHIP_MEMBER_4AA 23u
#define CYDEV_CHIP_MEMBER_4AB 28u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4D 18u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 25u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 22u
#define CYDEV_CHIP_MEMBER_4I 30u
#define CYDEV_CHIP_MEMBER_4J 19u
#define CYDEV_CHIP_MEMBER_4K 20u
#define CYDEV_CHIP_MEMBER_4L 29u
#define CYDEV_CHIP_MEMBER_4M 27u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 26u
#define CYDEV_CHIP_MEMBER_4Q 15u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 21u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 16u
#define CYDEV_CHIP_MEMBER_4Z 17u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 31u
#define CYDEV_CHIP_MEMBER_FM3 35u
#define CYDEV_CHIP_MEMBER_FM4 36u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 32u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 33u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 34u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4J
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4J_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 8u
#define CYDEV_DFT_SELECT_CLK1 9u
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDD 3.3
#define CYDEV_VDD_MV 3300
#define CYDEV_WDT_GENERATE_ISR 0u
#define CYIPBLOCK_m0s8cpussv3_VERSION 1
#define CYIPBLOCK_m0s8csdv2_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8wco_VERSION 1
#define CYIPBLOCK_s8srsslt_VERSION 1
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
