DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
]
instances [
(Instance
name "rf_sys"
duLibraryName "tripole_lib"
duName "syscon"
elements [
(GiElement
name "BUILD_NUMBER"
type "std_logic_vector(15 DOWNTO 0)"
value "BUILD_NUMBER"
)
(GiElement
name "INSTRUMENT_ID"
type "std_logic_vector(15 DOWNTO 0)"
value "X\"0006\""
)
(GiElement
name "N_INTERRUPTS"
type "integer range 15 downto 0"
value "N_INTERRUPTS"
)
(GiElement
name "N_BOARDS"
type "integer range 15 downto 0"
value "N_BOARDS"
)
(GiElement
name "ADDR_WIDTH"
type "integer range 16 downto 8"
value "8"
)
(GiElement
name "INTA_ADDR"
type "std_logic_vector(15 DOWNTO 0)"
value "X\"0001\""
)
(GiElement
name "BDID_ADDR"
type "std_logic_vector(15 DOWNTO 0)"
value "X\"0002\""
)
(GiElement
name "FAIL_ADDR"
type "std_logic_vector(15 DOWNTO 0)"
value "X\"0004\""
)
(GiElement
name "SW_ADDR"
type "std_logic_vector(15 DOWNTO 0)"
value "X\"0005\""
)
(GiElement
name "FAIL_WIDTH"
type "integer range 16 downto 1"
value "1"
)
(GiElement
name "SW_WIDTH"
type "integer range 16 DOWNTO 0"
value "SW_WIDTH"
)
(GiElement
name "TO_ENABLED"
type "boolean"
value "false"
)
]
mwi 0
uid 992,0
)
(Instance
name "lvl_c"
duLibraryName "tripole_lib"
duName "tri_lvl_c"
elements [
(GiElement
name "DELAY_BITS"
type "integer"
value "7"
)
(GiElement
name "PHASE_RES"
type "integer"
value "PHASE_RES"
)
]
mwi 0
uid 3603,0
)
]
libraryRefs [
"ieee"
]
)
version "31.1"
appVersion "2016.1 (Build 8)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3Stripole\\HDS\\tripole\\tripole_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3Stripole\\HDS\\tripole\\tripole_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3Stripole\\HDS\\tripole\\tripole_lib\\hds\\tri_lvl_b\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3Stripole\\HDS\\tripole\\tripole_lib\\hds\\tri_lvl_b\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3Stripole\\HDS\\tripole\\tripole_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3Stripole\\HDS\\tripole\\tripole_lib\\hds\\tri_lvl_b"
)
(vvPair
variable "d_logical"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3Stripole\\HDS\\tripole\\tripole_lib\\hds\\tri_lvl_b"
)
(vvPair
variable "date"
value "03/14/2017"
)
(vvPair
variable "day"
value "Tue"
)
(vvPair
variable "day_long"
value "Tuesday"
)
(vvPair
variable "dd"
value "14"
)
(vvPair
variable "entity_name"
value "tri_lvl_b"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "nort"
)
(vvPair
variable "graphical_source_date"
value "03/14/2017"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "NORT-XPS14"
)
(vvPair
variable "graphical_source_time"
value "20:58:50"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "NORT-XPS14"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "tripole_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/tripole_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/tripole_lib/work"
)
(vvPair
variable "mm"
value "03"
)
(vvPair
variable "module_name"
value "tri_lvl_b"
)
(vvPair
variable "month"
value "Mar"
)
(vvPair
variable "month_long"
value "March"
)
(vvPair
variable "p"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3Stripole\\HDS\\tripole\\tripole_lib\\hds\\tri_lvl_b\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3Stripole\\HDS\\tripole\\tripole_lib\\hds\\tri_lvl_b\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "tripole"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\modeltech64_10.6\\win64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "20:58:50"
)
(vvPair
variable "unit"
value "tri_lvl_b"
)
(vvPair
variable "user"
value "nort"
)
(vvPair
variable "version"
value "2016.1 (Build 8)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2017"
)
(vvPair
variable "yy"
value "17"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "9000,84000,26000,85000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "9200,84000,18000,85000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "26000,80000,30000,81000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "26200,80000,29200,81000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "9000,82000,26000,83000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "9200,82000,19200,83000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "5000,82000,9000,83000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "5200,82000,7300,83000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "26000,81000,46000,85000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "26200,81200,35400,82200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "30000,80000,46000,81000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "30200,80000,32700,81000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "5000,80000,26000,82000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "12150,80500,18850,81500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "5000,83000,9000,84000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "5200,83000,7300,84000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "5000,84000,9000,85000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "5200,84000,7900,85000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "9000,83000,26000,84000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "9200,83000,18600,84000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "5000,80000,46000,85000"
)
oxt "14000,66000,55000,71000"
)
*12 (Net
uid 254,0
decl (Decl
n "WData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 29
suid 9,0
)
declText (MLText
uid 255,0
va (VaSet
font "Courier New,8,0"
)
xt "-48000,27400,-21000,28200"
st "SIGNAL WData       : std_logic_vector(15 DOWNTO 0)"
)
)
*13 (Net
uid 310,0
decl (Decl
n "ExpAddr"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 24
suid 15,0
)
declText (MLText
uid 311,0
va (VaSet
font "Courier New,8,0"
)
xt "-48000,23400,-21500,24200"
st "SIGNAL ExpAddr     : std_logic_vector(7 DOWNTO 0)"
)
)
*14 (Net
uid 332,0
decl (Decl
n "ExpWr"
t "std_logic"
o 27
suid 18,0
)
declText (MLText
uid 333,0
va (VaSet
font "Courier New,8,0"
)
xt "-48000,25800,-31500,26600"
st "SIGNAL ExpWr       : std_logic"
)
)
*15 (Net
uid 334,0
decl (Decl
n "ExpRd"
t "std_logic"
o 25
suid 19,0
)
declText (MLText
uid 335,0
va (VaSet
font "Courier New,8,0"
)
xt "-48000,24200,-31500,25000"
st "SIGNAL ExpRd       : std_logic"
)
)
*16 (Net
uid 372,0
decl (Decl
n "ExpReset"
t "std_logic"
o 26
suid 26,0
)
declText (MLText
uid 373,0
va (VaSet
font "Courier New,8,0"
)
xt "-48000,25000,-31500,25800"
st "SIGNAL ExpReset    : std_logic"
)
)
*17 (PortIoOut
uid 474,0
shape (CompositeShape
uid 475,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 476,0
sl 0
ro 270
xt "4500,36625,6000,37375"
)
(Line
uid 477,0
sl 0
ro 270
xt "4000,37000,4500,37000"
pts [
"4000,37000"
"4500,37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 478,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 479,0
va (VaSet
)
xt "6000,36500,10600,37500"
st "tri_pulse_A"
blo "6000,37300"
tm "WireNameMgr"
)
)
)
*18 (PortIoIn
uid 502,0
shape (CompositeShape
uid 503,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 504,0
sl 0
ro 270
xt "16000,26625,17500,27375"
)
(Line
uid 505,0
sl 0
ro 270
xt "17500,27000,18000,27000"
pts [
"17500,27000"
"18000,27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 506,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 507,0
va (VaSet
)
xt "13700,26500,15000,27500"
st "clk"
ju 2
blo "15000,27300"
tm "WireNameMgr"
)
)
)
*19 (Net
uid 508,0
decl (Decl
n "clk"
t "std_logic"
o 8
suid 40,0
)
declText (MLText
uid 509,0
va (VaSet
font "Courier New,8,0"
)
xt "-48000,9600,-35000,10400"
st "clk         : std_logic"
)
)
*20 (SaComponent
uid 992,0
optionalChildren [
*21 (CptPort
uid 912,0
ps "OnEdgeStrategy"
shape (Triangle
uid 913,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-47750,36625,-47000,37375"
)
tg (CPTG
uid 914,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 915,0
va (VaSet
)
xt "-46000,36500,-44300,37500"
st "Ctrl"
blo "-46000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "Ctrl"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 2
)
)
)
*22 (CptPort
uid 916,0
ps "OnEdgeStrategy"
shape (Triangle
uid 917,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-47750,37625,-47000,38375"
)
tg (CPTG
uid 918,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 919,0
va (VaSet
)
xt "-46000,37500,-44000,38500"
st "Addr"
blo "-46000,38300"
)
)
thePort (LogicalPort
decl (Decl
n "Addr"
t "std_logic_vector"
b "(ADDR_WIDTH-1 DOWNTO 0)"
o 3
)
)
)
*23 (CptPort
uid 920,0
ps "OnEdgeStrategy"
shape (Triangle
uid 921,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-35000,36625,-34250,37375"
)
tg (CPTG
uid 922,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 923,0
va (VaSet
)
xt "-38600,36500,-36000,37500"
st "Data_i"
ju 2
blo "-36000,37300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Data_i"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
)
)
)
*24 (CptPort
uid 924,0
ps "OnEdgeStrategy"
shape (Triangle
uid 925,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-47750,38625,-47000,39375"
)
tg (CPTG
uid 926,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 927,0
va (VaSet
)
xt "-46000,38500,-43200,39500"
st "Data_o"
blo "-46000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "Data_o"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
)
)
)
*25 (CptPort
uid 928,0
ps "OnEdgeStrategy"
shape (Triangle
uid 929,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-35000,37625,-34250,38375"
)
tg (CPTG
uid 930,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 931,0
va (VaSet
)
xt "-38500,37500,-36000,38500"
st "Status"
ju 2
blo "-36000,38300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Status"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 6
)
)
)
*26 (CptPort
uid 932,0
ps "OnEdgeStrategy"
shape (Triangle
uid 933,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-35000,40625,-34250,41375"
)
tg (CPTG
uid 934,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 935,0
va (VaSet
)
xt "-38600,40500,-36000,41500"
st "ExpRd"
ju 2
blo "-36000,41300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ExpRd"
t "std_logic"
o 7
)
)
)
*27 (CptPort
uid 936,0
ps "OnEdgeStrategy"
shape (Triangle
uid 937,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-35000,41625,-34250,42375"
)
tg (CPTG
uid 938,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 939,0
va (VaSet
)
xt "-38600,41500,-36000,42500"
st "ExpWr"
ju 2
blo "-36000,42300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ExpWr"
t "std_logic"
o 8
)
)
)
*28 (CptPort
uid 940,0
ps "OnEdgeStrategy"
shape (Triangle
uid 941,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-35000,42625,-34250,43375"
)
tg (CPTG
uid 942,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 943,0
va (VaSet
)
xt "-38700,42500,-36000,43500"
st "WData"
ju 2
blo "-36000,43300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "WData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 9
)
)
)
*29 (CptPort
uid 944,0
ps "OnEdgeStrategy"
shape (Triangle
uid 945,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-47750,42625,-47000,43375"
)
tg (CPTG
uid 946,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 947,0
va (VaSet
)
xt "-46000,42500,-43400,43500"
st "RData"
blo "-46000,43300"
)
)
thePort (LogicalPort
decl (Decl
n "RData"
t "std_logic_vector"
b "(16*N_BOARDS-1 DOWNTO 0)"
o 10
)
)
)
*30 (CptPort
uid 948,0
ps "OnEdgeStrategy"
shape (Triangle
uid 949,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-35000,43625,-34250,44375"
)
tg (CPTG
uid 950,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 951,0
va (VaSet
)
xt "-39200,43500,-36000,44500"
st "ExpAddr"
ju 2
blo "-36000,44300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ExpAddr"
t "std_logic_vector"
b "(ADDR_WIDTH-1 DOWNTO 0)"
o 11
)
)
)
*31 (CptPort
uid 952,0
ps "OnEdgeStrategy"
shape (Triangle
uid 953,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-47750,50625,-47000,51375"
)
tg (CPTG
uid 954,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 955,0
va (VaSet
)
xt "-46000,50500,-43200,51500"
st "ExpAck"
blo "-46000,51300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpAck"
t "std_logic_vector"
b "(N_BOARDS-1 DOWNTO 0)"
o 12
)
)
)
*32 (CptPort
uid 956,0
ps "OnEdgeStrategy"
shape (Triangle
uid 957,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-47750,41625,-47000,42375"
)
tg (CPTG
uid 958,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 959,0
va (VaSet
)
xt "-46000,41500,-43600,42500"
st "BdIntr"
blo "-46000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "BdIntr"
t "std_logic_vector"
b "(N_INTERRUPTS-1 downto 0)"
o 13
)
)
)
*33 (CptPort
uid 960,0
ps "OnEdgeStrategy"
shape (Triangle
uid 961,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-35000,44625,-34250,45375"
)
tg (CPTG
uid 962,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 963,0
va (VaSet
)
xt "-39400,44500,-36000,45500"
st "Collision"
ju 2
blo "-36000,45300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Collision"
t "std_logic"
o 14
)
)
)
*34 (CptPort
uid 964,0
ps "OnEdgeStrategy"
shape (Triangle
uid 965,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-35000,45625,-34250,46375"
)
tg (CPTG
uid 966,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 967,0
va (VaSet
)
xt "-38200,45500,-36000,46500"
st "INTA"
ju 2
blo "-36000,46300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "INTA"
t "std_logic"
o 15
)
)
)
*35 (CptPort
uid 968,0
ps "OnEdgeStrategy"
shape (Triangle
uid 969,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-35000,46625,-34250,47375"
)
tg (CPTG
uid 970,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 971,0
va (VaSet
)
xt "-39500,46500,-36000,47500"
st "CmdEnbl"
ju 2
blo "-36000,47300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CmdEnbl"
t "std_logic"
o 16
)
)
)
*36 (CptPort
uid 972,0
ps "OnEdgeStrategy"
shape (Triangle
uid 973,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-35000,47625,-34250,48375"
)
tg (CPTG
uid 974,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 975,0
va (VaSet
)
xt "-39400,47500,-36000,48500"
st "CmdStrb"
ju 2
blo "-36000,48300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CmdStrb"
t "std_logic"
o 17
)
)
)
*37 (CptPort
uid 976,0
ps "OnEdgeStrategy"
shape (Triangle
uid 977,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-35000,48625,-34250,49375"
)
tg (CPTG
uid 978,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 979,0
va (VaSet
)
xt "-39600,48500,-36000,49500"
st "ExpReset"
ju 2
blo "-36000,49300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ExpReset"
t "std_logic"
o 18
)
)
)
*38 (CptPort
uid 984,0
ps "OnEdgeStrategy"
shape (Triangle
uid 985,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-35000,38625,-34250,39375"
)
tg (CPTG
uid 986,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 987,0
va (VaSet
)
xt "-39300,38500,-36000,39500"
st "Fail_Out"
ju 2
blo "-36000,39300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Fail_Out"
t "std_logic_vector"
b "(FAIL_WIDTH-1 DOWNTO 0)"
o 19
)
)
)
*39 (CptPort
uid 988,0
ps "OnEdgeStrategy"
shape (Triangle
uid 989,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-35000,49625,-34250,50375"
)
tg (CPTG
uid 990,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 991,0
va (VaSet
)
xt "-42200,49500,-36000,50500"
st "Flt_CPU_Reset"
ju 2
blo "-36000,50300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Flt_CPU_Reset"
t "std_logic"
o 21
)
)
)
*40 (CptPort
uid 2831,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2832,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-47750,40625,-47000,41375"
)
tg (CPTG
uid 2833,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2834,0
va (VaSet
)
xt "-46000,40500,-44700,41500"
st "clk"
blo "-46000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
)
)
)
*41 (CptPort
uid 2835,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2836,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-47750,39625,-47000,40375"
)
tg (CPTG
uid 2837,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2838,0
va (VaSet
)
xt "-46000,39500,-42600,40500"
st "Switches"
blo "-46000,40300"
)
)
thePort (LogicalPort
decl (Decl
n "Switches"
t "std_logic_vector"
b "(SW_WIDTH-1 DOWNTO 0)"
o 20
)
)
)
*42 (PortMapFrame
uid 3946,0
ps "PortMapFrameStrategy"
shape (RectFrame
uid 3947,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-49000,34000,-33000,54000"
)
portMapText (BiTextGroup
uid 3948,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
uid 3949,0
va (VaSet
)
xt "-32000,54000,-23200,65000"
st "clk => clk,
Ctrl => Ctrl,
Addr => Addr,
Data_i => Data_i,
Data_o => Data_o,
Status => Status,
RData => RData,
ExpAck => ExpAck,
BdIntr => BdIntr,
Fail_Out => Fail_Out,
Switches => Switches,"
)
second (MLText
uid 3950,0
va (VaSet
)
xt "-32000,65000,-23000,70000"
st "ExpRd => ExpRd,
ExpWr => ExpWr,
WData => WData,
ExpAddr => ExpAddr,
ExpReset => ExpReset"
tm "PortMapTextMgr"
)
)
)
]
shape (Rectangle
uid 993,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-47000,36000,-35000,52000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 994,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*43 (Text
uid 995,0
va (VaSet
font "Arial,8,1"
)
xt "-43250,52000,-38750,53000"
st "tripole_lib"
blo "-43250,52800"
tm "BdLibraryNameMgr"
)
*44 (Text
uid 996,0
va (VaSet
font "Arial,8,1"
)
xt "-43250,53000,-40350,54000"
st "syscon"
blo "-43250,53800"
tm "CptNameMgr"
)
*45 (Text
uid 997,0
va (VaSet
font "Arial,8,1"
)
xt "-43250,54000,-40750,55000"
st "rf_sys"
blo "-43250,54800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 998,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 999,0
text (MLText
uid 1000,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-56000,34800,-20500,44400"
st "BUILD_NUMBER  = BUILD_NUMBER    ( std_logic_vector(15 DOWNTO 0) )  
INSTRUMENT_ID = X\"0006\"         ( std_logic_vector(15 DOWNTO 0) )  
N_INTERRUPTS  = N_INTERRUPTS    ( integer range 15 downto 0     )  
N_BOARDS      = N_BOARDS        ( integer range 15 downto 0     )  
ADDR_WIDTH    = 8               ( integer range 16 downto 8     )  
INTA_ADDR     = X\"0001\"         ( std_logic_vector(15 DOWNTO 0) )  
BDID_ADDR     = X\"0002\"         ( std_logic_vector(15 DOWNTO 0) )  
FAIL_ADDR     = X\"0004\"         ( std_logic_vector(15 DOWNTO 0) )  
SW_ADDR       = X\"0005\"         ( std_logic_vector(15 DOWNTO 0) )  
FAIL_WIDTH    = 1               ( integer range 16 downto 1     )  
SW_WIDTH      = SW_WIDTH        ( integer range 16 DOWNTO 0     )  
TO_ENABLED    = false           ( boolean                       )  "
)
header ""
)
elements [
(GiElement
name "BUILD_NUMBER"
type "std_logic_vector(15 DOWNTO 0)"
value "BUILD_NUMBER"
)
(GiElement
name "INSTRUMENT_ID"
type "std_logic_vector(15 DOWNTO 0)"
value "X\"0006\""
)
(GiElement
name "N_INTERRUPTS"
type "integer range 15 downto 0"
value "N_INTERRUPTS"
)
(GiElement
name "N_BOARDS"
type "integer range 15 downto 0"
value "N_BOARDS"
)
(GiElement
name "ADDR_WIDTH"
type "integer range 16 downto 8"
value "8"
)
(GiElement
name "INTA_ADDR"
type "std_logic_vector(15 DOWNTO 0)"
value "X\"0001\""
)
(GiElement
name "BDID_ADDR"
type "std_logic_vector(15 DOWNTO 0)"
value "X\"0002\""
)
(GiElement
name "FAIL_ADDR"
type "std_logic_vector(15 DOWNTO 0)"
value "X\"0004\""
)
(GiElement
name "SW_ADDR"
type "std_logic_vector(15 DOWNTO 0)"
value "X\"0005\""
)
(GiElement
name "FAIL_WIDTH"
type "integer range 16 downto 1"
value "1"
)
(GiElement
name "SW_WIDTH"
type "integer range 16 DOWNTO 0"
value "SW_WIDTH"
)
(GiElement
name "TO_ENABLED"
type "boolean"
value "false"
)
]
)
viewicon (ZoomableIcon
uid 1001,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-46750,50250,-45250,51750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*46 (Net
uid 1284,0
decl (Decl
n "tri_pulse_A"
t "std_logic"
o 19
suid 47,0
)
declText (MLText
uid 1285,0
va (VaSet
font "Courier New,8,0"
)
xt "-48000,18400,-35000,19200"
st "tri_pulse_A : std_logic"
)
)
*47 (Net
uid 1535,0
decl (Decl
n "RData"
t "std_logic_vector"
b "(16*N_BOARDS-1 DOWNTO 0)"
o 28
suid 50,0
)
declText (MLText
uid 1536,0
va (VaSet
font "Courier New,8,0"
)
xt "-48000,26600,-15500,27400"
st "SIGNAL RData       : std_logic_vector(16*N_BOARDS-1 DOWNTO 0)"
)
)
*48 (PortIoOut
uid 1729,0
shape (CompositeShape
uid 1730,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1731,0
sl 0
ro 270
xt "4500,37625,6000,38375"
)
(Line
uid 1732,0
sl 0
ro 270
xt "4000,38000,4500,38000"
pts [
"4000,38000"
"4500,38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1733,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1734,0
va (VaSet
)
xt "6000,37500,10600,38500"
st "tri_pulse_B"
blo "6000,38300"
tm "WireNameMgr"
)
)
)
*49 (PortIoOut
uid 1741,0
shape (CompositeShape
uid 1742,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1743,0
sl 0
ro 270
xt "4500,38625,6000,39375"
)
(Line
uid 1744,0
sl 0
ro 270
xt "4000,39000,4500,39000"
pts [
"4000,39000"
"4500,39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1745,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1746,0
va (VaSet
)
xt "6000,38500,10700,39500"
st "tri_pulse_C"
blo "6000,39300"
tm "WireNameMgr"
)
)
)
*50 (Net
uid 1747,0
decl (Decl
n "tri_pulse_B"
t "std_logic"
o 20
suid 55,0
)
declText (MLText
uid 1748,0
va (VaSet
font "Courier New,8,0"
)
xt "-48000,19200,-35000,20000"
st "tri_pulse_B : std_logic"
)
)
*51 (Net
uid 1749,0
decl (Decl
n "tri_pulse_C"
t "std_logic"
o 21
suid 56,0
)
declText (MLText
uid 1750,0
va (VaSet
font "Courier New,8,0"
)
xt "-48000,20000,-35000,20800"
st "tri_pulse_C : std_logic"
)
)
*52 (Net
uid 1963,0
decl (Decl
n "Ctrl"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 2
suid 77,0
)
declText (MLText
uid 1964,0
va (VaSet
font "Courier New,8,0"
)
xt "-48000,4800,-25000,5600"
st "Ctrl        : std_logic_vector(6 DOWNTO 0)"
)
)
*53 (PortIoIn
uid 1969,0
shape (CompositeShape
uid 1970,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1971,0
sl 0
ro 270
xt "-51000,36625,-49500,37375"
)
(Line
uid 1972,0
sl 0
ro 270
xt "-49500,37000,-49000,37000"
pts [
"-49500,37000"
"-49000,37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1973,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1974,0
va (VaSet
)
xt "-53700,36500,-52000,37500"
st "Ctrl"
ju 2
blo "-52000,37300"
tm "WireNameMgr"
)
)
)
*54 (Net
uid 1975,0
decl (Decl
n "Addr"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 1
suid 78,0
)
declText (MLText
uid 1976,0
va (VaSet
font "Courier New,8,0"
)
xt "-48000,4000,-25000,4800"
st "Addr        : std_logic_vector(7 DOWNTO 0)"
)
)
*55 (PortIoIn
uid 1981,0
shape (CompositeShape
uid 1982,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1983,0
sl 0
ro 270
xt "-51000,37625,-49500,38375"
)
(Line
uid 1984,0
sl 0
ro 270
xt "-49500,38000,-49000,38000"
pts [
"-49500,38000"
"-49000,38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1985,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1986,0
va (VaSet
)
xt "-54000,37500,-52000,38500"
st "Addr"
ju 2
blo "-52000,38300"
tm "WireNameMgr"
)
)
)
*56 (Net
uid 1987,0
decl (Decl
n "Data_o"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 3
suid 79,0
)
declText (MLText
uid 1988,0
va (VaSet
font "Courier New,8,0"
)
xt "-48000,5600,-24500,6400"
st "Data_o      : std_logic_vector(15 DOWNTO 0)"
)
)
*57 (PortIoIn
uid 1993,0
shape (CompositeShape
uid 1994,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1995,0
sl 0
ro 270
xt "-51000,38625,-49500,39375"
)
(Line
uid 1996,0
sl 0
ro 270
xt "-49500,39000,-49000,39000"
pts [
"-49500,39000"
"-49000,39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1997,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1998,0
va (VaSet
)
xt "-54800,38500,-52000,39500"
st "Data_o"
ju 2
blo "-52000,39300"
tm "WireNameMgr"
)
)
)
*58 (Net
uid 1999,0
decl (Decl
n "Data_i"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 11
suid 80,0
)
declText (MLText
uid 2000,0
va (VaSet
font "Courier New,8,0"
)
xt "-48000,12000,-24500,12800"
st "Data_i      : std_logic_vector(15 DOWNTO 0)"
)
)
*59 (PortIoOut
uid 2005,0
shape (CompositeShape
uid 2006,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2007,0
sl 0
ro 270
xt "-32500,36625,-31000,37375"
)
(Line
uid 2008,0
sl 0
ro 270
xt "-33000,37000,-32500,37000"
pts [
"-33000,37000"
"-32500,37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2009,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2010,0
va (VaSet
)
xt "-30000,36500,-27400,37500"
st "Data_i"
blo "-30000,37300"
tm "WireNameMgr"
)
)
)
*60 (Net
uid 2011,0
decl (Decl
n "Status"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 18
suid 81,0
)
declText (MLText
uid 2012,0
va (VaSet
font "Courier New,8,0"
)
xt "-48000,17600,-25000,18400"
st "Status      : std_logic_vector(3 DOWNTO 0)"
)
)
*61 (PortIoOut
uid 2017,0
shape (CompositeShape
uid 2018,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2019,0
sl 0
ro 270
xt "-32500,37625,-31000,38375"
)
(Line
uid 2020,0
sl 0
ro 270
xt "-33000,38000,-32500,38000"
pts [
"-33000,38000"
"-32500,38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2021,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2022,0
va (VaSet
)
xt "-30000,37500,-27500,38500"
st "Status"
blo "-30000,38300"
tm "WireNameMgr"
)
)
)
*62 (Net
uid 2134,0
decl (Decl
n "BdIntr"
t "std_logic_vector"
b "(N_INTERRUPTS-1 downto 0)"
o 22
suid 85,0
i "(others => '0')"
)
declText (MLText
uid 2135,0
va (VaSet
font "Courier New,8,0"
)
xt "-48000,21800,-5500,22600"
st "SIGNAL BdIntr      : std_logic_vector(N_INTERRUPTS-1 downto 0) := (others => '0')"
)
)
*63 (PortIoIn
uid 2647,0
shape (CompositeShape
uid 2648,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2649,0
sl 0
ro 270
xt "-20000,36625,-18500,37375"
)
(Line
uid 2650,0
sl 0
ro 270
xt "-18500,37000,-18000,37000"
pts [
"-18500,37000"
"-18000,37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2651,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2652,0
va (VaSet
)
xt "-24200,36500,-21000,37500"
st "Ilock_rtn"
ju 2
blo "-21000,37300"
tm "WireNameMgr"
)
)
)
*64 (Net
uid 2659,0
decl (Decl
n "Ilock_rtn"
t "std_logic"
o 4
suid 86,0
)
declText (MLText
uid 2660,0
va (VaSet
font "Courier New,8,0"
)
xt "-48000,6400,-35000,7200"
st "Ilock_rtn   : std_logic"
)
)
*65 (PortIoOut
uid 2748,0
shape (CompositeShape
uid 2749,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2750,0
sl 0
ro 270
xt "-32500,38625,-31000,39375"
)
(Line
uid 2751,0
sl 0
ro 270
xt "-33000,39000,-32500,39000"
pts [
"-33000,39000"
"-32500,39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2752,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2753,0
va (VaSet
)
xt "-30000,38500,-26700,39500"
st "Fail_Out"
blo "-30000,39300"
tm "WireNameMgr"
)
)
)
*66 (Net
uid 2839,0
decl (Decl
n "Ilock_fail"
t "std_logic"
o 13
suid 88,0
)
declText (MLText
uid 2840,0
va (VaSet
font "Courier New,8,0"
)
xt "-48000,13600,-35000,14400"
st "Ilock_fail  : std_logic"
)
)
*67 (PortIoOut
uid 2841,0
shape (CompositeShape
uid 2842,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2843,0
sl 0
ro 270
xt "4500,39625,6000,40375"
)
(Line
uid 2844,0
sl 0
ro 270
xt "4000,40000,4500,40000"
pts [
"4000,40000"
"4500,40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2845,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2846,0
va (VaSet
)
xt "6000,39500,9700,40500"
st "Ilock_fail"
blo "6000,40300"
tm "WireNameMgr"
)
)
)
*68 (Net
uid 2897,0
decl (Decl
n "Fail_Out"
t "std_logic_vector"
b "(0 TO 0)"
o 12
suid 89,0
)
declText (MLText
uid 2898,0
va (VaSet
font "Courier New,8,0"
)
xt "-48000,12800,-27500,13600"
st "Fail_Out    : std_logic_vector(0 TO 0)"
)
)
*69 (Net
uid 2905,0
decl (Decl
n "Switches"
t "std_logic_vector"
b "(SW_WIDTH-1 DOWNTO 0)"
o 7
suid 90,0
)
declText (MLText
uid 2906,0
va (VaSet
font "Courier New,8,0"
)
xt "-48000,8800,-20500,9600"
st "Switches    : std_logic_vector(SW_WIDTH-1 DOWNTO 0)"
)
)
*70 (PortIoIn
uid 2917,0
shape (CompositeShape
uid 2918,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2919,0
sl 0
ro 270
xt "-51000,39625,-49500,40375"
)
(Line
uid 2920,0
sl 0
ro 270
xt "-49500,40000,-49000,40000"
pts [
"-49500,40000"
"-49000,40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2921,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2922,0
va (VaSet
)
xt "-55400,39500,-52000,40500"
st "Switches"
ju 2
blo "-52000,40300"
tm "WireNameMgr"
)
)
)
*71 (SaComponent
uid 3603,0
optionalChildren [
*72 (CptPort
uid 3617,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3618,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2000,50625,2750,51375"
)
tg (CPTG
uid 3619,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3620,0
va (VaSet
)
xt "-1800,50500,1000,51500"
st "ExpAck"
ju 2
blo "1000,51300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ExpAck"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 12
suid 13,0
)
)
)
*73 (CptPort
uid 3621,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3622,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,39625,-16000,40375"
)
tg (CPTG
uid 3623,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3624,0
va (VaSet
)
xt "-15000,39500,-11800,40500"
st "ExpAddr"
blo "-15000,40300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpAddr"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 1
suid 15,0
)
)
)
*74 (CptPort
uid 3625,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3626,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,40625,-16000,41375"
)
tg (CPTG
uid 3627,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3628,0
va (VaSet
)
xt "-15000,40500,-12400,41500"
st "ExpRd"
blo "-15000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpRd"
t "std_logic"
o 2
suid 19,0
)
)
)
*75 (CptPort
uid 3629,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3630,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,41625,-16000,42375"
)
tg (CPTG
uid 3631,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3632,0
va (VaSet
)
xt "-15000,41500,-11400,42500"
st "ExpReset"
blo "-15000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpReset"
t "std_logic"
o 3
suid 26,0
)
)
)
*76 (CptPort
uid 3633,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3634,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,42625,-16000,43375"
)
tg (CPTG
uid 3635,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3636,0
va (VaSet
)
xt "-15000,42500,-12400,43500"
st "ExpWr"
blo "-15000,43300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpWr"
t "std_logic"
o 4
suid 18,0
)
)
)
*77 (CptPort
uid 3637,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3638,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2000,39625,2750,40375"
)
tg (CPTG
uid 3639,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3640,0
va (VaSet
)
xt "-1800,39500,1000,40500"
st "IlckFail"
ju 2
blo "1000,40300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "IlckFail"
t "std_logic"
o 13
suid 88,0
)
)
)
*78 (CptPort
uid 3641,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3642,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2000,41625,2750,42375"
)
tg (CPTG
uid 3643,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3644,0
va (VaSet
)
xt "-2000,41500,1000,42500"
st "RData0"
ju 2
blo "1000,42300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RData0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 18
suid 95,0
)
)
)
*79 (CptPort
uid 3645,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3646,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2000,42625,2750,43375"
)
tg (CPTG
uid 3647,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3648,0
va (VaSet
)
xt "-2000,42500,1000,43500"
st "RData1"
ju 2
blo "1000,43300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RData1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 19
suid 96,0
)
)
)
*80 (CptPort
uid 3649,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3650,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2000,43625,2750,44375"
)
tg (CPTG
uid 3651,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3652,0
va (VaSet
)
xt "-2000,43500,1000,44500"
st "RData2"
ju 2
blo "1000,44300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RData2"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 20
suid 97,0
)
)
)
*81 (CptPort
uid 3653,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3654,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2000,44625,2750,45375"
)
tg (CPTG
uid 3655,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3656,0
va (VaSet
)
xt "-2000,44500,1000,45500"
st "RData3"
ju 2
blo "1000,45300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RData3"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 21
suid 98,0
)
)
)
*82 (CptPort
uid 3657,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3658,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2000,45625,2750,46375"
)
tg (CPTG
uid 3659,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3660,0
va (VaSet
)
xt "-2000,45500,1000,46500"
st "RData4"
ju 2
blo "1000,46300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RData4"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 22
suid 99,0
)
)
)
*83 (CptPort
uid 3661,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3662,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2000,46625,2750,47375"
)
tg (CPTG
uid 3663,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3664,0
va (VaSet
)
xt "-2000,46500,1000,47500"
st "RData5"
ju 2
blo "1000,47300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RData5"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 23
suid 100,0
)
)
)
*84 (CptPort
uid 3665,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3666,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2000,47625,2750,48375"
)
tg (CPTG
uid 3667,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3668,0
va (VaSet
)
xt "-2000,47500,1000,48500"
st "RData6"
ju 2
blo "1000,48300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RData6"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 24
suid 101,0
)
)
)
*85 (CptPort
uid 3669,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3670,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2000,48625,2750,49375"
)
tg (CPTG
uid 3671,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3672,0
va (VaSet
)
xt "-2000,48500,1000,49500"
st "RData7"
ju 2
blo "1000,49300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RData7"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 25
suid 102,0
)
)
)
*86 (CptPort
uid 3685,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3686,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2000,36625,2750,37375"
)
tg (CPTG
uid 3687,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3688,0
va (VaSet
)
xt "-3600,36500,1000,37500"
st "tri_pulse_A"
ju 2
blo "1000,37300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tri_pulse_A"
t "std_logic"
o 26
suid 47,0
)
)
)
*87 (CptPort
uid 3689,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3690,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2000,37625,2750,38375"
)
tg (CPTG
uid 3691,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3692,0
va (VaSet
)
xt "-3600,37500,1000,38500"
st "tri_pulse_B"
ju 2
blo "1000,38300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tri_pulse_B"
t "std_logic"
o 27
suid 55,0
)
)
)
*88 (CptPort
uid 3693,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3694,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2000,38625,2750,39375"
)
tg (CPTG
uid 3695,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3696,0
va (VaSet
)
xt "-3700,38500,1000,39500"
st "tri_pulse_C"
ju 2
blo "1000,39300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tri_pulse_C"
t "std_logic"
o 28
suid 56,0
)
)
)
*89 (CptPort
uid 3697,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3698,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,43625,-16000,44375"
)
tg (CPTG
uid 3699,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3700,0
va (VaSet
)
xt "-15000,43500,-12300,44500"
st "WData"
blo "-15000,44300"
)
)
thePort (LogicalPort
decl (Decl
n "WData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 8
suid 9,0
)
)
)
*90 (PortMapFrame
uid 3951,0
ps "PortMapFrameStrategy"
shape (RectFrame
uid 3952,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-18000,34000,4000,63000"
)
portMapText (BiTextGroup
uid 3953,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
uid 3954,0
va (VaSet
)
xt "23000,36000,39500,59000"
st "Ilock_rtn => Ilock_rtn,
PSDONEB => PSDONEB,
PSDONEC => PSDONEC,
clk => clk,
clkB => clkB,
clkC => clkC,
ExpAck => ExpAck(7 DOWNTO 0),
IlckFail => Ilock_fail,
PSENB => PSENB,
PSENC => PSENC,
PSINCDECB => PSINCDECB,
PSINCDECC => PSINCDECC,
RData0 => RData(0*16+15 DOWNTO 0*16),
RData1 => RData(1*16+15 DOWNTO 1*16),
RData2 => RData(2*16+15 DOWNTO 2*16),
RData3 => RData(3*16+15 DOWNTO 3*16),
RData4 => RData(4*16+15 DOWNTO 4*16),
RData5 => RData(5*16+15 DOWNTO 5*16),
RData6 => RData(6*16+15 DOWNTO 6*16),
RData7 => RData(7*16+15 DOWNTO 7*16),
tri_pulse_A => tri_pulse_A,
tri_pulse_B => tri_pulse_B,
tri_pulse_C => tri_pulse_C,"
)
second (MLText
uid 3955,0
va (VaSet
)
xt "23000,59000,32200,64000"
st "ExpAddr => ExpAddr,
ExpRd => ExpRd,
ExpReset => ExpReset,
ExpWr => ExpWr,
WData => WData"
tm "PortMapTextMgr"
)
)
)
*91 (CptPort
uid 3971,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3972,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,36625,-16000,37375"
)
tg (CPTG
uid 3973,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3974,0
va (VaSet
)
xt "-15000,36500,-11800,37500"
st "Ilock_rtn"
blo "-15000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "Ilock_rtn"
t "std_logic"
o 5
suid 23,0
)
)
)
*92 (CptPort
uid 4105,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4106,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,38625,-16000,39375"
)
tg (CPTG
uid 4107,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4108,0
va (VaSet
)
xt "-15000,38500,-13700,39500"
st "clk"
blo "-15000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 9
suid 28,0
)
)
)
*93 (CptPort
uid 4109,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4110,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2000,54625,2750,55375"
)
tg (CPTG
uid 4111,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4112,0
va (VaSet
)
xt "-800,54500,1000,55500"
st "clkB"
ju 2
blo "1000,55300"
)
)
thePort (LogicalPort
decl (Decl
n "clkB"
t "std_logic"
o 10
suid 29,0
)
)
)
*94 (CptPort
uid 4113,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4114,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2000,58625,2750,59375"
)
tg (CPTG
uid 4115,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4116,0
va (VaSet
)
xt "-900,58500,1000,59500"
st "clkC"
ju 2
blo "1000,59300"
)
)
thePort (LogicalPort
decl (Decl
n "clkC"
t "std_logic"
o 11
suid 30,0
)
)
)
*95 (CptPort
uid 4117,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4118,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2000,53625,2750,54375"
)
tg (CPTG
uid 4119,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4120,0
va (VaSet
)
xt "-3200,53500,1000,54500"
st "PSDONEB"
ju 2
blo "1000,54300"
)
)
thePort (LogicalPort
decl (Decl
n "PSDONEB"
t "std_logic"
o 6
suid 33,0
)
)
)
*96 (CptPort
uid 4121,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4122,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2000,57625,2750,58375"
)
tg (CPTG
uid 4123,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4124,0
va (VaSet
)
xt "-3300,57500,1000,58500"
st "PSDONEC"
ju 2
blo "1000,58300"
)
)
thePort (LogicalPort
decl (Decl
n "PSDONEC"
t "std_logic"
o 7
suid 36,0
)
)
)
*97 (CptPort
uid 4125,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4126,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2000,51625,2750,52375"
)
tg (CPTG
uid 4127,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4128,0
va (VaSet
)
xt "-2000,51500,1000,52500"
st "PSENB"
ju 2
blo "1000,52300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "PSENB"
t "std_logic"
o 14
suid 31,0
)
)
)
*98 (CptPort
uid 4129,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4130,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2000,55625,2750,56375"
)
tg (CPTG
uid 4131,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4132,0
va (VaSet
)
xt "-2100,55500,1000,56500"
st "PSENC"
ju 2
blo "1000,56300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "PSENC"
t "std_logic"
o 15
suid 34,0
)
)
)
*99 (CptPort
uid 4133,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4134,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2000,52625,2750,53375"
)
tg (CPTG
uid 4135,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4136,0
va (VaSet
)
xt "-4000,52500,1000,53500"
st "PSINCDECB"
ju 2
blo "1000,53300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "PSINCDECB"
t "std_logic"
o 16
suid 32,0
)
)
)
*100 (CptPort
uid 4137,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4138,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2000,56625,2750,57375"
)
tg (CPTG
uid 4139,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4140,0
va (VaSet
)
xt "-4100,56500,1000,57500"
st "PSINCDECC"
ju 2
blo "1000,57300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "PSINCDECC"
t "std_logic"
o 17
suid 35,0
)
)
)
]
shape (Rectangle
uid 3604,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-16000,36000,2000,61000"
)
oxt "-16000,36000,2000,52000"
ttg (MlTextGroup
uid 3605,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*101 (Text
uid 3606,0
va (VaSet
font "Arial,8,1"
)
xt "-9250,52000,-4750,53000"
st "tripole_lib"
blo "-9250,52800"
tm "BdLibraryNameMgr"
)
*102 (Text
uid 3607,0
va (VaSet
font "Arial,8,1"
)
xt "-9250,53000,-5950,54000"
st "tri_lvl_c"
blo "-9250,53800"
tm "CptNameMgr"
)
*103 (Text
uid 3608,0
va (VaSet
font "Arial,8,1"
)
xt "-9250,54000,-7150,55000"
st "lvl_c"
blo "-9250,54800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3609,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3610,0
text (MLText
uid 3611,0
va (VaSet
font "Courier New,8,0"
)
xt "-16250,40500,4750,42100"
st "DELAY_BITS = 7            ( integer )  
PHASE_RES  = PHASE_RES    ( integer )  
"
)
header ""
)
elements [
(GiElement
name "DELAY_BITS"
type "integer"
value "7"
)
(GiElement
name "PHASE_RES"
type "integer"
value "PHASE_RES"
)
]
)
viewicon (ZoomableIcon
uid 3612,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-15750,59250,-14250,60750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*104 (GlobalConnector
uid 3849,0
shape (Circle
uid 3850,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "19000,26000,21000,28000"
radius 1000
)
name (Text
uid 3851,0
va (VaSet
font "Arial,8,1"
)
xt "19500,26500,20500,27500"
st "G"
blo "19500,27300"
)
)
*105 (BundleNet
uid 3906,0
bundleNetName "bundle_rf_sys_U_0_0"
bundleContents [
*106 (Wire
uid 3916,0
shape (OrthoPolyLine
uid 3917,0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "20000,2000,98750,34000"
pts [
"98750,2000"
"20000,2000"
"20000,34000"
"22250,34000"
]
)
sat 32
eat 16
sty 1
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3920,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3921,0
sl 0
va (VaSet
isHidden 1
)
xt "99000,1000,101700,2000"
st "WData"
blo "99000,1800"
tm "WireNameMgr"
)
)
on &12
)
*107 (Wire
uid 3922,0
shape (OrthoPolyLine
uid 3923,0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-21000,8000,98750,44000"
pts [
"98750,8000"
"-21000,8000"
"-21000,44000"
"-11000,44000"
]
)
sat 32
eat 16
sty 1
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3926,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3927,0
sl 0
va (VaSet
isHidden 1
)
xt "99000,7000,102200,8000"
st "ExpAddr"
blo "99000,7800"
tm "WireNameMgr"
)
)
on &13
)
*108 (Wire
uid 3928,0
shape (OrthoPolyLine
uid 3929,0
sl 0
va (VaSet
vasetType 3
)
xt "98750,6000,117250,6000"
pts [
"98750,6000"
"117250,6000"
]
)
sat 32
eat 16
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3932,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3933,0
sl 0
va (VaSet
isHidden 1
)
xt "96000,5000,98600,6000"
st "ExpWr"
blo "96000,5800"
tm "WireNameMgr"
)
)
on &14
)
*109 (Wire
uid 3934,0
shape (OrthoPolyLine
uid 3935,0
sl 0
va (VaSet
vasetType 3
)
xt "98750,5000,117250,5000"
pts [
"98750,5000"
"117250,5000"
]
)
sat 32
eat 16
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3938,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3939,0
sl 0
va (VaSet
isHidden 1
)
xt "96000,4000,98600,5000"
st "ExpRd"
blo "96000,4800"
tm "WireNameMgr"
)
)
on &15
)
*110 (Wire
uid 3940,0
shape (OrthoPolyLine
uid 3941,0
sl 0
va (VaSet
vasetType 3
)
xt "0,15000,98750,33000"
pts [
"98750,15000"
"0,15000"
"0,33000"
"4250,33000"
]
)
sat 32
eat 16
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3944,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3945,0
sl 0
va (VaSet
isHidden 1
)
xt "99000,14000,102600,15000"
st "ExpReset"
blo "99000,14800"
tm "WireNameMgr"
)
)
on &16
)
]
)
*111 (Net
uid 3961,0
decl (Decl
n "ExpAck"
t "std_logic_vector"
b "(N_BOARDS-1 DOWNTO 0)"
o 23
suid 103,0
)
declText (MLText
uid 3962,0
va (VaSet
font "Courier New,8,0"
)
xt "-48000,22600,-17000,23400"
st "SIGNAL ExpAck      : std_logic_vector(N_BOARDS-1 DOWNTO 0)"
)
)
*112 (Net
uid 4141,0
decl (Decl
n "PSENB"
t "std_logic"
o 14
suid 104,0
)
declText (MLText
uid 4142,0
va (VaSet
font "Courier New,8,0"
)
xt "-48000,14400,-35000,15200"
st "PSENB       : std_logic"
)
)
*113 (PortIoOut
uid 4147,0
shape (CompositeShape
uid 4148,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4149,0
sl 0
ro 270
xt "5500,51625,7000,52375"
)
(Line
uid 4150,0
sl 0
ro 270
xt "5000,52000,5500,52000"
pts [
"5000,52000"
"5500,52000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4151,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4152,0
va (VaSet
)
xt "8000,51500,11000,52500"
st "PSENB"
blo "8000,52300"
tm "WireNameMgr"
)
)
)
*114 (Net
uid 4153,0
decl (Decl
n "PSDONEB"
t "std_logic"
o 5
suid 105,0
)
declText (MLText
uid 4154,0
va (VaSet
font "Courier New,8,0"
)
xt "-48000,7200,-35000,8000"
st "PSDONEB     : std_logic"
)
)
*115 (PortIoIn
uid 4159,0
shape (CompositeShape
uid 4160,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4161,0
sl 0
ro 90
xt "5500,53625,7000,54375"
)
(Line
uid 4162,0
sl 0
ro 90
xt "5000,54000,5500,54000"
pts [
"5500,54000"
"5000,54000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4163,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4164,0
va (VaSet
)
xt "8000,53500,12200,54500"
st "PSDONEB"
blo "8000,54300"
tm "WireNameMgr"
)
)
)
*116 (Net
uid 4165,0
decl (Decl
n "PSINCDECB"
t "std_logic"
o 16
suid 106,0
)
declText (MLText
uid 4166,0
va (VaSet
font "Courier New,8,0"
)
xt "-48000,16000,-35000,16800"
st "PSINCDECB   : std_logic"
)
)
*117 (PortIoOut
uid 4171,0
shape (CompositeShape
uid 4172,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4173,0
sl 0
ro 270
xt "5500,52625,7000,53375"
)
(Line
uid 4174,0
sl 0
ro 270
xt "5000,53000,5500,53000"
pts [
"5000,53000"
"5500,53000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4175,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4176,0
va (VaSet
)
xt "8000,52500,13000,53500"
st "PSINCDECB"
blo "8000,53300"
tm "WireNameMgr"
)
)
)
*118 (Net
uid 4177,0
decl (Decl
n "clkB"
t "std_logic"
o 9
suid 107,0
)
declText (MLText
uid 4178,0
va (VaSet
font "Courier New,8,0"
)
xt "-48000,10400,-35000,11200"
st "clkB        : std_logic"
)
)
*119 (PortIoIn
uid 4183,0
shape (CompositeShape
uid 4184,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4185,0
sl 0
ro 90
xt "5500,54625,7000,55375"
)
(Line
uid 4186,0
sl 0
ro 90
xt "5000,55000,5500,55000"
pts [
"5500,55000"
"5000,55000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4187,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4188,0
va (VaSet
)
xt "8000,54500,9800,55500"
st "clkB"
blo "8000,55300"
tm "WireNameMgr"
)
)
)
*120 (Net
uid 4189,0
decl (Decl
n "PSENC"
t "std_logic"
o 15
suid 108,0
)
declText (MLText
uid 4190,0
va (VaSet
font "Courier New,8,0"
)
xt "-48000,15200,-35000,16000"
st "PSENC       : std_logic"
)
)
*121 (PortIoOut
uid 4195,0
shape (CompositeShape
uid 4196,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4197,0
sl 0
ro 270
xt "5500,55625,7000,56375"
)
(Line
uid 4198,0
sl 0
ro 270
xt "5000,56000,5500,56000"
pts [
"5000,56000"
"5500,56000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4199,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4200,0
va (VaSet
)
xt "8000,55500,11100,56500"
st "PSENC"
blo "8000,56300"
tm "WireNameMgr"
)
)
)
*122 (Net
uid 4201,0
decl (Decl
n "PSINCDECC"
t "std_logic"
o 17
suid 109,0
)
declText (MLText
uid 4202,0
va (VaSet
font "Courier New,8,0"
)
xt "-48000,16800,-35000,17600"
st "PSINCDECC   : std_logic"
)
)
*123 (PortIoOut
uid 4207,0
shape (CompositeShape
uid 4208,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4209,0
sl 0
ro 270
xt "5500,56625,7000,57375"
)
(Line
uid 4210,0
sl 0
ro 270
xt "5000,57000,5500,57000"
pts [
"5000,57000"
"5500,57000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4211,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4212,0
va (VaSet
)
xt "8000,56500,13100,57500"
st "PSINCDECC"
blo "8000,57300"
tm "WireNameMgr"
)
)
)
*124 (Net
uid 4213,0
decl (Decl
n "PSDONEC"
t "std_logic"
o 6
suid 110,0
)
declText (MLText
uid 4214,0
va (VaSet
font "Courier New,8,0"
)
xt "-48000,8000,-35000,8800"
st "PSDONEC     : std_logic"
)
)
*125 (PortIoIn
uid 4219,0
shape (CompositeShape
uid 4220,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4221,0
sl 0
ro 90
xt "5500,57625,7000,58375"
)
(Line
uid 4222,0
sl 0
ro 90
xt "5000,58000,5500,58000"
pts [
"5500,58000"
"5000,58000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4223,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4224,0
va (VaSet
)
xt "8000,57500,12300,58500"
st "PSDONEC"
blo "8000,58300"
tm "WireNameMgr"
)
)
)
*126 (Net
uid 4225,0
decl (Decl
n "clkC"
t "std_logic"
o 10
suid 111,0
)
declText (MLText
uid 4226,0
va (VaSet
font "Courier New,8,0"
)
xt "-48000,11200,-35000,12000"
st "clkC        : std_logic"
)
)
*127 (PortIoIn
uid 4231,0
shape (CompositeShape
uid 4232,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4233,0
sl 0
ro 90
xt "5500,58625,7000,59375"
)
(Line
uid 4234,0
sl 0
ro 90
xt "5000,59000,5500,59000"
pts [
"5500,59000"
"5000,59000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4235,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4236,0
va (VaSet
)
xt "8000,58500,9900,59500"
st "clkC"
blo "8000,59300"
tm "WireNameMgr"
)
)
)
*128 (Wire
uid 496,0
shape (OrthoPolyLine
uid 497,0
va (VaSet
vasetType 3
)
xt "18000,27000,19000,27000"
pts [
"18000,27000"
"19000,27000"
]
)
start &18
end &104
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 500,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 501,0
va (VaSet
isHidden 1
)
xt "16000,26000,17300,27000"
st "clk"
blo "16000,26800"
tm "WireNameMgr"
)
)
on &19
)
*129 (Wire
uid 2001,0
shape (OrthoPolyLine
uid 2002,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34250,37000,-33000,37000"
pts [
"-34250,37000"
"-33000,37000"
]
)
start &23
end &59
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2003,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2004,0
va (VaSet
isHidden 1
)
xt "-35000,36000,-32400,37000"
st "Data_i"
blo "-35000,36800"
tm "WireNameMgr"
)
)
on &58
)
*130 (Wire
uid 2013,0
shape (OrthoPolyLine
uid 2014,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34250,38000,-33000,38000"
pts [
"-34250,38000"
"-33000,38000"
]
)
start &25
end &61
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2015,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2016,0
va (VaSet
isHidden 1
)
xt "-35000,37000,-32500,38000"
st "Status"
blo "-35000,37800"
tm "WireNameMgr"
)
)
on &60
)
*131 (Wire
uid 2136,0
shape (OrthoPolyLine
uid 2137,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-50000,42000,-47750,42000"
pts [
"-50000,42000"
"-47750,42000"
]
)
end &32
ss 0
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2140,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2141,0
va (VaSet
)
xt "-53000,41000,-50600,42000"
st "BdIntr"
blo "-53000,41800"
tm "WireNameMgr"
)
)
on &62
)
*132 (Wire
uid 2653,0
shape (OrthoPolyLine
uid 2654,0
va (VaSet
vasetType 3
)
xt "-18000,37000,-16750,37000"
pts [
"-18000,37000"
"-16750,37000"
]
)
start &63
end &91
ss 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2657,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2658,0
va (VaSet
isHidden 1
)
xt "-19000,36000,-15800,37000"
st "Ilock_rtn"
blo "-19000,36800"
tm "WireNameMgr"
)
)
on &64
)
*133 (Wire
uid 2899,0
shape (OrthoPolyLine
uid 2900,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34250,39000,-33000,39000"
pts [
"-34250,39000"
"-33000,39000"
]
)
start &38
end &65
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2901,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2902,0
va (VaSet
isHidden 1
)
xt "-35000,38000,-31700,39000"
st "Fail_Out"
blo "-35000,38800"
tm "WireNameMgr"
)
)
on &68
)
*134 (Wire
uid 2907,0
shape (OrthoPolyLine
uid 2908,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-49000,40000,-47750,40000"
pts [
"-49000,40000"
"-47750,40000"
]
)
start &70
end &41
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2911,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2912,0
va (VaSet
isHidden 1
)
xt "-50000,39000,-46600,40000"
st "Switches"
blo "-50000,39800"
tm "WireNameMgr"
)
)
on &69
)
*135 (Wire
uid 3054,0
shape (OrthoPolyLine
uid 3055,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-50000,43000,-47750,43000"
pts [
"-50000,43000"
"-47750,43000"
]
)
end &29
ss 0
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3058,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3059,0
va (VaSet
)
xt "-53000,42000,-50400,43000"
st "RData"
blo "-53000,42800"
tm "WireNameMgr"
)
)
on &47
)
*136 (Wire
uid 3701,0
shape (OrthoPolyLine
uid 3702,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "2750,51000,5000,51000"
pts [
"2750,51000"
"5000,51000"
]
)
start &72
es 0
sat 32
eat 16
sty 1
sl "(7 DOWNTO 0)"
stc 0
st 0
si 0
tg (WTG
uid 3705,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3706,0
va (VaSet
)
xt "6000,50000,14600,51000"
st "ExpAck(7 DOWNTO 0)"
blo "6000,50800"
tm "WireNameMgr"
)
)
on &111
)
*137 (Wire
uid 3707,0
shape (OrthoPolyLine
uid 3708,0
va (VaSet
vasetType 3
)
xt "2750,40000,4000,40000"
pts [
"2750,40000"
"4000,40000"
]
)
start &77
end &67
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3711,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3712,0
va (VaSet
isHidden 1
)
xt "2000,39000,5700,40000"
st "Ilock_fail"
blo "2000,39800"
tm "WireNameMgr"
)
)
on &66
)
*138 (Wire
uid 3713,0
shape (OrthoPolyLine
uid 3714,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "2750,42000,5000,42000"
pts [
"2750,42000"
"5000,42000"
]
)
start &78
sat 32
eat 16
sty 1
sl "(0*16+15 DOWNTO 0*16)"
stc 0
st 0
si 0
tg (WTG
uid 3717,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3718,0
va (VaSet
)
xt "6000,41000,18300,42000"
st "RData(0*16+15 DOWNTO 0*16)"
blo "6000,41800"
tm "WireNameMgr"
)
)
on &47
)
*139 (Wire
uid 3719,0
shape (OrthoPolyLine
uid 3720,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "2750,43000,5000,43000"
pts [
"2750,43000"
"5000,43000"
]
)
start &79
sat 32
eat 16
sty 1
sl "(1*16+15 DOWNTO 1*16)"
stc 0
st 0
si 0
tg (WTG
uid 3723,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3724,0
va (VaSet
)
xt "6000,42000,18300,43000"
st "RData(1*16+15 DOWNTO 1*16)"
blo "6000,42800"
tm "WireNameMgr"
)
)
on &47
)
*140 (Wire
uid 3725,0
shape (OrthoPolyLine
uid 3726,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "2750,44000,5000,44000"
pts [
"2750,44000"
"5000,44000"
]
)
start &80
sat 32
eat 16
sty 1
sl "(2*16+15 DOWNTO 2*16)"
stc 0
st 0
si 0
tg (WTG
uid 3729,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3730,0
va (VaSet
)
xt "6000,43000,18300,44000"
st "RData(2*16+15 DOWNTO 2*16)"
blo "6000,43800"
tm "WireNameMgr"
)
)
on &47
)
*141 (Wire
uid 3731,0
shape (OrthoPolyLine
uid 3732,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "2750,45000,5000,45000"
pts [
"2750,45000"
"5000,45000"
]
)
start &81
sat 32
eat 16
sty 1
sl "(3*16+15 DOWNTO 3*16)"
stc 0
st 0
si 0
tg (WTG
uid 3735,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3736,0
va (VaSet
)
xt "6000,44000,18300,45000"
st "RData(3*16+15 DOWNTO 3*16)"
blo "6000,44800"
tm "WireNameMgr"
)
)
on &47
)
*142 (Wire
uid 3737,0
shape (OrthoPolyLine
uid 3738,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "2750,46000,5000,46000"
pts [
"2750,46000"
"5000,46000"
]
)
start &82
sat 32
eat 16
sty 1
sl "(4*16+15 DOWNTO 4*16)"
stc 0
st 0
si 0
tg (WTG
uid 3741,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3742,0
va (VaSet
)
xt "6000,45000,18300,46000"
st "RData(4*16+15 DOWNTO 4*16)"
blo "6000,45800"
tm "WireNameMgr"
)
)
on &47
)
*143 (Wire
uid 3743,0
shape (OrthoPolyLine
uid 3744,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "2750,47000,5000,47000"
pts [
"2750,47000"
"5000,47000"
]
)
start &83
sat 32
eat 16
sty 1
sl "(5*16+15 DOWNTO 5*16)"
stc 0
st 0
si 0
tg (WTG
uid 3747,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3748,0
va (VaSet
)
xt "6000,46000,18300,47000"
st "RData(5*16+15 DOWNTO 5*16)"
blo "6000,46800"
tm "WireNameMgr"
)
)
on &47
)
*144 (Wire
uid 3749,0
shape (OrthoPolyLine
uid 3750,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "2750,48000,5000,48000"
pts [
"2750,48000"
"5000,48000"
]
)
start &84
sat 32
eat 16
sty 1
sl "(6*16+15 DOWNTO 6*16)"
stc 0
st 0
si 0
tg (WTG
uid 3753,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3754,0
va (VaSet
)
xt "6000,47000,18300,48000"
st "RData(6*16+15 DOWNTO 6*16)"
blo "6000,47800"
tm "WireNameMgr"
)
)
on &47
)
*145 (Wire
uid 3755,0
shape (OrthoPolyLine
uid 3756,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "2750,49000,5000,49000"
pts [
"2750,49000"
"5000,49000"
]
)
start &85
sat 32
eat 16
sty 1
sl "(7*16+15 DOWNTO 7*16)"
stc 0
st 0
si 0
tg (WTG
uid 3759,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3760,0
va (VaSet
)
xt "6000,48000,18300,49000"
st "RData(7*16+15 DOWNTO 7*16)"
blo "6000,48800"
tm "WireNameMgr"
)
)
on &47
)
*146 (Wire
uid 3773,0
shape (OrthoPolyLine
uid 3774,0
va (VaSet
vasetType 3
)
xt "2750,37000,4000,37000"
pts [
"2750,37000"
"4000,37000"
]
)
start &86
end &17
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3777,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3778,0
va (VaSet
isHidden 1
)
xt "2000,36000,6600,37000"
st "tri_pulse_A"
blo "2000,36800"
tm "WireNameMgr"
)
)
on &46
)
*147 (Wire
uid 3779,0
shape (OrthoPolyLine
uid 3780,0
va (VaSet
vasetType 3
)
xt "2750,38000,4000,38000"
pts [
"2750,38000"
"4000,38000"
]
)
start &87
end &48
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3783,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3784,0
va (VaSet
isHidden 1
)
xt "2000,37000,6600,38000"
st "tri_pulse_B"
blo "2000,37800"
tm "WireNameMgr"
)
)
on &50
)
*148 (Wire
uid 3785,0
shape (OrthoPolyLine
uid 3786,0
va (VaSet
vasetType 3
)
xt "2750,39000,4000,39000"
pts [
"2750,39000"
"4000,39000"
]
)
start &88
end &49
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3789,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3790,0
va (VaSet
isHidden 1
)
xt "2000,38000,6700,39000"
st "tri_pulse_C"
blo "2000,38800"
tm "WireNameMgr"
)
)
on &51
)
*149 (Wire
uid 3791,0
shape (OrthoPolyLine
uid 3792,0
va (VaSet
vasetType 3
)
xt "-20000,39000,-16750,39000"
pts [
"-20000,39000"
"-16750,39000"
]
)
end &92
es 0
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3795,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3796,0
va (VaSet
)
xt "-19000,38000,-17700,39000"
st "clk"
blo "-19000,38800"
tm "WireNameMgr"
)
)
on &19
)
*150 (Wire
uid 3858,0
shape (OrthoPolyLine
uid 3859,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-49000,38000,-47750,38000"
pts [
"-49000,38000"
"-47750,38000"
]
)
start &55
end &22
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3862,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3863,0
va (VaSet
isHidden 1
)
xt "-49000,37000,-47000,38000"
st "Addr"
blo "-49000,37800"
tm "WireNameMgr"
)
)
on &54
)
*151 (Wire
uid 3864,0
shape (OrthoPolyLine
uid 3865,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-49000,37000,-47750,37000"
pts [
"-49000,37000"
"-47750,37000"
]
)
start &53
end &21
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3868,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3869,0
va (VaSet
isHidden 1
)
xt "-49000,36000,-47300,37000"
st "Ctrl"
blo "-49000,36800"
tm "WireNameMgr"
)
)
on &52
)
*152 (Wire
uid 3870,0
shape (OrthoPolyLine
uid 3871,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-49000,39000,-47750,39000"
pts [
"-49000,39000"
"-47750,39000"
]
)
start &57
end &24
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3874,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3875,0
va (VaSet
isHidden 1
)
xt "-50000,38000,-47200,39000"
st "Data_o"
blo "-50000,38800"
tm "WireNameMgr"
)
)
on &56
)
*153 (Wire
uid 3876,0
shape (OrthoPolyLine
uid 3877,0
va (VaSet
vasetType 3
)
xt "-50000,41000,-47750,41000"
pts [
"-50000,41000"
"-47750,41000"
]
)
end &40
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3880,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3881,0
va (VaSet
isHidden 1
)
xt "-56000,40000,-54700,41000"
st "clk"
blo "-56000,40800"
tm "WireNameMgr"
)
)
on &19
)
*154 (Bundle
uid 3907,0
shape (OrthoPolyLine
uid 3908,0
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
xt "-33000,43000,-18000,43000"
pts [
"-33000,43000"
"-18000,43000"
]
)
start &42
end &90
sat 2
eat 1
textGroup (BiTextGroup
uid 3913,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 3914,0
va (VaSet
)
xt "-26000,43000,-18000,44000"
st "bundle_rf_sys_U_0_0"
blo "-26000,43800"
tm "BundleNameMgr"
)
second (MLText
uid 3915,0
va (VaSet
isHidden 1
)
xt "-26000,44000,-10700,45000"
st "(ExpAddr,ExpRd,ExpReset,ExpWr,WData)"
tm "BundleContentsMgr"
)
)
bundleNet &105
)
&106
&107
&108
&109
&110
*155 (Wire
uid 3963,0
shape (OrthoPolyLine
uid 3964,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-54000,51000,-47750,51000"
pts [
"-47750,51000"
"-54000,51000"
]
)
start &31
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3967,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3968,0
va (VaSet
)
xt "-53000,50000,-50200,51000"
st "ExpAck"
blo "-53000,50800"
tm "WireNameMgr"
)
)
on &111
)
*156 (Wire
uid 4143,0
shape (OrthoPolyLine
uid 4144,0
va (VaSet
vasetType 3
)
xt "2750,52000,5000,52000"
pts [
"2750,52000"
"5000,52000"
]
)
start &97
end &113
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4145,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4146,0
va (VaSet
isHidden 1
)
xt "4750,51000,7750,52000"
st "PSENB"
blo "4750,51800"
tm "WireNameMgr"
)
)
on &112
)
*157 (Wire
uid 4155,0
shape (OrthoPolyLine
uid 4156,0
va (VaSet
vasetType 3
)
xt "2750,54000,5000,54000"
pts [
"2750,54000"
"5000,54000"
]
)
start &95
end &115
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4157,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4158,0
va (VaSet
isHidden 1
)
xt "4750,53000,8950,54000"
st "PSDONEB"
blo "4750,53800"
tm "WireNameMgr"
)
)
on &114
)
*158 (Wire
uid 4167,0
shape (OrthoPolyLine
uid 4168,0
va (VaSet
vasetType 3
)
xt "2750,53000,5000,53000"
pts [
"2750,53000"
"5000,53000"
]
)
start &99
end &117
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4169,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4170,0
va (VaSet
isHidden 1
)
xt "4750,52000,9750,53000"
st "PSINCDECB"
blo "4750,52800"
tm "WireNameMgr"
)
)
on &116
)
*159 (Wire
uid 4179,0
shape (OrthoPolyLine
uid 4180,0
va (VaSet
vasetType 3
)
xt "2750,55000,5000,55000"
pts [
"2750,55000"
"5000,55000"
]
)
start &93
end &119
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4181,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4182,0
va (VaSet
isHidden 1
)
xt "4750,54000,6550,55000"
st "clkB"
blo "4750,54800"
tm "WireNameMgr"
)
)
on &118
)
*160 (Wire
uid 4191,0
shape (OrthoPolyLine
uid 4192,0
va (VaSet
vasetType 3
)
xt "2750,56000,5000,56000"
pts [
"2750,56000"
"5000,56000"
]
)
start &98
end &121
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4193,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4194,0
va (VaSet
isHidden 1
)
xt "4750,55000,7850,56000"
st "PSENC"
blo "4750,55800"
tm "WireNameMgr"
)
)
on &120
)
*161 (Wire
uid 4203,0
shape (OrthoPolyLine
uid 4204,0
va (VaSet
vasetType 3
)
xt "2750,57000,5000,57000"
pts [
"2750,57000"
"5000,57000"
]
)
start &100
end &123
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4205,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4206,0
va (VaSet
isHidden 1
)
xt "4750,56000,9850,57000"
st "PSINCDECC"
blo "4750,56800"
tm "WireNameMgr"
)
)
on &122
)
*162 (Wire
uid 4215,0
shape (OrthoPolyLine
uid 4216,0
va (VaSet
vasetType 3
)
xt "2750,58000,5000,58000"
pts [
"2750,58000"
"5000,58000"
]
)
start &96
end &125
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4217,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4218,0
va (VaSet
isHidden 1
)
xt "4750,57000,9050,58000"
st "PSDONEC"
blo "4750,57800"
tm "WireNameMgr"
)
)
on &124
)
*163 (Wire
uid 4227,0
shape (OrthoPolyLine
uid 4228,0
va (VaSet
vasetType 3
)
xt "2750,59000,5000,59000"
pts [
"2750,59000"
"5000,59000"
]
)
start &94
end &127
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4229,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4230,0
va (VaSet
isHidden 1
)
xt "4750,58000,6650,59000"
st "clkC"
blo "4750,58800"
tm "WireNameMgr"
)
)
on &126
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *164 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*165 (Text
uid 42,0
va (VaSet
font "arial,8,1"
)
xt "-66000,2000,-60600,3000"
st "Package List"
blo "-66000,2800"
)
*166 (MLText
uid 43,0
va (VaSet
)
xt "-66000,3000,-53600,7000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.std_logic_unsigned.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*167 (Text
uid 45,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,24000,28100,25000"
st "Compiler Directives"
blo "20000,24800"
)
*168 (Text
uid 46,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,25000,29600,26000"
st "Pre-module directives:"
blo "20000,25800"
)
*169 (MLText
uid 47,0
va (VaSet
isHidden 1
)
xt "20000,26000,27500,28000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*170 (Text
uid 48,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,28000,30100,29000"
st "Post-module directives:"
blo "20000,28800"
)
*171 (MLText
uid 49,0
va (VaSet
isHidden 1
)
xt "20000,24000,20000,24000"
tm "BdCompilerDirectivesTextMgr"
)
*172 (Text
uid 50,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,29000,29900,30000"
st "End-module directives:"
blo "20000,29800"
)
*173 (MLText
uid 51,0
va (VaSet
isHidden 1
)
xt "20000,30000,20000,30000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,14,1282,1024"
viewArea "-67600,400,48224,94576"
cachedDiagramExtent "-66000,1000,117650,85000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 49
yMargin 49
paperWidth 783
paperHeight 1013
windowsPaperWidth 783
windowsPaperHeight 1013
paperType "Letter"
windowsPaperName "Letter"
windowsPaperType 1
scale 60
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "-68000,0"
lastUid 4384,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*174 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*175 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*176 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*177 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*178 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*179 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*180 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*181 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*182 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*183 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*184 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*185 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*186 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*187 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*188 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*189 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*190 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*191 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*192 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*193 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*194 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "-50000,2000,-44600,3000"
st "Declarations"
blo "-50000,2800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "-50000,3000,-47300,4000"
st "Ports:"
blo "-50000,3800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "-50000,2000,-46200,3000"
st "Pre User:"
blo "-50000,2800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-50000,2000,-50000,2000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "-50000,20800,-42900,21800"
st "Diagram Signals:"
blo "-50000,21600"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "-50000,2000,-45300,3000"
st "Post User:"
blo "-50000,2800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-50000,2000,-50000,2000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 111,0
usingSuid 1
emptyRow *195 (LEmptyRow
)
uid 54,0
optionalChildren [
*196 (RefLabelRowHdr
)
*197 (TitleRowHdr
)
*198 (FilterRowHdr
)
*199 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*200 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*201 (GroupColHdr
tm "GroupColHdrMgr"
)
*202 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*203 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*204 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*205 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*206 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*207 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*208 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 29
suid 9,0
)
)
uid 442,0
)
*209 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ExpAddr"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 24
suid 15,0
)
)
uid 446,0
)
*210 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ExpWr"
t "std_logic"
o 27
suid 18,0
)
)
uid 448,0
)
*211 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ExpRd"
t "std_logic"
o 25
suid 19,0
)
)
uid 450,0
)
*212 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ExpReset"
t "std_logic"
o 26
suid 26,0
)
)
uid 458,0
)
*213 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 8
suid 40,0
)
)
uid 510,0
)
*214 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "tri_pulse_A"
t "std_logic"
o 19
suid 47,0
)
)
uid 1286,0
)
*215 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RData"
t "std_logic_vector"
b "(16*N_BOARDS-1 DOWNTO 0)"
o 28
suid 50,0
)
)
uid 1541,0
)
*216 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "tri_pulse_B"
t "std_logic"
o 20
suid 55,0
)
)
uid 1939,0
)
*217 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "tri_pulse_C"
t "std_logic"
o 21
suid 56,0
)
)
uid 1941,0
)
*218 (LeafLogPort
port (LogicalPort
decl (Decl
n "Ctrl"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 2
suid 77,0
)
)
uid 2023,0
)
*219 (LeafLogPort
port (LogicalPort
decl (Decl
n "Addr"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 1
suid 78,0
)
)
uid 2025,0
)
*220 (LeafLogPort
port (LogicalPort
decl (Decl
n "Data_o"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 3
suid 79,0
)
)
uid 2027,0
)
*221 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "Data_i"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 11
suid 80,0
)
)
uid 2029,0
)
*222 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "Status"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 18
suid 81,0
)
)
uid 2031,0
)
*223 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "BdIntr"
t "std_logic_vector"
b "(N_INTERRUPTS-1 downto 0)"
o 22
suid 85,0
i "(others => '0')"
)
)
uid 2142,0
)
*224 (LeafLogPort
port (LogicalPort
decl (Decl
n "Ilock_rtn"
t "std_logic"
o 4
suid 86,0
)
)
uid 2645,0
scheme 0
)
*225 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "Ilock_fail"
t "std_logic"
o 13
suid 88,0
)
)
uid 2895,0
)
*226 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "Fail_Out"
t "std_logic_vector"
b "(0 TO 0)"
o 12
suid 89,0
)
)
uid 2903,0
)
*227 (LeafLogPort
port (LogicalPort
decl (Decl
n "Switches"
t "std_logic_vector"
b "(SW_WIDTH-1 DOWNTO 0)"
o 7
suid 90,0
)
)
uid 2913,0
)
*228 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ExpAck"
t "std_logic_vector"
b "(N_BOARDS-1 DOWNTO 0)"
o 23
suid 103,0
)
)
uid 3969,0
)
*229 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "PSENB"
t "std_logic"
o 14
suid 104,0
)
)
uid 4237,0
)
*230 (LeafLogPort
port (LogicalPort
decl (Decl
n "PSDONEB"
t "std_logic"
o 5
suid 105,0
)
)
uid 4239,0
)
*231 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "PSINCDECB"
t "std_logic"
o 16
suid 106,0
)
)
uid 4241,0
)
*232 (LeafLogPort
port (LogicalPort
decl (Decl
n "clkB"
t "std_logic"
o 9
suid 107,0
)
)
uid 4243,0
)
*233 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "PSENC"
t "std_logic"
o 15
suid 108,0
)
)
uid 4245,0
)
*234 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "PSINCDECC"
t "std_logic"
o 17
suid 109,0
)
)
uid 4247,0
)
*235 (LeafLogPort
port (LogicalPort
decl (Decl
n "PSDONEC"
t "std_logic"
o 6
suid 110,0
)
)
uid 4249,0
)
*236 (LeafLogPort
port (LogicalPort
decl (Decl
n "clkC"
t "std_logic"
o 10
suid 111,0
)
)
uid 4251,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*237 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *238 (MRCItem
litem &195
pos 29
dimension 20
)
uid 69,0
optionalChildren [
*239 (MRCItem
litem &196
pos 0
dimension 20
uid 70,0
)
*240 (MRCItem
litem &197
pos 1
dimension 23
uid 71,0
)
*241 (MRCItem
litem &198
pos 2
hidden 1
dimension 20
uid 72,0
)
*242 (MRCItem
litem &208
pos 24
dimension 20
uid 443,0
)
*243 (MRCItem
litem &209
pos 23
dimension 20
uid 447,0
)
*244 (MRCItem
litem &210
pos 22
dimension 20
uid 449,0
)
*245 (MRCItem
litem &211
pos 21
dimension 20
uid 451,0
)
*246 (MRCItem
litem &212
pos 25
dimension 20
uid 459,0
)
*247 (MRCItem
litem &213
pos 3
dimension 20
uid 511,0
)
*248 (MRCItem
litem &214
pos 9
dimension 20
uid 1287,0
)
*249 (MRCItem
litem &215
pos 26
dimension 20
uid 1542,0
)
*250 (MRCItem
litem &216
pos 8
dimension 20
uid 1940,0
)
*251 (MRCItem
litem &217
pos 7
dimension 20
uid 1942,0
)
*252 (MRCItem
litem &218
pos 2
dimension 20
uid 2024,0
)
*253 (MRCItem
litem &219
pos 1
dimension 20
uid 2026,0
)
*254 (MRCItem
litem &220
pos 0
dimension 20
uid 2028,0
)
*255 (MRCItem
litem &221
pos 6
dimension 20
uid 2030,0
)
*256 (MRCItem
litem &222
pos 5
dimension 20
uid 2032,0
)
*257 (MRCItem
litem &223
pos 27
dimension 20
uid 2143,0
)
*258 (MRCItem
litem &224
pos 4
dimension 20
uid 2646,0
)
*259 (MRCItem
litem &225
pos 10
dimension 20
uid 2896,0
)
*260 (MRCItem
litem &226
pos 11
dimension 20
uid 2904,0
)
*261 (MRCItem
litem &227
pos 12
dimension 20
uid 2914,0
)
*262 (MRCItem
litem &228
pos 28
dimension 20
uid 3970,0
)
*263 (MRCItem
litem &229
pos 13
dimension 20
uid 4238,0
)
*264 (MRCItem
litem &230
pos 14
dimension 20
uid 4240,0
)
*265 (MRCItem
litem &231
pos 15
dimension 20
uid 4242,0
)
*266 (MRCItem
litem &232
pos 16
dimension 20
uid 4244,0
)
*267 (MRCItem
litem &233
pos 17
dimension 20
uid 4246,0
)
*268 (MRCItem
litem &234
pos 18
dimension 20
uid 4248,0
)
*269 (MRCItem
litem &235
pos 19
dimension 20
uid 4250,0
)
*270 (MRCItem
litem &236
pos 20
dimension 20
uid 4252,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*271 (MRCItem
litem &199
pos 0
dimension 20
uid 74,0
)
*272 (MRCItem
litem &201
pos 1
dimension 50
uid 75,0
)
*273 (MRCItem
litem &202
pos 2
dimension 100
uid 76,0
)
*274 (MRCItem
litem &203
pos 3
dimension 50
uid 77,0
)
*275 (MRCItem
litem &204
pos 4
dimension 100
uid 78,0
)
*276 (MRCItem
litem &205
pos 5
dimension 100
uid 79,0
)
*277 (MRCItem
litem &206
pos 6
dimension 89
uid 80,0
)
*278 (MRCItem
litem &207
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *279 (LEmptyRow
)
uid 83,0
optionalChildren [
*280 (RefLabelRowHdr
)
*281 (TitleRowHdr
)
*282 (FilterRowHdr
)
*283 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*284 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*285 (GroupColHdr
tm "GroupColHdrMgr"
)
*286 (NameColHdr
tm "GenericNameColHdrMgr"
)
*287 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*288 (InitColHdr
tm "GenericValueColHdrMgr"
)
*289 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*290 (EolColHdr
tm "GenericEolColHdrMgr"
)
*291 (LogGeneric
generic (GiElement
name "N_INTERRUPTS"
type "integer"
value "1"
)
uid 2144,0
)
*292 (LogGeneric
generic (GiElement
name "SW_WIDTH"
type "integer"
value "16"
)
uid 2915,0
)
*293 (LogGeneric
generic (GiElement
name "BUILD_NUMBER"
type "std_logic_vector(15 DOWNTO 0)"
value "X\"0008\""
)
uid 2923,0
)
*294 (LogGeneric
generic (GiElement
name "N_BOARDS"
type "integer"
value "8"
)
uid 3026,0
)
*295 (LogGeneric
generic (GiElement
name "PHASE_RES"
type "integer"
value "280"
)
uid 4383,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*296 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *297 (MRCItem
litem &279
pos 5
dimension 20
)
uid 97,0
optionalChildren [
*298 (MRCItem
litem &280
pos 0
dimension 20
uid 98,0
)
*299 (MRCItem
litem &281
pos 1
dimension 23
uid 99,0
)
*300 (MRCItem
litem &282
pos 2
hidden 1
dimension 20
uid 100,0
)
*301 (MRCItem
litem &291
pos 0
dimension 20
uid 2145,0
)
*302 (MRCItem
litem &292
pos 1
dimension 20
uid 2916,0
)
*303 (MRCItem
litem &293
pos 2
dimension 20
uid 2924,0
)
*304 (MRCItem
litem &294
pos 3
dimension 20
uid 3027,0
)
*305 (MRCItem
litem &295
pos 4
dimension 20
uid 4384,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*306 (MRCItem
litem &283
pos 0
dimension 20
uid 102,0
)
*307 (MRCItem
litem &285
pos 1
dimension 50
uid 103,0
)
*308 (MRCItem
litem &286
pos 2
dimension 100
uid 104,0
)
*309 (MRCItem
litem &287
pos 3
dimension 186
uid 105,0
)
*310 (MRCItem
litem &288
pos 4
dimension 50
uid 106,0
)
*311 (MRCItem
litem &289
pos 5
dimension 50
uid 107,0
)
*312 (MRCItem
litem &290
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
