/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [9:0] _03_;
  wire [9:0] _04_;
  wire [12:0] _05_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire [9:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [8:0] celloutsig_0_21z;
  wire [27:0] celloutsig_0_22z;
  wire [13:0] celloutsig_0_23z;
  wire [30:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire [5:0] celloutsig_0_29z;
  reg [4:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [31:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [2:0] celloutsig_0_33z;
  wire [5:0] celloutsig_0_35z;
  wire [2:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [3:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_42z;
  wire [6:0] celloutsig_0_43z;
  wire [2:0] celloutsig_0_45z;
  wire [8:0] celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_50z;
  wire [3:0] celloutsig_0_51z;
  wire [22:0] celloutsig_0_53z;
  wire [13:0] celloutsig_0_59z;
  wire [4:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_60z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire [17:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire [9:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [43:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [17:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [11:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[72] ? in_data[81] : in_data[32]);
  assign celloutsig_0_30z = !(_00_ ? celloutsig_0_23z[12] : celloutsig_0_19z[3]);
  assign celloutsig_0_3z = !(in_data[26] ? celloutsig_0_0z : celloutsig_0_2z[1]);
  assign celloutsig_1_9z = !(in_data[175] ? celloutsig_1_4z[14] : celloutsig_1_6z[3]);
  assign celloutsig_0_8z = !(in_data[33] ? celloutsig_0_3z : celloutsig_0_5z[0]);
  assign celloutsig_1_16z = !(celloutsig_1_7z ? celloutsig_1_7z : celloutsig_1_8z[4]);
  assign celloutsig_1_17z = !(in_data[149] ? celloutsig_1_4z[0] : celloutsig_1_3z[1]);
  assign celloutsig_0_9z = !(celloutsig_0_8z ? celloutsig_0_1z : celloutsig_0_6z);
  assign celloutsig_0_32z = ~((celloutsig_0_3z | celloutsig_0_9z) & (celloutsig_0_9z | celloutsig_0_18z[7]));
  assign celloutsig_0_37z = ~((celloutsig_0_6z | celloutsig_0_8z) & (celloutsig_0_22z[20] | _01_));
  assign celloutsig_1_7z = ~((in_data[166] | celloutsig_1_2z[2]) & (celloutsig_1_4z[16] | celloutsig_1_0z));
  assign celloutsig_1_12z = ~((celloutsig_1_5z[5] | celloutsig_1_3z[1]) & (celloutsig_1_2z[1] | in_data[183]));
  assign celloutsig_0_12z = ~((celloutsig_0_2z[1] | celloutsig_0_0z) & (celloutsig_0_0z | celloutsig_0_9z));
  assign celloutsig_0_16z = ~((celloutsig_0_6z | celloutsig_0_11z) & (celloutsig_0_15z[9] | celloutsig_0_6z));
  assign celloutsig_0_17z = ~((celloutsig_0_16z | celloutsig_0_7z[0]) & (celloutsig_0_9z | celloutsig_0_6z));
  assign celloutsig_0_25z = ~((celloutsig_0_1z | celloutsig_0_18z[1]) & (celloutsig_0_16z | celloutsig_0_7z[1]));
  reg [9:0] _22_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _22_ <= 10'h000;
    else _22_ <= celloutsig_0_15z;
  assign { _03_[9:8], _02_, _03_[6:0] } = _22_;
  reg [9:0] _23_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _23_ <= 10'h000;
    else _23_ <= celloutsig_0_15z;
  assign { _04_[9:3], _01_, _04_[1:0] } = _23_;
  reg [12:0] _24_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _24_ <= 13'h0000;
    else _24_ <= { celloutsig_0_7z[2:0], celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_17z };
  assign { _05_[12:11], _00_, _05_[9:0] } = _24_;
  assign celloutsig_0_4z = ^ { in_data[80:74], celloutsig_0_0z };
  assign celloutsig_0_6z = ^ { in_data[93:92], celloutsig_0_4z };
  assign celloutsig_1_0z = ^ in_data[131:127];
  assign celloutsig_0_11z = ^ { celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_1z = ^ in_data[78:73];
  assign celloutsig_0_28z = ^ celloutsig_0_22z[15:12];
  assign celloutsig_0_31z = { in_data[91:65], celloutsig_0_14z, celloutsig_0_16z } >> { celloutsig_0_24z[13:6], celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_29z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_21z };
  assign celloutsig_0_33z = celloutsig_0_15z[3:1] >> { celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_8z };
  assign celloutsig_0_35z = { celloutsig_0_33z[1], celloutsig_0_16z, celloutsig_0_14z } >> celloutsig_0_15z[7:2];
  assign celloutsig_0_36z = celloutsig_0_2z[4:2] >> celloutsig_0_2z[2:0];
  assign celloutsig_0_43z = { _04_[3], _01_, _04_[1:0], celloutsig_0_33z } >> { _01_, _04_[1], celloutsig_0_19z };
  assign celloutsig_0_45z = celloutsig_0_7z[4:2] >> celloutsig_0_10z[2:0];
  assign celloutsig_0_46z = { _00_, _05_[9:6], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_37z, celloutsig_0_32z } >> { celloutsig_0_29z[5:3], celloutsig_0_5z, celloutsig_0_25z };
  assign celloutsig_0_5z = { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z } >> { in_data[47:45], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_50z = { celloutsig_0_23z[3], celloutsig_0_13z, celloutsig_0_6z } >> { celloutsig_0_15z[1:0], celloutsig_0_13z };
  assign celloutsig_0_53z = { celloutsig_0_22z[14:4], celloutsig_0_19z, celloutsig_0_43z } >> { celloutsig_0_45z[0], celloutsig_0_17z, celloutsig_0_28z, celloutsig_0_18z, celloutsig_0_42z, celloutsig_0_36z, celloutsig_0_10z };
  assign celloutsig_0_60z = celloutsig_0_46z[3:1] >> { celloutsig_0_53z[13], celloutsig_0_3z, celloutsig_0_37z };
  assign celloutsig_1_3z = { celloutsig_1_2z, celloutsig_1_0z } >> celloutsig_1_1z[6:3];
  assign celloutsig_1_4z = { celloutsig_1_1z[1:0], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z } >> { celloutsig_1_2z[2], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_5z = { celloutsig_1_3z[1:0], celloutsig_1_3z } >> celloutsig_1_1z[5:0];
  assign celloutsig_1_8z = celloutsig_1_6z[9:1] >> celloutsig_1_6z[11:3];
  assign celloutsig_1_18z = { celloutsig_1_15z[8:0], celloutsig_1_12z, celloutsig_1_17z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_17z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_17z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_16z, celloutsig_1_7z } >> { in_data[185:151], celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_9z };
  assign celloutsig_0_14z = { celloutsig_0_13z[2], celloutsig_0_13z } >> celloutsig_0_10z[3:0];
  assign celloutsig_0_18z = { celloutsig_0_7z[2:1], celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_14z } >> celloutsig_0_15z[9:2];
  assign celloutsig_0_22z = { celloutsig_0_7z[4:1], celloutsig_0_13z, celloutsig_0_21z, celloutsig_0_0z, celloutsig_0_4z, _04_[9:3], _01_, _04_[1:0] } >> { in_data[21:1], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_19z };
  assign celloutsig_0_23z = { celloutsig_0_22z[4], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_8z, celloutsig_0_19z } >> { celloutsig_0_22z[26:18], celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_13z };
  assign celloutsig_0_24z = { celloutsig_0_22z[25:5], celloutsig_0_15z } >> { celloutsig_0_22z[27:11], celloutsig_0_14z, celloutsig_0_15z };
  assign celloutsig_0_29z = { celloutsig_0_6z, celloutsig_0_2z } >> celloutsig_0_15z[5:0];
  assign celloutsig_0_39z = celloutsig_0_5z[3:0] >>> celloutsig_0_24z[13:10];
  assign celloutsig_0_51z = { celloutsig_0_50z[4:3], celloutsig_0_9z, celloutsig_0_17z } >>> celloutsig_0_31z[3:0];
  assign celloutsig_0_59z = { celloutsig_0_39z[3:1], celloutsig_0_29z, celloutsig_0_42z, celloutsig_0_30z } >>> { celloutsig_0_51z, _03_[9:8], _02_, _03_[6:0] };
  assign celloutsig_1_2z = in_data[122:120] >>> { in_data[131:130], celloutsig_1_0z };
  assign celloutsig_0_7z = celloutsig_0_5z >>> { celloutsig_0_5z[2:0], celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_1_6z = { in_data[184:182], celloutsig_1_1z } >>> in_data[118:107];
  assign celloutsig_1_10z = { celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_9z } >>> { celloutsig_1_8z[0], celloutsig_1_3z, celloutsig_1_9z };
  assign celloutsig_1_11z = { celloutsig_1_10z[5], celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_7z } >>> { in_data[184:170], celloutsig_1_2z };
  assign celloutsig_0_10z = celloutsig_0_5z >>> { in_data[51:50], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_8z };
  assign celloutsig_0_42z = celloutsig_0_39z - celloutsig_0_35z[3:0];
  assign celloutsig_1_1z = { in_data[163:156], celloutsig_1_0z } - { in_data[112:105], celloutsig_1_0z };
  assign celloutsig_1_13z = celloutsig_1_1z[8:6] - celloutsig_1_6z[3:1];
  assign celloutsig_1_15z = { celloutsig_1_1z[5:4], celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_3z } - celloutsig_1_11z[14:5];
  assign celloutsig_1_19z = { celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_17z } - celloutsig_1_10z[4:0];
  assign celloutsig_0_13z = { celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_0z } - { celloutsig_0_5z[3:2], celloutsig_0_8z };
  assign celloutsig_0_15z = { celloutsig_0_10z[4:1], celloutsig_0_0z, celloutsig_0_2z } - { in_data[55:53], celloutsig_0_14z, celloutsig_0_13z };
  assign celloutsig_0_19z = { in_data[62:61], celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_9z } - { celloutsig_0_15z[4:3], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_21z = { celloutsig_0_15z[8:1], celloutsig_0_17z } - { celloutsig_0_5z[4:2], celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_9z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_2z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_2z = in_data[68:64];
  assign _03_[7] = _02_;
  assign _04_[2] = _01_;
  assign _05_[10] = _00_;
  assign { out_data[159:128], out_data[100:96], out_data[45:32], out_data[2:0] } = { celloutsig_1_18z[35:4], celloutsig_1_19z, celloutsig_0_59z, celloutsig_0_60z };
endmodule
