// Seed: 2224059777
module module_0 (
    input tri id_0
);
  tri1 id_2;
  wire id_3;
  module_2();
  assign id_2 = 1;
endmodule
module module_1 (
    input  tri1  id_0,
    output wire  id_1,
    input  uwire id_2,
    input  wand  id_3
);
  module_0(
      id_2
  );
endmodule
module module_2 ();
  assign id_1 = 1;
  wire id_2;
  assign id_1 = 1'b0;
  wire id_3;
  logic [7:0] id_4;
  wire id_5;
  id_6(
      .id_0(1), .id_1(id_4[1'h0 : 1])
  );
endmodule
