<profile>

<section name = "Vivado HLS Report for 'CMFRL1'" level="0">
<item name = "Date">Tue Aug 25 23:19:33 2020
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">CMFRL1</item>
<item name = "Solution">solution1</item>
<item name = "Product family">aartix7</item>
<item name = "Target device">xa7a12tcsg325-1q</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">7.177</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1, 9, 1, 9, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 8</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 5, 348, 712</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 86</column>
<column name="Register">-, -, 173, -</column>
<specialColumn name="Available">40, 40, 16000, 8000</specialColumn>
<specialColumn name="Utilization (%)">0, 12, 3, 10</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="CMFRL1_fadd_32ns_bkb_U1">CMFRL1_fadd_32ns_bkb, 0, 2, 205, 390</column>
<column name="CMFRL1_fmul_32ns_cud_U2">CMFRL1_fmul_32ns_cud, 0, 3, 143, 322</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="tmp_fu_91_p2">xor, 0, 0, 8, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">50, 11, 1, 11</column>
<column name="ap_phi_mux_i_kp1_loc_phi_fu_60_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_tmp_3_phi_fu_70_p4">9, 2, 1, 2</column>
<column name="i_kp1_loc_reg_57">9, 2, 32, 64</column>
<column name="tmp_3_reg_67">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">10, 0, 10, 0</column>
<column name="aux_sinc_V">1, 0, 1, 0</column>
<column name="i_k">32, 0, 32, 0</column>
<column name="i_kp1">32, 0, 32, 0</column>
<column name="i_kp1_loc_reg_57">32, 0, 32, 0</column>
<column name="tmp_1_reg_145">32, 0, 32, 0</column>
<column name="tmp_2_reg_150">32, 0, 32, 0</column>
<column name="tmp_3_reg_67">1, 0, 1, 0</column>
<column name="tmp_reg_135">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, CMFRL1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, CMFRL1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, CMFRL1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, CMFRL1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, CMFRL1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, CMFRL1, return value</column>
<column name="sinc_V">in, 1, ap_none, sinc_V, scalar</column>
<column name="i_RL">out, 32, ap_vld, i_RL, pointer</column>
<column name="i_RL_ap_vld">out, 1, ap_vld, i_RL, pointer</column>
<column name="teste1">out, 32, ap_vld, teste1, pointer</column>
<column name="teste1_ap_vld">out, 1, ap_vld, teste1, pointer</column>
<column name="teste2_V">out, 1, ap_vld, teste2_V, pointer</column>
<column name="teste2_V_ap_vld">out, 1, ap_vld, teste2_V, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">7.18</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'tmp_2', CMFRL1.cpp:22">fadd, 7.18, 7.18, -, -, -, -, -, -, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
