#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000026f3904ec90 .scope module, "testBench" "testBench" 2 3;
 .timescale 0 0;
v0000026f390cef20_0 .var "clk", 0 0;
v0000026f390cfd80_0 .var/i "i", 31 0;
v0000026f390cfe20_0 .net "out", 3 0, L_0000026f390d73c0;  1 drivers
v0000026f390d0820_0 .var "reset", 0 0;
S_0000026f3904ee20 .scope module, "cpu1" "CPU" 2 11, 3 8 0, S_0000026f3904ec90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inclk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 9 "fib";
    .port_info 3 /OUTPUT 4 "out";
v0000026f390d0320_15 .array/port v0000026f390d0320, 15;
L_0000026f390d73c0 .functor BUFZ 4, v0000026f390d0320_15, C4<0000>, C4<0000>, C4<0000>;
v0000026f390d0000_0 .var "a", 3 0;
v0000026f390cf600_0 .var "b", 3 0;
v0000026f390cf7e0_0 .net "bsig", 0 0, L_0000026f3906ffa0;  1 drivers
v0000026f390ceca0_0 .net "cin", 0 0, v0000026f390cfb00_0;  1 drivers
v0000026f390cf240_0 .var "clk", 0 0;
L_0000026f390db988 .functor BUFT 1, C4<010110110>, C4<0>, C4<0>, C4<0>;
v0000026f390d0460_0 .net "fib", 8 0, L_0000026f390db988;  1 drivers
v0000026f390cfce0_0 .net "halt", 0 0, L_0000026f3906f910;  1 drivers
v0000026f390ceb60_0 .net "inclk", 0 0, v0000026f390cef20_0;  1 drivers
v0000026f390d01e0_0 .net "instruction", 11 0, v0000026f390cff60_0;  1 drivers
v0000026f390d0320 .array "mem", 15 0, 3 0;
v0000026f390cf6a0_0 .net "out", 3 0, L_0000026f390d73c0;  alias, 1 drivers
v0000026f390cf560_0 .net "ready", 0 0, v0000026f390cfba0_0;  1 drivers
v0000026f390d0500_0 .net "reset", 0 0, v0000026f390d0820_0;  1 drivers
v0000026f390cec00_0 .net "result", 3 0, L_0000026f390d1750;  1 drivers
v0000026f390d05a0_0 .net "s", 0 2, v0000026f390cf1a0_0;  1 drivers
v0000026f390cede0_0 .var "skip", 0 0;
v0000026f390cf740_0 .net "skipif", 0 0, L_0000026f39070010;  1 drivers
E_0000026f39067a60 .event negedge, v0000026f390d03c0_0;
E_0000026f39067f60 .event posedge, v0000026f390ce980_0;
E_0000026f39068220/0 .event anyedge, v0000026f390cff60_0, v0000026f390cf880_0, v0000026f390cf9c0_0, v0000026f390ce980_0;
E_0000026f39068220/1 .event anyedge, v0000026f390cf4c0_0, v0000026f390cfec0_0;
E_0000026f39068220 .event/or E_0000026f39068220/0, E_0000026f39068220/1;
E_0000026f39067760 .event posedge, v0000026f390cfec0_0;
E_0000026f39067aa0 .event anyedge, v0000026f390cfec0_0, v0000026f390cf4c0_0, v0000026f390d03c0_0;
L_0000026f390d0640 .part v0000026f390cff60_0, 8, 4;
S_0000026f39014ed0 .scope module, "alu" "ALU" 3 332, 4 4 0, S_0000026f3904ee20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 3 "s";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 4 "f";
v0000026f390cd550_0 .net "a", 3 0, v0000026f390d0000_0;  1 drivers
v0000026f390cd5f0_0 .net "b", 3 0, v0000026f390cf600_0;  1 drivers
v0000026f390cd690_0 .net "cin", 0 0, v0000026f390cfb00_0;  alias, 1 drivers
v0000026f390cd870_0 .net "f", 3 0, L_0000026f390d1750;  alias, 1 drivers
v0000026f390ceac0_0 .net "fa", 3 0, L_0000026f390d0cb0;  1 drivers
v0000026f390d06e0_0 .net "fl", 3 0, L_0000026f390d0a30;  1 drivers
v0000026f390cf880_0 .net "s", 0 2, v0000026f390cf1a0_0;  alias, 1 drivers
L_0000026f390d0df0 .part v0000026f390cf1a0_0, 1, 2;
L_0000026f390d2330 .part v0000026f390cf1a0_0, 2, 1;
L_0000026f390d1250 .part v0000026f390cf1a0_0, 0, 1;
S_0000026f39015060 .scope module, "adder" "Arithmetic" 4 10, 4 40 0, S_0000026f39014ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 2 "s";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 4 "f";
L_0000026f3906fe50 .functor AND 4, v0000026f390cf600_0, L_0000026f390cf380, C4<1111>, C4<1111>;
L_0000026f3906fad0 .functor NOT 4, v0000026f390cf600_0, C4<0000>, C4<0000>, C4<0000>;
L_0000026f3906fd70 .functor AND 4, L_0000026f3906fad0, L_0000026f390d1c50, C4<1111>, C4<1111>;
v0000026f390cc1c0_0 .net *"_ivl_11", 0 0, L_0000026f390cf2e0;  1 drivers
v0000026f390cb7c0_0 .net *"_ivl_16", 0 0, L_0000026f390cf420;  1 drivers
v0000026f390cabe0_0 .net *"_ivl_20", 0 0, L_0000026f390d2510;  1 drivers
v0000026f390cb5e0_0 .net *"_ivl_24", 0 0, L_0000026f390d2010;  1 drivers
v0000026f390cb040_0 .net *"_ivl_28", 0 0, L_0000026f390d2470;  1 drivers
v0000026f390cbc20_0 .net *"_ivl_3", 0 0, L_0000026f390cea20;  1 drivers
v0000026f390cb180_0 .net *"_ivl_33", 0 0, L_0000026f390d0ad0;  1 drivers
v0000026f390cbfe0_0 .net *"_ivl_34", 3 0, L_0000026f3906fe50;  1 drivers
v0000026f390cc800_0 .net *"_ivl_36", 3 0, L_0000026f3906fad0;  1 drivers
v0000026f390cb900_0 .net *"_ivl_38", 3 0, L_0000026f3906fd70;  1 drivers
v0000026f390cb2c0_0 .net *"_ivl_7", 0 0, L_0000026f390cee80;  1 drivers
v0000026f390cbcc0_0 .net "a", 3 0, v0000026f390d0000_0;  alias, 1 drivers
v0000026f390caf00_0 .net "b", 3 0, v0000026f390cf600_0;  alias, 1 drivers
v0000026f390cbd60_0 .net "c", 3 0, L_0000026f390d1a70;  1 drivers
v0000026f390cb220_0 .net "cin", 0 0, v0000026f390cfb00_0;  alias, 1 drivers
v0000026f390cac80_0 .net "f", 3 0, L_0000026f390d0cb0;  alias, 1 drivers
v0000026f390ca960_0 .net "s", 0 1, L_0000026f390d0df0;  1 drivers
v0000026f390cb360_0 .net "sel0", 3 0, L_0000026f390cf380;  1 drivers
v0000026f390caaa0_0 .net "sel1", 3 0, L_0000026f390d1c50;  1 drivers
v0000026f390caa00_0 .net "y", 3 0, L_0000026f390d0e90;  1 drivers
L_0000026f390cea20 .part L_0000026f390d0df0, 1, 1;
L_0000026f390cee80 .part L_0000026f390d0df0, 1, 1;
L_0000026f390cf2e0 .part L_0000026f390d0df0, 1, 1;
L_0000026f390cf380 .concat8 [ 1 1 1 1], L_0000026f390cea20, L_0000026f390cee80, L_0000026f390cf2e0, L_0000026f390cf420;
L_0000026f390cf420 .part L_0000026f390d0df0, 1, 1;
L_0000026f390d2510 .part L_0000026f390d0df0, 0, 1;
L_0000026f390d2010 .part L_0000026f390d0df0, 0, 1;
L_0000026f390d2470 .part L_0000026f390d0df0, 0, 1;
L_0000026f390d1c50 .concat8 [ 1 1 1 1], L_0000026f390d2510, L_0000026f390d2010, L_0000026f390d2470, L_0000026f390d0ad0;
L_0000026f390d0ad0 .part L_0000026f390d0df0, 0, 1;
L_0000026f390d0e90 .arith/sum 4, L_0000026f3906fe50, L_0000026f3906fd70;
L_0000026f390d2650 .part v0000026f390d0000_0, 0, 1;
L_0000026f390d1430 .part L_0000026f390d0e90, 0, 1;
L_0000026f390d0c10 .part v0000026f390d0000_0, 1, 1;
L_0000026f390d1d90 .part L_0000026f390d0e90, 1, 1;
L_0000026f390d2150 .part L_0000026f390d1a70, 0, 1;
L_0000026f390d1e30 .part v0000026f390d0000_0, 2, 1;
L_0000026f390d1ed0 .part L_0000026f390d0e90, 2, 1;
L_0000026f390d11b0 .part L_0000026f390d1a70, 1, 1;
L_0000026f390d19d0 .part v0000026f390d0000_0, 3, 1;
L_0000026f390d25b0 .part L_0000026f390d0e90, 3, 1;
L_0000026f390d14d0 .part L_0000026f390d1a70, 2, 1;
L_0000026f390d0cb0 .concat8 [ 1 1 1 1], L_0000026f3906fc20, L_0000026f3906f830, L_0000026f3906fc90, L_0000026f3906fd00;
L_0000026f390d1a70 .concat8 [ 1 1 1 1], L_0000026f390d0d50, L_0000026f390d0b70, L_0000026f390d20b0, L_0000026f390d1930;
S_0000026f390151f0 .scope module, "b0" "oneBitFull" 4 62, 4 69 0, S_0000026f39015060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "f";
    .port_info 4 /OUTPUT 1 "c_out";
L_0000026f39070320 .functor AND 1, L_0000026f390d2650, v0000026f390cfb00_0, C4<1>, C4<1>;
L_0000026f39070080 .functor AND 1, L_0000026f390d1430, v0000026f390cfb00_0, C4<1>, C4<1>;
L_0000026f3906f4b0 .functor AND 1, L_0000026f390d2650, L_0000026f390d1430, C4<1>, C4<1>;
L_0000026f3906fb40 .functor XOR 1, L_0000026f390d2650, L_0000026f390d1430, C4<0>, C4<0>;
L_0000026f3906fc20 .functor XOR 1, L_0000026f3906fb40, v0000026f390cfb00_0, C4<0>, C4<0>;
v0000026f39055770_0 .net *"_ivl_0", 0 0, L_0000026f39070320;  1 drivers
v0000026f39054230_0 .net *"_ivl_10", 0 0, L_0000026f3906fb40;  1 drivers
v0000026f39054b90_0 .net *"_ivl_2", 0 0, L_0000026f39070080;  1 drivers
v0000026f39055090_0 .net *"_ivl_4", 0 0, L_0000026f390d1cf0;  1 drivers
v0000026f390544b0_0 .net *"_ivl_6", 0 0, L_0000026f3906f4b0;  1 drivers
v0000026f39055ef0_0 .net "a", 0 0, L_0000026f390d2650;  1 drivers
v0000026f39054c30_0 .net "b", 0 0, L_0000026f390d1430;  1 drivers
v0000026f39055130_0 .net "c_in", 0 0, v0000026f390cfb00_0;  alias, 1 drivers
v0000026f39055630_0 .net "c_out", 0 0, L_0000026f390d0d50;  1 drivers
v0000026f390559f0_0 .net "f", 0 0, L_0000026f3906fc20;  1 drivers
L_0000026f390d1cf0 .arith/sum 1, L_0000026f39070320, L_0000026f39070080;
L_0000026f390d0d50 .arith/sum 1, L_0000026f390d1cf0, L_0000026f3906f4b0;
S_0000026f38fb8c50 .scope module, "b1" "oneBitFull" 4 63, 4 69 0, S_0000026f39015060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "f";
    .port_info 4 /OUTPUT 1 "c_out";
L_0000026f3906f980 .functor AND 1, L_0000026f390d0c10, L_0000026f390d2150, C4<1>, C4<1>;
L_0000026f3906fbb0 .functor AND 1, L_0000026f390d1d90, L_0000026f390d2150, C4<1>, C4<1>;
L_0000026f3906f590 .functor AND 1, L_0000026f390d0c10, L_0000026f390d1d90, C4<1>, C4<1>;
L_0000026f39070160 .functor XOR 1, L_0000026f390d0c10, L_0000026f390d1d90, C4<0>, C4<0>;
L_0000026f3906f830 .functor XOR 1, L_0000026f39070160, L_0000026f390d2150, C4<0>, C4<0>;
v0000026f39055950_0 .net *"_ivl_0", 0 0, L_0000026f3906f980;  1 drivers
v0000026f39055310_0 .net *"_ivl_10", 0 0, L_0000026f39070160;  1 drivers
v0000026f39054690_0 .net *"_ivl_2", 0 0, L_0000026f3906fbb0;  1 drivers
v0000026f39054730_0 .net *"_ivl_4", 0 0, L_0000026f390d17f0;  1 drivers
v0000026f390547d0_0 .net *"_ivl_6", 0 0, L_0000026f3906f590;  1 drivers
v0000026f39054cd0_0 .net "a", 0 0, L_0000026f390d0c10;  1 drivers
v0000026f39055a90_0 .net "b", 0 0, L_0000026f390d1d90;  1 drivers
v0000026f39055810_0 .net "c_in", 0 0, L_0000026f390d2150;  1 drivers
v0000026f390540f0_0 .net "c_out", 0 0, L_0000026f390d0b70;  1 drivers
v0000026f39054870_0 .net "f", 0 0, L_0000026f3906f830;  1 drivers
L_0000026f390d17f0 .arith/sum 1, L_0000026f3906f980, L_0000026f3906fbb0;
L_0000026f390d0b70 .arith/sum 1, L_0000026f390d17f0, L_0000026f3906f590;
S_0000026f38fb8de0 .scope module, "b2" "oneBitFull" 4 64, 4 69 0, S_0000026f39015060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "f";
    .port_info 4 /OUTPUT 1 "c_out";
L_0000026f390700f0 .functor AND 1, L_0000026f390d1e30, L_0000026f390d11b0, C4<1>, C4<1>;
L_0000026f390701d0 .functor AND 1, L_0000026f390d1ed0, L_0000026f390d11b0, C4<1>, C4<1>;
L_0000026f3906f520 .functor AND 1, L_0000026f390d1e30, L_0000026f390d1ed0, C4<1>, C4<1>;
L_0000026f39070240 .functor XOR 1, L_0000026f390d1e30, L_0000026f390d1ed0, C4<0>, C4<0>;
L_0000026f3906fc90 .functor XOR 1, L_0000026f39070240, L_0000026f390d11b0, C4<0>, C4<0>;
v0000026f390553b0_0 .net *"_ivl_0", 0 0, L_0000026f390700f0;  1 drivers
v0000026f39054910_0 .net *"_ivl_10", 0 0, L_0000026f39070240;  1 drivers
v0000026f39055450_0 .net *"_ivl_2", 0 0, L_0000026f390701d0;  1 drivers
v0000026f39055d10_0 .net *"_ivl_4", 0 0, L_0000026f390d21f0;  1 drivers
v0000026f390549b0_0 .net *"_ivl_6", 0 0, L_0000026f3906f520;  1 drivers
v0000026f39055b30_0 .net "a", 0 0, L_0000026f390d1e30;  1 drivers
v0000026f39054d70_0 .net "b", 0 0, L_0000026f390d1ed0;  1 drivers
v0000026f39054a50_0 .net "c_in", 0 0, L_0000026f390d11b0;  1 drivers
v0000026f39054eb0_0 .net "c_out", 0 0, L_0000026f390d20b0;  1 drivers
v0000026f39055e50_0 .net "f", 0 0, L_0000026f3906fc90;  1 drivers
L_0000026f390d21f0 .arith/sum 1, L_0000026f390700f0, L_0000026f390701d0;
L_0000026f390d20b0 .arith/sum 1, L_0000026f390d21f0, L_0000026f3906f520;
S_0000026f38fb8f70 .scope module, "b3" "oneBitFull" 4 65, 4 69 0, S_0000026f39015060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "f";
    .port_info 4 /OUTPUT 1 "c_out";
L_0000026f3906fec0 .functor AND 1, L_0000026f390d19d0, L_0000026f390d14d0, C4<1>, C4<1>;
L_0000026f3906fde0 .functor AND 1, L_0000026f390d25b0, L_0000026f390d14d0, C4<1>, C4<1>;
L_0000026f3906f9f0 .functor AND 1, L_0000026f390d19d0, L_0000026f390d25b0, C4<1>, C4<1>;
L_0000026f390702b0 .functor XOR 1, L_0000026f390d19d0, L_0000026f390d25b0, C4<0>, C4<0>;
L_0000026f3906fd00 .functor XOR 1, L_0000026f390702b0, L_0000026f390d14d0, C4<0>, C4<0>;
v0000026f390554f0_0 .net *"_ivl_0", 0 0, L_0000026f3906fec0;  1 drivers
v0000026f39055bd0_0 .net *"_ivl_10", 0 0, L_0000026f390702b0;  1 drivers
v0000026f390cb0e0_0 .net *"_ivl_2", 0 0, L_0000026f3906fde0;  1 drivers
v0000026f390cc760_0 .net *"_ivl_4", 0 0, L_0000026f390d23d0;  1 drivers
v0000026f390cad20_0 .net *"_ivl_6", 0 0, L_0000026f3906f9f0;  1 drivers
v0000026f390cafa0_0 .net "a", 0 0, L_0000026f390d19d0;  1 drivers
v0000026f390cab40_0 .net "b", 0 0, L_0000026f390d25b0;  1 drivers
v0000026f390cbf40_0 .net "c_in", 0 0, L_0000026f390d14d0;  1 drivers
v0000026f390cae60_0 .net "c_out", 0 0, L_0000026f390d1930;  1 drivers
v0000026f390cadc0_0 .net "f", 0 0, L_0000026f3906fd00;  1 drivers
L_0000026f390d23d0 .arith/sum 1, L_0000026f3906fec0, L_0000026f3906fde0;
L_0000026f390d1930 .arith/sum 1, L_0000026f390d23d0, L_0000026f3906f9f0;
S_0000026f38fbc290 .scope module, "logics" "Logic" 4 11, 4 16 0, S_0000026f39014ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 4 "f";
L_0000026f3906f670 .functor BUFZ 1, v0000026f390cfb00_0, C4<0>, C4<0>, C4<0>;
L_0000026f3906f6e0 .functor BUFZ 1, L_0000026f390d2330, C4<0>, C4<0>, C4<0>;
L_0000026f3906f750 .functor AND 4, v0000026f390d0000_0, v0000026f390cf600_0, C4<1111>, C4<1111>;
L_0000026f390d7270 .functor XOR 4, v0000026f390d0000_0, v0000026f390cf600_0, C4<0000>, C4<0000>;
L_0000026f390d6fd0 .functor BUFZ 4, v0000026f390d0000_0, C4<0000>, C4<0000>, C4<0000>;
v0000026f390cca10_0 .net "AND", 0 3, L_0000026f3906f750;  1 drivers
v0000026f390cd050_0 .net "OR", 0 3, L_0000026f390d2790;  1 drivers
v0000026f390cdaf0_0 .net "SET", 0 3, L_0000026f390d6fd0;  1 drivers
v0000026f390cd230_0 .net "XOR", 0 3, L_0000026f390d7270;  1 drivers
v0000026f390ce450_0 .net *"_ivl_3", 0 0, L_0000026f3906f670;  1 drivers
v0000026f390ccf10_0 .net *"_ivl_8", 0 0, L_0000026f3906f6e0;  1 drivers
v0000026f390cdff0_0 .net "a", 3 0, v0000026f390d0000_0;  alias, 1 drivers
v0000026f390ccc90_0 .net "b", 3 0, v0000026f390cf600_0;  alias, 1 drivers
v0000026f390cd190_0 .net "cin", 0 0, v0000026f390cfb00_0;  alias, 1 drivers
v0000026f390ce4f0_0 .net "f", 3 0, L_0000026f390d0a30;  alias, 1 drivers
v0000026f390cdb90_0 .net "s", 0 0, L_0000026f390d2330;  1 drivers
v0000026f390ccab0_0 .net "selector", 0 1, L_0000026f390d1070;  1 drivers
L_0000026f390d1070 .concat8 [ 1 1 0 0], L_0000026f3906f6e0, L_0000026f3906f670;
L_0000026f390d2790 .arith/sum 4, v0000026f390d0000_0, v0000026f390cf600_0;
S_0000026f38fbc420 .scope module, "selector4" "mux4" 4 35, 4 79 0, S_0000026f38fbc290;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 4 "c";
    .port_info 3 /INPUT 4 "d";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 4 "f";
v0000026f390ccb50_0 .net "a", 0 3, L_0000026f3906f750;  alias, 1 drivers
v0000026f390ce3b0_0 .net "b", 0 3, L_0000026f390d2790;  alias, 1 drivers
v0000026f390cd730_0 .net "c", 0 3, L_0000026f390d7270;  alias, 1 drivers
v0000026f390cdc30_0 .net "d", 0 3, L_0000026f390d6fd0;  alias, 1 drivers
v0000026f390cda50_0 .net "f", 3 0, L_0000026f390d0a30;  alias, 1 drivers
v0000026f390cd910_0 .net "muxA", 3 0, L_0000026f390d2830;  1 drivers
v0000026f390cc970_0 .net "muxB", 3 0, L_0000026f390d0990;  1 drivers
v0000026f390cd0f0_0 .net "sel", 0 1, L_0000026f390d1070;  alias, 1 drivers
L_0000026f390d1b10 .part L_0000026f390d1070, 1, 1;
L_0000026f390d1610 .part L_0000026f390d1070, 1, 1;
L_0000026f390d1f70 .part L_0000026f390d1070, 0, 1;
S_0000026f38fc0ea0 .scope module, "ma" "mux2" 4 86, 4 93 0, S_0000026f38fbc420;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "f";
L_0000026f390d7890 .functor BUFZ 1, L_0000026f390d1b10, C4<0>, C4<0>, C4<0>;
L_0000026f390d6f60 .functor BUFZ 1, L_0000026f390d1b10, C4<0>, C4<0>, C4<0>;
L_0000026f390d69b0 .functor BUFZ 1, L_0000026f390d1b10, C4<0>, C4<0>, C4<0>;
L_0000026f390d7580 .functor BUFZ 1, L_0000026f390d1b10, C4<0>, C4<0>, C4<0>;
L_0000026f390d7040 .functor NOT 4, L_0000026f390d1570, C4<0000>, C4<0000>, C4<0000>;
L_0000026f390d6a20 .functor AND 4, L_0000026f390d7040, L_0000026f3906f750, C4<1111>, C4<1111>;
L_0000026f390d6e80 .functor AND 4, L_0000026f390d1570, L_0000026f390d2790, C4<1111>, C4<1111>;
v0000026f390cb400_0 .net *"_ivl_11", 0 0, L_0000026f390d69b0;  1 drivers
v0000026f390cc080_0 .net *"_ivl_16", 0 0, L_0000026f390d7580;  1 drivers
v0000026f390cb680_0 .net *"_ivl_3", 0 0, L_0000026f390d7890;  1 drivers
v0000026f390cb4a0_0 .net *"_ivl_7", 0 0, L_0000026f390d6f60;  1 drivers
v0000026f390cb540_0 .net "a", 3 0, L_0000026f3906f750;  alias, 1 drivers
v0000026f390cb720_0 .net "b", 3 0, L_0000026f390d2790;  alias, 1 drivers
v0000026f390cb860_0 .net "f", 3 0, L_0000026f390d2830;  alias, 1 drivers
v0000026f390cb9a0_0 .net "msel", 3 0, L_0000026f390d1570;  1 drivers
v0000026f390cba40_0 .net "nsel", 3 0, L_0000026f390d7040;  1 drivers
v0000026f390cbae0_0 .net "o1", 3 0, L_0000026f390d6a20;  1 drivers
v0000026f390cbb80_0 .net "o2", 3 0, L_0000026f390d6e80;  1 drivers
v0000026f390cbe00_0 .net "sel", 0 0, L_0000026f390d1b10;  1 drivers
L_0000026f390d1570 .concat8 [ 1 1 1 1], L_0000026f390d7890, L_0000026f390d6f60, L_0000026f390d69b0, L_0000026f390d7580;
L_0000026f390d2830 .arith/sum 4, L_0000026f390d6a20, L_0000026f390d6e80;
S_0000026f38fc1030 .scope module, "mb" "mux2" 4 87, 4 93 0, S_0000026f38fbc420;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "f";
L_0000026f390d7660 .functor BUFZ 1, L_0000026f390d1610, C4<0>, C4<0>, C4<0>;
L_0000026f390d74a0 .functor BUFZ 1, L_0000026f390d1610, C4<0>, C4<0>, C4<0>;
L_0000026f390d6be0 .functor BUFZ 1, L_0000026f390d1610, C4<0>, C4<0>, C4<0>;
L_0000026f390d72e0 .functor BUFZ 1, L_0000026f390d1610, C4<0>, C4<0>, C4<0>;
L_0000026f390d70b0 .functor NOT 4, L_0000026f390d2290, C4<0000>, C4<0000>, C4<0000>;
L_0000026f390d6a90 .functor AND 4, L_0000026f390d70b0, L_0000026f390d7270, C4<1111>, C4<1111>;
L_0000026f390d6b70 .functor AND 4, L_0000026f390d2290, L_0000026f390d6fd0, C4<1111>, C4<1111>;
v0000026f390cbea0_0 .net *"_ivl_11", 0 0, L_0000026f390d6be0;  1 drivers
v0000026f390cc260_0 .net *"_ivl_16", 0 0, L_0000026f390d72e0;  1 drivers
v0000026f390cc120_0 .net *"_ivl_3", 0 0, L_0000026f390d7660;  1 drivers
v0000026f390cc300_0 .net *"_ivl_7", 0 0, L_0000026f390d74a0;  1 drivers
v0000026f390cc3a0_0 .net "a", 3 0, L_0000026f390d7270;  alias, 1 drivers
v0000026f390cc440_0 .net "b", 3 0, L_0000026f390d6fd0;  alias, 1 drivers
v0000026f390cc4e0_0 .net "f", 3 0, L_0000026f390d0990;  alias, 1 drivers
v0000026f390cc580_0 .net "msel", 3 0, L_0000026f390d2290;  1 drivers
v0000026f390cc620_0 .net "nsel", 3 0, L_0000026f390d70b0;  1 drivers
v0000026f390cc6c0_0 .net "o1", 3 0, L_0000026f390d6a90;  1 drivers
v0000026f390ce130_0 .net "o2", 3 0, L_0000026f390d6b70;  1 drivers
v0000026f390cdeb0_0 .net "sel", 0 0, L_0000026f390d1610;  1 drivers
L_0000026f390d2290 .concat8 [ 1 1 1 1], L_0000026f390d7660, L_0000026f390d74a0, L_0000026f390d6be0, L_0000026f390d72e0;
L_0000026f390d0990 .arith/sum 4, L_0000026f390d6a90, L_0000026f390d6b70;
S_0000026f38fc11c0 .scope module, "mc" "mux2" 4 88, 4 93 0, S_0000026f38fbc420;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "f";
L_0000026f390d76d0 .functor BUFZ 1, L_0000026f390d1f70, C4<0>, C4<0>, C4<0>;
L_0000026f390d6c50 .functor BUFZ 1, L_0000026f390d1f70, C4<0>, C4<0>, C4<0>;
L_0000026f390d7820 .functor BUFZ 1, L_0000026f390d1f70, C4<0>, C4<0>, C4<0>;
L_0000026f390d7350 .functor BUFZ 1, L_0000026f390d1f70, C4<0>, C4<0>, C4<0>;
L_0000026f390d6cc0 .functor NOT 4, L_0000026f390d16b0, C4<0000>, C4<0000>, C4<0000>;
L_0000026f390d6e10 .functor AND 4, L_0000026f390d6cc0, L_0000026f390d2830, C4<1111>, C4<1111>;
L_0000026f390d6d30 .functor AND 4, L_0000026f390d16b0, L_0000026f390d0990, C4<1111>, C4<1111>;
v0000026f390ce1d0_0 .net *"_ivl_11", 0 0, L_0000026f390d7820;  1 drivers
v0000026f390ce270_0 .net *"_ivl_16", 0 0, L_0000026f390d7350;  1 drivers
v0000026f390cd9b0_0 .net *"_ivl_3", 0 0, L_0000026f390d76d0;  1 drivers
v0000026f390cce70_0 .net *"_ivl_7", 0 0, L_0000026f390d6c50;  1 drivers
v0000026f390cdcd0_0 .net "a", 3 0, L_0000026f390d2830;  alias, 1 drivers
v0000026f390ccfb0_0 .net "b", 3 0, L_0000026f390d0990;  alias, 1 drivers
v0000026f390ce090_0 .net "f", 3 0, L_0000026f390d0a30;  alias, 1 drivers
v0000026f390ce310_0 .net "msel", 3 0, L_0000026f390d16b0;  1 drivers
v0000026f390ce6d0_0 .net "nsel", 3 0, L_0000026f390d6cc0;  1 drivers
v0000026f390ce770_0 .net "o1", 3 0, L_0000026f390d6e10;  1 drivers
v0000026f390cdd70_0 .net "o2", 3 0, L_0000026f390d6d30;  1 drivers
v0000026f390ce810_0 .net "sel", 0 0, L_0000026f390d1f70;  1 drivers
L_0000026f390d16b0 .concat8 [ 1 1 1 1], L_0000026f390d76d0, L_0000026f390d6c50, L_0000026f390d7820, L_0000026f390d7350;
L_0000026f390d0a30 .arith/sum 4, L_0000026f390d6e10, L_0000026f390d6d30;
S_0000026f38faab60 .scope module, "selector2" "mux2" 4 12, 4 93 0, S_0000026f39014ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "f";
L_0000026f390d6b00 .functor BUFZ 1, L_0000026f390d1250, C4<0>, C4<0>, C4<0>;
L_0000026f390d6da0 .functor BUFZ 1, L_0000026f390d1250, C4<0>, C4<0>, C4<0>;
L_0000026f390d6ef0 .functor BUFZ 1, L_0000026f390d1250, C4<0>, C4<0>, C4<0>;
L_0000026f390d7120 .functor BUFZ 1, L_0000026f390d1250, C4<0>, C4<0>, C4<0>;
L_0000026f390d7740 .functor NOT 4, L_0000026f390d1110, C4<0000>, C4<0000>, C4<0000>;
L_0000026f390d7190 .functor AND 4, L_0000026f390d7740, L_0000026f390d0cb0, C4<1111>, C4<1111>;
L_0000026f390d7200 .functor AND 4, L_0000026f390d1110, L_0000026f390d0a30, C4<1111>, C4<1111>;
v0000026f390cde10_0 .net *"_ivl_11", 0 0, L_0000026f390d6ef0;  1 drivers
v0000026f390cd2d0_0 .net *"_ivl_16", 0 0, L_0000026f390d7120;  1 drivers
v0000026f390cd370_0 .net *"_ivl_3", 0 0, L_0000026f390d6b00;  1 drivers
v0000026f390cd7d0_0 .net *"_ivl_7", 0 0, L_0000026f390d6da0;  1 drivers
v0000026f390ce590_0 .net "a", 3 0, L_0000026f390d0cb0;  alias, 1 drivers
v0000026f390ccbf0_0 .net "b", 3 0, L_0000026f390d0a30;  alias, 1 drivers
v0000026f390cdf50_0 .net "f", 3 0, L_0000026f390d1750;  alias, 1 drivers
v0000026f390ccd30_0 .net "msel", 3 0, L_0000026f390d1110;  1 drivers
v0000026f390ccdd0_0 .net "nsel", 3 0, L_0000026f390d7740;  1 drivers
v0000026f390cd410_0 .net "o1", 3 0, L_0000026f390d7190;  1 drivers
v0000026f390ce630_0 .net "o2", 3 0, L_0000026f390d7200;  1 drivers
v0000026f390cd4b0_0 .net "sel", 0 0, L_0000026f390d1250;  1 drivers
L_0000026f390d1110 .concat8 [ 1 1 1 1], L_0000026f390d6b00, L_0000026f390d6da0, L_0000026f390d6ef0, L_0000026f390d7120;
L_0000026f390d1750 .arith/sum 4, L_0000026f390d7190, L_0000026f390d7200;
S_0000026f38faacf0 .scope module, "decoder" "Decoder" 3 331, 5 4 0, S_0000026f3904ee20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "opCode";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 3 "sOut";
    .port_info 4 /OUTPUT 1 "cOut";
    .port_info 5 /OUTPUT 1 "bOut";
    .port_info 6 /OUTPUT 1 "skipOut";
    .port_info 7 /OUTPUT 1 "haltOut";
P_0000026f38f62a10 .param/l "add" 0 5 9, +C4<00000000000000000000000000000010>;
P_0000026f38f62a48 .param/l "copy" 0 5 9, +C4<00000000000000000000000000000001>;
P_0000026f38f62a80 .param/l "dec" 0 5 9, +C4<00000000000000000000000000000101>;
P_0000026f38f62ab8 .param/l "halt" 0 5 9, +C4<00000000000000000000000000001010>;
P_0000026f38f62af0 .param/l "inc" 0 5 9, +C4<00000000000000000000000000000011>;
P_0000026f38f62b28 .param/l "nd" 0 5 9, +C4<00000000000000000000000000000110>;
P_0000026f38f62b60 .param/l "r" 0 5 9, +C4<00000000000000000000000000000111>;
P_0000026f38f62b98 .param/l "set" 0 5 9, +C4<00000000000000000000000000000000>;
P_0000026f38f62bd0 .param/l "skipif" 0 5 9, +C4<00000000000000000000000000001001>;
P_0000026f38f62c08 .param/l "sub" 0 5 9, +C4<00000000000000000000000000000100>;
P_0000026f38f62c40 .param/l "xr" 0 5 9, +C4<00000000000000000000000000001000>;
L_0000026f3906ffa0 .functor BUFZ 1, v0000026f390cf920_0, C4<0>, C4<0>, C4<0>;
L_0000026f39070010 .functor BUFZ 1, v0000026f390d0140_0, C4<0>, C4<0>, C4<0>;
L_0000026f3906f910 .functor BUFZ 1, v0000026f390d0280_0, C4<0>, C4<0>, C4<0>;
v0000026f390cf920_0 .var "b", 0 0;
v0000026f390cf9c0_0 .net "bOut", 0 0, L_0000026f3906ffa0;  alias, 1 drivers
v0000026f390cfb00_0 .var "c", 0 0;
v0000026f390cf100_0 .net "cOut", 0 0, v0000026f390cfb00_0;  alias, 1 drivers
v0000026f390d03c0_0 .net "clk", 0 0, v0000026f390cf240_0;  1 drivers
v0000026f390cf4c0_0 .net "haltOut", 0 0, L_0000026f3906f910;  alias, 1 drivers
v0000026f390ced40_0 .net "opCode", 3 0, L_0000026f390d0640;  1 drivers
v0000026f390cfec0_0 .net "reset", 0 0, v0000026f390d0820_0;  alias, 1 drivers
v0000026f390cf1a0_0 .var "s", 0 2;
v0000026f390cefc0_0 .net "sOut", 0 2, v0000026f390cf1a0_0;  alias, 1 drivers
v0000026f390d0140_0 .var "skip", 0 0;
v0000026f390ce980_0 .net "skipOut", 0 0, L_0000026f39070010;  alias, 1 drivers
v0000026f390d0280_0 .var "stop", 0 0;
E_0000026f390677a0 .event posedge, v0000026f390d03c0_0;
E_0000026f39068420 .event anyedge, v0000026f390cfec0_0;
S_0000026f38faae80 .scope module, "microcode" "Microcode" 3 330, 6 1 0, S_0000026f3904ee20;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "n";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 12 "opcode";
    .port_info 4 /OUTPUT 1 "ready";
v0000026f390cf060_0 .net "clk", 0 0, v0000026f390cef20_0;  alias, 1 drivers
v0000026f390d00a0_0 .var/i "counter", 31 0;
v0000026f390d0780_0 .net "n", 8 0, L_0000026f390db988;  alias, 1 drivers
v0000026f390cff60_0 .var "opcode", 11 0;
v0000026f390cfa60 .array "opcodes", 120 0, 11 0;
v0000026f390cfba0_0 .var "ready", 0 0;
v0000026f390cfc40_0 .net "reset", 0 0, v0000026f390d0820_0;  alias, 1 drivers
E_0000026f39067c60 .event negedge, v0000026f390cf060_0;
    .scope S_0000026f38faae80;
T_0 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000026f390d00a0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0000026f38faae80;
T_1 ;
    %wait E_0000026f39067c60;
    %load/vec4 v0000026f390cfc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000026f390d00a0_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000026f390d00a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000026f390d00a0_0, 0, 32;
    %ix/getv/s 4, v0000026f390d00a0_0;
    %load/vec4a v0000026f390cfa60, 4;
    %assign/vec4 v0000026f390cff60_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000026f38faae80;
T_2 ;
    %pushi/vec4 16, 0, 12;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 10, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 4, 5;
    %load/vec4 v0000026f390d0780_0;
    %parti/s 4, 5, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 1440, 0, 12;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 16, 0, 12;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 2314, 0, 12;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 1, 0, 12;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 2314, 0, 12;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 1440, 0, 12;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 496, 0, 12;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 2314, 0, 12;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 288, 0, 12;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 2314, 0, 12;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 513, 0, 12;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 2314, 0, 12;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 274, 0, 12;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 2314, 0, 12;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 1440, 0, 12;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 496, 0, 12;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 2314, 0, 12;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 288, 0, 12;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 2314, 0, 12;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 513, 0, 12;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 2314, 0, 12;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 274, 0, 12;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 2314, 0, 12;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 1440, 0, 12;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 496, 0, 12;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 2314, 0, 12;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 288, 0, 12;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 2314, 0, 12;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 513, 0, 12;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 2314, 0, 12;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 274, 0, 12;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 2314, 0, 12;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 1440, 0, 12;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 496, 0, 12;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 2314, 0, 12;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 288, 0, 12;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 2314, 0, 12;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 513, 0, 12;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 2314, 0, 12;
    %ix/load 3, 40, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 274, 0, 12;
    %ix/load 3, 41, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 2314, 0, 12;
    %ix/load 3, 42, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 1440, 0, 12;
    %ix/load 3, 43, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 496, 0, 12;
    %ix/load 3, 44, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 2314, 0, 12;
    %ix/load 3, 45, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 288, 0, 12;
    %ix/load 3, 46, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 2314, 0, 12;
    %ix/load 3, 47, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 513, 0, 12;
    %ix/load 3, 48, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 2314, 0, 12;
    %ix/load 3, 49, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 274, 0, 12;
    %ix/load 3, 50, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 2314, 0, 12;
    %ix/load 3, 51, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 1440, 0, 12;
    %ix/load 3, 52, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 496, 0, 12;
    %ix/load 3, 53, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 2314, 0, 12;
    %ix/load 3, 54, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 288, 0, 12;
    %ix/load 3, 55, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 2314, 0, 12;
    %ix/load 3, 56, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 513, 0, 12;
    %ix/load 3, 57, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 2314, 0, 12;
    %ix/load 3, 58, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 274, 0, 12;
    %ix/load 3, 59, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 2314, 0, 12;
    %ix/load 3, 60, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 1440, 0, 12;
    %ix/load 3, 61, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 496, 0, 12;
    %ix/load 3, 62, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 16, 0, 12;
    %ix/load 3, 63, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 20, 0, 9;
    %ix/load 3, 64, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 4, 5;
    %load/vec4 v0000026f390d0780_0;
    %parti/s 3, 2, 3;
    %ix/load 3, 64, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 266, 0, 12;
    %ix/load 3, 65, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 2314, 0, 12;
    %ix/load 3, 66, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 1440, 0, 12;
    %ix/load 3, 67, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 496, 0, 12;
    %ix/load 3, 68, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 2314, 0, 12;
    %ix/load 3, 69, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 522, 0, 12;
    %ix/load 3, 70, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 2314, 0, 12;
    %ix/load 3, 71, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 1440, 0, 12;
    %ix/load 3, 72, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 496, 0, 12;
    %ix/load 3, 73, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 2314, 0, 12;
    %ix/load 3, 74, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 522, 0, 12;
    %ix/load 3, 75, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 2314, 0, 12;
    %ix/load 3, 76, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 1440, 0, 12;
    %ix/load 3, 77, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 496, 0, 12;
    %ix/load 3, 78, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 2314, 0, 12;
    %ix/load 3, 79, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 522, 0, 12;
    %ix/load 3, 80, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 2314, 0, 12;
    %ix/load 3, 81, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 1440, 0, 12;
    %ix/load 3, 82, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 496, 0, 12;
    %ix/load 3, 83, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 2314, 0, 12;
    %ix/load 3, 84, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 522, 0, 12;
    %ix/load 3, 85, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 2314, 0, 12;
    %ix/load 3, 86, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 1440, 0, 12;
    %ix/load 3, 87, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 496, 0, 12;
    %ix/load 3, 88, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 2314, 0, 12;
    %ix/load 3, 89, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 522, 0, 12;
    %ix/load 3, 90, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 2314, 0, 12;
    %ix/load 3, 91, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 16, 0, 12;
    %ix/load 3, 92, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 40, 0, 10;
    %ix/load 3, 93, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 4, 5;
    %load/vec4 v0000026f390d0780_0;
    %parti/s 2, 0, 2;
    %ix/load 3, 93, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 4, 0, 10;
    %ix/load 3, 94, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 4, 5;
    %load/vec4 v0000026f390d0780_0;
    %parti/s 2, 0, 2;
    %ix/load 3, 94, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 0, 0, 10;
    %ix/load 3, 95, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 4, 5;
    %load/vec4 v0000026f390d0780_0;
    %parti/s 2, 0, 2;
    %ix/load 3, 95, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 2314, 0, 12;
    %ix/load 3, 96, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 1440, 0, 12;
    %ix/load 3, 97, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 2314, 0, 12;
    %ix/load 3, 98, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 513, 0, 12;
    %ix/load 3, 99, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 496, 0, 12;
    %ix/load 3, 100, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 2314, 0, 12;
    %ix/load 3, 101, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 1440, 0, 12;
    %ix/load 3, 102, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 2314, 0, 12;
    %ix/load 3, 103, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 513, 0, 12;
    %ix/load 3, 104, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 496, 0, 12;
    %ix/load 3, 105, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 2314, 0, 12;
    %ix/load 3, 106, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 1440, 0, 12;
    %ix/load 3, 107, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 2314, 0, 12;
    %ix/load 3, 108, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 513, 0, 12;
    %ix/load 3, 109, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %pushi/vec4 496, 0, 12;
    %ix/load 3, 110, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390cfa60, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000026f38faacf0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f390d0280_0, 0;
    %end;
    .thread T_3;
    .scope S_0000026f38faacf0;
T_4 ;
    %wait E_0000026f39068420;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f390d0140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f390d0280_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000026f38faacf0;
T_5 ;
    %wait E_0000026f390677a0;
    %load/vec4 v0000026f390ced40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %jmp T_5.12;
T_5.0 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000026f390cf1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f390d0140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f390d0280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f390cf920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f390cfb00_0, 0;
    %jmp T_5.12;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026f390cf1a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026f390cf1a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026f390cf1a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f390cfb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f390d0140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f390d0280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f390cf920_0, 0;
    %jmp T_5.12;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026f390cf1a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026f390cf1a0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026f390cf1a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f390cfb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f390d0140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f390d0280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026f390cf920_0, 0;
    %jmp T_5.12;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026f390cf1a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026f390cf1a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026f390cf1a0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026f390cfb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f390d0140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f390d0280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f390cf920_0, 0;
    %jmp T_5.12;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026f390cf1a0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026f390cf1a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026f390cf1a0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026f390cfb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f390d0140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f390d0280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026f390cf920_0, 0;
    %jmp T_5.12;
T_5.5 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026f390cf1a0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026f390cf1a0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026f390cf1a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f390cfb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f390d0140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f390d0280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f390cf920_0, 0;
    %jmp T_5.12;
T_5.6 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026f390cf1a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026f390cf1a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026f390cf1a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f390cfb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f390d0140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f390d0280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026f390cf920_0, 0;
    %jmp T_5.12;
T_5.7 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026f390cf1a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026f390cf1a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026f390cf1a0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026f390cfb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f390d0140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f390d0280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026f390cf920_0, 0;
    %jmp T_5.12;
T_5.8 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026f390cf1a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026f390cf1a0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026f390cf1a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f390cfb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f390d0140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f390d0280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026f390cf920_0, 0;
    %jmp T_5.12;
T_5.9 ;
    %load/vec4 v0000026f390cfec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026f390d0140_0, 0;
    %jmp T_5.14;
T_5.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f390d0140_0, 0;
T_5.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f390d0280_0, 0;
    %jmp T_5.12;
T_5.10 ;
    %load/vec4 v0000026f390cfec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026f390d0280_0, 0;
    %jmp T_5.16;
T_5.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f390d0280_0, 0;
T_5.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f390d0140_0, 0;
    %jmp T_5.12;
T_5.12 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0000026f3904ee20;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026f390cede0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0000026f3904ee20;
T_7 ;
    %wait E_0000026f39067aa0;
    %load/vec4 v0000026f390d0500_0;
    %flag_set/vec4 8;
    %load/vec4 v0000026f390cfce0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.0, 9;
    %load/vec4 v0000026f390ceb60_0;
    %cassign/vec4 v0000026f390cf240_0;
    %cassign/link v0000026f390cf240_0, v0000026f390ceb60_0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000026f390cf240_0;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000026f3904ee20;
T_8 ;
    %wait E_0000026f39067760;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390d0320, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390d0320, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390d0320, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390d0320, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390d0320, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390d0320, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390d0320, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390d0320, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390d0320, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390d0320, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390d0320, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390d0320, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390d0320, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390d0320, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390d0320, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390d0320, 0, 4;
    %jmp T_8;
    .thread T_8;
    .scope S_0000026f3904ee20;
T_9 ;
    %wait E_0000026f39068220;
    %load/vec4 v0000026f390d05a0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0000026f390d01e0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000026f390d0000_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000026f390d05a0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0000026f390d01e0_0;
    %parti/s 4, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_9.19, 6;
    %jmp T_9.20;
T_9.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %assign/vec4 v0000026f390d0000_0, 0;
    %jmp T_9.20;
T_9.5 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %assign/vec4 v0000026f390d0000_0, 0;
    %jmp T_9.20;
T_9.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %assign/vec4 v0000026f390d0000_0, 0;
    %jmp T_9.20;
T_9.7 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %assign/vec4 v0000026f390d0000_0, 0;
    %jmp T_9.20;
T_9.8 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %assign/vec4 v0000026f390d0000_0, 0;
    %jmp T_9.20;
T_9.9 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %assign/vec4 v0000026f390d0000_0, 0;
    %jmp T_9.20;
T_9.10 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %assign/vec4 v0000026f390d0000_0, 0;
    %jmp T_9.20;
T_9.11 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %assign/vec4 v0000026f390d0000_0, 0;
    %jmp T_9.20;
T_9.12 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %assign/vec4 v0000026f390d0000_0, 0;
    %jmp T_9.20;
T_9.13 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %assign/vec4 v0000026f390d0000_0, 0;
    %jmp T_9.20;
T_9.14 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %assign/vec4 v0000026f390d0000_0, 0;
    %jmp T_9.20;
T_9.15 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %assign/vec4 v0000026f390d0000_0, 0;
    %jmp T_9.20;
T_9.16 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %assign/vec4 v0000026f390d0000_0, 0;
    %jmp T_9.20;
T_9.17 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %assign/vec4 v0000026f390d0000_0, 0;
    %jmp T_9.20;
T_9.18 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %assign/vec4 v0000026f390d0000_0, 0;
    %jmp T_9.20;
T_9.19 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %assign/vec4 v0000026f390d0000_0, 0;
    %jmp T_9.20;
T_9.20 ;
    %pop/vec4 1;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0000026f390d01e0_0;
    %parti/s 4, 4, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.23, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.24, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.25, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.28, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.29, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.30, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.31, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.32, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.33, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_9.34, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_9.35, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_9.36, 6;
    %jmp T_9.37;
T_9.21 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %assign/vec4 v0000026f390d0000_0, 0;
    %jmp T_9.37;
T_9.22 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %assign/vec4 v0000026f390d0000_0, 0;
    %jmp T_9.37;
T_9.23 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %assign/vec4 v0000026f390d0000_0, 0;
    %jmp T_9.37;
T_9.24 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %assign/vec4 v0000026f390d0000_0, 0;
    %jmp T_9.37;
T_9.25 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %assign/vec4 v0000026f390d0000_0, 0;
    %jmp T_9.37;
T_9.26 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %assign/vec4 v0000026f390d0000_0, 0;
    %jmp T_9.37;
T_9.27 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %assign/vec4 v0000026f390d0000_0, 0;
    %jmp T_9.37;
T_9.28 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %assign/vec4 v0000026f390d0000_0, 0;
    %jmp T_9.37;
T_9.29 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %assign/vec4 v0000026f390d0000_0, 0;
    %jmp T_9.37;
T_9.30 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %assign/vec4 v0000026f390d0000_0, 0;
    %jmp T_9.37;
T_9.31 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %assign/vec4 v0000026f390d0000_0, 0;
    %jmp T_9.37;
T_9.32 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %assign/vec4 v0000026f390d0000_0, 0;
    %jmp T_9.37;
T_9.33 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %assign/vec4 v0000026f390d0000_0, 0;
    %jmp T_9.37;
T_9.34 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %assign/vec4 v0000026f390d0000_0, 0;
    %jmp T_9.37;
T_9.35 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %assign/vec4 v0000026f390d0000_0, 0;
    %jmp T_9.37;
T_9.36 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %assign/vec4 v0000026f390d0000_0, 0;
    %jmp T_9.37;
T_9.37 ;
    %pop/vec4 1;
T_9.3 ;
T_9.1 ;
    %load/vec4 v0000026f390cf7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.38, 8;
    %load/vec4 v0000026f390d01e0_0;
    %parti/s 4, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.40, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.41, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.42, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.43, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.44, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.45, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.46, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.47, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.48, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.49, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.50, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.51, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.52, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_9.53, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_9.54, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_9.55, 6;
    %jmp T_9.56;
T_9.40 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %assign/vec4 v0000026f390cf600_0, 0;
    %jmp T_9.56;
T_9.41 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %assign/vec4 v0000026f390cf600_0, 0;
    %jmp T_9.56;
T_9.42 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %assign/vec4 v0000026f390cf600_0, 0;
    %jmp T_9.56;
T_9.43 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %assign/vec4 v0000026f390cf600_0, 0;
    %jmp T_9.56;
T_9.44 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %assign/vec4 v0000026f390cf600_0, 0;
    %jmp T_9.56;
T_9.45 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %assign/vec4 v0000026f390cf600_0, 0;
    %jmp T_9.56;
T_9.46 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %assign/vec4 v0000026f390cf600_0, 0;
    %jmp T_9.56;
T_9.47 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %assign/vec4 v0000026f390cf600_0, 0;
    %jmp T_9.56;
T_9.48 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %assign/vec4 v0000026f390cf600_0, 0;
    %jmp T_9.56;
T_9.49 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %assign/vec4 v0000026f390cf600_0, 0;
    %jmp T_9.56;
T_9.50 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %assign/vec4 v0000026f390cf600_0, 0;
    %jmp T_9.56;
T_9.51 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %assign/vec4 v0000026f390cf600_0, 0;
    %jmp T_9.56;
T_9.52 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %assign/vec4 v0000026f390cf600_0, 0;
    %jmp T_9.56;
T_9.53 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %assign/vec4 v0000026f390cf600_0, 0;
    %jmp T_9.56;
T_9.54 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %assign/vec4 v0000026f390cf600_0, 0;
    %jmp T_9.56;
T_9.55 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %assign/vec4 v0000026f390cf600_0, 0;
    %jmp T_9.56;
T_9.56 ;
    %pop/vec4 1;
    %jmp T_9.39;
T_9.38 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026f390cf600_0, 0;
T_9.39 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000026f3904ee20;
T_10 ;
    %wait E_0000026f39067f60;
    %load/vec4 v0000026f390d0500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000026f390cede0_0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000026f390d01e0_0;
    %parti/s 4, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_10.17, 6;
    %jmp T_10.18;
T_10.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.19, 4;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000026f390cede0_0;
T_10.19 ;
    %jmp T_10.18;
T_10.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.21, 4;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000026f390cede0_0;
T_10.21 ;
    %jmp T_10.18;
T_10.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.23, 4;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000026f390cede0_0;
T_10.23 ;
    %jmp T_10.18;
T_10.5 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.25, 4;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000026f390cede0_0;
T_10.25 ;
    %jmp T_10.18;
T_10.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.27, 4;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000026f390cede0_0;
T_10.27 ;
    %jmp T_10.18;
T_10.7 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.29, 4;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000026f390cede0_0;
T_10.29 ;
    %jmp T_10.18;
T_10.8 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.31, 4;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000026f390cede0_0;
T_10.31 ;
    %jmp T_10.18;
T_10.9 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.33, 4;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000026f390cede0_0;
T_10.33 ;
    %jmp T_10.18;
T_10.10 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.35, 4;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000026f390cede0_0;
T_10.35 ;
    %jmp T_10.18;
T_10.11 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.37, 4;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000026f390cede0_0;
T_10.37 ;
    %jmp T_10.18;
T_10.12 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.39, 4;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000026f390cede0_0;
T_10.39 ;
    %jmp T_10.18;
T_10.13 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.41, 4;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000026f390cede0_0;
T_10.41 ;
    %jmp T_10.18;
T_10.14 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.43, 4;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000026f390cede0_0;
T_10.43 ;
    %jmp T_10.18;
T_10.15 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.45, 4;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000026f390cede0_0;
T_10.45 ;
    %jmp T_10.18;
T_10.16 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.47, 4;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000026f390cede0_0;
T_10.47 ;
    %jmp T_10.18;
T_10.17 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026f390d0320, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.49, 4;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000026f390cede0_0;
T_10.49 ;
    %jmp T_10.18;
T_10.18 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000026f3904ee20;
T_11 ;
    %wait E_0000026f39067a60;
    %load/vec4 v0000026f390cede0_0;
    %nor/r;
    %load/vec4 v0000026f390cf740_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0000026f390d01e0_0;
    %parti/s 4, 4, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_11.17, 6;
    %jmp T_11.18;
T_11.2 ;
    %load/vec4 v0000026f390cec00_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390d0320, 0, 4;
    %load/vec4 v0000026f390cec00_0;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390d0320, 0, 4;
    %jmp T_11.18;
T_11.3 ;
    %load/vec4 v0000026f390cec00_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390d0320, 0, 4;
    %load/vec4 v0000026f390cec00_0;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390d0320, 0, 4;
    %jmp T_11.18;
T_11.4 ;
    %load/vec4 v0000026f390cec00_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390d0320, 0, 4;
    %load/vec4 v0000026f390cec00_0;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390d0320, 0, 4;
    %jmp T_11.18;
T_11.5 ;
    %load/vec4 v0000026f390cec00_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390d0320, 0, 4;
    %load/vec4 v0000026f390cec00_0;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390d0320, 0, 4;
    %jmp T_11.18;
T_11.6 ;
    %load/vec4 v0000026f390cec00_0;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390d0320, 0, 4;
    %load/vec4 v0000026f390cec00_0;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390d0320, 0, 4;
    %jmp T_11.18;
T_11.7 ;
    %load/vec4 v0000026f390cec00_0;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390d0320, 0, 4;
    %load/vec4 v0000026f390cec00_0;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390d0320, 0, 4;
    %jmp T_11.18;
T_11.8 ;
    %load/vec4 v0000026f390cec00_0;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390d0320, 0, 4;
    %load/vec4 v0000026f390cec00_0;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390d0320, 0, 4;
    %jmp T_11.18;
T_11.9 ;
    %load/vec4 v0000026f390cec00_0;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390d0320, 0, 4;
    %load/vec4 v0000026f390cec00_0;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390d0320, 0, 4;
    %jmp T_11.18;
T_11.10 ;
    %load/vec4 v0000026f390cec00_0;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390d0320, 0, 4;
    %load/vec4 v0000026f390cec00_0;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390d0320, 0, 4;
    %jmp T_11.18;
T_11.11 ;
    %load/vec4 v0000026f390cec00_0;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390d0320, 0, 4;
    %load/vec4 v0000026f390cec00_0;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390d0320, 0, 4;
    %jmp T_11.18;
T_11.12 ;
    %load/vec4 v0000026f390cec00_0;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390d0320, 0, 4;
    %load/vec4 v0000026f390cec00_0;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390d0320, 0, 4;
    %jmp T_11.18;
T_11.13 ;
    %load/vec4 v0000026f390cec00_0;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390d0320, 0, 4;
    %load/vec4 v0000026f390cec00_0;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390d0320, 0, 4;
    %jmp T_11.18;
T_11.14 ;
    %load/vec4 v0000026f390cec00_0;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390d0320, 0, 4;
    %load/vec4 v0000026f390cec00_0;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390d0320, 0, 4;
    %jmp T_11.18;
T_11.15 ;
    %load/vec4 v0000026f390cec00_0;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390d0320, 0, 4;
    %load/vec4 v0000026f390cec00_0;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390d0320, 0, 4;
    %jmp T_11.18;
T_11.16 ;
    %load/vec4 v0000026f390cec00_0;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390d0320, 0, 4;
    %load/vec4 v0000026f390cec00_0;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390d0320, 0, 4;
    %jmp T_11.18;
T_11.17 ;
    %load/vec4 v0000026f390cec00_0;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f390d0320, 0, 4;
    %jmp T_11.18;
T_11.18 ;
    %pop/vec4 1;
T_11.0 ;
    %load/vec4 v0000026f390cf740_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.19, 8;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000026f390cede0_0;
T_11.19 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000026f3904ec90;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026f390d0820_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026f390d0820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026f390cef20_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026f390cfd80_0, 0, 32;
T_12.0 ;
    %load/vec4 v0000026f390cfd80_0;
    %cmpi/s 250, 0, 32;
    %jmp/0xz T_12.1, 5;
    %load/vec4 v0000026f390cef20_0;
    %inv;
    %store/vec4 v0000026f390cef20_0, 0, 1;
    %delay 5, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000026f390cfd80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000026f390cfd80_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_0000026f3904ec90;
T_13 ;
    %delay 90, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026f390d0820_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026f390d0820_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0000026f3904ec90;
T_14 ;
    %vpi_call 2 45 "$monitor", "t = %3d   clk:%dd   out:%b   out:%d", $time, v0000026f390cef20_0, v0000026f390cfe20_0, v0000026f390cfe20_0 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0000026f3904ec90;
T_15 ;
    %vpi_call 2 50 "$dumpfile", "p2.vcd" {0 0 0};
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000026f3904ec90 {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "testBench.v";
    "./CPU.v";
    "./ALU.v";
    "./decoder.v";
    "./microcode.v";
