\hypertarget{vec__int128__ppc_8h}{
\section{src/vec\_\-int128\_\-ppc.h File Reference}
\label{vec__int128__ppc_8h}\index{src/vec\_\-int128\_\-ppc.h@{src/vec\_\-int128\_\-ppc.h}}
}


Header package a collection of 128-\/bit computation functions implemented with PowerISA VMX and VSX instructions.  
{\ttfamily \#include $<$vec\_\-common\_\-ppc.h$>$}\par
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
static \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} \hyperlink{vec__int128__ppc_8h_a29ef29f161f7aaa73295421cd08d08e5}{vec\_\-revq} (\hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} vra)
\begin{DoxyCompactList}\small\item\em byte reverse quadword for a vector \_\-\_\-int128. \item\end{DoxyCompactList}\item 
static \hyperlink{vec__common__ppc_8h_a52a773b6353c69a546bdc2e8686a50ec}{vui64\_\-t} \hyperlink{vec__int128__ppc_8h_a0d4b2f2913cc4a682a1f64e8f63b4c71}{vec\_\-revd} (\hyperlink{vec__common__ppc_8h_a52a773b6353c69a546bdc2e8686a50ec}{vui64\_\-t} vra)
\begin{DoxyCompactList}\small\item\em byte reverse each doubleword for a vector unsigned long int. \item\end{DoxyCompactList}\item 
static \hyperlink{vec__common__ppc_8h_a2ff4a776536870e01b7c9e454586544b}{vui32\_\-t} \hyperlink{vec__int128__ppc_8h_a912511875b16f2158dc0c26f268ffde8}{vec\_\-revw} (\hyperlink{vec__common__ppc_8h_a2ff4a776536870e01b7c9e454586544b}{vui32\_\-t} vra)
\begin{DoxyCompactList}\small\item\em byte reverse each word of a vector unsigned int. \item\end{DoxyCompactList}\item 
static \hyperlink{vec__common__ppc_8h_afb47075b07673afbf78f8c60298f3712}{vui16\_\-t} \hyperlink{vec__int128__ppc_8h_aa90626d3d038d505a193e36486b620d2}{vec\_\-revh} (\hyperlink{vec__common__ppc_8h_afb47075b07673afbf78f8c60298f3712}{vui16\_\-t} vra)
\begin{DoxyCompactList}\small\item\em byte reverse each halfword of a vector unsigned short. \item\end{DoxyCompactList}\item 
static \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} \hyperlink{vec__int128__ppc_8h_a066cc120c198773a2f8dfd17480b7a49}{vec\_\-clzq} (\hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} vra)
\begin{DoxyCompactList}\small\item\em Count leading zeros for a vector \_\-\_\-int128. \item\end{DoxyCompactList}\item 
static \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} \hyperlink{vec__int128__ppc_8h_ae05185c980535dd28aec3a2a9431cb69}{vec\_\-popcntq} (\hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} vra)
\begin{DoxyCompactList}\small\item\em Population Count vector \_\-\_\-int128. \item\end{DoxyCompactList}\item 
static \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} \hyperlink{vec__int128__ppc_8h_a8ba40be93339359793ef776e1d5d7577}{vec\_\-sldq} (\hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} vrw, \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} vrx, \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} vrb)
\begin{DoxyCompactList}\small\item\em Vector Shift Left double Quadword. \item\end{DoxyCompactList}\item 
static \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} \hyperlink{vec__int128__ppc_8h_a6e1e7ec8132a50045c636fa273399d33}{vec\_\-srqi} (\hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} vra, const int shb)
\begin{DoxyCompactList}\small\item\em Vector Shift right Quadword Immediate. \item\end{DoxyCompactList}\item 
static \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} \hyperlink{vec__int128__ppc_8h_a0edd172a5656b842d6586c5078284942}{vec\_\-srq} (\hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} vra, \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} vrb)
\begin{DoxyCompactList}\small\item\em Vector Shift right Quadword. \item\end{DoxyCompactList}\item 
static \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} \hyperlink{vec__int128__ppc_8h_a49f9c62ad62c95e9c50237028245e17a}{vec\_\-slqi} (\hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} vra, const int shb)
\begin{DoxyCompactList}\small\item\em Vector Shift left Quadword Immediate. \item\end{DoxyCompactList}\item 
static \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} \hyperlink{vec__int128__ppc_8h_a49fe2c36fca9911ab99a1f8abb53f0ff}{vec\_\-slq} (\hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} vra, \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} vrb)
\begin{DoxyCompactList}\small\item\em Vector Shift Left Quadword. \item\end{DoxyCompactList}\item 
static \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} \hyperlink{vec__int128__ppc_8h_a49d355191fabd04a434723265ccafa20}{vec\_\-srq4} (\hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} vra)
\begin{DoxyCompactList}\small\item\em Vector Shift right 4-\/bits Quadword. \item\end{DoxyCompactList}\item 
static \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} \hyperlink{vec__int128__ppc_8h_a4f6dca233bb7e4edc2adb751d478572e}{vec\_\-slq4} (\hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} vra)
\begin{DoxyCompactList}\small\item\em Vector Shift Left 4-\/bits Quadword. Vector Shift Left Quadword 0-\/127 bits. The shift amount is from bits 121-\/127 of vrb. \item\end{DoxyCompactList}\item 
static \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} \hyperlink{vec__int128__ppc_8h_a257bcf71eefa1d08482587637dc400da}{vec\_\-srq5} (\hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} vra)
\begin{DoxyCompactList}\small\item\em Vector Shift right 4-\/bits Quadword. \item\end{DoxyCompactList}\item 
static \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} \hyperlink{vec__int128__ppc_8h_a9964ce224b90a0986122f79f6455cba5}{vec\_\-slq5} (\hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} vra)
\begin{DoxyCompactList}\small\item\em Vector Shift Left 4-\/bits Quadword. Vector Shift Left Quadword 0-\/127 bits. The shift amount is from bits 121-\/127 of vrb. \item\end{DoxyCompactList}\item 
static \hyperlink{vec__common__ppc_8h_a52a773b6353c69a546bdc2e8686a50ec}{vui64\_\-t} \hyperlink{vec__int128__ppc_8h_a53159a600aba803503ae6ddcb539a123}{vec\_\-pasted} (\hyperlink{vec__common__ppc_8h_a52a773b6353c69a546bdc2e8686a50ec}{vui64\_\-t} \_\-\_\-VH, \hyperlink{vec__common__ppc_8h_a52a773b6353c69a546bdc2e8686a50ec}{vui64\_\-t} \_\-\_\-VL)
\begin{DoxyCompactList}\small\item\em Vector doubleword paste. Combine the high doubleword of the 1st vector with the low double word of the 2nd vector. \item\end{DoxyCompactList}\item 
static \hyperlink{vec__common__ppc_8h_a52a773b6353c69a546bdc2e8686a50ec}{vui64\_\-t} \hyperlink{vec__int128__ppc_8h_a3ca45c65b9627abfc493d4ad500a961d}{vec\_\-mulouw} (\hyperlink{vec__common__ppc_8h_a2ff4a776536870e01b7c9e454586544b}{vui32\_\-t} a, \hyperlink{vec__common__ppc_8h_a2ff4a776536870e01b7c9e454586544b}{vui32\_\-t} b)
\begin{DoxyCompactList}\small\item\em Vector multiply odd unsigned words. \item\end{DoxyCompactList}\item 
static \hyperlink{vec__common__ppc_8h_a52a773b6353c69a546bdc2e8686a50ec}{vui64\_\-t} \hyperlink{vec__int128__ppc_8h_ac93f07d5ad73243db2771da83b50d6d8}{vec\_\-muleuw} (\hyperlink{vec__common__ppc_8h_a2ff4a776536870e01b7c9e454586544b}{vui32\_\-t} a, \hyperlink{vec__common__ppc_8h_a2ff4a776536870e01b7c9e454586544b}{vui32\_\-t} b)
\begin{DoxyCompactList}\small\item\em Vector multiply even unsigned words. \item\end{DoxyCompactList}\item 
static \hyperlink{vec__common__ppc_8h_a0c3abdfe41178c152e0a2130c20476ff}{vi64\_\-t} \hyperlink{vec__int128__ppc_8h_a415942bd7b8183634e44e56b6a40101b}{vec\_\-mulosw} (\hyperlink{vec__common__ppc_8h_adf5717f56a3dac6980206dbd37614ca2}{vi32\_\-t} a, \hyperlink{vec__common__ppc_8h_adf5717f56a3dac6980206dbd37614ca2}{vi32\_\-t} b)
\begin{DoxyCompactList}\small\item\em Vector multiply odd signed words. \item\end{DoxyCompactList}\item 
static \hyperlink{vec__common__ppc_8h_a0c3abdfe41178c152e0a2130c20476ff}{vi64\_\-t} \hyperlink{vec__int128__ppc_8h_add7b91bf6138d029d9d8cc57b0905f1f}{vec\_\-mulesw} (\hyperlink{vec__common__ppc_8h_adf5717f56a3dac6980206dbd37614ca2}{vi32\_\-t} a, \hyperlink{vec__common__ppc_8h_adf5717f56a3dac6980206dbd37614ca2}{vi32\_\-t} b)
\begin{DoxyCompactList}\small\item\em Vector multiply even signed words. \item\end{DoxyCompactList}\item 
static \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} \hyperlink{vec__int128__ppc_8h_a539de2a4426a84102471306acc571ce8}{vec\_\-adduqm} (\hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} a, \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} b)
\begin{DoxyCompactList}\small\item\em Vector Add Unsigned Quadword Modulo. \item\end{DoxyCompactList}\item 
static \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} \hyperlink{vec__int128__ppc_8h_ad7aaadba249ce46c4c94f78df1020da3}{vec\_\-addcuq} (\hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} a, \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} b)
\begin{DoxyCompactList}\small\item\em Vector Add \& write Carry Unsigned Quadword. \item\end{DoxyCompactList}\item 
static \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} \hyperlink{vec__int128__ppc_8h_a363fa7103ccd730c47bb34cb9f05e80b}{vec\_\-addcq} (\hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} $\ast$cout, \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} a, \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} b)
\begin{DoxyCompactList}\small\item\em Vector Add with carry Unsigned Quadword. \item\end{DoxyCompactList}\item 
static \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} \hyperlink{vec__int128__ppc_8h_a550c97b42f1f396c79cad0c5b10aaa84}{vec\_\-addeuqm} (\hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} a, \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} b, \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} c)
\begin{DoxyCompactList}\small\item\em Vector Add Extended Unsigned Quadword Modulo. \item\end{DoxyCompactList}\item 
static \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} \hyperlink{vec__int128__ppc_8h_af26f6bbc6659956bf407b756f53a3479}{vec\_\-addecuq} (\hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} a, \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} b, \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} c)
\begin{DoxyCompactList}\small\item\em Vector Add Extended \& write Carry Unsigned Quadword. \item\end{DoxyCompactList}\item 
static \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} \hyperlink{vec__int128__ppc_8h_a38b4db8724224d266fde20101eb7bb93}{vec\_\-addeq} (\hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} $\ast$cout, \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} a, \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} b, \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} c)
\begin{DoxyCompactList}\small\item\em Vector Add Extend with carry Unsigned Quadword. \item\end{DoxyCompactList}\item 
static \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} \hyperlink{vec__int128__ppc_8h_aa989582cbfaa7984f78a937225e92f4a}{vec\_\-muloud} (\hyperlink{vec__common__ppc_8h_a52a773b6353c69a546bdc2e8686a50ec}{vui64\_\-t} a, \hyperlink{vec__common__ppc_8h_a52a773b6353c69a546bdc2e8686a50ec}{vui64\_\-t} b)
\begin{DoxyCompactList}\small\item\em Vector multiply odd unsigned doublewords. \item\end{DoxyCompactList}\item 
static \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} \hyperlink{vec__int128__ppc_8h_a26f95e02f7b0551e3f2bb7e4b4da040d}{vec\_\-muleud} (\hyperlink{vec__common__ppc_8h_a52a773b6353c69a546bdc2e8686a50ec}{vui64\_\-t} a, \hyperlink{vec__common__ppc_8h_a52a773b6353c69a546bdc2e8686a50ec}{vui64\_\-t} b)
\begin{DoxyCompactList}\small\item\em Vector multiply even unsigned doublewords. \item\end{DoxyCompactList}\item 
static \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} \hyperlink{vec__int128__ppc_8h_a9aaaf0e4c2705be1e0e8e925b09c52de}{vec\_\-mulluq} (\hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} a, \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} b)
\begin{DoxyCompactList}\small\item\em Vector Multiply Unsigned Quadword. \item\end{DoxyCompactList}\item 
static \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} \hyperlink{vec__int128__ppc_8h_aee5c5b2998ef105b4c6f39739748ffa8}{vec\_\-muludq} (\hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} $\ast$mulu, \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} a, \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} b)
\begin{DoxyCompactList}\small\item\em Vector Multiply Unsigned double Quadword. \item\end{DoxyCompactList}\item 
static \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} \hyperlink{vec__int128__ppc_8h_a3675fa1a2334eff913df447904be78ad}{vec\_\-mul10uq} (\hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} a)
\begin{DoxyCompactList}\small\item\em Vector Multiply by 10 Unsigned Quadword. \item\end{DoxyCompactList}\item 
static \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} \hyperlink{vec__int128__ppc_8h_a2245626e7b90621b33ba79b763a4215e}{vec\_\-mul10euq} (\hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} a, \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} cin)
\begin{DoxyCompactList}\small\item\em Vector Multiply by 10 extended Unsigned Quadword. \item\end{DoxyCompactList}\item 
static \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} \hyperlink{vec__int128__ppc_8h_a8c641b0107fc3e1621ef729c04efd583}{vec\_\-mul10cuq} (\hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} a)
\begin{DoxyCompactList}\small\item\em Vector Multiply by 10 \& write Carry Unsigned Quadword. \item\end{DoxyCompactList}\item 
static \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} \hyperlink{vec__int128__ppc_8h_a7ca2a6427ecb9458858b5caaac8c4dca}{vec\_\-mul10ecuq} (\hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} a, \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} cin)
\begin{DoxyCompactList}\small\item\em Vector Multiply by 10 Extended \& write Carry Unsigned Quadword. \item\end{DoxyCompactList}\item 
static \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} \hyperlink{vec__int128__ppc_8h_a5f250dfab2a4aee0fd247a1d0217237b}{vec\_\-cmul10ecuq} (\hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} $\ast$cout, \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} a, \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} cin)
\begin{DoxyCompactList}\small\item\em Vector combined Multiply by 10 Extended \& write Carry Unsigned Quadword. \item\end{DoxyCompactList}\item 
static \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} \hyperlink{vec__int128__ppc_8h_a9449c746cad42f0cd9e2fe4560364e18}{vec\_\-cmul10cuq} (\hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} $\ast$cout, \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} a)
\begin{DoxyCompactList}\small\item\em Vector combined Multiply by 10 \& write Carry Unsigned Quadword. \item\end{DoxyCompactList}\item 
static \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} \hyperlink{vec__int128__ppc_8h_a8bc23a0cd3f522c017ec95d5ce93a2f0}{vec\_\-cmul100cuq} (\hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} $\ast$cout, \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} a)
\begin{DoxyCompactList}\small\item\em Vector combined Multiply by 100 \& write Carry Unsigned Quadword. \item\end{DoxyCompactList}\item 
static \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} \hyperlink{vec__int128__ppc_8h_ac3f85b6577e5ab0de2b3f68ca45dd33b}{vec\_\-cmul100ecuq} (\hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} $\ast$cout, \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} a, \hyperlink{vec__common__ppc_8h_a66332b4bd68c0b5d93121f6dc0f0839b}{vui128\_\-t} cin)
\begin{DoxyCompactList}\small\item\em Vector combined Multiply by 100 Extended \& write Carry Unsigned Quadword. \item\end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
Header package a collection of 128-\/bit computation functions implemented with PowerISA VMX and VSX instructions. 

\subsection{Function Documentation}
\hypertarget{vec__int128__ppc_8h_a363fa7103ccd730c47bb34cb9f05e80b}{
\index{vec\_\-int128\_\-ppc.h@{vec\_\-int128\_\-ppc.h}!vec\_\-addcq@{vec\_\-addcq}}
\index{vec\_\-addcq@{vec\_\-addcq}!vec_int128_ppc.h@{vec\_\-int128\_\-ppc.h}}
\subsubsection[{vec\_\-addcq}]{\setlength{\rightskip}{0pt plus 5cm}static {\bf vui128\_\-t} vec\_\-addcq ({\bf vui128\_\-t} $\ast$ {\em cout}, \/  {\bf vui128\_\-t} {\em a}, \/  {\bf vui128\_\-t} {\em b})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, static\mbox{]}}}}
\label{vec__int128__ppc_8h_a363fa7103ccd730c47bb34cb9f05e80b}


Vector Add with carry Unsigned Quadword. Add two vector \_\-\_\-int128 values and return sum and the carry out.


\begin{DoxyParams}{Parameters}
\item[{\em $\ast$cout}]carry out from the sum of a and b. \item[{\em a}]128-\/bit vector treated a \_\-\_\-int128. \item[{\em b}]128-\/bit vector treated a \_\-\_\-int128. \end{DoxyParams}
\begin{DoxyReturn}{Returns}
\_\-\_\-int128 (lower 128-\/bits) sum of a and b. 
\end{DoxyReturn}
\hypertarget{vec__int128__ppc_8h_ad7aaadba249ce46c4c94f78df1020da3}{
\index{vec\_\-int128\_\-ppc.h@{vec\_\-int128\_\-ppc.h}!vec\_\-addcuq@{vec\_\-addcuq}}
\index{vec\_\-addcuq@{vec\_\-addcuq}!vec_int128_ppc.h@{vec\_\-int128\_\-ppc.h}}
\subsubsection[{vec\_\-addcuq}]{\setlength{\rightskip}{0pt plus 5cm}static {\bf vui128\_\-t} vec\_\-addcuq ({\bf vui128\_\-t} {\em a}, \/  {\bf vui128\_\-t} {\em b})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, static\mbox{]}}}}
\label{vec__int128__ppc_8h_ad7aaadba249ce46c4c94f78df1020da3}


Vector Add \& write Carry Unsigned Quadword. Add two vector \_\-\_\-int128 values and return the carry out.


\begin{DoxyParams}{Parameters}
\item[{\em a}]128-\/bit vector treated a \_\-\_\-int128. \item[{\em b}]128-\/bit vector treated a \_\-\_\-int128. \end{DoxyParams}
\begin{DoxyReturn}{Returns}
\_\-\_\-int128 carry of the sum of a and b. 
\end{DoxyReturn}
\hypertarget{vec__int128__ppc_8h_af26f6bbc6659956bf407b756f53a3479}{
\index{vec\_\-int128\_\-ppc.h@{vec\_\-int128\_\-ppc.h}!vec\_\-addecuq@{vec\_\-addecuq}}
\index{vec\_\-addecuq@{vec\_\-addecuq}!vec_int128_ppc.h@{vec\_\-int128\_\-ppc.h}}
\subsubsection[{vec\_\-addecuq}]{\setlength{\rightskip}{0pt plus 5cm}static {\bf vui128\_\-t} vec\_\-addecuq ({\bf vui128\_\-t} {\em a}, \/  {\bf vui128\_\-t} {\em b}, \/  {\bf vui128\_\-t} {\em c})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, static\mbox{]}}}}
\label{vec__int128__ppc_8h_af26f6bbc6659956bf407b756f53a3479}


Vector Add Extended \& write Carry Unsigned Quadword. Add two vector \_\-\_\-int128 values plus a carry-\/in (0$|$1) and return the carry out bit.


\begin{DoxyParams}{Parameters}
\item[{\em a}]128-\/bit vector treated a \_\-\_\-int128. \item[{\em b}]128-\/bit vector treated a \_\-\_\-int128. \item[{\em c}]Carry-\/in from vector bit\mbox{[}127\mbox{]}. \end{DoxyParams}
\begin{DoxyReturn}{Returns}
carry-\/out in bit\mbox{[}127\mbox{]} of the sum of a + b + c. 
\end{DoxyReturn}
\hypertarget{vec__int128__ppc_8h_a38b4db8724224d266fde20101eb7bb93}{
\index{vec\_\-int128\_\-ppc.h@{vec\_\-int128\_\-ppc.h}!vec\_\-addeq@{vec\_\-addeq}}
\index{vec\_\-addeq@{vec\_\-addeq}!vec_int128_ppc.h@{vec\_\-int128\_\-ppc.h}}
\subsubsection[{vec\_\-addeq}]{\setlength{\rightskip}{0pt plus 5cm}static {\bf vui128\_\-t} vec\_\-addeq ({\bf vui128\_\-t} $\ast$ {\em cout}, \/  {\bf vui128\_\-t} {\em a}, \/  {\bf vui128\_\-t} {\em b}, \/  {\bf vui128\_\-t} {\em c})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, static\mbox{]}}}}
\label{vec__int128__ppc_8h_a38b4db8724224d266fde20101eb7bb93}


Vector Add Extend with carry Unsigned Quadword. Add two vector \_\-\_\-int128 values plus a carry-\/in (0$|$1) and return sum and the carry out.


\begin{DoxyParams}{Parameters}
\item[{\em $\ast$cout}]carry out from the sum of a and b. \item[{\em a}]128-\/bit vector treated a \_\-\_\-int128. \item[{\em b}]128-\/bit vector treated a \_\-\_\-int128. \item[{\em c}]Carry-\/in from vector bit\mbox{[}127\mbox{]}. \end{DoxyParams}
\begin{DoxyReturn}{Returns}
\_\-\_\-int128 (lower 128-\/bits) sum of a + b + c. 
\end{DoxyReturn}
\hypertarget{vec__int128__ppc_8h_a550c97b42f1f396c79cad0c5b10aaa84}{
\index{vec\_\-int128\_\-ppc.h@{vec\_\-int128\_\-ppc.h}!vec\_\-addeuqm@{vec\_\-addeuqm}}
\index{vec\_\-addeuqm@{vec\_\-addeuqm}!vec_int128_ppc.h@{vec\_\-int128\_\-ppc.h}}
\subsubsection[{vec\_\-addeuqm}]{\setlength{\rightskip}{0pt plus 5cm}static {\bf vui128\_\-t} vec\_\-addeuqm ({\bf vui128\_\-t} {\em a}, \/  {\bf vui128\_\-t} {\em b}, \/  {\bf vui128\_\-t} {\em c})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, static\mbox{]}}}}
\label{vec__int128__ppc_8h_a550c97b42f1f396c79cad0c5b10aaa84}


Vector Add Extended Unsigned Quadword Modulo. Add two vector \_\-\_\-int128 values plus a carry (0$|$1) and return the modulo 128-\/bit result.


\begin{DoxyParams}{Parameters}
\item[{\em a}]128-\/bit vector treated a \_\-\_\-int128. \item[{\em b}]128-\/bit vector treated a \_\-\_\-int128. \item[{\em c}]Carry-\/in from vector bit\mbox{[}127\mbox{]}. \end{DoxyParams}
\begin{DoxyReturn}{Returns}
\_\-\_\-int128 sum of a + b + c, modulo 128-\/bits. 
\end{DoxyReturn}
\hypertarget{vec__int128__ppc_8h_a539de2a4426a84102471306acc571ce8}{
\index{vec\_\-int128\_\-ppc.h@{vec\_\-int128\_\-ppc.h}!vec\_\-adduqm@{vec\_\-adduqm}}
\index{vec\_\-adduqm@{vec\_\-adduqm}!vec_int128_ppc.h@{vec\_\-int128\_\-ppc.h}}
\subsubsection[{vec\_\-adduqm}]{\setlength{\rightskip}{0pt plus 5cm}static {\bf vui128\_\-t} vec\_\-adduqm ({\bf vui128\_\-t} {\em a}, \/  {\bf vui128\_\-t} {\em b})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, static\mbox{]}}}}
\label{vec__int128__ppc_8h_a539de2a4426a84102471306acc571ce8}


Vector Add Unsigned Quadword Modulo. Add two vector \_\-\_\-int128 values and return result modulo 128-\/bits.


\begin{DoxyParams}{Parameters}
\item[{\em a}]128-\/bit vector treated a \_\-\_\-int128. \item[{\em b}]128-\/bit vector treated a \_\-\_\-int128. \end{DoxyParams}
\begin{DoxyReturn}{Returns}
\_\-\_\-int128 sum of a and b. 
\end{DoxyReturn}
\hypertarget{vec__int128__ppc_8h_a066cc120c198773a2f8dfd17480b7a49}{
\index{vec\_\-int128\_\-ppc.h@{vec\_\-int128\_\-ppc.h}!vec\_\-clzq@{vec\_\-clzq}}
\index{vec\_\-clzq@{vec\_\-clzq}!vec_int128_ppc.h@{vec\_\-int128\_\-ppc.h}}
\subsubsection[{vec\_\-clzq}]{\setlength{\rightskip}{0pt plus 5cm}static {\bf vui128\_\-t} vec\_\-clzq ({\bf vui128\_\-t} {\em vra})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, static\mbox{]}}}}
\label{vec__int128__ppc_8h_a066cc120c198773a2f8dfd17480b7a49}


Count leading zeros for a vector \_\-\_\-int128. Count leading zeros for a vector \_\-\_\-int128 and return the count in a vector suitable for use with vector shift (left$|$right) and vector shift (left$|$right) by octet instructions.


\begin{DoxyParams}{Parameters}
\item[{\em vra}]a 128-\/bit vector treated a \_\-\_\-int128. \end{DoxyParams}
\begin{DoxyReturn}{Returns}
a 128-\/bit vector with bits 121:127 containing the count of leading zeros. 
\end{DoxyReturn}
\hypertarget{vec__int128__ppc_8h_a8bc23a0cd3f522c017ec95d5ce93a2f0}{
\index{vec\_\-int128\_\-ppc.h@{vec\_\-int128\_\-ppc.h}!vec\_\-cmul100cuq@{vec\_\-cmul100cuq}}
\index{vec\_\-cmul100cuq@{vec\_\-cmul100cuq}!vec_int128_ppc.h@{vec\_\-int128\_\-ppc.h}}
\subsubsection[{vec\_\-cmul100cuq}]{\setlength{\rightskip}{0pt plus 5cm}static {\bf vui128\_\-t} vec\_\-cmul100cuq ({\bf vui128\_\-t} $\ast$ {\em cout}, \/  {\bf vui128\_\-t} {\em a})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, static\mbox{]}}}}
\label{vec__int128__ppc_8h_a8bc23a0cd3f522c017ec95d5ce93a2f0}


Vector combined Multiply by 100 \& write Carry Unsigned Quadword. compute the product of a 128 bit values a $\ast$ 100. Only the low order 128 bits of the product are returned.


\begin{DoxyParams}{Parameters}
\item[{\em $\ast$cout}]pointer to upper 128-\/bits of the product. \item[{\em a}]128-\/bit vector treated as a \_\-\_\-int128. \end{DoxyParams}
\begin{DoxyReturn}{Returns}
vector \_\-\_\-int128 (lower 128-\/bits of the 256-\/bit product) a $\ast$ 100. 
\end{DoxyReturn}
\hypertarget{vec__int128__ppc_8h_ac3f85b6577e5ab0de2b3f68ca45dd33b}{
\index{vec\_\-int128\_\-ppc.h@{vec\_\-int128\_\-ppc.h}!vec\_\-cmul100ecuq@{vec\_\-cmul100ecuq}}
\index{vec\_\-cmul100ecuq@{vec\_\-cmul100ecuq}!vec_int128_ppc.h@{vec\_\-int128\_\-ppc.h}}
\subsubsection[{vec\_\-cmul100ecuq}]{\setlength{\rightskip}{0pt plus 5cm}static {\bf vui128\_\-t} vec\_\-cmul100ecuq ({\bf vui128\_\-t} $\ast$ {\em cout}, \/  {\bf vui128\_\-t} {\em a}, \/  {\bf vui128\_\-t} {\em cin})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, static\mbox{]}}}}
\label{vec__int128__ppc_8h_ac3f85b6577e5ab0de2b3f68ca45dd33b}


Vector combined Multiply by 100 Extended \& write Carry Unsigned Quadword. Compute the product of a 128 bit value a $\ast$ 100 + digit(cin). The function return its low order 128 bits of the extended product. The first parameter ($\ast$cout) it the address of the vector to receive the generated carry out in the range 0-\/99.


\begin{DoxyParams}{Parameters}
\item[{\em $\ast$cout}]pointer to upper 128-\/bits of the product. \item[{\em a}]128-\/bit vector treated as a unsigned \_\-\_\-int128. \item[{\em cin}]values 0-\/99 in bits 120:127 of a vector. \end{DoxyParams}
\begin{DoxyReturn}{Returns}
vector \_\-\_\-int128 (lower 128-\/bits of the 256-\/bit product) a $\ast$ 100. 
\end{DoxyReturn}
\hypertarget{vec__int128__ppc_8h_a9449c746cad42f0cd9e2fe4560364e18}{
\index{vec\_\-int128\_\-ppc.h@{vec\_\-int128\_\-ppc.h}!vec\_\-cmul10cuq@{vec\_\-cmul10cuq}}
\index{vec\_\-cmul10cuq@{vec\_\-cmul10cuq}!vec_int128_ppc.h@{vec\_\-int128\_\-ppc.h}}
\subsubsection[{vec\_\-cmul10cuq}]{\setlength{\rightskip}{0pt plus 5cm}static {\bf vui128\_\-t} vec\_\-cmul10cuq ({\bf vui128\_\-t} $\ast$ {\em cout}, \/  {\bf vui128\_\-t} {\em a})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, static\mbox{]}}}}
\label{vec__int128__ppc_8h_a9449c746cad42f0cd9e2fe4560364e18}


Vector combined Multiply by 10 \& write Carry Unsigned Quadword. compute the product of a 128 bit values a $\ast$ 10. Only the low order 128 bits of the product are returned.


\begin{DoxyParams}{Parameters}
\item[{\em $\ast$cout}]pointer to upper 128-\/bits of the product. \item[{\em a}]128-\/bit vector treated as a \_\-\_\-int128. \end{DoxyParams}
\begin{DoxyReturn}{Returns}
vector \_\-\_\-int128 (lower 128-\/bits of the 256-\/bit product) a $\ast$ 10. 
\end{DoxyReturn}
\hypertarget{vec__int128__ppc_8h_a5f250dfab2a4aee0fd247a1d0217237b}{
\index{vec\_\-int128\_\-ppc.h@{vec\_\-int128\_\-ppc.h}!vec\_\-cmul10ecuq@{vec\_\-cmul10ecuq}}
\index{vec\_\-cmul10ecuq@{vec\_\-cmul10ecuq}!vec_int128_ppc.h@{vec\_\-int128\_\-ppc.h}}
\subsubsection[{vec\_\-cmul10ecuq}]{\setlength{\rightskip}{0pt plus 5cm}static {\bf vui128\_\-t} vec\_\-cmul10ecuq ({\bf vui128\_\-t} $\ast$ {\em cout}, \/  {\bf vui128\_\-t} {\em a}, \/  {\bf vui128\_\-t} {\em cin})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, static\mbox{]}}}}
\label{vec__int128__ppc_8h_a5f250dfab2a4aee0fd247a1d0217237b}


Vector combined Multiply by 10 Extended \& write Carry Unsigned Quadword. Compute the product of a 128 bit value a $\ast$ 10 + digit(cin). Only the low order 128 bits of the extended product are returned.


\begin{DoxyParams}{Parameters}
\item[{\em $\ast$cout}]pointer to upper 128-\/bits of the product. \item[{\em a}]128-\/bit vector treated as a unsigned \_\-\_\-int128. \item[{\em cin}]values 0-\/9 in bits 124:127 of a vector. \end{DoxyParams}
\begin{DoxyReturn}{Returns}
vector \_\-\_\-int128 (upper 128-\/bits of the 256-\/bit product) a $\ast$ 10. 
\end{DoxyReturn}
\hypertarget{vec__int128__ppc_8h_a8c641b0107fc3e1621ef729c04efd583}{
\index{vec\_\-int128\_\-ppc.h@{vec\_\-int128\_\-ppc.h}!vec\_\-mul10cuq@{vec\_\-mul10cuq}}
\index{vec\_\-mul10cuq@{vec\_\-mul10cuq}!vec_int128_ppc.h@{vec\_\-int128\_\-ppc.h}}
\subsubsection[{vec\_\-mul10cuq}]{\setlength{\rightskip}{0pt plus 5cm}static {\bf vui128\_\-t} vec\_\-mul10cuq ({\bf vui128\_\-t} {\em a})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, static\mbox{]}}}}
\label{vec__int128__ppc_8h_a8c641b0107fc3e1621ef729c04efd583}


Vector Multiply by 10 \& write Carry Unsigned Quadword. compute the product of a 128 bit value a $\ast$ 10. Only the high order 128 bits of the product are returned. This will be binary coded decimal value 0-\/9 in bits 124-\/127, Bits 0-\/123 will be '0'.


\begin{DoxyParams}{Parameters}
\item[{\em a}]128-\/bit vector treated as a \_\-\_\-int128. \end{DoxyParams}
\begin{DoxyReturn}{Returns}
\_\-\_\-int128 (upper 128-\/bits of the 256-\/bit product) a $\ast$ 10 $>$$>$ 128. 
\end{DoxyReturn}
\hypertarget{vec__int128__ppc_8h_a7ca2a6427ecb9458858b5caaac8c4dca}{
\index{vec\_\-int128\_\-ppc.h@{vec\_\-int128\_\-ppc.h}!vec\_\-mul10ecuq@{vec\_\-mul10ecuq}}
\index{vec\_\-mul10ecuq@{vec\_\-mul10ecuq}!vec_int128_ppc.h@{vec\_\-int128\_\-ppc.h}}
\subsubsection[{vec\_\-mul10ecuq}]{\setlength{\rightskip}{0pt plus 5cm}static {\bf vui128\_\-t} vec\_\-mul10ecuq ({\bf vui128\_\-t} {\em a}, \/  {\bf vui128\_\-t} {\em cin})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, static\mbox{]}}}}
\label{vec__int128__ppc_8h_a7ca2a6427ecb9458858b5caaac8c4dca}


Vector Multiply by 10 Extended \& write Carry Unsigned Quadword. Compute the product of a 128 bit value a $\ast$ 10 + digit(cin). Only the low order 128 bits of the extended product are returned.


\begin{DoxyParams}{Parameters}
\item[{\em a}]128-\/bit vector treated as a unsigned \_\-\_\-int128. \item[{\em cin}]values 0-\/9 in bits 124:127 of a vector. \end{DoxyParams}
\begin{DoxyReturn}{Returns}
\_\-\_\-int128 (upper 128-\/bits of the 256-\/bit product) a $\ast$ 10 $>$$>$ 128. 
\end{DoxyReturn}
\hypertarget{vec__int128__ppc_8h_a2245626e7b90621b33ba79b763a4215e}{
\index{vec\_\-int128\_\-ppc.h@{vec\_\-int128\_\-ppc.h}!vec\_\-mul10euq@{vec\_\-mul10euq}}
\index{vec\_\-mul10euq@{vec\_\-mul10euq}!vec_int128_ppc.h@{vec\_\-int128\_\-ppc.h}}
\subsubsection[{vec\_\-mul10euq}]{\setlength{\rightskip}{0pt plus 5cm}static {\bf vui128\_\-t} vec\_\-mul10euq ({\bf vui128\_\-t} {\em a}, \/  {\bf vui128\_\-t} {\em cin})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, static\mbox{]}}}}
\label{vec__int128__ppc_8h_a2245626e7b90621b33ba79b763a4215e}


Vector Multiply by 10 extended Unsigned Quadword. compute the product of a 128 bit value a $\ast$ 10 + digit(cin). Only the low order 128 bits of the extended product are returned.


\begin{DoxyParams}{Parameters}
\item[{\em a}]128-\/bit vector treated as a unsigned \_\-\_\-int128. \item[{\em cin}]values 0-\/9 in bits 124:127 of a vector. \end{DoxyParams}
\begin{DoxyReturn}{Returns}
\_\-\_\-int128 (lower 128-\/bits) a $\ast$ 10. 
\end{DoxyReturn}
\hypertarget{vec__int128__ppc_8h_a3675fa1a2334eff913df447904be78ad}{
\index{vec\_\-int128\_\-ppc.h@{vec\_\-int128\_\-ppc.h}!vec\_\-mul10uq@{vec\_\-mul10uq}}
\index{vec\_\-mul10uq@{vec\_\-mul10uq}!vec_int128_ppc.h@{vec\_\-int128\_\-ppc.h}}
\subsubsection[{vec\_\-mul10uq}]{\setlength{\rightskip}{0pt plus 5cm}static {\bf vui128\_\-t} vec\_\-mul10uq ({\bf vui128\_\-t} {\em a})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, static\mbox{]}}}}
\label{vec__int128__ppc_8h_a3675fa1a2334eff913df447904be78ad}


Vector Multiply by 10 Unsigned Quadword. compute the product of a 128 bit value a $\ast$ 10. Only the low order 128 bits of the product are returned.


\begin{DoxyParams}{Parameters}
\item[{\em a}]128-\/bit vector treated as a \_\-\_\-int128. \end{DoxyParams}
\begin{DoxyReturn}{Returns}
\_\-\_\-int128 (lower 128-\/bits) a $\ast$ 10. 
\end{DoxyReturn}
\hypertarget{vec__int128__ppc_8h_add7b91bf6138d029d9d8cc57b0905f1f}{
\index{vec\_\-int128\_\-ppc.h@{vec\_\-int128\_\-ppc.h}!vec\_\-mulesw@{vec\_\-mulesw}}
\index{vec\_\-mulesw@{vec\_\-mulesw}!vec_int128_ppc.h@{vec\_\-int128\_\-ppc.h}}
\subsubsection[{vec\_\-mulesw}]{\setlength{\rightskip}{0pt plus 5cm}static {\bf vi64\_\-t} vec\_\-mulesw ({\bf vi32\_\-t} {\em a}, \/  {\bf vi32\_\-t} {\em b})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, static\mbox{]}}}}
\label{vec__int128__ppc_8h_add7b91bf6138d029d9d8cc57b0905f1f}


Vector multiply even signed words. Multiple the even words of two vector signed int values and return the signed long product of the even words.


\begin{DoxyParams}{Parameters}
\item[{\em a}]128-\/bit vector signed int. \item[{\em b}]128-\/bit vector signed int. \end{DoxyParams}
\begin{DoxyReturn}{Returns}
vector signed long product of the even words of a and b. 
\end{DoxyReturn}
\hypertarget{vec__int128__ppc_8h_a26f95e02f7b0551e3f2bb7e4b4da040d}{
\index{vec\_\-int128\_\-ppc.h@{vec\_\-int128\_\-ppc.h}!vec\_\-muleud@{vec\_\-muleud}}
\index{vec\_\-muleud@{vec\_\-muleud}!vec_int128_ppc.h@{vec\_\-int128\_\-ppc.h}}
\subsubsection[{vec\_\-muleud}]{\setlength{\rightskip}{0pt plus 5cm}static {\bf vui128\_\-t} vec\_\-muleud ({\bf vui64\_\-t} {\em a}, \/  {\bf vui64\_\-t} {\em b})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, static\mbox{]}}}}
\label{vec__int128__ppc_8h_a26f95e02f7b0551e3f2bb7e4b4da040d}


Vector multiply even unsigned doublewords. Multiple the even 64-\/bit doublewords of two vector unsigned long values and return the unsigned \_\-\_\-int128 product of the even doublewords..


\begin{DoxyParams}{Parameters}
\item[{\em a}]128-\/bit vector unsigned long. \item[{\em b}]128-\/bit vector unsigned long. \end{DoxyParams}
\begin{DoxyReturn}{Returns}
vector unsigned \_\-\_\-int128 product of the even double words of a and b. 
\end{DoxyReturn}
\hypertarget{vec__int128__ppc_8h_ac93f07d5ad73243db2771da83b50d6d8}{
\index{vec\_\-int128\_\-ppc.h@{vec\_\-int128\_\-ppc.h}!vec\_\-muleuw@{vec\_\-muleuw}}
\index{vec\_\-muleuw@{vec\_\-muleuw}!vec_int128_ppc.h@{vec\_\-int128\_\-ppc.h}}
\subsubsection[{vec\_\-muleuw}]{\setlength{\rightskip}{0pt plus 5cm}static {\bf vui64\_\-t} vec\_\-muleuw ({\bf vui32\_\-t} {\em a}, \/  {\bf vui32\_\-t} {\em b})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, static\mbox{]}}}}
\label{vec__int128__ppc_8h_ac93f07d5ad73243db2771da83b50d6d8}


Vector multiply even unsigned words. Multiple the even words of two vector unsigned int values and return the unsigned long product of the even words.


\begin{DoxyParams}{Parameters}
\item[{\em a}]128-\/bit vector unsigned int. \item[{\em b}]128-\/bit vector unsigned int. \end{DoxyParams}
\begin{DoxyReturn}{Returns}
vector unsigned long product of the even words of a and b. 
\end{DoxyReturn}
\hypertarget{vec__int128__ppc_8h_a9aaaf0e4c2705be1e0e8e925b09c52de}{
\index{vec\_\-int128\_\-ppc.h@{vec\_\-int128\_\-ppc.h}!vec\_\-mulluq@{vec\_\-mulluq}}
\index{vec\_\-mulluq@{vec\_\-mulluq}!vec_int128_ppc.h@{vec\_\-int128\_\-ppc.h}}
\subsubsection[{vec\_\-mulluq}]{\setlength{\rightskip}{0pt plus 5cm}static {\bf vui128\_\-t} vec\_\-mulluq ({\bf vui128\_\-t} {\em a}, \/  {\bf vui128\_\-t} {\em b})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, static\mbox{]}}}}
\label{vec__int128__ppc_8h_a9aaaf0e4c2705be1e0e8e925b09c52de}


Vector Multiply Unsigned Quadword. compute the 256 bit product of two 128 bit values a, b. Only the low order 128 bits of the product are returned.


\begin{DoxyParams}{Parameters}
\item[{\em a}]128-\/bit vector treated a \_\-\_\-int128. \item[{\em b}]128-\/bit vector treated a \_\-\_\-int128. \end{DoxyParams}
\begin{DoxyReturn}{Returns}
\_\-\_\-int128 (lower 128-\/bits) a $\ast$ b. 
\end{DoxyReturn}
\hypertarget{vec__int128__ppc_8h_a415942bd7b8183634e44e56b6a40101b}{
\index{vec\_\-int128\_\-ppc.h@{vec\_\-int128\_\-ppc.h}!vec\_\-mulosw@{vec\_\-mulosw}}
\index{vec\_\-mulosw@{vec\_\-mulosw}!vec_int128_ppc.h@{vec\_\-int128\_\-ppc.h}}
\subsubsection[{vec\_\-mulosw}]{\setlength{\rightskip}{0pt plus 5cm}static {\bf vi64\_\-t} vec\_\-mulosw ({\bf vi32\_\-t} {\em a}, \/  {\bf vi32\_\-t} {\em b})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, static\mbox{]}}}}
\label{vec__int128__ppc_8h_a415942bd7b8183634e44e56b6a40101b}


Vector multiply odd signed words. Multiple the odd words of two vector signed int values and return the signed long product of the odd words..


\begin{DoxyParams}{Parameters}
\item[{\em a}]128-\/bit vector signed int. \item[{\em b}]128-\/bit vector signed int. \end{DoxyParams}
\begin{DoxyReturn}{Returns}
vector signed long product of the odd words of a and b. 
\end{DoxyReturn}
\hypertarget{vec__int128__ppc_8h_aa989582cbfaa7984f78a937225e92f4a}{
\index{vec\_\-int128\_\-ppc.h@{vec\_\-int128\_\-ppc.h}!vec\_\-muloud@{vec\_\-muloud}}
\index{vec\_\-muloud@{vec\_\-muloud}!vec_int128_ppc.h@{vec\_\-int128\_\-ppc.h}}
\subsubsection[{vec\_\-muloud}]{\setlength{\rightskip}{0pt plus 5cm}static {\bf vui128\_\-t} vec\_\-muloud ({\bf vui64\_\-t} {\em a}, \/  {\bf vui64\_\-t} {\em b})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, static\mbox{]}}}}
\label{vec__int128__ppc_8h_aa989582cbfaa7984f78a937225e92f4a}


Vector multiply odd unsigned doublewords. Multiple the odd 64-\/bit doublewords of two vector unsigned long values and return the unsigned \_\-\_\-int128 product of the odd doublewords..


\begin{DoxyParams}{Parameters}
\item[{\em a}]128-\/bit vector unsigned long. \item[{\em b}]128-\/bit vector unsigned long. \end{DoxyParams}
\begin{DoxyReturn}{Returns}
vector unsigned \_\-\_\-int128 product of the odd double words of a and b. 
\end{DoxyReturn}
\hypertarget{vec__int128__ppc_8h_a3ca45c65b9627abfc493d4ad500a961d}{
\index{vec\_\-int128\_\-ppc.h@{vec\_\-int128\_\-ppc.h}!vec\_\-mulouw@{vec\_\-mulouw}}
\index{vec\_\-mulouw@{vec\_\-mulouw}!vec_int128_ppc.h@{vec\_\-int128\_\-ppc.h}}
\subsubsection[{vec\_\-mulouw}]{\setlength{\rightskip}{0pt plus 5cm}static {\bf vui64\_\-t} vec\_\-mulouw ({\bf vui32\_\-t} {\em a}, \/  {\bf vui32\_\-t} {\em b})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, static\mbox{]}}}}
\label{vec__int128__ppc_8h_a3ca45c65b9627abfc493d4ad500a961d}


Vector multiply odd unsigned words. Multiple the odd words of two vector unsigned int values and return the unsigned long product of the odd words..


\begin{DoxyParams}{Parameters}
\item[{\em a}]128-\/bit vector unsigned int. \item[{\em b}]128-\/bit vector unsigned int. \end{DoxyParams}
\begin{DoxyReturn}{Returns}
vector unsigned long product of the odd words of a and b. 
\end{DoxyReturn}
\hypertarget{vec__int128__ppc_8h_aee5c5b2998ef105b4c6f39739748ffa8}{
\index{vec\_\-int128\_\-ppc.h@{vec\_\-int128\_\-ppc.h}!vec\_\-muludq@{vec\_\-muludq}}
\index{vec\_\-muludq@{vec\_\-muludq}!vec_int128_ppc.h@{vec\_\-int128\_\-ppc.h}}
\subsubsection[{vec\_\-muludq}]{\setlength{\rightskip}{0pt plus 5cm}static {\bf vui128\_\-t} vec\_\-muludq ({\bf vui128\_\-t} $\ast$ {\em mulu}, \/  {\bf vui128\_\-t} {\em a}, \/  {\bf vui128\_\-t} {\em b})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, static\mbox{]}}}}
\label{vec__int128__ppc_8h_aee5c5b2998ef105b4c6f39739748ffa8}


Vector Multiply Unsigned double Quadword. compute the 256 bit product of two 128 bit values a, b. Only the low order 128 bits of the product are returned.


\begin{DoxyParams}{Parameters}
\item[{\em $\ast$mulu}]pointer to upper 128-\/bits of the product. \item[{\em a}]128-\/bit vector treated a \_\-\_\-int128. \item[{\em b}]128-\/bit vector treated a \_\-\_\-int128. \end{DoxyParams}
\begin{DoxyReturn}{Returns}
\_\-\_\-int128 (lower 128-\/bits) a $\ast$ b. 
\end{DoxyReturn}
\hypertarget{vec__int128__ppc_8h_a53159a600aba803503ae6ddcb539a123}{
\index{vec\_\-int128\_\-ppc.h@{vec\_\-int128\_\-ppc.h}!vec\_\-pasted@{vec\_\-pasted}}
\index{vec\_\-pasted@{vec\_\-pasted}!vec_int128_ppc.h@{vec\_\-int128\_\-ppc.h}}
\subsubsection[{vec\_\-pasted}]{\setlength{\rightskip}{0pt plus 5cm}static {\bf vui64\_\-t} vec\_\-pasted ({\bf vui64\_\-t} {\em \_\-\_\-VH}, \/  {\bf vui64\_\-t} {\em \_\-\_\-VL})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, static\mbox{]}}}}
\label{vec__int128__ppc_8h_a53159a600aba803503ae6ddcb539a123}


Vector doubleword paste. Combine the high doubleword of the 1st vector with the low double word of the 2nd vector. 
\begin{DoxyParams}{Parameters}
\item[{\em \_\-\_\-VH}]a 128-\/bit vector as the source of the high order doubleword. \item[{\em \_\-\_\-VL}]a 128-\/bit vector as the source of the low order doubleword. \end{DoxyParams}
\begin{DoxyReturn}{Returns}
The combined 128-\/bit vector. 
\end{DoxyReturn}
\hypertarget{vec__int128__ppc_8h_ae05185c980535dd28aec3a2a9431cb69}{
\index{vec\_\-int128\_\-ppc.h@{vec\_\-int128\_\-ppc.h}!vec\_\-popcntq@{vec\_\-popcntq}}
\index{vec\_\-popcntq@{vec\_\-popcntq}!vec_int128_ppc.h@{vec\_\-int128\_\-ppc.h}}
\subsubsection[{vec\_\-popcntq}]{\setlength{\rightskip}{0pt plus 5cm}static {\bf vui128\_\-t} vec\_\-popcntq ({\bf vui128\_\-t} {\em vra})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, static\mbox{]}}}}
\label{vec__int128__ppc_8h_ae05185c980535dd28aec3a2a9431cb69}


Population Count vector \_\-\_\-int128. Count leading zeros for a vector \_\-\_\-int128 and return the count in a vector .


\begin{DoxyParams}{Parameters}
\item[{\em vra}]a 128-\/bit vector treated a \_\-\_\-int128. \end{DoxyParams}
\begin{DoxyReturn}{Returns}
a 128-\/bit vector with bits 121:127 containing the population count. 
\end{DoxyReturn}
\hypertarget{vec__int128__ppc_8h_a0d4b2f2913cc4a682a1f64e8f63b4c71}{
\index{vec\_\-int128\_\-ppc.h@{vec\_\-int128\_\-ppc.h}!vec\_\-revd@{vec\_\-revd}}
\index{vec\_\-revd@{vec\_\-revd}!vec_int128_ppc.h@{vec\_\-int128\_\-ppc.h}}
\subsubsection[{vec\_\-revd}]{\setlength{\rightskip}{0pt plus 5cm}static {\bf vui64\_\-t} vec\_\-revd ({\bf vui64\_\-t} {\em vra})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, static\mbox{]}}}}
\label{vec__int128__ppc_8h_a0d4b2f2913cc4a682a1f64e8f63b4c71}


byte reverse each doubleword for a vector unsigned long int. For each doubleword of the input vector, reverse the order of bytes / octets within the doubleword.


\begin{DoxyParams}{Parameters}
\item[{\em vra}]a 128-\/bit vector unsigned long int. \end{DoxyParams}
\begin{DoxyReturn}{Returns}
a 128-\/bit vector with the bytes of each doubleword reversed. 
\end{DoxyReturn}
\hypertarget{vec__int128__ppc_8h_aa90626d3d038d505a193e36486b620d2}{
\index{vec\_\-int128\_\-ppc.h@{vec\_\-int128\_\-ppc.h}!vec\_\-revh@{vec\_\-revh}}
\index{vec\_\-revh@{vec\_\-revh}!vec_int128_ppc.h@{vec\_\-int128\_\-ppc.h}}
\subsubsection[{vec\_\-revh}]{\setlength{\rightskip}{0pt plus 5cm}static {\bf vui16\_\-t} vec\_\-revh ({\bf vui16\_\-t} {\em vra})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, static\mbox{]}}}}
\label{vec__int128__ppc_8h_aa90626d3d038d505a193e36486b620d2}


byte reverse each halfword of a vector unsigned short. For each halfword of the input vector, reverse the order of bytes / octets within the halfword.


\begin{DoxyParams}{Parameters}
\item[{\em vra}]a 128-\/bit vector unsigned short. \end{DoxyParams}
\begin{DoxyReturn}{Returns}
a 128-\/bit vector with the bytes of each halfword reversed. 
\end{DoxyReturn}
\hypertarget{vec__int128__ppc_8h_a29ef29f161f7aaa73295421cd08d08e5}{
\index{vec\_\-int128\_\-ppc.h@{vec\_\-int128\_\-ppc.h}!vec\_\-revq@{vec\_\-revq}}
\index{vec\_\-revq@{vec\_\-revq}!vec_int128_ppc.h@{vec\_\-int128\_\-ppc.h}}
\subsubsection[{vec\_\-revq}]{\setlength{\rightskip}{0pt plus 5cm}static {\bf vui128\_\-t} vec\_\-revq ({\bf vui128\_\-t} {\em vra})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, static\mbox{]}}}}
\label{vec__int128__ppc_8h_a29ef29f161f7aaa73295421cd08d08e5}


byte reverse quadword for a vector \_\-\_\-int128. Return the bytes / octets of a 128-\/bit vector in reverse order.


\begin{DoxyParams}{Parameters}
\item[{\em vra}]a 128-\/bit vector treated a \_\-\_\-int128. \end{DoxyParams}
\begin{DoxyReturn}{Returns}
a 128-\/bit vector with the bytes in reserve order. 
\end{DoxyReturn}
\hypertarget{vec__int128__ppc_8h_a912511875b16f2158dc0c26f268ffde8}{
\index{vec\_\-int128\_\-ppc.h@{vec\_\-int128\_\-ppc.h}!vec\_\-revw@{vec\_\-revw}}
\index{vec\_\-revw@{vec\_\-revw}!vec_int128_ppc.h@{vec\_\-int128\_\-ppc.h}}
\subsubsection[{vec\_\-revw}]{\setlength{\rightskip}{0pt plus 5cm}static {\bf vui32\_\-t} vec\_\-revw ({\bf vui32\_\-t} {\em vra})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, static\mbox{]}}}}
\label{vec__int128__ppc_8h_a912511875b16f2158dc0c26f268ffde8}


byte reverse each word of a vector unsigned int. For each word of the input vector, reverse the order of bytes / octets within the word.


\begin{DoxyParams}{Parameters}
\item[{\em vra}]a 128-\/bit vector unsigned int. \end{DoxyParams}
\begin{DoxyReturn}{Returns}
a 128-\/bit vector with the bytes of each word reversed. 
\end{DoxyReturn}
\hypertarget{vec__int128__ppc_8h_a8ba40be93339359793ef776e1d5d7577}{
\index{vec\_\-int128\_\-ppc.h@{vec\_\-int128\_\-ppc.h}!vec\_\-sldq@{vec\_\-sldq}}
\index{vec\_\-sldq@{vec\_\-sldq}!vec_int128_ppc.h@{vec\_\-int128\_\-ppc.h}}
\subsubsection[{vec\_\-sldq}]{\setlength{\rightskip}{0pt plus 5cm}static {\bf vui128\_\-t} vec\_\-sldq ({\bf vui128\_\-t} {\em vrw}, \/  {\bf vui128\_\-t} {\em vrx}, \/  {\bf vui128\_\-t} {\em vrb})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, static\mbox{]}}}}
\label{vec__int128__ppc_8h_a8ba40be93339359793ef776e1d5d7577}


Vector Shift Left double Quadword. Vector Shift Left double Quadword 0-\/127 bits. Return a vector \_\-\_\-int128 that is the left most 128-\/bits after shifting left 0-\/127-\/bits of the 32-\/byte double vector (vrw$|$$|$vrx). The shift amount is from bits 121:127 of vrb.


\begin{DoxyParams}{Parameters}
\item[{\em vrw}]upper 128-\/bits of the 256-\/bit double vector. \item[{\em vrx}]lower 128-\/bits of the 256-\/bit double vector. \item[{\em vrb}]Shift amount in bits 121:127. \end{DoxyParams}
\begin{DoxyReturn}{Returns}
high 128-\/bits of left shifted double vector. 
\end{DoxyReturn}
\hypertarget{vec__int128__ppc_8h_a49fe2c36fca9911ab99a1f8abb53f0ff}{
\index{vec\_\-int128\_\-ppc.h@{vec\_\-int128\_\-ppc.h}!vec\_\-slq@{vec\_\-slq}}
\index{vec\_\-slq@{vec\_\-slq}!vec_int128_ppc.h@{vec\_\-int128\_\-ppc.h}}
\subsubsection[{vec\_\-slq}]{\setlength{\rightskip}{0pt plus 5cm}static {\bf vui128\_\-t} vec\_\-slq ({\bf vui128\_\-t} {\em vra}, \/  {\bf vui128\_\-t} {\em vrb})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, static\mbox{]}}}}
\label{vec__int128__ppc_8h_a49fe2c36fca9911ab99a1f8abb53f0ff}


Vector Shift Left Quadword. Vector Shift Left Quadword 0-\/127 bits. The shift amount is from bits 121-\/127 of vrb.


\begin{DoxyParams}{Parameters}
\item[{\em vra}]a 128-\/bit vector treated a \_\-\_\-int128. \item[{\em vrb}]Shift amount in bits 121:127. \end{DoxyParams}
\begin{DoxyReturn}{Returns}
Left shifted vector. 
\end{DoxyReturn}
\hypertarget{vec__int128__ppc_8h_a4f6dca233bb7e4edc2adb751d478572e}{
\index{vec\_\-int128\_\-ppc.h@{vec\_\-int128\_\-ppc.h}!vec\_\-slq4@{vec\_\-slq4}}
\index{vec\_\-slq4@{vec\_\-slq4}!vec_int128_ppc.h@{vec\_\-int128\_\-ppc.h}}
\subsubsection[{vec\_\-slq4}]{\setlength{\rightskip}{0pt plus 5cm}static {\bf vui128\_\-t} vec\_\-slq4 ({\bf vui128\_\-t} {\em vra})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, static\mbox{]}}}}
\label{vec__int128__ppc_8h_a4f6dca233bb7e4edc2adb751d478572e}


Vector Shift Left 4-\/bits Quadword. Vector Shift Left Quadword 0-\/127 bits. The shift amount is from bits 121-\/127 of vrb. 
\begin{DoxyParams}{Parameters}
\item[{\em vra}]a 128-\/bit vector treated a \_\-\_\-int128. \end{DoxyParams}
\begin{DoxyReturn}{Returns}
Left shifted vector. 
\end{DoxyReturn}
\hypertarget{vec__int128__ppc_8h_a9964ce224b90a0986122f79f6455cba5}{
\index{vec\_\-int128\_\-ppc.h@{vec\_\-int128\_\-ppc.h}!vec\_\-slq5@{vec\_\-slq5}}
\index{vec\_\-slq5@{vec\_\-slq5}!vec_int128_ppc.h@{vec\_\-int128\_\-ppc.h}}
\subsubsection[{vec\_\-slq5}]{\setlength{\rightskip}{0pt plus 5cm}static {\bf vui128\_\-t} vec\_\-slq5 ({\bf vui128\_\-t} {\em vra})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, static\mbox{]}}}}
\label{vec__int128__ppc_8h_a9964ce224b90a0986122f79f6455cba5}


Vector Shift Left 4-\/bits Quadword. Vector Shift Left Quadword 0-\/127 bits. The shift amount is from bits 121-\/127 of vrb. 
\begin{DoxyParams}{Parameters}
\item[{\em vra}]a 128-\/bit vector treated a \_\-\_\-int128. \end{DoxyParams}
\begin{DoxyReturn}{Returns}
Left shifted vector. 
\end{DoxyReturn}
\hypertarget{vec__int128__ppc_8h_a49f9c62ad62c95e9c50237028245e17a}{
\index{vec\_\-int128\_\-ppc.h@{vec\_\-int128\_\-ppc.h}!vec\_\-slqi@{vec\_\-slqi}}
\index{vec\_\-slqi@{vec\_\-slqi}!vec_int128_ppc.h@{vec\_\-int128\_\-ppc.h}}
\subsubsection[{vec\_\-slqi}]{\setlength{\rightskip}{0pt plus 5cm}static {\bf vui128\_\-t} vec\_\-slqi ({\bf vui128\_\-t} {\em vra}, \/  const int {\em shb})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, static\mbox{]}}}}
\label{vec__int128__ppc_8h_a49f9c62ad62c95e9c50237028245e17a}


Vector Shift left Quadword Immediate. Vector Shift left Quadword 0-\/127 bits. The shift amount is a const int in the range 0-\/127.


\begin{DoxyParams}{Parameters}
\item[{\em vra}]a 128-\/bit vector treated a \_\-\_\-int128. \item[{\em shb}]Shift amount in the range. \end{DoxyParams}
\begin{DoxyReturn}{Returns}
128-\/bit vector shifted left shb bits. 
\end{DoxyReturn}
\hypertarget{vec__int128__ppc_8h_a0edd172a5656b842d6586c5078284942}{
\index{vec\_\-int128\_\-ppc.h@{vec\_\-int128\_\-ppc.h}!vec\_\-srq@{vec\_\-srq}}
\index{vec\_\-srq@{vec\_\-srq}!vec_int128_ppc.h@{vec\_\-int128\_\-ppc.h}}
\subsubsection[{vec\_\-srq}]{\setlength{\rightskip}{0pt plus 5cm}static {\bf vui128\_\-t} vec\_\-srq ({\bf vui128\_\-t} {\em vra}, \/  {\bf vui128\_\-t} {\em vrb})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, static\mbox{]}}}}
\label{vec__int128__ppc_8h_a0edd172a5656b842d6586c5078284942}


Vector Shift right Quadword. Vector Shift Right Quadword 0-\/127 bits. The shift amount is from bits 121-\/127 of vrb.


\begin{DoxyParams}{Parameters}
\item[{\em vra}]a 128-\/bit vector treated a \_\-\_\-int128. \item[{\em vrb}]Shift amount in bits 121:127. \end{DoxyParams}
\begin{DoxyReturn}{Returns}
Right shifted vector. 
\end{DoxyReturn}
\hypertarget{vec__int128__ppc_8h_a49d355191fabd04a434723265ccafa20}{
\index{vec\_\-int128\_\-ppc.h@{vec\_\-int128\_\-ppc.h}!vec\_\-srq4@{vec\_\-srq4}}
\index{vec\_\-srq4@{vec\_\-srq4}!vec_int128_ppc.h@{vec\_\-int128\_\-ppc.h}}
\subsubsection[{vec\_\-srq4}]{\setlength{\rightskip}{0pt plus 5cm}static {\bf vui128\_\-t} vec\_\-srq4 ({\bf vui128\_\-t} {\em vra})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, static\mbox{]}}}}
\label{vec__int128__ppc_8h_a49d355191fabd04a434723265ccafa20}


Vector Shift right 4-\/bits Quadword. Vector Shift Right Quadword 0-\/127 bits. The shift amount is from bits 121-\/127 of vrb.


\begin{DoxyParams}{Parameters}
\item[{\em vra}]a 128-\/bit vector treated a \_\-\_\-int128. \end{DoxyParams}
\begin{DoxyReturn}{Returns}
Right shifted vector. 
\end{DoxyReturn}
\hypertarget{vec__int128__ppc_8h_a257bcf71eefa1d08482587637dc400da}{
\index{vec\_\-int128\_\-ppc.h@{vec\_\-int128\_\-ppc.h}!vec\_\-srq5@{vec\_\-srq5}}
\index{vec\_\-srq5@{vec\_\-srq5}!vec_int128_ppc.h@{vec\_\-int128\_\-ppc.h}}
\subsubsection[{vec\_\-srq5}]{\setlength{\rightskip}{0pt plus 5cm}static {\bf vui128\_\-t} vec\_\-srq5 ({\bf vui128\_\-t} {\em vra})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, static\mbox{]}}}}
\label{vec__int128__ppc_8h_a257bcf71eefa1d08482587637dc400da}


Vector Shift right 4-\/bits Quadword. Vector Shift Right Quadword 0-\/127 bits. The shift amount is from bits 121-\/127 of vrb.


\begin{DoxyParams}{Parameters}
\item[{\em vra}]a 128-\/bit vector treated a \_\-\_\-int128. \end{DoxyParams}
\begin{DoxyReturn}{Returns}
Right shifted vector. 
\end{DoxyReturn}
\hypertarget{vec__int128__ppc_8h_a6e1e7ec8132a50045c636fa273399d33}{
\index{vec\_\-int128\_\-ppc.h@{vec\_\-int128\_\-ppc.h}!vec\_\-srqi@{vec\_\-srqi}}
\index{vec\_\-srqi@{vec\_\-srqi}!vec_int128_ppc.h@{vec\_\-int128\_\-ppc.h}}
\subsubsection[{vec\_\-srqi}]{\setlength{\rightskip}{0pt plus 5cm}static {\bf vui128\_\-t} vec\_\-srqi ({\bf vui128\_\-t} {\em vra}, \/  const int {\em shb})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, static\mbox{]}}}}
\label{vec__int128__ppc_8h_a6e1e7ec8132a50045c636fa273399d33}


Vector Shift right Quadword Immediate. Vector Shift right Quadword 0-\/127 bits. The shift amount is a const int in the range 0-\/127.


\begin{DoxyParams}{Parameters}
\item[{\em vra}]a 128-\/bit vector treated a \_\-\_\-int128. \item[{\em shb}]Shift amount in the range 0-\/127. \end{DoxyParams}
\begin{DoxyReturn}{Returns}
128-\/bit vector shifted right shb bits. 
\end{DoxyReturn}
