/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_raaga_dsp_inth_1.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 10/11/11 8:29p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Oct 11 11:26:51 2011
 *                 MD5 Checksum         12f5dd38e0ec050efd2afb0b1c62e9d9
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7435/rdb/a0/bchp_raaga_dsp_inth_1.h $
 * 
 * Hydra_Software_Devel/1   10/11/11 8:29p pntruong
 * SW7435-3: Synced up with central rdb.
 *
 ***************************************************************************/

#ifndef BCHP_RAAGA_DSP_INTH_1_H__
#define BCHP_RAAGA_DSP_INTH_1_H__

/***************************************************************************
 *RAAGA_DSP_INTH_1 - Raaga DSP HW Interrupts to External Hosts Registers 1
 ***************************************************************************/
#define BCHP_RAAGA_DSP_INTH_1_HOST_STATUS        0x00d22200 /* Host Interrupt Status Register */
#define BCHP_RAAGA_DSP_INTH_1_HOST_SET           0x00d22204 /* Host Interrupt Set Register */
#define BCHP_RAAGA_DSP_INTH_1_HOST_CLEAR         0x00d22208 /* Host Interrupt Clear Register */
#define BCHP_RAAGA_DSP_INTH_1_HOST_MASK_STATUS   0x00d2220c /* Host Interrupt Mask Status Register */
#define BCHP_RAAGA_DSP_INTH_1_HOST_MASK_SET      0x00d22210 /* Host Interrupt Mask Set Register */
#define BCHP_RAAGA_DSP_INTH_1_HOST_MASK_CLEAR    0x00d22214 /* Host Interrupt Mask Clear Register */
#define BCHP_RAAGA_DSP_INTH_1_PCI_STATUS         0x00d22218 /* PCI Interrupt Status Register */
#define BCHP_RAAGA_DSP_INTH_1_PCI_SET            0x00d2221c /* PCI Interrupt Set Register */
#define BCHP_RAAGA_DSP_INTH_1_PCI_CLEAR          0x00d22220 /* PCI Interrupt Clear Register */
#define BCHP_RAAGA_DSP_INTH_1_PCI_MASK_STATUS    0x00d22224 /* PCI Interrupt Mask Status Register */
#define BCHP_RAAGA_DSP_INTH_1_PCI_MASK_SET       0x00d22228 /* PCI Interrupt Mask Set Register */
#define BCHP_RAAGA_DSP_INTH_1_PCI_MASK_CLEAR     0x00d2222c /* PCI Interrupt Mask Clear Register */

#endif /* #ifndef BCHP_RAAGA_DSP_INTH_1_H__ */

/* End of File */
