============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 23 2019  12:48:23 pm
  Module:                 cas3
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                            
  Gate   Instances   Area     Library   
----------------------------------------
AND2X1           9   21.118    gscl45nm 
AOI22X1          6   19.711    gscl45nm 
BUFX2           18   42.237    gscl45nm 
FAX1             3   26.750    gscl45nm 
INVX1           99  139.382    gscl45nm 
MUX2X1          60  225.264    gscl45nm 
NAND2X1         12   22.526    gscl45nm 
OAI21X1         30   84.474    gscl45nm 
OR2X1            6   14.079    gscl45nm 
----------------------------------------
total          243  595.542             


                                  
  Type   Instances   Area  Area % 
----------------------------------
inverter        99 139.382   23.4 
buffer          18  42.237    7.1 
logic          126 413.923   69.5 
----------------------------------
total          243 595.542  100.0 

