m255
K3
13
cModel Technology
Z0 dC:\altera\13.1
vSubBytesLP
!i10b 1
!s100 8oz3:G3^chfb>07migEE>3
I_8kN7Z1WM]d?_BZ8^O1H40
Z1 VWm7fo9[R07af6K9k]JzMM0
Z2 dD:\Projetos\Git\SubBytesCombinacional-VHDL\SubBytesLowPowerVerilog
w1507128408
Z3 8D:/Projetos/Git/SubBytesCombinacional-VHDL/SubBytesLowPowerVerilog/SubBytesLP.v
Z4 FD:/Projetos/Git/SubBytesCombinacional-VHDL/SubBytesLowPowerVerilog/SubBytesLP.v
L0 4
Z5 OV;L;10.1d;51
r1
!s85 0
31
!s108 1507128408.936000
!s107 D:/Projetos/Git/SubBytesCombinacional-VHDL/SubBytesLowPowerVerilog/SubBytesLP.v|
Z6 !s90 -reportprogress|300|-work|work|D:/Projetos/Git/SubBytesCombinacional-VHDL/SubBytesLowPowerVerilog/SubBytesLP.v|
!s101 -O0
Z7 o-work work -O0
Z8 n@sub@bytes@l@p
