{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1555367993846 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1555367993846 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 15 18:39:53 2019 " "Processing started: Mon Apr 15 18:39:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1555367993846 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1555367993846 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off lil_procy -c lil_procy " "Command: quartus_drc --read_settings_files=off --write_settings_files=off lil_procy -c lil_procy" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1555367993846 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1555367995143 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1555367995143 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1555367995143 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Design Assistant" 0 -1 1555367995143 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lil_procy.sdc " "Synopsys Design Constraints File file not found: 'lil_procy.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1555367995236 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1555367995268 "|lil_procy|CLOCK_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst16\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst16\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1555367995377 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Assistant" 0 -1 1555367995377 ""}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 1 " "(Medium) Rule C104: Clock signal source should drive only clock input ports. Found 1 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " pll:inst16\|altpll:altpll_component\|_clk0 " "Node  \"pll:inst16\|altpll:altpll_component\|_clk0\"" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 2087 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005299 ""}  } {  } 0 308040 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "Design Assistant" 0 -1 1555368005299 ""}
{ "Warning" "WDRC_MIXED_CLK_EDGE" "Rule C106: Clock signal source should not drive registers triggered by different clock edges 1 " "(Medium) Rule C106: Clock signal source should not drive registers triggered by different clock edges. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " pll:inst16\|altpll:altpll_component\|_clk0 " "Node  \"pll:inst16\|altpll:altpll_component\|_clk0\"" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 2087 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005315 ""}  } {  } 0 308022 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1555368005315 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 35 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 35 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " control:inst8\|WideOr3~0 " "Node  \"control:inst8\|WideOr3~0\"" {  } { { "control.v" "" { Text "U:/ENGN1640/lil_procy/control.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 2924 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005315 ""} { "Info" "IDRC_NODES_INFO" " instruction_mem:inst\|Mux16~1 " "Node  \"instruction_mem:inst\|Mux16~1\"" {  } { { "instruction_mem.v" "" { Text "U:/ENGN1640/lil_procy/instruction_mem.v" 186 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 2917 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005315 ""} { "Info" "IDRC_NODES_INFO" " control:inst8\|Selector2~0 " "Node  \"control:inst8\|Selector2~0\"" {  } { { "control.v" "" { Text "U:/ENGN1640/lil_procy/control.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 3239 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005315 ""} { "Info" "IDRC_NODES_INFO" " control:inst8\|Decoder3~0 " "Node  \"control:inst8\|Decoder3~0\"" {  } { { "control.v" "" { Text "U:/ENGN1640/lil_procy/control.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 3039 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005315 ""} { "Info" "IDRC_NODES_INFO" " pc:inst5\|pc\[6\] " "Node  \"pc:inst5\|pc\[6\]\"" {  } { { "pc.v" "" { Text "U:/ENGN1640/lil_procy/pc.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 2102 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005315 ""} { "Info" "IDRC_NODES_INFO" " instruction_mem:inst\|Mux11~1 " "Node  \"instruction_mem:inst\|Mux11~1\"" {  } { { "instruction_mem.v" "" { Text "U:/ENGN1640/lil_procy/instruction_mem.v" 186 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 3025 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005315 ""} { "Info" "IDRC_NODES_INFO" " registers:inst6\|Decoder0~6 " "Node  \"registers:inst6\|Decoder0~6\"" {  } { { "registers.v" "" { Text "U:/ENGN1640/lil_procy/registers.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 3406 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005315 ""} { "Info" "IDRC_NODES_INFO" " pll:inst16\|altpll:altpll_component\|_clk0~clkctrl " "Node  \"pll:inst16\|altpll:altpll_component\|_clk0~clkctrl\"" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 28647 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005315 ""} { "Info" "IDRC_NODES_INFO" " exmem_reg:inst1\|wbselect_out\[0\] " "Node  \"exmem_reg:inst1\|wbselect_out\[0\]\"" {  } { { "exmem_reg.v" "" { Text "U:/ENGN1640/lil_procy/exmem_reg.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 1914 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005315 ""} { "Info" "IDRC_NODES_INFO" " altera_internal_jtag~TCKUTAPclkctrl " "Node  \"altera_internal_jtag~TCKUTAPclkctrl\"" {  } { { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 28653 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005315 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[4\] " "Node  \"sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[4\]\"" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 4964 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005315 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[3\] " "Node  \"sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[3\]\"" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 4963 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005315 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|virtual_ir_scan_reg " "Node  \"sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|virtual_ir_scan_reg\"" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 366 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 5077 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005315 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irsr_reg\[9\] " "Node  \"sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irsr_reg\[9\]\"" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 760 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 5039 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005315 ""} { "Info" "IDRC_NODES_INFO" " ~GND " "Node  \"~GND\"" {  } { { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 3517 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005315 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~clkctrl " "Node  \"sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~clkctrl\"" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 28659 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005315 ""} { "Info" "IDRC_NODES_INFO" " dmem:inst14\|altsyncram:altsyncram_component\|altsyncram_fcm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2 " "Node  \"dmem:inst14\|altsyncram:altsyncram_component\|altsyncram_fcm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2\"" {  } { { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 3416 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005315 ""} { "Info" "IDRC_NODES_INFO" " dmem:inst14\|altsyncram:altsyncram_component\|altsyncram_fcm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3 " "Node  \"dmem:inst14\|altsyncram:altsyncram_component\|altsyncram_fcm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3\"" {  } { { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 3420 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005315 ""} { "Info" "IDRC_NODES_INFO" " dmem:inst14\|altsyncram:altsyncram_component\|altsyncram_fcm1:auto_generated\|altsyncram_lvh2:altsyncram1\|altsyncram_djc2:altsyncram3\|address_reg_b\[0\] " "Node  \"dmem:inst14\|altsyncram:altsyncram_component\|altsyncram_fcm1:auto_generated\|altsyncram_lvh2:altsyncram1\|altsyncram_djc2:altsyncram3\|address_reg_b\[0\]\"" {  } { { "db/altsyncram_djc2.tdf" "" { Text "U:/ENGN1640/lil_procy/db/altsyncram_djc2.tdf" 46 15 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 1774 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005315 ""} { "Info" "IDRC_NODES_INFO" " registers:inst6\|Decoder0~0 " "Node  \"registers:inst6\|Decoder0~0\"" {  } { { "registers.v" "" { Text "U:/ENGN1640/lil_procy/registers.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 3400 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005315 ""} { "Info" "IDRC_NODES_INFO" " instruction_mem:inst\|Mux15~0 " "Node  \"instruction_mem:inst\|Mux15~0\"" {  } { { "instruction_mem.v" "" { Text "U:/ENGN1640/lil_procy/instruction_mem.v" 186 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 2914 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005315 ""} { "Info" "IDRC_NODES_INFO" " registers:inst6\|Decoder0~1 " "Node  \"registers:inst6\|Decoder0~1\"" {  } { { "registers.v" "" { Text "U:/ENGN1640/lil_procy/registers.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 3401 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005315 ""} { "Info" "IDRC_NODES_INFO" " instruction_mem:inst\|Mux15~1 " "Node  \"instruction_mem:inst\|Mux15~1\"" {  } { { "instruction_mem.v" "" { Text "U:/ENGN1640/lil_procy/instruction_mem.v" 186 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 2918 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005315 ""} { "Info" "IDRC_NODES_INFO" " registers:inst6\|Decoder0~2 " "Node  \"registers:inst6\|Decoder0~2\"" {  } { { "registers.v" "" { Text "U:/ENGN1640/lil_procy/registers.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 3402 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005315 ""} { "Info" "IDRC_NODES_INFO" " registers:inst6\|Mux63~0 " "Node  \"registers:inst6\|Mux63~0\"" {  } { { "registers.v" "" { Text "U:/ENGN1640/lil_procy/registers.v" 66 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 3022 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005315 ""} { "Info" "IDRC_NODES_INFO" " instruction_mem:inst\|Mux10~1 " "Node  \"instruction_mem:inst\|Mux10~1\"" {  } { { "instruction_mem.v" "" { Text "U:/ENGN1640/lil_procy/instruction_mem.v" 186 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 3024 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005315 ""} { "Info" "IDRC_NODES_INFO" " registers:inst6\|Decoder0~3 " "Node  \"registers:inst6\|Decoder0~3\"" {  } { { "registers.v" "" { Text "U:/ENGN1640/lil_procy/registers.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 3403 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005315 ""} { "Info" "IDRC_NODES_INFO" " registers:inst6\|Decoder0~5 " "Node  \"registers:inst6\|Decoder0~5\"" {  } { { "registers.v" "" { Text "U:/ENGN1640/lil_procy/registers.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 3405 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005315 ""} { "Info" "IDRC_NODES_INFO" " registers:inst6\|Decoder0~4 " "Node  \"registers:inst6\|Decoder0~4\"" {  } { { "registers.v" "" { Text "U:/ENGN1640/lil_procy/registers.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 3404 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005315 ""} { "Info" "IDRC_NODES_INFO" " instruction_mem:inst\|Mux9~1 " "Node  \"instruction_mem:inst\|Mux9~1\"" {  } { { "instruction_mem.v" "" { Text "U:/ENGN1640/lil_procy/instruction_mem.v" 186 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 3031 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005315 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1555368005315 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1555368005315 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " CLOCK_50~clkctrl " "Node  \"CLOCK_50~clkctrl\"" {  } { { "lil_procy.bdf" "" { Schematic "U:/ENGN1640/lil_procy/lil_procy.bdf" { { -80 -648 -472 -64 "CLOCK_50" "" } } } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 28657 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005330 ""} { "Info" "IDRC_NODES_INFO" " altera_internal_jtag~TCKUTAPclkctrl " "Node  \"altera_internal_jtag~TCKUTAPclkctrl\"" {  } { { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 28653 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005330 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~clkctrl " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~clkctrl\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 28652 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005330 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_setup_ena " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_setup_ena\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 931 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 11354 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005330 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|ram_shift_load~0 " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|ram_shift_load~0\"" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 612 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 16862 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005330 ""} { "Info" "IDRC_NODES_INFO" " pll:inst16\|altpll:altpll_component\|_clk0~clkctrl " "Node  \"pll:inst16\|altpll:altpll_component\|_clk0~clkctrl\"" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 28647 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005330 ""} { "Info" "IDRC_NODES_INFO" " ~GND " "Node  \"~GND\"" {  } { { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 3517 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005330 ""} { "Info" "IDRC_NODES_INFO" " instruction_mem:inst\|Mux11~1 " "Node  \"instruction_mem:inst\|Mux11~1\"" {  } { { "instruction_mem.v" "" { Text "U:/ENGN1640/lil_procy/instruction_mem.v" 186 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 3025 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005330 ""} { "Info" "IDRC_NODES_INFO" " instruction_mem:inst\|Mux10~1 " "Node  \"instruction_mem:inst\|Mux10~1\"" {  } { { "instruction_mem.v" "" { Text "U:/ENGN1640/lil_procy/instruction_mem.v" 186 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 3024 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005330 ""} { "Info" "IDRC_NODES_INFO" " control:inst8\|WideOr3~0 " "Node  \"control:inst8\|WideOr3~0\"" {  } { { "control.v" "" { Text "U:/ENGN1640/lil_procy/control.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 2924 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005330 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[4\] " "Node  \"sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[4\]\"" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 4964 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005330 ""} { "Info" "IDRC_NODES_INFO" " pc:inst5\|pc\[6\] " "Node  \"pc:inst5\|pc\[6\]\"" {  } { { "pc.v" "" { Text "U:/ENGN1640/lil_procy/pc.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 2102 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005330 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[3\] " "Node  \"sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[3\]\"" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 4963 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005330 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~clkctrl " "Node  \"sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~clkctrl\"" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 28659 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005330 ""} { "Info" "IDRC_NODES_INFO" " instruction_mem:inst\|Mux16~1 " "Node  \"instruction_mem:inst\|Mux16~1\"" {  } { { "instruction_mem.v" "" { Text "U:/ENGN1640/lil_procy/instruction_mem.v" 186 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 2917 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005330 ""} { "Info" "IDRC_NODES_INFO" " instruction_mem:inst\|Mux15~1 " "Node  \"instruction_mem:inst\|Mux15~1\"" {  } { { "instruction_mem.v" "" { Text "U:/ENGN1640/lil_procy/instruction_mem.v" 186 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 2918 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005330 ""} { "Info" "IDRC_NODES_INFO" " instruction_mem:inst\|Mux9~1 " "Node  \"instruction_mem:inst\|Mux9~1\"" {  } { { "instruction_mem.v" "" { Text "U:/ENGN1640/lil_procy/instruction_mem.v" 186 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 3031 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005330 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_enable_delayed " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_enable_delayed\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 862 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 11358 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005330 ""} { "Info" "IDRC_NODES_INFO" " dmem:inst14\|altsyncram:altsyncram_component\|altsyncram_fcm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2 " "Node  \"dmem:inst14\|altsyncram:altsyncram_component\|altsyncram_fcm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2\"" {  } { { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 3416 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005330 ""} { "Info" "IDRC_NODES_INFO" " instruction_mem:inst\|Mux15~0 " "Node  \"instruction_mem:inst\|Mux15~0\"" {  } { { "instruction_mem.v" "" { Text "U:/ENGN1640/lil_procy/instruction_mem.v" 186 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 2914 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005330 ""} { "Info" "IDRC_NODES_INFO" " registers:inst6\|Decoder0~0 " "Node  \"registers:inst6\|Decoder0~0\"" {  } { { "registers.v" "" { Text "U:/ENGN1640/lil_procy/registers.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 3400 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005330 ""} { "Info" "IDRC_NODES_INFO" " dmem:inst14\|altsyncram:altsyncram_component\|altsyncram_fcm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3 " "Node  \"dmem:inst14\|altsyncram:altsyncram_component\|altsyncram_fcm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3\"" {  } { { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 3420 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005330 ""} { "Info" "IDRC_NODES_INFO" " control:inst8\|Selector2~0 " "Node  \"control:inst8\|Selector2~0\"" {  } { { "control.v" "" { Text "U:/ENGN1640/lil_procy/control.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 3239 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005330 ""} { "Info" "IDRC_NODES_INFO" " registers:inst6\|Decoder0~4 " "Node  \"registers:inst6\|Decoder0~4\"" {  } { { "registers.v" "" { Text "U:/ENGN1640/lil_procy/registers.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 3404 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005330 ""} { "Info" "IDRC_NODES_INFO" " exmem_reg:inst1\|wbselect_out\[0\] " "Node  \"exmem_reg:inst1\|wbselect_out\[0\]\"" {  } { { "exmem_reg.v" "" { Text "U:/ENGN1640/lil_procy/exmem_reg.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 1914 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005330 ""} { "Info" "IDRC_NODES_INFO" " registers:inst6\|Decoder0~3 " "Node  \"registers:inst6\|Decoder0~3\"" {  } { { "registers.v" "" { Text "U:/ENGN1640/lil_procy/registers.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 3403 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005330 ""} { "Info" "IDRC_NODES_INFO" " dmem:inst14\|altsyncram:altsyncram_component\|altsyncram_fcm1:auto_generated\|altsyncram_lvh2:altsyncram1\|altsyncram_djc2:altsyncram3\|address_reg_b\[0\] " "Node  \"dmem:inst14\|altsyncram:altsyncram_component\|altsyncram_fcm1:auto_generated\|altsyncram_lvh2:altsyncram1\|altsyncram_djc2:altsyncram3\|address_reg_b\[0\]\"" {  } { { "db/altsyncram_djc2.tdf" "" { Text "U:/ENGN1640/lil_procy/db/altsyncram_djc2.tdf" 46 15 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 1774 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005330 ""} { "Info" "IDRC_NODES_INFO" " registers:inst6\|Decoder0~5 " "Node  \"registers:inst6\|Decoder0~5\"" {  } { { "registers.v" "" { Text "U:/ENGN1640/lil_procy/registers.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 3405 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005330 ""} { "Info" "IDRC_NODES_INFO" " control:inst8\|Decoder3~0 " "Node  \"control:inst8\|Decoder3~0\"" {  } { { "control.v" "" { Text "U:/ENGN1640/lil_procy/control.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 3039 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005330 ""} { "Info" "IDRC_NODES_INFO" " registers:inst6\|Mux63~0 " "Node  \"registers:inst6\|Mux63~0\"" {  } { { "registers.v" "" { Text "U:/ENGN1640/lil_procy/registers.v" 66 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 3022 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555368005330 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1555368005330 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1555368005330 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "85 2 " "Design Assistant information: finished post-fitting analysis of current design -- generated 85 information messages and 2 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1555368005346 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1555368005924 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 15 18:40:05 2019 " "Processing ended: Mon Apr 15 18:40:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1555368005924 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1555368005924 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1555368005924 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1555368005924 ""}
