# Easy RV

This is a simple CPU implements risc-v 32i.

## Status

- Single Cycle Processor. Finish.

## Reference
- https://nju-projectn.github.io/dlco-lecture-note/_images/rv32isingle.png
- https://nju-projectn.github.io/dlco-lecture-note/exp/10.html
- https://nju-projectn.github.io/dlco-lecture-note/exp/11.html
- [BRAM](https://github.com/wuxx/icesugar/tree/master/src/basic/verilog/bram)