
<img src="github.png" alt="ä¸»é¡µå›¾ç‰‡" width="90%">

![Python](https://img.shields.io/badge/Python-3776AB?style=flat&logo=python&logoColor=white)
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-1A6B8A?style=flat&logo=data:image/svg+xml)
![TypeScript](https://img.shields.io/badge/TypeScript-3178C6?style=flat&logo=typescript&logoColor=white)
![Verilog](https://img.shields.io/badge/Verilog-0A5F99?style=flat&logo=data:image/svg+xml)

## Hi there, I'm Sigeward! ğŸ‘‹

> *Master's student at Southeast University, Nanjing | Specializing in Integrated Circuit Design*

I focus on **Agent** and **LLM** research & engineering to accelerate digital circuit design and verification. Always open to collaboration opportunities!

## ğŸ¯ Research Interests

- **Large Language Models (LLMs)**
- **AI Agents**
- **Digital Circuit Design & Verification**
- **EDA Tool Development**

## ğŸ“Š GitHub Stats
<div align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=sigeward-king&show_icons=true&theme=graywhite&hide_border=true" height="150"/>
  <img src="https://github-readme-streak-stats.herokuapp.com/?user=sigeward-king&theme=minimal&hide_border=true" height="150"/>
</div>

## ğŸ“ Publications
*Coming soon...*

---
<div align="center">
  <i>ğŸŒŸ "Bridging the gap between AI and hardware design" ğŸŒŸ</i>
</div>

