/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [12:0] celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [14:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [10:0] celloutsig_0_25z;
  wire [3:0] celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_4z;
  reg [3:0] celloutsig_0_57z;
  wire [8:0] celloutsig_0_58z;
  wire [14:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire [17:0] celloutsig_0_7z;
  reg [9:0] celloutsig_0_8z;
  wire [14:0] celloutsig_0_9z;
  reg [9:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  reg [3:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [5:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [18:0] celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  reg [10:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire [28:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = !(celloutsig_0_2z[1] ? celloutsig_0_2z[1] : celloutsig_0_2z[2]);
  assign celloutsig_0_41z = !(celloutsig_0_7z[17] ? celloutsig_0_25z[2] : celloutsig_0_10z[3]);
  assign celloutsig_0_4z = !(in_data[27] ? celloutsig_0_0z[4] : celloutsig_0_0z[4]);
  assign celloutsig_0_22z = !(celloutsig_0_14z[1] ? celloutsig_0_12z : celloutsig_0_0z[1]);
  assign celloutsig_0_39z = ~(celloutsig_0_24z ^ celloutsig_0_21z);
  assign celloutsig_1_13z = ~(celloutsig_1_7z[3] ^ celloutsig_1_10z[2]);
  assign celloutsig_0_12z = ~(in_data[83] ^ celloutsig_0_8z[1]);
  assign celloutsig_0_24z = ~(celloutsig_0_1z[0] ^ celloutsig_0_14z[0]);
  assign celloutsig_1_5z = in_data[170:155] >= { in_data[120:119], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_18z = { celloutsig_1_2z[8:5], celloutsig_1_4z, celloutsig_1_3z } >= { celloutsig_1_17z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_10z };
  assign celloutsig_0_11z = { celloutsig_0_8z[3], celloutsig_0_1z } >= { celloutsig_0_7z[3], celloutsig_0_1z };
  assign celloutsig_0_13z = celloutsig_0_9z[7:4] >= in_data[82:79];
  assign celloutsig_0_17z = celloutsig_0_5z[12:1] >= { in_data[95:93], celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_12z };
  assign celloutsig_0_21z = { celloutsig_0_8z[6:2], celloutsig_0_1z } >= { in_data[54:51], celloutsig_0_11z, celloutsig_0_6z };
  assign celloutsig_0_33z = celloutsig_0_22z & ~(celloutsig_0_6z[1]);
  assign celloutsig_1_14z = celloutsig_1_0z[2] & ~(celloutsig_1_4z[8]);
  assign celloutsig_1_16z = celloutsig_1_12z[1] & ~(celloutsig_1_9z[6]);
  assign celloutsig_1_7z = { celloutsig_1_2z[8:3], celloutsig_1_5z } % { 1'h1, celloutsig_1_4z[8:3] };
  assign celloutsig_1_9z = { in_data[173:159], celloutsig_1_4z, celloutsig_1_6z } % { 1'h1, in_data[111:109], celloutsig_1_8z, celloutsig_1_1z[18:10], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_7z = { in_data[29:17], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z } % { 1'h1, celloutsig_0_5z[5:1], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_2z[2:1], in_data[0] };
  assign celloutsig_0_2z = celloutsig_0_1z % { 1'h1, celloutsig_0_1z[1], in_data[0] };
  assign celloutsig_0_58z = { celloutsig_0_18z[9:8], celloutsig_0_39z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_41z, celloutsig_0_33z } * celloutsig_0_9z[8:0];
  assign celloutsig_1_2z = { celloutsig_1_0z[4], celloutsig_1_0z } * { in_data[99], celloutsig_1_0z };
  assign celloutsig_1_6z = celloutsig_1_3z * celloutsig_1_2z[9:7];
  assign celloutsig_0_6z = { in_data[88:87], celloutsig_0_4z } * celloutsig_0_0z[6:4];
  assign celloutsig_1_17z = { celloutsig_1_10z[2:0], celloutsig_1_3z } * { celloutsig_1_1z[13:10], celloutsig_1_0z[9:8] };
  assign celloutsig_0_10z = { celloutsig_0_5z[9:1], celloutsig_0_3z } * { celloutsig_0_0z[12:4], celloutsig_0_4z };
  assign celloutsig_0_14z = { celloutsig_0_10z[5:2], celloutsig_0_12z } * { celloutsig_0_5z[7:4], celloutsig_0_13z };
  assign celloutsig_0_18z = celloutsig_0_9z * { celloutsig_0_9z[11:1], celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_3z };
  assign celloutsig_0_29z = celloutsig_0_15z * { celloutsig_0_8z[1], celloutsig_0_1z };
  assign celloutsig_1_1z[18:10] = in_data[177] ? in_data[149:141] : celloutsig_1_0z[9:1];
  assign celloutsig_1_3z = celloutsig_1_0z[2] ? celloutsig_1_0z[8:6] : celloutsig_1_1z[18:16];
  assign celloutsig_1_11z = celloutsig_1_5z ? celloutsig_1_2z[4:0] : celloutsig_1_0z[6:2];
  assign celloutsig_0_9z = celloutsig_0_0z[4] ? in_data[44:30] : { celloutsig_0_5z[4:3], celloutsig_0_0z[12:5], 1'h0, celloutsig_0_0z[3:0] };
  assign celloutsig_0_1z = in_data[30] ? in_data[6:4] : celloutsig_0_0z[7:5];
  assign celloutsig_1_19z = { celloutsig_1_6z[0], celloutsig_1_14z, celloutsig_1_16z, celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_14z } >> celloutsig_1_4z[8:3];
  assign celloutsig_0_5z = { in_data[88:85], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z } >>> { celloutsig_0_0z[10:0], celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_15z = { in_data[74], celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_13z } >>> celloutsig_0_5z[10:7];
  assign celloutsig_0_30z = celloutsig_0_9z[12:7] >>> { celloutsig_0_1z[2], celloutsig_0_21z, celloutsig_0_29z };
  assign celloutsig_0_0z = in_data[28:16] ^ in_data[25:13];
  assign celloutsig_1_8z = in_data[151:149] ^ celloutsig_1_6z;
  assign celloutsig_1_10z = celloutsig_1_7z[6:3] ^ { celloutsig_1_3z[1], celloutsig_1_3z };
  assign celloutsig_0_25z = { celloutsig_0_18z[5:0], celloutsig_0_17z, celloutsig_0_15z } ^ celloutsig_0_7z[16:6];
  always_latch
    if (clkin_data[32]) celloutsig_0_57z = 4'h0;
    else if (celloutsig_1_18z) celloutsig_0_57z = celloutsig_0_30z[5:2];
  always_latch
    if (clkin_data[64]) celloutsig_1_0z = 10'h000;
    else if (!clkin_data[0]) celloutsig_1_0z = in_data[146:137];
  always_latch
    if (!clkin_data[96]) celloutsig_1_4z = 11'h000;
    else if (clkin_data[0]) celloutsig_1_4z = { in_data[159:152], celloutsig_1_3z };
  always_latch
    if (clkin_data[64]) celloutsig_1_12z = 4'h0;
    else if (clkin_data[0]) celloutsig_1_12z = celloutsig_1_0z[8:5];
  always_latch
    if (!clkin_data[32]) celloutsig_0_8z = 10'h000;
    else if (!celloutsig_1_18z) celloutsig_0_8z = { celloutsig_0_7z[13:5], celloutsig_0_3z };
  assign celloutsig_1_1z[9:0] = celloutsig_1_0z;
  assign { out_data[128], out_data[101:96], out_data[35:32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_57z, celloutsig_0_58z };
endmodule
