Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon May 12 22:49:09 2025
| Host         : LAPTOP-AGQD4J52 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_led_controller_control_sets_placed.rpt
| Design       : uart_led_controller
| Device       : xc7a35t
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              30 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              26 |            6 |
| Yes          | No                    | No                     |              44 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              22 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+------------------------------------------+------------------------------------------+------------------+----------------+
|    Clock Signal    |               Enable Signal              |             Set/Reset Signal             | Slice Load Count | Bel Load Count |
+--------------------+------------------------------------------+------------------------------------------+------------------+----------------+
|  i_Clock_IBUF_BUFG | UART_RX_INST/E[0]                        |                                          |                1 |              4 |
|  i_Clock_IBUF_BUFG | r_Char_Index[3]_i_2_n_0                  | r_Char_Index[3]_i_1_n_0                  |                3 |              4 |
|  i_Clock_IBUF_BUFG | UART_TX_INST/r_Tx_Data_0                 |                                          |                1 |              7 |
|  i_Clock_IBUF_BUFG | r_Tx_Byte[6]_i_1_n_0                     |                                          |                4 |              7 |
|  i_Clock_IBUF_BUFG | UART_RX_INST/r_Clock_Count[8]_i_2_n_0    | UART_RX_INST/r_Clock_Count[8]_i_1__0_n_0 |                3 |              9 |
|  i_Clock_IBUF_BUFG | UART_TX_INST/r_Clock_Count[8]_i_2__0_n_0 | UART_TX_INST/r_Tx_Done0                  |                3 |              9 |
|  i_Clock_IBUF_BUFG |                                          | switch_IBUF                              |                6 |             26 |
|  i_Clock_IBUF_BUFG | counter[0]_i_1_n_0                       |                                          |                7 |             26 |
|  i_Clock_IBUF_BUFG |                                          |                                          |               13 |             30 |
+--------------------+------------------------------------------+------------------------------------------+------------------+----------------+


