// Seed: 2935215944
module module_0 ();
  logic [7:0] id_1;
  module_2();
  assign id_1[1'b0] = 1;
  logic [7:0] id_2;
  assign id_2[1'd0] = 1'd0 - 1;
endmodule
module module_1;
  assign id_1 = 1;
  module_0();
endmodule
module module_2;
  wor  id_1 = 1;
  wand id_4 = 1 == 1;
  wire id_5;
  initial
  fork : id_6
  join_none : id_7
endmodule
module module_3 (
    input tri1 id_0,
    input tri  id_1
);
  assign id_3 = id_1;
  module_2();
  assign id_3 = 1;
endmodule
