# started on Wed Jan 15 02:47:09 2025

902.17	msec	task-clock:u	902170867	100.00	1.000	CPUs utilized
0		context-switches:u	902170867	100.00	0.000	/sec
0		cpu-migrations:u	902170867	100.00	0.000	/sec
33		page-faults:u	902170867	100.00	36.578	/sec
2161560817		cycles:u	450680444	49.00	2.396	GHz
6449625915		instructions:u	454267777	50.00	2.98	insn per cycle
2134795130		branches:u	454177665	50.00	2.366	G/sec
4513		branch-misses:u	454176943	50.00	0.00	of all branches
79229		L1-dcache-loads:u	454173221	50.00	87.820	K/sec
3801		L1-dcache-load-misses:u	454175052	50.00	4.80	of all L1-dcache accesses
8073		LLC-loads:u	454231680	50.00	8.948	K/sec
28		LLC-load-misses:u	383904053	42.00	0.35	of all LL-cache accesses
2149889985		L1-icache-loads:u	383991479	42.00	2.383	G/sec
2		L1-icache-load-misses:u	383994425	42.00	0.00	of all L1-icache accesses
0		dTLB-loads:u	383996590	42.00	0.000	/sec
0		dTLB-load-misses:u	383997056	42.00		
2143539786		iTLB-loads:u	384000037	42.00	2.376	G/sec
2		iTLB-load-misses:u	383939224	42.00	0.00	of all iTLB cache accesses
<not supported>		L1-dcache-prefetches:u	0	100.00		
<not supported>		L1-dcache-prefetch-misses:u	0	100.00		
