{
  "module_name": "gcc-msm8994.c",
  "hash_id": "9f0cf8cbf60438e31e290e513fdad7312cdd363de6ac28c02ec316d09b0988fd",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/qcom/gcc-msm8994.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/kernel.h>\n#include <linux/init.h>\n#include <linux/err.h>\n#include <linux/ctype.h>\n#include <linux/io.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n#include <linux/module.h>\n#include <linux/regmap.h>\n\n#include <dt-bindings/clock/qcom,gcc-msm8994.h>\n\n#include \"common.h\"\n#include \"clk-regmap.h\"\n#include \"clk-alpha-pll.h\"\n#include \"clk-rcg.h\"\n#include \"clk-branch.h\"\n#include \"reset.h\"\n#include \"gdsc.h\"\n\nenum {\n\tP_XO,\n\tP_GPLL0,\n\tP_GPLL4,\n};\n\nstatic struct clk_alpha_pll gpll0_early = {\n\t.offset = 0,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.clkr = {\n\t\t.enable_reg = 0x1480,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpll0_early\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"xo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv gpll0 = {\n\t.offset = 0,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll0\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&gpll0_early.clkr.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll gpll4_early = {\n\t.offset = 0x1dc0,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.clkr = {\n\t\t.enable_reg = 0x1480,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpll4_early\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"xo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv gpll4 = {\n\t.offset = 0x1dc0,\n\t.width = 4,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll4\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&gpll4_early.clkr.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_ops,\n\t},\n};\n\nstatic const struct parent_map gcc_xo_gpll0_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n};\n\nstatic const struct clk_parent_data gcc_xo_gpll0[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0.clkr.hw },\n};\n\nstatic const struct parent_map gcc_xo_gpll0_gpll4_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_GPLL4, 5 },\n};\n\nstatic const struct clk_parent_data gcc_xo_gpll0_gpll4[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll4.clkr.hw },\n};\n\nstatic struct freq_tbl ftbl_ufs_axi_clk_src[] = {\n\tF(50000000, P_GPLL0, 12, 0, 0),\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\tF(150000000, P_GPLL0, 4, 0, 0),\n\tF(171430000, P_GPLL0, 3.5, 0, 0),\n\tF(200000000, P_GPLL0, 3, 0, 0),\n\tF(240000000, P_GPLL0, 2.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 ufs_axi_clk_src = {\n\t.cmd_rcgr = 0x1d68,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_ufs_axi_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"ufs_axi_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct freq_tbl ftbl_usb30_master_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(125000000, P_GPLL0, 1, 5, 24),\n\t{ }\n};\n\nstatic struct clk_rcg2 usb30_master_clk_src = {\n\t.cmd_rcgr = 0x03d4,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_usb30_master_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"usb30_master_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct freq_tbl ftbl_blsp_i2c_apps_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(50000000, P_GPLL0, 12, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 blsp1_qup1_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x0660,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp_i2c_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup1_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct freq_tbl ftbl_blsp1_qup1_spi_apps_clk_src[] = {\n\tF(960000, P_XO, 10, 1, 2),\n\tF(4800000, P_XO, 4, 0, 0),\n\tF(9600000, P_XO, 2, 0, 0),\n\tF(15000000, P_GPLL0, 10, 1, 4),\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(24000000, P_GPLL0, 12.5, 1, 2),\n\tF(25000000, P_GPLL0, 12, 1, 2),\n\tF(48000000, P_GPLL0, 12.5, 0, 0),\n\tF(50000000, P_GPLL0, 12, 0, 0),\n\t{ }\n};\n\nstatic struct freq_tbl ftbl_blsp1_qup_spi_apps_clk_src_8992[] = {\n\tF(960000, P_XO, 10, 1, 2),\n\tF(4800000, P_XO, 4, 0, 0),\n\tF(9600000, P_XO, 2, 0, 0),\n\tF(15000000, P_GPLL0, 10, 1, 4),\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(25000000, P_GPLL0, 12, 1, 2),\n\tF(50000000, P_GPLL0, 12, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 blsp1_qup1_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x064c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp1_qup1_spi_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup1_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup2_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x06e0,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp_i2c_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup2_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct freq_tbl ftbl_blsp1_qup2_spi_apps_clk_src[] = {\n\tF(960000, P_XO, 10, 1, 2),\n\tF(4800000, P_XO, 4, 0, 0),\n\tF(9600000, P_XO, 2, 0, 0),\n\tF(15000000, P_GPLL0, 10, 1, 4),\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(24000000, P_GPLL0, 12.5, 1, 2),\n\tF(25000000, P_GPLL0, 12, 1, 2),\n\tF(42860000, P_GPLL0, 14, 0, 0),\n\tF(46150000, P_GPLL0, 13, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 blsp1_qup2_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x06cc,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp1_qup2_spi_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup2_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup3_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x0760,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp_i2c_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup3_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct freq_tbl ftbl_blsp1_qup3_4_spi_apps_clk_src[] = {\n\tF(960000, P_XO, 10, 1, 2),\n\tF(4800000, P_XO, 4, 0, 0),\n\tF(9600000, P_XO, 2, 0, 0),\n\tF(15000000, P_GPLL0, 10, 1, 4),\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(24000000, P_GPLL0, 12.5, 1, 2),\n\tF(25000000, P_GPLL0, 12, 1, 2),\n\tF(42860000, P_GPLL0, 14, 0, 0),\n\tF(44440000, P_GPLL0, 13.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 blsp1_qup3_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x074c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp1_qup3_4_spi_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup3_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup4_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x07e0,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp_i2c_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup4_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup4_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x07cc,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp1_qup3_4_spi_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup4_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup5_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x0860,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp_i2c_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup5_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct freq_tbl ftbl_blsp1_qup5_spi_apps_clk_src[] = {\n\tF(960000, P_XO, 10, 1, 2),\n\tF(4800000, P_XO, 4, 0, 0),\n\tF(9600000, P_XO, 2, 0, 0),\n\tF(15000000, P_GPLL0, 10, 1, 4),\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(24000000, P_GPLL0, 12.5, 1, 2),\n\tF(25000000, P_GPLL0, 12, 1, 2),\n\tF(40000000, P_GPLL0, 15, 0, 0),\n\tF(42860000, P_GPLL0, 14, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 blsp1_qup5_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x084c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp1_qup5_spi_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup5_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup6_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x08e0,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp_i2c_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup6_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct freq_tbl ftbl_blsp1_qup6_spi_apps_clk_src[] = {\n\tF(960000, P_XO, 10, 1, 2),\n\tF(4800000, P_XO, 4, 0, 0),\n\tF(9600000, P_XO, 2, 0, 0),\n\tF(15000000, P_GPLL0, 10, 1, 4),\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(24000000, P_GPLL0, 12.5, 1, 2),\n\tF(27906976, P_GPLL0, 1, 2, 43),\n\tF(41380000, P_GPLL0, 15, 0, 0),\n\tF(42860000, P_GPLL0, 14, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 blsp1_qup6_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x08cc,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp1_qup6_spi_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup6_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct freq_tbl ftbl_blsp_uart_apps_clk_src[] = {\n\tF(3686400, P_GPLL0, 1, 96, 15625),\n\tF(7372800, P_GPLL0, 1, 192, 15625),\n\tF(14745600, P_GPLL0, 1, 384, 15625),\n\tF(16000000, P_GPLL0, 5, 2, 15),\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(24000000, P_GPLL0, 5, 1, 5),\n\tF(32000000, P_GPLL0, 1, 4, 75),\n\tF(40000000, P_GPLL0, 15, 0, 0),\n\tF(46400000, P_GPLL0, 1, 29, 375),\n\tF(48000000, P_GPLL0, 12.5, 0, 0),\n\tF(51200000, P_GPLL0, 1, 32, 375),\n\tF(56000000, P_GPLL0, 1, 7, 75),\n\tF(58982400, P_GPLL0, 1, 1536, 15625),\n\tF(60000000, P_GPLL0, 10, 0, 0),\n\tF(63160000, P_GPLL0, 9.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 blsp1_uart1_apps_clk_src = {\n\t.cmd_rcgr = 0x068c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp_uart_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_uart1_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_uart2_apps_clk_src = {\n\t.cmd_rcgr = 0x070c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp_uart_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_uart2_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_uart3_apps_clk_src = {\n\t.cmd_rcgr = 0x078c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp_uart_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_uart3_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_uart4_apps_clk_src = {\n\t.cmd_rcgr = 0x080c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp_uart_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_uart4_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_uart5_apps_clk_src = {\n\t.cmd_rcgr = 0x088c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp_uart_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_uart5_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_uart6_apps_clk_src = {\n\t.cmd_rcgr = 0x090c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp_uart_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_uart6_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_qup1_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x09a0,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp_i2c_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup1_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct freq_tbl ftbl_blsp2_qup1_2_spi_apps_clk_src[] = {\n\tF(960000, P_XO, 10, 1, 2),\n\tF(4800000, P_XO, 4, 0, 0),\n\tF(9600000, P_XO, 2, 0, 0),\n\tF(15000000, P_GPLL0, 10, 1, 4),\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(24000000, P_GPLL0, 12.5, 1, 2),\n\tF(25000000, P_GPLL0, 12, 1, 2),\n\tF(42860000, P_GPLL0, 14, 0, 0),\n\tF(44440000, P_GPLL0, 13.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 blsp2_qup1_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x098c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp2_qup1_2_spi_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup1_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_qup2_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x0a20,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp_i2c_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup2_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_qup2_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x0a0c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp2_qup1_2_spi_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup2_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct freq_tbl ftbl_blsp2_qup3_4_spi_apps_clk_src[] = {\n\tF(960000, P_XO, 10, 1, 2),\n\tF(4800000, P_XO, 4, 0, 0),\n\tF(9600000, P_XO, 2, 0, 0),\n\tF(15000000, P_GPLL0, 10, 1, 4),\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(24000000, P_GPLL0, 12.5, 1, 2),\n\tF(25000000, P_GPLL0, 12, 1, 2),\n\tF(42860000, P_GPLL0, 14, 0, 0),\n\tF(48000000, P_GPLL0, 12.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 blsp2_qup3_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x0aa0,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp_i2c_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup3_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_qup3_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x0a8c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp2_qup3_4_spi_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup3_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_qup4_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x0b20,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp_i2c_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup4_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_qup4_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x0b0c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp2_qup3_4_spi_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup4_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_qup5_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x0ba0,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp_i2c_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup5_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_qup5_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x0b8c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t \n\t.freq_tbl = ftbl_blsp1_qup1_spi_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup5_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_qup6_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x0c20,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp_i2c_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup6_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct freq_tbl ftbl_blsp2_qup6_spi_apps_clk_src[] = {\n\tF(960000, P_XO, 10, 1, 2),\n\tF(4800000, P_XO, 4, 0, 0),\n\tF(9600000, P_XO, 2, 0, 0),\n\tF(15000000, P_GPLL0, 10, 1, 4),\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(24000000, P_GPLL0, 12.5, 1, 2),\n\tF(25000000, P_GPLL0, 12, 1, 2),\n\tF(44440000, P_GPLL0, 13.5, 0, 0),\n\tF(48000000, P_GPLL0, 12.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 blsp2_qup6_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x0c0c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp2_qup6_spi_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup6_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_uart1_apps_clk_src = {\n\t.cmd_rcgr = 0x09cc,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp_uart_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_uart1_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_uart2_apps_clk_src = {\n\t.cmd_rcgr = 0x0a4c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp_uart_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_uart2_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_uart3_apps_clk_src = {\n\t.cmd_rcgr = 0x0acc,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp_uart_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_uart3_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_uart4_apps_clk_src = {\n\t.cmd_rcgr = 0x0b4c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp_uart_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_uart4_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_uart5_apps_clk_src = {\n\t.cmd_rcgr = 0x0bcc,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp_uart_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_uart5_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_uart6_apps_clk_src = {\n\t.cmd_rcgr = 0x0c4c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp_uart_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_uart6_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct freq_tbl ftbl_gp1_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\tF(200000000, P_GPLL0, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gp1_clk_src = {\n\t.cmd_rcgr = 0x1904,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gp1_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gp1_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct freq_tbl ftbl_gp2_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\tF(200000000, P_GPLL0, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gp2_clk_src = {\n\t.cmd_rcgr = 0x1944,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gp2_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gp2_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct freq_tbl ftbl_gp3_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\tF(200000000, P_GPLL0, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gp3_clk_src = {\n\t.cmd_rcgr = 0x1984,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gp3_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gp3_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct freq_tbl ftbl_pcie_0_aux_clk_src[] = {\n\tF(1011000, P_XO, 1, 1, 19),\n\t{ }\n};\n\nstatic struct clk_rcg2 pcie_0_aux_clk_src = {\n\t.cmd_rcgr = 0x1b00,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_pcie_0_aux_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"pcie_0_aux_clk_src\",\n\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"xo\",\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct freq_tbl ftbl_pcie_pipe_clk_src[] = {\n\tF(125000000, P_XO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 pcie_0_pipe_clk_src = {\n\t.cmd_rcgr = 0x1adc,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_pcie_pipe_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"pcie_0_pipe_clk_src\",\n\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"xo\",\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct freq_tbl ftbl_pcie_1_aux_clk_src[] = {\n\tF(1011000, P_XO, 1, 1, 19),\n\t{ }\n};\n\nstatic struct clk_rcg2 pcie_1_aux_clk_src = {\n\t.cmd_rcgr = 0x1b80,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_pcie_1_aux_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"pcie_1_aux_clk_src\",\n\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"xo\",\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 pcie_1_pipe_clk_src = {\n\t.cmd_rcgr = 0x1b5c,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_pcie_pipe_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"pcie_1_pipe_clk_src\",\n\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"xo\",\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct freq_tbl ftbl_pdm2_clk_src[] = {\n\tF(60000000, P_GPLL0, 10, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 pdm2_clk_src = {\n\t.cmd_rcgr = 0x0cd0,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_pdm2_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"pdm2_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct freq_tbl ftbl_sdcc1_apps_clk_src[] = {\n\tF(144000, P_XO, 16, 3, 25),\n\tF(400000, P_XO, 12, 1, 4),\n\tF(20000000, P_GPLL0, 15, 1, 2),\n\tF(25000000, P_GPLL0, 12, 1, 2),\n\tF(50000000, P_GPLL0, 12, 0, 0),\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\tF(192000000, P_GPLL4, 2, 0, 0),\n\tF(384000000, P_GPLL4, 1, 0, 0),\n\t{ }\n};\n\nstatic struct freq_tbl ftbl_sdcc1_apps_clk_src_8992[] = {\n\tF(144000, P_XO, 16, 3, 25),\n\tF(400000, P_XO, 12, 1, 4),\n\tF(20000000, P_GPLL0, 15, 1, 2),\n\tF(25000000, P_GPLL0, 12, 1, 2),\n\tF(50000000, P_GPLL0, 12, 0, 0),\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\tF(172000000, P_GPLL4, 2, 0, 0),\n\tF(344000000, P_GPLL4, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 sdcc1_apps_clk_src = {\n\t.cmd_rcgr = 0x04d0,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll4_map,\n\t.freq_tbl = ftbl_sdcc1_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"sdcc1_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll4,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll4),\n\t\t.ops = &clk_rcg2_floor_ops,\n\t},\n};\n\nstatic struct freq_tbl ftbl_sdcc2_4_apps_clk_src[] = {\n\tF(144000, P_XO, 16, 3, 25),\n\tF(400000, P_XO, 12, 1, 4),\n\tF(20000000, P_GPLL0, 15, 1, 2),\n\tF(25000000, P_GPLL0, 12, 1, 2),\n\tF(50000000, P_GPLL0, 12, 0, 0),\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\tF(200000000, P_GPLL0, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 sdcc2_apps_clk_src = {\n\t.cmd_rcgr = 0x0510,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_sdcc2_4_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"sdcc2_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_floor_ops,\n\t},\n};\n\nstatic struct clk_rcg2 sdcc3_apps_clk_src = {\n\t.cmd_rcgr = 0x0550,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_sdcc2_4_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"sdcc3_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_floor_ops,\n\t},\n};\n\nstatic struct clk_rcg2 sdcc4_apps_clk_src = {\n\t.cmd_rcgr = 0x0590,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_sdcc2_4_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"sdcc4_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_floor_ops,\n\t},\n};\n\nstatic struct freq_tbl ftbl_tsif_ref_clk_src[] = {\n\tF(105500, P_XO, 1, 1, 182),\n\t{ }\n};\n\nstatic struct clk_rcg2 tsif_ref_clk_src = {\n\t.cmd_rcgr = 0x0d90,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_tsif_ref_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"tsif_ref_clk_src\",\n\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"xo\",\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct freq_tbl ftbl_usb30_mock_utmi_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(60000000, P_GPLL0, 10, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 usb30_mock_utmi_clk_src = {\n\t.cmd_rcgr = 0x03e8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_usb30_mock_utmi_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"usb30_mock_utmi_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct freq_tbl ftbl_usb3_phy_aux_clk_src[] = {\n\tF(1200000, P_XO, 16, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 usb3_phy_aux_clk_src = {\n\t.cmd_rcgr = 0x1414,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_usb3_phy_aux_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"usb3_phy_aux_clk_src\",\n\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"xo\",\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct freq_tbl ftbl_usb_hs_system_clk_src[] = {\n\tF(75000000, P_GPLL0, 8, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 usb_hs_system_clk_src = {\n\t.cmd_rcgr = 0x0490,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_usb_hs_system_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"usb_hs_system_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_ahb_clk = {\n\t.halt_reg = 0x05c4,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x1484,\n\t\t.enable_mask = BIT(17),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup1_i2c_apps_clk = {\n\t.halt_reg = 0x0648,\n\t.clkr = {\n\t\t.enable_reg = 0x0648,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup1_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &blsp1_qup1_i2c_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup1_spi_apps_clk = {\n\t.halt_reg = 0x0644,\n\t.clkr = {\n\t\t.enable_reg = 0x0644,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup1_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &blsp1_qup1_spi_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup2_i2c_apps_clk = {\n\t.halt_reg = 0x06c8,\n\t.clkr = {\n\t\t.enable_reg = 0x06c8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup2_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &blsp1_qup2_i2c_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup2_spi_apps_clk = {\n\t.halt_reg = 0x06c4,\n\t.clkr = {\n\t\t.enable_reg = 0x06c4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup2_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &blsp1_qup2_spi_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup3_i2c_apps_clk = {\n\t.halt_reg = 0x0748,\n\t.clkr = {\n\t\t.enable_reg = 0x0748,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup3_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &blsp1_qup3_i2c_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup3_spi_apps_clk = {\n\t.halt_reg = 0x0744,\n\t.clkr = {\n\t\t.enable_reg = 0x0744,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup3_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &blsp1_qup3_spi_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup4_i2c_apps_clk = {\n\t.halt_reg = 0x07c8,\n\t.clkr = {\n\t\t.enable_reg = 0x07c8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup4_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &blsp1_qup4_i2c_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup4_spi_apps_clk = {\n\t.halt_reg = 0x07c4,\n\t.clkr = {\n\t\t.enable_reg = 0x07c4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup4_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &blsp1_qup4_spi_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup5_i2c_apps_clk = {\n\t.halt_reg = 0x0848,\n\t.clkr = {\n\t\t.enable_reg = 0x0848,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup5_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &blsp1_qup5_i2c_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup5_spi_apps_clk = {\n\t.halt_reg = 0x0844,\n\t.clkr = {\n\t\t.enable_reg = 0x0844,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup5_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &blsp1_qup5_spi_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup6_i2c_apps_clk = {\n\t.halt_reg = 0x08c8,\n\t.clkr = {\n\t\t.enable_reg = 0x08c8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup6_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &blsp1_qup6_i2c_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup6_spi_apps_clk = {\n\t.halt_reg = 0x08c4,\n\t.clkr = {\n\t\t.enable_reg = 0x08c4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup6_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &blsp1_qup6_spi_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_uart1_apps_clk = {\n\t.halt_reg = 0x0684,\n\t.clkr = {\n\t\t.enable_reg = 0x0684,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_uart1_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &blsp1_uart1_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_uart2_apps_clk = {\n\t.halt_reg = 0x0704,\n\t.clkr = {\n\t\t.enable_reg = 0x0704,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_uart2_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &blsp1_uart2_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_uart3_apps_clk = {\n\t.halt_reg = 0x0784,\n\t.clkr = {\n\t\t.enable_reg = 0x0784,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_uart3_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &blsp1_uart3_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_uart4_apps_clk = {\n\t.halt_reg = 0x0804,\n\t.clkr = {\n\t\t.enable_reg = 0x0804,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_uart4_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &blsp1_uart4_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_uart5_apps_clk = {\n\t.halt_reg = 0x0884,\n\t.clkr = {\n\t\t.enable_reg = 0x0884,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_uart5_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &blsp1_uart5_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_uart6_apps_clk = {\n\t.halt_reg = 0x0904,\n\t.clkr = {\n\t\t.enable_reg = 0x0904,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_uart6_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &blsp1_uart6_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_ahb_clk = {\n\t.halt_reg = 0x0944,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x1484,\n\t\t.enable_mask = BIT(15),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup1_i2c_apps_clk = {\n\t.halt_reg = 0x0988,\n\t.clkr = {\n\t\t.enable_reg = 0x0988,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup1_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &blsp2_qup1_i2c_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup1_spi_apps_clk = {\n\t.halt_reg = 0x0984,\n\t.clkr = {\n\t\t.enable_reg = 0x0984,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup1_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &blsp2_qup1_spi_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup2_i2c_apps_clk = {\n\t.halt_reg = 0x0a08,\n\t.clkr = {\n\t\t.enable_reg = 0x0a08,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup2_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &blsp2_qup2_i2c_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup2_spi_apps_clk = {\n\t.halt_reg = 0x0a04,\n\t.clkr = {\n\t\t.enable_reg = 0x0a04,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup2_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &blsp2_qup2_spi_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup3_i2c_apps_clk = {\n\t.halt_reg = 0x0a88,\n\t.clkr = {\n\t\t.enable_reg = 0x0a88,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup3_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &blsp2_qup3_i2c_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup3_spi_apps_clk = {\n\t.halt_reg = 0x0a84,\n\t.clkr = {\n\t\t.enable_reg = 0x0a84,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup3_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &blsp2_qup3_spi_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup4_i2c_apps_clk = {\n\t.halt_reg = 0x0b08,\n\t.clkr = {\n\t\t.enable_reg = 0x0b08,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup4_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &blsp2_qup4_i2c_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup4_spi_apps_clk = {\n\t.halt_reg = 0x0b04,\n\t.clkr = {\n\t\t.enable_reg = 0x0b04,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup4_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &blsp2_qup4_spi_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup5_i2c_apps_clk = {\n\t.halt_reg = 0x0b88,\n\t.clkr = {\n\t\t.enable_reg = 0x0b88,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup5_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &blsp2_qup5_i2c_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup5_spi_apps_clk = {\n\t.halt_reg = 0x0b84,\n\t.clkr = {\n\t\t.enable_reg = 0x0b84,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup5_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &blsp2_qup5_spi_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup6_i2c_apps_clk = {\n\t.halt_reg = 0x0c08,\n\t.clkr = {\n\t\t.enable_reg = 0x0c08,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup6_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &blsp2_qup6_i2c_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup6_spi_apps_clk = {\n\t.halt_reg = 0x0c04,\n\t.clkr = {\n\t\t.enable_reg = 0x0c04,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup6_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &blsp2_qup6_spi_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_uart1_apps_clk = {\n\t.halt_reg = 0x09c4,\n\t.clkr = {\n\t\t.enable_reg = 0x09c4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_uart1_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &blsp2_uart1_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_uart2_apps_clk = {\n\t.halt_reg = 0x0a44,\n\t.clkr = {\n\t\t.enable_reg = 0x0a44,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_uart2_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &blsp2_uart2_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_uart3_apps_clk = {\n\t.halt_reg = 0x0ac4,\n\t.clkr = {\n\t\t.enable_reg = 0x0ac4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_uart3_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &blsp2_uart3_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_uart4_apps_clk = {\n\t.halt_reg = 0x0b44,\n\t.clkr = {\n\t\t.enable_reg = 0x0b44,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_uart4_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &blsp2_uart4_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_uart5_apps_clk = {\n\t.halt_reg = 0x0bc4,\n\t.clkr = {\n\t\t.enable_reg = 0x0bc4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_uart5_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &blsp2_uart5_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_uart6_apps_clk = {\n\t.halt_reg = 0x0c44,\n\t.clkr = {\n\t\t.enable_reg = 0x0c44,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_uart6_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &blsp2_uart6_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp1_clk = {\n\t.halt_reg = 0x1900,\n\t.clkr = {\n\t\t.enable_reg = 0x1900,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gp1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &gp1_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp2_clk = {\n\t.halt_reg = 0x1940,\n\t.clkr = {\n\t\t.enable_reg = 0x1940,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gp2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &gp2_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp3_clk = {\n\t.halt_reg = 0x1980,\n\t.clkr = {\n\t\t.enable_reg = 0x1980,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gp3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &gp3_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_lpass_q6_axi_clk = {\n\t.halt_reg = 0x0280,\n\t.clkr = {\n\t\t.enable_reg = 0x0280,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_lpass_q6_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_mss_q6_bimc_axi_clk = {\n\t.halt_reg = 0x0284,\n\t.clkr = {\n\t\t.enable_reg = 0x0284,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mss_q6_bimc_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_aux_clk = {\n\t.halt_reg = 0x1ad4,\n\t.clkr = {\n\t\t.enable_reg = 0x1ad4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &pcie_0_aux_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_cfg_ahb_clk = {\n\t.halt_reg = 0x1ad0,\n\t.clkr = {\n\t\t.enable_reg = 0x1ad0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_cfg_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_mstr_axi_clk = {\n\t.halt_reg = 0x1acc,\n\t.clkr = {\n\t\t.enable_reg = 0x1acc,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_mstr_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_pipe_clk = {\n\t.halt_reg = 0x1ad8,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x1ad8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_pipe_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &pcie_0_pipe_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_slv_axi_clk = {\n\t.halt_reg = 0x1ac8,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x1ac8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_slv_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_1_aux_clk = {\n\t.halt_reg = 0x1b54,\n\t.clkr = {\n\t\t.enable_reg = 0x1b54,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_1_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &pcie_1_aux_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_1_cfg_ahb_clk = {\n\t.halt_reg = 0x1b54,\n\t.clkr = {\n\t\t.enable_reg = 0x1b54,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_1_cfg_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_1_mstr_axi_clk = {\n\t.halt_reg = 0x1b50,\n\t.clkr = {\n\t\t.enable_reg = 0x1b50,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_1_mstr_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_1_pipe_clk = {\n\t.halt_reg = 0x1b58,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x1b58,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_1_pipe_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &pcie_1_pipe_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_1_slv_axi_clk = {\n\t.halt_reg = 0x1b48,\n\t.clkr = {\n\t\t.enable_reg = 0x1b48,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_1_slv_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pdm2_clk = {\n\t.halt_reg = 0x0ccc,\n\t.clkr = {\n\t\t.enable_reg = 0x0ccc,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pdm2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &pdm2_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pdm_ahb_clk = {\n\t.halt_reg = 0x0cc4,\n\t.clkr = {\n\t\t.enable_reg = 0x0cc4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pdm_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc1_apps_clk = {\n\t.halt_reg = 0x04c4,\n\t.clkr = {\n\t\t.enable_reg = 0x04c4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc1_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &sdcc1_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc1_ahb_clk = {\n\t.halt_reg = 0x04c8,\n\t.clkr = {\n\t\t.enable_reg = 0x04c8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc1_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc2_ahb_clk = {\n\t.halt_reg = 0x0508,\n\t.clkr = {\n\t\t.enable_reg = 0x0508,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc2_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc2_apps_clk = {\n\t.halt_reg = 0x0504,\n\t.clkr = {\n\t\t.enable_reg = 0x0504,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc2_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &sdcc2_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc3_ahb_clk = {\n\t.halt_reg = 0x0548,\n\t.clkr = {\n\t\t.enable_reg = 0x0548,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc3_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc3_apps_clk = {\n\t.halt_reg = 0x0544,\n\t.clkr = {\n\t\t.enable_reg = 0x0544,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc3_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &sdcc3_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc4_ahb_clk = {\n\t.halt_reg = 0x0588,\n\t.clkr = {\n\t\t.enable_reg = 0x0588,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc4_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc4_apps_clk = {\n\t.halt_reg = 0x0584,\n\t.clkr = {\n\t\t.enable_reg = 0x0584,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc4_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &sdcc4_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sys_noc_ufs_axi_clk = {\n\t.halt_reg = 0x1d7c,\n\t.clkr = {\n\t\t.enable_reg = 0x1d7c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sys_noc_ufs_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ufs_axi_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sys_noc_usb3_axi_clk = {\n\t.halt_reg = 0x03fc,\n\t.clkr = {\n\t\t.enable_reg = 0x03fc,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sys_noc_usb3_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &usb30_master_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_tsif_ahb_clk = {\n\t.halt_reg = 0x0d84,\n\t.clkr = {\n\t\t.enable_reg = 0x0d84,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_tsif_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_tsif_ref_clk = {\n\t.halt_reg = 0x0d88,\n\t.clkr = {\n\t\t.enable_reg = 0x0d88,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_tsif_ref_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &tsif_ref_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_ahb_clk = {\n\t.halt_reg = 0x1d4c,\n\t.clkr = {\n\t\t.enable_reg = 0x1d4c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_axi_clk = {\n\t.halt_reg = 0x1d48,\n\t.clkr = {\n\t\t.enable_reg = 0x1d48,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ufs_axi_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_rx_cfg_clk = {\n\t.halt_reg = 0x1d54,\n\t.clkr = {\n\t\t.enable_reg = 0x1d54,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_rx_cfg_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ufs_axi_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_rx_symbol_0_clk = {\n\t.halt_reg = 0x1d60,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x1d60,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_rx_symbol_0_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_rx_symbol_1_clk = {\n\t.halt_reg = 0x1d64,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x1d64,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_rx_symbol_1_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_tx_cfg_clk = {\n\t.halt_reg = 0x1d50,\n\t.clkr = {\n\t\t.enable_reg = 0x1d50,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_tx_cfg_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ufs_axi_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_tx_symbol_0_clk = {\n\t.halt_reg = 0x1d58,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x1d58,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_tx_symbol_0_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_tx_symbol_1_clk = {\n\t.halt_reg = 0x1d5c,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x1d5c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_tx_symbol_1_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb2_hs_phy_sleep_clk = {\n\t.halt_reg = 0x04ac,\n\t.clkr = {\n\t\t.enable_reg = 0x04ac,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb2_hs_phy_sleep_clk\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"sleep\",\n\t\t\t\t.name = \"sleep\"\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_master_clk = {\n\t.halt_reg = 0x03c8,\n\t.clkr = {\n\t\t.enable_reg = 0x03c8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb30_master_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &usb30_master_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_mock_utmi_clk = {\n\t.halt_reg = 0x03d0,\n\t.clkr = {\n\t\t.enable_reg = 0x03d0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb30_mock_utmi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &usb30_mock_utmi_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_sleep_clk = {\n\t.halt_reg = 0x03cc,\n\t.clkr = {\n\t\t.enable_reg = 0x03cc,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb30_sleep_clk\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"sleep\",\n\t\t\t\t.name = \"sleep\"\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_phy_aux_clk = {\n\t.halt_reg = 0x1408,\n\t.clkr = {\n\t\t.enable_reg = 0x1408,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb3_phy_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &usb3_phy_aux_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_phy_pipe_clk = {\n\t.halt_reg = 0x140c,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x140c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb3_phy_pipe_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb_hs_ahb_clk = {\n\t.halt_reg = 0x0488,\n\t.clkr = {\n\t\t.enable_reg = 0x0488,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb_hs_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb_hs_system_clk = {\n\t.halt_reg = 0x0484,\n\t.clkr = {\n\t\t.enable_reg = 0x0484,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb_hs_system_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &usb_hs_system_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb_phy_cfg_ahb2phy_clk = {\n\t.halt_reg = 0x1a84,\n\t.clkr = {\n\t\t.enable_reg = 0x1a84,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb_phy_cfg_ahb2phy_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpll0_out_mmsscc = {\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x1484,\n\t\t.enable_mask = BIT(26),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpll0_out_mmsscc\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &gpll0.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpll0_out_msscc = {\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x1484,\n\t\t.enable_mask = BIT(27),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpll0_out_msscc\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &gpll0.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch pcie_0_phy_ldo = {\n\t.halt_reg = 0x1e00,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x1E00,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"pcie_0_phy_ldo\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch pcie_1_phy_ldo = {\n\t.halt_reg = 0x1e04,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x1E04,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"pcie_1_phy_ldo\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch ufs_phy_ldo = {\n\t.halt_reg = 0x1e0c,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x1E0C,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"ufs_phy_ldo\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch usb_ss_phy_ldo = {\n\t.halt_reg = 0x1e08,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x1E08,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"usb_ss_phy_ldo\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_boot_rom_ahb_clk = {\n\t.halt_reg = 0x0e04,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x0e04,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x1484,\n\t\t.enable_mask = BIT(10),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_boot_rom_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_prng_ahb_clk = {\n\t.halt_reg = 0x0d04,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x1484,\n\t\t.enable_mask = BIT(13),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_prng_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct gdsc pcie_0_gdsc = {\n\t\t.gdscr = 0x1ac4,\n\t\t.pd = {\n\t\t\t.name = \"pcie_0\",\n\t\t},\n\t\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc pcie_1_gdsc = {\n\t\t.gdscr = 0x1b44,\n\t\t.pd = {\n\t\t\t.name = \"pcie_1\",\n\t\t},\n\t\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc usb30_gdsc = {\n\t\t.gdscr = 0x3c4,\n\t\t.pd = {\n\t\t\t.name = \"usb30\",\n\t\t},\n\t\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc ufs_gdsc = {\n\t\t.gdscr = 0x1d44,\n\t\t.pd = {\n\t\t\t.name = \"ufs\",\n\t\t},\n\t\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct clk_regmap *gcc_msm8994_clocks[] = {\n\t[GPLL0_EARLY] = &gpll0_early.clkr,\n\t[GPLL0] = &gpll0.clkr,\n\t[GPLL4_EARLY] = &gpll4_early.clkr,\n\t[GPLL4] = &gpll4.clkr,\n\t[UFS_AXI_CLK_SRC] = &ufs_axi_clk_src.clkr,\n\t[USB30_MASTER_CLK_SRC] = &usb30_master_clk_src.clkr,\n\t[BLSP1_QUP1_I2C_APPS_CLK_SRC] = &blsp1_qup1_i2c_apps_clk_src.clkr,\n\t[BLSP1_QUP1_SPI_APPS_CLK_SRC] = &blsp1_qup1_spi_apps_clk_src.clkr,\n\t[BLSP1_QUP2_I2C_APPS_CLK_SRC] = &blsp1_qup2_i2c_apps_clk_src.clkr,\n\t[BLSP1_QUP2_SPI_APPS_CLK_SRC] = &blsp1_qup2_spi_apps_clk_src.clkr,\n\t[BLSP1_QUP3_I2C_APPS_CLK_SRC] = &blsp1_qup3_i2c_apps_clk_src.clkr,\n\t[BLSP1_QUP3_SPI_APPS_CLK_SRC] = &blsp1_qup3_spi_apps_clk_src.clkr,\n\t[BLSP1_QUP4_I2C_APPS_CLK_SRC] = &blsp1_qup4_i2c_apps_clk_src.clkr,\n\t[BLSP1_QUP4_SPI_APPS_CLK_SRC] = &blsp1_qup4_spi_apps_clk_src.clkr,\n\t[BLSP1_QUP5_I2C_APPS_CLK_SRC] = &blsp1_qup5_i2c_apps_clk_src.clkr,\n\t[BLSP1_QUP5_SPI_APPS_CLK_SRC] = &blsp1_qup5_spi_apps_clk_src.clkr,\n\t[BLSP1_QUP6_I2C_APPS_CLK_SRC] = &blsp1_qup6_i2c_apps_clk_src.clkr,\n\t[BLSP1_QUP6_SPI_APPS_CLK_SRC] = &blsp1_qup6_spi_apps_clk_src.clkr,\n\t[BLSP1_UART1_APPS_CLK_SRC] = &blsp1_uart1_apps_clk_src.clkr,\n\t[BLSP1_UART2_APPS_CLK_SRC] = &blsp1_uart2_apps_clk_src.clkr,\n\t[BLSP1_UART3_APPS_CLK_SRC] = &blsp1_uart3_apps_clk_src.clkr,\n\t[BLSP1_UART4_APPS_CLK_SRC] = &blsp1_uart4_apps_clk_src.clkr,\n\t[BLSP1_UART5_APPS_CLK_SRC] = &blsp1_uart5_apps_clk_src.clkr,\n\t[BLSP1_UART6_APPS_CLK_SRC] = &blsp1_uart6_apps_clk_src.clkr,\n\t[BLSP2_QUP1_I2C_APPS_CLK_SRC] = &blsp2_qup1_i2c_apps_clk_src.clkr,\n\t[BLSP2_QUP1_SPI_APPS_CLK_SRC] = &blsp2_qup1_spi_apps_clk_src.clkr,\n\t[BLSP2_QUP2_I2C_APPS_CLK_SRC] = &blsp2_qup2_i2c_apps_clk_src.clkr,\n\t[BLSP2_QUP2_SPI_APPS_CLK_SRC] = &blsp2_qup2_spi_apps_clk_src.clkr,\n\t[BLSP2_QUP3_I2C_APPS_CLK_SRC] = &blsp2_qup3_i2c_apps_clk_src.clkr,\n\t[BLSP2_QUP3_SPI_APPS_CLK_SRC] = &blsp2_qup3_spi_apps_clk_src.clkr,\n\t[BLSP2_QUP4_I2C_APPS_CLK_SRC] = &blsp2_qup4_i2c_apps_clk_src.clkr,\n\t[BLSP2_QUP4_SPI_APPS_CLK_SRC] = &blsp2_qup4_spi_apps_clk_src.clkr,\n\t[BLSP2_QUP5_I2C_APPS_CLK_SRC] = &blsp2_qup5_i2c_apps_clk_src.clkr,\n\t[BLSP2_QUP5_SPI_APPS_CLK_SRC] = &blsp2_qup5_spi_apps_clk_src.clkr,\n\t[BLSP2_QUP6_I2C_APPS_CLK_SRC] = &blsp2_qup6_i2c_apps_clk_src.clkr,\n\t[BLSP2_QUP6_SPI_APPS_CLK_SRC] = &blsp2_qup6_spi_apps_clk_src.clkr,\n\t[BLSP2_UART1_APPS_CLK_SRC] = &blsp2_uart1_apps_clk_src.clkr,\n\t[BLSP2_UART2_APPS_CLK_SRC] = &blsp2_uart2_apps_clk_src.clkr,\n\t[BLSP2_UART3_APPS_CLK_SRC] = &blsp2_uart3_apps_clk_src.clkr,\n\t[BLSP2_UART4_APPS_CLK_SRC] = &blsp2_uart4_apps_clk_src.clkr,\n\t[BLSP2_UART5_APPS_CLK_SRC] = &blsp2_uart5_apps_clk_src.clkr,\n\t[BLSP2_UART6_APPS_CLK_SRC] = &blsp2_uart6_apps_clk_src.clkr,\n\t[GP1_CLK_SRC] = &gp1_clk_src.clkr,\n\t[GP2_CLK_SRC] = &gp2_clk_src.clkr,\n\t[GP3_CLK_SRC] = &gp3_clk_src.clkr,\n\t[PCIE_0_AUX_CLK_SRC] = &pcie_0_aux_clk_src.clkr,\n\t[PCIE_0_PIPE_CLK_SRC] = &pcie_0_pipe_clk_src.clkr,\n\t[PCIE_1_AUX_CLK_SRC] = &pcie_1_aux_clk_src.clkr,\n\t[PCIE_1_PIPE_CLK_SRC] = &pcie_1_pipe_clk_src.clkr,\n\t[PDM2_CLK_SRC] = &pdm2_clk_src.clkr,\n\t[SDCC1_APPS_CLK_SRC] = &sdcc1_apps_clk_src.clkr,\n\t[SDCC2_APPS_CLK_SRC] = &sdcc2_apps_clk_src.clkr,\n\t[SDCC3_APPS_CLK_SRC] = &sdcc3_apps_clk_src.clkr,\n\t[SDCC4_APPS_CLK_SRC] = &sdcc4_apps_clk_src.clkr,\n\t[TSIF_REF_CLK_SRC] = &tsif_ref_clk_src.clkr,\n\t[USB30_MOCK_UTMI_CLK_SRC] = &usb30_mock_utmi_clk_src.clkr,\n\t[USB3_PHY_AUX_CLK_SRC] = &usb3_phy_aux_clk_src.clkr,\n\t[USB_HS_SYSTEM_CLK_SRC] = &usb_hs_system_clk_src.clkr,\n\t[GCC_BLSP1_AHB_CLK] = &gcc_blsp1_ahb_clk.clkr,\n\t[GCC_BLSP1_QUP1_I2C_APPS_CLK] = &gcc_blsp1_qup1_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP1_SPI_APPS_CLK] = &gcc_blsp1_qup1_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP2_I2C_APPS_CLK] = &gcc_blsp1_qup2_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP2_SPI_APPS_CLK] = &gcc_blsp1_qup2_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP3_I2C_APPS_CLK] = &gcc_blsp1_qup3_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP3_SPI_APPS_CLK] = &gcc_blsp1_qup3_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP4_I2C_APPS_CLK] = &gcc_blsp1_qup4_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP4_SPI_APPS_CLK] = &gcc_blsp1_qup4_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP5_I2C_APPS_CLK] = &gcc_blsp1_qup5_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP5_SPI_APPS_CLK] = &gcc_blsp1_qup5_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP6_I2C_APPS_CLK] = &gcc_blsp1_qup6_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP6_SPI_APPS_CLK] = &gcc_blsp1_qup6_spi_apps_clk.clkr,\n\t[GCC_BLSP1_UART1_APPS_CLK] = &gcc_blsp1_uart1_apps_clk.clkr,\n\t[GCC_BLSP1_UART2_APPS_CLK] = &gcc_blsp1_uart2_apps_clk.clkr,\n\t[GCC_BLSP1_UART3_APPS_CLK] = &gcc_blsp1_uart3_apps_clk.clkr,\n\t[GCC_BLSP1_UART4_APPS_CLK] = &gcc_blsp1_uart4_apps_clk.clkr,\n\t[GCC_BLSP1_UART5_APPS_CLK] = &gcc_blsp1_uart5_apps_clk.clkr,\n\t[GCC_BLSP1_UART6_APPS_CLK] = &gcc_blsp1_uart6_apps_clk.clkr,\n\t[GCC_BLSP2_AHB_CLK] = &gcc_blsp2_ahb_clk.clkr,\n\t[GCC_BLSP2_QUP1_I2C_APPS_CLK] = &gcc_blsp2_qup1_i2c_apps_clk.clkr,\n\t[GCC_BLSP2_QUP1_SPI_APPS_CLK] = &gcc_blsp2_qup1_spi_apps_clk.clkr,\n\t[GCC_BLSP2_QUP2_I2C_APPS_CLK] = &gcc_blsp2_qup2_i2c_apps_clk.clkr,\n\t[GCC_BLSP2_QUP2_SPI_APPS_CLK] = &gcc_blsp2_qup2_spi_apps_clk.clkr,\n\t[GCC_BLSP2_QUP3_I2C_APPS_CLK] = &gcc_blsp2_qup3_i2c_apps_clk.clkr,\n\t[GCC_BLSP2_QUP3_SPI_APPS_CLK] = &gcc_blsp2_qup3_spi_apps_clk.clkr,\n\t[GCC_BLSP2_QUP4_I2C_APPS_CLK] = &gcc_blsp2_qup4_i2c_apps_clk.clkr,\n\t[GCC_BLSP2_QUP4_SPI_APPS_CLK] = &gcc_blsp2_qup4_spi_apps_clk.clkr,\n\t[GCC_BLSP2_QUP5_I2C_APPS_CLK] = &gcc_blsp2_qup5_i2c_apps_clk.clkr,\n\t[GCC_BLSP2_QUP5_SPI_APPS_CLK] = &gcc_blsp2_qup5_spi_apps_clk.clkr,\n\t[GCC_BLSP2_QUP6_I2C_APPS_CLK] = &gcc_blsp2_qup6_i2c_apps_clk.clkr,\n\t[GCC_BLSP2_QUP6_SPI_APPS_CLK] = &gcc_blsp2_qup6_spi_apps_clk.clkr,\n\t[GCC_BLSP2_UART1_APPS_CLK] = &gcc_blsp2_uart1_apps_clk.clkr,\n\t[GCC_BLSP2_UART2_APPS_CLK] = &gcc_blsp2_uart2_apps_clk.clkr,\n\t[GCC_BLSP2_UART3_APPS_CLK] = &gcc_blsp2_uart3_apps_clk.clkr,\n\t[GCC_BLSP2_UART4_APPS_CLK] = &gcc_blsp2_uart4_apps_clk.clkr,\n\t[GCC_BLSP2_UART5_APPS_CLK] = &gcc_blsp2_uart5_apps_clk.clkr,\n\t[GCC_BLSP2_UART6_APPS_CLK] = &gcc_blsp2_uart6_apps_clk.clkr,\n\t[GCC_GP1_CLK] = &gcc_gp1_clk.clkr,\n\t[GCC_GP2_CLK] = &gcc_gp2_clk.clkr,\n\t[GCC_GP3_CLK] = &gcc_gp3_clk.clkr,\n\t[GCC_LPASS_Q6_AXI_CLK] = &gcc_lpass_q6_axi_clk.clkr,\n\t[GCC_MSS_Q6_BIMC_AXI_CLK] = &gcc_mss_q6_bimc_axi_clk.clkr,\n\t[GCC_PCIE_0_AUX_CLK] = &gcc_pcie_0_aux_clk.clkr,\n\t[GCC_PCIE_0_CFG_AHB_CLK] = &gcc_pcie_0_cfg_ahb_clk.clkr,\n\t[GCC_PCIE_0_MSTR_AXI_CLK] = &gcc_pcie_0_mstr_axi_clk.clkr,\n\t[GCC_PCIE_0_PIPE_CLK] = &gcc_pcie_0_pipe_clk.clkr,\n\t[GCC_PCIE_0_SLV_AXI_CLK] = &gcc_pcie_0_slv_axi_clk.clkr,\n\t[GCC_PCIE_1_AUX_CLK] = &gcc_pcie_1_aux_clk.clkr,\n\t[GCC_PCIE_1_CFG_AHB_CLK] = &gcc_pcie_1_cfg_ahb_clk.clkr,\n\t[GCC_PCIE_1_MSTR_AXI_CLK] = &gcc_pcie_1_mstr_axi_clk.clkr,\n\t[GCC_PCIE_1_PIPE_CLK] = &gcc_pcie_1_pipe_clk.clkr,\n\t[GCC_PCIE_1_SLV_AXI_CLK] = &gcc_pcie_1_slv_axi_clk.clkr,\n\t[GCC_PDM2_CLK] = &gcc_pdm2_clk.clkr,\n\t[GCC_PDM_AHB_CLK] = &gcc_pdm_ahb_clk.clkr,\n\t[GCC_SDCC1_AHB_CLK] = &gcc_sdcc1_ahb_clk.clkr,\n\t[GCC_SDCC1_APPS_CLK] = &gcc_sdcc1_apps_clk.clkr,\n\t[GCC_SDCC2_AHB_CLK] = &gcc_sdcc2_ahb_clk.clkr,\n\t[GCC_SDCC2_APPS_CLK] = &gcc_sdcc2_apps_clk.clkr,\n\t[GCC_SDCC3_AHB_CLK] = &gcc_sdcc3_ahb_clk.clkr,\n\t[GCC_SDCC3_APPS_CLK] = &gcc_sdcc3_apps_clk.clkr,\n\t[GCC_SDCC4_AHB_CLK] = &gcc_sdcc4_ahb_clk.clkr,\n\t[GCC_SDCC4_APPS_CLK] = &gcc_sdcc4_apps_clk.clkr,\n\t[GCC_SYS_NOC_UFS_AXI_CLK] = &gcc_sys_noc_ufs_axi_clk.clkr,\n\t[GCC_SYS_NOC_USB3_AXI_CLK] = &gcc_sys_noc_usb3_axi_clk.clkr,\n\t[GCC_TSIF_AHB_CLK] = &gcc_tsif_ahb_clk.clkr,\n\t[GCC_TSIF_REF_CLK] = &gcc_tsif_ref_clk.clkr,\n\t[GCC_UFS_AHB_CLK] = &gcc_ufs_ahb_clk.clkr,\n\t[GCC_UFS_AXI_CLK] = &gcc_ufs_axi_clk.clkr,\n\t[GCC_UFS_RX_CFG_CLK] = &gcc_ufs_rx_cfg_clk.clkr,\n\t[GCC_UFS_RX_SYMBOL_0_CLK] = &gcc_ufs_rx_symbol_0_clk.clkr,\n\t[GCC_UFS_RX_SYMBOL_1_CLK] = &gcc_ufs_rx_symbol_1_clk.clkr,\n\t[GCC_UFS_TX_CFG_CLK] = &gcc_ufs_tx_cfg_clk.clkr,\n\t[GCC_UFS_TX_SYMBOL_0_CLK] = &gcc_ufs_tx_symbol_0_clk.clkr,\n\t[GCC_UFS_TX_SYMBOL_1_CLK] = &gcc_ufs_tx_symbol_1_clk.clkr,\n\t[GCC_USB2_HS_PHY_SLEEP_CLK] = &gcc_usb2_hs_phy_sleep_clk.clkr,\n\t[GCC_USB30_MASTER_CLK] = &gcc_usb30_master_clk.clkr,\n\t[GCC_USB30_MOCK_UTMI_CLK] = &gcc_usb30_mock_utmi_clk.clkr,\n\t[GCC_USB30_SLEEP_CLK] = &gcc_usb30_sleep_clk.clkr,\n\t[GCC_USB3_PHY_AUX_CLK] = &gcc_usb3_phy_aux_clk.clkr,\n\t[GCC_USB3_PHY_PIPE_CLK] = &gcc_usb3_phy_pipe_clk.clkr,\n\t[GCC_USB_HS_AHB_CLK] = &gcc_usb_hs_ahb_clk.clkr,\n\t[GCC_USB_HS_SYSTEM_CLK] = &gcc_usb_hs_system_clk.clkr,\n\t[GCC_USB_PHY_CFG_AHB2PHY_CLK] = &gcc_usb_phy_cfg_ahb2phy_clk.clkr,\n\t[GPLL0_OUT_MMSSCC] = &gpll0_out_mmsscc.clkr,\n\t[GPLL0_OUT_MSSCC] = &gpll0_out_msscc.clkr,\n\t[PCIE_0_PHY_LDO] = &pcie_0_phy_ldo.clkr,\n\t[PCIE_1_PHY_LDO] = &pcie_1_phy_ldo.clkr,\n\t[UFS_PHY_LDO] = &ufs_phy_ldo.clkr,\n\t[USB_SS_PHY_LDO] = &usb_ss_phy_ldo.clkr,\n\t[GCC_BOOT_ROM_AHB_CLK] = &gcc_boot_rom_ahb_clk.clkr,\n\t[GCC_PRNG_AHB_CLK] = &gcc_prng_ahb_clk.clkr,\n\n\t \n\t[CONFIG_NOC_CLK_SRC] = NULL,\n\t[PERIPH_NOC_CLK_SRC] = NULL,\n\t[SYSTEM_NOC_CLK_SRC] = NULL,\n};\n\nstatic struct gdsc *gcc_msm8994_gdscs[] = {\n\t \n\t[PCIE_GDSC] = NULL,\n\t[PCIE_0_GDSC] = &pcie_0_gdsc,\n\t[PCIE_1_GDSC] = &pcie_1_gdsc,\n\t[USB30_GDSC] = &usb30_gdsc,\n\t[UFS_GDSC] = &ufs_gdsc,\n};\n\nstatic const struct qcom_reset_map gcc_msm8994_resets[] = {\n\t[USB3_PHY_RESET] = { 0x1400 },\n\t[USB3PHY_PHY_RESET] = { 0x1404 },\n\t[MSS_RESET] = { 0x1680 },\n\t[PCIE_PHY_0_RESET] = { 0x1b18 },\n\t[PCIE_PHY_1_RESET] = { 0x1b98 },\n\t[QUSB2_PHY_RESET] = { 0x04b8 },\n};\n\nstatic const struct regmap_config gcc_msm8994_regmap_config = {\n\t.reg_bits\t= 32,\n\t.reg_stride\t= 4,\n\t.val_bits\t= 32,\n\t.max_register\t= 0x2000,\n\t.fast_io\t= true,\n};\n\nstatic const struct qcom_cc_desc gcc_msm8994_desc = {\n\t.config = &gcc_msm8994_regmap_config,\n\t.clks = gcc_msm8994_clocks,\n\t.num_clks = ARRAY_SIZE(gcc_msm8994_clocks),\n\t.resets = gcc_msm8994_resets,\n\t.num_resets = ARRAY_SIZE(gcc_msm8994_resets),\n\t.gdscs = gcc_msm8994_gdscs,\n\t.num_gdscs = ARRAY_SIZE(gcc_msm8994_gdscs),\n};\n\nstatic const struct of_device_id gcc_msm8994_match_table[] = {\n\t{ .compatible = \"qcom,gcc-msm8992\" },\n\t{ .compatible = \"qcom,gcc-msm8994\" },  \n\t{}\n};\nMODULE_DEVICE_TABLE(of, gcc_msm8994_match_table);\n\nstatic int gcc_msm8994_probe(struct platform_device *pdev)\n{\n\tif (of_device_is_compatible(pdev->dev.of_node, \"qcom,gcc-msm8992\")) {\n\t\t \n\t\tgcc_msm8994_desc.clks[UFS_AXI_CLK_SRC] = NULL;\n\t\tgcc_msm8994_desc.clks[GCC_LPASS_Q6_AXI_CLK] = NULL;\n\t\tgcc_msm8994_desc.clks[UFS_PHY_LDO] = NULL;\n\t\tgcc_msm8994_desc.clks[GCC_UFS_AHB_CLK] = NULL;\n\t\tgcc_msm8994_desc.clks[GCC_UFS_AXI_CLK] = NULL;\n\t\tgcc_msm8994_desc.clks[GCC_UFS_RX_CFG_CLK] = NULL;\n\t\tgcc_msm8994_desc.clks[GCC_UFS_RX_SYMBOL_0_CLK] = NULL;\n\t\tgcc_msm8994_desc.clks[GCC_UFS_RX_SYMBOL_1_CLK] = NULL;\n\t\tgcc_msm8994_desc.clks[GCC_UFS_TX_CFG_CLK] = NULL;\n\t\tgcc_msm8994_desc.clks[GCC_UFS_TX_SYMBOL_0_CLK] = NULL;\n\t\tgcc_msm8994_desc.clks[GCC_UFS_TX_SYMBOL_1_CLK] = NULL;\n\n\t\tsdcc1_apps_clk_src.freq_tbl = ftbl_sdcc1_apps_clk_src_8992;\n\t\tblsp1_qup1_i2c_apps_clk_src.freq_tbl = ftbl_blsp1_qup_spi_apps_clk_src_8992;\n\t\tblsp1_qup2_i2c_apps_clk_src.freq_tbl = ftbl_blsp1_qup_spi_apps_clk_src_8992;\n\t\tblsp1_qup3_i2c_apps_clk_src.freq_tbl = ftbl_blsp1_qup_spi_apps_clk_src_8992;\n\t\tblsp1_qup4_i2c_apps_clk_src.freq_tbl = ftbl_blsp1_qup_spi_apps_clk_src_8992;\n\t\tblsp1_qup5_i2c_apps_clk_src.freq_tbl = ftbl_blsp1_qup_spi_apps_clk_src_8992;\n\t\tblsp1_qup6_i2c_apps_clk_src.freq_tbl = ftbl_blsp1_qup_spi_apps_clk_src_8992;\n\t\tblsp2_qup1_i2c_apps_clk_src.freq_tbl = ftbl_blsp1_qup_spi_apps_clk_src_8992;\n\t\tblsp2_qup2_i2c_apps_clk_src.freq_tbl = ftbl_blsp1_qup_spi_apps_clk_src_8992;\n\t\tblsp2_qup3_i2c_apps_clk_src.freq_tbl = ftbl_blsp1_qup_spi_apps_clk_src_8992;\n\t\tblsp2_qup4_i2c_apps_clk_src.freq_tbl = ftbl_blsp1_qup_spi_apps_clk_src_8992;\n\t\tblsp2_qup5_i2c_apps_clk_src.freq_tbl = ftbl_blsp1_qup_spi_apps_clk_src_8992;\n\t\tblsp2_qup6_i2c_apps_clk_src.freq_tbl = ftbl_blsp1_qup_spi_apps_clk_src_8992;\n\n\t\t \n\t\tgcc_msm8994_desc.clks[PCIE_1_AUX_CLK_SRC] = NULL;\n\t\tgcc_msm8994_desc.clks[PCIE_1_PIPE_CLK_SRC] = NULL;\n\t\tgcc_msm8994_desc.clks[PCIE_1_PHY_LDO] = NULL;\n\t\tgcc_msm8994_desc.clks[GCC_PCIE_1_AUX_CLK] = NULL;\n\t\tgcc_msm8994_desc.clks[GCC_PCIE_1_CFG_AHB_CLK] = NULL;\n\t\tgcc_msm8994_desc.clks[GCC_PCIE_1_MSTR_AXI_CLK] = NULL;\n\t\tgcc_msm8994_desc.clks[GCC_PCIE_1_PIPE_CLK] = NULL;\n\t\tgcc_msm8994_desc.clks[GCC_PCIE_1_SLV_AXI_CLK] = NULL;\n\t\tgcc_msm8994_desc.clks[GCC_SYS_NOC_UFS_AXI_CLK] = NULL;\n\t}\n\n\treturn qcom_cc_probe(pdev, &gcc_msm8994_desc);\n}\n\nstatic struct platform_driver gcc_msm8994_driver = {\n\t.probe\t\t= gcc_msm8994_probe,\n\t.driver\t\t= {\n\t\t.name\t= \"gcc-msm8994\",\n\t\t.of_match_table = gcc_msm8994_match_table,\n\t},\n};\n\nstatic int __init gcc_msm8994_init(void)\n{\n\treturn platform_driver_register(&gcc_msm8994_driver);\n}\ncore_initcall(gcc_msm8994_init);\n\nstatic void __exit gcc_msm8994_exit(void)\n{\n\tplatform_driver_unregister(&gcc_msm8994_driver);\n}\nmodule_exit(gcc_msm8994_exit);\n\nMODULE_DESCRIPTION(\"Qualcomm GCC MSM8994 Driver\");\nMODULE_LICENSE(\"GPL v2\");\nMODULE_ALIAS(\"platform:gcc-msm8994\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}