<stg><name>relu_stage_0</name>


<trans_list>

<trans id="1216" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1181" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1182" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1183" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1184" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1185" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1186" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1187" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1188" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1189" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1190" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1191" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1192" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1193" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1194" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1195" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1196" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1197" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1198" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1199" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1200" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1201" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1202" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1203" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1204" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1205" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1206" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1207" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1208" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1209" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1210" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1211" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1212" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1213" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="7" op_0_bw="32">
<![CDATA[
:0 %i1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %v16_0_0_0_addr = getelementptr i32 %v16_0_0_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %v16_0_0_0_addr_1 = getelementptr i32 %v16_0_0_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %v16_0_0_0_addr_2 = getelementptr i32 %v16_0_0_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %v16_0_0_0_addr_3 = getelementptr i32 %v16_0_0_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_3"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %v16_0_0_0_addr_4 = getelementptr i32 %v16_0_0_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_4"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %v16_0_0_0_addr_5 = getelementptr i32 %v16_0_0_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_5"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %v16_0_0_0_addr_6 = getelementptr i32 %v16_0_0_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_6"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %v16_0_0_0_addr_7 = getelementptr i32 %v16_0_0_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_7"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %v16_0_0_0_addr_8 = getelementptr i32 %v16_0_0_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_8"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %v16_0_0_0_addr_9 = getelementptr i32 %v16_0_0_0, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_9"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %v16_0_0_0_addr_10 = getelementptr i32 %v16_0_0_0, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_10"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12 %v16_0_0_0_addr_11 = getelementptr i32 %v16_0_0_0, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_11"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %v16_0_0_0_addr_12 = getelementptr i32 %v16_0_0_0, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_12"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %v16_0_0_0_addr_13 = getelementptr i32 %v16_0_0_0, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_13"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15 %v16_0_0_0_addr_14 = getelementptr i32 %v16_0_0_0, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_14"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16 %v16_0_0_0_addr_15 = getelementptr i32 %v16_0_0_0, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_15"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17 %v16_0_0_0_addr_16 = getelementptr i32 %v16_0_0_0, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_16"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18 %v16_0_0_0_addr_17 = getelementptr i32 %v16_0_0_0, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_17"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19 %v16_0_0_0_addr_18 = getelementptr i32 %v16_0_0_0, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_18"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20 %v16_0_0_0_addr_19 = getelementptr i32 %v16_0_0_0, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_19"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21 %v16_0_0_0_addr_20 = getelementptr i32 %v16_0_0_0, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_20"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22 %v16_0_0_0_addr_21 = getelementptr i32 %v16_0_0_0, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_21"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23 %v16_0_0_0_addr_22 = getelementptr i32 %v16_0_0_0, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_22"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24 %v16_0_0_0_addr_23 = getelementptr i32 %v16_0_0_0, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_23"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25 %v16_0_0_0_addr_24 = getelementptr i32 %v16_0_0_0, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_24"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26 %v16_0_0_0_addr_25 = getelementptr i32 %v16_0_0_0, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_25"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27 %v16_0_0_0_addr_26 = getelementptr i32 %v16_0_0_0, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_26"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28 %v16_0_0_0_addr_27 = getelementptr i32 %v16_0_0_0, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_27"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29 %v16_0_0_0_addr_28 = getelementptr i32 %v16_0_0_0, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_28"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30 %v16_0_0_0_addr_29 = getelementptr i32 %v16_0_0_0, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_29"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31 %v16_0_0_0_addr_30 = getelementptr i32 %v16_0_0_0, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_30"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32 %v16_0_0_0_addr_31 = getelementptr i32 %v16_0_0_0, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_31"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33 %v16_0_0_0_addr_32 = getelementptr i32 %v16_0_0_0, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_32"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34 %v16_0_0_0_addr_33 = getelementptr i32 %v16_0_0_0, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_33"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35 %v16_0_0_0_addr_34 = getelementptr i32 %v16_0_0_0, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_34"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36 %v16_0_0_0_addr_35 = getelementptr i32 %v16_0_0_0, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_35"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37 %v16_0_0_0_addr_36 = getelementptr i32 %v16_0_0_0, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_36"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38 %v16_0_0_0_addr_37 = getelementptr i32 %v16_0_0_0, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_37"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39 %v16_0_0_0_addr_38 = getelementptr i32 %v16_0_0_0, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_38"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40 %v16_0_0_0_addr_39 = getelementptr i32 %v16_0_0_0, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_39"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41 %v16_0_0_0_addr_40 = getelementptr i32 %v16_0_0_0, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_40"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42 %v16_0_0_0_addr_41 = getelementptr i32 %v16_0_0_0, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_41"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43 %v16_0_0_0_addr_42 = getelementptr i32 %v16_0_0_0, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_42"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44 %v16_0_0_0_addr_43 = getelementptr i32 %v16_0_0_0, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_43"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45 %v16_0_0_0_addr_44 = getelementptr i32 %v16_0_0_0, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_44"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46 %v16_0_0_0_addr_45 = getelementptr i32 %v16_0_0_0, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_45"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47 %v16_0_0_0_addr_46 = getelementptr i32 %v16_0_0_0, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_46"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48 %v16_0_0_0_addr_47 = getelementptr i32 %v16_0_0_0, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_47"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49 %v16_0_0_0_addr_48 = getelementptr i32 %v16_0_0_0, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_48"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50 %v16_0_0_0_addr_49 = getelementptr i32 %v16_0_0_0, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_49"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51 %v16_0_0_0_addr_50 = getelementptr i32 %v16_0_0_0, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_50"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52 %v16_0_0_0_addr_51 = getelementptr i32 %v16_0_0_0, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_51"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53 %v16_0_0_0_addr_52 = getelementptr i32 %v16_0_0_0, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_52"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54 %v16_0_0_0_addr_53 = getelementptr i32 %v16_0_0_0, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_53"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55 %v16_0_0_0_addr_54 = getelementptr i32 %v16_0_0_0, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_54"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56 %v16_0_0_0_addr_55 = getelementptr i32 %v16_0_0_0, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_55"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57 %v16_0_0_0_addr_56 = getelementptr i32 %v16_0_0_0, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_56"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58 %v16_0_0_0_addr_57 = getelementptr i32 %v16_0_0_0, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_57"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59 %v16_0_0_0_addr_58 = getelementptr i32 %v16_0_0_0, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_58"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60 %v16_0_0_0_addr_59 = getelementptr i32 %v16_0_0_0, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_59"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61 %v16_0_0_0_addr_60 = getelementptr i32 %v16_0_0_0, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_60"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62 %v16_0_0_0_addr_61 = getelementptr i32 %v16_0_0_0, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_61"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63 %v16_0_0_0_addr_62 = getelementptr i32 %v16_0_0_0, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_62"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64 %v16_0_0_0_addr_63 = getelementptr i32 %v16_0_0_0, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="v16_0_0_0_addr_63"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
:65 %store_ln57 = store i7 0, i7 %i1

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
:66 %br_ln57 = br void

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0 %i1_1 = load i7 %i1

]]></Node>
<StgValue><ssdm name="i1_1"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str6

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %icmp_ln57 = icmp_eq  i7 %i1_1, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln57"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %add_ln57 = add i7 %i1_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln57"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln57 = br i1 %icmp_ln57, void %.split4, void

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split4:900 %store_ln57 = store i7 %add_ln57, i7 %i1

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="112" st_id="2" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:193 %readreq_ln85 = readreq void @_ssdm_op_ReadReq, i32 %v16_0_0_0, i32 2

]]></Node>
<StgValue><ssdm name="readreq_ln85"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:195 %v18_0 = load i6 %v16_0_0_0_addr

]]></Node>
<StgValue><ssdm name="v18_0"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:196 %v18_1 = load i6 %v16_0_0_0_addr_1

]]></Node>
<StgValue><ssdm name="v18_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="115" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:195 %v18_0 = load i6 %v16_0_0_0_addr

]]></Node>
<StgValue><ssdm name="v18_0"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:196 %v18_1 = load i6 %v16_0_0_0_addr_1

]]></Node>
<StgValue><ssdm name="v18_1"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:197 %v18_2 = load i6 %v16_0_0_0_addr_2

]]></Node>
<StgValue><ssdm name="v18_2"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:198 %v18_3 = load i6 %v16_0_0_0_addr_3

]]></Node>
<StgValue><ssdm name="v18_3"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:266 %tmp_1 = fcmp_ogt  i32 %v18_0, i32 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:276 %tmp_3 = fcmp_ogt  i32 %v18_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="0">
<![CDATA[
:0 %ret_ln73 = ret

]]></Node>
<StgValue><ssdm name="ret_ln73"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
.split4:0 %tmp_127 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %i1_1, i6 0

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="13">
<![CDATA[
.split4:1 %zext_ln70 = zext i13 %tmp_127

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:2 %v15_addr = getelementptr i32 %v15, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="v15_addr"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:3 %or_ln70 = or i13 %tmp_127, i13 1

]]></Node>
<StgValue><ssdm name="or_ln70"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:4 %tmp_128 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:5 %v15_addr_1 = getelementptr i32 %v15, i64 0, i64 %tmp_128

]]></Node>
<StgValue><ssdm name="v15_addr_1"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:197 %v18_2 = load i6 %v16_0_0_0_addr_2

]]></Node>
<StgValue><ssdm name="v18_2"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:198 %v18_3 = load i6 %v16_0_0_0_addr_3

]]></Node>
<StgValue><ssdm name="v18_3"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:199 %v18_4 = load i6 %v16_0_0_0_addr_4

]]></Node>
<StgValue><ssdm name="v18_4"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:200 %v18_5 = load i6 %v16_0_0_0_addr_5

]]></Node>
<StgValue><ssdm name="v18_5"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32">
<![CDATA[
.split4:260 %bitcast_ln68 = bitcast i32 %v18_0

]]></Node>
<StgValue><ssdm name="bitcast_ln68"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:261 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="23" op_0_bw="32">
<![CDATA[
.split4:262 %trunc_ln68 = trunc i32 %bitcast_ln68

]]></Node>
<StgValue><ssdm name="trunc_ln68"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:263 %icmp_ln68 = icmp_ne  i8 %tmp, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:264 %icmp_ln68_1 = icmp_eq  i23 %trunc_ln68, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_1"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:265 %or_ln68 = or i1 %icmp_ln68_1, i1 %icmp_ln68

]]></Node>
<StgValue><ssdm name="or_ln68"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:266 %tmp_1 = fcmp_ogt  i32 %v18_0, i32 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:267 %and_ln68 = and i1 %or_ln68, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="and_ln68"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:268 %select_ln69 = select i1 %and_ln68, i32 %v18_0, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:269 %store_ln70 = store i32 %select_ln69, i12 %v15_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32">
<![CDATA[
.split4:270 %bitcast_ln68_1 = bitcast i32 %v18_1

]]></Node>
<StgValue><ssdm name="bitcast_ln68_1"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:271 %tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="23" op_0_bw="32">
<![CDATA[
.split4:272 %trunc_ln68_1 = trunc i32 %bitcast_ln68_1

]]></Node>
<StgValue><ssdm name="trunc_ln68_1"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:273 %icmp_ln68_2 = icmp_ne  i8 %tmp_2, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_2"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:274 %icmp_ln68_3 = icmp_eq  i23 %trunc_ln68_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_3"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:275 %or_ln68_1 = or i1 %icmp_ln68_3, i1 %icmp_ln68_2

]]></Node>
<StgValue><ssdm name="or_ln68_1"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:276 %tmp_3 = fcmp_ogt  i32 %v18_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:277 %and_ln68_1 = and i1 %or_ln68_1, i1 %tmp_3

]]></Node>
<StgValue><ssdm name="and_ln68_1"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:278 %select_ln69_1 = select i1 %and_ln68_1, i32 %v18_1, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_1"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:279 %store_ln70 = store i32 %select_ln69_1, i12 %v15_addr_1

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:286 %tmp_5 = fcmp_ogt  i32 %v18_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:296 %tmp_7 = fcmp_ogt  i32 %v18_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:6 %or_ln70_1 = or i13 %tmp_127, i13 2

]]></Node>
<StgValue><ssdm name="or_ln70_1"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:7 %tmp_129 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_1

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:8 %v15_addr_2 = getelementptr i32 %v15, i64 0, i64 %tmp_129

]]></Node>
<StgValue><ssdm name="v15_addr_2"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:9 %or_ln70_2 = or i13 %tmp_127, i13 3

]]></Node>
<StgValue><ssdm name="or_ln70_2"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:10 %tmp_130 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_2

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:11 %v15_addr_3 = getelementptr i32 %v15, i64 0, i64 %tmp_130

]]></Node>
<StgValue><ssdm name="v15_addr_3"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:199 %v18_4 = load i6 %v16_0_0_0_addr_4

]]></Node>
<StgValue><ssdm name="v18_4"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:200 %v18_5 = load i6 %v16_0_0_0_addr_5

]]></Node>
<StgValue><ssdm name="v18_5"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:201 %v18_6 = load i6 %v16_0_0_0_addr_6

]]></Node>
<StgValue><ssdm name="v18_6"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:202 %v18_7 = load i6 %v16_0_0_0_addr_7

]]></Node>
<StgValue><ssdm name="v18_7"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32">
<![CDATA[
.split4:280 %bitcast_ln68_2 = bitcast i32 %v18_2

]]></Node>
<StgValue><ssdm name="bitcast_ln68_2"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:281 %tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_2, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="23" op_0_bw="32">
<![CDATA[
.split4:282 %trunc_ln68_2 = trunc i32 %bitcast_ln68_2

]]></Node>
<StgValue><ssdm name="trunc_ln68_2"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:283 %icmp_ln68_4 = icmp_ne  i8 %tmp_4, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_4"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:284 %icmp_ln68_5 = icmp_eq  i23 %trunc_ln68_2, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_5"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:285 %or_ln68_2 = or i1 %icmp_ln68_5, i1 %icmp_ln68_4

]]></Node>
<StgValue><ssdm name="or_ln68_2"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:286 %tmp_5 = fcmp_ogt  i32 %v18_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:287 %and_ln68_2 = and i1 %or_ln68_2, i1 %tmp_5

]]></Node>
<StgValue><ssdm name="and_ln68_2"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:288 %select_ln69_2 = select i1 %and_ln68_2, i32 %v18_2, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_2"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:289 %store_ln70 = store i32 %select_ln69_2, i12 %v15_addr_2

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32">
<![CDATA[
.split4:290 %bitcast_ln68_3 = bitcast i32 %v18_3

]]></Node>
<StgValue><ssdm name="bitcast_ln68_3"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:291 %tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_3, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="23" op_0_bw="32">
<![CDATA[
.split4:292 %trunc_ln68_3 = trunc i32 %bitcast_ln68_3

]]></Node>
<StgValue><ssdm name="trunc_ln68_3"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:293 %icmp_ln68_6 = icmp_ne  i8 %tmp_6, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_6"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:294 %icmp_ln68_7 = icmp_eq  i23 %trunc_ln68_3, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_7"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:295 %or_ln68_3 = or i1 %icmp_ln68_7, i1 %icmp_ln68_6

]]></Node>
<StgValue><ssdm name="or_ln68_3"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:296 %tmp_7 = fcmp_ogt  i32 %v18_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:297 %and_ln68_3 = and i1 %or_ln68_3, i1 %tmp_7

]]></Node>
<StgValue><ssdm name="and_ln68_3"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:298 %select_ln69_3 = select i1 %and_ln68_3, i32 %v18_3, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_3"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:299 %store_ln70 = store i32 %select_ln69_3, i12 %v15_addr_3

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:306 %tmp_9 = fcmp_ogt  i32 %v18_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:316 %tmp_10 = fcmp_ogt  i32 %v18_5, i32 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="185" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:12 %or_ln70_3 = or i13 %tmp_127, i13 4

]]></Node>
<StgValue><ssdm name="or_ln70_3"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:13 %tmp_131 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_3

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:14 %v15_addr_4 = getelementptr i32 %v15, i64 0, i64 %tmp_131

]]></Node>
<StgValue><ssdm name="v15_addr_4"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:15 %or_ln70_4 = or i13 %tmp_127, i13 5

]]></Node>
<StgValue><ssdm name="or_ln70_4"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:16 %tmp_132 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_4

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:17 %v15_addr_5 = getelementptr i32 %v15, i64 0, i64 %tmp_132

]]></Node>
<StgValue><ssdm name="v15_addr_5"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:201 %v18_6 = load i6 %v16_0_0_0_addr_6

]]></Node>
<StgValue><ssdm name="v18_6"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:202 %v18_7 = load i6 %v16_0_0_0_addr_7

]]></Node>
<StgValue><ssdm name="v18_7"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:203 %v18_8 = load i6 %v16_0_0_0_addr_8

]]></Node>
<StgValue><ssdm name="v18_8"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:204 %v18_9 = load i6 %v16_0_0_0_addr_9

]]></Node>
<StgValue><ssdm name="v18_9"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32">
<![CDATA[
.split4:300 %bitcast_ln68_4 = bitcast i32 %v18_4

]]></Node>
<StgValue><ssdm name="bitcast_ln68_4"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:301 %tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_4, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="23" op_0_bw="32">
<![CDATA[
.split4:302 %trunc_ln68_4 = trunc i32 %bitcast_ln68_4

]]></Node>
<StgValue><ssdm name="trunc_ln68_4"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:303 %icmp_ln68_8 = icmp_ne  i8 %tmp_8, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_8"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:304 %icmp_ln68_9 = icmp_eq  i23 %trunc_ln68_4, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_9"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:305 %or_ln68_4 = or i1 %icmp_ln68_9, i1 %icmp_ln68_8

]]></Node>
<StgValue><ssdm name="or_ln68_4"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:306 %tmp_9 = fcmp_ogt  i32 %v18_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:307 %and_ln68_4 = and i1 %or_ln68_4, i1 %tmp_9

]]></Node>
<StgValue><ssdm name="and_ln68_4"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:308 %select_ln69_4 = select i1 %and_ln68_4, i32 %v18_4, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_4"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:309 %store_ln70 = store i32 %select_ln69_4, i12 %v15_addr_4

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32">
<![CDATA[
.split4:310 %bitcast_ln68_5 = bitcast i32 %v18_5

]]></Node>
<StgValue><ssdm name="bitcast_ln68_5"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:311 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_5, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="23" op_0_bw="32">
<![CDATA[
.split4:312 %trunc_ln68_5 = trunc i32 %bitcast_ln68_5

]]></Node>
<StgValue><ssdm name="trunc_ln68_5"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:313 %icmp_ln68_10 = icmp_ne  i8 %tmp_s, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_10"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:314 %icmp_ln68_11 = icmp_eq  i23 %trunc_ln68_5, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_11"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:315 %or_ln68_5 = or i1 %icmp_ln68_11, i1 %icmp_ln68_10

]]></Node>
<StgValue><ssdm name="or_ln68_5"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:316 %tmp_10 = fcmp_ogt  i32 %v18_5, i32 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:317 %and_ln68_5 = and i1 %or_ln68_5, i1 %tmp_10

]]></Node>
<StgValue><ssdm name="and_ln68_5"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:318 %select_ln69_5 = select i1 %and_ln68_5, i32 %v18_5, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_5"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:319 %store_ln70 = store i32 %select_ln69_5, i12 %v15_addr_5

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:326 %tmp_12 = fcmp_ogt  i32 %v18_6, i32 0

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:336 %tmp_14 = fcmp_ogt  i32 %v18_7, i32 0

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="217" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:18 %or_ln70_5 = or i13 %tmp_127, i13 6

]]></Node>
<StgValue><ssdm name="or_ln70_5"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:19 %tmp_133 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_5

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:20 %v15_addr_6 = getelementptr i32 %v15, i64 0, i64 %tmp_133

]]></Node>
<StgValue><ssdm name="v15_addr_6"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:21 %or_ln70_6 = or i13 %tmp_127, i13 7

]]></Node>
<StgValue><ssdm name="or_ln70_6"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:22 %tmp_134 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_6

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:23 %v15_addr_7 = getelementptr i32 %v15, i64 0, i64 %tmp_134

]]></Node>
<StgValue><ssdm name="v15_addr_7"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:203 %v18_8 = load i6 %v16_0_0_0_addr_8

]]></Node>
<StgValue><ssdm name="v18_8"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:204 %v18_9 = load i6 %v16_0_0_0_addr_9

]]></Node>
<StgValue><ssdm name="v18_9"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:205 %v18_10 = load i6 %v16_0_0_0_addr_10

]]></Node>
<StgValue><ssdm name="v18_10"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:206 %v18_11 = load i6 %v16_0_0_0_addr_11

]]></Node>
<StgValue><ssdm name="v18_11"/></StgValue>
</operation>

<operation id="227" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32">
<![CDATA[
.split4:320 %bitcast_ln68_6 = bitcast i32 %v18_6

]]></Node>
<StgValue><ssdm name="bitcast_ln68_6"/></StgValue>
</operation>

<operation id="228" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:321 %tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_6, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="229" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="23" op_0_bw="32">
<![CDATA[
.split4:322 %trunc_ln68_6 = trunc i32 %bitcast_ln68_6

]]></Node>
<StgValue><ssdm name="trunc_ln68_6"/></StgValue>
</operation>

<operation id="230" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:323 %icmp_ln68_12 = icmp_ne  i8 %tmp_11, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_12"/></StgValue>
</operation>

<operation id="231" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:324 %icmp_ln68_13 = icmp_eq  i23 %trunc_ln68_6, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_13"/></StgValue>
</operation>

<operation id="232" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:325 %or_ln68_6 = or i1 %icmp_ln68_13, i1 %icmp_ln68_12

]]></Node>
<StgValue><ssdm name="or_ln68_6"/></StgValue>
</operation>

<operation id="233" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:326 %tmp_12 = fcmp_ogt  i32 %v18_6, i32 0

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="234" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:327 %and_ln68_6 = and i1 %or_ln68_6, i1 %tmp_12

]]></Node>
<StgValue><ssdm name="and_ln68_6"/></StgValue>
</operation>

<operation id="235" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:328 %select_ln69_6 = select i1 %and_ln68_6, i32 %v18_6, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_6"/></StgValue>
</operation>

<operation id="236" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:329 %store_ln70 = store i32 %select_ln69_6, i12 %v15_addr_6

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="237" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32">
<![CDATA[
.split4:330 %bitcast_ln68_7 = bitcast i32 %v18_7

]]></Node>
<StgValue><ssdm name="bitcast_ln68_7"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:331 %tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_7, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="23" op_0_bw="32">
<![CDATA[
.split4:332 %trunc_ln68_7 = trunc i32 %bitcast_ln68_7

]]></Node>
<StgValue><ssdm name="trunc_ln68_7"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:333 %icmp_ln68_14 = icmp_ne  i8 %tmp_13, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_14"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:334 %icmp_ln68_15 = icmp_eq  i23 %trunc_ln68_7, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_15"/></StgValue>
</operation>

<operation id="242" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:335 %or_ln68_7 = or i1 %icmp_ln68_15, i1 %icmp_ln68_14

]]></Node>
<StgValue><ssdm name="or_ln68_7"/></StgValue>
</operation>

<operation id="243" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:336 %tmp_14 = fcmp_ogt  i32 %v18_7, i32 0

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="244" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:337 %and_ln68_7 = and i1 %or_ln68_7, i1 %tmp_14

]]></Node>
<StgValue><ssdm name="and_ln68_7"/></StgValue>
</operation>

<operation id="245" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:338 %select_ln69_7 = select i1 %and_ln68_7, i32 %v18_7, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_7"/></StgValue>
</operation>

<operation id="246" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:339 %store_ln70 = store i32 %select_ln69_7, i12 %v15_addr_7

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:346 %tmp_16 = fcmp_ogt  i32 %v18_8, i32 0

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:356 %tmp_18 = fcmp_ogt  i32 %v18_9, i32 0

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="249" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:24 %or_ln70_7 = or i13 %tmp_127, i13 8

]]></Node>
<StgValue><ssdm name="or_ln70_7"/></StgValue>
</operation>

<operation id="250" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:25 %tmp_135 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_7

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="251" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:26 %v15_addr_8 = getelementptr i32 %v15, i64 0, i64 %tmp_135

]]></Node>
<StgValue><ssdm name="v15_addr_8"/></StgValue>
</operation>

<operation id="252" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:27 %or_ln70_8 = or i13 %tmp_127, i13 9

]]></Node>
<StgValue><ssdm name="or_ln70_8"/></StgValue>
</operation>

<operation id="253" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:28 %tmp_136 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_8

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="254" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:29 %v15_addr_9 = getelementptr i32 %v15, i64 0, i64 %tmp_136

]]></Node>
<StgValue><ssdm name="v15_addr_9"/></StgValue>
</operation>

<operation id="255" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:205 %v18_10 = load i6 %v16_0_0_0_addr_10

]]></Node>
<StgValue><ssdm name="v18_10"/></StgValue>
</operation>

<operation id="256" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:206 %v18_11 = load i6 %v16_0_0_0_addr_11

]]></Node>
<StgValue><ssdm name="v18_11"/></StgValue>
</operation>

<operation id="257" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:207 %v18_12 = load i6 %v16_0_0_0_addr_12

]]></Node>
<StgValue><ssdm name="v18_12"/></StgValue>
</operation>

<operation id="258" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:208 %v18_13 = load i6 %v16_0_0_0_addr_13

]]></Node>
<StgValue><ssdm name="v18_13"/></StgValue>
</operation>

<operation id="259" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32">
<![CDATA[
.split4:340 %bitcast_ln68_8 = bitcast i32 %v18_8

]]></Node>
<StgValue><ssdm name="bitcast_ln68_8"/></StgValue>
</operation>

<operation id="260" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:341 %tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_8, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="261" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="23" op_0_bw="32">
<![CDATA[
.split4:342 %trunc_ln68_8 = trunc i32 %bitcast_ln68_8

]]></Node>
<StgValue><ssdm name="trunc_ln68_8"/></StgValue>
</operation>

<operation id="262" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:343 %icmp_ln68_16 = icmp_ne  i8 %tmp_15, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_16"/></StgValue>
</operation>

<operation id="263" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:344 %icmp_ln68_17 = icmp_eq  i23 %trunc_ln68_8, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_17"/></StgValue>
</operation>

<operation id="264" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:345 %or_ln68_8 = or i1 %icmp_ln68_17, i1 %icmp_ln68_16

]]></Node>
<StgValue><ssdm name="or_ln68_8"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:346 %tmp_16 = fcmp_ogt  i32 %v18_8, i32 0

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="266" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:347 %and_ln68_8 = and i1 %or_ln68_8, i1 %tmp_16

]]></Node>
<StgValue><ssdm name="and_ln68_8"/></StgValue>
</operation>

<operation id="267" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:348 %select_ln69_8 = select i1 %and_ln68_8, i32 %v18_8, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_8"/></StgValue>
</operation>

<operation id="268" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:349 %store_ln70 = store i32 %select_ln69_8, i12 %v15_addr_8

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="269" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32">
<![CDATA[
.split4:350 %bitcast_ln68_9 = bitcast i32 %v18_9

]]></Node>
<StgValue><ssdm name="bitcast_ln68_9"/></StgValue>
</operation>

<operation id="270" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:351 %tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_9, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="271" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="23" op_0_bw="32">
<![CDATA[
.split4:352 %trunc_ln68_9 = trunc i32 %bitcast_ln68_9

]]></Node>
<StgValue><ssdm name="trunc_ln68_9"/></StgValue>
</operation>

<operation id="272" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:353 %icmp_ln68_18 = icmp_ne  i8 %tmp_17, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_18"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:354 %icmp_ln68_19 = icmp_eq  i23 %trunc_ln68_9, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_19"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:355 %or_ln68_9 = or i1 %icmp_ln68_19, i1 %icmp_ln68_18

]]></Node>
<StgValue><ssdm name="or_ln68_9"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:356 %tmp_18 = fcmp_ogt  i32 %v18_9, i32 0

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:357 %and_ln68_9 = and i1 %or_ln68_9, i1 %tmp_18

]]></Node>
<StgValue><ssdm name="and_ln68_9"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:358 %select_ln69_9 = select i1 %and_ln68_9, i32 %v18_9, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_9"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:359 %store_ln70 = store i32 %select_ln69_9, i12 %v15_addr_9

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:366 %tmp_20 = fcmp_ogt  i32 %v18_10, i32 0

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:376 %tmp_22 = fcmp_ogt  i32 %v18_11, i32 0

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="281" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:30 %or_ln70_9 = or i13 %tmp_127, i13 10

]]></Node>
<StgValue><ssdm name="or_ln70_9"/></StgValue>
</operation>

<operation id="282" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:31 %tmp_137 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_9

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="283" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:32 %v15_addr_10 = getelementptr i32 %v15, i64 0, i64 %tmp_137

]]></Node>
<StgValue><ssdm name="v15_addr_10"/></StgValue>
</operation>

<operation id="284" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:33 %or_ln70_10 = or i13 %tmp_127, i13 11

]]></Node>
<StgValue><ssdm name="or_ln70_10"/></StgValue>
</operation>

<operation id="285" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:34 %tmp_138 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_10

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="286" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:35 %v15_addr_11 = getelementptr i32 %v15, i64 0, i64 %tmp_138

]]></Node>
<StgValue><ssdm name="v15_addr_11"/></StgValue>
</operation>

<operation id="287" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:207 %v18_12 = load i6 %v16_0_0_0_addr_12

]]></Node>
<StgValue><ssdm name="v18_12"/></StgValue>
</operation>

<operation id="288" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:208 %v18_13 = load i6 %v16_0_0_0_addr_13

]]></Node>
<StgValue><ssdm name="v18_13"/></StgValue>
</operation>

<operation id="289" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:209 %v18_14 = load i6 %v16_0_0_0_addr_14

]]></Node>
<StgValue><ssdm name="v18_14"/></StgValue>
</operation>

<operation id="290" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:210 %v18_15 = load i6 %v16_0_0_0_addr_15

]]></Node>
<StgValue><ssdm name="v18_15"/></StgValue>
</operation>

<operation id="291" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32">
<![CDATA[
.split4:360 %bitcast_ln68_10 = bitcast i32 %v18_10

]]></Node>
<StgValue><ssdm name="bitcast_ln68_10"/></StgValue>
</operation>

<operation id="292" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:361 %tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_10, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="293" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="23" op_0_bw="32">
<![CDATA[
.split4:362 %trunc_ln68_10 = trunc i32 %bitcast_ln68_10

]]></Node>
<StgValue><ssdm name="trunc_ln68_10"/></StgValue>
</operation>

<operation id="294" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:363 %icmp_ln68_20 = icmp_ne  i8 %tmp_19, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_20"/></StgValue>
</operation>

<operation id="295" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:364 %icmp_ln68_21 = icmp_eq  i23 %trunc_ln68_10, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_21"/></StgValue>
</operation>

<operation id="296" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:365 %or_ln68_10 = or i1 %icmp_ln68_21, i1 %icmp_ln68_20

]]></Node>
<StgValue><ssdm name="or_ln68_10"/></StgValue>
</operation>

<operation id="297" st_id="9" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:366 %tmp_20 = fcmp_ogt  i32 %v18_10, i32 0

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="298" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:367 %and_ln68_10 = and i1 %or_ln68_10, i1 %tmp_20

]]></Node>
<StgValue><ssdm name="and_ln68_10"/></StgValue>
</operation>

<operation id="299" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:368 %select_ln69_10 = select i1 %and_ln68_10, i32 %v18_10, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_10"/></StgValue>
</operation>

<operation id="300" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:369 %store_ln70 = store i32 %select_ln69_10, i12 %v15_addr_10

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="301" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32">
<![CDATA[
.split4:370 %bitcast_ln68_11 = bitcast i32 %v18_11

]]></Node>
<StgValue><ssdm name="bitcast_ln68_11"/></StgValue>
</operation>

<operation id="302" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:371 %tmp_21 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_11, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="303" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="23" op_0_bw="32">
<![CDATA[
.split4:372 %trunc_ln68_11 = trunc i32 %bitcast_ln68_11

]]></Node>
<StgValue><ssdm name="trunc_ln68_11"/></StgValue>
</operation>

<operation id="304" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:373 %icmp_ln68_22 = icmp_ne  i8 %tmp_21, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_22"/></StgValue>
</operation>

<operation id="305" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:374 %icmp_ln68_23 = icmp_eq  i23 %trunc_ln68_11, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_23"/></StgValue>
</operation>

<operation id="306" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:375 %or_ln68_11 = or i1 %icmp_ln68_23, i1 %icmp_ln68_22

]]></Node>
<StgValue><ssdm name="or_ln68_11"/></StgValue>
</operation>

<operation id="307" st_id="9" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:376 %tmp_22 = fcmp_ogt  i32 %v18_11, i32 0

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="308" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:377 %and_ln68_11 = and i1 %or_ln68_11, i1 %tmp_22

]]></Node>
<StgValue><ssdm name="and_ln68_11"/></StgValue>
</operation>

<operation id="309" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:378 %select_ln69_11 = select i1 %and_ln68_11, i32 %v18_11, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_11"/></StgValue>
</operation>

<operation id="310" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:379 %store_ln70 = store i32 %select_ln69_11, i12 %v15_addr_11

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="311" st_id="9" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:386 %tmp_24 = fcmp_ogt  i32 %v18_12, i32 0

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="312" st_id="9" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:396 %tmp_26 = fcmp_ogt  i32 %v18_13, i32 0

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="313" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:36 %or_ln70_11 = or i13 %tmp_127, i13 12

]]></Node>
<StgValue><ssdm name="or_ln70_11"/></StgValue>
</operation>

<operation id="314" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:37 %tmp_139 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_11

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="315" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:38 %v15_addr_12 = getelementptr i32 %v15, i64 0, i64 %tmp_139

]]></Node>
<StgValue><ssdm name="v15_addr_12"/></StgValue>
</operation>

<operation id="316" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:39 %or_ln70_12 = or i13 %tmp_127, i13 13

]]></Node>
<StgValue><ssdm name="or_ln70_12"/></StgValue>
</operation>

<operation id="317" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:40 %tmp_140 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_12

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="318" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:41 %v15_addr_13 = getelementptr i32 %v15, i64 0, i64 %tmp_140

]]></Node>
<StgValue><ssdm name="v15_addr_13"/></StgValue>
</operation>

<operation id="319" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:209 %v18_14 = load i6 %v16_0_0_0_addr_14

]]></Node>
<StgValue><ssdm name="v18_14"/></StgValue>
</operation>

<operation id="320" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:210 %v18_15 = load i6 %v16_0_0_0_addr_15

]]></Node>
<StgValue><ssdm name="v18_15"/></StgValue>
</operation>

<operation id="321" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:211 %v18_16 = load i6 %v16_0_0_0_addr_16

]]></Node>
<StgValue><ssdm name="v18_16"/></StgValue>
</operation>

<operation id="322" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:212 %v18_17 = load i6 %v16_0_0_0_addr_17

]]></Node>
<StgValue><ssdm name="v18_17"/></StgValue>
</operation>

<operation id="323" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32">
<![CDATA[
.split4:380 %bitcast_ln68_12 = bitcast i32 %v18_12

]]></Node>
<StgValue><ssdm name="bitcast_ln68_12"/></StgValue>
</operation>

<operation id="324" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:381 %tmp_23 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_12, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="325" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="23" op_0_bw="32">
<![CDATA[
.split4:382 %trunc_ln68_12 = trunc i32 %bitcast_ln68_12

]]></Node>
<StgValue><ssdm name="trunc_ln68_12"/></StgValue>
</operation>

<operation id="326" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:383 %icmp_ln68_24 = icmp_ne  i8 %tmp_23, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_24"/></StgValue>
</operation>

<operation id="327" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:384 %icmp_ln68_25 = icmp_eq  i23 %trunc_ln68_12, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_25"/></StgValue>
</operation>

<operation id="328" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:385 %or_ln68_12 = or i1 %icmp_ln68_25, i1 %icmp_ln68_24

]]></Node>
<StgValue><ssdm name="or_ln68_12"/></StgValue>
</operation>

<operation id="329" st_id="10" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:386 %tmp_24 = fcmp_ogt  i32 %v18_12, i32 0

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="330" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:387 %and_ln68_12 = and i1 %or_ln68_12, i1 %tmp_24

]]></Node>
<StgValue><ssdm name="and_ln68_12"/></StgValue>
</operation>

<operation id="331" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:388 %select_ln69_12 = select i1 %and_ln68_12, i32 %v18_12, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_12"/></StgValue>
</operation>

<operation id="332" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:389 %store_ln70 = store i32 %select_ln69_12, i12 %v15_addr_12

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="333" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32">
<![CDATA[
.split4:390 %bitcast_ln68_13 = bitcast i32 %v18_13

]]></Node>
<StgValue><ssdm name="bitcast_ln68_13"/></StgValue>
</operation>

<operation id="334" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:391 %tmp_25 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_13, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="335" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="23" op_0_bw="32">
<![CDATA[
.split4:392 %trunc_ln68_13 = trunc i32 %bitcast_ln68_13

]]></Node>
<StgValue><ssdm name="trunc_ln68_13"/></StgValue>
</operation>

<operation id="336" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:393 %icmp_ln68_26 = icmp_ne  i8 %tmp_25, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_26"/></StgValue>
</operation>

<operation id="337" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:394 %icmp_ln68_27 = icmp_eq  i23 %trunc_ln68_13, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_27"/></StgValue>
</operation>

<operation id="338" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:395 %or_ln68_13 = or i1 %icmp_ln68_27, i1 %icmp_ln68_26

]]></Node>
<StgValue><ssdm name="or_ln68_13"/></StgValue>
</operation>

<operation id="339" st_id="10" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:396 %tmp_26 = fcmp_ogt  i32 %v18_13, i32 0

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="340" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:397 %and_ln68_13 = and i1 %or_ln68_13, i1 %tmp_26

]]></Node>
<StgValue><ssdm name="and_ln68_13"/></StgValue>
</operation>

<operation id="341" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:398 %select_ln69_13 = select i1 %and_ln68_13, i32 %v18_13, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_13"/></StgValue>
</operation>

<operation id="342" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:399 %store_ln70 = store i32 %select_ln69_13, i12 %v15_addr_13

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="343" st_id="10" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:406 %tmp_28 = fcmp_ogt  i32 %v18_14, i32 0

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="344" st_id="10" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:416 %tmp_30 = fcmp_ogt  i32 %v18_15, i32 0

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="345" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:42 %or_ln70_13 = or i13 %tmp_127, i13 14

]]></Node>
<StgValue><ssdm name="or_ln70_13"/></StgValue>
</operation>

<operation id="346" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:43 %tmp_141 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_13

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="347" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:44 %v15_addr_14 = getelementptr i32 %v15, i64 0, i64 %tmp_141

]]></Node>
<StgValue><ssdm name="v15_addr_14"/></StgValue>
</operation>

<operation id="348" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:45 %or_ln70_14 = or i13 %tmp_127, i13 15

]]></Node>
<StgValue><ssdm name="or_ln70_14"/></StgValue>
</operation>

<operation id="349" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:46 %tmp_142 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_14

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="350" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:47 %v15_addr_15 = getelementptr i32 %v15, i64 0, i64 %tmp_142

]]></Node>
<StgValue><ssdm name="v15_addr_15"/></StgValue>
</operation>

<operation id="351" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:211 %v18_16 = load i6 %v16_0_0_0_addr_16

]]></Node>
<StgValue><ssdm name="v18_16"/></StgValue>
</operation>

<operation id="352" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:212 %v18_17 = load i6 %v16_0_0_0_addr_17

]]></Node>
<StgValue><ssdm name="v18_17"/></StgValue>
</operation>

<operation id="353" st_id="11" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:213 %v18_18 = load i6 %v16_0_0_0_addr_18

]]></Node>
<StgValue><ssdm name="v18_18"/></StgValue>
</operation>

<operation id="354" st_id="11" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:214 %v18_19 = load i6 %v16_0_0_0_addr_19

]]></Node>
<StgValue><ssdm name="v18_19"/></StgValue>
</operation>

<operation id="355" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32">
<![CDATA[
.split4:400 %bitcast_ln68_14 = bitcast i32 %v18_14

]]></Node>
<StgValue><ssdm name="bitcast_ln68_14"/></StgValue>
</operation>

<operation id="356" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:401 %tmp_27 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_14, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="357" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="23" op_0_bw="32">
<![CDATA[
.split4:402 %trunc_ln68_14 = trunc i32 %bitcast_ln68_14

]]></Node>
<StgValue><ssdm name="trunc_ln68_14"/></StgValue>
</operation>

<operation id="358" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:403 %icmp_ln68_28 = icmp_ne  i8 %tmp_27, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_28"/></StgValue>
</operation>

<operation id="359" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:404 %icmp_ln68_29 = icmp_eq  i23 %trunc_ln68_14, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_29"/></StgValue>
</operation>

<operation id="360" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:405 %or_ln68_14 = or i1 %icmp_ln68_29, i1 %icmp_ln68_28

]]></Node>
<StgValue><ssdm name="or_ln68_14"/></StgValue>
</operation>

<operation id="361" st_id="11" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:406 %tmp_28 = fcmp_ogt  i32 %v18_14, i32 0

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="362" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:407 %and_ln68_14 = and i1 %or_ln68_14, i1 %tmp_28

]]></Node>
<StgValue><ssdm name="and_ln68_14"/></StgValue>
</operation>

<operation id="363" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:408 %select_ln69_14 = select i1 %and_ln68_14, i32 %v18_14, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_14"/></StgValue>
</operation>

<operation id="364" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:409 %store_ln70 = store i32 %select_ln69_14, i12 %v15_addr_14

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="365" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32">
<![CDATA[
.split4:410 %bitcast_ln68_15 = bitcast i32 %v18_15

]]></Node>
<StgValue><ssdm name="bitcast_ln68_15"/></StgValue>
</operation>

<operation id="366" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:411 %tmp_29 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_15, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="367" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="23" op_0_bw="32">
<![CDATA[
.split4:412 %trunc_ln68_15 = trunc i32 %bitcast_ln68_15

]]></Node>
<StgValue><ssdm name="trunc_ln68_15"/></StgValue>
</operation>

<operation id="368" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:413 %icmp_ln68_30 = icmp_ne  i8 %tmp_29, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_30"/></StgValue>
</operation>

<operation id="369" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:414 %icmp_ln68_31 = icmp_eq  i23 %trunc_ln68_15, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_31"/></StgValue>
</operation>

<operation id="370" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:415 %or_ln68_15 = or i1 %icmp_ln68_31, i1 %icmp_ln68_30

]]></Node>
<StgValue><ssdm name="or_ln68_15"/></StgValue>
</operation>

<operation id="371" st_id="11" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:416 %tmp_30 = fcmp_ogt  i32 %v18_15, i32 0

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="372" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:417 %and_ln68_15 = and i1 %or_ln68_15, i1 %tmp_30

]]></Node>
<StgValue><ssdm name="and_ln68_15"/></StgValue>
</operation>

<operation id="373" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:418 %select_ln69_15 = select i1 %and_ln68_15, i32 %v18_15, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_15"/></StgValue>
</operation>

<operation id="374" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:419 %store_ln70 = store i32 %select_ln69_15, i12 %v15_addr_15

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="375" st_id="11" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:426 %tmp_32 = fcmp_ogt  i32 %v18_16, i32 0

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="376" st_id="11" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:436 %tmp_34 = fcmp_ogt  i32 %v18_17, i32 0

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="377" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:48 %or_ln70_15 = or i13 %tmp_127, i13 16

]]></Node>
<StgValue><ssdm name="or_ln70_15"/></StgValue>
</operation>

<operation id="378" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:49 %tmp_143 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_15

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="379" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:50 %v15_addr_16 = getelementptr i32 %v15, i64 0, i64 %tmp_143

]]></Node>
<StgValue><ssdm name="v15_addr_16"/></StgValue>
</operation>

<operation id="380" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:51 %or_ln70_16 = or i13 %tmp_127, i13 17

]]></Node>
<StgValue><ssdm name="or_ln70_16"/></StgValue>
</operation>

<operation id="381" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:52 %tmp_144 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_16

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="382" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:53 %v15_addr_17 = getelementptr i32 %v15, i64 0, i64 %tmp_144

]]></Node>
<StgValue><ssdm name="v15_addr_17"/></StgValue>
</operation>

<operation id="383" st_id="12" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:213 %v18_18 = load i6 %v16_0_0_0_addr_18

]]></Node>
<StgValue><ssdm name="v18_18"/></StgValue>
</operation>

<operation id="384" st_id="12" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:214 %v18_19 = load i6 %v16_0_0_0_addr_19

]]></Node>
<StgValue><ssdm name="v18_19"/></StgValue>
</operation>

<operation id="385" st_id="12" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:215 %v18_20 = load i6 %v16_0_0_0_addr_20

]]></Node>
<StgValue><ssdm name="v18_20"/></StgValue>
</operation>

<operation id="386" st_id="12" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:216 %v18_21 = load i6 %v16_0_0_0_addr_21

]]></Node>
<StgValue><ssdm name="v18_21"/></StgValue>
</operation>

<operation id="387" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32">
<![CDATA[
.split4:420 %bitcast_ln68_16 = bitcast i32 %v18_16

]]></Node>
<StgValue><ssdm name="bitcast_ln68_16"/></StgValue>
</operation>

<operation id="388" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:421 %tmp_31 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_16, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="389" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="23" op_0_bw="32">
<![CDATA[
.split4:422 %trunc_ln68_16 = trunc i32 %bitcast_ln68_16

]]></Node>
<StgValue><ssdm name="trunc_ln68_16"/></StgValue>
</operation>

<operation id="390" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:423 %icmp_ln68_32 = icmp_ne  i8 %tmp_31, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_32"/></StgValue>
</operation>

<operation id="391" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:424 %icmp_ln68_33 = icmp_eq  i23 %trunc_ln68_16, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_33"/></StgValue>
</operation>

<operation id="392" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:425 %or_ln68_16 = or i1 %icmp_ln68_33, i1 %icmp_ln68_32

]]></Node>
<StgValue><ssdm name="or_ln68_16"/></StgValue>
</operation>

<operation id="393" st_id="12" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:426 %tmp_32 = fcmp_ogt  i32 %v18_16, i32 0

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="394" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:427 %and_ln68_16 = and i1 %or_ln68_16, i1 %tmp_32

]]></Node>
<StgValue><ssdm name="and_ln68_16"/></StgValue>
</operation>

<operation id="395" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:428 %select_ln69_16 = select i1 %and_ln68_16, i32 %v18_16, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_16"/></StgValue>
</operation>

<operation id="396" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:429 %store_ln70 = store i32 %select_ln69_16, i12 %v15_addr_16

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="397" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32">
<![CDATA[
.split4:430 %bitcast_ln68_17 = bitcast i32 %v18_17

]]></Node>
<StgValue><ssdm name="bitcast_ln68_17"/></StgValue>
</operation>

<operation id="398" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:431 %tmp_33 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_17, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="399" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="23" op_0_bw="32">
<![CDATA[
.split4:432 %trunc_ln68_17 = trunc i32 %bitcast_ln68_17

]]></Node>
<StgValue><ssdm name="trunc_ln68_17"/></StgValue>
</operation>

<operation id="400" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:433 %icmp_ln68_34 = icmp_ne  i8 %tmp_33, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_34"/></StgValue>
</operation>

<operation id="401" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:434 %icmp_ln68_35 = icmp_eq  i23 %trunc_ln68_17, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_35"/></StgValue>
</operation>

<operation id="402" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:435 %or_ln68_17 = or i1 %icmp_ln68_35, i1 %icmp_ln68_34

]]></Node>
<StgValue><ssdm name="or_ln68_17"/></StgValue>
</operation>

<operation id="403" st_id="12" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:436 %tmp_34 = fcmp_ogt  i32 %v18_17, i32 0

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="404" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:437 %and_ln68_17 = and i1 %or_ln68_17, i1 %tmp_34

]]></Node>
<StgValue><ssdm name="and_ln68_17"/></StgValue>
</operation>

<operation id="405" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:438 %select_ln69_17 = select i1 %and_ln68_17, i32 %v18_17, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_17"/></StgValue>
</operation>

<operation id="406" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:439 %store_ln70 = store i32 %select_ln69_17, i12 %v15_addr_17

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="407" st_id="12" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:446 %tmp_36 = fcmp_ogt  i32 %v18_18, i32 0

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="408" st_id="12" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:456 %tmp_38 = fcmp_ogt  i32 %v18_19, i32 0

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="409" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:54 %or_ln70_17 = or i13 %tmp_127, i13 18

]]></Node>
<StgValue><ssdm name="or_ln70_17"/></StgValue>
</operation>

<operation id="410" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:55 %tmp_145 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_17

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="411" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:56 %v15_addr_18 = getelementptr i32 %v15, i64 0, i64 %tmp_145

]]></Node>
<StgValue><ssdm name="v15_addr_18"/></StgValue>
</operation>

<operation id="412" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:57 %or_ln70_18 = or i13 %tmp_127, i13 19

]]></Node>
<StgValue><ssdm name="or_ln70_18"/></StgValue>
</operation>

<operation id="413" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:58 %tmp_146 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_18

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="414" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:59 %v15_addr_19 = getelementptr i32 %v15, i64 0, i64 %tmp_146

]]></Node>
<StgValue><ssdm name="v15_addr_19"/></StgValue>
</operation>

<operation id="415" st_id="13" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:215 %v18_20 = load i6 %v16_0_0_0_addr_20

]]></Node>
<StgValue><ssdm name="v18_20"/></StgValue>
</operation>

<operation id="416" st_id="13" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:216 %v18_21 = load i6 %v16_0_0_0_addr_21

]]></Node>
<StgValue><ssdm name="v18_21"/></StgValue>
</operation>

<operation id="417" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:217 %v18_22 = load i6 %v16_0_0_0_addr_22

]]></Node>
<StgValue><ssdm name="v18_22"/></StgValue>
</operation>

<operation id="418" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:218 %v18_23 = load i6 %v16_0_0_0_addr_23

]]></Node>
<StgValue><ssdm name="v18_23"/></StgValue>
</operation>

<operation id="419" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32">
<![CDATA[
.split4:440 %bitcast_ln68_18 = bitcast i32 %v18_18

]]></Node>
<StgValue><ssdm name="bitcast_ln68_18"/></StgValue>
</operation>

<operation id="420" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:441 %tmp_35 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_18, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="421" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="23" op_0_bw="32">
<![CDATA[
.split4:442 %trunc_ln68_18 = trunc i32 %bitcast_ln68_18

]]></Node>
<StgValue><ssdm name="trunc_ln68_18"/></StgValue>
</operation>

<operation id="422" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:443 %icmp_ln68_36 = icmp_ne  i8 %tmp_35, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_36"/></StgValue>
</operation>

<operation id="423" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:444 %icmp_ln68_37 = icmp_eq  i23 %trunc_ln68_18, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_37"/></StgValue>
</operation>

<operation id="424" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:445 %or_ln68_18 = or i1 %icmp_ln68_37, i1 %icmp_ln68_36

]]></Node>
<StgValue><ssdm name="or_ln68_18"/></StgValue>
</operation>

<operation id="425" st_id="13" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:446 %tmp_36 = fcmp_ogt  i32 %v18_18, i32 0

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="426" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:447 %and_ln68_18 = and i1 %or_ln68_18, i1 %tmp_36

]]></Node>
<StgValue><ssdm name="and_ln68_18"/></StgValue>
</operation>

<operation id="427" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:448 %select_ln69_18 = select i1 %and_ln68_18, i32 %v18_18, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_18"/></StgValue>
</operation>

<operation id="428" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:449 %store_ln70 = store i32 %select_ln69_18, i12 %v15_addr_18

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="429" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32">
<![CDATA[
.split4:450 %bitcast_ln68_19 = bitcast i32 %v18_19

]]></Node>
<StgValue><ssdm name="bitcast_ln68_19"/></StgValue>
</operation>

<operation id="430" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:451 %tmp_37 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_19, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="431" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="23" op_0_bw="32">
<![CDATA[
.split4:452 %trunc_ln68_19 = trunc i32 %bitcast_ln68_19

]]></Node>
<StgValue><ssdm name="trunc_ln68_19"/></StgValue>
</operation>

<operation id="432" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:453 %icmp_ln68_38 = icmp_ne  i8 %tmp_37, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_38"/></StgValue>
</operation>

<operation id="433" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:454 %icmp_ln68_39 = icmp_eq  i23 %trunc_ln68_19, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_39"/></StgValue>
</operation>

<operation id="434" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:455 %or_ln68_19 = or i1 %icmp_ln68_39, i1 %icmp_ln68_38

]]></Node>
<StgValue><ssdm name="or_ln68_19"/></StgValue>
</operation>

<operation id="435" st_id="13" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:456 %tmp_38 = fcmp_ogt  i32 %v18_19, i32 0

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="436" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:457 %and_ln68_19 = and i1 %or_ln68_19, i1 %tmp_38

]]></Node>
<StgValue><ssdm name="and_ln68_19"/></StgValue>
</operation>

<operation id="437" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:458 %select_ln69_19 = select i1 %and_ln68_19, i32 %v18_19, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_19"/></StgValue>
</operation>

<operation id="438" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:459 %store_ln70 = store i32 %select_ln69_19, i12 %v15_addr_19

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="439" st_id="13" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:466 %tmp_40 = fcmp_ogt  i32 %v18_20, i32 0

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="440" st_id="13" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:476 %tmp_42 = fcmp_ogt  i32 %v18_21, i32 0

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="441" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:60 %or_ln70_19 = or i13 %tmp_127, i13 20

]]></Node>
<StgValue><ssdm name="or_ln70_19"/></StgValue>
</operation>

<operation id="442" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:61 %tmp_147 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_19

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="443" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:62 %v15_addr_20 = getelementptr i32 %v15, i64 0, i64 %tmp_147

]]></Node>
<StgValue><ssdm name="v15_addr_20"/></StgValue>
</operation>

<operation id="444" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:63 %or_ln70_20 = or i13 %tmp_127, i13 21

]]></Node>
<StgValue><ssdm name="or_ln70_20"/></StgValue>
</operation>

<operation id="445" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:64 %tmp_148 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_20

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="446" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:65 %v15_addr_21 = getelementptr i32 %v15, i64 0, i64 %tmp_148

]]></Node>
<StgValue><ssdm name="v15_addr_21"/></StgValue>
</operation>

<operation id="447" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:217 %v18_22 = load i6 %v16_0_0_0_addr_22

]]></Node>
<StgValue><ssdm name="v18_22"/></StgValue>
</operation>

<operation id="448" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:218 %v18_23 = load i6 %v16_0_0_0_addr_23

]]></Node>
<StgValue><ssdm name="v18_23"/></StgValue>
</operation>

<operation id="449" st_id="14" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:219 %v18_24 = load i6 %v16_0_0_0_addr_24

]]></Node>
<StgValue><ssdm name="v18_24"/></StgValue>
</operation>

<operation id="450" st_id="14" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:220 %v18_25 = load i6 %v16_0_0_0_addr_25

]]></Node>
<StgValue><ssdm name="v18_25"/></StgValue>
</operation>

<operation id="451" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32">
<![CDATA[
.split4:460 %bitcast_ln68_20 = bitcast i32 %v18_20

]]></Node>
<StgValue><ssdm name="bitcast_ln68_20"/></StgValue>
</operation>

<operation id="452" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:461 %tmp_39 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_20, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="453" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="23" op_0_bw="32">
<![CDATA[
.split4:462 %trunc_ln68_20 = trunc i32 %bitcast_ln68_20

]]></Node>
<StgValue><ssdm name="trunc_ln68_20"/></StgValue>
</operation>

<operation id="454" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:463 %icmp_ln68_40 = icmp_ne  i8 %tmp_39, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_40"/></StgValue>
</operation>

<operation id="455" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:464 %icmp_ln68_41 = icmp_eq  i23 %trunc_ln68_20, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_41"/></StgValue>
</operation>

<operation id="456" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:465 %or_ln68_20 = or i1 %icmp_ln68_41, i1 %icmp_ln68_40

]]></Node>
<StgValue><ssdm name="or_ln68_20"/></StgValue>
</operation>

<operation id="457" st_id="14" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:466 %tmp_40 = fcmp_ogt  i32 %v18_20, i32 0

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="458" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:467 %and_ln68_20 = and i1 %or_ln68_20, i1 %tmp_40

]]></Node>
<StgValue><ssdm name="and_ln68_20"/></StgValue>
</operation>

<operation id="459" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:468 %select_ln69_20 = select i1 %and_ln68_20, i32 %v18_20, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_20"/></StgValue>
</operation>

<operation id="460" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:469 %store_ln70 = store i32 %select_ln69_20, i12 %v15_addr_20

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="461" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32">
<![CDATA[
.split4:470 %bitcast_ln68_21 = bitcast i32 %v18_21

]]></Node>
<StgValue><ssdm name="bitcast_ln68_21"/></StgValue>
</operation>

<operation id="462" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:471 %tmp_41 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_21, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="463" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="23" op_0_bw="32">
<![CDATA[
.split4:472 %trunc_ln68_21 = trunc i32 %bitcast_ln68_21

]]></Node>
<StgValue><ssdm name="trunc_ln68_21"/></StgValue>
</operation>

<operation id="464" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:473 %icmp_ln68_42 = icmp_ne  i8 %tmp_41, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_42"/></StgValue>
</operation>

<operation id="465" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:474 %icmp_ln68_43 = icmp_eq  i23 %trunc_ln68_21, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_43"/></StgValue>
</operation>

<operation id="466" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:475 %or_ln68_21 = or i1 %icmp_ln68_43, i1 %icmp_ln68_42

]]></Node>
<StgValue><ssdm name="or_ln68_21"/></StgValue>
</operation>

<operation id="467" st_id="14" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:476 %tmp_42 = fcmp_ogt  i32 %v18_21, i32 0

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="468" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:477 %and_ln68_21 = and i1 %or_ln68_21, i1 %tmp_42

]]></Node>
<StgValue><ssdm name="and_ln68_21"/></StgValue>
</operation>

<operation id="469" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:478 %select_ln69_21 = select i1 %and_ln68_21, i32 %v18_21, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_21"/></StgValue>
</operation>

<operation id="470" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:479 %store_ln70 = store i32 %select_ln69_21, i12 %v15_addr_21

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="471" st_id="14" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:486 %tmp_44 = fcmp_ogt  i32 %v18_22, i32 0

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="472" st_id="14" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:496 %tmp_46 = fcmp_ogt  i32 %v18_23, i32 0

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="473" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:66 %or_ln70_21 = or i13 %tmp_127, i13 22

]]></Node>
<StgValue><ssdm name="or_ln70_21"/></StgValue>
</operation>

<operation id="474" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:67 %tmp_149 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_21

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="475" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:68 %v15_addr_22 = getelementptr i32 %v15, i64 0, i64 %tmp_149

]]></Node>
<StgValue><ssdm name="v15_addr_22"/></StgValue>
</operation>

<operation id="476" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:69 %or_ln70_22 = or i13 %tmp_127, i13 23

]]></Node>
<StgValue><ssdm name="or_ln70_22"/></StgValue>
</operation>

<operation id="477" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:70 %tmp_150 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_22

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="478" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:71 %v15_addr_23 = getelementptr i32 %v15, i64 0, i64 %tmp_150

]]></Node>
<StgValue><ssdm name="v15_addr_23"/></StgValue>
</operation>

<operation id="479" st_id="15" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:219 %v18_24 = load i6 %v16_0_0_0_addr_24

]]></Node>
<StgValue><ssdm name="v18_24"/></StgValue>
</operation>

<operation id="480" st_id="15" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:220 %v18_25 = load i6 %v16_0_0_0_addr_25

]]></Node>
<StgValue><ssdm name="v18_25"/></StgValue>
</operation>

<operation id="481" st_id="15" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:221 %v18_26 = load i6 %v16_0_0_0_addr_26

]]></Node>
<StgValue><ssdm name="v18_26"/></StgValue>
</operation>

<operation id="482" st_id="15" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:222 %v18_27 = load i6 %v16_0_0_0_addr_27

]]></Node>
<StgValue><ssdm name="v18_27"/></StgValue>
</operation>

<operation id="483" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32">
<![CDATA[
.split4:480 %bitcast_ln68_22 = bitcast i32 %v18_22

]]></Node>
<StgValue><ssdm name="bitcast_ln68_22"/></StgValue>
</operation>

<operation id="484" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:481 %tmp_43 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_22, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="485" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="23" op_0_bw="32">
<![CDATA[
.split4:482 %trunc_ln68_22 = trunc i32 %bitcast_ln68_22

]]></Node>
<StgValue><ssdm name="trunc_ln68_22"/></StgValue>
</operation>

<operation id="486" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:483 %icmp_ln68_44 = icmp_ne  i8 %tmp_43, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_44"/></StgValue>
</operation>

<operation id="487" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:484 %icmp_ln68_45 = icmp_eq  i23 %trunc_ln68_22, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_45"/></StgValue>
</operation>

<operation id="488" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:485 %or_ln68_22 = or i1 %icmp_ln68_45, i1 %icmp_ln68_44

]]></Node>
<StgValue><ssdm name="or_ln68_22"/></StgValue>
</operation>

<operation id="489" st_id="15" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:486 %tmp_44 = fcmp_ogt  i32 %v18_22, i32 0

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="490" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:487 %and_ln68_22 = and i1 %or_ln68_22, i1 %tmp_44

]]></Node>
<StgValue><ssdm name="and_ln68_22"/></StgValue>
</operation>

<operation id="491" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:488 %select_ln69_22 = select i1 %and_ln68_22, i32 %v18_22, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_22"/></StgValue>
</operation>

<operation id="492" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:489 %store_ln70 = store i32 %select_ln69_22, i12 %v15_addr_22

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="493" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32">
<![CDATA[
.split4:490 %bitcast_ln68_23 = bitcast i32 %v18_23

]]></Node>
<StgValue><ssdm name="bitcast_ln68_23"/></StgValue>
</operation>

<operation id="494" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:491 %tmp_45 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_23, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="495" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="23" op_0_bw="32">
<![CDATA[
.split4:492 %trunc_ln68_23 = trunc i32 %bitcast_ln68_23

]]></Node>
<StgValue><ssdm name="trunc_ln68_23"/></StgValue>
</operation>

<operation id="496" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:493 %icmp_ln68_46 = icmp_ne  i8 %tmp_45, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_46"/></StgValue>
</operation>

<operation id="497" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:494 %icmp_ln68_47 = icmp_eq  i23 %trunc_ln68_23, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_47"/></StgValue>
</operation>

<operation id="498" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:495 %or_ln68_23 = or i1 %icmp_ln68_47, i1 %icmp_ln68_46

]]></Node>
<StgValue><ssdm name="or_ln68_23"/></StgValue>
</operation>

<operation id="499" st_id="15" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:496 %tmp_46 = fcmp_ogt  i32 %v18_23, i32 0

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="500" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:497 %and_ln68_23 = and i1 %or_ln68_23, i1 %tmp_46

]]></Node>
<StgValue><ssdm name="and_ln68_23"/></StgValue>
</operation>

<operation id="501" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:498 %select_ln69_23 = select i1 %and_ln68_23, i32 %v18_23, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_23"/></StgValue>
</operation>

<operation id="502" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:499 %store_ln70 = store i32 %select_ln69_23, i12 %v15_addr_23

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="503" st_id="15" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:506 %tmp_48 = fcmp_ogt  i32 %v18_24, i32 0

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="504" st_id="15" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:516 %tmp_50 = fcmp_ogt  i32 %v18_25, i32 0

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="505" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:72 %or_ln70_23 = or i13 %tmp_127, i13 24

]]></Node>
<StgValue><ssdm name="or_ln70_23"/></StgValue>
</operation>

<operation id="506" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:73 %tmp_151 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_23

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="507" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:74 %v15_addr_24 = getelementptr i32 %v15, i64 0, i64 %tmp_151

]]></Node>
<StgValue><ssdm name="v15_addr_24"/></StgValue>
</operation>

<operation id="508" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:75 %or_ln70_24 = or i13 %tmp_127, i13 25

]]></Node>
<StgValue><ssdm name="or_ln70_24"/></StgValue>
</operation>

<operation id="509" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:76 %tmp_152 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_24

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="510" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:77 %v15_addr_25 = getelementptr i32 %v15, i64 0, i64 %tmp_152

]]></Node>
<StgValue><ssdm name="v15_addr_25"/></StgValue>
</operation>

<operation id="511" st_id="16" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:221 %v18_26 = load i6 %v16_0_0_0_addr_26

]]></Node>
<StgValue><ssdm name="v18_26"/></StgValue>
</operation>

<operation id="512" st_id="16" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:222 %v18_27 = load i6 %v16_0_0_0_addr_27

]]></Node>
<StgValue><ssdm name="v18_27"/></StgValue>
</operation>

<operation id="513" st_id="16" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:223 %v18_28 = load i6 %v16_0_0_0_addr_28

]]></Node>
<StgValue><ssdm name="v18_28"/></StgValue>
</operation>

<operation id="514" st_id="16" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:224 %v18_29 = load i6 %v16_0_0_0_addr_29

]]></Node>
<StgValue><ssdm name="v18_29"/></StgValue>
</operation>

<operation id="515" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32">
<![CDATA[
.split4:500 %bitcast_ln68_24 = bitcast i32 %v18_24

]]></Node>
<StgValue><ssdm name="bitcast_ln68_24"/></StgValue>
</operation>

<operation id="516" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:501 %tmp_47 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_24, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="517" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="23" op_0_bw="32">
<![CDATA[
.split4:502 %trunc_ln68_24 = trunc i32 %bitcast_ln68_24

]]></Node>
<StgValue><ssdm name="trunc_ln68_24"/></StgValue>
</operation>

<operation id="518" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:503 %icmp_ln68_48 = icmp_ne  i8 %tmp_47, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_48"/></StgValue>
</operation>

<operation id="519" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:504 %icmp_ln68_49 = icmp_eq  i23 %trunc_ln68_24, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_49"/></StgValue>
</operation>

<operation id="520" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:505 %or_ln68_24 = or i1 %icmp_ln68_49, i1 %icmp_ln68_48

]]></Node>
<StgValue><ssdm name="or_ln68_24"/></StgValue>
</operation>

<operation id="521" st_id="16" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:506 %tmp_48 = fcmp_ogt  i32 %v18_24, i32 0

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="522" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:507 %and_ln68_24 = and i1 %or_ln68_24, i1 %tmp_48

]]></Node>
<StgValue><ssdm name="and_ln68_24"/></StgValue>
</operation>

<operation id="523" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:508 %select_ln69_24 = select i1 %and_ln68_24, i32 %v18_24, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_24"/></StgValue>
</operation>

<operation id="524" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:509 %store_ln70 = store i32 %select_ln69_24, i12 %v15_addr_24

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="525" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32">
<![CDATA[
.split4:510 %bitcast_ln68_25 = bitcast i32 %v18_25

]]></Node>
<StgValue><ssdm name="bitcast_ln68_25"/></StgValue>
</operation>

<operation id="526" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:511 %tmp_49 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_25, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="527" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="23" op_0_bw="32">
<![CDATA[
.split4:512 %trunc_ln68_25 = trunc i32 %bitcast_ln68_25

]]></Node>
<StgValue><ssdm name="trunc_ln68_25"/></StgValue>
</operation>

<operation id="528" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:513 %icmp_ln68_50 = icmp_ne  i8 %tmp_49, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_50"/></StgValue>
</operation>

<operation id="529" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:514 %icmp_ln68_51 = icmp_eq  i23 %trunc_ln68_25, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_51"/></StgValue>
</operation>

<operation id="530" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:515 %or_ln68_25 = or i1 %icmp_ln68_51, i1 %icmp_ln68_50

]]></Node>
<StgValue><ssdm name="or_ln68_25"/></StgValue>
</operation>

<operation id="531" st_id="16" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:516 %tmp_50 = fcmp_ogt  i32 %v18_25, i32 0

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="532" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:517 %and_ln68_25 = and i1 %or_ln68_25, i1 %tmp_50

]]></Node>
<StgValue><ssdm name="and_ln68_25"/></StgValue>
</operation>

<operation id="533" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:518 %select_ln69_25 = select i1 %and_ln68_25, i32 %v18_25, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_25"/></StgValue>
</operation>

<operation id="534" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:519 %store_ln70 = store i32 %select_ln69_25, i12 %v15_addr_25

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="535" st_id="16" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:526 %tmp_52 = fcmp_ogt  i32 %v18_26, i32 0

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="536" st_id="16" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:536 %tmp_54 = fcmp_ogt  i32 %v18_27, i32 0

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="537" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:78 %or_ln70_25 = or i13 %tmp_127, i13 26

]]></Node>
<StgValue><ssdm name="or_ln70_25"/></StgValue>
</operation>

<operation id="538" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:79 %tmp_153 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_25

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="539" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:80 %v15_addr_26 = getelementptr i32 %v15, i64 0, i64 %tmp_153

]]></Node>
<StgValue><ssdm name="v15_addr_26"/></StgValue>
</operation>

<operation id="540" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:81 %or_ln70_26 = or i13 %tmp_127, i13 27

]]></Node>
<StgValue><ssdm name="or_ln70_26"/></StgValue>
</operation>

<operation id="541" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:82 %tmp_154 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_26

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="542" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:83 %v15_addr_27 = getelementptr i32 %v15, i64 0, i64 %tmp_154

]]></Node>
<StgValue><ssdm name="v15_addr_27"/></StgValue>
</operation>

<operation id="543" st_id="17" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:223 %v18_28 = load i6 %v16_0_0_0_addr_28

]]></Node>
<StgValue><ssdm name="v18_28"/></StgValue>
</operation>

<operation id="544" st_id="17" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:224 %v18_29 = load i6 %v16_0_0_0_addr_29

]]></Node>
<StgValue><ssdm name="v18_29"/></StgValue>
</operation>

<operation id="545" st_id="17" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:225 %v18_30 = load i6 %v16_0_0_0_addr_30

]]></Node>
<StgValue><ssdm name="v18_30"/></StgValue>
</operation>

<operation id="546" st_id="17" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:226 %v18_31 = load i6 %v16_0_0_0_addr_31

]]></Node>
<StgValue><ssdm name="v18_31"/></StgValue>
</operation>

<operation id="547" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32">
<![CDATA[
.split4:520 %bitcast_ln68_26 = bitcast i32 %v18_26

]]></Node>
<StgValue><ssdm name="bitcast_ln68_26"/></StgValue>
</operation>

<operation id="548" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:521 %tmp_51 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_26, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="549" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="23" op_0_bw="32">
<![CDATA[
.split4:522 %trunc_ln68_26 = trunc i32 %bitcast_ln68_26

]]></Node>
<StgValue><ssdm name="trunc_ln68_26"/></StgValue>
</operation>

<operation id="550" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:523 %icmp_ln68_52 = icmp_ne  i8 %tmp_51, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_52"/></StgValue>
</operation>

<operation id="551" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:524 %icmp_ln68_53 = icmp_eq  i23 %trunc_ln68_26, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_53"/></StgValue>
</operation>

<operation id="552" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:525 %or_ln68_26 = or i1 %icmp_ln68_53, i1 %icmp_ln68_52

]]></Node>
<StgValue><ssdm name="or_ln68_26"/></StgValue>
</operation>

<operation id="553" st_id="17" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:526 %tmp_52 = fcmp_ogt  i32 %v18_26, i32 0

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="554" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:527 %and_ln68_26 = and i1 %or_ln68_26, i1 %tmp_52

]]></Node>
<StgValue><ssdm name="and_ln68_26"/></StgValue>
</operation>

<operation id="555" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:528 %select_ln69_26 = select i1 %and_ln68_26, i32 %v18_26, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_26"/></StgValue>
</operation>

<operation id="556" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:529 %store_ln70 = store i32 %select_ln69_26, i12 %v15_addr_26

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="557" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32">
<![CDATA[
.split4:530 %bitcast_ln68_27 = bitcast i32 %v18_27

]]></Node>
<StgValue><ssdm name="bitcast_ln68_27"/></StgValue>
</operation>

<operation id="558" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:531 %tmp_53 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_27, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="559" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="23" op_0_bw="32">
<![CDATA[
.split4:532 %trunc_ln68_27 = trunc i32 %bitcast_ln68_27

]]></Node>
<StgValue><ssdm name="trunc_ln68_27"/></StgValue>
</operation>

<operation id="560" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:533 %icmp_ln68_54 = icmp_ne  i8 %tmp_53, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_54"/></StgValue>
</operation>

<operation id="561" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:534 %icmp_ln68_55 = icmp_eq  i23 %trunc_ln68_27, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_55"/></StgValue>
</operation>

<operation id="562" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:535 %or_ln68_27 = or i1 %icmp_ln68_55, i1 %icmp_ln68_54

]]></Node>
<StgValue><ssdm name="or_ln68_27"/></StgValue>
</operation>

<operation id="563" st_id="17" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:536 %tmp_54 = fcmp_ogt  i32 %v18_27, i32 0

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="564" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:537 %and_ln68_27 = and i1 %or_ln68_27, i1 %tmp_54

]]></Node>
<StgValue><ssdm name="and_ln68_27"/></StgValue>
</operation>

<operation id="565" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:538 %select_ln69_27 = select i1 %and_ln68_27, i32 %v18_27, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_27"/></StgValue>
</operation>

<operation id="566" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:539 %store_ln70 = store i32 %select_ln69_27, i12 %v15_addr_27

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="567" st_id="17" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:546 %tmp_56 = fcmp_ogt  i32 %v18_28, i32 0

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="568" st_id="17" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:556 %tmp_58 = fcmp_ogt  i32 %v18_29, i32 0

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="569" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:84 %or_ln70_27 = or i13 %tmp_127, i13 28

]]></Node>
<StgValue><ssdm name="or_ln70_27"/></StgValue>
</operation>

<operation id="570" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:85 %tmp_155 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_27

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="571" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:86 %v15_addr_28 = getelementptr i32 %v15, i64 0, i64 %tmp_155

]]></Node>
<StgValue><ssdm name="v15_addr_28"/></StgValue>
</operation>

<operation id="572" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:87 %or_ln70_28 = or i13 %tmp_127, i13 29

]]></Node>
<StgValue><ssdm name="or_ln70_28"/></StgValue>
</operation>

<operation id="573" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:88 %tmp_156 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_28

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="574" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:89 %v15_addr_29 = getelementptr i32 %v15, i64 0, i64 %tmp_156

]]></Node>
<StgValue><ssdm name="v15_addr_29"/></StgValue>
</operation>

<operation id="575" st_id="18" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:225 %v18_30 = load i6 %v16_0_0_0_addr_30

]]></Node>
<StgValue><ssdm name="v18_30"/></StgValue>
</operation>

<operation id="576" st_id="18" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:226 %v18_31 = load i6 %v16_0_0_0_addr_31

]]></Node>
<StgValue><ssdm name="v18_31"/></StgValue>
</operation>

<operation id="577" st_id="18" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:227 %v18_32 = load i6 %v16_0_0_0_addr_32

]]></Node>
<StgValue><ssdm name="v18_32"/></StgValue>
</operation>

<operation id="578" st_id="18" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:228 %v18_33 = load i6 %v16_0_0_0_addr_33

]]></Node>
<StgValue><ssdm name="v18_33"/></StgValue>
</operation>

<operation id="579" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32">
<![CDATA[
.split4:540 %bitcast_ln68_28 = bitcast i32 %v18_28

]]></Node>
<StgValue><ssdm name="bitcast_ln68_28"/></StgValue>
</operation>

<operation id="580" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:541 %tmp_55 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_28, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="581" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="23" op_0_bw="32">
<![CDATA[
.split4:542 %trunc_ln68_28 = trunc i32 %bitcast_ln68_28

]]></Node>
<StgValue><ssdm name="trunc_ln68_28"/></StgValue>
</operation>

<operation id="582" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:543 %icmp_ln68_56 = icmp_ne  i8 %tmp_55, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_56"/></StgValue>
</operation>

<operation id="583" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:544 %icmp_ln68_57 = icmp_eq  i23 %trunc_ln68_28, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_57"/></StgValue>
</operation>

<operation id="584" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:545 %or_ln68_28 = or i1 %icmp_ln68_57, i1 %icmp_ln68_56

]]></Node>
<StgValue><ssdm name="or_ln68_28"/></StgValue>
</operation>

<operation id="585" st_id="18" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:546 %tmp_56 = fcmp_ogt  i32 %v18_28, i32 0

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="586" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:547 %and_ln68_28 = and i1 %or_ln68_28, i1 %tmp_56

]]></Node>
<StgValue><ssdm name="and_ln68_28"/></StgValue>
</operation>

<operation id="587" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:548 %select_ln69_28 = select i1 %and_ln68_28, i32 %v18_28, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_28"/></StgValue>
</operation>

<operation id="588" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:549 %store_ln70 = store i32 %select_ln69_28, i12 %v15_addr_28

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="589" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32">
<![CDATA[
.split4:550 %bitcast_ln68_29 = bitcast i32 %v18_29

]]></Node>
<StgValue><ssdm name="bitcast_ln68_29"/></StgValue>
</operation>

<operation id="590" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:551 %tmp_57 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_29, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="591" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="23" op_0_bw="32">
<![CDATA[
.split4:552 %trunc_ln68_29 = trunc i32 %bitcast_ln68_29

]]></Node>
<StgValue><ssdm name="trunc_ln68_29"/></StgValue>
</operation>

<operation id="592" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:553 %icmp_ln68_58 = icmp_ne  i8 %tmp_57, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_58"/></StgValue>
</operation>

<operation id="593" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:554 %icmp_ln68_59 = icmp_eq  i23 %trunc_ln68_29, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_59"/></StgValue>
</operation>

<operation id="594" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:555 %or_ln68_29 = or i1 %icmp_ln68_59, i1 %icmp_ln68_58

]]></Node>
<StgValue><ssdm name="or_ln68_29"/></StgValue>
</operation>

<operation id="595" st_id="18" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:556 %tmp_58 = fcmp_ogt  i32 %v18_29, i32 0

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="596" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:557 %and_ln68_29 = and i1 %or_ln68_29, i1 %tmp_58

]]></Node>
<StgValue><ssdm name="and_ln68_29"/></StgValue>
</operation>

<operation id="597" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:558 %select_ln69_29 = select i1 %and_ln68_29, i32 %v18_29, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_29"/></StgValue>
</operation>

<operation id="598" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:559 %store_ln70 = store i32 %select_ln69_29, i12 %v15_addr_29

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="599" st_id="18" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:566 %tmp_60 = fcmp_ogt  i32 %v18_30, i32 0

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="600" st_id="18" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:576 %tmp_62 = fcmp_ogt  i32 %v18_31, i32 0

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="601" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:90 %or_ln70_29 = or i13 %tmp_127, i13 30

]]></Node>
<StgValue><ssdm name="or_ln70_29"/></StgValue>
</operation>

<operation id="602" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:91 %tmp_157 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_29

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="603" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:92 %v15_addr_30 = getelementptr i32 %v15, i64 0, i64 %tmp_157

]]></Node>
<StgValue><ssdm name="v15_addr_30"/></StgValue>
</operation>

<operation id="604" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:93 %or_ln70_30 = or i13 %tmp_127, i13 31

]]></Node>
<StgValue><ssdm name="or_ln70_30"/></StgValue>
</operation>

<operation id="605" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:94 %tmp_158 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_30

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="606" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:95 %v15_addr_31 = getelementptr i32 %v15, i64 0, i64 %tmp_158

]]></Node>
<StgValue><ssdm name="v15_addr_31"/></StgValue>
</operation>

<operation id="607" st_id="19" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:227 %v18_32 = load i6 %v16_0_0_0_addr_32

]]></Node>
<StgValue><ssdm name="v18_32"/></StgValue>
</operation>

<operation id="608" st_id="19" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:228 %v18_33 = load i6 %v16_0_0_0_addr_33

]]></Node>
<StgValue><ssdm name="v18_33"/></StgValue>
</operation>

<operation id="609" st_id="19" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:229 %v18_34 = load i6 %v16_0_0_0_addr_34

]]></Node>
<StgValue><ssdm name="v18_34"/></StgValue>
</operation>

<operation id="610" st_id="19" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:230 %v18_35 = load i6 %v16_0_0_0_addr_35

]]></Node>
<StgValue><ssdm name="v18_35"/></StgValue>
</operation>

<operation id="611" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32">
<![CDATA[
.split4:560 %bitcast_ln68_30 = bitcast i32 %v18_30

]]></Node>
<StgValue><ssdm name="bitcast_ln68_30"/></StgValue>
</operation>

<operation id="612" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:561 %tmp_59 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_30, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="613" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="23" op_0_bw="32">
<![CDATA[
.split4:562 %trunc_ln68_30 = trunc i32 %bitcast_ln68_30

]]></Node>
<StgValue><ssdm name="trunc_ln68_30"/></StgValue>
</operation>

<operation id="614" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:563 %icmp_ln68_60 = icmp_ne  i8 %tmp_59, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_60"/></StgValue>
</operation>

<operation id="615" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:564 %icmp_ln68_61 = icmp_eq  i23 %trunc_ln68_30, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_61"/></StgValue>
</operation>

<operation id="616" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:565 %or_ln68_30 = or i1 %icmp_ln68_61, i1 %icmp_ln68_60

]]></Node>
<StgValue><ssdm name="or_ln68_30"/></StgValue>
</operation>

<operation id="617" st_id="19" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:566 %tmp_60 = fcmp_ogt  i32 %v18_30, i32 0

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="618" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:567 %and_ln68_30 = and i1 %or_ln68_30, i1 %tmp_60

]]></Node>
<StgValue><ssdm name="and_ln68_30"/></StgValue>
</operation>

<operation id="619" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:568 %select_ln69_30 = select i1 %and_ln68_30, i32 %v18_30, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_30"/></StgValue>
</operation>

<operation id="620" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:569 %store_ln70 = store i32 %select_ln69_30, i12 %v15_addr_30

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="621" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32">
<![CDATA[
.split4:570 %bitcast_ln68_31 = bitcast i32 %v18_31

]]></Node>
<StgValue><ssdm name="bitcast_ln68_31"/></StgValue>
</operation>

<operation id="622" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:571 %tmp_61 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_31, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="623" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="23" op_0_bw="32">
<![CDATA[
.split4:572 %trunc_ln68_31 = trunc i32 %bitcast_ln68_31

]]></Node>
<StgValue><ssdm name="trunc_ln68_31"/></StgValue>
</operation>

<operation id="624" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:573 %icmp_ln68_62 = icmp_ne  i8 %tmp_61, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_62"/></StgValue>
</operation>

<operation id="625" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:574 %icmp_ln68_63 = icmp_eq  i23 %trunc_ln68_31, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_63"/></StgValue>
</operation>

<operation id="626" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:575 %or_ln68_31 = or i1 %icmp_ln68_63, i1 %icmp_ln68_62

]]></Node>
<StgValue><ssdm name="or_ln68_31"/></StgValue>
</operation>

<operation id="627" st_id="19" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:576 %tmp_62 = fcmp_ogt  i32 %v18_31, i32 0

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="628" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:577 %and_ln68_31 = and i1 %or_ln68_31, i1 %tmp_62

]]></Node>
<StgValue><ssdm name="and_ln68_31"/></StgValue>
</operation>

<operation id="629" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:578 %select_ln69_31 = select i1 %and_ln68_31, i32 %v18_31, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_31"/></StgValue>
</operation>

<operation id="630" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:579 %store_ln70 = store i32 %select_ln69_31, i12 %v15_addr_31

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="631" st_id="19" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:586 %tmp_64 = fcmp_ogt  i32 %v18_32, i32 0

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="632" st_id="19" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:596 %tmp_66 = fcmp_ogt  i32 %v18_33, i32 0

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="633" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:96 %or_ln70_31 = or i13 %tmp_127, i13 32

]]></Node>
<StgValue><ssdm name="or_ln70_31"/></StgValue>
</operation>

<operation id="634" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:97 %tmp_159 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_31

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="635" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:98 %v15_addr_32 = getelementptr i32 %v15, i64 0, i64 %tmp_159

]]></Node>
<StgValue><ssdm name="v15_addr_32"/></StgValue>
</operation>

<operation id="636" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:99 %or_ln70_32 = or i13 %tmp_127, i13 33

]]></Node>
<StgValue><ssdm name="or_ln70_32"/></StgValue>
</operation>

<operation id="637" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:100 %tmp_160 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_32

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="638" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:101 %v15_addr_33 = getelementptr i32 %v15, i64 0, i64 %tmp_160

]]></Node>
<StgValue><ssdm name="v15_addr_33"/></StgValue>
</operation>

<operation id="639" st_id="20" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:229 %v18_34 = load i6 %v16_0_0_0_addr_34

]]></Node>
<StgValue><ssdm name="v18_34"/></StgValue>
</operation>

<operation id="640" st_id="20" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:230 %v18_35 = load i6 %v16_0_0_0_addr_35

]]></Node>
<StgValue><ssdm name="v18_35"/></StgValue>
</operation>

<operation id="641" st_id="20" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:231 %v18_36 = load i6 %v16_0_0_0_addr_36

]]></Node>
<StgValue><ssdm name="v18_36"/></StgValue>
</operation>

<operation id="642" st_id="20" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:232 %v18_37 = load i6 %v16_0_0_0_addr_37

]]></Node>
<StgValue><ssdm name="v18_37"/></StgValue>
</operation>

<operation id="643" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32">
<![CDATA[
.split4:580 %bitcast_ln68_32 = bitcast i32 %v18_32

]]></Node>
<StgValue><ssdm name="bitcast_ln68_32"/></StgValue>
</operation>

<operation id="644" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:581 %tmp_63 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_32, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="645" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="23" op_0_bw="32">
<![CDATA[
.split4:582 %trunc_ln68_32 = trunc i32 %bitcast_ln68_32

]]></Node>
<StgValue><ssdm name="trunc_ln68_32"/></StgValue>
</operation>

<operation id="646" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:583 %icmp_ln68_64 = icmp_ne  i8 %tmp_63, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_64"/></StgValue>
</operation>

<operation id="647" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:584 %icmp_ln68_65 = icmp_eq  i23 %trunc_ln68_32, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_65"/></StgValue>
</operation>

<operation id="648" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:585 %or_ln68_32 = or i1 %icmp_ln68_65, i1 %icmp_ln68_64

]]></Node>
<StgValue><ssdm name="or_ln68_32"/></StgValue>
</operation>

<operation id="649" st_id="20" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:586 %tmp_64 = fcmp_ogt  i32 %v18_32, i32 0

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="650" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:587 %and_ln68_32 = and i1 %or_ln68_32, i1 %tmp_64

]]></Node>
<StgValue><ssdm name="and_ln68_32"/></StgValue>
</operation>

<operation id="651" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:588 %select_ln69_32 = select i1 %and_ln68_32, i32 %v18_32, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_32"/></StgValue>
</operation>

<operation id="652" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:589 %store_ln70 = store i32 %select_ln69_32, i12 %v15_addr_32

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="653" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32">
<![CDATA[
.split4:590 %bitcast_ln68_33 = bitcast i32 %v18_33

]]></Node>
<StgValue><ssdm name="bitcast_ln68_33"/></StgValue>
</operation>

<operation id="654" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:591 %tmp_65 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_33, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="655" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="23" op_0_bw="32">
<![CDATA[
.split4:592 %trunc_ln68_33 = trunc i32 %bitcast_ln68_33

]]></Node>
<StgValue><ssdm name="trunc_ln68_33"/></StgValue>
</operation>

<operation id="656" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:593 %icmp_ln68_66 = icmp_ne  i8 %tmp_65, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_66"/></StgValue>
</operation>

<operation id="657" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:594 %icmp_ln68_67 = icmp_eq  i23 %trunc_ln68_33, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_67"/></StgValue>
</operation>

<operation id="658" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:595 %or_ln68_33 = or i1 %icmp_ln68_67, i1 %icmp_ln68_66

]]></Node>
<StgValue><ssdm name="or_ln68_33"/></StgValue>
</operation>

<operation id="659" st_id="20" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:596 %tmp_66 = fcmp_ogt  i32 %v18_33, i32 0

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="660" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:597 %and_ln68_33 = and i1 %or_ln68_33, i1 %tmp_66

]]></Node>
<StgValue><ssdm name="and_ln68_33"/></StgValue>
</operation>

<operation id="661" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:598 %select_ln69_33 = select i1 %and_ln68_33, i32 %v18_33, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_33"/></StgValue>
</operation>

<operation id="662" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:599 %store_ln70 = store i32 %select_ln69_33, i12 %v15_addr_33

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="663" st_id="20" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:606 %tmp_68 = fcmp_ogt  i32 %v18_34, i32 0

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="664" st_id="20" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:616 %tmp_70 = fcmp_ogt  i32 %v18_35, i32 0

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="665" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:102 %or_ln70_33 = or i13 %tmp_127, i13 34

]]></Node>
<StgValue><ssdm name="or_ln70_33"/></StgValue>
</operation>

<operation id="666" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:103 %tmp_161 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_33

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="667" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:104 %v15_addr_34 = getelementptr i32 %v15, i64 0, i64 %tmp_161

]]></Node>
<StgValue><ssdm name="v15_addr_34"/></StgValue>
</operation>

<operation id="668" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:105 %or_ln70_34 = or i13 %tmp_127, i13 35

]]></Node>
<StgValue><ssdm name="or_ln70_34"/></StgValue>
</operation>

<operation id="669" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:106 %tmp_162 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_34

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="670" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:107 %v15_addr_35 = getelementptr i32 %v15, i64 0, i64 %tmp_162

]]></Node>
<StgValue><ssdm name="v15_addr_35"/></StgValue>
</operation>

<operation id="671" st_id="21" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:231 %v18_36 = load i6 %v16_0_0_0_addr_36

]]></Node>
<StgValue><ssdm name="v18_36"/></StgValue>
</operation>

<operation id="672" st_id="21" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:232 %v18_37 = load i6 %v16_0_0_0_addr_37

]]></Node>
<StgValue><ssdm name="v18_37"/></StgValue>
</operation>

<operation id="673" st_id="21" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:233 %v18_38 = load i6 %v16_0_0_0_addr_38

]]></Node>
<StgValue><ssdm name="v18_38"/></StgValue>
</operation>

<operation id="674" st_id="21" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:234 %v18_39 = load i6 %v16_0_0_0_addr_39

]]></Node>
<StgValue><ssdm name="v18_39"/></StgValue>
</operation>

<operation id="675" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32">
<![CDATA[
.split4:600 %bitcast_ln68_34 = bitcast i32 %v18_34

]]></Node>
<StgValue><ssdm name="bitcast_ln68_34"/></StgValue>
</operation>

<operation id="676" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:601 %tmp_67 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_34, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="677" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="23" op_0_bw="32">
<![CDATA[
.split4:602 %trunc_ln68_34 = trunc i32 %bitcast_ln68_34

]]></Node>
<StgValue><ssdm name="trunc_ln68_34"/></StgValue>
</operation>

<operation id="678" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:603 %icmp_ln68_68 = icmp_ne  i8 %tmp_67, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_68"/></StgValue>
</operation>

<operation id="679" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:604 %icmp_ln68_69 = icmp_eq  i23 %trunc_ln68_34, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_69"/></StgValue>
</operation>

<operation id="680" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:605 %or_ln68_34 = or i1 %icmp_ln68_69, i1 %icmp_ln68_68

]]></Node>
<StgValue><ssdm name="or_ln68_34"/></StgValue>
</operation>

<operation id="681" st_id="21" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:606 %tmp_68 = fcmp_ogt  i32 %v18_34, i32 0

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="682" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:607 %and_ln68_34 = and i1 %or_ln68_34, i1 %tmp_68

]]></Node>
<StgValue><ssdm name="and_ln68_34"/></StgValue>
</operation>

<operation id="683" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:608 %select_ln69_34 = select i1 %and_ln68_34, i32 %v18_34, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_34"/></StgValue>
</operation>

<operation id="684" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:609 %store_ln70 = store i32 %select_ln69_34, i12 %v15_addr_34

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="685" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32">
<![CDATA[
.split4:610 %bitcast_ln68_35 = bitcast i32 %v18_35

]]></Node>
<StgValue><ssdm name="bitcast_ln68_35"/></StgValue>
</operation>

<operation id="686" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:611 %tmp_69 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_35, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="687" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="23" op_0_bw="32">
<![CDATA[
.split4:612 %trunc_ln68_35 = trunc i32 %bitcast_ln68_35

]]></Node>
<StgValue><ssdm name="trunc_ln68_35"/></StgValue>
</operation>

<operation id="688" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:613 %icmp_ln68_70 = icmp_ne  i8 %tmp_69, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_70"/></StgValue>
</operation>

<operation id="689" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:614 %icmp_ln68_71 = icmp_eq  i23 %trunc_ln68_35, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_71"/></StgValue>
</operation>

<operation id="690" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:615 %or_ln68_35 = or i1 %icmp_ln68_71, i1 %icmp_ln68_70

]]></Node>
<StgValue><ssdm name="or_ln68_35"/></StgValue>
</operation>

<operation id="691" st_id="21" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:616 %tmp_70 = fcmp_ogt  i32 %v18_35, i32 0

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="692" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:617 %and_ln68_35 = and i1 %or_ln68_35, i1 %tmp_70

]]></Node>
<StgValue><ssdm name="and_ln68_35"/></StgValue>
</operation>

<operation id="693" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:618 %select_ln69_35 = select i1 %and_ln68_35, i32 %v18_35, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_35"/></StgValue>
</operation>

<operation id="694" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:619 %store_ln70 = store i32 %select_ln69_35, i12 %v15_addr_35

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="695" st_id="21" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:626 %tmp_72 = fcmp_ogt  i32 %v18_36, i32 0

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="696" st_id="21" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:636 %tmp_74 = fcmp_ogt  i32 %v18_37, i32 0

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="697" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:108 %or_ln70_35 = or i13 %tmp_127, i13 36

]]></Node>
<StgValue><ssdm name="or_ln70_35"/></StgValue>
</operation>

<operation id="698" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:109 %tmp_163 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_35

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="699" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:110 %v15_addr_36 = getelementptr i32 %v15, i64 0, i64 %tmp_163

]]></Node>
<StgValue><ssdm name="v15_addr_36"/></StgValue>
</operation>

<operation id="700" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:111 %or_ln70_36 = or i13 %tmp_127, i13 37

]]></Node>
<StgValue><ssdm name="or_ln70_36"/></StgValue>
</operation>

<operation id="701" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:112 %tmp_164 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_36

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="702" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:113 %v15_addr_37 = getelementptr i32 %v15, i64 0, i64 %tmp_164

]]></Node>
<StgValue><ssdm name="v15_addr_37"/></StgValue>
</operation>

<operation id="703" st_id="22" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:233 %v18_38 = load i6 %v16_0_0_0_addr_38

]]></Node>
<StgValue><ssdm name="v18_38"/></StgValue>
</operation>

<operation id="704" st_id="22" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:234 %v18_39 = load i6 %v16_0_0_0_addr_39

]]></Node>
<StgValue><ssdm name="v18_39"/></StgValue>
</operation>

<operation id="705" st_id="22" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:235 %v18_40 = load i6 %v16_0_0_0_addr_40

]]></Node>
<StgValue><ssdm name="v18_40"/></StgValue>
</operation>

<operation id="706" st_id="22" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:236 %v18_41 = load i6 %v16_0_0_0_addr_41

]]></Node>
<StgValue><ssdm name="v18_41"/></StgValue>
</operation>

<operation id="707" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32">
<![CDATA[
.split4:620 %bitcast_ln68_36 = bitcast i32 %v18_36

]]></Node>
<StgValue><ssdm name="bitcast_ln68_36"/></StgValue>
</operation>

<operation id="708" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:621 %tmp_71 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_36, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="709" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="23" op_0_bw="32">
<![CDATA[
.split4:622 %trunc_ln68_36 = trunc i32 %bitcast_ln68_36

]]></Node>
<StgValue><ssdm name="trunc_ln68_36"/></StgValue>
</operation>

<operation id="710" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:623 %icmp_ln68_72 = icmp_ne  i8 %tmp_71, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_72"/></StgValue>
</operation>

<operation id="711" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:624 %icmp_ln68_73 = icmp_eq  i23 %trunc_ln68_36, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_73"/></StgValue>
</operation>

<operation id="712" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:625 %or_ln68_36 = or i1 %icmp_ln68_73, i1 %icmp_ln68_72

]]></Node>
<StgValue><ssdm name="or_ln68_36"/></StgValue>
</operation>

<operation id="713" st_id="22" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:626 %tmp_72 = fcmp_ogt  i32 %v18_36, i32 0

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="714" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:627 %and_ln68_36 = and i1 %or_ln68_36, i1 %tmp_72

]]></Node>
<StgValue><ssdm name="and_ln68_36"/></StgValue>
</operation>

<operation id="715" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:628 %select_ln69_36 = select i1 %and_ln68_36, i32 %v18_36, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_36"/></StgValue>
</operation>

<operation id="716" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:629 %store_ln70 = store i32 %select_ln69_36, i12 %v15_addr_36

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="717" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32">
<![CDATA[
.split4:630 %bitcast_ln68_37 = bitcast i32 %v18_37

]]></Node>
<StgValue><ssdm name="bitcast_ln68_37"/></StgValue>
</operation>

<operation id="718" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:631 %tmp_73 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_37, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="719" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="23" op_0_bw="32">
<![CDATA[
.split4:632 %trunc_ln68_37 = trunc i32 %bitcast_ln68_37

]]></Node>
<StgValue><ssdm name="trunc_ln68_37"/></StgValue>
</operation>

<operation id="720" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:633 %icmp_ln68_74 = icmp_ne  i8 %tmp_73, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_74"/></StgValue>
</operation>

<operation id="721" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:634 %icmp_ln68_75 = icmp_eq  i23 %trunc_ln68_37, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_75"/></StgValue>
</operation>

<operation id="722" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:635 %or_ln68_37 = or i1 %icmp_ln68_75, i1 %icmp_ln68_74

]]></Node>
<StgValue><ssdm name="or_ln68_37"/></StgValue>
</operation>

<operation id="723" st_id="22" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:636 %tmp_74 = fcmp_ogt  i32 %v18_37, i32 0

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="724" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:637 %and_ln68_37 = and i1 %or_ln68_37, i1 %tmp_74

]]></Node>
<StgValue><ssdm name="and_ln68_37"/></StgValue>
</operation>

<operation id="725" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:638 %select_ln69_37 = select i1 %and_ln68_37, i32 %v18_37, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_37"/></StgValue>
</operation>

<operation id="726" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:639 %store_ln70 = store i32 %select_ln69_37, i12 %v15_addr_37

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="727" st_id="22" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:646 %tmp_76 = fcmp_ogt  i32 %v18_38, i32 0

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="728" st_id="22" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:656 %tmp_78 = fcmp_ogt  i32 %v18_39, i32 0

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="729" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:114 %or_ln70_37 = or i13 %tmp_127, i13 38

]]></Node>
<StgValue><ssdm name="or_ln70_37"/></StgValue>
</operation>

<operation id="730" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:115 %tmp_165 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_37

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="731" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:116 %v15_addr_38 = getelementptr i32 %v15, i64 0, i64 %tmp_165

]]></Node>
<StgValue><ssdm name="v15_addr_38"/></StgValue>
</operation>

<operation id="732" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:117 %or_ln70_38 = or i13 %tmp_127, i13 39

]]></Node>
<StgValue><ssdm name="or_ln70_38"/></StgValue>
</operation>

<operation id="733" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:118 %tmp_166 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_38

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="734" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:119 %v15_addr_39 = getelementptr i32 %v15, i64 0, i64 %tmp_166

]]></Node>
<StgValue><ssdm name="v15_addr_39"/></StgValue>
</operation>

<operation id="735" st_id="23" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:235 %v18_40 = load i6 %v16_0_0_0_addr_40

]]></Node>
<StgValue><ssdm name="v18_40"/></StgValue>
</operation>

<operation id="736" st_id="23" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:236 %v18_41 = load i6 %v16_0_0_0_addr_41

]]></Node>
<StgValue><ssdm name="v18_41"/></StgValue>
</operation>

<operation id="737" st_id="23" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:237 %v18_42 = load i6 %v16_0_0_0_addr_42

]]></Node>
<StgValue><ssdm name="v18_42"/></StgValue>
</operation>

<operation id="738" st_id="23" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:238 %v18_43 = load i6 %v16_0_0_0_addr_43

]]></Node>
<StgValue><ssdm name="v18_43"/></StgValue>
</operation>

<operation id="739" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32">
<![CDATA[
.split4:640 %bitcast_ln68_38 = bitcast i32 %v18_38

]]></Node>
<StgValue><ssdm name="bitcast_ln68_38"/></StgValue>
</operation>

<operation id="740" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:641 %tmp_75 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_38, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="741" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="23" op_0_bw="32">
<![CDATA[
.split4:642 %trunc_ln68_38 = trunc i32 %bitcast_ln68_38

]]></Node>
<StgValue><ssdm name="trunc_ln68_38"/></StgValue>
</operation>

<operation id="742" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:643 %icmp_ln68_76 = icmp_ne  i8 %tmp_75, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_76"/></StgValue>
</operation>

<operation id="743" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:644 %icmp_ln68_77 = icmp_eq  i23 %trunc_ln68_38, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_77"/></StgValue>
</operation>

<operation id="744" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:645 %or_ln68_38 = or i1 %icmp_ln68_77, i1 %icmp_ln68_76

]]></Node>
<StgValue><ssdm name="or_ln68_38"/></StgValue>
</operation>

<operation id="745" st_id="23" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:646 %tmp_76 = fcmp_ogt  i32 %v18_38, i32 0

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="746" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:647 %and_ln68_38 = and i1 %or_ln68_38, i1 %tmp_76

]]></Node>
<StgValue><ssdm name="and_ln68_38"/></StgValue>
</operation>

<operation id="747" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:648 %select_ln69_38 = select i1 %and_ln68_38, i32 %v18_38, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_38"/></StgValue>
</operation>

<operation id="748" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:649 %store_ln70 = store i32 %select_ln69_38, i12 %v15_addr_38

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="749" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32">
<![CDATA[
.split4:650 %bitcast_ln68_39 = bitcast i32 %v18_39

]]></Node>
<StgValue><ssdm name="bitcast_ln68_39"/></StgValue>
</operation>

<operation id="750" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:651 %tmp_77 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_39, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="751" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="23" op_0_bw="32">
<![CDATA[
.split4:652 %trunc_ln68_39 = trunc i32 %bitcast_ln68_39

]]></Node>
<StgValue><ssdm name="trunc_ln68_39"/></StgValue>
</operation>

<operation id="752" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:653 %icmp_ln68_78 = icmp_ne  i8 %tmp_77, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_78"/></StgValue>
</operation>

<operation id="753" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:654 %icmp_ln68_79 = icmp_eq  i23 %trunc_ln68_39, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_79"/></StgValue>
</operation>

<operation id="754" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:655 %or_ln68_39 = or i1 %icmp_ln68_79, i1 %icmp_ln68_78

]]></Node>
<StgValue><ssdm name="or_ln68_39"/></StgValue>
</operation>

<operation id="755" st_id="23" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:656 %tmp_78 = fcmp_ogt  i32 %v18_39, i32 0

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="756" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:657 %and_ln68_39 = and i1 %or_ln68_39, i1 %tmp_78

]]></Node>
<StgValue><ssdm name="and_ln68_39"/></StgValue>
</operation>

<operation id="757" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:658 %select_ln69_39 = select i1 %and_ln68_39, i32 %v18_39, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_39"/></StgValue>
</operation>

<operation id="758" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:659 %store_ln70 = store i32 %select_ln69_39, i12 %v15_addr_39

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="759" st_id="23" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:666 %tmp_80 = fcmp_ogt  i32 %v18_40, i32 0

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="760" st_id="23" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:676 %tmp_82 = fcmp_ogt  i32 %v18_41, i32 0

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="761" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:120 %or_ln70_39 = or i13 %tmp_127, i13 40

]]></Node>
<StgValue><ssdm name="or_ln70_39"/></StgValue>
</operation>

<operation id="762" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:121 %tmp_167 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_39

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="763" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:122 %v15_addr_40 = getelementptr i32 %v15, i64 0, i64 %tmp_167

]]></Node>
<StgValue><ssdm name="v15_addr_40"/></StgValue>
</operation>

<operation id="764" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:123 %or_ln70_40 = or i13 %tmp_127, i13 41

]]></Node>
<StgValue><ssdm name="or_ln70_40"/></StgValue>
</operation>

<operation id="765" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:124 %tmp_168 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_40

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="766" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:125 %v15_addr_41 = getelementptr i32 %v15, i64 0, i64 %tmp_168

]]></Node>
<StgValue><ssdm name="v15_addr_41"/></StgValue>
</operation>

<operation id="767" st_id="24" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:237 %v18_42 = load i6 %v16_0_0_0_addr_42

]]></Node>
<StgValue><ssdm name="v18_42"/></StgValue>
</operation>

<operation id="768" st_id="24" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:238 %v18_43 = load i6 %v16_0_0_0_addr_43

]]></Node>
<StgValue><ssdm name="v18_43"/></StgValue>
</operation>

<operation id="769" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:239 %v18_44 = load i6 %v16_0_0_0_addr_44

]]></Node>
<StgValue><ssdm name="v18_44"/></StgValue>
</operation>

<operation id="770" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:240 %v18_45 = load i6 %v16_0_0_0_addr_45

]]></Node>
<StgValue><ssdm name="v18_45"/></StgValue>
</operation>

<operation id="771" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32">
<![CDATA[
.split4:660 %bitcast_ln68_40 = bitcast i32 %v18_40

]]></Node>
<StgValue><ssdm name="bitcast_ln68_40"/></StgValue>
</operation>

<operation id="772" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:661 %tmp_79 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_40, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="773" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="23" op_0_bw="32">
<![CDATA[
.split4:662 %trunc_ln68_40 = trunc i32 %bitcast_ln68_40

]]></Node>
<StgValue><ssdm name="trunc_ln68_40"/></StgValue>
</operation>

<operation id="774" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:663 %icmp_ln68_80 = icmp_ne  i8 %tmp_79, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_80"/></StgValue>
</operation>

<operation id="775" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:664 %icmp_ln68_81 = icmp_eq  i23 %trunc_ln68_40, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_81"/></StgValue>
</operation>

<operation id="776" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:665 %or_ln68_40 = or i1 %icmp_ln68_81, i1 %icmp_ln68_80

]]></Node>
<StgValue><ssdm name="or_ln68_40"/></StgValue>
</operation>

<operation id="777" st_id="24" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:666 %tmp_80 = fcmp_ogt  i32 %v18_40, i32 0

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="778" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:667 %and_ln68_40 = and i1 %or_ln68_40, i1 %tmp_80

]]></Node>
<StgValue><ssdm name="and_ln68_40"/></StgValue>
</operation>

<operation id="779" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:668 %select_ln69_40 = select i1 %and_ln68_40, i32 %v18_40, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_40"/></StgValue>
</operation>

<operation id="780" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:669 %store_ln70 = store i32 %select_ln69_40, i12 %v15_addr_40

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="781" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32">
<![CDATA[
.split4:670 %bitcast_ln68_41 = bitcast i32 %v18_41

]]></Node>
<StgValue><ssdm name="bitcast_ln68_41"/></StgValue>
</operation>

<operation id="782" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:671 %tmp_81 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_41, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="783" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="23" op_0_bw="32">
<![CDATA[
.split4:672 %trunc_ln68_41 = trunc i32 %bitcast_ln68_41

]]></Node>
<StgValue><ssdm name="trunc_ln68_41"/></StgValue>
</operation>

<operation id="784" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:673 %icmp_ln68_82 = icmp_ne  i8 %tmp_81, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_82"/></StgValue>
</operation>

<operation id="785" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:674 %icmp_ln68_83 = icmp_eq  i23 %trunc_ln68_41, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_83"/></StgValue>
</operation>

<operation id="786" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:675 %or_ln68_41 = or i1 %icmp_ln68_83, i1 %icmp_ln68_82

]]></Node>
<StgValue><ssdm name="or_ln68_41"/></StgValue>
</operation>

<operation id="787" st_id="24" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:676 %tmp_82 = fcmp_ogt  i32 %v18_41, i32 0

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="788" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:677 %and_ln68_41 = and i1 %or_ln68_41, i1 %tmp_82

]]></Node>
<StgValue><ssdm name="and_ln68_41"/></StgValue>
</operation>

<operation id="789" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:678 %select_ln69_41 = select i1 %and_ln68_41, i32 %v18_41, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_41"/></StgValue>
</operation>

<operation id="790" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:679 %store_ln70 = store i32 %select_ln69_41, i12 %v15_addr_41

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="791" st_id="24" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:686 %tmp_84 = fcmp_ogt  i32 %v18_42, i32 0

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="792" st_id="24" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:696 %tmp_86 = fcmp_ogt  i32 %v18_43, i32 0

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="793" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:126 %or_ln70_41 = or i13 %tmp_127, i13 42

]]></Node>
<StgValue><ssdm name="or_ln70_41"/></StgValue>
</operation>

<operation id="794" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:127 %tmp_169 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_41

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="795" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:128 %v15_addr_42 = getelementptr i32 %v15, i64 0, i64 %tmp_169

]]></Node>
<StgValue><ssdm name="v15_addr_42"/></StgValue>
</operation>

<operation id="796" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:129 %or_ln70_42 = or i13 %tmp_127, i13 43

]]></Node>
<StgValue><ssdm name="or_ln70_42"/></StgValue>
</operation>

<operation id="797" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:130 %tmp_170 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_42

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="798" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:131 %v15_addr_43 = getelementptr i32 %v15, i64 0, i64 %tmp_170

]]></Node>
<StgValue><ssdm name="v15_addr_43"/></StgValue>
</operation>

<operation id="799" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:239 %v18_44 = load i6 %v16_0_0_0_addr_44

]]></Node>
<StgValue><ssdm name="v18_44"/></StgValue>
</operation>

<operation id="800" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:240 %v18_45 = load i6 %v16_0_0_0_addr_45

]]></Node>
<StgValue><ssdm name="v18_45"/></StgValue>
</operation>

<operation id="801" st_id="25" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:241 %v18_46 = load i6 %v16_0_0_0_addr_46

]]></Node>
<StgValue><ssdm name="v18_46"/></StgValue>
</operation>

<operation id="802" st_id="25" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:242 %v18_47 = load i6 %v16_0_0_0_addr_47

]]></Node>
<StgValue><ssdm name="v18_47"/></StgValue>
</operation>

<operation id="803" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32">
<![CDATA[
.split4:680 %bitcast_ln68_42 = bitcast i32 %v18_42

]]></Node>
<StgValue><ssdm name="bitcast_ln68_42"/></StgValue>
</operation>

<operation id="804" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:681 %tmp_83 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_42, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="805" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="23" op_0_bw="32">
<![CDATA[
.split4:682 %trunc_ln68_42 = trunc i32 %bitcast_ln68_42

]]></Node>
<StgValue><ssdm name="trunc_ln68_42"/></StgValue>
</operation>

<operation id="806" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:683 %icmp_ln68_84 = icmp_ne  i8 %tmp_83, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_84"/></StgValue>
</operation>

<operation id="807" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:684 %icmp_ln68_85 = icmp_eq  i23 %trunc_ln68_42, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_85"/></StgValue>
</operation>

<operation id="808" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:685 %or_ln68_42 = or i1 %icmp_ln68_85, i1 %icmp_ln68_84

]]></Node>
<StgValue><ssdm name="or_ln68_42"/></StgValue>
</operation>

<operation id="809" st_id="25" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:686 %tmp_84 = fcmp_ogt  i32 %v18_42, i32 0

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="810" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:687 %and_ln68_42 = and i1 %or_ln68_42, i1 %tmp_84

]]></Node>
<StgValue><ssdm name="and_ln68_42"/></StgValue>
</operation>

<operation id="811" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:688 %select_ln69_42 = select i1 %and_ln68_42, i32 %v18_42, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_42"/></StgValue>
</operation>

<operation id="812" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:689 %store_ln70 = store i32 %select_ln69_42, i12 %v15_addr_42

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="813" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32">
<![CDATA[
.split4:690 %bitcast_ln68_43 = bitcast i32 %v18_43

]]></Node>
<StgValue><ssdm name="bitcast_ln68_43"/></StgValue>
</operation>

<operation id="814" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:691 %tmp_85 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_43, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="815" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="23" op_0_bw="32">
<![CDATA[
.split4:692 %trunc_ln68_43 = trunc i32 %bitcast_ln68_43

]]></Node>
<StgValue><ssdm name="trunc_ln68_43"/></StgValue>
</operation>

<operation id="816" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:693 %icmp_ln68_86 = icmp_ne  i8 %tmp_85, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_86"/></StgValue>
</operation>

<operation id="817" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:694 %icmp_ln68_87 = icmp_eq  i23 %trunc_ln68_43, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_87"/></StgValue>
</operation>

<operation id="818" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:695 %or_ln68_43 = or i1 %icmp_ln68_87, i1 %icmp_ln68_86

]]></Node>
<StgValue><ssdm name="or_ln68_43"/></StgValue>
</operation>

<operation id="819" st_id="25" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:696 %tmp_86 = fcmp_ogt  i32 %v18_43, i32 0

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="820" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:697 %and_ln68_43 = and i1 %or_ln68_43, i1 %tmp_86

]]></Node>
<StgValue><ssdm name="and_ln68_43"/></StgValue>
</operation>

<operation id="821" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:698 %select_ln69_43 = select i1 %and_ln68_43, i32 %v18_43, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_43"/></StgValue>
</operation>

<operation id="822" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:699 %store_ln70 = store i32 %select_ln69_43, i12 %v15_addr_43

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="823" st_id="25" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:706 %tmp_88 = fcmp_ogt  i32 %v18_44, i32 0

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="824" st_id="25" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:716 %tmp_90 = fcmp_ogt  i32 %v18_45, i32 0

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="825" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:132 %or_ln70_43 = or i13 %tmp_127, i13 44

]]></Node>
<StgValue><ssdm name="or_ln70_43"/></StgValue>
</operation>

<operation id="826" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:133 %tmp_171 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_43

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="827" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:134 %v15_addr_44 = getelementptr i32 %v15, i64 0, i64 %tmp_171

]]></Node>
<StgValue><ssdm name="v15_addr_44"/></StgValue>
</operation>

<operation id="828" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:135 %or_ln70_44 = or i13 %tmp_127, i13 45

]]></Node>
<StgValue><ssdm name="or_ln70_44"/></StgValue>
</operation>

<operation id="829" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:136 %tmp_172 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_44

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="830" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:137 %v15_addr_45 = getelementptr i32 %v15, i64 0, i64 %tmp_172

]]></Node>
<StgValue><ssdm name="v15_addr_45"/></StgValue>
</operation>

<operation id="831" st_id="26" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:241 %v18_46 = load i6 %v16_0_0_0_addr_46

]]></Node>
<StgValue><ssdm name="v18_46"/></StgValue>
</operation>

<operation id="832" st_id="26" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:242 %v18_47 = load i6 %v16_0_0_0_addr_47

]]></Node>
<StgValue><ssdm name="v18_47"/></StgValue>
</operation>

<operation id="833" st_id="26" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:243 %v18_48 = load i6 %v16_0_0_0_addr_48

]]></Node>
<StgValue><ssdm name="v18_48"/></StgValue>
</operation>

<operation id="834" st_id="26" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:244 %v18_49 = load i6 %v16_0_0_0_addr_49

]]></Node>
<StgValue><ssdm name="v18_49"/></StgValue>
</operation>

<operation id="835" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32">
<![CDATA[
.split4:700 %bitcast_ln68_44 = bitcast i32 %v18_44

]]></Node>
<StgValue><ssdm name="bitcast_ln68_44"/></StgValue>
</operation>

<operation id="836" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:701 %tmp_87 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_44, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="837" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="23" op_0_bw="32">
<![CDATA[
.split4:702 %trunc_ln68_44 = trunc i32 %bitcast_ln68_44

]]></Node>
<StgValue><ssdm name="trunc_ln68_44"/></StgValue>
</operation>

<operation id="838" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:703 %icmp_ln68_88 = icmp_ne  i8 %tmp_87, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_88"/></StgValue>
</operation>

<operation id="839" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:704 %icmp_ln68_89 = icmp_eq  i23 %trunc_ln68_44, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_89"/></StgValue>
</operation>

<operation id="840" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:705 %or_ln68_44 = or i1 %icmp_ln68_89, i1 %icmp_ln68_88

]]></Node>
<StgValue><ssdm name="or_ln68_44"/></StgValue>
</operation>

<operation id="841" st_id="26" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:706 %tmp_88 = fcmp_ogt  i32 %v18_44, i32 0

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="842" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:707 %and_ln68_44 = and i1 %or_ln68_44, i1 %tmp_88

]]></Node>
<StgValue><ssdm name="and_ln68_44"/></StgValue>
</operation>

<operation id="843" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:708 %select_ln69_44 = select i1 %and_ln68_44, i32 %v18_44, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_44"/></StgValue>
</operation>

<operation id="844" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:709 %store_ln70 = store i32 %select_ln69_44, i12 %v15_addr_44

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="845" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32">
<![CDATA[
.split4:710 %bitcast_ln68_45 = bitcast i32 %v18_45

]]></Node>
<StgValue><ssdm name="bitcast_ln68_45"/></StgValue>
</operation>

<operation id="846" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:711 %tmp_89 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_45, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="847" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="23" op_0_bw="32">
<![CDATA[
.split4:712 %trunc_ln68_45 = trunc i32 %bitcast_ln68_45

]]></Node>
<StgValue><ssdm name="trunc_ln68_45"/></StgValue>
</operation>

<operation id="848" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:713 %icmp_ln68_90 = icmp_ne  i8 %tmp_89, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_90"/></StgValue>
</operation>

<operation id="849" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:714 %icmp_ln68_91 = icmp_eq  i23 %trunc_ln68_45, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_91"/></StgValue>
</operation>

<operation id="850" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:715 %or_ln68_45 = or i1 %icmp_ln68_91, i1 %icmp_ln68_90

]]></Node>
<StgValue><ssdm name="or_ln68_45"/></StgValue>
</operation>

<operation id="851" st_id="26" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:716 %tmp_90 = fcmp_ogt  i32 %v18_45, i32 0

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="852" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:717 %and_ln68_45 = and i1 %or_ln68_45, i1 %tmp_90

]]></Node>
<StgValue><ssdm name="and_ln68_45"/></StgValue>
</operation>

<operation id="853" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:718 %select_ln69_45 = select i1 %and_ln68_45, i32 %v18_45, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_45"/></StgValue>
</operation>

<operation id="854" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:719 %store_ln70 = store i32 %select_ln69_45, i12 %v15_addr_45

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="855" st_id="26" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:726 %tmp_92 = fcmp_ogt  i32 %v18_46, i32 0

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="856" st_id="26" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:736 %tmp_94 = fcmp_ogt  i32 %v18_47, i32 0

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="857" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:138 %or_ln70_45 = or i13 %tmp_127, i13 46

]]></Node>
<StgValue><ssdm name="or_ln70_45"/></StgValue>
</operation>

<operation id="858" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:139 %tmp_173 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_45

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="859" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:140 %v15_addr_46 = getelementptr i32 %v15, i64 0, i64 %tmp_173

]]></Node>
<StgValue><ssdm name="v15_addr_46"/></StgValue>
</operation>

<operation id="860" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:141 %or_ln70_46 = or i13 %tmp_127, i13 47

]]></Node>
<StgValue><ssdm name="or_ln70_46"/></StgValue>
</operation>

<operation id="861" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:142 %tmp_174 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_46

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="862" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:143 %v15_addr_47 = getelementptr i32 %v15, i64 0, i64 %tmp_174

]]></Node>
<StgValue><ssdm name="v15_addr_47"/></StgValue>
</operation>

<operation id="863" st_id="27" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:243 %v18_48 = load i6 %v16_0_0_0_addr_48

]]></Node>
<StgValue><ssdm name="v18_48"/></StgValue>
</operation>

<operation id="864" st_id="27" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:244 %v18_49 = load i6 %v16_0_0_0_addr_49

]]></Node>
<StgValue><ssdm name="v18_49"/></StgValue>
</operation>

<operation id="865" st_id="27" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:245 %v18_50 = load i6 %v16_0_0_0_addr_50

]]></Node>
<StgValue><ssdm name="v18_50"/></StgValue>
</operation>

<operation id="866" st_id="27" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:246 %v18_51 = load i6 %v16_0_0_0_addr_51

]]></Node>
<StgValue><ssdm name="v18_51"/></StgValue>
</operation>

<operation id="867" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32">
<![CDATA[
.split4:720 %bitcast_ln68_46 = bitcast i32 %v18_46

]]></Node>
<StgValue><ssdm name="bitcast_ln68_46"/></StgValue>
</operation>

<operation id="868" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:721 %tmp_91 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_46, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="869" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="23" op_0_bw="32">
<![CDATA[
.split4:722 %trunc_ln68_46 = trunc i32 %bitcast_ln68_46

]]></Node>
<StgValue><ssdm name="trunc_ln68_46"/></StgValue>
</operation>

<operation id="870" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:723 %icmp_ln68_92 = icmp_ne  i8 %tmp_91, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_92"/></StgValue>
</operation>

<operation id="871" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:724 %icmp_ln68_93 = icmp_eq  i23 %trunc_ln68_46, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_93"/></StgValue>
</operation>

<operation id="872" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:725 %or_ln68_46 = or i1 %icmp_ln68_93, i1 %icmp_ln68_92

]]></Node>
<StgValue><ssdm name="or_ln68_46"/></StgValue>
</operation>

<operation id="873" st_id="27" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:726 %tmp_92 = fcmp_ogt  i32 %v18_46, i32 0

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="874" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:727 %and_ln68_46 = and i1 %or_ln68_46, i1 %tmp_92

]]></Node>
<StgValue><ssdm name="and_ln68_46"/></StgValue>
</operation>

<operation id="875" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:728 %select_ln69_46 = select i1 %and_ln68_46, i32 %v18_46, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_46"/></StgValue>
</operation>

<operation id="876" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:729 %store_ln70 = store i32 %select_ln69_46, i12 %v15_addr_46

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="877" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32">
<![CDATA[
.split4:730 %bitcast_ln68_47 = bitcast i32 %v18_47

]]></Node>
<StgValue><ssdm name="bitcast_ln68_47"/></StgValue>
</operation>

<operation id="878" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:731 %tmp_93 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_47, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="879" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="23" op_0_bw="32">
<![CDATA[
.split4:732 %trunc_ln68_47 = trunc i32 %bitcast_ln68_47

]]></Node>
<StgValue><ssdm name="trunc_ln68_47"/></StgValue>
</operation>

<operation id="880" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:733 %icmp_ln68_94 = icmp_ne  i8 %tmp_93, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_94"/></StgValue>
</operation>

<operation id="881" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:734 %icmp_ln68_95 = icmp_eq  i23 %trunc_ln68_47, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_95"/></StgValue>
</operation>

<operation id="882" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:735 %or_ln68_47 = or i1 %icmp_ln68_95, i1 %icmp_ln68_94

]]></Node>
<StgValue><ssdm name="or_ln68_47"/></StgValue>
</operation>

<operation id="883" st_id="27" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:736 %tmp_94 = fcmp_ogt  i32 %v18_47, i32 0

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="884" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:737 %and_ln68_47 = and i1 %or_ln68_47, i1 %tmp_94

]]></Node>
<StgValue><ssdm name="and_ln68_47"/></StgValue>
</operation>

<operation id="885" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:738 %select_ln69_47 = select i1 %and_ln68_47, i32 %v18_47, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_47"/></StgValue>
</operation>

<operation id="886" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:739 %store_ln70 = store i32 %select_ln69_47, i12 %v15_addr_47

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="887" st_id="27" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:746 %tmp_96 = fcmp_ogt  i32 %v18_48, i32 0

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="888" st_id="27" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:756 %tmp_98 = fcmp_ogt  i32 %v18_49, i32 0

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="889" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:144 %or_ln70_47 = or i13 %tmp_127, i13 48

]]></Node>
<StgValue><ssdm name="or_ln70_47"/></StgValue>
</operation>

<operation id="890" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:145 %tmp_175 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_47

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="891" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:146 %v15_addr_48 = getelementptr i32 %v15, i64 0, i64 %tmp_175

]]></Node>
<StgValue><ssdm name="v15_addr_48"/></StgValue>
</operation>

<operation id="892" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:147 %or_ln70_48 = or i13 %tmp_127, i13 49

]]></Node>
<StgValue><ssdm name="or_ln70_48"/></StgValue>
</operation>

<operation id="893" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:148 %tmp_176 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_48

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="894" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:149 %v15_addr_49 = getelementptr i32 %v15, i64 0, i64 %tmp_176

]]></Node>
<StgValue><ssdm name="v15_addr_49"/></StgValue>
</operation>

<operation id="895" st_id="28" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:245 %v18_50 = load i6 %v16_0_0_0_addr_50

]]></Node>
<StgValue><ssdm name="v18_50"/></StgValue>
</operation>

<operation id="896" st_id="28" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:246 %v18_51 = load i6 %v16_0_0_0_addr_51

]]></Node>
<StgValue><ssdm name="v18_51"/></StgValue>
</operation>

<operation id="897" st_id="28" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:247 %v18_52 = load i6 %v16_0_0_0_addr_52

]]></Node>
<StgValue><ssdm name="v18_52"/></StgValue>
</operation>

<operation id="898" st_id="28" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:248 %v18_53 = load i6 %v16_0_0_0_addr_53

]]></Node>
<StgValue><ssdm name="v18_53"/></StgValue>
</operation>

<operation id="899" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32">
<![CDATA[
.split4:740 %bitcast_ln68_48 = bitcast i32 %v18_48

]]></Node>
<StgValue><ssdm name="bitcast_ln68_48"/></StgValue>
</operation>

<operation id="900" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:741 %tmp_95 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_48, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="901" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="23" op_0_bw="32">
<![CDATA[
.split4:742 %trunc_ln68_48 = trunc i32 %bitcast_ln68_48

]]></Node>
<StgValue><ssdm name="trunc_ln68_48"/></StgValue>
</operation>

<operation id="902" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:743 %icmp_ln68_96 = icmp_ne  i8 %tmp_95, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_96"/></StgValue>
</operation>

<operation id="903" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:744 %icmp_ln68_97 = icmp_eq  i23 %trunc_ln68_48, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_97"/></StgValue>
</operation>

<operation id="904" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:745 %or_ln68_48 = or i1 %icmp_ln68_97, i1 %icmp_ln68_96

]]></Node>
<StgValue><ssdm name="or_ln68_48"/></StgValue>
</operation>

<operation id="905" st_id="28" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:746 %tmp_96 = fcmp_ogt  i32 %v18_48, i32 0

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="906" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:747 %and_ln68_48 = and i1 %or_ln68_48, i1 %tmp_96

]]></Node>
<StgValue><ssdm name="and_ln68_48"/></StgValue>
</operation>

<operation id="907" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:748 %select_ln69_48 = select i1 %and_ln68_48, i32 %v18_48, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_48"/></StgValue>
</operation>

<operation id="908" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:749 %store_ln70 = store i32 %select_ln69_48, i12 %v15_addr_48

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="909" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="32">
<![CDATA[
.split4:750 %bitcast_ln68_49 = bitcast i32 %v18_49

]]></Node>
<StgValue><ssdm name="bitcast_ln68_49"/></StgValue>
</operation>

<operation id="910" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:751 %tmp_97 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_49, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="911" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="23" op_0_bw="32">
<![CDATA[
.split4:752 %trunc_ln68_49 = trunc i32 %bitcast_ln68_49

]]></Node>
<StgValue><ssdm name="trunc_ln68_49"/></StgValue>
</operation>

<operation id="912" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:753 %icmp_ln68_98 = icmp_ne  i8 %tmp_97, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_98"/></StgValue>
</operation>

<operation id="913" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:754 %icmp_ln68_99 = icmp_eq  i23 %trunc_ln68_49, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_99"/></StgValue>
</operation>

<operation id="914" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:755 %or_ln68_49 = or i1 %icmp_ln68_99, i1 %icmp_ln68_98

]]></Node>
<StgValue><ssdm name="or_ln68_49"/></StgValue>
</operation>

<operation id="915" st_id="28" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:756 %tmp_98 = fcmp_ogt  i32 %v18_49, i32 0

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="916" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:757 %and_ln68_49 = and i1 %or_ln68_49, i1 %tmp_98

]]></Node>
<StgValue><ssdm name="and_ln68_49"/></StgValue>
</operation>

<operation id="917" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:758 %select_ln69_49 = select i1 %and_ln68_49, i32 %v18_49, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_49"/></StgValue>
</operation>

<operation id="918" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:759 %store_ln70 = store i32 %select_ln69_49, i12 %v15_addr_49

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="919" st_id="28" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:766 %tmp_100 = fcmp_ogt  i32 %v18_50, i32 0

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="920" st_id="28" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:776 %tmp_102 = fcmp_ogt  i32 %v18_51, i32 0

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="921" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:150 %or_ln70_49 = or i13 %tmp_127, i13 50

]]></Node>
<StgValue><ssdm name="or_ln70_49"/></StgValue>
</operation>

<operation id="922" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:151 %tmp_177 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_49

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="923" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:152 %v15_addr_50 = getelementptr i32 %v15, i64 0, i64 %tmp_177

]]></Node>
<StgValue><ssdm name="v15_addr_50"/></StgValue>
</operation>

<operation id="924" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:153 %or_ln70_50 = or i13 %tmp_127, i13 51

]]></Node>
<StgValue><ssdm name="or_ln70_50"/></StgValue>
</operation>

<operation id="925" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:154 %tmp_178 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_50

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="926" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:155 %v15_addr_51 = getelementptr i32 %v15, i64 0, i64 %tmp_178

]]></Node>
<StgValue><ssdm name="v15_addr_51"/></StgValue>
</operation>

<operation id="927" st_id="29" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:247 %v18_52 = load i6 %v16_0_0_0_addr_52

]]></Node>
<StgValue><ssdm name="v18_52"/></StgValue>
</operation>

<operation id="928" st_id="29" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:248 %v18_53 = load i6 %v16_0_0_0_addr_53

]]></Node>
<StgValue><ssdm name="v18_53"/></StgValue>
</operation>

<operation id="929" st_id="29" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:249 %v18_54 = load i6 %v16_0_0_0_addr_54

]]></Node>
<StgValue><ssdm name="v18_54"/></StgValue>
</operation>

<operation id="930" st_id="29" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:250 %v18_55 = load i6 %v16_0_0_0_addr_55

]]></Node>
<StgValue><ssdm name="v18_55"/></StgValue>
</operation>

<operation id="931" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="32">
<![CDATA[
.split4:760 %bitcast_ln68_50 = bitcast i32 %v18_50

]]></Node>
<StgValue><ssdm name="bitcast_ln68_50"/></StgValue>
</operation>

<operation id="932" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:761 %tmp_99 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_50, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="933" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="23" op_0_bw="32">
<![CDATA[
.split4:762 %trunc_ln68_50 = trunc i32 %bitcast_ln68_50

]]></Node>
<StgValue><ssdm name="trunc_ln68_50"/></StgValue>
</operation>

<operation id="934" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:763 %icmp_ln68_100 = icmp_ne  i8 %tmp_99, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_100"/></StgValue>
</operation>

<operation id="935" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:764 %icmp_ln68_101 = icmp_eq  i23 %trunc_ln68_50, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_101"/></StgValue>
</operation>

<operation id="936" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:765 %or_ln68_50 = or i1 %icmp_ln68_101, i1 %icmp_ln68_100

]]></Node>
<StgValue><ssdm name="or_ln68_50"/></StgValue>
</operation>

<operation id="937" st_id="29" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:766 %tmp_100 = fcmp_ogt  i32 %v18_50, i32 0

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="938" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:767 %and_ln68_50 = and i1 %or_ln68_50, i1 %tmp_100

]]></Node>
<StgValue><ssdm name="and_ln68_50"/></StgValue>
</operation>

<operation id="939" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:768 %select_ln69_50 = select i1 %and_ln68_50, i32 %v18_50, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_50"/></StgValue>
</operation>

<operation id="940" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:769 %store_ln70 = store i32 %select_ln69_50, i12 %v15_addr_50

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="941" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="32">
<![CDATA[
.split4:770 %bitcast_ln68_51 = bitcast i32 %v18_51

]]></Node>
<StgValue><ssdm name="bitcast_ln68_51"/></StgValue>
</operation>

<operation id="942" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:771 %tmp_101 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_51, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="943" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="23" op_0_bw="32">
<![CDATA[
.split4:772 %trunc_ln68_51 = trunc i32 %bitcast_ln68_51

]]></Node>
<StgValue><ssdm name="trunc_ln68_51"/></StgValue>
</operation>

<operation id="944" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:773 %icmp_ln68_102 = icmp_ne  i8 %tmp_101, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_102"/></StgValue>
</operation>

<operation id="945" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:774 %icmp_ln68_103 = icmp_eq  i23 %trunc_ln68_51, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_103"/></StgValue>
</operation>

<operation id="946" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:775 %or_ln68_51 = or i1 %icmp_ln68_103, i1 %icmp_ln68_102

]]></Node>
<StgValue><ssdm name="or_ln68_51"/></StgValue>
</operation>

<operation id="947" st_id="29" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:776 %tmp_102 = fcmp_ogt  i32 %v18_51, i32 0

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="948" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:777 %and_ln68_51 = and i1 %or_ln68_51, i1 %tmp_102

]]></Node>
<StgValue><ssdm name="and_ln68_51"/></StgValue>
</operation>

<operation id="949" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:778 %select_ln69_51 = select i1 %and_ln68_51, i32 %v18_51, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_51"/></StgValue>
</operation>

<operation id="950" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:779 %store_ln70 = store i32 %select_ln69_51, i12 %v15_addr_51

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="951" st_id="29" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:786 %tmp_104 = fcmp_ogt  i32 %v18_52, i32 0

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="952" st_id="29" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:796 %tmp_106 = fcmp_ogt  i32 %v18_53, i32 0

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="953" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:156 %or_ln70_51 = or i13 %tmp_127, i13 52

]]></Node>
<StgValue><ssdm name="or_ln70_51"/></StgValue>
</operation>

<operation id="954" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:157 %tmp_179 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_51

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="955" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:158 %v15_addr_52 = getelementptr i32 %v15, i64 0, i64 %tmp_179

]]></Node>
<StgValue><ssdm name="v15_addr_52"/></StgValue>
</operation>

<operation id="956" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:159 %or_ln70_52 = or i13 %tmp_127, i13 53

]]></Node>
<StgValue><ssdm name="or_ln70_52"/></StgValue>
</operation>

<operation id="957" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:160 %tmp_180 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_52

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="958" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:161 %v15_addr_53 = getelementptr i32 %v15, i64 0, i64 %tmp_180

]]></Node>
<StgValue><ssdm name="v15_addr_53"/></StgValue>
</operation>

<operation id="959" st_id="30" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:249 %v18_54 = load i6 %v16_0_0_0_addr_54

]]></Node>
<StgValue><ssdm name="v18_54"/></StgValue>
</operation>

<operation id="960" st_id="30" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:250 %v18_55 = load i6 %v16_0_0_0_addr_55

]]></Node>
<StgValue><ssdm name="v18_55"/></StgValue>
</operation>

<operation id="961" st_id="30" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:251 %v18_56 = load i6 %v16_0_0_0_addr_56

]]></Node>
<StgValue><ssdm name="v18_56"/></StgValue>
</operation>

<operation id="962" st_id="30" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:252 %v18_57 = load i6 %v16_0_0_0_addr_57

]]></Node>
<StgValue><ssdm name="v18_57"/></StgValue>
</operation>

<operation id="963" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="32">
<![CDATA[
.split4:780 %bitcast_ln68_52 = bitcast i32 %v18_52

]]></Node>
<StgValue><ssdm name="bitcast_ln68_52"/></StgValue>
</operation>

<operation id="964" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:781 %tmp_103 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_52, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="965" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="23" op_0_bw="32">
<![CDATA[
.split4:782 %trunc_ln68_52 = trunc i32 %bitcast_ln68_52

]]></Node>
<StgValue><ssdm name="trunc_ln68_52"/></StgValue>
</operation>

<operation id="966" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:783 %icmp_ln68_104 = icmp_ne  i8 %tmp_103, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_104"/></StgValue>
</operation>

<operation id="967" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:784 %icmp_ln68_105 = icmp_eq  i23 %trunc_ln68_52, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_105"/></StgValue>
</operation>

<operation id="968" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:785 %or_ln68_52 = or i1 %icmp_ln68_105, i1 %icmp_ln68_104

]]></Node>
<StgValue><ssdm name="or_ln68_52"/></StgValue>
</operation>

<operation id="969" st_id="30" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:786 %tmp_104 = fcmp_ogt  i32 %v18_52, i32 0

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="970" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:787 %and_ln68_52 = and i1 %or_ln68_52, i1 %tmp_104

]]></Node>
<StgValue><ssdm name="and_ln68_52"/></StgValue>
</operation>

<operation id="971" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:788 %select_ln69_52 = select i1 %and_ln68_52, i32 %v18_52, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_52"/></StgValue>
</operation>

<operation id="972" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:789 %store_ln70 = store i32 %select_ln69_52, i12 %v15_addr_52

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="973" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32">
<![CDATA[
.split4:790 %bitcast_ln68_53 = bitcast i32 %v18_53

]]></Node>
<StgValue><ssdm name="bitcast_ln68_53"/></StgValue>
</operation>

<operation id="974" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:791 %tmp_105 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_53, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="975" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="23" op_0_bw="32">
<![CDATA[
.split4:792 %trunc_ln68_53 = trunc i32 %bitcast_ln68_53

]]></Node>
<StgValue><ssdm name="trunc_ln68_53"/></StgValue>
</operation>

<operation id="976" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:793 %icmp_ln68_106 = icmp_ne  i8 %tmp_105, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_106"/></StgValue>
</operation>

<operation id="977" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:794 %icmp_ln68_107 = icmp_eq  i23 %trunc_ln68_53, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_107"/></StgValue>
</operation>

<operation id="978" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:795 %or_ln68_53 = or i1 %icmp_ln68_107, i1 %icmp_ln68_106

]]></Node>
<StgValue><ssdm name="or_ln68_53"/></StgValue>
</operation>

<operation id="979" st_id="30" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:796 %tmp_106 = fcmp_ogt  i32 %v18_53, i32 0

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="980" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:797 %and_ln68_53 = and i1 %or_ln68_53, i1 %tmp_106

]]></Node>
<StgValue><ssdm name="and_ln68_53"/></StgValue>
</operation>

<operation id="981" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:798 %select_ln69_53 = select i1 %and_ln68_53, i32 %v18_53, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_53"/></StgValue>
</operation>

<operation id="982" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:799 %store_ln70 = store i32 %select_ln69_53, i12 %v15_addr_53

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="983" st_id="30" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:806 %tmp_108 = fcmp_ogt  i32 %v18_54, i32 0

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="984" st_id="30" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:816 %tmp_110 = fcmp_ogt  i32 %v18_55, i32 0

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="985" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:162 %or_ln70_53 = or i13 %tmp_127, i13 54

]]></Node>
<StgValue><ssdm name="or_ln70_53"/></StgValue>
</operation>

<operation id="986" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:163 %tmp_181 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_53

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="987" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:164 %v15_addr_54 = getelementptr i32 %v15, i64 0, i64 %tmp_181

]]></Node>
<StgValue><ssdm name="v15_addr_54"/></StgValue>
</operation>

<operation id="988" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:165 %or_ln70_54 = or i13 %tmp_127, i13 55

]]></Node>
<StgValue><ssdm name="or_ln70_54"/></StgValue>
</operation>

<operation id="989" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:166 %tmp_182 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_54

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="990" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:167 %v15_addr_55 = getelementptr i32 %v15, i64 0, i64 %tmp_182

]]></Node>
<StgValue><ssdm name="v15_addr_55"/></StgValue>
</operation>

<operation id="991" st_id="31" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:251 %v18_56 = load i6 %v16_0_0_0_addr_56

]]></Node>
<StgValue><ssdm name="v18_56"/></StgValue>
</operation>

<operation id="992" st_id="31" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:252 %v18_57 = load i6 %v16_0_0_0_addr_57

]]></Node>
<StgValue><ssdm name="v18_57"/></StgValue>
</operation>

<operation id="993" st_id="31" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:253 %v18_58 = load i6 %v16_0_0_0_addr_58

]]></Node>
<StgValue><ssdm name="v18_58"/></StgValue>
</operation>

<operation id="994" st_id="31" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:254 %v18_59 = load i6 %v16_0_0_0_addr_59

]]></Node>
<StgValue><ssdm name="v18_59"/></StgValue>
</operation>

<operation id="995" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="32">
<![CDATA[
.split4:800 %bitcast_ln68_54 = bitcast i32 %v18_54

]]></Node>
<StgValue><ssdm name="bitcast_ln68_54"/></StgValue>
</operation>

<operation id="996" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:801 %tmp_107 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_54, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="997" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="23" op_0_bw="32">
<![CDATA[
.split4:802 %trunc_ln68_54 = trunc i32 %bitcast_ln68_54

]]></Node>
<StgValue><ssdm name="trunc_ln68_54"/></StgValue>
</operation>

<operation id="998" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:803 %icmp_ln68_108 = icmp_ne  i8 %tmp_107, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_108"/></StgValue>
</operation>

<operation id="999" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:804 %icmp_ln68_109 = icmp_eq  i23 %trunc_ln68_54, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_109"/></StgValue>
</operation>

<operation id="1000" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:805 %or_ln68_54 = or i1 %icmp_ln68_109, i1 %icmp_ln68_108

]]></Node>
<StgValue><ssdm name="or_ln68_54"/></StgValue>
</operation>

<operation id="1001" st_id="31" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:806 %tmp_108 = fcmp_ogt  i32 %v18_54, i32 0

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="1002" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:807 %and_ln68_54 = and i1 %or_ln68_54, i1 %tmp_108

]]></Node>
<StgValue><ssdm name="and_ln68_54"/></StgValue>
</operation>

<operation id="1003" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:808 %select_ln69_54 = select i1 %and_ln68_54, i32 %v18_54, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_54"/></StgValue>
</operation>

<operation id="1004" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:809 %store_ln70 = store i32 %select_ln69_54, i12 %v15_addr_54

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="1005" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="32">
<![CDATA[
.split4:810 %bitcast_ln68_55 = bitcast i32 %v18_55

]]></Node>
<StgValue><ssdm name="bitcast_ln68_55"/></StgValue>
</operation>

<operation id="1006" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:811 %tmp_109 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_55, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="1007" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="23" op_0_bw="32">
<![CDATA[
.split4:812 %trunc_ln68_55 = trunc i32 %bitcast_ln68_55

]]></Node>
<StgValue><ssdm name="trunc_ln68_55"/></StgValue>
</operation>

<operation id="1008" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:813 %icmp_ln68_110 = icmp_ne  i8 %tmp_109, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_110"/></StgValue>
</operation>

<operation id="1009" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:814 %icmp_ln68_111 = icmp_eq  i23 %trunc_ln68_55, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_111"/></StgValue>
</operation>

<operation id="1010" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:815 %or_ln68_55 = or i1 %icmp_ln68_111, i1 %icmp_ln68_110

]]></Node>
<StgValue><ssdm name="or_ln68_55"/></StgValue>
</operation>

<operation id="1011" st_id="31" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:816 %tmp_110 = fcmp_ogt  i32 %v18_55, i32 0

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="1012" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:817 %and_ln68_55 = and i1 %or_ln68_55, i1 %tmp_110

]]></Node>
<StgValue><ssdm name="and_ln68_55"/></StgValue>
</operation>

<operation id="1013" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:818 %select_ln69_55 = select i1 %and_ln68_55, i32 %v18_55, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_55"/></StgValue>
</operation>

<operation id="1014" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:819 %store_ln70 = store i32 %select_ln69_55, i12 %v15_addr_55

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="1015" st_id="31" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:826 %tmp_112 = fcmp_ogt  i32 %v18_56, i32 0

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="1016" st_id="31" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:836 %tmp_114 = fcmp_ogt  i32 %v18_57, i32 0

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="1017" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:168 %or_ln70_55 = or i13 %tmp_127, i13 56

]]></Node>
<StgValue><ssdm name="or_ln70_55"/></StgValue>
</operation>

<operation id="1018" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:169 %tmp_183 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_55

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="1019" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:170 %v15_addr_56 = getelementptr i32 %v15, i64 0, i64 %tmp_183

]]></Node>
<StgValue><ssdm name="v15_addr_56"/></StgValue>
</operation>

<operation id="1020" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:171 %or_ln70_56 = or i13 %tmp_127, i13 57

]]></Node>
<StgValue><ssdm name="or_ln70_56"/></StgValue>
</operation>

<operation id="1021" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:172 %tmp_184 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_56

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="1022" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:173 %v15_addr_57 = getelementptr i32 %v15, i64 0, i64 %tmp_184

]]></Node>
<StgValue><ssdm name="v15_addr_57"/></StgValue>
</operation>

<operation id="1023" st_id="32" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:253 %v18_58 = load i6 %v16_0_0_0_addr_58

]]></Node>
<StgValue><ssdm name="v18_58"/></StgValue>
</operation>

<operation id="1024" st_id="32" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:254 %v18_59 = load i6 %v16_0_0_0_addr_59

]]></Node>
<StgValue><ssdm name="v18_59"/></StgValue>
</operation>

<operation id="1025" st_id="32" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:255 %v18_60 = load i6 %v16_0_0_0_addr_60

]]></Node>
<StgValue><ssdm name="v18_60"/></StgValue>
</operation>

<operation id="1026" st_id="32" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:256 %v18_61 = load i6 %v16_0_0_0_addr_61

]]></Node>
<StgValue><ssdm name="v18_61"/></StgValue>
</operation>

<operation id="1027" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="32">
<![CDATA[
.split4:820 %bitcast_ln68_56 = bitcast i32 %v18_56

]]></Node>
<StgValue><ssdm name="bitcast_ln68_56"/></StgValue>
</operation>

<operation id="1028" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:821 %tmp_111 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_56, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="1029" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="23" op_0_bw="32">
<![CDATA[
.split4:822 %trunc_ln68_56 = trunc i32 %bitcast_ln68_56

]]></Node>
<StgValue><ssdm name="trunc_ln68_56"/></StgValue>
</operation>

<operation id="1030" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:823 %icmp_ln68_112 = icmp_ne  i8 %tmp_111, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_112"/></StgValue>
</operation>

<operation id="1031" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:824 %icmp_ln68_113 = icmp_eq  i23 %trunc_ln68_56, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_113"/></StgValue>
</operation>

<operation id="1032" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:825 %or_ln68_56 = or i1 %icmp_ln68_113, i1 %icmp_ln68_112

]]></Node>
<StgValue><ssdm name="or_ln68_56"/></StgValue>
</operation>

<operation id="1033" st_id="32" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:826 %tmp_112 = fcmp_ogt  i32 %v18_56, i32 0

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="1034" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:827 %and_ln68_56 = and i1 %or_ln68_56, i1 %tmp_112

]]></Node>
<StgValue><ssdm name="and_ln68_56"/></StgValue>
</operation>

<operation id="1035" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:828 %select_ln69_56 = select i1 %and_ln68_56, i32 %v18_56, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_56"/></StgValue>
</operation>

<operation id="1036" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:829 %store_ln70 = store i32 %select_ln69_56, i12 %v15_addr_56

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="1037" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="32">
<![CDATA[
.split4:830 %bitcast_ln68_57 = bitcast i32 %v18_57

]]></Node>
<StgValue><ssdm name="bitcast_ln68_57"/></StgValue>
</operation>

<operation id="1038" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:831 %tmp_113 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_57, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="1039" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="23" op_0_bw="32">
<![CDATA[
.split4:832 %trunc_ln68_57 = trunc i32 %bitcast_ln68_57

]]></Node>
<StgValue><ssdm name="trunc_ln68_57"/></StgValue>
</operation>

<operation id="1040" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:833 %icmp_ln68_114 = icmp_ne  i8 %tmp_113, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_114"/></StgValue>
</operation>

<operation id="1041" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:834 %icmp_ln68_115 = icmp_eq  i23 %trunc_ln68_57, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_115"/></StgValue>
</operation>

<operation id="1042" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:835 %or_ln68_57 = or i1 %icmp_ln68_115, i1 %icmp_ln68_114

]]></Node>
<StgValue><ssdm name="or_ln68_57"/></StgValue>
</operation>

<operation id="1043" st_id="32" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:836 %tmp_114 = fcmp_ogt  i32 %v18_57, i32 0

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="1044" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:837 %and_ln68_57 = and i1 %or_ln68_57, i1 %tmp_114

]]></Node>
<StgValue><ssdm name="and_ln68_57"/></StgValue>
</operation>

<operation id="1045" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:838 %select_ln69_57 = select i1 %and_ln68_57, i32 %v18_57, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_57"/></StgValue>
</operation>

<operation id="1046" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:839 %store_ln70 = store i32 %select_ln69_57, i12 %v15_addr_57

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="1047" st_id="32" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:846 %tmp_116 = fcmp_ogt  i32 %v18_58, i32 0

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="1048" st_id="32" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:856 %tmp_118 = fcmp_ogt  i32 %v18_59, i32 0

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="1049" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:174 %or_ln70_57 = or i13 %tmp_127, i13 58

]]></Node>
<StgValue><ssdm name="or_ln70_57"/></StgValue>
</operation>

<operation id="1050" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:175 %tmp_185 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_57

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="1051" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:176 %v15_addr_58 = getelementptr i32 %v15, i64 0, i64 %tmp_185

]]></Node>
<StgValue><ssdm name="v15_addr_58"/></StgValue>
</operation>

<operation id="1052" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:177 %or_ln70_58 = or i13 %tmp_127, i13 59

]]></Node>
<StgValue><ssdm name="or_ln70_58"/></StgValue>
</operation>

<operation id="1053" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:178 %tmp_186 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_58

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="1054" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:179 %v15_addr_59 = getelementptr i32 %v15, i64 0, i64 %tmp_186

]]></Node>
<StgValue><ssdm name="v15_addr_59"/></StgValue>
</operation>

<operation id="1055" st_id="33" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:255 %v18_60 = load i6 %v16_0_0_0_addr_60

]]></Node>
<StgValue><ssdm name="v18_60"/></StgValue>
</operation>

<operation id="1056" st_id="33" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:256 %v18_61 = load i6 %v16_0_0_0_addr_61

]]></Node>
<StgValue><ssdm name="v18_61"/></StgValue>
</operation>

<operation id="1057" st_id="33" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:257 %v18_62 = load i6 %v16_0_0_0_addr_62

]]></Node>
<StgValue><ssdm name="v18_62"/></StgValue>
</operation>

<operation id="1058" st_id="33" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:258 %v18_63 = load i6 %v16_0_0_0_addr_63

]]></Node>
<StgValue><ssdm name="v18_63"/></StgValue>
</operation>

<operation id="1059" st_id="33" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0">
<![CDATA[
.split4:259 %read_ln105 = read void @_ssdm_op_Read, i32 %v16_0_0_0, i32 2

]]></Node>
<StgValue><ssdm name="read_ln105"/></StgValue>
</operation>

<operation id="1060" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32">
<![CDATA[
.split4:840 %bitcast_ln68_58 = bitcast i32 %v18_58

]]></Node>
<StgValue><ssdm name="bitcast_ln68_58"/></StgValue>
</operation>

<operation id="1061" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:841 %tmp_115 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_58, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="1062" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="23" op_0_bw="32">
<![CDATA[
.split4:842 %trunc_ln68_58 = trunc i32 %bitcast_ln68_58

]]></Node>
<StgValue><ssdm name="trunc_ln68_58"/></StgValue>
</operation>

<operation id="1063" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:843 %icmp_ln68_116 = icmp_ne  i8 %tmp_115, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_116"/></StgValue>
</operation>

<operation id="1064" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:844 %icmp_ln68_117 = icmp_eq  i23 %trunc_ln68_58, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_117"/></StgValue>
</operation>

<operation id="1065" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:845 %or_ln68_58 = or i1 %icmp_ln68_117, i1 %icmp_ln68_116

]]></Node>
<StgValue><ssdm name="or_ln68_58"/></StgValue>
</operation>

<operation id="1066" st_id="33" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:846 %tmp_116 = fcmp_ogt  i32 %v18_58, i32 0

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="1067" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:847 %and_ln68_58 = and i1 %or_ln68_58, i1 %tmp_116

]]></Node>
<StgValue><ssdm name="and_ln68_58"/></StgValue>
</operation>

<operation id="1068" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:848 %select_ln69_58 = select i1 %and_ln68_58, i32 %v18_58, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_58"/></StgValue>
</operation>

<operation id="1069" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:849 %store_ln70 = store i32 %select_ln69_58, i12 %v15_addr_58

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="1070" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="32">
<![CDATA[
.split4:850 %bitcast_ln68_59 = bitcast i32 %v18_59

]]></Node>
<StgValue><ssdm name="bitcast_ln68_59"/></StgValue>
</operation>

<operation id="1071" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:851 %tmp_117 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_59, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="1072" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="23" op_0_bw="32">
<![CDATA[
.split4:852 %trunc_ln68_59 = trunc i32 %bitcast_ln68_59

]]></Node>
<StgValue><ssdm name="trunc_ln68_59"/></StgValue>
</operation>

<operation id="1073" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:853 %icmp_ln68_118 = icmp_ne  i8 %tmp_117, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_118"/></StgValue>
</operation>

<operation id="1074" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:854 %icmp_ln68_119 = icmp_eq  i23 %trunc_ln68_59, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_119"/></StgValue>
</operation>

<operation id="1075" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:855 %or_ln68_59 = or i1 %icmp_ln68_119, i1 %icmp_ln68_118

]]></Node>
<StgValue><ssdm name="or_ln68_59"/></StgValue>
</operation>

<operation id="1076" st_id="33" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:856 %tmp_118 = fcmp_ogt  i32 %v18_59, i32 0

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="1077" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:857 %and_ln68_59 = and i1 %or_ln68_59, i1 %tmp_118

]]></Node>
<StgValue><ssdm name="and_ln68_59"/></StgValue>
</operation>

<operation id="1078" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:858 %select_ln69_59 = select i1 %and_ln68_59, i32 %v18_59, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_59"/></StgValue>
</operation>

<operation id="1079" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:859 %store_ln70 = store i32 %select_ln69_59, i12 %v15_addr_59

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="1080" st_id="33" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:866 %tmp_120 = fcmp_ogt  i32 %v18_60, i32 0

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="1081" st_id="33" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:876 %tmp_122 = fcmp_ogt  i32 %v18_61, i32 0

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="1082" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:180 %or_ln70_59 = or i13 %tmp_127, i13 60

]]></Node>
<StgValue><ssdm name="or_ln70_59"/></StgValue>
</operation>

<operation id="1083" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:181 %tmp_187 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_59

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="1084" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:182 %v15_addr_60 = getelementptr i32 %v15, i64 0, i64 %tmp_187

]]></Node>
<StgValue><ssdm name="v15_addr_60"/></StgValue>
</operation>

<operation id="1085" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:183 %or_ln70_60 = or i13 %tmp_127, i13 61

]]></Node>
<StgValue><ssdm name="or_ln70_60"/></StgValue>
</operation>

<operation id="1086" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:184 %tmp_188 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_60

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="1087" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:185 %v15_addr_61 = getelementptr i32 %v15, i64 0, i64 %tmp_188

]]></Node>
<StgValue><ssdm name="v15_addr_61"/></StgValue>
</operation>

<operation id="1088" st_id="34" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:257 %v18_62 = load i6 %v16_0_0_0_addr_62

]]></Node>
<StgValue><ssdm name="v18_62"/></StgValue>
</operation>

<operation id="1089" st_id="34" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:258 %v18_63 = load i6 %v16_0_0_0_addr_63

]]></Node>
<StgValue><ssdm name="v18_63"/></StgValue>
</operation>

<operation id="1090" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="32">
<![CDATA[
.split4:860 %bitcast_ln68_60 = bitcast i32 %v18_60

]]></Node>
<StgValue><ssdm name="bitcast_ln68_60"/></StgValue>
</operation>

<operation id="1091" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:861 %tmp_119 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_60, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="1092" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="23" op_0_bw="32">
<![CDATA[
.split4:862 %trunc_ln68_60 = trunc i32 %bitcast_ln68_60

]]></Node>
<StgValue><ssdm name="trunc_ln68_60"/></StgValue>
</operation>

<operation id="1093" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:863 %icmp_ln68_120 = icmp_ne  i8 %tmp_119, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_120"/></StgValue>
</operation>

<operation id="1094" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:864 %icmp_ln68_121 = icmp_eq  i23 %trunc_ln68_60, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_121"/></StgValue>
</operation>

<operation id="1095" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:865 %or_ln68_60 = or i1 %icmp_ln68_121, i1 %icmp_ln68_120

]]></Node>
<StgValue><ssdm name="or_ln68_60"/></StgValue>
</operation>

<operation id="1096" st_id="34" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:866 %tmp_120 = fcmp_ogt  i32 %v18_60, i32 0

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="1097" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:867 %and_ln68_60 = and i1 %or_ln68_60, i1 %tmp_120

]]></Node>
<StgValue><ssdm name="and_ln68_60"/></StgValue>
</operation>

<operation id="1098" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:868 %select_ln69_60 = select i1 %and_ln68_60, i32 %v18_60, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_60"/></StgValue>
</operation>

<operation id="1099" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:869 %store_ln70 = store i32 %select_ln69_60, i12 %v15_addr_60

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="1100" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="32">
<![CDATA[
.split4:870 %bitcast_ln68_61 = bitcast i32 %v18_61

]]></Node>
<StgValue><ssdm name="bitcast_ln68_61"/></StgValue>
</operation>

<operation id="1101" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:871 %tmp_121 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_61, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="1102" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="23" op_0_bw="32">
<![CDATA[
.split4:872 %trunc_ln68_61 = trunc i32 %bitcast_ln68_61

]]></Node>
<StgValue><ssdm name="trunc_ln68_61"/></StgValue>
</operation>

<operation id="1103" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:873 %icmp_ln68_122 = icmp_ne  i8 %tmp_121, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_122"/></StgValue>
</operation>

<operation id="1104" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:874 %icmp_ln68_123 = icmp_eq  i23 %trunc_ln68_61, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_123"/></StgValue>
</operation>

<operation id="1105" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:875 %or_ln68_61 = or i1 %icmp_ln68_123, i1 %icmp_ln68_122

]]></Node>
<StgValue><ssdm name="or_ln68_61"/></StgValue>
</operation>

<operation id="1106" st_id="34" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:876 %tmp_122 = fcmp_ogt  i32 %v18_61, i32 0

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="1107" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:877 %and_ln68_61 = and i1 %or_ln68_61, i1 %tmp_122

]]></Node>
<StgValue><ssdm name="and_ln68_61"/></StgValue>
</operation>

<operation id="1108" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:878 %select_ln69_61 = select i1 %and_ln68_61, i32 %v18_61, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_61"/></StgValue>
</operation>

<operation id="1109" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:879 %store_ln70 = store i32 %select_ln69_61, i12 %v15_addr_61

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="1110" st_id="34" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:886 %tmp_124 = fcmp_ogt  i32 %v18_62, i32 0

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="1111" st_id="34" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:896 %tmp_126 = fcmp_ogt  i32 %v18_63, i32 0

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="1112" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:186 %or_ln70_61 = or i13 %tmp_127, i13 62

]]></Node>
<StgValue><ssdm name="or_ln70_61"/></StgValue>
</operation>

<operation id="1113" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:187 %tmp_189 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_61

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="1114" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:188 %v15_addr_62 = getelementptr i32 %v15, i64 0, i64 %tmp_189

]]></Node>
<StgValue><ssdm name="v15_addr_62"/></StgValue>
</operation>

<operation id="1115" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:189 %or_ln70_62 = or i13 %tmp_127, i13 63

]]></Node>
<StgValue><ssdm name="or_ln70_62"/></StgValue>
</operation>

<operation id="1116" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:190 %tmp_190 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln70_62

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="1117" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:191 %v15_addr_63 = getelementptr i32 %v15, i64 0, i64 %tmp_190

]]></Node>
<StgValue><ssdm name="v15_addr_63"/></StgValue>
</operation>

<operation id="1118" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:192 %specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln58"/></StgValue>
</operation>

<operation id="1119" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split4:194 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v16_0_0_0, void @p_str, i32 0, i32 0, void @p_str_1, i32 0, i32 0, void @p_str_1, void @p_str_1, void @p_str_1, i32 2, i32 2, i32 16, i32 16, void @p_str_1, void @p_str_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1120" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32">
<![CDATA[
.split4:880 %bitcast_ln68_62 = bitcast i32 %v18_62

]]></Node>
<StgValue><ssdm name="bitcast_ln68_62"/></StgValue>
</operation>

<operation id="1121" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:881 %tmp_123 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_62, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="1122" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="23" op_0_bw="32">
<![CDATA[
.split4:882 %trunc_ln68_62 = trunc i32 %bitcast_ln68_62

]]></Node>
<StgValue><ssdm name="trunc_ln68_62"/></StgValue>
</operation>

<operation id="1123" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:883 %icmp_ln68_124 = icmp_ne  i8 %tmp_123, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_124"/></StgValue>
</operation>

<operation id="1124" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:884 %icmp_ln68_125 = icmp_eq  i23 %trunc_ln68_62, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_125"/></StgValue>
</operation>

<operation id="1125" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:885 %or_ln68_62 = or i1 %icmp_ln68_125, i1 %icmp_ln68_124

]]></Node>
<StgValue><ssdm name="or_ln68_62"/></StgValue>
</operation>

<operation id="1126" st_id="35" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:886 %tmp_124 = fcmp_ogt  i32 %v18_62, i32 0

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="1127" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:887 %and_ln68_62 = and i1 %or_ln68_62, i1 %tmp_124

]]></Node>
<StgValue><ssdm name="and_ln68_62"/></StgValue>
</operation>

<operation id="1128" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:888 %select_ln69_62 = select i1 %and_ln68_62, i32 %v18_62, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_62"/></StgValue>
</operation>

<operation id="1129" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:889 %store_ln70 = store i32 %select_ln69_62, i12 %v15_addr_62

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="1130" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="32">
<![CDATA[
.split4:890 %bitcast_ln68_63 = bitcast i32 %v18_63

]]></Node>
<StgValue><ssdm name="bitcast_ln68_63"/></StgValue>
</operation>

<operation id="1131" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:891 %tmp_125 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_63, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="1132" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="23" op_0_bw="32">
<![CDATA[
.split4:892 %trunc_ln68_63 = trunc i32 %bitcast_ln68_63

]]></Node>
<StgValue><ssdm name="trunc_ln68_63"/></StgValue>
</operation>

<operation id="1133" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:893 %icmp_ln68_126 = icmp_ne  i8 %tmp_125, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln68_126"/></StgValue>
</operation>

<operation id="1134" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:894 %icmp_ln68_127 = icmp_eq  i23 %trunc_ln68_63, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_127"/></StgValue>
</operation>

<operation id="1135" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:895 %or_ln68_63 = or i1 %icmp_ln68_127, i1 %icmp_ln68_126

]]></Node>
<StgValue><ssdm name="or_ln68_63"/></StgValue>
</operation>

<operation id="1136" st_id="35" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:896 %tmp_126 = fcmp_ogt  i32 %v18_63, i32 0

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1137" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:897 %and_ln68_63 = and i1 %or_ln68_63, i1 %tmp_126

]]></Node>
<StgValue><ssdm name="and_ln68_63"/></StgValue>
</operation>

<operation id="1138" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:898 %select_ln69_63 = select i1 %and_ln68_63, i32 %v18_63, i32 0

]]></Node>
<StgValue><ssdm name="select_ln69_63"/></StgValue>
</operation>

<operation id="1139" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split4:899 %store_ln70 = store i32 %select_ln69_63, i12 %v15_addr_63

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="1140" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="0" op_0_bw="0">
<![CDATA[
.split4:901 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
