# Generate Verilog code
run:
	sbt run

test:
	sbt test

clean:
	rm -rf project target test_run_dir *.json *.fir *.v