/* Generated by Yosys 0.7 (git sha1 61f6811, gcc 6.2.0-11ubuntu1 -O2 -fdebug-prefix-map=/build/yosys-zWLHjG/yosys-0.7=. -fstack-protector-strong -fPIC -Os) */

module PCIE_Synth(clk, reset_L, init, data_in_principal, push, pop_D0, pop_D1, data_out0, data_out1, active_out, idle_out, error_out, Pausa_MF);
  wire _0000_;
  wire _0001_;
  wire _0002_;
  wire _0003_;
  wire _0004_;
  wire _0005_;
  wire _0006_;
  wire _0007_;
  wire _0008_;
  wire _0009_;
  wire _0010_;
  wire _0011_;
  wire _0012_;
  wire _0013_;
  wire _0014_;
  wire _0015_;
  wire _0016_;
  wire _0017_;
  wire _0018_;
  wire _0019_;
  wire _0020_;
  wire _0021_;
  wire _0022_;
  wire _0023_;
  wire _0024_;
  wire _0025_;
  wire _0026_;
  wire _0027_;
  wire _0028_;
  wire _0029_;
  wire _0030_;
  wire _0031_;
  wire _0032_;
  wire _0033_;
  wire _0034_;
  wire _0035_;
  wire _0036_;
  wire _0037_;
  wire _0038_;
  wire _0039_;
  wire _0040_;
  wire _0041_;
  wire _0042_;
  wire _0043_;
  wire _0044_;
  wire _0045_;
  wire _0046_;
  wire _0047_;
  wire _0048_;
  wire _0049_;
  wire _0050_;
  wire _0051_;
  wire _0052_;
  wire _0053_;
  wire _0054_;
  wire _0055_;
  wire _0056_;
  wire _0057_;
  wire _0058_;
  wire _0059_;
  wire _0060_;
  wire _0061_;
  wire _0062_;
  wire _0063_;
  wire _0064_;
  wire _0065_;
  wire _0066_;
  wire _0067_;
  wire _0068_;
  wire _0069_;
  wire _0070_;
  wire _0071_;
  wire _0072_;
  wire _0073_;
  wire _0074_;
  wire _0075_;
  wire _0076_;
  wire _0077_;
  wire _0078_;
  wire _0079_;
  wire _0080_;
  wire _0081_;
  wire _0082_;
  wire _0083_;
  wire _0084_;
  wire _0085_;
  wire _0086_;
  wire _0087_;
  wire _0088_;
  wire _0089_;
  wire _0090_;
  wire _0091_;
  wire _0092_;
  wire _0093_;
  wire _0094_;
  wire _0095_;
  wire _0096_;
  wire _0097_;
  wire _0098_;
  wire _0099_;
  wire _0100_;
  wire _0101_;
  wire _0102_;
  wire _0103_;
  wire _0104_;
  wire _0105_;
  wire _0106_;
  wire _0107_;
  wire _0108_;
  wire _0109_;
  wire _0110_;
  wire _0111_;
  wire _0112_;
  wire _0113_;
  wire _0114_;
  wire _0115_;
  wire _0116_;
  wire _0117_;
  wire _0118_;
  wire _0119_;
  wire _0120_;
  wire _0121_;
  wire _0122_;
  wire _0123_;
  wire _0124_;
  wire _0125_;
  wire _0126_;
  wire _0127_;
  wire _0128_;
  wire _0129_;
  wire _0130_;
  wire _0131_;
  wire _0132_;
  wire _0133_;
  wire _0134_;
  wire _0135_;
  wire _0136_;
  wire _0137_;
  wire _0138_;
  wire _0139_;
  wire _0140_;
  wire _0141_;
  wire _0142_;
  wire _0143_;
  wire _0144_;
  wire _0145_;
  wire _0146_;
  wire _0147_;
  wire _0148_;
  wire _0149_;
  wire _0150_;
  wire _0151_;
  wire _0152_;
  wire _0153_;
  wire _0154_;
  wire _0155_;
  wire _0156_;
  wire _0157_;
  wire _0158_;
  wire _0159_;
  wire _0160_;
  wire _0161_;
  wire _0162_;
  wire _0163_;
  wire _0164_;
  wire _0165_;
  wire _0166_;
  wire _0167_;
  wire _0168_;
  wire _0169_;
  wire _0170_;
  wire _0171_;
  wire _0172_;
  wire _0173_;
  wire _0174_;
  wire _0175_;
  wire _0176_;
  wire _0177_;
  wire _0178_;
  wire _0179_;
  wire _0180_;
  wire _0181_;
  wire _0182_;
  wire _0183_;
  wire _0184_;
  wire _0185_;
  wire _0186_;
  wire _0187_;
  wire _0188_;
  wire _0189_;
  wire _0190_;
  wire _0191_;
  wire _0192_;
  wire _0193_;
  wire _0194_;
  wire _0195_;
  wire _0196_;
  wire _0197_;
  wire _0198_;
  wire _0199_;
  wire _0200_;
  wire _0201_;
  wire _0202_;
  wire _0203_;
  wire _0204_;
  wire _0205_;
  wire _0206_;
  wire _0207_;
  wire _0208_;
  wire _0209_;
  wire _0210_;
  wire _0211_;
  wire _0212_;
  wire _0213_;
  wire _0214_;
  wire _0215_;
  wire _0216_;
  wire _0217_;
  wire _0218_;
  wire _0219_;
  wire _0220_;
  wire _0221_;
  wire _0222_;
  wire _0223_;
  wire _0224_;
  wire _0225_;
  wire _0226_;
  wire _0227_;
  wire _0228_;
  wire _0229_;
  wire _0230_;
  wire _0231_;
  wire _0232_;
  wire _0233_;
  wire _0234_;
  wire _0235_;
  wire _0236_;
  wire _0237_;
  wire _0238_;
  wire _0239_;
  wire _0240_;
  wire _0241_;
  wire _0242_;
  wire _0243_;
  wire _0244_;
  wire _0245_;
  wire _0246_;
  wire _0247_;
  wire _0248_;
  wire _0249_;
  wire _0250_;
  wire _0251_;
  wire _0252_;
  wire _0253_;
  wire _0254_;
  wire _0255_;
  wire _0256_;
  wire _0257_;
  wire _0258_;
  wire _0259_;
  wire _0260_;
  wire _0261_;
  wire _0262_;
  wire _0263_;
  wire _0264_;
  wire _0265_;
  wire _0266_;
  wire _0267_;
  wire _0268_;
  wire _0269_;
  wire _0270_;
  wire _0271_;
  wire _0272_;
  wire _0273_;
  wire _0274_;
  wire _0275_;
  wire _0276_;
  wire _0277_;
  wire _0278_;
  wire _0279_;
  wire _0280_;
  wire _0281_;
  wire _0282_;
  wire _0283_;
  wire _0284_;
  wire _0285_;
  wire _0286_;
  wire _0287_;
  wire _0288_;
  wire _0289_;
  wire _0290_;
  wire _0291_;
  wire _0292_;
  wire _0293_;
  wire _0294_;
  wire _0295_;
  wire _0296_;
  wire _0297_;
  wire _0298_;
  wire _0299_;
  wire _0300_;
  wire _0301_;
  wire _0302_;
  wire _0303_;
  wire _0304_;
  wire _0305_;
  wire _0306_;
  wire _0307_;
  wire _0308_;
  wire _0309_;
  wire _0310_;
  wire _0311_;
  wire _0312_;
  wire _0313_;
  wire _0314_;
  wire _0315_;
  wire _0316_;
  wire _0317_;
  wire _0318_;
  wire _0319_;
  wire _0320_;
  wire _0321_;
  wire _0322_;
  wire _0323_;
  wire _0324_;
  wire _0325_;
  wire _0326_;
  wire _0327_;
  wire _0328_;
  wire _0329_;
  wire _0330_;
  wire _0331_;
  wire _0332_;
  wire _0333_;
  wire _0334_;
  wire _0335_;
  wire _0336_;
  wire _0337_;
  wire _0338_;
  wire _0339_;
  wire _0340_;
  wire _0341_;
  wire _0342_;
  wire _0343_;
  wire _0344_;
  wire _0345_;
  wire _0346_;
  wire _0347_;
  wire _0348_;
  wire _0349_;
  wire _0350_;
  wire _0351_;
  wire _0352_;
  wire _0353_;
  wire _0354_;
  wire _0355_;
  wire _0356_;
  wire _0357_;
  wire _0358_;
  wire _0359_;
  wire _0360_;
  wire _0361_;
  wire _0362_;
  wire _0363_;
  wire _0364_;
  wire _0365_;
  wire _0366_;
  wire _0367_;
  wire _0368_;
  wire _0369_;
  wire _0370_;
  wire _0371_;
  wire _0372_;
  wire _0373_;
  wire _0374_;
  wire _0375_;
  wire _0376_;
  wire _0377_;
  wire _0378_;
  wire _0379_;
  wire _0380_;
  wire _0381_;
  wire _0382_;
  wire _0383_;
  wire _0384_;
  wire _0385_;
  wire _0386_;
  wire _0387_;
  wire _0388_;
  wire _0389_;
  wire _0390_;
  wire _0391_;
  wire _0392_;
  wire _0393_;
  wire _0394_;
  wire _0395_;
  wire _0396_;
  wire _0397_;
  wire _0398_;
  wire _0399_;
  wire _0400_;
  wire _0401_;
  wire _0402_;
  wire _0403_;
  wire _0404_;
  wire _0405_;
  wire _0406_;
  wire _0407_;
  wire _0408_;
  wire _0409_;
  wire _0410_;
  wire _0411_;
  wire _0412_;
  wire _0413_;
  wire _0414_;
  wire _0415_;
  wire _0416_;
  wire _0417_;
  wire _0418_;
  wire _0419_;
  wire _0420_;
  wire _0421_;
  wire _0422_;
  wire _0423_;
  wire _0424_;
  wire _0425_;
  wire _0426_;
  wire _0427_;
  wire _0428_;
  wire _0429_;
  wire _0430_;
  wire _0431_;
  wire _0432_;
  wire _0433_;
  wire _0434_;
  wire _0435_;
  wire _0436_;
  wire _0437_;
  wire _0438_;
  wire _0439_;
  wire _0440_;
  wire _0441_;
  wire _0442_;
  wire _0443_;
  wire _0444_;
  wire _0445_;
  wire _0446_;
  wire _0447_;
  wire _0448_;
  wire _0449_;
  wire _0450_;
  wire _0451_;
  wire _0452_;
  wire _0453_;
  wire _0454_;
  wire _0455_;
  wire _0456_;
  wire _0457_;
  wire _0458_;
  wire _0459_;
  wire _0460_;
  wire _0461_;
  wire _0462_;
  wire _0463_;
  wire _0464_;
  wire _0465_;
  wire _0466_;
  wire _0467_;
  wire _0468_;
  wire _0469_;
  wire _0470_;
  wire _0471_;
  wire _0472_;
  wire _0473_;
  wire _0474_;
  wire _0475_;
  wire _0476_;
  wire _0477_;
  wire _0478_;
  wire _0479_;
  wire _0480_;
  wire _0481_;
  wire _0482_;
  wire _0483_;
  wire _0484_;
  wire _0485_;
  wire _0486_;
  wire _0487_;
  wire _0488_;
  wire _0489_;
  wire _0490_;
  wire _0491_;
  wire _0492_;
  wire _0493_;
  wire _0494_;
  wire _0495_;
  wire _0496_;
  wire _0497_;
  wire _0498_;
  wire _0499_;
  wire _0500_;
  wire _0501_;
  wire _0502_;
  wire _0503_;
  wire _0504_;
  wire _0505_;
  wire _0506_;
  wire _0507_;
  wire _0508_;
  wire _0509_;
  wire _0510_;
  wire _0511_;
  wire _0512_;
  wire _0513_;
  wire _0514_;
  wire _0515_;
  wire _0516_;
  wire _0517_;
  wire _0518_;
  wire _0519_;
  wire _0520_;
  wire _0521_;
  wire _0522_;
  wire _0523_;
  wire _0524_;
  wire _0525_;
  wire _0526_;
  wire _0527_;
  wire _0528_;
  wire _0529_;
  wire _0530_;
  wire _0531_;
  wire _0532_;
  wire _0533_;
  wire _0534_;
  wire _0535_;
  wire _0536_;
  wire _0537_;
  wire _0538_;
  wire _0539_;
  wire _0540_;
  wire _0541_;
  wire _0542_;
  wire _0543_;
  wire _0544_;
  wire _0545_;
  wire _0546_;
  wire _0547_;
  wire _0548_;
  wire _0549_;
  wire _0550_;
  wire _0551_;
  wire _0552_;
  wire _0553_;
  wire _0554_;
  wire _0555_;
  wire _0556_;
  wire _0557_;
  wire _0558_;
  wire _0559_;
  wire _0560_;
  wire _0561_;
  wire _0562_;
  wire _0563_;
  wire _0564_;
  wire _0565_;
  wire _0566_;
  wire _0567_;
  wire _0568_;
  wire _0569_;
  wire _0570_;
  wire _0571_;
  wire _0572_;
  wire _0573_;
  wire _0574_;
  wire _0575_;
  wire _0576_;
  wire _0577_;
  wire _0578_;
  wire _0579_;
  wire _0580_;
  wire _0581_;
  wire _0582_;
  wire _0583_;
  wire _0584_;
  wire _0585_;
  wire _0586_;
  wire _0587_;
  wire _0588_;
  wire _0589_;
  wire _0590_;
  wire _0591_;
  wire _0592_;
  wire _0593_;
  wire _0594_;
  wire _0595_;
  wire _0596_;
  wire _0597_;
  wire _0598_;
  wire _0599_;
  wire _0600_;
  wire _0601_;
  wire _0602_;
  wire _0603_;
  wire _0604_;
  wire _0605_;
  wire _0606_;
  wire _0607_;
  wire _0608_;
  wire _0609_;
  wire _0610_;
  wire _0611_;
  wire _0612_;
  wire _0613_;
  wire _0614_;
  wire _0615_;
  wire _0616_;
  wire _0617_;
  wire _0618_;
  wire _0619_;
  wire _0620_;
  wire _0621_;
  wire _0622_;
  wire _0623_;
  wire _0624_;
  wire _0625_;
  wire _0626_;
  wire _0627_;
  wire _0628_;
  wire _0629_;
  wire _0630_;
  wire _0631_;
  wire _0632_;
  wire _0633_;
  wire _0634_;
  wire _0635_;
  wire _0636_;
  wire _0637_;
  wire _0638_;
  wire _0639_;
  wire _0640_;
  wire _0641_;
  wire _0642_;
  wire _0643_;
  wire _0644_;
  wire _0645_;
  wire _0646_;
  wire _0647_;
  wire _0648_;
  wire _0649_;
  wire _0650_;
  wire _0651_;
  wire _0652_;
  wire _0653_;
  wire _0654_;
  wire _0655_;
  wire _0656_;
  wire _0657_;
  wire _0658_;
  wire _0659_;
  wire _0660_;
  wire _0661_;
  wire _0662_;
  wire _0663_;
  wire _0664_;
  wire _0665_;
  wire [5:0] \D0Fifo.Fifo_Data_in ;
  wire \D0Fifo.Pausa ;
  wire [5:0] \D0Fifo.memoria.Ram[0] ;
  wire [5:0] \D0Fifo.memoria.Ram[1] ;
  wire [5:0] \D0Fifo.memoria.Ram[2] ;
  wire [5:0] \D0Fifo.memoria.Ram[3] ;
  wire [1:0] \D0Fifo.memoria.iReadAddress ;
  wire [1:0] \D0Fifo.memoria.iWriteAddress ;
  wire \D0Fifo.memoria.iWriteEnable ;
  wire [2:0] \D0Fifo.num_mem ;
  wire \D1Fifo.Pausa ;
  wire [1:0] \D1Fifo.memoria.iReadAddress ;
  wire [2:0] \D1Fifo.num_mem ;
  wire [5:0] \Demux_D0_D1.data_in ;
  wire \Demux_D0_D1.valid_in ;
  wire Fifo_Empty_MF;
  wire Fifo_Empty_VC0;
  wire Fifo_Empty_VC1;
  wire [5:0] \MainFifo.memoria.Ram[0] ;
  wire [5:0] \MainFifo.memoria.Ram[1] ;
  wire [5:0] \MainFifo.memoria.Ram[2] ;
  wire [5:0] \MainFifo.memoria.Ram[3] ;
  wire [1:0] \MainFifo.memoria.iReadAddress ;
  wire \MainFifo.memoria.iReadEnable ;
  wire [1:0] \MainFifo.memoria.iWriteAddress ;
  wire [2:0] \MainFifo.num_mem ;
  output Pausa_MF;
  wire Pausa_VC0;
  wire [5:0] \VC0Fifo.Fifo_Data_in ;
  wire [5:0] \VC0Fifo.memoria.Ram[0] ;
  wire [5:0] \VC0Fifo.memoria.Ram[1] ;
  wire [5:0] \VC0Fifo.memoria.Ram[2] ;
  wire [5:0] \VC0Fifo.memoria.Ram[3] ;
  wire [1:0] \VC0Fifo.memoria.iReadAddress ;
  wire \VC0Fifo.memoria.iReadEnable ;
  wire [1:0] \VC0Fifo.memoria.iWriteAddress ;
  wire \VC0Fifo.memoria.iWriteEnable ;
  wire [4:0] \VC0Fifo.num_mem ;
  wire [5:0] \VC1Fifo.Fifo_Data_in ;
  wire [5:0] \VC1Fifo.memoria.Ram[0] ;
  wire [5:0] \VC1Fifo.memoria.Ram[1] ;
  wire [5:0] \VC1Fifo.memoria.Ram[2] ;
  wire [5:0] \VC1Fifo.memoria.Ram[3] ;
  wire [1:0] \VC1Fifo.memoria.iReadAddress ;
  wire \VC1Fifo.memoria.iReadEnable ;
  wire [1:0] \VC1Fifo.memoria.iWriteAddress ;
  wire \VC1Fifo.memoria.iWriteEnable ;
  wire [4:0] \VC1Fifo.num_mem ;
  output active_out;
  input clk;
  input [5:0] data_in_principal;
  output [5:0] data_out0;
  output [5:0] data_out1;
  output error_out;
  wire [4:0] \fsm_Control1.nxt_state ;
  wire [4:0] \fsm_Control1.state ;
  output idle_out;
  input init;
  wire pausaD0D1;
  input pop_D0;
  input pop_D1;
  input push;
  input reset_L;
  NOT _0666_ (
    .A(reset_L),
    .Y(_0035_)
  );
  NOR _0667_ (
    .A(\D1Fifo.Pausa ),
    .B(\D0Fifo.Pausa ),
    .Y(_0036_)
  );
  NOR _0668_ (
    .A(_0036_),
    .B(_0035_),
    .Y(_0000_)
  );
  NOT _0669_ (
    .A(Pausa_VC0),
    .Y(_0037_)
  );
  NAND _0670_ (
    .A(_0035_),
    .B(_0037_),
    .Y(_0038_)
  );
  NOR _0671_ (
    .A(_0038_),
    .B(Fifo_Empty_MF),
    .Y(_0001_)
  );
  NOR _0672_ (
    .A(pausaD0D1),
    .B(_0035_),
    .Y(_0039_)
  );
  NOT _0673_ (
    .A(_0039_),
    .Y(_0040_)
  );
  NOR _0674_ (
    .A(_0040_),
    .B(Fifo_Empty_VC0),
    .Y(_0002_)
  );
  NAND _0675_ (
    .A(\VC1Fifo.memoria.iReadEnable ),
    .B(_0035_),
    .Y(_0041_)
  );
  NOT _0676_ (
    .A(Fifo_Empty_VC0),
    .Y(_0042_)
  );
  NOR _0677_ (
    .A(Fifo_Empty_VC1),
    .B(_0042_),
    .Y(_0043_)
  );
  NAND _0678_ (
    .A(_0043_),
    .B(_0039_),
    .Y(_0044_)
  );
  NAND _0679_ (
    .A(_0044_),
    .B(_0041_),
    .Y(_0003_)
  );
  NOT _0680_ (
    .A(\D0Fifo.num_mem [2]),
    .Y(_0045_)
  );
  NOT _0681_ (
    .A(\D0Fifo.num_mem [0]),
    .Y(_0046_)
  );
  NOR _0682_ (
    .A(_0046_),
    .B(_0045_),
    .Y(_0047_)
  );
  NOR _0683_ (
    .A(\D0Fifo.num_mem [0]),
    .B(\D0Fifo.num_mem [1]),
    .Y(_0048_)
  );
  NAND _0684_ (
    .A(_0048_),
    .B(_0045_),
    .Y(_0049_)
  );
  NAND _0685_ (
    .A(_0049_),
    .B(\D0Fifo.memoria.iWriteEnable ),
    .Y(_0050_)
  );
  NOR _0686_ (
    .A(_0050_),
    .B(_0047_),
    .Y(_0051_)
  );
  NOT _0687_ (
    .A(\D0Fifo.memoria.iWriteEnable ),
    .Y(_0052_)
  );
  NOT _0688_ (
    .A(pop_D0),
    .Y(_0053_)
  );
  NAND _0689_ (
    .A(_0053_),
    .B(\D0Fifo.num_mem [0]),
    .Y(_0054_)
  );
  NAND _0690_ (
    .A(pop_D0),
    .B(_0046_),
    .Y(_0055_)
  );
  NAND _0691_ (
    .A(_0055_),
    .B(_0054_),
    .Y(_0056_)
  );
  NAND _0692_ (
    .A(_0056_),
    .B(_0049_),
    .Y(_0057_)
  );
  NAND _0693_ (
    .A(_0057_),
    .B(_0052_),
    .Y(_0058_)
  );
  NAND _0694_ (
    .A(_0058_),
    .B(reset_L),
    .Y(_0059_)
  );
  NOR _0695_ (
    .A(_0059_),
    .B(_0051_),
    .Y(_0439_)
  );
  NOT _0696_ (
    .A(\D0Fifo.num_mem [1]),
    .Y(_0060_)
  );
  NOR _0697_ (
    .A(_0045_),
    .B(_0060_),
    .Y(_0061_)
  );
  NAND _0698_ (
    .A(\D0Fifo.num_mem [0]),
    .B(\D0Fifo.num_mem [1]),
    .Y(_0062_)
  );
  NAND _0699_ (
    .A(_0062_),
    .B(_0045_),
    .Y(_0063_)
  );
  NOR _0700_ (
    .A(_0063_),
    .B(_0048_),
    .Y(_0064_)
  );
  NOR _0701_ (
    .A(_0064_),
    .B(_0061_),
    .Y(_0065_)
  );
  NOR _0702_ (
    .A(_0065_),
    .B(_0050_),
    .Y(_0066_)
  );
  NOR _0703_ (
    .A(_0055_),
    .B(\D0Fifo.num_mem [1]),
    .Y(_0067_)
  );
  NOR _0704_ (
    .A(\D0Fifo.memoria.iWriteEnable ),
    .B(_0045_),
    .Y(_0068_)
  );
  NAND _0705_ (
    .A(_0068_),
    .B(_0067_),
    .Y(_0069_)
  );
  NOR _0706_ (
    .A(\D0Fifo.memoria.iWriteEnable ),
    .B(_0060_),
    .Y(_0070_)
  );
  NAND _0707_ (
    .A(_0070_),
    .B(_0055_),
    .Y(_0071_)
  );
  NAND _0708_ (
    .A(_0071_),
    .B(_0069_),
    .Y(_0072_)
  );
  NOR _0709_ (
    .A(_0072_),
    .B(_0066_),
    .Y(_0073_)
  );
  NOR _0710_ (
    .A(_0073_),
    .B(_0035_),
    .Y(_0450_)
  );
  NAND _0711_ (
    .A(_0063_),
    .B(\D0Fifo.memoria.iWriteEnable ),
    .Y(_0075_)
  );
  NOR _0712_ (
    .A(_0075_),
    .B(_0048_),
    .Y(_0076_)
  );
  NOR _0713_ (
    .A(_0076_),
    .B(_0068_),
    .Y(_0077_)
  );
  NOT _0714_ (
    .A(_0067_),
    .Y(_0078_)
  );
  NAND _0715_ (
    .A(_0078_),
    .B(reset_L),
    .Y(_0079_)
  );
  NOR _0716_ (
    .A(_0079_),
    .B(_0077_),
    .Y(_0460_)
  );
  NOT _0717_ (
    .A(\D0Fifo.memoria.iReadAddress [0]),
    .Y(_0080_)
  );
  NOR _0718_ (
    .A(_0053_),
    .B(\D0Fifo.memoria.iWriteEnable ),
    .Y(_0081_)
  );
  NOT _0719_ (
    .A(_0081_),
    .Y(_0082_)
  );
  NOR _0720_ (
    .A(_0082_),
    .B(_0080_),
    .Y(_0083_)
  );
  NAND _0721_ (
    .A(_0082_),
    .B(_0080_),
    .Y(_0084_)
  );
  NAND _0722_ (
    .A(_0084_),
    .B(reset_L),
    .Y(_0085_)
  );
  NOR _0723_ (
    .A(_0085_),
    .B(_0083_),
    .Y(_0555_)
  );
  NAND _0724_ (
    .A(_0083_),
    .B(\D0Fifo.memoria.iReadAddress [1]),
    .Y(_0087_)
  );
  NOT _0725_ (
    .A(\D0Fifo.memoria.iReadAddress [1]),
    .Y(_0089_)
  );
  NOT _0726_ (
    .A(_0083_),
    .Y(_0091_)
  );
  NAND _0727_ (
    .A(_0091_),
    .B(_0089_),
    .Y(_0093_)
  );
  NAND _0728_ (
    .A(_0093_),
    .B(_0087_),
    .Y(_0095_)
  );
  NOR _0729_ (
    .A(_0095_),
    .B(_0035_),
    .Y(_0566_)
  );
  NAND _0730_ (
    .A(\D0Fifo.memoria.iWriteAddress [0]),
    .B(\D0Fifo.memoria.iWriteEnable ),
    .Y(_0097_)
  );
  NOT _0731_ (
    .A(_0097_),
    .Y(_0098_)
  );
  NOT _0732_ (
    .A(\D0Fifo.memoria.iWriteAddress [0]),
    .Y(_0099_)
  );
  NAND _0733_ (
    .A(_0099_),
    .B(_0052_),
    .Y(_0100_)
  );
  NAND _0734_ (
    .A(_0100_),
    .B(reset_L),
    .Y(_0101_)
  );
  NOR _0735_ (
    .A(_0101_),
    .B(_0098_),
    .Y(_0664_)
  );
  NOT _0736_ (
    .A(\D0Fifo.memoria.iWriteAddress [1]),
    .Y(_0102_)
  );
  NOR _0737_ (
    .A(_0097_),
    .B(_0102_),
    .Y(_0103_)
  );
  NAND _0738_ (
    .A(_0097_),
    .B(_0102_),
    .Y(_0104_)
  );
  NAND _0739_ (
    .A(_0104_),
    .B(reset_L),
    .Y(_0105_)
  );
  NOR _0740_ (
    .A(_0105_),
    .B(_0103_),
    .Y(_0665_)
  );
  NOR _0741_ (
    .A(_0048_),
    .B(_0045_),
    .Y(_0106_)
  );
  NOR _0742_ (
    .A(_0106_),
    .B(_0075_),
    .Y(_0107_)
  );
  NOR _0743_ (
    .A(_0062_),
    .B(\D0Fifo.num_mem [2]),
    .Y(_0108_)
  );
  NOR _0744_ (
    .A(_0108_),
    .B(_0053_),
    .Y(_0109_)
  );
  NOT _0745_ (
    .A(\D0Fifo.Pausa ),
    .Y(_0110_)
  );
  NAND _0746_ (
    .A(_0053_),
    .B(_0110_),
    .Y(_0111_)
  );
  NAND _0747_ (
    .A(_0111_),
    .B(_0052_),
    .Y(_0112_)
  );
  NOR _0748_ (
    .A(_0112_),
    .B(_0109_),
    .Y(_0113_)
  );
  NOR _0749_ (
    .A(_0113_),
    .B(_0107_),
    .Y(_0114_)
  );
  NOR _0750_ (
    .A(_0114_),
    .B(_0035_),
    .Y(_0004_)
  );
  NOR _0751_ (
    .A(\D0Fifo.memoria.Ram[2] [0]),
    .B(\D0Fifo.memoria.iReadAddress [0]),
    .Y(_0115_)
  );
  NOT _0752_ (
    .A(\D0Fifo.memoria.Ram[3] [0]),
    .Y(_0116_)
  );
  NAND _0753_ (
    .A(_0116_),
    .B(\D0Fifo.memoria.iReadAddress [0]),
    .Y(_0117_)
  );
  NAND _0754_ (
    .A(_0117_),
    .B(\D0Fifo.memoria.iReadAddress [1]),
    .Y(_0118_)
  );
  NOR _0755_ (
    .A(_0118_),
    .B(_0115_),
    .Y(_0119_)
  );
  NOT _0756_ (
    .A(\D0Fifo.memoria.Ram[1] [0]),
    .Y(_0120_)
  );
  NOR _0757_ (
    .A(_0120_),
    .B(_0080_),
    .Y(_0121_)
  );
  NOT _0758_ (
    .A(\D0Fifo.memoria.Ram[0] [0]),
    .Y(_0122_)
  );
  NOR _0759_ (
    .A(_0122_),
    .B(\D0Fifo.memoria.iReadAddress [0]),
    .Y(_0123_)
  );
  NOR _0760_ (
    .A(_0123_),
    .B(_0121_),
    .Y(_0124_)
  );
  NOR _0761_ (
    .A(_0124_),
    .B(\D0Fifo.memoria.iReadAddress [1]),
    .Y(_0125_)
  );
  NOR _0762_ (
    .A(_0125_),
    .B(_0119_),
    .Y(_0126_)
  );
  NOR _0763_ (
    .A(_0126_),
    .B(_0053_),
    .Y(data_out0[0])
  );
  NOR _0764_ (
    .A(\D0Fifo.memoria.Ram[2] [1]),
    .B(\D0Fifo.memoria.iReadAddress [0]),
    .Y(_0127_)
  );
  NOT _0765_ (
    .A(\D0Fifo.memoria.Ram[3] [1]),
    .Y(_0128_)
  );
  NAND _0766_ (
    .A(_0128_),
    .B(\D0Fifo.memoria.iReadAddress [0]),
    .Y(_0129_)
  );
  NAND _0767_ (
    .A(_0129_),
    .B(\D0Fifo.memoria.iReadAddress [1]),
    .Y(_0130_)
  );
  NOR _0768_ (
    .A(_0130_),
    .B(_0127_),
    .Y(_0131_)
  );
  NOT _0769_ (
    .A(\D0Fifo.memoria.Ram[1] [1]),
    .Y(_0132_)
  );
  NOR _0770_ (
    .A(_0132_),
    .B(_0080_),
    .Y(_0133_)
  );
  NOT _0771_ (
    .A(\D0Fifo.memoria.Ram[0] [1]),
    .Y(_0134_)
  );
  NOR _0772_ (
    .A(_0134_),
    .B(\D0Fifo.memoria.iReadAddress [0]),
    .Y(_0135_)
  );
  NOR _0773_ (
    .A(_0135_),
    .B(_0133_),
    .Y(_0136_)
  );
  NOR _0774_ (
    .A(_0136_),
    .B(\D0Fifo.memoria.iReadAddress [1]),
    .Y(_0138_)
  );
  NOR _0775_ (
    .A(_0138_),
    .B(_0131_),
    .Y(_0140_)
  );
  NOR _0776_ (
    .A(_0140_),
    .B(_0053_),
    .Y(data_out0[1])
  );
  NOR _0777_ (
    .A(\D0Fifo.memoria.Ram[2] [2]),
    .B(\D0Fifo.memoria.iReadAddress [0]),
    .Y(_0142_)
  );
  NOT _0778_ (
    .A(\D0Fifo.memoria.Ram[3] [2]),
    .Y(_0143_)
  );
  NAND _0779_ (
    .A(_0143_),
    .B(\D0Fifo.memoria.iReadAddress [0]),
    .Y(_0144_)
  );
  NAND _0780_ (
    .A(_0144_),
    .B(\D0Fifo.memoria.iReadAddress [1]),
    .Y(_0145_)
  );
  NOR _0781_ (
    .A(_0145_),
    .B(_0142_),
    .Y(_0146_)
  );
  NOT _0782_ (
    .A(\D0Fifo.memoria.Ram[1] [2]),
    .Y(_0147_)
  );
  NOR _0783_ (
    .A(_0147_),
    .B(_0080_),
    .Y(_0148_)
  );
  NOT _0784_ (
    .A(\D0Fifo.memoria.Ram[0] [2]),
    .Y(_0149_)
  );
  NOR _0785_ (
    .A(_0149_),
    .B(\D0Fifo.memoria.iReadAddress [0]),
    .Y(_0150_)
  );
  NOR _0786_ (
    .A(_0150_),
    .B(_0148_),
    .Y(_0151_)
  );
  NOR _0787_ (
    .A(_0151_),
    .B(\D0Fifo.memoria.iReadAddress [1]),
    .Y(_0153_)
  );
  NOR _0788_ (
    .A(_0153_),
    .B(_0146_),
    .Y(_0155_)
  );
  NOR _0789_ (
    .A(_0155_),
    .B(_0053_),
    .Y(data_out0[2])
  );
  NOR _0790_ (
    .A(\D0Fifo.memoria.Ram[2] [3]),
    .B(\D0Fifo.memoria.iReadAddress [0]),
    .Y(_0156_)
  );
  NOT _0791_ (
    .A(\D0Fifo.memoria.Ram[3] [3]),
    .Y(_0157_)
  );
  NAND _0792_ (
    .A(_0157_),
    .B(\D0Fifo.memoria.iReadAddress [0]),
    .Y(_0158_)
  );
  NAND _0793_ (
    .A(_0158_),
    .B(\D0Fifo.memoria.iReadAddress [1]),
    .Y(_0159_)
  );
  NOR _0794_ (
    .A(_0159_),
    .B(_0156_),
    .Y(_0160_)
  );
  NOT _0795_ (
    .A(\D0Fifo.memoria.Ram[1] [3]),
    .Y(_0161_)
  );
  NOR _0796_ (
    .A(_0161_),
    .B(_0080_),
    .Y(_0162_)
  );
  NOT _0797_ (
    .A(\D0Fifo.memoria.Ram[0] [3]),
    .Y(_0163_)
  );
  NOR _0798_ (
    .A(_0163_),
    .B(\D0Fifo.memoria.iReadAddress [0]),
    .Y(_0164_)
  );
  NOR _0799_ (
    .A(_0164_),
    .B(_0162_),
    .Y(_0166_)
  );
  NOR _0800_ (
    .A(_0166_),
    .B(\D0Fifo.memoria.iReadAddress [1]),
    .Y(_0168_)
  );
  NOR _0801_ (
    .A(_0168_),
    .B(_0160_),
    .Y(_0169_)
  );
  NOR _0802_ (
    .A(_0169_),
    .B(_0053_),
    .Y(data_out0[3])
  );
  NOR _0803_ (
    .A(\D0Fifo.memoria.Ram[2] [4]),
    .B(\D0Fifo.memoria.iReadAddress [0]),
    .Y(_0170_)
  );
  NOT _0804_ (
    .A(\D0Fifo.memoria.Ram[3] [4]),
    .Y(_0171_)
  );
  NAND _0805_ (
    .A(_0171_),
    .B(\D0Fifo.memoria.iReadAddress [0]),
    .Y(_0172_)
  );
  NAND _0806_ (
    .A(_0172_),
    .B(\D0Fifo.memoria.iReadAddress [1]),
    .Y(_0173_)
  );
  NOR _0807_ (
    .A(_0173_),
    .B(_0170_),
    .Y(_0174_)
  );
  NOT _0808_ (
    .A(\D0Fifo.memoria.Ram[1] [4]),
    .Y(_0175_)
  );
  NOR _0809_ (
    .A(_0175_),
    .B(_0080_),
    .Y(_0177_)
  );
  NOT _0810_ (
    .A(\D0Fifo.memoria.Ram[0] [4]),
    .Y(_0178_)
  );
  NOR _0811_ (
    .A(_0178_),
    .B(\D0Fifo.memoria.iReadAddress [0]),
    .Y(_0179_)
  );
  NOR _0812_ (
    .A(_0179_),
    .B(_0177_),
    .Y(_0181_)
  );
  NOR _0813_ (
    .A(_0181_),
    .B(\D0Fifo.memoria.iReadAddress [1]),
    .Y(_0182_)
  );
  NOR _0814_ (
    .A(_0182_),
    .B(_0174_),
    .Y(_0183_)
  );
  NOR _0815_ (
    .A(_0183_),
    .B(_0053_),
    .Y(data_out0[4])
  );
  NOR _0816_ (
    .A(\D0Fifo.memoria.Ram[2] [5]),
    .B(\D0Fifo.memoria.iReadAddress [0]),
    .Y(_0184_)
  );
  NOT _0817_ (
    .A(\D0Fifo.memoria.Ram[3] [5]),
    .Y(_0185_)
  );
  NAND _0818_ (
    .A(_0185_),
    .B(\D0Fifo.memoria.iReadAddress [0]),
    .Y(_0186_)
  );
  NAND _0819_ (
    .A(_0186_),
    .B(\D0Fifo.memoria.iReadAddress [1]),
    .Y(_0187_)
  );
  NOR _0820_ (
    .A(_0187_),
    .B(_0184_),
    .Y(_0188_)
  );
  NOT _0821_ (
    .A(\D0Fifo.memoria.Ram[1] [5]),
    .Y(_0189_)
  );
  NOR _0822_ (
    .A(_0189_),
    .B(_0080_),
    .Y(_0190_)
  );
  NOT _0823_ (
    .A(\D0Fifo.memoria.Ram[0] [5]),
    .Y(_0191_)
  );
  NOR _0824_ (
    .A(_0191_),
    .B(\D0Fifo.memoria.iReadAddress [0]),
    .Y(_0192_)
  );
  NOR _0825_ (
    .A(_0192_),
    .B(_0190_),
    .Y(_0193_)
  );
  NOR _0826_ (
    .A(_0193_),
    .B(\D0Fifo.memoria.iReadAddress [1]),
    .Y(_0194_)
  );
  NOR _0827_ (
    .A(_0194_),
    .B(_0188_),
    .Y(_0195_)
  );
  NOR _0828_ (
    .A(_0195_),
    .B(_0053_),
    .Y(data_out0[5])
  );
  NAND _0829_ (
    .A(_0103_),
    .B(\D0Fifo.Fifo_Data_in [0]),
    .Y(_0197_)
  );
  NOT _0830_ (
    .A(_0103_),
    .Y(_0199_)
  );
  NAND _0831_ (
    .A(_0199_),
    .B(\D0Fifo.memoria.Ram[3] [0]),
    .Y(_0200_)
  );
  NAND _0832_ (
    .A(_0200_),
    .B(_0197_),
    .Y(_0005_)
  );
  NAND _0833_ (
    .A(_0103_),
    .B(\D0Fifo.Fifo_Data_in [1]),
    .Y(_0202_)
  );
  NAND _0834_ (
    .A(_0199_),
    .B(\D0Fifo.memoria.Ram[3] [1]),
    .Y(_0203_)
  );
  NAND _0835_ (
    .A(_0203_),
    .B(_0202_),
    .Y(_0006_)
  );
  NAND _0836_ (
    .A(_0103_),
    .B(\D0Fifo.Fifo_Data_in [2]),
    .Y(_0205_)
  );
  NAND _0837_ (
    .A(_0199_),
    .B(\D0Fifo.memoria.Ram[3] [2]),
    .Y(_0206_)
  );
  NAND _0838_ (
    .A(_0206_),
    .B(_0205_),
    .Y(_0007_)
  );
  NAND _0839_ (
    .A(_0103_),
    .B(\D0Fifo.Fifo_Data_in [3]),
    .Y(_0208_)
  );
  NAND _0840_ (
    .A(_0199_),
    .B(\D0Fifo.memoria.Ram[3] [3]),
    .Y(_0210_)
  );
  NAND _0841_ (
    .A(_0210_),
    .B(_0208_),
    .Y(_0008_)
  );
  NAND _0842_ (
    .A(_0103_),
    .B(\D0Fifo.Fifo_Data_in [4]),
    .Y(_0211_)
  );
  NAND _0843_ (
    .A(_0199_),
    .B(\D0Fifo.memoria.Ram[3] [4]),
    .Y(_0213_)
  );
  NAND _0844_ (
    .A(_0213_),
    .B(_0211_),
    .Y(_0009_)
  );
  NAND _0845_ (
    .A(_0103_),
    .B(\D0Fifo.Fifo_Data_in [5]),
    .Y(_0215_)
  );
  NAND _0846_ (
    .A(_0199_),
    .B(\D0Fifo.memoria.Ram[3] [5]),
    .Y(_0216_)
  );
  NAND _0847_ (
    .A(_0216_),
    .B(_0215_),
    .Y(_0010_)
  );
  NOR _0848_ (
    .A(\D0Fifo.memoria.iWriteAddress [0]),
    .B(_0052_),
    .Y(_0217_)
  );
  NOT _0849_ (
    .A(_0217_),
    .Y(_0218_)
  );
  NOR _0850_ (
    .A(_0218_),
    .B(_0102_),
    .Y(_0219_)
  );
  NAND _0851_ (
    .A(_0219_),
    .B(\D0Fifo.Fifo_Data_in [0]),
    .Y(_0220_)
  );
  NOT _0852_ (
    .A(_0219_),
    .Y(_0221_)
  );
  NAND _0853_ (
    .A(_0221_),
    .B(\D0Fifo.memoria.Ram[2] [0]),
    .Y(_0222_)
  );
  NAND _0854_ (
    .A(_0222_),
    .B(_0220_),
    .Y(_0011_)
  );
  NAND _0855_ (
    .A(_0219_),
    .B(\D0Fifo.Fifo_Data_in [1]),
    .Y(_0223_)
  );
  NAND _0856_ (
    .A(_0221_),
    .B(\D0Fifo.memoria.Ram[2] [1]),
    .Y(_0224_)
  );
  NAND _0857_ (
    .A(_0224_),
    .B(_0223_),
    .Y(_0012_)
  );
  NAND _0858_ (
    .A(_0219_),
    .B(\D0Fifo.Fifo_Data_in [2]),
    .Y(_0225_)
  );
  NAND _0859_ (
    .A(_0221_),
    .B(\D0Fifo.memoria.Ram[2] [2]),
    .Y(_0226_)
  );
  NAND _0860_ (
    .A(_0226_),
    .B(_0225_),
    .Y(_0013_)
  );
  NAND _0861_ (
    .A(_0219_),
    .B(\D0Fifo.Fifo_Data_in [3]),
    .Y(_0227_)
  );
  NAND _0862_ (
    .A(_0221_),
    .B(\D0Fifo.memoria.Ram[2] [3]),
    .Y(_0228_)
  );
  NAND _0863_ (
    .A(_0228_),
    .B(_0227_),
    .Y(_0014_)
  );
  NAND _0864_ (
    .A(_0219_),
    .B(\D0Fifo.Fifo_Data_in [4]),
    .Y(_0229_)
  );
  NAND _0865_ (
    .A(_0221_),
    .B(\D0Fifo.memoria.Ram[2] [4]),
    .Y(_0230_)
  );
  NAND _0866_ (
    .A(_0230_),
    .B(_0229_),
    .Y(_0015_)
  );
  NAND _0867_ (
    .A(_0219_),
    .B(\D0Fifo.Fifo_Data_in [5]),
    .Y(_0231_)
  );
  NAND _0868_ (
    .A(_0221_),
    .B(\D0Fifo.memoria.Ram[2] [5]),
    .Y(_0232_)
  );
  NAND _0869_ (
    .A(_0232_),
    .B(_0231_),
    .Y(_0016_)
  );
  NOR _0870_ (
    .A(_0097_),
    .B(\D0Fifo.memoria.iWriteAddress [1]),
    .Y(_0233_)
  );
  NAND _0871_ (
    .A(_0233_),
    .B(\D0Fifo.Fifo_Data_in [0]),
    .Y(_0234_)
  );
  NOT _0872_ (
    .A(_0233_),
    .Y(_0235_)
  );
  NAND _0873_ (
    .A(_0235_),
    .B(\D0Fifo.memoria.Ram[1] [0]),
    .Y(_0236_)
  );
  NAND _0874_ (
    .A(_0236_),
    .B(_0234_),
    .Y(_0017_)
  );
  NAND _0875_ (
    .A(_0233_),
    .B(\D0Fifo.Fifo_Data_in [1]),
    .Y(_0237_)
  );
  NAND _0876_ (
    .A(_0235_),
    .B(\D0Fifo.memoria.Ram[1] [1]),
    .Y(_0238_)
  );
  NAND _0877_ (
    .A(_0238_),
    .B(_0237_),
    .Y(_0018_)
  );
  NAND _0878_ (
    .A(_0233_),
    .B(\D0Fifo.Fifo_Data_in [2]),
    .Y(_0239_)
  );
  NAND _0879_ (
    .A(_0235_),
    .B(\D0Fifo.memoria.Ram[1] [2]),
    .Y(_0240_)
  );
  NAND _0880_ (
    .A(_0240_),
    .B(_0239_),
    .Y(_0019_)
  );
  NAND _0881_ (
    .A(_0233_),
    .B(\D0Fifo.Fifo_Data_in [3]),
    .Y(_0241_)
  );
  NAND _0882_ (
    .A(_0235_),
    .B(\D0Fifo.memoria.Ram[1] [3]),
    .Y(_0242_)
  );
  NAND _0883_ (
    .A(_0242_),
    .B(_0241_),
    .Y(_0020_)
  );
  NAND _0884_ (
    .A(_0233_),
    .B(\D0Fifo.Fifo_Data_in [4]),
    .Y(_0243_)
  );
  NAND _0885_ (
    .A(_0235_),
    .B(\D0Fifo.memoria.Ram[1] [4]),
    .Y(_0244_)
  );
  NAND _0886_ (
    .A(_0244_),
    .B(_0243_),
    .Y(_0021_)
  );
  NAND _0887_ (
    .A(_0233_),
    .B(\D0Fifo.Fifo_Data_in [5]),
    .Y(_0245_)
  );
  NAND _0888_ (
    .A(_0235_),
    .B(\D0Fifo.memoria.Ram[1] [5]),
    .Y(_0246_)
  );
  NAND _0889_ (
    .A(_0246_),
    .B(_0245_),
    .Y(_0022_)
  );
  NOR _0890_ (
    .A(_0218_),
    .B(\D0Fifo.memoria.iWriteAddress [1]),
    .Y(_0247_)
  );
  NOR _0891_ (
    .A(_0247_),
    .B(\D0Fifo.memoria.Ram[0] [0]),
    .Y(_0248_)
  );
  NOT _0892_ (
    .A(_0247_),
    .Y(_0249_)
  );
  NOR _0893_ (
    .A(_0249_),
    .B(\D0Fifo.Fifo_Data_in [0]),
    .Y(_0250_)
  );
  NOR _0894_ (
    .A(_0250_),
    .B(_0248_),
    .Y(_0023_)
  );
  NOR _0895_ (
    .A(_0247_),
    .B(\D0Fifo.memoria.Ram[0] [1]),
    .Y(_0251_)
  );
  NOR _0896_ (
    .A(_0249_),
    .B(\D0Fifo.Fifo_Data_in [1]),
    .Y(_0252_)
  );
  NOR _0897_ (
    .A(_0252_),
    .B(_0251_),
    .Y(_0024_)
  );
  NOR _0898_ (
    .A(_0247_),
    .B(\D0Fifo.memoria.Ram[0] [2]),
    .Y(_0253_)
  );
  NOR _0899_ (
    .A(_0249_),
    .B(\D0Fifo.Fifo_Data_in [2]),
    .Y(_0254_)
  );
  NOR _0900_ (
    .A(_0254_),
    .B(_0253_),
    .Y(_0025_)
  );
  NOR _0901_ (
    .A(_0247_),
    .B(\D0Fifo.memoria.Ram[0] [3]),
    .Y(_0255_)
  );
  NOR _0902_ (
    .A(_0249_),
    .B(\D0Fifo.Fifo_Data_in [3]),
    .Y(_0256_)
  );
  NOR _0903_ (
    .A(_0256_),
    .B(_0255_),
    .Y(_0026_)
  );
  NOR _0904_ (
    .A(_0247_),
    .B(\D0Fifo.memoria.Ram[0] [4]),
    .Y(_0257_)
  );
  NOR _0905_ (
    .A(_0249_),
    .B(\D0Fifo.Fifo_Data_in [4]),
    .Y(_0258_)
  );
  NOR _0906_ (
    .A(_0258_),
    .B(_0257_),
    .Y(_0027_)
  );
  NOR _0907_ (
    .A(_0247_),
    .B(\D0Fifo.memoria.Ram[0] [5]),
    .Y(_0259_)
  );
  NOR _0908_ (
    .A(_0249_),
    .B(\D0Fifo.Fifo_Data_in [5]),
    .Y(_0260_)
  );
  NOR _0909_ (
    .A(_0260_),
    .B(_0259_),
    .Y(_0028_)
  );
  NOT _0910_ (
    .A(pop_D1),
    .Y(_0261_)
  );
  NOR _0911_ (
    .A(\D1Fifo.num_mem [2]),
    .B(\D1Fifo.num_mem [1]),
    .Y(_0262_)
  );
  NOR _0912_ (
    .A(_0262_),
    .B(_0261_),
    .Y(_0263_)
  );
  NOR _0913_ (
    .A(_0263_),
    .B(\D1Fifo.num_mem [0]),
    .Y(_0264_)
  );
  NAND _0914_ (
    .A(pop_D1),
    .B(\D1Fifo.num_mem [0]),
    .Y(_0265_)
  );
  NAND _0915_ (
    .A(_0265_),
    .B(reset_L),
    .Y(_0267_)
  );
  NOR _0916_ (
    .A(_0267_),
    .B(_0264_),
    .Y(_0029_)
  );
  NOT _0917_ (
    .A(\D1Fifo.num_mem [0]),
    .Y(_0270_)
  );
  NAND _0918_ (
    .A(pop_D1),
    .B(_0270_),
    .Y(_0272_)
  );
  NOR _0919_ (
    .A(_0272_),
    .B(\D1Fifo.num_mem [1]),
    .Y(_0274_)
  );
  NOT _0920_ (
    .A(\D1Fifo.num_mem [2]),
    .Y(_0275_)
  );
  NOR _0921_ (
    .A(_0275_),
    .B(_0035_),
    .Y(_0276_)
  );
  NAND _0922_ (
    .A(_0276_),
    .B(_0274_),
    .Y(_0277_)
  );
  NOT _0923_ (
    .A(\D1Fifo.num_mem [1]),
    .Y(_0278_)
  );
  NOR _0924_ (
    .A(_0278_),
    .B(_0035_),
    .Y(_0279_)
  );
  NAND _0925_ (
    .A(_0279_),
    .B(_0272_),
    .Y(_0280_)
  );
  NAND _0926_ (
    .A(_0280_),
    .B(_0277_),
    .Y(_0030_)
  );
  NOT _0927_ (
    .A(_0276_),
    .Y(_0281_)
  );
  NOR _0928_ (
    .A(_0281_),
    .B(_0274_),
    .Y(_0031_)
  );
  NAND _0929_ (
    .A(\D1Fifo.memoria.iReadAddress [0]),
    .B(pop_D1),
    .Y(_0282_)
  );
  NOT _0930_ (
    .A(_0282_),
    .Y(_0284_)
  );
  NOT _0931_ (
    .A(\D1Fifo.memoria.iReadAddress [0]),
    .Y(_0286_)
  );
  NAND _0932_ (
    .A(_0286_),
    .B(_0261_),
    .Y(_0287_)
  );
  NAND _0933_ (
    .A(_0287_),
    .B(reset_L),
    .Y(_0288_)
  );
  NOR _0934_ (
    .A(_0288_),
    .B(_0284_),
    .Y(_0032_)
  );
  NOT _0935_ (
    .A(\D1Fifo.memoria.iReadAddress [1]),
    .Y(_0289_)
  );
  NOR _0936_ (
    .A(_0282_),
    .B(_0289_),
    .Y(_0290_)
  );
  NAND _0937_ (
    .A(_0282_),
    .B(_0289_),
    .Y(_0291_)
  );
  NAND _0938_ (
    .A(_0291_),
    .B(reset_L),
    .Y(_0292_)
  );
  NOR _0939_ (
    .A(_0292_),
    .B(_0290_),
    .Y(_0033_)
  );
  NOT _0940_ (
    .A(\D1Fifo.Pausa ),
    .Y(_0293_)
  );
  NOR _0941_ (
    .A(pop_D1),
    .B(_0293_),
    .Y(_0294_)
  );
  NAND _0942_ (
    .A(_0275_),
    .B(\D1Fifo.num_mem [1]),
    .Y(_0296_)
  );
  NOR _0943_ (
    .A(_0296_),
    .B(_0265_),
    .Y(_0298_)
  );
  NOR _0944_ (
    .A(_0298_),
    .B(_0294_),
    .Y(_0299_)
  );
  NOR _0945_ (
    .A(_0299_),
    .B(_0035_),
    .Y(_0034_)
  );
  NOT _0946_ (
    .A(\Demux_D0_D1.valid_in ),
    .Y(_0301_)
  );
  NOR _0947_ (
    .A(_0301_),
    .B(_0035_),
    .Y(_0074_)
  );
  NAND _0948_ (
    .A(_0074_),
    .B(\Demux_D0_D1.data_in [0]),
    .Y(_0302_)
  );
  NAND _0949_ (
    .A(\D0Fifo.memoria.iWriteEnable ),
    .B(reset_L),
    .Y(_0304_)
  );
  NOR _0950_ (
    .A(_0304_),
    .B(\Demux_D0_D1.valid_in ),
    .Y(_0305_)
  );
  NAND _0951_ (
    .A(_0305_),
    .B(\D0Fifo.Fifo_Data_in [0]),
    .Y(_0306_)
  );
  NAND _0952_ (
    .A(_0306_),
    .B(_0302_),
    .Y(_0086_)
  );
  NOT _0953_ (
    .A(\D0Fifo.Fifo_Data_in [1]),
    .Y(_0307_)
  );
  NOT _0954_ (
    .A(_0305_),
    .Y(_0308_)
  );
  NOR _0955_ (
    .A(_0308_),
    .B(_0307_),
    .Y(_0088_)
  );
  NOT _0956_ (
    .A(\D0Fifo.Fifo_Data_in [2]),
    .Y(_0309_)
  );
  NOR _0957_ (
    .A(_0308_),
    .B(_0309_),
    .Y(_0090_)
  );
  NOT _0958_ (
    .A(\D0Fifo.Fifo_Data_in [3]),
    .Y(_0310_)
  );
  NOR _0959_ (
    .A(_0308_),
    .B(_0310_),
    .Y(_0092_)
  );
  NOT _0960_ (
    .A(\D0Fifo.Fifo_Data_in [4]),
    .Y(_0311_)
  );
  NOR _0961_ (
    .A(_0308_),
    .B(_0311_),
    .Y(_0094_)
  );
  NOT _0962_ (
    .A(\D0Fifo.Fifo_Data_in [5]),
    .Y(_0313_)
  );
  NOR _0963_ (
    .A(_0308_),
    .B(_0313_),
    .Y(_0096_)
  );
  NOT _0964_ (
    .A(push),
    .Y(_0314_)
  );
  NOR _0965_ (
    .A(\MainFifo.num_mem [0]),
    .B(\MainFifo.num_mem [1]),
    .Y(_0316_)
  );
  NOT _0966_ (
    .A(_0316_),
    .Y(_0317_)
  );
  NOR _0967_ (
    .A(_0317_),
    .B(\MainFifo.num_mem [2]),
    .Y(_0318_)
  );
  NOT _0968_ (
    .A(\MainFifo.num_mem [2]),
    .Y(_0320_)
  );
  NOT _0969_ (
    .A(\MainFifo.num_mem [0]),
    .Y(_0321_)
  );
  NOR _0970_ (
    .A(_0321_),
    .B(_0320_),
    .Y(_0322_)
  );
  NOR _0971_ (
    .A(_0322_),
    .B(_0318_),
    .Y(_0324_)
  );
  NOR _0972_ (
    .A(_0324_),
    .B(_0314_),
    .Y(_0325_)
  );
  NOR _0973_ (
    .A(\MainFifo.memoria.iReadEnable ),
    .B(_0321_),
    .Y(_0326_)
  );
  NOT _0974_ (
    .A(\MainFifo.memoria.iReadEnable ),
    .Y(_0327_)
  );
  NOR _0975_ (
    .A(_0327_),
    .B(\MainFifo.num_mem [0]),
    .Y(_0328_)
  );
  NOR _0976_ (
    .A(_0328_),
    .B(_0326_),
    .Y(_0329_)
  );
  NOT _0977_ (
    .A(_0318_),
    .Y(_0330_)
  );
  NAND _0978_ (
    .A(_0330_),
    .B(_0314_),
    .Y(_0331_)
  );
  NOR _0979_ (
    .A(_0331_),
    .B(_0329_),
    .Y(_0332_)
  );
  NOR _0980_ (
    .A(_0332_),
    .B(_0325_),
    .Y(_0333_)
  );
  NOR _0981_ (
    .A(_0333_),
    .B(_0035_),
    .Y(_0137_)
  );
  NOR _0982_ (
    .A(\MainFifo.memoria.iReadEnable ),
    .B(push),
    .Y(_0334_)
  );
  NOR _0983_ (
    .A(_0334_),
    .B(_0330_),
    .Y(_0335_)
  );
  NOR _0984_ (
    .A(_0335_),
    .B(_0035_),
    .Y(_0336_)
  );
  NOT _0985_ (
    .A(_0336_),
    .Y(_0337_)
  );
  NOR _0986_ (
    .A(_0321_),
    .B(\MainFifo.num_mem [2]),
    .Y(_0338_)
  );
  NAND _0987_ (
    .A(_0338_),
    .B(push),
    .Y(_0339_)
  );
  NAND _0988_ (
    .A(_0328_),
    .B(_0314_),
    .Y(_0340_)
  );
  NAND _0989_ (
    .A(_0340_),
    .B(_0339_),
    .Y(_0341_)
  );
  NOT _0990_ (
    .A(_0341_),
    .Y(_0342_)
  );
  NOR _0991_ (
    .A(_0342_),
    .B(\MainFifo.num_mem [1]),
    .Y(_0343_)
  );
  NOT _0992_ (
    .A(\MainFifo.num_mem [1]),
    .Y(_0344_)
  );
  NOR _0993_ (
    .A(_0341_),
    .B(_0344_),
    .Y(_0345_)
  );
  NOR _0994_ (
    .A(_0345_),
    .B(_0343_),
    .Y(_0346_)
  );
  NOR _0995_ (
    .A(_0346_),
    .B(_0337_),
    .Y(_0139_)
  );
  NOR _0996_ (
    .A(_0317_),
    .B(_0327_),
    .Y(_0347_)
  );
  NOR _0997_ (
    .A(_0321_),
    .B(_0344_),
    .Y(_0348_)
  );
  NOR _0998_ (
    .A(_0348_),
    .B(\MainFifo.num_mem [2]),
    .Y(_0349_)
  );
  NOR _0999_ (
    .A(_0349_),
    .B(_0314_),
    .Y(_0350_)
  );
  NAND _1000_ (
    .A(_0350_),
    .B(_0317_),
    .Y(_0351_)
  );
  NAND _1001_ (
    .A(_0314_),
    .B(\MainFifo.num_mem [2]),
    .Y(_0352_)
  );
  NAND _1002_ (
    .A(_0352_),
    .B(_0351_),
    .Y(_0353_)
  );
  NAND _1003_ (
    .A(_0353_),
    .B(reset_L),
    .Y(_0354_)
  );
  NOR _1004_ (
    .A(_0354_),
    .B(_0347_),
    .Y(_0141_)
  );
  NOT _1005_ (
    .A(\MainFifo.memoria.iReadAddress [0]),
    .Y(_0355_)
  );
  NOR _1006_ (
    .A(_0327_),
    .B(push),
    .Y(_0356_)
  );
  NOT _1007_ (
    .A(_0356_),
    .Y(_0357_)
  );
  NOR _1008_ (
    .A(_0357_),
    .B(_0355_),
    .Y(_0358_)
  );
  NAND _1009_ (
    .A(_0357_),
    .B(_0355_),
    .Y(_0359_)
  );
  NAND _1010_ (
    .A(_0359_),
    .B(reset_L),
    .Y(_0360_)
  );
  NOR _1011_ (
    .A(_0360_),
    .B(_0358_),
    .Y(_0152_)
  );
  NAND _1012_ (
    .A(_0358_),
    .B(\MainFifo.memoria.iReadAddress [1]),
    .Y(_0361_)
  );
  NOT _1013_ (
    .A(\MainFifo.memoria.iReadAddress [1]),
    .Y(_0362_)
  );
  NOT _1014_ (
    .A(_0358_),
    .Y(_0363_)
  );
  NAND _1015_ (
    .A(_0363_),
    .B(_0362_),
    .Y(_0364_)
  );
  NAND _1016_ (
    .A(_0364_),
    .B(_0361_),
    .Y(_0365_)
  );
  NOR _1017_ (
    .A(_0365_),
    .B(_0035_),
    .Y(_0154_)
  );
  NAND _1018_ (
    .A(\MainFifo.memoria.iWriteAddress [0]),
    .B(push),
    .Y(_0366_)
  );
  NOT _1019_ (
    .A(_0366_),
    .Y(_0367_)
  );
  NOT _1020_ (
    .A(\MainFifo.memoria.iWriteAddress [0]),
    .Y(_0368_)
  );
  NAND _1021_ (
    .A(_0368_),
    .B(_0314_),
    .Y(_0370_)
  );
  NAND _1022_ (
    .A(_0370_),
    .B(reset_L),
    .Y(_0372_)
  );
  NOR _1023_ (
    .A(_0372_),
    .B(_0367_),
    .Y(_0165_)
  );
  NOT _1024_ (
    .A(\MainFifo.memoria.iWriteAddress [1]),
    .Y(_0375_)
  );
  NOR _1025_ (
    .A(_0366_),
    .B(_0375_),
    .Y(_0377_)
  );
  NAND _1026_ (
    .A(_0366_),
    .B(_0375_),
    .Y(_0378_)
  );
  NAND _1027_ (
    .A(_0378_),
    .B(reset_L),
    .Y(_0379_)
  );
  NOR _1028_ (
    .A(_0379_),
    .B(_0377_),
    .Y(_0167_)
  );
  NAND _1029_ (
    .A(_0356_),
    .B(_0338_),
    .Y(_0380_)
  );
  NOR _1030_ (
    .A(_0380_),
    .B(_0344_),
    .Y(_0381_)
  );
  NAND _1031_ (
    .A(_0334_),
    .B(Pausa_MF),
    .Y(_0382_)
  );
  NAND _1032_ (
    .A(_0317_),
    .B(\MainFifo.num_mem [2]),
    .Y(_0383_)
  );
  NAND _1033_ (
    .A(_0383_),
    .B(_0350_),
    .Y(_0384_)
  );
  NAND _1034_ (
    .A(_0384_),
    .B(_0382_),
    .Y(_0385_)
  );
  NOR _1035_ (
    .A(_0385_),
    .B(_0381_),
    .Y(_0386_)
  );
  NOR _1036_ (
    .A(_0386_),
    .B(_0035_),
    .Y(_0176_)
  );
  NAND _1037_ (
    .A(_0334_),
    .B(Fifo_Empty_MF),
    .Y(_0389_)
  );
  NAND _1038_ (
    .A(_0389_),
    .B(_0336_),
    .Y(_0180_)
  );
  NAND _1039_ (
    .A(_0377_),
    .B(data_in_principal[0]),
    .Y(_0390_)
  );
  NOT _1040_ (
    .A(_0377_),
    .Y(_0391_)
  );
  NAND _1041_ (
    .A(_0391_),
    .B(\MainFifo.memoria.Ram[3] [0]),
    .Y(_0392_)
  );
  NAND _1042_ (
    .A(_0392_),
    .B(_0390_),
    .Y(_0196_)
  );
  NAND _1043_ (
    .A(_0377_),
    .B(data_in_principal[5]),
    .Y(_0393_)
  );
  NAND _1044_ (
    .A(_0391_),
    .B(\MainFifo.memoria.Ram[3] [5]),
    .Y(_0394_)
  );
  NAND _1045_ (
    .A(_0394_),
    .B(_0393_),
    .Y(_0198_)
  );
  NOR _1046_ (
    .A(\MainFifo.memoria.iWriteAddress [0]),
    .B(_0314_),
    .Y(_0395_)
  );
  NOT _1047_ (
    .A(_0395_),
    .Y(_0396_)
  );
  NOR _1048_ (
    .A(_0396_),
    .B(_0375_),
    .Y(_0398_)
  );
  NAND _1049_ (
    .A(_0398_),
    .B(data_in_principal[0]),
    .Y(_0400_)
  );
  NOT _1050_ (
    .A(_0398_),
    .Y(_0401_)
  );
  NAND _1051_ (
    .A(_0401_),
    .B(\MainFifo.memoria.Ram[2] [0]),
    .Y(_0402_)
  );
  NAND _1052_ (
    .A(_0402_),
    .B(_0400_),
    .Y(_0201_)
  );
  NAND _1053_ (
    .A(_0398_),
    .B(data_in_principal[5]),
    .Y(_0404_)
  );
  NAND _1054_ (
    .A(_0401_),
    .B(\MainFifo.memoria.Ram[2] [5]),
    .Y(_0405_)
  );
  NAND _1055_ (
    .A(_0405_),
    .B(_0404_),
    .Y(_0204_)
  );
  NOR _1056_ (
    .A(_0366_),
    .B(\MainFifo.memoria.iWriteAddress [1]),
    .Y(_0406_)
  );
  NAND _1057_ (
    .A(_0406_),
    .B(data_in_principal[0]),
    .Y(_0407_)
  );
  NOT _1058_ (
    .A(_0406_),
    .Y(_0408_)
  );
  NAND _1059_ (
    .A(_0408_),
    .B(\MainFifo.memoria.Ram[1] [0]),
    .Y(_0409_)
  );
  NAND _1060_ (
    .A(_0409_),
    .B(_0407_),
    .Y(_0207_)
  );
  NAND _1061_ (
    .A(_0406_),
    .B(data_in_principal[5]),
    .Y(_0410_)
  );
  NAND _1062_ (
    .A(_0408_),
    .B(\MainFifo.memoria.Ram[1] [5]),
    .Y(_0411_)
  );
  NAND _1063_ (
    .A(_0411_),
    .B(_0410_),
    .Y(_0209_)
  );
  NOR _1064_ (
    .A(_0396_),
    .B(\MainFifo.memoria.iWriteAddress [1]),
    .Y(_0412_)
  );
  NAND _1065_ (
    .A(_0412_),
    .B(data_in_principal[0]),
    .Y(_0414_)
  );
  NOT _1066_ (
    .A(_0412_),
    .Y(_0415_)
  );
  NAND _1067_ (
    .A(_0415_),
    .B(\MainFifo.memoria.Ram[0] [0]),
    .Y(_0416_)
  );
  NAND _1068_ (
    .A(_0416_),
    .B(_0414_),
    .Y(_0212_)
  );
  NAND _1069_ (
    .A(_0412_),
    .B(data_in_principal[5]),
    .Y(_0418_)
  );
  NAND _1070_ (
    .A(_0415_),
    .B(\MainFifo.memoria.Ram[0] [5]),
    .Y(_0419_)
  );
  NAND _1071_ (
    .A(_0419_),
    .B(_0418_),
    .Y(_0214_)
  );
  NOT _1072_ (
    .A(\VC0Fifo.num_mem [3]),
    .Y(_0421_)
  );
  NOT _1073_ (
    .A(\VC0Fifo.num_mem [1]),
    .Y(_0422_)
  );
  NAND _1074_ (
    .A(_0422_),
    .B(_0421_),
    .Y(_0424_)
  );
  NOR _1075_ (
    .A(_0424_),
    .B(\VC0Fifo.num_mem [0]),
    .Y(_0425_)
  );
  NOR _1076_ (
    .A(\VC0Fifo.memoria.iReadEnable ),
    .B(\VC0Fifo.memoria.iWriteEnable ),
    .Y(_0426_)
  );
  NOT _1077_ (
    .A(_0426_),
    .Y(_0427_)
  );
  NAND _1078_ (
    .A(_0427_),
    .B(_0425_),
    .Y(_0428_)
  );
  NOR _1079_ (
    .A(_0428_),
    .B(\VC0Fifo.num_mem [4]),
    .Y(_0429_)
  );
  NOR _1080_ (
    .A(_0429_),
    .B(\VC0Fifo.num_mem [0]),
    .Y(_0430_)
  );
  NOR _1081_ (
    .A(_0430_),
    .B(_0035_),
    .Y(_0266_)
  );
  NOR _1082_ (
    .A(_0422_),
    .B(_0035_),
    .Y(_0268_)
  );
  NOT _1083_ (
    .A(\VC0Fifo.num_mem [2]),
    .Y(_0431_)
  );
  NOR _1084_ (
    .A(_0431_),
    .B(_0035_),
    .Y(_0269_)
  );
  NOR _1085_ (
    .A(_0421_),
    .B(_0035_),
    .Y(_0271_)
  );
  NOT _1086_ (
    .A(\VC0Fifo.num_mem [4]),
    .Y(_0433_)
  );
  NOR _1087_ (
    .A(_0433_),
    .B(_0035_),
    .Y(_0273_)
  );
  NOT _1088_ (
    .A(\VC0Fifo.memoria.iReadAddress [0]),
    .Y(_0435_)
  );
  NOT _1089_ (
    .A(\VC0Fifo.memoria.iReadEnable ),
    .Y(_0436_)
  );
  NOR _1090_ (
    .A(_0436_),
    .B(\VC0Fifo.memoria.iWriteEnable ),
    .Y(_0437_)
  );
  NOT _1091_ (
    .A(_0437_),
    .Y(_0438_)
  );
  NOR _1092_ (
    .A(_0438_),
    .B(_0435_),
    .Y(_0441_)
  );
  NAND _1093_ (
    .A(_0438_),
    .B(_0435_),
    .Y(_0442_)
  );
  NAND _1094_ (
    .A(_0442_),
    .B(reset_L),
    .Y(_0443_)
  );
  NOR _1095_ (
    .A(_0443_),
    .B(_0441_),
    .Y(_0283_)
  );
  NAND _1096_ (
    .A(_0441_),
    .B(\VC0Fifo.memoria.iReadAddress [1]),
    .Y(_0445_)
  );
  NOT _1097_ (
    .A(\VC0Fifo.memoria.iReadAddress [1]),
    .Y(_0446_)
  );
  NOT _1098_ (
    .A(_0441_),
    .Y(_0447_)
  );
  NAND _1099_ (
    .A(_0447_),
    .B(_0446_),
    .Y(_0448_)
  );
  NAND _1100_ (
    .A(_0448_),
    .B(_0445_),
    .Y(_0449_)
  );
  NOR _1101_ (
    .A(_0449_),
    .B(_0035_),
    .Y(_0285_)
  );
  NAND _1102_ (
    .A(\VC0Fifo.memoria.iWriteAddress [0]),
    .B(\VC0Fifo.memoria.iWriteEnable ),
    .Y(_0451_)
  );
  NOT _1103_ (
    .A(_0451_),
    .Y(_0452_)
  );
  NOT _1104_ (
    .A(\VC0Fifo.memoria.iWriteEnable ),
    .Y(_0453_)
  );
  NOT _1105_ (
    .A(\VC0Fifo.memoria.iWriteAddress [0]),
    .Y(_0454_)
  );
  NAND _1106_ (
    .A(_0454_),
    .B(_0453_),
    .Y(_0455_)
  );
  NAND _1107_ (
    .A(_0455_),
    .B(reset_L),
    .Y(_0456_)
  );
  NOR _1108_ (
    .A(_0456_),
    .B(_0452_),
    .Y(_0295_)
  );
  NOT _1109_ (
    .A(\VC0Fifo.memoria.iWriteAddress [1]),
    .Y(_0457_)
  );
  NOR _1110_ (
    .A(_0451_),
    .B(_0457_),
    .Y(_0458_)
  );
  NAND _1111_ (
    .A(_0451_),
    .B(_0457_),
    .Y(_0459_)
  );
  NAND _1112_ (
    .A(_0459_),
    .B(reset_L),
    .Y(_0461_)
  );
  NOR _1113_ (
    .A(_0461_),
    .B(_0458_),
    .Y(_0297_)
  );
  NOR _1114_ (
    .A(\VC0Fifo.num_mem [4]),
    .B(_0421_),
    .Y(_0462_)
  );
  NAND _1115_ (
    .A(_0462_),
    .B(\VC0Fifo.num_mem [2]),
    .Y(_0463_)
  );
  NAND _1116_ (
    .A(_0425_),
    .B(_0431_),
    .Y(_0464_)
  );
  NAND _1117_ (
    .A(_0464_),
    .B(_0463_),
    .Y(_0465_)
  );
  NOR _1118_ (
    .A(_0465_),
    .B(_0426_),
    .Y(_0466_)
  );
  NOT _1119_ (
    .A(_0429_),
    .Y(_0467_)
  );
  NOR _1120_ (
    .A(_0427_),
    .B(Pausa_VC0),
    .Y(_0468_)
  );
  NOR _1121_ (
    .A(_0468_),
    .B(_0035_),
    .Y(_0469_)
  );
  NAND _1122_ (
    .A(_0469_),
    .B(_0467_),
    .Y(_0470_)
  );
  NOR _1123_ (
    .A(_0470_),
    .B(_0466_),
    .Y(_0300_)
  );
  NAND _1124_ (
    .A(_0429_),
    .B(_0431_),
    .Y(_0471_)
  );
  NOR _1125_ (
    .A(_0427_),
    .B(_0042_),
    .Y(_0472_)
  );
  NOR _1126_ (
    .A(_0472_),
    .B(_0035_),
    .Y(_0473_)
  );
  NAND _1127_ (
    .A(_0473_),
    .B(_0471_),
    .Y(_0303_)
  );
  NAND _1128_ (
    .A(_0458_),
    .B(\VC0Fifo.Fifo_Data_in [0]),
    .Y(_0474_)
  );
  NOT _1129_ (
    .A(_0458_),
    .Y(_0475_)
  );
  NAND _1130_ (
    .A(_0475_),
    .B(\VC0Fifo.memoria.Ram[3] [0]),
    .Y(_0476_)
  );
  NAND _1131_ (
    .A(_0476_),
    .B(_0474_),
    .Y(_0312_)
  );
  NOR _1132_ (
    .A(\VC0Fifo.memoria.iWriteAddress [0]),
    .B(_0453_),
    .Y(_0477_)
  );
  NOT _1133_ (
    .A(_0477_),
    .Y(_0478_)
  );
  NOR _1134_ (
    .A(_0478_),
    .B(_0457_),
    .Y(_0479_)
  );
  NAND _1135_ (
    .A(_0479_),
    .B(\VC0Fifo.Fifo_Data_in [0]),
    .Y(_0480_)
  );
  NOT _1136_ (
    .A(_0479_),
    .Y(_0481_)
  );
  NAND _1137_ (
    .A(_0481_),
    .B(\VC0Fifo.memoria.Ram[2] [0]),
    .Y(_0482_)
  );
  NAND _1138_ (
    .A(_0482_),
    .B(_0480_),
    .Y(_0315_)
  );
  NOR _1139_ (
    .A(_0451_),
    .B(\VC0Fifo.memoria.iWriteAddress [1]),
    .Y(_0483_)
  );
  NAND _1140_ (
    .A(_0483_),
    .B(\VC0Fifo.Fifo_Data_in [0]),
    .Y(_0484_)
  );
  NOT _1141_ (
    .A(_0483_),
    .Y(_0485_)
  );
  NAND _1142_ (
    .A(_0485_),
    .B(\VC0Fifo.memoria.Ram[1] [0]),
    .Y(_0486_)
  );
  NAND _1143_ (
    .A(_0486_),
    .B(_0484_),
    .Y(_0319_)
  );
  NOR _1144_ (
    .A(_0478_),
    .B(\VC0Fifo.memoria.iWriteAddress [1]),
    .Y(_0487_)
  );
  NOR _1145_ (
    .A(_0487_),
    .B(\VC0Fifo.memoria.Ram[0] [0]),
    .Y(_0488_)
  );
  NOT _1146_ (
    .A(_0487_),
    .Y(_0489_)
  );
  NOR _1147_ (
    .A(_0489_),
    .B(\VC0Fifo.Fifo_Data_in [0]),
    .Y(_0490_)
  );
  NOR _1148_ (
    .A(_0490_),
    .B(_0488_),
    .Y(_0323_)
  );
  NOR _1149_ (
    .A(\VC1Fifo.memoria.iWriteEnable ),
    .B(\VC1Fifo.memoria.iReadEnable ),
    .Y(_0491_)
  );
  NOR _1150_ (
    .A(\VC1Fifo.num_mem [1]),
    .B(\VC1Fifo.num_mem [0]),
    .Y(_0492_)
  );
  NOR _1151_ (
    .A(\VC1Fifo.num_mem [4]),
    .B(\VC1Fifo.num_mem [3]),
    .Y(_0493_)
  );
  NAND _1152_ (
    .A(_0493_),
    .B(_0492_),
    .Y(_0494_)
  );
  NOR _1153_ (
    .A(_0494_),
    .B(_0491_),
    .Y(_0495_)
  );
  NOR _1154_ (
    .A(_0495_),
    .B(\VC1Fifo.num_mem [0]),
    .Y(_0496_)
  );
  NOR _1155_ (
    .A(_0496_),
    .B(_0035_),
    .Y(_0369_)
  );
  NOT _1156_ (
    .A(\VC1Fifo.num_mem [1]),
    .Y(_0497_)
  );
  NOR _1157_ (
    .A(_0497_),
    .B(_0035_),
    .Y(_0371_)
  );
  NOT _1158_ (
    .A(\VC1Fifo.num_mem [2]),
    .Y(_0498_)
  );
  NOR _1159_ (
    .A(_0498_),
    .B(_0035_),
    .Y(_0373_)
  );
  NOT _1160_ (
    .A(\VC1Fifo.num_mem [3]),
    .Y(_0499_)
  );
  NOR _1161_ (
    .A(_0499_),
    .B(_0035_),
    .Y(_0374_)
  );
  NOT _1162_ (
    .A(\VC1Fifo.num_mem [4]),
    .Y(_0500_)
  );
  NOR _1163_ (
    .A(_0500_),
    .B(_0035_),
    .Y(_0376_)
  );
  NOT _1164_ (
    .A(\VC1Fifo.memoria.iReadAddress [0]),
    .Y(_0501_)
  );
  NOT _1165_ (
    .A(\VC1Fifo.memoria.iWriteEnable ),
    .Y(_0502_)
  );
  NAND _1166_ (
    .A(_0502_),
    .B(\VC1Fifo.memoria.iReadEnable ),
    .Y(_0503_)
  );
  NOR _1167_ (
    .A(_0503_),
    .B(_0501_),
    .Y(_0504_)
  );
  NAND _1168_ (
    .A(_0503_),
    .B(_0501_),
    .Y(_0505_)
  );
  NAND _1169_ (
    .A(_0505_),
    .B(reset_L),
    .Y(_0506_)
  );
  NOR _1170_ (
    .A(_0506_),
    .B(_0504_),
    .Y(_0387_)
  );
  NOT _1171_ (
    .A(\VC1Fifo.memoria.iReadAddress [1]),
    .Y(_0507_)
  );
  NOR _1172_ (
    .A(_0504_),
    .B(_0507_),
    .Y(_0508_)
  );
  NOT _1173_ (
    .A(_0504_),
    .Y(_0509_)
  );
  NOR _1174_ (
    .A(_0509_),
    .B(\VC1Fifo.memoria.iReadAddress [1]),
    .Y(_0510_)
  );
  NOR _1175_ (
    .A(_0510_),
    .B(_0508_),
    .Y(_0511_)
  );
  NOR _1176_ (
    .A(_0511_),
    .B(_0035_),
    .Y(_0388_)
  );
  NAND _1177_ (
    .A(\VC1Fifo.memoria.iWriteAddress [0]),
    .B(\VC1Fifo.memoria.iWriteEnable ),
    .Y(_0512_)
  );
  NOT _1178_ (
    .A(_0512_),
    .Y(_0513_)
  );
  NOT _1179_ (
    .A(\VC1Fifo.memoria.iWriteAddress [0]),
    .Y(_0514_)
  );
  NAND _1180_ (
    .A(_0514_),
    .B(_0502_),
    .Y(_0515_)
  );
  NAND _1181_ (
    .A(_0515_),
    .B(reset_L),
    .Y(_0516_)
  );
  NOR _1182_ (
    .A(_0516_),
    .B(_0513_),
    .Y(_0397_)
  );
  NOT _1183_ (
    .A(\VC1Fifo.memoria.iWriteAddress [1]),
    .Y(_0517_)
  );
  NOR _1184_ (
    .A(_0512_),
    .B(_0517_),
    .Y(_0518_)
  );
  NAND _1185_ (
    .A(_0512_),
    .B(_0517_),
    .Y(_0519_)
  );
  NAND _1186_ (
    .A(_0519_),
    .B(reset_L),
    .Y(_0520_)
  );
  NOR _1187_ (
    .A(_0520_),
    .B(_0518_),
    .Y(_0399_)
  );
  NAND _1188_ (
    .A(_0495_),
    .B(_0498_),
    .Y(_0521_)
  );
  NOT _1189_ (
    .A(Fifo_Empty_VC1),
    .Y(_0522_)
  );
  NOT _1190_ (
    .A(_0491_),
    .Y(_0523_)
  );
  NOR _1191_ (
    .A(_0523_),
    .B(_0522_),
    .Y(_0524_)
  );
  NOR _1192_ (
    .A(_0524_),
    .B(_0035_),
    .Y(_0525_)
  );
  NAND _1193_ (
    .A(_0525_),
    .B(_0521_),
    .Y(_0403_)
  );
  NAND _1194_ (
    .A(_0518_),
    .B(\VC1Fifo.Fifo_Data_in [0]),
    .Y(_0526_)
  );
  NOT _1195_ (
    .A(_0518_),
    .Y(_0527_)
  );
  NAND _1196_ (
    .A(_0527_),
    .B(\VC1Fifo.memoria.Ram[3] [0]),
    .Y(_0528_)
  );
  NAND _1197_ (
    .A(_0528_),
    .B(_0526_),
    .Y(_0413_)
  );
  NOR _1198_ (
    .A(\VC1Fifo.memoria.iWriteAddress [0]),
    .B(_0502_),
    .Y(_0529_)
  );
  NOT _1199_ (
    .A(_0529_),
    .Y(_0530_)
  );
  NOR _1200_ (
    .A(_0530_),
    .B(_0517_),
    .Y(_0531_)
  );
  NAND _1201_ (
    .A(_0531_),
    .B(\VC1Fifo.Fifo_Data_in [0]),
    .Y(_0532_)
  );
  NOT _1202_ (
    .A(_0531_),
    .Y(_0533_)
  );
  NAND _1203_ (
    .A(_0533_),
    .B(\VC1Fifo.memoria.Ram[2] [0]),
    .Y(_0534_)
  );
  NAND _1204_ (
    .A(_0534_),
    .B(_0532_),
    .Y(_0417_)
  );
  NOR _1205_ (
    .A(_0512_),
    .B(\VC1Fifo.memoria.iWriteAddress [1]),
    .Y(_0535_)
  );
  NAND _1206_ (
    .A(_0535_),
    .B(\VC1Fifo.Fifo_Data_in [0]),
    .Y(_0536_)
  );
  NOT _1207_ (
    .A(_0535_),
    .Y(_0537_)
  );
  NAND _1208_ (
    .A(_0537_),
    .B(\VC1Fifo.memoria.Ram[1] [0]),
    .Y(_0538_)
  );
  NAND _1209_ (
    .A(_0538_),
    .B(_0536_),
    .Y(_0420_)
  );
  NOR _1210_ (
    .A(_0530_),
    .B(\VC1Fifo.memoria.iWriteAddress [1]),
    .Y(_0539_)
  );
  NOR _1211_ (
    .A(_0539_),
    .B(\VC1Fifo.memoria.Ram[0] [0]),
    .Y(_0540_)
  );
  NOT _1212_ (
    .A(_0539_),
    .Y(_0542_)
  );
  NOR _1213_ (
    .A(_0542_),
    .B(\VC1Fifo.Fifo_Data_in [0]),
    .Y(_0544_)
  );
  NOR _1214_ (
    .A(_0544_),
    .B(_0540_),
    .Y(_0423_)
  );
  NOR _1215_ (
    .A(_0327_),
    .B(_0035_),
    .Y(_0547_)
  );
  NOT _1216_ (
    .A(\MainFifo.memoria.Ram[3] [5]),
    .Y(_0549_)
  );
  NOR _1217_ (
    .A(_0549_),
    .B(_0355_),
    .Y(_0550_)
  );
  NAND _1218_ (
    .A(\MainFifo.memoria.Ram[2] [5]),
    .B(_0355_),
    .Y(_0551_)
  );
  NAND _1219_ (
    .A(_0551_),
    .B(\MainFifo.memoria.iReadAddress [1]),
    .Y(_0552_)
  );
  NOR _1220_ (
    .A(_0552_),
    .B(_0550_),
    .Y(_0553_)
  );
  NAND _1221_ (
    .A(\MainFifo.memoria.Ram[1] [5]),
    .B(\MainFifo.memoria.iReadAddress [0]),
    .Y(_0554_)
  );
  NAND _1222_ (
    .A(\MainFifo.memoria.Ram[0] [5]),
    .B(_0355_),
    .Y(_0556_)
  );
  NAND _1223_ (
    .A(_0556_),
    .B(_0554_),
    .Y(_0557_)
  );
  NOR _1224_ (
    .A(_0557_),
    .B(\MainFifo.memoria.iReadAddress [1]),
    .Y(_0558_)
  );
  NOR _1225_ (
    .A(_0558_),
    .B(_0553_),
    .Y(_0559_)
  );
  NAND _1226_ (
    .A(_0559_),
    .B(_0547_),
    .Y(_0560_)
  );
  NOT _1227_ (
    .A(_0560_),
    .Y(_0432_)
  );
  NOT _1228_ (
    .A(_0547_),
    .Y(_0562_)
  );
  NOR _1229_ (
    .A(_0559_),
    .B(_0562_),
    .Y(_0434_)
  );
  NAND _1230_ (
    .A(\MainFifo.memoria.Ram[3] [0]),
    .B(\MainFifo.memoria.iReadAddress [0]),
    .Y(_0564_)
  );
  NAND _1231_ (
    .A(\MainFifo.memoria.Ram[2] [0]),
    .B(_0355_),
    .Y(_0565_)
  );
  NAND _1232_ (
    .A(_0565_),
    .B(_0564_),
    .Y(_0568_)
  );
  NAND _1233_ (
    .A(_0568_),
    .B(\MainFifo.memoria.iReadAddress [1]),
    .Y(_0570_)
  );
  NAND _1234_ (
    .A(\MainFifo.memoria.Ram[1] [0]),
    .B(\MainFifo.memoria.iReadAddress [0]),
    .Y(_0572_)
  );
  NAND _1235_ (
    .A(\MainFifo.memoria.Ram[0] [0]),
    .B(_0355_),
    .Y(_0574_)
  );
  NAND _1236_ (
    .A(_0574_),
    .B(_0572_),
    .Y(_0575_)
  );
  NAND _1237_ (
    .A(_0575_),
    .B(_0362_),
    .Y(_0577_)
  );
  NAND _1238_ (
    .A(_0577_),
    .B(_0570_),
    .Y(_0578_)
  );
  NOR _1239_ (
    .A(_0578_),
    .B(_0560_),
    .Y(_0579_)
  );
  NAND _1240_ (
    .A(\VC1Fifo.Fifo_Data_in [0]),
    .B(\VC1Fifo.memoria.iWriteEnable ),
    .Y(_0580_)
  );
  NAND _1241_ (
    .A(_0580_),
    .B(_0327_),
    .Y(_0581_)
  );
  NAND _1242_ (
    .A(\VC1Fifo.Fifo_Data_in [0]),
    .B(reset_L),
    .Y(_0582_)
  );
  NAND _1243_ (
    .A(_0582_),
    .B(_0560_),
    .Y(_0583_)
  );
  NAND _1244_ (
    .A(_0583_),
    .B(_0581_),
    .Y(_0585_)
  );
  NOR _1245_ (
    .A(_0585_),
    .B(_0579_),
    .Y(_0440_)
  );
  NOR _1246_ (
    .A(\MainFifo.memoria.iReadEnable ),
    .B(_0035_),
    .Y(_0586_)
  );
  NAND _1247_ (
    .A(_0586_),
    .B(\VC0Fifo.memoria.iWriteEnable ),
    .Y(_0588_)
  );
  NAND _1248_ (
    .A(_0588_),
    .B(_0560_),
    .Y(_0589_)
  );
  NAND _1249_ (
    .A(_0589_),
    .B(\VC0Fifo.Fifo_Data_in [0]),
    .Y(_0590_)
  );
  NAND _1250_ (
    .A(_0578_),
    .B(_0434_),
    .Y(_0591_)
  );
  NAND _1251_ (
    .A(_0591_),
    .B(_0590_),
    .Y(_0444_)
  );
  NOT _1252_ (
    .A(init),
    .Y(_0592_)
  );
  NAND _1253_ (
    .A(\fsm_Control1.nxt_state [0]),
    .B(_0592_),
    .Y(_0593_)
  );
  NAND _1254_ (
    .A(_0593_),
    .B(reset_L),
    .Y(_0541_)
  );
  NOR _1255_ (
    .A(init),
    .B(\fsm_Control1.nxt_state [1]),
    .Y(_0594_)
  );
  NOR _1256_ (
    .A(_0594_),
    .B(_0035_),
    .Y(_0543_)
  );
  NOT _1257_ (
    .A(\fsm_Control1.nxt_state [2]),
    .Y(_0595_)
  );
  NAND _1258_ (
    .A(_0592_),
    .B(reset_L),
    .Y(_0596_)
  );
  NOR _1259_ (
    .A(_0596_),
    .B(_0595_),
    .Y(_0545_)
  );
  NOT _1260_ (
    .A(\fsm_Control1.nxt_state [3]),
    .Y(_0597_)
  );
  NOR _1261_ (
    .A(_0596_),
    .B(_0597_),
    .Y(_0546_)
  );
  NOT _1262_ (
    .A(\fsm_Control1.nxt_state [4]),
    .Y(_0598_)
  );
  NOR _1263_ (
    .A(_0596_),
    .B(_0598_),
    .Y(_0548_)
  );
  NOT _1264_ (
    .A(active_out),
    .Y(_0599_)
  );
  NOT _1265_ (
    .A(\fsm_Control1.state [4]),
    .Y(_0600_)
  );
  NOR _1266_ (
    .A(\fsm_Control1.state [3]),
    .B(\fsm_Control1.state [2]),
    .Y(_0601_)
  );
  NAND _1267_ (
    .A(_0601_),
    .B(_0600_),
    .Y(_0602_)
  );
  NOT _1268_ (
    .A(\fsm_Control1.state [0]),
    .Y(_0603_)
  );
  NAND _1269_ (
    .A(\fsm_Control1.state [1]),
    .B(_0603_),
    .Y(_0604_)
  );
  NOR _1270_ (
    .A(_0604_),
    .B(_0602_),
    .Y(_0605_)
  );
  NOT _1271_ (
    .A(_0605_),
    .Y(_0606_)
  );
  NOR _1272_ (
    .A(\fsm_Control1.state [1]),
    .B(\fsm_Control1.state [0]),
    .Y(_0607_)
  );
  NAND _1273_ (
    .A(_0607_),
    .B(_0600_),
    .Y(_0608_)
  );
  NOT _1274_ (
    .A(_0608_),
    .Y(_0609_)
  );
  NAND _1275_ (
    .A(\fsm_Control1.state [3]),
    .B(\fsm_Control1.state [2]),
    .Y(_0610_)
  );
  NOT _1276_ (
    .A(_0610_),
    .Y(_0611_)
  );
  NOR _1277_ (
    .A(_0611_),
    .B(_0601_),
    .Y(_0612_)
  );
  NAND _1278_ (
    .A(_0612_),
    .B(_0609_),
    .Y(_0613_)
  );
  NAND _1279_ (
    .A(_0613_),
    .B(_0606_),
    .Y(_0573_)
  );
  NOT _1280_ (
    .A(\fsm_Control1.state [1]),
    .Y(_0614_)
  );
  NAND _1281_ (
    .A(_0614_),
    .B(\fsm_Control1.state [0]),
    .Y(_0615_)
  );
  NOR _1282_ (
    .A(_0615_),
    .B(_0602_),
    .Y(_0571_)
  );
  NOT _1283_ (
    .A(_0571_),
    .Y(_0616_)
  );
  NOT _1284_ (
    .A(_0607_),
    .Y(_0617_)
  );
  NAND _1285_ (
    .A(_0601_),
    .B(\fsm_Control1.state [4]),
    .Y(_0618_)
  );
  NOR _1286_ (
    .A(_0618_),
    .B(_0617_),
    .Y(_0619_)
  );
  NOT _1287_ (
    .A(_0619_),
    .Y(_0620_)
  );
  NAND _1288_ (
    .A(_0620_),
    .B(_0616_),
    .Y(_0621_)
  );
  NOR _1289_ (
    .A(_0621_),
    .B(_0573_),
    .Y(_0622_)
  );
  NAND _1290_ (
    .A(_0622_),
    .B(reset_L),
    .Y(_0623_)
  );
  NOR _1291_ (
    .A(_0623_),
    .B(_0599_),
    .Y(_0561_)
  );
  NOR _1292_ (
    .A(_0571_),
    .B(_0605_),
    .Y(_0624_)
  );
  NOT _1293_ (
    .A(\fsm_Control1.state [2]),
    .Y(_0625_)
  );
  NOT _1294_ (
    .A(\fsm_Control1.state [3]),
    .Y(_0626_)
  );
  NAND _1295_ (
    .A(_0626_),
    .B(_0625_),
    .Y(_0627_)
  );
  NAND _1296_ (
    .A(_0610_),
    .B(_0627_),
    .Y(_0628_)
  );
  NOR _1297_ (
    .A(_0628_),
    .B(_0608_),
    .Y(_0629_)
  );
  NOR _1298_ (
    .A(_0619_),
    .B(_0629_),
    .Y(_0630_)
  );
  NAND _1299_ (
    .A(_0630_),
    .B(_0624_),
    .Y(_0631_)
  );
  NOR _1300_ (
    .A(_0631_),
    .B(_0035_),
    .Y(_0632_)
  );
  NAND _1301_ (
    .A(_0632_),
    .B(idle_out),
    .Y(_0633_)
  );
  NOR _1302_ (
    .A(\fsm_Control1.state [3]),
    .B(_0625_),
    .Y(_0634_)
  );
  NAND _1303_ (
    .A(_0634_),
    .B(_0609_),
    .Y(_0635_)
  );
  NAND _1304_ (
    .A(_0635_),
    .B(_0633_),
    .Y(_0563_)
  );
  NOT _1305_ (
    .A(error_out),
    .Y(_0636_)
  );
  NAND _1306_ (
    .A(_0624_),
    .B(reset_L),
    .Y(_0637_)
  );
  NOR _1307_ (
    .A(_0637_),
    .B(_0636_),
    .Y(_0567_)
  );
  NAND _1308_ (
    .A(_0619_),
    .B(_0035_),
    .Y(_0638_)
  );
  NAND _1309_ (
    .A(_0638_),
    .B(_0631_),
    .Y(_0569_)
  );
  NOR _1310_ (
    .A(_0620_),
    .B(_0035_),
    .Y(_0576_)
  );
  NOR _1311_ (
    .A(\VC0Fifo.memoria.iReadEnable ),
    .B(\VC1Fifo.memoria.iReadEnable ),
    .Y(_0639_)
  );
  NOR _1312_ (
    .A(_0639_),
    .B(_0035_),
    .Y(_0584_)
  );
  NOR _1313_ (
    .A(\VC1Fifo.memoria.Ram[3] [0]),
    .B(_0501_),
    .Y(_0640_)
  );
  NOR _1314_ (
    .A(\VC1Fifo.memoria.Ram[2] [0]),
    .B(\VC1Fifo.memoria.iReadAddress [0]),
    .Y(_0641_)
  );
  NOR _1315_ (
    .A(_0641_),
    .B(_0640_),
    .Y(_0642_)
  );
  NOR _1316_ (
    .A(_0642_),
    .B(_0507_),
    .Y(_0643_)
  );
  NOR _1317_ (
    .A(\VC1Fifo.memoria.Ram[1] [0]),
    .B(_0501_),
    .Y(_0644_)
  );
  NOR _1318_ (
    .A(\VC1Fifo.memoria.Ram[0] [0]),
    .B(\VC1Fifo.memoria.iReadAddress [0]),
    .Y(_0645_)
  );
  NOR _1319_ (
    .A(_0645_),
    .B(_0644_),
    .Y(_0646_)
  );
  NOR _1320_ (
    .A(_0646_),
    .B(\VC1Fifo.memoria.iReadAddress [1]),
    .Y(_0647_)
  );
  NOR _1321_ (
    .A(_0647_),
    .B(\VC0Fifo.memoria.iReadEnable ),
    .Y(_0648_)
  );
  NAND _1322_ (
    .A(_0648_),
    .B(\VC1Fifo.memoria.iReadEnable ),
    .Y(_0649_)
  );
  NOR _1323_ (
    .A(_0649_),
    .B(_0643_),
    .Y(_0650_)
  );
  NOR _1324_ (
    .A(\VC0Fifo.memoria.Ram[0] [0]),
    .B(\VC0Fifo.memoria.iReadAddress [0]),
    .Y(_0651_)
  );
  NOT _1325_ (
    .A(\VC0Fifo.memoria.Ram[1] [0]),
    .Y(_0652_)
  );
  NAND _1326_ (
    .A(_0652_),
    .B(\VC0Fifo.memoria.iReadAddress [0]),
    .Y(_0653_)
  );
  NAND _1327_ (
    .A(_0653_),
    .B(_0446_),
    .Y(_0654_)
  );
  NOR _1328_ (
    .A(_0654_),
    .B(_0651_),
    .Y(_0655_)
  );
  NOR _1329_ (
    .A(\VC0Fifo.memoria.Ram[2] [0]),
    .B(\VC0Fifo.memoria.iReadAddress [0]),
    .Y(_0656_)
  );
  NOT _1330_ (
    .A(\VC0Fifo.memoria.Ram[3] [0]),
    .Y(_0657_)
  );
  NAND _1331_ (
    .A(_0657_),
    .B(\VC0Fifo.memoria.iReadAddress [0]),
    .Y(_0658_)
  );
  NAND _1332_ (
    .A(_0658_),
    .B(\VC0Fifo.memoria.iReadAddress [1]),
    .Y(_0659_)
  );
  NOR _1333_ (
    .A(_0659_),
    .B(_0656_),
    .Y(_0660_)
  );
  NOR _1334_ (
    .A(_0660_),
    .B(_0655_),
    .Y(_0661_)
  );
  NOR _1335_ (
    .A(_0661_),
    .B(_0436_),
    .Y(_0662_)
  );
  NOR _1336_ (
    .A(_0662_),
    .B(_0650_),
    .Y(_0663_)
  );
  NOR _1337_ (
    .A(_0663_),
    .B(_0035_),
    .Y(_0587_)
  );
  DFF _1338_ (
    .C(clk),
    .D(_0000_),
    .Q(pausaD0D1)
  );
  DFF _1339_ (
    .C(clk),
    .D(_0002_),
    .Q(\VC0Fifo.memoria.iReadEnable )
  );
  DFF _1340_ (
    .C(clk),
    .D(_0003_),
    .Q(\VC1Fifo.memoria.iReadEnable )
  );
  DFF _1341_ (
    .C(clk),
    .D(_0001_),
    .Q(\MainFifo.memoria.iReadEnable )
  );
  DFF _1342_ (
    .C(clk),
    .D(_0004_),
    .Q(\D0Fifo.Pausa )
  );
  DFF _1343_ (
    .C(clk),
    .D(_0664_),
    .Q(\D0Fifo.memoria.iWriteAddress [0])
  );
  DFF _1344_ (
    .C(clk),
    .D(_0665_),
    .Q(\D0Fifo.memoria.iWriteAddress [1])
  );
  DFF _1345_ (
    .C(clk),
    .D(_0555_),
    .Q(\D0Fifo.memoria.iReadAddress [0])
  );
  DFF _1346_ (
    .C(clk),
    .D(_0566_),
    .Q(\D0Fifo.memoria.iReadAddress [1])
  );
  DFF _1347_ (
    .C(clk),
    .D(_0439_),
    .Q(\D0Fifo.num_mem [0])
  );
  DFF _1348_ (
    .C(clk),
    .D(_0450_),
    .Q(\D0Fifo.num_mem [1])
  );
  DFF _1349_ (
    .C(clk),
    .D(_0460_),
    .Q(\D0Fifo.num_mem [2])
  );
  DFF _1350_ (
    .C(clk),
    .D(_0023_),
    .Q(\D0Fifo.memoria.Ram[0] [0])
  );
  DFF _1351_ (
    .C(clk),
    .D(_0024_),
    .Q(\D0Fifo.memoria.Ram[0] [1])
  );
  DFF _1352_ (
    .C(clk),
    .D(_0025_),
    .Q(\D0Fifo.memoria.Ram[0] [2])
  );
  DFF _1353_ (
    .C(clk),
    .D(_0026_),
    .Q(\D0Fifo.memoria.Ram[0] [3])
  );
  DFF _1354_ (
    .C(clk),
    .D(_0027_),
    .Q(\D0Fifo.memoria.Ram[0] [4])
  );
  DFF _1355_ (
    .C(clk),
    .D(_0028_),
    .Q(\D0Fifo.memoria.Ram[0] [5])
  );
  DFF _1356_ (
    .C(clk),
    .D(_0017_),
    .Q(\D0Fifo.memoria.Ram[1] [0])
  );
  DFF _1357_ (
    .C(clk),
    .D(_0018_),
    .Q(\D0Fifo.memoria.Ram[1] [1])
  );
  DFF _1358_ (
    .C(clk),
    .D(_0019_),
    .Q(\D0Fifo.memoria.Ram[1] [2])
  );
  DFF _1359_ (
    .C(clk),
    .D(_0020_),
    .Q(\D0Fifo.memoria.Ram[1] [3])
  );
  DFF _1360_ (
    .C(clk),
    .D(_0021_),
    .Q(\D0Fifo.memoria.Ram[1] [4])
  );
  DFF _1361_ (
    .C(clk),
    .D(_0022_),
    .Q(\D0Fifo.memoria.Ram[1] [5])
  );
  DFF _1362_ (
    .C(clk),
    .D(_0011_),
    .Q(\D0Fifo.memoria.Ram[2] [0])
  );
  DFF _1363_ (
    .C(clk),
    .D(_0012_),
    .Q(\D0Fifo.memoria.Ram[2] [1])
  );
  DFF _1364_ (
    .C(clk),
    .D(_0013_),
    .Q(\D0Fifo.memoria.Ram[2] [2])
  );
  DFF _1365_ (
    .C(clk),
    .D(_0014_),
    .Q(\D0Fifo.memoria.Ram[2] [3])
  );
  DFF _1366_ (
    .C(clk),
    .D(_0015_),
    .Q(\D0Fifo.memoria.Ram[2] [4])
  );
  DFF _1367_ (
    .C(clk),
    .D(_0016_),
    .Q(\D0Fifo.memoria.Ram[2] [5])
  );
  DFF _1368_ (
    .C(clk),
    .D(_0005_),
    .Q(\D0Fifo.memoria.Ram[3] [0])
  );
  DFF _1369_ (
    .C(clk),
    .D(_0006_),
    .Q(\D0Fifo.memoria.Ram[3] [1])
  );
  DFF _1370_ (
    .C(clk),
    .D(_0007_),
    .Q(\D0Fifo.memoria.Ram[3] [2])
  );
  DFF _1371_ (
    .C(clk),
    .D(_0008_),
    .Q(\D0Fifo.memoria.Ram[3] [3])
  );
  DFF _1372_ (
    .C(clk),
    .D(_0009_),
    .Q(\D0Fifo.memoria.Ram[3] [4])
  );
  DFF _1373_ (
    .C(clk),
    .D(_0010_),
    .Q(\D0Fifo.memoria.Ram[3] [5])
  );
  DFF _1374_ (
    .C(clk),
    .D(_0034_),
    .Q(\D1Fifo.Pausa )
  );
  DFF _1375_ (
    .C(clk),
    .D(_0032_),
    .Q(\D1Fifo.memoria.iReadAddress [0])
  );
  DFF _1376_ (
    .C(clk),
    .D(_0033_),
    .Q(\D1Fifo.memoria.iReadAddress [1])
  );
  DFF _1377_ (
    .C(clk),
    .D(_0029_),
    .Q(\D1Fifo.num_mem [0])
  );
  DFF _1378_ (
    .C(clk),
    .D(_0030_),
    .Q(\D1Fifo.num_mem [1])
  );
  DFF _1379_ (
    .C(clk),
    .D(_0031_),
    .Q(\D1Fifo.num_mem [2])
  );
  DFF _1380_ (
    .C(clk),
    .D(_0086_),
    .Q(\D0Fifo.Fifo_Data_in [0])
  );
  DFF _1381_ (
    .C(clk),
    .D(_0088_),
    .Q(\D0Fifo.Fifo_Data_in [1])
  );
  DFF _1382_ (
    .C(clk),
    .D(_0090_),
    .Q(\D0Fifo.Fifo_Data_in [2])
  );
  DFF _1383_ (
    .C(clk),
    .D(_0092_),
    .Q(\D0Fifo.Fifo_Data_in [3])
  );
  DFF _1384_ (
    .C(clk),
    .D(_0094_),
    .Q(\D0Fifo.Fifo_Data_in [4])
  );
  DFF _1385_ (
    .C(clk),
    .D(_0096_),
    .Q(\D0Fifo.Fifo_Data_in [5])
  );
  DFF _1386_ (
    .C(clk),
    .D(_0074_),
    .Q(\D0Fifo.memoria.iWriteEnable )
  );
  DFF _1387_ (
    .C(clk),
    .D(_0180_),
    .Q(Fifo_Empty_MF)
  );
  DFF _1388_ (
    .C(clk),
    .D(_0176_),
    .Q(Pausa_MF)
  );
  DFF _1389_ (
    .C(clk),
    .D(_0165_),
    .Q(\MainFifo.memoria.iWriteAddress [0])
  );
  DFF _1390_ (
    .C(clk),
    .D(_0167_),
    .Q(\MainFifo.memoria.iWriteAddress [1])
  );
  DFF _1391_ (
    .C(clk),
    .D(_0152_),
    .Q(\MainFifo.memoria.iReadAddress [0])
  );
  DFF _1392_ (
    .C(clk),
    .D(_0154_),
    .Q(\MainFifo.memoria.iReadAddress [1])
  );
  DFF _1393_ (
    .C(clk),
    .D(_0137_),
    .Q(\MainFifo.num_mem [0])
  );
  DFF _1394_ (
    .C(clk),
    .D(_0139_),
    .Q(\MainFifo.num_mem [1])
  );
  DFF _1395_ (
    .C(clk),
    .D(_0141_),
    .Q(\MainFifo.num_mem [2])
  );
  DFF _1396_ (
    .C(clk),
    .D(_0212_),
    .Q(\MainFifo.memoria.Ram[0] [0])
  );
  DFF _1397_ (
    .C(clk),
    .D(_0214_),
    .Q(\MainFifo.memoria.Ram[0] [5])
  );
  DFF _1398_ (
    .C(clk),
    .D(_0207_),
    .Q(\MainFifo.memoria.Ram[1] [0])
  );
  DFF _1399_ (
    .C(clk),
    .D(_0209_),
    .Q(\MainFifo.memoria.Ram[1] [5])
  );
  DFF _1400_ (
    .C(clk),
    .D(_0201_),
    .Q(\MainFifo.memoria.Ram[2] [0])
  );
  DFF _1401_ (
    .C(clk),
    .D(_0204_),
    .Q(\MainFifo.memoria.Ram[2] [5])
  );
  DFF _1402_ (
    .C(clk),
    .D(_0196_),
    .Q(\MainFifo.memoria.Ram[3] [0])
  );
  DFF _1403_ (
    .C(clk),
    .D(_0198_),
    .Q(\MainFifo.memoria.Ram[3] [5])
  );
  DFF _1404_ (
    .C(clk),
    .D(_0303_),
    .Q(Fifo_Empty_VC0)
  );
  DFF _1405_ (
    .C(clk),
    .D(_0300_),
    .Q(Pausa_VC0)
  );
  DFF _1406_ (
    .C(clk),
    .D(_0295_),
    .Q(\VC0Fifo.memoria.iWriteAddress [0])
  );
  DFF _1407_ (
    .C(clk),
    .D(_0297_),
    .Q(\VC0Fifo.memoria.iWriteAddress [1])
  );
  DFF _1408_ (
    .C(clk),
    .D(_0283_),
    .Q(\VC0Fifo.memoria.iReadAddress [0])
  );
  DFF _1409_ (
    .C(clk),
    .D(_0285_),
    .Q(\VC0Fifo.memoria.iReadAddress [1])
  );
  DFF _1410_ (
    .C(clk),
    .D(_0266_),
    .Q(\VC0Fifo.num_mem [0])
  );
  DFF _1411_ (
    .C(clk),
    .D(_0268_),
    .Q(\VC0Fifo.num_mem [1])
  );
  DFF _1412_ (
    .C(clk),
    .D(_0269_),
    .Q(\VC0Fifo.num_mem [2])
  );
  DFF _1413_ (
    .C(clk),
    .D(_0271_),
    .Q(\VC0Fifo.num_mem [3])
  );
  DFF _1414_ (
    .C(clk),
    .D(_0273_),
    .Q(\VC0Fifo.num_mem [4])
  );
  DFF _1415_ (
    .C(clk),
    .D(_0323_),
    .Q(\VC0Fifo.memoria.Ram[0] [0])
  );
  DFF _1416_ (
    .C(clk),
    .D(_0319_),
    .Q(\VC0Fifo.memoria.Ram[1] [0])
  );
  DFF _1417_ (
    .C(clk),
    .D(_0315_),
    .Q(\VC0Fifo.memoria.Ram[2] [0])
  );
  DFF _1418_ (
    .C(clk),
    .D(_0312_),
    .Q(\VC0Fifo.memoria.Ram[3] [0])
  );
  DFF _1419_ (
    .C(clk),
    .D(_0403_),
    .Q(Fifo_Empty_VC1)
  );
  DFF _1420_ (
    .C(clk),
    .D(_0397_),
    .Q(\VC1Fifo.memoria.iWriteAddress [0])
  );
  DFF _1421_ (
    .C(clk),
    .D(_0399_),
    .Q(\VC1Fifo.memoria.iWriteAddress [1])
  );
  DFF _1422_ (
    .C(clk),
    .D(_0387_),
    .Q(\VC1Fifo.memoria.iReadAddress [0])
  );
  DFF _1423_ (
    .C(clk),
    .D(_0388_),
    .Q(\VC1Fifo.memoria.iReadAddress [1])
  );
  DFF _1424_ (
    .C(clk),
    .D(_0369_),
    .Q(\VC1Fifo.num_mem [0])
  );
  DFF _1425_ (
    .C(clk),
    .D(_0371_),
    .Q(\VC1Fifo.num_mem [1])
  );
  DFF _1426_ (
    .C(clk),
    .D(_0373_),
    .Q(\VC1Fifo.num_mem [2])
  );
  DFF _1427_ (
    .C(clk),
    .D(_0374_),
    .Q(\VC1Fifo.num_mem [3])
  );
  DFF _1428_ (
    .C(clk),
    .D(_0376_),
    .Q(\VC1Fifo.num_mem [4])
  );
  DFF _1429_ (
    .C(clk),
    .D(_0423_),
    .Q(\VC1Fifo.memoria.Ram[0] [0])
  );
  DFF _1430_ (
    .C(clk),
    .D(_0420_),
    .Q(\VC1Fifo.memoria.Ram[1] [0])
  );
  DFF _1431_ (
    .C(clk),
    .D(_0417_),
    .Q(\VC1Fifo.memoria.Ram[2] [0])
  );
  DFF _1432_ (
    .C(clk),
    .D(_0413_),
    .Q(\VC1Fifo.memoria.Ram[3] [0])
  );
  DFF _1433_ (
    .C(clk),
    .D(_0444_),
    .Q(\VC0Fifo.Fifo_Data_in [0])
  );
  DFF _1434_ (
    .C(clk),
    .D(_0440_),
    .Q(\VC1Fifo.Fifo_Data_in [0])
  );
  DFF _1435_ (
    .C(clk),
    .D(_0434_),
    .Q(\VC0Fifo.memoria.iWriteEnable )
  );
  DFF _1436_ (
    .C(clk),
    .D(_0432_),
    .Q(\VC1Fifo.memoria.iWriteEnable )
  );
  DFF _1437_ (
    .C(clk),
    .D(_0561_),
    .Q(active_out)
  );
  DFF _1438_ (
    .C(clk),
    .D(_0563_),
    .Q(idle_out)
  );
  DFF _1439_ (
    .C(clk),
    .D(_0567_),
    .Q(error_out)
  );
  DFF _1440_ (
    .C(clk),
    .D(_0541_),
    .Q(\fsm_Control1.state [0])
  );
  DFF _1441_ (
    .C(clk),
    .D(_0543_),
    .Q(\fsm_Control1.state [1])
  );
  DFF _1442_ (
    .C(clk),
    .D(_0545_),
    .Q(\fsm_Control1.state [2])
  );
  DFF _1443_ (
    .C(clk),
    .D(_0546_),
    .Q(\fsm_Control1.state [3])
  );
  DFF _1444_ (
    .C(clk),
    .D(_0548_),
    .Q(\fsm_Control1.state [4])
  );
  DFF _1445_ (
    .C(clk),
    .D(_0569_),
    .Q(\fsm_Control1.nxt_state [0])
  );
  DFF _1446_ (
    .C(clk),
    .D(_0571_),
    .Q(\fsm_Control1.nxt_state [1])
  );
  DFF _1447_ (
    .C(clk),
    .D(_0573_),
    .Q(\fsm_Control1.nxt_state [2])
  );
  DFF _1448_ (
    .C(clk),
    .D(1'b0),
    .Q(\fsm_Control1.nxt_state [3])
  );
  DFF _1449_ (
    .C(clk),
    .D(_0576_),
    .Q(\fsm_Control1.nxt_state [4])
  );
  DFF _1450_ (
    .C(clk),
    .D(_0587_),
    .Q(\Demux_D0_D1.data_in [0])
  );
  DFF _1451_ (
    .C(clk),
    .D(_0584_),
    .Q(\Demux_D0_D1.valid_in )
  );
  assign data_out1 = 6'b000000;
endmodule
