Classic Timing Analyzer report for hardware
Sat Apr 14 17:32:16 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                     ;
+------------------------------+-------+---------------+----------------------------------+---------------------------+--------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                      ; To                             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------------+--------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.224 ns                         ; reset                     ; controlador:ctrl|state[2]      ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 31.095 ns                        ; controlador:ctrl|state[0] ; Alu[31]                        ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -1.071 ns                        ; reset                     ; controlador:ctrl|state[4]      ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 49.18 MHz ( period = 20.332 ns ) ; controlador:ctrl|state[0] ; Registrador:ULASaida|Saida[31] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                           ;                                ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------+--------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                            ; To                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 49.18 MHz ( period = 20.332 ns )                    ; controlador:ctrl|state[0]       ; Registrador:ULASaida|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 20.086 ns               ;
; N/A                                     ; 49.19 MHz ( period = 20.328 ns )                    ; controlador:ctrl|state[1]       ; Registrador:ULASaida|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 20.082 ns               ;
; N/A                                     ; 49.67 MHz ( period = 20.131 ns )                    ; controlador:ctrl|state[2]       ; Registrador:ULASaida|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 19.885 ns               ;
; N/A                                     ; 50.06 MHz ( period = 19.976 ns )                    ; controlador:ctrl|state[3]       ; Registrador:ULASaida|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 19.730 ns               ;
; N/A                                     ; 50.34 MHz ( period = 19.865 ns )                    ; controlador:ctrl|state[0]       ; Registrador:ULASaida|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 19.619 ns               ;
; N/A                                     ; 50.35 MHz ( period = 19.861 ns )                    ; controlador:ctrl|state[1]       ; Registrador:ULASaida|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 19.615 ns               ;
; N/A                                     ; 50.47 MHz ( period = 19.814 ns )                    ; controlador:ctrl|state[4]       ; Registrador:ULASaida|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 19.566 ns               ;
; N/A                                     ; 50.85 MHz ( period = 19.664 ns )                    ; controlador:ctrl|state[2]       ; Registrador:ULASaida|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 19.418 ns               ;
; N/A                                     ; 51.22 MHz ( period = 19.523 ns )                    ; controlador:ctrl|state[0]       ; Registrador:ULASaida|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 19.277 ns               ;
; N/A                                     ; 51.23 MHz ( period = 19.519 ns )                    ; controlador:ctrl|state[1]       ; Registrador:ULASaida|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 19.273 ns               ;
; N/A                                     ; 51.26 MHz ( period = 19.509 ns )                    ; controlador:ctrl|state[3]       ; Registrador:ULASaida|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 19.263 ns               ;
; N/A                                     ; 51.41 MHz ( period = 19.453 ns )                    ; controlador:ctrl|state[0]       ; Registrador:ULASaida|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 19.192 ns               ;
; N/A                                     ; 51.42 MHz ( period = 19.449 ns )                    ; controlador:ctrl|state[1]       ; Registrador:ULASaida|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 19.188 ns               ;
; N/A                                     ; 51.46 MHz ( period = 19.431 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5] ; Registrador:ULASaida|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 19.184 ns               ;
; N/A                                     ; 51.69 MHz ( period = 19.347 ns )                    ; controlador:ctrl|state[4]       ; Registrador:ULASaida|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 19.099 ns               ;
; N/A                                     ; 51.75 MHz ( period = 19.322 ns )                    ; controlador:ctrl|state[2]       ; Registrador:ULASaida|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 19.076 ns               ;
; N/A                                     ; 51.94 MHz ( period = 19.252 ns )                    ; controlador:ctrl|state[2]       ; Registrador:ULASaida|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 18.991 ns               ;
; N/A                                     ; 52.17 MHz ( period = 19.167 ns )                    ; controlador:ctrl|state[3]       ; Registrador:ULASaida|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 18.921 ns               ;
; N/A                                     ; 52.36 MHz ( period = 19.097 ns )                    ; controlador:ctrl|state[3]       ; Registrador:ULASaida|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 18.836 ns               ;
; N/A                                     ; 52.50 MHz ( period = 19.048 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4] ; Registrador:ULASaida|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 18.802 ns               ;
; N/A                                     ; 52.62 MHz ( period = 19.005 ns )                    ; controlador:ctrl|state[4]       ; Registrador:ULASaida|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 18.757 ns               ;
; N/A                                     ; 52.66 MHz ( period = 18.988 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0] ; Registrador:ULASaida|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 18.741 ns               ;
; N/A                                     ; 52.73 MHz ( period = 18.964 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5] ; Registrador:ULASaida|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 18.717 ns               ;
; N/A                                     ; 52.81 MHz ( period = 18.935 ns )                    ; controlador:ctrl|state[4]       ; Registrador:ULASaida|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 18.672 ns               ;
; N/A                                     ; 53.15 MHz ( period = 18.815 ns )                    ; Registrador:A|Saida[1]          ; Registrador:ULASaida|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 18.571 ns               ;
; N/A                                     ; 53.62 MHz ( period = 18.651 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3] ; Registrador:ULASaida|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 18.404 ns               ;
; N/A                                     ; 53.70 MHz ( period = 18.622 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5] ; Registrador:ULASaida|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 18.375 ns               ;
; N/A                                     ; 53.78 MHz ( period = 18.596 ns )                    ; Registrador:PCreg|Saida[0]      ; Registrador:ULASaida|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 18.352 ns               ;
; N/A                                     ; 53.81 MHz ( period = 18.585 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1] ; Registrador:ULASaida|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 18.338 ns               ;
; N/A                                     ; 53.82 MHz ( period = 18.581 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4] ; Registrador:ULASaida|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 18.335 ns               ;
; N/A                                     ; 53.90 MHz ( period = 18.552 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5] ; Registrador:ULASaida|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 18.290 ns               ;
; N/A                                     ; 53.99 MHz ( period = 18.521 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0] ; Registrador:ULASaida|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 18.274 ns               ;
; N/A                                     ; 54.05 MHz ( period = 18.503 ns )                    ; controlador:ctrl|state[0]       ; Registrador:ULASaida|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 18.256 ns               ;
; N/A                                     ; 54.06 MHz ( period = 18.499 ns )                    ; controlador:ctrl|state[1]       ; Registrador:ULASaida|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 18.252 ns               ;
; N/A                                     ; 54.19 MHz ( period = 18.454 ns )                    ; Registrador:A|Saida[2]          ; Registrador:ULASaida|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 18.205 ns               ;
; N/A                                     ; 54.50 MHz ( period = 18.348 ns )                    ; Registrador:A|Saida[1]          ; Registrador:ULASaida|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 18.104 ns               ;
; N/A                                     ; 54.64 MHz ( period = 18.302 ns )                    ; controlador:ctrl|state[2]       ; Registrador:ULASaida|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 18.055 ns               ;
; N/A                                     ; 54.71 MHz ( period = 18.277 ns )                    ; Registrador:PCreg|Saida[1]      ; Registrador:ULASaida|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 18.033 ns               ;
; N/A                                     ; 54.83 MHz ( period = 18.239 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4] ; Registrador:ULASaida|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 17.993 ns               ;
; N/A                                     ; 54.98 MHz ( period = 18.188 ns )                    ; controlador:ctrl|state[0]       ; Registrador:ULASaida|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 17.928 ns               ;
; N/A                                     ; 54.99 MHz ( period = 18.184 ns )                    ; controlador:ctrl|state[1]       ; Registrador:ULASaida|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 17.924 ns               ;
; N/A                                     ; 54.99 MHz ( period = 18.184 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3] ; Registrador:ULASaida|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 17.937 ns               ;
; N/A                                     ; 55.01 MHz ( period = 18.179 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0] ; Registrador:ULASaida|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 17.932 ns               ;
; N/A                                     ; 55.04 MHz ( period = 18.169 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4] ; Registrador:ULASaida|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 17.908 ns               ;
; N/A                                     ; 55.11 MHz ( period = 18.147 ns )                    ; controlador:ctrl|state[3]       ; Registrador:ULASaida|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 17.900 ns               ;
; N/A                                     ; 55.16 MHz ( period = 18.129 ns )                    ; Registrador:PCreg|Saida[0]      ; Registrador:ULASaida|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 17.885 ns               ;
; N/A                                     ; 55.19 MHz ( period = 18.118 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1] ; Registrador:ULASaida|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 17.871 ns               ;
; N/A                                     ; 55.22 MHz ( period = 18.109 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0] ; Registrador:ULASaida|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 17.847 ns               ;
; N/A                                     ; 55.43 MHz ( period = 18.041 ns )                    ; controlador:ctrl|state[0]       ; Registrador:ULASaida|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 17.794 ns               ;
; N/A                                     ; 55.44 MHz ( period = 18.037 ns )                    ; controlador:ctrl|state[1]       ; Registrador:ULASaida|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 17.790 ns               ;
; N/A                                     ; 55.47 MHz ( period = 18.029 ns )                    ; Registrador:A|Saida[0]          ; Registrador:ULASaida|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 17.785 ns               ;
; N/A                                     ; 55.50 MHz ( period = 18.019 ns )                    ; Registrador:B|Saida[0]          ; Registrador:ULASaida|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 17.772 ns               ;
; N/A                                     ; 55.54 MHz ( period = 18.006 ns )                    ; Registrador:A|Saida[1]          ; Registrador:ULASaida|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 17.762 ns               ;
; N/A                                     ; 55.60 MHz ( period = 17.987 ns )                    ; controlador:ctrl|state[2]       ; Registrador:ULASaida|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 17.727 ns               ;
; N/A                                     ; 55.60 MHz ( period = 17.987 ns )                    ; Registrador:A|Saida[2]          ; Registrador:ULASaida|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 17.738 ns               ;
; N/A                                     ; 55.60 MHz ( period = 17.985 ns )                    ; controlador:ctrl|state[4]       ; Registrador:ULASaida|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 17.736 ns               ;
; N/A                                     ; 55.75 MHz ( period = 17.936 ns )                    ; Registrador:A|Saida[1]          ; Registrador:ULASaida|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 17.677 ns               ;
; N/A                                     ; 55.86 MHz ( period = 17.902 ns )                    ; Registrador:B|Saida[2]          ; Registrador:ULASaida|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 17.649 ns               ;
; N/A                                     ; 56.01 MHz ( period = 17.855 ns )                    ; Registrador:PCreg|Saida[2]      ; Registrador:ULASaida|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 17.611 ns               ;
; N/A                                     ; 56.05 MHz ( period = 17.842 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3] ; Registrador:ULASaida|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 17.595 ns               ;
; N/A                                     ; 56.05 MHz ( period = 17.840 ns )                    ; controlador:ctrl|state[2]       ; Registrador:ULASaida|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 17.593 ns               ;
; N/A                                     ; 56.08 MHz ( period = 17.832 ns )                    ; controlador:ctrl|state[3]       ; Registrador:ULASaida|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 17.572 ns               ;
; N/A                                     ; 56.15 MHz ( period = 17.810 ns )                    ; Registrador:PCreg|Saida[1]      ; Registrador:ULASaida|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 17.566 ns               ;
; N/A                                     ; 56.15 MHz ( period = 17.808 ns )                    ; Registrador:B|Saida[1]          ; Registrador:ULASaida|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 17.561 ns               ;
; N/A                                     ; 56.22 MHz ( period = 17.787 ns )                    ; Registrador:PCreg|Saida[0]      ; Registrador:ULASaida|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 17.543 ns               ;
; N/A                                     ; 56.26 MHz ( period = 17.776 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1] ; Registrador:ULASaida|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 17.529 ns               ;
; N/A                                     ; 56.27 MHz ( period = 17.772 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3] ; Registrador:ULASaida|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 17.510 ns               ;
; N/A                                     ; 56.44 MHz ( period = 17.719 ns )                    ; controlador:ctrl|state[0]       ; Registrador:ULASaida|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 17.459 ns               ;
; N/A                                     ; 56.44 MHz ( period = 17.717 ns )                    ; Registrador:PCreg|Saida[0]      ; Registrador:ULASaida|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 17.458 ns               ;
; N/A                                     ; 56.45 MHz ( period = 17.715 ns )                    ; controlador:ctrl|state[1]       ; Registrador:ULASaida|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 17.455 ns               ;
; N/A                                     ; 56.47 MHz ( period = 17.709 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2] ; Registrador:ULASaida|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 17.456 ns               ;
; N/A                                     ; 56.48 MHz ( period = 17.706 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1] ; Registrador:ULASaida|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 17.444 ns               ;
; N/A                                     ; 56.55 MHz ( period = 17.685 ns )                    ; controlador:ctrl|state[3]       ; Registrador:ULASaida|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 17.438 ns               ;
; N/A                                     ; 56.59 MHz ( period = 17.670 ns )                    ; controlador:ctrl|state[4]       ; Registrador:ULASaida|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 17.408 ns               ;
; N/A                                     ; 56.67 MHz ( period = 17.645 ns )                    ; Registrador:A|Saida[2]          ; Registrador:ULASaida|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 17.396 ns               ;
; N/A                                     ; 56.71 MHz ( period = 17.633 ns )                    ; Registrador:PCreg|Saida[4]      ; Registrador:ULASaida|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 17.389 ns               ;
; N/A                                     ; 56.81 MHz ( period = 17.602 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5] ; Registrador:ULASaida|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 17.354 ns               ;
; N/A                                     ; 56.90 MHz ( period = 17.575 ns )                    ; Registrador:A|Saida[2]          ; Registrador:ULASaida|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 17.311 ns               ;
; N/A                                     ; 56.94 MHz ( period = 17.562 ns )                    ; Registrador:A|Saida[0]          ; Registrador:ULASaida|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 17.318 ns               ;
; N/A                                     ; 56.97 MHz ( period = 17.552 ns )                    ; Registrador:B|Saida[0]          ; Registrador:ULASaida|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 17.305 ns               ;
; N/A                                     ; 57.07 MHz ( period = 17.523 ns )                    ; controlador:ctrl|state[4]       ; Registrador:ULASaida|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 17.274 ns               ;
; N/A                                     ; 57.08 MHz ( period = 17.518 ns )                    ; controlador:ctrl|state[2]       ; Registrador:ULASaida|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 17.258 ns               ;
; N/A                                     ; 57.25 MHz ( period = 17.468 ns )                    ; Registrador:PCreg|Saida[1]      ; Registrador:ULASaida|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 17.224 ns               ;
; N/A                                     ; 57.26 MHz ( period = 17.465 ns )                    ; Registrador:B|Saida[5]          ; Registrador:ULASaida|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 17.194 ns               ;
; N/A                                     ; 57.36 MHz ( period = 17.435 ns )                    ; Registrador:B|Saida[2]          ; Registrador:ULASaida|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 17.182 ns               ;
; N/A                                     ; 57.48 MHz ( period = 17.398 ns )                    ; Registrador:PCreg|Saida[1]      ; Registrador:ULASaida|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 17.139 ns               ;
; N/A                                     ; 57.51 MHz ( period = 17.388 ns )                    ; Registrador:PCreg|Saida[2]      ; Registrador:ULASaida|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 17.144 ns               ;
; N/A                                     ; 57.59 MHz ( period = 17.363 ns )                    ; controlador:ctrl|state[3]       ; Registrador:ULASaida|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 17.103 ns               ;
; N/A                                     ; 57.67 MHz ( period = 17.341 ns )                    ; Registrador:B|Saida[1]          ; Registrador:ULASaida|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 17.094 ns               ;
; N/A                                     ; 57.76 MHz ( period = 17.313 ns )                    ; Registrador:PCreg|Saida[3]      ; Registrador:ULASaida|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 17.069 ns               ;
; N/A                                     ; 57.85 MHz ( period = 17.287 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5] ; Registrador:ULASaida|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 17.026 ns               ;
; N/A                                     ; 58.00 MHz ( period = 17.242 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2] ; Registrador:ULASaida|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 16.989 ns               ;
; N/A                                     ; 58.04 MHz ( period = 17.230 ns )                    ; controlador:ctrl|state[0]       ; Registrador:ULASaida|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 16.967 ns               ;
; N/A                                     ; 58.05 MHz ( period = 17.226 ns )                    ; controlador:ctrl|state[1]       ; Registrador:ULASaida|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 16.963 ns               ;
; N/A                                     ; 58.07 MHz ( period = 17.220 ns )                    ; Registrador:A|Saida[0]          ; Registrador:ULASaida|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 16.976 ns               ;
; N/A                                     ; 58.08 MHz ( period = 17.219 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4] ; Registrador:ULASaida|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 16.972 ns               ;
; N/A                                     ; 58.11 MHz ( period = 17.210 ns )                    ; Registrador:B|Saida[0]          ; Registrador:ULASaida|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 16.963 ns               ;
; N/A                                     ; 58.14 MHz ( period = 17.201 ns )                    ; controlador:ctrl|state[4]       ; Registrador:ULASaida|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 16.939 ns               ;
; N/A                                     ; 58.25 MHz ( period = 17.166 ns )                    ; Registrador:PCreg|Saida[4]      ; Registrador:ULASaida|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 16.922 ns               ;
; N/A                                     ; 58.28 MHz ( period = 17.159 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0] ; Registrador:ULASaida|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 16.911 ns               ;
; N/A                                     ; 58.31 MHz ( period = 17.150 ns )                    ; Registrador:A|Saida[0]          ; Registrador:ULASaida|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 16.891 ns               ;
; N/A                                     ; 58.34 MHz ( period = 17.140 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5] ; Registrador:ULASaida|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 16.892 ns               ;
; N/A                                     ; 58.34 MHz ( period = 17.140 ns )                    ; Registrador:B|Saida[0]          ; Registrador:ULASaida|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 16.878 ns               ;
; N/A                                     ; 58.40 MHz ( period = 17.123 ns )                    ; Registrador:B|Saida[4]          ; Registrador:ULASaida|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 16.870 ns               ;
; N/A                                     ; 58.50 MHz ( period = 17.093 ns )                    ; Registrador:B|Saida[2]          ; Registrador:ULASaida|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 16.840 ns               ;
; N/A                                     ; 58.64 MHz ( period = 17.052 ns )                    ; Registrador:B|Saida[3]          ; Registrador:ULASaida|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 16.805 ns               ;
; N/A                                     ; 58.66 MHz ( period = 17.046 ns )                    ; Registrador:PCreg|Saida[2]      ; Registrador:ULASaida|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 16.802 ns               ;
; N/A                                     ; 58.72 MHz ( period = 17.029 ns )                    ; controlador:ctrl|state[2]       ; Registrador:ULASaida|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 16.766 ns               ;
; N/A                                     ; 58.74 MHz ( period = 17.023 ns )                    ; Registrador:B|Saida[2]          ; Registrador:ULASaida|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 16.755 ns               ;
; N/A                                     ; 58.83 MHz ( period = 16.999 ns )                    ; Registrador:B|Saida[1]          ; Registrador:ULASaida|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 16.752 ns               ;
; N/A                                     ; 58.83 MHz ( period = 16.998 ns )                    ; Registrador:B|Saida[5]          ; Registrador:ULASaida|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 16.727 ns               ;
; N/A                                     ; 58.87 MHz ( period = 16.986 ns )                    ; Registrador:A|Saida[1]          ; Registrador:ULASaida|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 16.741 ns               ;
; N/A                                     ; 58.91 MHz ( period = 16.976 ns )                    ; Registrador:PCreg|Saida[2]      ; Registrador:ULASaida|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 16.717 ns               ;
; N/A                                     ; 59.03 MHz ( period = 16.940 ns )                    ; Registrador:A|Saida[4]          ; Registrador:ULASaida|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 16.697 ns               ;
; N/A                                     ; 59.07 MHz ( period = 16.929 ns )                    ; Registrador:B|Saida[1]          ; Registrador:ULASaida|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 16.667 ns               ;
; N/A                                     ; 59.16 MHz ( period = 16.904 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4] ; Registrador:ULASaida|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 16.644 ns               ;
; N/A                                     ; 59.17 MHz ( period = 16.900 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2] ; Registrador:ULASaida|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 16.647 ns               ;
; N/A                                     ; 59.26 MHz ( period = 16.874 ns )                    ; controlador:ctrl|state[3]       ; Registrador:ULASaida|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 16.611 ns               ;
; N/A                                     ; 59.36 MHz ( period = 16.846 ns )                    ; Registrador:PCreg|Saida[3]      ; Registrador:ULASaida|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 16.602 ns               ;
; N/A                                     ; 59.37 MHz ( period = 16.844 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0] ; Registrador:ULASaida|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 16.583 ns               ;
; N/A                                     ; 59.42 MHz ( period = 16.830 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2] ; Registrador:ULASaida|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 16.562 ns               ;
; N/A                                     ; 59.44 MHz ( period = 16.824 ns )                    ; Registrador:PCreg|Saida[4]      ; Registrador:ULASaida|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 16.580 ns               ;
; N/A                                     ; 59.45 MHz ( period = 16.822 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3] ; Registrador:ULASaida|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 16.574 ns               ;
; N/A                                     ; 59.46 MHz ( period = 16.818 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5] ; Registrador:ULASaida|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 16.557 ns               ;
; N/A                                     ; 59.59 MHz ( period = 16.781 ns )                    ; Registrador:A|Saida[3]          ; Registrador:ULASaida|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 16.537 ns               ;
; N/A                                     ; 59.64 MHz ( period = 16.767 ns )                    ; Registrador:PCreg|Saida[0]      ; Registrador:ULASaida|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 16.522 ns               ;
; N/A                                     ; 59.68 MHz ( period = 16.757 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4] ; Registrador:ULASaida|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 16.510 ns               ;
; N/A                                     ; 59.68 MHz ( period = 16.756 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1] ; Registrador:ULASaida|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 16.508 ns               ;
; N/A                                     ; 59.69 MHz ( period = 16.754 ns )                    ; Registrador:PCreg|Saida[4]      ; Registrador:ULASaida|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 16.495 ns               ;
; N/A                                     ; 59.69 MHz ( period = 16.754 ns )                    ; Registrador:PCreg|Saida[5]      ; Registrador:ULASaida|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 16.497 ns               ;
; N/A                                     ; 59.84 MHz ( period = 16.712 ns )                    ; controlador:ctrl|state[4]       ; Registrador:ULASaida|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 16.447 ns               ;
; N/A                                     ; 59.89 MHz ( period = 16.697 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0] ; Registrador:ULASaida|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 16.449 ns               ;
; N/A                                     ; 59.98 MHz ( period = 16.671 ns )                    ; Registrador:A|Saida[1]          ; Registrador:ULASaida|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 16.413 ns               ;
; N/A                                     ; 60.04 MHz ( period = 16.656 ns )                    ; Registrador:B|Saida[5]          ; Registrador:ULASaida|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 16.385 ns               ;
; N/A                                     ; 60.04 MHz ( period = 16.656 ns )                    ; Registrador:B|Saida[4]          ; Registrador:ULASaida|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 16.403 ns               ;
; N/A                                     ; 60.15 MHz ( period = 16.625 ns )                    ; Registrador:A|Saida[2]          ; Registrador:ULASaida|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 16.375 ns               ;
; N/A                                     ; 60.22 MHz ( period = 16.605 ns )                    ; controlador:ctrl|state[0]       ; Registrador:ULASaida|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 16.342 ns               ;
; N/A                                     ; 60.24 MHz ( period = 16.601 ns )                    ; controlador:ctrl|state[1]       ; Registrador:ULASaida|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 16.338 ns               ;
; N/A                                     ; 60.29 MHz ( period = 16.586 ns )                    ; Registrador:B|Saida[5]          ; Registrador:ULASaida|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 16.300 ns               ;
; N/A                                     ; 60.30 MHz ( period = 16.585 ns )                    ; Registrador:B|Saida[3]          ; Registrador:ULASaida|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 16.338 ns               ;
; N/A                                     ; 60.45 MHz ( period = 16.542 ns )                    ; Registrador:A|Saida[5]          ; Registrador:ULASaida|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 16.285 ns               ;
; N/A                                     ; 60.52 MHz ( period = 16.524 ns )                    ; Registrador:A|Saida[1]          ; Registrador:ULASaida|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 16.279 ns               ;
; N/A                                     ; 60.58 MHz ( period = 16.507 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3] ; Registrador:ULASaida|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 16.246 ns               ;
; N/A                                     ; 60.59 MHz ( period = 16.504 ns )                    ; Registrador:PCreg|Saida[3]      ; Registrador:ULASaida|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 16.260 ns               ;
; N/A                                     ; 60.71 MHz ( period = 16.473 ns )                    ; Registrador:A|Saida[4]          ; Registrador:ULASaida|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 16.230 ns               ;
; N/A                                     ; 60.78 MHz ( period = 16.452 ns )                    ; Registrador:PCreg|Saida[0]      ; Registrador:ULASaida|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 16.194 ns               ;
; N/A                                     ; 60.80 MHz ( period = 16.448 ns )                    ; Registrador:PCreg|Saida[1]      ; Registrador:ULASaida|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 16.203 ns               ;
; N/A                                     ; 60.82 MHz ( period = 16.441 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1] ; Registrador:ULASaida|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 16.180 ns               ;
; N/A                                     ; 60.85 MHz ( period = 16.435 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4] ; Registrador:ULASaida|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 16.175 ns               ;
; N/A                                     ; 60.85 MHz ( period = 16.434 ns )                    ; Registrador:PCreg|Saida[3]      ; Registrador:ULASaida|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 16.175 ns               ;
; N/A                                     ; 60.96 MHz ( period = 16.404 ns )                    ; controlador:ctrl|state[2]       ; Registrador:ULASaida|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 16.141 ns               ;
; N/A                                     ; 61.02 MHz ( period = 16.387 ns )                    ; Registrador:B|Saida[7]          ; Registrador:ULASaida|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 16.116 ns               ;
; N/A                                     ; 61.07 MHz ( period = 16.375 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0] ; Registrador:ULASaida|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 16.114 ns               ;
; N/A                                     ; 61.12 MHz ( period = 16.360 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3] ; Registrador:ULASaida|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 16.112 ns               ;
; N/A                                     ; 61.24 MHz ( period = 16.329 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5] ; Registrador:ULASaida|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 16.065 ns               ;
; N/A                                     ; 61.30 MHz ( period = 16.314 ns )                    ; Registrador:B|Saida[4]          ; Registrador:ULASaida|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 16.061 ns               ;
; N/A                                     ; 61.30 MHz ( period = 16.314 ns )                    ; Registrador:A|Saida[3]          ; Registrador:ULASaida|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 16.070 ns               ;
; N/A                                     ; 61.31 MHz ( period = 16.310 ns )                    ; Registrador:A|Saida[2]          ; Registrador:ULASaida|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 16.047 ns               ;
; N/A                                     ; 61.33 MHz ( period = 16.305 ns )                    ; Registrador:PCreg|Saida[0]      ; Registrador:ULASaida|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 16.060 ns               ;
; N/A                                     ; 61.37 MHz ( period = 16.294 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1] ; Registrador:ULASaida|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 16.046 ns               ;
; N/A                                     ; 61.40 MHz ( period = 16.287 ns )                    ; Registrador:PCreg|Saida[5]      ; Registrador:ULASaida|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 16.030 ns               ;
; N/A                                     ; 61.54 MHz ( period = 16.249 ns )                    ; controlador:ctrl|state[3]       ; Registrador:ULASaida|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 15.986 ns               ;
; N/A                                     ; 61.56 MHz ( period = 16.244 ns )                    ; Registrador:B|Saida[4]          ; Registrador:ULASaida|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 15.976 ns               ;
; N/A                                     ; 61.56 MHz ( period = 16.243 ns )                    ; Registrador:B|Saida[3]          ; Registrador:ULASaida|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 15.996 ns               ;
; N/A                                     ; 61.66 MHz ( period = 16.219 ns )                    ; Registrador:B|Saida[6]          ; Registrador:ULASaida|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 15.966 ns               ;
; N/A                                     ; 61.72 MHz ( period = 16.202 ns )                    ; Registrador:A|Saida[1]          ; Registrador:ULASaida|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 15.944 ns               ;
; N/A                                     ; 61.73 MHz ( period = 16.200 ns )                    ; Registrador:A|Saida[0]          ; Registrador:ULASaida|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 15.955 ns               ;
; N/A                                     ; 61.77 MHz ( period = 16.190 ns )                    ; Registrador:B|Saida[0]          ; Registrador:ULASaida|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 15.942 ns               ;
; N/A                                     ; 61.83 MHz ( period = 16.173 ns )                    ; Registrador:B|Saida[3]          ; Registrador:ULASaida|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 15.911 ns               ;
; N/A                                     ; 61.87 MHz ( period = 16.163 ns )                    ; Registrador:A|Saida[2]          ; Registrador:ULASaida|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 15.913 ns               ;
; N/A                                     ; 61.98 MHz ( period = 16.133 ns )                    ; Registrador:PCreg|Saida[1]      ; Registrador:ULASaida|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 15.875 ns               ;
; N/A                                     ; 61.99 MHz ( period = 16.131 ns )                    ; Registrador:A|Saida[4]          ; Registrador:ULASaida|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 15.888 ns               ;
; N/A                                     ; 62.16 MHz ( period = 16.087 ns )                    ; controlador:ctrl|state[4]       ; Registrador:ULASaida|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 15.822 ns               ;
; N/A                                     ; 62.21 MHz ( period = 16.075 ns )                    ; Registrador:A|Saida[5]          ; Registrador:ULASaida|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 15.818 ns               ;
; N/A                                     ; 62.22 MHz ( period = 16.073 ns )                    ; Registrador:B|Saida[2]          ; Registrador:ULASaida|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 15.819 ns               ;
; N/A                                     ; 62.26 MHz ( period = 16.061 ns )                    ; Registrador:A|Saida[4]          ; Registrador:ULASaida|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 15.803 ns               ;
; N/A                                     ; 62.35 MHz ( period = 16.038 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3] ; Registrador:ULASaida|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 15.777 ns               ;
; N/A                                     ; 62.40 MHz ( period = 16.026 ns )                    ; Registrador:PCreg|Saida[2]      ; Registrador:ULASaida|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 15.781 ns               ;
; N/A                                     ; 62.42 MHz ( period = 16.020 ns )                    ; controlador:ctrl|state[0]       ; Registrador:ULASaida|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 15.760 ns               ;
; N/A                                     ; 62.44 MHz ( period = 16.016 ns )                    ; controlador:ctrl|state[1]       ; Registrador:ULASaida|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 15.756 ns               ;
; N/A                                     ; 62.45 MHz ( period = 16.013 ns )                    ; Registrador:PCreg|Saida[6]      ; Registrador:ULASaida|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 15.756 ns               ;
; N/A                                     ; 62.55 MHz ( period = 15.986 ns )                    ; Registrador:PCreg|Saida[1]      ; Registrador:ULASaida|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 15.741 ns               ;
; N/A                                     ; 62.57 MHz ( period = 15.983 ns )                    ; Registrador:PCreg|Saida[0]      ; Registrador:ULASaida|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 15.725 ns               ;
; N/A                                     ; 62.58 MHz ( period = 15.979 ns )                    ; Registrador:B|Saida[1]          ; Registrador:ULASaida|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 15.731 ns               ;
; N/A                                     ; 62.61 MHz ( period = 15.972 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1] ; Registrador:ULASaida|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 15.711 ns               ;
; N/A                                     ; 62.61 MHz ( period = 15.972 ns )                    ; Registrador:A|Saida[3]          ; Registrador:ULASaida|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 15.728 ns               ;
; N/A                                     ; 62.71 MHz ( period = 15.946 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4] ; Registrador:ULASaida|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 15.683 ns               ;
; N/A                                     ; 62.72 MHz ( period = 15.945 ns )                    ; Registrador:PCreg|Saida[5]      ; Registrador:ULASaida|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 15.688 ns               ;
; N/A                                     ; 62.81 MHz ( period = 15.920 ns )                    ; Registrador:B|Saida[7]          ; Registrador:ULASaida|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 15.649 ns               ;
; N/A                                     ; 62.89 MHz ( period = 15.902 ns )                    ; Registrador:A|Saida[3]          ; Registrador:ULASaida|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 15.643 ns               ;
; N/A                                     ; 62.95 MHz ( period = 15.886 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0] ; Registrador:ULASaida|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 15.622 ns               ;
; N/A                                     ; 62.95 MHz ( period = 15.885 ns )                    ; Registrador:A|Saida[0]          ; Registrador:ULASaida|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 15.627 ns               ;
; N/A                                     ; 62.97 MHz ( period = 15.880 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2] ; Registrador:ULASaida|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 15.626 ns               ;
; N/A                                     ; 62.99 MHz ( period = 15.875 ns )                    ; Registrador:B|Saida[0]          ; Registrador:ULASaida|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 15.614 ns               ;
; N/A                                     ; 62.99 MHz ( period = 15.875 ns )                    ; Registrador:PCreg|Saida[5]      ; Registrador:ULASaida|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 15.603 ns               ;
; N/A                                     ; 63.13 MHz ( period = 15.841 ns )                    ; Registrador:A|Saida[2]          ; Registrador:ULASaida|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 15.578 ns               ;
; N/A                                     ; 63.20 MHz ( period = 15.824 ns )                    ; Registrador:B|Saida[8]          ; Registrador:ULASaida|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 15.571 ns               ;
; N/A                                     ; 63.22 MHz ( period = 15.819 ns )                    ; controlador:ctrl|state[2]       ; Registrador:ULASaida|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 15.559 ns               ;
; N/A                                     ; 63.23 MHz ( period = 15.815 ns )                    ; Registrador:A|Saida[6]          ; Registrador:ULASaida|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 15.558 ns               ;
; N/A                                     ; 63.28 MHz ( period = 15.804 ns )                    ; Registrador:PCreg|Saida[4]      ; Registrador:ULASaida|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 15.559 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                 ;                                ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------+
; tsu                                                                              ;
+-------+--------------+------------+-------+---------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                        ; To Clock ;
+-------+--------------+------------+-------+---------------------------+----------+
; N/A   ; None         ; 6.224 ns   ; reset ; controlador:ctrl|state[2] ; clock    ;
; N/A   ; None         ; 5.285 ns   ; reset ; controlador:ctrl|state[1] ; clock    ;
; N/A   ; None         ; 4.833 ns   ; reset ; controlador:ctrl|state[3] ; clock    ;
; N/A   ; None         ; 4.409 ns   ; reset ; controlador:ctrl|state[0] ; clock    ;
; N/A   ; None         ; 1.319 ns   ; reset ; controlador:ctrl|state[4] ; clock    ;
+-------+--------------+------------+-------+---------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------+---------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                            ; To      ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------+---------+------------+
; N/A                                     ; None                                                ; 31.095 ns  ; controlador:ctrl|state[0]       ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 31.091 ns  ; controlador:ctrl|state[1]       ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 30.894 ns  ; controlador:ctrl|state[2]       ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 30.739 ns  ; controlador:ctrl|state[3]       ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 30.577 ns  ; controlador:ctrl|state[4]       ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 30.194 ns  ; Instr_Reg:inst_reg|Instr15_0[5] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 29.981 ns  ; controlador:ctrl|state[0]       ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 29.977 ns  ; controlador:ctrl|state[1]       ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 29.811 ns  ; Instr_Reg:inst_reg|Instr15_0[4] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 29.780 ns  ; controlador:ctrl|state[2]       ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 29.751 ns  ; Instr_Reg:inst_reg|Instr15_0[0] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 29.625 ns  ; controlador:ctrl|state[3]       ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 29.578 ns  ; Registrador:A|Saida[1]          ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 29.469 ns  ; controlador:ctrl|state[0]       ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 29.465 ns  ; controlador:ctrl|state[1]       ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 29.463 ns  ; controlador:ctrl|state[4]       ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 29.440 ns  ; controlador:ctrl|state[0]       ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 29.436 ns  ; controlador:ctrl|state[1]       ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 29.414 ns  ; Instr_Reg:inst_reg|Instr15_0[3] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 29.359 ns  ; Registrador:PCreg|Saida[0]      ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 29.348 ns  ; Instr_Reg:inst_reg|Instr15_0[1] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 29.268 ns  ; controlador:ctrl|state[2]       ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 29.239 ns  ; controlador:ctrl|state[2]       ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 29.217 ns  ; Registrador:A|Saida[2]          ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 29.113 ns  ; controlador:ctrl|state[3]       ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 29.084 ns  ; controlador:ctrl|state[3]       ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 29.080 ns  ; Instr_Reg:inst_reg|Instr15_0[5] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 29.040 ns  ; Registrador:PCreg|Saida[1]      ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 28.951 ns  ; controlador:ctrl|state[4]       ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 28.922 ns  ; controlador:ctrl|state[4]       ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 28.792 ns  ; Registrador:A|Saida[0]          ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 28.782 ns  ; Registrador:B|Saida[0]          ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 28.705 ns  ; controlador:ctrl|state[0]       ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 28.701 ns  ; controlador:ctrl|state[1]       ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 28.697 ns  ; Instr_Reg:inst_reg|Instr15_0[4] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 28.665 ns  ; Registrador:B|Saida[2]          ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 28.637 ns  ; Instr_Reg:inst_reg|Instr15_0[0] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 28.618 ns  ; Registrador:PCreg|Saida[2]      ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 28.571 ns  ; Registrador:B|Saida[1]          ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 28.568 ns  ; Instr_Reg:inst_reg|Instr15_0[5] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 28.539 ns  ; Instr_Reg:inst_reg|Instr15_0[5] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 28.504 ns  ; controlador:ctrl|state[2]       ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 28.472 ns  ; Instr_Reg:inst_reg|Instr15_0[2] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 28.464 ns  ; Registrador:A|Saida[1]          ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 28.399 ns  ; controlador:ctrl|state[0]       ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 28.396 ns  ; Registrador:PCreg|Saida[4]      ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 28.395 ns  ; controlador:ctrl|state[1]       ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 28.349 ns  ; controlador:ctrl|state[3]       ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 28.300 ns  ; Instr_Reg:inst_reg|Instr15_0[3] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 28.269 ns  ; controlador:ctrl|state[0]       ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 28.265 ns  ; controlador:ctrl|state[1]       ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 28.245 ns  ; Registrador:PCreg|Saida[0]      ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 28.234 ns  ; Instr_Reg:inst_reg|Instr15_0[1] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 28.228 ns  ; Registrador:B|Saida[5]          ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 28.198 ns  ; controlador:ctrl|state[2]       ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 28.187 ns  ; controlador:ctrl|state[4]       ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 28.185 ns  ; Instr_Reg:inst_reg|Instr15_0[4] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 28.156 ns  ; Instr_Reg:inst_reg|Instr15_0[4] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 28.125 ns  ; Instr_Reg:inst_reg|Instr15_0[0] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 28.103 ns  ; Registrador:A|Saida[2]          ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 28.096 ns  ; Instr_Reg:inst_reg|Instr15_0[0] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 28.076 ns  ; Registrador:PCreg|Saida[3]      ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 28.068 ns  ; controlador:ctrl|state[2]       ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 28.043 ns  ; controlador:ctrl|state[3]       ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 27.952 ns  ; Registrador:A|Saida[1]          ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 27.926 ns  ; Registrador:PCreg|Saida[1]      ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 27.923 ns  ; Registrador:A|Saida[1]          ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 27.913 ns  ; controlador:ctrl|state[3]       ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 27.886 ns  ; Registrador:B|Saida[4]          ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 27.881 ns  ; controlador:ctrl|state[4]       ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 27.815 ns  ; Registrador:B|Saida[3]          ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 27.804 ns  ; Instr_Reg:inst_reg|Instr15_0[5] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 27.788 ns  ; Instr_Reg:inst_reg|Instr15_0[3] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 27.759 ns  ; Instr_Reg:inst_reg|Instr15_0[3] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 27.751 ns  ; controlador:ctrl|state[4]       ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 27.733 ns  ; Registrador:PCreg|Saida[0]      ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 27.722 ns  ; Instr_Reg:inst_reg|Instr15_0[1] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 27.704 ns  ; Registrador:PCreg|Saida[0]      ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 27.703 ns  ; Registrador:A|Saida[4]          ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 27.693 ns  ; Instr_Reg:inst_reg|Instr15_0[1] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 27.678 ns  ; Registrador:A|Saida[0]          ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 27.668 ns  ; Registrador:B|Saida[0]          ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 27.636 ns  ; controlador:ctrl|state[0]       ; Alu[20] ; clock      ;
; N/A                                     ; None                                                ; 27.632 ns  ; controlador:ctrl|state[1]       ; Alu[20] ; clock      ;
; N/A                                     ; None                                                ; 27.591 ns  ; Registrador:A|Saida[2]          ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 27.562 ns  ; Registrador:A|Saida[2]          ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 27.551 ns  ; Registrador:B|Saida[2]          ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 27.544 ns  ; Registrador:A|Saida[3]          ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 27.517 ns  ; Registrador:PCreg|Saida[5]      ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 27.504 ns  ; Registrador:PCreg|Saida[2]      ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 27.498 ns  ; Instr_Reg:inst_reg|Instr15_0[5] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 27.457 ns  ; Registrador:B|Saida[1]          ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 27.435 ns  ; controlador:ctrl|state[2]       ; Alu[20] ; clock      ;
; N/A                                     ; None                                                ; 27.421 ns  ; Instr_Reg:inst_reg|Instr15_0[4] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 27.414 ns  ; Registrador:PCreg|Saida[1]      ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 27.385 ns  ; Registrador:PCreg|Saida[1]      ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 27.368 ns  ; Instr_Reg:inst_reg|Instr15_0[5] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 27.361 ns  ; Instr_Reg:inst_reg|Instr15_0[0] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 27.359 ns  ; controlador:ctrl|state[0]       ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 27.358 ns  ; Instr_Reg:inst_reg|Instr15_0[2] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 27.355 ns  ; controlador:ctrl|state[1]       ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 27.305 ns  ; Registrador:A|Saida[5]          ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 27.282 ns  ; Registrador:PCreg|Saida[4]      ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 27.280 ns  ; controlador:ctrl|state[3]       ; Alu[20] ; clock      ;
; N/A                                     ; None                                                ; 27.188 ns  ; Registrador:A|Saida[1]          ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 27.166 ns  ; Registrador:A|Saida[0]          ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 27.158 ns  ; controlador:ctrl|state[2]       ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 27.156 ns  ; Registrador:B|Saida[0]          ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 27.150 ns  ; Registrador:B|Saida[7]          ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 27.137 ns  ; Registrador:A|Saida[0]          ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 27.127 ns  ; Registrador:B|Saida[0]          ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 27.118 ns  ; controlador:ctrl|state[4]       ; Alu[20] ; clock      ;
; N/A                                     ; None                                                ; 27.115 ns  ; Instr_Reg:inst_reg|Instr15_0[4] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 27.114 ns  ; Registrador:B|Saida[5]          ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 27.076 ns  ; controlador:ctrl|state[0]       ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 27.072 ns  ; controlador:ctrl|state[1]       ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 27.055 ns  ; Instr_Reg:inst_reg|Instr15_0[0] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 27.039 ns  ; Registrador:B|Saida[2]          ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 27.024 ns  ; Instr_Reg:inst_reg|Instr15_0[3] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 27.010 ns  ; Registrador:B|Saida[2]          ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 27.003 ns  ; controlador:ctrl|state[3]       ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 26.992 ns  ; Registrador:PCreg|Saida[2]      ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 26.985 ns  ; Instr_Reg:inst_reg|Instr15_0[4] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 26.982 ns  ; Registrador:B|Saida[6]          ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.969 ns  ; Registrador:PCreg|Saida[0]      ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 26.963 ns  ; Registrador:PCreg|Saida[2]      ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 26.962 ns  ; Registrador:PCreg|Saida[3]      ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.958 ns  ; Instr_Reg:inst_reg|Instr15_0[1] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 26.945 ns  ; Registrador:B|Saida[1]          ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 26.925 ns  ; Instr_Reg:inst_reg|Instr15_0[0] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 26.916 ns  ; Registrador:B|Saida[1]          ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 26.882 ns  ; Registrador:A|Saida[1]          ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 26.875 ns  ; controlador:ctrl|state[2]       ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 26.846 ns  ; Instr_Reg:inst_reg|Instr15_0[2] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 26.841 ns  ; controlador:ctrl|state[4]       ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 26.827 ns  ; Registrador:A|Saida[2]          ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 26.817 ns  ; Instr_Reg:inst_reg|Instr15_0[2] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 26.776 ns  ; Registrador:PCreg|Saida[6]      ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.772 ns  ; Registrador:B|Saida[4]          ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.770 ns  ; Registrador:PCreg|Saida[4]      ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 26.752 ns  ; Registrador:A|Saida[1]          ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 26.741 ns  ; Registrador:PCreg|Saida[4]      ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 26.735 ns  ; Instr_Reg:inst_reg|Instr15_0[5] ; Alu[20] ; clock      ;
; N/A                                     ; None                                                ; 26.720 ns  ; controlador:ctrl|state[3]       ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 26.718 ns  ; Instr_Reg:inst_reg|Instr15_0[3] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 26.701 ns  ; Registrador:B|Saida[3]          ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.663 ns  ; Registrador:PCreg|Saida[0]      ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 26.652 ns  ; Instr_Reg:inst_reg|Instr15_0[1] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 26.650 ns  ; Registrador:PCreg|Saida[1]      ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 26.602 ns  ; Registrador:B|Saida[5]          ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 26.589 ns  ; Registrador:A|Saida[4]          ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.588 ns  ; Instr_Reg:inst_reg|Instr15_0[3] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 26.587 ns  ; Registrador:B|Saida[8]          ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.578 ns  ; Registrador:A|Saida[6]          ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.577 ns  ; controlador:ctrl|state[0]       ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 26.573 ns  ; Registrador:B|Saida[5]          ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 26.573 ns  ; controlador:ctrl|state[1]       ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 26.558 ns  ; controlador:ctrl|state[4]       ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 26.533 ns  ; Registrador:PCreg|Saida[0]      ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 26.522 ns  ; Instr_Reg:inst_reg|Instr15_0[1] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 26.521 ns  ; Registrador:A|Saida[2]          ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 26.458 ns  ; Instr_Reg:inst_reg|Instr15_0[5] ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 26.455 ns  ; Instr_Reg:inst_reg|Instr15_0[6] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.450 ns  ; Registrador:PCreg|Saida[3]      ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 26.430 ns  ; Registrador:A|Saida[3]          ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.421 ns  ; Registrador:PCreg|Saida[3]      ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 26.418 ns  ; Registrador:PCreg|Saida[7]      ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.403 ns  ; Registrador:PCreg|Saida[5]      ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.402 ns  ; Registrador:A|Saida[0]          ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 26.392 ns  ; Registrador:B|Saida[0]          ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 26.391 ns  ; Registrador:A|Saida[2]          ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 26.381 ns  ; Registrador:A|Saida[7]          ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.376 ns  ; controlador:ctrl|state[2]       ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 26.352 ns  ; Instr_Reg:inst_reg|Instr15_0[4] ; Alu[20] ; clock      ;
; N/A                                     ; None                                                ; 26.344 ns  ; Registrador:PCreg|Saida[1]      ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 26.292 ns  ; Instr_Reg:inst_reg|Instr15_0[0] ; Alu[20] ; clock      ;
; N/A                                     ; None                                                ; 26.278 ns  ; Registrador:B|Saida[9]          ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.275 ns  ; Registrador:B|Saida[2]          ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 26.260 ns  ; Registrador:B|Saida[4]          ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 26.231 ns  ; Registrador:B|Saida[4]          ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 26.228 ns  ; Registrador:PCreg|Saida[2]      ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 26.221 ns  ; controlador:ctrl|state[3]       ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 26.214 ns  ; Registrador:PCreg|Saida[1]      ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 26.191 ns  ; Registrador:A|Saida[5]          ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.189 ns  ; Registrador:B|Saida[3]          ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 26.181 ns  ; Registrador:B|Saida[1]          ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 26.175 ns  ; Instr_Reg:inst_reg|Instr15_0[5] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 26.160 ns  ; Registrador:B|Saida[3]          ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 26.119 ns  ; Registrador:A|Saida[1]          ; Alu[20] ; clock      ;
; N/A                                     ; None                                                ; 26.096 ns  ; Registrador:A|Saida[0]          ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 26.086 ns  ; Registrador:B|Saida[0]          ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 26.082 ns  ; Instr_Reg:inst_reg|Instr15_0[2] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 26.077 ns  ; Registrador:A|Saida[4]          ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 26.075 ns  ; Instr_Reg:inst_reg|Instr15_0[4] ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 26.059 ns  ; controlador:ctrl|state[4]       ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 26.050 ns  ; Instr_Reg:inst_reg|Instr15_0[8] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.048 ns  ; Registrador:A|Saida[4]          ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 26.036 ns  ; Registrador:B|Saida[7]          ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.015 ns  ; Instr_Reg:inst_reg|Instr15_0[0] ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 26.006 ns  ; Registrador:PCreg|Saida[4]      ; Alu[27] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                 ;         ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------+---------+------------+


+----------------------------------------------------------------------------------------+
; th                                                                                     ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                        ; To Clock ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; N/A           ; None        ; -1.071 ns ; reset ; controlador:ctrl|state[4] ; clock    ;
; N/A           ; None        ; -1.243 ns ; reset ; controlador:ctrl|state[1] ; clock    ;
; N/A           ; None        ; -2.489 ns ; reset ; controlador:ctrl|state[3] ; clock    ;
; N/A           ; None        ; -3.452 ns ; reset ; controlador:ctrl|state[0] ; clock    ;
; N/A           ; None        ; -4.565 ns ; reset ; controlador:ctrl|state[2] ; clock    ;
+---------------+-------------+-----------+-------+---------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Apr 14 17:32:16 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hardware -c hardware --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 49.18 MHz between source register "controlador:ctrl|state[0]" and destination register "Registrador:ULASaida|Saida[31]" (period= 20.332 ns)
    Info: + Longest register to register delay is 20.086 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y36_N25; Fanout = 19; REG Node = 'controlador:ctrl|state[0]'
        Info: 2: + IC(0.405 ns) + CELL(0.513 ns) = 0.918 ns; Loc. = LCCOMB_X61_Y36_N20; Fanout = 17; COMB Node = 'controlador:ctrl|WideOr2~0'
        Info: 3: + IC(0.833 ns) + CELL(0.178 ns) = 1.929 ns; Loc. = LCCOMB_X63_Y36_N20; Fanout = 25; COMB Node = 'controlador:ctrl|WideOr3~0'
        Info: 4: + IC(0.565 ns) + CELL(0.178 ns) = 2.672 ns; Loc. = LCCOMB_X62_Y36_N18; Fanout = 3; COMB Node = 'mux4entradas32bits:EntradaULA2Selection|Mux31~0'
        Info: 5: + IC(0.298 ns) + CELL(0.178 ns) = 3.148 ns; Loc. = LCCOMB_X62_Y36_N26; Fanout = 2; COMB Node = 'Ula32:ULA|Mux63~2'
        Info: 6: + IC(0.547 ns) + CELL(0.322 ns) = 4.017 ns; Loc. = LCCOMB_X61_Y36_N18; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[1]~0'
        Info: 7: + IC(0.311 ns) + CELL(0.178 ns) = 4.506 ns; Loc. = LCCOMB_X61_Y36_N28; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[3]~2'
        Info: 8: + IC(0.293 ns) + CELL(0.178 ns) = 4.977 ns; Loc. = LCCOMB_X61_Y36_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[3]~3'
        Info: 9: + IC(0.314 ns) + CELL(0.178 ns) = 5.469 ns; Loc. = LCCOMB_X61_Y36_N0; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[5]~4'
        Info: 10: + IC(0.292 ns) + CELL(0.178 ns) = 5.939 ns; Loc. = LCCOMB_X61_Y36_N26; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[5]~5'
        Info: 11: + IC(0.302 ns) + CELL(0.178 ns) = 6.419 ns; Loc. = LCCOMB_X61_Y36_N12; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[7]~6'
        Info: 12: + IC(0.808 ns) + CELL(0.178 ns) = 7.405 ns; Loc. = LCCOMB_X58_Y36_N14; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[7]~7'
        Info: 13: + IC(0.477 ns) + CELL(0.178 ns) = 8.060 ns; Loc. = LCCOMB_X58_Y36_N10; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[9]~8'
        Info: 14: + IC(0.294 ns) + CELL(0.178 ns) = 8.532 ns; Loc. = LCCOMB_X58_Y36_N12; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[9]~9'
        Info: 15: + IC(0.302 ns) + CELL(0.178 ns) = 9.012 ns; Loc. = LCCOMB_X58_Y36_N6; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[11]~10'
        Info: 16: + IC(0.293 ns) + CELL(0.178 ns) = 9.483 ns; Loc. = LCCOMB_X58_Y36_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[11]~11'
        Info: 17: + IC(0.304 ns) + CELL(0.178 ns) = 9.965 ns; Loc. = LCCOMB_X58_Y36_N2; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[13]~12'
        Info: 18: + IC(0.293 ns) + CELL(0.178 ns) = 10.436 ns; Loc. = LCCOMB_X58_Y36_N20; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[13]~13'
        Info: 19: + IC(0.306 ns) + CELL(0.322 ns) = 11.064 ns; Loc. = LCCOMB_X58_Y36_N30; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[15]~14'
        Info: 20: + IC(0.290 ns) + CELL(0.178 ns) = 11.532 ns; Loc. = LCCOMB_X58_Y36_N8; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[15]~15'
        Info: 21: + IC(0.312 ns) + CELL(0.319 ns) = 12.163 ns; Loc. = LCCOMB_X58_Y36_N18; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[17]~16'
        Info: 22: + IC(0.290 ns) + CELL(0.178 ns) = 12.631 ns; Loc. = LCCOMB_X58_Y36_N28; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[17]~17'
        Info: 23: + IC(0.297 ns) + CELL(0.178 ns) = 13.106 ns; Loc. = LCCOMB_X58_Y36_N22; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[19]~18'
        Info: 24: + IC(0.528 ns) + CELL(0.178 ns) = 13.812 ns; Loc. = LCCOMB_X57_Y36_N14; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[19]~19'
        Info: 25: + IC(0.306 ns) + CELL(0.319 ns) = 14.437 ns; Loc. = LCCOMB_X57_Y36_N24; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[21]~20'
        Info: 26: + IC(0.299 ns) + CELL(0.319 ns) = 15.055 ns; Loc. = LCCOMB_X57_Y36_N10; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[21]~21'
        Info: 27: + IC(0.312 ns) + CELL(0.178 ns) = 15.545 ns; Loc. = LCCOMB_X57_Y36_N28; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[23]~22'
        Info: 28: + IC(0.289 ns) + CELL(0.178 ns) = 16.012 ns; Loc. = LCCOMB_X57_Y36_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[23]~23'
        Info: 29: + IC(0.304 ns) + CELL(0.178 ns) = 16.494 ns; Loc. = LCCOMB_X57_Y36_N0; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[25]~24'
        Info: 30: + IC(0.292 ns) + CELL(0.178 ns) = 16.964 ns; Loc. = LCCOMB_X57_Y36_N2; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[25]~25'
        Info: 31: + IC(0.305 ns) + CELL(0.178 ns) = 17.447 ns; Loc. = LCCOMB_X57_Y36_N20; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[27]~26'
        Info: 32: + IC(0.300 ns) + CELL(0.322 ns) = 18.069 ns; Loc. = LCCOMB_X57_Y36_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[27]~27'
        Info: 33: + IC(0.317 ns) + CELL(0.178 ns) = 18.564 ns; Loc. = LCCOMB_X57_Y36_N18; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[29]~28'
        Info: 34: + IC(0.296 ns) + CELL(0.178 ns) = 19.038 ns; Loc. = LCCOMB_X57_Y36_N12; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[29]~29'
        Info: 35: + IC(0.306 ns) + CELL(0.178 ns) = 19.522 ns; Loc. = LCCOMB_X57_Y36_N30; Fanout = 1; COMB Node = 'Ula32:ULA|Mux0~0'
        Info: 36: + IC(0.290 ns) + CELL(0.178 ns) = 19.990 ns; Loc. = LCCOMB_X57_Y36_N4; Fanout = 2; COMB Node = 'Ula32:ULA|Mux0~1'
        Info: 37: + IC(0.000 ns) + CELL(0.096 ns) = 20.086 ns; Loc. = LCFF_X57_Y36_N5; Fanout = 4; REG Node = 'Registrador:ULASaida|Saida[31]'
        Info: Total cell delay = 7.516 ns ( 37.42 % )
        Info: Total interconnect delay = 12.570 ns ( 62.58 % )
    Info: - Smallest clock skew is -0.007 ns
        Info: + Shortest clock path from clock "clock" to destination register is 3.039 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1353; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.287 ns) + CELL(0.602 ns) = 3.039 ns; Loc. = LCFF_X57_Y36_N5; Fanout = 4; REG Node = 'Registrador:ULASaida|Saida[31]'
            Info: Total cell delay = 1.628 ns ( 53.57 % )
            Info: Total interconnect delay = 1.411 ns ( 46.43 % )
        Info: - Longest clock path from clock "clock" to source register is 3.046 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1353; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.294 ns) + CELL(0.602 ns) = 3.046 ns; Loc. = LCFF_X61_Y36_N25; Fanout = 19; REG Node = 'controlador:ctrl|state[0]'
            Info: Total cell delay = 1.628 ns ( 53.45 % )
            Info: Total interconnect delay = 1.418 ns ( 46.55 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "controlador:ctrl|state[2]" (data pin = "reset", clock pin = "clock") is 6.224 ns
    Info: + Longest pin to register delay is 9.308 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 7; PIN Node = 'reset'
        Info: 2: + IC(3.141 ns) + CELL(0.521 ns) = 4.688 ns; Loc. = LCCOMB_X63_Y33_N4; Fanout = 5; COMB Node = 'controlador:ctrl|state[3]~11'
        Info: 3: + IC(0.943 ns) + CELL(0.177 ns) = 5.808 ns; Loc. = LCCOMB_X62_Y37_N10; Fanout = 1; COMB Node = 'controlador:ctrl|state~15'
        Info: 4: + IC(0.308 ns) + CELL(0.545 ns) = 6.661 ns; Loc. = LCCOMB_X62_Y37_N2; Fanout = 1; COMB Node = 'controlador:ctrl|state~17'
        Info: 5: + IC(2.234 ns) + CELL(0.413 ns) = 9.308 ns; Loc. = LCFF_X61_Y36_N5; Fanout = 49; REG Node = 'controlador:ctrl|state[2]'
        Info: Total cell delay = 2.682 ns ( 28.81 % )
        Info: Total interconnect delay = 6.626 ns ( 71.19 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock" to destination register is 3.046 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1353; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.294 ns) + CELL(0.602 ns) = 3.046 ns; Loc. = LCFF_X61_Y36_N5; Fanout = 49; REG Node = 'controlador:ctrl|state[2]'
        Info: Total cell delay = 1.628 ns ( 53.45 % )
        Info: Total interconnect delay = 1.418 ns ( 46.55 % )
Info: tco from clock "clock" to destination pin "Alu[31]" through register "controlador:ctrl|state[0]" is 31.095 ns
    Info: + Longest clock path from clock "clock" to source register is 3.046 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1353; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.294 ns) + CELL(0.602 ns) = 3.046 ns; Loc. = LCFF_X61_Y36_N25; Fanout = 19; REG Node = 'controlador:ctrl|state[0]'
        Info: Total cell delay = 1.628 ns ( 53.45 % )
        Info: Total interconnect delay = 1.418 ns ( 46.55 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 27.772 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y36_N25; Fanout = 19; REG Node = 'controlador:ctrl|state[0]'
        Info: 2: + IC(0.405 ns) + CELL(0.513 ns) = 0.918 ns; Loc. = LCCOMB_X61_Y36_N20; Fanout = 17; COMB Node = 'controlador:ctrl|WideOr2~0'
        Info: 3: + IC(0.833 ns) + CELL(0.178 ns) = 1.929 ns; Loc. = LCCOMB_X63_Y36_N20; Fanout = 25; COMB Node = 'controlador:ctrl|WideOr3~0'
        Info: 4: + IC(0.565 ns) + CELL(0.178 ns) = 2.672 ns; Loc. = LCCOMB_X62_Y36_N18; Fanout = 3; COMB Node = 'mux4entradas32bits:EntradaULA2Selection|Mux31~0'
        Info: 5: + IC(0.298 ns) + CELL(0.178 ns) = 3.148 ns; Loc. = LCCOMB_X62_Y36_N26; Fanout = 2; COMB Node = 'Ula32:ULA|Mux63~2'
        Info: 6: + IC(0.547 ns) + CELL(0.322 ns) = 4.017 ns; Loc. = LCCOMB_X61_Y36_N18; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[1]~0'
        Info: 7: + IC(0.311 ns) + CELL(0.178 ns) = 4.506 ns; Loc. = LCCOMB_X61_Y36_N28; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[3]~2'
        Info: 8: + IC(0.293 ns) + CELL(0.178 ns) = 4.977 ns; Loc. = LCCOMB_X61_Y36_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[3]~3'
        Info: 9: + IC(0.314 ns) + CELL(0.178 ns) = 5.469 ns; Loc. = LCCOMB_X61_Y36_N0; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[5]~4'
        Info: 10: + IC(0.292 ns) + CELL(0.178 ns) = 5.939 ns; Loc. = LCCOMB_X61_Y36_N26; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[5]~5'
        Info: 11: + IC(0.302 ns) + CELL(0.178 ns) = 6.419 ns; Loc. = LCCOMB_X61_Y36_N12; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[7]~6'
        Info: 12: + IC(0.808 ns) + CELL(0.178 ns) = 7.405 ns; Loc. = LCCOMB_X58_Y36_N14; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[7]~7'
        Info: 13: + IC(0.477 ns) + CELL(0.178 ns) = 8.060 ns; Loc. = LCCOMB_X58_Y36_N10; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[9]~8'
        Info: 14: + IC(0.294 ns) + CELL(0.178 ns) = 8.532 ns; Loc. = LCCOMB_X58_Y36_N12; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[9]~9'
        Info: 15: + IC(0.302 ns) + CELL(0.178 ns) = 9.012 ns; Loc. = LCCOMB_X58_Y36_N6; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[11]~10'
        Info: 16: + IC(0.293 ns) + CELL(0.178 ns) = 9.483 ns; Loc. = LCCOMB_X58_Y36_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[11]~11'
        Info: 17: + IC(0.304 ns) + CELL(0.178 ns) = 9.965 ns; Loc. = LCCOMB_X58_Y36_N2; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[13]~12'
        Info: 18: + IC(0.293 ns) + CELL(0.178 ns) = 10.436 ns; Loc. = LCCOMB_X58_Y36_N20; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[13]~13'
        Info: 19: + IC(0.306 ns) + CELL(0.322 ns) = 11.064 ns; Loc. = LCCOMB_X58_Y36_N30; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[15]~14'
        Info: 20: + IC(0.290 ns) + CELL(0.178 ns) = 11.532 ns; Loc. = LCCOMB_X58_Y36_N8; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[15]~15'
        Info: 21: + IC(0.312 ns) + CELL(0.319 ns) = 12.163 ns; Loc. = LCCOMB_X58_Y36_N18; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[17]~16'
        Info: 22: + IC(0.290 ns) + CELL(0.178 ns) = 12.631 ns; Loc. = LCCOMB_X58_Y36_N28; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[17]~17'
        Info: 23: + IC(0.297 ns) + CELL(0.178 ns) = 13.106 ns; Loc. = LCCOMB_X58_Y36_N22; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[19]~18'
        Info: 24: + IC(0.528 ns) + CELL(0.178 ns) = 13.812 ns; Loc. = LCCOMB_X57_Y36_N14; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[19]~19'
        Info: 25: + IC(0.306 ns) + CELL(0.319 ns) = 14.437 ns; Loc. = LCCOMB_X57_Y36_N24; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[21]~20'
        Info: 26: + IC(0.299 ns) + CELL(0.319 ns) = 15.055 ns; Loc. = LCCOMB_X57_Y36_N10; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[21]~21'
        Info: 27: + IC(0.312 ns) + CELL(0.178 ns) = 15.545 ns; Loc. = LCCOMB_X57_Y36_N28; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[23]~22'
        Info: 28: + IC(0.289 ns) + CELL(0.178 ns) = 16.012 ns; Loc. = LCCOMB_X57_Y36_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[23]~23'
        Info: 29: + IC(0.304 ns) + CELL(0.178 ns) = 16.494 ns; Loc. = LCCOMB_X57_Y36_N0; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[25]~24'
        Info: 30: + IC(0.292 ns) + CELL(0.178 ns) = 16.964 ns; Loc. = LCCOMB_X57_Y36_N2; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[25]~25'
        Info: 31: + IC(0.305 ns) + CELL(0.178 ns) = 17.447 ns; Loc. = LCCOMB_X57_Y36_N20; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[27]~26'
        Info: 32: + IC(0.300 ns) + CELL(0.322 ns) = 18.069 ns; Loc. = LCCOMB_X57_Y36_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[27]~27'
        Info: 33: + IC(0.317 ns) + CELL(0.178 ns) = 18.564 ns; Loc. = LCCOMB_X57_Y36_N18; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[29]~28'
        Info: 34: + IC(0.296 ns) + CELL(0.178 ns) = 19.038 ns; Loc. = LCCOMB_X57_Y36_N12; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[29]~29'
        Info: 35: + IC(0.306 ns) + CELL(0.178 ns) = 19.522 ns; Loc. = LCCOMB_X57_Y36_N30; Fanout = 1; COMB Node = 'Ula32:ULA|Mux0~0'
        Info: 36: + IC(0.290 ns) + CELL(0.178 ns) = 19.990 ns; Loc. = LCCOMB_X57_Y36_N4; Fanout = 2; COMB Node = 'Ula32:ULA|Mux0~1'
        Info: 37: + IC(4.766 ns) + CELL(3.016 ns) = 27.772 ns; Loc. = PIN_D8; Fanout = 0; PIN Node = 'Alu[31]'
        Info: Total cell delay = 10.436 ns ( 37.58 % )
        Info: Total interconnect delay = 17.336 ns ( 62.42 % )
Info: th for register "controlador:ctrl|state[4]" (data pin = "reset", clock pin = "clock") is -1.071 ns
    Info: + Longest clock path from clock "clock" to destination register is 3.048 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1353; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.296 ns) + CELL(0.602 ns) = 3.048 ns; Loc. = LCFF_X63_Y36_N25; Fanout = 67; REG Node = 'controlador:ctrl|state[4]'
        Info: Total cell delay = 1.628 ns ( 53.41 % )
        Info: Total interconnect delay = 1.420 ns ( 46.59 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 4.405 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 7; PIN Node = 'reset'
        Info: 2: + IC(2.799 ns) + CELL(0.580 ns) = 4.405 ns; Loc. = LCFF_X63_Y36_N25; Fanout = 67; REG Node = 'controlador:ctrl|state[4]'
        Info: Total cell delay = 1.606 ns ( 36.46 % )
        Info: Total interconnect delay = 2.799 ns ( 63.54 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 197 megabytes
    Info: Processing ended: Sat Apr 14 17:32:17 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


