============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Dec 29 2023  11:14:06 am
  Module:                 asic_top
  Operating conditions:   tt_025C_1v80 (balanced_tree)
  Wireload mode:          top
  Area mode:              timing library
============================================================


 Clock Description
 ----------------- 

   Clock                               Clock      Source      No of   
   Name      Period   Rise    Fall     Domain    Pin/Port   Registers 
----------------------------------------------------------------------
 CLK100MHZ   10000.0   0.0   5000.0   domain_1   CLK100MHZ       4511 

 Clock Network Latency / Setup Uncertainty
 ----------------------------------------- 

            Network   Network   Source   Source     Setup        Setup    
  Clock     Latency   Latency  Latency  Latency  Uncertainty  Uncertainty 
   Name      Rise      Fall      Rise     Fall       Rise         Fall    
--------------------------------------------------------------------------
CLK100MHZ       0.0       0.0      0.0      0.0       1000.0       1000.0 

 Clock Relationship (with uncertainty & latency)
 ----------------------------------------------- 

     From         To       R->R     R->F     F->R     F->F  
------------------------------------------------------------
  CLK100MHZ   CLK100MHZ   9000.0   4000.0   4000.0   9000.0 
