<?xml version="1.0" encoding="UTF-8"?>
<project>
  <core name="" type="" target="">
    <kernel name="hls_quickSort" language="c" vlnv="xilinx.com:hls:hls_quickSort:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" interrupt="true">
      <port name="S_AXI_CONTROL_BUS" mode="slave" range="0x1000" portType="addressable" base="0x00000000"/>
      <arg name="arr_0_i" addressQualifier="0" id="0" port="S_AXI_CONTROL_BUS" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="arr_0_o" addressQualifier="0" id="1" port="S_AXI_CONTROL_BUS" size="0x4" offset="0x18" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="arr_1_i" addressQualifier="0" id="2" port="S_AXI_CONTROL_BUS" size="0x4" offset="0x20" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="arr_1_o" addressQualifier="0" id="3" port="S_AXI_CONTROL_BUS" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="arr_2_i" addressQualifier="0" id="4" port="S_AXI_CONTROL_BUS" size="0x4" offset="0x30" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="arr_2_o" addressQualifier="0" id="5" port="S_AXI_CONTROL_BUS" size="0x4" offset="0x38" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="arr_3_i" addressQualifier="0" id="6" port="S_AXI_CONTROL_BUS" size="0x4" offset="0x40" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="arr_3_o" addressQualifier="0" id="7" port="S_AXI_CONTROL_BUS" size="0x4" offset="0x48" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="arr_4_i" addressQualifier="0" id="8" port="S_AXI_CONTROL_BUS" size="0x4" offset="0x50" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="arr_4_o" addressQualifier="0" id="9" port="S_AXI_CONTROL_BUS" size="0x4" offset="0x58" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="arr_5_i" addressQualifier="0" id="10" port="S_AXI_CONTROL_BUS" size="0x4" offset="0x60" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="arr_5_o" addressQualifier="0" id="11" port="S_AXI_CONTROL_BUS" size="0x4" offset="0x68" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="arr_6_i" addressQualifier="0" id="12" port="S_AXI_CONTROL_BUS" size="0x4" offset="0x70" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="arr_6_o" addressQualifier="0" id="13" port="S_AXI_CONTROL_BUS" size="0x4" offset="0x78" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="arr_7_i" addressQualifier="0" id="14" port="S_AXI_CONTROL_BUS" size="0x4" offset="0x80" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="arr_7_o" addressQualifier="0" id="15" port="S_AXI_CONTROL_BUS" size="0x4" offset="0x88" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="arr_8_i" addressQualifier="0" id="16" port="S_AXI_CONTROL_BUS" size="0x4" offset="0x90" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="arr_8_o" addressQualifier="0" id="17" port="S_AXI_CONTROL_BUS" size="0x4" offset="0x98" hostOffset="0x0" hostSize="0x4" type=""/>
      <compileWorkGroupSize x="1" y="1" z="1"/>
    </kernel>
  </core>
</project>
