ARM GAS  /tmp/ccljgtSv.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"main.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "../../CM7//Core/Src/main.c"
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB150:
   1:../../CM7//Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:../../CM7//Core/Src/main.c **** /**
   3:../../CM7//Core/Src/main.c ****  ******************************************************************************
   4:../../CM7//Core/Src/main.c ****  * @file           : main.c
   5:../../CM7//Core/Src/main.c ****  * @brief          : Main program body
   6:../../CM7//Core/Src/main.c ****  ******************************************************************************
   7:../../CM7//Core/Src/main.c ****  * @attention
   8:../../CM7//Core/Src/main.c ****  *
   9:../../CM7//Core/Src/main.c ****  * Copyright (c) 2025 STMicroelectronics.
  10:../../CM7//Core/Src/main.c ****  * All rights reserved.
  11:../../CM7//Core/Src/main.c ****  *
  12:../../CM7//Core/Src/main.c ****  * This software is licensed under terms that can be found in the LICENSE file
  13:../../CM7//Core/Src/main.c ****  * in the root directory of this software component.
  14:../../CM7//Core/Src/main.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:../../CM7//Core/Src/main.c ****  *
  16:../../CM7//Core/Src/main.c ****  ******************************************************************************
  17:../../CM7//Core/Src/main.c ****  */
  18:../../CM7//Core/Src/main.c **** /* USER CODE END Header */
  19:../../CM7//Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:../../CM7//Core/Src/main.c **** #include "main.h"
  21:../../CM7//Core/Src/main.c **** 
  22:../../CM7//Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:../../CM7//Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:../../CM7//Core/Src/main.c **** #include "../Inc/ILI9341.h"
  25:../../CM7//Core/Src/main.c **** #include "../Inc/test_image.h"
  26:../../CM7//Core/Src/main.c **** #include <stdint.h>
  27:../../CM7//Core/Src/main.c **** /* USER CODE END Includes */
  28:../../CM7//Core/Src/main.c **** 
  29:../../CM7//Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  30:../../CM7//Core/Src/main.c **** /* USER CODE BEGIN PTD */
  31:../../CM7//Core/Src/main.c **** 
  32:../../CM7//Core/Src/main.c **** /* USER CODE END PTD */
ARM GAS  /tmp/ccljgtSv.s 			page 2


  33:../../CM7//Core/Src/main.c **** 
  34:../../CM7//Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  35:../../CM7//Core/Src/main.c **** /* USER CODE BEGIN PD */
  36:../../CM7//Core/Src/main.c **** 
  37:../../CM7//Core/Src/main.c **** /* DUAL_CORE_BOOT_SYNC_SEQUENCE: Define for dual core boot synchronization    */
  38:../../CM7//Core/Src/main.c **** /*                             demonstration code based on hardware semaphore */
  39:../../CM7//Core/Src/main.c **** /* This define is present in both CM7/CM4 projects                            */
  40:../../CM7//Core/Src/main.c **** /* To comment when developping/debugging on a single core                     */
  41:../../CM7//Core/Src/main.c **** // #define DUAL_CORE_BOOT_SYNC_SEQUENCE
  42:../../CM7//Core/Src/main.c **** 
  43:../../CM7//Core/Src/main.c **** #if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
  44:../../CM7//Core/Src/main.c **** #ifndef HSEM_ID_0
  45:../../CM7//Core/Src/main.c **** #define HSEM_ID_0 (0U) /* HW semaphore 0*/
  46:../../CM7//Core/Src/main.c **** #endif
  47:../../CM7//Core/Src/main.c **** #endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
  48:../../CM7//Core/Src/main.c **** 
  49:../../CM7//Core/Src/main.c **** /* USER CODE END PD */
  50:../../CM7//Core/Src/main.c **** 
  51:../../CM7//Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  52:../../CM7//Core/Src/main.c **** /* USER CODE BEGIN PM */
  53:../../CM7//Core/Src/main.c **** 
  54:../../CM7//Core/Src/main.c **** /* USER CODE END PM */
  55:../../CM7//Core/Src/main.c **** 
  56:../../CM7//Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  57:../../CM7//Core/Src/main.c **** 
  58:../../CM7//Core/Src/main.c **** COM_InitTypeDef BspCOMInit;
  59:../../CM7//Core/Src/main.c **** 
  60:../../CM7//Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  61:../../CM7//Core/Src/main.c **** 
  62:../../CM7//Core/Src/main.c **** /* USER CODE BEGIN PV */
  63:../../CM7//Core/Src/main.c **** 
  64:../../CM7//Core/Src/main.c **** /* USER CODE END PV */
  65:../../CM7//Core/Src/main.c **** 
  66:../../CM7//Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  67:../../CM7//Core/Src/main.c **** void SystemClock_Config(void);
  68:../../CM7//Core/Src/main.c **** static void MX_GPIO_Init(void);
  69:../../CM7//Core/Src/main.c **** static void MX_SPI1_Init(void);
  70:../../CM7//Core/Src/main.c **** /* USER CODE BEGIN PFP */
  71:../../CM7//Core/Src/main.c **** 
  72:../../CM7//Core/Src/main.c **** /* USER CODE END PFP */
  73:../../CM7//Core/Src/main.c **** 
  74:../../CM7//Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  75:../../CM7//Core/Src/main.c **** /* USER CODE BEGIN 0 */
  76:../../CM7//Core/Src/main.c **** 
  77:../../CM7//Core/Src/main.c **** /* USER CODE END 0 */
  78:../../CM7//Core/Src/main.c **** 
  79:../../CM7//Core/Src/main.c **** /**
  80:../../CM7//Core/Src/main.c ****  * @brief  The application entry point.
  81:../../CM7//Core/Src/main.c ****  * @retval int
  82:../../CM7//Core/Src/main.c ****  */
  83:../../CM7//Core/Src/main.c **** int main(void) {
  84:../../CM7//Core/Src/main.c **** 
  85:../../CM7//Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  86:../../CM7//Core/Src/main.c **** 
  87:../../CM7//Core/Src/main.c ****   /* USER CODE END 1 */
  88:../../CM7//Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_0 */
  89:../../CM7//Core/Src/main.c **** #if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
ARM GAS  /tmp/ccljgtSv.s 			page 3


  90:../../CM7//Core/Src/main.c ****   int32_t timeout;
  91:../../CM7//Core/Src/main.c **** #endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
  92:../../CM7//Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_0 */
  93:../../CM7//Core/Src/main.c **** 
  94:../../CM7//Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_1 */
  95:../../CM7//Core/Src/main.c **** #if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
  96:../../CM7//Core/Src/main.c ****   /* Wait until CPU2 boots and enters in stop mode or timeout*/
  97:../../CM7//Core/Src/main.c ****   timeout = 0xFFFF;
  98:../../CM7//Core/Src/main.c ****   while ((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0))
  99:../../CM7//Core/Src/main.c ****     ;
 100:../../CM7//Core/Src/main.c ****   if (timeout < 0) {
 101:../../CM7//Core/Src/main.c ****     Error_Handler();
 102:../../CM7//Core/Src/main.c ****   }
 103:../../CM7//Core/Src/main.c **** #endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
 104:../../CM7//Core/Src/main.c ****        /* USER CODE END Boot_Mode_Sequence_1 */
 105:../../CM7//Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 106:../../CM7//Core/Src/main.c **** 
 107:../../CM7//Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick.
 108:../../CM7//Core/Src/main.c ****    */
 109:../../CM7//Core/Src/main.c ****   HAL_Init();
 110:../../CM7//Core/Src/main.c **** 
 111:../../CM7//Core/Src/main.c ****   /* USER CODE BEGIN Init */
 112:../../CM7//Core/Src/main.c **** 
 113:../../CM7//Core/Src/main.c ****   /* USER CODE END Init */
 114:../../CM7//Core/Src/main.c **** 
 115:../../CM7//Core/Src/main.c ****   /* Configure the system clock */
 116:../../CM7//Core/Src/main.c ****   SystemClock_Config();
 117:../../CM7//Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_2 */
 118:../../CM7//Core/Src/main.c **** #if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
 119:../../CM7//Core/Src/main.c ****   /* When system initialization is finished, Cortex-M7 will release Cortex-M4 by
 120:../../CM7//Core/Src/main.c ****   means of HSEM notification */
 121:../../CM7//Core/Src/main.c ****   /*HW semaphore Clock enable*/
 122:../../CM7//Core/Src/main.c ****   __HAL_RCC_HSEM_CLK_ENABLE();
 123:../../CM7//Core/Src/main.c ****   /*Take HSEM */
 124:../../CM7//Core/Src/main.c ****   HAL_HSEM_FastTake(HSEM_ID_0);
 125:../../CM7//Core/Src/main.c ****   /*Release HSEM in order to notify the CPU2(CM4)*/
 126:../../CM7//Core/Src/main.c ****   HAL_HSEM_Release(HSEM_ID_0, 0);
 127:../../CM7//Core/Src/main.c ****   /* wait until CPU2 wakes up from stop mode */
 128:../../CM7//Core/Src/main.c ****   timeout = 0xFFFF;
 129:../../CM7//Core/Src/main.c ****   while ((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0))
 130:../../CM7//Core/Src/main.c ****     ;
 131:../../CM7//Core/Src/main.c ****   if (timeout < 0) {
 132:../../CM7//Core/Src/main.c ****     Error_Handler();
 133:../../CM7//Core/Src/main.c ****   }
 134:../../CM7//Core/Src/main.c **** #endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
 135:../../CM7//Core/Src/main.c ****        /* USER CODE END Boot_Mode_Sequence_2 */
 136:../../CM7//Core/Src/main.c **** 
 137:../../CM7//Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 138:../../CM7//Core/Src/main.c **** 
 139:../../CM7//Core/Src/main.c ****   /* USER CODE END SysInit */
 140:../../CM7//Core/Src/main.c **** 
 141:../../CM7//Core/Src/main.c ****   /* Initialize all configured peripherals */
 142:../../CM7//Core/Src/main.c ****   MX_GPIO_Init();
 143:../../CM7//Core/Src/main.c ****   MX_SPI1_Init();
 144:../../CM7//Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 145:../../CM7//Core/Src/main.c **** 
 146:../../CM7//Core/Src/main.c ****   /* USER CODE END 2 */
ARM GAS  /tmp/ccljgtSv.s 			page 4


 147:../../CM7//Core/Src/main.c **** 
 148:../../CM7//Core/Src/main.c ****   /* Initialize leds */
 149:../../CM7//Core/Src/main.c ****   BSP_LED_Init(LED_GREEN);
 150:../../CM7//Core/Src/main.c ****   BSP_LED_Init(LED_YELLOW);
 151:../../CM7//Core/Src/main.c ****   BSP_LED_Init(LED_RED);
 152:../../CM7//Core/Src/main.c **** 
 153:../../CM7//Core/Src/main.c ****   /* Initialize USER push-button, will be used to trigger an interrupt each time
 154:../../CM7//Core/Src/main.c ****    * it's pressed.*/
 155:../../CM7//Core/Src/main.c ****   BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 156:../../CM7//Core/Src/main.c **** 
 157:../../CM7//Core/Src/main.c ****   /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity
 158:../../CM7//Core/Src/main.c ****    */
 159:../../CM7//Core/Src/main.c ****   BspCOMInit.BaudRate = 115200;
 160:../../CM7//Core/Src/main.c ****   BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 161:../../CM7//Core/Src/main.c ****   BspCOMInit.StopBits = COM_STOPBITS_1;
 162:../../CM7//Core/Src/main.c ****   BspCOMInit.Parity = COM_PARITY_NONE;
 163:../../CM7//Core/Src/main.c ****   BspCOMInit.HwFlowCtl = COM_HWCONTROL_NONE;
 164:../../CM7//Core/Src/main.c ****   if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE) {
 165:../../CM7//Core/Src/main.c ****     Error_Handler();
 166:../../CM7//Core/Src/main.c ****   }
 167:../../CM7//Core/Src/main.c **** 
 168:../../CM7//Core/Src/main.c ****   /* Infinite loop */
 169:../../CM7//Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 170:../../CM7//Core/Src/main.c ****   // Manual reset
 171:../../CM7//Core/Src/main.c ****   RESX_GPIO_Port->BSRR = RESX_Pin << 16;
 172:../../CM7//Core/Src/main.c ****   HAL_Delay(20);
 173:../../CM7//Core/Src/main.c ****   RESX_GPIO_Port->BSRR = RESX_Pin;
 174:../../CM7//Core/Src/main.c ****   HAL_Delay(150);
 175:../../CM7//Core/Src/main.c **** 
 176:../../CM7//Core/Src/main.c ****   // Software Reset
 177:../../CM7//Core/Src/main.c ****   writeCommand(LCD_SWRESET);
 178:../../CM7//Core/Src/main.c ****   HAL_Delay(150);
 179:../../CM7//Core/Src/main.c **** 
 180:../../CM7//Core/Src/main.c ****   // Sleep out
 181:../../CM7//Core/Src/main.c ****   writeCommand(LCD_SLEEP_OUT);
 182:../../CM7//Core/Src/main.c ****   HAL_Delay(150);
 183:../../CM7//Core/Src/main.c **** 
 184:../../CM7//Core/Src/main.c ****   // Memory Access Control
 185:../../CM7//Core/Src/main.c ****   writeCommand(LCD_MAC);
 186:../../CM7//Core/Src/main.c ****   writeData(0x48);
 187:../../CM7//Core/Src/main.c ****   HAL_Delay(150);
 188:../../CM7//Core/Src/main.c **** 
 189:../../CM7//Core/Src/main.c ****   // Pixel format 16-bit RGB565
 190:../../CM7//Core/Src/main.c ****   writeCommand(LCD_PIXEL_FORMAT);
 191:../../CM7//Core/Src/main.c ****   writeData(0x55);
 192:../../CM7//Core/Src/main.c ****   HAL_Delay(50);
 193:../../CM7//Core/Src/main.c **** 
 194:../../CM7//Core/Src/main.c ****   // Display ON
 195:../../CM7//Core/Src/main.c ****   writeCommand(LCD_DISPLAY_ON);
 196:../../CM7//Core/Src/main.c ****   HAL_Delay(50);
 197:../../CM7//Core/Src/main.c **** 
 198:../../CM7//Core/Src/main.c ****   writeCommand(LCD_NORMAL_MODE_ON);
 199:../../CM7//Core/Src/main.c ****   HAL_Delay(50);
 200:../../CM7//Core/Src/main.c **** 
 201:../../CM7//Core/Src/main.c ****   // Set full screen window
 202:../../CM7//Core/Src/main.c ****   writeCommand(LCD_COLUMN_ADDR);
 203:../../CM7//Core/Src/main.c ****   writeData(0x00);
ARM GAS  /tmp/ccljgtSv.s 			page 5


 204:../../CM7//Core/Src/main.c ****   writeData(0x00);
 205:../../CM7//Core/Src/main.c ****   writeData(0x00);
 206:../../CM7//Core/Src/main.c ****   writeData(0xEF);
 207:../../CM7//Core/Src/main.c **** 
 208:../../CM7//Core/Src/main.c ****   writeCommand(LCD_PAGE_ADDR);
 209:../../CM7//Core/Src/main.c ****   writeData(0x00);
 210:../../CM7//Core/Src/main.c ****   writeData(0x00);
 211:../../CM7//Core/Src/main.c ****   writeData(0x01);
 212:../../CM7//Core/Src/main.c ****   writeData(0x3F);
 213:../../CM7//Core/Src/main.c **** 
 214:../../CM7//Core/Src/main.c ****   //  Memory write & fill screen
 215:../../CM7//Core/Src/main.c ****   writeCommand(LCD_GRAM);
 216:../../CM7//Core/Src/main.c ****   // ILI9341Init();
 217:../../CM7//Core/Src/main.c ****   for (uint32_t i = 0; i < 240 * 240 * 2; i += 2) {
 218:../../CM7//Core/Src/main.c ****     writeData(image_raw[i]);     // image high byte
 219:../../CM7//Core/Src/main.c ****     writeData(image_raw[i + 1]); // image low byte
 220:../../CM7//Core/Src/main.c ****   }
 221:../../CM7//Core/Src/main.c **** 
 222:../../CM7//Core/Src/main.c ****   while (1) {
 223:../../CM7//Core/Src/main.c ****     /* USER CODE END WHILE */
 224:../../CM7//Core/Src/main.c **** 
 225:../../CM7//Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 226:../../CM7//Core/Src/main.c ****     /* USER CODE END 3 */
 227:../../CM7//Core/Src/main.c ****   }
 228:../../CM7//Core/Src/main.c **** }
 229:../../CM7//Core/Src/main.c **** /**
 230:../../CM7//Core/Src/main.c ****  * @brief System Clock Configuration
 231:../../CM7//Core/Src/main.c ****  * @retval None
 232:../../CM7//Core/Src/main.c ****  */
 233:../../CM7//Core/Src/main.c **** void SystemClock_Config(void) {
 234:../../CM7//Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 235:../../CM7//Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 236:../../CM7//Core/Src/main.c **** 
 237:../../CM7//Core/Src/main.c ****   /** Supply configuration update enable
 238:../../CM7//Core/Src/main.c ****    */
 239:../../CM7//Core/Src/main.c ****   HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 240:../../CM7//Core/Src/main.c **** 
 241:../../CM7//Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 242:../../CM7//Core/Src/main.c ****    */
 243:../../CM7//Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 244:../../CM7//Core/Src/main.c **** 
 245:../../CM7//Core/Src/main.c ****   while (!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {
 246:../../CM7//Core/Src/main.c ****   }
 247:../../CM7//Core/Src/main.c **** 
 248:../../CM7//Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 249:../../CM7//Core/Src/main.c ****    * in the RCC_OscInitTypeDef structure.
 250:../../CM7//Core/Src/main.c ****    */
 251:../../CM7//Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 252:../../CM7//Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 253:../../CM7//Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 254:../../CM7//Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 255:../../CM7//Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 256:../../CM7//Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 257:../../CM7//Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 30;
 258:../../CM7//Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 259:../../CM7//Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 5;
 260:../../CM7//Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
ARM GAS  /tmp/ccljgtSv.s 			page 6


 261:../../CM7//Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 262:../../CM7//Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 263:../../CM7//Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 264:../../CM7//Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 265:../../CM7//Core/Src/main.c ****     Error_Handler();
 266:../../CM7//Core/Src/main.c ****   }
 267:../../CM7//Core/Src/main.c **** 
 268:../../CM7//Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 269:../../CM7//Core/Src/main.c ****    */
 270:../../CM7//Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK |
 271:../../CM7//Core/Src/main.c ****                                 RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 |
 272:../../CM7//Core/Src/main.c ****                                 RCC_CLOCKTYPE_D3PCLK1 | RCC_CLOCKTYPE_D1PCLK1;
 273:../../CM7//Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 274:../../CM7//Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 275:../../CM7//Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 276:../../CM7//Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 277:../../CM7//Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 278:../../CM7//Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 279:../../CM7//Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 280:../../CM7//Core/Src/main.c **** 
 281:../../CM7//Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 282:../../CM7//Core/Src/main.c ****     Error_Handler();
 283:../../CM7//Core/Src/main.c ****   }
 284:../../CM7//Core/Src/main.c **** }
 285:../../CM7//Core/Src/main.c **** 
 286:../../CM7//Core/Src/main.c **** /**
 287:../../CM7//Core/Src/main.c ****  * @brief SPI1 Initialization Function
 288:../../CM7//Core/Src/main.c ****  * @param None
 289:../../CM7//Core/Src/main.c ****  * @retval None
 290:../../CM7//Core/Src/main.c ****  */
 291:../../CM7//Core/Src/main.c **** static void MX_SPI1_Init(void) {
 292:../../CM7//Core/Src/main.c **** 
 293:../../CM7//Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 294:../../CM7//Core/Src/main.c **** 
 295:../../CM7//Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 296:../../CM7//Core/Src/main.c **** 
 297:../../CM7//Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 298:../../CM7//Core/Src/main.c **** 
 299:../../CM7//Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 300:../../CM7//Core/Src/main.c ****   /* SPI1 parameter configuration*/
 301:../../CM7//Core/Src/main.c ****   hspi1.Instance = SPI1;
 302:../../CM7//Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 303:../../CM7//Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 304:../../CM7//Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 305:../../CM7//Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 306:../../CM7//Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 307:../../CM7//Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 308:../../CM7//Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 309:../../CM7//Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 310:../../CM7//Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 311:../../CM7//Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 312:../../CM7//Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 0x0;
 313:../../CM7//Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 314:../../CM7//Core/Src/main.c ****   hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 315:../../CM7//Core/Src/main.c ****   hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 316:../../CM7//Core/Src/main.c ****   hspi1.Init.TxCRCInitializationPattern =
 317:../../CM7//Core/Src/main.c ****       SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
ARM GAS  /tmp/ccljgtSv.s 			page 7


 318:../../CM7//Core/Src/main.c ****   hspi1.Init.RxCRCInitializationPattern =
 319:../../CM7//Core/Src/main.c ****       SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 320:../../CM7//Core/Src/main.c ****   hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 321:../../CM7//Core/Src/main.c ****   hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 322:../../CM7//Core/Src/main.c ****   hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 323:../../CM7//Core/Src/main.c ****   hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 324:../../CM7//Core/Src/main.c ****   hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 325:../../CM7//Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 326:../../CM7//Core/Src/main.c ****     Error_Handler();
 327:../../CM7//Core/Src/main.c ****   }
 328:../../CM7//Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 329:../../CM7//Core/Src/main.c **** 
 330:../../CM7//Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 331:../../CM7//Core/Src/main.c **** }
 332:../../CM7//Core/Src/main.c **** 
 333:../../CM7//Core/Src/main.c **** /**
 334:../../CM7//Core/Src/main.c ****  * @brief GPIO Initialization Function
 335:../../CM7//Core/Src/main.c ****  * @param None
 336:../../CM7//Core/Src/main.c ****  * @retval None
 337:../../CM7//Core/Src/main.c ****  */
 338:../../CM7//Core/Src/main.c **** static void MX_GPIO_Init(void) {
  27              		.loc 1 338 32 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 40
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 36
  34              		.cfi_offset 4, -36
  35              		.cfi_offset 5, -32
  36              		.cfi_offset 6, -28
  37              		.cfi_offset 7, -24
  38              		.cfi_offset 8, -20
  39              		.cfi_offset 9, -16
  40              		.cfi_offset 10, -12
  41              		.cfi_offset 11, -8
  42              		.cfi_offset 14, -4
  43 0004 8BB0     		sub	sp, sp, #44
  44              	.LCFI1:
  45              		.cfi_def_cfa_offset 80
 339:../../CM7//Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  46              		.loc 1 339 3 view .LVU1
  47              		.loc 1 339 20 is_stmt 0 view .LVU2
  48 0006 05AD     		add	r5, sp, #20
  49 0008 0024     		movs	r4, #0
  50 000a 0594     		str	r4, [sp, #20]
  51 000c 0694     		str	r4, [sp, #24]
  52 000e 0794     		str	r4, [sp, #28]
  53 0010 0894     		str	r4, [sp, #32]
  54 0012 0994     		str	r4, [sp, #36]
 340:../../CM7//Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 341:../../CM7//Core/Src/main.c **** 
 342:../../CM7//Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 343:../../CM7//Core/Src/main.c **** 
 344:../../CM7//Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 345:../../CM7//Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  55              		.loc 1 345 3 is_stmt 1 view .LVU3
ARM GAS  /tmp/ccljgtSv.s 			page 8


  56              	.LBB4:
  57              		.loc 1 345 3 view .LVU4
  58              		.loc 1 345 3 view .LVU5
  59 0014 604B     		ldr	r3, .L3
  60 0016 D3F8E020 		ldr	r2, [r3, #224]
  61 001a 42F00402 		orr	r2, r2, #4
  62 001e C3F8E020 		str	r2, [r3, #224]
  63              		.loc 1 345 3 view .LVU6
  64 0022 D3F8E020 		ldr	r2, [r3, #224]
  65 0026 02F00402 		and	r2, r2, #4
  66 002a 0092     		str	r2, [sp]
  67              		.loc 1 345 3 view .LVU7
  68 002c 009A     		ldr	r2, [sp]
  69              	.LBE4:
  70              		.loc 1 345 3 view .LVU8
 346:../../CM7//Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  71              		.loc 1 346 3 view .LVU9
  72              	.LBB5:
  73              		.loc 1 346 3 view .LVU10
  74              		.loc 1 346 3 view .LVU11
  75 002e D3F8E020 		ldr	r2, [r3, #224]
  76 0032 42F00102 		orr	r2, r2, #1
  77 0036 C3F8E020 		str	r2, [r3, #224]
  78              		.loc 1 346 3 view .LVU12
  79 003a D3F8E020 		ldr	r2, [r3, #224]
  80 003e 02F00102 		and	r2, r2, #1
  81 0042 0192     		str	r2, [sp, #4]
  82              		.loc 1 346 3 view .LVU13
  83 0044 019A     		ldr	r2, [sp, #4]
  84              	.LBE5:
  85              		.loc 1 346 3 view .LVU14
 347:../../CM7//Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  86              		.loc 1 347 3 view .LVU15
  87              	.LBB6:
  88              		.loc 1 347 3 view .LVU16
  89              		.loc 1 347 3 view .LVU17
  90 0046 D3F8E020 		ldr	r2, [r3, #224]
  91 004a 42F00202 		orr	r2, r2, #2
  92 004e C3F8E020 		str	r2, [r3, #224]
  93              		.loc 1 347 3 view .LVU18
  94 0052 D3F8E020 		ldr	r2, [r3, #224]
  95 0056 02F00202 		and	r2, r2, #2
  96 005a 0292     		str	r2, [sp, #8]
  97              		.loc 1 347 3 view .LVU19
  98 005c 029A     		ldr	r2, [sp, #8]
  99              	.LBE6:
 100              		.loc 1 347 3 view .LVU20
 348:../../CM7//Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 101              		.loc 1 348 3 view .LVU21
 102              	.LBB7:
 103              		.loc 1 348 3 view .LVU22
 104              		.loc 1 348 3 view .LVU23
 105 005e D3F8E020 		ldr	r2, [r3, #224]
 106 0062 42F00802 		orr	r2, r2, #8
 107 0066 C3F8E020 		str	r2, [r3, #224]
 108              		.loc 1 348 3 view .LVU24
 109 006a D3F8E020 		ldr	r2, [r3, #224]
ARM GAS  /tmp/ccljgtSv.s 			page 9


 110 006e 02F00802 		and	r2, r2, #8
 111 0072 0392     		str	r2, [sp, #12]
 112              		.loc 1 348 3 view .LVU25
 113 0074 039A     		ldr	r2, [sp, #12]
 114              	.LBE7:
 115              		.loc 1 348 3 view .LVU26
 349:../../CM7//Core/Src/main.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
 116              		.loc 1 349 3 view .LVU27
 117              	.LBB8:
 118              		.loc 1 349 3 view .LVU28
 119              		.loc 1 349 3 view .LVU29
 120 0076 D3F8E020 		ldr	r2, [r3, #224]
 121 007a 42F04002 		orr	r2, r2, #64
 122 007e C3F8E020 		str	r2, [r3, #224]
 123              		.loc 1 349 3 view .LVU30
 124 0082 D3F8E030 		ldr	r3, [r3, #224]
 125 0086 03F04003 		and	r3, r3, #64
 126 008a 0493     		str	r3, [sp, #16]
 127              		.loc 1 349 3 view .LVU31
 128 008c 049B     		ldr	r3, [sp, #16]
 129              	.LBE8:
 130              		.loc 1 349 3 view .LVU32
 350:../../CM7//Core/Src/main.c **** 
 351:../../CM7//Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 352:../../CM7//Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOD,
 131              		.loc 1 352 3 view .LVU33
 132 008e DFF818B1 		ldr	fp, .L3+16
 133 0092 2246     		mov	r2, r4
 134 0094 40F2FF41 		movw	r1, #1279
 135 0098 5846     		mov	r0, fp
 136 009a FFF7FEFF 		bl	HAL_GPIO_WritePin
 137              	.LVL0:
 353:../../CM7//Core/Src/main.c ****                     USB_OTG_FS_PWR_EN_Pin | D0_Pin | D1_Pin | D2_Pin | D3_Pin |
 354:../../CM7//Core/Src/main.c ****                         D4_Pin | D5_Pin | D6_Pin | D7_Pin,
 355:../../CM7//Core/Src/main.c ****                     GPIO_PIN_RESET);
 356:../../CM7//Core/Src/main.c **** 
 357:../../CM7//Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 358:../../CM7//Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, RESX_Pin | WRX_Pin | CDX_Pin | CSX_Pin,
 138              		.loc 1 358 3 view .LVU34
 139 009e DFF80CA1 		ldr	r10, .L3+20
 140 00a2 2246     		mov	r2, r4
 141 00a4 4FF47071 		mov	r1, #960
 142 00a8 5046     		mov	r0, r10
 143 00aa FFF7FEFF 		bl	HAL_GPIO_WritePin
 144              	.LVL1:
 359:../../CM7//Core/Src/main.c ****                     GPIO_PIN_RESET);
 360:../../CM7//Core/Src/main.c **** 
 361:../../CM7//Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 362:../../CM7//Core/Src/main.c ****   HAL_GPIO_WritePin(LED_Test_GPIO_Port, LED_Test_Pin, GPIO_PIN_RESET);
 145              		.loc 1 362 3 view .LVU35
 146 00ae 3B4F     		ldr	r7, .L3+4
 147 00b0 2246     		mov	r2, r4
 148 00b2 4FF48041 		mov	r1, #16384
 149 00b6 3846     		mov	r0, r7
 150 00b8 FFF7FEFF 		bl	HAL_GPIO_WritePin
 151              	.LVL2:
 363:../../CM7//Core/Src/main.c **** 
ARM GAS  /tmp/ccljgtSv.s 			page 10


 364:../../CM7//Core/Src/main.c ****   /*Configure GPIO pins : PC1 PC4 PC5 */
 365:../../CM7//Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_1 | GPIO_PIN_4 | GPIO_PIN_5;
 152              		.loc 1 365 3 view .LVU36
 153              		.loc 1 365 23 is_stmt 0 view .LVU37
 154 00bc 3223     		movs	r3, #50
 155 00be 0593     		str	r3, [sp, #20]
 366:../../CM7//Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 156              		.loc 1 366 3 is_stmt 1 view .LVU38
 157              		.loc 1 366 24 is_stmt 0 view .LVU39
 158 00c0 0226     		movs	r6, #2
 159 00c2 0696     		str	r6, [sp, #24]
 367:../../CM7//Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 160              		.loc 1 367 3 is_stmt 1 view .LVU40
 161              		.loc 1 367 24 is_stmt 0 view .LVU41
 162 00c4 0794     		str	r4, [sp, #28]
 368:../../CM7//Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 163              		.loc 1 368 3 is_stmt 1 view .LVU42
 164              		.loc 1 368 25 is_stmt 0 view .LVU43
 165 00c6 0896     		str	r6, [sp, #32]
 369:../../CM7//Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 166              		.loc 1 369 3 is_stmt 1 view .LVU44
 167              		.loc 1 369 29 is_stmt 0 view .LVU45
 168 00c8 4FF00B08 		mov	r8, #11
 169 00cc CDF82480 		str	r8, [sp, #36]
 370:../../CM7//Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 170              		.loc 1 370 3 is_stmt 1 view .LVU46
 171 00d0 2946     		mov	r1, r5
 172 00d2 5046     		mov	r0, r10
 173 00d4 FFF7FEFF 		bl	HAL_GPIO_Init
 174              	.LVL3:
 371:../../CM7//Core/Src/main.c **** 
 372:../../CM7//Core/Src/main.c ****   /*Configure GPIO pins : PA1 PA2 PA7 */
 373:../../CM7//Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_7;
 175              		.loc 1 373 3 view .LVU47
 176              		.loc 1 373 23 is_stmt 0 view .LVU48
 177 00d8 8623     		movs	r3, #134
 178 00da 0593     		str	r3, [sp, #20]
 374:../../CM7//Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 179              		.loc 1 374 3 is_stmt 1 view .LVU49
 180              		.loc 1 374 24 is_stmt 0 view .LVU50
 181 00dc 0696     		str	r6, [sp, #24]
 375:../../CM7//Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 182              		.loc 1 375 3 is_stmt 1 view .LVU51
 183              		.loc 1 375 24 is_stmt 0 view .LVU52
 184 00de 0794     		str	r4, [sp, #28]
 376:../../CM7//Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 185              		.loc 1 376 3 is_stmt 1 view .LVU53
 186              		.loc 1 376 25 is_stmt 0 view .LVU54
 187 00e0 0896     		str	r6, [sp, #32]
 377:../../CM7//Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 188              		.loc 1 377 3 is_stmt 1 view .LVU55
 189              		.loc 1 377 29 is_stmt 0 view .LVU56
 190 00e2 CDF82480 		str	r8, [sp, #36]
 378:../../CM7//Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 191              		.loc 1 378 3 is_stmt 1 view .LVU57
 192 00e6 2946     		mov	r1, r5
 193 00e8 2D48     		ldr	r0, .L3+8
ARM GAS  /tmp/ccljgtSv.s 			page 11


 194 00ea FFF7FEFF 		bl	HAL_GPIO_Init
 195              	.LVL4:
 379:../../CM7//Core/Src/main.c **** 
 380:../../CM7//Core/Src/main.c ****   /*Configure GPIO pin : PB13 */
 381:../../CM7//Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_13;
 196              		.loc 1 381 3 view .LVU58
 197              		.loc 1 381 23 is_stmt 0 view .LVU59
 198 00ee 4FF40053 		mov	r3, #8192
 199 00f2 0593     		str	r3, [sp, #20]
 382:../../CM7//Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 200              		.loc 1 382 3 is_stmt 1 view .LVU60
 201              		.loc 1 382 24 is_stmt 0 view .LVU61
 202 00f4 0696     		str	r6, [sp, #24]
 383:../../CM7//Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 203              		.loc 1 383 3 is_stmt 1 view .LVU62
 204              		.loc 1 383 24 is_stmt 0 view .LVU63
 205 00f6 0794     		str	r4, [sp, #28]
 384:../../CM7//Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 206              		.loc 1 384 3 is_stmt 1 view .LVU64
 207              		.loc 1 384 25 is_stmt 0 view .LVU65
 208 00f8 0896     		str	r6, [sp, #32]
 385:../../CM7//Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 209              		.loc 1 385 3 is_stmt 1 view .LVU66
 210              		.loc 1 385 29 is_stmt 0 view .LVU67
 211 00fa CDF82480 		str	r8, [sp, #36]
 386:../../CM7//Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 212              		.loc 1 386 3 is_stmt 1 view .LVU68
 213 00fe 2946     		mov	r1, r5
 214 0100 2848     		ldr	r0, .L3+12
 215 0102 FFF7FEFF 		bl	HAL_GPIO_Init
 216              	.LVL5:
 387:../../CM7//Core/Src/main.c **** 
 388:../../CM7//Core/Src/main.c ****   /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin D0_Pin D1_Pin D2_Pin
 389:../../CM7//Core/Src/main.c ****                            D3_Pin D4_Pin D5_Pin D6_Pin
 390:../../CM7//Core/Src/main.c ****                            D7_Pin */
 391:../../CM7//Core/Src/main.c ****   GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin | D0_Pin | D1_Pin | D2_Pin |
 217              		.loc 1 391 3 view .LVU69
 218              		.loc 1 391 23 is_stmt 0 view .LVU70
 219 0106 40F2FF43 		movw	r3, #1279
 220 010a 0593     		str	r3, [sp, #20]
 392:../../CM7//Core/Src/main.c ****                         D3_Pin | D4_Pin | D5_Pin | D6_Pin | D7_Pin;
 393:../../CM7//Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 221              		.loc 1 393 3 is_stmt 1 view .LVU71
 222              		.loc 1 393 24 is_stmt 0 view .LVU72
 223 010c 4FF00109 		mov	r9, #1
 224 0110 CDF81890 		str	r9, [sp, #24]
 394:../../CM7//Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 225              		.loc 1 394 3 is_stmt 1 view .LVU73
 226              		.loc 1 394 24 is_stmt 0 view .LVU74
 227 0114 0794     		str	r4, [sp, #28]
 395:../../CM7//Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 228              		.loc 1 395 3 is_stmt 1 view .LVU75
 229              		.loc 1 395 25 is_stmt 0 view .LVU76
 230 0116 0894     		str	r4, [sp, #32]
 396:../../CM7//Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 231              		.loc 1 396 3 is_stmt 1 view .LVU77
 232 0118 2946     		mov	r1, r5
ARM GAS  /tmp/ccljgtSv.s 			page 12


 233 011a 5846     		mov	r0, fp
 234 011c FFF7FEFF 		bl	HAL_GPIO_Init
 235              	.LVL6:
 397:../../CM7//Core/Src/main.c **** 
 398:../../CM7//Core/Src/main.c ****   /*Configure GPIO pin : USB_OTG_FS_OVCR_Pin */
 399:../../CM7//Core/Src/main.c ****   GPIO_InitStruct.Pin = USB_OTG_FS_OVCR_Pin;
 236              		.loc 1 399 3 view .LVU78
 237              		.loc 1 399 23 is_stmt 0 view .LVU79
 238 0120 8023     		movs	r3, #128
 239 0122 0593     		str	r3, [sp, #20]
 400:../../CM7//Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 240              		.loc 1 400 3 is_stmt 1 view .LVU80
 241              		.loc 1 400 24 is_stmt 0 view .LVU81
 242 0124 4FF48813 		mov	r3, #1114112
 243 0128 0693     		str	r3, [sp, #24]
 401:../../CM7//Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 244              		.loc 1 401 3 is_stmt 1 view .LVU82
 245              		.loc 1 401 24 is_stmt 0 view .LVU83
 246 012a 0794     		str	r4, [sp, #28]
 402:../../CM7//Core/Src/main.c ****   HAL_GPIO_Init(USB_OTG_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 247              		.loc 1 402 3 is_stmt 1 view .LVU84
 248 012c 2946     		mov	r1, r5
 249 012e 3846     		mov	r0, r7
 250 0130 FFF7FEFF 		bl	HAL_GPIO_Init
 251              	.LVL7:
 403:../../CM7//Core/Src/main.c **** 
 404:../../CM7//Core/Src/main.c ****   /*Configure GPIO pins : RESX_Pin WRX_Pin CDX_Pin CSX_Pin */
 405:../../CM7//Core/Src/main.c ****   GPIO_InitStruct.Pin = RESX_Pin | WRX_Pin | CDX_Pin | CSX_Pin;
 252              		.loc 1 405 3 view .LVU85
 253              		.loc 1 405 23 is_stmt 0 view .LVU86
 254 0134 4FF47073 		mov	r3, #960
 255 0138 0593     		str	r3, [sp, #20]
 406:../../CM7//Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 256              		.loc 1 406 3 is_stmt 1 view .LVU87
 257              		.loc 1 406 24 is_stmt 0 view .LVU88
 258 013a CDF81890 		str	r9, [sp, #24]
 407:../../CM7//Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 259              		.loc 1 407 3 is_stmt 1 view .LVU89
 260              		.loc 1 407 24 is_stmt 0 view .LVU90
 261 013e 0794     		str	r4, [sp, #28]
 408:../../CM7//Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 262              		.loc 1 408 3 is_stmt 1 view .LVU91
 263              		.loc 1 408 25 is_stmt 0 view .LVU92
 264 0140 0894     		str	r4, [sp, #32]
 409:../../CM7//Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 265              		.loc 1 409 3 is_stmt 1 view .LVU93
 266 0142 2946     		mov	r1, r5
 267 0144 5046     		mov	r0, r10
 268 0146 FFF7FEFF 		bl	HAL_GPIO_Init
 269              	.LVL8:
 410:../../CM7//Core/Src/main.c **** 
 411:../../CM7//Core/Src/main.c ****   /*Configure GPIO pins : PA8 PA11 PA12 */
 412:../../CM7//Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_11 | GPIO_PIN_12;
 270              		.loc 1 412 3 view .LVU94
 271              		.loc 1 412 23 is_stmt 0 view .LVU95
 272 014a 4FF4C853 		mov	r3, #6400
 273 014e 0593     		str	r3, [sp, #20]
ARM GAS  /tmp/ccljgtSv.s 			page 13


 413:../../CM7//Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 274              		.loc 1 413 3 is_stmt 1 view .LVU96
 275              		.loc 1 413 24 is_stmt 0 view .LVU97
 276 0150 0696     		str	r6, [sp, #24]
 414:../../CM7//Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 277              		.loc 1 414 3 is_stmt 1 view .LVU98
 278              		.loc 1 414 24 is_stmt 0 view .LVU99
 279 0152 0794     		str	r4, [sp, #28]
 415:../../CM7//Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 280              		.loc 1 415 3 is_stmt 1 view .LVU100
 281              		.loc 1 415 25 is_stmt 0 view .LVU101
 282 0154 0894     		str	r4, [sp, #32]
 416:../../CM7//Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 283              		.loc 1 416 3 is_stmt 1 view .LVU102
 284              		.loc 1 416 29 is_stmt 0 view .LVU103
 285 0156 0A23     		movs	r3, #10
 286 0158 0993     		str	r3, [sp, #36]
 417:../../CM7//Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 287              		.loc 1 417 3 is_stmt 1 view .LVU104
 288 015a 2946     		mov	r1, r5
 289 015c 1048     		ldr	r0, .L3+8
 290 015e FFF7FEFF 		bl	HAL_GPIO_Init
 291              	.LVL9:
 418:../../CM7//Core/Src/main.c **** 
 419:../../CM7//Core/Src/main.c ****   /*Configure GPIO pins : PG11 PG13 */
 420:../../CM7//Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_11 | GPIO_PIN_13;
 292              		.loc 1 420 3 view .LVU105
 293              		.loc 1 420 23 is_stmt 0 view .LVU106
 294 0162 4FF42053 		mov	r3, #10240
 295 0166 0593     		str	r3, [sp, #20]
 421:../../CM7//Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 296              		.loc 1 421 3 is_stmt 1 view .LVU107
 297              		.loc 1 421 24 is_stmt 0 view .LVU108
 298 0168 0696     		str	r6, [sp, #24]
 422:../../CM7//Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 299              		.loc 1 422 3 is_stmt 1 view .LVU109
 300              		.loc 1 422 24 is_stmt 0 view .LVU110
 301 016a 0794     		str	r4, [sp, #28]
 423:../../CM7//Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 302              		.loc 1 423 3 is_stmt 1 view .LVU111
 303              		.loc 1 423 25 is_stmt 0 view .LVU112
 304 016c 0896     		str	r6, [sp, #32]
 424:../../CM7//Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 305              		.loc 1 424 3 is_stmt 1 view .LVU113
 306              		.loc 1 424 29 is_stmt 0 view .LVU114
 307 016e CDF82480 		str	r8, [sp, #36]
 425:../../CM7//Core/Src/main.c ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 308              		.loc 1 425 3 is_stmt 1 view .LVU115
 309 0172 2946     		mov	r1, r5
 310 0174 3846     		mov	r0, r7
 311 0176 FFF7FEFF 		bl	HAL_GPIO_Init
 312              	.LVL10:
 426:../../CM7//Core/Src/main.c **** 
 427:../../CM7//Core/Src/main.c ****   /*Configure GPIO pin : LED_Test_Pin */
 428:../../CM7//Core/Src/main.c ****   GPIO_InitStruct.Pin = LED_Test_Pin;
 313              		.loc 1 428 3 view .LVU116
 314              		.loc 1 428 23 is_stmt 0 view .LVU117
ARM GAS  /tmp/ccljgtSv.s 			page 14


 315 017a 4FF48043 		mov	r3, #16384
 316 017e 0593     		str	r3, [sp, #20]
 429:../../CM7//Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 317              		.loc 1 429 3 is_stmt 1 view .LVU118
 318              		.loc 1 429 24 is_stmt 0 view .LVU119
 319 0180 CDF81890 		str	r9, [sp, #24]
 430:../../CM7//Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 320              		.loc 1 430 3 is_stmt 1 view .LVU120
 321              		.loc 1 430 24 is_stmt 0 view .LVU121
 322 0184 0794     		str	r4, [sp, #28]
 431:../../CM7//Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 323              		.loc 1 431 3 is_stmt 1 view .LVU122
 324              		.loc 1 431 25 is_stmt 0 view .LVU123
 325 0186 0894     		str	r4, [sp, #32]
 432:../../CM7//Core/Src/main.c ****   HAL_GPIO_Init(LED_Test_GPIO_Port, &GPIO_InitStruct);
 326              		.loc 1 432 3 is_stmt 1 view .LVU124
 327 0188 2946     		mov	r1, r5
 328 018a 3846     		mov	r0, r7
 329 018c FFF7FEFF 		bl	HAL_GPIO_Init
 330              	.LVL11:
 433:../../CM7//Core/Src/main.c **** 
 434:../../CM7//Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 435:../../CM7//Core/Src/main.c **** 
 436:../../CM7//Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 437:../../CM7//Core/Src/main.c **** }
 331              		.loc 1 437 1 is_stmt 0 view .LVU125
 332 0190 0BB0     		add	sp, sp, #44
 333              	.LCFI2:
 334              		.cfi_def_cfa_offset 36
 335              		@ sp needed
 336 0192 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 337              	.L4:
 338 0196 00BF     		.align	2
 339              	.L3:
 340 0198 00440258 		.word	1476543488
 341 019c 00180258 		.word	1476532224
 342 01a0 00000258 		.word	1476526080
 343 01a4 00040258 		.word	1476527104
 344 01a8 000C0258 		.word	1476529152
 345 01ac 00080258 		.word	1476528128
 346              		.cfi_endproc
 347              	.LFE150:
 349              		.section	.text.Error_Handler,"ax",%progbits
 350              		.align	1
 351              		.global	Error_Handler
 352              		.syntax unified
 353              		.thumb
 354              		.thumb_func
 356              	Error_Handler:
 357              	.LFB151:
 438:../../CM7//Core/Src/main.c **** 
 439:../../CM7//Core/Src/main.c **** /* USER CODE BEGIN 4 */
 440:../../CM7//Core/Src/main.c **** 
 441:../../CM7//Core/Src/main.c **** /* USER CODE END 4 */
 442:../../CM7//Core/Src/main.c **** 
 443:../../CM7//Core/Src/main.c **** /**
 444:../../CM7//Core/Src/main.c ****  * @brief  This function is executed in case of error occurrence.
ARM GAS  /tmp/ccljgtSv.s 			page 15


 445:../../CM7//Core/Src/main.c ****  * @retval None
 446:../../CM7//Core/Src/main.c ****  */
 447:../../CM7//Core/Src/main.c **** void Error_Handler(void) {
 358              		.loc 1 447 26 is_stmt 1 view -0
 359              		.cfi_startproc
 360              		@ Volatile: function does not return.
 361              		@ args = 0, pretend = 0, frame = 0
 362              		@ frame_needed = 0, uses_anonymous_args = 0
 363              		@ link register save eliminated.
 448:../../CM7//Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 449:../../CM7//Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state
 450:../../CM7//Core/Src/main.c ****    */
 451:../../CM7//Core/Src/main.c ****   __disable_irq();
 364              		.loc 1 451 3 view .LVU127
 365              	.LBB9:
 366              	.LBI9:
 367              		.file 2 "../../Drivers/CMSIS/Include/cmsis_gcc.h"
   1:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
ARM GAS  /tmp/ccljgtSv.s 			page 16


  41:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
ARM GAS  /tmp/ccljgtSv.s 			page 17


  98:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:../../Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
ARM GAS  /tmp/ccljgtSv.s 			page 18


 155:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:../../Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 368              		.loc 2 207 27 view .LVU128
 369              	.LBB10:
 208:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
ARM GAS  /tmp/ccljgtSv.s 			page 19


 370              		.loc 2 209 3 view .LVU129
 371              		.syntax unified
 372              	@ 209 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 373 0000 72B6     		cpsid i
 374              	@ 0 "" 2
 375              		.thumb
 376              		.syntax unified
 377              	.LBE10:
 378              	.LBE9:
 452:../../CM7//Core/Src/main.c ****   LED_Test_GPIO_Port->BSRR = (LED_Test_Pin);
 379              		.loc 1 452 3 view .LVU130
 380              		.loc 1 452 28 is_stmt 0 view .LVU131
 381 0002 024B     		ldr	r3, .L7
 382 0004 4FF48042 		mov	r2, #16384
 383 0008 9A61     		str	r2, [r3, #24]
 384              	.L6:
 453:../../CM7//Core/Src/main.c ****   while (1) {
 385              		.loc 1 453 3 is_stmt 1 view .LVU132
 454:../../CM7//Core/Src/main.c ****   }
 386              		.loc 1 454 3 view .LVU133
 453:../../CM7//Core/Src/main.c ****   while (1) {
 387              		.loc 1 453 9 view .LVU134
 388 000a FEE7     		b	.L6
 389              	.L8:
 390              		.align	2
 391              	.L7:
 392 000c 00180258 		.word	1476532224
 393              		.cfi_endproc
 394              	.LFE151:
 396              		.section	.text.MX_SPI1_Init,"ax",%progbits
 397              		.align	1
 398              		.syntax unified
 399              		.thumb
 400              		.thumb_func
 402              	MX_SPI1_Init:
 403              	.LFB149:
 291:../../CM7//Core/Src/main.c **** 
 404              		.loc 1 291 32 view -0
 405              		.cfi_startproc
 406              		@ args = 0, pretend = 0, frame = 0
 407              		@ frame_needed = 0, uses_anonymous_args = 0
 408 0000 08B5     		push	{r3, lr}
 409              	.LCFI3:
 410              		.cfi_def_cfa_offset 8
 411              		.cfi_offset 3, -8
 412              		.cfi_offset 14, -4
 301:../../CM7//Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 413              		.loc 1 301 3 view .LVU136
 301:../../CM7//Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 414              		.loc 1 301 18 is_stmt 0 view .LVU137
 415 0002 1348     		ldr	r0, .L13
 416 0004 134B     		ldr	r3, .L13+4
 417 0006 0360     		str	r3, [r0]
 302:../../CM7//Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 418              		.loc 1 302 3 is_stmt 1 view .LVU138
 302:../../CM7//Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 419              		.loc 1 302 19 is_stmt 0 view .LVU139
ARM GAS  /tmp/ccljgtSv.s 			page 20


 420 0008 4FF48003 		mov	r3, #4194304
 421 000c 4360     		str	r3, [r0, #4]
 303:../../CM7//Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 422              		.loc 1 303 3 is_stmt 1 view .LVU140
 303:../../CM7//Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 423              		.loc 1 303 24 is_stmt 0 view .LVU141
 424 000e 0023     		movs	r3, #0
 425 0010 8360     		str	r3, [r0, #8]
 304:../../CM7//Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 426              		.loc 1 304 3 is_stmt 1 view .LVU142
 304:../../CM7//Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 427              		.loc 1 304 23 is_stmt 0 view .LVU143
 428 0012 0322     		movs	r2, #3
 429 0014 C260     		str	r2, [r0, #12]
 305:../../CM7//Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 430              		.loc 1 305 3 is_stmt 1 view .LVU144
 305:../../CM7//Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 431              		.loc 1 305 26 is_stmt 0 view .LVU145
 432 0016 0361     		str	r3, [r0, #16]
 306:../../CM7//Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 433              		.loc 1 306 3 is_stmt 1 view .LVU146
 306:../../CM7//Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 434              		.loc 1 306 23 is_stmt 0 view .LVU147
 435 0018 4361     		str	r3, [r0, #20]
 307:../../CM7//Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 436              		.loc 1 307 3 is_stmt 1 view .LVU148
 307:../../CM7//Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 437              		.loc 1 307 18 is_stmt 0 view .LVU149
 438 001a 4FF08062 		mov	r2, #67108864
 439 001e 8261     		str	r2, [r0, #24]
 308:../../CM7//Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 440              		.loc 1 308 3 is_stmt 1 view .LVU150
 308:../../CM7//Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 441              		.loc 1 308 32 is_stmt 0 view .LVU151
 442 0020 C361     		str	r3, [r0, #28]
 309:../../CM7//Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 443              		.loc 1 309 3 is_stmt 1 view .LVU152
 309:../../CM7//Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 444              		.loc 1 309 23 is_stmt 0 view .LVU153
 445 0022 0362     		str	r3, [r0, #32]
 310:../../CM7//Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 446              		.loc 1 310 3 is_stmt 1 view .LVU154
 310:../../CM7//Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 447              		.loc 1 310 21 is_stmt 0 view .LVU155
 448 0024 4362     		str	r3, [r0, #36]
 311:../../CM7//Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 0x0;
 449              		.loc 1 311 3 is_stmt 1 view .LVU156
 311:../../CM7//Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 0x0;
 450              		.loc 1 311 29 is_stmt 0 view .LVU157
 451 0026 8362     		str	r3, [r0, #40]
 312:../../CM7//Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 452              		.loc 1 312 3 is_stmt 1 view .LVU158
 312:../../CM7//Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 453              		.loc 1 312 28 is_stmt 0 view .LVU159
 454 0028 C362     		str	r3, [r0, #44]
 313:../../CM7//Core/Src/main.c ****   hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 455              		.loc 1 313 3 is_stmt 1 view .LVU160
ARM GAS  /tmp/ccljgtSv.s 			page 21


 313:../../CM7//Core/Src/main.c ****   hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 456              		.loc 1 313 23 is_stmt 0 view .LVU161
 457 002a 4FF08042 		mov	r2, #1073741824
 458 002e 4263     		str	r2, [r0, #52]
 314:../../CM7//Core/Src/main.c ****   hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 459              		.loc 1 314 3 is_stmt 1 view .LVU162
 314:../../CM7//Core/Src/main.c ****   hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 460              		.loc 1 314 26 is_stmt 0 view .LVU163
 461 0030 8363     		str	r3, [r0, #56]
 315:../../CM7//Core/Src/main.c ****   hspi1.Init.TxCRCInitializationPattern =
 462              		.loc 1 315 3 is_stmt 1 view .LVU164
 315:../../CM7//Core/Src/main.c ****   hspi1.Init.TxCRCInitializationPattern =
 463              		.loc 1 315 28 is_stmt 0 view .LVU165
 464 0032 C363     		str	r3, [r0, #60]
 316:../../CM7//Core/Src/main.c ****       SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 465              		.loc 1 316 3 is_stmt 1 view .LVU166
 316:../../CM7//Core/Src/main.c ****       SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 466              		.loc 1 316 41 is_stmt 0 view .LVU167
 467 0034 0364     		str	r3, [r0, #64]
 318:../../CM7//Core/Src/main.c ****       SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 468              		.loc 1 318 3 is_stmt 1 view .LVU168
 318:../../CM7//Core/Src/main.c ****       SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 469              		.loc 1 318 41 is_stmt 0 view .LVU169
 470 0036 4364     		str	r3, [r0, #68]
 320:../../CM7//Core/Src/main.c ****   hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 471              		.loc 1 320 3 is_stmt 1 view .LVU170
 320:../../CM7//Core/Src/main.c ****   hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 472              		.loc 1 320 31 is_stmt 0 view .LVU171
 473 0038 8364     		str	r3, [r0, #72]
 321:../../CM7//Core/Src/main.c ****   hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 474              		.loc 1 321 3 is_stmt 1 view .LVU172
 321:../../CM7//Core/Src/main.c ****   hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 475              		.loc 1 321 38 is_stmt 0 view .LVU173
 476 003a C364     		str	r3, [r0, #76]
 322:../../CM7//Core/Src/main.c ****   hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 477              		.loc 1 322 3 is_stmt 1 view .LVU174
 322:../../CM7//Core/Src/main.c ****   hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 478              		.loc 1 322 37 is_stmt 0 view .LVU175
 479 003c 0365     		str	r3, [r0, #80]
 323:../../CM7//Core/Src/main.c ****   hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 480              		.loc 1 323 3 is_stmt 1 view .LVU176
 323:../../CM7//Core/Src/main.c ****   hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 481              		.loc 1 323 32 is_stmt 0 view .LVU177
 482 003e 4365     		str	r3, [r0, #84]
 324:../../CM7//Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 483              		.loc 1 324 3 is_stmt 1 view .LVU178
 324:../../CM7//Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 484              		.loc 1 324 21 is_stmt 0 view .LVU179
 485 0040 8365     		str	r3, [r0, #88]
 325:../../CM7//Core/Src/main.c ****     Error_Handler();
 486              		.loc 1 325 3 is_stmt 1 view .LVU180
 325:../../CM7//Core/Src/main.c ****     Error_Handler();
 487              		.loc 1 325 7 is_stmt 0 view .LVU181
 488 0042 FFF7FEFF 		bl	HAL_SPI_Init
 489              	.LVL12:
 325:../../CM7//Core/Src/main.c ****     Error_Handler();
 490              		.loc 1 325 6 discriminator 1 view .LVU182
ARM GAS  /tmp/ccljgtSv.s 			page 22


 491 0046 00B9     		cbnz	r0, .L12
 331:../../CM7//Core/Src/main.c **** 
 492              		.loc 1 331 1 view .LVU183
 493 0048 08BD     		pop	{r3, pc}
 494              	.L12:
 326:../../CM7//Core/Src/main.c ****   }
 495              		.loc 1 326 5 is_stmt 1 view .LVU184
 496 004a FFF7FEFF 		bl	Error_Handler
 497              	.LVL13:
 498              	.L14:
 499 004e 00BF     		.align	2
 500              	.L13:
 501 0050 00000000 		.word	hspi1
 502 0054 00300140 		.word	1073819648
 503              		.cfi_endproc
 504              	.LFE149:
 506              		.section	.text.SystemClock_Config,"ax",%progbits
 507              		.align	1
 508              		.global	SystemClock_Config
 509              		.syntax unified
 510              		.thumb
 511              		.thumb_func
 513              	SystemClock_Config:
 514              	.LFB148:
 233:../../CM7//Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 515              		.loc 1 233 31 view -0
 516              		.cfi_startproc
 517              		@ args = 0, pretend = 0, frame = 112
 518              		@ frame_needed = 0, uses_anonymous_args = 0
 519 0000 00B5     		push	{lr}
 520              	.LCFI4:
 521              		.cfi_def_cfa_offset 4
 522              		.cfi_offset 14, -4
 523 0002 9DB0     		sub	sp, sp, #116
 524              	.LCFI5:
 525              		.cfi_def_cfa_offset 120
 234:../../CM7//Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 526              		.loc 1 234 3 view .LVU186
 234:../../CM7//Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 527              		.loc 1 234 22 is_stmt 0 view .LVU187
 528 0004 4C22     		movs	r2, #76
 529 0006 0021     		movs	r1, #0
 530 0008 09A8     		add	r0, sp, #36
 531 000a FFF7FEFF 		bl	memset
 532              	.LVL14:
 235:../../CM7//Core/Src/main.c **** 
 533              		.loc 1 235 3 is_stmt 1 view .LVU188
 235:../../CM7//Core/Src/main.c **** 
 534              		.loc 1 235 22 is_stmt 0 view .LVU189
 535 000e 2022     		movs	r2, #32
 536 0010 0021     		movs	r1, #0
 537 0012 01A8     		add	r0, sp, #4
 538 0014 FFF7FEFF 		bl	memset
 539              	.LVL15:
 239:../../CM7//Core/Src/main.c **** 
 540              		.loc 1 239 3 is_stmt 1 view .LVU190
 541 0018 0420     		movs	r0, #4
ARM GAS  /tmp/ccljgtSv.s 			page 23


 542 001a FFF7FEFF 		bl	HAL_PWREx_ConfigSupply
 543              	.LVL16:
 243:../../CM7//Core/Src/main.c **** 
 544              		.loc 1 243 3 view .LVU191
 545              	.LBB11:
 243:../../CM7//Core/Src/main.c **** 
 546              		.loc 1 243 3 view .LVU192
 547 001e 0023     		movs	r3, #0
 548 0020 0093     		str	r3, [sp]
 243:../../CM7//Core/Src/main.c **** 
 549              		.loc 1 243 3 view .LVU193
 243:../../CM7//Core/Src/main.c **** 
 550              		.loc 1 243 3 discriminator 2 view .LVU194
 551 0022 254B     		ldr	r3, .L22
 552 0024 DA6A     		ldr	r2, [r3, #44]
 553 0026 22F00102 		bic	r2, r2, #1
 554 002a DA62     		str	r2, [r3, #44]
 243:../../CM7//Core/Src/main.c **** 
 555              		.loc 1 243 3 view .LVU195
 243:../../CM7//Core/Src/main.c **** 
 556              		.loc 1 243 3 is_stmt 0 discriminator 2 view .LVU196
 557 002c DB6A     		ldr	r3, [r3, #44]
 558 002e 03F00103 		and	r3, r3, #1
 559 0032 0093     		str	r3, [sp]
 243:../../CM7//Core/Src/main.c **** 
 560              		.loc 1 243 3 is_stmt 1 view .LVU197
 243:../../CM7//Core/Src/main.c **** 
 561              		.loc 1 243 3 is_stmt 0 discriminator 2 view .LVU198
 562 0034 214A     		ldr	r2, .L22+4
 563 0036 9369     		ldr	r3, [r2, #24]
 564 0038 23F44043 		bic	r3, r3, #49152
 565 003c 43F40043 		orr	r3, r3, #32768
 566 0040 9361     		str	r3, [r2, #24]
 243:../../CM7//Core/Src/main.c **** 
 567              		.loc 1 243 3 is_stmt 1 view .LVU199
 243:../../CM7//Core/Src/main.c **** 
 568              		.loc 1 243 3 is_stmt 0 discriminator 2 view .LVU200
 569 0042 9369     		ldr	r3, [r2, #24]
 570 0044 03F44043 		and	r3, r3, #49152
 571 0048 0093     		str	r3, [sp]
 243:../../CM7//Core/Src/main.c **** 
 572              		.loc 1 243 3 is_stmt 1 discriminator 4 view .LVU201
 573 004a 009B     		ldr	r3, [sp]
 574              	.LBE11:
 243:../../CM7//Core/Src/main.c **** 
 575              		.loc 1 243 3 view .LVU202
 245:../../CM7//Core/Src/main.c ****   }
 576              		.loc 1 245 3 view .LVU203
 577              	.L16:
 246:../../CM7//Core/Src/main.c **** 
 578              		.loc 1 246 3 view .LVU204
 245:../../CM7//Core/Src/main.c ****   }
 579              		.loc 1 245 10 discriminator 1 view .LVU205
 245:../../CM7//Core/Src/main.c ****   }
 580              		.loc 1 245 11 is_stmt 0 discriminator 1 view .LVU206
 581 004c 1B4B     		ldr	r3, .L22+4
 582 004e 9B69     		ldr	r3, [r3, #24]
ARM GAS  /tmp/ccljgtSv.s 			page 24


 245:../../CM7//Core/Src/main.c ****   }
 583              		.loc 1 245 10 discriminator 1 view .LVU207
 584 0050 13F4005F 		tst	r3, #8192
 585 0054 FAD0     		beq	.L16
 251:../../CM7//Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 586              		.loc 1 251 3 is_stmt 1 view .LVU208
 251:../../CM7//Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 587              		.loc 1 251 36 is_stmt 0 view .LVU209
 588 0056 0223     		movs	r3, #2
 589 0058 0993     		str	r3, [sp, #36]
 252:../../CM7//Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 590              		.loc 1 252 3 is_stmt 1 view .LVU210
 252:../../CM7//Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 591              		.loc 1 252 30 is_stmt 0 view .LVU211
 592 005a 0122     		movs	r2, #1
 593 005c 0C92     		str	r2, [sp, #48]
 253:../../CM7//Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 594              		.loc 1 253 3 is_stmt 1 view .LVU212
 253:../../CM7//Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 595              		.loc 1 253 41 is_stmt 0 view .LVU213
 596 005e 4022     		movs	r2, #64
 597 0060 0D92     		str	r2, [sp, #52]
 254:../../CM7//Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 598              		.loc 1 254 3 is_stmt 1 view .LVU214
 254:../../CM7//Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 599              		.loc 1 254 34 is_stmt 0 view .LVU215
 600 0062 1293     		str	r3, [sp, #72]
 255:../../CM7//Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 601              		.loc 1 255 3 is_stmt 1 view .LVU216
 255:../../CM7//Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 602              		.loc 1 255 35 is_stmt 0 view .LVU217
 603 0064 0022     		movs	r2, #0
 604 0066 1392     		str	r2, [sp, #76]
 256:../../CM7//Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 30;
 605              		.loc 1 256 3 is_stmt 1 view .LVU218
 256:../../CM7//Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 30;
 606              		.loc 1 256 30 is_stmt 0 view .LVU219
 607 0068 0421     		movs	r1, #4
 608 006a 1491     		str	r1, [sp, #80]
 257:../../CM7//Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 609              		.loc 1 257 3 is_stmt 1 view .LVU220
 257:../../CM7//Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 610              		.loc 1 257 30 is_stmt 0 view .LVU221
 611 006c 1E21     		movs	r1, #30
 612 006e 1591     		str	r1, [sp, #84]
 258:../../CM7//Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 5;
 613              		.loc 1 258 3 is_stmt 1 view .LVU222
 258:../../CM7//Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 5;
 614              		.loc 1 258 30 is_stmt 0 view .LVU223
 615 0070 1693     		str	r3, [sp, #88]
 259:../../CM7//Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 616              		.loc 1 259 3 is_stmt 1 view .LVU224
 259:../../CM7//Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 617              		.loc 1 259 30 is_stmt 0 view .LVU225
 618 0072 0521     		movs	r1, #5
 619 0074 1791     		str	r1, [sp, #92]
 260:../../CM7//Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
ARM GAS  /tmp/ccljgtSv.s 			page 25


 620              		.loc 1 260 3 is_stmt 1 view .LVU226
 260:../../CM7//Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 621              		.loc 1 260 30 is_stmt 0 view .LVU227
 622 0076 1893     		str	r3, [sp, #96]
 261:../../CM7//Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 623              		.loc 1 261 3 is_stmt 1 view .LVU228
 261:../../CM7//Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 624              		.loc 1 261 32 is_stmt 0 view .LVU229
 625 0078 0C23     		movs	r3, #12
 626 007a 1993     		str	r3, [sp, #100]
 262:../../CM7//Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 627              		.loc 1 262 3 is_stmt 1 view .LVU230
 262:../../CM7//Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 628              		.loc 1 262 35 is_stmt 0 view .LVU231
 629 007c 1A92     		str	r2, [sp, #104]
 263:../../CM7//Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 630              		.loc 1 263 3 is_stmt 1 view .LVU232
 263:../../CM7//Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 631              		.loc 1 263 34 is_stmt 0 view .LVU233
 632 007e 1B92     		str	r2, [sp, #108]
 264:../../CM7//Core/Src/main.c ****     Error_Handler();
 633              		.loc 1 264 3 is_stmt 1 view .LVU234
 264:../../CM7//Core/Src/main.c ****     Error_Handler();
 634              		.loc 1 264 7 is_stmt 0 view .LVU235
 635 0080 09A8     		add	r0, sp, #36
 636 0082 FFF7FEFF 		bl	HAL_RCC_OscConfig
 637              	.LVL17:
 264:../../CM7//Core/Src/main.c ****     Error_Handler();
 638              		.loc 1 264 6 discriminator 1 view .LVU236
 639 0086 98B9     		cbnz	r0, .L20
 270:../../CM7//Core/Src/main.c ****                                 RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 |
 640              		.loc 1 270 3 is_stmt 1 view .LVU237
 270:../../CM7//Core/Src/main.c ****                                 RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 |
 641              		.loc 1 270 31 is_stmt 0 view .LVU238
 642 0088 3F23     		movs	r3, #63
 643 008a 0193     		str	r3, [sp, #4]
 273:../../CM7//Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 644              		.loc 1 273 3 is_stmt 1 view .LVU239
 273:../../CM7//Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 645              		.loc 1 273 34 is_stmt 0 view .LVU240
 646 008c 0323     		movs	r3, #3
 647 008e 0293     		str	r3, [sp, #8]
 274:../../CM7//Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 648              		.loc 1 274 3 is_stmt 1 view .LVU241
 274:../../CM7//Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 649              		.loc 1 274 35 is_stmt 0 view .LVU242
 650 0090 0023     		movs	r3, #0
 651 0092 0393     		str	r3, [sp, #12]
 275:../../CM7//Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 652              		.loc 1 275 3 is_stmt 1 view .LVU243
 275:../../CM7//Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 653              		.loc 1 275 35 is_stmt 0 view .LVU244
 654 0094 0822     		movs	r2, #8
 655 0096 0492     		str	r2, [sp, #16]
 276:../../CM7//Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 656              		.loc 1 276 3 is_stmt 1 view .LVU245
 276:../../CM7//Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
ARM GAS  /tmp/ccljgtSv.s 			page 26


 657              		.loc 1 276 36 is_stmt 0 view .LVU246
 658 0098 0593     		str	r3, [sp, #20]
 277:../../CM7//Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 659              		.loc 1 277 3 is_stmt 1 view .LVU247
 277:../../CM7//Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 660              		.loc 1 277 36 is_stmt 0 view .LVU248
 661 009a 0693     		str	r3, [sp, #24]
 278:../../CM7//Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 662              		.loc 1 278 3 is_stmt 1 view .LVU249
 278:../../CM7//Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 663              		.loc 1 278 36 is_stmt 0 view .LVU250
 664 009c 0793     		str	r3, [sp, #28]
 279:../../CM7//Core/Src/main.c **** 
 665              		.loc 1 279 3 is_stmt 1 view .LVU251
 279:../../CM7//Core/Src/main.c **** 
 666              		.loc 1 279 36 is_stmt 0 view .LVU252
 667 009e 0893     		str	r3, [sp, #32]
 281:../../CM7//Core/Src/main.c ****     Error_Handler();
 668              		.loc 1 281 3 is_stmt 1 view .LVU253
 281:../../CM7//Core/Src/main.c ****     Error_Handler();
 669              		.loc 1 281 7 is_stmt 0 view .LVU254
 670 00a0 0221     		movs	r1, #2
 671 00a2 01A8     		add	r0, sp, #4
 672 00a4 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 673              	.LVL18:
 281:../../CM7//Core/Src/main.c ****     Error_Handler();
 674              		.loc 1 281 6 discriminator 1 view .LVU255
 675 00a8 20B9     		cbnz	r0, .L21
 284:../../CM7//Core/Src/main.c **** 
 676              		.loc 1 284 1 view .LVU256
 677 00aa 1DB0     		add	sp, sp, #116
 678              	.LCFI6:
 679              		.cfi_remember_state
 680              		.cfi_def_cfa_offset 4
 681              		@ sp needed
 682 00ac 5DF804FB 		ldr	pc, [sp], #4
 683              	.L20:
 684              	.LCFI7:
 685              		.cfi_restore_state
 265:../../CM7//Core/Src/main.c ****   }
 686              		.loc 1 265 5 is_stmt 1 view .LVU257
 687 00b0 FFF7FEFF 		bl	Error_Handler
 688              	.LVL19:
 689              	.L21:
 282:../../CM7//Core/Src/main.c ****   }
 690              		.loc 1 282 5 view .LVU258
 691 00b4 FFF7FEFF 		bl	Error_Handler
 692              	.LVL20:
 693              	.L23:
 694              		.align	2
 695              	.L22:
 696 00b8 00040058 		.word	1476396032
 697 00bc 00480258 		.word	1476544512
 698              		.cfi_endproc
 699              	.LFE148:
 701              		.section	.text.main,"ax",%progbits
 702              		.align	1
ARM GAS  /tmp/ccljgtSv.s 			page 27


 703              		.global	main
 704              		.syntax unified
 705              		.thumb
 706              		.thumb_func
 708              	main:
 709              	.LFB147:
  83:../../CM7//Core/Src/main.c **** 
 710              		.loc 1 83 16 view -0
 711              		.cfi_startproc
 712              		@ args = 0, pretend = 0, frame = 0
 713              		@ frame_needed = 0, uses_anonymous_args = 0
 714 0000 38B5     		push	{r3, r4, r5, lr}
 715              	.LCFI8:
 716              		.cfi_def_cfa_offset 16
 717              		.cfi_offset 3, -16
 718              		.cfi_offset 4, -12
 719              		.cfi_offset 5, -8
 720              		.cfi_offset 14, -4
 109:../../CM7//Core/Src/main.c **** 
 721              		.loc 1 109 3 view .LVU260
 722 0002 FFF7FEFF 		bl	HAL_Init
 723              	.LVL21:
 116:../../CM7//Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_2 */
 724              		.loc 1 116 3 view .LVU261
 725 0006 FFF7FEFF 		bl	SystemClock_Config
 726              	.LVL22:
 142:../../CM7//Core/Src/main.c ****   MX_SPI1_Init();
 727              		.loc 1 142 3 view .LVU262
 728 000a FFF7FEFF 		bl	MX_GPIO_Init
 729              	.LVL23:
 143:../../CM7//Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 730              		.loc 1 143 3 view .LVU263
 731 000e FFF7FEFF 		bl	MX_SPI1_Init
 732              	.LVL24:
 149:../../CM7//Core/Src/main.c ****   BSP_LED_Init(LED_YELLOW);
 733              		.loc 1 149 3 view .LVU264
 734 0012 0020     		movs	r0, #0
 735 0014 FFF7FEFF 		bl	BSP_LED_Init
 736              	.LVL25:
 150:../../CM7//Core/Src/main.c ****   BSP_LED_Init(LED_RED);
 737              		.loc 1 150 3 view .LVU265
 738 0018 0120     		movs	r0, #1
 739 001a FFF7FEFF 		bl	BSP_LED_Init
 740              	.LVL26:
 151:../../CM7//Core/Src/main.c **** 
 741              		.loc 1 151 3 view .LVU266
 742 001e 0220     		movs	r0, #2
 743 0020 FFF7FEFF 		bl	BSP_LED_Init
 744              	.LVL27:
 155:../../CM7//Core/Src/main.c **** 
 745              		.loc 1 155 3 view .LVU267
 746 0024 0121     		movs	r1, #1
 747 0026 0020     		movs	r0, #0
 748 0028 FFF7FEFF 		bl	BSP_PB_Init
 749              	.LVL28:
 159:../../CM7//Core/Src/main.c ****   BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 750              		.loc 1 159 3 view .LVU268
ARM GAS  /tmp/ccljgtSv.s 			page 28


 159:../../CM7//Core/Src/main.c ****   BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 751              		.loc 1 159 23 is_stmt 0 view .LVU269
 752 002c 3949     		ldr	r1, .L30
 753 002e 4FF4E133 		mov	r3, #115200
 754 0032 0B60     		str	r3, [r1]
 160:../../CM7//Core/Src/main.c ****   BspCOMInit.StopBits = COM_STOPBITS_1;
 755              		.loc 1 160 3 is_stmt 1 view .LVU270
 160:../../CM7//Core/Src/main.c ****   BspCOMInit.StopBits = COM_STOPBITS_1;
 756              		.loc 1 160 25 is_stmt 0 view .LVU271
 757 0034 0020     		movs	r0, #0
 758 0036 4860     		str	r0, [r1, #4]
 161:../../CM7//Core/Src/main.c ****   BspCOMInit.Parity = COM_PARITY_NONE;
 759              		.loc 1 161 3 is_stmt 1 view .LVU272
 161:../../CM7//Core/Src/main.c ****   BspCOMInit.Parity = COM_PARITY_NONE;
 760              		.loc 1 161 23 is_stmt 0 view .LVU273
 761 0038 0881     		strh	r0, [r1, #8]	@ movhi
 162:../../CM7//Core/Src/main.c ****   BspCOMInit.HwFlowCtl = COM_HWCONTROL_NONE;
 762              		.loc 1 162 3 is_stmt 1 view .LVU274
 162:../../CM7//Core/Src/main.c ****   BspCOMInit.HwFlowCtl = COM_HWCONTROL_NONE;
 763              		.loc 1 162 21 is_stmt 0 view .LVU275
 764 003a 4881     		strh	r0, [r1, #10]	@ movhi
 163:../../CM7//Core/Src/main.c ****   if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE) {
 765              		.loc 1 163 3 is_stmt 1 view .LVU276
 163:../../CM7//Core/Src/main.c ****   if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE) {
 766              		.loc 1 163 24 is_stmt 0 view .LVU277
 767 003c 8881     		strh	r0, [r1, #12]	@ movhi
 164:../../CM7//Core/Src/main.c ****     Error_Handler();
 768              		.loc 1 164 3 is_stmt 1 view .LVU278
 164:../../CM7//Core/Src/main.c ****     Error_Handler();
 769              		.loc 1 164 7 is_stmt 0 view .LVU279
 770 003e FFF7FEFF 		bl	BSP_COM_Init
 771              	.LVL29:
 164:../../CM7//Core/Src/main.c ****     Error_Handler();
 772              		.loc 1 164 6 discriminator 1 view .LVU280
 773 0042 08B1     		cbz	r0, .L25
 165:../../CM7//Core/Src/main.c ****   }
 774              		.loc 1 165 5 is_stmt 1 view .LVU281
 775 0044 FFF7FEFF 		bl	Error_Handler
 776              	.LVL30:
 777              	.L25:
 171:../../CM7//Core/Src/main.c ****   HAL_Delay(20);
 778              		.loc 1 171 3 view .LVU282
 171:../../CM7//Core/Src/main.c ****   HAL_Delay(20);
 779              		.loc 1 171 24 is_stmt 0 view .LVU283
 780 0048 334C     		ldr	r4, .L30+4
 781 004a 4FF48003 		mov	r3, #4194304
 782 004e A361     		str	r3, [r4, #24]
 172:../../CM7//Core/Src/main.c ****   RESX_GPIO_Port->BSRR = RESX_Pin;
 783              		.loc 1 172 3 is_stmt 1 view .LVU284
 784 0050 1420     		movs	r0, #20
 785 0052 FFF7FEFF 		bl	HAL_Delay
 786              	.LVL31:
 173:../../CM7//Core/Src/main.c ****   HAL_Delay(150);
 787              		.loc 1 173 3 view .LVU285
 173:../../CM7//Core/Src/main.c ****   HAL_Delay(150);
 788              		.loc 1 173 24 is_stmt 0 view .LVU286
 789 0056 4023     		movs	r3, #64
ARM GAS  /tmp/ccljgtSv.s 			page 29


 790 0058 A361     		str	r3, [r4, #24]
 174:../../CM7//Core/Src/main.c **** 
 791              		.loc 1 174 3 is_stmt 1 view .LVU287
 792 005a 9620     		movs	r0, #150
 793 005c FFF7FEFF 		bl	HAL_Delay
 794              	.LVL32:
 177:../../CM7//Core/Src/main.c ****   HAL_Delay(150);
 795              		.loc 1 177 3 view .LVU288
 796 0060 0120     		movs	r0, #1
 797 0062 FFF7FEFF 		bl	writeCommand
 798              	.LVL33:
 178:../../CM7//Core/Src/main.c **** 
 799              		.loc 1 178 3 view .LVU289
 800 0066 9620     		movs	r0, #150
 801 0068 FFF7FEFF 		bl	HAL_Delay
 802              	.LVL34:
 181:../../CM7//Core/Src/main.c ****   HAL_Delay(150);
 803              		.loc 1 181 3 view .LVU290
 804 006c 1120     		movs	r0, #17
 805 006e FFF7FEFF 		bl	writeCommand
 806              	.LVL35:
 182:../../CM7//Core/Src/main.c **** 
 807              		.loc 1 182 3 view .LVU291
 808 0072 9620     		movs	r0, #150
 809 0074 FFF7FEFF 		bl	HAL_Delay
 810              	.LVL36:
 185:../../CM7//Core/Src/main.c ****   writeData(0x48);
 811              		.loc 1 185 3 view .LVU292
 812 0078 3620     		movs	r0, #54
 813 007a FFF7FEFF 		bl	writeCommand
 814              	.LVL37:
 186:../../CM7//Core/Src/main.c ****   HAL_Delay(150);
 815              		.loc 1 186 3 view .LVU293
 816 007e 4820     		movs	r0, #72
 817 0080 FFF7FEFF 		bl	writeData
 818              	.LVL38:
 187:../../CM7//Core/Src/main.c **** 
 819              		.loc 1 187 3 view .LVU294
 820 0084 9620     		movs	r0, #150
 821 0086 FFF7FEFF 		bl	HAL_Delay
 822              	.LVL39:
 190:../../CM7//Core/Src/main.c ****   writeData(0x55);
 823              		.loc 1 190 3 view .LVU295
 824 008a 3A20     		movs	r0, #58
 825 008c FFF7FEFF 		bl	writeCommand
 826              	.LVL40:
 191:../../CM7//Core/Src/main.c ****   HAL_Delay(50);
 827              		.loc 1 191 3 view .LVU296
 828 0090 5520     		movs	r0, #85
 829 0092 FFF7FEFF 		bl	writeData
 830              	.LVL41:
 192:../../CM7//Core/Src/main.c **** 
 831              		.loc 1 192 3 view .LVU297
 832 0096 3220     		movs	r0, #50
 833 0098 FFF7FEFF 		bl	HAL_Delay
 834              	.LVL42:
 195:../../CM7//Core/Src/main.c ****   HAL_Delay(50);
ARM GAS  /tmp/ccljgtSv.s 			page 30


 835              		.loc 1 195 3 view .LVU298
 836 009c 2920     		movs	r0, #41
 837 009e FFF7FEFF 		bl	writeCommand
 838              	.LVL43:
 196:../../CM7//Core/Src/main.c **** 
 839              		.loc 1 196 3 view .LVU299
 840 00a2 3220     		movs	r0, #50
 841 00a4 FFF7FEFF 		bl	HAL_Delay
 842              	.LVL44:
 198:../../CM7//Core/Src/main.c ****   HAL_Delay(50);
 843              		.loc 1 198 3 view .LVU300
 844 00a8 1320     		movs	r0, #19
 845 00aa FFF7FEFF 		bl	writeCommand
 846              	.LVL45:
 199:../../CM7//Core/Src/main.c **** 
 847              		.loc 1 199 3 view .LVU301
 848 00ae 3220     		movs	r0, #50
 849 00b0 FFF7FEFF 		bl	HAL_Delay
 850              	.LVL46:
 202:../../CM7//Core/Src/main.c ****   writeData(0x00);
 851              		.loc 1 202 3 view .LVU302
 852 00b4 2A20     		movs	r0, #42
 853 00b6 FFF7FEFF 		bl	writeCommand
 854              	.LVL47:
 203:../../CM7//Core/Src/main.c ****   writeData(0x00);
 855              		.loc 1 203 3 view .LVU303
 856 00ba 0020     		movs	r0, #0
 857 00bc FFF7FEFF 		bl	writeData
 858              	.LVL48:
 204:../../CM7//Core/Src/main.c ****   writeData(0x00);
 859              		.loc 1 204 3 view .LVU304
 860 00c0 0020     		movs	r0, #0
 861 00c2 FFF7FEFF 		bl	writeData
 862              	.LVL49:
 205:../../CM7//Core/Src/main.c ****   writeData(0xEF);
 863              		.loc 1 205 3 view .LVU305
 864 00c6 0020     		movs	r0, #0
 865 00c8 FFF7FEFF 		bl	writeData
 866              	.LVL50:
 206:../../CM7//Core/Src/main.c **** 
 867              		.loc 1 206 3 view .LVU306
 868 00cc EF20     		movs	r0, #239
 869 00ce FFF7FEFF 		bl	writeData
 870              	.LVL51:
 208:../../CM7//Core/Src/main.c ****   writeData(0x00);
 871              		.loc 1 208 3 view .LVU307
 872 00d2 2B20     		movs	r0, #43
 873 00d4 FFF7FEFF 		bl	writeCommand
 874              	.LVL52:
 209:../../CM7//Core/Src/main.c ****   writeData(0x00);
 875              		.loc 1 209 3 view .LVU308
 876 00d8 0020     		movs	r0, #0
 877 00da FFF7FEFF 		bl	writeData
 878              	.LVL53:
 210:../../CM7//Core/Src/main.c ****   writeData(0x01);
 879              		.loc 1 210 3 view .LVU309
 880 00de 0020     		movs	r0, #0
ARM GAS  /tmp/ccljgtSv.s 			page 31


 881 00e0 FFF7FEFF 		bl	writeData
 882              	.LVL54:
 211:../../CM7//Core/Src/main.c ****   writeData(0x3F);
 883              		.loc 1 211 3 view .LVU310
 884 00e4 0120     		movs	r0, #1
 885 00e6 FFF7FEFF 		bl	writeData
 886              	.LVL55:
 212:../../CM7//Core/Src/main.c **** 
 887              		.loc 1 212 3 view .LVU311
 888 00ea 3F20     		movs	r0, #63
 889 00ec FFF7FEFF 		bl	writeData
 890              	.LVL56:
 215:../../CM7//Core/Src/main.c ****   // ILI9341Init();
 891              		.loc 1 215 3 view .LVU312
 892 00f0 2C20     		movs	r0, #44
 893 00f2 FFF7FEFF 		bl	writeCommand
 894              	.LVL57:
 217:../../CM7//Core/Src/main.c ****     writeData(image_raw[i]);     // image high byte
 895              		.loc 1 217 3 view .LVU313
 896              	.LBB12:
 217:../../CM7//Core/Src/main.c ****     writeData(image_raw[i]);     // image high byte
 897              		.loc 1 217 8 view .LVU314
 217:../../CM7//Core/Src/main.c ****     writeData(image_raw[i]);     // image high byte
 898              		.loc 1 217 17 is_stmt 0 view .LVU315
 899 00f6 0024     		movs	r4, #0
 217:../../CM7//Core/Src/main.c ****     writeData(image_raw[i]);     // image high byte
 900              		.loc 1 217 3 view .LVU316
 901 00f8 08E0     		b	.L26
 902              	.LVL58:
 903              	.L27:
 218:../../CM7//Core/Src/main.c ****     writeData(image_raw[i + 1]); // image low byte
 904              		.loc 1 218 5 is_stmt 1 view .LVU317
 218:../../CM7//Core/Src/main.c ****     writeData(image_raw[i + 1]); // image low byte
 905              		.loc 1 218 24 is_stmt 0 view .LVU318
 906 00fa 084D     		ldr	r5, .L30+8
 218:../../CM7//Core/Src/main.c ****     writeData(image_raw[i + 1]); // image low byte
 907              		.loc 1 218 5 view .LVU319
 908 00fc 285D     		ldrb	r0, [r5, r4]	@ zero_extendqisi2
 909 00fe FFF7FEFF 		bl	writeData
 910              	.LVL59:
 219:../../CM7//Core/Src/main.c ****   }
 911              		.loc 1 219 5 is_stmt 1 view .LVU320
 219:../../CM7//Core/Src/main.c ****   }
 912              		.loc 1 219 27 is_stmt 0 view .LVU321
 913 0102 631C     		adds	r3, r4, #1
 219:../../CM7//Core/Src/main.c ****   }
 914              		.loc 1 219 5 view .LVU322
 915 0104 E85C     		ldrb	r0, [r5, r3]	@ zero_extendqisi2
 916 0106 FFF7FEFF 		bl	writeData
 917              	.LVL60:
 217:../../CM7//Core/Src/main.c ****     writeData(image_raw[i]);     // image high byte
 918              		.loc 1 217 45 is_stmt 1 discriminator 3 view .LVU323
 919 010a 0234     		adds	r4, r4, #2
 920              	.LVL61:
 921              	.L26:
 217:../../CM7//Core/Src/main.c ****     writeData(image_raw[i]);     // image high byte
 922              		.loc 1 217 26 discriminator 1 view .LVU324
ARM GAS  /tmp/ccljgtSv.s 			page 32


 923 010c B4F5E13F 		cmp	r4, #115200
 924 0110 F3D3     		bcc	.L27
 925              	.L28:
 926              	.LBE12:
 222:../../CM7//Core/Src/main.c ****     /* USER CODE END WHILE */
 927              		.loc 1 222 3 view .LVU325
 227:../../CM7//Core/Src/main.c **** }
 928              		.loc 1 227 3 view .LVU326
 222:../../CM7//Core/Src/main.c ****     /* USER CODE END WHILE */
 929              		.loc 1 222 9 view .LVU327
 930 0112 FEE7     		b	.L28
 931              	.L31:
 932              		.align	2
 933              	.L30:
 934 0114 00000000 		.word	BspCOMInit
 935 0118 00080258 		.word	1476528128
 936 011c 00000000 		.word	image_raw
 937              		.cfi_endproc
 938              	.LFE147:
 940              		.global	hspi1
 941              		.section	.bss.hspi1,"aw",%nobits
 942              		.align	2
 945              	hspi1:
 946 0000 00000000 		.space	136
 946      00000000 
 946      00000000 
 946      00000000 
 946      00000000 
 947              		.global	BspCOMInit
 948              		.section	.bss.BspCOMInit,"aw",%nobits
 949              		.align	2
 952              	BspCOMInit:
 953 0000 00000000 		.space	16
 953      00000000 
 953      00000000 
 953      00000000 
 954              		.text
 955              	.Letext0:
 956              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 957              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 958              		.file 5 "../../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h755xx.h"
 959              		.file 6 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 960              		.file 7 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h"
 961              		.file 8 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 962              		.file 9 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 963              		.file 10 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_spi.h"
 964              		.file 11 "../../Drivers/BSP/STM32H7xx_Nucleo/stm32h7xx_nucleo.h"
 965              		.file 12 "../../CM7/Core/Inc/main.h"
 966              		.file 13 "../../CM7//Core/Src/../Inc/test_image.h"
 967              		.file 14 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h"
 968              		.file 15 "../../CM7//Core/Src/../Inc/ILI9341.h"
 969              		.file 16 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 970              		.file 17 "<built-in>"
ARM GAS  /tmp/ccljgtSv.s 			page 33


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
     /tmp/ccljgtSv.s:20     .text.MX_GPIO_Init:00000000 $t
     /tmp/ccljgtSv.s:25     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
     /tmp/ccljgtSv.s:340    .text.MX_GPIO_Init:00000198 $d
     /tmp/ccljgtSv.s:350    .text.Error_Handler:00000000 $t
     /tmp/ccljgtSv.s:356    .text.Error_Handler:00000000 Error_Handler
     /tmp/ccljgtSv.s:392    .text.Error_Handler:0000000c $d
     /tmp/ccljgtSv.s:397    .text.MX_SPI1_Init:00000000 $t
     /tmp/ccljgtSv.s:402    .text.MX_SPI1_Init:00000000 MX_SPI1_Init
     /tmp/ccljgtSv.s:501    .text.MX_SPI1_Init:00000050 $d
     /tmp/ccljgtSv.s:945    .bss.hspi1:00000000 hspi1
     /tmp/ccljgtSv.s:507    .text.SystemClock_Config:00000000 $t
     /tmp/ccljgtSv.s:513    .text.SystemClock_Config:00000000 SystemClock_Config
     /tmp/ccljgtSv.s:696    .text.SystemClock_Config:000000b8 $d
     /tmp/ccljgtSv.s:702    .text.main:00000000 $t
     /tmp/ccljgtSv.s:708    .text.main:00000000 main
     /tmp/ccljgtSv.s:934    .text.main:00000114 $d
     /tmp/ccljgtSv.s:952    .bss.BspCOMInit:00000000 BspCOMInit
     /tmp/ccljgtSv.s:942    .bss.hspi1:00000000 $d
     /tmp/ccljgtSv.s:949    .bss.BspCOMInit:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_SPI_Init
memset
HAL_PWREx_ConfigSupply
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
BSP_LED_Init
BSP_PB_Init
BSP_COM_Init
HAL_Delay
writeCommand
writeData
image_raw
