../../../../../../../rtl/soc/vhdl/pkg/peripheral_dbg_pu_riscv_pkg.vhd

../../../../../../../rtl/pu/riscv/vhdl/peripheral/wb/peripheral_dbg_pu_riscv_jsp_biu_wb.vhd
../../../../../../../rtl/pu/riscv/vhdl/peripheral/wb/peripheral_dbg_pu_riscv_jsp_module_wb.vhd
../../../../../../../rtl/pu/riscv/vhdl/peripheral/wb/peripheral_dbg_pu_riscv_top_wb.vhd
../../../../../../../rtl/pu/riscv/vhdl/peripheral/wb/peripheral_dbg_pu_riscv_biu_wb.vhd
../../../../../../../rtl/pu/riscv/vhdl/peripheral/wb/peripheral_dbg_pu_riscv_module_wb.vhd

../../../../../../../rtl/pu/riscv/vhdl/core/peripheral_dbg_pu_riscv_bus_module_core.vhd
../../../../../../../rtl/pu/riscv/vhdl/core/peripheral_dbg_pu_riscv_bytefifo.vhd
../../../../../../../rtl/pu/riscv/vhdl/core/peripheral_dbg_pu_riscv_crc32.vhd
../../../../../../../rtl/pu/riscv/vhdl/core/peripheral_dbg_pu_riscv_jsp_module_core.vhd
../../../../../../../rtl/pu/riscv/vhdl/core/peripheral_dbg_pu_riscv_biu.vhd
../../../../../../../rtl/pu/riscv/vhdl/core/peripheral_dbg_pu_riscv_module.vhd
../../../../../../../rtl/pu/riscv/vhdl/core/peripheral_dbg_pu_riscv_status_reg.vhd
../../../../../../../rtl/pu/riscv/vhdl/core/peripheral_dbg_pu_riscv_syncflop.vhd
../../../../../../../rtl/pu/riscv/vhdl/core/peripheral_dbg_pu_riscv_syncreg.vhd

../../../../../../../bench/pu/riscv/vhdl/tests/wb/peripheral_dbg_pu_riscv_testbench.vhd
