
OLEDcontrol.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .intvec       000000c0  10040000  10040000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004138  100400c0  100400c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .init         00000004  100441f8  100441f8  000051f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .fini         00000004  100441fc  100441fc  000051fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .ARM.exidx    00000008  10044200  10044200  00005200  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         0000003c  20000338  10044208  00005338  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ram_preamble 0000002c  20000004  10044208  00006004  2**2
                  ALLOC
  7 .bss          00000304  20000034  20000034  00006034  2**2
                  ALLOC
  8 .noinit       00000000  20000374  10044244  00000000  2**0
                  ALLOC
  9 .heap         00000000  20000374  20000374  00005374  2**0
                  CONTENTS
 10 CSTACK        00000c00  20007400  20007400  00005400  2**0
                  ALLOC
 11 .rom_info     00000000  10000000  10000000  00005374  2**0
                  CONTENTS
 12 .ARM.attributes 00000028  00000000  00000000  00005374  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f188  00000000  00000000  0000539c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002494  00000000  00000000  00014524  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e28  00000000  00000000  000169b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000ade  00000000  00000000  000177e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00020df5  00000000  00000000  000182be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00011109  00000000  00000000  000390b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cfe19  00000000  00000000  0004a1bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00119fd5  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003248  00000000  00000000  0011a018  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000065  00000000  00000000  0011d260  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

100400c0 <__udivsi3>:
100400c0:	2200      	movs	r2, #0
100400c2:	0843      	lsrs	r3, r0, #1
100400c4:	428b      	cmp	r3, r1
100400c6:	d374      	bcc.n	100401b2 <__udivsi3+0xf2>
100400c8:	0903      	lsrs	r3, r0, #4
100400ca:	428b      	cmp	r3, r1
100400cc:	d35f      	bcc.n	1004018e <__udivsi3+0xce>
100400ce:	0a03      	lsrs	r3, r0, #8
100400d0:	428b      	cmp	r3, r1
100400d2:	d344      	bcc.n	1004015e <__udivsi3+0x9e>
100400d4:	0b03      	lsrs	r3, r0, #12
100400d6:	428b      	cmp	r3, r1
100400d8:	d328      	bcc.n	1004012c <__udivsi3+0x6c>
100400da:	0c03      	lsrs	r3, r0, #16
100400dc:	428b      	cmp	r3, r1
100400de:	d30d      	bcc.n	100400fc <__udivsi3+0x3c>
100400e0:	22ff      	movs	r2, #255	@ 0xff
100400e2:	0209      	lsls	r1, r1, #8
100400e4:	ba12      	rev	r2, r2
100400e6:	0c03      	lsrs	r3, r0, #16
100400e8:	428b      	cmp	r3, r1
100400ea:	d302      	bcc.n	100400f2 <__udivsi3+0x32>
100400ec:	1212      	asrs	r2, r2, #8
100400ee:	0209      	lsls	r1, r1, #8
100400f0:	d065      	beq.n	100401be <__udivsi3+0xfe>
100400f2:	0b03      	lsrs	r3, r0, #12
100400f4:	428b      	cmp	r3, r1
100400f6:	d319      	bcc.n	1004012c <__udivsi3+0x6c>
100400f8:	e000      	b.n	100400fc <__udivsi3+0x3c>
100400fa:	0a09      	lsrs	r1, r1, #8
100400fc:	0bc3      	lsrs	r3, r0, #15
100400fe:	428b      	cmp	r3, r1
10040100:	d301      	bcc.n	10040106 <__udivsi3+0x46>
10040102:	03cb      	lsls	r3, r1, #15
10040104:	1ac0      	subs	r0, r0, r3
10040106:	4152      	adcs	r2, r2
10040108:	0b83      	lsrs	r3, r0, #14
1004010a:	428b      	cmp	r3, r1
1004010c:	d301      	bcc.n	10040112 <__udivsi3+0x52>
1004010e:	038b      	lsls	r3, r1, #14
10040110:	1ac0      	subs	r0, r0, r3
10040112:	4152      	adcs	r2, r2
10040114:	0b43      	lsrs	r3, r0, #13
10040116:	428b      	cmp	r3, r1
10040118:	d301      	bcc.n	1004011e <__udivsi3+0x5e>
1004011a:	034b      	lsls	r3, r1, #13
1004011c:	1ac0      	subs	r0, r0, r3
1004011e:	4152      	adcs	r2, r2
10040120:	0b03      	lsrs	r3, r0, #12
10040122:	428b      	cmp	r3, r1
10040124:	d301      	bcc.n	1004012a <__udivsi3+0x6a>
10040126:	030b      	lsls	r3, r1, #12
10040128:	1ac0      	subs	r0, r0, r3
1004012a:	4152      	adcs	r2, r2
1004012c:	0ac3      	lsrs	r3, r0, #11
1004012e:	428b      	cmp	r3, r1
10040130:	d301      	bcc.n	10040136 <__udivsi3+0x76>
10040132:	02cb      	lsls	r3, r1, #11
10040134:	1ac0      	subs	r0, r0, r3
10040136:	4152      	adcs	r2, r2
10040138:	0a83      	lsrs	r3, r0, #10
1004013a:	428b      	cmp	r3, r1
1004013c:	d301      	bcc.n	10040142 <__udivsi3+0x82>
1004013e:	028b      	lsls	r3, r1, #10
10040140:	1ac0      	subs	r0, r0, r3
10040142:	4152      	adcs	r2, r2
10040144:	0a43      	lsrs	r3, r0, #9
10040146:	428b      	cmp	r3, r1
10040148:	d301      	bcc.n	1004014e <__udivsi3+0x8e>
1004014a:	024b      	lsls	r3, r1, #9
1004014c:	1ac0      	subs	r0, r0, r3
1004014e:	4152      	adcs	r2, r2
10040150:	0a03      	lsrs	r3, r0, #8
10040152:	428b      	cmp	r3, r1
10040154:	d301      	bcc.n	1004015a <__udivsi3+0x9a>
10040156:	020b      	lsls	r3, r1, #8
10040158:	1ac0      	subs	r0, r0, r3
1004015a:	4152      	adcs	r2, r2
1004015c:	d2cd      	bcs.n	100400fa <__udivsi3+0x3a>
1004015e:	09c3      	lsrs	r3, r0, #7
10040160:	428b      	cmp	r3, r1
10040162:	d301      	bcc.n	10040168 <__udivsi3+0xa8>
10040164:	01cb      	lsls	r3, r1, #7
10040166:	1ac0      	subs	r0, r0, r3
10040168:	4152      	adcs	r2, r2
1004016a:	0983      	lsrs	r3, r0, #6
1004016c:	428b      	cmp	r3, r1
1004016e:	d301      	bcc.n	10040174 <__udivsi3+0xb4>
10040170:	018b      	lsls	r3, r1, #6
10040172:	1ac0      	subs	r0, r0, r3
10040174:	4152      	adcs	r2, r2
10040176:	0943      	lsrs	r3, r0, #5
10040178:	428b      	cmp	r3, r1
1004017a:	d301      	bcc.n	10040180 <__udivsi3+0xc0>
1004017c:	014b      	lsls	r3, r1, #5
1004017e:	1ac0      	subs	r0, r0, r3
10040180:	4152      	adcs	r2, r2
10040182:	0903      	lsrs	r3, r0, #4
10040184:	428b      	cmp	r3, r1
10040186:	d301      	bcc.n	1004018c <__udivsi3+0xcc>
10040188:	010b      	lsls	r3, r1, #4
1004018a:	1ac0      	subs	r0, r0, r3
1004018c:	4152      	adcs	r2, r2
1004018e:	08c3      	lsrs	r3, r0, #3
10040190:	428b      	cmp	r3, r1
10040192:	d301      	bcc.n	10040198 <__udivsi3+0xd8>
10040194:	00cb      	lsls	r3, r1, #3
10040196:	1ac0      	subs	r0, r0, r3
10040198:	4152      	adcs	r2, r2
1004019a:	0883      	lsrs	r3, r0, #2
1004019c:	428b      	cmp	r3, r1
1004019e:	d301      	bcc.n	100401a4 <__udivsi3+0xe4>
100401a0:	008b      	lsls	r3, r1, #2
100401a2:	1ac0      	subs	r0, r0, r3
100401a4:	4152      	adcs	r2, r2
100401a6:	0843      	lsrs	r3, r0, #1
100401a8:	428b      	cmp	r3, r1
100401aa:	d301      	bcc.n	100401b0 <__udivsi3+0xf0>
100401ac:	004b      	lsls	r3, r1, #1
100401ae:	1ac0      	subs	r0, r0, r3
100401b0:	4152      	adcs	r2, r2
100401b2:	1a41      	subs	r1, r0, r1
100401b4:	d200      	bcs.n	100401b8 <__udivsi3+0xf8>
100401b6:	4601      	mov	r1, r0
100401b8:	4152      	adcs	r2, r2
100401ba:	4610      	mov	r0, r2
100401bc:	4770      	bx	lr
100401be:	e7ff      	b.n	100401c0 <__udivsi3+0x100>
100401c0:	b501      	push	{r0, lr}
100401c2:	2000      	movs	r0, #0
100401c4:	f000 f806 	bl	100401d4 <__aeabi_idiv0>
100401c8:	bd02      	pop	{r1, pc}
100401ca:	46c0      	nop			@ (mov r8, r8)

100401cc <__aeabi_uidivmod>:
100401cc:	2900      	cmp	r1, #0
100401ce:	d0f7      	beq.n	100401c0 <__udivsi3+0x100>
100401d0:	e776      	b.n	100400c0 <__udivsi3>
100401d2:	4770      	bx	lr

100401d4 <__aeabi_idiv0>:
100401d4:	4770      	bx	lr
100401d6:	46c0      	nop			@ (mov r8, r8)

100401d8 <__aeabi_uldivmod>:
100401d8:	2b00      	cmp	r3, #0
100401da:	d111      	bne.n	10040200 <__aeabi_uldivmod+0x28>
100401dc:	2a00      	cmp	r2, #0
100401de:	d10f      	bne.n	10040200 <__aeabi_uldivmod+0x28>
100401e0:	2900      	cmp	r1, #0
100401e2:	d100      	bne.n	100401e6 <__aeabi_uldivmod+0xe>
100401e4:	2800      	cmp	r0, #0
100401e6:	d002      	beq.n	100401ee <__aeabi_uldivmod+0x16>
100401e8:	2100      	movs	r1, #0
100401ea:	43c9      	mvns	r1, r1
100401ec:	0008      	movs	r0, r1
100401ee:	b407      	push	{r0, r1, r2}
100401f0:	4802      	ldr	r0, [pc, #8]	@ (100401fc <__aeabi_uldivmod+0x24>)
100401f2:	a102      	add	r1, pc, #8	@ (adr r1, 100401fc <__aeabi_uldivmod+0x24>)
100401f4:	1840      	adds	r0, r0, r1
100401f6:	9002      	str	r0, [sp, #8]
100401f8:	bd03      	pop	{r0, r1, pc}
100401fa:	46c0      	nop			@ (mov r8, r8)
100401fc:	ffffffd9 	.word	0xffffffd9
10040200:	b403      	push	{r0, r1}
10040202:	4668      	mov	r0, sp
10040204:	b501      	push	{r0, lr}
10040206:	9802      	ldr	r0, [sp, #8]
10040208:	f000 f806 	bl	10040218 <__udivmoddi4>
1004020c:	9b01      	ldr	r3, [sp, #4]
1004020e:	469e      	mov	lr, r3
10040210:	b002      	add	sp, #8
10040212:	bc0c      	pop	{r2, r3}
10040214:	4770      	bx	lr
10040216:	46c0      	nop			@ (mov r8, r8)

10040218 <__udivmoddi4>:
10040218:	b5f0      	push	{r4, r5, r6, r7, lr}
1004021a:	4657      	mov	r7, sl
1004021c:	464e      	mov	r6, r9
1004021e:	4645      	mov	r5, r8
10040220:	46de      	mov	lr, fp
10040222:	b5e0      	push	{r5, r6, r7, lr}
10040224:	0004      	movs	r4, r0
10040226:	000d      	movs	r5, r1
10040228:	4692      	mov	sl, r2
1004022a:	4699      	mov	r9, r3
1004022c:	b083      	sub	sp, #12
1004022e:	428b      	cmp	r3, r1
10040230:	d830      	bhi.n	10040294 <__udivmoddi4+0x7c>
10040232:	d02d      	beq.n	10040290 <__udivmoddi4+0x78>
10040234:	4649      	mov	r1, r9
10040236:	4650      	mov	r0, sl
10040238:	f000 f8d8 	bl	100403ec <__clzdi2>
1004023c:	0029      	movs	r1, r5
1004023e:	0006      	movs	r6, r0
10040240:	0020      	movs	r0, r4
10040242:	f000 f8d3 	bl	100403ec <__clzdi2>
10040246:	1a33      	subs	r3, r6, r0
10040248:	4698      	mov	r8, r3
1004024a:	3b20      	subs	r3, #32
1004024c:	d434      	bmi.n	100402b8 <__udivmoddi4+0xa0>
1004024e:	469b      	mov	fp, r3
10040250:	4653      	mov	r3, sl
10040252:	465a      	mov	r2, fp
10040254:	4093      	lsls	r3, r2
10040256:	4642      	mov	r2, r8
10040258:	001f      	movs	r7, r3
1004025a:	4653      	mov	r3, sl
1004025c:	4093      	lsls	r3, r2
1004025e:	001e      	movs	r6, r3
10040260:	42af      	cmp	r7, r5
10040262:	d83b      	bhi.n	100402dc <__udivmoddi4+0xc4>
10040264:	42af      	cmp	r7, r5
10040266:	d100      	bne.n	1004026a <__udivmoddi4+0x52>
10040268:	e079      	b.n	1004035e <__udivmoddi4+0x146>
1004026a:	465b      	mov	r3, fp
1004026c:	1ba4      	subs	r4, r4, r6
1004026e:	41bd      	sbcs	r5, r7
10040270:	2b00      	cmp	r3, #0
10040272:	da00      	bge.n	10040276 <__udivmoddi4+0x5e>
10040274:	e076      	b.n	10040364 <__udivmoddi4+0x14c>
10040276:	2200      	movs	r2, #0
10040278:	2300      	movs	r3, #0
1004027a:	9200      	str	r2, [sp, #0]
1004027c:	9301      	str	r3, [sp, #4]
1004027e:	2301      	movs	r3, #1
10040280:	465a      	mov	r2, fp
10040282:	4093      	lsls	r3, r2
10040284:	9301      	str	r3, [sp, #4]
10040286:	2301      	movs	r3, #1
10040288:	4642      	mov	r2, r8
1004028a:	4093      	lsls	r3, r2
1004028c:	9300      	str	r3, [sp, #0]
1004028e:	e029      	b.n	100402e4 <__udivmoddi4+0xcc>
10040290:	4282      	cmp	r2, r0
10040292:	d9cf      	bls.n	10040234 <__udivmoddi4+0x1c>
10040294:	2200      	movs	r2, #0
10040296:	2300      	movs	r3, #0
10040298:	9200      	str	r2, [sp, #0]
1004029a:	9301      	str	r3, [sp, #4]
1004029c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
1004029e:	2b00      	cmp	r3, #0
100402a0:	d001      	beq.n	100402a6 <__udivmoddi4+0x8e>
100402a2:	601c      	str	r4, [r3, #0]
100402a4:	605d      	str	r5, [r3, #4]
100402a6:	9800      	ldr	r0, [sp, #0]
100402a8:	9901      	ldr	r1, [sp, #4]
100402aa:	b003      	add	sp, #12
100402ac:	bcf0      	pop	{r4, r5, r6, r7}
100402ae:	46bb      	mov	fp, r7
100402b0:	46b2      	mov	sl, r6
100402b2:	46a9      	mov	r9, r5
100402b4:	46a0      	mov	r8, r4
100402b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
100402b8:	4642      	mov	r2, r8
100402ba:	469b      	mov	fp, r3
100402bc:	2320      	movs	r3, #32
100402be:	1a9b      	subs	r3, r3, r2
100402c0:	4652      	mov	r2, sl
100402c2:	40da      	lsrs	r2, r3
100402c4:	4641      	mov	r1, r8
100402c6:	0013      	movs	r3, r2
100402c8:	464a      	mov	r2, r9
100402ca:	408a      	lsls	r2, r1
100402cc:	0017      	movs	r7, r2
100402ce:	4642      	mov	r2, r8
100402d0:	431f      	orrs	r7, r3
100402d2:	4653      	mov	r3, sl
100402d4:	4093      	lsls	r3, r2
100402d6:	001e      	movs	r6, r3
100402d8:	42af      	cmp	r7, r5
100402da:	d9c3      	bls.n	10040264 <__udivmoddi4+0x4c>
100402dc:	2200      	movs	r2, #0
100402de:	2300      	movs	r3, #0
100402e0:	9200      	str	r2, [sp, #0]
100402e2:	9301      	str	r3, [sp, #4]
100402e4:	4643      	mov	r3, r8
100402e6:	2b00      	cmp	r3, #0
100402e8:	d0d8      	beq.n	1004029c <__udivmoddi4+0x84>
100402ea:	07fb      	lsls	r3, r7, #31
100402ec:	0872      	lsrs	r2, r6, #1
100402ee:	431a      	orrs	r2, r3
100402f0:	4646      	mov	r6, r8
100402f2:	087b      	lsrs	r3, r7, #1
100402f4:	e00e      	b.n	10040314 <__udivmoddi4+0xfc>
100402f6:	42ab      	cmp	r3, r5
100402f8:	d101      	bne.n	100402fe <__udivmoddi4+0xe6>
100402fa:	42a2      	cmp	r2, r4
100402fc:	d80c      	bhi.n	10040318 <__udivmoddi4+0x100>
100402fe:	1aa4      	subs	r4, r4, r2
10040300:	419d      	sbcs	r5, r3
10040302:	2001      	movs	r0, #1
10040304:	1924      	adds	r4, r4, r4
10040306:	416d      	adcs	r5, r5
10040308:	2100      	movs	r1, #0
1004030a:	3e01      	subs	r6, #1
1004030c:	1824      	adds	r4, r4, r0
1004030e:	414d      	adcs	r5, r1
10040310:	2e00      	cmp	r6, #0
10040312:	d006      	beq.n	10040322 <__udivmoddi4+0x10a>
10040314:	42ab      	cmp	r3, r5
10040316:	d9ee      	bls.n	100402f6 <__udivmoddi4+0xde>
10040318:	3e01      	subs	r6, #1
1004031a:	1924      	adds	r4, r4, r4
1004031c:	416d      	adcs	r5, r5
1004031e:	2e00      	cmp	r6, #0
10040320:	d1f8      	bne.n	10040314 <__udivmoddi4+0xfc>
10040322:	9800      	ldr	r0, [sp, #0]
10040324:	9901      	ldr	r1, [sp, #4]
10040326:	465b      	mov	r3, fp
10040328:	1900      	adds	r0, r0, r4
1004032a:	4169      	adcs	r1, r5
1004032c:	2b00      	cmp	r3, #0
1004032e:	db24      	blt.n	1004037a <__udivmoddi4+0x162>
10040330:	002b      	movs	r3, r5
10040332:	465a      	mov	r2, fp
10040334:	4644      	mov	r4, r8
10040336:	40d3      	lsrs	r3, r2
10040338:	002a      	movs	r2, r5
1004033a:	40e2      	lsrs	r2, r4
1004033c:	001c      	movs	r4, r3
1004033e:	465b      	mov	r3, fp
10040340:	0015      	movs	r5, r2
10040342:	2b00      	cmp	r3, #0
10040344:	db2a      	blt.n	1004039c <__udivmoddi4+0x184>
10040346:	0026      	movs	r6, r4
10040348:	409e      	lsls	r6, r3
1004034a:	0033      	movs	r3, r6
1004034c:	0026      	movs	r6, r4
1004034e:	4647      	mov	r7, r8
10040350:	40be      	lsls	r6, r7
10040352:	0032      	movs	r2, r6
10040354:	1a80      	subs	r0, r0, r2
10040356:	4199      	sbcs	r1, r3
10040358:	9000      	str	r0, [sp, #0]
1004035a:	9101      	str	r1, [sp, #4]
1004035c:	e79e      	b.n	1004029c <__udivmoddi4+0x84>
1004035e:	42a3      	cmp	r3, r4
10040360:	d8bc      	bhi.n	100402dc <__udivmoddi4+0xc4>
10040362:	e782      	b.n	1004026a <__udivmoddi4+0x52>
10040364:	4642      	mov	r2, r8
10040366:	2320      	movs	r3, #32
10040368:	2100      	movs	r1, #0
1004036a:	1a9b      	subs	r3, r3, r2
1004036c:	2200      	movs	r2, #0
1004036e:	9100      	str	r1, [sp, #0]
10040370:	9201      	str	r2, [sp, #4]
10040372:	2201      	movs	r2, #1
10040374:	40da      	lsrs	r2, r3
10040376:	9201      	str	r2, [sp, #4]
10040378:	e785      	b.n	10040286 <__udivmoddi4+0x6e>
1004037a:	4642      	mov	r2, r8
1004037c:	2320      	movs	r3, #32
1004037e:	1a9b      	subs	r3, r3, r2
10040380:	002a      	movs	r2, r5
10040382:	4646      	mov	r6, r8
10040384:	409a      	lsls	r2, r3
10040386:	0023      	movs	r3, r4
10040388:	40f3      	lsrs	r3, r6
1004038a:	4644      	mov	r4, r8
1004038c:	4313      	orrs	r3, r2
1004038e:	002a      	movs	r2, r5
10040390:	40e2      	lsrs	r2, r4
10040392:	001c      	movs	r4, r3
10040394:	465b      	mov	r3, fp
10040396:	0015      	movs	r5, r2
10040398:	2b00      	cmp	r3, #0
1004039a:	dad4      	bge.n	10040346 <__udivmoddi4+0x12e>
1004039c:	4642      	mov	r2, r8
1004039e:	002f      	movs	r7, r5
100403a0:	2320      	movs	r3, #32
100403a2:	0026      	movs	r6, r4
100403a4:	4097      	lsls	r7, r2
100403a6:	1a9b      	subs	r3, r3, r2
100403a8:	40de      	lsrs	r6, r3
100403aa:	003b      	movs	r3, r7
100403ac:	4333      	orrs	r3, r6
100403ae:	e7cd      	b.n	1004034c <__udivmoddi4+0x134>

100403b0 <__clzsi2>:
100403b0:	211c      	movs	r1, #28
100403b2:	2301      	movs	r3, #1
100403b4:	041b      	lsls	r3, r3, #16
100403b6:	4298      	cmp	r0, r3
100403b8:	d301      	bcc.n	100403be <__clzsi2+0xe>
100403ba:	0c00      	lsrs	r0, r0, #16
100403bc:	3910      	subs	r1, #16
100403be:	0a1b      	lsrs	r3, r3, #8
100403c0:	4298      	cmp	r0, r3
100403c2:	d301      	bcc.n	100403c8 <__clzsi2+0x18>
100403c4:	0a00      	lsrs	r0, r0, #8
100403c6:	3908      	subs	r1, #8
100403c8:	091b      	lsrs	r3, r3, #4
100403ca:	4298      	cmp	r0, r3
100403cc:	d301      	bcc.n	100403d2 <__clzsi2+0x22>
100403ce:	0900      	lsrs	r0, r0, #4
100403d0:	3904      	subs	r1, #4
100403d2:	a202      	add	r2, pc, #8	@ (adr r2, 100403dc <__clzsi2+0x2c>)
100403d4:	5c10      	ldrb	r0, [r2, r0]
100403d6:	1840      	adds	r0, r0, r1
100403d8:	4770      	bx	lr
100403da:	46c0      	nop			@ (mov r8, r8)
100403dc:	02020304 	.word	0x02020304
100403e0:	01010101 	.word	0x01010101
	...

100403ec <__clzdi2>:
100403ec:	b510      	push	{r4, lr}
100403ee:	2900      	cmp	r1, #0
100403f0:	d103      	bne.n	100403fa <__clzdi2+0xe>
100403f2:	f7ff ffdd 	bl	100403b0 <__clzsi2>
100403f6:	3020      	adds	r0, #32
100403f8:	e002      	b.n	10040400 <__clzdi2+0x14>
100403fa:	0008      	movs	r0, r1
100403fc:	f7ff ffd8 	bl	100403b0 <__clzsi2>
10040400:	bd10      	pop	{r4, pc}
10040402:	46c0      	nop			@ (mov r8, r8)

10040404 <LL_AHB1_GRP1_EnableClock>:
  * @arg LL_AHB1_GRP1_PERIPH_RNG
  * @arg LL_AHB1_GRP1_PERIPH_AES
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
10040404:	b580      	push	{r7, lr}
10040406:	b084      	sub	sp, #16
10040408:	af00      	add	r7, sp, #0
1004040a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
1004040c:	4b07      	ldr	r3, [pc, #28]	@ (1004042c <LL_AHB1_GRP1_EnableClock+0x28>)
1004040e:	6d19      	ldr	r1, [r3, #80]	@ 0x50
10040410:	4b06      	ldr	r3, [pc, #24]	@ (1004042c <LL_AHB1_GRP1_EnableClock+0x28>)
10040412:	687a      	ldr	r2, [r7, #4]
10040414:	430a      	orrs	r2, r1
10040416:	651a      	str	r2, [r3, #80]	@ 0x50
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
10040418:	4b04      	ldr	r3, [pc, #16]	@ (1004042c <LL_AHB1_GRP1_EnableClock+0x28>)
1004041a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
1004041c:	687a      	ldr	r2, [r7, #4]
1004041e:	4013      	ands	r3, r2
10040420:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
10040422:	68fb      	ldr	r3, [r7, #12]
}
10040424:	46c0      	nop			@ (mov r8, r8)
10040426:	46bd      	mov	sp, r7
10040428:	b004      	add	sp, #16
1004042a:	bd80      	pop	{r7, pc}
1004042c:	48400000 	.word	0x48400000

10040430 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
10040430:	b590      	push	{r4, r7, lr}
10040432:	b085      	sub	sp, #20
10040434:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN 1 */
  char myText[] = "Hello";
10040436:	003b      	movs	r3, r7
10040438:	4a29      	ldr	r2, [pc, #164]	@ (100404e0 <main+0xb0>)
1004043a:	6811      	ldr	r1, [r2, #0]
1004043c:	6019      	str	r1, [r3, #0]
1004043e:	8892      	ldrh	r2, [r2, #4]
10040440:	809a      	strh	r2, [r3, #4]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
10040442:	f001 f877 	bl	10041534 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
10040446:	f000 f851 	bl	100404ec <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
1004044a:	f000 f87f 	bl	1004054c <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
1004044e:	f000 f8dd 	bl	1004060c <MX_GPIO_Init>
  MX_I2C2_Init();
10040452:	f000 f89b 	bl	1004058c <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
  ssd1306_Init();
10040456:	f000 fe29 	bl	100410ac <ssd1306_Init>
 // ssd1306_Fill(White);
  ssd1306_SetCursor(5,5);
1004045a:	2105      	movs	r1, #5
1004045c:	2005      	movs	r0, #5
1004045e:	f001 f811 	bl	10041484 <ssd1306_SetCursor>
  retVal = ssd1306_WriteString(myText, Font_7x10, White);
10040462:	1dfc      	adds	r4, r7, #7
10040464:	4b1f      	ldr	r3, [pc, #124]	@ (100404e4 <main+0xb4>)
10040466:	0038      	movs	r0, r7
10040468:	2201      	movs	r2, #1
1004046a:	9200      	str	r2, [sp, #0]
1004046c:	6819      	ldr	r1, [r3, #0]
1004046e:	685a      	ldr	r2, [r3, #4]
10040470:	689b      	ldr	r3, [r3, #8]
10040472:	f000 ffdb 	bl	1004142c <ssd1306_WriteString>
10040476:	0003      	movs	r3, r0
10040478:	7023      	strb	r3, [r4, #0]
  ssd1306_UpdateScreen();
1004047a:	f000 fe9d 	bl	100411b8 <ssd1306_UpdateScreen>


  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_BLUE);
1004047e:	2000      	movs	r0, #0
10040480:	f000 fc10 	bl	10040ca4 <BSP_LED_Init>
  BSP_LED_Init(LED_GREEN);
10040484:	2001      	movs	r0, #1
10040486:	f000 fc0d 	bl	10040ca4 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
1004048a:	2002      	movs	r0, #2
1004048c:	f000 fc0a 	bl	10040ca4 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(B1, BUTTON_MODE_EXTI);
10040490:	2101      	movs	r1, #1
10040492:	2000      	movs	r0, #0
10040494:	f000 fc7c 	bl	10040d90 <BSP_PB_Init>
  BSP_PB_Init(B2, BUTTON_MODE_EXTI);
10040498:	2101      	movs	r1, #1
1004049a:	2001      	movs	r0, #1
1004049c:	f000 fc78 	bl	10040d90 <BSP_PB_Init>
  BSP_PB_Init(B3, BUTTON_MODE_EXTI);
100404a0:	2101      	movs	r1, #1
100404a2:	2002      	movs	r0, #2
100404a4:	f000 fc74 	bl	10040d90 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
100404a8:	4b0f      	ldr	r3, [pc, #60]	@ (100404e8 <main+0xb8>)
100404aa:	22e1      	movs	r2, #225	@ 0xe1
100404ac:	0252      	lsls	r2, r2, #9
100404ae:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
100404b0:	4b0d      	ldr	r3, [pc, #52]	@ (100404e8 <main+0xb8>)
100404b2:	2200      	movs	r2, #0
100404b4:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
100404b6:	4b0c      	ldr	r3, [pc, #48]	@ (100404e8 <main+0xb8>)
100404b8:	2200      	movs	r2, #0
100404ba:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
100404bc:	4b0a      	ldr	r3, [pc, #40]	@ (100404e8 <main+0xb8>)
100404be:	2200      	movs	r2, #0
100404c0:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
100404c2:	4b09      	ldr	r3, [pc, #36]	@ (100404e8 <main+0xb8>)
100404c4:	2200      	movs	r2, #0
100404c6:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
100404c8:	4b07      	ldr	r3, [pc, #28]	@ (100404e8 <main+0xb8>)
100404ca:	0019      	movs	r1, r3
100404cc:	2000      	movs	r0, #0
100404ce:	f000 fcfb 	bl	10040ec8 <BSP_COM_Init>
100404d2:	1e03      	subs	r3, r0, #0
100404d4:	d002      	beq.n	100404dc <main+0xac>
  {
    Error_Handler();
100404d6:	f000 f901 	bl	100406dc <Error_Handler>
  }

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
100404da:	46c0      	nop			@ (mov r8, r8)
100404dc:	46c0      	nop			@ (mov r8, r8)
100404de:	e7fd      	b.n	100404dc <main+0xac>
100404e0:	10043a60 	.word	0x10043a60
100404e4:	100441d4 	.word	0x100441d4
100404e8:	20000034 	.word	0x20000034

100404ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
100404ec:	b590      	push	{r4, r7, lr}
100404ee:	b089      	sub	sp, #36	@ 0x24
100404f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
100404f2:	2408      	movs	r4, #8
100404f4:	193b      	adds	r3, r7, r4
100404f6:	0018      	movs	r0, r3
100404f8:	2318      	movs	r3, #24
100404fa:	001a      	movs	r2, r3
100404fc:	2100      	movs	r1, #0
100404fe:	f003 faa7 	bl	10043a50 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
10040502:	003b      	movs	r3, r7
10040504:	0018      	movs	r0, r3
10040506:	2308      	movs	r3, #8
10040508:	001a      	movs	r2, r3
1004050a:	2100      	movs	r1, #0
1004050c:	f003 faa0 	bl	10043a50 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
10040510:	193b      	adds	r3, r7, r4
10040512:	2210      	movs	r2, #16
10040514:	601a      	str	r2, [r3, #0]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
10040516:	193b      	adds	r3, r7, r4
10040518:	0018      	movs	r0, r3
1004051a:	f002 fb0d 	bl	10042b38 <HAL_RCC_OscConfig>
1004051e:	1e03      	subs	r3, r0, #0
10040520:	d001      	beq.n	10040526 <SystemClock_Config+0x3a>
  {
    Error_Handler();
10040522:	f000 f8db 	bl	100406dc <Error_Handler>
  }

  /** Configure the SYSCLKSource and SYSCLKDivider
  */
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
10040526:	003b      	movs	r3, r7
10040528:	2202      	movs	r2, #2
1004052a:	601a      	str	r2, [r3, #0]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_RC64MPLL_DIV1;
1004052c:	003b      	movs	r3, r7
1004052e:	2200      	movs	r2, #0
10040530:	605a      	str	r2, [r3, #4]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_WAIT_STATES_1) != HAL_OK)
10040532:	003b      	movs	r3, r7
10040534:	2110      	movs	r1, #16
10040536:	0018      	movs	r0, r3
10040538:	f002 fc54 	bl	10042de4 <HAL_RCC_ClockConfig>
1004053c:	1e03      	subs	r3, r0, #0
1004053e:	d001      	beq.n	10040544 <SystemClock_Config+0x58>
  {
    Error_Handler();
10040540:	f000 f8cc 	bl	100406dc <Error_Handler>
  }
}
10040544:	46c0      	nop			@ (mov r8, r8)
10040546:	46bd      	mov	sp, r7
10040548:	b009      	add	sp, #36	@ 0x24
1004054a:	bd90      	pop	{r4, r7, pc}

1004054c <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
1004054c:	b580      	push	{r7, lr}
1004054e:	b086      	sub	sp, #24
10040550:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
10040552:	003b      	movs	r3, r7
10040554:	0018      	movs	r0, r3
10040556:	2318      	movs	r3, #24
10040558:	001a      	movs	r2, r3
1004055a:	2100      	movs	r1, #0
1004055c:	f003 fa78 	bl	10043a50 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS;
10040560:	003b      	movs	r3, r7
10040562:	2202      	movs	r2, #2
10040564:	601a      	str	r2, [r3, #0]
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLK_DIV2;
10040566:	003b      	movs	r3, r7
10040568:	2200      	movs	r2, #0
1004056a:	611a      	str	r2, [r3, #16]
  PeriphClkInitStruct.KRMRateMultiplier = 2;
1004056c:	003b      	movs	r3, r7
1004056e:	2202      	movs	r2, #2
10040570:	615a      	str	r2, [r3, #20]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
10040572:	003b      	movs	r3, r7
10040574:	0018      	movs	r0, r3
10040576:	f002 fd9f 	bl	100430b8 <HAL_RCCEx_PeriphCLKConfig>
1004057a:	1e03      	subs	r3, r0, #0
1004057c:	d001      	beq.n	10040582 <PeriphCommonClock_Config+0x36>
  {
    Error_Handler();
1004057e:	f000 f8ad 	bl	100406dc <Error_Handler>
  }
}
10040582:	46c0      	nop			@ (mov r8, r8)
10040584:	46bd      	mov	sp, r7
10040586:	b006      	add	sp, #24
10040588:	bd80      	pop	{r7, pc}
	...

1004058c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
1004058c:	b580      	push	{r7, lr}
1004058e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
10040590:	4b1b      	ldr	r3, [pc, #108]	@ (10040600 <MX_I2C2_Init+0x74>)
10040592:	4a1c      	ldr	r2, [pc, #112]	@ (10040604 <MX_I2C2_Init+0x78>)
10040594:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00503D58;
10040596:	4b1a      	ldr	r3, [pc, #104]	@ (10040600 <MX_I2C2_Init+0x74>)
10040598:	4a1b      	ldr	r2, [pc, #108]	@ (10040608 <MX_I2C2_Init+0x7c>)
1004059a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
1004059c:	4b18      	ldr	r3, [pc, #96]	@ (10040600 <MX_I2C2_Init+0x74>)
1004059e:	2200      	movs	r2, #0
100405a0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
100405a2:	4b17      	ldr	r3, [pc, #92]	@ (10040600 <MX_I2C2_Init+0x74>)
100405a4:	2201      	movs	r2, #1
100405a6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
100405a8:	4b15      	ldr	r3, [pc, #84]	@ (10040600 <MX_I2C2_Init+0x74>)
100405aa:	2200      	movs	r2, #0
100405ac:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
100405ae:	4b14      	ldr	r3, [pc, #80]	@ (10040600 <MX_I2C2_Init+0x74>)
100405b0:	2200      	movs	r2, #0
100405b2:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
100405b4:	4b12      	ldr	r3, [pc, #72]	@ (10040600 <MX_I2C2_Init+0x74>)
100405b6:	2200      	movs	r2, #0
100405b8:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
100405ba:	4b11      	ldr	r3, [pc, #68]	@ (10040600 <MX_I2C2_Init+0x74>)
100405bc:	2200      	movs	r2, #0
100405be:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
100405c0:	4b0f      	ldr	r3, [pc, #60]	@ (10040600 <MX_I2C2_Init+0x74>)
100405c2:	2200      	movs	r2, #0
100405c4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
100405c6:	4b0e      	ldr	r3, [pc, #56]	@ (10040600 <MX_I2C2_Init+0x74>)
100405c8:	0018      	movs	r0, r3
100405ca:	f001 fb0d 	bl	10041be8 <HAL_I2C_Init>
100405ce:	1e03      	subs	r3, r0, #0
100405d0:	d001      	beq.n	100405d6 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
100405d2:	f000 f883 	bl	100406dc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
100405d6:	4b0a      	ldr	r3, [pc, #40]	@ (10040600 <MX_I2C2_Init+0x74>)
100405d8:	2100      	movs	r1, #0
100405da:	0018      	movs	r0, r3
100405dc:	f001 ff72 	bl	100424c4 <HAL_I2CEx_ConfigAnalogFilter>
100405e0:	1e03      	subs	r3, r0, #0
100405e2:	d001      	beq.n	100405e8 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
100405e4:	f000 f87a 	bl	100406dc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
100405e8:	4b05      	ldr	r3, [pc, #20]	@ (10040600 <MX_I2C2_Init+0x74>)
100405ea:	2100      	movs	r1, #0
100405ec:	0018      	movs	r0, r3
100405ee:	f001 ffb5 	bl	1004255c <HAL_I2CEx_ConfigDigitalFilter>
100405f2:	1e03      	subs	r3, r0, #0
100405f4:	d001      	beq.n	100405fa <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
100405f6:	f000 f871 	bl	100406dc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
100405fa:	46c0      	nop			@ (mov r8, r8)
100405fc:	46bd      	mov	sp, r7
100405fe:	bd80      	pop	{r7, pc}
10040600:	20000044 	.word	0x20000044
10040604:	41001000 	.word	0x41001000
10040608:	00503d58 	.word	0x00503d58

1004060c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
1004060c:	b580      	push	{r7, lr}
1004060e:	b086      	sub	sp, #24
10040610:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
10040612:	1d3b      	adds	r3, r7, #4
10040614:	0018      	movs	r0, r3
10040616:	2314      	movs	r3, #20
10040618:	001a      	movs	r2, r3
1004061a:	2100      	movs	r1, #0
1004061c:	f003 fa18 	bl	10043a50 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
10040620:	2004      	movs	r0, #4
10040622:	f7ff feef 	bl	10040404 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
10040626:	2008      	movs	r0, #8
10040628:	f7ff feec 	bl	10040404 <LL_AHB1_GRP1_EnableClock>

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
1004062c:	1d3b      	adds	r3, r7, #4
1004062e:	2204      	movs	r2, #4
10040630:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
10040632:	1d3b      	adds	r3, r7, #4
10040634:	2202      	movs	r2, #2
10040636:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
10040638:	1d3b      	adds	r3, r7, #4
1004063a:	2201      	movs	r2, #1
1004063c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
1004063e:	1d3b      	adds	r3, r7, #4
10040640:	2200      	movs	r2, #0
10040642:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF0_SWDIO;
10040644:	1d3b      	adds	r3, r7, #4
10040646:	2200      	movs	r2, #0
10040648:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
1004064a:	1d3a      	adds	r2, r7, #4
1004064c:	2390      	movs	r3, #144	@ 0x90
1004064e:	05db      	lsls	r3, r3, #23
10040650:	0011      	movs	r1, r2
10040652:	0018      	movs	r0, r3
10040654:	f001 f8f6 	bl	10041844 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
10040658:	1d3b      	adds	r3, r7, #4
1004065a:	2208      	movs	r2, #8
1004065c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1004065e:	1d3b      	adds	r3, r7, #4
10040660:	2202      	movs	r2, #2
10040662:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
10040664:	1d3b      	adds	r3, r7, #4
10040666:	2202      	movs	r2, #2
10040668:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
1004066a:	1d3b      	adds	r3, r7, #4
1004066c:	2203      	movs	r2, #3
1004066e:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF0_SWCLK;
10040670:	1d3b      	adds	r3, r7, #4
10040672:	2200      	movs	r2, #0
10040674:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
10040676:	1d3a      	adds	r2, r7, #4
10040678:	2390      	movs	r3, #144	@ 0x90
1004067a:	05db      	lsls	r3, r3, #23
1004067c:	0011      	movs	r1, r2
1004067e:	0018      	movs	r0, r3
10040680:	f001 f8e0 	bl	10041844 <HAL_GPIO_Init>

  /*Configure GPIO pin : VCP_RX_Pin */
  GPIO_InitStruct.Pin = VCP_RX_Pin;
10040684:	1d3b      	adds	r3, r7, #4
10040686:	2280      	movs	r2, #128	@ 0x80
10040688:	0212      	lsls	r2, r2, #8
1004068a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1004068c:	1d3b      	adds	r3, r7, #4
1004068e:	2202      	movs	r2, #2
10040690:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
10040692:	1d3b      	adds	r3, r7, #4
10040694:	2200      	movs	r2, #0
10040696:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
10040698:	1d3b      	adds	r3, r7, #4
1004069a:	2200      	movs	r2, #0
1004069c:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
1004069e:	1d3b      	adds	r3, r7, #4
100406a0:	2201      	movs	r2, #1
100406a2:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
100406a4:	1d3a      	adds	r2, r7, #4
100406a6:	2390      	movs	r3, #144	@ 0x90
100406a8:	05db      	lsls	r3, r3, #23
100406aa:	0011      	movs	r1, r2
100406ac:	0018      	movs	r0, r3
100406ae:	f001 f8c9 	bl	10041844 <HAL_GPIO_Init>

  /**/
  HAL_PWREx_EnableGPIOPullUp(PWR_GPIO_A, PWR_GPIO_BIT_2);
100406b2:	2104      	movs	r1, #4
100406b4:	2000      	movs	r0, #0
100406b6:	f001 ff9d 	bl	100425f4 <HAL_PWREx_EnableGPIOPullUp>

  /**/
  HAL_PWREx_DisableGPIOPullUp(PWR_GPIO_A, PWR_GPIO_BIT_3|PWR_GPIO_BIT_15);
100406ba:	4b07      	ldr	r3, [pc, #28]	@ (100406d8 <MX_GPIO_Init+0xcc>)
100406bc:	0019      	movs	r1, r3
100406be:	2000      	movs	r0, #0
100406c0:	f001 ffd2 	bl	10042668 <HAL_PWREx_DisableGPIOPullUp>

  /**/
  HAL_PWREx_DisableGPIOPullDown(PWR_GPIO_A, PWR_GPIO_BIT_3|PWR_GPIO_BIT_15);
100406c4:	4b04      	ldr	r3, [pc, #16]	@ (100406d8 <MX_GPIO_Init+0xcc>)
100406c6:	0019      	movs	r1, r3
100406c8:	2000      	movs	r0, #0
100406ca:	f001 fffb 	bl	100426c4 <HAL_PWREx_DisableGPIOPullDown>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
100406ce:	46c0      	nop			@ (mov r8, r8)
100406d0:	46bd      	mov	sp, r7
100406d2:	b006      	add	sp, #24
100406d4:	bd80      	pop	{r7, pc}
100406d6:	46c0      	nop			@ (mov r8, r8)
100406d8:	00008008 	.word	0x00008008

100406dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
100406dc:	b580      	push	{r7, lr}
100406de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
100406e0:	b672      	cpsid	i
}
100406e2:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
100406e4:	46c0      	nop			@ (mov r8, r8)
100406e6:	e7fd      	b.n	100406e4 <Error_Handler+0x8>

100406e8 <LL_AHB1_GRP1_EnableClock>:
{
100406e8:	b580      	push	{r7, lr}
100406ea:	b084      	sub	sp, #16
100406ec:	af00      	add	r7, sp, #0
100406ee:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
100406f0:	4b07      	ldr	r3, [pc, #28]	@ (10040710 <LL_AHB1_GRP1_EnableClock+0x28>)
100406f2:	6d19      	ldr	r1, [r3, #80]	@ 0x50
100406f4:	4b06      	ldr	r3, [pc, #24]	@ (10040710 <LL_AHB1_GRP1_EnableClock+0x28>)
100406f6:	687a      	ldr	r2, [r7, #4]
100406f8:	430a      	orrs	r2, r1
100406fa:	651a      	str	r2, [r3, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
100406fc:	4b04      	ldr	r3, [pc, #16]	@ (10040710 <LL_AHB1_GRP1_EnableClock+0x28>)
100406fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
10040700:	687a      	ldr	r2, [r7, #4]
10040702:	4013      	ands	r3, r2
10040704:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
10040706:	68fb      	ldr	r3, [r7, #12]
}
10040708:	46c0      	nop			@ (mov r8, r8)
1004070a:	46bd      	mov	sp, r7
1004070c:	b004      	add	sp, #16
1004070e:	bd80      	pop	{r7, pc}
10040710:	48400000 	.word	0x48400000

10040714 <LL_APB0_GRP1_EnableClock>:
  * @arg LL_APB0_GRP1_PERIPH_WDG
  * @arg LL_APB0_GRP1_PERIPH_DBGMCU
  * @retval None
  */
__STATIC_INLINE void LL_APB0_GRP1_EnableClock(uint32_t Periphs)
{
10040714:	b580      	push	{r7, lr}
10040716:	b084      	sub	sp, #16
10040718:	af00      	add	r7, sp, #0
1004071a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB0ENR, Periphs);
1004071c:	4b07      	ldr	r3, [pc, #28]	@ (1004073c <LL_APB0_GRP1_EnableClock+0x28>)
1004071e:	6d59      	ldr	r1, [r3, #84]	@ 0x54
10040720:	4b06      	ldr	r3, [pc, #24]	@ (1004073c <LL_APB0_GRP1_EnableClock+0x28>)
10040722:	687a      	ldr	r2, [r7, #4]
10040724:	430a      	orrs	r2, r1
10040726:	655a      	str	r2, [r3, #84]	@ 0x54
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB0ENR, Periphs);
10040728:	4b04      	ldr	r3, [pc, #16]	@ (1004073c <LL_APB0_GRP1_EnableClock+0x28>)
1004072a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
1004072c:	687a      	ldr	r2, [r7, #4]
1004072e:	4013      	ands	r3, r2
10040730:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
10040732:	68fb      	ldr	r3, [r7, #12]
}
10040734:	46c0      	nop			@ (mov r8, r8)
10040736:	46bd      	mov	sp, r7
10040738:	b004      	add	sp, #16
1004073a:	bd80      	pop	{r7, pc}
1004073c:	48400000 	.word	0x48400000

10040740 <LL_APB1_GRP1_EnableClock>:
  * @arg LL_APB1_GRP1_PERIPH_I2C1
  * @arg LL_APB1_GRP1_PERIPH_I2C2
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
10040740:	b580      	push	{r7, lr}
10040742:	b084      	sub	sp, #16
10040744:	af00      	add	r7, sp, #0
10040746:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
10040748:	4b07      	ldr	r3, [pc, #28]	@ (10040768 <LL_APB1_GRP1_EnableClock+0x28>)
1004074a:	6d99      	ldr	r1, [r3, #88]	@ 0x58
1004074c:	4b06      	ldr	r3, [pc, #24]	@ (10040768 <LL_APB1_GRP1_EnableClock+0x28>)
1004074e:	687a      	ldr	r2, [r7, #4]
10040750:	430a      	orrs	r2, r1
10040752:	659a      	str	r2, [r3, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
10040754:	4b04      	ldr	r3, [pc, #16]	@ (10040768 <LL_APB1_GRP1_EnableClock+0x28>)
10040756:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
10040758:	687a      	ldr	r2, [r7, #4]
1004075a:	4013      	ands	r3, r2
1004075c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
1004075e:	68fb      	ldr	r3, [r7, #12]
}
10040760:	46c0      	nop			@ (mov r8, r8)
10040762:	46bd      	mov	sp, r7
10040764:	b004      	add	sp, #16
10040766:	bd80      	pop	{r7, pc}
10040768:	48400000 	.word	0x48400000

1004076c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
1004076c:	b580      	push	{r7, lr}
1004076e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
10040770:	2380      	movs	r3, #128	@ 0x80
10040772:	005b      	lsls	r3, r3, #1
10040774:	0018      	movs	r0, r3
10040776:	f7ff ffcd 	bl	10040714 <LL_APB0_GRP1_EnableClock>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
1004077a:	46c0      	nop			@ (mov r8, r8)
1004077c:	46bd      	mov	sp, r7
1004077e:	bd80      	pop	{r7, pc}

10040780 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
10040780:	b590      	push	{r4, r7, lr}
10040782:	b089      	sub	sp, #36	@ 0x24
10040784:	af00      	add	r7, sp, #0
10040786:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
10040788:	240c      	movs	r4, #12
1004078a:	193b      	adds	r3, r7, r4
1004078c:	0018      	movs	r0, r3
1004078e:	2314      	movs	r3, #20
10040790:	001a      	movs	r2, r3
10040792:	2100      	movs	r1, #0
10040794:	f003 f95c 	bl	10043a50 <memset>
  if(hi2c->Instance==I2C2)
10040798:	687b      	ldr	r3, [r7, #4]
1004079a:	681b      	ldr	r3, [r3, #0]
1004079c:	4a16      	ldr	r2, [pc, #88]	@ (100407f8 <HAL_I2C_MspInit+0x78>)
1004079e:	4293      	cmp	r3, r2
100407a0:	d126      	bne.n	100407f0 <HAL_I2C_MspInit+0x70>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
100407a2:	2004      	movs	r0, #4
100407a4:	f7ff ffa0 	bl	100406e8 <LL_AHB1_GRP1_EnableClock>
    /**I2C2 GPIO Configuration
    PA6     ------> I2C2_SCL
    PA7     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
100407a8:	0021      	movs	r1, r4
100407aa:	187b      	adds	r3, r7, r1
100407ac:	22c0      	movs	r2, #192	@ 0xc0
100407ae:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
100407b0:	187b      	adds	r3, r7, r1
100407b2:	2212      	movs	r2, #18
100407b4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
100407b6:	187b      	adds	r3, r7, r1
100407b8:	2200      	movs	r2, #0
100407ba:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
100407bc:	187b      	adds	r3, r7, r1
100407be:	2200      	movs	r2, #0
100407c0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_I2C2;
100407c2:	187b      	adds	r3, r7, r1
100407c4:	2200      	movs	r2, #0
100407c6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
100407c8:	187a      	adds	r2, r7, r1
100407ca:	2390      	movs	r3, #144	@ 0x90
100407cc:	05db      	lsls	r3, r3, #23
100407ce:	0011      	movs	r1, r2
100407d0:	0018      	movs	r0, r3
100407d2:	f001 f837 	bl	10041844 <HAL_GPIO_Init>

    HAL_PWREx_DisableGPIOPullUp(PWR_GPIO_A, PWR_GPIO_BIT_6|PWR_GPIO_BIT_7);
100407d6:	21c0      	movs	r1, #192	@ 0xc0
100407d8:	2000      	movs	r0, #0
100407da:	f001 ff45 	bl	10042668 <HAL_PWREx_DisableGPIOPullUp>

    HAL_PWREx_DisableGPIOPullDown(PWR_GPIO_A, PWR_GPIO_BIT_6|PWR_GPIO_BIT_7);
100407de:	21c0      	movs	r1, #192	@ 0xc0
100407e0:	2000      	movs	r0, #0
100407e2:	f001 ff6f 	bl	100426c4 <HAL_PWREx_DisableGPIOPullDown>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
100407e6:	2380      	movs	r3, #128	@ 0x80
100407e8:	041b      	lsls	r3, r3, #16
100407ea:	0018      	movs	r0, r3
100407ec:	f7ff ffa8 	bl	10040740 <LL_APB1_GRP1_EnableClock>

    /* USER CODE END I2C2_MspInit 1 */

  }

}
100407f0:	46c0      	nop			@ (mov r8, r8)
100407f2:	46bd      	mov	sp, r7
100407f4:	b009      	add	sp, #36	@ 0x24
100407f6:	bd90      	pop	{r4, r7, pc}
100407f8:	41001000 	.word	0x41001000

100407fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
100407fc:	b580      	push	{r7, lr}
100407fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
10040800:	46c0      	nop			@ (mov r8, r8)
10040802:	e7fd      	b.n	10040800 <NMI_Handler+0x4>

10040804 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
10040804:	b580      	push	{r7, lr}
10040806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
10040808:	46c0      	nop			@ (mov r8, r8)
1004080a:	e7fd      	b.n	10040808 <HardFault_Handler+0x4>

1004080c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
1004080c:	b580      	push	{r7, lr}
1004080e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
10040810:	46c0      	nop			@ (mov r8, r8)
10040812:	46bd      	mov	sp, r7
10040814:	bd80      	pop	{r7, pc}

10040816 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
10040816:	b580      	push	{r7, lr}
10040818:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
1004081a:	46c0      	nop			@ (mov r8, r8)
1004081c:	46bd      	mov	sp, r7
1004081e:	bd80      	pop	{r7, pc}

10040820 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
10040820:	b580      	push	{r7, lr}
10040822:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
10040824:	f000 fee6 	bl	100415f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
10040828:	46c0      	nop			@ (mov r8, r8)
1004082a:	46bd      	mov	sp, r7
1004082c:	bd80      	pop	{r7, pc}
	...

10040830 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
10040830:	b590      	push	{r4, r7, lr}
10040832:	b083      	sub	sp, #12
10040834:	af00      	add	r7, sp, #0
10040836:	0002      	movs	r2, r0
10040838:	6039      	str	r1, [r7, #0]
1004083a:	1dfb      	adds	r3, r7, #7
1004083c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
1004083e:	1dfb      	adds	r3, r7, #7
10040840:	781b      	ldrb	r3, [r3, #0]
10040842:	2b7f      	cmp	r3, #127	@ 0x7f
10040844:	d828      	bhi.n	10040898 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10040846:	4a2f      	ldr	r2, [pc, #188]	@ (10040904 <__NVIC_SetPriority+0xd4>)
10040848:	1dfb      	adds	r3, r7, #7
1004084a:	781b      	ldrb	r3, [r3, #0]
1004084c:	b25b      	sxtb	r3, r3
1004084e:	089b      	lsrs	r3, r3, #2
10040850:	33c0      	adds	r3, #192	@ 0xc0
10040852:	009b      	lsls	r3, r3, #2
10040854:	589b      	ldr	r3, [r3, r2]
10040856:	1dfa      	adds	r2, r7, #7
10040858:	7812      	ldrb	r2, [r2, #0]
1004085a:	0011      	movs	r1, r2
1004085c:	2203      	movs	r2, #3
1004085e:	400a      	ands	r2, r1
10040860:	00d2      	lsls	r2, r2, #3
10040862:	21ff      	movs	r1, #255	@ 0xff
10040864:	4091      	lsls	r1, r2
10040866:	000a      	movs	r2, r1
10040868:	43d2      	mvns	r2, r2
1004086a:	401a      	ands	r2, r3
1004086c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
1004086e:	683b      	ldr	r3, [r7, #0]
10040870:	019b      	lsls	r3, r3, #6
10040872:	22ff      	movs	r2, #255	@ 0xff
10040874:	401a      	ands	r2, r3
10040876:	1dfb      	adds	r3, r7, #7
10040878:	781b      	ldrb	r3, [r3, #0]
1004087a:	0018      	movs	r0, r3
1004087c:	2303      	movs	r3, #3
1004087e:	4003      	ands	r3, r0
10040880:	00db      	lsls	r3, r3, #3
10040882:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10040884:	481f      	ldr	r0, [pc, #124]	@ (10040904 <__NVIC_SetPriority+0xd4>)
10040886:	1dfb      	adds	r3, r7, #7
10040888:	781b      	ldrb	r3, [r3, #0]
1004088a:	b25b      	sxtb	r3, r3
1004088c:	089b      	lsrs	r3, r3, #2
1004088e:	430a      	orrs	r2, r1
10040890:	33c0      	adds	r3, #192	@ 0xc0
10040892:	009b      	lsls	r3, r3, #2
10040894:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
10040896:	e031      	b.n	100408fc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10040898:	4a1b      	ldr	r2, [pc, #108]	@ (10040908 <__NVIC_SetPriority+0xd8>)
1004089a:	1dfb      	adds	r3, r7, #7
1004089c:	781b      	ldrb	r3, [r3, #0]
1004089e:	0019      	movs	r1, r3
100408a0:	230f      	movs	r3, #15
100408a2:	400b      	ands	r3, r1
100408a4:	3b08      	subs	r3, #8
100408a6:	089b      	lsrs	r3, r3, #2
100408a8:	3306      	adds	r3, #6
100408aa:	009b      	lsls	r3, r3, #2
100408ac:	18d3      	adds	r3, r2, r3
100408ae:	3304      	adds	r3, #4
100408b0:	681b      	ldr	r3, [r3, #0]
100408b2:	1dfa      	adds	r2, r7, #7
100408b4:	7812      	ldrb	r2, [r2, #0]
100408b6:	0011      	movs	r1, r2
100408b8:	2203      	movs	r2, #3
100408ba:	400a      	ands	r2, r1
100408bc:	00d2      	lsls	r2, r2, #3
100408be:	21ff      	movs	r1, #255	@ 0xff
100408c0:	4091      	lsls	r1, r2
100408c2:	000a      	movs	r2, r1
100408c4:	43d2      	mvns	r2, r2
100408c6:	401a      	ands	r2, r3
100408c8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
100408ca:	683b      	ldr	r3, [r7, #0]
100408cc:	019b      	lsls	r3, r3, #6
100408ce:	22ff      	movs	r2, #255	@ 0xff
100408d0:	401a      	ands	r2, r3
100408d2:	1dfb      	adds	r3, r7, #7
100408d4:	781b      	ldrb	r3, [r3, #0]
100408d6:	0018      	movs	r0, r3
100408d8:	2303      	movs	r3, #3
100408da:	4003      	ands	r3, r0
100408dc:	00db      	lsls	r3, r3, #3
100408de:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
100408e0:	4809      	ldr	r0, [pc, #36]	@ (10040908 <__NVIC_SetPriority+0xd8>)
100408e2:	1dfb      	adds	r3, r7, #7
100408e4:	781b      	ldrb	r3, [r3, #0]
100408e6:	001c      	movs	r4, r3
100408e8:	230f      	movs	r3, #15
100408ea:	4023      	ands	r3, r4
100408ec:	3b08      	subs	r3, #8
100408ee:	089b      	lsrs	r3, r3, #2
100408f0:	430a      	orrs	r2, r1
100408f2:	3306      	adds	r3, #6
100408f4:	009b      	lsls	r3, r3, #2
100408f6:	18c3      	adds	r3, r0, r3
100408f8:	3304      	adds	r3, #4
100408fa:	601a      	str	r2, [r3, #0]
}
100408fc:	46c0      	nop			@ (mov r8, r8)
100408fe:	46bd      	mov	sp, r7
10040900:	b003      	add	sp, #12
10040902:	bd90      	pop	{r4, r7, pc}
10040904:	e000e100 	.word	0xe000e100
10040908:	e000ed00 	.word	0xe000ed00

1004090c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
1004090c:	b580      	push	{r7, lr}
1004090e:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
10040910:	f3bf 8f4f 	dsb	sy
}
10040914:	46c0      	nop			@ (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
10040916:	4b04      	ldr	r3, [pc, #16]	@ (10040928 <__NVIC_SystemReset+0x1c>)
10040918:	4a04      	ldr	r2, [pc, #16]	@ (1004092c <__NVIC_SystemReset+0x20>)
1004091a:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
1004091c:	f3bf 8f4f 	dsb	sy
}
10040920:	46c0      	nop			@ (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
10040922:	46c0      	nop			@ (mov r8, r8)
10040924:	e7fd      	b.n	10040922 <__NVIC_SystemReset+0x16>
10040926:	46c0      	nop			@ (mov r8, r8)
10040928:	e000ed00 	.word	0xe000ed00
1004092c:	05fa0004 	.word	0x05fa0004

10040930 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
10040930:	b580      	push	{r7, lr}
10040932:	b086      	sub	sp, #24
10040934:	af00      	add	r7, sp, #0
  uint32_t mainRegulator, smpsOutVoltage, lsiBw, hsiCalib;
  uint8_t i;

  /* If the reset reason is a wakeup from power save restore the context */
  if ((RCC->CSR == 0) && ((PWR->IWUF != 0) || (PWR->WUFA != 0) || (PWR->WUFB != 0)))
10040936:	4a5e      	ldr	r2, [pc, #376]	@ (10040ab0 <SystemInit+0x180>)
10040938:	2394      	movs	r3, #148	@ 0x94
1004093a:	58d3      	ldr	r3, [r2, r3]
1004093c:	2b00      	cmp	r3, #0
1004093e:	d112      	bne.n	10040966 <SystemInit+0x36>
10040940:	4b5c      	ldr	r3, [pc, #368]	@ (10040ab4 <SystemInit+0x184>)
10040942:	691b      	ldr	r3, [r3, #16]
10040944:	2b00      	cmp	r3, #0
10040946:	d107      	bne.n	10040958 <SystemInit+0x28>
10040948:	4b5a      	ldr	r3, [pc, #360]	@ (10040ab4 <SystemInit+0x184>)
1004094a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
1004094c:	2b00      	cmp	r3, #0
1004094e:	d103      	bne.n	10040958 <SystemInit+0x28>
10040950:	4b58      	ldr	r3, [pc, #352]	@ (10040ab4 <SystemInit+0x184>)
10040952:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
10040954:	2b00      	cmp	r3, #0
10040956:	d006      	beq.n	10040966 <SystemInit+0x36>
  {
    RAM_VR.WakeupFromSleepFlag = 1; /* A wakeup from power save occurred */
10040958:	4b57      	ldr	r3, [pc, #348]	@ (10040ab8 <SystemInit+0x188>)
1004095a:	2201      	movs	r2, #1
1004095c:	609a      	str	r2, [r3, #8]
    CPUcontextRestore();            /* Restore the context */
1004095e:	f000 f909 	bl	10040b74 <CPUcontextRestore>
    /* if the context restore worked properly, we should never return here */
    while(1)
    {
      NVIC_SystemReset();
10040962:	f7ff ffd3 	bl	1004090c <__NVIC_SystemReset>

  /* Configure the Vector Table location */
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#else
  SCB->VTOR = (uint32_t) (__vector_table);
10040966:	4b55      	ldr	r3, [pc, #340]	@ (10040abc <SystemInit+0x18c>)
10040968:	4a55      	ldr	r2, [pc, #340]	@ (10040ac0 <SystemInit+0x190>)
1004096a:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */

  /* Store in RAM the AppBase information */
  RAM_VR.AppBase = (uint32_t) SCB->VTOR;
1004096c:	4b53      	ldr	r3, [pc, #332]	@ (10040abc <SystemInit+0x18c>)
1004096e:	689a      	ldr	r2, [r3, #8]
10040970:	4b51      	ldr	r3, [pc, #324]	@ (10040ab8 <SystemInit+0x188>)
10040972:	611a      	str	r2, [r3, #16]

  /* Enable all the RAM banks in retention during power save */
  SET_BIT(PWR->CR2, PWR_CR2_RAMRET1);
10040974:	4b4f      	ldr	r3, [pc, #316]	@ (10040ab4 <SystemInit+0x184>)
10040976:	685a      	ldr	r2, [r3, #4]
10040978:	4b4e      	ldr	r3, [pc, #312]	@ (10040ab4 <SystemInit+0x184>)
1004097a:	2120      	movs	r1, #32
1004097c:	430a      	orrs	r2, r1
1004097e:	605a      	str	r2, [r3, #4]

  /* Disable the GPIO retention in power save configuration */
  CLEAR_BIT(PWR->CR2, PWR_CR2_GPIORET);
10040980:	4b4c      	ldr	r3, [pc, #304]	@ (10040ab4 <SystemInit+0x184>)
10040982:	685a      	ldr	r2, [r3, #4]
10040984:	4b4b      	ldr	r3, [pc, #300]	@ (10040ab4 <SystemInit+0x184>)
10040986:	494f      	ldr	r1, [pc, #316]	@ (10040ac4 <SystemInit+0x194>)
10040988:	400a      	ands	r2, r1
1004098a:	605a      	str	r2, [r3, #4]

  /* SMPS setup */
  if ((CFG_HW_SMPS == SMPS_ON) || (CFG_HW_SMPS == SMPS_STATIC_BOF) || (CFG_HW_SMPS == SMPS_DYNAMIC_BOF))
  {
    while(READ_BIT(PWR->SR2, PWR_SR2_SMPSRDY) != PWR_SR2_SMPSRDY); // Wait until SMPS is ready
1004098c:	46c0      	nop			@ (mov r8, r8)
1004098e:	4b49      	ldr	r3, [pc, #292]	@ (10040ab4 <SystemInit+0x184>)
10040990:	695b      	ldr	r3, [r3, #20]
10040992:	2204      	movs	r2, #4
10040994:	4013      	ands	r3, r2
10040996:	2b04      	cmp	r3, #4
10040998:	d1f9      	bne.n	1004098e <SystemInit+0x5e>
    MODIFY_REG(PWR->CR5, PWR_CR5_SMPSBOMSEL, (CFG_HW_SMPS_BOM<<PWR_CR5_SMPSBOMSEL_Pos)); // Configure the SMPS BOM
1004099a:	4b46      	ldr	r3, [pc, #280]	@ (10040ab4 <SystemInit+0x184>)
1004099c:	69db      	ldr	r3, [r3, #28]
1004099e:	2230      	movs	r2, #48	@ 0x30
100409a0:	4393      	bics	r3, r2
100409a2:	001a      	movs	r2, r3
100409a4:	4b43      	ldr	r3, [pc, #268]	@ (10040ab4 <SystemInit+0x184>)
100409a6:	2120      	movs	r1, #32
100409a8:	430a      	orrs	r2, r1
100409aa:	61da      	str	r2, [r3, #28]
  }
  if ((CFG_HW_SMPS == SMPS_ON) || (CFG_HW_SMPS == SMPS_OFF))
  {
    MODIFY_REG(PWR->CR5, PWR_CR5_NOSMPS, (CFG_HW_SMPS<<PWR_CR5_NOSMPS_Pos)); // SMPS ON/OFF Configuration
100409ac:	4b41      	ldr	r3, [pc, #260]	@ (10040ab4 <SystemInit+0x184>)
100409ae:	69da      	ldr	r2, [r3, #28]
100409b0:	4b40      	ldr	r3, [pc, #256]	@ (10040ab4 <SystemInit+0x184>)
100409b2:	4945      	ldr	r1, [pc, #276]	@ (10040ac8 <SystemInit+0x198>)
100409b4:	400a      	ands	r2, r1
100409b6:	61da      	str	r2, [r3, #28]
    /* The SMPS output voltage level and SMPS BOF tuning are set to 1.4V by default */
    SET_BIT(PWR->CR5, PWR_CR5_NOSMPS_BOF);
    CLEAR_BIT(PWR->CR5, PWR_CR5_SMPS_BOF_STATIC);
    SET_BIT(PWR->CR5, PWR_CR5_SMPS_BOF_DYN);
  }
  MODIFY_REG(PWR->CR5, PWR_CR5_SMPSLPOPEN, (CFG_HW_SMPS_LOW_POWER<<PWR_CR5_SMPSLPOPEN_Pos)); // SMPS configuration during power save
100409b8:	4b3e      	ldr	r3, [pc, #248]	@ (10040ab4 <SystemInit+0x184>)
100409ba:	69da      	ldr	r2, [r3, #28]
100409bc:	4b3d      	ldr	r3, [pc, #244]	@ (10040ab4 <SystemInit+0x184>)
100409be:	2180      	movs	r1, #128	@ 0x80
100409c0:	0049      	lsls	r1, r1, #1
100409c2:	430a      	orrs	r2, r1
100409c4:	61da      	str	r2, [r3, #28]

  /* If Trimming values from engineering in flash locations are not present load default values */
  if (*(volatile uint32_t*)VALIDITY_LOCATION != VALIDITY_TAG)
100409c6:	4b41      	ldr	r3, [pc, #260]	@ (10040acc <SystemInit+0x19c>)
100409c8:	681b      	ldr	r3, [r3, #0]
100409ca:	4a41      	ldr	r2, [pc, #260]	@ (10040ad0 <SystemInit+0x1a0>)
100409cc:	4293      	cmp	r3, r2
100409ce:	d055      	beq.n	10040a7c <SystemInit+0x14c>
  {
    hsiCalib       = 0x21;
100409d0:	2321      	movs	r3, #33	@ 0x21
100409d2:	617b      	str	r3, [r7, #20]
    lsiBw          = 8;
100409d4:	2308      	movs	r3, #8
100409d6:	613b      	str	r3, [r7, #16]
    mainRegulator  = 0x03;
100409d8:	2303      	movs	r3, #3
100409da:	60fb      	str	r3, [r7, #12]
    smpsOutVoltage = 0x03;
100409dc:	2303      	movs	r3, #3
100409de:	60bb      	str	r3, [r7, #8]

    /* Set HSI Calibration Trimming value */
    MODIFY_REG(RCC->CSSWCR, RCC_CSSWCR_HSITRIMSW, hsiCalib << RCC_CSSWCR_HSITRIMSW_Pos);
100409e0:	4b33      	ldr	r3, [pc, #204]	@ (10040ab0 <SystemInit+0x180>)
100409e2:	68db      	ldr	r3, [r3, #12]
100409e4:	4a3b      	ldr	r2, [pc, #236]	@ (10040ad4 <SystemInit+0x1a4>)
100409e6:	4013      	ands	r3, r2
100409e8:	0019      	movs	r1, r3
100409ea:	697b      	ldr	r3, [r7, #20]
100409ec:	061a      	lsls	r2, r3, #24
100409ee:	4b30      	ldr	r3, [pc, #192]	@ (10040ab0 <SystemInit+0x180>)
100409f0:	430a      	orrs	r2, r1
100409f2:	60da      	str	r2, [r3, #12]
    SET_BIT(RCC->CSSWCR, RCC_CSSWCR_HSISWTRIMEN);
100409f4:	4b2e      	ldr	r3, [pc, #184]	@ (10040ab0 <SystemInit+0x180>)
100409f6:	68da      	ldr	r2, [r3, #12]
100409f8:	4b2d      	ldr	r3, [pc, #180]	@ (10040ab0 <SystemInit+0x180>)
100409fa:	2180      	movs	r1, #128	@ 0x80
100409fc:	0409      	lsls	r1, r1, #16
100409fe:	430a      	orrs	r2, r1
10040a00:	60da      	str	r2, [r3, #12]

    /* Low speed internal RC trimming value set by software */
    MODIFY_REG(RCC->CSSWCR, RCC_CSSWCR_LSISWBW, lsiBw << RCC_CSSWCR_LSISWBW_Pos);
10040a02:	4b2b      	ldr	r3, [pc, #172]	@ (10040ab0 <SystemInit+0x180>)
10040a04:	68db      	ldr	r3, [r3, #12]
10040a06:	221e      	movs	r2, #30
10040a08:	4393      	bics	r3, r2
10040a0a:	0019      	movs	r1, r3
10040a0c:	693b      	ldr	r3, [r7, #16]
10040a0e:	005a      	lsls	r2, r3, #1
10040a10:	4b27      	ldr	r3, [pc, #156]	@ (10040ab0 <SystemInit+0x180>)
10040a12:	430a      	orrs	r2, r1
10040a14:	60da      	str	r2, [r3, #12]
    SET_BIT(RCC->CSSWCR, RCC_CSSWCR_LSISWTRIMEN);
10040a16:	4b26      	ldr	r3, [pc, #152]	@ (10040ab0 <SystemInit+0x180>)
10040a18:	68da      	ldr	r2, [r3, #12]
10040a1a:	4b25      	ldr	r3, [pc, #148]	@ (10040ab0 <SystemInit+0x180>)
10040a1c:	2101      	movs	r1, #1
10040a1e:	430a      	orrs	r2, r1
10040a20:	60da      	str	r2, [r3, #12]

    /* Set Main Regulator voltage Trimming value */
    MODIFY_REG(PWR->ENGTRIM, PWR_ENGTRIM_TRIM_MR, ((mainRegulator << PWR_ENGTRIM_TRIM_MR_Pos) & PWR_ENGTRIM_TRIM_MR));
10040a22:	4a24      	ldr	r2, [pc, #144]	@ (10040ab4 <SystemInit+0x184>)
10040a24:	2394      	movs	r3, #148	@ 0x94
10040a26:	58d3      	ldr	r3, [r2, r3]
10040a28:	4a2b      	ldr	r2, [pc, #172]	@ (10040ad8 <SystemInit+0x1a8>)
10040a2a:	401a      	ands	r2, r3
10040a2c:	68fb      	ldr	r3, [r7, #12]
10040a2e:	0199      	lsls	r1, r3, #6
10040a30:	23f0      	movs	r3, #240	@ 0xf0
10040a32:	009b      	lsls	r3, r3, #2
10040a34:	400b      	ands	r3, r1
10040a36:	491f      	ldr	r1, [pc, #124]	@ (10040ab4 <SystemInit+0x184>)
10040a38:	4313      	orrs	r3, r2
10040a3a:	2294      	movs	r2, #148	@ 0x94
10040a3c:	508b      	str	r3, [r1, r2]
    SET_BIT(PWR->ENGTRIM, PWR_ENGTRIM_TRIMMREN);
10040a3e:	4a1d      	ldr	r2, [pc, #116]	@ (10040ab4 <SystemInit+0x184>)
10040a40:	2394      	movs	r3, #148	@ 0x94
10040a42:	58d3      	ldr	r3, [r2, r3]
10040a44:	491b      	ldr	r1, [pc, #108]	@ (10040ab4 <SystemInit+0x184>)
10040a46:	2220      	movs	r2, #32
10040a48:	4313      	orrs	r3, r2
10040a4a:	2294      	movs	r2, #148	@ 0x94
10040a4c:	508b      	str	r3, [r1, r2]

    /* Set SMPS output voltage Trimming value */
    MODIFY_REG(PWR->ENGTRIM, PWR_ENGTRIM_SMPS_TRIM, ((smpsOutVoltage << PWR_ENGTRIM_SMPS_TRIM_Pos) & PWR_ENGTRIM_SMPS_TRIM));
10040a4e:	4a19      	ldr	r2, [pc, #100]	@ (10040ab4 <SystemInit+0x184>)
10040a50:	2394      	movs	r3, #148	@ 0x94
10040a52:	58d3      	ldr	r3, [r2, r3]
10040a54:	4a21      	ldr	r2, [pc, #132]	@ (10040adc <SystemInit+0x1ac>)
10040a56:	401a      	ands	r2, r3
10040a58:	68bb      	ldr	r3, [r7, #8]
10040a5a:	02d9      	lsls	r1, r3, #11
10040a5c:	23e0      	movs	r3, #224	@ 0xe0
10040a5e:	019b      	lsls	r3, r3, #6
10040a60:	400b      	ands	r3, r1
10040a62:	4914      	ldr	r1, [pc, #80]	@ (10040ab4 <SystemInit+0x184>)
10040a64:	4313      	orrs	r3, r2
10040a66:	2294      	movs	r2, #148	@ 0x94
10040a68:	508b      	str	r3, [r1, r2]
    SET_BIT(PWR->ENGTRIM, PWR_ENGTRIM_SMPSTRIMEN);
10040a6a:	4a12      	ldr	r2, [pc, #72]	@ (10040ab4 <SystemInit+0x184>)
10040a6c:	2394      	movs	r3, #148	@ 0x94
10040a6e:	58d3      	ldr	r3, [r2, r3]
10040a70:	4910      	ldr	r1, [pc, #64]	@ (10040ab4 <SystemInit+0x184>)
10040a72:	2280      	movs	r2, #128	@ 0x80
10040a74:	00d2      	lsls	r2, r2, #3
10040a76:	4313      	orrs	r3, r2
10040a78:	2294      	movs	r2, #148	@ 0x94
10040a7a:	508b      	str	r3, [r1, r2]
  }

  /* Set all the interrupt with low priprity */
  for (i=0; i<32; i++)
10040a7c:	1dfb      	adds	r3, r7, #7
10040a7e:	2200      	movs	r2, #0
10040a80:	701a      	strb	r2, [r3, #0]
10040a82:	e00b      	b.n	10040a9c <SystemInit+0x16c>
  {
    NVIC_SetPriority((IRQn_Type)i, IRQ_LOW_PRIORITY);
10040a84:	1dfb      	adds	r3, r7, #7
10040a86:	781b      	ldrb	r3, [r3, #0]
10040a88:	b25b      	sxtb	r3, r3
10040a8a:	2103      	movs	r1, #3
10040a8c:	0018      	movs	r0, r3
10040a8e:	f7ff fecf 	bl	10040830 <__NVIC_SetPriority>
  for (i=0; i<32; i++)
10040a92:	1dfb      	adds	r3, r7, #7
10040a94:	781a      	ldrb	r2, [r3, #0]
10040a96:	1dfb      	adds	r3, r7, #7
10040a98:	3201      	adds	r2, #1
10040a9a:	701a      	strb	r2, [r3, #0]
10040a9c:	1dfb      	adds	r3, r7, #7
10040a9e:	781b      	ldrb	r3, [r3, #0]
10040aa0:	2b1f      	cmp	r3, #31
10040aa2:	d9ef      	bls.n	10040a84 <SystemInit+0x154>
  __ASM volatile ("cpsie i" : : : "memory");
10040aa4:	b662      	cpsie	i
}
10040aa6:	46c0      	nop			@ (mov r8, r8)
  }

  /* Enable all the irqs */
  __enable_irq();
}
10040aa8:	46c0      	nop			@ (mov r8, r8)
10040aaa:	46bd      	mov	sp, r7
10040aac:	b006      	add	sp, #24
10040aae:	bd80      	pop	{r7, pc}
10040ab0:	48400000 	.word	0x48400000
10040ab4:	48500000 	.word	0x48500000
10040ab8:	20000004 	.word	0x20000004
10040abc:	e000ed00 	.word	0xe000ed00
10040ac0:	10040000 	.word	0x10040000
10040ac4:	fffffeff 	.word	0xfffffeff
10040ac8:	fffffbff 	.word	0xfffffbff
10040acc:	10001ef8 	.word	0x10001ef8
10040ad0:	fcbceccc 	.word	0xfcbceccc
10040ad4:	c0ffffff 	.word	0xc0ffffff
10040ad8:	fffffc3f 	.word	0xfffffc3f
10040adc:	ffffc7ff 	.word	0xffffc7ff

10040ae0 <SystemCoreClockUpdate>:
  *
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
10040ae0:	b580      	push	{r7, lr}
10040ae2:	b082      	sub	sp, #8
10040ae4:	af00      	add	r7, sp, #0
  uint8_t directHSE_enabled;
  uint8_t divPrescaler;

  /* Get SYSCLK source HSE or HSI+PLL64MHz */
  directHSE_enabled = (RCC->CFGR & RCC_CFGR_HSESEL) >> RCC_CFGR_HSESEL_Pos;
10040ae6:	4b1e      	ldr	r3, [pc, #120]	@ (10040b60 <SystemCoreClockUpdate+0x80>)
10040ae8:	689b      	ldr	r3, [r3, #8]
10040aea:	085b      	lsrs	r3, r3, #1
10040aec:	b2da      	uxtb	r2, r3
10040aee:	1dfb      	adds	r3, r7, #7
10040af0:	2101      	movs	r1, #1
10040af2:	400a      	ands	r2, r1
10040af4:	701a      	strb	r2, [r3, #0]

  /* Get the clock divider */
  divPrescaler = (RCC->CFGR & RCC_CFGR_CLKSYSDIV_STATUS) >> RCC_CFGR_CLKSYSDIV_STATUS_Pos;
10040af6:	4b1a      	ldr	r3, [pc, #104]	@ (10040b60 <SystemCoreClockUpdate+0x80>)
10040af8:	689b      	ldr	r3, [r3, #8]
10040afa:	0a1b      	lsrs	r3, r3, #8
10040afc:	b2da      	uxtb	r2, r3
10040afe:	1dbb      	adds	r3, r7, #6
10040b00:	2107      	movs	r1, #7
10040b02:	400a      	ands	r2, r1
10040b04:	701a      	strb	r2, [r3, #0]

  if (directHSE_enabled)
10040b06:	1dfb      	adds	r3, r7, #7
10040b08:	781b      	ldrb	r3, [r3, #0]
10040b0a:	2b00      	cmp	r3, #0
10040b0c:	d01d      	beq.n	10040b4a <SystemCoreClockUpdate+0x6a>
  {
    switch(divPrescaler)
10040b0e:	1dbb      	adds	r3, r7, #6
10040b10:	781b      	ldrb	r3, [r3, #0]
10040b12:	2b00      	cmp	r3, #0
10040b14:	d002      	beq.n	10040b1c <SystemCoreClockUpdate+0x3c>
10040b16:	2b01      	cmp	r3, #1
10040b18:	d004      	beq.n	10040b24 <SystemCoreClockUpdate+0x44>
10040b1a:	e007      	b.n	10040b2c <SystemCoreClockUpdate+0x4c>
    {
    case 0:
      SystemCoreClock = HSE_VALUE;
10040b1c:	4b11      	ldr	r3, [pc, #68]	@ (10040b64 <SystemCoreClockUpdate+0x84>)
10040b1e:	4a12      	ldr	r2, [pc, #72]	@ (10040b68 <SystemCoreClockUpdate+0x88>)
10040b20:	601a      	str	r2, [r3, #0]
      break;
10040b22:	e019      	b.n	10040b58 <SystemCoreClockUpdate+0x78>
    case 1:
      SystemCoreClock = HSE_VALUE/2;
10040b24:	4b0f      	ldr	r3, [pc, #60]	@ (10040b64 <SystemCoreClockUpdate+0x84>)
10040b26:	4a11      	ldr	r2, [pc, #68]	@ (10040b6c <SystemCoreClockUpdate+0x8c>)
10040b28:	601a      	str	r2, [r3, #0]
      break;
10040b2a:	e015      	b.n	10040b58 <SystemCoreClockUpdate+0x78>
    default:
      SystemCoreClock = HSE_VALUE/(3*(1<<(divPrescaler-2)));
10040b2c:	1dbb      	adds	r3, r7, #6
10040b2e:	781b      	ldrb	r3, [r3, #0]
10040b30:	3b02      	subs	r3, #2
10040b32:	2203      	movs	r2, #3
10040b34:	409a      	lsls	r2, r3
10040b36:	0013      	movs	r3, r2
10040b38:	0019      	movs	r1, r3
10040b3a:	480b      	ldr	r0, [pc, #44]	@ (10040b68 <SystemCoreClockUpdate+0x88>)
10040b3c:	f7ff fac0 	bl	100400c0 <__udivsi3>
10040b40:	0003      	movs	r3, r0
10040b42:	001a      	movs	r2, r3
10040b44:	4b07      	ldr	r3, [pc, #28]	@ (10040b64 <SystemCoreClockUpdate+0x84>)
10040b46:	601a      	str	r2, [r3, #0]
      break;
10040b48:	e006      	b.n	10040b58 <SystemCoreClockUpdate+0x78>
    }
  }
  else
  {
    SystemCoreClock = HSI_VALUE >> divPrescaler;
10040b4a:	1dbb      	adds	r3, r7, #6
10040b4c:	781b      	ldrb	r3, [r3, #0]
10040b4e:	4a08      	ldr	r2, [pc, #32]	@ (10040b70 <SystemCoreClockUpdate+0x90>)
10040b50:	40da      	lsrs	r2, r3
10040b52:	4b04      	ldr	r3, [pc, #16]	@ (10040b64 <SystemCoreClockUpdate+0x84>)
10040b54:	601a      	str	r2, [r3, #0]
  }
}
10040b56:	46c0      	nop			@ (mov r8, r8)
10040b58:	46c0      	nop			@ (mov r8, r8)
10040b5a:	46bd      	mov	sp, r7
10040b5c:	b002      	add	sp, #8
10040b5e:	bd80      	pop	{r7, pc}
10040b60:	48400000 	.word	0x48400000
10040b64:	20000338 	.word	0x20000338
10040b68:	02dc6c00 	.word	0x02dc6c00
10040b6c:	016e3600 	.word	0x016e3600
10040b70:	03d09000 	.word	0x03d09000

10040b74 <CPUcontextRestore>:
  *         by popping it from the stack 
  * @param  None
  * @retval None
  */
__WEAK void CPUcontextRestore(void)
{
10040b74:	b580      	push	{r7, lr}
10040b76:	af00      	add	r7, sp, #0
}
10040b78:	46c0      	nop			@ (mov r8, r8)
10040b7a:	46bd      	mov	sp, r7
10040b7c:	bd80      	pop	{r7, pc}
	...

10040b80 <Reset_Handler>:

	.section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
10040b80:	480c      	ldr	r0, [pc, #48]	@ (10040bb4 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
10040b82:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
10040b84:	f7ff fed4 	bl	10040930 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
10040b88:	2100      	movs	r1, #0
  b  LoopCopyDataInit
10040b8a:	e003      	b.n	10040b94 <LoopCopyDataInit>

10040b8c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
10040b8c:	4b0a      	ldr	r3, [pc, #40]	@ (10040bb8 <LoopForever+0x6>)
  ldr  r3, [r3, r1]
10040b8e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
10040b90:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
10040b92:	3104      	adds	r1, #4

10040b94 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
10040b94:	4809      	ldr	r0, [pc, #36]	@ (10040bbc <LoopForever+0xa>)
  ldr  r3, =_edata
10040b96:	4b0a      	ldr	r3, [pc, #40]	@ (10040bc0 <LoopForever+0xe>)
  adds  r2, r0, r1
10040b98:	1842      	adds	r2, r0, r1
  cmp  r2, r3
10040b9a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
10040b9c:	d3f6      	bcc.n	10040b8c <CopyDataInit>
  ldr  r2, =_sbss
10040b9e:	4a09      	ldr	r2, [pc, #36]	@ (10040bc4 <LoopForever+0x12>)
  b  LoopFillZerobss
10040ba0:	e002      	b.n	10040ba8 <LoopFillZerobss>

10040ba2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
10040ba2:	2300      	movs	r3, #0
  str  r3, [r2]
10040ba4:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
10040ba6:	3204      	adds	r2, #4

10040ba8 <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
10040ba8:	4b07      	ldr	r3, [pc, #28]	@ (10040bc8 <LoopForever+0x16>)
  cmp  r2, r3
10040baa:	429a      	cmp	r2, r3
  bcc  FillZerobss
10040bac:	d3f9      	bcc.n	10040ba2 <FillZerobss>

/* Call the application's entry point.*/
  bl  main
10040bae:	f7ff fc3f 	bl	10040430 <main>

10040bb2 <LoopForever>:

LoopForever:
    b LoopForever
10040bb2:	e7fe      	b.n	10040bb2 <LoopForever>
   ldr   r0, =_estack
10040bb4:	20008000 	.word	0x20008000
  ldr  r3, =_sidata
10040bb8:	10044208 	.word	0x10044208
  ldr  r0, =_sdata
10040bbc:	20000338 	.word	0x20000338
  ldr  r3, =_edata
10040bc0:	20000374 	.word	0x20000374
  ldr  r2, =_sbss
10040bc4:	20000034 	.word	0x20000034
  ldr  r3, = _ebss
10040bc8:	20000338 	.word	0x20000338

10040bcc <ADC_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
10040bcc:	e7fe      	b.n	10040bcc <ADC_IRQHandler>
	...

10040bd0 <LL_PWR_IsEnabledPUPDCfg>:
  * @brief  Check if pull-up and pull-down configuration is enabled
  * @rmtoll CR1          APC           LL_PWR_IsEnabledPUPDCfg
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsEnabledPUPDCfg(void)
{
10040bd0:	b580      	push	{r7, lr}
10040bd2:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_APC) == (PWR_CR1_APC)) ? 1UL : 0UL);
10040bd4:	4b05      	ldr	r3, [pc, #20]	@ (10040bec <LL_PWR_IsEnabledPUPDCfg+0x1c>)
10040bd6:	681b      	ldr	r3, [r3, #0]
10040bd8:	2210      	movs	r2, #16
10040bda:	4013      	ands	r3, r2
10040bdc:	2b10      	cmp	r3, #16
10040bde:	d101      	bne.n	10040be4 <LL_PWR_IsEnabledPUPDCfg+0x14>
10040be0:	2301      	movs	r3, #1
10040be2:	e000      	b.n	10040be6 <LL_PWR_IsEnabledPUPDCfg+0x16>
10040be4:	2300      	movs	r3, #0
}
10040be6:	0018      	movs	r0, r3
10040be8:	46bd      	mov	sp, r7
10040bea:	bd80      	pop	{r7, pc}
10040bec:	48500000 	.word	0x48500000

10040bf0 <LL_PWR_EnableGPIOPullUp>:
  * @retval None
  * @note   Please refer the user manual to know which IOs are able for this
  *         feature.
  */
__STATIC_INLINE void LL_PWR_EnableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber)
{
10040bf0:	b580      	push	{r7, lr}
10040bf2:	b082      	sub	sp, #8
10040bf4:	af00      	add	r7, sp, #0
10040bf6:	6078      	str	r0, [r7, #4]
10040bf8:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(*((__IO uint32_t *)(GPIO + 4UL)), GPIONumber);
10040bfa:	687b      	ldr	r3, [r7, #4]
10040bfc:	3304      	adds	r3, #4
10040bfe:	681a      	ldr	r2, [r3, #0]
10040c00:	683b      	ldr	r3, [r7, #0]
10040c02:	43d9      	mvns	r1, r3
10040c04:	687b      	ldr	r3, [r7, #4]
10040c06:	3304      	adds	r3, #4
10040c08:	400a      	ands	r2, r1
10040c0a:	601a      	str	r2, [r3, #0]
  SET_BIT(*((__IO uint32_t *)GPIO), GPIONumber);
10040c0c:	687b      	ldr	r3, [r7, #4]
10040c0e:	6819      	ldr	r1, [r3, #0]
10040c10:	687b      	ldr	r3, [r7, #4]
10040c12:	683a      	ldr	r2, [r7, #0]
10040c14:	430a      	orrs	r2, r1
10040c16:	601a      	str	r2, [r3, #0]
}
10040c18:	46c0      	nop			@ (mov r8, r8)
10040c1a:	46bd      	mov	sp, r7
10040c1c:	b002      	add	sp, #8
10040c1e:	bd80      	pop	{r7, pc}

10040c20 <LL_AHB1_GRP1_EnableClock>:
{
10040c20:	b580      	push	{r7, lr}
10040c22:	b084      	sub	sp, #16
10040c24:	af00      	add	r7, sp, #0
10040c26:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
10040c28:	4b07      	ldr	r3, [pc, #28]	@ (10040c48 <LL_AHB1_GRP1_EnableClock+0x28>)
10040c2a:	6d19      	ldr	r1, [r3, #80]	@ 0x50
10040c2c:	4b06      	ldr	r3, [pc, #24]	@ (10040c48 <LL_AHB1_GRP1_EnableClock+0x28>)
10040c2e:	687a      	ldr	r2, [r7, #4]
10040c30:	430a      	orrs	r2, r1
10040c32:	651a      	str	r2, [r3, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
10040c34:	4b04      	ldr	r3, [pc, #16]	@ (10040c48 <LL_AHB1_GRP1_EnableClock+0x28>)
10040c36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
10040c38:	687a      	ldr	r2, [r7, #4]
10040c3a:	4013      	ands	r3, r2
10040c3c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
10040c3e:	68fb      	ldr	r3, [r7, #12]
}
10040c40:	46c0      	nop			@ (mov r8, r8)
10040c42:	46bd      	mov	sp, r7
10040c44:	b004      	add	sp, #16
10040c46:	bd80      	pop	{r7, pc}
10040c48:	48400000 	.word	0x48400000

10040c4c <LL_APB0_GRP1_EnableClock>:
{
10040c4c:	b580      	push	{r7, lr}
10040c4e:	b084      	sub	sp, #16
10040c50:	af00      	add	r7, sp, #0
10040c52:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB0ENR, Periphs);
10040c54:	4b07      	ldr	r3, [pc, #28]	@ (10040c74 <LL_APB0_GRP1_EnableClock+0x28>)
10040c56:	6d59      	ldr	r1, [r3, #84]	@ 0x54
10040c58:	4b06      	ldr	r3, [pc, #24]	@ (10040c74 <LL_APB0_GRP1_EnableClock+0x28>)
10040c5a:	687a      	ldr	r2, [r7, #4]
10040c5c:	430a      	orrs	r2, r1
10040c5e:	655a      	str	r2, [r3, #84]	@ 0x54
  tmpreg = READ_BIT(RCC->APB0ENR, Periphs);
10040c60:	4b04      	ldr	r3, [pc, #16]	@ (10040c74 <LL_APB0_GRP1_EnableClock+0x28>)
10040c62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
10040c64:	687a      	ldr	r2, [r7, #4]
10040c66:	4013      	ands	r3, r2
10040c68:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
10040c6a:	68fb      	ldr	r3, [r7, #12]
}
10040c6c:	46c0      	nop			@ (mov r8, r8)
10040c6e:	46bd      	mov	sp, r7
10040c70:	b004      	add	sp, #16
10040c72:	bd80      	pop	{r7, pc}
10040c74:	48400000 	.word	0x48400000

10040c78 <LL_APB1_GRP1_EnableClock>:
{
10040c78:	b580      	push	{r7, lr}
10040c7a:	b084      	sub	sp, #16
10040c7c:	af00      	add	r7, sp, #0
10040c7e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
10040c80:	4b07      	ldr	r3, [pc, #28]	@ (10040ca0 <LL_APB1_GRP1_EnableClock+0x28>)
10040c82:	6d99      	ldr	r1, [r3, #88]	@ 0x58
10040c84:	4b06      	ldr	r3, [pc, #24]	@ (10040ca0 <LL_APB1_GRP1_EnableClock+0x28>)
10040c86:	687a      	ldr	r2, [r7, #4]
10040c88:	430a      	orrs	r2, r1
10040c8a:	659a      	str	r2, [r3, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
10040c8c:	4b04      	ldr	r3, [pc, #16]	@ (10040ca0 <LL_APB1_GRP1_EnableClock+0x28>)
10040c8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
10040c90:	687a      	ldr	r2, [r7, #4]
10040c92:	4013      	ands	r3, r2
10040c94:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
10040c96:	68fb      	ldr	r3, [r7, #12]
}
10040c98:	46c0      	nop			@ (mov r8, r8)
10040c9a:	46bd      	mov	sp, r7
10040c9c:	b004      	add	sp, #16
10040c9e:	bd80      	pop	{r7, pc}
10040ca0:	48400000 	.word	0x48400000

10040ca4 <BSP_LED_Init>:
  *     @arg  LD2
  *     @arg  LD3
  * @retval BSP error code.
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
10040ca4:	b590      	push	{r4, r7, lr}
10040ca6:	b089      	sub	sp, #36	@ 0x24
10040ca8:	af00      	add	r7, sp, #0
10040caa:	0002      	movs	r2, r0
10040cac:	1dfb      	adds	r3, r7, #7
10040cae:	701a      	strb	r2, [r3, #0]
  GPIO_InitTypeDef GPIO_Init;

  /* Enable the GPIO_LED Clock */
  if (Led == LD1)
10040cb0:	1dfb      	adds	r3, r7, #7
10040cb2:	781b      	ldrb	r3, [r3, #0]
10040cb4:	2b00      	cmp	r3, #0
10040cb6:	d103      	bne.n	10040cc0 <BSP_LED_Init+0x1c>
  {
    LD1_GPIO_CLK_ENABLE();
10040cb8:	2004      	movs	r0, #4
10040cba:	f7ff ffb1 	bl	10040c20 <LL_AHB1_GRP1_EnableClock>
10040cbe:	e00a      	b.n	10040cd6 <BSP_LED_Init+0x32>
  }
  else if (Led == LD2)
10040cc0:	1dfb      	adds	r3, r7, #7
10040cc2:	781b      	ldrb	r3, [r3, #0]
10040cc4:	2b01      	cmp	r3, #1
10040cc6:	d103      	bne.n	10040cd0 <BSP_LED_Init+0x2c>
  {
    LD2_GPIO_CLK_ENABLE();
10040cc8:	2008      	movs	r0, #8
10040cca:	f7ff ffa9 	bl	10040c20 <LL_AHB1_GRP1_EnableClock>
10040cce:	e002      	b.n	10040cd6 <BSP_LED_Init+0x32>
  }
  else /* Led = LD3 */
  {
    LD3_GPIO_CLK_ENABLE();
10040cd0:	2008      	movs	r0, #8
10040cd2:	f7ff ffa5 	bl	10040c20 <LL_AHB1_GRP1_EnableClock>
  }

  /* configure the GPIO_LED pin */
  GPIO_Init.Pin   = LED_PIN[Led];
10040cd6:	1dfb      	adds	r3, r7, #7
10040cd8:	781a      	ldrb	r2, [r3, #0]
10040cda:	4b28      	ldr	r3, [pc, #160]	@ (10040d7c <BSP_LED_Init+0xd8>)
10040cdc:	0052      	lsls	r2, r2, #1
10040cde:	5ad3      	ldrh	r3, [r2, r3]
10040ce0:	001a      	movs	r2, r3
10040ce2:	240c      	movs	r4, #12
10040ce4:	193b      	adds	r3, r7, r4
10040ce6:	601a      	str	r2, [r3, #0]
  GPIO_Init.Mode  = GPIO_MODE_OUTPUT_PP;
10040ce8:	193b      	adds	r3, r7, r4
10040cea:	2201      	movs	r2, #1
10040cec:	605a      	str	r2, [r3, #4]
  GPIO_Init.Pull  = GPIO_PULLUP;
10040cee:	193b      	adds	r3, r7, r4
10040cf0:	2201      	movs	r2, #1
10040cf2:	609a      	str	r2, [r3, #8]
  GPIO_Init.Speed = GPIO_SPEED_FREQ_HIGH;
10040cf4:	193b      	adds	r3, r7, r4
10040cf6:	2202      	movs	r2, #2
10040cf8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_PORT[Led], &GPIO_Init);
10040cfa:	1dfb      	adds	r3, r7, #7
10040cfc:	781a      	ldrb	r2, [r3, #0]
10040cfe:	4b20      	ldr	r3, [pc, #128]	@ (10040d80 <BSP_LED_Init+0xdc>)
10040d00:	0092      	lsls	r2, r2, #2
10040d02:	58d3      	ldr	r3, [r2, r3]
10040d04:	193a      	adds	r2, r7, r4
10040d06:	0011      	movs	r1, r2
10040d08:	0018      	movs	r0, r3
10040d0a:	f000 fd9b 	bl	10041844 <HAL_GPIO_Init>

  if( LL_PWR_IsEnabledPUPDCfg() != 0)
10040d0e:	f7ff ff5f 	bl	10040bd0 <LL_PWR_IsEnabledPUPDCfg>
10040d12:	1e03      	subs	r3, r0, #0
10040d14:	d01f      	beq.n	10040d56 <BSP_LED_Init+0xb2>
  {
    if (LED_PORT[Led] == GPIOA)
10040d16:	1dfb      	adds	r3, r7, #7
10040d18:	781a      	ldrb	r2, [r3, #0]
10040d1a:	4b19      	ldr	r3, [pc, #100]	@ (10040d80 <BSP_LED_Init+0xdc>)
10040d1c:	0092      	lsls	r2, r2, #2
10040d1e:	58d2      	ldr	r2, [r2, r3]
10040d20:	2390      	movs	r3, #144	@ 0x90
10040d22:	05db      	lsls	r3, r3, #23
10040d24:	429a      	cmp	r2, r3
10040d26:	d106      	bne.n	10040d36 <BSP_LED_Init+0x92>
    {
      LL_PWR_EnableGPIOPullUp( LL_PWR_GPIO_A, GPIO_Init.Pin);
10040d28:	193b      	adds	r3, r7, r4
10040d2a:	681b      	ldr	r3, [r3, #0]
10040d2c:	4a15      	ldr	r2, [pc, #84]	@ (10040d84 <BSP_LED_Init+0xe0>)
10040d2e:	0019      	movs	r1, r3
10040d30:	0010      	movs	r0, r2
10040d32:	f7ff ff5d 	bl	10040bf0 <LL_PWR_EnableGPIOPullUp>
    }
     if (LED_PORT[Led] == GPIOB)
10040d36:	1dfb      	adds	r3, r7, #7
10040d38:	781a      	ldrb	r2, [r3, #0]
10040d3a:	4b11      	ldr	r3, [pc, #68]	@ (10040d80 <BSP_LED_Init+0xdc>)
10040d3c:	0092      	lsls	r2, r2, #2
10040d3e:	58d3      	ldr	r3, [r2, r3]
10040d40:	4a11      	ldr	r2, [pc, #68]	@ (10040d88 <BSP_LED_Init+0xe4>)
10040d42:	4293      	cmp	r3, r2
10040d44:	d107      	bne.n	10040d56 <BSP_LED_Init+0xb2>
    {
      LL_PWR_EnableGPIOPullUp( LL_PWR_GPIO_B, GPIO_Init.Pin);
10040d46:	230c      	movs	r3, #12
10040d48:	18fb      	adds	r3, r7, r3
10040d4a:	681b      	ldr	r3, [r3, #0]
10040d4c:	4a0f      	ldr	r2, [pc, #60]	@ (10040d8c <BSP_LED_Init+0xe8>)
10040d4e:	0019      	movs	r1, r3
10040d50:	0010      	movs	r0, r2
10040d52:	f7ff ff4d 	bl	10040bf0 <LL_PWR_EnableGPIOPullUp>
    }
  }

  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
10040d56:	1dfb      	adds	r3, r7, #7
10040d58:	781a      	ldrb	r2, [r3, #0]
10040d5a:	4b09      	ldr	r3, [pc, #36]	@ (10040d80 <BSP_LED_Init+0xdc>)
10040d5c:	0092      	lsls	r2, r2, #2
10040d5e:	58d0      	ldr	r0, [r2, r3]
10040d60:	1dfb      	adds	r3, r7, #7
10040d62:	781a      	ldrb	r2, [r3, #0]
10040d64:	4b05      	ldr	r3, [pc, #20]	@ (10040d7c <BSP_LED_Init+0xd8>)
10040d66:	0052      	lsls	r2, r2, #1
10040d68:	5ad3      	ldrh	r3, [r2, r3]
10040d6a:	2201      	movs	r2, #1
10040d6c:	0019      	movs	r1, r3
10040d6e:	f000 ff1e 	bl	10041bae <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
10040d72:	2300      	movs	r3, #0
}
10040d74:	0018      	movs	r0, r3
10040d76:	46bd      	mov	sp, r7
10040d78:	b009      	add	sp, #36	@ 0x24
10040d7a:	bd90      	pop	{r4, r7, pc}
10040d7c:	2000033c 	.word	0x2000033c
10040d80:	20000344 	.word	0x20000344
10040d84:	48500020 	.word	0x48500020
10040d88:	48100000 	.word	0x48100000
10040d8c:	48500028 	.word	0x48500028

10040d90 <BSP_PB_Init>:
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability
  * @retval BSP error code.
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
10040d90:	b580      	push	{r7, lr}
10040d92:	b088      	sub	sp, #32
10040d94:	af00      	add	r7, sp, #0
10040d96:	0002      	movs	r2, r0
10040d98:	1dfb      	adds	r3, r7, #7
10040d9a:	701a      	strb	r2, [r3, #0]
10040d9c:	1dbb      	adds	r3, r7, #6
10040d9e:	1c0a      	adds	r2, r1, #0
10040da0:	701a      	strb	r2, [r3, #0]
  int32_t               status = BSP_ERROR_NONE;
10040da2:	2300      	movs	r3, #0
10040da4:	61fb      	str	r3, [r7, #28]
  GPIO_InitTypeDef      GPIO_Init;

  /* Enable the BUTTON clock */
  if (Button == B1)
10040da6:	1dfb      	adds	r3, r7, #7
10040da8:	781b      	ldrb	r3, [r3, #0]
10040daa:	2b00      	cmp	r3, #0
10040dac:	d103      	bne.n	10040db6 <BSP_PB_Init+0x26>
  {
    B1_GPIO_CLK_ENABLE();
10040dae:	2004      	movs	r0, #4
10040db0:	f7ff ff36 	bl	10040c20 <LL_AHB1_GRP1_EnableClock>
10040db4:	e00a      	b.n	10040dcc <BSP_PB_Init+0x3c>
  }
  else if (Button == B2)
10040db6:	1dfb      	adds	r3, r7, #7
10040db8:	781b      	ldrb	r3, [r3, #0]
10040dba:	2b01      	cmp	r3, #1
10040dbc:	d103      	bne.n	10040dc6 <BSP_PB_Init+0x36>
  {
    B2_GPIO_CLK_ENABLE();
10040dbe:	2008      	movs	r0, #8
10040dc0:	f7ff ff2e 	bl	10040c20 <LL_AHB1_GRP1_EnableClock>
10040dc4:	e002      	b.n	10040dcc <BSP_PB_Init+0x3c>
  }
  else /* B3 */
  {
    B3_GPIO_CLK_ENABLE();
10040dc6:	2008      	movs	r0, #8
10040dc8:	f7ff ff2a 	bl	10040c20 <LL_AHB1_GRP1_EnableClock>
  }

  GPIO_Init.Pin   = BUTTON_PIN[Button];
10040dcc:	1dfb      	adds	r3, r7, #7
10040dce:	781a      	ldrb	r2, [r3, #0]
10040dd0:	4b37      	ldr	r3, [pc, #220]	@ (10040eb0 <BSP_PB_Init+0x120>)
10040dd2:	0052      	lsls	r2, r2, #1
10040dd4:	5ad3      	ldrh	r3, [r2, r3]
10040dd6:	001a      	movs	r2, r3
10040dd8:	2108      	movs	r1, #8
10040dda:	187b      	adds	r3, r7, r1
10040ddc:	601a      	str	r2, [r3, #0]
  GPIO_Init.Pull  = GPIO_PULLUP;
10040dde:	187b      	adds	r3, r7, r1
10040de0:	2201      	movs	r2, #1
10040de2:	609a      	str	r2, [r3, #8]
  GPIO_Init.Speed = GPIO_SPEED_FREQ_HIGH;
10040de4:	187b      	adds	r3, r7, r1
10040de6:	2202      	movs	r2, #2
10040de8:	60da      	str	r2, [r3, #12]

  if (ButtonMode == BUTTON_MODE_GPIO)
10040dea:	1dbb      	adds	r3, r7, #6
10040dec:	781b      	ldrb	r3, [r3, #0]
10040dee:	2b00      	cmp	r3, #0
10040df0:	d10c      	bne.n	10040e0c <BSP_PB_Init+0x7c>
  {
    /* Configure Button pin as input */
    GPIO_Init.Mode = GPIO_MODE_INPUT;
10040df2:	187b      	adds	r3, r7, r1
10040df4:	2200      	movs	r2, #0
10040df6:	605a      	str	r2, [r3, #4]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_Init);
10040df8:	1dfb      	adds	r3, r7, #7
10040dfa:	781a      	ldrb	r2, [r3, #0]
10040dfc:	4b2d      	ldr	r3, [pc, #180]	@ (10040eb4 <BSP_PB_Init+0x124>)
10040dfe:	0092      	lsls	r2, r2, #2
10040e00:	58d3      	ldr	r3, [r2, r3]
10040e02:	187a      	adds	r2, r7, r1
10040e04:	0011      	movs	r1, r2
10040e06:	0018      	movs	r0, r3
10040e08:	f000 fd1c 	bl	10041844 <HAL_GPIO_Init>
  }

  if (ButtonMode == BUTTON_MODE_EXTI)
10040e0c:	1dbb      	adds	r3, r7, #6
10040e0e:	781b      	ldrb	r3, [r3, #0]
10040e10:	2b01      	cmp	r3, #1
10040e12:	d123      	bne.n	10040e5c <BSP_PB_Init+0xcc>
  {
    __HAL_RCC_SYSCFG_CLK_ENABLE();
10040e14:	2380      	movs	r3, #128	@ 0x80
10040e16:	005b      	lsls	r3, r3, #1
10040e18:	0018      	movs	r0, r3
10040e1a:	f7ff ff17 	bl	10040c4c <LL_APB0_GRP1_EnableClock>

    /* Configure Button pin as input with External interrupt */
    GPIO_Init.Mode = GPIO_MODE_IT_FALLING;
10040e1e:	2108      	movs	r1, #8
10040e20:	187b      	adds	r3, r7, r1
10040e22:	2280      	movs	r2, #128	@ 0x80
10040e24:	0252      	lsls	r2, r2, #9
10040e26:	605a      	str	r2, [r3, #4]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_Init);
10040e28:	1dfb      	adds	r3, r7, #7
10040e2a:	781a      	ldrb	r2, [r3, #0]
10040e2c:	4b21      	ldr	r3, [pc, #132]	@ (10040eb4 <BSP_PB_Init+0x124>)
10040e2e:	0092      	lsls	r2, r2, #2
10040e30:	58d3      	ldr	r3, [r2, r3]
10040e32:	187a      	adds	r2, r7, r1
10040e34:	0011      	movs	r1, r2
10040e36:	0018      	movs	r0, r3
10040e38:	f000 fd04 	bl	10041844 <HAL_GPIO_Init>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority(BUTTON_IRQn[Button], 0x00, 0);
10040e3c:	1dfb      	adds	r3, r7, #7
10040e3e:	781b      	ldrb	r3, [r3, #0]
10040e40:	4a1d      	ldr	r2, [pc, #116]	@ (10040eb8 <BSP_PB_Init+0x128>)
10040e42:	56d3      	ldrsb	r3, [r2, r3]
10040e44:	2200      	movs	r2, #0
10040e46:	2100      	movs	r1, #0
10040e48:	0018      	movs	r0, r3
10040e4a:	f000 fcc9 	bl	100417e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(BUTTON_IRQn[Button]);
10040e4e:	1dfb      	adds	r3, r7, #7
10040e50:	781b      	ldrb	r3, [r3, #0]
10040e52:	4a19      	ldr	r2, [pc, #100]	@ (10040eb8 <BSP_PB_Init+0x128>)
10040e54:	56d3      	ldrsb	r3, [r2, r3]
10040e56:	0018      	movs	r0, r3
10040e58:	f000 fcd7 	bl	1004180a <HAL_NVIC_EnableIRQ>

  }
  if( LL_PWR_IsEnabledPUPDCfg() != 0)
10040e5c:	f7ff feb8 	bl	10040bd0 <LL_PWR_IsEnabledPUPDCfg>
10040e60:	1e03      	subs	r3, r0, #0
10040e62:	d020      	beq.n	10040ea6 <BSP_PB_Init+0x116>
  {
    if (BUTTON_PORT[Button] == GPIOA)
10040e64:	1dfb      	adds	r3, r7, #7
10040e66:	781a      	ldrb	r2, [r3, #0]
10040e68:	4b12      	ldr	r3, [pc, #72]	@ (10040eb4 <BSP_PB_Init+0x124>)
10040e6a:	0092      	lsls	r2, r2, #2
10040e6c:	58d2      	ldr	r2, [r2, r3]
10040e6e:	2390      	movs	r3, #144	@ 0x90
10040e70:	05db      	lsls	r3, r3, #23
10040e72:	429a      	cmp	r2, r3
10040e74:	d107      	bne.n	10040e86 <BSP_PB_Init+0xf6>
    {
      LL_PWR_EnableGPIOPullUp( LL_PWR_GPIO_A, GPIO_Init.Pin);
10040e76:	2308      	movs	r3, #8
10040e78:	18fb      	adds	r3, r7, r3
10040e7a:	681b      	ldr	r3, [r3, #0]
10040e7c:	4a0f      	ldr	r2, [pc, #60]	@ (10040ebc <BSP_PB_Init+0x12c>)
10040e7e:	0019      	movs	r1, r3
10040e80:	0010      	movs	r0, r2
10040e82:	f7ff feb5 	bl	10040bf0 <LL_PWR_EnableGPIOPullUp>
    }
     if (BUTTON_PORT[Button] == GPIOB)
10040e86:	1dfb      	adds	r3, r7, #7
10040e88:	781a      	ldrb	r2, [r3, #0]
10040e8a:	4b0a      	ldr	r3, [pc, #40]	@ (10040eb4 <BSP_PB_Init+0x124>)
10040e8c:	0092      	lsls	r2, r2, #2
10040e8e:	58d3      	ldr	r3, [r2, r3]
10040e90:	4a0b      	ldr	r2, [pc, #44]	@ (10040ec0 <BSP_PB_Init+0x130>)
10040e92:	4293      	cmp	r3, r2
10040e94:	d107      	bne.n	10040ea6 <BSP_PB_Init+0x116>
    {
      LL_PWR_EnableGPIOPullUp( LL_PWR_GPIO_B, GPIO_Init.Pin);
10040e96:	2308      	movs	r3, #8
10040e98:	18fb      	adds	r3, r7, r3
10040e9a:	681b      	ldr	r3, [r3, #0]
10040e9c:	4a09      	ldr	r2, [pc, #36]	@ (10040ec4 <BSP_PB_Init+0x134>)
10040e9e:	0019      	movs	r1, r3
10040ea0:	0010      	movs	r0, r2
10040ea2:	f7ff fea5 	bl	10040bf0 <LL_PWR_EnableGPIOPullUp>
    }
  }
  return status;
10040ea6:	69fb      	ldr	r3, [r7, #28]
}
10040ea8:	0018      	movs	r0, r3
10040eaa:	46bd      	mov	sp, r7
10040eac:	b008      	add	sp, #32
10040eae:	bd80      	pop	{r7, pc}
10040eb0:	20000350 	.word	0x20000350
10040eb4:	20000358 	.word	0x20000358
10040eb8:	20000364 	.word	0x20000364
10040ebc:	48500020 	.word	0x48500020
10040ec0:	48100000 	.word	0x48100000
10040ec4:	48500028 	.word	0x48500028

10040ec8 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a COM_InitTypeDef structure that contains the
  *                  configuration information for the specified COM peripheral.
  * @retval BSP error code.
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
10040ec8:	b580      	push	{r7, lr}
10040eca:	b084      	sub	sp, #16
10040ecc:	af00      	add	r7, sp, #0
10040ece:	0002      	movs	r2, r0
10040ed0:	6039      	str	r1, [r7, #0]
10040ed2:	1dfb      	adds	r3, r7, #7
10040ed4:	701a      	strb	r2, [r3, #0]
  int32_t status = BSP_ERROR_NONE;
10040ed6:	2300      	movs	r3, #0
10040ed8:	60fb      	str	r3, [r7, #12]

  if (COM_Init == NULL)
10040eda:	683b      	ldr	r3, [r7, #0]
10040edc:	2b00      	cmp	r3, #0
10040ede:	d103      	bne.n	10040ee8 <BSP_COM_Init+0x20>
  {
    status = BSP_ERROR_WRONG_PARAM;
10040ee0:	2302      	movs	r3, #2
10040ee2:	425b      	negs	r3, r3
10040ee4:	60fb      	str	r3, [r7, #12]
10040ee6:	e026      	b.n	10040f36 <BSP_COM_Init+0x6e>
  }
  else
  {
    /* Initialize COM instance */
    hcom_uart[COM].Instance = COM_UART[COM];
10040ee8:	1dfb      	adds	r3, r7, #7
10040eea:	7819      	ldrb	r1, [r3, #0]
10040eec:	1dfb      	adds	r3, r7, #7
10040eee:	781a      	ldrb	r2, [r3, #0]
10040ef0:	4b13      	ldr	r3, [pc, #76]	@ (10040f40 <BSP_COM_Init+0x78>)
10040ef2:	0089      	lsls	r1, r1, #2
10040ef4:	58c9      	ldr	r1, [r1, r3]
10040ef6:	4b13      	ldr	r3, [pc, #76]	@ (10040f44 <BSP_COM_Init+0x7c>)
10040ef8:	2094      	movs	r0, #148	@ 0x94
10040efa:	4342      	muls	r2, r0
10040efc:	50d1      	str	r1, [r2, r3]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    UART_MspInit(&hcom_uart[COM]);
10040efe:	1dfb      	adds	r3, r7, #7
10040f00:	781b      	ldrb	r3, [r3, #0]
10040f02:	2294      	movs	r2, #148	@ 0x94
10040f04:	435a      	muls	r2, r3
10040f06:	4b0f      	ldr	r3, [pc, #60]	@ (10040f44 <BSP_COM_Init+0x7c>)
10040f08:	18d3      	adds	r3, r2, r3
10040f0a:	0018      	movs	r0, r3
10040f0c:	f000 f84e 	bl	10040fac <UART_MspInit>
        status = BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if (status == BSP_ERROR_NONE)
10040f10:	68fb      	ldr	r3, [r7, #12]
10040f12:	2b00      	cmp	r3, #0
10040f14:	d10f      	bne.n	10040f36 <BSP_COM_Init+0x6e>
    {
      if (MX_USART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
10040f16:	1dfb      	adds	r3, r7, #7
10040f18:	781b      	ldrb	r3, [r3, #0]
10040f1a:	2294      	movs	r2, #148	@ 0x94
10040f1c:	435a      	muls	r2, r3
10040f1e:	4b09      	ldr	r3, [pc, #36]	@ (10040f44 <BSP_COM_Init+0x7c>)
10040f20:	18d3      	adds	r3, r2, r3
10040f22:	683a      	ldr	r2, [r7, #0]
10040f24:	0011      	movs	r1, r2
10040f26:	0018      	movs	r0, r3
10040f28:	f000 f80e 	bl	10040f48 <MX_USART1_Init>
10040f2c:	1e03      	subs	r3, r0, #0
10040f2e:	d002      	beq.n	10040f36 <BSP_COM_Init+0x6e>
      {
        status = BSP_ERROR_PERIPH_FAILURE;
10040f30:	2304      	movs	r3, #4
10040f32:	425b      	negs	r3, r3
10040f34:	60fb      	str	r3, [r7, #12]
      }
    }
  }

  return status;
10040f36:	68fb      	ldr	r3, [r7, #12]
}
10040f38:	0018      	movs	r0, r3
10040f3a:	46bd      	mov	sp, r7
10040f3c:	b004      	add	sp, #16
10040f3e:	bd80      	pop	{r7, pc}
10040f40:	20000368 	.word	0x20000368
10040f44:	20000098 	.word	0x20000098

10040f48 <MX_USART1_Init>:
  * @param  huart UART handle.
  * @param  MXInit UART initialization structure.
  * @retval HAL status.
  */
__weak HAL_StatusTypeDef MX_USART1_Init(UART_HandleTypeDef* huart, MX_UART_InitTypeDef *MXInit)
{
10040f48:	b580      	push	{r7, lr}
10040f4a:	b082      	sub	sp, #8
10040f4c:	af00      	add	r7, sp, #0
10040f4e:	6078      	str	r0, [r7, #4]
10040f50:	6039      	str	r1, [r7, #0]
  /* UART configuration */
  huart->Init.BaudRate       = MXInit->BaudRate;
10040f52:	683b      	ldr	r3, [r7, #0]
10040f54:	681a      	ldr	r2, [r3, #0]
10040f56:	687b      	ldr	r3, [r7, #4]
10040f58:	605a      	str	r2, [r3, #4]
  huart->Init.WordLength     = (uint32_t) MXInit->WordLength;
10040f5a:	683b      	ldr	r3, [r7, #0]
10040f5c:	685a      	ldr	r2, [r3, #4]
10040f5e:	687b      	ldr	r3, [r7, #4]
10040f60:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits       = (uint32_t) MXInit->StopBits;
10040f62:	683b      	ldr	r3, [r7, #0]
10040f64:	891b      	ldrh	r3, [r3, #8]
10040f66:	001a      	movs	r2, r3
10040f68:	687b      	ldr	r3, [r7, #4]
10040f6a:	60da      	str	r2, [r3, #12]
  huart->Init.Parity         = (uint32_t) MXInit->Parity;
10040f6c:	683b      	ldr	r3, [r7, #0]
10040f6e:	895b      	ldrh	r3, [r3, #10]
10040f70:	001a      	movs	r2, r3
10040f72:	687b      	ldr	r3, [r7, #4]
10040f74:	611a      	str	r2, [r3, #16]
  huart->Init.Mode           = UART_MODE_TX_RX;
10040f76:	687b      	ldr	r3, [r7, #4]
10040f78:	220c      	movs	r2, #12
10040f7a:	615a      	str	r2, [r3, #20]
  huart->Init.HwFlowCtl      = (uint32_t) MXInit->HwFlowCtl;
10040f7c:	683b      	ldr	r3, [r7, #0]
10040f7e:	899b      	ldrh	r3, [r3, #12]
10040f80:	001a      	movs	r2, r3
10040f82:	687b      	ldr	r3, [r7, #4]
10040f84:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling   = UART_OVERSAMPLING_8;
10040f86:	687b      	ldr	r3, [r7, #4]
10040f88:	2280      	movs	r2, #128	@ 0x80
10040f8a:	0212      	lsls	r2, r2, #8
10040f8c:	61da      	str	r2, [r3, #28]
  huart->Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
10040f8e:	687b      	ldr	r3, [r7, #4]
10040f90:	2200      	movs	r2, #0
10040f92:	621a      	str	r2, [r3, #32]
  huart->Init.ClockPrescaler = UART_PRESCALER_DIV1;
10040f94:	687b      	ldr	r3, [r7, #4]
10040f96:	2200      	movs	r2, #0
10040f98:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_UART_Init(huart);
10040f9a:	687b      	ldr	r3, [r7, #4]
10040f9c:	0018      	movs	r0, r3
10040f9e:	f002 f95d 	bl	1004325c <HAL_UART_Init>
10040fa2:	0003      	movs	r3, r0
}
10040fa4:	0018      	movs	r0, r3
10040fa6:	46bd      	mov	sp, r7
10040fa8:	b002      	add	sp, #8
10040faa:	bd80      	pop	{r7, pc}

10040fac <UART_MspInit>:
  * @brief  Initialize UART MSP.
  * @param  huart UART handle.
  * @retval None.
  */
static void UART_MspInit(UART_HandleTypeDef *huart)
{
10040fac:	b590      	push	{r4, r7, lr}
10040fae:	b089      	sub	sp, #36	@ 0x24
10040fb0:	af00      	add	r7, sp, #0
10040fb2:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable COM and GPIO clocks */
  COM1_TX_GPIO_CLK_ENABLE();
10040fb4:	2004      	movs	r0, #4
10040fb6:	f7ff fe33 	bl	10040c20 <LL_AHB1_GRP1_EnableClock>
  COM1_RX_GPIO_CLK_ENABLE();
10040fba:	2004      	movs	r0, #4
10040fbc:	f7ff fe30 	bl	10040c20 <LL_AHB1_GRP1_EnableClock>
  COM1_CLK_ENABLE();
10040fc0:	2380      	movs	r3, #128	@ 0x80
10040fc2:	00db      	lsls	r3, r3, #3
10040fc4:	0018      	movs	r0, r3
10040fc6:	f7ff fe57 	bl	10040c78 <LL_APB1_GRP1_EnableClock>

  /* Configure COM Tx as alternate function */
  GPIO_Init.Pin       = COM1_TX_PIN;
10040fca:	240c      	movs	r4, #12
10040fcc:	193b      	adds	r3, r7, r4
10040fce:	2202      	movs	r2, #2
10040fd0:	601a      	str	r2, [r3, #0]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
10040fd2:	193b      	adds	r3, r7, r4
10040fd4:	2202      	movs	r2, #2
10040fd6:	605a      	str	r2, [r3, #4]
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_HIGH;
10040fd8:	193b      	adds	r3, r7, r4
10040fda:	2202      	movs	r2, #2
10040fdc:	60da      	str	r2, [r3, #12]
  GPIO_Init.Pull      = GPIO_PULLUP;
10040fde:	193b      	adds	r3, r7, r4
10040fe0:	2201      	movs	r2, #1
10040fe2:	609a      	str	r2, [r3, #8]
  GPIO_Init.Alternate = COM1_TX_AF;
10040fe4:	193b      	adds	r3, r7, r4
10040fe6:	2201      	movs	r2, #1
10040fe8:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &GPIO_Init);
10040fea:	193a      	adds	r2, r7, r4
10040fec:	2390      	movs	r3, #144	@ 0x90
10040fee:	05db      	lsls	r3, r3, #23
10040ff0:	0011      	movs	r1, r2
10040ff2:	0018      	movs	r0, r3
10040ff4:	f000 fc26 	bl	10041844 <HAL_GPIO_Init>
  if( LL_PWR_IsEnabledPUPDCfg() != 0)
10040ff8:	f7ff fdea 	bl	10040bd0 <LL_PWR_IsEnabledPUPDCfg>
10040ffc:	1e03      	subs	r3, r0, #0
10040ffe:	d006      	beq.n	1004100e <UART_MspInit+0x62>
  {
    LL_PWR_EnableGPIOPullUp( LL_PWR_GPIO_A, GPIO_Init.Pin);
10041000:	193b      	adds	r3, r7, r4
10041002:	681b      	ldr	r3, [r3, #0]
10041004:	4a0b      	ldr	r2, [pc, #44]	@ (10041034 <UART_MspInit+0x88>)
10041006:	0019      	movs	r1, r3
10041008:	0010      	movs	r0, r2
1004100a:	f7ff fdf1 	bl	10040bf0 <LL_PWR_EnableGPIOPullUp>
  }
  /* Configure COM Rx as alternate function */
  GPIO_Init.Pin       = COM1_RX_PIN;
1004100e:	210c      	movs	r1, #12
10041010:	187b      	adds	r3, r7, r1
10041012:	2280      	movs	r2, #128	@ 0x80
10041014:	0212      	lsls	r2, r2, #8
10041016:	601a      	str	r2, [r3, #0]
  GPIO_Init.Alternate = COM1_RX_AF;
10041018:	187b      	adds	r3, r7, r1
1004101a:	2201      	movs	r2, #1
1004101c:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &GPIO_Init);
1004101e:	187a      	adds	r2, r7, r1
10041020:	2390      	movs	r3, #144	@ 0x90
10041022:	05db      	lsls	r3, r3, #23
10041024:	0011      	movs	r1, r2
10041026:	0018      	movs	r0, r3
10041028:	f000 fc0c 	bl	10041844 <HAL_GPIO_Init>
}
1004102c:	46c0      	nop			@ (mov r8, r8)
1004102e:	46bd      	mov	sp, r7
10041030:	b009      	add	sp, #36	@ 0x24
10041032:	bd90      	pop	{r4, r7, pc}
10041034:	48500020 	.word	0x48500020

10041038 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
10041038:	b580      	push	{r7, lr}
1004103a:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
1004103c:	46c0      	nop			@ (mov r8, r8)
1004103e:	46bd      	mov	sp, r7
10041040:	bd80      	pop	{r7, pc}
	...

10041044 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
10041044:	b580      	push	{r7, lr}
10041046:	b086      	sub	sp, #24
10041048:	af04      	add	r7, sp, #16
1004104a:	0002      	movs	r2, r0
1004104c:	1dfb      	adds	r3, r7, #7
1004104e:	701a      	strb	r2, [r3, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
10041050:	4808      	ldr	r0, [pc, #32]	@ (10041074 <ssd1306_WriteCommand+0x30>)
10041052:	2301      	movs	r3, #1
10041054:	425b      	negs	r3, r3
10041056:	9302      	str	r3, [sp, #8]
10041058:	2301      	movs	r3, #1
1004105a:	9301      	str	r3, [sp, #4]
1004105c:	1dfb      	adds	r3, r7, #7
1004105e:	9300      	str	r3, [sp, #0]
10041060:	2301      	movs	r3, #1
10041062:	2200      	movs	r2, #0
10041064:	2178      	movs	r1, #120	@ 0x78
10041066:	f000 fe65 	bl	10041d34 <HAL_I2C_Mem_Write>
}
1004106a:	46c0      	nop			@ (mov r8, r8)
1004106c:	46bd      	mov	sp, r7
1004106e:	b002      	add	sp, #8
10041070:	bd80      	pop	{r7, pc}
10041072:	46c0      	nop			@ (mov r8, r8)
10041074:	20000044 	.word	0x20000044

10041078 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
10041078:	b580      	push	{r7, lr}
1004107a:	b086      	sub	sp, #24
1004107c:	af04      	add	r7, sp, #16
1004107e:	6078      	str	r0, [r7, #4]
10041080:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
10041082:	683b      	ldr	r3, [r7, #0]
10041084:	b29b      	uxth	r3, r3
10041086:	4808      	ldr	r0, [pc, #32]	@ (100410a8 <ssd1306_WriteData+0x30>)
10041088:	2201      	movs	r2, #1
1004108a:	4252      	negs	r2, r2
1004108c:	9202      	str	r2, [sp, #8]
1004108e:	9301      	str	r3, [sp, #4]
10041090:	687b      	ldr	r3, [r7, #4]
10041092:	9300      	str	r3, [sp, #0]
10041094:	2301      	movs	r3, #1
10041096:	2240      	movs	r2, #64	@ 0x40
10041098:	2178      	movs	r1, #120	@ 0x78
1004109a:	f000 fe4b 	bl	10041d34 <HAL_I2C_Mem_Write>
}
1004109e:	46c0      	nop			@ (mov r8, r8)
100410a0:	46bd      	mov	sp, r7
100410a2:	b002      	add	sp, #8
100410a4:	bd80      	pop	{r7, pc}
100410a6:	46c0      	nop			@ (mov r8, r8)
100410a8:	20000044 	.word	0x20000044

100410ac <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
100410ac:	b580      	push	{r7, lr}
100410ae:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
100410b0:	f7ff ffc2 	bl	10041038 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
100410b4:	2064      	movs	r0, #100	@ 0x64
100410b6:	f000 fac3 	bl	10041640 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
100410ba:	2000      	movs	r0, #0
100410bc:	f000 fa14 	bl	100414e8 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
100410c0:	2020      	movs	r0, #32
100410c2:	f7ff ffbf 	bl	10041044 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
100410c6:	2000      	movs	r0, #0
100410c8:	f7ff ffbc 	bl	10041044 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
100410cc:	20b0      	movs	r0, #176	@ 0xb0
100410ce:	f7ff ffb9 	bl	10041044 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
100410d2:	20c8      	movs	r0, #200	@ 0xc8
100410d4:	f7ff ffb6 	bl	10041044 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
100410d8:	2000      	movs	r0, #0
100410da:	f7ff ffb3 	bl	10041044 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
100410de:	2010      	movs	r0, #16
100410e0:	f7ff ffb0 	bl	10041044 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
100410e4:	2040      	movs	r0, #64	@ 0x40
100410e6:	f7ff ffad 	bl	10041044 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
100410ea:	20ff      	movs	r0, #255	@ 0xff
100410ec:	f000 f9e4 	bl	100414b8 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
100410f0:	20a1      	movs	r0, #161	@ 0xa1
100410f2:	f7ff ffa7 	bl	10041044 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
100410f6:	20a6      	movs	r0, #166	@ 0xa6
100410f8:	f7ff ffa4 	bl	10041044 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
100410fc:	20a8      	movs	r0, #168	@ 0xa8
100410fe:	f7ff ffa1 	bl	10041044 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
10041102:	201f      	movs	r0, #31
10041104:	f7ff ff9e 	bl	10041044 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
10041108:	20a4      	movs	r0, #164	@ 0xa4
1004110a:	f7ff ff9b 	bl	10041044 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
1004110e:	20d3      	movs	r0, #211	@ 0xd3
10041110:	f7ff ff98 	bl	10041044 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
10041114:	2000      	movs	r0, #0
10041116:	f7ff ff95 	bl	10041044 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
1004111a:	20d5      	movs	r0, #213	@ 0xd5
1004111c:	f7ff ff92 	bl	10041044 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
10041120:	20f0      	movs	r0, #240	@ 0xf0
10041122:	f7ff ff8f 	bl	10041044 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
10041126:	20d9      	movs	r0, #217	@ 0xd9
10041128:	f7ff ff8c 	bl	10041044 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
1004112c:	2022      	movs	r0, #34	@ 0x22
1004112e:	f7ff ff89 	bl	10041044 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
10041132:	20da      	movs	r0, #218	@ 0xda
10041134:	f7ff ff86 	bl	10041044 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
10041138:	2002      	movs	r0, #2
1004113a:	f7ff ff83 	bl	10041044 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
1004113e:	20db      	movs	r0, #219	@ 0xdb
10041140:	f7ff ff80 	bl	10041044 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
10041144:	2020      	movs	r0, #32
10041146:	f7ff ff7d 	bl	10041044 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
1004114a:	208d      	movs	r0, #141	@ 0x8d
1004114c:	f7ff ff7a 	bl	10041044 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
10041150:	2014      	movs	r0, #20
10041152:	f7ff ff77 	bl	10041044 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
10041156:	2001      	movs	r0, #1
10041158:	f000 f9c6 	bl	100414e8 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
1004115c:	2000      	movs	r0, #0
1004115e:	f000 f811 	bl	10041184 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
10041162:	f000 f829 	bl	100411b8 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
10041166:	4b06      	ldr	r3, [pc, #24]	@ (10041180 <ssd1306_Init+0xd4>)
10041168:	2200      	movs	r2, #0
1004116a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
1004116c:	4b04      	ldr	r3, [pc, #16]	@ (10041180 <ssd1306_Init+0xd4>)
1004116e:	2200      	movs	r2, #0
10041170:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
10041172:	4b03      	ldr	r3, [pc, #12]	@ (10041180 <ssd1306_Init+0xd4>)
10041174:	2201      	movs	r2, #1
10041176:	711a      	strb	r2, [r3, #4]
}
10041178:	46c0      	nop			@ (mov r8, r8)
1004117a:	46bd      	mov	sp, r7
1004117c:	bd80      	pop	{r7, pc}
1004117e:	46c0      	nop			@ (mov r8, r8)
10041180:	2000032c 	.word	0x2000032c

10041184 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
10041184:	b580      	push	{r7, lr}
10041186:	b082      	sub	sp, #8
10041188:	af00      	add	r7, sp, #0
1004118a:	0002      	movs	r2, r0
1004118c:	1dfb      	adds	r3, r7, #7
1004118e:	701a      	strb	r2, [r3, #0]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
10041190:	1dfb      	adds	r3, r7, #7
10041192:	781b      	ldrb	r3, [r3, #0]
10041194:	2b00      	cmp	r3, #0
10041196:	d101      	bne.n	1004119c <ssd1306_Fill+0x18>
10041198:	2300      	movs	r3, #0
1004119a:	e000      	b.n	1004119e <ssd1306_Fill+0x1a>
1004119c:	23ff      	movs	r3, #255	@ 0xff
1004119e:	2280      	movs	r2, #128	@ 0x80
100411a0:	0092      	lsls	r2, r2, #2
100411a2:	4804      	ldr	r0, [pc, #16]	@ (100411b4 <ssd1306_Fill+0x30>)
100411a4:	0019      	movs	r1, r3
100411a6:	f002 fc53 	bl	10043a50 <memset>
}
100411aa:	46c0      	nop			@ (mov r8, r8)
100411ac:	46bd      	mov	sp, r7
100411ae:	b002      	add	sp, #8
100411b0:	bd80      	pop	{r7, pc}
100411b2:	46c0      	nop			@ (mov r8, r8)
100411b4:	2000012c 	.word	0x2000012c

100411b8 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
100411b8:	b580      	push	{r7, lr}
100411ba:	b082      	sub	sp, #8
100411bc:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
100411be:	1dfb      	adds	r3, r7, #7
100411c0:	2200      	movs	r2, #0
100411c2:	701a      	strb	r2, [r3, #0]
100411c4:	e01a      	b.n	100411fc <ssd1306_UpdateScreen+0x44>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
100411c6:	1dfb      	adds	r3, r7, #7
100411c8:	781b      	ldrb	r3, [r3, #0]
100411ca:	3b50      	subs	r3, #80	@ 0x50
100411cc:	b2db      	uxtb	r3, r3
100411ce:	0018      	movs	r0, r3
100411d0:	f7ff ff38 	bl	10041044 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
100411d4:	2000      	movs	r0, #0
100411d6:	f7ff ff35 	bl	10041044 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
100411da:	2010      	movs	r0, #16
100411dc:	f7ff ff32 	bl	10041044 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
100411e0:	1dfb      	adds	r3, r7, #7
100411e2:	781b      	ldrb	r3, [r3, #0]
100411e4:	01da      	lsls	r2, r3, #7
100411e6:	4b0a      	ldr	r3, [pc, #40]	@ (10041210 <ssd1306_UpdateScreen+0x58>)
100411e8:	18d3      	adds	r3, r2, r3
100411ea:	2180      	movs	r1, #128	@ 0x80
100411ec:	0018      	movs	r0, r3
100411ee:	f7ff ff43 	bl	10041078 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
100411f2:	1dfb      	adds	r3, r7, #7
100411f4:	781a      	ldrb	r2, [r3, #0]
100411f6:	1dfb      	adds	r3, r7, #7
100411f8:	3201      	adds	r2, #1
100411fa:	701a      	strb	r2, [r3, #0]
100411fc:	1dfb      	adds	r3, r7, #7
100411fe:	781b      	ldrb	r3, [r3, #0]
10041200:	2b03      	cmp	r3, #3
10041202:	d9e0      	bls.n	100411c6 <ssd1306_UpdateScreen+0xe>
    }
}
10041204:	46c0      	nop			@ (mov r8, r8)
10041206:	46c0      	nop			@ (mov r8, r8)
10041208:	46bd      	mov	sp, r7
1004120a:	b002      	add	sp, #8
1004120c:	bd80      	pop	{r7, pc}
1004120e:	46c0      	nop			@ (mov r8, r8)
10041210:	2000012c 	.word	0x2000012c

10041214 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
10041214:	b590      	push	{r4, r7, lr}
10041216:	b083      	sub	sp, #12
10041218:	af00      	add	r7, sp, #0
1004121a:	0004      	movs	r4, r0
1004121c:	0008      	movs	r0, r1
1004121e:	0011      	movs	r1, r2
10041220:	1dfb      	adds	r3, r7, #7
10041222:	1c22      	adds	r2, r4, #0
10041224:	701a      	strb	r2, [r3, #0]
10041226:	1dbb      	adds	r3, r7, #6
10041228:	1c02      	adds	r2, r0, #0
1004122a:	701a      	strb	r2, [r3, #0]
1004122c:	1d7b      	adds	r3, r7, #5
1004122e:	1c0a      	adds	r2, r1, #0
10041230:	701a      	strb	r2, [r3, #0]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
10041232:	1dfb      	adds	r3, r7, #7
10041234:	781b      	ldrb	r3, [r3, #0]
10041236:	b25b      	sxtb	r3, r3
10041238:	2b00      	cmp	r3, #0
1004123a:	db47      	blt.n	100412cc <ssd1306_DrawPixel+0xb8>
1004123c:	1dbb      	adds	r3, r7, #6
1004123e:	781b      	ldrb	r3, [r3, #0]
10041240:	2b1f      	cmp	r3, #31
10041242:	d843      	bhi.n	100412cc <ssd1306_DrawPixel+0xb8>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
10041244:	1d7b      	adds	r3, r7, #5
10041246:	781b      	ldrb	r3, [r3, #0]
10041248:	2b01      	cmp	r3, #1
1004124a:	d11e      	bne.n	1004128a <ssd1306_DrawPixel+0x76>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
1004124c:	1dfb      	adds	r3, r7, #7
1004124e:	781a      	ldrb	r2, [r3, #0]
10041250:	1dbb      	adds	r3, r7, #6
10041252:	781b      	ldrb	r3, [r3, #0]
10041254:	08db      	lsrs	r3, r3, #3
10041256:	b2d8      	uxtb	r0, r3
10041258:	0003      	movs	r3, r0
1004125a:	01db      	lsls	r3, r3, #7
1004125c:	18d3      	adds	r3, r2, r3
1004125e:	4a1d      	ldr	r2, [pc, #116]	@ (100412d4 <ssd1306_DrawPixel+0xc0>)
10041260:	5cd3      	ldrb	r3, [r2, r3]
10041262:	b25a      	sxtb	r2, r3
10041264:	1dbb      	adds	r3, r7, #6
10041266:	781b      	ldrb	r3, [r3, #0]
10041268:	2107      	movs	r1, #7
1004126a:	400b      	ands	r3, r1
1004126c:	2101      	movs	r1, #1
1004126e:	4099      	lsls	r1, r3
10041270:	000b      	movs	r3, r1
10041272:	b25b      	sxtb	r3, r3
10041274:	4313      	orrs	r3, r2
10041276:	b259      	sxtb	r1, r3
10041278:	1dfb      	adds	r3, r7, #7
1004127a:	781a      	ldrb	r2, [r3, #0]
1004127c:	0003      	movs	r3, r0
1004127e:	01db      	lsls	r3, r3, #7
10041280:	18d3      	adds	r3, r2, r3
10041282:	b2c9      	uxtb	r1, r1
10041284:	4a13      	ldr	r2, [pc, #76]	@ (100412d4 <ssd1306_DrawPixel+0xc0>)
10041286:	54d1      	strb	r1, [r2, r3]
10041288:	e021      	b.n	100412ce <ssd1306_DrawPixel+0xba>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
1004128a:	1dfb      	adds	r3, r7, #7
1004128c:	781a      	ldrb	r2, [r3, #0]
1004128e:	1dbb      	adds	r3, r7, #6
10041290:	781b      	ldrb	r3, [r3, #0]
10041292:	08db      	lsrs	r3, r3, #3
10041294:	b2d8      	uxtb	r0, r3
10041296:	0003      	movs	r3, r0
10041298:	01db      	lsls	r3, r3, #7
1004129a:	18d3      	adds	r3, r2, r3
1004129c:	4a0d      	ldr	r2, [pc, #52]	@ (100412d4 <ssd1306_DrawPixel+0xc0>)
1004129e:	5cd3      	ldrb	r3, [r2, r3]
100412a0:	b25b      	sxtb	r3, r3
100412a2:	1dba      	adds	r2, r7, #6
100412a4:	7812      	ldrb	r2, [r2, #0]
100412a6:	2107      	movs	r1, #7
100412a8:	400a      	ands	r2, r1
100412aa:	2101      	movs	r1, #1
100412ac:	4091      	lsls	r1, r2
100412ae:	000a      	movs	r2, r1
100412b0:	b252      	sxtb	r2, r2
100412b2:	43d2      	mvns	r2, r2
100412b4:	b252      	sxtb	r2, r2
100412b6:	4013      	ands	r3, r2
100412b8:	b259      	sxtb	r1, r3
100412ba:	1dfb      	adds	r3, r7, #7
100412bc:	781a      	ldrb	r2, [r3, #0]
100412be:	0003      	movs	r3, r0
100412c0:	01db      	lsls	r3, r3, #7
100412c2:	18d3      	adds	r3, r2, r3
100412c4:	b2c9      	uxtb	r1, r1
100412c6:	4a03      	ldr	r2, [pc, #12]	@ (100412d4 <ssd1306_DrawPixel+0xc0>)
100412c8:	54d1      	strb	r1, [r2, r3]
100412ca:	e000      	b.n	100412ce <ssd1306_DrawPixel+0xba>
        return;
100412cc:	46c0      	nop			@ (mov r8, r8)
    }
}
100412ce:	46bd      	mov	sp, r7
100412d0:	b003      	add	sp, #12
100412d2:	bd90      	pop	{r4, r7, pc}
100412d4:	2000012c 	.word	0x2000012c

100412d8 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
100412d8:	b590      	push	{r4, r7, lr}
100412da:	b089      	sub	sp, #36	@ 0x24
100412dc:	af00      	add	r7, sp, #0
100412de:	0004      	movs	r4, r0
100412e0:	0038      	movs	r0, r7
100412e2:	6001      	str	r1, [r0, #0]
100412e4:	6042      	str	r2, [r0, #4]
100412e6:	6083      	str	r3, [r0, #8]
100412e8:	210f      	movs	r1, #15
100412ea:	187b      	adds	r3, r7, r1
100412ec:	1c22      	adds	r2, r4, #0
100412ee:	701a      	strb	r2, [r3, #0]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
100412f0:	000a      	movs	r2, r1
100412f2:	18bb      	adds	r3, r7, r2
100412f4:	781b      	ldrb	r3, [r3, #0]
100412f6:	2b1f      	cmp	r3, #31
100412f8:	d903      	bls.n	10041302 <ssd1306_WriteChar+0x2a>
100412fa:	18bb      	adds	r3, r7, r2
100412fc:	781b      	ldrb	r3, [r3, #0]
100412fe:	2b7e      	cmp	r3, #126	@ 0x7e
10041300:	d901      	bls.n	10041306 <ssd1306_WriteChar+0x2e>
        return 0;
10041302:	2300      	movs	r3, #0
10041304:	e08b      	b.n	1004141e <ssd1306_WriteChar+0x146>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
10041306:	003b      	movs	r3, r7
10041308:	689b      	ldr	r3, [r3, #8]
1004130a:	2b00      	cmp	r3, #0
1004130c:	d008      	beq.n	10041320 <ssd1306_WriteChar+0x48>
1004130e:	003b      	movs	r3, r7
10041310:	689a      	ldr	r2, [r3, #8]
10041312:	230f      	movs	r3, #15
10041314:	18fb      	adds	r3, r7, r3
10041316:	781b      	ldrb	r3, [r3, #0]
10041318:	3b20      	subs	r3, #32
1004131a:	18d3      	adds	r3, r2, r3
1004131c:	781b      	ldrb	r3, [r3, #0]
1004131e:	e001      	b.n	10041324 <ssd1306_WriteChar+0x4c>
10041320:	003b      	movs	r3, r7
10041322:	781b      	ldrb	r3, [r3, #0]
10041324:	2117      	movs	r1, #23
10041326:	187a      	adds	r2, r7, r1
10041328:	7013      	strb	r3, [r2, #0]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
1004132a:	4b3f      	ldr	r3, [pc, #252]	@ (10041428 <ssd1306_WriteChar+0x150>)
1004132c:	881b      	ldrh	r3, [r3, #0]
1004132e:	001a      	movs	r2, r3
10041330:	187b      	adds	r3, r7, r1
10041332:	781b      	ldrb	r3, [r3, #0]
10041334:	18d3      	adds	r3, r2, r3
10041336:	2b80      	cmp	r3, #128	@ 0x80
10041338:	dc07      	bgt.n	1004134a <ssd1306_WriteChar+0x72>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
1004133a:	4b3b      	ldr	r3, [pc, #236]	@ (10041428 <ssd1306_WriteChar+0x150>)
1004133c:	885b      	ldrh	r3, [r3, #2]
1004133e:	001a      	movs	r2, r3
10041340:	003b      	movs	r3, r7
10041342:	785b      	ldrb	r3, [r3, #1]
10041344:	18d3      	adds	r3, r2, r3
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
10041346:	2b20      	cmp	r3, #32
10041348:	dd01      	ble.n	1004134e <ssd1306_WriteChar+0x76>
    {
        // Not enough space on current line
        return 0;
1004134a:	2300      	movs	r3, #0
1004134c:	e067      	b.n	1004141e <ssd1306_WriteChar+0x146>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
1004134e:	2300      	movs	r3, #0
10041350:	61fb      	str	r3, [r7, #28]
10041352:	e051      	b.n	100413f8 <ssd1306_WriteChar+0x120>
        b = Font.data[(ch - 32) * Font.height + i];
10041354:	003b      	movs	r3, r7
10041356:	685a      	ldr	r2, [r3, #4]
10041358:	230f      	movs	r3, #15
1004135a:	18fb      	adds	r3, r7, r3
1004135c:	781b      	ldrb	r3, [r3, #0]
1004135e:	3b20      	subs	r3, #32
10041360:	0039      	movs	r1, r7
10041362:	7849      	ldrb	r1, [r1, #1]
10041364:	434b      	muls	r3, r1
10041366:	0019      	movs	r1, r3
10041368:	69fb      	ldr	r3, [r7, #28]
1004136a:	18cb      	adds	r3, r1, r3
1004136c:	005b      	lsls	r3, r3, #1
1004136e:	18d3      	adds	r3, r2, r3
10041370:	881b      	ldrh	r3, [r3, #0]
10041372:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
10041374:	2300      	movs	r3, #0
10041376:	61bb      	str	r3, [r7, #24]
10041378:	e035      	b.n	100413e6 <ssd1306_WriteChar+0x10e>
            if((b << j) & 0x8000)  {
1004137a:	693a      	ldr	r2, [r7, #16]
1004137c:	69bb      	ldr	r3, [r7, #24]
1004137e:	409a      	lsls	r2, r3
10041380:	2380      	movs	r3, #128	@ 0x80
10041382:	021b      	lsls	r3, r3, #8
10041384:	4013      	ands	r3, r2
10041386:	d014      	beq.n	100413b2 <ssd1306_WriteChar+0xda>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
10041388:	4b27      	ldr	r3, [pc, #156]	@ (10041428 <ssd1306_WriteChar+0x150>)
1004138a:	881b      	ldrh	r3, [r3, #0]
1004138c:	b2da      	uxtb	r2, r3
1004138e:	69bb      	ldr	r3, [r7, #24]
10041390:	b2db      	uxtb	r3, r3
10041392:	18d3      	adds	r3, r2, r3
10041394:	b2d8      	uxtb	r0, r3
10041396:	4b24      	ldr	r3, [pc, #144]	@ (10041428 <ssd1306_WriteChar+0x150>)
10041398:	885b      	ldrh	r3, [r3, #2]
1004139a:	b2da      	uxtb	r2, r3
1004139c:	69fb      	ldr	r3, [r7, #28]
1004139e:	b2db      	uxtb	r3, r3
100413a0:	18d3      	adds	r3, r2, r3
100413a2:	b2d9      	uxtb	r1, r3
100413a4:	2330      	movs	r3, #48	@ 0x30
100413a6:	18fb      	adds	r3, r7, r3
100413a8:	781b      	ldrb	r3, [r3, #0]
100413aa:	001a      	movs	r2, r3
100413ac:	f7ff ff32 	bl	10041214 <ssd1306_DrawPixel>
100413b0:	e016      	b.n	100413e0 <ssd1306_WriteChar+0x108>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
100413b2:	4b1d      	ldr	r3, [pc, #116]	@ (10041428 <ssd1306_WriteChar+0x150>)
100413b4:	881b      	ldrh	r3, [r3, #0]
100413b6:	b2da      	uxtb	r2, r3
100413b8:	69bb      	ldr	r3, [r7, #24]
100413ba:	b2db      	uxtb	r3, r3
100413bc:	18d3      	adds	r3, r2, r3
100413be:	b2d8      	uxtb	r0, r3
100413c0:	4b19      	ldr	r3, [pc, #100]	@ (10041428 <ssd1306_WriteChar+0x150>)
100413c2:	885b      	ldrh	r3, [r3, #2]
100413c4:	b2da      	uxtb	r2, r3
100413c6:	69fb      	ldr	r3, [r7, #28]
100413c8:	b2db      	uxtb	r3, r3
100413ca:	18d3      	adds	r3, r2, r3
100413cc:	b2d9      	uxtb	r1, r3
100413ce:	2330      	movs	r3, #48	@ 0x30
100413d0:	18fb      	adds	r3, r7, r3
100413d2:	781b      	ldrb	r3, [r3, #0]
100413d4:	425a      	negs	r2, r3
100413d6:	4153      	adcs	r3, r2
100413d8:	b2db      	uxtb	r3, r3
100413da:	001a      	movs	r2, r3
100413dc:	f7ff ff1a 	bl	10041214 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
100413e0:	69bb      	ldr	r3, [r7, #24]
100413e2:	3301      	adds	r3, #1
100413e4:	61bb      	str	r3, [r7, #24]
100413e6:	2317      	movs	r3, #23
100413e8:	18fb      	adds	r3, r7, r3
100413ea:	781b      	ldrb	r3, [r3, #0]
100413ec:	69ba      	ldr	r2, [r7, #24]
100413ee:	429a      	cmp	r2, r3
100413f0:	d3c3      	bcc.n	1004137a <ssd1306_WriteChar+0xa2>
    for(i = 0; i < Font.height; i++) {
100413f2:	69fb      	ldr	r3, [r7, #28]
100413f4:	3301      	adds	r3, #1
100413f6:	61fb      	str	r3, [r7, #28]
100413f8:	003b      	movs	r3, r7
100413fa:	785b      	ldrb	r3, [r3, #1]
100413fc:	001a      	movs	r2, r3
100413fe:	69fb      	ldr	r3, [r7, #28]
10041400:	4293      	cmp	r3, r2
10041402:	d3a7      	bcc.n	10041354 <ssd1306_WriteChar+0x7c>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
10041404:	4b08      	ldr	r3, [pc, #32]	@ (10041428 <ssd1306_WriteChar+0x150>)
10041406:	881a      	ldrh	r2, [r3, #0]
10041408:	2317      	movs	r3, #23
1004140a:	18fb      	adds	r3, r7, r3
1004140c:	781b      	ldrb	r3, [r3, #0]
1004140e:	b29b      	uxth	r3, r3
10041410:	18d3      	adds	r3, r2, r3
10041412:	b29a      	uxth	r2, r3
10041414:	4b04      	ldr	r3, [pc, #16]	@ (10041428 <ssd1306_WriteChar+0x150>)
10041416:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
10041418:	230f      	movs	r3, #15
1004141a:	18fb      	adds	r3, r7, r3
1004141c:	781b      	ldrb	r3, [r3, #0]
}
1004141e:	0018      	movs	r0, r3
10041420:	46bd      	mov	sp, r7
10041422:	b009      	add	sp, #36	@ 0x24
10041424:	bd90      	pop	{r4, r7, pc}
10041426:	46c0      	nop			@ (mov r8, r8)
10041428:	2000032c 	.word	0x2000032c

1004142c <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
1004142c:	b580      	push	{r7, lr}
1004142e:	b086      	sub	sp, #24
10041430:	af02      	add	r7, sp, #8
10041432:	60f8      	str	r0, [r7, #12]
10041434:	0038      	movs	r0, r7
10041436:	6001      	str	r1, [r0, #0]
10041438:	6042      	str	r2, [r0, #4]
1004143a:	6083      	str	r3, [r0, #8]
    while (*str) {
1004143c:	e017      	b.n	1004146e <ssd1306_WriteString+0x42>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
1004143e:	68fb      	ldr	r3, [r7, #12]
10041440:	7818      	ldrb	r0, [r3, #0]
10041442:	003b      	movs	r3, r7
10041444:	2218      	movs	r2, #24
10041446:	18ba      	adds	r2, r7, r2
10041448:	7812      	ldrb	r2, [r2, #0]
1004144a:	9200      	str	r2, [sp, #0]
1004144c:	6819      	ldr	r1, [r3, #0]
1004144e:	685a      	ldr	r2, [r3, #4]
10041450:	689b      	ldr	r3, [r3, #8]
10041452:	f7ff ff41 	bl	100412d8 <ssd1306_WriteChar>
10041456:	0003      	movs	r3, r0
10041458:	001a      	movs	r2, r3
1004145a:	68fb      	ldr	r3, [r7, #12]
1004145c:	781b      	ldrb	r3, [r3, #0]
1004145e:	429a      	cmp	r2, r3
10041460:	d002      	beq.n	10041468 <ssd1306_WriteString+0x3c>
            // Char could not be written
            return *str;
10041462:	68fb      	ldr	r3, [r7, #12]
10041464:	781b      	ldrb	r3, [r3, #0]
10041466:	e008      	b.n	1004147a <ssd1306_WriteString+0x4e>
        }
        str++;
10041468:	68fb      	ldr	r3, [r7, #12]
1004146a:	3301      	adds	r3, #1
1004146c:	60fb      	str	r3, [r7, #12]
    while (*str) {
1004146e:	68fb      	ldr	r3, [r7, #12]
10041470:	781b      	ldrb	r3, [r3, #0]
10041472:	2b00      	cmp	r3, #0
10041474:	d1e3      	bne.n	1004143e <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
10041476:	68fb      	ldr	r3, [r7, #12]
10041478:	781b      	ldrb	r3, [r3, #0]
}
1004147a:	0018      	movs	r0, r3
1004147c:	46bd      	mov	sp, r7
1004147e:	b004      	add	sp, #16
10041480:	bd80      	pop	{r7, pc}
	...

10041484 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
10041484:	b580      	push	{r7, lr}
10041486:	b082      	sub	sp, #8
10041488:	af00      	add	r7, sp, #0
1004148a:	0002      	movs	r2, r0
1004148c:	1dfb      	adds	r3, r7, #7
1004148e:	701a      	strb	r2, [r3, #0]
10041490:	1dbb      	adds	r3, r7, #6
10041492:	1c0a      	adds	r2, r1, #0
10041494:	701a      	strb	r2, [r3, #0]
    SSD1306.CurrentX = x;
10041496:	1dfb      	adds	r3, r7, #7
10041498:	781b      	ldrb	r3, [r3, #0]
1004149a:	b29a      	uxth	r2, r3
1004149c:	4b05      	ldr	r3, [pc, #20]	@ (100414b4 <ssd1306_SetCursor+0x30>)
1004149e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
100414a0:	1dbb      	adds	r3, r7, #6
100414a2:	781b      	ldrb	r3, [r3, #0]
100414a4:	b29a      	uxth	r2, r3
100414a6:	4b03      	ldr	r3, [pc, #12]	@ (100414b4 <ssd1306_SetCursor+0x30>)
100414a8:	805a      	strh	r2, [r3, #2]
}
100414aa:	46c0      	nop			@ (mov r8, r8)
100414ac:	46bd      	mov	sp, r7
100414ae:	b002      	add	sp, #8
100414b0:	bd80      	pop	{r7, pc}
100414b2:	46c0      	nop			@ (mov r8, r8)
100414b4:	2000032c 	.word	0x2000032c

100414b8 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
100414b8:	b580      	push	{r7, lr}
100414ba:	b084      	sub	sp, #16
100414bc:	af00      	add	r7, sp, #0
100414be:	0002      	movs	r2, r0
100414c0:	1dfb      	adds	r3, r7, #7
100414c2:	701a      	strb	r2, [r3, #0]
    const uint8_t kSetContrastControlRegister = 0x81;
100414c4:	210f      	movs	r1, #15
100414c6:	187b      	adds	r3, r7, r1
100414c8:	2281      	movs	r2, #129	@ 0x81
100414ca:	701a      	strb	r2, [r3, #0]
    ssd1306_WriteCommand(kSetContrastControlRegister);
100414cc:	187b      	adds	r3, r7, r1
100414ce:	781b      	ldrb	r3, [r3, #0]
100414d0:	0018      	movs	r0, r3
100414d2:	f7ff fdb7 	bl	10041044 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
100414d6:	1dfb      	adds	r3, r7, #7
100414d8:	781b      	ldrb	r3, [r3, #0]
100414da:	0018      	movs	r0, r3
100414dc:	f7ff fdb2 	bl	10041044 <ssd1306_WriteCommand>
}
100414e0:	46c0      	nop			@ (mov r8, r8)
100414e2:	46bd      	mov	sp, r7
100414e4:	b004      	add	sp, #16
100414e6:	bd80      	pop	{r7, pc}

100414e8 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
100414e8:	b580      	push	{r7, lr}
100414ea:	b084      	sub	sp, #16
100414ec:	af00      	add	r7, sp, #0
100414ee:	0002      	movs	r2, r0
100414f0:	1dfb      	adds	r3, r7, #7
100414f2:	701a      	strb	r2, [r3, #0]
    uint8_t value;
    if (on) {
100414f4:	1dfb      	adds	r3, r7, #7
100414f6:	781b      	ldrb	r3, [r3, #0]
100414f8:	2b00      	cmp	r3, #0
100414fa:	d007      	beq.n	1004150c <ssd1306_SetDisplayOn+0x24>
        value = 0xAF;   // Display on
100414fc:	230f      	movs	r3, #15
100414fe:	18fb      	adds	r3, r7, r3
10041500:	22af      	movs	r2, #175	@ 0xaf
10041502:	701a      	strb	r2, [r3, #0]
        SSD1306.DisplayOn = 1;
10041504:	4b0a      	ldr	r3, [pc, #40]	@ (10041530 <ssd1306_SetDisplayOn+0x48>)
10041506:	2201      	movs	r2, #1
10041508:	715a      	strb	r2, [r3, #5]
1004150a:	e006      	b.n	1004151a <ssd1306_SetDisplayOn+0x32>
    } else {
        value = 0xAE;   // Display off
1004150c:	230f      	movs	r3, #15
1004150e:	18fb      	adds	r3, r7, r3
10041510:	22ae      	movs	r2, #174	@ 0xae
10041512:	701a      	strb	r2, [r3, #0]
        SSD1306.DisplayOn = 0;
10041514:	4b06      	ldr	r3, [pc, #24]	@ (10041530 <ssd1306_SetDisplayOn+0x48>)
10041516:	2200      	movs	r2, #0
10041518:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
1004151a:	230f      	movs	r3, #15
1004151c:	18fb      	adds	r3, r7, r3
1004151e:	781b      	ldrb	r3, [r3, #0]
10041520:	0018      	movs	r0, r3
10041522:	f7ff fd8f 	bl	10041044 <ssd1306_WriteCommand>
}
10041526:	46c0      	nop			@ (mov r8, r8)
10041528:	46bd      	mov	sp, r7
1004152a:	b004      	add	sp, #16
1004152c:	bd80      	pop	{r7, pc}
1004152e:	46c0      	nop			@ (mov r8, r8)
10041530:	2000032c 	.word	0x2000032c

10041534 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
10041534:	b580      	push	{r7, lr}
10041536:	b082      	sub	sp, #8
10041538:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
1004153a:	1dfb      	adds	r3, r7, #7
1004153c:	2200      	movs	r2, #0
1004153e:	701a      	strb	r2, [r3, #0]

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
10041540:	2003      	movs	r0, #3
10041542:	f000 f80f 	bl	10041564 <HAL_InitTick>
10041546:	1e03      	subs	r3, r0, #0
10041548:	d003      	beq.n	10041552 <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
1004154a:	1dfb      	adds	r3, r7, #7
1004154c:	2201      	movs	r2, #1
1004154e:	701a      	strb	r2, [r3, #0]
10041550:	e001      	b.n	10041556 <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
10041552:	f7ff f90b 	bl	1004076c <HAL_MspInit>
  }

  /* Return function status */
  return status;
10041556:	1dfb      	adds	r3, r7, #7
10041558:	781b      	ldrb	r3, [r3, #0]
}
1004155a:	0018      	movs	r0, r3
1004155c:	46bd      	mov	sp, r7
1004155e:	b002      	add	sp, #8
10041560:	bd80      	pop	{r7, pc}
	...

10041564 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
10041564:	b590      	push	{r4, r7, lr}
10041566:	b085      	sub	sp, #20
10041568:	af00      	add	r7, sp, #0
1004156a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
1004156c:	230f      	movs	r3, #15
1004156e:	18fb      	adds	r3, r7, r3
10041570:	2200      	movs	r2, #0
10041572:	701a      	strb	r2, [r3, #0]

  if (uwTickFreq != 0U)
10041574:	4b1d      	ldr	r3, [pc, #116]	@ (100415ec <HAL_InitTick+0x88>)
10041576:	781b      	ldrb	r3, [r3, #0]
10041578:	2b00      	cmp	r3, #0
1004157a:	d02c      	beq.n	100415d6 <HAL_InitTick+0x72>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetSysClockFreq() / (1000U / uwTickFreq)) == 0U)
1004157c:	f001 fcd4 	bl	10042f28 <HAL_RCC_GetSysClockFreq>
10041580:	0004      	movs	r4, r0
10041582:	4b1a      	ldr	r3, [pc, #104]	@ (100415ec <HAL_InitTick+0x88>)
10041584:	781b      	ldrb	r3, [r3, #0]
10041586:	0019      	movs	r1, r3
10041588:	23fa      	movs	r3, #250	@ 0xfa
1004158a:	0098      	lsls	r0, r3, #2
1004158c:	f7fe fd98 	bl	100400c0 <__udivsi3>
10041590:	0003      	movs	r3, r0
10041592:	0019      	movs	r1, r3
10041594:	0020      	movs	r0, r4
10041596:	f7fe fd93 	bl	100400c0 <__udivsi3>
1004159a:	0003      	movs	r3, r0
1004159c:	0018      	movs	r0, r3
1004159e:	f000 f944 	bl	1004182a <HAL_SYSTICK_Config>
100415a2:	1e03      	subs	r3, r0, #0
100415a4:	d112      	bne.n	100415cc <HAL_InitTick+0x68>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
100415a6:	687b      	ldr	r3, [r7, #4]
100415a8:	2b03      	cmp	r3, #3
100415aa:	d80a      	bhi.n	100415c2 <HAL_InitTick+0x5e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
100415ac:	6879      	ldr	r1, [r7, #4]
100415ae:	2301      	movs	r3, #1
100415b0:	425b      	negs	r3, r3
100415b2:	2200      	movs	r2, #0
100415b4:	0018      	movs	r0, r3
100415b6:	f000 f913 	bl	100417e0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
100415ba:	4b0d      	ldr	r3, [pc, #52]	@ (100415f0 <HAL_InitTick+0x8c>)
100415bc:	687a      	ldr	r2, [r7, #4]
100415be:	601a      	str	r2, [r3, #0]
100415c0:	e00d      	b.n	100415de <HAL_InitTick+0x7a>
      }
      else
      {
        status = HAL_ERROR;
100415c2:	230f      	movs	r3, #15
100415c4:	18fb      	adds	r3, r7, r3
100415c6:	2201      	movs	r2, #1
100415c8:	701a      	strb	r2, [r3, #0]
100415ca:	e008      	b.n	100415de <HAL_InitTick+0x7a>
      }
    }
    else
    {
      status = HAL_ERROR;
100415cc:	230f      	movs	r3, #15
100415ce:	18fb      	adds	r3, r7, r3
100415d0:	2201      	movs	r2, #1
100415d2:	701a      	strb	r2, [r3, #0]
100415d4:	e003      	b.n	100415de <HAL_InitTick+0x7a>
    }
  }
  else
  {
    status = HAL_ERROR;
100415d6:	230f      	movs	r3, #15
100415d8:	18fb      	adds	r3, r7, r3
100415da:	2201      	movs	r2, #1
100415dc:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
100415de:	230f      	movs	r3, #15
100415e0:	18fb      	adds	r3, r7, r3
100415e2:	781b      	ldrb	r3, [r3, #0]
}
100415e4:	0018      	movs	r0, r3
100415e6:	46bd      	mov	sp, r7
100415e8:	b005      	add	sp, #20
100415ea:	bd90      	pop	{r4, r7, pc}
100415ec:	20000370 	.word	0x20000370
100415f0:	2000036c 	.word	0x2000036c

100415f4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
100415f4:	b580      	push	{r7, lr}
100415f6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
100415f8:	4b05      	ldr	r3, [pc, #20]	@ (10041610 <HAL_IncTick+0x1c>)
100415fa:	781b      	ldrb	r3, [r3, #0]
100415fc:	001a      	movs	r2, r3
100415fe:	4b05      	ldr	r3, [pc, #20]	@ (10041614 <HAL_IncTick+0x20>)
10041600:	681b      	ldr	r3, [r3, #0]
10041602:	18d2      	adds	r2, r2, r3
10041604:	4b03      	ldr	r3, [pc, #12]	@ (10041614 <HAL_IncTick+0x20>)
10041606:	601a      	str	r2, [r3, #0]
}
10041608:	46c0      	nop			@ (mov r8, r8)
1004160a:	46bd      	mov	sp, r7
1004160c:	bd80      	pop	{r7, pc}
1004160e:	46c0      	nop			@ (mov r8, r8)
10041610:	20000370 	.word	0x20000370
10041614:	20000334 	.word	0x20000334

10041618 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
10041618:	b580      	push	{r7, lr}
1004161a:	af00      	add	r7, sp, #0
  return uwTick;
1004161c:	4b02      	ldr	r3, [pc, #8]	@ (10041628 <HAL_GetTick+0x10>)
1004161e:	681b      	ldr	r3, [r3, #0]
}
10041620:	0018      	movs	r0, r3
10041622:	46bd      	mov	sp, r7
10041624:	bd80      	pop	{r7, pc}
10041626:	46c0      	nop			@ (mov r8, r8)
10041628:	20000334 	.word	0x20000334

1004162c <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
1004162c:	b580      	push	{r7, lr}
1004162e:	af00      	add	r7, sp, #0
  return uwTickPrio;
10041630:	4b02      	ldr	r3, [pc, #8]	@ (1004163c <HAL_GetTickPrio+0x10>)
10041632:	681b      	ldr	r3, [r3, #0]
}
10041634:	0018      	movs	r0, r3
10041636:	46bd      	mov	sp, r7
10041638:	bd80      	pop	{r7, pc}
1004163a:	46c0      	nop			@ (mov r8, r8)
1004163c:	2000036c 	.word	0x2000036c

10041640 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
10041640:	b580      	push	{r7, lr}
10041642:	b084      	sub	sp, #16
10041644:	af00      	add	r7, sp, #0
10041646:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
10041648:	f7ff ffe6 	bl	10041618 <HAL_GetTick>
1004164c:	0003      	movs	r3, r0
1004164e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
10041650:	687b      	ldr	r3, [r7, #4]
10041652:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
10041654:	68fb      	ldr	r3, [r7, #12]
10041656:	3301      	adds	r3, #1
10041658:	d005      	beq.n	10041666 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
1004165a:	4b0a      	ldr	r3, [pc, #40]	@ (10041684 <HAL_Delay+0x44>)
1004165c:	781b      	ldrb	r3, [r3, #0]
1004165e:	001a      	movs	r2, r3
10041660:	68fb      	ldr	r3, [r7, #12]
10041662:	189b      	adds	r3, r3, r2
10041664:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
10041666:	46c0      	nop			@ (mov r8, r8)
10041668:	f7ff ffd6 	bl	10041618 <HAL_GetTick>
1004166c:	0002      	movs	r2, r0
1004166e:	68bb      	ldr	r3, [r7, #8]
10041670:	1ad3      	subs	r3, r2, r3
10041672:	68fa      	ldr	r2, [r7, #12]
10041674:	429a      	cmp	r2, r3
10041676:	d8f7      	bhi.n	10041668 <HAL_Delay+0x28>
  {
  }
}
10041678:	46c0      	nop			@ (mov r8, r8)
1004167a:	46c0      	nop			@ (mov r8, r8)
1004167c:	46bd      	mov	sp, r7
1004167e:	b004      	add	sp, #16
10041680:	bd80      	pop	{r7, pc}
10041682:	46c0      	nop			@ (mov r8, r8)
10041684:	20000370 	.word	0x20000370

10041688 <__NVIC_EnableIRQ>:
{
10041688:	b580      	push	{r7, lr}
1004168a:	b082      	sub	sp, #8
1004168c:	af00      	add	r7, sp, #0
1004168e:	0002      	movs	r2, r0
10041690:	1dfb      	adds	r3, r7, #7
10041692:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
10041694:	1dfb      	adds	r3, r7, #7
10041696:	781b      	ldrb	r3, [r3, #0]
10041698:	2b7f      	cmp	r3, #127	@ 0x7f
1004169a:	d809      	bhi.n	100416b0 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1004169c:	1dfb      	adds	r3, r7, #7
1004169e:	781b      	ldrb	r3, [r3, #0]
100416a0:	001a      	movs	r2, r3
100416a2:	231f      	movs	r3, #31
100416a4:	401a      	ands	r2, r3
100416a6:	4b04      	ldr	r3, [pc, #16]	@ (100416b8 <__NVIC_EnableIRQ+0x30>)
100416a8:	2101      	movs	r1, #1
100416aa:	4091      	lsls	r1, r2
100416ac:	000a      	movs	r2, r1
100416ae:	601a      	str	r2, [r3, #0]
}
100416b0:	46c0      	nop			@ (mov r8, r8)
100416b2:	46bd      	mov	sp, r7
100416b4:	b002      	add	sp, #8
100416b6:	bd80      	pop	{r7, pc}
100416b8:	e000e100 	.word	0xe000e100

100416bc <__NVIC_SetPriority>:
{
100416bc:	b590      	push	{r4, r7, lr}
100416be:	b083      	sub	sp, #12
100416c0:	af00      	add	r7, sp, #0
100416c2:	0002      	movs	r2, r0
100416c4:	6039      	str	r1, [r7, #0]
100416c6:	1dfb      	adds	r3, r7, #7
100416c8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
100416ca:	1dfb      	adds	r3, r7, #7
100416cc:	781b      	ldrb	r3, [r3, #0]
100416ce:	2b7f      	cmp	r3, #127	@ 0x7f
100416d0:	d828      	bhi.n	10041724 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
100416d2:	4a2f      	ldr	r2, [pc, #188]	@ (10041790 <__NVIC_SetPriority+0xd4>)
100416d4:	1dfb      	adds	r3, r7, #7
100416d6:	781b      	ldrb	r3, [r3, #0]
100416d8:	b25b      	sxtb	r3, r3
100416da:	089b      	lsrs	r3, r3, #2
100416dc:	33c0      	adds	r3, #192	@ 0xc0
100416de:	009b      	lsls	r3, r3, #2
100416e0:	589b      	ldr	r3, [r3, r2]
100416e2:	1dfa      	adds	r2, r7, #7
100416e4:	7812      	ldrb	r2, [r2, #0]
100416e6:	0011      	movs	r1, r2
100416e8:	2203      	movs	r2, #3
100416ea:	400a      	ands	r2, r1
100416ec:	00d2      	lsls	r2, r2, #3
100416ee:	21ff      	movs	r1, #255	@ 0xff
100416f0:	4091      	lsls	r1, r2
100416f2:	000a      	movs	r2, r1
100416f4:	43d2      	mvns	r2, r2
100416f6:	401a      	ands	r2, r3
100416f8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
100416fa:	683b      	ldr	r3, [r7, #0]
100416fc:	019b      	lsls	r3, r3, #6
100416fe:	22ff      	movs	r2, #255	@ 0xff
10041700:	401a      	ands	r2, r3
10041702:	1dfb      	adds	r3, r7, #7
10041704:	781b      	ldrb	r3, [r3, #0]
10041706:	0018      	movs	r0, r3
10041708:	2303      	movs	r3, #3
1004170a:	4003      	ands	r3, r0
1004170c:	00db      	lsls	r3, r3, #3
1004170e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10041710:	481f      	ldr	r0, [pc, #124]	@ (10041790 <__NVIC_SetPriority+0xd4>)
10041712:	1dfb      	adds	r3, r7, #7
10041714:	781b      	ldrb	r3, [r3, #0]
10041716:	b25b      	sxtb	r3, r3
10041718:	089b      	lsrs	r3, r3, #2
1004171a:	430a      	orrs	r2, r1
1004171c:	33c0      	adds	r3, #192	@ 0xc0
1004171e:	009b      	lsls	r3, r3, #2
10041720:	501a      	str	r2, [r3, r0]
}
10041722:	e031      	b.n	10041788 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10041724:	4a1b      	ldr	r2, [pc, #108]	@ (10041794 <__NVIC_SetPriority+0xd8>)
10041726:	1dfb      	adds	r3, r7, #7
10041728:	781b      	ldrb	r3, [r3, #0]
1004172a:	0019      	movs	r1, r3
1004172c:	230f      	movs	r3, #15
1004172e:	400b      	ands	r3, r1
10041730:	3b08      	subs	r3, #8
10041732:	089b      	lsrs	r3, r3, #2
10041734:	3306      	adds	r3, #6
10041736:	009b      	lsls	r3, r3, #2
10041738:	18d3      	adds	r3, r2, r3
1004173a:	3304      	adds	r3, #4
1004173c:	681b      	ldr	r3, [r3, #0]
1004173e:	1dfa      	adds	r2, r7, #7
10041740:	7812      	ldrb	r2, [r2, #0]
10041742:	0011      	movs	r1, r2
10041744:	2203      	movs	r2, #3
10041746:	400a      	ands	r2, r1
10041748:	00d2      	lsls	r2, r2, #3
1004174a:	21ff      	movs	r1, #255	@ 0xff
1004174c:	4091      	lsls	r1, r2
1004174e:	000a      	movs	r2, r1
10041750:	43d2      	mvns	r2, r2
10041752:	401a      	ands	r2, r3
10041754:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
10041756:	683b      	ldr	r3, [r7, #0]
10041758:	019b      	lsls	r3, r3, #6
1004175a:	22ff      	movs	r2, #255	@ 0xff
1004175c:	401a      	ands	r2, r3
1004175e:	1dfb      	adds	r3, r7, #7
10041760:	781b      	ldrb	r3, [r3, #0]
10041762:	0018      	movs	r0, r3
10041764:	2303      	movs	r3, #3
10041766:	4003      	ands	r3, r0
10041768:	00db      	lsls	r3, r3, #3
1004176a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
1004176c:	4809      	ldr	r0, [pc, #36]	@ (10041794 <__NVIC_SetPriority+0xd8>)
1004176e:	1dfb      	adds	r3, r7, #7
10041770:	781b      	ldrb	r3, [r3, #0]
10041772:	001c      	movs	r4, r3
10041774:	230f      	movs	r3, #15
10041776:	4023      	ands	r3, r4
10041778:	3b08      	subs	r3, #8
1004177a:	089b      	lsrs	r3, r3, #2
1004177c:	430a      	orrs	r2, r1
1004177e:	3306      	adds	r3, #6
10041780:	009b      	lsls	r3, r3, #2
10041782:	18c3      	adds	r3, r0, r3
10041784:	3304      	adds	r3, #4
10041786:	601a      	str	r2, [r3, #0]
}
10041788:	46c0      	nop			@ (mov r8, r8)
1004178a:	46bd      	mov	sp, r7
1004178c:	b003      	add	sp, #12
1004178e:	bd90      	pop	{r4, r7, pc}
10041790:	e000e100 	.word	0xe000e100
10041794:	e000ed00 	.word	0xe000ed00

10041798 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
10041798:	b580      	push	{r7, lr}
1004179a:	b082      	sub	sp, #8
1004179c:	af00      	add	r7, sp, #0
1004179e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
100417a0:	687b      	ldr	r3, [r7, #4]
100417a2:	1e5a      	subs	r2, r3, #1
100417a4:	2380      	movs	r3, #128	@ 0x80
100417a6:	045b      	lsls	r3, r3, #17
100417a8:	429a      	cmp	r2, r3
100417aa:	d301      	bcc.n	100417b0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
100417ac:	2301      	movs	r3, #1
100417ae:	e010      	b.n	100417d2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
100417b0:	4b0a      	ldr	r3, [pc, #40]	@ (100417dc <SysTick_Config+0x44>)
100417b2:	687a      	ldr	r2, [r7, #4]
100417b4:	3a01      	subs	r2, #1
100417b6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
100417b8:	2301      	movs	r3, #1
100417ba:	425b      	negs	r3, r3
100417bc:	2103      	movs	r1, #3
100417be:	0018      	movs	r0, r3
100417c0:	f7ff ff7c 	bl	100416bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
100417c4:	4b05      	ldr	r3, [pc, #20]	@ (100417dc <SysTick_Config+0x44>)
100417c6:	2200      	movs	r2, #0
100417c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
100417ca:	4b04      	ldr	r3, [pc, #16]	@ (100417dc <SysTick_Config+0x44>)
100417cc:	2207      	movs	r2, #7
100417ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
100417d0:	2300      	movs	r3, #0
}
100417d2:	0018      	movs	r0, r3
100417d4:	46bd      	mov	sp, r7
100417d6:	b002      	add	sp, #8
100417d8:	bd80      	pop	{r7, pc}
100417da:	46c0      	nop			@ (mov r8, r8)
100417dc:	e000e010 	.word	0xe000e010

100417e0 <HAL_NVIC_SetPriority>:
  *         with stm32wl3x devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
100417e0:	b580      	push	{r7, lr}
100417e2:	b084      	sub	sp, #16
100417e4:	af00      	add	r7, sp, #0
100417e6:	60b9      	str	r1, [r7, #8]
100417e8:	607a      	str	r2, [r7, #4]
100417ea:	210f      	movs	r1, #15
100417ec:	187b      	adds	r3, r7, r1
100417ee:	1c02      	adds	r2, r0, #0
100417f0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
100417f2:	68ba      	ldr	r2, [r7, #8]
100417f4:	187b      	adds	r3, r7, r1
100417f6:	781b      	ldrb	r3, [r3, #0]
100417f8:	b25b      	sxtb	r3, r3
100417fa:	0011      	movs	r1, r2
100417fc:	0018      	movs	r0, r3
100417fe:	f7ff ff5d 	bl	100416bc <__NVIC_SetPriority>
}
10041802:	46c0      	nop			@ (mov r8, r8)
10041804:	46bd      	mov	sp, r7
10041806:	b004      	add	sp, #16
10041808:	bd80      	pop	{r7, pc}

1004180a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file)
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
1004180a:	b580      	push	{r7, lr}
1004180c:	b082      	sub	sp, #8
1004180e:	af00      	add	r7, sp, #0
10041810:	0002      	movs	r2, r0
10041812:	1dfb      	adds	r3, r7, #7
10041814:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
10041816:	1dfb      	adds	r3, r7, #7
10041818:	781b      	ldrb	r3, [r3, #0]
1004181a:	b25b      	sxtb	r3, r3
1004181c:	0018      	movs	r0, r3
1004181e:	f7ff ff33 	bl	10041688 <__NVIC_EnableIRQ>
}
10041822:	46c0      	nop			@ (mov r8, r8)
10041824:	46bd      	mov	sp, r7
10041826:	b002      	add	sp, #8
10041828:	bd80      	pop	{r7, pc}

1004182a <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
1004182a:	b580      	push	{r7, lr}
1004182c:	b082      	sub	sp, #8
1004182e:	af00      	add	r7, sp, #0
10041830:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
10041832:	687b      	ldr	r3, [r7, #4]
10041834:	0018      	movs	r0, r3
10041836:	f7ff ffaf 	bl	10041798 <SysTick_Config>
1004183a:	0003      	movs	r3, r0
}
1004183c:	0018      	movs	r0, r3
1004183e:	46bd      	mov	sp, r7
10041840:	b002      	add	sp, #8
10041842:	bd80      	pop	{r7, pc}

10041844 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
10041844:	b580      	push	{r7, lr}
10041846:	b086      	sub	sp, #24
10041848:	af00      	add	r7, sp, #0
1004184a:	6078      	str	r0, [r7, #4]
1004184c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
1004184e:	2300      	movs	r3, #0
10041850:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
10041852:	e1a0      	b.n	10041b96 <HAL_GPIO_Init+0x352>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
10041854:	683b      	ldr	r3, [r7, #0]
10041856:	681b      	ldr	r3, [r3, #0]
10041858:	2101      	movs	r1, #1
1004185a:	697a      	ldr	r2, [r7, #20]
1004185c:	4091      	lsls	r1, r2
1004185e:	000a      	movs	r2, r1
10041860:	4013      	ands	r3, r2
10041862:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
10041864:	68fb      	ldr	r3, [r7, #12]
10041866:	2b00      	cmp	r3, #0
10041868:	d100      	bne.n	1004186c <HAL_GPIO_Init+0x28>
1004186a:	e191      	b.n	10041b90 <HAL_GPIO_Init+0x34c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
1004186c:	683b      	ldr	r3, [r7, #0]
1004186e:	685b      	ldr	r3, [r3, #4]
10041870:	2203      	movs	r2, #3
10041872:	4013      	ands	r3, r2
10041874:	2b01      	cmp	r3, #1
10041876:	d005      	beq.n	10041884 <HAL_GPIO_Init+0x40>
10041878:	683b      	ldr	r3, [r7, #0]
1004187a:	685b      	ldr	r3, [r3, #4]
1004187c:	2203      	movs	r2, #3
1004187e:	4013      	ands	r3, r2
10041880:	2b02      	cmp	r3, #2
10041882:	d130      	bne.n	100418e6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
10041884:	687b      	ldr	r3, [r7, #4]
10041886:	689b      	ldr	r3, [r3, #8]
10041888:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
1004188a:	697b      	ldr	r3, [r7, #20]
1004188c:	005b      	lsls	r3, r3, #1
1004188e:	2203      	movs	r2, #3
10041890:	409a      	lsls	r2, r3
10041892:	0013      	movs	r3, r2
10041894:	43da      	mvns	r2, r3
10041896:	693b      	ldr	r3, [r7, #16]
10041898:	4013      	ands	r3, r2
1004189a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
1004189c:	683b      	ldr	r3, [r7, #0]
1004189e:	68da      	ldr	r2, [r3, #12]
100418a0:	697b      	ldr	r3, [r7, #20]
100418a2:	005b      	lsls	r3, r3, #1
100418a4:	409a      	lsls	r2, r3
100418a6:	0013      	movs	r3, r2
100418a8:	693a      	ldr	r2, [r7, #16]
100418aa:	4313      	orrs	r3, r2
100418ac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
100418ae:	687b      	ldr	r3, [r7, #4]
100418b0:	693a      	ldr	r2, [r7, #16]
100418b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
100418b4:	687b      	ldr	r3, [r7, #4]
100418b6:	685b      	ldr	r3, [r3, #4]
100418b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
100418ba:	2201      	movs	r2, #1
100418bc:	697b      	ldr	r3, [r7, #20]
100418be:	409a      	lsls	r2, r3
100418c0:	0013      	movs	r3, r2
100418c2:	43da      	mvns	r2, r3
100418c4:	693b      	ldr	r3, [r7, #16]
100418c6:	4013      	ands	r3, r2
100418c8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
100418ca:	683b      	ldr	r3, [r7, #0]
100418cc:	685b      	ldr	r3, [r3, #4]
100418ce:	091b      	lsrs	r3, r3, #4
100418d0:	2201      	movs	r2, #1
100418d2:	401a      	ands	r2, r3
100418d4:	697b      	ldr	r3, [r7, #20]
100418d6:	409a      	lsls	r2, r3
100418d8:	0013      	movs	r3, r2
100418da:	693a      	ldr	r2, [r7, #16]
100418dc:	4313      	orrs	r3, r2
100418de:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
100418e0:	687b      	ldr	r3, [r7, #4]
100418e2:	693a      	ldr	r2, [r7, #16]
100418e4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
100418e6:	683b      	ldr	r3, [r7, #0]
100418e8:	685b      	ldr	r3, [r3, #4]
100418ea:	2203      	movs	r2, #3
100418ec:	4013      	ands	r3, r2
100418ee:	2b03      	cmp	r3, #3
100418f0:	d018      	beq.n	10041924 <HAL_GPIO_Init+0xe0>
      {
        temp = GPIOx->PUPDR;
100418f2:	687b      	ldr	r3, [r7, #4]
100418f4:	68db      	ldr	r3, [r3, #12]
100418f6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
100418f8:	697b      	ldr	r3, [r7, #20]
100418fa:	005b      	lsls	r3, r3, #1
100418fc:	2203      	movs	r2, #3
100418fe:	409a      	lsls	r2, r3
10041900:	0013      	movs	r3, r2
10041902:	43da      	mvns	r2, r3
10041904:	693b      	ldr	r3, [r7, #16]
10041906:	4013      	ands	r3, r2
10041908:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
1004190a:	683b      	ldr	r3, [r7, #0]
1004190c:	689a      	ldr	r2, [r3, #8]
1004190e:	697b      	ldr	r3, [r7, #20]
10041910:	005b      	lsls	r3, r3, #1
10041912:	409a      	lsls	r2, r3
10041914:	0013      	movs	r3, r2
10041916:	693a      	ldr	r2, [r7, #16]
10041918:	4313      	orrs	r3, r2
1004191a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
1004191c:	687b      	ldr	r3, [r7, #4]
1004191e:	693a      	ldr	r2, [r7, #16]
10041920:	60da      	str	r2, [r3, #12]
10041922:	e00e      	b.n	10041942 <HAL_GPIO_Init+0xfe>
      }
      else
      {
        temp = GPIOx->PUPDR;
10041924:	687b      	ldr	r3, [r7, #4]
10041926:	68db      	ldr	r3, [r3, #12]
10041928:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
1004192a:	697b      	ldr	r3, [r7, #20]
1004192c:	005b      	lsls	r3, r3, #1
1004192e:	2203      	movs	r2, #3
10041930:	409a      	lsls	r2, r3
10041932:	0013      	movs	r3, r2
10041934:	43da      	mvns	r2, r3
10041936:	693b      	ldr	r3, [r7, #16]
10041938:	4013      	ands	r3, r2
1004193a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
1004193c:	687b      	ldr	r3, [r7, #4]
1004193e:	693a      	ldr	r2, [r7, #16]
10041940:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
10041942:	683b      	ldr	r3, [r7, #0]
10041944:	685b      	ldr	r3, [r3, #4]
10041946:	2203      	movs	r2, #3
10041948:	4013      	ands	r3, r2
1004194a:	2b02      	cmp	r3, #2
1004194c:	d123      	bne.n	10041996 <HAL_GPIO_Init+0x152>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
1004194e:	697b      	ldr	r3, [r7, #20]
10041950:	08da      	lsrs	r2, r3, #3
10041952:	687b      	ldr	r3, [r7, #4]
10041954:	3208      	adds	r2, #8
10041956:	0092      	lsls	r2, r2, #2
10041958:	58d3      	ldr	r3, [r2, r3]
1004195a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
1004195c:	697b      	ldr	r3, [r7, #20]
1004195e:	2207      	movs	r2, #7
10041960:	4013      	ands	r3, r2
10041962:	009b      	lsls	r3, r3, #2
10041964:	220f      	movs	r2, #15
10041966:	409a      	lsls	r2, r3
10041968:	0013      	movs	r3, r2
1004196a:	43da      	mvns	r2, r3
1004196c:	693b      	ldr	r3, [r7, #16]
1004196e:	4013      	ands	r3, r2
10041970:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
10041972:	683b      	ldr	r3, [r7, #0]
10041974:	691a      	ldr	r2, [r3, #16]
10041976:	697b      	ldr	r3, [r7, #20]
10041978:	2107      	movs	r1, #7
1004197a:	400b      	ands	r3, r1
1004197c:	009b      	lsls	r3, r3, #2
1004197e:	409a      	lsls	r2, r3
10041980:	0013      	movs	r3, r2
10041982:	693a      	ldr	r2, [r7, #16]
10041984:	4313      	orrs	r3, r2
10041986:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
10041988:	697b      	ldr	r3, [r7, #20]
1004198a:	08da      	lsrs	r2, r3, #3
1004198c:	687b      	ldr	r3, [r7, #4]
1004198e:	3208      	adds	r2, #8
10041990:	0092      	lsls	r2, r2, #2
10041992:	6939      	ldr	r1, [r7, #16]
10041994:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
10041996:	687b      	ldr	r3, [r7, #4]
10041998:	681b      	ldr	r3, [r3, #0]
1004199a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
1004199c:	697b      	ldr	r3, [r7, #20]
1004199e:	005b      	lsls	r3, r3, #1
100419a0:	2203      	movs	r2, #3
100419a2:	409a      	lsls	r2, r3
100419a4:	0013      	movs	r3, r2
100419a6:	43da      	mvns	r2, r3
100419a8:	693b      	ldr	r3, [r7, #16]
100419aa:	4013      	ands	r3, r2
100419ac:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
100419ae:	683b      	ldr	r3, [r7, #0]
100419b0:	685b      	ldr	r3, [r3, #4]
100419b2:	2203      	movs	r2, #3
100419b4:	401a      	ands	r2, r3
100419b6:	697b      	ldr	r3, [r7, #20]
100419b8:	005b      	lsls	r3, r3, #1
100419ba:	409a      	lsls	r2, r3
100419bc:	0013      	movs	r3, r2
100419be:	693a      	ldr	r2, [r7, #16]
100419c0:	4313      	orrs	r3, r2
100419c2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
100419c4:	687b      	ldr	r3, [r7, #4]
100419c6:	693a      	ldr	r2, [r7, #16]
100419c8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
100419ca:	683b      	ldr	r3, [r7, #0]
100419cc:	685a      	ldr	r2, [r3, #4]
100419ce:	23c0      	movs	r3, #192	@ 0xc0
100419d0:	029b      	lsls	r3, r3, #10
100419d2:	4013      	ands	r3, r2
100419d4:	d100      	bne.n	100419d8 <HAL_GPIO_Init+0x194>
100419d6:	e0db      	b.n	10041b90 <HAL_GPIO_Init+0x34c>
      {

        /* Edge/Level line configuration */
        if ((GPIO_Init->Mode & DETECTION_TYPE) != 0x00u)
100419d8:	683b      	ldr	r3, [r7, #0]
100419da:	685a      	ldr	r2, [r3, #4]
100419dc:	2380      	movs	r3, #128	@ 0x80
100419de:	02db      	lsls	r3, r3, #11
100419e0:	4013      	ands	r3, r2
100419e2:	d030      	beq.n	10041a46 <HAL_GPIO_Init+0x202>
        {
          temp = SYSCFG->IO_DTR;
100419e4:	2380      	movs	r3, #128	@ 0x80
100419e6:	05db      	lsls	r3, r3, #23
100419e8:	68db      	ldr	r3, [r3, #12]
100419ea:	613b      	str	r3, [r7, #16]
          if (GPIOx == GPIOA)
100419ec:	687a      	ldr	r2, [r7, #4]
100419ee:	2390      	movs	r3, #144	@ 0x90
100419f0:	05db      	lsls	r3, r3, #23
100419f2:	429a      	cmp	r2, r3
100419f4:	d111      	bne.n	10041a1a <HAL_GPIO_Init+0x1d6>
          {
            temp &= ~(1 << position);
100419f6:	2201      	movs	r2, #1
100419f8:	697b      	ldr	r3, [r7, #20]
100419fa:	409a      	lsls	r2, r3
100419fc:	0013      	movs	r3, r2
100419fe:	43db      	mvns	r3, r3
10041a00:	001a      	movs	r2, r3
10041a02:	693b      	ldr	r3, [r7, #16]
10041a04:	4013      	ands	r3, r2
10041a06:	613b      	str	r3, [r7, #16]
            temp |= (1 << position);
10041a08:	2201      	movs	r2, #1
10041a0a:	697b      	ldr	r3, [r7, #20]
10041a0c:	409a      	lsls	r2, r3
10041a0e:	0013      	movs	r3, r2
10041a10:	001a      	movs	r2, r3
10041a12:	693b      	ldr	r3, [r7, #16]
10041a14:	4313      	orrs	r3, r2
10041a16:	613b      	str	r3, [r7, #16]
10041a18:	e011      	b.n	10041a3e <HAL_GPIO_Init+0x1fa>
          }
          else
          {
            temp &= ~((1 << position) << 16);
10041a1a:	2201      	movs	r2, #1
10041a1c:	697b      	ldr	r3, [r7, #20]
10041a1e:	409a      	lsls	r2, r3
10041a20:	0013      	movs	r3, r2
10041a22:	041b      	lsls	r3, r3, #16
10041a24:	43db      	mvns	r3, r3
10041a26:	001a      	movs	r2, r3
10041a28:	693b      	ldr	r3, [r7, #16]
10041a2a:	4013      	ands	r3, r2
10041a2c:	613b      	str	r3, [r7, #16]
            temp |= ((1 << position) << 16);
10041a2e:	2201      	movs	r2, #1
10041a30:	697b      	ldr	r3, [r7, #20]
10041a32:	409a      	lsls	r2, r3
10041a34:	0013      	movs	r3, r2
10041a36:	041b      	lsls	r3, r3, #16
10041a38:	693a      	ldr	r2, [r7, #16]
10041a3a:	4313      	orrs	r3, r2
10041a3c:	613b      	str	r3, [r7, #16]
          }
          SYSCFG->IO_DTR = temp;
10041a3e:	2380      	movs	r3, #128	@ 0x80
10041a40:	05db      	lsls	r3, r3, #23
10041a42:	693a      	ldr	r2, [r7, #16]
10041a44:	60da      	str	r2, [r3, #12]
        }

		/* Edge selection configuration */
		if ((GPIO_Init->Mode & EDGE_SELECTION) != 0x00u)
10041a46:	683b      	ldr	r3, [r7, #0]
10041a48:	685a      	ldr	r2, [r3, #4]
10041a4a:	2380      	movs	r3, #128	@ 0x80
10041a4c:	035b      	lsls	r3, r3, #13
10041a4e:	4013      	ands	r3, r2
10041a50:	d030      	beq.n	10041ab4 <HAL_GPIO_Init+0x270>
        {
          temp = SYSCFG->IO_IBER;
10041a52:	2380      	movs	r3, #128	@ 0x80
10041a54:	05db      	lsls	r3, r3, #23
10041a56:	691b      	ldr	r3, [r3, #16]
10041a58:	613b      	str	r3, [r7, #16]

          if (GPIOx == GPIOA)
10041a5a:	687a      	ldr	r2, [r7, #4]
10041a5c:	2390      	movs	r3, #144	@ 0x90
10041a5e:	05db      	lsls	r3, r3, #23
10041a60:	429a      	cmp	r2, r3
10041a62:	d111      	bne.n	10041a88 <HAL_GPIO_Init+0x244>
          {
            temp &= ~(1 << position);
10041a64:	2201      	movs	r2, #1
10041a66:	697b      	ldr	r3, [r7, #20]
10041a68:	409a      	lsls	r2, r3
10041a6a:	0013      	movs	r3, r2
10041a6c:	43db      	mvns	r3, r3
10041a6e:	001a      	movs	r2, r3
10041a70:	693b      	ldr	r3, [r7, #16]
10041a72:	4013      	ands	r3, r2
10041a74:	613b      	str	r3, [r7, #16]
            temp |= (1 << position);
10041a76:	2201      	movs	r2, #1
10041a78:	697b      	ldr	r3, [r7, #20]
10041a7a:	409a      	lsls	r2, r3
10041a7c:	0013      	movs	r3, r2
10041a7e:	001a      	movs	r2, r3
10041a80:	693b      	ldr	r3, [r7, #16]
10041a82:	4313      	orrs	r3, r2
10041a84:	613b      	str	r3, [r7, #16]
10041a86:	e011      	b.n	10041aac <HAL_GPIO_Init+0x268>
          }
          else
          {
            temp &= ~((1 << position) << 16);
10041a88:	2201      	movs	r2, #1
10041a8a:	697b      	ldr	r3, [r7, #20]
10041a8c:	409a      	lsls	r2, r3
10041a8e:	0013      	movs	r3, r2
10041a90:	041b      	lsls	r3, r3, #16
10041a92:	43db      	mvns	r3, r3
10041a94:	001a      	movs	r2, r3
10041a96:	693b      	ldr	r3, [r7, #16]
10041a98:	4013      	ands	r3, r2
10041a9a:	613b      	str	r3, [r7, #16]
            temp |= ((1 << position) << 16);
10041a9c:	2201      	movs	r2, #1
10041a9e:	697b      	ldr	r3, [r7, #20]
10041aa0:	409a      	lsls	r2, r3
10041aa2:	0013      	movs	r3, r2
10041aa4:	041b      	lsls	r3, r3, #16
10041aa6:	693a      	ldr	r2, [r7, #16]
10041aa8:	4313      	orrs	r3, r2
10041aaa:	613b      	str	r3, [r7, #16]
          }
          SYSCFG->IO_IBER= temp;
10041aac:	2380      	movs	r3, #128	@ 0x80
10041aae:	05db      	lsls	r3, r3, #23
10041ab0:	693a      	ldr	r2, [r7, #16]
10041ab2:	611a      	str	r2, [r3, #16]
        }

        /* Trigger mode configuration */
		if ((GPIO_Init->Mode & TRIGGER_MODE) != 0x00u)
10041ab4:	683b      	ldr	r3, [r7, #0]
10041ab6:	685a      	ldr	r2, [r3, #4]
10041ab8:	2380      	movs	r3, #128	@ 0x80
10041aba:	03db      	lsls	r3, r3, #15
10041abc:	4013      	ands	r3, r2
10041abe:	d030      	beq.n	10041b22 <HAL_GPIO_Init+0x2de>
        {
          temp = SYSCFG->IO_IEVR;
10041ac0:	2380      	movs	r3, #128	@ 0x80
10041ac2:	05db      	lsls	r3, r3, #23
10041ac4:	695b      	ldr	r3, [r3, #20]
10041ac6:	613b      	str	r3, [r7, #16]

          if (GPIOx == GPIOA)
10041ac8:	687a      	ldr	r2, [r7, #4]
10041aca:	2390      	movs	r3, #144	@ 0x90
10041acc:	05db      	lsls	r3, r3, #23
10041ace:	429a      	cmp	r2, r3
10041ad0:	d111      	bne.n	10041af6 <HAL_GPIO_Init+0x2b2>
          {
            temp &= ~(1 << position);
10041ad2:	2201      	movs	r2, #1
10041ad4:	697b      	ldr	r3, [r7, #20]
10041ad6:	409a      	lsls	r2, r3
10041ad8:	0013      	movs	r3, r2
10041ada:	43db      	mvns	r3, r3
10041adc:	001a      	movs	r2, r3
10041ade:	693b      	ldr	r3, [r7, #16]
10041ae0:	4013      	ands	r3, r2
10041ae2:	613b      	str	r3, [r7, #16]
            temp |= (1 << position);
10041ae4:	2201      	movs	r2, #1
10041ae6:	697b      	ldr	r3, [r7, #20]
10041ae8:	409a      	lsls	r2, r3
10041aea:	0013      	movs	r3, r2
10041aec:	001a      	movs	r2, r3
10041aee:	693b      	ldr	r3, [r7, #16]
10041af0:	4313      	orrs	r3, r2
10041af2:	613b      	str	r3, [r7, #16]
10041af4:	e011      	b.n	10041b1a <HAL_GPIO_Init+0x2d6>
          }
          else
          {
            temp &= ~((1 << position) << 16);
10041af6:	2201      	movs	r2, #1
10041af8:	697b      	ldr	r3, [r7, #20]
10041afa:	409a      	lsls	r2, r3
10041afc:	0013      	movs	r3, r2
10041afe:	041b      	lsls	r3, r3, #16
10041b00:	43db      	mvns	r3, r3
10041b02:	001a      	movs	r2, r3
10041b04:	693b      	ldr	r3, [r7, #16]
10041b06:	4013      	ands	r3, r2
10041b08:	613b      	str	r3, [r7, #16]
            temp |= ((1 << position) << 16);
10041b0a:	2201      	movs	r2, #1
10041b0c:	697b      	ldr	r3, [r7, #20]
10041b0e:	409a      	lsls	r2, r3
10041b10:	0013      	movs	r3, r2
10041b12:	041b      	lsls	r3, r3, #16
10041b14:	693a      	ldr	r2, [r7, #16]
10041b16:	4313      	orrs	r3, r2
10041b18:	613b      	str	r3, [r7, #16]
          }
          SYSCFG->IO_IEVR= temp;
10041b1a:	2380      	movs	r3, #128	@ 0x80
10041b1c:	05db      	lsls	r3, r3, #23
10041b1e:	693a      	ldr	r2, [r7, #16]
10041b20:	615a      	str	r2, [r3, #20]
        }

        /* Enable the specified EXTI interrupt line */
        if ((GPIO_Init->Mode & EXTI_IT) == EXTI_IT)
10041b22:	683b      	ldr	r3, [r7, #0]
10041b24:	685a      	ldr	r2, [r3, #4]
10041b26:	2380      	movs	r3, #128	@ 0x80
10041b28:	025b      	lsls	r3, r3, #9
10041b2a:	4013      	ands	r3, r2
10041b2c:	d030      	beq.n	10041b90 <HAL_GPIO_Init+0x34c>
        {
          temp = SYSCFG->IO_IER;
10041b2e:	2380      	movs	r3, #128	@ 0x80
10041b30:	05db      	lsls	r3, r3, #23
10041b32:	699b      	ldr	r3, [r3, #24]
10041b34:	613b      	str	r3, [r7, #16]

          if (GPIOx == GPIOA)
10041b36:	687a      	ldr	r2, [r7, #4]
10041b38:	2390      	movs	r3, #144	@ 0x90
10041b3a:	05db      	lsls	r3, r3, #23
10041b3c:	429a      	cmp	r2, r3
10041b3e:	d111      	bne.n	10041b64 <HAL_GPIO_Init+0x320>
          {
            temp &= ~(1 << position);
10041b40:	2201      	movs	r2, #1
10041b42:	697b      	ldr	r3, [r7, #20]
10041b44:	409a      	lsls	r2, r3
10041b46:	0013      	movs	r3, r2
10041b48:	43db      	mvns	r3, r3
10041b4a:	001a      	movs	r2, r3
10041b4c:	693b      	ldr	r3, [r7, #16]
10041b4e:	4013      	ands	r3, r2
10041b50:	613b      	str	r3, [r7, #16]
            temp |= (1 << position);
10041b52:	2201      	movs	r2, #1
10041b54:	697b      	ldr	r3, [r7, #20]
10041b56:	409a      	lsls	r2, r3
10041b58:	0013      	movs	r3, r2
10041b5a:	001a      	movs	r2, r3
10041b5c:	693b      	ldr	r3, [r7, #16]
10041b5e:	4313      	orrs	r3, r2
10041b60:	613b      	str	r3, [r7, #16]
10041b62:	e011      	b.n	10041b88 <HAL_GPIO_Init+0x344>
          }
          else
          {
            temp &= ~((1 << position) << 16);
10041b64:	2201      	movs	r2, #1
10041b66:	697b      	ldr	r3, [r7, #20]
10041b68:	409a      	lsls	r2, r3
10041b6a:	0013      	movs	r3, r2
10041b6c:	041b      	lsls	r3, r3, #16
10041b6e:	43db      	mvns	r3, r3
10041b70:	001a      	movs	r2, r3
10041b72:	693b      	ldr	r3, [r7, #16]
10041b74:	4013      	ands	r3, r2
10041b76:	613b      	str	r3, [r7, #16]
            temp |= ((1 << position) << 16);
10041b78:	2201      	movs	r2, #1
10041b7a:	697b      	ldr	r3, [r7, #20]
10041b7c:	409a      	lsls	r2, r3
10041b7e:	0013      	movs	r3, r2
10041b80:	041b      	lsls	r3, r3, #16
10041b82:	693a      	ldr	r2, [r7, #16]
10041b84:	4313      	orrs	r3, r2
10041b86:	613b      	str	r3, [r7, #16]
          }
          SYSCFG->IO_IER= temp;
10041b88:	2380      	movs	r3, #128	@ 0x80
10041b8a:	05db      	lsls	r3, r3, #23
10041b8c:	693a      	ldr	r2, [r7, #16]
10041b8e:	619a      	str	r2, [r3, #24]
        }
      }
    }

    position++;
10041b90:	697b      	ldr	r3, [r7, #20]
10041b92:	3301      	adds	r3, #1
10041b94:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
10041b96:	683b      	ldr	r3, [r7, #0]
10041b98:	681a      	ldr	r2, [r3, #0]
10041b9a:	697b      	ldr	r3, [r7, #20]
10041b9c:	40da      	lsrs	r2, r3
10041b9e:	1e13      	subs	r3, r2, #0
10041ba0:	d000      	beq.n	10041ba4 <HAL_GPIO_Init+0x360>
10041ba2:	e657      	b.n	10041854 <HAL_GPIO_Init+0x10>
  }
}
10041ba4:	46c0      	nop			@ (mov r8, r8)
10041ba6:	46c0      	nop			@ (mov r8, r8)
10041ba8:	46bd      	mov	sp, r7
10041baa:	b006      	add	sp, #24
10041bac:	bd80      	pop	{r7, pc}

10041bae <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
10041bae:	b580      	push	{r7, lr}
10041bb0:	b082      	sub	sp, #8
10041bb2:	af00      	add	r7, sp, #0
10041bb4:	6078      	str	r0, [r7, #4]
10041bb6:	0008      	movs	r0, r1
10041bb8:	0011      	movs	r1, r2
10041bba:	1cbb      	adds	r3, r7, #2
10041bbc:	1c02      	adds	r2, r0, #0
10041bbe:	801a      	strh	r2, [r3, #0]
10041bc0:	1c7b      	adds	r3, r7, #1
10041bc2:	1c0a      	adds	r2, r1, #0
10041bc4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
10041bc6:	1c7b      	adds	r3, r7, #1
10041bc8:	781b      	ldrb	r3, [r3, #0]
10041bca:	2b00      	cmp	r3, #0
10041bcc:	d004      	beq.n	10041bd8 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
10041bce:	1cbb      	adds	r3, r7, #2
10041bd0:	881a      	ldrh	r2, [r3, #0]
10041bd2:	687b      	ldr	r3, [r7, #4]
10041bd4:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
10041bd6:	e003      	b.n	10041be0 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
10041bd8:	1cbb      	adds	r3, r7, #2
10041bda:	881a      	ldrh	r2, [r3, #0]
10041bdc:	687b      	ldr	r3, [r7, #4]
10041bde:	629a      	str	r2, [r3, #40]	@ 0x28
}
10041be0:	46c0      	nop			@ (mov r8, r8)
10041be2:	46bd      	mov	sp, r7
10041be4:	b002      	add	sp, #8
10041be6:	bd80      	pop	{r7, pc}

10041be8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
10041be8:	b580      	push	{r7, lr}
10041bea:	b082      	sub	sp, #8
10041bec:	af00      	add	r7, sp, #0
10041bee:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
10041bf0:	687b      	ldr	r3, [r7, #4]
10041bf2:	2b00      	cmp	r3, #0
10041bf4:	d101      	bne.n	10041bfa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
10041bf6:	2301      	movs	r3, #1
10041bf8:	e08f      	b.n	10041d1a <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
10041bfa:	687b      	ldr	r3, [r7, #4]
10041bfc:	2241      	movs	r2, #65	@ 0x41
10041bfe:	5c9b      	ldrb	r3, [r3, r2]
10041c00:	b2db      	uxtb	r3, r3
10041c02:	2b00      	cmp	r3, #0
10041c04:	d107      	bne.n	10041c16 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
10041c06:	687b      	ldr	r3, [r7, #4]
10041c08:	2240      	movs	r2, #64	@ 0x40
10041c0a:	2100      	movs	r1, #0
10041c0c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
10041c0e:	687b      	ldr	r3, [r7, #4]
10041c10:	0018      	movs	r0, r3
10041c12:	f7fe fdb5 	bl	10040780 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
10041c16:	687b      	ldr	r3, [r7, #4]
10041c18:	2241      	movs	r2, #65	@ 0x41
10041c1a:	2124      	movs	r1, #36	@ 0x24
10041c1c:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
10041c1e:	687b      	ldr	r3, [r7, #4]
10041c20:	681b      	ldr	r3, [r3, #0]
10041c22:	681a      	ldr	r2, [r3, #0]
10041c24:	687b      	ldr	r3, [r7, #4]
10041c26:	681b      	ldr	r3, [r3, #0]
10041c28:	2101      	movs	r1, #1
10041c2a:	438a      	bics	r2, r1
10041c2c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
10041c2e:	687b      	ldr	r3, [r7, #4]
10041c30:	685a      	ldr	r2, [r3, #4]
10041c32:	687b      	ldr	r3, [r7, #4]
10041c34:	681b      	ldr	r3, [r3, #0]
10041c36:	493b      	ldr	r1, [pc, #236]	@ (10041d24 <HAL_I2C_Init+0x13c>)
10041c38:	400a      	ands	r2, r1
10041c3a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
10041c3c:	687b      	ldr	r3, [r7, #4]
10041c3e:	681b      	ldr	r3, [r3, #0]
10041c40:	689a      	ldr	r2, [r3, #8]
10041c42:	687b      	ldr	r3, [r7, #4]
10041c44:	681b      	ldr	r3, [r3, #0]
10041c46:	4938      	ldr	r1, [pc, #224]	@ (10041d28 <HAL_I2C_Init+0x140>)
10041c48:	400a      	ands	r2, r1
10041c4a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
10041c4c:	687b      	ldr	r3, [r7, #4]
10041c4e:	68db      	ldr	r3, [r3, #12]
10041c50:	2b01      	cmp	r3, #1
10041c52:	d108      	bne.n	10041c66 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
10041c54:	687b      	ldr	r3, [r7, #4]
10041c56:	689a      	ldr	r2, [r3, #8]
10041c58:	687b      	ldr	r3, [r7, #4]
10041c5a:	681b      	ldr	r3, [r3, #0]
10041c5c:	2180      	movs	r1, #128	@ 0x80
10041c5e:	0209      	lsls	r1, r1, #8
10041c60:	430a      	orrs	r2, r1
10041c62:	609a      	str	r2, [r3, #8]
10041c64:	e007      	b.n	10041c76 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
10041c66:	687b      	ldr	r3, [r7, #4]
10041c68:	689a      	ldr	r2, [r3, #8]
10041c6a:	687b      	ldr	r3, [r7, #4]
10041c6c:	681b      	ldr	r3, [r3, #0]
10041c6e:	2184      	movs	r1, #132	@ 0x84
10041c70:	0209      	lsls	r1, r1, #8
10041c72:	430a      	orrs	r2, r1
10041c74:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
10041c76:	687b      	ldr	r3, [r7, #4]
10041c78:	68db      	ldr	r3, [r3, #12]
10041c7a:	2b02      	cmp	r3, #2
10041c7c:	d109      	bne.n	10041c92 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
10041c7e:	687b      	ldr	r3, [r7, #4]
10041c80:	681b      	ldr	r3, [r3, #0]
10041c82:	685a      	ldr	r2, [r3, #4]
10041c84:	687b      	ldr	r3, [r7, #4]
10041c86:	681b      	ldr	r3, [r3, #0]
10041c88:	2180      	movs	r1, #128	@ 0x80
10041c8a:	0109      	lsls	r1, r1, #4
10041c8c:	430a      	orrs	r2, r1
10041c8e:	605a      	str	r2, [r3, #4]
10041c90:	e007      	b.n	10041ca2 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
10041c92:	687b      	ldr	r3, [r7, #4]
10041c94:	681b      	ldr	r3, [r3, #0]
10041c96:	685a      	ldr	r2, [r3, #4]
10041c98:	687b      	ldr	r3, [r7, #4]
10041c9a:	681b      	ldr	r3, [r3, #0]
10041c9c:	4923      	ldr	r1, [pc, #140]	@ (10041d2c <HAL_I2C_Init+0x144>)
10041c9e:	400a      	ands	r2, r1
10041ca0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
10041ca2:	687b      	ldr	r3, [r7, #4]
10041ca4:	681b      	ldr	r3, [r3, #0]
10041ca6:	685a      	ldr	r2, [r3, #4]
10041ca8:	687b      	ldr	r3, [r7, #4]
10041caa:	681b      	ldr	r3, [r3, #0]
10041cac:	4920      	ldr	r1, [pc, #128]	@ (10041d30 <HAL_I2C_Init+0x148>)
10041cae:	430a      	orrs	r2, r1
10041cb0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
10041cb2:	687b      	ldr	r3, [r7, #4]
10041cb4:	681b      	ldr	r3, [r3, #0]
10041cb6:	68da      	ldr	r2, [r3, #12]
10041cb8:	687b      	ldr	r3, [r7, #4]
10041cba:	681b      	ldr	r3, [r3, #0]
10041cbc:	491a      	ldr	r1, [pc, #104]	@ (10041d28 <HAL_I2C_Init+0x140>)
10041cbe:	400a      	ands	r2, r1
10041cc0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
10041cc2:	687b      	ldr	r3, [r7, #4]
10041cc4:	691a      	ldr	r2, [r3, #16]
10041cc6:	687b      	ldr	r3, [r7, #4]
10041cc8:	695b      	ldr	r3, [r3, #20]
10041cca:	431a      	orrs	r2, r3
10041ccc:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
10041cce:	687b      	ldr	r3, [r7, #4]
10041cd0:	699b      	ldr	r3, [r3, #24]
10041cd2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
10041cd4:	687b      	ldr	r3, [r7, #4]
10041cd6:	681b      	ldr	r3, [r3, #0]
10041cd8:	430a      	orrs	r2, r1
10041cda:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
10041cdc:	687b      	ldr	r3, [r7, #4]
10041cde:	69d9      	ldr	r1, [r3, #28]
10041ce0:	687b      	ldr	r3, [r7, #4]
10041ce2:	6a1a      	ldr	r2, [r3, #32]
10041ce4:	687b      	ldr	r3, [r7, #4]
10041ce6:	681b      	ldr	r3, [r3, #0]
10041ce8:	430a      	orrs	r2, r1
10041cea:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
10041cec:	687b      	ldr	r3, [r7, #4]
10041cee:	681b      	ldr	r3, [r3, #0]
10041cf0:	681a      	ldr	r2, [r3, #0]
10041cf2:	687b      	ldr	r3, [r7, #4]
10041cf4:	681b      	ldr	r3, [r3, #0]
10041cf6:	2101      	movs	r1, #1
10041cf8:	430a      	orrs	r2, r1
10041cfa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
10041cfc:	687b      	ldr	r3, [r7, #4]
10041cfe:	2200      	movs	r2, #0
10041d00:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
10041d02:	687b      	ldr	r3, [r7, #4]
10041d04:	2241      	movs	r2, #65	@ 0x41
10041d06:	2120      	movs	r1, #32
10041d08:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
10041d0a:	687b      	ldr	r3, [r7, #4]
10041d0c:	2200      	movs	r2, #0
10041d0e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
10041d10:	687b      	ldr	r3, [r7, #4]
10041d12:	2242      	movs	r2, #66	@ 0x42
10041d14:	2100      	movs	r1, #0
10041d16:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
10041d18:	2300      	movs	r3, #0
}
10041d1a:	0018      	movs	r0, r3
10041d1c:	46bd      	mov	sp, r7
10041d1e:	b002      	add	sp, #8
10041d20:	bd80      	pop	{r7, pc}
10041d22:	46c0      	nop			@ (mov r8, r8)
10041d24:	f0ffffff 	.word	0xf0ffffff
10041d28:	ffff7fff 	.word	0xffff7fff
10041d2c:	fffff7ff 	.word	0xfffff7ff
10041d30:	02008000 	.word	0x02008000

10041d34 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
10041d34:	b590      	push	{r4, r7, lr}
10041d36:	b089      	sub	sp, #36	@ 0x24
10041d38:	af02      	add	r7, sp, #8
10041d3a:	60f8      	str	r0, [r7, #12]
10041d3c:	000c      	movs	r4, r1
10041d3e:	0010      	movs	r0, r2
10041d40:	0019      	movs	r1, r3
10041d42:	230a      	movs	r3, #10
10041d44:	18fb      	adds	r3, r7, r3
10041d46:	1c22      	adds	r2, r4, #0
10041d48:	801a      	strh	r2, [r3, #0]
10041d4a:	2308      	movs	r3, #8
10041d4c:	18fb      	adds	r3, r7, r3
10041d4e:	1c02      	adds	r2, r0, #0
10041d50:	801a      	strh	r2, [r3, #0]
10041d52:	1dbb      	adds	r3, r7, #6
10041d54:	1c0a      	adds	r2, r1, #0
10041d56:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
10041d58:	68fb      	ldr	r3, [r7, #12]
10041d5a:	2241      	movs	r2, #65	@ 0x41
10041d5c:	5c9b      	ldrb	r3, [r3, r2]
10041d5e:	b2db      	uxtb	r3, r3
10041d60:	2b20      	cmp	r3, #32
10041d62:	d000      	beq.n	10041d66 <HAL_I2C_Mem_Write+0x32>
10041d64:	e10c      	b.n	10041f80 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
10041d66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
10041d68:	2b00      	cmp	r3, #0
10041d6a:	d004      	beq.n	10041d76 <HAL_I2C_Mem_Write+0x42>
10041d6c:	232c      	movs	r3, #44	@ 0x2c
10041d6e:	18fb      	adds	r3, r7, r3
10041d70:	881b      	ldrh	r3, [r3, #0]
10041d72:	2b00      	cmp	r3, #0
10041d74:	d105      	bne.n	10041d82 <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
10041d76:	68fb      	ldr	r3, [r7, #12]
10041d78:	2280      	movs	r2, #128	@ 0x80
10041d7a:	0092      	lsls	r2, r2, #2
10041d7c:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
10041d7e:	2301      	movs	r3, #1
10041d80:	e0ff      	b.n	10041f82 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
10041d82:	68fb      	ldr	r3, [r7, #12]
10041d84:	2240      	movs	r2, #64	@ 0x40
10041d86:	5c9b      	ldrb	r3, [r3, r2]
10041d88:	2b01      	cmp	r3, #1
10041d8a:	d101      	bne.n	10041d90 <HAL_I2C_Mem_Write+0x5c>
10041d8c:	2302      	movs	r3, #2
10041d8e:	e0f8      	b.n	10041f82 <HAL_I2C_Mem_Write+0x24e>
10041d90:	68fb      	ldr	r3, [r7, #12]
10041d92:	2240      	movs	r2, #64	@ 0x40
10041d94:	2101      	movs	r1, #1
10041d96:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
10041d98:	f7ff fc3e 	bl	10041618 <HAL_GetTick>
10041d9c:	0003      	movs	r3, r0
10041d9e:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
10041da0:	2380      	movs	r3, #128	@ 0x80
10041da2:	0219      	lsls	r1, r3, #8
10041da4:	68f8      	ldr	r0, [r7, #12]
10041da6:	697b      	ldr	r3, [r7, #20]
10041da8:	9300      	str	r3, [sp, #0]
10041daa:	2319      	movs	r3, #25
10041dac:	2201      	movs	r2, #1
10041dae:	f000 f975 	bl	1004209c <I2C_WaitOnFlagUntilTimeout>
10041db2:	1e03      	subs	r3, r0, #0
10041db4:	d001      	beq.n	10041dba <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
10041db6:	2301      	movs	r3, #1
10041db8:	e0e3      	b.n	10041f82 <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
10041dba:	68fb      	ldr	r3, [r7, #12]
10041dbc:	2241      	movs	r2, #65	@ 0x41
10041dbe:	2121      	movs	r1, #33	@ 0x21
10041dc0:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
10041dc2:	68fb      	ldr	r3, [r7, #12]
10041dc4:	2242      	movs	r2, #66	@ 0x42
10041dc6:	2140      	movs	r1, #64	@ 0x40
10041dc8:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
10041dca:	68fb      	ldr	r3, [r7, #12]
10041dcc:	2200      	movs	r2, #0
10041dce:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
10041dd0:	68fb      	ldr	r3, [r7, #12]
10041dd2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
10041dd4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
10041dd6:	68fb      	ldr	r3, [r7, #12]
10041dd8:	222c      	movs	r2, #44	@ 0x2c
10041dda:	18ba      	adds	r2, r7, r2
10041ddc:	8812      	ldrh	r2, [r2, #0]
10041dde:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
10041de0:	68fb      	ldr	r3, [r7, #12]
10041de2:	2200      	movs	r2, #0
10041de4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
10041de6:	1dbb      	adds	r3, r7, #6
10041de8:	881c      	ldrh	r4, [r3, #0]
10041dea:	2308      	movs	r3, #8
10041dec:	18fb      	adds	r3, r7, r3
10041dee:	881a      	ldrh	r2, [r3, #0]
10041df0:	230a      	movs	r3, #10
10041df2:	18fb      	adds	r3, r7, r3
10041df4:	8819      	ldrh	r1, [r3, #0]
10041df6:	68f8      	ldr	r0, [r7, #12]
10041df8:	697b      	ldr	r3, [r7, #20]
10041dfa:	9301      	str	r3, [sp, #4]
10041dfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
10041dfe:	9300      	str	r3, [sp, #0]
10041e00:	0023      	movs	r3, r4
10041e02:	f000 f8c5 	bl	10041f90 <I2C_RequestMemoryWrite>
10041e06:	1e03      	subs	r3, r0, #0
10041e08:	d005      	beq.n	10041e16 <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
10041e0a:	68fb      	ldr	r3, [r7, #12]
10041e0c:	2240      	movs	r2, #64	@ 0x40
10041e0e:	2100      	movs	r1, #0
10041e10:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
10041e12:	2301      	movs	r3, #1
10041e14:	e0b5      	b.n	10041f82 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
10041e16:	68fb      	ldr	r3, [r7, #12]
10041e18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
10041e1a:	b29b      	uxth	r3, r3
10041e1c:	2bff      	cmp	r3, #255	@ 0xff
10041e1e:	d911      	bls.n	10041e44 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
10041e20:	68fb      	ldr	r3, [r7, #12]
10041e22:	22ff      	movs	r2, #255	@ 0xff
10041e24:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
10041e26:	68fb      	ldr	r3, [r7, #12]
10041e28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
10041e2a:	b2da      	uxtb	r2, r3
10041e2c:	2380      	movs	r3, #128	@ 0x80
10041e2e:	045c      	lsls	r4, r3, #17
10041e30:	230a      	movs	r3, #10
10041e32:	18fb      	adds	r3, r7, r3
10041e34:	8819      	ldrh	r1, [r3, #0]
10041e36:	68f8      	ldr	r0, [r7, #12]
10041e38:	2300      	movs	r3, #0
10041e3a:	9300      	str	r3, [sp, #0]
10041e3c:	0023      	movs	r3, r4
10041e3e:	f000 fb07 	bl	10042450 <I2C_TransferConfig>
10041e42:	e012      	b.n	10041e6a <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
10041e44:	68fb      	ldr	r3, [r7, #12]
10041e46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
10041e48:	b29a      	uxth	r2, r3
10041e4a:	68fb      	ldr	r3, [r7, #12]
10041e4c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
10041e4e:	68fb      	ldr	r3, [r7, #12]
10041e50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
10041e52:	b2da      	uxtb	r2, r3
10041e54:	2380      	movs	r3, #128	@ 0x80
10041e56:	049c      	lsls	r4, r3, #18
10041e58:	230a      	movs	r3, #10
10041e5a:	18fb      	adds	r3, r7, r3
10041e5c:	8819      	ldrh	r1, [r3, #0]
10041e5e:	68f8      	ldr	r0, [r7, #12]
10041e60:	2300      	movs	r3, #0
10041e62:	9300      	str	r3, [sp, #0]
10041e64:	0023      	movs	r3, r4
10041e66:	f000 faf3 	bl	10042450 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
10041e6a:	697a      	ldr	r2, [r7, #20]
10041e6c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
10041e6e:	68fb      	ldr	r3, [r7, #12]
10041e70:	0018      	movs	r0, r3
10041e72:	f000 f96b 	bl	1004214c <I2C_WaitOnTXISFlagUntilTimeout>
10041e76:	1e03      	subs	r3, r0, #0
10041e78:	d001      	beq.n	10041e7e <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
10041e7a:	2301      	movs	r3, #1
10041e7c:	e081      	b.n	10041f82 <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
10041e7e:	68fb      	ldr	r3, [r7, #12]
10041e80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
10041e82:	781a      	ldrb	r2, [r3, #0]
10041e84:	68fb      	ldr	r3, [r7, #12]
10041e86:	681b      	ldr	r3, [r3, #0]
10041e88:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
10041e8a:	68fb      	ldr	r3, [r7, #12]
10041e8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
10041e8e:	1c5a      	adds	r2, r3, #1
10041e90:	68fb      	ldr	r3, [r7, #12]
10041e92:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
10041e94:	68fb      	ldr	r3, [r7, #12]
10041e96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
10041e98:	b29b      	uxth	r3, r3
10041e9a:	3b01      	subs	r3, #1
10041e9c:	b29a      	uxth	r2, r3
10041e9e:	68fb      	ldr	r3, [r7, #12]
10041ea0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
10041ea2:	68fb      	ldr	r3, [r7, #12]
10041ea4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
10041ea6:	3b01      	subs	r3, #1
10041ea8:	b29a      	uxth	r2, r3
10041eaa:	68fb      	ldr	r3, [r7, #12]
10041eac:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
10041eae:	68fb      	ldr	r3, [r7, #12]
10041eb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
10041eb2:	b29b      	uxth	r3, r3
10041eb4:	2b00      	cmp	r3, #0
10041eb6:	d03a      	beq.n	10041f2e <HAL_I2C_Mem_Write+0x1fa>
10041eb8:	68fb      	ldr	r3, [r7, #12]
10041eba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
10041ebc:	2b00      	cmp	r3, #0
10041ebe:	d136      	bne.n	10041f2e <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
10041ec0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
10041ec2:	68f8      	ldr	r0, [r7, #12]
10041ec4:	697b      	ldr	r3, [r7, #20]
10041ec6:	9300      	str	r3, [sp, #0]
10041ec8:	0013      	movs	r3, r2
10041eca:	2200      	movs	r2, #0
10041ecc:	2180      	movs	r1, #128	@ 0x80
10041ece:	f000 f8e5 	bl	1004209c <I2C_WaitOnFlagUntilTimeout>
10041ed2:	1e03      	subs	r3, r0, #0
10041ed4:	d001      	beq.n	10041eda <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
10041ed6:	2301      	movs	r3, #1
10041ed8:	e053      	b.n	10041f82 <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
10041eda:	68fb      	ldr	r3, [r7, #12]
10041edc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
10041ede:	b29b      	uxth	r3, r3
10041ee0:	2bff      	cmp	r3, #255	@ 0xff
10041ee2:	d911      	bls.n	10041f08 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
10041ee4:	68fb      	ldr	r3, [r7, #12]
10041ee6:	22ff      	movs	r2, #255	@ 0xff
10041ee8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
10041eea:	68fb      	ldr	r3, [r7, #12]
10041eec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
10041eee:	b2da      	uxtb	r2, r3
10041ef0:	2380      	movs	r3, #128	@ 0x80
10041ef2:	045c      	lsls	r4, r3, #17
10041ef4:	230a      	movs	r3, #10
10041ef6:	18fb      	adds	r3, r7, r3
10041ef8:	8819      	ldrh	r1, [r3, #0]
10041efa:	68f8      	ldr	r0, [r7, #12]
10041efc:	2300      	movs	r3, #0
10041efe:	9300      	str	r3, [sp, #0]
10041f00:	0023      	movs	r3, r4
10041f02:	f000 faa5 	bl	10042450 <I2C_TransferConfig>
10041f06:	e012      	b.n	10041f2e <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
10041f08:	68fb      	ldr	r3, [r7, #12]
10041f0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
10041f0c:	b29a      	uxth	r2, r3
10041f0e:	68fb      	ldr	r3, [r7, #12]
10041f10:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
10041f12:	68fb      	ldr	r3, [r7, #12]
10041f14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
10041f16:	b2da      	uxtb	r2, r3
10041f18:	2380      	movs	r3, #128	@ 0x80
10041f1a:	049c      	lsls	r4, r3, #18
10041f1c:	230a      	movs	r3, #10
10041f1e:	18fb      	adds	r3, r7, r3
10041f20:	8819      	ldrh	r1, [r3, #0]
10041f22:	68f8      	ldr	r0, [r7, #12]
10041f24:	2300      	movs	r3, #0
10041f26:	9300      	str	r3, [sp, #0]
10041f28:	0023      	movs	r3, r4
10041f2a:	f000 fa91 	bl	10042450 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
10041f2e:	68fb      	ldr	r3, [r7, #12]
10041f30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
10041f32:	b29b      	uxth	r3, r3
10041f34:	2b00      	cmp	r3, #0
10041f36:	d198      	bne.n	10041e6a <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
10041f38:	697a      	ldr	r2, [r7, #20]
10041f3a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
10041f3c:	68fb      	ldr	r3, [r7, #12]
10041f3e:	0018      	movs	r0, r3
10041f40:	f000 f94a 	bl	100421d8 <I2C_WaitOnSTOPFlagUntilTimeout>
10041f44:	1e03      	subs	r3, r0, #0
10041f46:	d001      	beq.n	10041f4c <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
10041f48:	2301      	movs	r3, #1
10041f4a:	e01a      	b.n	10041f82 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
10041f4c:	68fb      	ldr	r3, [r7, #12]
10041f4e:	681b      	ldr	r3, [r3, #0]
10041f50:	2220      	movs	r2, #32
10041f52:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
10041f54:	68fb      	ldr	r3, [r7, #12]
10041f56:	681b      	ldr	r3, [r3, #0]
10041f58:	685a      	ldr	r2, [r3, #4]
10041f5a:	68fb      	ldr	r3, [r7, #12]
10041f5c:	681b      	ldr	r3, [r3, #0]
10041f5e:	490b      	ldr	r1, [pc, #44]	@ (10041f8c <HAL_I2C_Mem_Write+0x258>)
10041f60:	400a      	ands	r2, r1
10041f62:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
10041f64:	68fb      	ldr	r3, [r7, #12]
10041f66:	2241      	movs	r2, #65	@ 0x41
10041f68:	2120      	movs	r1, #32
10041f6a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
10041f6c:	68fb      	ldr	r3, [r7, #12]
10041f6e:	2242      	movs	r2, #66	@ 0x42
10041f70:	2100      	movs	r1, #0
10041f72:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
10041f74:	68fb      	ldr	r3, [r7, #12]
10041f76:	2240      	movs	r2, #64	@ 0x40
10041f78:	2100      	movs	r1, #0
10041f7a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
10041f7c:	2300      	movs	r3, #0
10041f7e:	e000      	b.n	10041f82 <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
10041f80:	2302      	movs	r3, #2
  }
}
10041f82:	0018      	movs	r0, r3
10041f84:	46bd      	mov	sp, r7
10041f86:	b007      	add	sp, #28
10041f88:	bd90      	pop	{r4, r7, pc}
10041f8a:	46c0      	nop			@ (mov r8, r8)
10041f8c:	fe00e800 	.word	0xfe00e800

10041f90 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
10041f90:	b5b0      	push	{r4, r5, r7, lr}
10041f92:	b086      	sub	sp, #24
10041f94:	af02      	add	r7, sp, #8
10041f96:	60f8      	str	r0, [r7, #12]
10041f98:	000c      	movs	r4, r1
10041f9a:	0010      	movs	r0, r2
10041f9c:	0019      	movs	r1, r3
10041f9e:	250a      	movs	r5, #10
10041fa0:	197b      	adds	r3, r7, r5
10041fa2:	1c22      	adds	r2, r4, #0
10041fa4:	801a      	strh	r2, [r3, #0]
10041fa6:	2308      	movs	r3, #8
10041fa8:	18fb      	adds	r3, r7, r3
10041faa:	1c02      	adds	r2, r0, #0
10041fac:	801a      	strh	r2, [r3, #0]
10041fae:	1dbb      	adds	r3, r7, #6
10041fb0:	1c0a      	adds	r2, r1, #0
10041fb2:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
10041fb4:	1dbb      	adds	r3, r7, #6
10041fb6:	881b      	ldrh	r3, [r3, #0]
10041fb8:	b2da      	uxtb	r2, r3
10041fba:	2380      	movs	r3, #128	@ 0x80
10041fbc:	045c      	lsls	r4, r3, #17
10041fbe:	197b      	adds	r3, r7, r5
10041fc0:	8819      	ldrh	r1, [r3, #0]
10041fc2:	68f8      	ldr	r0, [r7, #12]
10041fc4:	4b23      	ldr	r3, [pc, #140]	@ (10042054 <I2C_RequestMemoryWrite+0xc4>)
10041fc6:	9300      	str	r3, [sp, #0]
10041fc8:	0023      	movs	r3, r4
10041fca:	f000 fa41 	bl	10042450 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
10041fce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
10041fd0:	6a39      	ldr	r1, [r7, #32]
10041fd2:	68fb      	ldr	r3, [r7, #12]
10041fd4:	0018      	movs	r0, r3
10041fd6:	f000 f8b9 	bl	1004214c <I2C_WaitOnTXISFlagUntilTimeout>
10041fda:	1e03      	subs	r3, r0, #0
10041fdc:	d001      	beq.n	10041fe2 <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
10041fde:	2301      	movs	r3, #1
10041fe0:	e033      	b.n	1004204a <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
10041fe2:	1dbb      	adds	r3, r7, #6
10041fe4:	881b      	ldrh	r3, [r3, #0]
10041fe6:	2b01      	cmp	r3, #1
10041fe8:	d107      	bne.n	10041ffa <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
10041fea:	2308      	movs	r3, #8
10041fec:	18fb      	adds	r3, r7, r3
10041fee:	881b      	ldrh	r3, [r3, #0]
10041ff0:	b2da      	uxtb	r2, r3
10041ff2:	68fb      	ldr	r3, [r7, #12]
10041ff4:	681b      	ldr	r3, [r3, #0]
10041ff6:	629a      	str	r2, [r3, #40]	@ 0x28
10041ff8:	e019      	b.n	1004202e <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
10041ffa:	2308      	movs	r3, #8
10041ffc:	18fb      	adds	r3, r7, r3
10041ffe:	881b      	ldrh	r3, [r3, #0]
10042000:	0a1b      	lsrs	r3, r3, #8
10042002:	b29b      	uxth	r3, r3
10042004:	b2da      	uxtb	r2, r3
10042006:	68fb      	ldr	r3, [r7, #12]
10042008:	681b      	ldr	r3, [r3, #0]
1004200a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
1004200c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
1004200e:	6a39      	ldr	r1, [r7, #32]
10042010:	68fb      	ldr	r3, [r7, #12]
10042012:	0018      	movs	r0, r3
10042014:	f000 f89a 	bl	1004214c <I2C_WaitOnTXISFlagUntilTimeout>
10042018:	1e03      	subs	r3, r0, #0
1004201a:	d001      	beq.n	10042020 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
1004201c:	2301      	movs	r3, #1
1004201e:	e014      	b.n	1004204a <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
10042020:	2308      	movs	r3, #8
10042022:	18fb      	adds	r3, r7, r3
10042024:	881b      	ldrh	r3, [r3, #0]
10042026:	b2da      	uxtb	r2, r3
10042028:	68fb      	ldr	r3, [r7, #12]
1004202a:	681b      	ldr	r3, [r3, #0]
1004202c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
1004202e:	6a3a      	ldr	r2, [r7, #32]
10042030:	68f8      	ldr	r0, [r7, #12]
10042032:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10042034:	9300      	str	r3, [sp, #0]
10042036:	0013      	movs	r3, r2
10042038:	2200      	movs	r2, #0
1004203a:	2180      	movs	r1, #128	@ 0x80
1004203c:	f000 f82e 	bl	1004209c <I2C_WaitOnFlagUntilTimeout>
10042040:	1e03      	subs	r3, r0, #0
10042042:	d001      	beq.n	10042048 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
10042044:	2301      	movs	r3, #1
10042046:	e000      	b.n	1004204a <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
10042048:	2300      	movs	r3, #0
}
1004204a:	0018      	movs	r0, r3
1004204c:	46bd      	mov	sp, r7
1004204e:	b004      	add	sp, #16
10042050:	bdb0      	pop	{r4, r5, r7, pc}
10042052:	46c0      	nop			@ (mov r8, r8)
10042054:	80002000 	.word	0x80002000

10042058 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
10042058:	b580      	push	{r7, lr}
1004205a:	b082      	sub	sp, #8
1004205c:	af00      	add	r7, sp, #0
1004205e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
10042060:	687b      	ldr	r3, [r7, #4]
10042062:	681b      	ldr	r3, [r3, #0]
10042064:	699b      	ldr	r3, [r3, #24]
10042066:	2202      	movs	r2, #2
10042068:	4013      	ands	r3, r2
1004206a:	2b02      	cmp	r3, #2
1004206c:	d103      	bne.n	10042076 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
1004206e:	687b      	ldr	r3, [r7, #4]
10042070:	681b      	ldr	r3, [r3, #0]
10042072:	2200      	movs	r2, #0
10042074:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
10042076:	687b      	ldr	r3, [r7, #4]
10042078:	681b      	ldr	r3, [r3, #0]
1004207a:	699b      	ldr	r3, [r3, #24]
1004207c:	2201      	movs	r2, #1
1004207e:	4013      	ands	r3, r2
10042080:	2b01      	cmp	r3, #1
10042082:	d007      	beq.n	10042094 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
10042084:	687b      	ldr	r3, [r7, #4]
10042086:	681b      	ldr	r3, [r3, #0]
10042088:	699a      	ldr	r2, [r3, #24]
1004208a:	687b      	ldr	r3, [r7, #4]
1004208c:	681b      	ldr	r3, [r3, #0]
1004208e:	2101      	movs	r1, #1
10042090:	430a      	orrs	r2, r1
10042092:	619a      	str	r2, [r3, #24]
  }
}
10042094:	46c0      	nop			@ (mov r8, r8)
10042096:	46bd      	mov	sp, r7
10042098:	b002      	add	sp, #8
1004209a:	bd80      	pop	{r7, pc}

1004209c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
1004209c:	b580      	push	{r7, lr}
1004209e:	b084      	sub	sp, #16
100420a0:	af00      	add	r7, sp, #0
100420a2:	60f8      	str	r0, [r7, #12]
100420a4:	60b9      	str	r1, [r7, #8]
100420a6:	603b      	str	r3, [r7, #0]
100420a8:	1dfb      	adds	r3, r7, #7
100420aa:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
100420ac:	e03a      	b.n	10042124 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
100420ae:	69ba      	ldr	r2, [r7, #24]
100420b0:	6839      	ldr	r1, [r7, #0]
100420b2:	68fb      	ldr	r3, [r7, #12]
100420b4:	0018      	movs	r0, r3
100420b6:	f000 f8d3 	bl	10042260 <I2C_IsErrorOccurred>
100420ba:	1e03      	subs	r3, r0, #0
100420bc:	d001      	beq.n	100420c2 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
100420be:	2301      	movs	r3, #1
100420c0:	e040      	b.n	10042144 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
100420c2:	683b      	ldr	r3, [r7, #0]
100420c4:	3301      	adds	r3, #1
100420c6:	d02d      	beq.n	10042124 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
100420c8:	f7ff faa6 	bl	10041618 <HAL_GetTick>
100420cc:	0002      	movs	r2, r0
100420ce:	69bb      	ldr	r3, [r7, #24]
100420d0:	1ad3      	subs	r3, r2, r3
100420d2:	683a      	ldr	r2, [r7, #0]
100420d4:	429a      	cmp	r2, r3
100420d6:	d302      	bcc.n	100420de <I2C_WaitOnFlagUntilTimeout+0x42>
100420d8:	683b      	ldr	r3, [r7, #0]
100420da:	2b00      	cmp	r3, #0
100420dc:	d122      	bne.n	10042124 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
100420de:	68fb      	ldr	r3, [r7, #12]
100420e0:	681b      	ldr	r3, [r3, #0]
100420e2:	699b      	ldr	r3, [r3, #24]
100420e4:	68ba      	ldr	r2, [r7, #8]
100420e6:	4013      	ands	r3, r2
100420e8:	68ba      	ldr	r2, [r7, #8]
100420ea:	1ad3      	subs	r3, r2, r3
100420ec:	425a      	negs	r2, r3
100420ee:	4153      	adcs	r3, r2
100420f0:	b2db      	uxtb	r3, r3
100420f2:	001a      	movs	r2, r3
100420f4:	1dfb      	adds	r3, r7, #7
100420f6:	781b      	ldrb	r3, [r3, #0]
100420f8:	429a      	cmp	r2, r3
100420fa:	d113      	bne.n	10042124 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
100420fc:	68fb      	ldr	r3, [r7, #12]
100420fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
10042100:	2220      	movs	r2, #32
10042102:	431a      	orrs	r2, r3
10042104:	68fb      	ldr	r3, [r7, #12]
10042106:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
10042108:	68fb      	ldr	r3, [r7, #12]
1004210a:	2241      	movs	r2, #65	@ 0x41
1004210c:	2120      	movs	r1, #32
1004210e:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
10042110:	68fb      	ldr	r3, [r7, #12]
10042112:	2242      	movs	r2, #66	@ 0x42
10042114:	2100      	movs	r1, #0
10042116:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
10042118:	68fb      	ldr	r3, [r7, #12]
1004211a:	2240      	movs	r2, #64	@ 0x40
1004211c:	2100      	movs	r1, #0
1004211e:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
10042120:	2301      	movs	r3, #1
10042122:	e00f      	b.n	10042144 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
10042124:	68fb      	ldr	r3, [r7, #12]
10042126:	681b      	ldr	r3, [r3, #0]
10042128:	699b      	ldr	r3, [r3, #24]
1004212a:	68ba      	ldr	r2, [r7, #8]
1004212c:	4013      	ands	r3, r2
1004212e:	68ba      	ldr	r2, [r7, #8]
10042130:	1ad3      	subs	r3, r2, r3
10042132:	425a      	negs	r2, r3
10042134:	4153      	adcs	r3, r2
10042136:	b2db      	uxtb	r3, r3
10042138:	001a      	movs	r2, r3
1004213a:	1dfb      	adds	r3, r7, #7
1004213c:	781b      	ldrb	r3, [r3, #0]
1004213e:	429a      	cmp	r2, r3
10042140:	d0b5      	beq.n	100420ae <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
10042142:	2300      	movs	r3, #0
}
10042144:	0018      	movs	r0, r3
10042146:	46bd      	mov	sp, r7
10042148:	b004      	add	sp, #16
1004214a:	bd80      	pop	{r7, pc}

1004214c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
1004214c:	b580      	push	{r7, lr}
1004214e:	b084      	sub	sp, #16
10042150:	af00      	add	r7, sp, #0
10042152:	60f8      	str	r0, [r7, #12]
10042154:	60b9      	str	r1, [r7, #8]
10042156:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
10042158:	e032      	b.n	100421c0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
1004215a:	687a      	ldr	r2, [r7, #4]
1004215c:	68b9      	ldr	r1, [r7, #8]
1004215e:	68fb      	ldr	r3, [r7, #12]
10042160:	0018      	movs	r0, r3
10042162:	f000 f87d 	bl	10042260 <I2C_IsErrorOccurred>
10042166:	1e03      	subs	r3, r0, #0
10042168:	d001      	beq.n	1004216e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
1004216a:	2301      	movs	r3, #1
1004216c:	e030      	b.n	100421d0 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
1004216e:	68bb      	ldr	r3, [r7, #8]
10042170:	3301      	adds	r3, #1
10042172:	d025      	beq.n	100421c0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
10042174:	f7ff fa50 	bl	10041618 <HAL_GetTick>
10042178:	0002      	movs	r2, r0
1004217a:	687b      	ldr	r3, [r7, #4]
1004217c:	1ad3      	subs	r3, r2, r3
1004217e:	68ba      	ldr	r2, [r7, #8]
10042180:	429a      	cmp	r2, r3
10042182:	d302      	bcc.n	1004218a <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
10042184:	68bb      	ldr	r3, [r7, #8]
10042186:	2b00      	cmp	r3, #0
10042188:	d11a      	bne.n	100421c0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
1004218a:	68fb      	ldr	r3, [r7, #12]
1004218c:	681b      	ldr	r3, [r3, #0]
1004218e:	699b      	ldr	r3, [r3, #24]
10042190:	2202      	movs	r2, #2
10042192:	4013      	ands	r3, r2
10042194:	2b02      	cmp	r3, #2
10042196:	d013      	beq.n	100421c0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
10042198:	68fb      	ldr	r3, [r7, #12]
1004219a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
1004219c:	2220      	movs	r2, #32
1004219e:	431a      	orrs	r2, r3
100421a0:	68fb      	ldr	r3, [r7, #12]
100421a2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
100421a4:	68fb      	ldr	r3, [r7, #12]
100421a6:	2241      	movs	r2, #65	@ 0x41
100421a8:	2120      	movs	r1, #32
100421aa:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
100421ac:	68fb      	ldr	r3, [r7, #12]
100421ae:	2242      	movs	r2, #66	@ 0x42
100421b0:	2100      	movs	r1, #0
100421b2:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
100421b4:	68fb      	ldr	r3, [r7, #12]
100421b6:	2240      	movs	r2, #64	@ 0x40
100421b8:	2100      	movs	r1, #0
100421ba:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
100421bc:	2301      	movs	r3, #1
100421be:	e007      	b.n	100421d0 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
100421c0:	68fb      	ldr	r3, [r7, #12]
100421c2:	681b      	ldr	r3, [r3, #0]
100421c4:	699b      	ldr	r3, [r3, #24]
100421c6:	2202      	movs	r2, #2
100421c8:	4013      	ands	r3, r2
100421ca:	2b02      	cmp	r3, #2
100421cc:	d1c5      	bne.n	1004215a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
100421ce:	2300      	movs	r3, #0
}
100421d0:	0018      	movs	r0, r3
100421d2:	46bd      	mov	sp, r7
100421d4:	b004      	add	sp, #16
100421d6:	bd80      	pop	{r7, pc}

100421d8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
100421d8:	b580      	push	{r7, lr}
100421da:	b084      	sub	sp, #16
100421dc:	af00      	add	r7, sp, #0
100421de:	60f8      	str	r0, [r7, #12]
100421e0:	60b9      	str	r1, [r7, #8]
100421e2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
100421e4:	e02f      	b.n	10042246 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
100421e6:	687a      	ldr	r2, [r7, #4]
100421e8:	68b9      	ldr	r1, [r7, #8]
100421ea:	68fb      	ldr	r3, [r7, #12]
100421ec:	0018      	movs	r0, r3
100421ee:	f000 f837 	bl	10042260 <I2C_IsErrorOccurred>
100421f2:	1e03      	subs	r3, r0, #0
100421f4:	d001      	beq.n	100421fa <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
100421f6:	2301      	movs	r3, #1
100421f8:	e02d      	b.n	10042256 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
100421fa:	f7ff fa0d 	bl	10041618 <HAL_GetTick>
100421fe:	0002      	movs	r2, r0
10042200:	687b      	ldr	r3, [r7, #4]
10042202:	1ad3      	subs	r3, r2, r3
10042204:	68ba      	ldr	r2, [r7, #8]
10042206:	429a      	cmp	r2, r3
10042208:	d302      	bcc.n	10042210 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
1004220a:	68bb      	ldr	r3, [r7, #8]
1004220c:	2b00      	cmp	r3, #0
1004220e:	d11a      	bne.n	10042246 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
10042210:	68fb      	ldr	r3, [r7, #12]
10042212:	681b      	ldr	r3, [r3, #0]
10042214:	699b      	ldr	r3, [r3, #24]
10042216:	2220      	movs	r2, #32
10042218:	4013      	ands	r3, r2
1004221a:	2b20      	cmp	r3, #32
1004221c:	d013      	beq.n	10042246 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
1004221e:	68fb      	ldr	r3, [r7, #12]
10042220:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
10042222:	2220      	movs	r2, #32
10042224:	431a      	orrs	r2, r3
10042226:	68fb      	ldr	r3, [r7, #12]
10042228:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
1004222a:	68fb      	ldr	r3, [r7, #12]
1004222c:	2241      	movs	r2, #65	@ 0x41
1004222e:	2120      	movs	r1, #32
10042230:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
10042232:	68fb      	ldr	r3, [r7, #12]
10042234:	2242      	movs	r2, #66	@ 0x42
10042236:	2100      	movs	r1, #0
10042238:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
1004223a:	68fb      	ldr	r3, [r7, #12]
1004223c:	2240      	movs	r2, #64	@ 0x40
1004223e:	2100      	movs	r1, #0
10042240:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
10042242:	2301      	movs	r3, #1
10042244:	e007      	b.n	10042256 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
10042246:	68fb      	ldr	r3, [r7, #12]
10042248:	681b      	ldr	r3, [r3, #0]
1004224a:	699b      	ldr	r3, [r3, #24]
1004224c:	2220      	movs	r2, #32
1004224e:	4013      	ands	r3, r2
10042250:	2b20      	cmp	r3, #32
10042252:	d1c8      	bne.n	100421e6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
10042254:	2300      	movs	r3, #0
}
10042256:	0018      	movs	r0, r3
10042258:	46bd      	mov	sp, r7
1004225a:	b004      	add	sp, #16
1004225c:	bd80      	pop	{r7, pc}
	...

10042260 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
10042260:	b580      	push	{r7, lr}
10042262:	b08a      	sub	sp, #40	@ 0x28
10042264:	af00      	add	r7, sp, #0
10042266:	60f8      	str	r0, [r7, #12]
10042268:	60b9      	str	r1, [r7, #8]
1004226a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
1004226c:	2327      	movs	r3, #39	@ 0x27
1004226e:	18fb      	adds	r3, r7, r3
10042270:	2200      	movs	r2, #0
10042272:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
10042274:	68fb      	ldr	r3, [r7, #12]
10042276:	681b      	ldr	r3, [r3, #0]
10042278:	699b      	ldr	r3, [r3, #24]
1004227a:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
1004227c:	2300      	movs	r3, #0
1004227e:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
10042280:	687b      	ldr	r3, [r7, #4]
10042282:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
10042284:	69bb      	ldr	r3, [r7, #24]
10042286:	2210      	movs	r2, #16
10042288:	4013      	ands	r3, r2
1004228a:	d100      	bne.n	1004228e <I2C_IsErrorOccurred+0x2e>
1004228c:	e079      	b.n	10042382 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
1004228e:	68fb      	ldr	r3, [r7, #12]
10042290:	681b      	ldr	r3, [r3, #0]
10042292:	2210      	movs	r2, #16
10042294:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
10042296:	e057      	b.n	10042348 <I2C_IsErrorOccurred+0xe8>
10042298:	2227      	movs	r2, #39	@ 0x27
1004229a:	18bb      	adds	r3, r7, r2
1004229c:	18ba      	adds	r2, r7, r2
1004229e:	7812      	ldrb	r2, [r2, #0]
100422a0:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
100422a2:	68bb      	ldr	r3, [r7, #8]
100422a4:	3301      	adds	r3, #1
100422a6:	d04f      	beq.n	10042348 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
100422a8:	f7ff f9b6 	bl	10041618 <HAL_GetTick>
100422ac:	0002      	movs	r2, r0
100422ae:	69fb      	ldr	r3, [r7, #28]
100422b0:	1ad3      	subs	r3, r2, r3
100422b2:	68ba      	ldr	r2, [r7, #8]
100422b4:	429a      	cmp	r2, r3
100422b6:	d302      	bcc.n	100422be <I2C_IsErrorOccurred+0x5e>
100422b8:	68bb      	ldr	r3, [r7, #8]
100422ba:	2b00      	cmp	r3, #0
100422bc:	d144      	bne.n	10042348 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
100422be:	68fb      	ldr	r3, [r7, #12]
100422c0:	681b      	ldr	r3, [r3, #0]
100422c2:	685a      	ldr	r2, [r3, #4]
100422c4:	2380      	movs	r3, #128	@ 0x80
100422c6:	01db      	lsls	r3, r3, #7
100422c8:	4013      	ands	r3, r2
100422ca:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
100422cc:	2013      	movs	r0, #19
100422ce:	183b      	adds	r3, r7, r0
100422d0:	68fa      	ldr	r2, [r7, #12]
100422d2:	2142      	movs	r1, #66	@ 0x42
100422d4:	5c52      	ldrb	r2, [r2, r1]
100422d6:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
100422d8:	68fb      	ldr	r3, [r7, #12]
100422da:	681b      	ldr	r3, [r3, #0]
100422dc:	699a      	ldr	r2, [r3, #24]
100422de:	2380      	movs	r3, #128	@ 0x80
100422e0:	021b      	lsls	r3, r3, #8
100422e2:	401a      	ands	r2, r3
100422e4:	2380      	movs	r3, #128	@ 0x80
100422e6:	021b      	lsls	r3, r3, #8
100422e8:	429a      	cmp	r2, r3
100422ea:	d126      	bne.n	1004233a <I2C_IsErrorOccurred+0xda>
100422ec:	697a      	ldr	r2, [r7, #20]
100422ee:	2380      	movs	r3, #128	@ 0x80
100422f0:	01db      	lsls	r3, r3, #7
100422f2:	429a      	cmp	r2, r3
100422f4:	d021      	beq.n	1004233a <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
100422f6:	183b      	adds	r3, r7, r0
100422f8:	781b      	ldrb	r3, [r3, #0]
100422fa:	2b20      	cmp	r3, #32
100422fc:	d01d      	beq.n	1004233a <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
100422fe:	68fb      	ldr	r3, [r7, #12]
10042300:	681b      	ldr	r3, [r3, #0]
10042302:	685a      	ldr	r2, [r3, #4]
10042304:	68fb      	ldr	r3, [r7, #12]
10042306:	681b      	ldr	r3, [r3, #0]
10042308:	2180      	movs	r1, #128	@ 0x80
1004230a:	01c9      	lsls	r1, r1, #7
1004230c:	430a      	orrs	r2, r1
1004230e:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
10042310:	f7ff f982 	bl	10041618 <HAL_GetTick>
10042314:	0003      	movs	r3, r0
10042316:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
10042318:	e00f      	b.n	1004233a <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
1004231a:	f7ff f97d 	bl	10041618 <HAL_GetTick>
1004231e:	0002      	movs	r2, r0
10042320:	69fb      	ldr	r3, [r7, #28]
10042322:	1ad3      	subs	r3, r2, r3
10042324:	2b19      	cmp	r3, #25
10042326:	d908      	bls.n	1004233a <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
10042328:	6a3b      	ldr	r3, [r7, #32]
1004232a:	2220      	movs	r2, #32
1004232c:	4313      	orrs	r3, r2
1004232e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
10042330:	2327      	movs	r3, #39	@ 0x27
10042332:	18fb      	adds	r3, r7, r3
10042334:	2201      	movs	r2, #1
10042336:	701a      	strb	r2, [r3, #0]

              break;
10042338:	e006      	b.n	10042348 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
1004233a:	68fb      	ldr	r3, [r7, #12]
1004233c:	681b      	ldr	r3, [r3, #0]
1004233e:	699b      	ldr	r3, [r3, #24]
10042340:	2220      	movs	r2, #32
10042342:	4013      	ands	r3, r2
10042344:	2b20      	cmp	r3, #32
10042346:	d1e8      	bne.n	1004231a <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
10042348:	68fb      	ldr	r3, [r7, #12]
1004234a:	681b      	ldr	r3, [r3, #0]
1004234c:	699b      	ldr	r3, [r3, #24]
1004234e:	2220      	movs	r2, #32
10042350:	4013      	ands	r3, r2
10042352:	2b20      	cmp	r3, #32
10042354:	d004      	beq.n	10042360 <I2C_IsErrorOccurred+0x100>
10042356:	2327      	movs	r3, #39	@ 0x27
10042358:	18fb      	adds	r3, r7, r3
1004235a:	781b      	ldrb	r3, [r3, #0]
1004235c:	2b00      	cmp	r3, #0
1004235e:	d09b      	beq.n	10042298 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
10042360:	2327      	movs	r3, #39	@ 0x27
10042362:	18fb      	adds	r3, r7, r3
10042364:	781b      	ldrb	r3, [r3, #0]
10042366:	2b00      	cmp	r3, #0
10042368:	d103      	bne.n	10042372 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
1004236a:	68fb      	ldr	r3, [r7, #12]
1004236c:	681b      	ldr	r3, [r3, #0]
1004236e:	2220      	movs	r2, #32
10042370:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
10042372:	6a3b      	ldr	r3, [r7, #32]
10042374:	2204      	movs	r2, #4
10042376:	4313      	orrs	r3, r2
10042378:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
1004237a:	2327      	movs	r3, #39	@ 0x27
1004237c:	18fb      	adds	r3, r7, r3
1004237e:	2201      	movs	r2, #1
10042380:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
10042382:	68fb      	ldr	r3, [r7, #12]
10042384:	681b      	ldr	r3, [r3, #0]
10042386:	699b      	ldr	r3, [r3, #24]
10042388:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
1004238a:	69ba      	ldr	r2, [r7, #24]
1004238c:	2380      	movs	r3, #128	@ 0x80
1004238e:	005b      	lsls	r3, r3, #1
10042390:	4013      	ands	r3, r2
10042392:	d00c      	beq.n	100423ae <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
10042394:	6a3b      	ldr	r3, [r7, #32]
10042396:	2201      	movs	r2, #1
10042398:	4313      	orrs	r3, r2
1004239a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
1004239c:	68fb      	ldr	r3, [r7, #12]
1004239e:	681b      	ldr	r3, [r3, #0]
100423a0:	2280      	movs	r2, #128	@ 0x80
100423a2:	0052      	lsls	r2, r2, #1
100423a4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
100423a6:	2327      	movs	r3, #39	@ 0x27
100423a8:	18fb      	adds	r3, r7, r3
100423aa:	2201      	movs	r2, #1
100423ac:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
100423ae:	69ba      	ldr	r2, [r7, #24]
100423b0:	2380      	movs	r3, #128	@ 0x80
100423b2:	00db      	lsls	r3, r3, #3
100423b4:	4013      	ands	r3, r2
100423b6:	d00c      	beq.n	100423d2 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
100423b8:	6a3b      	ldr	r3, [r7, #32]
100423ba:	2208      	movs	r2, #8
100423bc:	4313      	orrs	r3, r2
100423be:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
100423c0:	68fb      	ldr	r3, [r7, #12]
100423c2:	681b      	ldr	r3, [r3, #0]
100423c4:	2280      	movs	r2, #128	@ 0x80
100423c6:	00d2      	lsls	r2, r2, #3
100423c8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
100423ca:	2327      	movs	r3, #39	@ 0x27
100423cc:	18fb      	adds	r3, r7, r3
100423ce:	2201      	movs	r2, #1
100423d0:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
100423d2:	69ba      	ldr	r2, [r7, #24]
100423d4:	2380      	movs	r3, #128	@ 0x80
100423d6:	009b      	lsls	r3, r3, #2
100423d8:	4013      	ands	r3, r2
100423da:	d00c      	beq.n	100423f6 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
100423dc:	6a3b      	ldr	r3, [r7, #32]
100423de:	2202      	movs	r2, #2
100423e0:	4313      	orrs	r3, r2
100423e2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
100423e4:	68fb      	ldr	r3, [r7, #12]
100423e6:	681b      	ldr	r3, [r3, #0]
100423e8:	2280      	movs	r2, #128	@ 0x80
100423ea:	0092      	lsls	r2, r2, #2
100423ec:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
100423ee:	2327      	movs	r3, #39	@ 0x27
100423f0:	18fb      	adds	r3, r7, r3
100423f2:	2201      	movs	r2, #1
100423f4:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
100423f6:	2327      	movs	r3, #39	@ 0x27
100423f8:	18fb      	adds	r3, r7, r3
100423fa:	781b      	ldrb	r3, [r3, #0]
100423fc:	2b00      	cmp	r3, #0
100423fe:	d01d      	beq.n	1004243c <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
10042400:	68fb      	ldr	r3, [r7, #12]
10042402:	0018      	movs	r0, r3
10042404:	f7ff fe28 	bl	10042058 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
10042408:	68fb      	ldr	r3, [r7, #12]
1004240a:	681b      	ldr	r3, [r3, #0]
1004240c:	685a      	ldr	r2, [r3, #4]
1004240e:	68fb      	ldr	r3, [r7, #12]
10042410:	681b      	ldr	r3, [r3, #0]
10042412:	490e      	ldr	r1, [pc, #56]	@ (1004244c <I2C_IsErrorOccurred+0x1ec>)
10042414:	400a      	ands	r2, r1
10042416:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
10042418:	68fb      	ldr	r3, [r7, #12]
1004241a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
1004241c:	6a3b      	ldr	r3, [r7, #32]
1004241e:	431a      	orrs	r2, r3
10042420:	68fb      	ldr	r3, [r7, #12]
10042422:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
10042424:	68fb      	ldr	r3, [r7, #12]
10042426:	2241      	movs	r2, #65	@ 0x41
10042428:	2120      	movs	r1, #32
1004242a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
1004242c:	68fb      	ldr	r3, [r7, #12]
1004242e:	2242      	movs	r2, #66	@ 0x42
10042430:	2100      	movs	r1, #0
10042432:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
10042434:	68fb      	ldr	r3, [r7, #12]
10042436:	2240      	movs	r2, #64	@ 0x40
10042438:	2100      	movs	r1, #0
1004243a:	5499      	strb	r1, [r3, r2]
  }

  return status;
1004243c:	2327      	movs	r3, #39	@ 0x27
1004243e:	18fb      	adds	r3, r7, r3
10042440:	781b      	ldrb	r3, [r3, #0]
}
10042442:	0018      	movs	r0, r3
10042444:	46bd      	mov	sp, r7
10042446:	b00a      	add	sp, #40	@ 0x28
10042448:	bd80      	pop	{r7, pc}
1004244a:	46c0      	nop			@ (mov r8, r8)
1004244c:	fe00e800 	.word	0xfe00e800

10042450 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
10042450:	b590      	push	{r4, r7, lr}
10042452:	b087      	sub	sp, #28
10042454:	af00      	add	r7, sp, #0
10042456:	60f8      	str	r0, [r7, #12]
10042458:	0008      	movs	r0, r1
1004245a:	0011      	movs	r1, r2
1004245c:	607b      	str	r3, [r7, #4]
1004245e:	240a      	movs	r4, #10
10042460:	193b      	adds	r3, r7, r4
10042462:	1c02      	adds	r2, r0, #0
10042464:	801a      	strh	r2, [r3, #0]
10042466:	2009      	movs	r0, #9
10042468:	183b      	adds	r3, r7, r0
1004246a:	1c0a      	adds	r2, r1, #0
1004246c:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
1004246e:	193b      	adds	r3, r7, r4
10042470:	881b      	ldrh	r3, [r3, #0]
10042472:	059b      	lsls	r3, r3, #22
10042474:	0d9a      	lsrs	r2, r3, #22
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
10042476:	183b      	adds	r3, r7, r0
10042478:	781b      	ldrb	r3, [r3, #0]
1004247a:	0419      	lsls	r1, r3, #16
1004247c:	23ff      	movs	r3, #255	@ 0xff
1004247e:	041b      	lsls	r3, r3, #16
10042480:	400b      	ands	r3, r1
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
10042482:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
10042484:	687b      	ldr	r3, [r7, #4]
10042486:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
10042488:	6abb      	ldr	r3, [r7, #40]	@ 0x28
1004248a:	4313      	orrs	r3, r2
1004248c:	005b      	lsls	r3, r3, #1
1004248e:	085b      	lsrs	r3, r3, #1
10042490:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
10042492:	68fb      	ldr	r3, [r7, #12]
10042494:	681b      	ldr	r3, [r3, #0]
10042496:	685b      	ldr	r3, [r3, #4]
10042498:	6aba      	ldr	r2, [r7, #40]	@ 0x28
1004249a:	0d51      	lsrs	r1, r2, #21
1004249c:	2280      	movs	r2, #128	@ 0x80
1004249e:	00d2      	lsls	r2, r2, #3
100424a0:	400a      	ands	r2, r1
100424a2:	4907      	ldr	r1, [pc, #28]	@ (100424c0 <I2C_TransferConfig+0x70>)
100424a4:	430a      	orrs	r2, r1
100424a6:	43d2      	mvns	r2, r2
100424a8:	401a      	ands	r2, r3
100424aa:	0011      	movs	r1, r2
100424ac:	68fb      	ldr	r3, [r7, #12]
100424ae:	681b      	ldr	r3, [r3, #0]
100424b0:	697a      	ldr	r2, [r7, #20]
100424b2:	430a      	orrs	r2, r1
100424b4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
100424b6:	46c0      	nop			@ (mov r8, r8)
100424b8:	46bd      	mov	sp, r7
100424ba:	b007      	add	sp, #28
100424bc:	bd90      	pop	{r4, r7, pc}
100424be:	46c0      	nop			@ (mov r8, r8)
100424c0:	03ff63ff 	.word	0x03ff63ff

100424c4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
100424c4:	b580      	push	{r7, lr}
100424c6:	b082      	sub	sp, #8
100424c8:	af00      	add	r7, sp, #0
100424ca:	6078      	str	r0, [r7, #4]
100424cc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
100424ce:	687b      	ldr	r3, [r7, #4]
100424d0:	2241      	movs	r2, #65	@ 0x41
100424d2:	5c9b      	ldrb	r3, [r3, r2]
100424d4:	b2db      	uxtb	r3, r3
100424d6:	2b20      	cmp	r3, #32
100424d8:	d138      	bne.n	1004254c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
100424da:	687b      	ldr	r3, [r7, #4]
100424dc:	2240      	movs	r2, #64	@ 0x40
100424de:	5c9b      	ldrb	r3, [r3, r2]
100424e0:	2b01      	cmp	r3, #1
100424e2:	d101      	bne.n	100424e8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
100424e4:	2302      	movs	r3, #2
100424e6:	e032      	b.n	1004254e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
100424e8:	687b      	ldr	r3, [r7, #4]
100424ea:	2240      	movs	r2, #64	@ 0x40
100424ec:	2101      	movs	r1, #1
100424ee:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
100424f0:	687b      	ldr	r3, [r7, #4]
100424f2:	2241      	movs	r2, #65	@ 0x41
100424f4:	2124      	movs	r1, #36	@ 0x24
100424f6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
100424f8:	687b      	ldr	r3, [r7, #4]
100424fa:	681b      	ldr	r3, [r3, #0]
100424fc:	681a      	ldr	r2, [r3, #0]
100424fe:	687b      	ldr	r3, [r7, #4]
10042500:	681b      	ldr	r3, [r3, #0]
10042502:	2101      	movs	r1, #1
10042504:	438a      	bics	r2, r1
10042506:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
10042508:	687b      	ldr	r3, [r7, #4]
1004250a:	681b      	ldr	r3, [r3, #0]
1004250c:	681a      	ldr	r2, [r3, #0]
1004250e:	687b      	ldr	r3, [r7, #4]
10042510:	681b      	ldr	r3, [r3, #0]
10042512:	4911      	ldr	r1, [pc, #68]	@ (10042558 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
10042514:	400a      	ands	r2, r1
10042516:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
10042518:	687b      	ldr	r3, [r7, #4]
1004251a:	681b      	ldr	r3, [r3, #0]
1004251c:	6819      	ldr	r1, [r3, #0]
1004251e:	687b      	ldr	r3, [r7, #4]
10042520:	681b      	ldr	r3, [r3, #0]
10042522:	683a      	ldr	r2, [r7, #0]
10042524:	430a      	orrs	r2, r1
10042526:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
10042528:	687b      	ldr	r3, [r7, #4]
1004252a:	681b      	ldr	r3, [r3, #0]
1004252c:	681a      	ldr	r2, [r3, #0]
1004252e:	687b      	ldr	r3, [r7, #4]
10042530:	681b      	ldr	r3, [r3, #0]
10042532:	2101      	movs	r1, #1
10042534:	430a      	orrs	r2, r1
10042536:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
10042538:	687b      	ldr	r3, [r7, #4]
1004253a:	2241      	movs	r2, #65	@ 0x41
1004253c:	2120      	movs	r1, #32
1004253e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
10042540:	687b      	ldr	r3, [r7, #4]
10042542:	2240      	movs	r2, #64	@ 0x40
10042544:	2100      	movs	r1, #0
10042546:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
10042548:	2300      	movs	r3, #0
1004254a:	e000      	b.n	1004254e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
1004254c:	2302      	movs	r3, #2
  }
}
1004254e:	0018      	movs	r0, r3
10042550:	46bd      	mov	sp, r7
10042552:	b002      	add	sp, #8
10042554:	bd80      	pop	{r7, pc}
10042556:	46c0      	nop			@ (mov r8, r8)
10042558:	ffffefff 	.word	0xffffefff

1004255c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
1004255c:	b580      	push	{r7, lr}
1004255e:	b084      	sub	sp, #16
10042560:	af00      	add	r7, sp, #0
10042562:	6078      	str	r0, [r7, #4]
10042564:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
10042566:	687b      	ldr	r3, [r7, #4]
10042568:	2241      	movs	r2, #65	@ 0x41
1004256a:	5c9b      	ldrb	r3, [r3, r2]
1004256c:	b2db      	uxtb	r3, r3
1004256e:	2b20      	cmp	r3, #32
10042570:	d139      	bne.n	100425e6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
10042572:	687b      	ldr	r3, [r7, #4]
10042574:	2240      	movs	r2, #64	@ 0x40
10042576:	5c9b      	ldrb	r3, [r3, r2]
10042578:	2b01      	cmp	r3, #1
1004257a:	d101      	bne.n	10042580 <HAL_I2CEx_ConfigDigitalFilter+0x24>
1004257c:	2302      	movs	r3, #2
1004257e:	e033      	b.n	100425e8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
10042580:	687b      	ldr	r3, [r7, #4]
10042582:	2240      	movs	r2, #64	@ 0x40
10042584:	2101      	movs	r1, #1
10042586:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
10042588:	687b      	ldr	r3, [r7, #4]
1004258a:	2241      	movs	r2, #65	@ 0x41
1004258c:	2124      	movs	r1, #36	@ 0x24
1004258e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
10042590:	687b      	ldr	r3, [r7, #4]
10042592:	681b      	ldr	r3, [r3, #0]
10042594:	681a      	ldr	r2, [r3, #0]
10042596:	687b      	ldr	r3, [r7, #4]
10042598:	681b      	ldr	r3, [r3, #0]
1004259a:	2101      	movs	r1, #1
1004259c:	438a      	bics	r2, r1
1004259e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
100425a0:	687b      	ldr	r3, [r7, #4]
100425a2:	681b      	ldr	r3, [r3, #0]
100425a4:	681b      	ldr	r3, [r3, #0]
100425a6:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
100425a8:	68fb      	ldr	r3, [r7, #12]
100425aa:	4a11      	ldr	r2, [pc, #68]	@ (100425f0 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
100425ac:	4013      	ands	r3, r2
100425ae:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
100425b0:	683b      	ldr	r3, [r7, #0]
100425b2:	021b      	lsls	r3, r3, #8
100425b4:	68fa      	ldr	r2, [r7, #12]
100425b6:	4313      	orrs	r3, r2
100425b8:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
100425ba:	687b      	ldr	r3, [r7, #4]
100425bc:	681b      	ldr	r3, [r3, #0]
100425be:	68fa      	ldr	r2, [r7, #12]
100425c0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
100425c2:	687b      	ldr	r3, [r7, #4]
100425c4:	681b      	ldr	r3, [r3, #0]
100425c6:	681a      	ldr	r2, [r3, #0]
100425c8:	687b      	ldr	r3, [r7, #4]
100425ca:	681b      	ldr	r3, [r3, #0]
100425cc:	2101      	movs	r1, #1
100425ce:	430a      	orrs	r2, r1
100425d0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
100425d2:	687b      	ldr	r3, [r7, #4]
100425d4:	2241      	movs	r2, #65	@ 0x41
100425d6:	2120      	movs	r1, #32
100425d8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
100425da:	687b      	ldr	r3, [r7, #4]
100425dc:	2240      	movs	r2, #64	@ 0x40
100425de:	2100      	movs	r1, #0
100425e0:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
100425e2:	2300      	movs	r3, #0
100425e4:	e000      	b.n	100425e8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
100425e6:	2302      	movs	r3, #2
  }
}
100425e8:	0018      	movs	r0, r3
100425ea:	46bd      	mov	sp, r7
100425ec:	b004      	add	sp, #16
100425ee:	bd80      	pop	{r7, pc}
100425f0:	fffff0ff 	.word	0xfffff0ff

100425f4 <HAL_PWREx_EnableGPIOPullUp>:
  *         PWR_GPIO_BIT_0, ..., PWR_GPIO_BIT_15 or the logical OR
  *         of several of them to setseveral bits for a given port in a single API call.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_EnableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber)
{
100425f4:	b580      	push	{r7, lr}
100425f6:	b084      	sub	sp, #16
100425f8:	af00      	add	r7, sp, #0
100425fa:	6078      	str	r0, [r7, #4]
100425fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
100425fe:	230f      	movs	r3, #15
10042600:	18fb      	adds	r3, r7, r3
10042602:	2200      	movs	r2, #0
10042604:	701a      	strb	r2, [r3, #0]

  assert_param(IS_PWR_GPIO(GPIO));
  assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));

  switch (GPIO)
10042606:	687b      	ldr	r3, [r7, #4]
10042608:	2b00      	cmp	r3, #0
1004260a:	d003      	beq.n	10042614 <HAL_PWREx_EnableGPIOPullUp+0x20>
1004260c:	687b      	ldr	r3, [r7, #4]
1004260e:	2b01      	cmp	r3, #1
10042610:	d00e      	beq.n	10042630 <HAL_PWREx_EnableGPIOPullUp+0x3c>
10042612:	e01b      	b.n	1004264c <HAL_PWREx_EnableGPIOPullUp+0x58>
  {
    case PWR_GPIO_A:
      SET_BIT(PWR->PUCRA, GPIONumber);
10042614:	4b13      	ldr	r3, [pc, #76]	@ (10042664 <HAL_PWREx_EnableGPIOPullUp+0x70>)
10042616:	6a19      	ldr	r1, [r3, #32]
10042618:	4b12      	ldr	r3, [pc, #72]	@ (10042664 <HAL_PWREx_EnableGPIOPullUp+0x70>)
1004261a:	683a      	ldr	r2, [r7, #0]
1004261c:	430a      	orrs	r2, r1
1004261e:	621a      	str	r2, [r3, #32]
      CLEAR_BIT(PWR->PDCRA, GPIONumber);
10042620:	4b10      	ldr	r3, [pc, #64]	@ (10042664 <HAL_PWREx_EnableGPIOPullUp+0x70>)
10042622:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
10042624:	683b      	ldr	r3, [r7, #0]
10042626:	43d9      	mvns	r1, r3
10042628:	4b0e      	ldr	r3, [pc, #56]	@ (10042664 <HAL_PWREx_EnableGPIOPullUp+0x70>)
1004262a:	400a      	ands	r2, r1
1004262c:	625a      	str	r2, [r3, #36]	@ 0x24
      break;
1004262e:	e012      	b.n	10042656 <HAL_PWREx_EnableGPIOPullUp+0x62>
    case PWR_GPIO_B:
      SET_BIT(PWR->PUCRB, GPIONumber);
10042630:	4b0c      	ldr	r3, [pc, #48]	@ (10042664 <HAL_PWREx_EnableGPIOPullUp+0x70>)
10042632:	6a99      	ldr	r1, [r3, #40]	@ 0x28
10042634:	4b0b      	ldr	r3, [pc, #44]	@ (10042664 <HAL_PWREx_EnableGPIOPullUp+0x70>)
10042636:	683a      	ldr	r2, [r7, #0]
10042638:	430a      	orrs	r2, r1
1004263a:	629a      	str	r2, [r3, #40]	@ 0x28
      CLEAR_BIT(PWR->PDCRB, GPIONumber);
1004263c:	4b09      	ldr	r3, [pc, #36]	@ (10042664 <HAL_PWREx_EnableGPIOPullUp+0x70>)
1004263e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
10042640:	683b      	ldr	r3, [r7, #0]
10042642:	43d9      	mvns	r1, r3
10042644:	4b07      	ldr	r3, [pc, #28]	@ (10042664 <HAL_PWREx_EnableGPIOPullUp+0x70>)
10042646:	400a      	ands	r2, r1
10042648:	62da      	str	r2, [r3, #44]	@ 0x2c
      break;
1004264a:	e004      	b.n	10042656 <HAL_PWREx_EnableGPIOPullUp+0x62>
    default:
      status = HAL_ERROR;
1004264c:	230f      	movs	r3, #15
1004264e:	18fb      	adds	r3, r7, r3
10042650:	2201      	movs	r2, #1
10042652:	701a      	strb	r2, [r3, #0]
      break;
10042654:	46c0      	nop			@ (mov r8, r8)
  }

  return status;
10042656:	230f      	movs	r3, #15
10042658:	18fb      	adds	r3, r7, r3
1004265a:	781b      	ldrb	r3, [r3, #0]
}
1004265c:	0018      	movs	r0, r3
1004265e:	46bd      	mov	sp, r7
10042660:	b004      	add	sp, #16
10042662:	bd80      	pop	{r7, pc}
10042664:	48500000 	.word	0x48500000

10042668 <HAL_PWREx_DisableGPIOPullUp>:
  *         or the logical OR of several of them to reset
  *         several bits for a given port in a single API call.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber)
{
10042668:	b580      	push	{r7, lr}
1004266a:	b084      	sub	sp, #16
1004266c:	af00      	add	r7, sp, #0
1004266e:	6078      	str	r0, [r7, #4]
10042670:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
10042672:	230f      	movs	r3, #15
10042674:	18fb      	adds	r3, r7, r3
10042676:	2200      	movs	r2, #0
10042678:	701a      	strb	r2, [r3, #0]

  assert_param(IS_PWR_GPIO(GPIO));
  assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));

  switch (GPIO)
1004267a:	687b      	ldr	r3, [r7, #4]
1004267c:	2b00      	cmp	r3, #0
1004267e:	d003      	beq.n	10042688 <HAL_PWREx_DisableGPIOPullUp+0x20>
10042680:	687b      	ldr	r3, [r7, #4]
10042682:	2b01      	cmp	r3, #1
10042684:	d008      	beq.n	10042698 <HAL_PWREx_DisableGPIOPullUp+0x30>
10042686:	e00f      	b.n	100426a8 <HAL_PWREx_DisableGPIOPullUp+0x40>
  {
    case PWR_GPIO_A:
      CLEAR_BIT(PWR->PUCRA, GPIONumber);
10042688:	4b0d      	ldr	r3, [pc, #52]	@ (100426c0 <HAL_PWREx_DisableGPIOPullUp+0x58>)
1004268a:	6a1a      	ldr	r2, [r3, #32]
1004268c:	683b      	ldr	r3, [r7, #0]
1004268e:	43d9      	mvns	r1, r3
10042690:	4b0b      	ldr	r3, [pc, #44]	@ (100426c0 <HAL_PWREx_DisableGPIOPullUp+0x58>)
10042692:	400a      	ands	r2, r1
10042694:	621a      	str	r2, [r3, #32]
      break;
10042696:	e00c      	b.n	100426b2 <HAL_PWREx_DisableGPIOPullUp+0x4a>
    case PWR_GPIO_B:
      CLEAR_BIT(PWR->PUCRB, GPIONumber);
10042698:	4b09      	ldr	r3, [pc, #36]	@ (100426c0 <HAL_PWREx_DisableGPIOPullUp+0x58>)
1004269a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
1004269c:	683b      	ldr	r3, [r7, #0]
1004269e:	43d9      	mvns	r1, r3
100426a0:	4b07      	ldr	r3, [pc, #28]	@ (100426c0 <HAL_PWREx_DisableGPIOPullUp+0x58>)
100426a2:	400a      	ands	r2, r1
100426a4:	629a      	str	r2, [r3, #40]	@ 0x28
      break;
100426a6:	e004      	b.n	100426b2 <HAL_PWREx_DisableGPIOPullUp+0x4a>
    default:
      status = HAL_ERROR;
100426a8:	230f      	movs	r3, #15
100426aa:	18fb      	adds	r3, r7, r3
100426ac:	2201      	movs	r2, #1
100426ae:	701a      	strb	r2, [r3, #0]
      break;
100426b0:	46c0      	nop			@ (mov r8, r8)
  }

  return status;
100426b2:	230f      	movs	r3, #15
100426b4:	18fb      	adds	r3, r7, r3
100426b6:	781b      	ldrb	r3, [r3, #0]
}
100426b8:	0018      	movs	r0, r3
100426ba:	46bd      	mov	sp, r7
100426bc:	b004      	add	sp, #16
100426be:	bd80      	pop	{r7, pc}
100426c0:	48500000 	.word	0x48500000

100426c4 <HAL_PWREx_DisableGPIOPullDown>:
  *         or the logical OR of several of them to reset
  *         several bits for a given port in a single API call.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber)
{
100426c4:	b580      	push	{r7, lr}
100426c6:	b084      	sub	sp, #16
100426c8:	af00      	add	r7, sp, #0
100426ca:	6078      	str	r0, [r7, #4]
100426cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
100426ce:	230f      	movs	r3, #15
100426d0:	18fb      	adds	r3, r7, r3
100426d2:	2200      	movs	r2, #0
100426d4:	701a      	strb	r2, [r3, #0]

  assert_param(IS_PWR_GPIO(GPIO));
  assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));

  switch (GPIO)
100426d6:	687b      	ldr	r3, [r7, #4]
100426d8:	2b00      	cmp	r3, #0
100426da:	d003      	beq.n	100426e4 <HAL_PWREx_DisableGPIOPullDown+0x20>
100426dc:	687b      	ldr	r3, [r7, #4]
100426de:	2b01      	cmp	r3, #1
100426e0:	d008      	beq.n	100426f4 <HAL_PWREx_DisableGPIOPullDown+0x30>
100426e2:	e00f      	b.n	10042704 <HAL_PWREx_DisableGPIOPullDown+0x40>
  {
    case PWR_GPIO_A:
      CLEAR_BIT(PWR->PDCRA, GPIONumber);
100426e4:	4b0d      	ldr	r3, [pc, #52]	@ (1004271c <HAL_PWREx_DisableGPIOPullDown+0x58>)
100426e6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
100426e8:	683b      	ldr	r3, [r7, #0]
100426ea:	43d9      	mvns	r1, r3
100426ec:	4b0b      	ldr	r3, [pc, #44]	@ (1004271c <HAL_PWREx_DisableGPIOPullDown+0x58>)
100426ee:	400a      	ands	r2, r1
100426f0:	625a      	str	r2, [r3, #36]	@ 0x24
      break;
100426f2:	e00c      	b.n	1004270e <HAL_PWREx_DisableGPIOPullDown+0x4a>
    case PWR_GPIO_B:
      CLEAR_BIT(PWR->PDCRB, GPIONumber);
100426f4:	4b09      	ldr	r3, [pc, #36]	@ (1004271c <HAL_PWREx_DisableGPIOPullDown+0x58>)
100426f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
100426f8:	683b      	ldr	r3, [r7, #0]
100426fa:	43d9      	mvns	r1, r3
100426fc:	4b07      	ldr	r3, [pc, #28]	@ (1004271c <HAL_PWREx_DisableGPIOPullDown+0x58>)
100426fe:	400a      	ands	r2, r1
10042700:	62da      	str	r2, [r3, #44]	@ 0x2c
      break;
10042702:	e004      	b.n	1004270e <HAL_PWREx_DisableGPIOPullDown+0x4a>
    default:
      status = HAL_ERROR;
10042704:	230f      	movs	r3, #15
10042706:	18fb      	adds	r3, r7, r3
10042708:	2201      	movs	r2, #1
1004270a:	701a      	strb	r2, [r3, #0]
      break;
1004270c:	46c0      	nop			@ (mov r8, r8)
  }

  return status;
1004270e:	230f      	movs	r3, #15
10042710:	18fb      	adds	r3, r7, r3
10042712:	781b      	ldrb	r3, [r3, #0]
}
10042714:	0018      	movs	r0, r3
10042716:	46bd      	mov	sp, r7
10042718:	b004      	add	sp, #16
1004271a:	bd80      	pop	{r7, pc}
1004271c:	48500000 	.word	0x48500000

10042720 <LL_PWR_SetNoPullB>:
  * @retval None
  * @note   Please refer the user manual to know which IOs are able for this
  *         feature.
  */
__STATIC_INLINE void LL_PWR_SetNoPullB(uint32_t IO)
{
10042720:	b580      	push	{r7, lr}
10042722:	b082      	sub	sp, #8
10042724:	af00      	add	r7, sp, #0
10042726:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(PWR->PUCRB, IO);
10042728:	4b08      	ldr	r3, [pc, #32]	@ (1004274c <LL_PWR_SetNoPullB+0x2c>)
1004272a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
1004272c:	687b      	ldr	r3, [r7, #4]
1004272e:	43d9      	mvns	r1, r3
10042730:	4b06      	ldr	r3, [pc, #24]	@ (1004274c <LL_PWR_SetNoPullB+0x2c>)
10042732:	400a      	ands	r2, r1
10042734:	629a      	str	r2, [r3, #40]	@ 0x28
  CLEAR_BIT(PWR->PDCRB, IO);
10042736:	4b05      	ldr	r3, [pc, #20]	@ (1004274c <LL_PWR_SetNoPullB+0x2c>)
10042738:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
1004273a:	687b      	ldr	r3, [r7, #4]
1004273c:	43d9      	mvns	r1, r3
1004273e:	4b03      	ldr	r3, [pc, #12]	@ (1004274c <LL_PWR_SetNoPullB+0x2c>)
10042740:	400a      	ands	r2, r1
10042742:	62da      	str	r2, [r3, #44]	@ 0x2c
}
10042744:	46c0      	nop			@ (mov r8, r8)
10042746:	46bd      	mov	sp, r7
10042748:	b002      	add	sp, #8
1004274a:	bd80      	pop	{r7, pc}
1004274c:	48500000 	.word	0x48500000

10042750 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
10042750:	b580      	push	{r7, lr}
10042752:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
10042754:	4b04      	ldr	r3, [pc, #16]	@ (10042768 <LL_RCC_HSE_Enable+0x18>)
10042756:	681a      	ldr	r2, [r3, #0]
10042758:	4b03      	ldr	r3, [pc, #12]	@ (10042768 <LL_RCC_HSE_Enable+0x18>)
1004275a:	2180      	movs	r1, #128	@ 0x80
1004275c:	0249      	lsls	r1, r1, #9
1004275e:	430a      	orrs	r2, r1
10042760:	601a      	str	r2, [r3, #0]
}
10042762:	46c0      	nop			@ (mov r8, r8)
10042764:	46bd      	mov	sp, r7
10042766:	bd80      	pop	{r7, pc}
10042768:	48400000 	.word	0x48400000

1004276c <LL_RCC_HSE_Disable>:
  * @brief  Disable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Disable(void)
{
1004276c:	b580      	push	{r7, lr}
1004276e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
10042770:	4b04      	ldr	r3, [pc, #16]	@ (10042784 <LL_RCC_HSE_Disable+0x18>)
10042772:	681a      	ldr	r2, [r3, #0]
10042774:	4b03      	ldr	r3, [pc, #12]	@ (10042784 <LL_RCC_HSE_Disable+0x18>)
10042776:	4904      	ldr	r1, [pc, #16]	@ (10042788 <LL_RCC_HSE_Disable+0x1c>)
10042778:	400a      	ands	r2, r1
1004277a:	601a      	str	r2, [r3, #0]
}
1004277c:	46c0      	nop			@ (mov r8, r8)
1004277e:	46bd      	mov	sp, r7
10042780:	bd80      	pop	{r7, pc}
10042782:	46c0      	nop			@ (mov r8, r8)
10042784:	48400000 	.word	0x48400000
10042788:	fffeffff 	.word	0xfffeffff

1004278c <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
1004278c:	b580      	push	{r7, lr}
1004278e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
10042790:	4b07      	ldr	r3, [pc, #28]	@ (100427b0 <LL_RCC_HSE_IsReady+0x24>)
10042792:	681a      	ldr	r2, [r3, #0]
10042794:	2380      	movs	r3, #128	@ 0x80
10042796:	029b      	lsls	r3, r3, #10
10042798:	401a      	ands	r2, r3
1004279a:	2380      	movs	r3, #128	@ 0x80
1004279c:	029b      	lsls	r3, r3, #10
1004279e:	429a      	cmp	r2, r3
100427a0:	d101      	bne.n	100427a6 <LL_RCC_HSE_IsReady+0x1a>
100427a2:	2301      	movs	r3, #1
100427a4:	e000      	b.n	100427a8 <LL_RCC_HSE_IsReady+0x1c>
100427a6:	2300      	movs	r3, #0
}
100427a8:	0018      	movs	r0, r3
100427aa:	46bd      	mov	sp, r7
100427ac:	bd80      	pop	{r7, pc}
100427ae:	46c0      	nop			@ (mov r8, r8)
100427b0:	48400000 	.word	0x48400000

100427b4 <LL_RCC_HSE_SetCapacitorTuning>:
  * @rmtoll RFSWHSECR        SWXOTUNE       LL_RCC_HSE_SetCapacitorTuning
  * @param  Value Between Min_Data = 0 and Max_Data = 63
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_SetCapacitorTuning(uint32_t Value)
{
100427b4:	b580      	push	{r7, lr}
100427b6:	b082      	sub	sp, #8
100427b8:	af00      	add	r7, sp, #0
100427ba:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->RFSWHSECR, RCC_RFSWHSECR_SWXOTUNE, Value << RCC_RFSWHSECR_SWXOTUNE_Pos);
100427bc:	4a0b      	ldr	r2, [pc, #44]	@ (100427ec <LL_RCC_HSE_SetCapacitorTuning+0x38>)
100427be:	2398      	movs	r3, #152	@ 0x98
100427c0:	58d3      	ldr	r3, [r2, r3]
100427c2:	4a0b      	ldr	r2, [pc, #44]	@ (100427f0 <LL_RCC_HSE_SetCapacitorTuning+0x3c>)
100427c4:	401a      	ands	r2, r3
100427c6:	687b      	ldr	r3, [r7, #4]
100427c8:	021b      	lsls	r3, r3, #8
100427ca:	4908      	ldr	r1, [pc, #32]	@ (100427ec <LL_RCC_HSE_SetCapacitorTuning+0x38>)
100427cc:	4313      	orrs	r3, r2
100427ce:	2298      	movs	r2, #152	@ 0x98
100427d0:	508b      	str	r3, [r1, r2]
  SET_BIT(RCC->RFSWHSECR, RCC_RFSWHSECR_SWXOTUNEEN);
100427d2:	4a06      	ldr	r2, [pc, #24]	@ (100427ec <LL_RCC_HSE_SetCapacitorTuning+0x38>)
100427d4:	2398      	movs	r3, #152	@ 0x98
100427d6:	58d3      	ldr	r3, [r2, r3]
100427d8:	4904      	ldr	r1, [pc, #16]	@ (100427ec <LL_RCC_HSE_SetCapacitorTuning+0x38>)
100427da:	2280      	movs	r2, #128	@ 0x80
100427dc:	4313      	orrs	r3, r2
100427de:	2298      	movs	r2, #152	@ 0x98
100427e0:	508b      	str	r3, [r1, r2]
}
100427e2:	46c0      	nop			@ (mov r8, r8)
100427e4:	46bd      	mov	sp, r7
100427e6:	b002      	add	sp, #8
100427e8:	bd80      	pop	{r7, pc}
100427ea:	46c0      	nop			@ (mov r8, r8)
100427ec:	48400000 	.word	0x48400000
100427f0:	ffffc0ff 	.word	0xffffc0ff

100427f4 <LL_RCC_HSE_SetCurrentControl>:
  *         Example GMC[6:0]=0b1111001=25*40uA
  * @rmtoll RFSWHSECR        GMC       LL_RCC_HSE_SetCurrentControl
  * @param  CurrentMax HSE current calculated with the previous formula
  */
__STATIC_INLINE void LL_RCC_HSE_SetCurrentControl(uint32_t CurrentMax)
{
100427f4:	b580      	push	{r7, lr}
100427f6:	b082      	sub	sp, #8
100427f8:	af00      	add	r7, sp, #0
100427fa:	6078      	str	r0, [r7, #4]
  MODIFY_REG_FIELD(RCC->RFSWHSECR, RCC_RFSWHSECR_GMC, CurrentMax);
100427fc:	4a08      	ldr	r2, [pc, #32]	@ (10042820 <LL_RCC_HSE_SetCurrentControl+0x2c>)
100427fe:	2398      	movs	r3, #152	@ 0x98
10042800:	58d3      	ldr	r3, [r2, r3]
10042802:	227f      	movs	r2, #127	@ 0x7f
10042804:	4393      	bics	r3, r2
10042806:	001a      	movs	r2, r3
10042808:	687b      	ldr	r3, [r7, #4]
1004280a:	217f      	movs	r1, #127	@ 0x7f
1004280c:	400b      	ands	r3, r1
1004280e:	4904      	ldr	r1, [pc, #16]	@ (10042820 <LL_RCC_HSE_SetCurrentControl+0x2c>)
10042810:	4313      	orrs	r3, r2
10042812:	2298      	movs	r2, #152	@ 0x98
10042814:	508b      	str	r3, [r1, r2]
}
10042816:	46c0      	nop			@ (mov r8, r8)
10042818:	46bd      	mov	sp, r7
1004281a:	b002      	add	sp, #8
1004281c:	bd80      	pop	{r7, pc}
1004281e:	46c0      	nop			@ (mov r8, r8)
10042820:	48400000 	.word	0x48400000

10042824 <LL_RCC_HSE_SetStartupCurrent>:
  * @brief  Set HSE startup current
  * @rmtoll RFSWHSECR        ISTARTUP      LL_RCC_HSE_SetStartupCurrent
  * @param  StartupCurrent HSE startup current
  */
__STATIC_INLINE void LL_RCC_HSE_SetStartupCurrent(uint32_t StartupCurrent)
{
10042824:	b580      	push	{r7, lr}
10042826:	b082      	sub	sp, #8
10042828:	af00      	add	r7, sp, #0
1004282a:	6078      	str	r0, [r7, #4]
  MODIFY_REG_FIELD(RCC->RFSWHSECR, RCC_RFSWHSECR_ISTARTUP, StartupCurrent);
1004282c:	4a08      	ldr	r2, [pc, #32]	@ (10042850 <LL_RCC_HSE_SetStartupCurrent+0x2c>)
1004282e:	2398      	movs	r3, #152	@ 0x98
10042830:	58d3      	ldr	r3, [r2, r3]
10042832:	4a08      	ldr	r2, [pc, #32]	@ (10042854 <LL_RCC_HSE_SetStartupCurrent+0x30>)
10042834:	401a      	ands	r2, r3
10042836:	687b      	ldr	r3, [r7, #4]
10042838:	039b      	lsls	r3, r3, #14
1004283a:	041b      	lsls	r3, r3, #16
1004283c:	0c1b      	lsrs	r3, r3, #16
1004283e:	4904      	ldr	r1, [pc, #16]	@ (10042850 <LL_RCC_HSE_SetStartupCurrent+0x2c>)
10042840:	4313      	orrs	r3, r2
10042842:	2298      	movs	r2, #152	@ 0x98
10042844:	508b      	str	r3, [r1, r2]
}
10042846:	46c0      	nop			@ (mov r8, r8)
10042848:	46bd      	mov	sp, r7
1004284a:	b002      	add	sp, #8
1004284c:	bd80      	pop	{r7, pc}
1004284e:	46c0      	nop			@ (mov r8, r8)
10042850:	48400000 	.word	0x48400000
10042854:	ffff3fff 	.word	0xffff3fff

10042858 <LL_RCC_HSE_SetAmplitudeThreshold>:
  * @brief  Set HSE Amplitude Control threshold
  * @rmtoll RFSWHSECR        AMPLTHRESH      LL_RCC_HSE_SetAmplitudeThreshold
  * @param  AmplThr HSE Amplitude Control threshold
  */
__STATIC_INLINE void LL_RCC_HSE_SetAmplitudeThreshold(uint32_t AmplThr)
{
10042858:	b580      	push	{r7, lr}
1004285a:	b082      	sub	sp, #8
1004285c:	af00      	add	r7, sp, #0
1004285e:	6078      	str	r0, [r7, #4]
  MODIFY_REG_FIELD(RCC->RFSWHSECR, RCC_RFSWHSECR_AMPLTHRESH, AmplThr);
10042860:	4a08      	ldr	r2, [pc, #32]	@ (10042884 <LL_RCC_HSE_SetAmplitudeThreshold+0x2c>)
10042862:	2398      	movs	r3, #152	@ 0x98
10042864:	58d3      	ldr	r3, [r2, r3]
10042866:	4a08      	ldr	r2, [pc, #32]	@ (10042888 <LL_RCC_HSE_SetAmplitudeThreshold+0x30>)
10042868:	401a      	ands	r2, r3
1004286a:	687b      	ldr	r3, [r7, #4]
1004286c:	0419      	lsls	r1, r3, #16
1004286e:	23e0      	movs	r3, #224	@ 0xe0
10042870:	02db      	lsls	r3, r3, #11
10042872:	400b      	ands	r3, r1
10042874:	4903      	ldr	r1, [pc, #12]	@ (10042884 <LL_RCC_HSE_SetAmplitudeThreshold+0x2c>)
10042876:	4313      	orrs	r3, r2
10042878:	2298      	movs	r2, #152	@ 0x98
1004287a:	508b      	str	r3, [r1, r2]
}
1004287c:	46c0      	nop			@ (mov r8, r8)
1004287e:	46bd      	mov	sp, r7
10042880:	b002      	add	sp, #8
10042882:	bd80      	pop	{r7, pc}
10042884:	48400000 	.word	0x48400000
10042888:	fff8ffff 	.word	0xfff8ffff

1004288c <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI
  * @rmtoll CFGR           STOPHSI        LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
1004288c:	b580      	push	{r7, lr}
1004288e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CFGR, RCC_CFGR_STOPHSI);
10042890:	4b07      	ldr	r3, [pc, #28]	@ (100428b0 <LL_RCC_HSI_Enable+0x24>)
10042892:	689a      	ldr	r2, [r3, #8]
10042894:	4b06      	ldr	r3, [pc, #24]	@ (100428b0 <LL_RCC_HSI_Enable+0x24>)
10042896:	2104      	movs	r1, #4
10042898:	438a      	bics	r2, r1
1004289a:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(RCC->CFGR, RCC_CFGR_HSESEL);
1004289c:	4b04      	ldr	r3, [pc, #16]	@ (100428b0 <LL_RCC_HSI_Enable+0x24>)
1004289e:	689a      	ldr	r2, [r3, #8]
100428a0:	4b03      	ldr	r3, [pc, #12]	@ (100428b0 <LL_RCC_HSI_Enable+0x24>)
100428a2:	2102      	movs	r1, #2
100428a4:	438a      	bics	r2, r1
100428a6:	609a      	str	r2, [r3, #8]
}
100428a8:	46c0      	nop			@ (mov r8, r8)
100428aa:	46bd      	mov	sp, r7
100428ac:	bd80      	pop	{r7, pc}
100428ae:	46c0      	nop			@ (mov r8, r8)
100428b0:	48400000 	.word	0x48400000

100428b4 <LL_RCC_HSI_Disable>:
  * @brief  Disable HSI
  * @rmtoll CFGR           STOPHSI        LL_RCC_HSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Disable(void)
{
100428b4:	b580      	push	{r7, lr}
100428b6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CFGR, RCC_CFGR_HSESEL);
100428b8:	4b07      	ldr	r3, [pc, #28]	@ (100428d8 <LL_RCC_HSI_Disable+0x24>)
100428ba:	689a      	ldr	r2, [r3, #8]
100428bc:	4b06      	ldr	r3, [pc, #24]	@ (100428d8 <LL_RCC_HSI_Disable+0x24>)
100428be:	2102      	movs	r1, #2
100428c0:	430a      	orrs	r2, r1
100428c2:	609a      	str	r2, [r3, #8]
  SET_BIT(RCC->CFGR, RCC_CFGR_STOPHSI);
100428c4:	4b04      	ldr	r3, [pc, #16]	@ (100428d8 <LL_RCC_HSI_Disable+0x24>)
100428c6:	689a      	ldr	r2, [r3, #8]
100428c8:	4b03      	ldr	r3, [pc, #12]	@ (100428d8 <LL_RCC_HSI_Disable+0x24>)
100428ca:	2104      	movs	r1, #4
100428cc:	430a      	orrs	r2, r1
100428ce:	609a      	str	r2, [r3, #8]
}
100428d0:	46c0      	nop			@ (mov r8, r8)
100428d2:	46bd      	mov	sp, r7
100428d4:	bd80      	pop	{r7, pc}
100428d6:	46c0      	nop			@ (mov r8, r8)
100428d8:	48400000 	.word	0x48400000

100428dc <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
100428dc:	b580      	push	{r7, lr}
100428de:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
100428e0:	4b07      	ldr	r3, [pc, #28]	@ (10042900 <LL_RCC_HSI_IsReady+0x24>)
100428e2:	681a      	ldr	r2, [r3, #0]
100428e4:	2380      	movs	r3, #128	@ 0x80
100428e6:	00db      	lsls	r3, r3, #3
100428e8:	401a      	ands	r2, r3
100428ea:	2380      	movs	r3, #128	@ 0x80
100428ec:	00db      	lsls	r3, r3, #3
100428ee:	429a      	cmp	r2, r3
100428f0:	d101      	bne.n	100428f6 <LL_RCC_HSI_IsReady+0x1a>
100428f2:	2301      	movs	r3, #1
100428f4:	e000      	b.n	100428f8 <LL_RCC_HSI_IsReady+0x1c>
100428f6:	2300      	movs	r3, #0
}
100428f8:	0018      	movs	r0, r3
100428fa:	46bd      	mov	sp, r7
100428fc:	bd80      	pop	{r7, pc}
100428fe:	46c0      	nop			@ (mov r8, r8)
10042900:	48400000 	.word	0x48400000

10042904 <LL_RCC_DIRECT_HSE_Enable>:
  * @brief  Enable DIRECT_HSE mode
  * @rmtoll CFGR       HSESEL/STOPHSI         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_DIRECT_HSE_Enable(void)
{
10042904:	b580      	push	{r7, lr}
10042906:	b082      	sub	sp, #8
10042908:	af00      	add	r7, sp, #0
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0);
1004290a:	46c0      	nop			@ (mov r8, r8)
1004290c:	4b0f      	ldr	r3, [pc, #60]	@ (1004294c <LL_RCC_DIRECT_HSE_Enable+0x48>)
1004290e:	681a      	ldr	r2, [r3, #0]
10042910:	2380      	movs	r3, #128	@ 0x80
10042912:	029b      	lsls	r3, r3, #10
10042914:	4013      	ands	r3, r2
10042916:	d0f9      	beq.n	1004290c <LL_RCC_DIRECT_HSE_Enable+0x8>
  SET_BIT(RCC->CFGR, RCC_CFGR_HSESEL);
10042918:	4b0c      	ldr	r3, [pc, #48]	@ (1004294c <LL_RCC_DIRECT_HSE_Enable+0x48>)
1004291a:	689a      	ldr	r2, [r3, #8]
1004291c:	4b0b      	ldr	r3, [pc, #44]	@ (1004294c <LL_RCC_DIRECT_HSE_Enable+0x48>)
1004291e:	2102      	movs	r1, #2
10042920:	430a      	orrs	r2, r1
10042922:	609a      	str	r2, [r3, #8]
  for (volatile int i = 0; i < 6; i++)
10042924:	2300      	movs	r3, #0
10042926:	607b      	str	r3, [r7, #4]
10042928:	e003      	b.n	10042932 <LL_RCC_DIRECT_HSE_Enable+0x2e>
  {
    __asm("NOP");
1004292a:	46c0      	nop			@ (mov r8, r8)
  for (volatile int i = 0; i < 6; i++)
1004292c:	687b      	ldr	r3, [r7, #4]
1004292e:	3301      	adds	r3, #1
10042930:	607b      	str	r3, [r7, #4]
10042932:	687b      	ldr	r3, [r7, #4]
10042934:	2b05      	cmp	r3, #5
10042936:	ddf8      	ble.n	1004292a <LL_RCC_DIRECT_HSE_Enable+0x26>
  }
  SET_BIT(RCC->CFGR, RCC_CFGR_STOPHSI);
10042938:	4b04      	ldr	r3, [pc, #16]	@ (1004294c <LL_RCC_DIRECT_HSE_Enable+0x48>)
1004293a:	689a      	ldr	r2, [r3, #8]
1004293c:	4b03      	ldr	r3, [pc, #12]	@ (1004294c <LL_RCC_DIRECT_HSE_Enable+0x48>)
1004293e:	2104      	movs	r1, #4
10042940:	430a      	orrs	r2, r1
10042942:	609a      	str	r2, [r3, #8]
}
10042944:	46c0      	nop			@ (mov r8, r8)
10042946:	46bd      	mov	sp, r7
10042948:	b002      	add	sp, #8
1004294a:	bd80      	pop	{r7, pc}
1004294c:	48400000 	.word	0x48400000

10042950 <LL_RCC_LSCO_SetSource>:
  *         @arg @ref LL_RCC_LSCO_CLKSOURCE_LSI
  *         @arg @ref LL_RCC_LSCO_CLKSOURCE_HSI64M_DIV2048
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSCO_SetSource(uint32_t Source)
{
10042950:	b580      	push	{r7, lr}
10042952:	b082      	sub	sp, #8
10042954:	af00      	add	r7, sp, #0
10042956:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_CLKSLOWSEL, Source);
10042958:	4b06      	ldr	r3, [pc, #24]	@ (10042974 <LL_RCC_LSCO_SetSource+0x24>)
1004295a:	689b      	ldr	r3, [r3, #8]
1004295c:	4a06      	ldr	r2, [pc, #24]	@ (10042978 <LL_RCC_LSCO_SetSource+0x28>)
1004295e:	4013      	ands	r3, r2
10042960:	0019      	movs	r1, r3
10042962:	4b04      	ldr	r3, [pc, #16]	@ (10042974 <LL_RCC_LSCO_SetSource+0x24>)
10042964:	687a      	ldr	r2, [r7, #4]
10042966:	430a      	orrs	r2, r1
10042968:	609a      	str	r2, [r3, #8]
}
1004296a:	46c0      	nop			@ (mov r8, r8)
1004296c:	46bd      	mov	sp, r7
1004296e:	b002      	add	sp, #8
10042970:	bd80      	pop	{r7, pc}
10042972:	46c0      	nop			@ (mov r8, r8)
10042974:	48400000 	.word	0x48400000
10042978:	fffe7fff 	.word	0xfffe7fff

1004297c <LL_RCC_LSE_Enable>:
  * @brief  Enable  Low Speed External (LSE) crystal.
  * @rmtoll CR         LSEON         LL_RCC_LSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Enable(void)
{
1004297c:	b580      	push	{r7, lr}
1004297e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_LSEON);
10042980:	4b04      	ldr	r3, [pc, #16]	@ (10042994 <LL_RCC_LSE_Enable+0x18>)
10042982:	681a      	ldr	r2, [r3, #0]
10042984:	4b03      	ldr	r3, [pc, #12]	@ (10042994 <LL_RCC_LSE_Enable+0x18>)
10042986:	2110      	movs	r1, #16
10042988:	430a      	orrs	r2, r1
1004298a:	601a      	str	r2, [r3, #0]
}
1004298c:	46c0      	nop			@ (mov r8, r8)
1004298e:	46bd      	mov	sp, r7
10042990:	bd80      	pop	{r7, pc}
10042992:	46c0      	nop			@ (mov r8, r8)
10042994:	48400000 	.word	0x48400000

10042998 <LL_RCC_LSE_Disable>:
  * @brief  Disable  Low Speed External (LSE) crystal.
  * @rmtoll CR         LSEON         LL_RCC_LSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Disable(void)
{
10042998:	b580      	push	{r7, lr}
1004299a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_LSEON);
1004299c:	4b04      	ldr	r3, [pc, #16]	@ (100429b0 <LL_RCC_LSE_Disable+0x18>)
1004299e:	681a      	ldr	r2, [r3, #0]
100429a0:	4b03      	ldr	r3, [pc, #12]	@ (100429b0 <LL_RCC_LSE_Disable+0x18>)
100429a2:	2110      	movs	r1, #16
100429a4:	438a      	bics	r2, r1
100429a6:	601a      	str	r2, [r3, #0]
}
100429a8:	46c0      	nop			@ (mov r8, r8)
100429aa:	46bd      	mov	sp, r7
100429ac:	bd80      	pop	{r7, pc}
100429ae:	46c0      	nop			@ (mov r8, r8)
100429b0:	48400000 	.word	0x48400000

100429b4 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll CR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
100429b4:	b580      	push	{r7, lr}
100429b6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_LSERDY) == (RCC_CR_LSERDY)) ? 1UL : 0UL);
100429b8:	4b05      	ldr	r3, [pc, #20]	@ (100429d0 <LL_RCC_LSE_IsReady+0x1c>)
100429ba:	681b      	ldr	r3, [r3, #0]
100429bc:	2220      	movs	r2, #32
100429be:	4013      	ands	r3, r2
100429c0:	2b20      	cmp	r3, #32
100429c2:	d101      	bne.n	100429c8 <LL_RCC_LSE_IsReady+0x14>
100429c4:	2301      	movs	r3, #1
100429c6:	e000      	b.n	100429ca <LL_RCC_LSE_IsReady+0x16>
100429c8:	2300      	movs	r3, #0
}
100429ca:	0018      	movs	r0, r3
100429cc:	46bd      	mov	sp, r7
100429ce:	bd80      	pop	{r7, pc}
100429d0:	48400000 	.word	0x48400000

100429d4 <LL_RCC_LSE_EnableBypass>:
  * @brief  Enable external clock source (LSE bypass).
  * @rmtoll CR         LSEBYP        LL_RCC_LSE_EnableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
{
100429d4:	b580      	push	{r7, lr}
100429d6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_LSEBYP);
100429d8:	4b04      	ldr	r3, [pc, #16]	@ (100429ec <LL_RCC_LSE_EnableBypass+0x18>)
100429da:	681a      	ldr	r2, [r3, #0]
100429dc:	4b03      	ldr	r3, [pc, #12]	@ (100429ec <LL_RCC_LSE_EnableBypass+0x18>)
100429de:	2140      	movs	r1, #64	@ 0x40
100429e0:	430a      	orrs	r2, r1
100429e2:	601a      	str	r2, [r3, #0]
}
100429e4:	46c0      	nop			@ (mov r8, r8)
100429e6:	46bd      	mov	sp, r7
100429e8:	bd80      	pop	{r7, pc}
100429ea:	46c0      	nop			@ (mov r8, r8)
100429ec:	48400000 	.word	0x48400000

100429f0 <LL_RCC_LSE_DisableBypass>:
  * @brief  Disable external clock source (LSE bypass).
  * @rmtoll CR         LSEBYP        LL_RCC_LSE_DisableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
{
100429f0:	b580      	push	{r7, lr}
100429f2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_LSEBYP);
100429f4:	4b04      	ldr	r3, [pc, #16]	@ (10042a08 <LL_RCC_LSE_DisableBypass+0x18>)
100429f6:	681a      	ldr	r2, [r3, #0]
100429f8:	4b03      	ldr	r3, [pc, #12]	@ (10042a08 <LL_RCC_LSE_DisableBypass+0x18>)
100429fa:	2140      	movs	r1, #64	@ 0x40
100429fc:	438a      	bics	r2, r1
100429fe:	601a      	str	r2, [r3, #0]
}
10042a00:	46c0      	nop			@ (mov r8, r8)
10042a02:	46bd      	mov	sp, r7
10042a04:	bd80      	pop	{r7, pc}
10042a06:	46c0      	nop			@ (mov r8, r8)
10042a08:	48400000 	.word	0x48400000

10042a0c <LL_RCC_LSE_IsBypassEnabled>:
  * @brief  Check if LSE bypass configuration is enabled.
  * @rmtoll CR         LSEBYP        LL_RCC_LSE_IsBypassEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsBypassEnabled(void)
{
10042a0c:	b580      	push	{r7, lr}
10042a0e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_LSEBYP) == (RCC_CR_LSEBYP)) ? 1UL : 0UL);
10042a10:	4b05      	ldr	r3, [pc, #20]	@ (10042a28 <LL_RCC_LSE_IsBypassEnabled+0x1c>)
10042a12:	681b      	ldr	r3, [r3, #0]
10042a14:	2240      	movs	r2, #64	@ 0x40
10042a16:	4013      	ands	r3, r2
10042a18:	2b40      	cmp	r3, #64	@ 0x40
10042a1a:	d101      	bne.n	10042a20 <LL_RCC_LSE_IsBypassEnabled+0x14>
10042a1c:	2301      	movs	r3, #1
10042a1e:	e000      	b.n	10042a22 <LL_RCC_LSE_IsBypassEnabled+0x16>
10042a20:	2300      	movs	r3, #0
}
10042a22:	0018      	movs	r0, r3
10042a24:	46bd      	mov	sp, r7
10042a26:	bd80      	pop	{r7, pc}
10042a28:	48400000 	.word	0x48400000

10042a2c <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
10042a2c:	b580      	push	{r7, lr}
10042a2e:	b082      	sub	sp, #8
10042a30:	af00      	add	r7, sp, #0
10042a32:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSSWCR, RCC_CSSWCR_LSEDRV, LSEDrive);
10042a34:	4b06      	ldr	r3, [pc, #24]	@ (10042a50 <LL_RCC_LSE_SetDriveCapability+0x24>)
10042a36:	68db      	ldr	r3, [r3, #12]
10042a38:	2260      	movs	r2, #96	@ 0x60
10042a3a:	4393      	bics	r3, r2
10042a3c:	0019      	movs	r1, r3
10042a3e:	4b04      	ldr	r3, [pc, #16]	@ (10042a50 <LL_RCC_LSE_SetDriveCapability+0x24>)
10042a40:	687a      	ldr	r2, [r7, #4]
10042a42:	430a      	orrs	r2, r1
10042a44:	60da      	str	r2, [r3, #12]
}
10042a46:	46c0      	nop			@ (mov r8, r8)
10042a48:	46bd      	mov	sp, r7
10042a4a:	b002      	add	sp, #8
10042a4c:	bd80      	pop	{r7, pc}
10042a4e:	46c0      	nop			@ (mov r8, r8)
10042a50:	48400000 	.word	0x48400000

10042a54 <LL_RCC_LSI_Enable>:
  * @brief  Enable LSI Oscillator
  * @rmtoll CR          LSION         LL_RCC_LSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Enable(void)
{
10042a54:	b580      	push	{r7, lr}
10042a56:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_LSION);
10042a58:	4b04      	ldr	r3, [pc, #16]	@ (10042a6c <LL_RCC_LSI_Enable+0x18>)
10042a5a:	681a      	ldr	r2, [r3, #0]
10042a5c:	4b03      	ldr	r3, [pc, #12]	@ (10042a6c <LL_RCC_LSI_Enable+0x18>)
10042a5e:	2104      	movs	r1, #4
10042a60:	430a      	orrs	r2, r1
10042a62:	601a      	str	r2, [r3, #0]
}
10042a64:	46c0      	nop			@ (mov r8, r8)
10042a66:	46bd      	mov	sp, r7
10042a68:	bd80      	pop	{r7, pc}
10042a6a:	46c0      	nop			@ (mov r8, r8)
10042a6c:	48400000 	.word	0x48400000

10042a70 <LL_RCC_LSI_Disable>:
  * @brief  Disable LSI Oscillator
  * @rmtoll CR          LSION         LL_RCC_LSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Disable(void)
{
10042a70:	b580      	push	{r7, lr}
10042a72:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_LSION);
10042a74:	4b04      	ldr	r3, [pc, #16]	@ (10042a88 <LL_RCC_LSI_Disable+0x18>)
10042a76:	681a      	ldr	r2, [r3, #0]
10042a78:	4b03      	ldr	r3, [pc, #12]	@ (10042a88 <LL_RCC_LSI_Disable+0x18>)
10042a7a:	2104      	movs	r1, #4
10042a7c:	438a      	bics	r2, r1
10042a7e:	601a      	str	r2, [r3, #0]
}
10042a80:	46c0      	nop			@ (mov r8, r8)
10042a82:	46bd      	mov	sp, r7
10042a84:	bd80      	pop	{r7, pc}
10042a86:	46c0      	nop			@ (mov r8, r8)
10042a88:	48400000 	.word	0x48400000

10042a8c <LL_RCC_LSI_IsReady>:
  * @brief  Check if LSI is Ready
  * @rmtoll CR          LSIRDY        LL_RCC_LSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
{
10042a8c:	b580      	push	{r7, lr}
10042a8e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_LSIRDY) == (RCC_CR_LSIRDY)) ? 1UL : 0UL);
10042a90:	4b05      	ldr	r3, [pc, #20]	@ (10042aa8 <LL_RCC_LSI_IsReady+0x1c>)
10042a92:	681b      	ldr	r3, [r3, #0]
10042a94:	2208      	movs	r2, #8
10042a96:	4013      	ands	r3, r2
10042a98:	2b08      	cmp	r3, #8
10042a9a:	d101      	bne.n	10042aa0 <LL_RCC_LSI_IsReady+0x14>
10042a9c:	2301      	movs	r3, #1
10042a9e:	e000      	b.n	10042aa2 <LL_RCC_LSI_IsReady+0x16>
10042aa0:	2300      	movs	r3, #0
}
10042aa2:	0018      	movs	r0, r3
10042aa4:	46bd      	mov	sp, r7
10042aa6:	bd80      	pop	{r7, pc}
10042aa8:	48400000 	.word	0x48400000

10042aac <LL_RCC_RC64MPLL_Enable>:
  * @brief  Enable RC64MPLL
  * @rmtoll CR           HSIPLLON         LL_RCC_RC64MPLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_RC64MPLL_Enable(void)
{
10042aac:	b580      	push	{r7, lr}
10042aae:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSIPLLON);
10042ab0:	4b04      	ldr	r3, [pc, #16]	@ (10042ac4 <LL_RCC_RC64MPLL_Enable+0x18>)
10042ab2:	681a      	ldr	r2, [r3, #0]
10042ab4:	4b03      	ldr	r3, [pc, #12]	@ (10042ac4 <LL_RCC_RC64MPLL_Enable+0x18>)
10042ab6:	2180      	movs	r1, #128	@ 0x80
10042ab8:	0189      	lsls	r1, r1, #6
10042aba:	430a      	orrs	r2, r1
10042abc:	601a      	str	r2, [r3, #0]
}
10042abe:	46c0      	nop			@ (mov r8, r8)
10042ac0:	46bd      	mov	sp, r7
10042ac2:	bd80      	pop	{r7, pc}
10042ac4:	48400000 	.word	0x48400000

10042ac8 <LL_RCC_RC64MPLL_Disable>:
  * @note Cannot be disabled if the RC64MPLL clock is used as the system clock
  * @rmtoll CR           HSIPLLON         LL_RCC_RC64MPLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_RC64MPLL_Disable(void)
{
10042ac8:	b580      	push	{r7, lr}
10042aca:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSIPLLON);
10042acc:	4b04      	ldr	r3, [pc, #16]	@ (10042ae0 <LL_RCC_RC64MPLL_Disable+0x18>)
10042ace:	681a      	ldr	r2, [r3, #0]
10042ad0:	4b03      	ldr	r3, [pc, #12]	@ (10042ae0 <LL_RCC_RC64MPLL_Disable+0x18>)
10042ad2:	4904      	ldr	r1, [pc, #16]	@ (10042ae4 <LL_RCC_RC64MPLL_Disable+0x1c>)
10042ad4:	400a      	ands	r2, r1
10042ad6:	601a      	str	r2, [r3, #0]
}
10042ad8:	46c0      	nop			@ (mov r8, r8)
10042ada:	46bd      	mov	sp, r7
10042adc:	bd80      	pop	{r7, pc}
10042ade:	46c0      	nop			@ (mov r8, r8)
10042ae0:	48400000 	.word	0x48400000
10042ae4:	ffffdfff 	.word	0xffffdfff

10042ae8 <LL_RCC_RC64MPLL_IsReady>:
  * @brief  Check if RC64MPLL is Ready
  * @rmtoll CR           HSIPLLRDY        LL_RCC_RC64MPLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_RC64MPLL_IsReady(void)
{
10042ae8:	b580      	push	{r7, lr}
10042aea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIPLLRDY) == (RCC_CR_HSIPLLRDY)) ? 1UL : 0UL);
10042aec:	4b07      	ldr	r3, [pc, #28]	@ (10042b0c <LL_RCC_RC64MPLL_IsReady+0x24>)
10042aee:	681a      	ldr	r2, [r3, #0]
10042af0:	2380      	movs	r3, #128	@ 0x80
10042af2:	01db      	lsls	r3, r3, #7
10042af4:	401a      	ands	r2, r3
10042af6:	2380      	movs	r3, #128	@ 0x80
10042af8:	01db      	lsls	r3, r3, #7
10042afa:	429a      	cmp	r2, r3
10042afc:	d101      	bne.n	10042b02 <LL_RCC_RC64MPLL_IsReady+0x1a>
10042afe:	2301      	movs	r3, #1
10042b00:	e000      	b.n	10042b04 <LL_RCC_RC64MPLL_IsReady+0x1c>
10042b02:	2300      	movs	r3, #0
}
10042b04:	0018      	movs	r0, r3
10042b06:	46bd      	mov	sp, r7
10042b08:	bd80      	pop	{r7, pc}
10042b0a:	46c0      	nop			@ (mov r8, r8)
10042b0c:	48400000 	.word	0x48400000

10042b10 <LL_RCC_SetRC64MPLLPrescaler>:
  *         @arg @ref LL_RCC_RC64MPLL_DIV_32
  *         @arg @ref LL_RCC_RC64MPLL_DIV_64
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetRC64MPLLPrescaler(uint32_t Prescaler)
{
10042b10:	b580      	push	{r7, lr}
10042b12:	b082      	sub	sp, #8
10042b14:	af00      	add	r7, sp, #0
10042b16:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_CLKSYSDIV, Prescaler);
10042b18:	4b06      	ldr	r3, [pc, #24]	@ (10042b34 <LL_RCC_SetRC64MPLLPrescaler+0x24>)
10042b1a:	689b      	ldr	r3, [r3, #8]
10042b1c:	22e0      	movs	r2, #224	@ 0xe0
10042b1e:	4393      	bics	r3, r2
10042b20:	0019      	movs	r1, r3
10042b22:	4b04      	ldr	r3, [pc, #16]	@ (10042b34 <LL_RCC_SetRC64MPLLPrescaler+0x24>)
10042b24:	687a      	ldr	r2, [r7, #4]
10042b26:	430a      	orrs	r2, r1
10042b28:	609a      	str	r2, [r3, #8]
}
10042b2a:	46c0      	nop			@ (mov r8, r8)
10042b2c:	46bd      	mov	sp, r7
10042b2e:	b002      	add	sp, #8
10042b30:	bd80      	pop	{r7, pc}
10042b32:	46c0      	nop			@ (mov r8, r8)
10042b34:	48400000 	.word	0x48400000

10042b38 <HAL_RCC_OscConfig>:
  * @param  RCC_OscInitStruct  pointer to a @ref RCC_OscInitTypeDef structure that
  *         contains the configuration information for the RCC Oscillators.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
10042b38:	b580      	push	{r7, lr}
10042b3a:	b084      	sub	sp, #16
10042b3c:	af00      	add	r7, sp, #0
10042b3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
10042b40:	687b      	ldr	r3, [r7, #4]
10042b42:	2b00      	cmp	r3, #0
10042b44:	d101      	bne.n	10042b4a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
10042b46:	2301      	movs	r3, #1
10042b48:	e146      	b.n	10042dd8 <HAL_RCC_OscConfig+0x2a0>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSI Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
10042b4a:	687b      	ldr	r3, [r7, #4]
10042b4c:	681b      	ldr	r3, [r3, #0]
10042b4e:	2210      	movs	r2, #16
10042b50:	4013      	ands	r3, r2
10042b52:	d033      	beq.n	10042bbc <HAL_RCC_OscConfig+0x84>
  {
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
10042b54:	687b      	ldr	r3, [r7, #4]
10042b56:	689b      	ldr	r3, [r3, #8]
10042b58:	2b00      	cmp	r3, #0
10042b5a:	d102      	bne.n	10042b62 <HAL_RCC_OscConfig+0x2a>
10042b5c:	f7ff fe96 	bl	1004288c <LL_RCC_HSI_Enable>
10042b60:	e001      	b.n	10042b66 <HAL_RCC_OscConfig+0x2e>
10042b62:	f7ff fea7 	bl	100428b4 <LL_RCC_HSI_Disable>

    if(RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
10042b66:	687b      	ldr	r3, [r7, #4]
10042b68:	689b      	ldr	r3, [r3, #8]
10042b6a:	2b04      	cmp	r3, #4
10042b6c:	d113      	bne.n	10042b96 <HAL_RCC_OscConfig+0x5e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
10042b6e:	f7fe fd53 	bl	10041618 <HAL_GetTick>
10042b72:	0003      	movs	r3, r0
10042b74:	60fb      	str	r3, [r7, #12]

      /* Wait till HSI is disabled */
      while (LL_RCC_HSI_IsReady() == 1U)
10042b76:	e008      	b.n	10042b8a <HAL_RCC_OscConfig+0x52>
      {
        if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
10042b78:	f7fe fd4e 	bl	10041618 <HAL_GetTick>
10042b7c:	0002      	movs	r2, r0
10042b7e:	68fb      	ldr	r3, [r7, #12]
10042b80:	1ad3      	subs	r3, r2, r3
10042b82:	2b64      	cmp	r3, #100	@ 0x64
10042b84:	d901      	bls.n	10042b8a <HAL_RCC_OscConfig+0x52>
        {
          return HAL_TIMEOUT;
10042b86:	2303      	movs	r3, #3
10042b88:	e126      	b.n	10042dd8 <HAL_RCC_OscConfig+0x2a0>
      while (LL_RCC_HSI_IsReady() == 1U)
10042b8a:	f7ff fea7 	bl	100428dc <LL_RCC_HSI_IsReady>
10042b8e:	0003      	movs	r3, r0
10042b90:	2b01      	cmp	r3, #1
10042b92:	d0f1      	beq.n	10042b78 <HAL_RCC_OscConfig+0x40>
10042b94:	e012      	b.n	10042bbc <HAL_RCC_OscConfig+0x84>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
10042b96:	f7fe fd3f 	bl	10041618 <HAL_GetTick>
10042b9a:	0003      	movs	r3, r0
10042b9c:	60fb      	str	r3, [r7, #12]

      /* Wait till HSI is enabled */
      while (LL_RCC_HSI_IsReady() != 1U)
10042b9e:	e008      	b.n	10042bb2 <HAL_RCC_OscConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
10042ba0:	f7fe fd3a 	bl	10041618 <HAL_GetTick>
10042ba4:	0002      	movs	r2, r0
10042ba6:	68fb      	ldr	r3, [r7, #12]
10042ba8:	1ad3      	subs	r3, r2, r3
10042baa:	2b64      	cmp	r3, #100	@ 0x64
10042bac:	d901      	bls.n	10042bb2 <HAL_RCC_OscConfig+0x7a>
        {
          return HAL_TIMEOUT;
10042bae:	2303      	movs	r3, #3
10042bb0:	e112      	b.n	10042dd8 <HAL_RCC_OscConfig+0x2a0>
      while (LL_RCC_HSI_IsReady() != 1U)
10042bb2:	f7ff fe93 	bl	100428dc <LL_RCC_HSI_IsReady>
10042bb6:	0003      	movs	r3, r0
10042bb8:	2b01      	cmp	r3, #1
10042bba:	d1f1      	bne.n	10042ba0 <HAL_RCC_OscConfig+0x68>
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
10042bbc:	687b      	ldr	r3, [r7, #4]
10042bbe:	681b      	ldr	r3, [r3, #0]
10042bc0:	2201      	movs	r2, #1
10042bc2:	4013      	ands	r3, r2
10042bc4:	d03f      	beq.n	10042c46 <HAL_RCC_OscConfig+0x10e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* Set HSE Capacitor Tuning */
    LL_RCC_HSE_SetCapacitorTuning(CFG_HW_RCC_HSE_CAPACITOR_TUNE);
10042bc6:	2020      	movs	r0, #32
10042bc8:	f7ff fdf4 	bl	100427b4 <LL_RCC_HSE_SetCapacitorTuning>

    /* Set HSE startup Current */
    LL_RCC_HSE_SetStartupCurrent(0);
10042bcc:	2000      	movs	r0, #0
10042bce:	f7ff fe29 	bl	10042824 <LL_RCC_HSE_SetStartupCurrent>

    /*  Set HSE Amplitude Threshold */
    LL_RCC_HSE_SetAmplitudeThreshold(0);
10042bd2:	2000      	movs	r0, #0
10042bd4:	f7ff fe40 	bl	10042858 <LL_RCC_HSE_SetAmplitudeThreshold>

    /* Set HSE Current Control */
    LL_RCC_HSE_SetCurrentControl(40);
10042bd8:	2028      	movs	r0, #40	@ 0x28
10042bda:	f7ff fe0b 	bl	100427f4 <LL_RCC_HSE_SetCurrentControl>

    /* Set the new HSE configuration ---------------------------------------*/
    __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
10042bde:	687b      	ldr	r3, [r7, #4]
10042be0:	685a      	ldr	r2, [r3, #4]
10042be2:	2380      	movs	r3, #128	@ 0x80
10042be4:	025b      	lsls	r3, r3, #9
10042be6:	429a      	cmp	r2, r3
10042be8:	d102      	bne.n	10042bf0 <HAL_RCC_OscConfig+0xb8>
10042bea:	f7ff fdb1 	bl	10042750 <LL_RCC_HSE_Enable>
10042bee:	e001      	b.n	10042bf4 <HAL_RCC_OscConfig+0xbc>
10042bf0:	f7ff fdbc 	bl	1004276c <LL_RCC_HSE_Disable>

    /* Check the HSE State */
    if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
10042bf4:	687b      	ldr	r3, [r7, #4]
10042bf6:	685b      	ldr	r3, [r3, #4]
10042bf8:	2b00      	cmp	r3, #0
10042bfa:	d012      	beq.n	10042c22 <HAL_RCC_OscConfig+0xea>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
10042bfc:	f7fe fd0c 	bl	10041618 <HAL_GetTick>
10042c00:	0003      	movs	r3, r0
10042c02:	60fb      	str	r3, [r7, #12]

      /* Wait till HSE is ready */
      while (LL_RCC_HSE_IsReady() == 0U)
10042c04:	e008      	b.n	10042c18 <HAL_RCC_OscConfig+0xe0>
      {
        if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
10042c06:	f7fe fd07 	bl	10041618 <HAL_GetTick>
10042c0a:	0002      	movs	r2, r0
10042c0c:	68fb      	ldr	r3, [r7, #12]
10042c0e:	1ad3      	subs	r3, r2, r3
10042c10:	2b64      	cmp	r3, #100	@ 0x64
10042c12:	d901      	bls.n	10042c18 <HAL_RCC_OscConfig+0xe0>
        {
          return HAL_TIMEOUT;
10042c14:	2303      	movs	r3, #3
10042c16:	e0df      	b.n	10042dd8 <HAL_RCC_OscConfig+0x2a0>
      while (LL_RCC_HSE_IsReady() == 0U)
10042c18:	f7ff fdb8 	bl	1004278c <LL_RCC_HSE_IsReady>
10042c1c:	1e03      	subs	r3, r0, #0
10042c1e:	d0f2      	beq.n	10042c06 <HAL_RCC_OscConfig+0xce>
10042c20:	e011      	b.n	10042c46 <HAL_RCC_OscConfig+0x10e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
10042c22:	f7fe fcf9 	bl	10041618 <HAL_GetTick>
10042c26:	0003      	movs	r3, r0
10042c28:	60fb      	str	r3, [r7, #12]

      /* Wait till HSE is disabled */
      while (LL_RCC_HSE_IsReady() != 0U)
10042c2a:	e008      	b.n	10042c3e <HAL_RCC_OscConfig+0x106>
      {
        if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
10042c2c:	f7fe fcf4 	bl	10041618 <HAL_GetTick>
10042c30:	0002      	movs	r2, r0
10042c32:	68fb      	ldr	r3, [r7, #12]
10042c34:	1ad3      	subs	r3, r2, r3
10042c36:	2b64      	cmp	r3, #100	@ 0x64
10042c38:	d901      	bls.n	10042c3e <HAL_RCC_OscConfig+0x106>
        {
          return HAL_TIMEOUT;
10042c3a:	2303      	movs	r3, #3
10042c3c:	e0cc      	b.n	10042dd8 <HAL_RCC_OscConfig+0x2a0>
      while (LL_RCC_HSE_IsReady() != 0U)
10042c3e:	f7ff fda5 	bl	1004278c <LL_RCC_HSE_IsReady>
10042c42:	1e03      	subs	r3, r0, #0
10042c44:	d1f2      	bne.n	10042c2c <HAL_RCC_OscConfig+0xf4>
      }
    }
  }

  /*--------------------------------- LSI Configuration -----------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
10042c46:	687b      	ldr	r3, [r7, #4]
10042c48:	681b      	ldr	r3, [r3, #0]
10042c4a:	2204      	movs	r2, #4
10042c4c:	4013      	ands	r3, r2
10042c4e:	d03a      	beq.n	10042cc6 <HAL_RCC_OscConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
10042c50:	687b      	ldr	r3, [r7, #4]
10042c52:	691b      	ldr	r3, [r3, #16]
10042c54:	2b00      	cmp	r3, #0
10042c56:	d022      	beq.n	10042c9e <HAL_RCC_OscConfig+0x166>
    {
      /* Disable the LSI */
      __HAL_RCC_LSI_DISABLE();
10042c58:	f7ff ff0a 	bl	10042a70 <LL_RCC_LSI_Disable>
      while (__HAL_RCC_GET_LSI_READYFLAG() != 0U);
10042c5c:	46c0      	nop			@ (mov r8, r8)
10042c5e:	f7ff ff15 	bl	10042a8c <LL_RCC_LSI_IsReady>
10042c62:	1e03      	subs	r3, r0, #0
10042c64:	d1fb      	bne.n	10042c5e <HAL_RCC_OscConfig+0x126>

      /* Disable the LSE */
      __HAL_RCC_LSE_CONFIG(RCC_LSE_OFF);
10042c66:	f7ff fe97 	bl	10042998 <LL_RCC_LSE_Disable>

      /* Configure the Low Speed Clock to LSI */
      LL_RCC_LSCO_SetSource(LL_RCC_LSCO_CLKSOURCE_LSI);
10042c6a:	2380      	movs	r3, #128	@ 0x80
10042c6c:	025b      	lsls	r3, r3, #9
10042c6e:	0018      	movs	r0, r3
10042c70:	f7ff fe6e 	bl	10042950 <LL_RCC_LSCO_SetSource>

      /*  Enable the Internal Low Speed oscillator (LSI)  */
      __HAL_RCC_LSI_ENABLE();
10042c74:	f7ff feee 	bl	10042a54 <LL_RCC_LSI_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
10042c78:	f7fe fcce 	bl	10041618 <HAL_GetTick>
10042c7c:	0003      	movs	r3, r0
10042c7e:	60fb      	str	r3, [r7, #12]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_LSI_READYFLAG() == 0U)
10042c80:	e008      	b.n	10042c94 <HAL_RCC_OscConfig+0x15c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
10042c82:	f7fe fcc9 	bl	10041618 <HAL_GetTick>
10042c86:	0002      	movs	r2, r0
10042c88:	68fb      	ldr	r3, [r7, #12]
10042c8a:	1ad3      	subs	r3, r2, r3
10042c8c:	2b02      	cmp	r3, #2
10042c8e:	d901      	bls.n	10042c94 <HAL_RCC_OscConfig+0x15c>
        {
          return HAL_TIMEOUT;
10042c90:	2303      	movs	r3, #3
10042c92:	e0a1      	b.n	10042dd8 <HAL_RCC_OscConfig+0x2a0>
      while (__HAL_RCC_GET_LSI_READYFLAG() == 0U)
10042c94:	f7ff fefa 	bl	10042a8c <LL_RCC_LSI_IsReady>
10042c98:	1e03      	subs	r3, r0, #0
10042c9a:	d0f2      	beq.n	10042c82 <HAL_RCC_OscConfig+0x14a>
10042c9c:	e013      	b.n	10042cc6 <HAL_RCC_OscConfig+0x18e>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
10042c9e:	f7ff fee7 	bl	10042a70 <LL_RCC_LSI_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
10042ca2:	f7fe fcb9 	bl	10041618 <HAL_GetTick>
10042ca6:	0003      	movs	r3, r0
10042ca8:	60fb      	str	r3, [r7, #12]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_LSI_READYFLAG() != 0U)
10042caa:	e008      	b.n	10042cbe <HAL_RCC_OscConfig+0x186>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
10042cac:	f7fe fcb4 	bl	10041618 <HAL_GetTick>
10042cb0:	0002      	movs	r2, r0
10042cb2:	68fb      	ldr	r3, [r7, #12]
10042cb4:	1ad3      	subs	r3, r2, r3
10042cb6:	2b02      	cmp	r3, #2
10042cb8:	d901      	bls.n	10042cbe <HAL_RCC_OscConfig+0x186>
        {
          return HAL_TIMEOUT;
10042cba:	2303      	movs	r3, #3
10042cbc:	e08c      	b.n	10042dd8 <HAL_RCC_OscConfig+0x2a0>
      while (__HAL_RCC_GET_LSI_READYFLAG() != 0U)
10042cbe:	f7ff fee5 	bl	10042a8c <LL_RCC_LSI_IsReady>
10042cc2:	1e03      	subs	r3, r0, #0
10042cc4:	d1f2      	bne.n	10042cac <HAL_RCC_OscConfig+0x174>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
10042cc6:	687b      	ldr	r3, [r7, #4]
10042cc8:	681b      	ldr	r3, [r3, #0]
10042cca:	2202      	movs	r2, #2
10042ccc:	4013      	ands	r3, r2
10042cce:	d049      	beq.n	10042d64 <HAL_RCC_OscConfig+0x22c>

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Disable LSI */
    __HAL_RCC_LSI_DISABLE();
10042cd0:	f7ff fece 	bl	10042a70 <LL_RCC_LSI_Disable>

    /* Disable LSE */
    __HAL_RCC_LSE_CONFIG(RCC_LSE_OFF);
10042cd4:	f7ff fe60 	bl	10042998 <LL_RCC_LSE_Disable>
    while (__HAL_RCC_GET_LSE_READYFLAG() != 0);
10042cd8:	46c0      	nop			@ (mov r8, r8)
10042cda:	f7ff fe6b 	bl	100429b4 <LL_RCC_LSE_IsReady>
10042cde:	1e03      	subs	r3, r0, #0
10042ce0:	d1fb      	bne.n	10042cda <HAL_RCC_OscConfig+0x1a2>

    /* Configure the PB12 and PB13 in NO PULL mode */
    LL_PWR_SetNoPullB(LL_PWR_GPIO_BIT_12 |
10042ce2:	23c0      	movs	r3, #192	@ 0xc0
10042ce4:	019b      	lsls	r3, r3, #6
10042ce6:	0018      	movs	r0, r3
10042ce8:	f7ff fd1a 	bl	10042720 <LL_PWR_SetNoPullB>
                      LL_PWR_GPIO_BIT_13);

    /* Configure the Low Speed Clock to LSE */
    LL_RCC_LSCO_SetSource(LL_RCC_LSCO_CLKSOURCE_LSE);
10042cec:	2380      	movs	r3, #128	@ 0x80
10042cee:	021b      	lsls	r3, r3, #8
10042cf0:	0018      	movs	r0, r3
10042cf2:	f7ff fe2d 	bl	10042950 <LL_RCC_LSCO_SetSource>

    /* Set LSE oscillator drive capability */
    __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_MEDIUMLOW);
10042cf6:	2020      	movs	r0, #32
10042cf8:	f7ff fe98 	bl	10042a2c <LL_RCC_LSE_SetDriveCapability>

    /* Set the new LSE state */
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
10042cfc:	687b      	ldr	r3, [r7, #4]
10042cfe:	68db      	ldr	r3, [r3, #12]
10042d00:	2b10      	cmp	r3, #16
10042d02:	d102      	bne.n	10042d0a <HAL_RCC_OscConfig+0x1d2>
10042d04:	f7ff fe3a 	bl	1004297c <LL_RCC_LSE_Enable>
10042d08:	e001      	b.n	10042d0e <HAL_RCC_OscConfig+0x1d6>
10042d0a:	f7ff fe45 	bl	10042998 <LL_RCC_LSE_Disable>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
10042d0e:	687b      	ldr	r3, [r7, #4]
10042d10:	68db      	ldr	r3, [r3, #12]
10042d12:	2b00      	cmp	r3, #0
10042d14:	d013      	beq.n	10042d3e <HAL_RCC_OscConfig+0x206>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
10042d16:	f7fe fc7f 	bl	10041618 <HAL_GetTick>
10042d1a:	0003      	movs	r3, r0
10042d1c:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_LSE_READYFLAG() == 0U)
10042d1e:	e009      	b.n	10042d34 <HAL_RCC_OscConfig+0x1fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
10042d20:	f7fe fc7a 	bl	10041618 <HAL_GetTick>
10042d24:	0002      	movs	r2, r0
10042d26:	68fb      	ldr	r3, [r7, #12]
10042d28:	1ad3      	subs	r3, r2, r3
10042d2a:	4a2d      	ldr	r2, [pc, #180]	@ (10042de0 <HAL_RCC_OscConfig+0x2a8>)
10042d2c:	4293      	cmp	r3, r2
10042d2e:	d901      	bls.n	10042d34 <HAL_RCC_OscConfig+0x1fc>
        {
          return HAL_TIMEOUT;
10042d30:	2303      	movs	r3, #3
10042d32:	e051      	b.n	10042dd8 <HAL_RCC_OscConfig+0x2a0>
      while (__HAL_RCC_GET_LSE_READYFLAG() == 0U)
10042d34:	f7ff fe3e 	bl	100429b4 <LL_RCC_LSE_IsReady>
10042d38:	1e03      	subs	r3, r0, #0
10042d3a:	d0f1      	beq.n	10042d20 <HAL_RCC_OscConfig+0x1e8>
10042d3c:	e012      	b.n	10042d64 <HAL_RCC_OscConfig+0x22c>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
10042d3e:	f7fe fc6b 	bl	10041618 <HAL_GetTick>
10042d42:	0003      	movs	r3, r0
10042d44:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_LSE_READYFLAG() != 0U)
10042d46:	e009      	b.n	10042d5c <HAL_RCC_OscConfig+0x224>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
10042d48:	f7fe fc66 	bl	10041618 <HAL_GetTick>
10042d4c:	0002      	movs	r2, r0
10042d4e:	68fb      	ldr	r3, [r7, #12]
10042d50:	1ad3      	subs	r3, r2, r3
10042d52:	4a23      	ldr	r2, [pc, #140]	@ (10042de0 <HAL_RCC_OscConfig+0x2a8>)
10042d54:	4293      	cmp	r3, r2
10042d56:	d901      	bls.n	10042d5c <HAL_RCC_OscConfig+0x224>
        {
          return HAL_TIMEOUT;
10042d58:	2303      	movs	r3, #3
10042d5a:	e03d      	b.n	10042dd8 <HAL_RCC_OscConfig+0x2a0>
      while (__HAL_RCC_GET_LSE_READYFLAG() != 0U)
10042d5c:	f7ff fe2a 	bl	100429b4 <LL_RCC_LSE_IsReady>
10042d60:	1e03      	subs	r3, r0, #0
10042d62:	d1f1      	bne.n	10042d48 <HAL_RCC_OscConfig+0x210>
      }
    }
  }

  /*------------------------------ LSE Bypass Configuration ------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE_BYPASS) == RCC_OSCILLATORTYPE_LSE_BYPASS)
10042d64:	687b      	ldr	r3, [r7, #4]
10042d66:	681b      	ldr	r3, [r3, #0]
10042d68:	2208      	movs	r2, #8
10042d6a:	4013      	ands	r3, r2
10042d6c:	d033      	beq.n	10042dd6 <HAL_RCC_OscConfig+0x29e>

    /* Check the parameters */
    assert_param(IS_RCC_LSE_BYPASS(RCC_OscInitStruct->LSEBYPASSState));

    /* Set the new LSE Bypass configuration -----------------------------------------*/
    __HAL_RCC_LSE_BYPASS_CONFIG(RCC_OscInitStruct->LSEBYPASSState);
10042d6e:	687b      	ldr	r3, [r7, #4]
10042d70:	695b      	ldr	r3, [r3, #20]
10042d72:	2b40      	cmp	r3, #64	@ 0x40
10042d74:	d102      	bne.n	10042d7c <HAL_RCC_OscConfig+0x244>
10042d76:	f7ff fe2d 	bl	100429d4 <LL_RCC_LSE_EnableBypass>
10042d7a:	e001      	b.n	10042d80 <HAL_RCC_OscConfig+0x248>
10042d7c:	f7ff fe38 	bl	100429f0 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE Bypass State */
    if (RCC_OscInitStruct->LSEBYPASSState != RCC_LSE_OFF)
10042d80:	687b      	ldr	r3, [r7, #4]
10042d82:	695b      	ldr	r3, [r3, #20]
10042d84:	2b00      	cmp	r3, #0
10042d86:	d013      	beq.n	10042db0 <HAL_RCC_OscConfig+0x278>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
10042d88:	f7fe fc46 	bl	10041618 <HAL_GetTick>
10042d8c:	0003      	movs	r3, r0
10042d8e:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsBypassEnabled() == 0U)
10042d90:	e009      	b.n	10042da6 <HAL_RCC_OscConfig+0x26e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
10042d92:	f7fe fc41 	bl	10041618 <HAL_GetTick>
10042d96:	0002      	movs	r2, r0
10042d98:	68fb      	ldr	r3, [r7, #12]
10042d9a:	1ad3      	subs	r3, r2, r3
10042d9c:	4a10      	ldr	r2, [pc, #64]	@ (10042de0 <HAL_RCC_OscConfig+0x2a8>)
10042d9e:	4293      	cmp	r3, r2
10042da0:	d901      	bls.n	10042da6 <HAL_RCC_OscConfig+0x26e>
        {
          return HAL_TIMEOUT;
10042da2:	2303      	movs	r3, #3
10042da4:	e018      	b.n	10042dd8 <HAL_RCC_OscConfig+0x2a0>
      while (LL_RCC_LSE_IsBypassEnabled() == 0U)
10042da6:	f7ff fe31 	bl	10042a0c <LL_RCC_LSE_IsBypassEnabled>
10042daa:	1e03      	subs	r3, r0, #0
10042dac:	d0f1      	beq.n	10042d92 <HAL_RCC_OscConfig+0x25a>
10042dae:	e012      	b.n	10042dd6 <HAL_RCC_OscConfig+0x29e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
10042db0:	f7fe fc32 	bl	10041618 <HAL_GetTick>
10042db4:	0003      	movs	r3, r0
10042db6:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsBypassEnabled() != 0U)
10042db8:	e009      	b.n	10042dce <HAL_RCC_OscConfig+0x296>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
10042dba:	f7fe fc2d 	bl	10041618 <HAL_GetTick>
10042dbe:	0002      	movs	r2, r0
10042dc0:	68fb      	ldr	r3, [r7, #12]
10042dc2:	1ad3      	subs	r3, r2, r3
10042dc4:	4a06      	ldr	r2, [pc, #24]	@ (10042de0 <HAL_RCC_OscConfig+0x2a8>)
10042dc6:	4293      	cmp	r3, r2
10042dc8:	d901      	bls.n	10042dce <HAL_RCC_OscConfig+0x296>
        {
          return HAL_TIMEOUT;
10042dca:	2303      	movs	r3, #3
10042dcc:	e004      	b.n	10042dd8 <HAL_RCC_OscConfig+0x2a0>
      while (LL_RCC_LSE_IsBypassEnabled() != 0U)
10042dce:	f7ff fe1d 	bl	10042a0c <LL_RCC_LSE_IsBypassEnabled>
10042dd2:	1e03      	subs	r3, r0, #0
10042dd4:	d1f1      	bne.n	10042dba <HAL_RCC_OscConfig+0x282>
        }
      }
    }
  }

  return HAL_OK;
10042dd6:	2300      	movs	r3, #0
}
10042dd8:	0018      	movs	r0, r3
10042dda:	46bd      	mov	sp, r7
10042ddc:	b004      	add	sp, #16
10042dde:	bd80      	pop	{r7, pc}
10042de0:	00001388 	.word	0x00001388

10042de4 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
10042de4:	b580      	push	{r7, lr}
10042de6:	b084      	sub	sp, #16
10042de8:	af00      	add	r7, sp, #0
10042dea:	6078      	str	r0, [r7, #4]
10042dec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
10042dee:	687b      	ldr	r3, [r7, #4]
10042df0:	2b00      	cmp	r3, #0
10042df2:	d101      	bne.n	10042df8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
10042df4:	2301      	movs	r3, #1
10042df6:	e08e      	b.n	10042f16 <HAL_RCC_ClockConfig+0x132>

  /* Check the parameters */
  assert_param(IS_FLASH_WAIT_STATES(FLatency));

  /* Set FALSH_WAIT_STATES_1 */
  __HAL_FLASH_SET_WAIT_STATES(FLatency);
10042df8:	4b49      	ldr	r3, [pc, #292]	@ (10042f20 <HAL_RCC_ClockConfig+0x13c>)
10042dfa:	685b      	ldr	r3, [r3, #4]
10042dfc:	2230      	movs	r2, #48	@ 0x30
10042dfe:	4393      	bics	r3, r2
10042e00:	0019      	movs	r1, r3
10042e02:	4b47      	ldr	r3, [pc, #284]	@ (10042f20 <HAL_RCC_ClockConfig+0x13c>)
10042e04:	683a      	ldr	r2, [r7, #0]
10042e06:	430a      	orrs	r2, r1
10042e08:	605a      	str	r2, [r3, #4]
  /*------------------------- SYSCLK Configuration ---------------------------*/
  assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
  assert_param(IS_RCC_SYSCLK_DIVIDER(RCC_ClkInitStruct->SYSCLKDivider));

  /* HSI is selected as System Clock Source */
  if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
10042e0a:	687b      	ldr	r3, [r7, #4]
10042e0c:	681b      	ldr	r3, [r3, #0]
10042e0e:	2b02      	cmp	r3, #2
10042e10:	d10e      	bne.n	10042e30 <HAL_RCC_ClockConfig+0x4c>
  {
    LL_RCC_HSI_Enable();
10042e12:	f7ff fd3b 	bl	1004288c <LL_RCC_HSI_Enable>
    
    /* Check the HSI ready flag */
    if (LL_RCC_HSI_IsReady() == 0U)
10042e16:	f7ff fd61 	bl	100428dc <LL_RCC_HSI_IsReady>
10042e1a:	1e03      	subs	r3, r0, #0
10042e1c:	d101      	bne.n	10042e22 <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
10042e1e:	2301      	movs	r3, #1
10042e20:	e079      	b.n	10042f16 <HAL_RCC_ClockConfig+0x132>
    }

    /* Disable the RC64MPLL*/
    __HAL_RCC_RC64MPLL_DISABLE();
10042e22:	f7ff fe51 	bl	10042ac8 <LL_RCC_RC64MPLL_Disable>
    
    /* Configure the RC64MPLL multiplication factor */
    __HAL_RCC_RC64MPLL_PRESC_CONFIG(RCC_ClkInitStruct->SYSCLKDivider);
10042e26:	687b      	ldr	r3, [r7, #4]
10042e28:	685b      	ldr	r3, [r3, #4]
10042e2a:	0018      	movs	r0, r3
10042e2c:	f7ff fe70 	bl	10042b10 <LL_RCC_SetRC64MPLLPrescaler>
  }

  /* RC64MPLL is selected as System Clock Source */
  if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_RC64MPLL)
10042e30:	687b      	ldr	r3, [r7, #4]
10042e32:	681b      	ldr	r3, [r3, #0]
10042e34:	2b00      	cmp	r3, #0
10042e36:	d124      	bne.n	10042e82 <HAL_RCC_ClockConfig+0x9e>
  {
    /* Check the HSI ready flag */
    if (LL_RCC_HSI_IsReady() == 0U)
10042e38:	f7ff fd50 	bl	100428dc <LL_RCC_HSI_IsReady>
10042e3c:	1e03      	subs	r3, r0, #0
10042e3e:	d101      	bne.n	10042e44 <HAL_RCC_ClockConfig+0x60>
    {
      return HAL_ERROR;
10042e40:	2301      	movs	r3, #1
10042e42:	e068      	b.n	10042f16 <HAL_RCC_ClockConfig+0x132>
    }

    /* Check the HSE ready flag */
    if (LL_RCC_HSE_IsReady() == 0U)
10042e44:	f7ff fca2 	bl	1004278c <LL_RCC_HSE_IsReady>
10042e48:	1e03      	subs	r3, r0, #0
10042e4a:	d101      	bne.n	10042e50 <HAL_RCC_ClockConfig+0x6c>
    {
      return HAL_ERROR;
10042e4c:	2301      	movs	r3, #1
10042e4e:	e062      	b.n	10042f16 <HAL_RCC_ClockConfig+0x132>
    }

    /* Enable the RC64MPLL*/
    __HAL_RCC_RC64MPLL_ENABLE();
10042e50:	f7ff fe2c 	bl	10042aac <LL_RCC_RC64MPLL_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
10042e54:	f7fe fbe0 	bl	10041618 <HAL_GetTick>
10042e58:	0003      	movs	r3, r0
10042e5a:	60fb      	str	r3, [r7, #12]

    /* Wait till RC64MPLL is ready */
    while (LL_RCC_RC64MPLL_IsReady() == 0)
10042e5c:	e008      	b.n	10042e70 <HAL_RCC_ClockConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
10042e5e:	f7fe fbdb 	bl	10041618 <HAL_GetTick>
10042e62:	0002      	movs	r2, r0
10042e64:	68fb      	ldr	r3, [r7, #12]
10042e66:	1ad3      	subs	r3, r2, r3
10042e68:	2b02      	cmp	r3, #2
10042e6a:	d901      	bls.n	10042e70 <HAL_RCC_ClockConfig+0x8c>
      {
        return HAL_TIMEOUT;
10042e6c:	2303      	movs	r3, #3
10042e6e:	e052      	b.n	10042f16 <HAL_RCC_ClockConfig+0x132>
    while (LL_RCC_RC64MPLL_IsReady() == 0)
10042e70:	f7ff fe3a 	bl	10042ae8 <LL_RCC_RC64MPLL_IsReady>
10042e74:	1e03      	subs	r3, r0, #0
10042e76:	d0f2      	beq.n	10042e5e <HAL_RCC_ClockConfig+0x7a>
      }
    }

    /* Configure the RC64MPLL multiplication factor */
    __HAL_RCC_RC64MPLL_PRESC_CONFIG(RCC_ClkInitStruct->SYSCLKDivider);
10042e78:	687b      	ldr	r3, [r7, #4]
10042e7a:	685b      	ldr	r3, [r3, #4]
10042e7c:	0018      	movs	r0, r3
10042e7e:	f7ff fe47 	bl	10042b10 <LL_RCC_SetRC64MPLLPrescaler>
  }

  /* DIRECT_HSE is selected as System Clock Source */
  if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_DIRECT_HSE)
10042e82:	687b      	ldr	r3, [r7, #4]
10042e84:	681b      	ldr	r3, [r3, #0]
10042e86:	2b01      	cmp	r3, #1
10042e88:	d117      	bne.n	10042eba <HAL_RCC_ClockConfig+0xd6>
  {
    /* Enable the DIRECT_HSE configuration */
    LL_RCC_DIRECT_HSE_Enable();
10042e8a:	f7ff fd3b 	bl	10042904 <LL_RCC_DIRECT_HSE_Enable>

    /* Check the HSI ready flag */
    if (LL_RCC_HSI_IsReady() != 0U)
10042e8e:	f7ff fd25 	bl	100428dc <LL_RCC_HSI_IsReady>
10042e92:	1e03      	subs	r3, r0, #0
10042e94:	d001      	beq.n	10042e9a <HAL_RCC_ClockConfig+0xb6>
    {
      return HAL_ERROR;
10042e96:	2301      	movs	r3, #1
10042e98:	e03d      	b.n	10042f16 <HAL_RCC_ClockConfig+0x132>
    }

    /* Check the HSE ready flag */
    if (LL_RCC_HSE_IsReady() == 0U)
10042e9a:	f7ff fc77 	bl	1004278c <LL_RCC_HSE_IsReady>
10042e9e:	1e03      	subs	r3, r0, #0
10042ea0:	d101      	bne.n	10042ea6 <HAL_RCC_ClockConfig+0xc2>
    {
      return HAL_ERROR;
10042ea2:	2301      	movs	r3, #1
10042ea4:	e037      	b.n	10042f16 <HAL_RCC_ClockConfig+0x132>
    }

    /* Configure the DIRECT_HSE multiplication factor */
    __HAL_RCC_DIRECT_HSE_PRESC_CONFIG(RCC_ClkInitStruct->SYSCLKDivider);
10042ea6:	4b1f      	ldr	r3, [pc, #124]	@ (10042f24 <HAL_RCC_ClockConfig+0x140>)
10042ea8:	689b      	ldr	r3, [r3, #8]
10042eaa:	22e0      	movs	r2, #224	@ 0xe0
10042eac:	4393      	bics	r3, r2
10042eae:	0019      	movs	r1, r3
10042eb0:	687b      	ldr	r3, [r7, #4]
10042eb2:	685a      	ldr	r2, [r3, #4]
10042eb4:	4b1b      	ldr	r3, [pc, #108]	@ (10042f24 <HAL_RCC_ClockConfig+0x140>)
10042eb6:	430a      	orrs	r2, r1
10042eb8:	609a      	str	r2, [r3, #8]
  /*----------------------- FLASH Latency Configuration ------------------------*/
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the FLASH clock */

  /* Setup flash wait states because according the system clock frequency */
  if (FLatency != __HAL_FLASH_GET_WAIT_STATES())
10042eba:	4b19      	ldr	r3, [pc, #100]	@ (10042f20 <HAL_RCC_ClockConfig+0x13c>)
10042ebc:	685b      	ldr	r3, [r3, #4]
10042ebe:	2230      	movs	r2, #48	@ 0x30
10042ec0:	4013      	ands	r3, r2
10042ec2:	683a      	ldr	r2, [r7, #0]
10042ec4:	429a      	cmp	r2, r3
10042ec6:	d01d      	beq.n	10042f04 <HAL_RCC_ClockConfig+0x120>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_CONFIG register */
    __HAL_FLASH_SET_WAIT_STATES(FLatency);
10042ec8:	4b15      	ldr	r3, [pc, #84]	@ (10042f20 <HAL_RCC_ClockConfig+0x13c>)
10042eca:	685b      	ldr	r3, [r3, #4]
10042ecc:	2230      	movs	r2, #48	@ 0x30
10042ece:	4393      	bics	r3, r2
10042ed0:	0019      	movs	r1, r3
10042ed2:	4b13      	ldr	r3, [pc, #76]	@ (10042f20 <HAL_RCC_ClockConfig+0x13c>)
10042ed4:	683a      	ldr	r2, [r7, #0]
10042ed6:	430a      	orrs	r2, r1
10042ed8:	605a      	str	r2, [r3, #4]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
10042eda:	f7fe fb9d 	bl	10041618 <HAL_GetTick>
10042ede:	0003      	movs	r3, r0
10042ee0:	60fb      	str	r3, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_CONFIG register */
    while (__HAL_FLASH_GET_WAIT_STATES() != FLatency)
10042ee2:	e008      	b.n	10042ef6 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
10042ee4:	f7fe fb98 	bl	10041618 <HAL_GetTick>
10042ee8:	0002      	movs	r2, r0
10042eea:	68fb      	ldr	r3, [r7, #12]
10042eec:	1ad3      	subs	r3, r2, r3
10042eee:	2b02      	cmp	r3, #2
10042ef0:	d901      	bls.n	10042ef6 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
10042ef2:	2303      	movs	r3, #3
10042ef4:	e00f      	b.n	10042f16 <HAL_RCC_ClockConfig+0x132>
    while (__HAL_FLASH_GET_WAIT_STATES() != FLatency)
10042ef6:	4b0a      	ldr	r3, [pc, #40]	@ (10042f20 <HAL_RCC_ClockConfig+0x13c>)
10042ef8:	685b      	ldr	r3, [r3, #4]
10042efa:	2230      	movs	r2, #48	@ 0x30
10042efc:	4013      	ands	r3, r2
10042efe:	683a      	ldr	r2, [r7, #0]
10042f00:	429a      	cmp	r2, r3
10042f02:	d1ef      	bne.n	10042ee4 <HAL_RCC_ClockConfig+0x100>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClockUpdate();
10042f04:	f7fd fdec 	bl	10040ae0 <SystemCoreClockUpdate>

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
10042f08:	f7fe fb90 	bl	1004162c <HAL_GetTickPrio>
10042f0c:	0003      	movs	r3, r0
10042f0e:	0018      	movs	r0, r3
10042f10:	f7fe fb28 	bl	10041564 <HAL_InitTick>
10042f14:	0003      	movs	r3, r0
}
10042f16:	0018      	movs	r0, r3
10042f18:	46bd      	mov	sp, r7
10042f1a:	b004      	add	sp, #16
10042f1c:	bd80      	pop	{r7, pc}
10042f1e:	46c0      	nop			@ (mov r8, r8)
10042f20:	40001000 	.word	0x40001000
10042f24:	48400000 	.word	0x48400000

10042f28 <HAL_RCC_GetSysClockFreq>:
  *         content of the SystemCoreClock CMSIS variable
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
10042f28:	b580      	push	{r7, lr}
10042f2a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
10042f2c:	4b02      	ldr	r3, [pc, #8]	@ (10042f38 <HAL_RCC_GetSysClockFreq+0x10>)
10042f2e:	681b      	ldr	r3, [r3, #0]
}
10042f30:	0018      	movs	r0, r3
10042f32:	46bd      	mov	sp, r7
10042f34:	bd80      	pop	{r7, pc}
10042f36:	46c0      	nop			@ (mov r8, r8)
10042f38:	20000338 	.word	0x20000338

10042f3c <LL_RCC_DIRECT_HSE_IsEnabled>:
{
10042f3c:	b580      	push	{r7, lr}
10042f3e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HSESEL_STATUS) == (RCC_CFGR_HSESEL_STATUS)) ? 1UL : 0UL);
10042f40:	4b05      	ldr	r3, [pc, #20]	@ (10042f58 <LL_RCC_DIRECT_HSE_IsEnabled+0x1c>)
10042f42:	689b      	ldr	r3, [r3, #8]
10042f44:	2208      	movs	r2, #8
10042f46:	4013      	ands	r3, r2
10042f48:	2b08      	cmp	r3, #8
10042f4a:	d101      	bne.n	10042f50 <LL_RCC_DIRECT_HSE_IsEnabled+0x14>
10042f4c:	2301      	movs	r3, #1
10042f4e:	e000      	b.n	10042f52 <LL_RCC_DIRECT_HSE_IsEnabled+0x16>
10042f50:	2300      	movs	r3, #0
}
10042f52:	0018      	movs	r0, r3
10042f54:	46bd      	mov	sp, r7
10042f56:	bd80      	pop	{r7, pc}
10042f58:	48400000 	.word	0x48400000

10042f5c <LL_RCC_LSCO_SetSource>:
{
10042f5c:	b580      	push	{r7, lr}
10042f5e:	b082      	sub	sp, #8
10042f60:	af00      	add	r7, sp, #0
10042f62:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_CLKSLOWSEL, Source);
10042f64:	4b06      	ldr	r3, [pc, #24]	@ (10042f80 <LL_RCC_LSCO_SetSource+0x24>)
10042f66:	689b      	ldr	r3, [r3, #8]
10042f68:	4a06      	ldr	r2, [pc, #24]	@ (10042f84 <LL_RCC_LSCO_SetSource+0x28>)
10042f6a:	4013      	ands	r3, r2
10042f6c:	0019      	movs	r1, r3
10042f6e:	4b04      	ldr	r3, [pc, #16]	@ (10042f80 <LL_RCC_LSCO_SetSource+0x24>)
10042f70:	687a      	ldr	r2, [r7, #4]
10042f72:	430a      	orrs	r2, r1
10042f74:	609a      	str	r2, [r3, #8]
}
10042f76:	46c0      	nop			@ (mov r8, r8)
10042f78:	46bd      	mov	sp, r7
10042f7a:	b002      	add	sp, #8
10042f7c:	bd80      	pop	{r7, pc}
10042f7e:	46c0      	nop			@ (mov r8, r8)
10042f80:	48400000 	.word	0x48400000
10042f84:	fffe7fff 	.word	0xfffe7fff

10042f88 <LL_RCC_SetSMPSPrescaler>:
{
10042f88:	b580      	push	{r7, lr}
10042f8a:	b082      	sub	sp, #8
10042f8c:	af00      	add	r7, sp, #0
10042f8e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SMPSDIV, Prescaler);
10042f90:	4b06      	ldr	r3, [pc, #24]	@ (10042fac <LL_RCC_SetSMPSPrescaler+0x24>)
10042f92:	689b      	ldr	r3, [r3, #8]
10042f94:	4a06      	ldr	r2, [pc, #24]	@ (10042fb0 <LL_RCC_SetSMPSPrescaler+0x28>)
10042f96:	4013      	ands	r3, r2
10042f98:	0019      	movs	r1, r3
10042f9a:	4b04      	ldr	r3, [pc, #16]	@ (10042fac <LL_RCC_SetSMPSPrescaler+0x24>)
10042f9c:	687a      	ldr	r2, [r7, #4]
10042f9e:	430a      	orrs	r2, r1
10042fa0:	609a      	str	r2, [r3, #8]
}
10042fa2:	46c0      	nop			@ (mov r8, r8)
10042fa4:	46bd      	mov	sp, r7
10042fa6:	b002      	add	sp, #8
10042fa8:	bd80      	pop	{r7, pc}
10042faa:	46c0      	nop			@ (mov r8, r8)
10042fac:	48400000 	.word	0x48400000
10042fb0:	ffffefff 	.word	0xffffefff

10042fb4 <LL_RCC_GetSMPSPrescaler>:
{
10042fb4:	b580      	push	{r7, lr}
10042fb6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SMPSDIV));
10042fb8:	4b03      	ldr	r3, [pc, #12]	@ (10042fc8 <LL_RCC_GetSMPSPrescaler+0x14>)
10042fba:	689a      	ldr	r2, [r3, #8]
10042fbc:	2380      	movs	r3, #128	@ 0x80
10042fbe:	015b      	lsls	r3, r3, #5
10042fc0:	4013      	ands	r3, r2
}
10042fc2:	0018      	movs	r0, r3
10042fc4:	46bd      	mov	sp, r7
10042fc6:	bd80      	pop	{r7, pc}
10042fc8:	48400000 	.word	0x48400000

10042fcc <LL_RCC_KRM_IsEnabled>:
{
10042fcc:	b580      	push	{r7, lr}
10042fce:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->KRMR, RCC_KRMR_KRM_EN) == (RCC_KRMR_KRM_EN)) ? 1UL : 0UL);
10042fd0:	4b05      	ldr	r3, [pc, #20]	@ (10042fe8 <LL_RCC_KRM_IsEnabled+0x1c>)
10042fd2:	691b      	ldr	r3, [r3, #16]
10042fd4:	2201      	movs	r2, #1
10042fd6:	4013      	ands	r3, r2
10042fd8:	2b01      	cmp	r3, #1
10042fda:	d101      	bne.n	10042fe0 <LL_RCC_KRM_IsEnabled+0x14>
10042fdc:	2301      	movs	r3, #1
10042fde:	e000      	b.n	10042fe2 <LL_RCC_KRM_IsEnabled+0x16>
10042fe0:	2300      	movs	r3, #0
}
10042fe2:	0018      	movs	r0, r3
10042fe4:	46bd      	mov	sp, r7
10042fe6:	bd80      	pop	{r7, pc}
10042fe8:	48400000 	.word	0x48400000

10042fec <LL_RCC_KRM_SetRateMultiplier>:
{
10042fec:	b580      	push	{r7, lr}
10042fee:	b082      	sub	sp, #8
10042ff0:	af00      	add	r7, sp, #0
10042ff2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->KRMR, RCC_KRMR_KRM, Value << RCC_KRMR_KRM_Pos);
10042ff4:	4b06      	ldr	r3, [pc, #24]	@ (10043010 <LL_RCC_KRM_SetRateMultiplier+0x24>)
10042ff6:	691b      	ldr	r3, [r3, #16]
10042ff8:	4a06      	ldr	r2, [pc, #24]	@ (10043014 <LL_RCC_KRM_SetRateMultiplier+0x28>)
10042ffa:	4013      	ands	r3, r2
10042ffc:	0019      	movs	r1, r3
10042ffe:	687b      	ldr	r3, [r7, #4]
10043000:	005a      	lsls	r2, r3, #1
10043002:	4b03      	ldr	r3, [pc, #12]	@ (10043010 <LL_RCC_KRM_SetRateMultiplier+0x24>)
10043004:	430a      	orrs	r2, r1
10043006:	611a      	str	r2, [r3, #16]
}
10043008:	46c0      	nop			@ (mov r8, r8)
1004300a:	46bd      	mov	sp, r7
1004300c:	b002      	add	sp, #8
1004300e:	bd80      	pop	{r7, pc}
10043010:	48400000 	.word	0x48400000
10043014:	ffff0001 	.word	0xffff0001

10043018 <LL_RCC_KRM_GetRateMultiplier>:
{
10043018:	b580      	push	{r7, lr}
1004301a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->KRMR, RCC_KRMR_KRM) >> RCC_KRMR_KRM_Pos);
1004301c:	4b03      	ldr	r3, [pc, #12]	@ (1004302c <LL_RCC_KRM_GetRateMultiplier+0x14>)
1004301e:	691b      	ldr	r3, [r3, #16]
10043020:	085b      	lsrs	r3, r3, #1
10043022:	045b      	lsls	r3, r3, #17
10043024:	0c5b      	lsrs	r3, r3, #17
}
10043026:	0018      	movs	r0, r3
10043028:	46bd      	mov	sp, r7
1004302a:	bd80      	pop	{r7, pc}
1004302c:	48400000 	.word	0x48400000

10043030 <LL_RCC_SetLPUARTClockSource>:
{
10043030:	b580      	push	{r7, lr}
10043032:	b082      	sub	sp, #8
10043034:	af00      	add	r7, sp, #0
10043036:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_LPUCLKSEL, Source);
10043038:	4b06      	ldr	r3, [pc, #24]	@ (10043054 <LL_RCC_SetLPUARTClockSource+0x24>)
1004303a:	689b      	ldr	r3, [r3, #8]
1004303c:	4a06      	ldr	r2, [pc, #24]	@ (10043058 <LL_RCC_SetLPUARTClockSource+0x28>)
1004303e:	4013      	ands	r3, r2
10043040:	0019      	movs	r1, r3
10043042:	4b04      	ldr	r3, [pc, #16]	@ (10043054 <LL_RCC_SetLPUARTClockSource+0x24>)
10043044:	687a      	ldr	r2, [r7, #4]
10043046:	430a      	orrs	r2, r1
10043048:	609a      	str	r2, [r3, #8]
}
1004304a:	46c0      	nop			@ (mov r8, r8)
1004304c:	46bd      	mov	sp, r7
1004304e:	b002      	add	sp, #8
10043050:	bd80      	pop	{r7, pc}
10043052:	46c0      	nop			@ (mov r8, r8)
10043054:	48400000 	.word	0x48400000
10043058:	ffffdfff 	.word	0xffffdfff

1004305c <LL_RCC_GetLPUARTClockSource>:
{
1004305c:	b580      	push	{r7, lr}
1004305e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_LPUCLKSEL));
10043060:	4b03      	ldr	r3, [pc, #12]	@ (10043070 <LL_RCC_GetLPUARTClockSource+0x14>)
10043062:	689a      	ldr	r2, [r3, #8]
10043064:	2380      	movs	r3, #128	@ 0x80
10043066:	019b      	lsls	r3, r3, #6
10043068:	4013      	ands	r3, r2
}
1004306a:	0018      	movs	r0, r3
1004306c:	46bd      	mov	sp, r7
1004306e:	bd80      	pop	{r7, pc}
10043070:	48400000 	.word	0x48400000

10043074 <LL_RCC_SetSPI3I2SClockSource>:
{
10043074:	b580      	push	{r7, lr}
10043076:	b082      	sub	sp, #8
10043078:	af00      	add	r7, sp, #0
1004307a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SPI3I2SCLKSEL, Source);
1004307c:	4b06      	ldr	r3, [pc, #24]	@ (10043098 <LL_RCC_SetSPI3I2SClockSource+0x24>)
1004307e:	689b      	ldr	r3, [r3, #8]
10043080:	4a06      	ldr	r2, [pc, #24]	@ (1004309c <LL_RCC_SetSPI3I2SClockSource+0x28>)
10043082:	4013      	ands	r3, r2
10043084:	0019      	movs	r1, r3
10043086:	4b04      	ldr	r3, [pc, #16]	@ (10043098 <LL_RCC_SetSPI3I2SClockSource+0x24>)
10043088:	687a      	ldr	r2, [r7, #4]
1004308a:	430a      	orrs	r2, r1
1004308c:	609a      	str	r2, [r3, #8]
}
1004308e:	46c0      	nop			@ (mov r8, r8)
10043090:	46bd      	mov	sp, r7
10043092:	b002      	add	sp, #8
10043094:	bd80      	pop	{r7, pc}
10043096:	46c0      	nop			@ (mov r8, r8)
10043098:	48400000 	.word	0x48400000
1004309c:	ff3fffff 	.word	0xff3fffff

100430a0 <LL_RCC_GetSPI3I2SClockSource>:
{
100430a0:	b580      	push	{r7, lr}
100430a2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SPI3I2SCLKSEL));
100430a4:	4b03      	ldr	r3, [pc, #12]	@ (100430b4 <LL_RCC_GetSPI3I2SClockSource+0x14>)
100430a6:	689a      	ldr	r2, [r3, #8]
100430a8:	23c0      	movs	r3, #192	@ 0xc0
100430aa:	041b      	lsls	r3, r3, #16
100430ac:	4013      	ands	r3, r2
}
100430ae:	0018      	movs	r0, r3
100430b0:	46bd      	mov	sp, r7
100430b2:	bd80      	pop	{r7, pc}
100430b4:	48400000 	.word	0x48400000

100430b8 <HAL_RCCEx_PeriphCLKConfig>:
  *            @arg @ref RCC_PERIPHCLK_LPUART1           LPUART1 peripheral clock
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
100430b8:	b580      	push	{r7, lr}
100430ba:	b082      	sub	sp, #8
100430bc:	af00      	add	r7, sp, #0
100430be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));


  /*-------------------------- SMPS clock configuration -------------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS))
100430c0:	687b      	ldr	r3, [r7, #4]
100430c2:	681b      	ldr	r3, [r3, #0]
100430c4:	2202      	movs	r2, #2
100430c6:	4013      	ands	r3, r2
100430c8:	d009      	beq.n	100430de <HAL_RCCEx_PeriphCLKConfig+0x26>
  {
    assert_param(IS_RCC_SMPS_CLOCK_PRESC(PeriphClkInit->SmpsDivSelection));
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
100430ca:	687b      	ldr	r3, [r7, #4]
100430cc:	691b      	ldr	r3, [r3, #16]
100430ce:	0018      	movs	r0, r3
100430d0:	f7ff ff5a 	bl	10042f88 <LL_RCC_SetSMPSPrescaler>
    __HAL_RCC_KRM_RATE_MULTIPLIER_CONFIG(PeriphClkInit->KRMRateMultiplier);
100430d4:	687b      	ldr	r3, [r7, #4]
100430d6:	695b      	ldr	r3, [r3, #20]
100430d8:	0018      	movs	r0, r3
100430da:	f7ff ff87 	bl	10042fec <LL_RCC_KRM_SetRateMultiplier>
  }

  /*-------------------------- SPI3_I2S clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3_I2S) == RCC_PERIPHCLK_SPI3_I2S))
100430de:	687b      	ldr	r3, [r7, #4]
100430e0:	681b      	ldr	r3, [r3, #0]
100430e2:	2208      	movs	r2, #8
100430e4:	4013      	ands	r3, r2
100430e6:	d004      	beq.n	100430f2 <HAL_RCCEx_PeriphCLKConfig+0x3a>
  {
    assert_param(IS_RCC_SPI3I2S_CLOCK_SOURCE(PeriphClkInit->SPI3I2SClockSelection));
    __HAL_RCC_SPI3I2S_CLK_CONFIG(PeriphClkInit->SPI3I2SClockSelection);
100430e8:	687b      	ldr	r3, [r7, #4]
100430ea:	685b      	ldr	r3, [r3, #4]
100430ec:	0018      	movs	r0, r3
100430ee:	f7ff ffc1 	bl	10043074 <LL_RCC_SetSPI3I2SClockSource>
  }
#if defined(RCC_CFGR_LPUCLKSEL)
  /*-------------------------- LPUART1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1))
100430f2:	687b      	ldr	r3, [r7, #4]
100430f4:	681b      	ldr	r3, [r3, #0]
100430f6:	2210      	movs	r2, #16
100430f8:	4013      	ands	r3, r2
100430fa:	d004      	beq.n	10043106 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    assert_param(IS_RCC_LPUART1_CLOCK_SOURCE(PeriphClkInit->LPUART1ClockSelection));
    __HAL_RCC_LPUART1_CLK_CONFIG(PeriphClkInit->LPUART1ClockSelection);
100430fc:	687b      	ldr	r3, [r7, #4]
100430fe:	68db      	ldr	r3, [r3, #12]
10043100:	0018      	movs	r0, r3
10043102:	f7ff ff95 	bl	10043030 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* RCC_CFGR_LPUCLKSEL */

  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC_WDG_SUBG_LPAWUR_LCD_LCSC) ==
10043106:	687b      	ldr	r3, [r7, #4]
10043108:	681b      	ldr	r3, [r3, #0]
1004310a:	2220      	movs	r2, #32
1004310c:	4013      	ands	r3, r2
1004310e:	d004      	beq.n	1004311a <HAL_RCCEx_PeriphCLKConfig+0x62>
       RCC_PERIPHCLK_RTC_WDG_SUBG_LPAWUR_LCD_LCSC))
  {
    assert_param(IS_RCC_RTC_WDG_SUBG_PAWUR_LCD_LCSC_CLOCK_SOURCE(PeriphClkInit->RTCWDGSUBGLPAWURLCDLCSCClockSelection));
    __HAL_RCC_RTC_SUBG_LPAWUR_LCD_LCSC_CLK_CONFIG(PeriphClkInit->RTCWDGSUBGLPAWURLCDLCSCClockSelection);
10043110:	687b      	ldr	r3, [r7, #4]
10043112:	689b      	ldr	r3, [r3, #8]
10043114:	0018      	movs	r0, r3
10043116:	f7ff ff21 	bl	10042f5c <LL_RCC_LSCO_SetSource>
  }

  return HAL_OK;
1004311a:	2300      	movs	r3, #0
}
1004311c:	0018      	movs	r0, r3
1004311e:	46bd      	mov	sp, r7
10043120:	b002      	add	sp, #8
10043122:	bd80      	pop	{r7, pc}

10043124 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_LPUART1           LPUART1 peripheral clock
  * @retval Frequency in Hz
  * @note   (*) Peripherals are not available on all devices
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
10043124:	b580      	push	{r7, lr}
10043126:	b086      	sub	sp, #24
10043128:	af00      	add	r7, sp, #0
1004312a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  /* No if clausule is covered */
  frequency = 0;
1004312c:	2300      	movs	r3, #0
1004312e:	617b      	str	r3, [r7, #20]

  switch (PeriphClk)
10043130:	687b      	ldr	r3, [r7, #4]
10043132:	2b10      	cmp	r3, #16
10043134:	d100      	bne.n	10043138 <HAL_RCCEx_GetPeriphCLKFreq+0x14>
10043136:	e06b      	b.n	10043210 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
10043138:	687b      	ldr	r3, [r7, #4]
1004313a:	2b10      	cmp	r3, #16
1004313c:	d900      	bls.n	10043140 <HAL_RCCEx_GetPeriphCLKFreq+0x1c>
1004313e:	e076      	b.n	1004322e <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
10043140:	687b      	ldr	r3, [r7, #4]
10043142:	2b08      	cmp	r3, #8
10043144:	d03a      	beq.n	100431bc <HAL_RCCEx_GetPeriphCLKFreq+0x98>
10043146:	687b      	ldr	r3, [r7, #4]
10043148:	2b08      	cmp	r3, #8
1004314a:	d900      	bls.n	1004314e <HAL_RCCEx_GetPeriphCLKFreq+0x2a>
1004314c:	e06f      	b.n	1004322e <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
1004314e:	687b      	ldr	r3, [r7, #4]
10043150:	2b01      	cmp	r3, #1
10043152:	d003      	beq.n	1004315c <HAL_RCCEx_GetPeriphCLKFreq+0x38>
10043154:	687b      	ldr	r3, [r7, #4]
10043156:	2b02      	cmp	r3, #2
10043158:	d003      	beq.n	10043162 <HAL_RCCEx_GetPeriphCLKFreq+0x3e>
          break;
      }
      break;
#endif /* RCC_CFGR_LPUCLKSEL */
    default :
      break;
1004315a:	e068      	b.n	1004322e <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      frequency = HSE_VALUE / 3;
1004315c:	4b38      	ldr	r3, [pc, #224]	@ (10043240 <HAL_RCCEx_GetPeriphCLKFreq+0x11c>)
1004315e:	617b      	str	r3, [r7, #20]
      break;
10043160:	e068      	b.n	10043234 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
      if (__HAL_RCC_IS_KRM_ENABLED())
10043162:	f7ff ff33 	bl	10042fcc <LL_RCC_KRM_IsEnabled>
10043166:	1e03      	subs	r3, r0, #0
10043168:	d018      	beq.n	1004319c <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_DIRECT_HSE)
1004316a:	f7ff fee7 	bl	10042f3c <LL_RCC_DIRECT_HSE_IsEnabled>
1004316e:	1e03      	subs	r3, r0, #0
10043170:	d002      	beq.n	10043178 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
          frequency = HSE_VALUE;
10043172:	4b34      	ldr	r3, [pc, #208]	@ (10043244 <HAL_RCCEx_GetPeriphCLKFreq+0x120>)
10043174:	617b      	str	r3, [r7, #20]
10043176:	e001      	b.n	1004317c <HAL_RCCEx_GetPeriphCLKFreq+0x58>
          frequency = RC64MPLL_VALUE;
10043178:	4b33      	ldr	r3, [pc, #204]	@ (10043248 <HAL_RCCEx_GetPeriphCLKFreq+0x124>)
1004317a:	617b      	str	r3, [r7, #20]
        krmValue = __HAL_RCC_GET_KRM_RATE_MULTIPLIER();
1004317c:	f7ff ff4c 	bl	10043018 <LL_RCC_KRM_GetRateMultiplier>
10043180:	0003      	movs	r3, r0
10043182:	613b      	str	r3, [r7, #16]
        if (krmValue < 8)
10043184:	693b      	ldr	r3, [r7, #16]
10043186:	2b07      	cmp	r3, #7
10043188:	d801      	bhi.n	1004318e <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          krmValue = 8;
1004318a:	2308      	movs	r3, #8
1004318c:	613b      	str	r3, [r7, #16]
        frequency = frequency / krmValue;
1004318e:	6939      	ldr	r1, [r7, #16]
10043190:	6978      	ldr	r0, [r7, #20]
10043192:	f7fc ff95 	bl	100400c0 <__udivsi3>
10043196:	0003      	movs	r3, r0
10043198:	617b      	str	r3, [r7, #20]
      break;
1004319a:	e04b      	b.n	10043234 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
        switch (__HAL_RCC_GET_SMPS_DIV())
1004319c:	f7ff ff0a 	bl	10042fb4 <LL_RCC_GetSMPSPrescaler>
100431a0:	1e03      	subs	r3, r0, #0
100431a2:	d004      	beq.n	100431ae <HAL_RCCEx_GetPeriphCLKFreq+0x8a>
100431a4:	2280      	movs	r2, #128	@ 0x80
100431a6:	0152      	lsls	r2, r2, #5
100431a8:	4293      	cmp	r3, r2
100431aa:	d003      	beq.n	100431b4 <HAL_RCCEx_GetPeriphCLKFreq+0x90>
      break;
100431ac:	e042      	b.n	10043234 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
            frequency = RC64MPLL_VALUE / 8;
100431ae:	4b27      	ldr	r3, [pc, #156]	@ (1004324c <HAL_RCCEx_GetPeriphCLKFreq+0x128>)
100431b0:	617b      	str	r3, [r7, #20]
            break;
100431b2:	e002      	b.n	100431ba <HAL_RCCEx_GetPeriphCLKFreq+0x96>
            frequency = RC64MPLL_VALUE / 16;
100431b4:	4b26      	ldr	r3, [pc, #152]	@ (10043250 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>)
100431b6:	617b      	str	r3, [r7, #20]
            break;
100431b8:	46c0      	nop			@ (mov r8, r8)
      break;
100431ba:	e03b      	b.n	10043234 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
      spiFreqValue = __HAL_RCC_GET_SPI3I2S_CLK_CONFIG();
100431bc:	f7ff ff70 	bl	100430a0 <LL_RCC_GetSPI3I2SClockSource>
100431c0:	0003      	movs	r3, r0
100431c2:	60fb      	str	r3, [r7, #12]
      switch (spiFreqValue)
100431c4:	68fa      	ldr	r2, [r7, #12]
100431c6:	2380      	movs	r3, #128	@ 0x80
100431c8:	041b      	lsls	r3, r3, #16
100431ca:	429a      	cmp	r2, r3
100431cc:	d01a      	beq.n	10043204 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
100431ce:	68fa      	ldr	r2, [r7, #12]
100431d0:	2380      	movs	r3, #128	@ 0x80
100431d2:	041b      	lsls	r3, r3, #16
100431d4:	429a      	cmp	r2, r3
100431d6:	d82c      	bhi.n	10043232 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
100431d8:	68fb      	ldr	r3, [r7, #12]
100431da:	2b00      	cmp	r3, #0
100431dc:	d005      	beq.n	100431ea <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
100431de:	68fa      	ldr	r2, [r7, #12]
100431e0:	2380      	movs	r3, #128	@ 0x80
100431e2:	03db      	lsls	r3, r3, #15
100431e4:	429a      	cmp	r2, r3
100431e6:	d003      	beq.n	100431f0 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
      break;
100431e8:	e023      	b.n	10043232 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          frequency = RC64MPLL_VALUE / 4;
100431ea:	4b15      	ldr	r3, [pc, #84]	@ (10043240 <HAL_RCCEx_GetPeriphCLKFreq+0x11c>)
100431ec:	617b      	str	r3, [r7, #20]
          break;
100431ee:	e00e      	b.n	1004320e <HAL_RCCEx_GetPeriphCLKFreq+0xea>
          if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_DIRECT_HSE)
100431f0:	f7ff fea4 	bl	10042f3c <LL_RCC_DIRECT_HSE_IsEnabled>
100431f4:	1e03      	subs	r3, r0, #0
100431f6:	d002      	beq.n	100431fe <HAL_RCCEx_GetPeriphCLKFreq+0xda>
            frequency = HSE_VALUE / 2;
100431f8:	4b16      	ldr	r3, [pc, #88]	@ (10043254 <HAL_RCCEx_GetPeriphCLKFreq+0x130>)
100431fa:	617b      	str	r3, [r7, #20]
          break;
100431fc:	e007      	b.n	1004320e <HAL_RCCEx_GetPeriphCLKFreq+0xea>
            frequency = RC64MPLL_VALUE / 2;
100431fe:	4b16      	ldr	r3, [pc, #88]	@ (10043258 <HAL_RCCEx_GetPeriphCLKFreq+0x134>)
10043200:	617b      	str	r3, [r7, #20]
          break;
10043202:	e004      	b.n	1004320e <HAL_RCCEx_GetPeriphCLKFreq+0xea>
          frequency = HAL_RCC_GetSysClockFreq() ;
10043204:	f7ff fe90 	bl	10042f28 <HAL_RCC_GetSysClockFreq>
10043208:	0003      	movs	r3, r0
1004320a:	617b      	str	r3, [r7, #20]
          break;
1004320c:	46c0      	nop			@ (mov r8, r8)
      break;
1004320e:	e010      	b.n	10043232 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
      switch (__HAL_RCC_GET_LPUART1_CLK_CONFIG())
10043210:	f7ff ff24 	bl	1004305c <LL_RCC_GetLPUARTClockSource>
10043214:	0002      	movs	r2, r0
10043216:	2380      	movs	r3, #128	@ 0x80
10043218:	019b      	lsls	r3, r3, #6
1004321a:	429a      	cmp	r2, r3
1004321c:	d103      	bne.n	10043226 <HAL_RCCEx_GetPeriphCLKFreq+0x102>
          frequency = LSE_VALUE;
1004321e:	2380      	movs	r3, #128	@ 0x80
10043220:	021b      	lsls	r3, r3, #8
10043222:	617b      	str	r3, [r7, #20]
          break;
10043224:	e002      	b.n	1004322c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
          frequency = HSE_VALUE / 2;
10043226:	4b0b      	ldr	r3, [pc, #44]	@ (10043254 <HAL_RCCEx_GetPeriphCLKFreq+0x130>)
10043228:	617b      	str	r3, [r7, #20]
          break;
1004322a:	46c0      	nop			@ (mov r8, r8)
      break;
1004322c:	e002      	b.n	10043234 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
      break;
1004322e:	46c0      	nop			@ (mov r8, r8)
10043230:	e000      	b.n	10043234 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
      break;
10043232:	46c0      	nop			@ (mov r8, r8)
  }
  return (frequency);
10043234:	697b      	ldr	r3, [r7, #20]
}
10043236:	0018      	movs	r0, r3
10043238:	46bd      	mov	sp, r7
1004323a:	b006      	add	sp, #24
1004323c:	bd80      	pop	{r7, pc}
1004323e:	46c0      	nop			@ (mov r8, r8)
10043240:	00f42400 	.word	0x00f42400
10043244:	02dc6c00 	.word	0x02dc6c00
10043248:	03d09000 	.word	0x03d09000
1004324c:	007a1200 	.word	0x007a1200
10043250:	003d0900 	.word	0x003d0900
10043254:	016e3600 	.word	0x016e3600
10043258:	01e84800 	.word	0x01e84800

1004325c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
1004325c:	b580      	push	{r7, lr}
1004325e:	b082      	sub	sp, #8
10043260:	af00      	add	r7, sp, #0
10043262:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
10043264:	687b      	ldr	r3, [r7, #4]
10043266:	2b00      	cmp	r3, #0
10043268:	d101      	bne.n	1004326e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
1004326a:	2301      	movs	r3, #1
1004326c:	e046      	b.n	100432fc <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
1004326e:	687b      	ldr	r3, [r7, #4]
10043270:	2288      	movs	r2, #136	@ 0x88
10043272:	589b      	ldr	r3, [r3, r2]
10043274:	2b00      	cmp	r3, #0
10043276:	d107      	bne.n	10043288 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
10043278:	687b      	ldr	r3, [r7, #4]
1004327a:	2284      	movs	r2, #132	@ 0x84
1004327c:	2100      	movs	r1, #0
1004327e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
10043280:	687b      	ldr	r3, [r7, #4]
10043282:	0018      	movs	r0, r3
10043284:	f000 f840 	bl	10043308 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
10043288:	687b      	ldr	r3, [r7, #4]
1004328a:	2288      	movs	r2, #136	@ 0x88
1004328c:	2124      	movs	r1, #36	@ 0x24
1004328e:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
10043290:	687b      	ldr	r3, [r7, #4]
10043292:	681b      	ldr	r3, [r3, #0]
10043294:	681a      	ldr	r2, [r3, #0]
10043296:	687b      	ldr	r3, [r7, #4]
10043298:	681b      	ldr	r3, [r3, #0]
1004329a:	2101      	movs	r1, #1
1004329c:	438a      	bics	r2, r1
1004329e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
100432a0:	687b      	ldr	r3, [r7, #4]
100432a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
100432a4:	2b00      	cmp	r3, #0
100432a6:	d003      	beq.n	100432b0 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
100432a8:	687b      	ldr	r3, [r7, #4]
100432aa:	0018      	movs	r0, r3
100432ac:	f000 f99c 	bl	100435e8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
100432b0:	687b      	ldr	r3, [r7, #4]
100432b2:	0018      	movs	r0, r3
100432b4:	f000 f830 	bl	10043318 <UART_SetConfig>
100432b8:	0003      	movs	r3, r0
100432ba:	2b01      	cmp	r3, #1
100432bc:	d101      	bne.n	100432c2 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
100432be:	2301      	movs	r3, #1
100432c0:	e01c      	b.n	100432fc <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
100432c2:	687b      	ldr	r3, [r7, #4]
100432c4:	681b      	ldr	r3, [r3, #0]
100432c6:	685a      	ldr	r2, [r3, #4]
100432c8:	687b      	ldr	r3, [r7, #4]
100432ca:	681b      	ldr	r3, [r3, #0]
100432cc:	490d      	ldr	r1, [pc, #52]	@ (10043304 <HAL_UART_Init+0xa8>)
100432ce:	400a      	ands	r2, r1
100432d0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
100432d2:	687b      	ldr	r3, [r7, #4]
100432d4:	681b      	ldr	r3, [r3, #0]
100432d6:	689a      	ldr	r2, [r3, #8]
100432d8:	687b      	ldr	r3, [r7, #4]
100432da:	681b      	ldr	r3, [r3, #0]
100432dc:	212a      	movs	r1, #42	@ 0x2a
100432de:	438a      	bics	r2, r1
100432e0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
100432e2:	687b      	ldr	r3, [r7, #4]
100432e4:	681b      	ldr	r3, [r3, #0]
100432e6:	681a      	ldr	r2, [r3, #0]
100432e8:	687b      	ldr	r3, [r7, #4]
100432ea:	681b      	ldr	r3, [r3, #0]
100432ec:	2101      	movs	r1, #1
100432ee:	430a      	orrs	r2, r1
100432f0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
100432f2:	687b      	ldr	r3, [r7, #4]
100432f4:	0018      	movs	r0, r3
100432f6:	f000 fa2b 	bl	10043750 <UART_CheckIdleState>
100432fa:	0003      	movs	r3, r0
}
100432fc:	0018      	movs	r0, r3
100432fe:	46bd      	mov	sp, r7
10043300:	b002      	add	sp, #8
10043302:	bd80      	pop	{r7, pc}
10043304:	ffffb7ff 	.word	0xffffb7ff

10043308 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
10043308:	b580      	push	{r7, lr}
1004330a:	b082      	sub	sp, #8
1004330c:	af00      	add	r7, sp, #0
1004330e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
10043310:	46c0      	nop			@ (mov r8, r8)
10043312:	46bd      	mov	sp, r7
10043314:	b002      	add	sp, #8
10043316:	bd80      	pop	{r7, pc}

10043318 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
10043318:	b5b0      	push	{r4, r5, r7, lr}
1004331a:	b090      	sub	sp, #64	@ 0x40
1004331c:	af00      	add	r7, sp, #0
1004331e:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
10043320:	231b      	movs	r3, #27
10043322:	2220      	movs	r2, #32
10043324:	189b      	adds	r3, r3, r2
10043326:	19db      	adds	r3, r3, r7
10043328:	2200      	movs	r2, #0
1004332a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
1004332c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
1004332e:	689a      	ldr	r2, [r3, #8]
10043330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043332:	691b      	ldr	r3, [r3, #16]
10043334:	431a      	orrs	r2, r3
10043336:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043338:	695b      	ldr	r3, [r3, #20]
1004333a:	431a      	orrs	r2, r3
1004333c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
1004333e:	69db      	ldr	r3, [r3, #28]
10043340:	4313      	orrs	r3, r2
10043342:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
10043344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043346:	681b      	ldr	r3, [r3, #0]
10043348:	681b      	ldr	r3, [r3, #0]
1004334a:	4aa1      	ldr	r2, [pc, #644]	@ (100435d0 <UART_SetConfig+0x2b8>)
1004334c:	4013      	ands	r3, r2
1004334e:	0019      	movs	r1, r3
10043350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043352:	681a      	ldr	r2, [r3, #0]
10043354:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
10043356:	430b      	orrs	r3, r1
10043358:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
1004335a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
1004335c:	681b      	ldr	r3, [r3, #0]
1004335e:	685b      	ldr	r3, [r3, #4]
10043360:	4a9c      	ldr	r2, [pc, #624]	@ (100435d4 <UART_SetConfig+0x2bc>)
10043362:	4013      	ands	r3, r2
10043364:	0018      	movs	r0, r3
10043366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043368:	68d9      	ldr	r1, [r3, #12]
1004336a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
1004336c:	681a      	ldr	r2, [r3, #0]
1004336e:	0003      	movs	r3, r0
10043370:	430b      	orrs	r3, r1
10043372:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
10043374:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043376:	699b      	ldr	r3, [r3, #24]
10043378:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
1004337a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
1004337c:	681b      	ldr	r3, [r3, #0]
1004337e:	4a96      	ldr	r2, [pc, #600]	@ (100435d8 <UART_SetConfig+0x2c0>)
10043380:	4293      	cmp	r3, r2
10043382:	d004      	beq.n	1004338e <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
10043384:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043386:	6a1b      	ldr	r3, [r3, #32]
10043388:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
1004338a:	4313      	orrs	r3, r2
1004338c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
1004338e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043390:	681b      	ldr	r3, [r3, #0]
10043392:	689b      	ldr	r3, [r3, #8]
10043394:	4a91      	ldr	r2, [pc, #580]	@ (100435dc <UART_SetConfig+0x2c4>)
10043396:	4013      	ands	r3, r2
10043398:	0019      	movs	r1, r3
1004339a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
1004339c:	681a      	ldr	r2, [r3, #0]
1004339e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
100433a0:	430b      	orrs	r3, r1
100433a2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
100433a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
100433a6:	681b      	ldr	r3, [r3, #0]
100433a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
100433aa:	220f      	movs	r2, #15
100433ac:	4393      	bics	r3, r2
100433ae:	0018      	movs	r0, r3
100433b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
100433b2:	6a59      	ldr	r1, [r3, #36]	@ 0x24
100433b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
100433b6:	681a      	ldr	r2, [r3, #0]
100433b8:	0003      	movs	r3, r0
100433ba:	430b      	orrs	r3, r1
100433bc:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
100433be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
100433c0:	681b      	ldr	r3, [r3, #0]
100433c2:	4a85      	ldr	r2, [pc, #532]	@ (100435d8 <UART_SetConfig+0x2c0>)
100433c4:	4293      	cmp	r3, r2
100433c6:	d16d      	bne.n	100434a4 <UART_SetConfig+0x18c>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_LPUART1);
100433c8:	2010      	movs	r0, #16
100433ca:	f7ff feab 	bl	10043124 <HAL_RCCEx_GetPeriphCLKFreq>
100433ce:	0003      	movs	r3, r0
100433d0:	637b      	str	r3, [r7, #52]	@ 0x34

    /* If proper clock source reported */
    if (pclk != 0U)
100433d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
100433d4:	2b00      	cmp	r3, #0
100433d6:	d100      	bne.n	100433da <UART_SetConfig+0xc2>
100433d8:	e0e3      	b.n	100435a2 <UART_SetConfig+0x28a>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
100433da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
100433dc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
100433de:	4b80      	ldr	r3, [pc, #512]	@ (100435e0 <UART_SetConfig+0x2c8>)
100433e0:	0052      	lsls	r2, r2, #1
100433e2:	5ad3      	ldrh	r3, [r2, r3]
100433e4:	0019      	movs	r1, r3
100433e6:	6b78      	ldr	r0, [r7, #52]	@ 0x34
100433e8:	f7fc fe6a 	bl	100400c0 <__udivsi3>
100433ec:	0003      	movs	r3, r0
100433ee:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
100433f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
100433f2:	685a      	ldr	r2, [r3, #4]
100433f4:	0013      	movs	r3, r2
100433f6:	005b      	lsls	r3, r3, #1
100433f8:	189b      	adds	r3, r3, r2
100433fa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
100433fc:	429a      	cmp	r2, r3
100433fe:	d305      	bcc.n	1004340c <UART_SetConfig+0xf4>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
10043400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043402:	685b      	ldr	r3, [r3, #4]
10043404:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
10043406:	6aba      	ldr	r2, [r7, #40]	@ 0x28
10043408:	429a      	cmp	r2, r3
1004340a:	d906      	bls.n	1004341a <UART_SetConfig+0x102>
      {
        ret = HAL_ERROR;
1004340c:	231b      	movs	r3, #27
1004340e:	2220      	movs	r2, #32
10043410:	189b      	adds	r3, r3, r2
10043412:	19db      	adds	r3, r3, r7
10043414:	2201      	movs	r2, #1
10043416:	701a      	strb	r2, [r3, #0]
10043418:	e0c3      	b.n	100435a2 <UART_SetConfig+0x28a>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
1004341a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
1004341c:	61bb      	str	r3, [r7, #24]
1004341e:	2300      	movs	r3, #0
10043420:	61fb      	str	r3, [r7, #28]
10043422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043424:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
10043426:	4b6e      	ldr	r3, [pc, #440]	@ (100435e0 <UART_SetConfig+0x2c8>)
10043428:	0052      	lsls	r2, r2, #1
1004342a:	5ad3      	ldrh	r3, [r2, r3]
1004342c:	613b      	str	r3, [r7, #16]
1004342e:	2300      	movs	r3, #0
10043430:	617b      	str	r3, [r7, #20]
10043432:	693a      	ldr	r2, [r7, #16]
10043434:	697b      	ldr	r3, [r7, #20]
10043436:	69b8      	ldr	r0, [r7, #24]
10043438:	69f9      	ldr	r1, [r7, #28]
1004343a:	f7fc fecd 	bl	100401d8 <__aeabi_uldivmod>
1004343e:	0002      	movs	r2, r0
10043440:	000b      	movs	r3, r1
10043442:	0e11      	lsrs	r1, r2, #24
10043444:	021d      	lsls	r5, r3, #8
10043446:	430d      	orrs	r5, r1
10043448:	0214      	lsls	r4, r2, #8
1004344a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
1004344c:	685b      	ldr	r3, [r3, #4]
1004344e:	085b      	lsrs	r3, r3, #1
10043450:	60bb      	str	r3, [r7, #8]
10043452:	2300      	movs	r3, #0
10043454:	60fb      	str	r3, [r7, #12]
10043456:	68b8      	ldr	r0, [r7, #8]
10043458:	68f9      	ldr	r1, [r7, #12]
1004345a:	1900      	adds	r0, r0, r4
1004345c:	4169      	adcs	r1, r5
1004345e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043460:	685b      	ldr	r3, [r3, #4]
10043462:	603b      	str	r3, [r7, #0]
10043464:	2300      	movs	r3, #0
10043466:	607b      	str	r3, [r7, #4]
10043468:	683a      	ldr	r2, [r7, #0]
1004346a:	687b      	ldr	r3, [r7, #4]
1004346c:	f7fc feb4 	bl	100401d8 <__aeabi_uldivmod>
10043470:	0002      	movs	r2, r0
10043472:	000b      	movs	r3, r1
10043474:	0013      	movs	r3, r2
10043476:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
10043478:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
1004347a:	23c0      	movs	r3, #192	@ 0xc0
1004347c:	009b      	lsls	r3, r3, #2
1004347e:	429a      	cmp	r2, r3
10043480:	d309      	bcc.n	10043496 <UART_SetConfig+0x17e>
10043482:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
10043484:	2380      	movs	r3, #128	@ 0x80
10043486:	035b      	lsls	r3, r3, #13
10043488:	429a      	cmp	r2, r3
1004348a:	d204      	bcs.n	10043496 <UART_SetConfig+0x17e>
        {
          huart->Instance->BRR = usartdiv;
1004348c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
1004348e:	681b      	ldr	r3, [r3, #0]
10043490:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
10043492:	60da      	str	r2, [r3, #12]
10043494:	e085      	b.n	100435a2 <UART_SetConfig+0x28a>
        }
        else
        {
          ret = HAL_ERROR;
10043496:	231b      	movs	r3, #27
10043498:	2220      	movs	r2, #32
1004349a:	189b      	adds	r3, r3, r2
1004349c:	19db      	adds	r3, r3, r7
1004349e:	2201      	movs	r2, #1
100434a0:	701a      	strb	r2, [r3, #0]
100434a2:	e07e      	b.n	100435a2 <UART_SetConfig+0x28a>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
100434a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
100434a6:	69da      	ldr	r2, [r3, #28]
100434a8:	2380      	movs	r3, #128	@ 0x80
100434aa:	021b      	lsls	r3, r3, #8
100434ac:	429a      	cmp	r2, r3
100434ae:	d148      	bne.n	10043542 <UART_SetConfig+0x22a>
  {
    pclk = UART_PERIPHCLK;
100434b0:	4b4c      	ldr	r3, [pc, #304]	@ (100435e4 <UART_SetConfig+0x2cc>)
100434b2:	637b      	str	r3, [r7, #52]	@ 0x34

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
100434b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
100434b6:	2b00      	cmp	r3, #0
100434b8:	d100      	bne.n	100434bc <UART_SetConfig+0x1a4>
100434ba:	e072      	b.n	100435a2 <UART_SetConfig+0x28a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
100434bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
100434be:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
100434c0:	4b47      	ldr	r3, [pc, #284]	@ (100435e0 <UART_SetConfig+0x2c8>)
100434c2:	0052      	lsls	r2, r2, #1
100434c4:	5ad3      	ldrh	r3, [r2, r3]
100434c6:	0019      	movs	r1, r3
100434c8:	6b78      	ldr	r0, [r7, #52]	@ 0x34
100434ca:	f7fc fdf9 	bl	100400c0 <__udivsi3>
100434ce:	0003      	movs	r3, r0
100434d0:	005a      	lsls	r2, r3, #1
100434d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
100434d4:	685b      	ldr	r3, [r3, #4]
100434d6:	085b      	lsrs	r3, r3, #1
100434d8:	18d2      	adds	r2, r2, r3
100434da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
100434dc:	685b      	ldr	r3, [r3, #4]
100434de:	0019      	movs	r1, r3
100434e0:	0010      	movs	r0, r2
100434e2:	f7fc fded 	bl	100400c0 <__udivsi3>
100434e6:	0003      	movs	r3, r0
100434e8:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
100434ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
100434ec:	2b0f      	cmp	r3, #15
100434ee:	d921      	bls.n	10043534 <UART_SetConfig+0x21c>
100434f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
100434f2:	2380      	movs	r3, #128	@ 0x80
100434f4:	025b      	lsls	r3, r3, #9
100434f6:	429a      	cmp	r2, r3
100434f8:	d21c      	bcs.n	10043534 <UART_SetConfig+0x21c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
100434fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
100434fc:	b29a      	uxth	r2, r3
100434fe:	200e      	movs	r0, #14
10043500:	2420      	movs	r4, #32
10043502:	1903      	adds	r3, r0, r4
10043504:	19db      	adds	r3, r3, r7
10043506:	210f      	movs	r1, #15
10043508:	438a      	bics	r2, r1
1004350a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
1004350c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
1004350e:	085b      	lsrs	r3, r3, #1
10043510:	b29b      	uxth	r3, r3
10043512:	2207      	movs	r2, #7
10043514:	4013      	ands	r3, r2
10043516:	b299      	uxth	r1, r3
10043518:	1903      	adds	r3, r0, r4
1004351a:	19db      	adds	r3, r3, r7
1004351c:	1902      	adds	r2, r0, r4
1004351e:	19d2      	adds	r2, r2, r7
10043520:	8812      	ldrh	r2, [r2, #0]
10043522:	430a      	orrs	r2, r1
10043524:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
10043526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043528:	681b      	ldr	r3, [r3, #0]
1004352a:	1902      	adds	r2, r0, r4
1004352c:	19d2      	adds	r2, r2, r7
1004352e:	8812      	ldrh	r2, [r2, #0]
10043530:	60da      	str	r2, [r3, #12]
10043532:	e036      	b.n	100435a2 <UART_SetConfig+0x28a>
      }
      else
      {
        ret = HAL_ERROR;
10043534:	231b      	movs	r3, #27
10043536:	2220      	movs	r2, #32
10043538:	189b      	adds	r3, r3, r2
1004353a:	19db      	adds	r3, r3, r7
1004353c:	2201      	movs	r2, #1
1004353e:	701a      	strb	r2, [r3, #0]
10043540:	e02f      	b.n	100435a2 <UART_SetConfig+0x28a>
      }
    }
  }
  else
  {
    pclk = UART_PERIPHCLK;
10043542:	4b28      	ldr	r3, [pc, #160]	@ (100435e4 <UART_SetConfig+0x2cc>)
10043544:	637b      	str	r3, [r7, #52]	@ 0x34

    if (pclk != 0U)
10043546:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
10043548:	2b00      	cmp	r3, #0
1004354a:	d02a      	beq.n	100435a2 <UART_SetConfig+0x28a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
1004354c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
1004354e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
10043550:	4b23      	ldr	r3, [pc, #140]	@ (100435e0 <UART_SetConfig+0x2c8>)
10043552:	0052      	lsls	r2, r2, #1
10043554:	5ad3      	ldrh	r3, [r2, r3]
10043556:	0019      	movs	r1, r3
10043558:	6b78      	ldr	r0, [r7, #52]	@ 0x34
1004355a:	f7fc fdb1 	bl	100400c0 <__udivsi3>
1004355e:	0003      	movs	r3, r0
10043560:	001a      	movs	r2, r3
10043562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043564:	685b      	ldr	r3, [r3, #4]
10043566:	085b      	lsrs	r3, r3, #1
10043568:	18d2      	adds	r2, r2, r3
1004356a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
1004356c:	685b      	ldr	r3, [r3, #4]
1004356e:	0019      	movs	r1, r3
10043570:	0010      	movs	r0, r2
10043572:	f7fc fda5 	bl	100400c0 <__udivsi3>
10043576:	0003      	movs	r3, r0
10043578:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
1004357a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
1004357c:	2b0f      	cmp	r3, #15
1004357e:	d90a      	bls.n	10043596 <UART_SetConfig+0x27e>
10043580:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
10043582:	2380      	movs	r3, #128	@ 0x80
10043584:	025b      	lsls	r3, r3, #9
10043586:	429a      	cmp	r2, r3
10043588:	d205      	bcs.n	10043596 <UART_SetConfig+0x27e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
1004358a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
1004358c:	b29a      	uxth	r2, r3
1004358e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043590:	681b      	ldr	r3, [r3, #0]
10043592:	60da      	str	r2, [r3, #12]
10043594:	e005      	b.n	100435a2 <UART_SetConfig+0x28a>
      }
      else
      {
        ret = HAL_ERROR;
10043596:	231b      	movs	r3, #27
10043598:	2220      	movs	r2, #32
1004359a:	189b      	adds	r3, r3, r2
1004359c:	19db      	adds	r3, r3, r7
1004359e:	2201      	movs	r2, #1
100435a0:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
100435a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
100435a4:	226a      	movs	r2, #106	@ 0x6a
100435a6:	2101      	movs	r1, #1
100435a8:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
100435aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
100435ac:	2268      	movs	r2, #104	@ 0x68
100435ae:	2101      	movs	r1, #1
100435b0:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
100435b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
100435b4:	2200      	movs	r2, #0
100435b6:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
100435b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
100435ba:	2200      	movs	r2, #0
100435bc:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
100435be:	231b      	movs	r3, #27
100435c0:	2220      	movs	r2, #32
100435c2:	189b      	adds	r3, r3, r2
100435c4:	19db      	adds	r3, r3, r7
100435c6:	781b      	ldrb	r3, [r3, #0]
}
100435c8:	0018      	movs	r0, r3
100435ca:	46bd      	mov	sp, r7
100435cc:	b010      	add	sp, #64	@ 0x40
100435ce:	bdb0      	pop	{r4, r5, r7, pc}
100435d0:	cfff69f3 	.word	0xcfff69f3
100435d4:	ffffcfff 	.word	0xffffcfff
100435d8:	41005000 	.word	0x41005000
100435dc:	11fff4ff 	.word	0x11fff4ff
100435e0:	100441e0 	.word	0x100441e0
100435e4:	00f42400 	.word	0x00f42400

100435e8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
100435e8:	b580      	push	{r7, lr}
100435ea:	b082      	sub	sp, #8
100435ec:	af00      	add	r7, sp, #0
100435ee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
100435f0:	687b      	ldr	r3, [r7, #4]
100435f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
100435f4:	2208      	movs	r2, #8
100435f6:	4013      	ands	r3, r2
100435f8:	d00b      	beq.n	10043612 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
100435fa:	687b      	ldr	r3, [r7, #4]
100435fc:	681b      	ldr	r3, [r3, #0]
100435fe:	685b      	ldr	r3, [r3, #4]
10043600:	4a4a      	ldr	r2, [pc, #296]	@ (1004372c <UART_AdvFeatureConfig+0x144>)
10043602:	4013      	ands	r3, r2
10043604:	0019      	movs	r1, r3
10043606:	687b      	ldr	r3, [r7, #4]
10043608:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
1004360a:	687b      	ldr	r3, [r7, #4]
1004360c:	681b      	ldr	r3, [r3, #0]
1004360e:	430a      	orrs	r2, r1
10043610:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
10043612:	687b      	ldr	r3, [r7, #4]
10043614:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
10043616:	2201      	movs	r2, #1
10043618:	4013      	ands	r3, r2
1004361a:	d00b      	beq.n	10043634 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
1004361c:	687b      	ldr	r3, [r7, #4]
1004361e:	681b      	ldr	r3, [r3, #0]
10043620:	685b      	ldr	r3, [r3, #4]
10043622:	4a43      	ldr	r2, [pc, #268]	@ (10043730 <UART_AdvFeatureConfig+0x148>)
10043624:	4013      	ands	r3, r2
10043626:	0019      	movs	r1, r3
10043628:	687b      	ldr	r3, [r7, #4]
1004362a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
1004362c:	687b      	ldr	r3, [r7, #4]
1004362e:	681b      	ldr	r3, [r3, #0]
10043630:	430a      	orrs	r2, r1
10043632:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
10043634:	687b      	ldr	r3, [r7, #4]
10043636:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
10043638:	2202      	movs	r2, #2
1004363a:	4013      	ands	r3, r2
1004363c:	d00b      	beq.n	10043656 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
1004363e:	687b      	ldr	r3, [r7, #4]
10043640:	681b      	ldr	r3, [r3, #0]
10043642:	685b      	ldr	r3, [r3, #4]
10043644:	4a3b      	ldr	r2, [pc, #236]	@ (10043734 <UART_AdvFeatureConfig+0x14c>)
10043646:	4013      	ands	r3, r2
10043648:	0019      	movs	r1, r3
1004364a:	687b      	ldr	r3, [r7, #4]
1004364c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
1004364e:	687b      	ldr	r3, [r7, #4]
10043650:	681b      	ldr	r3, [r3, #0]
10043652:	430a      	orrs	r2, r1
10043654:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
10043656:	687b      	ldr	r3, [r7, #4]
10043658:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
1004365a:	2204      	movs	r2, #4
1004365c:	4013      	ands	r3, r2
1004365e:	d00b      	beq.n	10043678 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
10043660:	687b      	ldr	r3, [r7, #4]
10043662:	681b      	ldr	r3, [r3, #0]
10043664:	685b      	ldr	r3, [r3, #4]
10043666:	4a34      	ldr	r2, [pc, #208]	@ (10043738 <UART_AdvFeatureConfig+0x150>)
10043668:	4013      	ands	r3, r2
1004366a:	0019      	movs	r1, r3
1004366c:	687b      	ldr	r3, [r7, #4]
1004366e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
10043670:	687b      	ldr	r3, [r7, #4]
10043672:	681b      	ldr	r3, [r3, #0]
10043674:	430a      	orrs	r2, r1
10043676:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
10043678:	687b      	ldr	r3, [r7, #4]
1004367a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
1004367c:	2210      	movs	r2, #16
1004367e:	4013      	ands	r3, r2
10043680:	d00b      	beq.n	1004369a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
10043682:	687b      	ldr	r3, [r7, #4]
10043684:	681b      	ldr	r3, [r3, #0]
10043686:	689b      	ldr	r3, [r3, #8]
10043688:	4a2c      	ldr	r2, [pc, #176]	@ (1004373c <UART_AdvFeatureConfig+0x154>)
1004368a:	4013      	ands	r3, r2
1004368c:	0019      	movs	r1, r3
1004368e:	687b      	ldr	r3, [r7, #4]
10043690:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
10043692:	687b      	ldr	r3, [r7, #4]
10043694:	681b      	ldr	r3, [r3, #0]
10043696:	430a      	orrs	r2, r1
10043698:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
1004369a:	687b      	ldr	r3, [r7, #4]
1004369c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
1004369e:	2220      	movs	r2, #32
100436a0:	4013      	ands	r3, r2
100436a2:	d00b      	beq.n	100436bc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
100436a4:	687b      	ldr	r3, [r7, #4]
100436a6:	681b      	ldr	r3, [r3, #0]
100436a8:	689b      	ldr	r3, [r3, #8]
100436aa:	4a25      	ldr	r2, [pc, #148]	@ (10043740 <UART_AdvFeatureConfig+0x158>)
100436ac:	4013      	ands	r3, r2
100436ae:	0019      	movs	r1, r3
100436b0:	687b      	ldr	r3, [r7, #4]
100436b2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
100436b4:	687b      	ldr	r3, [r7, #4]
100436b6:	681b      	ldr	r3, [r3, #0]
100436b8:	430a      	orrs	r2, r1
100436ba:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
100436bc:	687b      	ldr	r3, [r7, #4]
100436be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
100436c0:	2240      	movs	r2, #64	@ 0x40
100436c2:	4013      	ands	r3, r2
100436c4:	d01d      	beq.n	10043702 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
100436c6:	687b      	ldr	r3, [r7, #4]
100436c8:	681b      	ldr	r3, [r3, #0]
100436ca:	685b      	ldr	r3, [r3, #4]
100436cc:	4a1d      	ldr	r2, [pc, #116]	@ (10043744 <UART_AdvFeatureConfig+0x15c>)
100436ce:	4013      	ands	r3, r2
100436d0:	0019      	movs	r1, r3
100436d2:	687b      	ldr	r3, [r7, #4]
100436d4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
100436d6:	687b      	ldr	r3, [r7, #4]
100436d8:	681b      	ldr	r3, [r3, #0]
100436da:	430a      	orrs	r2, r1
100436dc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
100436de:	687b      	ldr	r3, [r7, #4]
100436e0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
100436e2:	2380      	movs	r3, #128	@ 0x80
100436e4:	035b      	lsls	r3, r3, #13
100436e6:	429a      	cmp	r2, r3
100436e8:	d10b      	bne.n	10043702 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
100436ea:	687b      	ldr	r3, [r7, #4]
100436ec:	681b      	ldr	r3, [r3, #0]
100436ee:	685b      	ldr	r3, [r3, #4]
100436f0:	4a15      	ldr	r2, [pc, #84]	@ (10043748 <UART_AdvFeatureConfig+0x160>)
100436f2:	4013      	ands	r3, r2
100436f4:	0019      	movs	r1, r3
100436f6:	687b      	ldr	r3, [r7, #4]
100436f8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
100436fa:	687b      	ldr	r3, [r7, #4]
100436fc:	681b      	ldr	r3, [r3, #0]
100436fe:	430a      	orrs	r2, r1
10043700:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
10043702:	687b      	ldr	r3, [r7, #4]
10043704:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
10043706:	2280      	movs	r2, #128	@ 0x80
10043708:	4013      	ands	r3, r2
1004370a:	d00b      	beq.n	10043724 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
1004370c:	687b      	ldr	r3, [r7, #4]
1004370e:	681b      	ldr	r3, [r3, #0]
10043710:	685b      	ldr	r3, [r3, #4]
10043712:	4a0e      	ldr	r2, [pc, #56]	@ (1004374c <UART_AdvFeatureConfig+0x164>)
10043714:	4013      	ands	r3, r2
10043716:	0019      	movs	r1, r3
10043718:	687b      	ldr	r3, [r7, #4]
1004371a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
1004371c:	687b      	ldr	r3, [r7, #4]
1004371e:	681b      	ldr	r3, [r3, #0]
10043720:	430a      	orrs	r2, r1
10043722:	605a      	str	r2, [r3, #4]
  }
}
10043724:	46c0      	nop			@ (mov r8, r8)
10043726:	46bd      	mov	sp, r7
10043728:	b002      	add	sp, #8
1004372a:	bd80      	pop	{r7, pc}
1004372c:	ffff7fff 	.word	0xffff7fff
10043730:	fffdffff 	.word	0xfffdffff
10043734:	fffeffff 	.word	0xfffeffff
10043738:	fffbffff 	.word	0xfffbffff
1004373c:	ffffefff 	.word	0xffffefff
10043740:	ffffdfff 	.word	0xffffdfff
10043744:	ffefffff 	.word	0xffefffff
10043748:	ff9fffff 	.word	0xff9fffff
1004374c:	fff7ffff 	.word	0xfff7ffff

10043750 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
10043750:	b580      	push	{r7, lr}
10043752:	b092      	sub	sp, #72	@ 0x48
10043754:	af02      	add	r7, sp, #8
10043756:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
10043758:	687b      	ldr	r3, [r7, #4]
1004375a:	2290      	movs	r2, #144	@ 0x90
1004375c:	2100      	movs	r1, #0
1004375e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
10043760:	f7fd ff5a 	bl	10041618 <HAL_GetTick>
10043764:	0003      	movs	r3, r0
10043766:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
10043768:	687b      	ldr	r3, [r7, #4]
1004376a:	681b      	ldr	r3, [r3, #0]
1004376c:	681b      	ldr	r3, [r3, #0]
1004376e:	2208      	movs	r2, #8
10043770:	4013      	ands	r3, r2
10043772:	2b08      	cmp	r3, #8
10043774:	d12d      	bne.n	100437d2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
10043776:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
10043778:	2280      	movs	r2, #128	@ 0x80
1004377a:	0391      	lsls	r1, r2, #14
1004377c:	6878      	ldr	r0, [r7, #4]
1004377e:	4a47      	ldr	r2, [pc, #284]	@ (1004389c <UART_CheckIdleState+0x14c>)
10043780:	9200      	str	r2, [sp, #0]
10043782:	2200      	movs	r2, #0
10043784:	f000 f88e 	bl	100438a4 <UART_WaitOnFlagUntilTimeout>
10043788:	1e03      	subs	r3, r0, #0
1004378a:	d022      	beq.n	100437d2 <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
1004378c:	f3ef 8310 	mrs	r3, PRIMASK
10043790:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
10043792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
10043794:	63bb      	str	r3, [r7, #56]	@ 0x38
10043796:	2301      	movs	r3, #1
10043798:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
1004379a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
1004379c:	f383 8810 	msr	PRIMASK, r3
}
100437a0:	46c0      	nop			@ (mov r8, r8)
100437a2:	687b      	ldr	r3, [r7, #4]
100437a4:	681b      	ldr	r3, [r3, #0]
100437a6:	681a      	ldr	r2, [r3, #0]
100437a8:	687b      	ldr	r3, [r7, #4]
100437aa:	681b      	ldr	r3, [r3, #0]
100437ac:	2180      	movs	r1, #128	@ 0x80
100437ae:	438a      	bics	r2, r1
100437b0:	601a      	str	r2, [r3, #0]
100437b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
100437b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
100437b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
100437b8:	f383 8810 	msr	PRIMASK, r3
}
100437bc:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
100437be:	687b      	ldr	r3, [r7, #4]
100437c0:	2288      	movs	r2, #136	@ 0x88
100437c2:	2120      	movs	r1, #32
100437c4:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
100437c6:	687b      	ldr	r3, [r7, #4]
100437c8:	2284      	movs	r2, #132	@ 0x84
100437ca:	2100      	movs	r1, #0
100437cc:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
100437ce:	2303      	movs	r3, #3
100437d0:	e060      	b.n	10043894 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
100437d2:	687b      	ldr	r3, [r7, #4]
100437d4:	681b      	ldr	r3, [r3, #0]
100437d6:	681b      	ldr	r3, [r3, #0]
100437d8:	2204      	movs	r2, #4
100437da:	4013      	ands	r3, r2
100437dc:	2b04      	cmp	r3, #4
100437de:	d146      	bne.n	1004386e <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
100437e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
100437e2:	2280      	movs	r2, #128	@ 0x80
100437e4:	03d1      	lsls	r1, r2, #15
100437e6:	6878      	ldr	r0, [r7, #4]
100437e8:	4a2c      	ldr	r2, [pc, #176]	@ (1004389c <UART_CheckIdleState+0x14c>)
100437ea:	9200      	str	r2, [sp, #0]
100437ec:	2200      	movs	r2, #0
100437ee:	f000 f859 	bl	100438a4 <UART_WaitOnFlagUntilTimeout>
100437f2:	1e03      	subs	r3, r0, #0
100437f4:	d03b      	beq.n	1004386e <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
100437f6:	f3ef 8310 	mrs	r3, PRIMASK
100437fa:	60fb      	str	r3, [r7, #12]
  return(result);
100437fc:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
100437fe:	637b      	str	r3, [r7, #52]	@ 0x34
10043800:	2301      	movs	r3, #1
10043802:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
10043804:	693b      	ldr	r3, [r7, #16]
10043806:	f383 8810 	msr	PRIMASK, r3
}
1004380a:	46c0      	nop			@ (mov r8, r8)
1004380c:	687b      	ldr	r3, [r7, #4]
1004380e:	681b      	ldr	r3, [r3, #0]
10043810:	681a      	ldr	r2, [r3, #0]
10043812:	687b      	ldr	r3, [r7, #4]
10043814:	681b      	ldr	r3, [r3, #0]
10043816:	4922      	ldr	r1, [pc, #136]	@ (100438a0 <UART_CheckIdleState+0x150>)
10043818:	400a      	ands	r2, r1
1004381a:	601a      	str	r2, [r3, #0]
1004381c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
1004381e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
10043820:	697b      	ldr	r3, [r7, #20]
10043822:	f383 8810 	msr	PRIMASK, r3
}
10043826:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
10043828:	f3ef 8310 	mrs	r3, PRIMASK
1004382c:	61bb      	str	r3, [r7, #24]
  return(result);
1004382e:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
10043830:	633b      	str	r3, [r7, #48]	@ 0x30
10043832:	2301      	movs	r3, #1
10043834:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
10043836:	69fb      	ldr	r3, [r7, #28]
10043838:	f383 8810 	msr	PRIMASK, r3
}
1004383c:	46c0      	nop			@ (mov r8, r8)
1004383e:	687b      	ldr	r3, [r7, #4]
10043840:	681b      	ldr	r3, [r3, #0]
10043842:	689a      	ldr	r2, [r3, #8]
10043844:	687b      	ldr	r3, [r7, #4]
10043846:	681b      	ldr	r3, [r3, #0]
10043848:	2101      	movs	r1, #1
1004384a:	438a      	bics	r2, r1
1004384c:	609a      	str	r2, [r3, #8]
1004384e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
10043850:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
10043852:	6a3b      	ldr	r3, [r7, #32]
10043854:	f383 8810 	msr	PRIMASK, r3
}
10043858:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
1004385a:	687b      	ldr	r3, [r7, #4]
1004385c:	228c      	movs	r2, #140	@ 0x8c
1004385e:	2120      	movs	r1, #32
10043860:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
10043862:	687b      	ldr	r3, [r7, #4]
10043864:	2284      	movs	r2, #132	@ 0x84
10043866:	2100      	movs	r1, #0
10043868:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
1004386a:	2303      	movs	r3, #3
1004386c:	e012      	b.n	10043894 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
1004386e:	687b      	ldr	r3, [r7, #4]
10043870:	2288      	movs	r2, #136	@ 0x88
10043872:	2120      	movs	r1, #32
10043874:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
10043876:	687b      	ldr	r3, [r7, #4]
10043878:	228c      	movs	r2, #140	@ 0x8c
1004387a:	2120      	movs	r1, #32
1004387c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
1004387e:	687b      	ldr	r3, [r7, #4]
10043880:	2200      	movs	r2, #0
10043882:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
10043884:	687b      	ldr	r3, [r7, #4]
10043886:	2200      	movs	r2, #0
10043888:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
1004388a:	687b      	ldr	r3, [r7, #4]
1004388c:	2284      	movs	r2, #132	@ 0x84
1004388e:	2100      	movs	r1, #0
10043890:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
10043892:	2300      	movs	r3, #0
}
10043894:	0018      	movs	r0, r3
10043896:	46bd      	mov	sp, r7
10043898:	b010      	add	sp, #64	@ 0x40
1004389a:	bd80      	pop	{r7, pc}
1004389c:	01ffffff 	.word	0x01ffffff
100438a0:	fffffedf 	.word	0xfffffedf

100438a4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
100438a4:	b580      	push	{r7, lr}
100438a6:	b084      	sub	sp, #16
100438a8:	af00      	add	r7, sp, #0
100438aa:	60f8      	str	r0, [r7, #12]
100438ac:	60b9      	str	r1, [r7, #8]
100438ae:	603b      	str	r3, [r7, #0]
100438b0:	1dfb      	adds	r3, r7, #7
100438b2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
100438b4:	e051      	b.n	1004395a <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
100438b6:	69bb      	ldr	r3, [r7, #24]
100438b8:	3301      	adds	r3, #1
100438ba:	d04e      	beq.n	1004395a <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
100438bc:	f7fd feac 	bl	10041618 <HAL_GetTick>
100438c0:	0002      	movs	r2, r0
100438c2:	683b      	ldr	r3, [r7, #0]
100438c4:	1ad3      	subs	r3, r2, r3
100438c6:	69ba      	ldr	r2, [r7, #24]
100438c8:	429a      	cmp	r2, r3
100438ca:	d302      	bcc.n	100438d2 <UART_WaitOnFlagUntilTimeout+0x2e>
100438cc:	69bb      	ldr	r3, [r7, #24]
100438ce:	2b00      	cmp	r3, #0
100438d0:	d101      	bne.n	100438d6 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
100438d2:	2303      	movs	r3, #3
100438d4:	e051      	b.n	1004397a <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
100438d6:	68fb      	ldr	r3, [r7, #12]
100438d8:	681b      	ldr	r3, [r3, #0]
100438da:	681b      	ldr	r3, [r3, #0]
100438dc:	2204      	movs	r2, #4
100438de:	4013      	ands	r3, r2
100438e0:	d03b      	beq.n	1004395a <UART_WaitOnFlagUntilTimeout+0xb6>
100438e2:	68bb      	ldr	r3, [r7, #8]
100438e4:	2b80      	cmp	r3, #128	@ 0x80
100438e6:	d038      	beq.n	1004395a <UART_WaitOnFlagUntilTimeout+0xb6>
100438e8:	68bb      	ldr	r3, [r7, #8]
100438ea:	2b40      	cmp	r3, #64	@ 0x40
100438ec:	d035      	beq.n	1004395a <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
100438ee:	68fb      	ldr	r3, [r7, #12]
100438f0:	681b      	ldr	r3, [r3, #0]
100438f2:	69db      	ldr	r3, [r3, #28]
100438f4:	2208      	movs	r2, #8
100438f6:	4013      	ands	r3, r2
100438f8:	2b08      	cmp	r3, #8
100438fa:	d111      	bne.n	10043920 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
100438fc:	68fb      	ldr	r3, [r7, #12]
100438fe:	681b      	ldr	r3, [r3, #0]
10043900:	2208      	movs	r2, #8
10043902:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
10043904:	68fb      	ldr	r3, [r7, #12]
10043906:	0018      	movs	r0, r3
10043908:	f000 f83c 	bl	10043984 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
1004390c:	68fb      	ldr	r3, [r7, #12]
1004390e:	2290      	movs	r2, #144	@ 0x90
10043910:	2108      	movs	r1, #8
10043912:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
10043914:	68fb      	ldr	r3, [r7, #12]
10043916:	2284      	movs	r2, #132	@ 0x84
10043918:	2100      	movs	r1, #0
1004391a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
1004391c:	2301      	movs	r3, #1
1004391e:	e02c      	b.n	1004397a <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
10043920:	68fb      	ldr	r3, [r7, #12]
10043922:	681b      	ldr	r3, [r3, #0]
10043924:	69da      	ldr	r2, [r3, #28]
10043926:	2380      	movs	r3, #128	@ 0x80
10043928:	011b      	lsls	r3, r3, #4
1004392a:	401a      	ands	r2, r3
1004392c:	2380      	movs	r3, #128	@ 0x80
1004392e:	011b      	lsls	r3, r3, #4
10043930:	429a      	cmp	r2, r3
10043932:	d112      	bne.n	1004395a <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
10043934:	68fb      	ldr	r3, [r7, #12]
10043936:	681b      	ldr	r3, [r3, #0]
10043938:	2280      	movs	r2, #128	@ 0x80
1004393a:	0112      	lsls	r2, r2, #4
1004393c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
1004393e:	68fb      	ldr	r3, [r7, #12]
10043940:	0018      	movs	r0, r3
10043942:	f000 f81f 	bl	10043984 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
10043946:	68fb      	ldr	r3, [r7, #12]
10043948:	2290      	movs	r2, #144	@ 0x90
1004394a:	2120      	movs	r1, #32
1004394c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
1004394e:	68fb      	ldr	r3, [r7, #12]
10043950:	2284      	movs	r2, #132	@ 0x84
10043952:	2100      	movs	r1, #0
10043954:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
10043956:	2303      	movs	r3, #3
10043958:	e00f      	b.n	1004397a <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
1004395a:	68fb      	ldr	r3, [r7, #12]
1004395c:	681b      	ldr	r3, [r3, #0]
1004395e:	69db      	ldr	r3, [r3, #28]
10043960:	68ba      	ldr	r2, [r7, #8]
10043962:	4013      	ands	r3, r2
10043964:	68ba      	ldr	r2, [r7, #8]
10043966:	1ad3      	subs	r3, r2, r3
10043968:	425a      	negs	r2, r3
1004396a:	4153      	adcs	r3, r2
1004396c:	b2db      	uxtb	r3, r3
1004396e:	001a      	movs	r2, r3
10043970:	1dfb      	adds	r3, r7, #7
10043972:	781b      	ldrb	r3, [r3, #0]
10043974:	429a      	cmp	r2, r3
10043976:	d09e      	beq.n	100438b6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
10043978:	2300      	movs	r3, #0
}
1004397a:	0018      	movs	r0, r3
1004397c:	46bd      	mov	sp, r7
1004397e:	b004      	add	sp, #16
10043980:	bd80      	pop	{r7, pc}
	...

10043984 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
10043984:	b580      	push	{r7, lr}
10043986:	b08e      	sub	sp, #56	@ 0x38
10043988:	af00      	add	r7, sp, #0
1004398a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
1004398c:	f3ef 8310 	mrs	r3, PRIMASK
10043990:	617b      	str	r3, [r7, #20]
  return(result);
10043992:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
10043994:	637b      	str	r3, [r7, #52]	@ 0x34
10043996:	2301      	movs	r3, #1
10043998:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
1004399a:	69bb      	ldr	r3, [r7, #24]
1004399c:	f383 8810 	msr	PRIMASK, r3
}
100439a0:	46c0      	nop			@ (mov r8, r8)
100439a2:	687b      	ldr	r3, [r7, #4]
100439a4:	681b      	ldr	r3, [r3, #0]
100439a6:	681a      	ldr	r2, [r3, #0]
100439a8:	687b      	ldr	r3, [r7, #4]
100439aa:	681b      	ldr	r3, [r3, #0]
100439ac:	4926      	ldr	r1, [pc, #152]	@ (10043a48 <UART_EndRxTransfer+0xc4>)
100439ae:	400a      	ands	r2, r1
100439b0:	601a      	str	r2, [r3, #0]
100439b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
100439b4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
100439b6:	69fb      	ldr	r3, [r7, #28]
100439b8:	f383 8810 	msr	PRIMASK, r3
}
100439bc:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
100439be:	f3ef 8310 	mrs	r3, PRIMASK
100439c2:	623b      	str	r3, [r7, #32]
  return(result);
100439c4:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
100439c6:	633b      	str	r3, [r7, #48]	@ 0x30
100439c8:	2301      	movs	r3, #1
100439ca:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
100439cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
100439ce:	f383 8810 	msr	PRIMASK, r3
}
100439d2:	46c0      	nop			@ (mov r8, r8)
100439d4:	687b      	ldr	r3, [r7, #4]
100439d6:	681b      	ldr	r3, [r3, #0]
100439d8:	689a      	ldr	r2, [r3, #8]
100439da:	687b      	ldr	r3, [r7, #4]
100439dc:	681b      	ldr	r3, [r3, #0]
100439de:	491b      	ldr	r1, [pc, #108]	@ (10043a4c <UART_EndRxTransfer+0xc8>)
100439e0:	400a      	ands	r2, r1
100439e2:	609a      	str	r2, [r3, #8]
100439e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
100439e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
100439e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
100439ea:	f383 8810 	msr	PRIMASK, r3
}
100439ee:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
100439f0:	687b      	ldr	r3, [r7, #4]
100439f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
100439f4:	2b01      	cmp	r3, #1
100439f6:	d118      	bne.n	10043a2a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
100439f8:	f3ef 8310 	mrs	r3, PRIMASK
100439fc:	60bb      	str	r3, [r7, #8]
  return(result);
100439fe:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
10043a00:	62fb      	str	r3, [r7, #44]	@ 0x2c
10043a02:	2301      	movs	r3, #1
10043a04:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
10043a06:	68fb      	ldr	r3, [r7, #12]
10043a08:	f383 8810 	msr	PRIMASK, r3
}
10043a0c:	46c0      	nop			@ (mov r8, r8)
10043a0e:	687b      	ldr	r3, [r7, #4]
10043a10:	681b      	ldr	r3, [r3, #0]
10043a12:	681a      	ldr	r2, [r3, #0]
10043a14:	687b      	ldr	r3, [r7, #4]
10043a16:	681b      	ldr	r3, [r3, #0]
10043a18:	2110      	movs	r1, #16
10043a1a:	438a      	bics	r2, r1
10043a1c:	601a      	str	r2, [r3, #0]
10043a1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
10043a20:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
10043a22:	693b      	ldr	r3, [r7, #16]
10043a24:	f383 8810 	msr	PRIMASK, r3
}
10043a28:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
10043a2a:	687b      	ldr	r3, [r7, #4]
10043a2c:	228c      	movs	r2, #140	@ 0x8c
10043a2e:	2120      	movs	r1, #32
10043a30:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
10043a32:	687b      	ldr	r3, [r7, #4]
10043a34:	2200      	movs	r2, #0
10043a36:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
10043a38:	687b      	ldr	r3, [r7, #4]
10043a3a:	2200      	movs	r2, #0
10043a3c:	675a      	str	r2, [r3, #116]	@ 0x74
}
10043a3e:	46c0      	nop			@ (mov r8, r8)
10043a40:	46bd      	mov	sp, r7
10043a42:	b00e      	add	sp, #56	@ 0x38
10043a44:	bd80      	pop	{r7, pc}
10043a46:	46c0      	nop			@ (mov r8, r8)
10043a48:	fffffedf 	.word	0xfffffedf
10043a4c:	effffffe 	.word	0xeffffffe

10043a50 <memset>:
10043a50:	0003      	movs	r3, r0
10043a52:	1882      	adds	r2, r0, r2
10043a54:	4293      	cmp	r3, r2
10043a56:	d100      	bne.n	10043a5a <memset+0xa>
10043a58:	4770      	bx	lr
10043a5a:	7019      	strb	r1, [r3, #0]
10043a5c:	3301      	adds	r3, #1
10043a5e:	e7f9      	b.n	10043a54 <memset+0x4>
10043a60:	6c6c6548 	.word	0x6c6c6548
10043a64:	0000006f 	.word	0x0000006f

10043a68 <Font7x10>:
	...
10043a7c:	10001000 10001000 10001000 10000000     ................
10043a8c:	00000000 28002800 00002800 00000000     .....(.(.(......
	...
10043aa4:	24002400 24007c00 7c004800 48004800     .$.$.|.$.H.|.H.H
10043ab4:	00000000 54003800 38005000 54001400     .....8.T.P.8...T
10043ac4:	38005400 00001000 54002000 30005800     .T.8..... .T.X.0
10043ad4:	54002800 08001400 00000000 28001000     .(.T...........(
10043ae4:	10002800 48003400 34004800 00000000     .(...4.H.H.4....
10043af4:	10001000 00001000 00000000 00000000     ................
10043b04:	00000000 10000800 20002000 20002000     ......... . . . 
10043b14:	20002000 08001000 10002000 08000800     . . ..... ......
10043b24:	08000800 08000800 20001000 38001000     ........... ...8
10043b34:	28001000 00000000 00000000 00000000     ...(............
10043b44:	00000000 10001000 10007c00 00001000     .........|......
	...
10043b64:	10000000 10001000 00000000 00000000     ................
10043b74:	38000000 00000000 00000000 00000000     ...8............
	...
10043b8c:	10000000 00000000 08000800 10001000     ................
10043b9c:	10001000 20002000 00000000 44003800     ..... . .....8.D
10043bac:	54004400 44004400 38004400 00000000     .D.T.D.D.D.8....
10043bbc:	30001000 10005000 10001000 10001000     ...0.P..........
10043bcc:	00000000 44003800 04004400 10000800     .....8.D.D......
10043bdc:	7c002000 00000000 44003800 18000400     . .|.....8.D....
10043bec:	04000400 38004400 00000000 18000800     .....D.8........
10043bfc:	28002800 7c004800 08000800 00000000     .(.(.H.|........
10043c0c:	40007c00 78004000 04000400 38004400     .|.@.@.x.....D.8
10043c1c:	00000000 44003800 78004000 44004400     .....8.D.@.x.D.D
10043c2c:	38004400 00000000 04007c00 10000800     .D.8.....|......
10043c3c:	20001000 20002000 00000000 44003800     ... . . .....8.D
10043c4c:	38004400 44004400 38004400 00000000     .D.8.D.D.D.8....
10043c5c:	44003800 44004400 04003c00 38004400     .8.D.D.D.<...D.8
	...
10043c74:	00001000 00000000 10000000 00000000     ................
10043c84:	00000000 10000000 00000000 10000000     ................
10043c94:	10001000 00000000 30000c00 30004000     ...........0.@.0
10043ca4:	00000c00 00000000 00000000 7c000000     ...............|
10043cb4:	7c000000 00000000 00000000 00000000     ...|............
10043cc4:	18006000 18000400 00006000 00000000     .`.......`......
10043cd4:	44003800 08000400 10001000 10000000     .8.D............
10043ce4:	00000000 44003800 54004c00 40005c00     .....8.D.L.T.\.@
10043cf4:	38004000 00000000 28001000 28002800     .@.8.......(.(.(
10043d04:	7c002800 44004400 00000000 44007800     .(.|.D.D.....x.D
10043d14:	78004400 44004400 78004400 00000000     .D.x.D.D.D.x....
10043d24:	44003800 40004000 40004000 38004400     .8.D.@.@.@.@.D.8
10043d34:	00000000 48007000 44004400 44004400     .....p.H.D.D.D.D
10043d44:	70004800 00000000 40007c00 7c004000     .H.p.....|.@.@.|
10043d54:	40004000 7c004000 00000000 40007c00     .@.@.@.|.....|.@
10043d64:	78004000 40004000 40004000 00000000     .@.x.@.@.@.@....
10043d74:	44003800 40004000 44005c00 38004400     .8.D.@.@.\.D.D.8
10043d84:	00000000 44004400 7c004400 44004400     .....D.D.D.|.D.D
10043d94:	44004400 00000000 10003800 10001000     .D.D.....8......
10043da4:	10001000 38001000 00000000 04000400     .......8........
10043db4:	04000400 04000400 38004400 00000000     .........D.8....
10043dc4:	48004400 60005000 48005000 44004800     .D.H.P.`.P.H.H.D
10043dd4:	00000000 40004000 40004000 40004000     .....@.@.@.@.@.@
10043de4:	7c004000 00000000 6c004400 54006c00     .@.|.....D.l.l.T
10043df4:	44004400 44004400 00000000 64004400     .D.D.D.D.....D.d
10043e04:	54006400 4c005400 44004c00 00000000     .d.T.T.L.L.D....
10043e14:	44003800 44004400 44004400 38004400     .8.D.D.D.D.D.D.8
10043e24:	00000000 44007800 44004400 40007800     .....x.D.D.D.x.@
10043e34:	40004000 00000000 44003800 44004400     .@.@.....8.D.D.D
10043e44:	44004400 38005400 00000400 44007800     .D.D.T.8.....x.D
10043e54:	44004400 48007800 44004800 00000000     .D.D.x.H.H.D....
10043e64:	44003800 30004000 04000800 38004400     .8.D.@.0.....D.8
10043e74:	00000000 10007c00 10001000 10001000     .....|..........
10043e84:	10001000 00000000 44004400 44004400     .........D.D.D.D
10043e94:	44004400 38004400 00000000 44004400     .D.D.D.8.....D.D
10043ea4:	28004400 28002800 10001000 00000000     .D.(.(.(........
10043eb4:	44004400 54005400 6c005400 28002800     .D.D.T.T.T.l.(.(
10043ec4:	00000000 28004400 10002800 28001000     .....D.(.(.....(
10043ed4:	44002800 00000000 44004400 28002800     .(.D.....D.D.(.(
10043ee4:	10001000 10001000 00000000 04007c00     .............|..
10043ef4:	10000800 20001000 7c004000 00000000     ....... .@.|....
10043f04:	10001800 10001000 10001000 10001000     ................
10043f14:	18001000 20002000 10001000 10001000     ..... . ........
10043f24:	08000800 00000000 10003000 10001000     .........0......
10043f34:	10001000 10001000 30001000 28001000     ...........0...(
10043f44:	44002800 00000000 00000000 00000000     .(.D............
	...
10043f64:	fe000000 10002000 00000000 00000000     ..... ..........
	...
10043f80:	44003800 44003c00 34004c00 00000000     .8.D.<.D.L.4....
10043f90:	40004000 64005800 44004400 58006400     .@.@.X.d.D.D.d.X
	...
10043fa8:	44003800 40004000 38004400 00000000     .8.D.@.@.D.8....
10043fb8:	04000400 4c003400 44004400 34004c00     .....4.L.D.D.L.4
	...
10043fd0:	44003800 40007c00 38004400 00000000     .8.D.|.@.D.8....
10043fe0:	10000c00 10007c00 10001000 10001000     .....|..........
	...
10043ff8:	4c003400 44004400 34004c00 78000400     .4.L.D.D.L.4...x
10044008:	40004000 64005800 44004400 44004400     .@.@.X.d.D.D.D.D
10044018:	00000000 00001000 10007000 10001000     .........p......
10044028:	10001000 00000000 00001000 10007000     .............p..
10044038:	10001000 10001000 e0001000 40004000     .............@.@
10044048:	50004800 50006000 44004800 00000000     .H.P.`.P.H.D....
10044058:	10007000 10001000 10001000 10001000     .p..............
	...
10044070:	54007800 54005400 54005400 00000000     .x.T.T.T.T.T....
10044080:	00000000 64005800 44004400 44004400     .....X.d.D.D.D.D
	...
10044098:	44003800 44004400 38004400 00000000     .8.D.D.D.D.8....
100440a8:	00000000 64005800 44004400 58006400     .....X.d.D.D.d.X
100440b8:	40004000 00000000 4c003400 44004400     .@.@.....4.L.D.D
100440c8:	34004c00 04000400 00000000 64005800     .L.4.........X.d
100440d8:	40004000 40004000 00000000 00000000     .@.@.@.@........
100440e8:	44003800 08003000 38004400 00000000     .8.D.0...D.8....
100440f8:	20002000 20007800 20002000 18002000     . . .x. . . . ..
	...
10044110:	44004400 44004400 34004c00 00000000     .D.D.D.D.L.4....
10044120:	00000000 44004400 28002800 10002800     .....D.D.(.(.(..
	...
10044138:	54005400 6c005400 28002800 00000000     .T.T.T.l.(.(....
10044148:	00000000 28004400 10001000 44002800     .....D.(.....(.D
	...
10044160:	44004400 28002800 10001000 60001000     .D.D.(.(.......`
10044170:	00000000 08007c00 20001000 7c004000     .....|..... .@.|
10044180:	00000000 10001800 10001000 20002000     ............. . 
10044190:	10001000 18001000 10001000 10001000     ................
100441a0:	10001000 10001000 10001000 10003000     .............0..
100441b0:	10001000 08000800 10001000 30001000     ...............0
100441c0:	00000000 74000000 00004c00 00000000     .......t.L......
100441d0:	00000000                                ....

100441d4 <Font_7x10>:
100441d4:	00000a07 10043a68 00000000              ....h:......

100441e0 <UARTPrescTable>:
100441e0:	00020001 00060004 000a0008 0010000c     ................
100441f0:	00400020 01000080                        .@.....

Disassembly of section .init:

100441f8 <_init>:
100441f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
100441fa:	46c0      	nop			@ (mov r8, r8)

Disassembly of section .fini:

100441fc <_fini>:
100441fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
100441fe:	46c0      	nop			@ (mov r8, r8)
