<root><simulation><result_generated_time />2023-05-17 19:34:57<layer><layer_spec />{'B': 1, 'K': 128, 'C': 512, 'OY': 5, 'OX': 5, 'IY': 5, 'IX': 5, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />1638400<total_data_size_element />{'W': 65536, 'I': 12800, 'O': 3200}<total_data_reuse />{'W': 25, 'I': 128.0, 'O': 512}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_8', 'K_2', 'OY_2']}, {'Row': ['OY_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />280</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [4, 1, 1], 'I': [50, 1, 1], 'O': [50, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 5)], [('OY', 5)]], [[('C', 2), ('K', 2)], []], [], []]<I />[[[('K', 2)], []], [[('C', 2), ('OY', 5)], [('OY', 5)]], [], []]<O />[[[('C', 2)], []], [[('K', 2), ('OY', 5)], [('OY', 5)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 4), ('OX', 5), ('C', 4)], [('C', 64), ('K', 4), ('K', 4)], []]<I />[[('K', 4), ('OX', 5), ('C', 4)], [('C', 64), ('K', 4), ('K', 4)], []]<O />[[('K', 4), ('OX', 5), ('C', 4), ('C', 64)], [('K', 4), ('K', 4)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [25.0, 5, 1, 1], 'I': [2.0, 4.0, 16.0, 1.0], 'O': [2.0, 256, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [128, 524288, 524288], 'I': [160, 512000, 512000], 'O': [160, 128000, 128000], 'O_partial': [160, 0, 0], 'O_final': [0, 128000, 128000]}<actual_mem_utilization_individual />{'W': [0.25, 0.02, 0.0], 'I': [0.31, 0.02, 0.0], 'O': [0.31, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.25, 0.03, 0.0], 'I': [0.31, 0.03, 0.0], 'O': [0.31, 0.03, 0.0]}<effective_mem_size_bit />{'W': [32, 8192, 524288], 'I': [40, 512000, 512000], 'O': [160, 32000, 128000], 'O_partial': [160, 0, 0], 'O_final': [0, 32000, 128000]}<total_unit_count />{'W': [100, 4, 1, 1], 'I': [100, 50, 1, 1], 'O': [100, 50, 1, 1]}<unique_unit_count />{'W': [4, 4, 1, 1], 'I': [50, 50, 1, 1], 'O': [50, 50, 1, 1]}<duplicate_unit_count />{'W': [25.0, 1.0, 1.0, 1.0], 'I': [2.0, 1.0, 1.0, 1.0], 'O': [2.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[327680, 65536], [65536, 65536], [65536, 0]]<I />[[204800, 204800], [204800, 12800], [12800, 0]]<O />[[(816000, 819200), (3200, 0)], [(0, 3200), (3200, 0)], [(0, 3200), (0, 0)]]<O_partial />[[(816000, 819200), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (3200, 0)], [(0, 3200), (3200, 0)], [(0, 3200), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[40960, 8192], [1024, 1024], [256, 0]]<I />[[25600, 25600], [3200, 200], [50, 0]]<O />[[(102000, 102400), (400, 0)], [(0, 50), (50, 0)], [(0, 12), (0, 0)]]<O_partial />[([102000, 102400], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [400, 0]), ([0, 50], [50, 0]), ([0, 12], [0, 0])]</mem_access_count_word><mac_count><active />1638400<idle />15138816</mac_count></basic_info><energy><total_energy />4339582.1<mem_energy_breakdown><W />[16.8, 202.9, 341.0]<I />[17.9, 355.5, 66.6]<O />[71.7, 9.9, 16.6]</mem_energy_breakdown><MAC_energy><active_MAC />3581542.4<idle_MAC />756940.8<total />4338483.2</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0953<utilization_without_data_loading />0.0977<utilization_spatial />0.0977<utilization_temporal_with_data_loading />0.9759<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />83946<latency_cycle_without_data_loading />81920<ideal_computing_cycle />81920<data_loading><load_cycle_total />2026<load_cycle_individual />{'W': [2, 1024, 0], 'I': [16, 1000, 0]}<load_cycle_combined />{'W': 1024, 'I': 1000}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-81919], [-79794, -80817], [-81920, -81920]], 'I': [[-81919], [-79794, -65472], [-81920, -81920]], 'O': [[-81920], [-81888, -81664], [-81670, -81858]]}<mem_stall_cycle_shared />{'W': [[-81919], [-79794, 0], [0, 0]], 'I': [[-81919], [-79794, 0], [0, 0]], 'O': [[-81920], [-81888, -81664], [-81670, -81858]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [128, 524288, 524288], 'I': [160, 512000, 512000], 'O': [160, 128000, 128000], 'O_partial': [160, 0, 0], 'O_final': [0, 128000, 128000]}<data_size_each_level_total />{'W': [512, 524288, 524288], 'I': [8000, 512000, 512000], 'O': [8000, 128000, 128000]}<loop_cycles_each_level />{'W': [80, 81920, 81920], 'I': [80, 81920, 81920], 'O': [5120, 81920, 81920]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [1, 16, 1], 'O': [256, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.6], [6.4, 6.4], [6.4, 6.4]], 'I': [[8.0, 2.0], [100.0, 6.2], [6.2, 6.2]], 'O': [[8.0, 0.0], [1.6, 1.6], [1.6, 1.6]]}<req_inst_mem_bw />{'W': [[8.0, 1.6], [6.4, 6.4], [6.4, 6.4]], 'I': [[8.0, 2.0], [100.0, 100.0], [100.0, 6.2]], 'O': [[8.0, 8.0], [400.0, 1.6], [1.6, 1.6]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.6], [6.4, 6.4], [6.4, 0]], 'I': [[8.0, 2.0], [100.0, 6.2], [6.2, 0]], 'O': [[8.0, 0.0], [1.6, 1.6], [1.6, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.6], [108.0, 14.2], [12.7, 1.6]], 'I': [[8.0, 2.0], [108.0, 14.2], [12.7, 1.6]], 'O': [[8.0, 0.0], [108.0, 14.2], [12.7, 1.6]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 81920], [80, 80, 1024], [81920, 81920, 1]], 'I': [[1, 1, 81920], [80, 80, 1024], [81920, 81920, 1]], 'O': [[1, 1, 81920], [5120, 5120, 16], [81920, 81920, 1]]}<trans_time_real />{'W': [[0, 1, 81920], [[2, 80, 1024], [1, 80, 1024]], [[1024, 81920, 1], [256, 81920, 1]]], 'I': [[0, 1, 81920], [[2, 80, 1024], [16, 80, 1024]], [[1000, 81920, 1], [250, 81920, 1]]], 'O': [[0, 1, 81920], [[2, 5120, 16], [16, 5120, 16]], [[250, 81920, 1], [62, 81920, 1]]]}<single_stall_cycle />{'W': [[-1], [-78, -79], [-80896, -81664]], 'I': [[-1], [-78, -64], [-80920, -81670]], 'O': [[-1], [-5118, -5104], [-81670, -81858]]}<single_stall_count />{'W': [81919, 1023, 0], 'I': [81919, 1023, 0], 'O': [81920, 16, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [250, 0]}, 1: {'W': [2046, 0], 'I': [16368, 0], 'O': [256, 250]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-81920, -81920], [-81670, -81920]], 1: [[-63506, -81920], [-81664, -81670]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.0<mem_area />120.4<mem_area_percentage />99.4 %</area></results><elapsed_time_second />0.351</simulation></root>